// Copyright 2015 The Rust Project Developers. See the COPYRIGHT
// file at the top-level directory of this distribution and at
// http://rust-lang.org/COPYRIGHT.
//
// Licensed under the Apache License, Version 2.0 <LICENSE-APACHE or
// http://www.apache.org/licenses/LICENSE-2.0> or the MIT license
// <LICENSE-MIT or http://opensource.org/licenses/MIT>, at your
// option. This file may not be copied, modified, or distributed
// except according to those terms.

// DO NOT EDIT: autogenerated by etc/platform-intrinsics/generator.py
// ignore-tidy-linelength

#![allow(unused_imports)]

use {Intrinsic, Type};
use IntrinsicDef::Named;

// The default inlining settings trigger a pathological behaviour in
// LLVM, which causes makes compilation very slow. See #28273.
#[inline(never)]
pub fn find(name: &str) -> Option<Intrinsic> {
    if !name.starts_with("arm") { return None }
    Some(match name {
       "arm_vhadds_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vhadds.v16i8")
        },
       "arm_vhadds_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vhadds.v8i16")
        },
       "arm_vhadds_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vhadds.v4i32")
        },
       "arm_vhadds_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vhadds.v2i64")
        },
       "arm_vhadds_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vhadds.v4f32")
        },
       "arm_vhadds_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vhadds.v2f64")
        },
       "arm_vhaddu_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vhaddu.v16i8")
        },
       "arm_vhaddu_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vhaddu.v8i16")
        },
       "arm_vhaddu_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vhaddu.v4i32")
        },
       "arm_vhaddu_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vhaddu.v2i64")
        },
       "arm_vhaddu_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vhaddu.v4f32")
        },
       "arm_vhaddu_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vhaddu.v2f64")
        },
       "arm_vrhadds_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vrhadds.v16i8")
        },
       "arm_vrhadds_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vrhadds.v8i16")
        },
       "arm_vrhadds_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vrhadds.v4i32")
        },
       "arm_vrhadds_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vrhadds.v2i64")
        },
       "arm_vrhadds_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vrhadds.v4f32")
        },
       "arm_vrhadds_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vrhadds.v2f64")
        },
       "arm_vrhaddu_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vrhaddu.v16i8")
        },
       "arm_vrhaddu_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vrhaddu.v8i16")
        },
       "arm_vrhaddu_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vrhaddu.v4i32")
        },
       "arm_vrhaddu_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vrhaddu.v2i64")
        },
       "arm_vrhaddu_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vrhaddu.v4f32")
        },
       "arm_vrhaddu_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vrhaddu.v2f64")
        },
       "arm_vqadds_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vqadds.v16i8")
        },
       "arm_vqadds_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vqadds.v8i16")
        },
       "arm_vqadds_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vqadds.v4i32")
        },
       "arm_vqadds_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vqadds.v2i64")
        },
       "arm_vqadds_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vqadds.v4f32")
        },
       "arm_vqadds_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vqadds.v2f64")
        },
       "arm_vqaddu_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vqaddu.v16i8")
        },
       "arm_vqaddu_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vqaddu.v8i16")
        },
       "arm_vqaddu_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vqaddu.v4i32")
        },
       "arm_vqaddu_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vqaddu.v2i64")
        },
       "arm_vqaddu_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vqaddu.v4f32")
        },
       "arm_vqaddu_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vqaddu.v2f64")
        },
       "arm_vmulp_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vmulp.v16i8")
        },
       "arm_vmulp_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vmulp.v8i16")
        },
       "arm_vmulp_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vmulp.v4i32")
        },
       "arm_vmulp_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vmulp.v2i64")
        },
       "arm_vmulp_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vmulp.v4f32")
        },
       "arm_vmulp_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vmulp.v2f64")
        },
       "arm_vqdmulh_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vqdmulh.v16i8")
        },
       "arm_vqdmulh_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vqdmulh.v8i16")
        },
       "arm_vqdmulh_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vqdmulh.v4i32")
        },
       "arm_vqdmulh_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vqdmulh.v2i64")
        },
       "arm_vqdmulh_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vqdmulh.v4f32")
        },
       "arm_vqdmulh_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vqdmulh.v2f64")
        },
       "arm_vqrdmulh_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vqrdmulh.v16i8")
        },
       "arm_vqrdmulh_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vqrdmulh.v8i16")
        },
       "arm_vqrdmulh_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vqrdmulh.v4i32")
        },
       "arm_vqrdmulh_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vqrdmulh.v2i64")
        },
       "arm_vqrdmulh_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vqrdmulh.v4f32")
        },
       "arm_vqrdmulh_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vqrdmulh.v2f64")
        },
       "arm_vmaxs_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vmaxs.v16i8")
        },
       "arm_vmaxs_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vmaxs.v8i16")
        },
       "arm_vmaxs_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vmaxs.v4i32")
        },
       "arm_vmaxs_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vmaxs.v2i64")
        },
       "arm_vmaxs_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vmaxs.v4f32")
        },
       "arm_vmaxs_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vmaxs.v2f64")
        },
       "arm_vmaxu_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vmaxu.v16i8")
        },
       "arm_vmaxu_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vmaxu.v8i16")
        },
       "arm_vmaxu_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vmaxu.v4i32")
        },
       "arm_vmaxu_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vmaxu.v2i64")
        },
       "arm_vmaxu_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vmaxu.v4f32")
        },
       "arm_vmaxu_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vmaxu.v2f64")
        },
       "arm_vmaxnm_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vmaxnm.v16i8")
        },
       "arm_vmaxnm_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vmaxnm.v8i16")
        },
       "arm_vmaxnm_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vmaxnm.v4i32")
        },
       "arm_vmaxnm_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vmaxnm.v2i64")
        },
       "arm_vmaxnm_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vmaxnm.v4f32")
        },
       "arm_vmaxnm_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vmaxnm.v2f64")
        },
       "arm_vmins_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vmins.v16i8")
        },
       "arm_vmins_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vmins.v8i16")
        },
       "arm_vmins_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vmins.v4i32")
        },
       "arm_vmins_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vmins.v2i64")
        },
       "arm_vmins_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vmins.v4f32")
        },
       "arm_vmins_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vmins.v2f64")
        },
       "arm_vminu_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vminu.v16i8")
        },
       "arm_vminu_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vminu.v8i16")
        },
       "arm_vminu_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vminu.v4i32")
        },
       "arm_vminu_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vminu.v2i64")
        },
       "arm_vminu_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vminu.v4f32")
        },
       "arm_vminu_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vminu.v2f64")
        },
       "arm_vminnm_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vminnm.v16i8")
        },
       "arm_vminnm_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vminnm.v8i16")
        },
       "arm_vminnm_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vminnm.v4i32")
        },
       "arm_vminnm_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vminnm.v2i64")
        },
       "arm_vminnm_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vminnm.v4f32")
        },
       "arm_vminnm_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vminnm.v2f64")
        },
       "arm_vrecps_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vrecps.v16i8")
        },
       "arm_vrecps_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vrecps.v8i16")
        },
       "arm_vrecps_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vrecps.v4i32")
        },
       "arm_vrecps_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vrecps.v2i64")
        },
       "arm_vrecps_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vrecps.v4f32")
        },
       "arm_vrecps_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vrecps.v2f64")
        },
       "arm_vrsqrts_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vrsqrts.v16i8")
        },
       "arm_vrsqrts_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vrsqrts.v8i16")
        },
       "arm_vrsqrts_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vrsqrts.v4i32")
        },
       "arm_vrsqrts_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vrsqrts.v2i64")
        },
       "arm_vrsqrts_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vrsqrts.v4f32")
        },
       "arm_vrsqrts_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vrsqrts.v2f64")
        },
       "arm_vhsubs_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vhsubs.v16i8")
        },
       "arm_vhsubs_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vhsubs.v8i16")
        },
       "arm_vhsubs_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vhsubs.v4i32")
        },
       "arm_vhsubs_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vhsubs.v2i64")
        },
       "arm_vhsubs_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vhsubs.v4f32")
        },
       "arm_vhsubs_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vhsubs.v2f64")
        },
       "arm_vhsubu_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vhsubu.v16i8")
        },
       "arm_vhsubu_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vhsubu.v8i16")
        },
       "arm_vhsubu_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vhsubu.v4i32")
        },
       "arm_vhsubu_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vhsubu.v2i64")
        },
       "arm_vhsubu_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vhsubu.v4f32")
        },
       "arm_vhsubu_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vhsubu.v2f64")
        },
       "arm_vqsubs_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vqsubs.v16i8")
        },
       "arm_vqsubs_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vqsubs.v8i16")
        },
       "arm_vqsubs_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vqsubs.v4i32")
        },
       "arm_vqsubs_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vqsubs.v2i64")
        },
       "arm_vqsubs_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vqsubs.v4f32")
        },
       "arm_vqsubs_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vqsubs.v2f64")
        },
       "arm_vqsubu_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vqsubu.v16i8")
        },
       "arm_vqsubu_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vqsubu.v8i16")
        },
       "arm_vqsubu_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vqsubu.v4i32")
        },
       "arm_vqsubu_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vqsubu.v2i64")
        },
       "arm_vqsubu_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vqsubu.v4f32")
        },
       "arm_vqsubu_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vqsubu.v2f64")
        },
       "arm_vacge_v16i8_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vacge.v16i8.v16i8")
        },
       "arm_vacge_v16i8_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vacge.v16i8.v8i16")
        },
       "arm_vacge_v16i8_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vacge.v16i8.v4i32")
        },
       "arm_vacge_v16i8_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vacge.v16i8.v2i64")
        },
       "arm_vacge_v16i8_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vacge.v16i8.v4f32")
        },
       "arm_vacge_v16i8_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vacge.v16i8.v2f64")
        },
       "arm_vacge_v8i16_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vacge.v8i16.v16i8")
        },
       "arm_vacge_v8i16_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vacge.v8i16.v8i16")
        },
       "arm_vacge_v8i16_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vacge.v8i16.v4i32")
        },
       "arm_vacge_v8i16_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vacge.v8i16.v2i64")
        },
       "arm_vacge_v8i16_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vacge.v8i16.v4f32")
        },
       "arm_vacge_v8i16_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vacge.v8i16.v2f64")
        },
       "arm_vacge_v4i32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vacge.v4i32.v16i8")
        },
       "arm_vacge_v4i32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vacge.v4i32.v8i16")
        },
       "arm_vacge_v4i32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vacge.v4i32.v4i32")
        },
       "arm_vacge_v4i32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vacge.v4i32.v2i64")
        },
       "arm_vacge_v4i32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vacge.v4i32.v4f32")
        },
       "arm_vacge_v4i32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vacge.v4i32.v2f64")
        },
       "arm_vacge_v2i64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vacge.v2i64.v16i8")
        },
       "arm_vacge_v2i64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vacge.v2i64.v8i16")
        },
       "arm_vacge_v2i64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vacge.v2i64.v4i32")
        },
       "arm_vacge_v2i64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vacge.v2i64.v2i64")
        },
       "arm_vacge_v2i64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vacge.v2i64.v4f32")
        },
       "arm_vacge_v2i64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vacge.v2i64.v2f64")
        },
       "arm_vacge_v4f32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vacge.v4f32.v16i8")
        },
       "arm_vacge_v4f32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vacge.v4f32.v8i16")
        },
       "arm_vacge_v4f32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vacge.v4f32.v4i32")
        },
       "arm_vacge_v4f32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vacge.v4f32.v2i64")
        },
       "arm_vacge_v4f32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vacge.v4f32.v4f32")
        },
       "arm_vacge_v4f32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vacge.v4f32.v2f64")
        },
       "arm_vacge_v2f64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vacge.v2f64.v16i8")
        },
       "arm_vacge_v2f64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vacge.v2f64.v8i16")
        },
       "arm_vacge_v2f64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vacge.v2f64.v4i32")
        },
       "arm_vacge_v2f64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vacge.v2f64.v2i64")
        },
       "arm_vacge_v2f64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vacge.v2f64.v4f32")
        },
       "arm_vacge_v2f64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vacge.v2f64.v2f64")
        },
       "arm_vacgt_v16i8_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vacgt.v16i8.v16i8")
        },
       "arm_vacgt_v16i8_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vacgt.v16i8.v8i16")
        },
       "arm_vacgt_v16i8_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vacgt.v16i8.v4i32")
        },
       "arm_vacgt_v16i8_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vacgt.v16i8.v2i64")
        },
       "arm_vacgt_v16i8_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vacgt.v16i8.v4f32")
        },
       "arm_vacgt_v16i8_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vacgt.v16i8.v2f64")
        },
       "arm_vacgt_v8i16_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vacgt.v8i16.v16i8")
        },
       "arm_vacgt_v8i16_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vacgt.v8i16.v8i16")
        },
       "arm_vacgt_v8i16_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vacgt.v8i16.v4i32")
        },
       "arm_vacgt_v8i16_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vacgt.v8i16.v2i64")
        },
       "arm_vacgt_v8i16_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vacgt.v8i16.v4f32")
        },
       "arm_vacgt_v8i16_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vacgt.v8i16.v2f64")
        },
       "arm_vacgt_v4i32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vacgt.v4i32.v16i8")
        },
       "arm_vacgt_v4i32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vacgt.v4i32.v8i16")
        },
       "arm_vacgt_v4i32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vacgt.v4i32.v4i32")
        },
       "arm_vacgt_v4i32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vacgt.v4i32.v2i64")
        },
       "arm_vacgt_v4i32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vacgt.v4i32.v4f32")
        },
       "arm_vacgt_v4i32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vacgt.v4i32.v2f64")
        },
       "arm_vacgt_v2i64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vacgt.v2i64.v16i8")
        },
       "arm_vacgt_v2i64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vacgt.v2i64.v8i16")
        },
       "arm_vacgt_v2i64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vacgt.v2i64.v4i32")
        },
       "arm_vacgt_v2i64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vacgt.v2i64.v2i64")
        },
       "arm_vacgt_v2i64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vacgt.v2i64.v4f32")
        },
       "arm_vacgt_v2i64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vacgt.v2i64.v2f64")
        },
       "arm_vacgt_v4f32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vacgt.v4f32.v16i8")
        },
       "arm_vacgt_v4f32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vacgt.v4f32.v8i16")
        },
       "arm_vacgt_v4f32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vacgt.v4f32.v4i32")
        },
       "arm_vacgt_v4f32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vacgt.v4f32.v2i64")
        },
       "arm_vacgt_v4f32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vacgt.v4f32.v4f32")
        },
       "arm_vacgt_v4f32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vacgt.v4f32.v2f64")
        },
       "arm_vacgt_v2f64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vacgt.v2f64.v16i8")
        },
       "arm_vacgt_v2f64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vacgt.v2f64.v8i16")
        },
       "arm_vacgt_v2f64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vacgt.v2f64.v4i32")
        },
       "arm_vacgt_v2f64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vacgt.v2f64.v2i64")
        },
       "arm_vacgt_v2f64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vacgt.v2f64.v4f32")
        },
       "arm_vacgt_v2f64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vacgt.v2f64.v2f64")
        },
       "arm_vabds_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vabds.v16i8")
        },
       "arm_vabds_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vabds.v8i16")
        },
       "arm_vabds_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vabds.v4i32")
        },
       "arm_vabds_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vabds.v2i64")
        },
       "arm_vabds_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vabds.v4f32")
        },
       "arm_vabds_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vabds.v2f64")
        },
       "arm_vabdu_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vabdu.v16i8")
        },
       "arm_vabdu_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vabdu.v8i16")
        },
       "arm_vabdu_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vabdu.v4i32")
        },
       "arm_vabdu_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vabdu.v2i64")
        },
       "arm_vabdu_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vabdu.v4f32")
        },
       "arm_vabdu_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vabdu.v2f64")
        },
       "arm_vpadd_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vpadd.v16i8")
        },
       "arm_vpadd_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vpadd.v8i16")
        },
       "arm_vpadd_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vpadd.v4i32")
        },
       "arm_vpadd_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vpadd.v2i64")
        },
       "arm_vpadd_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vpadd.v4f32")
        },
       "arm_vpadd_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vpadd.v2f64")
        },
       "arm_vpaddls_v16i8_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vpaddls.v16i8.v16i8")
        },
       "arm_vpaddls_v16i8_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vpaddls.v16i8.v8i16")
        },
       "arm_vpaddls_v16i8_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vpaddls.v16i8.v4i32")
        },
       "arm_vpaddls_v16i8_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vpaddls.v16i8.v2i64")
        },
       "arm_vpaddls_v16i8_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vpaddls.v16i8.v4f32")
        },
       "arm_vpaddls_v16i8_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vpaddls.v16i8.v2f64")
        },
       "arm_vpaddls_v8i16_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vpaddls.v8i16.v16i8")
        },
       "arm_vpaddls_v8i16_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vpaddls.v8i16.v8i16")
        },
       "arm_vpaddls_v8i16_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vpaddls.v8i16.v4i32")
        },
       "arm_vpaddls_v8i16_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vpaddls.v8i16.v2i64")
        },
       "arm_vpaddls_v8i16_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vpaddls.v8i16.v4f32")
        },
       "arm_vpaddls_v8i16_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vpaddls.v8i16.v2f64")
        },
       "arm_vpaddls_v4i32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vpaddls.v4i32.v16i8")
        },
       "arm_vpaddls_v4i32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vpaddls.v4i32.v8i16")
        },
       "arm_vpaddls_v4i32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vpaddls.v4i32.v4i32")
        },
       "arm_vpaddls_v4i32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vpaddls.v4i32.v2i64")
        },
       "arm_vpaddls_v4i32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vpaddls.v4i32.v4f32")
        },
       "arm_vpaddls_v4i32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vpaddls.v4i32.v2f64")
        },
       "arm_vpaddls_v2i64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vpaddls.v2i64.v16i8")
        },
       "arm_vpaddls_v2i64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vpaddls.v2i64.v8i16")
        },
       "arm_vpaddls_v2i64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vpaddls.v2i64.v4i32")
        },
       "arm_vpaddls_v2i64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vpaddls.v2i64.v2i64")
        },
       "arm_vpaddls_v2i64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vpaddls.v2i64.v4f32")
        },
       "arm_vpaddls_v2i64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vpaddls.v2i64.v2f64")
        },
       "arm_vpaddls_v4f32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vpaddls.v4f32.v16i8")
        },
       "arm_vpaddls_v4f32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vpaddls.v4f32.v8i16")
        },
       "arm_vpaddls_v4f32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vpaddls.v4f32.v4i32")
        },
       "arm_vpaddls_v4f32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vpaddls.v4f32.v2i64")
        },
       "arm_vpaddls_v4f32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vpaddls.v4f32.v4f32")
        },
       "arm_vpaddls_v4f32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vpaddls.v4f32.v2f64")
        },
       "arm_vpaddls_v2f64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vpaddls.v2f64.v16i8")
        },
       "arm_vpaddls_v2f64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vpaddls.v2f64.v8i16")
        },
       "arm_vpaddls_v2f64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vpaddls.v2f64.v4i32")
        },
       "arm_vpaddls_v2f64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vpaddls.v2f64.v2i64")
        },
       "arm_vpaddls_v2f64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vpaddls.v2f64.v4f32")
        },
       "arm_vpaddls_v2f64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vpaddls.v2f64.v2f64")
        },
       "arm_vpaddlu_v16i8_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vpaddlu.v16i8.v16i8")
        },
       "arm_vpaddlu_v16i8_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vpaddlu.v16i8.v8i16")
        },
       "arm_vpaddlu_v16i8_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vpaddlu.v16i8.v4i32")
        },
       "arm_vpaddlu_v16i8_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vpaddlu.v16i8.v2i64")
        },
       "arm_vpaddlu_v16i8_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vpaddlu.v16i8.v4f32")
        },
       "arm_vpaddlu_v16i8_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vpaddlu.v16i8.v2f64")
        },
       "arm_vpaddlu_v8i16_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vpaddlu.v8i16.v16i8")
        },
       "arm_vpaddlu_v8i16_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vpaddlu.v8i16.v8i16")
        },
       "arm_vpaddlu_v8i16_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vpaddlu.v8i16.v4i32")
        },
       "arm_vpaddlu_v8i16_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vpaddlu.v8i16.v2i64")
        },
       "arm_vpaddlu_v8i16_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vpaddlu.v8i16.v4f32")
        },
       "arm_vpaddlu_v8i16_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vpaddlu.v8i16.v2f64")
        },
       "arm_vpaddlu_v4i32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vpaddlu.v4i32.v16i8")
        },
       "arm_vpaddlu_v4i32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vpaddlu.v4i32.v8i16")
        },
       "arm_vpaddlu_v4i32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vpaddlu.v4i32.v4i32")
        },
       "arm_vpaddlu_v4i32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vpaddlu.v4i32.v2i64")
        },
       "arm_vpaddlu_v4i32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vpaddlu.v4i32.v4f32")
        },
       "arm_vpaddlu_v4i32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vpaddlu.v4i32.v2f64")
        },
       "arm_vpaddlu_v2i64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vpaddlu.v2i64.v16i8")
        },
       "arm_vpaddlu_v2i64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vpaddlu.v2i64.v8i16")
        },
       "arm_vpaddlu_v2i64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vpaddlu.v2i64.v4i32")
        },
       "arm_vpaddlu_v2i64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vpaddlu.v2i64.v2i64")
        },
       "arm_vpaddlu_v2i64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vpaddlu.v2i64.v4f32")
        },
       "arm_vpaddlu_v2i64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vpaddlu.v2i64.v2f64")
        },
       "arm_vpaddlu_v4f32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vpaddlu.v4f32.v16i8")
        },
       "arm_vpaddlu_v4f32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vpaddlu.v4f32.v8i16")
        },
       "arm_vpaddlu_v4f32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vpaddlu.v4f32.v4i32")
        },
       "arm_vpaddlu_v4f32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vpaddlu.v4f32.v2i64")
        },
       "arm_vpaddlu_v4f32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vpaddlu.v4f32.v4f32")
        },
       "arm_vpaddlu_v4f32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vpaddlu.v4f32.v2f64")
        },
       "arm_vpaddlu_v2f64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vpaddlu.v2f64.v16i8")
        },
       "arm_vpaddlu_v2f64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vpaddlu.v2f64.v8i16")
        },
       "arm_vpaddlu_v2f64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vpaddlu.v2f64.v4i32")
        },
       "arm_vpaddlu_v2f64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vpaddlu.v2f64.v2i64")
        },
       "arm_vpaddlu_v2f64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vpaddlu.v2f64.v4f32")
        },
       "arm_vpaddlu_v2f64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vpaddlu.v2f64.v2f64")
        },
       "arm_vpadals_v16i8_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vpadals.v16i8.v16i8")
        },
       "arm_vpadals_v16i8_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I16x8]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vpadals.v16i8.v8i16")
        },
       "arm_vpadals_v16i8_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I32x4]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vpadals.v16i8.v4i32")
        },
       "arm_vpadals_v16i8_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I64x2]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vpadals.v16i8.v2i64")
        },
       "arm_vpadals_v16i8_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::F32x4]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vpadals.v16i8.v4f32")
        },
       "arm_vpadals_v16i8_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::F64x2]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vpadals.v16i8.v2f64")
        },
       "arm_vpadals_v8i16_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I8x16]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vpadals.v8i16.v16i8")
        },
       "arm_vpadals_v8i16_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vpadals.v8i16.v8i16")
        },
       "arm_vpadals_v8i16_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I32x4]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vpadals.v8i16.v4i32")
        },
       "arm_vpadals_v8i16_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I64x2]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vpadals.v8i16.v2i64")
        },
       "arm_vpadals_v8i16_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::F32x4]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vpadals.v8i16.v4f32")
        },
       "arm_vpadals_v8i16_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::F64x2]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vpadals.v8i16.v2f64")
        },
       "arm_vpadals_v4i32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I8x16]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vpadals.v4i32.v16i8")
        },
       "arm_vpadals_v4i32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I16x8]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vpadals.v4i32.v8i16")
        },
       "arm_vpadals_v4i32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vpadals.v4i32.v4i32")
        },
       "arm_vpadals_v4i32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I64x2]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vpadals.v4i32.v2i64")
        },
       "arm_vpadals_v4i32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::F32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vpadals.v4i32.v4f32")
        },
       "arm_vpadals_v4i32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::F64x2]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vpadals.v4i32.v2f64")
        },
       "arm_vpadals_v2i64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I8x16]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vpadals.v2i64.v16i8")
        },
       "arm_vpadals_v2i64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I16x8]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vpadals.v2i64.v8i16")
        },
       "arm_vpadals_v2i64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I32x4]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vpadals.v2i64.v4i32")
        },
       "arm_vpadals_v2i64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vpadals.v2i64.v2i64")
        },
       "arm_vpadals_v2i64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::F32x4]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vpadals.v2i64.v4f32")
        },
       "arm_vpadals_v2i64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::F64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vpadals.v2i64.v2f64")
        },
       "arm_vpadals_v4f32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::I8x16]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vpadals.v4f32.v16i8")
        },
       "arm_vpadals_v4f32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::I16x8]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vpadals.v4f32.v8i16")
        },
       "arm_vpadals_v4f32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::I32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vpadals.v4f32.v4i32")
        },
       "arm_vpadals_v4f32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::I64x2]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vpadals.v4f32.v2i64")
        },
       "arm_vpadals_v4f32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vpadals.v4f32.v4f32")
        },
       "arm_vpadals_v4f32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F64x2]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vpadals.v4f32.v2f64")
        },
       "arm_vpadals_v2f64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::I8x16]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vpadals.v2f64.v16i8")
        },
       "arm_vpadals_v2f64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::I16x8]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vpadals.v2f64.v8i16")
        },
       "arm_vpadals_v2f64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::I32x4]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vpadals.v2f64.v4i32")
        },
       "arm_vpadals_v2f64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::I64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vpadals.v2f64.v2i64")
        },
       "arm_vpadals_v2f64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F32x4]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vpadals.v2f64.v4f32")
        },
       "arm_vpadals_v2f64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vpadals.v2f64.v2f64")
        },
       "arm_vpadalu_v16i8_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vpadalu.v16i8.v16i8")
        },
       "arm_vpadalu_v16i8_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I16x8]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vpadalu.v16i8.v8i16")
        },
       "arm_vpadalu_v16i8_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I32x4]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vpadalu.v16i8.v4i32")
        },
       "arm_vpadalu_v16i8_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I64x2]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vpadalu.v16i8.v2i64")
        },
       "arm_vpadalu_v16i8_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::F32x4]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vpadalu.v16i8.v4f32")
        },
       "arm_vpadalu_v16i8_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::F64x2]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vpadalu.v16i8.v2f64")
        },
       "arm_vpadalu_v8i16_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I8x16]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vpadalu.v8i16.v16i8")
        },
       "arm_vpadalu_v8i16_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vpadalu.v8i16.v8i16")
        },
       "arm_vpadalu_v8i16_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I32x4]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vpadalu.v8i16.v4i32")
        },
       "arm_vpadalu_v8i16_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I64x2]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vpadalu.v8i16.v2i64")
        },
       "arm_vpadalu_v8i16_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::F32x4]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vpadalu.v8i16.v4f32")
        },
       "arm_vpadalu_v8i16_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::F64x2]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vpadalu.v8i16.v2f64")
        },
       "arm_vpadalu_v4i32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I8x16]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vpadalu.v4i32.v16i8")
        },
       "arm_vpadalu_v4i32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I16x8]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vpadalu.v4i32.v8i16")
        },
       "arm_vpadalu_v4i32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vpadalu.v4i32.v4i32")
        },
       "arm_vpadalu_v4i32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I64x2]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vpadalu.v4i32.v2i64")
        },
       "arm_vpadalu_v4i32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::F32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vpadalu.v4i32.v4f32")
        },
       "arm_vpadalu_v4i32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::F64x2]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vpadalu.v4i32.v2f64")
        },
       "arm_vpadalu_v2i64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I8x16]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vpadalu.v2i64.v16i8")
        },
       "arm_vpadalu_v2i64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I16x8]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vpadalu.v2i64.v8i16")
        },
       "arm_vpadalu_v2i64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I32x4]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vpadalu.v2i64.v4i32")
        },
       "arm_vpadalu_v2i64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vpadalu.v2i64.v2i64")
        },
       "arm_vpadalu_v2i64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::F32x4]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vpadalu.v2i64.v4f32")
        },
       "arm_vpadalu_v2i64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::F64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vpadalu.v2i64.v2f64")
        },
       "arm_vpadalu_v4f32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::I8x16]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vpadalu.v4f32.v16i8")
        },
       "arm_vpadalu_v4f32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::I16x8]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vpadalu.v4f32.v8i16")
        },
       "arm_vpadalu_v4f32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::I32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vpadalu.v4f32.v4i32")
        },
       "arm_vpadalu_v4f32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::I64x2]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vpadalu.v4f32.v2i64")
        },
       "arm_vpadalu_v4f32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vpadalu.v4f32.v4f32")
        },
       "arm_vpadalu_v4f32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F64x2]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vpadalu.v4f32.v2f64")
        },
       "arm_vpadalu_v2f64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::I8x16]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vpadalu.v2f64.v16i8")
        },
       "arm_vpadalu_v2f64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::I16x8]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vpadalu.v2f64.v8i16")
        },
       "arm_vpadalu_v2f64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::I32x4]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vpadalu.v2f64.v4i32")
        },
       "arm_vpadalu_v2f64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::I64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vpadalu.v2f64.v2i64")
        },
       "arm_vpadalu_v2f64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F32x4]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vpadalu.v2f64.v4f32")
        },
       "arm_vpadalu_v2f64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vpadalu.v2f64.v2f64")
        },
       "arm_vpmaxs_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vpmaxs.v16i8")
        },
       "arm_vpmaxs_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vpmaxs.v8i16")
        },
       "arm_vpmaxs_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vpmaxs.v4i32")
        },
       "arm_vpmaxs_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vpmaxs.v2i64")
        },
       "arm_vpmaxs_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vpmaxs.v4f32")
        },
       "arm_vpmaxs_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vpmaxs.v2f64")
        },
       "arm_vpmaxu_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vpmaxu.v16i8")
        },
       "arm_vpmaxu_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vpmaxu.v8i16")
        },
       "arm_vpmaxu_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vpmaxu.v4i32")
        },
       "arm_vpmaxu_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vpmaxu.v2i64")
        },
       "arm_vpmaxu_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vpmaxu.v4f32")
        },
       "arm_vpmaxu_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vpmaxu.v2f64")
        },
       "arm_vpmins_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vpmins.v16i8")
        },
       "arm_vpmins_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vpmins.v8i16")
        },
       "arm_vpmins_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vpmins.v4i32")
        },
       "arm_vpmins_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vpmins.v2i64")
        },
       "arm_vpmins_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vpmins.v4f32")
        },
       "arm_vpmins_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vpmins.v2f64")
        },
       "arm_vpminu_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vpminu.v16i8")
        },
       "arm_vpminu_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vpminu.v8i16")
        },
       "arm_vpminu_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vpminu.v4i32")
        },
       "arm_vpminu_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vpminu.v2i64")
        },
       "arm_vpminu_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vpminu.v4f32")
        },
       "arm_vpminu_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vpminu.v2f64")
        },
       "arm_vshifts_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vshifts.v16i8")
        },
       "arm_vshifts_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vshifts.v8i16")
        },
       "arm_vshifts_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vshifts.v4i32")
        },
       "arm_vshifts_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vshifts.v2i64")
        },
       "arm_vshifts_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vshifts.v4f32")
        },
       "arm_vshifts_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vshifts.v2f64")
        },
       "arm_vshiftu_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vshiftu.v16i8")
        },
       "arm_vshiftu_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vshiftu.v8i16")
        },
       "arm_vshiftu_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vshiftu.v4i32")
        },
       "arm_vshiftu_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vshiftu.v2i64")
        },
       "arm_vshiftu_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vshiftu.v4f32")
        },
       "arm_vshiftu_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vshiftu.v2f64")
        },
       "arm_vrshifts_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vrshifts.v16i8")
        },
       "arm_vrshifts_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vrshifts.v8i16")
        },
       "arm_vrshifts_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vrshifts.v4i32")
        },
       "arm_vrshifts_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vrshifts.v2i64")
        },
       "arm_vrshifts_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vrshifts.v4f32")
        },
       "arm_vrshifts_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vrshifts.v2f64")
        },
       "arm_vrshiftu_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vrshiftu.v16i8")
        },
       "arm_vrshiftu_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vrshiftu.v8i16")
        },
       "arm_vrshiftu_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vrshiftu.v4i32")
        },
       "arm_vrshiftu_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vrshiftu.v2i64")
        },
       "arm_vrshiftu_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vrshiftu.v4f32")
        },
       "arm_vrshiftu_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vrshiftu.v2f64")
        },
       "arm_vqshifts_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vqshifts.v16i8")
        },
       "arm_vqshifts_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vqshifts.v8i16")
        },
       "arm_vqshifts_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vqshifts.v4i32")
        },
       "arm_vqshifts_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vqshifts.v2i64")
        },
       "arm_vqshifts_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vqshifts.v4f32")
        },
       "arm_vqshifts_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vqshifts.v2f64")
        },
       "arm_vqshiftu_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vqshiftu.v16i8")
        },
       "arm_vqshiftu_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vqshiftu.v8i16")
        },
       "arm_vqshiftu_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vqshiftu.v4i32")
        },
       "arm_vqshiftu_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vqshiftu.v2i64")
        },
       "arm_vqshiftu_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vqshiftu.v4f32")
        },
       "arm_vqshiftu_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vqshiftu.v2f64")
        },
       "arm_vqshiftsu_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vqshiftsu.v16i8")
        },
       "arm_vqshiftsu_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vqshiftsu.v8i16")
        },
       "arm_vqshiftsu_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vqshiftsu.v4i32")
        },
       "arm_vqshiftsu_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vqshiftsu.v2i64")
        },
       "arm_vqshiftsu_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vqshiftsu.v4f32")
        },
       "arm_vqshiftsu_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vqshiftsu.v2f64")
        },
       "arm_vqrshifts_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vqrshifts.v16i8")
        },
       "arm_vqrshifts_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vqrshifts.v8i16")
        },
       "arm_vqrshifts_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vqrshifts.v4i32")
        },
       "arm_vqrshifts_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vqrshifts.v2i64")
        },
       "arm_vqrshifts_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vqrshifts.v4f32")
        },
       "arm_vqrshifts_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vqrshifts.v2f64")
        },
       "arm_vqrshiftu_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vqrshiftu.v16i8")
        },
       "arm_vqrshiftu_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vqrshiftu.v8i16")
        },
       "arm_vqrshiftu_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vqrshiftu.v4i32")
        },
       "arm_vqrshiftu_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vqrshiftu.v2i64")
        },
       "arm_vqrshiftu_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vqrshiftu.v4f32")
        },
       "arm_vqrshiftu_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vqrshiftu.v2f64")
        },
       "arm_vshiftins_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I8x16,&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vshiftins.v16i8")
        },
       "arm_vshiftins_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I16x8,&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vshiftins.v8i16")
        },
       "arm_vshiftins_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x4,&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vshiftins.v4i32")
        },
       "arm_vshiftins_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I64x2,&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vshiftins.v2i64")
        },
       "arm_vshiftins_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::F32x4,&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vshiftins.v4f32")
        },
       "arm_vshiftins_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::F64x2,&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vshiftins.v2f64")
        },
       "arm_vabs_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vabs.v16i8")
        },
       "arm_vabs_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vabs.v8i16")
        },
       "arm_vabs_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vabs.v4i32")
        },
       "arm_vabs_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vabs.v2i64")
        },
       "arm_vabs_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vabs.v4f32")
        },
       "arm_vabs_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vabs.v2f64")
        },
       "arm_vqabs_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vqabs.v16i8")
        },
       "arm_vqabs_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vqabs.v8i16")
        },
       "arm_vqabs_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vqabs.v4i32")
        },
       "arm_vqabs_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vqabs.v2i64")
        },
       "arm_vqabs_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vqabs.v4f32")
        },
       "arm_vqabs_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vqabs.v2f64")
        },
       "arm_vqneg_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vqneg.v16i8")
        },
       "arm_vqneg_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vqneg.v8i16")
        },
       "arm_vqneg_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vqneg.v4i32")
        },
       "arm_vqneg_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vqneg.v2i64")
        },
       "arm_vqneg_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vqneg.v4f32")
        },
       "arm_vqneg_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vqneg.v2f64")
        },
       "arm_vcls_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcls.v16i8")
        },
       "arm_vcls_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcls.v8i16")
        },
       "arm_vcls_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcls.v4i32")
        },
       "arm_vcls_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcls.v2i64")
        },
       "arm_vcls_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcls.v4f32")
        },
       "arm_vcls_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcls.v2f64")
        },
       "arm_vclz_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vclz.v16i8")
        },
       "arm_vclz_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vclz.v8i16")
        },
       "arm_vclz_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vclz.v4i32")
        },
       "arm_vclz_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vclz.v2i64")
        },
       "arm_vclz_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vclz.v4f32")
        },
       "arm_vclz_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vclz.v2f64")
        },
       "arm_vcnt_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcnt.v16i8")
        },
       "arm_vcnt_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcnt.v8i16")
        },
       "arm_vcnt_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcnt.v4i32")
        },
       "arm_vcnt_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcnt.v2i64")
        },
       "arm_vcnt_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcnt.v4f32")
        },
       "arm_vcnt_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcnt.v2f64")
        },
       "arm_vrecpe_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vrecpe.v16i8")
        },
       "arm_vrecpe_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vrecpe.v8i16")
        },
       "arm_vrecpe_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vrecpe.v4i32")
        },
       "arm_vrecpe_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vrecpe.v2i64")
        },
       "arm_vrecpe_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vrecpe.v4f32")
        },
       "arm_vrecpe_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vrecpe.v2f64")
        },
       "arm_vrsqrte_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vrsqrte.v16i8")
        },
       "arm_vrsqrte_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vrsqrte.v8i16")
        },
       "arm_vrsqrte_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vrsqrte.v4i32")
        },
       "arm_vrsqrte_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vrsqrte.v2i64")
        },
       "arm_vrsqrte_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vrsqrte.v4f32")
        },
       "arm_vrsqrte_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vrsqrte.v2f64")
        },
       "arm_vcvtau_v16i8_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtau.v16i8.v16i8")
        },
       "arm_vcvtau_v16i8_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtau.v16i8.v8i16")
        },
       "arm_vcvtau_v16i8_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtau.v16i8.v4i32")
        },
       "arm_vcvtau_v16i8_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtau.v16i8.v2i64")
        },
       "arm_vcvtau_v16i8_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtau.v16i8.v4f32")
        },
       "arm_vcvtau_v16i8_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtau.v16i8.v2f64")
        },
       "arm_vcvtau_v8i16_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtau.v8i16.v16i8")
        },
       "arm_vcvtau_v8i16_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtau.v8i16.v8i16")
        },
       "arm_vcvtau_v8i16_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtau.v8i16.v4i32")
        },
       "arm_vcvtau_v8i16_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtau.v8i16.v2i64")
        },
       "arm_vcvtau_v8i16_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtau.v8i16.v4f32")
        },
       "arm_vcvtau_v8i16_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtau.v8i16.v2f64")
        },
       "arm_vcvtau_v4i32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtau.v4i32.v16i8")
        },
       "arm_vcvtau_v4i32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtau.v4i32.v8i16")
        },
       "arm_vcvtau_v4i32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtau.v4i32.v4i32")
        },
       "arm_vcvtau_v4i32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtau.v4i32.v2i64")
        },
       "arm_vcvtau_v4i32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtau.v4i32.v4f32")
        },
       "arm_vcvtau_v4i32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtau.v4i32.v2f64")
        },
       "arm_vcvtau_v2i64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtau.v2i64.v16i8")
        },
       "arm_vcvtau_v2i64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtau.v2i64.v8i16")
        },
       "arm_vcvtau_v2i64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtau.v2i64.v4i32")
        },
       "arm_vcvtau_v2i64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtau.v2i64.v2i64")
        },
       "arm_vcvtau_v2i64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtau.v2i64.v4f32")
        },
       "arm_vcvtau_v2i64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtau.v2i64.v2f64")
        },
       "arm_vcvtau_v4f32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtau.v4f32.v16i8")
        },
       "arm_vcvtau_v4f32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtau.v4f32.v8i16")
        },
       "arm_vcvtau_v4f32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtau.v4f32.v4i32")
        },
       "arm_vcvtau_v4f32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtau.v4f32.v2i64")
        },
       "arm_vcvtau_v4f32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtau.v4f32.v4f32")
        },
       "arm_vcvtau_v4f32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtau.v4f32.v2f64")
        },
       "arm_vcvtau_v2f64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtau.v2f64.v16i8")
        },
       "arm_vcvtau_v2f64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtau.v2f64.v8i16")
        },
       "arm_vcvtau_v2f64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtau.v2f64.v4i32")
        },
       "arm_vcvtau_v2f64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtau.v2f64.v2i64")
        },
       "arm_vcvtau_v2f64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtau.v2f64.v4f32")
        },
       "arm_vcvtau_v2f64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtau.v2f64.v2f64")
        },
       "arm_vcvtas_v16i8_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtas.v16i8.v16i8")
        },
       "arm_vcvtas_v16i8_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtas.v16i8.v8i16")
        },
       "arm_vcvtas_v16i8_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtas.v16i8.v4i32")
        },
       "arm_vcvtas_v16i8_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtas.v16i8.v2i64")
        },
       "arm_vcvtas_v16i8_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtas.v16i8.v4f32")
        },
       "arm_vcvtas_v16i8_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtas.v16i8.v2f64")
        },
       "arm_vcvtas_v8i16_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtas.v8i16.v16i8")
        },
       "arm_vcvtas_v8i16_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtas.v8i16.v8i16")
        },
       "arm_vcvtas_v8i16_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtas.v8i16.v4i32")
        },
       "arm_vcvtas_v8i16_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtas.v8i16.v2i64")
        },
       "arm_vcvtas_v8i16_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtas.v8i16.v4f32")
        },
       "arm_vcvtas_v8i16_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtas.v8i16.v2f64")
        },
       "arm_vcvtas_v4i32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtas.v4i32.v16i8")
        },
       "arm_vcvtas_v4i32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtas.v4i32.v8i16")
        },
       "arm_vcvtas_v4i32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtas.v4i32.v4i32")
        },
       "arm_vcvtas_v4i32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtas.v4i32.v2i64")
        },
       "arm_vcvtas_v4i32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtas.v4i32.v4f32")
        },
       "arm_vcvtas_v4i32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtas.v4i32.v2f64")
        },
       "arm_vcvtas_v2i64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtas.v2i64.v16i8")
        },
       "arm_vcvtas_v2i64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtas.v2i64.v8i16")
        },
       "arm_vcvtas_v2i64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtas.v2i64.v4i32")
        },
       "arm_vcvtas_v2i64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtas.v2i64.v2i64")
        },
       "arm_vcvtas_v2i64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtas.v2i64.v4f32")
        },
       "arm_vcvtas_v2i64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtas.v2i64.v2f64")
        },
       "arm_vcvtas_v4f32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtas.v4f32.v16i8")
        },
       "arm_vcvtas_v4f32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtas.v4f32.v8i16")
        },
       "arm_vcvtas_v4f32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtas.v4f32.v4i32")
        },
       "arm_vcvtas_v4f32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtas.v4f32.v2i64")
        },
       "arm_vcvtas_v4f32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtas.v4f32.v4f32")
        },
       "arm_vcvtas_v4f32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtas.v4f32.v2f64")
        },
       "arm_vcvtas_v2f64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtas.v2f64.v16i8")
        },
       "arm_vcvtas_v2f64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtas.v2f64.v8i16")
        },
       "arm_vcvtas_v2f64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtas.v2f64.v4i32")
        },
       "arm_vcvtas_v2f64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtas.v2f64.v2i64")
        },
       "arm_vcvtas_v2f64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtas.v2f64.v4f32")
        },
       "arm_vcvtas_v2f64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtas.v2f64.v2f64")
        },
       "arm_vcvtnu_v16i8_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtnu.v16i8.v16i8")
        },
       "arm_vcvtnu_v16i8_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtnu.v16i8.v8i16")
        },
       "arm_vcvtnu_v16i8_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtnu.v16i8.v4i32")
        },
       "arm_vcvtnu_v16i8_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtnu.v16i8.v2i64")
        },
       "arm_vcvtnu_v16i8_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtnu.v16i8.v4f32")
        },
       "arm_vcvtnu_v16i8_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtnu.v16i8.v2f64")
        },
       "arm_vcvtnu_v8i16_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtnu.v8i16.v16i8")
        },
       "arm_vcvtnu_v8i16_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtnu.v8i16.v8i16")
        },
       "arm_vcvtnu_v8i16_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtnu.v8i16.v4i32")
        },
       "arm_vcvtnu_v8i16_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtnu.v8i16.v2i64")
        },
       "arm_vcvtnu_v8i16_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtnu.v8i16.v4f32")
        },
       "arm_vcvtnu_v8i16_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtnu.v8i16.v2f64")
        },
       "arm_vcvtnu_v4i32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtnu.v4i32.v16i8")
        },
       "arm_vcvtnu_v4i32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtnu.v4i32.v8i16")
        },
       "arm_vcvtnu_v4i32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtnu.v4i32.v4i32")
        },
       "arm_vcvtnu_v4i32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtnu.v4i32.v2i64")
        },
       "arm_vcvtnu_v4i32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtnu.v4i32.v4f32")
        },
       "arm_vcvtnu_v4i32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtnu.v4i32.v2f64")
        },
       "arm_vcvtnu_v2i64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtnu.v2i64.v16i8")
        },
       "arm_vcvtnu_v2i64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtnu.v2i64.v8i16")
        },
       "arm_vcvtnu_v2i64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtnu.v2i64.v4i32")
        },
       "arm_vcvtnu_v2i64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtnu.v2i64.v2i64")
        },
       "arm_vcvtnu_v2i64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtnu.v2i64.v4f32")
        },
       "arm_vcvtnu_v2i64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtnu.v2i64.v2f64")
        },
       "arm_vcvtnu_v4f32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtnu.v4f32.v16i8")
        },
       "arm_vcvtnu_v4f32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtnu.v4f32.v8i16")
        },
       "arm_vcvtnu_v4f32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtnu.v4f32.v4i32")
        },
       "arm_vcvtnu_v4f32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtnu.v4f32.v2i64")
        },
       "arm_vcvtnu_v4f32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtnu.v4f32.v4f32")
        },
       "arm_vcvtnu_v4f32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtnu.v4f32.v2f64")
        },
       "arm_vcvtnu_v2f64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtnu.v2f64.v16i8")
        },
       "arm_vcvtnu_v2f64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtnu.v2f64.v8i16")
        },
       "arm_vcvtnu_v2f64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtnu.v2f64.v4i32")
        },
       "arm_vcvtnu_v2f64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtnu.v2f64.v2i64")
        },
       "arm_vcvtnu_v2f64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtnu.v2f64.v4f32")
        },
       "arm_vcvtnu_v2f64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtnu.v2f64.v2f64")
        },
       "arm_vcvtns_v16i8_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtns.v16i8.v16i8")
        },
       "arm_vcvtns_v16i8_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtns.v16i8.v8i16")
        },
       "arm_vcvtns_v16i8_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtns.v16i8.v4i32")
        },
       "arm_vcvtns_v16i8_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtns.v16i8.v2i64")
        },
       "arm_vcvtns_v16i8_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtns.v16i8.v4f32")
        },
       "arm_vcvtns_v16i8_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtns.v16i8.v2f64")
        },
       "arm_vcvtns_v8i16_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtns.v8i16.v16i8")
        },
       "arm_vcvtns_v8i16_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtns.v8i16.v8i16")
        },
       "arm_vcvtns_v8i16_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtns.v8i16.v4i32")
        },
       "arm_vcvtns_v8i16_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtns.v8i16.v2i64")
        },
       "arm_vcvtns_v8i16_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtns.v8i16.v4f32")
        },
       "arm_vcvtns_v8i16_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtns.v8i16.v2f64")
        },
       "arm_vcvtns_v4i32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtns.v4i32.v16i8")
        },
       "arm_vcvtns_v4i32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtns.v4i32.v8i16")
        },
       "arm_vcvtns_v4i32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtns.v4i32.v4i32")
        },
       "arm_vcvtns_v4i32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtns.v4i32.v2i64")
        },
       "arm_vcvtns_v4i32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtns.v4i32.v4f32")
        },
       "arm_vcvtns_v4i32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtns.v4i32.v2f64")
        },
       "arm_vcvtns_v2i64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtns.v2i64.v16i8")
        },
       "arm_vcvtns_v2i64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtns.v2i64.v8i16")
        },
       "arm_vcvtns_v2i64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtns.v2i64.v4i32")
        },
       "arm_vcvtns_v2i64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtns.v2i64.v2i64")
        },
       "arm_vcvtns_v2i64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtns.v2i64.v4f32")
        },
       "arm_vcvtns_v2i64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtns.v2i64.v2f64")
        },
       "arm_vcvtns_v4f32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtns.v4f32.v16i8")
        },
       "arm_vcvtns_v4f32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtns.v4f32.v8i16")
        },
       "arm_vcvtns_v4f32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtns.v4f32.v4i32")
        },
       "arm_vcvtns_v4f32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtns.v4f32.v2i64")
        },
       "arm_vcvtns_v4f32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtns.v4f32.v4f32")
        },
       "arm_vcvtns_v4f32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtns.v4f32.v2f64")
        },
       "arm_vcvtns_v2f64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtns.v2f64.v16i8")
        },
       "arm_vcvtns_v2f64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtns.v2f64.v8i16")
        },
       "arm_vcvtns_v2f64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtns.v2f64.v4i32")
        },
       "arm_vcvtns_v2f64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtns.v2f64.v2i64")
        },
       "arm_vcvtns_v2f64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtns.v2f64.v4f32")
        },
       "arm_vcvtns_v2f64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtns.v2f64.v2f64")
        },
       "arm_vcvtpu_v16i8_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtpu.v16i8.v16i8")
        },
       "arm_vcvtpu_v16i8_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtpu.v16i8.v8i16")
        },
       "arm_vcvtpu_v16i8_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtpu.v16i8.v4i32")
        },
       "arm_vcvtpu_v16i8_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtpu.v16i8.v2i64")
        },
       "arm_vcvtpu_v16i8_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtpu.v16i8.v4f32")
        },
       "arm_vcvtpu_v16i8_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtpu.v16i8.v2f64")
        },
       "arm_vcvtpu_v8i16_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtpu.v8i16.v16i8")
        },
       "arm_vcvtpu_v8i16_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtpu.v8i16.v8i16")
        },
       "arm_vcvtpu_v8i16_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtpu.v8i16.v4i32")
        },
       "arm_vcvtpu_v8i16_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtpu.v8i16.v2i64")
        },
       "arm_vcvtpu_v8i16_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtpu.v8i16.v4f32")
        },
       "arm_vcvtpu_v8i16_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtpu.v8i16.v2f64")
        },
       "arm_vcvtpu_v4i32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtpu.v4i32.v16i8")
        },
       "arm_vcvtpu_v4i32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtpu.v4i32.v8i16")
        },
       "arm_vcvtpu_v4i32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtpu.v4i32.v4i32")
        },
       "arm_vcvtpu_v4i32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtpu.v4i32.v2i64")
        },
       "arm_vcvtpu_v4i32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtpu.v4i32.v4f32")
        },
       "arm_vcvtpu_v4i32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtpu.v4i32.v2f64")
        },
       "arm_vcvtpu_v2i64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtpu.v2i64.v16i8")
        },
       "arm_vcvtpu_v2i64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtpu.v2i64.v8i16")
        },
       "arm_vcvtpu_v2i64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtpu.v2i64.v4i32")
        },
       "arm_vcvtpu_v2i64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtpu.v2i64.v2i64")
        },
       "arm_vcvtpu_v2i64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtpu.v2i64.v4f32")
        },
       "arm_vcvtpu_v2i64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtpu.v2i64.v2f64")
        },
       "arm_vcvtpu_v4f32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtpu.v4f32.v16i8")
        },
       "arm_vcvtpu_v4f32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtpu.v4f32.v8i16")
        },
       "arm_vcvtpu_v4f32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtpu.v4f32.v4i32")
        },
       "arm_vcvtpu_v4f32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtpu.v4f32.v2i64")
        },
       "arm_vcvtpu_v4f32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtpu.v4f32.v4f32")
        },
       "arm_vcvtpu_v4f32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtpu.v4f32.v2f64")
        },
       "arm_vcvtpu_v2f64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtpu.v2f64.v16i8")
        },
       "arm_vcvtpu_v2f64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtpu.v2f64.v8i16")
        },
       "arm_vcvtpu_v2f64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtpu.v2f64.v4i32")
        },
       "arm_vcvtpu_v2f64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtpu.v2f64.v2i64")
        },
       "arm_vcvtpu_v2f64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtpu.v2f64.v4f32")
        },
       "arm_vcvtpu_v2f64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtpu.v2f64.v2f64")
        },
       "arm_vcvtps_v16i8_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtps.v16i8.v16i8")
        },
       "arm_vcvtps_v16i8_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtps.v16i8.v8i16")
        },
       "arm_vcvtps_v16i8_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtps.v16i8.v4i32")
        },
       "arm_vcvtps_v16i8_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtps.v16i8.v2i64")
        },
       "arm_vcvtps_v16i8_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtps.v16i8.v4f32")
        },
       "arm_vcvtps_v16i8_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtps.v16i8.v2f64")
        },
       "arm_vcvtps_v8i16_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtps.v8i16.v16i8")
        },
       "arm_vcvtps_v8i16_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtps.v8i16.v8i16")
        },
       "arm_vcvtps_v8i16_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtps.v8i16.v4i32")
        },
       "arm_vcvtps_v8i16_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtps.v8i16.v2i64")
        },
       "arm_vcvtps_v8i16_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtps.v8i16.v4f32")
        },
       "arm_vcvtps_v8i16_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtps.v8i16.v2f64")
        },
       "arm_vcvtps_v4i32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtps.v4i32.v16i8")
        },
       "arm_vcvtps_v4i32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtps.v4i32.v8i16")
        },
       "arm_vcvtps_v4i32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtps.v4i32.v4i32")
        },
       "arm_vcvtps_v4i32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtps.v4i32.v2i64")
        },
       "arm_vcvtps_v4i32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtps.v4i32.v4f32")
        },
       "arm_vcvtps_v4i32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtps.v4i32.v2f64")
        },
       "arm_vcvtps_v2i64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtps.v2i64.v16i8")
        },
       "arm_vcvtps_v2i64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtps.v2i64.v8i16")
        },
       "arm_vcvtps_v2i64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtps.v2i64.v4i32")
        },
       "arm_vcvtps_v2i64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtps.v2i64.v2i64")
        },
       "arm_vcvtps_v2i64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtps.v2i64.v4f32")
        },
       "arm_vcvtps_v2i64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtps.v2i64.v2f64")
        },
       "arm_vcvtps_v4f32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtps.v4f32.v16i8")
        },
       "arm_vcvtps_v4f32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtps.v4f32.v8i16")
        },
       "arm_vcvtps_v4f32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtps.v4f32.v4i32")
        },
       "arm_vcvtps_v4f32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtps.v4f32.v2i64")
        },
       "arm_vcvtps_v4f32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtps.v4f32.v4f32")
        },
       "arm_vcvtps_v4f32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtps.v4f32.v2f64")
        },
       "arm_vcvtps_v2f64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtps.v2f64.v16i8")
        },
       "arm_vcvtps_v2f64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtps.v2f64.v8i16")
        },
       "arm_vcvtps_v2f64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtps.v2f64.v4i32")
        },
       "arm_vcvtps_v2f64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtps.v2f64.v2i64")
        },
       "arm_vcvtps_v2f64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtps.v2f64.v4f32")
        },
       "arm_vcvtps_v2f64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtps.v2f64.v2f64")
        },
       "arm_vcvtmu_v16i8_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtmu.v16i8.v16i8")
        },
       "arm_vcvtmu_v16i8_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtmu.v16i8.v8i16")
        },
       "arm_vcvtmu_v16i8_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtmu.v16i8.v4i32")
        },
       "arm_vcvtmu_v16i8_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtmu.v16i8.v2i64")
        },
       "arm_vcvtmu_v16i8_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtmu.v16i8.v4f32")
        },
       "arm_vcvtmu_v16i8_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtmu.v16i8.v2f64")
        },
       "arm_vcvtmu_v8i16_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtmu.v8i16.v16i8")
        },
       "arm_vcvtmu_v8i16_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtmu.v8i16.v8i16")
        },
       "arm_vcvtmu_v8i16_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtmu.v8i16.v4i32")
        },
       "arm_vcvtmu_v8i16_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtmu.v8i16.v2i64")
        },
       "arm_vcvtmu_v8i16_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtmu.v8i16.v4f32")
        },
       "arm_vcvtmu_v8i16_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtmu.v8i16.v2f64")
        },
       "arm_vcvtmu_v4i32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtmu.v4i32.v16i8")
        },
       "arm_vcvtmu_v4i32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtmu.v4i32.v8i16")
        },
       "arm_vcvtmu_v4i32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtmu.v4i32.v4i32")
        },
       "arm_vcvtmu_v4i32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtmu.v4i32.v2i64")
        },
       "arm_vcvtmu_v4i32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtmu.v4i32.v4f32")
        },
       "arm_vcvtmu_v4i32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtmu.v4i32.v2f64")
        },
       "arm_vcvtmu_v2i64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtmu.v2i64.v16i8")
        },
       "arm_vcvtmu_v2i64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtmu.v2i64.v8i16")
        },
       "arm_vcvtmu_v2i64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtmu.v2i64.v4i32")
        },
       "arm_vcvtmu_v2i64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtmu.v2i64.v2i64")
        },
       "arm_vcvtmu_v2i64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtmu.v2i64.v4f32")
        },
       "arm_vcvtmu_v2i64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtmu.v2i64.v2f64")
        },
       "arm_vcvtmu_v4f32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtmu.v4f32.v16i8")
        },
       "arm_vcvtmu_v4f32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtmu.v4f32.v8i16")
        },
       "arm_vcvtmu_v4f32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtmu.v4f32.v4i32")
        },
       "arm_vcvtmu_v4f32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtmu.v4f32.v2i64")
        },
       "arm_vcvtmu_v4f32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtmu.v4f32.v4f32")
        },
       "arm_vcvtmu_v4f32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtmu.v4f32.v2f64")
        },
       "arm_vcvtmu_v2f64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtmu.v2f64.v16i8")
        },
       "arm_vcvtmu_v2f64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtmu.v2f64.v8i16")
        },
       "arm_vcvtmu_v2f64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtmu.v2f64.v4i32")
        },
       "arm_vcvtmu_v2f64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtmu.v2f64.v2i64")
        },
       "arm_vcvtmu_v2f64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtmu.v2f64.v4f32")
        },
       "arm_vcvtmu_v2f64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtmu.v2f64.v2f64")
        },
       "arm_vcvtms_v16i8_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtms.v16i8.v16i8")
        },
       "arm_vcvtms_v16i8_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtms.v16i8.v8i16")
        },
       "arm_vcvtms_v16i8_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtms.v16i8.v4i32")
        },
       "arm_vcvtms_v16i8_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtms.v16i8.v2i64")
        },
       "arm_vcvtms_v16i8_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtms.v16i8.v4f32")
        },
       "arm_vcvtms_v16i8_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtms.v16i8.v2f64")
        },
       "arm_vcvtms_v8i16_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtms.v8i16.v16i8")
        },
       "arm_vcvtms_v8i16_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtms.v8i16.v8i16")
        },
       "arm_vcvtms_v8i16_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtms.v8i16.v4i32")
        },
       "arm_vcvtms_v8i16_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtms.v8i16.v2i64")
        },
       "arm_vcvtms_v8i16_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtms.v8i16.v4f32")
        },
       "arm_vcvtms_v8i16_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtms.v8i16.v2f64")
        },
       "arm_vcvtms_v4i32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtms.v4i32.v16i8")
        },
       "arm_vcvtms_v4i32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtms.v4i32.v8i16")
        },
       "arm_vcvtms_v4i32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtms.v4i32.v4i32")
        },
       "arm_vcvtms_v4i32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtms.v4i32.v2i64")
        },
       "arm_vcvtms_v4i32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtms.v4i32.v4f32")
        },
       "arm_vcvtms_v4i32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtms.v4i32.v2f64")
        },
       "arm_vcvtms_v2i64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtms.v2i64.v16i8")
        },
       "arm_vcvtms_v2i64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtms.v2i64.v8i16")
        },
       "arm_vcvtms_v2i64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtms.v2i64.v4i32")
        },
       "arm_vcvtms_v2i64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtms.v2i64.v2i64")
        },
       "arm_vcvtms_v2i64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtms.v2i64.v4f32")
        },
       "arm_vcvtms_v2i64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtms.v2i64.v2f64")
        },
       "arm_vcvtms_v4f32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtms.v4f32.v16i8")
        },
       "arm_vcvtms_v4f32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtms.v4f32.v8i16")
        },
       "arm_vcvtms_v4f32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtms.v4f32.v4i32")
        },
       "arm_vcvtms_v4f32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtms.v4f32.v2i64")
        },
       "arm_vcvtms_v4f32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtms.v4f32.v4f32")
        },
       "arm_vcvtms_v4f32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtms.v4f32.v2f64")
        },
       "arm_vcvtms_v2f64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtms.v2f64.v16i8")
        },
       "arm_vcvtms_v2f64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtms.v2f64.v8i16")
        },
       "arm_vcvtms_v2f64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtms.v2f64.v4i32")
        },
       "arm_vcvtms_v2f64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtms.v2f64.v2i64")
        },
       "arm_vcvtms_v2f64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtms.v2f64.v4f32")
        },
       "arm_vcvtms_v2f64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtms.v2f64.v2f64")
        },
       "arm_vcvtfp2fxs_v16i8_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::I32]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.v16i8.v4f32")
        },
       "arm_vcvtfp2fxs_v16i8_f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32,&::I32]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.v16i8.f32")
        },
       "arm_vcvtfp2fxs_v16i8_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::I32]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.v16i8.v2f64")
        },
       "arm_vcvtfp2fxs_v16i8_f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64,&::I32]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.v16i8.f64")
        },
       "arm_vcvtfp2fxs_i8_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::I32]; &INPUTS },
            output: &::I8,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.i8.v4f32")
        },
       "arm_vcvtfp2fxs_i8_f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32,&::I32]; &INPUTS },
            output: &::I8,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.i8.f32")
        },
       "arm_vcvtfp2fxs_i8_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::I32]; &INPUTS },
            output: &::I8,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.i8.v2f64")
        },
       "arm_vcvtfp2fxs_i8_f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64,&::I32]; &INPUTS },
            output: &::I8,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.i8.f64")
        },
       "arm_vcvtfp2fxs_v8i16_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::I32]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.v8i16.v4f32")
        },
       "arm_vcvtfp2fxs_v8i16_f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32,&::I32]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.v8i16.f32")
        },
       "arm_vcvtfp2fxs_v8i16_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::I32]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.v8i16.v2f64")
        },
       "arm_vcvtfp2fxs_v8i16_f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64,&::I32]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.v8i16.f64")
        },
       "arm_vcvtfp2fxs_i16_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::I32]; &INPUTS },
            output: &::I16,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.i16.v4f32")
        },
       "arm_vcvtfp2fxs_i16_f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32,&::I32]; &INPUTS },
            output: &::I16,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.i16.f32")
        },
       "arm_vcvtfp2fxs_i16_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::I32]; &INPUTS },
            output: &::I16,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.i16.v2f64")
        },
       "arm_vcvtfp2fxs_i16_f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64,&::I32]; &INPUTS },
            output: &::I16,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.i16.f64")
        },
       "arm_vcvtfp2fxs_v4i32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::I32]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.v4i32.v4f32")
        },
       "arm_vcvtfp2fxs_v4i32_f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32,&::I32]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.v4i32.f32")
        },
       "arm_vcvtfp2fxs_v4i32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::I32]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.v4i32.v2f64")
        },
       "arm_vcvtfp2fxs_v4i32_f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64,&::I32]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.v4i32.f64")
        },
       "arm_vcvtfp2fxs_i32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::I32]; &INPUTS },
            output: &::I32,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.i32.v4f32")
        },
       "arm_vcvtfp2fxs_i32_f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32,&::I32]; &INPUTS },
            output: &::I32,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.i32.f32")
        },
       "arm_vcvtfp2fxs_i32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::I32]; &INPUTS },
            output: &::I32,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.i32.v2f64")
        },
       "arm_vcvtfp2fxs_i32_f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64,&::I32]; &INPUTS },
            output: &::I32,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.i32.f64")
        },
       "arm_vcvtfp2fxs_v2i64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::I32]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.v2i64.v4f32")
        },
       "arm_vcvtfp2fxs_v2i64_f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32,&::I32]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.v2i64.f32")
        },
       "arm_vcvtfp2fxs_v2i64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::I32]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.v2i64.v2f64")
        },
       "arm_vcvtfp2fxs_v2i64_f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64,&::I32]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.v2i64.f64")
        },
       "arm_vcvtfp2fxs_i64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::I32]; &INPUTS },
            output: &::I64,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.i64.v4f32")
        },
       "arm_vcvtfp2fxs_i64_f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32,&::I32]; &INPUTS },
            output: &::I64,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.i64.f32")
        },
       "arm_vcvtfp2fxs_i64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::I32]; &INPUTS },
            output: &::I64,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.i64.v2f64")
        },
       "arm_vcvtfp2fxs_i64_f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64,&::I32]; &INPUTS },
            output: &::I64,
            definition: Named("llvm.arm.neon.vcvtfp2fxs.i64.f64")
        },
       "arm_vcvtfp2fxu_v16i8_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::I32]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.v16i8.v4f32")
        },
       "arm_vcvtfp2fxu_v16i8_f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32,&::I32]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.v16i8.f32")
        },
       "arm_vcvtfp2fxu_v16i8_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::I32]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.v16i8.v2f64")
        },
       "arm_vcvtfp2fxu_v16i8_f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64,&::I32]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.v16i8.f64")
        },
       "arm_vcvtfp2fxu_i8_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::I32]; &INPUTS },
            output: &::I8,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.i8.v4f32")
        },
       "arm_vcvtfp2fxu_i8_f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32,&::I32]; &INPUTS },
            output: &::I8,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.i8.f32")
        },
       "arm_vcvtfp2fxu_i8_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::I32]; &INPUTS },
            output: &::I8,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.i8.v2f64")
        },
       "arm_vcvtfp2fxu_i8_f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64,&::I32]; &INPUTS },
            output: &::I8,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.i8.f64")
        },
       "arm_vcvtfp2fxu_v8i16_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::I32]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.v8i16.v4f32")
        },
       "arm_vcvtfp2fxu_v8i16_f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32,&::I32]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.v8i16.f32")
        },
       "arm_vcvtfp2fxu_v8i16_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::I32]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.v8i16.v2f64")
        },
       "arm_vcvtfp2fxu_v8i16_f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64,&::I32]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.v8i16.f64")
        },
       "arm_vcvtfp2fxu_i16_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::I32]; &INPUTS },
            output: &::I16,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.i16.v4f32")
        },
       "arm_vcvtfp2fxu_i16_f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32,&::I32]; &INPUTS },
            output: &::I16,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.i16.f32")
        },
       "arm_vcvtfp2fxu_i16_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::I32]; &INPUTS },
            output: &::I16,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.i16.v2f64")
        },
       "arm_vcvtfp2fxu_i16_f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64,&::I32]; &INPUTS },
            output: &::I16,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.i16.f64")
        },
       "arm_vcvtfp2fxu_v4i32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::I32]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.v4i32.v4f32")
        },
       "arm_vcvtfp2fxu_v4i32_f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32,&::I32]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.v4i32.f32")
        },
       "arm_vcvtfp2fxu_v4i32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::I32]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.v4i32.v2f64")
        },
       "arm_vcvtfp2fxu_v4i32_f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64,&::I32]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.v4i32.f64")
        },
       "arm_vcvtfp2fxu_i32_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::I32]; &INPUTS },
            output: &::I32,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.i32.v4f32")
        },
       "arm_vcvtfp2fxu_i32_f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32,&::I32]; &INPUTS },
            output: &::I32,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.i32.f32")
        },
       "arm_vcvtfp2fxu_i32_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::I32]; &INPUTS },
            output: &::I32,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.i32.v2f64")
        },
       "arm_vcvtfp2fxu_i32_f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64,&::I32]; &INPUTS },
            output: &::I32,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.i32.f64")
        },
       "arm_vcvtfp2fxu_v2i64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::I32]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.v2i64.v4f32")
        },
       "arm_vcvtfp2fxu_v2i64_f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32,&::I32]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.v2i64.f32")
        },
       "arm_vcvtfp2fxu_v2i64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::I32]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.v2i64.v2f64")
        },
       "arm_vcvtfp2fxu_v2i64_f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64,&::I32]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.v2i64.f64")
        },
       "arm_vcvtfp2fxu_i64_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::I32]; &INPUTS },
            output: &::I64,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.i64.v4f32")
        },
       "arm_vcvtfp2fxu_i64_f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32,&::I32]; &INPUTS },
            output: &::I64,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.i64.f32")
        },
       "arm_vcvtfp2fxu_i64_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::I32]; &INPUTS },
            output: &::I64,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.i64.v2f64")
        },
       "arm_vcvtfp2fxu_i64_f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64,&::I32]; &INPUTS },
            output: &::I64,
            definition: Named("llvm.arm.neon.vcvtfp2fxu.i64.f64")
        },
       "arm_vcvtfxs2fp_v4f32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I32]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.v4f32.v16i8")
        },
       "arm_vcvtfxs2fp_v4f32_i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8,&::I32]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.v4f32.i8")
        },
       "arm_vcvtfxs2fp_v4f32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I32]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.v4f32.v8i16")
        },
       "arm_vcvtfxs2fp_v4f32_i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16,&::I32]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.v4f32.i16")
        },
       "arm_vcvtfxs2fp_v4f32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.v4f32.v4i32")
        },
       "arm_vcvtfxs2fp_v4f32_i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32,&::I32]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.v4f32.i32")
        },
       "arm_vcvtfxs2fp_v4f32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I32]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.v4f32.v2i64")
        },
       "arm_vcvtfxs2fp_v4f32_i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64,&::I32]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.v4f32.i64")
        },
       "arm_vcvtfxs2fp_f32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I32]; &INPUTS },
            output: &::F32,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.f32.v16i8")
        },
       "arm_vcvtfxs2fp_f32_i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8,&::I32]; &INPUTS },
            output: &::F32,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.f32.i8")
        },
       "arm_vcvtfxs2fp_f32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I32]; &INPUTS },
            output: &::F32,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.f32.v8i16")
        },
       "arm_vcvtfxs2fp_f32_i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16,&::I32]; &INPUTS },
            output: &::F32,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.f32.i16")
        },
       "arm_vcvtfxs2fp_f32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32]; &INPUTS },
            output: &::F32,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.f32.v4i32")
        },
       "arm_vcvtfxs2fp_f32_i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32,&::I32]; &INPUTS },
            output: &::F32,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.f32.i32")
        },
       "arm_vcvtfxs2fp_f32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I32]; &INPUTS },
            output: &::F32,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.f32.v2i64")
        },
       "arm_vcvtfxs2fp_f32_i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64,&::I32]; &INPUTS },
            output: &::F32,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.f32.i64")
        },
       "arm_vcvtfxs2fp_v2f64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I32]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.v2f64.v16i8")
        },
       "arm_vcvtfxs2fp_v2f64_i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8,&::I32]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.v2f64.i8")
        },
       "arm_vcvtfxs2fp_v2f64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I32]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.v2f64.v8i16")
        },
       "arm_vcvtfxs2fp_v2f64_i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16,&::I32]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.v2f64.i16")
        },
       "arm_vcvtfxs2fp_v2f64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.v2f64.v4i32")
        },
       "arm_vcvtfxs2fp_v2f64_i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32,&::I32]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.v2f64.i32")
        },
       "arm_vcvtfxs2fp_v2f64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I32]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.v2f64.v2i64")
        },
       "arm_vcvtfxs2fp_v2f64_i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64,&::I32]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.v2f64.i64")
        },
       "arm_vcvtfxs2fp_f64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I32]; &INPUTS },
            output: &::F64,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.f64.v16i8")
        },
       "arm_vcvtfxs2fp_f64_i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8,&::I32]; &INPUTS },
            output: &::F64,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.f64.i8")
        },
       "arm_vcvtfxs2fp_f64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I32]; &INPUTS },
            output: &::F64,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.f64.v8i16")
        },
       "arm_vcvtfxs2fp_f64_i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16,&::I32]; &INPUTS },
            output: &::F64,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.f64.i16")
        },
       "arm_vcvtfxs2fp_f64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32]; &INPUTS },
            output: &::F64,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.f64.v4i32")
        },
       "arm_vcvtfxs2fp_f64_i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32,&::I32]; &INPUTS },
            output: &::F64,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.f64.i32")
        },
       "arm_vcvtfxs2fp_f64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I32]; &INPUTS },
            output: &::F64,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.f64.v2i64")
        },
       "arm_vcvtfxs2fp_f64_i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64,&::I32]; &INPUTS },
            output: &::F64,
            definition: Named("llvm.arm.neon.vcvtfxs2fp.f64.i64")
        },
       "arm_vcvtfxu2fp_v4f32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I32]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.v4f32.v16i8")
        },
       "arm_vcvtfxu2fp_v4f32_i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8,&::I32]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.v4f32.i8")
        },
       "arm_vcvtfxu2fp_v4f32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I32]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.v4f32.v8i16")
        },
       "arm_vcvtfxu2fp_v4f32_i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16,&::I32]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.v4f32.i16")
        },
       "arm_vcvtfxu2fp_v4f32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.v4f32.v4i32")
        },
       "arm_vcvtfxu2fp_v4f32_i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32,&::I32]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.v4f32.i32")
        },
       "arm_vcvtfxu2fp_v4f32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I32]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.v4f32.v2i64")
        },
       "arm_vcvtfxu2fp_v4f32_i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64,&::I32]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.v4f32.i64")
        },
       "arm_vcvtfxu2fp_f32_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I32]; &INPUTS },
            output: &::F32,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.f32.v16i8")
        },
       "arm_vcvtfxu2fp_f32_i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8,&::I32]; &INPUTS },
            output: &::F32,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.f32.i8")
        },
       "arm_vcvtfxu2fp_f32_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I32]; &INPUTS },
            output: &::F32,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.f32.v8i16")
        },
       "arm_vcvtfxu2fp_f32_i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16,&::I32]; &INPUTS },
            output: &::F32,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.f32.i16")
        },
       "arm_vcvtfxu2fp_f32_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32]; &INPUTS },
            output: &::F32,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.f32.v4i32")
        },
       "arm_vcvtfxu2fp_f32_i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32,&::I32]; &INPUTS },
            output: &::F32,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.f32.i32")
        },
       "arm_vcvtfxu2fp_f32_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I32]; &INPUTS },
            output: &::F32,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.f32.v2i64")
        },
       "arm_vcvtfxu2fp_f32_i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64,&::I32]; &INPUTS },
            output: &::F32,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.f32.i64")
        },
       "arm_vcvtfxu2fp_v2f64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I32]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.v2f64.v16i8")
        },
       "arm_vcvtfxu2fp_v2f64_i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8,&::I32]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.v2f64.i8")
        },
       "arm_vcvtfxu2fp_v2f64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I32]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.v2f64.v8i16")
        },
       "arm_vcvtfxu2fp_v2f64_i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16,&::I32]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.v2f64.i16")
        },
       "arm_vcvtfxu2fp_v2f64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.v2f64.v4i32")
        },
       "arm_vcvtfxu2fp_v2f64_i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32,&::I32]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.v2f64.i32")
        },
       "arm_vcvtfxu2fp_v2f64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I32]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.v2f64.v2i64")
        },
       "arm_vcvtfxu2fp_v2f64_i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64,&::I32]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.v2f64.i64")
        },
       "arm_vcvtfxu2fp_f64_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I32]; &INPUTS },
            output: &::F64,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.f64.v16i8")
        },
       "arm_vcvtfxu2fp_f64_i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8,&::I32]; &INPUTS },
            output: &::F64,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.f64.i8")
        },
       "arm_vcvtfxu2fp_f64_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I32]; &INPUTS },
            output: &::F64,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.f64.v8i16")
        },
       "arm_vcvtfxu2fp_f64_i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16,&::I32]; &INPUTS },
            output: &::F64,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.f64.i16")
        },
       "arm_vcvtfxu2fp_f64_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32]; &INPUTS },
            output: &::F64,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.f64.v4i32")
        },
       "arm_vcvtfxu2fp_f64_i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32,&::I32]; &INPUTS },
            output: &::F64,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.f64.i32")
        },
       "arm_vcvtfxu2fp_f64_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I32]; &INPUTS },
            output: &::F64,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.f64.v2i64")
        },
       "arm_vcvtfxu2fp_f64_i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64,&::I32]; &INPUTS },
            output: &::F64,
            definition: Named("llvm.arm.neon.vcvtfxu2fp.f64.i64")
        },
       "arm_vcvtfp2hf" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::I16x4,
            definition: Named("llvm.arm.neon.vcvtfp2hf")
        },
       "arm_vcvthf2fp" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vcvthf2fp")
        },
       "arm_vtbl1" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x8,&::I8x8]; &INPUTS },
            output: &::I8x8,
            definition: Named("llvm.arm.neon.vtbl1")
        },
       "arm_vtbl2" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I8x8,&::I8x8,&::I8x8]; &INPUTS },
            output: &::I8x8,
            definition: Named("llvm.arm.neon.vtbl2")
        },
       "arm_vtbl3" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 4] = [&::I8x8,&::I8x8,&::I8x8,&::I8x8]; &INPUTS },
            output: &::I8x8,
            definition: Named("llvm.arm.neon.vtbl3")
        },
       "arm_vtbl4" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 5] = [&::I8x8,&::I8x8,&::I8x8,&::I8x8,&::I8x8]; &INPUTS },
            output: &::I8x8,
            definition: Named("llvm.arm.neon.vtbl4")
        },
       "arm_vtbx1" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I8x8,&::I8x8,&::I8x8]; &INPUTS },
            output: &::I8x8,
            definition: Named("llvm.arm.neon.vtbx1")
        },
       "arm_vtbx2" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 4] = [&::I8x8,&::I8x8,&::I8x8,&::I8x8]; &INPUTS },
            output: &::I8x8,
            definition: Named("llvm.arm.neon.vtbx2")
        },
       "arm_vtbx3" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 5] = [&::I8x8,&::I8x8,&::I8x8,&::I8x8,&::I8x8]; &INPUTS },
            output: &::I8x8,
            definition: Named("llvm.arm.neon.vtbx3")
        },
       "arm_vtbx4" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 6] = [&::I8x8,&::I8x8,&::I8x8,&::I8x8,&::I8x8,&::I8x8]; &INPUTS },
            output: &::I8x8,
            definition: Named("llvm.arm.neon.vtbx4")
        },
       "arm_vrintn_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vrintn.v16i8")
        },
       "arm_vrintn_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vrintn.v8i16")
        },
       "arm_vrintn_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vrintn.v4i32")
        },
       "arm_vrintn_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vrintn.v2i64")
        },
       "arm_vrintn_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vrintn.v4f32")
        },
       "arm_vrintn_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vrintn.v2f64")
        },
       "arm_vrintx_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vrintx.v16i8")
        },
       "arm_vrintx_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vrintx.v8i16")
        },
       "arm_vrintx_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vrintx.v4i32")
        },
       "arm_vrintx_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vrintx.v2i64")
        },
       "arm_vrintx_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vrintx.v4f32")
        },
       "arm_vrintx_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vrintx.v2f64")
        },
       "arm_vrinta_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vrinta.v16i8")
        },
       "arm_vrinta_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vrinta.v8i16")
        },
       "arm_vrinta_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vrinta.v4i32")
        },
       "arm_vrinta_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vrinta.v2i64")
        },
       "arm_vrinta_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vrinta.v4f32")
        },
       "arm_vrinta_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vrinta.v2f64")
        },
       "arm_vrintz_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vrintz.v16i8")
        },
       "arm_vrintz_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vrintz.v8i16")
        },
       "arm_vrintz_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vrintz.v4i32")
        },
       "arm_vrintz_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vrintz.v2i64")
        },
       "arm_vrintz_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vrintz.v4f32")
        },
       "arm_vrintz_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vrintz.v2f64")
        },
       "arm_vrintm_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vrintm.v16i8")
        },
       "arm_vrintm_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vrintm.v8i16")
        },
       "arm_vrintm_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vrintm.v4i32")
        },
       "arm_vrintm_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vrintm.v2i64")
        },
       "arm_vrintm_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vrintm.v4f32")
        },
       "arm_vrintm_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vrintm.v2f64")
        },
       "arm_vrintp_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vrintp.v16i8")
        },
       "arm_vrintp_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vrintp.v8i16")
        },
       "arm_vrintp_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vrintp.v4i32")
        },
       "arm_vrintp_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vrintp.v2i64")
        },
       "arm_vrintp_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vrintp.v4f32")
        },
       "arm_vrintp_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vrintp.v2f64")
        },
       "arm_vld1_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I32]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vld1.v16i8")
        },
       "arm_vld1_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I32]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vld1.v8i16")
        },
       "arm_vld1_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I32]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vld1.v4i32")
        },
       "arm_vld1_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I32]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vld1.v2i64")
        },
       "arm_vld1_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I32]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vld1.v4f32")
        },
       "arm_vld1_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I32]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vld1.v2f64")
        },
       "arm_vst1_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I8x16,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst1.v16i8")
        },
       "arm_vst1_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I16x8,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst1.v8i16")
        },
       "arm_vst1_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I32x4,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst1.v4i32")
        },
       "arm_vst1_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I64x2,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst1.v2i64")
        },
       "arm_vst1_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::F32x4,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst1.v4f32")
        },
       "arm_vst1_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::F64x2,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst1.v2f64")
        },
       "arm_vst2_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 4] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I8x16,&::I8x16,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst2.v16i8")
        },
       "arm_vst2_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 4] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I16x8,&::I16x8,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst2.v8i16")
        },
       "arm_vst2_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 4] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I32x4,&::I32x4,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst2.v4i32")
        },
       "arm_vst2_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 4] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I64x2,&::I64x2,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst2.v2i64")
        },
       "arm_vst2_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 4] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::F32x4,&::F32x4,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst2.v4f32")
        },
       "arm_vst2_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 4] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::F64x2,&::F64x2,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst2.v2f64")
        },
       "arm_vst3_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 5] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I8x16,&::I8x16,&::I8x16,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst3.v16i8")
        },
       "arm_vst3_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 5] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I16x8,&::I16x8,&::I16x8,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst3.v8i16")
        },
       "arm_vst3_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 5] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I32x4,&::I32x4,&::I32x4,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst3.v4i32")
        },
       "arm_vst3_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 5] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I64x2,&::I64x2,&::I64x2,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst3.v2i64")
        },
       "arm_vst3_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 5] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::F32x4,&::F32x4,&::F32x4,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst3.v4f32")
        },
       "arm_vst3_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 5] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::F64x2,&::F64x2,&::F64x2,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst3.v2f64")
        },
       "arm_vst4_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 6] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I8x16,&::I8x16,&::I8x16,&::I8x16,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst4.v16i8")
        },
       "arm_vst4_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 6] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I16x8,&::I16x8,&::I16x8,&::I16x8,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst4.v8i16")
        },
       "arm_vst4_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 6] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I32x4,&::I32x4,&::I32x4,&::I32x4,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst4.v4i32")
        },
       "arm_vst4_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 6] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I64x2,&::I64x2,&::I64x2,&::I64x2,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst4.v2i64")
        },
       "arm_vst4_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 6] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::F32x4,&::F32x4,&::F32x4,&::F32x4,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst4.v4f32")
        },
       "arm_vst4_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 6] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::F64x2,&::F64x2,&::F64x2,&::F64x2,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst4.v2f64")
        },
       "arm_vst2lane_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 5] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I8x16,&::I8x16,&::I32,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst2lane.v16i8")
        },
       "arm_vst2lane_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 5] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I16x8,&::I16x8,&::I32,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst2lane.v8i16")
        },
       "arm_vst2lane_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 5] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I32x4,&::I32x4,&::I32,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst2lane.v4i32")
        },
       "arm_vst2lane_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 5] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I64x2,&::I64x2,&::I32,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst2lane.v2i64")
        },
       "arm_vst2lane_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 5] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::F32x4,&::F32x4,&::I32,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst2lane.v4f32")
        },
       "arm_vst2lane_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 5] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::F64x2,&::F64x2,&::I32,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst2lane.v2f64")
        },
       "arm_vst3lane_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 6] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I8x16,&::I8x16,&::I8x16,&::I32,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst3lane.v16i8")
        },
       "arm_vst3lane_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 6] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I16x8,&::I16x8,&::I16x8,&::I32,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst3lane.v8i16")
        },
       "arm_vst3lane_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 6] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I32x4,&::I32x4,&::I32x4,&::I32,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst3lane.v4i32")
        },
       "arm_vst3lane_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 6] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I64x2,&::I64x2,&::I64x2,&::I32,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst3lane.v2i64")
        },
       "arm_vst3lane_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 6] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::F32x4,&::F32x4,&::F32x4,&::I32,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst3lane.v4f32")
        },
       "arm_vst3lane_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 6] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::F64x2,&::F64x2,&::F64x2,&::I32,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst3lane.v2f64")
        },
       "arm_vst4lane_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 7] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I8x16,&::I8x16,&::I8x16,&::I8x16,&::I32,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst4lane.v16i8")
        },
       "arm_vst4lane_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 7] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I16x8,&::I16x8,&::I16x8,&::I16x8,&::I32,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst4lane.v8i16")
        },
       "arm_vst4lane_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 7] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I32x4,&::I32x4,&::I32x4,&::I32x4,&::I32,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst4lane.v4i32")
        },
       "arm_vst4lane_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 7] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::I64x2,&::I64x2,&::I64x2,&::I64x2,&::I32,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst4lane.v2i64")
        },
       "arm_vst4lane_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 7] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::F32x4,&::F32x4,&::F32x4,&::F32x4,&::I32,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst4lane.v4f32")
        },
       "arm_vst4lane_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 7] = [{ static PTR: Type = Type::Pointer(&::I8, Some(&::I8), true); &PTR },&::F64x2,&::F64x2,&::F64x2,&::F64x2,&::I32,&::I32]; &INPUTS },
            output: &::VOID,
            definition: Named("llvm.arm.neon.vst4lane.v2f64")
        },
       "arm_vbsl_v16i8" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I8x16,&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.vbsl.v16i8")
        },
       "arm_vbsl_v8i16" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I16x8,&::I16x8,&::I16x8]; &INPUTS },
            output: &::I16x8,
            definition: Named("llvm.arm.neon.vbsl.v8i16")
        },
       "arm_vbsl_v4i32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x4,&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.vbsl.v4i32")
        },
       "arm_vbsl_v2i64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I64x2,&::I64x2,&::I64x2]; &INPUTS },
            output: &::I64x2,
            definition: Named("llvm.arm.neon.vbsl.v2i64")
        },
       "arm_vbsl_v4f32" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::F32x4,&::F32x4,&::F32x4]; &INPUTS },
            output: &::F32x4,
            definition: Named("llvm.arm.neon.vbsl.v4f32")
        },
       "arm_vbsl_v2f64" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::F64x2,&::F64x2,&::F64x2]; &INPUTS },
            output: &::F64x2,
            definition: Named("llvm.arm.neon.vbsl.v2f64")
        },
       "arm_aesd" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.aesd")
        },
       "arm_aese" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.aese")
        },
       "arm_aesimc" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.aesimc")
        },
       "arm_aesmc" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &::I8x16,
            definition: Named("llvm.arm.neon.aesmc")
        },
       "arm_sha1h" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32]; &INPUTS },
            output: &::I32,
            definition: Named("llvm.arm.neon.sha1h")
        },
       "arm_sha1su1" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.sha1su1")
        },
       "arm_sha256su0" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.sha256su0")
        },
       "arm_sha1c" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x4,&::I32,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.sha1c")
        },
       "arm_sha1m" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x4,&::I32,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.sha1m")
        },
       "arm_sha1p" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x4,&::I32,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.sha1p")
        },
       "arm_sha1su0" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x4,&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.sha1su0")
        },
       "arm_sha256h" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x4,&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.sha256h")
        },
       "arm_sha256h2" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x4,&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.sha256h2")
        },
       "arm_sha256su1" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x4,&::I32x4,&::I32x4]; &INPUTS },
            output: &::I32x4,
            definition: Named("llvm.arm.neon.sha256su1")
        },
        _ => return None,
    })
}