<!DOCTYPE html>
<html><head><title>joekychen/linux » include › video › mach64.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>mach64.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * ATI Mach64 Register Definitions</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1997 Michael AK Tesch</span>
<span class="cm"> *  written with much help from Jon Howell</span>
<span class="cm"> *</span>
<span class="cm"> * Updated for 3D RAGE PRO and 3D RAGE Mobility by Geert Uytterhoeven</span>
<span class="cm"> *	</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation; either version</span>
<span class="cm"> * 2 of the License, or (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * most of the rest of this file comes from ATI sample code</span>
<span class="cm"> */</span>
<span class="cp">#ifndef REGMACH64_H</span>
<span class="cp">#define REGMACH64_H</span>

<span class="cm">/* NON-GUI MEMORY MAPPED Registers - expressed in BYTE offsets */</span>

<span class="cm">/* Accelerator CRTC */</span>
<span class="cp">#define CRTC_H_TOTAL_DISP	0x0000	</span><span class="cm">/* Dword offset 0_00 */</span><span class="cp"></span>
<span class="cp">#define CRTC2_H_TOTAL_DISP	0x0000	</span><span class="cm">/* Dword offset 0_00 */</span><span class="cp"></span>
<span class="cp">#define CRTC_H_SYNC_STRT_WID	0x0004	</span><span class="cm">/* Dword offset 0_01 */</span><span class="cp"></span>
<span class="cp">#define CRTC2_H_SYNC_STRT_WID	0x0004	</span><span class="cm">/* Dword offset 0_01 */</span><span class="cp"></span>
<span class="cp">#define CRTC_H_SYNC_STRT	0x0004</span>
<span class="cp">#define CRTC2_H_SYNC_STRT	0x0004</span>
<span class="cp">#define CRTC_H_SYNC_DLY		0x0005</span>
<span class="cp">#define CRTC2_H_SYNC_DLY	0x0005</span>
<span class="cp">#define CRTC_H_SYNC_WID		0x0006</span>
<span class="cp">#define CRTC2_H_SYNC_WID	0x0006</span>
<span class="cp">#define CRTC_V_TOTAL_DISP	0x0008	</span><span class="cm">/* Dword offset 0_02 */</span><span class="cp"></span>
<span class="cp">#define CRTC2_V_TOTAL_DISP	0x0008	</span><span class="cm">/* Dword offset 0_02 */</span><span class="cp"></span>
<span class="cp">#define CRTC_V_TOTAL		0x0008</span>
<span class="cp">#define CRTC2_V_TOTAL		0x0008</span>
<span class="cp">#define CRTC_V_DISP		0x000A</span>
<span class="cp">#define CRTC2_V_DISP		0x000A</span>
<span class="cp">#define CRTC_V_SYNC_STRT_WID	0x000C	</span><span class="cm">/* Dword offset 0_03 */</span><span class="cp"></span>
<span class="cp">#define CRTC2_V_SYNC_STRT_WID	0x000C	</span><span class="cm">/* Dword offset 0_03 */</span><span class="cp"></span>
<span class="cp">#define CRTC_V_SYNC_STRT	0x000C</span>
<span class="cp">#define CRTC2_V_SYNC_STRT	0x000C</span>
<span class="cp">#define CRTC_V_SYNC_WID		0x000E</span>
<span class="cp">#define CRTC2_V_SYNC_WID	0x000E</span>
<span class="cp">#define CRTC_VLINE_CRNT_VLINE	0x0010	</span><span class="cm">/* Dword offset 0_04 */</span><span class="cp"></span>
<span class="cp">#define CRTC2_VLINE_CRNT_VLINE	0x0010	</span><span class="cm">/* Dword offset 0_04 */</span><span class="cp"></span>
<span class="cp">#define CRTC_OFF_PITCH		0x0014	</span><span class="cm">/* Dword offset 0_05 */</span><span class="cp"></span>
<span class="cp">#define CRTC_OFFSET		0x0014</span>
<span class="cp">#define CRTC_PITCH		0x0016</span>
<span class="cp">#define CRTC_INT_CNTL		0x0018	</span><span class="cm">/* Dword offset 0_06 */</span><span class="cp"></span>
<span class="cp">#define CRTC_GEN_CNTL		0x001C	</span><span class="cm">/* Dword offset 0_07 */</span><span class="cp"></span>
<span class="cp">#define CRTC_PIX_WIDTH		0x001D</span>
<span class="cp">#define CRTC_FIFO		0x001E</span>
<span class="cp">#define CRTC_EXT_DISP		0x001F</span>

<span class="cm">/* Memory Buffer Control */</span>
<span class="cp">#define DSP_CONFIG		0x0020	</span><span class="cm">/* Dword offset 0_08 */</span><span class="cp"></span>
<span class="cp">#define PM_DSP_CONFIG		0x0020	</span><span class="cm">/* Dword offset 0_08 (Mobility Only) */</span><span class="cp"></span>
<span class="cp">#define DSP_ON_OFF		0x0024	</span><span class="cm">/* Dword offset 0_09 */</span><span class="cp"></span>
<span class="cp">#define PM_DSP_ON_OFF		0x0024	</span><span class="cm">/* Dword offset 0_09 (Mobility Only) */</span><span class="cp"></span>
<span class="cp">#define TIMER_CONFIG		0x0028	</span><span class="cm">/* Dword offset 0_0A */</span><span class="cp"></span>
<span class="cp">#define MEM_BUF_CNTL		0x002C	</span><span class="cm">/* Dword offset 0_0B */</span><span class="cp"></span>
<span class="cp">#define MEM_ADDR_CONFIG		0x0034	</span><span class="cm">/* Dword offset 0_0D */</span><span class="cp"></span>

<span class="cm">/* Accelerator CRTC */</span>
<span class="cp">#define CRT_TRAP		0x0038	</span><span class="cm">/* Dword offset 0_0E */</span><span class="cp"></span>

<span class="cp">#define I2C_CNTL_0		0x003C	</span><span class="cm">/* Dword offset 0_0F */</span><span class="cp"></span>

<span class="cp">#define DSTN_CONTROL_LG		0x003C	</span><span class="cm">/* Dword offset 0_0F (LG) */</span><span class="cp"></span>

<span class="cm">/* Overscan */</span>
<span class="cp">#define OVR_CLR			0x0040	</span><span class="cm">/* Dword offset 0_10 */</span><span class="cp"></span>
<span class="cp">#define OVR2_CLR		0x0040	</span><span class="cm">/* Dword offset 0_10 */</span><span class="cp"></span>
<span class="cp">#define OVR_WID_LEFT_RIGHT	0x0044	</span><span class="cm">/* Dword offset 0_11 */</span><span class="cp"></span>
<span class="cp">#define OVR2_WID_LEFT_RIGHT	0x0044	</span><span class="cm">/* Dword offset 0_11 */</span><span class="cp"></span>
<span class="cp">#define OVR_WID_TOP_BOTTOM	0x0048	</span><span class="cm">/* Dword offset 0_12 */</span><span class="cp"></span>
<span class="cp">#define OVR2_WID_TOP_BOTTOM	0x0048	</span><span class="cm">/* Dword offset 0_12 */</span><span class="cp"></span>

<span class="cm">/* Memory Buffer Control */</span>
<span class="cp">#define VGA_DSP_CONFIG		0x004C	</span><span class="cm">/* Dword offset 0_13 */</span><span class="cp"></span>
<span class="cp">#define PM_VGA_DSP_CONFIG	0x004C	</span><span class="cm">/* Dword offset 0_13 (Mobility Only) */</span><span class="cp"></span>
<span class="cp">#define VGA_DSP_ON_OFF		0x0050	</span><span class="cm">/* Dword offset 0_14 */</span><span class="cp"></span>
<span class="cp">#define PM_VGA_DSP_ON_OFF	0x0050	</span><span class="cm">/* Dword offset 0_14 (Mobility Only) */</span><span class="cp"></span>
<span class="cp">#define DSP2_CONFIG		0x0054	</span><span class="cm">/* Dword offset 0_15 */</span><span class="cp"></span>
<span class="cp">#define PM_DSP2_CONFIG		0x0054	</span><span class="cm">/* Dword offset 0_15 (Mobility Only) */</span><span class="cp"></span>
<span class="cp">#define DSP2_ON_OFF		0x0058	</span><span class="cm">/* Dword offset 0_16 */</span><span class="cp"></span>
<span class="cp">#define PM_DSP2_ON_OFF		0x0058	</span><span class="cm">/* Dword offset 0_16 (Mobility Only) */</span><span class="cp"></span>

<span class="cm">/* Accelerator CRTC */</span>
<span class="cp">#define CRTC2_OFF_PITCH		0x005C	</span><span class="cm">/* Dword offset 0_17 */</span><span class="cp"></span>

<span class="cm">/* Hardware Cursor */</span>
<span class="cp">#define CUR_CLR0		0x0060	</span><span class="cm">/* Dword offset 0_18 */</span><span class="cp"></span>
<span class="cp">#define CUR2_CLR0		0x0060	</span><span class="cm">/* Dword offset 0_18 */</span><span class="cp"></span>
<span class="cp">#define CUR_CLR1		0x0064	</span><span class="cm">/* Dword offset 0_19 */</span><span class="cp"></span>
<span class="cp">#define CUR2_CLR1		0x0064	</span><span class="cm">/* Dword offset 0_19 */</span><span class="cp"></span>
<span class="cp">#define CUR_OFFSET		0x0068	</span><span class="cm">/* Dword offset 0_1A */</span><span class="cp"></span>
<span class="cp">#define CUR2_OFFSET		0x0068	</span><span class="cm">/* Dword offset 0_1A */</span><span class="cp"></span>
<span class="cp">#define CUR_HORZ_VERT_POSN	0x006C	</span><span class="cm">/* Dword offset 0_1B */</span><span class="cp"></span>
<span class="cp">#define CUR2_HORZ_VERT_POSN	0x006C	</span><span class="cm">/* Dword offset 0_1B */</span><span class="cp"></span>
<span class="cp">#define CUR_HORZ_VERT_OFF	0x0070	</span><span class="cm">/* Dword offset 0_1C */</span><span class="cp"></span>
<span class="cp">#define CUR2_HORZ_VERT_OFF	0x0070	</span><span class="cm">/* Dword offset 0_1C */</span><span class="cp"></span>

<span class="cp">#define CNFG_PANEL_LG		0x0074	</span><span class="cm">/* Dword offset 0_1D (LG) */</span><span class="cp"></span>

<span class="cm">/* General I/O Control */</span>
<span class="cp">#define GP_IO			0x0078	</span><span class="cm">/* Dword offset 0_1E */</span><span class="cp"></span>

<span class="cm">/* Test and Debug */</span>
<span class="cp">#define HW_DEBUG		0x007C	</span><span class="cm">/* Dword offset 0_1F */</span><span class="cp"></span>

<span class="cm">/* Scratch Pad and Test */</span>
<span class="cp">#define SCRATCH_REG0		0x0080	</span><span class="cm">/* Dword offset 0_20 */</span><span class="cp"></span>
<span class="cp">#define SCRATCH_REG1		0x0084	</span><span class="cm">/* Dword offset 0_21 */</span><span class="cp"></span>
<span class="cp">#define SCRATCH_REG2		0x0088	</span><span class="cm">/* Dword offset 0_22 */</span><span class="cp"></span>
<span class="cp">#define SCRATCH_REG3		0x008C	</span><span class="cm">/* Dword offset 0_23 */</span><span class="cp"></span>

<span class="cm">/* Clock Control */</span>
<span class="cp">#define CLOCK_CNTL			0x0090	</span><span class="cm">/* Dword offset 0_24 */</span><span class="cp"></span>
<span class="cm">/* CLOCK_CNTL register constants CT LAYOUT */</span>
<span class="cp">#define CLOCK_SEL			0x0f</span>
<span class="cp">#define CLOCK_SEL_INTERNAL		0x03</span>
<span class="cp">#define CLOCK_SEL_EXTERNAL		0x0c</span>
<span class="cp">#define CLOCK_DIV			0x30</span>
<span class="cp">#define CLOCK_DIV1			0x00</span>
<span class="cp">#define CLOCK_DIV2			0x10</span>
<span class="cp">#define CLOCK_DIV4			0x20</span>
<span class="cp">#define CLOCK_STROBE			0x40</span>
<span class="cm">/*  ?					0x80 */</span>
<span class="cm">/* CLOCK_CNTL register constants GX LAYOUT */</span>
<span class="cp">#define CLOCK_BIT			0x04	</span><span class="cm">/* For ICS2595 */</span><span class="cp"></span>
<span class="cp">#define CLOCK_PULSE			0x08	</span><span class="cm">/* For ICS2595 */</span><span class="cp"></span>
<span class="cm">/*#define CLOCK_STROBE			0x40 dito as CT */</span>
<span class="cp">#define CLOCK_DATA			0x80</span>

<span class="cm">/* For internal PLL(CT) start */</span>
<span class="cp">#define CLOCK_CNTL_ADDR			CLOCK_CNTL + 1</span>
<span class="cp">#define PLL_WR_EN			0x02</span>
<span class="cp">#define PLL_ADDR			0xfc</span>
<span class="cp">#define CLOCK_CNTL_DATA			CLOCK_CNTL + 2</span>
<span class="cp">#define PLL_DATA			0xff</span>
<span class="cm">/* For internal PLL(CT) end */</span>

<span class="cp">#define CLOCK_SEL_CNTL		0x0090	</span><span class="cm">/* Dword offset 0_24 */</span><span class="cp"></span>

<span class="cm">/* Configuration */</span>
<span class="cp">#define CNFG_STAT1		0x0094	</span><span class="cm">/* Dword offset 0_25 */</span><span class="cp"></span>
<span class="cp">#define CNFG_STAT2		0x0098	</span><span class="cm">/* Dword offset 0_26 */</span><span class="cp"></span>

<span class="cm">/* Bus Control */</span>
<span class="cp">#define BUS_CNTL		0x00A0	</span><span class="cm">/* Dword offset 0_28 */</span><span class="cp"></span>

<span class="cp">#define LCD_INDEX		0x00A4	</span><span class="cm">/* Dword offset 0_29 */</span><span class="cp"></span>
<span class="cp">#define LCD_DATA		0x00A8	</span><span class="cm">/* Dword offset 0_2A */</span><span class="cp"></span>

<span class="cp">#define HFB_PITCH_ADDR_LG	0x00A8	</span><span class="cm">/* Dword offset 0_2A (LG) */</span><span class="cp"></span>

<span class="cm">/* Memory Control */</span>
<span class="cp">#define EXT_MEM_CNTL		0x00AC	</span><span class="cm">/* Dword offset 0_2B */</span><span class="cp"></span>
<span class="cp">#define MEM_CNTL		0x00B0	</span><span class="cm">/* Dword offset 0_2C */</span><span class="cp"></span>
<span class="cp">#define MEM_VGA_WP_SEL		0x00B4	</span><span class="cm">/* Dword offset 0_2D */</span><span class="cp"></span>
<span class="cp">#define MEM_VGA_RP_SEL		0x00B8	</span><span class="cm">/* Dword offset 0_2E */</span><span class="cp"></span>

<span class="cp">#define I2C_CNTL_1		0x00BC	</span><span class="cm">/* Dword offset 0_2F */</span><span class="cp"></span>

<span class="cp">#define LT_GIO_LG		0x00BC	</span><span class="cm">/* Dword offset 0_2F (LG) */</span><span class="cp"></span>

<span class="cm">/* DAC Control */</span>
<span class="cp">#define DAC_REGS		0x00C0	</span><span class="cm">/* Dword offset 0_30 */</span><span class="cp"></span>
<span class="cp">#define DAC_W_INDEX		0x00C0	</span><span class="cm">/* Dword offset 0_30 */</span><span class="cp"></span>
<span class="cp">#define DAC_DATA		0x00C1	</span><span class="cm">/* Dword offset 0_30 */</span><span class="cp"></span>
<span class="cp">#define DAC_MASK		0x00C2	</span><span class="cm">/* Dword offset 0_30 */</span><span class="cp"></span>
<span class="cp">#define DAC_R_INDEX		0x00C3	</span><span class="cm">/* Dword offset 0_30 */</span><span class="cp"></span>
<span class="cp">#define DAC_CNTL		0x00C4	</span><span class="cm">/* Dword offset 0_31 */</span><span class="cp"></span>

<span class="cp">#define EXT_DAC_REGS		0x00C8	</span><span class="cm">/* Dword offset 0_32 */</span><span class="cp"></span>

<span class="cp">#define HORZ_STRETCHING_LG	0x00C8	</span><span class="cm">/* Dword offset 0_32 (LG) */</span><span class="cp"></span>
<span class="cp">#define VERT_STRETCHING_LG	0x00CC	</span><span class="cm">/* Dword offset 0_33 (LG) */</span><span class="cp"></span>

<span class="cm">/* Test and Debug */</span>
<span class="cp">#define GEN_TEST_CNTL		0x00D0	</span><span class="cm">/* Dword offset 0_34 */</span><span class="cp"></span>

<span class="cm">/* Custom Macros */</span>
<span class="cp">#define CUSTOM_MACRO_CNTL	0x00D4	</span><span class="cm">/* Dword offset 0_35 */</span><span class="cp"></span>

<span class="cp">#define LCD_GEN_CNTL_LG		0x00D4	</span><span class="cm">/* Dword offset 0_35 (LG) */</span><span class="cp"></span>
<span class="cp">#define POWER_MANAGEMENT_LG	0x00D8	</span><span class="cm">/* Dword offset 0_36 (LG) */</span><span class="cp"></span>

<span class="cm">/* Configuration */</span>
<span class="cp">#define CNFG_CNTL		0x00DC	</span><span class="cm">/* Dword offset 0_37 (CT, ET, VT) */</span><span class="cp"></span>
<span class="cp">#define CNFG_CHIP_ID		0x00E0	</span><span class="cm">/* Dword offset 0_38 */</span><span class="cp"></span>
<span class="cp">#define CNFG_STAT0		0x00E4	</span><span class="cm">/* Dword offset 0_39 */</span><span class="cp"></span>

<span class="cm">/* Test and Debug */</span>
<span class="cp">#define CRC_SIG			0x00E8	</span><span class="cm">/* Dword offset 0_3A */</span><span class="cp"></span>
<span class="cp">#define CRC2_SIG		0x00E8	</span><span class="cm">/* Dword offset 0_3A */</span><span class="cp"></span>


<span class="cm">/* GUI MEMORY MAPPED Registers */</span>

<span class="cm">/* Draw Engine Destination Trajectory */</span>
<span class="cp">#define DST_OFF_PITCH		0x0100	</span><span class="cm">/* Dword offset 0_40 */</span><span class="cp"></span>
<span class="cp">#define DST_X			0x0104	</span><span class="cm">/* Dword offset 0_41 */</span><span class="cp"></span>
<span class="cp">#define DST_Y			0x0108	</span><span class="cm">/* Dword offset 0_42 */</span><span class="cp"></span>
<span class="cp">#define DST_Y_X			0x010C	</span><span class="cm">/* Dword offset 0_43 */</span><span class="cp"></span>
<span class="cp">#define DST_WIDTH		0x0110	</span><span class="cm">/* Dword offset 0_44 */</span><span class="cp"></span>
<span class="cp">#define DST_HEIGHT		0x0114	</span><span class="cm">/* Dword offset 0_45 */</span><span class="cp"></span>
<span class="cp">#define DST_HEIGHT_WIDTH	0x0118	</span><span class="cm">/* Dword offset 0_46 */</span><span class="cp"></span>
<span class="cp">#define DST_X_WIDTH		0x011C	</span><span class="cm">/* Dword offset 0_47 */</span><span class="cp"></span>
<span class="cp">#define DST_BRES_LNTH		0x0120	</span><span class="cm">/* Dword offset 0_48 */</span><span class="cp"></span>
<span class="cp">#define DST_BRES_ERR		0x0124	</span><span class="cm">/* Dword offset 0_49 */</span><span class="cp"></span>
<span class="cp">#define DST_BRES_INC		0x0128	</span><span class="cm">/* Dword offset 0_4A */</span><span class="cp"></span>
<span class="cp">#define DST_BRES_DEC		0x012C	</span><span class="cm">/* Dword offset 0_4B */</span><span class="cp"></span>
<span class="cp">#define DST_CNTL		0x0130	</span><span class="cm">/* Dword offset 0_4C */</span><span class="cp"></span>
<span class="cp">#define DST_Y_X__ALIAS__	0x0134	</span><span class="cm">/* Dword offset 0_4D */</span><span class="cp"></span>
<span class="cp">#define TRAIL_BRES_ERR		0x0138	</span><span class="cm">/* Dword offset 0_4E */</span><span class="cp"></span>
<span class="cp">#define TRAIL_BRES_INC		0x013C	</span><span class="cm">/* Dword offset 0_4F */</span><span class="cp"></span>
<span class="cp">#define TRAIL_BRES_DEC		0x0140	</span><span class="cm">/* Dword offset 0_50 */</span><span class="cp"></span>
<span class="cp">#define LEAD_BRES_LNTH		0x0144	</span><span class="cm">/* Dword offset 0_51 */</span><span class="cp"></span>
<span class="cp">#define Z_OFF_PITCH		0x0148	</span><span class="cm">/* Dword offset 0_52 */</span><span class="cp"></span>
<span class="cp">#define Z_CNTL			0x014C	</span><span class="cm">/* Dword offset 0_53 */</span><span class="cp"></span>
<span class="cp">#define ALPHA_TST_CNTL		0x0150	</span><span class="cm">/* Dword offset 0_54 */</span><span class="cp"></span>
<span class="cp">#define SECONDARY_STW_EXP	0x0158	</span><span class="cm">/* Dword offset 0_56 */</span><span class="cp"></span>
<span class="cp">#define SECONDARY_S_X_INC	0x015C	</span><span class="cm">/* Dword offset 0_57 */</span><span class="cp"></span>
<span class="cp">#define SECONDARY_S_Y_INC	0x0160	</span><span class="cm">/* Dword offset 0_58 */</span><span class="cp"></span>
<span class="cp">#define SECONDARY_S_START	0x0164	</span><span class="cm">/* Dword offset 0_59 */</span><span class="cp"></span>
<span class="cp">#define SECONDARY_W_X_INC	0x0168	</span><span class="cm">/* Dword offset 0_5A */</span><span class="cp"></span>
<span class="cp">#define SECONDARY_W_Y_INC	0x016C	</span><span class="cm">/* Dword offset 0_5B */</span><span class="cp"></span>
<span class="cp">#define SECONDARY_W_START	0x0170	</span><span class="cm">/* Dword offset 0_5C */</span><span class="cp"></span>
<span class="cp">#define SECONDARY_T_X_INC	0x0174	</span><span class="cm">/* Dword offset 0_5D */</span><span class="cp"></span>
<span class="cp">#define SECONDARY_T_Y_INC	0x0178	</span><span class="cm">/* Dword offset 0_5E */</span><span class="cp"></span>
<span class="cp">#define SECONDARY_T_START	0x017C	</span><span class="cm">/* Dword offset 0_5F */</span><span class="cp"></span>

<span class="cm">/* Draw Engine Source Trajectory */</span>
<span class="cp">#define SRC_OFF_PITCH		0x0180	</span><span class="cm">/* Dword offset 0_60 */</span><span class="cp"></span>
<span class="cp">#define SRC_X			0x0184	</span><span class="cm">/* Dword offset 0_61 */</span><span class="cp"></span>
<span class="cp">#define SRC_Y			0x0188	</span><span class="cm">/* Dword offset 0_62 */</span><span class="cp"></span>
<span class="cp">#define SRC_Y_X			0x018C	</span><span class="cm">/* Dword offset 0_63 */</span><span class="cp"></span>
<span class="cp">#define SRC_WIDTH1		0x0190	</span><span class="cm">/* Dword offset 0_64 */</span><span class="cp"></span>
<span class="cp">#define SRC_HEIGHT1		0x0194	</span><span class="cm">/* Dword offset 0_65 */</span><span class="cp"></span>
<span class="cp">#define SRC_HEIGHT1_WIDTH1	0x0198	</span><span class="cm">/* Dword offset 0_66 */</span><span class="cp"></span>
<span class="cp">#define SRC_X_START		0x019C	</span><span class="cm">/* Dword offset 0_67 */</span><span class="cp"></span>
<span class="cp">#define SRC_Y_START		0x01A0	</span><span class="cm">/* Dword offset 0_68 */</span><span class="cp"></span>
<span class="cp">#define SRC_Y_X_START		0x01A4	</span><span class="cm">/* Dword offset 0_69 */</span><span class="cp"></span>
<span class="cp">#define SRC_WIDTH2		0x01A8	</span><span class="cm">/* Dword offset 0_6A */</span><span class="cp"></span>
<span class="cp">#define SRC_HEIGHT2		0x01AC	</span><span class="cm">/* Dword offset 0_6B */</span><span class="cp"></span>
<span class="cp">#define SRC_HEIGHT2_WIDTH2	0x01B0	</span><span class="cm">/* Dword offset 0_6C */</span><span class="cp"></span>
<span class="cp">#define SRC_CNTL		0x01B4	</span><span class="cm">/* Dword offset 0_6D */</span><span class="cp"></span>

<span class="cp">#define SCALE_OFF		0x01C0	</span><span class="cm">/* Dword offset 0_70 */</span><span class="cp"></span>
<span class="cp">#define SECONDARY_SCALE_OFF	0x01C4	</span><span class="cm">/* Dword offset 0_71 */</span><span class="cp"></span>

<span class="cp">#define TEX_0_OFF		0x01C0	</span><span class="cm">/* Dword offset 0_70 */</span><span class="cp"></span>
<span class="cp">#define TEX_1_OFF		0x01C4	</span><span class="cm">/* Dword offset 0_71 */</span><span class="cp"></span>
<span class="cp">#define TEX_2_OFF		0x01C8	</span><span class="cm">/* Dword offset 0_72 */</span><span class="cp"></span>
<span class="cp">#define TEX_3_OFF		0x01CC	</span><span class="cm">/* Dword offset 0_73 */</span><span class="cp"></span>
<span class="cp">#define TEX_4_OFF		0x01D0	</span><span class="cm">/* Dword offset 0_74 */</span><span class="cp"></span>
<span class="cp">#define TEX_5_OFF		0x01D4	</span><span class="cm">/* Dword offset 0_75 */</span><span class="cp"></span>
<span class="cp">#define TEX_6_OFF		0x01D8	</span><span class="cm">/* Dword offset 0_76 */</span><span class="cp"></span>
<span class="cp">#define TEX_7_OFF		0x01DC	</span><span class="cm">/* Dword offset 0_77 */</span><span class="cp"></span>

<span class="cp">#define SCALE_WIDTH		0x01DC	</span><span class="cm">/* Dword offset 0_77 */</span><span class="cp"></span>
<span class="cp">#define SCALE_HEIGHT		0x01E0	</span><span class="cm">/* Dword offset 0_78 */</span><span class="cp"></span>

<span class="cp">#define TEX_8_OFF		0x01E0	</span><span class="cm">/* Dword offset 0_78 */</span><span class="cp"></span>
<span class="cp">#define TEX_9_OFF		0x01E4	</span><span class="cm">/* Dword offset 0_79 */</span><span class="cp"></span>
<span class="cp">#define TEX_10_OFF		0x01E8	</span><span class="cm">/* Dword offset 0_7A */</span><span class="cp"></span>
<span class="cp">#define S_Y_INC			0x01EC	</span><span class="cm">/* Dword offset 0_7B */</span><span class="cp"></span>

<span class="cp">#define SCALE_PITCH		0x01EC	</span><span class="cm">/* Dword offset 0_7B */</span><span class="cp"></span>
<span class="cp">#define SCALE_X_INC		0x01F0	</span><span class="cm">/* Dword offset 0_7C */</span><span class="cp"></span>

<span class="cp">#define RED_X_INC		0x01F0	</span><span class="cm">/* Dword offset 0_7C */</span><span class="cp"></span>
<span class="cp">#define GREEN_X_INC		0x01F4	</span><span class="cm">/* Dword offset 0_7D */</span><span class="cp"></span>

<span class="cp">#define SCALE_Y_INC		0x01F4	</span><span class="cm">/* Dword offset 0_7D */</span><span class="cp"></span>
<span class="cp">#define SCALE_VACC		0x01F8	</span><span class="cm">/* Dword offset 0_7E */</span><span class="cp"></span>
<span class="cp">#define SCALE_3D_CNTL		0x01FC	</span><span class="cm">/* Dword offset 0_7F */</span><span class="cp"></span>

<span class="cm">/* Host Data */</span>
<span class="cp">#define HOST_DATA0		0x0200	</span><span class="cm">/* Dword offset 0_80 */</span><span class="cp"></span>
<span class="cp">#define HOST_DATA1		0x0204	</span><span class="cm">/* Dword offset 0_81 */</span><span class="cp"></span>
<span class="cp">#define HOST_DATA2		0x0208	</span><span class="cm">/* Dword offset 0_82 */</span><span class="cp"></span>
<span class="cp">#define HOST_DATA3		0x020C	</span><span class="cm">/* Dword offset 0_83 */</span><span class="cp"></span>
<span class="cp">#define HOST_DATA4		0x0210	</span><span class="cm">/* Dword offset 0_84 */</span><span class="cp"></span>
<span class="cp">#define HOST_DATA5		0x0214	</span><span class="cm">/* Dword offset 0_85 */</span><span class="cp"></span>
<span class="cp">#define HOST_DATA6		0x0218	</span><span class="cm">/* Dword offset 0_86 */</span><span class="cp"></span>
<span class="cp">#define HOST_DATA7		0x021C	</span><span class="cm">/* Dword offset 0_87 */</span><span class="cp"></span>
<span class="cp">#define HOST_DATA8		0x0220	</span><span class="cm">/* Dword offset 0_88 */</span><span class="cp"></span>
<span class="cp">#define HOST_DATA9		0x0224	</span><span class="cm">/* Dword offset 0_89 */</span><span class="cp"></span>
<span class="cp">#define HOST_DATAA		0x0228	</span><span class="cm">/* Dword offset 0_8A */</span><span class="cp"></span>
<span class="cp">#define HOST_DATAB		0x022C	</span><span class="cm">/* Dword offset 0_8B */</span><span class="cp"></span>
<span class="cp">#define HOST_DATAC		0x0230	</span><span class="cm">/* Dword offset 0_8C */</span><span class="cp"></span>
<span class="cp">#define HOST_DATAD		0x0234	</span><span class="cm">/* Dword offset 0_8D */</span><span class="cp"></span>
<span class="cp">#define HOST_DATAE		0x0238	</span><span class="cm">/* Dword offset 0_8E */</span><span class="cp"></span>
<span class="cp">#define HOST_DATAF		0x023C	</span><span class="cm">/* Dword offset 0_8F */</span><span class="cp"></span>
<span class="cp">#define HOST_CNTL		0x0240	</span><span class="cm">/* Dword offset 0_90 */</span><span class="cp"></span>

<span class="cm">/* GUI Bus Mastering */</span>
<span class="cp">#define BM_HOSTDATA		0x0244	</span><span class="cm">/* Dword offset 0_91 */</span><span class="cp"></span>
<span class="cp">#define BM_ADDR			0x0248	</span><span class="cm">/* Dword offset 0_92 */</span><span class="cp"></span>
<span class="cp">#define BM_DATA			0x0248	</span><span class="cm">/* Dword offset 0_92 */</span><span class="cp"></span>
<span class="cp">#define BM_GUI_TABLE_CMD	0x024C	</span><span class="cm">/* Dword offset 0_93 */</span><span class="cp"></span>

<span class="cm">/* Pattern */</span>
<span class="cp">#define PAT_REG0		0x0280	</span><span class="cm">/* Dword offset 0_A0 */</span><span class="cp"></span>
<span class="cp">#define PAT_REG1		0x0284	</span><span class="cm">/* Dword offset 0_A1 */</span><span class="cp"></span>
<span class="cp">#define PAT_CNTL		0x0288	</span><span class="cm">/* Dword offset 0_A2 */</span><span class="cp"></span>

<span class="cm">/* Scissors */</span>
<span class="cp">#define SC_LEFT			0x02A0	</span><span class="cm">/* Dword offset 0_A8 */</span><span class="cp"></span>
<span class="cp">#define SC_RIGHT		0x02A4	</span><span class="cm">/* Dword offset 0_A9 */</span><span class="cp"></span>
<span class="cp">#define SC_LEFT_RIGHT		0x02A8	</span><span class="cm">/* Dword offset 0_AA */</span><span class="cp"></span>
<span class="cp">#define SC_TOP			0x02AC	</span><span class="cm">/* Dword offset 0_AB */</span><span class="cp"></span>
<span class="cp">#define SC_BOTTOM		0x02B0	</span><span class="cm">/* Dword offset 0_AC */</span><span class="cp"></span>
<span class="cp">#define SC_TOP_BOTTOM		0x02B4	</span><span class="cm">/* Dword offset 0_AD */</span><span class="cp"></span>

<span class="cm">/* Data Path */</span>
<span class="cp">#define USR1_DST_OFF_PITCH	0x02B8	</span><span class="cm">/* Dword offset 0_AE */</span><span class="cp"></span>
<span class="cp">#define USR2_DST_OFF_PITCH	0x02BC	</span><span class="cm">/* Dword offset 0_AF */</span><span class="cp"></span>
<span class="cp">#define DP_BKGD_CLR		0x02C0	</span><span class="cm">/* Dword offset 0_B0 */</span><span class="cp"></span>
<span class="cp">#define DP_FOG_CLR		0x02C4	</span><span class="cm">/* Dword offset 0_B1 */</span><span class="cp"></span>
<span class="cp">#define DP_FRGD_CLR		0x02C4	</span><span class="cm">/* Dword offset 0_B1 */</span><span class="cp"></span>
<span class="cp">#define DP_WRITE_MASK		0x02C8	</span><span class="cm">/* Dword offset 0_B2 */</span><span class="cp"></span>
<span class="cp">#define DP_CHAIN_MASK		0x02CC	</span><span class="cm">/* Dword offset 0_B3 */</span><span class="cp"></span>
<span class="cp">#define DP_PIX_WIDTH		0x02D0	</span><span class="cm">/* Dword offset 0_B4 */</span><span class="cp"></span>
<span class="cp">#define DP_MIX			0x02D4	</span><span class="cm">/* Dword offset 0_B5 */</span><span class="cp"></span>
<span class="cp">#define DP_SRC			0x02D8	</span><span class="cm">/* Dword offset 0_B6 */</span><span class="cp"></span>
<span class="cp">#define DP_FRGD_CLR_MIX		0x02DC	</span><span class="cm">/* Dword offset 0_B7 */</span><span class="cp"></span>
<span class="cp">#define DP_FRGD_BKGD_CLR	0x02E0	</span><span class="cm">/* Dword offset 0_B8 */</span><span class="cp"></span>

<span class="cm">/* Draw Engine Destination Trajectory */</span>
<span class="cp">#define DST_X_Y			0x02E8	</span><span class="cm">/* Dword offset 0_BA */</span><span class="cp"></span>
<span class="cp">#define DST_WIDTH_HEIGHT	0x02EC	</span><span class="cm">/* Dword offset 0_BB */</span><span class="cp"></span>

<span class="cm">/* Data Path */</span>
<span class="cp">#define USR_DST_PICTH		0x02F0	</span><span class="cm">/* Dword offset 0_BC */</span><span class="cp"></span>
<span class="cp">#define DP_SET_GUI_ENGINE2	0x02F8	</span><span class="cm">/* Dword offset 0_BE */</span><span class="cp"></span>
<span class="cp">#define DP_SET_GUI_ENGINE	0x02FC	</span><span class="cm">/* Dword offset 0_BF */</span><span class="cp"></span>

<span class="cm">/* Color Compare */</span>
<span class="cp">#define CLR_CMP_CLR		0x0300	</span><span class="cm">/* Dword offset 0_C0 */</span><span class="cp"></span>
<span class="cp">#define CLR_CMP_MASK		0x0304	</span><span class="cm">/* Dword offset 0_C1 */</span><span class="cp"></span>
<span class="cp">#define CLR_CMP_CNTL		0x0308	</span><span class="cm">/* Dword offset 0_C2 */</span><span class="cp"></span>

<span class="cm">/* Command FIFO */</span>
<span class="cp">#define FIFO_STAT		0x0310	</span><span class="cm">/* Dword offset 0_C4 */</span><span class="cp"></span>

<span class="cp">#define CONTEXT_MASK		0x0320	</span><span class="cm">/* Dword offset 0_C8 */</span><span class="cp"></span>
<span class="cp">#define CONTEXT_LOAD_CNTL	0x032C	</span><span class="cm">/* Dword offset 0_CB */</span><span class="cp"></span>

<span class="cm">/* Engine Control */</span>
<span class="cp">#define GUI_TRAJ_CNTL		0x0330	</span><span class="cm">/* Dword offset 0_CC */</span><span class="cp"></span>

<span class="cm">/* Engine Status/FIFO */</span>
<span class="cp">#define GUI_STAT		0x0338	</span><span class="cm">/* Dword offset 0_CE */</span><span class="cp"></span>

<span class="cp">#define TEX_PALETTE_INDEX	0x0340	</span><span class="cm">/* Dword offset 0_D0 */</span><span class="cp"></span>
<span class="cp">#define STW_EXP			0x0344	</span><span class="cm">/* Dword offset 0_D1 */</span><span class="cp"></span>
<span class="cp">#define LOG_MAX_INC		0x0348	</span><span class="cm">/* Dword offset 0_D2 */</span><span class="cp"></span>
<span class="cp">#define S_X_INC			0x034C	</span><span class="cm">/* Dword offset 0_D3 */</span><span class="cp"></span>
<span class="cp">#define S_Y_INC__ALIAS__	0x0350	</span><span class="cm">/* Dword offset 0_D4 */</span><span class="cp"></span>

<span class="cp">#define SCALE_PITCH__ALIAS__	0x0350	</span><span class="cm">/* Dword offset 0_D4 */</span><span class="cp"></span>

<span class="cp">#define S_START			0x0354	</span><span class="cm">/* Dword offset 0_D5 */</span><span class="cp"></span>
<span class="cp">#define W_X_INC			0x0358	</span><span class="cm">/* Dword offset 0_D6 */</span><span class="cp"></span>
<span class="cp">#define W_Y_INC			0x035C	</span><span class="cm">/* Dword offset 0_D7 */</span><span class="cp"></span>
<span class="cp">#define W_START			0x0360	</span><span class="cm">/* Dword offset 0_D8 */</span><span class="cp"></span>
<span class="cp">#define T_X_INC			0x0364	</span><span class="cm">/* Dword offset 0_D9 */</span><span class="cp"></span>
<span class="cp">#define T_Y_INC			0x0368	</span><span class="cm">/* Dword offset 0_DA */</span><span class="cp"></span>

<span class="cp">#define SECONDARY_SCALE_PITCH	0x0368	</span><span class="cm">/* Dword offset 0_DA */</span><span class="cp"></span>

<span class="cp">#define T_START			0x036C	</span><span class="cm">/* Dword offset 0_DB */</span><span class="cp"></span>
<span class="cp">#define TEX_SIZE_PITCH		0x0370	</span><span class="cm">/* Dword offset 0_DC */</span><span class="cp"></span>
<span class="cp">#define TEX_CNTL		0x0374	</span><span class="cm">/* Dword offset 0_DD */</span><span class="cp"></span>
<span class="cp">#define SECONDARY_TEX_OFFSET	0x0378	</span><span class="cm">/* Dword offset 0_DE */</span><span class="cp"></span>
<span class="cp">#define TEX_PALETTE		0x037C	</span><span class="cm">/* Dword offset 0_DF */</span><span class="cp"></span>

<span class="cp">#define SCALE_PITCH_BOTH	0x0380	</span><span class="cm">/* Dword offset 0_E0 */</span><span class="cp"></span>
<span class="cp">#define SECONDARY_SCALE_OFF_ACC	0x0384	</span><span class="cm">/* Dword offset 0_E1 */</span><span class="cp"></span>
<span class="cp">#define SCALE_OFF_ACC		0x0388	</span><span class="cm">/* Dword offset 0_E2 */</span><span class="cp"></span>
<span class="cp">#define SCALE_DST_Y_X		0x038C	</span><span class="cm">/* Dword offset 0_E3 */</span><span class="cp"></span>

<span class="cm">/* Draw Engine Destination Trajectory */</span>
<span class="cp">#define COMPOSITE_SHADOW_ID	0x0398	</span><span class="cm">/* Dword offset 0_E6 */</span><span class="cp"></span>

<span class="cp">#define SECONDARY_SCALE_X_INC	0x039C	</span><span class="cm">/* Dword offset 0_E7 */</span><span class="cp"></span>

<span class="cp">#define SPECULAR_RED_X_INC	0x039C	</span><span class="cm">/* Dword offset 0_E7 */</span><span class="cp"></span>
<span class="cp">#define SPECULAR_RED_Y_INC	0x03A0	</span><span class="cm">/* Dword offset 0_E8 */</span><span class="cp"></span>
<span class="cp">#define SPECULAR_RED_START	0x03A4	</span><span class="cm">/* Dword offset 0_E9 */</span><span class="cp"></span>

<span class="cp">#define SECONDARY_SCALE_HACC	0x03A4	</span><span class="cm">/* Dword offset 0_E9 */</span><span class="cp"></span>

<span class="cp">#define SPECULAR_GREEN_X_INC	0x03A8	</span><span class="cm">/* Dword offset 0_EA */</span><span class="cp"></span>
<span class="cp">#define SPECULAR_GREEN_Y_INC	0x03AC	</span><span class="cm">/* Dword offset 0_EB */</span><span class="cp"></span>
<span class="cp">#define SPECULAR_GREEN_START	0x03B0	</span><span class="cm">/* Dword offset 0_EC */</span><span class="cp"></span>
<span class="cp">#define SPECULAR_BLUE_X_INC	0x03B4	</span><span class="cm">/* Dword offset 0_ED */</span><span class="cp"></span>
<span class="cp">#define SPECULAR_BLUE_Y_INC	0x03B8	</span><span class="cm">/* Dword offset 0_EE */</span><span class="cp"></span>
<span class="cp">#define SPECULAR_BLUE_START	0x03BC	</span><span class="cm">/* Dword offset 0_EF */</span><span class="cp"></span>

<span class="cp">#define SCALE_X_INC__ALIAS__	0x03C0	</span><span class="cm">/* Dword offset 0_F0 */</span><span class="cp"></span>

<span class="cp">#define RED_X_INC__ALIAS__	0x03C0	</span><span class="cm">/* Dword offset 0_F0 */</span><span class="cp"></span>
<span class="cp">#define RED_Y_INC		0x03C4	</span><span class="cm">/* Dword offset 0_F1 */</span><span class="cp"></span>
<span class="cp">#define RED_START		0x03C8	</span><span class="cm">/* Dword offset 0_F2 */</span><span class="cp"></span>

<span class="cp">#define SCALE_HACC		0x03C8	</span><span class="cm">/* Dword offset 0_F2 */</span><span class="cp"></span>
<span class="cp">#define SCALE_Y_INC__ALIAS__	0x03CC	</span><span class="cm">/* Dword offset 0_F3 */</span><span class="cp"></span>

<span class="cp">#define GREEN_X_INC__ALIAS__	0x03CC	</span><span class="cm">/* Dword offset 0_F3 */</span><span class="cp"></span>
<span class="cp">#define GREEN_Y_INC		0x03D0	</span><span class="cm">/* Dword offset 0_F4 */</span><span class="cp"></span>

<span class="cp">#define SECONDARY_SCALE_Y_INC	0x03D0	</span><span class="cm">/* Dword offset 0_F4 */</span><span class="cp"></span>
<span class="cp">#define SECONDARY_SCALE_VACC	0x03D4	</span><span class="cm">/* Dword offset 0_F5 */</span><span class="cp"></span>

<span class="cp">#define GREEN_START		0x03D4	</span><span class="cm">/* Dword offset 0_F5 */</span><span class="cp"></span>
<span class="cp">#define BLUE_X_INC		0x03D8	</span><span class="cm">/* Dword offset 0_F6 */</span><span class="cp"></span>
<span class="cp">#define BLUE_Y_INC		0x03DC	</span><span class="cm">/* Dword offset 0_F7 */</span><span class="cp"></span>
<span class="cp">#define BLUE_START		0x03E0	</span><span class="cm">/* Dword offset 0_F8 */</span><span class="cp"></span>
<span class="cp">#define Z_X_INC			0x03E4	</span><span class="cm">/* Dword offset 0_F9 */</span><span class="cp"></span>
<span class="cp">#define Z_Y_INC			0x03E8	</span><span class="cm">/* Dword offset 0_FA */</span><span class="cp"></span>
<span class="cp">#define Z_START			0x03EC	</span><span class="cm">/* Dword offset 0_FB */</span><span class="cp"></span>
<span class="cp">#define ALPHA_X_INC		0x03F0	</span><span class="cm">/* Dword offset 0_FC */</span><span class="cp"></span>
<span class="cp">#define FOG_X_INC		0x03F0	</span><span class="cm">/* Dword offset 0_FC */</span><span class="cp"></span>
<span class="cp">#define ALPHA_Y_INC		0x03F4	</span><span class="cm">/* Dword offset 0_FD */</span><span class="cp"></span>
<span class="cp">#define FOG_Y_INC		0x03F4	</span><span class="cm">/* Dword offset 0_FD */</span><span class="cp"></span>
<span class="cp">#define ALPHA_START		0x03F8	</span><span class="cm">/* Dword offset 0_FE */</span><span class="cp"></span>
<span class="cp">#define FOG_START		0x03F8	</span><span class="cm">/* Dword offset 0_FE */</span><span class="cp"></span>

<span class="cp">#define OVERLAY_Y_X_START		0x0400	</span><span class="cm">/* Dword offset 1_00 */</span><span class="cp"></span>
<span class="cp">#define OVERLAY_Y_X_END			0x0404	</span><span class="cm">/* Dword offset 1_01 */</span><span class="cp"></span>
<span class="cp">#define OVERLAY_VIDEO_KEY_CLR		0x0408	</span><span class="cm">/* Dword offset 1_02 */</span><span class="cp"></span>
<span class="cp">#define OVERLAY_VIDEO_KEY_MSK		0x040C	</span><span class="cm">/* Dword offset 1_03 */</span><span class="cp"></span>
<span class="cp">#define OVERLAY_GRAPHICS_KEY_CLR	0x0410	</span><span class="cm">/* Dword offset 1_04 */</span><span class="cp"></span>
<span class="cp">#define OVERLAY_GRAPHICS_KEY_MSK	0x0414	</span><span class="cm">/* Dword offset 1_05 */</span><span class="cp"></span>
<span class="cp">#define OVERLAY_KEY_CNTL		0x0418	</span><span class="cm">/* Dword offset 1_06 */</span><span class="cp"></span>

<span class="cp">#define OVERLAY_SCALE_INC	0x0420	</span><span class="cm">/* Dword offset 1_08 */</span><span class="cp"></span>
<span class="cp">#define OVERLAY_SCALE_CNTL	0x0424	</span><span class="cm">/* Dword offset 1_09 */</span><span class="cp"></span>
<span class="cp">#define SCALER_HEIGHT_WIDTH	0x0428	</span><span class="cm">/* Dword offset 1_0A */</span><span class="cp"></span>
<span class="cp">#define SCALER_TEST		0x042C	</span><span class="cm">/* Dword offset 1_0B */</span><span class="cp"></span>
<span class="cp">#define SCALER_BUF0_OFFSET	0x0434	</span><span class="cm">/* Dword offset 1_0D */</span><span class="cp"></span>
<span class="cp">#define SCALER_BUF1_OFFSET	0x0438	</span><span class="cm">/* Dword offset 1_0E */</span><span class="cp"></span>
<span class="cp">#define SCALE_BUF_PITCH		0x043C	</span><span class="cm">/* Dword offset 1_0F */</span><span class="cp"></span>

<span class="cp">#define CAPTURE_START_END	0x0440	</span><span class="cm">/* Dword offset 1_10 */</span><span class="cp"></span>
<span class="cp">#define CAPTURE_X_WIDTH		0x0444	</span><span class="cm">/* Dword offset 1_11 */</span><span class="cp"></span>
<span class="cp">#define VIDEO_FORMAT		0x0448	</span><span class="cm">/* Dword offset 1_12 */</span><span class="cp"></span>
<span class="cp">#define VBI_START_END		0x044C	</span><span class="cm">/* Dword offset 1_13 */</span><span class="cp"></span>
<span class="cp">#define CAPTURE_CONFIG		0x0450	</span><span class="cm">/* Dword offset 1_14 */</span><span class="cp"></span>
<span class="cp">#define TRIG_CNTL		0x0454	</span><span class="cm">/* Dword offset 1_15 */</span><span class="cp"></span>

<span class="cp">#define OVERLAY_EXCLUSIVE_HORZ	0x0458	</span><span class="cm">/* Dword offset 1_16 */</span><span class="cp"></span>
<span class="cp">#define OVERLAY_EXCLUSIVE_VERT	0x045C	</span><span class="cm">/* Dword offset 1_17 */</span><span class="cp"></span>

<span class="cp">#define VAL_WIDTH		0x0460	</span><span class="cm">/* Dword offset 1_18 */</span><span class="cp"></span>
<span class="cp">#define CAPTURE_DEBUG		0x0464	</span><span class="cm">/* Dword offset 1_19 */</span><span class="cp"></span>
<span class="cp">#define VIDEO_SYNC_TEST		0x0468	</span><span class="cm">/* Dword offset 1_1A */</span><span class="cp"></span>

<span class="cm">/* GenLocking */</span>
<span class="cp">#define SNAPSHOT_VH_COUNTS	0x0470	</span><span class="cm">/* Dword offset 1_1C */</span><span class="cp"></span>
<span class="cp">#define SNAPSHOT_F_COUNT	0x0474	</span><span class="cm">/* Dword offset 1_1D */</span><span class="cp"></span>
<span class="cp">#define N_VIF_COUNT		0x0478	</span><span class="cm">/* Dword offset 1_1E */</span><span class="cp"></span>
<span class="cp">#define SNAPSHOT_VIF_COUNT	0x047C	</span><span class="cm">/* Dword offset 1_1F */</span><span class="cp"></span>

<span class="cp">#define CAPTURE_BUF0_OFFSET	0x0480	</span><span class="cm">/* Dword offset 1_20 */</span><span class="cp"></span>
<span class="cp">#define CAPTURE_BUF1_OFFSET	0x0484	</span><span class="cm">/* Dword offset 1_21 */</span><span class="cp"></span>
<span class="cp">#define CAPTURE_BUF_PITCH	0x0488	</span><span class="cm">/* Dword offset 1_22 */</span><span class="cp"></span>

<span class="cm">/* GenLocking */</span>
<span class="cp">#define SNAPSHOT2_VH_COUNTS	0x04B0	</span><span class="cm">/* Dword offset 1_2C */</span><span class="cp"></span>
<span class="cp">#define SNAPSHOT2_F_COUNT	0x04B4	</span><span class="cm">/* Dword offset 1_2D */</span><span class="cp"></span>
<span class="cp">#define N_VIF2_COUNT		0x04B8	</span><span class="cm">/* Dword offset 1_2E */</span><span class="cp"></span>
<span class="cp">#define SNAPSHOT2_VIF_COUNT	0x04BC	</span><span class="cm">/* Dword offset 1_2F */</span><span class="cp"></span>

<span class="cp">#define MPP_CONFIG		0x04C0	</span><span class="cm">/* Dword offset 1_30 */</span><span class="cp"></span>
<span class="cp">#define MPP_STROBE_SEQ		0x04C4	</span><span class="cm">/* Dword offset 1_31 */</span><span class="cp"></span>
<span class="cp">#define MPP_ADDR		0x04C8	</span><span class="cm">/* Dword offset 1_32 */</span><span class="cp"></span>
<span class="cp">#define MPP_DATA		0x04CC	</span><span class="cm">/* Dword offset 1_33 */</span><span class="cp"></span>
<span class="cp">#define TVO_CNTL		0x0500	</span><span class="cm">/* Dword offset 1_40 */</span><span class="cp"></span>

<span class="cm">/* Test and Debug */</span>
<span class="cp">#define CRT_HORZ_VERT_LOAD	0x0544	</span><span class="cm">/* Dword offset 1_51 */</span><span class="cp"></span>

<span class="cm">/* AGP */</span>
<span class="cp">#define AGP_BASE		0x0548	</span><span class="cm">/* Dword offset 1_52 */</span><span class="cp"></span>
<span class="cp">#define AGP_CNTL		0x054C	</span><span class="cm">/* Dword offset 1_53 */</span><span class="cp"></span>

<span class="cp">#define SCALER_COLOUR_CNTL	0x0550	</span><span class="cm">/* Dword offset 1_54 */</span><span class="cp"></span>
<span class="cp">#define SCALER_H_COEFF0		0x0554	</span><span class="cm">/* Dword offset 1_55 */</span><span class="cp"></span>
<span class="cp">#define SCALER_H_COEFF1		0x0558	</span><span class="cm">/* Dword offset 1_56 */</span><span class="cp"></span>
<span class="cp">#define SCALER_H_COEFF2		0x055C	</span><span class="cm">/* Dword offset 1_57 */</span><span class="cp"></span>
<span class="cp">#define SCALER_H_COEFF3		0x0560	</span><span class="cm">/* Dword offset 1_58 */</span><span class="cp"></span>
<span class="cp">#define SCALER_H_COEFF4		0x0564	</span><span class="cm">/* Dword offset 1_59 */</span><span class="cp"></span>

<span class="cm">/* Command FIFO */</span>
<span class="cp">#define GUI_CMDFIFO_DEBUG	0x0570	</span><span class="cm">/* Dword offset 1_5C */</span><span class="cp"></span>
<span class="cp">#define GUI_CMDFIFO_DATA	0x0574	</span><span class="cm">/* Dword offset 1_5D */</span><span class="cp"></span>
<span class="cp">#define GUI_CNTL		0x0578	</span><span class="cm">/* Dword offset 1_5E */</span><span class="cp"></span>

<span class="cm">/* Bus Mastering */</span>
<span class="cp">#define BM_FRAME_BUF_OFFSET	0x0580	</span><span class="cm">/* Dword offset 1_60 */</span><span class="cp"></span>
<span class="cp">#define BM_SYSTEM_MEM_ADDR	0x0584	</span><span class="cm">/* Dword offset 1_61 */</span><span class="cp"></span>
<span class="cp">#define BM_COMMAND		0x0588	</span><span class="cm">/* Dword offset 1_62 */</span><span class="cp"></span>
<span class="cp">#define BM_STATUS		0x058C	</span><span class="cm">/* Dword offset 1_63 */</span><span class="cp"></span>
<span class="cp">#define BM_GUI_TABLE		0x05B8	</span><span class="cm">/* Dword offset 1_6E */</span><span class="cp"></span>
<span class="cp">#define BM_SYSTEM_TABLE		0x05BC	</span><span class="cm">/* Dword offset 1_6F */</span><span class="cp"></span>

<span class="cp">#define SCALER_BUF0_OFFSET_U	0x05D4	</span><span class="cm">/* Dword offset 1_75 */</span><span class="cp"></span>
<span class="cp">#define SCALER_BUF0_OFFSET_V	0x05D8	</span><span class="cm">/* Dword offset 1_76 */</span><span class="cp"></span>
<span class="cp">#define SCALER_BUF1_OFFSET_U	0x05DC	</span><span class="cm">/* Dword offset 1_77 */</span><span class="cp"></span>
<span class="cp">#define SCALER_BUF1_OFFSET_V	0x05E0	</span><span class="cm">/* Dword offset 1_78 */</span><span class="cp"></span>

<span class="cm">/* Setup Engine */</span>
<span class="cp">#define VERTEX_1_S		0x0640	</span><span class="cm">/* Dword offset 1_90 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_1_T		0x0644	</span><span class="cm">/* Dword offset 1_91 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_1_W		0x0648	</span><span class="cm">/* Dword offset 1_92 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_1_SPEC_ARGB	0x064C	</span><span class="cm">/* Dword offset 1_93 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_1_Z		0x0650	</span><span class="cm">/* Dword offset 1_94 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_1_ARGB		0x0654	</span><span class="cm">/* Dword offset 1_95 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_1_X_Y		0x0658	</span><span class="cm">/* Dword offset 1_96 */</span><span class="cp"></span>
<span class="cp">#define ONE_OVER_AREA		0x065C	</span><span class="cm">/* Dword offset 1_97 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_2_S		0x0660	</span><span class="cm">/* Dword offset 1_98 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_2_T		0x0664	</span><span class="cm">/* Dword offset 1_99 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_2_W		0x0668	</span><span class="cm">/* Dword offset 1_9A */</span><span class="cp"></span>
<span class="cp">#define VERTEX_2_SPEC_ARGB	0x066C	</span><span class="cm">/* Dword offset 1_9B */</span><span class="cp"></span>
<span class="cp">#define VERTEX_2_Z		0x0670	</span><span class="cm">/* Dword offset 1_9C */</span><span class="cp"></span>
<span class="cp">#define VERTEX_2_ARGB		0x0674	</span><span class="cm">/* Dword offset 1_9D */</span><span class="cp"></span>
<span class="cp">#define VERTEX_2_X_Y		0x0678	</span><span class="cm">/* Dword offset 1_9E */</span><span class="cp"></span>
<span class="cp">#define ONE_OVER_AREA		0x065C	</span><span class="cm">/* Dword offset 1_9F */</span><span class="cp"></span>
<span class="cp">#define VERTEX_3_S		0x0680	</span><span class="cm">/* Dword offset 1_A0 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_3_T		0x0684	</span><span class="cm">/* Dword offset 1_A1 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_3_W		0x0688	</span><span class="cm">/* Dword offset 1_A2 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_3_SPEC_ARGB	0x068C	</span><span class="cm">/* Dword offset 1_A3 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_3_Z		0x0690	</span><span class="cm">/* Dword offset 1_A4 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_3_ARGB		0x0694	</span><span class="cm">/* Dword offset 1_A5 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_3_X_Y		0x0698	</span><span class="cm">/* Dword offset 1_A6 */</span><span class="cp"></span>
<span class="cp">#define ONE_OVER_AREA		0x065C	</span><span class="cm">/* Dword offset 1_A7 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_1_S		0x0640	</span><span class="cm">/* Dword offset 1_AB */</span><span class="cp"></span>
<span class="cp">#define VERTEX_1_T		0x0644	</span><span class="cm">/* Dword offset 1_AC */</span><span class="cp"></span>
<span class="cp">#define VERTEX_1_W		0x0648	</span><span class="cm">/* Dword offset 1_AD */</span><span class="cp"></span>
<span class="cp">#define VERTEX_2_S		0x0660	</span><span class="cm">/* Dword offset 1_AE */</span><span class="cp"></span>
<span class="cp">#define VERTEX_2_T		0x0664	</span><span class="cm">/* Dword offset 1_AF */</span><span class="cp"></span>
<span class="cp">#define VERTEX_2_W		0x0668	</span><span class="cm">/* Dword offset 1_B0 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_3_SECONDARY_S	0x06C0	</span><span class="cm">/* Dword offset 1_B0 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_3_S		0x0680	</span><span class="cm">/* Dword offset 1_B1 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_3_SECONDARY_T	0x06C4	</span><span class="cm">/* Dword offset 1_B1 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_3_T		0x0684	</span><span class="cm">/* Dword offset 1_B2 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_3_SECONDARY_W	0x06C8	</span><span class="cm">/* Dword offset 1_B2 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_3_W		0x0688	</span><span class="cm">/* Dword offset 1_B3 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_1_SPEC_ARGB	0x064C	</span><span class="cm">/* Dword offset 1_B4 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_2_SPEC_ARGB	0x066C	</span><span class="cm">/* Dword offset 1_B5 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_3_SPEC_ARGB	0x068C	</span><span class="cm">/* Dword offset 1_B6 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_1_Z		0x0650	</span><span class="cm">/* Dword offset 1_B7 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_2_Z		0x0670	</span><span class="cm">/* Dword offset 1_B8 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_3_Z		0x0690	</span><span class="cm">/* Dword offset 1_B9 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_1_ARGB		0x0654	</span><span class="cm">/* Dword offset 1_BA */</span><span class="cp"></span>
<span class="cp">#define VERTEX_2_ARGB		0x0674	</span><span class="cm">/* Dword offset 1_BB */</span><span class="cp"></span>
<span class="cp">#define VERTEX_3_ARGB		0x0694	</span><span class="cm">/* Dword offset 1_BC */</span><span class="cp"></span>
<span class="cp">#define VERTEX_1_X_Y		0x0658	</span><span class="cm">/* Dword offset 1_BD */</span><span class="cp"></span>
<span class="cp">#define VERTEX_2_X_Y		0x0678	</span><span class="cm">/* Dword offset 1_BE */</span><span class="cp"></span>
<span class="cp">#define VERTEX_3_X_Y		0x0698	</span><span class="cm">/* Dword offset 1_BF */</span><span class="cp"></span>
<span class="cp">#define ONE_OVER_AREA_UC	0x0700	</span><span class="cm">/* Dword offset 1_C0 */</span><span class="cp"></span>
<span class="cp">#define SETUP_CNTL		0x0704	</span><span class="cm">/* Dword offset 1_C1 */</span><span class="cp"></span>
<span class="cp">#define VERTEX_1_SECONDARY_S	0x0728	</span><span class="cm">/* Dword offset 1_CA */</span><span class="cp"></span>
<span class="cp">#define VERTEX_1_SECONDARY_T	0x072C	</span><span class="cm">/* Dword offset 1_CB */</span><span class="cp"></span>
<span class="cp">#define VERTEX_1_SECONDARY_W	0x0730	</span><span class="cm">/* Dword offset 1_CC */</span><span class="cp"></span>
<span class="cp">#define VERTEX_2_SECONDARY_S	0x0734	</span><span class="cm">/* Dword offset 1_CD */</span><span class="cp"></span>
<span class="cp">#define VERTEX_2_SECONDARY_T	0x0738	</span><span class="cm">/* Dword offset 1_CE */</span><span class="cp"></span>
<span class="cp">#define VERTEX_2_SECONDARY_W	0x073C	</span><span class="cm">/* Dword offset 1_CF */</span><span class="cp"></span>


<span class="cp">#define GTC_3D_RESET_DELAY	3	</span><span class="cm">/* 3D engine reset delay in ms */</span><span class="cp"></span>

<span class="cm">/* CRTC control values (mostly CRTC_GEN_CNTL) */</span>

<span class="cp">#define CRTC_H_SYNC_NEG		0x00200000</span>
<span class="cp">#define CRTC_V_SYNC_NEG		0x00200000</span>

<span class="cp">#define CRTC_DBL_SCAN_EN	0x00000001</span>
<span class="cp">#define CRTC_INTERLACE_EN	0x00000002</span>
<span class="cp">#define CRTC_HSYNC_DIS		0x00000004</span>
<span class="cp">#define CRTC_VSYNC_DIS		0x00000008</span>
<span class="cp">#define CRTC_CSYNC_EN		0x00000010</span>
<span class="cp">#define CRTC_PIX_BY_2_EN	0x00000020	</span><span class="cm">/* unused on RAGE */</span><span class="cp"></span>
<span class="cp">#define CRTC_DISPLAY_DIS	0x00000040</span>
<span class="cp">#define CRTC_VGA_XOVERSCAN	0x00000080</span>

<span class="cp">#define CRTC_PIX_WIDTH_MASK	0x00000700</span>
<span class="cp">#define CRTC_PIX_WIDTH_4BPP	0x00000100</span>
<span class="cp">#define CRTC_PIX_WIDTH_8BPP	0x00000200</span>
<span class="cp">#define CRTC_PIX_WIDTH_15BPP	0x00000300</span>
<span class="cp">#define CRTC_PIX_WIDTH_16BPP	0x00000400</span>
<span class="cp">#define CRTC_PIX_WIDTH_24BPP	0x00000500</span>
<span class="cp">#define CRTC_PIX_WIDTH_32BPP	0x00000600</span>

<span class="cp">#define CRTC_BYTE_PIX_ORDER	0x00000800</span>
<span class="cp">#define CRTC_PIX_ORDER_MSN_LSN	0x00000000</span>
<span class="cp">#define CRTC_PIX_ORDER_LSN_MSN	0x00000800</span>

<span class="cp">#define CRTC_VSYNC_INT_EN	0x00001000ul	</span><span class="cm">/* XC/XL */</span><span class="cp"></span>
<span class="cp">#define CRTC_VSYNC_INT		0x00002000ul	</span><span class="cm">/* XC/XL */</span><span class="cp"></span>
<span class="cp">#define CRTC_FIFO_OVERFILL	0x0000c000ul	</span><span class="cm">/* VT/GT */</span><span class="cp"></span>
<span class="cp">#define CRTC2_VSYNC_INT_EN	0x00004000ul	</span><span class="cm">/* XC/XL */</span><span class="cp"></span>
<span class="cp">#define CRTC2_VSYNC_INT		0x00008000ul	</span><span class="cm">/* XC/XL */</span><span class="cp"></span>

<span class="cp">#define CRTC_FIFO_LWM		0x000f0000</span>
<span class="cp">#define CRTC_HVSYNC_IO_DRIVE	0x00010000	</span><span class="cm">/* XC/XL */</span><span class="cp"></span>
<span class="cp">#define CRTC2_PIX_WIDTH		0x000e0000	</span><span class="cm">/* LTPro */</span><span class="cp"></span>

<span class="cp">#define CRTC_VGA_128KAP_PAGING	0x00100000</span>
<span class="cp">#define CRTC_VFC_SYNC_TRISTATE	0x00200000	</span><span class="cm">/* VTB/GTB/LT */</span><span class="cp"></span>
<span class="cp">#define CRTC2_EN		0x00200000	</span><span class="cm">/* LTPro */</span><span class="cp"></span>
<span class="cp">#define CRTC_LOCK_REGS		0x00400000</span>
<span class="cp">#define CRTC_SYNC_TRISTATE	0x00800000</span>

<span class="cp">#define CRTC_EXT_DISP_EN	0x01000000</span>
<span class="cp">#define CRTC_EN			0x02000000</span>
<span class="cp">#define CRTC_DISP_REQ_EN	0x04000000</span>
<span class="cp">#define CRTC_VGA_LINEAR		0x08000000</span>
<span class="cp">#define CRTC_VSYNC_FALL_EDGE	0x10000000</span>
<span class="cp">#define CRTC_VGA_TEXT_132	0x20000000</span>
<span class="cp">#define CRTC_CNT_EN		0x40000000</span>
<span class="cp">#define CRTC_CUR_B_TEST		0x80000000</span>

<span class="cp">#define CRTC_CRNT_VLINE		0x07f00000</span>

<span class="cp">#define CRTC_PRESERVED_MASK	0x0001f000</span>

<span class="cp">#define CRTC_VBLANK		0x00000001</span>
<span class="cp">#define CRTC_VBLANK_INT_EN	0x00000002</span>
<span class="cp">#define CRTC_VBLANK_INT		0x00000004</span>
<span class="cp">#define CRTC_VBLANK_INT_AK	CRTC_VBLANK_INT</span>
<span class="cp">#define CRTC_VLINE_INT_EN	0x00000008</span>
<span class="cp">#define CRTC_VLINE_INT		0x00000010</span>
<span class="cp">#define CRTC_VLINE_INT_AK	CRTC_VLINE_INT</span>
<span class="cp">#define CRTC_VLINE_SYNC		0x00000020</span>
<span class="cp">#define CRTC_FRAME		0x00000040</span>
<span class="cp">#define SNAPSHOT_INT_EN		0x00000080</span>
<span class="cp">#define SNAPSHOT_INT		0x00000100</span>
<span class="cp">#define SNAPSHOT_INT_AK		SNAPSHOT_INT</span>
<span class="cp">#define I2C_INT_EN		0x00000200</span>
<span class="cp">#define I2C_INT			0x00000400</span>
<span class="cp">#define I2C_INT_AK		I2C_INT</span>
<span class="cp">#define CRTC2_VBLANK		0x00000800</span>
<span class="cp">#define CRTC2_VBLANK_INT_EN	0x00001000</span>
<span class="cp">#define CRTC2_VBLANK_INT	0x00002000</span>
<span class="cp">#define CRTC2_VBLANK_INT_AK	CRTC2_VBLANK_INT</span>
<span class="cp">#define CRTC2_VLINE_INT_EN	0x00004000</span>
<span class="cp">#define CRTC2_VLINE_INT		0x00008000</span>
<span class="cp">#define CRTC2_VLINE_INT_AK	CRTC2_VLINE_INT</span>
<span class="cp">#define CAPBUF0_INT_EN		0x00010000</span>
<span class="cp">#define CAPBUF0_INT		0x00020000</span>
<span class="cp">#define CAPBUF0_INT_AK		CAPBUF0_INT</span>
<span class="cp">#define CAPBUF1_INT_EN		0x00040000</span>
<span class="cp">#define CAPBUF1_INT		0x00080000</span>
<span class="cp">#define CAPBUF1_INT_AK		CAPBUF1_INT</span>
<span class="cp">#define OVERLAY_EOF_INT_EN	0x00100000</span>
<span class="cp">#define OVERLAY_EOF_INT		0x00200000</span>
<span class="cp">#define OVERLAY_EOF_INT_AK	OVERLAY_EOF_INT</span>
<span class="cp">#define ONESHOT_CAP_INT_EN	0x00400000</span>
<span class="cp">#define ONESHOT_CAP_INT		0x00800000</span>
<span class="cp">#define ONESHOT_CAP_INT_AK	ONESHOT_CAP_INT</span>
<span class="cp">#define BUSMASTER_EOL_INT_EN	0x01000000</span>
<span class="cp">#define BUSMASTER_EOL_INT	0x02000000</span>
<span class="cp">#define BUSMASTER_EOL_INT_AK	BUSMASTER_EOL_INT</span>
<span class="cp">#define GP_INT_EN		0x04000000</span>
<span class="cp">#define GP_INT			0x08000000</span>
<span class="cp">#define GP_INT_AK		GP_INT</span>
<span class="cp">#define CRTC2_VLINE_SYNC	0x10000000</span>
<span class="cp">#define SNAPSHOT2_INT_EN	0x20000000</span>
<span class="cp">#define SNAPSHOT2_INT		0x40000000</span>
<span class="cp">#define SNAPSHOT2_INT_AK	SNAPSHOT2_INT</span>
<span class="cp">#define VBLANK_BIT2_INT		0x80000000</span>
<span class="cp">#define VBLANK_BIT2_INT_AK	VBLANK_BIT2_INT</span>

<span class="cp">#define CRTC_INT_EN_MASK	(CRTC_VBLANK_INT_EN |	\</span>
<span class="cp">				 CRTC_VLINE_INT_EN |	\</span>
<span class="cp">				 SNAPSHOT_INT_EN |	\</span>
<span class="cp">				 I2C_INT_EN |		\</span>
<span class="cp">				 CRTC2_VBLANK_INT_EN |	\</span>
<span class="cp">				 CRTC2_VLINE_INT_EN |	\</span>
<span class="cp">				 CAPBUF0_INT_EN |	\</span>
<span class="cp">				 CAPBUF1_INT_EN |	\</span>
<span class="cp">				 OVERLAY_EOF_INT_EN |	\</span>
<span class="cp">				 ONESHOT_CAP_INT_EN |	\</span>
<span class="cp">				 BUSMASTER_EOL_INT_EN |	\</span>
<span class="cp">				 GP_INT_EN |		\</span>
<span class="cp">				 SNAPSHOT2_INT_EN)</span>

<span class="cm">/* DAC control values */</span>

<span class="cp">#define DAC_EXT_SEL_RS2		0x01</span>
<span class="cp">#define DAC_EXT_SEL_RS3		0x02</span>
<span class="cp">#define DAC_8BIT_EN		0x00000100</span>
<span class="cp">#define DAC_PIX_DLY_MASK	0x00000600</span>
<span class="cp">#define DAC_PIX_DLY_0NS		0x00000000</span>
<span class="cp">#define DAC_PIX_DLY_2NS		0x00000200</span>
<span class="cp">#define DAC_PIX_DLY_4NS		0x00000400</span>
<span class="cp">#define DAC_BLANK_ADJ_MASK	0x00001800</span>
<span class="cp">#define DAC_BLANK_ADJ_0		0x00000000</span>
<span class="cp">#define DAC_BLANK_ADJ_1		0x00000800</span>
<span class="cp">#define DAC_BLANK_ADJ_2		0x00001000</span>

<span class="cm">/* DAC control values (my source XL/XC Register reference) */</span>
<span class="cp">#define DAC_OUTPUT_MASK         0x00000001  </span><span class="cm">/* 0 - PAL, 1 - NTSC */</span><span class="cp"></span>
<span class="cp">#define DAC_MISTERY_BIT         0x00000002  </span><span class="cm">/* PS2 ? RS343 ?, EXTRA_BRIGHT for GT */</span><span class="cp"></span>
<span class="cp">#define DAC_BLANKING            0x00000004</span>
<span class="cp">#define DAC_CMP_DISABLE         0x00000008</span>
<span class="cp">#define DAC1_CLK_SEL            0x00000010</span>
<span class="cp">#define PALETTE_ACCESS_CNTL     0x00000020</span>
<span class="cp">#define PALETTE2_SNOOP_EN       0x00000040</span>
<span class="cp">#define DAC_CMP_OUTPUT          0x00000080 </span><span class="cm">/* read only */</span><span class="cp"></span>
<span class="cm">/* #define DAC_8BIT_EN is ok */</span>
<span class="cp">#define CRT_SENSE               0x00000800 </span><span class="cm">/* read only */</span><span class="cp"></span>
<span class="cp">#define CRT_DETECTION_ON        0x00001000</span>
<span class="cp">#define DAC_VGA_ADR_EN          0x00002000</span>
<span class="cp">#define DAC_FEA_CON_EN          0x00004000</span>
<span class="cp">#define DAC_PDWN                0x00008000</span>
<span class="cp">#define DAC_TYPE_MASK           0x00070000 </span><span class="cm">/* read only */</span><span class="cp"></span>



<span class="cm">/* Mix control values */</span>

<span class="cp">#define MIX_NOT_DST		0x0000</span>
<span class="cp">#define MIX_0			0x0001</span>
<span class="cp">#define MIX_1			0x0002</span>
<span class="cp">#define MIX_DST			0x0003</span>
<span class="cp">#define MIX_NOT_SRC		0x0004</span>
<span class="cp">#define MIX_XOR			0x0005</span>
<span class="cp">#define MIX_XNOR		0x0006</span>
<span class="cp">#define MIX_SRC			0x0007</span>
<span class="cp">#define MIX_NAND		0x0008</span>
<span class="cp">#define MIX_NOT_SRC_OR_DST	0x0009</span>
<span class="cp">#define MIX_SRC_OR_NOT_DST	0x000a</span>
<span class="cp">#define MIX_OR			0x000b</span>
<span class="cp">#define MIX_AND			0x000c</span>
<span class="cp">#define MIX_SRC_AND_NOT_DST	0x000d</span>
<span class="cp">#define MIX_NOT_SRC_AND_DST	0x000e</span>
<span class="cp">#define MIX_NOR			0x000f</span>

<span class="cm">/* Maximum engine dimensions */</span>
<span class="cp">#define ENGINE_MIN_X		0</span>
<span class="cp">#define ENGINE_MIN_Y		0</span>
<span class="cp">#define ENGINE_MAX_X		4095</span>
<span class="cp">#define ENGINE_MAX_Y		16383</span>

<span class="cm">/* Mach64 engine bit constants - these are typically ORed together */</span>

<span class="cm">/* BUS_CNTL register constants */</span>
<span class="cp">#define BUS_APER_REG_DIS	0x00000010</span>
<span class="cp">#define BUS_FIFO_ERR_ACK	0x00200000</span>
<span class="cp">#define BUS_HOST_ERR_ACK	0x00800000</span>

<span class="cm">/* GEN_TEST_CNTL register constants */</span>
<span class="cp">#define GEN_OVR_OUTPUT_EN	0x20</span>
<span class="cp">#define HWCURSOR_ENABLE		0x80</span>
<span class="cp">#define GUI_ENGINE_ENABLE	0x100</span>
<span class="cp">#define BLOCK_WRITE_ENABLE	0x200</span>

<span class="cm">/* DSP_CONFIG register constants */</span>
<span class="cp">#define DSP_XCLKS_PER_QW	0x00003fff</span>
<span class="cp">#define DSP_LOOP_LATENCY	0x000f0000</span>
<span class="cp">#define DSP_PRECISION		0x00700000</span>

<span class="cm">/* DSP_ON_OFF register constants */</span>
<span class="cp">#define DSP_OFF			0x000007ff</span>
<span class="cp">#define DSP_ON			0x07ff0000</span>
<span class="cp">#define VGA_DSP_OFF		DSP_OFF</span>
<span class="cp">#define VGA_DSP_ON		DSP_ON</span>
<span class="cp">#define VGA_DSP_XCLKS_PER_QW	DSP_XCLKS_PER_QW</span>

<span class="cm">/* PLL register indices and fields */</span>
<span class="cp">#define MPLL_CNTL		0x00</span>
<span class="cp">#define PLL_PC_GAIN		0x07</span>
<span class="cp">#define PLL_VC_GAIN		0x18</span>
<span class="cp">#define PLL_DUTY_CYC		0xE0</span>
<span class="cp">#define VPLL_CNTL		0x01</span>
<span class="cp">#define PLL_REF_DIV		0x02</span>
<span class="cp">#define PLL_GEN_CNTL		0x03</span>
<span class="cp">#define PLL_OVERRIDE		0x01	</span><span class="cm">/* PLL_SLEEP */</span><span class="cp"></span>
<span class="cp">#define PLL_MCLK_RST		0x02	</span><span class="cm">/* PLL_MRESET */</span><span class="cp"></span>
<span class="cp">#define OSC_EN			0x04</span>
<span class="cp">#define EXT_CLK_EN		0x08</span>
<span class="cp">#define FORCE_DCLK_TRI_STATE	0x08    </span><span class="cm">/* VT4 -&gt; */</span><span class="cp"></span>
<span class="cp">#define MCLK_SRC_SEL		0x70</span>
<span class="cp">#define EXT_CLK_CNTL		0x80</span>
<span class="cp">#define DLL_PWDN		0x80    </span><span class="cm">/* VT4 -&gt; */</span><span class="cp"></span>
<span class="cp">#define MCLK_FB_DIV		0x04</span>
<span class="cp">#define PLL_VCLK_CNTL		0x05</span>
<span class="cp">#define PLL_VCLK_SRC_SEL	0x03</span>
<span class="cp">#define PLL_VCLK_RST		0x04</span>
<span class="cp">#define PLL_VCLK_INVERT		0x08</span>
<span class="cp">#define VCLK_POST_DIV		0x06</span>
<span class="cp">#define VCLK0_POST		0x03</span>
<span class="cp">#define VCLK1_POST		0x0C</span>
<span class="cp">#define VCLK2_POST		0x30</span>
<span class="cp">#define VCLK3_POST		0xC0</span>
<span class="cp">#define VCLK0_FB_DIV		0x07</span>
<span class="cp">#define VCLK1_FB_DIV		0x08</span>
<span class="cp">#define VCLK2_FB_DIV		0x09</span>
<span class="cp">#define VCLK3_FB_DIV		0x0A</span>
<span class="cp">#define PLL_EXT_CNTL		0x0B</span>
<span class="cp">#define PLL_XCLK_MCLK_RATIO	0x03</span>
<span class="cp">#define PLL_XCLK_SRC_SEL	0x07</span>
<span class="cp">#define PLL_MFB_TIMES_4_2B	0x08</span>
<span class="cp">#define PLL_VCLK0_XDIV		0x10</span>
<span class="cp">#define PLL_VCLK1_XDIV		0x20</span>
<span class="cp">#define PLL_VCLK2_XDIV		0x40</span>
<span class="cp">#define PLL_VCLK3_XDIV		0x80</span>
<span class="cp">#define DLL_CNTL		0x0C</span>
<span class="cp">#define DLL1_CNTL		0x0C</span>
<span class="cp">#define VFC_CNTL		0x0D</span>
<span class="cp">#define PLL_TEST_CNTL		0x0E</span>
<span class="cp">#define PLL_TEST_COUNT		0x0F</span>
<span class="cp">#define LVDS_CNTL0		0x10</span>
<span class="cp">#define LVDS_CNTL1		0x11</span>
<span class="cp">#define AGP1_CNTL		0x12</span>
<span class="cp">#define AGP2_CNTL		0x13</span>
<span class="cp">#define DLL2_CNTL		0x14</span>
<span class="cp">#define SCLK_FB_DIV		0x15</span>
<span class="cp">#define SPLL_CNTL1		0x16</span>
<span class="cp">#define SPLL_CNTL2		0x17</span>
<span class="cp">#define APLL_STRAPS		0x18</span>
<span class="cp">#define EXT_VPLL_CNTL		0x19</span>
<span class="cp">#define EXT_VPLL_EN		0x04</span>
<span class="cp">#define EXT_VPLL_VGA_EN		0x08</span>
<span class="cp">#define EXT_VPLL_INSYNC		0x10</span>
<span class="cp">#define EXT_VPLL_REF_DIV	0x1A</span>
<span class="cp">#define EXT_VPLL_FB_DIV		0x1B</span>
<span class="cp">#define EXT_VPLL_MSB		0x1C</span>
<span class="cp">#define HTOTAL_CNTL		0x1D</span>
<span class="cp">#define BYTE_CLK_CNTL		0x1E</span>
<span class="cp">#define TV_PLL_CNTL1		0x1F</span>
<span class="cp">#define TV_PLL_CNTL2		0x20</span>
<span class="cp">#define TV_PLL_CNTL		0x21</span>
<span class="cp">#define EXT_TV_PLL		0x22</span>
<span class="cp">#define V2PLL_CNTL		0x23</span>
<span class="cp">#define PLL_V2CLK_CNTL		0x24</span>
<span class="cp">#define EXT_V2PLL_REF_DIV	0x25</span>
<span class="cp">#define EXT_V2PLL_FB_DIV	0x26</span>
<span class="cp">#define EXT_V2PLL_MSB		0x27</span>
<span class="cp">#define HTOTAL2_CNTL		0x28</span>
<span class="cp">#define PLL_YCLK_CNTL		0x29</span>
<span class="cp">#define PM_DYN_CLK_CNTL		0x2A</span>

<span class="cm">/* CNFG_CNTL register constants */</span>
<span class="cp">#define APERTURE_4M_ENABLE	1</span>
<span class="cp">#define APERTURE_8M_ENABLE	2</span>
<span class="cp">#define VGA_APERTURE_ENABLE	4</span>

<span class="cm">/* CNFG_STAT0 register constants (GX, CX) */</span>
<span class="cp">#define CFG_BUS_TYPE		0x00000007</span>
<span class="cp">#define CFG_MEM_TYPE		0x00000038</span>
<span class="cp">#define CFG_INIT_DAC_TYPE	0x00000e00</span>

<span class="cm">/* CNFG_STAT0 register constants (CT, ET, VT) */</span>
<span class="cp">#define CFG_MEM_TYPE_xT		0x00000007</span>

<span class="cp">#define ISA			0</span>
<span class="cp">#define EISA			1</span>
<span class="cp">#define LOCAL_BUS		6</span>
<span class="cp">#define PCI			7</span>

<span class="cm">/* Memory types for GX, CX */</span>
<span class="cp">#define DRAMx4			0</span>
<span class="cp">#define VRAMx16			1</span>
<span class="cp">#define VRAMx16ssr		2</span>
<span class="cp">#define DRAMx16			3</span>
<span class="cp">#define GraphicsDRAMx16		4</span>
<span class="cp">#define EnhancedVRAMx16		5</span>
<span class="cp">#define EnhancedVRAMx16ssr	6</span>

<span class="cm">/* Memory types for CT, ET, VT, GT */</span>
<span class="cp">#define DRAM			1</span>
<span class="cp">#define EDO			2</span>
<span class="cp">#define PSEUDO_EDO		3</span>
<span class="cp">#define SDRAM			4</span>
<span class="cp">#define SGRAM			5</span>
<span class="cp">#define WRAM			6</span>
<span class="cp">#define SDRAM32			6</span>

<span class="cp">#define DAC_INTERNAL		0x00</span>
<span class="cp">#define DAC_IBMRGB514		0x01</span>
<span class="cp">#define DAC_ATI68875		0x02</span>
<span class="cp">#define DAC_TVP3026_A		0x72</span>
<span class="cp">#define DAC_BT476		0x03</span>
<span class="cp">#define DAC_BT481		0x04</span>
<span class="cp">#define DAC_ATT20C491		0x14</span>
<span class="cp">#define DAC_SC15026		0x24</span>
<span class="cp">#define DAC_MU9C1880		0x34</span>
<span class="cp">#define DAC_IMSG174		0x44</span>
<span class="cp">#define DAC_ATI68860_B		0x05</span>
<span class="cp">#define DAC_ATI68860_C		0x15</span>
<span class="cp">#define DAC_TVP3026_B		0x75</span>
<span class="cp">#define DAC_STG1700		0x06</span>
<span class="cp">#define DAC_ATT498		0x16</span>
<span class="cp">#define DAC_STG1702		0x07</span>
<span class="cp">#define DAC_SC15021		0x17</span>
<span class="cp">#define DAC_ATT21C498		0x27</span>
<span class="cp">#define DAC_STG1703		0x37</span>
<span class="cp">#define DAC_CH8398		0x47</span>
<span class="cp">#define DAC_ATT20C408		0x57</span>

<span class="cp">#define CLK_ATI18818_0		0</span>
<span class="cp">#define CLK_ATI18818_1		1</span>
<span class="cp">#define CLK_STG1703		2</span>
<span class="cp">#define CLK_CH8398		3</span>
<span class="cp">#define CLK_INTERNAL		4</span>
<span class="cp">#define CLK_ATT20C408		5</span>
<span class="cp">#define CLK_IBMRGB514		6</span>

<span class="cm">/* MEM_CNTL register constants */</span>
<span class="cp">#define MEM_SIZE_ALIAS		0x00000007</span>
<span class="cp">#define MEM_SIZE_512K		0x00000000</span>
<span class="cp">#define MEM_SIZE_1M		0x00000001</span>
<span class="cp">#define MEM_SIZE_2M		0x00000002</span>
<span class="cp">#define MEM_SIZE_4M		0x00000003</span>
<span class="cp">#define MEM_SIZE_6M		0x00000004</span>
<span class="cp">#define MEM_SIZE_8M		0x00000005</span>
<span class="cp">#define MEM_SIZE_ALIAS_GTB	0x0000000F</span>
<span class="cp">#define MEM_SIZE_2M_GTB		0x00000003</span>
<span class="cp">#define MEM_SIZE_4M_GTB		0x00000007</span>
<span class="cp">#define MEM_SIZE_6M_GTB		0x00000009</span>
<span class="cp">#define MEM_SIZE_8M_GTB		0x0000000B</span>
<span class="cp">#define MEM_BNDRY		0x00030000</span>
<span class="cp">#define MEM_BNDRY_0K		0x00000000</span>
<span class="cp">#define MEM_BNDRY_256K		0x00010000</span>
<span class="cp">#define MEM_BNDRY_512K		0x00020000</span>
<span class="cp">#define MEM_BNDRY_1M		0x00030000</span>
<span class="cp">#define MEM_BNDRY_EN		0x00040000</span>

<span class="cp">#define ONE_MB			0x100000</span>
<span class="cm">/* ATI PCI constants */</span>
<span class="cp">#define PCI_ATI_VENDOR_ID	0x1002</span>


<span class="cm">/* CNFG_CHIP_ID register constants */</span>
<span class="cp">#define CFG_CHIP_TYPE		0x0000FFFF</span>
<span class="cp">#define CFG_CHIP_CLASS		0x00FF0000</span>
<span class="cp">#define CFG_CHIP_REV		0xFF000000</span>
<span class="cp">#define CFG_CHIP_MAJOR		0x07000000</span>
<span class="cp">#define CFG_CHIP_FND_ID		0x38000000</span>
<span class="cp">#define CFG_CHIP_MINOR		0xC0000000</span>


<span class="cm">/* Chip IDs read from CNFG_CHIP_ID */</span>

<span class="cm">/* mach64GX family */</span>
<span class="cp">#define GX_CHIP_ID	0xD7	</span><span class="cm">/* mach64GX (ATI888GX00) */</span><span class="cp"></span>
<span class="cp">#define CX_CHIP_ID	0x57	</span><span class="cm">/* mach64CX (ATI888CX00) */</span><span class="cp"></span>

<span class="cp">#define GX_PCI_ID	0x4758	</span><span class="cm">/* mach64GX (ATI888GX00) */</span><span class="cp"></span>
<span class="cp">#define CX_PCI_ID	0x4358	</span><span class="cm">/* mach64CX (ATI888CX00) */</span><span class="cp"></span>

<span class="cm">/* mach64CT family */</span>
<span class="cp">#define CT_CHIP_ID	0x4354	</span><span class="cm">/* mach64CT (ATI264CT) */</span><span class="cp"></span>
<span class="cp">#define ET_CHIP_ID	0x4554	</span><span class="cm">/* mach64ET (ATI264ET) */</span><span class="cp"></span>

<span class="cm">/* mach64CT family / mach64VT class */</span>
<span class="cp">#define VT_CHIP_ID	0x5654	</span><span class="cm">/* mach64VT (ATI264VT) */</span><span class="cp"></span>
<span class="cp">#define VU_CHIP_ID	0x5655	</span><span class="cm">/* mach64VTB (ATI264VTB) */</span><span class="cp"></span>
<span class="cp">#define VV_CHIP_ID	0x5656	</span><span class="cm">/* mach64VT4 (ATI264VT4) */</span><span class="cp"></span>

<span class="cm">/* mach64CT family / mach64GT (3D RAGE) class */</span>
<span class="cp">#define LB_CHIP_ID	0x4c42	</span><span class="cm">/* RAGE LT PRO, AGP */</span><span class="cp"></span>
<span class="cp">#define LD_CHIP_ID	0x4c44	</span><span class="cm">/* RAGE LT PRO */</span><span class="cp"></span>
<span class="cp">#define LG_CHIP_ID	0x4c47	</span><span class="cm">/* RAGE LT */</span><span class="cp"></span>
<span class="cp">#define LI_CHIP_ID	0x4c49	</span><span class="cm">/* RAGE LT PRO */</span><span class="cp"></span>
<span class="cp">#define LP_CHIP_ID	0x4c50	</span><span class="cm">/* RAGE LT PRO */</span><span class="cp"></span>
<span class="cp">#define LT_CHIP_ID	0x4c54	</span><span class="cm">/* RAGE LT */</span><span class="cp"></span>

<span class="cm">/* mach64CT family / (Rage XL) class */</span>
<span class="cp">#define GR_CHIP_ID	0x4752	</span><span class="cm">/* RAGE XL, BGA, PCI33 */</span><span class="cp"></span>
<span class="cp">#define GS_CHIP_ID	0x4753	</span><span class="cm">/* RAGE XL, PQFP, PCI33 */</span><span class="cp"></span>
<span class="cp">#define GM_CHIP_ID	0x474d	</span><span class="cm">/* RAGE XL, BGA, AGP 1x,2x */</span><span class="cp"></span>
<span class="cp">#define GN_CHIP_ID	0x474e	</span><span class="cm">/* RAGE XL, PQFP,AGP 1x,2x */</span><span class="cp"></span>
<span class="cp">#define GO_CHIP_ID	0x474f	</span><span class="cm">/* RAGE XL, BGA, PCI66 */</span><span class="cp"></span>
<span class="cp">#define GL_CHIP_ID	0x474c	</span><span class="cm">/* RAGE XL, PQFP, PCI66 */</span><span class="cp"></span>

<span class="cp">#define IS_XL(id) ((id)==GR_CHIP_ID || (id)==GS_CHIP_ID || \</span>
<span class="cp">		   (id)==GM_CHIP_ID || (id)==GN_CHIP_ID || \</span>
<span class="cp">		   (id)==GO_CHIP_ID || (id)==GL_CHIP_ID)</span>

<span class="cp">#define GT_CHIP_ID	0x4754	</span><span class="cm">/* RAGE (GT) */</span><span class="cp"></span>
<span class="cp">#define GU_CHIP_ID	0x4755	</span><span class="cm">/* RAGE II/II+ (GTB) */</span><span class="cp"></span>
<span class="cp">#define GV_CHIP_ID	0x4756	</span><span class="cm">/* RAGE IIC, PCI */</span><span class="cp"></span>
<span class="cp">#define GW_CHIP_ID	0x4757	</span><span class="cm">/* RAGE IIC, AGP */</span><span class="cp"></span>
<span class="cp">#define GZ_CHIP_ID	0x475a	</span><span class="cm">/* RAGE IIC, AGP */</span><span class="cp"></span>
<span class="cp">#define GB_CHIP_ID	0x4742	</span><span class="cm">/* RAGE PRO, BGA, AGP 1x and 2x */</span><span class="cp"></span>
<span class="cp">#define GD_CHIP_ID	0x4744	</span><span class="cm">/* RAGE PRO, BGA, AGP 1x only */</span><span class="cp"></span>
<span class="cp">#define GI_CHIP_ID	0x4749	</span><span class="cm">/* RAGE PRO, BGA, PCI33 only */</span><span class="cp"></span>
<span class="cp">#define GP_CHIP_ID	0x4750	</span><span class="cm">/* RAGE PRO, PQFP, PCI33, full 3D */</span><span class="cp"></span>
<span class="cp">#define GQ_CHIP_ID	0x4751	</span><span class="cm">/* RAGE PRO, PQFP, PCI33, limited 3D */</span><span class="cp"></span>

<span class="cp">#define LM_CHIP_ID	0x4c4d	</span><span class="cm">/* RAGE Mobility AGP, full function */</span><span class="cp"></span>
<span class="cp">#define LN_CHIP_ID	0x4c4e	</span><span class="cm">/* RAGE Mobility AGP */</span><span class="cp"></span>
<span class="cp">#define LR_CHIP_ID	0x4c52	</span><span class="cm">/* RAGE Mobility PCI, full function */</span><span class="cp"></span>
<span class="cp">#define LS_CHIP_ID	0x4c53	</span><span class="cm">/* RAGE Mobility PCI */</span><span class="cp"></span>

<span class="cp">#define IS_MOBILITY(id) ((id)==LM_CHIP_ID || (id)==LN_CHIP_ID || \</span>
<span class="cp">			(id)==LR_CHIP_ID || (id)==LS_CHIP_ID)</span>
<span class="cm">/* Mach64 major ASIC revisions */</span>
<span class="cp">#define MACH64_ASIC_NEC_VT_A3		0x08</span>
<span class="cp">#define MACH64_ASIC_NEC_VT_A4		0x48</span>
<span class="cp">#define MACH64_ASIC_SGS_VT_A4		0x40</span>
<span class="cp">#define MACH64_ASIC_SGS_VT_B1S1		0x01</span>
<span class="cp">#define MACH64_ASIC_SGS_GT_B1S1		0x01</span>
<span class="cp">#define MACH64_ASIC_SGS_GT_B1S2		0x41</span>
<span class="cp">#define MACH64_ASIC_UMC_GT_B2U1		0x1a</span>
<span class="cp">#define MACH64_ASIC_UMC_GT_B2U2		0x5a</span>
<span class="cp">#define MACH64_ASIC_UMC_VT_B2U3		0x9a</span>
<span class="cp">#define MACH64_ASIC_UMC_GT_B2U3		0x9a</span>
<span class="cp">#define MACH64_ASIC_UMC_R3B_D_P_A1	0x1b</span>
<span class="cp">#define MACH64_ASIC_UMC_R3B_D_P_A2	0x5b</span>
<span class="cp">#define MACH64_ASIC_UMC_R3B_D_P_A3	0x1c</span>
<span class="cp">#define MACH64_ASIC_UMC_R3B_D_P_A4	0x5c</span>

<span class="cm">/* Mach64 foundries */</span>
<span class="cp">#define MACH64_FND_SGS		0</span>
<span class="cp">#define MACH64_FND_NEC		1</span>
<span class="cp">#define MACH64_FND_UMC		3</span>

<span class="cm">/* Mach64 chip types */</span>
<span class="cp">#define MACH64_UNKNOWN		0</span>
<span class="cp">#define MACH64_GX		1</span>
<span class="cp">#define MACH64_CX		2</span>
<span class="cp">#define MACH64_CT		3Restore</span>
<span class="cp">#define MACH64_ET		4</span>
<span class="cp">#define MACH64_VT		5</span>
<span class="cp">#define MACH64_GT		6</span>

<span class="cm">/* DST_CNTL register constants */</span>
<span class="cp">#define DST_X_RIGHT_TO_LEFT	0</span>
<span class="cp">#define DST_X_LEFT_TO_RIGHT	1</span>
<span class="cp">#define DST_Y_BOTTOM_TO_TOP	0</span>
<span class="cp">#define DST_Y_TOP_TO_BOTTOM	2</span>
<span class="cp">#define DST_X_MAJOR		0</span>
<span class="cp">#define DST_Y_MAJOR		4</span>
<span class="cp">#define DST_X_TILE		8</span>
<span class="cp">#define DST_Y_TILE		0x10</span>
<span class="cp">#define DST_LAST_PEL		0x20</span>
<span class="cp">#define DST_POLYGON_ENABLE	0x40</span>
<span class="cp">#define DST_24_ROTATION_ENABLE	0x80</span>

<span class="cm">/* SRC_CNTL register constants */</span>
<span class="cp">#define SRC_PATTERN_ENABLE		1</span>
<span class="cp">#define SRC_ROTATION_ENABLE		2</span>
<span class="cp">#define SRC_LINEAR_ENABLE		4</span>
<span class="cp">#define SRC_BYTE_ALIGN			8</span>
<span class="cp">#define SRC_LINE_X_RIGHT_TO_LEFT	0</span>
<span class="cp">#define SRC_LINE_X_LEFT_TO_RIGHT	0x10</span>

<span class="cm">/* HOST_CNTL register constants */</span>
<span class="cp">#define HOST_BYTE_ALIGN		1</span>

<span class="cm">/* GUI_TRAJ_CNTL register constants */</span>
<span class="cp">#define PAT_MONO_8x8_ENABLE	0x01000000</span>
<span class="cp">#define PAT_CLR_4x2_ENABLE	0x02000000</span>
<span class="cp">#define PAT_CLR_8x1_ENABLE	0x04000000</span>

<span class="cm">/* DP_CHAIN_MASK register constants */</span>
<span class="cp">#define DP_CHAIN_4BPP		0x8888</span>
<span class="cp">#define DP_CHAIN_7BPP		0xD2D2</span>
<span class="cp">#define DP_CHAIN_8BPP		0x8080</span>
<span class="cp">#define DP_CHAIN_8BPP_RGB	0x9292</span>
<span class="cp">#define DP_CHAIN_15BPP		0x4210</span>
<span class="cp">#define DP_CHAIN_16BPP		0x8410</span>
<span class="cp">#define DP_CHAIN_24BPP		0x8080</span>
<span class="cp">#define DP_CHAIN_32BPP		0x8080</span>

<span class="cm">/* DP_PIX_WIDTH register constants */</span>
<span class="cp">#define DST_1BPP		0x0</span>
<span class="cp">#define DST_4BPP		0x1</span>
<span class="cp">#define DST_8BPP		0x2</span>
<span class="cp">#define DST_15BPP		0x3</span>
<span class="cp">#define DST_16BPP		0x4</span>
<span class="cp">#define DST_24BPP		0x5</span>
<span class="cp">#define DST_32BPP		0x6</span>
<span class="cp">#define DST_MASK		0xF</span>
<span class="cp">#define SRC_1BPP		0x000</span>
<span class="cp">#define SRC_4BPP		0x100</span>
<span class="cp">#define SRC_8BPP		0x200</span>
<span class="cp">#define SRC_15BPP		0x300</span>
<span class="cp">#define SRC_16BPP		0x400</span>
<span class="cp">#define SRC_24BPP		0x500</span>
<span class="cp">#define SRC_32BPP		0x600</span>
<span class="cp">#define SRC_MASK		0xF00</span>
<span class="cp">#define DP_HOST_TRIPLE_EN	0x2000</span>
<span class="cp">#define HOST_1BPP		0x00000</span>
<span class="cp">#define HOST_4BPP		0x10000</span>
<span class="cp">#define HOST_8BPP		0x20000</span>
<span class="cp">#define HOST_15BPP		0x30000</span>
<span class="cp">#define HOST_16BPP		0x40000</span>
<span class="cp">#define HOST_24BPP		0x50000</span>
<span class="cp">#define HOST_32BPP		0x60000</span>
<span class="cp">#define HOST_MASK		0xF0000</span>
<span class="cp">#define BYTE_ORDER_MSB_TO_LSB	0</span>
<span class="cp">#define BYTE_ORDER_LSB_TO_MSB	0x1000000</span>
<span class="cp">#define BYTE_ORDER_MASK		0x1000000</span>

<span class="cm">/* DP_MIX register constants */</span>
<span class="cp">#define BKGD_MIX_NOT_D			0</span>
<span class="cp">#define BKGD_MIX_ZERO			1</span>
<span class="cp">#define BKGD_MIX_ONE			2</span>
<span class="cp">#define BKGD_MIX_D			3</span>
<span class="cp">#define BKGD_MIX_NOT_S			4</span>
<span class="cp">#define BKGD_MIX_D_XOR_S		5</span>
<span class="cp">#define BKGD_MIX_NOT_D_XOR_S		6</span>
<span class="cp">#define BKGD_MIX_S			7</span>
<span class="cp">#define BKGD_MIX_NOT_D_OR_NOT_S		8</span>
<span class="cp">#define BKGD_MIX_D_OR_NOT_S		9</span>
<span class="cp">#define BKGD_MIX_NOT_D_OR_S		10</span>
<span class="cp">#define BKGD_MIX_D_OR_S			11</span>
<span class="cp">#define BKGD_MIX_D_AND_S		12</span>
<span class="cp">#define BKGD_MIX_NOT_D_AND_S		13</span>
<span class="cp">#define BKGD_MIX_D_AND_NOT_S		14</span>
<span class="cp">#define BKGD_MIX_NOT_D_AND_NOT_S	15</span>
<span class="cp">#define BKGD_MIX_D_PLUS_S_DIV2		0x17</span>
<span class="cp">#define FRGD_MIX_NOT_D			0</span>
<span class="cp">#define FRGD_MIX_ZERO			0x10000</span>
<span class="cp">#define FRGD_MIX_ONE			0x20000</span>
<span class="cp">#define FRGD_MIX_D			0x30000</span>
<span class="cp">#define FRGD_MIX_NOT_S			0x40000</span>
<span class="cp">#define FRGD_MIX_D_XOR_S		0x50000</span>
<span class="cp">#define FRGD_MIX_NOT_D_XOR_S		0x60000</span>
<span class="cp">#define FRGD_MIX_S			0x70000</span>
<span class="cp">#define FRGD_MIX_NOT_D_OR_NOT_S		0x80000</span>
<span class="cp">#define FRGD_MIX_D_OR_NOT_S		0x90000</span>
<span class="cp">#define FRGD_MIX_NOT_D_OR_S		0xa0000</span>
<span class="cp">#define FRGD_MIX_D_OR_S			0xb0000</span>
<span class="cp">#define FRGD_MIX_D_AND_S		0xc0000</span>
<span class="cp">#define FRGD_MIX_NOT_D_AND_S		0xd0000</span>
<span class="cp">#define FRGD_MIX_D_AND_NOT_S		0xe0000</span>
<span class="cp">#define FRGD_MIX_NOT_D_AND_NOT_S	0xf0000</span>
<span class="cp">#define FRGD_MIX_D_PLUS_S_DIV2		0x170000</span>

<span class="cm">/* DP_SRC register constants */</span>
<span class="cp">#define BKGD_SRC_BKGD_CLR	0</span>
<span class="cp">#define BKGD_SRC_FRGD_CLR	1</span>
<span class="cp">#define BKGD_SRC_HOST		2</span>
<span class="cp">#define BKGD_SRC_BLIT		3</span>
<span class="cp">#define BKGD_SRC_PATTERN	4</span>
<span class="cp">#define FRGD_SRC_BKGD_CLR	0</span>
<span class="cp">#define FRGD_SRC_FRGD_CLR	0x100</span>
<span class="cp">#define FRGD_SRC_HOST		0x200</span>
<span class="cp">#define FRGD_SRC_BLIT		0x300</span>
<span class="cp">#define FRGD_SRC_PATTERN	0x400</span>
<span class="cp">#define MONO_SRC_ONE		0</span>
<span class="cp">#define MONO_SRC_PATTERN	0x10000</span>
<span class="cp">#define MONO_SRC_HOST		0x20000</span>
<span class="cp">#define MONO_SRC_BLIT		0x30000</span>

<span class="cm">/* CLR_CMP_CNTL register constants */</span>
<span class="cp">#define COMPARE_FALSE		0</span>
<span class="cp">#define COMPARE_TRUE		1</span>
<span class="cp">#define COMPARE_NOT_EQUAL	4</span>
<span class="cp">#define COMPARE_EQUAL		5</span>
<span class="cp">#define COMPARE_DESTINATION	0</span>
<span class="cp">#define COMPARE_SOURCE		0x1000000</span>

<span class="cm">/* FIFO_STAT register constants */</span>
<span class="cp">#define FIFO_ERR		0x80000000</span>

<span class="cm">/* CONTEXT_LOAD_CNTL constants */</span>
<span class="cp">#define CONTEXT_NO_LOAD			0</span>
<span class="cp">#define CONTEXT_LOAD			0x10000</span>
<span class="cp">#define CONTEXT_LOAD_AND_DO_FILL	0x20000</span>
<span class="cp">#define CONTEXT_LOAD_AND_DO_LINE	0x30000</span>
<span class="cp">#define CONTEXT_EXECUTE			0</span>
<span class="cp">#define CONTEXT_CMD_DISABLE		0x80000000</span>

<span class="cm">/* GUI_STAT register constants */</span>
<span class="cp">#define ENGINE_IDLE			0</span>
<span class="cp">#define ENGINE_BUSY			1</span>
<span class="cp">#define SCISSOR_LEFT_FLAG		0x10</span>
<span class="cp">#define SCISSOR_RIGHT_FLAG		0x20</span>
<span class="cp">#define SCISSOR_TOP_FLAG		0x40</span>
<span class="cp">#define SCISSOR_BOTTOM_FLAG		0x80</span>

<span class="cm">/* ATI VGA Extended Regsiters */</span>
<span class="cp">#define sioATIEXT		0x1ce</span>
<span class="cp">#define bioATIEXT		0x3ce</span>

<span class="cp">#define ATI2E			0xae</span>
<span class="cp">#define ATI32			0xb2</span>
<span class="cp">#define ATI36			0xb6</span>

<span class="cm">/* VGA Graphics Controller Registers */</span>
<span class="cp">#define R_GENMO			0x3cc</span>
<span class="cp">#define VGAGRA			0x3ce</span>
<span class="cp">#define GRA06			0x06</span>

<span class="cm">/* VGA Seququencer Registers */</span>
<span class="cp">#define VGASEQ			0x3c4</span>
<span class="cp">#define SEQ02			0x02</span>
<span class="cp">#define SEQ04			0x04</span>

<span class="cp">#define MACH64_MAX_X		ENGINE_MAX_X</span>
<span class="cp">#define MACH64_MAX_Y		ENGINE_MAX_Y</span>

<span class="cp">#define INC_X			0x0020</span>
<span class="cp">#define INC_Y			0x0080</span>

<span class="cp">#define RGB16_555		0x0000</span>
<span class="cp">#define RGB16_565		0x0040</span>
<span class="cp">#define RGB16_655		0x0080</span>
<span class="cp">#define RGB16_664		0x00c0</span>

<span class="cp">#define POLY_TEXT_TYPE		0x0001</span>
<span class="cp">#define IMAGE_TEXT_TYPE		0x0002</span>
<span class="cp">#define TEXT_TYPE_8_BIT		0x0004</span>
<span class="cp">#define TEXT_TYPE_16_BIT	0x0008</span>
<span class="cp">#define POLY_TEXT_TYPE_8	(POLY_TEXT_TYPE | TEXT_TYPE_8_BIT)</span>
<span class="cp">#define IMAGE_TEXT_TYPE_8	(IMAGE_TEXT_TYPE | TEXT_TYPE_8_BIT)</span>
<span class="cp">#define POLY_TEXT_TYPE_16	(POLY_TEXT_TYPE | TEXT_TYPE_16_BIT)</span>
<span class="cp">#define IMAGE_TEXT_TYPE_16	(IMAGE_TEXT_TYPE | TEXT_TYPE_16_BIT)</span>

<span class="cp">#define MACH64_NUM_CLOCKS	16</span>
<span class="cp">#define MACH64_NUM_FREQS	50</span>

<span class="cm">/* Power Management register constants (LT &amp; LT Pro) */</span>
<span class="cp">#define PWR_MGT_ON		0x00000001</span>
<span class="cp">#define PWR_MGT_MODE_MASK	0x00000006</span>
<span class="cp">#define AUTO_PWR_UP		0x00000008</span>
<span class="cp">#define USE_F32KHZ		0x00000400</span>
<span class="cp">#define TRISTATE_MEM_EN		0x00000800</span>
<span class="cp">#define SELF_REFRESH		0x00000080</span>
<span class="cp">#define PWR_BLON		0x02000000</span>
<span class="cp">#define STANDBY_NOW		0x10000000</span>
<span class="cp">#define SUSPEND_NOW		0x20000000</span>
<span class="cp">#define PWR_MGT_STATUS_MASK	0xC0000000</span>
<span class="cp">#define PWR_MGT_STATUS_SUSPEND	0x80000000</span>

<span class="cm">/* PM Mode constants  */</span>
<span class="cp">#define PWR_MGT_MODE_PIN	0x00000000</span>
<span class="cp">#define PWR_MGT_MODE_REG	0x00000002</span>
<span class="cp">#define PWR_MGT_MODE_TIMER	0x00000004</span>
<span class="cp">#define PWR_MGT_MODE_PCI	0x00000006</span>

<span class="cm">/* LCD registers (LT Pro) */</span>

<span class="cm">/* LCD Index register */</span>
<span class="cp">#define LCD_INDEX_MASK		0x0000003F</span>
<span class="cp">#define LCD_DISPLAY_DIS		0x00000100</span>
<span class="cp">#define LCD_SRC_SEL		0x00000200</span>
<span class="cp">#define CRTC2_DISPLAY_DIS	0x00000400</span>

<span class="cm">/* LCD register indices */</span>
<span class="cp">#define CNFG_PANEL		0x00</span>
<span class="cp">#define LCD_GEN_CNTL		0x01</span>
<span class="cp">#define DSTN_CONTROL		0x02</span>
<span class="cp">#define HFB_PITCH_ADDR		0x03</span>
<span class="cp">#define HORZ_STRETCHING		0x04</span>
<span class="cp">#define VERT_STRETCHING		0x05</span>
<span class="cp">#define EXT_VERT_STRETCH	0x06</span>
<span class="cp">#define LT_GIO			0x07</span>
<span class="cp">#define POWER_MANAGEMENT	0x08</span>
<span class="cp">#define ZVGPIO			0x09</span>
<span class="cp">#define ICON_CLR0		0x0A</span>
<span class="cp">#define ICON_CLR1		0x0B</span>
<span class="cp">#define ICON_OFFSET		0x0C</span>
<span class="cp">#define ICON_HORZ_VERT_POSN	0x0D</span>
<span class="cp">#define ICON_HORZ_VERT_OFF	0x0E</span>
<span class="cp">#define ICON2_CLR0		0x0F</span>
<span class="cp">#define ICON2_CLR1		0x10</span>
<span class="cp">#define ICON2_OFFSET		0x11</span>
<span class="cp">#define ICON2_HORZ_VERT_POSN	0x12</span>
<span class="cp">#define ICON2_HORZ_VERT_OFF	0x13</span>
<span class="cp">#define LCD_MISC_CNTL		0x14</span>
<span class="cp">#define APC_CNTL		0x1C</span>
<span class="cp">#define POWER_MANAGEMENT_2	0x1D</span>
<span class="cp">#define ALPHA_BLENDING		0x25</span>
<span class="cp">#define PORTRAIT_GEN_CNTL	0x26</span>
<span class="cp">#define APC_CTRL_IO		0x27</span>
<span class="cp">#define TEST_IO			0x28</span>
<span class="cp">#define TEST_OUTPUTS		0x29</span>
<span class="cp">#define DP1_MEM_ACCESS		0x2A</span>
<span class="cp">#define DP0_MEM_ACCESS		0x2B</span>
<span class="cp">#define DP0_DEBUG_A		0x2C</span>
<span class="cp">#define DP0_DEBUG_B		0x2D</span>
<span class="cp">#define DP1_DEBUG_A		0x2E</span>
<span class="cp">#define DP1_DEBUG_B		0x2F</span>
<span class="cp">#define DPCTRL_DEBUG_A		0x30</span>
<span class="cp">#define DPCTRL_DEBUG_B		0x31</span>
<span class="cp">#define MEMBLK_DEBUG		0x32</span>
<span class="cp">#define APC_LUT_AB		0x33</span>
<span class="cp">#define APC_LUT_CD		0x34</span>
<span class="cp">#define APC_LUT_EF		0x35</span>
<span class="cp">#define APC_LUT_GH		0x36</span>
<span class="cp">#define APC_LUT_IJ		0x37</span>
<span class="cp">#define APC_LUT_KL		0x38</span>
<span class="cp">#define APC_LUT_MN		0x39</span>
<span class="cp">#define APC_LUT_OP		0x3A</span>

<span class="cm">/* Values in LCD_GEN_CTRL */</span>
<span class="cp">#define CRT_ON                          0x00000001ul</span>
<span class="cp">#define LCD_ON                          0x00000002ul</span>
<span class="cp">#define HORZ_DIVBY2_EN                  0x00000004ul</span>
<span class="cp">#define DONT_DS_ICON                    0x00000008ul</span>
<span class="cp">#define LOCK_8DOT                       0x00000010ul</span>
<span class="cp">#define ICON_ENABLE                     0x00000020ul</span>
<span class="cp">#define DONT_SHADOW_VPAR                0x00000040ul</span>
<span class="cp">#define V2CLK_PM_EN                     0x00000080ul</span>
<span class="cp">#define RST_FM                          0x00000100ul</span>
<span class="cp">#define DISABLE_PCLK_RESET              0x00000200ul	</span><span class="cm">/* XC/XL */</span><span class="cp"></span>
<span class="cp">#define DIS_HOR_CRT_DIVBY2              0x00000400ul</span>
<span class="cp">#define SCLK_SEL                        0x00000800ul</span>
<span class="cp">#define SCLK_DELAY                      0x0000f000ul</span>
<span class="cp">#define TVCLK_PM_EN                     0x00010000ul</span>
<span class="cp">#define VCLK_DAC_PM_EN                  0x00020000ul</span>
<span class="cp">#define VCLK_LCD_OFF                    0x00040000ul</span>
<span class="cp">#define SELECT_WAIT_4MS                 0x00080000ul</span>
<span class="cp">#define XTALIN_PM_EN                    0x00080000ul	</span><span class="cm">/* XC/XL */</span><span class="cp"></span>
<span class="cp">#define V2CLK_DAC_PM_EN                 0x00100000ul</span>
<span class="cp">#define LVDS_EN                         0x00200000ul</span>
<span class="cp">#define LVDS_PLL_EN                     0x00400000ul</span>
<span class="cp">#define LVDS_PLL_RESET                  0x00800000ul</span>
<span class="cp">#define LVDS_RESERVED_BITS              0x07000000ul</span>
<span class="cp">#define CRTC_RW_SELECT                  0x08000000ul	</span><span class="cm">/* LTPro */</span><span class="cp"></span>
<span class="cp">#define USE_SHADOWED_VEND               0x10000000ul</span>
<span class="cp">#define USE_SHADOWED_ROWCUR             0x20000000ul</span>
<span class="cp">#define SHADOW_EN                       0x40000000ul</span>
<span class="cp">#define SHADOW_RW_EN                  	0x80000000ul</span>

<span class="cp">#define LCD_SET_PRIMARY_MASK            0x07FFFBFBul</span>

<span class="cm">/* Values in HORZ_STRETCHING */</span>
<span class="cp">#define HORZ_STRETCH_BLEND		0x00000ffful</span>
<span class="cp">#define HORZ_STRETCH_RATIO		0x0000fffful</span>
<span class="cp">#define HORZ_STRETCH_LOOP		0x00070000ul</span>
<span class="cp">#define HORZ_STRETCH_LOOP09		0x00000000ul</span>
<span class="cp">#define HORZ_STRETCH_LOOP11		0x00010000ul</span>
<span class="cp">#define HORZ_STRETCH_LOOP12		0x00020000ul</span>
<span class="cp">#define HORZ_STRETCH_LOOP14		0x00030000ul</span>
<span class="cp">#define HORZ_STRETCH_LOOP15		0x00040000ul</span>
<span class="cm">/*	?				0x00050000ul */</span>
<span class="cm">/*	?				0x00060000ul */</span>
<span class="cm">/*	?				0x00070000ul */</span>
<span class="cm">/*	?				0x00080000ul */</span>
<span class="cp">#define HORZ_PANEL_SIZE			0x0ff00000ul	</span><span class="cm">/* XC/XL */</span><span class="cp"></span>
<span class="cm">/*	?				0x10000000ul */</span>
<span class="cp">#define AUTO_HORZ_RATIO			0x20000000ul	</span><span class="cm">/* XC/XL */</span><span class="cp"></span>
<span class="cp">#define HORZ_STRETCH_MODE		0x40000000ul</span>
<span class="cp">#define HORZ_STRETCH_EN			0x80000000ul</span>

<span class="cm">/* Values in VERT_STRETCHING */</span>
<span class="cp">#define VERT_STRETCH_RATIO0		0x000003fful</span>
<span class="cp">#define VERT_STRETCH_RATIO1		0x000ffc00ul</span>
<span class="cp">#define VERT_STRETCH_RATIO2		0x3ff00000ul</span>
<span class="cp">#define VERT_STRETCH_USE0		0x40000000ul</span>
<span class="cp">#define VERT_STRETCH_EN			0x80000000ul</span>

<span class="cm">/* Values in EXT_VERT_STRETCH */</span>
<span class="cp">#define VERT_STRETCH_RATIO3		0x000003fful</span>
<span class="cp">#define FORCE_DAC_DATA			0x000000fful</span>
<span class="cp">#define FORCE_DAC_DATA_SEL		0x00000300ul</span>
<span class="cp">#define VERT_STRETCH_MODE		0x00000400ul</span>
<span class="cp">#define VERT_PANEL_SIZE			0x003ff800ul</span>
<span class="cp">#define AUTO_VERT_RATIO			0x00400000ul</span>
<span class="cp">#define USE_AUTO_FP_POS			0x00800000ul</span>
<span class="cp">#define USE_AUTO_LCD_VSYNC		0x01000000ul</span>
<span class="cm">/*	?				0xfe000000ul */</span>

<span class="cm">/* Values in LCD_MISC_CNTL */</span>
<span class="cp">#define BIAS_MOD_LEVEL_MASK		0x0000ff00</span>
<span class="cp">#define BIAS_MOD_LEVEL_SHIFT		8</span>
<span class="cp">#define BLMOD_EN			0x00010000</span>
<span class="cp">#define BIASMOD_EN			0x00020000</span>

<span class="cp">#endif				</span><span class="cm">/* REGMACH64_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
