/* Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os) */

(* top =  1  *)
(* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:1.1-51.10" *)
module dec1(a, b, c, d, e, f, g);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:13.13-13.14" *)
  wire A;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire A_LUT3_I1_O;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:13.15-13.16" *)
  wire B;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire B_LUT3_I1_O;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:13.17-13.18" *)
  wire C;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire C_LUT3_I1_O;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:13.19-13.20" *)
  wire D;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire D_LUT3_I1_O;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:13.5-13.6" *)
  wire W;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire W_dffe_Q_D;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:13.7-13.8" *)
  wire X;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire X_dffe_Q_D;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:13.9-13.10" *)
  wire Y;
  wire Y_LUT3_I0_O;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire Y_dffe_Q_D;
  wire Y_dffe_Q_EN;
  wire Y_dffe_Q_EN_LUT4_O_I0;
  wire Y_dffe_Q_EN_LUT4_O_I0_LUT3_O_I2;
  wire Y_dffe_Q_EN_LUT4_O_I1;
  wire Y_dffe_Q_EN_LUT4_O_I1_LUT3_O_I1;
  wire Y_dffe_Q_EN_LUT4_O_I2;
  wire Y_dffe_Q_EN_LUT4_O_I2_LUT3_O_I0;
  wire Y_dffe_Q_EN_LUT4_O_I3;
  wire Y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:13.11-13.12" *)
  wire Z;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire Z_dffe_Q_D;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:4.9-4.10" *)
  output a;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire a_dff_Q_D;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:5.9-5.10" *)
  output b;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire b_dff_Q_D;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:6.9-6.10" *)
  output c;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire c_dff_Q_D;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:16.20-16.23" *)
  wire clk;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:7.9-7.10" *)
  output d;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire d_dff_Q_D;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:18.12-18.17" *)
  wire \delay(0) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:18.12-18.17" *)
  wire \delay(1) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:18.12-18.17" *)
  wire \delay(10) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:18.12-18.17" *)
  wire \delay(11) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:18.12-18.17" *)
  wire \delay(12) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:18.12-18.17" *)
  wire \delay(13) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:18.12-18.17" *)
  wire \delay(14) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:18.12-18.17" *)
  wire \delay(15) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:18.12-18.17" *)
  wire \delay(16) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:18.12-18.17" *)
  wire \delay(17) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:18.12-18.17" *)
  wire \delay(18) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:18.12-18.17" *)
  wire \delay(19) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:18.12-18.17" *)
  wire \delay(2) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:18.12-18.17" *)
  wire \delay(20) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:18.12-18.17" *)
  wire \delay(21) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:18.12-18.17" *)
  wire \delay(22) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:18.12-18.17" *)
  wire \delay(23) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:18.12-18.17" *)
  wire \delay(24) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:18.12-18.17" *)
  wire \delay(25) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:18.12-18.17" *)
  wire \delay(26) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:18.12-18.17" *)
  wire \delay(3) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:18.12-18.17" *)
  wire \delay(4) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:18.12-18.17" *)
  wire \delay(5) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:18.12-18.17" *)
  wire \delay(6) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:18.12-18.17" *)
  wire \delay(7) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:18.12-18.17" *)
  wire \delay(8) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:18.12-18.17" *)
  wire \delay(9) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire \delay_dff_Q_9_D(0) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire \delay_dff_Q_9_D(1) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire \delay_dff_Q_9_D(10) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire \delay_dff_Q_9_D(11) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire \delay_dff_Q_9_D(12) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire \delay_dff_Q_9_D(13) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire \delay_dff_Q_9_D(14) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire \delay_dff_Q_9_D(15) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire \delay_dff_Q_9_D(16) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire \delay_dff_Q_9_D(17) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire \delay_dff_Q_9_D(18) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire \delay_dff_Q_9_D(19) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire \delay_dff_Q_9_D(2) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire \delay_dff_Q_9_D(20) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire \delay_dff_Q_9_D(21) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire \delay_dff_Q_9_D(22) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire \delay_dff_Q_9_D(23) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire \delay_dff_Q_9_D(3) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire \delay_dff_Q_9_D(4) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire \delay_dff_Q_9_D(5) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire \delay_dff_Q_9_D(6) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire \delay_dff_Q_9_D(7) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire \delay_dff_Q_9_D(8) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire \delay_dff_Q_9_D(9) ;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:25.4-25.19|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_1_I0;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:25.4-25.19|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_2_I0;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:25.4-25.19|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_3_I0;
  wire delay_dff_Q_9_D_LUT2_O_3_I0_LUT2_O_I1;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:25.4-25.19|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_4_I0;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:25.4-25.19|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_5_I0;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:25.4-25.19|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_6_I0;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:25.4-25.19|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_7_I0;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:25.4-25.19|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_8_I0;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:25.4-25.19|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_9_I0;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:25.4-25.19|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_I0;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:23.7-23.14|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT3_O_10_I1;
  wire delay_dff_Q_9_D_LUT3_O_2_I0;
  wire delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_I0_I2;
  wire delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_I0_I2_LUT4_O_I3;
  wire delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I1;
  wire delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2;
  wire delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I3;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:23.7-23.14|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT3_O_3_I1;
  wire delay_dff_Q_9_D_LUT3_O_4_I1;
  wire delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2_O;
  wire delay_dff_Q_9_D_LUT3_O_5_I1;
  wire delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:23.7-23.14|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:316.27-316.69|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:271.12-271.34" *)
  wire delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1;
  wire delay_dff_Q_9_D_LUT3_O_6_I1;
  wire delay_dff_Q_9_D_LUT3_O_6_I1_LUT3_O_I1;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:23.7-23.14|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT3_O_8_I1;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:25.4-25.19|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT3_O_9_I1;
  wire delay_dff_Q_9_D_LUT3_O_9_I1_LUT4_I3_O;
  wire delay_dff_Q_9_D_LUT3_O_I0;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:8.9-8.10" *)
  output e;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire e_dff_Q_D;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:9.9-9.10" *)
  output f;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire f_dff_Q_D;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:10.9-10.10" *)
  output g;
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4" *)
  wire g_dff_Q_D;
  logic_0 _07_ (
    .a(\delay_dff_Q_9_D(23) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X12Y3"),
    .IO_PAD("3"),
    .IO_TYPE("BIDIR")
  ) _08_ (
    .A(_00_),
    .P(a)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X14Y3"),
    .IO_PAD("64"),
    .IO_TYPE("BIDIR")
  ) _09_ (
    .A(_01_),
    .P(b)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X16Y3"),
    .IO_PAD("62"),
    .IO_TYPE("BIDIR")
  ) _10_ (
    .A(_02_),
    .P(c)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X18Y3"),
    .IO_PAD("63"),
    .IO_TYPE("BIDIR")
  ) _11_ (
    .A(_03_),
    .P(d)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X20Y3"),
    .IO_PAD("61"),
    .IO_TYPE("BIDIR")
  ) _12_ (
    .A(_04_),
    .P(e)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X24Y3"),
    .IO_PAD("59"),
    .IO_TYPE("BIDIR")
  ) _13_ (
    .A(_05_),
    .P(f)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X26Y3"),
    .IO_PAD("57"),
    .IO_TYPE("BIDIR")
  ) _14_ (
    .A(_06_),
    .P(g)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) A_LUT3_I1 (
    .I0(Y_dffe_Q_EN),
    .I1(A),
    .I2(W_dffe_Q_D),
    .O(A_LUT3_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff A_dff_Q (
    .CLK(clk),
    .D(A_LUT3_I1_O),
    .Q(A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) B_LUT3_I1 (
    .I0(Y_dffe_Q_EN),
    .I1(B),
    .I2(X_dffe_Q_D),
    .O(B_LUT3_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff B_dff_Q (
    .CLK(clk),
    .D(B_LUT3_I1_O),
    .Q(B)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) C_LUT3_I1 (
    .I0(Y_dffe_Q_EN),
    .I1(C),
    .I2(Y_dffe_Q_D),
    .O(C_LUT3_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff C_dff_Q (
    .CLK(clk),
    .D(C_LUT3_I1_O),
    .Q(C)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) D_LUT3_I1 (
    .I0(Y_dffe_Q_EN),
    .I1(D),
    .I2(Z_dffe_Q_D),
    .O(D_LUT3_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff D_dff_Q (
    .CLK(clk),
    .D(D_LUT3_I1_O),
    .Q(D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe W_dffe_Q (
    .CLK(clk),
    .D(W_dffe_Q_D),
    .EN(Y_dffe_Q_EN),
    .Q(W)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe X_dffe_Q (
    .CLK(clk),
    .D(X_dffe_Q_D),
    .EN(Y_dffe_Q_EN),
    .Q(X)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) X_dffe_Q_D_LUT3_O (
    .I0(X),
    .I1(W),
    .I2(Z),
    .O(X_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) Y_LUT3_I0 (
    .I0(Y),
    .I1(X),
    .I2(W),
    .O(Y_LUT3_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)"),
    .INIT(16'h0180)
  ) Y_LUT4_I0 (
    .I0(Y),
    .I1(X),
    .I2(W),
    .I3(Z),
    .O(Z_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1115)
  ) Y_LUT4_I2 (
    .I0(W),
    .I1(Z),
    .I2(Y),
    .I3(X),
    .O(W_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe Y_dffe_Q (
    .CLK(clk),
    .D(Y_dffe_Q_D),
    .EN(Y_dffe_Q_EN),
    .Q(Y)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) Y_dffe_Q_D_LUT2_O (
    .I0(Z),
    .I1(Y_LUT3_I0_O),
    .O(Y_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h7707)
  ) Y_dffe_Q_EN_LUT4_O (
    .I0(Y_dffe_Q_EN_LUT4_O_I0),
    .I1(Y_dffe_Q_EN_LUT4_O_I1),
    .I2(Y_dffe_Q_EN_LUT4_O_I2),
    .I3(Y_dffe_Q_EN_LUT4_O_I3),
    .O(Y_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) Y_dffe_Q_EN_LUT4_O_I0_LUT3_O (
    .I0(\delay(23) ),
    .I1(\delay(22) ),
    .I2(Y_dffe_Q_EN_LUT4_O_I0_LUT3_O_I2),
    .O(Y_dffe_Q_EN_LUT4_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) Y_dffe_Q_EN_LUT4_O_I0_LUT3_O_I2_LUT3_O (
    .I0(\delay(26) ),
    .I1(\delay(25) ),
    .I2(\delay(24) ),
    .O(Y_dffe_Q_EN_LUT4_O_I0_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) Y_dffe_Q_EN_LUT4_O_I1_LUT3_O (
    .I0(\delay(21) ),
    .I1(Y_dffe_Q_EN_LUT4_O_I1_LUT3_O_I1),
    .I2(delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2_O),
    .O(Y_dffe_Q_EN_LUT4_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) Y_dffe_Q_EN_LUT4_O_I1_LUT3_O_I1_LUT2_O (
    .I0(\delay(20) ),
    .I1(\delay(19) ),
    .O(Y_dffe_Q_EN_LUT4_O_I1_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) Y_dffe_Q_EN_LUT4_O_I2_LUT3_O (
    .I0(Y_dffe_Q_EN_LUT4_O_I2_LUT3_O_I0),
    .I1(\delay(24) ),
    .I2(\delay(23) ),
    .O(Y_dffe_Q_EN_LUT4_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) Y_dffe_Q_EN_LUT4_O_I2_LUT3_O_I0_LUT2_O (
    .I0(\delay(26) ),
    .I1(\delay(25) ),
    .O(Y_dffe_Q_EN_LUT4_O_I2_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'ha888)
  ) Y_dffe_Q_EN_LUT4_O_I3_LUT4_O (
    .I0(\delay(22) ),
    .I1(\delay(21) ),
    .I2(Y_dffe_Q_EN_LUT4_O_I1_LUT3_O_I1),
    .I3(Y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3),
    .O(Y_dffe_Q_EN_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe Z_dffe_Q (
    .CLK(clk),
    .D(Z_dffe_Q_D),
    .EN(Y_dffe_Q_EN),
    .Q(Z)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff a_dff_Q (
    .CLK(clk),
    .D(a_dff_Q_D),
    .Q(_00_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)"),
    .INIT(16'h0006)
  ) a_dff_Q_D_LUT4_O (
    .I0(A_LUT3_I1_O),
    .I1(C_LUT3_I1_O),
    .I2(D_LUT3_I1_O),
    .I3(B_LUT3_I1_O),
    .O(a_dff_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff b_dff_Q (
    .CLK(clk),
    .D(b_dff_Q_D),
    .Q(_01_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)"),
    .INIT(16'h0028)
  ) b_dff_Q_D_LUT4_O (
    .I0(C_LUT3_I1_O),
    .I1(A_LUT3_I1_O),
    .I2(B_LUT3_I1_O),
    .I3(D_LUT3_I1_O),
    .O(b_dff_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff c_dff_Q (
    .CLK(clk),
    .D(c_dff_Q_D),
    .Q(_02_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)"),
    .INIT(16'h0002)
  ) c_dff_Q_D_LUT4_O (
    .I0(B_LUT3_I1_O),
    .I1(A_LUT3_I1_O),
    .I2(D_LUT3_I1_O),
    .I3(C_LUT3_I1_O),
    .O(c_dff_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff d_dff_Q (
    .CLK(clk),
    .D(d_dff_Q_D),
    .Q(_03_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)"),
    .INIT(16'h0086)
  ) d_dff_Q_D_LUT4_O (
    .I0(A_LUT3_I1_O),
    .I1(C_LUT3_I1_O),
    .I2(B_LUT3_I1_O),
    .I3(D_LUT3_I1_O),
    .O(d_dff_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(23) ),
    .Q(\delay(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_1 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(23) ),
    .Q(\delay(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_10 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(16) ),
    .Q(\delay(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_11 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(15) ),
    .Q(\delay(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_12 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(14) ),
    .Q(\delay(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_13 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(13) ),
    .Q(\delay(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_14 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(12) ),
    .Q(\delay(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_15 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(11) ),
    .Q(\delay(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_16 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(10) ),
    .Q(\delay(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_17 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(9) ),
    .Q(\delay(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_18 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(8) ),
    .Q(\delay(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_19 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(7) ),
    .Q(\delay(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_2 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(23) ),
    .Q(\delay(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_20 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(6) ),
    .Q(\delay(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_21 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(5) ),
    .Q(\delay(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_22 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(4) ),
    .Q(\delay(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_23 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(3) ),
    .Q(\delay(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_24 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(2) ),
    .Q(\delay(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_25 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(1) ),
    .Q(\delay(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_26 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(0) ),
    .Q(\delay(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_3 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(23) ),
    .Q(\delay(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_4 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(22) ),
    .Q(\delay(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_5 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(21) ),
    .Q(\delay(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_6 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(20) ),
    .Q(\delay(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_7 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(19) ),
    .Q(\delay(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_8 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(18) ),
    .Q(\delay(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_9 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(17) ),
    .Q(\delay(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) delay_dff_Q_9_D_LUT2_O (
    .I0(delay_dff_Q_9_D_LUT2_O_I0),
    .I1(Y_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) delay_dff_Q_9_D_LUT2_O_1 (
    .I0(delay_dff_Q_9_D_LUT2_O_1_I0),
    .I1(Y_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) delay_dff_Q_9_D_LUT2_O_10 (
    .I0(\delay(0) ),
    .I1(Y_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT2_O_1_I0_LUT3_O (
    .I0(\delay(20) ),
    .I1(\delay(19) ),
    .I2(delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2_O),
    .O(delay_dff_Q_9_D_LUT2_O_1_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) delay_dff_Q_9_D_LUT2_O_2 (
    .I0(delay_dff_Q_9_D_LUT2_O_2_I0),
    .I1(Y_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT2_O_2_I0_LUT3_O (
    .I0(\delay(17) ),
    .I1(\delay(16) ),
    .I2(delay_dff_Q_9_D_LUT3_O_3_I1),
    .O(delay_dff_Q_9_D_LUT2_O_2_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) delay_dff_Q_9_D_LUT2_O_3 (
    .I0(delay_dff_Q_9_D_LUT2_O_3_I0),
    .I1(Y_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) delay_dff_Q_9_D_LUT2_O_3_I0_LUT2_O (
    .I0(\delay(14) ),
    .I1(delay_dff_Q_9_D_LUT2_O_3_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT2_O_3_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) delay_dff_Q_9_D_LUT2_O_4 (
    .I0(delay_dff_Q_9_D_LUT2_O_4_I0),
    .I1(Y_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O (
    .I0(\delay(13) ),
    .I1(\delay(12) ),
    .I2(delay_dff_Q_9_D_LUT3_O_5_I1),
    .O(delay_dff_Q_9_D_LUT2_O_4_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) delay_dff_Q_9_D_LUT2_O_5 (
    .I0(delay_dff_Q_9_D_LUT2_O_5_I0),
    .I1(Y_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_O (
    .I0(\delay(11) ),
    .I1(\delay(10) ),
    .I2(delay_dff_Q_9_D_LUT3_O_6_I1),
    .O(delay_dff_Q_9_D_LUT2_O_5_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) delay_dff_Q_9_D_LUT2_O_6 (
    .I0(delay_dff_Q_9_D_LUT2_O_6_I0),
    .I1(Y_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT2_O_6_I0_LUT3_O (
    .I0(\delay(9) ),
    .I1(delay_dff_Q_9_D_LUT3_O_6_I1_LUT3_O_I1),
    .I2(delay_dff_Q_9_D_LUT3_O_9_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT2_O_6_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) delay_dff_Q_9_D_LUT2_O_7 (
    .I0(delay_dff_Q_9_D_LUT2_O_7_I0),
    .I1(Y_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT2_O_7_I0_LUT3_O (
    .I0(\delay(8) ),
    .I1(\delay(7) ),
    .I2(delay_dff_Q_9_D_LUT3_O_9_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT2_O_7_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) delay_dff_Q_9_D_LUT2_O_8 (
    .I0(delay_dff_Q_9_D_LUT2_O_8_I0),
    .I1(Y_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O (
    .I0(\delay(6) ),
    .I1(\delay(5) ),
    .I2(delay_dff_Q_9_D_LUT3_O_8_I1),
    .O(delay_dff_Q_9_D_LUT2_O_8_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) delay_dff_Q_9_D_LUT2_O_9 (
    .I0(delay_dff_Q_9_D_LUT2_O_9_I0),
    .I1(Y_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT2_O_9_I0_LUT3_O (
    .I0(\delay(2) ),
    .I1(\delay(1) ),
    .I2(\delay(0) ),
    .O(delay_dff_Q_9_D_LUT2_O_9_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT2_O_I0_LUT3_O (
    .I0(\delay(21) ),
    .I1(Y_dffe_Q_EN_LUT4_O_I1_LUT3_O_I1),
    .I2(delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2_O),
    .O(delay_dff_Q_9_D_LUT2_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) delay_dff_Q_9_D_LUT3_O (
    .I0(delay_dff_Q_9_D_LUT3_O_I0),
    .I1(\delay(22) ),
    .I2(Y_dffe_Q_EN_LUT4_O_I1),
    .O(\delay_dff_Q_9_D(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_1 (
    .I0(\delay(19) ),
    .I1(delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2_O),
    .I2(Y_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_10 (
    .I0(\delay(3) ),
    .I1(delay_dff_Q_9_D_LUT3_O_10_I1),
    .I2(Y_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) delay_dff_Q_9_D_LUT3_O_10_I1_LUT3_O (
    .I0(\delay(2) ),
    .I1(\delay(1) ),
    .I2(\delay(0) ),
    .O(delay_dff_Q_9_D_LUT3_O_10_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_11 (
    .I0(\delay(1) ),
    .I1(\delay(0) ),
    .I2(Y_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) delay_dff_Q_9_D_LUT3_O_2 (
    .I0(delay_dff_Q_9_D_LUT3_O_2_I0),
    .I1(delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2_O),
    .I2(Y_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hdd5d)
  ) delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_I0 (
    .I0(delay_dff_Q_9_D_LUT3_O_2_I0),
    .I1(delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I3),
    .I2(delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_I0_I2),
    .I3(\delay(12) ),
    .O(Y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1101)
  ) delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_I0_I2_LUT4_O (
    .I0(\delay(14) ),
    .I1(\delay(13) ),
    .I2(delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1),
    .I3(delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_I0_I2_LUT4_O_I3),
    .O(delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_I0_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_I0_I2_LUT4_O_I3_LUT2_O (
    .I0(\delay(9) ),
    .I1(delay_dff_Q_9_D_LUT3_O_6_I1_LUT3_O_I1),
    .O(delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_I0_I2_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1555)
  ) delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O (
    .I0(\delay(18) ),
    .I1(delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I1),
    .I2(delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2),
    .I3(delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I3),
    .O(delay_dff_Q_9_D_LUT3_O_2_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I1_LUT2_O (
    .I0(\delay(14) ),
    .I1(\delay(13) ),
    .O(delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O (
    .I0(\delay(12) ),
    .I1(delay_dff_Q_9_D_LUT3_O_6_I1_LUT3_O_I1),
    .I2(delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1),
    .I3(delay_dff_Q_9_D_LUT3_O_9_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I3_LUT3_O (
    .I0(\delay(17) ),
    .I1(\delay(16) ),
    .I2(\delay(15) ),
    .O(delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_3 (
    .I0(\delay(16) ),
    .I1(delay_dff_Q_9_D_LUT3_O_3_I1),
    .I2(Y_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT3_O_3_I1_LUT2_O (
    .I0(\delay(15) ),
    .I1(delay_dff_Q_9_D_LUT3_O_4_I1),
    .O(delay_dff_Q_9_D_LUT3_O_3_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_4 (
    .I0(\delay(15) ),
    .I1(delay_dff_Q_9_D_LUT3_O_4_I1),
    .I2(Y_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O (
    .I0(delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I1),
    .I1(delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2),
    .O(delay_dff_Q_9_D_LUT3_O_4_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2 (
    .I0(\delay(18) ),
    .I1(delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I3),
    .I2(delay_dff_Q_9_D_LUT3_O_4_I1),
    .O(delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_5 (
    .I0(\delay(12) ),
    .I1(delay_dff_Q_9_D_LUT3_O_5_I1),
    .I2(Y_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_I2 (
    .I0(\delay(13) ),
    .I1(\delay(12) ),
    .I2(delay_dff_Q_9_D_LUT3_O_5_I1),
    .O(delay_dff_Q_9_D_LUT2_O_3_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O (
    .I0(delay_dff_Q_9_D_LUT3_O_6_I1_LUT3_O_I1),
    .I1(delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1),
    .I2(delay_dff_Q_9_D_LUT3_O_9_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT3_O_5_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O (
    .I0(\delay(9) ),
    .I1(delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O (
    .I0(\delay(11) ),
    .I1(\delay(10) ),
    .O(delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_6 (
    .I0(\delay(10) ),
    .I1(delay_dff_Q_9_D_LUT3_O_6_I1),
    .I2(Y_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) delay_dff_Q_9_D_LUT3_O_6_I1_LUT3_O (
    .I0(\delay(9) ),
    .I1(delay_dff_Q_9_D_LUT3_O_6_I1_LUT3_O_I1),
    .I2(delay_dff_Q_9_D_LUT3_O_9_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT3_O_6_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT3_O_6_I1_LUT3_O_I1_LUT2_O (
    .I0(\delay(8) ),
    .I1(\delay(7) ),
    .O(delay_dff_Q_9_D_LUT3_O_6_I1_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_7 (
    .I0(\delay(7) ),
    .I1(delay_dff_Q_9_D_LUT3_O_9_I1_LUT4_I3_O),
    .I2(Y_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_8 (
    .I0(\delay(5) ),
    .I1(delay_dff_Q_9_D_LUT3_O_8_I1),
    .I2(Y_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT3_O_8_I1_LUT2_O (
    .I0(\delay(4) ),
    .I1(delay_dff_Q_9_D_LUT3_O_9_I1),
    .O(delay_dff_Q_9_D_LUT3_O_8_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_9 (
    .I0(\delay(4) ),
    .I1(delay_dff_Q_9_D_LUT3_O_9_I1),
    .I2(Y_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT3_O_9_I1_LUT4_I3 (
    .I0(\delay(6) ),
    .I1(\delay(5) ),
    .I2(\delay(4) ),
    .I3(delay_dff_Q_9_D_LUT3_O_9_I1),
    .O(delay_dff_Q_9_D_LUT3_O_9_I1_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT3_O_9_I1_LUT4_O (
    .I0(\delay(3) ),
    .I1(\delay(2) ),
    .I2(\delay(1) ),
    .I3(\delay(0) ),
    .O(delay_dff_Q_9_D_LUT3_O_9_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT3_O_I0_LUT2_O (
    .I0(Y_dffe_Q_EN_LUT4_O_I2),
    .I1(Y_dffe_Q_EN_LUT4_O_I3),
    .O(delay_dff_Q_9_D_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff e_dff_Q (
    .CLK(clk),
    .D(e_dff_Q_D),
    .Q(_04_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)"),
    .INIT(16'h02ae)
  ) e_dff_Q_D_LUT4_O (
    .I0(A_LUT3_I1_O),
    .I1(C_LUT3_I1_O),
    .I2(B_LUT3_I1_O),
    .I3(D_LUT3_I1_O),
    .O(e_dff_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff f_dff_Q (
    .CLK(clk),
    .D(f_dff_Q_D),
    .Q(_05_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h4054)
  ) f_dff_Q_D_LUT4_O (
    .I0(D_LUT3_I1_O),
    .I1(A_LUT3_I1_O),
    .I2(B_LUT3_I1_O),
    .I3(C_LUT3_I1_O),
    .O(f_dff_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:20.1-50.4|/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff g_dff_Q (
    .CLK(clk),
    .D(g_dff_Q_D),
    .Q(_06_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)"),
    .INIT(16'h0901)
  ) g_dff_Q_D_LUT4_O (
    .I0(C_LUT3_I1_O),
    .I1(B_LUT3_I1_O),
    .I2(D_LUT3_I1_O),
    .I3(A_LUT3_I1_O),
    .O(g_dff_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rahul/qorc-sdk/qorc-testapps/qf_helloworldfpga/decoders/incdec.v:15.21-17.6" *)
  qlal4s3b_cell_macro u_qlal4s3b_cell_macro (
    .Sys_Clk0(clk)
  );
endmodule
