// Seed: 2052391030
module module_0 (
    module_0,
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  wor  id_7 = (1'b0);
  assign id_7 = id_5;
  wire id_8;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri0  id_1,
    output uwire id_2
    , id_5,
    input  tri0  id_3
);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 ();
  wire id_1;
  logic [7:0] id_3;
  wire id_4;
  assign id_1 = id_3[1 : 1];
  assign id_1 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_1,
      id_1,
      id_4
  );
  assign modCall_1.id_7 = 0;
  wire id_5;
  wire id_6;
endmodule
