
fft_process.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000091e0  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08009480  08009480  00019480  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08009510  08009510  00019510  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08009514  08009514  00019514  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000164  24000000  08009518  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001c44  24000164  0800967c  00020164  2**2
                  ALLOC
  7 ._user_heap_stack 00001400  24001da8  0800967c  00021da8  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020164  2**0
                  CONTENTS, READONLY
  9 .debug_info   000140cc  00000000  00000000  00020192  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 0000320b  00000000  00000000  0003425e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000eb8  00000000  00000000  00037470  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00000d40  00000000  00000000  00038328  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00038f84  00000000  00000000  00039068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001458a  00000000  00000000  00071fec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00155d51  00000000  00000000  00086576  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  001dc2c7  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003e58  00000000  00000000  001dc318  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000164 	.word	0x24000164
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08009468 	.word	0x08009468

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000168 	.word	0x24000168
 80002dc:	08009468 	.word	0x08009468

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b088      	sub	sp, #32
 8000384:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000386:	f107 030c 	add.w	r3, r7, #12
 800038a:	2200      	movs	r2, #0
 800038c:	601a      	str	r2, [r3, #0]
 800038e:	605a      	str	r2, [r3, #4]
 8000390:	609a      	str	r2, [r3, #8]
 8000392:	60da      	str	r2, [r3, #12]
 8000394:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000396:	4b2d      	ldr	r3, [pc, #180]	; (800044c <MX_GPIO_Init+0xcc>)
 8000398:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800039c:	4a2b      	ldr	r2, [pc, #172]	; (800044c <MX_GPIO_Init+0xcc>)
 800039e:	f043 0304 	orr.w	r3, r3, #4
 80003a2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80003a6:	4b29      	ldr	r3, [pc, #164]	; (800044c <MX_GPIO_Init+0xcc>)
 80003a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80003ac:	f003 0304 	and.w	r3, r3, #4
 80003b0:	60bb      	str	r3, [r7, #8]
 80003b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80003b4:	4b25      	ldr	r3, [pc, #148]	; (800044c <MX_GPIO_Init+0xcc>)
 80003b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80003ba:	4a24      	ldr	r2, [pc, #144]	; (800044c <MX_GPIO_Init+0xcc>)
 80003bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80003c0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80003c4:	4b21      	ldr	r3, [pc, #132]	; (800044c <MX_GPIO_Init+0xcc>)
 80003c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80003ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80003ce:	607b      	str	r3, [r7, #4]
 80003d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003d2:	4b1e      	ldr	r3, [pc, #120]	; (800044c <MX_GPIO_Init+0xcc>)
 80003d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80003d8:	4a1c      	ldr	r2, [pc, #112]	; (800044c <MX_GPIO_Init+0xcc>)
 80003da:	f043 0301 	orr.w	r3, r3, #1
 80003de:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80003e2:	4b1a      	ldr	r3, [pc, #104]	; (800044c <MX_GPIO_Init+0xcc>)
 80003e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80003e8:	f003 0301 	and.w	r3, r3, #1
 80003ec:	603b      	str	r3, [r7, #0]
 80003ee:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, red_Pin|green_Pin|blue_Pin, GPIO_PIN_SET);
 80003f0:	2201      	movs	r2, #1
 80003f2:	2107      	movs	r1, #7
 80003f4:	4816      	ldr	r0, [pc, #88]	; (8000450 <MX_GPIO_Init+0xd0>)
 80003f6:	f000 fd87 	bl	8000f08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = button_Pin;
 80003fa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80003fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000400:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000404:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000406:	2301      	movs	r3, #1
 8000408:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(button_GPIO_Port, &GPIO_InitStruct);
 800040a:	f107 030c 	add.w	r3, r7, #12
 800040e:	4619      	mov	r1, r3
 8000410:	480f      	ldr	r0, [pc, #60]	; (8000450 <MX_GPIO_Init+0xd0>)
 8000412:	f000 fbc9 	bl	8000ba8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = red_Pin|green_Pin|blue_Pin;
 8000416:	2307      	movs	r3, #7
 8000418:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800041a:	2301      	movs	r3, #1
 800041c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800041e:	2302      	movs	r3, #2
 8000420:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000422:	2300      	movs	r3, #0
 8000424:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000426:	f107 030c 	add.w	r3, r7, #12
 800042a:	4619      	mov	r1, r3
 800042c:	4808      	ldr	r0, [pc, #32]	; (8000450 <MX_GPIO_Init+0xd0>)
 800042e:	f000 fbbb 	bl	8000ba8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000432:	2200      	movs	r2, #0
 8000434:	2100      	movs	r1, #0
 8000436:	2028      	movs	r0, #40	; 0x28
 8000438:	f000 fb81 	bl	8000b3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800043c:	2028      	movs	r0, #40	; 0x28
 800043e:	f000 fb98 	bl	8000b72 <HAL_NVIC_EnableIRQ>

}
 8000442:	bf00      	nop
 8000444:	3720      	adds	r7, #32
 8000446:	46bd      	mov	sp, r7
 8000448:	bd80      	pop	{r7, pc}
 800044a:	bf00      	nop
 800044c:	58024400 	.word	0x58024400
 8000450:	58020800 	.word	0x58020800

08000454 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000458:	f000 f9d4 	bl	8000804 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800045c:	f000 f806 	bl	800046c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000460:	f7ff ff8e 	bl	8000380 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8000464:	f007 fd04 	bl	8007e70 <MX_USB_DEVICE_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000468:	e7fe      	b.n	8000468 <main+0x14>
	...

0800046c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b09c      	sub	sp, #112	; 0x70
 8000470:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000472:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000476:	224c      	movs	r2, #76	; 0x4c
 8000478:	2100      	movs	r1, #0
 800047a:	4618      	mov	r0, r3
 800047c:	f008 fb72 	bl	8008b64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000480:	1d3b      	adds	r3, r7, #4
 8000482:	2220      	movs	r2, #32
 8000484:	2100      	movs	r1, #0
 8000486:	4618      	mov	r0, r3
 8000488:	f008 fb6c 	bl	8008b64 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800048c:	2002      	movs	r0, #2
 800048e:	f002 f843 	bl	8002518 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000492:	2300      	movs	r3, #0
 8000494:	603b      	str	r3, [r7, #0]
 8000496:	4b31      	ldr	r3, [pc, #196]	; (800055c <SystemClock_Config+0xf0>)
 8000498:	699b      	ldr	r3, [r3, #24]
 800049a:	4a30      	ldr	r2, [pc, #192]	; (800055c <SystemClock_Config+0xf0>)
 800049c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80004a0:	6193      	str	r3, [r2, #24]
 80004a2:	4b2e      	ldr	r3, [pc, #184]	; (800055c <SystemClock_Config+0xf0>)
 80004a4:	699b      	ldr	r3, [r3, #24]
 80004a6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80004aa:	603b      	str	r3, [r7, #0]
 80004ac:	4b2c      	ldr	r3, [pc, #176]	; (8000560 <SystemClock_Config+0xf4>)
 80004ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004b0:	4a2b      	ldr	r2, [pc, #172]	; (8000560 <SystemClock_Config+0xf4>)
 80004b2:	f043 0301 	orr.w	r3, r3, #1
 80004b6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80004b8:	4b29      	ldr	r3, [pc, #164]	; (8000560 <SystemClock_Config+0xf4>)
 80004ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004bc:	f003 0301 	and.w	r3, r3, #1
 80004c0:	603b      	str	r3, [r7, #0]
 80004c2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80004c4:	bf00      	nop
 80004c6:	4b25      	ldr	r3, [pc, #148]	; (800055c <SystemClock_Config+0xf0>)
 80004c8:	699b      	ldr	r3, [r3, #24]
 80004ca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80004ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80004d2:	d1f8      	bne.n	80004c6 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 80004d4:	2321      	movs	r3, #33	; 0x21
 80004d6:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80004d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80004dc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80004de:	2301      	movs	r3, #1
 80004e0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004e2:	2302      	movs	r3, #2
 80004e4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80004e6:	2302      	movs	r3, #2
 80004e8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80004ea:	2301      	movs	r3, #1
 80004ec:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 80;
 80004ee:	2350      	movs	r3, #80	; 0x50
 80004f0:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80004f2:	2302      	movs	r3, #2
 80004f4:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80004f6:	2302      	movs	r3, #2
 80004f8:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80004fa:	2302      	movs	r3, #2
 80004fc:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80004fe:	230c      	movs	r3, #12
 8000500:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000502:	2300      	movs	r3, #0
 8000504:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000506:	2300      	movs	r3, #0
 8000508:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800050a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800050e:	4618      	mov	r0, r3
 8000510:	f002 f84c 	bl	80025ac <HAL_RCC_OscConfig>
 8000514:	4603      	mov	r3, r0
 8000516:	2b00      	cmp	r3, #0
 8000518:	d001      	beq.n	800051e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800051a:	f000 f823 	bl	8000564 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800051e:	233f      	movs	r3, #63	; 0x3f
 8000520:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000522:	2303      	movs	r3, #3
 8000524:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000526:	2300      	movs	r3, #0
 8000528:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800052a:	2308      	movs	r3, #8
 800052c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800052e:	2340      	movs	r3, #64	; 0x40
 8000530:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000532:	2340      	movs	r3, #64	; 0x40
 8000534:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000536:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800053a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800053c:	2340      	movs	r3, #64	; 0x40
 800053e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000540:	1d3b      	adds	r3, r7, #4
 8000542:	2104      	movs	r1, #4
 8000544:	4618      	mov	r0, r3
 8000546:	f002 fc5f 	bl	8002e08 <HAL_RCC_ClockConfig>
 800054a:	4603      	mov	r3, r0
 800054c:	2b00      	cmp	r3, #0
 800054e:	d001      	beq.n	8000554 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000550:	f000 f808 	bl	8000564 <Error_Handler>
  }
}
 8000554:	bf00      	nop
 8000556:	3770      	adds	r7, #112	; 0x70
 8000558:	46bd      	mov	sp, r7
 800055a:	bd80      	pop	{r7, pc}
 800055c:	58024800 	.word	0x58024800
 8000560:	58000400 	.word	0x58000400

08000564 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000564:	b480      	push	{r7}
 8000566:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000568:	b672      	cpsid	i
}
 800056a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800056c:	e7fe      	b.n	800056c <Error_Handler+0x8>
	...

08000570 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000570:	b480      	push	{r7}
 8000572:	b083      	sub	sp, #12
 8000574:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000576:	4b0a      	ldr	r3, [pc, #40]	; (80005a0 <HAL_MspInit+0x30>)
 8000578:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800057c:	4a08      	ldr	r2, [pc, #32]	; (80005a0 <HAL_MspInit+0x30>)
 800057e:	f043 0302 	orr.w	r3, r3, #2
 8000582:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000586:	4b06      	ldr	r3, [pc, #24]	; (80005a0 <HAL_MspInit+0x30>)
 8000588:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800058c:	f003 0302 	and.w	r3, r3, #2
 8000590:	607b      	str	r3, [r7, #4]
 8000592:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000594:	bf00      	nop
 8000596:	370c      	adds	r7, #12
 8000598:	46bd      	mov	sp, r7
 800059a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059e:	4770      	bx	lr
 80005a0:	58024400 	.word	0x58024400

080005a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80005a8:	e7fe      	b.n	80005a8 <NMI_Handler+0x4>

080005aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005aa:	b480      	push	{r7}
 80005ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005ae:	e7fe      	b.n	80005ae <HardFault_Handler+0x4>

080005b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005b4:	e7fe      	b.n	80005b4 <MemManage_Handler+0x4>

080005b6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005b6:	b480      	push	{r7}
 80005b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005ba:	e7fe      	b.n	80005ba <BusFault_Handler+0x4>

080005bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005c0:	e7fe      	b.n	80005c0 <UsageFault_Handler+0x4>

080005c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005c2:	b480      	push	{r7}
 80005c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005c6:	bf00      	nop
 80005c8:	46bd      	mov	sp, r7
 80005ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ce:	4770      	bx	lr

080005d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005d4:	bf00      	nop
 80005d6:	46bd      	mov	sp, r7
 80005d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005dc:	4770      	bx	lr

080005de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005de:	b480      	push	{r7}
 80005e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005e2:	bf00      	nop
 80005e4:	46bd      	mov	sp, r7
 80005e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ea:	4770      	bx	lr

080005ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005f0:	f000 f97a 	bl	80008e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005f4:	bf00      	nop
 80005f6:	bd80      	pop	{r7, pc}

080005f8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(button_Pin);
 80005fc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000600:	f000 fc9b 	bl	8000f3a <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000604:	bf00      	nop
 8000606:	bd80      	pop	{r7, pc}

08000608 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800060c:	4802      	ldr	r0, [pc, #8]	; (8000618 <OTG_FS_IRQHandler+0x10>)
 800060e:	f000 fe05 	bl	800121c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000612:	bf00      	nop
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	2400166c 	.word	0x2400166c

0800061c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800061c:	b480      	push	{r7}
 800061e:	b083      	sub	sp, #12
 8000620:	af00      	add	r7, sp, #0
 8000622:	4603      	mov	r3, r0
 8000624:	80fb      	strh	r3, [r7, #6]
		//int16_t *test = (int16_t *)UserRxBufferFS;
		//usb_debug("%d",*test);
    //fft_start();
		//usb_debug("\r\n");
	}
}
 8000626:	bf00      	nop
 8000628:	370c      	adds	r7, #12
 800062a:	46bd      	mov	sp, r7
 800062c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000630:	4770      	bx	lr
	...

08000634 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b086      	sub	sp, #24
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800063c:	4a14      	ldr	r2, [pc, #80]	; (8000690 <_sbrk+0x5c>)
 800063e:	4b15      	ldr	r3, [pc, #84]	; (8000694 <_sbrk+0x60>)
 8000640:	1ad3      	subs	r3, r2, r3
 8000642:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000644:	697b      	ldr	r3, [r7, #20]
 8000646:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000648:	4b13      	ldr	r3, [pc, #76]	; (8000698 <_sbrk+0x64>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	2b00      	cmp	r3, #0
 800064e:	d102      	bne.n	8000656 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000650:	4b11      	ldr	r3, [pc, #68]	; (8000698 <_sbrk+0x64>)
 8000652:	4a12      	ldr	r2, [pc, #72]	; (800069c <_sbrk+0x68>)
 8000654:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000656:	4b10      	ldr	r3, [pc, #64]	; (8000698 <_sbrk+0x64>)
 8000658:	681a      	ldr	r2, [r3, #0]
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	4413      	add	r3, r2
 800065e:	693a      	ldr	r2, [r7, #16]
 8000660:	429a      	cmp	r2, r3
 8000662:	d207      	bcs.n	8000674 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000664:	f008 fa46 	bl	8008af4 <__errno>
 8000668:	4603      	mov	r3, r0
 800066a:	220c      	movs	r2, #12
 800066c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800066e:	f04f 33ff 	mov.w	r3, #4294967295
 8000672:	e009      	b.n	8000688 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000674:	4b08      	ldr	r3, [pc, #32]	; (8000698 <_sbrk+0x64>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800067a:	4b07      	ldr	r3, [pc, #28]	; (8000698 <_sbrk+0x64>)
 800067c:	681a      	ldr	r2, [r3, #0]
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	4413      	add	r3, r2
 8000682:	4a05      	ldr	r2, [pc, #20]	; (8000698 <_sbrk+0x64>)
 8000684:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000686:	68fb      	ldr	r3, [r7, #12]
}
 8000688:	4618      	mov	r0, r3
 800068a:	3718      	adds	r7, #24
 800068c:	46bd      	mov	sp, r7
 800068e:	bd80      	pop	{r7, pc}
 8000690:	24080000 	.word	0x24080000
 8000694:	00000400 	.word	0x00000400
 8000698:	24000180 	.word	0x24000180
 800069c:	24001da8 	.word	0x24001da8

080006a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006a0:	b480      	push	{r7}
 80006a2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006a4:	4b37      	ldr	r3, [pc, #220]	; (8000784 <SystemInit+0xe4>)
 80006a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80006aa:	4a36      	ldr	r2, [pc, #216]	; (8000784 <SystemInit+0xe4>)
 80006ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80006b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006b4:	4b34      	ldr	r3, [pc, #208]	; (8000788 <SystemInit+0xe8>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	f003 030f 	and.w	r3, r3, #15
 80006bc:	2b06      	cmp	r3, #6
 80006be:	d807      	bhi.n	80006d0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006c0:	4b31      	ldr	r3, [pc, #196]	; (8000788 <SystemInit+0xe8>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	f023 030f 	bic.w	r3, r3, #15
 80006c8:	4a2f      	ldr	r2, [pc, #188]	; (8000788 <SystemInit+0xe8>)
 80006ca:	f043 0307 	orr.w	r3, r3, #7
 80006ce:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006d0:	4b2e      	ldr	r3, [pc, #184]	; (800078c <SystemInit+0xec>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4a2d      	ldr	r2, [pc, #180]	; (800078c <SystemInit+0xec>)
 80006d6:	f043 0301 	orr.w	r3, r3, #1
 80006da:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006dc:	4b2b      	ldr	r3, [pc, #172]	; (800078c <SystemInit+0xec>)
 80006de:	2200      	movs	r2, #0
 80006e0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006e2:	4b2a      	ldr	r3, [pc, #168]	; (800078c <SystemInit+0xec>)
 80006e4:	681a      	ldr	r2, [r3, #0]
 80006e6:	4929      	ldr	r1, [pc, #164]	; (800078c <SystemInit+0xec>)
 80006e8:	4b29      	ldr	r3, [pc, #164]	; (8000790 <SystemInit+0xf0>)
 80006ea:	4013      	ands	r3, r2
 80006ec:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006ee:	4b26      	ldr	r3, [pc, #152]	; (8000788 <SystemInit+0xe8>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	f003 0308 	and.w	r3, r3, #8
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d007      	beq.n	800070a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006fa:	4b23      	ldr	r3, [pc, #140]	; (8000788 <SystemInit+0xe8>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	f023 030f 	bic.w	r3, r3, #15
 8000702:	4a21      	ldr	r2, [pc, #132]	; (8000788 <SystemInit+0xe8>)
 8000704:	f043 0307 	orr.w	r3, r3, #7
 8000708:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800070a:	4b20      	ldr	r3, [pc, #128]	; (800078c <SystemInit+0xec>)
 800070c:	2200      	movs	r2, #0
 800070e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000710:	4b1e      	ldr	r3, [pc, #120]	; (800078c <SystemInit+0xec>)
 8000712:	2200      	movs	r2, #0
 8000714:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000716:	4b1d      	ldr	r3, [pc, #116]	; (800078c <SystemInit+0xec>)
 8000718:	2200      	movs	r2, #0
 800071a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800071c:	4b1b      	ldr	r3, [pc, #108]	; (800078c <SystemInit+0xec>)
 800071e:	4a1d      	ldr	r2, [pc, #116]	; (8000794 <SystemInit+0xf4>)
 8000720:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000722:	4b1a      	ldr	r3, [pc, #104]	; (800078c <SystemInit+0xec>)
 8000724:	4a1c      	ldr	r2, [pc, #112]	; (8000798 <SystemInit+0xf8>)
 8000726:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000728:	4b18      	ldr	r3, [pc, #96]	; (800078c <SystemInit+0xec>)
 800072a:	4a1c      	ldr	r2, [pc, #112]	; (800079c <SystemInit+0xfc>)
 800072c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800072e:	4b17      	ldr	r3, [pc, #92]	; (800078c <SystemInit+0xec>)
 8000730:	2200      	movs	r2, #0
 8000732:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000734:	4b15      	ldr	r3, [pc, #84]	; (800078c <SystemInit+0xec>)
 8000736:	4a19      	ldr	r2, [pc, #100]	; (800079c <SystemInit+0xfc>)
 8000738:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800073a:	4b14      	ldr	r3, [pc, #80]	; (800078c <SystemInit+0xec>)
 800073c:	2200      	movs	r2, #0
 800073e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000740:	4b12      	ldr	r3, [pc, #72]	; (800078c <SystemInit+0xec>)
 8000742:	4a16      	ldr	r2, [pc, #88]	; (800079c <SystemInit+0xfc>)
 8000744:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000746:	4b11      	ldr	r3, [pc, #68]	; (800078c <SystemInit+0xec>)
 8000748:	2200      	movs	r2, #0
 800074a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800074c:	4b0f      	ldr	r3, [pc, #60]	; (800078c <SystemInit+0xec>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	4a0e      	ldr	r2, [pc, #56]	; (800078c <SystemInit+0xec>)
 8000752:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000756:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000758:	4b0c      	ldr	r3, [pc, #48]	; (800078c <SystemInit+0xec>)
 800075a:	2200      	movs	r2, #0
 800075c:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800075e:	4b10      	ldr	r3, [pc, #64]	; (80007a0 <SystemInit+0x100>)
 8000760:	681a      	ldr	r2, [r3, #0]
 8000762:	4b10      	ldr	r3, [pc, #64]	; (80007a4 <SystemInit+0x104>)
 8000764:	4013      	ands	r3, r2
 8000766:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800076a:	d202      	bcs.n	8000772 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800076c:	4b0e      	ldr	r3, [pc, #56]	; (80007a8 <SystemInit+0x108>)
 800076e:	2201      	movs	r2, #1
 8000770:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000772:	4b0e      	ldr	r3, [pc, #56]	; (80007ac <SystemInit+0x10c>)
 8000774:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000778:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800077a:	bf00      	nop
 800077c:	46bd      	mov	sp, r7
 800077e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000782:	4770      	bx	lr
 8000784:	e000ed00 	.word	0xe000ed00
 8000788:	52002000 	.word	0x52002000
 800078c:	58024400 	.word	0x58024400
 8000790:	eaf6ed7f 	.word	0xeaf6ed7f
 8000794:	02020200 	.word	0x02020200
 8000798:	01ff0000 	.word	0x01ff0000
 800079c:	01010280 	.word	0x01010280
 80007a0:	5c001000 	.word	0x5c001000
 80007a4:	ffff0000 	.word	0xffff0000
 80007a8:	51008108 	.word	0x51008108
 80007ac:	52004000 	.word	0x52004000

080007b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80007b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80007e8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80007b4:	f7ff ff74 	bl	80006a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007b8:	480c      	ldr	r0, [pc, #48]	; (80007ec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80007ba:	490d      	ldr	r1, [pc, #52]	; (80007f0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80007bc:	4a0d      	ldr	r2, [pc, #52]	; (80007f4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80007be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007c0:	e002      	b.n	80007c8 <LoopCopyDataInit>

080007c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007c6:	3304      	adds	r3, #4

080007c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007cc:	d3f9      	bcc.n	80007c2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007ce:	4a0a      	ldr	r2, [pc, #40]	; (80007f8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80007d0:	4c0a      	ldr	r4, [pc, #40]	; (80007fc <LoopFillZerobss+0x22>)
  movs r3, #0
 80007d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007d4:	e001      	b.n	80007da <LoopFillZerobss>

080007d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007d8:	3204      	adds	r2, #4

080007da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007dc:	d3fb      	bcc.n	80007d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007de:	f008 f98f 	bl	8008b00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80007e2:	f7ff fe37 	bl	8000454 <main>
  bx  lr
 80007e6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80007e8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80007ec:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80007f0:	24000164 	.word	0x24000164
  ldr r2, =_sidata
 80007f4:	08009518 	.word	0x08009518
  ldr r2, =_sbss
 80007f8:	24000164 	.word	0x24000164
  ldr r4, =_ebss
 80007fc:	24001da8 	.word	0x24001da8

08000800 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000800:	e7fe      	b.n	8000800 <ADC3_IRQHandler>
	...

08000804 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800080a:	2003      	movs	r0, #3
 800080c:	f000 f98c 	bl	8000b28 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000810:	f002 fcb0 	bl	8003174 <HAL_RCC_GetSysClockFreq>
 8000814:	4602      	mov	r2, r0
 8000816:	4b15      	ldr	r3, [pc, #84]	; (800086c <HAL_Init+0x68>)
 8000818:	699b      	ldr	r3, [r3, #24]
 800081a:	0a1b      	lsrs	r3, r3, #8
 800081c:	f003 030f 	and.w	r3, r3, #15
 8000820:	4913      	ldr	r1, [pc, #76]	; (8000870 <HAL_Init+0x6c>)
 8000822:	5ccb      	ldrb	r3, [r1, r3]
 8000824:	f003 031f 	and.w	r3, r3, #31
 8000828:	fa22 f303 	lsr.w	r3, r2, r3
 800082c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800082e:	4b0f      	ldr	r3, [pc, #60]	; (800086c <HAL_Init+0x68>)
 8000830:	699b      	ldr	r3, [r3, #24]
 8000832:	f003 030f 	and.w	r3, r3, #15
 8000836:	4a0e      	ldr	r2, [pc, #56]	; (8000870 <HAL_Init+0x6c>)
 8000838:	5cd3      	ldrb	r3, [r2, r3]
 800083a:	f003 031f 	and.w	r3, r3, #31
 800083e:	687a      	ldr	r2, [r7, #4]
 8000840:	fa22 f303 	lsr.w	r3, r2, r3
 8000844:	4a0b      	ldr	r2, [pc, #44]	; (8000874 <HAL_Init+0x70>)
 8000846:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000848:	4a0b      	ldr	r2, [pc, #44]	; (8000878 <HAL_Init+0x74>)
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800084e:	200f      	movs	r0, #15
 8000850:	f000 f814 	bl	800087c <HAL_InitTick>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d001      	beq.n	800085e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800085a:	2301      	movs	r3, #1
 800085c:	e002      	b.n	8000864 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800085e:	f7ff fe87 	bl	8000570 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000862:	2300      	movs	r3, #0
}
 8000864:	4618      	mov	r0, r3
 8000866:	3708      	adds	r7, #8
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}
 800086c:	58024400 	.word	0x58024400
 8000870:	080094cc 	.word	0x080094cc
 8000874:	24000004 	.word	0x24000004
 8000878:	24000000 	.word	0x24000000

0800087c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b082      	sub	sp, #8
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000884:	4b15      	ldr	r3, [pc, #84]	; (80008dc <HAL_InitTick+0x60>)
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	2b00      	cmp	r3, #0
 800088a:	d101      	bne.n	8000890 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800088c:	2301      	movs	r3, #1
 800088e:	e021      	b.n	80008d4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000890:	4b13      	ldr	r3, [pc, #76]	; (80008e0 <HAL_InitTick+0x64>)
 8000892:	681a      	ldr	r2, [r3, #0]
 8000894:	4b11      	ldr	r3, [pc, #68]	; (80008dc <HAL_InitTick+0x60>)
 8000896:	781b      	ldrb	r3, [r3, #0]
 8000898:	4619      	mov	r1, r3
 800089a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800089e:	fbb3 f3f1 	udiv	r3, r3, r1
 80008a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80008a6:	4618      	mov	r0, r3
 80008a8:	f000 f971 	bl	8000b8e <HAL_SYSTICK_Config>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80008b2:	2301      	movs	r3, #1
 80008b4:	e00e      	b.n	80008d4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	2b0f      	cmp	r3, #15
 80008ba:	d80a      	bhi.n	80008d2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008bc:	2200      	movs	r2, #0
 80008be:	6879      	ldr	r1, [r7, #4]
 80008c0:	f04f 30ff 	mov.w	r0, #4294967295
 80008c4:	f000 f93b 	bl	8000b3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008c8:	4a06      	ldr	r2, [pc, #24]	; (80008e4 <HAL_InitTick+0x68>)
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008ce:	2300      	movs	r3, #0
 80008d0:	e000      	b.n	80008d4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80008d2:	2301      	movs	r3, #1
}
 80008d4:	4618      	mov	r0, r3
 80008d6:	3708      	adds	r7, #8
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	2400000c 	.word	0x2400000c
 80008e0:	24000000 	.word	0x24000000
 80008e4:	24000008 	.word	0x24000008

080008e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008e8:	b480      	push	{r7}
 80008ea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80008ec:	4b06      	ldr	r3, [pc, #24]	; (8000908 <HAL_IncTick+0x20>)
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	461a      	mov	r2, r3
 80008f2:	4b06      	ldr	r3, [pc, #24]	; (800090c <HAL_IncTick+0x24>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	4413      	add	r3, r2
 80008f8:	4a04      	ldr	r2, [pc, #16]	; (800090c <HAL_IncTick+0x24>)
 80008fa:	6013      	str	r3, [r2, #0]
}
 80008fc:	bf00      	nop
 80008fe:	46bd      	mov	sp, r7
 8000900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000904:	4770      	bx	lr
 8000906:	bf00      	nop
 8000908:	2400000c 	.word	0x2400000c
 800090c:	24000184 	.word	0x24000184

08000910 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  return uwTick;
 8000914:	4b03      	ldr	r3, [pc, #12]	; (8000924 <HAL_GetTick+0x14>)
 8000916:	681b      	ldr	r3, [r3, #0]
}
 8000918:	4618      	mov	r0, r3
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr
 8000922:	bf00      	nop
 8000924:	24000184 	.word	0x24000184

08000928 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b084      	sub	sp, #16
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000930:	f7ff ffee 	bl	8000910 <HAL_GetTick>
 8000934:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000940:	d005      	beq.n	800094e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000942:	4b0a      	ldr	r3, [pc, #40]	; (800096c <HAL_Delay+0x44>)
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	461a      	mov	r2, r3
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	4413      	add	r3, r2
 800094c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800094e:	bf00      	nop
 8000950:	f7ff ffde 	bl	8000910 <HAL_GetTick>
 8000954:	4602      	mov	r2, r0
 8000956:	68bb      	ldr	r3, [r7, #8]
 8000958:	1ad3      	subs	r3, r2, r3
 800095a:	68fa      	ldr	r2, [r7, #12]
 800095c:	429a      	cmp	r2, r3
 800095e:	d8f7      	bhi.n	8000950 <HAL_Delay+0x28>
  {
  }
}
 8000960:	bf00      	nop
 8000962:	bf00      	nop
 8000964:	3710      	adds	r7, #16
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	2400000c 	.word	0x2400000c

08000970 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000974:	4b03      	ldr	r3, [pc, #12]	; (8000984 <HAL_GetREVID+0x14>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	0c1b      	lsrs	r3, r3, #16
}
 800097a:	4618      	mov	r0, r3
 800097c:	46bd      	mov	sp, r7
 800097e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000982:	4770      	bx	lr
 8000984:	5c001000 	.word	0x5c001000

08000988 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000988:	b480      	push	{r7}
 800098a:	b085      	sub	sp, #20
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	f003 0307 	and.w	r3, r3, #7
 8000996:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000998:	4b0b      	ldr	r3, [pc, #44]	; (80009c8 <__NVIC_SetPriorityGrouping+0x40>)
 800099a:	68db      	ldr	r3, [r3, #12]
 800099c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800099e:	68ba      	ldr	r2, [r7, #8]
 80009a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80009a4:	4013      	ands	r3, r2
 80009a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009ac:	68bb      	ldr	r3, [r7, #8]
 80009ae:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80009b0:	4b06      	ldr	r3, [pc, #24]	; (80009cc <__NVIC_SetPriorityGrouping+0x44>)
 80009b2:	4313      	orrs	r3, r2
 80009b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009b6:	4a04      	ldr	r2, [pc, #16]	; (80009c8 <__NVIC_SetPriorityGrouping+0x40>)
 80009b8:	68bb      	ldr	r3, [r7, #8]
 80009ba:	60d3      	str	r3, [r2, #12]
}
 80009bc:	bf00      	nop
 80009be:	3714      	adds	r7, #20
 80009c0:	46bd      	mov	sp, r7
 80009c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c6:	4770      	bx	lr
 80009c8:	e000ed00 	.word	0xe000ed00
 80009cc:	05fa0000 	.word	0x05fa0000

080009d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009d4:	4b04      	ldr	r3, [pc, #16]	; (80009e8 <__NVIC_GetPriorityGrouping+0x18>)
 80009d6:	68db      	ldr	r3, [r3, #12]
 80009d8:	0a1b      	lsrs	r3, r3, #8
 80009da:	f003 0307 	and.w	r3, r3, #7
}
 80009de:	4618      	mov	r0, r3
 80009e0:	46bd      	mov	sp, r7
 80009e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e6:	4770      	bx	lr
 80009e8:	e000ed00 	.word	0xe000ed00

080009ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b083      	sub	sp, #12
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	4603      	mov	r3, r0
 80009f4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80009f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	db0b      	blt.n	8000a16 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009fe:	88fb      	ldrh	r3, [r7, #6]
 8000a00:	f003 021f 	and.w	r2, r3, #31
 8000a04:	4907      	ldr	r1, [pc, #28]	; (8000a24 <__NVIC_EnableIRQ+0x38>)
 8000a06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a0a:	095b      	lsrs	r3, r3, #5
 8000a0c:	2001      	movs	r0, #1
 8000a0e:	fa00 f202 	lsl.w	r2, r0, r2
 8000a12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000a16:	bf00      	nop
 8000a18:	370c      	adds	r7, #12
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a20:	4770      	bx	lr
 8000a22:	bf00      	nop
 8000a24:	e000e100 	.word	0xe000e100

08000a28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	b083      	sub	sp, #12
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	4603      	mov	r3, r0
 8000a30:	6039      	str	r1, [r7, #0]
 8000a32:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000a34:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	db0a      	blt.n	8000a52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a3c:	683b      	ldr	r3, [r7, #0]
 8000a3e:	b2da      	uxtb	r2, r3
 8000a40:	490c      	ldr	r1, [pc, #48]	; (8000a74 <__NVIC_SetPriority+0x4c>)
 8000a42:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a46:	0112      	lsls	r2, r2, #4
 8000a48:	b2d2      	uxtb	r2, r2
 8000a4a:	440b      	add	r3, r1
 8000a4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a50:	e00a      	b.n	8000a68 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	b2da      	uxtb	r2, r3
 8000a56:	4908      	ldr	r1, [pc, #32]	; (8000a78 <__NVIC_SetPriority+0x50>)
 8000a58:	88fb      	ldrh	r3, [r7, #6]
 8000a5a:	f003 030f 	and.w	r3, r3, #15
 8000a5e:	3b04      	subs	r3, #4
 8000a60:	0112      	lsls	r2, r2, #4
 8000a62:	b2d2      	uxtb	r2, r2
 8000a64:	440b      	add	r3, r1
 8000a66:	761a      	strb	r2, [r3, #24]
}
 8000a68:	bf00      	nop
 8000a6a:	370c      	adds	r7, #12
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a72:	4770      	bx	lr
 8000a74:	e000e100 	.word	0xe000e100
 8000a78:	e000ed00 	.word	0xe000ed00

08000a7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	b089      	sub	sp, #36	; 0x24
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	60f8      	str	r0, [r7, #12]
 8000a84:	60b9      	str	r1, [r7, #8]
 8000a86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	f003 0307 	and.w	r3, r3, #7
 8000a8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a90:	69fb      	ldr	r3, [r7, #28]
 8000a92:	f1c3 0307 	rsb	r3, r3, #7
 8000a96:	2b04      	cmp	r3, #4
 8000a98:	bf28      	it	cs
 8000a9a:	2304      	movcs	r3, #4
 8000a9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a9e:	69fb      	ldr	r3, [r7, #28]
 8000aa0:	3304      	adds	r3, #4
 8000aa2:	2b06      	cmp	r3, #6
 8000aa4:	d902      	bls.n	8000aac <NVIC_EncodePriority+0x30>
 8000aa6:	69fb      	ldr	r3, [r7, #28]
 8000aa8:	3b03      	subs	r3, #3
 8000aaa:	e000      	b.n	8000aae <NVIC_EncodePriority+0x32>
 8000aac:	2300      	movs	r3, #0
 8000aae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ab0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ab4:	69bb      	ldr	r3, [r7, #24]
 8000ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8000aba:	43da      	mvns	r2, r3
 8000abc:	68bb      	ldr	r3, [r7, #8]
 8000abe:	401a      	ands	r2, r3
 8000ac0:	697b      	ldr	r3, [r7, #20]
 8000ac2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ac4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ac8:	697b      	ldr	r3, [r7, #20]
 8000aca:	fa01 f303 	lsl.w	r3, r1, r3
 8000ace:	43d9      	mvns	r1, r3
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ad4:	4313      	orrs	r3, r2
         );
}
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	3724      	adds	r7, #36	; 0x24
 8000ada:	46bd      	mov	sp, r7
 8000adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae0:	4770      	bx	lr
	...

08000ae4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b082      	sub	sp, #8
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	3b01      	subs	r3, #1
 8000af0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000af4:	d301      	bcc.n	8000afa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000af6:	2301      	movs	r3, #1
 8000af8:	e00f      	b.n	8000b1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000afa:	4a0a      	ldr	r2, [pc, #40]	; (8000b24 <SysTick_Config+0x40>)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	3b01      	subs	r3, #1
 8000b00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b02:	210f      	movs	r1, #15
 8000b04:	f04f 30ff 	mov.w	r0, #4294967295
 8000b08:	f7ff ff8e 	bl	8000a28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b0c:	4b05      	ldr	r3, [pc, #20]	; (8000b24 <SysTick_Config+0x40>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b12:	4b04      	ldr	r3, [pc, #16]	; (8000b24 <SysTick_Config+0x40>)
 8000b14:	2207      	movs	r2, #7
 8000b16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b18:	2300      	movs	r3, #0
}
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	3708      	adds	r7, #8
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	e000e010 	.word	0xe000e010

08000b28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b30:	6878      	ldr	r0, [r7, #4]
 8000b32:	f7ff ff29 	bl	8000988 <__NVIC_SetPriorityGrouping>
}
 8000b36:	bf00      	nop
 8000b38:	3708      	adds	r7, #8
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}

08000b3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b3e:	b580      	push	{r7, lr}
 8000b40:	b086      	sub	sp, #24
 8000b42:	af00      	add	r7, sp, #0
 8000b44:	4603      	mov	r3, r0
 8000b46:	60b9      	str	r1, [r7, #8]
 8000b48:	607a      	str	r2, [r7, #4]
 8000b4a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000b4c:	f7ff ff40 	bl	80009d0 <__NVIC_GetPriorityGrouping>
 8000b50:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b52:	687a      	ldr	r2, [r7, #4]
 8000b54:	68b9      	ldr	r1, [r7, #8]
 8000b56:	6978      	ldr	r0, [r7, #20]
 8000b58:	f7ff ff90 	bl	8000a7c <NVIC_EncodePriority>
 8000b5c:	4602      	mov	r2, r0
 8000b5e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000b62:	4611      	mov	r1, r2
 8000b64:	4618      	mov	r0, r3
 8000b66:	f7ff ff5f 	bl	8000a28 <__NVIC_SetPriority>
}
 8000b6a:	bf00      	nop
 8000b6c:	3718      	adds	r7, #24
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}

08000b72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b72:	b580      	push	{r7, lr}
 8000b74:	b082      	sub	sp, #8
 8000b76:	af00      	add	r7, sp, #0
 8000b78:	4603      	mov	r3, r0
 8000b7a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b7c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b80:	4618      	mov	r0, r3
 8000b82:	f7ff ff33 	bl	80009ec <__NVIC_EnableIRQ>
}
 8000b86:	bf00      	nop
 8000b88:	3708      	adds	r7, #8
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}

08000b8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b8e:	b580      	push	{r7, lr}
 8000b90:	b082      	sub	sp, #8
 8000b92:	af00      	add	r7, sp, #0
 8000b94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b96:	6878      	ldr	r0, [r7, #4]
 8000b98:	f7ff ffa4 	bl	8000ae4 <SysTick_Config>
 8000b9c:	4603      	mov	r3, r0
}
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	3708      	adds	r7, #8
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}
	...

08000ba8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b089      	sub	sp, #36	; 0x24
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
 8000bb0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8000bb6:	4b89      	ldr	r3, [pc, #548]	; (8000ddc <HAL_GPIO_Init+0x234>)
 8000bb8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000bba:	e194      	b.n	8000ee6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	681a      	ldr	r2, [r3, #0]
 8000bc0:	2101      	movs	r1, #1
 8000bc2:	69fb      	ldr	r3, [r7, #28]
 8000bc4:	fa01 f303 	lsl.w	r3, r1, r3
 8000bc8:	4013      	ands	r3, r2
 8000bca:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8000bcc:	693b      	ldr	r3, [r7, #16]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	f000 8186 	beq.w	8000ee0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	685b      	ldr	r3, [r3, #4]
 8000bd8:	f003 0303 	and.w	r3, r3, #3
 8000bdc:	2b01      	cmp	r3, #1
 8000bde:	d005      	beq.n	8000bec <HAL_GPIO_Init+0x44>
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	685b      	ldr	r3, [r3, #4]
 8000be4:	f003 0303 	and.w	r3, r3, #3
 8000be8:	2b02      	cmp	r3, #2
 8000bea:	d130      	bne.n	8000c4e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	689b      	ldr	r3, [r3, #8]
 8000bf0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000bf2:	69fb      	ldr	r3, [r7, #28]
 8000bf4:	005b      	lsls	r3, r3, #1
 8000bf6:	2203      	movs	r2, #3
 8000bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bfc:	43db      	mvns	r3, r3
 8000bfe:	69ba      	ldr	r2, [r7, #24]
 8000c00:	4013      	ands	r3, r2
 8000c02:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c04:	683b      	ldr	r3, [r7, #0]
 8000c06:	68da      	ldr	r2, [r3, #12]
 8000c08:	69fb      	ldr	r3, [r7, #28]
 8000c0a:	005b      	lsls	r3, r3, #1
 8000c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c10:	69ba      	ldr	r2, [r7, #24]
 8000c12:	4313      	orrs	r3, r2
 8000c14:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	69ba      	ldr	r2, [r7, #24]
 8000c1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000c22:	2201      	movs	r2, #1
 8000c24:	69fb      	ldr	r3, [r7, #28]
 8000c26:	fa02 f303 	lsl.w	r3, r2, r3
 8000c2a:	43db      	mvns	r3, r3
 8000c2c:	69ba      	ldr	r2, [r7, #24]
 8000c2e:	4013      	ands	r3, r2
 8000c30:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c32:	683b      	ldr	r3, [r7, #0]
 8000c34:	685b      	ldr	r3, [r3, #4]
 8000c36:	091b      	lsrs	r3, r3, #4
 8000c38:	f003 0201 	and.w	r2, r3, #1
 8000c3c:	69fb      	ldr	r3, [r7, #28]
 8000c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c42:	69ba      	ldr	r2, [r7, #24]
 8000c44:	4313      	orrs	r3, r2
 8000c46:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	69ba      	ldr	r2, [r7, #24]
 8000c4c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c4e:	683b      	ldr	r3, [r7, #0]
 8000c50:	685b      	ldr	r3, [r3, #4]
 8000c52:	f003 0303 	and.w	r3, r3, #3
 8000c56:	2b03      	cmp	r3, #3
 8000c58:	d017      	beq.n	8000c8a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	68db      	ldr	r3, [r3, #12]
 8000c5e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000c60:	69fb      	ldr	r3, [r7, #28]
 8000c62:	005b      	lsls	r3, r3, #1
 8000c64:	2203      	movs	r2, #3
 8000c66:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6a:	43db      	mvns	r3, r3
 8000c6c:	69ba      	ldr	r2, [r7, #24]
 8000c6e:	4013      	ands	r3, r2
 8000c70:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	689a      	ldr	r2, [r3, #8]
 8000c76:	69fb      	ldr	r3, [r7, #28]
 8000c78:	005b      	lsls	r3, r3, #1
 8000c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c7e:	69ba      	ldr	r2, [r7, #24]
 8000c80:	4313      	orrs	r3, r2
 8000c82:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	69ba      	ldr	r2, [r7, #24]
 8000c88:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	685b      	ldr	r3, [r3, #4]
 8000c8e:	f003 0303 	and.w	r3, r3, #3
 8000c92:	2b02      	cmp	r3, #2
 8000c94:	d123      	bne.n	8000cde <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000c96:	69fb      	ldr	r3, [r7, #28]
 8000c98:	08da      	lsrs	r2, r3, #3
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	3208      	adds	r2, #8
 8000c9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ca2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000ca4:	69fb      	ldr	r3, [r7, #28]
 8000ca6:	f003 0307 	and.w	r3, r3, #7
 8000caa:	009b      	lsls	r3, r3, #2
 8000cac:	220f      	movs	r2, #15
 8000cae:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb2:	43db      	mvns	r3, r3
 8000cb4:	69ba      	ldr	r2, [r7, #24]
 8000cb6:	4013      	ands	r3, r2
 8000cb8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000cba:	683b      	ldr	r3, [r7, #0]
 8000cbc:	691a      	ldr	r2, [r3, #16]
 8000cbe:	69fb      	ldr	r3, [r7, #28]
 8000cc0:	f003 0307 	and.w	r3, r3, #7
 8000cc4:	009b      	lsls	r3, r3, #2
 8000cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cca:	69ba      	ldr	r2, [r7, #24]
 8000ccc:	4313      	orrs	r3, r2
 8000cce:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000cd0:	69fb      	ldr	r3, [r7, #28]
 8000cd2:	08da      	lsrs	r2, r3, #3
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	3208      	adds	r2, #8
 8000cd8:	69b9      	ldr	r1, [r7, #24]
 8000cda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000ce4:	69fb      	ldr	r3, [r7, #28]
 8000ce6:	005b      	lsls	r3, r3, #1
 8000ce8:	2203      	movs	r2, #3
 8000cea:	fa02 f303 	lsl.w	r3, r2, r3
 8000cee:	43db      	mvns	r3, r3
 8000cf0:	69ba      	ldr	r2, [r7, #24]
 8000cf2:	4013      	ands	r3, r2
 8000cf4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000cf6:	683b      	ldr	r3, [r7, #0]
 8000cf8:	685b      	ldr	r3, [r3, #4]
 8000cfa:	f003 0203 	and.w	r2, r3, #3
 8000cfe:	69fb      	ldr	r3, [r7, #28]
 8000d00:	005b      	lsls	r3, r3, #1
 8000d02:	fa02 f303 	lsl.w	r3, r2, r3
 8000d06:	69ba      	ldr	r2, [r7, #24]
 8000d08:	4313      	orrs	r3, r2
 8000d0a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	69ba      	ldr	r2, [r7, #24]
 8000d10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	685b      	ldr	r3, [r3, #4]
 8000d16:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	f000 80e0 	beq.w	8000ee0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d20:	4b2f      	ldr	r3, [pc, #188]	; (8000de0 <HAL_GPIO_Init+0x238>)
 8000d22:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000d26:	4a2e      	ldr	r2, [pc, #184]	; (8000de0 <HAL_GPIO_Init+0x238>)
 8000d28:	f043 0302 	orr.w	r3, r3, #2
 8000d2c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000d30:	4b2b      	ldr	r3, [pc, #172]	; (8000de0 <HAL_GPIO_Init+0x238>)
 8000d32:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000d36:	f003 0302 	and.w	r3, r3, #2
 8000d3a:	60fb      	str	r3, [r7, #12]
 8000d3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000d3e:	4a29      	ldr	r2, [pc, #164]	; (8000de4 <HAL_GPIO_Init+0x23c>)
 8000d40:	69fb      	ldr	r3, [r7, #28]
 8000d42:	089b      	lsrs	r3, r3, #2
 8000d44:	3302      	adds	r3, #2
 8000d46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000d4c:	69fb      	ldr	r3, [r7, #28]
 8000d4e:	f003 0303 	and.w	r3, r3, #3
 8000d52:	009b      	lsls	r3, r3, #2
 8000d54:	220f      	movs	r2, #15
 8000d56:	fa02 f303 	lsl.w	r3, r2, r3
 8000d5a:	43db      	mvns	r3, r3
 8000d5c:	69ba      	ldr	r2, [r7, #24]
 8000d5e:	4013      	ands	r3, r2
 8000d60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	4a20      	ldr	r2, [pc, #128]	; (8000de8 <HAL_GPIO_Init+0x240>)
 8000d66:	4293      	cmp	r3, r2
 8000d68:	d052      	beq.n	8000e10 <HAL_GPIO_Init+0x268>
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	4a1f      	ldr	r2, [pc, #124]	; (8000dec <HAL_GPIO_Init+0x244>)
 8000d6e:	4293      	cmp	r3, r2
 8000d70:	d031      	beq.n	8000dd6 <HAL_GPIO_Init+0x22e>
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	4a1e      	ldr	r2, [pc, #120]	; (8000df0 <HAL_GPIO_Init+0x248>)
 8000d76:	4293      	cmp	r3, r2
 8000d78:	d02b      	beq.n	8000dd2 <HAL_GPIO_Init+0x22a>
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	4a1d      	ldr	r2, [pc, #116]	; (8000df4 <HAL_GPIO_Init+0x24c>)
 8000d7e:	4293      	cmp	r3, r2
 8000d80:	d025      	beq.n	8000dce <HAL_GPIO_Init+0x226>
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	4a1c      	ldr	r2, [pc, #112]	; (8000df8 <HAL_GPIO_Init+0x250>)
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d01f      	beq.n	8000dca <HAL_GPIO_Init+0x222>
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	4a1b      	ldr	r2, [pc, #108]	; (8000dfc <HAL_GPIO_Init+0x254>)
 8000d8e:	4293      	cmp	r3, r2
 8000d90:	d019      	beq.n	8000dc6 <HAL_GPIO_Init+0x21e>
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4a1a      	ldr	r2, [pc, #104]	; (8000e00 <HAL_GPIO_Init+0x258>)
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d013      	beq.n	8000dc2 <HAL_GPIO_Init+0x21a>
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	4a19      	ldr	r2, [pc, #100]	; (8000e04 <HAL_GPIO_Init+0x25c>)
 8000d9e:	4293      	cmp	r3, r2
 8000da0:	d00d      	beq.n	8000dbe <HAL_GPIO_Init+0x216>
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	4a18      	ldr	r2, [pc, #96]	; (8000e08 <HAL_GPIO_Init+0x260>)
 8000da6:	4293      	cmp	r3, r2
 8000da8:	d007      	beq.n	8000dba <HAL_GPIO_Init+0x212>
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	4a17      	ldr	r2, [pc, #92]	; (8000e0c <HAL_GPIO_Init+0x264>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d101      	bne.n	8000db6 <HAL_GPIO_Init+0x20e>
 8000db2:	2309      	movs	r3, #9
 8000db4:	e02d      	b.n	8000e12 <HAL_GPIO_Init+0x26a>
 8000db6:	230a      	movs	r3, #10
 8000db8:	e02b      	b.n	8000e12 <HAL_GPIO_Init+0x26a>
 8000dba:	2308      	movs	r3, #8
 8000dbc:	e029      	b.n	8000e12 <HAL_GPIO_Init+0x26a>
 8000dbe:	2307      	movs	r3, #7
 8000dc0:	e027      	b.n	8000e12 <HAL_GPIO_Init+0x26a>
 8000dc2:	2306      	movs	r3, #6
 8000dc4:	e025      	b.n	8000e12 <HAL_GPIO_Init+0x26a>
 8000dc6:	2305      	movs	r3, #5
 8000dc8:	e023      	b.n	8000e12 <HAL_GPIO_Init+0x26a>
 8000dca:	2304      	movs	r3, #4
 8000dcc:	e021      	b.n	8000e12 <HAL_GPIO_Init+0x26a>
 8000dce:	2303      	movs	r3, #3
 8000dd0:	e01f      	b.n	8000e12 <HAL_GPIO_Init+0x26a>
 8000dd2:	2302      	movs	r3, #2
 8000dd4:	e01d      	b.n	8000e12 <HAL_GPIO_Init+0x26a>
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	e01b      	b.n	8000e12 <HAL_GPIO_Init+0x26a>
 8000dda:	bf00      	nop
 8000ddc:	58000080 	.word	0x58000080
 8000de0:	58024400 	.word	0x58024400
 8000de4:	58000400 	.word	0x58000400
 8000de8:	58020000 	.word	0x58020000
 8000dec:	58020400 	.word	0x58020400
 8000df0:	58020800 	.word	0x58020800
 8000df4:	58020c00 	.word	0x58020c00
 8000df8:	58021000 	.word	0x58021000
 8000dfc:	58021400 	.word	0x58021400
 8000e00:	58021800 	.word	0x58021800
 8000e04:	58021c00 	.word	0x58021c00
 8000e08:	58022000 	.word	0x58022000
 8000e0c:	58022400 	.word	0x58022400
 8000e10:	2300      	movs	r3, #0
 8000e12:	69fa      	ldr	r2, [r7, #28]
 8000e14:	f002 0203 	and.w	r2, r2, #3
 8000e18:	0092      	lsls	r2, r2, #2
 8000e1a:	4093      	lsls	r3, r2
 8000e1c:	69ba      	ldr	r2, [r7, #24]
 8000e1e:	4313      	orrs	r3, r2
 8000e20:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e22:	4938      	ldr	r1, [pc, #224]	; (8000f04 <HAL_GPIO_Init+0x35c>)
 8000e24:	69fb      	ldr	r3, [r7, #28]
 8000e26:	089b      	lsrs	r3, r3, #2
 8000e28:	3302      	adds	r3, #2
 8000e2a:	69ba      	ldr	r2, [r7, #24]
 8000e2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000e30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000e38:	693b      	ldr	r3, [r7, #16]
 8000e3a:	43db      	mvns	r3, r3
 8000e3c:	69ba      	ldr	r2, [r7, #24]
 8000e3e:	4013      	ands	r3, r2
 8000e40:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	685b      	ldr	r3, [r3, #4]
 8000e46:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d003      	beq.n	8000e56 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000e4e:	69ba      	ldr	r2, [r7, #24]
 8000e50:	693b      	ldr	r3, [r7, #16]
 8000e52:	4313      	orrs	r3, r2
 8000e54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8000e56:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000e5a:	69bb      	ldr	r3, [r7, #24]
 8000e5c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8000e5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000e66:	693b      	ldr	r3, [r7, #16]
 8000e68:	43db      	mvns	r3, r3
 8000e6a:	69ba      	ldr	r2, [r7, #24]
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d003      	beq.n	8000e84 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8000e7c:	69ba      	ldr	r2, [r7, #24]
 8000e7e:	693b      	ldr	r3, [r7, #16]
 8000e80:	4313      	orrs	r3, r2
 8000e82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8000e84:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000e88:	69bb      	ldr	r3, [r7, #24]
 8000e8a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	685b      	ldr	r3, [r3, #4]
 8000e90:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000e92:	693b      	ldr	r3, [r7, #16]
 8000e94:	43db      	mvns	r3, r3
 8000e96:	69ba      	ldr	r2, [r7, #24]
 8000e98:	4013      	ands	r3, r2
 8000e9a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d003      	beq.n	8000eb0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8000ea8:	69ba      	ldr	r2, [r7, #24]
 8000eaa:	693b      	ldr	r3, [r7, #16]
 8000eac:	4313      	orrs	r3, r2
 8000eae:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	69ba      	ldr	r2, [r7, #24]
 8000eb4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8000eb6:	697b      	ldr	r3, [r7, #20]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000ebc:	693b      	ldr	r3, [r7, #16]
 8000ebe:	43db      	mvns	r3, r3
 8000ec0:	69ba      	ldr	r2, [r7, #24]
 8000ec2:	4013      	ands	r3, r2
 8000ec4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d003      	beq.n	8000eda <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8000ed2:	69ba      	ldr	r2, [r7, #24]
 8000ed4:	693b      	ldr	r3, [r7, #16]
 8000ed6:	4313      	orrs	r3, r2
 8000ed8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	69ba      	ldr	r2, [r7, #24]
 8000ede:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000ee0:	69fb      	ldr	r3, [r7, #28]
 8000ee2:	3301      	adds	r3, #1
 8000ee4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	681a      	ldr	r2, [r3, #0]
 8000eea:	69fb      	ldr	r3, [r7, #28]
 8000eec:	fa22 f303 	lsr.w	r3, r2, r3
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	f47f ae63 	bne.w	8000bbc <HAL_GPIO_Init+0x14>
  }
}
 8000ef6:	bf00      	nop
 8000ef8:	bf00      	nop
 8000efa:	3724      	adds	r7, #36	; 0x24
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr
 8000f04:	58000400 	.word	0x58000400

08000f08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b083      	sub	sp, #12
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
 8000f10:	460b      	mov	r3, r1
 8000f12:	807b      	strh	r3, [r7, #2]
 8000f14:	4613      	mov	r3, r2
 8000f16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f18:	787b      	ldrb	r3, [r7, #1]
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d003      	beq.n	8000f26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f1e:	887a      	ldrh	r2, [r7, #2]
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8000f24:	e003      	b.n	8000f2e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000f26:	887b      	ldrh	r3, [r7, #2]
 8000f28:	041a      	lsls	r2, r3, #16
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	619a      	str	r2, [r3, #24]
}
 8000f2e:	bf00      	nop
 8000f30:	370c      	adds	r7, #12
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr

08000f3a <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000f3a:	b580      	push	{r7, lr}
 8000f3c:	b082      	sub	sp, #8
 8000f3e:	af00      	add	r7, sp, #0
 8000f40:	4603      	mov	r3, r0
 8000f42:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8000f44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f48:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000f4c:	88fb      	ldrh	r3, [r7, #6]
 8000f4e:	4013      	ands	r3, r2
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d008      	beq.n	8000f66 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000f54:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000f58:	88fb      	ldrh	r3, [r7, #6]
 8000f5a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000f5e:	88fb      	ldrh	r3, [r7, #6]
 8000f60:	4618      	mov	r0, r3
 8000f62:	f7ff fb5b 	bl	800061c <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8000f66:	bf00      	nop
 8000f68:	3708      	adds	r7, #8
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}

08000f6e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8000f6e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f70:	b08f      	sub	sp, #60	; 0x3c
 8000f72:	af0a      	add	r7, sp, #40	; 0x28
 8000f74:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d101      	bne.n	8000f80 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	e116      	b.n	80011ae <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d106      	bne.n	8000fa0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	2200      	movs	r2, #0
 8000f96:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000f9a:	6878      	ldr	r0, [r7, #4]
 8000f9c:	f007 fa74 	bl	8008488 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	2203      	movs	r2, #3
 8000fa4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8000fa8:	68bb      	ldr	r3, [r7, #8]
 8000faa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d102      	bne.n	8000fba <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f003 fc4d 	bl	800485e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	603b      	str	r3, [r7, #0]
 8000fca:	687e      	ldr	r6, [r7, #4]
 8000fcc:	466d      	mov	r5, sp
 8000fce:	f106 0410 	add.w	r4, r6, #16
 8000fd2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000fd4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000fd6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000fd8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000fda:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000fde:	e885 0003 	stmia.w	r5, {r0, r1}
 8000fe2:	1d33      	adds	r3, r6, #4
 8000fe4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fe6:	6838      	ldr	r0, [r7, #0]
 8000fe8:	f003 fb18 	bl	800461c <USB_CoreInit>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d005      	beq.n	8000ffe <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	2202      	movs	r2, #2
 8000ff6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	e0d7      	b.n	80011ae <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	2100      	movs	r1, #0
 8001004:	4618      	mov	r0, r3
 8001006:	f003 fc3b 	bl	8004880 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800100a:	2300      	movs	r3, #0
 800100c:	73fb      	strb	r3, [r7, #15]
 800100e:	e04a      	b.n	80010a6 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001010:	7bfa      	ldrb	r2, [r7, #15]
 8001012:	6879      	ldr	r1, [r7, #4]
 8001014:	4613      	mov	r3, r2
 8001016:	00db      	lsls	r3, r3, #3
 8001018:	4413      	add	r3, r2
 800101a:	009b      	lsls	r3, r3, #2
 800101c:	440b      	add	r3, r1
 800101e:	333d      	adds	r3, #61	; 0x3d
 8001020:	2201      	movs	r2, #1
 8001022:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001024:	7bfa      	ldrb	r2, [r7, #15]
 8001026:	6879      	ldr	r1, [r7, #4]
 8001028:	4613      	mov	r3, r2
 800102a:	00db      	lsls	r3, r3, #3
 800102c:	4413      	add	r3, r2
 800102e:	009b      	lsls	r3, r3, #2
 8001030:	440b      	add	r3, r1
 8001032:	333c      	adds	r3, #60	; 0x3c
 8001034:	7bfa      	ldrb	r2, [r7, #15]
 8001036:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001038:	7bfa      	ldrb	r2, [r7, #15]
 800103a:	7bfb      	ldrb	r3, [r7, #15]
 800103c:	b298      	uxth	r0, r3
 800103e:	6879      	ldr	r1, [r7, #4]
 8001040:	4613      	mov	r3, r2
 8001042:	00db      	lsls	r3, r3, #3
 8001044:	4413      	add	r3, r2
 8001046:	009b      	lsls	r3, r3, #2
 8001048:	440b      	add	r3, r1
 800104a:	3344      	adds	r3, #68	; 0x44
 800104c:	4602      	mov	r2, r0
 800104e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001050:	7bfa      	ldrb	r2, [r7, #15]
 8001052:	6879      	ldr	r1, [r7, #4]
 8001054:	4613      	mov	r3, r2
 8001056:	00db      	lsls	r3, r3, #3
 8001058:	4413      	add	r3, r2
 800105a:	009b      	lsls	r3, r3, #2
 800105c:	440b      	add	r3, r1
 800105e:	3340      	adds	r3, #64	; 0x40
 8001060:	2200      	movs	r2, #0
 8001062:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001064:	7bfa      	ldrb	r2, [r7, #15]
 8001066:	6879      	ldr	r1, [r7, #4]
 8001068:	4613      	mov	r3, r2
 800106a:	00db      	lsls	r3, r3, #3
 800106c:	4413      	add	r3, r2
 800106e:	009b      	lsls	r3, r3, #2
 8001070:	440b      	add	r3, r1
 8001072:	3348      	adds	r3, #72	; 0x48
 8001074:	2200      	movs	r2, #0
 8001076:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001078:	7bfa      	ldrb	r2, [r7, #15]
 800107a:	6879      	ldr	r1, [r7, #4]
 800107c:	4613      	mov	r3, r2
 800107e:	00db      	lsls	r3, r3, #3
 8001080:	4413      	add	r3, r2
 8001082:	009b      	lsls	r3, r3, #2
 8001084:	440b      	add	r3, r1
 8001086:	334c      	adds	r3, #76	; 0x4c
 8001088:	2200      	movs	r2, #0
 800108a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800108c:	7bfa      	ldrb	r2, [r7, #15]
 800108e:	6879      	ldr	r1, [r7, #4]
 8001090:	4613      	mov	r3, r2
 8001092:	00db      	lsls	r3, r3, #3
 8001094:	4413      	add	r3, r2
 8001096:	009b      	lsls	r3, r3, #2
 8001098:	440b      	add	r3, r1
 800109a:	3354      	adds	r3, #84	; 0x54
 800109c:	2200      	movs	r2, #0
 800109e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80010a0:	7bfb      	ldrb	r3, [r7, #15]
 80010a2:	3301      	adds	r3, #1
 80010a4:	73fb      	strb	r3, [r7, #15]
 80010a6:	7bfa      	ldrb	r2, [r7, #15]
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	429a      	cmp	r2, r3
 80010ae:	d3af      	bcc.n	8001010 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80010b0:	2300      	movs	r3, #0
 80010b2:	73fb      	strb	r3, [r7, #15]
 80010b4:	e044      	b.n	8001140 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80010b6:	7bfa      	ldrb	r2, [r7, #15]
 80010b8:	6879      	ldr	r1, [r7, #4]
 80010ba:	4613      	mov	r3, r2
 80010bc:	00db      	lsls	r3, r3, #3
 80010be:	4413      	add	r3, r2
 80010c0:	009b      	lsls	r3, r3, #2
 80010c2:	440b      	add	r3, r1
 80010c4:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80010c8:	2200      	movs	r2, #0
 80010ca:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80010cc:	7bfa      	ldrb	r2, [r7, #15]
 80010ce:	6879      	ldr	r1, [r7, #4]
 80010d0:	4613      	mov	r3, r2
 80010d2:	00db      	lsls	r3, r3, #3
 80010d4:	4413      	add	r3, r2
 80010d6:	009b      	lsls	r3, r3, #2
 80010d8:	440b      	add	r3, r1
 80010da:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80010de:	7bfa      	ldrb	r2, [r7, #15]
 80010e0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80010e2:	7bfa      	ldrb	r2, [r7, #15]
 80010e4:	6879      	ldr	r1, [r7, #4]
 80010e6:	4613      	mov	r3, r2
 80010e8:	00db      	lsls	r3, r3, #3
 80010ea:	4413      	add	r3, r2
 80010ec:	009b      	lsls	r3, r3, #2
 80010ee:	440b      	add	r3, r1
 80010f0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80010f4:	2200      	movs	r2, #0
 80010f6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80010f8:	7bfa      	ldrb	r2, [r7, #15]
 80010fa:	6879      	ldr	r1, [r7, #4]
 80010fc:	4613      	mov	r3, r2
 80010fe:	00db      	lsls	r3, r3, #3
 8001100:	4413      	add	r3, r2
 8001102:	009b      	lsls	r3, r3, #2
 8001104:	440b      	add	r3, r1
 8001106:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800110a:	2200      	movs	r2, #0
 800110c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800110e:	7bfa      	ldrb	r2, [r7, #15]
 8001110:	6879      	ldr	r1, [r7, #4]
 8001112:	4613      	mov	r3, r2
 8001114:	00db      	lsls	r3, r3, #3
 8001116:	4413      	add	r3, r2
 8001118:	009b      	lsls	r3, r3, #2
 800111a:	440b      	add	r3, r1
 800111c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8001120:	2200      	movs	r2, #0
 8001122:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001124:	7bfa      	ldrb	r2, [r7, #15]
 8001126:	6879      	ldr	r1, [r7, #4]
 8001128:	4613      	mov	r3, r2
 800112a:	00db      	lsls	r3, r3, #3
 800112c:	4413      	add	r3, r2
 800112e:	009b      	lsls	r3, r3, #2
 8001130:	440b      	add	r3, r1
 8001132:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8001136:	2200      	movs	r2, #0
 8001138:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800113a:	7bfb      	ldrb	r3, [r7, #15]
 800113c:	3301      	adds	r3, #1
 800113e:	73fb      	strb	r3, [r7, #15]
 8001140:	7bfa      	ldrb	r2, [r7, #15]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	429a      	cmp	r2, r3
 8001148:	d3b5      	bcc.n	80010b6 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	603b      	str	r3, [r7, #0]
 8001150:	687e      	ldr	r6, [r7, #4]
 8001152:	466d      	mov	r5, sp
 8001154:	f106 0410 	add.w	r4, r6, #16
 8001158:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800115a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800115c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800115e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001160:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001164:	e885 0003 	stmia.w	r5, {r0, r1}
 8001168:	1d33      	adds	r3, r6, #4
 800116a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800116c:	6838      	ldr	r0, [r7, #0]
 800116e:	f003 fbd3 	bl	8004918 <USB_DevInit>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d005      	beq.n	8001184 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2202      	movs	r2, #2
 800117c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8001180:	2301      	movs	r3, #1
 8001182:	e014      	b.n	80011ae <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	2200      	movs	r2, #0
 8001188:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2201      	movs	r2, #1
 8001190:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001198:	2b01      	cmp	r3, #1
 800119a:	d102      	bne.n	80011a2 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800119c:	6878      	ldr	r0, [r7, #4]
 800119e:	f001 f98b 	bl	80024b8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4618      	mov	r0, r3
 80011a8:	f004 fd21 	bl	8005bee <USB_DevDisconnect>

  return HAL_OK;
 80011ac:	2300      	movs	r3, #0
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3714      	adds	r7, #20
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080011b6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80011b6:	b580      	push	{r7, lr}
 80011b8:	b084      	sub	sp, #16
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80011ca:	2b01      	cmp	r3, #1
 80011cc:	d101      	bne.n	80011d2 <HAL_PCD_Start+0x1c>
 80011ce:	2302      	movs	r3, #2
 80011d0:	e020      	b.n	8001214 <HAL_PCD_Start+0x5e>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	2201      	movs	r2, #1
 80011d6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011de:	2b01      	cmp	r3, #1
 80011e0:	d109      	bne.n	80011f6 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80011e6:	2b01      	cmp	r3, #1
 80011e8:	d005      	beq.n	80011f6 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011ee:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4618      	mov	r0, r3
 80011fc:	f003 fb1e 	bl	800483c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4618      	mov	r0, r3
 8001206:	f004 fcd1 	bl	8005bac <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2200      	movs	r2, #0
 800120e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8001212:	2300      	movs	r3, #0
}
 8001214:	4618      	mov	r0, r3
 8001216:	3710      	adds	r7, #16
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}

0800121c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800121c:	b590      	push	{r4, r7, lr}
 800121e:	b08d      	sub	sp, #52	; 0x34
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800122a:	6a3b      	ldr	r3, [r7, #32]
 800122c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	4618      	mov	r0, r3
 8001234:	f004 fd8f 	bl	8005d56 <USB_GetMode>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	f040 84b7 	bne.w	8001bae <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4618      	mov	r0, r3
 8001246:	f004 fcf3 	bl	8005c30 <USB_ReadInterrupts>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	f000 84ad 	beq.w	8001bac <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001252:	69fb      	ldr	r3, [r7, #28]
 8001254:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001258:	689b      	ldr	r3, [r3, #8]
 800125a:	0a1b      	lsrs	r3, r3, #8
 800125c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4618      	mov	r0, r3
 800126c:	f004 fce0 	bl	8005c30 <USB_ReadInterrupts>
 8001270:	4603      	mov	r3, r0
 8001272:	f003 0302 	and.w	r3, r3, #2
 8001276:	2b02      	cmp	r3, #2
 8001278:	d107      	bne.n	800128a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	695a      	ldr	r2, [r3, #20]
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f002 0202 	and.w	r2, r2, #2
 8001288:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4618      	mov	r0, r3
 8001290:	f004 fcce 	bl	8005c30 <USB_ReadInterrupts>
 8001294:	4603      	mov	r3, r0
 8001296:	f003 0310 	and.w	r3, r3, #16
 800129a:	2b10      	cmp	r3, #16
 800129c:	d161      	bne.n	8001362 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	699a      	ldr	r2, [r3, #24]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	f022 0210 	bic.w	r2, r2, #16
 80012ac:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80012ae:	6a3b      	ldr	r3, [r7, #32]
 80012b0:	6a1b      	ldr	r3, [r3, #32]
 80012b2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80012b4:	69bb      	ldr	r3, [r7, #24]
 80012b6:	f003 020f 	and.w	r2, r3, #15
 80012ba:	4613      	mov	r3, r2
 80012bc:	00db      	lsls	r3, r3, #3
 80012be:	4413      	add	r3, r2
 80012c0:	009b      	lsls	r3, r3, #2
 80012c2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80012c6:	687a      	ldr	r2, [r7, #4]
 80012c8:	4413      	add	r3, r2
 80012ca:	3304      	adds	r3, #4
 80012cc:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80012ce:	69bb      	ldr	r3, [r7, #24]
 80012d0:	0c5b      	lsrs	r3, r3, #17
 80012d2:	f003 030f 	and.w	r3, r3, #15
 80012d6:	2b02      	cmp	r3, #2
 80012d8:	d124      	bne.n	8001324 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80012da:	69ba      	ldr	r2, [r7, #24]
 80012dc:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80012e0:	4013      	ands	r3, r2
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d035      	beq.n	8001352 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80012ea:	69bb      	ldr	r3, [r7, #24]
 80012ec:	091b      	lsrs	r3, r3, #4
 80012ee:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80012f0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80012f4:	b29b      	uxth	r3, r3
 80012f6:	461a      	mov	r2, r3
 80012f8:	6a38      	ldr	r0, [r7, #32]
 80012fa:	f004 fb05 	bl	8005908 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	691a      	ldr	r2, [r3, #16]
 8001302:	69bb      	ldr	r3, [r7, #24]
 8001304:	091b      	lsrs	r3, r3, #4
 8001306:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800130a:	441a      	add	r2, r3
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	6a1a      	ldr	r2, [r3, #32]
 8001314:	69bb      	ldr	r3, [r7, #24]
 8001316:	091b      	lsrs	r3, r3, #4
 8001318:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800131c:	441a      	add	r2, r3
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	621a      	str	r2, [r3, #32]
 8001322:	e016      	b.n	8001352 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001324:	69bb      	ldr	r3, [r7, #24]
 8001326:	0c5b      	lsrs	r3, r3, #17
 8001328:	f003 030f 	and.w	r3, r3, #15
 800132c:	2b06      	cmp	r3, #6
 800132e:	d110      	bne.n	8001352 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8001336:	2208      	movs	r2, #8
 8001338:	4619      	mov	r1, r3
 800133a:	6a38      	ldr	r0, [r7, #32]
 800133c:	f004 fae4 	bl	8005908 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001340:	697b      	ldr	r3, [r7, #20]
 8001342:	6a1a      	ldr	r2, [r3, #32]
 8001344:	69bb      	ldr	r3, [r7, #24]
 8001346:	091b      	lsrs	r3, r3, #4
 8001348:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800134c:	441a      	add	r2, r3
 800134e:	697b      	ldr	r3, [r7, #20]
 8001350:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	699a      	ldr	r2, [r3, #24]
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f042 0210 	orr.w	r2, r2, #16
 8001360:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4618      	mov	r0, r3
 8001368:	f004 fc62 	bl	8005c30 <USB_ReadInterrupts>
 800136c:	4603      	mov	r3, r0
 800136e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001372:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001376:	f040 80a7 	bne.w	80014c8 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800137a:	2300      	movs	r3, #0
 800137c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4618      	mov	r0, r3
 8001384:	f004 fc67 	bl	8005c56 <USB_ReadDevAllOutEpInterrupt>
 8001388:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800138a:	e099      	b.n	80014c0 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800138c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800138e:	f003 0301 	and.w	r3, r3, #1
 8001392:	2b00      	cmp	r3, #0
 8001394:	f000 808e 	beq.w	80014b4 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800139e:	b2d2      	uxtb	r2, r2
 80013a0:	4611      	mov	r1, r2
 80013a2:	4618      	mov	r0, r3
 80013a4:	f004 fc8b 	bl	8005cbe <USB_ReadDevOutEPInterrupt>
 80013a8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80013aa:	693b      	ldr	r3, [r7, #16]
 80013ac:	f003 0301 	and.w	r3, r3, #1
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d00c      	beq.n	80013ce <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80013b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013b6:	015a      	lsls	r2, r3, #5
 80013b8:	69fb      	ldr	r3, [r7, #28]
 80013ba:	4413      	add	r3, r2
 80013bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80013c0:	461a      	mov	r2, r3
 80013c2:	2301      	movs	r3, #1
 80013c4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80013c6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80013c8:	6878      	ldr	r0, [r7, #4]
 80013ca:	f000 feef 	bl	80021ac <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80013ce:	693b      	ldr	r3, [r7, #16]
 80013d0:	f003 0308 	and.w	r3, r3, #8
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d00c      	beq.n	80013f2 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80013d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013da:	015a      	lsls	r2, r3, #5
 80013dc:	69fb      	ldr	r3, [r7, #28]
 80013de:	4413      	add	r3, r2
 80013e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80013e4:	461a      	mov	r2, r3
 80013e6:	2308      	movs	r3, #8
 80013e8:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80013ea:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80013ec:	6878      	ldr	r0, [r7, #4]
 80013ee:	f000 ffc5 	bl	800237c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	f003 0310 	and.w	r3, r3, #16
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d008      	beq.n	800140e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80013fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013fe:	015a      	lsls	r2, r3, #5
 8001400:	69fb      	ldr	r3, [r7, #28]
 8001402:	4413      	add	r3, r2
 8001404:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001408:	461a      	mov	r2, r3
 800140a:	2310      	movs	r3, #16
 800140c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800140e:	693b      	ldr	r3, [r7, #16]
 8001410:	f003 0302 	and.w	r3, r3, #2
 8001414:	2b00      	cmp	r3, #0
 8001416:	d030      	beq.n	800147a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001418:	6a3b      	ldr	r3, [r7, #32]
 800141a:	695b      	ldr	r3, [r3, #20]
 800141c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001420:	2b80      	cmp	r3, #128	; 0x80
 8001422:	d109      	bne.n	8001438 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001424:	69fb      	ldr	r3, [r7, #28]
 8001426:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	69fa      	ldr	r2, [r7, #28]
 800142e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001432:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001436:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001438:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800143a:	4613      	mov	r3, r2
 800143c:	00db      	lsls	r3, r3, #3
 800143e:	4413      	add	r3, r2
 8001440:	009b      	lsls	r3, r3, #2
 8001442:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8001446:	687a      	ldr	r2, [r7, #4]
 8001448:	4413      	add	r3, r2
 800144a:	3304      	adds	r3, #4
 800144c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	78db      	ldrb	r3, [r3, #3]
 8001452:	2b01      	cmp	r3, #1
 8001454:	d108      	bne.n	8001468 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	2200      	movs	r2, #0
 800145a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800145c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800145e:	b2db      	uxtb	r3, r3
 8001460:	4619      	mov	r1, r3
 8001462:	6878      	ldr	r0, [r7, #4]
 8001464:	f007 f934 	bl	80086d0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800146a:	015a      	lsls	r2, r3, #5
 800146c:	69fb      	ldr	r3, [r7, #28]
 800146e:	4413      	add	r3, r2
 8001470:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001474:	461a      	mov	r2, r3
 8001476:	2302      	movs	r3, #2
 8001478:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800147a:	693b      	ldr	r3, [r7, #16]
 800147c:	f003 0320 	and.w	r3, r3, #32
 8001480:	2b00      	cmp	r3, #0
 8001482:	d008      	beq.n	8001496 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001486:	015a      	lsls	r2, r3, #5
 8001488:	69fb      	ldr	r3, [r7, #28]
 800148a:	4413      	add	r3, r2
 800148c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001490:	461a      	mov	r2, r3
 8001492:	2320      	movs	r3, #32
 8001494:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001496:	693b      	ldr	r3, [r7, #16]
 8001498:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800149c:	2b00      	cmp	r3, #0
 800149e:	d009      	beq.n	80014b4 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80014a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014a2:	015a      	lsls	r2, r3, #5
 80014a4:	69fb      	ldr	r3, [r7, #28]
 80014a6:	4413      	add	r3, r2
 80014a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80014ac:	461a      	mov	r2, r3
 80014ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014b2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80014b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014b6:	3301      	adds	r3, #1
 80014b8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80014ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014bc:	085b      	lsrs	r3, r3, #1
 80014be:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80014c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	f47f af62 	bne.w	800138c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4618      	mov	r0, r3
 80014ce:	f004 fbaf 	bl	8005c30 <USB_ReadInterrupts>
 80014d2:	4603      	mov	r3, r0
 80014d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80014d8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80014dc:	f040 80db 	bne.w	8001696 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4618      	mov	r0, r3
 80014e6:	f004 fbd0 	bl	8005c8a <USB_ReadDevAllInEpInterrupt>
 80014ea:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80014ec:	2300      	movs	r3, #0
 80014ee:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80014f0:	e0cd      	b.n	800168e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80014f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014f4:	f003 0301 	and.w	r3, r3, #1
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	f000 80c2 	beq.w	8001682 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001504:	b2d2      	uxtb	r2, r2
 8001506:	4611      	mov	r1, r2
 8001508:	4618      	mov	r0, r3
 800150a:	f004 fbf6 	bl	8005cfa <USB_ReadDevInEPInterrupt>
 800150e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001510:	693b      	ldr	r3, [r7, #16]
 8001512:	f003 0301 	and.w	r3, r3, #1
 8001516:	2b00      	cmp	r3, #0
 8001518:	d057      	beq.n	80015ca <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800151a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800151c:	f003 030f 	and.w	r3, r3, #15
 8001520:	2201      	movs	r2, #1
 8001522:	fa02 f303 	lsl.w	r3, r2, r3
 8001526:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001528:	69fb      	ldr	r3, [r7, #28]
 800152a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800152e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	43db      	mvns	r3, r3
 8001534:	69f9      	ldr	r1, [r7, #28]
 8001536:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800153a:	4013      	ands	r3, r2
 800153c:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800153e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001540:	015a      	lsls	r2, r3, #5
 8001542:	69fb      	ldr	r3, [r7, #28]
 8001544:	4413      	add	r3, r2
 8001546:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800154a:	461a      	mov	r2, r3
 800154c:	2301      	movs	r3, #1
 800154e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	691b      	ldr	r3, [r3, #16]
 8001554:	2b01      	cmp	r3, #1
 8001556:	d132      	bne.n	80015be <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001558:	6879      	ldr	r1, [r7, #4]
 800155a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800155c:	4613      	mov	r3, r2
 800155e:	00db      	lsls	r3, r3, #3
 8001560:	4413      	add	r3, r2
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	440b      	add	r3, r1
 8001566:	334c      	adds	r3, #76	; 0x4c
 8001568:	6819      	ldr	r1, [r3, #0]
 800156a:	6878      	ldr	r0, [r7, #4]
 800156c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800156e:	4613      	mov	r3, r2
 8001570:	00db      	lsls	r3, r3, #3
 8001572:	4413      	add	r3, r2
 8001574:	009b      	lsls	r3, r3, #2
 8001576:	4403      	add	r3, r0
 8001578:	3348      	adds	r3, #72	; 0x48
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4419      	add	r1, r3
 800157e:	6878      	ldr	r0, [r7, #4]
 8001580:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001582:	4613      	mov	r3, r2
 8001584:	00db      	lsls	r3, r3, #3
 8001586:	4413      	add	r3, r2
 8001588:	009b      	lsls	r3, r3, #2
 800158a:	4403      	add	r3, r0
 800158c:	334c      	adds	r3, #76	; 0x4c
 800158e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001592:	2b00      	cmp	r3, #0
 8001594:	d113      	bne.n	80015be <HAL_PCD_IRQHandler+0x3a2>
 8001596:	6879      	ldr	r1, [r7, #4]
 8001598:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800159a:	4613      	mov	r3, r2
 800159c:	00db      	lsls	r3, r3, #3
 800159e:	4413      	add	r3, r2
 80015a0:	009b      	lsls	r3, r3, #2
 80015a2:	440b      	add	r3, r1
 80015a4:	3354      	adds	r3, #84	; 0x54
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d108      	bne.n	80015be <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	6818      	ldr	r0, [r3, #0]
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80015b6:	461a      	mov	r2, r3
 80015b8:	2101      	movs	r1, #1
 80015ba:	f004 fbff 	bl	8005dbc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80015be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	4619      	mov	r1, r3
 80015c4:	6878      	ldr	r0, [r7, #4]
 80015c6:	f006 fffe 	bl	80085c6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80015ca:	693b      	ldr	r3, [r7, #16]
 80015cc:	f003 0308 	and.w	r3, r3, #8
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d008      	beq.n	80015e6 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80015d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015d6:	015a      	lsls	r2, r3, #5
 80015d8:	69fb      	ldr	r3, [r7, #28]
 80015da:	4413      	add	r3, r2
 80015dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80015e0:	461a      	mov	r2, r3
 80015e2:	2308      	movs	r3, #8
 80015e4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	f003 0310 	and.w	r3, r3, #16
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d008      	beq.n	8001602 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80015f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015f2:	015a      	lsls	r2, r3, #5
 80015f4:	69fb      	ldr	r3, [r7, #28]
 80015f6:	4413      	add	r3, r2
 80015f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80015fc:	461a      	mov	r2, r3
 80015fe:	2310      	movs	r3, #16
 8001600:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001602:	693b      	ldr	r3, [r7, #16]
 8001604:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001608:	2b00      	cmp	r3, #0
 800160a:	d008      	beq.n	800161e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800160c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800160e:	015a      	lsls	r2, r3, #5
 8001610:	69fb      	ldr	r3, [r7, #28]
 8001612:	4413      	add	r3, r2
 8001614:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001618:	461a      	mov	r2, r3
 800161a:	2340      	movs	r3, #64	; 0x40
 800161c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800161e:	693b      	ldr	r3, [r7, #16]
 8001620:	f003 0302 	and.w	r3, r3, #2
 8001624:	2b00      	cmp	r3, #0
 8001626:	d023      	beq.n	8001670 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8001628:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800162a:	6a38      	ldr	r0, [r7, #32]
 800162c:	f003 fad2 	bl	8004bd4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001630:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001632:	4613      	mov	r3, r2
 8001634:	00db      	lsls	r3, r3, #3
 8001636:	4413      	add	r3, r2
 8001638:	009b      	lsls	r3, r3, #2
 800163a:	3338      	adds	r3, #56	; 0x38
 800163c:	687a      	ldr	r2, [r7, #4]
 800163e:	4413      	add	r3, r2
 8001640:	3304      	adds	r3, #4
 8001642:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001644:	697b      	ldr	r3, [r7, #20]
 8001646:	78db      	ldrb	r3, [r3, #3]
 8001648:	2b01      	cmp	r3, #1
 800164a:	d108      	bne.n	800165e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	2200      	movs	r2, #0
 8001650:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001654:	b2db      	uxtb	r3, r3
 8001656:	4619      	mov	r1, r3
 8001658:	6878      	ldr	r0, [r7, #4]
 800165a:	f007 f84b 	bl	80086f4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800165e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001660:	015a      	lsls	r2, r3, #5
 8001662:	69fb      	ldr	r3, [r7, #28]
 8001664:	4413      	add	r3, r2
 8001666:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800166a:	461a      	mov	r2, r3
 800166c:	2302      	movs	r3, #2
 800166e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001676:	2b00      	cmp	r3, #0
 8001678:	d003      	beq.n	8001682 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800167a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800167c:	6878      	ldr	r0, [r7, #4]
 800167e:	f000 fd08 	bl	8002092 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001684:	3301      	adds	r3, #1
 8001686:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8001688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800168a:	085b      	lsrs	r3, r3, #1
 800168c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800168e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001690:	2b00      	cmp	r3, #0
 8001692:	f47f af2e 	bne.w	80014f2 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4618      	mov	r0, r3
 800169c:	f004 fac8 	bl	8005c30 <USB_ReadInterrupts>
 80016a0:	4603      	mov	r3, r0
 80016a2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80016a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80016aa:	d122      	bne.n	80016f2 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80016ac:	69fb      	ldr	r3, [r7, #28]
 80016ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	69fa      	ldr	r2, [r7, #28]
 80016b6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80016ba:	f023 0301 	bic.w	r3, r3, #1
 80016be:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d108      	bne.n	80016dc <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2200      	movs	r2, #0
 80016ce:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80016d2:	2100      	movs	r1, #0
 80016d4:	6878      	ldr	r0, [r7, #4]
 80016d6:	f000 ff13 	bl	8002500 <HAL_PCDEx_LPM_Callback>
 80016da:	e002      	b.n	80016e2 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80016dc:	6878      	ldr	r0, [r7, #4]
 80016de:	f006 ffe9 	bl	80086b4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	695a      	ldr	r2, [r3, #20]
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80016f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4618      	mov	r0, r3
 80016f8:	f004 fa9a 	bl	8005c30 <USB_ReadInterrupts>
 80016fc:	4603      	mov	r3, r0
 80016fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001702:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001706:	d112      	bne.n	800172e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001708:	69fb      	ldr	r3, [r7, #28]
 800170a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800170e:	689b      	ldr	r3, [r3, #8]
 8001710:	f003 0301 	and.w	r3, r3, #1
 8001714:	2b01      	cmp	r3, #1
 8001716:	d102      	bne.n	800171e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001718:	6878      	ldr	r0, [r7, #4]
 800171a:	f006 ffa5 	bl	8008668 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	695a      	ldr	r2, [r3, #20]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800172c:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4618      	mov	r0, r3
 8001734:	f004 fa7c 	bl	8005c30 <USB_ReadInterrupts>
 8001738:	4603      	mov	r3, r0
 800173a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800173e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001742:	d121      	bne.n	8001788 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	695a      	ldr	r2, [r3, #20]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8001752:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 800175a:	2b00      	cmp	r3, #0
 800175c:	d111      	bne.n	8001782 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2201      	movs	r2, #1
 8001762:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800176c:	089b      	lsrs	r3, r3, #2
 800176e:	f003 020f 	and.w	r2, r3, #15
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001778:	2101      	movs	r1, #1
 800177a:	6878      	ldr	r0, [r7, #4]
 800177c:	f000 fec0 	bl	8002500 <HAL_PCDEx_LPM_Callback>
 8001780:	e002      	b.n	8001788 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001782:	6878      	ldr	r0, [r7, #4]
 8001784:	f006 ff70 	bl	8008668 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4618      	mov	r0, r3
 800178e:	f004 fa4f 	bl	8005c30 <USB_ReadInterrupts>
 8001792:	4603      	mov	r3, r0
 8001794:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001798:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800179c:	f040 80b7 	bne.w	800190e <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80017a0:	69fb      	ldr	r3, [r7, #28]
 80017a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	69fa      	ldr	r2, [r7, #28]
 80017aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80017ae:	f023 0301 	bic.w	r3, r3, #1
 80017b2:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	2110      	movs	r1, #16
 80017ba:	4618      	mov	r0, r3
 80017bc:	f003 fa0a 	bl	8004bd4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80017c0:	2300      	movs	r3, #0
 80017c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017c4:	e046      	b.n	8001854 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80017c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017c8:	015a      	lsls	r2, r3, #5
 80017ca:	69fb      	ldr	r3, [r7, #28]
 80017cc:	4413      	add	r3, r2
 80017ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80017d2:	461a      	mov	r2, r3
 80017d4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80017d8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80017da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017dc:	015a      	lsls	r2, r3, #5
 80017de:	69fb      	ldr	r3, [r7, #28]
 80017e0:	4413      	add	r3, r2
 80017e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80017ea:	0151      	lsls	r1, r2, #5
 80017ec:	69fa      	ldr	r2, [r7, #28]
 80017ee:	440a      	add	r2, r1
 80017f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80017f4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80017f8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80017fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017fc:	015a      	lsls	r2, r3, #5
 80017fe:	69fb      	ldr	r3, [r7, #28]
 8001800:	4413      	add	r3, r2
 8001802:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001806:	461a      	mov	r2, r3
 8001808:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800180c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800180e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001810:	015a      	lsls	r2, r3, #5
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	4413      	add	r3, r2
 8001816:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800181e:	0151      	lsls	r1, r2, #5
 8001820:	69fa      	ldr	r2, [r7, #28]
 8001822:	440a      	add	r2, r1
 8001824:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8001828:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800182c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800182e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001830:	015a      	lsls	r2, r3, #5
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	4413      	add	r3, r2
 8001836:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800183e:	0151      	lsls	r1, r2, #5
 8001840:	69fa      	ldr	r2, [r7, #28]
 8001842:	440a      	add	r2, r1
 8001844:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8001848:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800184c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800184e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001850:	3301      	adds	r3, #1
 8001852:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800185a:	429a      	cmp	r2, r3
 800185c:	d3b3      	bcc.n	80017c6 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800185e:	69fb      	ldr	r3, [r7, #28]
 8001860:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001864:	69db      	ldr	r3, [r3, #28]
 8001866:	69fa      	ldr	r2, [r7, #28]
 8001868:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800186c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8001870:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001876:	2b00      	cmp	r3, #0
 8001878:	d016      	beq.n	80018a8 <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001880:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001884:	69fa      	ldr	r2, [r7, #28]
 8001886:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800188a:	f043 030b 	orr.w	r3, r3, #11
 800188e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001892:	69fb      	ldr	r3, [r7, #28]
 8001894:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001898:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800189a:	69fa      	ldr	r2, [r7, #28]
 800189c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80018a0:	f043 030b 	orr.w	r3, r3, #11
 80018a4:	6453      	str	r3, [r2, #68]	; 0x44
 80018a6:	e015      	b.n	80018d4 <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80018a8:	69fb      	ldr	r3, [r7, #28]
 80018aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80018ae:	695a      	ldr	r2, [r3, #20]
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80018b6:	4619      	mov	r1, r3
 80018b8:	f242 032b 	movw	r3, #8235	; 0x202b
 80018bc:	4313      	orrs	r3, r2
 80018be:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80018c0:	69fb      	ldr	r3, [r7, #28]
 80018c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80018c6:	691b      	ldr	r3, [r3, #16]
 80018c8:	69fa      	ldr	r2, [r7, #28]
 80018ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80018ce:	f043 030b 	orr.w	r3, r3, #11
 80018d2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80018d4:	69fb      	ldr	r3, [r7, #28]
 80018d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	69fa      	ldr	r2, [r7, #28]
 80018de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80018e2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80018e6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6818      	ldr	r0, [r3, #0]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	691b      	ldr	r3, [r3, #16]
 80018f0:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80018f8:	461a      	mov	r2, r3
 80018fa:	f004 fa5f 	bl	8005dbc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	695a      	ldr	r2, [r3, #20]
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800190c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4618      	mov	r0, r3
 8001914:	f004 f98c 	bl	8005c30 <USB_ReadInterrupts>
 8001918:	4603      	mov	r3, r0
 800191a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800191e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001922:	d124      	bne.n	800196e <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4618      	mov	r0, r3
 800192a:	f004 fa23 	bl	8005d74 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4618      	mov	r0, r3
 8001934:	f003 f9cb 	bl	8004cce <USB_GetDevSpeed>
 8001938:	4603      	mov	r3, r0
 800193a:	461a      	mov	r2, r3
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681c      	ldr	r4, [r3, #0]
 8001944:	f001 fd90 	bl	8003468 <HAL_RCC_GetHCLKFreq>
 8001948:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800194e:	b2db      	uxtb	r3, r3
 8001950:	461a      	mov	r2, r3
 8001952:	4620      	mov	r0, r4
 8001954:	f002 fed0 	bl	80046f8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001958:	6878      	ldr	r0, [r7, #4]
 800195a:	f006 fe5c 	bl	8008616 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	695a      	ldr	r2, [r3, #20]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800196c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4618      	mov	r0, r3
 8001974:	f004 f95c 	bl	8005c30 <USB_ReadInterrupts>
 8001978:	4603      	mov	r3, r0
 800197a:	f003 0308 	and.w	r3, r3, #8
 800197e:	2b08      	cmp	r3, #8
 8001980:	d10a      	bne.n	8001998 <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001982:	6878      	ldr	r0, [r7, #4]
 8001984:	f006 fe39 	bl	80085fa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	695a      	ldr	r2, [r3, #20]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f002 0208 	and.w	r2, r2, #8
 8001996:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4618      	mov	r0, r3
 800199e:	f004 f947 	bl	8005c30 <USB_ReadInterrupts>
 80019a2:	4603      	mov	r3, r0
 80019a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019a8:	2b80      	cmp	r3, #128	; 0x80
 80019aa:	d122      	bne.n	80019f2 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80019ac:	6a3b      	ldr	r3, [r7, #32]
 80019ae:	699b      	ldr	r3, [r3, #24]
 80019b0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80019b4:	6a3b      	ldr	r3, [r7, #32]
 80019b6:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80019b8:	2301      	movs	r3, #1
 80019ba:	627b      	str	r3, [r7, #36]	; 0x24
 80019bc:	e014      	b.n	80019e8 <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80019be:	6879      	ldr	r1, [r7, #4]
 80019c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019c2:	4613      	mov	r3, r2
 80019c4:	00db      	lsls	r3, r3, #3
 80019c6:	4413      	add	r3, r2
 80019c8:	009b      	lsls	r3, r3, #2
 80019ca:	440b      	add	r3, r1
 80019cc:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80019d0:	781b      	ldrb	r3, [r3, #0]
 80019d2:	2b01      	cmp	r3, #1
 80019d4:	d105      	bne.n	80019e2 <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80019d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d8:	b2db      	uxtb	r3, r3
 80019da:	4619      	mov	r1, r3
 80019dc:	6878      	ldr	r0, [r7, #4]
 80019de:	f000 fb27 	bl	8002030 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80019e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e4:	3301      	adds	r3, #1
 80019e6:	627b      	str	r3, [r7, #36]	; 0x24
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019ee:	429a      	cmp	r2, r3
 80019f0:	d3e5      	bcc.n	80019be <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4618      	mov	r0, r3
 80019f8:	f004 f91a 	bl	8005c30 <USB_ReadInterrupts>
 80019fc:	4603      	mov	r3, r0
 80019fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a02:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001a06:	d13b      	bne.n	8001a80 <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001a08:	2301      	movs	r3, #1
 8001a0a:	627b      	str	r3, [r7, #36]	; 0x24
 8001a0c:	e02b      	b.n	8001a66 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8001a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a10:	015a      	lsls	r2, r3, #5
 8001a12:	69fb      	ldr	r3, [r7, #28]
 8001a14:	4413      	add	r3, r2
 8001a16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001a1e:	6879      	ldr	r1, [r7, #4]
 8001a20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a22:	4613      	mov	r3, r2
 8001a24:	00db      	lsls	r3, r3, #3
 8001a26:	4413      	add	r3, r2
 8001a28:	009b      	lsls	r3, r3, #2
 8001a2a:	440b      	add	r3, r1
 8001a2c:	3340      	adds	r3, #64	; 0x40
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	2b01      	cmp	r3, #1
 8001a32:	d115      	bne.n	8001a60 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8001a34:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	da12      	bge.n	8001a60 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8001a3a:	6879      	ldr	r1, [r7, #4]
 8001a3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a3e:	4613      	mov	r3, r2
 8001a40:	00db      	lsls	r3, r3, #3
 8001a42:	4413      	add	r3, r2
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	440b      	add	r3, r1
 8001a48:	333f      	adds	r3, #63	; 0x3f
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8001a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a50:	b2db      	uxtb	r3, r3
 8001a52:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001a56:	b2db      	uxtb	r3, r3
 8001a58:	4619      	mov	r1, r3
 8001a5a:	6878      	ldr	r0, [r7, #4]
 8001a5c:	f000 fae8 	bl	8002030 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a62:	3301      	adds	r3, #1
 8001a64:	627b      	str	r3, [r7, #36]	; 0x24
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	d3ce      	bcc.n	8001a0e <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	695a      	ldr	r2, [r3, #20]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8001a7e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4618      	mov	r0, r3
 8001a86:	f004 f8d3 	bl	8005c30 <USB_ReadInterrupts>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a90:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001a94:	d155      	bne.n	8001b42 <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001a96:	2301      	movs	r3, #1
 8001a98:	627b      	str	r3, [r7, #36]	; 0x24
 8001a9a:	e045      	b.n	8001b28 <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8001a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9e:	015a      	lsls	r2, r3, #5
 8001aa0:	69fb      	ldr	r3, [r7, #28]
 8001aa2:	4413      	add	r3, r2
 8001aa4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001aac:	6879      	ldr	r1, [r7, #4]
 8001aae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ab0:	4613      	mov	r3, r2
 8001ab2:	00db      	lsls	r3, r3, #3
 8001ab4:	4413      	add	r3, r2
 8001ab6:	009b      	lsls	r3, r3, #2
 8001ab8:	440b      	add	r3, r1
 8001aba:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	2b01      	cmp	r3, #1
 8001ac2:	d12e      	bne.n	8001b22 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001ac4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	da2b      	bge.n	8001b22 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8001aca:	69bb      	ldr	r3, [r7, #24]
 8001acc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8001ad6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001ada:	429a      	cmp	r2, r3
 8001adc:	d121      	bne.n	8001b22 <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8001ade:	6879      	ldr	r1, [r7, #4]
 8001ae0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ae2:	4613      	mov	r3, r2
 8001ae4:	00db      	lsls	r3, r3, #3
 8001ae6:	4413      	add	r3, r2
 8001ae8:	009b      	lsls	r3, r3, #2
 8001aea:	440b      	add	r3, r1
 8001aec:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8001af0:	2201      	movs	r2, #1
 8001af2:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8001af4:	6a3b      	ldr	r3, [r7, #32]
 8001af6:	699b      	ldr	r3, [r3, #24]
 8001af8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8001afc:	6a3b      	ldr	r3, [r7, #32]
 8001afe:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8001b00:	6a3b      	ldr	r3, [r7, #32]
 8001b02:	695b      	ldr	r3, [r3, #20]
 8001b04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d10a      	bne.n	8001b22 <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8001b0c:	69fb      	ldr	r3, [r7, #28]
 8001b0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	69fa      	ldr	r2, [r7, #28]
 8001b16:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001b1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b1e:	6053      	str	r3, [r2, #4]
            break;
 8001b20:	e007      	b.n	8001b32 <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b24:	3301      	adds	r3, #1
 8001b26:	627b      	str	r3, [r7, #36]	; 0x24
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b2e:	429a      	cmp	r2, r3
 8001b30:	d3b4      	bcc.n	8001a9c <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	695a      	ldr	r2, [r3, #20]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8001b40:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4618      	mov	r0, r3
 8001b48:	f004 f872 	bl	8005c30 <USB_ReadInterrupts>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001b52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b56:	d10a      	bne.n	8001b6e <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8001b58:	6878      	ldr	r0, [r7, #4]
 8001b5a:	f006 fddd 	bl	8008718 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	695a      	ldr	r2, [r3, #20]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8001b6c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4618      	mov	r0, r3
 8001b74:	f004 f85c 	bl	8005c30 <USB_ReadInterrupts>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	f003 0304 	and.w	r3, r3, #4
 8001b7e:	2b04      	cmp	r3, #4
 8001b80:	d115      	bne.n	8001bae <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8001b8a:	69bb      	ldr	r3, [r7, #24]
 8001b8c:	f003 0304 	and.w	r3, r3, #4
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d002      	beq.n	8001b9a <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8001b94:	6878      	ldr	r0, [r7, #4]
 8001b96:	f006 fdcd 	bl	8008734 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	6859      	ldr	r1, [r3, #4]
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	69ba      	ldr	r2, [r7, #24]
 8001ba6:	430a      	orrs	r2, r1
 8001ba8:	605a      	str	r2, [r3, #4]
 8001baa:	e000      	b.n	8001bae <HAL_PCD_IRQHandler+0x992>
      return;
 8001bac:	bf00      	nop
    }
  }
}
 8001bae:	3734      	adds	r7, #52	; 0x34
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd90      	pop	{r4, r7, pc}

08001bb4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
 8001bbc:	460b      	mov	r3, r1
 8001bbe:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8001bc6:	2b01      	cmp	r3, #1
 8001bc8:	d101      	bne.n	8001bce <HAL_PCD_SetAddress+0x1a>
 8001bca:	2302      	movs	r3, #2
 8001bcc:	e013      	b.n	8001bf6 <HAL_PCD_SetAddress+0x42>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	78fa      	ldrb	r2, [r7, #3]
 8001bda:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	78fa      	ldrb	r2, [r7, #3]
 8001be4:	4611      	mov	r1, r2
 8001be6:	4618      	mov	r0, r3
 8001be8:	f003 ffba 	bl	8005b60 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2200      	movs	r2, #0
 8001bf0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8001bf4:	2300      	movs	r3, #0
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3708      	adds	r7, #8
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}

08001bfe <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001bfe:	b580      	push	{r7, lr}
 8001c00:	b084      	sub	sp, #16
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	6078      	str	r0, [r7, #4]
 8001c06:	4608      	mov	r0, r1
 8001c08:	4611      	mov	r1, r2
 8001c0a:	461a      	mov	r2, r3
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	70fb      	strb	r3, [r7, #3]
 8001c10:	460b      	mov	r3, r1
 8001c12:	803b      	strh	r3, [r7, #0]
 8001c14:	4613      	mov	r3, r2
 8001c16:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001c1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	da0f      	bge.n	8001c44 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001c24:	78fb      	ldrb	r3, [r7, #3]
 8001c26:	f003 020f 	and.w	r2, r3, #15
 8001c2a:	4613      	mov	r3, r2
 8001c2c:	00db      	lsls	r3, r3, #3
 8001c2e:	4413      	add	r3, r2
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	3338      	adds	r3, #56	; 0x38
 8001c34:	687a      	ldr	r2, [r7, #4]
 8001c36:	4413      	add	r3, r2
 8001c38:	3304      	adds	r3, #4
 8001c3a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	2201      	movs	r2, #1
 8001c40:	705a      	strb	r2, [r3, #1]
 8001c42:	e00f      	b.n	8001c64 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001c44:	78fb      	ldrb	r3, [r7, #3]
 8001c46:	f003 020f 	and.w	r2, r3, #15
 8001c4a:	4613      	mov	r3, r2
 8001c4c:	00db      	lsls	r3, r3, #3
 8001c4e:	4413      	add	r3, r2
 8001c50:	009b      	lsls	r3, r3, #2
 8001c52:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8001c56:	687a      	ldr	r2, [r7, #4]
 8001c58:	4413      	add	r3, r2
 8001c5a:	3304      	adds	r3, #4
 8001c5c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	2200      	movs	r2, #0
 8001c62:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001c64:	78fb      	ldrb	r3, [r7, #3]
 8001c66:	f003 030f 	and.w	r3, r3, #15
 8001c6a:	b2da      	uxtb	r2, r3
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001c70:	883a      	ldrh	r2, [r7, #0]
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	78ba      	ldrb	r2, [r7, #2]
 8001c7a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	785b      	ldrb	r3, [r3, #1]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d004      	beq.n	8001c8e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	b29a      	uxth	r2, r3
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001c8e:	78bb      	ldrb	r3, [r7, #2]
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	d102      	bne.n	8001c9a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	2200      	movs	r2, #0
 8001c98:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d101      	bne.n	8001ca8 <HAL_PCD_EP_Open+0xaa>
 8001ca4:	2302      	movs	r3, #2
 8001ca6:	e00e      	b.n	8001cc6 <HAL_PCD_EP_Open+0xc8>
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2201      	movs	r2, #1
 8001cac:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	68f9      	ldr	r1, [r7, #12]
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f003 f82e 	bl	8004d18 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8001cc4:	7afb      	ldrb	r3, [r7, #11]
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	3710      	adds	r7, #16
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}

08001cce <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001cce:	b580      	push	{r7, lr}
 8001cd0:	b084      	sub	sp, #16
 8001cd2:	af00      	add	r7, sp, #0
 8001cd4:	6078      	str	r0, [r7, #4]
 8001cd6:	460b      	mov	r3, r1
 8001cd8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001cda:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	da0f      	bge.n	8001d02 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001ce2:	78fb      	ldrb	r3, [r7, #3]
 8001ce4:	f003 020f 	and.w	r2, r3, #15
 8001ce8:	4613      	mov	r3, r2
 8001cea:	00db      	lsls	r3, r3, #3
 8001cec:	4413      	add	r3, r2
 8001cee:	009b      	lsls	r3, r3, #2
 8001cf0:	3338      	adds	r3, #56	; 0x38
 8001cf2:	687a      	ldr	r2, [r7, #4]
 8001cf4:	4413      	add	r3, r2
 8001cf6:	3304      	adds	r3, #4
 8001cf8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	705a      	strb	r2, [r3, #1]
 8001d00:	e00f      	b.n	8001d22 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001d02:	78fb      	ldrb	r3, [r7, #3]
 8001d04:	f003 020f 	and.w	r2, r3, #15
 8001d08:	4613      	mov	r3, r2
 8001d0a:	00db      	lsls	r3, r3, #3
 8001d0c:	4413      	add	r3, r2
 8001d0e:	009b      	lsls	r3, r3, #2
 8001d10:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8001d14:	687a      	ldr	r2, [r7, #4]
 8001d16:	4413      	add	r3, r2
 8001d18:	3304      	adds	r3, #4
 8001d1a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	2200      	movs	r2, #0
 8001d20:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8001d22:	78fb      	ldrb	r3, [r7, #3]
 8001d24:	f003 030f 	and.w	r3, r3, #15
 8001d28:	b2da      	uxtb	r2, r3
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8001d34:	2b01      	cmp	r3, #1
 8001d36:	d101      	bne.n	8001d3c <HAL_PCD_EP_Close+0x6e>
 8001d38:	2302      	movs	r3, #2
 8001d3a:	e00e      	b.n	8001d5a <HAL_PCD_EP_Close+0x8c>
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2201      	movs	r2, #1
 8001d40:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	68f9      	ldr	r1, [r7, #12]
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f003 f86c 	bl	8004e28 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2200      	movs	r2, #0
 8001d54:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8001d58:	2300      	movs	r3, #0
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	3710      	adds	r7, #16
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}

08001d62 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001d62:	b580      	push	{r7, lr}
 8001d64:	b086      	sub	sp, #24
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	60f8      	str	r0, [r7, #12]
 8001d6a:	607a      	str	r2, [r7, #4]
 8001d6c:	603b      	str	r3, [r7, #0]
 8001d6e:	460b      	mov	r3, r1
 8001d70:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001d72:	7afb      	ldrb	r3, [r7, #11]
 8001d74:	f003 020f 	and.w	r2, r3, #15
 8001d78:	4613      	mov	r3, r2
 8001d7a:	00db      	lsls	r3, r3, #3
 8001d7c:	4413      	add	r3, r2
 8001d7e:	009b      	lsls	r3, r3, #2
 8001d80:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8001d84:	68fa      	ldr	r2, [r7, #12]
 8001d86:	4413      	add	r3, r2
 8001d88:	3304      	adds	r3, #4
 8001d8a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	687a      	ldr	r2, [r7, #4]
 8001d90:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	683a      	ldr	r2, [r7, #0]
 8001d96:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	2200      	movs	r2, #0
 8001da2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001da4:	7afb      	ldrb	r3, [r7, #11]
 8001da6:	f003 030f 	and.w	r3, r3, #15
 8001daa:	b2da      	uxtb	r2, r3
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	691b      	ldr	r3, [r3, #16]
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d102      	bne.n	8001dbe <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8001db8:	687a      	ldr	r2, [r7, #4]
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001dbe:	7afb      	ldrb	r3, [r7, #11]
 8001dc0:	f003 030f 	and.w	r3, r3, #15
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d109      	bne.n	8001ddc <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	6818      	ldr	r0, [r3, #0]
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	691b      	ldr	r3, [r3, #16]
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	461a      	mov	r2, r3
 8001dd4:	6979      	ldr	r1, [r7, #20]
 8001dd6:	f003 fb53 	bl	8005480 <USB_EP0StartXfer>
 8001dda:	e008      	b.n	8001dee <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	6818      	ldr	r0, [r3, #0]
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	691b      	ldr	r3, [r3, #16]
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	461a      	mov	r2, r3
 8001de8:	6979      	ldr	r1, [r7, #20]
 8001dea:	f003 f8f9 	bl	8004fe0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8001dee:	2300      	movs	r3, #0
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	3718      	adds	r7, #24
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}

08001df8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	460b      	mov	r3, r1
 8001e02:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001e04:	78fb      	ldrb	r3, [r7, #3]
 8001e06:	f003 020f 	and.w	r2, r3, #15
 8001e0a:	6879      	ldr	r1, [r7, #4]
 8001e0c:	4613      	mov	r3, r2
 8001e0e:	00db      	lsls	r3, r3, #3
 8001e10:	4413      	add	r3, r2
 8001e12:	009b      	lsls	r3, r3, #2
 8001e14:	440b      	add	r3, r1
 8001e16:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8001e1a:	681b      	ldr	r3, [r3, #0]
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	370c      	adds	r7, #12
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr

08001e28 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b086      	sub	sp, #24
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	60f8      	str	r0, [r7, #12]
 8001e30:	607a      	str	r2, [r7, #4]
 8001e32:	603b      	str	r3, [r7, #0]
 8001e34:	460b      	mov	r3, r1
 8001e36:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001e38:	7afb      	ldrb	r3, [r7, #11]
 8001e3a:	f003 020f 	and.w	r2, r3, #15
 8001e3e:	4613      	mov	r3, r2
 8001e40:	00db      	lsls	r3, r3, #3
 8001e42:	4413      	add	r3, r2
 8001e44:	009b      	lsls	r3, r3, #2
 8001e46:	3338      	adds	r3, #56	; 0x38
 8001e48:	68fa      	ldr	r2, [r7, #12]
 8001e4a:	4413      	add	r3, r2
 8001e4c:	3304      	adds	r3, #4
 8001e4e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	687a      	ldr	r2, [r7, #4]
 8001e54:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	683a      	ldr	r2, [r7, #0]
 8001e5a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	2201      	movs	r2, #1
 8001e66:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001e68:	7afb      	ldrb	r3, [r7, #11]
 8001e6a:	f003 030f 	and.w	r3, r3, #15
 8001e6e:	b2da      	uxtb	r2, r3
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	691b      	ldr	r3, [r3, #16]
 8001e78:	2b01      	cmp	r3, #1
 8001e7a:	d102      	bne.n	8001e82 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8001e7c:	687a      	ldr	r2, [r7, #4]
 8001e7e:	697b      	ldr	r3, [r7, #20]
 8001e80:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001e82:	7afb      	ldrb	r3, [r7, #11]
 8001e84:	f003 030f 	and.w	r3, r3, #15
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d109      	bne.n	8001ea0 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	6818      	ldr	r0, [r3, #0]
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	691b      	ldr	r3, [r3, #16]
 8001e94:	b2db      	uxtb	r3, r3
 8001e96:	461a      	mov	r2, r3
 8001e98:	6979      	ldr	r1, [r7, #20]
 8001e9a:	f003 faf1 	bl	8005480 <USB_EP0StartXfer>
 8001e9e:	e008      	b.n	8001eb2 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	6818      	ldr	r0, [r3, #0]
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	691b      	ldr	r3, [r3, #16]
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	461a      	mov	r2, r3
 8001eac:	6979      	ldr	r1, [r7, #20]
 8001eae:	f003 f897 	bl	8004fe0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8001eb2:	2300      	movs	r3, #0
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3718      	adds	r7, #24
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}

08001ebc <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b084      	sub	sp, #16
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
 8001ec4:	460b      	mov	r3, r1
 8001ec6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001ec8:	78fb      	ldrb	r3, [r7, #3]
 8001eca:	f003 020f 	and.w	r2, r3, #15
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	429a      	cmp	r2, r3
 8001ed4:	d901      	bls.n	8001eda <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e050      	b.n	8001f7c <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001eda:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	da0f      	bge.n	8001f02 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001ee2:	78fb      	ldrb	r3, [r7, #3]
 8001ee4:	f003 020f 	and.w	r2, r3, #15
 8001ee8:	4613      	mov	r3, r2
 8001eea:	00db      	lsls	r3, r3, #3
 8001eec:	4413      	add	r3, r2
 8001eee:	009b      	lsls	r3, r3, #2
 8001ef0:	3338      	adds	r3, #56	; 0x38
 8001ef2:	687a      	ldr	r2, [r7, #4]
 8001ef4:	4413      	add	r3, r2
 8001ef6:	3304      	adds	r3, #4
 8001ef8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	2201      	movs	r2, #1
 8001efe:	705a      	strb	r2, [r3, #1]
 8001f00:	e00d      	b.n	8001f1e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001f02:	78fa      	ldrb	r2, [r7, #3]
 8001f04:	4613      	mov	r3, r2
 8001f06:	00db      	lsls	r3, r3, #3
 8001f08:	4413      	add	r3, r2
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8001f10:	687a      	ldr	r2, [r7, #4]
 8001f12:	4413      	add	r3, r2
 8001f14:	3304      	adds	r3, #4
 8001f16:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	2201      	movs	r2, #1
 8001f22:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f24:	78fb      	ldrb	r3, [r7, #3]
 8001f26:	f003 030f 	and.w	r3, r3, #15
 8001f2a:	b2da      	uxtb	r2, r3
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8001f36:	2b01      	cmp	r3, #1
 8001f38:	d101      	bne.n	8001f3e <HAL_PCD_EP_SetStall+0x82>
 8001f3a:	2302      	movs	r3, #2
 8001f3c:	e01e      	b.n	8001f7c <HAL_PCD_EP_SetStall+0xc0>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2201      	movs	r2, #1
 8001f42:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	68f9      	ldr	r1, [r7, #12]
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f003 fd33 	bl	80059b8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001f52:	78fb      	ldrb	r3, [r7, #3]
 8001f54:	f003 030f 	and.w	r3, r3, #15
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d10a      	bne.n	8001f72 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6818      	ldr	r0, [r3, #0]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	691b      	ldr	r3, [r3, #16]
 8001f64:	b2d9      	uxtb	r1, r3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8001f6c:	461a      	mov	r2, r3
 8001f6e:	f003 ff25 	bl	8005dbc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2200      	movs	r2, #0
 8001f76:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8001f7a:	2300      	movs	r3, #0
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	3710      	adds	r7, #16
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}

08001f84 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b084      	sub	sp, #16
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
 8001f8c:	460b      	mov	r3, r1
 8001f8e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001f90:	78fb      	ldrb	r3, [r7, #3]
 8001f92:	f003 020f 	and.w	r2, r3, #15
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	429a      	cmp	r2, r3
 8001f9c:	d901      	bls.n	8001fa2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e042      	b.n	8002028 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001fa2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	da0f      	bge.n	8001fca <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001faa:	78fb      	ldrb	r3, [r7, #3]
 8001fac:	f003 020f 	and.w	r2, r3, #15
 8001fb0:	4613      	mov	r3, r2
 8001fb2:	00db      	lsls	r3, r3, #3
 8001fb4:	4413      	add	r3, r2
 8001fb6:	009b      	lsls	r3, r3, #2
 8001fb8:	3338      	adds	r3, #56	; 0x38
 8001fba:	687a      	ldr	r2, [r7, #4]
 8001fbc:	4413      	add	r3, r2
 8001fbe:	3304      	adds	r3, #4
 8001fc0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	705a      	strb	r2, [r3, #1]
 8001fc8:	e00f      	b.n	8001fea <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001fca:	78fb      	ldrb	r3, [r7, #3]
 8001fcc:	f003 020f 	and.w	r2, r3, #15
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	00db      	lsls	r3, r3, #3
 8001fd4:	4413      	add	r3, r2
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	4413      	add	r3, r2
 8001fe0:	3304      	adds	r3, #4
 8001fe2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	2200      	movs	r2, #0
 8001fee:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001ff0:	78fb      	ldrb	r3, [r7, #3]
 8001ff2:	f003 030f 	and.w	r3, r3, #15
 8001ff6:	b2da      	uxtb	r2, r3
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002002:	2b01      	cmp	r3, #1
 8002004:	d101      	bne.n	800200a <HAL_PCD_EP_ClrStall+0x86>
 8002006:	2302      	movs	r3, #2
 8002008:	e00e      	b.n	8002028 <HAL_PCD_EP_ClrStall+0xa4>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2201      	movs	r2, #1
 800200e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	68f9      	ldr	r1, [r7, #12]
 8002018:	4618      	mov	r0, r3
 800201a:	f003 fd3b 	bl	8005a94 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2200      	movs	r2, #0
 8002022:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002026:	2300      	movs	r3, #0
}
 8002028:	4618      	mov	r0, r3
 800202a:	3710      	adds	r7, #16
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}

08002030 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b084      	sub	sp, #16
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	460b      	mov	r3, r1
 800203a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800203c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002040:	2b00      	cmp	r3, #0
 8002042:	da0c      	bge.n	800205e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002044:	78fb      	ldrb	r3, [r7, #3]
 8002046:	f003 020f 	and.w	r2, r3, #15
 800204a:	4613      	mov	r3, r2
 800204c:	00db      	lsls	r3, r3, #3
 800204e:	4413      	add	r3, r2
 8002050:	009b      	lsls	r3, r3, #2
 8002052:	3338      	adds	r3, #56	; 0x38
 8002054:	687a      	ldr	r2, [r7, #4]
 8002056:	4413      	add	r3, r2
 8002058:	3304      	adds	r3, #4
 800205a:	60fb      	str	r3, [r7, #12]
 800205c:	e00c      	b.n	8002078 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800205e:	78fb      	ldrb	r3, [r7, #3]
 8002060:	f003 020f 	and.w	r2, r3, #15
 8002064:	4613      	mov	r3, r2
 8002066:	00db      	lsls	r3, r3, #3
 8002068:	4413      	add	r3, r2
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002070:	687a      	ldr	r2, [r7, #4]
 8002072:	4413      	add	r3, r2
 8002074:	3304      	adds	r3, #4
 8002076:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	68f9      	ldr	r1, [r7, #12]
 800207e:	4618      	mov	r0, r3
 8002080:	f003 fb5a 	bl	8005738 <USB_EPStopXfer>
 8002084:	4603      	mov	r3, r0
 8002086:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002088:	7afb      	ldrb	r3, [r7, #11]
}
 800208a:	4618      	mov	r0, r3
 800208c:	3710      	adds	r7, #16
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}

08002092 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002092:	b580      	push	{r7, lr}
 8002094:	b08a      	sub	sp, #40	; 0x28
 8002096:	af02      	add	r7, sp, #8
 8002098:	6078      	str	r0, [r7, #4]
 800209a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80020a6:	683a      	ldr	r2, [r7, #0]
 80020a8:	4613      	mov	r3, r2
 80020aa:	00db      	lsls	r3, r3, #3
 80020ac:	4413      	add	r3, r2
 80020ae:	009b      	lsls	r3, r3, #2
 80020b0:	3338      	adds	r3, #56	; 0x38
 80020b2:	687a      	ldr	r2, [r7, #4]
 80020b4:	4413      	add	r3, r2
 80020b6:	3304      	adds	r3, #4
 80020b8:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	6a1a      	ldr	r2, [r3, #32]
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	699b      	ldr	r3, [r3, #24]
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d901      	bls.n	80020ca <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e06c      	b.n	80021a4 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	699a      	ldr	r2, [r3, #24]
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	6a1b      	ldr	r3, [r3, #32]
 80020d2:	1ad3      	subs	r3, r2, r3
 80020d4:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	68db      	ldr	r3, [r3, #12]
 80020da:	69fa      	ldr	r2, [r7, #28]
 80020dc:	429a      	cmp	r2, r3
 80020de:	d902      	bls.n	80020e6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	3303      	adds	r3, #3
 80020ea:	089b      	lsrs	r3, r3, #2
 80020ec:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80020ee:	e02b      	b.n	8002148 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	699a      	ldr	r2, [r3, #24]
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	6a1b      	ldr	r3, [r3, #32]
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	69fa      	ldr	r2, [r7, #28]
 8002102:	429a      	cmp	r2, r3
 8002104:	d902      	bls.n	800210c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	68db      	ldr	r3, [r3, #12]
 800210a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800210c:	69fb      	ldr	r3, [r7, #28]
 800210e:	3303      	adds	r3, #3
 8002110:	089b      	lsrs	r3, r3, #2
 8002112:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	6919      	ldr	r1, [r3, #16]
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	b2da      	uxtb	r2, r3
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002124:	b2db      	uxtb	r3, r3
 8002126:	9300      	str	r3, [sp, #0]
 8002128:	4603      	mov	r3, r0
 800212a:	6978      	ldr	r0, [r7, #20]
 800212c:	f003 fbae 	bl	800588c <USB_WritePacket>

    ep->xfer_buff  += len;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	691a      	ldr	r2, [r3, #16]
 8002134:	69fb      	ldr	r3, [r7, #28]
 8002136:	441a      	add	r2, r3
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	6a1a      	ldr	r2, [r3, #32]
 8002140:	69fb      	ldr	r3, [r7, #28]
 8002142:	441a      	add	r2, r3
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	015a      	lsls	r2, r3, #5
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	4413      	add	r3, r2
 8002150:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002154:	699b      	ldr	r3, [r3, #24]
 8002156:	b29b      	uxth	r3, r3
 8002158:	69ba      	ldr	r2, [r7, #24]
 800215a:	429a      	cmp	r2, r3
 800215c:	d809      	bhi.n	8002172 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	6a1a      	ldr	r2, [r3, #32]
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002166:	429a      	cmp	r2, r3
 8002168:	d203      	bcs.n	8002172 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	699b      	ldr	r3, [r3, #24]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d1be      	bne.n	80020f0 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	699a      	ldr	r2, [r3, #24]
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	6a1b      	ldr	r3, [r3, #32]
 800217a:	429a      	cmp	r2, r3
 800217c:	d811      	bhi.n	80021a2 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	f003 030f 	and.w	r3, r3, #15
 8002184:	2201      	movs	r2, #1
 8002186:	fa02 f303 	lsl.w	r3, r2, r3
 800218a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800218c:	693b      	ldr	r3, [r7, #16]
 800218e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002192:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	43db      	mvns	r3, r3
 8002198:	6939      	ldr	r1, [r7, #16]
 800219a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800219e:	4013      	ands	r3, r2
 80021a0:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80021a2:	2300      	movs	r3, #0
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	3720      	adds	r7, #32
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}

080021ac <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b088      	sub	sp, #32
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80021bc:	69fb      	ldr	r3, [r7, #28]
 80021be:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80021c0:	69fb      	ldr	r3, [r7, #28]
 80021c2:	333c      	adds	r3, #60	; 0x3c
 80021c4:	3304      	adds	r3, #4
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	015a      	lsls	r2, r3, #5
 80021ce:	69bb      	ldr	r3, [r7, #24]
 80021d0:	4413      	add	r3, r2
 80021d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	691b      	ldr	r3, [r3, #16]
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d17b      	bne.n	80022da <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	f003 0308 	and.w	r3, r3, #8
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d015      	beq.n	8002218 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	4a61      	ldr	r2, [pc, #388]	; (8002374 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	f240 80b9 	bls.w	8002368 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	f000 80b3 	beq.w	8002368 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	015a      	lsls	r2, r3, #5
 8002206:	69bb      	ldr	r3, [r7, #24]
 8002208:	4413      	add	r3, r2
 800220a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800220e:	461a      	mov	r2, r3
 8002210:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002214:	6093      	str	r3, [r2, #8]
 8002216:	e0a7      	b.n	8002368 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	f003 0320 	and.w	r3, r3, #32
 800221e:	2b00      	cmp	r3, #0
 8002220:	d009      	beq.n	8002236 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	015a      	lsls	r2, r3, #5
 8002226:	69bb      	ldr	r3, [r7, #24]
 8002228:	4413      	add	r3, r2
 800222a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800222e:	461a      	mov	r2, r3
 8002230:	2320      	movs	r3, #32
 8002232:	6093      	str	r3, [r2, #8]
 8002234:	e098      	b.n	8002368 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800223c:	2b00      	cmp	r3, #0
 800223e:	f040 8093 	bne.w	8002368 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	4a4b      	ldr	r2, [pc, #300]	; (8002374 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d90f      	bls.n	800226a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002250:	2b00      	cmp	r3, #0
 8002252:	d00a      	beq.n	800226a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	015a      	lsls	r2, r3, #5
 8002258:	69bb      	ldr	r3, [r7, #24]
 800225a:	4413      	add	r3, r2
 800225c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002260:	461a      	mov	r2, r3
 8002262:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002266:	6093      	str	r3, [r2, #8]
 8002268:	e07e      	b.n	8002368 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800226a:	683a      	ldr	r2, [r7, #0]
 800226c:	4613      	mov	r3, r2
 800226e:	00db      	lsls	r3, r3, #3
 8002270:	4413      	add	r3, r2
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002278:	687a      	ldr	r2, [r7, #4]
 800227a:	4413      	add	r3, r2
 800227c:	3304      	adds	r3, #4
 800227e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	69da      	ldr	r2, [r3, #28]
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	0159      	lsls	r1, r3, #5
 8002288:	69bb      	ldr	r3, [r7, #24]
 800228a:	440b      	add	r3, r1
 800228c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002290:	691b      	ldr	r3, [r3, #16]
 8002292:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002296:	1ad2      	subs	r2, r2, r3
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d114      	bne.n	80022cc <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	699b      	ldr	r3, [r3, #24]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d109      	bne.n	80022be <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6818      	ldr	r0, [r3, #0]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80022b4:	461a      	mov	r2, r3
 80022b6:	2101      	movs	r1, #1
 80022b8:	f003 fd80 	bl	8005dbc <USB_EP0_OutStart>
 80022bc:	e006      	b.n	80022cc <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	691a      	ldr	r2, [r3, #16]
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	6a1b      	ldr	r3, [r3, #32]
 80022c6:	441a      	add	r2, r3
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	4619      	mov	r1, r3
 80022d2:	6878      	ldr	r0, [r7, #4]
 80022d4:	f006 f95c 	bl	8008590 <HAL_PCD_DataOutStageCallback>
 80022d8:	e046      	b.n	8002368 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	4a26      	ldr	r2, [pc, #152]	; (8002378 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d124      	bne.n	800232c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d00a      	beq.n	8002302 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	015a      	lsls	r2, r3, #5
 80022f0:	69bb      	ldr	r3, [r7, #24]
 80022f2:	4413      	add	r3, r2
 80022f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80022f8:	461a      	mov	r2, r3
 80022fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80022fe:	6093      	str	r3, [r2, #8]
 8002300:	e032      	b.n	8002368 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	f003 0320 	and.w	r3, r3, #32
 8002308:	2b00      	cmp	r3, #0
 800230a:	d008      	beq.n	800231e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	015a      	lsls	r2, r3, #5
 8002310:	69bb      	ldr	r3, [r7, #24]
 8002312:	4413      	add	r3, r2
 8002314:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002318:	461a      	mov	r2, r3
 800231a:	2320      	movs	r3, #32
 800231c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	b2db      	uxtb	r3, r3
 8002322:	4619      	mov	r1, r3
 8002324:	6878      	ldr	r0, [r7, #4]
 8002326:	f006 f933 	bl	8008590 <HAL_PCD_DataOutStageCallback>
 800232a:	e01d      	b.n	8002368 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d114      	bne.n	800235c <PCD_EP_OutXfrComplete_int+0x1b0>
 8002332:	6879      	ldr	r1, [r7, #4]
 8002334:	683a      	ldr	r2, [r7, #0]
 8002336:	4613      	mov	r3, r2
 8002338:	00db      	lsls	r3, r3, #3
 800233a:	4413      	add	r3, r2
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	440b      	add	r3, r1
 8002340:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d108      	bne.n	800235c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6818      	ldr	r0, [r3, #0]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002354:	461a      	mov	r2, r3
 8002356:	2100      	movs	r1, #0
 8002358:	f003 fd30 	bl	8005dbc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	b2db      	uxtb	r3, r3
 8002360:	4619      	mov	r1, r3
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f006 f914 	bl	8008590 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002368:	2300      	movs	r3, #0
}
 800236a:	4618      	mov	r0, r3
 800236c:	3720      	adds	r7, #32
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	4f54300a 	.word	0x4f54300a
 8002378:	4f54310a 	.word	0x4f54310a

0800237c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b086      	sub	sp, #24
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
 8002384:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	333c      	adds	r3, #60	; 0x3c
 8002394:	3304      	adds	r3, #4
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	015a      	lsls	r2, r3, #5
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	4413      	add	r3, r2
 80023a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	4a15      	ldr	r2, [pc, #84]	; (8002404 <PCD_EP_OutSetupPacket_int+0x88>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d90e      	bls.n	80023d0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d009      	beq.n	80023d0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	015a      	lsls	r2, r3, #5
 80023c0:	693b      	ldr	r3, [r7, #16]
 80023c2:	4413      	add	r3, r2
 80023c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80023c8:	461a      	mov	r2, r3
 80023ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80023ce:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80023d0:	6878      	ldr	r0, [r7, #4]
 80023d2:	f006 f8cb 	bl	800856c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	4a0a      	ldr	r2, [pc, #40]	; (8002404 <PCD_EP_OutSetupPacket_int+0x88>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d90c      	bls.n	80023f8 <PCD_EP_OutSetupPacket_int+0x7c>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	691b      	ldr	r3, [r3, #16]
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	d108      	bne.n	80023f8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6818      	ldr	r0, [r3, #0]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80023f0:	461a      	mov	r2, r3
 80023f2:	2101      	movs	r1, #1
 80023f4:	f003 fce2 	bl	8005dbc <USB_EP0_OutStart>
  }

  return HAL_OK;
 80023f8:	2300      	movs	r3, #0
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3718      	adds	r7, #24
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	4f54300a 	.word	0x4f54300a

08002408 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002408:	b480      	push	{r7}
 800240a:	b085      	sub	sp, #20
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	460b      	mov	r3, r1
 8002412:	70fb      	strb	r3, [r7, #3]
 8002414:	4613      	mov	r3, r2
 8002416:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800241e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002420:	78fb      	ldrb	r3, [r7, #3]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d107      	bne.n	8002436 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002426:	883b      	ldrh	r3, [r7, #0]
 8002428:	0419      	lsls	r1, r3, #16
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	68ba      	ldr	r2, [r7, #8]
 8002430:	430a      	orrs	r2, r1
 8002432:	629a      	str	r2, [r3, #40]	; 0x28
 8002434:	e028      	b.n	8002488 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800243c:	0c1b      	lsrs	r3, r3, #16
 800243e:	68ba      	ldr	r2, [r7, #8]
 8002440:	4413      	add	r3, r2
 8002442:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002444:	2300      	movs	r3, #0
 8002446:	73fb      	strb	r3, [r7, #15]
 8002448:	e00d      	b.n	8002466 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	7bfb      	ldrb	r3, [r7, #15]
 8002450:	3340      	adds	r3, #64	; 0x40
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	4413      	add	r3, r2
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	0c1b      	lsrs	r3, r3, #16
 800245a:	68ba      	ldr	r2, [r7, #8]
 800245c:	4413      	add	r3, r2
 800245e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002460:	7bfb      	ldrb	r3, [r7, #15]
 8002462:	3301      	adds	r3, #1
 8002464:	73fb      	strb	r3, [r7, #15]
 8002466:	7bfa      	ldrb	r2, [r7, #15]
 8002468:	78fb      	ldrb	r3, [r7, #3]
 800246a:	3b01      	subs	r3, #1
 800246c:	429a      	cmp	r2, r3
 800246e:	d3ec      	bcc.n	800244a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002470:	883b      	ldrh	r3, [r7, #0]
 8002472:	0418      	lsls	r0, r3, #16
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6819      	ldr	r1, [r3, #0]
 8002478:	78fb      	ldrb	r3, [r7, #3]
 800247a:	3b01      	subs	r3, #1
 800247c:	68ba      	ldr	r2, [r7, #8]
 800247e:	4302      	orrs	r2, r0
 8002480:	3340      	adds	r3, #64	; 0x40
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	440b      	add	r3, r1
 8002486:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002488:	2300      	movs	r3, #0
}
 800248a:	4618      	mov	r0, r3
 800248c:	3714      	adds	r7, #20
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr

08002496 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002496:	b480      	push	{r7}
 8002498:	b083      	sub	sp, #12
 800249a:	af00      	add	r7, sp, #0
 800249c:	6078      	str	r0, [r7, #4]
 800249e:	460b      	mov	r3, r1
 80024a0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	887a      	ldrh	r2, [r7, #2]
 80024a8:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80024aa:	2300      	movs	r3, #0
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	370c      	adds	r7, #12
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr

080024b8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b085      	sub	sp, #20
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2201      	movs	r2, #1
 80024ca:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2200      	movs	r2, #0
 80024d2:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	699b      	ldr	r3, [r3, #24]
 80024da:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80024e6:	4b05      	ldr	r3, [pc, #20]	; (80024fc <HAL_PCDEx_ActivateLPM+0x44>)
 80024e8:	4313      	orrs	r3, r2
 80024ea:	68fa      	ldr	r2, [r7, #12]
 80024ec:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80024ee:	2300      	movs	r3, #0
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3714      	adds	r7, #20
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr
 80024fc:	10000003 	.word	0x10000003

08002500 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	460b      	mov	r3, r1
 800250a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800250c:	bf00      	nop
 800250e:	370c      	adds	r7, #12
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr

08002518 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002520:	4b19      	ldr	r3, [pc, #100]	; (8002588 <HAL_PWREx_ConfigSupply+0x70>)
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	f003 0304 	and.w	r3, r3, #4
 8002528:	2b04      	cmp	r3, #4
 800252a:	d00a      	beq.n	8002542 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800252c:	4b16      	ldr	r3, [pc, #88]	; (8002588 <HAL_PWREx_ConfigSupply+0x70>)
 800252e:	68db      	ldr	r3, [r3, #12]
 8002530:	f003 0307 	and.w	r3, r3, #7
 8002534:	687a      	ldr	r2, [r7, #4]
 8002536:	429a      	cmp	r2, r3
 8002538:	d001      	beq.n	800253e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e01f      	b.n	800257e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800253e:	2300      	movs	r3, #0
 8002540:	e01d      	b.n	800257e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002542:	4b11      	ldr	r3, [pc, #68]	; (8002588 <HAL_PWREx_ConfigSupply+0x70>)
 8002544:	68db      	ldr	r3, [r3, #12]
 8002546:	f023 0207 	bic.w	r2, r3, #7
 800254a:	490f      	ldr	r1, [pc, #60]	; (8002588 <HAL_PWREx_ConfigSupply+0x70>)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	4313      	orrs	r3, r2
 8002550:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002552:	f7fe f9dd 	bl	8000910 <HAL_GetTick>
 8002556:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002558:	e009      	b.n	800256e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800255a:	f7fe f9d9 	bl	8000910 <HAL_GetTick>
 800255e:	4602      	mov	r2, r0
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002568:	d901      	bls.n	800256e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	e007      	b.n	800257e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800256e:	4b06      	ldr	r3, [pc, #24]	; (8002588 <HAL_PWREx_ConfigSupply+0x70>)
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002576:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800257a:	d1ee      	bne.n	800255a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800257c:	2300      	movs	r3, #0
}
 800257e:	4618      	mov	r0, r3
 8002580:	3710      	adds	r7, #16
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	58024800 	.word	0x58024800

0800258c <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8002590:	4b05      	ldr	r3, [pc, #20]	; (80025a8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	4a04      	ldr	r2, [pc, #16]	; (80025a8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8002596:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800259a:	60d3      	str	r3, [r2, #12]
}
 800259c:	bf00      	nop
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop
 80025a8:	58024800 	.word	0x58024800

080025ac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b08c      	sub	sp, #48	; 0x30
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d102      	bne.n	80025c0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	f000 bc1d 	b.w	8002dfa <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 0301 	and.w	r3, r3, #1
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	f000 8087 	beq.w	80026dc <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025ce:	4b99      	ldr	r3, [pc, #612]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 80025d0:	691b      	ldr	r3, [r3, #16]
 80025d2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80025d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80025d8:	4b96      	ldr	r3, [pc, #600]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 80025da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025dc:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80025de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025e0:	2b10      	cmp	r3, #16
 80025e2:	d007      	beq.n	80025f4 <HAL_RCC_OscConfig+0x48>
 80025e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025e6:	2b18      	cmp	r3, #24
 80025e8:	d110      	bne.n	800260c <HAL_RCC_OscConfig+0x60>
 80025ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025ec:	f003 0303 	and.w	r3, r3, #3
 80025f0:	2b02      	cmp	r3, #2
 80025f2:	d10b      	bne.n	800260c <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025f4:	4b8f      	ldr	r3, [pc, #572]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d06c      	beq.n	80026da <HAL_RCC_OscConfig+0x12e>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d168      	bne.n	80026da <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8002608:	2301      	movs	r3, #1
 800260a:	e3f6      	b.n	8002dfa <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002614:	d106      	bne.n	8002624 <HAL_RCC_OscConfig+0x78>
 8002616:	4b87      	ldr	r3, [pc, #540]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a86      	ldr	r2, [pc, #536]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 800261c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002620:	6013      	str	r3, [r2, #0]
 8002622:	e02e      	b.n	8002682 <HAL_RCC_OscConfig+0xd6>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d10c      	bne.n	8002646 <HAL_RCC_OscConfig+0x9a>
 800262c:	4b81      	ldr	r3, [pc, #516]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a80      	ldr	r2, [pc, #512]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 8002632:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002636:	6013      	str	r3, [r2, #0]
 8002638:	4b7e      	ldr	r3, [pc, #504]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a7d      	ldr	r2, [pc, #500]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 800263e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002642:	6013      	str	r3, [r2, #0]
 8002644:	e01d      	b.n	8002682 <HAL_RCC_OscConfig+0xd6>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800264e:	d10c      	bne.n	800266a <HAL_RCC_OscConfig+0xbe>
 8002650:	4b78      	ldr	r3, [pc, #480]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a77      	ldr	r2, [pc, #476]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 8002656:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800265a:	6013      	str	r3, [r2, #0]
 800265c:	4b75      	ldr	r3, [pc, #468]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a74      	ldr	r2, [pc, #464]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 8002662:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002666:	6013      	str	r3, [r2, #0]
 8002668:	e00b      	b.n	8002682 <HAL_RCC_OscConfig+0xd6>
 800266a:	4b72      	ldr	r3, [pc, #456]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a71      	ldr	r2, [pc, #452]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 8002670:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002674:	6013      	str	r3, [r2, #0]
 8002676:	4b6f      	ldr	r3, [pc, #444]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a6e      	ldr	r2, [pc, #440]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 800267c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002680:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d013      	beq.n	80026b2 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800268a:	f7fe f941 	bl	8000910 <HAL_GetTick>
 800268e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002690:	e008      	b.n	80026a4 <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002692:	f7fe f93d 	bl	8000910 <HAL_GetTick>
 8002696:	4602      	mov	r2, r0
 8002698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800269a:	1ad3      	subs	r3, r2, r3
 800269c:	2b64      	cmp	r3, #100	; 0x64
 800269e:	d901      	bls.n	80026a4 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 80026a0:	2303      	movs	r3, #3
 80026a2:	e3aa      	b.n	8002dfa <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80026a4:	4b63      	ldr	r3, [pc, #396]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d0f0      	beq.n	8002692 <HAL_RCC_OscConfig+0xe6>
 80026b0:	e014      	b.n	80026dc <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026b2:	f7fe f92d 	bl	8000910 <HAL_GetTick>
 80026b6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80026b8:	e008      	b.n	80026cc <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026ba:	f7fe f929 	bl	8000910 <HAL_GetTick>
 80026be:	4602      	mov	r2, r0
 80026c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c2:	1ad3      	subs	r3, r2, r3
 80026c4:	2b64      	cmp	r3, #100	; 0x64
 80026c6:	d901      	bls.n	80026cc <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 80026c8:	2303      	movs	r3, #3
 80026ca:	e396      	b.n	8002dfa <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80026cc:	4b59      	ldr	r3, [pc, #356]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d1f0      	bne.n	80026ba <HAL_RCC_OscConfig+0x10e>
 80026d8:	e000      	b.n	80026dc <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026da:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f003 0302 	and.w	r3, r3, #2
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	f000 80cb 	beq.w	8002880 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026ea:	4b52      	ldr	r3, [pc, #328]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 80026ec:	691b      	ldr	r3, [r3, #16]
 80026ee:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80026f2:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80026f4:	4b4f      	ldr	r3, [pc, #316]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 80026f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f8:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80026fa:	6a3b      	ldr	r3, [r7, #32]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d007      	beq.n	8002710 <HAL_RCC_OscConfig+0x164>
 8002700:	6a3b      	ldr	r3, [r7, #32]
 8002702:	2b18      	cmp	r3, #24
 8002704:	d156      	bne.n	80027b4 <HAL_RCC_OscConfig+0x208>
 8002706:	69fb      	ldr	r3, [r7, #28]
 8002708:	f003 0303 	and.w	r3, r3, #3
 800270c:	2b00      	cmp	r3, #0
 800270e:	d151      	bne.n	80027b4 <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002710:	4b48      	ldr	r3, [pc, #288]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f003 0304 	and.w	r3, r3, #4
 8002718:	2b00      	cmp	r3, #0
 800271a:	d005      	beq.n	8002728 <HAL_RCC_OscConfig+0x17c>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d101      	bne.n	8002728 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	e368      	b.n	8002dfa <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002728:	4b42      	ldr	r3, [pc, #264]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f023 0219 	bic.w	r2, r3, #25
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	493f      	ldr	r1, [pc, #252]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 8002736:	4313      	orrs	r3, r2
 8002738:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800273a:	f7fe f8e9 	bl	8000910 <HAL_GetTick>
 800273e:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002740:	e008      	b.n	8002754 <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002742:	f7fe f8e5 	bl	8000910 <HAL_GetTick>
 8002746:	4602      	mov	r2, r0
 8002748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800274a:	1ad3      	subs	r3, r2, r3
 800274c:	2b02      	cmp	r3, #2
 800274e:	d901      	bls.n	8002754 <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 8002750:	2303      	movs	r3, #3
 8002752:	e352      	b.n	8002dfa <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002754:	4b37      	ldr	r3, [pc, #220]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0304 	and.w	r3, r3, #4
 800275c:	2b00      	cmp	r3, #0
 800275e:	d0f0      	beq.n	8002742 <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002760:	f7fe f906 	bl	8000970 <HAL_GetREVID>
 8002764:	4603      	mov	r3, r0
 8002766:	f241 0203 	movw	r2, #4099	; 0x1003
 800276a:	4293      	cmp	r3, r2
 800276c:	d817      	bhi.n	800279e <HAL_RCC_OscConfig+0x1f2>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	691b      	ldr	r3, [r3, #16]
 8002772:	2b40      	cmp	r3, #64	; 0x40
 8002774:	d108      	bne.n	8002788 <HAL_RCC_OscConfig+0x1dc>
 8002776:	4b2f      	ldr	r3, [pc, #188]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800277e:	4a2d      	ldr	r2, [pc, #180]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 8002780:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002784:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002786:	e07b      	b.n	8002880 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002788:	4b2a      	ldr	r3, [pc, #168]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	691b      	ldr	r3, [r3, #16]
 8002794:	031b      	lsls	r3, r3, #12
 8002796:	4927      	ldr	r1, [pc, #156]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 8002798:	4313      	orrs	r3, r2
 800279a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800279c:	e070      	b.n	8002880 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800279e:	4b25      	ldr	r3, [pc, #148]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	691b      	ldr	r3, [r3, #16]
 80027aa:	061b      	lsls	r3, r3, #24
 80027ac:	4921      	ldr	r1, [pc, #132]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 80027ae:	4313      	orrs	r3, r2
 80027b0:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027b2:	e065      	b.n	8002880 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	68db      	ldr	r3, [r3, #12]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d048      	beq.n	800284e <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80027bc:	4b1d      	ldr	r3, [pc, #116]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f023 0219 	bic.w	r2, r3, #25
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	68db      	ldr	r3, [r3, #12]
 80027c8:	491a      	ldr	r1, [pc, #104]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 80027ca:	4313      	orrs	r3, r2
 80027cc:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027ce:	f7fe f89f 	bl	8000910 <HAL_GetTick>
 80027d2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80027d4:	e008      	b.n	80027e8 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027d6:	f7fe f89b 	bl	8000910 <HAL_GetTick>
 80027da:	4602      	mov	r2, r0
 80027dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027de:	1ad3      	subs	r3, r2, r3
 80027e0:	2b02      	cmp	r3, #2
 80027e2:	d901      	bls.n	80027e8 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 80027e4:	2303      	movs	r3, #3
 80027e6:	e308      	b.n	8002dfa <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80027e8:	4b12      	ldr	r3, [pc, #72]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f003 0304 	and.w	r3, r3, #4
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d0f0      	beq.n	80027d6 <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027f4:	f7fe f8bc 	bl	8000970 <HAL_GetREVID>
 80027f8:	4603      	mov	r3, r0
 80027fa:	f241 0203 	movw	r2, #4099	; 0x1003
 80027fe:	4293      	cmp	r3, r2
 8002800:	d81a      	bhi.n	8002838 <HAL_RCC_OscConfig+0x28c>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	691b      	ldr	r3, [r3, #16]
 8002806:	2b40      	cmp	r3, #64	; 0x40
 8002808:	d108      	bne.n	800281c <HAL_RCC_OscConfig+0x270>
 800280a:	4b0a      	ldr	r3, [pc, #40]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002812:	4a08      	ldr	r2, [pc, #32]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 8002814:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002818:	6053      	str	r3, [r2, #4]
 800281a:	e031      	b.n	8002880 <HAL_RCC_OscConfig+0x2d4>
 800281c:	4b05      	ldr	r3, [pc, #20]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	691b      	ldr	r3, [r3, #16]
 8002828:	031b      	lsls	r3, r3, #12
 800282a:	4902      	ldr	r1, [pc, #8]	; (8002834 <HAL_RCC_OscConfig+0x288>)
 800282c:	4313      	orrs	r3, r2
 800282e:	604b      	str	r3, [r1, #4]
 8002830:	e026      	b.n	8002880 <HAL_RCC_OscConfig+0x2d4>
 8002832:	bf00      	nop
 8002834:	58024400 	.word	0x58024400
 8002838:	4b9a      	ldr	r3, [pc, #616]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	691b      	ldr	r3, [r3, #16]
 8002844:	061b      	lsls	r3, r3, #24
 8002846:	4997      	ldr	r1, [pc, #604]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002848:	4313      	orrs	r3, r2
 800284a:	604b      	str	r3, [r1, #4]
 800284c:	e018      	b.n	8002880 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800284e:	4b95      	ldr	r3, [pc, #596]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a94      	ldr	r2, [pc, #592]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002854:	f023 0301 	bic.w	r3, r3, #1
 8002858:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800285a:	f7fe f859 	bl	8000910 <HAL_GetTick>
 800285e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002860:	e008      	b.n	8002874 <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002862:	f7fe f855 	bl	8000910 <HAL_GetTick>
 8002866:	4602      	mov	r2, r0
 8002868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800286a:	1ad3      	subs	r3, r2, r3
 800286c:	2b02      	cmp	r3, #2
 800286e:	d901      	bls.n	8002874 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002870:	2303      	movs	r3, #3
 8002872:	e2c2      	b.n	8002dfa <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002874:	4b8b      	ldr	r3, [pc, #556]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 0304 	and.w	r3, r3, #4
 800287c:	2b00      	cmp	r3, #0
 800287e:	d1f0      	bne.n	8002862 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 0310 	and.w	r3, r3, #16
 8002888:	2b00      	cmp	r3, #0
 800288a:	f000 80a9 	beq.w	80029e0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800288e:	4b85      	ldr	r3, [pc, #532]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002890:	691b      	ldr	r3, [r3, #16]
 8002892:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002896:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002898:	4b82      	ldr	r3, [pc, #520]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 800289a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800289c:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800289e:	69bb      	ldr	r3, [r7, #24]
 80028a0:	2b08      	cmp	r3, #8
 80028a2:	d007      	beq.n	80028b4 <HAL_RCC_OscConfig+0x308>
 80028a4:	69bb      	ldr	r3, [r7, #24]
 80028a6:	2b18      	cmp	r3, #24
 80028a8:	d13a      	bne.n	8002920 <HAL_RCC_OscConfig+0x374>
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	f003 0303 	and.w	r3, r3, #3
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d135      	bne.n	8002920 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80028b4:	4b7b      	ldr	r3, [pc, #492]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d005      	beq.n	80028cc <HAL_RCC_OscConfig+0x320>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	69db      	ldr	r3, [r3, #28]
 80028c4:	2b80      	cmp	r3, #128	; 0x80
 80028c6:	d001      	beq.n	80028cc <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	e296      	b.n	8002dfa <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80028cc:	f7fe f850 	bl	8000970 <HAL_GetREVID>
 80028d0:	4603      	mov	r3, r0
 80028d2:	f241 0203 	movw	r2, #4099	; 0x1003
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d817      	bhi.n	800290a <HAL_RCC_OscConfig+0x35e>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6a1b      	ldr	r3, [r3, #32]
 80028de:	2b20      	cmp	r3, #32
 80028e0:	d108      	bne.n	80028f4 <HAL_RCC_OscConfig+0x348>
 80028e2:	4b70      	ldr	r3, [pc, #448]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80028ea:	4a6e      	ldr	r2, [pc, #440]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 80028ec:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80028f0:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80028f2:	e075      	b.n	80029e0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80028f4:	4b6b      	ldr	r3, [pc, #428]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6a1b      	ldr	r3, [r3, #32]
 8002900:	069b      	lsls	r3, r3, #26
 8002902:	4968      	ldr	r1, [pc, #416]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002904:	4313      	orrs	r3, r2
 8002906:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002908:	e06a      	b.n	80029e0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800290a:	4b66      	ldr	r3, [pc, #408]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 800290c:	68db      	ldr	r3, [r3, #12]
 800290e:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6a1b      	ldr	r3, [r3, #32]
 8002916:	061b      	lsls	r3, r3, #24
 8002918:	4962      	ldr	r1, [pc, #392]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 800291a:	4313      	orrs	r3, r2
 800291c:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800291e:	e05f      	b.n	80029e0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	69db      	ldr	r3, [r3, #28]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d042      	beq.n	80029ae <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002928:	4b5e      	ldr	r3, [pc, #376]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a5d      	ldr	r2, [pc, #372]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 800292e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002932:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002934:	f7fd ffec 	bl	8000910 <HAL_GetTick>
 8002938:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800293a:	e008      	b.n	800294e <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800293c:	f7fd ffe8 	bl	8000910 <HAL_GetTick>
 8002940:	4602      	mov	r2, r0
 8002942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	2b02      	cmp	r3, #2
 8002948:	d901      	bls.n	800294e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800294a:	2303      	movs	r3, #3
 800294c:	e255      	b.n	8002dfa <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800294e:	4b55      	ldr	r3, [pc, #340]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002956:	2b00      	cmp	r3, #0
 8002958:	d0f0      	beq.n	800293c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800295a:	f7fe f809 	bl	8000970 <HAL_GetREVID>
 800295e:	4603      	mov	r3, r0
 8002960:	f241 0203 	movw	r2, #4099	; 0x1003
 8002964:	4293      	cmp	r3, r2
 8002966:	d817      	bhi.n	8002998 <HAL_RCC_OscConfig+0x3ec>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6a1b      	ldr	r3, [r3, #32]
 800296c:	2b20      	cmp	r3, #32
 800296e:	d108      	bne.n	8002982 <HAL_RCC_OscConfig+0x3d6>
 8002970:	4b4c      	ldr	r3, [pc, #304]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002978:	4a4a      	ldr	r2, [pc, #296]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 800297a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800297e:	6053      	str	r3, [r2, #4]
 8002980:	e02e      	b.n	80029e0 <HAL_RCC_OscConfig+0x434>
 8002982:	4b48      	ldr	r3, [pc, #288]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6a1b      	ldr	r3, [r3, #32]
 800298e:	069b      	lsls	r3, r3, #26
 8002990:	4944      	ldr	r1, [pc, #272]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002992:	4313      	orrs	r3, r2
 8002994:	604b      	str	r3, [r1, #4]
 8002996:	e023      	b.n	80029e0 <HAL_RCC_OscConfig+0x434>
 8002998:	4b42      	ldr	r3, [pc, #264]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6a1b      	ldr	r3, [r3, #32]
 80029a4:	061b      	lsls	r3, r3, #24
 80029a6:	493f      	ldr	r1, [pc, #252]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 80029a8:	4313      	orrs	r3, r2
 80029aa:	60cb      	str	r3, [r1, #12]
 80029ac:	e018      	b.n	80029e0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80029ae:	4b3d      	ldr	r3, [pc, #244]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a3c      	ldr	r2, [pc, #240]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 80029b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80029b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ba:	f7fd ffa9 	bl	8000910 <HAL_GetTick>
 80029be:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80029c0:	e008      	b.n	80029d4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80029c2:	f7fd ffa5 	bl	8000910 <HAL_GetTick>
 80029c6:	4602      	mov	r2, r0
 80029c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ca:	1ad3      	subs	r3, r2, r3
 80029cc:	2b02      	cmp	r3, #2
 80029ce:	d901      	bls.n	80029d4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80029d0:	2303      	movs	r3, #3
 80029d2:	e212      	b.n	8002dfa <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80029d4:	4b33      	ldr	r3, [pc, #204]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d1f0      	bne.n	80029c2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f003 0308 	and.w	r3, r3, #8
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d036      	beq.n	8002a5a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	695b      	ldr	r3, [r3, #20]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d019      	beq.n	8002a28 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029f4:	4b2b      	ldr	r3, [pc, #172]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 80029f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80029f8:	4a2a      	ldr	r2, [pc, #168]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 80029fa:	f043 0301 	orr.w	r3, r3, #1
 80029fe:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a00:	f7fd ff86 	bl	8000910 <HAL_GetTick>
 8002a04:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002a06:	e008      	b.n	8002a1a <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a08:	f7fd ff82 	bl	8000910 <HAL_GetTick>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a10:	1ad3      	subs	r3, r2, r3
 8002a12:	2b02      	cmp	r3, #2
 8002a14:	d901      	bls.n	8002a1a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002a16:	2303      	movs	r3, #3
 8002a18:	e1ef      	b.n	8002dfa <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002a1a:	4b22      	ldr	r3, [pc, #136]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002a1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d0f0      	beq.n	8002a08 <HAL_RCC_OscConfig+0x45c>
 8002a26:	e018      	b.n	8002a5a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a28:	4b1e      	ldr	r3, [pc, #120]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002a2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a2c:	4a1d      	ldr	r2, [pc, #116]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002a2e:	f023 0301 	bic.w	r3, r3, #1
 8002a32:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a34:	f7fd ff6c 	bl	8000910 <HAL_GetTick>
 8002a38:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002a3a:	e008      	b.n	8002a4e <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a3c:	f7fd ff68 	bl	8000910 <HAL_GetTick>
 8002a40:	4602      	mov	r2, r0
 8002a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a44:	1ad3      	subs	r3, r2, r3
 8002a46:	2b02      	cmp	r3, #2
 8002a48:	d901      	bls.n	8002a4e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	e1d5      	b.n	8002dfa <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002a4e:	4b15      	ldr	r3, [pc, #84]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002a50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a52:	f003 0302 	and.w	r3, r3, #2
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d1f0      	bne.n	8002a3c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0320 	and.w	r3, r3, #32
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d039      	beq.n	8002ada <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	699b      	ldr	r3, [r3, #24]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d01c      	beq.n	8002aa8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002a6e:	4b0d      	ldr	r3, [pc, #52]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a0c      	ldr	r2, [pc, #48]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002a74:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002a78:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002a7a:	f7fd ff49 	bl	8000910 <HAL_GetTick>
 8002a7e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002a80:	e008      	b.n	8002a94 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002a82:	f7fd ff45 	bl	8000910 <HAL_GetTick>
 8002a86:	4602      	mov	r2, r0
 8002a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	2b02      	cmp	r3, #2
 8002a8e:	d901      	bls.n	8002a94 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e1b2      	b.n	8002dfa <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002a94:	4b03      	ldr	r3, [pc, #12]	; (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d0f0      	beq.n	8002a82 <HAL_RCC_OscConfig+0x4d6>
 8002aa0:	e01b      	b.n	8002ada <HAL_RCC_OscConfig+0x52e>
 8002aa2:	bf00      	nop
 8002aa4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002aa8:	4b9b      	ldr	r3, [pc, #620]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a9a      	ldr	r2, [pc, #616]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002aae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002ab2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002ab4:	f7fd ff2c 	bl	8000910 <HAL_GetTick>
 8002ab8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002aba:	e008      	b.n	8002ace <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002abc:	f7fd ff28 	bl	8000910 <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d901      	bls.n	8002ace <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e195      	b.n	8002dfa <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002ace:	4b92      	ldr	r3, [pc, #584]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d1f0      	bne.n	8002abc <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f003 0304 	and.w	r3, r3, #4
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	f000 8081 	beq.w	8002bea <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002ae8:	4b8c      	ldr	r3, [pc, #560]	; (8002d1c <HAL_RCC_OscConfig+0x770>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a8b      	ldr	r2, [pc, #556]	; (8002d1c <HAL_RCC_OscConfig+0x770>)
 8002aee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002af2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002af4:	f7fd ff0c 	bl	8000910 <HAL_GetTick>
 8002af8:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002afa:	e008      	b.n	8002b0e <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002afc:	f7fd ff08 	bl	8000910 <HAL_GetTick>
 8002b00:	4602      	mov	r2, r0
 8002b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	2b64      	cmp	r3, #100	; 0x64
 8002b08:	d901      	bls.n	8002b0e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	e175      	b.n	8002dfa <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b0e:	4b83      	ldr	r3, [pc, #524]	; (8002d1c <HAL_RCC_OscConfig+0x770>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d0f0      	beq.n	8002afc <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	2b01      	cmp	r3, #1
 8002b20:	d106      	bne.n	8002b30 <HAL_RCC_OscConfig+0x584>
 8002b22:	4b7d      	ldr	r3, [pc, #500]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002b24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b26:	4a7c      	ldr	r2, [pc, #496]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002b28:	f043 0301 	orr.w	r3, r3, #1
 8002b2c:	6713      	str	r3, [r2, #112]	; 0x70
 8002b2e:	e02d      	b.n	8002b8c <HAL_RCC_OscConfig+0x5e0>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d10c      	bne.n	8002b52 <HAL_RCC_OscConfig+0x5a6>
 8002b38:	4b77      	ldr	r3, [pc, #476]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002b3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b3c:	4a76      	ldr	r2, [pc, #472]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002b3e:	f023 0301 	bic.w	r3, r3, #1
 8002b42:	6713      	str	r3, [r2, #112]	; 0x70
 8002b44:	4b74      	ldr	r3, [pc, #464]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002b46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b48:	4a73      	ldr	r2, [pc, #460]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002b4a:	f023 0304 	bic.w	r3, r3, #4
 8002b4e:	6713      	str	r3, [r2, #112]	; 0x70
 8002b50:	e01c      	b.n	8002b8c <HAL_RCC_OscConfig+0x5e0>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	2b05      	cmp	r3, #5
 8002b58:	d10c      	bne.n	8002b74 <HAL_RCC_OscConfig+0x5c8>
 8002b5a:	4b6f      	ldr	r3, [pc, #444]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002b5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b5e:	4a6e      	ldr	r2, [pc, #440]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002b60:	f043 0304 	orr.w	r3, r3, #4
 8002b64:	6713      	str	r3, [r2, #112]	; 0x70
 8002b66:	4b6c      	ldr	r3, [pc, #432]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002b68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b6a:	4a6b      	ldr	r2, [pc, #428]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002b6c:	f043 0301 	orr.w	r3, r3, #1
 8002b70:	6713      	str	r3, [r2, #112]	; 0x70
 8002b72:	e00b      	b.n	8002b8c <HAL_RCC_OscConfig+0x5e0>
 8002b74:	4b68      	ldr	r3, [pc, #416]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002b76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b78:	4a67      	ldr	r2, [pc, #412]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002b7a:	f023 0301 	bic.w	r3, r3, #1
 8002b7e:	6713      	str	r3, [r2, #112]	; 0x70
 8002b80:	4b65      	ldr	r3, [pc, #404]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002b82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b84:	4a64      	ldr	r2, [pc, #400]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002b86:	f023 0304 	bic.w	r3, r3, #4
 8002b8a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d015      	beq.n	8002bc0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b94:	f7fd febc 	bl	8000910 <HAL_GetTick>
 8002b98:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002b9a:	e00a      	b.n	8002bb2 <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b9c:	f7fd feb8 	bl	8000910 <HAL_GetTick>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ba4:	1ad3      	subs	r3, r2, r3
 8002ba6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d901      	bls.n	8002bb2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e123      	b.n	8002dfa <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002bb2:	4b59      	ldr	r3, [pc, #356]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002bb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bb6:	f003 0302 	and.w	r3, r3, #2
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d0ee      	beq.n	8002b9c <HAL_RCC_OscConfig+0x5f0>
 8002bbe:	e014      	b.n	8002bea <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bc0:	f7fd fea6 	bl	8000910 <HAL_GetTick>
 8002bc4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002bc6:	e00a      	b.n	8002bde <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bc8:	f7fd fea2 	bl	8000910 <HAL_GetTick>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d901      	bls.n	8002bde <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	e10d      	b.n	8002dfa <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002bde:	4b4e      	ldr	r3, [pc, #312]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002be0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002be2:	f003 0302 	and.w	r3, r3, #2
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d1ee      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	f000 8102 	beq.w	8002df8 <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002bf4:	4b48      	ldr	r3, [pc, #288]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002bf6:	691b      	ldr	r3, [r3, #16]
 8002bf8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002bfc:	2b18      	cmp	r3, #24
 8002bfe:	f000 80bd 	beq.w	8002d7c <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c06:	2b02      	cmp	r3, #2
 8002c08:	f040 809e 	bne.w	8002d48 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c0c:	4b42      	ldr	r3, [pc, #264]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a41      	ldr	r2, [pc, #260]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002c12:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002c16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c18:	f7fd fe7a 	bl	8000910 <HAL_GetTick>
 8002c1c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002c1e:	e008      	b.n	8002c32 <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c20:	f7fd fe76 	bl	8000910 <HAL_GetTick>
 8002c24:	4602      	mov	r2, r0
 8002c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	2b02      	cmp	r3, #2
 8002c2c:	d901      	bls.n	8002c32 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	e0e3      	b.n	8002dfa <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002c32:	4b39      	ldr	r3, [pc, #228]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d1f0      	bne.n	8002c20 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c3e:	4b36      	ldr	r3, [pc, #216]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002c40:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c42:	4b37      	ldr	r3, [pc, #220]	; (8002d20 <HAL_RCC_OscConfig+0x774>)
 8002c44:	4013      	ands	r3, r2
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8002c4a:	687a      	ldr	r2, [r7, #4]
 8002c4c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002c4e:	0112      	lsls	r2, r2, #4
 8002c50:	430a      	orrs	r2, r1
 8002c52:	4931      	ldr	r1, [pc, #196]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002c54:	4313      	orrs	r3, r2
 8002c56:	628b      	str	r3, [r1, #40]	; 0x28
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c5c:	3b01      	subs	r3, #1
 8002c5e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c66:	3b01      	subs	r3, #1
 8002c68:	025b      	lsls	r3, r3, #9
 8002c6a:	b29b      	uxth	r3, r3
 8002c6c:	431a      	orrs	r2, r3
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c72:	3b01      	subs	r3, #1
 8002c74:	041b      	lsls	r3, r3, #16
 8002c76:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002c7a:	431a      	orrs	r2, r3
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c80:	3b01      	subs	r3, #1
 8002c82:	061b      	lsls	r3, r3, #24
 8002c84:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8002c88:	4923      	ldr	r1, [pc, #140]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8002c8e:	4b22      	ldr	r3, [pc, #136]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002c90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c92:	4a21      	ldr	r2, [pc, #132]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002c94:	f023 0301 	bic.w	r3, r3, #1
 8002c98:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002c9a:	4b1f      	ldr	r3, [pc, #124]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002c9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c9e:	4b21      	ldr	r3, [pc, #132]	; (8002d24 <HAL_RCC_OscConfig+0x778>)
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002ca6:	00d2      	lsls	r2, r2, #3
 8002ca8:	491b      	ldr	r1, [pc, #108]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002caa:	4313      	orrs	r3, r2
 8002cac:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002cae:	4b1a      	ldr	r3, [pc, #104]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002cb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cb2:	f023 020c 	bic.w	r2, r3, #12
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cba:	4917      	ldr	r1, [pc, #92]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002cc0:	4b15      	ldr	r3, [pc, #84]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cc4:	f023 0202 	bic.w	r2, r3, #2
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ccc:	4912      	ldr	r1, [pc, #72]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002cd2:	4b11      	ldr	r3, [pc, #68]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002cd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cd6:	4a10      	ldr	r2, [pc, #64]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002cd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cdc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002cde:	4b0e      	ldr	r3, [pc, #56]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002ce0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ce2:	4a0d      	ldr	r2, [pc, #52]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002ce4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ce8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002cea:	4b0b      	ldr	r3, [pc, #44]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002cec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cee:	4a0a      	ldr	r2, [pc, #40]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002cf0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002cf4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8002cf6:	4b08      	ldr	r3, [pc, #32]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002cf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cfa:	4a07      	ldr	r2, [pc, #28]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002cfc:	f043 0301 	orr.w	r3, r3, #1
 8002d00:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d02:	4b05      	ldr	r3, [pc, #20]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a04      	ldr	r2, [pc, #16]	; (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002d08:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d0e:	f7fd fdff 	bl	8000910 <HAL_GetTick>
 8002d12:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002d14:	e011      	b.n	8002d3a <HAL_RCC_OscConfig+0x78e>
 8002d16:	bf00      	nop
 8002d18:	58024400 	.word	0x58024400
 8002d1c:	58024800 	.word	0x58024800
 8002d20:	fffffc0c 	.word	0xfffffc0c
 8002d24:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d28:	f7fd fdf2 	bl	8000910 <HAL_GetTick>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	2b02      	cmp	r3, #2
 8002d34:	d901      	bls.n	8002d3a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002d36:	2303      	movs	r3, #3
 8002d38:	e05f      	b.n	8002dfa <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002d3a:	4b32      	ldr	r3, [pc, #200]	; (8002e04 <HAL_RCC_OscConfig+0x858>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d0f0      	beq.n	8002d28 <HAL_RCC_OscConfig+0x77c>
 8002d46:	e057      	b.n	8002df8 <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d48:	4b2e      	ldr	r3, [pc, #184]	; (8002e04 <HAL_RCC_OscConfig+0x858>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a2d      	ldr	r2, [pc, #180]	; (8002e04 <HAL_RCC_OscConfig+0x858>)
 8002d4e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d54:	f7fd fddc 	bl	8000910 <HAL_GetTick>
 8002d58:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002d5a:	e008      	b.n	8002d6e <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d5c:	f7fd fdd8 	bl	8000910 <HAL_GetTick>
 8002d60:	4602      	mov	r2, r0
 8002d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d64:	1ad3      	subs	r3, r2, r3
 8002d66:	2b02      	cmp	r3, #2
 8002d68:	d901      	bls.n	8002d6e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002d6a:	2303      	movs	r3, #3
 8002d6c:	e045      	b.n	8002dfa <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002d6e:	4b25      	ldr	r3, [pc, #148]	; (8002e04 <HAL_RCC_OscConfig+0x858>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d1f0      	bne.n	8002d5c <HAL_RCC_OscConfig+0x7b0>
 8002d7a:	e03d      	b.n	8002df8 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002d7c:	4b21      	ldr	r3, [pc, #132]	; (8002e04 <HAL_RCC_OscConfig+0x858>)
 8002d7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d80:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002d82:	4b20      	ldr	r3, [pc, #128]	; (8002e04 <HAL_RCC_OscConfig+0x858>)
 8002d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d86:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d031      	beq.n	8002df4 <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	f003 0203 	and.w	r2, r3, #3
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	d12a      	bne.n	8002df4 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	091b      	lsrs	r3, r3, #4
 8002da2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002daa:	429a      	cmp	r2, r3
 8002dac:	d122      	bne.n	8002df4 <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db8:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002dba:	429a      	cmp	r2, r3
 8002dbc:	d11a      	bne.n	8002df4 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	0a5b      	lsrs	r3, r3, #9
 8002dc2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dca:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d111      	bne.n	8002df4 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	0c1b      	lsrs	r3, r3, #16
 8002dd4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ddc:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002dde:	429a      	cmp	r2, r3
 8002de0:	d108      	bne.n	8002df4 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	0e1b      	lsrs	r3, r3, #24
 8002de6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dee:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d001      	beq.n	8002df8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	e000      	b.n	8002dfa <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 8002df8:	2300      	movs	r3, #0
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3730      	adds	r7, #48	; 0x30
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	58024400 	.word	0x58024400

08002e08 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b086      	sub	sp, #24
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
 8002e10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d101      	bne.n	8002e1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	e19c      	b.n	8003156 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e1c:	4b8a      	ldr	r3, [pc, #552]	; (8003048 <HAL_RCC_ClockConfig+0x240>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 030f 	and.w	r3, r3, #15
 8002e24:	683a      	ldr	r2, [r7, #0]
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d910      	bls.n	8002e4c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e2a:	4b87      	ldr	r3, [pc, #540]	; (8003048 <HAL_RCC_ClockConfig+0x240>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f023 020f 	bic.w	r2, r3, #15
 8002e32:	4985      	ldr	r1, [pc, #532]	; (8003048 <HAL_RCC_ClockConfig+0x240>)
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	4313      	orrs	r3, r2
 8002e38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e3a:	4b83      	ldr	r3, [pc, #524]	; (8003048 <HAL_RCC_ClockConfig+0x240>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f003 030f 	and.w	r3, r3, #15
 8002e42:	683a      	ldr	r2, [r7, #0]
 8002e44:	429a      	cmp	r2, r3
 8002e46:	d001      	beq.n	8002e4c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e184      	b.n	8003156 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f003 0304 	and.w	r3, r3, #4
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d010      	beq.n	8002e7a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	691a      	ldr	r2, [r3, #16]
 8002e5c:	4b7b      	ldr	r3, [pc, #492]	; (800304c <HAL_RCC_ClockConfig+0x244>)
 8002e5e:	699b      	ldr	r3, [r3, #24]
 8002e60:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d908      	bls.n	8002e7a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002e68:	4b78      	ldr	r3, [pc, #480]	; (800304c <HAL_RCC_ClockConfig+0x244>)
 8002e6a:	699b      	ldr	r3, [r3, #24]
 8002e6c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	691b      	ldr	r3, [r3, #16]
 8002e74:	4975      	ldr	r1, [pc, #468]	; (800304c <HAL_RCC_ClockConfig+0x244>)
 8002e76:	4313      	orrs	r3, r2
 8002e78:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f003 0308 	and.w	r3, r3, #8
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d010      	beq.n	8002ea8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	695a      	ldr	r2, [r3, #20]
 8002e8a:	4b70      	ldr	r3, [pc, #448]	; (800304c <HAL_RCC_ClockConfig+0x244>)
 8002e8c:	69db      	ldr	r3, [r3, #28]
 8002e8e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002e92:	429a      	cmp	r2, r3
 8002e94:	d908      	bls.n	8002ea8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002e96:	4b6d      	ldr	r3, [pc, #436]	; (800304c <HAL_RCC_ClockConfig+0x244>)
 8002e98:	69db      	ldr	r3, [r3, #28]
 8002e9a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	695b      	ldr	r3, [r3, #20]
 8002ea2:	496a      	ldr	r1, [pc, #424]	; (800304c <HAL_RCC_ClockConfig+0x244>)
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 0310 	and.w	r3, r3, #16
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d010      	beq.n	8002ed6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	699a      	ldr	r2, [r3, #24]
 8002eb8:	4b64      	ldr	r3, [pc, #400]	; (800304c <HAL_RCC_ClockConfig+0x244>)
 8002eba:	69db      	ldr	r3, [r3, #28]
 8002ebc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002ec0:	429a      	cmp	r2, r3
 8002ec2:	d908      	bls.n	8002ed6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002ec4:	4b61      	ldr	r3, [pc, #388]	; (800304c <HAL_RCC_ClockConfig+0x244>)
 8002ec6:	69db      	ldr	r3, [r3, #28]
 8002ec8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	699b      	ldr	r3, [r3, #24]
 8002ed0:	495e      	ldr	r1, [pc, #376]	; (800304c <HAL_RCC_ClockConfig+0x244>)
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f003 0320 	and.w	r3, r3, #32
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d010      	beq.n	8002f04 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	69da      	ldr	r2, [r3, #28]
 8002ee6:	4b59      	ldr	r3, [pc, #356]	; (800304c <HAL_RCC_ClockConfig+0x244>)
 8002ee8:	6a1b      	ldr	r3, [r3, #32]
 8002eea:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002eee:	429a      	cmp	r2, r3
 8002ef0:	d908      	bls.n	8002f04 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002ef2:	4b56      	ldr	r3, [pc, #344]	; (800304c <HAL_RCC_ClockConfig+0x244>)
 8002ef4:	6a1b      	ldr	r3, [r3, #32]
 8002ef6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	69db      	ldr	r3, [r3, #28]
 8002efe:	4953      	ldr	r1, [pc, #332]	; (800304c <HAL_RCC_ClockConfig+0x244>)
 8002f00:	4313      	orrs	r3, r2
 8002f02:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f003 0302 	and.w	r3, r3, #2
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d010      	beq.n	8002f32 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	68da      	ldr	r2, [r3, #12]
 8002f14:	4b4d      	ldr	r3, [pc, #308]	; (800304c <HAL_RCC_ClockConfig+0x244>)
 8002f16:	699b      	ldr	r3, [r3, #24]
 8002f18:	f003 030f 	and.w	r3, r3, #15
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d908      	bls.n	8002f32 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f20:	4b4a      	ldr	r3, [pc, #296]	; (800304c <HAL_RCC_ClockConfig+0x244>)
 8002f22:	699b      	ldr	r3, [r3, #24]
 8002f24:	f023 020f 	bic.w	r2, r3, #15
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	4947      	ldr	r1, [pc, #284]	; (800304c <HAL_RCC_ClockConfig+0x244>)
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 0301 	and.w	r3, r3, #1
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d055      	beq.n	8002fea <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002f3e:	4b43      	ldr	r3, [pc, #268]	; (800304c <HAL_RCC_ClockConfig+0x244>)
 8002f40:	699b      	ldr	r3, [r3, #24]
 8002f42:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	4940      	ldr	r1, [pc, #256]	; (800304c <HAL_RCC_ClockConfig+0x244>)
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d107      	bne.n	8002f68 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002f58:	4b3c      	ldr	r3, [pc, #240]	; (800304c <HAL_RCC_ClockConfig+0x244>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d121      	bne.n	8002fa8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002f64:	2301      	movs	r3, #1
 8002f66:	e0f6      	b.n	8003156 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	2b03      	cmp	r3, #3
 8002f6e:	d107      	bne.n	8002f80 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f70:	4b36      	ldr	r3, [pc, #216]	; (800304c <HAL_RCC_ClockConfig+0x244>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d115      	bne.n	8002fa8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e0ea      	b.n	8003156 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d107      	bne.n	8002f98 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002f88:	4b30      	ldr	r3, [pc, #192]	; (800304c <HAL_RCC_ClockConfig+0x244>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d109      	bne.n	8002fa8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	e0de      	b.n	8003156 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f98:	4b2c      	ldr	r3, [pc, #176]	; (800304c <HAL_RCC_ClockConfig+0x244>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 0304 	and.w	r3, r3, #4
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d101      	bne.n	8002fa8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	e0d6      	b.n	8003156 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002fa8:	4b28      	ldr	r3, [pc, #160]	; (800304c <HAL_RCC_ClockConfig+0x244>)
 8002faa:	691b      	ldr	r3, [r3, #16]
 8002fac:	f023 0207 	bic.w	r2, r3, #7
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	4925      	ldr	r1, [pc, #148]	; (800304c <HAL_RCC_ClockConfig+0x244>)
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fba:	f7fd fca9 	bl	8000910 <HAL_GetTick>
 8002fbe:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fc0:	e00a      	b.n	8002fd8 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fc2:	f7fd fca5 	bl	8000910 <HAL_GetTick>
 8002fc6:	4602      	mov	r2, r0
 8002fc8:	697b      	ldr	r3, [r7, #20]
 8002fca:	1ad3      	subs	r3, r2, r3
 8002fcc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d901      	bls.n	8002fd8 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002fd4:	2303      	movs	r3, #3
 8002fd6:	e0be      	b.n	8003156 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fd8:	4b1c      	ldr	r3, [pc, #112]	; (800304c <HAL_RCC_ClockConfig+0x244>)
 8002fda:	691b      	ldr	r3, [r3, #16]
 8002fdc:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	00db      	lsls	r3, r3, #3
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	d1eb      	bne.n	8002fc2 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 0302 	and.w	r3, r3, #2
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d010      	beq.n	8003018 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	68da      	ldr	r2, [r3, #12]
 8002ffa:	4b14      	ldr	r3, [pc, #80]	; (800304c <HAL_RCC_ClockConfig+0x244>)
 8002ffc:	699b      	ldr	r3, [r3, #24]
 8002ffe:	f003 030f 	and.w	r3, r3, #15
 8003002:	429a      	cmp	r2, r3
 8003004:	d208      	bcs.n	8003018 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003006:	4b11      	ldr	r3, [pc, #68]	; (800304c <HAL_RCC_ClockConfig+0x244>)
 8003008:	699b      	ldr	r3, [r3, #24]
 800300a:	f023 020f 	bic.w	r2, r3, #15
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	68db      	ldr	r3, [r3, #12]
 8003012:	490e      	ldr	r1, [pc, #56]	; (800304c <HAL_RCC_ClockConfig+0x244>)
 8003014:	4313      	orrs	r3, r2
 8003016:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003018:	4b0b      	ldr	r3, [pc, #44]	; (8003048 <HAL_RCC_ClockConfig+0x240>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 030f 	and.w	r3, r3, #15
 8003020:	683a      	ldr	r2, [r7, #0]
 8003022:	429a      	cmp	r2, r3
 8003024:	d214      	bcs.n	8003050 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003026:	4b08      	ldr	r3, [pc, #32]	; (8003048 <HAL_RCC_ClockConfig+0x240>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f023 020f 	bic.w	r2, r3, #15
 800302e:	4906      	ldr	r1, [pc, #24]	; (8003048 <HAL_RCC_ClockConfig+0x240>)
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	4313      	orrs	r3, r2
 8003034:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003036:	4b04      	ldr	r3, [pc, #16]	; (8003048 <HAL_RCC_ClockConfig+0x240>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 030f 	and.w	r3, r3, #15
 800303e:	683a      	ldr	r2, [r7, #0]
 8003040:	429a      	cmp	r2, r3
 8003042:	d005      	beq.n	8003050 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003044:	2301      	movs	r3, #1
 8003046:	e086      	b.n	8003156 <HAL_RCC_ClockConfig+0x34e>
 8003048:	52002000 	.word	0x52002000
 800304c:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 0304 	and.w	r3, r3, #4
 8003058:	2b00      	cmp	r3, #0
 800305a:	d010      	beq.n	800307e <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	691a      	ldr	r2, [r3, #16]
 8003060:	4b3f      	ldr	r3, [pc, #252]	; (8003160 <HAL_RCC_ClockConfig+0x358>)
 8003062:	699b      	ldr	r3, [r3, #24]
 8003064:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003068:	429a      	cmp	r2, r3
 800306a:	d208      	bcs.n	800307e <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800306c:	4b3c      	ldr	r3, [pc, #240]	; (8003160 <HAL_RCC_ClockConfig+0x358>)
 800306e:	699b      	ldr	r3, [r3, #24]
 8003070:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	691b      	ldr	r3, [r3, #16]
 8003078:	4939      	ldr	r1, [pc, #228]	; (8003160 <HAL_RCC_ClockConfig+0x358>)
 800307a:	4313      	orrs	r3, r2
 800307c:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f003 0308 	and.w	r3, r3, #8
 8003086:	2b00      	cmp	r3, #0
 8003088:	d010      	beq.n	80030ac <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	695a      	ldr	r2, [r3, #20]
 800308e:	4b34      	ldr	r3, [pc, #208]	; (8003160 <HAL_RCC_ClockConfig+0x358>)
 8003090:	69db      	ldr	r3, [r3, #28]
 8003092:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003096:	429a      	cmp	r2, r3
 8003098:	d208      	bcs.n	80030ac <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800309a:	4b31      	ldr	r3, [pc, #196]	; (8003160 <HAL_RCC_ClockConfig+0x358>)
 800309c:	69db      	ldr	r3, [r3, #28]
 800309e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	695b      	ldr	r3, [r3, #20]
 80030a6:	492e      	ldr	r1, [pc, #184]	; (8003160 <HAL_RCC_ClockConfig+0x358>)
 80030a8:	4313      	orrs	r3, r2
 80030aa:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 0310 	and.w	r3, r3, #16
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d010      	beq.n	80030da <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	699a      	ldr	r2, [r3, #24]
 80030bc:	4b28      	ldr	r3, [pc, #160]	; (8003160 <HAL_RCC_ClockConfig+0x358>)
 80030be:	69db      	ldr	r3, [r3, #28]
 80030c0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d208      	bcs.n	80030da <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80030c8:	4b25      	ldr	r3, [pc, #148]	; (8003160 <HAL_RCC_ClockConfig+0x358>)
 80030ca:	69db      	ldr	r3, [r3, #28]
 80030cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	699b      	ldr	r3, [r3, #24]
 80030d4:	4922      	ldr	r1, [pc, #136]	; (8003160 <HAL_RCC_ClockConfig+0x358>)
 80030d6:	4313      	orrs	r3, r2
 80030d8:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 0320 	and.w	r3, r3, #32
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d010      	beq.n	8003108 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	69da      	ldr	r2, [r3, #28]
 80030ea:	4b1d      	ldr	r3, [pc, #116]	; (8003160 <HAL_RCC_ClockConfig+0x358>)
 80030ec:	6a1b      	ldr	r3, [r3, #32]
 80030ee:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80030f2:	429a      	cmp	r2, r3
 80030f4:	d208      	bcs.n	8003108 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80030f6:	4b1a      	ldr	r3, [pc, #104]	; (8003160 <HAL_RCC_ClockConfig+0x358>)
 80030f8:	6a1b      	ldr	r3, [r3, #32]
 80030fa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	69db      	ldr	r3, [r3, #28]
 8003102:	4917      	ldr	r1, [pc, #92]	; (8003160 <HAL_RCC_ClockConfig+0x358>)
 8003104:	4313      	orrs	r3, r2
 8003106:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003108:	f000 f834 	bl	8003174 <HAL_RCC_GetSysClockFreq>
 800310c:	4602      	mov	r2, r0
 800310e:	4b14      	ldr	r3, [pc, #80]	; (8003160 <HAL_RCC_ClockConfig+0x358>)
 8003110:	699b      	ldr	r3, [r3, #24]
 8003112:	0a1b      	lsrs	r3, r3, #8
 8003114:	f003 030f 	and.w	r3, r3, #15
 8003118:	4912      	ldr	r1, [pc, #72]	; (8003164 <HAL_RCC_ClockConfig+0x35c>)
 800311a:	5ccb      	ldrb	r3, [r1, r3]
 800311c:	f003 031f 	and.w	r3, r3, #31
 8003120:	fa22 f303 	lsr.w	r3, r2, r3
 8003124:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003126:	4b0e      	ldr	r3, [pc, #56]	; (8003160 <HAL_RCC_ClockConfig+0x358>)
 8003128:	699b      	ldr	r3, [r3, #24]
 800312a:	f003 030f 	and.w	r3, r3, #15
 800312e:	4a0d      	ldr	r2, [pc, #52]	; (8003164 <HAL_RCC_ClockConfig+0x35c>)
 8003130:	5cd3      	ldrb	r3, [r2, r3]
 8003132:	f003 031f 	and.w	r3, r3, #31
 8003136:	693a      	ldr	r2, [r7, #16]
 8003138:	fa22 f303 	lsr.w	r3, r2, r3
 800313c:	4a0a      	ldr	r2, [pc, #40]	; (8003168 <HAL_RCC_ClockConfig+0x360>)
 800313e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003140:	4a0a      	ldr	r2, [pc, #40]	; (800316c <HAL_RCC_ClockConfig+0x364>)
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8003146:	4b0a      	ldr	r3, [pc, #40]	; (8003170 <HAL_RCC_ClockConfig+0x368>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4618      	mov	r0, r3
 800314c:	f7fd fb96 	bl	800087c <HAL_InitTick>
 8003150:	4603      	mov	r3, r0
 8003152:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003154:	7bfb      	ldrb	r3, [r7, #15]
}
 8003156:	4618      	mov	r0, r3
 8003158:	3718      	adds	r7, #24
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}
 800315e:	bf00      	nop
 8003160:	58024400 	.word	0x58024400
 8003164:	080094cc 	.word	0x080094cc
 8003168:	24000004 	.word	0x24000004
 800316c:	24000000 	.word	0x24000000
 8003170:	24000008 	.word	0x24000008

08003174 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003174:	b480      	push	{r7}
 8003176:	b089      	sub	sp, #36	; 0x24
 8003178:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800317a:	4bb3      	ldr	r3, [pc, #716]	; (8003448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800317c:	691b      	ldr	r3, [r3, #16]
 800317e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003182:	2b18      	cmp	r3, #24
 8003184:	f200 8155 	bhi.w	8003432 <HAL_RCC_GetSysClockFreq+0x2be>
 8003188:	a201      	add	r2, pc, #4	; (adr r2, 8003190 <HAL_RCC_GetSysClockFreq+0x1c>)
 800318a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800318e:	bf00      	nop
 8003190:	080031f5 	.word	0x080031f5
 8003194:	08003433 	.word	0x08003433
 8003198:	08003433 	.word	0x08003433
 800319c:	08003433 	.word	0x08003433
 80031a0:	08003433 	.word	0x08003433
 80031a4:	08003433 	.word	0x08003433
 80031a8:	08003433 	.word	0x08003433
 80031ac:	08003433 	.word	0x08003433
 80031b0:	0800321b 	.word	0x0800321b
 80031b4:	08003433 	.word	0x08003433
 80031b8:	08003433 	.word	0x08003433
 80031bc:	08003433 	.word	0x08003433
 80031c0:	08003433 	.word	0x08003433
 80031c4:	08003433 	.word	0x08003433
 80031c8:	08003433 	.word	0x08003433
 80031cc:	08003433 	.word	0x08003433
 80031d0:	08003221 	.word	0x08003221
 80031d4:	08003433 	.word	0x08003433
 80031d8:	08003433 	.word	0x08003433
 80031dc:	08003433 	.word	0x08003433
 80031e0:	08003433 	.word	0x08003433
 80031e4:	08003433 	.word	0x08003433
 80031e8:	08003433 	.word	0x08003433
 80031ec:	08003433 	.word	0x08003433
 80031f0:	08003227 	.word	0x08003227
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80031f4:	4b94      	ldr	r3, [pc, #592]	; (8003448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 0320 	and.w	r3, r3, #32
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d009      	beq.n	8003214 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003200:	4b91      	ldr	r3, [pc, #580]	; (8003448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	08db      	lsrs	r3, r3, #3
 8003206:	f003 0303 	and.w	r3, r3, #3
 800320a:	4a90      	ldr	r2, [pc, #576]	; (800344c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800320c:	fa22 f303 	lsr.w	r3, r2, r3
 8003210:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8003212:	e111      	b.n	8003438 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003214:	4b8d      	ldr	r3, [pc, #564]	; (800344c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003216:	61bb      	str	r3, [r7, #24]
    break;
 8003218:	e10e      	b.n	8003438 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800321a:	4b8d      	ldr	r3, [pc, #564]	; (8003450 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800321c:	61bb      	str	r3, [r7, #24]
    break;
 800321e:	e10b      	b.n	8003438 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8003220:	4b8c      	ldr	r3, [pc, #560]	; (8003454 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003222:	61bb      	str	r3, [r7, #24]
    break;
 8003224:	e108      	b.n	8003438 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003226:	4b88      	ldr	r3, [pc, #544]	; (8003448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003228:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800322a:	f003 0303 	and.w	r3, r3, #3
 800322e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8003230:	4b85      	ldr	r3, [pc, #532]	; (8003448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003234:	091b      	lsrs	r3, r3, #4
 8003236:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800323a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 800323c:	4b82      	ldr	r3, [pc, #520]	; (8003448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800323e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003240:	f003 0301 	and.w	r3, r3, #1
 8003244:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8003246:	4b80      	ldr	r3, [pc, #512]	; (8003448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003248:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800324a:	08db      	lsrs	r3, r3, #3
 800324c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003250:	68fa      	ldr	r2, [r7, #12]
 8003252:	fb02 f303 	mul.w	r3, r2, r3
 8003256:	ee07 3a90 	vmov	s15, r3
 800325a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800325e:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	2b00      	cmp	r3, #0
 8003266:	f000 80e1 	beq.w	800342c <HAL_RCC_GetSysClockFreq+0x2b8>
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	2b02      	cmp	r3, #2
 800326e:	f000 8083 	beq.w	8003378 <HAL_RCC_GetSysClockFreq+0x204>
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	2b02      	cmp	r3, #2
 8003276:	f200 80a1 	bhi.w	80033bc <HAL_RCC_GetSysClockFreq+0x248>
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d003      	beq.n	8003288 <HAL_RCC_GetSysClockFreq+0x114>
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	2b01      	cmp	r3, #1
 8003284:	d056      	beq.n	8003334 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003286:	e099      	b.n	80033bc <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003288:	4b6f      	ldr	r3, [pc, #444]	; (8003448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f003 0320 	and.w	r3, r3, #32
 8003290:	2b00      	cmp	r3, #0
 8003292:	d02d      	beq.n	80032f0 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003294:	4b6c      	ldr	r3, [pc, #432]	; (8003448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	08db      	lsrs	r3, r3, #3
 800329a:	f003 0303 	and.w	r3, r3, #3
 800329e:	4a6b      	ldr	r2, [pc, #428]	; (800344c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80032a0:	fa22 f303 	lsr.w	r3, r2, r3
 80032a4:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	ee07 3a90 	vmov	s15, r3
 80032ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	ee07 3a90 	vmov	s15, r3
 80032b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80032be:	4b62      	ldr	r3, [pc, #392]	; (8003448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032c6:	ee07 3a90 	vmov	s15, r3
 80032ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032ce:	ed97 6a02 	vldr	s12, [r7, #8]
 80032d2:	eddf 5a61 	vldr	s11, [pc, #388]	; 8003458 <HAL_RCC_GetSysClockFreq+0x2e4>
 80032d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80032da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80032de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80032e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80032e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032ea:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80032ee:	e087      	b.n	8003400 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80032f0:	693b      	ldr	r3, [r7, #16]
 80032f2:	ee07 3a90 	vmov	s15, r3
 80032f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032fa:	eddf 6a58 	vldr	s13, [pc, #352]	; 800345c <HAL_RCC_GetSysClockFreq+0x2e8>
 80032fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003302:	4b51      	ldr	r3, [pc, #324]	; (8003448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003306:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800330a:	ee07 3a90 	vmov	s15, r3
 800330e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003312:	ed97 6a02 	vldr	s12, [r7, #8]
 8003316:	eddf 5a50 	vldr	s11, [pc, #320]	; 8003458 <HAL_RCC_GetSysClockFreq+0x2e4>
 800331a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800331e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003322:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003326:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800332a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800332e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003332:	e065      	b.n	8003400 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003334:	693b      	ldr	r3, [r7, #16]
 8003336:	ee07 3a90 	vmov	s15, r3
 800333a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800333e:	eddf 6a48 	vldr	s13, [pc, #288]	; 8003460 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003342:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003346:	4b40      	ldr	r3, [pc, #256]	; (8003448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800334a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800334e:	ee07 3a90 	vmov	s15, r3
 8003352:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003356:	ed97 6a02 	vldr	s12, [r7, #8]
 800335a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8003458 <HAL_RCC_GetSysClockFreq+0x2e4>
 800335e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003362:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003366:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800336a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800336e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003372:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003376:	e043      	b.n	8003400 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003378:	693b      	ldr	r3, [r7, #16]
 800337a:	ee07 3a90 	vmov	s15, r3
 800337e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003382:	eddf 6a38 	vldr	s13, [pc, #224]	; 8003464 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003386:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800338a:	4b2f      	ldr	r3, [pc, #188]	; (8003448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800338c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800338e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003392:	ee07 3a90 	vmov	s15, r3
 8003396:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800339a:	ed97 6a02 	vldr	s12, [r7, #8]
 800339e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8003458 <HAL_RCC_GetSysClockFreq+0x2e4>
 80033a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80033ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80033ba:	e021      	b.n	8003400 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	ee07 3a90 	vmov	s15, r3
 80033c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033c6:	eddf 6a26 	vldr	s13, [pc, #152]	; 8003460 <HAL_RCC_GetSysClockFreq+0x2ec>
 80033ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033ce:	4b1e      	ldr	r3, [pc, #120]	; (8003448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033d6:	ee07 3a90 	vmov	s15, r3
 80033da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033de:	ed97 6a02 	vldr	s12, [r7, #8]
 80033e2:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8003458 <HAL_RCC_GetSysClockFreq+0x2e4>
 80033e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80033f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80033fe:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8003400:	4b11      	ldr	r3, [pc, #68]	; (8003448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003404:	0a5b      	lsrs	r3, r3, #9
 8003406:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800340a:	3301      	adds	r3, #1
 800340c:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	ee07 3a90 	vmov	s15, r3
 8003414:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003418:	edd7 6a07 	vldr	s13, [r7, #28]
 800341c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003420:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003424:	ee17 3a90 	vmov	r3, s15
 8003428:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800342a:	e005      	b.n	8003438 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 800342c:	2300      	movs	r3, #0
 800342e:	61bb      	str	r3, [r7, #24]
    break;
 8003430:	e002      	b.n	8003438 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8003432:	4b07      	ldr	r3, [pc, #28]	; (8003450 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003434:	61bb      	str	r3, [r7, #24]
    break;
 8003436:	bf00      	nop
  }

  return sysclockfreq;
 8003438:	69bb      	ldr	r3, [r7, #24]
}
 800343a:	4618      	mov	r0, r3
 800343c:	3724      	adds	r7, #36	; 0x24
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr
 8003446:	bf00      	nop
 8003448:	58024400 	.word	0x58024400
 800344c:	03d09000 	.word	0x03d09000
 8003450:	003d0900 	.word	0x003d0900
 8003454:	00b71b00 	.word	0x00b71b00
 8003458:	46000000 	.word	0x46000000
 800345c:	4c742400 	.word	0x4c742400
 8003460:	4a742400 	.word	0x4a742400
 8003464:	4b371b00 	.word	0x4b371b00

08003468 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b082      	sub	sp, #8
 800346c:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800346e:	f7ff fe81 	bl	8003174 <HAL_RCC_GetSysClockFreq>
 8003472:	4602      	mov	r2, r0
 8003474:	4b10      	ldr	r3, [pc, #64]	; (80034b8 <HAL_RCC_GetHCLKFreq+0x50>)
 8003476:	699b      	ldr	r3, [r3, #24]
 8003478:	0a1b      	lsrs	r3, r3, #8
 800347a:	f003 030f 	and.w	r3, r3, #15
 800347e:	490f      	ldr	r1, [pc, #60]	; (80034bc <HAL_RCC_GetHCLKFreq+0x54>)
 8003480:	5ccb      	ldrb	r3, [r1, r3]
 8003482:	f003 031f 	and.w	r3, r3, #31
 8003486:	fa22 f303 	lsr.w	r3, r2, r3
 800348a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800348c:	4b0a      	ldr	r3, [pc, #40]	; (80034b8 <HAL_RCC_GetHCLKFreq+0x50>)
 800348e:	699b      	ldr	r3, [r3, #24]
 8003490:	f003 030f 	and.w	r3, r3, #15
 8003494:	4a09      	ldr	r2, [pc, #36]	; (80034bc <HAL_RCC_GetHCLKFreq+0x54>)
 8003496:	5cd3      	ldrb	r3, [r2, r3]
 8003498:	f003 031f 	and.w	r3, r3, #31
 800349c:	687a      	ldr	r2, [r7, #4]
 800349e:	fa22 f303 	lsr.w	r3, r2, r3
 80034a2:	4a07      	ldr	r2, [pc, #28]	; (80034c0 <HAL_RCC_GetHCLKFreq+0x58>)
 80034a4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80034a6:	4a07      	ldr	r2, [pc, #28]	; (80034c4 <HAL_RCC_GetHCLKFreq+0x5c>)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80034ac:	4b04      	ldr	r3, [pc, #16]	; (80034c0 <HAL_RCC_GetHCLKFreq+0x58>)
 80034ae:	681b      	ldr	r3, [r3, #0]
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	3708      	adds	r7, #8
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd80      	pop	{r7, pc}
 80034b8:	58024400 	.word	0x58024400
 80034bc:	080094cc 	.word	0x080094cc
 80034c0:	24000004 	.word	0x24000004
 80034c4:	24000000 	.word	0x24000000

080034c8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b086      	sub	sp, #24
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80034d0:	2300      	movs	r3, #0
 80034d2:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80034d4:	2300      	movs	r3, #0
 80034d6:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d03f      	beq.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034e8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80034ec:	d02a      	beq.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80034ee:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80034f2:	d824      	bhi.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80034f4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80034f8:	d018      	beq.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x64>
 80034fa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80034fe:	d81e      	bhi.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003500:	2b00      	cmp	r3, #0
 8003502:	d003      	beq.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003504:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003508:	d007      	beq.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x52>
 800350a:	e018      	b.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800350c:	4ba3      	ldr	r3, [pc, #652]	; (800379c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800350e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003510:	4aa2      	ldr	r2, [pc, #648]	; (800379c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003512:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003516:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8003518:	e015      	b.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	3304      	adds	r3, #4
 800351e:	2102      	movs	r1, #2
 8003520:	4618      	mov	r0, r3
 8003522:	f000 ff17 	bl	8004354 <RCCEx_PLL2_Config>
 8003526:	4603      	mov	r3, r0
 8003528:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800352a:	e00c      	b.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	3324      	adds	r3, #36	; 0x24
 8003530:	2102      	movs	r1, #2
 8003532:	4618      	mov	r0, r3
 8003534:	f000 ffc0 	bl	80044b8 <RCCEx_PLL3_Config>
 8003538:	4603      	mov	r3, r0
 800353a:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800353c:	e003      	b.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	75fb      	strb	r3, [r7, #23]
      break;
 8003542:	e000      	b.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003544:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003546:	7dfb      	ldrb	r3, [r7, #23]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d109      	bne.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800354c:	4b93      	ldr	r3, [pc, #588]	; (800379c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800354e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003550:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003558:	4990      	ldr	r1, [pc, #576]	; (800379c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800355a:	4313      	orrs	r3, r2
 800355c:	650b      	str	r3, [r1, #80]	; 0x50
 800355e:	e001      	b.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003560:	7dfb      	ldrb	r3, [r7, #23]
 8003562:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800356c:	2b00      	cmp	r3, #0
 800356e:	d03d      	beq.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003574:	2b04      	cmp	r3, #4
 8003576:	d826      	bhi.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003578:	a201      	add	r2, pc, #4	; (adr r2, 8003580 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 800357a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800357e:	bf00      	nop
 8003580:	08003595 	.word	0x08003595
 8003584:	080035a3 	.word	0x080035a3
 8003588:	080035b5 	.word	0x080035b5
 800358c:	080035cd 	.word	0x080035cd
 8003590:	080035cd 	.word	0x080035cd
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003594:	4b81      	ldr	r3, [pc, #516]	; (800379c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003598:	4a80      	ldr	r2, [pc, #512]	; (800379c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800359a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800359e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80035a0:	e015      	b.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	3304      	adds	r3, #4
 80035a6:	2100      	movs	r1, #0
 80035a8:	4618      	mov	r0, r3
 80035aa:	f000 fed3 	bl	8004354 <RCCEx_PLL2_Config>
 80035ae:	4603      	mov	r3, r0
 80035b0:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80035b2:	e00c      	b.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	3324      	adds	r3, #36	; 0x24
 80035b8:	2100      	movs	r1, #0
 80035ba:	4618      	mov	r0, r3
 80035bc:	f000 ff7c 	bl	80044b8 <RCCEx_PLL3_Config>
 80035c0:	4603      	mov	r3, r0
 80035c2:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80035c4:	e003      	b.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	75fb      	strb	r3, [r7, #23]
      break;
 80035ca:	e000      	b.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80035cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80035ce:	7dfb      	ldrb	r3, [r7, #23]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d109      	bne.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80035d4:	4b71      	ldr	r3, [pc, #452]	; (800379c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80035d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035d8:	f023 0207 	bic.w	r2, r3, #7
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035e0:	496e      	ldr	r1, [pc, #440]	; (800379c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80035e2:	4313      	orrs	r3, r2
 80035e4:	650b      	str	r3, [r1, #80]	; 0x50
 80035e6:	e001      	b.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035e8:	7dfb      	ldrb	r3, [r7, #23]
 80035ea:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d042      	beq.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003600:	d02b      	beq.n	800365a <HAL_RCCEx_PeriphCLKConfig+0x192>
 8003602:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003606:	d825      	bhi.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8003608:	2bc0      	cmp	r3, #192	; 0xc0
 800360a:	d028      	beq.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x196>
 800360c:	2bc0      	cmp	r3, #192	; 0xc0
 800360e:	d821      	bhi.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8003610:	2b80      	cmp	r3, #128	; 0x80
 8003612:	d016      	beq.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8003614:	2b80      	cmp	r3, #128	; 0x80
 8003616:	d81d      	bhi.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8003618:	2b00      	cmp	r3, #0
 800361a:	d002      	beq.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 800361c:	2b40      	cmp	r3, #64	; 0x40
 800361e:	d007      	beq.n	8003630 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8003620:	e018      	b.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003622:	4b5e      	ldr	r3, [pc, #376]	; (800379c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003624:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003626:	4a5d      	ldr	r2, [pc, #372]	; (800379c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003628:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800362c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800362e:	e017      	b.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	3304      	adds	r3, #4
 8003634:	2100      	movs	r1, #0
 8003636:	4618      	mov	r0, r3
 8003638:	f000 fe8c 	bl	8004354 <RCCEx_PLL2_Config>
 800363c:	4603      	mov	r3, r0
 800363e:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8003640:	e00e      	b.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	3324      	adds	r3, #36	; 0x24
 8003646:	2100      	movs	r1, #0
 8003648:	4618      	mov	r0, r3
 800364a:	f000 ff35 	bl	80044b8 <RCCEx_PLL3_Config>
 800364e:	4603      	mov	r3, r0
 8003650:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8003652:	e005      	b.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003654:	2301      	movs	r3, #1
 8003656:	75fb      	strb	r3, [r7, #23]
      break;
 8003658:	e002      	b.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800365a:	bf00      	nop
 800365c:	e000      	b.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800365e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003660:	7dfb      	ldrb	r3, [r7, #23]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d109      	bne.n	800367a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003666:	4b4d      	ldr	r3, [pc, #308]	; (800379c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003668:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800366a:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003672:	494a      	ldr	r1, [pc, #296]	; (800379c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003674:	4313      	orrs	r3, r2
 8003676:	650b      	str	r3, [r1, #80]	; 0x50
 8003678:	e001      	b.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800367a:	7dfb      	ldrb	r3, [r7, #23]
 800367c:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003686:	2b00      	cmp	r3, #0
 8003688:	d049      	beq.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003690:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003694:	d030      	beq.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8003696:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800369a:	d82a      	bhi.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800369c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80036a0:	d02c      	beq.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x234>
 80036a2:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80036a6:	d824      	bhi.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80036a8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80036ac:	d018      	beq.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x218>
 80036ae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80036b2:	d81e      	bhi.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d003      	beq.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 80036b8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80036bc:	d007      	beq.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x206>
 80036be:	e018      	b.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036c0:	4b36      	ldr	r3, [pc, #216]	; (800379c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80036c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036c4:	4a35      	ldr	r2, [pc, #212]	; (800379c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80036c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036ca:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80036cc:	e017      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	3304      	adds	r3, #4
 80036d2:	2100      	movs	r1, #0
 80036d4:	4618      	mov	r0, r3
 80036d6:	f000 fe3d 	bl	8004354 <RCCEx_PLL2_Config>
 80036da:	4603      	mov	r3, r0
 80036dc:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80036de:	e00e      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	3324      	adds	r3, #36	; 0x24
 80036e4:	2100      	movs	r1, #0
 80036e6:	4618      	mov	r0, r3
 80036e8:	f000 fee6 	bl	80044b8 <RCCEx_PLL3_Config>
 80036ec:	4603      	mov	r3, r0
 80036ee:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80036f0:	e005      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	75fb      	strb	r3, [r7, #23]
      break;
 80036f6:	e002      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 80036f8:	bf00      	nop
 80036fa:	e000      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 80036fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80036fe:	7dfb      	ldrb	r3, [r7, #23]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d10a      	bne.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003704:	4b25      	ldr	r3, [pc, #148]	; (800379c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003706:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003708:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003712:	4922      	ldr	r1, [pc, #136]	; (800379c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003714:	4313      	orrs	r3, r2
 8003716:	658b      	str	r3, [r1, #88]	; 0x58
 8003718:	e001      	b.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800371a:	7dfb      	ldrb	r3, [r7, #23]
 800371c:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003726:	2b00      	cmp	r3, #0
 8003728:	d04b      	beq.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003730:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003734:	d030      	beq.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8003736:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800373a:	d82a      	bhi.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800373c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003740:	d02e      	beq.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 8003742:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003746:	d824      	bhi.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8003748:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800374c:	d018      	beq.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 800374e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003752:	d81e      	bhi.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8003754:	2b00      	cmp	r3, #0
 8003756:	d003      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8003758:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800375c:	d007      	beq.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800375e:	e018      	b.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003760:	4b0e      	ldr	r3, [pc, #56]	; (800379c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003764:	4a0d      	ldr	r2, [pc, #52]	; (800379c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003766:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800376a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800376c:	e019      	b.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	3304      	adds	r3, #4
 8003772:	2100      	movs	r1, #0
 8003774:	4618      	mov	r0, r3
 8003776:	f000 fded 	bl	8004354 <RCCEx_PLL2_Config>
 800377a:	4603      	mov	r3, r0
 800377c:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800377e:	e010      	b.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	3324      	adds	r3, #36	; 0x24
 8003784:	2100      	movs	r1, #0
 8003786:	4618      	mov	r0, r3
 8003788:	f000 fe96 	bl	80044b8 <RCCEx_PLL3_Config>
 800378c:	4603      	mov	r3, r0
 800378e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003790:	e007      	b.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	75fb      	strb	r3, [r7, #23]
      break;
 8003796:	e004      	b.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 8003798:	bf00      	nop
 800379a:	e002      	b.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800379c:	58024400 	.word	0x58024400
      break;
 80037a0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80037a2:	7dfb      	ldrb	r3, [r7, #23]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d10a      	bne.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80037a8:	4b99      	ldr	r3, [pc, #612]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80037aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037ac:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80037b6:	4996      	ldr	r1, [pc, #600]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80037b8:	4313      	orrs	r3, r2
 80037ba:	658b      	str	r3, [r1, #88]	; 0x58
 80037bc:	e001      	b.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037be:	7dfb      	ldrb	r3, [r7, #23]
 80037c0:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d032      	beq.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037d2:	2b30      	cmp	r3, #48	; 0x30
 80037d4:	d01c      	beq.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x348>
 80037d6:	2b30      	cmp	r3, #48	; 0x30
 80037d8:	d817      	bhi.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x342>
 80037da:	2b20      	cmp	r3, #32
 80037dc:	d00c      	beq.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x330>
 80037de:	2b20      	cmp	r3, #32
 80037e0:	d813      	bhi.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x342>
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d016      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 80037e6:	2b10      	cmp	r3, #16
 80037e8:	d10f      	bne.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037ea:	4b89      	ldr	r3, [pc, #548]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80037ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037ee:	4a88      	ldr	r2, [pc, #544]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80037f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037f4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80037f6:	e00e      	b.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	3304      	adds	r3, #4
 80037fc:	2102      	movs	r1, #2
 80037fe:	4618      	mov	r0, r3
 8003800:	f000 fda8 	bl	8004354 <RCCEx_PLL2_Config>
 8003804:	4603      	mov	r3, r0
 8003806:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8003808:	e005      	b.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	75fb      	strb	r3, [r7, #23]
      break;
 800380e:	e002      	b.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8003810:	bf00      	nop
 8003812:	e000      	b.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8003814:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003816:	7dfb      	ldrb	r3, [r7, #23]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d109      	bne.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800381c:	4b7c      	ldr	r3, [pc, #496]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800381e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003820:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003828:	4979      	ldr	r1, [pc, #484]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800382a:	4313      	orrs	r3, r2
 800382c:	64cb      	str	r3, [r1, #76]	; 0x4c
 800382e:	e001      	b.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003830:	7dfb      	ldrb	r3, [r7, #23]
 8003832:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800383c:	2b00      	cmp	r3, #0
 800383e:	d047      	beq.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003844:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003848:	d030      	beq.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800384a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800384e:	d82a      	bhi.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8003850:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003854:	d02c      	beq.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8003856:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800385a:	d824      	bhi.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 800385c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003860:	d018      	beq.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8003862:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003866:	d81e      	bhi.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8003868:	2b00      	cmp	r3, #0
 800386a:	d003      	beq.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 800386c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003870:	d007      	beq.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 8003872:	e018      	b.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003874:	4b66      	ldr	r3, [pc, #408]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003878:	4a65      	ldr	r2, [pc, #404]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800387a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800387e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003880:	e017      	b.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	3304      	adds	r3, #4
 8003886:	2100      	movs	r1, #0
 8003888:	4618      	mov	r0, r3
 800388a:	f000 fd63 	bl	8004354 <RCCEx_PLL2_Config>
 800388e:	4603      	mov	r3, r0
 8003890:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003892:	e00e      	b.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	3324      	adds	r3, #36	; 0x24
 8003898:	2100      	movs	r1, #0
 800389a:	4618      	mov	r0, r3
 800389c:	f000 fe0c 	bl	80044b8 <RCCEx_PLL3_Config>
 80038a0:	4603      	mov	r3, r0
 80038a2:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80038a4:	e005      	b.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	75fb      	strb	r3, [r7, #23]
      break;
 80038aa:	e002      	b.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 80038ac:	bf00      	nop
 80038ae:	e000      	b.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 80038b0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80038b2:	7dfb      	ldrb	r3, [r7, #23]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d109      	bne.n	80038cc <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80038b8:	4b55      	ldr	r3, [pc, #340]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80038ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038bc:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038c4:	4952      	ldr	r1, [pc, #328]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80038c6:	4313      	orrs	r3, r2
 80038c8:	650b      	str	r3, [r1, #80]	; 0x50
 80038ca:	e001      	b.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038cc:	7dfb      	ldrb	r3, [r7, #23]
 80038ce:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d049      	beq.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80038e4:	d02e      	beq.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80038e6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80038ea:	d828      	bhi.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x476>
 80038ec:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80038f0:	d02a      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x480>
 80038f2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80038f6:	d822      	bhi.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x476>
 80038f8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80038fc:	d026      	beq.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x484>
 80038fe:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003902:	d81c      	bhi.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8003904:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003908:	d010      	beq.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x464>
 800390a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800390e:	d816      	bhi.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8003910:	2b00      	cmp	r3, #0
 8003912:	d01d      	beq.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x488>
 8003914:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003918:	d111      	bne.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	3304      	adds	r3, #4
 800391e:	2101      	movs	r1, #1
 8003920:	4618      	mov	r0, r3
 8003922:	f000 fd17 	bl	8004354 <RCCEx_PLL2_Config>
 8003926:	4603      	mov	r3, r0
 8003928:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800392a:	e012      	b.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	3324      	adds	r3, #36	; 0x24
 8003930:	2101      	movs	r1, #1
 8003932:	4618      	mov	r0, r3
 8003934:	f000 fdc0 	bl	80044b8 <RCCEx_PLL3_Config>
 8003938:	4603      	mov	r3, r0
 800393a:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800393c:	e009      	b.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	75fb      	strb	r3, [r7, #23]
      break;
 8003942:	e006      	b.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8003944:	bf00      	nop
 8003946:	e004      	b.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8003948:	bf00      	nop
 800394a:	e002      	b.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 800394c:	bf00      	nop
 800394e:	e000      	b.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8003950:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003952:	7dfb      	ldrb	r3, [r7, #23]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d109      	bne.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003958:	4b2d      	ldr	r3, [pc, #180]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800395a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800395c:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003964:	492a      	ldr	r1, [pc, #168]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003966:	4313      	orrs	r3, r2
 8003968:	650b      	str	r3, [r1, #80]	; 0x50
 800396a:	e001      	b.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800396c:	7dfb      	ldrb	r3, [r7, #23]
 800396e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003978:	2b00      	cmp	r3, #0
 800397a:	d04d      	beq.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003982:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003986:	d02e      	beq.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8003988:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800398c:	d828      	bhi.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x518>
 800398e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003992:	d02a      	beq.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x522>
 8003994:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003998:	d822      	bhi.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x518>
 800399a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800399e:	d026      	beq.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x526>
 80039a0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80039a4:	d81c      	bhi.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x518>
 80039a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80039aa:	d010      	beq.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x506>
 80039ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80039b0:	d816      	bhi.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x518>
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d01d      	beq.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 80039b6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80039ba:	d111      	bne.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	3304      	adds	r3, #4
 80039c0:	2101      	movs	r1, #1
 80039c2:	4618      	mov	r0, r3
 80039c4:	f000 fcc6 	bl	8004354 <RCCEx_PLL2_Config>
 80039c8:	4603      	mov	r3, r0
 80039ca:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80039cc:	e012      	b.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	3324      	adds	r3, #36	; 0x24
 80039d2:	2101      	movs	r1, #1
 80039d4:	4618      	mov	r0, r3
 80039d6:	f000 fd6f 	bl	80044b8 <RCCEx_PLL3_Config>
 80039da:	4603      	mov	r3, r0
 80039dc:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80039de:	e009      	b.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	75fb      	strb	r3, [r7, #23]
      break;
 80039e4:	e006      	b.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80039e6:	bf00      	nop
 80039e8:	e004      	b.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80039ea:	bf00      	nop
 80039ec:	e002      	b.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80039ee:	bf00      	nop
 80039f0:	e000      	b.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80039f2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80039f4:	7dfb      	ldrb	r3, [r7, #23]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d10c      	bne.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80039fa:	4b05      	ldr	r3, [pc, #20]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80039fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039fe:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003a08:	4901      	ldr	r1, [pc, #4]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	658b      	str	r3, [r1, #88]	; 0x58
 8003a0e:	e003      	b.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8003a10:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a14:	7dfb      	ldrb	r3, [r7, #23]
 8003a16:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d02f      	beq.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a28:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a2c:	d00e      	beq.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x584>
 8003a2e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a32:	d814      	bhi.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x596>
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d015      	beq.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8003a38:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003a3c:	d10f      	bne.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a3e:	4baf      	ldr	r3, [pc, #700]	; (8003cfc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003a40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a42:	4aae      	ldr	r2, [pc, #696]	; (8003cfc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003a44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a48:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8003a4a:	e00c      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	3304      	adds	r3, #4
 8003a50:	2101      	movs	r1, #1
 8003a52:	4618      	mov	r0, r3
 8003a54:	f000 fc7e 	bl	8004354 <RCCEx_PLL2_Config>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8003a5c:	e003      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	75fb      	strb	r3, [r7, #23]
      break;
 8003a62:	e000      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 8003a64:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a66:	7dfb      	ldrb	r3, [r7, #23]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d109      	bne.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003a6c:	4ba3      	ldr	r3, [pc, #652]	; (8003cfc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003a6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a70:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a78:	49a0      	ldr	r1, [pc, #640]	; (8003cfc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	650b      	str	r3, [r1, #80]	; 0x50
 8003a7e:	e001      	b.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a80:	7dfb      	ldrb	r3, [r7, #23]
 8003a82:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d032      	beq.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a94:	2b03      	cmp	r3, #3
 8003a96:	d81b      	bhi.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8003a98:	a201      	add	r2, pc, #4	; (adr r2, 8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 8003a9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a9e:	bf00      	nop
 8003aa0:	08003ad7 	.word	0x08003ad7
 8003aa4:	08003ab1 	.word	0x08003ab1
 8003aa8:	08003abf 	.word	0x08003abf
 8003aac:	08003ad7 	.word	0x08003ad7
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ab0:	4b92      	ldr	r3, [pc, #584]	; (8003cfc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ab4:	4a91      	ldr	r2, [pc, #580]	; (8003cfc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003ab6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003aba:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003abc:	e00c      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	3304      	adds	r3, #4
 8003ac2:	2102      	movs	r1, #2
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f000 fc45 	bl	8004354 <RCCEx_PLL2_Config>
 8003aca:	4603      	mov	r3, r0
 8003acc:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003ace:	e003      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	75fb      	strb	r3, [r7, #23]
      break;
 8003ad4:	e000      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8003ad6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ad8:	7dfb      	ldrb	r3, [r7, #23]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d109      	bne.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003ade:	4b87      	ldr	r3, [pc, #540]	; (8003cfc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ae2:	f023 0203 	bic.w	r2, r3, #3
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aea:	4984      	ldr	r1, [pc, #528]	; (8003cfc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003aec:	4313      	orrs	r3, r2
 8003aee:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003af0:	e001      	b.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003af2:	7dfb      	ldrb	r3, [r7, #23]
 8003af4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	f000 8086 	beq.w	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b04:	4b7e      	ldr	r3, [pc, #504]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a7d      	ldr	r2, [pc, #500]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8003b0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b0e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b10:	f7fc fefe 	bl	8000910 <HAL_GetTick>
 8003b14:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b16:	e009      	b.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b18:	f7fc fefa 	bl	8000910 <HAL_GetTick>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	1ad3      	subs	r3, r2, r3
 8003b22:	2b64      	cmp	r3, #100	; 0x64
 8003b24:	d902      	bls.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8003b26:	2303      	movs	r3, #3
 8003b28:	75fb      	strb	r3, [r7, #23]
        break;
 8003b2a:	e005      	b.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b2c:	4b74      	ldr	r3, [pc, #464]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d0ef      	beq.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8003b38:	7dfb      	ldrb	r3, [r7, #23]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d166      	bne.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003b3e:	4b6f      	ldr	r3, [pc, #444]	; (8003cfc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003b40:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003b48:	4053      	eors	r3, r2
 8003b4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d013      	beq.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b52:	4b6a      	ldr	r3, [pc, #424]	; (8003cfc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003b54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b5a:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003b5c:	4b67      	ldr	r3, [pc, #412]	; (8003cfc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003b5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b60:	4a66      	ldr	r2, [pc, #408]	; (8003cfc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003b62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b66:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003b68:	4b64      	ldr	r3, [pc, #400]	; (8003cfc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003b6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b6c:	4a63      	ldr	r2, [pc, #396]	; (8003cfc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003b6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b72:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003b74:	4a61      	ldr	r2, [pc, #388]	; (8003cfc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003b80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b84:	d115      	bne.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b86:	f7fc fec3 	bl	8000910 <HAL_GetTick>
 8003b8a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003b8c:	e00b      	b.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b8e:	f7fc febf 	bl	8000910 <HAL_GetTick>
 8003b92:	4602      	mov	r2, r0
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	1ad3      	subs	r3, r2, r3
 8003b98:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d902      	bls.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8003ba0:	2303      	movs	r3, #3
 8003ba2:	75fb      	strb	r3, [r7, #23]
            break;
 8003ba4:	e005      	b.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003ba6:	4b55      	ldr	r3, [pc, #340]	; (8003cfc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003ba8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003baa:	f003 0302 	and.w	r3, r3, #2
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d0ed      	beq.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8003bb2:	7dfb      	ldrb	r3, [r7, #23]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d126      	bne.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003bbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bc2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003bc6:	d10d      	bne.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8003bc8:	4b4c      	ldr	r3, [pc, #304]	; (8003cfc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003bca:	691b      	ldr	r3, [r3, #16]
 8003bcc:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003bd6:	0919      	lsrs	r1, r3, #4
 8003bd8:	4b4a      	ldr	r3, [pc, #296]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8003bda:	400b      	ands	r3, r1
 8003bdc:	4947      	ldr	r1, [pc, #284]	; (8003cfc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003bde:	4313      	orrs	r3, r2
 8003be0:	610b      	str	r3, [r1, #16]
 8003be2:	e005      	b.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x728>
 8003be4:	4b45      	ldr	r3, [pc, #276]	; (8003cfc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003be6:	691b      	ldr	r3, [r3, #16]
 8003be8:	4a44      	ldr	r2, [pc, #272]	; (8003cfc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003bea:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003bee:	6113      	str	r3, [r2, #16]
 8003bf0:	4b42      	ldr	r3, [pc, #264]	; (8003cfc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003bf2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003bfa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bfe:	493f      	ldr	r1, [pc, #252]	; (8003cfc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003c00:	4313      	orrs	r3, r2
 8003c02:	670b      	str	r3, [r1, #112]	; 0x70
 8003c04:	e004      	b.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003c06:	7dfb      	ldrb	r3, [r7, #23]
 8003c08:	75bb      	strb	r3, [r7, #22]
 8003c0a:	e001      	b.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c0c:	7dfb      	ldrb	r3, [r7, #23]
 8003c0e:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f003 0301 	and.w	r3, r3, #1
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	f000 8085 	beq.w	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c22:	2b28      	cmp	r3, #40	; 0x28
 8003c24:	d866      	bhi.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8003c26:	a201      	add	r2, pc, #4	; (adr r2, 8003c2c <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8003c28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c2c:	08003d09 	.word	0x08003d09
 8003c30:	08003cf5 	.word	0x08003cf5
 8003c34:	08003cf5 	.word	0x08003cf5
 8003c38:	08003cf5 	.word	0x08003cf5
 8003c3c:	08003cf5 	.word	0x08003cf5
 8003c40:	08003cf5 	.word	0x08003cf5
 8003c44:	08003cf5 	.word	0x08003cf5
 8003c48:	08003cf5 	.word	0x08003cf5
 8003c4c:	08003cd1 	.word	0x08003cd1
 8003c50:	08003cf5 	.word	0x08003cf5
 8003c54:	08003cf5 	.word	0x08003cf5
 8003c58:	08003cf5 	.word	0x08003cf5
 8003c5c:	08003cf5 	.word	0x08003cf5
 8003c60:	08003cf5 	.word	0x08003cf5
 8003c64:	08003cf5 	.word	0x08003cf5
 8003c68:	08003cf5 	.word	0x08003cf5
 8003c6c:	08003ce3 	.word	0x08003ce3
 8003c70:	08003cf5 	.word	0x08003cf5
 8003c74:	08003cf5 	.word	0x08003cf5
 8003c78:	08003cf5 	.word	0x08003cf5
 8003c7c:	08003cf5 	.word	0x08003cf5
 8003c80:	08003cf5 	.word	0x08003cf5
 8003c84:	08003cf5 	.word	0x08003cf5
 8003c88:	08003cf5 	.word	0x08003cf5
 8003c8c:	08003d09 	.word	0x08003d09
 8003c90:	08003cf5 	.word	0x08003cf5
 8003c94:	08003cf5 	.word	0x08003cf5
 8003c98:	08003cf5 	.word	0x08003cf5
 8003c9c:	08003cf5 	.word	0x08003cf5
 8003ca0:	08003cf5 	.word	0x08003cf5
 8003ca4:	08003cf5 	.word	0x08003cf5
 8003ca8:	08003cf5 	.word	0x08003cf5
 8003cac:	08003d09 	.word	0x08003d09
 8003cb0:	08003cf5 	.word	0x08003cf5
 8003cb4:	08003cf5 	.word	0x08003cf5
 8003cb8:	08003cf5 	.word	0x08003cf5
 8003cbc:	08003cf5 	.word	0x08003cf5
 8003cc0:	08003cf5 	.word	0x08003cf5
 8003cc4:	08003cf5 	.word	0x08003cf5
 8003cc8:	08003cf5 	.word	0x08003cf5
 8003ccc:	08003d09 	.word	0x08003d09
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	3304      	adds	r3, #4
 8003cd4:	2101      	movs	r1, #1
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f000 fb3c 	bl	8004354 <RCCEx_PLL2_Config>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003ce0:	e013      	b.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	3324      	adds	r3, #36	; 0x24
 8003ce6:	2101      	movs	r1, #1
 8003ce8:	4618      	mov	r0, r3
 8003cea:	f000 fbe5 	bl	80044b8 <RCCEx_PLL3_Config>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003cf2:	e00a      	b.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	75fb      	strb	r3, [r7, #23]
      break;
 8003cf8:	e007      	b.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003cfa:	bf00      	nop
 8003cfc:	58024400 	.word	0x58024400
 8003d00:	58024800 	.word	0x58024800
 8003d04:	00ffffcf 	.word	0x00ffffcf
      break;
 8003d08:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d0a:	7dfb      	ldrb	r3, [r7, #23]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d109      	bne.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003d10:	4b96      	ldr	r3, [pc, #600]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003d12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d14:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d1c:	4993      	ldr	r1, [pc, #588]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	654b      	str	r3, [r1, #84]	; 0x54
 8003d22:	e001      	b.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d24:	7dfb      	ldrb	r3, [r7, #23]
 8003d26:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 0302 	and.w	r3, r3, #2
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d038      	beq.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d38:	2b05      	cmp	r3, #5
 8003d3a:	d821      	bhi.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8003d3c:	a201      	add	r2, pc, #4	; (adr r2, 8003d44 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8003d3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d42:	bf00      	nop
 8003d44:	08003d87 	.word	0x08003d87
 8003d48:	08003d5d 	.word	0x08003d5d
 8003d4c:	08003d6f 	.word	0x08003d6f
 8003d50:	08003d87 	.word	0x08003d87
 8003d54:	08003d87 	.word	0x08003d87
 8003d58:	08003d87 	.word	0x08003d87
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	3304      	adds	r3, #4
 8003d60:	2101      	movs	r1, #1
 8003d62:	4618      	mov	r0, r3
 8003d64:	f000 faf6 	bl	8004354 <RCCEx_PLL2_Config>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003d6c:	e00c      	b.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	3324      	adds	r3, #36	; 0x24
 8003d72:	2101      	movs	r1, #1
 8003d74:	4618      	mov	r0, r3
 8003d76:	f000 fb9f 	bl	80044b8 <RCCEx_PLL3_Config>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003d7e:	e003      	b.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
 8003d82:	75fb      	strb	r3, [r7, #23]
      break;
 8003d84:	e000      	b.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 8003d86:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d88:	7dfb      	ldrb	r3, [r7, #23]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d109      	bne.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003d8e:	4b77      	ldr	r3, [pc, #476]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003d90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d92:	f023 0207 	bic.w	r2, r3, #7
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d9a:	4974      	ldr	r1, [pc, #464]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	654b      	str	r3, [r1, #84]	; 0x54
 8003da0:	e001      	b.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003da2:	7dfb      	ldrb	r3, [r7, #23]
 8003da4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f003 0304 	and.w	r3, r3, #4
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d03a      	beq.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003db8:	2b05      	cmp	r3, #5
 8003dba:	d821      	bhi.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x938>
 8003dbc:	a201      	add	r2, pc, #4	; (adr r2, 8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 8003dbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dc2:	bf00      	nop
 8003dc4:	08003e07 	.word	0x08003e07
 8003dc8:	08003ddd 	.word	0x08003ddd
 8003dcc:	08003def 	.word	0x08003def
 8003dd0:	08003e07 	.word	0x08003e07
 8003dd4:	08003e07 	.word	0x08003e07
 8003dd8:	08003e07 	.word	0x08003e07
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	3304      	adds	r3, #4
 8003de0:	2101      	movs	r1, #1
 8003de2:	4618      	mov	r0, r3
 8003de4:	f000 fab6 	bl	8004354 <RCCEx_PLL2_Config>
 8003de8:	4603      	mov	r3, r0
 8003dea:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003dec:	e00c      	b.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	3324      	adds	r3, #36	; 0x24
 8003df2:	2101      	movs	r1, #1
 8003df4:	4618      	mov	r0, r3
 8003df6:	f000 fb5f 	bl	80044b8 <RCCEx_PLL3_Config>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003dfe:	e003      	b.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	75fb      	strb	r3, [r7, #23]
      break;
 8003e04:	e000      	b.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 8003e06:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e08:	7dfb      	ldrb	r3, [r7, #23]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d10a      	bne.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003e0e:	4b57      	ldr	r3, [pc, #348]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003e10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e12:	f023 0207 	bic.w	r2, r3, #7
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e1c:	4953      	ldr	r1, [pc, #332]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	658b      	str	r3, [r1, #88]	; 0x58
 8003e22:	e001      	b.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e24:	7dfb      	ldrb	r3, [r7, #23]
 8003e26:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f003 0320 	and.w	r3, r3, #32
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d04b      	beq.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003e3e:	d02e      	beq.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8003e40:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003e44:	d828      	bhi.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8003e46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e4a:	d02a      	beq.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8003e4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e50:	d822      	bhi.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8003e52:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003e56:	d026      	beq.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8003e58:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003e5c:	d81c      	bhi.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8003e5e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003e62:	d010      	beq.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8003e64:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003e68:	d816      	bhi.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d01d      	beq.n	8003eaa <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 8003e6e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003e72:	d111      	bne.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	3304      	adds	r3, #4
 8003e78:	2100      	movs	r1, #0
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f000 fa6a 	bl	8004354 <RCCEx_PLL2_Config>
 8003e80:	4603      	mov	r3, r0
 8003e82:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003e84:	e012      	b.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	3324      	adds	r3, #36	; 0x24
 8003e8a:	2102      	movs	r1, #2
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f000 fb13 	bl	80044b8 <RCCEx_PLL3_Config>
 8003e92:	4603      	mov	r3, r0
 8003e94:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003e96:	e009      	b.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	75fb      	strb	r3, [r7, #23]
      break;
 8003e9c:	e006      	b.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8003e9e:	bf00      	nop
 8003ea0:	e004      	b.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8003ea2:	bf00      	nop
 8003ea4:	e002      	b.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8003ea6:	bf00      	nop
 8003ea8:	e000      	b.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8003eaa:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003eac:	7dfb      	ldrb	r3, [r7, #23]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d10a      	bne.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003eb2:	4b2e      	ldr	r3, [pc, #184]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003eb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eb6:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ec0:	492a      	ldr	r1, [pc, #168]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	654b      	str	r3, [r1, #84]	; 0x54
 8003ec6:	e001      	b.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ec8:	7dfb      	ldrb	r3, [r7, #23]
 8003eca:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d04d      	beq.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003ede:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003ee2:	d02e      	beq.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8003ee4:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003ee8:	d828      	bhi.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8003eea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003eee:	d02a      	beq.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8003ef0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ef4:	d822      	bhi.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8003ef6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003efa:	d026      	beq.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8003efc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003f00:	d81c      	bhi.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8003f02:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f06:	d010      	beq.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8003f08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f0c:	d816      	bhi.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d01d      	beq.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0xa86>
 8003f12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f16:	d111      	bne.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	3304      	adds	r3, #4
 8003f1c:	2100      	movs	r1, #0
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f000 fa18 	bl	8004354 <RCCEx_PLL2_Config>
 8003f24:	4603      	mov	r3, r0
 8003f26:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003f28:	e012      	b.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	3324      	adds	r3, #36	; 0x24
 8003f2e:	2102      	movs	r1, #2
 8003f30:	4618      	mov	r0, r3
 8003f32:	f000 fac1 	bl	80044b8 <RCCEx_PLL3_Config>
 8003f36:	4603      	mov	r3, r0
 8003f38:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003f3a:	e009      	b.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	75fb      	strb	r3, [r7, #23]
      break;
 8003f40:	e006      	b.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8003f42:	bf00      	nop
 8003f44:	e004      	b.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8003f46:	bf00      	nop
 8003f48:	e002      	b.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8003f4a:	bf00      	nop
 8003f4c:	e000      	b.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8003f4e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f50:	7dfb      	ldrb	r3, [r7, #23]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d10c      	bne.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003f56:	4b05      	ldr	r3, [pc, #20]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003f58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f5a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003f64:	4901      	ldr	r1, [pc, #4]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003f66:	4313      	orrs	r3, r2
 8003f68:	658b      	str	r3, [r1, #88]	; 0x58
 8003f6a:	e003      	b.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8003f6c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f70:	7dfb      	ldrb	r3, [r7, #23]
 8003f72:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d04b      	beq.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003f86:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003f8a:	d02e      	beq.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8003f8c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003f90:	d828      	bhi.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8003f92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f96:	d02a      	beq.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8003f98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f9c:	d822      	bhi.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8003f9e:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003fa2:	d026      	beq.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8003fa4:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003fa8:	d81c      	bhi.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8003faa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003fae:	d010      	beq.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8003fb0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003fb4:	d816      	bhi.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d01d      	beq.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8003fba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fbe:	d111      	bne.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	3304      	adds	r3, #4
 8003fc4:	2100      	movs	r1, #0
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f000 f9c4 	bl	8004354 <RCCEx_PLL2_Config>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003fd0:	e012      	b.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	3324      	adds	r3, #36	; 0x24
 8003fd6:	2102      	movs	r1, #2
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f000 fa6d 	bl	80044b8 <RCCEx_PLL3_Config>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003fe2:	e009      	b.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	75fb      	strb	r3, [r7, #23]
      break;
 8003fe8:	e006      	b.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8003fea:	bf00      	nop
 8003fec:	e004      	b.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8003fee:	bf00      	nop
 8003ff0:	e002      	b.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8003ff2:	bf00      	nop
 8003ff4:	e000      	b.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8003ff6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ff8:	7dfb      	ldrb	r3, [r7, #23]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d10a      	bne.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003ffe:	4b9d      	ldr	r3, [pc, #628]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004000:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004002:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800400c:	4999      	ldr	r1, [pc, #612]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800400e:	4313      	orrs	r3, r2
 8004010:	658b      	str	r3, [r1, #88]	; 0x58
 8004012:	e001      	b.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004014:	7dfb      	ldrb	r3, [r7, #23]
 8004016:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 0308 	and.w	r3, r3, #8
 8004020:	2b00      	cmp	r3, #0
 8004022:	d01a      	beq.n	800405a <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800402a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800402e:	d10a      	bne.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	3324      	adds	r3, #36	; 0x24
 8004034:	2102      	movs	r1, #2
 8004036:	4618      	mov	r0, r3
 8004038:	f000 fa3e 	bl	80044b8 <RCCEx_PLL3_Config>
 800403c:	4603      	mov	r3, r0
 800403e:	2b00      	cmp	r3, #0
 8004040:	d001      	beq.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004046:	4b8b      	ldr	r3, [pc, #556]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004048:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800404a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004054:	4987      	ldr	r1, [pc, #540]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004056:	4313      	orrs	r3, r2
 8004058:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f003 0310 	and.w	r3, r3, #16
 8004062:	2b00      	cmp	r3, #0
 8004064:	d01a      	beq.n	800409c <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800406c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004070:	d10a      	bne.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	3324      	adds	r3, #36	; 0x24
 8004076:	2102      	movs	r1, #2
 8004078:	4618      	mov	r0, r3
 800407a:	f000 fa1d 	bl	80044b8 <RCCEx_PLL3_Config>
 800407e:	4603      	mov	r3, r0
 8004080:	2b00      	cmp	r3, #0
 8004082:	d001      	beq.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004088:	4b7a      	ldr	r3, [pc, #488]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800408a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800408c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004096:	4977      	ldr	r1, [pc, #476]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004098:	4313      	orrs	r3, r2
 800409a:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d034      	beq.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80040ae:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80040b2:	d01d      	beq.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 80040b4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80040b8:	d817      	bhi.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0xc22>
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d003      	beq.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 80040be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040c2:	d009      	beq.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 80040c4:	e011      	b.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	3304      	adds	r3, #4
 80040ca:	2100      	movs	r1, #0
 80040cc:	4618      	mov	r0, r3
 80040ce:	f000 f941 	bl	8004354 <RCCEx_PLL2_Config>
 80040d2:	4603      	mov	r3, r0
 80040d4:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80040d6:	e00c      	b.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	3324      	adds	r3, #36	; 0x24
 80040dc:	2102      	movs	r1, #2
 80040de:	4618      	mov	r0, r3
 80040e0:	f000 f9ea 	bl	80044b8 <RCCEx_PLL3_Config>
 80040e4:	4603      	mov	r3, r0
 80040e6:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80040e8:	e003      	b.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	75fb      	strb	r3, [r7, #23]
      break;
 80040ee:	e000      	b.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 80040f0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80040f2:	7dfb      	ldrb	r3, [r7, #23]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d10a      	bne.n	800410e <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80040f8:	4b5e      	ldr	r3, [pc, #376]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80040fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040fc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004106:	495b      	ldr	r1, [pc, #364]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004108:	4313      	orrs	r3, r2
 800410a:	658b      	str	r3, [r1, #88]	; 0x58
 800410c:	e001      	b.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800410e:	7dfb      	ldrb	r3, [r7, #23]
 8004110:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800411a:	2b00      	cmp	r3, #0
 800411c:	d033      	beq.n	8004186 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004124:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004128:	d01c      	beq.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 800412a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800412e:	d816      	bhi.n	800415e <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8004130:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004134:	d003      	beq.n	800413e <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8004136:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800413a:	d007      	beq.n	800414c <HAL_RCCEx_PeriphCLKConfig+0xc84>
 800413c:	e00f      	b.n	800415e <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800413e:	4b4d      	ldr	r3, [pc, #308]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004142:	4a4c      	ldr	r2, [pc, #304]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004144:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004148:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800414a:	e00c      	b.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	3324      	adds	r3, #36	; 0x24
 8004150:	2101      	movs	r1, #1
 8004152:	4618      	mov	r0, r3
 8004154:	f000 f9b0 	bl	80044b8 <RCCEx_PLL3_Config>
 8004158:	4603      	mov	r3, r0
 800415a:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 800415c:	e003      	b.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800415e:	2301      	movs	r3, #1
 8004160:	75fb      	strb	r3, [r7, #23]
      break;
 8004162:	e000      	b.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8004164:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004166:	7dfb      	ldrb	r3, [r7, #23]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d10a      	bne.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800416c:	4b41      	ldr	r3, [pc, #260]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800416e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004170:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800417a:	493e      	ldr	r1, [pc, #248]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800417c:	4313      	orrs	r3, r2
 800417e:	654b      	str	r3, [r1, #84]	; 0x54
 8004180:	e001      	b.n	8004186 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004182:	7dfb      	ldrb	r3, [r7, #23]
 8004184:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800418e:	2b00      	cmp	r3, #0
 8004190:	d029      	beq.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004196:	2b00      	cmp	r3, #0
 8004198:	d003      	beq.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0xcda>
 800419a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800419e:	d007      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 80041a0:	e00f      	b.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80041a2:	4b34      	ldr	r3, [pc, #208]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80041a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041a6:	4a33      	ldr	r2, [pc, #204]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80041a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80041ac:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80041ae:	e00b      	b.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	3304      	adds	r3, #4
 80041b4:	2102      	movs	r1, #2
 80041b6:	4618      	mov	r0, r3
 80041b8:	f000 f8cc 	bl	8004354 <RCCEx_PLL2_Config>
 80041bc:	4603      	mov	r3, r0
 80041be:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80041c0:	e002      	b.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	75fb      	strb	r3, [r7, #23]
      break;
 80041c6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80041c8:	7dfb      	ldrb	r3, [r7, #23]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d109      	bne.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80041ce:	4b29      	ldr	r3, [pc, #164]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80041d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041d2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041da:	4926      	ldr	r1, [pc, #152]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80041dc:	4313      	orrs	r3, r2
 80041de:	64cb      	str	r3, [r1, #76]	; 0x4c
 80041e0:	e001      	b.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041e2:	7dfb      	ldrb	r3, [r7, #23]
 80041e4:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d00a      	beq.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	3324      	adds	r3, #36	; 0x24
 80041f6:	2102      	movs	r1, #2
 80041f8:	4618      	mov	r0, r3
 80041fa:	f000 f95d 	bl	80044b8 <RCCEx_PLL3_Config>
 80041fe:	4603      	mov	r3, r0
 8004200:	2b00      	cmp	r3, #0
 8004202:	d001      	beq.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8004204:	2301      	movs	r3, #1
 8004206:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004210:	2b00      	cmp	r3, #0
 8004212:	d033      	beq.n	800427c <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004218:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800421c:	d017      	beq.n	800424e <HAL_RCCEx_PeriphCLKConfig+0xd86>
 800421e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004222:	d811      	bhi.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8004224:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004228:	d013      	beq.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 800422a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800422e:	d80b      	bhi.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8004230:	2b00      	cmp	r3, #0
 8004232:	d010      	beq.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8004234:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004238:	d106      	bne.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800423a:	4b0e      	ldr	r3, [pc, #56]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800423c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800423e:	4a0d      	ldr	r2, [pc, #52]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004240:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004244:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8004246:	e007      	b.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	75fb      	strb	r3, [r7, #23]
      break;
 800424c:	e004      	b.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 800424e:	bf00      	nop
 8004250:	e002      	b.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8004252:	bf00      	nop
 8004254:	e000      	b.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8004256:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004258:	7dfb      	ldrb	r3, [r7, #23]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d10c      	bne.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800425e:	4b05      	ldr	r3, [pc, #20]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004260:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004262:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800426a:	4902      	ldr	r1, [pc, #8]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800426c:	4313      	orrs	r3, r2
 800426e:	654b      	str	r3, [r1, #84]	; 0x54
 8004270:	e004      	b.n	800427c <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 8004272:	bf00      	nop
 8004274:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004278:	7dfb      	ldrb	r3, [r7, #23]
 800427a:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004284:	2b00      	cmp	r3, #0
 8004286:	d008      	beq.n	800429a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004288:	4b31      	ldr	r3, [pc, #196]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800428a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800428c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004294:	492e      	ldr	r1, [pc, #184]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004296:	4313      	orrs	r3, r2
 8004298:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d009      	beq.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80042a6:	4b2a      	ldr	r3, [pc, #168]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80042a8:	691b      	ldr	r3, [r3, #16]
 80042aa:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80042b4:	4926      	ldr	r1, [pc, #152]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80042b6:	4313      	orrs	r3, r2
 80042b8:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d008      	beq.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80042c6:	4b22      	ldr	r3, [pc, #136]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80042c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042ca:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80042d2:	491f      	ldr	r1, [pc, #124]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80042d4:	4313      	orrs	r3, r2
 80042d6:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d00d      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80042e4:	4b1a      	ldr	r3, [pc, #104]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80042e6:	691b      	ldr	r3, [r3, #16]
 80042e8:	4a19      	ldr	r2, [pc, #100]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80042ea:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80042ee:	6113      	str	r3, [r2, #16]
 80042f0:	4b17      	ldr	r3, [pc, #92]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80042f2:	691a      	ldr	r2, [r3, #16]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80042fa:	4915      	ldr	r1, [pc, #84]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80042fc:	4313      	orrs	r3, r2
 80042fe:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	2b00      	cmp	r3, #0
 8004306:	da08      	bge.n	800431a <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004308:	4b11      	ldr	r3, [pc, #68]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800430a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800430c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004314:	490e      	ldr	r1, [pc, #56]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004316:	4313      	orrs	r3, r2
 8004318:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004322:	2b00      	cmp	r3, #0
 8004324:	d009      	beq.n	800433a <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004326:	4b0a      	ldr	r3, [pc, #40]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004328:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800432a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004334:	4906      	ldr	r1, [pc, #24]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004336:	4313      	orrs	r3, r2
 8004338:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800433a:	7dbb      	ldrb	r3, [r7, #22]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d101      	bne.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 8004340:	2300      	movs	r3, #0
 8004342:	e000      	b.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 8004344:	2301      	movs	r3, #1
}
 8004346:	4618      	mov	r0, r3
 8004348:	3718      	adds	r7, #24
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}
 800434e:	bf00      	nop
 8004350:	58024400 	.word	0x58024400

08004354 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b084      	sub	sp, #16
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
 800435c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800435e:	2300      	movs	r3, #0
 8004360:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004362:	4b53      	ldr	r3, [pc, #332]	; (80044b0 <RCCEx_PLL2_Config+0x15c>)
 8004364:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004366:	f003 0303 	and.w	r3, r3, #3
 800436a:	2b03      	cmp	r3, #3
 800436c:	d101      	bne.n	8004372 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e099      	b.n	80044a6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004372:	4b4f      	ldr	r3, [pc, #316]	; (80044b0 <RCCEx_PLL2_Config+0x15c>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a4e      	ldr	r2, [pc, #312]	; (80044b0 <RCCEx_PLL2_Config+0x15c>)
 8004378:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800437c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800437e:	f7fc fac7 	bl	8000910 <HAL_GetTick>
 8004382:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004384:	e008      	b.n	8004398 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004386:	f7fc fac3 	bl	8000910 <HAL_GetTick>
 800438a:	4602      	mov	r2, r0
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	1ad3      	subs	r3, r2, r3
 8004390:	2b02      	cmp	r3, #2
 8004392:	d901      	bls.n	8004398 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004394:	2303      	movs	r3, #3
 8004396:	e086      	b.n	80044a6 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004398:	4b45      	ldr	r3, [pc, #276]	; (80044b0 <RCCEx_PLL2_Config+0x15c>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d1f0      	bne.n	8004386 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80043a4:	4b42      	ldr	r3, [pc, #264]	; (80044b0 <RCCEx_PLL2_Config+0x15c>)
 80043a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043a8:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	031b      	lsls	r3, r3, #12
 80043b2:	493f      	ldr	r1, [pc, #252]	; (80044b0 <RCCEx_PLL2_Config+0x15c>)
 80043b4:	4313      	orrs	r3, r2
 80043b6:	628b      	str	r3, [r1, #40]	; 0x28
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	3b01      	subs	r3, #1
 80043be:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	689b      	ldr	r3, [r3, #8]
 80043c6:	3b01      	subs	r3, #1
 80043c8:	025b      	lsls	r3, r3, #9
 80043ca:	b29b      	uxth	r3, r3
 80043cc:	431a      	orrs	r2, r3
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	68db      	ldr	r3, [r3, #12]
 80043d2:	3b01      	subs	r3, #1
 80043d4:	041b      	lsls	r3, r3, #16
 80043d6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80043da:	431a      	orrs	r2, r3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	691b      	ldr	r3, [r3, #16]
 80043e0:	3b01      	subs	r3, #1
 80043e2:	061b      	lsls	r3, r3, #24
 80043e4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80043e8:	4931      	ldr	r1, [pc, #196]	; (80044b0 <RCCEx_PLL2_Config+0x15c>)
 80043ea:	4313      	orrs	r3, r2
 80043ec:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80043ee:	4b30      	ldr	r3, [pc, #192]	; (80044b0 <RCCEx_PLL2_Config+0x15c>)
 80043f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043f2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	695b      	ldr	r3, [r3, #20]
 80043fa:	492d      	ldr	r1, [pc, #180]	; (80044b0 <RCCEx_PLL2_Config+0x15c>)
 80043fc:	4313      	orrs	r3, r2
 80043fe:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004400:	4b2b      	ldr	r3, [pc, #172]	; (80044b0 <RCCEx_PLL2_Config+0x15c>)
 8004402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004404:	f023 0220 	bic.w	r2, r3, #32
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	699b      	ldr	r3, [r3, #24]
 800440c:	4928      	ldr	r1, [pc, #160]	; (80044b0 <RCCEx_PLL2_Config+0x15c>)
 800440e:	4313      	orrs	r3, r2
 8004410:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004412:	4b27      	ldr	r3, [pc, #156]	; (80044b0 <RCCEx_PLL2_Config+0x15c>)
 8004414:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004416:	4a26      	ldr	r2, [pc, #152]	; (80044b0 <RCCEx_PLL2_Config+0x15c>)
 8004418:	f023 0310 	bic.w	r3, r3, #16
 800441c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800441e:	4b24      	ldr	r3, [pc, #144]	; (80044b0 <RCCEx_PLL2_Config+0x15c>)
 8004420:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004422:	4b24      	ldr	r3, [pc, #144]	; (80044b4 <RCCEx_PLL2_Config+0x160>)
 8004424:	4013      	ands	r3, r2
 8004426:	687a      	ldr	r2, [r7, #4]
 8004428:	69d2      	ldr	r2, [r2, #28]
 800442a:	00d2      	lsls	r2, r2, #3
 800442c:	4920      	ldr	r1, [pc, #128]	; (80044b0 <RCCEx_PLL2_Config+0x15c>)
 800442e:	4313      	orrs	r3, r2
 8004430:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004432:	4b1f      	ldr	r3, [pc, #124]	; (80044b0 <RCCEx_PLL2_Config+0x15c>)
 8004434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004436:	4a1e      	ldr	r2, [pc, #120]	; (80044b0 <RCCEx_PLL2_Config+0x15c>)
 8004438:	f043 0310 	orr.w	r3, r3, #16
 800443c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d106      	bne.n	8004452 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004444:	4b1a      	ldr	r3, [pc, #104]	; (80044b0 <RCCEx_PLL2_Config+0x15c>)
 8004446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004448:	4a19      	ldr	r2, [pc, #100]	; (80044b0 <RCCEx_PLL2_Config+0x15c>)
 800444a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800444e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004450:	e00f      	b.n	8004472 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	2b01      	cmp	r3, #1
 8004456:	d106      	bne.n	8004466 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004458:	4b15      	ldr	r3, [pc, #84]	; (80044b0 <RCCEx_PLL2_Config+0x15c>)
 800445a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800445c:	4a14      	ldr	r2, [pc, #80]	; (80044b0 <RCCEx_PLL2_Config+0x15c>)
 800445e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004462:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004464:	e005      	b.n	8004472 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004466:	4b12      	ldr	r3, [pc, #72]	; (80044b0 <RCCEx_PLL2_Config+0x15c>)
 8004468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800446a:	4a11      	ldr	r2, [pc, #68]	; (80044b0 <RCCEx_PLL2_Config+0x15c>)
 800446c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004470:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004472:	4b0f      	ldr	r3, [pc, #60]	; (80044b0 <RCCEx_PLL2_Config+0x15c>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a0e      	ldr	r2, [pc, #56]	; (80044b0 <RCCEx_PLL2_Config+0x15c>)
 8004478:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800447c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800447e:	f7fc fa47 	bl	8000910 <HAL_GetTick>
 8004482:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004484:	e008      	b.n	8004498 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004486:	f7fc fa43 	bl	8000910 <HAL_GetTick>
 800448a:	4602      	mov	r2, r0
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	1ad3      	subs	r3, r2, r3
 8004490:	2b02      	cmp	r3, #2
 8004492:	d901      	bls.n	8004498 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004494:	2303      	movs	r3, #3
 8004496:	e006      	b.n	80044a6 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004498:	4b05      	ldr	r3, [pc, #20]	; (80044b0 <RCCEx_PLL2_Config+0x15c>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d0f0      	beq.n	8004486 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80044a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3710      	adds	r7, #16
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
 80044ae:	bf00      	nop
 80044b0:	58024400 	.word	0x58024400
 80044b4:	ffff0007 	.word	0xffff0007

080044b8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b084      	sub	sp, #16
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
 80044c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80044c2:	2300      	movs	r3, #0
 80044c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80044c6:	4b53      	ldr	r3, [pc, #332]	; (8004614 <RCCEx_PLL3_Config+0x15c>)
 80044c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044ca:	f003 0303 	and.w	r3, r3, #3
 80044ce:	2b03      	cmp	r3, #3
 80044d0:	d101      	bne.n	80044d6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e099      	b.n	800460a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80044d6:	4b4f      	ldr	r3, [pc, #316]	; (8004614 <RCCEx_PLL3_Config+0x15c>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a4e      	ldr	r2, [pc, #312]	; (8004614 <RCCEx_PLL3_Config+0x15c>)
 80044dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044e2:	f7fc fa15 	bl	8000910 <HAL_GetTick>
 80044e6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80044e8:	e008      	b.n	80044fc <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80044ea:	f7fc fa11 	bl	8000910 <HAL_GetTick>
 80044ee:	4602      	mov	r2, r0
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	1ad3      	subs	r3, r2, r3
 80044f4:	2b02      	cmp	r3, #2
 80044f6:	d901      	bls.n	80044fc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80044f8:	2303      	movs	r3, #3
 80044fa:	e086      	b.n	800460a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80044fc:	4b45      	ldr	r3, [pc, #276]	; (8004614 <RCCEx_PLL3_Config+0x15c>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004504:	2b00      	cmp	r3, #0
 8004506:	d1f0      	bne.n	80044ea <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004508:	4b42      	ldr	r3, [pc, #264]	; (8004614 <RCCEx_PLL3_Config+0x15c>)
 800450a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800450c:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	051b      	lsls	r3, r3, #20
 8004516:	493f      	ldr	r1, [pc, #252]	; (8004614 <RCCEx_PLL3_Config+0x15c>)
 8004518:	4313      	orrs	r3, r2
 800451a:	628b      	str	r3, [r1, #40]	; 0x28
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	3b01      	subs	r3, #1
 8004522:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	3b01      	subs	r3, #1
 800452c:	025b      	lsls	r3, r3, #9
 800452e:	b29b      	uxth	r3, r3
 8004530:	431a      	orrs	r2, r3
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	68db      	ldr	r3, [r3, #12]
 8004536:	3b01      	subs	r3, #1
 8004538:	041b      	lsls	r3, r3, #16
 800453a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800453e:	431a      	orrs	r2, r3
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	691b      	ldr	r3, [r3, #16]
 8004544:	3b01      	subs	r3, #1
 8004546:	061b      	lsls	r3, r3, #24
 8004548:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800454c:	4931      	ldr	r1, [pc, #196]	; (8004614 <RCCEx_PLL3_Config+0x15c>)
 800454e:	4313      	orrs	r3, r2
 8004550:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004552:	4b30      	ldr	r3, [pc, #192]	; (8004614 <RCCEx_PLL3_Config+0x15c>)
 8004554:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004556:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	695b      	ldr	r3, [r3, #20]
 800455e:	492d      	ldr	r1, [pc, #180]	; (8004614 <RCCEx_PLL3_Config+0x15c>)
 8004560:	4313      	orrs	r3, r2
 8004562:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004564:	4b2b      	ldr	r3, [pc, #172]	; (8004614 <RCCEx_PLL3_Config+0x15c>)
 8004566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004568:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	699b      	ldr	r3, [r3, #24]
 8004570:	4928      	ldr	r1, [pc, #160]	; (8004614 <RCCEx_PLL3_Config+0x15c>)
 8004572:	4313      	orrs	r3, r2
 8004574:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004576:	4b27      	ldr	r3, [pc, #156]	; (8004614 <RCCEx_PLL3_Config+0x15c>)
 8004578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800457a:	4a26      	ldr	r2, [pc, #152]	; (8004614 <RCCEx_PLL3_Config+0x15c>)
 800457c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004580:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004582:	4b24      	ldr	r3, [pc, #144]	; (8004614 <RCCEx_PLL3_Config+0x15c>)
 8004584:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004586:	4b24      	ldr	r3, [pc, #144]	; (8004618 <RCCEx_PLL3_Config+0x160>)
 8004588:	4013      	ands	r3, r2
 800458a:	687a      	ldr	r2, [r7, #4]
 800458c:	69d2      	ldr	r2, [r2, #28]
 800458e:	00d2      	lsls	r2, r2, #3
 8004590:	4920      	ldr	r1, [pc, #128]	; (8004614 <RCCEx_PLL3_Config+0x15c>)
 8004592:	4313      	orrs	r3, r2
 8004594:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004596:	4b1f      	ldr	r3, [pc, #124]	; (8004614 <RCCEx_PLL3_Config+0x15c>)
 8004598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800459a:	4a1e      	ldr	r2, [pc, #120]	; (8004614 <RCCEx_PLL3_Config+0x15c>)
 800459c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045a0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d106      	bne.n	80045b6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80045a8:	4b1a      	ldr	r3, [pc, #104]	; (8004614 <RCCEx_PLL3_Config+0x15c>)
 80045aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ac:	4a19      	ldr	r2, [pc, #100]	; (8004614 <RCCEx_PLL3_Config+0x15c>)
 80045ae:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80045b2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80045b4:	e00f      	b.n	80045d6 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	2b01      	cmp	r3, #1
 80045ba:	d106      	bne.n	80045ca <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80045bc:	4b15      	ldr	r3, [pc, #84]	; (8004614 <RCCEx_PLL3_Config+0x15c>)
 80045be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045c0:	4a14      	ldr	r2, [pc, #80]	; (8004614 <RCCEx_PLL3_Config+0x15c>)
 80045c2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80045c6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80045c8:	e005      	b.n	80045d6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80045ca:	4b12      	ldr	r3, [pc, #72]	; (8004614 <RCCEx_PLL3_Config+0x15c>)
 80045cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ce:	4a11      	ldr	r2, [pc, #68]	; (8004614 <RCCEx_PLL3_Config+0x15c>)
 80045d0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80045d4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80045d6:	4b0f      	ldr	r3, [pc, #60]	; (8004614 <RCCEx_PLL3_Config+0x15c>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a0e      	ldr	r2, [pc, #56]	; (8004614 <RCCEx_PLL3_Config+0x15c>)
 80045dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045e2:	f7fc f995 	bl	8000910 <HAL_GetTick>
 80045e6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80045e8:	e008      	b.n	80045fc <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80045ea:	f7fc f991 	bl	8000910 <HAL_GetTick>
 80045ee:	4602      	mov	r2, r0
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	1ad3      	subs	r3, r2, r3
 80045f4:	2b02      	cmp	r3, #2
 80045f6:	d901      	bls.n	80045fc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80045f8:	2303      	movs	r3, #3
 80045fa:	e006      	b.n	800460a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80045fc:	4b05      	ldr	r3, [pc, #20]	; (8004614 <RCCEx_PLL3_Config+0x15c>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004604:	2b00      	cmp	r3, #0
 8004606:	d0f0      	beq.n	80045ea <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004608:	7bfb      	ldrb	r3, [r7, #15]
}
 800460a:	4618      	mov	r0, r3
 800460c:	3710      	adds	r7, #16
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
 8004612:	bf00      	nop
 8004614:	58024400 	.word	0x58024400
 8004618:	ffff0007 	.word	0xffff0007

0800461c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800461c:	b084      	sub	sp, #16
 800461e:	b580      	push	{r7, lr}
 8004620:	b084      	sub	sp, #16
 8004622:	af00      	add	r7, sp, #0
 8004624:	6078      	str	r0, [r7, #4]
 8004626:	f107 001c 	add.w	r0, r7, #28
 800462a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800462e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004630:	2b01      	cmp	r3, #1
 8004632:	d120      	bne.n	8004676 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004638:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	68da      	ldr	r2, [r3, #12]
 8004644:	4b2a      	ldr	r3, [pc, #168]	; (80046f0 <USB_CoreInit+0xd4>)
 8004646:	4013      	ands	r3, r2
 8004648:	687a      	ldr	r2, [r7, #4]
 800464a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	68db      	ldr	r3, [r3, #12]
 8004650:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004658:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800465a:	2b01      	cmp	r3, #1
 800465c:	d105      	bne.n	800466a <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	68db      	ldr	r3, [r3, #12]
 8004662:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f001 fc04 	bl	8005e78 <USB_CoreReset>
 8004670:	4603      	mov	r3, r0
 8004672:	73fb      	strb	r3, [r7, #15]
 8004674:	e01a      	b.n	80046ac <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	68db      	ldr	r3, [r3, #12]
 800467a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004682:	6878      	ldr	r0, [r7, #4]
 8004684:	f001 fbf8 	bl	8005e78 <USB_CoreReset>
 8004688:	4603      	mov	r3, r0
 800468a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800468c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800468e:	2b00      	cmp	r3, #0
 8004690:	d106      	bne.n	80046a0 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004696:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	639a      	str	r2, [r3, #56]	; 0x38
 800469e:	e005      	b.n	80046ac <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046a4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80046ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046ae:	2b01      	cmp	r3, #1
 80046b0:	d116      	bne.n	80046e0 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046b6:	b29a      	uxth	r2, r3
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80046c0:	4b0c      	ldr	r3, [pc, #48]	; (80046f4 <USB_CoreInit+0xd8>)
 80046c2:	4313      	orrs	r3, r2
 80046c4:	687a      	ldr	r2, [r7, #4]
 80046c6:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	f043 0206 	orr.w	r2, r3, #6
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	f043 0220 	orr.w	r2, r3, #32
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80046e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3710      	adds	r7, #16
 80046e6:	46bd      	mov	sp, r7
 80046e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80046ec:	b004      	add	sp, #16
 80046ee:	4770      	bx	lr
 80046f0:	ffbdffbf 	.word	0xffbdffbf
 80046f4:	03ee0000 	.word	0x03ee0000

080046f8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b087      	sub	sp, #28
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	60f8      	str	r0, [r7, #12]
 8004700:	60b9      	str	r1, [r7, #8]
 8004702:	4613      	mov	r3, r2
 8004704:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8004706:	79fb      	ldrb	r3, [r7, #7]
 8004708:	2b02      	cmp	r3, #2
 800470a:	d165      	bne.n	80047d8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	4a41      	ldr	r2, [pc, #260]	; (8004814 <USB_SetTurnaroundTime+0x11c>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d906      	bls.n	8004722 <USB_SetTurnaroundTime+0x2a>
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	4a40      	ldr	r2, [pc, #256]	; (8004818 <USB_SetTurnaroundTime+0x120>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d202      	bcs.n	8004722 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800471c:	230f      	movs	r3, #15
 800471e:	617b      	str	r3, [r7, #20]
 8004720:	e062      	b.n	80047e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	4a3c      	ldr	r2, [pc, #240]	; (8004818 <USB_SetTurnaroundTime+0x120>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d306      	bcc.n	8004738 <USB_SetTurnaroundTime+0x40>
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	4a3b      	ldr	r2, [pc, #236]	; (800481c <USB_SetTurnaroundTime+0x124>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d202      	bcs.n	8004738 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8004732:	230e      	movs	r3, #14
 8004734:	617b      	str	r3, [r7, #20]
 8004736:	e057      	b.n	80047e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	4a38      	ldr	r2, [pc, #224]	; (800481c <USB_SetTurnaroundTime+0x124>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d306      	bcc.n	800474e <USB_SetTurnaroundTime+0x56>
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	4a37      	ldr	r2, [pc, #220]	; (8004820 <USB_SetTurnaroundTime+0x128>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d202      	bcs.n	800474e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004748:	230d      	movs	r3, #13
 800474a:	617b      	str	r3, [r7, #20]
 800474c:	e04c      	b.n	80047e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	4a33      	ldr	r2, [pc, #204]	; (8004820 <USB_SetTurnaroundTime+0x128>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d306      	bcc.n	8004764 <USB_SetTurnaroundTime+0x6c>
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	4a32      	ldr	r2, [pc, #200]	; (8004824 <USB_SetTurnaroundTime+0x12c>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d802      	bhi.n	8004764 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800475e:	230c      	movs	r3, #12
 8004760:	617b      	str	r3, [r7, #20]
 8004762:	e041      	b.n	80047e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	4a2f      	ldr	r2, [pc, #188]	; (8004824 <USB_SetTurnaroundTime+0x12c>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d906      	bls.n	800477a <USB_SetTurnaroundTime+0x82>
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	4a2e      	ldr	r2, [pc, #184]	; (8004828 <USB_SetTurnaroundTime+0x130>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d802      	bhi.n	800477a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004774:	230b      	movs	r3, #11
 8004776:	617b      	str	r3, [r7, #20]
 8004778:	e036      	b.n	80047e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	4a2a      	ldr	r2, [pc, #168]	; (8004828 <USB_SetTurnaroundTime+0x130>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d906      	bls.n	8004790 <USB_SetTurnaroundTime+0x98>
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	4a29      	ldr	r2, [pc, #164]	; (800482c <USB_SetTurnaroundTime+0x134>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d802      	bhi.n	8004790 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800478a:	230a      	movs	r3, #10
 800478c:	617b      	str	r3, [r7, #20]
 800478e:	e02b      	b.n	80047e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	4a26      	ldr	r2, [pc, #152]	; (800482c <USB_SetTurnaroundTime+0x134>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d906      	bls.n	80047a6 <USB_SetTurnaroundTime+0xae>
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	4a25      	ldr	r2, [pc, #148]	; (8004830 <USB_SetTurnaroundTime+0x138>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d202      	bcs.n	80047a6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80047a0:	2309      	movs	r3, #9
 80047a2:	617b      	str	r3, [r7, #20]
 80047a4:	e020      	b.n	80047e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	4a21      	ldr	r2, [pc, #132]	; (8004830 <USB_SetTurnaroundTime+0x138>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d306      	bcc.n	80047bc <USB_SetTurnaroundTime+0xc4>
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	4a20      	ldr	r2, [pc, #128]	; (8004834 <USB_SetTurnaroundTime+0x13c>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d802      	bhi.n	80047bc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80047b6:	2308      	movs	r3, #8
 80047b8:	617b      	str	r3, [r7, #20]
 80047ba:	e015      	b.n	80047e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	4a1d      	ldr	r2, [pc, #116]	; (8004834 <USB_SetTurnaroundTime+0x13c>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d906      	bls.n	80047d2 <USB_SetTurnaroundTime+0xda>
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	4a1c      	ldr	r2, [pc, #112]	; (8004838 <USB_SetTurnaroundTime+0x140>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d202      	bcs.n	80047d2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80047cc:	2307      	movs	r3, #7
 80047ce:	617b      	str	r3, [r7, #20]
 80047d0:	e00a      	b.n	80047e8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80047d2:	2306      	movs	r3, #6
 80047d4:	617b      	str	r3, [r7, #20]
 80047d6:	e007      	b.n	80047e8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80047d8:	79fb      	ldrb	r3, [r7, #7]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d102      	bne.n	80047e4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80047de:	2309      	movs	r3, #9
 80047e0:	617b      	str	r3, [r7, #20]
 80047e2:	e001      	b.n	80047e8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80047e4:	2309      	movs	r3, #9
 80047e6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	68db      	ldr	r3, [r3, #12]
 80047ec:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	68da      	ldr	r2, [r3, #12]
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	029b      	lsls	r3, r3, #10
 80047fc:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8004800:	431a      	orrs	r2, r3
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004806:	2300      	movs	r3, #0
}
 8004808:	4618      	mov	r0, r3
 800480a:	371c      	adds	r7, #28
 800480c:	46bd      	mov	sp, r7
 800480e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004812:	4770      	bx	lr
 8004814:	00d8acbf 	.word	0x00d8acbf
 8004818:	00e4e1c0 	.word	0x00e4e1c0
 800481c:	00f42400 	.word	0x00f42400
 8004820:	01067380 	.word	0x01067380
 8004824:	011a499f 	.word	0x011a499f
 8004828:	01312cff 	.word	0x01312cff
 800482c:	014ca43f 	.word	0x014ca43f
 8004830:	016e3600 	.word	0x016e3600
 8004834:	01a6ab1f 	.word	0x01a6ab1f
 8004838:	01e84800 	.word	0x01e84800

0800483c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800483c:	b480      	push	{r7}
 800483e:	b083      	sub	sp, #12
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	f043 0201 	orr.w	r2, r3, #1
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004850:	2300      	movs	r3, #0
}
 8004852:	4618      	mov	r0, r3
 8004854:	370c      	adds	r7, #12
 8004856:	46bd      	mov	sp, r7
 8004858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485c:	4770      	bx	lr

0800485e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800485e:	b480      	push	{r7}
 8004860:	b083      	sub	sp, #12
 8004862:	af00      	add	r7, sp, #0
 8004864:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	f023 0201 	bic.w	r2, r3, #1
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004872:	2300      	movs	r3, #0
}
 8004874:	4618      	mov	r0, r3
 8004876:	370c      	adds	r7, #12
 8004878:	46bd      	mov	sp, r7
 800487a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487e:	4770      	bx	lr

08004880 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b084      	sub	sp, #16
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
 8004888:	460b      	mov	r3, r1
 800488a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800488c:	2300      	movs	r3, #0
 800488e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	68db      	ldr	r3, [r3, #12]
 8004894:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800489c:	78fb      	ldrb	r3, [r7, #3]
 800489e:	2b01      	cmp	r3, #1
 80048a0:	d115      	bne.n	80048ce <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	68db      	ldr	r3, [r3, #12]
 80048a6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80048ae:	2001      	movs	r0, #1
 80048b0:	f7fc f83a 	bl	8000928 <HAL_Delay>
      ms++;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	3301      	adds	r3, #1
 80048b8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80048ba:	6878      	ldr	r0, [r7, #4]
 80048bc:	f001 fa4b 	bl	8005d56 <USB_GetMode>
 80048c0:	4603      	mov	r3, r0
 80048c2:	2b01      	cmp	r3, #1
 80048c4:	d01e      	beq.n	8004904 <USB_SetCurrentMode+0x84>
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	2b31      	cmp	r3, #49	; 0x31
 80048ca:	d9f0      	bls.n	80048ae <USB_SetCurrentMode+0x2e>
 80048cc:	e01a      	b.n	8004904 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80048ce:	78fb      	ldrb	r3, [r7, #3]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d115      	bne.n	8004900 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80048e0:	2001      	movs	r0, #1
 80048e2:	f7fc f821 	bl	8000928 <HAL_Delay>
      ms++;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	3301      	adds	r3, #1
 80048ea:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	f001 fa32 	bl	8005d56 <USB_GetMode>
 80048f2:	4603      	mov	r3, r0
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d005      	beq.n	8004904 <USB_SetCurrentMode+0x84>
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	2b31      	cmp	r3, #49	; 0x31
 80048fc:	d9f0      	bls.n	80048e0 <USB_SetCurrentMode+0x60>
 80048fe:	e001      	b.n	8004904 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	e005      	b.n	8004910 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2b32      	cmp	r3, #50	; 0x32
 8004908:	d101      	bne.n	800490e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e000      	b.n	8004910 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800490e:	2300      	movs	r3, #0
}
 8004910:	4618      	mov	r0, r3
 8004912:	3710      	adds	r7, #16
 8004914:	46bd      	mov	sp, r7
 8004916:	bd80      	pop	{r7, pc}

08004918 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004918:	b084      	sub	sp, #16
 800491a:	b580      	push	{r7, lr}
 800491c:	b086      	sub	sp, #24
 800491e:	af00      	add	r7, sp, #0
 8004920:	6078      	str	r0, [r7, #4]
 8004922:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004926:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800492a:	2300      	movs	r3, #0
 800492c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004932:	2300      	movs	r3, #0
 8004934:	613b      	str	r3, [r7, #16]
 8004936:	e009      	b.n	800494c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004938:	687a      	ldr	r2, [r7, #4]
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	3340      	adds	r3, #64	; 0x40
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	4413      	add	r3, r2
 8004942:	2200      	movs	r2, #0
 8004944:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004946:	693b      	ldr	r3, [r7, #16]
 8004948:	3301      	adds	r3, #1
 800494a:	613b      	str	r3, [r7, #16]
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	2b0e      	cmp	r3, #14
 8004950:	d9f2      	bls.n	8004938 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004952:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004954:	2b00      	cmp	r3, #0
 8004956:	d11c      	bne.n	8004992 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	68fa      	ldr	r2, [r7, #12]
 8004962:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004966:	f043 0302 	orr.w	r3, r3, #2
 800496a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004970:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	601a      	str	r2, [r3, #0]
 8004990:	e005      	b.n	800499e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004996:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80049a4:	461a      	mov	r2, r3
 80049a6:	2300      	movs	r3, #0
 80049a8:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049b0:	4619      	mov	r1, r3
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049b8:	461a      	mov	r2, r3
 80049ba:	680b      	ldr	r3, [r1, #0]
 80049bc:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80049be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	d10c      	bne.n	80049de <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80049c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d104      	bne.n	80049d4 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80049ca:	2100      	movs	r1, #0
 80049cc:	6878      	ldr	r0, [r7, #4]
 80049ce:	f000 f965 	bl	8004c9c <USB_SetDevSpeed>
 80049d2:	e008      	b.n	80049e6 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80049d4:	2101      	movs	r1, #1
 80049d6:	6878      	ldr	r0, [r7, #4]
 80049d8:	f000 f960 	bl	8004c9c <USB_SetDevSpeed>
 80049dc:	e003      	b.n	80049e6 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80049de:	2103      	movs	r1, #3
 80049e0:	6878      	ldr	r0, [r7, #4]
 80049e2:	f000 f95b 	bl	8004c9c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80049e6:	2110      	movs	r1, #16
 80049e8:	6878      	ldr	r0, [r7, #4]
 80049ea:	f000 f8f3 	bl	8004bd4 <USB_FlushTxFifo>
 80049ee:	4603      	mov	r3, r0
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d001      	beq.n	80049f8 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80049f4:	2301      	movs	r3, #1
 80049f6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80049f8:	6878      	ldr	r0, [r7, #4]
 80049fa:	f000 f91f 	bl	8004c3c <USB_FlushRxFifo>
 80049fe:	4603      	mov	r3, r0
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d001      	beq.n	8004a08 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a0e:	461a      	mov	r2, r3
 8004a10:	2300      	movs	r3, #0
 8004a12:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a1a:	461a      	mov	r2, r3
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a26:	461a      	mov	r2, r3
 8004a28:	2300      	movs	r3, #0
 8004a2a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	613b      	str	r3, [r7, #16]
 8004a30:	e043      	b.n	8004aba <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	015a      	lsls	r2, r3, #5
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	4413      	add	r3, r2
 8004a3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004a44:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004a48:	d118      	bne.n	8004a7c <USB_DevInit+0x164>
    {
      if (i == 0U)
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d10a      	bne.n	8004a66 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	015a      	lsls	r2, r3, #5
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	4413      	add	r3, r2
 8004a58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a5c:	461a      	mov	r2, r3
 8004a5e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004a62:	6013      	str	r3, [r2, #0]
 8004a64:	e013      	b.n	8004a8e <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	015a      	lsls	r2, r3, #5
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	4413      	add	r3, r2
 8004a6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a72:	461a      	mov	r2, r3
 8004a74:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004a78:	6013      	str	r3, [r2, #0]
 8004a7a:	e008      	b.n	8004a8e <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	015a      	lsls	r2, r3, #5
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	4413      	add	r3, r2
 8004a84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a88:	461a      	mov	r2, r3
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	015a      	lsls	r2, r3, #5
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	4413      	add	r3, r2
 8004a96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a9a:	461a      	mov	r2, r3
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	015a      	lsls	r2, r3, #5
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	4413      	add	r3, r2
 8004aa8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004aac:	461a      	mov	r2, r3
 8004aae:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004ab2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004ab4:	693b      	ldr	r3, [r7, #16]
 8004ab6:	3301      	adds	r3, #1
 8004ab8:	613b      	str	r3, [r7, #16]
 8004aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004abc:	693a      	ldr	r2, [r7, #16]
 8004abe:	429a      	cmp	r2, r3
 8004ac0:	d3b7      	bcc.n	8004a32 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	613b      	str	r3, [r7, #16]
 8004ac6:	e043      	b.n	8004b50 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	015a      	lsls	r2, r3, #5
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	4413      	add	r3, r2
 8004ad0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004ada:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004ade:	d118      	bne.n	8004b12 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d10a      	bne.n	8004afc <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	015a      	lsls	r2, r3, #5
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	4413      	add	r3, r2
 8004aee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004af2:	461a      	mov	r2, r3
 8004af4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004af8:	6013      	str	r3, [r2, #0]
 8004afa:	e013      	b.n	8004b24 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	015a      	lsls	r2, r3, #5
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	4413      	add	r3, r2
 8004b04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b08:	461a      	mov	r2, r3
 8004b0a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004b0e:	6013      	str	r3, [r2, #0]
 8004b10:	e008      	b.n	8004b24 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004b12:	693b      	ldr	r3, [r7, #16]
 8004b14:	015a      	lsls	r2, r3, #5
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	4413      	add	r3, r2
 8004b1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b1e:	461a      	mov	r2, r3
 8004b20:	2300      	movs	r3, #0
 8004b22:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	015a      	lsls	r2, r3, #5
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	4413      	add	r3, r2
 8004b2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b30:	461a      	mov	r2, r3
 8004b32:	2300      	movs	r3, #0
 8004b34:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	015a      	lsls	r2, r3, #5
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	4413      	add	r3, r2
 8004b3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b42:	461a      	mov	r2, r3
 8004b44:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004b48:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	3301      	adds	r3, #1
 8004b4e:	613b      	str	r3, [r7, #16]
 8004b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b52:	693a      	ldr	r2, [r7, #16]
 8004b54:	429a      	cmp	r2, r3
 8004b56:	d3b7      	bcc.n	8004ac8 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b5e:	691b      	ldr	r3, [r3, #16]
 8004b60:	68fa      	ldr	r2, [r7, #12]
 8004b62:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004b66:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b6a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8004b78:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004b7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d105      	bne.n	8004b8c <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	699b      	ldr	r3, [r3, #24]
 8004b84:	f043 0210 	orr.w	r2, r3, #16
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	699a      	ldr	r2, [r3, #24]
 8004b90:	4b0e      	ldr	r3, [pc, #56]	; (8004bcc <USB_DevInit+0x2b4>)
 8004b92:	4313      	orrs	r3, r2
 8004b94:	687a      	ldr	r2, [r7, #4]
 8004b96:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004b98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d005      	beq.n	8004baa <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	699b      	ldr	r3, [r3, #24]
 8004ba2:	f043 0208 	orr.w	r2, r3, #8
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004baa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	d105      	bne.n	8004bbc <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	699a      	ldr	r2, [r3, #24]
 8004bb4:	4b06      	ldr	r3, [pc, #24]	; (8004bd0 <USB_DevInit+0x2b8>)
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	687a      	ldr	r2, [r7, #4]
 8004bba:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004bbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3718      	adds	r7, #24
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004bc8:	b004      	add	sp, #16
 8004bca:	4770      	bx	lr
 8004bcc:	803c3800 	.word	0x803c3800
 8004bd0:	40000004 	.word	0x40000004

08004bd4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b085      	sub	sp, #20
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
 8004bdc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004bde:	2300      	movs	r3, #0
 8004be0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	3301      	adds	r3, #1
 8004be6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	4a13      	ldr	r2, [pc, #76]	; (8004c38 <USB_FlushTxFifo+0x64>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d901      	bls.n	8004bf4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004bf0:	2303      	movs	r3, #3
 8004bf2:	e01b      	b.n	8004c2c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	691b      	ldr	r3, [r3, #16]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	daf2      	bge.n	8004be2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	019b      	lsls	r3, r3, #6
 8004c04:	f043 0220 	orr.w	r2, r3, #32
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	3301      	adds	r3, #1
 8004c10:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	4a08      	ldr	r2, [pc, #32]	; (8004c38 <USB_FlushTxFifo+0x64>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d901      	bls.n	8004c1e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004c1a:	2303      	movs	r3, #3
 8004c1c:	e006      	b.n	8004c2c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	691b      	ldr	r3, [r3, #16]
 8004c22:	f003 0320 	and.w	r3, r3, #32
 8004c26:	2b20      	cmp	r3, #32
 8004c28:	d0f0      	beq.n	8004c0c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004c2a:	2300      	movs	r3, #0
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3714      	adds	r7, #20
 8004c30:	46bd      	mov	sp, r7
 8004c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c36:	4770      	bx	lr
 8004c38:	00030d40 	.word	0x00030d40

08004c3c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b085      	sub	sp, #20
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004c44:	2300      	movs	r3, #0
 8004c46:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	3301      	adds	r3, #1
 8004c4c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	4a11      	ldr	r2, [pc, #68]	; (8004c98 <USB_FlushRxFifo+0x5c>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d901      	bls.n	8004c5a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004c56:	2303      	movs	r3, #3
 8004c58:	e018      	b.n	8004c8c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	691b      	ldr	r3, [r3, #16]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	daf2      	bge.n	8004c48 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004c62:	2300      	movs	r3, #0
 8004c64:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2210      	movs	r2, #16
 8004c6a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	3301      	adds	r3, #1
 8004c70:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	4a08      	ldr	r2, [pc, #32]	; (8004c98 <USB_FlushRxFifo+0x5c>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d901      	bls.n	8004c7e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	e006      	b.n	8004c8c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	691b      	ldr	r3, [r3, #16]
 8004c82:	f003 0310 	and.w	r3, r3, #16
 8004c86:	2b10      	cmp	r3, #16
 8004c88:	d0f0      	beq.n	8004c6c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004c8a:	2300      	movs	r3, #0
}
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	3714      	adds	r7, #20
 8004c90:	46bd      	mov	sp, r7
 8004c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c96:	4770      	bx	lr
 8004c98:	00030d40 	.word	0x00030d40

08004c9c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b085      	sub	sp, #20
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
 8004ca4:	460b      	mov	r3, r1
 8004ca6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004cb2:	681a      	ldr	r2, [r3, #0]
 8004cb4:	78fb      	ldrb	r3, [r7, #3]
 8004cb6:	68f9      	ldr	r1, [r7, #12]
 8004cb8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004cc0:	2300      	movs	r3, #0
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3714      	adds	r7, #20
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ccc:	4770      	bx	lr

08004cce <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8004cce:	b480      	push	{r7}
 8004cd0:	b087      	sub	sp, #28
 8004cd2:	af00      	add	r7, sp, #0
 8004cd4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ce0:	689b      	ldr	r3, [r3, #8]
 8004ce2:	f003 0306 	and.w	r3, r3, #6
 8004ce6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d102      	bne.n	8004cf4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	75fb      	strb	r3, [r7, #23]
 8004cf2:	e00a      	b.n	8004d0a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2b02      	cmp	r3, #2
 8004cf8:	d002      	beq.n	8004d00 <USB_GetDevSpeed+0x32>
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2b06      	cmp	r3, #6
 8004cfe:	d102      	bne.n	8004d06 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8004d00:	2302      	movs	r3, #2
 8004d02:	75fb      	strb	r3, [r7, #23]
 8004d04:	e001      	b.n	8004d0a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8004d06:	230f      	movs	r3, #15
 8004d08:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8004d0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	371c      	adds	r7, #28
 8004d10:	46bd      	mov	sp, r7
 8004d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d16:	4770      	bx	lr

08004d18 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b085      	sub	sp, #20
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
 8004d20:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	781b      	ldrb	r3, [r3, #0]
 8004d2a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	785b      	ldrb	r3, [r3, #1]
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	d139      	bne.n	8004da8 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d3a:	69da      	ldr	r2, [r3, #28]
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	781b      	ldrb	r3, [r3, #0]
 8004d40:	f003 030f 	and.w	r3, r3, #15
 8004d44:	2101      	movs	r1, #1
 8004d46:	fa01 f303 	lsl.w	r3, r1, r3
 8004d4a:	b29b      	uxth	r3, r3
 8004d4c:	68f9      	ldr	r1, [r7, #12]
 8004d4e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004d52:	4313      	orrs	r3, r2
 8004d54:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	015a      	lsls	r2, r3, #5
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	4413      	add	r3, r2
 8004d5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d153      	bne.n	8004e14 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	015a      	lsls	r2, r3, #5
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	4413      	add	r3, r2
 8004d74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d78:	681a      	ldr	r2, [r3, #0]
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	68db      	ldr	r3, [r3, #12]
 8004d7e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	791b      	ldrb	r3, [r3, #4]
 8004d86:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004d88:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	059b      	lsls	r3, r3, #22
 8004d8e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004d90:	431a      	orrs	r2, r3
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	0159      	lsls	r1, r3, #5
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	440b      	add	r3, r1
 8004d9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d9e:	4619      	mov	r1, r3
 8004da0:	4b20      	ldr	r3, [pc, #128]	; (8004e24 <USB_ActivateEndpoint+0x10c>)
 8004da2:	4313      	orrs	r3, r2
 8004da4:	600b      	str	r3, [r1, #0]
 8004da6:	e035      	b.n	8004e14 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004dae:	69da      	ldr	r2, [r3, #28]
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	781b      	ldrb	r3, [r3, #0]
 8004db4:	f003 030f 	and.w	r3, r3, #15
 8004db8:	2101      	movs	r1, #1
 8004dba:	fa01 f303 	lsl.w	r3, r1, r3
 8004dbe:	041b      	lsls	r3, r3, #16
 8004dc0:	68f9      	ldr	r1, [r7, #12]
 8004dc2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	015a      	lsls	r2, r3, #5
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	4413      	add	r3, r2
 8004dd2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d119      	bne.n	8004e14 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	015a      	lsls	r2, r3, #5
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	4413      	add	r3, r2
 8004de8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	68db      	ldr	r3, [r3, #12]
 8004df2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	791b      	ldrb	r3, [r3, #4]
 8004dfa:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004dfc:	430b      	orrs	r3, r1
 8004dfe:	431a      	orrs	r2, r3
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	0159      	lsls	r1, r3, #5
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	440b      	add	r3, r1
 8004e08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e0c:	4619      	mov	r1, r3
 8004e0e:	4b05      	ldr	r3, [pc, #20]	; (8004e24 <USB_ActivateEndpoint+0x10c>)
 8004e10:	4313      	orrs	r3, r2
 8004e12:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8004e14:	2300      	movs	r3, #0
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3714      	adds	r7, #20
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr
 8004e22:	bf00      	nop
 8004e24:	10008000 	.word	0x10008000

08004e28 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b085      	sub	sp, #20
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
 8004e30:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	781b      	ldrb	r3, [r3, #0]
 8004e3a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	785b      	ldrb	r3, [r3, #1]
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d161      	bne.n	8004f08 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	015a      	lsls	r2, r3, #5
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	4413      	add	r3, r2
 8004e4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004e56:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004e5a:	d11f      	bne.n	8004e9c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004e5c:	68bb      	ldr	r3, [r7, #8]
 8004e5e:	015a      	lsls	r2, r3, #5
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	4413      	add	r3, r2
 8004e64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	68ba      	ldr	r2, [r7, #8]
 8004e6c:	0151      	lsls	r1, r2, #5
 8004e6e:	68fa      	ldr	r2, [r7, #12]
 8004e70:	440a      	add	r2, r1
 8004e72:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004e76:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004e7a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	015a      	lsls	r2, r3, #5
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	4413      	add	r3, r2
 8004e84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	68ba      	ldr	r2, [r7, #8]
 8004e8c:	0151      	lsls	r1, r2, #5
 8004e8e:	68fa      	ldr	r2, [r7, #12]
 8004e90:	440a      	add	r2, r1
 8004e92:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004e96:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004e9a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ea2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	781b      	ldrb	r3, [r3, #0]
 8004ea8:	f003 030f 	and.w	r3, r3, #15
 8004eac:	2101      	movs	r1, #1
 8004eae:	fa01 f303 	lsl.w	r3, r1, r3
 8004eb2:	b29b      	uxth	r3, r3
 8004eb4:	43db      	mvns	r3, r3
 8004eb6:	68f9      	ldr	r1, [r7, #12]
 8004eb8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004ebc:	4013      	ands	r3, r2
 8004ebe:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ec6:	69da      	ldr	r2, [r3, #28]
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	781b      	ldrb	r3, [r3, #0]
 8004ecc:	f003 030f 	and.w	r3, r3, #15
 8004ed0:	2101      	movs	r1, #1
 8004ed2:	fa01 f303 	lsl.w	r3, r1, r3
 8004ed6:	b29b      	uxth	r3, r3
 8004ed8:	43db      	mvns	r3, r3
 8004eda:	68f9      	ldr	r1, [r7, #12]
 8004edc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004ee0:	4013      	ands	r3, r2
 8004ee2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	015a      	lsls	r2, r3, #5
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	4413      	add	r3, r2
 8004eec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	0159      	lsls	r1, r3, #5
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	440b      	add	r3, r1
 8004efa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004efe:	4619      	mov	r1, r3
 8004f00:	4b35      	ldr	r3, [pc, #212]	; (8004fd8 <USB_DeactivateEndpoint+0x1b0>)
 8004f02:	4013      	ands	r3, r2
 8004f04:	600b      	str	r3, [r1, #0]
 8004f06:	e060      	b.n	8004fca <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	015a      	lsls	r2, r3, #5
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	4413      	add	r3, r2
 8004f10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004f1a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004f1e:	d11f      	bne.n	8004f60 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	015a      	lsls	r2, r3, #5
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	4413      	add	r3, r2
 8004f28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	68ba      	ldr	r2, [r7, #8]
 8004f30:	0151      	lsls	r1, r2, #5
 8004f32:	68fa      	ldr	r2, [r7, #12]
 8004f34:	440a      	add	r2, r1
 8004f36:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004f3a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004f3e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	015a      	lsls	r2, r3, #5
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	4413      	add	r3, r2
 8004f48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	68ba      	ldr	r2, [r7, #8]
 8004f50:	0151      	lsls	r1, r2, #5
 8004f52:	68fa      	ldr	r2, [r7, #12]
 8004f54:	440a      	add	r2, r1
 8004f56:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004f5a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004f5e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f66:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	781b      	ldrb	r3, [r3, #0]
 8004f6c:	f003 030f 	and.w	r3, r3, #15
 8004f70:	2101      	movs	r1, #1
 8004f72:	fa01 f303 	lsl.w	r3, r1, r3
 8004f76:	041b      	lsls	r3, r3, #16
 8004f78:	43db      	mvns	r3, r3
 8004f7a:	68f9      	ldr	r1, [r7, #12]
 8004f7c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004f80:	4013      	ands	r3, r2
 8004f82:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f8a:	69da      	ldr	r2, [r3, #28]
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	781b      	ldrb	r3, [r3, #0]
 8004f90:	f003 030f 	and.w	r3, r3, #15
 8004f94:	2101      	movs	r1, #1
 8004f96:	fa01 f303 	lsl.w	r3, r1, r3
 8004f9a:	041b      	lsls	r3, r3, #16
 8004f9c:	43db      	mvns	r3, r3
 8004f9e:	68f9      	ldr	r1, [r7, #12]
 8004fa0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004fa4:	4013      	ands	r3, r2
 8004fa6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	015a      	lsls	r2, r3, #5
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	4413      	add	r3, r2
 8004fb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	0159      	lsls	r1, r3, #5
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	440b      	add	r3, r1
 8004fbe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004fc2:	4619      	mov	r1, r3
 8004fc4:	4b05      	ldr	r3, [pc, #20]	; (8004fdc <USB_DeactivateEndpoint+0x1b4>)
 8004fc6:	4013      	ands	r3, r2
 8004fc8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8004fca:	2300      	movs	r3, #0
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3714      	adds	r7, #20
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd6:	4770      	bx	lr
 8004fd8:	ec337800 	.word	0xec337800
 8004fdc:	eff37800 	.word	0xeff37800

08004fe0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b08a      	sub	sp, #40	; 0x28
 8004fe4:	af02      	add	r7, sp, #8
 8004fe6:	60f8      	str	r0, [r7, #12]
 8004fe8:	60b9      	str	r1, [r7, #8]
 8004fea:	4613      	mov	r3, r2
 8004fec:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	781b      	ldrb	r3, [r3, #0]
 8004ff6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	785b      	ldrb	r3, [r3, #1]
 8004ffc:	2b01      	cmp	r3, #1
 8004ffe:	f040 8163 	bne.w	80052c8 <USB_EPStartXfer+0x2e8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	699b      	ldr	r3, [r3, #24]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d132      	bne.n	8005070 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800500a:	69bb      	ldr	r3, [r7, #24]
 800500c:	015a      	lsls	r2, r3, #5
 800500e:	69fb      	ldr	r3, [r7, #28]
 8005010:	4413      	add	r3, r2
 8005012:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005016:	691a      	ldr	r2, [r3, #16]
 8005018:	69bb      	ldr	r3, [r7, #24]
 800501a:	0159      	lsls	r1, r3, #5
 800501c:	69fb      	ldr	r3, [r7, #28]
 800501e:	440b      	add	r3, r1
 8005020:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005024:	4619      	mov	r1, r3
 8005026:	4ba5      	ldr	r3, [pc, #660]	; (80052bc <USB_EPStartXfer+0x2dc>)
 8005028:	4013      	ands	r3, r2
 800502a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800502c:	69bb      	ldr	r3, [r7, #24]
 800502e:	015a      	lsls	r2, r3, #5
 8005030:	69fb      	ldr	r3, [r7, #28]
 8005032:	4413      	add	r3, r2
 8005034:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005038:	691b      	ldr	r3, [r3, #16]
 800503a:	69ba      	ldr	r2, [r7, #24]
 800503c:	0151      	lsls	r1, r2, #5
 800503e:	69fa      	ldr	r2, [r7, #28]
 8005040:	440a      	add	r2, r1
 8005042:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005046:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800504a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800504c:	69bb      	ldr	r3, [r7, #24]
 800504e:	015a      	lsls	r2, r3, #5
 8005050:	69fb      	ldr	r3, [r7, #28]
 8005052:	4413      	add	r3, r2
 8005054:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005058:	691a      	ldr	r2, [r3, #16]
 800505a:	69bb      	ldr	r3, [r7, #24]
 800505c:	0159      	lsls	r1, r3, #5
 800505e:	69fb      	ldr	r3, [r7, #28]
 8005060:	440b      	add	r3, r1
 8005062:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005066:	4619      	mov	r1, r3
 8005068:	4b95      	ldr	r3, [pc, #596]	; (80052c0 <USB_EPStartXfer+0x2e0>)
 800506a:	4013      	ands	r3, r2
 800506c:	610b      	str	r3, [r1, #16]
 800506e:	e074      	b.n	800515a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005070:	69bb      	ldr	r3, [r7, #24]
 8005072:	015a      	lsls	r2, r3, #5
 8005074:	69fb      	ldr	r3, [r7, #28]
 8005076:	4413      	add	r3, r2
 8005078:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800507c:	691a      	ldr	r2, [r3, #16]
 800507e:	69bb      	ldr	r3, [r7, #24]
 8005080:	0159      	lsls	r1, r3, #5
 8005082:	69fb      	ldr	r3, [r7, #28]
 8005084:	440b      	add	r3, r1
 8005086:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800508a:	4619      	mov	r1, r3
 800508c:	4b8c      	ldr	r3, [pc, #560]	; (80052c0 <USB_EPStartXfer+0x2e0>)
 800508e:	4013      	ands	r3, r2
 8005090:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005092:	69bb      	ldr	r3, [r7, #24]
 8005094:	015a      	lsls	r2, r3, #5
 8005096:	69fb      	ldr	r3, [r7, #28]
 8005098:	4413      	add	r3, r2
 800509a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800509e:	691a      	ldr	r2, [r3, #16]
 80050a0:	69bb      	ldr	r3, [r7, #24]
 80050a2:	0159      	lsls	r1, r3, #5
 80050a4:	69fb      	ldr	r3, [r7, #28]
 80050a6:	440b      	add	r3, r1
 80050a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050ac:	4619      	mov	r1, r3
 80050ae:	4b83      	ldr	r3, [pc, #524]	; (80052bc <USB_EPStartXfer+0x2dc>)
 80050b0:	4013      	ands	r3, r2
 80050b2:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80050b4:	69bb      	ldr	r3, [r7, #24]
 80050b6:	015a      	lsls	r2, r3, #5
 80050b8:	69fb      	ldr	r3, [r7, #28]
 80050ba:	4413      	add	r3, r2
 80050bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050c0:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	6999      	ldr	r1, [r3, #24]
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	68db      	ldr	r3, [r3, #12]
 80050ca:	440b      	add	r3, r1
 80050cc:	1e59      	subs	r1, r3, #1
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	68db      	ldr	r3, [r3, #12]
 80050d2:	fbb1 f3f3 	udiv	r3, r1, r3
 80050d6:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80050d8:	4b7a      	ldr	r3, [pc, #488]	; (80052c4 <USB_EPStartXfer+0x2e4>)
 80050da:	400b      	ands	r3, r1
 80050dc:	69b9      	ldr	r1, [r7, #24]
 80050de:	0148      	lsls	r0, r1, #5
 80050e0:	69f9      	ldr	r1, [r7, #28]
 80050e2:	4401      	add	r1, r0
 80050e4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80050e8:	4313      	orrs	r3, r2
 80050ea:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80050ec:	69bb      	ldr	r3, [r7, #24]
 80050ee:	015a      	lsls	r2, r3, #5
 80050f0:	69fb      	ldr	r3, [r7, #28]
 80050f2:	4413      	add	r3, r2
 80050f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050f8:	691a      	ldr	r2, [r3, #16]
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	699b      	ldr	r3, [r3, #24]
 80050fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005102:	69b9      	ldr	r1, [r7, #24]
 8005104:	0148      	lsls	r0, r1, #5
 8005106:	69f9      	ldr	r1, [r7, #28]
 8005108:	4401      	add	r1, r0
 800510a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800510e:	4313      	orrs	r3, r2
 8005110:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	791b      	ldrb	r3, [r3, #4]
 8005116:	2b01      	cmp	r3, #1
 8005118:	d11f      	bne.n	800515a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800511a:	69bb      	ldr	r3, [r7, #24]
 800511c:	015a      	lsls	r2, r3, #5
 800511e:	69fb      	ldr	r3, [r7, #28]
 8005120:	4413      	add	r3, r2
 8005122:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005126:	691b      	ldr	r3, [r3, #16]
 8005128:	69ba      	ldr	r2, [r7, #24]
 800512a:	0151      	lsls	r1, r2, #5
 800512c:	69fa      	ldr	r2, [r7, #28]
 800512e:	440a      	add	r2, r1
 8005130:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005134:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8005138:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800513a:	69bb      	ldr	r3, [r7, #24]
 800513c:	015a      	lsls	r2, r3, #5
 800513e:	69fb      	ldr	r3, [r7, #28]
 8005140:	4413      	add	r3, r2
 8005142:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005146:	691b      	ldr	r3, [r3, #16]
 8005148:	69ba      	ldr	r2, [r7, #24]
 800514a:	0151      	lsls	r1, r2, #5
 800514c:	69fa      	ldr	r2, [r7, #28]
 800514e:	440a      	add	r2, r1
 8005150:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005154:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005158:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800515a:	79fb      	ldrb	r3, [r7, #7]
 800515c:	2b01      	cmp	r3, #1
 800515e:	d14b      	bne.n	80051f8 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	695b      	ldr	r3, [r3, #20]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d009      	beq.n	800517c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005168:	69bb      	ldr	r3, [r7, #24]
 800516a:	015a      	lsls	r2, r3, #5
 800516c:	69fb      	ldr	r3, [r7, #28]
 800516e:	4413      	add	r3, r2
 8005170:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005174:	461a      	mov	r2, r3
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	695b      	ldr	r3, [r3, #20]
 800517a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	791b      	ldrb	r3, [r3, #4]
 8005180:	2b01      	cmp	r3, #1
 8005182:	d128      	bne.n	80051d6 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005184:	69fb      	ldr	r3, [r7, #28]
 8005186:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800518a:	689b      	ldr	r3, [r3, #8]
 800518c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005190:	2b00      	cmp	r3, #0
 8005192:	d110      	bne.n	80051b6 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005194:	69bb      	ldr	r3, [r7, #24]
 8005196:	015a      	lsls	r2, r3, #5
 8005198:	69fb      	ldr	r3, [r7, #28]
 800519a:	4413      	add	r3, r2
 800519c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	69ba      	ldr	r2, [r7, #24]
 80051a4:	0151      	lsls	r1, r2, #5
 80051a6:	69fa      	ldr	r2, [r7, #28]
 80051a8:	440a      	add	r2, r1
 80051aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80051ae:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80051b2:	6013      	str	r3, [r2, #0]
 80051b4:	e00f      	b.n	80051d6 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80051b6:	69bb      	ldr	r3, [r7, #24]
 80051b8:	015a      	lsls	r2, r3, #5
 80051ba:	69fb      	ldr	r3, [r7, #28]
 80051bc:	4413      	add	r3, r2
 80051be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	69ba      	ldr	r2, [r7, #24]
 80051c6:	0151      	lsls	r1, r2, #5
 80051c8:	69fa      	ldr	r2, [r7, #28]
 80051ca:	440a      	add	r2, r1
 80051cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80051d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051d4:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80051d6:	69bb      	ldr	r3, [r7, #24]
 80051d8:	015a      	lsls	r2, r3, #5
 80051da:	69fb      	ldr	r3, [r7, #28]
 80051dc:	4413      	add	r3, r2
 80051de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	69ba      	ldr	r2, [r7, #24]
 80051e6:	0151      	lsls	r1, r2, #5
 80051e8:	69fa      	ldr	r2, [r7, #28]
 80051ea:	440a      	add	r2, r1
 80051ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80051f0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80051f4:	6013      	str	r3, [r2, #0]
 80051f6:	e137      	b.n	8005468 <USB_EPStartXfer+0x488>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80051f8:	69bb      	ldr	r3, [r7, #24]
 80051fa:	015a      	lsls	r2, r3, #5
 80051fc:	69fb      	ldr	r3, [r7, #28]
 80051fe:	4413      	add	r3, r2
 8005200:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	69ba      	ldr	r2, [r7, #24]
 8005208:	0151      	lsls	r1, r2, #5
 800520a:	69fa      	ldr	r2, [r7, #28]
 800520c:	440a      	add	r2, r1
 800520e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005212:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005216:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	791b      	ldrb	r3, [r3, #4]
 800521c:	2b01      	cmp	r3, #1
 800521e:	d015      	beq.n	800524c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	699b      	ldr	r3, [r3, #24]
 8005224:	2b00      	cmp	r3, #0
 8005226:	f000 811f 	beq.w	8005468 <USB_EPStartXfer+0x488>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800522a:	69fb      	ldr	r3, [r7, #28]
 800522c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005230:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005232:	68bb      	ldr	r3, [r7, #8]
 8005234:	781b      	ldrb	r3, [r3, #0]
 8005236:	f003 030f 	and.w	r3, r3, #15
 800523a:	2101      	movs	r1, #1
 800523c:	fa01 f303 	lsl.w	r3, r1, r3
 8005240:	69f9      	ldr	r1, [r7, #28]
 8005242:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005246:	4313      	orrs	r3, r2
 8005248:	634b      	str	r3, [r1, #52]	; 0x34
 800524a:	e10d      	b.n	8005468 <USB_EPStartXfer+0x488>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800524c:	69fb      	ldr	r3, [r7, #28]
 800524e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005258:	2b00      	cmp	r3, #0
 800525a:	d110      	bne.n	800527e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800525c:	69bb      	ldr	r3, [r7, #24]
 800525e:	015a      	lsls	r2, r3, #5
 8005260:	69fb      	ldr	r3, [r7, #28]
 8005262:	4413      	add	r3, r2
 8005264:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	69ba      	ldr	r2, [r7, #24]
 800526c:	0151      	lsls	r1, r2, #5
 800526e:	69fa      	ldr	r2, [r7, #28]
 8005270:	440a      	add	r2, r1
 8005272:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005276:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800527a:	6013      	str	r3, [r2, #0]
 800527c:	e00f      	b.n	800529e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800527e:	69bb      	ldr	r3, [r7, #24]
 8005280:	015a      	lsls	r2, r3, #5
 8005282:	69fb      	ldr	r3, [r7, #28]
 8005284:	4413      	add	r3, r2
 8005286:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	69ba      	ldr	r2, [r7, #24]
 800528e:	0151      	lsls	r1, r2, #5
 8005290:	69fa      	ldr	r2, [r7, #28]
 8005292:	440a      	add	r2, r1
 8005294:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005298:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800529c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800529e:	68bb      	ldr	r3, [r7, #8]
 80052a0:	6919      	ldr	r1, [r3, #16]
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	781a      	ldrb	r2, [r3, #0]
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	699b      	ldr	r3, [r3, #24]
 80052aa:	b298      	uxth	r0, r3
 80052ac:	79fb      	ldrb	r3, [r7, #7]
 80052ae:	9300      	str	r3, [sp, #0]
 80052b0:	4603      	mov	r3, r0
 80052b2:	68f8      	ldr	r0, [r7, #12]
 80052b4:	f000 faea 	bl	800588c <USB_WritePacket>
 80052b8:	e0d6      	b.n	8005468 <USB_EPStartXfer+0x488>
 80052ba:	bf00      	nop
 80052bc:	e007ffff 	.word	0xe007ffff
 80052c0:	fff80000 	.word	0xfff80000
 80052c4:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80052c8:	69bb      	ldr	r3, [r7, #24]
 80052ca:	015a      	lsls	r2, r3, #5
 80052cc:	69fb      	ldr	r3, [r7, #28]
 80052ce:	4413      	add	r3, r2
 80052d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052d4:	691a      	ldr	r2, [r3, #16]
 80052d6:	69bb      	ldr	r3, [r7, #24]
 80052d8:	0159      	lsls	r1, r3, #5
 80052da:	69fb      	ldr	r3, [r7, #28]
 80052dc:	440b      	add	r3, r1
 80052de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052e2:	4619      	mov	r1, r3
 80052e4:	4b63      	ldr	r3, [pc, #396]	; (8005474 <USB_EPStartXfer+0x494>)
 80052e6:	4013      	ands	r3, r2
 80052e8:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80052ea:	69bb      	ldr	r3, [r7, #24]
 80052ec:	015a      	lsls	r2, r3, #5
 80052ee:	69fb      	ldr	r3, [r7, #28]
 80052f0:	4413      	add	r3, r2
 80052f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052f6:	691a      	ldr	r2, [r3, #16]
 80052f8:	69bb      	ldr	r3, [r7, #24]
 80052fa:	0159      	lsls	r1, r3, #5
 80052fc:	69fb      	ldr	r3, [r7, #28]
 80052fe:	440b      	add	r3, r1
 8005300:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005304:	4619      	mov	r1, r3
 8005306:	4b5c      	ldr	r3, [pc, #368]	; (8005478 <USB_EPStartXfer+0x498>)
 8005308:	4013      	ands	r3, r2
 800530a:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	699b      	ldr	r3, [r3, #24]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d123      	bne.n	800535c <USB_EPStartXfer+0x37c>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005314:	69bb      	ldr	r3, [r7, #24]
 8005316:	015a      	lsls	r2, r3, #5
 8005318:	69fb      	ldr	r3, [r7, #28]
 800531a:	4413      	add	r3, r2
 800531c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005320:	691a      	ldr	r2, [r3, #16]
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	68db      	ldr	r3, [r3, #12]
 8005326:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800532a:	69b9      	ldr	r1, [r7, #24]
 800532c:	0148      	lsls	r0, r1, #5
 800532e:	69f9      	ldr	r1, [r7, #28]
 8005330:	4401      	add	r1, r0
 8005332:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005336:	4313      	orrs	r3, r2
 8005338:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800533a:	69bb      	ldr	r3, [r7, #24]
 800533c:	015a      	lsls	r2, r3, #5
 800533e:	69fb      	ldr	r3, [r7, #28]
 8005340:	4413      	add	r3, r2
 8005342:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005346:	691b      	ldr	r3, [r3, #16]
 8005348:	69ba      	ldr	r2, [r7, #24]
 800534a:	0151      	lsls	r1, r2, #5
 800534c:	69fa      	ldr	r2, [r7, #28]
 800534e:	440a      	add	r2, r1
 8005350:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005354:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005358:	6113      	str	r3, [r2, #16]
 800535a:	e037      	b.n	80053cc <USB_EPStartXfer+0x3ec>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	699a      	ldr	r2, [r3, #24]
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	4413      	add	r3, r2
 8005366:	1e5a      	subs	r2, r3, #1
 8005368:	68bb      	ldr	r3, [r7, #8]
 800536a:	68db      	ldr	r3, [r3, #12]
 800536c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005370:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	68db      	ldr	r3, [r3, #12]
 8005376:	8afa      	ldrh	r2, [r7, #22]
 8005378:	fb03 f202 	mul.w	r2, r3, r2
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005380:	69bb      	ldr	r3, [r7, #24]
 8005382:	015a      	lsls	r2, r3, #5
 8005384:	69fb      	ldr	r3, [r7, #28]
 8005386:	4413      	add	r3, r2
 8005388:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800538c:	691a      	ldr	r2, [r3, #16]
 800538e:	8afb      	ldrh	r3, [r7, #22]
 8005390:	04d9      	lsls	r1, r3, #19
 8005392:	4b3a      	ldr	r3, [pc, #232]	; (800547c <USB_EPStartXfer+0x49c>)
 8005394:	400b      	ands	r3, r1
 8005396:	69b9      	ldr	r1, [r7, #24]
 8005398:	0148      	lsls	r0, r1, #5
 800539a:	69f9      	ldr	r1, [r7, #28]
 800539c:	4401      	add	r1, r0
 800539e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80053a2:	4313      	orrs	r3, r2
 80053a4:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80053a6:	69bb      	ldr	r3, [r7, #24]
 80053a8:	015a      	lsls	r2, r3, #5
 80053aa:	69fb      	ldr	r3, [r7, #28]
 80053ac:	4413      	add	r3, r2
 80053ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053b2:	691a      	ldr	r2, [r3, #16]
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	69db      	ldr	r3, [r3, #28]
 80053b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053bc:	69b9      	ldr	r1, [r7, #24]
 80053be:	0148      	lsls	r0, r1, #5
 80053c0:	69f9      	ldr	r1, [r7, #28]
 80053c2:	4401      	add	r1, r0
 80053c4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80053c8:	4313      	orrs	r3, r2
 80053ca:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80053cc:	79fb      	ldrb	r3, [r7, #7]
 80053ce:	2b01      	cmp	r3, #1
 80053d0:	d10d      	bne.n	80053ee <USB_EPStartXfer+0x40e>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	691b      	ldr	r3, [r3, #16]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d009      	beq.n	80053ee <USB_EPStartXfer+0x40e>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	6919      	ldr	r1, [r3, #16]
 80053de:	69bb      	ldr	r3, [r7, #24]
 80053e0:	015a      	lsls	r2, r3, #5
 80053e2:	69fb      	ldr	r3, [r7, #28]
 80053e4:	4413      	add	r3, r2
 80053e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053ea:	460a      	mov	r2, r1
 80053ec:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	791b      	ldrb	r3, [r3, #4]
 80053f2:	2b01      	cmp	r3, #1
 80053f4:	d128      	bne.n	8005448 <USB_EPStartXfer+0x468>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80053f6:	69fb      	ldr	r3, [r7, #28]
 80053f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80053fc:	689b      	ldr	r3, [r3, #8]
 80053fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005402:	2b00      	cmp	r3, #0
 8005404:	d110      	bne.n	8005428 <USB_EPStartXfer+0x448>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005406:	69bb      	ldr	r3, [r7, #24]
 8005408:	015a      	lsls	r2, r3, #5
 800540a:	69fb      	ldr	r3, [r7, #28]
 800540c:	4413      	add	r3, r2
 800540e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	69ba      	ldr	r2, [r7, #24]
 8005416:	0151      	lsls	r1, r2, #5
 8005418:	69fa      	ldr	r2, [r7, #28]
 800541a:	440a      	add	r2, r1
 800541c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005420:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005424:	6013      	str	r3, [r2, #0]
 8005426:	e00f      	b.n	8005448 <USB_EPStartXfer+0x468>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005428:	69bb      	ldr	r3, [r7, #24]
 800542a:	015a      	lsls	r2, r3, #5
 800542c:	69fb      	ldr	r3, [r7, #28]
 800542e:	4413      	add	r3, r2
 8005430:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	69ba      	ldr	r2, [r7, #24]
 8005438:	0151      	lsls	r1, r2, #5
 800543a:	69fa      	ldr	r2, [r7, #28]
 800543c:	440a      	add	r2, r1
 800543e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005442:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005446:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005448:	69bb      	ldr	r3, [r7, #24]
 800544a:	015a      	lsls	r2, r3, #5
 800544c:	69fb      	ldr	r3, [r7, #28]
 800544e:	4413      	add	r3, r2
 8005450:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	69ba      	ldr	r2, [r7, #24]
 8005458:	0151      	lsls	r1, r2, #5
 800545a:	69fa      	ldr	r2, [r7, #28]
 800545c:	440a      	add	r2, r1
 800545e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005462:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005466:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005468:	2300      	movs	r3, #0
}
 800546a:	4618      	mov	r0, r3
 800546c:	3720      	adds	r7, #32
 800546e:	46bd      	mov	sp, r7
 8005470:	bd80      	pop	{r7, pc}
 8005472:	bf00      	nop
 8005474:	fff80000 	.word	0xfff80000
 8005478:	e007ffff 	.word	0xe007ffff
 800547c:	1ff80000 	.word	0x1ff80000

08005480 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005480:	b480      	push	{r7}
 8005482:	b087      	sub	sp, #28
 8005484:	af00      	add	r7, sp, #0
 8005486:	60f8      	str	r0, [r7, #12]
 8005488:	60b9      	str	r1, [r7, #8]
 800548a:	4613      	mov	r3, r2
 800548c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	781b      	ldrb	r3, [r3, #0]
 8005496:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	785b      	ldrb	r3, [r3, #1]
 800549c:	2b01      	cmp	r3, #1
 800549e:	f040 80ce 	bne.w	800563e <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	699b      	ldr	r3, [r3, #24]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d132      	bne.n	8005510 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80054aa:	693b      	ldr	r3, [r7, #16]
 80054ac:	015a      	lsls	r2, r3, #5
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	4413      	add	r3, r2
 80054b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054b6:	691a      	ldr	r2, [r3, #16]
 80054b8:	693b      	ldr	r3, [r7, #16]
 80054ba:	0159      	lsls	r1, r3, #5
 80054bc:	697b      	ldr	r3, [r7, #20]
 80054be:	440b      	add	r3, r1
 80054c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054c4:	4619      	mov	r1, r3
 80054c6:	4b9a      	ldr	r3, [pc, #616]	; (8005730 <USB_EP0StartXfer+0x2b0>)
 80054c8:	4013      	ands	r3, r2
 80054ca:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	015a      	lsls	r2, r3, #5
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	4413      	add	r3, r2
 80054d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054d8:	691b      	ldr	r3, [r3, #16]
 80054da:	693a      	ldr	r2, [r7, #16]
 80054dc:	0151      	lsls	r1, r2, #5
 80054de:	697a      	ldr	r2, [r7, #20]
 80054e0:	440a      	add	r2, r1
 80054e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80054e6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80054ea:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	015a      	lsls	r2, r3, #5
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	4413      	add	r3, r2
 80054f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054f8:	691a      	ldr	r2, [r3, #16]
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	0159      	lsls	r1, r3, #5
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	440b      	add	r3, r1
 8005502:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005506:	4619      	mov	r1, r3
 8005508:	4b8a      	ldr	r3, [pc, #552]	; (8005734 <USB_EP0StartXfer+0x2b4>)
 800550a:	4013      	ands	r3, r2
 800550c:	610b      	str	r3, [r1, #16]
 800550e:	e04e      	b.n	80055ae <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	015a      	lsls	r2, r3, #5
 8005514:	697b      	ldr	r3, [r7, #20]
 8005516:	4413      	add	r3, r2
 8005518:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800551c:	691a      	ldr	r2, [r3, #16]
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	0159      	lsls	r1, r3, #5
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	440b      	add	r3, r1
 8005526:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800552a:	4619      	mov	r1, r3
 800552c:	4b81      	ldr	r3, [pc, #516]	; (8005734 <USB_EP0StartXfer+0x2b4>)
 800552e:	4013      	ands	r3, r2
 8005530:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005532:	693b      	ldr	r3, [r7, #16]
 8005534:	015a      	lsls	r2, r3, #5
 8005536:	697b      	ldr	r3, [r7, #20]
 8005538:	4413      	add	r3, r2
 800553a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800553e:	691a      	ldr	r2, [r3, #16]
 8005540:	693b      	ldr	r3, [r7, #16]
 8005542:	0159      	lsls	r1, r3, #5
 8005544:	697b      	ldr	r3, [r7, #20]
 8005546:	440b      	add	r3, r1
 8005548:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800554c:	4619      	mov	r1, r3
 800554e:	4b78      	ldr	r3, [pc, #480]	; (8005730 <USB_EP0StartXfer+0x2b0>)
 8005550:	4013      	ands	r3, r2
 8005552:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	699a      	ldr	r2, [r3, #24]
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	429a      	cmp	r2, r3
 800555e:	d903      	bls.n	8005568 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	68da      	ldr	r2, [r3, #12]
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	015a      	lsls	r2, r3, #5
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	4413      	add	r3, r2
 8005570:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005574:	691b      	ldr	r3, [r3, #16]
 8005576:	693a      	ldr	r2, [r7, #16]
 8005578:	0151      	lsls	r1, r2, #5
 800557a:	697a      	ldr	r2, [r7, #20]
 800557c:	440a      	add	r2, r1
 800557e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005582:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005586:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005588:	693b      	ldr	r3, [r7, #16]
 800558a:	015a      	lsls	r2, r3, #5
 800558c:	697b      	ldr	r3, [r7, #20]
 800558e:	4413      	add	r3, r2
 8005590:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005594:	691a      	ldr	r2, [r3, #16]
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	699b      	ldr	r3, [r3, #24]
 800559a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800559e:	6939      	ldr	r1, [r7, #16]
 80055a0:	0148      	lsls	r0, r1, #5
 80055a2:	6979      	ldr	r1, [r7, #20]
 80055a4:	4401      	add	r1, r0
 80055a6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80055aa:	4313      	orrs	r3, r2
 80055ac:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80055ae:	79fb      	ldrb	r3, [r7, #7]
 80055b0:	2b01      	cmp	r3, #1
 80055b2:	d11e      	bne.n	80055f2 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	695b      	ldr	r3, [r3, #20]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d009      	beq.n	80055d0 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	015a      	lsls	r2, r3, #5
 80055c0:	697b      	ldr	r3, [r7, #20]
 80055c2:	4413      	add	r3, r2
 80055c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055c8:	461a      	mov	r2, r3
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	695b      	ldr	r3, [r3, #20]
 80055ce:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	015a      	lsls	r2, r3, #5
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	4413      	add	r3, r2
 80055d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	693a      	ldr	r2, [r7, #16]
 80055e0:	0151      	lsls	r1, r2, #5
 80055e2:	697a      	ldr	r2, [r7, #20]
 80055e4:	440a      	add	r2, r1
 80055e6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80055ea:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80055ee:	6013      	str	r3, [r2, #0]
 80055f0:	e097      	b.n	8005722 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	015a      	lsls	r2, r3, #5
 80055f6:	697b      	ldr	r3, [r7, #20]
 80055f8:	4413      	add	r3, r2
 80055fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	693a      	ldr	r2, [r7, #16]
 8005602:	0151      	lsls	r1, r2, #5
 8005604:	697a      	ldr	r2, [r7, #20]
 8005606:	440a      	add	r2, r1
 8005608:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800560c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005610:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	699b      	ldr	r3, [r3, #24]
 8005616:	2b00      	cmp	r3, #0
 8005618:	f000 8083 	beq.w	8005722 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005622:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005624:	68bb      	ldr	r3, [r7, #8]
 8005626:	781b      	ldrb	r3, [r3, #0]
 8005628:	f003 030f 	and.w	r3, r3, #15
 800562c:	2101      	movs	r1, #1
 800562e:	fa01 f303 	lsl.w	r3, r1, r3
 8005632:	6979      	ldr	r1, [r7, #20]
 8005634:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005638:	4313      	orrs	r3, r2
 800563a:	634b      	str	r3, [r1, #52]	; 0x34
 800563c:	e071      	b.n	8005722 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800563e:	693b      	ldr	r3, [r7, #16]
 8005640:	015a      	lsls	r2, r3, #5
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	4413      	add	r3, r2
 8005646:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800564a:	691a      	ldr	r2, [r3, #16]
 800564c:	693b      	ldr	r3, [r7, #16]
 800564e:	0159      	lsls	r1, r3, #5
 8005650:	697b      	ldr	r3, [r7, #20]
 8005652:	440b      	add	r3, r1
 8005654:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005658:	4619      	mov	r1, r3
 800565a:	4b36      	ldr	r3, [pc, #216]	; (8005734 <USB_EP0StartXfer+0x2b4>)
 800565c:	4013      	ands	r3, r2
 800565e:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	015a      	lsls	r2, r3, #5
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	4413      	add	r3, r2
 8005668:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800566c:	691a      	ldr	r2, [r3, #16]
 800566e:	693b      	ldr	r3, [r7, #16]
 8005670:	0159      	lsls	r1, r3, #5
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	440b      	add	r3, r1
 8005676:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800567a:	4619      	mov	r1, r3
 800567c:	4b2c      	ldr	r3, [pc, #176]	; (8005730 <USB_EP0StartXfer+0x2b0>)
 800567e:	4013      	ands	r3, r2
 8005680:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 8005682:	68bb      	ldr	r3, [r7, #8]
 8005684:	699b      	ldr	r3, [r3, #24]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d003      	beq.n	8005692 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	68da      	ldr	r2, [r3, #12]
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	68da      	ldr	r2, [r3, #12]
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	015a      	lsls	r2, r3, #5
 800569e:	697b      	ldr	r3, [r7, #20]
 80056a0:	4413      	add	r3, r2
 80056a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056a6:	691b      	ldr	r3, [r3, #16]
 80056a8:	693a      	ldr	r2, [r7, #16]
 80056aa:	0151      	lsls	r1, r2, #5
 80056ac:	697a      	ldr	r2, [r7, #20]
 80056ae:	440a      	add	r2, r1
 80056b0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80056b4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80056b8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80056ba:	693b      	ldr	r3, [r7, #16]
 80056bc:	015a      	lsls	r2, r3, #5
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	4413      	add	r3, r2
 80056c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056c6:	691a      	ldr	r2, [r3, #16]
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	69db      	ldr	r3, [r3, #28]
 80056cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056d0:	6939      	ldr	r1, [r7, #16]
 80056d2:	0148      	lsls	r0, r1, #5
 80056d4:	6979      	ldr	r1, [r7, #20]
 80056d6:	4401      	add	r1, r0
 80056d8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80056dc:	4313      	orrs	r3, r2
 80056de:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80056e0:	79fb      	ldrb	r3, [r7, #7]
 80056e2:	2b01      	cmp	r3, #1
 80056e4:	d10d      	bne.n	8005702 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	691b      	ldr	r3, [r3, #16]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d009      	beq.n	8005702 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80056ee:	68bb      	ldr	r3, [r7, #8]
 80056f0:	6919      	ldr	r1, [r3, #16]
 80056f2:	693b      	ldr	r3, [r7, #16]
 80056f4:	015a      	lsls	r2, r3, #5
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	4413      	add	r3, r2
 80056fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056fe:	460a      	mov	r2, r1
 8005700:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005702:	693b      	ldr	r3, [r7, #16]
 8005704:	015a      	lsls	r2, r3, #5
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	4413      	add	r3, r2
 800570a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	693a      	ldr	r2, [r7, #16]
 8005712:	0151      	lsls	r1, r2, #5
 8005714:	697a      	ldr	r2, [r7, #20]
 8005716:	440a      	add	r2, r1
 8005718:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800571c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005720:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005722:	2300      	movs	r3, #0
}
 8005724:	4618      	mov	r0, r3
 8005726:	371c      	adds	r7, #28
 8005728:	46bd      	mov	sp, r7
 800572a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572e:	4770      	bx	lr
 8005730:	e007ffff 	.word	0xe007ffff
 8005734:	fff80000 	.word	0xfff80000

08005738 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005738:	b480      	push	{r7}
 800573a:	b087      	sub	sp, #28
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
 8005740:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005742:	2300      	movs	r3, #0
 8005744:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8005746:	2300      	movs	r3, #0
 8005748:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	785b      	ldrb	r3, [r3, #1]
 8005752:	2b01      	cmp	r3, #1
 8005754:	d14a      	bne.n	80057ec <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	781b      	ldrb	r3, [r3, #0]
 800575a:	015a      	lsls	r2, r3, #5
 800575c:	693b      	ldr	r3, [r7, #16]
 800575e:	4413      	add	r3, r2
 8005760:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800576a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800576e:	f040 8086 	bne.w	800587e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	781b      	ldrb	r3, [r3, #0]
 8005776:	015a      	lsls	r2, r3, #5
 8005778:	693b      	ldr	r3, [r7, #16]
 800577a:	4413      	add	r3, r2
 800577c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	683a      	ldr	r2, [r7, #0]
 8005784:	7812      	ldrb	r2, [r2, #0]
 8005786:	0151      	lsls	r1, r2, #5
 8005788:	693a      	ldr	r2, [r7, #16]
 800578a:	440a      	add	r2, r1
 800578c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005790:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005794:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	781b      	ldrb	r3, [r3, #0]
 800579a:	015a      	lsls	r2, r3, #5
 800579c:	693b      	ldr	r3, [r7, #16]
 800579e:	4413      	add	r3, r2
 80057a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	683a      	ldr	r2, [r7, #0]
 80057a8:	7812      	ldrb	r2, [r2, #0]
 80057aa:	0151      	lsls	r1, r2, #5
 80057ac:	693a      	ldr	r2, [r7, #16]
 80057ae:	440a      	add	r2, r1
 80057b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80057b4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80057b8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	3301      	adds	r3, #1
 80057be:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	f242 7210 	movw	r2, #10000	; 0x2710
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d902      	bls.n	80057d0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80057ca:	2301      	movs	r3, #1
 80057cc:	75fb      	strb	r3, [r7, #23]
          break;
 80057ce:	e056      	b.n	800587e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	781b      	ldrb	r3, [r3, #0]
 80057d4:	015a      	lsls	r2, r3, #5
 80057d6:	693b      	ldr	r3, [r7, #16]
 80057d8:	4413      	add	r3, r2
 80057da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80057e4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80057e8:	d0e7      	beq.n	80057ba <USB_EPStopXfer+0x82>
 80057ea:	e048      	b.n	800587e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	781b      	ldrb	r3, [r3, #0]
 80057f0:	015a      	lsls	r2, r3, #5
 80057f2:	693b      	ldr	r3, [r7, #16]
 80057f4:	4413      	add	r3, r2
 80057f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005800:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005804:	d13b      	bne.n	800587e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	781b      	ldrb	r3, [r3, #0]
 800580a:	015a      	lsls	r2, r3, #5
 800580c:	693b      	ldr	r3, [r7, #16]
 800580e:	4413      	add	r3, r2
 8005810:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	683a      	ldr	r2, [r7, #0]
 8005818:	7812      	ldrb	r2, [r2, #0]
 800581a:	0151      	lsls	r1, r2, #5
 800581c:	693a      	ldr	r2, [r7, #16]
 800581e:	440a      	add	r2, r1
 8005820:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005824:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005828:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	781b      	ldrb	r3, [r3, #0]
 800582e:	015a      	lsls	r2, r3, #5
 8005830:	693b      	ldr	r3, [r7, #16]
 8005832:	4413      	add	r3, r2
 8005834:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	683a      	ldr	r2, [r7, #0]
 800583c:	7812      	ldrb	r2, [r2, #0]
 800583e:	0151      	lsls	r1, r2, #5
 8005840:	693a      	ldr	r2, [r7, #16]
 8005842:	440a      	add	r2, r1
 8005844:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005848:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800584c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	3301      	adds	r3, #1
 8005852:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	f242 7210 	movw	r2, #10000	; 0x2710
 800585a:	4293      	cmp	r3, r2
 800585c:	d902      	bls.n	8005864 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	75fb      	strb	r3, [r7, #23]
          break;
 8005862:	e00c      	b.n	800587e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	781b      	ldrb	r3, [r3, #0]
 8005868:	015a      	lsls	r2, r3, #5
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	4413      	add	r3, r2
 800586e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005878:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800587c:	d0e7      	beq.n	800584e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800587e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005880:	4618      	mov	r0, r3
 8005882:	371c      	adds	r7, #28
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr

0800588c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800588c:	b480      	push	{r7}
 800588e:	b089      	sub	sp, #36	; 0x24
 8005890:	af00      	add	r7, sp, #0
 8005892:	60f8      	str	r0, [r7, #12]
 8005894:	60b9      	str	r1, [r7, #8]
 8005896:	4611      	mov	r1, r2
 8005898:	461a      	mov	r2, r3
 800589a:	460b      	mov	r3, r1
 800589c:	71fb      	strb	r3, [r7, #7]
 800589e:	4613      	mov	r3, r2
 80058a0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80058a6:	68bb      	ldr	r3, [r7, #8]
 80058a8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80058aa:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d123      	bne.n	80058fa <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80058b2:	88bb      	ldrh	r3, [r7, #4]
 80058b4:	3303      	adds	r3, #3
 80058b6:	089b      	lsrs	r3, r3, #2
 80058b8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80058ba:	2300      	movs	r3, #0
 80058bc:	61bb      	str	r3, [r7, #24]
 80058be:	e018      	b.n	80058f2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80058c0:	79fb      	ldrb	r3, [r7, #7]
 80058c2:	031a      	lsls	r2, r3, #12
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	4413      	add	r3, r2
 80058c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058cc:	461a      	mov	r2, r3
 80058ce:	69fb      	ldr	r3, [r7, #28]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	6013      	str	r3, [r2, #0]
      pSrc++;
 80058d4:	69fb      	ldr	r3, [r7, #28]
 80058d6:	3301      	adds	r3, #1
 80058d8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80058da:	69fb      	ldr	r3, [r7, #28]
 80058dc:	3301      	adds	r3, #1
 80058de:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80058e0:	69fb      	ldr	r3, [r7, #28]
 80058e2:	3301      	adds	r3, #1
 80058e4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80058e6:	69fb      	ldr	r3, [r7, #28]
 80058e8:	3301      	adds	r3, #1
 80058ea:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80058ec:	69bb      	ldr	r3, [r7, #24]
 80058ee:	3301      	adds	r3, #1
 80058f0:	61bb      	str	r3, [r7, #24]
 80058f2:	69ba      	ldr	r2, [r7, #24]
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	429a      	cmp	r2, r3
 80058f8:	d3e2      	bcc.n	80058c0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80058fa:	2300      	movs	r3, #0
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	3724      	adds	r7, #36	; 0x24
 8005900:	46bd      	mov	sp, r7
 8005902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005906:	4770      	bx	lr

08005908 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005908:	b480      	push	{r7}
 800590a:	b08b      	sub	sp, #44	; 0x2c
 800590c:	af00      	add	r7, sp, #0
 800590e:	60f8      	str	r0, [r7, #12]
 8005910:	60b9      	str	r1, [r7, #8]
 8005912:	4613      	mov	r3, r2
 8005914:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800591e:	88fb      	ldrh	r3, [r7, #6]
 8005920:	089b      	lsrs	r3, r3, #2
 8005922:	b29b      	uxth	r3, r3
 8005924:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005926:	88fb      	ldrh	r3, [r7, #6]
 8005928:	f003 0303 	and.w	r3, r3, #3
 800592c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800592e:	2300      	movs	r3, #0
 8005930:	623b      	str	r3, [r7, #32]
 8005932:	e014      	b.n	800595e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005934:	69bb      	ldr	r3, [r7, #24]
 8005936:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800593a:	681a      	ldr	r2, [r3, #0]
 800593c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800593e:	601a      	str	r2, [r3, #0]
    pDest++;
 8005940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005942:	3301      	adds	r3, #1
 8005944:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005948:	3301      	adds	r3, #1
 800594a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800594c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800594e:	3301      	adds	r3, #1
 8005950:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005954:	3301      	adds	r3, #1
 8005956:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8005958:	6a3b      	ldr	r3, [r7, #32]
 800595a:	3301      	adds	r3, #1
 800595c:	623b      	str	r3, [r7, #32]
 800595e:	6a3a      	ldr	r2, [r7, #32]
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	429a      	cmp	r2, r3
 8005964:	d3e6      	bcc.n	8005934 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005966:	8bfb      	ldrh	r3, [r7, #30]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d01e      	beq.n	80059aa <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800596c:	2300      	movs	r3, #0
 800596e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005970:	69bb      	ldr	r3, [r7, #24]
 8005972:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005976:	461a      	mov	r2, r3
 8005978:	f107 0310 	add.w	r3, r7, #16
 800597c:	6812      	ldr	r2, [r2, #0]
 800597e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005980:	693a      	ldr	r2, [r7, #16]
 8005982:	6a3b      	ldr	r3, [r7, #32]
 8005984:	b2db      	uxtb	r3, r3
 8005986:	00db      	lsls	r3, r3, #3
 8005988:	fa22 f303 	lsr.w	r3, r2, r3
 800598c:	b2da      	uxtb	r2, r3
 800598e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005990:	701a      	strb	r2, [r3, #0]
      i++;
 8005992:	6a3b      	ldr	r3, [r7, #32]
 8005994:	3301      	adds	r3, #1
 8005996:	623b      	str	r3, [r7, #32]
      pDest++;
 8005998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800599a:	3301      	adds	r3, #1
 800599c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800599e:	8bfb      	ldrh	r3, [r7, #30]
 80059a0:	3b01      	subs	r3, #1
 80059a2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80059a4:	8bfb      	ldrh	r3, [r7, #30]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d1ea      	bne.n	8005980 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80059aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	372c      	adds	r7, #44	; 0x2c
 80059b0:	46bd      	mov	sp, r7
 80059b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b6:	4770      	bx	lr

080059b8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b085      	sub	sp, #20
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
 80059c0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	781b      	ldrb	r3, [r3, #0]
 80059ca:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	785b      	ldrb	r3, [r3, #1]
 80059d0:	2b01      	cmp	r3, #1
 80059d2:	d12c      	bne.n	8005a2e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	015a      	lsls	r2, r3, #5
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	4413      	add	r3, r2
 80059dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	db12      	blt.n	8005a0c <USB_EPSetStall+0x54>
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d00f      	beq.n	8005a0c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	015a      	lsls	r2, r3, #5
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	4413      	add	r3, r2
 80059f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	68ba      	ldr	r2, [r7, #8]
 80059fc:	0151      	lsls	r1, r2, #5
 80059fe:	68fa      	ldr	r2, [r7, #12]
 8005a00:	440a      	add	r2, r1
 8005a02:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005a06:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005a0a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005a0c:	68bb      	ldr	r3, [r7, #8]
 8005a0e:	015a      	lsls	r2, r3, #5
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	4413      	add	r3, r2
 8005a14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	68ba      	ldr	r2, [r7, #8]
 8005a1c:	0151      	lsls	r1, r2, #5
 8005a1e:	68fa      	ldr	r2, [r7, #12]
 8005a20:	440a      	add	r2, r1
 8005a22:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005a26:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005a2a:	6013      	str	r3, [r2, #0]
 8005a2c:	e02b      	b.n	8005a86 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	015a      	lsls	r2, r3, #5
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	4413      	add	r3, r2
 8005a36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	db12      	blt.n	8005a66 <USB_EPSetStall+0xae>
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d00f      	beq.n	8005a66 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	015a      	lsls	r2, r3, #5
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	4413      	add	r3, r2
 8005a4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	68ba      	ldr	r2, [r7, #8]
 8005a56:	0151      	lsls	r1, r2, #5
 8005a58:	68fa      	ldr	r2, [r7, #12]
 8005a5a:	440a      	add	r2, r1
 8005a5c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005a60:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005a64:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	015a      	lsls	r2, r3, #5
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	4413      	add	r3, r2
 8005a6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	68ba      	ldr	r2, [r7, #8]
 8005a76:	0151      	lsls	r1, r2, #5
 8005a78:	68fa      	ldr	r2, [r7, #12]
 8005a7a:	440a      	add	r2, r1
 8005a7c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005a80:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005a84:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005a86:	2300      	movs	r3, #0
}
 8005a88:	4618      	mov	r0, r3
 8005a8a:	3714      	adds	r7, #20
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a92:	4770      	bx	lr

08005a94 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b085      	sub	sp, #20
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
 8005a9c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	781b      	ldrb	r3, [r3, #0]
 8005aa6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	785b      	ldrb	r3, [r3, #1]
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d128      	bne.n	8005b02 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	015a      	lsls	r2, r3, #5
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	4413      	add	r3, r2
 8005ab8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	68ba      	ldr	r2, [r7, #8]
 8005ac0:	0151      	lsls	r1, r2, #5
 8005ac2:	68fa      	ldr	r2, [r7, #12]
 8005ac4:	440a      	add	r2, r1
 8005ac6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005aca:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005ace:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	791b      	ldrb	r3, [r3, #4]
 8005ad4:	2b03      	cmp	r3, #3
 8005ad6:	d003      	beq.n	8005ae0 <USB_EPClearStall+0x4c>
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	791b      	ldrb	r3, [r3, #4]
 8005adc:	2b02      	cmp	r3, #2
 8005ade:	d138      	bne.n	8005b52 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	015a      	lsls	r2, r3, #5
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	4413      	add	r3, r2
 8005ae8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	68ba      	ldr	r2, [r7, #8]
 8005af0:	0151      	lsls	r1, r2, #5
 8005af2:	68fa      	ldr	r2, [r7, #12]
 8005af4:	440a      	add	r2, r1
 8005af6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005afa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005afe:	6013      	str	r3, [r2, #0]
 8005b00:	e027      	b.n	8005b52 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	015a      	lsls	r2, r3, #5
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	4413      	add	r3, r2
 8005b0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	68ba      	ldr	r2, [r7, #8]
 8005b12:	0151      	lsls	r1, r2, #5
 8005b14:	68fa      	ldr	r2, [r7, #12]
 8005b16:	440a      	add	r2, r1
 8005b18:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005b1c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005b20:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	791b      	ldrb	r3, [r3, #4]
 8005b26:	2b03      	cmp	r3, #3
 8005b28:	d003      	beq.n	8005b32 <USB_EPClearStall+0x9e>
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	791b      	ldrb	r3, [r3, #4]
 8005b2e:	2b02      	cmp	r3, #2
 8005b30:	d10f      	bne.n	8005b52 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	015a      	lsls	r2, r3, #5
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	4413      	add	r3, r2
 8005b3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	68ba      	ldr	r2, [r7, #8]
 8005b42:	0151      	lsls	r1, r2, #5
 8005b44:	68fa      	ldr	r2, [r7, #12]
 8005b46:	440a      	add	r2, r1
 8005b48:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005b4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b50:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8005b52:	2300      	movs	r3, #0
}
 8005b54:	4618      	mov	r0, r3
 8005b56:	3714      	adds	r7, #20
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5e:	4770      	bx	lr

08005b60 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b085      	sub	sp, #20
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
 8005b68:	460b      	mov	r3, r1
 8005b6a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	68fa      	ldr	r2, [r7, #12]
 8005b7a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005b7e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005b82:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	78fb      	ldrb	r3, [r7, #3]
 8005b8e:	011b      	lsls	r3, r3, #4
 8005b90:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8005b94:	68f9      	ldr	r1, [r7, #12]
 8005b96:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8005b9e:	2300      	movs	r3, #0
}
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	3714      	adds	r7, #20
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005baa:	4770      	bx	lr

08005bac <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005bac:	b480      	push	{r7}
 8005bae:	b085      	sub	sp, #20
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	68fa      	ldr	r2, [r7, #12]
 8005bc2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005bc6:	f023 0303 	bic.w	r3, r3, #3
 8005bca:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	68fa      	ldr	r2, [r7, #12]
 8005bd6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005bda:	f023 0302 	bic.w	r3, r3, #2
 8005bde:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005be0:	2300      	movs	r3, #0
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	3714      	adds	r7, #20
 8005be6:	46bd      	mov	sp, r7
 8005be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bec:	4770      	bx	lr

08005bee <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005bee:	b480      	push	{r7}
 8005bf0:	b085      	sub	sp, #20
 8005bf2:	af00      	add	r7, sp, #0
 8005bf4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	68fa      	ldr	r2, [r7, #12]
 8005c04:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005c08:	f023 0303 	bic.w	r3, r3, #3
 8005c0c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	68fa      	ldr	r2, [r7, #12]
 8005c18:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c1c:	f043 0302 	orr.w	r3, r3, #2
 8005c20:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005c22:	2300      	movs	r3, #0
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	3714      	adds	r7, #20
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2e:	4770      	bx	lr

08005c30 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b085      	sub	sp, #20
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	695b      	ldr	r3, [r3, #20]
 8005c3c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	699b      	ldr	r3, [r3, #24]
 8005c42:	68fa      	ldr	r2, [r7, #12]
 8005c44:	4013      	ands	r3, r2
 8005c46:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005c48:	68fb      	ldr	r3, [r7, #12]
}
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	3714      	adds	r7, #20
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c54:	4770      	bx	lr

08005c56 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005c56:	b480      	push	{r7}
 8005c58:	b085      	sub	sp, #20
 8005c5a:	af00      	add	r7, sp, #0
 8005c5c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c68:	699b      	ldr	r3, [r3, #24]
 8005c6a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c72:	69db      	ldr	r3, [r3, #28]
 8005c74:	68ba      	ldr	r2, [r7, #8]
 8005c76:	4013      	ands	r3, r2
 8005c78:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	0c1b      	lsrs	r3, r3, #16
}
 8005c7e:	4618      	mov	r0, r3
 8005c80:	3714      	adds	r7, #20
 8005c82:	46bd      	mov	sp, r7
 8005c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c88:	4770      	bx	lr

08005c8a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005c8a:	b480      	push	{r7}
 8005c8c:	b085      	sub	sp, #20
 8005c8e:	af00      	add	r7, sp, #0
 8005c90:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c9c:	699b      	ldr	r3, [r3, #24]
 8005c9e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ca6:	69db      	ldr	r3, [r3, #28]
 8005ca8:	68ba      	ldr	r2, [r7, #8]
 8005caa:	4013      	ands	r3, r2
 8005cac:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8005cae:	68bb      	ldr	r3, [r7, #8]
 8005cb0:	b29b      	uxth	r3, r3
}
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	3714      	adds	r7, #20
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbc:	4770      	bx	lr

08005cbe <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005cbe:	b480      	push	{r7}
 8005cc0:	b085      	sub	sp, #20
 8005cc2:	af00      	add	r7, sp, #0
 8005cc4:	6078      	str	r0, [r7, #4]
 8005cc6:	460b      	mov	r3, r1
 8005cc8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005cce:	78fb      	ldrb	r3, [r7, #3]
 8005cd0:	015a      	lsls	r2, r3, #5
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	4413      	add	r3, r2
 8005cd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cda:	689b      	ldr	r3, [r3, #8]
 8005cdc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ce4:	695b      	ldr	r3, [r3, #20]
 8005ce6:	68ba      	ldr	r2, [r7, #8]
 8005ce8:	4013      	ands	r3, r2
 8005cea:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005cec:	68bb      	ldr	r3, [r7, #8]
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	3714      	adds	r7, #20
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf8:	4770      	bx	lr

08005cfa <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005cfa:	b480      	push	{r7}
 8005cfc:	b087      	sub	sp, #28
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
 8005d02:	460b      	mov	r3, r1
 8005d04:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8005d0a:	697b      	ldr	r3, [r7, #20]
 8005d0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d10:	691b      	ldr	r3, [r3, #16]
 8005d12:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d1c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005d1e:	78fb      	ldrb	r3, [r7, #3]
 8005d20:	f003 030f 	and.w	r3, r3, #15
 8005d24:	68fa      	ldr	r2, [r7, #12]
 8005d26:	fa22 f303 	lsr.w	r3, r2, r3
 8005d2a:	01db      	lsls	r3, r3, #7
 8005d2c:	b2db      	uxtb	r3, r3
 8005d2e:	693a      	ldr	r2, [r7, #16]
 8005d30:	4313      	orrs	r3, r2
 8005d32:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8005d34:	78fb      	ldrb	r3, [r7, #3]
 8005d36:	015a      	lsls	r2, r3, #5
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	4413      	add	r3, r2
 8005d3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d40:	689b      	ldr	r3, [r3, #8]
 8005d42:	693a      	ldr	r2, [r7, #16]
 8005d44:	4013      	ands	r3, r2
 8005d46:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005d48:	68bb      	ldr	r3, [r7, #8]
}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	371c      	adds	r7, #28
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d54:	4770      	bx	lr

08005d56 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005d56:	b480      	push	{r7}
 8005d58:	b083      	sub	sp, #12
 8005d5a:	af00      	add	r7, sp, #0
 8005d5c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	695b      	ldr	r3, [r3, #20]
 8005d62:	f003 0301 	and.w	r3, r3, #1
}
 8005d66:	4618      	mov	r0, r3
 8005d68:	370c      	adds	r7, #12
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d70:	4770      	bx	lr
	...

08005d74 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b085      	sub	sp, #20
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d86:	681a      	ldr	r2, [r3, #0]
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d8e:	4619      	mov	r1, r3
 8005d90:	4b09      	ldr	r3, [pc, #36]	; (8005db8 <USB_ActivateSetup+0x44>)
 8005d92:	4013      	ands	r3, r2
 8005d94:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	68fa      	ldr	r2, [r7, #12]
 8005da0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005da4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005da8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005daa:	2300      	movs	r3, #0
}
 8005dac:	4618      	mov	r0, r3
 8005dae:	3714      	adds	r7, #20
 8005db0:	46bd      	mov	sp, r7
 8005db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db6:	4770      	bx	lr
 8005db8:	fffff800 	.word	0xfffff800

08005dbc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b087      	sub	sp, #28
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	60f8      	str	r0, [r7, #12]
 8005dc4:	460b      	mov	r3, r1
 8005dc6:	607a      	str	r2, [r7, #4]
 8005dc8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	333c      	adds	r3, #60	; 0x3c
 8005dd2:	3304      	adds	r3, #4
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8005dd8:	693b      	ldr	r3, [r7, #16]
 8005dda:	4a26      	ldr	r2, [pc, #152]	; (8005e74 <USB_EP0_OutStart+0xb8>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d90a      	bls.n	8005df6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005dec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005df0:	d101      	bne.n	8005df6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8005df2:	2300      	movs	r3, #0
 8005df4:	e037      	b.n	8005e66 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005dfc:	461a      	mov	r2, r3
 8005dfe:	2300      	movs	r3, #0
 8005e00:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005e02:	697b      	ldr	r3, [r7, #20]
 8005e04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e08:	691b      	ldr	r3, [r3, #16]
 8005e0a:	697a      	ldr	r2, [r7, #20]
 8005e0c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005e10:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005e14:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8005e16:	697b      	ldr	r3, [r7, #20]
 8005e18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e1c:	691b      	ldr	r3, [r3, #16]
 8005e1e:	697a      	ldr	r2, [r7, #20]
 8005e20:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005e24:	f043 0318 	orr.w	r3, r3, #24
 8005e28:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e30:	691b      	ldr	r3, [r3, #16]
 8005e32:	697a      	ldr	r2, [r7, #20]
 8005e34:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005e38:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8005e3c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8005e3e:	7afb      	ldrb	r3, [r7, #11]
 8005e40:	2b01      	cmp	r3, #1
 8005e42:	d10f      	bne.n	8005e64 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e4a:	461a      	mov	r2, r3
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	697a      	ldr	r2, [r7, #20]
 8005e5a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005e5e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8005e62:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005e64:	2300      	movs	r3, #0
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	371c      	adds	r7, #28
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e70:	4770      	bx	lr
 8005e72:	bf00      	nop
 8005e74:	4f54300a 	.word	0x4f54300a

08005e78 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b085      	sub	sp, #20
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005e80:	2300      	movs	r3, #0
 8005e82:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	3301      	adds	r3, #1
 8005e88:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	4a13      	ldr	r2, [pc, #76]	; (8005edc <USB_CoreReset+0x64>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d901      	bls.n	8005e96 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005e92:	2303      	movs	r3, #3
 8005e94:	e01b      	b.n	8005ece <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	691b      	ldr	r3, [r3, #16]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	daf2      	bge.n	8005e84 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	691b      	ldr	r3, [r3, #16]
 8005ea6:	f043 0201 	orr.w	r2, r3, #1
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	3301      	adds	r3, #1
 8005eb2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	4a09      	ldr	r2, [pc, #36]	; (8005edc <USB_CoreReset+0x64>)
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d901      	bls.n	8005ec0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005ebc:	2303      	movs	r3, #3
 8005ebe:	e006      	b.n	8005ece <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	691b      	ldr	r3, [r3, #16]
 8005ec4:	f003 0301 	and.w	r3, r3, #1
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	d0f0      	beq.n	8005eae <USB_CoreReset+0x36>

  return HAL_OK;
 8005ecc:	2300      	movs	r3, #0
}
 8005ece:	4618      	mov	r0, r3
 8005ed0:	3714      	adds	r7, #20
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed8:	4770      	bx	lr
 8005eda:	bf00      	nop
 8005edc:	00030d40 	.word	0x00030d40

08005ee0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b084      	sub	sp, #16
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
 8005ee8:	460b      	mov	r3, r1
 8005eea:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005eec:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8005ef0:	f002 fdbc 	bl	8008a6c <USBD_static_malloc>
 8005ef4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d109      	bne.n	8005f10 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	32b0      	adds	r2, #176	; 0xb0
 8005f06:	2100      	movs	r1, #0
 8005f08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8005f0c:	2302      	movs	r3, #2
 8005f0e:	e0d4      	b.n	80060ba <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8005f10:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8005f14:	2100      	movs	r1, #0
 8005f16:	68f8      	ldr	r0, [r7, #12]
 8005f18:	f002 fe24 	bl	8008b64 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	32b0      	adds	r2, #176	; 0xb0
 8005f26:	68f9      	ldr	r1, [r7, #12]
 8005f28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	32b0      	adds	r2, #176	; 0xb0
 8005f36:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	7c1b      	ldrb	r3, [r3, #16]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d138      	bne.n	8005fba <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8005f48:	4b5e      	ldr	r3, [pc, #376]	; (80060c4 <USBD_CDC_Init+0x1e4>)
 8005f4a:	7819      	ldrb	r1, [r3, #0]
 8005f4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005f50:	2202      	movs	r2, #2
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f002 fc67 	bl	8008826 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005f58:	4b5a      	ldr	r3, [pc, #360]	; (80060c4 <USBD_CDC_Init+0x1e4>)
 8005f5a:	781b      	ldrb	r3, [r3, #0]
 8005f5c:	f003 020f 	and.w	r2, r3, #15
 8005f60:	6879      	ldr	r1, [r7, #4]
 8005f62:	4613      	mov	r3, r2
 8005f64:	009b      	lsls	r3, r3, #2
 8005f66:	4413      	add	r3, r2
 8005f68:	009b      	lsls	r3, r3, #2
 8005f6a:	440b      	add	r3, r1
 8005f6c:	3324      	adds	r3, #36	; 0x24
 8005f6e:	2201      	movs	r2, #1
 8005f70:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005f72:	4b55      	ldr	r3, [pc, #340]	; (80060c8 <USBD_CDC_Init+0x1e8>)
 8005f74:	7819      	ldrb	r1, [r3, #0]
 8005f76:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005f7a:	2202      	movs	r2, #2
 8005f7c:	6878      	ldr	r0, [r7, #4]
 8005f7e:	f002 fc52 	bl	8008826 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005f82:	4b51      	ldr	r3, [pc, #324]	; (80060c8 <USBD_CDC_Init+0x1e8>)
 8005f84:	781b      	ldrb	r3, [r3, #0]
 8005f86:	f003 020f 	and.w	r2, r3, #15
 8005f8a:	6879      	ldr	r1, [r7, #4]
 8005f8c:	4613      	mov	r3, r2
 8005f8e:	009b      	lsls	r3, r3, #2
 8005f90:	4413      	add	r3, r2
 8005f92:	009b      	lsls	r3, r3, #2
 8005f94:	440b      	add	r3, r1
 8005f96:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8005f9a:	2201      	movs	r2, #1
 8005f9c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8005f9e:	4b4b      	ldr	r3, [pc, #300]	; (80060cc <USBD_CDC_Init+0x1ec>)
 8005fa0:	781b      	ldrb	r3, [r3, #0]
 8005fa2:	f003 020f 	and.w	r2, r3, #15
 8005fa6:	6879      	ldr	r1, [r7, #4]
 8005fa8:	4613      	mov	r3, r2
 8005faa:	009b      	lsls	r3, r3, #2
 8005fac:	4413      	add	r3, r2
 8005fae:	009b      	lsls	r3, r3, #2
 8005fb0:	440b      	add	r3, r1
 8005fb2:	3326      	adds	r3, #38	; 0x26
 8005fb4:	2210      	movs	r2, #16
 8005fb6:	801a      	strh	r2, [r3, #0]
 8005fb8:	e035      	b.n	8006026 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8005fba:	4b42      	ldr	r3, [pc, #264]	; (80060c4 <USBD_CDC_Init+0x1e4>)
 8005fbc:	7819      	ldrb	r1, [r3, #0]
 8005fbe:	2340      	movs	r3, #64	; 0x40
 8005fc0:	2202      	movs	r2, #2
 8005fc2:	6878      	ldr	r0, [r7, #4]
 8005fc4:	f002 fc2f 	bl	8008826 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005fc8:	4b3e      	ldr	r3, [pc, #248]	; (80060c4 <USBD_CDC_Init+0x1e4>)
 8005fca:	781b      	ldrb	r3, [r3, #0]
 8005fcc:	f003 020f 	and.w	r2, r3, #15
 8005fd0:	6879      	ldr	r1, [r7, #4]
 8005fd2:	4613      	mov	r3, r2
 8005fd4:	009b      	lsls	r3, r3, #2
 8005fd6:	4413      	add	r3, r2
 8005fd8:	009b      	lsls	r3, r3, #2
 8005fda:	440b      	add	r3, r1
 8005fdc:	3324      	adds	r3, #36	; 0x24
 8005fde:	2201      	movs	r2, #1
 8005fe0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005fe2:	4b39      	ldr	r3, [pc, #228]	; (80060c8 <USBD_CDC_Init+0x1e8>)
 8005fe4:	7819      	ldrb	r1, [r3, #0]
 8005fe6:	2340      	movs	r3, #64	; 0x40
 8005fe8:	2202      	movs	r2, #2
 8005fea:	6878      	ldr	r0, [r7, #4]
 8005fec:	f002 fc1b 	bl	8008826 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005ff0:	4b35      	ldr	r3, [pc, #212]	; (80060c8 <USBD_CDC_Init+0x1e8>)
 8005ff2:	781b      	ldrb	r3, [r3, #0]
 8005ff4:	f003 020f 	and.w	r2, r3, #15
 8005ff8:	6879      	ldr	r1, [r7, #4]
 8005ffa:	4613      	mov	r3, r2
 8005ffc:	009b      	lsls	r3, r3, #2
 8005ffe:	4413      	add	r3, r2
 8006000:	009b      	lsls	r3, r3, #2
 8006002:	440b      	add	r3, r1
 8006004:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006008:	2201      	movs	r2, #1
 800600a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800600c:	4b2f      	ldr	r3, [pc, #188]	; (80060cc <USBD_CDC_Init+0x1ec>)
 800600e:	781b      	ldrb	r3, [r3, #0]
 8006010:	f003 020f 	and.w	r2, r3, #15
 8006014:	6879      	ldr	r1, [r7, #4]
 8006016:	4613      	mov	r3, r2
 8006018:	009b      	lsls	r3, r3, #2
 800601a:	4413      	add	r3, r2
 800601c:	009b      	lsls	r3, r3, #2
 800601e:	440b      	add	r3, r1
 8006020:	3326      	adds	r3, #38	; 0x26
 8006022:	2210      	movs	r2, #16
 8006024:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006026:	4b29      	ldr	r3, [pc, #164]	; (80060cc <USBD_CDC_Init+0x1ec>)
 8006028:	7819      	ldrb	r1, [r3, #0]
 800602a:	2308      	movs	r3, #8
 800602c:	2203      	movs	r2, #3
 800602e:	6878      	ldr	r0, [r7, #4]
 8006030:	f002 fbf9 	bl	8008826 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8006034:	4b25      	ldr	r3, [pc, #148]	; (80060cc <USBD_CDC_Init+0x1ec>)
 8006036:	781b      	ldrb	r3, [r3, #0]
 8006038:	f003 020f 	and.w	r2, r3, #15
 800603c:	6879      	ldr	r1, [r7, #4]
 800603e:	4613      	mov	r3, r2
 8006040:	009b      	lsls	r3, r3, #2
 8006042:	4413      	add	r3, r2
 8006044:	009b      	lsls	r3, r3, #2
 8006046:	440b      	add	r3, r1
 8006048:	3324      	adds	r3, #36	; 0x24
 800604a:	2201      	movs	r2, #1
 800604c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	2200      	movs	r2, #0
 8006052:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800605c:	687a      	ldr	r2, [r7, #4]
 800605e:	33b0      	adds	r3, #176	; 0xb0
 8006060:	009b      	lsls	r3, r3, #2
 8006062:	4413      	add	r3, r2
 8006064:	685b      	ldr	r3, [r3, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	2200      	movs	r2, #0
 800606e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2200      	movs	r2, #0
 8006076:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8006080:	2b00      	cmp	r3, #0
 8006082:	d101      	bne.n	8006088 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8006084:	2302      	movs	r3, #2
 8006086:	e018      	b.n	80060ba <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	7c1b      	ldrb	r3, [r3, #16]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d10a      	bne.n	80060a6 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006090:	4b0d      	ldr	r3, [pc, #52]	; (80060c8 <USBD_CDC_Init+0x1e8>)
 8006092:	7819      	ldrb	r1, [r3, #0]
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800609a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f002 fcb0 	bl	8008a04 <USBD_LL_PrepareReceive>
 80060a4:	e008      	b.n	80060b8 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80060a6:	4b08      	ldr	r3, [pc, #32]	; (80060c8 <USBD_CDC_Init+0x1e8>)
 80060a8:	7819      	ldrb	r1, [r3, #0]
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80060b0:	2340      	movs	r3, #64	; 0x40
 80060b2:	6878      	ldr	r0, [r7, #4]
 80060b4:	f002 fca6 	bl	8008a04 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80060b8:	2300      	movs	r3, #0
}
 80060ba:	4618      	mov	r0, r3
 80060bc:	3710      	adds	r7, #16
 80060be:	46bd      	mov	sp, r7
 80060c0:	bd80      	pop	{r7, pc}
 80060c2:	bf00      	nop
 80060c4:	24000097 	.word	0x24000097
 80060c8:	24000098 	.word	0x24000098
 80060cc:	24000099 	.word	0x24000099

080060d0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b082      	sub	sp, #8
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
 80060d8:	460b      	mov	r3, r1
 80060da:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80060dc:	4b3a      	ldr	r3, [pc, #232]	; (80061c8 <USBD_CDC_DeInit+0xf8>)
 80060de:	781b      	ldrb	r3, [r3, #0]
 80060e0:	4619      	mov	r1, r3
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	f002 fbc5 	bl	8008872 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80060e8:	4b37      	ldr	r3, [pc, #220]	; (80061c8 <USBD_CDC_DeInit+0xf8>)
 80060ea:	781b      	ldrb	r3, [r3, #0]
 80060ec:	f003 020f 	and.w	r2, r3, #15
 80060f0:	6879      	ldr	r1, [r7, #4]
 80060f2:	4613      	mov	r3, r2
 80060f4:	009b      	lsls	r3, r3, #2
 80060f6:	4413      	add	r3, r2
 80060f8:	009b      	lsls	r3, r3, #2
 80060fa:	440b      	add	r3, r1
 80060fc:	3324      	adds	r3, #36	; 0x24
 80060fe:	2200      	movs	r2, #0
 8006100:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8006102:	4b32      	ldr	r3, [pc, #200]	; (80061cc <USBD_CDC_DeInit+0xfc>)
 8006104:	781b      	ldrb	r3, [r3, #0]
 8006106:	4619      	mov	r1, r3
 8006108:	6878      	ldr	r0, [r7, #4]
 800610a:	f002 fbb2 	bl	8008872 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800610e:	4b2f      	ldr	r3, [pc, #188]	; (80061cc <USBD_CDC_DeInit+0xfc>)
 8006110:	781b      	ldrb	r3, [r3, #0]
 8006112:	f003 020f 	and.w	r2, r3, #15
 8006116:	6879      	ldr	r1, [r7, #4]
 8006118:	4613      	mov	r3, r2
 800611a:	009b      	lsls	r3, r3, #2
 800611c:	4413      	add	r3, r2
 800611e:	009b      	lsls	r3, r3, #2
 8006120:	440b      	add	r3, r1
 8006122:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006126:	2200      	movs	r2, #0
 8006128:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800612a:	4b29      	ldr	r3, [pc, #164]	; (80061d0 <USBD_CDC_DeInit+0x100>)
 800612c:	781b      	ldrb	r3, [r3, #0]
 800612e:	4619      	mov	r1, r3
 8006130:	6878      	ldr	r0, [r7, #4]
 8006132:	f002 fb9e 	bl	8008872 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8006136:	4b26      	ldr	r3, [pc, #152]	; (80061d0 <USBD_CDC_DeInit+0x100>)
 8006138:	781b      	ldrb	r3, [r3, #0]
 800613a:	f003 020f 	and.w	r2, r3, #15
 800613e:	6879      	ldr	r1, [r7, #4]
 8006140:	4613      	mov	r3, r2
 8006142:	009b      	lsls	r3, r3, #2
 8006144:	4413      	add	r3, r2
 8006146:	009b      	lsls	r3, r3, #2
 8006148:	440b      	add	r3, r1
 800614a:	3324      	adds	r3, #36	; 0x24
 800614c:	2200      	movs	r2, #0
 800614e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8006150:	4b1f      	ldr	r3, [pc, #124]	; (80061d0 <USBD_CDC_DeInit+0x100>)
 8006152:	781b      	ldrb	r3, [r3, #0]
 8006154:	f003 020f 	and.w	r2, r3, #15
 8006158:	6879      	ldr	r1, [r7, #4]
 800615a:	4613      	mov	r3, r2
 800615c:	009b      	lsls	r3, r3, #2
 800615e:	4413      	add	r3, r2
 8006160:	009b      	lsls	r3, r3, #2
 8006162:	440b      	add	r3, r1
 8006164:	3326      	adds	r3, #38	; 0x26
 8006166:	2200      	movs	r2, #0
 8006168:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	32b0      	adds	r2, #176	; 0xb0
 8006174:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d01f      	beq.n	80061bc <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006182:	687a      	ldr	r2, [r7, #4]
 8006184:	33b0      	adds	r3, #176	; 0xb0
 8006186:	009b      	lsls	r3, r3, #2
 8006188:	4413      	add	r3, r2
 800618a:	685b      	ldr	r3, [r3, #4]
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	32b0      	adds	r2, #176	; 0xb0
 800619a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800619e:	4618      	mov	r0, r3
 80061a0:	f002 fc72 	bl	8008a88 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	32b0      	adds	r2, #176	; 0xb0
 80061ae:	2100      	movs	r1, #0
 80061b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2200      	movs	r2, #0
 80061b8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80061bc:	2300      	movs	r3, #0
}
 80061be:	4618      	mov	r0, r3
 80061c0:	3708      	adds	r7, #8
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bd80      	pop	{r7, pc}
 80061c6:	bf00      	nop
 80061c8:	24000097 	.word	0x24000097
 80061cc:	24000098 	.word	0x24000098
 80061d0:	24000099 	.word	0x24000099

080061d4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b086      	sub	sp, #24
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
 80061dc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	32b0      	adds	r2, #176	; 0xb0
 80061e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061ec:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80061ee:	2300      	movs	r3, #0
 80061f0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80061f2:	2300      	movs	r3, #0
 80061f4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80061f6:	2300      	movs	r3, #0
 80061f8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80061fa:	693b      	ldr	r3, [r7, #16]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d101      	bne.n	8006204 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8006200:	2303      	movs	r3, #3
 8006202:	e0bf      	b.n	8006384 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	781b      	ldrb	r3, [r3, #0]
 8006208:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800620c:	2b00      	cmp	r3, #0
 800620e:	d050      	beq.n	80062b2 <USBD_CDC_Setup+0xde>
 8006210:	2b20      	cmp	r3, #32
 8006212:	f040 80af 	bne.w	8006374 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	88db      	ldrh	r3, [r3, #6]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d03a      	beq.n	8006294 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	781b      	ldrb	r3, [r3, #0]
 8006222:	b25b      	sxtb	r3, r3
 8006224:	2b00      	cmp	r3, #0
 8006226:	da1b      	bge.n	8006260 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800622e:	687a      	ldr	r2, [r7, #4]
 8006230:	33b0      	adds	r3, #176	; 0xb0
 8006232:	009b      	lsls	r3, r3, #2
 8006234:	4413      	add	r3, r2
 8006236:	685b      	ldr	r3, [r3, #4]
 8006238:	689b      	ldr	r3, [r3, #8]
 800623a:	683a      	ldr	r2, [r7, #0]
 800623c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800623e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006240:	683a      	ldr	r2, [r7, #0]
 8006242:	88d2      	ldrh	r2, [r2, #6]
 8006244:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	88db      	ldrh	r3, [r3, #6]
 800624a:	2b07      	cmp	r3, #7
 800624c:	bf28      	it	cs
 800624e:	2307      	movcs	r3, #7
 8006250:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8006252:	693b      	ldr	r3, [r7, #16]
 8006254:	89fa      	ldrh	r2, [r7, #14]
 8006256:	4619      	mov	r1, r3
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	f001 fd89 	bl	8007d70 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800625e:	e090      	b.n	8006382 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	785a      	ldrb	r2, [r3, #1]
 8006264:	693b      	ldr	r3, [r7, #16]
 8006266:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	88db      	ldrh	r3, [r3, #6]
 800626e:	2b3f      	cmp	r3, #63	; 0x3f
 8006270:	d803      	bhi.n	800627a <USBD_CDC_Setup+0xa6>
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	88db      	ldrh	r3, [r3, #6]
 8006276:	b2da      	uxtb	r2, r3
 8006278:	e000      	b.n	800627c <USBD_CDC_Setup+0xa8>
 800627a:	2240      	movs	r2, #64	; 0x40
 800627c:	693b      	ldr	r3, [r7, #16]
 800627e:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8006282:	6939      	ldr	r1, [r7, #16]
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800628a:	461a      	mov	r2, r3
 800628c:	6878      	ldr	r0, [r7, #4]
 800628e:	f001 fd9b 	bl	8007dc8 <USBD_CtlPrepareRx>
      break;
 8006292:	e076      	b.n	8006382 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800629a:	687a      	ldr	r2, [r7, #4]
 800629c:	33b0      	adds	r3, #176	; 0xb0
 800629e:	009b      	lsls	r3, r3, #2
 80062a0:	4413      	add	r3, r2
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	689b      	ldr	r3, [r3, #8]
 80062a6:	683a      	ldr	r2, [r7, #0]
 80062a8:	7850      	ldrb	r0, [r2, #1]
 80062aa:	2200      	movs	r2, #0
 80062ac:	6839      	ldr	r1, [r7, #0]
 80062ae:	4798      	blx	r3
      break;
 80062b0:	e067      	b.n	8006382 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	785b      	ldrb	r3, [r3, #1]
 80062b6:	2b0b      	cmp	r3, #11
 80062b8:	d851      	bhi.n	800635e <USBD_CDC_Setup+0x18a>
 80062ba:	a201      	add	r2, pc, #4	; (adr r2, 80062c0 <USBD_CDC_Setup+0xec>)
 80062bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062c0:	080062f1 	.word	0x080062f1
 80062c4:	0800636d 	.word	0x0800636d
 80062c8:	0800635f 	.word	0x0800635f
 80062cc:	0800635f 	.word	0x0800635f
 80062d0:	0800635f 	.word	0x0800635f
 80062d4:	0800635f 	.word	0x0800635f
 80062d8:	0800635f 	.word	0x0800635f
 80062dc:	0800635f 	.word	0x0800635f
 80062e0:	0800635f 	.word	0x0800635f
 80062e4:	0800635f 	.word	0x0800635f
 80062e8:	0800631b 	.word	0x0800631b
 80062ec:	08006345 	.word	0x08006345
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80062f6:	b2db      	uxtb	r3, r3
 80062f8:	2b03      	cmp	r3, #3
 80062fa:	d107      	bne.n	800630c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80062fc:	f107 030a 	add.w	r3, r7, #10
 8006300:	2202      	movs	r2, #2
 8006302:	4619      	mov	r1, r3
 8006304:	6878      	ldr	r0, [r7, #4]
 8006306:	f001 fd33 	bl	8007d70 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800630a:	e032      	b.n	8006372 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800630c:	6839      	ldr	r1, [r7, #0]
 800630e:	6878      	ldr	r0, [r7, #4]
 8006310:	f001 fcbd 	bl	8007c8e <USBD_CtlError>
            ret = USBD_FAIL;
 8006314:	2303      	movs	r3, #3
 8006316:	75fb      	strb	r3, [r7, #23]
          break;
 8006318:	e02b      	b.n	8006372 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006320:	b2db      	uxtb	r3, r3
 8006322:	2b03      	cmp	r3, #3
 8006324:	d107      	bne.n	8006336 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006326:	f107 030d 	add.w	r3, r7, #13
 800632a:	2201      	movs	r2, #1
 800632c:	4619      	mov	r1, r3
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	f001 fd1e 	bl	8007d70 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006334:	e01d      	b.n	8006372 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006336:	6839      	ldr	r1, [r7, #0]
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f001 fca8 	bl	8007c8e <USBD_CtlError>
            ret = USBD_FAIL;
 800633e:	2303      	movs	r3, #3
 8006340:	75fb      	strb	r3, [r7, #23]
          break;
 8006342:	e016      	b.n	8006372 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800634a:	b2db      	uxtb	r3, r3
 800634c:	2b03      	cmp	r3, #3
 800634e:	d00f      	beq.n	8006370 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8006350:	6839      	ldr	r1, [r7, #0]
 8006352:	6878      	ldr	r0, [r7, #4]
 8006354:	f001 fc9b 	bl	8007c8e <USBD_CtlError>
            ret = USBD_FAIL;
 8006358:	2303      	movs	r3, #3
 800635a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800635c:	e008      	b.n	8006370 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800635e:	6839      	ldr	r1, [r7, #0]
 8006360:	6878      	ldr	r0, [r7, #4]
 8006362:	f001 fc94 	bl	8007c8e <USBD_CtlError>
          ret = USBD_FAIL;
 8006366:	2303      	movs	r3, #3
 8006368:	75fb      	strb	r3, [r7, #23]
          break;
 800636a:	e002      	b.n	8006372 <USBD_CDC_Setup+0x19e>
          break;
 800636c:	bf00      	nop
 800636e:	e008      	b.n	8006382 <USBD_CDC_Setup+0x1ae>
          break;
 8006370:	bf00      	nop
      }
      break;
 8006372:	e006      	b.n	8006382 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8006374:	6839      	ldr	r1, [r7, #0]
 8006376:	6878      	ldr	r0, [r7, #4]
 8006378:	f001 fc89 	bl	8007c8e <USBD_CtlError>
      ret = USBD_FAIL;
 800637c:	2303      	movs	r3, #3
 800637e:	75fb      	strb	r3, [r7, #23]
      break;
 8006380:	bf00      	nop
  }

  return (uint8_t)ret;
 8006382:	7dfb      	ldrb	r3, [r7, #23]
}
 8006384:	4618      	mov	r0, r3
 8006386:	3718      	adds	r7, #24
 8006388:	46bd      	mov	sp, r7
 800638a:	bd80      	pop	{r7, pc}

0800638c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b084      	sub	sp, #16
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
 8006394:	460b      	mov	r3, r1
 8006396:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800639e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	32b0      	adds	r2, #176	; 0xb0
 80063aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d101      	bne.n	80063b6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80063b2:	2303      	movs	r3, #3
 80063b4:	e065      	b.n	8006482 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	32b0      	adds	r2, #176	; 0xb0
 80063c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063c4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80063c6:	78fb      	ldrb	r3, [r7, #3]
 80063c8:	f003 020f 	and.w	r2, r3, #15
 80063cc:	6879      	ldr	r1, [r7, #4]
 80063ce:	4613      	mov	r3, r2
 80063d0:	009b      	lsls	r3, r3, #2
 80063d2:	4413      	add	r3, r2
 80063d4:	009b      	lsls	r3, r3, #2
 80063d6:	440b      	add	r3, r1
 80063d8:	3318      	adds	r3, #24
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d02f      	beq.n	8006440 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80063e0:	78fb      	ldrb	r3, [r7, #3]
 80063e2:	f003 020f 	and.w	r2, r3, #15
 80063e6:	6879      	ldr	r1, [r7, #4]
 80063e8:	4613      	mov	r3, r2
 80063ea:	009b      	lsls	r3, r3, #2
 80063ec:	4413      	add	r3, r2
 80063ee:	009b      	lsls	r3, r3, #2
 80063f0:	440b      	add	r3, r1
 80063f2:	3318      	adds	r3, #24
 80063f4:	681a      	ldr	r2, [r3, #0]
 80063f6:	78fb      	ldrb	r3, [r7, #3]
 80063f8:	f003 010f 	and.w	r1, r3, #15
 80063fc:	68f8      	ldr	r0, [r7, #12]
 80063fe:	460b      	mov	r3, r1
 8006400:	00db      	lsls	r3, r3, #3
 8006402:	440b      	add	r3, r1
 8006404:	009b      	lsls	r3, r3, #2
 8006406:	4403      	add	r3, r0
 8006408:	3348      	adds	r3, #72	; 0x48
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	fbb2 f1f3 	udiv	r1, r2, r3
 8006410:	fb01 f303 	mul.w	r3, r1, r3
 8006414:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006416:	2b00      	cmp	r3, #0
 8006418:	d112      	bne.n	8006440 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800641a:	78fb      	ldrb	r3, [r7, #3]
 800641c:	f003 020f 	and.w	r2, r3, #15
 8006420:	6879      	ldr	r1, [r7, #4]
 8006422:	4613      	mov	r3, r2
 8006424:	009b      	lsls	r3, r3, #2
 8006426:	4413      	add	r3, r2
 8006428:	009b      	lsls	r3, r3, #2
 800642a:	440b      	add	r3, r1
 800642c:	3318      	adds	r3, #24
 800642e:	2200      	movs	r2, #0
 8006430:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006432:	78f9      	ldrb	r1, [r7, #3]
 8006434:	2300      	movs	r3, #0
 8006436:	2200      	movs	r2, #0
 8006438:	6878      	ldr	r0, [r7, #4]
 800643a:	f002 fac2 	bl	80089c2 <USBD_LL_Transmit>
 800643e:	e01f      	b.n	8006480 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	2200      	movs	r2, #0
 8006444:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800644e:	687a      	ldr	r2, [r7, #4]
 8006450:	33b0      	adds	r3, #176	; 0xb0
 8006452:	009b      	lsls	r3, r3, #2
 8006454:	4413      	add	r3, r2
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	691b      	ldr	r3, [r3, #16]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d010      	beq.n	8006480 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006464:	687a      	ldr	r2, [r7, #4]
 8006466:	33b0      	adds	r3, #176	; 0xb0
 8006468:	009b      	lsls	r3, r3, #2
 800646a:	4413      	add	r3, r2
 800646c:	685b      	ldr	r3, [r3, #4]
 800646e:	691b      	ldr	r3, [r3, #16]
 8006470:	68ba      	ldr	r2, [r7, #8]
 8006472:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8006476:	68ba      	ldr	r2, [r7, #8]
 8006478:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800647c:	78fa      	ldrb	r2, [r7, #3]
 800647e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006480:	2300      	movs	r3, #0
}
 8006482:	4618      	mov	r0, r3
 8006484:	3710      	adds	r7, #16
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}

0800648a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800648a:	b580      	push	{r7, lr}
 800648c:	b084      	sub	sp, #16
 800648e:	af00      	add	r7, sp, #0
 8006490:	6078      	str	r0, [r7, #4]
 8006492:	460b      	mov	r3, r1
 8006494:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	32b0      	adds	r2, #176	; 0xb0
 80064a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064a4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	32b0      	adds	r2, #176	; 0xb0
 80064b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d101      	bne.n	80064bc <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80064b8:	2303      	movs	r3, #3
 80064ba:	e01a      	b.n	80064f2 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80064bc:	78fb      	ldrb	r3, [r7, #3]
 80064be:	4619      	mov	r1, r3
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f002 fac0 	bl	8008a46 <USBD_LL_GetRxDataSize>
 80064c6:	4602      	mov	r2, r0
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80064d4:	687a      	ldr	r2, [r7, #4]
 80064d6:	33b0      	adds	r3, #176	; 0xb0
 80064d8:	009b      	lsls	r3, r3, #2
 80064da:	4413      	add	r3, r2
 80064dc:	685b      	ldr	r3, [r3, #4]
 80064de:	68db      	ldr	r3, [r3, #12]
 80064e0:	68fa      	ldr	r2, [r7, #12]
 80064e2:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80064e6:	68fa      	ldr	r2, [r7, #12]
 80064e8:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80064ec:	4611      	mov	r1, r2
 80064ee:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80064f0:	2300      	movs	r3, #0
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3710      	adds	r7, #16
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}

080064fa <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80064fa:	b580      	push	{r7, lr}
 80064fc:	b084      	sub	sp, #16
 80064fe:	af00      	add	r7, sp, #0
 8006500:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	32b0      	adds	r2, #176	; 0xb0
 800650c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006510:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d101      	bne.n	800651c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006518:	2303      	movs	r3, #3
 800651a:	e025      	b.n	8006568 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006522:	687a      	ldr	r2, [r7, #4]
 8006524:	33b0      	adds	r3, #176	; 0xb0
 8006526:	009b      	lsls	r3, r3, #2
 8006528:	4413      	add	r3, r2
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d01a      	beq.n	8006566 <USBD_CDC_EP0_RxReady+0x6c>
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006536:	2bff      	cmp	r3, #255	; 0xff
 8006538:	d015      	beq.n	8006566 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006540:	687a      	ldr	r2, [r7, #4]
 8006542:	33b0      	adds	r3, #176	; 0xb0
 8006544:	009b      	lsls	r3, r3, #2
 8006546:	4413      	add	r3, r2
 8006548:	685b      	ldr	r3, [r3, #4]
 800654a:	689b      	ldr	r3, [r3, #8]
 800654c:	68fa      	ldr	r2, [r7, #12]
 800654e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8006552:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8006554:	68fa      	ldr	r2, [r7, #12]
 8006556:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800655a:	b292      	uxth	r2, r2
 800655c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	22ff      	movs	r2, #255	; 0xff
 8006562:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8006566:	2300      	movs	r3, #0
}
 8006568:	4618      	mov	r0, r3
 800656a:	3710      	adds	r7, #16
 800656c:	46bd      	mov	sp, r7
 800656e:	bd80      	pop	{r7, pc}

08006570 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b086      	sub	sp, #24
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006578:	2182      	movs	r1, #130	; 0x82
 800657a:	4818      	ldr	r0, [pc, #96]	; (80065dc <USBD_CDC_GetFSCfgDesc+0x6c>)
 800657c:	f000 fd4f 	bl	800701e <USBD_GetEpDesc>
 8006580:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006582:	2101      	movs	r1, #1
 8006584:	4815      	ldr	r0, [pc, #84]	; (80065dc <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006586:	f000 fd4a 	bl	800701e <USBD_GetEpDesc>
 800658a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800658c:	2181      	movs	r1, #129	; 0x81
 800658e:	4813      	ldr	r0, [pc, #76]	; (80065dc <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006590:	f000 fd45 	bl	800701e <USBD_GetEpDesc>
 8006594:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006596:	697b      	ldr	r3, [r7, #20]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d002      	beq.n	80065a2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800659c:	697b      	ldr	r3, [r7, #20]
 800659e:	2210      	movs	r2, #16
 80065a0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80065a2:	693b      	ldr	r3, [r7, #16]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d006      	beq.n	80065b6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80065a8:	693b      	ldr	r3, [r7, #16]
 80065aa:	2200      	movs	r2, #0
 80065ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80065b0:	711a      	strb	r2, [r3, #4]
 80065b2:	2200      	movs	r2, #0
 80065b4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d006      	beq.n	80065ca <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	2200      	movs	r2, #0
 80065c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80065c4:	711a      	strb	r2, [r3, #4]
 80065c6:	2200      	movs	r2, #0
 80065c8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2243      	movs	r2, #67	; 0x43
 80065ce:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80065d0:	4b02      	ldr	r3, [pc, #8]	; (80065dc <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	3718      	adds	r7, #24
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}
 80065da:	bf00      	nop
 80065dc:	24000054 	.word	0x24000054

080065e0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b086      	sub	sp, #24
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80065e8:	2182      	movs	r1, #130	; 0x82
 80065ea:	4818      	ldr	r0, [pc, #96]	; (800664c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80065ec:	f000 fd17 	bl	800701e <USBD_GetEpDesc>
 80065f0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80065f2:	2101      	movs	r1, #1
 80065f4:	4815      	ldr	r0, [pc, #84]	; (800664c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80065f6:	f000 fd12 	bl	800701e <USBD_GetEpDesc>
 80065fa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80065fc:	2181      	movs	r1, #129	; 0x81
 80065fe:	4813      	ldr	r0, [pc, #76]	; (800664c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006600:	f000 fd0d 	bl	800701e <USBD_GetEpDesc>
 8006604:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d002      	beq.n	8006612 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800660c:	697b      	ldr	r3, [r7, #20]
 800660e:	2210      	movs	r2, #16
 8006610:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006612:	693b      	ldr	r3, [r7, #16]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d006      	beq.n	8006626 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006618:	693b      	ldr	r3, [r7, #16]
 800661a:	2200      	movs	r2, #0
 800661c:	711a      	strb	r2, [r3, #4]
 800661e:	2200      	movs	r2, #0
 8006620:	f042 0202 	orr.w	r2, r2, #2
 8006624:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d006      	beq.n	800663a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	2200      	movs	r2, #0
 8006630:	711a      	strb	r2, [r3, #4]
 8006632:	2200      	movs	r2, #0
 8006634:	f042 0202 	orr.w	r2, r2, #2
 8006638:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2243      	movs	r2, #67	; 0x43
 800663e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006640:	4b02      	ldr	r3, [pc, #8]	; (800664c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8006642:	4618      	mov	r0, r3
 8006644:	3718      	adds	r7, #24
 8006646:	46bd      	mov	sp, r7
 8006648:	bd80      	pop	{r7, pc}
 800664a:	bf00      	nop
 800664c:	24000054 	.word	0x24000054

08006650 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b086      	sub	sp, #24
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006658:	2182      	movs	r1, #130	; 0x82
 800665a:	4818      	ldr	r0, [pc, #96]	; (80066bc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800665c:	f000 fcdf 	bl	800701e <USBD_GetEpDesc>
 8006660:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006662:	2101      	movs	r1, #1
 8006664:	4815      	ldr	r0, [pc, #84]	; (80066bc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006666:	f000 fcda 	bl	800701e <USBD_GetEpDesc>
 800666a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800666c:	2181      	movs	r1, #129	; 0x81
 800666e:	4813      	ldr	r0, [pc, #76]	; (80066bc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006670:	f000 fcd5 	bl	800701e <USBD_GetEpDesc>
 8006674:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d002      	beq.n	8006682 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800667c:	697b      	ldr	r3, [r7, #20]
 800667e:	2210      	movs	r2, #16
 8006680:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d006      	beq.n	8006696 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006688:	693b      	ldr	r3, [r7, #16]
 800668a:	2200      	movs	r2, #0
 800668c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006690:	711a      	strb	r2, [r3, #4]
 8006692:	2200      	movs	r2, #0
 8006694:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d006      	beq.n	80066aa <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2200      	movs	r2, #0
 80066a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80066a4:	711a      	strb	r2, [r3, #4]
 80066a6:	2200      	movs	r2, #0
 80066a8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2243      	movs	r2, #67	; 0x43
 80066ae:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80066b0:	4b02      	ldr	r3, [pc, #8]	; (80066bc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	3718      	adds	r7, #24
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bd80      	pop	{r7, pc}
 80066ba:	bf00      	nop
 80066bc:	24000054 	.word	0x24000054

080066c0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b083      	sub	sp, #12
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	220a      	movs	r2, #10
 80066cc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80066ce:	4b03      	ldr	r3, [pc, #12]	; (80066dc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80066d0:	4618      	mov	r0, r3
 80066d2:	370c      	adds	r7, #12
 80066d4:	46bd      	mov	sp, r7
 80066d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066da:	4770      	bx	lr
 80066dc:	24000010 	.word	0x24000010

080066e0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80066e0:	b480      	push	{r7}
 80066e2:	b083      	sub	sp, #12
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
 80066e8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d101      	bne.n	80066f4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80066f0:	2303      	movs	r3, #3
 80066f2:	e009      	b.n	8006708 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80066fa:	687a      	ldr	r2, [r7, #4]
 80066fc:	33b0      	adds	r3, #176	; 0xb0
 80066fe:	009b      	lsls	r3, r3, #2
 8006700:	4413      	add	r3, r2
 8006702:	683a      	ldr	r2, [r7, #0]
 8006704:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8006706:	2300      	movs	r3, #0
}
 8006708:	4618      	mov	r0, r3
 800670a:	370c      	adds	r7, #12
 800670c:	46bd      	mov	sp, r7
 800670e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006712:	4770      	bx	lr

08006714 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8006714:	b480      	push	{r7}
 8006716:	b087      	sub	sp, #28
 8006718:	af00      	add	r7, sp, #0
 800671a:	60f8      	str	r0, [r7, #12]
 800671c:	60b9      	str	r1, [r7, #8]
 800671e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	32b0      	adds	r2, #176	; 0xb0
 800672a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800672e:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8006730:	697b      	ldr	r3, [r7, #20]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d101      	bne.n	800673a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006736:	2303      	movs	r3, #3
 8006738:	e008      	b.n	800674c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	68ba      	ldr	r2, [r7, #8]
 800673e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	687a      	ldr	r2, [r7, #4]
 8006746:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800674a:	2300      	movs	r3, #0
}
 800674c:	4618      	mov	r0, r3
 800674e:	371c      	adds	r7, #28
 8006750:	46bd      	mov	sp, r7
 8006752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006756:	4770      	bx	lr

08006758 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8006758:	b480      	push	{r7}
 800675a:	b085      	sub	sp, #20
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	32b0      	adds	r2, #176	; 0xb0
 800676c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006770:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d101      	bne.n	800677c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8006778:	2303      	movs	r3, #3
 800677a:	e004      	b.n	8006786 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	683a      	ldr	r2, [r7, #0]
 8006780:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8006784:	2300      	movs	r3, #0
}
 8006786:	4618      	mov	r0, r3
 8006788:	3714      	adds	r7, #20
 800678a:	46bd      	mov	sp, r7
 800678c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006790:	4770      	bx	lr
	...

08006794 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b084      	sub	sp, #16
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	32b0      	adds	r2, #176	; 0xb0
 80067a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067aa:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 80067ac:	2301      	movs	r3, #1
 80067ae:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	32b0      	adds	r2, #176	; 0xb0
 80067ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d101      	bne.n	80067c6 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80067c2:	2303      	movs	r3, #3
 80067c4:	e025      	b.n	8006812 <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d11f      	bne.n	8006810 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	2201      	movs	r2, #1
 80067d4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80067d8:	4b10      	ldr	r3, [pc, #64]	; (800681c <USBD_CDC_TransmitPacket+0x88>)
 80067da:	781b      	ldrb	r3, [r3, #0]
 80067dc:	f003 020f 	and.w	r2, r3, #15
 80067e0:	68bb      	ldr	r3, [r7, #8]
 80067e2:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 80067e6:	6878      	ldr	r0, [r7, #4]
 80067e8:	4613      	mov	r3, r2
 80067ea:	009b      	lsls	r3, r3, #2
 80067ec:	4413      	add	r3, r2
 80067ee:	009b      	lsls	r3, r3, #2
 80067f0:	4403      	add	r3, r0
 80067f2:	3318      	adds	r3, #24
 80067f4:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80067f6:	4b09      	ldr	r3, [pc, #36]	; (800681c <USBD_CDC_TransmitPacket+0x88>)
 80067f8:	7819      	ldrb	r1, [r3, #0]
 80067fa:	68bb      	ldr	r3, [r7, #8]
 80067fc:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8006800:	68bb      	ldr	r3, [r7, #8]
 8006802:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006806:	6878      	ldr	r0, [r7, #4]
 8006808:	f002 f8db 	bl	80089c2 <USBD_LL_Transmit>

    ret = USBD_OK;
 800680c:	2300      	movs	r3, #0
 800680e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006810:	7bfb      	ldrb	r3, [r7, #15]
}
 8006812:	4618      	mov	r0, r3
 8006814:	3710      	adds	r7, #16
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}
 800681a:	bf00      	nop
 800681c:	24000097 	.word	0x24000097

08006820 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	b084      	sub	sp, #16
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	32b0      	adds	r2, #176	; 0xb0
 8006832:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006836:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	32b0      	adds	r2, #176	; 0xb0
 8006842:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d101      	bne.n	800684e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800684a:	2303      	movs	r3, #3
 800684c:	e018      	b.n	8006880 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	7c1b      	ldrb	r3, [r3, #16]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d10a      	bne.n	800686c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006856:	4b0c      	ldr	r3, [pc, #48]	; (8006888 <USBD_CDC_ReceivePacket+0x68>)
 8006858:	7819      	ldrb	r1, [r3, #0]
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006860:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006864:	6878      	ldr	r0, [r7, #4]
 8006866:	f002 f8cd 	bl	8008a04 <USBD_LL_PrepareReceive>
 800686a:	e008      	b.n	800687e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800686c:	4b06      	ldr	r3, [pc, #24]	; (8006888 <USBD_CDC_ReceivePacket+0x68>)
 800686e:	7819      	ldrb	r1, [r3, #0]
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006876:	2340      	movs	r3, #64	; 0x40
 8006878:	6878      	ldr	r0, [r7, #4]
 800687a:	f002 f8c3 	bl	8008a04 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800687e:	2300      	movs	r3, #0
}
 8006880:	4618      	mov	r0, r3
 8006882:	3710      	adds	r7, #16
 8006884:	46bd      	mov	sp, r7
 8006886:	bd80      	pop	{r7, pc}
 8006888:	24000098 	.word	0x24000098

0800688c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b086      	sub	sp, #24
 8006890:	af00      	add	r7, sp, #0
 8006892:	60f8      	str	r0, [r7, #12]
 8006894:	60b9      	str	r1, [r7, #8]
 8006896:	4613      	mov	r3, r2
 8006898:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d101      	bne.n	80068a4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80068a0:	2303      	movs	r3, #3
 80068a2:	e01f      	b.n	80068e4 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2200      	movs	r2, #0
 80068a8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	2200      	movs	r2, #0
 80068b0:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	2200      	movs	r2, #0
 80068b8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d003      	beq.n	80068ca <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	68ba      	ldr	r2, [r7, #8]
 80068c6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	2201      	movs	r2, #1
 80068ce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	79fa      	ldrb	r2, [r7, #7]
 80068d6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80068d8:	68f8      	ldr	r0, [r7, #12]
 80068da:	f001 ff39 	bl	8008750 <USBD_LL_Init>
 80068de:	4603      	mov	r3, r0
 80068e0:	75fb      	strb	r3, [r7, #23]

  return ret;
 80068e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80068e4:	4618      	mov	r0, r3
 80068e6:	3718      	adds	r7, #24
 80068e8:	46bd      	mov	sp, r7
 80068ea:	bd80      	pop	{r7, pc}

080068ec <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b084      	sub	sp, #16
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
 80068f4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80068f6:	2300      	movs	r3, #0
 80068f8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d101      	bne.n	8006904 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006900:	2303      	movs	r3, #3
 8006902:	e025      	b.n	8006950 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	683a      	ldr	r2, [r7, #0]
 8006908:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	32ae      	adds	r2, #174	; 0xae
 8006916:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800691a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800691c:	2b00      	cmp	r3, #0
 800691e:	d00f      	beq.n	8006940 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	32ae      	adds	r2, #174	; 0xae
 800692a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800692e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006930:	f107 020e 	add.w	r2, r7, #14
 8006934:	4610      	mov	r0, r2
 8006936:	4798      	blx	r3
 8006938:	4602      	mov	r2, r0
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8006946:	1c5a      	adds	r2, r3, #1
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800694e:	2300      	movs	r3, #0
}
 8006950:	4618      	mov	r0, r3
 8006952:	3710      	adds	r7, #16
 8006954:	46bd      	mov	sp, r7
 8006956:	bd80      	pop	{r7, pc}

08006958 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b082      	sub	sp, #8
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8006960:	6878      	ldr	r0, [r7, #4]
 8006962:	f001 ff45 	bl	80087f0 <USBD_LL_Start>
 8006966:	4603      	mov	r3, r0
}
 8006968:	4618      	mov	r0, r3
 800696a:	3708      	adds	r7, #8
 800696c:	46bd      	mov	sp, r7
 800696e:	bd80      	pop	{r7, pc}

08006970 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8006970:	b480      	push	{r7}
 8006972:	b083      	sub	sp, #12
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006978:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800697a:	4618      	mov	r0, r3
 800697c:	370c      	adds	r7, #12
 800697e:	46bd      	mov	sp, r7
 8006980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006984:	4770      	bx	lr

08006986 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006986:	b580      	push	{r7, lr}
 8006988:	b084      	sub	sp, #16
 800698a:	af00      	add	r7, sp, #0
 800698c:	6078      	str	r0, [r7, #4]
 800698e:	460b      	mov	r3, r1
 8006990:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006992:	2300      	movs	r3, #0
 8006994:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800699c:	2b00      	cmp	r3, #0
 800699e:	d009      	beq.n	80069b4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	78fa      	ldrb	r2, [r7, #3]
 80069aa:	4611      	mov	r1, r2
 80069ac:	6878      	ldr	r0, [r7, #4]
 80069ae:	4798      	blx	r3
 80069b0:	4603      	mov	r3, r0
 80069b2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80069b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	3710      	adds	r7, #16
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd80      	pop	{r7, pc}

080069be <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80069be:	b580      	push	{r7, lr}
 80069c0:	b084      	sub	sp, #16
 80069c2:	af00      	add	r7, sp, #0
 80069c4:	6078      	str	r0, [r7, #4]
 80069c6:	460b      	mov	r3, r1
 80069c8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80069ca:	2300      	movs	r3, #0
 80069cc:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80069d4:	685b      	ldr	r3, [r3, #4]
 80069d6:	78fa      	ldrb	r2, [r7, #3]
 80069d8:	4611      	mov	r1, r2
 80069da:	6878      	ldr	r0, [r7, #4]
 80069dc:	4798      	blx	r3
 80069de:	4603      	mov	r3, r0
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d001      	beq.n	80069e8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80069e4:	2303      	movs	r3, #3
 80069e6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80069e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80069ea:	4618      	mov	r0, r3
 80069ec:	3710      	adds	r7, #16
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bd80      	pop	{r7, pc}

080069f2 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80069f2:	b580      	push	{r7, lr}
 80069f4:	b084      	sub	sp, #16
 80069f6:	af00      	add	r7, sp, #0
 80069f8:	6078      	str	r0, [r7, #4]
 80069fa:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006a02:	6839      	ldr	r1, [r7, #0]
 8006a04:	4618      	mov	r0, r3
 8006a06:	f001 f908 	bl	8007c1a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	2201      	movs	r2, #1
 8006a0e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8006a18:	461a      	mov	r2, r3
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8006a26:	f003 031f 	and.w	r3, r3, #31
 8006a2a:	2b02      	cmp	r3, #2
 8006a2c:	d01a      	beq.n	8006a64 <USBD_LL_SetupStage+0x72>
 8006a2e:	2b02      	cmp	r3, #2
 8006a30:	d822      	bhi.n	8006a78 <USBD_LL_SetupStage+0x86>
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d002      	beq.n	8006a3c <USBD_LL_SetupStage+0x4a>
 8006a36:	2b01      	cmp	r3, #1
 8006a38:	d00a      	beq.n	8006a50 <USBD_LL_SetupStage+0x5e>
 8006a3a:	e01d      	b.n	8006a78 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006a42:	4619      	mov	r1, r3
 8006a44:	6878      	ldr	r0, [r7, #4]
 8006a46:	f000 fb5f 	bl	8007108 <USBD_StdDevReq>
 8006a4a:	4603      	mov	r3, r0
 8006a4c:	73fb      	strb	r3, [r7, #15]
      break;
 8006a4e:	e020      	b.n	8006a92 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006a56:	4619      	mov	r1, r3
 8006a58:	6878      	ldr	r0, [r7, #4]
 8006a5a:	f000 fbc7 	bl	80071ec <USBD_StdItfReq>
 8006a5e:	4603      	mov	r3, r0
 8006a60:	73fb      	strb	r3, [r7, #15]
      break;
 8006a62:	e016      	b.n	8006a92 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006a6a:	4619      	mov	r1, r3
 8006a6c:	6878      	ldr	r0, [r7, #4]
 8006a6e:	f000 fc29 	bl	80072c4 <USBD_StdEPReq>
 8006a72:	4603      	mov	r3, r0
 8006a74:	73fb      	strb	r3, [r7, #15]
      break;
 8006a76:	e00c      	b.n	8006a92 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8006a7e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006a82:	b2db      	uxtb	r3, r3
 8006a84:	4619      	mov	r1, r3
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	f001 ff12 	bl	80088b0 <USBD_LL_StallEP>
 8006a8c:	4603      	mov	r3, r0
 8006a8e:	73fb      	strb	r3, [r7, #15]
      break;
 8006a90:	bf00      	nop
  }

  return ret;
 8006a92:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	3710      	adds	r7, #16
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd80      	pop	{r7, pc}

08006a9c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b086      	sub	sp, #24
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	60f8      	str	r0, [r7, #12]
 8006aa4:	460b      	mov	r3, r1
 8006aa6:	607a      	str	r2, [r7, #4]
 8006aa8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8006aaa:	2300      	movs	r3, #0
 8006aac:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8006aae:	7afb      	ldrb	r3, [r7, #11]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d16e      	bne.n	8006b92 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8006aba:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006ac2:	2b03      	cmp	r3, #3
 8006ac4:	f040 8098 	bne.w	8006bf8 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8006ac8:	693b      	ldr	r3, [r7, #16]
 8006aca:	689a      	ldr	r2, [r3, #8]
 8006acc:	693b      	ldr	r3, [r7, #16]
 8006ace:	68db      	ldr	r3, [r3, #12]
 8006ad0:	429a      	cmp	r2, r3
 8006ad2:	d913      	bls.n	8006afc <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8006ad4:	693b      	ldr	r3, [r7, #16]
 8006ad6:	689a      	ldr	r2, [r3, #8]
 8006ad8:	693b      	ldr	r3, [r7, #16]
 8006ada:	68db      	ldr	r3, [r3, #12]
 8006adc:	1ad2      	subs	r2, r2, r3
 8006ade:	693b      	ldr	r3, [r7, #16]
 8006ae0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8006ae2:	693b      	ldr	r3, [r7, #16]
 8006ae4:	68da      	ldr	r2, [r3, #12]
 8006ae6:	693b      	ldr	r3, [r7, #16]
 8006ae8:	689b      	ldr	r3, [r3, #8]
 8006aea:	4293      	cmp	r3, r2
 8006aec:	bf28      	it	cs
 8006aee:	4613      	movcs	r3, r2
 8006af0:	461a      	mov	r2, r3
 8006af2:	6879      	ldr	r1, [r7, #4]
 8006af4:	68f8      	ldr	r0, [r7, #12]
 8006af6:	f001 f984 	bl	8007e02 <USBD_CtlContinueRx>
 8006afa:	e07d      	b.n	8006bf8 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8006b02:	f003 031f 	and.w	r3, r3, #31
 8006b06:	2b02      	cmp	r3, #2
 8006b08:	d014      	beq.n	8006b34 <USBD_LL_DataOutStage+0x98>
 8006b0a:	2b02      	cmp	r3, #2
 8006b0c:	d81d      	bhi.n	8006b4a <USBD_LL_DataOutStage+0xae>
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d002      	beq.n	8006b18 <USBD_LL_DataOutStage+0x7c>
 8006b12:	2b01      	cmp	r3, #1
 8006b14:	d003      	beq.n	8006b1e <USBD_LL_DataOutStage+0x82>
 8006b16:	e018      	b.n	8006b4a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8006b18:	2300      	movs	r3, #0
 8006b1a:	75bb      	strb	r3, [r7, #22]
            break;
 8006b1c:	e018      	b.n	8006b50 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8006b24:	b2db      	uxtb	r3, r3
 8006b26:	4619      	mov	r1, r3
 8006b28:	68f8      	ldr	r0, [r7, #12]
 8006b2a:	f000 fa5e 	bl	8006fea <USBD_CoreFindIF>
 8006b2e:	4603      	mov	r3, r0
 8006b30:	75bb      	strb	r3, [r7, #22]
            break;
 8006b32:	e00d      	b.n	8006b50 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8006b3a:	b2db      	uxtb	r3, r3
 8006b3c:	4619      	mov	r1, r3
 8006b3e:	68f8      	ldr	r0, [r7, #12]
 8006b40:	f000 fa60 	bl	8007004 <USBD_CoreFindEP>
 8006b44:	4603      	mov	r3, r0
 8006b46:	75bb      	strb	r3, [r7, #22]
            break;
 8006b48:	e002      	b.n	8006b50 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	75bb      	strb	r3, [r7, #22]
            break;
 8006b4e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8006b50:	7dbb      	ldrb	r3, [r7, #22]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d119      	bne.n	8006b8a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006b5c:	b2db      	uxtb	r3, r3
 8006b5e:	2b03      	cmp	r3, #3
 8006b60:	d113      	bne.n	8006b8a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8006b62:	7dba      	ldrb	r2, [r7, #22]
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	32ae      	adds	r2, #174	; 0xae
 8006b68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b6c:	691b      	ldr	r3, [r3, #16]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d00b      	beq.n	8006b8a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8006b72:	7dba      	ldrb	r2, [r7, #22]
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8006b7a:	7dba      	ldrb	r2, [r7, #22]
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	32ae      	adds	r2, #174	; 0xae
 8006b80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b84:	691b      	ldr	r3, [r3, #16]
 8006b86:	68f8      	ldr	r0, [r7, #12]
 8006b88:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8006b8a:	68f8      	ldr	r0, [r7, #12]
 8006b8c:	f001 f94a 	bl	8007e24 <USBD_CtlSendStatus>
 8006b90:	e032      	b.n	8006bf8 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8006b92:	7afb      	ldrb	r3, [r7, #11]
 8006b94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b98:	b2db      	uxtb	r3, r3
 8006b9a:	4619      	mov	r1, r3
 8006b9c:	68f8      	ldr	r0, [r7, #12]
 8006b9e:	f000 fa31 	bl	8007004 <USBD_CoreFindEP>
 8006ba2:	4603      	mov	r3, r0
 8006ba4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006ba6:	7dbb      	ldrb	r3, [r7, #22]
 8006ba8:	2bff      	cmp	r3, #255	; 0xff
 8006baa:	d025      	beq.n	8006bf8 <USBD_LL_DataOutStage+0x15c>
 8006bac:	7dbb      	ldrb	r3, [r7, #22]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d122      	bne.n	8006bf8 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006bb8:	b2db      	uxtb	r3, r3
 8006bba:	2b03      	cmp	r3, #3
 8006bbc:	d117      	bne.n	8006bee <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8006bbe:	7dba      	ldrb	r2, [r7, #22]
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	32ae      	adds	r2, #174	; 0xae
 8006bc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bc8:	699b      	ldr	r3, [r3, #24]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d00f      	beq.n	8006bee <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8006bce:	7dba      	ldrb	r2, [r7, #22]
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8006bd6:	7dba      	ldrb	r2, [r7, #22]
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	32ae      	adds	r2, #174	; 0xae
 8006bdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006be0:	699b      	ldr	r3, [r3, #24]
 8006be2:	7afa      	ldrb	r2, [r7, #11]
 8006be4:	4611      	mov	r1, r2
 8006be6:	68f8      	ldr	r0, [r7, #12]
 8006be8:	4798      	blx	r3
 8006bea:	4603      	mov	r3, r0
 8006bec:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8006bee:	7dfb      	ldrb	r3, [r7, #23]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d001      	beq.n	8006bf8 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8006bf4:	7dfb      	ldrb	r3, [r7, #23]
 8006bf6:	e000      	b.n	8006bfa <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8006bf8:	2300      	movs	r3, #0
}
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	3718      	adds	r7, #24
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	bd80      	pop	{r7, pc}

08006c02 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006c02:	b580      	push	{r7, lr}
 8006c04:	b086      	sub	sp, #24
 8006c06:	af00      	add	r7, sp, #0
 8006c08:	60f8      	str	r0, [r7, #12]
 8006c0a:	460b      	mov	r3, r1
 8006c0c:	607a      	str	r2, [r7, #4]
 8006c0e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8006c10:	7afb      	ldrb	r3, [r7, #11]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d16f      	bne.n	8006cf6 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	3314      	adds	r3, #20
 8006c1a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006c22:	2b02      	cmp	r3, #2
 8006c24:	d15a      	bne.n	8006cdc <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8006c26:	693b      	ldr	r3, [r7, #16]
 8006c28:	689a      	ldr	r2, [r3, #8]
 8006c2a:	693b      	ldr	r3, [r7, #16]
 8006c2c:	68db      	ldr	r3, [r3, #12]
 8006c2e:	429a      	cmp	r2, r3
 8006c30:	d914      	bls.n	8006c5c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006c32:	693b      	ldr	r3, [r7, #16]
 8006c34:	689a      	ldr	r2, [r3, #8]
 8006c36:	693b      	ldr	r3, [r7, #16]
 8006c38:	68db      	ldr	r3, [r3, #12]
 8006c3a:	1ad2      	subs	r2, r2, r3
 8006c3c:	693b      	ldr	r3, [r7, #16]
 8006c3e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8006c40:	693b      	ldr	r3, [r7, #16]
 8006c42:	689b      	ldr	r3, [r3, #8]
 8006c44:	461a      	mov	r2, r3
 8006c46:	6879      	ldr	r1, [r7, #4]
 8006c48:	68f8      	ldr	r0, [r7, #12]
 8006c4a:	f001 f8ac 	bl	8007da6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006c4e:	2300      	movs	r3, #0
 8006c50:	2200      	movs	r2, #0
 8006c52:	2100      	movs	r1, #0
 8006c54:	68f8      	ldr	r0, [r7, #12]
 8006c56:	f001 fed5 	bl	8008a04 <USBD_LL_PrepareReceive>
 8006c5a:	e03f      	b.n	8006cdc <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8006c5c:	693b      	ldr	r3, [r7, #16]
 8006c5e:	68da      	ldr	r2, [r3, #12]
 8006c60:	693b      	ldr	r3, [r7, #16]
 8006c62:	689b      	ldr	r3, [r3, #8]
 8006c64:	429a      	cmp	r2, r3
 8006c66:	d11c      	bne.n	8006ca2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8006c68:	693b      	ldr	r3, [r7, #16]
 8006c6a:	685a      	ldr	r2, [r3, #4]
 8006c6c:	693b      	ldr	r3, [r7, #16]
 8006c6e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8006c70:	429a      	cmp	r2, r3
 8006c72:	d316      	bcc.n	8006ca2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8006c74:	693b      	ldr	r3, [r7, #16]
 8006c76:	685a      	ldr	r2, [r3, #4]
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006c7e:	429a      	cmp	r2, r3
 8006c80:	d20f      	bcs.n	8006ca2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006c82:	2200      	movs	r2, #0
 8006c84:	2100      	movs	r1, #0
 8006c86:	68f8      	ldr	r0, [r7, #12]
 8006c88:	f001 f88d 	bl	8007da6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	2200      	movs	r2, #0
 8006c90:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006c94:	2300      	movs	r3, #0
 8006c96:	2200      	movs	r2, #0
 8006c98:	2100      	movs	r1, #0
 8006c9a:	68f8      	ldr	r0, [r7, #12]
 8006c9c:	f001 feb2 	bl	8008a04 <USBD_LL_PrepareReceive>
 8006ca0:	e01c      	b.n	8006cdc <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006ca8:	b2db      	uxtb	r3, r3
 8006caa:	2b03      	cmp	r3, #3
 8006cac:	d10f      	bne.n	8006cce <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006cb4:	68db      	ldr	r3, [r3, #12]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d009      	beq.n	8006cce <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006cc8:	68db      	ldr	r3, [r3, #12]
 8006cca:	68f8      	ldr	r0, [r7, #12]
 8006ccc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006cce:	2180      	movs	r1, #128	; 0x80
 8006cd0:	68f8      	ldr	r0, [r7, #12]
 8006cd2:	f001 fded 	bl	80088b0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8006cd6:	68f8      	ldr	r0, [r7, #12]
 8006cd8:	f001 f8b7 	bl	8007e4a <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d03a      	beq.n	8006d5c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8006ce6:	68f8      	ldr	r0, [r7, #12]
 8006ce8:	f7ff fe42 	bl	8006970 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8006cf4:	e032      	b.n	8006d5c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8006cf6:	7afb      	ldrb	r3, [r7, #11]
 8006cf8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006cfc:	b2db      	uxtb	r3, r3
 8006cfe:	4619      	mov	r1, r3
 8006d00:	68f8      	ldr	r0, [r7, #12]
 8006d02:	f000 f97f 	bl	8007004 <USBD_CoreFindEP>
 8006d06:	4603      	mov	r3, r0
 8006d08:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006d0a:	7dfb      	ldrb	r3, [r7, #23]
 8006d0c:	2bff      	cmp	r3, #255	; 0xff
 8006d0e:	d025      	beq.n	8006d5c <USBD_LL_DataInStage+0x15a>
 8006d10:	7dfb      	ldrb	r3, [r7, #23]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d122      	bne.n	8006d5c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006d1c:	b2db      	uxtb	r3, r3
 8006d1e:	2b03      	cmp	r3, #3
 8006d20:	d11c      	bne.n	8006d5c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8006d22:	7dfa      	ldrb	r2, [r7, #23]
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	32ae      	adds	r2, #174	; 0xae
 8006d28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d2c:	695b      	ldr	r3, [r3, #20]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d014      	beq.n	8006d5c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8006d32:	7dfa      	ldrb	r2, [r7, #23]
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8006d3a:	7dfa      	ldrb	r2, [r7, #23]
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	32ae      	adds	r2, #174	; 0xae
 8006d40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d44:	695b      	ldr	r3, [r3, #20]
 8006d46:	7afa      	ldrb	r2, [r7, #11]
 8006d48:	4611      	mov	r1, r2
 8006d4a:	68f8      	ldr	r0, [r7, #12]
 8006d4c:	4798      	blx	r3
 8006d4e:	4603      	mov	r3, r0
 8006d50:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8006d52:	7dbb      	ldrb	r3, [r7, #22]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d001      	beq.n	8006d5c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8006d58:	7dbb      	ldrb	r3, [r7, #22]
 8006d5a:	e000      	b.n	8006d5e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8006d5c:	2300      	movs	r3, #0
}
 8006d5e:	4618      	mov	r0, r3
 8006d60:	3718      	adds	r7, #24
 8006d62:	46bd      	mov	sp, r7
 8006d64:	bd80      	pop	{r7, pc}

08006d66 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006d66:	b580      	push	{r7, lr}
 8006d68:	b084      	sub	sp, #16
 8006d6a:	af00      	add	r7, sp, #0
 8006d6c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8006d6e:	2300      	movs	r3, #0
 8006d70:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2201      	movs	r2, #1
 8006d76:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2200      	movs	r2, #0
 8006d86:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2200      	movs	r2, #0
 8006d94:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d014      	beq.n	8006dcc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006da8:	685b      	ldr	r3, [r3, #4]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d00e      	beq.n	8006dcc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	687a      	ldr	r2, [r7, #4]
 8006db8:	6852      	ldr	r2, [r2, #4]
 8006dba:	b2d2      	uxtb	r2, r2
 8006dbc:	4611      	mov	r1, r2
 8006dbe:	6878      	ldr	r0, [r7, #4]
 8006dc0:	4798      	blx	r3
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d001      	beq.n	8006dcc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8006dc8:	2303      	movs	r3, #3
 8006dca:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006dcc:	2340      	movs	r3, #64	; 0x40
 8006dce:	2200      	movs	r2, #0
 8006dd0:	2100      	movs	r1, #0
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f001 fd27 	bl	8008826 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2201      	movs	r2, #1
 8006ddc:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2240      	movs	r2, #64	; 0x40
 8006de4:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006de8:	2340      	movs	r3, #64	; 0x40
 8006dea:	2200      	movs	r2, #0
 8006dec:	2180      	movs	r1, #128	; 0x80
 8006dee:	6878      	ldr	r0, [r7, #4]
 8006df0:	f001 fd19 	bl	8008826 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2201      	movs	r2, #1
 8006df8:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2240      	movs	r2, #64	; 0x40
 8006dfe:	621a      	str	r2, [r3, #32]

  return ret;
 8006e00:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e02:	4618      	mov	r0, r3
 8006e04:	3710      	adds	r7, #16
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bd80      	pop	{r7, pc}

08006e0a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8006e0a:	b480      	push	{r7}
 8006e0c:	b083      	sub	sp, #12
 8006e0e:	af00      	add	r7, sp, #0
 8006e10:	6078      	str	r0, [r7, #4]
 8006e12:	460b      	mov	r3, r1
 8006e14:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	78fa      	ldrb	r2, [r7, #3]
 8006e1a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006e1c:	2300      	movs	r3, #0
}
 8006e1e:	4618      	mov	r0, r3
 8006e20:	370c      	adds	r7, #12
 8006e22:	46bd      	mov	sp, r7
 8006e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e28:	4770      	bx	lr

08006e2a <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8006e2a:	b480      	push	{r7}
 8006e2c:	b083      	sub	sp, #12
 8006e2e:	af00      	add	r7, sp, #0
 8006e30:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006e38:	b2da      	uxtb	r2, r3
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2204      	movs	r2, #4
 8006e44:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8006e48:	2300      	movs	r3, #0
}
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	370c      	adds	r7, #12
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e54:	4770      	bx	lr

08006e56 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006e56:	b480      	push	{r7}
 8006e58:	b083      	sub	sp, #12
 8006e5a:	af00      	add	r7, sp, #0
 8006e5c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006e64:	b2db      	uxtb	r3, r3
 8006e66:	2b04      	cmp	r3, #4
 8006e68:	d106      	bne.n	8006e78 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8006e70:	b2da      	uxtb	r2, r3
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8006e78:	2300      	movs	r3, #0
}
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	370c      	adds	r7, #12
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e84:	4770      	bx	lr

08006e86 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006e86:	b580      	push	{r7, lr}
 8006e88:	b082      	sub	sp, #8
 8006e8a:	af00      	add	r7, sp, #0
 8006e8c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006e94:	b2db      	uxtb	r3, r3
 8006e96:	2b03      	cmp	r3, #3
 8006e98:	d110      	bne.n	8006ebc <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d00b      	beq.n	8006ebc <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006eaa:	69db      	ldr	r3, [r3, #28]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d005      	beq.n	8006ebc <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006eb6:	69db      	ldr	r3, [r3, #28]
 8006eb8:	6878      	ldr	r0, [r7, #4]
 8006eba:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8006ebc:	2300      	movs	r3, #0
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	3708      	adds	r7, #8
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	bd80      	pop	{r7, pc}

08006ec6 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006ec6:	b580      	push	{r7, lr}
 8006ec8:	b082      	sub	sp, #8
 8006eca:	af00      	add	r7, sp, #0
 8006ecc:	6078      	str	r0, [r7, #4]
 8006ece:	460b      	mov	r3, r1
 8006ed0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	32ae      	adds	r2, #174	; 0xae
 8006edc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d101      	bne.n	8006ee8 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8006ee4:	2303      	movs	r3, #3
 8006ee6:	e01c      	b.n	8006f22 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006eee:	b2db      	uxtb	r3, r3
 8006ef0:	2b03      	cmp	r3, #3
 8006ef2:	d115      	bne.n	8006f20 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	32ae      	adds	r2, #174	; 0xae
 8006efe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f02:	6a1b      	ldr	r3, [r3, #32]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d00b      	beq.n	8006f20 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	32ae      	adds	r2, #174	; 0xae
 8006f12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f16:	6a1b      	ldr	r3, [r3, #32]
 8006f18:	78fa      	ldrb	r2, [r7, #3]
 8006f1a:	4611      	mov	r1, r2
 8006f1c:	6878      	ldr	r0, [r7, #4]
 8006f1e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006f20:	2300      	movs	r3, #0
}
 8006f22:	4618      	mov	r0, r3
 8006f24:	3708      	adds	r7, #8
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bd80      	pop	{r7, pc}

08006f2a <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8006f2a:	b580      	push	{r7, lr}
 8006f2c:	b082      	sub	sp, #8
 8006f2e:	af00      	add	r7, sp, #0
 8006f30:	6078      	str	r0, [r7, #4]
 8006f32:	460b      	mov	r3, r1
 8006f34:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	32ae      	adds	r2, #174	; 0xae
 8006f40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d101      	bne.n	8006f4c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8006f48:	2303      	movs	r3, #3
 8006f4a:	e01c      	b.n	8006f86 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006f52:	b2db      	uxtb	r3, r3
 8006f54:	2b03      	cmp	r3, #3
 8006f56:	d115      	bne.n	8006f84 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	32ae      	adds	r2, #174	; 0xae
 8006f62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d00b      	beq.n	8006f84 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	32ae      	adds	r2, #174	; 0xae
 8006f76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f7c:	78fa      	ldrb	r2, [r7, #3]
 8006f7e:	4611      	mov	r1, r2
 8006f80:	6878      	ldr	r0, [r7, #4]
 8006f82:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006f84:	2300      	movs	r3, #0
}
 8006f86:	4618      	mov	r0, r3
 8006f88:	3708      	adds	r7, #8
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	bd80      	pop	{r7, pc}

08006f8e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8006f8e:	b480      	push	{r7}
 8006f90:	b083      	sub	sp, #12
 8006f92:	af00      	add	r7, sp, #0
 8006f94:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006f96:	2300      	movs	r3, #0
}
 8006f98:	4618      	mov	r0, r3
 8006f9a:	370c      	adds	r7, #12
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa2:	4770      	bx	lr

08006fa4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b084      	sub	sp, #16
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8006fac:	2300      	movs	r3, #0
 8006fae:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d00e      	beq.n	8006fe0 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006fc8:	685b      	ldr	r3, [r3, #4]
 8006fca:	687a      	ldr	r2, [r7, #4]
 8006fcc:	6852      	ldr	r2, [r2, #4]
 8006fce:	b2d2      	uxtb	r2, r2
 8006fd0:	4611      	mov	r1, r2
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	4798      	blx	r3
 8006fd6:	4603      	mov	r3, r0
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d001      	beq.n	8006fe0 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8006fdc:	2303      	movs	r3, #3
 8006fde:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006fe0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	3710      	adds	r7, #16
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	bd80      	pop	{r7, pc}

08006fea <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006fea:	b480      	push	{r7}
 8006fec:	b083      	sub	sp, #12
 8006fee:	af00      	add	r7, sp, #0
 8006ff0:	6078      	str	r0, [r7, #4]
 8006ff2:	460b      	mov	r3, r1
 8006ff4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006ff6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	370c      	adds	r7, #12
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007002:	4770      	bx	lr

08007004 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007004:	b480      	push	{r7}
 8007006:	b083      	sub	sp, #12
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
 800700c:	460b      	mov	r3, r1
 800700e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007010:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007012:	4618      	mov	r0, r3
 8007014:	370c      	adds	r7, #12
 8007016:	46bd      	mov	sp, r7
 8007018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701c:	4770      	bx	lr

0800701e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800701e:	b580      	push	{r7, lr}
 8007020:	b086      	sub	sp, #24
 8007022:	af00      	add	r7, sp, #0
 8007024:	6078      	str	r0, [r7, #4]
 8007026:	460b      	mov	r3, r1
 8007028:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8007032:	2300      	movs	r3, #0
 8007034:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	885b      	ldrh	r3, [r3, #2]
 800703a:	b29a      	uxth	r2, r3
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	781b      	ldrb	r3, [r3, #0]
 8007040:	b29b      	uxth	r3, r3
 8007042:	429a      	cmp	r2, r3
 8007044:	d920      	bls.n	8007088 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	781b      	ldrb	r3, [r3, #0]
 800704a:	b29b      	uxth	r3, r3
 800704c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800704e:	e013      	b.n	8007078 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007050:	f107 030a 	add.w	r3, r7, #10
 8007054:	4619      	mov	r1, r3
 8007056:	6978      	ldr	r0, [r7, #20]
 8007058:	f000 f81b 	bl	8007092 <USBD_GetNextDesc>
 800705c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800705e:	697b      	ldr	r3, [r7, #20]
 8007060:	785b      	ldrb	r3, [r3, #1]
 8007062:	2b05      	cmp	r3, #5
 8007064:	d108      	bne.n	8007078 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800706a:	693b      	ldr	r3, [r7, #16]
 800706c:	789b      	ldrb	r3, [r3, #2]
 800706e:	78fa      	ldrb	r2, [r7, #3]
 8007070:	429a      	cmp	r2, r3
 8007072:	d008      	beq.n	8007086 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007074:	2300      	movs	r3, #0
 8007076:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	885b      	ldrh	r3, [r3, #2]
 800707c:	b29a      	uxth	r2, r3
 800707e:	897b      	ldrh	r3, [r7, #10]
 8007080:	429a      	cmp	r2, r3
 8007082:	d8e5      	bhi.n	8007050 <USBD_GetEpDesc+0x32>
 8007084:	e000      	b.n	8007088 <USBD_GetEpDesc+0x6a>
          break;
 8007086:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8007088:	693b      	ldr	r3, [r7, #16]
}
 800708a:	4618      	mov	r0, r3
 800708c:	3718      	adds	r7, #24
 800708e:	46bd      	mov	sp, r7
 8007090:	bd80      	pop	{r7, pc}

08007092 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007092:	b480      	push	{r7}
 8007094:	b085      	sub	sp, #20
 8007096:	af00      	add	r7, sp, #0
 8007098:	6078      	str	r0, [r7, #4]
 800709a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	881a      	ldrh	r2, [r3, #0]
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	781b      	ldrb	r3, [r3, #0]
 80070a8:	b29b      	uxth	r3, r3
 80070aa:	4413      	add	r3, r2
 80070ac:	b29a      	uxth	r2, r3
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	781b      	ldrb	r3, [r3, #0]
 80070b6:	461a      	mov	r2, r3
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	4413      	add	r3, r2
 80070bc:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80070be:	68fb      	ldr	r3, [r7, #12]
}
 80070c0:	4618      	mov	r0, r3
 80070c2:	3714      	adds	r7, #20
 80070c4:	46bd      	mov	sp, r7
 80070c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ca:	4770      	bx	lr

080070cc <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80070cc:	b480      	push	{r7}
 80070ce:	b087      	sub	sp, #28
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80070d8:	697b      	ldr	r3, [r7, #20]
 80070da:	781b      	ldrb	r3, [r3, #0]
 80070dc:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80070de:	697b      	ldr	r3, [r7, #20]
 80070e0:	3301      	adds	r3, #1
 80070e2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	781b      	ldrb	r3, [r3, #0]
 80070e8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80070ea:	8a3b      	ldrh	r3, [r7, #16]
 80070ec:	021b      	lsls	r3, r3, #8
 80070ee:	b21a      	sxth	r2, r3
 80070f0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80070f4:	4313      	orrs	r3, r2
 80070f6:	b21b      	sxth	r3, r3
 80070f8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80070fa:	89fb      	ldrh	r3, [r7, #14]
}
 80070fc:	4618      	mov	r0, r3
 80070fe:	371c      	adds	r7, #28
 8007100:	46bd      	mov	sp, r7
 8007102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007106:	4770      	bx	lr

08007108 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b084      	sub	sp, #16
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
 8007110:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007112:	2300      	movs	r3, #0
 8007114:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	781b      	ldrb	r3, [r3, #0]
 800711a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800711e:	2b40      	cmp	r3, #64	; 0x40
 8007120:	d005      	beq.n	800712e <USBD_StdDevReq+0x26>
 8007122:	2b40      	cmp	r3, #64	; 0x40
 8007124:	d857      	bhi.n	80071d6 <USBD_StdDevReq+0xce>
 8007126:	2b00      	cmp	r3, #0
 8007128:	d00f      	beq.n	800714a <USBD_StdDevReq+0x42>
 800712a:	2b20      	cmp	r3, #32
 800712c:	d153      	bne.n	80071d6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	32ae      	adds	r2, #174	; 0xae
 8007138:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800713c:	689b      	ldr	r3, [r3, #8]
 800713e:	6839      	ldr	r1, [r7, #0]
 8007140:	6878      	ldr	r0, [r7, #4]
 8007142:	4798      	blx	r3
 8007144:	4603      	mov	r3, r0
 8007146:	73fb      	strb	r3, [r7, #15]
      break;
 8007148:	e04a      	b.n	80071e0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	785b      	ldrb	r3, [r3, #1]
 800714e:	2b09      	cmp	r3, #9
 8007150:	d83b      	bhi.n	80071ca <USBD_StdDevReq+0xc2>
 8007152:	a201      	add	r2, pc, #4	; (adr r2, 8007158 <USBD_StdDevReq+0x50>)
 8007154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007158:	080071ad 	.word	0x080071ad
 800715c:	080071c1 	.word	0x080071c1
 8007160:	080071cb 	.word	0x080071cb
 8007164:	080071b7 	.word	0x080071b7
 8007168:	080071cb 	.word	0x080071cb
 800716c:	0800718b 	.word	0x0800718b
 8007170:	08007181 	.word	0x08007181
 8007174:	080071cb 	.word	0x080071cb
 8007178:	080071a3 	.word	0x080071a3
 800717c:	08007195 	.word	0x08007195
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007180:	6839      	ldr	r1, [r7, #0]
 8007182:	6878      	ldr	r0, [r7, #4]
 8007184:	f000 fa3c 	bl	8007600 <USBD_GetDescriptor>
          break;
 8007188:	e024      	b.n	80071d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800718a:	6839      	ldr	r1, [r7, #0]
 800718c:	6878      	ldr	r0, [r7, #4]
 800718e:	f000 fba1 	bl	80078d4 <USBD_SetAddress>
          break;
 8007192:	e01f      	b.n	80071d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007194:	6839      	ldr	r1, [r7, #0]
 8007196:	6878      	ldr	r0, [r7, #4]
 8007198:	f000 fbe0 	bl	800795c <USBD_SetConfig>
 800719c:	4603      	mov	r3, r0
 800719e:	73fb      	strb	r3, [r7, #15]
          break;
 80071a0:	e018      	b.n	80071d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80071a2:	6839      	ldr	r1, [r7, #0]
 80071a4:	6878      	ldr	r0, [r7, #4]
 80071a6:	f000 fc83 	bl	8007ab0 <USBD_GetConfig>
          break;
 80071aa:	e013      	b.n	80071d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80071ac:	6839      	ldr	r1, [r7, #0]
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f000 fcb4 	bl	8007b1c <USBD_GetStatus>
          break;
 80071b4:	e00e      	b.n	80071d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80071b6:	6839      	ldr	r1, [r7, #0]
 80071b8:	6878      	ldr	r0, [r7, #4]
 80071ba:	f000 fce3 	bl	8007b84 <USBD_SetFeature>
          break;
 80071be:	e009      	b.n	80071d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80071c0:	6839      	ldr	r1, [r7, #0]
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f000 fd07 	bl	8007bd6 <USBD_ClrFeature>
          break;
 80071c8:	e004      	b.n	80071d4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80071ca:	6839      	ldr	r1, [r7, #0]
 80071cc:	6878      	ldr	r0, [r7, #4]
 80071ce:	f000 fd5e 	bl	8007c8e <USBD_CtlError>
          break;
 80071d2:	bf00      	nop
      }
      break;
 80071d4:	e004      	b.n	80071e0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80071d6:	6839      	ldr	r1, [r7, #0]
 80071d8:	6878      	ldr	r0, [r7, #4]
 80071da:	f000 fd58 	bl	8007c8e <USBD_CtlError>
      break;
 80071de:	bf00      	nop
  }

  return ret;
 80071e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80071e2:	4618      	mov	r0, r3
 80071e4:	3710      	adds	r7, #16
 80071e6:	46bd      	mov	sp, r7
 80071e8:	bd80      	pop	{r7, pc}
 80071ea:	bf00      	nop

080071ec <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b084      	sub	sp, #16
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
 80071f4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80071f6:	2300      	movs	r3, #0
 80071f8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	781b      	ldrb	r3, [r3, #0]
 80071fe:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007202:	2b40      	cmp	r3, #64	; 0x40
 8007204:	d005      	beq.n	8007212 <USBD_StdItfReq+0x26>
 8007206:	2b40      	cmp	r3, #64	; 0x40
 8007208:	d852      	bhi.n	80072b0 <USBD_StdItfReq+0xc4>
 800720a:	2b00      	cmp	r3, #0
 800720c:	d001      	beq.n	8007212 <USBD_StdItfReq+0x26>
 800720e:	2b20      	cmp	r3, #32
 8007210:	d14e      	bne.n	80072b0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007218:	b2db      	uxtb	r3, r3
 800721a:	3b01      	subs	r3, #1
 800721c:	2b02      	cmp	r3, #2
 800721e:	d840      	bhi.n	80072a2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	889b      	ldrh	r3, [r3, #4]
 8007224:	b2db      	uxtb	r3, r3
 8007226:	2b01      	cmp	r3, #1
 8007228:	d836      	bhi.n	8007298 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	889b      	ldrh	r3, [r3, #4]
 800722e:	b2db      	uxtb	r3, r3
 8007230:	4619      	mov	r1, r3
 8007232:	6878      	ldr	r0, [r7, #4]
 8007234:	f7ff fed9 	bl	8006fea <USBD_CoreFindIF>
 8007238:	4603      	mov	r3, r0
 800723a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800723c:	7bbb      	ldrb	r3, [r7, #14]
 800723e:	2bff      	cmp	r3, #255	; 0xff
 8007240:	d01d      	beq.n	800727e <USBD_StdItfReq+0x92>
 8007242:	7bbb      	ldrb	r3, [r7, #14]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d11a      	bne.n	800727e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8007248:	7bba      	ldrb	r2, [r7, #14]
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	32ae      	adds	r2, #174	; 0xae
 800724e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007252:	689b      	ldr	r3, [r3, #8]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d00f      	beq.n	8007278 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8007258:	7bba      	ldrb	r2, [r7, #14]
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007260:	7bba      	ldrb	r2, [r7, #14]
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	32ae      	adds	r2, #174	; 0xae
 8007266:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800726a:	689b      	ldr	r3, [r3, #8]
 800726c:	6839      	ldr	r1, [r7, #0]
 800726e:	6878      	ldr	r0, [r7, #4]
 8007270:	4798      	blx	r3
 8007272:	4603      	mov	r3, r0
 8007274:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007276:	e004      	b.n	8007282 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8007278:	2303      	movs	r3, #3
 800727a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800727c:	e001      	b.n	8007282 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800727e:	2303      	movs	r3, #3
 8007280:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	88db      	ldrh	r3, [r3, #6]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d110      	bne.n	80072ac <USBD_StdItfReq+0xc0>
 800728a:	7bfb      	ldrb	r3, [r7, #15]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d10d      	bne.n	80072ac <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007290:	6878      	ldr	r0, [r7, #4]
 8007292:	f000 fdc7 	bl	8007e24 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007296:	e009      	b.n	80072ac <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8007298:	6839      	ldr	r1, [r7, #0]
 800729a:	6878      	ldr	r0, [r7, #4]
 800729c:	f000 fcf7 	bl	8007c8e <USBD_CtlError>
          break;
 80072a0:	e004      	b.n	80072ac <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80072a2:	6839      	ldr	r1, [r7, #0]
 80072a4:	6878      	ldr	r0, [r7, #4]
 80072a6:	f000 fcf2 	bl	8007c8e <USBD_CtlError>
          break;
 80072aa:	e000      	b.n	80072ae <USBD_StdItfReq+0xc2>
          break;
 80072ac:	bf00      	nop
      }
      break;
 80072ae:	e004      	b.n	80072ba <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80072b0:	6839      	ldr	r1, [r7, #0]
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f000 fceb 	bl	8007c8e <USBD_CtlError>
      break;
 80072b8:	bf00      	nop
  }

  return ret;
 80072ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80072bc:	4618      	mov	r0, r3
 80072be:	3710      	adds	r7, #16
 80072c0:	46bd      	mov	sp, r7
 80072c2:	bd80      	pop	{r7, pc}

080072c4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b084      	sub	sp, #16
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
 80072cc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80072ce:	2300      	movs	r3, #0
 80072d0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	889b      	ldrh	r3, [r3, #4]
 80072d6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	781b      	ldrb	r3, [r3, #0]
 80072dc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80072e0:	2b40      	cmp	r3, #64	; 0x40
 80072e2:	d007      	beq.n	80072f4 <USBD_StdEPReq+0x30>
 80072e4:	2b40      	cmp	r3, #64	; 0x40
 80072e6:	f200 817f 	bhi.w	80075e8 <USBD_StdEPReq+0x324>
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d02a      	beq.n	8007344 <USBD_StdEPReq+0x80>
 80072ee:	2b20      	cmp	r3, #32
 80072f0:	f040 817a 	bne.w	80075e8 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80072f4:	7bbb      	ldrb	r3, [r7, #14]
 80072f6:	4619      	mov	r1, r3
 80072f8:	6878      	ldr	r0, [r7, #4]
 80072fa:	f7ff fe83 	bl	8007004 <USBD_CoreFindEP>
 80072fe:	4603      	mov	r3, r0
 8007300:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007302:	7b7b      	ldrb	r3, [r7, #13]
 8007304:	2bff      	cmp	r3, #255	; 0xff
 8007306:	f000 8174 	beq.w	80075f2 <USBD_StdEPReq+0x32e>
 800730a:	7b7b      	ldrb	r3, [r7, #13]
 800730c:	2b00      	cmp	r3, #0
 800730e:	f040 8170 	bne.w	80075f2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8007312:	7b7a      	ldrb	r2, [r7, #13]
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800731a:	7b7a      	ldrb	r2, [r7, #13]
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	32ae      	adds	r2, #174	; 0xae
 8007320:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007324:	689b      	ldr	r3, [r3, #8]
 8007326:	2b00      	cmp	r3, #0
 8007328:	f000 8163 	beq.w	80075f2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800732c:	7b7a      	ldrb	r2, [r7, #13]
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	32ae      	adds	r2, #174	; 0xae
 8007332:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007336:	689b      	ldr	r3, [r3, #8]
 8007338:	6839      	ldr	r1, [r7, #0]
 800733a:	6878      	ldr	r0, [r7, #4]
 800733c:	4798      	blx	r3
 800733e:	4603      	mov	r3, r0
 8007340:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007342:	e156      	b.n	80075f2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	785b      	ldrb	r3, [r3, #1]
 8007348:	2b03      	cmp	r3, #3
 800734a:	d008      	beq.n	800735e <USBD_StdEPReq+0x9a>
 800734c:	2b03      	cmp	r3, #3
 800734e:	f300 8145 	bgt.w	80075dc <USBD_StdEPReq+0x318>
 8007352:	2b00      	cmp	r3, #0
 8007354:	f000 809b 	beq.w	800748e <USBD_StdEPReq+0x1ca>
 8007358:	2b01      	cmp	r3, #1
 800735a:	d03c      	beq.n	80073d6 <USBD_StdEPReq+0x112>
 800735c:	e13e      	b.n	80075dc <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007364:	b2db      	uxtb	r3, r3
 8007366:	2b02      	cmp	r3, #2
 8007368:	d002      	beq.n	8007370 <USBD_StdEPReq+0xac>
 800736a:	2b03      	cmp	r3, #3
 800736c:	d016      	beq.n	800739c <USBD_StdEPReq+0xd8>
 800736e:	e02c      	b.n	80073ca <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007370:	7bbb      	ldrb	r3, [r7, #14]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d00d      	beq.n	8007392 <USBD_StdEPReq+0xce>
 8007376:	7bbb      	ldrb	r3, [r7, #14]
 8007378:	2b80      	cmp	r3, #128	; 0x80
 800737a:	d00a      	beq.n	8007392 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800737c:	7bbb      	ldrb	r3, [r7, #14]
 800737e:	4619      	mov	r1, r3
 8007380:	6878      	ldr	r0, [r7, #4]
 8007382:	f001 fa95 	bl	80088b0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007386:	2180      	movs	r1, #128	; 0x80
 8007388:	6878      	ldr	r0, [r7, #4]
 800738a:	f001 fa91 	bl	80088b0 <USBD_LL_StallEP>
 800738e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007390:	e020      	b.n	80073d4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8007392:	6839      	ldr	r1, [r7, #0]
 8007394:	6878      	ldr	r0, [r7, #4]
 8007396:	f000 fc7a 	bl	8007c8e <USBD_CtlError>
              break;
 800739a:	e01b      	b.n	80073d4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	885b      	ldrh	r3, [r3, #2]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d10e      	bne.n	80073c2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80073a4:	7bbb      	ldrb	r3, [r7, #14]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d00b      	beq.n	80073c2 <USBD_StdEPReq+0xfe>
 80073aa:	7bbb      	ldrb	r3, [r7, #14]
 80073ac:	2b80      	cmp	r3, #128	; 0x80
 80073ae:	d008      	beq.n	80073c2 <USBD_StdEPReq+0xfe>
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	88db      	ldrh	r3, [r3, #6]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d104      	bne.n	80073c2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80073b8:	7bbb      	ldrb	r3, [r7, #14]
 80073ba:	4619      	mov	r1, r3
 80073bc:	6878      	ldr	r0, [r7, #4]
 80073be:	f001 fa77 	bl	80088b0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80073c2:	6878      	ldr	r0, [r7, #4]
 80073c4:	f000 fd2e 	bl	8007e24 <USBD_CtlSendStatus>

              break;
 80073c8:	e004      	b.n	80073d4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80073ca:	6839      	ldr	r1, [r7, #0]
 80073cc:	6878      	ldr	r0, [r7, #4]
 80073ce:	f000 fc5e 	bl	8007c8e <USBD_CtlError>
              break;
 80073d2:	bf00      	nop
          }
          break;
 80073d4:	e107      	b.n	80075e6 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80073dc:	b2db      	uxtb	r3, r3
 80073de:	2b02      	cmp	r3, #2
 80073e0:	d002      	beq.n	80073e8 <USBD_StdEPReq+0x124>
 80073e2:	2b03      	cmp	r3, #3
 80073e4:	d016      	beq.n	8007414 <USBD_StdEPReq+0x150>
 80073e6:	e04b      	b.n	8007480 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80073e8:	7bbb      	ldrb	r3, [r7, #14]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d00d      	beq.n	800740a <USBD_StdEPReq+0x146>
 80073ee:	7bbb      	ldrb	r3, [r7, #14]
 80073f0:	2b80      	cmp	r3, #128	; 0x80
 80073f2:	d00a      	beq.n	800740a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80073f4:	7bbb      	ldrb	r3, [r7, #14]
 80073f6:	4619      	mov	r1, r3
 80073f8:	6878      	ldr	r0, [r7, #4]
 80073fa:	f001 fa59 	bl	80088b0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80073fe:	2180      	movs	r1, #128	; 0x80
 8007400:	6878      	ldr	r0, [r7, #4]
 8007402:	f001 fa55 	bl	80088b0 <USBD_LL_StallEP>
 8007406:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007408:	e040      	b.n	800748c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800740a:	6839      	ldr	r1, [r7, #0]
 800740c:	6878      	ldr	r0, [r7, #4]
 800740e:	f000 fc3e 	bl	8007c8e <USBD_CtlError>
              break;
 8007412:	e03b      	b.n	800748c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	885b      	ldrh	r3, [r3, #2]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d136      	bne.n	800748a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800741c:	7bbb      	ldrb	r3, [r7, #14]
 800741e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007422:	2b00      	cmp	r3, #0
 8007424:	d004      	beq.n	8007430 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007426:	7bbb      	ldrb	r3, [r7, #14]
 8007428:	4619      	mov	r1, r3
 800742a:	6878      	ldr	r0, [r7, #4]
 800742c:	f001 fa5f 	bl	80088ee <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007430:	6878      	ldr	r0, [r7, #4]
 8007432:	f000 fcf7 	bl	8007e24 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8007436:	7bbb      	ldrb	r3, [r7, #14]
 8007438:	4619      	mov	r1, r3
 800743a:	6878      	ldr	r0, [r7, #4]
 800743c:	f7ff fde2 	bl	8007004 <USBD_CoreFindEP>
 8007440:	4603      	mov	r3, r0
 8007442:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007444:	7b7b      	ldrb	r3, [r7, #13]
 8007446:	2bff      	cmp	r3, #255	; 0xff
 8007448:	d01f      	beq.n	800748a <USBD_StdEPReq+0x1c6>
 800744a:	7b7b      	ldrb	r3, [r7, #13]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d11c      	bne.n	800748a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8007450:	7b7a      	ldrb	r2, [r7, #13]
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8007458:	7b7a      	ldrb	r2, [r7, #13]
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	32ae      	adds	r2, #174	; 0xae
 800745e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007462:	689b      	ldr	r3, [r3, #8]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d010      	beq.n	800748a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007468:	7b7a      	ldrb	r2, [r7, #13]
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	32ae      	adds	r2, #174	; 0xae
 800746e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007472:	689b      	ldr	r3, [r3, #8]
 8007474:	6839      	ldr	r1, [r7, #0]
 8007476:	6878      	ldr	r0, [r7, #4]
 8007478:	4798      	blx	r3
 800747a:	4603      	mov	r3, r0
 800747c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800747e:	e004      	b.n	800748a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8007480:	6839      	ldr	r1, [r7, #0]
 8007482:	6878      	ldr	r0, [r7, #4]
 8007484:	f000 fc03 	bl	8007c8e <USBD_CtlError>
              break;
 8007488:	e000      	b.n	800748c <USBD_StdEPReq+0x1c8>
              break;
 800748a:	bf00      	nop
          }
          break;
 800748c:	e0ab      	b.n	80075e6 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007494:	b2db      	uxtb	r3, r3
 8007496:	2b02      	cmp	r3, #2
 8007498:	d002      	beq.n	80074a0 <USBD_StdEPReq+0x1dc>
 800749a:	2b03      	cmp	r3, #3
 800749c:	d032      	beq.n	8007504 <USBD_StdEPReq+0x240>
 800749e:	e097      	b.n	80075d0 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80074a0:	7bbb      	ldrb	r3, [r7, #14]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d007      	beq.n	80074b6 <USBD_StdEPReq+0x1f2>
 80074a6:	7bbb      	ldrb	r3, [r7, #14]
 80074a8:	2b80      	cmp	r3, #128	; 0x80
 80074aa:	d004      	beq.n	80074b6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80074ac:	6839      	ldr	r1, [r7, #0]
 80074ae:	6878      	ldr	r0, [r7, #4]
 80074b0:	f000 fbed 	bl	8007c8e <USBD_CtlError>
                break;
 80074b4:	e091      	b.n	80075da <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80074b6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	da0b      	bge.n	80074d6 <USBD_StdEPReq+0x212>
 80074be:	7bbb      	ldrb	r3, [r7, #14]
 80074c0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80074c4:	4613      	mov	r3, r2
 80074c6:	009b      	lsls	r3, r3, #2
 80074c8:	4413      	add	r3, r2
 80074ca:	009b      	lsls	r3, r3, #2
 80074cc:	3310      	adds	r3, #16
 80074ce:	687a      	ldr	r2, [r7, #4]
 80074d0:	4413      	add	r3, r2
 80074d2:	3304      	adds	r3, #4
 80074d4:	e00b      	b.n	80074ee <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80074d6:	7bbb      	ldrb	r3, [r7, #14]
 80074d8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80074dc:	4613      	mov	r3, r2
 80074de:	009b      	lsls	r3, r3, #2
 80074e0:	4413      	add	r3, r2
 80074e2:	009b      	lsls	r3, r3, #2
 80074e4:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80074e8:	687a      	ldr	r2, [r7, #4]
 80074ea:	4413      	add	r3, r2
 80074ec:	3304      	adds	r3, #4
 80074ee:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80074f0:	68bb      	ldr	r3, [r7, #8]
 80074f2:	2200      	movs	r2, #0
 80074f4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80074f6:	68bb      	ldr	r3, [r7, #8]
 80074f8:	2202      	movs	r2, #2
 80074fa:	4619      	mov	r1, r3
 80074fc:	6878      	ldr	r0, [r7, #4]
 80074fe:	f000 fc37 	bl	8007d70 <USBD_CtlSendData>
              break;
 8007502:	e06a      	b.n	80075da <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007504:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007508:	2b00      	cmp	r3, #0
 800750a:	da11      	bge.n	8007530 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800750c:	7bbb      	ldrb	r3, [r7, #14]
 800750e:	f003 020f 	and.w	r2, r3, #15
 8007512:	6879      	ldr	r1, [r7, #4]
 8007514:	4613      	mov	r3, r2
 8007516:	009b      	lsls	r3, r3, #2
 8007518:	4413      	add	r3, r2
 800751a:	009b      	lsls	r3, r3, #2
 800751c:	440b      	add	r3, r1
 800751e:	3324      	adds	r3, #36	; 0x24
 8007520:	881b      	ldrh	r3, [r3, #0]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d117      	bne.n	8007556 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8007526:	6839      	ldr	r1, [r7, #0]
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f000 fbb0 	bl	8007c8e <USBD_CtlError>
                  break;
 800752e:	e054      	b.n	80075da <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007530:	7bbb      	ldrb	r3, [r7, #14]
 8007532:	f003 020f 	and.w	r2, r3, #15
 8007536:	6879      	ldr	r1, [r7, #4]
 8007538:	4613      	mov	r3, r2
 800753a:	009b      	lsls	r3, r3, #2
 800753c:	4413      	add	r3, r2
 800753e:	009b      	lsls	r3, r3, #2
 8007540:	440b      	add	r3, r1
 8007542:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8007546:	881b      	ldrh	r3, [r3, #0]
 8007548:	2b00      	cmp	r3, #0
 800754a:	d104      	bne.n	8007556 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800754c:	6839      	ldr	r1, [r7, #0]
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f000 fb9d 	bl	8007c8e <USBD_CtlError>
                  break;
 8007554:	e041      	b.n	80075da <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007556:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800755a:	2b00      	cmp	r3, #0
 800755c:	da0b      	bge.n	8007576 <USBD_StdEPReq+0x2b2>
 800755e:	7bbb      	ldrb	r3, [r7, #14]
 8007560:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007564:	4613      	mov	r3, r2
 8007566:	009b      	lsls	r3, r3, #2
 8007568:	4413      	add	r3, r2
 800756a:	009b      	lsls	r3, r3, #2
 800756c:	3310      	adds	r3, #16
 800756e:	687a      	ldr	r2, [r7, #4]
 8007570:	4413      	add	r3, r2
 8007572:	3304      	adds	r3, #4
 8007574:	e00b      	b.n	800758e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007576:	7bbb      	ldrb	r3, [r7, #14]
 8007578:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800757c:	4613      	mov	r3, r2
 800757e:	009b      	lsls	r3, r3, #2
 8007580:	4413      	add	r3, r2
 8007582:	009b      	lsls	r3, r3, #2
 8007584:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007588:	687a      	ldr	r2, [r7, #4]
 800758a:	4413      	add	r3, r2
 800758c:	3304      	adds	r3, #4
 800758e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007590:	7bbb      	ldrb	r3, [r7, #14]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d002      	beq.n	800759c <USBD_StdEPReq+0x2d8>
 8007596:	7bbb      	ldrb	r3, [r7, #14]
 8007598:	2b80      	cmp	r3, #128	; 0x80
 800759a:	d103      	bne.n	80075a4 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800759c:	68bb      	ldr	r3, [r7, #8]
 800759e:	2200      	movs	r2, #0
 80075a0:	601a      	str	r2, [r3, #0]
 80075a2:	e00e      	b.n	80075c2 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80075a4:	7bbb      	ldrb	r3, [r7, #14]
 80075a6:	4619      	mov	r1, r3
 80075a8:	6878      	ldr	r0, [r7, #4]
 80075aa:	f001 f9bf 	bl	800892c <USBD_LL_IsStallEP>
 80075ae:	4603      	mov	r3, r0
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d003      	beq.n	80075bc <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	2201      	movs	r2, #1
 80075b8:	601a      	str	r2, [r3, #0]
 80075ba:	e002      	b.n	80075c2 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80075bc:	68bb      	ldr	r3, [r7, #8]
 80075be:	2200      	movs	r2, #0
 80075c0:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	2202      	movs	r2, #2
 80075c6:	4619      	mov	r1, r3
 80075c8:	6878      	ldr	r0, [r7, #4]
 80075ca:	f000 fbd1 	bl	8007d70 <USBD_CtlSendData>
              break;
 80075ce:	e004      	b.n	80075da <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80075d0:	6839      	ldr	r1, [r7, #0]
 80075d2:	6878      	ldr	r0, [r7, #4]
 80075d4:	f000 fb5b 	bl	8007c8e <USBD_CtlError>
              break;
 80075d8:	bf00      	nop
          }
          break;
 80075da:	e004      	b.n	80075e6 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 80075dc:	6839      	ldr	r1, [r7, #0]
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f000 fb55 	bl	8007c8e <USBD_CtlError>
          break;
 80075e4:	bf00      	nop
      }
      break;
 80075e6:	e005      	b.n	80075f4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80075e8:	6839      	ldr	r1, [r7, #0]
 80075ea:	6878      	ldr	r0, [r7, #4]
 80075ec:	f000 fb4f 	bl	8007c8e <USBD_CtlError>
      break;
 80075f0:	e000      	b.n	80075f4 <USBD_StdEPReq+0x330>
      break;
 80075f2:	bf00      	nop
  }

  return ret;
 80075f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80075f6:	4618      	mov	r0, r3
 80075f8:	3710      	adds	r7, #16
 80075fa:	46bd      	mov	sp, r7
 80075fc:	bd80      	pop	{r7, pc}
	...

08007600 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b084      	sub	sp, #16
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
 8007608:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800760a:	2300      	movs	r3, #0
 800760c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800760e:	2300      	movs	r3, #0
 8007610:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007612:	2300      	movs	r3, #0
 8007614:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	885b      	ldrh	r3, [r3, #2]
 800761a:	0a1b      	lsrs	r3, r3, #8
 800761c:	b29b      	uxth	r3, r3
 800761e:	3b01      	subs	r3, #1
 8007620:	2b06      	cmp	r3, #6
 8007622:	f200 8128 	bhi.w	8007876 <USBD_GetDescriptor+0x276>
 8007626:	a201      	add	r2, pc, #4	; (adr r2, 800762c <USBD_GetDescriptor+0x2c>)
 8007628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800762c:	08007649 	.word	0x08007649
 8007630:	08007661 	.word	0x08007661
 8007634:	080076a1 	.word	0x080076a1
 8007638:	08007877 	.word	0x08007877
 800763c:	08007877 	.word	0x08007877
 8007640:	08007817 	.word	0x08007817
 8007644:	08007843 	.word	0x08007843
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	687a      	ldr	r2, [r7, #4]
 8007652:	7c12      	ldrb	r2, [r2, #16]
 8007654:	f107 0108 	add.w	r1, r7, #8
 8007658:	4610      	mov	r0, r2
 800765a:	4798      	blx	r3
 800765c:	60f8      	str	r0, [r7, #12]
      break;
 800765e:	e112      	b.n	8007886 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	7c1b      	ldrb	r3, [r3, #16]
 8007664:	2b00      	cmp	r3, #0
 8007666:	d10d      	bne.n	8007684 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800766e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007670:	f107 0208 	add.w	r2, r7, #8
 8007674:	4610      	mov	r0, r2
 8007676:	4798      	blx	r3
 8007678:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	3301      	adds	r3, #1
 800767e:	2202      	movs	r2, #2
 8007680:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007682:	e100      	b.n	8007886 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800768a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800768c:	f107 0208 	add.w	r2, r7, #8
 8007690:	4610      	mov	r0, r2
 8007692:	4798      	blx	r3
 8007694:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	3301      	adds	r3, #1
 800769a:	2202      	movs	r2, #2
 800769c:	701a      	strb	r2, [r3, #0]
      break;
 800769e:	e0f2      	b.n	8007886 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	885b      	ldrh	r3, [r3, #2]
 80076a4:	b2db      	uxtb	r3, r3
 80076a6:	2b05      	cmp	r3, #5
 80076a8:	f200 80ac 	bhi.w	8007804 <USBD_GetDescriptor+0x204>
 80076ac:	a201      	add	r2, pc, #4	; (adr r2, 80076b4 <USBD_GetDescriptor+0xb4>)
 80076ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076b2:	bf00      	nop
 80076b4:	080076cd 	.word	0x080076cd
 80076b8:	08007701 	.word	0x08007701
 80076bc:	08007735 	.word	0x08007735
 80076c0:	08007769 	.word	0x08007769
 80076c4:	0800779d 	.word	0x0800779d
 80076c8:	080077d1 	.word	0x080077d1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80076d2:	685b      	ldr	r3, [r3, #4]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d00b      	beq.n	80076f0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80076de:	685b      	ldr	r3, [r3, #4]
 80076e0:	687a      	ldr	r2, [r7, #4]
 80076e2:	7c12      	ldrb	r2, [r2, #16]
 80076e4:	f107 0108 	add.w	r1, r7, #8
 80076e8:	4610      	mov	r0, r2
 80076ea:	4798      	blx	r3
 80076ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80076ee:	e091      	b.n	8007814 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80076f0:	6839      	ldr	r1, [r7, #0]
 80076f2:	6878      	ldr	r0, [r7, #4]
 80076f4:	f000 facb 	bl	8007c8e <USBD_CtlError>
            err++;
 80076f8:	7afb      	ldrb	r3, [r7, #11]
 80076fa:	3301      	adds	r3, #1
 80076fc:	72fb      	strb	r3, [r7, #11]
          break;
 80076fe:	e089      	b.n	8007814 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007706:	689b      	ldr	r3, [r3, #8]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d00b      	beq.n	8007724 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007712:	689b      	ldr	r3, [r3, #8]
 8007714:	687a      	ldr	r2, [r7, #4]
 8007716:	7c12      	ldrb	r2, [r2, #16]
 8007718:	f107 0108 	add.w	r1, r7, #8
 800771c:	4610      	mov	r0, r2
 800771e:	4798      	blx	r3
 8007720:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007722:	e077      	b.n	8007814 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007724:	6839      	ldr	r1, [r7, #0]
 8007726:	6878      	ldr	r0, [r7, #4]
 8007728:	f000 fab1 	bl	8007c8e <USBD_CtlError>
            err++;
 800772c:	7afb      	ldrb	r3, [r7, #11]
 800772e:	3301      	adds	r3, #1
 8007730:	72fb      	strb	r3, [r7, #11]
          break;
 8007732:	e06f      	b.n	8007814 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800773a:	68db      	ldr	r3, [r3, #12]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d00b      	beq.n	8007758 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007746:	68db      	ldr	r3, [r3, #12]
 8007748:	687a      	ldr	r2, [r7, #4]
 800774a:	7c12      	ldrb	r2, [r2, #16]
 800774c:	f107 0108 	add.w	r1, r7, #8
 8007750:	4610      	mov	r0, r2
 8007752:	4798      	blx	r3
 8007754:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007756:	e05d      	b.n	8007814 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007758:	6839      	ldr	r1, [r7, #0]
 800775a:	6878      	ldr	r0, [r7, #4]
 800775c:	f000 fa97 	bl	8007c8e <USBD_CtlError>
            err++;
 8007760:	7afb      	ldrb	r3, [r7, #11]
 8007762:	3301      	adds	r3, #1
 8007764:	72fb      	strb	r3, [r7, #11]
          break;
 8007766:	e055      	b.n	8007814 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800776e:	691b      	ldr	r3, [r3, #16]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d00b      	beq.n	800778c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800777a:	691b      	ldr	r3, [r3, #16]
 800777c:	687a      	ldr	r2, [r7, #4]
 800777e:	7c12      	ldrb	r2, [r2, #16]
 8007780:	f107 0108 	add.w	r1, r7, #8
 8007784:	4610      	mov	r0, r2
 8007786:	4798      	blx	r3
 8007788:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800778a:	e043      	b.n	8007814 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800778c:	6839      	ldr	r1, [r7, #0]
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f000 fa7d 	bl	8007c8e <USBD_CtlError>
            err++;
 8007794:	7afb      	ldrb	r3, [r7, #11]
 8007796:	3301      	adds	r3, #1
 8007798:	72fb      	strb	r3, [r7, #11]
          break;
 800779a:	e03b      	b.n	8007814 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80077a2:	695b      	ldr	r3, [r3, #20]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d00b      	beq.n	80077c0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80077ae:	695b      	ldr	r3, [r3, #20]
 80077b0:	687a      	ldr	r2, [r7, #4]
 80077b2:	7c12      	ldrb	r2, [r2, #16]
 80077b4:	f107 0108 	add.w	r1, r7, #8
 80077b8:	4610      	mov	r0, r2
 80077ba:	4798      	blx	r3
 80077bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80077be:	e029      	b.n	8007814 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80077c0:	6839      	ldr	r1, [r7, #0]
 80077c2:	6878      	ldr	r0, [r7, #4]
 80077c4:	f000 fa63 	bl	8007c8e <USBD_CtlError>
            err++;
 80077c8:	7afb      	ldrb	r3, [r7, #11]
 80077ca:	3301      	adds	r3, #1
 80077cc:	72fb      	strb	r3, [r7, #11]
          break;
 80077ce:	e021      	b.n	8007814 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80077d6:	699b      	ldr	r3, [r3, #24]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d00b      	beq.n	80077f4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80077e2:	699b      	ldr	r3, [r3, #24]
 80077e4:	687a      	ldr	r2, [r7, #4]
 80077e6:	7c12      	ldrb	r2, [r2, #16]
 80077e8:	f107 0108 	add.w	r1, r7, #8
 80077ec:	4610      	mov	r0, r2
 80077ee:	4798      	blx	r3
 80077f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80077f2:	e00f      	b.n	8007814 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80077f4:	6839      	ldr	r1, [r7, #0]
 80077f6:	6878      	ldr	r0, [r7, #4]
 80077f8:	f000 fa49 	bl	8007c8e <USBD_CtlError>
            err++;
 80077fc:	7afb      	ldrb	r3, [r7, #11]
 80077fe:	3301      	adds	r3, #1
 8007800:	72fb      	strb	r3, [r7, #11]
          break;
 8007802:	e007      	b.n	8007814 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007804:	6839      	ldr	r1, [r7, #0]
 8007806:	6878      	ldr	r0, [r7, #4]
 8007808:	f000 fa41 	bl	8007c8e <USBD_CtlError>
          err++;
 800780c:	7afb      	ldrb	r3, [r7, #11]
 800780e:	3301      	adds	r3, #1
 8007810:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8007812:	bf00      	nop
      }
      break;
 8007814:	e037      	b.n	8007886 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	7c1b      	ldrb	r3, [r3, #16]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d109      	bne.n	8007832 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007824:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007826:	f107 0208 	add.w	r2, r7, #8
 800782a:	4610      	mov	r0, r2
 800782c:	4798      	blx	r3
 800782e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007830:	e029      	b.n	8007886 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007832:	6839      	ldr	r1, [r7, #0]
 8007834:	6878      	ldr	r0, [r7, #4]
 8007836:	f000 fa2a 	bl	8007c8e <USBD_CtlError>
        err++;
 800783a:	7afb      	ldrb	r3, [r7, #11]
 800783c:	3301      	adds	r3, #1
 800783e:	72fb      	strb	r3, [r7, #11]
      break;
 8007840:	e021      	b.n	8007886 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	7c1b      	ldrb	r3, [r3, #16]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d10d      	bne.n	8007866 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007852:	f107 0208 	add.w	r2, r7, #8
 8007856:	4610      	mov	r0, r2
 8007858:	4798      	blx	r3
 800785a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	3301      	adds	r3, #1
 8007860:	2207      	movs	r2, #7
 8007862:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007864:	e00f      	b.n	8007886 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007866:	6839      	ldr	r1, [r7, #0]
 8007868:	6878      	ldr	r0, [r7, #4]
 800786a:	f000 fa10 	bl	8007c8e <USBD_CtlError>
        err++;
 800786e:	7afb      	ldrb	r3, [r7, #11]
 8007870:	3301      	adds	r3, #1
 8007872:	72fb      	strb	r3, [r7, #11]
      break;
 8007874:	e007      	b.n	8007886 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8007876:	6839      	ldr	r1, [r7, #0]
 8007878:	6878      	ldr	r0, [r7, #4]
 800787a:	f000 fa08 	bl	8007c8e <USBD_CtlError>
      err++;
 800787e:	7afb      	ldrb	r3, [r7, #11]
 8007880:	3301      	adds	r3, #1
 8007882:	72fb      	strb	r3, [r7, #11]
      break;
 8007884:	bf00      	nop
  }

  if (err != 0U)
 8007886:	7afb      	ldrb	r3, [r7, #11]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d11e      	bne.n	80078ca <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	88db      	ldrh	r3, [r3, #6]
 8007890:	2b00      	cmp	r3, #0
 8007892:	d016      	beq.n	80078c2 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8007894:	893b      	ldrh	r3, [r7, #8]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d00e      	beq.n	80078b8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	88da      	ldrh	r2, [r3, #6]
 800789e:	893b      	ldrh	r3, [r7, #8]
 80078a0:	4293      	cmp	r3, r2
 80078a2:	bf28      	it	cs
 80078a4:	4613      	movcs	r3, r2
 80078a6:	b29b      	uxth	r3, r3
 80078a8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80078aa:	893b      	ldrh	r3, [r7, #8]
 80078ac:	461a      	mov	r2, r3
 80078ae:	68f9      	ldr	r1, [r7, #12]
 80078b0:	6878      	ldr	r0, [r7, #4]
 80078b2:	f000 fa5d 	bl	8007d70 <USBD_CtlSendData>
 80078b6:	e009      	b.n	80078cc <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80078b8:	6839      	ldr	r1, [r7, #0]
 80078ba:	6878      	ldr	r0, [r7, #4]
 80078bc:	f000 f9e7 	bl	8007c8e <USBD_CtlError>
 80078c0:	e004      	b.n	80078cc <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80078c2:	6878      	ldr	r0, [r7, #4]
 80078c4:	f000 faae 	bl	8007e24 <USBD_CtlSendStatus>
 80078c8:	e000      	b.n	80078cc <USBD_GetDescriptor+0x2cc>
    return;
 80078ca:	bf00      	nop
  }
}
 80078cc:	3710      	adds	r7, #16
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bd80      	pop	{r7, pc}
 80078d2:	bf00      	nop

080078d4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b084      	sub	sp, #16
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
 80078dc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	889b      	ldrh	r3, [r3, #4]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d131      	bne.n	800794a <USBD_SetAddress+0x76>
 80078e6:	683b      	ldr	r3, [r7, #0]
 80078e8:	88db      	ldrh	r3, [r3, #6]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d12d      	bne.n	800794a <USBD_SetAddress+0x76>
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	885b      	ldrh	r3, [r3, #2]
 80078f2:	2b7f      	cmp	r3, #127	; 0x7f
 80078f4:	d829      	bhi.n	800794a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	885b      	ldrh	r3, [r3, #2]
 80078fa:	b2db      	uxtb	r3, r3
 80078fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007900:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007908:	b2db      	uxtb	r3, r3
 800790a:	2b03      	cmp	r3, #3
 800790c:	d104      	bne.n	8007918 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800790e:	6839      	ldr	r1, [r7, #0]
 8007910:	6878      	ldr	r0, [r7, #4]
 8007912:	f000 f9bc 	bl	8007c8e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007916:	e01d      	b.n	8007954 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	7bfa      	ldrb	r2, [r7, #15]
 800791c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007920:	7bfb      	ldrb	r3, [r7, #15]
 8007922:	4619      	mov	r1, r3
 8007924:	6878      	ldr	r0, [r7, #4]
 8007926:	f001 f82d 	bl	8008984 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800792a:	6878      	ldr	r0, [r7, #4]
 800792c:	f000 fa7a 	bl	8007e24 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007930:	7bfb      	ldrb	r3, [r7, #15]
 8007932:	2b00      	cmp	r3, #0
 8007934:	d004      	beq.n	8007940 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	2202      	movs	r2, #2
 800793a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800793e:	e009      	b.n	8007954 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2201      	movs	r2, #1
 8007944:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007948:	e004      	b.n	8007954 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800794a:	6839      	ldr	r1, [r7, #0]
 800794c:	6878      	ldr	r0, [r7, #4]
 800794e:	f000 f99e 	bl	8007c8e <USBD_CtlError>
  }
}
 8007952:	bf00      	nop
 8007954:	bf00      	nop
 8007956:	3710      	adds	r7, #16
 8007958:	46bd      	mov	sp, r7
 800795a:	bd80      	pop	{r7, pc}

0800795c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b084      	sub	sp, #16
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
 8007964:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007966:	2300      	movs	r3, #0
 8007968:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800796a:	683b      	ldr	r3, [r7, #0]
 800796c:	885b      	ldrh	r3, [r3, #2]
 800796e:	b2da      	uxtb	r2, r3
 8007970:	4b4e      	ldr	r3, [pc, #312]	; (8007aac <USBD_SetConfig+0x150>)
 8007972:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007974:	4b4d      	ldr	r3, [pc, #308]	; (8007aac <USBD_SetConfig+0x150>)
 8007976:	781b      	ldrb	r3, [r3, #0]
 8007978:	2b01      	cmp	r3, #1
 800797a:	d905      	bls.n	8007988 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800797c:	6839      	ldr	r1, [r7, #0]
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f000 f985 	bl	8007c8e <USBD_CtlError>
    return USBD_FAIL;
 8007984:	2303      	movs	r3, #3
 8007986:	e08c      	b.n	8007aa2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800798e:	b2db      	uxtb	r3, r3
 8007990:	2b02      	cmp	r3, #2
 8007992:	d002      	beq.n	800799a <USBD_SetConfig+0x3e>
 8007994:	2b03      	cmp	r3, #3
 8007996:	d029      	beq.n	80079ec <USBD_SetConfig+0x90>
 8007998:	e075      	b.n	8007a86 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800799a:	4b44      	ldr	r3, [pc, #272]	; (8007aac <USBD_SetConfig+0x150>)
 800799c:	781b      	ldrb	r3, [r3, #0]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d020      	beq.n	80079e4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80079a2:	4b42      	ldr	r3, [pc, #264]	; (8007aac <USBD_SetConfig+0x150>)
 80079a4:	781b      	ldrb	r3, [r3, #0]
 80079a6:	461a      	mov	r2, r3
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80079ac:	4b3f      	ldr	r3, [pc, #252]	; (8007aac <USBD_SetConfig+0x150>)
 80079ae:	781b      	ldrb	r3, [r3, #0]
 80079b0:	4619      	mov	r1, r3
 80079b2:	6878      	ldr	r0, [r7, #4]
 80079b4:	f7fe ffe7 	bl	8006986 <USBD_SetClassConfig>
 80079b8:	4603      	mov	r3, r0
 80079ba:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80079bc:	7bfb      	ldrb	r3, [r7, #15]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d008      	beq.n	80079d4 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80079c2:	6839      	ldr	r1, [r7, #0]
 80079c4:	6878      	ldr	r0, [r7, #4]
 80079c6:	f000 f962 	bl	8007c8e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2202      	movs	r2, #2
 80079ce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80079d2:	e065      	b.n	8007aa0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80079d4:	6878      	ldr	r0, [r7, #4]
 80079d6:	f000 fa25 	bl	8007e24 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	2203      	movs	r2, #3
 80079de:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80079e2:	e05d      	b.n	8007aa0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80079e4:	6878      	ldr	r0, [r7, #4]
 80079e6:	f000 fa1d 	bl	8007e24 <USBD_CtlSendStatus>
      break;
 80079ea:	e059      	b.n	8007aa0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80079ec:	4b2f      	ldr	r3, [pc, #188]	; (8007aac <USBD_SetConfig+0x150>)
 80079ee:	781b      	ldrb	r3, [r3, #0]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d112      	bne.n	8007a1a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2202      	movs	r2, #2
 80079f8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 80079fc:	4b2b      	ldr	r3, [pc, #172]	; (8007aac <USBD_SetConfig+0x150>)
 80079fe:	781b      	ldrb	r3, [r3, #0]
 8007a00:	461a      	mov	r2, r3
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007a06:	4b29      	ldr	r3, [pc, #164]	; (8007aac <USBD_SetConfig+0x150>)
 8007a08:	781b      	ldrb	r3, [r3, #0]
 8007a0a:	4619      	mov	r1, r3
 8007a0c:	6878      	ldr	r0, [r7, #4]
 8007a0e:	f7fe ffd6 	bl	80069be <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8007a12:	6878      	ldr	r0, [r7, #4]
 8007a14:	f000 fa06 	bl	8007e24 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007a18:	e042      	b.n	8007aa0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8007a1a:	4b24      	ldr	r3, [pc, #144]	; (8007aac <USBD_SetConfig+0x150>)
 8007a1c:	781b      	ldrb	r3, [r3, #0]
 8007a1e:	461a      	mov	r2, r3
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	685b      	ldr	r3, [r3, #4]
 8007a24:	429a      	cmp	r2, r3
 8007a26:	d02a      	beq.n	8007a7e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	685b      	ldr	r3, [r3, #4]
 8007a2c:	b2db      	uxtb	r3, r3
 8007a2e:	4619      	mov	r1, r3
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	f7fe ffc4 	bl	80069be <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8007a36:	4b1d      	ldr	r3, [pc, #116]	; (8007aac <USBD_SetConfig+0x150>)
 8007a38:	781b      	ldrb	r3, [r3, #0]
 8007a3a:	461a      	mov	r2, r3
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007a40:	4b1a      	ldr	r3, [pc, #104]	; (8007aac <USBD_SetConfig+0x150>)
 8007a42:	781b      	ldrb	r3, [r3, #0]
 8007a44:	4619      	mov	r1, r3
 8007a46:	6878      	ldr	r0, [r7, #4]
 8007a48:	f7fe ff9d 	bl	8006986 <USBD_SetClassConfig>
 8007a4c:	4603      	mov	r3, r0
 8007a4e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8007a50:	7bfb      	ldrb	r3, [r7, #15]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d00f      	beq.n	8007a76 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8007a56:	6839      	ldr	r1, [r7, #0]
 8007a58:	6878      	ldr	r0, [r7, #4]
 8007a5a:	f000 f918 	bl	8007c8e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	685b      	ldr	r3, [r3, #4]
 8007a62:	b2db      	uxtb	r3, r3
 8007a64:	4619      	mov	r1, r3
 8007a66:	6878      	ldr	r0, [r7, #4]
 8007a68:	f7fe ffa9 	bl	80069be <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2202      	movs	r2, #2
 8007a70:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8007a74:	e014      	b.n	8007aa0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007a76:	6878      	ldr	r0, [r7, #4]
 8007a78:	f000 f9d4 	bl	8007e24 <USBD_CtlSendStatus>
      break;
 8007a7c:	e010      	b.n	8007aa0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007a7e:	6878      	ldr	r0, [r7, #4]
 8007a80:	f000 f9d0 	bl	8007e24 <USBD_CtlSendStatus>
      break;
 8007a84:	e00c      	b.n	8007aa0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8007a86:	6839      	ldr	r1, [r7, #0]
 8007a88:	6878      	ldr	r0, [r7, #4]
 8007a8a:	f000 f900 	bl	8007c8e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007a8e:	4b07      	ldr	r3, [pc, #28]	; (8007aac <USBD_SetConfig+0x150>)
 8007a90:	781b      	ldrb	r3, [r3, #0]
 8007a92:	4619      	mov	r1, r3
 8007a94:	6878      	ldr	r0, [r7, #4]
 8007a96:	f7fe ff92 	bl	80069be <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8007a9a:	2303      	movs	r3, #3
 8007a9c:	73fb      	strb	r3, [r7, #15]
      break;
 8007a9e:	bf00      	nop
  }

  return ret;
 8007aa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	3710      	adds	r7, #16
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	bd80      	pop	{r7, pc}
 8007aaa:	bf00      	nop
 8007aac:	24000188 	.word	0x24000188

08007ab0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b082      	sub	sp, #8
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
 8007ab8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	88db      	ldrh	r3, [r3, #6]
 8007abe:	2b01      	cmp	r3, #1
 8007ac0:	d004      	beq.n	8007acc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007ac2:	6839      	ldr	r1, [r7, #0]
 8007ac4:	6878      	ldr	r0, [r7, #4]
 8007ac6:	f000 f8e2 	bl	8007c8e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8007aca:	e023      	b.n	8007b14 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ad2:	b2db      	uxtb	r3, r3
 8007ad4:	2b02      	cmp	r3, #2
 8007ad6:	dc02      	bgt.n	8007ade <USBD_GetConfig+0x2e>
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	dc03      	bgt.n	8007ae4 <USBD_GetConfig+0x34>
 8007adc:	e015      	b.n	8007b0a <USBD_GetConfig+0x5a>
 8007ade:	2b03      	cmp	r3, #3
 8007ae0:	d00b      	beq.n	8007afa <USBD_GetConfig+0x4a>
 8007ae2:	e012      	b.n	8007b0a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	3308      	adds	r3, #8
 8007aee:	2201      	movs	r2, #1
 8007af0:	4619      	mov	r1, r3
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	f000 f93c 	bl	8007d70 <USBD_CtlSendData>
        break;
 8007af8:	e00c      	b.n	8007b14 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	3304      	adds	r3, #4
 8007afe:	2201      	movs	r2, #1
 8007b00:	4619      	mov	r1, r3
 8007b02:	6878      	ldr	r0, [r7, #4]
 8007b04:	f000 f934 	bl	8007d70 <USBD_CtlSendData>
        break;
 8007b08:	e004      	b.n	8007b14 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8007b0a:	6839      	ldr	r1, [r7, #0]
 8007b0c:	6878      	ldr	r0, [r7, #4]
 8007b0e:	f000 f8be 	bl	8007c8e <USBD_CtlError>
        break;
 8007b12:	bf00      	nop
}
 8007b14:	bf00      	nop
 8007b16:	3708      	adds	r7, #8
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	bd80      	pop	{r7, pc}

08007b1c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b082      	sub	sp, #8
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
 8007b24:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007b2c:	b2db      	uxtb	r3, r3
 8007b2e:	3b01      	subs	r3, #1
 8007b30:	2b02      	cmp	r3, #2
 8007b32:	d81e      	bhi.n	8007b72 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	88db      	ldrh	r3, [r3, #6]
 8007b38:	2b02      	cmp	r3, #2
 8007b3a:	d004      	beq.n	8007b46 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8007b3c:	6839      	ldr	r1, [r7, #0]
 8007b3e:	6878      	ldr	r0, [r7, #4]
 8007b40:	f000 f8a5 	bl	8007c8e <USBD_CtlError>
        break;
 8007b44:	e01a      	b.n	8007b7c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2201      	movs	r2, #1
 8007b4a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d005      	beq.n	8007b62 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	68db      	ldr	r3, [r3, #12]
 8007b5a:	f043 0202 	orr.w	r2, r3, #2
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	330c      	adds	r3, #12
 8007b66:	2202      	movs	r2, #2
 8007b68:	4619      	mov	r1, r3
 8007b6a:	6878      	ldr	r0, [r7, #4]
 8007b6c:	f000 f900 	bl	8007d70 <USBD_CtlSendData>
      break;
 8007b70:	e004      	b.n	8007b7c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8007b72:	6839      	ldr	r1, [r7, #0]
 8007b74:	6878      	ldr	r0, [r7, #4]
 8007b76:	f000 f88a 	bl	8007c8e <USBD_CtlError>
      break;
 8007b7a:	bf00      	nop
  }
}
 8007b7c:	bf00      	nop
 8007b7e:	3708      	adds	r7, #8
 8007b80:	46bd      	mov	sp, r7
 8007b82:	bd80      	pop	{r7, pc}

08007b84 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b082      	sub	sp, #8
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
 8007b8c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007b8e:	683b      	ldr	r3, [r7, #0]
 8007b90:	885b      	ldrh	r3, [r3, #2]
 8007b92:	2b01      	cmp	r3, #1
 8007b94:	d107      	bne.n	8007ba6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2201      	movs	r2, #1
 8007b9a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8007b9e:	6878      	ldr	r0, [r7, #4]
 8007ba0:	f000 f940 	bl	8007e24 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8007ba4:	e013      	b.n	8007bce <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8007ba6:	683b      	ldr	r3, [r7, #0]
 8007ba8:	885b      	ldrh	r3, [r3, #2]
 8007baa:	2b02      	cmp	r3, #2
 8007bac:	d10b      	bne.n	8007bc6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	889b      	ldrh	r3, [r3, #4]
 8007bb2:	0a1b      	lsrs	r3, r3, #8
 8007bb4:	b29b      	uxth	r3, r3
 8007bb6:	b2da      	uxtb	r2, r3
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8007bbe:	6878      	ldr	r0, [r7, #4]
 8007bc0:	f000 f930 	bl	8007e24 <USBD_CtlSendStatus>
}
 8007bc4:	e003      	b.n	8007bce <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8007bc6:	6839      	ldr	r1, [r7, #0]
 8007bc8:	6878      	ldr	r0, [r7, #4]
 8007bca:	f000 f860 	bl	8007c8e <USBD_CtlError>
}
 8007bce:	bf00      	nop
 8007bd0:	3708      	adds	r7, #8
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd80      	pop	{r7, pc}

08007bd6 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007bd6:	b580      	push	{r7, lr}
 8007bd8:	b082      	sub	sp, #8
 8007bda:	af00      	add	r7, sp, #0
 8007bdc:	6078      	str	r0, [r7, #4]
 8007bde:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007be6:	b2db      	uxtb	r3, r3
 8007be8:	3b01      	subs	r3, #1
 8007bea:	2b02      	cmp	r3, #2
 8007bec:	d80b      	bhi.n	8007c06 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	885b      	ldrh	r3, [r3, #2]
 8007bf2:	2b01      	cmp	r3, #1
 8007bf4:	d10c      	bne.n	8007c10 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8007bfe:	6878      	ldr	r0, [r7, #4]
 8007c00:	f000 f910 	bl	8007e24 <USBD_CtlSendStatus>
      }
      break;
 8007c04:	e004      	b.n	8007c10 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8007c06:	6839      	ldr	r1, [r7, #0]
 8007c08:	6878      	ldr	r0, [r7, #4]
 8007c0a:	f000 f840 	bl	8007c8e <USBD_CtlError>
      break;
 8007c0e:	e000      	b.n	8007c12 <USBD_ClrFeature+0x3c>
      break;
 8007c10:	bf00      	nop
  }
}
 8007c12:	bf00      	nop
 8007c14:	3708      	adds	r7, #8
 8007c16:	46bd      	mov	sp, r7
 8007c18:	bd80      	pop	{r7, pc}

08007c1a <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007c1a:	b580      	push	{r7, lr}
 8007c1c:	b084      	sub	sp, #16
 8007c1e:	af00      	add	r7, sp, #0
 8007c20:	6078      	str	r0, [r7, #4]
 8007c22:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	781a      	ldrb	r2, [r3, #0]
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	3301      	adds	r3, #1
 8007c34:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	781a      	ldrb	r2, [r3, #0]
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	3301      	adds	r3, #1
 8007c42:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007c44:	68f8      	ldr	r0, [r7, #12]
 8007c46:	f7ff fa41 	bl	80070cc <SWAPBYTE>
 8007c4a:	4603      	mov	r3, r0
 8007c4c:	461a      	mov	r2, r3
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	3301      	adds	r3, #1
 8007c56:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	3301      	adds	r3, #1
 8007c5c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8007c5e:	68f8      	ldr	r0, [r7, #12]
 8007c60:	f7ff fa34 	bl	80070cc <SWAPBYTE>
 8007c64:	4603      	mov	r3, r0
 8007c66:	461a      	mov	r2, r3
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	3301      	adds	r3, #1
 8007c70:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	3301      	adds	r3, #1
 8007c76:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8007c78:	68f8      	ldr	r0, [r7, #12]
 8007c7a:	f7ff fa27 	bl	80070cc <SWAPBYTE>
 8007c7e:	4603      	mov	r3, r0
 8007c80:	461a      	mov	r2, r3
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	80da      	strh	r2, [r3, #6]
}
 8007c86:	bf00      	nop
 8007c88:	3710      	adds	r7, #16
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	bd80      	pop	{r7, pc}

08007c8e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007c8e:	b580      	push	{r7, lr}
 8007c90:	b082      	sub	sp, #8
 8007c92:	af00      	add	r7, sp, #0
 8007c94:	6078      	str	r0, [r7, #4]
 8007c96:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8007c98:	2180      	movs	r1, #128	; 0x80
 8007c9a:	6878      	ldr	r0, [r7, #4]
 8007c9c:	f000 fe08 	bl	80088b0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8007ca0:	2100      	movs	r1, #0
 8007ca2:	6878      	ldr	r0, [r7, #4]
 8007ca4:	f000 fe04 	bl	80088b0 <USBD_LL_StallEP>
}
 8007ca8:	bf00      	nop
 8007caa:	3708      	adds	r7, #8
 8007cac:	46bd      	mov	sp, r7
 8007cae:	bd80      	pop	{r7, pc}

08007cb0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007cb0:	b580      	push	{r7, lr}
 8007cb2:	b086      	sub	sp, #24
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	60f8      	str	r0, [r7, #12]
 8007cb8:	60b9      	str	r1, [r7, #8]
 8007cba:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d036      	beq.n	8007d34 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8007cca:	6938      	ldr	r0, [r7, #16]
 8007ccc:	f000 f836 	bl	8007d3c <USBD_GetLen>
 8007cd0:	4603      	mov	r3, r0
 8007cd2:	3301      	adds	r3, #1
 8007cd4:	b29b      	uxth	r3, r3
 8007cd6:	005b      	lsls	r3, r3, #1
 8007cd8:	b29a      	uxth	r2, r3
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8007cde:	7dfb      	ldrb	r3, [r7, #23]
 8007ce0:	68ba      	ldr	r2, [r7, #8]
 8007ce2:	4413      	add	r3, r2
 8007ce4:	687a      	ldr	r2, [r7, #4]
 8007ce6:	7812      	ldrb	r2, [r2, #0]
 8007ce8:	701a      	strb	r2, [r3, #0]
  idx++;
 8007cea:	7dfb      	ldrb	r3, [r7, #23]
 8007cec:	3301      	adds	r3, #1
 8007cee:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007cf0:	7dfb      	ldrb	r3, [r7, #23]
 8007cf2:	68ba      	ldr	r2, [r7, #8]
 8007cf4:	4413      	add	r3, r2
 8007cf6:	2203      	movs	r2, #3
 8007cf8:	701a      	strb	r2, [r3, #0]
  idx++;
 8007cfa:	7dfb      	ldrb	r3, [r7, #23]
 8007cfc:	3301      	adds	r3, #1
 8007cfe:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007d00:	e013      	b.n	8007d2a <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8007d02:	7dfb      	ldrb	r3, [r7, #23]
 8007d04:	68ba      	ldr	r2, [r7, #8]
 8007d06:	4413      	add	r3, r2
 8007d08:	693a      	ldr	r2, [r7, #16]
 8007d0a:	7812      	ldrb	r2, [r2, #0]
 8007d0c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8007d0e:	693b      	ldr	r3, [r7, #16]
 8007d10:	3301      	adds	r3, #1
 8007d12:	613b      	str	r3, [r7, #16]
    idx++;
 8007d14:	7dfb      	ldrb	r3, [r7, #23]
 8007d16:	3301      	adds	r3, #1
 8007d18:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8007d1a:	7dfb      	ldrb	r3, [r7, #23]
 8007d1c:	68ba      	ldr	r2, [r7, #8]
 8007d1e:	4413      	add	r3, r2
 8007d20:	2200      	movs	r2, #0
 8007d22:	701a      	strb	r2, [r3, #0]
    idx++;
 8007d24:	7dfb      	ldrb	r3, [r7, #23]
 8007d26:	3301      	adds	r3, #1
 8007d28:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8007d2a:	693b      	ldr	r3, [r7, #16]
 8007d2c:	781b      	ldrb	r3, [r3, #0]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d1e7      	bne.n	8007d02 <USBD_GetString+0x52>
 8007d32:	e000      	b.n	8007d36 <USBD_GetString+0x86>
    return;
 8007d34:	bf00      	nop
  }
}
 8007d36:	3718      	adds	r7, #24
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	bd80      	pop	{r7, pc}

08007d3c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007d3c:	b480      	push	{r7}
 8007d3e:	b085      	sub	sp, #20
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007d44:	2300      	movs	r3, #0
 8007d46:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8007d4c:	e005      	b.n	8007d5a <USBD_GetLen+0x1e>
  {
    len++;
 8007d4e:	7bfb      	ldrb	r3, [r7, #15]
 8007d50:	3301      	adds	r3, #1
 8007d52:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8007d54:	68bb      	ldr	r3, [r7, #8]
 8007d56:	3301      	adds	r3, #1
 8007d58:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8007d5a:	68bb      	ldr	r3, [r7, #8]
 8007d5c:	781b      	ldrb	r3, [r3, #0]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d1f5      	bne.n	8007d4e <USBD_GetLen+0x12>
  }

  return len;
 8007d62:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d64:	4618      	mov	r0, r3
 8007d66:	3714      	adds	r7, #20
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6e:	4770      	bx	lr

08007d70 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b084      	sub	sp, #16
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	60f8      	str	r0, [r7, #12]
 8007d78:	60b9      	str	r1, [r7, #8]
 8007d7a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	2202      	movs	r2, #2
 8007d80:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	687a      	ldr	r2, [r7, #4]
 8007d88:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	687a      	ldr	r2, [r7, #4]
 8007d8e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	68ba      	ldr	r2, [r7, #8]
 8007d94:	2100      	movs	r1, #0
 8007d96:	68f8      	ldr	r0, [r7, #12]
 8007d98:	f000 fe13 	bl	80089c2 <USBD_LL_Transmit>

  return USBD_OK;
 8007d9c:	2300      	movs	r3, #0
}
 8007d9e:	4618      	mov	r0, r3
 8007da0:	3710      	adds	r7, #16
 8007da2:	46bd      	mov	sp, r7
 8007da4:	bd80      	pop	{r7, pc}

08007da6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8007da6:	b580      	push	{r7, lr}
 8007da8:	b084      	sub	sp, #16
 8007daa:	af00      	add	r7, sp, #0
 8007dac:	60f8      	str	r0, [r7, #12]
 8007dae:	60b9      	str	r1, [r7, #8]
 8007db0:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	68ba      	ldr	r2, [r7, #8]
 8007db6:	2100      	movs	r1, #0
 8007db8:	68f8      	ldr	r0, [r7, #12]
 8007dba:	f000 fe02 	bl	80089c2 <USBD_LL_Transmit>

  return USBD_OK;
 8007dbe:	2300      	movs	r3, #0
}
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	3710      	adds	r7, #16
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	bd80      	pop	{r7, pc}

08007dc8 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b084      	sub	sp, #16
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	60f8      	str	r0, [r7, #12]
 8007dd0:	60b9      	str	r1, [r7, #8]
 8007dd2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	2203      	movs	r2, #3
 8007dd8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	687a      	ldr	r2, [r7, #4]
 8007de0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	687a      	ldr	r2, [r7, #4]
 8007de8:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	68ba      	ldr	r2, [r7, #8]
 8007df0:	2100      	movs	r1, #0
 8007df2:	68f8      	ldr	r0, [r7, #12]
 8007df4:	f000 fe06 	bl	8008a04 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007df8:	2300      	movs	r3, #0
}
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	3710      	adds	r7, #16
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd80      	pop	{r7, pc}

08007e02 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007e02:	b580      	push	{r7, lr}
 8007e04:	b084      	sub	sp, #16
 8007e06:	af00      	add	r7, sp, #0
 8007e08:	60f8      	str	r0, [r7, #12]
 8007e0a:	60b9      	str	r1, [r7, #8]
 8007e0c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	68ba      	ldr	r2, [r7, #8]
 8007e12:	2100      	movs	r1, #0
 8007e14:	68f8      	ldr	r0, [r7, #12]
 8007e16:	f000 fdf5 	bl	8008a04 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007e1a:	2300      	movs	r3, #0
}
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	3710      	adds	r7, #16
 8007e20:	46bd      	mov	sp, r7
 8007e22:	bd80      	pop	{r7, pc}

08007e24 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b082      	sub	sp, #8
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2204      	movs	r2, #4
 8007e30:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007e34:	2300      	movs	r3, #0
 8007e36:	2200      	movs	r2, #0
 8007e38:	2100      	movs	r1, #0
 8007e3a:	6878      	ldr	r0, [r7, #4]
 8007e3c:	f000 fdc1 	bl	80089c2 <USBD_LL_Transmit>

  return USBD_OK;
 8007e40:	2300      	movs	r3, #0
}
 8007e42:	4618      	mov	r0, r3
 8007e44:	3708      	adds	r7, #8
 8007e46:	46bd      	mov	sp, r7
 8007e48:	bd80      	pop	{r7, pc}

08007e4a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007e4a:	b580      	push	{r7, lr}
 8007e4c:	b082      	sub	sp, #8
 8007e4e:	af00      	add	r7, sp, #0
 8007e50:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	2205      	movs	r2, #5
 8007e56:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	2100      	movs	r1, #0
 8007e60:	6878      	ldr	r0, [r7, #4]
 8007e62:	f000 fdcf 	bl	8008a04 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007e66:	2300      	movs	r3, #0
}
 8007e68:	4618      	mov	r0, r3
 8007e6a:	3708      	adds	r7, #8
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	bd80      	pop	{r7, pc}

08007e70 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007e74:	2200      	movs	r2, #0
 8007e76:	4913      	ldr	r1, [pc, #76]	; (8007ec4 <MX_USB_DEVICE_Init+0x54>)
 8007e78:	4813      	ldr	r0, [pc, #76]	; (8007ec8 <MX_USB_DEVICE_Init+0x58>)
 8007e7a:	f7fe fd07 	bl	800688c <USBD_Init>
 8007e7e:	4603      	mov	r3, r0
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d001      	beq.n	8007e88 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8007e84:	f7f8 fb6e 	bl	8000564 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8007e88:	4910      	ldr	r1, [pc, #64]	; (8007ecc <MX_USB_DEVICE_Init+0x5c>)
 8007e8a:	480f      	ldr	r0, [pc, #60]	; (8007ec8 <MX_USB_DEVICE_Init+0x58>)
 8007e8c:	f7fe fd2e 	bl	80068ec <USBD_RegisterClass>
 8007e90:	4603      	mov	r3, r0
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d001      	beq.n	8007e9a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8007e96:	f7f8 fb65 	bl	8000564 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8007e9a:	490d      	ldr	r1, [pc, #52]	; (8007ed0 <MX_USB_DEVICE_Init+0x60>)
 8007e9c:	480a      	ldr	r0, [pc, #40]	; (8007ec8 <MX_USB_DEVICE_Init+0x58>)
 8007e9e:	f7fe fc1f 	bl	80066e0 <USBD_CDC_RegisterInterface>
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d001      	beq.n	8007eac <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8007ea8:	f7f8 fb5c 	bl	8000564 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007eac:	4806      	ldr	r0, [pc, #24]	; (8007ec8 <MX_USB_DEVICE_Init+0x58>)
 8007eae:	f7fe fd53 	bl	8006958 <USBD_Start>
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d001      	beq.n	8007ebc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8007eb8:	f7f8 fb54 	bl	8000564 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8007ebc:	f7fa fb66 	bl	800258c <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007ec0:	bf00      	nop
 8007ec2:	bd80      	pop	{r7, pc}
 8007ec4:	240000b0 	.word	0x240000b0
 8007ec8:	2400018c 	.word	0x2400018c
 8007ecc:	2400001c 	.word	0x2400001c
 8007ed0:	2400009c 	.word	0x2400009c

08007ed4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007ed8:	2200      	movs	r2, #0
 8007eda:	4905      	ldr	r1, [pc, #20]	; (8007ef0 <CDC_Init_FS+0x1c>)
 8007edc:	4805      	ldr	r0, [pc, #20]	; (8007ef4 <CDC_Init_FS+0x20>)
 8007ede:	f7fe fc19 	bl	8006714 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8007ee2:	4905      	ldr	r1, [pc, #20]	; (8007ef8 <CDC_Init_FS+0x24>)
 8007ee4:	4803      	ldr	r0, [pc, #12]	; (8007ef4 <CDC_Init_FS+0x20>)
 8007ee6:	f7fe fc37 	bl	8006758 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8007eea:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8007eec:	4618      	mov	r0, r3
 8007eee:	bd80      	pop	{r7, pc}
 8007ef0:	24000c68 	.word	0x24000c68
 8007ef4:	2400018c 	.word	0x2400018c
 8007ef8:	24000468 	.word	0x24000468

08007efc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8007efc:	b480      	push	{r7}
 8007efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8007f00:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8007f02:	4618      	mov	r0, r3
 8007f04:	46bd      	mov	sp, r7
 8007f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0a:	4770      	bx	lr

08007f0c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8007f0c:	b480      	push	{r7}
 8007f0e:	b083      	sub	sp, #12
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	4603      	mov	r3, r0
 8007f14:	6039      	str	r1, [r7, #0]
 8007f16:	71fb      	strb	r3, [r7, #7]
 8007f18:	4613      	mov	r3, r2
 8007f1a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8007f1c:	79fb      	ldrb	r3, [r7, #7]
 8007f1e:	2b23      	cmp	r3, #35	; 0x23
 8007f20:	d84a      	bhi.n	8007fb8 <CDC_Control_FS+0xac>
 8007f22:	a201      	add	r2, pc, #4	; (adr r2, 8007f28 <CDC_Control_FS+0x1c>)
 8007f24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f28:	08007fb9 	.word	0x08007fb9
 8007f2c:	08007fb9 	.word	0x08007fb9
 8007f30:	08007fb9 	.word	0x08007fb9
 8007f34:	08007fb9 	.word	0x08007fb9
 8007f38:	08007fb9 	.word	0x08007fb9
 8007f3c:	08007fb9 	.word	0x08007fb9
 8007f40:	08007fb9 	.word	0x08007fb9
 8007f44:	08007fb9 	.word	0x08007fb9
 8007f48:	08007fb9 	.word	0x08007fb9
 8007f4c:	08007fb9 	.word	0x08007fb9
 8007f50:	08007fb9 	.word	0x08007fb9
 8007f54:	08007fb9 	.word	0x08007fb9
 8007f58:	08007fb9 	.word	0x08007fb9
 8007f5c:	08007fb9 	.word	0x08007fb9
 8007f60:	08007fb9 	.word	0x08007fb9
 8007f64:	08007fb9 	.word	0x08007fb9
 8007f68:	08007fb9 	.word	0x08007fb9
 8007f6c:	08007fb9 	.word	0x08007fb9
 8007f70:	08007fb9 	.word	0x08007fb9
 8007f74:	08007fb9 	.word	0x08007fb9
 8007f78:	08007fb9 	.word	0x08007fb9
 8007f7c:	08007fb9 	.word	0x08007fb9
 8007f80:	08007fb9 	.word	0x08007fb9
 8007f84:	08007fb9 	.word	0x08007fb9
 8007f88:	08007fb9 	.word	0x08007fb9
 8007f8c:	08007fb9 	.word	0x08007fb9
 8007f90:	08007fb9 	.word	0x08007fb9
 8007f94:	08007fb9 	.word	0x08007fb9
 8007f98:	08007fb9 	.word	0x08007fb9
 8007f9c:	08007fb9 	.word	0x08007fb9
 8007fa0:	08007fb9 	.word	0x08007fb9
 8007fa4:	08007fb9 	.word	0x08007fb9
 8007fa8:	08007fb9 	.word	0x08007fb9
 8007fac:	08007fb9 	.word	0x08007fb9
 8007fb0:	08007fb9 	.word	0x08007fb9
 8007fb4:	08007fb9 	.word	0x08007fb9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8007fb8:	bf00      	nop
  }

  return (USBD_OK);
 8007fba:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	370c      	adds	r7, #12
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc6:	4770      	bx	lr

08007fc8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b086      	sub	sp, #24
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
 8007fd0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
    static uint8_t rx_status = 0;
    uint8_t *buf_p = (Buf + *Len);
 8007fd2:	683b      	ldr	r3, [r7, #0]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	687a      	ldr	r2, [r7, #4]
 8007fd8:	4413      	add	r3, r2
 8007fda:	617b      	str	r3, [r7, #20]
    uint8_t *ptr = NULL;
 8007fdc:	2300      	movs	r3, #0
 8007fde:	613b      	str	r3, [r7, #16]
    uint32_t buf_len = 0;
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	60fb      	str	r3, [r7, #12]
    if ((Buf - UserRxBufferFS) >= (APP_RX_DATA_SIZE - USB_ONCE_RX_MAX_LEN))
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	4a1e      	ldr	r2, [pc, #120]	; (8008060 <CDC_Receive_FS+0x98>)
 8007fe8:	1a9b      	subs	r3, r3, r2
 8007fea:	f5b3 6ff8 	cmp.w	r3, #1984	; 0x7c0
 8007fee:	db01      	blt.n	8007ff4 <CDC_Receive_FS+0x2c>
    {
        buf_p = &UserRxBufferFS[0];
 8007ff0:	4b1b      	ldr	r3, [pc, #108]	; (8008060 <CDC_Receive_FS+0x98>)
 8007ff2:	617b      	str	r3, [r7, #20]
    }

    if(!rx_status)
 8007ff4:	4b1b      	ldr	r3, [pc, #108]	; (8008064 <CDC_Receive_FS+0x9c>)
 8007ff6:	781b      	ldrb	r3, [r3, #0]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d107      	bne.n	800800c <CDC_Receive_FS+0x44>
    {
        ptr = find_head(Buf, *Len);
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	4619      	mov	r1, r3
 8008002:	6878      	ldr	r0, [r7, #4]
 8008004:	f000 f88c 	bl	8008120 <find_head>
 8008008:	6138      	str	r0, [r7, #16]
 800800a:	e006      	b.n	800801a <CDC_Receive_FS+0x52>
    }
    else
    {
        buf_len = find_tail(Buf, *Len);
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	4619      	mov	r1, r3
 8008012:	6878      	ldr	r0, [r7, #4]
 8008014:	f000 f8da 	bl	80081cc <find_tail>
 8008018:	60f8      	str	r0, [r7, #12]
    }

    if (ptr != NULL)
 800801a:	693b      	ldr	r3, [r7, #16]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d004      	beq.n	800802a <CDC_Receive_FS+0x62>
    {
        buf_p = ptr;
 8008020:	693b      	ldr	r3, [r7, #16]
 8008022:	617b      	str	r3, [r7, #20]
        rx_status = 1;
 8008024:	4b0f      	ldr	r3, [pc, #60]	; (8008064 <CDC_Receive_FS+0x9c>)
 8008026:	2201      	movs	r2, #1
 8008028:	701a      	strb	r2, [r3, #0]
    }
    if(buf_len != 0)
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d00a      	beq.n	8008046 <CDC_Receive_FS+0x7e>
    {
        usb_debug("%d", buf_len);
 8008030:	68f9      	ldr	r1, [r7, #12]
 8008032:	480d      	ldr	r0, [pc, #52]	; (8008068 <CDC_Receive_FS+0xa0>)
 8008034:	f000 f854 	bl	80080e0 <usb_debug>
        buf_len = 0;
 8008038:	2300      	movs	r3, #0
 800803a:	60fb      	str	r3, [r7, #12]
        buf_p = &UserRxBufferFS[0];
 800803c:	4b08      	ldr	r3, [pc, #32]	; (8008060 <CDC_Receive_FS+0x98>)
 800803e:	617b      	str	r3, [r7, #20]
        rx_status = 0;
 8008040:	4b08      	ldr	r3, [pc, #32]	; (8008064 <CDC_Receive_FS+0x9c>)
 8008042:	2200      	movs	r2, #0
 8008044:	701a      	strb	r2, [r3, #0]
    }
    USBD_CDC_SetRxBuffer(&hUsbDeviceFS, buf_p);
 8008046:	6979      	ldr	r1, [r7, #20]
 8008048:	4808      	ldr	r0, [pc, #32]	; (800806c <CDC_Receive_FS+0xa4>)
 800804a:	f7fe fb85 	bl	8006758 <USBD_CDC_SetRxBuffer>
    USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800804e:	4807      	ldr	r0, [pc, #28]	; (800806c <CDC_Receive_FS+0xa4>)
 8008050:	f7fe fbe6 	bl	8006820 <USBD_CDC_ReceivePacket>

    return (USBD_OK);
 8008054:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008056:	4618      	mov	r0, r3
 8008058:	3718      	adds	r7, #24
 800805a:	46bd      	mov	sp, r7
 800805c:	bd80      	pop	{r7, pc}
 800805e:	bf00      	nop
 8008060:	24000468 	.word	0x24000468
 8008064:	24001468 	.word	0x24001468
 8008068:	08009480 	.word	0x08009480
 800806c:	2400018c 	.word	0x2400018c

08008070 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008070:	b580      	push	{r7, lr}
 8008072:	b084      	sub	sp, #16
 8008074:	af00      	add	r7, sp, #0
 8008076:	6078      	str	r0, [r7, #4]
 8008078:	460b      	mov	r3, r1
 800807a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800807c:	2300      	movs	r3, #0
 800807e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008080:	4b0d      	ldr	r3, [pc, #52]	; (80080b8 <CDC_Transmit_FS+0x48>)
 8008082:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008086:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008088:	68bb      	ldr	r3, [r7, #8]
 800808a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800808e:	2b00      	cmp	r3, #0
 8008090:	d001      	beq.n	8008096 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008092:	2301      	movs	r3, #1
 8008094:	e00b      	b.n	80080ae <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008096:	887b      	ldrh	r3, [r7, #2]
 8008098:	461a      	mov	r2, r3
 800809a:	6879      	ldr	r1, [r7, #4]
 800809c:	4806      	ldr	r0, [pc, #24]	; (80080b8 <CDC_Transmit_FS+0x48>)
 800809e:	f7fe fb39 	bl	8006714 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80080a2:	4805      	ldr	r0, [pc, #20]	; (80080b8 <CDC_Transmit_FS+0x48>)
 80080a4:	f7fe fb76 	bl	8006794 <USBD_CDC_TransmitPacket>
 80080a8:	4603      	mov	r3, r0
 80080aa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80080ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80080ae:	4618      	mov	r0, r3
 80080b0:	3710      	adds	r7, #16
 80080b2:	46bd      	mov	sp, r7
 80080b4:	bd80      	pop	{r7, pc}
 80080b6:	bf00      	nop
 80080b8:	2400018c 	.word	0x2400018c

080080bc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80080bc:	b480      	push	{r7}
 80080be:	b087      	sub	sp, #28
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	60f8      	str	r0, [r7, #12]
 80080c4:	60b9      	str	r1, [r7, #8]
 80080c6:	4613      	mov	r3, r2
 80080c8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80080ca:	2300      	movs	r3, #0
 80080cc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80080ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80080d2:	4618      	mov	r0, r3
 80080d4:	371c      	adds	r7, #28
 80080d6:	46bd      	mov	sp, r7
 80080d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080dc:	4770      	bx	lr
	...

080080e0 <usb_debug>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
uint8_t usb_debug(const char *format, ...)
{
 80080e0:	b40f      	push	{r0, r1, r2, r3}
 80080e2:	b580      	push	{r7, lr}
 80080e4:	b082      	sub	sp, #8
 80080e6:	af00      	add	r7, sp, #0
    va_list args;
    uint32_t length;
    va_start(args, format);
 80080e8:	f107 0314 	add.w	r3, r7, #20
 80080ec:	603b      	str	r3, [r7, #0]
    length = vsnprintf((char *)UserTxBufferFS, APP_TX_DATA_SIZE, (char *)format, args);
 80080ee:	683b      	ldr	r3, [r7, #0]
 80080f0:	693a      	ldr	r2, [r7, #16]
 80080f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80080f6:	4809      	ldr	r0, [pc, #36]	; (800811c <usb_debug+0x3c>)
 80080f8:	f000 fd68 	bl	8008bcc <vsniprintf>
 80080fc:	4603      	mov	r3, r0
 80080fe:	607b      	str	r3, [r7, #4]
    va_end(args);
    CDC_Transmit_FS(UserTxBufferFS, length);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	b29b      	uxth	r3, r3
 8008104:	4619      	mov	r1, r3
 8008106:	4805      	ldr	r0, [pc, #20]	; (800811c <usb_debug+0x3c>)
 8008108:	f7ff ffb2 	bl	8008070 <CDC_Transmit_FS>

    return 0;
 800810c:	2300      	movs	r3, #0
}
 800810e:	4618      	mov	r0, r3
 8008110:	3708      	adds	r7, #8
 8008112:	46bd      	mov	sp, r7
 8008114:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008118:	b004      	add	sp, #16
 800811a:	4770      	bx	lr
 800811c:	24000c68 	.word	0x24000c68

08008120 <find_head>:

uint8_t *find_head(uint8_t *Buf, uint32_t len)
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b086      	sub	sp, #24
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
 8008128:	6039      	str	r1, [r7, #0]
    uint8_t status = 0;
 800812a:	2300      	movs	r3, #0
 800812c:	75fb      	strb	r3, [r7, #23]
    uint8_t now_buf;
    int8_t num = 0;
 800812e:	2300      	movs	r3, #0
 8008130:	75bb      	strb	r3, [r7, #22]
    uint8_t *head_ptr = NULL;
 8008132:	2300      	movs	r3, #0
 8008134:	60fb      	str	r3, [r7, #12]
    uint8_t *next_ptr = NULL;
 8008136:	2300      	movs	r3, #0
 8008138:	613b      	str	r3, [r7, #16]
    if (Buf > UserRxBufferFS)
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	4a22      	ldr	r2, [pc, #136]	; (80081c8 <find_head+0xa8>)
 800813e:	4293      	cmp	r3, r2
 8008140:	d937      	bls.n	80081b2 <find_head+0x92>
    {
        if (*(Buf - 1) == head_1)
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	3b01      	subs	r3, #1
 8008146:	781b      	ldrb	r3, [r3, #0]
 8008148:	2b5a      	cmp	r3, #90	; 0x5a
 800814a:	d132      	bne.n	80081b2 <find_head+0x92>
        {
            status = 1;
 800814c:	2301      	movs	r3, #1
 800814e:	75fb      	strb	r3, [r7, #23]
        }
    }
    for (; num < len; num++)
 8008150:	e02f      	b.n	80081b2 <find_head+0x92>
    {
        now_buf = *(Buf + num);
 8008152:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8008156:	687a      	ldr	r2, [r7, #4]
 8008158:	4413      	add	r3, r2
 800815a:	781b      	ldrb	r3, [r3, #0]
 800815c:	72fb      	strb	r3, [r7, #11]
        if (status == 1)
 800815e:	7dfb      	ldrb	r3, [r7, #23]
 8008160:	2b01      	cmp	r3, #1
 8008162:	d11b      	bne.n	800819c <find_head+0x7c>
        {
            if (now_buf == head_2)
 8008164:	7afb      	ldrb	r3, [r7, #11]
 8008166:	2b52      	cmp	r3, #82	; 0x52
 8008168:	d116      	bne.n	8008198 <find_head+0x78>
            {
                status = 2;
 800816a:	2302      	movs	r3, #2
 800816c:	75fb      	strb	r3, [r7, #23]
                head_ptr = (Buf + num - 1);
 800816e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8008172:	3b01      	subs	r3, #1
 8008174:	687a      	ldr	r2, [r7, #4]
 8008176:	4413      	add	r3, r2
 8008178:	60fb      	str	r3, [r7, #12]
                memcpy(UserRxBufferFS, head_ptr, (Buf + len - head_ptr));
 800817a:	687a      	ldr	r2, [r7, #4]
 800817c:	683b      	ldr	r3, [r7, #0]
 800817e:	441a      	add	r2, r3
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	1ad3      	subs	r3, r2, r3
 8008184:	461a      	mov	r2, r3
 8008186:	68f9      	ldr	r1, [r7, #12]
 8008188:	480f      	ldr	r0, [pc, #60]	; (80081c8 <find_head+0xa8>)
 800818a:	f000 fcdd 	bl	8008b48 <memcpy>
                next_ptr = Buf + len;
 800818e:	687a      	ldr	r2, [r7, #4]
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	4413      	add	r3, r2
 8008194:	613b      	str	r3, [r7, #16]
                break;
 8008196:	e011      	b.n	80081bc <find_head+0x9c>
            }
            status = 0;
 8008198:	2300      	movs	r3, #0
 800819a:	75fb      	strb	r3, [r7, #23]
        }
        if (now_buf == head_1)
 800819c:	7afb      	ldrb	r3, [r7, #11]
 800819e:	2b5a      	cmp	r3, #90	; 0x5a
 80081a0:	d101      	bne.n	80081a6 <find_head+0x86>
        {
            status = 1;
 80081a2:	2301      	movs	r3, #1
 80081a4:	75fb      	strb	r3, [r7, #23]
    for (; num < len; num++)
 80081a6:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80081aa:	b2db      	uxtb	r3, r3
 80081ac:	3301      	adds	r3, #1
 80081ae:	b2db      	uxtb	r3, r3
 80081b0:	75bb      	strb	r3, [r7, #22]
 80081b2:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80081b6:	683a      	ldr	r2, [r7, #0]
 80081b8:	429a      	cmp	r2, r3
 80081ba:	d8ca      	bhi.n	8008152 <find_head+0x32>
        }
    }

    return next_ptr;
 80081bc:	693b      	ldr	r3, [r7, #16]
}
 80081be:	4618      	mov	r0, r3
 80081c0:	3718      	adds	r7, #24
 80081c2:	46bd      	mov	sp, r7
 80081c4:	bd80      	pop	{r7, pc}
 80081c6:	bf00      	nop
 80081c8:	24000468 	.word	0x24000468

080081cc <find_tail>:

uint32_t find_tail(uint8_t *Buf, uint32_t len)
{
 80081cc:	b480      	push	{r7}
 80081ce:	b087      	sub	sp, #28
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
 80081d4:	6039      	str	r1, [r7, #0]
    uint8_t status = 0;
 80081d6:	2300      	movs	r3, #0
 80081d8:	75fb      	strb	r3, [r7, #23]
    uint8_t now_buf;
    int8_t num = 0;
 80081da:	2300      	movs	r3, #0
 80081dc:	75bb      	strb	r3, [r7, #22]
    uint8_t *head_ptr = NULL;
 80081de:	2300      	movs	r3, #0
 80081e0:	60fb      	str	r3, [r7, #12]
    uint32_t buf_len = 0;
 80081e2:	2300      	movs	r3, #0
 80081e4:	613b      	str	r3, [r7, #16]

    if (Buf > UserRxBufferFS)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	4a1e      	ldr	r2, [pc, #120]	; (8008264 <find_tail+0x98>)
 80081ea:	4293      	cmp	r3, r2
 80081ec:	d92d      	bls.n	800824a <find_tail+0x7e>
    {
        if (*(Buf - 1) == tail_1)
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	3b01      	subs	r3, #1
 80081f2:	781b      	ldrb	r3, [r3, #0]
 80081f4:	2bff      	cmp	r3, #255	; 0xff
 80081f6:	d128      	bne.n	800824a <find_tail+0x7e>
        {
            status = 1;
 80081f8:	2301      	movs	r3, #1
 80081fa:	75fb      	strb	r3, [r7, #23]
        }
    }
    for (; num < len; num++)
 80081fc:	e025      	b.n	800824a <find_tail+0x7e>
    {
        now_buf = *(Buf + num);
 80081fe:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8008202:	687a      	ldr	r2, [r7, #4]
 8008204:	4413      	add	r3, r2
 8008206:	781b      	ldrb	r3, [r3, #0]
 8008208:	72fb      	strb	r3, [r7, #11]
        if (status == 1)
 800820a:	7dfb      	ldrb	r3, [r7, #23]
 800820c:	2b01      	cmp	r3, #1
 800820e:	d111      	bne.n	8008234 <find_tail+0x68>
        {
            if (now_buf == tail_2)
 8008210:	7afb      	ldrb	r3, [r7, #11]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d10c      	bne.n	8008230 <find_tail+0x64>
            {
                status = 2;
 8008216:	2302      	movs	r3, #2
 8008218:	75fb      	strb	r3, [r7, #23]
                head_ptr = (Buf + num - 1);
 800821a:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800821e:	3b01      	subs	r3, #1
 8008220:	687a      	ldr	r2, [r7, #4]
 8008222:	4413      	add	r3, r2
 8008224:	60fb      	str	r3, [r7, #12]
                buf_len = head_ptr - UserRxBufferFS;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	4a0e      	ldr	r2, [pc, #56]	; (8008264 <find_tail+0x98>)
 800822a:	1a9b      	subs	r3, r3, r2
 800822c:	613b      	str	r3, [r7, #16]
                break;
 800822e:	e011      	b.n	8008254 <find_tail+0x88>
            }
            status = 0;
 8008230:	2300      	movs	r3, #0
 8008232:	75fb      	strb	r3, [r7, #23]
        }
        if (now_buf == tail_1)
 8008234:	7afb      	ldrb	r3, [r7, #11]
 8008236:	2bff      	cmp	r3, #255	; 0xff
 8008238:	d101      	bne.n	800823e <find_tail+0x72>
        {
            status = 1;
 800823a:	2301      	movs	r3, #1
 800823c:	75fb      	strb	r3, [r7, #23]
    for (; num < len; num++)
 800823e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8008242:	b2db      	uxtb	r3, r3
 8008244:	3301      	adds	r3, #1
 8008246:	b2db      	uxtb	r3, r3
 8008248:	75bb      	strb	r3, [r7, #22]
 800824a:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800824e:	683a      	ldr	r2, [r7, #0]
 8008250:	429a      	cmp	r2, r3
 8008252:	d8d4      	bhi.n	80081fe <find_tail+0x32>
        }
    }

    return buf_len;
 8008254:	693b      	ldr	r3, [r7, #16]
}
 8008256:	4618      	mov	r0, r3
 8008258:	371c      	adds	r7, #28
 800825a:	46bd      	mov	sp, r7
 800825c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008260:	4770      	bx	lr
 8008262:	bf00      	nop
 8008264:	24000468 	.word	0x24000468

08008268 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008268:	b480      	push	{r7}
 800826a:	b083      	sub	sp, #12
 800826c:	af00      	add	r7, sp, #0
 800826e:	4603      	mov	r3, r0
 8008270:	6039      	str	r1, [r7, #0]
 8008272:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008274:	683b      	ldr	r3, [r7, #0]
 8008276:	2212      	movs	r2, #18
 8008278:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800827a:	4b03      	ldr	r3, [pc, #12]	; (8008288 <USBD_FS_DeviceDescriptor+0x20>)
}
 800827c:	4618      	mov	r0, r3
 800827e:	370c      	adds	r7, #12
 8008280:	46bd      	mov	sp, r7
 8008282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008286:	4770      	bx	lr
 8008288:	240000cc 	.word	0x240000cc

0800828c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800828c:	b480      	push	{r7}
 800828e:	b083      	sub	sp, #12
 8008290:	af00      	add	r7, sp, #0
 8008292:	4603      	mov	r3, r0
 8008294:	6039      	str	r1, [r7, #0]
 8008296:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	2204      	movs	r2, #4
 800829c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800829e:	4b03      	ldr	r3, [pc, #12]	; (80082ac <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80082a0:	4618      	mov	r0, r3
 80082a2:	370c      	adds	r7, #12
 80082a4:	46bd      	mov	sp, r7
 80082a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082aa:	4770      	bx	lr
 80082ac:	240000e0 	.word	0x240000e0

080082b0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b082      	sub	sp, #8
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	4603      	mov	r3, r0
 80082b8:	6039      	str	r1, [r7, #0]
 80082ba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80082bc:	79fb      	ldrb	r3, [r7, #7]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d105      	bne.n	80082ce <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80082c2:	683a      	ldr	r2, [r7, #0]
 80082c4:	4907      	ldr	r1, [pc, #28]	; (80082e4 <USBD_FS_ProductStrDescriptor+0x34>)
 80082c6:	4808      	ldr	r0, [pc, #32]	; (80082e8 <USBD_FS_ProductStrDescriptor+0x38>)
 80082c8:	f7ff fcf2 	bl	8007cb0 <USBD_GetString>
 80082cc:	e004      	b.n	80082d8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80082ce:	683a      	ldr	r2, [r7, #0]
 80082d0:	4904      	ldr	r1, [pc, #16]	; (80082e4 <USBD_FS_ProductStrDescriptor+0x34>)
 80082d2:	4805      	ldr	r0, [pc, #20]	; (80082e8 <USBD_FS_ProductStrDescriptor+0x38>)
 80082d4:	f7ff fcec 	bl	8007cb0 <USBD_GetString>
  }
  return USBD_StrDesc;
 80082d8:	4b02      	ldr	r3, [pc, #8]	; (80082e4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80082da:	4618      	mov	r0, r3
 80082dc:	3708      	adds	r7, #8
 80082de:	46bd      	mov	sp, r7
 80082e0:	bd80      	pop	{r7, pc}
 80082e2:	bf00      	nop
 80082e4:	2400146c 	.word	0x2400146c
 80082e8:	08009484 	.word	0x08009484

080082ec <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b082      	sub	sp, #8
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	4603      	mov	r3, r0
 80082f4:	6039      	str	r1, [r7, #0]
 80082f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80082f8:	683a      	ldr	r2, [r7, #0]
 80082fa:	4904      	ldr	r1, [pc, #16]	; (800830c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80082fc:	4804      	ldr	r0, [pc, #16]	; (8008310 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80082fe:	f7ff fcd7 	bl	8007cb0 <USBD_GetString>
  return USBD_StrDesc;
 8008302:	4b02      	ldr	r3, [pc, #8]	; (800830c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008304:	4618      	mov	r0, r3
 8008306:	3708      	adds	r7, #8
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}
 800830c:	2400146c 	.word	0x2400146c
 8008310:	0800949c 	.word	0x0800949c

08008314 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b082      	sub	sp, #8
 8008318:	af00      	add	r7, sp, #0
 800831a:	4603      	mov	r3, r0
 800831c:	6039      	str	r1, [r7, #0]
 800831e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008320:	683b      	ldr	r3, [r7, #0]
 8008322:	221a      	movs	r2, #26
 8008324:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008326:	f000 f843 	bl	80083b0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800832a:	4b02      	ldr	r3, [pc, #8]	; (8008334 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800832c:	4618      	mov	r0, r3
 800832e:	3708      	adds	r7, #8
 8008330:	46bd      	mov	sp, r7
 8008332:	bd80      	pop	{r7, pc}
 8008334:	240000e4 	.word	0x240000e4

08008338 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b082      	sub	sp, #8
 800833c:	af00      	add	r7, sp, #0
 800833e:	4603      	mov	r3, r0
 8008340:	6039      	str	r1, [r7, #0]
 8008342:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008344:	79fb      	ldrb	r3, [r7, #7]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d105      	bne.n	8008356 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800834a:	683a      	ldr	r2, [r7, #0]
 800834c:	4907      	ldr	r1, [pc, #28]	; (800836c <USBD_FS_ConfigStrDescriptor+0x34>)
 800834e:	4808      	ldr	r0, [pc, #32]	; (8008370 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008350:	f7ff fcae 	bl	8007cb0 <USBD_GetString>
 8008354:	e004      	b.n	8008360 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008356:	683a      	ldr	r2, [r7, #0]
 8008358:	4904      	ldr	r1, [pc, #16]	; (800836c <USBD_FS_ConfigStrDescriptor+0x34>)
 800835a:	4805      	ldr	r0, [pc, #20]	; (8008370 <USBD_FS_ConfigStrDescriptor+0x38>)
 800835c:	f7ff fca8 	bl	8007cb0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008360:	4b02      	ldr	r3, [pc, #8]	; (800836c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008362:	4618      	mov	r0, r3
 8008364:	3708      	adds	r7, #8
 8008366:	46bd      	mov	sp, r7
 8008368:	bd80      	pop	{r7, pc}
 800836a:	bf00      	nop
 800836c:	2400146c 	.word	0x2400146c
 8008370:	080094b0 	.word	0x080094b0

08008374 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008374:	b580      	push	{r7, lr}
 8008376:	b082      	sub	sp, #8
 8008378:	af00      	add	r7, sp, #0
 800837a:	4603      	mov	r3, r0
 800837c:	6039      	str	r1, [r7, #0]
 800837e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008380:	79fb      	ldrb	r3, [r7, #7]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d105      	bne.n	8008392 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008386:	683a      	ldr	r2, [r7, #0]
 8008388:	4907      	ldr	r1, [pc, #28]	; (80083a8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800838a:	4808      	ldr	r0, [pc, #32]	; (80083ac <USBD_FS_InterfaceStrDescriptor+0x38>)
 800838c:	f7ff fc90 	bl	8007cb0 <USBD_GetString>
 8008390:	e004      	b.n	800839c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008392:	683a      	ldr	r2, [r7, #0]
 8008394:	4904      	ldr	r1, [pc, #16]	; (80083a8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008396:	4805      	ldr	r0, [pc, #20]	; (80083ac <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008398:	f7ff fc8a 	bl	8007cb0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800839c:	4b02      	ldr	r3, [pc, #8]	; (80083a8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800839e:	4618      	mov	r0, r3
 80083a0:	3708      	adds	r7, #8
 80083a2:	46bd      	mov	sp, r7
 80083a4:	bd80      	pop	{r7, pc}
 80083a6:	bf00      	nop
 80083a8:	2400146c 	.word	0x2400146c
 80083ac:	080094bc 	.word	0x080094bc

080083b0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b084      	sub	sp, #16
 80083b4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80083b6:	4b0f      	ldr	r3, [pc, #60]	; (80083f4 <Get_SerialNum+0x44>)
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80083bc:	4b0e      	ldr	r3, [pc, #56]	; (80083f8 <Get_SerialNum+0x48>)
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80083c2:	4b0e      	ldr	r3, [pc, #56]	; (80083fc <Get_SerialNum+0x4c>)
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80083c8:	68fa      	ldr	r2, [r7, #12]
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	4413      	add	r3, r2
 80083ce:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d009      	beq.n	80083ea <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80083d6:	2208      	movs	r2, #8
 80083d8:	4909      	ldr	r1, [pc, #36]	; (8008400 <Get_SerialNum+0x50>)
 80083da:	68f8      	ldr	r0, [r7, #12]
 80083dc:	f000 f814 	bl	8008408 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80083e0:	2204      	movs	r2, #4
 80083e2:	4908      	ldr	r1, [pc, #32]	; (8008404 <Get_SerialNum+0x54>)
 80083e4:	68b8      	ldr	r0, [r7, #8]
 80083e6:	f000 f80f 	bl	8008408 <IntToUnicode>
  }
}
 80083ea:	bf00      	nop
 80083ec:	3710      	adds	r7, #16
 80083ee:	46bd      	mov	sp, r7
 80083f0:	bd80      	pop	{r7, pc}
 80083f2:	bf00      	nop
 80083f4:	1ff1e800 	.word	0x1ff1e800
 80083f8:	1ff1e804 	.word	0x1ff1e804
 80083fc:	1ff1e808 	.word	0x1ff1e808
 8008400:	240000e6 	.word	0x240000e6
 8008404:	240000f6 	.word	0x240000f6

08008408 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008408:	b480      	push	{r7}
 800840a:	b087      	sub	sp, #28
 800840c:	af00      	add	r7, sp, #0
 800840e:	60f8      	str	r0, [r7, #12]
 8008410:	60b9      	str	r1, [r7, #8]
 8008412:	4613      	mov	r3, r2
 8008414:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008416:	2300      	movs	r3, #0
 8008418:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800841a:	2300      	movs	r3, #0
 800841c:	75fb      	strb	r3, [r7, #23]
 800841e:	e027      	b.n	8008470 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	0f1b      	lsrs	r3, r3, #28
 8008424:	2b09      	cmp	r3, #9
 8008426:	d80b      	bhi.n	8008440 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	0f1b      	lsrs	r3, r3, #28
 800842c:	b2da      	uxtb	r2, r3
 800842e:	7dfb      	ldrb	r3, [r7, #23]
 8008430:	005b      	lsls	r3, r3, #1
 8008432:	4619      	mov	r1, r3
 8008434:	68bb      	ldr	r3, [r7, #8]
 8008436:	440b      	add	r3, r1
 8008438:	3230      	adds	r2, #48	; 0x30
 800843a:	b2d2      	uxtb	r2, r2
 800843c:	701a      	strb	r2, [r3, #0]
 800843e:	e00a      	b.n	8008456 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	0f1b      	lsrs	r3, r3, #28
 8008444:	b2da      	uxtb	r2, r3
 8008446:	7dfb      	ldrb	r3, [r7, #23]
 8008448:	005b      	lsls	r3, r3, #1
 800844a:	4619      	mov	r1, r3
 800844c:	68bb      	ldr	r3, [r7, #8]
 800844e:	440b      	add	r3, r1
 8008450:	3237      	adds	r2, #55	; 0x37
 8008452:	b2d2      	uxtb	r2, r2
 8008454:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	011b      	lsls	r3, r3, #4
 800845a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800845c:	7dfb      	ldrb	r3, [r7, #23]
 800845e:	005b      	lsls	r3, r3, #1
 8008460:	3301      	adds	r3, #1
 8008462:	68ba      	ldr	r2, [r7, #8]
 8008464:	4413      	add	r3, r2
 8008466:	2200      	movs	r2, #0
 8008468:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800846a:	7dfb      	ldrb	r3, [r7, #23]
 800846c:	3301      	adds	r3, #1
 800846e:	75fb      	strb	r3, [r7, #23]
 8008470:	7dfa      	ldrb	r2, [r7, #23]
 8008472:	79fb      	ldrb	r3, [r7, #7]
 8008474:	429a      	cmp	r2, r3
 8008476:	d3d3      	bcc.n	8008420 <IntToUnicode+0x18>
  }
}
 8008478:	bf00      	nop
 800847a:	bf00      	nop
 800847c:	371c      	adds	r7, #28
 800847e:	46bd      	mov	sp, r7
 8008480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008484:	4770      	bx	lr
	...

08008488 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008488:	b580      	push	{r7, lr}
 800848a:	b0b8      	sub	sp, #224	; 0xe0
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008490:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8008494:	2200      	movs	r2, #0
 8008496:	601a      	str	r2, [r3, #0]
 8008498:	605a      	str	r2, [r3, #4]
 800849a:	609a      	str	r2, [r3, #8]
 800849c:	60da      	str	r2, [r3, #12]
 800849e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80084a0:	f107 0310 	add.w	r3, r7, #16
 80084a4:	22bc      	movs	r2, #188	; 0xbc
 80084a6:	2100      	movs	r1, #0
 80084a8:	4618      	mov	r0, r3
 80084aa:	f000 fb5b 	bl	8008b64 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	4a2b      	ldr	r2, [pc, #172]	; (8008560 <HAL_PCD_MspInit+0xd8>)
 80084b4:	4293      	cmp	r3, r2
 80084b6:	d14e      	bne.n	8008556 <HAL_PCD_MspInit+0xce>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80084b8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80084bc:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80084be:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 80084c2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80084c6:	f107 0310 	add.w	r3, r7, #16
 80084ca:	4618      	mov	r0, r3
 80084cc:	f7fa fffc 	bl	80034c8 <HAL_RCCEx_PeriphCLKConfig>
 80084d0:	4603      	mov	r3, r0
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d001      	beq.n	80084da <HAL_PCD_MspInit+0x52>
    {
      Error_Handler();
 80084d6:	f7f8 f845 	bl	8000564 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80084da:	f7fa f857 	bl	800258c <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80084de:	4b21      	ldr	r3, [pc, #132]	; (8008564 <HAL_PCD_MspInit+0xdc>)
 80084e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80084e4:	4a1f      	ldr	r2, [pc, #124]	; (8008564 <HAL_PCD_MspInit+0xdc>)
 80084e6:	f043 0301 	orr.w	r3, r3, #1
 80084ea:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80084ee:	4b1d      	ldr	r3, [pc, #116]	; (8008564 <HAL_PCD_MspInit+0xdc>)
 80084f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80084f4:	f003 0301 	and.w	r3, r3, #1
 80084f8:	60fb      	str	r3, [r7, #12]
 80084fa:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80084fc:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8008500:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008504:	2302      	movs	r3, #2
 8008506:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800850a:	2300      	movs	r3, #0
 800850c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008510:	2303      	movs	r3, #3
 8008512:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8008516:	230a      	movs	r3, #10
 8008518:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800851c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8008520:	4619      	mov	r1, r3
 8008522:	4811      	ldr	r0, [pc, #68]	; (8008568 <HAL_PCD_MspInit+0xe0>)
 8008524:	f7f8 fb40 	bl	8000ba8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008528:	4b0e      	ldr	r3, [pc, #56]	; (8008564 <HAL_PCD_MspInit+0xdc>)
 800852a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800852e:	4a0d      	ldr	r2, [pc, #52]	; (8008564 <HAL_PCD_MspInit+0xdc>)
 8008530:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008534:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8008538:	4b0a      	ldr	r3, [pc, #40]	; (8008564 <HAL_PCD_MspInit+0xdc>)
 800853a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800853e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008542:	60bb      	str	r3, [r7, #8]
 8008544:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008546:	2200      	movs	r2, #0
 8008548:	2100      	movs	r1, #0
 800854a:	2065      	movs	r0, #101	; 0x65
 800854c:	f7f8 faf7 	bl	8000b3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008550:	2065      	movs	r0, #101	; 0x65
 8008552:	f7f8 fb0e 	bl	8000b72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008556:	bf00      	nop
 8008558:	37e0      	adds	r7, #224	; 0xe0
 800855a:	46bd      	mov	sp, r7
 800855c:	bd80      	pop	{r7, pc}
 800855e:	bf00      	nop
 8008560:	40080000 	.word	0x40080000
 8008564:	58024400 	.word	0x58024400
 8008568:	58020000 	.word	0x58020000

0800856c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b082      	sub	sp, #8
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008580:	4619      	mov	r1, r3
 8008582:	4610      	mov	r0, r2
 8008584:	f7fe fa35 	bl	80069f2 <USBD_LL_SetupStage>
}
 8008588:	bf00      	nop
 800858a:	3708      	adds	r7, #8
 800858c:	46bd      	mov	sp, r7
 800858e:	bd80      	pop	{r7, pc}

08008590 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008590:	b580      	push	{r7, lr}
 8008592:	b082      	sub	sp, #8
 8008594:	af00      	add	r7, sp, #0
 8008596:	6078      	str	r0, [r7, #4]
 8008598:	460b      	mov	r3, r1
 800859a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 80085a2:	78fa      	ldrb	r2, [r7, #3]
 80085a4:	6879      	ldr	r1, [r7, #4]
 80085a6:	4613      	mov	r3, r2
 80085a8:	00db      	lsls	r3, r3, #3
 80085aa:	4413      	add	r3, r2
 80085ac:	009b      	lsls	r3, r3, #2
 80085ae:	440b      	add	r3, r1
 80085b0:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80085b4:	681a      	ldr	r2, [r3, #0]
 80085b6:	78fb      	ldrb	r3, [r7, #3]
 80085b8:	4619      	mov	r1, r3
 80085ba:	f7fe fa6f 	bl	8006a9c <USBD_LL_DataOutStage>
}
 80085be:	bf00      	nop
 80085c0:	3708      	adds	r7, #8
 80085c2:	46bd      	mov	sp, r7
 80085c4:	bd80      	pop	{r7, pc}

080085c6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80085c6:	b580      	push	{r7, lr}
 80085c8:	b082      	sub	sp, #8
 80085ca:	af00      	add	r7, sp, #0
 80085cc:	6078      	str	r0, [r7, #4]
 80085ce:	460b      	mov	r3, r1
 80085d0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 80085d8:	78fa      	ldrb	r2, [r7, #3]
 80085da:	6879      	ldr	r1, [r7, #4]
 80085dc:	4613      	mov	r3, r2
 80085de:	00db      	lsls	r3, r3, #3
 80085e0:	4413      	add	r3, r2
 80085e2:	009b      	lsls	r3, r3, #2
 80085e4:	440b      	add	r3, r1
 80085e6:	334c      	adds	r3, #76	; 0x4c
 80085e8:	681a      	ldr	r2, [r3, #0]
 80085ea:	78fb      	ldrb	r3, [r7, #3]
 80085ec:	4619      	mov	r1, r3
 80085ee:	f7fe fb08 	bl	8006c02 <USBD_LL_DataInStage>
}
 80085f2:	bf00      	nop
 80085f4:	3708      	adds	r7, #8
 80085f6:	46bd      	mov	sp, r7
 80085f8:	bd80      	pop	{r7, pc}

080085fa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80085fa:	b580      	push	{r7, lr}
 80085fc:	b082      	sub	sp, #8
 80085fe:	af00      	add	r7, sp, #0
 8008600:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008608:	4618      	mov	r0, r3
 800860a:	f7fe fc3c 	bl	8006e86 <USBD_LL_SOF>
}
 800860e:	bf00      	nop
 8008610:	3708      	adds	r7, #8
 8008612:	46bd      	mov	sp, r7
 8008614:	bd80      	pop	{r7, pc}

08008616 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008616:	b580      	push	{r7, lr}
 8008618:	b084      	sub	sp, #16
 800861a:	af00      	add	r7, sp, #0
 800861c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800861e:	2301      	movs	r3, #1
 8008620:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	68db      	ldr	r3, [r3, #12]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d102      	bne.n	8008630 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800862a:	2300      	movs	r3, #0
 800862c:	73fb      	strb	r3, [r7, #15]
 800862e:	e008      	b.n	8008642 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	68db      	ldr	r3, [r3, #12]
 8008634:	2b02      	cmp	r3, #2
 8008636:	d102      	bne.n	800863e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8008638:	2301      	movs	r3, #1
 800863a:	73fb      	strb	r3, [r7, #15]
 800863c:	e001      	b.n	8008642 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800863e:	f7f7 ff91 	bl	8000564 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008648:	7bfa      	ldrb	r2, [r7, #15]
 800864a:	4611      	mov	r1, r2
 800864c:	4618      	mov	r0, r3
 800864e:	f7fe fbdc 	bl	8006e0a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008658:	4618      	mov	r0, r3
 800865a:	f7fe fb84 	bl	8006d66 <USBD_LL_Reset>
}
 800865e:	bf00      	nop
 8008660:	3710      	adds	r7, #16
 8008662:	46bd      	mov	sp, r7
 8008664:	bd80      	pop	{r7, pc}
	...

08008668 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008668:	b580      	push	{r7, lr}
 800866a:	b082      	sub	sp, #8
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008676:	4618      	mov	r0, r3
 8008678:	f7fe fbd7 	bl	8006e2a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	687a      	ldr	r2, [r7, #4]
 8008688:	6812      	ldr	r2, [r2, #0]
 800868a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800868e:	f043 0301 	orr.w	r3, r3, #1
 8008692:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	6a1b      	ldr	r3, [r3, #32]
 8008698:	2b00      	cmp	r3, #0
 800869a:	d005      	beq.n	80086a8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800869c:	4b04      	ldr	r3, [pc, #16]	; (80086b0 <HAL_PCD_SuspendCallback+0x48>)
 800869e:	691b      	ldr	r3, [r3, #16]
 80086a0:	4a03      	ldr	r2, [pc, #12]	; (80086b0 <HAL_PCD_SuspendCallback+0x48>)
 80086a2:	f043 0306 	orr.w	r3, r3, #6
 80086a6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80086a8:	bf00      	nop
 80086aa:	3708      	adds	r7, #8
 80086ac:	46bd      	mov	sp, r7
 80086ae:	bd80      	pop	{r7, pc}
 80086b0:	e000ed00 	.word	0xe000ed00

080086b4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b082      	sub	sp, #8
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80086c2:	4618      	mov	r0, r3
 80086c4:	f7fe fbc7 	bl	8006e56 <USBD_LL_Resume>
}
 80086c8:	bf00      	nop
 80086ca:	3708      	adds	r7, #8
 80086cc:	46bd      	mov	sp, r7
 80086ce:	bd80      	pop	{r7, pc}

080086d0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b082      	sub	sp, #8
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
 80086d8:	460b      	mov	r3, r1
 80086da:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80086e2:	78fa      	ldrb	r2, [r7, #3]
 80086e4:	4611      	mov	r1, r2
 80086e6:	4618      	mov	r0, r3
 80086e8:	f7fe fc1f 	bl	8006f2a <USBD_LL_IsoOUTIncomplete>
}
 80086ec:	bf00      	nop
 80086ee:	3708      	adds	r7, #8
 80086f0:	46bd      	mov	sp, r7
 80086f2:	bd80      	pop	{r7, pc}

080086f4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b082      	sub	sp, #8
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
 80086fc:	460b      	mov	r3, r1
 80086fe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008706:	78fa      	ldrb	r2, [r7, #3]
 8008708:	4611      	mov	r1, r2
 800870a:	4618      	mov	r0, r3
 800870c:	f7fe fbdb 	bl	8006ec6 <USBD_LL_IsoINIncomplete>
}
 8008710:	bf00      	nop
 8008712:	3708      	adds	r7, #8
 8008714:	46bd      	mov	sp, r7
 8008716:	bd80      	pop	{r7, pc}

08008718 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008718:	b580      	push	{r7, lr}
 800871a:	b082      	sub	sp, #8
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008726:	4618      	mov	r0, r3
 8008728:	f7fe fc31 	bl	8006f8e <USBD_LL_DevConnected>
}
 800872c:	bf00      	nop
 800872e:	3708      	adds	r7, #8
 8008730:	46bd      	mov	sp, r7
 8008732:	bd80      	pop	{r7, pc}

08008734 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b082      	sub	sp, #8
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008742:	4618      	mov	r0, r3
 8008744:	f7fe fc2e 	bl	8006fa4 <USBD_LL_DevDisconnected>
}
 8008748:	bf00      	nop
 800874a:	3708      	adds	r7, #8
 800874c:	46bd      	mov	sp, r7
 800874e:	bd80      	pop	{r7, pc}

08008750 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b082      	sub	sp, #8
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	781b      	ldrb	r3, [r3, #0]
 800875c:	2b00      	cmp	r3, #0
 800875e:	d13e      	bne.n	80087de <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8008760:	4a21      	ldr	r2, [pc, #132]	; (80087e8 <USBD_LL_Init+0x98>)
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	4a1f      	ldr	r2, [pc, #124]	; (80087e8 <USBD_LL_Init+0x98>)
 800876c:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008770:	4b1d      	ldr	r3, [pc, #116]	; (80087e8 <USBD_LL_Init+0x98>)
 8008772:	4a1e      	ldr	r2, [pc, #120]	; (80087ec <USBD_LL_Init+0x9c>)
 8008774:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8008776:	4b1c      	ldr	r3, [pc, #112]	; (80087e8 <USBD_LL_Init+0x98>)
 8008778:	2209      	movs	r2, #9
 800877a:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800877c:	4b1a      	ldr	r3, [pc, #104]	; (80087e8 <USBD_LL_Init+0x98>)
 800877e:	2202      	movs	r2, #2
 8008780:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008782:	4b19      	ldr	r3, [pc, #100]	; (80087e8 <USBD_LL_Init+0x98>)
 8008784:	2200      	movs	r2, #0
 8008786:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008788:	4b17      	ldr	r3, [pc, #92]	; (80087e8 <USBD_LL_Init+0x98>)
 800878a:	2202      	movs	r2, #2
 800878c:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800878e:	4b16      	ldr	r3, [pc, #88]	; (80087e8 <USBD_LL_Init+0x98>)
 8008790:	2200      	movs	r2, #0
 8008792:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008794:	4b14      	ldr	r3, [pc, #80]	; (80087e8 <USBD_LL_Init+0x98>)
 8008796:	2200      	movs	r2, #0
 8008798:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800879a:	4b13      	ldr	r3, [pc, #76]	; (80087e8 <USBD_LL_Init+0x98>)
 800879c:	2200      	movs	r2, #0
 800879e:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80087a0:	4b11      	ldr	r3, [pc, #68]	; (80087e8 <USBD_LL_Init+0x98>)
 80087a2:	2200      	movs	r2, #0
 80087a4:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80087a6:	4b10      	ldr	r3, [pc, #64]	; (80087e8 <USBD_LL_Init+0x98>)
 80087a8:	2200      	movs	r2, #0
 80087aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80087ac:	4b0e      	ldr	r3, [pc, #56]	; (80087e8 <USBD_LL_Init+0x98>)
 80087ae:	2200      	movs	r2, #0
 80087b0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80087b2:	480d      	ldr	r0, [pc, #52]	; (80087e8 <USBD_LL_Init+0x98>)
 80087b4:	f7f8 fbdb 	bl	8000f6e <HAL_PCD_Init>
 80087b8:	4603      	mov	r3, r0
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d001      	beq.n	80087c2 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 80087be:	f7f7 fed1 	bl	8000564 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80087c2:	2180      	movs	r1, #128	; 0x80
 80087c4:	4808      	ldr	r0, [pc, #32]	; (80087e8 <USBD_LL_Init+0x98>)
 80087c6:	f7f9 fe66 	bl	8002496 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80087ca:	2240      	movs	r2, #64	; 0x40
 80087cc:	2100      	movs	r1, #0
 80087ce:	4806      	ldr	r0, [pc, #24]	; (80087e8 <USBD_LL_Init+0x98>)
 80087d0:	f7f9 fe1a 	bl	8002408 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80087d4:	2280      	movs	r2, #128	; 0x80
 80087d6:	2101      	movs	r1, #1
 80087d8:	4803      	ldr	r0, [pc, #12]	; (80087e8 <USBD_LL_Init+0x98>)
 80087da:	f7f9 fe15 	bl	8002408 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 80087de:	2300      	movs	r3, #0
}
 80087e0:	4618      	mov	r0, r3
 80087e2:	3708      	adds	r7, #8
 80087e4:	46bd      	mov	sp, r7
 80087e6:	bd80      	pop	{r7, pc}
 80087e8:	2400166c 	.word	0x2400166c
 80087ec:	40080000 	.word	0x40080000

080087f0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b084      	sub	sp, #16
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80087f8:	2300      	movs	r3, #0
 80087fa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80087fc:	2300      	movs	r3, #0
 80087fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008806:	4618      	mov	r0, r3
 8008808:	f7f8 fcd5 	bl	80011b6 <HAL_PCD_Start>
 800880c:	4603      	mov	r3, r0
 800880e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008810:	7bfb      	ldrb	r3, [r7, #15]
 8008812:	4618      	mov	r0, r3
 8008814:	f000 f942 	bl	8008a9c <USBD_Get_USB_Status>
 8008818:	4603      	mov	r3, r0
 800881a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800881c:	7bbb      	ldrb	r3, [r7, #14]
}
 800881e:	4618      	mov	r0, r3
 8008820:	3710      	adds	r7, #16
 8008822:	46bd      	mov	sp, r7
 8008824:	bd80      	pop	{r7, pc}

08008826 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008826:	b580      	push	{r7, lr}
 8008828:	b084      	sub	sp, #16
 800882a:	af00      	add	r7, sp, #0
 800882c:	6078      	str	r0, [r7, #4]
 800882e:	4608      	mov	r0, r1
 8008830:	4611      	mov	r1, r2
 8008832:	461a      	mov	r2, r3
 8008834:	4603      	mov	r3, r0
 8008836:	70fb      	strb	r3, [r7, #3]
 8008838:	460b      	mov	r3, r1
 800883a:	70bb      	strb	r3, [r7, #2]
 800883c:	4613      	mov	r3, r2
 800883e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008840:	2300      	movs	r3, #0
 8008842:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008844:	2300      	movs	r3, #0
 8008846:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800884e:	78bb      	ldrb	r3, [r7, #2]
 8008850:	883a      	ldrh	r2, [r7, #0]
 8008852:	78f9      	ldrb	r1, [r7, #3]
 8008854:	f7f9 f9d3 	bl	8001bfe <HAL_PCD_EP_Open>
 8008858:	4603      	mov	r3, r0
 800885a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800885c:	7bfb      	ldrb	r3, [r7, #15]
 800885e:	4618      	mov	r0, r3
 8008860:	f000 f91c 	bl	8008a9c <USBD_Get_USB_Status>
 8008864:	4603      	mov	r3, r0
 8008866:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008868:	7bbb      	ldrb	r3, [r7, #14]
}
 800886a:	4618      	mov	r0, r3
 800886c:	3710      	adds	r7, #16
 800886e:	46bd      	mov	sp, r7
 8008870:	bd80      	pop	{r7, pc}

08008872 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008872:	b580      	push	{r7, lr}
 8008874:	b084      	sub	sp, #16
 8008876:	af00      	add	r7, sp, #0
 8008878:	6078      	str	r0, [r7, #4]
 800887a:	460b      	mov	r3, r1
 800887c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800887e:	2300      	movs	r3, #0
 8008880:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008882:	2300      	movs	r3, #0
 8008884:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800888c:	78fa      	ldrb	r2, [r7, #3]
 800888e:	4611      	mov	r1, r2
 8008890:	4618      	mov	r0, r3
 8008892:	f7f9 fa1c 	bl	8001cce <HAL_PCD_EP_Close>
 8008896:	4603      	mov	r3, r0
 8008898:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800889a:	7bfb      	ldrb	r3, [r7, #15]
 800889c:	4618      	mov	r0, r3
 800889e:	f000 f8fd 	bl	8008a9c <USBD_Get_USB_Status>
 80088a2:	4603      	mov	r3, r0
 80088a4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80088a6:	7bbb      	ldrb	r3, [r7, #14]
}
 80088a8:	4618      	mov	r0, r3
 80088aa:	3710      	adds	r7, #16
 80088ac:	46bd      	mov	sp, r7
 80088ae:	bd80      	pop	{r7, pc}

080088b0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	b084      	sub	sp, #16
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	6078      	str	r0, [r7, #4]
 80088b8:	460b      	mov	r3, r1
 80088ba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80088bc:	2300      	movs	r3, #0
 80088be:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80088c0:	2300      	movs	r3, #0
 80088c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80088ca:	78fa      	ldrb	r2, [r7, #3]
 80088cc:	4611      	mov	r1, r2
 80088ce:	4618      	mov	r0, r3
 80088d0:	f7f9 faf4 	bl	8001ebc <HAL_PCD_EP_SetStall>
 80088d4:	4603      	mov	r3, r0
 80088d6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80088d8:	7bfb      	ldrb	r3, [r7, #15]
 80088da:	4618      	mov	r0, r3
 80088dc:	f000 f8de 	bl	8008a9c <USBD_Get_USB_Status>
 80088e0:	4603      	mov	r3, r0
 80088e2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80088e4:	7bbb      	ldrb	r3, [r7, #14]
}
 80088e6:	4618      	mov	r0, r3
 80088e8:	3710      	adds	r7, #16
 80088ea:	46bd      	mov	sp, r7
 80088ec:	bd80      	pop	{r7, pc}

080088ee <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80088ee:	b580      	push	{r7, lr}
 80088f0:	b084      	sub	sp, #16
 80088f2:	af00      	add	r7, sp, #0
 80088f4:	6078      	str	r0, [r7, #4]
 80088f6:	460b      	mov	r3, r1
 80088f8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80088fa:	2300      	movs	r3, #0
 80088fc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80088fe:	2300      	movs	r3, #0
 8008900:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008908:	78fa      	ldrb	r2, [r7, #3]
 800890a:	4611      	mov	r1, r2
 800890c:	4618      	mov	r0, r3
 800890e:	f7f9 fb39 	bl	8001f84 <HAL_PCD_EP_ClrStall>
 8008912:	4603      	mov	r3, r0
 8008914:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008916:	7bfb      	ldrb	r3, [r7, #15]
 8008918:	4618      	mov	r0, r3
 800891a:	f000 f8bf 	bl	8008a9c <USBD_Get_USB_Status>
 800891e:	4603      	mov	r3, r0
 8008920:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008922:	7bbb      	ldrb	r3, [r7, #14]
}
 8008924:	4618      	mov	r0, r3
 8008926:	3710      	adds	r7, #16
 8008928:	46bd      	mov	sp, r7
 800892a:	bd80      	pop	{r7, pc}

0800892c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800892c:	b480      	push	{r7}
 800892e:	b085      	sub	sp, #20
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
 8008934:	460b      	mov	r3, r1
 8008936:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800893e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008940:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008944:	2b00      	cmp	r3, #0
 8008946:	da0b      	bge.n	8008960 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008948:	78fb      	ldrb	r3, [r7, #3]
 800894a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800894e:	68f9      	ldr	r1, [r7, #12]
 8008950:	4613      	mov	r3, r2
 8008952:	00db      	lsls	r3, r3, #3
 8008954:	4413      	add	r3, r2
 8008956:	009b      	lsls	r3, r3, #2
 8008958:	440b      	add	r3, r1
 800895a:	333e      	adds	r3, #62	; 0x3e
 800895c:	781b      	ldrb	r3, [r3, #0]
 800895e:	e00b      	b.n	8008978 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008960:	78fb      	ldrb	r3, [r7, #3]
 8008962:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008966:	68f9      	ldr	r1, [r7, #12]
 8008968:	4613      	mov	r3, r2
 800896a:	00db      	lsls	r3, r3, #3
 800896c:	4413      	add	r3, r2
 800896e:	009b      	lsls	r3, r3, #2
 8008970:	440b      	add	r3, r1
 8008972:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8008976:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008978:	4618      	mov	r0, r3
 800897a:	3714      	adds	r7, #20
 800897c:	46bd      	mov	sp, r7
 800897e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008982:	4770      	bx	lr

08008984 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008984:	b580      	push	{r7, lr}
 8008986:	b084      	sub	sp, #16
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
 800898c:	460b      	mov	r3, r1
 800898e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008990:	2300      	movs	r3, #0
 8008992:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008994:	2300      	movs	r3, #0
 8008996:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800899e:	78fa      	ldrb	r2, [r7, #3]
 80089a0:	4611      	mov	r1, r2
 80089a2:	4618      	mov	r0, r3
 80089a4:	f7f9 f906 	bl	8001bb4 <HAL_PCD_SetAddress>
 80089a8:	4603      	mov	r3, r0
 80089aa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80089ac:	7bfb      	ldrb	r3, [r7, #15]
 80089ae:	4618      	mov	r0, r3
 80089b0:	f000 f874 	bl	8008a9c <USBD_Get_USB_Status>
 80089b4:	4603      	mov	r3, r0
 80089b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80089b8:	7bbb      	ldrb	r3, [r7, #14]
}
 80089ba:	4618      	mov	r0, r3
 80089bc:	3710      	adds	r7, #16
 80089be:	46bd      	mov	sp, r7
 80089c0:	bd80      	pop	{r7, pc}

080089c2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80089c2:	b580      	push	{r7, lr}
 80089c4:	b086      	sub	sp, #24
 80089c6:	af00      	add	r7, sp, #0
 80089c8:	60f8      	str	r0, [r7, #12]
 80089ca:	607a      	str	r2, [r7, #4]
 80089cc:	603b      	str	r3, [r7, #0]
 80089ce:	460b      	mov	r3, r1
 80089d0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80089d2:	2300      	movs	r3, #0
 80089d4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80089d6:	2300      	movs	r3, #0
 80089d8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80089e0:	7af9      	ldrb	r1, [r7, #11]
 80089e2:	683b      	ldr	r3, [r7, #0]
 80089e4:	687a      	ldr	r2, [r7, #4]
 80089e6:	f7f9 fa1f 	bl	8001e28 <HAL_PCD_EP_Transmit>
 80089ea:	4603      	mov	r3, r0
 80089ec:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80089ee:	7dfb      	ldrb	r3, [r7, #23]
 80089f0:	4618      	mov	r0, r3
 80089f2:	f000 f853 	bl	8008a9c <USBD_Get_USB_Status>
 80089f6:	4603      	mov	r3, r0
 80089f8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80089fa:	7dbb      	ldrb	r3, [r7, #22]
}
 80089fc:	4618      	mov	r0, r3
 80089fe:	3718      	adds	r7, #24
 8008a00:	46bd      	mov	sp, r7
 8008a02:	bd80      	pop	{r7, pc}

08008a04 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	b086      	sub	sp, #24
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	60f8      	str	r0, [r7, #12]
 8008a0c:	607a      	str	r2, [r7, #4]
 8008a0e:	603b      	str	r3, [r7, #0]
 8008a10:	460b      	mov	r3, r1
 8008a12:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008a14:	2300      	movs	r3, #0
 8008a16:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008a18:	2300      	movs	r3, #0
 8008a1a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8008a22:	7af9      	ldrb	r1, [r7, #11]
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	687a      	ldr	r2, [r7, #4]
 8008a28:	f7f9 f99b 	bl	8001d62 <HAL_PCD_EP_Receive>
 8008a2c:	4603      	mov	r3, r0
 8008a2e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008a30:	7dfb      	ldrb	r3, [r7, #23]
 8008a32:	4618      	mov	r0, r3
 8008a34:	f000 f832 	bl	8008a9c <USBD_Get_USB_Status>
 8008a38:	4603      	mov	r3, r0
 8008a3a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008a3c:	7dbb      	ldrb	r3, [r7, #22]
}
 8008a3e:	4618      	mov	r0, r3
 8008a40:	3718      	adds	r7, #24
 8008a42:	46bd      	mov	sp, r7
 8008a44:	bd80      	pop	{r7, pc}

08008a46 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008a46:	b580      	push	{r7, lr}
 8008a48:	b082      	sub	sp, #8
 8008a4a:	af00      	add	r7, sp, #0
 8008a4c:	6078      	str	r0, [r7, #4]
 8008a4e:	460b      	mov	r3, r1
 8008a50:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008a58:	78fa      	ldrb	r2, [r7, #3]
 8008a5a:	4611      	mov	r1, r2
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	f7f9 f9cb 	bl	8001df8 <HAL_PCD_EP_GetRxCount>
 8008a62:	4603      	mov	r3, r0
}
 8008a64:	4618      	mov	r0, r3
 8008a66:	3708      	adds	r7, #8
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	bd80      	pop	{r7, pc}

08008a6c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008a6c:	b480      	push	{r7}
 8008a6e:	b083      	sub	sp, #12
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008a74:	4b03      	ldr	r3, [pc, #12]	; (8008a84 <USBD_static_malloc+0x18>)
}
 8008a76:	4618      	mov	r0, r3
 8008a78:	370c      	adds	r7, #12
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a80:	4770      	bx	lr
 8008a82:	bf00      	nop
 8008a84:	24001b78 	.word	0x24001b78

08008a88 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008a88:	b480      	push	{r7}
 8008a8a:	b083      	sub	sp, #12
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	6078      	str	r0, [r7, #4]

}
 8008a90:	bf00      	nop
 8008a92:	370c      	adds	r7, #12
 8008a94:	46bd      	mov	sp, r7
 8008a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9a:	4770      	bx	lr

08008a9c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008a9c:	b480      	push	{r7}
 8008a9e:	b085      	sub	sp, #20
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	4603      	mov	r3, r0
 8008aa4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008aaa:	79fb      	ldrb	r3, [r7, #7]
 8008aac:	2b03      	cmp	r3, #3
 8008aae:	d817      	bhi.n	8008ae0 <USBD_Get_USB_Status+0x44>
 8008ab0:	a201      	add	r2, pc, #4	; (adr r2, 8008ab8 <USBD_Get_USB_Status+0x1c>)
 8008ab2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ab6:	bf00      	nop
 8008ab8:	08008ac9 	.word	0x08008ac9
 8008abc:	08008acf 	.word	0x08008acf
 8008ac0:	08008ad5 	.word	0x08008ad5
 8008ac4:	08008adb 	.word	0x08008adb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008ac8:	2300      	movs	r3, #0
 8008aca:	73fb      	strb	r3, [r7, #15]
    break;
 8008acc:	e00b      	b.n	8008ae6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008ace:	2303      	movs	r3, #3
 8008ad0:	73fb      	strb	r3, [r7, #15]
    break;
 8008ad2:	e008      	b.n	8008ae6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008ad4:	2301      	movs	r3, #1
 8008ad6:	73fb      	strb	r3, [r7, #15]
    break;
 8008ad8:	e005      	b.n	8008ae6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008ada:	2303      	movs	r3, #3
 8008adc:	73fb      	strb	r3, [r7, #15]
    break;
 8008ade:	e002      	b.n	8008ae6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008ae0:	2303      	movs	r3, #3
 8008ae2:	73fb      	strb	r3, [r7, #15]
    break;
 8008ae4:	bf00      	nop
  }
  return usb_status;
 8008ae6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ae8:	4618      	mov	r0, r3
 8008aea:	3714      	adds	r7, #20
 8008aec:	46bd      	mov	sp, r7
 8008aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af2:	4770      	bx	lr

08008af4 <__errno>:
 8008af4:	4b01      	ldr	r3, [pc, #4]	; (8008afc <__errno+0x8>)
 8008af6:	6818      	ldr	r0, [r3, #0]
 8008af8:	4770      	bx	lr
 8008afa:	bf00      	nop
 8008afc:	24000100 	.word	0x24000100

08008b00 <__libc_init_array>:
 8008b00:	b570      	push	{r4, r5, r6, lr}
 8008b02:	4d0d      	ldr	r5, [pc, #52]	; (8008b38 <__libc_init_array+0x38>)
 8008b04:	4c0d      	ldr	r4, [pc, #52]	; (8008b3c <__libc_init_array+0x3c>)
 8008b06:	1b64      	subs	r4, r4, r5
 8008b08:	10a4      	asrs	r4, r4, #2
 8008b0a:	2600      	movs	r6, #0
 8008b0c:	42a6      	cmp	r6, r4
 8008b0e:	d109      	bne.n	8008b24 <__libc_init_array+0x24>
 8008b10:	4d0b      	ldr	r5, [pc, #44]	; (8008b40 <__libc_init_array+0x40>)
 8008b12:	4c0c      	ldr	r4, [pc, #48]	; (8008b44 <__libc_init_array+0x44>)
 8008b14:	f000 fca8 	bl	8009468 <_init>
 8008b18:	1b64      	subs	r4, r4, r5
 8008b1a:	10a4      	asrs	r4, r4, #2
 8008b1c:	2600      	movs	r6, #0
 8008b1e:	42a6      	cmp	r6, r4
 8008b20:	d105      	bne.n	8008b2e <__libc_init_array+0x2e>
 8008b22:	bd70      	pop	{r4, r5, r6, pc}
 8008b24:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b28:	4798      	blx	r3
 8008b2a:	3601      	adds	r6, #1
 8008b2c:	e7ee      	b.n	8008b0c <__libc_init_array+0xc>
 8008b2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b32:	4798      	blx	r3
 8008b34:	3601      	adds	r6, #1
 8008b36:	e7f2      	b.n	8008b1e <__libc_init_array+0x1e>
 8008b38:	08009510 	.word	0x08009510
 8008b3c:	08009510 	.word	0x08009510
 8008b40:	08009510 	.word	0x08009510
 8008b44:	08009514 	.word	0x08009514

08008b48 <memcpy>:
 8008b48:	440a      	add	r2, r1
 8008b4a:	4291      	cmp	r1, r2
 8008b4c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b50:	d100      	bne.n	8008b54 <memcpy+0xc>
 8008b52:	4770      	bx	lr
 8008b54:	b510      	push	{r4, lr}
 8008b56:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b5a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b5e:	4291      	cmp	r1, r2
 8008b60:	d1f9      	bne.n	8008b56 <memcpy+0xe>
 8008b62:	bd10      	pop	{r4, pc}

08008b64 <memset>:
 8008b64:	4402      	add	r2, r0
 8008b66:	4603      	mov	r3, r0
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	d100      	bne.n	8008b6e <memset+0xa>
 8008b6c:	4770      	bx	lr
 8008b6e:	f803 1b01 	strb.w	r1, [r3], #1
 8008b72:	e7f9      	b.n	8008b68 <memset+0x4>

08008b74 <_vsniprintf_r>:
 8008b74:	b530      	push	{r4, r5, lr}
 8008b76:	4614      	mov	r4, r2
 8008b78:	2c00      	cmp	r4, #0
 8008b7a:	b09b      	sub	sp, #108	; 0x6c
 8008b7c:	4605      	mov	r5, r0
 8008b7e:	461a      	mov	r2, r3
 8008b80:	da05      	bge.n	8008b8e <_vsniprintf_r+0x1a>
 8008b82:	238b      	movs	r3, #139	; 0x8b
 8008b84:	6003      	str	r3, [r0, #0]
 8008b86:	f04f 30ff 	mov.w	r0, #4294967295
 8008b8a:	b01b      	add	sp, #108	; 0x6c
 8008b8c:	bd30      	pop	{r4, r5, pc}
 8008b8e:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008b92:	f8ad 300c 	strh.w	r3, [sp, #12]
 8008b96:	bf14      	ite	ne
 8008b98:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008b9c:	4623      	moveq	r3, r4
 8008b9e:	9302      	str	r3, [sp, #8]
 8008ba0:	9305      	str	r3, [sp, #20]
 8008ba2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008ba6:	9100      	str	r1, [sp, #0]
 8008ba8:	9104      	str	r1, [sp, #16]
 8008baa:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008bae:	4669      	mov	r1, sp
 8008bb0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008bb2:	f000 f875 	bl	8008ca0 <_svfiprintf_r>
 8008bb6:	1c43      	adds	r3, r0, #1
 8008bb8:	bfbc      	itt	lt
 8008bba:	238b      	movlt	r3, #139	; 0x8b
 8008bbc:	602b      	strlt	r3, [r5, #0]
 8008bbe:	2c00      	cmp	r4, #0
 8008bc0:	d0e3      	beq.n	8008b8a <_vsniprintf_r+0x16>
 8008bc2:	9b00      	ldr	r3, [sp, #0]
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	701a      	strb	r2, [r3, #0]
 8008bc8:	e7df      	b.n	8008b8a <_vsniprintf_r+0x16>
	...

08008bcc <vsniprintf>:
 8008bcc:	b507      	push	{r0, r1, r2, lr}
 8008bce:	9300      	str	r3, [sp, #0]
 8008bd0:	4613      	mov	r3, r2
 8008bd2:	460a      	mov	r2, r1
 8008bd4:	4601      	mov	r1, r0
 8008bd6:	4803      	ldr	r0, [pc, #12]	; (8008be4 <vsniprintf+0x18>)
 8008bd8:	6800      	ldr	r0, [r0, #0]
 8008bda:	f7ff ffcb 	bl	8008b74 <_vsniprintf_r>
 8008bde:	b003      	add	sp, #12
 8008be0:	f85d fb04 	ldr.w	pc, [sp], #4
 8008be4:	24000100 	.word	0x24000100

08008be8 <__ssputs_r>:
 8008be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bec:	688e      	ldr	r6, [r1, #8]
 8008bee:	429e      	cmp	r6, r3
 8008bf0:	4682      	mov	sl, r0
 8008bf2:	460c      	mov	r4, r1
 8008bf4:	4690      	mov	r8, r2
 8008bf6:	461f      	mov	r7, r3
 8008bf8:	d838      	bhi.n	8008c6c <__ssputs_r+0x84>
 8008bfa:	898a      	ldrh	r2, [r1, #12]
 8008bfc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008c00:	d032      	beq.n	8008c68 <__ssputs_r+0x80>
 8008c02:	6825      	ldr	r5, [r4, #0]
 8008c04:	6909      	ldr	r1, [r1, #16]
 8008c06:	eba5 0901 	sub.w	r9, r5, r1
 8008c0a:	6965      	ldr	r5, [r4, #20]
 8008c0c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008c10:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008c14:	3301      	adds	r3, #1
 8008c16:	444b      	add	r3, r9
 8008c18:	106d      	asrs	r5, r5, #1
 8008c1a:	429d      	cmp	r5, r3
 8008c1c:	bf38      	it	cc
 8008c1e:	461d      	movcc	r5, r3
 8008c20:	0553      	lsls	r3, r2, #21
 8008c22:	d531      	bpl.n	8008c88 <__ssputs_r+0xa0>
 8008c24:	4629      	mov	r1, r5
 8008c26:	f000 fb55 	bl	80092d4 <_malloc_r>
 8008c2a:	4606      	mov	r6, r0
 8008c2c:	b950      	cbnz	r0, 8008c44 <__ssputs_r+0x5c>
 8008c2e:	230c      	movs	r3, #12
 8008c30:	f8ca 3000 	str.w	r3, [sl]
 8008c34:	89a3      	ldrh	r3, [r4, #12]
 8008c36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c3a:	81a3      	strh	r3, [r4, #12]
 8008c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c44:	6921      	ldr	r1, [r4, #16]
 8008c46:	464a      	mov	r2, r9
 8008c48:	f7ff ff7e 	bl	8008b48 <memcpy>
 8008c4c:	89a3      	ldrh	r3, [r4, #12]
 8008c4e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008c52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c56:	81a3      	strh	r3, [r4, #12]
 8008c58:	6126      	str	r6, [r4, #16]
 8008c5a:	6165      	str	r5, [r4, #20]
 8008c5c:	444e      	add	r6, r9
 8008c5e:	eba5 0509 	sub.w	r5, r5, r9
 8008c62:	6026      	str	r6, [r4, #0]
 8008c64:	60a5      	str	r5, [r4, #8]
 8008c66:	463e      	mov	r6, r7
 8008c68:	42be      	cmp	r6, r7
 8008c6a:	d900      	bls.n	8008c6e <__ssputs_r+0x86>
 8008c6c:	463e      	mov	r6, r7
 8008c6e:	6820      	ldr	r0, [r4, #0]
 8008c70:	4632      	mov	r2, r6
 8008c72:	4641      	mov	r1, r8
 8008c74:	f000 faa8 	bl	80091c8 <memmove>
 8008c78:	68a3      	ldr	r3, [r4, #8]
 8008c7a:	1b9b      	subs	r3, r3, r6
 8008c7c:	60a3      	str	r3, [r4, #8]
 8008c7e:	6823      	ldr	r3, [r4, #0]
 8008c80:	4433      	add	r3, r6
 8008c82:	6023      	str	r3, [r4, #0]
 8008c84:	2000      	movs	r0, #0
 8008c86:	e7db      	b.n	8008c40 <__ssputs_r+0x58>
 8008c88:	462a      	mov	r2, r5
 8008c8a:	f000 fb97 	bl	80093bc <_realloc_r>
 8008c8e:	4606      	mov	r6, r0
 8008c90:	2800      	cmp	r0, #0
 8008c92:	d1e1      	bne.n	8008c58 <__ssputs_r+0x70>
 8008c94:	6921      	ldr	r1, [r4, #16]
 8008c96:	4650      	mov	r0, sl
 8008c98:	f000 fab0 	bl	80091fc <_free_r>
 8008c9c:	e7c7      	b.n	8008c2e <__ssputs_r+0x46>
	...

08008ca0 <_svfiprintf_r>:
 8008ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ca4:	4698      	mov	r8, r3
 8008ca6:	898b      	ldrh	r3, [r1, #12]
 8008ca8:	061b      	lsls	r3, r3, #24
 8008caa:	b09d      	sub	sp, #116	; 0x74
 8008cac:	4607      	mov	r7, r0
 8008cae:	460d      	mov	r5, r1
 8008cb0:	4614      	mov	r4, r2
 8008cb2:	d50e      	bpl.n	8008cd2 <_svfiprintf_r+0x32>
 8008cb4:	690b      	ldr	r3, [r1, #16]
 8008cb6:	b963      	cbnz	r3, 8008cd2 <_svfiprintf_r+0x32>
 8008cb8:	2140      	movs	r1, #64	; 0x40
 8008cba:	f000 fb0b 	bl	80092d4 <_malloc_r>
 8008cbe:	6028      	str	r0, [r5, #0]
 8008cc0:	6128      	str	r0, [r5, #16]
 8008cc2:	b920      	cbnz	r0, 8008cce <_svfiprintf_r+0x2e>
 8008cc4:	230c      	movs	r3, #12
 8008cc6:	603b      	str	r3, [r7, #0]
 8008cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8008ccc:	e0d1      	b.n	8008e72 <_svfiprintf_r+0x1d2>
 8008cce:	2340      	movs	r3, #64	; 0x40
 8008cd0:	616b      	str	r3, [r5, #20]
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	9309      	str	r3, [sp, #36]	; 0x24
 8008cd6:	2320      	movs	r3, #32
 8008cd8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008cdc:	f8cd 800c 	str.w	r8, [sp, #12]
 8008ce0:	2330      	movs	r3, #48	; 0x30
 8008ce2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008e8c <_svfiprintf_r+0x1ec>
 8008ce6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008cea:	f04f 0901 	mov.w	r9, #1
 8008cee:	4623      	mov	r3, r4
 8008cf0:	469a      	mov	sl, r3
 8008cf2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008cf6:	b10a      	cbz	r2, 8008cfc <_svfiprintf_r+0x5c>
 8008cf8:	2a25      	cmp	r2, #37	; 0x25
 8008cfa:	d1f9      	bne.n	8008cf0 <_svfiprintf_r+0x50>
 8008cfc:	ebba 0b04 	subs.w	fp, sl, r4
 8008d00:	d00b      	beq.n	8008d1a <_svfiprintf_r+0x7a>
 8008d02:	465b      	mov	r3, fp
 8008d04:	4622      	mov	r2, r4
 8008d06:	4629      	mov	r1, r5
 8008d08:	4638      	mov	r0, r7
 8008d0a:	f7ff ff6d 	bl	8008be8 <__ssputs_r>
 8008d0e:	3001      	adds	r0, #1
 8008d10:	f000 80aa 	beq.w	8008e68 <_svfiprintf_r+0x1c8>
 8008d14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d16:	445a      	add	r2, fp
 8008d18:	9209      	str	r2, [sp, #36]	; 0x24
 8008d1a:	f89a 3000 	ldrb.w	r3, [sl]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	f000 80a2 	beq.w	8008e68 <_svfiprintf_r+0x1c8>
 8008d24:	2300      	movs	r3, #0
 8008d26:	f04f 32ff 	mov.w	r2, #4294967295
 8008d2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d2e:	f10a 0a01 	add.w	sl, sl, #1
 8008d32:	9304      	str	r3, [sp, #16]
 8008d34:	9307      	str	r3, [sp, #28]
 8008d36:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008d3a:	931a      	str	r3, [sp, #104]	; 0x68
 8008d3c:	4654      	mov	r4, sl
 8008d3e:	2205      	movs	r2, #5
 8008d40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d44:	4851      	ldr	r0, [pc, #324]	; (8008e8c <_svfiprintf_r+0x1ec>)
 8008d46:	f7f7 facb 	bl	80002e0 <memchr>
 8008d4a:	9a04      	ldr	r2, [sp, #16]
 8008d4c:	b9d8      	cbnz	r0, 8008d86 <_svfiprintf_r+0xe6>
 8008d4e:	06d0      	lsls	r0, r2, #27
 8008d50:	bf44      	itt	mi
 8008d52:	2320      	movmi	r3, #32
 8008d54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d58:	0711      	lsls	r1, r2, #28
 8008d5a:	bf44      	itt	mi
 8008d5c:	232b      	movmi	r3, #43	; 0x2b
 8008d5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d62:	f89a 3000 	ldrb.w	r3, [sl]
 8008d66:	2b2a      	cmp	r3, #42	; 0x2a
 8008d68:	d015      	beq.n	8008d96 <_svfiprintf_r+0xf6>
 8008d6a:	9a07      	ldr	r2, [sp, #28]
 8008d6c:	4654      	mov	r4, sl
 8008d6e:	2000      	movs	r0, #0
 8008d70:	f04f 0c0a 	mov.w	ip, #10
 8008d74:	4621      	mov	r1, r4
 8008d76:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d7a:	3b30      	subs	r3, #48	; 0x30
 8008d7c:	2b09      	cmp	r3, #9
 8008d7e:	d94e      	bls.n	8008e1e <_svfiprintf_r+0x17e>
 8008d80:	b1b0      	cbz	r0, 8008db0 <_svfiprintf_r+0x110>
 8008d82:	9207      	str	r2, [sp, #28]
 8008d84:	e014      	b.n	8008db0 <_svfiprintf_r+0x110>
 8008d86:	eba0 0308 	sub.w	r3, r0, r8
 8008d8a:	fa09 f303 	lsl.w	r3, r9, r3
 8008d8e:	4313      	orrs	r3, r2
 8008d90:	9304      	str	r3, [sp, #16]
 8008d92:	46a2      	mov	sl, r4
 8008d94:	e7d2      	b.n	8008d3c <_svfiprintf_r+0x9c>
 8008d96:	9b03      	ldr	r3, [sp, #12]
 8008d98:	1d19      	adds	r1, r3, #4
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	9103      	str	r1, [sp, #12]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	bfbb      	ittet	lt
 8008da2:	425b      	neglt	r3, r3
 8008da4:	f042 0202 	orrlt.w	r2, r2, #2
 8008da8:	9307      	strge	r3, [sp, #28]
 8008daa:	9307      	strlt	r3, [sp, #28]
 8008dac:	bfb8      	it	lt
 8008dae:	9204      	strlt	r2, [sp, #16]
 8008db0:	7823      	ldrb	r3, [r4, #0]
 8008db2:	2b2e      	cmp	r3, #46	; 0x2e
 8008db4:	d10c      	bne.n	8008dd0 <_svfiprintf_r+0x130>
 8008db6:	7863      	ldrb	r3, [r4, #1]
 8008db8:	2b2a      	cmp	r3, #42	; 0x2a
 8008dba:	d135      	bne.n	8008e28 <_svfiprintf_r+0x188>
 8008dbc:	9b03      	ldr	r3, [sp, #12]
 8008dbe:	1d1a      	adds	r2, r3, #4
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	9203      	str	r2, [sp, #12]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	bfb8      	it	lt
 8008dc8:	f04f 33ff 	movlt.w	r3, #4294967295
 8008dcc:	3402      	adds	r4, #2
 8008dce:	9305      	str	r3, [sp, #20]
 8008dd0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008e9c <_svfiprintf_r+0x1fc>
 8008dd4:	7821      	ldrb	r1, [r4, #0]
 8008dd6:	2203      	movs	r2, #3
 8008dd8:	4650      	mov	r0, sl
 8008dda:	f7f7 fa81 	bl	80002e0 <memchr>
 8008dde:	b140      	cbz	r0, 8008df2 <_svfiprintf_r+0x152>
 8008de0:	2340      	movs	r3, #64	; 0x40
 8008de2:	eba0 000a 	sub.w	r0, r0, sl
 8008de6:	fa03 f000 	lsl.w	r0, r3, r0
 8008dea:	9b04      	ldr	r3, [sp, #16]
 8008dec:	4303      	orrs	r3, r0
 8008dee:	3401      	adds	r4, #1
 8008df0:	9304      	str	r3, [sp, #16]
 8008df2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008df6:	4826      	ldr	r0, [pc, #152]	; (8008e90 <_svfiprintf_r+0x1f0>)
 8008df8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008dfc:	2206      	movs	r2, #6
 8008dfe:	f7f7 fa6f 	bl	80002e0 <memchr>
 8008e02:	2800      	cmp	r0, #0
 8008e04:	d038      	beq.n	8008e78 <_svfiprintf_r+0x1d8>
 8008e06:	4b23      	ldr	r3, [pc, #140]	; (8008e94 <_svfiprintf_r+0x1f4>)
 8008e08:	bb1b      	cbnz	r3, 8008e52 <_svfiprintf_r+0x1b2>
 8008e0a:	9b03      	ldr	r3, [sp, #12]
 8008e0c:	3307      	adds	r3, #7
 8008e0e:	f023 0307 	bic.w	r3, r3, #7
 8008e12:	3308      	adds	r3, #8
 8008e14:	9303      	str	r3, [sp, #12]
 8008e16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e18:	4433      	add	r3, r6
 8008e1a:	9309      	str	r3, [sp, #36]	; 0x24
 8008e1c:	e767      	b.n	8008cee <_svfiprintf_r+0x4e>
 8008e1e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e22:	460c      	mov	r4, r1
 8008e24:	2001      	movs	r0, #1
 8008e26:	e7a5      	b.n	8008d74 <_svfiprintf_r+0xd4>
 8008e28:	2300      	movs	r3, #0
 8008e2a:	3401      	adds	r4, #1
 8008e2c:	9305      	str	r3, [sp, #20]
 8008e2e:	4619      	mov	r1, r3
 8008e30:	f04f 0c0a 	mov.w	ip, #10
 8008e34:	4620      	mov	r0, r4
 8008e36:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e3a:	3a30      	subs	r2, #48	; 0x30
 8008e3c:	2a09      	cmp	r2, #9
 8008e3e:	d903      	bls.n	8008e48 <_svfiprintf_r+0x1a8>
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d0c5      	beq.n	8008dd0 <_svfiprintf_r+0x130>
 8008e44:	9105      	str	r1, [sp, #20]
 8008e46:	e7c3      	b.n	8008dd0 <_svfiprintf_r+0x130>
 8008e48:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e4c:	4604      	mov	r4, r0
 8008e4e:	2301      	movs	r3, #1
 8008e50:	e7f0      	b.n	8008e34 <_svfiprintf_r+0x194>
 8008e52:	ab03      	add	r3, sp, #12
 8008e54:	9300      	str	r3, [sp, #0]
 8008e56:	462a      	mov	r2, r5
 8008e58:	4b0f      	ldr	r3, [pc, #60]	; (8008e98 <_svfiprintf_r+0x1f8>)
 8008e5a:	a904      	add	r1, sp, #16
 8008e5c:	4638      	mov	r0, r7
 8008e5e:	f3af 8000 	nop.w
 8008e62:	1c42      	adds	r2, r0, #1
 8008e64:	4606      	mov	r6, r0
 8008e66:	d1d6      	bne.n	8008e16 <_svfiprintf_r+0x176>
 8008e68:	89ab      	ldrh	r3, [r5, #12]
 8008e6a:	065b      	lsls	r3, r3, #25
 8008e6c:	f53f af2c 	bmi.w	8008cc8 <_svfiprintf_r+0x28>
 8008e70:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e72:	b01d      	add	sp, #116	; 0x74
 8008e74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e78:	ab03      	add	r3, sp, #12
 8008e7a:	9300      	str	r3, [sp, #0]
 8008e7c:	462a      	mov	r2, r5
 8008e7e:	4b06      	ldr	r3, [pc, #24]	; (8008e98 <_svfiprintf_r+0x1f8>)
 8008e80:	a904      	add	r1, sp, #16
 8008e82:	4638      	mov	r0, r7
 8008e84:	f000 f87a 	bl	8008f7c <_printf_i>
 8008e88:	e7eb      	b.n	8008e62 <_svfiprintf_r+0x1c2>
 8008e8a:	bf00      	nop
 8008e8c:	080094dc 	.word	0x080094dc
 8008e90:	080094e6 	.word	0x080094e6
 8008e94:	00000000 	.word	0x00000000
 8008e98:	08008be9 	.word	0x08008be9
 8008e9c:	080094e2 	.word	0x080094e2

08008ea0 <_printf_common>:
 8008ea0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ea4:	4616      	mov	r6, r2
 8008ea6:	4699      	mov	r9, r3
 8008ea8:	688a      	ldr	r2, [r1, #8]
 8008eaa:	690b      	ldr	r3, [r1, #16]
 8008eac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	bfb8      	it	lt
 8008eb4:	4613      	movlt	r3, r2
 8008eb6:	6033      	str	r3, [r6, #0]
 8008eb8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008ebc:	4607      	mov	r7, r0
 8008ebe:	460c      	mov	r4, r1
 8008ec0:	b10a      	cbz	r2, 8008ec6 <_printf_common+0x26>
 8008ec2:	3301      	adds	r3, #1
 8008ec4:	6033      	str	r3, [r6, #0]
 8008ec6:	6823      	ldr	r3, [r4, #0]
 8008ec8:	0699      	lsls	r1, r3, #26
 8008eca:	bf42      	ittt	mi
 8008ecc:	6833      	ldrmi	r3, [r6, #0]
 8008ece:	3302      	addmi	r3, #2
 8008ed0:	6033      	strmi	r3, [r6, #0]
 8008ed2:	6825      	ldr	r5, [r4, #0]
 8008ed4:	f015 0506 	ands.w	r5, r5, #6
 8008ed8:	d106      	bne.n	8008ee8 <_printf_common+0x48>
 8008eda:	f104 0a19 	add.w	sl, r4, #25
 8008ede:	68e3      	ldr	r3, [r4, #12]
 8008ee0:	6832      	ldr	r2, [r6, #0]
 8008ee2:	1a9b      	subs	r3, r3, r2
 8008ee4:	42ab      	cmp	r3, r5
 8008ee6:	dc26      	bgt.n	8008f36 <_printf_common+0x96>
 8008ee8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008eec:	1e13      	subs	r3, r2, #0
 8008eee:	6822      	ldr	r2, [r4, #0]
 8008ef0:	bf18      	it	ne
 8008ef2:	2301      	movne	r3, #1
 8008ef4:	0692      	lsls	r2, r2, #26
 8008ef6:	d42b      	bmi.n	8008f50 <_printf_common+0xb0>
 8008ef8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008efc:	4649      	mov	r1, r9
 8008efe:	4638      	mov	r0, r7
 8008f00:	47c0      	blx	r8
 8008f02:	3001      	adds	r0, #1
 8008f04:	d01e      	beq.n	8008f44 <_printf_common+0xa4>
 8008f06:	6823      	ldr	r3, [r4, #0]
 8008f08:	68e5      	ldr	r5, [r4, #12]
 8008f0a:	6832      	ldr	r2, [r6, #0]
 8008f0c:	f003 0306 	and.w	r3, r3, #6
 8008f10:	2b04      	cmp	r3, #4
 8008f12:	bf08      	it	eq
 8008f14:	1aad      	subeq	r5, r5, r2
 8008f16:	68a3      	ldr	r3, [r4, #8]
 8008f18:	6922      	ldr	r2, [r4, #16]
 8008f1a:	bf0c      	ite	eq
 8008f1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008f20:	2500      	movne	r5, #0
 8008f22:	4293      	cmp	r3, r2
 8008f24:	bfc4      	itt	gt
 8008f26:	1a9b      	subgt	r3, r3, r2
 8008f28:	18ed      	addgt	r5, r5, r3
 8008f2a:	2600      	movs	r6, #0
 8008f2c:	341a      	adds	r4, #26
 8008f2e:	42b5      	cmp	r5, r6
 8008f30:	d11a      	bne.n	8008f68 <_printf_common+0xc8>
 8008f32:	2000      	movs	r0, #0
 8008f34:	e008      	b.n	8008f48 <_printf_common+0xa8>
 8008f36:	2301      	movs	r3, #1
 8008f38:	4652      	mov	r2, sl
 8008f3a:	4649      	mov	r1, r9
 8008f3c:	4638      	mov	r0, r7
 8008f3e:	47c0      	blx	r8
 8008f40:	3001      	adds	r0, #1
 8008f42:	d103      	bne.n	8008f4c <_printf_common+0xac>
 8008f44:	f04f 30ff 	mov.w	r0, #4294967295
 8008f48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f4c:	3501      	adds	r5, #1
 8008f4e:	e7c6      	b.n	8008ede <_printf_common+0x3e>
 8008f50:	18e1      	adds	r1, r4, r3
 8008f52:	1c5a      	adds	r2, r3, #1
 8008f54:	2030      	movs	r0, #48	; 0x30
 8008f56:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008f5a:	4422      	add	r2, r4
 8008f5c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008f60:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008f64:	3302      	adds	r3, #2
 8008f66:	e7c7      	b.n	8008ef8 <_printf_common+0x58>
 8008f68:	2301      	movs	r3, #1
 8008f6a:	4622      	mov	r2, r4
 8008f6c:	4649      	mov	r1, r9
 8008f6e:	4638      	mov	r0, r7
 8008f70:	47c0      	blx	r8
 8008f72:	3001      	adds	r0, #1
 8008f74:	d0e6      	beq.n	8008f44 <_printf_common+0xa4>
 8008f76:	3601      	adds	r6, #1
 8008f78:	e7d9      	b.n	8008f2e <_printf_common+0x8e>
	...

08008f7c <_printf_i>:
 8008f7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008f80:	7e0f      	ldrb	r7, [r1, #24]
 8008f82:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008f84:	2f78      	cmp	r7, #120	; 0x78
 8008f86:	4691      	mov	r9, r2
 8008f88:	4680      	mov	r8, r0
 8008f8a:	460c      	mov	r4, r1
 8008f8c:	469a      	mov	sl, r3
 8008f8e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008f92:	d807      	bhi.n	8008fa4 <_printf_i+0x28>
 8008f94:	2f62      	cmp	r7, #98	; 0x62
 8008f96:	d80a      	bhi.n	8008fae <_printf_i+0x32>
 8008f98:	2f00      	cmp	r7, #0
 8008f9a:	f000 80d8 	beq.w	800914e <_printf_i+0x1d2>
 8008f9e:	2f58      	cmp	r7, #88	; 0x58
 8008fa0:	f000 80a3 	beq.w	80090ea <_printf_i+0x16e>
 8008fa4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008fa8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008fac:	e03a      	b.n	8009024 <_printf_i+0xa8>
 8008fae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008fb2:	2b15      	cmp	r3, #21
 8008fb4:	d8f6      	bhi.n	8008fa4 <_printf_i+0x28>
 8008fb6:	a101      	add	r1, pc, #4	; (adr r1, 8008fbc <_printf_i+0x40>)
 8008fb8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008fbc:	08009015 	.word	0x08009015
 8008fc0:	08009029 	.word	0x08009029
 8008fc4:	08008fa5 	.word	0x08008fa5
 8008fc8:	08008fa5 	.word	0x08008fa5
 8008fcc:	08008fa5 	.word	0x08008fa5
 8008fd0:	08008fa5 	.word	0x08008fa5
 8008fd4:	08009029 	.word	0x08009029
 8008fd8:	08008fa5 	.word	0x08008fa5
 8008fdc:	08008fa5 	.word	0x08008fa5
 8008fe0:	08008fa5 	.word	0x08008fa5
 8008fe4:	08008fa5 	.word	0x08008fa5
 8008fe8:	08009135 	.word	0x08009135
 8008fec:	08009059 	.word	0x08009059
 8008ff0:	08009117 	.word	0x08009117
 8008ff4:	08008fa5 	.word	0x08008fa5
 8008ff8:	08008fa5 	.word	0x08008fa5
 8008ffc:	08009157 	.word	0x08009157
 8009000:	08008fa5 	.word	0x08008fa5
 8009004:	08009059 	.word	0x08009059
 8009008:	08008fa5 	.word	0x08008fa5
 800900c:	08008fa5 	.word	0x08008fa5
 8009010:	0800911f 	.word	0x0800911f
 8009014:	682b      	ldr	r3, [r5, #0]
 8009016:	1d1a      	adds	r2, r3, #4
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	602a      	str	r2, [r5, #0]
 800901c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009020:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009024:	2301      	movs	r3, #1
 8009026:	e0a3      	b.n	8009170 <_printf_i+0x1f4>
 8009028:	6820      	ldr	r0, [r4, #0]
 800902a:	6829      	ldr	r1, [r5, #0]
 800902c:	0606      	lsls	r6, r0, #24
 800902e:	f101 0304 	add.w	r3, r1, #4
 8009032:	d50a      	bpl.n	800904a <_printf_i+0xce>
 8009034:	680e      	ldr	r6, [r1, #0]
 8009036:	602b      	str	r3, [r5, #0]
 8009038:	2e00      	cmp	r6, #0
 800903a:	da03      	bge.n	8009044 <_printf_i+0xc8>
 800903c:	232d      	movs	r3, #45	; 0x2d
 800903e:	4276      	negs	r6, r6
 8009040:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009044:	485e      	ldr	r0, [pc, #376]	; (80091c0 <_printf_i+0x244>)
 8009046:	230a      	movs	r3, #10
 8009048:	e019      	b.n	800907e <_printf_i+0x102>
 800904a:	680e      	ldr	r6, [r1, #0]
 800904c:	602b      	str	r3, [r5, #0]
 800904e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009052:	bf18      	it	ne
 8009054:	b236      	sxthne	r6, r6
 8009056:	e7ef      	b.n	8009038 <_printf_i+0xbc>
 8009058:	682b      	ldr	r3, [r5, #0]
 800905a:	6820      	ldr	r0, [r4, #0]
 800905c:	1d19      	adds	r1, r3, #4
 800905e:	6029      	str	r1, [r5, #0]
 8009060:	0601      	lsls	r1, r0, #24
 8009062:	d501      	bpl.n	8009068 <_printf_i+0xec>
 8009064:	681e      	ldr	r6, [r3, #0]
 8009066:	e002      	b.n	800906e <_printf_i+0xf2>
 8009068:	0646      	lsls	r6, r0, #25
 800906a:	d5fb      	bpl.n	8009064 <_printf_i+0xe8>
 800906c:	881e      	ldrh	r6, [r3, #0]
 800906e:	4854      	ldr	r0, [pc, #336]	; (80091c0 <_printf_i+0x244>)
 8009070:	2f6f      	cmp	r7, #111	; 0x6f
 8009072:	bf0c      	ite	eq
 8009074:	2308      	moveq	r3, #8
 8009076:	230a      	movne	r3, #10
 8009078:	2100      	movs	r1, #0
 800907a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800907e:	6865      	ldr	r5, [r4, #4]
 8009080:	60a5      	str	r5, [r4, #8]
 8009082:	2d00      	cmp	r5, #0
 8009084:	bfa2      	ittt	ge
 8009086:	6821      	ldrge	r1, [r4, #0]
 8009088:	f021 0104 	bicge.w	r1, r1, #4
 800908c:	6021      	strge	r1, [r4, #0]
 800908e:	b90e      	cbnz	r6, 8009094 <_printf_i+0x118>
 8009090:	2d00      	cmp	r5, #0
 8009092:	d04d      	beq.n	8009130 <_printf_i+0x1b4>
 8009094:	4615      	mov	r5, r2
 8009096:	fbb6 f1f3 	udiv	r1, r6, r3
 800909a:	fb03 6711 	mls	r7, r3, r1, r6
 800909e:	5dc7      	ldrb	r7, [r0, r7]
 80090a0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80090a4:	4637      	mov	r7, r6
 80090a6:	42bb      	cmp	r3, r7
 80090a8:	460e      	mov	r6, r1
 80090aa:	d9f4      	bls.n	8009096 <_printf_i+0x11a>
 80090ac:	2b08      	cmp	r3, #8
 80090ae:	d10b      	bne.n	80090c8 <_printf_i+0x14c>
 80090b0:	6823      	ldr	r3, [r4, #0]
 80090b2:	07de      	lsls	r6, r3, #31
 80090b4:	d508      	bpl.n	80090c8 <_printf_i+0x14c>
 80090b6:	6923      	ldr	r3, [r4, #16]
 80090b8:	6861      	ldr	r1, [r4, #4]
 80090ba:	4299      	cmp	r1, r3
 80090bc:	bfde      	ittt	le
 80090be:	2330      	movle	r3, #48	; 0x30
 80090c0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80090c4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80090c8:	1b52      	subs	r2, r2, r5
 80090ca:	6122      	str	r2, [r4, #16]
 80090cc:	f8cd a000 	str.w	sl, [sp]
 80090d0:	464b      	mov	r3, r9
 80090d2:	aa03      	add	r2, sp, #12
 80090d4:	4621      	mov	r1, r4
 80090d6:	4640      	mov	r0, r8
 80090d8:	f7ff fee2 	bl	8008ea0 <_printf_common>
 80090dc:	3001      	adds	r0, #1
 80090de:	d14c      	bne.n	800917a <_printf_i+0x1fe>
 80090e0:	f04f 30ff 	mov.w	r0, #4294967295
 80090e4:	b004      	add	sp, #16
 80090e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090ea:	4835      	ldr	r0, [pc, #212]	; (80091c0 <_printf_i+0x244>)
 80090ec:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80090f0:	6829      	ldr	r1, [r5, #0]
 80090f2:	6823      	ldr	r3, [r4, #0]
 80090f4:	f851 6b04 	ldr.w	r6, [r1], #4
 80090f8:	6029      	str	r1, [r5, #0]
 80090fa:	061d      	lsls	r5, r3, #24
 80090fc:	d514      	bpl.n	8009128 <_printf_i+0x1ac>
 80090fe:	07df      	lsls	r7, r3, #31
 8009100:	bf44      	itt	mi
 8009102:	f043 0320 	orrmi.w	r3, r3, #32
 8009106:	6023      	strmi	r3, [r4, #0]
 8009108:	b91e      	cbnz	r6, 8009112 <_printf_i+0x196>
 800910a:	6823      	ldr	r3, [r4, #0]
 800910c:	f023 0320 	bic.w	r3, r3, #32
 8009110:	6023      	str	r3, [r4, #0]
 8009112:	2310      	movs	r3, #16
 8009114:	e7b0      	b.n	8009078 <_printf_i+0xfc>
 8009116:	6823      	ldr	r3, [r4, #0]
 8009118:	f043 0320 	orr.w	r3, r3, #32
 800911c:	6023      	str	r3, [r4, #0]
 800911e:	2378      	movs	r3, #120	; 0x78
 8009120:	4828      	ldr	r0, [pc, #160]	; (80091c4 <_printf_i+0x248>)
 8009122:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009126:	e7e3      	b.n	80090f0 <_printf_i+0x174>
 8009128:	0659      	lsls	r1, r3, #25
 800912a:	bf48      	it	mi
 800912c:	b2b6      	uxthmi	r6, r6
 800912e:	e7e6      	b.n	80090fe <_printf_i+0x182>
 8009130:	4615      	mov	r5, r2
 8009132:	e7bb      	b.n	80090ac <_printf_i+0x130>
 8009134:	682b      	ldr	r3, [r5, #0]
 8009136:	6826      	ldr	r6, [r4, #0]
 8009138:	6961      	ldr	r1, [r4, #20]
 800913a:	1d18      	adds	r0, r3, #4
 800913c:	6028      	str	r0, [r5, #0]
 800913e:	0635      	lsls	r5, r6, #24
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	d501      	bpl.n	8009148 <_printf_i+0x1cc>
 8009144:	6019      	str	r1, [r3, #0]
 8009146:	e002      	b.n	800914e <_printf_i+0x1d2>
 8009148:	0670      	lsls	r0, r6, #25
 800914a:	d5fb      	bpl.n	8009144 <_printf_i+0x1c8>
 800914c:	8019      	strh	r1, [r3, #0]
 800914e:	2300      	movs	r3, #0
 8009150:	6123      	str	r3, [r4, #16]
 8009152:	4615      	mov	r5, r2
 8009154:	e7ba      	b.n	80090cc <_printf_i+0x150>
 8009156:	682b      	ldr	r3, [r5, #0]
 8009158:	1d1a      	adds	r2, r3, #4
 800915a:	602a      	str	r2, [r5, #0]
 800915c:	681d      	ldr	r5, [r3, #0]
 800915e:	6862      	ldr	r2, [r4, #4]
 8009160:	2100      	movs	r1, #0
 8009162:	4628      	mov	r0, r5
 8009164:	f7f7 f8bc 	bl	80002e0 <memchr>
 8009168:	b108      	cbz	r0, 800916e <_printf_i+0x1f2>
 800916a:	1b40      	subs	r0, r0, r5
 800916c:	6060      	str	r0, [r4, #4]
 800916e:	6863      	ldr	r3, [r4, #4]
 8009170:	6123      	str	r3, [r4, #16]
 8009172:	2300      	movs	r3, #0
 8009174:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009178:	e7a8      	b.n	80090cc <_printf_i+0x150>
 800917a:	6923      	ldr	r3, [r4, #16]
 800917c:	462a      	mov	r2, r5
 800917e:	4649      	mov	r1, r9
 8009180:	4640      	mov	r0, r8
 8009182:	47d0      	blx	sl
 8009184:	3001      	adds	r0, #1
 8009186:	d0ab      	beq.n	80090e0 <_printf_i+0x164>
 8009188:	6823      	ldr	r3, [r4, #0]
 800918a:	079b      	lsls	r3, r3, #30
 800918c:	d413      	bmi.n	80091b6 <_printf_i+0x23a>
 800918e:	68e0      	ldr	r0, [r4, #12]
 8009190:	9b03      	ldr	r3, [sp, #12]
 8009192:	4298      	cmp	r0, r3
 8009194:	bfb8      	it	lt
 8009196:	4618      	movlt	r0, r3
 8009198:	e7a4      	b.n	80090e4 <_printf_i+0x168>
 800919a:	2301      	movs	r3, #1
 800919c:	4632      	mov	r2, r6
 800919e:	4649      	mov	r1, r9
 80091a0:	4640      	mov	r0, r8
 80091a2:	47d0      	blx	sl
 80091a4:	3001      	adds	r0, #1
 80091a6:	d09b      	beq.n	80090e0 <_printf_i+0x164>
 80091a8:	3501      	adds	r5, #1
 80091aa:	68e3      	ldr	r3, [r4, #12]
 80091ac:	9903      	ldr	r1, [sp, #12]
 80091ae:	1a5b      	subs	r3, r3, r1
 80091b0:	42ab      	cmp	r3, r5
 80091b2:	dcf2      	bgt.n	800919a <_printf_i+0x21e>
 80091b4:	e7eb      	b.n	800918e <_printf_i+0x212>
 80091b6:	2500      	movs	r5, #0
 80091b8:	f104 0619 	add.w	r6, r4, #25
 80091bc:	e7f5      	b.n	80091aa <_printf_i+0x22e>
 80091be:	bf00      	nop
 80091c0:	080094ed 	.word	0x080094ed
 80091c4:	080094fe 	.word	0x080094fe

080091c8 <memmove>:
 80091c8:	4288      	cmp	r0, r1
 80091ca:	b510      	push	{r4, lr}
 80091cc:	eb01 0402 	add.w	r4, r1, r2
 80091d0:	d902      	bls.n	80091d8 <memmove+0x10>
 80091d2:	4284      	cmp	r4, r0
 80091d4:	4623      	mov	r3, r4
 80091d6:	d807      	bhi.n	80091e8 <memmove+0x20>
 80091d8:	1e43      	subs	r3, r0, #1
 80091da:	42a1      	cmp	r1, r4
 80091dc:	d008      	beq.n	80091f0 <memmove+0x28>
 80091de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80091e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80091e6:	e7f8      	b.n	80091da <memmove+0x12>
 80091e8:	4402      	add	r2, r0
 80091ea:	4601      	mov	r1, r0
 80091ec:	428a      	cmp	r2, r1
 80091ee:	d100      	bne.n	80091f2 <memmove+0x2a>
 80091f0:	bd10      	pop	{r4, pc}
 80091f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80091f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80091fa:	e7f7      	b.n	80091ec <memmove+0x24>

080091fc <_free_r>:
 80091fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80091fe:	2900      	cmp	r1, #0
 8009200:	d044      	beq.n	800928c <_free_r+0x90>
 8009202:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009206:	9001      	str	r0, [sp, #4]
 8009208:	2b00      	cmp	r3, #0
 800920a:	f1a1 0404 	sub.w	r4, r1, #4
 800920e:	bfb8      	it	lt
 8009210:	18e4      	addlt	r4, r4, r3
 8009212:	f000 f913 	bl	800943c <__malloc_lock>
 8009216:	4a1e      	ldr	r2, [pc, #120]	; (8009290 <_free_r+0x94>)
 8009218:	9801      	ldr	r0, [sp, #4]
 800921a:	6813      	ldr	r3, [r2, #0]
 800921c:	b933      	cbnz	r3, 800922c <_free_r+0x30>
 800921e:	6063      	str	r3, [r4, #4]
 8009220:	6014      	str	r4, [r2, #0]
 8009222:	b003      	add	sp, #12
 8009224:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009228:	f000 b90e 	b.w	8009448 <__malloc_unlock>
 800922c:	42a3      	cmp	r3, r4
 800922e:	d908      	bls.n	8009242 <_free_r+0x46>
 8009230:	6825      	ldr	r5, [r4, #0]
 8009232:	1961      	adds	r1, r4, r5
 8009234:	428b      	cmp	r3, r1
 8009236:	bf01      	itttt	eq
 8009238:	6819      	ldreq	r1, [r3, #0]
 800923a:	685b      	ldreq	r3, [r3, #4]
 800923c:	1949      	addeq	r1, r1, r5
 800923e:	6021      	streq	r1, [r4, #0]
 8009240:	e7ed      	b.n	800921e <_free_r+0x22>
 8009242:	461a      	mov	r2, r3
 8009244:	685b      	ldr	r3, [r3, #4]
 8009246:	b10b      	cbz	r3, 800924c <_free_r+0x50>
 8009248:	42a3      	cmp	r3, r4
 800924a:	d9fa      	bls.n	8009242 <_free_r+0x46>
 800924c:	6811      	ldr	r1, [r2, #0]
 800924e:	1855      	adds	r5, r2, r1
 8009250:	42a5      	cmp	r5, r4
 8009252:	d10b      	bne.n	800926c <_free_r+0x70>
 8009254:	6824      	ldr	r4, [r4, #0]
 8009256:	4421      	add	r1, r4
 8009258:	1854      	adds	r4, r2, r1
 800925a:	42a3      	cmp	r3, r4
 800925c:	6011      	str	r1, [r2, #0]
 800925e:	d1e0      	bne.n	8009222 <_free_r+0x26>
 8009260:	681c      	ldr	r4, [r3, #0]
 8009262:	685b      	ldr	r3, [r3, #4]
 8009264:	6053      	str	r3, [r2, #4]
 8009266:	4421      	add	r1, r4
 8009268:	6011      	str	r1, [r2, #0]
 800926a:	e7da      	b.n	8009222 <_free_r+0x26>
 800926c:	d902      	bls.n	8009274 <_free_r+0x78>
 800926e:	230c      	movs	r3, #12
 8009270:	6003      	str	r3, [r0, #0]
 8009272:	e7d6      	b.n	8009222 <_free_r+0x26>
 8009274:	6825      	ldr	r5, [r4, #0]
 8009276:	1961      	adds	r1, r4, r5
 8009278:	428b      	cmp	r3, r1
 800927a:	bf04      	itt	eq
 800927c:	6819      	ldreq	r1, [r3, #0]
 800927e:	685b      	ldreq	r3, [r3, #4]
 8009280:	6063      	str	r3, [r4, #4]
 8009282:	bf04      	itt	eq
 8009284:	1949      	addeq	r1, r1, r5
 8009286:	6021      	streq	r1, [r4, #0]
 8009288:	6054      	str	r4, [r2, #4]
 800928a:	e7ca      	b.n	8009222 <_free_r+0x26>
 800928c:	b003      	add	sp, #12
 800928e:	bd30      	pop	{r4, r5, pc}
 8009290:	24001d98 	.word	0x24001d98

08009294 <sbrk_aligned>:
 8009294:	b570      	push	{r4, r5, r6, lr}
 8009296:	4e0e      	ldr	r6, [pc, #56]	; (80092d0 <sbrk_aligned+0x3c>)
 8009298:	460c      	mov	r4, r1
 800929a:	6831      	ldr	r1, [r6, #0]
 800929c:	4605      	mov	r5, r0
 800929e:	b911      	cbnz	r1, 80092a6 <sbrk_aligned+0x12>
 80092a0:	f000 f8bc 	bl	800941c <_sbrk_r>
 80092a4:	6030      	str	r0, [r6, #0]
 80092a6:	4621      	mov	r1, r4
 80092a8:	4628      	mov	r0, r5
 80092aa:	f000 f8b7 	bl	800941c <_sbrk_r>
 80092ae:	1c43      	adds	r3, r0, #1
 80092b0:	d00a      	beq.n	80092c8 <sbrk_aligned+0x34>
 80092b2:	1cc4      	adds	r4, r0, #3
 80092b4:	f024 0403 	bic.w	r4, r4, #3
 80092b8:	42a0      	cmp	r0, r4
 80092ba:	d007      	beq.n	80092cc <sbrk_aligned+0x38>
 80092bc:	1a21      	subs	r1, r4, r0
 80092be:	4628      	mov	r0, r5
 80092c0:	f000 f8ac 	bl	800941c <_sbrk_r>
 80092c4:	3001      	adds	r0, #1
 80092c6:	d101      	bne.n	80092cc <sbrk_aligned+0x38>
 80092c8:	f04f 34ff 	mov.w	r4, #4294967295
 80092cc:	4620      	mov	r0, r4
 80092ce:	bd70      	pop	{r4, r5, r6, pc}
 80092d0:	24001d9c 	.word	0x24001d9c

080092d4 <_malloc_r>:
 80092d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092d8:	1ccd      	adds	r5, r1, #3
 80092da:	f025 0503 	bic.w	r5, r5, #3
 80092de:	3508      	adds	r5, #8
 80092e0:	2d0c      	cmp	r5, #12
 80092e2:	bf38      	it	cc
 80092e4:	250c      	movcc	r5, #12
 80092e6:	2d00      	cmp	r5, #0
 80092e8:	4607      	mov	r7, r0
 80092ea:	db01      	blt.n	80092f0 <_malloc_r+0x1c>
 80092ec:	42a9      	cmp	r1, r5
 80092ee:	d905      	bls.n	80092fc <_malloc_r+0x28>
 80092f0:	230c      	movs	r3, #12
 80092f2:	603b      	str	r3, [r7, #0]
 80092f4:	2600      	movs	r6, #0
 80092f6:	4630      	mov	r0, r6
 80092f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092fc:	4e2e      	ldr	r6, [pc, #184]	; (80093b8 <_malloc_r+0xe4>)
 80092fe:	f000 f89d 	bl	800943c <__malloc_lock>
 8009302:	6833      	ldr	r3, [r6, #0]
 8009304:	461c      	mov	r4, r3
 8009306:	bb34      	cbnz	r4, 8009356 <_malloc_r+0x82>
 8009308:	4629      	mov	r1, r5
 800930a:	4638      	mov	r0, r7
 800930c:	f7ff ffc2 	bl	8009294 <sbrk_aligned>
 8009310:	1c43      	adds	r3, r0, #1
 8009312:	4604      	mov	r4, r0
 8009314:	d14d      	bne.n	80093b2 <_malloc_r+0xde>
 8009316:	6834      	ldr	r4, [r6, #0]
 8009318:	4626      	mov	r6, r4
 800931a:	2e00      	cmp	r6, #0
 800931c:	d140      	bne.n	80093a0 <_malloc_r+0xcc>
 800931e:	6823      	ldr	r3, [r4, #0]
 8009320:	4631      	mov	r1, r6
 8009322:	4638      	mov	r0, r7
 8009324:	eb04 0803 	add.w	r8, r4, r3
 8009328:	f000 f878 	bl	800941c <_sbrk_r>
 800932c:	4580      	cmp	r8, r0
 800932e:	d13a      	bne.n	80093a6 <_malloc_r+0xd2>
 8009330:	6821      	ldr	r1, [r4, #0]
 8009332:	3503      	adds	r5, #3
 8009334:	1a6d      	subs	r5, r5, r1
 8009336:	f025 0503 	bic.w	r5, r5, #3
 800933a:	3508      	adds	r5, #8
 800933c:	2d0c      	cmp	r5, #12
 800933e:	bf38      	it	cc
 8009340:	250c      	movcc	r5, #12
 8009342:	4629      	mov	r1, r5
 8009344:	4638      	mov	r0, r7
 8009346:	f7ff ffa5 	bl	8009294 <sbrk_aligned>
 800934a:	3001      	adds	r0, #1
 800934c:	d02b      	beq.n	80093a6 <_malloc_r+0xd2>
 800934e:	6823      	ldr	r3, [r4, #0]
 8009350:	442b      	add	r3, r5
 8009352:	6023      	str	r3, [r4, #0]
 8009354:	e00e      	b.n	8009374 <_malloc_r+0xa0>
 8009356:	6822      	ldr	r2, [r4, #0]
 8009358:	1b52      	subs	r2, r2, r5
 800935a:	d41e      	bmi.n	800939a <_malloc_r+0xc6>
 800935c:	2a0b      	cmp	r2, #11
 800935e:	d916      	bls.n	800938e <_malloc_r+0xba>
 8009360:	1961      	adds	r1, r4, r5
 8009362:	42a3      	cmp	r3, r4
 8009364:	6025      	str	r5, [r4, #0]
 8009366:	bf18      	it	ne
 8009368:	6059      	strne	r1, [r3, #4]
 800936a:	6863      	ldr	r3, [r4, #4]
 800936c:	bf08      	it	eq
 800936e:	6031      	streq	r1, [r6, #0]
 8009370:	5162      	str	r2, [r4, r5]
 8009372:	604b      	str	r3, [r1, #4]
 8009374:	4638      	mov	r0, r7
 8009376:	f104 060b 	add.w	r6, r4, #11
 800937a:	f000 f865 	bl	8009448 <__malloc_unlock>
 800937e:	f026 0607 	bic.w	r6, r6, #7
 8009382:	1d23      	adds	r3, r4, #4
 8009384:	1af2      	subs	r2, r6, r3
 8009386:	d0b6      	beq.n	80092f6 <_malloc_r+0x22>
 8009388:	1b9b      	subs	r3, r3, r6
 800938a:	50a3      	str	r3, [r4, r2]
 800938c:	e7b3      	b.n	80092f6 <_malloc_r+0x22>
 800938e:	6862      	ldr	r2, [r4, #4]
 8009390:	42a3      	cmp	r3, r4
 8009392:	bf0c      	ite	eq
 8009394:	6032      	streq	r2, [r6, #0]
 8009396:	605a      	strne	r2, [r3, #4]
 8009398:	e7ec      	b.n	8009374 <_malloc_r+0xa0>
 800939a:	4623      	mov	r3, r4
 800939c:	6864      	ldr	r4, [r4, #4]
 800939e:	e7b2      	b.n	8009306 <_malloc_r+0x32>
 80093a0:	4634      	mov	r4, r6
 80093a2:	6876      	ldr	r6, [r6, #4]
 80093a4:	e7b9      	b.n	800931a <_malloc_r+0x46>
 80093a6:	230c      	movs	r3, #12
 80093a8:	603b      	str	r3, [r7, #0]
 80093aa:	4638      	mov	r0, r7
 80093ac:	f000 f84c 	bl	8009448 <__malloc_unlock>
 80093b0:	e7a1      	b.n	80092f6 <_malloc_r+0x22>
 80093b2:	6025      	str	r5, [r4, #0]
 80093b4:	e7de      	b.n	8009374 <_malloc_r+0xa0>
 80093b6:	bf00      	nop
 80093b8:	24001d98 	.word	0x24001d98

080093bc <_realloc_r>:
 80093bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093c0:	4680      	mov	r8, r0
 80093c2:	4614      	mov	r4, r2
 80093c4:	460e      	mov	r6, r1
 80093c6:	b921      	cbnz	r1, 80093d2 <_realloc_r+0x16>
 80093c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80093cc:	4611      	mov	r1, r2
 80093ce:	f7ff bf81 	b.w	80092d4 <_malloc_r>
 80093d2:	b92a      	cbnz	r2, 80093e0 <_realloc_r+0x24>
 80093d4:	f7ff ff12 	bl	80091fc <_free_r>
 80093d8:	4625      	mov	r5, r4
 80093da:	4628      	mov	r0, r5
 80093dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093e0:	f000 f838 	bl	8009454 <_malloc_usable_size_r>
 80093e4:	4284      	cmp	r4, r0
 80093e6:	4607      	mov	r7, r0
 80093e8:	d802      	bhi.n	80093f0 <_realloc_r+0x34>
 80093ea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80093ee:	d812      	bhi.n	8009416 <_realloc_r+0x5a>
 80093f0:	4621      	mov	r1, r4
 80093f2:	4640      	mov	r0, r8
 80093f4:	f7ff ff6e 	bl	80092d4 <_malloc_r>
 80093f8:	4605      	mov	r5, r0
 80093fa:	2800      	cmp	r0, #0
 80093fc:	d0ed      	beq.n	80093da <_realloc_r+0x1e>
 80093fe:	42bc      	cmp	r4, r7
 8009400:	4622      	mov	r2, r4
 8009402:	4631      	mov	r1, r6
 8009404:	bf28      	it	cs
 8009406:	463a      	movcs	r2, r7
 8009408:	f7ff fb9e 	bl	8008b48 <memcpy>
 800940c:	4631      	mov	r1, r6
 800940e:	4640      	mov	r0, r8
 8009410:	f7ff fef4 	bl	80091fc <_free_r>
 8009414:	e7e1      	b.n	80093da <_realloc_r+0x1e>
 8009416:	4635      	mov	r5, r6
 8009418:	e7df      	b.n	80093da <_realloc_r+0x1e>
	...

0800941c <_sbrk_r>:
 800941c:	b538      	push	{r3, r4, r5, lr}
 800941e:	4d06      	ldr	r5, [pc, #24]	; (8009438 <_sbrk_r+0x1c>)
 8009420:	2300      	movs	r3, #0
 8009422:	4604      	mov	r4, r0
 8009424:	4608      	mov	r0, r1
 8009426:	602b      	str	r3, [r5, #0]
 8009428:	f7f7 f904 	bl	8000634 <_sbrk>
 800942c:	1c43      	adds	r3, r0, #1
 800942e:	d102      	bne.n	8009436 <_sbrk_r+0x1a>
 8009430:	682b      	ldr	r3, [r5, #0]
 8009432:	b103      	cbz	r3, 8009436 <_sbrk_r+0x1a>
 8009434:	6023      	str	r3, [r4, #0]
 8009436:	bd38      	pop	{r3, r4, r5, pc}
 8009438:	24001da0 	.word	0x24001da0

0800943c <__malloc_lock>:
 800943c:	4801      	ldr	r0, [pc, #4]	; (8009444 <__malloc_lock+0x8>)
 800943e:	f000 b811 	b.w	8009464 <__retarget_lock_acquire_recursive>
 8009442:	bf00      	nop
 8009444:	24001da4 	.word	0x24001da4

08009448 <__malloc_unlock>:
 8009448:	4801      	ldr	r0, [pc, #4]	; (8009450 <__malloc_unlock+0x8>)
 800944a:	f000 b80c 	b.w	8009466 <__retarget_lock_release_recursive>
 800944e:	bf00      	nop
 8009450:	24001da4 	.word	0x24001da4

08009454 <_malloc_usable_size_r>:
 8009454:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009458:	1f18      	subs	r0, r3, #4
 800945a:	2b00      	cmp	r3, #0
 800945c:	bfbc      	itt	lt
 800945e:	580b      	ldrlt	r3, [r1, r0]
 8009460:	18c0      	addlt	r0, r0, r3
 8009462:	4770      	bx	lr

08009464 <__retarget_lock_acquire_recursive>:
 8009464:	4770      	bx	lr

08009466 <__retarget_lock_release_recursive>:
 8009466:	4770      	bx	lr

08009468 <_init>:
 8009468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800946a:	bf00      	nop
 800946c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800946e:	bc08      	pop	{r3}
 8009470:	469e      	mov	lr, r3
 8009472:	4770      	bx	lr

08009474 <_fini>:
 8009474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009476:	bf00      	nop
 8009478:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800947a:	bc08      	pop	{r3}
 800947c:	469e      	mov	lr, r3
 800947e:	4770      	bx	lr
