 ==  Bambu executed with: bambu -O3 -falign-loops -fno-cprop-registers -fno-if-conversion -fno-peephole2 -funroll-all-loops -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_DECIMAL/banker_algorithm/includes/values_67 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/KERNEL/banker_algorithm/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    __float32_addif
    __float32_subif
    __float32_leif
    __float32_geif
    create_needs
    banker_algorithm
    main


  Memory allocation information:
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 10
    SIZE bus bitsize: 6
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 896
    Internally allocated memory: 896
  Time to perform memory allocation: 0.01 seconds


  Memory allocation information:
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 10
    SIZE bus bitsize: 6
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 896
    Internally allocated memory: 896
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function __float32_addif:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.75 seconds


  Module allocation information for function __float32_geif:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.06 seconds


  Module allocation information for function __float32_leif:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.06 seconds


  Module allocation information for function __float32_subif:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.75 seconds


  Scheduling Information of function __float32_addif:
    Number of control steps: 10
    Minimum slack: 0.011999998999998707
    Estimated max frequency (MHz): 200.48115473125873
  Time to perform scheduling: 0.61 seconds


  State Transition Graph Information of function __float32_addif:
    Number of states: 9
    Minimum number of cycles: 9
    Maximum number of cycles 9
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.04 seconds


  Scheduling Information of function __float32_geif:
    Number of control steps: 5
    Minimum slack: 1.8070499989999984
    Estimated max frequency (MHz): 313.18999661341689
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function __float32_geif:
    Number of states: 4
    Minimum number of cycles: 3
    Maximum number of cycles 3
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __float32_leif:
    Number of control steps: 5
    Minimum slack: 1.8070499989999984
    Estimated max frequency (MHz): 313.18999661341689
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function __float32_leif:
    Number of states: 4
    Minimum number of cycles: 3
    Maximum number of cycles 3
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __float32_subif:
    Number of control steps: 10
    Minimum slack: 0.011999998999998707
    Estimated max frequency (MHz): 200.48115473125873
  Time to perform scheduling: 0.59 seconds


  State Transition Graph Information of function __float32_subif:
    Number of states: 9
    Minimum number of cycles: 9
    Maximum number of cycles 9
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.04 seconds


  Easy binding information for function __float32_addif:
    Bound operations:203/349
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float32_geif:
    Bound operations:25/35
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float32_leif:
    Bound operations:25/35
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float32_subif:
    Bound operations:203/349
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function __float32_addif:
    Number of storage values inserted: 92
  Time to compute storage value information: 0.00 seconds


  Register binding information for function __float32_addif:
    Register allocation algorithm obtains a sub-optimal result: 92 registers(LB:62)
  Time to perform register binding: 0.02 seconds


  Register binding information for function __float32_addif:
    Register allocation algorithm obtains a sub-optimal result: 92 registers(LB:62)
  Time to perform register binding: 0.02 seconds


  Module binding information for function __float32_addif:
    Number of modules instantiated: 349
    Number of possible conflicts for possible false paths introduced by resource sharing: 21
    Estimated resources area (no Muxes and address logic): 2035
    Estimated area of MUX21: 0
    Total estimated area: 2035
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.02 seconds
    Clique covering computation completed in 0.02 seconds
  Time to perform module binding: 0.05 seconds


  Storage Value Information of function __float32_geif:
    Number of storage values inserted: 8
  Time to compute storage value information: 0.00 seconds


  Register binding information for function __float32_geif:
    Register allocation algorithm obtains an optimal result: 8 registers
  Time to perform register binding: 0.00 seconds


  Register binding information for function __float32_geif:
    Register allocation algorithm obtains an optimal result: 8 registers
  Time to perform register binding: 0.00 seconds


  Module binding information for function __float32_geif:
    Number of modules instantiated: 35
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 178
    Estimated area of MUX21: 0
    Total estimated area: 178
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Storage Value Information of function __float32_leif:
    Number of storage values inserted: 8
  Time to compute storage value information: 0.00 seconds


  Register binding information for function __float32_leif:
    Register allocation algorithm obtains an optimal result: 8 registers
  Time to perform register binding: 0.00 seconds


  Register binding information for function __float32_leif:
    Register allocation algorithm obtains an optimal result: 8 registers
  Time to perform register binding: 0.00 seconds


  Module binding information for function __float32_leif:
    Number of modules instantiated: 35
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 178
    Estimated area of MUX21: 0
    Total estimated area: 178
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Storage Value Information of function __float32_subif:
    Number of storage values inserted: 92
  Time to compute storage value information: 0.00 seconds


  Register binding information for function __float32_subif:
    Register allocation algorithm obtains a sub-optimal result: 92 registers(LB:62)
  Time to perform register binding: 0.02 seconds


  Register binding information for function __float32_subif:
    Register allocation algorithm obtains a sub-optimal result: 92 registers(LB:62)
  Time to perform register binding: 0.01 seconds


  Module binding information for function __float32_subif:
    Number of modules instantiated: 349
    Number of possible conflicts for possible false paths introduced by resource sharing: 21
    Estimated resources area (no Muxes and address logic): 2035
    Estimated area of MUX21: 0
    Total estimated area: 2035
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.02 seconds
    Clique covering computation completed in 0.01 seconds
  Time to perform module binding: 0.04 seconds


  Register binding information for function __float32_addif:
    Register allocation algorithm obtains a sub-optimal result: 92 registers(LB:62)
  Time to perform register binding: 0.02 seconds

  Total number of flip-flops in function __float32_addif: 624

  Register binding information for function __float32_geif:
    Register allocation algorithm obtains an optimal result: 8 registers
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __float32_geif:
    Number of allocated multiplexers (2-to-1 equivalent): 1
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __float32_geif: 70
  All registers are without enable: function pipelining may come for free
  Resources are not shared in function __float32_geif: function pipelining may come for free

  Register binding information for function __float32_leif:
    Register allocation algorithm obtains an optimal result: 8 registers
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __float32_leif:
    Number of allocated multiplexers (2-to-1 equivalent): 1
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __float32_leif: 70
  All registers are without enable: function pipelining may come for free
  Resources are not shared in function __float32_leif: function pipelining may come for free

  Register binding information for function __float32_subif:
    Register allocation algorithm obtains a sub-optimal result: 92 registers(LB:62)
  Time to perform register binding: 0.02 seconds

  Total number of flip-flops in function __float32_subif: 624

  Module allocation information for function banker_algorithm:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.91 seconds


  Module allocation information for function create_needs:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.45 seconds


  Scheduling Information of function banker_algorithm:
    Number of control steps: 206
    Minimum slack: 1.8873791418627661e-15
    Estimated max frequency (MHz): 200.00000000000009
  Time to perform scheduling: 0.34 seconds


  State Transition Graph Information of function banker_algorithm:
    Number of states: 279
    Done port is registered
  Time to perform creation of STG: 0.03 seconds


  Scheduling Information of function create_needs:
    Number of control steps: 42
    Minimum slack: 5.0000000000000003e-10
    Estimated max frequency (MHz): 200.00000002000002
  Time to perform scheduling: 0.47 seconds


  State Transition Graph Information of function create_needs:
    Number of states: 65
    Done port is registered
  Time to perform creation of STG: 0.02 seconds


  Easy binding information for function banker_algorithm:
    Bound operations:268/507
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function create_needs:
    Bound operations:196/296
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function banker_algorithm:
    Number of storage values inserted: 279
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function create_needs:
    Number of storage values inserted: 149
  Time to compute storage value information: 0.00 seconds


  Register binding information for function banker_algorithm:
    Register allocation algorithm obtains a sub-optimal result: 136 registers(LB:125)
  Time to perform register binding: 0.36 seconds


  Register binding information for function banker_algorithm:
    Register allocation algorithm obtains a sub-optimal result: 136 registers(LB:125)
  Time to perform register binding: 0.36 seconds


  Module binding information for function banker_algorithm:
    Number of modules instantiated: 284
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 11785
    Estimated area of MUX21: 1435.2
    Total estimated area: 13220.200000000001
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.39 seconds
    Clique covering computation completed in 0.46 seconds
  Time to perform module binding: 0.87 seconds


  Register binding information for function banker_algorithm:
    Register allocation algorithm obtains a sub-optimal result: 136 registers(LB:125)
  Time to perform register binding: 0.36 seconds


  Connection Binding Information for function banker_algorithm:
    Number of allocated multiplexers (2-to-1 equivalent): 219
  Time to perform interconnection binding: 0.03 seconds

  Total number of flip-flops in function banker_algorithm: 1514

  Register binding information for function create_needs:
    Register allocation algorithm obtains a sub-optimal result: 125 registers(LB:76)
  Time to perform register binding: 0.04 seconds


  Register binding information for function create_needs:
    Register allocation algorithm obtains a sub-optimal result: 125 registers(LB:76)
  Time to perform register binding: 0.03 seconds


  Module binding information for function create_needs:
    Number of modules instantiated: 203
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 3648
    Estimated area of MUX21: 1236
    Total estimated area: 4884
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.04 seconds
    Clique covering computation completed in 0.06 seconds
  Time to perform module binding: 0.10 seconds


  Register binding information for function create_needs:
    Register allocation algorithm obtains a sub-optimal result: 125 registers(LB:76)
  Time to perform register binding: 0.03 seconds


  Connection Binding Information for function create_needs:
    Number of allocated multiplexers (2-to-1 equivalent): 142
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function create_needs: 2347

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.02 seconds


  Scheduling Information of function main:
    Number of control steps: 5
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function main:
    Number of states: 5
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:5/5
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 0
  Time to compute storage value information: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 5
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 4000
    Estimated area of MUX21: 0
    Total estimated area: 4000
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains an optimal result: 0 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function main: 0
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_DECIMAL/banker_algorithm/files/values_67/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 330 cycles
  Number of executions     : 1
  Average execution        : 330 cycles
