
.\rom_0x08003000.elf:     file format elf32-littlearm
.\rom_0x08003000.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x08003000

Program Header:
0x70000001 off    0x0000a038 vaddr 0x0800a038 paddr 0x0800a038 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x08000000 paddr 0x08000000 align 2**15
         filesz 0x0000a300 memsz 0x0000a300 flags r-x
    LOAD off    0x00010000 vaddr 0x20000000 paddr 0x0800a300 align 2**15
         filesz 0x00000580 memsz 0x000005d8 flags rw-
private flags = 5000202: [Version5 EABI] [soft-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007038  08003000  08003000  00003000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0800a038  0800a038  0000a038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       000002c0  0800a040  0800a040  0000a040  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000580  20000000  0800a300  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000058  20000580  0800a880  00010580  2**2
                  ALLOC
  5 .debug_info   000025bf  00000000  00000000  00010580  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000d13  00000000  00000000  00012b3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_aranges 00000180  00000000  00000000  00013858  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000009e3  00000000  00000000  000139d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000858  00000000  00000000  000143bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .comment      00000030  00000000  00000000  00014c13  2**0
                  CONTENTS, READONLY
 11 .ARM.attributes 00000031  00000000  00000000  00014c43  2**0
                  CONTENTS, READONLY
 12 .debug_frame  00000d70  00000000  00000000  00014c74  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000099f  00000000  00000000  000159e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000000e0  00000000  00000000  00016383  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
08003000 l    d  .text	00000000 .text
0800a038 l    d  .ARM.exidx	00000000 .ARM.exidx
0800a040 l    d  .rodata	00000000 .rodata
20000000 l    d  .data	00000000 .data
20000580 l    d  .bss	00000000 .bss
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 crt0.o
00000000 l    df *ABS*	00000000 adc.c
00000000 l    df *ABS*	00000000 clock.c
00000000 l    df *ABS*	00000000 core_cm3.c
00000000 l    df *ABS*	00000000 key.c
00000000 l    df *ABS*	00000000 led.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 moter.c
20000580 l       .bss	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 runtime.c
20000590 l       .bss	00000000 .LANCHOR0
20000590 l     O .bss	00000004 heap.4815
00000000 l    df *ABS*	00000000 systick.c
00000000 l    df *ABS*	00000000 timer.c
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 vsprintf.c
00000000 l    df *ABS*	00000000 impure.c
20000004 l     O .data	000000f0 impure_data
00000000 l    df *ABS*	00000000 vfprintf.c
0800a044 l       .rodata	00000000 .LANCHOR0
0800a044 l     O .rodata	00000010 blanks.6752
0800a054 l     O .rodata	00000010 zeroes.6753
00000000 l    df *ABS*	00000000 dtoa.c
08005448 l     F .text	0000014a quorem
00000000 l    df *ABS*	00000000 locale.c
200000f4 l       .data	00000000 .LANCHOR0
200000f4 l     O .data	00000020 lc_ctype_charset
20000118 l     O .data	00000020 lc_message_charset
20000138 l     O .data	00000038 lconv
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mallocr.c
20000170 l       .data	00000000 .LANCHOR0
200005a0 l       .bss	00000000 .LANCHOR1
00000000 l    df *ABS*	00000000 memchr-stub.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 mprec.c
0800a068 l       .rodata	00000000 .LANCHOR0
0800a068 l     O .rodata	0000000c p05.5301
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 lib_a-strcmp.o
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
0800a190 l       .rodata	00000000 .LANCHOR0
0800a190 l     O .rodata	00000010 blanks.6696
0800a1a0 l     O .rodata	00000010 zeroes.6697
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 _udivsi3.o
08008da8 l       .text	00000000 .udivsi3_skip_div0_test
00000000 l       *ABS*	00000000 shift
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _arm_fixunsdfsi.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 
080031b0 g     F .text	00000006 __set_PRIMASK
080074e8 g     F .text	00000034 _mprec_log10
08007564 g     F .text	0000005e __any_on
0800a140 g     O .rodata	00000028 __mprec_tinytens
0800988c g     F .text	00000012 .hidden __aeabi_dcmple
08008cb4 g     F .text	0000001a cleanup_glue
080099b4 g     F .text	00000030 .hidden __gnu_uldivmod_helper
0800321c g     F .text	00000026 Key_Poll_Init
080097c8 g     F .text	0000007a .hidden __cmpdf2
080097c8 g     F .text	0000007a .hidden __eqdf2
080099e4 g     F .text	00000352 .hidden __divdi3
080030d0 g     F .text	0000001a Adc_Cds_Stop
08009338 g     F .text	0000005a .hidden __floatdidf
08003f74 g     F .text	0000001a vsprintf
080034d0 g     F .text	00000030 Moter_Left
08006520 g     F .text	00000052 _setlocale_r
08006c88 g     F .text	00000002 __malloc_unlock
080031b8 g     F .text	00000006 __get_FAULTMASK
080031d8 g     F .text	00000004 __REV
08008758 g     F .text	000000ce memmove
20000580 g     O .bss	00000004 freq_state
08006c8c g     F .text	0000006c _Balloc
080097b8 g     F .text	0000008a .hidden __gtdf2
08003214 g     F .text	00000006 __STREXW
080031fc g     F .text	00000006 __LDREXW
200005d4 g     O .bss	00000004 errno
08009854 g     F .text	00000010 .hidden __aeabi_cdcmple
08003aac g     F .text	0000000c SysTick_Get_Load_Time
08003344 g     F .text	0000004a Main
08003ac8 g     F .text	0000003e TIM2_Stopwatch_Start
08006bdc g     F .text	000000a6 memcpy
08009844 g     F .text	00000020 .hidden __aeabi_cdrcmple
08003300 g     F .text	0000001c LED_Display
08003f90 g     F .text	000014b4 _svfprintf_r
080092c8 g     F .text	00000022 .hidden __floatsidf
080097c0 g     F .text	00000082 .hidden __ltdf2
08003330 g     F .text	00000012 LED_All_Off
08009958 g     F .text	00000000 .hidden __aeabi_uldivmod
080075c4 g     F .text	00000050 __fpclassifyd
08007488 g     F .text	0000005e __ratio
080038e8 g     F .text	00000080 Cds_Mode
080031e4 g     F .text	00000006 __RBIT
08003390 g     F .text	000000aa Tim2_Pwm_Init
20000000 g       .data	00000000 __RW_BASE__
080065bc g     F .text	00000010 malloc
08008da8 g     F .text	0000025c .hidden __udivsi3
0800a078 g     O .rodata	000000c8 __mprec_tens
080031c0 g     F .text	00000006 __set_FAULTMASK
08006574 g     F .text	0000000a __locale_charset
08009918 g     F .text	00000040 .hidden __fixunsdfsi
200005a0 g     O .bss	00000004 __malloc_top_pad
20000114 g     O .data	00000004 __mb_cur_max
080092a8 g     F .text	0000001e .hidden __aeabi_ui2d
08006598 g     F .text	00000008 _localeconv_r
08006ee8 g     F .text	00000012 __i2b
08009024 g     F .text	00000000 .hidden __aeabi_drsub
08007614 g     F .text	00000026 _sbrk_r
080032d0 g     F .text	0000002e LED_Init
20000584 g     O .bss	00000004 k
08003d54 g     F .text	00000022 TIM3_Out_Stop
08009878 g     F .text	00000012 .hidden __aeabi_dcmplt
08003120 g     F .text	00000058 Clock_Init
200005cc g     O .bss	00000004 __malloc_max_sbrked_mem
080092ec g     F .text	0000003a .hidden __extendsfdf2
080095e8 g     F .text	000001d0 .hidden __aeabi_ddiv
08009030 g     F .text	00000276 .hidden __adddf3
20000580 g       .data	00000000 __RW_LIMIT__
08003eb0 g     F .text	00000060 Uart1_Printf
08007320 g     F .text	000000ac __b2d
08009394 g     F .text	00000254 .hidden __aeabi_dmul
080031c8 g     F .text	00000006 __get_CONTROL
08003110 g     F .text	00000010 Adc_Get_Data
0800a040 g     O .rodata	00000004 _global_impure_ptr
080088c8 g     F .text	000003ea _realloc_r
08009d38 g     F .text	00000300 .hidden __udivdi3
0800a168 g     O .rodata	00000028 __mprec_bigtens
08006dbc g     F .text	00000098 __s2b
080092a8 g     F .text	0000001e .hidden __floatunsidf
08003a00 g     F .text	00000044 _sbrk
080071ac g     F .text	00000042 __mcmp
08003f10 g     F .text	00000016 Uart1_Get_Pressed
08003178 g     F .text	00000008 __get_PSP
08003180 g     F .text	00000006 __set_PSP
08008cd0 g     F .text	000000d6 _reclaim_reent
08006e54 g     F .text	0000003c __hi0bits
080098c8 g     F .text	0000004e .hidden __fixdfsi
08003cbc g     F .text	00000018 TIM4_Change_Value
08003b08 g     F .text	00000026 TIM2_Stopwatch_Stop
08009030 g     F .text	00000276 .hidden __aeabi_dadd
080097c0 g     F .text	00000082 .hidden __ledf2
0800703c g     F .text	000000b8 __pow5mult
08009328 g     F .text	0000006a .hidden __aeabi_ul2d
2000059c g     O .bss	00000004 __nlocale_changed
00000000  w      *UND*	00000000 __sf_fake_stderr
08003008 g     F .text	00000000 __start
080031ec g     F .text	00000008 __LDREXB
20000588 g     O .bss	00000004 i
080098b4 g     F .text	00000012 .hidden __aeabi_dcmpgt
08006b4c g     F .text	00000090 memchr
080030ec g     F .text	00000022 Adc_Cds_Get_Status
080085c0 g     F .text	00000198 _free_r
08006580 g     F .text	0000000c __locale_mb_cur_max
080098a0 g     F .text	00000012 .hidden __aeabi_dcmpge
080031a8 g     F .text	00000006 __get_PRIMASK
20000598 g     O .bss	00000004 __mlocale_changed
0800902c g     F .text	0000027a .hidden __aeabi_dsub
08003c78 g     F .text	00000020 TIM4_Check_Timeout
20000578 g     O .data	00000004 __malloc_sbrk_base
00000580 g       *ABS*	00000000 __RW_SIZE__
08009328 g     F .text	0000006a .hidden __floatundidf
080070f4 g     F .text	000000b6 __lshift
080078d8 g     F .text	00000104 __ssprint_r
0800a300 g       *ABS*	00000000 __RW_LOAD_ADDR__
08003a48 g     F .text	00000048 SysTick_Run
080031e0 g     F .text	00000004 __REVSH
08006efc g     F .text	00000140 __multiply
200005a4 g     O .bss	00000028 __malloc_current_mallinfo
080073cc g     F .text	000000ba __d2b
08003270 g     F .text	0000002e Key_Wait_Key_Released
080092c8 g     F .text	00000022 .hidden __aeabi_i2d
0800a040 g       .rodata	00000000 __RO_BASE__
08009020  w    F .text	00000002 .hidden __aeabi_ldiv0
080095e8 g     F .text	000001d0 .hidden __divdf3
0800751c g     F .text	00000046 __copybits
20000170 g     O .data	00000408 __malloc_av_
08009394 g     F .text	00000254 .hidden __muldf3
08006c84 g     F .text	00000002 __malloc_lock
080084b8 g     F .text	00000062 _calloc_r
08003b30 g     F .text	000000e4 TIM2_Delay
080030b4 g     F .text	0000001a Adc_Cds_Start
00000000  w      *UND*	00000000 __sf_fake_stdin
080034a0 g     F .text	00000030 Moter_Right
08008828 g     F .text	0000009e memset
200005d0 g     O .bss	00000004 __malloc_max_total_mem
2000058c g     O .bss	00000004 modeState
08003048 g     F .text	0000006a Adc_Cds_Init
200005d4 g       .bss	00000000 __ZI_LIMIT__
08008da8 g     F .text	00000000 .hidden __aeabi_uidiv
080031d0 g     F .text	00000006 __set_CONTROL
08005594 g     F .text	00000f8a _dtoa_r
080065dc g     F .text	0000056e _malloc_r
08009338 g     F .text	0000005a .hidden __aeabi_l2d
08003e6c g     F .text	00000042 Uart1_Send_String
08003e30 g     F .text	0000003a Uart1_Send_Byte
08003244 g     F .text	0000002a Key_Get_Pressed
08003538 g     F .text	00000230 Moter_Run
08003cd4 g     F .text	0000004c TIM3_Out_Init
0800331c g     F .text	00000012 LED_All_On
0800851c g     F .text	000000a2 _malloc_trim_r
0800763c g     F .text	00000000 strcmp
08003188 g     F .text	00000008 __get_MSP
0800a300 g       .rodata	00000000 __RO_LIMIT__
080097c8 g     F .text	0000007a .hidden __nedf2
20000594 g     O .bss	00000004 _PathLocale
08003f40 g     F .text	00000032 _vsprintf_r
08003768 g     F .text	00000180 Moter_Mode
080065a0 g     F .text	00000012 setlocale
080031dc g     F .text	00000004 __REV16
20000000 g     O .data	00000004 _impure_ptr
08006594 g     F .text	00000004 __locale_cjk_lang
080079dc g     F .text	00000adc _svfiprintf_r
00000058 g       *ABS*	00000000 __ZI_SIZE__
08003190 g     F .text	00000006 __set_MSP
080072dc g     F .text	00000042 __ulp
08003ab8 g     F .text	0000000e SysTick_Stop
08009918 g     F .text	00000040 .hidden __aeabi_d2uiz
20000580 g       .bss	00000000 __ZI_BASE__
080065b4 g     F .text	00000008 localeconv
08009004 g     F .text	0000001a .hidden __aeabi_uidivmod
080031a0 g     F .text	00000006 __set_BASEPRI
08009864 g     F .text	00000012 .hidden __aeabi_dcmpeq
08003c98 g     F .text	00000022 TIM4_Stop
080032a0 g     F .text	0000002e Key_Wait_Key_Pressed
08003d78 g     F .text	000000b8 Uart1_Init
2000057c g     O .data	00000004 __malloc_trim_threshold
0800658c g     F .text	00000008 __locale_msgcharset
0800320c g     F .text	00000008 __STREXH
080071f0 g     F .text	000000ea __mdiff
080098c8 g     F .text	0000004e .hidden __aeabi_d2iz
080031f4 g     F .text	00000008 __LDREXH
00000000  w      *UND*	00000000 __sf_fake_stdout
08009020  w    F .text	00000002 .hidden __aeabi_idiv0
08003968 g     F .text	00000098 Auto_Mode
0800343c g     F .text	00000064 Tim2_Freq_Generation
08003aa0 g     F .text	0000000c SysTick_Get_Time
08007878 g     F .text	0000005e strlen
08003198 g     F .text	00000006 __get_BASEPRI
08009854 g     F .text	00000010 .hidden __aeabi_cdcmpeq
080097b8 g     F .text	0000008a .hidden __gedf2
08003f28 g     F .text	00000018 Uart1_Get_Char
08003c14 g     F .text	00000062 TIM4_Repeat
08009984 g     F .text	00000030 .hidden __gnu_ldivmod_helper
08003d20 g     F .text	00000034 TIM3_Out_Freq_Generation
080092ec g     F .text	0000003a .hidden __aeabi_f2d
08003204 g     F .text	00000008 __STREXB
0800902c g     F .text	0000027a .hidden __subdf3
08006e90 g     F .text	00000056 __lo0bits
08003500 g     F .text	00000036 Moter_Stop
08003a90 g     F .text	00000010 SysTick_Check_Timeout
080065cc g     F .text	00000010 free
08006d30 g     F .text	0000008c __multadd
08006cf8 g     F .text	00000036 _Bfree



Disassembly of section .text:

08003000 <__start-0x8>:
 8003000:	20005000 	andcs	r5, r0, r0
 8003004:	08003009 	stmdaeq	r0, {r0, r3, ip, sp}

08003008 <__start>:
	.extern __RO_LIMIT__
	.extern __RW_BASE__
	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__RO_LIMIT__
 8003008:	480b      	ldr	r0, [pc, #44]	; (8003038 <__start+0x30>)
	ldr		r1, =__RW_BASE__
 800300a:	490c      	ldr	r1, [pc, #48]	; (800303c <__start+0x34>)
	ldr		r3, =__ZI_BASE__
 800300c:	4b0c      	ldr	r3, [pc, #48]	; (8003040 <__start+0x38>)

	cmp		r0, r1
 800300e:	4288      	cmp	r0, r1
	beq		2f
 8003010:	d006      	beq.n	8003020 <__start+0x18>

1:
	cmp		r1, r3
 8003012:	4299      	cmp	r1, r3
	ittt	lo
 8003014:	bf3e      	ittt	cc
	ldrlo	r2, [r0], #4
 8003016:	f850 2b04 	ldrcc.w	r2, [r0], #4
	strlo	r2, [r1], #4
 800301a:	f841 2b04 	strcc.w	r2, [r1], #4
	blo		1b
 800301e:	e7f8      	bcc.n	8003012 <__start+0xa>

2:
	ldr		r1, =__ZI_LIMIT__
 8003020:	4908      	ldr	r1, [pc, #32]	; (8003044 <__start+0x3c>)
	mov		r2, #0x0
 8003022:	f04f 0200 	mov.w	r2, #0
3:
	cmp		r3, r1
 8003026:	428b      	cmp	r3, r1
	itt		lo
 8003028:	bf3c      	itt	cc
	strlo	r2, [r3], #4
 800302a:	f843 2b04 	strcc.w	r2, [r3], #4
	blo		3b
 800302e:	e7fa      	bcc.n	8003026 <__start+0x1e>

	.extern Main

	bl		Main
 8003030:	f000 f988 	bl	8003344 <Main>

	b		.
 8003034:	e7fe      	b.n	8003034 <__start+0x2c>
 8003036:	a3000000 	movwge	r0, #0
	.extern __RO_LIMIT__
	.extern __RW_BASE__
	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__RO_LIMIT__
 800303a:	00000800 	andeq	r0, r0, r0, lsl #16
	ldr		r1, =__RW_BASE__
 800303e:	05802000 	streq	r2, [r0]
	ldr		r3, =__ZI_BASE__
 8003042:	05d42000 	ldrbeq	r2, [r4]
	ldrlo	r2, [r0], #4
	strlo	r2, [r1], #4
	blo		1b

2:
	ldr		r1, =__ZI_LIMIT__
 8003046:	f44f2000 	vst4.8	{d18-d21}, [pc], r0

08003048 <Adc_Cds_Init>:
#include "device_driver.h"

void Adc_Cds_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3); 				// PB POWER ON
 8003048:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800304c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003050:	6993      	ldr	r3, [r2, #24]
	Macro_Write_Block(GPIOB->CRL, 0xf, 0x0, 4); 	// PB1(ADC-IN9) = Analog Input
 8003052:	f44f 6140 	mov.w	r1, #3072	; 0xc00
#include "device_driver.h"

void Adc_Cds_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3); 				// PB POWER ON
 8003056:	f043 0308 	orr.w	r3, r3, #8
 800305a:	6193      	str	r3, [r2, #24]
	Macro_Write_Block(GPIOB->CRL, 0xf, 0x0, 4); 	// PB1(ADC-IN9) = Analog Input
 800305c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8003060:	6808      	ldr	r0, [r1, #0]

	Macro_Set_Bit(RCC->APB2ENR, 9); 				// ADC1 POWER ON
	Macro_Write_Block(RCC->CFGR, 0x3, 0x2, 14); 	// ADC1 CLOCK = 12MHz(PCLK2/6)

	Macro_Write_Block(ADC1->SMPR2, 0x7, 0x7, 27); 	// Clock Configuration of CH5 = 239.5 Cycles
 8003062:	f44f 5310 	mov.w	r3, #9216	; 0x2400
#include "device_driver.h"

void Adc_Cds_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3); 				// PB POWER ON
	Macro_Write_Block(GPIOB->CRL, 0xf, 0x0, 4); 	// PB1(ADC-IN9) = Analog Input
 8003066:	f020 00f0 	bic.w	r0, r0, #240	; 0xf0
 800306a:	6008      	str	r0, [r1, #0]

	Macro_Set_Bit(RCC->APB2ENR, 9); 				// ADC1 POWER ON
 800306c:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(RCC->CFGR, 0x3, 0x2, 14); 	// ADC1 CLOCK = 12MHz(PCLK2/6)

	Macro_Write_Block(ADC1->SMPR2, 0x7, 0x7, 27); 	// Clock Configuration of CH5 = 239.5 Cycles
 800306e:	f2c4 0301 	movt	r3, #16385	; 0x4001
void Adc_Cds_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3); 				// PB POWER ON
	Macro_Write_Block(GPIOB->CRL, 0xf, 0x0, 4); 	// PB1(ADC-IN9) = Analog Input

	Macro_Set_Bit(RCC->APB2ENR, 9); 				// ADC1 POWER ON
 8003072:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8003076:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(RCC->CFGR, 0x3, 0x2, 14); 	// ADC1 CLOCK = 12MHz(PCLK2/6)
 8003078:	6851      	ldr	r1, [r2, #4]
 800307a:	f421 4140 	bic.w	r1, r1, #49152	; 0xc000
 800307e:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 8003082:	6051      	str	r1, [r2, #4]

	Macro_Write_Block(ADC1->SMPR2, 0x7, 0x7, 27); 	// Clock Configuration of CH5 = 239.5 Cycles
 8003084:	691a      	ldr	r2, [r3, #16]
 8003086:	f042 5260 	orr.w	r2, r2, #939524096	; 0x38000000
 800308a:	611a      	str	r2, [r3, #16]
	Macro_Write_Block(ADC1->SQR1, 0xF, 0x0, 20); 	// Conversion Sequence No = 1
 800308c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800308e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003092:	62da      	str	r2, [r3, #44]	; 0x2c
	Macro_Write_Block(ADC1->SQR3, 0x1F, 9, 0); 		// Sequence Channel of No 1 = CH9
 8003094:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003096:	f022 021f 	bic.w	r2, r2, #31
 800309a:	f042 0209 	orr.w	r2, r2, #9
 800309e:	635a      	str	r2, [r3, #52]	; 0x34
	Macro_Write_Block(ADC1->CR2, 0x7, 0x7, 17); 	// EXT Trigger = SW Trigger
 80030a0:	689a      	ldr	r2, [r3, #8]
 80030a2:	f442 2260 	orr.w	r2, r2, #917504	; 0xe0000
 80030a6:	609a      	str	r2, [r3, #8]
	Macro_Set_Bit(ADC1->CR2, 0); 					// ADC ON
 80030a8:	689a      	ldr	r2, [r3, #8]
 80030aa:	f042 0201 	orr.w	r2, r2, #1
 80030ae:	609a      	str	r2, [r3, #8]
 80030b0:	4770      	bx	lr
 80030b2:	bf00      	nop

080030b4 <Adc_Cds_Start>:
}

void Adc_Cds_Start(void)
{
	Macro_Set_Bit(ADC1->CR2, 20);
 80030b4:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 80030b8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80030bc:	689a      	ldr	r2, [r3, #8]
 80030be:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80030c2:	609a      	str	r2, [r3, #8]
	Macro_Set_Bit(ADC1->CR2, 22);
 80030c4:	689a      	ldr	r2, [r3, #8]
 80030c6:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80030ca:	609a      	str	r2, [r3, #8]
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop

080030d0 <Adc_Cds_Stop>:
}

void Adc_Cds_Stop(void)
{
	Macro_Clear_Bit(ADC1->CR2, 22);
 80030d0:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 80030d4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80030d8:	689a      	ldr	r2, [r3, #8]
 80030da:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 80030de:	609a      	str	r2, [r3, #8]
	Macro_Clear_Bit(ADC1->CR2, 0);
 80030e0:	689a      	ldr	r2, [r3, #8]
 80030e2:	f022 0201 	bic.w	r2, r2, #1
 80030e6:	609a      	str	r2, [r3, #8]
 80030e8:	4770      	bx	lr
 80030ea:	bf00      	nop

080030ec <Adc_Cds_Get_Status>:

}

int Adc_Cds_Get_Status(void)
{
	int r = Macro_Check_Bit_Set(ADC1->SR,1);
 80030ec:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 80030f0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80030f4:	6818      	ldr	r0, [r3, #0]
 80030f6:	f3c0 0040 	ubfx	r0, r0, #1, #1

	if(r)
 80030fa:	b138      	cbz	r0, 800310c <Adc_Cds_Get_Status+0x20>
	{
		Macro_Clear_Bit(ADC1->SR,1);
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	f022 0202 	bic.w	r2, r2, #2
 8003102:	601a      	str	r2, [r3, #0]
		Macro_Clear_Bit(ADC1->SR, 4);
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	f022 0210 	bic.w	r2, r2, #16
 800310a:	601a      	str	r2, [r3, #0]

	}
	return r;
}
 800310c:	4770      	bx	lr
 800310e:	bf00      	nop

08003110 <Adc_Get_Data>:

int Adc_Get_Data(void)
{
	return Macro_Extract_Area(ADC1->DR, 0xFFF, 0);
 8003110:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8003114:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003118:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 800311a:	f3c0 000b 	ubfx	r0, r0, #0, #12
 800311e:	4770      	bx	lr

08003120 <Clock_Init>:
#include "device_driver.h"

void Clock_Init(void)
{
	RCC->CR = 0x1;
 8003120:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003124:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003128:	2201      	movs	r2, #1
 800312a:	601a      	str	r2, [r3, #0]
	Macro_Set_Bit(RCC->CR, 16);
 800312c:	6819      	ldr	r1, [r3, #0]
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
 800312e:	f44f 6280 	mov.w	r2, #1024	; 0x400
#include "device_driver.h"

void Clock_Init(void)
{
	RCC->CR = 0x1;
	Macro_Set_Bit(RCC->CR, 16);
 8003132:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
 8003136:	f2c0 021d 	movt	r2, #29
#include "device_driver.h"

void Clock_Init(void)
{
	RCC->CR = 0x1;
	Macro_Set_Bit(RCC->CR, 16);
 800313a:	6019      	str	r1, [r3, #0]
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
 800313c:	605a      	str	r2, [r3, #4]
	Macro_Set_Bit(RCC->CR, 24);
 800313e:	681a      	ldr	r2, [r3, #0]
	while(!Macro_Check_Bit_Set(RCC->CR, 25));
 8003140:	4619      	mov	r1, r3
void Clock_Init(void)
{
	RCC->CR = 0x1;
	Macro_Set_Bit(RCC->CR, 16);
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
	Macro_Set_Bit(RCC->CR, 24);
 8003142:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003146:	601a      	str	r2, [r3, #0]
	while(!Macro_Check_Bit_Set(RCC->CR, 25));
 8003148:	680a      	ldr	r2, [r1, #0]
 800314a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800314e:	0192      	lsls	r2, r2, #6
 8003150:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003154:	d5f8      	bpl.n	8003148 <Clock_Init+0x28>
    Macro_Write_Block(FLASH->ACR, 0x3, 0x2, 0);
 8003156:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800315a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800315e:	6811      	ldr	r1, [r2, #0]
 8003160:	f021 0103 	bic.w	r1, r1, #3
 8003164:	f041 0102 	orr.w	r1, r1, #2
 8003168:	6011      	str	r1, [r2, #0]
	Macro_Write_Block(RCC->CFGR, 0x3, 0x2, 0);
 800316a:	685a      	ldr	r2, [r3, #4]
 800316c:	f022 0203 	bic.w	r2, r2, #3
 8003170:	f042 0202 	orr.w	r2, r2, #2
 8003174:	605a      	str	r2, [r3, #4]
 8003176:	4770      	bx	lr

08003178 <__get_PSP>:
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, psp\n\t" 
 8003178:	f3ef 8009 	mrs	r0, PSP
 800317c:	4600      	mov	r0, r0
 800317e:	4770      	bx	lr

08003180 <__set_PSP>:
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n\t"
 8003180:	f380 8809 	msr	PSP, r0
 8003184:	4770      	bx	lr
 8003186:	bf00      	nop

08003188 <__get_MSP>:
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, msp\n\t" 
 8003188:	f3ef 8008 	mrs	r0, MSP
 800318c:	4600      	mov	r0, r0
 800318e:	4770      	bx	lr

08003190 <__set_MSP>:
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n\t"
 8003190:	f380 8808 	msr	MSP, r0
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop

08003198 <__get_BASEPRI>:
 */
uint32_t __get_BASEPRI(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
 8003198:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  return(result);
}
 800319c:	4770      	bx	lr
 800319e:	bf00      	nop

080031a0 <__set_BASEPRI>:
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
 80031a0:	f380 8811 	msr	BASEPRI, r0
 80031a4:	4770      	bx	lr
 80031a6:	bf00      	nop

080031a8 <__get_PRIMASK>:
 */
uint32_t __get_PRIMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80031a8:	f3ef 8010 	mrs	r0, PRIMASK
  return(result);
}
 80031ac:	4770      	bx	lr
 80031ae:	bf00      	nop

080031b0 <__set_PRIMASK>:
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
 80031b0:	f380 8810 	msr	PRIMASK, r0
 80031b4:	4770      	bx	lr
 80031b6:	bf00      	nop

080031b8 <__get_FAULTMASK>:
 */
uint32_t __get_FAULTMASK(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 80031b8:	f3ef 8013 	mrs	r0, FAULTMASK
  return(result);
}
 80031bc:	4770      	bx	lr
 80031be:	bf00      	nop

080031c0 <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
 80031c0:	f380 8813 	msr	FAULTMASK, r0
 80031c4:	4770      	bx	lr
 80031c6:	bf00      	nop

080031c8 <__get_CONTROL>:
 */
uint32_t __get_CONTROL(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 80031c8:	f3ef 8014 	mrs	r0, CONTROL
  return(result);
}
 80031cc:	4770      	bx	lr
 80031ce:	bf00      	nop

080031d0 <__set_CONTROL>:
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) );
 80031d0:	f380 8814 	msr	CONTROL, r0
 80031d4:	4770      	bx	lr
 80031d6:	bf00      	nop

080031d8 <__REV>:
 */
uint32_t __REV(uint32_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 80031d8:	ba00      	rev	r0, r0
  return(result);
}
 80031da:	4770      	bx	lr

080031dc <__REV16>:
 */
uint32_t __REV16(uint16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
 80031dc:	ba40      	rev16	r0, r0
  return(result);
}
 80031de:	4770      	bx	lr

080031e0 <__REVSH>:
 */
int32_t __REVSH(int16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
 80031e0:	bac0      	revsh	r0, r0
  return(result);
}
 80031e2:	4770      	bx	lr

080031e4 <__RBIT>:
 */
uint32_t __RBIT(uint32_t value)
{
  uint32_t result=0;
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031e4:	fa90 f0a0 	rbit	r0, r0
   return(result);
}
 80031e8:	4770      	bx	lr
 80031ea:	bf00      	nop

080031ec <__LDREXB>:
 */
uint8_t __LDREXB(uint8_t *addr)
{
    uint8_t result=0;
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
 80031ec:	e8d0 0f4f 	ldrexb	r0, [r0]
   return(result);
}
 80031f0:	b2c0      	uxtb	r0, r0
 80031f2:	4770      	bx	lr

080031f4 <__LDREXH>:
 */
uint16_t __LDREXH(uint16_t *addr)
{
    uint16_t result=0;
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
 80031f4:	e8d0 0f5f 	ldrexh	r0, [r0]
   return(result);
}
 80031f8:	b280      	uxth	r0, r0
 80031fa:	4770      	bx	lr

080031fc <__LDREXW>:
 */
uint32_t __LDREXW(uint32_t *addr)
{
    uint32_t result=0;
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
 80031fc:	e850 0f00 	ldrex	r0, [r0]
   return(result);
}
 8003200:	4770      	bx	lr
 8003202:	bf00      	nop

08003204 <__STREXB>:
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 8003204:	e8c1 0f43 	strexb	r3, r0, [r1]
 8003208:	4618      	mov	r0, r3
   return(result);
}
 800320a:	4770      	bx	lr

0800320c <__STREXH>:
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 800320c:	e8c1 0f53 	strexh	r3, r0, [r1]
 8003210:	4618      	mov	r0, r3
   return(result);
}
 8003212:	4770      	bx	lr

08003214 <__STREXW>:
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 8003214:	e841 0000 	strex	r0, r0, [r1]
   return(result);
}
 8003218:	4770      	bx	lr
 800321a:	bf00      	nop

0800321c <Key_Poll_Init>:
#include "device_driver.h"

void Key_Poll_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 800321c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003220:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003224:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRL, 0xff, 0x44, 24);
 8003226:	f44f 6340 	mov.w	r3, #3072	; 0xc00
#include "device_driver.h"

void Key_Poll_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 800322a:	f041 0108 	orr.w	r1, r1, #8
 800322e:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRL, 0xff, 0x44, 24);
 8003230:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800323a:	f042 4288 	orr.w	r2, r2, #1140850688	; 0x44000000
 800323e:	601a      	str	r2, [r3, #0]
 8003240:	4770      	bx	lr
 8003242:	bf00      	nop

08003244 <Key_Get_Pressed>:

#define COUNT_FOR_CHAT 		20000

static int Key_Check_Input(void)
{
	return ~Macro_Extract_Area(GPIOB->IDR, 0x3, 6) & 0x3;
 8003244:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8003248:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800324c:	6888      	ldr	r0, [r1, #8]
 800324e:	f644 6320 	movw	r3, #20000	; 0x4e20
 8003252:	f080 00c0 	eor.w	r0, r0, #192	; 0xc0
 8003256:	f3c0 1081 	ubfx	r0, r0, #6, #2
 800325a:	688a      	ldr	r2, [r1, #8]
 800325c:	f082 02c0 	eor.w	r2, r2, #192	; 0xc0
 8003260:	f3c2 1281 	ubfx	r2, r2, #6, #2
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
		{
			if(k != Key_Check_Input())
 8003264:	4290      	cmp	r0, r2
 8003266:	d1f1      	bne.n	800324c <Key_Get_Pressed+0x8>

	for(;;)
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
 8003268:	3b01      	subs	r3, #1
 800326a:	d1f6      	bne.n	800325a <Key_Get_Pressed+0x16>

		if(i == COUNT_FOR_CHAT) break;
	}

	return k;
}
 800326c:	4770      	bx	lr
 800326e:	bf00      	nop

08003270 <Key_Wait_Key_Released>:

#define COUNT_FOR_CHAT 		20000

static int Key_Check_Input(void)
{
	return ~Macro_Extract_Area(GPIOB->IDR, 0x3, 6) & 0x3;
 8003270:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8003274:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003278:	6881      	ldr	r1, [r0, #8]
 800327a:	f644 6320 	movw	r3, #20000	; 0x4e20
 800327e:	f081 01c0 	eor.w	r1, r1, #192	; 0xc0
 8003282:	f3c1 1181 	ubfx	r1, r1, #6, #2
 8003286:	6882      	ldr	r2, [r0, #8]
 8003288:	f082 02c0 	eor.w	r2, r2, #192	; 0xc0
 800328c:	f3c2 1281 	ubfx	r2, r2, #6, #2
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
		{
			if(k != Key_Check_Input())
 8003290:	4291      	cmp	r1, r2
 8003292:	d1f1      	bne.n	8003278 <Key_Wait_Key_Released+0x8>

	for(;;)
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
 8003294:	3b01      	subs	r3, #1
 8003296:	d1f6      	bne.n	8003286 <Key_Wait_Key_Released+0x16>
	return k;
}

void Key_Wait_Key_Released(void)
{
	while(Key_Get_Pressed());
 8003298:	2900      	cmp	r1, #0
 800329a:	d1ed      	bne.n	8003278 <Key_Wait_Key_Released+0x8>
}
 800329c:	4770      	bx	lr
 800329e:	bf00      	nop

080032a0 <Key_Wait_Key_Pressed>:

#define COUNT_FOR_CHAT 		20000

static int Key_Check_Input(void)
{
	return ~Macro_Extract_Area(GPIOB->IDR, 0x3, 6) & 0x3;
 80032a0:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80032a4:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80032a8:	6888      	ldr	r0, [r1, #8]
 80032aa:	f644 6320 	movw	r3, #20000	; 0x4e20
 80032ae:	f080 00c0 	eor.w	r0, r0, #192	; 0xc0
 80032b2:	f3c0 1081 	ubfx	r0, r0, #6, #2
 80032b6:	688a      	ldr	r2, [r1, #8]
 80032b8:	f082 02c0 	eor.w	r2, r2, #192	; 0xc0
 80032bc:	f3c2 1281 	ubfx	r2, r2, #6, #2
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
		{
			if(k != Key_Check_Input())
 80032c0:	4290      	cmp	r0, r2
 80032c2:	d1f1      	bne.n	80032a8 <Key_Wait_Key_Pressed+0x8>

	for(;;)
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
 80032c4:	3b01      	subs	r3, #1
 80032c6:	d1f6      	bne.n	80032b6 <Key_Wait_Key_Pressed+0x16>

int Key_Wait_Key_Pressed(void)
{
	int k;

	while((k = Key_Get_Pressed()) == 0);
 80032c8:	2800      	cmp	r0, #0
 80032ca:	d0ed      	beq.n	80032a8 <Key_Wait_Key_Pressed+0x8>
	return k;
}
 80032cc:	4770      	bx	lr
 80032ce:	bf00      	nop

080032d0 <LED_Init>:
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 80032d0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80032d4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80032d8:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRH, 0xff, 0x66, 0);
 80032da:	f44f 6340 	mov.w	r3, #3072	; 0xc00
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 80032de:	f041 0108 	orr.w	r1, r1, #8
 80032e2:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRH, 0xff, 0x66, 0);
 80032e4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80032e8:	685a      	ldr	r2, [r3, #4]
 80032ea:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80032ee:	f042 0266 	orr.w	r2, r2, #102	; 0x66
 80032f2:	605a      	str	r2, [r3, #4]
	Macro_Set_Area(GPIOB->ODR, 0x3, 8);
 80032f4:	68da      	ldr	r2, [r3, #12]
 80032f6:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80032fa:	60da      	str	r2, [r3, #12]
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop

08003300 <LED_Display>:
}

void LED_Display(unsigned int num)
{
	Macro_Write_Block(GPIOB->ODR, 0x3, (~num & 3), 8);
 8003300:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003304:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003308:	68da      	ldr	r2, [r3, #12]
 800330a:	43c0      	mvns	r0, r0
 800330c:	f000 0003 	and.w	r0, r0, #3
 8003310:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003314:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8003318:	60da      	str	r2, [r3, #12]
 800331a:	4770      	bx	lr

0800331c <LED_All_On>:
}

void LED_All_On(void)
{
	Macro_Clear_Area(GPIOB->ODR, 0x3, 8);
 800331c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003320:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003324:	68da      	ldr	r2, [r3, #12]
 8003326:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800332a:	60da      	str	r2, [r3, #12]
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop

08003330 <LED_All_Off>:
}

void LED_All_Off(void)
{
	Macro_Set_Area(GPIOB->ODR, 0x3, 8);
 8003330:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003334:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003338:	68da      	ldr	r2, [r3, #12]
 800333a:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800333e:	60da      	str	r2, [r3, #12]
 8003340:	4770      	bx	lr
 8003342:	bf00      	nop

08003344 <Main>:
	Uart_Init(115200);
	Key_Poll_Init();
}

void Main(void)
{
 8003344:	b500      	push	{lr}
 8003346:	b083      	sub	sp, #12
#include "device_driver.h"

static void Sys_Init(void)
{
	Clock_Init();
 8003348:	f7ff feea 	bl	8003120 <Clock_Init>
	LED_Init();
 800334c:	f7ff ffc0 	bl	80032d0 <LED_Init>
	Uart_Init(115200);
 8003350:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8003354:	f000 fd10 	bl	8003d78 <Uart1_Init>
	Key_Poll_Init();
 8003358:	f7ff ff60 	bl	800321c <Key_Poll_Init>
}

void Main(void)
{
	Sys_Init();
	Tim2_Pwm_Init();
 800335c:	f000 f818 	bl	8003390 <Tim2_Pwm_Init>
	
	Adc_Cds_Init();
 8003360:	f7ff fe72 	bl	8003048 <Adc_Cds_Init>
 8003364:	e004      	b.n	8003370 <Main+0x2c>
		
		if((rx=Uart1_Get_Pressed())!=0)
		{
			Moter_Run(rx);
		}
		if((key=Key_Get_Pressed()) != 0)
 8003366:	f7ff ff6d 	bl	8003244 <Key_Get_Pressed>
 800336a:	b958      	cbnz	r0, 8003384 <Main+0x40>
		{
			Key_Wait_Key_Released();
		}
		Moter_Mode(key);
 800336c:	f000 f9fc 	bl	8003768 <Moter_Mode>
		// for(int j=0;j<0x100000;j++){}

		char rx;
		int  key;
		
		if((rx=Uart1_Get_Pressed())!=0)
 8003370:	f000 fdce 	bl	8003f10 <Uart1_Get_Pressed>
 8003374:	2800      	cmp	r0, #0
 8003376:	d0f6      	beq.n	8003366 <Main+0x22>
		{
			Moter_Run(rx);
 8003378:	f000 f8de 	bl	8003538 <Moter_Run>
		}
		if((key=Key_Get_Pressed()) != 0)
 800337c:	f7ff ff62 	bl	8003244 <Key_Get_Pressed>
 8003380:	2800      	cmp	r0, #0
 8003382:	d0f3      	beq.n	800336c <Main+0x28>
		{
			Key_Wait_Key_Released();
 8003384:	9001      	str	r0, [sp, #4]
 8003386:	f7ff ff73 	bl	8003270 <Key_Wait_Key_Released>
 800338a:	9801      	ldr	r0, [sp, #4]
 800338c:	e7ee      	b.n	800336c <Main+0x28>
 800338e:	bf00      	nop

08003390 <Tim2_Pwm_Init>:
unsigned int k;
unsigned int i;
unsigned int modeState;

void Tim2_Pwm_Init()
{
 8003390:	b410      	push	{r4}
    Macro_Set_Bit(RCC->APB2ENR,2);
 8003392:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003396:	f2c4 0102 	movt	r1, #16386	; 0x4002
 800339a:	698b      	ldr	r3, [r1, #24]
    Macro_Write_Block(GPIOA->CRL,0xff,0xbb,8);
 800339c:	f44f 6200 	mov.w	r2, #2048	; 0x800
unsigned int i;
unsigned int modeState;

void Tim2_Pwm_Init()
{
    Macro_Set_Bit(RCC->APB2ENR,2);
 80033a0:	f043 0304 	orr.w	r3, r3, #4
 80033a4:	618b      	str	r3, [r1, #24]
    Macro_Write_Block(GPIOA->CRL,0xff,0xbb,8);
 80033a6:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80033aa:	6810      	ldr	r0, [r2, #0]
    
    Macro_Set_Bit(RCC->APB1ENR,0);

    Macro_Write_Block(TIM2->CCMR2,0xf,0x7,3);  // TIM2 3채널 PWM 모드
 80033ac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
unsigned int modeState;

void Tim2_Pwm_Init()
{
    Macro_Set_Bit(RCC->APB2ENR,2);
    Macro_Write_Block(GPIOA->CRL,0xff,0xbb,8);
 80033b0:	f420 407f 	bic.w	r0, r0, #65280	; 0xff00
 80033b4:	f440 403b 	orr.w	r0, r0, #47872	; 0xbb00
 80033b8:	6010      	str	r0, [r2, #0]
    
    Macro_Set_Bit(RCC->APB1ENR,0);
 80033ba:	69c8      	ldr	r0, [r1, #28]
    Macro_Write_Block(TIM2->CCER,0x3,0x1,8);
    Macro_Write_Block(TIM2->CCMR2,0xf,0x7,11); // TIM2 4채널 PWM 모드
    Macro_Write_Block(TIM2->CCER,0x3,0x1,12);
    Macro_Write_Block(TIM2->CCMR2,0x3,0x0,8);

    freq_state=200000;
 80033bc:	f240 5280 	movw	r2, #1408	; 0x580
void Tim2_Pwm_Init()
{
    Macro_Set_Bit(RCC->APB2ENR,2);
    Macro_Write_Block(GPIOA->CRL,0xff,0xbb,8);
    
    Macro_Set_Bit(RCC->APB1ENR,0);
 80033c0:	f040 0001 	orr.w	r0, r0, #1
 80033c4:	61c8      	str	r0, [r1, #28]

    Macro_Write_Block(TIM2->CCMR2,0xf,0x7,3);  // TIM2 3채널 PWM 모드
 80033c6:	8b99      	ldrh	r1, [r3, #28]
    Macro_Write_Block(TIM2->CCER,0x3,0x1,8);
    Macro_Write_Block(TIM2->CCMR2,0xf,0x7,11); // TIM2 4채널 PWM 모드
    Macro_Write_Block(TIM2->CCER,0x3,0x1,12);
    Macro_Write_Block(TIM2->CCMR2,0x3,0x0,8);

    freq_state=200000;
 80033c8:	f44f 6454 	mov.w	r4, #3392	; 0xd40
    Macro_Set_Bit(RCC->APB2ENR,2);
    Macro_Write_Block(GPIOA->CRL,0xff,0xbb,8);
    
    Macro_Set_Bit(RCC->APB1ENR,0);

    Macro_Write_Block(TIM2->CCMR2,0xf,0x7,3);  // TIM2 3채널 PWM 모드
 80033cc:	f021 0178 	bic.w	r1, r1, #120	; 0x78
 80033d0:	0409      	lsls	r1, r1, #16
 80033d2:	0c09      	lsrs	r1, r1, #16
 80033d4:	f041 0138 	orr.w	r1, r1, #56	; 0x38
 80033d8:	8399      	strh	r1, [r3, #28]
    Macro_Write_Block(TIM2->CCMR2,0x3,0x0,0);
 80033da:	8b99      	ldrh	r1, [r3, #28]
    Macro_Write_Block(TIM2->CCER,0x3,0x1,8);
    Macro_Write_Block(TIM2->CCMR2,0xf,0x7,11); // TIM2 4채널 PWM 모드
    Macro_Write_Block(TIM2->CCER,0x3,0x1,12);
    Macro_Write_Block(TIM2->CCMR2,0x3,0x0,8);

    freq_state=200000;
 80033dc:	f2c2 0200 	movt	r2, #8192	; 0x2000
    Macro_Write_Block(GPIOA->CRL,0xff,0xbb,8);
    
    Macro_Set_Bit(RCC->APB1ENR,0);

    Macro_Write_Block(TIM2->CCMR2,0xf,0x7,3);  // TIM2 3채널 PWM 모드
    Macro_Write_Block(TIM2->CCMR2,0x3,0x0,0);
 80033e0:	f021 0103 	bic.w	r1, r1, #3
 80033e4:	0409      	lsls	r1, r1, #16
 80033e6:	0c09      	lsrs	r1, r1, #16
 80033e8:	8399      	strh	r1, [r3, #28]
    Macro_Write_Block(TIM2->CCER,0x3,0x1,8);
 80033ea:	8c19      	ldrh	r1, [r3, #32]
    Macro_Write_Block(TIM2->CCMR2,0xf,0x7,11); // TIM2 4채널 PWM 모드
    Macro_Write_Block(TIM2->CCER,0x3,0x1,12);
    Macro_Write_Block(TIM2->CCMR2,0x3,0x0,8);

    freq_state=200000;
    k=0;
 80033ec:	2000      	movs	r0, #0
    
    Macro_Set_Bit(RCC->APB1ENR,0);

    Macro_Write_Block(TIM2->CCMR2,0xf,0x7,3);  // TIM2 3채널 PWM 모드
    Macro_Write_Block(TIM2->CCMR2,0x3,0x0,0);
    Macro_Write_Block(TIM2->CCER,0x3,0x1,8);
 80033ee:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 80033f2:	0409      	lsls	r1, r1, #16
 80033f4:	0c09      	lsrs	r1, r1, #16
 80033f6:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 80033fa:	8419      	strh	r1, [r3, #32]
    Macro_Write_Block(TIM2->CCMR2,0xf,0x7,11); // TIM2 4채널 PWM 모드
 80033fc:	8b99      	ldrh	r1, [r3, #28]
    Macro_Write_Block(TIM2->CCER,0x3,0x1,12);
    Macro_Write_Block(TIM2->CCMR2,0x3,0x0,8);

    freq_state=200000;
 80033fe:	f2c0 0403 	movt	r4, #3
    Macro_Set_Bit(RCC->APB1ENR,0);

    Macro_Write_Block(TIM2->CCMR2,0xf,0x7,3);  // TIM2 3채널 PWM 모드
    Macro_Write_Block(TIM2->CCMR2,0x3,0x0,0);
    Macro_Write_Block(TIM2->CCER,0x3,0x1,8);
    Macro_Write_Block(TIM2->CCMR2,0xf,0x7,11); // TIM2 4채널 PWM 모드
 8003402:	f421 41f0 	bic.w	r1, r1, #30720	; 0x7800
 8003406:	0409      	lsls	r1, r1, #16
 8003408:	0c09      	lsrs	r1, r1, #16
 800340a:	f441 5160 	orr.w	r1, r1, #14336	; 0x3800
 800340e:	8399      	strh	r1, [r3, #28]
    Macro_Write_Block(TIM2->CCER,0x3,0x1,12);
 8003410:	8c19      	ldrh	r1, [r3, #32]
 8003412:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8003416:	0409      	lsls	r1, r1, #16
 8003418:	0c09      	lsrs	r1, r1, #16
 800341a:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 800341e:	8419      	strh	r1, [r3, #32]
    Macro_Write_Block(TIM2->CCMR2,0x3,0x0,8);
 8003420:	8b99      	ldrh	r1, [r3, #28]
 8003422:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8003426:	0409      	lsls	r1, r1, #16
 8003428:	0c09      	lsrs	r1, r1, #16
 800342a:	8399      	strh	r1, [r3, #28]

    freq_state=200000;
 800342c:	6014      	str	r4, [r2, #0]
    k=0;
 800342e:	6050      	str	r0, [r2, #4]
    i=0;
 8003430:	6090      	str	r0, [r2, #8]
    modeState=Standard;
 8003432:	60d0      	str	r0, [r2, #12]


}
 8003434:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003438:	4770      	bx	lr
 800343a:	bf00      	nop

0800343c <Tim2_Freq_Generation>:

void Tim2_Freq_Generation(unsigned int freq,unsigned int duty)
{
 800343c:	b538      	push	{r3, r4, r5, lr}
    
    TIM2->PSC = (unsigned int)(TIMXCLK/TIM2_FREQ+0.5) - 1;
 800343e:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8003442:	f240 1367 	movw	r3, #359	; 0x167
 8003446:	8523      	strh	r3, [r4, #40]	; 0x28


}

void Tim2_Freq_Generation(unsigned int freq,unsigned int duty)
{
 8003448:	460d      	mov	r5, r1
    
    TIM2->PSC = (unsigned int)(TIMXCLK/TIM2_FREQ+0.5) - 1;
    TIM2->ARR = TIM2_FREQ/freq;
 800344a:	f005 ff2d 	bl	80092a8 <__aeabi_ui2d>
 800344e:	4602      	mov	r2, r0
 8003450:	460b      	mov	r3, r1
 8003452:	a111      	add	r1, pc, #68	; (adr r1, 8003498 <Tim2_Freq_Generation+0x5c>)
 8003454:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003458:	f006 f8c6 	bl	80095e8 <__aeabi_ddiv>
 800345c:	f006 fa5c 	bl	8009918 <__aeabi_d2uiz>
 8003460:	b280      	uxth	r0, r0
 8003462:	85a0      	strh	r0, [r4, #44]	; 0x2c
    TIM2->CCR3 = TIM2->ARR/duty;
 8003464:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
    TIM2->CCR4 = TIM2->ARR/duty;
    
    Macro_Set_Bit(TIM2->DIER,0);
    
    Macro_Set_Bit(TIM2->EGR,0);
    TIM2->CR1 = (1<<4)|(0<<3)|(1<<0);
 8003466:	2311      	movs	r3, #17
void Tim2_Freq_Generation(unsigned int freq,unsigned int duty)
{
    
    TIM2->PSC = (unsigned int)(TIMXCLK/TIM2_FREQ+0.5) - 1;
    TIM2->ARR = TIM2_FREQ/freq;
    TIM2->CCR3 = TIM2->ARR/duty;
 8003468:	b292      	uxth	r2, r2
 800346a:	fbb2 f2f5 	udiv	r2, r2, r5
 800346e:	87a2      	strh	r2, [r4, #60]	; 0x3c
    TIM2->CCR4 = TIM2->ARR/duty;
 8003470:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 8003472:	b292      	uxth	r2, r2
 8003474:	fbb2 f5f5 	udiv	r5, r2, r5
 8003478:	f8a4 5040 	strh.w	r5, [r4, #64]	; 0x40
    
    Macro_Set_Bit(TIM2->DIER,0);
 800347c:	89a2      	ldrh	r2, [r4, #12]
 800347e:	b292      	uxth	r2, r2
 8003480:	f042 0201 	orr.w	r2, r2, #1
 8003484:	81a2      	strh	r2, [r4, #12]
    
    Macro_Set_Bit(TIM2->EGR,0);
 8003486:	8aa2      	ldrh	r2, [r4, #20]
 8003488:	b292      	uxth	r2, r2
 800348a:	f042 0201 	orr.w	r2, r2, #1
 800348e:	82a2      	strh	r2, [r4, #20]
    TIM2->CR1 = (1<<4)|(0<<3)|(1<<0);
 8003490:	8023      	strh	r3, [r4, #0]
 8003492:	bd38      	pop	{r3, r4, r5, pc}
 8003494:	f3af 8000 	nop.w
 8003498:	00000000 	andeq	r0, r0, r0
 800349c:	41086a00 	tstmi	r8, r0, lsl #20

080034a0 <Moter_Right>:
//     TIM2->CCR4 = TIM2->ARR/duty;
// }

void Moter_Right()
{
    Macro_Set_Bit(TIM2->CR1,0);
 80034a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80034a4:	881a      	ldrh	r2, [r3, #0]
 80034a6:	b292      	uxth	r2, r2
 80034a8:	f042 0201 	orr.w	r2, r2, #1
 80034ac:	801a      	strh	r2, [r3, #0]
    Macro_Set_Bit(TIM2->DIER,0);
 80034ae:	899a      	ldrh	r2, [r3, #12]
 80034b0:	b292      	uxth	r2, r2
 80034b2:	f042 0201 	orr.w	r2, r2, #1
 80034b6:	819a      	strh	r2, [r3, #12]
    Macro_Set_Bit(TIM2->CCER,12);
 80034b8:	8c1a      	ldrh	r2, [r3, #32]
 80034ba:	b292      	uxth	r2, r2
 80034bc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80034c0:	841a      	strh	r2, [r3, #32]
    Macro_Clear_Bit(TIM2->CCER,8);
 80034c2:	8c1a      	ldrh	r2, [r3, #32]
 80034c4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80034c8:	0412      	lsls	r2, r2, #16
 80034ca:	0c12      	lsrs	r2, r2, #16
 80034cc:	841a      	strh	r2, [r3, #32]
 80034ce:	4770      	bx	lr

080034d0 <Moter_Left>:

}
void Moter_Left()
{
    Macro_Set_Bit(TIM2->CR1,0);
 80034d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80034d4:	881a      	ldrh	r2, [r3, #0]
 80034d6:	b292      	uxth	r2, r2
 80034d8:	f042 0201 	orr.w	r2, r2, #1
 80034dc:	801a      	strh	r2, [r3, #0]
    Macro_Set_Bit(TIM2->DIER,0);
 80034de:	899a      	ldrh	r2, [r3, #12]
 80034e0:	b292      	uxth	r2, r2
 80034e2:	f042 0201 	orr.w	r2, r2, #1
 80034e6:	819a      	strh	r2, [r3, #12]
    Macro_Set_Bit(TIM2->CCER,8);
 80034e8:	8c1a      	ldrh	r2, [r3, #32]
 80034ea:	b292      	uxth	r2, r2
 80034ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80034f0:	841a      	strh	r2, [r3, #32]
    Macro_Clear_Bit(TIM2->CCER,12);
 80034f2:	8c1a      	ldrh	r2, [r3, #32]
 80034f4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80034f8:	0412      	lsls	r2, r2, #16
 80034fa:	0c12      	lsrs	r2, r2, #16
 80034fc:	841a      	strh	r2, [r3, #32]
 80034fe:	4770      	bx	lr

08003500 <Moter_Stop>:
}

void Moter_Stop()
{
    Macro_Clear_Bit(TIM2->CCER,8);
 8003500:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003504:	8c1a      	ldrh	r2, [r3, #32]
 8003506:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800350a:	0412      	lsls	r2, r2, #16
 800350c:	0c12      	lsrs	r2, r2, #16
 800350e:	841a      	strh	r2, [r3, #32]
    Macro_Clear_Bit(TIM2->CCER,12);
 8003510:	8c1a      	ldrh	r2, [r3, #32]
 8003512:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003516:	0412      	lsls	r2, r2, #16
 8003518:	0c12      	lsrs	r2, r2, #16
 800351a:	841a      	strh	r2, [r3, #32]
    Macro_Clear_Bit(TIM2->CR1,0);
 800351c:	881a      	ldrh	r2, [r3, #0]
 800351e:	f022 0201 	bic.w	r2, r2, #1
 8003522:	0412      	lsls	r2, r2, #16
 8003524:	0c12      	lsrs	r2, r2, #16
 8003526:	801a      	strh	r2, [r3, #0]
    Macro_Clear_Bit(TIM2->DIER,0);
 8003528:	899a      	ldrh	r2, [r3, #12]
 800352a:	f022 0201 	bic.w	r2, r2, #1
 800352e:	0412      	lsls	r2, r2, #16
 8003530:	0c12      	lsrs	r2, r2, #16
 8003532:	819a      	strh	r2, [r3, #12]
 8003534:	4770      	bx	lr
 8003536:	bf00      	nop

08003538 <Moter_Run>:

}

void Moter_Run(char rx)
{
    if(rx == 's')       // 조건을 걸어 두지 않아 cds,auto모드 일 때도 뱡향 전환가능능
 8003538:	2873      	cmp	r0, #115	; 0x73
    Macro_Clear_Bit(TIM2->DIER,0);

}

void Moter_Run(char rx)
{
 800353a:	b510      	push	{r4, lr}
 800353c:	4601      	mov	r1, r0
    if(rx == 's')       // 조건을 걸어 두지 않아 cds,auto모드 일 때도 뱡향 전환가능능
 800353e:	d056      	beq.n	80035ee <Moter_Run+0xb6>
		Uart1_Printf("\n>정지모드 %c\n", rx);

		Moter_Stop();
        return;
		}
	if(rx == 'f')
 8003540:	2866      	cmp	r0, #102	; 0x66
 8003542:	d075      	beq.n	8003630 <Moter_Run+0xf8>
		Uart1_Printf("\n>정방향모드 %c\n", rx);
		Moter_Right();
        return;

		}
	if(rx == 'r')
 8003544:	2872      	cmp	r0, #114	; 0x72
 8003546:	f000 8091 	beq.w	800366c <Moter_Run+0x134>
        return;

		}

        
    if(modeState==Standard)  //기본 모드일때만 단계 변경 가능.
 800354a:	f240 5480 	movw	r4, #1408	; 0x580
 800354e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8003552:	68e3      	ldr	r3, [r4, #12]
 8003554:	b9d3      	cbnz	r3, 800358c <Moter_Run+0x54>
    {
        if(rx == '9')
 8003556:	2839      	cmp	r0, #57	; 0x39
 8003558:	f000 80a6 	beq.w	80036a8 <Moter_Run+0x170>
            
            freq_state=30;
            Uart1_Printf("\n>9단계\n");
            
        }
        else if(rx == '8')
 800355c:	2838      	cmp	r0, #56	; 0x38
 800355e:	f000 80c2 	beq.w	80036e6 <Moter_Run+0x1ae>
            
            freq_state=50;
            Uart1_Printf("\n>8단계\n");
            
        }
        else if(rx == '7')
 8003562:	2837      	cmp	r0, #55	; 0x37
 8003564:	f000 80c8 	beq.w	80036f8 <Moter_Run+0x1c0>
        
            freq_state=100;
            Uart1_Printf("\n>7단계\n");
            
        }
        else if(rx == '6')
 8003568:	2836      	cmp	r0, #54	; 0x36
 800356a:	f000 80ce 	beq.w	800370a <Moter_Run+0x1d2>
        {

            freq_state=500;
            Uart1_Printf("\n>6단계\n");
        }
        else if(rx == '5')
 800356e:	2835      	cmp	r0, #53	; 0x35
 8003570:	f000 80a3 	beq.w	80036ba <Moter_Run+0x182>
        {
            freq_state=10000;
            Uart1_Printf("\n>5단계\n");
            
        }
        else if(rx == '4')
 8003574:	2834      	cmp	r0, #52	; 0x34
 8003576:	f000 80d2 	beq.w	800371e <Moter_Run+0x1e6>
        {
            freq_state=20000;
            Uart1_Printf("\n>4단계\n");
            
        }
        else if(rx == '3')
 800357a:	2833      	cmp	r0, #51	; 0x33
 800357c:	f000 80d9 	beq.w	8003732 <Moter_Run+0x1fa>
        {
            freq_state=50000;
            Uart1_Printf("\n>3단계\n");
            
        }
        else if(rx == '2')
 8003580:	2832      	cmp	r0, #50	; 0x32
 8003582:	f000 80e0 	beq.w	8003746 <Moter_Run+0x20e>
        {
            freq_state=100000;
            Uart1_Printf("\n>2단계\n");
            
        }
        else if(rx == '1')
 8003586:	2831      	cmp	r0, #49	; 0x31
 8003588:	f000 80a1 	beq.w	80036ce <Moter_Run+0x196>
            Uart1_Printf("\n>1단계\n");
        
        }
    }

    Tim2_Freq_Generation(freq_state,5);   //변경된 주파수를 실시간으로 적용용
 800358c:	6820      	ldr	r0, [r4, #0]
}

void Tim2_Freq_Generation(unsigned int freq,unsigned int duty)
{
    
    TIM2->PSC = (unsigned int)(TIMXCLK/TIM2_FREQ+0.5) - 1;
 800358e:	f240 1367 	movw	r3, #359	; 0x167
 8003592:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8003596:	8523      	strh	r3, [r4, #40]	; 0x28
    TIM2->ARR = TIM2_FREQ/freq;
 8003598:	f005 fe86 	bl	80092a8 <__aeabi_ui2d>
 800359c:	4602      	mov	r2, r0
 800359e:	460b      	mov	r3, r1
 80035a0:	a16f      	add	r1, pc, #444	; (adr r1, 8003760 <Moter_Run+0x228>)
 80035a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80035a6:	f006 f81f 	bl	80095e8 <__aeabi_ddiv>
 80035aa:	f006 f9b5 	bl	8009918 <__aeabi_d2uiz>
 80035ae:	b280      	uxth	r0, r0
 80035b0:	85a0      	strh	r0, [r4, #44]	; 0x2c
    TIM2->CCR3 = TIM2->ARR/duty;
 80035b2:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 80035b4:	f64c 43cd 	movw	r3, #52429	; 0xcccd
 80035b8:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
 80035bc:	b292      	uxth	r2, r2
 80035be:	fba3 0202 	umull	r0, r2, r3, r2
 80035c2:	0892      	lsrs	r2, r2, #2
 80035c4:	87a2      	strh	r2, [r4, #60]	; 0x3c
    TIM2->CCR4 = TIM2->ARR/duty;
 80035c6:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
    
    Macro_Set_Bit(TIM2->DIER,0);
    
    Macro_Set_Bit(TIM2->EGR,0);
    TIM2->CR1 = (1<<4)|(0<<3)|(1<<0);
 80035c8:	2211      	movs	r2, #17
{
    
    TIM2->PSC = (unsigned int)(TIMXCLK/TIM2_FREQ+0.5) - 1;
    TIM2->ARR = TIM2_FREQ/freq;
    TIM2->CCR3 = TIM2->ARR/duty;
    TIM2->CCR4 = TIM2->ARR/duty;
 80035ca:	b289      	uxth	r1, r1
 80035cc:	fba3 0301 	umull	r0, r3, r3, r1
 80035d0:	089b      	lsrs	r3, r3, #2
 80035d2:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
    
    Macro_Set_Bit(TIM2->DIER,0);
 80035d6:	89a3      	ldrh	r3, [r4, #12]
 80035d8:	b29b      	uxth	r3, r3
 80035da:	f043 0301 	orr.w	r3, r3, #1
 80035de:	81a3      	strh	r3, [r4, #12]
    
    Macro_Set_Bit(TIM2->EGR,0);
 80035e0:	8aa3      	ldrh	r3, [r4, #20]
 80035e2:	b29b      	uxth	r3, r3
 80035e4:	f043 0301 	orr.w	r3, r3, #1
 80035e8:	82a3      	strh	r3, [r4, #20]
    TIM2->CR1 = (1<<4)|(0<<3)|(1<<0);
 80035ea:	8022      	strh	r2, [r4, #0]
 80035ec:	bd10      	pop	{r4, pc}

void Moter_Run(char rx)
{
    if(rx == 's')       // 조건을 걸어 두지 않아 cds,auto모드 일 때도 뱡향 전환가능능
		{
		Uart1_Printf("\n>정지모드 %c\n", rx);
 80035ee:	f24a 10b0 	movw	r0, #41392	; 0xa1b0
 80035f2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80035f6:	f000 fc5b 	bl	8003eb0 <Uart1_Printf>
    Macro_Clear_Bit(TIM2->CCER,12);
}

void Moter_Stop()
{
    Macro_Clear_Bit(TIM2->CCER,8);
 80035fa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80035fe:	8c1a      	ldrh	r2, [r3, #32]
 8003600:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003604:	0412      	lsls	r2, r2, #16
 8003606:	0c12      	lsrs	r2, r2, #16
 8003608:	841a      	strh	r2, [r3, #32]
    Macro_Clear_Bit(TIM2->CCER,12);
 800360a:	8c1a      	ldrh	r2, [r3, #32]
 800360c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003610:	0412      	lsls	r2, r2, #16
 8003612:	0c12      	lsrs	r2, r2, #16
 8003614:	841a      	strh	r2, [r3, #32]
    Macro_Clear_Bit(TIM2->CR1,0);
 8003616:	881a      	ldrh	r2, [r3, #0]
 8003618:	f022 0201 	bic.w	r2, r2, #1
 800361c:	0412      	lsls	r2, r2, #16
 800361e:	0c12      	lsrs	r2, r2, #16
 8003620:	801a      	strh	r2, [r3, #0]
    Macro_Clear_Bit(TIM2->DIER,0);
 8003622:	899a      	ldrh	r2, [r3, #12]
 8003624:	f022 0201 	bic.w	r2, r2, #1
 8003628:	0412      	lsls	r2, r2, #16
 800362a:	0c12      	lsrs	r2, r2, #16
 800362c:	819a      	strh	r2, [r3, #12]
 800362e:	bd10      	pop	{r4, pc}
		Moter_Stop();
        return;
		}
	if(rx == 'f')
		{
		Uart1_Printf("\n>정방향모드 %c\n", rx);
 8003630:	f24a 10c4 	movw	r0, #41412	; 0xa1c4
 8003634:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003638:	f000 fc3a 	bl	8003eb0 <Uart1_Printf>
//     TIM2->CCR4 = TIM2->ARR/duty;
// }

void Moter_Right()
{
    Macro_Set_Bit(TIM2->CR1,0);
 800363c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003640:	881a      	ldrh	r2, [r3, #0]
 8003642:	b292      	uxth	r2, r2
 8003644:	f042 0201 	orr.w	r2, r2, #1
 8003648:	801a      	strh	r2, [r3, #0]
    Macro_Set_Bit(TIM2->DIER,0);
 800364a:	899a      	ldrh	r2, [r3, #12]
 800364c:	b292      	uxth	r2, r2
 800364e:	f042 0201 	orr.w	r2, r2, #1
 8003652:	819a      	strh	r2, [r3, #12]
    Macro_Set_Bit(TIM2->CCER,12);
 8003654:	8c1a      	ldrh	r2, [r3, #32]
 8003656:	b292      	uxth	r2, r2
 8003658:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800365c:	841a      	strh	r2, [r3, #32]
    Macro_Clear_Bit(TIM2->CCER,8);
 800365e:	8c1a      	ldrh	r2, [r3, #32]
 8003660:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003664:	0412      	lsls	r2, r2, #16
 8003666:	0c12      	lsrs	r2, r2, #16
 8003668:	841a      	strh	r2, [r3, #32]
 800366a:	bd10      	pop	{r4, pc}
        return;

		}
	if(rx == 'r')
		{
		Uart1_Printf("\n>역방향모드 %c\n", rx);
 800366c:	f24a 10dc 	movw	r0, #41436	; 0xa1dc
 8003670:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003674:	f000 fc1c 	bl	8003eb0 <Uart1_Printf>
    Macro_Clear_Bit(TIM2->CCER,8);

}
void Moter_Left()
{
    Macro_Set_Bit(TIM2->CR1,0);
 8003678:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800367c:	881a      	ldrh	r2, [r3, #0]
 800367e:	b292      	uxth	r2, r2
 8003680:	f042 0201 	orr.w	r2, r2, #1
 8003684:	801a      	strh	r2, [r3, #0]
    Macro_Set_Bit(TIM2->DIER,0);
 8003686:	899a      	ldrh	r2, [r3, #12]
 8003688:	b292      	uxth	r2, r2
 800368a:	f042 0201 	orr.w	r2, r2, #1
 800368e:	819a      	strh	r2, [r3, #12]
    Macro_Set_Bit(TIM2->CCER,8);
 8003690:	8c1a      	ldrh	r2, [r3, #32]
 8003692:	b292      	uxth	r2, r2
 8003694:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003698:	841a      	strh	r2, [r3, #32]
    Macro_Clear_Bit(TIM2->CCER,12);
 800369a:	8c1a      	ldrh	r2, [r3, #32]
 800369c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80036a0:	0412      	lsls	r2, r2, #16
 80036a2:	0c12      	lsrs	r2, r2, #16
 80036a4:	841a      	strh	r2, [r3, #32]
 80036a6:	bd10      	pop	{r4, pc}
    {
        if(rx == '9')
        {
            
            freq_state=30;
            Uart1_Printf("\n>9단계\n");
 80036a8:	f24a 10f4 	movw	r0, #41460	; 0xa1f4
    if(modeState==Standard)  //기본 모드일때만 단계 변경 가능.
    {
        if(rx == '9')
        {
            
            freq_state=30;
 80036ac:	231e      	movs	r3, #30
            Uart1_Printf("\n>9단계\n");
 80036ae:	f6c0 0000 	movt	r0, #2048	; 0x800
    if(modeState==Standard)  //기본 모드일때만 단계 변경 가능.
    {
        if(rx == '9')
        {
            
            freq_state=30;
 80036b2:	6023      	str	r3, [r4, #0]
            Uart1_Printf("\n>9단계\n");
 80036b4:	f000 fbfc 	bl	8003eb0 <Uart1_Printf>
 80036b8:	e768      	b.n	800358c <Moter_Run+0x54>
            Uart1_Printf("\n>6단계\n");
        }
        else if(rx == '5')
        {
            freq_state=10000;
            Uart1_Printf("\n>5단계\n");
 80036ba:	f24a 2024 	movw	r0, #41508	; 0xa224
            freq_state=500;
            Uart1_Printf("\n>6단계\n");
        }
        else if(rx == '5')
        {
            freq_state=10000;
 80036be:	f242 7310 	movw	r3, #10000	; 0x2710
            Uart1_Printf("\n>5단계\n");
 80036c2:	f6c0 0000 	movt	r0, #2048	; 0x800
            freq_state=500;
            Uart1_Printf("\n>6단계\n");
        }
        else if(rx == '5')
        {
            freq_state=10000;
 80036c6:	6023      	str	r3, [r4, #0]
            Uart1_Printf("\n>5단계\n");
 80036c8:	f000 fbf2 	bl	8003eb0 <Uart1_Printf>
 80036cc:	e75e      	b.n	800358c <Moter_Run+0x54>
            Uart1_Printf("\n>2단계\n");
            
        }
        else if(rx == '1')
        {
            freq_state=200000;
 80036ce:	f44f 6354 	mov.w	r3, #3392	; 0xd40
            Uart1_Printf("\n>1단계\n");
 80036d2:	f24a 2054 	movw	r0, #41556	; 0xa254
            Uart1_Printf("\n>2단계\n");
            
        }
        else if(rx == '1')
        {
            freq_state=200000;
 80036d6:	f2c0 0303 	movt	r3, #3
            Uart1_Printf("\n>1단계\n");
 80036da:	f6c0 0000 	movt	r0, #2048	; 0x800
            Uart1_Printf("\n>2단계\n");
            
        }
        else if(rx == '1')
        {
            freq_state=200000;
 80036de:	6023      	str	r3, [r4, #0]
            Uart1_Printf("\n>1단계\n");
 80036e0:	f000 fbe6 	bl	8003eb0 <Uart1_Printf>
 80036e4:	e752      	b.n	800358c <Moter_Run+0x54>
        }
        else if(rx == '8')
        {
            
            freq_state=50;
            Uart1_Printf("\n>8단계\n");
 80036e6:	f24a 2000 	movw	r0, #41472	; 0xa200
            
        }
        else if(rx == '8')
        {
            
            freq_state=50;
 80036ea:	2332      	movs	r3, #50	; 0x32
            Uart1_Printf("\n>8단계\n");
 80036ec:	f6c0 0000 	movt	r0, #2048	; 0x800
            
        }
        else if(rx == '8')
        {
            
            freq_state=50;
 80036f0:	6023      	str	r3, [r4, #0]
            Uart1_Printf("\n>8단계\n");
 80036f2:	f000 fbdd 	bl	8003eb0 <Uart1_Printf>
 80036f6:	e749      	b.n	800358c <Moter_Run+0x54>
        }
        else if(rx == '7')
        {
        
            freq_state=100;
            Uart1_Printf("\n>7단계\n");
 80036f8:	f24a 200c 	movw	r0, #41484	; 0xa20c
            
        }
        else if(rx == '7')
        {
        
            freq_state=100;
 80036fc:	2364      	movs	r3, #100	; 0x64
            Uart1_Printf("\n>7단계\n");
 80036fe:	f6c0 0000 	movt	r0, #2048	; 0x800
            
        }
        else if(rx == '7')
        {
        
            freq_state=100;
 8003702:	6023      	str	r3, [r4, #0]
            Uart1_Printf("\n>7단계\n");
 8003704:	f000 fbd4 	bl	8003eb0 <Uart1_Printf>
 8003708:	e740      	b.n	800358c <Moter_Run+0x54>
        }
        else if(rx == '6')
        {

            freq_state=500;
            Uart1_Printf("\n>6단계\n");
 800370a:	f24a 2018 	movw	r0, #41496	; 0xa218
            
        }
        else if(rx == '6')
        {

            freq_state=500;
 800370e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
            Uart1_Printf("\n>6단계\n");
 8003712:	f6c0 0000 	movt	r0, #2048	; 0x800
            
        }
        else if(rx == '6')
        {

            freq_state=500;
 8003716:	6023      	str	r3, [r4, #0]
            Uart1_Printf("\n>6단계\n");
 8003718:	f000 fbca 	bl	8003eb0 <Uart1_Printf>
 800371c:	e736      	b.n	800358c <Moter_Run+0x54>
            
        }
        else if(rx == '4')
        {
            freq_state=20000;
            Uart1_Printf("\n>4단계\n");
 800371e:	f24a 2030 	movw	r0, #41520	; 0xa230
            Uart1_Printf("\n>5단계\n");
            
        }
        else if(rx == '4')
        {
            freq_state=20000;
 8003722:	f644 6320 	movw	r3, #20000	; 0x4e20
            Uart1_Printf("\n>4단계\n");
 8003726:	f6c0 0000 	movt	r0, #2048	; 0x800
            Uart1_Printf("\n>5단계\n");
            
        }
        else if(rx == '4')
        {
            freq_state=20000;
 800372a:	6023      	str	r3, [r4, #0]
            Uart1_Printf("\n>4단계\n");
 800372c:	f000 fbc0 	bl	8003eb0 <Uart1_Printf>
 8003730:	e72c      	b.n	800358c <Moter_Run+0x54>
            
        }
        else if(rx == '3')
        {
            freq_state=50000;
            Uart1_Printf("\n>3단계\n");
 8003732:	f24a 203c 	movw	r0, #41532	; 0xa23c
            Uart1_Printf("\n>4단계\n");
            
        }
        else if(rx == '3')
        {
            freq_state=50000;
 8003736:	f24c 3350 	movw	r3, #50000	; 0xc350
            Uart1_Printf("\n>3단계\n");
 800373a:	f6c0 0000 	movt	r0, #2048	; 0x800
            Uart1_Printf("\n>4단계\n");
            
        }
        else if(rx == '3')
        {
            freq_state=50000;
 800373e:	6023      	str	r3, [r4, #0]
            Uart1_Printf("\n>3단계\n");
 8003740:	f000 fbb6 	bl	8003eb0 <Uart1_Printf>
 8003744:	e722      	b.n	800358c <Moter_Run+0x54>
            
        }
        else if(rx == '2')
        {
            freq_state=100000;
 8003746:	f248 63a0 	movw	r3, #34464	; 0x86a0
            Uart1_Printf("\n>2단계\n");
 800374a:	f24a 2048 	movw	r0, #41544	; 0xa248
            Uart1_Printf("\n>3단계\n");
            
        }
        else if(rx == '2')
        {
            freq_state=100000;
 800374e:	f2c0 0301 	movt	r3, #1
            Uart1_Printf("\n>2단계\n");
 8003752:	f6c0 0000 	movt	r0, #2048	; 0x800
            Uart1_Printf("\n>3단계\n");
            
        }
        else if(rx == '2')
        {
            freq_state=100000;
 8003756:	6023      	str	r3, [r4, #0]
            Uart1_Printf("\n>2단계\n");
 8003758:	f000 fbaa 	bl	8003eb0 <Uart1_Printf>
 800375c:	e716      	b.n	800358c <Moter_Run+0x54>
 800375e:	bf00      	nop
 8003760:	00000000 	andeq	r0, r0, r0
 8003764:	41086a00 	tstmi	r8, r0, lsl #20

08003768 <Moter_Mode>:


}

void Moter_Mode(int key)
{
 8003768:	b538      	push	{r3, r4, r5, lr}
    
    
    switch(modeState)
 800376a:	f240 5480 	movw	r4, #1408	; 0x580
 800376e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8003772:	68e3      	ldr	r3, [r4, #12]


}

void Moter_Mode(int key)
{
 8003774:	4602      	mov	r2, r0
    
    
    switch(modeState)
 8003776:	2b01      	cmp	r3, #1
 8003778:	d053      	beq.n	8003822 <Moter_Mode+0xba>
 800377a:	d345      	bcc.n	8003808 <Moter_Mode+0xa0>
 800377c:	2b02      	cmp	r3, #2
 800377e:	d142      	bne.n	8003806 <Moter_Mode+0x9e>
        }
        Cds_Mode();
        break;

        case Auto:
        if(key==2)
 8003780:	2802      	cmp	r0, #2
 8003782:	f000 8096 	beq.w	80038b2 <Moter_Mode+0x14a>
}

void Auto_Mode()
{
    unsigned int k;
    i = (i + 1) % 2000000;
 8003786:	68a1      	ldr	r1, [r4, #8]
 8003788:	f64d 6383 	movw	r3, #56963	; 0xde83
 800378c:	3101      	adds	r1, #1
 800378e:	f2c4 331b 	movt	r3, #17179	; 0x431b
 8003792:	fba3 2301 	umull	r2, r3, r3, r1
 8003796:	f248 4280 	movw	r2, #33920	; 0x8480
 800379a:	f2c0 021e 	movt	r2, #30
 800379e:	0cdb      	lsrs	r3, r3, #19
 80037a0:	fb02 1313 	mls	r3, r2, r3, r1
    k=i/10; // 자동으로 1~200000까지의 주파수를 증가시킴.
 80037a4:	f64c 42cd 	movw	r2, #52429	; 0xcccd
 80037a8:	f6cc 42cc 	movt	r2, #52428	; 0xcccc
 80037ac:	fba2 1203 	umull	r1, r2, r2, r3
}

void Tim2_Freq_Generation(unsigned int freq,unsigned int duty)
{
    
    TIM2->PSC = (unsigned int)(TIMXCLK/TIM2_FREQ+0.5) - 1;
 80037b0:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000

void Auto_Mode()
{
    unsigned int k;
    i = (i + 1) % 2000000;
    k=i/10; // 자동으로 1~200000까지의 주파수를 증가시킴.
 80037b4:	08d0      	lsrs	r0, r2, #3
}

void Tim2_Freq_Generation(unsigned int freq,unsigned int duty)
{
    
    TIM2->PSC = (unsigned int)(TIMXCLK/TIM2_FREQ+0.5) - 1;
 80037b6:	f240 1167 	movw	r1, #359	; 0x167
}

void Auto_Mode()
{
    unsigned int k;
    i = (i + 1) % 2000000;
 80037ba:	60a3      	str	r3, [r4, #8]

void Tim2_Freq_Generation(unsigned int freq,unsigned int duty)
{
    
    TIM2->PSC = (unsigned int)(TIMXCLK/TIM2_FREQ+0.5) - 1;
    TIM2->ARR = TIM2_FREQ/freq;
 80037bc:	3001      	adds	r0, #1
}

void Tim2_Freq_Generation(unsigned int freq,unsigned int duty)
{
    
    TIM2->PSC = (unsigned int)(TIMXCLK/TIM2_FREQ+0.5) - 1;
 80037be:	8529      	strh	r1, [r5, #40]	; 0x28
    TIM2->ARR = TIM2_FREQ/freq;
 80037c0:	f005 fd72 	bl	80092a8 <__aeabi_ui2d>
 80037c4:	4602      	mov	r2, r0
 80037c6:	460b      	mov	r3, r1
 80037c8:	a145      	add	r1, pc, #276	; (adr r1, 80038e0 <Moter_Mode+0x178>)
 80037ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 80037ce:	f005 ff0b 	bl	80095e8 <__aeabi_ddiv>
 80037d2:	f006 f8a1 	bl	8009918 <__aeabi_d2uiz>
 80037d6:	b280      	uxth	r0, r0
 80037d8:	85a8      	strh	r0, [r5, #44]	; 0x2c
    TIM2->CCR3 = TIM2->ARR/duty;
 80037da:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
    TIM2->CCR4 = TIM2->ARR/duty;
    
    Macro_Set_Bit(TIM2->DIER,0);
    
    Macro_Set_Bit(TIM2->EGR,0);
    TIM2->CR1 = (1<<4)|(0<<3)|(1<<0);
 80037dc:	2311      	movs	r3, #17
void Tim2_Freq_Generation(unsigned int freq,unsigned int duty)
{
    
    TIM2->PSC = (unsigned int)(TIMXCLK/TIM2_FREQ+0.5) - 1;
    TIM2->ARR = TIM2_FREQ/freq;
    TIM2->CCR3 = TIM2->ARR/duty;
 80037de:	f3c2 024e 	ubfx	r2, r2, #1, #15
 80037e2:	87aa      	strh	r2, [r5, #60]	; 0x3c
    TIM2->CCR4 = TIM2->ARR/duty;
 80037e4:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
 80037e6:	f3c2 024e 	ubfx	r2, r2, #1, #15
 80037ea:	f8a5 2040 	strh.w	r2, [r5, #64]	; 0x40
    
    Macro_Set_Bit(TIM2->DIER,0);
 80037ee:	89aa      	ldrh	r2, [r5, #12]
 80037f0:	b292      	uxth	r2, r2
 80037f2:	f042 0201 	orr.w	r2, r2, #1
 80037f6:	81aa      	strh	r2, [r5, #12]
    
    Macro_Set_Bit(TIM2->EGR,0);
 80037f8:	8aaa      	ldrh	r2, [r5, #20]
 80037fa:	b292      	uxth	r2, r2
 80037fc:	f042 0201 	orr.w	r2, r2, #1
 8003800:	82aa      	strh	r2, [r5, #20]
    TIM2->CR1 = (1<<4)|(0<<3)|(1<<0);
 8003802:	802b      	strh	r3, [r5, #0]
 8003804:	bd38      	pop	{r3, r4, r5, pc}
 8003806:	bd38      	pop	{r3, r4, r5, pc}
    
    
    switch(modeState)
    {
        case Standard:
        if(key==1)
 8003808:	2801      	cmp	r0, #1
 800380a:	d05d      	beq.n	80038c8 <Moter_Mode+0x160>
        {
            modeState=Cds;
            Uart1_Printf("\n>Cds모드\n");
            Adc_Cds_Start();
        }
        else if(key==2)
 800380c:	2802      	cmp	r0, #2
 800380e:	d1f9      	bne.n	8003804 <Moter_Mode+0x9c>
        {
            modeState=Auto;
            Uart1_Printf("\n>자동모드\n");
 8003810:	f24a 2070 	movw	r0, #41584	; 0xa270
            Uart1_Printf("\n>Cds모드\n");
            Adc_Cds_Start();
        }
        else if(key==2)
        {
            modeState=Auto;
 8003814:	60e2      	str	r2, [r4, #12]
            Uart1_Printf("\n>자동모드\n");
 8003816:	f6c0 0000 	movt	r0, #2048	; 0x800
            Uart1_Printf("\n>기본모드\n");
        }
        Auto_Mode();
        break;
    }
}
 800381a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
            Adc_Cds_Start();
        }
        else if(key==2)
        {
            modeState=Auto;
            Uart1_Printf("\n>자동모드\n");
 800381e:	f000 bb47 	b.w	8003eb0 <Uart1_Printf>
        }
        
        break;

        case Cds:
        if(key==1)
 8003822:	2801      	cmp	r0, #1
 8003824:	d03a      	beq.n	800389c <Moter_Mode+0x134>
        break;
    }
}
void Cds_Mode()
{
    while(!(Adc_Cds_Get_Status()!=0)); 
 8003826:	f7ff fc61 	bl	80030ec <Adc_Cds_Get_Status>
 800382a:	2800      	cmp	r0, #0
 800382c:	d0fb      	beq.n	8003826 <Moter_Mode+0xbe>
    Tim2_Freq_Generation((unsigned int)Adc_Get_Data()*100,2);
 800382e:	f7ff fc6f 	bl	8003110 <Adc_Get_Data>
}

void Tim2_Freq_Generation(unsigned int freq,unsigned int duty)
{
    
    TIM2->PSC = (unsigned int)(TIMXCLK/TIM2_FREQ+0.5) - 1;
 8003832:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
    }
}
void Cds_Mode()
{
    while(!(Adc_Cds_Get_Status()!=0)); 
    Tim2_Freq_Generation((unsigned int)Adc_Get_Data()*100,2);
 8003836:	2264      	movs	r2, #100	; 0x64
}

void Tim2_Freq_Generation(unsigned int freq,unsigned int duty)
{
    
    TIM2->PSC = (unsigned int)(TIMXCLK/TIM2_FREQ+0.5) - 1;
 8003838:	f240 1367 	movw	r3, #359	; 0x167
 800383c:	8523      	strh	r3, [r4, #40]	; 0x28
    TIM2->ARR = TIM2_FREQ/freq;
 800383e:	fb02 f000 	mul.w	r0, r2, r0
 8003842:	f005 fd31 	bl	80092a8 <__aeabi_ui2d>
 8003846:	4602      	mov	r2, r0
 8003848:	460b      	mov	r3, r1
 800384a:	a125      	add	r1, pc, #148	; (adr r1, 80038e0 <Moter_Mode+0x178>)
 800384c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003850:	f005 feca 	bl	80095e8 <__aeabi_ddiv>
 8003854:	f006 f860 	bl	8009918 <__aeabi_d2uiz>
 8003858:	b280      	uxth	r0, r0
 800385a:	85a0      	strh	r0, [r4, #44]	; 0x2c
    TIM2->CCR3 = TIM2->ARR/duty;
 800385c:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
    TIM2->CCR4 = TIM2->ARR/duty;
    
    Macro_Set_Bit(TIM2->DIER,0);
    
    Macro_Set_Bit(TIM2->EGR,0);
    TIM2->CR1 = (1<<4)|(0<<3)|(1<<0);
 800385e:	2311      	movs	r3, #17
void Tim2_Freq_Generation(unsigned int freq,unsigned int duty)
{
    
    TIM2->PSC = (unsigned int)(TIMXCLK/TIM2_FREQ+0.5) - 1;
    TIM2->ARR = TIM2_FREQ/freq;
    TIM2->CCR3 = TIM2->ARR/duty;
 8003860:	f3c2 024e 	ubfx	r2, r2, #1, #15
 8003864:	87a2      	strh	r2, [r4, #60]	; 0x3c
    TIM2->CCR4 = TIM2->ARR/duty;
 8003866:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 8003868:	f3c2 024e 	ubfx	r2, r2, #1, #15
 800386c:	f8a4 2040 	strh.w	r2, [r4, #64]	; 0x40
    
    Macro_Set_Bit(TIM2->DIER,0);
 8003870:	89a2      	ldrh	r2, [r4, #12]
 8003872:	b292      	uxth	r2, r2
 8003874:	f042 0201 	orr.w	r2, r2, #1
 8003878:	81a2      	strh	r2, [r4, #12]
    
    Macro_Set_Bit(TIM2->EGR,0);
 800387a:	8aa2      	ldrh	r2, [r4, #20]
 800387c:	b292      	uxth	r2, r2
 800387e:	f042 0201 	orr.w	r2, r2, #1
 8003882:	82a2      	strh	r2, [r4, #20]
    TIM2->CR1 = (1<<4)|(0<<3)|(1<<0);
 8003884:	8023      	strh	r3, [r4, #0]
}
void Cds_Mode()
{
    while(!(Adc_Cds_Get_Status()!=0)); 
    Tim2_Freq_Generation((unsigned int)Adc_Get_Data()*100,2);
    Uart1_Printf("\n>%X\n",Adc_Get_Data());
 8003886:	f7ff fc43 	bl	8003110 <Adc_Get_Data>
            Uart1_Printf("\n>기본모드\n");
        }
        Auto_Mode();
        break;
    }
}
 800388a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
void Cds_Mode()
{
    while(!(Adc_Cds_Get_Status()!=0)); 
    Tim2_Freq_Generation((unsigned int)Adc_Get_Data()*100,2);
    Uart1_Printf("\n>%X\n",Adc_Get_Data());
 800388e:	4601      	mov	r1, r0
 8003890:	f24a 2090 	movw	r0, #41616	; 0xa290
 8003894:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003898:	f000 bb0a 	b.w	8003eb0 <Uart1_Printf>

        case Cds:
        if(key==1)
        {
            modeState=Standard;
            Uart1_Printf("\n>기본모드\n");
 800389c:	f24a 2080 	movw	r0, #41600	; 0xa280
        break;

        case Cds:
        if(key==1)
        {
            modeState=Standard;
 80038a0:	2300      	movs	r3, #0
            Uart1_Printf("\n>기본모드\n");
 80038a2:	f6c0 0000 	movt	r0, #2048	; 0x800
        break;

        case Cds:
        if(key==1)
        {
            modeState=Standard;
 80038a6:	60e3      	str	r3, [r4, #12]
            Uart1_Printf("\n>기본모드\n");
 80038a8:	f000 fb02 	bl	8003eb0 <Uart1_Printf>
            Adc_Cds_Stop();
 80038ac:	f7ff fc10 	bl	80030d0 <Adc_Cds_Stop>
 80038b0:	e7b9      	b.n	8003826 <Moter_Mode+0xbe>
        if(key==2)
        {
            modeState=Standard;
            k=0;
            i=0;
            Uart1_Printf("\n>기본모드\n");
 80038b2:	f24a 2080 	movw	r0, #41600	; 0xa280
        break;

        case Auto:
        if(key==2)
        {
            modeState=Standard;
 80038b6:	2300      	movs	r3, #0
            k=0;
            i=0;
            Uart1_Printf("\n>기본모드\n");
 80038b8:	f6c0 0000 	movt	r0, #2048	; 0x800
        break;

        case Auto:
        if(key==2)
        {
            modeState=Standard;
 80038bc:	60e3      	str	r3, [r4, #12]
            k=0;
 80038be:	6063      	str	r3, [r4, #4]
            i=0;
 80038c0:	60a3      	str	r3, [r4, #8]
            Uart1_Printf("\n>기본모드\n");
 80038c2:	f000 faf5 	bl	8003eb0 <Uart1_Printf>
 80038c6:	e75e      	b.n	8003786 <Moter_Mode+0x1e>
    {
        case Standard:
        if(key==1)
        {
            modeState=Cds;
            Uart1_Printf("\n>Cds모드\n");
 80038c8:	f24a 2060 	movw	r0, #41568	; 0xa260
 80038cc:	f6c0 0000 	movt	r0, #2048	; 0x800
    switch(modeState)
    {
        case Standard:
        if(key==1)
        {
            modeState=Cds;
 80038d0:	60e2      	str	r2, [r4, #12]
            Uart1_Printf("\n>Cds모드\n");
 80038d2:	f000 faed 	bl	8003eb0 <Uart1_Printf>
            Uart1_Printf("\n>기본모드\n");
        }
        Auto_Mode();
        break;
    }
}
 80038d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        case Standard:
        if(key==1)
        {
            modeState=Cds;
            Uart1_Printf("\n>Cds모드\n");
            Adc_Cds_Start();
 80038da:	f7ff bbeb 	b.w	80030b4 <Adc_Cds_Start>
 80038de:	bf00      	nop
 80038e0:	00000000 	andeq	r0, r0, r0
 80038e4:	41086a00 	tstmi	r8, r0, lsl #20

080038e8 <Cds_Mode>:
        Auto_Mode();
        break;
    }
}
void Cds_Mode()
{
 80038e8:	b510      	push	{r4, lr}
    while(!(Adc_Cds_Get_Status()!=0)); 
 80038ea:	f7ff fbff 	bl	80030ec <Adc_Cds_Get_Status>
 80038ee:	2800      	cmp	r0, #0
 80038f0:	d0fb      	beq.n	80038ea <Cds_Mode+0x2>
    Tim2_Freq_Generation((unsigned int)Adc_Get_Data()*100,2);
 80038f2:	f7ff fc0d 	bl	8003110 <Adc_Get_Data>
}

void Tim2_Freq_Generation(unsigned int freq,unsigned int duty)
{
    
    TIM2->PSC = (unsigned int)(TIMXCLK/TIM2_FREQ+0.5) - 1;
 80038f6:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
    }
}
void Cds_Mode()
{
    while(!(Adc_Cds_Get_Status()!=0)); 
    Tim2_Freq_Generation((unsigned int)Adc_Get_Data()*100,2);
 80038fa:	2264      	movs	r2, #100	; 0x64
}

void Tim2_Freq_Generation(unsigned int freq,unsigned int duty)
{
    
    TIM2->PSC = (unsigned int)(TIMXCLK/TIM2_FREQ+0.5) - 1;
 80038fc:	f240 1367 	movw	r3, #359	; 0x167
 8003900:	8523      	strh	r3, [r4, #40]	; 0x28
    TIM2->ARR = TIM2_FREQ/freq;
 8003902:	fb02 f000 	mul.w	r0, r2, r0
 8003906:	f005 fccf 	bl	80092a8 <__aeabi_ui2d>
 800390a:	4602      	mov	r2, r0
 800390c:	460b      	mov	r3, r1
 800390e:	a114      	add	r1, pc, #80	; (adr r1, 8003960 <Cds_Mode+0x78>)
 8003910:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003914:	f005 fe68 	bl	80095e8 <__aeabi_ddiv>
 8003918:	f005 fffe 	bl	8009918 <__aeabi_d2uiz>
 800391c:	b280      	uxth	r0, r0
 800391e:	85a0      	strh	r0, [r4, #44]	; 0x2c
    TIM2->CCR3 = TIM2->ARR/duty;
 8003920:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
    TIM2->CCR4 = TIM2->ARR/duty;
    
    Macro_Set_Bit(TIM2->DIER,0);
    
    Macro_Set_Bit(TIM2->EGR,0);
    TIM2->CR1 = (1<<4)|(0<<3)|(1<<0);
 8003922:	2311      	movs	r3, #17
void Tim2_Freq_Generation(unsigned int freq,unsigned int duty)
{
    
    TIM2->PSC = (unsigned int)(TIMXCLK/TIM2_FREQ+0.5) - 1;
    TIM2->ARR = TIM2_FREQ/freq;
    TIM2->CCR3 = TIM2->ARR/duty;
 8003924:	f3c2 024e 	ubfx	r2, r2, #1, #15
 8003928:	87a2      	strh	r2, [r4, #60]	; 0x3c
    TIM2->CCR4 = TIM2->ARR/duty;
 800392a:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 800392c:	f3c2 024e 	ubfx	r2, r2, #1, #15
 8003930:	f8a4 2040 	strh.w	r2, [r4, #64]	; 0x40
    
    Macro_Set_Bit(TIM2->DIER,0);
 8003934:	89a2      	ldrh	r2, [r4, #12]
 8003936:	b292      	uxth	r2, r2
 8003938:	f042 0201 	orr.w	r2, r2, #1
 800393c:	81a2      	strh	r2, [r4, #12]
    
    Macro_Set_Bit(TIM2->EGR,0);
 800393e:	8aa2      	ldrh	r2, [r4, #20]
 8003940:	b292      	uxth	r2, r2
 8003942:	f042 0201 	orr.w	r2, r2, #1
 8003946:	82a2      	strh	r2, [r4, #20]
    TIM2->CR1 = (1<<4)|(0<<3)|(1<<0);
 8003948:	8023      	strh	r3, [r4, #0]
}
void Cds_Mode()
{
    while(!(Adc_Cds_Get_Status()!=0)); 
    Tim2_Freq_Generation((unsigned int)Adc_Get_Data()*100,2);
    Uart1_Printf("\n>%X\n",Adc_Get_Data());
 800394a:	f7ff fbe1 	bl	8003110 <Adc_Get_Data>
    
}
 800394e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}
void Cds_Mode()
{
    while(!(Adc_Cds_Get_Status()!=0)); 
    Tim2_Freq_Generation((unsigned int)Adc_Get_Data()*100,2);
    Uart1_Printf("\n>%X\n",Adc_Get_Data());
 8003952:	4601      	mov	r1, r0
 8003954:	f24a 2090 	movw	r0, #41616	; 0xa290
 8003958:	f6c0 0000 	movt	r0, #2048	; 0x800
 800395c:	f000 baa8 	b.w	8003eb0 <Uart1_Printf>
 8003960:	00000000 	andeq	r0, r0, r0
 8003964:	41086a00 	tstmi	r8, r0, lsl #20

08003968 <Auto_Mode>:
    
}

void Auto_Mode()
{
 8003968:	b538      	push	{r3, r4, r5, lr}
    unsigned int k;
    i = (i + 1) % 2000000;
 800396a:	f240 5380 	movw	r3, #1408	; 0x580
 800396e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003972:	6898      	ldr	r0, [r3, #8]
 8003974:	f64d 6283 	movw	r2, #56963	; 0xde83
 8003978:	3001      	adds	r0, #1
 800397a:	f2c4 321b 	movt	r2, #17179	; 0x431b
 800397e:	fba2 1200 	umull	r1, r2, r2, r0
 8003982:	f248 4180 	movw	r1, #33920	; 0x8480
 8003986:	f2c0 011e 	movt	r1, #30
 800398a:	0cd2      	lsrs	r2, r2, #19
 800398c:	fb01 0212 	mls	r2, r1, r2, r0
    k=i/10; // 자동으로 1~200000까지의 주파수를 증가시킴.
 8003990:	f64c 41cd 	movw	r1, #52429	; 0xcccd
 8003994:	f6cc 41cc 	movt	r1, #52428	; 0xcccc
 8003998:	fba1 0102 	umull	r0, r1, r1, r2
}

void Tim2_Freq_Generation(unsigned int freq,unsigned int duty)
{
    
    TIM2->PSC = (unsigned int)(TIMXCLK/TIM2_FREQ+0.5) - 1;
 800399c:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000

void Auto_Mode()
{
    unsigned int k;
    i = (i + 1) % 2000000;
    k=i/10; // 자동으로 1~200000까지의 주파수를 증가시킴.
 80039a0:	08c8      	lsrs	r0, r1, #3
}

void Tim2_Freq_Generation(unsigned int freq,unsigned int duty)
{
    
    TIM2->PSC = (unsigned int)(TIMXCLK/TIM2_FREQ+0.5) - 1;
 80039a2:	f240 1567 	movw	r5, #359	; 0x167
}

void Auto_Mode()
{
    unsigned int k;
    i = (i + 1) % 2000000;
 80039a6:	609a      	str	r2, [r3, #8]

void Tim2_Freq_Generation(unsigned int freq,unsigned int duty)
{
    
    TIM2->PSC = (unsigned int)(TIMXCLK/TIM2_FREQ+0.5) - 1;
    TIM2->ARR = TIM2_FREQ/freq;
 80039a8:	3001      	adds	r0, #1
}

void Tim2_Freq_Generation(unsigned int freq,unsigned int duty)
{
    
    TIM2->PSC = (unsigned int)(TIMXCLK/TIM2_FREQ+0.5) - 1;
 80039aa:	8525      	strh	r5, [r4, #40]	; 0x28
    TIM2->ARR = TIM2_FREQ/freq;
 80039ac:	f005 fc7c 	bl	80092a8 <__aeabi_ui2d>
 80039b0:	4602      	mov	r2, r0
 80039b2:	460b      	mov	r3, r1
 80039b4:	a110      	add	r1, pc, #64	; (adr r1, 80039f8 <Auto_Mode+0x90>)
 80039b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80039ba:	f005 fe15 	bl	80095e8 <__aeabi_ddiv>
 80039be:	f005 ffab 	bl	8009918 <__aeabi_d2uiz>
 80039c2:	b280      	uxth	r0, r0
 80039c4:	85a0      	strh	r0, [r4, #44]	; 0x2c
    TIM2->CCR3 = TIM2->ARR/duty;
 80039c6:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
    TIM2->CCR4 = TIM2->ARR/duty;
    
    Macro_Set_Bit(TIM2->DIER,0);
    
    Macro_Set_Bit(TIM2->EGR,0);
    TIM2->CR1 = (1<<4)|(0<<3)|(1<<0);
 80039c8:	2311      	movs	r3, #17
void Tim2_Freq_Generation(unsigned int freq,unsigned int duty)
{
    
    TIM2->PSC = (unsigned int)(TIMXCLK/TIM2_FREQ+0.5) - 1;
    TIM2->ARR = TIM2_FREQ/freq;
    TIM2->CCR3 = TIM2->ARR/duty;
 80039ca:	f3c2 024e 	ubfx	r2, r2, #1, #15
 80039ce:	87a2      	strh	r2, [r4, #60]	; 0x3c
    TIM2->CCR4 = TIM2->ARR/duty;
 80039d0:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 80039d2:	f3c2 024e 	ubfx	r2, r2, #1, #15
 80039d6:	f8a4 2040 	strh.w	r2, [r4, #64]	; 0x40
    
    Macro_Set_Bit(TIM2->DIER,0);
 80039da:	89a2      	ldrh	r2, [r4, #12]
 80039dc:	b292      	uxth	r2, r2
 80039de:	f042 0201 	orr.w	r2, r2, #1
 80039e2:	81a2      	strh	r2, [r4, #12]
    
    Macro_Set_Bit(TIM2->EGR,0);
 80039e4:	8aa2      	ldrh	r2, [r4, #20]
 80039e6:	b292      	uxth	r2, r2
 80039e8:	f042 0201 	orr.w	r2, r2, #1
 80039ec:	82a2      	strh	r2, [r4, #20]
    TIM2->CR1 = (1<<4)|(0<<3)|(1<<0);
 80039ee:	8023      	strh	r3, [r4, #0]
 80039f0:	bd38      	pop	{r3, r4, r5, pc}
 80039f2:	bf00      	nop
 80039f4:	f3af 8000 	nop.w
 80039f8:	00000000 	andeq	r0, r0, r0
 80039fc:	41086a00 	tstmi	r8, r0, lsl #20

08003a00 <_sbrk>:
#include "device_driver.h"

char * _sbrk(int inc)
{
 8003a00:	b410      	push	{r4}
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 8003a02:	f240 5390 	movw	r3, #1424	; 0x590
 8003a06:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a0a:	6819      	ldr	r1, [r3, #0]
#include "device_driver.h"

char * _sbrk(int inc)
{
 8003a0c:	4602      	mov	r2, r0
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 8003a0e:	b181      	cbz	r1, 8003a32 <_sbrk+0x32>
 8003a10:	4c0b      	ldr	r4, [pc, #44]	; (8003a40 <_sbrk+0x40>)
 8003a12:	4608      	mov	r0, r1
 8003a14:	f024 0107 	bic.w	r1, r4, #7

	prevHeap = heap;
	nextHeap = (char *)((((unsigned int)heap + inc) + 0x7) & ~0x7);
 8003a18:	3207      	adds	r2, #7
 8003a1a:	4402      	add	r2, r0
 8003a1c:	f022 0207 	bic.w	r2, r2, #7

	if((unsigned int)nextHeap >= HEAP_LIMIT) return (char *)0;
 8003a20:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 8003a24:	428a      	cmp	r2, r1

	heap = nextHeap;
 8003a26:	bf34      	ite	cc
 8003a28:	601a      	strcc	r2, [r3, #0]
	if(heap == (char *)0) heap = (char *)HEAP_BASE;

	prevHeap = heap;
	nextHeap = (char *)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= HEAP_LIMIT) return (char *)0;
 8003a2a:	2000      	movcs	r0, #0

	heap = nextHeap;
	return prevHeap;
}
 8003a2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003a30:	4770      	bx	lr
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 8003a32:	4903      	ldr	r1, [pc, #12]	; (8003a40 <_sbrk+0x40>)
 8003a34:	f021 0107 	bic.w	r1, r1, #7
 8003a38:	6019      	str	r1, [r3, #0]
 8003a3a:	4608      	mov	r0, r1
 8003a3c:	e7ec      	b.n	8003a18 <_sbrk+0x18>
 8003a3e:	bf00      	nop
 8003a40:	200005db 	ldrdcs	r0, [r0], -fp
 8003a44:	00000000 	andeq	r0, r0, r0

08003a48 <SysTick_Run>:
#include "device_driver.h"

void SysTick_Run(unsigned int msec)
{
 8003a48:	b538      	push	{r3, r4, r5, lr}
	SysTick->CTRL = (0<<2)+(0<<1)+(0<<0);
 8003a4a:	f24e 0410 	movw	r4, #57360	; 0xe010
 8003a4e:	f2ce 0400 	movt	r4, #57344	; 0xe000
 8003a52:	2500      	movs	r5, #0
 8003a54:	6025      	str	r5, [r4, #0]
	SysTick->LOAD = (unsigned int)((HCLK/(8.*1000.))*msec+0.5);
 8003a56:	f005 fc27 	bl	80092a8 <__aeabi_ui2d>
 8003a5a:	a30b      	add	r3, pc, #44	; (adr r3, 8003a88 <SysTick_Run+0x40>)
 8003a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a60:	f005 fc98 	bl	8009394 <__aeabi_dmul>
 8003a64:	2300      	movs	r3, #0
 8003a66:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f005 fae0 	bl	8009030 <__adddf3>
 8003a70:	f005 ff52 	bl	8009918 <__aeabi_d2uiz>
 8003a74:	6060      	str	r0, [r4, #4]
	SysTick->VAL = 0;
 8003a76:	60a5      	str	r5, [r4, #8]
	Macro_Set_Bit(SysTick->CTRL, 0);
 8003a78:	6823      	ldr	r3, [r4, #0]
 8003a7a:	f043 0301 	orr.w	r3, r3, #1
 8003a7e:	6023      	str	r3, [r4, #0]
 8003a80:	bd38      	pop	{r3, r4, r5, pc}
 8003a82:	bf00      	nop
 8003a84:	f3af 8000 	nop.w
 8003a88:	00000000 	andeq	r0, r0, r0
 8003a8c:	40c19400 	sbcmi	r9, r1, r0, lsl #8

08003a90 <SysTick_Check_Timeout>:
}

int SysTick_Check_Timeout(void)
{
	return ((SysTick->CTRL >> 16) & 0x1);
 8003a90:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003a94:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003a98:	6818      	ldr	r0, [r3, #0]
}
 8003a9a:	f3c0 4000 	ubfx	r0, r0, #16, #1
 8003a9e:	4770      	bx	lr

08003aa0 <SysTick_Get_Time>:

unsigned int SysTick_Get_Time(void)
{
	return SysTick->VAL;
 8003aa0:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003aa4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003aa8:	6898      	ldr	r0, [r3, #8]
}
 8003aaa:	4770      	bx	lr

08003aac <SysTick_Get_Load_Time>:

unsigned int SysTick_Get_Load_Time(void)
{
	return SysTick->LOAD;
 8003aac:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003ab0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003ab4:	6858      	ldr	r0, [r3, #4]
}
 8003ab6:	4770      	bx	lr

08003ab8 <SysTick_Stop>:

void SysTick_Stop(void)
{
	SysTick->CTRL = 0<<0;
 8003ab8:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003abc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	601a      	str	r2, [r3, #0]
 8003ac4:	4770      	bx	lr
 8003ac6:	bf00      	nop

08003ac8 <TIM2_Stopwatch_Start>:

//#define TIM3_TICK           (0.125/1000000.)
//#define TIM3_FREQ           (1./TIM3_TICK)

void TIM2_Stopwatch_Start(void)
{
 8003ac8:	b430      	push	{r4, r5}
	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003aca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003ace:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003ad2:	69d5      	ldr	r5, [r2, #28]

	TIM2->CR1 = (1<<4)|(1<<3);
 8003ad4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
//#define TIM3_TICK           (0.125/1000000.)
//#define TIM3_FREQ           (1./TIM3_TICK)

void TIM2_Stopwatch_Start(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003ad8:	f045 0501 	orr.w	r5, r5, #1

	TIM2->CR1 = (1<<4)|(1<<3);
 8003adc:	2418      	movs	r4, #24
	TIM2->PSC = (unsigned int)(TIMXCLK/50000.0 + 0.5)-1;
 8003ade:	f240 509f 	movw	r0, #1439	; 0x59f
	TIM2->ARR = TIM2_MAX;
 8003ae2:	f64f 71ff 	movw	r1, #65535	; 0xffff
//#define TIM3_TICK           (0.125/1000000.)
//#define TIM3_FREQ           (1./TIM3_TICK)

void TIM2_Stopwatch_Start(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003ae6:	61d5      	str	r5, [r2, #28]

	TIM2->CR1 = (1<<4)|(1<<3);
 8003ae8:	801c      	strh	r4, [r3, #0]
	TIM2->PSC = (unsigned int)(TIMXCLK/50000.0 + 0.5)-1;
 8003aea:	8518      	strh	r0, [r3, #40]	; 0x28
	TIM2->ARR = TIM2_MAX;
 8003aec:	8599      	strh	r1, [r3, #44]	; 0x2c

	Macro_Set_Bit(TIM2->EGR,0);
 8003aee:	8a9a      	ldrh	r2, [r3, #20]
 8003af0:	b292      	uxth	r2, r2
 8003af2:	f042 0201 	orr.w	r2, r2, #1
 8003af6:	829a      	strh	r2, [r3, #20]
	Macro_Set_Bit(TIM2->CR1, 0);
 8003af8:	881a      	ldrh	r2, [r3, #0]
 8003afa:	b292      	uxth	r2, r2
 8003afc:	f042 0201 	orr.w	r2, r2, #1
 8003b00:	801a      	strh	r2, [r3, #0]
}
 8003b02:	bc30      	pop	{r4, r5}
 8003b04:	4770      	bx	lr
 8003b06:	bf00      	nop

08003b08 <TIM2_Stopwatch_Stop>:

unsigned int TIM2_Stopwatch_Stop(void)
{
	unsigned int time;

	Macro_Clear_Bit(TIM2->CR1, 0);
 8003b08:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003b0c:	8813      	ldrh	r3, [r2, #0]
	time = (TIM2_MAX - TIM2->CNT) * TIM2_TICK;
 8003b0e:	f64f 71ec 	movw	r1, #65516	; 0xffec

unsigned int TIM2_Stopwatch_Stop(void)
{
	unsigned int time;

	Macro_Clear_Bit(TIM2->CR1, 0);
 8003b12:	f023 0301 	bic.w	r3, r3, #1
 8003b16:	041b      	lsls	r3, r3, #16
 8003b18:	0c1b      	lsrs	r3, r3, #16
 8003b1a:	8013      	strh	r3, [r2, #0]
	time = (TIM2_MAX - TIM2->CNT) * TIM2_TICK;
 8003b1c:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 8003b1e:	f2c0 0113 	movt	r1, #19
 8003b22:	b29b      	uxth	r3, r3
 8003b24:	f06f 0013 	mvn.w	r0, #19
	return time;
}
 8003b28:	fb00 1003 	mla	r0, r0, r3, r1
 8003b2c:	4770      	bx	lr
 8003b2e:	bf00      	nop

08003b30 <TIM2_Delay>:
#else

/* Delay Time Extended */

void TIM2_Delay(int time)
{
 8003b30:	b470      	push	{r4, r5, r6}
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;

	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003b32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b36:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003b3a:	69de      	ldr	r6, [r3, #28]

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
 8003b3c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
	TIM2->CR1 = (1<<4)|(1<<3);
 8003b40:	2418      	movs	r4, #24
	TIM2->ARR = 0xffff;
 8003b42:	f64f 71ff 	movw	r1, #65535	; 0xffff
void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;

	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003b46:	f046 0601 	orr.w	r6, r6, #1

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
 8003b4a:	f240 559f 	movw	r5, #1439	; 0x59f
void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;

	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003b4e:	61de      	str	r6, [r3, #28]

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
 8003b50:	8515      	strh	r5, [r2, #40]	; 0x28
	TIM2->CR1 = (1<<4)|(1<<3);
 8003b52:	8014      	strh	r4, [r2, #0]
	TIM2->ARR = 0xffff;
 8003b54:	8591      	strh	r1, [r2, #44]	; 0x2c
/* Delay Time Extended */

void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;
 8003b56:	2132      	movs	r1, #50	; 0x32
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 8003b58:	8a93      	ldrh	r3, [r2, #20]
/* Delay Time Extended */

void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;
 8003b5a:	fb01 f000 	mul.w	r0, r1, r0
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 8003b5e:	b29b      	uxth	r3, r3
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffffu); i++)
 8003b60:	f248 0401 	movw	r4, #32769	; 0x8001
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 8003b64:	f043 0301 	orr.w	r3, r3, #1
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffffu); i++)
 8003b68:	f2c8 0400 	movt	r4, #32768	; 0x8000
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 8003b6c:	8293      	strh	r3, [r2, #20]
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffffu); i++)
 8003b6e:	fba4 1400 	umull	r1, r4, r4, r0

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
	Macro_Set_Bit(TIM2->DIER, 0);
 8003b72:	8993      	ldrh	r3, [r2, #12]

	for(i=0; i<(t/0xffffu); i++)
 8003b74:	0be4      	lsrs	r4, r4, #15

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
	Macro_Set_Bit(TIM2->DIER, 0);
 8003b76:	b29b      	uxth	r3, r3
 8003b78:	f043 0301 	orr.w	r3, r3, #1
 8003b7c:	8193      	strh	r3, [r2, #12]

	for(i=0; i<(t/0xffffu); i++)
 8003b7e:	bf18      	it	ne
 8003b80:	2100      	movne	r1, #0
 8003b82:	d015      	beq.n	8003bb0 <TIM2_Delay+0x80>
	{
		Macro_Set_Bit(TIM2->EGR,0);
 8003b84:	8a93      	ldrh	r3, [r2, #20]
 8003b86:	b29b      	uxth	r3, r3
 8003b88:	f043 0301 	orr.w	r3, r3, #1
 8003b8c:	8293      	strh	r3, [r2, #20]
		Macro_Clear_Bit(TIM2->SR, 0);
 8003b8e:	8a13      	ldrh	r3, [r2, #16]
 8003b90:	f023 0301 	bic.w	r3, r3, #1
 8003b94:	041b      	lsls	r3, r3, #16
 8003b96:	0c1b      	lsrs	r3, r3, #16
 8003b98:	8213      	strh	r3, [r2, #16]
		Macro_Set_Bit(TIM2->CR1, 0);
 8003b9a:	8813      	ldrh	r3, [r2, #0]
 8003b9c:	b29b      	uxth	r3, r3
 8003b9e:	f043 0301 	orr.w	r3, r3, #1
 8003ba2:	8013      	strh	r3, [r2, #0]
		while(Macro_Check_Bit_Clear(TIM2->SR, 0));
 8003ba4:	8a13      	ldrh	r3, [r2, #16]
 8003ba6:	07dd      	lsls	r5, r3, #31
 8003ba8:	d5fc      	bpl.n	8003ba4 <TIM2_Delay+0x74>
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffffu); i++)
 8003baa:	3101      	adds	r1, #1
 8003bac:	42a1      	cmp	r1, r4
 8003bae:	d1e9      	bne.n	8003b84 <TIM2_Delay+0x54>
		Macro_Clear_Bit(TIM2->SR, 0);
		Macro_Set_Bit(TIM2->CR1, 0);
		while(Macro_Check_Bit_Clear(TIM2->SR, 0));
	}

	TIM2->ARR = t % 0xffffu;
 8003bb0:	f248 0301 	movw	r3, #32769	; 0x8001
 8003bb4:	f2c8 0300 	movt	r3, #32768	; 0x8000
 8003bb8:	fba3 2300 	umull	r2, r3, r3, r0
 8003bbc:	0bdb      	lsrs	r3, r3, #15
 8003bbe:	ebc3 4303 	rsb	r3, r3, r3, lsl #16
 8003bc2:	1ac2      	subs	r2, r0, r3
 8003bc4:	b292      	uxth	r2, r2
 8003bc6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003bca:	859a      	strh	r2, [r3, #44]	; 0x2c
	Macro_Set_Bit(TIM2->EGR,0);
 8003bcc:	8a9a      	ldrh	r2, [r3, #20]
	Macro_Clear_Bit(TIM2->SR, 0);
	Macro_Set_Bit(TIM2->CR1, 0);
	while (Macro_Check_Bit_Clear(TIM2->SR, 0));
 8003bce:	4619      	mov	r1, r3
		Macro_Set_Bit(TIM2->CR1, 0);
		while(Macro_Check_Bit_Clear(TIM2->SR, 0));
	}

	TIM2->ARR = t % 0xffffu;
	Macro_Set_Bit(TIM2->EGR,0);
 8003bd0:	b292      	uxth	r2, r2
 8003bd2:	f042 0201 	orr.w	r2, r2, #1
 8003bd6:	829a      	strh	r2, [r3, #20]
	Macro_Clear_Bit(TIM2->SR, 0);
 8003bd8:	8a1a      	ldrh	r2, [r3, #16]
 8003bda:	f022 0201 	bic.w	r2, r2, #1
 8003bde:	0412      	lsls	r2, r2, #16
 8003be0:	0c12      	lsrs	r2, r2, #16
 8003be2:	821a      	strh	r2, [r3, #16]
	Macro_Set_Bit(TIM2->CR1, 0);
 8003be4:	881a      	ldrh	r2, [r3, #0]
 8003be6:	b292      	uxth	r2, r2
 8003be8:	f042 0201 	orr.w	r2, r2, #1
 8003bec:	801a      	strh	r2, [r3, #0]
	while (Macro_Check_Bit_Clear(TIM2->SR, 0));
 8003bee:	8a0b      	ldrh	r3, [r1, #16]
 8003bf0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003bf4:	07db      	lsls	r3, r3, #31
 8003bf6:	d5fa      	bpl.n	8003bee <TIM2_Delay+0xbe>

	Macro_Clear_Bit(TIM2->CR1, 0);
 8003bf8:	8813      	ldrh	r3, [r2, #0]
 8003bfa:	f023 0301 	bic.w	r3, r3, #1
 8003bfe:	041b      	lsls	r3, r3, #16
 8003c00:	0c1b      	lsrs	r3, r3, #16
 8003c02:	8013      	strh	r3, [r2, #0]
	Macro_Clear_Bit(TIM2->DIER, 0);
 8003c04:	8993      	ldrh	r3, [r2, #12]
 8003c06:	f023 0301 	bic.w	r3, r3, #1
 8003c0a:	041b      	lsls	r3, r3, #16
 8003c0c:	0c1b      	lsrs	r3, r3, #16
 8003c0e:	8193      	strh	r3, [r2, #12]
}
 8003c10:	bc70      	pop	{r4, r5, r6}
 8003c12:	4770      	bx	lr

08003c14 <TIM4_Repeat>:

#endif

void TIM4_Repeat(int time)
{
 8003c14:	b430      	push	{r4, r5}
	Macro_Set_Bit(RCC->APB1ENR, 2);

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003c16:	eb00 0080 	add.w	r0, r0, r0, lsl #2

#endif

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003c1a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003c1e:	f2c4 0202 	movt	r2, #16386	; 0x4002

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003c22:	eb00 0080 	add.w	r0, r0, r0, lsl #2

#endif

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003c26:	69d5      	ldr	r5, [r2, #28]

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003c28:	0040      	lsls	r0, r0, #1
 8003c2a:	3801      	subs	r0, #1

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);

	TIM4->CR1 = (1<<4)|(0<<3);
 8003c2c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003c30:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003c34:	2410      	movs	r4, #16

#endif

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003c36:	f045 0504 	orr.w	r5, r5, #4

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003c3a:	b280      	uxth	r0, r0
void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 8003c3c:	f240 519f 	movw	r1, #1439	; 0x59f

#endif

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003c40:	61d5      	str	r5, [r2, #28]

	TIM4->CR1 = (1<<4)|(0<<3);
 8003c42:	801c      	strh	r4, [r3, #0]
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 8003c44:	8519      	strh	r1, [r3, #40]	; 0x28
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003c46:	8598      	strh	r0, [r3, #44]	; 0x2c

	Macro_Set_Bit(TIM4->EGR,0);
 8003c48:	8a9a      	ldrh	r2, [r3, #20]
 8003c4a:	b292      	uxth	r2, r2
 8003c4c:	f042 0201 	orr.w	r2, r2, #1
 8003c50:	829a      	strh	r2, [r3, #20]
	Macro_Clear_Bit(TIM4->SR, 0);
 8003c52:	8a1a      	ldrh	r2, [r3, #16]
 8003c54:	f022 0201 	bic.w	r2, r2, #1
 8003c58:	40a2      	lsls	r2, r4
 8003c5a:	40e2      	lsrs	r2, r4
 8003c5c:	821a      	strh	r2, [r3, #16]
	Macro_Set_Bit(TIM4->DIER, 0);
 8003c5e:	899a      	ldrh	r2, [r3, #12]
 8003c60:	b292      	uxth	r2, r2
 8003c62:	f042 0201 	orr.w	r2, r2, #1
 8003c66:	819a      	strh	r2, [r3, #12]
	Macro_Set_Bit(TIM4->CR1, 0);
 8003c68:	881a      	ldrh	r2, [r3, #0]
 8003c6a:	b292      	uxth	r2, r2
 8003c6c:	f042 0201 	orr.w	r2, r2, #1
 8003c70:	801a      	strh	r2, [r3, #0]
}
 8003c72:	bc30      	pop	{r4, r5}
 8003c74:	4770      	bx	lr
 8003c76:	bf00      	nop

08003c78 <TIM4_Check_Timeout>:

int TIM4_Check_Timeout(void)
{
	if(Macro_Check_Bit_Set(TIM4->SR, 0))
 8003c78:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003c7c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003c80:	8a18      	ldrh	r0, [r3, #16]
 8003c82:	f010 0001 	ands.w	r0, r0, #1
 8003c86:	d006      	beq.n	8003c96 <TIM4_Check_Timeout+0x1e>
	{
		Macro_Clear_Bit(TIM4->SR, 0);
 8003c88:	8a1a      	ldrh	r2, [r3, #16]
		return 1;
 8003c8a:	2001      	movs	r0, #1

int TIM4_Check_Timeout(void)
{
	if(Macro_Check_Bit_Set(TIM4->SR, 0))
	{
		Macro_Clear_Bit(TIM4->SR, 0);
 8003c8c:	f022 0201 	bic.w	r2, r2, #1
 8003c90:	0412      	lsls	r2, r2, #16
 8003c92:	0c12      	lsrs	r2, r2, #16
 8003c94:	821a      	strh	r2, [r3, #16]
	}
	else
	{
		return 0;
	}
}
 8003c96:	4770      	bx	lr

08003c98 <TIM4_Stop>:

void TIM4_Stop(void)
{
	Macro_Clear_Bit(TIM4->CR1, 0);
 8003c98:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003c9c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003ca0:	881a      	ldrh	r2, [r3, #0]
 8003ca2:	f022 0201 	bic.w	r2, r2, #1
 8003ca6:	0412      	lsls	r2, r2, #16
 8003ca8:	0c12      	lsrs	r2, r2, #16
 8003caa:	801a      	strh	r2, [r3, #0]
	Macro_Clear_Bit(TIM4->DIER, 0);
 8003cac:	899a      	ldrh	r2, [r3, #12]
 8003cae:	f022 0201 	bic.w	r2, r2, #1
 8003cb2:	0412      	lsls	r2, r2, #16
 8003cb4:	0c12      	lsrs	r2, r2, #16
 8003cb6:	819a      	strh	r2, [r3, #12]
 8003cb8:	4770      	bx	lr
 8003cba:	bf00      	nop

08003cbc <TIM4_Change_Value>:
}

void TIM4_Change_Value(int time)
{
	TIM4->ARR = TIME4_PLS_OF_1ms * time;
 8003cbc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003cc0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003cc4:	0040      	lsls	r0, r0, #1
 8003cc6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003cca:	b280      	uxth	r0, r0
 8003ccc:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003cd0:	8598      	strh	r0, [r3, #44]	; 0x2c
 8003cd2:	4770      	bx	lr

08003cd4 <TIM3_Out_Init>:
#define TIM3_TICK	  		(1000000/TIM3_FREQ)	// usec
#define TIME3_PLS_OF_1ms  	(1000/TIM3_TICK)

void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
 8003cd4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003cd8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003cdc:	69da      	ldr	r2, [r3, #28]
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
 8003cde:	f44f 6140 	mov.w	r1, #3072	; 0xc00
#define TIM3_TICK	  		(1000000/TIM3_FREQ)	// usec
#define TIME3_PLS_OF_1ms  	(1000/TIM3_TICK)

void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
 8003ce2:	f042 0202 	orr.w	r2, r2, #2
 8003ce6:	61da      	str	r2, [r3, #28]
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8003ce8:	699a      	ldr	r2, [r3, #24]
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
 8003cea:	f2c4 0101 	movt	r1, #16385	; 0x4001
#define TIME3_PLS_OF_1ms  	(1000/TIM3_TICK)

void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8003cee:	f042 0208 	orr.w	r2, r2, #8
 8003cf2:	619a      	str	r2, [r3, #24]
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
 8003cf4:	680b      	ldr	r3, [r1, #0]
	Macro_Write_Block(TIM3->CCMR2,0x7,0x6,4);
 8003cf6:	f44f 6280 	mov.w	r2, #1024	; 0x400

void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
 8003cfa:	f023 030f 	bic.w	r3, r3, #15
 8003cfe:	f043 030b 	orr.w	r3, r3, #11
 8003d02:	600b      	str	r3, [r1, #0]
	Macro_Write_Block(TIM3->CCMR2,0x7,0x6,4);
 8003d04:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8003d08:	8b93      	ldrh	r3, [r2, #28]
	TIM3->CCER = (0<<9)|(1<<8);
 8003d0a:	f44f 7180 	mov.w	r1, #256	; 0x100
void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
	Macro_Write_Block(TIM3->CCMR2,0x7,0x6,4);
 8003d0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d12:	041b      	lsls	r3, r3, #16
 8003d14:	0c1b      	lsrs	r3, r3, #16
 8003d16:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003d1a:	8393      	strh	r3, [r2, #28]
	TIM3->CCER = (0<<9)|(1<<8);
 8003d1c:	8411      	strh	r1, [r2, #32]
 8003d1e:	4770      	bx	lr

08003d20 <TIM3_Out_Freq_Generation>:
{
	// Timer 주파수가 TIM3_FREQ가 되도록 PSC 설정
	TIM3->PSC = (unsigned int)(TIMXCLK/TIM3_FREQ + 0.5) - 1;

	// 요청한 주파수가 되도록 ARR 설정
	TIM3->ARR = TIM3_FREQ/freq;
 8003d20:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8003d24:	f2c0 037a 	movt	r3, #122	; 0x7a
 8003d28:	fb93 f0f0 	sdiv	r0, r3, r0
}

void TIM3_Out_Freq_Generation(unsigned short freq)
{
	// Timer 주파수가 TIM3_FREQ가 되도록 PSC 설정
	TIM3->PSC = (unsigned int)(TIMXCLK/TIM3_FREQ + 0.5) - 1;
 8003d2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d30:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003d34:	2208      	movs	r2, #8

	// 요청한 주파수가 되도록 ARR 설정
	TIM3->ARR = TIM3_FREQ/freq;
 8003d36:	b280      	uxth	r0, r0
}

void TIM3_Out_Freq_Generation(unsigned short freq)
{
	// Timer 주파수가 TIM3_FREQ가 되도록 PSC 설정
	TIM3->PSC = (unsigned int)(TIMXCLK/TIM3_FREQ + 0.5) - 1;
 8003d38:	851a      	strh	r2, [r3, #40]	; 0x28

	// 요청한 주파수가 되도록 ARR 설정
	TIM3->ARR = TIM3_FREQ/freq;
 8003d3a:	8598      	strh	r0, [r3, #44]	; 0x2c

	// Duty Rate 50%가 되도록 CCR3 설정
	TIM3->CCR3 = TIM3->ARR/2;
 8003d3c:	8d99      	ldrh	r1, [r3, #44]	; 0x2c

	// Manual Update(UG 발생)
	TIM3->EGR |= (1<<0);

	// Down Counter, Repeat Mode, Timer Start
	TIM3->CR1 = (1<<0)|(0<<3)|(1<<4);
 8003d3e:	2211      	movs	r2, #17

	// 요청한 주파수가 되도록 ARR 설정
	TIM3->ARR = TIM3_FREQ/freq;

	// Duty Rate 50%가 되도록 CCR3 설정
	TIM3->CCR3 = TIM3->ARR/2;
 8003d40:	f3c1 014e 	ubfx	r1, r1, #1, #15
 8003d44:	8799      	strh	r1, [r3, #60]	; 0x3c

	// Manual Update(UG 발생)
	TIM3->EGR |= (1<<0);
 8003d46:	8a99      	ldrh	r1, [r3, #20]
 8003d48:	b289      	uxth	r1, r1
 8003d4a:	f041 0101 	orr.w	r1, r1, #1
 8003d4e:	8299      	strh	r1, [r3, #20]

	// Down Counter, Repeat Mode, Timer Start
	TIM3->CR1 = (1<<0)|(0<<3)|(1<<4);
 8003d50:	801a      	strh	r2, [r3, #0]
 8003d52:	4770      	bx	lr

08003d54 <TIM3_Out_Stop>:

}

void TIM3_Out_Stop(void)
{
	Macro_Clear_Bit(TIM3->CR1, 0);
 8003d54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d58:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003d5c:	881a      	ldrh	r2, [r3, #0]
 8003d5e:	f022 0201 	bic.w	r2, r2, #1
 8003d62:	0412      	lsls	r2, r2, #16
 8003d64:	0c12      	lsrs	r2, r2, #16
 8003d66:	801a      	strh	r2, [r3, #0]
	Macro_Clear_Bit(TIM3->DIER, 0);
 8003d68:	899a      	ldrh	r2, [r3, #12]
 8003d6a:	f022 0201 	bic.w	r2, r2, #1
 8003d6e:	0412      	lsls	r2, r2, #16
 8003d70:	0c12      	lsrs	r2, r2, #16
 8003d72:	819a      	strh	r2, [r3, #12]
 8003d74:	4770      	bx	lr
 8003d76:	bf00      	nop

08003d78 <Uart1_Init>:
#include <string.h>
#include <stdlib.h>
#include <ctype.h>

void Uart1_Init(int baud)
{
 8003d78:	b570      	push	{r4, r5, r6, lr}
	double div;
	unsigned int mant;
	unsigned int frac;

	Macro_Set_Bit(RCC->APB2ENR, 2);
 8003d7a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003d7e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003d82:	6991      	ldr	r1, [r2, #24]
	Macro_Set_Bit(RCC->APB2ENR, 14);
	Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 8003d84:	f44f 6300 	mov.w	r3, #2048	; 0x800
{
	double div;
	unsigned int mant;
	unsigned int frac;

	Macro_Set_Bit(RCC->APB2ENR, 2);
 8003d88:	f041 0104 	orr.w	r1, r1, #4
 8003d8c:	6191      	str	r1, [r2, #24]
	Macro_Set_Bit(RCC->APB2ENR, 14);
 8003d8e:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 8003d90:	f2c4 0301 	movt	r3, #16385	; 0x4001
	double div;
	unsigned int mant;
	unsigned int frac;

	Macro_Set_Bit(RCC->APB2ENR, 2);
	Macro_Set_Bit(RCC->APB2ENR, 14);
 8003d94:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8003d98:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 8003d9a:	685a      	ldr	r2, [r3, #4]
 8003d9c:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8003da0:	f442 620a 	orr.w	r2, r2, #2208	; 0x8a0
 8003da4:	605a      	str	r2, [r3, #4]
	Macro_Set_Bit(GPIOA->ODR, 10);
 8003da6:	68da      	ldr	r2, [r3, #12]
 8003da8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003dac:	60da      	str	r2, [r3, #12]

	div = PCLK2/(16. * baud);
 8003dae:	f005 fa8b 	bl	80092c8 <__aeabi_i2d>
 8003db2:	2300      	movs	r3, #0
 8003db4:	2200      	movs	r2, #0
 8003db6:	f2c4 0330 	movt	r3, #16432	; 0x4030
 8003dba:	f005 faeb 	bl	8009394 <__aeabi_dmul>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	460b      	mov	r3, r1
 8003dc2:	a119      	add	r1, pc, #100	; (adr r1, 8003e28 <Uart1_Init+0xb0>)
 8003dc4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003dc8:	f005 fc0e 	bl	80095e8 <__aeabi_ddiv>
 8003dcc:	460d      	mov	r5, r1
 8003dce:	4604      	mov	r4, r0
	mant = (int)div;
 8003dd0:	f005 fd7a 	bl	80098c8 <__aeabi_d2iz>
 8003dd4:	4606      	mov	r6, r0
	frac = (int)((div - mant) * 16. + 0.5);
 8003dd6:	f005 fa67 	bl	80092a8 <__aeabi_ui2d>
 8003dda:	4602      	mov	r2, r0
 8003ddc:	460b      	mov	r3, r1
 8003dde:	4620      	mov	r0, r4
 8003de0:	4629      	mov	r1, r5
 8003de2:	f005 f923 	bl	800902c <__aeabi_dsub>
 8003de6:	2300      	movs	r3, #0
 8003de8:	2200      	movs	r2, #0
 8003dea:	f2c4 0330 	movt	r3, #16432	; 0x4030
 8003dee:	f005 fad1 	bl	8009394 <__aeabi_dmul>
 8003df2:	2300      	movs	r3, #0
 8003df4:	2200      	movs	r2, #0
 8003df6:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8003dfa:	f005 f919 	bl	8009030 <__adddf3>
 8003dfe:	f005 fd63 	bl	80098c8 <__aeabi_d2iz>
	mant += frac >> 4;
 8003e02:	eb06 1610 	add.w	r6, r6, r0, lsr #4
	frac &= 0xf;
 8003e06:	f000 000f 	and.w	r0, r0, #15

	USART1->BRR = (mant<<4)+(frac<<0);
 8003e0a:	eb00 1006 	add.w	r0, r0, r6, lsl #4
 8003e0e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003e12:	f2c4 0301 	movt	r3, #16385	; 0x4001
	USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
	USART1->CR2 = 0<<12;
 8003e16:	2200      	movs	r2, #0
	mant = (int)div;
	frac = (int)((div - mant) * 16. + 0.5);
	mant += frac >> 4;
	frac &= 0xf;

	USART1->BRR = (mant<<4)+(frac<<0);
 8003e18:	b280      	uxth	r0, r0
	USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
 8003e1a:	f242 010c 	movw	r1, #8204	; 0x200c
	mant = (int)div;
	frac = (int)((div - mant) * 16. + 0.5);
	mant += frac >> 4;
	frac &= 0xf;

	USART1->BRR = (mant<<4)+(frac<<0);
 8003e1e:	8118      	strh	r0, [r3, #8]
	USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
 8003e20:	8199      	strh	r1, [r3, #12]
	USART1->CR2 = 0<<12;
 8003e22:	821a      	strh	r2, [r3, #16]
	USART1->CR3 = 0;
 8003e24:	829a      	strh	r2, [r3, #20]
 8003e26:	bd70      	pop	{r4, r5, r6, pc}
 8003e28:	00000000 	andeq	r0, r0, r0
 8003e2c:	41912a88 	orrsmi	r2, r1, r8, lsl #21

08003e30 <Uart1_Send_Byte>:
}

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
 8003e30:	280a      	cmp	r0, #10
 8003e32:	d00c      	beq.n	8003e4e <Uart1_Send_Byte+0x1e>
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
		USART1->DR = 0x0d;
	}

	while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003e34:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8003e38:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8003e3c:	880a      	ldrh	r2, [r1, #0]
 8003e3e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003e42:	0612      	lsls	r2, r2, #24
 8003e44:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003e48:	d5f8      	bpl.n	8003e3c <Uart1_Send_Byte+0xc>
	USART1->DR = data;
 8003e4a:	8098      	strh	r0, [r3, #4]
 8003e4c:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003e4e:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8003e52:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8003e56:	880a      	ldrh	r2, [r1, #0]
 8003e58:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003e5c:	0612      	lsls	r2, r2, #24
 8003e5e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003e62:	d5f8      	bpl.n	8003e56 <Uart1_Send_Byte+0x26>
		USART1->DR = 0x0d;
 8003e64:	220d      	movs	r2, #13
 8003e66:	809a      	strh	r2, [r3, #4]
 8003e68:	e7e4      	b.n	8003e34 <Uart1_Send_Byte+0x4>
 8003e6a:	bf00      	nop

08003e6c <Uart1_Send_String>:
	while(Macro_Check_Bit_Clear(USART1->SR, 7));
	USART1->DR = data;
}

void Uart1_Send_String(char *pt)
{
 8003e6c:	b430      	push	{r4, r5}
	while(*pt!=0)
 8003e6e:	7804      	ldrb	r4, [r0, #0]
 8003e70:	b194      	cbz	r4, 8003e98 <Uart1_Send_String+0x2c>

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003e72:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8003e76:	f2c4 0101 	movt	r1, #16385	; 0x4001
		USART1->DR = 0x0d;
 8003e7a:	250d      	movs	r5, #13
	USART1->CR3 = 0;
}

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
 8003e7c:	2c0a      	cmp	r4, #10
 8003e7e:	d00d      	beq.n	8003e9c <Uart1_Send_String+0x30>
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
		USART1->DR = 0x0d;
	}

	while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003e80:	880a      	ldrh	r2, [r1, #0]
 8003e82:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003e86:	0612      	lsls	r2, r2, #24
 8003e88:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003e8c:	d5f8      	bpl.n	8003e80 <Uart1_Send_String+0x14>
	USART1->DR = data;
 8003e8e:	809c      	strh	r4, [r3, #4]
}

void Uart1_Send_String(char *pt)
{
	while(*pt!=0)
 8003e90:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 8003e94:	2c00      	cmp	r4, #0
 8003e96:	d1f1      	bne.n	8003e7c <Uart1_Send_String+0x10>
	{
		Uart1_Send_Byte(*pt++);
	}
}
 8003e98:	bc30      	pop	{r4, r5}
 8003e9a:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003e9c:	880a      	ldrh	r2, [r1, #0]
 8003e9e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003ea2:	0612      	lsls	r2, r2, #24
 8003ea4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003ea8:	d5f8      	bpl.n	8003e9c <Uart1_Send_String+0x30>
		USART1->DR = 0x0d;
 8003eaa:	809d      	strh	r5, [r3, #4]
 8003eac:	e7e8      	b.n	8003e80 <Uart1_Send_String+0x14>
 8003eae:	bf00      	nop

08003eb0 <Uart1_Printf>:
		Uart1_Send_Byte(*pt++);
	}
}

void Uart1_Printf(char *fmt,...)
{
 8003eb0:	b40f      	push	{r0, r1, r2, r3}
 8003eb2:	b530      	push	{r4, r5, lr}
 8003eb4:	b0c3      	sub	sp, #268	; 0x10c
 8003eb6:	ab46      	add	r3, sp, #280	; 0x118
 8003eb8:	f853 1b04 	ldr.w	r1, [r3], #4
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
 8003ebc:	a802      	add	r0, sp, #8
 8003ebe:	461a      	mov	r2, r3
void Uart1_Printf(char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
 8003ec0:	9301      	str	r3, [sp, #4]
	vsprintf(string,fmt,ap);
 8003ec2:	f000 f857 	bl	8003f74 <vsprintf>
	USART1->DR = data;
}

void Uart1_Send_String(char *pt)
{
	while(*pt!=0)
 8003ec6:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8003eca:	b198      	cbz	r0, 8003ef4 <Uart1_Printf+0x44>

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003ecc:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8003ed0:	ac02      	add	r4, sp, #8
 8003ed2:	f2c4 0101 	movt	r1, #16385	; 0x4001
		USART1->DR = 0x0d;
 8003ed6:	250d      	movs	r5, #13
	USART1->CR3 = 0;
}

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
 8003ed8:	280a      	cmp	r0, #10
 8003eda:	d010      	beq.n	8003efe <Uart1_Printf+0x4e>
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
		USART1->DR = 0x0d;
	}

	while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003edc:	880a      	ldrh	r2, [r1, #0]
 8003ede:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003ee2:	0612      	lsls	r2, r2, #24
 8003ee4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003ee8:	d5f8      	bpl.n	8003edc <Uart1_Printf+0x2c>
	USART1->DR = data;
 8003eea:	8098      	strh	r0, [r3, #4]
}

void Uart1_Send_String(char *pt)
{
	while(*pt!=0)
 8003eec:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8003ef0:	2800      	cmp	r0, #0
 8003ef2:	d1f1      	bne.n	8003ed8 <Uart1_Printf+0x28>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Uart1_Send_String(string);
	va_end(ap);
}
 8003ef4:	b043      	add	sp, #268	; 0x10c
 8003ef6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003efa:	b004      	add	sp, #16
 8003efc:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003efe:	880a      	ldrh	r2, [r1, #0]
 8003f00:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003f04:	0612      	lsls	r2, r2, #24
 8003f06:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003f0a:	d5f8      	bpl.n	8003efe <Uart1_Printf+0x4e>
		USART1->DR = 0x0d;
 8003f0c:	809d      	strh	r5, [r3, #4]
 8003f0e:	e7e5      	b.n	8003edc <Uart1_Printf+0x2c>

08003f10 <Uart1_Get_Pressed>:
	va_end(ap);
}

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Set(USART1->SR, 5))
 8003f10:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003f14:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003f18:	8818      	ldrh	r0, [r3, #0]
 8003f1a:	f3c0 1040 	ubfx	r0, r0, #5, #1
 8003f1e:	b108      	cbz	r0, 8003f24 <Uart1_Get_Pressed+0x14>
	{
		return (char)USART1->DR;
 8003f20:	8898      	ldrh	r0, [r3, #4]
 8003f22:	b2c0      	uxtb	r0, r0

	else
	{
		return (char)0;
	}
}
 8003f24:	4770      	bx	lr
 8003f26:	bf00      	nop

08003f28 <Uart1_Get_Char>:
	va_end(ap);
}

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Set(USART1->SR, 5))
 8003f28:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003f2c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003f30:	8813      	ldrh	r3, [r2, #0]
 8003f32:	0699      	lsls	r1, r3, #26
 8003f34:	d5fc      	bpl.n	8003f30 <Uart1_Get_Char+0x8>
	{
		return (char)USART1->DR;
 8003f36:	8890      	ldrh	r0, [r2, #4]
 8003f38:	b2c0      	uxtb	r0, r0

char Uart1_Get_Char(void)
{
	char rx;

	while((rx = Uart1_Get_Pressed()) == 0);
 8003f3a:	2800      	cmp	r0, #0
 8003f3c:	d0f8      	beq.n	8003f30 <Uart1_Get_Char+0x8>

	return rx;
}
 8003f3e:	4770      	bx	lr

08003f40 <_vsprintf_r>:
 8003f40:	b530      	push	{r4, r5, lr}
 8003f42:	b09b      	sub	sp, #108	; 0x6c
 8003f44:	460c      	mov	r4, r1
 8003f46:	4669      	mov	r1, sp
 8003f48:	9400      	str	r4, [sp, #0]
 8003f4a:	f44f 7502 	mov.w	r5, #520	; 0x208
 8003f4e:	9404      	str	r4, [sp, #16]
 8003f50:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 8003f54:	f8ad 500c 	strh.w	r5, [sp, #12]
 8003f58:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8003f5c:	9402      	str	r4, [sp, #8]
 8003f5e:	9405      	str	r4, [sp, #20]
 8003f60:	f8ad 500e 	strh.w	r5, [sp, #14]
 8003f64:	f000 f814 	bl	8003f90 <_svfprintf_r>
 8003f68:	9b00      	ldr	r3, [sp, #0]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	701a      	strb	r2, [r3, #0]
 8003f6e:	b01b      	add	sp, #108	; 0x6c
 8003f70:	bd30      	pop	{r4, r5, pc}
 8003f72:	bf00      	nop

08003f74 <vsprintf>:
 8003f74:	b430      	push	{r4, r5}
 8003f76:	f240 0400 	movw	r4, #0
 8003f7a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8003f7e:	460d      	mov	r5, r1
 8003f80:	4613      	mov	r3, r2
 8003f82:	4601      	mov	r1, r0
 8003f84:	462a      	mov	r2, r5
 8003f86:	6820      	ldr	r0, [r4, #0]
 8003f88:	bc30      	pop	{r4, r5}
 8003f8a:	f7ff bfd9 	b.w	8003f40 <_vsprintf_r>
 8003f8e:	bf00      	nop

08003f90 <_svfprintf_r>:
 8003f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f94:	b0c9      	sub	sp, #292	; 0x124
 8003f96:	4691      	mov	r9, r2
 8003f98:	9314      	str	r3, [sp, #80]	; 0x50
 8003f9a:	910b      	str	r1, [sp, #44]	; 0x2c
 8003f9c:	900e      	str	r0, [sp, #56]	; 0x38
 8003f9e:	f002 fafb 	bl	8006598 <_localeconv_r>
 8003fa2:	6800      	ldr	r0, [r0, #0]
 8003fa4:	901a      	str	r0, [sp, #104]	; 0x68
 8003fa6:	f003 fc67 	bl	8007878 <strlen>
 8003faa:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8003fac:	89a3      	ldrh	r3, [r4, #12]
 8003fae:	901d      	str	r0, [sp, #116]	; 0x74
 8003fb0:	0618      	lsls	r0, r3, #24
 8003fb2:	d503      	bpl.n	8003fbc <_svfprintf_r+0x2c>
 8003fb4:	6923      	ldr	r3, [r4, #16]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	f001 8079 	beq.w	80050ae <_svfprintf_r+0x111e>
 8003fbc:	f24a 0544 	movw	r5, #41028	; 0xa044
 8003fc0:	ac38      	add	r4, sp, #224	; 0xe0
 8003fc2:	f6c0 0500 	movt	r5, #2048	; 0x800
 8003fc6:	9515      	str	r5, [sp, #84]	; 0x54
 8003fc8:	f10d 05df 	add.w	r5, sp, #223	; 0xdf
 8003fcc:	9508      	str	r5, [sp, #32]
 8003fce:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8003fd0:	af38      	add	r7, sp, #224	; 0xe0
 8003fd2:	9409      	str	r4, [sp, #36]	; 0x24
 8003fd4:	f24a 24dc 	movw	r4, #41692	; 0xa2dc
 8003fd8:	f105 0610 	add.w	r6, r5, #16
 8003fdc:	9d08      	ldr	r5, [sp, #32]
 8003fde:	2300      	movs	r3, #0
 8003fe0:	f6c0 0400 	movt	r4, #2048	; 0x800
 8003fe4:	9311      	str	r3, [sp, #68]	; 0x44
 8003fe6:	9417      	str	r4, [sp, #92]	; 0x5c
 8003fe8:	1b7c      	subs	r4, r7, r5
 8003fea:	931b      	str	r3, [sp, #108]	; 0x6c
 8003fec:	931c      	str	r3, [sp, #112]	; 0x70
 8003fee:	9319      	str	r3, [sp, #100]	; 0x64
 8003ff0:	931e      	str	r3, [sp, #120]	; 0x78
 8003ff2:	9312      	str	r3, [sp, #72]	; 0x48
 8003ff4:	9421      	str	r4, [sp, #132]	; 0x84
 8003ff6:	932d      	str	r3, [sp, #180]	; 0xb4
 8003ff8:	932c      	str	r3, [sp, #176]	; 0xb0
 8003ffa:	972b      	str	r7, [sp, #172]	; 0xac
 8003ffc:	f899 3000 	ldrb.w	r3, [r9]
 8004000:	2b25      	cmp	r3, #37	; 0x25
 8004002:	bf18      	it	ne
 8004004:	2b00      	cmpne	r3, #0
 8004006:	f000 80b3 	beq.w	8004170 <_svfprintf_r+0x1e0>
 800400a:	f109 0201 	add.w	r2, r9, #1
 800400e:	4614      	mov	r4, r2
 8004010:	3201      	adds	r2, #1
 8004012:	7823      	ldrb	r3, [r4, #0]
 8004014:	2b25      	cmp	r3, #37	; 0x25
 8004016:	bf18      	it	ne
 8004018:	2b00      	cmpne	r3, #0
 800401a:	d1f8      	bne.n	800400e <_svfprintf_r+0x7e>
 800401c:	ebb4 0509 	subs.w	r5, r4, r9
 8004020:	d00f      	beq.n	8004042 <_svfprintf_r+0xb2>
 8004022:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004024:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004026:	3301      	adds	r3, #1
 8004028:	f8c7 9000 	str.w	r9, [r7]
 800402c:	2b07      	cmp	r3, #7
 800402e:	607d      	str	r5, [r7, #4]
 8004030:	442a      	add	r2, r5
 8004032:	932c      	str	r3, [sp, #176]	; 0xb0
 8004034:	922d      	str	r2, [sp, #180]	; 0xb4
 8004036:	bfd8      	it	le
 8004038:	3708      	addle	r7, #8
 800403a:	dc7f      	bgt.n	800413c <_svfprintf_r+0x1ac>
 800403c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800403e:	4428      	add	r0, r5
 8004040:	9012      	str	r0, [sp, #72]	; 0x48
 8004042:	7823      	ldrb	r3, [r4, #0]
 8004044:	2b00      	cmp	r3, #0
 8004046:	f000 8081 	beq.w	800414c <_svfprintf_r+0x1bc>
 800404a:	2300      	movs	r3, #0
 800404c:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 8004050:	461a      	mov	r2, r3
 8004052:	9313      	str	r3, [sp, #76]	; 0x4c
 8004054:	930a      	str	r3, [sp, #40]	; 0x28
 8004056:	f104 0901 	add.w	r9, r4, #1
 800405a:	7863      	ldrb	r3, [r4, #1]
 800405c:	f04f 34ff 	mov.w	r4, #4294967295
 8004060:	940c      	str	r4, [sp, #48]	; 0x30
 8004062:	f109 0901 	add.w	r9, r9, #1
 8004066:	f1a3 0120 	sub.w	r1, r3, #32
 800406a:	2958      	cmp	r1, #88	; 0x58
 800406c:	f200 840a 	bhi.w	8004884 <_svfprintf_r+0x8f4>
 8004070:	e8df f011 	tbh	[pc, r1, lsl #1]
 8004074:	0408038e 	streq	r0, [r8], #-910	; 0xfffffc72
 8004078:	03950408 	orrseq	r0, r5, #8, 8	; 0x8000000
 800407c:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004080:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004084:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004088:	0348039c 	movteq	r0, #33692	; 0x839c
 800408c:	005d0408 	subseq	r0, sp, r8, lsl #8
 8004090:	04080235 	streq	r0, [r8], #-565	; 0xfffffdcb
 8004094:	03f603ef 	mvnseq	r0, #-1140850685	; 0xbc000003
 8004098:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 800409c:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 80040a0:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 80040a4:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 80040a8:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80040ac:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80040b0:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80040b4:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80040b8:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80040bc:	0290026e 	addseq	r0, r0, #-536870906	; 0xe0000006
 80040c0:	02900408 	addseq	r0, r0, #8, 8	; 0x8000000
 80040c4:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80040c8:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80040cc:	040802cd 	streq	r0, [r8], #-717	; 0xfffffd33
 80040d0:	02d40408 	sbcseq	r0, r4, #8, 8	; 0x8000000
 80040d4:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80040d8:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80040dc:	02550408 	subseq	r0, r5, #8, 8	; 0x8000000
 80040e0:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80040e4:	040803bc 	streq	r0, [r8], #-956	; 0xfffffc44
 80040e8:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80040ec:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80040f0:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80040f4:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80040f8:	03a80408 			; <UNDEFINED> instruction: 0x03a80408
 80040fc:	029003d7 	addseq	r0, r0, #1543503875	; 0x5c000003
 8004100:	02900290 	addseq	r0, r0, #144, 4
 8004104:	03d70387 	bicseq	r0, r7, #469762050	; 0x1c000002
 8004108:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 800410c:	0408034c 	streq	r0, [r8], #-844	; 0xfffffcb4
 8004110:	0224035e 	eoreq	r0, r4, #2013265921	; 0x78000001
 8004114:	02f00370 	rscseq	r0, r0, #112, 6	; 0xc0000001
 8004118:	02f70408 	rscseq	r0, r7, #8, 8	; 0x8000000
 800411c:	00800408 	addeq	r0, r0, r8, lsl #8
 8004120:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004124:	9c130320 	ldcls	3, cr0, [r3], {32}
 8004128:	9314      	str	r3, [sp, #80]	; 0x50
 800412a:	4264      	negs	r4, r4
 800412c:	9413      	str	r4, [sp, #76]	; 0x4c
 800412e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004130:	f045 0504 	orr.w	r5, r5, #4
 8004134:	950a      	str	r5, [sp, #40]	; 0x28
 8004136:	f899 3000 	ldrb.w	r3, [r9]
 800413a:	e792      	b.n	8004062 <_svfprintf_r+0xd2>
 800413c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800413e:	aa2b      	add	r2, sp, #172	; 0xac
 8004140:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004142:	f003 fbc9 	bl	80078d8 <__ssprint_r>
 8004146:	b940      	cbnz	r0, 800415a <_svfprintf_r+0x1ca>
 8004148:	af38      	add	r7, sp, #224	; 0xe0
 800414a:	e777      	b.n	800403c <_svfprintf_r+0xac>
 800414c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800414e:	b123      	cbz	r3, 800415a <_svfprintf_r+0x1ca>
 8004150:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004152:	aa2b      	add	r2, sp, #172	; 0xac
 8004154:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004156:	f003 fbbf 	bl	80078d8 <__ssprint_r>
 800415a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800415c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800415e:	89a3      	ldrh	r3, [r4, #12]
 8004160:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004164:	bf18      	it	ne
 8004166:	f04f 30ff 	movne.w	r0, #4294967295
 800416a:	b049      	add	sp, #292	; 0x124
 800416c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004170:	464c      	mov	r4, r9
 8004172:	e766      	b.n	8004042 <_svfprintf_r+0xb2>
 8004174:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004176:	9316      	str	r3, [sp, #88]	; 0x58
 8004178:	06a3      	lsls	r3, r4, #26
 800417a:	f140 81d9 	bpl.w	8004530 <_svfprintf_r+0x5a0>
 800417e:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004180:	2301      	movs	r3, #1
 8004182:	1dea      	adds	r2, r5, #7
 8004184:	f022 0207 	bic.w	r2, r2, #7
 8004188:	f102 0408 	add.w	r4, r2, #8
 800418c:	9414      	str	r4, [sp, #80]	; 0x50
 800418e:	e9d2 4500 	ldrd	r4, r5, [r2]
 8004192:	f04f 0a00 	mov.w	sl, #0
 8004196:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 800419a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800419c:	2800      	cmp	r0, #0
 800419e:	980c      	ldr	r0, [sp, #48]	; 0x30
 80041a0:	bfa2      	ittt	ge
 80041a2:	990a      	ldrge	r1, [sp, #40]	; 0x28
 80041a4:	f021 0180 	bicge.w	r1, r1, #128	; 0x80
 80041a8:	910a      	strge	r1, [sp, #40]	; 0x28
 80041aa:	ea54 0205 	orrs.w	r2, r4, r5
 80041ae:	bf0c      	ite	eq
 80041b0:	2200      	moveq	r2, #0
 80041b2:	2201      	movne	r2, #1
 80041b4:	2800      	cmp	r0, #0
 80041b6:	bf18      	it	ne
 80041b8:	f042 0201 	orrne.w	r2, r2, #1
 80041bc:	2a00      	cmp	r2, #0
 80041be:	f000 83e5 	beq.w	800498c <_svfprintf_r+0x9fc>
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	f000 8509 	beq.w	8004bda <_svfprintf_r+0xc4a>
 80041c8:	2b02      	cmp	r3, #2
 80041ca:	f10d 02df 	add.w	r2, sp, #223	; 0xdf
 80041ce:	f040 8159 	bne.w	8004484 <_svfprintf_r+0x4f4>
 80041d2:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
 80041d6:	f004 010f 	and.w	r1, r4, #15
 80041da:	0923      	lsrs	r3, r4, #4
 80041dc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 80041e0:	0928      	lsrs	r0, r5, #4
 80041e2:	f81c 1001 	ldrb.w	r1, [ip, r1]
 80041e6:	461c      	mov	r4, r3
 80041e8:	4605      	mov	r5, r0
 80041ea:	4690      	mov	r8, r2
 80041ec:	ea54 0005 	orrs.w	r0, r4, r5
 80041f0:	f102 32ff 	add.w	r2, r2, #4294967295
 80041f4:	f888 1000 	strb.w	r1, [r8]
 80041f8:	d1ed      	bne.n	80041d6 <_svfprintf_r+0x246>
 80041fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041fc:	ebc8 0303 	rsb	r3, r8, r3
 8004200:	9310      	str	r3, [sp, #64]	; 0x40
 8004202:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8004204:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004206:	42a5      	cmp	r5, r4
 8004208:	bfb8      	it	lt
 800420a:	4625      	movlt	r5, r4
 800420c:	2400      	movs	r4, #0
 800420e:	950d      	str	r5, [sp, #52]	; 0x34
 8004210:	9418      	str	r4, [sp, #96]	; 0x60
 8004212:	f1ba 0f00 	cmp.w	sl, #0
 8004216:	d002      	beq.n	800421e <_svfprintf_r+0x28e>
 8004218:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800421a:	3501      	adds	r5, #1
 800421c:	950d      	str	r5, [sp, #52]	; 0x34
 800421e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004220:	f013 0302 	ands.w	r3, r3, #2
 8004224:	930f      	str	r3, [sp, #60]	; 0x3c
 8004226:	bf1e      	ittt	ne
 8004228:	9c0d      	ldrne	r4, [sp, #52]	; 0x34
 800422a:	3402      	addne	r4, #2
 800422c:	940d      	strne	r4, [sp, #52]	; 0x34
 800422e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004230:	f014 0584 	ands.w	r5, r4, #132	; 0x84
 8004234:	f040 8346 	bne.w	80048c4 <_svfprintf_r+0x934>
 8004238:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800423a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800423c:	ebc0 0b04 	rsb	fp, r0, r4
 8004240:	f1bb 0f00 	cmp.w	fp, #0
 8004244:	f340 833e 	ble.w	80048c4 <_svfprintf_r+0x934>
 8004248:	f1bb 0f10 	cmp.w	fp, #16
 800424c:	f24a 0a44 	movw	sl, #41028	; 0xa044
 8004250:	992d      	ldr	r1, [sp, #180]	; 0xb4
 8004252:	bfdc      	itt	le
 8004254:	f6c0 0a00 	movtle	sl, #2048	; 0x800
 8004258:	9a2c      	ldrle	r2, [sp, #176]	; 0xb0
 800425a:	dd32      	ble.n	80042c2 <_svfprintf_r+0x332>
 800425c:	f6c0 0a00 	movt	sl, #2048	; 0x800
 8004260:	f8cd 807c 	str.w	r8, [sp, #124]	; 0x7c
 8004264:	9520      	str	r5, [sp, #128]	; 0x80
 8004266:	46d8      	mov	r8, fp
 8004268:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 800426a:	46d3      	mov	fp, sl
 800426c:	2410      	movs	r4, #16
 800426e:	46ca      	mov	sl, r9
 8004270:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8004272:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8004276:	e004      	b.n	8004282 <_svfprintf_r+0x2f2>
 8004278:	f1a8 0810 	sub.w	r8, r8, #16
 800427c:	f1b8 0f10 	cmp.w	r8, #16
 8004280:	dd19      	ble.n	80042b6 <_svfprintf_r+0x326>
 8004282:	3201      	adds	r2, #1
 8004284:	3110      	adds	r1, #16
 8004286:	2a07      	cmp	r2, #7
 8004288:	603d      	str	r5, [r7, #0]
 800428a:	607c      	str	r4, [r7, #4]
 800428c:	f107 0708 	add.w	r7, r7, #8
 8004290:	922c      	str	r2, [sp, #176]	; 0xb0
 8004292:	912d      	str	r1, [sp, #180]	; 0xb4
 8004294:	ddf0      	ble.n	8004278 <_svfprintf_r+0x2e8>
 8004296:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004298:	4649      	mov	r1, r9
 800429a:	aa2b      	add	r2, sp, #172	; 0xac
 800429c:	af38      	add	r7, sp, #224	; 0xe0
 800429e:	f003 fb1b 	bl	80078d8 <__ssprint_r>
 80042a2:	2800      	cmp	r0, #0
 80042a4:	f47f af59 	bne.w	800415a <_svfprintf_r+0x1ca>
 80042a8:	f1a8 0810 	sub.w	r8, r8, #16
 80042ac:	992d      	ldr	r1, [sp, #180]	; 0xb4
 80042ae:	f1b8 0f10 	cmp.w	r8, #16
 80042b2:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 80042b4:	dce5      	bgt.n	8004282 <_svfprintf_r+0x2f2>
 80042b6:	46d1      	mov	r9, sl
 80042b8:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80042ba:	46da      	mov	sl, fp
 80042bc:	46c3      	mov	fp, r8
 80042be:	f8dd 807c 	ldr.w	r8, [sp, #124]	; 0x7c
 80042c2:	3201      	adds	r2, #1
 80042c4:	eb0b 0401 	add.w	r4, fp, r1
 80042c8:	2a07      	cmp	r2, #7
 80042ca:	922c      	str	r2, [sp, #176]	; 0xb0
 80042cc:	942d      	str	r4, [sp, #180]	; 0xb4
 80042ce:	e887 0c00 	stmia.w	r7, {sl, fp}
 80042d2:	f300 82ec 	bgt.w	80048ae <_svfprintf_r+0x91e>
 80042d6:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80042da:	3708      	adds	r7, #8
 80042dc:	f1ba 0f00 	cmp.w	sl, #0
 80042e0:	d00e      	beq.n	8004300 <_svfprintf_r+0x370>
 80042e2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80042e4:	f10d 028f 	add.w	r2, sp, #143	; 0x8f
 80042e8:	3401      	adds	r4, #1
 80042ea:	603a      	str	r2, [r7, #0]
 80042ec:	3301      	adds	r3, #1
 80042ee:	2201      	movs	r2, #1
 80042f0:	2b07      	cmp	r3, #7
 80042f2:	607a      	str	r2, [r7, #4]
 80042f4:	942d      	str	r4, [sp, #180]	; 0xb4
 80042f6:	bfd8      	it	le
 80042f8:	3708      	addle	r7, #8
 80042fa:	932c      	str	r3, [sp, #176]	; 0xb0
 80042fc:	f300 8402 	bgt.w	8004b04 <_svfprintf_r+0xb74>
 8004300:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004302:	b16b      	cbz	r3, 8004320 <_svfprintf_r+0x390>
 8004304:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004306:	aa24      	add	r2, sp, #144	; 0x90
 8004308:	3402      	adds	r4, #2
 800430a:	603a      	str	r2, [r7, #0]
 800430c:	3301      	adds	r3, #1
 800430e:	2202      	movs	r2, #2
 8004310:	2b07      	cmp	r3, #7
 8004312:	607a      	str	r2, [r7, #4]
 8004314:	942d      	str	r4, [sp, #180]	; 0xb4
 8004316:	bfd8      	it	le
 8004318:	3708      	addle	r7, #8
 800431a:	932c      	str	r3, [sp, #176]	; 0xb0
 800431c:	f300 83fe 	bgt.w	8004b1c <_svfprintf_r+0xb8c>
 8004320:	2d80      	cmp	r5, #128	; 0x80
 8004322:	f000 8346 	beq.w	80049b2 <_svfprintf_r+0xa22>
 8004326:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004328:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800432a:	ebc3 0a05 	rsb	sl, r3, r5
 800432e:	f1ba 0f00 	cmp.w	sl, #0
 8004332:	dd43      	ble.n	80043bc <_svfprintf_r+0x42c>
 8004334:	f1ba 0f10 	cmp.w	sl, #16
 8004338:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800433a:	bfdc      	itt	le
 800433c:	4d94      	ldrle	r5, [pc, #592]	; (8004590 <_svfprintf_r+0x600>)
 800433e:	950f      	strle	r5, [sp, #60]	; 0x3c
 8004340:	dd27      	ble.n	8004392 <_svfprintf_r+0x402>
 8004342:	4893      	ldr	r0, [pc, #588]	; (8004590 <_svfprintf_r+0x600>)
 8004344:	4622      	mov	r2, r4
 8004346:	2510      	movs	r5, #16
 8004348:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 800434c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800434e:	900f      	str	r0, [sp, #60]	; 0x3c
 8004350:	e004      	b.n	800435c <_svfprintf_r+0x3cc>
 8004352:	f1aa 0a10 	sub.w	sl, sl, #16
 8004356:	f1ba 0f10 	cmp.w	sl, #16
 800435a:	dd19      	ble.n	8004390 <_svfprintf_r+0x400>
 800435c:	3301      	adds	r3, #1
 800435e:	3210      	adds	r2, #16
 8004360:	2b07      	cmp	r3, #7
 8004362:	603e      	str	r6, [r7, #0]
 8004364:	607d      	str	r5, [r7, #4]
 8004366:	f107 0708 	add.w	r7, r7, #8
 800436a:	932c      	str	r3, [sp, #176]	; 0xb0
 800436c:	922d      	str	r2, [sp, #180]	; 0xb4
 800436e:	ddf0      	ble.n	8004352 <_svfprintf_r+0x3c2>
 8004370:	4658      	mov	r0, fp
 8004372:	4621      	mov	r1, r4
 8004374:	aa2b      	add	r2, sp, #172	; 0xac
 8004376:	af38      	add	r7, sp, #224	; 0xe0
 8004378:	f003 faae 	bl	80078d8 <__ssprint_r>
 800437c:	2800      	cmp	r0, #0
 800437e:	f47f aeec 	bne.w	800415a <_svfprintf_r+0x1ca>
 8004382:	f1aa 0a10 	sub.w	sl, sl, #16
 8004386:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004388:	f1ba 0f10 	cmp.w	sl, #16
 800438c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800438e:	dce5      	bgt.n	800435c <_svfprintf_r+0x3cc>
 8004390:	4614      	mov	r4, r2
 8004392:	3301      	adds	r3, #1
 8004394:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004396:	2b07      	cmp	r3, #7
 8004398:	4454      	add	r4, sl
 800439a:	932c      	str	r3, [sp, #176]	; 0xb0
 800439c:	e887 0420 	stmia.w	r7, {r5, sl}
 80043a0:	bfd8      	it	le
 80043a2:	3708      	addle	r7, #8
 80043a4:	942d      	str	r4, [sp, #180]	; 0xb4
 80043a6:	dd09      	ble.n	80043bc <_svfprintf_r+0x42c>
 80043a8:	980e      	ldr	r0, [sp, #56]	; 0x38
 80043aa:	aa2b      	add	r2, sp, #172	; 0xac
 80043ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80043ae:	f003 fa93 	bl	80078d8 <__ssprint_r>
 80043b2:	2800      	cmp	r0, #0
 80043b4:	f47f aed1 	bne.w	800415a <_svfprintf_r+0x1ca>
 80043b8:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80043ba:	af38      	add	r7, sp, #224	; 0xe0
 80043bc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80043be:	05eb      	lsls	r3, r5, #23
 80043c0:	f100 8282 	bmi.w	80048c8 <_svfprintf_r+0x938>
 80043c4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80043c6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80043c8:	3301      	adds	r3, #1
 80043ca:	f8c7 8000 	str.w	r8, [r7]
 80043ce:	2b07      	cmp	r3, #7
 80043d0:	442c      	add	r4, r5
 80043d2:	607d      	str	r5, [r7, #4]
 80043d4:	942d      	str	r4, [sp, #180]	; 0xb4
 80043d6:	932c      	str	r3, [sp, #176]	; 0xb0
 80043d8:	f300 837a 	bgt.w	8004ad0 <_svfprintf_r+0xb40>
 80043dc:	3708      	adds	r7, #8
 80043de:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80043e0:	076b      	lsls	r3, r5, #29
 80043e2:	d540      	bpl.n	8004466 <_svfprintf_r+0x4d6>
 80043e4:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80043e6:	990d      	ldr	r1, [sp, #52]	; 0x34
 80043e8:	1a45      	subs	r5, r0, r1
 80043ea:	2d00      	cmp	r5, #0
 80043ec:	dd3b      	ble.n	8004466 <_svfprintf_r+0x4d6>
 80043ee:	2d10      	cmp	r5, #16
 80043f0:	f24a 0a44 	movw	sl, #41028	; 0xa044
 80043f4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80043f6:	f6c0 0a00 	movt	sl, #2048	; 0x800
 80043fa:	dd22      	ble.n	8004442 <_svfprintf_r+0x4b2>
 80043fc:	4622      	mov	r2, r4
 80043fe:	f04f 0810 	mov.w	r8, #16
 8004402:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 8004406:	9c15      	ldr	r4, [sp, #84]	; 0x54
 8004408:	e002      	b.n	8004410 <_svfprintf_r+0x480>
 800440a:	3d10      	subs	r5, #16
 800440c:	2d10      	cmp	r5, #16
 800440e:	dd17      	ble.n	8004440 <_svfprintf_r+0x4b0>
 8004410:	3301      	adds	r3, #1
 8004412:	3210      	adds	r2, #16
 8004414:	2b07      	cmp	r3, #7
 8004416:	e887 0110 	stmia.w	r7, {r4, r8}
 800441a:	932c      	str	r3, [sp, #176]	; 0xb0
 800441c:	f107 0708 	add.w	r7, r7, #8
 8004420:	922d      	str	r2, [sp, #180]	; 0xb4
 8004422:	ddf2      	ble.n	800440a <_svfprintf_r+0x47a>
 8004424:	4658      	mov	r0, fp
 8004426:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004428:	aa2b      	add	r2, sp, #172	; 0xac
 800442a:	af38      	add	r7, sp, #224	; 0xe0
 800442c:	f003 fa54 	bl	80078d8 <__ssprint_r>
 8004430:	2800      	cmp	r0, #0
 8004432:	f47f ae92 	bne.w	800415a <_svfprintf_r+0x1ca>
 8004436:	3d10      	subs	r5, #16
 8004438:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800443a:	2d10      	cmp	r5, #16
 800443c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800443e:	dce7      	bgt.n	8004410 <_svfprintf_r+0x480>
 8004440:	4614      	mov	r4, r2
 8004442:	3301      	adds	r3, #1
 8004444:	442c      	add	r4, r5
 8004446:	2b07      	cmp	r3, #7
 8004448:	932c      	str	r3, [sp, #176]	; 0xb0
 800444a:	942d      	str	r4, [sp, #180]	; 0xb4
 800444c:	f8c7 a000 	str.w	sl, [r7]
 8004450:	607d      	str	r5, [r7, #4]
 8004452:	dd08      	ble.n	8004466 <_svfprintf_r+0x4d6>
 8004454:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004456:	aa2b      	add	r2, sp, #172	; 0xac
 8004458:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800445a:	f003 fa3d 	bl	80078d8 <__ssprint_r>
 800445e:	2800      	cmp	r0, #0
 8004460:	f47f ae7b 	bne.w	800415a <_svfprintf_r+0x1ca>
 8004464:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004466:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8004468:	990d      	ldr	r1, [sp, #52]	; 0x34
 800446a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800446c:	4281      	cmp	r1, r0
 800446e:	bfac      	ite	ge
 8004470:	186d      	addge	r5, r5, r1
 8004472:	182d      	addlt	r5, r5, r0
 8004474:	9512      	str	r5, [sp, #72]	; 0x48
 8004476:	2c00      	cmp	r4, #0
 8004478:	f040 8335 	bne.w	8004ae6 <_svfprintf_r+0xb56>
 800447c:	2300      	movs	r3, #0
 800447e:	af38      	add	r7, sp, #224	; 0xe0
 8004480:	932c      	str	r3, [sp, #176]	; 0xb0
 8004482:	e5bb      	b.n	8003ffc <_svfprintf_r+0x6c>
 8004484:	08e3      	lsrs	r3, r4, #3
 8004486:	08e9      	lsrs	r1, r5, #3
 8004488:	ea43 7345 	orr.w	r3, r3, r5, lsl #29
 800448c:	4690      	mov	r8, r2
 800448e:	460d      	mov	r5, r1
 8004490:	f004 0207 	and.w	r2, r4, #7
 8004494:	461c      	mov	r4, r3
 8004496:	f102 0330 	add.w	r3, r2, #48	; 0x30
 800449a:	ea54 0105 	orrs.w	r1, r4, r5
 800449e:	f108 32ff 	add.w	r2, r8, #4294967295
 80044a2:	f888 3000 	strb.w	r3, [r8]
 80044a6:	d1ed      	bne.n	8004484 <_svfprintf_r+0x4f4>
 80044a8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80044aa:	4641      	mov	r1, r8
 80044ac:	07e0      	lsls	r0, r4, #31
 80044ae:	f100 84f5 	bmi.w	8004e9c <_svfprintf_r+0xf0c>
 80044b2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80044b4:	ebc8 0505 	rsb	r5, r8, r5
 80044b8:	9510      	str	r5, [sp, #64]	; 0x40
 80044ba:	e6a2      	b.n	8004202 <_svfprintf_r+0x272>
 80044bc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80044be:	9316      	str	r3, [sp, #88]	; 0x58
 80044c0:	f015 0320 	ands.w	r3, r5, #32
 80044c4:	f000 80b4 	beq.w	8004630 <_svfprintf_r+0x6a0>
 80044c8:	9c14      	ldr	r4, [sp, #80]	; 0x50
 80044ca:	2300      	movs	r3, #0
 80044cc:	1de2      	adds	r2, r4, #7
 80044ce:	f022 0207 	bic.w	r2, r2, #7
 80044d2:	f102 0508 	add.w	r5, r2, #8
 80044d6:	9514      	str	r5, [sp, #80]	; 0x50
 80044d8:	e9d2 4500 	ldrd	r4, r5, [r2]
 80044dc:	e659      	b.n	8004192 <_svfprintf_r+0x202>
 80044de:	f899 3000 	ldrb.w	r3, [r9]
 80044e2:	f109 0401 	add.w	r4, r9, #1
 80044e6:	2b2a      	cmp	r3, #42	; 0x2a
 80044e8:	f000 8791 	beq.w	800540e <_svfprintf_r+0x147e>
 80044ec:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80044f0:	2909      	cmp	r1, #9
 80044f2:	bf82      	ittt	hi
 80044f4:	46a1      	movhi	r9, r4
 80044f6:	2400      	movhi	r4, #0
 80044f8:	940c      	strhi	r4, [sp, #48]	; 0x30
 80044fa:	f63f adb4 	bhi.w	8004066 <_svfprintf_r+0xd6>
 80044fe:	2000      	movs	r0, #0
 8004500:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004504:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004508:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 800450c:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004510:	2909      	cmp	r1, #9
 8004512:	d9f5      	bls.n	8004500 <_svfprintf_r+0x570>
 8004514:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
 8004518:	46a1      	mov	r9, r4
 800451a:	900c      	str	r0, [sp, #48]	; 0x30
 800451c:	e5a3      	b.n	8004066 <_svfprintf_r+0xd6>
 800451e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004520:	9316      	str	r3, [sp, #88]	; 0x58
 8004522:	f045 0510 	orr.w	r5, r5, #16
 8004526:	950a      	str	r5, [sp, #40]	; 0x28
 8004528:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800452a:	06a3      	lsls	r3, r4, #26
 800452c:	f53f ae27 	bmi.w	800417e <_svfprintf_r+0x1ee>
 8004530:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004532:	06ed      	lsls	r5, r5, #27
 8004534:	f100 83c4 	bmi.w	8004cc0 <_svfprintf_r+0xd30>
 8004538:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800453a:	0664      	lsls	r4, r4, #25
 800453c:	f140 83c0 	bpl.w	8004cc0 <_svfprintf_r+0xd30>
 8004540:	9814      	ldr	r0, [sp, #80]	; 0x50
 8004542:	2500      	movs	r5, #0
 8004544:	2301      	movs	r3, #1
 8004546:	3004      	adds	r0, #4
 8004548:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 800454c:	9014      	str	r0, [sp, #80]	; 0x50
 800454e:	e620      	b.n	8004192 <_svfprintf_r+0x202>
 8004550:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004552:	9316      	str	r3, [sp, #88]	; 0x58
 8004554:	f044 0410 	orr.w	r4, r4, #16
 8004558:	940a      	str	r4, [sp, #40]	; 0x28
 800455a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800455c:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004560:	06a9      	lsls	r1, r5, #26
 8004562:	f140 8165 	bpl.w	8004830 <_svfprintf_r+0x8a0>
 8004566:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004568:	1de3      	adds	r3, r4, #7
 800456a:	f023 0307 	bic.w	r3, r3, #7
 800456e:	f103 0508 	add.w	r5, r3, #8
 8004572:	9514      	str	r5, [sp, #80]	; 0x50
 8004574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004578:	4614      	mov	r4, r2
 800457a:	461d      	mov	r5, r3
 800457c:	2a00      	cmp	r2, #0
 800457e:	f173 0000 	sbcs.w	r0, r3, #0
 8004582:	f2c0 83bb 	blt.w	8004cfc <_svfprintf_r+0xd6c>
 8004586:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 800458a:	2301      	movs	r3, #1
 800458c:	e605      	b.n	800419a <_svfprintf_r+0x20a>
 800458e:	bf00      	nop
 8004590:	0800a054 	stmdaeq	r0, {r2, r4, r6, sp, pc}
 8004594:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004596:	9316      	str	r3, [sp, #88]	; 0x58
 8004598:	0725      	lsls	r5, r4, #28
 800459a:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 800459e:	f140 84ab 	bpl.w	8004ef8 <_svfprintf_r+0xf68>
 80045a2:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80045a4:	1deb      	adds	r3, r5, #7
 80045a6:	f023 0307 	bic.w	r3, r3, #7
 80045aa:	f103 0408 	add.w	r4, r3, #8
 80045ae:	9414      	str	r4, [sp, #80]	; 0x50
 80045b0:	681d      	ldr	r5, [r3, #0]
 80045b2:	951b      	str	r5, [sp, #108]	; 0x6c
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	931c      	str	r3, [sp, #112]	; 0x70
 80045b8:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80045ba:	991c      	ldr	r1, [sp, #112]	; 0x70
 80045bc:	f003 f802 	bl	80075c4 <__fpclassifyd>
 80045c0:	2801      	cmp	r0, #1
 80045c2:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80045c4:	f040 8478 	bne.w	8004eb8 <_svfprintf_r+0xf28>
 80045c8:	2200      	movs	r2, #0
 80045ca:	2300      	movs	r3, #0
 80045cc:	991c      	ldr	r1, [sp, #112]	; 0x70
 80045ce:	f005 f953 	bl	8009878 <__aeabi_dcmplt>
 80045d2:	2800      	cmp	r0, #0
 80045d4:	f040 864a 	bne.w	800526c <_svfprintf_r+0x12dc>
 80045d8:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80045dc:	2503      	movs	r5, #3
 80045de:	2400      	movs	r4, #0
 80045e0:	f24a 28a0 	movw	r8, #41632	; 0xa2a0
 80045e4:	f24a 239c 	movw	r3, #41628	; 0xa29c
 80045e8:	950d      	str	r5, [sp, #52]	; 0x34
 80045ea:	f6c0 0800 	movt	r8, #2048	; 0x800
 80045ee:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80045f0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80045f4:	940c      	str	r4, [sp, #48]	; 0x30
 80045f6:	9c16      	ldr	r4, [sp, #88]	; 0x58
 80045f8:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 80045fc:	950a      	str	r5, [sp, #40]	; 0x28
 80045fe:	2503      	movs	r5, #3
 8004600:	2c47      	cmp	r4, #71	; 0x47
 8004602:	bfd8      	it	le
 8004604:	4698      	movle	r8, r3
 8004606:	9510      	str	r5, [sp, #64]	; 0x40
 8004608:	2400      	movs	r4, #0
 800460a:	9418      	str	r4, [sp, #96]	; 0x60
 800460c:	e601      	b.n	8004212 <_svfprintf_r+0x282>
 800460e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004610:	f045 0508 	orr.w	r5, r5, #8
 8004614:	950a      	str	r5, [sp, #40]	; 0x28
 8004616:	f899 3000 	ldrb.w	r3, [r9]
 800461a:	e522      	b.n	8004062 <_svfprintf_r+0xd2>
 800461c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800461e:	9316      	str	r3, [sp, #88]	; 0x58
 8004620:	f044 0410 	orr.w	r4, r4, #16
 8004624:	940a      	str	r4, [sp, #40]	; 0x28
 8004626:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004628:	f015 0320 	ands.w	r3, r5, #32
 800462c:	f47f af4c 	bne.w	80044c8 <_svfprintf_r+0x538>
 8004630:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004632:	f014 0210 	ands.w	r2, r4, #16
 8004636:	f040 834c 	bne.w	8004cd2 <_svfprintf_r+0xd42>
 800463a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800463c:	f014 0340 	ands.w	r3, r4, #64	; 0x40
 8004640:	f000 8347 	beq.w	8004cd2 <_svfprintf_r+0xd42>
 8004644:	9814      	ldr	r0, [sp, #80]	; 0x50
 8004646:	4613      	mov	r3, r2
 8004648:	2500      	movs	r5, #0
 800464a:	3004      	adds	r0, #4
 800464c:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8004650:	9014      	str	r0, [sp, #80]	; 0x50
 8004652:	e59e      	b.n	8004192 <_svfprintf_r+0x202>
 8004654:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004656:	f045 0520 	orr.w	r5, r5, #32
 800465a:	950a      	str	r5, [sp, #40]	; 0x28
 800465c:	f899 3000 	ldrb.w	r3, [r9]
 8004660:	e4ff      	b.n	8004062 <_svfprintf_r+0xd2>
 8004662:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004664:	2500      	movs	r5, #0
 8004666:	9316      	str	r3, [sp, #88]	; 0x58
 8004668:	3404      	adds	r4, #4
 800466a:	f88d 508f 	strb.w	r5, [sp, #143]	; 0x8f
 800466e:	f854 8c04 	ldr.w	r8, [r4, #-4]
 8004672:	f1b8 0f00 	cmp.w	r8, #0
 8004676:	f000 85d9 	beq.w	800522c <_svfprintf_r+0x129c>
 800467a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800467c:	2800      	cmp	r0, #0
 800467e:	4640      	mov	r0, r8
 8004680:	f2c0 85ab 	blt.w	80051da <_svfprintf_r+0x124a>
 8004684:	4629      	mov	r1, r5
 8004686:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004688:	f002 fa60 	bl	8006b4c <memchr>
 800468c:	2800      	cmp	r0, #0
 800468e:	f000 85ff 	beq.w	8005290 <_svfprintf_r+0x1300>
 8004692:	9414      	str	r4, [sp, #80]	; 0x50
 8004694:	ebc8 0000 	rsb	r0, r8, r0
 8004698:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800469a:	950c      	str	r5, [sp, #48]	; 0x30
 800469c:	42a0      	cmp	r0, r4
 800469e:	bfb8      	it	lt
 80046a0:	4604      	movlt	r4, r0
 80046a2:	9410      	str	r4, [sp, #64]	; 0x40
 80046a4:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
 80046a8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80046aa:	950d      	str	r5, [sp, #52]	; 0x34
 80046ac:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80046b0:	9418      	str	r4, [sp, #96]	; 0x60
 80046b2:	e5ae      	b.n	8004212 <_svfprintf_r+0x282>
 80046b4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80046b6:	f24a 24c0 	movw	r4, #41664	; 0xa2c0
 80046ba:	f6c0 0400 	movt	r4, #2048	; 0x800
 80046be:	9316      	str	r3, [sp, #88]	; 0x58
 80046c0:	06a8      	lsls	r0, r5, #26
 80046c2:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 80046c6:	9419      	str	r4, [sp, #100]	; 0x64
 80046c8:	f140 809c 	bpl.w	8004804 <_svfprintf_r+0x874>
 80046cc:	9c14      	ldr	r4, [sp, #80]	; 0x50
 80046ce:	1de3      	adds	r3, r4, #7
 80046d0:	f023 0307 	bic.w	r3, r3, #7
 80046d4:	f103 0508 	add.w	r5, r3, #8
 80046d8:	9514      	str	r5, [sp, #80]	; 0x50
 80046da:	e9d3 4500 	ldrd	r4, r5, [r3]
 80046de:	980a      	ldr	r0, [sp, #40]	; 0x28
 80046e0:	07c3      	lsls	r3, r0, #31
 80046e2:	f140 8227 	bpl.w	8004b34 <_svfprintf_r+0xba4>
 80046e6:	ea54 0105 	orrs.w	r1, r4, r5
 80046ea:	f000 8223 	beq.w	8004b34 <_svfprintf_r+0xba4>
 80046ee:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80046f0:	2330      	movs	r3, #48	; 0x30
 80046f2:	f040 0002 	orr.w	r0, r0, #2
 80046f6:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 80046fa:	900a      	str	r0, [sp, #40]	; 0x28
 80046fc:	2302      	movs	r3, #2
 80046fe:	f88d 2091 	strb.w	r2, [sp, #145]	; 0x91
 8004702:	e546      	b.n	8004192 <_svfprintf_r+0x202>
 8004704:	f899 3000 	ldrb.w	r3, [r9]
 8004708:	222b      	movs	r2, #43	; 0x2b
 800470a:	e4aa      	b.n	8004062 <_svfprintf_r+0xd2>
 800470c:	f899 3000 	ldrb.w	r3, [r9]
 8004710:	4649      	mov	r1, r9
 8004712:	2b6c      	cmp	r3, #108	; 0x6c
 8004714:	bf05      	ittet	eq
 8004716:	f109 0901 	addeq.w	r9, r9, #1
 800471a:	9d0a      	ldreq	r5, [sp, #40]	; 0x28
 800471c:	9c0a      	ldrne	r4, [sp, #40]	; 0x28
 800471e:	f045 0520 	orreq.w	r5, r5, #32
 8004722:	bf0b      	itete	eq
 8004724:	784b      	ldrbeq	r3, [r1, #1]
 8004726:	f044 0410 	orrne.w	r4, r4, #16
 800472a:	950a      	streq	r5, [sp, #40]	; 0x28
 800472c:	940a      	strne	r4, [sp, #40]	; 0x28
 800472e:	e498      	b.n	8004062 <_svfprintf_r+0xd2>
 8004730:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004732:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004736:	06a9      	lsls	r1, r5, #26
 8004738:	f140 83eb 	bpl.w	8004f12 <_svfprintf_r+0xf82>
 800473c:	9c14      	ldr	r4, [sp, #80]	; 0x50
 800473e:	6821      	ldr	r1, [r4, #0]
 8004740:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8004742:	4622      	mov	r2, r4
 8004744:	17e5      	asrs	r5, r4, #31
 8004746:	462b      	mov	r3, r5
 8004748:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800474a:	e9c1 2300 	strd	r2, r3, [r1]
 800474e:	3504      	adds	r5, #4
 8004750:	9514      	str	r5, [sp, #80]	; 0x50
 8004752:	e453      	b.n	8003ffc <_svfprintf_r+0x6c>
 8004754:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004756:	f24a 20c0 	movw	r0, #41664	; 0xa2c0
 800475a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800475c:	2378      	movs	r3, #120	; 0x78
 800475e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004762:	f88d 3091 	strb.w	r3, [sp, #145]	; 0x91
 8004766:	f045 0502 	orr.w	r5, r5, #2
 800476a:	9316      	str	r3, [sp, #88]	; 0x58
 800476c:	950a      	str	r5, [sp, #40]	; 0x28
 800476e:	2330      	movs	r3, #48	; 0x30
 8004770:	1d15      	adds	r5, r2, #4
 8004772:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8004776:	9514      	str	r5, [sp, #80]	; 0x50
 8004778:	2302      	movs	r3, #2
 800477a:	6814      	ldr	r4, [r2, #0]
 800477c:	2500      	movs	r5, #0
 800477e:	9019      	str	r0, [sp, #100]	; 0x64
 8004780:	e507      	b.n	8004192 <_svfprintf_r+0x202>
 8004782:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004784:	f044 0440 	orr.w	r4, r4, #64	; 0x40
 8004788:	940a      	str	r4, [sp, #40]	; 0x28
 800478a:	f899 3000 	ldrb.w	r3, [r9]
 800478e:	e468      	b.n	8004062 <_svfprintf_r+0xd2>
 8004790:	f899 3000 	ldrb.w	r3, [r9]
 8004794:	2a00      	cmp	r2, #0
 8004796:	f47f ac64 	bne.w	8004062 <_svfprintf_r+0xd2>
 800479a:	2220      	movs	r2, #32
 800479c:	e461      	b.n	8004062 <_svfprintf_r+0xd2>
 800479e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80047a0:	f045 0501 	orr.w	r5, r5, #1
 80047a4:	950a      	str	r5, [sp, #40]	; 0x28
 80047a6:	f899 3000 	ldrb.w	r3, [r9]
 80047aa:	e45a      	b.n	8004062 <_svfprintf_r+0xd2>
 80047ac:	9c14      	ldr	r4, [sp, #80]	; 0x50
 80047ae:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80047b0:	6824      	ldr	r4, [r4, #0]
 80047b2:	1d2b      	adds	r3, r5, #4
 80047b4:	2c00      	cmp	r4, #0
 80047b6:	9413      	str	r4, [sp, #76]	; 0x4c
 80047b8:	f6ff acb5 	blt.w	8004126 <_svfprintf_r+0x196>
 80047bc:	9314      	str	r3, [sp, #80]	; 0x50
 80047be:	f899 3000 	ldrb.w	r3, [r9]
 80047c2:	e44e      	b.n	8004062 <_svfprintf_r+0xd2>
 80047c4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80047c6:	2401      	movs	r4, #1
 80047c8:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80047ca:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 80047ce:	9316      	str	r3, [sp, #88]	; 0x58
 80047d0:	2300      	movs	r3, #0
 80047d2:	6812      	ldr	r2, [r2, #0]
 80047d4:	3504      	adds	r5, #4
 80047d6:	469a      	mov	sl, r3
 80047d8:	940d      	str	r4, [sp, #52]	; 0x34
 80047da:	9514      	str	r5, [sp, #80]	; 0x50
 80047dc:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 80047e0:	930c      	str	r3, [sp, #48]	; 0x30
 80047e2:	9318      	str	r3, [sp, #96]	; 0x60
 80047e4:	9410      	str	r4, [sp, #64]	; 0x40
 80047e6:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
 80047ea:	e518      	b.n	800421e <_svfprintf_r+0x28e>
 80047ec:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80047ee:	f24a 24ac 	movw	r4, #41644	; 0xa2ac
 80047f2:	f6c0 0400 	movt	r4, #2048	; 0x800
 80047f6:	9316      	str	r3, [sp, #88]	; 0x58
 80047f8:	06a8      	lsls	r0, r5, #26
 80047fa:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 80047fe:	9419      	str	r4, [sp, #100]	; 0x64
 8004800:	f53f af64 	bmi.w	80046cc <_svfprintf_r+0x73c>
 8004804:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004806:	06e1      	lsls	r1, r4, #27
 8004808:	f100 8253 	bmi.w	8004cb2 <_svfprintf_r+0xd22>
 800480c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800480e:	0662      	lsls	r2, r4, #25
 8004810:	f140 824f 	bpl.w	8004cb2 <_svfprintf_r+0xd22>
 8004814:	9814      	ldr	r0, [sp, #80]	; 0x50
 8004816:	2500      	movs	r5, #0
 8004818:	3004      	adds	r0, #4
 800481a:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 800481e:	9014      	str	r0, [sp, #80]	; 0x50
 8004820:	e75d      	b.n	80046de <_svfprintf_r+0x74e>
 8004822:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004824:	9316      	str	r3, [sp, #88]	; 0x58
 8004826:	06a9      	lsls	r1, r5, #26
 8004828:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 800482c:	f53f ae9b 	bmi.w	8004566 <_svfprintf_r+0x5d6>
 8004830:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004832:	06e2      	lsls	r2, r4, #27
 8004834:	f100 8255 	bmi.w	8004ce2 <_svfprintf_r+0xd52>
 8004838:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800483a:	0663      	lsls	r3, r4, #25
 800483c:	f140 8251 	bpl.w	8004ce2 <_svfprintf_r+0xd52>
 8004840:	9814      	ldr	r0, [sp, #80]	; 0x50
 8004842:	3004      	adds	r0, #4
 8004844:	f930 4c04 	ldrsh.w	r4, [r0, #-4]
 8004848:	9014      	str	r0, [sp, #80]	; 0x50
 800484a:	4622      	mov	r2, r4
 800484c:	17e5      	asrs	r5, r4, #31
 800484e:	462b      	mov	r3, r5
 8004850:	e694      	b.n	800457c <_svfprintf_r+0x5ec>
 8004852:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004854:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8004858:	950a      	str	r5, [sp, #40]	; 0x28
 800485a:	f899 3000 	ldrb.w	r3, [r9]
 800485e:	e400      	b.n	8004062 <_svfprintf_r+0xd2>
 8004860:	2400      	movs	r4, #0
 8004862:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004866:	4620      	mov	r0, r4
 8004868:	9413      	str	r4, [sp, #76]	; 0x4c
 800486a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800486e:	f819 3b01 	ldrb.w	r3, [r9], #1
 8004872:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 8004876:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800487a:	2909      	cmp	r1, #9
 800487c:	d9f5      	bls.n	800486a <_svfprintf_r+0x8da>
 800487e:	9013      	str	r0, [sp, #76]	; 0x4c
 8004880:	f7ff bbf1 	b.w	8004066 <_svfprintf_r+0xd6>
 8004884:	9316      	str	r3, [sp, #88]	; 0x58
 8004886:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 800488a:	2b00      	cmp	r3, #0
 800488c:	f43f ac5e 	beq.w	800414c <_svfprintf_r+0x1bc>
 8004890:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8004892:	2300      	movs	r3, #0
 8004894:	2501      	movs	r5, #1
 8004896:	469a      	mov	sl, r3
 8004898:	950d      	str	r5, [sp, #52]	; 0x34
 800489a:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 800489e:	f88d 40b8 	strb.w	r4, [sp, #184]	; 0xb8
 80048a2:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 80048a6:	930c      	str	r3, [sp, #48]	; 0x30
 80048a8:	9318      	str	r3, [sp, #96]	; 0x60
 80048aa:	9510      	str	r5, [sp, #64]	; 0x40
 80048ac:	e4b7      	b.n	800421e <_svfprintf_r+0x28e>
 80048ae:	980e      	ldr	r0, [sp, #56]	; 0x38
 80048b0:	aa2b      	add	r2, sp, #172	; 0xac
 80048b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80048b4:	f003 f810 	bl	80078d8 <__ssprint_r>
 80048b8:	2800      	cmp	r0, #0
 80048ba:	f47f ac4e 	bne.w	800415a <_svfprintf_r+0x1ca>
 80048be:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80048c2:	af38      	add	r7, sp, #224	; 0xe0
 80048c4:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80048c6:	e509      	b.n	80042dc <_svfprintf_r+0x34c>
 80048c8:	9d16      	ldr	r5, [sp, #88]	; 0x58
 80048ca:	2d65      	cmp	r5, #101	; 0x65
 80048cc:	f340 80b9 	ble.w	8004a42 <_svfprintf_r+0xab2>
 80048d0:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80048d2:	2200      	movs	r2, #0
 80048d4:	2300      	movs	r3, #0
 80048d6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80048d8:	f004 ffc4 	bl	8009864 <__aeabi_dcmpeq>
 80048dc:	2800      	cmp	r0, #0
 80048de:	f000 812c 	beq.w	8004b3a <_svfprintf_r+0xbaa>
 80048e2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80048e4:	2201      	movs	r2, #1
 80048e6:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 80048e8:	3401      	adds	r4, #1
 80048ea:	4413      	add	r3, r2
 80048ec:	607a      	str	r2, [r7, #4]
 80048ee:	2b07      	cmp	r3, #7
 80048f0:	942d      	str	r4, [sp, #180]	; 0xb4
 80048f2:	603d      	str	r5, [r7, #0]
 80048f4:	bfd8      	it	le
 80048f6:	3708      	addle	r7, #8
 80048f8:	932c      	str	r3, [sp, #176]	; 0xb0
 80048fa:	f300 8316 	bgt.w	8004f2a <_svfprintf_r+0xf9a>
 80048fe:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8004900:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004902:	42ab      	cmp	r3, r5
 8004904:	db03      	blt.n	800490e <_svfprintf_r+0x97e>
 8004906:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004908:	07ed      	lsls	r5, r5, #31
 800490a:	f57f ad68 	bpl.w	80043de <_svfprintf_r+0x44e>
 800490e:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004910:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004912:	442c      	add	r4, r5
 8004914:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8004916:	3301      	adds	r3, #1
 8004918:	942d      	str	r4, [sp, #180]	; 0xb4
 800491a:	2b07      	cmp	r3, #7
 800491c:	932c      	str	r3, [sp, #176]	; 0xb0
 800491e:	603d      	str	r5, [r7, #0]
 8004920:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004922:	607d      	str	r5, [r7, #4]
 8004924:	bfd8      	it	le
 8004926:	3708      	addle	r7, #8
 8004928:	f300 835e 	bgt.w	8004fe8 <_svfprintf_r+0x1058>
 800492c:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800492e:	f105 38ff 	add.w	r8, r5, #4294967295
 8004932:	f1b8 0f00 	cmp.w	r8, #0
 8004936:	f77f ad52 	ble.w	80043de <_svfprintf_r+0x44e>
 800493a:	f1b8 0f10 	cmp.w	r8, #16
 800493e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004940:	f340 81aa 	ble.w	8004c98 <_svfprintf_r+0xd08>
 8004944:	4dac      	ldr	r5, [pc, #688]	; (8004bf8 <_svfprintf_r+0xc68>)
 8004946:	f04f 0a10 	mov.w	sl, #16
 800494a:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 800494e:	950f      	str	r5, [sp, #60]	; 0x3c
 8004950:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004952:	e005      	b.n	8004960 <_svfprintf_r+0x9d0>
 8004954:	f1a8 0810 	sub.w	r8, r8, #16
 8004958:	f1b8 0f10 	cmp.w	r8, #16
 800495c:	f340 819e 	ble.w	8004c9c <_svfprintf_r+0xd0c>
 8004960:	3301      	adds	r3, #1
 8004962:	3410      	adds	r4, #16
 8004964:	2b07      	cmp	r3, #7
 8004966:	e887 0440 	stmia.w	r7, {r6, sl}
 800496a:	932c      	str	r3, [sp, #176]	; 0xb0
 800496c:	f107 0708 	add.w	r7, r7, #8
 8004970:	942d      	str	r4, [sp, #180]	; 0xb4
 8004972:	ddef      	ble.n	8004954 <_svfprintf_r+0x9c4>
 8004974:	4628      	mov	r0, r5
 8004976:	4659      	mov	r1, fp
 8004978:	aa2b      	add	r2, sp, #172	; 0xac
 800497a:	af38      	add	r7, sp, #224	; 0xe0
 800497c:	f002 ffac 	bl	80078d8 <__ssprint_r>
 8004980:	2800      	cmp	r0, #0
 8004982:	f47f abea 	bne.w	800415a <_svfprintf_r+0x1ca>
 8004986:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004988:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800498a:	e7e3      	b.n	8004954 <_svfprintf_r+0x9c4>
 800498c:	2b00      	cmp	r3, #0
 800498e:	f040 80b4 	bne.w	8004afa <_svfprintf_r+0xb6a>
 8004992:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004994:	07e2      	lsls	r2, r4, #31
 8004996:	bf5c      	itt	pl
 8004998:	9310      	strpl	r3, [sp, #64]	; 0x40
 800499a:	f10d 08e0 	addpl.w	r8, sp, #224	; 0xe0
 800499e:	f57f ac30 	bpl.w	8004202 <_svfprintf_r+0x272>
 80049a2:	9d21      	ldr	r5, [sp, #132]	; 0x84
 80049a4:	2330      	movs	r3, #48	; 0x30
 80049a6:	f10d 08df 	add.w	r8, sp, #223	; 0xdf
 80049aa:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
 80049ae:	9510      	str	r5, [sp, #64]	; 0x40
 80049b0:	e427      	b.n	8004202 <_svfprintf_r+0x272>
 80049b2:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80049b4:	990d      	ldr	r1, [sp, #52]	; 0x34
 80049b6:	1a45      	subs	r5, r0, r1
 80049b8:	2d00      	cmp	r5, #0
 80049ba:	f77f acb4 	ble.w	8004326 <_svfprintf_r+0x396>
 80049be:	2d10      	cmp	r5, #16
 80049c0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80049c2:	bfdc      	itt	le
 80049c4:	4a8c      	ldrle	r2, [pc, #560]	; (8004bf8 <_svfprintf_r+0xc68>)
 80049c6:	920f      	strle	r2, [sp, #60]	; 0x3c
 80049c8:	dd24      	ble.n	8004a14 <_svfprintf_r+0xa84>
 80049ca:	488b      	ldr	r0, [pc, #556]	; (8004bf8 <_svfprintf_r+0xc68>)
 80049cc:	4622      	mov	r2, r4
 80049ce:	f04f 0b10 	mov.w	fp, #16
 80049d2:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 80049d6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80049d8:	900f      	str	r0, [sp, #60]	; 0x3c
 80049da:	e002      	b.n	80049e2 <_svfprintf_r+0xa52>
 80049dc:	3d10      	subs	r5, #16
 80049de:	2d10      	cmp	r5, #16
 80049e0:	dd17      	ble.n	8004a12 <_svfprintf_r+0xa82>
 80049e2:	3301      	adds	r3, #1
 80049e4:	3210      	adds	r2, #16
 80049e6:	2b07      	cmp	r3, #7
 80049e8:	e887 0840 	stmia.w	r7, {r6, fp}
 80049ec:	932c      	str	r3, [sp, #176]	; 0xb0
 80049ee:	f107 0708 	add.w	r7, r7, #8
 80049f2:	922d      	str	r2, [sp, #180]	; 0xb4
 80049f4:	ddf2      	ble.n	80049dc <_svfprintf_r+0xa4c>
 80049f6:	4650      	mov	r0, sl
 80049f8:	4621      	mov	r1, r4
 80049fa:	aa2b      	add	r2, sp, #172	; 0xac
 80049fc:	af38      	add	r7, sp, #224	; 0xe0
 80049fe:	f002 ff6b 	bl	80078d8 <__ssprint_r>
 8004a02:	2800      	cmp	r0, #0
 8004a04:	f47f aba9 	bne.w	800415a <_svfprintf_r+0x1ca>
 8004a08:	3d10      	subs	r5, #16
 8004a0a:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004a0c:	2d10      	cmp	r5, #16
 8004a0e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004a10:	dce7      	bgt.n	80049e2 <_svfprintf_r+0xa52>
 8004a12:	4614      	mov	r4, r2
 8004a14:	3301      	adds	r3, #1
 8004a16:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004a18:	2b07      	cmp	r3, #7
 8004a1a:	442c      	add	r4, r5
 8004a1c:	932c      	str	r3, [sp, #176]	; 0xb0
 8004a1e:	e887 0022 	stmia.w	r7, {r1, r5}
 8004a22:	bfd8      	it	le
 8004a24:	3708      	addle	r7, #8
 8004a26:	942d      	str	r4, [sp, #180]	; 0xb4
 8004a28:	f77f ac7d 	ble.w	8004326 <_svfprintf_r+0x396>
 8004a2c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004a2e:	aa2b      	add	r2, sp, #172	; 0xac
 8004a30:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004a32:	f002 ff51 	bl	80078d8 <__ssprint_r>
 8004a36:	2800      	cmp	r0, #0
 8004a38:	f47f ab8f 	bne.w	800415a <_svfprintf_r+0x1ca>
 8004a3c:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004a3e:	af38      	add	r7, sp, #224	; 0xe0
 8004a40:	e471      	b.n	8004326 <_svfprintf_r+0x396>
 8004a42:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004a44:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004a46:	2d01      	cmp	r5, #1
 8004a48:	f340 81e2 	ble.w	8004e10 <_svfprintf_r+0xe80>
 8004a4c:	2101      	movs	r1, #1
 8004a4e:	1c62      	adds	r2, r4, #1
 8004a50:	440b      	add	r3, r1
 8004a52:	f8c7 8000 	str.w	r8, [r7]
 8004a56:	2b07      	cmp	r3, #7
 8004a58:	6079      	str	r1, [r7, #4]
 8004a5a:	922d      	str	r2, [sp, #180]	; 0xb4
 8004a5c:	bfd8      	it	le
 8004a5e:	3708      	addle	r7, #8
 8004a60:	932c      	str	r3, [sp, #176]	; 0xb0
 8004a62:	f300 81f4 	bgt.w	8004e4e <_svfprintf_r+0xebe>
 8004a66:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8004a68:	1c5c      	adds	r4, r3, #1
 8004a6a:	f8dd a074 	ldr.w	sl, [sp, #116]	; 0x74
 8004a6e:	2c07      	cmp	r4, #7
 8004a70:	942c      	str	r4, [sp, #176]	; 0xb0
 8004a72:	603d      	str	r5, [r7, #0]
 8004a74:	4492      	add	sl, r2
 8004a76:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004a78:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8004a7c:	607d      	str	r5, [r7, #4]
 8004a7e:	bfd8      	it	le
 8004a80:	3708      	addle	r7, #8
 8004a82:	f300 81d7 	bgt.w	8004e34 <_svfprintf_r+0xea4>
 8004a86:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8004a88:	2200      	movs	r2, #0
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004a8e:	f004 fee9 	bl	8009864 <__aeabi_dcmpeq>
 8004a92:	2800      	cmp	r0, #0
 8004a94:	f040 80b2 	bne.w	8004bfc <_svfprintf_r+0xc6c>
 8004a98:	3401      	adds	r4, #1
 8004a9a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004a9c:	2c07      	cmp	r4, #7
 8004a9e:	f108 0201 	add.w	r2, r8, #1
 8004aa2:	f105 33ff 	add.w	r3, r5, #4294967295
 8004aa6:	942c      	str	r4, [sp, #176]	; 0xb0
 8004aa8:	449a      	add	sl, r3
 8004aaa:	603a      	str	r2, [r7, #0]
 8004aac:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8004ab0:	607b      	str	r3, [r7, #4]
 8004ab2:	f300 80e4 	bgt.w	8004c7e <_svfprintf_r+0xcee>
 8004ab6:	3708      	adds	r7, #8
 8004ab8:	1c63      	adds	r3, r4, #1
 8004aba:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 8004abc:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 8004abe:	2b07      	cmp	r3, #7
 8004ac0:	aa27      	add	r2, sp, #156	; 0x9c
 8004ac2:	932c      	str	r3, [sp, #176]	; 0xb0
 8004ac4:	4454      	add	r4, sl
 8004ac6:	e887 0024 	stmia.w	r7, {r2, r5}
 8004aca:	942d      	str	r4, [sp, #180]	; 0xb4
 8004acc:	f77f ac86 	ble.w	80043dc <_svfprintf_r+0x44c>
 8004ad0:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004ad2:	aa2b      	add	r2, sp, #172	; 0xac
 8004ad4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004ad6:	f002 feff 	bl	80078d8 <__ssprint_r>
 8004ada:	2800      	cmp	r0, #0
 8004adc:	f47f ab3d 	bne.w	800415a <_svfprintf_r+0x1ca>
 8004ae0:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004ae2:	af38      	add	r7, sp, #224	; 0xe0
 8004ae4:	e47b      	b.n	80043de <_svfprintf_r+0x44e>
 8004ae6:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004ae8:	aa2b      	add	r2, sp, #172	; 0xac
 8004aea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004aec:	f002 fef4 	bl	80078d8 <__ssprint_r>
 8004af0:	2800      	cmp	r0, #0
 8004af2:	f43f acc3 	beq.w	800447c <_svfprintf_r+0x4ec>
 8004af6:	f7ff bb30 	b.w	800415a <_svfprintf_r+0x1ca>
 8004afa:	9210      	str	r2, [sp, #64]	; 0x40
 8004afc:	f10d 08e0 	add.w	r8, sp, #224	; 0xe0
 8004b00:	f7ff bb7f 	b.w	8004202 <_svfprintf_r+0x272>
 8004b04:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004b06:	aa2b      	add	r2, sp, #172	; 0xac
 8004b08:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004b0a:	f002 fee5 	bl	80078d8 <__ssprint_r>
 8004b0e:	2800      	cmp	r0, #0
 8004b10:	f47f ab23 	bne.w	800415a <_svfprintf_r+0x1ca>
 8004b14:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004b16:	af38      	add	r7, sp, #224	; 0xe0
 8004b18:	f7ff bbf2 	b.w	8004300 <_svfprintf_r+0x370>
 8004b1c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004b1e:	aa2b      	add	r2, sp, #172	; 0xac
 8004b20:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004b22:	f002 fed9 	bl	80078d8 <__ssprint_r>
 8004b26:	2800      	cmp	r0, #0
 8004b28:	f47f ab17 	bne.w	800415a <_svfprintf_r+0x1ca>
 8004b2c:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004b2e:	af38      	add	r7, sp, #224	; 0xe0
 8004b30:	f7ff bbf6 	b.w	8004320 <_svfprintf_r+0x390>
 8004b34:	2302      	movs	r3, #2
 8004b36:	f7ff bb2c 	b.w	8004192 <_svfprintf_r+0x202>
 8004b3a:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	f340 81ff 	ble.w	8004f40 <_svfprintf_r+0xfb0>
 8004b42:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004b44:	9818      	ldr	r0, [sp, #96]	; 0x60
 8004b46:	9911      	ldr	r1, [sp, #68]	; 0x44
 8004b48:	4285      	cmp	r5, r0
 8004b4a:	bfa8      	it	ge
 8004b4c:	4605      	movge	r5, r0
 8004b4e:	2d00      	cmp	r5, #0
 8004b50:	4441      	add	r1, r8
 8004b52:	910c      	str	r1, [sp, #48]	; 0x30
 8004b54:	dd0c      	ble.n	8004b70 <_svfprintf_r+0xbe0>
 8004b56:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004b58:	442c      	add	r4, r5
 8004b5a:	f8c7 8000 	str.w	r8, [r7]
 8004b5e:	3301      	adds	r3, #1
 8004b60:	607d      	str	r5, [r7, #4]
 8004b62:	2b07      	cmp	r3, #7
 8004b64:	942d      	str	r4, [sp, #180]	; 0xb4
 8004b66:	932c      	str	r3, [sp, #176]	; 0xb0
 8004b68:	bfd8      	it	le
 8004b6a:	3708      	addle	r7, #8
 8004b6c:	f300 8343 	bgt.w	80051f6 <_svfprintf_r+0x1266>
 8004b70:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8004b72:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8004b76:	ebc5 0a02 	rsb	sl, r5, r2
 8004b7a:	f1ba 0f00 	cmp.w	sl, #0
 8004b7e:	f340 80dd 	ble.w	8004d3c <_svfprintf_r+0xdac>
 8004b82:	f1ba 0f10 	cmp.w	sl, #16
 8004b86:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004b88:	bfdc      	itt	le
 8004b8a:	4d1b      	ldrle	r5, [pc, #108]	; (8004bf8 <_svfprintf_r+0xc68>)
 8004b8c:	950f      	strle	r5, [sp, #60]	; 0x3c
 8004b8e:	f340 80c0 	ble.w	8004d12 <_svfprintf_r+0xd82>
 8004b92:	4d19      	ldr	r5, [pc, #100]	; (8004bf8 <_svfprintf_r+0xc68>)
 8004b94:	4622      	mov	r2, r4
 8004b96:	f04f 0b10 	mov.w	fp, #16
 8004b9a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004b9c:	950f      	str	r5, [sp, #60]	; 0x3c
 8004b9e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004ba0:	e005      	b.n	8004bae <_svfprintf_r+0xc1e>
 8004ba2:	f1aa 0a10 	sub.w	sl, sl, #16
 8004ba6:	f1ba 0f10 	cmp.w	sl, #16
 8004baa:	f340 80b1 	ble.w	8004d10 <_svfprintf_r+0xd80>
 8004bae:	3301      	adds	r3, #1
 8004bb0:	3210      	adds	r2, #16
 8004bb2:	2b07      	cmp	r3, #7
 8004bb4:	e887 0840 	stmia.w	r7, {r6, fp}
 8004bb8:	932c      	str	r3, [sp, #176]	; 0xb0
 8004bba:	f107 0708 	add.w	r7, r7, #8
 8004bbe:	922d      	str	r2, [sp, #180]	; 0xb4
 8004bc0:	ddef      	ble.n	8004ba2 <_svfprintf_r+0xc12>
 8004bc2:	4628      	mov	r0, r5
 8004bc4:	4621      	mov	r1, r4
 8004bc6:	aa2b      	add	r2, sp, #172	; 0xac
 8004bc8:	af38      	add	r7, sp, #224	; 0xe0
 8004bca:	f002 fe85 	bl	80078d8 <__ssprint_r>
 8004bce:	2800      	cmp	r0, #0
 8004bd0:	f47f aac3 	bne.w	800415a <_svfprintf_r+0x1ca>
 8004bd4:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004bd6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004bd8:	e7e3      	b.n	8004ba2 <_svfprintf_r+0xc12>
 8004bda:	2d00      	cmp	r5, #0
 8004bdc:	bf08      	it	eq
 8004bde:	2c0a      	cmpeq	r4, #10
 8004be0:	f080 8141 	bcs.w	8004e66 <_svfprintf_r+0xed6>
 8004be4:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8004be6:	3430      	adds	r4, #48	; 0x30
 8004be8:	f10d 08df 	add.w	r8, sp, #223	; 0xdf
 8004bec:	f88d 40df 	strb.w	r4, [sp, #223]	; 0xdf
 8004bf0:	9510      	str	r5, [sp, #64]	; 0x40
 8004bf2:	f7ff bb06 	b.w	8004202 <_svfprintf_r+0x272>
 8004bf6:	bf00      	nop
 8004bf8:	0800a054 	stmdaeq	r0, {r2, r4, r6, sp, pc}
 8004bfc:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004bfe:	f105 38ff 	add.w	r8, r5, #4294967295
 8004c02:	f1b8 0f00 	cmp.w	r8, #0
 8004c06:	f77f af57 	ble.w	8004ab8 <_svfprintf_r+0xb28>
 8004c0a:	f1b8 0f10 	cmp.w	r8, #16
 8004c0e:	bfdc      	itt	le
 8004c10:	4ba8      	ldrle	r3, [pc, #672]	; (8004eb4 <_svfprintf_r+0xf24>)
 8004c12:	930f      	strle	r3, [sp, #60]	; 0x3c
 8004c14:	dd28      	ble.n	8004c68 <_svfprintf_r+0xcd8>
 8004c16:	4da7      	ldr	r5, [pc, #668]	; (8004eb4 <_svfprintf_r+0xf24>)
 8004c18:	4653      	mov	r3, sl
 8004c1a:	f04f 0b10 	mov.w	fp, #16
 8004c1e:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 8004c22:	950f      	str	r5, [sp, #60]	; 0x3c
 8004c24:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004c26:	e004      	b.n	8004c32 <_svfprintf_r+0xca2>
 8004c28:	f1a8 0810 	sub.w	r8, r8, #16
 8004c2c:	f1b8 0f10 	cmp.w	r8, #16
 8004c30:	dd19      	ble.n	8004c66 <_svfprintf_r+0xcd6>
 8004c32:	3401      	adds	r4, #1
 8004c34:	3310      	adds	r3, #16
 8004c36:	2c07      	cmp	r4, #7
 8004c38:	e887 0840 	stmia.w	r7, {r6, fp}
 8004c3c:	942c      	str	r4, [sp, #176]	; 0xb0
 8004c3e:	f107 0708 	add.w	r7, r7, #8
 8004c42:	932d      	str	r3, [sp, #180]	; 0xb4
 8004c44:	ddf0      	ble.n	8004c28 <_svfprintf_r+0xc98>
 8004c46:	4628      	mov	r0, r5
 8004c48:	4651      	mov	r1, sl
 8004c4a:	aa2b      	add	r2, sp, #172	; 0xac
 8004c4c:	af38      	add	r7, sp, #224	; 0xe0
 8004c4e:	f002 fe43 	bl	80078d8 <__ssprint_r>
 8004c52:	2800      	cmp	r0, #0
 8004c54:	f47f aa81 	bne.w	800415a <_svfprintf_r+0x1ca>
 8004c58:	f1a8 0810 	sub.w	r8, r8, #16
 8004c5c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8004c5e:	f1b8 0f10 	cmp.w	r8, #16
 8004c62:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8004c64:	dce5      	bgt.n	8004c32 <_svfprintf_r+0xca2>
 8004c66:	469a      	mov	sl, r3
 8004c68:	3401      	adds	r4, #1
 8004c6a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004c6c:	2c07      	cmp	r4, #7
 8004c6e:	44c2      	add	sl, r8
 8004c70:	942c      	str	r4, [sp, #176]	; 0xb0
 8004c72:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8004c76:	e887 0108 	stmia.w	r7, {r3, r8}
 8004c7a:	f77f af1c 	ble.w	8004ab6 <_svfprintf_r+0xb26>
 8004c7e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004c80:	aa2b      	add	r2, sp, #172	; 0xac
 8004c82:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004c84:	f002 fe28 	bl	80078d8 <__ssprint_r>
 8004c88:	2800      	cmp	r0, #0
 8004c8a:	f47f aa66 	bne.w	800415a <_svfprintf_r+0x1ca>
 8004c8e:	f8dd a0b4 	ldr.w	sl, [sp, #180]	; 0xb4
 8004c92:	af38      	add	r7, sp, #224	; 0xe0
 8004c94:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8004c96:	e70f      	b.n	8004ab8 <_svfprintf_r+0xb28>
 8004c98:	4d86      	ldr	r5, [pc, #536]	; (8004eb4 <_svfprintf_r+0xf24>)
 8004c9a:	950f      	str	r5, [sp, #60]	; 0x3c
 8004c9c:	3301      	adds	r3, #1
 8004c9e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004ca0:	2b07      	cmp	r3, #7
 8004ca2:	4444      	add	r4, r8
 8004ca4:	932c      	str	r3, [sp, #176]	; 0xb0
 8004ca6:	942d      	str	r4, [sp, #180]	; 0xb4
 8004ca8:	e887 0120 	stmia.w	r7, {r5, r8}
 8004cac:	f77f ab96 	ble.w	80043dc <_svfprintf_r+0x44c>
 8004cb0:	e70e      	b.n	8004ad0 <_svfprintf_r+0xb40>
 8004cb2:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004cb4:	3504      	adds	r5, #4
 8004cb6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8004cba:	9514      	str	r5, [sp, #80]	; 0x50
 8004cbc:	2500      	movs	r5, #0
 8004cbe:	e50e      	b.n	80046de <_svfprintf_r+0x74e>
 8004cc0:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	3504      	adds	r5, #4
 8004cc6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8004cca:	9514      	str	r5, [sp, #80]	; 0x50
 8004ccc:	2500      	movs	r5, #0
 8004cce:	f7ff ba60 	b.w	8004192 <_svfprintf_r+0x202>
 8004cd2:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004cd4:	3504      	adds	r5, #4
 8004cd6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8004cda:	9514      	str	r5, [sp, #80]	; 0x50
 8004cdc:	2500      	movs	r5, #0
 8004cde:	f7ff ba58 	b.w	8004192 <_svfprintf_r+0x202>
 8004ce2:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004ce4:	3504      	adds	r5, #4
 8004ce6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8004cea:	9514      	str	r5, [sp, #80]	; 0x50
 8004cec:	4622      	mov	r2, r4
 8004cee:	17e5      	asrs	r5, r4, #31
 8004cf0:	462b      	mov	r3, r5
 8004cf2:	2a00      	cmp	r2, #0
 8004cf4:	f173 0000 	sbcs.w	r0, r3, #0
 8004cf8:	f6bf ac45 	bge.w	8004586 <_svfprintf_r+0x5f6>
 8004cfc:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 8004d00:	4264      	negs	r4, r4
 8004d02:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8004d06:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	f7ff ba45 	b.w	800419a <_svfprintf_r+0x20a>
 8004d10:	4614      	mov	r4, r2
 8004d12:	3301      	adds	r3, #1
 8004d14:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004d16:	2b07      	cmp	r3, #7
 8004d18:	4454      	add	r4, sl
 8004d1a:	932c      	str	r3, [sp, #176]	; 0xb0
 8004d1c:	e887 0420 	stmia.w	r7, {r5, sl}
 8004d20:	bfd8      	it	le
 8004d22:	3708      	addle	r7, #8
 8004d24:	942d      	str	r4, [sp, #180]	; 0xb4
 8004d26:	dd09      	ble.n	8004d3c <_svfprintf_r+0xdac>
 8004d28:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004d2a:	aa2b      	add	r2, sp, #172	; 0xac
 8004d2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004d2e:	f002 fdd3 	bl	80078d8 <__ssprint_r>
 8004d32:	2800      	cmp	r0, #0
 8004d34:	f47f aa11 	bne.w	800415a <_svfprintf_r+0x1ca>
 8004d38:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004d3a:	af38      	add	r7, sp, #224	; 0xe0
 8004d3c:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8004d3e:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8004d40:	44a8      	add	r8, r5
 8004d42:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004d44:	42ab      	cmp	r3, r5
 8004d46:	db49      	blt.n	8004ddc <_svfprintf_r+0xe4c>
 8004d48:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004d4a:	07e9      	lsls	r1, r5, #31
 8004d4c:	d446      	bmi.n	8004ddc <_svfprintf_r+0xe4c>
 8004d4e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004d50:	9911      	ldr	r1, [sp, #68]	; 0x44
 8004d52:	ebc8 0500 	rsb	r5, r8, r0
 8004d56:	1acb      	subs	r3, r1, r3
 8004d58:	42ab      	cmp	r3, r5
 8004d5a:	bfb8      	it	lt
 8004d5c:	461d      	movlt	r5, r3
 8004d5e:	2d00      	cmp	r5, #0
 8004d60:	dd0c      	ble.n	8004d7c <_svfprintf_r+0xdec>
 8004d62:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8004d64:	442c      	add	r4, r5
 8004d66:	f8c7 8000 	str.w	r8, [r7]
 8004d6a:	3201      	adds	r2, #1
 8004d6c:	607d      	str	r5, [r7, #4]
 8004d6e:	2a07      	cmp	r2, #7
 8004d70:	942d      	str	r4, [sp, #180]	; 0xb4
 8004d72:	922c      	str	r2, [sp, #176]	; 0xb0
 8004d74:	bfd8      	it	le
 8004d76:	3708      	addle	r7, #8
 8004d78:	f300 824a 	bgt.w	8005210 <_svfprintf_r+0x1280>
 8004d7c:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8004d80:	ebc5 0803 	rsb	r8, r5, r3
 8004d84:	f1b8 0f00 	cmp.w	r8, #0
 8004d88:	f77f ab29 	ble.w	80043de <_svfprintf_r+0x44e>
 8004d8c:	f1b8 0f10 	cmp.w	r8, #16
 8004d90:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004d92:	dd81      	ble.n	8004c98 <_svfprintf_r+0xd08>
 8004d94:	4d47      	ldr	r5, [pc, #284]	; (8004eb4 <_svfprintf_r+0xf24>)
 8004d96:	f04f 0a10 	mov.w	sl, #16
 8004d9a:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 8004d9e:	950f      	str	r5, [sp, #60]	; 0x3c
 8004da0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004da2:	e005      	b.n	8004db0 <_svfprintf_r+0xe20>
 8004da4:	f1a8 0810 	sub.w	r8, r8, #16
 8004da8:	f1b8 0f10 	cmp.w	r8, #16
 8004dac:	f77f af76 	ble.w	8004c9c <_svfprintf_r+0xd0c>
 8004db0:	3301      	adds	r3, #1
 8004db2:	3410      	adds	r4, #16
 8004db4:	2b07      	cmp	r3, #7
 8004db6:	e887 0440 	stmia.w	r7, {r6, sl}
 8004dba:	932c      	str	r3, [sp, #176]	; 0xb0
 8004dbc:	f107 0708 	add.w	r7, r7, #8
 8004dc0:	942d      	str	r4, [sp, #180]	; 0xb4
 8004dc2:	ddef      	ble.n	8004da4 <_svfprintf_r+0xe14>
 8004dc4:	4628      	mov	r0, r5
 8004dc6:	4659      	mov	r1, fp
 8004dc8:	aa2b      	add	r2, sp, #172	; 0xac
 8004dca:	af38      	add	r7, sp, #224	; 0xe0
 8004dcc:	f002 fd84 	bl	80078d8 <__ssprint_r>
 8004dd0:	2800      	cmp	r0, #0
 8004dd2:	f47f a9c2 	bne.w	800415a <_svfprintf_r+0x1ca>
 8004dd6:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004dd8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004dda:	e7e3      	b.n	8004da4 <_svfprintf_r+0xe14>
 8004ddc:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004dde:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8004de0:	442c      	add	r4, r5
 8004de2:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8004de4:	3201      	adds	r2, #1
 8004de6:	942d      	str	r4, [sp, #180]	; 0xb4
 8004de8:	2a07      	cmp	r2, #7
 8004dea:	922c      	str	r2, [sp, #176]	; 0xb0
 8004dec:	603d      	str	r5, [r7, #0]
 8004dee:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004df0:	607d      	str	r5, [r7, #4]
 8004df2:	bfd8      	it	le
 8004df4:	3708      	addle	r7, #8
 8004df6:	ddaa      	ble.n	8004d4e <_svfprintf_r+0xdbe>
 8004df8:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004dfa:	aa2b      	add	r2, sp, #172	; 0xac
 8004dfc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004dfe:	f002 fd6b 	bl	80078d8 <__ssprint_r>
 8004e02:	2800      	cmp	r0, #0
 8004e04:	f47f a9a9 	bne.w	800415a <_svfprintf_r+0x1ca>
 8004e08:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8004e0a:	af38      	add	r7, sp, #224	; 0xe0
 8004e0c:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004e0e:	e79e      	b.n	8004d4e <_svfprintf_r+0xdbe>
 8004e10:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004e12:	07ea      	lsls	r2, r5, #31
 8004e14:	f53f ae1a 	bmi.w	8004a4c <_svfprintf_r+0xabc>
 8004e18:	2201      	movs	r2, #1
 8004e1a:	f104 0a01 	add.w	sl, r4, #1
 8004e1e:	189c      	adds	r4, r3, r2
 8004e20:	f8c7 8000 	str.w	r8, [r7]
 8004e24:	2c07      	cmp	r4, #7
 8004e26:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8004e2a:	942c      	str	r4, [sp, #176]	; 0xb0
 8004e2c:	607a      	str	r2, [r7, #4]
 8004e2e:	f77f ae42 	ble.w	8004ab6 <_svfprintf_r+0xb26>
 8004e32:	e724      	b.n	8004c7e <_svfprintf_r+0xcee>
 8004e34:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004e36:	aa2b      	add	r2, sp, #172	; 0xac
 8004e38:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004e3a:	f002 fd4d 	bl	80078d8 <__ssprint_r>
 8004e3e:	2800      	cmp	r0, #0
 8004e40:	f47f a98b 	bne.w	800415a <_svfprintf_r+0x1ca>
 8004e44:	f8dd a0b4 	ldr.w	sl, [sp, #180]	; 0xb4
 8004e48:	af38      	add	r7, sp, #224	; 0xe0
 8004e4a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8004e4c:	e61b      	b.n	8004a86 <_svfprintf_r+0xaf6>
 8004e4e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004e50:	aa2b      	add	r2, sp, #172	; 0xac
 8004e52:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004e54:	f002 fd40 	bl	80078d8 <__ssprint_r>
 8004e58:	2800      	cmp	r0, #0
 8004e5a:	f47f a97e 	bne.w	800415a <_svfprintf_r+0x1ca>
 8004e5e:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004e60:	af38      	add	r7, sp, #224	; 0xe0
 8004e62:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004e64:	e5ff      	b.n	8004a66 <_svfprintf_r+0xad6>
 8004e66:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
 8004e6a:	4620      	mov	r0, r4
 8004e6c:	4629      	mov	r1, r5
 8004e6e:	220a      	movs	r2, #10
 8004e70:	2300      	movs	r3, #0
 8004e72:	f004 fd71 	bl	8009958 <__aeabi_uldivmod>
 8004e76:	46d8      	mov	r8, fp
 8004e78:	4620      	mov	r0, r4
 8004e7a:	4629      	mov	r1, r5
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004e82:	3230      	adds	r2, #48	; 0x30
 8004e84:	f888 2000 	strb.w	r2, [r8]
 8004e88:	220a      	movs	r2, #10
 8004e8a:	f004 fd65 	bl	8009958 <__aeabi_uldivmod>
 8004e8e:	4604      	mov	r4, r0
 8004e90:	460d      	mov	r5, r1
 8004e92:	ea54 0005 	orrs.w	r0, r4, r5
 8004e96:	d1e8      	bne.n	8004e6a <_svfprintf_r+0xeda>
 8004e98:	f7ff b9af 	b.w	80041fa <_svfprintf_r+0x26a>
 8004e9c:	2b30      	cmp	r3, #48	; 0x30
 8004e9e:	f43f a9ac 	beq.w	80041fa <_svfprintf_r+0x26a>
 8004ea2:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8004ea4:	2330      	movs	r3, #48	; 0x30
 8004ea6:	4690      	mov	r8, r2
 8004ea8:	f801 3c01 	strb.w	r3, [r1, #-1]
 8004eac:	1aa4      	subs	r4, r4, r2
 8004eae:	9410      	str	r4, [sp, #64]	; 0x40
 8004eb0:	f7ff b9a7 	b.w	8004202 <_svfprintf_r+0x272>
 8004eb4:	0800a054 	stmdaeq	r0, {r2, r4, r6, sp, pc}
 8004eb8:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004eba:	f002 fb83 	bl	80075c4 <__fpclassifyd>
 8004ebe:	2800      	cmp	r0, #0
 8004ec0:	f040 80ab 	bne.w	800501a <_svfprintf_r+0x108a>
 8004ec4:	2503      	movs	r5, #3
 8004ec6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004ec8:	f24a 28a8 	movw	r8, #41640	; 0xa2a8
 8004ecc:	f24a 23a4 	movw	r3, #41636	; 0xa2a4
 8004ed0:	950d      	str	r5, [sp, #52]	; 0x34
 8004ed2:	f6c0 0800 	movt	r8, #2048	; 0x800
 8004ed6:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8004ed8:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004edc:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 8004ee0:	900c      	str	r0, [sp, #48]	; 0x30
 8004ee2:	940a      	str	r4, [sp, #40]	; 0x28
 8004ee4:	2d47      	cmp	r5, #71	; 0x47
 8004ee6:	bfd8      	it	le
 8004ee8:	4698      	movle	r8, r3
 8004eea:	2403      	movs	r4, #3
 8004eec:	9018      	str	r0, [sp, #96]	; 0x60
 8004eee:	9410      	str	r4, [sp, #64]	; 0x40
 8004ef0:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8004ef4:	f7ff b98d 	b.w	8004212 <_svfprintf_r+0x282>
 8004ef8:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004efa:	1de3      	adds	r3, r4, #7
 8004efc:	f023 0307 	bic.w	r3, r3, #7
 8004f00:	f103 0508 	add.w	r5, r3, #8
 8004f04:	9514      	str	r5, [sp, #80]	; 0x50
 8004f06:	681c      	ldr	r4, [r3, #0]
 8004f08:	941b      	str	r4, [sp, #108]	; 0x6c
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	931c      	str	r3, [sp, #112]	; 0x70
 8004f0e:	f7ff bb53 	b.w	80045b8 <_svfprintf_r+0x628>
 8004f12:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004f14:	06e2      	lsls	r2, r4, #27
 8004f16:	d572      	bpl.n	8004ffe <_svfprintf_r+0x106e>
 8004f18:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004f1a:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8004f1c:	3504      	adds	r5, #4
 8004f1e:	f855 3c04 	ldr.w	r3, [r5, #-4]
 8004f22:	9514      	str	r5, [sp, #80]	; 0x50
 8004f24:	601c      	str	r4, [r3, #0]
 8004f26:	f7ff b869 	b.w	8003ffc <_svfprintf_r+0x6c>
 8004f2a:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004f2c:	aa2b      	add	r2, sp, #172	; 0xac
 8004f2e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004f30:	f002 fcd2 	bl	80078d8 <__ssprint_r>
 8004f34:	2800      	cmp	r0, #0
 8004f36:	f47f a910 	bne.w	800415a <_svfprintf_r+0x1ca>
 8004f3a:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004f3c:	af38      	add	r7, sp, #224	; 0xe0
 8004f3e:	e4de      	b.n	80048fe <_svfprintf_r+0x96e>
 8004f40:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8004f42:	2101      	movs	r1, #1
 8004f44:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8004f46:	3401      	adds	r4, #1
 8004f48:	440a      	add	r2, r1
 8004f4a:	942d      	str	r4, [sp, #180]	; 0xb4
 8004f4c:	2a07      	cmp	r2, #7
 8004f4e:	922c      	str	r2, [sp, #176]	; 0xb0
 8004f50:	603d      	str	r5, [r7, #0]
 8004f52:	6079      	str	r1, [r7, #4]
 8004f54:	f300 8112 	bgt.w	800517c <_svfprintf_r+0x11ec>
 8004f58:	3708      	adds	r7, #8
 8004f5a:	4619      	mov	r1, r3
 8004f5c:	b929      	cbnz	r1, 8004f6a <_svfprintf_r+0xfda>
 8004f5e:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004f60:	b91d      	cbnz	r5, 8004f6a <_svfprintf_r+0xfda>
 8004f62:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004f64:	07e8      	lsls	r0, r5, #31
 8004f66:	f57f aa3a 	bpl.w	80043de <_svfprintf_r+0x44e>
 8004f6a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004f6c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8004f6e:	3301      	adds	r3, #1
 8004f70:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004f72:	4422      	add	r2, r4
 8004f74:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 8004f76:	2b07      	cmp	r3, #7
 8004f78:	922d      	str	r2, [sp, #180]	; 0xb4
 8004f7a:	607d      	str	r5, [r7, #4]
 8004f7c:	603c      	str	r4, [r7, #0]
 8004f7e:	bfd8      	it	le
 8004f80:	3708      	addle	r7, #8
 8004f82:	932c      	str	r3, [sp, #176]	; 0xb0
 8004f84:	f300 81ba 	bgt.w	80052fc <_svfprintf_r+0x136c>
 8004f88:	f1c1 0a00 	rsb	sl, r1, #0
 8004f8c:	f1ba 0f00 	cmp.w	sl, #0
 8004f90:	f340 8116 	ble.w	80051c0 <_svfprintf_r+0x1230>
 8004f94:	f1ba 0f10 	cmp.w	sl, #16
 8004f98:	bfdc      	itt	le
 8004f9a:	4c9c      	ldrle	r4, [pc, #624]	; (800520c <_svfprintf_r+0x127c>)
 8004f9c:	940f      	strle	r4, [sp, #60]	; 0x3c
 8004f9e:	f340 80f9 	ble.w	8005194 <_svfprintf_r+0x1204>
 8004fa2:	4d9a      	ldr	r5, [pc, #616]	; (800520c <_svfprintf_r+0x127c>)
 8004fa4:	2410      	movs	r4, #16
 8004fa6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 8004faa:	950f      	str	r5, [sp, #60]	; 0x3c
 8004fac:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004fae:	e005      	b.n	8004fbc <_svfprintf_r+0x102c>
 8004fb0:	f1aa 0a10 	sub.w	sl, sl, #16
 8004fb4:	f1ba 0f10 	cmp.w	sl, #16
 8004fb8:	f340 80ec 	ble.w	8005194 <_svfprintf_r+0x1204>
 8004fbc:	3301      	adds	r3, #1
 8004fbe:	3210      	adds	r2, #16
 8004fc0:	2b07      	cmp	r3, #7
 8004fc2:	603e      	str	r6, [r7, #0]
 8004fc4:	607c      	str	r4, [r7, #4]
 8004fc6:	f107 0708 	add.w	r7, r7, #8
 8004fca:	932c      	str	r3, [sp, #176]	; 0xb0
 8004fcc:	922d      	str	r2, [sp, #180]	; 0xb4
 8004fce:	ddef      	ble.n	8004fb0 <_svfprintf_r+0x1020>
 8004fd0:	4628      	mov	r0, r5
 8004fd2:	4659      	mov	r1, fp
 8004fd4:	aa2b      	add	r2, sp, #172	; 0xac
 8004fd6:	af38      	add	r7, sp, #224	; 0xe0
 8004fd8:	f002 fc7e 	bl	80078d8 <__ssprint_r>
 8004fdc:	2800      	cmp	r0, #0
 8004fde:	f47f a8bc 	bne.w	800415a <_svfprintf_r+0x1ca>
 8004fe2:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004fe4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004fe6:	e7e3      	b.n	8004fb0 <_svfprintf_r+0x1020>
 8004fe8:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004fea:	aa2b      	add	r2, sp, #172	; 0xac
 8004fec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004fee:	f002 fc73 	bl	80078d8 <__ssprint_r>
 8004ff2:	2800      	cmp	r0, #0
 8004ff4:	f47f a8b1 	bne.w	800415a <_svfprintf_r+0x1ca>
 8004ff8:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004ffa:	af38      	add	r7, sp, #224	; 0xe0
 8004ffc:	e496      	b.n	800492c <_svfprintf_r+0x99c>
 8004ffe:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8005000:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8005002:	3404      	adds	r4, #4
 8005004:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8005008:	f015 0f40 	tst.w	r5, #64	; 0x40
 800500c:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800500e:	9414      	str	r4, [sp, #80]	; 0x50
 8005010:	bf14      	ite	ne
 8005012:	801d      	strhne	r5, [r3, #0]
 8005014:	601d      	streq	r5, [r3, #0]
 8005016:	f7fe bff1 	b.w	8003ffc <_svfprintf_r+0x6c>
 800501a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800501c:	9c16      	ldr	r4, [sp, #88]	; 0x58
 800501e:	3501      	adds	r5, #1
 8005020:	f024 0520 	bic.w	r5, r4, #32
 8005024:	bf04      	itt	eq
 8005026:	2406      	moveq	r4, #6
 8005028:	940c      	streq	r4, [sp, #48]	; 0x30
 800502a:	d006      	beq.n	800503a <_svfprintf_r+0x10aa>
 800502c:	2d47      	cmp	r5, #71	; 0x47
 800502e:	d104      	bne.n	800503a <_svfprintf_r+0x10aa>
 8005030:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8005032:	2c00      	cmp	r4, #0
 8005034:	bf08      	it	eq
 8005036:	2401      	moveq	r4, #1
 8005038:	940c      	str	r4, [sp, #48]	; 0x30
 800503a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800503c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800503e:	2b00      	cmp	r3, #0
 8005040:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 8005044:	940f      	str	r4, [sp, #60]	; 0x3c
 8005046:	bfbd      	ittte	lt
 8005048:	461c      	movlt	r4, r3
 800504a:	f04f 0b2d 	movlt.w	fp, #45	; 0x2d
 800504e:	f104 4a00 	addlt.w	sl, r4, #2147483648	; 0x80000000
 8005052:	f8dd a070 	ldrge.w	sl, [sp, #112]	; 0x70
 8005056:	bfa8      	it	ge
 8005058:	f04f 0b00 	movge.w	fp, #0
 800505c:	f1b5 0446 	subs.w	r4, r5, #70	; 0x46
 8005060:	4261      	negs	r1, r4
 8005062:	4161      	adcs	r1, r4
 8005064:	2900      	cmp	r1, #0
 8005066:	d030      	beq.n	80050ca <_svfprintf_r+0x113a>
 8005068:	2003      	movs	r0, #3
 800506a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800506c:	4653      	mov	r3, sl
 800506e:	9000      	str	r0, [sp, #0]
 8005070:	a825      	add	r0, sp, #148	; 0x94
 8005072:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005074:	9002      	str	r0, [sp, #8]
 8005076:	a826      	add	r0, sp, #152	; 0x98
 8005078:	9401      	str	r4, [sp, #4]
 800507a:	9003      	str	r0, [sp, #12]
 800507c:	a829      	add	r0, sp, #164	; 0xa4
 800507e:	9004      	str	r0, [sp, #16]
 8005080:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005082:	9107      	str	r1, [sp, #28]
 8005084:	f000 fa86 	bl	8005594 <_dtoa_r>
 8005088:	2d47      	cmp	r5, #71	; 0x47
 800508a:	9907      	ldr	r1, [sp, #28]
 800508c:	4680      	mov	r8, r0
 800508e:	d103      	bne.n	8005098 <_svfprintf_r+0x1108>
 8005090:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005092:	07e0      	lsls	r0, r4, #31
 8005094:	f140 80f0 	bpl.w	8005278 <_svfprintf_r+0x12e8>
 8005098:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800509a:	4444      	add	r4, r8
 800509c:	b351      	cbz	r1, 80050f4 <_svfprintf_r+0x1164>
 800509e:	f898 3000 	ldrb.w	r3, [r8]
 80050a2:	2b30      	cmp	r3, #48	; 0x30
 80050a4:	f000 8184 	beq.w	80053b0 <_svfprintf_r+0x1420>
 80050a8:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80050aa:	441c      	add	r4, r3
 80050ac:	e022      	b.n	80050f4 <_svfprintf_r+0x1164>
 80050ae:	980e      	ldr	r0, [sp, #56]	; 0x38
 80050b0:	2140      	movs	r1, #64	; 0x40
 80050b2:	f001 fa93 	bl	80065dc <_malloc_r>
 80050b6:	6020      	str	r0, [r4, #0]
 80050b8:	6120      	str	r0, [r4, #16]
 80050ba:	2800      	cmp	r0, #0
 80050bc:	f000 81b6 	beq.w	800542c <_svfprintf_r+0x149c>
 80050c0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80050c2:	2340      	movs	r3, #64	; 0x40
 80050c4:	6163      	str	r3, [r4, #20]
 80050c6:	f7fe bf79 	b.w	8003fbc <_svfprintf_r+0x2c>
 80050ca:	2d45      	cmp	r5, #69	; 0x45
 80050cc:	f040 8131 	bne.w	8005332 <_svfprintf_r+0x13a2>
 80050d0:	980c      	ldr	r0, [sp, #48]	; 0x30
 80050d2:	2102      	movs	r1, #2
 80050d4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80050d6:	4653      	mov	r3, sl
 80050d8:	1c44      	adds	r4, r0, #1
 80050da:	9100      	str	r1, [sp, #0]
 80050dc:	9401      	str	r4, [sp, #4]
 80050de:	a925      	add	r1, sp, #148	; 0x94
 80050e0:	980e      	ldr	r0, [sp, #56]	; 0x38
 80050e2:	9102      	str	r1, [sp, #8]
 80050e4:	a926      	add	r1, sp, #152	; 0x98
 80050e6:	9103      	str	r1, [sp, #12]
 80050e8:	a929      	add	r1, sp, #164	; 0xa4
 80050ea:	9104      	str	r1, [sp, #16]
 80050ec:	f000 fa52 	bl	8005594 <_dtoa_r>
 80050f0:	4680      	mov	r8, r0
 80050f2:	4404      	add	r4, r0
 80050f4:	2300      	movs	r3, #0
 80050f6:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80050f8:	2200      	movs	r2, #0
 80050fa:	4651      	mov	r1, sl
 80050fc:	f004 fbb2 	bl	8009864 <__aeabi_dcmpeq>
 8005100:	4623      	mov	r3, r4
 8005102:	b948      	cbnz	r0, 8005118 <_svfprintf_r+0x1188>
 8005104:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005106:	429c      	cmp	r4, r3
 8005108:	d906      	bls.n	8005118 <_svfprintf_r+0x1188>
 800510a:	2130      	movs	r1, #48	; 0x30
 800510c:	1c5a      	adds	r2, r3, #1
 800510e:	9229      	str	r2, [sp, #164]	; 0xa4
 8005110:	7019      	strb	r1, [r3, #0]
 8005112:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005114:	429c      	cmp	r4, r3
 8005116:	d8f9      	bhi.n	800510c <_svfprintf_r+0x117c>
 8005118:	2d47      	cmp	r5, #71	; 0x47
 800511a:	ebc8 0303 	rsb	r3, r8, r3
 800511e:	9311      	str	r3, [sp, #68]	; 0x44
 8005120:	f000 80ae 	beq.w	8005280 <_svfprintf_r+0x12f0>
 8005124:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8005126:	2c65      	cmp	r4, #101	; 0x65
 8005128:	f340 818a 	ble.w	8005440 <_svfprintf_r+0x14b0>
 800512c:	9d16      	ldr	r5, [sp, #88]	; 0x58
 800512e:	2d66      	cmp	r5, #102	; 0x66
 8005130:	f000 8101 	beq.w	8005336 <_svfprintf_r+0x13a6>
 8005134:	9c25      	ldr	r4, [sp, #148]	; 0x94
 8005136:	9418      	str	r4, [sp, #96]	; 0x60
 8005138:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800513a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800513c:	42ac      	cmp	r4, r5
 800513e:	f2c0 80ea 	blt.w	8005316 <_svfprintf_r+0x1386>
 8005142:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005144:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8005146:	07e0      	lsls	r0, r4, #31
 8005148:	bf4b      	itete	mi
 800514a:	3501      	addmi	r5, #1
 800514c:	ea25 73e5 	bicpl.w	r3, r5, r5, asr #31
 8005150:	ea25 73e5 	bicmi.w	r3, r5, r5, asr #31
 8005154:	2467      	movpl	r4, #103	; 0x67
 8005156:	bf4d      	iteet	mi
 8005158:	2467      	movmi	r4, #103	; 0x67
 800515a:	9510      	strpl	r5, [sp, #64]	; 0x40
 800515c:	9416      	strpl	r4, [sp, #88]	; 0x58
 800515e:	9510      	strmi	r5, [sp, #64]	; 0x40
 8005160:	bf48      	it	mi
 8005162:	9416      	strmi	r4, [sp, #88]	; 0x58
 8005164:	f1bb 0f00 	cmp.w	fp, #0
 8005168:	d175      	bne.n	8005256 <_svfprintf_r+0x12c6>
 800516a:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800516c:	930d      	str	r3, [sp, #52]	; 0x34
 800516e:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8005172:	940a      	str	r4, [sp, #40]	; 0x28
 8005174:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8005178:	f7ff b84b 	b.w	8004212 <_svfprintf_r+0x282>
 800517c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800517e:	aa2b      	add	r2, sp, #172	; 0xac
 8005180:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005182:	f002 fba9 	bl	80078d8 <__ssprint_r>
 8005186:	2800      	cmp	r0, #0
 8005188:	f47e afe7 	bne.w	800415a <_svfprintf_r+0x1ca>
 800518c:	9925      	ldr	r1, [sp, #148]	; 0x94
 800518e:	af38      	add	r7, sp, #224	; 0xe0
 8005190:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005192:	e6e3      	b.n	8004f5c <_svfprintf_r+0xfcc>
 8005194:	3301      	adds	r3, #1
 8005196:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8005198:	2b07      	cmp	r3, #7
 800519a:	4452      	add	r2, sl
 800519c:	932c      	str	r3, [sp, #176]	; 0xb0
 800519e:	e887 0410 	stmia.w	r7, {r4, sl}
 80051a2:	bfd8      	it	le
 80051a4:	3708      	addle	r7, #8
 80051a6:	922d      	str	r2, [sp, #180]	; 0xb4
 80051a8:	dd0a      	ble.n	80051c0 <_svfprintf_r+0x1230>
 80051aa:	980e      	ldr	r0, [sp, #56]	; 0x38
 80051ac:	aa2b      	add	r2, sp, #172	; 0xac
 80051ae:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80051b0:	f002 fb92 	bl	80078d8 <__ssprint_r>
 80051b4:	2800      	cmp	r0, #0
 80051b6:	f47e afd0 	bne.w	800415a <_svfprintf_r+0x1ca>
 80051ba:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 80051bc:	af38      	add	r7, sp, #224	; 0xe0
 80051be:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80051c0:	3301      	adds	r3, #1
 80051c2:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80051c4:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80051c6:	2b07      	cmp	r3, #7
 80051c8:	932c      	str	r3, [sp, #176]	; 0xb0
 80051ca:	4414      	add	r4, r2
 80051cc:	f8c7 8000 	str.w	r8, [r7]
 80051d0:	942d      	str	r4, [sp, #180]	; 0xb4
 80051d2:	607d      	str	r5, [r7, #4]
 80051d4:	f77f a902 	ble.w	80043dc <_svfprintf_r+0x44c>
 80051d8:	e47a      	b.n	8004ad0 <_svfprintf_r+0xb40>
 80051da:	950c      	str	r5, [sp, #48]	; 0x30
 80051dc:	f002 fb4c 	bl	8007878 <strlen>
 80051e0:	9414      	str	r4, [sp, #80]	; 0x50
 80051e2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80051e4:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80051e8:	9418      	str	r4, [sp, #96]	; 0x60
 80051ea:	ea20 75e0 	bic.w	r5, r0, r0, asr #31
 80051ee:	9010      	str	r0, [sp, #64]	; 0x40
 80051f0:	950d      	str	r5, [sp, #52]	; 0x34
 80051f2:	f7ff b80e 	b.w	8004212 <_svfprintf_r+0x282>
 80051f6:	980e      	ldr	r0, [sp, #56]	; 0x38
 80051f8:	aa2b      	add	r2, sp, #172	; 0xac
 80051fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80051fc:	f002 fb6c 	bl	80078d8 <__ssprint_r>
 8005200:	2800      	cmp	r0, #0
 8005202:	f47e afaa 	bne.w	800415a <_svfprintf_r+0x1ca>
 8005206:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005208:	af38      	add	r7, sp, #224	; 0xe0
 800520a:	e4b1      	b.n	8004b70 <_svfprintf_r+0xbe0>
 800520c:	0800a054 	stmdaeq	r0, {r2, r4, r6, sp, pc}
 8005210:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005212:	aa2b      	add	r2, sp, #172	; 0xac
 8005214:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005216:	f002 fb5f 	bl	80078d8 <__ssprint_r>
 800521a:	2800      	cmp	r0, #0
 800521c:	f47e af9d 	bne.w	800415a <_svfprintf_r+0x1ca>
 8005220:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8005222:	af38      	add	r7, sp, #224	; 0xe0
 8005224:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005226:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005228:	1ad3      	subs	r3, r2, r3
 800522a:	e5a7      	b.n	8004d7c <_svfprintf_r+0xdec>
 800522c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800522e:	46c2      	mov	sl, r8
 8005230:	f24a 28d4 	movw	r8, #41684	; 0xa2d4
 8005234:	9414      	str	r4, [sp, #80]	; 0x50
 8005236:	2d06      	cmp	r5, #6
 8005238:	bf28      	it	cs
 800523a:	2506      	movcs	r5, #6
 800523c:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8005240:	9510      	str	r5, [sp, #64]	; 0x40
 8005242:	4654      	mov	r4, sl
 8005244:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8005248:	f8cd a060 	str.w	sl, [sp, #96]	; 0x60
 800524c:	950d      	str	r5, [sp, #52]	; 0x34
 800524e:	f6c0 0800 	movt	r8, #2048	; 0x800
 8005252:	f7fe bfde 	b.w	8004212 <_svfprintf_r+0x282>
 8005256:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005258:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 800525c:	2400      	movs	r4, #0
 800525e:	930d      	str	r3, [sp, #52]	; 0x34
 8005260:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 8005264:	950a      	str	r5, [sp, #40]	; 0x28
 8005266:	940c      	str	r4, [sp, #48]	; 0x30
 8005268:	f7fe bfd6 	b.w	8004218 <_svfprintf_r+0x288>
 800526c:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 8005270:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 8005274:	f7ff b9b2 	b.w	80045dc <_svfprintf_r+0x64c>
 8005278:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800527a:	ebc8 0303 	rsb	r3, r8, r3
 800527e:	9311      	str	r3, [sp, #68]	; 0x44
 8005280:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8005282:	1cda      	adds	r2, r3, #3
 8005284:	db11      	blt.n	80052aa <_svfprintf_r+0x131a>
 8005286:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8005288:	429c      	cmp	r4, r3
 800528a:	db0e      	blt.n	80052aa <_svfprintf_r+0x131a>
 800528c:	9318      	str	r3, [sp, #96]	; 0x60
 800528e:	e753      	b.n	8005138 <_svfprintf_r+0x11a8>
 8005290:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005292:	9414      	str	r4, [sp, #80]	; 0x50
 8005294:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8005298:	950d      	str	r5, [sp, #52]	; 0x34
 800529a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800529c:	9018      	str	r0, [sp, #96]	; 0x60
 800529e:	900c      	str	r0, [sp, #48]	; 0x30
 80052a0:	9510      	str	r5, [sp, #64]	; 0x40
 80052a2:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80052a6:	f7fe bfb4 	b.w	8004212 <_svfprintf_r+0x282>
 80052aa:	9d16      	ldr	r5, [sp, #88]	; 0x58
 80052ac:	3d02      	subs	r5, #2
 80052ae:	9516      	str	r5, [sp, #88]	; 0x58
 80052b0:	3b01      	subs	r3, #1
 80052b2:	9d16      	ldr	r5, [sp, #88]	; 0x58
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	9325      	str	r3, [sp, #148]	; 0x94
 80052b8:	bfba      	itte	lt
 80052ba:	425b      	neglt	r3, r3
 80052bc:	222d      	movlt	r2, #45	; 0x2d
 80052be:	222b      	movge	r2, #43	; 0x2b
 80052c0:	2b09      	cmp	r3, #9
 80052c2:	f88d 509c 	strb.w	r5, [sp, #156]	; 0x9c
 80052c6:	f88d 209d 	strb.w	r2, [sp, #157]	; 0x9d
 80052ca:	dc43      	bgt.n	8005354 <_svfprintf_r+0x13c4>
 80052cc:	3330      	adds	r3, #48	; 0x30
 80052ce:	f88d 309f 	strb.w	r3, [sp, #159]	; 0x9f
 80052d2:	2330      	movs	r3, #48	; 0x30
 80052d4:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
 80052d8:	ab28      	add	r3, sp, #160	; 0xa0
 80052da:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80052dc:	aa27      	add	r2, sp, #156	; 0x9c
 80052de:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80052e0:	1a9a      	subs	r2, r3, r2
 80052e2:	2d01      	cmp	r5, #1
 80052e4:	921e      	str	r2, [sp, #120]	; 0x78
 80052e6:	4414      	add	r4, r2
 80052e8:	9410      	str	r4, [sp, #64]	; 0x40
 80052ea:	dd78      	ble.n	80053de <_svfprintf_r+0x144e>
 80052ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80052ee:	2400      	movs	r4, #0
 80052f0:	9418      	str	r4, [sp, #96]	; 0x60
 80052f2:	3301      	adds	r3, #1
 80052f4:	9310      	str	r3, [sp, #64]	; 0x40
 80052f6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80052fa:	e733      	b.n	8005164 <_svfprintf_r+0x11d4>
 80052fc:	980e      	ldr	r0, [sp, #56]	; 0x38
 80052fe:	aa2b      	add	r2, sp, #172	; 0xac
 8005300:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005302:	f002 fae9 	bl	80078d8 <__ssprint_r>
 8005306:	2800      	cmp	r0, #0
 8005308:	f47e af27 	bne.w	800415a <_svfprintf_r+0x1ca>
 800530c:	9925      	ldr	r1, [sp, #148]	; 0x94
 800530e:	af38      	add	r7, sp, #224	; 0xe0
 8005310:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8005312:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8005314:	e638      	b.n	8004f88 <_svfprintf_r+0xff8>
 8005316:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8005318:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800531a:	2d00      	cmp	r5, #0
 800531c:	bfd4      	ite	le
 800531e:	f1c5 0302 	rsble	r3, r5, #2
 8005322:	2301      	movgt	r3, #1
 8005324:	441c      	add	r4, r3
 8005326:	2567      	movs	r5, #103	; 0x67
 8005328:	9410      	str	r4, [sp, #64]	; 0x40
 800532a:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 800532e:	9516      	str	r5, [sp, #88]	; 0x58
 8005330:	e718      	b.n	8005164 <_svfprintf_r+0x11d4>
 8005332:	2002      	movs	r0, #2
 8005334:	e699      	b.n	800506a <_svfprintf_r+0x10da>
 8005336:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8005338:	2d00      	cmp	r5, #0
 800533a:	9518      	str	r5, [sp, #96]	; 0x60
 800533c:	dd58      	ble.n	80053f0 <_svfprintf_r+0x1460>
 800533e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8005340:	2c00      	cmp	r4, #0
 8005342:	d144      	bne.n	80053ce <_svfprintf_r+0x143e>
 8005344:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8005346:	07ed      	lsls	r5, r5, #31
 8005348:	d441      	bmi.n	80053ce <_svfprintf_r+0x143e>
 800534a:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800534c:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 8005350:	9410      	str	r4, [sp, #64]	; 0x40
 8005352:	e707      	b.n	8005164 <_svfprintf_r+0x11d4>
 8005354:	f246 6167 	movw	r1, #26215	; 0x6667
 8005358:	f10d 05aa 	add.w	r5, sp, #170	; 0xaa
 800535c:	f2c6 6166 	movt	r1, #26214	; 0x6666
 8005360:	fb81 2003 	smull	r2, r0, r1, r3
 8005364:	17da      	asrs	r2, r3, #31
 8005366:	462c      	mov	r4, r5
 8005368:	3d01      	subs	r5, #1
 800536a:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
 800536e:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 8005372:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
 8005376:	4613      	mov	r3, r2
 8005378:	2b09      	cmp	r3, #9
 800537a:	f100 0230 	add.w	r2, r0, #48	; 0x30
 800537e:	7022      	strb	r2, [r4, #0]
 8005380:	dcee      	bgt.n	8005360 <_svfprintf_r+0x13d0>
 8005382:	f10d 00ab 	add.w	r0, sp, #171	; 0xab
 8005386:	3330      	adds	r3, #48	; 0x30
 8005388:	42a8      	cmp	r0, r5
 800538a:	b2da      	uxtb	r2, r3
 800538c:	f804 2c01 	strb.w	r2, [r4, #-1]
 8005390:	d953      	bls.n	800543a <_svfprintf_r+0x14aa>
 8005392:	f10d 019d 	add.w	r1, sp, #157	; 0x9d
 8005396:	4623      	mov	r3, r4
 8005398:	e001      	b.n	800539e <_svfprintf_r+0x140e>
 800539a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800539e:	4283      	cmp	r3, r0
 80053a0:	f801 2f01 	strb.w	r2, [r1, #1]!
 80053a4:	d1f9      	bne.n	800539a <_svfprintf_r+0x140a>
 80053a6:	ad48      	add	r5, sp, #288	; 0x120
 80053a8:	ebc4 0345 	rsb	r3, r4, r5, lsl #1
 80053ac:	3bf6      	subs	r3, #246	; 0xf6
 80053ae:	e794      	b.n	80052da <_svfprintf_r+0x134a>
 80053b0:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80053b2:	2200      	movs	r2, #0
 80053b4:	2300      	movs	r3, #0
 80053b6:	4651      	mov	r1, sl
 80053b8:	f004 fa54 	bl	8009864 <__aeabi_dcmpeq>
 80053bc:	2800      	cmp	r0, #0
 80053be:	f47f ae73 	bne.w	80050a8 <_svfprintf_r+0x1118>
 80053c2:	980c      	ldr	r0, [sp, #48]	; 0x30
 80053c4:	f1c0 0301 	rsb	r3, r0, #1
 80053c8:	9325      	str	r3, [sp, #148]	; 0x94
 80053ca:	441c      	add	r4, r3
 80053cc:	e692      	b.n	80050f4 <_svfprintf_r+0x1164>
 80053ce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80053d0:	9c18      	ldr	r4, [sp, #96]	; 0x60
 80053d2:	1c6b      	adds	r3, r5, #1
 80053d4:	441c      	add	r4, r3
 80053d6:	9410      	str	r4, [sp, #64]	; 0x40
 80053d8:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 80053dc:	e6c2      	b.n	8005164 <_svfprintf_r+0x11d4>
 80053de:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80053e0:	f014 0301 	ands.w	r3, r4, #1
 80053e4:	d182      	bne.n	80052ec <_svfprintf_r+0x135c>
 80053e6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80053e8:	9318      	str	r3, [sp, #96]	; 0x60
 80053ea:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 80053ee:	e6b9      	b.n	8005164 <_svfprintf_r+0x11d4>
 80053f0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80053f2:	b935      	cbnz	r5, 8005402 <_svfprintf_r+0x1472>
 80053f4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80053f6:	07e4      	lsls	r4, r4, #31
 80053f8:	bf5c      	itt	pl
 80053fa:	2301      	movpl	r3, #1
 80053fc:	9310      	strpl	r3, [sp, #64]	; 0x40
 80053fe:	f57f aeb1 	bpl.w	8005164 <_svfprintf_r+0x11d4>
 8005402:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005404:	3502      	adds	r5, #2
 8005406:	9510      	str	r5, [sp, #64]	; 0x40
 8005408:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 800540c:	e6aa      	b.n	8005164 <_svfprintf_r+0x11d4>
 800540e:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8005410:	f899 3001 	ldrb.w	r3, [r9, #1]
 8005414:	46a1      	mov	r9, r4
 8005416:	682d      	ldr	r5, [r5, #0]
 8005418:	950c      	str	r5, [sp, #48]	; 0x30
 800541a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800541c:	1d29      	adds	r1, r5, #4
 800541e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005420:	9114      	str	r1, [sp, #80]	; 0x50
 8005422:	2d00      	cmp	r5, #0
 8005424:	f6be ae1d 	bge.w	8004062 <_svfprintf_r+0xd2>
 8005428:	f7fe be18 	b.w	800405c <_svfprintf_r+0xcc>
 800542c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800542e:	230c      	movs	r3, #12
 8005430:	f04f 30ff 	mov.w	r0, #4294967295
 8005434:	602b      	str	r3, [r5, #0]
 8005436:	f7fe be98 	b.w	800416a <_svfprintf_r+0x1da>
 800543a:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
 800543e:	e74c      	b.n	80052da <_svfprintf_r+0x134a>
 8005440:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8005442:	e735      	b.n	80052b0 <_svfprintf_r+0x1320>
 8005444:	0000      	movs	r0, r0
	...

08005448 <quorem>:
 8005448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800544c:	468c      	mov	ip, r1
 800544e:	6903      	ldr	r3, [r0, #16]
 8005450:	4683      	mov	fp, r0
 8005452:	690d      	ldr	r5, [r1, #16]
 8005454:	b085      	sub	sp, #20
 8005456:	429d      	cmp	r5, r3
 8005458:	bfc8      	it	gt
 800545a:	2000      	movgt	r0, #0
 800545c:	f300 8096 	bgt.w	800558c <quorem+0x144>
 8005460:	3d01      	subs	r5, #1
 8005462:	f101 0414 	add.w	r4, r1, #20
 8005466:	f10b 0a14 	add.w	sl, fp, #20
 800546a:	f854 1025 	ldr.w	r1, [r4, r5, lsl #2]
 800546e:	00aa      	lsls	r2, r5, #2
 8005470:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 8005474:	4691      	mov	r9, r2
 8005476:	3101      	adds	r1, #1
 8005478:	9202      	str	r2, [sp, #8]
 800547a:	f8cd c004 	str.w	ip, [sp, #4]
 800547e:	4452      	add	r2, sl
 8005480:	9203      	str	r2, [sp, #12]
 8005482:	f003 fc91 	bl	8008da8 <__aeabi_uidiv>
 8005486:	44a1      	add	r9, r4
 8005488:	f8dd c004 	ldr.w	ip, [sp, #4]
 800548c:	4680      	mov	r8, r0
 800548e:	2800      	cmp	r0, #0
 8005490:	d041      	beq.n	8005516 <quorem+0xce>
 8005492:	2100      	movs	r1, #0
 8005494:	4622      	mov	r2, r4
 8005496:	4608      	mov	r0, r1
 8005498:	4653      	mov	r3, sl
 800549a:	460f      	mov	r7, r1
 800549c:	f852 1b04 	ldr.w	r1, [r2], #4
 80054a0:	681e      	ldr	r6, [r3, #0]
 80054a2:	4591      	cmp	r9, r2
 80054a4:	fa1f fe81 	uxth.w	lr, r1
 80054a8:	ea4f 4111 	mov.w	r1, r1, lsr #16
 80054ac:	fb0e 7708 	mla	r7, lr, r8, r7
 80054b0:	fa1f fe86 	uxth.w	lr, r6
 80054b4:	fb01 f108 	mul.w	r1, r1, r8
 80054b8:	eb01 4117 	add.w	r1, r1, r7, lsr #16
 80054bc:	b2bf      	uxth	r7, r7
 80054be:	ebc7 0000 	rsb	r0, r7, r0
 80054c2:	4486      	add	lr, r0
 80054c4:	b288      	uxth	r0, r1
 80054c6:	ebc0 4016 	rsb	r0, r0, r6, lsr #16
 80054ca:	ea4f 4711 	mov.w	r7, r1, lsr #16
 80054ce:	eb00 402e 	add.w	r0, r0, lr, asr #16
 80054d2:	fa1f fe8e 	uxth.w	lr, lr
 80054d6:	ea4e 4100 	orr.w	r1, lr, r0, lsl #16
 80054da:	ea4f 4020 	mov.w	r0, r0, asr #16
 80054de:	f843 1b04 	str.w	r1, [r3], #4
 80054e2:	d2db      	bcs.n	800549c <quorem+0x54>
 80054e4:	9a02      	ldr	r2, [sp, #8]
 80054e6:	f85a 3002 	ldr.w	r3, [sl, r2]
 80054ea:	b9a3      	cbnz	r3, 8005516 <quorem+0xce>
 80054ec:	9a03      	ldr	r2, [sp, #12]
 80054ee:	1f13      	subs	r3, r2, #4
 80054f0:	459a      	cmp	sl, r3
 80054f2:	d20e      	bcs.n	8005512 <quorem+0xca>
 80054f4:	f852 3c04 	ldr.w	r3, [r2, #-4]
 80054f8:	b95b      	cbnz	r3, 8005512 <quorem+0xca>
 80054fa:	f1a2 0308 	sub.w	r3, r2, #8
 80054fe:	e001      	b.n	8005504 <quorem+0xbc>
 8005500:	6812      	ldr	r2, [r2, #0]
 8005502:	b932      	cbnz	r2, 8005512 <quorem+0xca>
 8005504:	459a      	cmp	sl, r3
 8005506:	461a      	mov	r2, r3
 8005508:	f105 35ff 	add.w	r5, r5, #4294967295
 800550c:	f1a3 0304 	sub.w	r3, r3, #4
 8005510:	d3f6      	bcc.n	8005500 <quorem+0xb8>
 8005512:	f8cb 5010 	str.w	r5, [fp, #16]
 8005516:	4661      	mov	r1, ip
 8005518:	4658      	mov	r0, fp
 800551a:	f001 fe47 	bl	80071ac <__mcmp>
 800551e:	2800      	cmp	r0, #0
 8005520:	db33      	blt.n	800558a <quorem+0x142>
 8005522:	f108 0801 	add.w	r8, r8, #1
 8005526:	4653      	mov	r3, sl
 8005528:	2200      	movs	r2, #0
 800552a:	f854 6b04 	ldr.w	r6, [r4], #4
 800552e:	6818      	ldr	r0, [r3, #0]
 8005530:	45a1      	cmp	r9, r4
 8005532:	b2b1      	uxth	r1, r6
 8005534:	ea4f 4616 	mov.w	r6, r6, lsr #16
 8005538:	ebc1 0202 	rsb	r2, r1, r2
 800553c:	b287      	uxth	r7, r0
 800553e:	eb02 0107 	add.w	r1, r2, r7
 8005542:	ebc6 4210 	rsb	r2, r6, r0, lsr #16
 8005546:	eb02 4221 	add.w	r2, r2, r1, asr #16
 800554a:	b289      	uxth	r1, r1
 800554c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005550:	ea4f 4222 	mov.w	r2, r2, asr #16
 8005554:	f843 1b04 	str.w	r1, [r3], #4
 8005558:	d2e7      	bcs.n	800552a <quorem+0xe2>
 800555a:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
 800555e:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
 8005562:	b992      	cbnz	r2, 800558a <quorem+0x142>
 8005564:	1f1a      	subs	r2, r3, #4
 8005566:	4592      	cmp	sl, r2
 8005568:	d20d      	bcs.n	8005586 <quorem+0x13e>
 800556a:	f853 2c04 	ldr.w	r2, [r3, #-4]
 800556e:	b952      	cbnz	r2, 8005586 <quorem+0x13e>
 8005570:	3b08      	subs	r3, #8
 8005572:	e001      	b.n	8005578 <quorem+0x130>
 8005574:	6812      	ldr	r2, [r2, #0]
 8005576:	b932      	cbnz	r2, 8005586 <quorem+0x13e>
 8005578:	459a      	cmp	sl, r3
 800557a:	461a      	mov	r2, r3
 800557c:	f105 35ff 	add.w	r5, r5, #4294967295
 8005580:	f1a3 0304 	sub.w	r3, r3, #4
 8005584:	d3f6      	bcc.n	8005574 <quorem+0x12c>
 8005586:	f8cb 5010 	str.w	r5, [fp, #16]
 800558a:	4640      	mov	r0, r8
 800558c:	b005      	add	sp, #20
 800558e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005592:	bf00      	nop

08005594 <_dtoa_r>:
 8005594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005598:	b09b      	sub	sp, #108	; 0x6c
 800559a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800559c:	4604      	mov	r4, r0
 800559e:	4692      	mov	sl, r2
 80055a0:	469b      	mov	fp, r3
 80055a2:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 80055a4:	2e00      	cmp	r6, #0
 80055a6:	f000 82bb 	beq.w	8005b20 <_dtoa_r+0x58c>
 80055aa:	6833      	ldr	r3, [r6, #0]
 80055ac:	b153      	cbz	r3, 80055c4 <_dtoa_r+0x30>
 80055ae:	6872      	ldr	r2, [r6, #4]
 80055b0:	2601      	movs	r6, #1
 80055b2:	4619      	mov	r1, r3
 80055b4:	4096      	lsls	r6, r2
 80055b6:	609e      	str	r6, [r3, #8]
 80055b8:	605a      	str	r2, [r3, #4]
 80055ba:	f001 fb9d 	bl	8006cf8 <_Bfree>
 80055be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80055c0:	2200      	movs	r2, #0
 80055c2:	601a      	str	r2, [r3, #0]
 80055c4:	f1bb 0f00 	cmp.w	fp, #0
 80055c8:	bfb4      	ite	lt
 80055ca:	2301      	movlt	r3, #1
 80055cc:	2300      	movge	r3, #0
 80055ce:	602b      	str	r3, [r5, #0]
 80055d0:	f04f 0300 	mov.w	r3, #0
 80055d4:	bfb4      	ite	lt
 80055d6:	f02b 4900 	biclt.w	r9, fp, #2147483648	; 0x80000000
 80055da:	46d9      	movge	r9, fp
 80055dc:	461a      	mov	r2, r3
 80055de:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 80055e2:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 80055e6:	ea09 0303 	and.w	r3, r9, r3
 80055ea:	bfb8      	it	lt
 80055ec:	46cb      	movlt	fp, r9
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d014      	beq.n	800561c <_dtoa_r+0x88>
 80055f2:	2200      	movs	r2, #0
 80055f4:	2300      	movs	r3, #0
 80055f6:	4650      	mov	r0, sl
 80055f8:	4659      	mov	r1, fp
 80055fa:	f004 f933 	bl	8009864 <__aeabi_dcmpeq>
 80055fe:	4680      	mov	r8, r0
 8005600:	b328      	cbz	r0, 800564e <_dtoa_r+0xba>
 8005602:	9e26      	ldr	r6, [sp, #152]	; 0x98
 8005604:	2301      	movs	r3, #1
 8005606:	6033      	str	r3, [r6, #0]
 8005608:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800560a:	2e00      	cmp	r6, #0
 800560c:	f000 80dc 	beq.w	80057c8 <_dtoa_r+0x234>
 8005610:	4baf      	ldr	r3, [pc, #700]	; (80058d0 <_dtoa_r+0x33c>)
 8005612:	1e58      	subs	r0, r3, #1
 8005614:	6033      	str	r3, [r6, #0]
 8005616:	b01b      	add	sp, #108	; 0x6c
 8005618:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800561c:	9e26      	ldr	r6, [sp, #152]	; 0x98
 800561e:	f24a 20ec 	movw	r0, #41708	; 0xa2ec
 8005622:	f242 730f 	movw	r3, #9999	; 0x270f
 8005626:	f6c0 0000 	movt	r0, #2048	; 0x800
 800562a:	6033      	str	r3, [r6, #0]
 800562c:	f1ba 0f00 	cmp.w	sl, #0
 8005630:	f000 80aa 	beq.w	8005788 <_dtoa_r+0x1f4>
 8005634:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8005636:	2e00      	cmp	r6, #0
 8005638:	d0ed      	beq.n	8005616 <_dtoa_r+0x82>
 800563a:	78c3      	ldrb	r3, [r0, #3]
 800563c:	2b00      	cmp	r3, #0
 800563e:	f040 80b2 	bne.w	80057a6 <_dtoa_r+0x212>
 8005642:	1cc3      	adds	r3, r0, #3
 8005644:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8005646:	6033      	str	r3, [r6, #0]
 8005648:	b01b      	add	sp, #108	; 0x6c
 800564a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800564e:	aa19      	add	r2, sp, #100	; 0x64
 8005650:	ab18      	add	r3, sp, #96	; 0x60
 8005652:	9200      	str	r2, [sp, #0]
 8005654:	4620      	mov	r0, r4
 8005656:	9301      	str	r3, [sp, #4]
 8005658:	4652      	mov	r2, sl
 800565a:	465b      	mov	r3, fp
 800565c:	f001 feb6 	bl	80073cc <__d2b>
 8005660:	ea5f 5519 	movs.w	r5, r9, lsr #20
 8005664:	900b      	str	r0, [sp, #44]	; 0x2c
 8005666:	f040 80a1 	bne.w	80057ac <_dtoa_r+0x218>
 800566a:	9f18      	ldr	r7, [sp, #96]	; 0x60
 800566c:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 8005670:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8005672:	443d      	add	r5, r7
 8005674:	429d      	cmp	r5, r3
 8005676:	f2c0 8278 	blt.w	8005b6a <_dtoa_r+0x5d6>
 800567a:	f64f 430e 	movw	r3, #64526	; 0xfc0e
 800567e:	f205 4212 	addw	r2, r5, #1042	; 0x412
 8005682:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8005686:	fa2a f202 	lsr.w	r2, sl, r2
 800568a:	1b5b      	subs	r3, r3, r5
 800568c:	fa09 f003 	lsl.w	r0, r9, r3
 8005690:	4310      	orrs	r0, r2
 8005692:	f003 fe09 	bl	80092a8 <__aeabi_ui2d>
 8005696:	3d01      	subs	r5, #1
 8005698:	46b8      	mov	r8, r7
 800569a:	2601      	movs	r6, #1
 800569c:	9615      	str	r6, [sp, #84]	; 0x54
 800569e:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80056a2:	2300      	movs	r3, #0
 80056a4:	2200      	movs	r2, #0
 80056a6:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 80056aa:	f003 fcbf 	bl	800902c <__aeabi_dsub>
 80056ae:	a382      	add	r3, pc, #520	; (adr r3, 80058b8 <_dtoa_r+0x324>)
 80056b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056b4:	f003 fe6e 	bl	8009394 <__aeabi_dmul>
 80056b8:	a381      	add	r3, pc, #516	; (adr r3, 80058c0 <_dtoa_r+0x32c>)
 80056ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056be:	f003 fcb7 	bl	8009030 <__adddf3>
 80056c2:	4606      	mov	r6, r0
 80056c4:	4628      	mov	r0, r5
 80056c6:	460f      	mov	r7, r1
 80056c8:	f003 fdfe 	bl	80092c8 <__aeabi_i2d>
 80056cc:	a37e      	add	r3, pc, #504	; (adr r3, 80058c8 <_dtoa_r+0x334>)
 80056ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056d2:	f003 fe5f 	bl	8009394 <__aeabi_dmul>
 80056d6:	4602      	mov	r2, r0
 80056d8:	460b      	mov	r3, r1
 80056da:	4630      	mov	r0, r6
 80056dc:	4639      	mov	r1, r7
 80056de:	f003 fca7 	bl	8009030 <__adddf3>
 80056e2:	4606      	mov	r6, r0
 80056e4:	460f      	mov	r7, r1
 80056e6:	f004 f8ef 	bl	80098c8 <__aeabi_d2iz>
 80056ea:	4639      	mov	r1, r7
 80056ec:	2200      	movs	r2, #0
 80056ee:	2300      	movs	r3, #0
 80056f0:	9004      	str	r0, [sp, #16]
 80056f2:	4630      	mov	r0, r6
 80056f4:	f004 f8c0 	bl	8009878 <__aeabi_dcmplt>
 80056f8:	2800      	cmp	r0, #0
 80056fa:	f040 8226 	bne.w	8005b4a <_dtoa_r+0x5b6>
 80056fe:	9e04      	ldr	r6, [sp, #16]
 8005700:	2e16      	cmp	r6, #22
 8005702:	bf84      	itt	hi
 8005704:	2601      	movhi	r6, #1
 8005706:	960f      	strhi	r6, [sp, #60]	; 0x3c
 8005708:	d812      	bhi.n	8005730 <_dtoa_r+0x19c>
 800570a:	f24a 0178 	movw	r1, #41080	; 0xa078
 800570e:	4652      	mov	r2, sl
 8005710:	f6c0 0100 	movt	r1, #2048	; 0x800
 8005714:	465b      	mov	r3, fp
 8005716:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800571a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800571e:	f004 f8c9 	bl	80098b4 <__aeabi_dcmpgt>
 8005722:	2800      	cmp	r0, #0
 8005724:	f000 821f 	beq.w	8005b66 <_dtoa_r+0x5d2>
 8005728:	3e01      	subs	r6, #1
 800572a:	9604      	str	r6, [sp, #16]
 800572c:	2600      	movs	r6, #0
 800572e:	960f      	str	r6, [sp, #60]	; 0x3c
 8005730:	ebc5 0508 	rsb	r5, r5, r8
 8005734:	3d01      	subs	r5, #1
 8005736:	9506      	str	r5, [sp, #24]
 8005738:	bf49      	itett	mi
 800573a:	426e      	negmi	r6, r5
 800573c:	2600      	movpl	r6, #0
 800573e:	960a      	strmi	r6, [sp, #40]	; 0x28
 8005740:	2600      	movmi	r6, #0
 8005742:	bf54      	ite	pl
 8005744:	960a      	strpl	r6, [sp, #40]	; 0x28
 8005746:	9606      	strmi	r6, [sp, #24]
 8005748:	9e04      	ldr	r6, [sp, #16]
 800574a:	2e00      	cmp	r6, #0
 800574c:	f2c0 81f1 	blt.w	8005b32 <_dtoa_r+0x59e>
 8005750:	f8dd e018 	ldr.w	lr, [sp, #24]
 8005754:	960e      	str	r6, [sp, #56]	; 0x38
 8005756:	44b6      	add	lr, r6
 8005758:	2600      	movs	r6, #0
 800575a:	f8cd e018 	str.w	lr, [sp, #24]
 800575e:	960c      	str	r6, [sp, #48]	; 0x30
 8005760:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8005762:	2e09      	cmp	r6, #9
 8005764:	d835      	bhi.n	80057d2 <_dtoa_r+0x23e>
 8005766:	2e05      	cmp	r6, #5
 8005768:	bfc4      	itt	gt
 800576a:	3e04      	subgt	r6, #4
 800576c:	9624      	strgt	r6, [sp, #144]	; 0x90
 800576e:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8005770:	bfcc      	ite	gt
 8005772:	2500      	movgt	r5, #0
 8005774:	2501      	movle	r5, #1
 8005776:	1eb3      	subs	r3, r6, #2
 8005778:	2b03      	cmp	r3, #3
 800577a:	d82c      	bhi.n	80057d6 <_dtoa_r+0x242>
 800577c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005780:	02290361 	eoreq	r0, r9, #-2080374783	; 0x84000001
 8005784:	058d0370 	streq	r0, [sp, #880]	; 0x370
 8005788:	f24a 22e0 	movw	r2, #41696	; 0xa2e0
 800578c:	f24a 23ec 	movw	r3, #41708	; 0xa2ec
 8005790:	f3c9 0013 	ubfx	r0, r9, #0, #20
 8005794:	f6c0 0200 	movt	r2, #2048	; 0x800
 8005798:	f6c0 0300 	movt	r3, #2048	; 0x800
 800579c:	2800      	cmp	r0, #0
 800579e:	bf0c      	ite	eq
 80057a0:	4610      	moveq	r0, r2
 80057a2:	4618      	movne	r0, r3
 80057a4:	e746      	b.n	8005634 <_dtoa_r+0xa0>
 80057a6:	f100 0308 	add.w	r3, r0, #8
 80057aa:	e74b      	b.n	8005644 <_dtoa_r+0xb0>
 80057ac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80057b0:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
 80057b4:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80057b8:	4650      	mov	r0, sl
 80057ba:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80057be:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80057c2:	f443 1140 	orr.w	r1, r3, #3145728	; 0x300000
 80057c6:	e76c      	b.n	80056a2 <_dtoa_r+0x10e>
 80057c8:	f24a 20dc 	movw	r0, #41692	; 0xa2dc
 80057cc:	f6c0 0000 	movt	r0, #2048	; 0x800
 80057d0:	e721      	b.n	8005616 <_dtoa_r+0x82>
 80057d2:	2600      	movs	r6, #0
 80057d4:	9624      	str	r6, [sp, #144]	; 0x90
 80057d6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80057d8:	2300      	movs	r3, #0
 80057da:	4619      	mov	r1, r3
 80057dc:	4620      	mov	r0, r4
 80057de:	f04f 36ff 	mov.w	r6, #4294967295
 80057e2:	9325      	str	r3, [sp, #148]	; 0x94
 80057e4:	606b      	str	r3, [r5, #4]
 80057e6:	9609      	str	r6, [sp, #36]	; 0x24
 80057e8:	9614      	str	r6, [sp, #80]	; 0x50
 80057ea:	f001 fa4f 	bl	8006c8c <_Balloc>
 80057ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80057f0:	2601      	movs	r6, #1
 80057f2:	960d      	str	r6, [sp, #52]	; 0x34
 80057f4:	6028      	str	r0, [r5, #0]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	9308      	str	r3, [sp, #32]
 80057fa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	f2c0 80c7 	blt.w	8005990 <_dtoa_r+0x3fc>
 8005802:	9e04      	ldr	r6, [sp, #16]
 8005804:	2e0e      	cmp	r6, #14
 8005806:	f300 80c3 	bgt.w	8005990 <_dtoa_r+0x3fc>
 800580a:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 800580e:	f24a 0378 	movw	r3, #41080	; 0xa078
 8005812:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005814:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005818:	ea4f 72de 	mov.w	r2, lr, lsr #31
 800581c:	2e00      	cmp	r6, #0
 800581e:	bfcc      	ite	gt
 8005820:	2200      	movgt	r2, #0
 8005822:	f002 0201 	andle.w	r2, r2, #1
 8005826:	9e04      	ldr	r6, [sp, #16]
 8005828:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800582c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005830:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005834:	2a00      	cmp	r2, #0
 8005836:	f040 846e 	bne.w	8006116 <_dtoa_r+0xb82>
 800583a:	4602      	mov	r2, r0
 800583c:	460b      	mov	r3, r1
 800583e:	4650      	mov	r0, sl
 8005840:	4659      	mov	r1, fp
 8005842:	f003 fed1 	bl	80095e8 <__aeabi_ddiv>
 8005846:	9e08      	ldr	r6, [sp, #32]
 8005848:	f004 f83e 	bl	80098c8 <__aeabi_d2iz>
 800584c:	1c75      	adds	r5, r6, #1
 800584e:	4680      	mov	r8, r0
 8005850:	f003 fd3a 	bl	80092c8 <__aeabi_i2d>
 8005854:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005858:	f003 fd9c 	bl	8009394 <__aeabi_dmul>
 800585c:	4602      	mov	r2, r0
 800585e:	460b      	mov	r3, r1
 8005860:	4650      	mov	r0, sl
 8005862:	4659      	mov	r1, fp
 8005864:	f003 fbe2 	bl	800902c <__aeabi_dsub>
 8005868:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800586a:	f8dd e020 	ldr.w	lr, [sp, #32]
 800586e:	f108 0330 	add.w	r3, r8, #48	; 0x30
 8005872:	2a01      	cmp	r2, #1
 8005874:	f88e 3000 	strb.w	r3, [lr]
 8005878:	4606      	mov	r6, r0
 800587a:	460f      	mov	r7, r1
 800587c:	d05b      	beq.n	8005936 <_dtoa_r+0x3a2>
 800587e:	2300      	movs	r3, #0
 8005880:	2200      	movs	r2, #0
 8005882:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8005886:	f003 fd85 	bl	8009394 <__aeabi_dmul>
 800588a:	2200      	movs	r2, #0
 800588c:	2300      	movs	r3, #0
 800588e:	4606      	mov	r6, r0
 8005890:	460f      	mov	r7, r1
 8005892:	f003 ffe7 	bl	8009864 <__aeabi_dcmpeq>
 8005896:	2800      	cmp	r0, #0
 8005898:	f040 8519 	bne.w	80062ce <_dtoa_r+0xd3a>
 800589c:	f8dd a020 	ldr.w	sl, [sp, #32]
 80058a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80058a2:	9908      	ldr	r1, [sp, #32]
 80058a4:	4482      	add	sl, r0
 80058a6:	f8cd a00c 	str.w	sl, [sp, #12]
 80058aa:	f101 0902 	add.w	r9, r1, #2
 80058ae:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 80058b2:	e01a      	b.n	80058ea <_dtoa_r+0x356>
 80058b4:	f3af 8000 	nop.w
 80058b8:	636f4361 	cmnvs	pc, #-2080374783	; 0x84000001
 80058bc:	3fd287a7 	svccc	0x00d287a7
 80058c0:	8b60c8b3 	blhi	9837b94 <__RW_LOAD_ADDR__+0x182d894>
 80058c4:	3fc68a28 	svccc	0x00c68a28
 80058c8:	509f79fb 			; <UNDEFINED> instruction: 0x509f79fb
 80058cc:	3fd34413 	svccc	0x00d34413
 80058d0:	0800a2dd 	stmdaeq	r0, {r0, r2, r3, r4, r6, r7, r9, sp, pc}
 80058d4:	f003 fd5e 	bl	8009394 <__aeabi_dmul>
 80058d8:	2200      	movs	r2, #0
 80058da:	2300      	movs	r3, #0
 80058dc:	4606      	mov	r6, r0
 80058de:	460f      	mov	r7, r1
 80058e0:	f003 ffc0 	bl	8009864 <__aeabi_dcmpeq>
 80058e4:	2800      	cmp	r0, #0
 80058e6:	f040 84f2 	bne.w	80062ce <_dtoa_r+0xd3a>
 80058ea:	4652      	mov	r2, sl
 80058ec:	465b      	mov	r3, fp
 80058ee:	4630      	mov	r0, r6
 80058f0:	4639      	mov	r1, r7
 80058f2:	f003 fe79 	bl	80095e8 <__aeabi_ddiv>
 80058f6:	464d      	mov	r5, r9
 80058f8:	f003 ffe6 	bl	80098c8 <__aeabi_d2iz>
 80058fc:	4680      	mov	r8, r0
 80058fe:	f003 fce3 	bl	80092c8 <__aeabi_i2d>
 8005902:	4652      	mov	r2, sl
 8005904:	465b      	mov	r3, fp
 8005906:	f003 fd45 	bl	8009394 <__aeabi_dmul>
 800590a:	4602      	mov	r2, r0
 800590c:	460b      	mov	r3, r1
 800590e:	4630      	mov	r0, r6
 8005910:	4639      	mov	r1, r7
 8005912:	f003 fb8b 	bl	800902c <__aeabi_dsub>
 8005916:	f108 0e30 	add.w	lr, r8, #48	; 0x30
 800591a:	f809 ec01 	strb.w	lr, [r9, #-1]
 800591e:	2300      	movs	r3, #0
 8005920:	f8dd e00c 	ldr.w	lr, [sp, #12]
 8005924:	2200      	movs	r2, #0
 8005926:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800592a:	45f1      	cmp	r9, lr
 800592c:	f109 0901 	add.w	r9, r9, #1
 8005930:	4606      	mov	r6, r0
 8005932:	460f      	mov	r7, r1
 8005934:	d1ce      	bne.n	80058d4 <_dtoa_r+0x340>
 8005936:	4632      	mov	r2, r6
 8005938:	463b      	mov	r3, r7
 800593a:	4630      	mov	r0, r6
 800593c:	4639      	mov	r1, r7
 800593e:	f003 fb77 	bl	8009030 <__adddf3>
 8005942:	4606      	mov	r6, r0
 8005944:	460f      	mov	r7, r1
 8005946:	4632      	mov	r2, r6
 8005948:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800594c:	463b      	mov	r3, r7
 800594e:	f003 ff93 	bl	8009878 <__aeabi_dcmplt>
 8005952:	2800      	cmp	r0, #0
 8005954:	f000 8570 	beq.w	8006438 <_dtoa_r+0xea4>
 8005958:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800595c:	9e04      	ldr	r6, [sp, #16]
 800595e:	462a      	mov	r2, r5
 8005960:	f815 8c01 	ldrb.w	r8, [r5, #-1]
 8005964:	9508      	str	r5, [sp, #32]
 8005966:	9616      	str	r6, [sp, #88]	; 0x58
 8005968:	e005      	b.n	8005976 <_dtoa_r+0x3e2>
 800596a:	454b      	cmp	r3, r9
 800596c:	f000 84b8 	beq.w	80062e0 <_dtoa_r+0xd4c>
 8005970:	f813 8c01 	ldrb.w	r8, [r3, #-1]
 8005974:	461a      	mov	r2, r3
 8005976:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800597a:	f102 33ff 	add.w	r3, r2, #4294967295
 800597e:	d0f4      	beq.n	800596a <_dtoa_r+0x3d6>
 8005980:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8005982:	9208      	str	r2, [sp, #32]
 8005984:	f108 0201 	add.w	r2, r8, #1
 8005988:	9604      	str	r6, [sp, #16]
 800598a:	b2d2      	uxtb	r2, r2
 800598c:	701a      	strb	r2, [r3, #0]
 800598e:	e0b1      	b.n	8005af4 <_dtoa_r+0x560>
 8005990:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8005992:	2e00      	cmp	r6, #0
 8005994:	f040 80f1 	bne.w	8005b7a <_dtoa_r+0x5e6>
 8005998:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800599a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800599c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 80059a0:	9806      	ldr	r0, [sp, #24]
 80059a2:	2800      	cmp	r0, #0
 80059a4:	bfc8      	it	gt
 80059a6:	2d00      	cmpgt	r5, #0
 80059a8:	dd09      	ble.n	80059be <_dtoa_r+0x42a>
 80059aa:	4603      	mov	r3, r0
 80059ac:	990a      	ldr	r1, [sp, #40]	; 0x28
 80059ae:	42ab      	cmp	r3, r5
 80059b0:	bfa8      	it	ge
 80059b2:	462b      	movge	r3, r5
 80059b4:	1aed      	subs	r5, r5, r3
 80059b6:	1ac9      	subs	r1, r1, r3
 80059b8:	1ac0      	subs	r0, r0, r3
 80059ba:	910a      	str	r1, [sp, #40]	; 0x28
 80059bc:	9006      	str	r0, [sp, #24]
 80059be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80059c0:	2a00      	cmp	r2, #0
 80059c2:	dd1c      	ble.n	80059fe <_dtoa_r+0x46a>
 80059c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	f000 8479 	beq.w	80062be <_dtoa_r+0xd2a>
 80059cc:	2e00      	cmp	r6, #0
 80059ce:	dd10      	ble.n	80059f2 <_dtoa_r+0x45e>
 80059d0:	4641      	mov	r1, r8
 80059d2:	4632      	mov	r2, r6
 80059d4:	4620      	mov	r0, r4
 80059d6:	f001 fb31 	bl	800703c <__pow5mult>
 80059da:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80059dc:	4680      	mov	r8, r0
 80059de:	4620      	mov	r0, r4
 80059e0:	4641      	mov	r1, r8
 80059e2:	f001 fa8b 	bl	8006efc <__multiply>
 80059e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80059e8:	4607      	mov	r7, r0
 80059ea:	4620      	mov	r0, r4
 80059ec:	f001 f984 	bl	8006cf8 <_Bfree>
 80059f0:	970b      	str	r7, [sp, #44]	; 0x2c
 80059f2:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
 80059f6:	ebbe 0206 	subs.w	r2, lr, r6
 80059fa:	f040 84a7 	bne.w	800634c <_dtoa_r+0xdb8>
 80059fe:	4620      	mov	r0, r4
 8005a00:	2101      	movs	r1, #1
 8005a02:	f001 fa71 	bl	8006ee8 <__i2b>
 8005a06:	4606      	mov	r6, r0
 8005a08:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005a0a:	2800      	cmp	r0, #0
 8005a0c:	dd05      	ble.n	8005a1a <_dtoa_r+0x486>
 8005a0e:	4631      	mov	r1, r6
 8005a10:	4620      	mov	r0, r4
 8005a12:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005a14:	f001 fb12 	bl	800703c <__pow5mult>
 8005a18:	4606      	mov	r6, r0
 8005a1a:	9924      	ldr	r1, [sp, #144]	; 0x90
 8005a1c:	2901      	cmp	r1, #1
 8005a1e:	f340 8390 	ble.w	8006142 <_dtoa_r+0xbae>
 8005a22:	2700      	movs	r7, #0
 8005a24:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005a26:	2800      	cmp	r0, #0
 8005a28:	f040 836c 	bne.w	8006104 <_dtoa_r+0xb70>
 8005a2c:	2001      	movs	r0, #1
 8005a2e:	9b06      	ldr	r3, [sp, #24]
 8005a30:	4403      	add	r3, r0
 8005a32:	f013 031f 	ands.w	r3, r3, #31
 8005a36:	f000 8293 	beq.w	8005f60 <_dtoa_r+0x9cc>
 8005a3a:	f1c3 0220 	rsb	r2, r3, #32
 8005a3e:	2a04      	cmp	r2, #4
 8005a40:	f340 8568 	ble.w	8006514 <_dtoa_r+0xf80>
 8005a44:	f1c3 031c 	rsb	r3, r3, #28
 8005a48:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005a4a:	9a06      	ldr	r2, [sp, #24]
 8005a4c:	441d      	add	r5, r3
 8005a4e:	4419      	add	r1, r3
 8005a50:	910a      	str	r1, [sp, #40]	; 0x28
 8005a52:	441a      	add	r2, r3
 8005a54:	9206      	str	r2, [sp, #24]
 8005a56:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005a58:	2900      	cmp	r1, #0
 8005a5a:	dd05      	ble.n	8005a68 <_dtoa_r+0x4d4>
 8005a5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005a5e:	4620      	mov	r0, r4
 8005a60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005a62:	f001 fb47 	bl	80070f4 <__lshift>
 8005a66:	900b      	str	r0, [sp, #44]	; 0x2c
 8005a68:	9a06      	ldr	r2, [sp, #24]
 8005a6a:	2a00      	cmp	r2, #0
 8005a6c:	dd04      	ble.n	8005a78 <_dtoa_r+0x4e4>
 8005a6e:	4631      	mov	r1, r6
 8005a70:	4620      	mov	r0, r4
 8005a72:	f001 fb3f 	bl	80070f4 <__lshift>
 8005a76:	4606      	mov	r6, r0
 8005a78:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	f040 8321 	bne.w	80060c2 <_dtoa_r+0xb2e>
 8005a80:	9824      	ldr	r0, [sp, #144]	; 0x90
 8005a82:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005a84:	2802      	cmp	r0, #2
 8005a86:	bfd4      	ite	le
 8005a88:	2300      	movle	r3, #0
 8005a8a:	2301      	movgt	r3, #1
 8005a8c:	2900      	cmp	r1, #0
 8005a8e:	bfc8      	it	gt
 8005a90:	2300      	movgt	r3, #0
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	f000 821a 	beq.w	8005ecc <_dtoa_r+0x938>
 8005a98:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005a9a:	2800      	cmp	r0, #0
 8005a9c:	f040 820f 	bne.w	8005ebe <_dtoa_r+0x92a>
 8005aa0:	4631      	mov	r1, r6
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	2205      	movs	r2, #5
 8005aa6:	4620      	mov	r0, r4
 8005aa8:	f001 f942 	bl	8006d30 <__multadd>
 8005aac:	4606      	mov	r6, r0
 8005aae:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005ab0:	4631      	mov	r1, r6
 8005ab2:	f001 fb7b 	bl	80071ac <__mcmp>
 8005ab6:	2800      	cmp	r0, #0
 8005ab8:	f340 8201 	ble.w	8005ebe <_dtoa_r+0x92a>
 8005abc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005ac0:	2500      	movs	r5, #0
 8005ac2:	9a04      	ldr	r2, [sp, #16]
 8005ac4:	2331      	movs	r3, #49	; 0x31
 8005ac6:	3201      	adds	r2, #1
 8005ac8:	f889 3000 	strb.w	r3, [r9]
 8005acc:	9204      	str	r2, [sp, #16]
 8005ace:	f109 0301 	add.w	r3, r9, #1
 8005ad2:	9308      	str	r3, [sp, #32]
 8005ad4:	4631      	mov	r1, r6
 8005ad6:	4620      	mov	r0, r4
 8005ad8:	f001 f90e 	bl	8006cf8 <_Bfree>
 8005adc:	f1b8 0f00 	cmp.w	r8, #0
 8005ae0:	d008      	beq.n	8005af4 <_dtoa_r+0x560>
 8005ae2:	4545      	cmp	r5, r8
 8005ae4:	bf18      	it	ne
 8005ae6:	2d00      	cmpne	r5, #0
 8005ae8:	f040 824a 	bne.w	8005f80 <_dtoa_r+0x9ec>
 8005aec:	4641      	mov	r1, r8
 8005aee:	4620      	mov	r0, r4
 8005af0:	f001 f902 	bl	8006cf8 <_Bfree>
 8005af4:	4620      	mov	r0, r4
 8005af6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005af8:	f001 f8fe 	bl	8006cf8 <_Bfree>
 8005afc:	9e04      	ldr	r6, [sp, #16]
 8005afe:	2200      	movs	r2, #0
 8005b00:	4648      	mov	r0, r9
 8005b02:	1c73      	adds	r3, r6, #1
 8005b04:	9e08      	ldr	r6, [sp, #32]
 8005b06:	7032      	strb	r2, [r6, #0]
 8005b08:	9e26      	ldr	r6, [sp, #152]	; 0x98
 8005b0a:	6033      	str	r3, [r6, #0]
 8005b0c:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8005b0e:	2e00      	cmp	r6, #0
 8005b10:	f43f ad81 	beq.w	8005616 <_dtoa_r+0x82>
 8005b14:	9808      	ldr	r0, [sp, #32]
 8005b16:	6030      	str	r0, [r6, #0]
 8005b18:	4648      	mov	r0, r9
 8005b1a:	b01b      	add	sp, #108	; 0x6c
 8005b1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b20:	2010      	movs	r0, #16
 8005b22:	f000 fd4b 	bl	80065bc <malloc>
 8005b26:	6260      	str	r0, [r4, #36]	; 0x24
 8005b28:	6046      	str	r6, [r0, #4]
 8005b2a:	6086      	str	r6, [r0, #8]
 8005b2c:	6006      	str	r6, [r0, #0]
 8005b2e:	60c6      	str	r6, [r0, #12]
 8005b30:	e548      	b.n	80055c4 <_dtoa_r+0x30>
 8005b32:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8005b34:	f8dd e010 	ldr.w	lr, [sp, #16]
 8005b38:	ebce 0606 	rsb	r6, lr, r6
 8005b3c:	960a      	str	r6, [sp, #40]	; 0x28
 8005b3e:	f1ce 0600 	rsb	r6, lr, #0
 8005b42:	960c      	str	r6, [sp, #48]	; 0x30
 8005b44:	2600      	movs	r6, #0
 8005b46:	960e      	str	r6, [sp, #56]	; 0x38
 8005b48:	e60a      	b.n	8005760 <_dtoa_r+0x1cc>
 8005b4a:	9804      	ldr	r0, [sp, #16]
 8005b4c:	f003 fbbc 	bl	80092c8 <__aeabi_i2d>
 8005b50:	4632      	mov	r2, r6
 8005b52:	463b      	mov	r3, r7
 8005b54:	f003 fe86 	bl	8009864 <__aeabi_dcmpeq>
 8005b58:	2800      	cmp	r0, #0
 8005b5a:	f47f add0 	bne.w	80056fe <_dtoa_r+0x16a>
 8005b5e:	9e04      	ldr	r6, [sp, #16]
 8005b60:	3e01      	subs	r6, #1
 8005b62:	9604      	str	r6, [sp, #16]
 8005b64:	e5cb      	b.n	80056fe <_dtoa_r+0x16a>
 8005b66:	900f      	str	r0, [sp, #60]	; 0x3c
 8005b68:	e5e2      	b.n	8005730 <_dtoa_r+0x19c>
 8005b6a:	f64f 30ee 	movw	r0, #64494	; 0xfbee
 8005b6e:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 8005b72:	1b40      	subs	r0, r0, r5
 8005b74:	fa0a f000 	lsl.w	r0, sl, r0
 8005b78:	e58b      	b.n	8005692 <_dtoa_r+0xfe>
 8005b7a:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8005b7c:	2e01      	cmp	r6, #1
 8005b7e:	f340 8415 	ble.w	80063ac <_dtoa_r+0xe18>
 8005b82:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005b84:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005b86:	1e46      	subs	r6, r0, #1
 8005b88:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005b8a:	42b1      	cmp	r1, r6
 8005b8c:	bfaf      	iteee	ge
 8005b8e:	ebc6 0601 	rsbge	r6, r6, r1
 8005b92:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 8005b94:	960c      	strlt	r6, [sp, #48]	; 0x30
 8005b96:	ebc2 0306 	rsblt	r3, r2, r6
 8005b9a:	bfbf      	itttt	lt
 8005b9c:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8005b9e:	18f6      	addlt	r6, r6, r3
 8005ba0:	960e      	strlt	r6, [sp, #56]	; 0x38
 8005ba2:	2600      	movlt	r6, #0
 8005ba4:	2800      	cmp	r0, #0
 8005ba6:	bfb9      	ittee	lt
 8005ba8:	2300      	movlt	r3, #0
 8005baa:	990a      	ldrlt	r1, [sp, #40]	; 0x28
 8005bac:	9d0a      	ldrge	r5, [sp, #40]	; 0x28
 8005bae:	9b09      	ldrge	r3, [sp, #36]	; 0x24
 8005bb0:	bfb8      	it	lt
 8005bb2:	ebc0 0501 	rsblt	r5, r0, r1
 8005bb6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005bb8:	4620      	mov	r0, r4
 8005bba:	f8dd e018 	ldr.w	lr, [sp, #24]
 8005bbe:	2101      	movs	r1, #1
 8005bc0:	441a      	add	r2, r3
 8005bc2:	920a      	str	r2, [sp, #40]	; 0x28
 8005bc4:	449e      	add	lr, r3
 8005bc6:	f8cd e018 	str.w	lr, [sp, #24]
 8005bca:	f001 f98d 	bl	8006ee8 <__i2b>
 8005bce:	4680      	mov	r8, r0
 8005bd0:	e6e6      	b.n	80059a0 <_dtoa_r+0x40c>
 8005bd2:	2600      	movs	r6, #0
 8005bd4:	960d      	str	r6, [sp, #52]	; 0x34
 8005bd6:	9e04      	ldr	r6, [sp, #16]
 8005bd8:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 8005bdc:	44b6      	add	lr, r6
 8005bde:	f8cd e050 	str.w	lr, [sp, #80]	; 0x50
 8005be2:	f10e 0601 	add.w	r6, lr, #1
 8005be6:	9609      	str	r6, [sp, #36]	; 0x24
 8005be8:	2e00      	cmp	r6, #0
 8005bea:	f340 8359 	ble.w	80062a0 <_dtoa_r+0xd0c>
 8005bee:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005bf0:	2e0e      	cmp	r6, #14
 8005bf2:	bf8c      	ite	hi
 8005bf4:	2500      	movhi	r5, #0
 8005bf6:	f005 0501 	andls.w	r5, r5, #1
 8005bfa:	4637      	mov	r7, r6
 8005bfc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005bfe:	2f17      	cmp	r7, #23
 8005c00:	f04f 0100 	mov.w	r1, #0
 8005c04:	6071      	str	r1, [r6, #4]
 8005c06:	d909      	bls.n	8005c1c <_dtoa_r+0x688>
 8005c08:	2201      	movs	r2, #1
 8005c0a:	2304      	movs	r3, #4
 8005c0c:	005b      	lsls	r3, r3, #1
 8005c0e:	4611      	mov	r1, r2
 8005c10:	f103 0014 	add.w	r0, r3, #20
 8005c14:	3201      	adds	r2, #1
 8005c16:	42b8      	cmp	r0, r7
 8005c18:	d9f8      	bls.n	8005c0c <_dtoa_r+0x678>
 8005c1a:	6071      	str	r1, [r6, #4]
 8005c1c:	4620      	mov	r0, r4
 8005c1e:	f001 f835 	bl	8006c8c <_Balloc>
 8005c22:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c24:	6030      	str	r0, [r6, #0]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	9308      	str	r3, [sp, #32]
 8005c2a:	2d00      	cmp	r5, #0
 8005c2c:	f43f ade5 	beq.w	80057fa <_dtoa_r+0x266>
 8005c30:	9e04      	ldr	r6, [sp, #16]
 8005c32:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
 8005c36:	2e00      	cmp	r6, #0
 8005c38:	f340 81ab 	ble.w	8005f92 <_dtoa_r+0x9fe>
 8005c3c:	f006 020f 	and.w	r2, r6, #15
 8005c40:	f24a 0378 	movw	r3, #41080	; 0xa078
 8005c44:	1135      	asrs	r5, r6, #4
 8005c46:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005c4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005c4e:	06e9      	lsls	r1, r5, #27
 8005c50:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005c54:	f140 818f 	bpl.w	8005f76 <_dtoa_r+0x9e2>
 8005c58:	f24a 1368 	movw	r3, #41320	; 0xa168
 8005c5c:	4650      	mov	r0, sl
 8005c5e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005c62:	4659      	mov	r1, fp
 8005c64:	f005 050f 	and.w	r5, r5, #15
 8005c68:	f04f 0803 	mov.w	r8, #3
 8005c6c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005c70:	f003 fcba 	bl	80095e8 <__aeabi_ddiv>
 8005c74:	4682      	mov	sl, r0
 8005c76:	468b      	mov	fp, r1
 8005c78:	b19d      	cbz	r5, 8005ca2 <_dtoa_r+0x70e>
 8005c7a:	f24a 1968 	movw	r9, #41320	; 0xa168
 8005c7e:	f6c0 0900 	movt	r9, #2048	; 0x800
 8005c82:	07ea      	lsls	r2, r5, #31
 8005c84:	4630      	mov	r0, r6
 8005c86:	4639      	mov	r1, r7
 8005c88:	d507      	bpl.n	8005c9a <_dtoa_r+0x706>
 8005c8a:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005c8e:	f108 0801 	add.w	r8, r8, #1
 8005c92:	f003 fb7f 	bl	8009394 <__aeabi_dmul>
 8005c96:	4606      	mov	r6, r0
 8005c98:	460f      	mov	r7, r1
 8005c9a:	106d      	asrs	r5, r5, #1
 8005c9c:	f109 0908 	add.w	r9, r9, #8
 8005ca0:	d1ef      	bne.n	8005c82 <_dtoa_r+0x6ee>
 8005ca2:	4632      	mov	r2, r6
 8005ca4:	463b      	mov	r3, r7
 8005ca6:	4650      	mov	r0, sl
 8005ca8:	4659      	mov	r1, fp
 8005caa:	f003 fc9d 	bl	80095e8 <__aeabi_ddiv>
 8005cae:	4606      	mov	r6, r0
 8005cb0:	460f      	mov	r7, r1
 8005cb2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8005cb4:	b150      	cbz	r0, 8005ccc <_dtoa_r+0x738>
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	4630      	mov	r0, r6
 8005cba:	4639      	mov	r1, r7
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8005cc2:	f003 fdd9 	bl	8009878 <__aeabi_dcmplt>
 8005cc6:	2800      	cmp	r0, #0
 8005cc8:	f040 8315 	bne.w	80062f6 <_dtoa_r+0xd62>
 8005ccc:	4640      	mov	r0, r8
 8005cce:	f003 fafb 	bl	80092c8 <__aeabi_i2d>
 8005cd2:	4632      	mov	r2, r6
 8005cd4:	463b      	mov	r3, r7
 8005cd6:	f003 fb5d 	bl	8009394 <__aeabi_dmul>
 8005cda:	2300      	movs	r3, #0
 8005cdc:	2200      	movs	r2, #0
 8005cde:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8005ce2:	f003 f9a5 	bl	8009030 <__adddf3>
 8005ce6:	4680      	mov	r8, r0
 8005ce8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005cea:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8005cee:	2800      	cmp	r0, #0
 8005cf0:	f000 80c9 	beq.w	8005e86 <_dtoa_r+0x8f2>
 8005cf4:	9904      	ldr	r1, [sp, #16]
 8005cf6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 8005cfa:	9116      	str	r1, [sp, #88]	; 0x58
 8005cfc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005cfe:	2a00      	cmp	r2, #0
 8005d00:	f000 8179 	beq.w	8005ff6 <_dtoa_r+0xa62>
 8005d04:	f24a 0378 	movw	r3, #41080	; 0xa078
 8005d08:	9a08      	ldr	r2, [sp, #32]
 8005d0a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005d0e:	2100      	movs	r1, #0
 8005d10:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 8005d14:	2000      	movs	r0, #0
 8005d16:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8005d1a:	1c55      	adds	r5, r2, #1
 8005d1c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005d20:	f8cd c008 	str.w	ip, [sp, #8]
 8005d24:	f003 fc60 	bl	80095e8 <__aeabi_ddiv>
 8005d28:	4642      	mov	r2, r8
 8005d2a:	464b      	mov	r3, r9
 8005d2c:	f003 f97e 	bl	800902c <__aeabi_dsub>
 8005d30:	4682      	mov	sl, r0
 8005d32:	468b      	mov	fp, r1
 8005d34:	4630      	mov	r0, r6
 8005d36:	4639      	mov	r1, r7
 8005d38:	f003 fdc6 	bl	80098c8 <__aeabi_d2iz>
 8005d3c:	4680      	mov	r8, r0
 8005d3e:	f003 fac3 	bl	80092c8 <__aeabi_i2d>
 8005d42:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8005d46:	fa5f f888 	uxtb.w	r8, r8
 8005d4a:	4602      	mov	r2, r0
 8005d4c:	460b      	mov	r3, r1
 8005d4e:	4630      	mov	r0, r6
 8005d50:	4639      	mov	r1, r7
 8005d52:	f003 f96b 	bl	800902c <__aeabi_dsub>
 8005d56:	f8dd e020 	ldr.w	lr, [sp, #32]
 8005d5a:	f88e 8000 	strb.w	r8, [lr]
 8005d5e:	4606      	mov	r6, r0
 8005d60:	460f      	mov	r7, r1
 8005d62:	4650      	mov	r0, sl
 8005d64:	4659      	mov	r1, fp
 8005d66:	4632      	mov	r2, r6
 8005d68:	463b      	mov	r3, r7
 8005d6a:	f003 fda3 	bl	80098b4 <__aeabi_dcmpgt>
 8005d6e:	2800      	cmp	r0, #0
 8005d70:	f040 83c2 	bne.w	80064f8 <_dtoa_r+0xf64>
 8005d74:	2100      	movs	r1, #0
 8005d76:	4632      	mov	r2, r6
 8005d78:	463b      	mov	r3, r7
 8005d7a:	2000      	movs	r0, #0
 8005d7c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8005d80:	f003 f954 	bl	800902c <__aeabi_dsub>
 8005d84:	4602      	mov	r2, r0
 8005d86:	460b      	mov	r3, r1
 8005d88:	4650      	mov	r0, sl
 8005d8a:	4659      	mov	r1, fp
 8005d8c:	f003 fd92 	bl	80098b4 <__aeabi_dcmpgt>
 8005d90:	f8dd c008 	ldr.w	ip, [sp, #8]
 8005d94:	2800      	cmp	r0, #0
 8005d96:	f040 8314 	bne.w	80063c2 <_dtoa_r+0xe2e>
 8005d9a:	f1bc 0f01 	cmp.w	ip, #1
 8005d9e:	f340 80f5 	ble.w	8005f8c <_dtoa_r+0x9f8>
 8005da2:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005da6:	9417      	str	r4, [sp, #92]	; 0x5c
 8005da8:	44e1      	add	r9, ip
 8005daa:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
 8005dae:	46a9      	mov	r9, r5
 8005db0:	e010      	b.n	8005dd4 <_dtoa_r+0x840>
 8005db2:	2100      	movs	r1, #0
 8005db4:	2000      	movs	r0, #0
 8005db6:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8005dba:	f003 f937 	bl	800902c <__aeabi_dsub>
 8005dbe:	4652      	mov	r2, sl
 8005dc0:	465b      	mov	r3, fp
 8005dc2:	f003 fd59 	bl	8009878 <__aeabi_dcmplt>
 8005dc6:	2800      	cmp	r0, #0
 8005dc8:	f040 82f9 	bne.w	80063be <_dtoa_r+0xe2a>
 8005dcc:	9810      	ldr	r0, [sp, #64]	; 0x40
 8005dce:	4581      	cmp	r9, r0
 8005dd0:	f000 80db 	beq.w	8005f8a <_dtoa_r+0x9f6>
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	4650      	mov	r0, sl
 8005dd8:	4659      	mov	r1, fp
 8005dda:	2200      	movs	r2, #0
 8005ddc:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8005de0:	f003 fad8 	bl	8009394 <__aeabi_dmul>
 8005de4:	2300      	movs	r3, #0
 8005de6:	2200      	movs	r2, #0
 8005de8:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8005dec:	4682      	mov	sl, r0
 8005dee:	468b      	mov	fp, r1
 8005df0:	4630      	mov	r0, r6
 8005df2:	4639      	mov	r1, r7
 8005df4:	f003 face 	bl	8009394 <__aeabi_dmul>
 8005df8:	460d      	mov	r5, r1
 8005dfa:	4604      	mov	r4, r0
 8005dfc:	f003 fd64 	bl	80098c8 <__aeabi_d2iz>
 8005e00:	4680      	mov	r8, r0
 8005e02:	f003 fa61 	bl	80092c8 <__aeabi_i2d>
 8005e06:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8005e0a:	fa5f f888 	uxtb.w	r8, r8
 8005e0e:	4602      	mov	r2, r0
 8005e10:	460b      	mov	r3, r1
 8005e12:	4620      	mov	r0, r4
 8005e14:	4629      	mov	r1, r5
 8005e16:	f003 f909 	bl	800902c <__aeabi_dsub>
 8005e1a:	4652      	mov	r2, sl
 8005e1c:	465b      	mov	r3, fp
 8005e1e:	f809 8b01 	strb.w	r8, [r9], #1
 8005e22:	4606      	mov	r6, r0
 8005e24:	460f      	mov	r7, r1
 8005e26:	f003 fd27 	bl	8009878 <__aeabi_dcmplt>
 8005e2a:	4632      	mov	r2, r6
 8005e2c:	463b      	mov	r3, r7
 8005e2e:	2800      	cmp	r0, #0
 8005e30:	d0bf      	beq.n	8005db2 <_dtoa_r+0x81e>
 8005e32:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8005e34:	464d      	mov	r5, r9
 8005e36:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8005e38:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005e3c:	9604      	str	r6, [sp, #16]
 8005e3e:	9508      	str	r5, [sp, #32]
 8005e40:	e658      	b.n	8005af4 <_dtoa_r+0x560>
 8005e42:	2600      	movs	r6, #0
 8005e44:	960d      	str	r6, [sp, #52]	; 0x34
 8005e46:	9825      	ldr	r0, [sp, #148]	; 0x94
 8005e48:	2800      	cmp	r0, #0
 8005e4a:	f340 8233 	ble.w	80062b4 <_dtoa_r+0xd20>
 8005e4e:	280e      	cmp	r0, #14
 8005e50:	bf8c      	ite	hi
 8005e52:	2500      	movhi	r5, #0
 8005e54:	f005 0501 	andls.w	r5, r5, #1
 8005e58:	4607      	mov	r7, r0
 8005e5a:	9014      	str	r0, [sp, #80]	; 0x50
 8005e5c:	9009      	str	r0, [sp, #36]	; 0x24
 8005e5e:	e6cd      	b.n	8005bfc <_dtoa_r+0x668>
 8005e60:	2601      	movs	r6, #1
 8005e62:	960d      	str	r6, [sp, #52]	; 0x34
 8005e64:	e7ef      	b.n	8005e46 <_dtoa_r+0x8b2>
 8005e66:	4640      	mov	r0, r8
 8005e68:	f003 fa2e 	bl	80092c8 <__aeabi_i2d>
 8005e6c:	4632      	mov	r2, r6
 8005e6e:	463b      	mov	r3, r7
 8005e70:	f003 fa90 	bl	8009394 <__aeabi_dmul>
 8005e74:	2300      	movs	r3, #0
 8005e76:	2200      	movs	r2, #0
 8005e78:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8005e7c:	f003 f8d8 	bl	8009030 <__adddf3>
 8005e80:	4680      	mov	r8, r0
 8005e82:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8005e86:	2300      	movs	r3, #0
 8005e88:	4630      	mov	r0, r6
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	f2c4 0314 	movt	r3, #16404	; 0x4014
 8005e90:	4639      	mov	r1, r7
 8005e92:	f003 f8cb 	bl	800902c <__aeabi_dsub>
 8005e96:	4642      	mov	r2, r8
 8005e98:	464b      	mov	r3, r9
 8005e9a:	4682      	mov	sl, r0
 8005e9c:	468b      	mov	fp, r1
 8005e9e:	f003 fd09 	bl	80098b4 <__aeabi_dcmpgt>
 8005ea2:	4606      	mov	r6, r0
 8005ea4:	2800      	cmp	r0, #0
 8005ea6:	f040 80a3 	bne.w	8005ff0 <_dtoa_r+0xa5c>
 8005eaa:	4642      	mov	r2, r8
 8005eac:	4650      	mov	r0, sl
 8005eae:	4659      	mov	r1, fp
 8005eb0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005eb4:	f003 fce0 	bl	8009878 <__aeabi_dcmplt>
 8005eb8:	2800      	cmp	r0, #0
 8005eba:	d067      	beq.n	8005f8c <_dtoa_r+0x9f8>
 8005ebc:	46b0      	mov	r8, r6
 8005ebe:	9925      	ldr	r1, [sp, #148]	; 0x94
 8005ec0:	2500      	movs	r5, #0
 8005ec2:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005ec6:	43c9      	mvns	r1, r1
 8005ec8:	9104      	str	r1, [sp, #16]
 8005eca:	e603      	b.n	8005ad4 <_dtoa_r+0x540>
 8005ecc:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005ece:	2800      	cmp	r0, #0
 8005ed0:	f040 8164 	bne.w	800619c <_dtoa_r+0xc08>
 8005ed4:	2500      	movs	r5, #0
 8005ed6:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8005eda:	f8dd b020 	ldr.w	fp, [sp, #32]
 8005ede:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8005ee2:	e002      	b.n	8005eea <_dtoa_r+0x956>
 8005ee4:	f000 ff24 	bl	8006d30 <__multadd>
 8005ee8:	4681      	mov	r9, r0
 8005eea:	4631      	mov	r1, r6
 8005eec:	4648      	mov	r0, r9
 8005eee:	f7ff faab 	bl	8005448 <quorem>
 8005ef2:	4649      	mov	r1, r9
 8005ef4:	220a      	movs	r2, #10
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	f100 0730 	add.w	r7, r0, #48	; 0x30
 8005efc:	f80b 7005 	strb.w	r7, [fp, r5]
 8005f00:	3501      	adds	r5, #1
 8005f02:	4620      	mov	r0, r4
 8005f04:	4555      	cmp	r5, sl
 8005f06:	dbed      	blt.n	8005ee4 <_dtoa_r+0x950>
 8005f08:	f8dd b020 	ldr.w	fp, [sp, #32]
 8005f0c:	461d      	mov	r5, r3
 8005f0e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005f10:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
 8005f14:	2801      	cmp	r0, #1
 8005f16:	bfac      	ite	ge
 8005f18:	4483      	addge	fp, r0
 8005f1a:	f10b 0b01 	addlt.w	fp, fp, #1
 8005f1e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005f20:	2201      	movs	r2, #1
 8005f22:	4620      	mov	r0, r4
 8005f24:	f001 f8e6 	bl	80070f4 <__lshift>
 8005f28:	4631      	mov	r1, r6
 8005f2a:	900b      	str	r0, [sp, #44]	; 0x2c
 8005f2c:	f001 f93e 	bl	80071ac <__mcmp>
 8005f30:	2800      	cmp	r0, #0
 8005f32:	f340 826f 	ble.w	8006414 <_dtoa_r+0xe80>
 8005f36:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
 8005f3a:	9908      	ldr	r1, [sp, #32]
 8005f3c:	e005      	b.n	8005f4a <_dtoa_r+0x9b6>
 8005f3e:	428b      	cmp	r3, r1
 8005f40:	f000 8228 	beq.w	8006394 <_dtoa_r+0xe00>
 8005f44:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8005f48:	469b      	mov	fp, r3
 8005f4a:	2a39      	cmp	r2, #57	; 0x39
 8005f4c:	f10b 33ff 	add.w	r3, fp, #4294967295
 8005f50:	d0f5      	beq.n	8005f3e <_dtoa_r+0x9aa>
 8005f52:	3201      	adds	r2, #1
 8005f54:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005f58:	701a      	strb	r2, [r3, #0]
 8005f5a:	f8cd b020 	str.w	fp, [sp, #32]
 8005f5e:	e5b9      	b.n	8005ad4 <_dtoa_r+0x540>
 8005f60:	231c      	movs	r3, #28
 8005f62:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 8005f66:	441d      	add	r5, r3
 8005f68:	9806      	ldr	r0, [sp, #24]
 8005f6a:	449e      	add	lr, r3
 8005f6c:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
 8005f70:	4418      	add	r0, r3
 8005f72:	9006      	str	r0, [sp, #24]
 8005f74:	e56f      	b.n	8005a56 <_dtoa_r+0x4c2>
 8005f76:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 8005f7a:	f04f 0802 	mov.w	r8, #2
 8005f7e:	e67b      	b.n	8005c78 <_dtoa_r+0x6e4>
 8005f80:	4629      	mov	r1, r5
 8005f82:	4620      	mov	r0, r4
 8005f84:	f000 feb8 	bl	8006cf8 <_Bfree>
 8005f88:	e5b0      	b.n	8005aec <_dtoa_r+0x558>
 8005f8a:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8005f8c:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 8005f90:	e433      	b.n	80057fa <_dtoa_r+0x266>
 8005f92:	9e04      	ldr	r6, [sp, #16]
 8005f94:	4275      	negs	r5, r6
 8005f96:	2d00      	cmp	r5, #0
 8005f98:	f000 819d 	beq.w	80062d6 <_dtoa_r+0xd42>
 8005f9c:	f005 020f 	and.w	r2, r5, #15
 8005fa0:	f24a 0378 	movw	r3, #41080	; 0xa078
 8005fa4:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005fa8:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8005fac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fb4:	f003 f9ee 	bl	8009394 <__aeabi_dmul>
 8005fb8:	112d      	asrs	r5, r5, #4
 8005fba:	4606      	mov	r6, r0
 8005fbc:	460f      	mov	r7, r1
 8005fbe:	f000 8297 	beq.w	80064f0 <_dtoa_r+0xf5c>
 8005fc2:	f24a 1968 	movw	r9, #41320	; 0xa168
 8005fc6:	f04f 0802 	mov.w	r8, #2
 8005fca:	f6c0 0900 	movt	r9, #2048	; 0x800
 8005fce:	07eb      	lsls	r3, r5, #31
 8005fd0:	4630      	mov	r0, r6
 8005fd2:	4639      	mov	r1, r7
 8005fd4:	d507      	bpl.n	8005fe6 <_dtoa_r+0xa52>
 8005fd6:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005fda:	f108 0801 	add.w	r8, r8, #1
 8005fde:	f003 f9d9 	bl	8009394 <__aeabi_dmul>
 8005fe2:	4606      	mov	r6, r0
 8005fe4:	460f      	mov	r7, r1
 8005fe6:	106d      	asrs	r5, r5, #1
 8005fe8:	f109 0908 	add.w	r9, r9, #8
 8005fec:	d1ef      	bne.n	8005fce <_dtoa_r+0xa3a>
 8005fee:	e660      	b.n	8005cb2 <_dtoa_r+0x71e>
 8005ff0:	2600      	movs	r6, #0
 8005ff2:	46b0      	mov	r8, r6
 8005ff4:	e562      	b.n	8005abc <_dtoa_r+0x528>
 8005ff6:	f10c 3bff 	add.w	fp, ip, #4294967295
 8005ffa:	f24a 0178 	movw	r1, #41080	; 0xa078
 8005ffe:	f6c0 0100 	movt	r1, #2048	; 0x800
 8006002:	9808      	ldr	r0, [sp, #32]
 8006004:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8006008:	4642      	mov	r2, r8
 800600a:	464b      	mov	r3, r9
 800600c:	f100 0a01 	add.w	sl, r0, #1
 8006010:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006014:	f8cd c008 	str.w	ip, [sp, #8]
 8006018:	f003 f9bc 	bl	8009394 <__aeabi_dmul>
 800601c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006020:	4639      	mov	r1, r7
 8006022:	4630      	mov	r0, r6
 8006024:	f003 fc50 	bl	80098c8 <__aeabi_d2iz>
 8006028:	4605      	mov	r5, r0
 800602a:	f003 f94d 	bl	80092c8 <__aeabi_i2d>
 800602e:	3530      	adds	r5, #48	; 0x30
 8006030:	4602      	mov	r2, r0
 8006032:	460b      	mov	r3, r1
 8006034:	4630      	mov	r0, r6
 8006036:	4639      	mov	r1, r7
 8006038:	f002 fff8 	bl	800902c <__aeabi_dsub>
 800603c:	460f      	mov	r7, r1
 800603e:	9908      	ldr	r1, [sp, #32]
 8006040:	4606      	mov	r6, r0
 8006042:	700d      	strb	r5, [r1, #0]
 8006044:	f8dd c008 	ldr.w	ip, [sp, #8]
 8006048:	f1bc 0f01 	cmp.w	ip, #1
 800604c:	d022      	beq.n	8006094 <_dtoa_r+0xb00>
 800604e:	9a08      	ldr	r2, [sp, #32]
 8006050:	4630      	mov	r0, r6
 8006052:	4639      	mov	r1, r7
 8006054:	f102 39ff 	add.w	r9, r2, #4294967295
 8006058:	4615      	mov	r5, r2
 800605a:	44e1      	add	r9, ip
 800605c:	2300      	movs	r3, #0
 800605e:	2200      	movs	r2, #0
 8006060:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8006064:	f003 f996 	bl	8009394 <__aeabi_dmul>
 8006068:	460f      	mov	r7, r1
 800606a:	4606      	mov	r6, r0
 800606c:	f003 fc2c 	bl	80098c8 <__aeabi_d2iz>
 8006070:	4680      	mov	r8, r0
 8006072:	f003 f929 	bl	80092c8 <__aeabi_i2d>
 8006076:	f108 0830 	add.w	r8, r8, #48	; 0x30
 800607a:	4602      	mov	r2, r0
 800607c:	460b      	mov	r3, r1
 800607e:	4630      	mov	r0, r6
 8006080:	4639      	mov	r1, r7
 8006082:	f002 ffd3 	bl	800902c <__aeabi_dsub>
 8006086:	f805 8f01 	strb.w	r8, [r5, #1]!
 800608a:	454d      	cmp	r5, r9
 800608c:	d1e6      	bne.n	800605c <_dtoa_r+0xac8>
 800608e:	4606      	mov	r6, r0
 8006090:	460f      	mov	r7, r1
 8006092:	44da      	add	sl, fp
 8006094:	2300      	movs	r3, #0
 8006096:	2200      	movs	r2, #0
 8006098:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 800609c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80060a0:	f002 ffc6 	bl	8009030 <__adddf3>
 80060a4:	4632      	mov	r2, r6
 80060a6:	463b      	mov	r3, r7
 80060a8:	f003 fbe6 	bl	8009878 <__aeabi_dcmplt>
 80060ac:	2800      	cmp	r0, #0
 80060ae:	f000 8154 	beq.w	800635a <_dtoa_r+0xdc6>
 80060b2:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80060b6:	4652      	mov	r2, sl
 80060b8:	f81a 8c01 	ldrb.w	r8, [sl, #-1]
 80060bc:	f8cd a020 	str.w	sl, [sp, #32]
 80060c0:	e459      	b.n	8005976 <_dtoa_r+0x3e2>
 80060c2:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80060c4:	4631      	mov	r1, r6
 80060c6:	f001 f871 	bl	80071ac <__mcmp>
 80060ca:	2800      	cmp	r0, #0
 80060cc:	f6bf acd8 	bge.w	8005a80 <_dtoa_r+0x4ec>
 80060d0:	f8dd e010 	ldr.w	lr, [sp, #16]
 80060d4:	4620      	mov	r0, r4
 80060d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80060d8:	220a      	movs	r2, #10
 80060da:	2300      	movs	r3, #0
 80060dc:	f10e 3eff 	add.w	lr, lr, #4294967295
 80060e0:	f8cd e010 	str.w	lr, [sp, #16]
 80060e4:	f000 fe24 	bl	8006d30 <__multadd>
 80060e8:	900b      	str	r0, [sp, #44]	; 0x2c
 80060ea:	980d      	ldr	r0, [sp, #52]	; 0x34
 80060ec:	2800      	cmp	r0, #0
 80060ee:	d141      	bne.n	8006174 <_dtoa_r+0xbe0>
 80060f0:	9914      	ldr	r1, [sp, #80]	; 0x50
 80060f2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80060f4:	2900      	cmp	r1, #0
 80060f6:	dc03      	bgt.n	8006100 <_dtoa_r+0xb6c>
 80060f8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80060fa:	2a02      	cmp	r2, #2
 80060fc:	f300 8207 	bgt.w	800650e <_dtoa_r+0xf7a>
 8006100:	9309      	str	r3, [sp, #36]	; 0x24
 8006102:	e6e7      	b.n	8005ed4 <_dtoa_r+0x940>
 8006104:	6933      	ldr	r3, [r6, #16]
 8006106:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800610a:	6918      	ldr	r0, [r3, #16]
 800610c:	f000 fea2 	bl	8006e54 <__hi0bits>
 8006110:	f1c0 0020 	rsb	r0, r0, #32
 8006114:	e48b      	b.n	8005a2e <_dtoa_r+0x49a>
 8006116:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006118:	2e00      	cmp	r6, #0
 800611a:	f040 818b 	bne.w	8006434 <_dtoa_r+0xea0>
 800611e:	2300      	movs	r3, #0
 8006120:	2200      	movs	r2, #0
 8006122:	f2c4 0314 	movt	r3, #16404	; 0x4014
 8006126:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800612a:	f003 f933 	bl	8009394 <__aeabi_dmul>
 800612e:	4652      	mov	r2, sl
 8006130:	465b      	mov	r3, fp
 8006132:	f003 fbb5 	bl	80098a0 <__aeabi_dcmpge>
 8006136:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006138:	46b0      	mov	r8, r6
 800613a:	2800      	cmp	r0, #0
 800613c:	f47f aebf 	bne.w	8005ebe <_dtoa_r+0x92a>
 8006140:	e4bc      	b.n	8005abc <_dtoa_r+0x528>
 8006142:	f1ba 0f00 	cmp.w	sl, #0
 8006146:	f47f ac6c 	bne.w	8005a22 <_dtoa_r+0x48e>
 800614a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800614e:	4657      	mov	r7, sl
 8006150:	2b00      	cmp	r3, #0
 8006152:	f47f ac67 	bne.w	8005a24 <_dtoa_r+0x490>
 8006156:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800615a:	0d3f      	lsrs	r7, r7, #20
 800615c:	053f      	lsls	r7, r7, #20
 800615e:	2f00      	cmp	r7, #0
 8006160:	f43f ac60 	beq.w	8005a24 <_dtoa_r+0x490>
 8006164:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006166:	2701      	movs	r7, #1
 8006168:	9b06      	ldr	r3, [sp, #24]
 800616a:	3201      	adds	r2, #1
 800616c:	920a      	str	r2, [sp, #40]	; 0x28
 800616e:	3301      	adds	r3, #1
 8006170:	9306      	str	r3, [sp, #24]
 8006172:	e457      	b.n	8005a24 <_dtoa_r+0x490>
 8006174:	2300      	movs	r3, #0
 8006176:	4641      	mov	r1, r8
 8006178:	220a      	movs	r2, #10
 800617a:	4620      	mov	r0, r4
 800617c:	f000 fdd8 	bl	8006d30 <__multadd>
 8006180:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006182:	9924      	ldr	r1, [sp, #144]	; 0x90
 8006184:	2a00      	cmp	r2, #0
 8006186:	bfcc      	ite	gt
 8006188:	2300      	movgt	r3, #0
 800618a:	2301      	movle	r3, #1
 800618c:	2902      	cmp	r1, #2
 800618e:	bfd8      	it	le
 8006190:	2300      	movle	r3, #0
 8006192:	4680      	mov	r8, r0
 8006194:	2b00      	cmp	r3, #0
 8006196:	f040 81b6 	bne.w	8006506 <_dtoa_r+0xf72>
 800619a:	9209      	str	r2, [sp, #36]	; 0x24
 800619c:	2d00      	cmp	r5, #0
 800619e:	dd05      	ble.n	80061ac <_dtoa_r+0xc18>
 80061a0:	4641      	mov	r1, r8
 80061a2:	462a      	mov	r2, r5
 80061a4:	4620      	mov	r0, r4
 80061a6:	f000 ffa5 	bl	80070f4 <__lshift>
 80061aa:	4680      	mov	r8, r0
 80061ac:	46c4      	mov	ip, r8
 80061ae:	2f00      	cmp	r7, #0
 80061b0:	f040 8153 	bne.w	800645a <_dtoa_r+0xec6>
 80061b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80061b6:	f00a 0301 	and.w	r3, sl, #1
 80061ba:	9a08      	ldr	r2, [sp, #32]
 80061bc:	4637      	mov	r7, r6
 80061be:	9808      	ldr	r0, [sp, #32]
 80061c0:	46e1      	mov	r9, ip
 80061c2:	440a      	add	r2, r1
 80061c4:	9309      	str	r3, [sp, #36]	; 0x24
 80061c6:	920a      	str	r2, [sp, #40]	; 0x28
 80061c8:	1c45      	adds	r5, r0, #1
 80061ca:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80061cc:	e00a      	b.n	80061e4 <_dtoa_r+0xc50>
 80061ce:	f000 fdaf 	bl	8006d30 <__multadd>
 80061d2:	4649      	mov	r1, r9
 80061d4:	220a      	movs	r2, #10
 80061d6:	2300      	movs	r3, #0
 80061d8:	4680      	mov	r8, r0
 80061da:	4620      	mov	r0, r4
 80061dc:	f000 fda8 	bl	8006d30 <__multadd>
 80061e0:	4681      	mov	r9, r0
 80061e2:	3501      	adds	r5, #1
 80061e4:	4639      	mov	r1, r7
 80061e6:	4630      	mov	r0, r6
 80061e8:	f7ff f92e 	bl	8005448 <quorem>
 80061ec:	4641      	mov	r1, r8
 80061ee:	4682      	mov	sl, r0
 80061f0:	4630      	mov	r0, r6
 80061f2:	f000 ffdb 	bl	80071ac <__mcmp>
 80061f6:	464a      	mov	r2, r9
 80061f8:	4639      	mov	r1, r7
 80061fa:	4683      	mov	fp, r0
 80061fc:	4620      	mov	r0, r4
 80061fe:	f000 fff7 	bl	80071f0 <__mdiff>
 8006202:	f10a 0230 	add.w	r2, sl, #48	; 0x30
 8006206:	9205      	str	r2, [sp, #20]
 8006208:	f105 3eff 	add.w	lr, r5, #4294967295
 800620c:	f8cd e018 	str.w	lr, [sp, #24]
 8006210:	68c2      	ldr	r2, [r0, #12]
 8006212:	4603      	mov	r3, r0
 8006214:	2a00      	cmp	r2, #0
 8006216:	d13e      	bne.n	8006296 <_dtoa_r+0xd02>
 8006218:	4619      	mov	r1, r3
 800621a:	4630      	mov	r0, r6
 800621c:	9302      	str	r3, [sp, #8]
 800621e:	f000 ffc5 	bl	80071ac <__mcmp>
 8006222:	9b02      	ldr	r3, [sp, #8]
 8006224:	4602      	mov	r2, r0
 8006226:	4620      	mov	r0, r4
 8006228:	4619      	mov	r1, r3
 800622a:	9202      	str	r2, [sp, #8]
 800622c:	f000 fd64 	bl	8006cf8 <_Bfree>
 8006230:	9a02      	ldr	r2, [sp, #8]
 8006232:	9824      	ldr	r0, [sp, #144]	; 0x90
 8006234:	4310      	orrs	r0, r2
 8006236:	d103      	bne.n	8006240 <_dtoa_r+0xcac>
 8006238:	9909      	ldr	r1, [sp, #36]	; 0x24
 800623a:	2900      	cmp	r1, #0
 800623c:	f000 814a 	beq.w	80064d4 <_dtoa_r+0xf40>
 8006240:	f1bb 0f00 	cmp.w	fp, #0
 8006244:	f2c0 80c3 	blt.w	80063ce <_dtoa_r+0xe3a>
 8006248:	9924      	ldr	r1, [sp, #144]	; 0x90
 800624a:	ea5b 0101 	orrs.w	r1, fp, r1
 800624e:	d103      	bne.n	8006258 <_dtoa_r+0xcc4>
 8006250:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006252:	2b00      	cmp	r3, #0
 8006254:	f000 80bb 	beq.w	80063ce <_dtoa_r+0xe3a>
 8006258:	2a00      	cmp	r2, #0
 800625a:	f300 811b 	bgt.w	8006494 <_dtoa_r+0xf00>
 800625e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006260:	46ab      	mov	fp, r5
 8006262:	9a05      	ldr	r2, [sp, #20]
 8006264:	429d      	cmp	r5, r3
 8006266:	f805 2c01 	strb.w	r2, [r5, #-1]
 800626a:	f000 8124 	beq.w	80064b6 <_dtoa_r+0xf22>
 800626e:	4631      	mov	r1, r6
 8006270:	220a      	movs	r2, #10
 8006272:	2300      	movs	r3, #0
 8006274:	4620      	mov	r0, r4
 8006276:	f000 fd5b 	bl	8006d30 <__multadd>
 800627a:	45c8      	cmp	r8, r9
 800627c:	4641      	mov	r1, r8
 800627e:	f04f 020a 	mov.w	r2, #10
 8006282:	f04f 0300 	mov.w	r3, #0
 8006286:	4606      	mov	r6, r0
 8006288:	4620      	mov	r0, r4
 800628a:	d1a0      	bne.n	80061ce <_dtoa_r+0xc3a>
 800628c:	f000 fd50 	bl	8006d30 <__multadd>
 8006290:	4680      	mov	r8, r0
 8006292:	4681      	mov	r9, r0
 8006294:	e7a5      	b.n	80061e2 <_dtoa_r+0xc4e>
 8006296:	2201      	movs	r2, #1
 8006298:	e7c5      	b.n	8006226 <_dtoa_r+0xc92>
 800629a:	2601      	movs	r6, #1
 800629c:	960d      	str	r6, [sp, #52]	; 0x34
 800629e:	e49a      	b.n	8005bd6 <_dtoa_r+0x642>
 80062a0:	2e0e      	cmp	r6, #14
 80062a2:	bf8c      	ite	hi
 80062a4:	2200      	movhi	r2, #0
 80062a6:	2201      	movls	r2, #1
 80062a8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80062aa:	2300      	movs	r3, #0
 80062ac:	4015      	ands	r5, r2
 80062ae:	4619      	mov	r1, r3
 80062b0:	6073      	str	r3, [r6, #4]
 80062b2:	e4b3      	b.n	8005c1c <_dtoa_r+0x688>
 80062b4:	2201      	movs	r2, #1
 80062b6:	9225      	str	r2, [sp, #148]	; 0x94
 80062b8:	9214      	str	r2, [sp, #80]	; 0x50
 80062ba:	9209      	str	r2, [sp, #36]	; 0x24
 80062bc:	e7f4      	b.n	80062a8 <_dtoa_r+0xd14>
 80062be:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80062c0:	4620      	mov	r0, r4
 80062c2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80062c4:	f000 feba 	bl	800703c <__pow5mult>
 80062c8:	900b      	str	r0, [sp, #44]	; 0x2c
 80062ca:	f7ff bb98 	b.w	80059fe <_dtoa_r+0x46a>
 80062ce:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80062d2:	9508      	str	r5, [sp, #32]
 80062d4:	e40e      	b.n	8005af4 <_dtoa_r+0x560>
 80062d6:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 80062da:	f04f 0802 	mov.w	r8, #2
 80062de:	e4e8      	b.n	8005cb2 <_dtoa_r+0x71e>
 80062e0:	9e16      	ldr	r6, [sp, #88]	; 0x58
 80062e2:	2130      	movs	r1, #48	; 0x30
 80062e4:	9208      	str	r2, [sp, #32]
 80062e6:	2231      	movs	r2, #49	; 0x31
 80062e8:	3601      	adds	r6, #1
 80062ea:	f889 1000 	strb.w	r1, [r9]
 80062ee:	9604      	str	r6, [sp, #16]
 80062f0:	701a      	strb	r2, [r3, #0]
 80062f2:	f7ff bbff 	b.w	8005af4 <_dtoa_r+0x560>
 80062f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80062f8:	2900      	cmp	r1, #0
 80062fa:	f43f adb4 	beq.w	8005e66 <_dtoa_r+0x8d2>
 80062fe:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006300:	2a00      	cmp	r2, #0
 8006302:	f77f ae43 	ble.w	8005f8c <_dtoa_r+0x9f8>
 8006306:	2300      	movs	r3, #0
 8006308:	2200      	movs	r2, #0
 800630a:	4630      	mov	r0, r6
 800630c:	4639      	mov	r1, r7
 800630e:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8006312:	f003 f83f 	bl	8009394 <__aeabi_dmul>
 8006316:	9b04      	ldr	r3, [sp, #16]
 8006318:	3b01      	subs	r3, #1
 800631a:	9316      	str	r3, [sp, #88]	; 0x58
 800631c:	4606      	mov	r6, r0
 800631e:	f108 0001 	add.w	r0, r8, #1
 8006322:	460f      	mov	r7, r1
 8006324:	f002 ffd0 	bl	80092c8 <__aeabi_i2d>
 8006328:	4602      	mov	r2, r0
 800632a:	460b      	mov	r3, r1
 800632c:	4630      	mov	r0, r6
 800632e:	4639      	mov	r1, r7
 8006330:	f003 f830 	bl	8009394 <__aeabi_dmul>
 8006334:	2300      	movs	r3, #0
 8006336:	2200      	movs	r2, #0
 8006338:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800633c:	f002 fe78 	bl	8009030 <__adddf3>
 8006340:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
 8006344:	4680      	mov	r8, r0
 8006346:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 800634a:	e4d7      	b.n	8005cfc <_dtoa_r+0x768>
 800634c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800634e:	4620      	mov	r0, r4
 8006350:	f000 fe74 	bl	800703c <__pow5mult>
 8006354:	900b      	str	r0, [sp, #44]	; 0x2c
 8006356:	f7ff bb52 	b.w	80059fe <_dtoa_r+0x46a>
 800635a:	2100      	movs	r1, #0
 800635c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006360:	2000      	movs	r0, #0
 8006362:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8006366:	f002 fe61 	bl	800902c <__aeabi_dsub>
 800636a:	4632      	mov	r2, r6
 800636c:	463b      	mov	r3, r7
 800636e:	f003 faa1 	bl	80098b4 <__aeabi_dcmpgt>
 8006372:	2800      	cmp	r0, #0
 8006374:	f43f ae0a 	beq.w	8005f8c <_dtoa_r+0x9f8>
 8006378:	4653      	mov	r3, sl
 800637a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800637e:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8006382:	2a30      	cmp	r2, #48	; 0x30
 8006384:	d0f8      	beq.n	8006378 <_dtoa_r+0xde4>
 8006386:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8006388:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800638c:	9308      	str	r3, [sp, #32]
 800638e:	9604      	str	r6, [sp, #16]
 8006390:	f7ff bbb0 	b.w	8005af4 <_dtoa_r+0x560>
 8006394:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006398:	2331      	movs	r3, #49	; 0x31
 800639a:	9904      	ldr	r1, [sp, #16]
 800639c:	f8cd b020 	str.w	fp, [sp, #32]
 80063a0:	3101      	adds	r1, #1
 80063a2:	f889 3000 	strb.w	r3, [r9]
 80063a6:	9104      	str	r1, [sp, #16]
 80063a8:	f7ff bb94 	b.w	8005ad4 <_dtoa_r+0x540>
 80063ac:	9e15      	ldr	r6, [sp, #84]	; 0x54
 80063ae:	2e00      	cmp	r6, #0
 80063b0:	d069      	beq.n	8006486 <_dtoa_r+0xef2>
 80063b2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80063b6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80063b8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80063ba:	f7ff bbfc 	b.w	8005bb6 <_dtoa_r+0x622>
 80063be:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 80063c0:	464d      	mov	r5, r9
 80063c2:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80063c6:	462a      	mov	r2, r5
 80063c8:	9508      	str	r5, [sp, #32]
 80063ca:	f7ff bad4 	b.w	8005976 <_dtoa_r+0x3e2>
 80063ce:	2a00      	cmp	r2, #0
 80063d0:	960b      	str	r6, [sp, #44]	; 0x2c
 80063d2:	46cc      	mov	ip, r9
 80063d4:	463e      	mov	r6, r7
 80063d6:	9f05      	ldr	r7, [sp, #20]
 80063d8:	dd12      	ble.n	8006400 <_dtoa_r+0xe6c>
 80063da:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80063dc:	2201      	movs	r2, #1
 80063de:	4620      	mov	r0, r4
 80063e0:	f8cd 9008 	str.w	r9, [sp, #8]
 80063e4:	f000 fe86 	bl	80070f4 <__lshift>
 80063e8:	4631      	mov	r1, r6
 80063ea:	900b      	str	r0, [sp, #44]	; 0x2c
 80063ec:	f000 fede 	bl	80071ac <__mcmp>
 80063f0:	f8dd c008 	ldr.w	ip, [sp, #8]
 80063f4:	2800      	cmp	r0, #0
 80063f6:	dd77      	ble.n	80064e8 <_dtoa_r+0xf54>
 80063f8:	2f39      	cmp	r7, #57	; 0x39
 80063fa:	d062      	beq.n	80064c2 <_dtoa_r+0xf2e>
 80063fc:	f10a 0731 	add.w	r7, sl, #49	; 0x31
 8006400:	9b06      	ldr	r3, [sp, #24]
 8006402:	4645      	mov	r5, r8
 8006404:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006408:	46e0      	mov	r8, ip
 800640a:	1c58      	adds	r0, r3, #1
 800640c:	701f      	strb	r7, [r3, #0]
 800640e:	9008      	str	r0, [sp, #32]
 8006410:	f7ff bb60 	b.w	8005ad4 <_dtoa_r+0x540>
 8006414:	d102      	bne.n	800641c <_dtoa_r+0xe88>
 8006416:	07fb      	lsls	r3, r7, #31
 8006418:	f53f ad8d 	bmi.w	8005f36 <_dtoa_r+0x9a2>
 800641c:	465b      	mov	r3, fp
 800641e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006422:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8006426:	2a30      	cmp	r2, #48	; 0x30
 8006428:	d0f8      	beq.n	800641c <_dtoa_r+0xe88>
 800642a:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800642e:	9308      	str	r3, [sp, #32]
 8006430:	f7ff bb50 	b.w	8005ad4 <_dtoa_r+0x540>
 8006434:	2600      	movs	r6, #0
 8006436:	e541      	b.n	8005ebc <_dtoa_r+0x928>
 8006438:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800643c:	4632      	mov	r2, r6
 800643e:	463b      	mov	r3, r7
 8006440:	f003 fa10 	bl	8009864 <__aeabi_dcmpeq>
 8006444:	2800      	cmp	r0, #0
 8006446:	f43f af42 	beq.w	80062ce <_dtoa_r+0xd3a>
 800644a:	f018 0f01 	tst.w	r8, #1
 800644e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006452:	f43f af3e 	beq.w	80062d2 <_dtoa_r+0xd3e>
 8006456:	f7ff ba81 	b.w	800595c <_dtoa_r+0x3c8>
 800645a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800645e:	4620      	mov	r0, r4
 8006460:	f000 fc14 	bl	8006c8c <_Balloc>
 8006464:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8006468:	f108 010c 	add.w	r1, r8, #12
 800646c:	1c9a      	adds	r2, r3, #2
 800646e:	0092      	lsls	r2, r2, #2
 8006470:	4605      	mov	r5, r0
 8006472:	300c      	adds	r0, #12
 8006474:	f000 fbb2 	bl	8006bdc <memcpy>
 8006478:	4620      	mov	r0, r4
 800647a:	4629      	mov	r1, r5
 800647c:	2201      	movs	r2, #1
 800647e:	f000 fe39 	bl	80070f4 <__lshift>
 8006482:	4684      	mov	ip, r0
 8006484:	e696      	b.n	80061b4 <_dtoa_r+0xc20>
 8006486:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006488:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800648a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800648c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006490:	f7ff bb91 	b.w	8005bb6 <_dtoa_r+0x622>
 8006494:	960b      	str	r6, [sp, #44]	; 0x2c
 8006496:	463e      	mov	r6, r7
 8006498:	9f05      	ldr	r7, [sp, #20]
 800649a:	46cc      	mov	ip, r9
 800649c:	2f39      	cmp	r7, #57	; 0x39
 800649e:	d010      	beq.n	80064c2 <_dtoa_r+0xf2e>
 80064a0:	9b06      	ldr	r3, [sp, #24]
 80064a2:	3701      	adds	r7, #1
 80064a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80064a8:	4645      	mov	r5, r8
 80064aa:	1c58      	adds	r0, r3, #1
 80064ac:	46e0      	mov	r8, ip
 80064ae:	701f      	strb	r7, [r3, #0]
 80064b0:	9008      	str	r0, [sp, #32]
 80064b2:	f7ff bb0f 	b.w	8005ad4 <_dtoa_r+0x540>
 80064b6:	960b      	str	r6, [sp, #44]	; 0x2c
 80064b8:	4645      	mov	r5, r8
 80064ba:	463e      	mov	r6, r7
 80064bc:	46c8      	mov	r8, r9
 80064be:	9f05      	ldr	r7, [sp, #20]
 80064c0:	e52d      	b.n	8005f1e <_dtoa_r+0x98a>
 80064c2:	9b06      	ldr	r3, [sp, #24]
 80064c4:	2239      	movs	r2, #57	; 0x39
 80064c6:	4645      	mov	r5, r8
 80064c8:	9908      	ldr	r1, [sp, #32]
 80064ca:	46e0      	mov	r8, ip
 80064cc:	f103 0b01 	add.w	fp, r3, #1
 80064d0:	701a      	strb	r2, [r3, #0]
 80064d2:	e53a      	b.n	8005f4a <_dtoa_r+0x9b6>
 80064d4:	960b      	str	r6, [sp, #44]	; 0x2c
 80064d6:	463e      	mov	r6, r7
 80064d8:	9f05      	ldr	r7, [sp, #20]
 80064da:	46cc      	mov	ip, r9
 80064dc:	2f39      	cmp	r7, #57	; 0x39
 80064de:	d0f0      	beq.n	80064c2 <_dtoa_r+0xf2e>
 80064e0:	f1bb 0f00 	cmp.w	fp, #0
 80064e4:	dc8a      	bgt.n	80063fc <_dtoa_r+0xe68>
 80064e6:	e78b      	b.n	8006400 <_dtoa_r+0xe6c>
 80064e8:	d18a      	bne.n	8006400 <_dtoa_r+0xe6c>
 80064ea:	07fa      	lsls	r2, r7, #31
 80064ec:	d588      	bpl.n	8006400 <_dtoa_r+0xe6c>
 80064ee:	e783      	b.n	80063f8 <_dtoa_r+0xe64>
 80064f0:	f04f 0802 	mov.w	r8, #2
 80064f4:	f7ff bbdd 	b.w	8005cb2 <_dtoa_r+0x71e>
 80064f8:	9e16      	ldr	r6, [sp, #88]	; 0x58
 80064fa:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80064fe:	9508      	str	r5, [sp, #32]
 8006500:	9604      	str	r6, [sp, #16]
 8006502:	f7ff baf7 	b.w	8005af4 <_dtoa_r+0x560>
 8006506:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006508:	9209      	str	r2, [sp, #36]	; 0x24
 800650a:	f7ff bac5 	b.w	8005a98 <_dtoa_r+0x504>
 800650e:	9309      	str	r3, [sp, #36]	; 0x24
 8006510:	f7ff bac2 	b.w	8005a98 <_dtoa_r+0x504>
 8006514:	f43f aa9f 	beq.w	8005a56 <_dtoa_r+0x4c2>
 8006518:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
 800651c:	e521      	b.n	8005f62 <_dtoa_r+0x9ce>
 800651e:	bf00      	nop

08006520 <_setlocale_r>:
 8006520:	b510      	push	{r4, lr}
 8006522:	4614      	mov	r4, r2
 8006524:	b13a      	cbz	r2, 8006536 <_setlocale_r+0x16>
 8006526:	f24a 21f0 	movw	r1, #41712	; 0xa2f0
 800652a:	4610      	mov	r0, r2
 800652c:	f6c0 0100 	movt	r1, #2048	; 0x800
 8006530:	f001 f884 	bl	800763c <strcmp>
 8006534:	b920      	cbnz	r0, 8006540 <_setlocale_r+0x20>
 8006536:	f24a 2098 	movw	r0, #41624	; 0xa298
 800653a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800653e:	bd10      	pop	{r4, pc}
 8006540:	f24a 2198 	movw	r1, #41624	; 0xa298
 8006544:	4620      	mov	r0, r4
 8006546:	f6c0 0100 	movt	r1, #2048	; 0x800
 800654a:	f001 f877 	bl	800763c <strcmp>
 800654e:	2800      	cmp	r0, #0
 8006550:	d0f1      	beq.n	8006536 <_setlocale_r+0x16>
 8006552:	f24a 216c 	movw	r1, #41580	; 0xa26c
 8006556:	4620      	mov	r0, r4
 8006558:	f6c0 0100 	movt	r1, #2048	; 0x800
 800655c:	f001 f86e 	bl	800763c <strcmp>
 8006560:	f24a 2398 	movw	r3, #41624	; 0xa298
 8006564:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006568:	2800      	cmp	r0, #0
 800656a:	bf0c      	ite	eq
 800656c:	4618      	moveq	r0, r3
 800656e:	2000      	movne	r0, #0
 8006570:	bd10      	pop	{r4, pc}
 8006572:	bf00      	nop

08006574 <__locale_charset>:
 8006574:	f240 00f4 	movw	r0, #244	; 0xf4
 8006578:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800657c:	4770      	bx	lr
 800657e:	bf00      	nop

08006580 <__locale_mb_cur_max>:
 8006580:	f240 03f4 	movw	r3, #244	; 0xf4
 8006584:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006588:	6a18      	ldr	r0, [r3, #32]
 800658a:	4770      	bx	lr

0800658c <__locale_msgcharset>:
 800658c:	4800      	ldr	r0, [pc, #0]	; (8006590 <__locale_msgcharset+0x4>)
 800658e:	4770      	bx	lr
 8006590:	20000118 	andcs	r0, r0, r8, lsl r1

08006594 <__locale_cjk_lang>:
 8006594:	2000      	movs	r0, #0
 8006596:	4770      	bx	lr

08006598 <_localeconv_r>:
 8006598:	4800      	ldr	r0, [pc, #0]	; (800659c <_localeconv_r+0x4>)
 800659a:	4770      	bx	lr
 800659c:	20000138 	andcs	r0, r0, r8, lsr r1

080065a0 <setlocale>:
 80065a0:	f240 0300 	movw	r3, #0
 80065a4:	460a      	mov	r2, r1
 80065a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80065aa:	4601      	mov	r1, r0
 80065ac:	6818      	ldr	r0, [r3, #0]
 80065ae:	f7ff bfb7 	b.w	8006520 <_setlocale_r>
 80065b2:	bf00      	nop

080065b4 <localeconv>:
 80065b4:	4800      	ldr	r0, [pc, #0]	; (80065b8 <localeconv+0x4>)
 80065b6:	4770      	bx	lr
 80065b8:	20000138 	andcs	r0, r0, r8, lsr r1

080065bc <malloc>:
 80065bc:	f240 0300 	movw	r3, #0
 80065c0:	4601      	mov	r1, r0
 80065c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80065c6:	6818      	ldr	r0, [r3, #0]
 80065c8:	f000 b808 	b.w	80065dc <_malloc_r>

080065cc <free>:
 80065cc:	f240 0300 	movw	r3, #0
 80065d0:	4601      	mov	r1, r0
 80065d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80065d6:	6818      	ldr	r0, [r3, #0]
 80065d8:	f001 bff2 	b.w	80085c0 <_free_r>

080065dc <_malloc_r>:
 80065dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065e0:	f101 040b 	add.w	r4, r1, #11
 80065e4:	2c16      	cmp	r4, #22
 80065e6:	b083      	sub	sp, #12
 80065e8:	bf8e      	itee	hi
 80065ea:	f024 0407 	bichi.w	r4, r4, #7
 80065ee:	2300      	movls	r3, #0
 80065f0:	2410      	movls	r4, #16
 80065f2:	4607      	mov	r7, r0
 80065f4:	bf88      	it	hi
 80065f6:	0fe3      	lsrhi	r3, r4, #31
 80065f8:	428c      	cmp	r4, r1
 80065fa:	bf2c      	ite	cs
 80065fc:	4619      	movcs	r1, r3
 80065fe:	f043 0101 	orrcc.w	r1, r3, #1
 8006602:	2900      	cmp	r1, #0
 8006604:	f040 80ba 	bne.w	800677c <_malloc_r+0x1a0>
 8006608:	f000 fb3c 	bl	8006c84 <__malloc_lock>
 800660c:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8006610:	d220      	bcs.n	8006654 <_malloc_r+0x78>
 8006612:	f240 1670 	movw	r6, #368	; 0x170
 8006616:	ea4f 0cd4 	mov.w	ip, r4, lsr #3
 800661a:	f2c2 0600 	movt	r6, #8192	; 0x2000
 800661e:	eb06 02cc 	add.w	r2, r6, ip, lsl #3
 8006622:	68d3      	ldr	r3, [r2, #12]
 8006624:	4293      	cmp	r3, r2
 8006626:	f000 81f7 	beq.w	8006a18 <_malloc_r+0x43c>
 800662a:	6859      	ldr	r1, [r3, #4]
 800662c:	f103 0808 	add.w	r8, r3, #8
 8006630:	68da      	ldr	r2, [r3, #12]
 8006632:	4638      	mov	r0, r7
 8006634:	f021 0403 	bic.w	r4, r1, #3
 8006638:	6899      	ldr	r1, [r3, #8]
 800663a:	4423      	add	r3, r4
 800663c:	685c      	ldr	r4, [r3, #4]
 800663e:	60ca      	str	r2, [r1, #12]
 8006640:	f044 0401 	orr.w	r4, r4, #1
 8006644:	6091      	str	r1, [r2, #8]
 8006646:	605c      	str	r4, [r3, #4]
 8006648:	f000 fb1e 	bl	8006c88 <__malloc_unlock>
 800664c:	4640      	mov	r0, r8
 800664e:	b003      	add	sp, #12
 8006650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006654:	ea5f 2c54 	movs.w	ip, r4, lsr #9
 8006658:	bf04      	itt	eq
 800665a:	257e      	moveq	r5, #126	; 0x7e
 800665c:	f04f 0c3f 	moveq.w	ip, #63	; 0x3f
 8006660:	f040 8094 	bne.w	800678c <_malloc_r+0x1b0>
 8006664:	f240 1670 	movw	r6, #368	; 0x170
 8006668:	f2c2 0600 	movt	r6, #8192	; 0x2000
 800666c:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 8006670:	68eb      	ldr	r3, [r5, #12]
 8006672:	429d      	cmp	r5, r3
 8006674:	d106      	bne.n	8006684 <_malloc_r+0xa8>
 8006676:	e00d      	b.n	8006694 <_malloc_r+0xb8>
 8006678:	2a00      	cmp	r2, #0
 800667a:	f280 8164 	bge.w	8006946 <_malloc_r+0x36a>
 800667e:	68db      	ldr	r3, [r3, #12]
 8006680:	429d      	cmp	r5, r3
 8006682:	d007      	beq.n	8006694 <_malloc_r+0xb8>
 8006684:	6859      	ldr	r1, [r3, #4]
 8006686:	f021 0103 	bic.w	r1, r1, #3
 800668a:	1b0a      	subs	r2, r1, r4
 800668c:	2a0f      	cmp	r2, #15
 800668e:	ddf3      	ble.n	8006678 <_malloc_r+0x9c>
 8006690:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006694:	f10c 0c01 	add.w	ip, ip, #1
 8006698:	f240 1270 	movw	r2, #368	; 0x170
 800669c:	6933      	ldr	r3, [r6, #16]
 800669e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80066a2:	f102 0e08 	add.w	lr, r2, #8
 80066a6:	4573      	cmp	r3, lr
 80066a8:	bf08      	it	eq
 80066aa:	6851      	ldreq	r1, [r2, #4]
 80066ac:	d023      	beq.n	80066f6 <_malloc_r+0x11a>
 80066ae:	6858      	ldr	r0, [r3, #4]
 80066b0:	f020 0003 	bic.w	r0, r0, #3
 80066b4:	1b01      	subs	r1, r0, r4
 80066b6:	290f      	cmp	r1, #15
 80066b8:	f300 8192 	bgt.w	80069e0 <_malloc_r+0x404>
 80066bc:	2900      	cmp	r1, #0
 80066be:	f8c2 e014 	str.w	lr, [r2, #20]
 80066c2:	f8c2 e010 	str.w	lr, [r2, #16]
 80066c6:	da6c      	bge.n	80067a2 <_malloc_r+0x1c6>
 80066c8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80066cc:	f080 8161 	bcs.w	8006992 <_malloc_r+0x3b6>
 80066d0:	08c0      	lsrs	r0, r0, #3
 80066d2:	f04f 0801 	mov.w	r8, #1
 80066d6:	6851      	ldr	r1, [r2, #4]
 80066d8:	eb02 05c0 	add.w	r5, r2, r0, lsl #3
 80066dc:	1080      	asrs	r0, r0, #2
 80066de:	fa08 f800 	lsl.w	r8, r8, r0
 80066e2:	ea48 0801 	orr.w	r8, r8, r1
 80066e6:	68a8      	ldr	r0, [r5, #8]
 80066e8:	4641      	mov	r1, r8
 80066ea:	60dd      	str	r5, [r3, #12]
 80066ec:	f8c2 8004 	str.w	r8, [r2, #4]
 80066f0:	6098      	str	r0, [r3, #8]
 80066f2:	60ab      	str	r3, [r5, #8]
 80066f4:	60c3      	str	r3, [r0, #12]
 80066f6:	2201      	movs	r2, #1
 80066f8:	ea4f 03ac 	mov.w	r3, ip, asr #2
 80066fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006700:	428b      	cmp	r3, r1
 8006702:	d85c      	bhi.n	80067be <_malloc_r+0x1e2>
 8006704:	4219      	tst	r1, r3
 8006706:	d10b      	bne.n	8006720 <_malloc_r+0x144>
 8006708:	4093      	lsls	r3, r2
 800670a:	f02c 0c03 	bic.w	ip, ip, #3
 800670e:	4219      	tst	r1, r3
 8006710:	f10c 0c04 	add.w	ip, ip, #4
 8006714:	d104      	bne.n	8006720 <_malloc_r+0x144>
 8006716:	005b      	lsls	r3, r3, #1
 8006718:	f10c 0c04 	add.w	ip, ip, #4
 800671c:	4219      	tst	r1, r3
 800671e:	d0fa      	beq.n	8006716 <_malloc_r+0x13a>
 8006720:	eb06 08cc 	add.w	r8, r6, ip, lsl #3
 8006724:	46e1      	mov	r9, ip
 8006726:	4640      	mov	r0, r8
 8006728:	68c2      	ldr	r2, [r0, #12]
 800672a:	4290      	cmp	r0, r2
 800672c:	d107      	bne.n	800673e <_malloc_r+0x162>
 800672e:	e16b      	b.n	8006a08 <_malloc_r+0x42c>
 8006730:	2900      	cmp	r1, #0
 8006732:	f280 817b 	bge.w	8006a2c <_malloc_r+0x450>
 8006736:	68d2      	ldr	r2, [r2, #12]
 8006738:	4290      	cmp	r0, r2
 800673a:	f000 8165 	beq.w	8006a08 <_malloc_r+0x42c>
 800673e:	6855      	ldr	r5, [r2, #4]
 8006740:	f025 0503 	bic.w	r5, r5, #3
 8006744:	1b29      	subs	r1, r5, r4
 8006746:	290f      	cmp	r1, #15
 8006748:	ddf2      	ble.n	8006730 <_malloc_r+0x154>
 800674a:	4690      	mov	r8, r2
 800674c:	68d5      	ldr	r5, [r2, #12]
 800674e:	4638      	mov	r0, r7
 8006750:	1913      	adds	r3, r2, r4
 8006752:	f858 7f08 	ldr.w	r7, [r8, #8]!
 8006756:	f044 0c01 	orr.w	ip, r4, #1
 800675a:	f041 0401 	orr.w	r4, r1, #1
 800675e:	f8c2 c004 	str.w	ip, [r2, #4]
 8006762:	60fd      	str	r5, [r7, #12]
 8006764:	60af      	str	r7, [r5, #8]
 8006766:	6173      	str	r3, [r6, #20]
 8006768:	6133      	str	r3, [r6, #16]
 800676a:	f8c3 e00c 	str.w	lr, [r3, #12]
 800676e:	f8c3 e008 	str.w	lr, [r3, #8]
 8006772:	605c      	str	r4, [r3, #4]
 8006774:	5059      	str	r1, [r3, r1]
 8006776:	f000 fa87 	bl	8006c88 <__malloc_unlock>
 800677a:	e767      	b.n	800664c <_malloc_r+0x70>
 800677c:	f04f 0800 	mov.w	r8, #0
 8006780:	230c      	movs	r3, #12
 8006782:	6003      	str	r3, [r0, #0]
 8006784:	4640      	mov	r0, r8
 8006786:	b003      	add	sp, #12
 8006788:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800678c:	f1bc 0f04 	cmp.w	ip, #4
 8006790:	f200 80eb 	bhi.w	800696a <_malloc_r+0x38e>
 8006794:	ea4f 1c94 	mov.w	ip, r4, lsr #6
 8006798:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
 800679c:	ea4f 054c 	mov.w	r5, ip, lsl #1
 80067a0:	e760      	b.n	8006664 <_malloc_r+0x88>
 80067a2:	181a      	adds	r2, r3, r0
 80067a4:	f103 0808 	add.w	r8, r3, #8
 80067a8:	4638      	mov	r0, r7
 80067aa:	6853      	ldr	r3, [r2, #4]
 80067ac:	f043 0301 	orr.w	r3, r3, #1
 80067b0:	6053      	str	r3, [r2, #4]
 80067b2:	f000 fa69 	bl	8006c88 <__malloc_unlock>
 80067b6:	4640      	mov	r0, r8
 80067b8:	b003      	add	sp, #12
 80067ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067be:	68b5      	ldr	r5, [r6, #8]
 80067c0:	686b      	ldr	r3, [r5, #4]
 80067c2:	f023 0a03 	bic.w	sl, r3, #3
 80067c6:	4554      	cmp	r4, sl
 80067c8:	d804      	bhi.n	80067d4 <_malloc_r+0x1f8>
 80067ca:	ebc4 030a 	rsb	r3, r4, sl
 80067ce:	2b0f      	cmp	r3, #15
 80067d0:	f300 80a8 	bgt.w	8006924 <_malloc_r+0x348>
 80067d4:	f240 59a0 	movw	r9, #1440	; 0x5a0
 80067d8:	f8d6 1408 	ldr.w	r1, [r6, #1032]	; 0x408
 80067dc:	f2c2 0900 	movt	r9, #8192	; 0x2000
 80067e0:	4638      	mov	r0, r7
 80067e2:	3101      	adds	r1, #1
 80067e4:	eb05 020a 	add.w	r2, r5, sl
 80067e8:	f8d9 3000 	ldr.w	r3, [r9]
 80067ec:	9201      	str	r2, [sp, #4]
 80067ee:	4423      	add	r3, r4
 80067f0:	bf17      	itett	ne
 80067f2:	f503 5380 	addne.w	r3, r3, #4096	; 0x1000
 80067f6:	f103 0b10 	addeq.w	fp, r3, #16
 80067fa:	330f      	addne	r3, #15
 80067fc:	f423 637f 	bicne.w	r3, r3, #4080	; 0xff0
 8006800:	bf18      	it	ne
 8006802:	f023 0b0f 	bicne.w	fp, r3, #15
 8006806:	4659      	mov	r1, fp
 8006808:	f000 ff04 	bl	8007614 <_sbrk_r>
 800680c:	9a01      	ldr	r2, [sp, #4]
 800680e:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006812:	4680      	mov	r8, r0
 8006814:	f000 8120 	beq.w	8006a58 <_malloc_r+0x47c>
 8006818:	4282      	cmp	r2, r0
 800681a:	f200 811a 	bhi.w	8006a52 <_malloc_r+0x476>
 800681e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006822:	4542      	cmp	r2, r8
 8006824:	445b      	add	r3, fp
 8006826:	f8c9 3004 	str.w	r3, [r9, #4]
 800682a:	f000 8165 	beq.w	8006af8 <_malloc_r+0x51c>
 800682e:	f8d6 1408 	ldr.w	r1, [r6, #1032]	; 0x408
 8006832:	f240 1070 	movw	r0, #368	; 0x170
 8006836:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800683a:	3101      	adds	r1, #1
 800683c:	bf17      	itett	ne
 800683e:	ebc2 0208 	rsbne	r2, r2, r8
 8006842:	f8c0 8408 	streq.w	r8, [r0, #1032]	; 0x408
 8006846:	189b      	addne	r3, r3, r2
 8006848:	f8c9 3004 	strne.w	r3, [r9, #4]
 800684c:	f018 0307 	ands.w	r3, r8, #7
 8006850:	4638      	mov	r0, r7
 8006852:	bf1f      	itttt	ne
 8006854:	f1c3 0208 	rsbne	r2, r3, #8
 8006858:	f5c3 5380 	rsbne	r3, r3, #4096	; 0x1000
 800685c:	4490      	addne	r8, r2
 800685e:	f103 0208 	addne.w	r2, r3, #8
 8006862:	eb08 030b 	add.w	r3, r8, fp
 8006866:	bf08      	it	eq
 8006868:	f44f 5280 	moveq.w	r2, #4096	; 0x1000
 800686c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006870:	ebc3 0b02 	rsb	fp, r3, r2
 8006874:	4659      	mov	r1, fp
 8006876:	f000 fecd 	bl	8007614 <_sbrk_r>
 800687a:	f240 52a0 	movw	r2, #1440	; 0x5a0
 800687e:	f8c6 8008 	str.w	r8, [r6, #8]
 8006882:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006886:	1c43      	adds	r3, r0, #1
 8006888:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800688c:	bf15      	itete	ne
 800688e:	ebc8 0100 	rsbne	r1, r8, r0
 8006892:	2101      	moveq	r1, #1
 8006894:	4459      	addne	r1, fp
 8006896:	f04f 0b00 	moveq.w	fp, #0
 800689a:	bf18      	it	ne
 800689c:	f041 0101 	orrne.w	r1, r1, #1
 80068a0:	42b5      	cmp	r5, r6
 80068a2:	445b      	add	r3, fp
 80068a4:	f8c8 1004 	str.w	r1, [r8, #4]
 80068a8:	f8c9 3004 	str.w	r3, [r9, #4]
 80068ac:	d018      	beq.n	80068e0 <_malloc_r+0x304>
 80068ae:	f1ba 0f0f 	cmp.w	sl, #15
 80068b2:	f240 8100 	bls.w	8006ab6 <_malloc_r+0x4da>
 80068b6:	f1aa 000c 	sub.w	r0, sl, #12
 80068ba:	6869      	ldr	r1, [r5, #4]
 80068bc:	f020 0007 	bic.w	r0, r0, #7
 80068c0:	f04f 0c05 	mov.w	ip, #5
 80068c4:	eb05 0e00 	add.w	lr, r5, r0
 80068c8:	280f      	cmp	r0, #15
 80068ca:	f001 0101 	and.w	r1, r1, #1
 80068ce:	ea40 0101 	orr.w	r1, r0, r1
 80068d2:	6069      	str	r1, [r5, #4]
 80068d4:	f8ce c004 	str.w	ip, [lr, #4]
 80068d8:	f8ce c008 	str.w	ip, [lr, #8]
 80068dc:	f200 8118 	bhi.w	8006b10 <_malloc_r+0x534>
 80068e0:	f240 52a0 	movw	r2, #1440	; 0x5a0
 80068e4:	f8d9 102c 	ldr.w	r1, [r9, #44]	; 0x2c
 80068e8:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80068ec:	68b5      	ldr	r5, [r6, #8]
 80068ee:	428b      	cmp	r3, r1
 80068f0:	f8d9 1030 	ldr.w	r1, [r9, #48]	; 0x30
 80068f4:	bf88      	it	hi
 80068f6:	62d3      	strhi	r3, [r2, #44]	; 0x2c
 80068f8:	f240 52a0 	movw	r2, #1440	; 0x5a0
 80068fc:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006900:	428b      	cmp	r3, r1
 8006902:	bf88      	it	hi
 8006904:	6313      	strhi	r3, [r2, #48]	; 0x30
 8006906:	686a      	ldr	r2, [r5, #4]
 8006908:	f022 0203 	bic.w	r2, r2, #3
 800690c:	4294      	cmp	r4, r2
 800690e:	ebc4 0302 	rsb	r3, r4, r2
 8006912:	d801      	bhi.n	8006918 <_malloc_r+0x33c>
 8006914:	2b0f      	cmp	r3, #15
 8006916:	dc05      	bgt.n	8006924 <_malloc_r+0x348>
 8006918:	4638      	mov	r0, r7
 800691a:	f04f 0800 	mov.w	r8, #0
 800691e:	f000 f9b3 	bl	8006c88 <__malloc_unlock>
 8006922:	e693      	b.n	800664c <_malloc_r+0x70>
 8006924:	192a      	adds	r2, r5, r4
 8006926:	f043 0301 	orr.w	r3, r3, #1
 800692a:	4638      	mov	r0, r7
 800692c:	f044 0401 	orr.w	r4, r4, #1
 8006930:	606c      	str	r4, [r5, #4]
 8006932:	f105 0808 	add.w	r8, r5, #8
 8006936:	60b2      	str	r2, [r6, #8]
 8006938:	6053      	str	r3, [r2, #4]
 800693a:	f000 f9a5 	bl	8006c88 <__malloc_unlock>
 800693e:	4640      	mov	r0, r8
 8006940:	b003      	add	sp, #12
 8006942:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006946:	4419      	add	r1, r3
 8006948:	68da      	ldr	r2, [r3, #12]
 800694a:	689c      	ldr	r4, [r3, #8]
 800694c:	4638      	mov	r0, r7
 800694e:	684d      	ldr	r5, [r1, #4]
 8006950:	f103 0808 	add.w	r8, r3, #8
 8006954:	60e2      	str	r2, [r4, #12]
 8006956:	f045 0501 	orr.w	r5, r5, #1
 800695a:	6094      	str	r4, [r2, #8]
 800695c:	604d      	str	r5, [r1, #4]
 800695e:	f000 f993 	bl	8006c88 <__malloc_unlock>
 8006962:	4640      	mov	r0, r8
 8006964:	b003      	add	sp, #12
 8006966:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800696a:	f1bc 0f14 	cmp.w	ip, #20
 800696e:	bf9c      	itt	ls
 8006970:	f10c 0c5b 	addls.w	ip, ip, #91	; 0x5b
 8006974:	ea4f 054c 	movls.w	r5, ip, lsl #1
 8006978:	f67f ae74 	bls.w	8006664 <_malloc_r+0x88>
 800697c:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 8006980:	f200 808f 	bhi.w	8006aa2 <_malloc_r+0x4c6>
 8006984:	ea4f 3c14 	mov.w	ip, r4, lsr #12
 8006988:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
 800698c:	ea4f 054c 	mov.w	r5, ip, lsl #1
 8006990:	e668      	b.n	8006664 <_malloc_r+0x88>
 8006992:	0a42      	lsrs	r2, r0, #9
 8006994:	2a04      	cmp	r2, #4
 8006996:	d958      	bls.n	8006a4a <_malloc_r+0x46e>
 8006998:	2a14      	cmp	r2, #20
 800699a:	bf9c      	itt	ls
 800699c:	f102 015b 	addls.w	r1, r2, #91	; 0x5b
 80069a0:	004d      	lslls	r5, r1, #1
 80069a2:	d905      	bls.n	80069b0 <_malloc_r+0x3d4>
 80069a4:	2a54      	cmp	r2, #84	; 0x54
 80069a6:	f200 80bc 	bhi.w	8006b22 <_malloc_r+0x546>
 80069aa:	0b01      	lsrs	r1, r0, #12
 80069ac:	316e      	adds	r1, #110	; 0x6e
 80069ae:	004d      	lsls	r5, r1, #1
 80069b0:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 80069b4:	f240 1870 	movw	r8, #368	; 0x170
 80069b8:	f2c2 0800 	movt	r8, #8192	; 0x2000
 80069bc:	68aa      	ldr	r2, [r5, #8]
 80069be:	42aa      	cmp	r2, r5
 80069c0:	d07f      	beq.n	8006ac2 <_malloc_r+0x4e6>
 80069c2:	6851      	ldr	r1, [r2, #4]
 80069c4:	f021 0103 	bic.w	r1, r1, #3
 80069c8:	4288      	cmp	r0, r1
 80069ca:	d202      	bcs.n	80069d2 <_malloc_r+0x3f6>
 80069cc:	6892      	ldr	r2, [r2, #8]
 80069ce:	4295      	cmp	r5, r2
 80069d0:	d1f7      	bne.n	80069c2 <_malloc_r+0x3e6>
 80069d2:	68d0      	ldr	r0, [r2, #12]
 80069d4:	6871      	ldr	r1, [r6, #4]
 80069d6:	60d8      	str	r0, [r3, #12]
 80069d8:	609a      	str	r2, [r3, #8]
 80069da:	6083      	str	r3, [r0, #8]
 80069dc:	60d3      	str	r3, [r2, #12]
 80069de:	e68a      	b.n	80066f6 <_malloc_r+0x11a>
 80069e0:	191d      	adds	r5, r3, r4
 80069e2:	f041 0601 	orr.w	r6, r1, #1
 80069e6:	f044 0401 	orr.w	r4, r4, #1
 80069ea:	4638      	mov	r0, r7
 80069ec:	605c      	str	r4, [r3, #4]
 80069ee:	f103 0808 	add.w	r8, r3, #8
 80069f2:	6155      	str	r5, [r2, #20]
 80069f4:	6115      	str	r5, [r2, #16]
 80069f6:	f8c5 e00c 	str.w	lr, [r5, #12]
 80069fa:	f8c5 e008 	str.w	lr, [r5, #8]
 80069fe:	606e      	str	r6, [r5, #4]
 8006a00:	5069      	str	r1, [r5, r1]
 8006a02:	f000 f941 	bl	8006c88 <__malloc_unlock>
 8006a06:	e621      	b.n	800664c <_malloc_r+0x70>
 8006a08:	f109 0901 	add.w	r9, r9, #1
 8006a0c:	3008      	adds	r0, #8
 8006a0e:	f019 0f03 	tst.w	r9, #3
 8006a12:	f47f ae89 	bne.w	8006728 <_malloc_r+0x14c>
 8006a16:	e028      	b.n	8006a6a <_malloc_r+0x48e>
 8006a18:	f103 0208 	add.w	r2, r3, #8
 8006a1c:	695b      	ldr	r3, [r3, #20]
 8006a1e:	429a      	cmp	r2, r3
 8006a20:	bf08      	it	eq
 8006a22:	f10c 0c02 	addeq.w	ip, ip, #2
 8006a26:	f43f ae37 	beq.w	8006698 <_malloc_r+0xbc>
 8006a2a:	e5fe      	b.n	800662a <_malloc_r+0x4e>
 8006a2c:	4690      	mov	r8, r2
 8006a2e:	4415      	add	r5, r2
 8006a30:	68d3      	ldr	r3, [r2, #12]
 8006a32:	4638      	mov	r0, r7
 8006a34:	f858 2f08 	ldr.w	r2, [r8, #8]!
 8006a38:	6869      	ldr	r1, [r5, #4]
 8006a3a:	f041 0101 	orr.w	r1, r1, #1
 8006a3e:	6069      	str	r1, [r5, #4]
 8006a40:	60d3      	str	r3, [r2, #12]
 8006a42:	609a      	str	r2, [r3, #8]
 8006a44:	f000 f920 	bl	8006c88 <__malloc_unlock>
 8006a48:	e600      	b.n	800664c <_malloc_r+0x70>
 8006a4a:	0981      	lsrs	r1, r0, #6
 8006a4c:	3138      	adds	r1, #56	; 0x38
 8006a4e:	004d      	lsls	r5, r1, #1
 8006a50:	e7ae      	b.n	80069b0 <_malloc_r+0x3d4>
 8006a52:	42b5      	cmp	r5, r6
 8006a54:	f43f aee3 	beq.w	800681e <_malloc_r+0x242>
 8006a58:	68b5      	ldr	r5, [r6, #8]
 8006a5a:	686a      	ldr	r2, [r5, #4]
 8006a5c:	f022 0203 	bic.w	r2, r2, #3
 8006a60:	e754      	b.n	800690c <_malloc_r+0x330>
 8006a62:	f8d8 8000 	ldr.w	r8, [r8]
 8006a66:	4590      	cmp	r8, r2
 8006a68:	d16d      	bne.n	8006b46 <_malloc_r+0x56a>
 8006a6a:	f01c 0f03 	tst.w	ip, #3
 8006a6e:	f1a8 0208 	sub.w	r2, r8, #8
 8006a72:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006a76:	d1f4      	bne.n	8006a62 <_malloc_r+0x486>
 8006a78:	6872      	ldr	r2, [r6, #4]
 8006a7a:	ea22 0203 	bic.w	r2, r2, r3
 8006a7e:	6072      	str	r2, [r6, #4]
 8006a80:	005b      	lsls	r3, r3, #1
 8006a82:	4293      	cmp	r3, r2
 8006a84:	f63f ae9b 	bhi.w	80067be <_malloc_r+0x1e2>
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	f43f ae98 	beq.w	80067be <_malloc_r+0x1e2>
 8006a8e:	421a      	tst	r2, r3
 8006a90:	46cc      	mov	ip, r9
 8006a92:	f47f ae45 	bne.w	8006720 <_malloc_r+0x144>
 8006a96:	005b      	lsls	r3, r3, #1
 8006a98:	f10c 0c04 	add.w	ip, ip, #4
 8006a9c:	421a      	tst	r2, r3
 8006a9e:	d0fa      	beq.n	8006a96 <_malloc_r+0x4ba>
 8006aa0:	e63e      	b.n	8006720 <_malloc_r+0x144>
 8006aa2:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 8006aa6:	d818      	bhi.n	8006ada <_malloc_r+0x4fe>
 8006aa8:	ea4f 3cd4 	mov.w	ip, r4, lsr #15
 8006aac:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
 8006ab0:	ea4f 054c 	mov.w	r5, ip, lsl #1
 8006ab4:	e5d6      	b.n	8006664 <_malloc_r+0x88>
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	4645      	mov	r5, r8
 8006aba:	f8c8 3004 	str.w	r3, [r8, #4]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	e724      	b.n	800690c <_malloc_r+0x330>
 8006ac2:	f04f 0901 	mov.w	r9, #1
 8006ac6:	108d      	asrs	r5, r1, #2
 8006ac8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006acc:	4610      	mov	r0, r2
 8006ace:	fa09 f505 	lsl.w	r5, r9, r5
 8006ad2:	4329      	orrs	r1, r5
 8006ad4:	f8c8 1004 	str.w	r1, [r8, #4]
 8006ad8:	e77d      	b.n	80069d6 <_malloc_r+0x3fa>
 8006ada:	f240 5354 	movw	r3, #1364	; 0x554
 8006ade:	459c      	cmp	ip, r3
 8006ae0:	bf95      	itete	ls
 8006ae2:	ea4f 4c94 	movls.w	ip, r4, lsr #18
 8006ae6:	25fc      	movhi	r5, #252	; 0xfc
 8006ae8:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
 8006aec:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
 8006af0:	bf98      	it	ls
 8006af2:	ea4f 054c 	movls.w	r5, ip, lsl #1
 8006af6:	e5b5      	b.n	8006664 <_malloc_r+0x88>
 8006af8:	f3c2 010b 	ubfx	r1, r2, #0, #12
 8006afc:	2900      	cmp	r1, #0
 8006afe:	f47f ae96 	bne.w	800682e <_malloc_r+0x252>
 8006b02:	68b2      	ldr	r2, [r6, #8]
 8006b04:	eb0b 010a 	add.w	r1, fp, sl
 8006b08:	f041 0101 	orr.w	r1, r1, #1
 8006b0c:	6051      	str	r1, [r2, #4]
 8006b0e:	e6e7      	b.n	80068e0 <_malloc_r+0x304>
 8006b10:	f105 0108 	add.w	r1, r5, #8
 8006b14:	4638      	mov	r0, r7
 8006b16:	9201      	str	r2, [sp, #4]
 8006b18:	f001 fd52 	bl	80085c0 <_free_r>
 8006b1c:	9a01      	ldr	r2, [sp, #4]
 8006b1e:	6853      	ldr	r3, [r2, #4]
 8006b20:	e6de      	b.n	80068e0 <_malloc_r+0x304>
 8006b22:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8006b26:	d803      	bhi.n	8006b30 <_malloc_r+0x554>
 8006b28:	0bc1      	lsrs	r1, r0, #15
 8006b2a:	3177      	adds	r1, #119	; 0x77
 8006b2c:	004d      	lsls	r5, r1, #1
 8006b2e:	e73f      	b.n	80069b0 <_malloc_r+0x3d4>
 8006b30:	f240 5154 	movw	r1, #1364	; 0x554
 8006b34:	428a      	cmp	r2, r1
 8006b36:	bf95      	itete	ls
 8006b38:	0c81      	lsrls	r1, r0, #18
 8006b3a:	25fc      	movhi	r5, #252	; 0xfc
 8006b3c:	317c      	addls	r1, #124	; 0x7c
 8006b3e:	217e      	movhi	r1, #126	; 0x7e
 8006b40:	bf98      	it	ls
 8006b42:	004d      	lslls	r5, r1, #1
 8006b44:	e734      	b.n	80069b0 <_malloc_r+0x3d4>
 8006b46:	6872      	ldr	r2, [r6, #4]
 8006b48:	e79a      	b.n	8006a80 <_malloc_r+0x4a4>
 8006b4a:	bf00      	nop

08006b4c <memchr>:
 8006b4c:	0783      	lsls	r3, r0, #30
 8006b4e:	b2c9      	uxtb	r1, r1
 8006b50:	b470      	push	{r4, r5, r6}
 8006b52:	d03f      	beq.n	8006bd4 <memchr+0x88>
 8006b54:	1e54      	subs	r4, r2, #1
 8006b56:	b32a      	cbz	r2, 8006ba4 <memchr+0x58>
 8006b58:	7803      	ldrb	r3, [r0, #0]
 8006b5a:	428b      	cmp	r3, r1
 8006b5c:	d023      	beq.n	8006ba6 <memchr+0x5a>
 8006b5e:	1c43      	adds	r3, r0, #1
 8006b60:	e004      	b.n	8006b6c <memchr+0x20>
 8006b62:	b1fc      	cbz	r4, 8006ba4 <memchr+0x58>
 8006b64:	7805      	ldrb	r5, [r0, #0]
 8006b66:	4614      	mov	r4, r2
 8006b68:	428d      	cmp	r5, r1
 8006b6a:	d01c      	beq.n	8006ba6 <memchr+0x5a>
 8006b6c:	f013 0f03 	tst.w	r3, #3
 8006b70:	4618      	mov	r0, r3
 8006b72:	f104 32ff 	add.w	r2, r4, #4294967295
 8006b76:	f103 0301 	add.w	r3, r3, #1
 8006b7a:	d1f2      	bne.n	8006b62 <memchr+0x16>
 8006b7c:	2c03      	cmp	r4, #3
 8006b7e:	d814      	bhi.n	8006baa <memchr+0x5e>
 8006b80:	1e65      	subs	r5, r4, #1
 8006b82:	b34c      	cbz	r4, 8006bd8 <memchr+0x8c>
 8006b84:	7803      	ldrb	r3, [r0, #0]
 8006b86:	428b      	cmp	r3, r1
 8006b88:	d00d      	beq.n	8006ba6 <memchr+0x5a>
 8006b8a:	1c42      	adds	r2, r0, #1
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	e002      	b.n	8006b96 <memchr+0x4a>
 8006b90:	7804      	ldrb	r4, [r0, #0]
 8006b92:	428c      	cmp	r4, r1
 8006b94:	d007      	beq.n	8006ba6 <memchr+0x5a>
 8006b96:	42ab      	cmp	r3, r5
 8006b98:	4610      	mov	r0, r2
 8006b9a:	f103 0301 	add.w	r3, r3, #1
 8006b9e:	f102 0201 	add.w	r2, r2, #1
 8006ba2:	d1f5      	bne.n	8006b90 <memchr+0x44>
 8006ba4:	2000      	movs	r0, #0
 8006ba6:	bc70      	pop	{r4, r5, r6}
 8006ba8:	4770      	bx	lr
 8006baa:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 8006bae:	4603      	mov	r3, r0
 8006bb0:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	3304      	adds	r3, #4
 8006bb8:	6802      	ldr	r2, [r0, #0]
 8006bba:	4072      	eors	r2, r6
 8006bbc:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
 8006bc0:	ea25 0202 	bic.w	r2, r5, r2
 8006bc4:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8006bc8:	d1da      	bne.n	8006b80 <memchr+0x34>
 8006bca:	3c04      	subs	r4, #4
 8006bcc:	4618      	mov	r0, r3
 8006bce:	2c03      	cmp	r4, #3
 8006bd0:	d8f0      	bhi.n	8006bb4 <memchr+0x68>
 8006bd2:	e7d5      	b.n	8006b80 <memchr+0x34>
 8006bd4:	4614      	mov	r4, r2
 8006bd6:	e7d1      	b.n	8006b7c <memchr+0x30>
 8006bd8:	4620      	mov	r0, r4
 8006bda:	e7e4      	b.n	8006ba6 <memchr+0x5a>

08006bdc <memcpy>:
 8006bdc:	2a0f      	cmp	r2, #15
 8006bde:	b4f0      	push	{r4, r5, r6, r7}
 8006be0:	d945      	bls.n	8006c6e <memcpy+0x92>
 8006be2:	ea40 0301 	orr.w	r3, r0, r1
 8006be6:	079b      	lsls	r3, r3, #30
 8006be8:	d145      	bne.n	8006c76 <memcpy+0x9a>
 8006bea:	f1a2 0710 	sub.w	r7, r2, #16
 8006bee:	460c      	mov	r4, r1
 8006bf0:	4603      	mov	r3, r0
 8006bf2:	093f      	lsrs	r7, r7, #4
 8006bf4:	eb00 1607 	add.w	r6, r0, r7, lsl #4
 8006bf8:	3610      	adds	r6, #16
 8006bfa:	6825      	ldr	r5, [r4, #0]
 8006bfc:	3310      	adds	r3, #16
 8006bfe:	3410      	adds	r4, #16
 8006c00:	f843 5c10 	str.w	r5, [r3, #-16]
 8006c04:	f854 5c0c 	ldr.w	r5, [r4, #-12]
 8006c08:	f843 5c0c 	str.w	r5, [r3, #-12]
 8006c0c:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8006c10:	f843 5c08 	str.w	r5, [r3, #-8]
 8006c14:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8006c18:	f843 5c04 	str.w	r5, [r3, #-4]
 8006c1c:	42b3      	cmp	r3, r6
 8006c1e:	d1ec      	bne.n	8006bfa <memcpy+0x1e>
 8006c20:	1c7b      	adds	r3, r7, #1
 8006c22:	f002 0c0f 	and.w	ip, r2, #15
 8006c26:	f1bc 0f03 	cmp.w	ip, #3
 8006c2a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8006c2e:	4419      	add	r1, r3
 8006c30:	4403      	add	r3, r0
 8006c32:	d922      	bls.n	8006c7a <memcpy+0x9e>
 8006c34:	460e      	mov	r6, r1
 8006c36:	461d      	mov	r5, r3
 8006c38:	4664      	mov	r4, ip
 8006c3a:	f856 7b04 	ldr.w	r7, [r6], #4
 8006c3e:	3c04      	subs	r4, #4
 8006c40:	2c03      	cmp	r4, #3
 8006c42:	f845 7b04 	str.w	r7, [r5], #4
 8006c46:	d8f8      	bhi.n	8006c3a <memcpy+0x5e>
 8006c48:	f1ac 0404 	sub.w	r4, ip, #4
 8006c4c:	f002 0203 	and.w	r2, r2, #3
 8006c50:	f024 0403 	bic.w	r4, r4, #3
 8006c54:	3404      	adds	r4, #4
 8006c56:	4423      	add	r3, r4
 8006c58:	4421      	add	r1, r4
 8006c5a:	b132      	cbz	r2, 8006c6a <memcpy+0x8e>
 8006c5c:	440a      	add	r2, r1
 8006c5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c62:	4291      	cmp	r1, r2
 8006c64:	f803 4b01 	strb.w	r4, [r3], #1
 8006c68:	d1f9      	bne.n	8006c5e <memcpy+0x82>
 8006c6a:	bcf0      	pop	{r4, r5, r6, r7}
 8006c6c:	4770      	bx	lr
 8006c6e:	4603      	mov	r3, r0
 8006c70:	2a00      	cmp	r2, #0
 8006c72:	d1f3      	bne.n	8006c5c <memcpy+0x80>
 8006c74:	e7f9      	b.n	8006c6a <memcpy+0x8e>
 8006c76:	4603      	mov	r3, r0
 8006c78:	e7f0      	b.n	8006c5c <memcpy+0x80>
 8006c7a:	4662      	mov	r2, ip
 8006c7c:	2a00      	cmp	r2, #0
 8006c7e:	d1ed      	bne.n	8006c5c <memcpy+0x80>
 8006c80:	e7f3      	b.n	8006c6a <memcpy+0x8e>
 8006c82:	bf00      	nop

08006c84 <__malloc_lock>:
 8006c84:	4770      	bx	lr
 8006c86:	bf00      	nop

08006c88 <__malloc_unlock>:
 8006c88:	4770      	bx	lr
 8006c8a:	bf00      	nop

08006c8c <_Balloc>:
 8006c8c:	b570      	push	{r4, r5, r6, lr}
 8006c8e:	4606      	mov	r6, r0
 8006c90:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006c92:	460d      	mov	r5, r1
 8006c94:	b164      	cbz	r4, 8006cb0 <_Balloc+0x24>
 8006c96:	68e2      	ldr	r2, [r4, #12]
 8006c98:	b19a      	cbz	r2, 8006cc2 <_Balloc+0x36>
 8006c9a:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
 8006c9e:	b1e3      	cbz	r3, 8006cda <_Balloc+0x4e>
 8006ca0:	6819      	ldr	r1, [r3, #0]
 8006ca2:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	4618      	mov	r0, r3
 8006caa:	611a      	str	r2, [r3, #16]
 8006cac:	60da      	str	r2, [r3, #12]
 8006cae:	bd70      	pop	{r4, r5, r6, pc}
 8006cb0:	2010      	movs	r0, #16
 8006cb2:	f7ff fc83 	bl	80065bc <malloc>
 8006cb6:	6270      	str	r0, [r6, #36]	; 0x24
 8006cb8:	6044      	str	r4, [r0, #4]
 8006cba:	6084      	str	r4, [r0, #8]
 8006cbc:	6004      	str	r4, [r0, #0]
 8006cbe:	60c4      	str	r4, [r0, #12]
 8006cc0:	4604      	mov	r4, r0
 8006cc2:	2221      	movs	r2, #33	; 0x21
 8006cc4:	4630      	mov	r0, r6
 8006cc6:	2104      	movs	r1, #4
 8006cc8:	f001 fbf6 	bl	80084b8 <_calloc_r>
 8006ccc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006cce:	60e0      	str	r0, [r4, #12]
 8006cd0:	68da      	ldr	r2, [r3, #12]
 8006cd2:	2a00      	cmp	r2, #0
 8006cd4:	d1e1      	bne.n	8006c9a <_Balloc+0xe>
 8006cd6:	2000      	movs	r0, #0
 8006cd8:	bd70      	pop	{r4, r5, r6, pc}
 8006cda:	2301      	movs	r3, #1
 8006cdc:	4630      	mov	r0, r6
 8006cde:	4619      	mov	r1, r3
 8006ce0:	fa03 f405 	lsl.w	r4, r3, r5
 8006ce4:	1d62      	adds	r2, r4, #5
 8006ce6:	0092      	lsls	r2, r2, #2
 8006ce8:	f001 fbe6 	bl	80084b8 <_calloc_r>
 8006cec:	4603      	mov	r3, r0
 8006cee:	2800      	cmp	r0, #0
 8006cf0:	d0f1      	beq.n	8006cd6 <_Balloc+0x4a>
 8006cf2:	6045      	str	r5, [r0, #4]
 8006cf4:	6084      	str	r4, [r0, #8]
 8006cf6:	e7d6      	b.n	8006ca6 <_Balloc+0x1a>

08006cf8 <_Bfree>:
 8006cf8:	b530      	push	{r4, r5, lr}
 8006cfa:	4604      	mov	r4, r0
 8006cfc:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006cfe:	b083      	sub	sp, #12
 8006d00:	b155      	cbz	r5, 8006d18 <_Bfree+0x20>
 8006d02:	b139      	cbz	r1, 8006d14 <_Bfree+0x1c>
 8006d04:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d06:	684a      	ldr	r2, [r1, #4]
 8006d08:	68db      	ldr	r3, [r3, #12]
 8006d0a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8006d0e:	6008      	str	r0, [r1, #0]
 8006d10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8006d14:	b003      	add	sp, #12
 8006d16:	bd30      	pop	{r4, r5, pc}
 8006d18:	2010      	movs	r0, #16
 8006d1a:	9101      	str	r1, [sp, #4]
 8006d1c:	f7ff fc4e 	bl	80065bc <malloc>
 8006d20:	9901      	ldr	r1, [sp, #4]
 8006d22:	6260      	str	r0, [r4, #36]	; 0x24
 8006d24:	6045      	str	r5, [r0, #4]
 8006d26:	6085      	str	r5, [r0, #8]
 8006d28:	6005      	str	r5, [r0, #0]
 8006d2a:	60c5      	str	r5, [r0, #12]
 8006d2c:	e7e9      	b.n	8006d02 <_Bfree+0xa>
 8006d2e:	bf00      	nop

08006d30 <__multadd>:
 8006d30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d34:	4688      	mov	r8, r1
 8006d36:	f8d1 a010 	ldr.w	sl, [r1, #16]
 8006d3a:	b082      	sub	sp, #8
 8006d3c:	4681      	mov	r9, r0
 8006d3e:	f101 0514 	add.w	r5, r1, #20
 8006d42:	2400      	movs	r4, #0
 8006d44:	682f      	ldr	r7, [r5, #0]
 8006d46:	3401      	adds	r4, #1
 8006d48:	45a2      	cmp	sl, r4
 8006d4a:	b2be      	uxth	r6, r7
 8006d4c:	ea4f 4717 	mov.w	r7, r7, lsr #16
 8006d50:	fb02 3606 	mla	r6, r2, r6, r3
 8006d54:	fb02 f307 	mul.w	r3, r2, r7
 8006d58:	eb03 4316 	add.w	r3, r3, r6, lsr #16
 8006d5c:	b2b6      	uxth	r6, r6
 8006d5e:	eb06 4603 	add.w	r6, r6, r3, lsl #16
 8006d62:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8006d66:	f845 6b04 	str.w	r6, [r5], #4
 8006d6a:	dceb      	bgt.n	8006d44 <__multadd+0x14>
 8006d6c:	b153      	cbz	r3, 8006d84 <__multadd+0x54>
 8006d6e:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8006d72:	4592      	cmp	sl, r2
 8006d74:	da0a      	bge.n	8006d8c <__multadd+0x5c>
 8006d76:	eb08 018a 	add.w	r1, r8, sl, lsl #2
 8006d7a:	f10a 0201 	add.w	r2, sl, #1
 8006d7e:	614b      	str	r3, [r1, #20]
 8006d80:	f8c8 2010 	str.w	r2, [r8, #16]
 8006d84:	4640      	mov	r0, r8
 8006d86:	b002      	add	sp, #8
 8006d88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d8c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006d90:	4648      	mov	r0, r9
 8006d92:	9301      	str	r3, [sp, #4]
 8006d94:	3101      	adds	r1, #1
 8006d96:	f7ff ff79 	bl	8006c8c <_Balloc>
 8006d9a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006d9e:	f108 010c 	add.w	r1, r8, #12
 8006da2:	3202      	adds	r2, #2
 8006da4:	0092      	lsls	r2, r2, #2
 8006da6:	4604      	mov	r4, r0
 8006da8:	300c      	adds	r0, #12
 8006daa:	f7ff ff17 	bl	8006bdc <memcpy>
 8006dae:	4641      	mov	r1, r8
 8006db0:	4648      	mov	r0, r9
 8006db2:	46a0      	mov	r8, r4
 8006db4:	f7ff ffa0 	bl	8006cf8 <_Bfree>
 8006db8:	9b01      	ldr	r3, [sp, #4]
 8006dba:	e7dc      	b.n	8006d76 <__multadd+0x46>

08006dbc <__s2b>:
 8006dbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006dc0:	4699      	mov	r9, r3
 8006dc2:	f648 6339 	movw	r3, #36409	; 0x8e39
 8006dc6:	f109 0508 	add.w	r5, r9, #8
 8006dca:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
 8006dce:	460c      	mov	r4, r1
 8006dd0:	4607      	mov	r7, r0
 8006dd2:	4690      	mov	r8, r2
 8006dd4:	fb83 1305 	smull	r1, r3, r3, r5
 8006dd8:	17ed      	asrs	r5, r5, #31
 8006dda:	9e08      	ldr	r6, [sp, #32]
 8006ddc:	ebc5 0363 	rsb	r3, r5, r3, asr #1
 8006de0:	2b01      	cmp	r3, #1
 8006de2:	dd35      	ble.n	8006e50 <__s2b+0x94>
 8006de4:	2501      	movs	r5, #1
 8006de6:	2100      	movs	r1, #0
 8006de8:	006d      	lsls	r5, r5, #1
 8006dea:	3101      	adds	r1, #1
 8006dec:	42ab      	cmp	r3, r5
 8006dee:	dcfb      	bgt.n	8006de8 <__s2b+0x2c>
 8006df0:	4638      	mov	r0, r7
 8006df2:	f7ff ff4b 	bl	8006c8c <_Balloc>
 8006df6:	f1b8 0f09 	cmp.w	r8, #9
 8006dfa:	f04f 0301 	mov.w	r3, #1
 8006dfe:	bfdc      	itt	le
 8006e00:	340a      	addle	r4, #10
 8006e02:	f04f 0809 	movle.w	r8, #9
 8006e06:	6146      	str	r6, [r0, #20]
 8006e08:	6103      	str	r3, [r0, #16]
 8006e0a:	dd10      	ble.n	8006e2e <__s2b+0x72>
 8006e0c:	f104 0609 	add.w	r6, r4, #9
 8006e10:	4444      	add	r4, r8
 8006e12:	4635      	mov	r5, r6
 8006e14:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006e18:	4601      	mov	r1, r0
 8006e1a:	220a      	movs	r2, #10
 8006e1c:	4638      	mov	r0, r7
 8006e1e:	3b30      	subs	r3, #48	; 0x30
 8006e20:	f7ff ff86 	bl	8006d30 <__multadd>
 8006e24:	42a5      	cmp	r5, r4
 8006e26:	d1f5      	bne.n	8006e14 <__s2b+0x58>
 8006e28:	eb06 0408 	add.w	r4, r6, r8
 8006e2c:	3c08      	subs	r4, #8
 8006e2e:	45c1      	cmp	r9, r8
 8006e30:	dd0c      	ble.n	8006e4c <__s2b+0x90>
 8006e32:	ebc8 0809 	rsb	r8, r8, r9
 8006e36:	44a0      	add	r8, r4
 8006e38:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006e3c:	4601      	mov	r1, r0
 8006e3e:	220a      	movs	r2, #10
 8006e40:	4638      	mov	r0, r7
 8006e42:	3b30      	subs	r3, #48	; 0x30
 8006e44:	f7ff ff74 	bl	8006d30 <__multadd>
 8006e48:	4544      	cmp	r4, r8
 8006e4a:	d1f5      	bne.n	8006e38 <__s2b+0x7c>
 8006e4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e50:	2100      	movs	r1, #0
 8006e52:	e7cd      	b.n	8006df0 <__s2b+0x34>

08006e54 <__hi0bits>:
 8006e54:	0c03      	lsrs	r3, r0, #16
 8006e56:	bf06      	itte	eq
 8006e58:	0400      	lsleq	r0, r0, #16
 8006e5a:	2310      	moveq	r3, #16
 8006e5c:	2300      	movne	r3, #0
 8006e5e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006e62:	bf04      	itt	eq
 8006e64:	0200      	lsleq	r0, r0, #8
 8006e66:	3308      	addeq	r3, #8
 8006e68:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006e6c:	bf04      	itt	eq
 8006e6e:	0100      	lsleq	r0, r0, #4
 8006e70:	3304      	addeq	r3, #4
 8006e72:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006e76:	bf04      	itt	eq
 8006e78:	0080      	lsleq	r0, r0, #2
 8006e7a:	3302      	addeq	r3, #2
 8006e7c:	2800      	cmp	r0, #0
 8006e7e:	db05      	blt.n	8006e8c <__hi0bits+0x38>
 8006e80:	0042      	lsls	r2, r0, #1
 8006e82:	d401      	bmi.n	8006e88 <__hi0bits+0x34>
 8006e84:	2020      	movs	r0, #32
 8006e86:	4770      	bx	lr
 8006e88:	1c58      	adds	r0, r3, #1
 8006e8a:	4770      	bx	lr
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	4770      	bx	lr

08006e90 <__lo0bits>:
 8006e90:	6803      	ldr	r3, [r0, #0]
 8006e92:	4602      	mov	r2, r0
 8006e94:	f013 0007 	ands.w	r0, r3, #7
 8006e98:	d009      	beq.n	8006eae <__lo0bits+0x1e>
 8006e9a:	07d9      	lsls	r1, r3, #31
 8006e9c:	d421      	bmi.n	8006ee2 <__lo0bits+0x52>
 8006e9e:	0798      	lsls	r0, r3, #30
 8006ea0:	bf4b      	itete	mi
 8006ea2:	085b      	lsrmi	r3, r3, #1
 8006ea4:	089b      	lsrpl	r3, r3, #2
 8006ea6:	2001      	movmi	r0, #1
 8006ea8:	2002      	movpl	r0, #2
 8006eaa:	6013      	str	r3, [r2, #0]
 8006eac:	4770      	bx	lr
 8006eae:	b299      	uxth	r1, r3
 8006eb0:	b909      	cbnz	r1, 8006eb6 <__lo0bits+0x26>
 8006eb2:	0c1b      	lsrs	r3, r3, #16
 8006eb4:	2010      	movs	r0, #16
 8006eb6:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006eba:	bf04      	itt	eq
 8006ebc:	0a1b      	lsreq	r3, r3, #8
 8006ebe:	3008      	addeq	r0, #8
 8006ec0:	0719      	lsls	r1, r3, #28
 8006ec2:	bf04      	itt	eq
 8006ec4:	091b      	lsreq	r3, r3, #4
 8006ec6:	3004      	addeq	r0, #4
 8006ec8:	0799      	lsls	r1, r3, #30
 8006eca:	bf04      	itt	eq
 8006ecc:	089b      	lsreq	r3, r3, #2
 8006ece:	3002      	addeq	r0, #2
 8006ed0:	07d9      	lsls	r1, r3, #31
 8006ed2:	d404      	bmi.n	8006ede <__lo0bits+0x4e>
 8006ed4:	085b      	lsrs	r3, r3, #1
 8006ed6:	d101      	bne.n	8006edc <__lo0bits+0x4c>
 8006ed8:	2020      	movs	r0, #32
 8006eda:	4770      	bx	lr
 8006edc:	3001      	adds	r0, #1
 8006ede:	6013      	str	r3, [r2, #0]
 8006ee0:	4770      	bx	lr
 8006ee2:	2000      	movs	r0, #0
 8006ee4:	4770      	bx	lr
 8006ee6:	bf00      	nop

08006ee8 <__i2b>:
 8006ee8:	b510      	push	{r4, lr}
 8006eea:	460c      	mov	r4, r1
 8006eec:	2101      	movs	r1, #1
 8006eee:	f7ff fecd 	bl	8006c8c <_Balloc>
 8006ef2:	2201      	movs	r2, #1
 8006ef4:	6144      	str	r4, [r0, #20]
 8006ef6:	6102      	str	r2, [r0, #16]
 8006ef8:	bd10      	pop	{r4, pc}
 8006efa:	bf00      	nop

08006efc <__multiply>:
 8006efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f00:	460c      	mov	r4, r1
 8006f02:	690e      	ldr	r6, [r1, #16]
 8006f04:	b085      	sub	sp, #20
 8006f06:	6915      	ldr	r5, [r2, #16]
 8006f08:	4693      	mov	fp, r2
 8006f0a:	42ae      	cmp	r6, r5
 8006f0c:	da04      	bge.n	8006f18 <__multiply+0x1c>
 8006f0e:	4632      	mov	r2, r6
 8006f10:	465c      	mov	r4, fp
 8006f12:	462e      	mov	r6, r5
 8006f14:	468b      	mov	fp, r1
 8006f16:	4615      	mov	r5, r2
 8006f18:	68a3      	ldr	r3, [r4, #8]
 8006f1a:	eb06 0905 	add.w	r9, r6, r5
 8006f1e:	6861      	ldr	r1, [r4, #4]
 8006f20:	4599      	cmp	r9, r3
 8006f22:	bfc8      	it	gt
 8006f24:	3101      	addgt	r1, #1
 8006f26:	f7ff feb1 	bl	8006c8c <_Balloc>
 8006f2a:	f100 0a14 	add.w	sl, r0, #20
 8006f2e:	9002      	str	r0, [sp, #8]
 8006f30:	eb0a 0189 	add.w	r1, sl, r9, lsl #2
 8006f34:	9101      	str	r1, [sp, #4]
 8006f36:	458a      	cmp	sl, r1
 8006f38:	d206      	bcs.n	8006f48 <__multiply+0x4c>
 8006f3a:	9a01      	ldr	r2, [sp, #4]
 8006f3c:	4653      	mov	r3, sl
 8006f3e:	2000      	movs	r0, #0
 8006f40:	f843 0b04 	str.w	r0, [r3], #4
 8006f44:	429a      	cmp	r2, r3
 8006f46:	d8fb      	bhi.n	8006f40 <__multiply+0x44>
 8006f48:	f10b 0b14 	add.w	fp, fp, #20
 8006f4c:	3414      	adds	r4, #20
 8006f4e:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 8006f52:	9400      	str	r4, [sp, #0]
 8006f54:	45ab      	cmp	fp, r5
 8006f56:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8006f5a:	bf3c      	itt	cc
 8006f5c:	f8cd 900c 	strcc.w	r9, [sp, #12]
 8006f60:	46a9      	movcc	r9, r5
 8006f62:	d254      	bcs.n	800700e <__multiply+0x112>
 8006f64:	f85b 3b04 	ldr.w	r3, [fp], #4
 8006f68:	b29c      	uxth	r4, r3
 8006f6a:	2c00      	cmp	r4, #0
 8006f6c:	d064      	beq.n	8007038 <__multiply+0x13c>
 8006f6e:	9900      	ldr	r1, [sp, #0]
 8006f70:	4652      	mov	r2, sl
 8006f72:	2500      	movs	r5, #0
 8006f74:	46a4      	mov	ip, r4
 8006f76:	e000      	b.n	8006f7a <__multiply+0x7e>
 8006f78:	461a      	mov	r2, r3
 8006f7a:	f851 4b04 	ldr.w	r4, [r1], #4
 8006f7e:	4613      	mov	r3, r2
 8006f80:	6817      	ldr	r7, [r2, #0]
 8006f82:	428e      	cmp	r6, r1
 8006f84:	fa1f f884 	uxth.w	r8, r4
 8006f88:	ea4f 4414 	mov.w	r4, r4, lsr #16
 8006f8c:	b2b8      	uxth	r0, r7
 8006f8e:	ea4f 4717 	mov.w	r7, r7, lsr #16
 8006f92:	fb0c 0808 	mla	r8, ip, r8, r0
 8006f96:	fb0c 7004 	mla	r0, ip, r4, r7
 8006f9a:	4445      	add	r5, r8
 8006f9c:	eb00 4015 	add.w	r0, r0, r5, lsr #16
 8006fa0:	b2ad      	uxth	r5, r5
 8006fa2:	ea45 4400 	orr.w	r4, r5, r0, lsl #16
 8006fa6:	ea4f 4510 	mov.w	r5, r0, lsr #16
 8006faa:	f843 4b04 	str.w	r4, [r3], #4
 8006fae:	d8e3      	bhi.n	8006f78 <__multiply+0x7c>
 8006fb0:	6055      	str	r5, [r2, #4]
 8006fb2:	f85b 4c04 	ldr.w	r4, [fp, #-4]
 8006fb6:	0c24      	lsrs	r4, r4, #16
 8006fb8:	d023      	beq.n	8007002 <__multiply+0x106>
 8006fba:	f8da 1000 	ldr.w	r1, [sl]
 8006fbe:	4650      	mov	r0, sl
 8006fc0:	9b00      	ldr	r3, [sp, #0]
 8006fc2:	2700      	movs	r7, #0
 8006fc4:	460d      	mov	r5, r1
 8006fc6:	e000      	b.n	8006fca <__multiply+0xce>
 8006fc8:	4610      	mov	r0, r2
 8006fca:	f8b3 c000 	ldrh.w	ip, [r3]
 8006fce:	0c2d      	lsrs	r5, r5, #16
 8006fd0:	4602      	mov	r2, r0
 8006fd2:	b289      	uxth	r1, r1
 8006fd4:	fb04 550c 	mla	r5, r4, ip, r5
 8006fd8:	442f      	add	r7, r5
 8006fda:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 8006fde:	f842 1b04 	str.w	r1, [r2], #4
 8006fe2:	6841      	ldr	r1, [r0, #4]
 8006fe4:	f853 cb04 	ldr.w	ip, [r3], #4
 8006fe8:	460d      	mov	r5, r1
 8006fea:	b289      	uxth	r1, r1
 8006fec:	429e      	cmp	r6, r3
 8006fee:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006ff2:	fb04 110c 	mla	r1, r4, ip, r1
 8006ff6:	eb01 4117 	add.w	r1, r1, r7, lsr #16
 8006ffa:	ea4f 4711 	mov.w	r7, r1, lsr #16
 8006ffe:	d8e3      	bhi.n	8006fc8 <__multiply+0xcc>
 8007000:	6041      	str	r1, [r0, #4]
 8007002:	45d9      	cmp	r9, fp
 8007004:	f10a 0a04 	add.w	sl, sl, #4
 8007008:	d8ac      	bhi.n	8006f64 <__multiply+0x68>
 800700a:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800700e:	f1b9 0f00 	cmp.w	r9, #0
 8007012:	dd0a      	ble.n	800702a <__multiply+0x12e>
 8007014:	9b01      	ldr	r3, [sp, #4]
 8007016:	3b04      	subs	r3, #4
 8007018:	681a      	ldr	r2, [r3, #0]
 800701a:	b11a      	cbz	r2, 8007024 <__multiply+0x128>
 800701c:	e005      	b.n	800702a <__multiply+0x12e>
 800701e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007022:	b912      	cbnz	r2, 800702a <__multiply+0x12e>
 8007024:	f1b9 0901 	subs.w	r9, r9, #1
 8007028:	d1f9      	bne.n	800701e <__multiply+0x122>
 800702a:	9902      	ldr	r1, [sp, #8]
 800702c:	4608      	mov	r0, r1
 800702e:	f8c1 9010 	str.w	r9, [r1, #16]
 8007032:	b005      	add	sp, #20
 8007034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007038:	461c      	mov	r4, r3
 800703a:	e7bc      	b.n	8006fb6 <__multiply+0xba>

0800703c <__pow5mult>:
 800703c:	f012 0303 	ands.w	r3, r2, #3
 8007040:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007044:	4614      	mov	r4, r2
 8007046:	b083      	sub	sp, #12
 8007048:	4607      	mov	r7, r0
 800704a:	460e      	mov	r6, r1
 800704c:	d12b      	bne.n	80070a6 <__pow5mult+0x6a>
 800704e:	10a4      	asrs	r4, r4, #2
 8007050:	d01c      	beq.n	800708c <__pow5mult+0x50>
 8007052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007054:	2b00      	cmp	r3, #0
 8007056:	d032      	beq.n	80070be <__pow5mult+0x82>
 8007058:	689d      	ldr	r5, [r3, #8]
 800705a:	2d00      	cmp	r5, #0
 800705c:	d03a      	beq.n	80070d4 <__pow5mult+0x98>
 800705e:	f04f 0900 	mov.w	r9, #0
 8007062:	e004      	b.n	800706e <__pow5mult+0x32>
 8007064:	1064      	asrs	r4, r4, #1
 8007066:	d011      	beq.n	800708c <__pow5mult+0x50>
 8007068:	6828      	ldr	r0, [r5, #0]
 800706a:	b198      	cbz	r0, 8007094 <__pow5mult+0x58>
 800706c:	4605      	mov	r5, r0
 800706e:	07e0      	lsls	r0, r4, #31
 8007070:	d5f8      	bpl.n	8007064 <__pow5mult+0x28>
 8007072:	4631      	mov	r1, r6
 8007074:	462a      	mov	r2, r5
 8007076:	4638      	mov	r0, r7
 8007078:	f7ff ff40 	bl	8006efc <__multiply>
 800707c:	4631      	mov	r1, r6
 800707e:	4680      	mov	r8, r0
 8007080:	4638      	mov	r0, r7
 8007082:	f7ff fe39 	bl	8006cf8 <_Bfree>
 8007086:	1064      	asrs	r4, r4, #1
 8007088:	4646      	mov	r6, r8
 800708a:	d1ed      	bne.n	8007068 <__pow5mult+0x2c>
 800708c:	4630      	mov	r0, r6
 800708e:	b003      	add	sp, #12
 8007090:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007094:	4638      	mov	r0, r7
 8007096:	4629      	mov	r1, r5
 8007098:	462a      	mov	r2, r5
 800709a:	f7ff ff2f 	bl	8006efc <__multiply>
 800709e:	6028      	str	r0, [r5, #0]
 80070a0:	f8c0 9000 	str.w	r9, [r0]
 80070a4:	e7e2      	b.n	800706c <__pow5mult+0x30>
 80070a6:	f24a 0268 	movw	r2, #41064	; 0xa068
 80070aa:	1e5d      	subs	r5, r3, #1
 80070ac:	f6c0 0200 	movt	r2, #2048	; 0x800
 80070b0:	2300      	movs	r3, #0
 80070b2:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 80070b6:	f7ff fe3b 	bl	8006d30 <__multadd>
 80070ba:	4606      	mov	r6, r0
 80070bc:	e7c7      	b.n	800704e <__pow5mult+0x12>
 80070be:	2010      	movs	r0, #16
 80070c0:	9301      	str	r3, [sp, #4]
 80070c2:	f7ff fa7b 	bl	80065bc <malloc>
 80070c6:	9b01      	ldr	r3, [sp, #4]
 80070c8:	6278      	str	r0, [r7, #36]	; 0x24
 80070ca:	6043      	str	r3, [r0, #4]
 80070cc:	6083      	str	r3, [r0, #8]
 80070ce:	6003      	str	r3, [r0, #0]
 80070d0:	60c3      	str	r3, [r0, #12]
 80070d2:	4603      	mov	r3, r0
 80070d4:	2101      	movs	r1, #1
 80070d6:	4638      	mov	r0, r7
 80070d8:	9301      	str	r3, [sp, #4]
 80070da:	f7ff fdd7 	bl	8006c8c <_Balloc>
 80070de:	9b01      	ldr	r3, [sp, #4]
 80070e0:	f240 2271 	movw	r2, #625	; 0x271
 80070e4:	2101      	movs	r1, #1
 80070e6:	6142      	str	r2, [r0, #20]
 80070e8:	4605      	mov	r5, r0
 80070ea:	2200      	movs	r2, #0
 80070ec:	6101      	str	r1, [r0, #16]
 80070ee:	6098      	str	r0, [r3, #8]
 80070f0:	6002      	str	r2, [r0, #0]
 80070f2:	e7b4      	b.n	800705e <__pow5mult+0x22>

080070f4 <__lshift>:
 80070f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070f8:	4693      	mov	fp, r2
 80070fa:	690a      	ldr	r2, [r1, #16]
 80070fc:	460f      	mov	r7, r1
 80070fe:	ea4f 156b 	mov.w	r5, fp, asr #5
 8007102:	688b      	ldr	r3, [r1, #8]
 8007104:	eb05 0902 	add.w	r9, r5, r2
 8007108:	4680      	mov	r8, r0
 800710a:	f109 0601 	add.w	r6, r9, #1
 800710e:	6849      	ldr	r1, [r1, #4]
 8007110:	429e      	cmp	r6, r3
 8007112:	dd03      	ble.n	800711c <__lshift+0x28>
 8007114:	005b      	lsls	r3, r3, #1
 8007116:	3101      	adds	r1, #1
 8007118:	429e      	cmp	r6, r3
 800711a:	dcfb      	bgt.n	8007114 <__lshift+0x20>
 800711c:	4640      	mov	r0, r8
 800711e:	f7ff fdb5 	bl	8006c8c <_Balloc>
 8007122:	2d00      	cmp	r5, #0
 8007124:	4682      	mov	sl, r0
 8007126:	f100 0414 	add.w	r4, r0, #20
 800712a:	dd09      	ble.n	8007140 <__lshift+0x4c>
 800712c:	2300      	movs	r3, #0
 800712e:	4622      	mov	r2, r4
 8007130:	4619      	mov	r1, r3
 8007132:	3301      	adds	r3, #1
 8007134:	f842 1b04 	str.w	r1, [r2], #4
 8007138:	42ab      	cmp	r3, r5
 800713a:	d1fa      	bne.n	8007132 <__lshift+0x3e>
 800713c:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8007140:	693a      	ldr	r2, [r7, #16]
 8007142:	f01b 0b1f 	ands.w	fp, fp, #31
 8007146:	f107 0314 	add.w	r3, r7, #20
 800714a:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800714e:	d01f      	beq.n	8007190 <__lshift+0x9c>
 8007150:	f1cb 0e20 	rsb	lr, fp, #32
 8007154:	2000      	movs	r0, #0
 8007156:	e000      	b.n	800715a <__lshift+0x66>
 8007158:	462c      	mov	r4, r5
 800715a:	6819      	ldr	r1, [r3, #0]
 800715c:	4625      	mov	r5, r4
 800715e:	fa01 f10b 	lsl.w	r1, r1, fp
 8007162:	4308      	orrs	r0, r1
 8007164:	f845 0b04 	str.w	r0, [r5], #4
 8007168:	f853 0b04 	ldr.w	r0, [r3], #4
 800716c:	4293      	cmp	r3, r2
 800716e:	fa20 f00e 	lsr.w	r0, r0, lr
 8007172:	d3f1      	bcc.n	8007158 <__lshift+0x64>
 8007174:	6060      	str	r0, [r4, #4]
 8007176:	b108      	cbz	r0, 800717c <__lshift+0x88>
 8007178:	f109 0602 	add.w	r6, r9, #2
 800717c:	4640      	mov	r0, r8
 800717e:	3e01      	subs	r6, #1
 8007180:	4639      	mov	r1, r7
 8007182:	f8ca 6010 	str.w	r6, [sl, #16]
 8007186:	f7ff fdb7 	bl	8006cf8 <_Bfree>
 800718a:	4650      	mov	r0, sl
 800718c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007190:	f853 1b04 	ldr.w	r1, [r3], #4
 8007194:	429a      	cmp	r2, r3
 8007196:	f844 1b04 	str.w	r1, [r4], #4
 800719a:	d9ef      	bls.n	800717c <__lshift+0x88>
 800719c:	f853 1b04 	ldr.w	r1, [r3], #4
 80071a0:	429a      	cmp	r2, r3
 80071a2:	f844 1b04 	str.w	r1, [r4], #4
 80071a6:	d8f3      	bhi.n	8007190 <__lshift+0x9c>
 80071a8:	e7e8      	b.n	800717c <__lshift+0x88>
 80071aa:	bf00      	nop

080071ac <__mcmp>:
 80071ac:	6902      	ldr	r2, [r0, #16]
 80071ae:	690b      	ldr	r3, [r1, #16]
 80071b0:	b410      	push	{r4}
 80071b2:	1ad2      	subs	r2, r2, r3
 80071b4:	bf18      	it	ne
 80071b6:	4610      	movne	r0, r2
 80071b8:	d112      	bne.n	80071e0 <__mcmp+0x34>
 80071ba:	009a      	lsls	r2, r3, #2
 80071bc:	3014      	adds	r0, #20
 80071be:	3114      	adds	r1, #20
 80071c0:	1883      	adds	r3, r0, r2
 80071c2:	4411      	add	r1, r2
 80071c4:	e001      	b.n	80071ca <__mcmp+0x1e>
 80071c6:	4298      	cmp	r0, r3
 80071c8:	d20d      	bcs.n	80071e6 <__mcmp+0x3a>
 80071ca:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80071ce:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80071d2:	42a2      	cmp	r2, r4
 80071d4:	d0f7      	beq.n	80071c6 <__mcmp+0x1a>
 80071d6:	4294      	cmp	r4, r2
 80071d8:	bf94      	ite	ls
 80071da:	2001      	movls	r0, #1
 80071dc:	f04f 30ff 	movhi.w	r0, #4294967295
 80071e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80071e4:	4770      	bx	lr
 80071e6:	2000      	movs	r0, #0
 80071e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80071ec:	4770      	bx	lr
 80071ee:	bf00      	nop

080071f0 <__mdiff>:
 80071f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071f4:	4688      	mov	r8, r1
 80071f6:	4605      	mov	r5, r0
 80071f8:	4611      	mov	r1, r2
 80071fa:	4640      	mov	r0, r8
 80071fc:	4614      	mov	r4, r2
 80071fe:	f7ff ffd5 	bl	80071ac <__mcmp>
 8007202:	1e06      	subs	r6, r0, #0
 8007204:	d05f      	beq.n	80072c6 <__mdiff+0xd6>
 8007206:	bfbc      	itt	lt
 8007208:	4643      	movlt	r3, r8
 800720a:	46a0      	movlt	r8, r4
 800720c:	4628      	mov	r0, r5
 800720e:	bfb8      	it	lt
 8007210:	461c      	movlt	r4, r3
 8007212:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007216:	bfac      	ite	ge
 8007218:	2600      	movge	r6, #0
 800721a:	2601      	movlt	r6, #1
 800721c:	f7ff fd36 	bl	8006c8c <_Balloc>
 8007220:	f8d8 c010 	ldr.w	ip, [r8, #16]
 8007224:	f104 0914 	add.w	r9, r4, #20
 8007228:	6922      	ldr	r2, [r4, #16]
 800722a:	f108 0814 	add.w	r8, r8, #20
 800722e:	4644      	mov	r4, r8
 8007230:	464d      	mov	r5, r9
 8007232:	eb08 088c 	add.w	r8, r8, ip, lsl #2
 8007236:	eb09 0982 	add.w	r9, r9, r2, lsl #2
 800723a:	2200      	movs	r2, #0
 800723c:	4682      	mov	sl, r0
 800723e:	f100 0314 	add.w	r3, r0, #20
 8007242:	60c6      	str	r6, [r0, #12]
 8007244:	f854 7b04 	ldr.w	r7, [r4], #4
 8007248:	f855 0b04 	ldr.w	r0, [r5], #4
 800724c:	4621      	mov	r1, r4
 800724e:	b2be      	uxth	r6, r7
 8007250:	45a9      	cmp	r9, r5
 8007252:	4432      	add	r2, r6
 8007254:	fa1f fb80 	uxth.w	fp, r0
 8007258:	ebcb 0602 	rsb	r6, fp, r2
 800725c:	ea4f 4210 	mov.w	r2, r0, lsr #16
 8007260:	ebc2 4217 	rsb	r2, r2, r7, lsr #16
 8007264:	eb02 4226 	add.w	r2, r2, r6, asr #16
 8007268:	b2b6      	uxth	r6, r6
 800726a:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 800726e:	ea4f 4222 	mov.w	r2, r2, asr #16
 8007272:	f843 6b04 	str.w	r6, [r3], #4
 8007276:	d8e5      	bhi.n	8007244 <__mdiff+0x54>
 8007278:	45a0      	cmp	r8, r4
 800727a:	461d      	mov	r5, r3
 800727c:	d916      	bls.n	80072ac <__mdiff+0xbc>
 800727e:	f851 0b04 	ldr.w	r0, [r1], #4
 8007282:	4588      	cmp	r8, r1
 8007284:	b286      	uxth	r6, r0
 8007286:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800728a:	4432      	add	r2, r6
 800728c:	eb00 4022 	add.w	r0, r0, r2, asr #16
 8007290:	b292      	uxth	r2, r2
 8007292:	ea42 4600 	orr.w	r6, r2, r0, lsl #16
 8007296:	ea4f 4220 	mov.w	r2, r0, asr #16
 800729a:	f843 6b04 	str.w	r6, [r3], #4
 800729e:	d8ee      	bhi.n	800727e <__mdiff+0x8e>
 80072a0:	43e3      	mvns	r3, r4
 80072a2:	4443      	add	r3, r8
 80072a4:	f023 0303 	bic.w	r3, r3, #3
 80072a8:	3304      	adds	r3, #4
 80072aa:	442b      	add	r3, r5
 80072ac:	3b04      	subs	r3, #4
 80072ae:	b92e      	cbnz	r6, 80072bc <__mdiff+0xcc>
 80072b0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80072b4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80072b8:	2a00      	cmp	r2, #0
 80072ba:	d0f9      	beq.n	80072b0 <__mdiff+0xc0>
 80072bc:	4650      	mov	r0, sl
 80072be:	f8ca c010 	str.w	ip, [sl, #16]
 80072c2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072c6:	4628      	mov	r0, r5
 80072c8:	4631      	mov	r1, r6
 80072ca:	f7ff fcdf 	bl	8006c8c <_Balloc>
 80072ce:	2201      	movs	r2, #1
 80072d0:	4603      	mov	r3, r0
 80072d2:	615e      	str	r6, [r3, #20]
 80072d4:	611a      	str	r2, [r3, #16]
 80072d6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072da:	bf00      	nop

080072dc <__ulp>:
 80072dc:	2300      	movs	r3, #0
 80072de:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 80072e2:	400b      	ands	r3, r1
 80072e4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	dd02      	ble.n	80072f2 <__ulp+0x16>
 80072ec:	4619      	mov	r1, r3
 80072ee:	2000      	movs	r0, #0
 80072f0:	4770      	bx	lr
 80072f2:	425b      	negs	r3, r3
 80072f4:	151b      	asrs	r3, r3, #20
 80072f6:	2b13      	cmp	r3, #19
 80072f8:	dd0b      	ble.n	8007312 <__ulp+0x36>
 80072fa:	2b32      	cmp	r3, #50	; 0x32
 80072fc:	f04f 0100 	mov.w	r1, #0
 8007300:	bfdb      	ittet	le
 8007302:	2201      	movle	r2, #1
 8007304:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
 8007308:	2301      	movgt	r3, #1
 800730a:	fa02 f303 	lslle.w	r3, r2, r3
 800730e:	4618      	mov	r0, r3
 8007310:	4770      	bx	lr
 8007312:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8007316:	2000      	movs	r0, #0
 8007318:	fa42 f103 	asr.w	r1, r2, r3
 800731c:	4770      	bx	lr
 800731e:	bf00      	nop

08007320 <__b2d>:
 8007320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007322:	f100 0614 	add.w	r6, r0, #20
 8007326:	6904      	ldr	r4, [r0, #16]
 8007328:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 800732c:	1f27      	subs	r7, r4, #4
 800732e:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8007332:	4628      	mov	r0, r5
 8007334:	f7ff fd8e 	bl	8006e54 <__hi0bits>
 8007338:	280a      	cmp	r0, #10
 800733a:	f1c0 0320 	rsb	r3, r0, #32
 800733e:	600b      	str	r3, [r1, #0]
 8007340:	dc18      	bgt.n	8007374 <__b2d+0x54>
 8007342:	42be      	cmp	r6, r7
 8007344:	f1c0 010b 	rsb	r1, r0, #11
 8007348:	fa25 fc01 	lsr.w	ip, r5, r1
 800734c:	f100 0015 	add.w	r0, r0, #21
 8007350:	bf34      	ite	cc
 8007352:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
 8007356:	2100      	movcs	r1, #0
 8007358:	fa05 f500 	lsl.w	r5, r5, r0
 800735c:	f04c 5c7f 	orr.w	ip, ip, #1069547520	; 0x3fc00000
 8007360:	f44c 1340 	orr.w	r3, ip, #3145728	; 0x300000
 8007364:	bf38      	it	cc
 8007366:	fa24 f101 	lsrcc.w	r1, r4, r1
 800736a:	ea41 0205 	orr.w	r2, r1, r5
 800736e:	4619      	mov	r1, r3
 8007370:	4610      	mov	r0, r2
 8007372:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007374:	42be      	cmp	r6, r7
 8007376:	bf36      	itet	cc
 8007378:	f1a4 0708 	subcc.w	r7, r4, #8
 800737c:	2100      	movcs	r1, #0
 800737e:	f854 1c08 	ldrcc.w	r1, [r4, #-8]
 8007382:	f1b0 040b 	subs.w	r4, r0, #11
 8007386:	d019      	beq.n	80073bc <__b2d+0x9c>
 8007388:	40a5      	lsls	r5, r4
 800738a:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
 800738e:	42b7      	cmp	r7, r6
 8007390:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 8007394:	fa21 fc00 	lsr.w	ip, r1, r0
 8007398:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800739c:	ea45 030c 	orr.w	r3, r5, ip
 80073a0:	bf8c      	ite	hi
 80073a2:	f857 5c04 	ldrhi.w	r5, [r7, #-4]
 80073a6:	2000      	movls	r0, #0
 80073a8:	fa01 f104 	lsl.w	r1, r1, r4
 80073ac:	bf88      	it	hi
 80073ae:	fa25 f000 	lsrhi.w	r0, r5, r0
 80073b2:	ea40 0201 	orr.w	r2, r0, r1
 80073b6:	4619      	mov	r1, r3
 80073b8:	4610      	mov	r0, r2
 80073ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80073bc:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 80073c0:	460a      	mov	r2, r1
 80073c2:	f445 1340 	orr.w	r3, r5, #3145728	; 0x300000
 80073c6:	4610      	mov	r0, r2
 80073c8:	4619      	mov	r1, r3
 80073ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080073cc <__d2b>:
 80073cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073d0:	b082      	sub	sp, #8
 80073d2:	2101      	movs	r1, #1
 80073d4:	461d      	mov	r5, r3
 80073d6:	f3c3 560a 	ubfx	r6, r3, #20, #11
 80073da:	4614      	mov	r4, r2
 80073dc:	9f08      	ldr	r7, [sp, #32]
 80073de:	f7ff fc55 	bl	8006c8c <_Balloc>
 80073e2:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80073e6:	4684      	mov	ip, r0
 80073e8:	b10e      	cbz	r6, 80073ee <__d2b+0x22>
 80073ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80073ee:	9301      	str	r3, [sp, #4]
 80073f0:	b324      	cbz	r4, 800743c <__d2b+0x70>
 80073f2:	a802      	add	r0, sp, #8
 80073f4:	f840 4d08 	str.w	r4, [r0, #-8]!
 80073f8:	4668      	mov	r0, sp
 80073fa:	f7ff fd49 	bl	8006e90 <__lo0bits>
 80073fe:	2800      	cmp	r0, #0
 8007400:	d134      	bne.n	800746c <__d2b+0xa0>
 8007402:	9b00      	ldr	r3, [sp, #0]
 8007404:	9901      	ldr	r1, [sp, #4]
 8007406:	f8cc 3014 	str.w	r3, [ip, #20]
 800740a:	f8cc 1018 	str.w	r1, [ip, #24]
 800740e:	2900      	cmp	r1, #0
 8007410:	bf0c      	ite	eq
 8007412:	2101      	moveq	r1, #1
 8007414:	2102      	movne	r1, #2
 8007416:	f8cc 1010 	str.w	r1, [ip, #16]
 800741a:	b9de      	cbnz	r6, 8007454 <__d2b+0x88>
 800741c:	eb0c 0381 	add.w	r3, ip, r1, lsl #2
 8007420:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007424:	6038      	str	r0, [r7, #0]
 8007426:	6918      	ldr	r0, [r3, #16]
 8007428:	f7ff fd14 	bl	8006e54 <__hi0bits>
 800742c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800742e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007432:	6018      	str	r0, [r3, #0]
 8007434:	4660      	mov	r0, ip
 8007436:	b002      	add	sp, #8
 8007438:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800743c:	a801      	add	r0, sp, #4
 800743e:	f7ff fd27 	bl	8006e90 <__lo0bits>
 8007442:	9b01      	ldr	r3, [sp, #4]
 8007444:	2101      	movs	r1, #1
 8007446:	f8cc 3014 	str.w	r3, [ip, #20]
 800744a:	3020      	adds	r0, #32
 800744c:	f8cc 1010 	str.w	r1, [ip, #16]
 8007450:	2e00      	cmp	r6, #0
 8007452:	d0e3      	beq.n	800741c <__d2b+0x50>
 8007454:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007456:	f2a6 4833 	subw	r8, r6, #1075	; 0x433
 800745a:	f1c0 0335 	rsb	r3, r0, #53	; 0x35
 800745e:	4440      	add	r0, r8
 8007460:	6038      	str	r0, [r7, #0]
 8007462:	4660      	mov	r0, ip
 8007464:	6013      	str	r3, [r2, #0]
 8007466:	b002      	add	sp, #8
 8007468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800746c:	9b01      	ldr	r3, [sp, #4]
 800746e:	f1c0 0420 	rsb	r4, r0, #32
 8007472:	9a00      	ldr	r2, [sp, #0]
 8007474:	fa03 f404 	lsl.w	r4, r3, r4
 8007478:	40c3      	lsrs	r3, r0
 800747a:	4322      	orrs	r2, r4
 800747c:	4619      	mov	r1, r3
 800747e:	9301      	str	r3, [sp, #4]
 8007480:	f8cc 2014 	str.w	r2, [ip, #20]
 8007484:	e7c1      	b.n	800740a <__d2b+0x3e>
 8007486:	bf00      	nop

08007488 <__ratio>:
 8007488:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800748c:	b083      	sub	sp, #12
 800748e:	4688      	mov	r8, r1
 8007490:	4669      	mov	r1, sp
 8007492:	4606      	mov	r6, r0
 8007494:	f7ff ff44 	bl	8007320 <__b2d>
 8007498:	460d      	mov	r5, r1
 800749a:	4604      	mov	r4, r0
 800749c:	a901      	add	r1, sp, #4
 800749e:	4640      	mov	r0, r8
 80074a0:	f7ff ff3e 	bl	8007320 <__b2d>
 80074a4:	f8d8 e010 	ldr.w	lr, [r8, #16]
 80074a8:	462f      	mov	r7, r5
 80074aa:	4602      	mov	r2, r0
 80074ac:	6930      	ldr	r0, [r6, #16]
 80074ae:	460b      	mov	r3, r1
 80074b0:	4689      	mov	r9, r1
 80074b2:	ebce 0e00 	rsb	lr, lr, r0
 80074b6:	e89d 0003 	ldmia.w	sp, {r0, r1}
 80074ba:	ebc1 0c00 	rsb	ip, r1, r0
 80074be:	eb0c 114e 	add.w	r1, ip, lr, lsl #5
 80074c2:	2900      	cmp	r1, #0
 80074c4:	bfc9      	itett	gt
 80074c6:	eb05 5701 	addgt.w	r7, r5, r1, lsl #20
 80074ca:	eba3 5901 	suble.w	r9, r3, r1, lsl #20
 80074ce:	4624      	movgt	r4, r4
 80074d0:	463d      	movgt	r5, r7
 80074d2:	bfdc      	itt	le
 80074d4:	4612      	movle	r2, r2
 80074d6:	464b      	movle	r3, r9
 80074d8:	4620      	mov	r0, r4
 80074da:	4629      	mov	r1, r5
 80074dc:	f002 f884 	bl	80095e8 <__aeabi_ddiv>
 80074e0:	b003      	add	sp, #12
 80074e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80074e6:	bf00      	nop

080074e8 <_mprec_log10>:
 80074e8:	2817      	cmp	r0, #23
 80074ea:	b510      	push	{r4, lr}
 80074ec:	4604      	mov	r4, r0
 80074ee:	dd0c      	ble.n	800750a <_mprec_log10+0x22>
 80074f0:	2100      	movs	r1, #0
 80074f2:	2000      	movs	r0, #0
 80074f4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80074f8:	2300      	movs	r3, #0
 80074fa:	2200      	movs	r2, #0
 80074fc:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8007500:	f001 ff48 	bl	8009394 <__aeabi_dmul>
 8007504:	3c01      	subs	r4, #1
 8007506:	d1f7      	bne.n	80074f8 <_mprec_log10+0x10>
 8007508:	bd10      	pop	{r4, pc}
 800750a:	f24a 0368 	movw	r3, #41064	; 0xa068
 800750e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8007512:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 8007516:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800751a:	bd10      	pop	{r4, pc}

0800751c <__copybits>:
 800751c:	b470      	push	{r4, r5, r6}
 800751e:	3901      	subs	r1, #1
 8007520:	6915      	ldr	r5, [r2, #16]
 8007522:	f102 0314 	add.w	r3, r2, #20
 8007526:	114e      	asrs	r6, r1, #5
 8007528:	3601      	adds	r6, #1
 800752a:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800752e:	42ab      	cmp	r3, r5
 8007530:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8007534:	d20c      	bcs.n	8007550 <__copybits+0x34>
 8007536:	4601      	mov	r1, r0
 8007538:	f853 4b04 	ldr.w	r4, [r3], #4
 800753c:	429d      	cmp	r5, r3
 800753e:	f841 4b04 	str.w	r4, [r1], #4
 8007542:	d8f9      	bhi.n	8007538 <__copybits+0x1c>
 8007544:	1aab      	subs	r3, r5, r2
 8007546:	3b15      	subs	r3, #21
 8007548:	f023 0303 	bic.w	r3, r3, #3
 800754c:	3304      	adds	r3, #4
 800754e:	4418      	add	r0, r3
 8007550:	4286      	cmp	r6, r0
 8007552:	d904      	bls.n	800755e <__copybits+0x42>
 8007554:	2300      	movs	r3, #0
 8007556:	f840 3b04 	str.w	r3, [r0], #4
 800755a:	4286      	cmp	r6, r0
 800755c:	d8fb      	bhi.n	8007556 <__copybits+0x3a>
 800755e:	bc70      	pop	{r4, r5, r6}
 8007560:	4770      	bx	lr
 8007562:	bf00      	nop

08007564 <__any_on>:
 8007564:	6903      	ldr	r3, [r0, #16]
 8007566:	114a      	asrs	r2, r1, #5
 8007568:	b410      	push	{r4}
 800756a:	4293      	cmp	r3, r2
 800756c:	f100 0414 	add.w	r4, r0, #20
 8007570:	bfb8      	it	lt
 8007572:	eb04 0383 	addlt.w	r3, r4, r3, lsl #2
 8007576:	db13      	blt.n	80075a0 <__any_on+0x3c>
 8007578:	dd10      	ble.n	800759c <__any_on+0x38>
 800757a:	f011 011f 	ands.w	r1, r1, #31
 800757e:	d00d      	beq.n	800759c <__any_on+0x38>
 8007580:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
 8007584:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007588:	fa20 f201 	lsr.w	r2, r0, r1
 800758c:	fa02 f101 	lsl.w	r1, r2, r1
 8007590:	4281      	cmp	r1, r0
 8007592:	d005      	beq.n	80075a0 <__any_on+0x3c>
 8007594:	2001      	movs	r0, #1
 8007596:	f85d 4b04 	ldr.w	r4, [sp], #4
 800759a:	4770      	bx	lr
 800759c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80075a0:	429c      	cmp	r4, r3
 80075a2:	d20a      	bcs.n	80075ba <__any_on+0x56>
 80075a4:	f853 2c04 	ldr.w	r2, [r3, #-4]
 80075a8:	3b04      	subs	r3, #4
 80075aa:	b122      	cbz	r2, 80075b6 <__any_on+0x52>
 80075ac:	e7f2      	b.n	8007594 <__any_on+0x30>
 80075ae:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80075b2:	2a00      	cmp	r2, #0
 80075b4:	d1ee      	bne.n	8007594 <__any_on+0x30>
 80075b6:	429c      	cmp	r4, r3
 80075b8:	d3f9      	bcc.n	80075ae <__any_on+0x4a>
 80075ba:	2000      	movs	r0, #0
 80075bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075c0:	4770      	bx	lr
 80075c2:	bf00      	nop

080075c4 <__fpclassifyd>:
 80075c4:	ea50 0301 	orrs.w	r3, r0, r1
 80075c8:	d101      	bne.n	80075ce <__fpclassifyd+0xa>
 80075ca:	2002      	movs	r0, #2
 80075cc:	4770      	bx	lr
 80075ce:	f1d0 0301 	rsbs	r3, r0, #1
 80075d2:	bf38      	it	cc
 80075d4:	2300      	movcc	r3, #0
 80075d6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80075da:	bf08      	it	eq
 80075dc:	2800      	cmpeq	r0, #0
 80075de:	d0f4      	beq.n	80075ca <__fpclassifyd+0x6>
 80075e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80075e4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80075e8:	f5a1 1080 	sub.w	r0, r1, #1048576	; 0x100000
 80075ec:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 80075f0:	4290      	cmp	r0, r2
 80075f2:	d801      	bhi.n	80075f8 <__fpclassifyd+0x34>
 80075f4:	2004      	movs	r0, #4
 80075f6:	4770      	bx	lr
 80075f8:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80075fc:	d201      	bcs.n	8007602 <__fpclassifyd+0x3e>
 80075fe:	2003      	movs	r0, #3
 8007600:	4770      	bx	lr
 8007602:	2000      	movs	r0, #0
 8007604:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 8007608:	4281      	cmp	r1, r0
 800760a:	bf14      	ite	ne
 800760c:	2000      	movne	r0, #0
 800760e:	f003 0001 	andeq.w	r0, r3, #1
 8007612:	4770      	bx	lr

08007614 <_sbrk_r>:
 8007614:	b538      	push	{r3, r4, r5, lr}
 8007616:	f240 54d4 	movw	r4, #1492	; 0x5d4
 800761a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800761e:	4605      	mov	r5, r0
 8007620:	4608      	mov	r0, r1
 8007622:	2300      	movs	r3, #0
 8007624:	6023      	str	r3, [r4, #0]
 8007626:	f7fc f9eb 	bl	8003a00 <_sbrk>
 800762a:	1c43      	adds	r3, r0, #1
 800762c:	d000      	beq.n	8007630 <_sbrk_r+0x1c>
 800762e:	bd38      	pop	{r3, r4, r5, pc}
 8007630:	6823      	ldr	r3, [r4, #0]
 8007632:	2b00      	cmp	r3, #0
 8007634:	d0fb      	beq.n	800762e <_sbrk_r+0x1a>
 8007636:	602b      	str	r3, [r5, #0]
 8007638:	bd38      	pop	{r3, r4, r5, pc}
 800763a:	bf00      	nop

0800763c <strcmp>:
 800763c:	ea40 0c01 	orr.w	ip, r0, r1
 8007640:	f01c 0f07 	tst.w	ip, #7
 8007644:	d127      	bne.n	8007696 <strcmp+0x5a>
 8007646:	f1bd 0d10 	subs.w	sp, sp, #16
 800764a:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800764e:	e9cd 6700 	strd	r6, r7, [sp]
 8007652:	f06f 0600 	mvn.w	r6, #0
 8007656:	f04f 0700 	mov.w	r7, #0
 800765a:	bf00      	nop
 800765c:	e8f0 2302 	ldrd	r2, r3, [r0], #8
 8007660:	e8f1 4502 	ldrd	r4, r5, [r1], #8
 8007664:	42a2      	cmp	r2, r4
 8007666:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 800766a:	ea2c 0c02 	bic.w	ip, ip, r2
 800766e:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007672:	bf08      	it	eq
 8007674:	f1bc 0f00 	cmpeq.w	ip, #0
 8007678:	f040 80e5 	bne.w	8007846 <strcmp+0x20a>
 800767c:	42ab      	cmp	r3, r5
 800767e:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007682:	ea2c 0c03 	bic.w	ip, ip, r3
 8007686:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 800768a:	bf08      	it	eq
 800768c:	f1bc 0f00 	cmpeq.w	ip, #0
 8007690:	f040 80d6 	bne.w	8007840 <strcmp+0x204>
 8007694:	e7e2      	b.n	800765c <strcmp+0x20>
 8007696:	f010 0c03 	ands.w	ip, r0, #3
 800769a:	d021      	beq.n	80076e0 <strcmp+0xa4>
 800769c:	f020 0003 	bic.w	r0, r0, #3
 80076a0:	f850 2b04 	ldr.w	r2, [r0], #4
 80076a4:	ea5f 7ccc 	movs.w	ip, ip, lsl #31
 80076a8:	d008      	beq.n	80076bc <strcmp+0x80>
 80076aa:	d20f      	bcs.n	80076cc <strcmp+0x90>
 80076ac:	f811 cb01 	ldrb.w	ip, [r1], #1
 80076b0:	fa5f f392 	uxtb.w	r3, r2, ror #8
 80076b4:	ebb3 0c0c 	subs.w	ip, r3, ip
 80076b8:	d110      	bne.n	80076dc <strcmp+0xa0>
 80076ba:	b17b      	cbz	r3, 80076dc <strcmp+0xa0>
 80076bc:	f811 cb01 	ldrb.w	ip, [r1], #1
 80076c0:	fa5f f3a2 	uxtb.w	r3, r2, ror #16
 80076c4:	ebb3 0c0c 	subs.w	ip, r3, ip
 80076c8:	d108      	bne.n	80076dc <strcmp+0xa0>
 80076ca:	b13b      	cbz	r3, 80076dc <strcmp+0xa0>
 80076cc:	f811 cb01 	ldrb.w	ip, [r1], #1
 80076d0:	fa5f f3b2 	uxtb.w	r3, r2, ror #24
 80076d4:	ebb3 0c0c 	subs.w	ip, r3, ip
 80076d8:	d100      	bne.n	80076dc <strcmp+0xa0>
 80076da:	b90b      	cbnz	r3, 80076e0 <strcmp+0xa4>
 80076dc:	4660      	mov	r0, ip
 80076de:	4770      	bx	lr
 80076e0:	f1bd 0d10 	subs.w	sp, sp, #16
 80076e4:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80076e8:	e9cd 6700 	strd	r6, r7, [sp]
 80076ec:	f06f 0600 	mvn.w	r6, #0
 80076f0:	f04f 0700 	mov.w	r7, #0
 80076f4:	f011 0c03 	ands.w	ip, r1, #3
 80076f8:	d133      	bne.n	8007762 <strcmp+0x126>
 80076fa:	f010 0f04 	tst.w	r0, #4
 80076fe:	d00f      	beq.n	8007720 <strcmp+0xe4>
 8007700:	f850 2b04 	ldr.w	r2, [r0], #4
 8007704:	f851 4b04 	ldr.w	r4, [r1], #4
 8007708:	42a2      	cmp	r2, r4
 800770a:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 800770e:	ea2c 0c02 	bic.w	ip, ip, r2
 8007712:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007716:	bf08      	it	eq
 8007718:	f1bc 0f00 	cmpeq.w	ip, #0
 800771c:	f040 8093 	bne.w	8007846 <strcmp+0x20a>
 8007720:	f011 0f04 	tst.w	r1, #4
 8007724:	d099      	beq.n	800765a <strcmp+0x1e>
 8007726:	f851 5b04 	ldr.w	r5, [r1], #4
 800772a:	bf00      	nop
 800772c:	e8f0 2302 	ldrd	r2, r3, [r0], #8
 8007730:	42aa      	cmp	r2, r5
 8007732:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 8007736:	ea2c 0c02 	bic.w	ip, ip, r2
 800773a:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 800773e:	bf08      	it	eq
 8007740:	f1bc 0f00 	cmpeq.w	ip, #0
 8007744:	d179      	bne.n	800783a <strcmp+0x1fe>
 8007746:	e8f1 4502 	ldrd	r4, r5, [r1], #8
 800774a:	42a3      	cmp	r3, r4
 800774c:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007750:	ea2c 0c03 	bic.w	ip, ip, r3
 8007754:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007758:	bf08      	it	eq
 800775a:	f1bc 0f00 	cmpeq.w	ip, #0
 800775e:	d169      	bne.n	8007834 <strcmp+0x1f8>
 8007760:	e7e4      	b.n	800772c <strcmp+0xf0>
 8007762:	f021 0103 	bic.w	r1, r1, #3
 8007766:	f1bc 0f02 	cmp.w	ip, #2
 800776a:	d020      	beq.n	80077ae <strcmp+0x172>
 800776c:	da3f      	bge.n	80077ee <strcmp+0x1b2>
 800776e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007772:	bf00      	nop
 8007774:	f850 3b04 	ldr.w	r3, [r0], #4
 8007778:	ea4f 2515 	mov.w	r5, r5, lsr #8
 800777c:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007780:	ea2c 0c03 	bic.w	ip, ip, r3
 8007784:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007788:	ebb7 2f0c 	cmp.w	r7, ip, lsl #8
 800778c:	ea03 2216 	and.w	r2, r3, r6, lsr #8
 8007790:	bf08      	it	eq
 8007792:	42aa      	cmpeq	r2, r5
 8007794:	d151      	bne.n	800783a <strcmp+0x1fe>
 8007796:	f851 5b04 	ldr.w	r5, [r1], #4
 800779a:	f1bc 0f00 	cmp.w	ip, #0
 800779e:	ea82 0303 	eor.w	r3, r2, r3
 80077a2:	ea4f 6205 	mov.w	r2, r5, lsl #24
 80077a6:	bf08      	it	eq
 80077a8:	4293      	cmpeq	r3, r2
 80077aa:	d140      	bne.n	800782e <strcmp+0x1f2>
 80077ac:	e7e2      	b.n	8007774 <strcmp+0x138>
 80077ae:	f851 5b04 	ldr.w	r5, [r1], #4
 80077b2:	bf00      	nop
 80077b4:	f850 3b04 	ldr.w	r3, [r0], #4
 80077b8:	ea4f 4515 	mov.w	r5, r5, lsr #16
 80077bc:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 80077c0:	ea2c 0c03 	bic.w	ip, ip, r3
 80077c4:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 80077c8:	ebb7 4f0c 	cmp.w	r7, ip, lsl #16
 80077cc:	ea03 4216 	and.w	r2, r3, r6, lsr #16
 80077d0:	bf08      	it	eq
 80077d2:	42aa      	cmpeq	r2, r5
 80077d4:	d131      	bne.n	800783a <strcmp+0x1fe>
 80077d6:	f851 5b04 	ldr.w	r5, [r1], #4
 80077da:	f1bc 0f00 	cmp.w	ip, #0
 80077de:	ea82 0303 	eor.w	r3, r2, r3
 80077e2:	ea4f 4205 	mov.w	r2, r5, lsl #16
 80077e6:	bf08      	it	eq
 80077e8:	4293      	cmpeq	r3, r2
 80077ea:	d120      	bne.n	800782e <strcmp+0x1f2>
 80077ec:	e7e2      	b.n	80077b4 <strcmp+0x178>
 80077ee:	f851 5b04 	ldr.w	r5, [r1], #4
 80077f2:	bf00      	nop
 80077f4:	f850 3b04 	ldr.w	r3, [r0], #4
 80077f8:	ea4f 6515 	mov.w	r5, r5, lsr #24
 80077fc:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007800:	ea2c 0c03 	bic.w	ip, ip, r3
 8007804:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007808:	ebb7 6f0c 	cmp.w	r7, ip, lsl #24
 800780c:	ea03 6216 	and.w	r2, r3, r6, lsr #24
 8007810:	bf08      	it	eq
 8007812:	42aa      	cmpeq	r2, r5
 8007814:	d111      	bne.n	800783a <strcmp+0x1fe>
 8007816:	f851 5b04 	ldr.w	r5, [r1], #4
 800781a:	f1bc 0f00 	cmp.w	ip, #0
 800781e:	ea82 0303 	eor.w	r3, r2, r3
 8007822:	ea4f 2205 	mov.w	r2, r5, lsl #8
 8007826:	bf08      	it	eq
 8007828:	4293      	cmpeq	r3, r2
 800782a:	d100      	bne.n	800782e <strcmp+0x1f2>
 800782c:	e7e2      	b.n	80077f4 <strcmp+0x1b8>
 800782e:	ba19      	rev	r1, r3
 8007830:	ba12      	rev	r2, r2
 8007832:	e00a      	b.n	800784a <strcmp+0x20e>
 8007834:	ba19      	rev	r1, r3
 8007836:	ba22      	rev	r2, r4
 8007838:	e007      	b.n	800784a <strcmp+0x20e>
 800783a:	ba11      	rev	r1, r2
 800783c:	ba2a      	rev	r2, r5
 800783e:	e004      	b.n	800784a <strcmp+0x20e>
 8007840:	ba19      	rev	r1, r3
 8007842:	ba2a      	rev	r2, r5
 8007844:	e001      	b.n	800784a <strcmp+0x20e>
 8007846:	ba11      	rev	r1, r2
 8007848:	ba22      	rev	r2, r4
 800784a:	fa9c f08c 	rev.w	r0, ip
 800784e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007852:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007856:	f11d 0d10 	adds.w	sp, sp, #16
 800785a:	b138      	cbz	r0, 800786c <strcmp+0x230>
 800785c:	fab0 f080 	clz	r0, r0
 8007860:	f1c0 0018 	rsb	r0, r0, #24
 8007864:	fa21 f100 	lsr.w	r1, r1, r0
 8007868:	fa22 f200 	lsr.w	r2, r2, r0
 800786c:	2001      	movs	r0, #1
 800786e:	4291      	cmp	r1, r2
 8007870:	bf98      	it	ls
 8007872:	4180      	sbcls	r0, r0
 8007874:	4770      	bx	lr
 8007876:	bf00      	nop

08007878 <strlen>:
 8007878:	f020 0103 	bic.w	r1, r0, #3
 800787c:	f010 0003 	ands.w	r0, r0, #3
 8007880:	f1c0 0000 	rsb	r0, r0, #0
 8007884:	f851 3b04 	ldr.w	r3, [r1], #4
 8007888:	f100 0c04 	add.w	ip, r0, #4
 800788c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8007890:	f06f 0200 	mvn.w	r2, #0
 8007894:	bf1c      	itt	ne
 8007896:	fa22 f20c 	lsrne.w	r2, r2, ip
 800789a:	4313      	orrne	r3, r2
 800789c:	f04f 0c01 	mov.w	ip, #1
 80078a0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 80078a4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 80078a8:	eba3 020c 	sub.w	r2, r3, ip
 80078ac:	ea22 0203 	bic.w	r2, r2, r3
 80078b0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 80078b4:	bf04      	itt	eq
 80078b6:	f851 3b04 	ldreq.w	r3, [r1], #4
 80078ba:	3004      	addeq	r0, #4
 80078bc:	d0f4      	beq.n	80078a8 <strlen+0x30>
 80078be:	f013 0fff 	tst.w	r3, #255	; 0xff
 80078c2:	bf1f      	itttt	ne
 80078c4:	3001      	addne	r0, #1
 80078c6:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 80078ca:	3001      	addne	r0, #1
 80078cc:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 80078d0:	bf18      	it	ne
 80078d2:	3001      	addne	r0, #1
 80078d4:	4770      	bx	lr
 80078d6:	bf00      	nop

080078d8 <__ssprint_r>:
 80078d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078dc:	4692      	mov	sl, r2
 80078de:	6894      	ldr	r4, [r2, #8]
 80078e0:	b083      	sub	sp, #12
 80078e2:	4680      	mov	r8, r0
 80078e4:	460d      	mov	r5, r1
 80078e6:	6816      	ldr	r6, [r2, #0]
 80078e8:	2c00      	cmp	r4, #0
 80078ea:	d071      	beq.n	80079d0 <__ssprint_r+0xf8>
 80078ec:	f04f 0b00 	mov.w	fp, #0
 80078f0:	6808      	ldr	r0, [r1, #0]
 80078f2:	688b      	ldr	r3, [r1, #8]
 80078f4:	465c      	mov	r4, fp
 80078f6:	2c00      	cmp	r4, #0
 80078f8:	d045      	beq.n	8007986 <__ssprint_r+0xae>
 80078fa:	429c      	cmp	r4, r3
 80078fc:	461f      	mov	r7, r3
 80078fe:	d348      	bcc.n	8007992 <__ssprint_r+0xba>
 8007900:	89ab      	ldrh	r3, [r5, #12]
 8007902:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8007906:	bf08      	it	eq
 8007908:	46b9      	moveq	r9, r7
 800790a:	d02c      	beq.n	8007966 <__ssprint_r+0x8e>
 800790c:	696f      	ldr	r7, [r5, #20]
 800790e:	1c62      	adds	r2, r4, #1
 8007910:	6929      	ldr	r1, [r5, #16]
 8007912:	eb07 0947 	add.w	r9, r7, r7, lsl #1
 8007916:	1a47      	subs	r7, r0, r1
 8007918:	443a      	add	r2, r7
 800791a:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
 800791e:	ea4f 0969 	mov.w	r9, r9, asr #1
 8007922:	4591      	cmp	r9, r2
 8007924:	bf34      	ite	cc
 8007926:	4691      	movcc	r9, r2
 8007928:	464a      	movcs	r2, r9
 800792a:	055b      	lsls	r3, r3, #21
 800792c:	d534      	bpl.n	8007998 <__ssprint_r+0xc0>
 800792e:	4611      	mov	r1, r2
 8007930:	4640      	mov	r0, r8
 8007932:	f7fe fe53 	bl	80065dc <_malloc_r>
 8007936:	2800      	cmp	r0, #0
 8007938:	d038      	beq.n	80079ac <__ssprint_r+0xd4>
 800793a:	6929      	ldr	r1, [r5, #16]
 800793c:	463a      	mov	r2, r7
 800793e:	9001      	str	r0, [sp, #4]
 8007940:	f7ff f94c 	bl	8006bdc <memcpy>
 8007944:	89aa      	ldrh	r2, [r5, #12]
 8007946:	9b01      	ldr	r3, [sp, #4]
 8007948:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800794c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007950:	81aa      	strh	r2, [r5, #12]
 8007952:	19d8      	adds	r0, r3, r7
 8007954:	f8c5 9014 	str.w	r9, [r5, #20]
 8007958:	ebc7 0709 	rsb	r7, r7, r9
 800795c:	46a1      	mov	r9, r4
 800795e:	60af      	str	r7, [r5, #8]
 8007960:	4627      	mov	r7, r4
 8007962:	612b      	str	r3, [r5, #16]
 8007964:	6028      	str	r0, [r5, #0]
 8007966:	464a      	mov	r2, r9
 8007968:	4659      	mov	r1, fp
 800796a:	f000 fef5 	bl	8008758 <memmove>
 800796e:	f8da 2008 	ldr.w	r2, [sl, #8]
 8007972:	68ab      	ldr	r3, [r5, #8]
 8007974:	6828      	ldr	r0, [r5, #0]
 8007976:	1b14      	subs	r4, r2, r4
 8007978:	1bdb      	subs	r3, r3, r7
 800797a:	60ab      	str	r3, [r5, #8]
 800797c:	4448      	add	r0, r9
 800797e:	6028      	str	r0, [r5, #0]
 8007980:	f8ca 4008 	str.w	r4, [sl, #8]
 8007984:	b324      	cbz	r4, 80079d0 <__ssprint_r+0xf8>
 8007986:	f8d6 b000 	ldr.w	fp, [r6]
 800798a:	3608      	adds	r6, #8
 800798c:	f856 4c04 	ldr.w	r4, [r6, #-4]
 8007990:	e7b1      	b.n	80078f6 <__ssprint_r+0x1e>
 8007992:	4627      	mov	r7, r4
 8007994:	46a1      	mov	r9, r4
 8007996:	e7e6      	b.n	8007966 <__ssprint_r+0x8e>
 8007998:	4640      	mov	r0, r8
 800799a:	f000 ff95 	bl	80088c8 <_realloc_r>
 800799e:	4603      	mov	r3, r0
 80079a0:	2800      	cmp	r0, #0
 80079a2:	d1d6      	bne.n	8007952 <__ssprint_r+0x7a>
 80079a4:	4640      	mov	r0, r8
 80079a6:	6929      	ldr	r1, [r5, #16]
 80079a8:	f000 fe0a 	bl	80085c0 <_free_r>
 80079ac:	89aa      	ldrh	r2, [r5, #12]
 80079ae:	f04f 34ff 	mov.w	r4, #4294967295
 80079b2:	230c      	movs	r3, #12
 80079b4:	4620      	mov	r0, r4
 80079b6:	f8c8 3000 	str.w	r3, [r8]
 80079ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80079be:	2300      	movs	r3, #0
 80079c0:	81aa      	strh	r2, [r5, #12]
 80079c2:	f8ca 3008 	str.w	r3, [sl, #8]
 80079c6:	f8ca 3004 	str.w	r3, [sl, #4]
 80079ca:	b003      	add	sp, #12
 80079cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079d0:	4620      	mov	r0, r4
 80079d2:	f8ca 4004 	str.w	r4, [sl, #4]
 80079d6:	b003      	add	sp, #12
 80079d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080079dc <_svfiprintf_r>:
 80079dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079e0:	b0b3      	sub	sp, #204	; 0xcc
 80079e2:	4692      	mov	sl, r2
 80079e4:	930b      	str	r3, [sp, #44]	; 0x2c
 80079e6:	898b      	ldrh	r3, [r1, #12]
 80079e8:	9108      	str	r1, [sp, #32]
 80079ea:	061a      	lsls	r2, r3, #24
 80079ec:	9005      	str	r0, [sp, #20]
 80079ee:	d503      	bpl.n	80079f8 <_svfiprintf_r+0x1c>
 80079f0:	690b      	ldr	r3, [r1, #16]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	f000 8522 	beq.w	800843c <_svfiprintf_r+0xa60>
 80079f8:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 80079fc:	f24a 1590 	movw	r5, #41360	; 0xa190
 8007a00:	4646      	mov	r6, r8
 8007a02:	f6c0 0500 	movt	r5, #2048	; 0x800
 8007a06:	f10d 0487 	add.w	r4, sp, #135	; 0x87
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	950d      	str	r5, [sp, #52]	; 0x34
 8007a0e:	f105 0710 	add.w	r7, r5, #16
 8007a12:	930e      	str	r3, [sp, #56]	; 0x38
 8007a14:	ebc4 0508 	rsb	r5, r4, r8
 8007a18:	9401      	str	r4, [sp, #4]
 8007a1a:	930a      	str	r3, [sp, #40]	; 0x28
 8007a1c:	9511      	str	r5, [sp, #68]	; 0x44
 8007a1e:	9317      	str	r3, [sp, #92]	; 0x5c
 8007a20:	9316      	str	r3, [sp, #88]	; 0x58
 8007a22:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
 8007a26:	f89a 3000 	ldrb.w	r3, [sl]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	bf18      	it	ne
 8007a2e:	2b25      	cmpne	r3, #37	; 0x25
 8007a30:	f000 83ca 	beq.w	80081c8 <_svfiprintf_r+0x7ec>
 8007a34:	f10a 0201 	add.w	r2, sl, #1
 8007a38:	4614      	mov	r4, r2
 8007a3a:	3201      	adds	r2, #1
 8007a3c:	7823      	ldrb	r3, [r4, #0]
 8007a3e:	2b25      	cmp	r3, #37	; 0x25
 8007a40:	bf18      	it	ne
 8007a42:	2b00      	cmpne	r3, #0
 8007a44:	d1f8      	bne.n	8007a38 <_svfiprintf_r+0x5c>
 8007a46:	ebb4 050a 	subs.w	r5, r4, sl
 8007a4a:	d010      	beq.n	8007a6e <_svfiprintf_r+0x92>
 8007a4c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007a4e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007a50:	3301      	adds	r3, #1
 8007a52:	f8c6 a000 	str.w	sl, [r6]
 8007a56:	2b07      	cmp	r3, #7
 8007a58:	6075      	str	r5, [r6, #4]
 8007a5a:	442a      	add	r2, r5
 8007a5c:	9316      	str	r3, [sp, #88]	; 0x58
 8007a5e:	9217      	str	r2, [sp, #92]	; 0x5c
 8007a60:	bfd8      	it	le
 8007a62:	3608      	addle	r6, #8
 8007a64:	f300 8436 	bgt.w	80082d4 <_svfiprintf_r+0x8f8>
 8007a68:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007a6a:	4428      	add	r0, r5
 8007a6c:	900a      	str	r0, [sp, #40]	; 0x28
 8007a6e:	7823      	ldrb	r3, [r4, #0]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	f000 83bc 	beq.w	80081ee <_svfiprintf_r+0x812>
 8007a76:	2300      	movs	r3, #0
 8007a78:	f104 0a01 	add.w	sl, r4, #1
 8007a7c:	4619      	mov	r1, r3
 8007a7e:	f88d 304f 	strb.w	r3, [sp, #79]	; 0x4f
 8007a82:	4608      	mov	r0, r1
 8007a84:	9304      	str	r3, [sp, #16]
 8007a86:	9302      	str	r3, [sp, #8]
 8007a88:	7863      	ldrb	r3, [r4, #1]
 8007a8a:	f04f 34ff 	mov.w	r4, #4294967295
 8007a8e:	9403      	str	r4, [sp, #12]
 8007a90:	f10a 0a01 	add.w	sl, sl, #1
 8007a94:	f1a3 0220 	sub.w	r2, r3, #32
 8007a98:	2a58      	cmp	r2, #88	; 0x58
 8007a9a:	f200 82b5 	bhi.w	8008008 <_svfiprintf_r+0x62c>
 8007a9e:	e8df f012 	tbh	[pc, r2, lsl #1]
 8007aa2:	02b302a3 	adcseq	r0, r3, #805306378	; 0x3000000a
 8007aa6:	02aa02b3 	adceq	r0, sl, #805306379	; 0x3000000b
 8007aaa:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007aae:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007ab2:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007ab6:	02850059 	addeq	r0, r5, #89	; 0x59
 8007aba:	006102b3 	strhteq	r0, [r1], #-35	; 0xffffffdd
 8007abe:	02b3020c 	adcseq	r0, r3, #12, 4	; 0xc0000000
 8007ac2:	01f70205 	mvnseq	r0, r5, lsl #4
 8007ac6:	01f701f7 	ldrsheq	r0, [r7, #23]!
 8007aca:	01f701f7 	ldrsheq	r0, [r7, #23]!
 8007ace:	01f701f7 	ldrsheq	r0, [r7, #23]!
 8007ad2:	01f701f7 	ldrsheq	r0, [r7, #23]!
 8007ad6:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007ada:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007ade:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007ae2:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007ae6:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007aea:	02b301dc 	adcseq	r0, r3, #220, 2	; 0x37
 8007aee:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007af2:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007af6:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007afa:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007afe:	026902b3 	rsbeq	r0, r9, #805306379	; 0x3000000b
 8007b02:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007b06:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007b0a:	022c02b3 	eoreq	r0, ip, #805306379	; 0x3000000b
 8007b0e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007b12:	02b30245 	adcseq	r0, r3, #1342177284	; 0x50000004
 8007b16:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007b1a:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007b1e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007b22:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007b26:	01ca02b3 	strheq	r0, [sl, #35]	; 0x23
 8007b2a:	02b301b0 	adcseq	r0, r3, #176, 2	; 0x2c
 8007b2e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007b32:	01b001a9 	lsrseq	r0, r9, #3
 8007b36:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007b3a:	02b30197 	adcseq	r0, r3, #-1073741787	; 0xc0000025
 8007b3e:	01310185 	teqeq	r1, r5, lsl #3
 8007b42:	017e0142 	cmneq	lr, r2, asr #2
 8007b46:	015902b3 	ldrheq	r0, [r9, #-35]	; 0xffffffdd
 8007b4a:	006802b3 	strhteq	r0, [r8], #-35	; 0xffffffdd
 8007b4e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007b52:	9c0b0289 	sfmls	f0, 4, [fp], {137}	; 0x89
 8007b56:	1d23      	adds	r3, r4, #4
 8007b58:	6820      	ldr	r0, [r4, #0]
 8007b5a:	2800      	cmp	r0, #0
 8007b5c:	f280 8400 	bge.w	8008360 <_svfiprintf_r+0x984>
 8007b60:	4240      	negs	r0, r0
 8007b62:	930b      	str	r3, [sp, #44]	; 0x2c
 8007b64:	9d02      	ldr	r5, [sp, #8]
 8007b66:	f045 0504 	orr.w	r5, r5, #4
 8007b6a:	9502      	str	r5, [sp, #8]
 8007b6c:	f89a 3000 	ldrb.w	r3, [sl]
 8007b70:	e78e      	b.n	8007a90 <_svfiprintf_r+0xb4>
 8007b72:	9d02      	ldr	r5, [sp, #8]
 8007b74:	9004      	str	r0, [sp, #16]
 8007b76:	06aa      	lsls	r2, r5, #26
 8007b78:	f140 81c8 	bpl.w	8007f0c <_svfiprintf_r+0x530>
 8007b7c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007b7e:	2301      	movs	r3, #1
 8007b80:	1de2      	adds	r2, r4, #7
 8007b82:	f022 0207 	bic.w	r2, r2, #7
 8007b86:	f102 0508 	add.w	r5, r2, #8
 8007b8a:	950b      	str	r5, [sp, #44]	; 0x2c
 8007b8c:	e9d2 4500 	ldrd	r4, r5, [r2]
 8007b90:	f04f 0c00 	mov.w	ip, #0
 8007b94:	f88d c04f 	strb.w	ip, [sp, #79]	; 0x4f
 8007b98:	9a03      	ldr	r2, [sp, #12]
 8007b9a:	2a00      	cmp	r2, #0
 8007b9c:	bfa2      	ittt	ge
 8007b9e:	9802      	ldrge	r0, [sp, #8]
 8007ba0:	f020 0080 	bicge.w	r0, r0, #128	; 0x80
 8007ba4:	9002      	strge	r0, [sp, #8]
 8007ba6:	ea54 0105 	orrs.w	r1, r4, r5
 8007baa:	9803      	ldr	r0, [sp, #12]
 8007bac:	bf0c      	ite	eq
 8007bae:	2200      	moveq	r2, #0
 8007bb0:	2201      	movne	r2, #1
 8007bb2:	2800      	cmp	r0, #0
 8007bb4:	bf18      	it	ne
 8007bb6:	f042 0201 	orrne.w	r2, r2, #1
 8007bba:	2a00      	cmp	r2, #0
 8007bbc:	f000 8306 	beq.w	80081cc <_svfiprintf_r+0x7f0>
 8007bc0:	2b01      	cmp	r3, #1
 8007bc2:	f000 83ab 	beq.w	800831c <_svfiprintf_r+0x940>
 8007bc6:	2b02      	cmp	r3, #2
 8007bc8:	f10d 0287 	add.w	r2, sp, #135	; 0x87
 8007bcc:	d179      	bne.n	8007cc2 <_svfiprintf_r+0x2e6>
 8007bce:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 8007bd2:	f004 010f 	and.w	r1, r4, #15
 8007bd6:	0923      	lsrs	r3, r4, #4
 8007bd8:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 8007bdc:	0928      	lsrs	r0, r5, #4
 8007bde:	f81b 1001 	ldrb.w	r1, [fp, r1]
 8007be2:	461c      	mov	r4, r3
 8007be4:	4605      	mov	r5, r0
 8007be6:	4691      	mov	r9, r2
 8007be8:	ea54 0005 	orrs.w	r0, r4, r5
 8007bec:	f102 32ff 	add.w	r2, r2, #4294967295
 8007bf0:	f889 1000 	strb.w	r1, [r9]
 8007bf4:	d1ed      	bne.n	8007bd2 <_svfiprintf_r+0x1f6>
 8007bf6:	ebc9 0308 	rsb	r3, r9, r8
 8007bfa:	9306      	str	r3, [sp, #24]
 8007bfc:	9c06      	ldr	r4, [sp, #24]
 8007bfe:	9d03      	ldr	r5, [sp, #12]
 8007c00:	42ac      	cmp	r4, r5
 8007c02:	bfb8      	it	lt
 8007c04:	462c      	movlt	r4, r5
 8007c06:	f1bc 0f00 	cmp.w	ip, #0
 8007c0a:	d000      	beq.n	8007c0e <_svfiprintf_r+0x232>
 8007c0c:	3401      	adds	r4, #1
 8007c0e:	9b02      	ldr	r3, [sp, #8]
 8007c10:	9d02      	ldr	r5, [sp, #8]
 8007c12:	f013 0302 	ands.w	r3, r3, #2
 8007c16:	9309      	str	r3, [sp, #36]	; 0x24
 8007c18:	bf18      	it	ne
 8007c1a:	3402      	addne	r4, #2
 8007c1c:	f015 0584 	ands.w	r5, r5, #132	; 0x84
 8007c20:	950c      	str	r5, [sp, #48]	; 0x30
 8007c22:	f040 8201 	bne.w	8008028 <_svfiprintf_r+0x64c>
 8007c26:	9804      	ldr	r0, [sp, #16]
 8007c28:	1b05      	subs	r5, r0, r4
 8007c2a:	2d00      	cmp	r5, #0
 8007c2c:	f340 81fc 	ble.w	8008028 <_svfiprintf_r+0x64c>
 8007c30:	2d10      	cmp	r5, #16
 8007c32:	f24a 1390 	movw	r3, #41360	; 0xa190
 8007c36:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8007c38:	f340 840d 	ble.w	8008456 <_svfiprintf_r+0xa7a>
 8007c3c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8007c40:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 8007c44:	9410      	str	r4, [sp, #64]	; 0x40
 8007c46:	f04f 0b10 	mov.w	fp, #16
 8007c4a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007c4c:	9307      	str	r3, [sp, #28]
 8007c4e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007c52:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8007c54:	e002      	b.n	8007c5c <_svfiprintf_r+0x280>
 8007c56:	3d10      	subs	r5, #16
 8007c58:	2d10      	cmp	r5, #16
 8007c5a:	dd17      	ble.n	8007c8c <_svfiprintf_r+0x2b0>
 8007c5c:	3201      	adds	r2, #1
 8007c5e:	3110      	adds	r1, #16
 8007c60:	2a07      	cmp	r2, #7
 8007c62:	e886 0810 	stmia.w	r6, {r4, fp}
 8007c66:	9216      	str	r2, [sp, #88]	; 0x58
 8007c68:	f106 0608 	add.w	r6, r6, #8
 8007c6c:	9117      	str	r1, [sp, #92]	; 0x5c
 8007c6e:	ddf2      	ble.n	8007c56 <_svfiprintf_r+0x27a>
 8007c70:	9805      	ldr	r0, [sp, #20]
 8007c72:	4649      	mov	r1, r9
 8007c74:	aa15      	add	r2, sp, #84	; 0x54
 8007c76:	4646      	mov	r6, r8
 8007c78:	f7ff fe2e 	bl	80078d8 <__ssprint_r>
 8007c7c:	2800      	cmp	r0, #0
 8007c7e:	f040 82bd 	bne.w	80081fc <_svfiprintf_r+0x820>
 8007c82:	3d10      	subs	r5, #16
 8007c84:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8007c86:	2d10      	cmp	r5, #16
 8007c88:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007c8a:	dce7      	bgt.n	8007c5c <_svfiprintf_r+0x280>
 8007c8c:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 8007c90:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8007c92:	3201      	adds	r2, #1
 8007c94:	9b07      	ldr	r3, [sp, #28]
 8007c96:	2a07      	cmp	r2, #7
 8007c98:	4429      	add	r1, r5
 8007c9a:	9216      	str	r2, [sp, #88]	; 0x58
 8007c9c:	e886 0028 	stmia.w	r6, {r3, r5}
 8007ca0:	bfd8      	it	le
 8007ca2:	3608      	addle	r6, #8
 8007ca4:	9117      	str	r1, [sp, #92]	; 0x5c
 8007ca6:	f340 81c1 	ble.w	800802c <_svfiprintf_r+0x650>
 8007caa:	9805      	ldr	r0, [sp, #20]
 8007cac:	aa15      	add	r2, sp, #84	; 0x54
 8007cae:	9908      	ldr	r1, [sp, #32]
 8007cb0:	f7ff fe12 	bl	80078d8 <__ssprint_r>
 8007cb4:	2800      	cmp	r0, #0
 8007cb6:	f040 82a1 	bne.w	80081fc <_svfiprintf_r+0x820>
 8007cba:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8007cbc:	4646      	mov	r6, r8
 8007cbe:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007cc0:	e1b4      	b.n	800802c <_svfiprintf_r+0x650>
 8007cc2:	08e3      	lsrs	r3, r4, #3
 8007cc4:	08e9      	lsrs	r1, r5, #3
 8007cc6:	ea43 7345 	orr.w	r3, r3, r5, lsl #29
 8007cca:	4691      	mov	r9, r2
 8007ccc:	460d      	mov	r5, r1
 8007cce:	f004 0207 	and.w	r2, r4, #7
 8007cd2:	461c      	mov	r4, r3
 8007cd4:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8007cd8:	ea54 0105 	orrs.w	r1, r4, r5
 8007cdc:	f109 32ff 	add.w	r2, r9, #4294967295
 8007ce0:	f889 3000 	strb.w	r3, [r9]
 8007ce4:	d1ed      	bne.n	8007cc2 <_svfiprintf_r+0x2e6>
 8007ce6:	9c02      	ldr	r4, [sp, #8]
 8007ce8:	4649      	mov	r1, r9
 8007cea:	07e0      	lsls	r0, r4, #31
 8007cec:	f140 8347 	bpl.w	800837e <_svfiprintf_r+0x9a2>
 8007cf0:	2b30      	cmp	r3, #48	; 0x30
 8007cf2:	d080      	beq.n	8007bf6 <_svfiprintf_r+0x21a>
 8007cf4:	2330      	movs	r3, #48	; 0x30
 8007cf6:	ebc2 0408 	rsb	r4, r2, r8
 8007cfa:	4691      	mov	r9, r2
 8007cfc:	9406      	str	r4, [sp, #24]
 8007cfe:	f801 3c01 	strb.w	r3, [r1, #-1]
 8007d02:	e77b      	b.n	8007bfc <_svfiprintf_r+0x220>
 8007d04:	9d02      	ldr	r5, [sp, #8]
 8007d06:	9004      	str	r0, [sp, #16]
 8007d08:	f015 0320 	ands.w	r3, r5, #32
 8007d0c:	f000 813c 	beq.w	8007f88 <_svfiprintf_r+0x5ac>
 8007d10:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007d12:	2300      	movs	r3, #0
 8007d14:	1de2      	adds	r2, r4, #7
 8007d16:	f022 0207 	bic.w	r2, r2, #7
 8007d1a:	f102 0508 	add.w	r5, r2, #8
 8007d1e:	950b      	str	r5, [sp, #44]	; 0x2c
 8007d20:	e9d2 4500 	ldrd	r4, r5, [r2]
 8007d24:	e734      	b.n	8007b90 <_svfiprintf_r+0x1b4>
 8007d26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d28:	9d02      	ldr	r5, [sp, #8]
 8007d2a:	9004      	str	r0, [sp, #16]
 8007d2c:	f045 0502 	orr.w	r5, r5, #2
 8007d30:	9502      	str	r5, [sp, #8]
 8007d32:	1d1d      	adds	r5, r3, #4
 8007d34:	950b      	str	r5, [sp, #44]	; 0x2c
 8007d36:	f24a 25c0 	movw	r5, #41664	; 0xa2c0
 8007d3a:	681c      	ldr	r4, [r3, #0]
 8007d3c:	f6c0 0500 	movt	r5, #2048	; 0x800
 8007d40:	2330      	movs	r3, #48	; 0x30
 8007d42:	950e      	str	r5, [sp, #56]	; 0x38
 8007d44:	2500      	movs	r5, #0
 8007d46:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 8007d4a:	2378      	movs	r3, #120	; 0x78
 8007d4c:	f88d 3051 	strb.w	r3, [sp, #81]	; 0x51
 8007d50:	2302      	movs	r3, #2
 8007d52:	e71d      	b.n	8007b90 <_svfiprintf_r+0x1b4>
 8007d54:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007d56:	9004      	str	r0, [sp, #16]
 8007d58:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8007d5a:	f8d4 9000 	ldr.w	r9, [r4]
 8007d5e:	2400      	movs	r4, #0
 8007d60:	1d05      	adds	r5, r0, #4
 8007d62:	f88d 404f 	strb.w	r4, [sp, #79]	; 0x4f
 8007d66:	f1b9 0f00 	cmp.w	r9, #0
 8007d6a:	f000 8379 	beq.w	8008460 <_svfiprintf_r+0xa84>
 8007d6e:	9803      	ldr	r0, [sp, #12]
 8007d70:	2800      	cmp	r0, #0
 8007d72:	4648      	mov	r0, r9
 8007d74:	f2c0 834b 	blt.w	800840e <_svfiprintf_r+0xa32>
 8007d78:	4621      	mov	r1, r4
 8007d7a:	9a03      	ldr	r2, [sp, #12]
 8007d7c:	f7fe fee6 	bl	8006b4c <memchr>
 8007d80:	2800      	cmp	r0, #0
 8007d82:	f000 837a 	beq.w	800847a <_svfiprintf_r+0xa9e>
 8007d86:	950b      	str	r5, [sp, #44]	; 0x2c
 8007d88:	ebc9 0000 	rsb	r0, r9, r0
 8007d8c:	9d03      	ldr	r5, [sp, #12]
 8007d8e:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 8007d92:	42a8      	cmp	r0, r5
 8007d94:	bfb8      	it	lt
 8007d96:	4605      	movlt	r5, r0
 8007d98:	9403      	str	r4, [sp, #12]
 8007d9a:	9506      	str	r5, [sp, #24]
 8007d9c:	e72e      	b.n	8007bfc <_svfiprintf_r+0x220>
 8007d9e:	9c02      	ldr	r4, [sp, #8]
 8007da0:	f044 0420 	orr.w	r4, r4, #32
 8007da4:	9402      	str	r4, [sp, #8]
 8007da6:	f89a 3000 	ldrb.w	r3, [sl]
 8007daa:	e671      	b.n	8007a90 <_svfiprintf_r+0xb4>
 8007dac:	9c02      	ldr	r4, [sp, #8]
 8007dae:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8007db2:	06a0      	lsls	r0, r4, #26
 8007db4:	f100 831e 	bmi.w	80083f4 <_svfiprintf_r+0xa18>
 8007db8:	9c02      	ldr	r4, [sp, #8]
 8007dba:	06e1      	lsls	r1, r4, #27
 8007dbc:	f140 8330 	bpl.w	8008420 <_svfiprintf_r+0xa44>
 8007dc0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8007dc2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007dc4:	3504      	adds	r5, #4
 8007dc6:	f855 3c04 	ldr.w	r3, [r5, #-4]
 8007dca:	950b      	str	r5, [sp, #44]	; 0x2c
 8007dcc:	601c      	str	r4, [r3, #0]
 8007dce:	e62a      	b.n	8007a26 <_svfiprintf_r+0x4a>
 8007dd0:	f89a 3000 	ldrb.w	r3, [sl]
 8007dd4:	4652      	mov	r2, sl
 8007dd6:	2b6c      	cmp	r3, #108	; 0x6c
 8007dd8:	bf05      	ittet	eq
 8007dda:	f10a 0a01 	addeq.w	sl, sl, #1
 8007dde:	9c02      	ldreq	r4, [sp, #8]
 8007de0:	9d02      	ldrne	r5, [sp, #8]
 8007de2:	f044 0420 	orreq.w	r4, r4, #32
 8007de6:	bf0b      	itete	eq
 8007de8:	7853      	ldrbeq	r3, [r2, #1]
 8007dea:	f045 0510 	orrne.w	r5, r5, #16
 8007dee:	9402      	streq	r4, [sp, #8]
 8007df0:	9502      	strne	r5, [sp, #8]
 8007df2:	e64d      	b.n	8007a90 <_svfiprintf_r+0xb4>
 8007df4:	9d02      	ldr	r5, [sp, #8]
 8007df6:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8007dfa:	9502      	str	r5, [sp, #8]
 8007dfc:	f89a 3000 	ldrb.w	r3, [sl]
 8007e00:	e646      	b.n	8007a90 <_svfiprintf_r+0xb4>
 8007e02:	9d02      	ldr	r5, [sp, #8]
 8007e04:	9004      	str	r0, [sp, #16]
 8007e06:	06ab      	lsls	r3, r5, #26
 8007e08:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8007e0c:	d52f      	bpl.n	8007e6e <_svfiprintf_r+0x492>
 8007e0e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007e10:	1de3      	adds	r3, r4, #7
 8007e12:	f023 0307 	bic.w	r3, r3, #7
 8007e16:	f103 0508 	add.w	r5, r3, #8
 8007e1a:	950b      	str	r5, [sp, #44]	; 0x2c
 8007e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e20:	4614      	mov	r4, r2
 8007e22:	461d      	mov	r5, r3
 8007e24:	2a00      	cmp	r2, #0
 8007e26:	f173 0000 	sbcs.w	r0, r3, #0
 8007e2a:	f2c0 82c8 	blt.w	80083be <_svfiprintf_r+0x9e2>
 8007e2e:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 8007e32:	2301      	movs	r3, #1
 8007e34:	e6b0      	b.n	8007b98 <_svfiprintf_r+0x1bc>
 8007e36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e38:	f10d 0960 	add.w	r9, sp, #96	; 0x60
 8007e3c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8007e3e:	2401      	movs	r4, #1
 8007e40:	2200      	movs	r2, #0
 8007e42:	9004      	str	r0, [sp, #16]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	3504      	adds	r5, #4
 8007e48:	9406      	str	r4, [sp, #24]
 8007e4a:	950b      	str	r5, [sp, #44]	; 0x2c
 8007e4c:	f88d 204f 	strb.w	r2, [sp, #79]	; 0x4f
 8007e50:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8007e54:	2500      	movs	r5, #0
 8007e56:	9503      	str	r5, [sp, #12]
 8007e58:	e6d9      	b.n	8007c0e <_svfiprintf_r+0x232>
 8007e5a:	9c02      	ldr	r4, [sp, #8]
 8007e5c:	9004      	str	r0, [sp, #16]
 8007e5e:	f044 0410 	orr.w	r4, r4, #16
 8007e62:	9402      	str	r4, [sp, #8]
 8007e64:	9d02      	ldr	r5, [sp, #8]
 8007e66:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8007e6a:	06ab      	lsls	r3, r5, #26
 8007e6c:	d4cf      	bmi.n	8007e0e <_svfiprintf_r+0x432>
 8007e6e:	9c02      	ldr	r4, [sp, #8]
 8007e70:	06e5      	lsls	r5, r4, #27
 8007e72:	f100 8297 	bmi.w	80083a4 <_svfiprintf_r+0x9c8>
 8007e76:	9c02      	ldr	r4, [sp, #8]
 8007e78:	0664      	lsls	r4, r4, #25
 8007e7a:	f140 8293 	bpl.w	80083a4 <_svfiprintf_r+0x9c8>
 8007e7e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8007e80:	3004      	adds	r0, #4
 8007e82:	f930 4c04 	ldrsh.w	r4, [r0, #-4]
 8007e86:	900b      	str	r0, [sp, #44]	; 0x2c
 8007e88:	4622      	mov	r2, r4
 8007e8a:	17e5      	asrs	r5, r4, #31
 8007e8c:	462b      	mov	r3, r5
 8007e8e:	e7c9      	b.n	8007e24 <_svfiprintf_r+0x448>
 8007e90:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8007e94:	2000      	movs	r0, #0
 8007e96:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8007e9a:	f81a 3b01 	ldrb.w	r3, [sl], #1
 8007e9e:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 8007ea2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8007ea6:	2a09      	cmp	r2, #9
 8007ea8:	d9f5      	bls.n	8007e96 <_svfiprintf_r+0x4ba>
 8007eaa:	e5f3      	b.n	8007a94 <_svfiprintf_r+0xb8>
 8007eac:	9c02      	ldr	r4, [sp, #8]
 8007eae:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 8007eb2:	9402      	str	r4, [sp, #8]
 8007eb4:	f89a 3000 	ldrb.w	r3, [sl]
 8007eb8:	e5ea      	b.n	8007a90 <_svfiprintf_r+0xb4>
 8007eba:	f89a 3000 	ldrb.w	r3, [sl]
 8007ebe:	f10a 0501 	add.w	r5, sl, #1
 8007ec2:	2b2a      	cmp	r3, #42	; 0x2a
 8007ec4:	f000 82e1 	beq.w	800848a <_svfiprintf_r+0xaae>
 8007ec8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8007ecc:	2a09      	cmp	r2, #9
 8007ece:	bf82      	ittt	hi
 8007ed0:	2400      	movhi	r4, #0
 8007ed2:	46aa      	movhi	sl, r5
 8007ed4:	9403      	strhi	r4, [sp, #12]
 8007ed6:	f63f addd 	bhi.w	8007a94 <_svfiprintf_r+0xb8>
 8007eda:	2400      	movs	r4, #0
 8007edc:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8007ee0:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007ee4:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 8007ee8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8007eec:	2a09      	cmp	r2, #9
 8007eee:	d9f5      	bls.n	8007edc <_svfiprintf_r+0x500>
 8007ef0:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
 8007ef4:	46aa      	mov	sl, r5
 8007ef6:	9403      	str	r4, [sp, #12]
 8007ef8:	e5cc      	b.n	8007a94 <_svfiprintf_r+0xb8>
 8007efa:	9c02      	ldr	r4, [sp, #8]
 8007efc:	9004      	str	r0, [sp, #16]
 8007efe:	f044 0410 	orr.w	r4, r4, #16
 8007f02:	9402      	str	r4, [sp, #8]
 8007f04:	9d02      	ldr	r5, [sp, #8]
 8007f06:	06aa      	lsls	r2, r5, #26
 8007f08:	f53f ae38 	bmi.w	8007b7c <_svfiprintf_r+0x1a0>
 8007f0c:	9c02      	ldr	r4, [sp, #8]
 8007f0e:	06e3      	lsls	r3, r4, #27
 8007f10:	f100 8267 	bmi.w	80083e2 <_svfiprintf_r+0xa06>
 8007f14:	9c02      	ldr	r4, [sp, #8]
 8007f16:	0665      	lsls	r5, r4, #25
 8007f18:	f140 8263 	bpl.w	80083e2 <_svfiprintf_r+0xa06>
 8007f1c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8007f1e:	2500      	movs	r5, #0
 8007f20:	2301      	movs	r3, #1
 8007f22:	3004      	adds	r0, #4
 8007f24:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8007f28:	900b      	str	r0, [sp, #44]	; 0x2c
 8007f2a:	e631      	b.n	8007b90 <_svfiprintf_r+0x1b4>
 8007f2c:	9d02      	ldr	r5, [sp, #8]
 8007f2e:	f24a 24ac 	movw	r4, #41644	; 0xa2ac
 8007f32:	f6c0 0400 	movt	r4, #2048	; 0x800
 8007f36:	940e      	str	r4, [sp, #56]	; 0x38
 8007f38:	06ac      	lsls	r4, r5, #26
 8007f3a:	9004      	str	r0, [sp, #16]
 8007f3c:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8007f40:	d543      	bpl.n	8007fca <_svfiprintf_r+0x5ee>
 8007f42:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007f44:	1de2      	adds	r2, r4, #7
 8007f46:	f022 0207 	bic.w	r2, r2, #7
 8007f4a:	f102 0508 	add.w	r5, r2, #8
 8007f4e:	950b      	str	r5, [sp, #44]	; 0x2c
 8007f50:	e9d2 4500 	ldrd	r4, r5, [r2]
 8007f54:	9802      	ldr	r0, [sp, #8]
 8007f56:	07c2      	lsls	r2, r0, #31
 8007f58:	d554      	bpl.n	8008004 <_svfiprintf_r+0x628>
 8007f5a:	ea54 0105 	orrs.w	r1, r4, r5
 8007f5e:	d051      	beq.n	8008004 <_svfiprintf_r+0x628>
 8007f60:	f88d 3051 	strb.w	r3, [sp, #81]	; 0x51
 8007f64:	f040 0002 	orr.w	r0, r0, #2
 8007f68:	2330      	movs	r3, #48	; 0x30
 8007f6a:	9002      	str	r0, [sp, #8]
 8007f6c:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 8007f70:	2302      	movs	r3, #2
 8007f72:	e60d      	b.n	8007b90 <_svfiprintf_r+0x1b4>
 8007f74:	9c02      	ldr	r4, [sp, #8]
 8007f76:	9004      	str	r0, [sp, #16]
 8007f78:	f044 0410 	orr.w	r4, r4, #16
 8007f7c:	9402      	str	r4, [sp, #8]
 8007f7e:	9d02      	ldr	r5, [sp, #8]
 8007f80:	f015 0320 	ands.w	r3, r5, #32
 8007f84:	f47f aec4 	bne.w	8007d10 <_svfiprintf_r+0x334>
 8007f88:	9c02      	ldr	r4, [sp, #8]
 8007f8a:	f014 0210 	ands.w	r2, r4, #16
 8007f8e:	f040 8220 	bne.w	80083d2 <_svfiprintf_r+0x9f6>
 8007f92:	9c02      	ldr	r4, [sp, #8]
 8007f94:	f014 0340 	ands.w	r3, r4, #64	; 0x40
 8007f98:	f000 821b 	beq.w	80083d2 <_svfiprintf_r+0x9f6>
 8007f9c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8007f9e:	4613      	mov	r3, r2
 8007fa0:	2500      	movs	r5, #0
 8007fa2:	3004      	adds	r0, #4
 8007fa4:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8007fa8:	900b      	str	r0, [sp, #44]	; 0x2c
 8007faa:	e5f1      	b.n	8007b90 <_svfiprintf_r+0x1b4>
 8007fac:	f89a 3000 	ldrb.w	r3, [sl]
 8007fb0:	212b      	movs	r1, #43	; 0x2b
 8007fb2:	e56d      	b.n	8007a90 <_svfiprintf_r+0xb4>
 8007fb4:	9d02      	ldr	r5, [sp, #8]
 8007fb6:	f24a 24c0 	movw	r4, #41664	; 0xa2c0
 8007fba:	f6c0 0400 	movt	r4, #2048	; 0x800
 8007fbe:	940e      	str	r4, [sp, #56]	; 0x38
 8007fc0:	06ac      	lsls	r4, r5, #26
 8007fc2:	9004      	str	r0, [sp, #16]
 8007fc4:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8007fc8:	d4bb      	bmi.n	8007f42 <_svfiprintf_r+0x566>
 8007fca:	9c02      	ldr	r4, [sp, #8]
 8007fcc:	06e0      	lsls	r0, r4, #27
 8007fce:	f100 81e2 	bmi.w	8008396 <_svfiprintf_r+0x9ba>
 8007fd2:	9c02      	ldr	r4, [sp, #8]
 8007fd4:	0661      	lsls	r1, r4, #25
 8007fd6:	f140 81de 	bpl.w	8008396 <_svfiprintf_r+0x9ba>
 8007fda:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8007fdc:	2500      	movs	r5, #0
 8007fde:	3004      	adds	r0, #4
 8007fe0:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8007fe4:	900b      	str	r0, [sp, #44]	; 0x2c
 8007fe6:	e7b5      	b.n	8007f54 <_svfiprintf_r+0x578>
 8007fe8:	f89a 3000 	ldrb.w	r3, [sl]
 8007fec:	2900      	cmp	r1, #0
 8007fee:	f47f ad4f 	bne.w	8007a90 <_svfiprintf_r+0xb4>
 8007ff2:	2120      	movs	r1, #32
 8007ff4:	e54c      	b.n	8007a90 <_svfiprintf_r+0xb4>
 8007ff6:	9d02      	ldr	r5, [sp, #8]
 8007ff8:	f045 0501 	orr.w	r5, r5, #1
 8007ffc:	9502      	str	r5, [sp, #8]
 8007ffe:	f89a 3000 	ldrb.w	r3, [sl]
 8008002:	e545      	b.n	8007a90 <_svfiprintf_r+0xb4>
 8008004:	2302      	movs	r3, #2
 8008006:	e5c3      	b.n	8007b90 <_svfiprintf_r+0x1b4>
 8008008:	9004      	str	r0, [sp, #16]
 800800a:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 800800e:	2b00      	cmp	r3, #0
 8008010:	f000 80ed 	beq.w	80081ee <_svfiprintf_r+0x812>
 8008014:	2401      	movs	r4, #1
 8008016:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800801a:	9406      	str	r4, [sp, #24]
 800801c:	2300      	movs	r3, #0
 800801e:	f10d 0960 	add.w	r9, sp, #96	; 0x60
 8008022:	f88d 304f 	strb.w	r3, [sp, #79]	; 0x4f
 8008026:	e715      	b.n	8007e54 <_svfiprintf_r+0x478>
 8008028:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800802a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800802c:	f89d 304f 	ldrb.w	r3, [sp, #79]	; 0x4f
 8008030:	b173      	cbz	r3, 8008050 <_svfiprintf_r+0x674>
 8008032:	3201      	adds	r2, #1
 8008034:	3101      	adds	r1, #1
 8008036:	2a07      	cmp	r2, #7
 8008038:	f10d 004f 	add.w	r0, sp, #79	; 0x4f
 800803c:	f04f 0301 	mov.w	r3, #1
 8008040:	9216      	str	r2, [sp, #88]	; 0x58
 8008042:	e886 0009 	stmia.w	r6, {r0, r3}
 8008046:	bfd8      	it	le
 8008048:	3608      	addle	r6, #8
 800804a:	9117      	str	r1, [sp, #92]	; 0x5c
 800804c:	f300 8157 	bgt.w	80082fe <_svfiprintf_r+0x922>
 8008050:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008052:	b16d      	cbz	r5, 8008070 <_svfiprintf_r+0x694>
 8008054:	3201      	adds	r2, #1
 8008056:	3102      	adds	r1, #2
 8008058:	2a07      	cmp	r2, #7
 800805a:	a814      	add	r0, sp, #80	; 0x50
 800805c:	f04f 0302 	mov.w	r3, #2
 8008060:	9216      	str	r2, [sp, #88]	; 0x58
 8008062:	e886 0009 	stmia.w	r6, {r0, r3}
 8008066:	bfd8      	it	le
 8008068:	3608      	addle	r6, #8
 800806a:	9117      	str	r1, [sp, #92]	; 0x5c
 800806c:	f300 813c 	bgt.w	80082e8 <_svfiprintf_r+0x90c>
 8008070:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008072:	2b80      	cmp	r3, #128	; 0x80
 8008074:	f000 80cd 	beq.w	8008212 <_svfiprintf_r+0x836>
 8008078:	9803      	ldr	r0, [sp, #12]
 800807a:	9b06      	ldr	r3, [sp, #24]
 800807c:	1ac5      	subs	r5, r0, r3
 800807e:	2d00      	cmp	r5, #0
 8008080:	dd44      	ble.n	800810c <_svfiprintf_r+0x730>
 8008082:	4ba5      	ldr	r3, [pc, #660]	; (8008318 <_svfiprintf_r+0x93c>)
 8008084:	2d10      	cmp	r5, #16
 8008086:	9307      	str	r3, [sp, #28]
 8008088:	dd2b      	ble.n	80080e2 <_svfiprintf_r+0x706>
 800808a:	f8cd 900c 	str.w	r9, [sp, #12]
 800808e:	f04f 0b10 	mov.w	fp, #16
 8008092:	9409      	str	r4, [sp, #36]	; 0x24
 8008094:	46a9      	mov	r9, r5
 8008096:	9c05      	ldr	r4, [sp, #20]
 8008098:	9d08      	ldr	r5, [sp, #32]
 800809a:	e004      	b.n	80080a6 <_svfiprintf_r+0x6ca>
 800809c:	f1a9 0910 	sub.w	r9, r9, #16
 80080a0:	f1b9 0f10 	cmp.w	r9, #16
 80080a4:	dd19      	ble.n	80080da <_svfiprintf_r+0x6fe>
 80080a6:	3201      	adds	r2, #1
 80080a8:	3110      	adds	r1, #16
 80080aa:	2a07      	cmp	r2, #7
 80080ac:	e886 0880 	stmia.w	r6, {r7, fp}
 80080b0:	9216      	str	r2, [sp, #88]	; 0x58
 80080b2:	f106 0608 	add.w	r6, r6, #8
 80080b6:	9117      	str	r1, [sp, #92]	; 0x5c
 80080b8:	ddf0      	ble.n	800809c <_svfiprintf_r+0x6c0>
 80080ba:	4620      	mov	r0, r4
 80080bc:	4629      	mov	r1, r5
 80080be:	aa15      	add	r2, sp, #84	; 0x54
 80080c0:	4646      	mov	r6, r8
 80080c2:	f7ff fc09 	bl	80078d8 <__ssprint_r>
 80080c6:	2800      	cmp	r0, #0
 80080c8:	f040 8098 	bne.w	80081fc <_svfiprintf_r+0x820>
 80080cc:	f1a9 0910 	sub.w	r9, r9, #16
 80080d0:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80080d2:	f1b9 0f10 	cmp.w	r9, #16
 80080d6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80080d8:	dce5      	bgt.n	80080a6 <_svfiprintf_r+0x6ca>
 80080da:	464d      	mov	r5, r9
 80080dc:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80080de:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80080e2:	3201      	adds	r2, #1
 80080e4:	9b07      	ldr	r3, [sp, #28]
 80080e6:	2a07      	cmp	r2, #7
 80080e8:	4429      	add	r1, r5
 80080ea:	9216      	str	r2, [sp, #88]	; 0x58
 80080ec:	e886 0028 	stmia.w	r6, {r3, r5}
 80080f0:	bfd8      	it	le
 80080f2:	3608      	addle	r6, #8
 80080f4:	9117      	str	r1, [sp, #92]	; 0x5c
 80080f6:	dd09      	ble.n	800810c <_svfiprintf_r+0x730>
 80080f8:	9805      	ldr	r0, [sp, #20]
 80080fa:	aa15      	add	r2, sp, #84	; 0x54
 80080fc:	9908      	ldr	r1, [sp, #32]
 80080fe:	f7ff fbeb 	bl	80078d8 <__ssprint_r>
 8008102:	2800      	cmp	r0, #0
 8008104:	d17a      	bne.n	80081fc <_svfiprintf_r+0x820>
 8008106:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008108:	4646      	mov	r6, r8
 800810a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800810c:	3201      	adds	r2, #1
 800810e:	9d06      	ldr	r5, [sp, #24]
 8008110:	2a07      	cmp	r2, #7
 8008112:	9216      	str	r2, [sp, #88]	; 0x58
 8008114:	4429      	add	r1, r5
 8008116:	f8c6 9000 	str.w	r9, [r6]
 800811a:	9117      	str	r1, [sp, #92]	; 0x5c
 800811c:	bfd8      	it	le
 800811e:	f106 0308 	addle.w	r3, r6, #8
 8008122:	6075      	str	r5, [r6, #4]
 8008124:	f300 80c0 	bgt.w	80082a8 <_svfiprintf_r+0x8cc>
 8008128:	9d02      	ldr	r5, [sp, #8]
 800812a:	076a      	lsls	r2, r5, #29
 800812c:	d538      	bpl.n	80081a0 <_svfiprintf_r+0x7c4>
 800812e:	9804      	ldr	r0, [sp, #16]
 8008130:	1b05      	subs	r5, r0, r4
 8008132:	2d00      	cmp	r5, #0
 8008134:	dd34      	ble.n	80081a0 <_svfiprintf_r+0x7c4>
 8008136:	2d10      	cmp	r5, #16
 8008138:	f24a 1090 	movw	r0, #41360	; 0xa190
 800813c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8008140:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008142:	9007      	str	r0, [sp, #28]
 8008144:	dd22      	ble.n	800818c <_svfiprintf_r+0x7b0>
 8008146:	9402      	str	r4, [sp, #8]
 8008148:	2610      	movs	r6, #16
 800814a:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800814e:	f8dd b020 	ldr.w	fp, [sp, #32]
 8008152:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8008154:	e002      	b.n	800815c <_svfiprintf_r+0x780>
 8008156:	3d10      	subs	r5, #16
 8008158:	2d10      	cmp	r5, #16
 800815a:	dd16      	ble.n	800818a <_svfiprintf_r+0x7ae>
 800815c:	3201      	adds	r2, #1
 800815e:	3110      	adds	r1, #16
 8008160:	2a07      	cmp	r2, #7
 8008162:	e883 0050 	stmia.w	r3, {r4, r6}
 8008166:	9216      	str	r2, [sp, #88]	; 0x58
 8008168:	f103 0308 	add.w	r3, r3, #8
 800816c:	9117      	str	r1, [sp, #92]	; 0x5c
 800816e:	ddf2      	ble.n	8008156 <_svfiprintf_r+0x77a>
 8008170:	4648      	mov	r0, r9
 8008172:	4659      	mov	r1, fp
 8008174:	aa15      	add	r2, sp, #84	; 0x54
 8008176:	f7ff fbaf 	bl	80078d8 <__ssprint_r>
 800817a:	4643      	mov	r3, r8
 800817c:	2800      	cmp	r0, #0
 800817e:	d13d      	bne.n	80081fc <_svfiprintf_r+0x820>
 8008180:	3d10      	subs	r5, #16
 8008182:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008184:	2d10      	cmp	r5, #16
 8008186:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008188:	dce8      	bgt.n	800815c <_svfiprintf_r+0x780>
 800818a:	9c02      	ldr	r4, [sp, #8]
 800818c:	3201      	adds	r2, #1
 800818e:	9807      	ldr	r0, [sp, #28]
 8008190:	2a07      	cmp	r2, #7
 8008192:	4429      	add	r1, r5
 8008194:	9216      	str	r2, [sp, #88]	; 0x58
 8008196:	9117      	str	r1, [sp, #92]	; 0x5c
 8008198:	e883 0021 	stmia.w	r3, {r0, r5}
 800819c:	f300 80e5 	bgt.w	800836a <_svfiprintf_r+0x98e>
 80081a0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80081a2:	9804      	ldr	r0, [sp, #16]
 80081a4:	4284      	cmp	r4, r0
 80081a6:	bfac      	ite	ge
 80081a8:	192d      	addge	r5, r5, r4
 80081aa:	182d      	addlt	r5, r5, r0
 80081ac:	950a      	str	r5, [sp, #40]	; 0x28
 80081ae:	2900      	cmp	r1, #0
 80081b0:	f040 8084 	bne.w	80082bc <_svfiprintf_r+0x8e0>
 80081b4:	2300      	movs	r3, #0
 80081b6:	9316      	str	r3, [sp, #88]	; 0x58
 80081b8:	f89a 3000 	ldrb.w	r3, [sl]
 80081bc:	4646      	mov	r6, r8
 80081be:	2b00      	cmp	r3, #0
 80081c0:	bf18      	it	ne
 80081c2:	2b25      	cmpne	r3, #37	; 0x25
 80081c4:	f47f ac36 	bne.w	8007a34 <_svfiprintf_r+0x58>
 80081c8:	4654      	mov	r4, sl
 80081ca:	e450      	b.n	8007a6e <_svfiprintf_r+0x92>
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d17e      	bne.n	80082ce <_svfiprintf_r+0x8f2>
 80081d0:	9c02      	ldr	r4, [sp, #8]
 80081d2:	07e1      	lsls	r1, r4, #31
 80081d4:	bf5c      	itt	pl
 80081d6:	9306      	strpl	r3, [sp, #24]
 80081d8:	46c1      	movpl	r9, r8
 80081da:	f57f ad0f 	bpl.w	8007bfc <_svfiprintf_r+0x220>
 80081de:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80081e0:	2330      	movs	r3, #48	; 0x30
 80081e2:	f10d 0987 	add.w	r9, sp, #135	; 0x87
 80081e6:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 80081ea:	9506      	str	r5, [sp, #24]
 80081ec:	e506      	b.n	8007bfc <_svfiprintf_r+0x220>
 80081ee:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80081f0:	b123      	cbz	r3, 80081fc <_svfiprintf_r+0x820>
 80081f2:	9805      	ldr	r0, [sp, #20]
 80081f4:	aa15      	add	r2, sp, #84	; 0x54
 80081f6:	9908      	ldr	r1, [sp, #32]
 80081f8:	f7ff fb6e 	bl	80078d8 <__ssprint_r>
 80081fc:	9c08      	ldr	r4, [sp, #32]
 80081fe:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008200:	89a3      	ldrh	r3, [r4, #12]
 8008202:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008206:	bf18      	it	ne
 8008208:	f04f 30ff 	movne.w	r0, #4294967295
 800820c:	b033      	add	sp, #204	; 0xcc
 800820e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008212:	9804      	ldr	r0, [sp, #16]
 8008214:	1b05      	subs	r5, r0, r4
 8008216:	2d00      	cmp	r5, #0
 8008218:	f77f af2e 	ble.w	8008078 <_svfiprintf_r+0x69c>
 800821c:	4b3e      	ldr	r3, [pc, #248]	; (8008318 <_svfiprintf_r+0x93c>)
 800821e:	2d10      	cmp	r5, #16
 8008220:	9307      	str	r3, [sp, #28]
 8008222:	dd2a      	ble.n	800827a <_svfiprintf_r+0x89e>
 8008224:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008228:	f04f 0b10 	mov.w	fp, #16
 800822c:	940c      	str	r4, [sp, #48]	; 0x30
 800822e:	46a9      	mov	r9, r5
 8008230:	9c05      	ldr	r4, [sp, #20]
 8008232:	9d08      	ldr	r5, [sp, #32]
 8008234:	e004      	b.n	8008240 <_svfiprintf_r+0x864>
 8008236:	f1a9 0910 	sub.w	r9, r9, #16
 800823a:	f1b9 0f10 	cmp.w	r9, #16
 800823e:	dd18      	ble.n	8008272 <_svfiprintf_r+0x896>
 8008240:	3201      	adds	r2, #1
 8008242:	3110      	adds	r1, #16
 8008244:	2a07      	cmp	r2, #7
 8008246:	e886 0880 	stmia.w	r6, {r7, fp}
 800824a:	9216      	str	r2, [sp, #88]	; 0x58
 800824c:	f106 0608 	add.w	r6, r6, #8
 8008250:	9117      	str	r1, [sp, #92]	; 0x5c
 8008252:	ddf0      	ble.n	8008236 <_svfiprintf_r+0x85a>
 8008254:	4620      	mov	r0, r4
 8008256:	4629      	mov	r1, r5
 8008258:	aa15      	add	r2, sp, #84	; 0x54
 800825a:	4646      	mov	r6, r8
 800825c:	f7ff fb3c 	bl	80078d8 <__ssprint_r>
 8008260:	2800      	cmp	r0, #0
 8008262:	d1cb      	bne.n	80081fc <_svfiprintf_r+0x820>
 8008264:	f1a9 0910 	sub.w	r9, r9, #16
 8008268:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800826a:	f1b9 0f10 	cmp.w	r9, #16
 800826e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008270:	dce6      	bgt.n	8008240 <_svfiprintf_r+0x864>
 8008272:	464d      	mov	r5, r9
 8008274:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8008276:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800827a:	3201      	adds	r2, #1
 800827c:	9b07      	ldr	r3, [sp, #28]
 800827e:	2a07      	cmp	r2, #7
 8008280:	4429      	add	r1, r5
 8008282:	9216      	str	r2, [sp, #88]	; 0x58
 8008284:	e886 0028 	stmia.w	r6, {r3, r5}
 8008288:	bfd8      	it	le
 800828a:	3608      	addle	r6, #8
 800828c:	9117      	str	r1, [sp, #92]	; 0x5c
 800828e:	f77f aef3 	ble.w	8008078 <_svfiprintf_r+0x69c>
 8008292:	9805      	ldr	r0, [sp, #20]
 8008294:	aa15      	add	r2, sp, #84	; 0x54
 8008296:	9908      	ldr	r1, [sp, #32]
 8008298:	f7ff fb1e 	bl	80078d8 <__ssprint_r>
 800829c:	2800      	cmp	r0, #0
 800829e:	d1ad      	bne.n	80081fc <_svfiprintf_r+0x820>
 80082a0:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80082a2:	4646      	mov	r6, r8
 80082a4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80082a6:	e6e7      	b.n	8008078 <_svfiprintf_r+0x69c>
 80082a8:	9805      	ldr	r0, [sp, #20]
 80082aa:	aa15      	add	r2, sp, #84	; 0x54
 80082ac:	9908      	ldr	r1, [sp, #32]
 80082ae:	f7ff fb13 	bl	80078d8 <__ssprint_r>
 80082b2:	2800      	cmp	r0, #0
 80082b4:	d1a2      	bne.n	80081fc <_svfiprintf_r+0x820>
 80082b6:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80082b8:	4643      	mov	r3, r8
 80082ba:	e735      	b.n	8008128 <_svfiprintf_r+0x74c>
 80082bc:	9805      	ldr	r0, [sp, #20]
 80082be:	aa15      	add	r2, sp, #84	; 0x54
 80082c0:	9908      	ldr	r1, [sp, #32]
 80082c2:	f7ff fb09 	bl	80078d8 <__ssprint_r>
 80082c6:	2800      	cmp	r0, #0
 80082c8:	f43f af74 	beq.w	80081b4 <_svfiprintf_r+0x7d8>
 80082cc:	e796      	b.n	80081fc <_svfiprintf_r+0x820>
 80082ce:	9206      	str	r2, [sp, #24]
 80082d0:	46c1      	mov	r9, r8
 80082d2:	e493      	b.n	8007bfc <_svfiprintf_r+0x220>
 80082d4:	9805      	ldr	r0, [sp, #20]
 80082d6:	aa15      	add	r2, sp, #84	; 0x54
 80082d8:	9908      	ldr	r1, [sp, #32]
 80082da:	f7ff fafd 	bl	80078d8 <__ssprint_r>
 80082de:	2800      	cmp	r0, #0
 80082e0:	d18c      	bne.n	80081fc <_svfiprintf_r+0x820>
 80082e2:	4646      	mov	r6, r8
 80082e4:	f7ff bbc0 	b.w	8007a68 <_svfiprintf_r+0x8c>
 80082e8:	9805      	ldr	r0, [sp, #20]
 80082ea:	aa15      	add	r2, sp, #84	; 0x54
 80082ec:	9908      	ldr	r1, [sp, #32]
 80082ee:	f7ff faf3 	bl	80078d8 <__ssprint_r>
 80082f2:	2800      	cmp	r0, #0
 80082f4:	d182      	bne.n	80081fc <_svfiprintf_r+0x820>
 80082f6:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80082f8:	4646      	mov	r6, r8
 80082fa:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80082fc:	e6b8      	b.n	8008070 <_svfiprintf_r+0x694>
 80082fe:	9805      	ldr	r0, [sp, #20]
 8008300:	aa15      	add	r2, sp, #84	; 0x54
 8008302:	9908      	ldr	r1, [sp, #32]
 8008304:	f7ff fae8 	bl	80078d8 <__ssprint_r>
 8008308:	2800      	cmp	r0, #0
 800830a:	f47f af77 	bne.w	80081fc <_svfiprintf_r+0x820>
 800830e:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008310:	4646      	mov	r6, r8
 8008312:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008314:	e69c      	b.n	8008050 <_svfiprintf_r+0x674>
 8008316:	bf00      	nop
 8008318:	0800a1a0 	stmdaeq	r0, {r5, r7, r8, sp, pc}
 800831c:	2d00      	cmp	r5, #0
 800831e:	bf08      	it	eq
 8008320:	2c0a      	cmpeq	r4, #10
 8008322:	d330      	bcc.n	8008386 <_svfiprintf_r+0x9aa>
 8008324:	f10d 0b87 	add.w	fp, sp, #135	; 0x87
 8008328:	46e1      	mov	r9, ip
 800832a:	9606      	str	r6, [sp, #24]
 800832c:	4620      	mov	r0, r4
 800832e:	4629      	mov	r1, r5
 8008330:	220a      	movs	r2, #10
 8008332:	2300      	movs	r3, #0
 8008334:	f001 fb10 	bl	8009958 <__aeabi_uldivmod>
 8008338:	465e      	mov	r6, fp
 800833a:	4620      	mov	r0, r4
 800833c:	4629      	mov	r1, r5
 800833e:	2300      	movs	r3, #0
 8008340:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008344:	3230      	adds	r2, #48	; 0x30
 8008346:	7032      	strb	r2, [r6, #0]
 8008348:	220a      	movs	r2, #10
 800834a:	f001 fb05 	bl	8009958 <__aeabi_uldivmod>
 800834e:	4604      	mov	r4, r0
 8008350:	460d      	mov	r5, r1
 8008352:	ea54 0005 	orrs.w	r0, r4, r5
 8008356:	d1e9      	bne.n	800832c <_svfiprintf_r+0x950>
 8008358:	46cc      	mov	ip, r9
 800835a:	46b1      	mov	r9, r6
 800835c:	9e06      	ldr	r6, [sp, #24]
 800835e:	e44a      	b.n	8007bf6 <_svfiprintf_r+0x21a>
 8008360:	930b      	str	r3, [sp, #44]	; 0x2c
 8008362:	f89a 3000 	ldrb.w	r3, [sl]
 8008366:	f7ff bb93 	b.w	8007a90 <_svfiprintf_r+0xb4>
 800836a:	9805      	ldr	r0, [sp, #20]
 800836c:	aa15      	add	r2, sp, #84	; 0x54
 800836e:	9908      	ldr	r1, [sp, #32]
 8008370:	f7ff fab2 	bl	80078d8 <__ssprint_r>
 8008374:	2800      	cmp	r0, #0
 8008376:	f47f af41 	bne.w	80081fc <_svfiprintf_r+0x820>
 800837a:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800837c:	e710      	b.n	80081a0 <_svfiprintf_r+0x7c4>
 800837e:	ebc9 0508 	rsb	r5, r9, r8
 8008382:	9506      	str	r5, [sp, #24]
 8008384:	e43a      	b.n	8007bfc <_svfiprintf_r+0x220>
 8008386:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8008388:	3430      	adds	r4, #48	; 0x30
 800838a:	f10d 0987 	add.w	r9, sp, #135	; 0x87
 800838e:	f88d 4087 	strb.w	r4, [sp, #135]	; 0x87
 8008392:	9506      	str	r5, [sp, #24]
 8008394:	e432      	b.n	8007bfc <_svfiprintf_r+0x220>
 8008396:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008398:	3504      	adds	r5, #4
 800839a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800839e:	950b      	str	r5, [sp, #44]	; 0x2c
 80083a0:	2500      	movs	r5, #0
 80083a2:	e5d7      	b.n	8007f54 <_svfiprintf_r+0x578>
 80083a4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80083a6:	3504      	adds	r5, #4
 80083a8:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80083ac:	950b      	str	r5, [sp, #44]	; 0x2c
 80083ae:	4622      	mov	r2, r4
 80083b0:	17e5      	asrs	r5, r4, #31
 80083b2:	462b      	mov	r3, r5
 80083b4:	2a00      	cmp	r2, #0
 80083b6:	f173 0000 	sbcs.w	r0, r3, #0
 80083ba:	f6bf ad38 	bge.w	8007e2e <_svfiprintf_r+0x452>
 80083be:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 80083c2:	4264      	negs	r4, r4
 80083c4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 80083c8:	f88d c04f 	strb.w	ip, [sp, #79]	; 0x4f
 80083cc:	2301      	movs	r3, #1
 80083ce:	f7ff bbe3 	b.w	8007b98 <_svfiprintf_r+0x1bc>
 80083d2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80083d4:	3504      	adds	r5, #4
 80083d6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80083da:	950b      	str	r5, [sp, #44]	; 0x2c
 80083dc:	2500      	movs	r5, #0
 80083de:	f7ff bbd7 	b.w	8007b90 <_svfiprintf_r+0x1b4>
 80083e2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80083e4:	2301      	movs	r3, #1
 80083e6:	3504      	adds	r5, #4
 80083e8:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80083ec:	950b      	str	r5, [sp, #44]	; 0x2c
 80083ee:	2500      	movs	r5, #0
 80083f0:	f7ff bbce 	b.w	8007b90 <_svfiprintf_r+0x1b4>
 80083f4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80083f6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80083f8:	6829      	ldr	r1, [r5, #0]
 80083fa:	4622      	mov	r2, r4
 80083fc:	17e5      	asrs	r5, r4, #31
 80083fe:	462b      	mov	r3, r5
 8008400:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008402:	e9c1 2300 	strd	r2, r3, [r1]
 8008406:	3504      	adds	r5, #4
 8008408:	950b      	str	r5, [sp, #44]	; 0x2c
 800840a:	f7ff bb0c 	b.w	8007a26 <_svfiprintf_r+0x4a>
 800840e:	950b      	str	r5, [sp, #44]	; 0x2c
 8008410:	9403      	str	r4, [sp, #12]
 8008412:	f7ff fa31 	bl	8007878 <strlen>
 8008416:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 800841a:	9006      	str	r0, [sp, #24]
 800841c:	f7ff bbee 	b.w	8007bfc <_svfiprintf_r+0x220>
 8008420:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008422:	9d02      	ldr	r5, [sp, #8]
 8008424:	3404      	adds	r4, #4
 8008426:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800842a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800842e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8008430:	940b      	str	r4, [sp, #44]	; 0x2c
 8008432:	bf14      	ite	ne
 8008434:	801d      	strhne	r5, [r3, #0]
 8008436:	601d      	streq	r5, [r3, #0]
 8008438:	f7ff baf5 	b.w	8007a26 <_svfiprintf_r+0x4a>
 800843c:	2140      	movs	r1, #64	; 0x40
 800843e:	f7fe f8cd 	bl	80065dc <_malloc_r>
 8008442:	9c08      	ldr	r4, [sp, #32]
 8008444:	6020      	str	r0, [r4, #0]
 8008446:	6120      	str	r0, [r4, #16]
 8008448:	2800      	cmp	r0, #0
 800844a:	d02f      	beq.n	80084ac <_svfiprintf_r+0xad0>
 800844c:	9c08      	ldr	r4, [sp, #32]
 800844e:	2340      	movs	r3, #64	; 0x40
 8008450:	6163      	str	r3, [r4, #20]
 8008452:	f7ff bad1 	b.w	80079f8 <_svfiprintf_r+0x1c>
 8008456:	f6c0 0300 	movt	r3, #2048	; 0x800
 800845a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800845c:	9307      	str	r3, [sp, #28]
 800845e:	e418      	b.n	8007c92 <_svfiprintf_r+0x2b6>
 8008460:	9c03      	ldr	r4, [sp, #12]
 8008462:	f24a 29d4 	movw	r9, #41684	; 0xa2d4
 8008466:	950b      	str	r5, [sp, #44]	; 0x2c
 8008468:	f6c0 0900 	movt	r9, #2048	; 0x800
 800846c:	2c06      	cmp	r4, #6
 800846e:	bf28      	it	cs
 8008470:	2406      	movcs	r4, #6
 8008472:	9406      	str	r4, [sp, #24]
 8008474:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8008478:	e4ec      	b.n	8007e54 <_svfiprintf_r+0x478>
 800847a:	9c03      	ldr	r4, [sp, #12]
 800847c:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 8008480:	950b      	str	r5, [sp, #44]	; 0x2c
 8008482:	9406      	str	r4, [sp, #24]
 8008484:	9003      	str	r0, [sp, #12]
 8008486:	f7ff bbb9 	b.w	8007bfc <_svfiprintf_r+0x220>
 800848a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800848c:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8008490:	46aa      	mov	sl, r5
 8008492:	6824      	ldr	r4, [r4, #0]
 8008494:	9403      	str	r4, [sp, #12]
 8008496:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008498:	1d22      	adds	r2, r4, #4
 800849a:	9c03      	ldr	r4, [sp, #12]
 800849c:	920b      	str	r2, [sp, #44]	; 0x2c
 800849e:	2c00      	cmp	r4, #0
 80084a0:	bfbc      	itt	lt
 80084a2:	f04f 35ff 	movlt.w	r5, #4294967295
 80084a6:	9503      	strlt	r5, [sp, #12]
 80084a8:	f7ff baf2 	b.w	8007a90 <_svfiprintf_r+0xb4>
 80084ac:	9d05      	ldr	r5, [sp, #20]
 80084ae:	230c      	movs	r3, #12
 80084b0:	f04f 30ff 	mov.w	r0, #4294967295
 80084b4:	602b      	str	r3, [r5, #0]
 80084b6:	e6a9      	b.n	800820c <_svfiprintf_r+0x830>

080084b8 <_calloc_r>:
 80084b8:	b510      	push	{r4, lr}
 80084ba:	fb02 f101 	mul.w	r1, r2, r1
 80084be:	f7fe f88d 	bl	80065dc <_malloc_r>
 80084c2:	4604      	mov	r4, r0
 80084c4:	b170      	cbz	r0, 80084e4 <_calloc_r+0x2c>
 80084c6:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80084ca:	f022 0203 	bic.w	r2, r2, #3
 80084ce:	3a04      	subs	r2, #4
 80084d0:	2a24      	cmp	r2, #36	; 0x24
 80084d2:	d81d      	bhi.n	8008510 <_calloc_r+0x58>
 80084d4:	2a13      	cmp	r2, #19
 80084d6:	bf98      	it	ls
 80084d8:	4603      	movls	r3, r0
 80084da:	d805      	bhi.n	80084e8 <_calloc_r+0x30>
 80084dc:	2200      	movs	r2, #0
 80084de:	601a      	str	r2, [r3, #0]
 80084e0:	605a      	str	r2, [r3, #4]
 80084e2:	609a      	str	r2, [r3, #8]
 80084e4:	4620      	mov	r0, r4
 80084e6:	bd10      	pop	{r4, pc}
 80084e8:	2a1b      	cmp	r2, #27
 80084ea:	f04f 0100 	mov.w	r1, #0
 80084ee:	bf98      	it	ls
 80084f0:	f100 0308 	addls.w	r3, r0, #8
 80084f4:	6001      	str	r1, [r0, #0]
 80084f6:	6041      	str	r1, [r0, #4]
 80084f8:	d9f0      	bls.n	80084dc <_calloc_r+0x24>
 80084fa:	2a24      	cmp	r2, #36	; 0x24
 80084fc:	6081      	str	r1, [r0, #8]
 80084fe:	60c1      	str	r1, [r0, #12]
 8008500:	bf11      	iteee	ne
 8008502:	f100 0310 	addne.w	r3, r0, #16
 8008506:	6101      	streq	r1, [r0, #16]
 8008508:	f100 0318 	addeq.w	r3, r0, #24
 800850c:	6141      	streq	r1, [r0, #20]
 800850e:	e7e5      	b.n	80084dc <_calloc_r+0x24>
 8008510:	2100      	movs	r1, #0
 8008512:	f000 f989 	bl	8008828 <memset>
 8008516:	4620      	mov	r0, r4
 8008518:	bd10      	pop	{r4, pc}
 800851a:	bf00      	nop

0800851c <_malloc_trim_r>:
 800851c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800851e:	f240 1470 	movw	r4, #368	; 0x170
 8008522:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8008526:	460f      	mov	r7, r1
 8008528:	4605      	mov	r5, r0
 800852a:	f7fe fbab 	bl	8006c84 <__malloc_lock>
 800852e:	68a3      	ldr	r3, [r4, #8]
 8008530:	685e      	ldr	r6, [r3, #4]
 8008532:	f026 0603 	bic.w	r6, r6, #3
 8008536:	1bf7      	subs	r7, r6, r7
 8008538:	f607 77ef 	addw	r7, r7, #4079	; 0xfef
 800853c:	0b3f      	lsrs	r7, r7, #12
 800853e:	3f01      	subs	r7, #1
 8008540:	033f      	lsls	r7, r7, #12
 8008542:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 8008546:	db07      	blt.n	8008558 <_malloc_trim_r+0x3c>
 8008548:	4628      	mov	r0, r5
 800854a:	2100      	movs	r1, #0
 800854c:	f7ff f862 	bl	8007614 <_sbrk_r>
 8008550:	68a3      	ldr	r3, [r4, #8]
 8008552:	4433      	add	r3, r6
 8008554:	4298      	cmp	r0, r3
 8008556:	d004      	beq.n	8008562 <_malloc_trim_r+0x46>
 8008558:	4628      	mov	r0, r5
 800855a:	f7fe fb95 	bl	8006c88 <__malloc_unlock>
 800855e:	2000      	movs	r0, #0
 8008560:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008562:	4628      	mov	r0, r5
 8008564:	4279      	negs	r1, r7
 8008566:	f7ff f855 	bl	8007614 <_sbrk_r>
 800856a:	3001      	adds	r0, #1
 800856c:	d010      	beq.n	8008590 <_malloc_trim_r+0x74>
 800856e:	f240 53a4 	movw	r3, #1444	; 0x5a4
 8008572:	68a1      	ldr	r1, [r4, #8]
 8008574:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008578:	1bf6      	subs	r6, r6, r7
 800857a:	4628      	mov	r0, r5
 800857c:	f046 0601 	orr.w	r6, r6, #1
 8008580:	681a      	ldr	r2, [r3, #0]
 8008582:	604e      	str	r6, [r1, #4]
 8008584:	1bd7      	subs	r7, r2, r7
 8008586:	601f      	str	r7, [r3, #0]
 8008588:	f7fe fb7e 	bl	8006c88 <__malloc_unlock>
 800858c:	2001      	movs	r0, #1
 800858e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008590:	4628      	mov	r0, r5
 8008592:	2100      	movs	r1, #0
 8008594:	f7ff f83e 	bl	8007614 <_sbrk_r>
 8008598:	68a3      	ldr	r3, [r4, #8]
 800859a:	1ac2      	subs	r2, r0, r3
 800859c:	2a0f      	cmp	r2, #15
 800859e:	dddb      	ble.n	8008558 <_malloc_trim_r+0x3c>
 80085a0:	f240 5478 	movw	r4, #1400	; 0x578
 80085a4:	f240 51a4 	movw	r1, #1444	; 0x5a4
 80085a8:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80085ac:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80085b0:	f042 0201 	orr.w	r2, r2, #1
 80085b4:	605a      	str	r2, [r3, #4]
 80085b6:	6823      	ldr	r3, [r4, #0]
 80085b8:	1ac0      	subs	r0, r0, r3
 80085ba:	6008      	str	r0, [r1, #0]
 80085bc:	e7cc      	b.n	8008558 <_malloc_trim_r+0x3c>
 80085be:	bf00      	nop

080085c0 <_free_r>:
 80085c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085c4:	460e      	mov	r6, r1
 80085c6:	4680      	mov	r8, r0
 80085c8:	2900      	cmp	r1, #0
 80085ca:	d05e      	beq.n	800868a <_free_r+0xca>
 80085cc:	f7fe fb5a 	bl	8006c84 <__malloc_lock>
 80085d0:	f240 1570 	movw	r5, #368	; 0x170
 80085d4:	f856 1c04 	ldr.w	r1, [r6, #-4]
 80085d8:	f2c2 0500 	movt	r5, #8192	; 0x2000
 80085dc:	f1a6 0408 	sub.w	r4, r6, #8
 80085e0:	f021 0301 	bic.w	r3, r1, #1
 80085e4:	68af      	ldr	r7, [r5, #8]
 80085e6:	18e2      	adds	r2, r4, r3
 80085e8:	4297      	cmp	r7, r2
 80085ea:	6850      	ldr	r0, [r2, #4]
 80085ec:	f020 0003 	bic.w	r0, r0, #3
 80085f0:	d061      	beq.n	80086b6 <_free_r+0xf6>
 80085f2:	f011 0101 	ands.w	r1, r1, #1
 80085f6:	6050      	str	r0, [r2, #4]
 80085f8:	bf18      	it	ne
 80085fa:	2100      	movne	r1, #0
 80085fc:	d10f      	bne.n	800861e <_free_r+0x5e>
 80085fe:	f856 6c08 	ldr.w	r6, [r6, #-8]
 8008602:	f105 0c08 	add.w	ip, r5, #8
 8008606:	1ba4      	subs	r4, r4, r6
 8008608:	4433      	add	r3, r6
 800860a:	68a6      	ldr	r6, [r4, #8]
 800860c:	4566      	cmp	r6, ip
 800860e:	bf0f      	iteee	eq
 8008610:	2101      	moveq	r1, #1
 8008612:	f8d4 c00c 	ldrne.w	ip, [r4, #12]
 8008616:	f8c6 c00c 	strne.w	ip, [r6, #12]
 800861a:	f8cc 6008 	strne.w	r6, [ip, #8]
 800861e:	1816      	adds	r6, r2, r0
 8008620:	6876      	ldr	r6, [r6, #4]
 8008622:	07f6      	lsls	r6, r6, #31
 8008624:	d408      	bmi.n	8008638 <_free_r+0x78>
 8008626:	4403      	add	r3, r0
 8008628:	6890      	ldr	r0, [r2, #8]
 800862a:	b911      	cbnz	r1, 8008632 <_free_r+0x72>
 800862c:	4e49      	ldr	r6, [pc, #292]	; (8008754 <_free_r+0x194>)
 800862e:	42b0      	cmp	r0, r6
 8008630:	d060      	beq.n	80086f4 <_free_r+0x134>
 8008632:	68d2      	ldr	r2, [r2, #12]
 8008634:	60c2      	str	r2, [r0, #12]
 8008636:	6090      	str	r0, [r2, #8]
 8008638:	f043 0201 	orr.w	r2, r3, #1
 800863c:	6062      	str	r2, [r4, #4]
 800863e:	50e3      	str	r3, [r4, r3]
 8008640:	b9f1      	cbnz	r1, 8008680 <_free_r+0xc0>
 8008642:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008646:	d322      	bcc.n	800868e <_free_r+0xce>
 8008648:	0a5a      	lsrs	r2, r3, #9
 800864a:	2a04      	cmp	r2, #4
 800864c:	d85b      	bhi.n	8008706 <_free_r+0x146>
 800864e:	0998      	lsrs	r0, r3, #6
 8008650:	3038      	adds	r0, #56	; 0x38
 8008652:	0041      	lsls	r1, r0, #1
 8008654:	eb05 0581 	add.w	r5, r5, r1, lsl #2
 8008658:	f240 1170 	movw	r1, #368	; 0x170
 800865c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8008660:	68aa      	ldr	r2, [r5, #8]
 8008662:	42aa      	cmp	r2, r5
 8008664:	d05b      	beq.n	800871e <_free_r+0x15e>
 8008666:	6851      	ldr	r1, [r2, #4]
 8008668:	f021 0103 	bic.w	r1, r1, #3
 800866c:	428b      	cmp	r3, r1
 800866e:	d202      	bcs.n	8008676 <_free_r+0xb6>
 8008670:	6892      	ldr	r2, [r2, #8]
 8008672:	4295      	cmp	r5, r2
 8008674:	d1f7      	bne.n	8008666 <_free_r+0xa6>
 8008676:	68d3      	ldr	r3, [r2, #12]
 8008678:	60e3      	str	r3, [r4, #12]
 800867a:	60a2      	str	r2, [r4, #8]
 800867c:	609c      	str	r4, [r3, #8]
 800867e:	60d4      	str	r4, [r2, #12]
 8008680:	4640      	mov	r0, r8
 8008682:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008686:	f7fe baff 	b.w	8006c88 <__malloc_unlock>
 800868a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800868e:	08db      	lsrs	r3, r3, #3
 8008690:	2101      	movs	r1, #1
 8008692:	6868      	ldr	r0, [r5, #4]
 8008694:	eb05 02c3 	add.w	r2, r5, r3, lsl #3
 8008698:	109b      	asrs	r3, r3, #2
 800869a:	fa01 f303 	lsl.w	r3, r1, r3
 800869e:	6891      	ldr	r1, [r2, #8]
 80086a0:	4318      	orrs	r0, r3
 80086a2:	60e2      	str	r2, [r4, #12]
 80086a4:	6068      	str	r0, [r5, #4]
 80086a6:	4640      	mov	r0, r8
 80086a8:	60a1      	str	r1, [r4, #8]
 80086aa:	6094      	str	r4, [r2, #8]
 80086ac:	60cc      	str	r4, [r1, #12]
 80086ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80086b2:	f7fe bae9 	b.w	8006c88 <__malloc_unlock>
 80086b6:	07cf      	lsls	r7, r1, #31
 80086b8:	4418      	add	r0, r3
 80086ba:	d407      	bmi.n	80086cc <_free_r+0x10c>
 80086bc:	f856 3c08 	ldr.w	r3, [r6, #-8]
 80086c0:	1ae4      	subs	r4, r4, r3
 80086c2:	4418      	add	r0, r3
 80086c4:	68a2      	ldr	r2, [r4, #8]
 80086c6:	68e3      	ldr	r3, [r4, #12]
 80086c8:	60d3      	str	r3, [r2, #12]
 80086ca:	609a      	str	r2, [r3, #8]
 80086cc:	f240 527c 	movw	r2, #1404	; 0x57c
 80086d0:	f040 0301 	orr.w	r3, r0, #1
 80086d4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80086d8:	6063      	str	r3, [r4, #4]
 80086da:	60ac      	str	r4, [r5, #8]
 80086dc:	6813      	ldr	r3, [r2, #0]
 80086de:	4298      	cmp	r0, r3
 80086e0:	d3ce      	bcc.n	8008680 <_free_r+0xc0>
 80086e2:	f240 53a0 	movw	r3, #1440	; 0x5a0
 80086e6:	4640      	mov	r0, r8
 80086e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80086ec:	6819      	ldr	r1, [r3, #0]
 80086ee:	f7ff ff15 	bl	800851c <_malloc_trim_r>
 80086f2:	e7c5      	b.n	8008680 <_free_r+0xc0>
 80086f4:	616c      	str	r4, [r5, #20]
 80086f6:	f043 0201 	orr.w	r2, r3, #1
 80086fa:	612c      	str	r4, [r5, #16]
 80086fc:	60e0      	str	r0, [r4, #12]
 80086fe:	60a0      	str	r0, [r4, #8]
 8008700:	6062      	str	r2, [r4, #4]
 8008702:	50e3      	str	r3, [r4, r3]
 8008704:	e7bc      	b.n	8008680 <_free_r+0xc0>
 8008706:	2a14      	cmp	r2, #20
 8008708:	bf9c      	itt	ls
 800870a:	f102 005b 	addls.w	r0, r2, #91	; 0x5b
 800870e:	0041      	lslls	r1, r0, #1
 8008710:	d9a0      	bls.n	8008654 <_free_r+0x94>
 8008712:	2a54      	cmp	r2, #84	; 0x54
 8008714:	d80c      	bhi.n	8008730 <_free_r+0x170>
 8008716:	0b18      	lsrs	r0, r3, #12
 8008718:	306e      	adds	r0, #110	; 0x6e
 800871a:	0041      	lsls	r1, r0, #1
 800871c:	e79a      	b.n	8008654 <_free_r+0x94>
 800871e:	2601      	movs	r6, #1
 8008720:	684d      	ldr	r5, [r1, #4]
 8008722:	1080      	asrs	r0, r0, #2
 8008724:	4613      	mov	r3, r2
 8008726:	fa06 f000 	lsl.w	r0, r6, r0
 800872a:	4305      	orrs	r5, r0
 800872c:	604d      	str	r5, [r1, #4]
 800872e:	e7a3      	b.n	8008678 <_free_r+0xb8>
 8008730:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8008734:	d803      	bhi.n	800873e <_free_r+0x17e>
 8008736:	0bd8      	lsrs	r0, r3, #15
 8008738:	3077      	adds	r0, #119	; 0x77
 800873a:	0041      	lsls	r1, r0, #1
 800873c:	e78a      	b.n	8008654 <_free_r+0x94>
 800873e:	f240 5154 	movw	r1, #1364	; 0x554
 8008742:	428a      	cmp	r2, r1
 8008744:	bf95      	itete	ls
 8008746:	0c98      	lsrls	r0, r3, #18
 8008748:	21fc      	movhi	r1, #252	; 0xfc
 800874a:	307c      	addls	r0, #124	; 0x7c
 800874c:	207e      	movhi	r0, #126	; 0x7e
 800874e:	bf98      	it	ls
 8008750:	0041      	lslls	r1, r0, #1
 8008752:	e77f      	b.n	8008654 <_free_r+0x94>
 8008754:	20000178 	andcs	r0, r0, r8, ror r1

08008758 <memmove>:
 8008758:	4288      	cmp	r0, r1
 800875a:	b4f0      	push	{r4, r5, r6, r7}
 800875c:	d910      	bls.n	8008780 <memmove+0x28>
 800875e:	188c      	adds	r4, r1, r2
 8008760:	42a0      	cmp	r0, r4
 8008762:	d20d      	bcs.n	8008780 <memmove+0x28>
 8008764:	1885      	adds	r5, r0, r2
 8008766:	1e53      	subs	r3, r2, #1
 8008768:	b142      	cbz	r2, 800877c <memmove+0x24>
 800876a:	4621      	mov	r1, r4
 800876c:	462a      	mov	r2, r5
 800876e:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
 8008772:	3b01      	subs	r3, #1
 8008774:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008778:	1c5c      	adds	r4, r3, #1
 800877a:	d1f8      	bne.n	800876e <memmove+0x16>
 800877c:	bcf0      	pop	{r4, r5, r6, r7}
 800877e:	4770      	bx	lr
 8008780:	2a0f      	cmp	r2, #15
 8008782:	d946      	bls.n	8008812 <memmove+0xba>
 8008784:	ea40 0301 	orr.w	r3, r0, r1
 8008788:	079b      	lsls	r3, r3, #30
 800878a:	d146      	bne.n	800881a <memmove+0xc2>
 800878c:	f1a2 0710 	sub.w	r7, r2, #16
 8008790:	460c      	mov	r4, r1
 8008792:	4603      	mov	r3, r0
 8008794:	093f      	lsrs	r7, r7, #4
 8008796:	eb00 1607 	add.w	r6, r0, r7, lsl #4
 800879a:	3610      	adds	r6, #16
 800879c:	6825      	ldr	r5, [r4, #0]
 800879e:	3310      	adds	r3, #16
 80087a0:	3410      	adds	r4, #16
 80087a2:	f843 5c10 	str.w	r5, [r3, #-16]
 80087a6:	f854 5c0c 	ldr.w	r5, [r4, #-12]
 80087aa:	f843 5c0c 	str.w	r5, [r3, #-12]
 80087ae:	f854 5c08 	ldr.w	r5, [r4, #-8]
 80087b2:	f843 5c08 	str.w	r5, [r3, #-8]
 80087b6:	f854 5c04 	ldr.w	r5, [r4, #-4]
 80087ba:	f843 5c04 	str.w	r5, [r3, #-4]
 80087be:	42b3      	cmp	r3, r6
 80087c0:	d1ec      	bne.n	800879c <memmove+0x44>
 80087c2:	1c7b      	adds	r3, r7, #1
 80087c4:	f002 0c0f 	and.w	ip, r2, #15
 80087c8:	f1bc 0f03 	cmp.w	ip, #3
 80087cc:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80087d0:	4419      	add	r1, r3
 80087d2:	4403      	add	r3, r0
 80087d4:	d923      	bls.n	800881e <memmove+0xc6>
 80087d6:	460e      	mov	r6, r1
 80087d8:	461d      	mov	r5, r3
 80087da:	4664      	mov	r4, ip
 80087dc:	f856 7b04 	ldr.w	r7, [r6], #4
 80087e0:	3c04      	subs	r4, #4
 80087e2:	2c03      	cmp	r4, #3
 80087e4:	f845 7b04 	str.w	r7, [r5], #4
 80087e8:	d8f8      	bhi.n	80087dc <memmove+0x84>
 80087ea:	f1ac 0404 	sub.w	r4, ip, #4
 80087ee:	f002 0203 	and.w	r2, r2, #3
 80087f2:	f024 0403 	bic.w	r4, r4, #3
 80087f6:	3404      	adds	r4, #4
 80087f8:	4423      	add	r3, r4
 80087fa:	4421      	add	r1, r4
 80087fc:	2a00      	cmp	r2, #0
 80087fe:	d0bd      	beq.n	800877c <memmove+0x24>
 8008800:	441a      	add	r2, r3
 8008802:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008806:	f803 4b01 	strb.w	r4, [r3], #1
 800880a:	4293      	cmp	r3, r2
 800880c:	d1f9      	bne.n	8008802 <memmove+0xaa>
 800880e:	bcf0      	pop	{r4, r5, r6, r7}
 8008810:	4770      	bx	lr
 8008812:	4603      	mov	r3, r0
 8008814:	2a00      	cmp	r2, #0
 8008816:	d1f3      	bne.n	8008800 <memmove+0xa8>
 8008818:	e7b0      	b.n	800877c <memmove+0x24>
 800881a:	4603      	mov	r3, r0
 800881c:	e7f0      	b.n	8008800 <memmove+0xa8>
 800881e:	4662      	mov	r2, ip
 8008820:	2a00      	cmp	r2, #0
 8008822:	d1ed      	bne.n	8008800 <memmove+0xa8>
 8008824:	e7aa      	b.n	800877c <memmove+0x24>
 8008826:	bf00      	nop

08008828 <memset>:
 8008828:	0783      	lsls	r3, r0, #30
 800882a:	b4f0      	push	{r4, r5, r6, r7}
 800882c:	d048      	beq.n	80088c0 <memset+0x98>
 800882e:	1e54      	subs	r4, r2, #1
 8008830:	2a00      	cmp	r2, #0
 8008832:	d043      	beq.n	80088bc <memset+0x94>
 8008834:	b2cd      	uxtb	r5, r1
 8008836:	4603      	mov	r3, r0
 8008838:	e002      	b.n	8008840 <memset+0x18>
 800883a:	2c00      	cmp	r4, #0
 800883c:	d03e      	beq.n	80088bc <memset+0x94>
 800883e:	4614      	mov	r4, r2
 8008840:	f803 5b01 	strb.w	r5, [r3], #1
 8008844:	f013 0f03 	tst.w	r3, #3
 8008848:	f104 32ff 	add.w	r2, r4, #4294967295
 800884c:	d1f5      	bne.n	800883a <memset+0x12>
 800884e:	2c03      	cmp	r4, #3
 8008850:	d92d      	bls.n	80088ae <memset+0x86>
 8008852:	b2cd      	uxtb	r5, r1
 8008854:	2c0f      	cmp	r4, #15
 8008856:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 800885a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 800885e:	d918      	bls.n	8008892 <memset+0x6a>
 8008860:	f1a4 0710 	sub.w	r7, r4, #16
 8008864:	f103 0610 	add.w	r6, r3, #16
 8008868:	461a      	mov	r2, r3
 800886a:	093f      	lsrs	r7, r7, #4
 800886c:	eb06 1607 	add.w	r6, r6, r7, lsl #4
 8008870:	6015      	str	r5, [r2, #0]
 8008872:	3210      	adds	r2, #16
 8008874:	f842 5c0c 	str.w	r5, [r2, #-12]
 8008878:	f842 5c08 	str.w	r5, [r2, #-8]
 800887c:	f842 5c04 	str.w	r5, [r2, #-4]
 8008880:	42b2      	cmp	r2, r6
 8008882:	d1f5      	bne.n	8008870 <memset+0x48>
 8008884:	f004 040f 	and.w	r4, r4, #15
 8008888:	3701      	adds	r7, #1
 800888a:	2c03      	cmp	r4, #3
 800888c:	eb03 1307 	add.w	r3, r3, r7, lsl #4
 8008890:	d90d      	bls.n	80088ae <memset+0x86>
 8008892:	461e      	mov	r6, r3
 8008894:	4622      	mov	r2, r4
 8008896:	3a04      	subs	r2, #4
 8008898:	f846 5b04 	str.w	r5, [r6], #4
 800889c:	2a03      	cmp	r2, #3
 800889e:	d8fa      	bhi.n	8008896 <memset+0x6e>
 80088a0:	1f22      	subs	r2, r4, #4
 80088a2:	f004 0403 	and.w	r4, r4, #3
 80088a6:	f022 0203 	bic.w	r2, r2, #3
 80088aa:	3204      	adds	r2, #4
 80088ac:	4413      	add	r3, r2
 80088ae:	b12c      	cbz	r4, 80088bc <memset+0x94>
 80088b0:	b2c9      	uxtb	r1, r1
 80088b2:	441c      	add	r4, r3
 80088b4:	f803 1b01 	strb.w	r1, [r3], #1
 80088b8:	42a3      	cmp	r3, r4
 80088ba:	d1fb      	bne.n	80088b4 <memset+0x8c>
 80088bc:	bcf0      	pop	{r4, r5, r6, r7}
 80088be:	4770      	bx	lr
 80088c0:	4614      	mov	r4, r2
 80088c2:	4603      	mov	r3, r0
 80088c4:	e7c3      	b.n	800884e <memset+0x26>
 80088c6:	bf00      	nop

080088c8 <_realloc_r>:
 80088c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088cc:	460c      	mov	r4, r1
 80088ce:	b083      	sub	sp, #12
 80088d0:	4690      	mov	r8, r2
 80088d2:	4681      	mov	r9, r0
 80088d4:	2900      	cmp	r1, #0
 80088d6:	f000 8148 	beq.w	8008b6a <_realloc_r+0x2a2>
 80088da:	f7fe f9d3 	bl	8006c84 <__malloc_lock>
 80088de:	f108 060b 	add.w	r6, r8, #11
 80088e2:	2e16      	cmp	r6, #22
 80088e4:	f854 cc04 	ldr.w	ip, [r4, #-4]
 80088e8:	bf8d      	iteet	hi
 80088ea:	f026 0607 	bichi.w	r6, r6, #7
 80088ee:	2210      	movls	r2, #16
 80088f0:	2300      	movls	r3, #0
 80088f2:	4632      	movhi	r2, r6
 80088f4:	bf88      	it	hi
 80088f6:	0ff3      	lsrhi	r3, r6, #31
 80088f8:	f1a4 0708 	sub.w	r7, r4, #8
 80088fc:	f02c 0503 	bic.w	r5, ip, #3
 8008900:	bf98      	it	ls
 8008902:	4616      	movls	r6, r2
 8008904:	4546      	cmp	r6, r8
 8008906:	bf38      	it	cc
 8008908:	f043 0301 	orrcc.w	r3, r3, #1
 800890c:	2b00      	cmp	r3, #0
 800890e:	f040 8132 	bne.w	8008b76 <_realloc_r+0x2ae>
 8008912:	4295      	cmp	r5, r2
 8008914:	db16      	blt.n	8008944 <_realloc_r+0x7c>
 8008916:	46a0      	mov	r8, r4
 8008918:	4660      	mov	r0, ip
 800891a:	1bab      	subs	r3, r5, r6
 800891c:	2b0f      	cmp	r3, #15
 800891e:	f200 80cc 	bhi.w	8008aba <_realloc_r+0x1f2>
 8008922:	197b      	adds	r3, r7, r5
 8008924:	f000 0c01 	and.w	ip, r0, #1
 8008928:	ea4c 0505 	orr.w	r5, ip, r5
 800892c:	607d      	str	r5, [r7, #4]
 800892e:	685a      	ldr	r2, [r3, #4]
 8008930:	f042 0201 	orr.w	r2, r2, #1
 8008934:	605a      	str	r2, [r3, #4]
 8008936:	4648      	mov	r0, r9
 8008938:	f7fe f9a6 	bl	8006c88 <__malloc_unlock>
 800893c:	4640      	mov	r0, r8
 800893e:	b003      	add	sp, #12
 8008940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008944:	f240 1a70 	movw	sl, #368	; 0x170
 8008948:	1979      	adds	r1, r7, r5
 800894a:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 800894e:	f8da 0008 	ldr.w	r0, [sl, #8]
 8008952:	4288      	cmp	r0, r1
 8008954:	f000 8114 	beq.w	8008b80 <_realloc_r+0x2b8>
 8008958:	f8d1 e004 	ldr.w	lr, [r1, #4]
 800895c:	f02e 0b01 	bic.w	fp, lr, #1
 8008960:	448b      	add	fp, r1
 8008962:	f8db b004 	ldr.w	fp, [fp, #4]
 8008966:	f01b 0f01 	tst.w	fp, #1
 800896a:	bf1c      	itt	ne
 800896c:	469e      	movne	lr, r3
 800896e:	4671      	movne	r1, lr
 8008970:	d056      	beq.n	8008a20 <_realloc_r+0x158>
 8008972:	f01c 0f01 	tst.w	ip, #1
 8008976:	f040 80b3 	bne.w	8008ae0 <_realloc_r+0x218>
 800897a:	f854 3c08 	ldr.w	r3, [r4, #-8]
 800897e:	ebc3 0b07 	rsb	fp, r3, r7
 8008982:	f8db 3004 	ldr.w	r3, [fp, #4]
 8008986:	f023 0303 	bic.w	r3, r3, #3
 800898a:	442b      	add	r3, r5
 800898c:	2900      	cmp	r1, #0
 800898e:	d055      	beq.n	8008a3c <_realloc_r+0x174>
 8008990:	4281      	cmp	r1, r0
 8008992:	f000 8121 	beq.w	8008bd8 <_realloc_r+0x310>
 8008996:	449e      	add	lr, r3
 8008998:	4596      	cmp	lr, r2
 800899a:	db4f      	blt.n	8008a3c <_realloc_r+0x174>
 800899c:	68cb      	ldr	r3, [r1, #12]
 800899e:	46d8      	mov	r8, fp
 80089a0:	6889      	ldr	r1, [r1, #8]
 80089a2:	1f2a      	subs	r2, r5, #4
 80089a4:	2a24      	cmp	r2, #36	; 0x24
 80089a6:	60cb      	str	r3, [r1, #12]
 80089a8:	6099      	str	r1, [r3, #8]
 80089aa:	f8db 300c 	ldr.w	r3, [fp, #12]
 80089ae:	f858 1f08 	ldr.w	r1, [r8, #8]!
 80089b2:	60cb      	str	r3, [r1, #12]
 80089b4:	6099      	str	r1, [r3, #8]
 80089b6:	f200 816a 	bhi.w	8008c8e <_realloc_r+0x3c6>
 80089ba:	2a13      	cmp	r2, #19
 80089bc:	bf98      	it	ls
 80089be:	4642      	movls	r2, r8
 80089c0:	d923      	bls.n	8008a0a <_realloc_r+0x142>
 80089c2:	6823      	ldr	r3, [r4, #0]
 80089c4:	2a1b      	cmp	r2, #27
 80089c6:	bf98      	it	ls
 80089c8:	f10b 0210 	addls.w	r2, fp, #16
 80089cc:	f8cb 3008 	str.w	r3, [fp, #8]
 80089d0:	6863      	ldr	r3, [r4, #4]
 80089d2:	bf98      	it	ls
 80089d4:	3408      	addls	r4, #8
 80089d6:	f8cb 300c 	str.w	r3, [fp, #12]
 80089da:	d916      	bls.n	8008a0a <_realloc_r+0x142>
 80089dc:	68a3      	ldr	r3, [r4, #8]
 80089de:	2a24      	cmp	r2, #36	; 0x24
 80089e0:	bf14      	ite	ne
 80089e2:	f10b 0218 	addne.w	r2, fp, #24
 80089e6:	f10b 0220 	addeq.w	r2, fp, #32
 80089ea:	f8cb 3010 	str.w	r3, [fp, #16]
 80089ee:	68e3      	ldr	r3, [r4, #12]
 80089f0:	bf18      	it	ne
 80089f2:	3410      	addne	r4, #16
 80089f4:	f8cb 3014 	str.w	r3, [fp, #20]
 80089f8:	bf01      	itttt	eq
 80089fa:	6923      	ldreq	r3, [r4, #16]
 80089fc:	f8cb 3018 	streq.w	r3, [fp, #24]
 8008a00:	6963      	ldreq	r3, [r4, #20]
 8008a02:	3418      	addeq	r4, #24
 8008a04:	bf08      	it	eq
 8008a06:	f8cb 301c 	streq.w	r3, [fp, #28]
 8008a0a:	6823      	ldr	r3, [r4, #0]
 8008a0c:	4675      	mov	r5, lr
 8008a0e:	465f      	mov	r7, fp
 8008a10:	6013      	str	r3, [r2, #0]
 8008a12:	6863      	ldr	r3, [r4, #4]
 8008a14:	6053      	str	r3, [r2, #4]
 8008a16:	68a3      	ldr	r3, [r4, #8]
 8008a18:	6093      	str	r3, [r2, #8]
 8008a1a:	f8db 0004 	ldr.w	r0, [fp, #4]
 8008a1e:	e77c      	b.n	800891a <_realloc_r+0x52>
 8008a20:	f02e 0e03 	bic.w	lr, lr, #3
 8008a24:	eb0e 0305 	add.w	r3, lr, r5
 8008a28:	4293      	cmp	r3, r2
 8008a2a:	dba2      	blt.n	8008972 <_realloc_r+0xaa>
 8008a2c:	68ca      	ldr	r2, [r1, #12]
 8008a2e:	46a0      	mov	r8, r4
 8008a30:	6889      	ldr	r1, [r1, #8]
 8008a32:	4660      	mov	r0, ip
 8008a34:	461d      	mov	r5, r3
 8008a36:	60ca      	str	r2, [r1, #12]
 8008a38:	6091      	str	r1, [r2, #8]
 8008a3a:	e76e      	b.n	800891a <_realloc_r+0x52>
 8008a3c:	4293      	cmp	r3, r2
 8008a3e:	db4f      	blt.n	8008ae0 <_realloc_r+0x218>
 8008a40:	46d8      	mov	r8, fp
 8008a42:	f8db 100c 	ldr.w	r1, [fp, #12]
 8008a46:	1f2a      	subs	r2, r5, #4
 8008a48:	f858 0f08 	ldr.w	r0, [r8, #8]!
 8008a4c:	2a24      	cmp	r2, #36	; 0x24
 8008a4e:	60c1      	str	r1, [r0, #12]
 8008a50:	6088      	str	r0, [r1, #8]
 8008a52:	f200 80b4 	bhi.w	8008bbe <_realloc_r+0x2f6>
 8008a56:	2a13      	cmp	r2, #19
 8008a58:	bf98      	it	ls
 8008a5a:	4641      	movls	r1, r8
 8008a5c:	d922      	bls.n	8008aa4 <_realloc_r+0x1dc>
 8008a5e:	6821      	ldr	r1, [r4, #0]
 8008a60:	2a1b      	cmp	r2, #27
 8008a62:	f8cb 1008 	str.w	r1, [fp, #8]
 8008a66:	6861      	ldr	r1, [r4, #4]
 8008a68:	bf98      	it	ls
 8008a6a:	3408      	addls	r4, #8
 8008a6c:	f8cb 100c 	str.w	r1, [fp, #12]
 8008a70:	bf98      	it	ls
 8008a72:	f10b 0110 	addls.w	r1, fp, #16
 8008a76:	d915      	bls.n	8008aa4 <_realloc_r+0x1dc>
 8008a78:	68a1      	ldr	r1, [r4, #8]
 8008a7a:	2a24      	cmp	r2, #36	; 0x24
 8008a7c:	f8cb 1010 	str.w	r1, [fp, #16]
 8008a80:	68e1      	ldr	r1, [r4, #12]
 8008a82:	bf18      	it	ne
 8008a84:	3410      	addne	r4, #16
 8008a86:	f8cb 1014 	str.w	r1, [fp, #20]
 8008a8a:	bf11      	iteee	ne
 8008a8c:	f10b 0118 	addne.w	r1, fp, #24
 8008a90:	6922      	ldreq	r2, [r4, #16]
 8008a92:	f10b 0120 	addeq.w	r1, fp, #32
 8008a96:	f8cb 2018 	streq.w	r2, [fp, #24]
 8008a9a:	bf02      	ittt	eq
 8008a9c:	6962      	ldreq	r2, [r4, #20]
 8008a9e:	3418      	addeq	r4, #24
 8008aa0:	f8cb 201c 	streq.w	r2, [fp, #28]
 8008aa4:	6822      	ldr	r2, [r4, #0]
 8008aa6:	461d      	mov	r5, r3
 8008aa8:	465f      	mov	r7, fp
 8008aaa:	600a      	str	r2, [r1, #0]
 8008aac:	6863      	ldr	r3, [r4, #4]
 8008aae:	604b      	str	r3, [r1, #4]
 8008ab0:	68a3      	ldr	r3, [r4, #8]
 8008ab2:	608b      	str	r3, [r1, #8]
 8008ab4:	f8db 0004 	ldr.w	r0, [fp, #4]
 8008ab8:	e72f      	b.n	800891a <_realloc_r+0x52>
 8008aba:	19b9      	adds	r1, r7, r6
 8008abc:	f000 0c01 	and.w	ip, r0, #1
 8008ac0:	18ca      	adds	r2, r1, r3
 8008ac2:	ea4c 0606 	orr.w	r6, ip, r6
 8008ac6:	f043 0301 	orr.w	r3, r3, #1
 8008aca:	607e      	str	r6, [r7, #4]
 8008acc:	604b      	str	r3, [r1, #4]
 8008ace:	4648      	mov	r0, r9
 8008ad0:	6853      	ldr	r3, [r2, #4]
 8008ad2:	3108      	adds	r1, #8
 8008ad4:	f043 0301 	orr.w	r3, r3, #1
 8008ad8:	6053      	str	r3, [r2, #4]
 8008ada:	f7ff fd71 	bl	80085c0 <_free_r>
 8008ade:	e72a      	b.n	8008936 <_realloc_r+0x6e>
 8008ae0:	4641      	mov	r1, r8
 8008ae2:	4648      	mov	r0, r9
 8008ae4:	f7fd fd7a 	bl	80065dc <_malloc_r>
 8008ae8:	4680      	mov	r8, r0
 8008aea:	2800      	cmp	r0, #0
 8008aec:	f43f af23 	beq.w	8008936 <_realloc_r+0x6e>
 8008af0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008af4:	f1a0 0108 	sub.w	r1, r0, #8
 8008af8:	f023 0201 	bic.w	r2, r3, #1
 8008afc:	443a      	add	r2, r7
 8008afe:	4291      	cmp	r1, r2
 8008b00:	f000 80bd 	beq.w	8008c7e <_realloc_r+0x3b6>
 8008b04:	1f2a      	subs	r2, r5, #4
 8008b06:	2a24      	cmp	r2, #36	; 0x24
 8008b08:	d862      	bhi.n	8008bd0 <_realloc_r+0x308>
 8008b0a:	2a13      	cmp	r2, #19
 8008b0c:	bf9c      	itt	ls
 8008b0e:	4603      	movls	r3, r0
 8008b10:	4622      	movls	r2, r4
 8008b12:	d91f      	bls.n	8008b54 <_realloc_r+0x28c>
 8008b14:	6823      	ldr	r3, [r4, #0]
 8008b16:	2a1b      	cmp	r2, #27
 8008b18:	bf98      	it	ls
 8008b1a:	f104 0208 	addls.w	r2, r4, #8
 8008b1e:	6003      	str	r3, [r0, #0]
 8008b20:	6863      	ldr	r3, [r4, #4]
 8008b22:	6043      	str	r3, [r0, #4]
 8008b24:	bf98      	it	ls
 8008b26:	f100 0308 	addls.w	r3, r0, #8
 8008b2a:	d913      	bls.n	8008b54 <_realloc_r+0x28c>
 8008b2c:	68a3      	ldr	r3, [r4, #8]
 8008b2e:	2a24      	cmp	r2, #36	; 0x24
 8008b30:	bf14      	ite	ne
 8008b32:	f104 0210 	addne.w	r2, r4, #16
 8008b36:	f104 0218 	addeq.w	r2, r4, #24
 8008b3a:	6083      	str	r3, [r0, #8]
 8008b3c:	68e3      	ldr	r3, [r4, #12]
 8008b3e:	60c3      	str	r3, [r0, #12]
 8008b40:	bf11      	iteee	ne
 8008b42:	f100 0310 	addne.w	r3, r0, #16
 8008b46:	6921      	ldreq	r1, [r4, #16]
 8008b48:	f100 0318 	addeq.w	r3, r0, #24
 8008b4c:	6101      	streq	r1, [r0, #16]
 8008b4e:	bf04      	itt	eq
 8008b50:	6961      	ldreq	r1, [r4, #20]
 8008b52:	6141      	streq	r1, [r0, #20]
 8008b54:	6811      	ldr	r1, [r2, #0]
 8008b56:	6019      	str	r1, [r3, #0]
 8008b58:	6851      	ldr	r1, [r2, #4]
 8008b5a:	6059      	str	r1, [r3, #4]
 8008b5c:	6892      	ldr	r2, [r2, #8]
 8008b5e:	609a      	str	r2, [r3, #8]
 8008b60:	4621      	mov	r1, r4
 8008b62:	4648      	mov	r0, r9
 8008b64:	f7ff fd2c 	bl	80085c0 <_free_r>
 8008b68:	e6e5      	b.n	8008936 <_realloc_r+0x6e>
 8008b6a:	4611      	mov	r1, r2
 8008b6c:	b003      	add	sp, #12
 8008b6e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b72:	f7fd bd33 	b.w	80065dc <_malloc_r>
 8008b76:	230c      	movs	r3, #12
 8008b78:	2000      	movs	r0, #0
 8008b7a:	f8c9 3000 	str.w	r3, [r9]
 8008b7e:	e6de      	b.n	800893e <_realloc_r+0x76>
 8008b80:	6843      	ldr	r3, [r0, #4]
 8008b82:	f106 0110 	add.w	r1, r6, #16
 8008b86:	f023 0e03 	bic.w	lr, r3, #3
 8008b8a:	eb0e 0305 	add.w	r3, lr, r5
 8008b8e:	428b      	cmp	r3, r1
 8008b90:	bfb8      	it	lt
 8008b92:	4601      	movlt	r1, r0
 8008b94:	f6ff aeed 	blt.w	8008972 <_realloc_r+0xaa>
 8008b98:	4437      	add	r7, r6
 8008b9a:	1b9b      	subs	r3, r3, r6
 8008b9c:	f8ca 7008 	str.w	r7, [sl, #8]
 8008ba0:	f043 0301 	orr.w	r3, r3, #1
 8008ba4:	607b      	str	r3, [r7, #4]
 8008ba6:	4648      	mov	r0, r9
 8008ba8:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008bac:	f003 0301 	and.w	r3, r3, #1
 8008bb0:	431e      	orrs	r6, r3
 8008bb2:	f844 6c04 	str.w	r6, [r4, #-4]
 8008bb6:	f7fe f867 	bl	8006c88 <__malloc_unlock>
 8008bba:	4620      	mov	r0, r4
 8008bbc:	e6bf      	b.n	800893e <_realloc_r+0x76>
 8008bbe:	4621      	mov	r1, r4
 8008bc0:	4640      	mov	r0, r8
 8008bc2:	461d      	mov	r5, r3
 8008bc4:	465f      	mov	r7, fp
 8008bc6:	f7ff fdc7 	bl	8008758 <memmove>
 8008bca:	f8db 0004 	ldr.w	r0, [fp, #4]
 8008bce:	e6a4      	b.n	800891a <_realloc_r+0x52>
 8008bd0:	4621      	mov	r1, r4
 8008bd2:	f7ff fdc1 	bl	8008758 <memmove>
 8008bd6:	e7c3      	b.n	8008b60 <_realloc_r+0x298>
 8008bd8:	f106 0110 	add.w	r1, r6, #16
 8008bdc:	eb0e 0c03 	add.w	ip, lr, r3
 8008be0:	458c      	cmp	ip, r1
 8008be2:	f6ff af2b 	blt.w	8008a3c <_realloc_r+0x174>
 8008be6:	46d8      	mov	r8, fp
 8008be8:	f8db 300c 	ldr.w	r3, [fp, #12]
 8008bec:	1f2a      	subs	r2, r5, #4
 8008bee:	f858 1f08 	ldr.w	r1, [r8, #8]!
 8008bf2:	2a24      	cmp	r2, #36	; 0x24
 8008bf4:	60cb      	str	r3, [r1, #12]
 8008bf6:	6099      	str	r1, [r3, #8]
 8008bf8:	d852      	bhi.n	8008ca0 <_realloc_r+0x3d8>
 8008bfa:	2a13      	cmp	r2, #19
 8008bfc:	bf98      	it	ls
 8008bfe:	4643      	movls	r3, r8
 8008c00:	d922      	bls.n	8008c48 <_realloc_r+0x380>
 8008c02:	6823      	ldr	r3, [r4, #0]
 8008c04:	2a1b      	cmp	r2, #27
 8008c06:	f8cb 3008 	str.w	r3, [fp, #8]
 8008c0a:	6863      	ldr	r3, [r4, #4]
 8008c0c:	bf98      	it	ls
 8008c0e:	3408      	addls	r4, #8
 8008c10:	f8cb 300c 	str.w	r3, [fp, #12]
 8008c14:	bf98      	it	ls
 8008c16:	f10b 0310 	addls.w	r3, fp, #16
 8008c1a:	d915      	bls.n	8008c48 <_realloc_r+0x380>
 8008c1c:	68a3      	ldr	r3, [r4, #8]
 8008c1e:	2a24      	cmp	r2, #36	; 0x24
 8008c20:	f8cb 3010 	str.w	r3, [fp, #16]
 8008c24:	68e3      	ldr	r3, [r4, #12]
 8008c26:	bf18      	it	ne
 8008c28:	3410      	addne	r4, #16
 8008c2a:	f8cb 3014 	str.w	r3, [fp, #20]
 8008c2e:	bf11      	iteee	ne
 8008c30:	f10b 0318 	addne.w	r3, fp, #24
 8008c34:	6922      	ldreq	r2, [r4, #16]
 8008c36:	f10b 0320 	addeq.w	r3, fp, #32
 8008c3a:	f8cb 2018 	streq.w	r2, [fp, #24]
 8008c3e:	bf02      	ittt	eq
 8008c40:	6962      	ldreq	r2, [r4, #20]
 8008c42:	3418      	addeq	r4, #24
 8008c44:	f8cb 201c 	streq.w	r2, [fp, #28]
 8008c48:	6822      	ldr	r2, [r4, #0]
 8008c4a:	601a      	str	r2, [r3, #0]
 8008c4c:	6862      	ldr	r2, [r4, #4]
 8008c4e:	605a      	str	r2, [r3, #4]
 8008c50:	68a2      	ldr	r2, [r4, #8]
 8008c52:	609a      	str	r2, [r3, #8]
 8008c54:	eb0b 0306 	add.w	r3, fp, r6
 8008c58:	ebc6 020c 	rsb	r2, r6, ip
 8008c5c:	f8ca 3008 	str.w	r3, [sl, #8]
 8008c60:	f042 0201 	orr.w	r2, r2, #1
 8008c64:	605a      	str	r2, [r3, #4]
 8008c66:	4648      	mov	r0, r9
 8008c68:	f8db 3004 	ldr.w	r3, [fp, #4]
 8008c6c:	f003 0301 	and.w	r3, r3, #1
 8008c70:	431e      	orrs	r6, r3
 8008c72:	f8cb 6004 	str.w	r6, [fp, #4]
 8008c76:	f7fe f807 	bl	8006c88 <__malloc_unlock>
 8008c7a:	4640      	mov	r0, r8
 8008c7c:	e65f      	b.n	800893e <_realloc_r+0x76>
 8008c7e:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8008c82:	4618      	mov	r0, r3
 8008c84:	46a0      	mov	r8, r4
 8008c86:	f022 0303 	bic.w	r3, r2, #3
 8008c8a:	441d      	add	r5, r3
 8008c8c:	e645      	b.n	800891a <_realloc_r+0x52>
 8008c8e:	4621      	mov	r1, r4
 8008c90:	4640      	mov	r0, r8
 8008c92:	4675      	mov	r5, lr
 8008c94:	465f      	mov	r7, fp
 8008c96:	f7ff fd5f 	bl	8008758 <memmove>
 8008c9a:	f8db 0004 	ldr.w	r0, [fp, #4]
 8008c9e:	e63c      	b.n	800891a <_realloc_r+0x52>
 8008ca0:	4621      	mov	r1, r4
 8008ca2:	4640      	mov	r0, r8
 8008ca4:	f8cd c004 	str.w	ip, [sp, #4]
 8008ca8:	f7ff fd56 	bl	8008758 <memmove>
 8008cac:	f8dd c004 	ldr.w	ip, [sp, #4]
 8008cb0:	e7d0      	b.n	8008c54 <_realloc_r+0x38c>
 8008cb2:	bf00      	nop

08008cb4 <cleanup_glue>:
 8008cb4:	b538      	push	{r3, r4, r5, lr}
 8008cb6:	460c      	mov	r4, r1
 8008cb8:	6809      	ldr	r1, [r1, #0]
 8008cba:	4605      	mov	r5, r0
 8008cbc:	b109      	cbz	r1, 8008cc2 <cleanup_glue+0xe>
 8008cbe:	f7ff fff9 	bl	8008cb4 <cleanup_glue>
 8008cc2:	4628      	mov	r0, r5
 8008cc4:	4621      	mov	r1, r4
 8008cc6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008cca:	f7ff bc79 	b.w	80085c0 <_free_r>
 8008cce:	bf00      	nop

08008cd0 <_reclaim_reent>:
 8008cd0:	f240 0300 	movw	r3, #0
 8008cd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008cd8:	b570      	push	{r4, r5, r6, lr}
 8008cda:	4605      	mov	r5, r0
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	4298      	cmp	r0, r3
 8008ce0:	d054      	beq.n	8008d8c <_reclaim_reent+0xbc>
 8008ce2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008ce4:	b1f3      	cbz	r3, 8008d24 <_reclaim_reent+0x54>
 8008ce6:	68da      	ldr	r2, [r3, #12]
 8008ce8:	b1ba      	cbz	r2, 8008d1a <_reclaim_reent+0x4a>
 8008cea:	2300      	movs	r3, #0
 8008cec:	461e      	mov	r6, r3
 8008cee:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8008cf2:	b909      	cbnz	r1, 8008cf8 <_reclaim_reent+0x28>
 8008cf4:	e008      	b.n	8008d08 <_reclaim_reent+0x38>
 8008cf6:	4621      	mov	r1, r4
 8008cf8:	680c      	ldr	r4, [r1, #0]
 8008cfa:	4628      	mov	r0, r5
 8008cfc:	f7ff fc60 	bl	80085c0 <_free_r>
 8008d00:	2c00      	cmp	r4, #0
 8008d02:	d1f8      	bne.n	8008cf6 <_reclaim_reent+0x26>
 8008d04:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008d06:	68da      	ldr	r2, [r3, #12]
 8008d08:	3601      	adds	r6, #1
 8008d0a:	2e20      	cmp	r6, #32
 8008d0c:	4633      	mov	r3, r6
 8008d0e:	d1ee      	bne.n	8008cee <_reclaim_reent+0x1e>
 8008d10:	4611      	mov	r1, r2
 8008d12:	4628      	mov	r0, r5
 8008d14:	f7ff fc54 	bl	80085c0 <_free_r>
 8008d18:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008d1a:	6819      	ldr	r1, [r3, #0]
 8008d1c:	b111      	cbz	r1, 8008d24 <_reclaim_reent+0x54>
 8008d1e:	4628      	mov	r0, r5
 8008d20:	f7ff fc4e 	bl	80085c0 <_free_r>
 8008d24:	6969      	ldr	r1, [r5, #20]
 8008d26:	b111      	cbz	r1, 8008d2e <_reclaim_reent+0x5e>
 8008d28:	4628      	mov	r0, r5
 8008d2a:	f7ff fc49 	bl	80085c0 <_free_r>
 8008d2e:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8008d30:	b111      	cbz	r1, 8008d38 <_reclaim_reent+0x68>
 8008d32:	4628      	mov	r0, r5
 8008d34:	f7ff fc44 	bl	80085c0 <_free_r>
 8008d38:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 8008d3a:	b111      	cbz	r1, 8008d42 <_reclaim_reent+0x72>
 8008d3c:	4628      	mov	r0, r5
 8008d3e:	f7ff fc3f 	bl	80085c0 <_free_r>
 8008d42:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 8008d44:	b111      	cbz	r1, 8008d4c <_reclaim_reent+0x7c>
 8008d46:	4628      	mov	r0, r5
 8008d48:	f7ff fc3a 	bl	80085c0 <_free_r>
 8008d4c:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8008d4e:	b111      	cbz	r1, 8008d56 <_reclaim_reent+0x86>
 8008d50:	4628      	mov	r0, r5
 8008d52:	f7ff fc35 	bl	80085c0 <_free_r>
 8008d56:	f8d5 10ec 	ldr.w	r1, [r5, #236]	; 0xec
 8008d5a:	b111      	cbz	r1, 8008d62 <_reclaim_reent+0x92>
 8008d5c:	4628      	mov	r0, r5
 8008d5e:	f7ff fc2f 	bl	80085c0 <_free_r>
 8008d62:	f8d5 10e8 	ldr.w	r1, [r5, #232]	; 0xe8
 8008d66:	b111      	cbz	r1, 8008d6e <_reclaim_reent+0x9e>
 8008d68:	4628      	mov	r0, r5
 8008d6a:	f7ff fc29 	bl	80085c0 <_free_r>
 8008d6e:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8008d70:	b12b      	cbz	r3, 8008d7e <_reclaim_reent+0xae>
 8008d72:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 8008d76:	b111      	cbz	r1, 8008d7e <_reclaim_reent+0xae>
 8008d78:	4628      	mov	r0, r5
 8008d7a:	f7ff fc21 	bl	80085c0 <_free_r>
 8008d7e:	6b69      	ldr	r1, [r5, #52]	; 0x34
 8008d80:	b111      	cbz	r1, 8008d88 <_reclaim_reent+0xb8>
 8008d82:	4628      	mov	r0, r5
 8008d84:	f7ff fc1c 	bl	80085c0 <_free_r>
 8008d88:	69ab      	ldr	r3, [r5, #24]
 8008d8a:	b903      	cbnz	r3, 8008d8e <_reclaim_reent+0xbe>
 8008d8c:	bd70      	pop	{r4, r5, r6, pc}
 8008d8e:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8008d90:	4628      	mov	r0, r5
 8008d92:	4798      	blx	r3
 8008d94:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
 8008d98:	2900      	cmp	r1, #0
 8008d9a:	d0f7      	beq.n	8008d8c <_reclaim_reent+0xbc>
 8008d9c:	4628      	mov	r0, r5
 8008d9e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008da2:	f7ff bf87 	b.w	8008cb4 <cleanup_glue>
 8008da6:	bf00      	nop

08008da8 <__aeabi_uidiv>:
 8008da8:	1e4a      	subs	r2, r1, #1
 8008daa:	bf08      	it	eq
 8008dac:	4770      	bxeq	lr
 8008dae:	f0c0 8124 	bcc.w	8008ffa <__aeabi_uidiv+0x252>
 8008db2:	4288      	cmp	r0, r1
 8008db4:	f240 8116 	bls.w	8008fe4 <__aeabi_uidiv+0x23c>
 8008db8:	4211      	tst	r1, r2
 8008dba:	f000 8117 	beq.w	8008fec <__aeabi_uidiv+0x244>
 8008dbe:	fab0 f380 	clz	r3, r0
 8008dc2:	fab1 f281 	clz	r2, r1
 8008dc6:	eba2 0303 	sub.w	r3, r2, r3
 8008dca:	f1c3 031f 	rsb	r3, r3, #31
 8008dce:	a204      	add	r2, pc, #16	; (adr r2, 8008de0 <__aeabi_uidiv+0x38>)
 8008dd0:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 8008dd4:	f04f 0200 	mov.w	r2, #0
 8008dd8:	469f      	mov	pc, r3
 8008dda:	bf00      	nop
 8008ddc:	f3af 8000 	nop.w
 8008de0:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
 8008de4:	bf00      	nop
 8008de6:	eb42 0202 	adc.w	r2, r2, r2
 8008dea:	bf28      	it	cs
 8008dec:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
 8008df0:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
 8008df4:	bf00      	nop
 8008df6:	eb42 0202 	adc.w	r2, r2, r2
 8008dfa:	bf28      	it	cs
 8008dfc:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
 8008e00:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
 8008e04:	bf00      	nop
 8008e06:	eb42 0202 	adc.w	r2, r2, r2
 8008e0a:	bf28      	it	cs
 8008e0c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
 8008e10:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
 8008e14:	bf00      	nop
 8008e16:	eb42 0202 	adc.w	r2, r2, r2
 8008e1a:	bf28      	it	cs
 8008e1c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
 8008e20:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
 8008e24:	bf00      	nop
 8008e26:	eb42 0202 	adc.w	r2, r2, r2
 8008e2a:	bf28      	it	cs
 8008e2c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
 8008e30:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
 8008e34:	bf00      	nop
 8008e36:	eb42 0202 	adc.w	r2, r2, r2
 8008e3a:	bf28      	it	cs
 8008e3c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
 8008e40:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
 8008e44:	bf00      	nop
 8008e46:	eb42 0202 	adc.w	r2, r2, r2
 8008e4a:	bf28      	it	cs
 8008e4c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
 8008e50:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
 8008e54:	bf00      	nop
 8008e56:	eb42 0202 	adc.w	r2, r2, r2
 8008e5a:	bf28      	it	cs
 8008e5c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
 8008e60:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
 8008e64:	bf00      	nop
 8008e66:	eb42 0202 	adc.w	r2, r2, r2
 8008e6a:	bf28      	it	cs
 8008e6c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
 8008e70:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
 8008e74:	bf00      	nop
 8008e76:	eb42 0202 	adc.w	r2, r2, r2
 8008e7a:	bf28      	it	cs
 8008e7c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
 8008e80:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
 8008e84:	bf00      	nop
 8008e86:	eb42 0202 	adc.w	r2, r2, r2
 8008e8a:	bf28      	it	cs
 8008e8c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
 8008e90:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
 8008e94:	bf00      	nop
 8008e96:	eb42 0202 	adc.w	r2, r2, r2
 8008e9a:	bf28      	it	cs
 8008e9c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
 8008ea0:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
 8008ea4:	bf00      	nop
 8008ea6:	eb42 0202 	adc.w	r2, r2, r2
 8008eaa:	bf28      	it	cs
 8008eac:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
 8008eb0:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
 8008eb4:	bf00      	nop
 8008eb6:	eb42 0202 	adc.w	r2, r2, r2
 8008eba:	bf28      	it	cs
 8008ebc:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
 8008ec0:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
 8008ec4:	bf00      	nop
 8008ec6:	eb42 0202 	adc.w	r2, r2, r2
 8008eca:	bf28      	it	cs
 8008ecc:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
 8008ed0:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
 8008ed4:	bf00      	nop
 8008ed6:	eb42 0202 	adc.w	r2, r2, r2
 8008eda:	bf28      	it	cs
 8008edc:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
 8008ee0:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
 8008ee4:	bf00      	nop
 8008ee6:	eb42 0202 	adc.w	r2, r2, r2
 8008eea:	bf28      	it	cs
 8008eec:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
 8008ef0:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
 8008ef4:	bf00      	nop
 8008ef6:	eb42 0202 	adc.w	r2, r2, r2
 8008efa:	bf28      	it	cs
 8008efc:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
 8008f00:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
 8008f04:	bf00      	nop
 8008f06:	eb42 0202 	adc.w	r2, r2, r2
 8008f0a:	bf28      	it	cs
 8008f0c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
 8008f10:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
 8008f14:	bf00      	nop
 8008f16:	eb42 0202 	adc.w	r2, r2, r2
 8008f1a:	bf28      	it	cs
 8008f1c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
 8008f20:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
 8008f24:	bf00      	nop
 8008f26:	eb42 0202 	adc.w	r2, r2, r2
 8008f2a:	bf28      	it	cs
 8008f2c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
 8008f30:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
 8008f34:	bf00      	nop
 8008f36:	eb42 0202 	adc.w	r2, r2, r2
 8008f3a:	bf28      	it	cs
 8008f3c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
 8008f40:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
 8008f44:	bf00      	nop
 8008f46:	eb42 0202 	adc.w	r2, r2, r2
 8008f4a:	bf28      	it	cs
 8008f4c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
 8008f50:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
 8008f54:	bf00      	nop
 8008f56:	eb42 0202 	adc.w	r2, r2, r2
 8008f5a:	bf28      	it	cs
 8008f5c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
 8008f60:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
 8008f64:	bf00      	nop
 8008f66:	eb42 0202 	adc.w	r2, r2, r2
 8008f6a:	bf28      	it	cs
 8008f6c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
 8008f70:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
 8008f74:	bf00      	nop
 8008f76:	eb42 0202 	adc.w	r2, r2, r2
 8008f7a:	bf28      	it	cs
 8008f7c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
 8008f80:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
 8008f84:	bf00      	nop
 8008f86:	eb42 0202 	adc.w	r2, r2, r2
 8008f8a:	bf28      	it	cs
 8008f8c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
 8008f90:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
 8008f94:	bf00      	nop
 8008f96:	eb42 0202 	adc.w	r2, r2, r2
 8008f9a:	bf28      	it	cs
 8008f9c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
 8008fa0:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
 8008fa4:	bf00      	nop
 8008fa6:	eb42 0202 	adc.w	r2, r2, r2
 8008faa:	bf28      	it	cs
 8008fac:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
 8008fb0:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
 8008fb4:	bf00      	nop
 8008fb6:	eb42 0202 	adc.w	r2, r2, r2
 8008fba:	bf28      	it	cs
 8008fbc:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
 8008fc0:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
 8008fc4:	bf00      	nop
 8008fc6:	eb42 0202 	adc.w	r2, r2, r2
 8008fca:	bf28      	it	cs
 8008fcc:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
 8008fd0:	ebb0 0f01 	cmp.w	r0, r1
 8008fd4:	bf00      	nop
 8008fd6:	eb42 0202 	adc.w	r2, r2, r2
 8008fda:	bf28      	it	cs
 8008fdc:	eba0 0001 	subcs.w	r0, r0, r1
 8008fe0:	4610      	mov	r0, r2
 8008fe2:	4770      	bx	lr
 8008fe4:	bf0c      	ite	eq
 8008fe6:	2001      	moveq	r0, #1
 8008fe8:	2000      	movne	r0, #0
 8008fea:	4770      	bx	lr
 8008fec:	fab1 f281 	clz	r2, r1
 8008ff0:	f1c2 021f 	rsb	r2, r2, #31
 8008ff4:	fa20 f002 	lsr.w	r0, r0, r2
 8008ff8:	4770      	bx	lr
 8008ffa:	b108      	cbz	r0, 8009000 <__aeabi_uidiv+0x258>
 8008ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8009000:	f000 b80e 	b.w	8009020 <__aeabi_idiv0>

08009004 <__aeabi_uidivmod>:
 8009004:	2900      	cmp	r1, #0
 8009006:	d0f8      	beq.n	8008ffa <__aeabi_uidiv+0x252>
 8009008:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
 800900c:	f7ff fecc 	bl	8008da8 <__aeabi_uidiv>
 8009010:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
 8009014:	fb02 f300 	mul.w	r3, r2, r0
 8009018:	eba1 0103 	sub.w	r1, r1, r3
 800901c:	4770      	bx	lr
 800901e:	bf00      	nop

08009020 <__aeabi_idiv0>:
 8009020:	4770      	bx	lr
 8009022:	bf00      	nop

08009024 <__aeabi_drsub>:
 8009024:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8009028:	e002      	b.n	8009030 <__adddf3>
 800902a:	bf00      	nop

0800902c <__aeabi_dsub>:
 800902c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08009030 <__adddf3>:
 8009030:	b530      	push	{r4, r5, lr}
 8009032:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8009036:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800903a:	ea94 0f05 	teq	r4, r5
 800903e:	bf08      	it	eq
 8009040:	ea90 0f02 	teqeq	r0, r2
 8009044:	bf1f      	itttt	ne
 8009046:	ea54 0c00 	orrsne.w	ip, r4, r0
 800904a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800904e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8009052:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8009056:	f000 80e2 	beq.w	800921e <__adddf3+0x1ee>
 800905a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800905e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8009062:	bfb8      	it	lt
 8009064:	426d      	neglt	r5, r5
 8009066:	dd0c      	ble.n	8009082 <__adddf3+0x52>
 8009068:	442c      	add	r4, r5
 800906a:	ea80 0202 	eor.w	r2, r0, r2
 800906e:	ea81 0303 	eor.w	r3, r1, r3
 8009072:	ea82 0000 	eor.w	r0, r2, r0
 8009076:	ea83 0101 	eor.w	r1, r3, r1
 800907a:	ea80 0202 	eor.w	r2, r0, r2
 800907e:	ea81 0303 	eor.w	r3, r1, r3
 8009082:	2d36      	cmp	r5, #54	; 0x36
 8009084:	bf88      	it	hi
 8009086:	bd30      	pophi	{r4, r5, pc}
 8009088:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800908c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8009090:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8009094:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8009098:	d002      	beq.n	80090a0 <__adddf3+0x70>
 800909a:	4240      	negs	r0, r0
 800909c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80090a0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80090a4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80090a8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80090ac:	d002      	beq.n	80090b4 <__adddf3+0x84>
 80090ae:	4252      	negs	r2, r2
 80090b0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80090b4:	ea94 0f05 	teq	r4, r5
 80090b8:	f000 80a7 	beq.w	800920a <__adddf3+0x1da>
 80090bc:	f1a4 0401 	sub.w	r4, r4, #1
 80090c0:	f1d5 0e20 	rsbs	lr, r5, #32
 80090c4:	db0d      	blt.n	80090e2 <__adddf3+0xb2>
 80090c6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80090ca:	fa22 f205 	lsr.w	r2, r2, r5
 80090ce:	1880      	adds	r0, r0, r2
 80090d0:	f141 0100 	adc.w	r1, r1, #0
 80090d4:	fa03 f20e 	lsl.w	r2, r3, lr
 80090d8:	1880      	adds	r0, r0, r2
 80090da:	fa43 f305 	asr.w	r3, r3, r5
 80090de:	4159      	adcs	r1, r3
 80090e0:	e00e      	b.n	8009100 <__adddf3+0xd0>
 80090e2:	f1a5 0520 	sub.w	r5, r5, #32
 80090e6:	f10e 0e20 	add.w	lr, lr, #32
 80090ea:	2a01      	cmp	r2, #1
 80090ec:	fa03 fc0e 	lsl.w	ip, r3, lr
 80090f0:	bf28      	it	cs
 80090f2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80090f6:	fa43 f305 	asr.w	r3, r3, r5
 80090fa:	18c0      	adds	r0, r0, r3
 80090fc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8009100:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8009104:	d507      	bpl.n	8009116 <__adddf3+0xe6>
 8009106:	f04f 0e00 	mov.w	lr, #0
 800910a:	f1dc 0c00 	rsbs	ip, ip, #0
 800910e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8009112:	eb6e 0101 	sbc.w	r1, lr, r1
 8009116:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800911a:	d31b      	bcc.n	8009154 <__adddf3+0x124>
 800911c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8009120:	d30c      	bcc.n	800913c <__adddf3+0x10c>
 8009122:	0849      	lsrs	r1, r1, #1
 8009124:	ea5f 0030 	movs.w	r0, r0, rrx
 8009128:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800912c:	f104 0401 	add.w	r4, r4, #1
 8009130:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8009134:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8009138:	f080 809a 	bcs.w	8009270 <__adddf3+0x240>
 800913c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8009140:	bf08      	it	eq
 8009142:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8009146:	f150 0000 	adcs.w	r0, r0, #0
 800914a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800914e:	ea41 0105 	orr.w	r1, r1, r5
 8009152:	bd30      	pop	{r4, r5, pc}
 8009154:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8009158:	4140      	adcs	r0, r0
 800915a:	eb41 0101 	adc.w	r1, r1, r1
 800915e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8009162:	f1a4 0401 	sub.w	r4, r4, #1
 8009166:	d1e9      	bne.n	800913c <__adddf3+0x10c>
 8009168:	f091 0f00 	teq	r1, #0
 800916c:	bf04      	itt	eq
 800916e:	4601      	moveq	r1, r0
 8009170:	2000      	moveq	r0, #0
 8009172:	fab1 f381 	clz	r3, r1
 8009176:	bf08      	it	eq
 8009178:	3320      	addeq	r3, #32
 800917a:	f1a3 030b 	sub.w	r3, r3, #11
 800917e:	f1b3 0220 	subs.w	r2, r3, #32
 8009182:	da0c      	bge.n	800919e <__adddf3+0x16e>
 8009184:	320c      	adds	r2, #12
 8009186:	dd08      	ble.n	800919a <__adddf3+0x16a>
 8009188:	f102 0c14 	add.w	ip, r2, #20
 800918c:	f1c2 020c 	rsb	r2, r2, #12
 8009190:	fa01 f00c 	lsl.w	r0, r1, ip
 8009194:	fa21 f102 	lsr.w	r1, r1, r2
 8009198:	e00c      	b.n	80091b4 <__adddf3+0x184>
 800919a:	f102 0214 	add.w	r2, r2, #20
 800919e:	bfd8      	it	le
 80091a0:	f1c2 0c20 	rsble	ip, r2, #32
 80091a4:	fa01 f102 	lsl.w	r1, r1, r2
 80091a8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80091ac:	bfdc      	itt	le
 80091ae:	ea41 010c 	orrle.w	r1, r1, ip
 80091b2:	4090      	lslle	r0, r2
 80091b4:	1ae4      	subs	r4, r4, r3
 80091b6:	bfa2      	ittt	ge
 80091b8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80091bc:	4329      	orrge	r1, r5
 80091be:	bd30      	popge	{r4, r5, pc}
 80091c0:	ea6f 0404 	mvn.w	r4, r4
 80091c4:	3c1f      	subs	r4, #31
 80091c6:	da1c      	bge.n	8009202 <__adddf3+0x1d2>
 80091c8:	340c      	adds	r4, #12
 80091ca:	dc0e      	bgt.n	80091ea <__adddf3+0x1ba>
 80091cc:	f104 0414 	add.w	r4, r4, #20
 80091d0:	f1c4 0220 	rsb	r2, r4, #32
 80091d4:	fa20 f004 	lsr.w	r0, r0, r4
 80091d8:	fa01 f302 	lsl.w	r3, r1, r2
 80091dc:	ea40 0003 	orr.w	r0, r0, r3
 80091e0:	fa21 f304 	lsr.w	r3, r1, r4
 80091e4:	ea45 0103 	orr.w	r1, r5, r3
 80091e8:	bd30      	pop	{r4, r5, pc}
 80091ea:	f1c4 040c 	rsb	r4, r4, #12
 80091ee:	f1c4 0220 	rsb	r2, r4, #32
 80091f2:	fa20 f002 	lsr.w	r0, r0, r2
 80091f6:	fa01 f304 	lsl.w	r3, r1, r4
 80091fa:	ea40 0003 	orr.w	r0, r0, r3
 80091fe:	4629      	mov	r1, r5
 8009200:	bd30      	pop	{r4, r5, pc}
 8009202:	fa21 f004 	lsr.w	r0, r1, r4
 8009206:	4629      	mov	r1, r5
 8009208:	bd30      	pop	{r4, r5, pc}
 800920a:	f094 0f00 	teq	r4, #0
 800920e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8009212:	bf06      	itte	eq
 8009214:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8009218:	3401      	addeq	r4, #1
 800921a:	3d01      	subne	r5, #1
 800921c:	e74e      	b.n	80090bc <__adddf3+0x8c>
 800921e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8009222:	bf18      	it	ne
 8009224:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8009228:	d029      	beq.n	800927e <__adddf3+0x24e>
 800922a:	ea94 0f05 	teq	r4, r5
 800922e:	bf08      	it	eq
 8009230:	ea90 0f02 	teqeq	r0, r2
 8009234:	d005      	beq.n	8009242 <__adddf3+0x212>
 8009236:	ea54 0c00 	orrs.w	ip, r4, r0
 800923a:	bf04      	itt	eq
 800923c:	4619      	moveq	r1, r3
 800923e:	4610      	moveq	r0, r2
 8009240:	bd30      	pop	{r4, r5, pc}
 8009242:	ea91 0f03 	teq	r1, r3
 8009246:	bf1e      	ittt	ne
 8009248:	2100      	movne	r1, #0
 800924a:	2000      	movne	r0, #0
 800924c:	bd30      	popne	{r4, r5, pc}
 800924e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8009252:	d105      	bne.n	8009260 <__adddf3+0x230>
 8009254:	0040      	lsls	r0, r0, #1
 8009256:	4149      	adcs	r1, r1
 8009258:	bf28      	it	cs
 800925a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800925e:	bd30      	pop	{r4, r5, pc}
 8009260:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8009264:	bf3c      	itt	cc
 8009266:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800926a:	bd30      	popcc	{r4, r5, pc}
 800926c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8009270:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8009274:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009278:	f04f 0000 	mov.w	r0, #0
 800927c:	bd30      	pop	{r4, r5, pc}
 800927e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8009282:	bf1a      	itte	ne
 8009284:	4619      	movne	r1, r3
 8009286:	4610      	movne	r0, r2
 8009288:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800928c:	bf1c      	itt	ne
 800928e:	460b      	movne	r3, r1
 8009290:	4602      	movne	r2, r0
 8009292:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8009296:	bf06      	itte	eq
 8009298:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800929c:	ea91 0f03 	teqeq	r1, r3
 80092a0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80092a4:	bd30      	pop	{r4, r5, pc}
 80092a6:	bf00      	nop

080092a8 <__aeabi_ui2d>:
 80092a8:	f090 0f00 	teq	r0, #0
 80092ac:	bf04      	itt	eq
 80092ae:	2100      	moveq	r1, #0
 80092b0:	4770      	bxeq	lr
 80092b2:	b530      	push	{r4, r5, lr}
 80092b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80092b8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80092bc:	f04f 0500 	mov.w	r5, #0
 80092c0:	f04f 0100 	mov.w	r1, #0
 80092c4:	e750      	b.n	8009168 <__adddf3+0x138>
 80092c6:	bf00      	nop

080092c8 <__aeabi_i2d>:
 80092c8:	f090 0f00 	teq	r0, #0
 80092cc:	bf04      	itt	eq
 80092ce:	2100      	moveq	r1, #0
 80092d0:	4770      	bxeq	lr
 80092d2:	b530      	push	{r4, r5, lr}
 80092d4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80092d8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80092dc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80092e0:	bf48      	it	mi
 80092e2:	4240      	negmi	r0, r0
 80092e4:	f04f 0100 	mov.w	r1, #0
 80092e8:	e73e      	b.n	8009168 <__adddf3+0x138>
 80092ea:	bf00      	nop

080092ec <__aeabi_f2d>:
 80092ec:	0042      	lsls	r2, r0, #1
 80092ee:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80092f2:	ea4f 0131 	mov.w	r1, r1, rrx
 80092f6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80092fa:	bf1f      	itttt	ne
 80092fc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8009300:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8009304:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8009308:	4770      	bxne	lr
 800930a:	f092 0f00 	teq	r2, #0
 800930e:	bf14      	ite	ne
 8009310:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8009314:	4770      	bxeq	lr
 8009316:	b530      	push	{r4, r5, lr}
 8009318:	f44f 7460 	mov.w	r4, #896	; 0x380
 800931c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8009320:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8009324:	e720      	b.n	8009168 <__adddf3+0x138>
 8009326:	bf00      	nop

08009328 <__aeabi_ul2d>:
 8009328:	ea50 0201 	orrs.w	r2, r0, r1
 800932c:	bf08      	it	eq
 800932e:	4770      	bxeq	lr
 8009330:	b530      	push	{r4, r5, lr}
 8009332:	f04f 0500 	mov.w	r5, #0
 8009336:	e00a      	b.n	800934e <__aeabi_l2d+0x16>

08009338 <__aeabi_l2d>:
 8009338:	ea50 0201 	orrs.w	r2, r0, r1
 800933c:	bf08      	it	eq
 800933e:	4770      	bxeq	lr
 8009340:	b530      	push	{r4, r5, lr}
 8009342:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8009346:	d502      	bpl.n	800934e <__aeabi_l2d+0x16>
 8009348:	4240      	negs	r0, r0
 800934a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800934e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8009352:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8009356:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800935a:	f43f aedc 	beq.w	8009116 <__adddf3+0xe6>
 800935e:	f04f 0203 	mov.w	r2, #3
 8009362:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8009366:	bf18      	it	ne
 8009368:	3203      	addne	r2, #3
 800936a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800936e:	bf18      	it	ne
 8009370:	3203      	addne	r2, #3
 8009372:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8009376:	f1c2 0320 	rsb	r3, r2, #32
 800937a:	fa00 fc03 	lsl.w	ip, r0, r3
 800937e:	fa20 f002 	lsr.w	r0, r0, r2
 8009382:	fa01 fe03 	lsl.w	lr, r1, r3
 8009386:	ea40 000e 	orr.w	r0, r0, lr
 800938a:	fa21 f102 	lsr.w	r1, r1, r2
 800938e:	4414      	add	r4, r2
 8009390:	e6c1      	b.n	8009116 <__adddf3+0xe6>
 8009392:	bf00      	nop

08009394 <__aeabi_dmul>:
 8009394:	b570      	push	{r4, r5, r6, lr}
 8009396:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800939a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800939e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80093a2:	bf1d      	ittte	ne
 80093a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80093a8:	ea94 0f0c 	teqne	r4, ip
 80093ac:	ea95 0f0c 	teqne	r5, ip
 80093b0:	f000 f8de 	bleq	8009570 <__aeabi_dmul+0x1dc>
 80093b4:	442c      	add	r4, r5
 80093b6:	ea81 0603 	eor.w	r6, r1, r3
 80093ba:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80093be:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80093c2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80093c6:	bf18      	it	ne
 80093c8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80093cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80093d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80093d4:	d038      	beq.n	8009448 <__aeabi_dmul+0xb4>
 80093d6:	fba0 ce02 	umull	ip, lr, r0, r2
 80093da:	f04f 0500 	mov.w	r5, #0
 80093de:	fbe1 e502 	umlal	lr, r5, r1, r2
 80093e2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80093e6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80093ea:	f04f 0600 	mov.w	r6, #0
 80093ee:	fbe1 5603 	umlal	r5, r6, r1, r3
 80093f2:	f09c 0f00 	teq	ip, #0
 80093f6:	bf18      	it	ne
 80093f8:	f04e 0e01 	orrne.w	lr, lr, #1
 80093fc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8009400:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8009404:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8009408:	d204      	bcs.n	8009414 <__aeabi_dmul+0x80>
 800940a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800940e:	416d      	adcs	r5, r5
 8009410:	eb46 0606 	adc.w	r6, r6, r6
 8009414:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8009418:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800941c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8009420:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8009424:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8009428:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800942c:	bf88      	it	hi
 800942e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8009432:	d81e      	bhi.n	8009472 <__aeabi_dmul+0xde>
 8009434:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8009438:	bf08      	it	eq
 800943a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800943e:	f150 0000 	adcs.w	r0, r0, #0
 8009442:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8009446:	bd70      	pop	{r4, r5, r6, pc}
 8009448:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800944c:	ea46 0101 	orr.w	r1, r6, r1
 8009450:	ea40 0002 	orr.w	r0, r0, r2
 8009454:	ea81 0103 	eor.w	r1, r1, r3
 8009458:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800945c:	bfc2      	ittt	gt
 800945e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8009462:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8009466:	bd70      	popgt	{r4, r5, r6, pc}
 8009468:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800946c:	f04f 0e00 	mov.w	lr, #0
 8009470:	3c01      	subs	r4, #1
 8009472:	f300 80ab 	bgt.w	80095cc <__aeabi_dmul+0x238>
 8009476:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800947a:	bfde      	ittt	le
 800947c:	2000      	movle	r0, #0
 800947e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8009482:	bd70      	pople	{r4, r5, r6, pc}
 8009484:	f1c4 0400 	rsb	r4, r4, #0
 8009488:	3c20      	subs	r4, #32
 800948a:	da35      	bge.n	80094f8 <__aeabi_dmul+0x164>
 800948c:	340c      	adds	r4, #12
 800948e:	dc1b      	bgt.n	80094c8 <__aeabi_dmul+0x134>
 8009490:	f104 0414 	add.w	r4, r4, #20
 8009494:	f1c4 0520 	rsb	r5, r4, #32
 8009498:	fa00 f305 	lsl.w	r3, r0, r5
 800949c:	fa20 f004 	lsr.w	r0, r0, r4
 80094a0:	fa01 f205 	lsl.w	r2, r1, r5
 80094a4:	ea40 0002 	orr.w	r0, r0, r2
 80094a8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80094ac:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80094b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80094b4:	fa21 f604 	lsr.w	r6, r1, r4
 80094b8:	eb42 0106 	adc.w	r1, r2, r6
 80094bc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80094c0:	bf08      	it	eq
 80094c2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80094c6:	bd70      	pop	{r4, r5, r6, pc}
 80094c8:	f1c4 040c 	rsb	r4, r4, #12
 80094cc:	f1c4 0520 	rsb	r5, r4, #32
 80094d0:	fa00 f304 	lsl.w	r3, r0, r4
 80094d4:	fa20 f005 	lsr.w	r0, r0, r5
 80094d8:	fa01 f204 	lsl.w	r2, r1, r4
 80094dc:	ea40 0002 	orr.w	r0, r0, r2
 80094e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80094e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80094e8:	f141 0100 	adc.w	r1, r1, #0
 80094ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80094f0:	bf08      	it	eq
 80094f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80094f6:	bd70      	pop	{r4, r5, r6, pc}
 80094f8:	f1c4 0520 	rsb	r5, r4, #32
 80094fc:	fa00 f205 	lsl.w	r2, r0, r5
 8009500:	ea4e 0e02 	orr.w	lr, lr, r2
 8009504:	fa20 f304 	lsr.w	r3, r0, r4
 8009508:	fa01 f205 	lsl.w	r2, r1, r5
 800950c:	ea43 0302 	orr.w	r3, r3, r2
 8009510:	fa21 f004 	lsr.w	r0, r1, r4
 8009514:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8009518:	fa21 f204 	lsr.w	r2, r1, r4
 800951c:	ea20 0002 	bic.w	r0, r0, r2
 8009520:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8009524:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8009528:	bf08      	it	eq
 800952a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800952e:	bd70      	pop	{r4, r5, r6, pc}
 8009530:	f094 0f00 	teq	r4, #0
 8009534:	d10f      	bne.n	8009556 <__aeabi_dmul+0x1c2>
 8009536:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800953a:	0040      	lsls	r0, r0, #1
 800953c:	eb41 0101 	adc.w	r1, r1, r1
 8009540:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8009544:	bf08      	it	eq
 8009546:	3c01      	subeq	r4, #1
 8009548:	d0f7      	beq.n	800953a <__aeabi_dmul+0x1a6>
 800954a:	ea41 0106 	orr.w	r1, r1, r6
 800954e:	f095 0f00 	teq	r5, #0
 8009552:	bf18      	it	ne
 8009554:	4770      	bxne	lr
 8009556:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800955a:	0052      	lsls	r2, r2, #1
 800955c:	eb43 0303 	adc.w	r3, r3, r3
 8009560:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8009564:	bf08      	it	eq
 8009566:	3d01      	subeq	r5, #1
 8009568:	d0f7      	beq.n	800955a <__aeabi_dmul+0x1c6>
 800956a:	ea43 0306 	orr.w	r3, r3, r6
 800956e:	4770      	bx	lr
 8009570:	ea94 0f0c 	teq	r4, ip
 8009574:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8009578:	bf18      	it	ne
 800957a:	ea95 0f0c 	teqne	r5, ip
 800957e:	d00c      	beq.n	800959a <__aeabi_dmul+0x206>
 8009580:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8009584:	bf18      	it	ne
 8009586:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800958a:	d1d1      	bne.n	8009530 <__aeabi_dmul+0x19c>
 800958c:	ea81 0103 	eor.w	r1, r1, r3
 8009590:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8009594:	f04f 0000 	mov.w	r0, #0
 8009598:	bd70      	pop	{r4, r5, r6, pc}
 800959a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800959e:	bf06      	itte	eq
 80095a0:	4610      	moveq	r0, r2
 80095a2:	4619      	moveq	r1, r3
 80095a4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80095a8:	d019      	beq.n	80095de <__aeabi_dmul+0x24a>
 80095aa:	ea94 0f0c 	teq	r4, ip
 80095ae:	d102      	bne.n	80095b6 <__aeabi_dmul+0x222>
 80095b0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80095b4:	d113      	bne.n	80095de <__aeabi_dmul+0x24a>
 80095b6:	ea95 0f0c 	teq	r5, ip
 80095ba:	d105      	bne.n	80095c8 <__aeabi_dmul+0x234>
 80095bc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80095c0:	bf1c      	itt	ne
 80095c2:	4610      	movne	r0, r2
 80095c4:	4619      	movne	r1, r3
 80095c6:	d10a      	bne.n	80095de <__aeabi_dmul+0x24a>
 80095c8:	ea81 0103 	eor.w	r1, r1, r3
 80095cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80095d0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80095d4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80095d8:	f04f 0000 	mov.w	r0, #0
 80095dc:	bd70      	pop	{r4, r5, r6, pc}
 80095de:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80095e2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80095e6:	bd70      	pop	{r4, r5, r6, pc}

080095e8 <__aeabi_ddiv>:
 80095e8:	b570      	push	{r4, r5, r6, lr}
 80095ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80095ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80095f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80095f6:	bf1d      	ittte	ne
 80095f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80095fc:	ea94 0f0c 	teqne	r4, ip
 8009600:	ea95 0f0c 	teqne	r5, ip
 8009604:	f000 f8a7 	bleq	8009756 <__aeabi_ddiv+0x16e>
 8009608:	eba4 0405 	sub.w	r4, r4, r5
 800960c:	ea81 0e03 	eor.w	lr, r1, r3
 8009610:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8009614:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8009618:	f000 8088 	beq.w	800972c <__aeabi_ddiv+0x144>
 800961c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8009620:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8009624:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8009628:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800962c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8009630:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8009634:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8009638:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800963c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8009640:	429d      	cmp	r5, r3
 8009642:	bf08      	it	eq
 8009644:	4296      	cmpeq	r6, r2
 8009646:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800964a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800964e:	d202      	bcs.n	8009656 <__aeabi_ddiv+0x6e>
 8009650:	085b      	lsrs	r3, r3, #1
 8009652:	ea4f 0232 	mov.w	r2, r2, rrx
 8009656:	1ab6      	subs	r6, r6, r2
 8009658:	eb65 0503 	sbc.w	r5, r5, r3
 800965c:	085b      	lsrs	r3, r3, #1
 800965e:	ea4f 0232 	mov.w	r2, r2, rrx
 8009662:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8009666:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800966a:	ebb6 0e02 	subs.w	lr, r6, r2
 800966e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8009672:	bf22      	ittt	cs
 8009674:	1ab6      	subcs	r6, r6, r2
 8009676:	4675      	movcs	r5, lr
 8009678:	ea40 000c 	orrcs.w	r0, r0, ip
 800967c:	085b      	lsrs	r3, r3, #1
 800967e:	ea4f 0232 	mov.w	r2, r2, rrx
 8009682:	ebb6 0e02 	subs.w	lr, r6, r2
 8009686:	eb75 0e03 	sbcs.w	lr, r5, r3
 800968a:	bf22      	ittt	cs
 800968c:	1ab6      	subcs	r6, r6, r2
 800968e:	4675      	movcs	r5, lr
 8009690:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8009694:	085b      	lsrs	r3, r3, #1
 8009696:	ea4f 0232 	mov.w	r2, r2, rrx
 800969a:	ebb6 0e02 	subs.w	lr, r6, r2
 800969e:	eb75 0e03 	sbcs.w	lr, r5, r3
 80096a2:	bf22      	ittt	cs
 80096a4:	1ab6      	subcs	r6, r6, r2
 80096a6:	4675      	movcs	r5, lr
 80096a8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80096ac:	085b      	lsrs	r3, r3, #1
 80096ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80096b2:	ebb6 0e02 	subs.w	lr, r6, r2
 80096b6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80096ba:	bf22      	ittt	cs
 80096bc:	1ab6      	subcs	r6, r6, r2
 80096be:	4675      	movcs	r5, lr
 80096c0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80096c4:	ea55 0e06 	orrs.w	lr, r5, r6
 80096c8:	d018      	beq.n	80096fc <__aeabi_ddiv+0x114>
 80096ca:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80096ce:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80096d2:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80096d6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80096da:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80096de:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80096e2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80096e6:	d1c0      	bne.n	800966a <__aeabi_ddiv+0x82>
 80096e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80096ec:	d10b      	bne.n	8009706 <__aeabi_ddiv+0x11e>
 80096ee:	ea41 0100 	orr.w	r1, r1, r0
 80096f2:	f04f 0000 	mov.w	r0, #0
 80096f6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80096fa:	e7b6      	b.n	800966a <__aeabi_ddiv+0x82>
 80096fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8009700:	bf04      	itt	eq
 8009702:	4301      	orreq	r1, r0
 8009704:	2000      	moveq	r0, #0
 8009706:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800970a:	bf88      	it	hi
 800970c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8009710:	f63f aeaf 	bhi.w	8009472 <__aeabi_dmul+0xde>
 8009714:	ebb5 0c03 	subs.w	ip, r5, r3
 8009718:	bf04      	itt	eq
 800971a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800971e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8009722:	f150 0000 	adcs.w	r0, r0, #0
 8009726:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800972a:	bd70      	pop	{r4, r5, r6, pc}
 800972c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8009730:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8009734:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8009738:	bfc2      	ittt	gt
 800973a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800973e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8009742:	bd70      	popgt	{r4, r5, r6, pc}
 8009744:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009748:	f04f 0e00 	mov.w	lr, #0
 800974c:	3c01      	subs	r4, #1
 800974e:	e690      	b.n	8009472 <__aeabi_dmul+0xde>
 8009750:	ea45 0e06 	orr.w	lr, r5, r6
 8009754:	e68d      	b.n	8009472 <__aeabi_dmul+0xde>
 8009756:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800975a:	ea94 0f0c 	teq	r4, ip
 800975e:	bf08      	it	eq
 8009760:	ea95 0f0c 	teqeq	r5, ip
 8009764:	f43f af3b 	beq.w	80095de <__aeabi_dmul+0x24a>
 8009768:	ea94 0f0c 	teq	r4, ip
 800976c:	d10a      	bne.n	8009784 <__aeabi_ddiv+0x19c>
 800976e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8009772:	f47f af34 	bne.w	80095de <__aeabi_dmul+0x24a>
 8009776:	ea95 0f0c 	teq	r5, ip
 800977a:	f47f af25 	bne.w	80095c8 <__aeabi_dmul+0x234>
 800977e:	4610      	mov	r0, r2
 8009780:	4619      	mov	r1, r3
 8009782:	e72c      	b.n	80095de <__aeabi_dmul+0x24a>
 8009784:	ea95 0f0c 	teq	r5, ip
 8009788:	d106      	bne.n	8009798 <__aeabi_ddiv+0x1b0>
 800978a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800978e:	f43f aefd 	beq.w	800958c <__aeabi_dmul+0x1f8>
 8009792:	4610      	mov	r0, r2
 8009794:	4619      	mov	r1, r3
 8009796:	e722      	b.n	80095de <__aeabi_dmul+0x24a>
 8009798:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800979c:	bf18      	it	ne
 800979e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80097a2:	f47f aec5 	bne.w	8009530 <__aeabi_dmul+0x19c>
 80097a6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80097aa:	f47f af0d 	bne.w	80095c8 <__aeabi_dmul+0x234>
 80097ae:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80097b2:	f47f aeeb 	bne.w	800958c <__aeabi_dmul+0x1f8>
 80097b6:	e712      	b.n	80095de <__aeabi_dmul+0x24a>

080097b8 <__gedf2>:
 80097b8:	f04f 3cff 	mov.w	ip, #4294967295
 80097bc:	e006      	b.n	80097cc <__cmpdf2+0x4>
 80097be:	bf00      	nop

080097c0 <__ledf2>:
 80097c0:	f04f 0c01 	mov.w	ip, #1
 80097c4:	e002      	b.n	80097cc <__cmpdf2+0x4>
 80097c6:	bf00      	nop

080097c8 <__cmpdf2>:
 80097c8:	f04f 0c01 	mov.w	ip, #1
 80097cc:	f84d cd04 	str.w	ip, [sp, #-4]!
 80097d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80097d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80097d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80097dc:	bf18      	it	ne
 80097de:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80097e2:	d01b      	beq.n	800981c <__cmpdf2+0x54>
 80097e4:	b001      	add	sp, #4
 80097e6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80097ea:	bf0c      	ite	eq
 80097ec:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80097f0:	ea91 0f03 	teqne	r1, r3
 80097f4:	bf02      	ittt	eq
 80097f6:	ea90 0f02 	teqeq	r0, r2
 80097fa:	2000      	moveq	r0, #0
 80097fc:	4770      	bxeq	lr
 80097fe:	f110 0f00 	cmn.w	r0, #0
 8009802:	ea91 0f03 	teq	r1, r3
 8009806:	bf58      	it	pl
 8009808:	4299      	cmppl	r1, r3
 800980a:	bf08      	it	eq
 800980c:	4290      	cmpeq	r0, r2
 800980e:	bf2c      	ite	cs
 8009810:	17d8      	asrcs	r0, r3, #31
 8009812:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8009816:	f040 0001 	orr.w	r0, r0, #1
 800981a:	4770      	bx	lr
 800981c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8009820:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8009824:	d102      	bne.n	800982c <__cmpdf2+0x64>
 8009826:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800982a:	d107      	bne.n	800983c <__cmpdf2+0x74>
 800982c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8009830:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8009834:	d1d6      	bne.n	80097e4 <__cmpdf2+0x1c>
 8009836:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800983a:	d0d3      	beq.n	80097e4 <__cmpdf2+0x1c>
 800983c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8009840:	4770      	bx	lr
 8009842:	bf00      	nop

08009844 <__aeabi_cdrcmple>:
 8009844:	4684      	mov	ip, r0
 8009846:	4610      	mov	r0, r2
 8009848:	4662      	mov	r2, ip
 800984a:	468c      	mov	ip, r1
 800984c:	4619      	mov	r1, r3
 800984e:	4663      	mov	r3, ip
 8009850:	e000      	b.n	8009854 <__aeabi_cdcmpeq>
 8009852:	bf00      	nop

08009854 <__aeabi_cdcmpeq>:
 8009854:	b501      	push	{r0, lr}
 8009856:	f7ff ffb7 	bl	80097c8 <__cmpdf2>
 800985a:	2800      	cmp	r0, #0
 800985c:	bf48      	it	mi
 800985e:	f110 0f00 	cmnmi.w	r0, #0
 8009862:	bd01      	pop	{r0, pc}

08009864 <__aeabi_dcmpeq>:
 8009864:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009868:	f7ff fff4 	bl	8009854 <__aeabi_cdcmpeq>
 800986c:	bf0c      	ite	eq
 800986e:	2001      	moveq	r0, #1
 8009870:	2000      	movne	r0, #0
 8009872:	f85d fb08 	ldr.w	pc, [sp], #8
 8009876:	bf00      	nop

08009878 <__aeabi_dcmplt>:
 8009878:	f84d ed08 	str.w	lr, [sp, #-8]!
 800987c:	f7ff ffea 	bl	8009854 <__aeabi_cdcmpeq>
 8009880:	bf34      	ite	cc
 8009882:	2001      	movcc	r0, #1
 8009884:	2000      	movcs	r0, #0
 8009886:	f85d fb08 	ldr.w	pc, [sp], #8
 800988a:	bf00      	nop

0800988c <__aeabi_dcmple>:
 800988c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009890:	f7ff ffe0 	bl	8009854 <__aeabi_cdcmpeq>
 8009894:	bf94      	ite	ls
 8009896:	2001      	movls	r0, #1
 8009898:	2000      	movhi	r0, #0
 800989a:	f85d fb08 	ldr.w	pc, [sp], #8
 800989e:	bf00      	nop

080098a0 <__aeabi_dcmpge>:
 80098a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80098a4:	f7ff ffce 	bl	8009844 <__aeabi_cdrcmple>
 80098a8:	bf94      	ite	ls
 80098aa:	2001      	movls	r0, #1
 80098ac:	2000      	movhi	r0, #0
 80098ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80098b2:	bf00      	nop

080098b4 <__aeabi_dcmpgt>:
 80098b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80098b8:	f7ff ffc4 	bl	8009844 <__aeabi_cdrcmple>
 80098bc:	bf34      	ite	cc
 80098be:	2001      	movcc	r0, #1
 80098c0:	2000      	movcs	r0, #0
 80098c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80098c6:	bf00      	nop

080098c8 <__aeabi_d2iz>:
 80098c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80098cc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80098d0:	d215      	bcs.n	80098fe <__aeabi_d2iz+0x36>
 80098d2:	d511      	bpl.n	80098f8 <__aeabi_d2iz+0x30>
 80098d4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80098d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80098dc:	d912      	bls.n	8009904 <__aeabi_d2iz+0x3c>
 80098de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80098e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80098e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80098ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80098ee:	fa23 f002 	lsr.w	r0, r3, r2
 80098f2:	bf18      	it	ne
 80098f4:	4240      	negne	r0, r0
 80098f6:	4770      	bx	lr
 80098f8:	f04f 0000 	mov.w	r0, #0
 80098fc:	4770      	bx	lr
 80098fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8009902:	d105      	bne.n	8009910 <__aeabi_d2iz+0x48>
 8009904:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8009908:	bf08      	it	eq
 800990a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800990e:	4770      	bx	lr
 8009910:	f04f 0000 	mov.w	r0, #0
 8009914:	4770      	bx	lr
 8009916:	bf00      	nop

08009918 <__aeabi_d2uiz>:
 8009918:	004a      	lsls	r2, r1, #1
 800991a:	d211      	bcs.n	8009940 <__aeabi_d2uiz+0x28>
 800991c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8009920:	d211      	bcs.n	8009946 <__aeabi_d2uiz+0x2e>
 8009922:	d50d      	bpl.n	8009940 <__aeabi_d2uiz+0x28>
 8009924:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8009928:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800992c:	d40e      	bmi.n	800994c <__aeabi_d2uiz+0x34>
 800992e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8009932:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009936:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800993a:	fa23 f002 	lsr.w	r0, r3, r2
 800993e:	4770      	bx	lr
 8009940:	f04f 0000 	mov.w	r0, #0
 8009944:	4770      	bx	lr
 8009946:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800994a:	d102      	bne.n	8009952 <__aeabi_d2uiz+0x3a>
 800994c:	f04f 30ff 	mov.w	r0, #4294967295
 8009950:	4770      	bx	lr
 8009952:	f04f 0000 	mov.w	r0, #0
 8009956:	4770      	bx	lr

08009958 <__aeabi_uldivmod>:
 8009958:	b94b      	cbnz	r3, 800996e <__aeabi_uldivmod+0x16>
 800995a:	b942      	cbnz	r2, 800996e <__aeabi_uldivmod+0x16>
 800995c:	2900      	cmp	r1, #0
 800995e:	bf08      	it	eq
 8009960:	2800      	cmpeq	r0, #0
 8009962:	d002      	beq.n	800996a <__aeabi_uldivmod+0x12>
 8009964:	f04f 31ff 	mov.w	r1, #4294967295
 8009968:	4608      	mov	r0, r1
 800996a:	f7ff bb59 	b.w	8009020 <__aeabi_idiv0>
 800996e:	b082      	sub	sp, #8
 8009970:	46ec      	mov	ip, sp
 8009972:	e92d 5000 	stmdb	sp!, {ip, lr}
 8009976:	f000 f81d 	bl	80099b4 <__gnu_uldivmod_helper>
 800997a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800997e:	b002      	add	sp, #8
 8009980:	bc0c      	pop	{r2, r3}
 8009982:	4770      	bx	lr

08009984 <__gnu_ldivmod_helper>:
 8009984:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009988:	4617      	mov	r7, r2
 800998a:	4680      	mov	r8, r0
 800998c:	4689      	mov	r9, r1
 800998e:	469a      	mov	sl, r3
 8009990:	9e08      	ldr	r6, [sp, #32]
 8009992:	f000 f827 	bl	80099e4 <__divdi3>
 8009996:	fba7 4500 	umull	r4, r5, r7, r0
 800999a:	fb07 f701 	mul.w	r7, r7, r1
 800999e:	fb00 720a 	mla	r2, r0, sl, r7
 80099a2:	4415      	add	r5, r2
 80099a4:	ebb8 0404 	subs.w	r4, r8, r4
 80099a8:	eb69 0505 	sbc.w	r5, r9, r5
 80099ac:	e9c6 4500 	strd	r4, r5, [r6]
 80099b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080099b4 <__gnu_uldivmod_helper>:
 80099b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099b8:	4617      	mov	r7, r2
 80099ba:	4680      	mov	r8, r0
 80099bc:	4689      	mov	r9, r1
 80099be:	461d      	mov	r5, r3
 80099c0:	9e08      	ldr	r6, [sp, #32]
 80099c2:	f000 f9b9 	bl	8009d38 <__udivdi3>
 80099c6:	fb00 f305 	mul.w	r3, r0, r5
 80099ca:	fba0 4507 	umull	r4, r5, r0, r7
 80099ce:	fb07 3701 	mla	r7, r7, r1, r3
 80099d2:	443d      	add	r5, r7
 80099d4:	ebb8 0404 	subs.w	r4, r8, r4
 80099d8:	eb69 0505 	sbc.w	r5, r9, r5
 80099dc:	e9c6 4500 	strd	r4, r5, [r6]
 80099e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080099e4 <__divdi3>:
 80099e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099e8:	4244      	negs	r4, r0
 80099ea:	eb61 0541 	sbc.w	r5, r1, r1, lsl #1
 80099ee:	2900      	cmp	r1, #0
 80099f0:	f04f 36ff 	mov.w	r6, #4294967295
 80099f4:	bfa2      	ittt	ge
 80099f6:	4604      	movge	r4, r0
 80099f8:	460d      	movge	r5, r1
 80099fa:	2600      	movge	r6, #0
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	b085      	sub	sp, #20
 8009a00:	f2c0 80c7 	blt.w	8009b92 <__divdi3+0x1ae>
 8009a04:	4620      	mov	r0, r4
 8009a06:	46aa      	mov	sl, r5
 8009a08:	4694      	mov	ip, r2
 8009a0a:	4619      	mov	r1, r3
 8009a0c:	4690      	mov	r8, r2
 8009a0e:	4627      	mov	r7, r4
 8009a10:	46a9      	mov	r9, r5
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d158      	bne.n	8009ac8 <__divdi3+0xe4>
 8009a16:	42aa      	cmp	r2, r5
 8009a18:	d96c      	bls.n	8009af4 <__divdi3+0x110>
 8009a1a:	fab2 f382 	clz	r3, r2
 8009a1e:	b15b      	cbz	r3, 8009a38 <__divdi3+0x54>
 8009a20:	f1c3 0220 	rsb	r2, r3, #32
 8009a24:	fa05 f903 	lsl.w	r9, r5, r3
 8009a28:	fa24 f202 	lsr.w	r2, r4, r2
 8009a2c:	fa0c f803 	lsl.w	r8, ip, r3
 8009a30:	ea42 0909 	orr.w	r9, r2, r9
 8009a34:	fa04 f703 	lsl.w	r7, r4, r3
 8009a38:	ea4f 4418 	mov.w	r4, r8, lsr #16
 8009a3c:	4648      	mov	r0, r9
 8009a3e:	4621      	mov	r1, r4
 8009a40:	fa1f fa88 	uxth.w	sl, r8
 8009a44:	f7ff f9b0 	bl	8008da8 <__aeabi_uidiv>
 8009a48:	4621      	mov	r1, r4
 8009a4a:	4683      	mov	fp, r0
 8009a4c:	4648      	mov	r0, r9
 8009a4e:	f7ff fad9 	bl	8009004 <__aeabi_uidivmod>
 8009a52:	0c3a      	lsrs	r2, r7, #16
 8009a54:	fb0a f00b 	mul.w	r0, sl, fp
 8009a58:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 8009a5c:	4288      	cmp	r0, r1
 8009a5e:	d90b      	bls.n	8009a78 <__divdi3+0x94>
 8009a60:	eb11 0108 	adds.w	r1, r1, r8
 8009a64:	f10b 33ff 	add.w	r3, fp, #4294967295
 8009a68:	d205      	bcs.n	8009a76 <__divdi3+0x92>
 8009a6a:	4288      	cmp	r0, r1
 8009a6c:	bf84      	itt	hi
 8009a6e:	f1ab 0b02 	subhi.w	fp, fp, #2
 8009a72:	4441      	addhi	r1, r8
 8009a74:	d800      	bhi.n	8009a78 <__divdi3+0x94>
 8009a76:	469b      	mov	fp, r3
 8009a78:	ebc0 0901 	rsb	r9, r0, r1
 8009a7c:	4621      	mov	r1, r4
 8009a7e:	4648      	mov	r0, r9
 8009a80:	b2bf      	uxth	r7, r7
 8009a82:	f7ff f991 	bl	8008da8 <__aeabi_uidiv>
 8009a86:	4621      	mov	r1, r4
 8009a88:	4605      	mov	r5, r0
 8009a8a:	4648      	mov	r0, r9
 8009a8c:	f7ff faba 	bl	8009004 <__aeabi_uidivmod>
 8009a90:	fb0a fa05 	mul.w	sl, sl, r5
 8009a94:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 8009a98:	458a      	cmp	sl, r1
 8009a9a:	d909      	bls.n	8009ab0 <__divdi3+0xcc>
 8009a9c:	eb11 0808 	adds.w	r8, r1, r8
 8009aa0:	f105 33ff 	add.w	r3, r5, #4294967295
 8009aa4:	d203      	bcs.n	8009aae <__divdi3+0xca>
 8009aa6:	45c2      	cmp	sl, r8
 8009aa8:	bf88      	it	hi
 8009aaa:	3d02      	subhi	r5, #2
 8009aac:	d800      	bhi.n	8009ab0 <__divdi3+0xcc>
 8009aae:	461d      	mov	r5, r3
 8009ab0:	ea45 430b 	orr.w	r3, r5, fp, lsl #16
 8009ab4:	2400      	movs	r4, #0
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	4621      	mov	r1, r4
 8009aba:	b116      	cbz	r6, 8009ac2 <__divdi3+0xde>
 8009abc:	4240      	negs	r0, r0
 8009abe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8009ac2:	b005      	add	sp, #20
 8009ac4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ac8:	42ab      	cmp	r3, r5
 8009aca:	bf84      	itt	hi
 8009acc:	2400      	movhi	r4, #0
 8009ace:	4623      	movhi	r3, r4
 8009ad0:	d8f1      	bhi.n	8009ab6 <__divdi3+0xd2>
 8009ad2:	fab1 f581 	clz	r5, r1
 8009ad6:	2d00      	cmp	r5, #0
 8009ad8:	f040 80b5 	bne.w	8009c46 <__divdi3+0x262>
 8009adc:	4551      	cmp	r1, sl
 8009ade:	bf28      	it	cs
 8009ae0:	4282      	cmpcs	r2, r0
 8009ae2:	bf8c      	ite	hi
 8009ae4:	2400      	movhi	r4, #0
 8009ae6:	2401      	movls	r4, #1
 8009ae8:	bf9c      	itt	ls
 8009aea:	2301      	movls	r3, #1
 8009aec:	462c      	movls	r4, r5
 8009aee:	d9e2      	bls.n	8009ab6 <__divdi3+0xd2>
 8009af0:	4623      	mov	r3, r4
 8009af2:	e7e0      	b.n	8009ab6 <__divdi3+0xd2>
 8009af4:	b922      	cbnz	r2, 8009b00 <__divdi3+0x11c>
 8009af6:	4611      	mov	r1, r2
 8009af8:	2001      	movs	r0, #1
 8009afa:	f7ff f955 	bl	8008da8 <__aeabi_uidiv>
 8009afe:	4680      	mov	r8, r0
 8009b00:	fab8 f388 	clz	r3, r8
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d149      	bne.n	8009b9c <__divdi3+0x1b8>
 8009b08:	ebc8 0909 	rsb	r9, r8, r9
 8009b0c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8009b10:	fa1f fa88 	uxth.w	sl, r8
 8009b14:	2401      	movs	r4, #1
 8009b16:	4629      	mov	r1, r5
 8009b18:	4648      	mov	r0, r9
 8009b1a:	f7ff f945 	bl	8008da8 <__aeabi_uidiv>
 8009b1e:	4629      	mov	r1, r5
 8009b20:	4683      	mov	fp, r0
 8009b22:	4648      	mov	r0, r9
 8009b24:	f7ff fa6e 	bl	8009004 <__aeabi_uidivmod>
 8009b28:	0c3a      	lsrs	r2, r7, #16
 8009b2a:	fb0a f00b 	mul.w	r0, sl, fp
 8009b2e:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 8009b32:	4288      	cmp	r0, r1
 8009b34:	d90c      	bls.n	8009b50 <__divdi3+0x16c>
 8009b36:	eb11 0108 	adds.w	r1, r1, r8
 8009b3a:	f10b 33ff 	add.w	r3, fp, #4294967295
 8009b3e:	f080 80f2 	bcs.w	8009d26 <__divdi3+0x342>
 8009b42:	4288      	cmp	r0, r1
 8009b44:	bf84      	itt	hi
 8009b46:	f1ab 0b02 	subhi.w	fp, fp, #2
 8009b4a:	4441      	addhi	r1, r8
 8009b4c:	f240 80eb 	bls.w	8009d26 <__divdi3+0x342>
 8009b50:	1a0a      	subs	r2, r1, r0
 8009b52:	4629      	mov	r1, r5
 8009b54:	4610      	mov	r0, r2
 8009b56:	9201      	str	r2, [sp, #4]
 8009b58:	f7ff f926 	bl	8008da8 <__aeabi_uidiv>
 8009b5c:	9a01      	ldr	r2, [sp, #4]
 8009b5e:	4629      	mov	r1, r5
 8009b60:	b2bf      	uxth	r7, r7
 8009b62:	4681      	mov	r9, r0
 8009b64:	4610      	mov	r0, r2
 8009b66:	f7ff fa4d 	bl	8009004 <__aeabi_uidivmod>
 8009b6a:	fb0a fa09 	mul.w	sl, sl, r9
 8009b6e:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 8009b72:	458a      	cmp	sl, r1
 8009b74:	d90a      	bls.n	8009b8c <__divdi3+0x1a8>
 8009b76:	eb11 0808 	adds.w	r8, r1, r8
 8009b7a:	f109 33ff 	add.w	r3, r9, #4294967295
 8009b7e:	d204      	bcs.n	8009b8a <__divdi3+0x1a6>
 8009b80:	45c2      	cmp	sl, r8
 8009b82:	bf88      	it	hi
 8009b84:	f1a9 0902 	subhi.w	r9, r9, #2
 8009b88:	d800      	bhi.n	8009b8c <__divdi3+0x1a8>
 8009b8a:	4699      	mov	r9, r3
 8009b8c:	ea49 430b 	orr.w	r3, r9, fp, lsl #16
 8009b90:	e791      	b.n	8009ab6 <__divdi3+0xd2>
 8009b92:	43f6      	mvns	r6, r6
 8009b94:	4252      	negs	r2, r2
 8009b96:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8009b9a:	e733      	b.n	8009a04 <__divdi3+0x20>
 8009b9c:	fa08 f803 	lsl.w	r8, r8, r3
 8009ba0:	f1c3 0b20 	rsb	fp, r3, #32
 8009ba4:	fa29 f40b 	lsr.w	r4, r9, fp
 8009ba8:	fa09 f903 	lsl.w	r9, r9, r3
 8009bac:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8009bb0:	4620      	mov	r0, r4
 8009bb2:	4629      	mov	r1, r5
 8009bb4:	fa27 fb0b 	lsr.w	fp, r7, fp
 8009bb8:	409f      	lsls	r7, r3
 8009bba:	f7ff f8f5 	bl	8008da8 <__aeabi_uidiv>
 8009bbe:	4629      	mov	r1, r5
 8009bc0:	fa1f fa88 	uxth.w	sl, r8
 8009bc4:	ea4b 0b09 	orr.w	fp, fp, r9
 8009bc8:	4602      	mov	r2, r0
 8009bca:	4620      	mov	r0, r4
 8009bcc:	9201      	str	r2, [sp, #4]
 8009bce:	f7ff fa19 	bl	8009004 <__aeabi_uidivmod>
 8009bd2:	9a01      	ldr	r2, [sp, #4]
 8009bd4:	ea4f 431b 	mov.w	r3, fp, lsr #16
 8009bd8:	fb0a f002 	mul.w	r0, sl, r2
 8009bdc:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8009be0:	4288      	cmp	r0, r1
 8009be2:	d90b      	bls.n	8009bfc <__divdi3+0x218>
 8009be4:	eb11 0108 	adds.w	r1, r1, r8
 8009be8:	f102 33ff 	add.w	r3, r2, #4294967295
 8009bec:	f080 80a1 	bcs.w	8009d32 <__divdi3+0x34e>
 8009bf0:	4288      	cmp	r0, r1
 8009bf2:	bf84      	itt	hi
 8009bf4:	3a02      	subhi	r2, #2
 8009bf6:	4441      	addhi	r1, r8
 8009bf8:	f240 809b 	bls.w	8009d32 <__divdi3+0x34e>
 8009bfc:	ebc0 0901 	rsb	r9, r0, r1
 8009c00:	4629      	mov	r1, r5
 8009c02:	4648      	mov	r0, r9
 8009c04:	9201      	str	r2, [sp, #4]
 8009c06:	f7ff f8cf 	bl	8008da8 <__aeabi_uidiv>
 8009c0a:	4629      	mov	r1, r5
 8009c0c:	fa1f fb8b 	uxth.w	fp, fp
 8009c10:	4604      	mov	r4, r0
 8009c12:	4648      	mov	r0, r9
 8009c14:	f7ff f9f6 	bl	8009004 <__aeabi_uidivmod>
 8009c18:	9a01      	ldr	r2, [sp, #4]
 8009c1a:	fb0a f904 	mul.w	r9, sl, r4
 8009c1e:	ea4b 4101 	orr.w	r1, fp, r1, lsl #16
 8009c22:	4589      	cmp	r9, r1
 8009c24:	d90a      	bls.n	8009c3c <__divdi3+0x258>
 8009c26:	eb11 0108 	adds.w	r1, r1, r8
 8009c2a:	f104 33ff 	add.w	r3, r4, #4294967295
 8009c2e:	d204      	bcs.n	8009c3a <__divdi3+0x256>
 8009c30:	4589      	cmp	r9, r1
 8009c32:	bf84      	itt	hi
 8009c34:	3c02      	subhi	r4, #2
 8009c36:	4441      	addhi	r1, r8
 8009c38:	d800      	bhi.n	8009c3c <__divdi3+0x258>
 8009c3a:	461c      	mov	r4, r3
 8009c3c:	ebc9 0901 	rsb	r9, r9, r1
 8009c40:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009c44:	e767      	b.n	8009b16 <__divdi3+0x132>
 8009c46:	f1c5 0320 	rsb	r3, r5, #32
 8009c4a:	40a9      	lsls	r1, r5
 8009c4c:	fa22 f803 	lsr.w	r8, r2, r3
 8009c50:	fa2a fb03 	lsr.w	fp, sl, r3
 8009c54:	ea48 0801 	orr.w	r8, r8, r1
 8009c58:	fa20 f303 	lsr.w	r3, r0, r3
 8009c5c:	fa0a fa05 	lsl.w	sl, sl, r5
 8009c60:	4658      	mov	r0, fp
 8009c62:	ea4f 4918 	mov.w	r9, r8, lsr #16
 8009c66:	fa02 fc05 	lsl.w	ip, r2, r5
 8009c6a:	4649      	mov	r1, r9
 8009c6c:	ea43 0a0a 	orr.w	sl, r3, sl
 8009c70:	f8cd c00c 	str.w	ip, [sp, #12]
 8009c74:	f7ff f898 	bl	8008da8 <__aeabi_uidiv>
 8009c78:	4649      	mov	r1, r9
 8009c7a:	4604      	mov	r4, r0
 8009c7c:	4658      	mov	r0, fp
 8009c7e:	f7ff f9c1 	bl	8009004 <__aeabi_uidivmod>
 8009c82:	fa1f f288 	uxth.w	r2, r8
 8009c86:	ea4f 4e1a 	mov.w	lr, sl, lsr #16
 8009c8a:	fb02 f004 	mul.w	r0, r2, r4
 8009c8e:	ea4e 4e01 	orr.w	lr, lr, r1, lsl #16
 8009c92:	4570      	cmp	r0, lr
 8009c94:	d909      	bls.n	8009caa <__divdi3+0x2c6>
 8009c96:	eb1e 0e08 	adds.w	lr, lr, r8
 8009c9a:	f104 31ff 	add.w	r1, r4, #4294967295
 8009c9e:	d246      	bcs.n	8009d2e <__divdi3+0x34a>
 8009ca0:	4570      	cmp	r0, lr
 8009ca2:	bf84      	itt	hi
 8009ca4:	3c02      	subhi	r4, #2
 8009ca6:	44c6      	addhi	lr, r8
 8009ca8:	d941      	bls.n	8009d2e <__divdi3+0x34a>
 8009caa:	ebc0 0c0e 	rsb	ip, r0, lr
 8009cae:	4649      	mov	r1, r9
 8009cb0:	4660      	mov	r0, ip
 8009cb2:	9201      	str	r2, [sp, #4]
 8009cb4:	f8cd c008 	str.w	ip, [sp, #8]
 8009cb8:	f7ff f876 	bl	8008da8 <__aeabi_uidiv>
 8009cbc:	f8dd c008 	ldr.w	ip, [sp, #8]
 8009cc0:	4649      	mov	r1, r9
 8009cc2:	fa1f fa8a 	uxth.w	sl, sl
 8009cc6:	4683      	mov	fp, r0
 8009cc8:	4660      	mov	r0, ip
 8009cca:	f7ff f99b 	bl	8009004 <__aeabi_uidivmod>
 8009cce:	9a01      	ldr	r2, [sp, #4]
 8009cd0:	fb02 f20b 	mul.w	r2, r2, fp
 8009cd4:	ea4a 4101 	orr.w	r1, sl, r1, lsl #16
 8009cd8:	428a      	cmp	r2, r1
 8009cda:	d90a      	bls.n	8009cf2 <__divdi3+0x30e>
 8009cdc:	eb11 0108 	adds.w	r1, r1, r8
 8009ce0:	f10b 30ff 	add.w	r0, fp, #4294967295
 8009ce4:	d221      	bcs.n	8009d2a <__divdi3+0x346>
 8009ce6:	428a      	cmp	r2, r1
 8009ce8:	bf84      	itt	hi
 8009cea:	f1ab 0b02 	subhi.w	fp, fp, #2
 8009cee:	4441      	addhi	r1, r8
 8009cf0:	d91b      	bls.n	8009d2a <__divdi3+0x346>
 8009cf2:	9803      	ldr	r0, [sp, #12]
 8009cf4:	ea4b 4b04 	orr.w	fp, fp, r4, lsl #16
 8009cf8:	1a89      	subs	r1, r1, r2
 8009cfa:	fbab 2300 	umull	r2, r3, fp, r0
 8009cfe:	4299      	cmp	r1, r3
 8009d00:	d30d      	bcc.n	8009d1e <__divdi3+0x33a>
 8009d02:	bf14      	ite	ne
 8009d04:	2300      	movne	r3, #0
 8009d06:	2301      	moveq	r3, #1
 8009d08:	fa07 f405 	lsl.w	r4, r7, r5
 8009d0c:	4294      	cmp	r4, r2
 8009d0e:	bf2c      	ite	cs
 8009d10:	2400      	movcs	r4, #0
 8009d12:	f003 0401 	andcc.w	r4, r3, #1
 8009d16:	465b      	mov	r3, fp
 8009d18:	2c00      	cmp	r4, #0
 8009d1a:	f43f aecc 	beq.w	8009ab6 <__divdi3+0xd2>
 8009d1e:	f10b 33ff 	add.w	r3, fp, #4294967295
 8009d22:	2400      	movs	r4, #0
 8009d24:	e6c7      	b.n	8009ab6 <__divdi3+0xd2>
 8009d26:	469b      	mov	fp, r3
 8009d28:	e712      	b.n	8009b50 <__divdi3+0x16c>
 8009d2a:	4683      	mov	fp, r0
 8009d2c:	e7e1      	b.n	8009cf2 <__divdi3+0x30e>
 8009d2e:	460c      	mov	r4, r1
 8009d30:	e7bb      	b.n	8009caa <__divdi3+0x2c6>
 8009d32:	461a      	mov	r2, r3
 8009d34:	e762      	b.n	8009bfc <__divdi3+0x218>
 8009d36:	bf00      	nop

08009d38 <__udivdi3>:
 8009d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d3c:	4606      	mov	r6, r0
 8009d3e:	b083      	sub	sp, #12
 8009d40:	460d      	mov	r5, r1
 8009d42:	4614      	mov	r4, r2
 8009d44:	4607      	mov	r7, r0
 8009d46:	4688      	mov	r8, r1
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d151      	bne.n	8009df0 <__udivdi3+0xb8>
 8009d4c:	428a      	cmp	r2, r1
 8009d4e:	d964      	bls.n	8009e1a <__udivdi3+0xe2>
 8009d50:	fab2 f382 	clz	r3, r2
 8009d54:	b15b      	cbz	r3, 8009d6e <__udivdi3+0x36>
 8009d56:	f1c3 0820 	rsb	r8, r3, #32
 8009d5a:	fa01 f503 	lsl.w	r5, r1, r3
 8009d5e:	fa20 f808 	lsr.w	r8, r0, r8
 8009d62:	fa02 f403 	lsl.w	r4, r2, r3
 8009d66:	ea48 0805 	orr.w	r8, r8, r5
 8009d6a:	fa00 f703 	lsl.w	r7, r0, r3
 8009d6e:	0c25      	lsrs	r5, r4, #16
 8009d70:	4640      	mov	r0, r8
 8009d72:	4629      	mov	r1, r5
 8009d74:	fa1f fa84 	uxth.w	sl, r4
 8009d78:	f7ff f816 	bl	8008da8 <__aeabi_uidiv>
 8009d7c:	4629      	mov	r1, r5
 8009d7e:	4681      	mov	r9, r0
 8009d80:	4640      	mov	r0, r8
 8009d82:	f7ff f93f 	bl	8009004 <__aeabi_uidivmod>
 8009d86:	0c3b      	lsrs	r3, r7, #16
 8009d88:	fb0a f009 	mul.w	r0, sl, r9
 8009d8c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8009d90:	4288      	cmp	r0, r1
 8009d92:	d90a      	bls.n	8009daa <__udivdi3+0x72>
 8009d94:	1909      	adds	r1, r1, r4
 8009d96:	f109 32ff 	add.w	r2, r9, #4294967295
 8009d9a:	d205      	bcs.n	8009da8 <__udivdi3+0x70>
 8009d9c:	4288      	cmp	r0, r1
 8009d9e:	bf84      	itt	hi
 8009da0:	f1a9 0902 	subhi.w	r9, r9, #2
 8009da4:	1909      	addhi	r1, r1, r4
 8009da6:	d800      	bhi.n	8009daa <__udivdi3+0x72>
 8009da8:	4691      	mov	r9, r2
 8009daa:	ebc0 0801 	rsb	r8, r0, r1
 8009dae:	4629      	mov	r1, r5
 8009db0:	4640      	mov	r0, r8
 8009db2:	b2bf      	uxth	r7, r7
 8009db4:	f7fe fff8 	bl	8008da8 <__aeabi_uidiv>
 8009db8:	4629      	mov	r1, r5
 8009dba:	4606      	mov	r6, r0
 8009dbc:	4640      	mov	r0, r8
 8009dbe:	f7ff f921 	bl	8009004 <__aeabi_uidivmod>
 8009dc2:	fb0a fa06 	mul.w	sl, sl, r6
 8009dc6:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 8009dca:	458a      	cmp	sl, r1
 8009dcc:	d909      	bls.n	8009de2 <__udivdi3+0xaa>
 8009dce:	190c      	adds	r4, r1, r4
 8009dd0:	f106 33ff 	add.w	r3, r6, #4294967295
 8009dd4:	f080 8119 	bcs.w	800a00a <__udivdi3+0x2d2>
 8009dd8:	45a2      	cmp	sl, r4
 8009dda:	bf88      	it	hi
 8009ddc:	3e02      	subhi	r6, #2
 8009dde:	f240 8114 	bls.w	800a00a <__udivdi3+0x2d2>
 8009de2:	ea46 4009 	orr.w	r0, r6, r9, lsl #16
 8009de6:	2600      	movs	r6, #0
 8009de8:	4631      	mov	r1, r6
 8009dea:	b003      	add	sp, #12
 8009dec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009df0:	428b      	cmp	r3, r1
 8009df2:	bf84      	itt	hi
 8009df4:	2600      	movhi	r6, #0
 8009df6:	4630      	movhi	r0, r6
 8009df8:	d8f6      	bhi.n	8009de8 <__udivdi3+0xb0>
 8009dfa:	fab3 f483 	clz	r4, r3
 8009dfe:	2c00      	cmp	r4, #0
 8009e00:	d15a      	bne.n	8009eb8 <__udivdi3+0x180>
 8009e02:	428b      	cmp	r3, r1
 8009e04:	bf28      	it	cs
 8009e06:	42b2      	cmpcs	r2, r6
 8009e08:	bf8c      	ite	hi
 8009e0a:	2600      	movhi	r6, #0
 8009e0c:	2601      	movls	r6, #1
 8009e0e:	bf9c      	itt	ls
 8009e10:	2001      	movls	r0, #1
 8009e12:	4626      	movls	r6, r4
 8009e14:	d9e8      	bls.n	8009de8 <__udivdi3+0xb0>
 8009e16:	4630      	mov	r0, r6
 8009e18:	e7e6      	b.n	8009de8 <__udivdi3+0xb0>
 8009e1a:	b922      	cbnz	r2, 8009e26 <__udivdi3+0xee>
 8009e1c:	4611      	mov	r1, r2
 8009e1e:	2001      	movs	r0, #1
 8009e20:	f7fe ffc2 	bl	8008da8 <__aeabi_uidiv>
 8009e24:	4604      	mov	r4, r0
 8009e26:	fab4 f384 	clz	r3, r4
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	f040 80a2 	bne.w	8009f74 <__udivdi3+0x23c>
 8009e30:	1b2d      	subs	r5, r5, r4
 8009e32:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009e36:	fa1f fa84 	uxth.w	sl, r4
 8009e3a:	2601      	movs	r6, #1
 8009e3c:	4641      	mov	r1, r8
 8009e3e:	4628      	mov	r0, r5
 8009e40:	f7fe ffb2 	bl	8008da8 <__aeabi_uidiv>
 8009e44:	4641      	mov	r1, r8
 8009e46:	4681      	mov	r9, r0
 8009e48:	4628      	mov	r0, r5
 8009e4a:	f7ff f8db 	bl	8009004 <__aeabi_uidivmod>
 8009e4e:	0c3b      	lsrs	r3, r7, #16
 8009e50:	fb0a f009 	mul.w	r0, sl, r9
 8009e54:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8009e58:	4288      	cmp	r0, r1
 8009e5a:	d90b      	bls.n	8009e74 <__udivdi3+0x13c>
 8009e5c:	1909      	adds	r1, r1, r4
 8009e5e:	f109 32ff 	add.w	r2, r9, #4294967295
 8009e62:	f080 80d4 	bcs.w	800a00e <__udivdi3+0x2d6>
 8009e66:	4288      	cmp	r0, r1
 8009e68:	bf84      	itt	hi
 8009e6a:	f1a9 0902 	subhi.w	r9, r9, #2
 8009e6e:	1909      	addhi	r1, r1, r4
 8009e70:	f240 80cd 	bls.w	800a00e <__udivdi3+0x2d6>
 8009e74:	ebc0 0b01 	rsb	fp, r0, r1
 8009e78:	4641      	mov	r1, r8
 8009e7a:	4658      	mov	r0, fp
 8009e7c:	b2bf      	uxth	r7, r7
 8009e7e:	f7fe ff93 	bl	8008da8 <__aeabi_uidiv>
 8009e82:	4641      	mov	r1, r8
 8009e84:	4605      	mov	r5, r0
 8009e86:	4658      	mov	r0, fp
 8009e88:	f7ff f8bc 	bl	8009004 <__aeabi_uidivmod>
 8009e8c:	fb0a fa05 	mul.w	sl, sl, r5
 8009e90:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 8009e94:	458a      	cmp	sl, r1
 8009e96:	d909      	bls.n	8009eac <__udivdi3+0x174>
 8009e98:	190c      	adds	r4, r1, r4
 8009e9a:	f105 33ff 	add.w	r3, r5, #4294967295
 8009e9e:	f080 80b8 	bcs.w	800a012 <__udivdi3+0x2da>
 8009ea2:	45a2      	cmp	sl, r4
 8009ea4:	bf88      	it	hi
 8009ea6:	3d02      	subhi	r5, #2
 8009ea8:	f240 80b3 	bls.w	800a012 <__udivdi3+0x2da>
 8009eac:	ea45 4009 	orr.w	r0, r5, r9, lsl #16
 8009eb0:	4631      	mov	r1, r6
 8009eb2:	b003      	add	sp, #12
 8009eb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009eb8:	f1c4 0120 	rsb	r1, r4, #32
 8009ebc:	40a3      	lsls	r3, r4
 8009ebe:	fa22 f801 	lsr.w	r8, r2, r1
 8009ec2:	fa25 f701 	lsr.w	r7, r5, r1
 8009ec6:	ea48 0803 	orr.w	r8, r8, r3
 8009eca:	4638      	mov	r0, r7
 8009ecc:	fa26 f301 	lsr.w	r3, r6, r1
 8009ed0:	40a5      	lsls	r5, r4
 8009ed2:	ea4f 4918 	mov.w	r9, r8, lsr #16
 8009ed6:	40a2      	lsls	r2, r4
 8009ed8:	4649      	mov	r1, r9
 8009eda:	9201      	str	r2, [sp, #4]
 8009edc:	431d      	orrs	r5, r3
 8009ede:	f7fe ff63 	bl	8008da8 <__aeabi_uidiv>
 8009ee2:	4649      	mov	r1, r9
 8009ee4:	4683      	mov	fp, r0
 8009ee6:	4638      	mov	r0, r7
 8009ee8:	f7ff f88c 	bl	8009004 <__aeabi_uidivmod>
 8009eec:	fa1f f288 	uxth.w	r2, r8
 8009ef0:	0c2f      	lsrs	r7, r5, #16
 8009ef2:	fb02 f00b 	mul.w	r0, r2, fp
 8009ef6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8009efa:	42b8      	cmp	r0, r7
 8009efc:	d906      	bls.n	8009f0c <__udivdi3+0x1d4>
 8009efe:	eb17 0708 	adds.w	r7, r7, r8
 8009f02:	f10b 31ff 	add.w	r1, fp, #4294967295
 8009f06:	f0c0 808d 	bcc.w	800a024 <__udivdi3+0x2ec>
 8009f0a:	468b      	mov	fp, r1
 8009f0c:	1a3f      	subs	r7, r7, r0
 8009f0e:	4649      	mov	r1, r9
 8009f10:	4638      	mov	r0, r7
 8009f12:	9200      	str	r2, [sp, #0]
 8009f14:	f7fe ff48 	bl	8008da8 <__aeabi_uidiv>
 8009f18:	4649      	mov	r1, r9
 8009f1a:	b2ad      	uxth	r5, r5
 8009f1c:	4682      	mov	sl, r0
 8009f1e:	4638      	mov	r0, r7
 8009f20:	f7ff f870 	bl	8009004 <__aeabi_uidivmod>
 8009f24:	9a00      	ldr	r2, [sp, #0]
 8009f26:	fb02 f20a 	mul.w	r2, r2, sl
 8009f2a:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
 8009f2e:	428a      	cmp	r2, r1
 8009f30:	d905      	bls.n	8009f3e <__udivdi3+0x206>
 8009f32:	eb11 0108 	adds.w	r1, r1, r8
 8009f36:	f10a 30ff 	add.w	r0, sl, #4294967295
 8009f3a:	d36c      	bcc.n	800a016 <__udivdi3+0x2de>
 8009f3c:	4682      	mov	sl, r0
 8009f3e:	9d01      	ldr	r5, [sp, #4]
 8009f40:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
 8009f44:	1a89      	subs	r1, r1, r2
 8009f46:	fba0 2305 	umull	r2, r3, r0, r5
 8009f4a:	4299      	cmp	r1, r3
 8009f4c:	d30c      	bcc.n	8009f68 <__udivdi3+0x230>
 8009f4e:	fa06 f604 	lsl.w	r6, r6, r4
 8009f52:	bf14      	ite	ne
 8009f54:	2100      	movne	r1, #0
 8009f56:	2101      	moveq	r1, #1
 8009f58:	4296      	cmp	r6, r2
 8009f5a:	bf2c      	ite	cs
 8009f5c:	2600      	movcs	r6, #0
 8009f5e:	f001 0601 	andcc.w	r6, r1, #1
 8009f62:	2e00      	cmp	r6, #0
 8009f64:	f43f af40 	beq.w	8009de8 <__udivdi3+0xb0>
 8009f68:	2600      	movs	r6, #0
 8009f6a:	3801      	subs	r0, #1
 8009f6c:	4631      	mov	r1, r6
 8009f6e:	b003      	add	sp, #12
 8009f70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f74:	409c      	lsls	r4, r3
 8009f76:	f1c3 0920 	rsb	r9, r3, #32
 8009f7a:	fa25 fa09 	lsr.w	sl, r5, r9
 8009f7e:	fa06 f703 	lsl.w	r7, r6, r3
 8009f82:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009f86:	4650      	mov	r0, sl
 8009f88:	4641      	mov	r1, r8
 8009f8a:	409d      	lsls	r5, r3
 8009f8c:	f7fe ff0c 	bl	8008da8 <__aeabi_uidiv>
 8009f90:	4641      	mov	r1, r8
 8009f92:	fa26 f909 	lsr.w	r9, r6, r9
 8009f96:	ea49 0905 	orr.w	r9, r9, r5
 8009f9a:	4683      	mov	fp, r0
 8009f9c:	4650      	mov	r0, sl
 8009f9e:	f7ff f831 	bl	8009004 <__aeabi_uidivmod>
 8009fa2:	fa1f fa84 	uxth.w	sl, r4
 8009fa6:	ea4f 4319 	mov.w	r3, r9, lsr #16
 8009faa:	fb0a f00b 	mul.w	r0, sl, fp
 8009fae:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8009fb2:	4288      	cmp	r0, r1
 8009fb4:	d909      	bls.n	8009fca <__udivdi3+0x292>
 8009fb6:	1909      	adds	r1, r1, r4
 8009fb8:	f10b 33ff 	add.w	r3, fp, #4294967295
 8009fbc:	d23a      	bcs.n	800a034 <__udivdi3+0x2fc>
 8009fbe:	4288      	cmp	r0, r1
 8009fc0:	bf84      	itt	hi
 8009fc2:	f1ab 0b02 	subhi.w	fp, fp, #2
 8009fc6:	1909      	addhi	r1, r1, r4
 8009fc8:	d934      	bls.n	800a034 <__udivdi3+0x2fc>
 8009fca:	1a0d      	subs	r5, r1, r0
 8009fcc:	4641      	mov	r1, r8
 8009fce:	4628      	mov	r0, r5
 8009fd0:	fa1f f989 	uxth.w	r9, r9
 8009fd4:	f7fe fee8 	bl	8008da8 <__aeabi_uidiv>
 8009fd8:	4641      	mov	r1, r8
 8009fda:	4606      	mov	r6, r0
 8009fdc:	4628      	mov	r0, r5
 8009fde:	f7ff f811 	bl	8009004 <__aeabi_uidivmod>
 8009fe2:	fb0a f506 	mul.w	r5, sl, r6
 8009fe6:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
 8009fea:	428d      	cmp	r5, r1
 8009fec:	d909      	bls.n	800a002 <__udivdi3+0x2ca>
 8009fee:	1909      	adds	r1, r1, r4
 8009ff0:	f106 33ff 	add.w	r3, r6, #4294967295
 8009ff4:	d204      	bcs.n	800a000 <__udivdi3+0x2c8>
 8009ff6:	428d      	cmp	r5, r1
 8009ff8:	bf84      	itt	hi
 8009ffa:	3e02      	subhi	r6, #2
 8009ffc:	1909      	addhi	r1, r1, r4
 8009ffe:	d800      	bhi.n	800a002 <__udivdi3+0x2ca>
 800a000:	461e      	mov	r6, r3
 800a002:	1b4d      	subs	r5, r1, r5
 800a004:	ea46 460b 	orr.w	r6, r6, fp, lsl #16
 800a008:	e718      	b.n	8009e3c <__udivdi3+0x104>
 800a00a:	461e      	mov	r6, r3
 800a00c:	e6e9      	b.n	8009de2 <__udivdi3+0xaa>
 800a00e:	4691      	mov	r9, r2
 800a010:	e730      	b.n	8009e74 <__udivdi3+0x13c>
 800a012:	461d      	mov	r5, r3
 800a014:	e74a      	b.n	8009eac <__udivdi3+0x174>
 800a016:	428a      	cmp	r2, r1
 800a018:	bf84      	itt	hi
 800a01a:	f1aa 0a02 	subhi.w	sl, sl, #2
 800a01e:	4441      	addhi	r1, r8
 800a020:	d88d      	bhi.n	8009f3e <__udivdi3+0x206>
 800a022:	e78b      	b.n	8009f3c <__udivdi3+0x204>
 800a024:	42b8      	cmp	r0, r7
 800a026:	bf84      	itt	hi
 800a028:	f1ab 0b02 	subhi.w	fp, fp, #2
 800a02c:	4447      	addhi	r7, r8
 800a02e:	f63f af6d 	bhi.w	8009f0c <__udivdi3+0x1d4>
 800a032:	e76a      	b.n	8009f0a <__udivdi3+0x1d2>
 800a034:	469b      	mov	fp, r3
 800a036:	e7c8      	b.n	8009fca <__udivdi3+0x292>

Disassembly of section .ARM.exidx:

0800a038 <.ARM.exidx>:
 800a038:	7ffff9ac 	svcvc	0x00fff9ac
 800a03c:	00000001 	andeq	r0, r0, r1

Disassembly of section .rodata:

0800a040 <__RO_BASE__>:
 800a040:	20000004 	andcs	r0, r0, r4

0800a044 <blanks.6752>:
 800a044:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a048:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a04c:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a050:	20202020 	eorcs	r2, r0, r0, lsr #32

0800a054 <zeroes.6753>:
 800a054:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a058:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a05c:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a060:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a064:	00000000 	andeq	r0, r0, r0

0800a068 <p05.5301>:
 800a068:	00000005 	andeq	r0, r0, r5
 800a06c:	00000019 	andeq	r0, r0, r9, lsl r0
 800a070:	0000007d 	andeq	r0, r0, sp, ror r0
 800a074:	00000000 	andeq	r0, r0, r0

0800a078 <__mprec_tens>:
 800a078:	00000000 	andeq	r0, r0, r0
 800a07c:	3ff00000 	svccc	0x00f00000	; IMB
 800a080:	00000000 	andeq	r0, r0, r0
 800a084:	40240000 	eormi	r0, r4, r0
 800a088:	00000000 	andeq	r0, r0, r0
 800a08c:	40590000 	subsmi	r0, r9, r0
 800a090:	00000000 	andeq	r0, r0, r0
 800a094:	408f4000 	addmi	r4, pc, r0
 800a098:	00000000 	andeq	r0, r0, r0
 800a09c:	40c38800 	sbcmi	r8, r3, r0, lsl #16
 800a0a0:	00000000 	andeq	r0, r0, r0
 800a0a4:	40f86a00 	rscsmi	r6, r8, r0, lsl #20
 800a0a8:	00000000 	andeq	r0, r0, r0
 800a0ac:	412e8480 	smlawbmi	lr, r0, r4, r8
 800a0b0:	00000000 	andeq	r0, r0, r0
 800a0b4:	416312d0 	ldrdmi	r1, [r3, #-32]!	; 0xffffffe0
 800a0b8:	00000000 	andeq	r0, r0, r0
 800a0bc:	4197d784 	orrsmi	sp, r7, r4, lsl #15
 800a0c0:	00000000 	andeq	r0, r0, r0
 800a0c4:	41cdcd65 	bicmi	ip, sp, r5, ror #26
 800a0c8:	20000000 	andcs	r0, r0, r0
 800a0cc:	4202a05f 	andmi	sl, r2, #95	; 0x5f
 800a0d0:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
 800a0d4:	42374876 	eorsmi	r4, r7, #7733248	; 0x760000
 800a0d8:	a2000000 	andge	r0, r0, #0
 800a0dc:	426d1a94 	rsbmi	r1, sp, #148, 20	; 0x94000
 800a0e0:	e5400000 	strb	r0, [r0, #-0]
 800a0e4:	42a2309c 	adcmi	r3, r2, #156	; 0x9c
 800a0e8:	1e900000 	cdpne	0, 9, cr0, cr0, cr0, {0}
 800a0ec:	42d6bcc4 	sbcsmi	fp, r6, #196, 24	; 0xc400
 800a0f0:	26340000 	ldrtcs	r0, [r4], -r0
 800a0f4:	430c6bf5 	movwmi	r6, #52213	; 0xcbf5
 800a0f8:	37e08000 	strbcc	r8, [r0, r0]!
 800a0fc:	4341c379 	movtmi	ip, #4985	; 0x1379
 800a100:	85d8a000 	ldrbhi	sl, [r8]
 800a104:	43763457 	cmnmi	r6, #1459617792	; 0x57000000
 800a108:	674ec800 	strbvs	ip, [lr, -r0, lsl #16]
 800a10c:	43abc16d 			; <UNDEFINED> instruction: 0x43abc16d
 800a110:	60913d00 	addsvs	r3, r1, r0, lsl #26
 800a114:	43e158e4 	mvnmi	r5, #228, 16	; 0xe40000
 800a118:	78b58c40 	ldmvc	r5!, {r6, sl, fp, pc}
 800a11c:	4415af1d 	ldrmi	sl, [r5], #-3869	; 0xfffff0e3
 800a120:	d6e2ef50 	usatle	lr, #2, r0, asr #30
 800a124:	444b1ae4 	strbmi	r1, [fp], #-2788	; 0xfffff51c
 800a128:	064dd592 			; <UNDEFINED> instruction: 0x064dd592
 800a12c:	4480f0cf 	strmi	pc, [r0], #207	; 0xcf
 800a130:	c7e14af6 			; <UNDEFINED> instruction: 0xc7e14af6
 800a134:	44b52d02 	ldrtmi	r2, [r5], #3330	; 0xd02
 800a138:	79d99db4 	ldmibvc	r9, {r2, r4, r5, r7, r8, sl, fp, ip, pc}^
 800a13c:	44ea7843 	strbtmi	r7, [sl], #2115	; 0x843

0800a140 <__mprec_tinytens>:
 800a140:	97d889bc 			; <UNDEFINED> instruction: 0x97d889bc
 800a144:	3c9cd2b2 	lfmcc	f5, 1, [ip], {178}	; 0xb2
 800a148:	d5a8a733 	strle	sl, [r8, #1843]!	; 0x733
 800a14c:	3949f623 	stmdbcc	r9, {r0, r1, r5, r9, sl, ip, sp, lr, pc}^
 800a150:	44f4a73d 	ldrbtmi	sl, [r4], #1853	; 0x73d
 800a154:	32a50ffd 	adccc	r0, r5, #1012	; 0x3f4
 800a158:	cf8c979d 	svcgt	0x008c979d
 800a15c:	255bba08 	ldrbcs	fp, [fp, #-2568]	; 0xfffff5f8
 800a160:	64ac6f43 	strtvs	r6, [ip], #3907	; 0xf43
 800a164:	0ac80628 	beq	720ba0c <__RW_SIZE__+0x720b48c>

0800a168 <__mprec_bigtens>:
 800a168:	37e08000 	strbcc	r8, [r0, r0]!
 800a16c:	4341c379 	movtmi	ip, #4985	; 0x1379
 800a170:	b5056e17 	strlt	r6, [r5, #-3607]	; 0xfffff1e9
 800a174:	4693b8b5 			; <UNDEFINED> instruction: 0x4693b8b5
 800a178:	e93ff9f5 	ldmdb	pc!, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
 800a17c:	4d384f03 	ldcmi	15, cr4, [r8, #-12]!
 800a180:	f9301d32 			; <UNDEFINED> instruction: 0xf9301d32
 800a184:	5a827748 	bpl	60a7eac <__RW_SIZE__+0x60a792c>
 800a188:	7f73bf3c 	svcvc	0x0073bf3c
 800a18c:	75154fdd 	ldrvc	r4, [r5, #-4061]	; 0xfffff023

0800a190 <blanks.6696>:
 800a190:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a194:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a198:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a19c:	20202020 	eorcs	r2, r0, r0, lsr #32

0800a1a0 <zeroes.6697>:
 800a1a0:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a1a4:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a1a8:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a1ac:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a1b0:	a0ec3e0a 	rscge	r3, ip, sl, lsl #28
 800a1b4:	80a7ec95 	umlalhi	lr, r7, r5, ip
 800a1b8:	eba8aaeb 	bl	6a34d6c <__RW_SIZE__+0x6a347ec>
 800a1bc:	25209c93 	strcs	r9, [r0, #-3219]!	; 0xfffff36d
 800a1c0:	00000a63 	andeq	r0, r0, r3, ror #20
 800a1c4:	a0ec3e0a 	rscge	r3, ip, sl, lsl #28
 800a1c8:	a9b0eb95 	ldmibge	r0!, {r0, r2, r4, r7, r8, r9, fp, sp, lr, pc}
 800a1cc:	eba596ed 	bl	696fd88 <__RW_SIZE__+0x696f808>
 800a1d0:	93eba8aa 	mvnls	sl, #11141120	; 0xaa0000
 800a1d4:	6325209c 	teqvs	r5, #156	; 0x9c
 800a1d8:	0000000a 	andeq	r0, r0, sl
 800a1dc:	97ec3e0a 	strbls	r3, [ip, sl, lsl #28]!
 800a1e0:	a9b0ebad 	ldmibge	r0!, {r0, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
 800a1e4:	eba596ed 	bl	696fda0 <__RW_SIZE__+0x696f820>
 800a1e8:	93eba8aa 	mvnls	sl, #11141120	; 0xaa0000
 800a1ec:	6325209c 	teqvs	r5, #156	; 0x9c
 800a1f0:	0000000a 	andeq	r0, r0, sl
 800a1f4:	eb393e0a 	bl	8e59a24 <__RO_LIMIT__+0xe4f724>
 800a1f8:	b3eaa88b 	mvnlt	sl, #9109504	; 0x8b0000
 800a1fc:	00000a84 	andeq	r0, r0, r4, lsl #21
 800a200:	eb383e0a 	bl	8e19a30 <__RO_LIMIT__+0xe0f730>
 800a204:	b3eaa88b 	mvnlt	sl, #9109504	; 0x8b0000
 800a208:	00000a84 	andeq	r0, r0, r4, lsl #21
 800a20c:	eb373e0a 	bl	8dd9a3c <__RO_LIMIT__+0xdcf73c>
 800a210:	b3eaa88b 	mvnlt	sl, #9109504	; 0x8b0000
 800a214:	00000a84 	andeq	r0, r0, r4, lsl #21
 800a218:	eb363e0a 	bl	8d99a48 <__RO_LIMIT__+0xd8f748>
 800a21c:	b3eaa88b 	mvnlt	sl, #9109504	; 0x8b0000
 800a220:	00000a84 	andeq	r0, r0, r4, lsl #21
 800a224:	eb353e0a 	bl	8d59a54 <__RO_LIMIT__+0xd4f754>
 800a228:	b3eaa88b 	mvnlt	sl, #9109504	; 0x8b0000
 800a22c:	00000a84 	andeq	r0, r0, r4, lsl #21
 800a230:	eb343e0a 	bl	8d19a60 <__RO_LIMIT__+0xd0f760>
 800a234:	b3eaa88b 	mvnlt	sl, #9109504	; 0x8b0000
 800a238:	00000a84 	andeq	r0, r0, r4, lsl #21
 800a23c:	eb333e0a 	bl	8cd9a6c <__RO_LIMIT__+0xccf76c>
 800a240:	b3eaa88b 	mvnlt	sl, #9109504	; 0x8b0000
 800a244:	00000a84 	andeq	r0, r0, r4, lsl #21
 800a248:	eb323e0a 	bl	8c99a78 <__RO_LIMIT__+0xc8f778>
 800a24c:	b3eaa88b 	mvnlt	sl, #9109504	; 0x8b0000
 800a250:	00000a84 	andeq	r0, r0, r4, lsl #21
 800a254:	eb313e0a 	bl	8c59a84 <__RO_LIMIT__+0xc4f784>
 800a258:	b3eaa88b 	mvnlt	sl, #9109504	; 0x8b0000
 800a25c:	00000a84 	andeq	r0, r0, r4, lsl #21
 800a260:	64433e0a 	strbvs	r3, [r3], #-3594	; 0xfffff1f6
 800a264:	a8aaeb73 	stmiage	sl!, {r0, r1, r4, r5, r6, r8, r9, fp, sp, lr, pc}
 800a268:	0a9c93eb 	beq	672f21c <__RW_SIZE__+0x672ec9c>
 800a26c:	00000000 	andeq	r0, r0, r0
 800a270:	9eec3e0a 	cdpls	14, 14, cr3, cr12, cr10, {0}
 800a274:	998feb90 	stmibls	pc, {r4, r7, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
 800a278:	eba8aaeb 	bl	6a34e2c <__RW_SIZE__+0x6a348ac>
 800a27c:	000a9c93 	muleq	sl, r3, ip
 800a280:	b8ea3e0a 	stmialt	sl!, {r1, r3, r9, sl, fp, ip, sp}^
 800a284:	b8b3ebb0 	ldmlt	r3!, {r4, r5, r7, r8, r9, fp, sp, lr, pc}
 800a288:	eba8aaeb 	bl	6a34e3c <__RW_SIZE__+0x6a348bc>
 800a28c:	000a9c93 	muleq	sl, r3, ip
 800a290:	58253e0a 	stmdapl	r5!, {r1, r3, r9, sl, fp, ip, sp}
 800a294:	0000000a 	andeq	r0, r0, sl
 800a298:	00000043 	andeq	r0, r0, r3, asr #32
 800a29c:	00464e49 	subeq	r4, r6, r9, asr #28
 800a2a0:	00666e69 	rsbeq	r6, r6, r9, ror #28
 800a2a4:	004e414e 	subeq	r4, lr, lr, asr #2
 800a2a8:	006e616e 	rsbeq	r6, lr, lr, ror #2
 800a2ac:	33323130 	teqcc	r2, #48, 2
 800a2b0:	37363534 			; <UNDEFINED> instruction: 0x37363534
 800a2b4:	42413938 	submi	r3, r1, #56, 18	; 0xe0000
 800a2b8:	46454443 	strbmi	r4, [r5], -r3, asr #8
 800a2bc:	00000000 	andeq	r0, r0, r0
 800a2c0:	33323130 	teqcc	r2, #48, 2
 800a2c4:	37363534 			; <UNDEFINED> instruction: 0x37363534
 800a2c8:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
 800a2cc:	66656463 	strbtvs	r6, [r5], -r3, ror #8
 800a2d0:	00000000 	andeq	r0, r0, r0
 800a2d4:	6c756e28 	ldclvs	14, cr6, [r5], #-160	; 0xffffff60
 800a2d8:	0000296c 	andeq	r2, r0, ip, ror #18
 800a2dc:	00000030 	andeq	r0, r0, r0, lsr r0
 800a2e0:	69666e49 	stmdbvs	r6!, {r0, r3, r6, r9, sl, fp, sp, lr}^
 800a2e4:	7974696e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
 800a2e8:	00000000 	andeq	r0, r0, r0
 800a2ec:	004e614e 	subeq	r6, lr, lr, asr #2
 800a2f0:	49534f50 	ldmdbmi	r3, {r4, r6, r8, r9, sl, fp, lr}^
 800a2f4:	00000058 	andeq	r0, r0, r8, asr r0
 800a2f8:	0000002e 	andeq	r0, r0, lr, lsr #32
 800a2fc:	00000000 	andeq	r0, r0, r0

Disassembly of section .data:

20000000 <__RW_BASE__>:
20000000:	20000004 	andcs	r0, r0, r4

20000004 <impure_data>:
	...
20000024:	0800a298 	stmdaeq	r0, {r3, r4, r7, r9, sp, pc}
	...

200000f4 <lc_ctype_charset>:
200000f4:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
200000f8:	00000049 	andeq	r0, r0, r9, asr #32
	...

20000114 <__mb_cur_max>:
20000114:	00000001 	andeq	r0, r0, r1

20000118 <lc_message_charset>:
20000118:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
2000011c:	00000049 	andeq	r0, r0, r9, asr #32
	...

20000138 <lconv>:
20000138:	0800a2f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sp, pc}
2000013c:	0800a26c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sp, pc}
20000140:	0800a26c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sp, pc}
20000144:	0800a26c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sp, pc}
20000148:	0800a26c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sp, pc}
2000014c:	0800a26c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sp, pc}
20000150:	0800a26c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sp, pc}
20000154:	0800a26c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sp, pc}
20000158:	0800a26c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sp, pc}
2000015c:	0800a26c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sp, pc}
20000160:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000164:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000168:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000016c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>

20000170 <__malloc_av_>:
	...
20000178:	20000170 	andcs	r0, r0, r0, ror r1
2000017c:	20000170 	andcs	r0, r0, r0, ror r1
20000180:	20000178 	andcs	r0, r0, r8, ror r1
20000184:	20000178 	andcs	r0, r0, r8, ror r1
20000188:	20000180 	andcs	r0, r0, r0, lsl #3
2000018c:	20000180 	andcs	r0, r0, r0, lsl #3
20000190:	20000188 	andcs	r0, r0, r8, lsl #3
20000194:	20000188 	andcs	r0, r0, r8, lsl #3
20000198:	20000190 	mulcs	r0, r0, r1
2000019c:	20000190 	mulcs	r0, r0, r1
200001a0:	20000198 	mulcs	r0, r8, r1
200001a4:	20000198 	mulcs	r0, r8, r1
200001a8:	200001a0 	andcs	r0, r0, r0, lsr #3
200001ac:	200001a0 	andcs	r0, r0, r0, lsr #3
200001b0:	200001a8 	andcs	r0, r0, r8, lsr #3
200001b4:	200001a8 	andcs	r0, r0, r8, lsr #3
200001b8:	200001b0 			; <UNDEFINED> instruction: 0x200001b0
200001bc:	200001b0 			; <UNDEFINED> instruction: 0x200001b0
200001c0:	200001b8 			; <UNDEFINED> instruction: 0x200001b8
200001c4:	200001b8 			; <UNDEFINED> instruction: 0x200001b8
200001c8:	200001c0 	andcs	r0, r0, r0, asr #3
200001cc:	200001c0 	andcs	r0, r0, r0, asr #3
200001d0:	200001c8 	andcs	r0, r0, r8, asr #3
200001d4:	200001c8 	andcs	r0, r0, r8, asr #3
200001d8:	200001d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200001dc:	200001d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200001e0:	200001d8 	ldrdcs	r0, [r0], -r8
200001e4:	200001d8 	ldrdcs	r0, [r0], -r8
200001e8:	200001e0 	andcs	r0, r0, r0, ror #3
200001ec:	200001e0 	andcs	r0, r0, r0, ror #3
200001f0:	200001e8 	andcs	r0, r0, r8, ror #3
200001f4:	200001e8 	andcs	r0, r0, r8, ror #3
200001f8:	200001f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200001fc:	200001f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000200:	200001f8 	strdcs	r0, [r0], -r8
20000204:	200001f8 	strdcs	r0, [r0], -r8
20000208:	20000200 	andcs	r0, r0, r0, lsl #4
2000020c:	20000200 	andcs	r0, r0, r0, lsl #4
20000210:	20000208 	andcs	r0, r0, r8, lsl #4
20000214:	20000208 	andcs	r0, r0, r8, lsl #4
20000218:	20000210 	andcs	r0, r0, r0, lsl r2
2000021c:	20000210 	andcs	r0, r0, r0, lsl r2
20000220:	20000218 	andcs	r0, r0, r8, lsl r2
20000224:	20000218 	andcs	r0, r0, r8, lsl r2
20000228:	20000220 	andcs	r0, r0, r0, lsr #4
2000022c:	20000220 	andcs	r0, r0, r0, lsr #4
20000230:	20000228 	andcs	r0, r0, r8, lsr #4
20000234:	20000228 	andcs	r0, r0, r8, lsr #4
20000238:	20000230 	andcs	r0, r0, r0, lsr r2
2000023c:	20000230 	andcs	r0, r0, r0, lsr r2
20000240:	20000238 	andcs	r0, r0, r8, lsr r2
20000244:	20000238 	andcs	r0, r0, r8, lsr r2
20000248:	20000240 	andcs	r0, r0, r0, asr #4
2000024c:	20000240 	andcs	r0, r0, r0, asr #4
20000250:	20000248 	andcs	r0, r0, r8, asr #4
20000254:	20000248 	andcs	r0, r0, r8, asr #4
20000258:	20000250 	andcs	r0, r0, r0, asr r2
2000025c:	20000250 	andcs	r0, r0, r0, asr r2
20000260:	20000258 	andcs	r0, r0, r8, asr r2
20000264:	20000258 	andcs	r0, r0, r8, asr r2
20000268:	20000260 	andcs	r0, r0, r0, ror #4
2000026c:	20000260 	andcs	r0, r0, r0, ror #4
20000270:	20000268 	andcs	r0, r0, r8, ror #4
20000274:	20000268 	andcs	r0, r0, r8, ror #4
20000278:	20000270 	andcs	r0, r0, r0, ror r2
2000027c:	20000270 	andcs	r0, r0, r0, ror r2
20000280:	20000278 	andcs	r0, r0, r8, ror r2
20000284:	20000278 	andcs	r0, r0, r8, ror r2
20000288:	20000280 	andcs	r0, r0, r0, lsl #5
2000028c:	20000280 	andcs	r0, r0, r0, lsl #5
20000290:	20000288 	andcs	r0, r0, r8, lsl #5
20000294:	20000288 	andcs	r0, r0, r8, lsl #5
20000298:	20000290 	mulcs	r0, r0, r2
2000029c:	20000290 	mulcs	r0, r0, r2
200002a0:	20000298 	mulcs	r0, r8, r2
200002a4:	20000298 	mulcs	r0, r8, r2
200002a8:	200002a0 	andcs	r0, r0, r0, lsr #5
200002ac:	200002a0 	andcs	r0, r0, r0, lsr #5
200002b0:	200002a8 	andcs	r0, r0, r8, lsr #5
200002b4:	200002a8 	andcs	r0, r0, r8, lsr #5
200002b8:	200002b0 			; <UNDEFINED> instruction: 0x200002b0
200002bc:	200002b0 			; <UNDEFINED> instruction: 0x200002b0
200002c0:	200002b8 			; <UNDEFINED> instruction: 0x200002b8
200002c4:	200002b8 			; <UNDEFINED> instruction: 0x200002b8
200002c8:	200002c0 	andcs	r0, r0, r0, asr #5
200002cc:	200002c0 	andcs	r0, r0, r0, asr #5
200002d0:	200002c8 	andcs	r0, r0, r8, asr #5
200002d4:	200002c8 	andcs	r0, r0, r8, asr #5
200002d8:	200002d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200002dc:	200002d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200002e0:	200002d8 	ldrdcs	r0, [r0], -r8
200002e4:	200002d8 	ldrdcs	r0, [r0], -r8
200002e8:	200002e0 	andcs	r0, r0, r0, ror #5
200002ec:	200002e0 	andcs	r0, r0, r0, ror #5
200002f0:	200002e8 	andcs	r0, r0, r8, ror #5
200002f4:	200002e8 	andcs	r0, r0, r8, ror #5
200002f8:	200002f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200002fc:	200002f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000300:	200002f8 	strdcs	r0, [r0], -r8
20000304:	200002f8 	strdcs	r0, [r0], -r8
20000308:	20000300 	andcs	r0, r0, r0, lsl #6
2000030c:	20000300 	andcs	r0, r0, r0, lsl #6
20000310:	20000308 	andcs	r0, r0, r8, lsl #6
20000314:	20000308 	andcs	r0, r0, r8, lsl #6
20000318:	20000310 	andcs	r0, r0, r0, lsl r3
2000031c:	20000310 	andcs	r0, r0, r0, lsl r3
20000320:	20000318 	andcs	r0, r0, r8, lsl r3
20000324:	20000318 	andcs	r0, r0, r8, lsl r3
20000328:	20000320 	andcs	r0, r0, r0, lsr #6
2000032c:	20000320 	andcs	r0, r0, r0, lsr #6
20000330:	20000328 	andcs	r0, r0, r8, lsr #6
20000334:	20000328 	andcs	r0, r0, r8, lsr #6
20000338:	20000330 	andcs	r0, r0, r0, lsr r3
2000033c:	20000330 	andcs	r0, r0, r0, lsr r3
20000340:	20000338 	andcs	r0, r0, r8, lsr r3
20000344:	20000338 	andcs	r0, r0, r8, lsr r3
20000348:	20000340 	andcs	r0, r0, r0, asr #6
2000034c:	20000340 	andcs	r0, r0, r0, asr #6
20000350:	20000348 	andcs	r0, r0, r8, asr #6
20000354:	20000348 	andcs	r0, r0, r8, asr #6
20000358:	20000350 	andcs	r0, r0, r0, asr r3
2000035c:	20000350 	andcs	r0, r0, r0, asr r3
20000360:	20000358 	andcs	r0, r0, r8, asr r3
20000364:	20000358 	andcs	r0, r0, r8, asr r3
20000368:	20000360 	andcs	r0, r0, r0, ror #6
2000036c:	20000360 	andcs	r0, r0, r0, ror #6
20000370:	20000368 	andcs	r0, r0, r8, ror #6
20000374:	20000368 	andcs	r0, r0, r8, ror #6
20000378:	20000370 	andcs	r0, r0, r0, ror r3
2000037c:	20000370 	andcs	r0, r0, r0, ror r3
20000380:	20000378 	andcs	r0, r0, r8, ror r3
20000384:	20000378 	andcs	r0, r0, r8, ror r3
20000388:	20000380 	andcs	r0, r0, r0, lsl #7
2000038c:	20000380 	andcs	r0, r0, r0, lsl #7
20000390:	20000388 	andcs	r0, r0, r8, lsl #7
20000394:	20000388 	andcs	r0, r0, r8, lsl #7
20000398:	20000390 	mulcs	r0, r0, r3
2000039c:	20000390 	mulcs	r0, r0, r3
200003a0:	20000398 	mulcs	r0, r8, r3
200003a4:	20000398 	mulcs	r0, r8, r3
200003a8:	200003a0 	andcs	r0, r0, r0, lsr #7
200003ac:	200003a0 	andcs	r0, r0, r0, lsr #7
200003b0:	200003a8 	andcs	r0, r0, r8, lsr #7
200003b4:	200003a8 	andcs	r0, r0, r8, lsr #7
200003b8:	200003b0 			; <UNDEFINED> instruction: 0x200003b0
200003bc:	200003b0 			; <UNDEFINED> instruction: 0x200003b0
200003c0:	200003b8 			; <UNDEFINED> instruction: 0x200003b8
200003c4:	200003b8 			; <UNDEFINED> instruction: 0x200003b8
200003c8:	200003c0 	andcs	r0, r0, r0, asr #7
200003cc:	200003c0 	andcs	r0, r0, r0, asr #7
200003d0:	200003c8 	andcs	r0, r0, r8, asr #7
200003d4:	200003c8 	andcs	r0, r0, r8, asr #7
200003d8:	200003d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200003dc:	200003d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200003e0:	200003d8 	ldrdcs	r0, [r0], -r8
200003e4:	200003d8 	ldrdcs	r0, [r0], -r8
200003e8:	200003e0 	andcs	r0, r0, r0, ror #7
200003ec:	200003e0 	andcs	r0, r0, r0, ror #7
200003f0:	200003e8 	andcs	r0, r0, r8, ror #7
200003f4:	200003e8 	andcs	r0, r0, r8, ror #7
200003f8:	200003f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200003fc:	200003f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000400:	200003f8 	strdcs	r0, [r0], -r8
20000404:	200003f8 	strdcs	r0, [r0], -r8
20000408:	20000400 	andcs	r0, r0, r0, lsl #8
2000040c:	20000400 	andcs	r0, r0, r0, lsl #8
20000410:	20000408 	andcs	r0, r0, r8, lsl #8
20000414:	20000408 	andcs	r0, r0, r8, lsl #8
20000418:	20000410 	andcs	r0, r0, r0, lsl r4
2000041c:	20000410 	andcs	r0, r0, r0, lsl r4
20000420:	20000418 	andcs	r0, r0, r8, lsl r4
20000424:	20000418 	andcs	r0, r0, r8, lsl r4
20000428:	20000420 	andcs	r0, r0, r0, lsr #8
2000042c:	20000420 	andcs	r0, r0, r0, lsr #8
20000430:	20000428 	andcs	r0, r0, r8, lsr #8
20000434:	20000428 	andcs	r0, r0, r8, lsr #8
20000438:	20000430 	andcs	r0, r0, r0, lsr r4
2000043c:	20000430 	andcs	r0, r0, r0, lsr r4
20000440:	20000438 	andcs	r0, r0, r8, lsr r4
20000444:	20000438 	andcs	r0, r0, r8, lsr r4
20000448:	20000440 	andcs	r0, r0, r0, asr #8
2000044c:	20000440 	andcs	r0, r0, r0, asr #8
20000450:	20000448 	andcs	r0, r0, r8, asr #8
20000454:	20000448 	andcs	r0, r0, r8, asr #8
20000458:	20000450 	andcs	r0, r0, r0, asr r4
2000045c:	20000450 	andcs	r0, r0, r0, asr r4
20000460:	20000458 	andcs	r0, r0, r8, asr r4
20000464:	20000458 	andcs	r0, r0, r8, asr r4
20000468:	20000460 	andcs	r0, r0, r0, ror #8
2000046c:	20000460 	andcs	r0, r0, r0, ror #8
20000470:	20000468 	andcs	r0, r0, r8, ror #8
20000474:	20000468 	andcs	r0, r0, r8, ror #8
20000478:	20000470 	andcs	r0, r0, r0, ror r4
2000047c:	20000470 	andcs	r0, r0, r0, ror r4
20000480:	20000478 	andcs	r0, r0, r8, ror r4
20000484:	20000478 	andcs	r0, r0, r8, ror r4
20000488:	20000480 	andcs	r0, r0, r0, lsl #9
2000048c:	20000480 	andcs	r0, r0, r0, lsl #9
20000490:	20000488 	andcs	r0, r0, r8, lsl #9
20000494:	20000488 	andcs	r0, r0, r8, lsl #9
20000498:	20000490 	mulcs	r0, r0, r4
2000049c:	20000490 	mulcs	r0, r0, r4
200004a0:	20000498 	mulcs	r0, r8, r4
200004a4:	20000498 	mulcs	r0, r8, r4
200004a8:	200004a0 	andcs	r0, r0, r0, lsr #9
200004ac:	200004a0 	andcs	r0, r0, r0, lsr #9
200004b0:	200004a8 	andcs	r0, r0, r8, lsr #9
200004b4:	200004a8 	andcs	r0, r0, r8, lsr #9
200004b8:	200004b0 			; <UNDEFINED> instruction: 0x200004b0
200004bc:	200004b0 			; <UNDEFINED> instruction: 0x200004b0
200004c0:	200004b8 			; <UNDEFINED> instruction: 0x200004b8
200004c4:	200004b8 			; <UNDEFINED> instruction: 0x200004b8
200004c8:	200004c0 	andcs	r0, r0, r0, asr #9
200004cc:	200004c0 	andcs	r0, r0, r0, asr #9
200004d0:	200004c8 	andcs	r0, r0, r8, asr #9
200004d4:	200004c8 	andcs	r0, r0, r8, asr #9
200004d8:	200004d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200004dc:	200004d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200004e0:	200004d8 	ldrdcs	r0, [r0], -r8
200004e4:	200004d8 	ldrdcs	r0, [r0], -r8
200004e8:	200004e0 	andcs	r0, r0, r0, ror #9
200004ec:	200004e0 	andcs	r0, r0, r0, ror #9
200004f0:	200004e8 	andcs	r0, r0, r8, ror #9
200004f4:	200004e8 	andcs	r0, r0, r8, ror #9
200004f8:	200004f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200004fc:	200004f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000500:	200004f8 	strdcs	r0, [r0], -r8
20000504:	200004f8 	strdcs	r0, [r0], -r8
20000508:	20000500 	andcs	r0, r0, r0, lsl #10
2000050c:	20000500 	andcs	r0, r0, r0, lsl #10
20000510:	20000508 	andcs	r0, r0, r8, lsl #10
20000514:	20000508 	andcs	r0, r0, r8, lsl #10
20000518:	20000510 	andcs	r0, r0, r0, lsl r5
2000051c:	20000510 	andcs	r0, r0, r0, lsl r5
20000520:	20000518 	andcs	r0, r0, r8, lsl r5
20000524:	20000518 	andcs	r0, r0, r8, lsl r5
20000528:	20000520 	andcs	r0, r0, r0, lsr #10
2000052c:	20000520 	andcs	r0, r0, r0, lsr #10
20000530:	20000528 	andcs	r0, r0, r8, lsr #10
20000534:	20000528 	andcs	r0, r0, r8, lsr #10
20000538:	20000530 	andcs	r0, r0, r0, lsr r5
2000053c:	20000530 	andcs	r0, r0, r0, lsr r5
20000540:	20000538 	andcs	r0, r0, r8, lsr r5
20000544:	20000538 	andcs	r0, r0, r8, lsr r5
20000548:	20000540 	andcs	r0, r0, r0, asr #10
2000054c:	20000540 	andcs	r0, r0, r0, asr #10
20000550:	20000548 	andcs	r0, r0, r8, asr #10
20000554:	20000548 	andcs	r0, r0, r8, asr #10
20000558:	20000550 	andcs	r0, r0, r0, asr r5
2000055c:	20000550 	andcs	r0, r0, r0, asr r5
20000560:	20000558 	andcs	r0, r0, r8, asr r5
20000564:	20000558 	andcs	r0, r0, r8, asr r5
20000568:	20000560 	andcs	r0, r0, r0, ror #10
2000056c:	20000560 	andcs	r0, r0, r0, ror #10
20000570:	20000568 	andcs	r0, r0, r8, ror #10
20000574:	20000568 	andcs	r0, r0, r8, ror #10

20000578 <__malloc_sbrk_base>:
20000578:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

2000057c <__malloc_trim_threshold>:
2000057c:	00020000 	andeq	r0, r2, r0

Disassembly of section .bss:

20000580 <__ZI_BASE__>:
20000580:	00000000 	andeq	r0, r0, r0

20000584 <k>:
20000584:	00000000 	andeq	r0, r0, r0

20000588 <i>:
20000588:	00000000 	andeq	r0, r0, r0

2000058c <modeState>:
2000058c:	00000000 	andeq	r0, r0, r0

20000590 <heap.4815>:
20000590:	00000000 	andeq	r0, r0, r0

20000594 <_PathLocale>:
20000594:	00000000 	andeq	r0, r0, r0

20000598 <__mlocale_changed>:
20000598:	00000000 	andeq	r0, r0, r0

2000059c <__nlocale_changed>:
2000059c:	00000000 	andeq	r0, r0, r0

200005a0 <__malloc_top_pad>:
200005a0:	00000000 	andeq	r0, r0, r0

200005a4 <__malloc_current_mallinfo>:
	...

200005cc <__malloc_max_sbrked_mem>:
200005cc:	00000000 	andeq	r0, r0, r0

200005d0 <__malloc_max_total_mem>:
200005d0:	00000000 	andeq	r0, r0, r0

200005d4 <__ZI_LIMIT__>:
200005d4:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000324 	andeq	r0, r0, r4, lsr #6
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	0000013a 	andeq	r0, r0, sl, lsr r1
      10:	00022401 	andeq	r2, r2, r1, lsl #8
      14:	00002800 	andeq	r2, r0, r0, lsl #16
      18:	00304800 	eorseq	r4, r0, r0, lsl #16
      1c:	0000d808 	andeq	sp, r0, r8, lsl #16
      20:	00000000 	andeq	r0, r0, r0
      24:	06010200 	streq	r0, [r1], -r0, lsl #4
      28:	0000007b 	andeq	r0, r0, fp, ror r0
      2c:	79080102 	stmdbvc	r8, {r1, r8}
      30:	02000000 	andeq	r0, r0, #0
      34:	00c20502 	sbceq	r0, r2, r2, lsl #10
      38:	02020000 	andeq	r0, r2, #0
      3c:	00009307 	andeq	r9, r0, r7, lsl #6
      40:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      44:	000001de 	ldrdeq	r0, [r0], -lr
      48:	00021b03 	andeq	r1, r2, r3, lsl #22
      4c:	53500300 	cmppl	r0, #0, 6
      50:	02000000 	andeq	r0, r0, #0
      54:	01020704 	tsteq	r2, r4, lsl #14
      58:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
      5c:	0001d905 	andeq	sp, r1, r5, lsl #18
      60:	07080200 	streq	r0, [r8, -r0, lsl #4]
      64:	000000fd 	strdeq	r0, [r0], -sp
      68:	69050404 	stmdbvs	r5, {r2, sl}
      6c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
      70:	01070704 	tsteq	r7, r4, lsl #14
      74:	04020000 	streq	r0, [r2], #-0
      78:	0001d007 	andeq	sp, r1, r7
      7c:	00480500 	subeq	r0, r8, r0, lsl #10
      80:	50060000 	andpl	r0, r6, r0
      84:	8e021e02 	cdphi	14, 0, cr1, cr2, cr2, {0}
      88:	07000001 	streq	r0, [r0, -r1]
      8c:	02005253 	andeq	r5, r0, #805306373	; 0x30000005
      90:	007d0220 	rsbseq	r0, sp, r0, lsr #4
      94:	07000000 	streq	r0, [r0, -r0]
      98:	00315243 	eorseq	r5, r1, r3, asr #4
      9c:	7d022102 	stfvcs	f2, [r2, #-8]
      a0:	04000000 	streq	r0, [r0], #-0
      a4:	32524307 	subscc	r4, r2, #469762048	; 0x1c000000
      a8:	02220200 	eoreq	r0, r2, #0, 4
      ac:	0000007d 	andeq	r0, r0, sp, ror r0
      b0:	00640808 	rsbeq	r0, r4, r8, lsl #16
      b4:	23020000 	movwcs	r0, #8192	; 0x2000
      b8:	00007d02 	andeq	r7, r0, r2, lsl #26
      bc:	6a080c00 	bvs	2030c4 <__RW_SIZE__+0x202b44>
      c0:	02000000 	andeq	r0, r0, #0
      c4:	007d0224 	rsbseq	r0, sp, r4, lsr #4
      c8:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
      cc:	0000000a 	andeq	r0, r0, sl
      d0:	7d022502 	cfstr32vc	mvfx2, [r2, #-8]
      d4:	14000000 	strne	r0, [r0], #-0
      d8:	00012108 	andeq	r2, r1, r8, lsl #2
      dc:	02260200 	eoreq	r0, r6, #0, 4
      e0:	0000007d 	andeq	r0, r0, sp, ror r0
      e4:	001d0818 	andseq	r0, sp, r8, lsl r8
      e8:	27020000 	strcs	r0, [r2, -r0]
      ec:	00007d02 	andeq	r7, r0, r2, lsl #26
      f0:	27081c00 	strcs	r1, [r8, -r0, lsl #24]
      f4:	02000001 	andeq	r0, r0, #1
      f8:	007d0228 	rsbseq	r0, sp, r8, lsr #4
      fc:	07200000 	streq	r0, [r0, -r0]!
     100:	00525448 	subseq	r5, r2, r8, asr #8
     104:	7d022902 	stcvc	9, cr2, [r2, #-8]
     108:	24000000 	strcs	r0, [r0], #-0
     10c:	52544c07 	subspl	r4, r4, #1792	; 0x700
     110:	022a0200 	eoreq	r0, sl, #0, 4
     114:	0000007d 	andeq	r0, r0, sp, ror r0
     118:	01f40828 	mvnseq	r0, r8, lsr #16
     11c:	2b020000 	blcs	80124 <__RW_SIZE__+0x7fba4>
     120:	00007d02 	andeq	r7, r0, r2, lsl #26
     124:	f9082c00 			; <UNDEFINED> instruction: 0xf9082c00
     128:	02000001 	andeq	r0, r0, #1
     12c:	007d022c 	rsbseq	r0, sp, ip, lsr #4
     130:	08300000 	ldmdaeq	r0!, {}	; <UNPREDICTABLE>
     134:	000001fe 	strdeq	r0, [r0], -lr
     138:	7d022d02 	stcvc	13, cr2, [r2, #-8]
     13c:	34000000 	strcc	r0, [r0], #-0
     140:	00008708 	andeq	r8, r0, r8, lsl #14
     144:	022e0200 	eoreq	r0, lr, #0, 4
     148:	0000007d 	andeq	r0, r0, sp, ror r0
     14c:	00a60838 	adceq	r0, r6, r8, lsr r8
     150:	2f020000 	svccs	0x00020000
     154:	00007d02 	andeq	r7, r0, r2, lsl #26
     158:	ab083c00 	blge	20f160 <__RW_SIZE__+0x20ebe0>
     15c:	02000000 	andeq	r0, r0, #0
     160:	007d0230 	rsbseq	r0, sp, r0, lsr r2
     164:	08400000 	stmdaeq	r0, {}^	; <UNPREDICTABLE>
     168:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
     16c:	7d023102 	stfvcs	f3, [r2, #-8]
     170:	44000000 	strmi	r0, [r0], #-0
     174:	0000b508 	andeq	fp, r0, r8, lsl #10
     178:	02320200 	eorseq	r0, r2, #0, 4
     17c:	0000007d 	andeq	r0, r0, sp, ror r0
     180:	52440748 	subpl	r0, r4, #72, 14	; 0x1200000
     184:	02330200 	eorseq	r0, r3, #0, 4
     188:	0000007d 	andeq	r0, r0, sp, ror r0
     18c:	0f09004c 	svceq	0x0009004c
     190:	02000002 	andeq	r0, r0, #2
     194:	00820234 	addeq	r0, r2, r4, lsr r2
     198:	1c060000 	stcne	0, cr0, [r6], {-0}
     19c:	ff03e902 			; <UNDEFINED> instruction: 0xff03e902
     1a0:	07000001 	streq	r0, [r0, -r1]
     1a4:	004c5243 	subeq	r5, ip, r3, asr #4
     1a8:	7d03eb02 	vstrvc	d14, [r3, #-8]
     1ac:	00000000 	andeq	r0, r0, r0
     1b0:	48524307 	ldmdami	r2, {r0, r1, r2, r8, r9, lr}^
     1b4:	03ec0200 	mvneq	r0, #0, 4
     1b8:	0000007d 	andeq	r0, r0, sp, ror r0
     1bc:	44490704 	strbmi	r0, [r9], #-1796	; 0xfffff8fc
     1c0:	ed020052 	stc	0, cr0, [r2, #-328]	; 0xfffffeb8
     1c4:	00007d03 	andeq	r7, r0, r3, lsl #26
     1c8:	4f070800 	svcmi	0x00070800
     1cc:	02005244 	andeq	r5, r0, #68, 4	; 0x40000004
     1d0:	007d03ee 	rsbseq	r0, sp, lr, ror #7
     1d4:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
     1d8:	00000023 	andeq	r0, r0, r3, lsr #32
     1dc:	7d03ef02 	stcvc	15, cr14, [r3, #-8]
     1e0:	10000000 	andne	r0, r0, r0
     1e4:	52524207 	subspl	r4, r2, #1879048192	; 0x70000000
     1e8:	03f00200 	mvnseq	r0, #0, 4
     1ec:	0000007d 	andeq	r0, r0, sp, ror r0
     1f0:	022a0814 	eoreq	r0, sl, #20, 16	; 0x140000
     1f4:	f1020000 	cps	#0
     1f8:	00007d03 	andeq	r7, r0, r3, lsl #26
     1fc:	09001800 	stmdbeq	r0, {fp, ip}
     200:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     204:	9a03f202 	bls	fca14 <__RW_SIZE__+0xfc494>
     208:	06000001 	streq	r0, [r0], -r1
     20c:	04340228 	ldrteq	r0, [r4], #-552	; 0xfffffdd8
     210:	00000296 	muleq	r0, r6, r2
     214:	00524307 	subseq	r4, r2, r7, lsl #6
     218:	7d043602 	stcvc	6, cr3, [r4, #-8]
     21c:	00000000 	andeq	r0, r0, r0
     220:	00000508 	andeq	r0, r0, r8, lsl #10
     224:	04370200 	ldrteq	r0, [r7], #-512	; 0xfffffe00
     228:	0000007d 	andeq	r0, r0, sp, ror r0
     22c:	49430704 	stmdbmi	r3, {r2, r8, r9, sl}^
     230:	38020052 	stmdacc	r2, {r1, r4, r6}
     234:	00007d04 	andeq	r7, r0, r4, lsl #26
     238:	e7080800 	str	r0, [r8, -r0, lsl #16]
     23c:	02000000 	andeq	r0, r0, #0
     240:	007d0439 	rsbseq	r0, sp, r9, lsr r4
     244:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
     248:	00000070 	andeq	r0, r0, r0, ror r0
     24c:	7d043a02 	vstrvc	s6, [r4, #-8]
     250:	10000000 	andne	r0, r0, r0
     254:	00008c08 	andeq	r8, r0, r8, lsl #24
     258:	043b0200 	ldrteq	r0, [fp], #-512	; 0xfffffe00
     25c:	0000007d 	andeq	r0, r0, sp, ror r0
     260:	00ba0814 	adcseq	r0, sl, r4, lsl r8
     264:	3c020000 	stccc	0, cr0, [r2], {-0}
     268:	00007d04 	andeq	r7, r0, r4, lsl #26
     26c:	cc081800 	stcgt	8, cr1, [r8], {-0}
     270:	02000000 	andeq	r0, r0, #0
     274:	007d043d 	rsbseq	r0, sp, sp, lsr r4
     278:	081c0000 	ldmdaeq	ip, {}	; <UNPREDICTABLE>
     27c:	00000000 	andeq	r0, r0, r0
     280:	7d043e02 	stcvc	14, cr3, [r4, #-8]
     284:	20000000 	andcs	r0, r0, r0
     288:	52534307 	subspl	r4, r3, #469762048	; 0x1c000000
     28c:	043f0200 	ldrteq	r0, [pc], #-512	; 294 <__ZI_SIZE__+0x23c>
     290:	0000007d 	andeq	r0, r0, sp, ror r0
     294:	03090024 	movweq	r0, #36900	; 0x9024
     298:	02000002 	andeq	r0, r0, #2
     29c:	020b044a 	andeq	r0, fp, #1241513984	; 0x4a000000
     2a0:	01020000 	mrseq	r0, (UNDEF: 2)
     2a4:	00008208 	andeq	r8, r0, r8, lsl #4
     2a8:	01e70a00 	mvneq	r0, r0, lsl #20
     2ac:	03010000 	movweq	r0, #4096	; 0x1000
     2b0:	08003048 	stmdaeq	r0, {r3, r6, ip, sp}
     2b4:	0000006a 	andeq	r0, r0, sl, rrx
     2b8:	2f0a9c01 	svccs	0x000a9c01
     2bc:	01000002 	tsteq	r0, r2
     2c0:	0030b412 	eorseq	fp, r0, r2, lsl r4
     2c4:	00001a08 	andeq	r1, r0, r8, lsl #20
     2c8:	0a9c0100 	beq	fe7006d0 <__ZI_LIMIT__+0xde7000fc>
     2cc:	00000010 	andeq	r0, r0, r0, lsl r0
     2d0:	30d01801 	sbcscc	r1, r0, r1, lsl #16
     2d4:	001a0800 	andseq	r0, sl, r0, lsl #16
     2d8:	9c010000 	stcls	0, cr0, [r1], {-0}
     2dc:	0000d40b 	andeq	sp, r0, fp, lsl #8
     2e0:	681f0100 	ldmdavs	pc, {r8}	; <UNPREDICTABLE>
     2e4:	ec000000 	stc	0, cr0, [r0], {-0}
     2e8:	22080030 	andcs	r0, r8, #48	; 0x30
     2ec:	01000000 	mrseq	r0, (UNDEF: 0)
     2f0:	0003019c 	muleq	r3, ip, r1
     2f4:	00720c00 	rsbseq	r0, r2, r0, lsl #24
     2f8:	00682101 	rsbeq	r2, r8, r1, lsl #2
     2fc:	50010000 	andpl	r0, r1, r0
     300:	01140d00 	tsteq	r4, r0, lsl #26
     304:	2c010000 	stccs	0, cr0, [r1], {-0}
     308:	00000068 	andeq	r0, r0, r8, rrx
     30c:	08003110 	stmdaeq	r0, {r4, r8, ip, sp}
     310:	00000010 	andeq	r0, r0, r0, lsl r0
     314:	2d0e9c01 	stccs	12, cr9, [lr, #-4]
     318:	04000001 	streq	r0, [r0], #-1
     31c:	032206ce 	teqeq	r2, #216006656	; 0xce00000
     320:	68050000 	stmdavs	r5, {}	; <UNPREDICTABLE>
     324:	00000000 	andeq	r0, r0, r0
     328:	000001c7 	andeq	r0, r0, r7, asr #3
     32c:	00e40004 	rsceq	r0, r4, r4
     330:	01040000 	mrseq	r0, (UNDEF: 4)
     334:	0000013a 	andeq	r0, r0, sl, lsr r1
     338:	00025001 	andeq	r5, r2, r1
     33c:	00002800 	andeq	r2, r0, r0, lsl #16
     340:	00312000 	eorseq	r2, r1, r0
     344:	00005808 	andeq	r5, r0, r8, lsl #16
     348:	0000b200 	andeq	fp, r0, r0, lsl #4
     34c:	06010200 	streq	r0, [r1], -r0, lsl #4
     350:	0000007b 	andeq	r0, r0, fp, ror r0
     354:	79080102 	stmdbvc	r8, {r1, r8}
     358:	02000000 	andeq	r0, r0, #0
     35c:	00c20502 	sbceq	r0, r2, r2, lsl #10
     360:	02020000 	andeq	r0, r2, #0
     364:	00009307 	andeq	r9, r0, r7, lsl #6
     368:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
     36c:	000001de 	ldrdeq	r0, [r0], -lr
     370:	00021b03 	andeq	r1, r2, r3, lsl #22
     374:	53500300 	cmppl	r0, #0, 6
     378:	02000000 	andeq	r0, r0, #0
     37c:	01020704 	tsteq	r2, r4, lsl #14
     380:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
     384:	0001d905 	andeq	sp, r1, r5, lsl #18
     388:	07080200 	streq	r0, [r8, -r0, lsl #4]
     38c:	000000fd 	strdeq	r0, [r0], -sp
     390:	69050404 	stmdbvs	r5, {r2, sl}
     394:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
     398:	01070704 	tsteq	r7, r4, lsl #14
     39c:	04020000 	streq	r0, [r2], #-0
     3a0:	0001d007 	andeq	sp, r1, r7
     3a4:	00480500 	subeq	r0, r8, r0, lsl #10
     3a8:	24060000 	strcs	r0, [r6], #-0
     3ac:	fe038502 	cdp2	5, 0, cr8, cr3, cr2, {0}
     3b0:	07000000 	streq	r0, [r0, -r0]
     3b4:	00524341 	subseq	r4, r2, r1, asr #6
     3b8:	7d038702 	stcvc	7, cr8, [r3, #-8]
     3bc:	00000000 	andeq	r0, r0, r0
     3c0:	00025b08 	andeq	r5, r2, r8, lsl #22
     3c4:	03880200 	orreq	r0, r8, #0, 4
     3c8:	0000007d 	andeq	r0, r0, sp, ror r0
     3cc:	02580804 	subseq	r0, r8, #4, 16	; 0x40000
     3d0:	89020000 	stmdbhi	r2, {}	; <UNPREDICTABLE>
     3d4:	00007d03 	andeq	r7, r0, r3, lsl #26
     3d8:	53070800 	movwpl	r0, #30720	; 0x7800
     3dc:	8a020052 	bhi	8052c <__RW_SIZE__+0x7ffac>
     3e0:	00007d03 	andeq	r7, r0, r3, lsl #26
     3e4:	43070c00 	movwmi	r0, #31744	; 0x7c00
     3e8:	8b020052 	blhi	80538 <__RW_SIZE__+0x7ffb8>
     3ec:	00007d03 	andeq	r7, r0, r3, lsl #26
     3f0:	41071000 	mrsmi	r1, (UNDEF: 7)
     3f4:	8c020052 	stchi	0, cr0, [r2], {82}	; 0x52
     3f8:	00007d03 	andeq	r7, r0, r3, lsl #26
     3fc:	60081400 	andvs	r1, r8, r0, lsl #8
     400:	02000002 	andeq	r0, r0, #2
     404:	007d038d 	rsbseq	r0, sp, sp, lsl #7
     408:	07180000 	ldreq	r0, [r8, -r0]
     40c:	0052424f 	subseq	r4, r2, pc, asr #4
     410:	7d038e02 	stcvc	14, cr8, [r3, #-8]
     414:	1c000000 	stcne	0, cr0, [r0], {-0}
     418:	00024b08 	andeq	r4, r2, r8, lsl #22
     41c:	038f0200 	orreq	r0, pc, #0, 4
     420:	0000007d 	andeq	r0, r0, sp, ror r0
     424:	3d090020 	stccc	0, cr0, [r9, #-128]	; 0xffffff80
     428:	02000002 	andeq	r0, r0, #2
     42c:	00820398 	umulleq	r0, r2, r8, r3
     430:	28060000 	stmdacs	r6, {}	; <UNPREDICTABLE>
     434:	95043402 	strls	r3, [r4, #-1026]	; 0xfffffbfe
     438:	07000001 	streq	r0, [r0, -r1]
     43c:	02005243 	andeq	r5, r0, #805306372	; 0x30000004
     440:	007d0436 	rsbseq	r0, sp, r6, lsr r4
     444:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     448:	00000005 	andeq	r0, r0, r5
     44c:	7d043702 	stcvc	7, cr3, [r4, #-8]
     450:	04000000 	streq	r0, [r0], #-0
     454:	52494307 	subpl	r4, r9, #469762048	; 0x1c000000
     458:	04380200 	ldrteq	r0, [r8], #-512	; 0xfffffe00
     45c:	0000007d 	andeq	r0, r0, sp, ror r0
     460:	00e70808 	rsceq	r0, r7, r8, lsl #16
     464:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
     468:	00007d04 	andeq	r7, r0, r4, lsl #26
     46c:	70080c00 	andvc	r0, r8, r0, lsl #24
     470:	02000000 	andeq	r0, r0, #0
     474:	007d043a 	rsbseq	r0, sp, sl, lsr r4
     478:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
     47c:	0000008c 	andeq	r0, r0, ip, lsl #1
     480:	7d043b02 	vstrvc	d3, [r4, #-8]
     484:	14000000 	strne	r0, [r0], #-0
     488:	0000ba08 	andeq	fp, r0, r8, lsl #20
     48c:	043c0200 	ldrteq	r0, [ip], #-512	; 0xfffffe00
     490:	0000007d 	andeq	r0, r0, sp, ror r0
     494:	00cc0818 	sbceq	r0, ip, r8, lsl r8
     498:	3d020000 	stccc	0, cr0, [r2, #-0]
     49c:	00007d04 	andeq	r7, r0, r4, lsl #26
     4a0:	00081c00 	andeq	r1, r8, r0, lsl #24
     4a4:	02000000 	andeq	r0, r0, #0
     4a8:	007d043e 	rsbseq	r0, sp, lr, lsr r4
     4ac:	07200000 	streq	r0, [r0, -r0]!
     4b0:	00525343 	subseq	r5, r2, r3, asr #6
     4b4:	7d043f02 	stcvc	15, cr3, [r4, #-8]
     4b8:	24000000 	strcs	r0, [r0], #-0
     4bc:	02030900 	andeq	r0, r3, #0, 18
     4c0:	4a020000 	bmi	804c8 <__RW_SIZE__+0x7ff48>
     4c4:	00010a04 	andeq	r0, r1, r4, lsl #20
     4c8:	08010200 	stmdaeq	r1, {r9}
     4cc:	00000082 	andeq	r0, r0, r2, lsl #1
     4d0:	0002690a 	andeq	r6, r2, sl, lsl #18
     4d4:	20030100 	andcs	r0, r3, r0, lsl #2
     4d8:	58080031 	stmdapl	r8, {r0, r4, r5}
     4dc:	01000000 	mrseq	r0, (UNDEF: 0)
     4e0:	012d0b9c 			; <UNDEFINED> instruction: 0x012d0b9c
     4e4:	ce040000 	cdpgt	0, 0, cr0, cr4, cr0, {0}
     4e8:	0001c506 	andeq	ip, r1, r6, lsl #10
     4ec:	00680500 	rsbeq	r0, r8, r0, lsl #10
     4f0:	05000000 	streq	r0, [r0, #-0]
     4f4:	04000005 	streq	r0, [r0], #-5
     4f8:	00018300 	andeq	r8, r1, r0, lsl #6
     4fc:	3a010400 	bcc	41504 <__RW_SIZE__+0x40f84>
     500:	01000001 	tsteq	r0, r1
     504:	000002c0 	andeq	r0, r0, r0, asr #5
     508:	00000028 	andeq	r0, r0, r8, lsr #32
	...
     514:	00000159 	andeq	r0, r0, r9, asr r1
     518:	7b060102 	blvc	180928 <__RW_SIZE__+0x1803a8>
     51c:	03000000 	movweq	r0, #0
     520:	0000032f 	andeq	r0, r0, pc, lsr #6
     524:	00372a02 	eorseq	r2, r7, r2, lsl #20
     528:	01020000 	mrseq	r0, (UNDEF: 2)
     52c:	00007908 	andeq	r7, r0, r8, lsl #18
     530:	038d0300 	orreq	r0, sp, #0, 6
     534:	35020000 	strcc	r0, [r2, #-0]
     538:	00000049 	andeq	r0, r0, r9, asr #32
     53c:	c2050202 	andgt	r0, r5, #536870912	; 0x20000000
     540:	03000000 	movweq	r0, #0
     544:	0000038c 	andeq	r0, r0, ip, lsl #7
     548:	005b3602 	subseq	r3, fp, r2, lsl #12
     54c:	02020000 	andeq	r0, r2, #0
     550:	00009307 	andeq	r9, r0, r7, lsl #6
     554:	021c0300 	andseq	r0, ip, #0, 6
     558:	4f020000 	svcmi	0x00020000
     55c:	0000006d 	andeq	r0, r0, sp, rrx
     560:	de050402 	cdple	4, 0, cr0, cr5, cr2, {0}
     564:	03000001 	movweq	r0, #1
     568:	0000021b 	andeq	r0, r0, fp, lsl r2
     56c:	007f5002 	rsbseq	r5, pc, r2
     570:	04020000 	streq	r0, [r2], #-0
     574:	00010207 	andeq	r0, r1, r7, lsl #4
     578:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
     57c:	000001d9 	ldrdeq	r0, [r0], -r9
     580:	fd070802 	stc2	8, cr0, [r7, #-8]
     584:	04000000 	streq	r0, [r0], #-0
     588:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     58c:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
     590:	00010707 	andeq	r0, r1, r7, lsl #14
     594:	02df0500 	sbcseq	r0, pc, #0, 10
     598:	bf010000 	svclt	0x00010000
     59c:	00007401 	andeq	r7, r0, r1, lsl #8
     5a0:	00317800 	eorseq	r7, r1, r0, lsl #16
     5a4:	00000808 	andeq	r0, r0, r8, lsl #16
     5a8:	cd9c0100 	ldfgts	f0, [ip]
     5ac:	06000000 	streq	r0, [r0], -r0
     5b0:	00000337 	andeq	r0, r0, r7, lsr r3
     5b4:	7401c101 	strvc	ip, [r1], #-257	; 0xfffffeff
	...
     5c0:	0002e907 	andeq	lr, r2, r7, lsl #18
     5c4:	01d20100 	bicseq	r0, r2, r0, lsl #2
     5c8:	08003180 	stmdaeq	r0, {r7, r8, ip, sp}
     5cc:	00000006 	andeq	r0, r0, r6
     5d0:	00f29c01 	rscseq	r9, r2, r1, lsl #24
     5d4:	a7080000 	strge	r0, [r8, -r0]
     5d8:	01000002 	tsteq	r0, r2
     5dc:	007401d2 	ldrsbteq	r0, [r4], #-18	; 0xffffffee
     5e0:	50010000 	andpl	r0, r1, r0
     5e4:	02cb0500 	sbceq	r0, fp, #0, 10
     5e8:	e1010000 	mrs	r0, (UNDEF: 1)
     5ec:	00007401 	andeq	r7, r0, r1, lsl #8
     5f0:	00318800 	eorseq	r8, r1, r0, lsl #16
     5f4:	00000808 	andeq	r0, r0, r8, lsl #16
     5f8:	1d9c0100 	ldfnes	f0, [ip]
     5fc:	06000001 	streq	r0, [r0], -r1
     600:	00000337 	andeq	r0, r0, r7, lsr r3
     604:	7401e301 	strvc	lr, [r1], #-769	; 0xfffffcff
     608:	1f000000 	svcne	0x00000000
     60c:	00000000 	andeq	r0, r0, r0
     610:	0002d507 	andeq	sp, r2, r7, lsl #10
     614:	01f40100 	mvnseq	r0, r0, lsl #2
     618:	08003190 	stmdaeq	r0, {r4, r7, r8, ip, sp}
     61c:	00000006 	andeq	r0, r0, r6
     620:	01429c01 	cmpeq	r2, r1, lsl #24
     624:	46080000 	strmi	r0, [r8], -r0
     628:	01000003 	tsteq	r0, r3
     62c:	007401f4 	ldrshteq	r0, [r4], #-20	; 0xffffffec
     630:	50010000 	andpl	r0, r1, r0
     634:	037e0500 	cmneq	lr, #0, 10
     638:	01010000 	mrseq	r0, (UNDEF: 1)
     63c:	00007402 	andeq	r7, r0, r2, lsl #8
     640:	00319800 	eorseq	r9, r1, r0, lsl #16
     644:	00000608 	andeq	r0, r0, r8, lsl #12
     648:	6d9c0100 	ldfvss	f0, [ip]
     64c:	06000001 	streq	r0, [r0], -r1
     650:	00000337 	andeq	r0, r0, r7, lsr r3
     654:	74020301 	strvc	r0, [r2], #-769	; 0xfffffcff
     658:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
     65c:	00000000 	andeq	r0, r0, r0
     660:	00032107 	andeq	r2, r3, r7, lsl #2
     664:	02100100 	andseq	r0, r0, #0, 2
     668:	080031a0 	stmdaeq	r0, {r5, r7, r8, ip, sp}
     66c:	00000006 	andeq	r0, r0, r6
     670:	01929c01 	orrseq	r9, r2, r1, lsl #24
     674:	90080000 	andls	r0, r8, r0
     678:	01000002 	tsteq	r0, r2
     67c:	00740210 	rsbseq	r0, r4, r0, lsl r2
     680:	50010000 	andpl	r0, r1, r0
     684:	02fb0500 	rscseq	r0, fp, #0, 10
     688:	1c010000 	stcne	0, cr0, [r1], {-0}
     68c:	00007402 	andeq	r7, r0, r2, lsl #8
     690:	0031a800 	eorseq	sl, r1, r0, lsl #16
     694:	00000608 	andeq	r0, r0, r8, lsl #12
     698:	bd9c0100 	ldflts	f0, [ip]
     69c:	06000001 	streq	r0, [r0], -r1
     6a0:	00000337 	andeq	r0, r0, r7, lsr r3
     6a4:	74021e01 	strvc	r1, [r2], #-3585	; 0xfffff1ff
     6a8:	5d000000 	stcpl	0, cr0, [r0, #-0]
     6ac:	00000000 	andeq	r0, r0, r0
     6b0:	00035507 	andeq	r5, r3, r7, lsl #10
     6b4:	022b0100 	eoreq	r0, fp, #0, 2
     6b8:	080031b0 	stmdaeq	r0, {r4, r5, r7, r8, ip, sp}
     6bc:	00000006 	andeq	r0, r0, r6
     6c0:	01e29c01 	mvneq	r9, r1, lsl #24
     6c4:	9f080000 	svcls	0x00080000
     6c8:	01000002 	tsteq	r0, r2
     6cc:	0074022b 	rsbseq	r0, r4, fp, lsr #4
     6d0:	50010000 	andpl	r0, r1, r0
     6d4:	03b00500 	movseq	r0, #0, 10
     6d8:	37010000 	strcc	r0, [r1, -r0]
     6dc:	00007402 	andeq	r7, r0, r2, lsl #8
     6e0:	0031b800 	eorseq	fp, r1, r0, lsl #16
     6e4:	00000608 	andeq	r0, r0, r8, lsl #12
     6e8:	0d9c0100 	ldfeqs	f0, [ip]
     6ec:	06000002 	streq	r0, [r0], -r2
     6f0:	00000337 	andeq	r0, r0, r7, lsr r3
     6f4:	74023901 	strvc	r3, [r2], #-2305	; 0xfffff6ff
     6f8:	7c000000 	stcvc	0, cr0, [r0], {-0}
     6fc:	00000000 	andeq	r0, r0, r0
     700:	00030907 	andeq	r0, r3, r7, lsl #18
     704:	02460100 	subeq	r0, r6, #0, 2
     708:	080031c0 	stmdaeq	r0, {r6, r7, r8, ip, sp}
     70c:	00000006 	andeq	r0, r0, r6
     710:	02329c01 	eorseq	r9, r2, #256	; 0x100
     714:	b6080000 	strlt	r0, [r8], -r0
     718:	01000002 	tsteq	r0, r2
     71c:	00740246 	rsbseq	r0, r4, r6, asr #4
     720:	50010000 	andpl	r0, r1, r0
     724:	03690500 	cmneq	r9, #0, 10
     728:	52010000 	andpl	r0, r1, #0
     72c:	00007402 	andeq	r7, r0, r2, lsl #8
     730:	0031c800 	eorseq	ip, r1, r0, lsl #16
     734:	00000608 	andeq	r0, r0, r8, lsl #12
     738:	5d9c0100 	ldfpls	f0, [ip]
     73c:	06000002 	streq	r0, [r0], -r2
     740:	00000337 	andeq	r0, r0, r7, lsr r3
     744:	74025401 	strvc	r5, [r2], #-1025	; 0xfffffbff
     748:	9b000000 	blls	750 <__RW_SIZE__+0x1d0>
     74c:	00000000 	andeq	r0, r0, r0
     750:	00028207 	andeq	r8, r2, r7, lsl #4
     754:	02610100 	rsbeq	r0, r1, #0, 2
     758:	080031d0 	stmdaeq	r0, {r4, r6, r7, r8, ip, sp}
     75c:	00000006 	andeq	r0, r0, r6
     760:	02829c01 	addeq	r9, r2, #256	; 0x100
     764:	19080000 	stmdbne	r8, {}	; <UNPREDICTABLE>
     768:	01000003 	tsteq	r0, r3
     76c:	00740261 	rsbseq	r0, r4, r1, ror #4
     770:	50010000 	andpl	r0, r1, r0
     774:	03630500 	cmneq	r3, #0, 10
     778:	6f010000 	svcvs	0x00010000
     77c:	00007402 	andeq	r7, r0, r2, lsl #8
     780:	0031d800 	eorseq	sp, r1, r0, lsl #16
     784:	00000408 	andeq	r0, r0, r8, lsl #8
     788:	bd9c0100 	ldflts	f0, [ip]
     78c:	09000002 	stmdbeq	r0, {r1}
     790:	00000290 	muleq	r0, r0, r2
     794:	74026f01 	strvc	r6, [r2], #-3841	; 0xfffff0ff
     798:	ba000000 	blt	7a0 <__RW_SIZE__+0x220>
     79c:	06000000 	streq	r0, [r0], -r0
     7a0:	00000337 	andeq	r0, r0, r7, lsr r3
     7a4:	74027101 	strvc	r7, [r2], #-257	; 0xfffffeff
     7a8:	db000000 	blle	7b0 <__RW_SIZE__+0x230>
     7ac:	00000000 	andeq	r0, r0, r0
     7b0:	0002f305 	andeq	pc, r2, r5, lsl #6
     7b4:	027f0100 	rsbseq	r0, pc, #0, 2
     7b8:	00000074 	andeq	r0, r0, r4, ror r0
     7bc:	080031dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, ip, sp}
     7c0:	00000004 	andeq	r0, r0, r4
     7c4:	02f89c01 	rscseq	r9, r8, #256	; 0x100
     7c8:	90090000 	andls	r0, r9, r0
     7cc:	01000002 	tsteq	r0, r2
     7d0:	0050027f 	subseq	r0, r0, pc, ror r2
     7d4:	00fa0000 	rscseq	r0, sl, r0
     7d8:	37060000 	strcc	r0, [r6, -r0]
     7dc:	01000003 	tsteq	r0, r3
     7e0:	00740281 	rsbseq	r0, r4, r1, lsl #5
     7e4:	011b0000 	tsteq	fp, r0
     7e8:	05000000 	streq	r0, [r0, #-0]
     7ec:	0000033e 	andeq	r0, r0, lr, lsr r3
     7f0:	62028f01 	andvs	r8, r2, #1, 30
     7f4:	e0000000 	and	r0, r0, r0
     7f8:	04080031 	streq	r0, [r8], #-49	; 0xffffffcf
     7fc:	01000000 	mrseq	r0, (UNDEF: 0)
     800:	0003339c 	muleq	r3, ip, r3
     804:	02900900 	addseq	r0, r0, #0, 18
     808:	8f010000 	svchi	0x00010000
     80c:	00003e02 	andeq	r3, r0, r2, lsl #28
     810:	00013a00 	andeq	r3, r1, r0, lsl #20
     814:	03370600 	teqeq	r7, #0, 12
     818:	91010000 	mrsls	r0, (UNDEF: 1)
     81c:	00007402 	andeq	r7, r0, r2, lsl #8
     820:	00015b00 	andeq	r5, r1, r0, lsl #22
     824:	77050000 	strvc	r0, [r5, -r0]
     828:	01000003 	tsteq	r0, r3
     82c:	0074029f 			; <UNDEFINED> instruction: 0x0074029f
     830:	31e40000 	mvncc	r0, r0
     834:	00060800 	andeq	r0, r6, r0, lsl #16
     838:	9c010000 	stcls	0, cr0, [r1], {-0}
     83c:	0000036e 	andeq	r0, r0, lr, ror #6
     840:	00029009 	andeq	r9, r2, r9
     844:	029f0100 	addseq	r0, pc, #0, 2
     848:	00000074 	andeq	r0, r0, r4, ror r0
     84c:	0000017a 	andeq	r0, r0, sl, ror r1
     850:	00033706 	andeq	r3, r3, r6, lsl #14
     854:	02a10100 	adceq	r0, r1, #0, 2
     858:	00000074 	andeq	r0, r0, r4, ror r0
     85c:	0000019b 	muleq	r0, fp, r1
     860:	039e0500 	orrseq	r0, lr, #0, 10
     864:	af010000 	svcge	0x00010000
     868:	00002c02 	andeq	r2, r0, r2, lsl #24
     86c:	0031ec00 	eorseq	lr, r1, r0, lsl #24
     870:	00000808 	andeq	r0, r0, r8, lsl #16
     874:	a99c0100 	ldmibge	ip, {r8}
     878:	09000003 	stmdbeq	r0, {r0, r1}
     87c:	0000027d 	andeq	r0, r0, sp, ror r2
     880:	a902af01 	stmdbge	r2, {r0, r8, r9, sl, fp, sp, pc}
     884:	ba000003 	blt	898 <__RW_SIZE__+0x318>
     888:	06000001 	streq	r0, [r0], -r1
     88c:	00000337 	andeq	r0, r0, r7, lsr r3
     890:	2c02b101 	stfcsd	f3, [r2], {1}
     894:	db000000 	blle	89c <__RW_SIZE__+0x31c>
     898:	00000001 	andeq	r0, r0, r1
     89c:	002c040a 	eoreq	r0, ip, sl, lsl #8
     8a0:	c0050000 	andgt	r0, r5, r0
     8a4:	01000003 	tsteq	r0, r3
     8a8:	005002bf 	ldrheq	r0, [r0], #-47	; 0xffffffd1
     8ac:	31f40000 	mvnscc	r0, r0
     8b0:	00080800 	andeq	r0, r8, r0, lsl #16
     8b4:	9c010000 	stcls	0, cr0, [r1], {-0}
     8b8:	000003ea 	andeq	r0, r0, sl, ror #7
     8bc:	00027d09 	andeq	r7, r2, r9, lsl #26
     8c0:	02bf0100 	adcseq	r0, pc, #0, 2
     8c4:	000003ea 	andeq	r0, r0, sl, ror #7
     8c8:	000001fa 	strdeq	r0, [r0], -sl
     8cc:	00033706 	andeq	r3, r3, r6, lsl #14
     8d0:	02c10100 	sbceq	r0, r1, #0, 2
     8d4:	00000050 	andeq	r0, r0, r0, asr r0
     8d8:	0000021b 	andeq	r0, r0, fp, lsl r2
     8dc:	50040a00 	andpl	r0, r4, r0, lsl #20
     8e0:	05000000 	streq	r0, [r0, #-0]
     8e4:	00000296 	muleq	r0, r6, r2
     8e8:	7402cf01 	strvc	ip, [r2], #-3841	; 0xfffff0ff
     8ec:	fc000000 	stc2	0, cr0, [r0], {-0}
     8f0:	06080031 			; <UNDEFINED> instruction: 0x06080031
     8f4:	01000000 	mrseq	r0, (UNDEF: 0)
     8f8:	00042b9c 	muleq	r4, ip, fp
     8fc:	027d0900 	rsbseq	r0, sp, #0, 18
     900:	cf010000 	svcgt	0x00010000
     904:	00042b02 	andeq	r2, r4, r2, lsl #22
     908:	00023a00 	andeq	r3, r2, r0, lsl #20
     90c:	03370600 	teqeq	r7, #0, 12
     910:	d1010000 	mrsle	r0, (UNDEF: 1)
     914:	00007402 	andeq	r7, r0, r2, lsl #8
     918:	00025b00 	andeq	r5, r2, r0, lsl #22
     91c:	040a0000 	streq	r0, [sl], #-0
     920:	00000074 	andeq	r0, r0, r4, ror r0
     924:	0003a705 	andeq	sl, r3, r5, lsl #14
     928:	02e00100 	rsceq	r0, r0, #0, 2
     92c:	00000074 	andeq	r0, r0, r4, ror r0
     930:	08003204 	stmdaeq	r0, {r2, r9, ip, sp}
     934:	00000008 	andeq	r0, r0, r8
     938:	047a9c01 	ldrbteq	r9, [sl], #-3073	; 0xfffff3ff
     93c:	90090000 	andls	r0, r9, r0
     940:	01000002 	tsteq	r0, r2
     944:	002c02e0 	eoreq	r0, ip, r0, ror #5
     948:	027a0000 	rsbseq	r0, sl, #0
     94c:	7d080000 	stcvc	0, cr0, [r8, #-0]
     950:	01000002 	tsteq	r0, r2
     954:	03a902e0 			; <UNDEFINED> instruction: 0x03a902e0
     958:	51010000 	mrspl	r0, (UNDEF: 1)
     95c:	00033706 	andeq	r3, r3, r6, lsl #14
     960:	02e20100 	rsceq	r0, r2, #0, 2
     964:	00000074 	andeq	r0, r0, r4, ror r0
     968:	0000029b 	muleq	r0, fp, r2
     96c:	02740500 	rsbseq	r0, r4, #0, 10
     970:	f1010000 	setend	le
     974:	00007402 	andeq	r7, r0, r2, lsl #8
     978:	00320c00 	eorseq	r0, r2, r0, lsl #24
     97c:	00000808 	andeq	r0, r0, r8, lsl #16
     980:	c39c0100 	orrsgt	r0, ip, #0, 2
     984:	09000004 	stmdbeq	r0, {r2}
     988:	00000290 	muleq	r0, r0, r2
     98c:	5002f101 	andpl	pc, r2, r1, lsl #2
     990:	ba000000 	blt	998 <__RW_SIZE__+0x418>
     994:	08000002 	stmdaeq	r0, {r1}
     998:	0000027d 	andeq	r0, r0, sp, ror r2
     99c:	ea02f101 	b	bcda8 <__RW_SIZE__+0xbc828>
     9a0:	01000003 	tsteq	r0, r3
     9a4:	03370651 	teqeq	r7, #84934656	; 0x5100000
     9a8:	f3010000 	vhadd.u8	d0, d1, d0
     9ac:	00007402 	andeq	r7, r0, r2, lsl #8
     9b0:	0002db00 	andeq	sp, r2, r0, lsl #22
     9b4:	950b0000 	strls	r0, [fp, #-0]
     9b8:	01000003 	tsteq	r0, r3
     9bc:	00740302 	rsbseq	r0, r4, r2, lsl #6
     9c0:	32140000 	andscc	r0, r4, #0
     9c4:	00060800 	andeq	r0, r6, r0, lsl #16
     9c8:	9c010000 	stcls	0, cr0, [r1], {-0}
     9cc:	00029009 	andeq	r9, r2, r9
     9d0:	03020100 	movweq	r0, #8448	; 0x2100
     9d4:	00000074 	andeq	r0, r0, r4, ror r0
     9d8:	000002fa 	strdeq	r0, [r0], -sl
     9dc:	00027d08 	andeq	r7, r2, r8, lsl #26
     9e0:	03020100 	movweq	r0, #8448	; 0x2100
     9e4:	0000042b 	andeq	r0, r0, fp, lsr #8
     9e8:	37065101 	strcc	r5, [r6, -r1, lsl #2]
     9ec:	01000003 	tsteq	r0, r3
     9f0:	00740304 	rsbseq	r0, r4, r4, lsl #6
     9f4:	031b0000 	tsteq	fp, #0
     9f8:	00000000 	andeq	r0, r0, r0
     9fc:	000002de 	ldrdeq	r0, [r0], -lr
     a00:	02400004 	subeq	r0, r0, #4
     a04:	01040000 	mrseq	r0, (UNDEF: 4)
     a08:	0000013a 	andeq	r0, r0, sl, lsr r1
     a0c:	00040401 	andeq	r0, r4, r1, lsl #8
     a10:	00002800 	andeq	r2, r0, r0, lsl #16
     a14:	00321c00 	eorseq	r1, r2, r0, lsl #24
     a18:	0000b208 	andeq	fp, r0, r8, lsl #4
     a1c:	00023f00 	andeq	r3, r2, r0, lsl #30
     a20:	06010200 	streq	r0, [r1], -r0, lsl #4
     a24:	0000007b 	andeq	r0, r0, fp, ror r0
     a28:	79080102 	stmdbvc	r8, {r1, r8}
     a2c:	02000000 	andeq	r0, r0, #0
     a30:	00c20502 	sbceq	r0, r2, r2, lsl #10
     a34:	02020000 	andeq	r0, r2, #0
     a38:	00009307 	andeq	r9, r0, r7, lsl #6
     a3c:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
     a40:	000001de 	ldrdeq	r0, [r0], -lr
     a44:	00021b03 	andeq	r1, r2, r3, lsl #22
     a48:	53500300 	cmppl	r0, #0, 6
     a4c:	02000000 	andeq	r0, r0, #0
     a50:	01020704 	tsteq	r2, r4, lsl #14
     a54:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
     a58:	0001d905 	andeq	sp, r1, r5, lsl #18
     a5c:	07080200 	streq	r0, [r8, -r0, lsl #4]
     a60:	000000fd 	strdeq	r0, [r0], -sp
     a64:	69050404 	stmdbvs	r5, {r2, sl}
     a68:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
     a6c:	01070704 	tsteq	r7, r4, lsl #14
     a70:	04020000 	streq	r0, [r2], #-0
     a74:	0001d007 	andeq	sp, r1, r7
     a78:	00480500 	subeq	r0, r8, r0, lsl #10
     a7c:	1c060000 	stcne	0, cr0, [r6], {-0}
     a80:	e703e902 	str	lr, [r3, -r2, lsl #18]
     a84:	07000000 	streq	r0, [r0, -r0]
     a88:	004c5243 	subeq	r5, ip, r3, asr #4
     a8c:	7d03eb02 	vstrvc	d14, [r3, #-8]
     a90:	00000000 	andeq	r0, r0, r0
     a94:	48524307 	ldmdami	r2, {r0, r1, r2, r8, r9, lr}^
     a98:	03ec0200 	mvneq	r0, #0, 4
     a9c:	0000007d 	andeq	r0, r0, sp, ror r0
     aa0:	44490704 	strbmi	r0, [r9], #-1796	; 0xfffff8fc
     aa4:	ed020052 	stc	0, cr0, [r2, #-328]	; 0xfffffeb8
     aa8:	00007d03 	andeq	r7, r0, r3, lsl #26
     aac:	4f070800 	svcmi	0x00070800
     ab0:	02005244 	andeq	r5, r0, #68, 4	; 0x40000004
     ab4:	007d03ee 	rsbseq	r0, sp, lr, ror #7
     ab8:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
     abc:	00000023 	andeq	r0, r0, r3, lsr #32
     ac0:	7d03ef02 	stcvc	15, cr14, [r3, #-8]
     ac4:	10000000 	andne	r0, r0, r0
     ac8:	52524207 	subspl	r4, r2, #1879048192	; 0x70000000
     acc:	03f00200 	mvnseq	r0, #0, 4
     ad0:	0000007d 	andeq	r0, r0, sp, ror r0
     ad4:	022a0814 	eoreq	r0, sl, #20, 16	; 0x140000
     ad8:	f1020000 	cps	#0
     adc:	00007d03 	andeq	r7, r0, r3, lsl #26
     ae0:	09001800 	stmdbeq	r0, {fp, ip}
     ae4:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ae8:	8203f202 	andhi	pc, r3, #536870912	; 0x20000000
     aec:	06000000 	streq	r0, [r0], -r0
     af0:	04340228 	ldrteq	r0, [r4], #-552	; 0xfffffdd8
     af4:	0000017e 	andeq	r0, r0, lr, ror r1
     af8:	00524307 	subseq	r4, r2, r7, lsl #6
     afc:	7d043602 	stcvc	6, cr3, [r4, #-8]
     b00:	00000000 	andeq	r0, r0, r0
     b04:	00000508 	andeq	r0, r0, r8, lsl #10
     b08:	04370200 	ldrteq	r0, [r7], #-512	; 0xfffffe00
     b0c:	0000007d 	andeq	r0, r0, sp, ror r0
     b10:	49430704 	stmdbmi	r3, {r2, r8, r9, sl}^
     b14:	38020052 	stmdacc	r2, {r1, r4, r6}
     b18:	00007d04 	andeq	r7, r0, r4, lsl #26
     b1c:	e7080800 	str	r0, [r8, -r0, lsl #16]
     b20:	02000000 	andeq	r0, r0, #0
     b24:	007d0439 	rsbseq	r0, sp, r9, lsr r4
     b28:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
     b2c:	00000070 	andeq	r0, r0, r0, ror r0
     b30:	7d043a02 	vstrvc	s6, [r4, #-8]
     b34:	10000000 	andne	r0, r0, r0
     b38:	00008c08 	andeq	r8, r0, r8, lsl #24
     b3c:	043b0200 	ldrteq	r0, [fp], #-512	; 0xfffffe00
     b40:	0000007d 	andeq	r0, r0, sp, ror r0
     b44:	00ba0814 	adcseq	r0, sl, r4, lsl r8
     b48:	3c020000 	stccc	0, cr0, [r2], {-0}
     b4c:	00007d04 	andeq	r7, r0, r4, lsl #26
     b50:	cc081800 	stcgt	8, cr1, [r8], {-0}
     b54:	02000000 	andeq	r0, r0, #0
     b58:	007d043d 	rsbseq	r0, sp, sp, lsr r4
     b5c:	081c0000 	ldmdaeq	ip, {}	; <UNPREDICTABLE>
     b60:	00000000 	andeq	r0, r0, r0
     b64:	7d043e02 	stcvc	14, cr3, [r4, #-8]
     b68:	20000000 	andcs	r0, r0, r0
     b6c:	52534307 	subspl	r4, r3, #469762048	; 0x1c000000
     b70:	043f0200 	ldrteq	r0, [pc], #-512	; b78 <__RW_SIZE__+0x5f8>
     b74:	0000007d 	andeq	r0, r0, sp, ror r0
     b78:	03090024 	movweq	r0, #36900	; 0x9024
     b7c:	02000002 	andeq	r0, r0, #2
     b80:	00f3044a 	rscseq	r0, r3, sl, asr #8
     b84:	01020000 	mrseq	r0, (UNDEF: 2)
     b88:	00008208 	andeq	r8, r0, r8, lsl #4
     b8c:	04180a00 	ldreq	r0, [r8], #-2560	; 0xfffff600
     b90:	0b010000 	bleq	40b98 <__RW_SIZE__+0x40618>
     b94:	00000068 	andeq	r0, r0, r8, rrx
     b98:	040a0b01 	streq	r0, [sl], #-2817	; 0xfffff4ff
     b9c:	03010000 	movweq	r0, #4096	; 0x1000
     ba0:	0800321c 	stmdaeq	r0, {r2, r3, r4, r9, ip, sp}
     ba4:	00000026 	andeq	r0, r0, r6, lsr #32
     ba8:	df0c9c01 	svcle	0x000c9c01
     bac:	01000003 	tsteq	r0, r3
     bb0:	00006810 	andeq	r6, r0, r0, lsl r8
     bb4:	01d10100 	bicseq	r0, r1, r0, lsl #2
     bb8:	690d0000 	stmdbvs	sp, {}	; <UNPREDICTABLE>
     bbc:	6f120100 	svcvs	0x00120100
     bc0:	0d000000 	stceq	0, cr0, [r0, #-0]
     bc4:	1201006b 	andne	r0, r1, #107	; 0x6b
     bc8:	0000006f 	andeq	r0, r0, pc, rrx
     bcc:	01ae0e00 			; <UNDEFINED> instruction: 0x01ae0e00
     bd0:	32440000 	subcc	r0, r4, #0
     bd4:	002a0800 	eoreq	r0, sl, r0, lsl #16
     bd8:	9c010000 	stcls	0, cr0, [r1], {-0}
     bdc:	0000020f 	andeq	r0, r0, pc, lsl #4
     be0:	0001be0f 	andeq	fp, r1, pc, lsl #28
     be4:	01c71000 	biceq	r1, r7, r0
     be8:	50010000 	andpl	r0, r1, r0
     bec:	00019111 	andeq	r9, r1, r1, lsl r1
     bf0:	00324400 	eorseq	r4, r2, r0, lsl #8
     bf4:	00001608 	andeq	r1, r0, r8, lsl #12
     bf8:	11160100 	tstne	r6, r0, lsl #2
     bfc:	00000191 	muleq	r0, r1, r1
     c00:	0800325a 	stmdaeq	r0, {r1, r3, r4, r6, r9, ip, sp}
     c04:	0000000a 	andeq	r0, r0, sl
     c08:	12001a01 	andne	r1, r0, #4096	; 0x1000
     c0c:	000003c9 	andeq	r0, r0, r9, asr #7
     c10:	32702601 	rsbscc	r2, r0, #1048576	; 0x100000
     c14:	002e0800 	eoreq	r0, lr, r0, lsl #16
     c18:	9c010000 	stcls	0, cr0, [r1], {-0}
     c1c:	00000269 	andeq	r0, r0, r9, ror #4
     c20:	0001ae13 	andeq	sl, r1, r3, lsl lr
     c24:	00327000 	eorseq	r7, r2, r0
     c28:	00002808 	andeq	r2, r0, r8, lsl #16
     c2c:	14280100 	strtne	r0, [r8], #-256	; 0xffffff00
     c30:	08003270 	stmdaeq	r0, {r4, r5, r6, r9, ip, sp}
     c34:	00000028 	andeq	r0, r0, r8, lsr #32
     c38:	0001be0f 	andeq	fp, r1, pc, lsl #28
     c3c:	01c71000 	biceq	r1, r7, r0
     c40:	51010000 	mrspl	r0, (UNDEF: 1)
     c44:	00019111 	andeq	r9, r1, r1, lsl r1
     c48:	00327000 	eorseq	r7, r2, r0
     c4c:	00001608 	andeq	r1, r0, r8, lsl #12
     c50:	11160100 	tstne	r6, r0, lsl #2
     c54:	00000191 	muleq	r0, r1, r1
     c58:	08003286 	stmdaeq	r0, {r1, r2, r7, r9, ip, sp}
     c5c:	0000000a 	andeq	r0, r0, sl
     c60:	00001a01 	andeq	r1, r0, r1, lsl #20
     c64:	03ef1500 	mvneq	r1, #0, 10
     c68:	2b010000 	blcs	40c70 <__RW_SIZE__+0x406f0>
     c6c:	00000068 	andeq	r0, r0, r8, rrx
     c70:	080032a0 	stmdaeq	r0, {r5, r7, r9, ip, sp}
     c74:	0000002e 	andeq	r0, r0, lr, lsr #32
     c78:	02d09c01 	sbcseq	r9, r0, #256	; 0x100
     c7c:	6b0d0000 	blvs	340c84 <__RW_SIZE__+0x340704>
     c80:	682d0100 	stmdavs	sp!, {r8}
     c84:	13000000 	movwne	r0, #0
     c88:	000001ae 	andeq	r0, r0, lr, lsr #3
     c8c:	080032a0 	stmdaeq	r0, {r5, r7, r9, ip, sp}
     c90:	00000028 	andeq	r0, r0, r8, lsr #32
     c94:	a0142f01 	andsge	r2, r4, r1, lsl #30
     c98:	28080032 	stmdacs	r8, {r1, r4, r5}
     c9c:	0f000000 	svceq	0x00000000
     ca0:	000001be 			; <UNDEFINED> instruction: 0x000001be
     ca4:	0001c710 	andeq	ip, r1, r0, lsl r7
     ca8:	11500100 	cmpne	r0, r0, lsl #2
     cac:	00000191 	muleq	r0, r1, r1
     cb0:	080032a0 	stmdaeq	r0, {r5, r7, r9, ip, sp}
     cb4:	00000016 	andeq	r0, r0, r6, lsl r0
     cb8:	91111601 	tstls	r1, r1, lsl #12
     cbc:	b6000001 	strlt	r0, [r0], -r1
     cc0:	0a080032 	beq	200d90 <__RW_SIZE__+0x200810>
     cc4:	01000000 	mrseq	r0, (UNDEF: 0)
     cc8:	0000001a 	andeq	r0, r0, sl, lsl r0
     ccc:	00012d16 	andeq	r2, r1, r6, lsl sp
     cd0:	06ce0400 	strbeq	r0, [lr], r0, lsl #8
     cd4:	000002dc 	ldrdeq	r0, [r0], -ip
     cd8:	00006805 	andeq	r6, r0, r5, lsl #16
     cdc:	01f70000 	mvnseq	r0, r0
     ce0:	00040000 	andeq	r0, r4, r0
     ce4:	00000391 	muleq	r0, r1, r3
     ce8:	013a0104 	teqeq	sl, r4, lsl #2
     cec:	40010000 	andmi	r0, r1, r0
     cf0:	28000004 	stmdacs	r0, {r2}
     cf4:	d0000000 	andle	r0, r0, r0
     cf8:	72080032 	andvc	r0, r8, #50	; 0x32
     cfc:	fa000000 	blx	d04 <__RW_SIZE__+0x784>
     d00:	02000002 	andeq	r0, r0, #2
     d04:	007b0601 	rsbseq	r0, fp, r1, lsl #12
     d08:	01020000 	mrseq	r0, (UNDEF: 2)
     d0c:	00007908 	andeq	r7, r0, r8, lsl #18
     d10:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
     d14:	000000c2 	andeq	r0, r0, r2, asr #1
     d18:	93070202 	movwls	r0, #29186	; 0x7202
     d1c:	02000000 	andeq	r0, r0, #0
     d20:	01de0504 	bicseq	r0, lr, r4, lsl #10
     d24:	1b030000 	blne	c0d2c <__RW_SIZE__+0xc07ac>
     d28:	03000002 	movweq	r0, #2
     d2c:	00005350 	andeq	r5, r0, r0, asr r3
     d30:	07040200 	streq	r0, [r4, -r0, lsl #4]
     d34:	00000102 	andeq	r0, r0, r2, lsl #2
     d38:	d9050802 	stmdble	r5, {r1, fp}
     d3c:	02000001 	andeq	r0, r0, #1
     d40:	00fd0708 	rscseq	r0, sp, r8, lsl #14
     d44:	04040000 	streq	r0, [r4], #-0
     d48:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
     d4c:	07040200 	streq	r0, [r4, -r0, lsl #4]
     d50:	00000107 	andeq	r0, r0, r7, lsl #2
     d54:	d0070402 	andle	r0, r7, r2, lsl #8
     d58:	05000001 	streq	r0, [r0, #-1]
     d5c:	00000048 	andeq	r0, r0, r8, asr #32
     d60:	e9021c06 	stmdb	r2, {r1, r2, sl, fp, ip}
     d64:	0000e703 	andeq	lr, r0, r3, lsl #14
     d68:	52430700 	subpl	r0, r3, #0, 14
     d6c:	eb02004c 	bl	80ea4 <__RW_SIZE__+0x80924>
     d70:	00007d03 	andeq	r7, r0, r3, lsl #26
     d74:	43070000 	movwmi	r0, #28672	; 0x7000
     d78:	02004852 	andeq	r4, r0, #5373952	; 0x520000
     d7c:	007d03ec 	rsbseq	r0, sp, ip, ror #7
     d80:	07040000 	streq	r0, [r4, -r0]
     d84:	00524449 	subseq	r4, r2, r9, asr #8
     d88:	7d03ed02 	stcvc	13, cr14, [r3, #-8]
     d8c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     d90:	52444f07 	subpl	r4, r4, #7, 30
     d94:	03ee0200 	mvneq	r0, #0, 4
     d98:	0000007d 	andeq	r0, r0, sp, ror r0
     d9c:	0023080c 	eoreq	r0, r3, ip, lsl #16
     da0:	ef020000 	svc	0x00020000
     da4:	00007d03 	andeq	r7, r0, r3, lsl #26
     da8:	42071000 	andmi	r1, r7, #0
     dac:	02005252 	andeq	r5, r0, #536870917	; 0x20000005
     db0:	007d03f0 	ldrshteq	r0, [sp], #-48	; 0xffffffd0
     db4:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
     db8:	0000022a 	andeq	r0, r0, sl, lsr #4
     dbc:	7d03f102 	stfvcd	f7, [r3, #-8]
     dc0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     dc4:	00f00900 	rscseq	r0, r0, r0, lsl #18
     dc8:	f2020000 	vhadd.s8	d0, d2, d0
     dcc:	00008203 	andeq	r8, r0, r3, lsl #4
     dd0:	02280600 	eoreq	r0, r8, #0, 12
     dd4:	017e0434 	cmneq	lr, r4, lsr r4
     dd8:	43070000 	movwmi	r0, #28672	; 0x7000
     ddc:	36020052 			; <UNDEFINED> instruction: 0x36020052
     de0:	00007d04 	andeq	r7, r0, r4, lsl #26
     de4:	05080000 	streq	r0, [r8, #-0]
     de8:	02000000 	andeq	r0, r0, #0
     dec:	007d0437 	rsbseq	r0, sp, r7, lsr r4
     df0:	07040000 	streq	r0, [r4, -r0]
     df4:	00524943 	subseq	r4, r2, r3, asr #18
     df8:	7d043802 	stcvc	8, cr3, [r4, #-8]
     dfc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     e00:	0000e708 	andeq	lr, r0, r8, lsl #14
     e04:	04390200 	ldrteq	r0, [r9], #-512	; 0xfffffe00
     e08:	0000007d 	andeq	r0, r0, sp, ror r0
     e0c:	0070080c 	rsbseq	r0, r0, ip, lsl #16
     e10:	3a020000 	bcc	80e18 <__RW_SIZE__+0x80898>
     e14:	00007d04 	andeq	r7, r0, r4, lsl #26
     e18:	8c081000 	stchi	0, cr1, [r8], {-0}
     e1c:	02000000 	andeq	r0, r0, #0
     e20:	007d043b 	rsbseq	r0, sp, fp, lsr r4
     e24:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
     e28:	000000ba 	strheq	r0, [r0], -sl
     e2c:	7d043c02 	stcvc	12, cr3, [r4, #-8]
     e30:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     e34:	0000cc08 	andeq	ip, r0, r8, lsl #24
     e38:	043d0200 	ldrteq	r0, [sp], #-512	; 0xfffffe00
     e3c:	0000007d 	andeq	r0, r0, sp, ror r0
     e40:	0000081c 	andeq	r0, r0, ip, lsl r8
     e44:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
     e48:	00007d04 	andeq	r7, r0, r4, lsl #26
     e4c:	43072000 	movwmi	r2, #28672	; 0x7000
     e50:	02005253 	andeq	r5, r0, #805306373	; 0x30000005
     e54:	007d043f 	rsbseq	r0, sp, pc, lsr r4
     e58:	00240000 	eoreq	r0, r4, r0
     e5c:	00020309 	andeq	r0, r2, r9, lsl #6
     e60:	044a0200 	strbeq	r0, [sl], #-512	; 0xfffffe00
     e64:	000000f3 	strdeq	r0, [r0], -r3
     e68:	82080102 	andhi	r0, r8, #-2147483648	; 0x80000000
     e6c:	0a000000 	beq	e74 <__RW_SIZE__+0x8f4>
     e70:	00000451 	andeq	r0, r0, r1, asr r4
     e74:	32d00301 	sbcscc	r0, r0, #67108864	; 0x4000000
     e78:	002e0800 	eoreq	r0, lr, r0, lsl #16
     e7c:	9c010000 	stcls	0, cr0, [r1], {-0}
     e80:	0004340b 	andeq	r3, r4, fp, lsl #8
     e84:	000a0100 	andeq	r0, sl, r0, lsl #2
     e88:	1c080033 	stcne	0, cr0, [r8], {51}	; 0x33
     e8c:	01000000 	mrseq	r0, (UNDEF: 0)
     e90:	0001c79c 	muleq	r1, ip, r7
     e94:	756e0c00 	strbvc	r0, [lr, #-3072]!	; 0xfffff400
     e98:	0a01006d 	beq	41054 <__RW_SIZE__+0x40ad4>
     e9c:	0000006f 	andeq	r0, r0, pc, rrx
     ea0:	0000033a 	andeq	r0, r0, sl, lsr r3
     ea4:	04460a00 	strbeq	r0, [r6], #-2560	; 0xfffff600
     ea8:	0f010000 	svceq	0x00010000
     eac:	0800331c 	stmdaeq	r0, {r2, r3, r4, r8, r9, ip, sp}
     eb0:	00000012 	andeq	r0, r0, r2, lsl r0
     eb4:	280a9c01 	stmdacs	sl, {r0, sl, fp, ip, pc}
     eb8:	01000004 	tsteq	r0, r4
     ebc:	00333014 	eorseq	r3, r3, r4, lsl r0
     ec0:	00001208 	andeq	r1, r0, r8, lsl #4
     ec4:	0d9c0100 	ldfeqs	f0, [ip]
     ec8:	0000012d 	andeq	r0, r0, sp, lsr #2
     ecc:	f506ce04 			; <UNDEFINED> instruction: 0xf506ce04
     ed0:	05000001 	streq	r0, [r0, #-1]
     ed4:	00000068 	andeq	r0, r0, r8, rrx
     ed8:	0001d600 	andeq	sp, r1, r0, lsl #12
     edc:	59000400 	stmdbpl	r0, {sl}
     ee0:	04000004 	streq	r0, [r0], #-4
     ee4:	00013a01 	andeq	r3, r1, r1, lsl #20
     ee8:	04950100 	ldreq	r0, [r5], #256	; 0x100
     eec:	00280000 	eoreq	r0, r8, r0
     ef0:	33440000 	movtcc	r0, #16384	; 0x4000
     ef4:	004a0800 	subeq	r0, sl, r0, lsl #16
     ef8:	03990000 	orrseq	r0, r9, #0
     efc:	01020000 	mrseq	r0, (UNDEF: 2)
     f00:	00007b06 	andeq	r7, r0, r6, lsl #22
     f04:	08010200 	stmdaeq	r1, {r9}
     f08:	00000079 	andeq	r0, r0, r9, ror r0
     f0c:	c2050202 	andgt	r0, r5, #536870912	; 0x20000000
     f10:	02000000 	andeq	r0, r0, #0
     f14:	00930702 	addseq	r0, r3, r2, lsl #14
     f18:	04020000 	streq	r0, [r2], #-0
     f1c:	0001de05 	andeq	sp, r1, r5, lsl #28
     f20:	07040200 	streq	r0, [r4, -r0, lsl #4]
     f24:	00000102 	andeq	r0, r0, r2, lsl #2
     f28:	d9050802 	stmdble	r5, {r1, fp}
     f2c:	02000001 	andeq	r0, r0, #1
     f30:	00fd0708 	rscseq	r0, sp, r8, lsl #14
     f34:	04030000 	streq	r0, [r3], #-0
     f38:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
     f3c:	07040200 	streq	r0, [r4, -r0, lsl #4]
     f40:	00000107 	andeq	r0, r0, r7, lsl #2
     f44:	d0070402 	andle	r0, r7, r2, lsl #8
     f48:	02000001 	andeq	r0, r0, #1
     f4c:	00820801 	addeq	r0, r2, r1, lsl #16
     f50:	a6040000 	strge	r0, [r4], -r0
     f54:	01000004 	tsteq	r0, r4
     f58:	90050103 	andls	r0, r5, r3, lsl #2
     f5c:	01000004 	tsteq	r0, r4
     f60:	0033440b 	eorseq	r4, r3, fp, lsl #8
     f64:	00004a08 	andeq	r4, r0, r8, lsl #20
     f68:	4f9c0100 	svcmi	0x009c0100
     f6c:	06000001 	streq	r0, [r0], -r1
     f70:	00000079 	andeq	r0, r0, r9, ror r0
     f74:	08003348 	stmdaeq	r0, {r3, r6, r8, r9, ip, sp}
     f78:	00000014 	andeq	r0, r0, r4, lsl r0
     f7c:	00db0d01 	sbcseq	r0, fp, r1, lsl #26
     f80:	4c070000 	stcmi	0, cr0, [r7], {-0}
     f84:	60080033 	andvs	r0, r8, r3, lsr r0
     f88:	07000001 	streq	r0, [r0, -r1]
     f8c:	08003350 	stmdaeq	r0, {r4, r6, r8, r9, ip, sp}
     f90:	00000167 	andeq	r0, r0, r7, ror #2
     f94:	00335808 	eorseq	r5, r3, r8, lsl #16
     f98:	00016e08 	andeq	r6, r1, r8, lsl #28
     f9c:	0000d100 	andeq	sp, r0, r0, lsl #2
     fa0:	50010900 	andpl	r0, r1, r0, lsl #18
     fa4:	39e10804 	stmibcc	r1!, {r2, fp}^
     fa8:	5c070024 	stcpl	0, cr0, [r7], {36}	; 0x24
     fac:	7f080033 	svcvc	0x00080033
     fb0:	00000001 	andeq	r0, r0, r1
     fb4:	0033660a 	eorseq	r6, r3, sl, lsl #12
     fb8:	00002808 	andeq	r2, r0, r8, lsl #16
     fbc:	00013c00 	andeq	r3, r1, r0, lsl #24
     fc0:	78720b00 	ldmdavc	r2!, {r8, r9, fp}^
     fc4:	721c0100 	andsvc	r0, ip, #0, 2
     fc8:	69000000 	stmdbvs	r0, {}	; <UNPREDICTABLE>
     fcc:	0b000003 	bleq	fe0 <__RW_SIZE__+0xa60>
     fd0:	0079656b 	rsbseq	r6, r9, fp, ror #10
     fd4:	005d1d01 	subseq	r1, sp, r1, lsl #26
     fd8:	03870000 	orreq	r0, r7, #0
     fdc:	6a070000 	bvs	1c0fe4 <__RW_SIZE__+0x1c0a64>
     fe0:	86080033 			; <UNDEFINED> instruction: 0x86080033
     fe4:	07000001 	streq	r0, [r0, -r1]
     fe8:	08003370 	stmdaeq	r0, {r4, r5, r6, r8, r9, ip, sp}
     fec:	00000191 	muleq	r0, r1, r1
     ff0:	00337407 	eorseq	r7, r3, r7, lsl #8
     ff4:	0001a208 	andeq	sl, r1, r8, lsl #4
     ff8:	337c0700 	cmncc	ip, #0, 14
     ffc:	01ad0800 			; <UNDEFINED> instruction: 0x01ad0800
    1000:	80070000 	andhi	r0, r7, r0
    1004:	86080033 			; <UNDEFINED> instruction: 0x86080033
    1008:	07000001 	streq	r0, [r0, -r1]
    100c:	0800338a 	stmdaeq	r0, {r1, r3, r7, r8, r9, ip, sp}
    1010:	000001be 			; <UNDEFINED> instruction: 0x000001be
    1014:	33600700 	cmncc	r0, #0, 14
    1018:	01c50800 	biceq	r0, r5, r0, lsl #16
    101c:	64070000 	strvs	r0, [r7], #-0
    1020:	d2080033 	andle	r0, r8, #51	; 0x33
    1024:	00000001 	andeq	r0, r0, r1
    1028:	00012d0c 	andeq	r2, r1, ip, lsl #26
    102c:	06ce0300 	strbeq	r0, [lr], r0, lsl #6
    1030:	0000015b 	andeq	r0, r0, fp, asr r1
    1034:	00005d0d 	andeq	r5, r0, sp, lsl #26
    1038:	02690e00 	rsbeq	r0, r9, #0, 28
    103c:	1d020000 	stcne	0, cr0, [r2, #-0]
    1040:	0004510e 	andeq	r5, r4, lr, lsl #2
    1044:	0f160200 	svceq	0x00160200
    1048:	00000485 	andeq	r0, r0, r5, lsl #9
    104c:	017f0d02 	cmneq	pc, r2, lsl #26
    1050:	5d100000 	ldcpl	0, cr0, [r0, #-0]
    1054:	00000000 	andeq	r0, r0, r0
    1058:	00040a0e 	andeq	r0, r4, lr, lsl #20
    105c:	11210200 	teqne	r1, r0, lsl #4
    1060:	000003df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1064:	005d2202 	subseq	r2, sp, r2, lsl #4
    1068:	7a0f0000 	bvc	3c1070 <__RW_SIZE__+0x3c0af0>
    106c:	02000004 	andeq	r0, r0, #4
    1070:	0001a24f 	andeq	sl, r1, pc, asr #4
    1074:	005d1000 	subseq	r1, sp, r0
    1078:	11000000 	mrsne	r0, (UNDEF: 0)
    107c:	0000045a 	andeq	r0, r0, sl, asr r4
    1080:	00721202 	rsbseq	r1, r2, r2, lsl #4
    1084:	9c0f0000 	stcls	0, cr0, [pc], {-0}
    1088:	02000004 	andeq	r0, r0, #4
    108c:	0001be4b 	andeq	fp, r1, fp, asr #28
    1090:	00721000 	rsbseq	r1, r2, r0
    1094:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1098:	000003c9 	andeq	r0, r0, r9, asr #7
    109c:	6c122302 	ldcvs	3, cr2, [r2], {2}
    10a0:	02000004 	andeq	r0, r0, #4
    10a4:	0001d246 	andeq	sp, r1, r6, asr #4
    10a8:	0e001300 	cdpeq	3, 0, cr1, cr0, cr0, {0}
    10ac:	000001e7 	andeq	r0, r0, r7, ror #3
    10b0:	90004202 	andls	r4, r0, r2, lsl #4
    10b4:	04000008 	streq	r0, [r0], #-8
    10b8:	00056700 	andeq	r6, r5, r0, lsl #14
    10bc:	3a010400 	bcc	420c4 <__RW_SIZE__+0x41b44>
    10c0:	01000001 	tsteq	r0, r1
    10c4:	000004f4 	strdeq	r0, [r0], -r4
    10c8:	00000028 	andeq	r0, r0, r8, lsr #32
    10cc:	08003390 	stmdaeq	r0, {r4, r7, r8, r9, ip, sp}
    10d0:	00000670 	andeq	r0, r0, r0, ror r6
    10d4:	00000402 	andeq	r0, r0, r2, lsl #8
    10d8:	07070402 	streq	r0, [r7, -r2, lsl #8]
    10dc:	02000001 	andeq	r0, r0, #1
    10e0:	007b0601 	rsbseq	r0, fp, r1, lsl #12
    10e4:	01020000 	mrseq	r0, (UNDEF: 2)
    10e8:	00007908 	andeq	r7, r0, r8, lsl #18
    10ec:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    10f0:	000000c2 	andeq	r0, r0, r2, asr #1
    10f4:	00038c03 	andeq	r8, r3, r3, lsl #24
    10f8:	4c360200 	lfmmi	f0, 4, [r6], #-0
    10fc:	02000000 	andeq	r0, r0, #0
    1100:	00930702 	addseq	r0, r3, r2, lsl #14
    1104:	04020000 	streq	r0, [r2], #-0
    1108:	0001de05 	andeq	sp, r1, r5, lsl #28
    110c:	021b0300 	andseq	r0, fp, #0, 6
    1110:	50020000 	andpl	r0, r2, r0
    1114:	00000065 	andeq	r0, r0, r5, rrx
    1118:	02070402 	andeq	r0, r7, #33554432	; 0x2000000
    111c:	02000001 	andeq	r0, r0, #1
    1120:	01d90508 	bicseq	r0, r9, r8, lsl #10
    1124:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    1128:	0000fd07 	andeq	pc, r0, r7, lsl #26
    112c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
    1130:	00746e69 	rsbseq	r6, r4, r9, ror #28
    1134:	d0070402 	andle	r0, r7, r2, lsl #8
    1138:	05000001 	streq	r0, [r0, #-1]
    113c:	0000005a 	andeq	r0, r0, sl, asr r0
    1140:	00004105 	andeq	r4, r0, r5, lsl #2
    1144:	031c0600 	tsteq	ip, #0, 12
    1148:	00f703e9 	rscseq	r0, r7, r9, ror #7
    114c:	43070000 	movwmi	r0, #28672	; 0x7000
    1150:	03004c52 	movweq	r4, #3154	; 0xc52
    1154:	008803eb 	addeq	r0, r8, fp, ror #7
    1158:	07000000 	streq	r0, [r0, -r0]
    115c:	00485243 	subeq	r5, r8, r3, asr #4
    1160:	8803ec03 	stmdahi	r3, {r0, r1, sl, fp, sp, lr, pc}
    1164:	04000000 	streq	r0, [r0], #-0
    1168:	52444907 	subpl	r4, r4, #114688	; 0x1c000
    116c:	03ed0300 	mvneq	r0, #0, 6
    1170:	00000088 	andeq	r0, r0, r8, lsl #1
    1174:	444f0708 	strbmi	r0, [pc], #-1800	; 117c <__RW_SIZE__+0xbfc>
    1178:	ee030052 	mcr	0, 0, r0, cr3, cr2, {2}
    117c:	00008803 	andeq	r8, r0, r3, lsl #16
    1180:	23080c00 	movwcs	r0, #35840	; 0x8c00
    1184:	03000000 	movweq	r0, #0
    1188:	008803ef 	addeq	r0, r8, pc, ror #7
    118c:	07100000 	ldreq	r0, [r0, -r0]
    1190:	00525242 	subseq	r5, r2, r2, asr #4
    1194:	8803f003 	stmdahi	r3, {r0, r1, ip, sp, lr, pc}
    1198:	14000000 	strne	r0, [r0], #-0
    119c:	00022a08 	andeq	r2, r2, r8, lsl #20
    11a0:	03f10300 	mvnseq	r0, #0, 6
    11a4:	00000088 	andeq	r0, r0, r8, lsl #1
    11a8:	f0090018 			; <UNDEFINED> instruction: 0xf0090018
    11ac:	03000000 	movweq	r0, #0
    11b0:	009203f2 			; <UNDEFINED> instruction: 0x009203f2
    11b4:	28060000 	stmdacs	r6, {}	; <UNPREDICTABLE>
    11b8:	8e043403 	cdphi	4, 0, cr3, cr4, cr3, {0}
    11bc:	07000001 	streq	r0, [r0, -r1]
    11c0:	03005243 	movweq	r5, #579	; 0x243
    11c4:	00880436 	addeq	r0, r8, r6, lsr r4
    11c8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    11cc:	00000005 	andeq	r0, r0, r5
    11d0:	88043703 	stmdahi	r4, {r0, r1, r8, r9, sl, ip, sp}
    11d4:	04000000 	streq	r0, [r0], #-0
    11d8:	52494307 	subpl	r4, r9, #469762048	; 0x1c000000
    11dc:	04380300 	ldrteq	r0, [r8], #-768	; 0xfffffd00
    11e0:	00000088 	andeq	r0, r0, r8, lsl #1
    11e4:	00e70808 	rsceq	r0, r7, r8, lsl #16
    11e8:	39030000 	stmdbcc	r3, {}	; <UNPREDICTABLE>
    11ec:	00008804 	andeq	r8, r0, r4, lsl #16
    11f0:	70080c00 	andvc	r0, r8, r0, lsl #24
    11f4:	03000000 	movweq	r0, #0
    11f8:	0088043a 	addeq	r0, r8, sl, lsr r4
    11fc:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
    1200:	0000008c 	andeq	r0, r0, ip, lsl #1
    1204:	88043b03 	stmdahi	r4, {r0, r1, r8, r9, fp, ip, sp}
    1208:	14000000 	strne	r0, [r0], #-0
    120c:	0000ba08 	andeq	fp, r0, r8, lsl #20
    1210:	043c0300 	ldrteq	r0, [ip], #-768	; 0xfffffd00
    1214:	00000088 	andeq	r0, r0, r8, lsl #1
    1218:	00cc0818 	sbceq	r0, ip, r8, lsl r8
    121c:	3d030000 	stccc	0, cr0, [r3, #-0]
    1220:	00008804 	andeq	r8, r0, r4, lsl #16
    1224:	00081c00 	andeq	r1, r8, r0, lsl #24
    1228:	03000000 	movweq	r0, #0
    122c:	0088043e 	addeq	r0, r8, lr, lsr r4
    1230:	07200000 	streq	r0, [r0, -r0]!
    1234:	00525343 	subseq	r5, r2, r3, asr #6
    1238:	88043f03 	stmdahi	r4, {r0, r1, r8, r9, sl, fp, ip, sp}
    123c:	24000000 	strcs	r0, [r0], #-0
    1240:	02030900 	andeq	r0, r3, #0, 18
    1244:	4a030000 	bmi	c124c <__RW_SIZE__+0xc0ccc>
    1248:	00010304 	andeq	r0, r1, r4, lsl #6
    124c:	03500600 	cmpeq	r0, #0, 12
    1250:	03ab04a2 			; <UNDEFINED> instruction: 0x03ab04a2
    1254:	43070000 	movwmi	r0, #28672	; 0x7000
    1258:	03003152 	movweq	r3, #338	; 0x152
    125c:	008d04a4 	addeq	r0, sp, r4, lsr #9
    1260:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1264:	000004ea 	andeq	r0, r0, sl, ror #9
    1268:	4104a503 	tstmi	r4, r3, lsl #10
    126c:	02000000 	andeq	r0, r0, #0
    1270:	32524307 	subscc	r4, r2, #469762048	; 0x1c000000
    1274:	04a60300 	strteq	r0, [r6], #768	; 0x300
    1278:	0000008d 	andeq	r0, r0, sp, lsl #1
    127c:	05eb0804 	strbeq	r0, [fp, #2052]!	; 0x804
    1280:	a7030000 	strge	r0, [r3, -r0]
    1284:	00004104 	andeq	r4, r0, r4, lsl #2
    1288:	d1080600 	tstle	r8, r0, lsl #12
    128c:	03000004 	movweq	r0, #4
    1290:	008d04a8 	addeq	r0, sp, r8, lsr #9
    1294:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
    1298:	000005f5 	strdeq	r0, [r0], -r5
    129c:	4104a903 	tstmi	r4, r3, lsl #18
    12a0:	0a000000 	beq	12a8 <__RW_SIZE__+0xd28>
    12a4:	0005b508 	andeq	fp, r5, r8, lsl #10
    12a8:	04aa0300 	strteq	r0, [sl], #768	; 0x300
    12ac:	0000008d 	andeq	r0, r0, sp, lsl #1
    12b0:	05ff080c 	ldrbeq	r0, [pc, #2060]!	; 1ac4 <__RW_SIZE__+0x1544>
    12b4:	ab030000 	blge	c12bc <__RW_SIZE__+0xc0d3c>
    12b8:	00004104 	andeq	r4, r0, r4, lsl #2
    12bc:	53070e00 	movwpl	r0, #32256	; 0x7e00
    12c0:	ac030052 	stcge	0, cr0, [r3], {82}	; 0x52
    12c4:	00008d04 	andeq	r8, r0, r4, lsl #26
    12c8:	09081000 	stmdbeq	r8, {ip}
    12cc:	03000006 	movweq	r0, #6
    12d0:	004104ad 	subeq	r0, r1, sp, lsr #9
    12d4:	07120000 	ldreq	r0, [r2, -r0]
    12d8:	00524745 	subseq	r4, r2, r5, asr #14
    12dc:	8d04ae03 	stchi	14, cr10, [r4, #-12]
    12e0:	14000000 	strne	r0, [r0], #-0
    12e4:	00061308 	andeq	r1, r6, r8, lsl #6
    12e8:	04af0300 	strteq	r0, [pc], #768	; 12f0 <__RW_SIZE__+0xd70>
    12ec:	00000041 	andeq	r0, r0, r1, asr #32
    12f0:	04c50816 	strbeq	r0, [r5], #2070	; 0x816
    12f4:	b0030000 	andlt	r0, r3, r0
    12f8:	00008d04 	andeq	r8, r0, r4, lsl #26
    12fc:	1d081800 	stcne	8, cr1, [r8, #-0]
    1300:	03000006 	movweq	r0, #6
    1304:	004104b1 	strheq	r0, [r1], #-65	; 0xffffffbf
    1308:	081a0000 	ldmdaeq	sl, {}	; <UNPREDICTABLE>
    130c:	000004cb 	andeq	r0, r0, fp, asr #9
    1310:	8d04b203 	sfmhi	f3, 1, [r4, #-12]
    1314:	1c000000 	stcne	0, cr0, [r0], {-0}
    1318:	00062708 	andeq	r2, r6, r8, lsl #14
    131c:	04b30300 	ldrteq	r0, [r3], #768	; 0x300
    1320:	00000041 	andeq	r0, r0, r1, asr #32
    1324:	04af081e 	strteq	r0, [pc], #2078	; 132c <__RW_SIZE__+0xdac>
    1328:	b4030000 	strlt	r0, [r3], #-0
    132c:	00008d04 	andeq	r8, r0, r4, lsl #26
    1330:	07082000 	streq	r2, [r8, -r0]
    1334:	03000005 	movweq	r0, #5
    1338:	004104b5 	strheq	r0, [r1], #-69	; 0xffffffbb
    133c:	07220000 	streq	r0, [r2, -r0]!
    1340:	00544e43 	subseq	r4, r4, r3, asr #28
    1344:	8d04b603 	stchi	6, cr11, [r4, #-12]
    1348:	24000000 	strcs	r0, [r0], #-0
    134c:	00063108 	andeq	r3, r6, r8, lsl #2
    1350:	04b70300 	ldrteq	r0, [r7], #768	; 0x300
    1354:	00000041 	andeq	r0, r0, r1, asr #32
    1358:	53500726 	cmppl	r0, #9961472	; 0x980000
    135c:	b8030043 	stmdalt	r3, {r0, r1, r6}
    1360:	00008d04 	andeq	r8, r0, r4, lsl #26
    1364:	2f082800 	svccs	0x00082800
    1368:	03000005 	movweq	r0, #5
    136c:	004104b9 	strheq	r0, [r1], #-73	; 0xffffffb7
    1370:	072a0000 	streq	r0, [sl, -r0]!
    1374:	00525241 	subseq	r5, r2, r1, asr #4
    1378:	8d04ba03 	vstrhi	s22, [r4, #-12]
    137c:	2c000000 	stccs	0, cr0, [r0], {-0}
    1380:	00057608 	andeq	r7, r5, r8, lsl #12
    1384:	04bb0300 	ldrteq	r0, [fp], #768	; 0x300
    1388:	00000041 	andeq	r0, r0, r1, asr #32
    138c:	4352072e 	cmpmi	r2, #12058624	; 0xb80000
    1390:	bc030052 	stclt	0, cr0, [r3], {82}	; 0x52
    1394:	00008d04 	andeq	r8, r0, r4, lsl #26
    1398:	81083000 	mrshi	r3, (UNDEF: 8)
    139c:	03000005 	movweq	r0, #5
    13a0:	004104bd 	strheq	r0, [r1], #-77	; 0xffffffb3
    13a4:	08320000 	ldmdaeq	r2!, {}	; <UNPREDICTABLE>
    13a8:	00000516 	andeq	r0, r0, r6, lsl r5
    13ac:	8d04be03 	stchi	14, cr11, [r4, #-12]
    13b0:	34000000 	strcc	r0, [r0], #-0
    13b4:	00054508 	andeq	r4, r5, r8, lsl #10
    13b8:	04bf0300 	ldrteq	r0, [pc], #768	; 13c0 <__RW_SIZE__+0xe40>
    13bc:	00000041 	andeq	r0, r0, r1, asr #32
    13c0:	051b0836 	ldreq	r0, [fp, #-2102]	; 0xfffff7ca
    13c4:	c0030000 	andgt	r0, r3, r0
    13c8:	00008d04 	andeq	r8, r0, r4, lsl #26
    13cc:	8c083800 	stchi	8, cr3, [r8], {-0}
    13d0:	03000005 	movweq	r0, #5
    13d4:	004104c1 	subeq	r0, r1, r1, asr #9
    13d8:	083a0000 	ldmdaeq	sl!, {}	; <UNPREDICTABLE>
    13dc:	00000520 	andeq	r0, r0, r0, lsr #10
    13e0:	8d04c203 	sfmhi	f4, 1, [r4, #-12]
    13e4:	3c000000 	stccc	0, cr0, [r0], {-0}
    13e8:	00055008 	andeq	r5, r5, r8
    13ec:	04c30300 	strbeq	r0, [r3], #768	; 0x300
    13f0:	00000041 	andeq	r0, r0, r1, asr #32
    13f4:	0525083e 	streq	r0, [r5, #-2110]!	; 0xfffff7c2
    13f8:	c4030000 	strgt	r0, [r3], #-0
    13fc:	00008d04 	andeq	r8, r0, r4, lsl #26
    1400:	97084000 	strls	r4, [r8, -r0]
    1404:	03000005 	movweq	r0, #5
    1408:	004104c5 	subeq	r0, r1, r5, asr #9
    140c:	08420000 	stmdaeq	r2, {}^	; <UNPREDICTABLE>
    1410:	000005c6 	andeq	r0, r0, r6, asr #11
    1414:	8d04c603 	stchi	6, cr12, [r4, #-12]
    1418:	44000000 	strmi	r0, [r0], #-0
    141c:	00055b08 	andeq	r5, r5, r8, lsl #22
    1420:	04c70300 	strbeq	r0, [r7], #768	; 0x300
    1424:	00000041 	andeq	r0, r0, r1, asr #32
    1428:	43440746 	movtmi	r0, #18246	; 0x4746
    142c:	c8030052 	stmdagt	r3, {r1, r4, r6}
    1430:	00008d04 	andeq	r8, r0, r4, lsl #26
    1434:	fc084800 	stc2	8, cr4, [r8], {-0}
    1438:	03000004 	movweq	r0, #4
    143c:	004104c9 	subeq	r0, r1, r9, asr #9
    1440:	084a0000 	stmdaeq	sl, {}^	; <UNPREDICTABLE>
    1444:	000004c0 	andeq	r0, r0, r0, asr #9
    1448:	8d04ca03 	vstrhi	s24, [r4, #-12]
    144c:	4c000000 	stcmi	0, cr0, [r0], {-0}
    1450:	00053a08 	andeq	r3, r5, r8, lsl #20
    1454:	04cb0300 	strbeq	r0, [fp], #768	; 0x300
    1458:	00000041 	andeq	r0, r0, r1, asr #32
    145c:	b409004e 	strlt	r0, [r9], #-78	; 0xffffffb2
    1460:	03000004 	movweq	r0, #4
    1464:	019a04cc 	orrseq	r0, sl, ip, asr #9
    1468:	040a0000 	streq	r0, [sl], #-0
    146c:	000003bd 			; <UNDEFINED> instruction: 0x000003bd
    1470:	82080102 	andhi	r0, r8, #-2147483648	; 0x80000000
    1474:	0b000000 	bleq	147c <__RW_SIZE__+0xefc>
    1478:	0000063b 	andeq	r0, r0, fp, lsr r6
    147c:	e3060101 	movw	r0, #24833	; 0x6101
    1480:	0c000003 	stceq	0, cr0, [r0], {3}
    1484:	000005ac 	andeq	r0, r0, ip, lsr #11
    1488:	64430d00 	strbvs	r0, [r3], #-3328	; 0xfffff300
    148c:	0c010073 	stceq	0, cr0, [r1], {115}	; 0x73
    1490:	0000052a 	andeq	r0, r0, sl, lsr #10
    1494:	cb0e0002 	blgt	3814a4 <__RW_SIZE__+0x380f24>
    1498:	01000005 	tsteq	r0, r5
    149c:	ba0e0148 	blt	3819c4 <__RW_SIZE__+0x381444>
    14a0:	01000005 	tsteq	r0, r5
    14a4:	660e0138 			; <UNDEFINED> instruction: 0x660e0138
    14a8:	01000005 	tsteq	r0, r5
    14ac:	6c0f0140 	stfvss	f0, [pc], {64}	; 0x40
    14b0:	01000004 	tsteq	r0, r4
    14b4:	0033900d 	eorseq	r9, r3, sp
    14b8:	0000aa08 	andeq	sl, r0, r8, lsl #20
    14bc:	109c0100 	addsne	r0, ip, r0, lsl #2
    14c0:	000005d6 	ldrdeq	r0, [r0], -r6
    14c4:	2f012301 	svccs	0x00012301
    14c8:	11000004 	tstne	r0, r4
    14cc:	00000511 	andeq	r0, r0, r1, lsl r5
    14d0:	00252301 	eoreq	r2, r5, r1, lsl #6
    14d4:	71110000 	tstvc	r1, r0
    14d8:	01000005 	tsteq	r0, r5
    14dc:	00002523 	andeq	r2, r0, r3, lsr #10
    14e0:	0c120000 	ldceq	0, cr0, [r2], {-0}
    14e4:	3c000004 	stccc	0, cr0, [r0], {4}
    14e8:	64080034 	strvs	r0, [r8], #-52	; 0xffffffcc
    14ec:	01000000 	mrseq	r0, (UNDEF: 0)
    14f0:	0004559c 	muleq	r4, ip, r5
    14f4:	04181300 	ldreq	r1, [r8], #-768	; 0xfffffd00
    14f8:	03a50000 			; <UNDEFINED> instruction: 0x03a50000
    14fc:	23130000 	tstcs	r3, #0
    1500:	c6000004 	strgt	r0, [r0], -r4
    1504:	00000003 	andeq	r0, r0, r3
    1508:	0003eb14 	andeq	lr, r3, r4, lsl fp
    150c:	0034a000 	eorseq	sl, r4, r0
    1510:	00003008 	andeq	r3, r0, r8
    1514:	149c0100 	ldrne	r0, [ip], #256	; 0x100
    1518:	000003f3 	strdeq	r0, [r0], -r3
    151c:	080034d0 	stmdaeq	r0, {r4, r6, r7, sl, ip, sp}
    1520:	00000030 	andeq	r0, r0, r0, lsr r0
    1524:	e3149c01 	tst	r4, #256	; 0x100
    1528:	00000003 	andeq	r0, r0, r3
    152c:	36080035 			; <UNDEFINED> instruction: 0x36080035
    1530:	01000000 	mrseq	r0, (UNDEF: 0)
    1534:	049c159c 	ldreq	r1, [ip], #1436	; 0x59c
    1538:	51010000 	mrspl	r0, (UNDEF: 1)
    153c:	08003538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip, sp}
    1540:	00000230 	andeq	r0, r0, r0, lsr r2
    1544:	06099c01 	streq	r9, [r9], -r1, lsl #24
    1548:	72160000 	andsvc	r0, r6, #0
    154c:	51010078 	tstpl	r1, r8, ror r0
    1550:	000003bd 			; <UNDEFINED> instruction: 0x000003bd
    1554:	000003f2 	strdeq	r0, [r0], -r2
    1558:	00040c17 	andeq	r0, r4, r7, lsl ip
    155c:	00358e00 	eorseq	r8, r5, r0, lsl #28
    1560:	00006008 	andeq	r6, r0, r8
    1564:	cba70100 	blgt	fe9c196c <__ZI_LIMIT__+0xde9c1398>
    1568:	13000004 	movwne	r0, #4
    156c:	00000423 	andeq	r0, r0, r3, lsr #8
    1570:	0000053f 	andeq	r0, r0, pc, lsr r5
    1574:	00041813 	andeq	r1, r4, r3, lsl r8
    1578:	00055300 	andeq	r5, r5, r0, lsl #6
    157c:	e3180000 	tst	r8, #0
    1580:	fa000003 	blx	1594 <__RW_SIZE__+0x1014>
    1584:	36080035 			; <UNDEFINED> instruction: 0x36080035
    1588:	01000000 	mrseq	r0, (UNDEF: 0)
    158c:	03eb1857 	mvneq	r1, #5701632	; 0x570000
    1590:	363c0000 	ldrtcc	r0, [ip], -r0
    1594:	00300800 	eorseq	r0, r0, r0, lsl #16
    1598:	5d010000 	stcpl	0, cr0, [r1, #-0]
    159c:	0003f318 	andeq	pc, r3, r8, lsl r3	; <UNPREDICTABLE>
    15a0:	00367800 	eorseq	r7, r6, r0, lsl #16
    15a4:	00003008 	andeq	r3, r0, r8
    15a8:	19640100 	stmdbne	r4!, {r8}^
    15ac:	080035fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, sl, ip, sp}
    15b0:	0000085d 	andeq	r0, r0, sp, asr r8
    15b4:	0000050f 	andeq	r0, r0, pc, lsl #10
    15b8:	0550011a 	ldrbeq	r0, [r0, #-282]	; 0xfffffee6
    15bc:	00a1b003 	adceq	fp, r1, r3
    15c0:	3c190008 	ldccc	0, cr0, [r9], {8}
    15c4:	5d080036 	stcpl	0, cr0, [r8, #-216]	; 0xffffff28
    15c8:	26000008 	strcs	r0, [r0], -r8
    15cc:	1a000005 	bne	15e8 <__RW_SIZE__+0x1068>
    15d0:	03055001 	movweq	r5, #20481	; 0x5001
    15d4:	0800a1c4 	stmdaeq	r0, {r2, r6, r7, r8, sp, pc}
    15d8:	36781900 	ldrbtcc	r1, [r8], -r0, lsl #18
    15dc:	085d0800 	ldmdaeq	sp, {fp}^
    15e0:	053d0000 	ldreq	r0, [sp, #-0]!
    15e4:	011a0000 	tsteq	sl, r0
    15e8:	dc030550 	cfstr32le	mvfx0, [r3], {80}	; 0x50
    15ec:	000800a1 	andeq	r0, r8, r1, lsr #1
    15f0:	0036b819 	eorseq	fp, r6, r9, lsl r8
    15f4:	00085d08 	andeq	r5, r8, r8, lsl #26
    15f8:	00055400 	andeq	r5, r5, r0, lsl #8
    15fc:	50011a00 	andpl	r1, r1, r0, lsl #20
    1600:	a1f40305 	mvnsge	r0, r5, lsl #6
    1604:	19000800 	stmdbne	r0, {fp}
    1608:	080036cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, ip, sp}
    160c:	0000085d 	andeq	r0, r0, sp, asr r8
    1610:	0000056b 	andeq	r0, r0, fp, ror #10
    1614:	0550011a 	ldrbeq	r0, [r0, #-282]	; 0xfffffee6
    1618:	00a22403 	adceq	r2, r2, r3, lsl #8
    161c:	e4190008 	ldr	r0, [r9], #-8
    1620:	5d080036 	stcpl	0, cr0, [r8, #-216]	; 0xffffff28
    1624:	82000008 	andhi	r0, r0, #8
    1628:	1a000005 	bne	1644 <__RW_SIZE__+0x10c4>
    162c:	03055001 	movweq	r5, #20481	; 0x5001
    1630:	0800a254 	stmdaeq	r0, {r2, r4, r6, r9, sp, pc}
    1634:	36f61900 	ldrbtcc	r1, [r6], r0, lsl #18
    1638:	085d0800 	ldmdaeq	sp, {fp}^
    163c:	05990000 	ldreq	r0, [r9]
    1640:	011a0000 	tsteq	sl, r0
    1644:	00030550 	andeq	r0, r3, r0, asr r5
    1648:	000800a2 	andeq	r0, r8, r2, lsr #1
    164c:	00370819 	eorseq	r0, r7, r9, lsl r8
    1650:	00085d08 	andeq	r5, r8, r8, lsl #26
    1654:	0005b000 	andeq	fp, r5, r0
    1658:	50011a00 	andpl	r1, r1, r0, lsl #20
    165c:	a20c0305 	andge	r0, ip, #335544320	; 0x14000000
    1660:	19000800 	stmdbne	r0, {fp}
    1664:	0800371c 	stmdaeq	r0, {r2, r3, r4, r8, r9, sl, ip, sp}
    1668:	0000085d 	andeq	r0, r0, sp, asr r8
    166c:	000005c7 	andeq	r0, r0, r7, asr #11
    1670:	0550011a 	ldrbeq	r0, [r0, #-282]	; 0xfffffee6
    1674:	00a21803 	adceq	r1, r2, r3, lsl #16
    1678:	30190008 	andscc	r0, r9, r8
    167c:	5d080037 	stcpl	0, cr0, [r8, #-220]	; 0xffffff24
    1680:	de000008 	cdple	0, 0, cr0, cr0, cr8, {0}
    1684:	1a000005 	bne	16a0 <__RW_SIZE__+0x1120>
    1688:	03055001 	movweq	r5, #20481	; 0x5001
    168c:	0800a230 	stmdaeq	r0, {r4, r5, r9, sp, pc}
    1690:	37441900 	strbcc	r1, [r4, -r0, lsl #18]
    1694:	085d0800 	ldmdaeq	sp, {fp}^
    1698:	05f50000 	ldrbeq	r0, [r5, #0]!
    169c:	011a0000 	tsteq	sl, r0
    16a0:	3c030550 	cfstr32cc	mvfx0, [r3], {80}	; 0x50
    16a4:	000800a2 	andeq	r0, r8, r2, lsr #1
    16a8:	00375c1b 	eorseq	r5, r7, fp, lsl ip
    16ac:	00085d08 	andeq	r5, r8, r8, lsl #26
    16b0:	50011a00 	andpl	r1, r1, r0, lsl #20
    16b4:	a2480305 	subge	r0, r8, #335544320	; 0x14000000
    16b8:	00000800 	andeq	r0, r0, r0, lsl #16
    16bc:	0004e10e 	andeq	lr, r4, lr, lsl #2
    16c0:	01d80100 	bicseq	r0, r8, r0, lsl #2
    16c4:	0006461c 	andeq	r4, r6, ip, lsl r6
    16c8:	01e00100 	mvneq	r0, r0, lsl #2
    16cc:	00000627 	andeq	r0, r0, r7, lsr #12
    16d0:	01006b1d 	tsteq	r0, sp, lsl fp
    16d4:	000025e2 	andeq	r2, r0, r2, ror #11
    16d8:	7a150000 	bvc	5416e0 <__RW_SIZE__+0x541160>
    16dc:	01000004 	tsteq	r0, r4
    16e0:	003768ad 	eorseq	r6, r7, sp, lsr #17
    16e4:	00018008 	andeq	r8, r1, r8
    16e8:	6b9c0100 	blvs	fe701af0 <__ZI_LIMIT__+0xde70151c>
    16ec:	16000007 	strne	r0, [r0], -r7
    16f0:	0079656b 	rsbseq	r6, r9, fp, ror #10
    16f4:	007aad01 	rsbseq	sl, sl, r1, lsl #26
    16f8:	05660000 	strbeq	r0, [r6, #-0]!
    16fc:	11170000 	tstne	r7, r0
    1700:	86000006 	strhi	r0, [r0], -r6
    1704:	82080037 	andhi	r0, r8, #55	; 0x37
    1708:	01000000 	mrseq	r0, (UNDEF: 0)
    170c:	000694d4 	ldrdeq	r9, [r6], -r4
    1710:	37861e00 	strcc	r1, [r6, r0, lsl #28]
    1714:	00820800 	addeq	r0, r2, r0, lsl #16
    1718:	1d1f0000 	ldcne	0, cr0, [pc, #-0]	; 1720 <__RW_SIZE__+0x11a0>
    171c:	30000006 	andcc	r0, r0, r6
    1720:	20000006 	andcs	r0, r0, r6
    1724:	0000040c 	andeq	r0, r0, ip, lsl #8
    1728:	080037b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sl, ip, sp}
    172c:	00000010 	andeq	r0, r0, r0, lsl r0
    1730:	2313e601 	tstcs	r3, #1048576	; 0x100000
    1734:	4d000004 	stcmi	0, cr0, [r0, #-16]
    1738:	13000006 	movwne	r0, #6
    173c:	00000418 	andeq	r0, r0, r8, lsl r4
    1740:	00000661 	andeq	r0, r0, r1, ror #12
    1744:	21000000 	mrscs	r0, (UNDEF: 0)
    1748:	00000609 	andeq	r0, r0, r9, lsl #12
    174c:	08003826 	stmdaeq	r0, {r1, r2, r5, fp, ip, sp}
    1750:	00000030 	andeq	r0, r0, r0, lsr r0
    1754:	06fcc901 	ldrbteq	ip, [ip], r1, lsl #18
    1758:	0c210000 	stceq	0, cr0, [r1], #-0
    175c:	32000004 	andcc	r0, r0, #4
    1760:	48080038 	stmdami	r8, {r3, r4, r5}
    1764:	01000000 	mrseq	r0, (UNDEF: 0)
    1768:	0006cddb 	ldrdeq	ip, [r6], -fp
    176c:	04231300 	strteq	r1, [r3], #-768	; 0xfffffd00
    1770:	06800000 	streq	r0, [r0], r0
    1774:	18130000 	ldmdane	r3, {}	; <UNPREDICTABLE>
    1778:	94000004 	strls	r0, [r0], #-4
    177c:	00000006 	andeq	r0, r0, r6
    1780:	00382a22 	eorseq	r2, r8, r2, lsr #20
    1784:	00086f08 	andeq	r6, r8, r8, lsl #30
    1788:	38322200 	ldmdacc	r2!, {r9, sp}
    178c:	087a0800 	ldmdaeq	sl!, {fp}^
    1790:	8a220000 	bhi	881798 <__RW_SIZE__+0x881218>
    1794:	7a080038 	bvc	20187c <__RW_SIZE__+0x2012fc>
    1798:	23000008 	movwcs	r0, #8
    179c:	0800389c 	stmdaeq	r0, {r2, r3, r4, r7, fp, ip, sp}
    17a0:	0000085d 	andeq	r0, r0, sp, asr r8
    17a4:	0550011a 	ldrbeq	r0, [r0, #-282]	; 0xfffffee6
    17a8:	00a29003 	adceq	r9, r2, r3
    17ac:	24000008 	strcs	r0, [r0], #-8
    17b0:	08003822 	stmdaeq	r0, {r1, r5, fp, ip, sp}
    17b4:	0000085d 	andeq	r0, r0, sp, asr r8
    17b8:	00000713 	andeq	r0, r0, r3, lsl r7
    17bc:	0550011a 	ldrbeq	r0, [r0, #-282]	; 0xfffffee6
    17c0:	00a27003 	adceq	r7, r2, r3
    17c4:	ac190008 	ldcge	0, cr0, [r9], {8}
    17c8:	5d080038 	stcpl	0, cr0, [r8, #-224]	; 0xffffff20
    17cc:	2a000008 	bcs	17f4 <__RW_SIZE__+0x1274>
    17d0:	1a000007 	bne	17f4 <__RW_SIZE__+0x1274>
    17d4:	03055001 	movweq	r5, #20481	; 0x5001
    17d8:	0800a280 	stmdaeq	r0, {r7, r9, sp, pc}
    17dc:	38b02200 	ldmcc	r0!, {r9, sp}
    17e0:	08850800 	stmeq	r5, {fp}
    17e4:	c6190000 	ldrgt	r0, [r9], -r0
    17e8:	5d080038 	stcpl	0, cr0, [r8, #-224]	; 0xffffff20
    17ec:	4a000008 	bmi	1814 <__RW_SIZE__+0x1294>
    17f0:	1a000007 	bne	1814 <__RW_SIZE__+0x1294>
    17f4:	03055001 	movweq	r5, #20481	; 0x5001
    17f8:	0800a280 	stmdaeq	r0, {r7, r9, sp, pc}
    17fc:	38d61900 	ldmcc	r6, {r8, fp, ip}^
    1800:	085d0800 	ldmdaeq	sp, {fp}^
    1804:	07610000 	strbeq	r0, [r1, -r0]!
    1808:	011a0000 	tsteq	sl, r0
    180c:	60030550 	andvs	r0, r3, r0, asr r5
    1810:	000800a2 	andeq	r0, r8, r2, lsr #1
    1814:	0038de25 	eorseq	sp, r8, r5, lsr #28
    1818:	00088c08 	andeq	r8, r8, r8, lsl #24
    181c:	09120000 	ldmdbeq	r2, {}	; <UNPREDICTABLE>
    1820:	e8000006 	stmda	r0, {r1, r2}
    1824:	80080038 	andhi	r0, r8, r8, lsr r0
    1828:	01000000 	mrseq	r0, (UNDEF: 0)
    182c:	0007d09c 	muleq	r7, ip, r0
    1830:	040c2100 	streq	r2, [ip], #-256	; 0xffffff00
    1834:	38f60000 	ldmcc	r6!, {}^	; <UNPREDICTABLE>
    1838:	00600800 	rsbeq	r0, r0, r0, lsl #16
    183c:	db010000 	blle	41844 <__RW_SIZE__+0x412c4>
    1840:	000007a1 	andeq	r0, r0, r1, lsr #15
    1844:	00042326 	andeq	r2, r4, r6, lsr #6
    1848:	18130200 	ldmdane	r3, {r9}
    184c:	b7000004 	strlt	r0, [r0, -r4]
    1850:	00000006 	andeq	r0, r0, r6
    1854:	0038ee22 	eorseq	lr, r8, r2, lsr #28
    1858:	00086f08 	andeq	r6, r8, r8, lsl #30
    185c:	38f62200 	ldmcc	r6!, {r9, sp}^
    1860:	087a0800 	ldmdaeq	sl!, {fp}^
    1864:	4e220000 	cdpmi	0, 2, cr0, cr2, cr0, {0}
    1868:	7a080039 	bvc	201954 <__RW_SIZE__+0x2013d4>
    186c:	23000008 	movwcs	r0, #8
    1870:	08003960 	stmdaeq	r0, {r5, r6, r8, fp, ip, sp}
    1874:	0000085d 	andeq	r0, r0, sp, asr r8
    1878:	0550011a 	ldrbeq	r0, [r0, #-282]	; 0xfffffee6
    187c:	00a29003 	adceq	r9, r2, r3
    1880:	12000008 	andne	r0, r0, #8
    1884:	00000611 	andeq	r0, r0, r1, lsl r6
    1888:	08003968 	stmdaeq	r0, {r3, r5, r6, r8, fp, ip, sp}
    188c:	00000098 	muleq	r0, r8, r0
    1890:	080c9c01 	stmdaeq	ip, {r0, sl, fp, ip, pc}
    1894:	1d1f0000 	ldcne	0, cr0, [pc, #-0]	; 189c <__RW_SIZE__+0x131c>
    1898:	da000006 	ble	18b8 <__RW_SIZE__+0x1338>
    189c:	20000006 	andcs	r0, r0, r6
    18a0:	0000040c 	andeq	r0, r0, ip, lsl #8
    18a4:	0800399c 	stmdaeq	r0, {r2, r3, r4, r7, r8, fp, ip, sp}
    18a8:	00000078 	andeq	r0, r0, r8, ror r0
    18ac:	2326e601 	teqcs	r6, #1048576	; 0x100000
    18b0:	02000004 	andeq	r0, r0, #4
    18b4:	00041813 	andeq	r1, r4, r3, lsl r8
    18b8:	0006f700 	andeq	pc, r6, r0, lsl #14
    18bc:	27000000 	strcs	r0, [r0, -r0]
    18c0:	0000012d 	andeq	r0, r0, sp, lsr #2
    18c4:	1806ce04 	stmdane	r6, {r2, r9, sl, fp, lr, pc}
    18c8:	05000008 	streq	r0, [r0, #-8]
    18cc:	0000007a 	andeq	r0, r0, sl, ror r0
    18d0:	0004d628 	andeq	sp, r4, r8, lsr #12
    18d4:	25080100 	strcs	r0, [r8, #-256]	; 0xffffff00
    18d8:	05000000 	streq	r0, [r0, #-0]
    18dc:	00058003 	andeq	r8, r5, r3
    18e0:	006b2920 	rsbeq	r2, fp, r0, lsr #18
    18e4:	00250901 	eoreq	r0, r5, r1, lsl #18
    18e8:	03050000 	movweq	r0, #20480	; 0x5000
    18ec:	20000584 	andcs	r0, r0, r4, lsl #11
    18f0:	01006929 	tsteq	r0, r9, lsr #18
    18f4:	0000250a 	andeq	r2, r0, sl, lsl #10
    18f8:	88030500 	stmdahi	r3, {r8, sl}
    18fc:	28200005 	stmdacs	r0!, {r0, r2}
    1900:	000005a2 	andeq	r0, r0, r2, lsr #11
    1904:	00250b01 	eoreq	r0, r5, r1, lsl #22
    1908:	03050000 	movweq	r0, #20480	; 0x5000
    190c:	2000058c 	andcs	r0, r0, ip, lsl #11
    1910:	0006502a 	andeq	r5, r6, sl, lsr #32
    1914:	6f100500 	svcvs	0x00100500
    1918:	2b000008 	blcs	1940 <__RW_SIZE__+0x13c0>
    191c:	000003b7 			; <UNDEFINED> instruction: 0x000003b7
    1920:	d42d002c 	strtle	r0, [sp], #-44	; 0xffffffd4
    1924:	05000000 	streq	r0, [r0, #-0]
    1928:	00007a3f 	andeq	r7, r0, pc, lsr sl
    192c:	01142d00 	tsteq	r4, r0, lsl #26
    1930:	41050000 	mrsmi	r0, (UNDEF: 5)
    1934:	0000007a 	andeq	r0, r0, sl, ror r0
    1938:	0000102e 	andeq	r1, r0, lr, lsr #32
    193c:	2e3e0500 	cfabs32cs	mvfx0, mvfx14
    1940:	0000022f 	andeq	r0, r0, pc, lsr #4
    1944:	fb003d05 	blx	10d62 <__RW_SIZE__+0x107e2>
    1948:	04000000 	streq	r0, [r0], #-0
    194c:	0007ea00 	andeq	lr, r7, r0, lsl #20
    1950:	3a010400 	bcc	42958 <__RW_SIZE__+0x423d8>
    1954:	01000001 	tsteq	r0, r1
    1958:	00000681 	andeq	r0, r0, r1, lsl #13
    195c:	00000028 	andeq	r0, r0, r8, lsr #32
    1960:	08003a00 	stmdaeq	r0, {r9, fp, ip, sp}
    1964:	00000044 	andeq	r0, r0, r4, asr #32
    1968:	00000624 	andeq	r0, r0, r4, lsr #12
    196c:	7b060102 	blvc	181d7c <__RW_SIZE__+0x1817fc>
    1970:	02000000 	andeq	r0, r0, #0
    1974:	00790801 	rsbseq	r0, r9, r1, lsl #16
    1978:	02020000 	andeq	r0, r2, #0
    197c:	0000c205 	andeq	ip, r0, r5, lsl #4
    1980:	07020200 	streq	r0, [r2, -r0, lsl #4]
    1984:	00000093 	muleq	r0, r3, r0
    1988:	de050402 	cdple	4, 0, cr0, cr5, cr2, {0}
    198c:	02000001 	andeq	r0, r0, #1
    1990:	01020704 	tsteq	r2, r4, lsl #14
    1994:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    1998:	0001d905 	andeq	sp, r1, r5, lsl #18
    199c:	07080200 	streq	r0, [r8, -r0, lsl #4]
    19a0:	000000fd 	strdeq	r0, [r0], -sp
    19a4:	69050403 	stmdbvs	r5, {r0, r1, sl}
    19a8:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    19ac:	01070704 	tsteq	r7, r4, lsl #14
    19b0:	04020000 	streq	r0, [r2], #-0
    19b4:	0001d007 	andeq	sp, r1, r7
    19b8:	78040400 	stmdavc	r4, {sl}
    19bc:	02000000 	andeq	r0, r0, #0
    19c0:	00820801 	addeq	r0, r2, r1, lsl #16
    19c4:	8b050000 	blhi	1419cc <__RW_SIZE__+0x14144c>
    19c8:	01000006 	tsteq	r0, r6
    19cc:	00007203 	andeq	r7, r0, r3, lsl #4
    19d0:	003a0000 	eorseq	r0, sl, r0
    19d4:	00004408 	andeq	r4, r0, r8, lsl #8
    19d8:	e29c0100 	adds	r0, ip, #0, 2
    19dc:	06000000 	streq	r0, [r0], -r0
    19e0:	00636e69 	rsbeq	r6, r3, r9, ror #28
    19e4:	005d0301 	subseq	r0, sp, r1, lsl #6
    19e8:	07160000 	ldreq	r0, [r6, -r0]
    19ec:	5d070000 	stcpl	0, cr0, [r7, #-0]
    19f0:	01000006 	tsteq	r0, r6
    19f4:	00002c05 	andeq	r2, r0, r5, lsl #24
    19f8:	066a0800 	strbteq	r0, [sl], -r0, lsl #16
    19fc:	06010000 	streq	r0, [r1], -r0
    1a00:	00000072 	andeq	r0, r0, r2, ror r0
    1a04:	05900305 	ldreq	r0, [r0, #773]	; 0x305
    1a08:	6f092000 	svcvs	0x00092000
    1a0c:	01000006 	tsteq	r0, r6
    1a10:	00007208 	andeq	r7, r0, r8, lsl #4
    1a14:	00076500 	andeq	r6, r7, r0, lsl #10
    1a18:	06780900 	ldrbteq	r0, [r8], -r0, lsl #18
    1a1c:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    1a20:	00000072 	andeq	r0, r0, r2, ror r0
    1a24:	00000778 	andeq	r0, r0, r8, ror r7
    1a28:	012d0a00 	teqeq	sp, r0, lsl #20
    1a2c:	ce020000 	cdpgt	0, 0, cr0, cr2, cr0, {0}
    1a30:	0000ee06 	andeq	lr, r0, r6, lsl #28
    1a34:	005d0b00 	subseq	r0, sp, r0, lsl #22
    1a38:	5d070000 	stcpl	0, cr0, [r7, #-0]
    1a3c:	01000006 	tsteq	r0, r6
    1a40:	00002c05 	andeq	r2, r0, r5, lsl #24
    1a44:	015b0000 	cmpeq	fp, r0
    1a48:	00040000 	andeq	r0, r4, r0
    1a4c:	0000088f 	andeq	r0, r0, pc, lsl #17
    1a50:	013a0104 	teqeq	sl, r4, lsl #2
    1a54:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    1a58:	28000006 	stmdacs	r0, {r1, r2}
    1a5c:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    1a60:	7e08003a 	mcrvc	0, 0, r0, cr8, cr10, {1}
    1a64:	7a000000 	bvc	1a6c <__RW_SIZE__+0x14ec>
    1a68:	02000006 	andeq	r0, r0, #6
    1a6c:	007b0601 	rsbseq	r0, fp, r1, lsl #12
    1a70:	01020000 	mrseq	r0, (UNDEF: 2)
    1a74:	00007908 	andeq	r7, r0, r8, lsl #18
    1a78:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    1a7c:	000000c2 	andeq	r0, r0, r2, asr #1
    1a80:	93070202 	movwls	r0, #29186	; 0x7202
    1a84:	02000000 	andeq	r0, r0, #0
    1a88:	01de0504 	bicseq	r0, lr, r4, lsl #10
    1a8c:	1b030000 	blne	c1a94 <__RW_SIZE__+0xc1514>
    1a90:	03000002 	movweq	r0, #2
    1a94:	00005350 	andeq	r5, r0, r0, asr r3
    1a98:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1a9c:	00000102 	andeq	r0, r0, r2, lsl #2
    1aa0:	d9050802 	stmdble	r5, {r1, fp}
    1aa4:	02000001 	andeq	r0, r0, #1
    1aa8:	00fd0708 	rscseq	r0, sp, r8, lsl #14
    1aac:	04040000 	streq	r0, [r4], #-0
    1ab0:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    1ab4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1ab8:	00000107 	andeq	r0, r0, r7, lsl #2
    1abc:	d0070402 	andle	r0, r7, r2, lsl #8
    1ac0:	05000001 	streq	r0, [r0, #-1]
    1ac4:	00000048 	andeq	r0, r0, r8, asr #32
    1ac8:	00007d06 	andeq	r7, r0, r6, lsl #26
    1acc:	02100700 	andseq	r0, r0, #0, 14
    1ad0:	00c5016d 	sbceq	r0, r5, sp, ror #2
    1ad4:	c4080000 	strgt	r0, [r8], #-0
    1ad8:	02000006 	andeq	r0, r0, #6
    1adc:	007d016f 	rsbseq	r0, sp, pc, ror #2
    1ae0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1ae4:	000006c9 	andeq	r0, r0, r9, asr #13
    1ae8:	7d017002 	stcvc	0, cr7, [r1, #-8]
    1aec:	04000000 	streq	r0, [r0], #-0
    1af0:	4c415609 	mcrrmi	6, 0, r5, r1, cr9
    1af4:	01710200 	cmneq	r1, r0, lsl #4
    1af8:	0000007d 	andeq	r0, r0, sp, ror r0
    1afc:	06a80808 	strteq	r0, [r8], r8, lsl #16
    1b00:	72020000 	andvc	r0, r2, #0
    1b04:	00008201 	andeq	r8, r0, r1, lsl #4
    1b08:	0a000c00 	beq	4b10 <__RW_SIZE__+0x4590>
    1b0c:	000006da 	ldrdeq	r0, [r0], -sl
    1b10:	87017302 	strhi	r7, [r1, -r2, lsl #6]
    1b14:	02000000 	andeq	r0, r0, #0
    1b18:	00820801 	addeq	r0, r2, r1, lsl #16
    1b1c:	ce0b0000 	cdpgt	0, 0, cr0, cr11, cr0, {0}
    1b20:	01000006 	tsteq	r0, r6
    1b24:	003a4803 	eorseq	r4, sl, r3, lsl #16
    1b28:	00004808 	andeq	r4, r0, r8, lsl #16
    1b2c:	fd9c0100 	ldc2	1, cr0, [ip]
    1b30:	0c000000 	stceq	0, cr0, [r0], {-0}
    1b34:	000006e7 	andeq	r0, r0, r7, ror #13
    1b38:	006f0301 	rsbeq	r0, pc, r1, lsl #6
    1b3c:	078b0000 	streq	r0, [fp, r0]
    1b40:	0d000000 	stceq	0, cr0, [r0, #-0]
    1b44:	000006ae 	andeq	r0, r0, lr, lsr #13
    1b48:	00680b01 	rsbeq	r0, r8, r1, lsl #22
    1b4c:	3a900000 	bcc	fe401b54 <__ZI_LIMIT__+0xde401580>
    1b50:	00100800 	andseq	r0, r0, r0, lsl #16
    1b54:	9c010000 	stcls	0, cr0, [r1], {-0}
    1b58:	0006ec0d 	andeq	lr, r6, sp, lsl #24
    1b5c:	6f100100 	svcvs	0x00100100
    1b60:	a0000000 	andge	r0, r0, r0
    1b64:	0c08003a 	stceq	0, cr0, [r8], {58}	; 0x3a
    1b68:	01000000 	mrseq	r0, (UNDEF: 0)
    1b6c:	06fd0d9c 	usateq	r0, #29, ip, lsl #27
    1b70:	15010000 	strne	r0, [r1, #-0]
    1b74:	0000006f 	andeq	r0, r0, pc, rrx
    1b78:	08003aac 	stmdaeq	r0, {r2, r3, r5, r7, r9, fp, ip, sp}
    1b7c:	0000000c 	andeq	r0, r0, ip
    1b80:	910e9c01 	tstls	lr, r1, lsl #24
    1b84:	01000006 	tsteq	r0, r6
    1b88:	003ab81a 	eorseq	fp, sl, sl, lsl r8
    1b8c:	00000e08 	andeq	r0, r0, r8, lsl #28
    1b90:	0f9c0100 	svceq	0x009c0100
    1b94:	0000012d 	andeq	r0, r0, sp, lsr #2
    1b98:	5906ce02 	stmdbpl	r6, {r1, r9, sl, fp, lr, pc}
    1b9c:	05000001 	streq	r0, [r0, #-1]
    1ba0:	00000068 	andeq	r0, r0, r8, rrx
    1ba4:	00050500 	andeq	r0, r5, r0, lsl #10
    1ba8:	78000400 	stmdavc	r0, {sl}
    1bac:	04000009 	streq	r0, [r0], #-9
    1bb0:	00013a01 	andeq	r3, r1, r1, lsl #20
    1bb4:	076a0100 	strbeq	r0, [sl, -r0, lsl #2]!
    1bb8:	00280000 	eoreq	r0, r8, r0
    1bbc:	3ac80000 	bcc	ff201bc4 <__ZI_LIMIT__+0xdf2015f0>
    1bc0:	02ae0800 	adceq	r0, lr, #0, 16
    1bc4:	07120000 	ldreq	r0, [r2, -r0]
    1bc8:	01020000 	mrseq	r0, (UNDEF: 2)
    1bcc:	00007b06 	andeq	r7, r0, r6, lsl #22
    1bd0:	08010200 	stmdaeq	r1, {r9}
    1bd4:	00000079 	andeq	r0, r0, r9, ror r0
    1bd8:	c2050202 	andgt	r0, r5, #536870912	; 0x20000000
    1bdc:	03000000 	movweq	r0, #0
    1be0:	0000038c 	andeq	r0, r0, ip, lsl #7
    1be4:	00453602 	subeq	r3, r5, r2, lsl #12
    1be8:	02020000 	andeq	r0, r2, #0
    1bec:	00009307 	andeq	r9, r0, r7, lsl #6
    1bf0:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    1bf4:	000001de 	ldrdeq	r0, [r0], -lr
    1bf8:	00021b03 	andeq	r1, r2, r3, lsl #22
    1bfc:	5e500200 	cdppl	2, 5, cr0, cr0, cr0, {0}
    1c00:	02000000 	andeq	r0, r0, #0
    1c04:	01020704 	tsteq	r2, r4, lsl #14
    1c08:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    1c0c:	0001d905 	andeq	sp, r1, r5, lsl #18
    1c10:	07080200 	streq	r0, [r8, -r0, lsl #4]
    1c14:	000000fd 	strdeq	r0, [r0], -sp
    1c18:	69050404 	stmdbvs	r5, {r2, sl}
    1c1c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    1c20:	01070704 	tsteq	r7, r4, lsl #14
    1c24:	04020000 	streq	r0, [r2], #-0
    1c28:	0001d007 	andeq	sp, r1, r7
    1c2c:	00530500 	subseq	r0, r3, r0, lsl #10
    1c30:	3a050000 	bcc	141c38 <__RW_SIZE__+0x1416b8>
    1c34:	06000000 	streq	r0, [r0], -r0
    1c38:	03e9031c 	mvneq	r0, #28, 6	; 0x70000000
    1c3c:	000000f7 	strdeq	r0, [r0], -r7
    1c40:	4c524307 	mrrcmi	3, 0, r4, r2, cr7
    1c44:	03eb0300 	mvneq	r0, #0, 6
    1c48:	00000088 	andeq	r0, r0, r8, lsl #1
    1c4c:	52430700 	subpl	r0, r3, #0, 14
    1c50:	ec030048 	stc	0, cr0, [r3], {72}	; 0x48
    1c54:	00008803 	andeq	r8, r0, r3, lsl #16
    1c58:	49070400 	stmdbmi	r7, {sl}
    1c5c:	03005244 	movweq	r5, #580	; 0x244
    1c60:	008803ed 	addeq	r0, r8, sp, ror #7
    1c64:	07080000 	streq	r0, [r8, -r0]
    1c68:	0052444f 	subseq	r4, r2, pc, asr #8
    1c6c:	8803ee03 	stmdahi	r3, {r0, r1, r9, sl, fp, sp, lr, pc}
    1c70:	0c000000 	stceq	0, cr0, [r0], {-0}
    1c74:	00002308 	andeq	r2, r0, r8, lsl #6
    1c78:	03ef0300 	mvneq	r0, #0, 6
    1c7c:	00000088 	andeq	r0, r0, r8, lsl #1
    1c80:	52420710 	subpl	r0, r2, #16, 14	; 0x400000
    1c84:	f0030052 			; <UNDEFINED> instruction: 0xf0030052
    1c88:	00008803 	andeq	r8, r0, r3, lsl #16
    1c8c:	2a081400 	bcs	206c94 <__RW_SIZE__+0x206714>
    1c90:	03000002 	movweq	r0, #2
    1c94:	008803f1 	strdeq	r0, [r8], r1
    1c98:	00180000 	andseq	r0, r8, r0
    1c9c:	0000f009 	andeq	pc, r0, r9
    1ca0:	03f20300 	mvnseq	r0, #0, 6
    1ca4:	00000092 	muleq	r0, r2, r0
    1ca8:	34032806 	strcc	r2, [r3], #-2054	; 0xfffff7fa
    1cac:	00018e04 	andeq	r8, r1, r4, lsl #28
    1cb0:	52430700 	subpl	r0, r3, #0, 14
    1cb4:	04360300 	ldrteq	r0, [r6], #-768	; 0xfffffd00
    1cb8:	00000088 	andeq	r0, r0, r8, lsl #1
    1cbc:	00050800 	andeq	r0, r5, r0, lsl #16
    1cc0:	37030000 	strcc	r0, [r3, -r0]
    1cc4:	00008804 	andeq	r8, r0, r4, lsl #16
    1cc8:	43070400 	movwmi	r0, #29696	; 0x7400
    1ccc:	03005249 	movweq	r5, #585	; 0x249
    1cd0:	00880438 	addeq	r0, r8, r8, lsr r4
    1cd4:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
    1cd8:	000000e7 	andeq	r0, r0, r7, ror #1
    1cdc:	88043903 	stmdahi	r4, {r0, r1, r8, fp, ip, sp}
    1ce0:	0c000000 	stceq	0, cr0, [r0], {-0}
    1ce4:	00007008 	andeq	r7, r0, r8
    1ce8:	043a0300 	ldrteq	r0, [sl], #-768	; 0xfffffd00
    1cec:	00000088 	andeq	r0, r0, r8, lsl #1
    1cf0:	008c0810 	addeq	r0, ip, r0, lsl r8
    1cf4:	3b030000 	blcc	c1cfc <__RW_SIZE__+0xc177c>
    1cf8:	00008804 	andeq	r8, r0, r4, lsl #16
    1cfc:	ba081400 	blt	206d04 <__RW_SIZE__+0x206784>
    1d00:	03000000 	movweq	r0, #0
    1d04:	0088043c 	addeq	r0, r8, ip, lsr r4
    1d08:	08180000 	ldmdaeq	r8, {}	; <UNPREDICTABLE>
    1d0c:	000000cc 	andeq	r0, r0, ip, asr #1
    1d10:	88043d03 	stmdahi	r4, {r0, r1, r8, sl, fp, ip, sp}
    1d14:	1c000000 	stcne	0, cr0, [r0], {-0}
    1d18:	00000008 	andeq	r0, r0, r8
    1d1c:	043e0300 	ldrteq	r0, [lr], #-768	; 0xfffffd00
    1d20:	00000088 	andeq	r0, r0, r8, lsl #1
    1d24:	53430720 	movtpl	r0, #14112	; 0x3720
    1d28:	3f030052 	svccc	0x00030052
    1d2c:	00008804 	andeq	r8, r0, r4, lsl #16
    1d30:	09002400 	stmdbeq	r0, {sl, sp}
    1d34:	00000203 	andeq	r0, r0, r3, lsl #4
    1d38:	03044a03 	movweq	r4, #18947	; 0x4a03
    1d3c:	06000001 	streq	r0, [r0], -r1
    1d40:	04a20350 	strteq	r0, [r2], #848	; 0x350
    1d44:	000003ab 	andeq	r0, r0, fp, lsr #7
    1d48:	31524307 	cmpcc	r2, r7, lsl #6
    1d4c:	04a40300 	strteq	r0, [r4], #768	; 0x300
    1d50:	0000008d 	andeq	r0, r0, sp, lsl #1
    1d54:	04ea0800 	strbteq	r0, [sl], #2048	; 0x800
    1d58:	a5030000 	strge	r0, [r3, #-0]
    1d5c:	00003a04 	andeq	r3, r0, r4, lsl #20
    1d60:	43070200 	movwmi	r0, #29184	; 0x7200
    1d64:	03003252 	movweq	r3, #594	; 0x252
    1d68:	008d04a6 	addeq	r0, sp, r6, lsr #9
    1d6c:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
    1d70:	000005eb 	andeq	r0, r0, fp, ror #11
    1d74:	3a04a703 	bcc	12b988 <__RW_SIZE__+0x12b408>
    1d78:	06000000 	streq	r0, [r0], -r0
    1d7c:	0004d108 	andeq	sp, r4, r8, lsl #2
    1d80:	04a80300 	strteq	r0, [r8], #768	; 0x300
    1d84:	0000008d 	andeq	r0, r0, sp, lsl #1
    1d88:	05f50808 	ldrbeq	r0, [r5, #2056]!	; 0x808
    1d8c:	a9030000 	stmdbge	r3, {}	; <UNPREDICTABLE>
    1d90:	00003a04 	andeq	r3, r0, r4, lsl #20
    1d94:	b5080a00 	strlt	r0, [r8, #-2560]	; 0xfffff600
    1d98:	03000005 	movweq	r0, #5
    1d9c:	008d04aa 	addeq	r0, sp, sl, lsr #9
    1da0:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
    1da4:	000005ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1da8:	3a04ab03 	bcc	12c9bc <__RW_SIZE__+0x12c43c>
    1dac:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1db0:	00525307 	subseq	r5, r2, r7, lsl #6
    1db4:	8d04ac03 	stchi	12, cr10, [r4, #-12]
    1db8:	10000000 	andne	r0, r0, r0
    1dbc:	00060908 	andeq	r0, r6, r8, lsl #18
    1dc0:	04ad0300 	strteq	r0, [sp], #768	; 0x300
    1dc4:	0000003a 	andeq	r0, r0, sl, lsr r0
    1dc8:	47450712 	smlaldmi	r0, r5, r2, r7
    1dcc:	ae030052 	mcrge	0, 0, r0, cr3, cr2, {2}
    1dd0:	00008d04 	andeq	r8, r0, r4, lsl #26
    1dd4:	13081400 	movwne	r1, #33792	; 0x8400
    1dd8:	03000006 	movweq	r0, #6
    1ddc:	003a04af 	eorseq	r0, sl, pc, lsr #9
    1de0:	08160000 	ldmdaeq	r6, {}	; <UNPREDICTABLE>
    1de4:	000004c5 	andeq	r0, r0, r5, asr #9
    1de8:	8d04b003 	stchi	0, cr11, [r4, #-12]
    1dec:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1df0:	00061d08 	andeq	r1, r6, r8, lsl #26
    1df4:	04b10300 	ldrteq	r0, [r1], #768	; 0x300
    1df8:	0000003a 	andeq	r0, r0, sl, lsr r0
    1dfc:	04cb081a 	strbeq	r0, [fp], #2074	; 0x81a
    1e00:	b2030000 	andlt	r0, r3, #0
    1e04:	00008d04 	andeq	r8, r0, r4, lsl #26
    1e08:	27081c00 	strcs	r1, [r8, -r0, lsl #24]
    1e0c:	03000006 	movweq	r0, #6
    1e10:	003a04b3 	ldrhteq	r0, [sl], -r3
    1e14:	081e0000 	ldmdaeq	lr, {}	; <UNPREDICTABLE>
    1e18:	000004af 	andeq	r0, r0, pc, lsr #9
    1e1c:	8d04b403 	cfstrshi	mvf11, [r4, #-12]
    1e20:	20000000 	andcs	r0, r0, r0
    1e24:	00050708 	andeq	r0, r5, r8, lsl #14
    1e28:	04b50300 	ldrteq	r0, [r5], #768	; 0x300
    1e2c:	0000003a 	andeq	r0, r0, sl, lsr r0
    1e30:	4e430722 	cdpmi	7, 4, cr0, cr3, cr2, {1}
    1e34:	b6030054 			; <UNDEFINED> instruction: 0xb6030054
    1e38:	00008d04 	andeq	r8, r0, r4, lsl #26
    1e3c:	31082400 	tstcc	r8, r0, lsl #8
    1e40:	03000006 	movweq	r0, #6
    1e44:	003a04b7 	ldrhteq	r0, [sl], -r7
    1e48:	07260000 	streq	r0, [r6, -r0]!
    1e4c:	00435350 	subeq	r5, r3, r0, asr r3
    1e50:	8d04b803 	stchi	8, cr11, [r4, #-12]
    1e54:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    1e58:	00052f08 	andeq	r2, r5, r8, lsl #30
    1e5c:	04b90300 	ldrteq	r0, [r9], #768	; 0x300
    1e60:	0000003a 	andeq	r0, r0, sl, lsr r0
    1e64:	5241072a 	subpl	r0, r1, #11010048	; 0xa80000
    1e68:	ba030052 	blt	c1fb8 <__RW_SIZE__+0xc1a38>
    1e6c:	00008d04 	andeq	r8, r0, r4, lsl #26
    1e70:	76082c00 	strvc	r2, [r8], -r0, lsl #24
    1e74:	03000005 	movweq	r0, #5
    1e78:	003a04bb 	ldrhteq	r0, [sl], -fp
    1e7c:	072e0000 	streq	r0, [lr, -r0]!
    1e80:	00524352 	subseq	r4, r2, r2, asr r3
    1e84:	8d04bc03 	stchi	12, cr11, [r4, #-12]
    1e88:	30000000 	andcc	r0, r0, r0
    1e8c:	00058108 	andeq	r8, r5, r8, lsl #2
    1e90:	04bd0300 	ldrteq	r0, [sp], #768	; 0x300
    1e94:	0000003a 	andeq	r0, r0, sl, lsr r0
    1e98:	05160832 	ldreq	r0, [r6, #-2098]	; 0xfffff7ce
    1e9c:	be030000 	cdplt	0, 0, cr0, cr3, cr0, {0}
    1ea0:	00008d04 	andeq	r8, r0, r4, lsl #26
    1ea4:	45083400 	strmi	r3, [r8, #-1024]	; 0xfffffc00
    1ea8:	03000005 	movweq	r0, #5
    1eac:	003a04bf 	ldrhteq	r0, [sl], -pc
    1eb0:	08360000 	ldmdaeq	r6!, {}	; <UNPREDICTABLE>
    1eb4:	0000051b 	andeq	r0, r0, fp, lsl r5
    1eb8:	8d04c003 	stchi	0, cr12, [r4, #-12]
    1ebc:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    1ec0:	00058c08 	andeq	r8, r5, r8, lsl #24
    1ec4:	04c10300 	strbeq	r0, [r1], #768	; 0x300
    1ec8:	0000003a 	andeq	r0, r0, sl, lsr r0
    1ecc:	0520083a 	streq	r0, [r0, #-2106]!	; 0xfffff7c6
    1ed0:	c2030000 	andgt	r0, r3, #0
    1ed4:	00008d04 	andeq	r8, r0, r4, lsl #26
    1ed8:	50083c00 	andpl	r3, r8, r0, lsl #24
    1edc:	03000005 	movweq	r0, #5
    1ee0:	003a04c3 	eorseq	r0, sl, r3, asr #9
    1ee4:	083e0000 	ldmdaeq	lr!, {}	; <UNPREDICTABLE>
    1ee8:	00000525 	andeq	r0, r0, r5, lsr #10
    1eec:	8d04c403 	cfstrshi	mvf12, [r4, #-12]
    1ef0:	40000000 	andmi	r0, r0, r0
    1ef4:	00059708 	andeq	r9, r5, r8, lsl #14
    1ef8:	04c50300 	strbeq	r0, [r5], #768	; 0x300
    1efc:	0000003a 	andeq	r0, r0, sl, lsr r0
    1f00:	05c60842 	strbeq	r0, [r6, #2114]	; 0x842
    1f04:	c6030000 	strgt	r0, [r3], -r0
    1f08:	00008d04 	andeq	r8, r0, r4, lsl #26
    1f0c:	5b084400 	blpl	212f14 <__RW_SIZE__+0x212994>
    1f10:	03000005 	movweq	r0, #5
    1f14:	003a04c7 	eorseq	r0, sl, r7, asr #9
    1f18:	07460000 	strbeq	r0, [r6, -r0]
    1f1c:	00524344 	subseq	r4, r2, r4, asr #6
    1f20:	8d04c803 	stchi	8, cr12, [r4, #-12]
    1f24:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    1f28:	0004fc08 	andeq	pc, r4, r8, lsl #24
    1f2c:	04c90300 	strbeq	r0, [r9], #768	; 0x300
    1f30:	0000003a 	andeq	r0, r0, sl, lsr r0
    1f34:	04c0084a 	strbeq	r0, [r0], #2122	; 0x84a
    1f38:	ca030000 	bgt	c1f40 <__RW_SIZE__+0xc19c0>
    1f3c:	00008d04 	andeq	r8, r0, r4, lsl #26
    1f40:	3a084c00 	bcc	214f48 <__RW_SIZE__+0x2149c8>
    1f44:	03000005 	movweq	r0, #5
    1f48:	003a04cb 	eorseq	r0, sl, fp, asr #9
    1f4c:	004e0000 	subeq	r0, lr, r0
    1f50:	0004b409 	andeq	fp, r4, r9, lsl #8
    1f54:	04cc0300 	strbeq	r0, [ip], #768	; 0x300
    1f58:	0000019a 	muleq	r0, sl, r1
    1f5c:	82080102 	andhi	r0, r8, #-2147483648	; 0x80000000
    1f60:	0a000000 	beq	1f68 <__RW_SIZE__+0x19e8>
    1f64:	0000073c 	andeq	r0, r0, ip, lsr r7
    1f68:	3ac81001 	bcc	ff205f74 <__ZI_LIMIT__+0xdf2059a0>
    1f6c:	003e0800 	eorseq	r0, lr, r0, lsl #16
    1f70:	9c010000 	stcls	0, cr0, [r1], {-0}
    1f74:	0007510b 	andeq	r5, r7, fp, lsl #2
    1f78:	7a1c0100 	bvc	702380 <__RW_SIZE__+0x701e00>
    1f7c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1f80:	2608003b 			; <UNDEFINED> instruction: 0x2608003b
    1f84:	01000000 	mrseq	r0, (UNDEF: 0)
    1f88:	0004039c 	muleq	r4, ip, r3
    1f8c:	07650c00 	strbeq	r0, [r5, -r0, lsl #24]!
    1f90:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    1f94:	0000007a 	andeq	r0, r0, sl, ror r0
    1f98:	0a00730e 	beq	1ebd8 <__RW_SIZE__+0x1e658>
    1f9c:	091affff 	ldmdbeq	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    1fa0:	ec231eec 	stc	14, cr1, [r3], #-944	; 0xfffffc50
    1fa4:	009f4fff 			; <UNDEFINED> instruction: 0x009f4fff
    1fa8:	0007a70d 	andeq	sl, r7, sp, lsl #14
    1fac:	30400100 	subcc	r0, r0, r0, lsl #2
    1fb0:	e408003b 	str	r0, [r8], #-59	; 0xffffffc5
    1fb4:	01000000 	mrseq	r0, (UNDEF: 0)
    1fb8:	0004409c 	muleq	r4, ip, r0
    1fbc:	07650e00 	strbeq	r0, [r5, -r0, lsl #28]!
    1fc0:	40010000 	andmi	r0, r1, r0
    1fc4:	00000073 	andeq	r0, r0, r3, ror r0
    1fc8:	000007ac 	andeq	r0, r0, ip, lsr #15
    1fcc:	0100690f 	tsteq	r0, pc, lsl #18
    1fd0:	00007342 	andeq	r7, r0, r2, asr #6
    1fd4:	0007cd00 	andeq	ip, r7, r0, lsl #26
    1fd8:	00741000 	rsbseq	r1, r4, r0
    1fdc:	007a4301 	rsbseq	r4, sl, r1, lsl #6
    1fe0:	50010000 	andpl	r0, r1, r0
    1fe4:	07130d00 	ldreq	r0, [r3, -r0, lsl #26]
    1fe8:	61010000 	mrsvs	r0, (UNDEF: 1)
    1fec:	08003c14 	stmdaeq	r0, {r2, r4, sl, fp, ip, sp}
    1ff0:	00000062 	andeq	r0, r0, r2, rrx
    1ff4:	04659c01 	strbteq	r9, [r5], #-3073	; 0xfffff3ff
    1ff8:	650e0000 	strvs	r0, [lr, #-0]
    1ffc:	01000007 	tsteq	r0, r7
    2000:	00007361 	andeq	r7, r0, r1, ror #6
    2004:	0007ec00 	andeq	lr, r7, r0, lsl #24
    2008:	29110000 	ldmdbcs	r1, {}	; <UNPREDICTABLE>
    200c:	01000007 	tsteq	r0, r7
    2010:	0000736f 	andeq	r7, r0, pc, ror #6
    2014:	003c7800 	eorseq	r7, ip, r0, lsl #16
    2018:	00002008 	andeq	r2, r0, r8
    201c:	0a9c0100 	beq	fe702424 <__ZI_LIMIT__+0xde701e50>
    2020:	0000071f 	andeq	r0, r0, pc, lsl r7
    2024:	3c987c01 	ldccc	12, cr7, [r8], {1}
    2028:	00220800 	eoreq	r0, r2, r0, lsl #16
    202c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2030:	0007b20d 	andeq	fp, r7, sp, lsl #4
    2034:	bc820100 	stflts	f0, [r2], {0}
    2038:	1808003c 	stmdane	r8, {r2, r3, r4, r5}
    203c:	01000000 	mrseq	r0, (UNDEF: 0)
    2040:	0004b09c 	muleq	r4, ip, r0
    2044:	07650e00 	strbeq	r0, [r5, -r0, lsl #28]!
    2048:	82010000 	andhi	r0, r1, #0
    204c:	00000073 	andeq	r0, r0, r3, ror r0
    2050:	0000080d 	andeq	r0, r0, sp, lsl #16
    2054:	07990a00 	ldreq	r0, [r9, r0, lsl #20]
    2058:	8b010000 	blhi	42060 <__RW_SIZE__+0x41ae0>
    205c:	08003cd4 	stmdaeq	r0, {r2, r4, r6, r7, sl, fp, ip, sp}
    2060:	0000004c 	andeq	r0, r0, ip, asr #32
    2064:	720d9c01 	andvc	r9, sp, #256	; 0x100
    2068:	01000007 	tsteq	r0, r7
    206c:	003d2094 	mlaseq	sp, r4, r0, r2
    2070:	00003408 	andeq	r3, r0, r8, lsl #8
    2074:	e69c0100 	ldr	r0, [ip], r0, lsl #2
    2078:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    207c:	00000511 	andeq	r0, r0, r1, lsl r5
    2080:	00459401 	subeq	r9, r5, r1, lsl #8
    2084:	082e0000 	stmdaeq	lr!, {}	; <UNPREDICTABLE>
    2088:	0a000000 	beq	2090 <__RW_SIZE__+0x1b10>
    208c:	0000078b 	andeq	r0, r0, fp, lsl #15
    2090:	3d54a701 	ldclcc	7, cr10, [r4, #-4]
    2094:	00220800 	eoreq	r0, r2, r0, lsl #16
    2098:	9c010000 	stcls	0, cr0, [r1], {-0}
    209c:	00012d12 	andeq	r2, r1, r2, lsl sp
    20a0:	06ce0400 	strbeq	r0, [lr], r0, lsl #8
    20a4:	00000503 	andeq	r0, r0, r3, lsl #10
    20a8:	00007305 	andeq	r7, r0, r5, lsl #6
    20ac:	04a10000 	strteq	r0, [r1], #0
    20b0:	00040000 	andeq	r0, r4, r0
    20b4:	00000aa3 	andeq	r0, r0, r3, lsr #21
    20b8:	013a0104 	teqeq	sl, r4, lsl #2
    20bc:	42010000 	andmi	r0, r1, #0
    20c0:	28000008 	stmdacs	r0, {r3}
    20c4:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    20c8:	c808003d 	stmdagt	r8, {r0, r2, r3, r4, r5}
    20cc:	2e000001 	cdpcs	0, 0, cr0, cr0, cr1, {0}
    20d0:	02000008 	andeq	r0, r0, #8
    20d4:	007b0601 	rsbseq	r0, fp, r1, lsl #12
    20d8:	01020000 	mrseq	r0, (UNDEF: 2)
    20dc:	00007908 	andeq	r7, r0, r8, lsl #18
    20e0:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    20e4:	000000c2 	andeq	r0, r0, r2, asr #1
    20e8:	00038c03 	andeq	r8, r3, r3, lsl #24
    20ec:	45360200 	ldrmi	r0, [r6, #-512]!	; 0xfffffe00
    20f0:	02000000 	andeq	r0, r0, #0
    20f4:	00930702 	addseq	r0, r3, r2, lsl #14
    20f8:	04020000 	streq	r0, [r2], #-0
    20fc:	0001de05 	andeq	sp, r1, r5, lsl #28
    2100:	021b0300 	andseq	r0, fp, #0, 6
    2104:	50020000 	andpl	r0, r2, r0
    2108:	0000005e 	andeq	r0, r0, lr, asr r0
    210c:	02070402 	andeq	r0, r7, #33554432	; 0x2000000
    2110:	02000001 	andeq	r0, r0, #1
    2114:	01d90508 	bicseq	r0, r9, r8, lsl #10
    2118:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    211c:	0000fd07 	andeq	pc, r0, r7, lsl #26
    2120:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
    2124:	00746e69 	rsbseq	r6, r4, r9, ror #28
    2128:	07070402 	streq	r0, [r7, -r2, lsl #8]
    212c:	02000001 	andeq	r0, r0, #1
    2130:	01d00704 	bicseq	r0, r0, r4, lsl #14
    2134:	53050000 	movwpl	r0, #20480	; 0x5000
    2138:	05000000 	streq	r0, [r0, #-0]
    213c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2140:	e9031c06 	stmdb	r3, {r1, r2, sl, fp, ip}
    2144:	0000f703 	andeq	pc, r0, r3, lsl #14
    2148:	52430700 	subpl	r0, r3, #0, 14
    214c:	eb03004c 	bl	c2284 <__RW_SIZE__+0xc1d04>
    2150:	00008803 	andeq	r8, r0, r3, lsl #16
    2154:	43070000 	movwmi	r0, #28672	; 0x7000
    2158:	03004852 	movweq	r4, #2130	; 0x852
    215c:	008803ec 	addeq	r0, r8, ip, ror #7
    2160:	07040000 	streq	r0, [r4, -r0]
    2164:	00524449 	subseq	r4, r2, r9, asr #8
    2168:	8803ed03 	stmdahi	r3, {r0, r1, r8, sl, fp, sp, lr, pc}
    216c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2170:	52444f07 	subpl	r4, r4, #7, 30
    2174:	03ee0300 	mvneq	r0, #0, 6
    2178:	00000088 	andeq	r0, r0, r8, lsl #1
    217c:	0023080c 	eoreq	r0, r3, ip, lsl #16
    2180:	ef030000 	svc	0x00030000
    2184:	00008803 	andeq	r8, r0, r3, lsl #16
    2188:	42071000 	andmi	r1, r7, #0
    218c:	03005252 	movweq	r5, #594	; 0x252
    2190:	008803f0 	strdeq	r0, [r8], r0	; <UNPREDICTABLE>
    2194:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
    2198:	0000022a 	andeq	r0, r0, sl, lsr #4
    219c:	8803f103 	stmdahi	r3, {r0, r1, r8, ip, sp, lr, pc}
    21a0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    21a4:	00f00900 	rscseq	r0, r0, r0, lsl #18
    21a8:	f2030000 	vhadd.s8	d0, d3, d0
    21ac:	00009203 	andeq	r9, r0, r3, lsl #4
    21b0:	03280600 	teqeq	r8, #0, 12
    21b4:	018e0434 	orreq	r0, lr, r4, lsr r4
    21b8:	43070000 	movwmi	r0, #28672	; 0x7000
    21bc:	36030052 			; <UNDEFINED> instruction: 0x36030052
    21c0:	00008804 	andeq	r8, r0, r4, lsl #16
    21c4:	05080000 	streq	r0, [r8, #-0]
    21c8:	03000000 	movweq	r0, #0
    21cc:	00880437 	addeq	r0, r8, r7, lsr r4
    21d0:	07040000 	streq	r0, [r4, -r0]
    21d4:	00524943 	subseq	r4, r2, r3, asr #18
    21d8:	88043803 	stmdahi	r4, {r0, r1, fp, ip, sp}
    21dc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    21e0:	0000e708 	andeq	lr, r0, r8, lsl #14
    21e4:	04390300 	ldrteq	r0, [r9], #-768	; 0xfffffd00
    21e8:	00000088 	andeq	r0, r0, r8, lsl #1
    21ec:	0070080c 	rsbseq	r0, r0, ip, lsl #16
    21f0:	3a030000 	bcc	c21f8 <__RW_SIZE__+0xc1c78>
    21f4:	00008804 	andeq	r8, r0, r4, lsl #16
    21f8:	8c081000 	stchi	0, cr1, [r8], {-0}
    21fc:	03000000 	movweq	r0, #0
    2200:	0088043b 	addeq	r0, r8, fp, lsr r4
    2204:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
    2208:	000000ba 	strheq	r0, [r0], -sl
    220c:	88043c03 	stmdahi	r4, {r0, r1, sl, fp, ip, sp}
    2210:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    2214:	0000cc08 	andeq	ip, r0, r8, lsl #24
    2218:	043d0300 	ldrteq	r0, [sp], #-768	; 0xfffffd00
    221c:	00000088 	andeq	r0, r0, r8, lsl #1
    2220:	0000081c 	andeq	r0, r0, ip, lsl r8
    2224:	3e030000 	cdpcc	0, 0, cr0, cr3, cr0, {0}
    2228:	00008804 	andeq	r8, r0, r4, lsl #16
    222c:	43072000 	movwmi	r2, #28672	; 0x7000
    2230:	03005253 	movweq	r5, #595	; 0x253
    2234:	0088043f 	addeq	r0, r8, pc, lsr r4
    2238:	00240000 	eoreq	r0, r4, r0
    223c:	00020309 	andeq	r0, r2, r9, lsl #6
    2240:	044a0300 	strbeq	r0, [sl], #-768	; 0xfffffd00
    2244:	00000103 	andeq	r0, r0, r3, lsl #2
    2248:	d2031c06 	andle	r1, r3, #1536	; 0x600
    224c:	00025804 	andeq	r5, r2, r4, lsl #16
    2250:	52530700 	subspl	r0, r3, #0, 14
    2254:	04d40300 	ldrbeq	r0, [r4], #768	; 0x300
    2258:	0000008d 	andeq	r0, r0, sp, lsl #1
    225c:	04ea0800 	strbteq	r0, [sl], #2048	; 0x800
    2260:	d5030000 	strle	r0, [r3, #-0]
    2264:	00003a04 	andeq	r3, r0, r4, lsl #20
    2268:	44070200 	strmi	r0, [r7], #-512	; 0xfffffe00
    226c:	d6030052 			; <UNDEFINED> instruction: 0xd6030052
    2270:	00008d04 	andeq	r8, r0, r4, lsl #26
    2274:	eb080400 	bl	20327c <__RW_SIZE__+0x202cfc>
    2278:	03000005 	movweq	r0, #5
    227c:	003a04d7 	ldrsbteq	r0, [sl], -r7
    2280:	07060000 	streq	r0, [r6, -r0]
    2284:	00525242 	subseq	r5, r2, r2, asr #4
    2288:	8d04d803 	stchi	8, cr13, [r4, #-12]
    228c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2290:	0005f508 	andeq	pc, r5, r8, lsl #10
    2294:	04d90300 	ldrbeq	r0, [r9], #768	; 0x300
    2298:	0000003a 	andeq	r0, r0, sl, lsr r0
    229c:	5243070a 	subpl	r0, r3, #2621440	; 0x280000
    22a0:	da030031 	ble	c236c <__RW_SIZE__+0xc1dec>
    22a4:	00008d04 	andeq	r8, r0, r4, lsl #26
    22a8:	ff080c00 			; <UNDEFINED> instruction: 0xff080c00
    22ac:	03000005 	movweq	r0, #5
    22b0:	003a04db 	ldrsbteq	r0, [sl], -fp
    22b4:	070e0000 	streq	r0, [lr, -r0]
    22b8:	00325243 	eorseq	r5, r2, r3, asr #4
    22bc:	8d04dc03 	stchi	12, cr13, [r4, #-12]
    22c0:	10000000 	andne	r0, r0, r0
    22c4:	00060908 	andeq	r0, r6, r8, lsl #18
    22c8:	04dd0300 	ldrbeq	r0, [sp], #768	; 0x300
    22cc:	0000003a 	andeq	r0, r0, sl, lsr r0
    22d0:	52430712 	subpl	r0, r3, #4718592	; 0x480000
    22d4:	de030033 	mcrle	0, 0, r0, cr3, cr3, {1}
    22d8:	00008d04 	andeq	r8, r0, r4, lsl #26
    22dc:	13081400 	movwne	r1, #33792	; 0x8400
    22e0:	03000006 	movweq	r0, #6
    22e4:	003a04df 	ldrsbteq	r0, [sl], -pc
    22e8:	08160000 	ldmdaeq	r6, {}	; <UNPREDICTABLE>
    22ec:	000007c4 	andeq	r0, r0, r4, asr #15
    22f0:	8d04e003 	stchi	0, cr14, [r4, #-12]
    22f4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    22f8:	00061d08 	andeq	r1, r6, r8, lsl #26
    22fc:	04e10300 	strbteq	r0, [r1], #768	; 0x300
    2300:	0000003a 	andeq	r0, r0, sl, lsr r0
    2304:	d909001a 	stmdble	r9, {r1, r3, r4}
    2308:	03000007 	movweq	r0, #7
    230c:	019a04e2 	orrseq	r0, sl, r2, ror #9
    2310:	040a0000 	streq	r0, [sl], #-0
    2314:	026c040b 	rsbeq	r0, ip, #184549376	; 0xb000000
    2318:	01020000 	mrseq	r0, (UNDEF: 2)
    231c:	00008208 	andeq	r8, r0, r8, lsl #4
    2320:	79040b00 	stmdbvc	r4, {r8, r9, fp}
    2324:	0c000002 	stceq	0, cr0, [r0], {2}
    2328:	0000026c 	andeq	r0, r0, ip, ror #4
    232c:	00084903 	andeq	r4, r8, r3, lsl #18
    2330:	89280400 	stmdbhi	r8!, {sl}
    2334:	0d000002 	stceq	0, cr0, [r0, #-8]
    2338:	000007fe 	strdeq	r0, [r0], -lr
    233c:	a0000604 	andge	r0, r0, r4, lsl #12
    2340:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    2344:	00000819 	andeq	r0, r0, r9, lsl r8
    2348:	00000264 	andeq	r0, r0, r4, ror #4
    234c:	00030000 	andeq	r0, r3, r0
    2350:	04000008 	streq	r0, [r0], #-8
    2354:	00027e62 	andeq	r7, r2, r2, ror #28
    2358:	07ec0f00 	strbeq	r0, [ip, r0, lsl #30]!
    235c:	2b010000 	blcs	42364 <__RW_SIZE__+0x41de4>
    2360:	0002c201 	andeq	ip, r2, r1, lsl #4
    2364:	74701000 	ldrbtvc	r1, [r0], #-0
    2368:	662b0100 	strtvs	r0, [fp], -r0, lsl #2
    236c:	00000002 	andeq	r0, r0, r2
    2370:	00045a11 	andeq	r5, r4, r1, lsl sl
    2374:	6c3e0100 	ldfvss	f0, [lr], #-0
    2378:	01000002 	tsteq	r0, r2
    237c:	00048512 	andeq	r8, r4, r2, lsl r5
    2380:	78080100 	stmdavc	r8, {r8}
    2384:	b808003d 	stmdalt	r8, {r0, r2, r3, r4, r5}
    2388:	01000000 	mrseq	r0, (UNDEF: 0)
    238c:	0003209c 	muleq	r3, ip, r0
    2390:	080f1300 	stmdaeq	pc, {r8, r9, ip}	; <UNPREDICTABLE>
    2394:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    2398:	00000073 	andeq	r0, r0, r3, ror r0
    239c:	0000084f 	andeq	r0, r0, pc, asr #16
    23a0:	76696414 			; <UNDEFINED> instruction: 0x76696414
    23a4:	200a0100 	andcs	r0, sl, r0, lsl #2
    23a8:	70000003 	andvc	r0, r0, r3
    23ac:	15000008 	strne	r0, [r0, #-8]
    23b0:	00000814 	andeq	r0, r0, r4, lsl r8
    23b4:	007a0b01 	rsbseq	r0, sl, r1, lsl #22
    23b8:	08880000 	stmeq	r8, {}	; <UNPREDICTABLE>
    23bc:	e7150000 	ldr	r0, [r5, -r0]
    23c0:	01000007 	tsteq	r0, r7
    23c4:	00007a0c 	andeq	r7, r0, ip, lsl #20
    23c8:	0008c300 	andeq	ip, r8, r0, lsl #6
    23cc:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    23d0:	00082c04 	andeq	r2, r8, r4, lsl #24
    23d4:	07c90f00 	strbeq	r0, [r9, r0, lsl #30]
    23d8:	1f010000 	svcne	0x00010000
    23dc:	00033f01 	andeq	r3, r3, r1, lsl #30
    23e0:	08271600 	stmdaeq	r7!, {r9, sl, ip}
    23e4:	1f010000 	svcne	0x00010000
    23e8:	0000026c 	andeq	r0, r0, ip, ror #4
    23ec:	03271700 	teqeq	r7, #0, 14
    23f0:	3e300000 	cdpcc	0, 3, cr0, cr0, cr0, {0}
    23f4:	003a0800 	eorseq	r0, sl, r0, lsl #16
    23f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    23fc:	0000035a 	andeq	r0, r0, sl, asr r3
    2400:	00033318 	andeq	r3, r3, r8, lsl r3
    2404:	00500100 	subseq	r0, r0, r0, lsl #2
    2408:	0002ab17 	andeq	sl, r2, r7, lsl fp
    240c:	003e6c00 	eorseq	r6, lr, r0, lsl #24
    2410:	00004208 	andeq	r4, r0, r8, lsl #4
    2414:	909c0100 	addsls	r0, ip, r0, lsl #2
    2418:	19000003 	stmdbne	r0, {r0, r1}
    241c:	000002b7 			; <UNDEFINED> instruction: 0x000002b7
    2420:	000008e5 	andeq	r0, r0, r5, ror #17
    2424:	0003271a 	andeq	r2, r3, sl, lsl r7
    2428:	003e7200 	eorseq	r7, lr, r0, lsl #4
    242c:	00009808 	andeq	r9, r0, r8, lsl #16
    2430:	192f0100 	stmdbne	pc!, {r8}	; <UNPREDICTABLE>
    2434:	00000333 	andeq	r0, r0, r3, lsr r3
    2438:	0000091d 	andeq	r0, r0, sp, lsl r9
    243c:	501b0000 	andspl	r0, fp, r0
    2440:	01000006 	tsteq	r0, r6
    2444:	003eb033 	eorseq	fp, lr, r3, lsr r0
    2448:	00006008 	andeq	r6, r0, r8
    244c:	269c0100 	ldrcs	r0, [ip], r0, lsl #2
    2450:	1c000004 	stcne	0, cr0, [r0], {4}
    2454:	00746d66 	rsbseq	r6, r4, r6, ror #26
    2458:	02663301 	rsbeq	r3, r6, #67108864	; 0x4000000
    245c:	91020000 	mrsls	r0, (UNDEF: 2)
    2460:	611e1d70 	tstvs	lr, r0, ror sp
    2464:	35010070 	strcc	r0, [r1, #-112]	; 0xffffff90
    2468:	000002a0 	andeq	r0, r0, r0, lsr #5
    246c:	7ddc9103 	ldfvcp	f1, [ip, #12]
    2470:	0008081f 	andeq	r0, r8, pc, lsl r8
    2474:	26360100 	ldrtcs	r0, [r6], -r0, lsl #2
    2478:	03000004 	movweq	r0, #4
    247c:	207de091 			; <UNDEFINED> instruction: 0x207de091
    2480:	000002ab 	andeq	r0, r0, fp, lsr #5
    2484:	08003ec6 	stmdaeq	r0, {r1, r2, r6, r7, r9, sl, fp, ip, sp}
    2488:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    248c:	04073a01 	streq	r3, [r7], #-2561	; 0xfffff5ff
    2490:	b7190000 	ldrlt	r0, [r9, -r0]
    2494:	3b000002 	blcc	24a4 <__RW_SIZE__+0x1f24>
    2498:	1a000009 	bne	24c4 <__RW_SIZE__+0x1f44>
    249c:	00000327 	andeq	r0, r0, r7, lsr #6
    24a0:	08003ecc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, fp, ip, sp}
    24a4:	000000c8 	andeq	r0, r0, r8, asr #1
    24a8:	33192f01 	tstcc	r9, #1, 30
    24ac:	81000003 	tsthi	r0, r3
    24b0:	00000009 	andeq	r0, r0, r9
    24b4:	3ec62100 	polccs	f2, f6, f0
    24b8:	04890800 	streq	r0, [r9], #2048	; 0x800
    24bc:	01220000 	teqeq	r2, r0
    24c0:	54910252 	ldrpl	r0, [r1], #594	; 0x252
    24c4:	03510122 	cmpeq	r1, #-2147483640	; 0x80000008
    24c8:	22065091 	andcs	r5, r6, #145	; 0x91
    24cc:	91035001 	tstls	r3, r1
    24d0:	00007dc0 	andeq	r7, r0, r0, asr #27
    24d4:	00026c23 	andeq	r6, r2, r3, lsr #24
    24d8:	00043600 	andeq	r3, r4, r0, lsl #12
    24dc:	00812400 	addeq	r2, r1, r0, lsl #8
    24e0:	00ff0000 	rscseq	r0, pc, r0
    24e4:	0002c225 	andeq	ip, r2, r5, lsr #4
    24e8:	003f1000 	eorseq	r1, pc, r0
    24ec:	00001608 	andeq	r1, r0, r8, lsl #12
    24f0:	269c0100 	ldrcs	r0, [ip], r0, lsl #2
    24f4:	00000833 	andeq	r0, r0, r3, lsr r8
    24f8:	026c4b01 	rsbeq	r4, ip, #1024	; 0x400
    24fc:	3f280000 	svccc	0x00280000
    2500:	00180800 	andseq	r0, r8, r0, lsl #16
    2504:	9c010000 	stcls	0, cr0, [r1], {-0}
    2508:	00000478 	andeq	r0, r0, r8, ror r4
    250c:	00787227 	rsbseq	r7, r8, r7, lsr #4
    2510:	026c4d01 	rsbeq	r4, ip, #1, 26	; 0x40
    2514:	c2280000 	eorgt	r0, r8, #0
    2518:	28000002 	stmdacs	r0, {r1}
    251c:	1208003f 	andne	r0, r8, #63	; 0x3f
    2520:	01000000 	mrseq	r0, (UNDEF: 0)
    2524:	2d29004f 	stccs	0, cr0, [r9, #-316]!	; 0xfffffec4
    2528:	07000001 	streq	r0, [r0, -r1]
    252c:	048406ce 	streq	r0, [r4], #1742	; 0x6ce
    2530:	73050000 	movwvc	r0, #20480	; 0x5000
    2534:	2a000000 	bcs	253c <__RW_SIZE__+0x1fbc>
    2538:	0000081e 	andeq	r0, r0, lr, lsl r8
    253c:	0073dc05 	rsbseq	sp, r3, r5, lsl #24
    2540:	662b0000 	strtvs	r0, [fp], -r0
    2544:	2b000002 	blcs	2554 <__RW_SIZE__+0x1fd4>
    2548:	00000273 	andeq	r0, r0, r3, ror r2
    254c:	00027e2b 	andeq	r7, r2, fp, lsr #28
    2550:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    2554:	02000000 	andeq	r0, r0, #0
    2558:	000cff00 	andeq	pc, ip, r0, lsl #30
    255c:	94010400 	strls	r0, [r1], #-1024	; 0xfffffc00
    2560:	00000009 	andeq	r0, r0, r9
    2564:	48080030 	stmdami	r8, {r4, r5}
    2568:	63080030 	movwvs	r0, #32816	; 0x8030
    256c:	2e307472 	mrccs	4, 1, r7, cr0, cr2, {3}
    2570:	3a460073 	bcc	1182744 <__RW_SIZE__+0x11821c4>
    2574:	5349415c 	movtpl	r4, #37212	; 0x915c
    2578:	69465c57 	stmdbvs	r6, {r0, r1, r2, r4, r6, sl, fp, ip, lr}^
    257c:	61776d72 	cmnvs	r7, r2, ror sp
    2580:	72706572 	rsbsvc	r6, r0, #478150656	; 0x1c800000
    2584:	6172676f 	cmnvs	r2, pc, ror #14
    2588:	6e696d6d 	cdpvs	13, 6, cr6, cr9, cr13, {3}
    258c:	5f365c67 	svcpl	0x00365c67
    2590:	cdc5f0b8 	stclgt	0, cr15, [r5, #736]	; 0x2e0
    2594:	e1b7dac0 			; <UNDEFINED> instruction: 0xe1b7dac0
    2598:	3134325f 	teqcc	r4, pc, asr r2
    259c:	5c303232 	lfmpl	f3, 4, [r0], #-200	; 0xffffff38
    25a0:	4a4f5250 	bmi	13d6ee8 <__RW_SIZE__+0x13d6968>
    25a4:	5f544345 	svcpl	0x00544345
    25a8:	45544f4d 	ldrbmi	r4, [r4, #-3917]	; 0xfffff0b3
    25ac:	4e470052 	mcrmi	0, 2, r0, cr7, cr2, {2}
    25b0:	53412055 	movtpl	r2, #4181	; 0x1055
    25b4:	322e3220 	eorcc	r3, lr, #32, 4
    25b8:	32352e33 	eorscc	r2, r5, #816	; 0x330
    25bc:	Address 0x000025bc is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <__RW_SIZE__+0x2bfb2c>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <__RW_SIZE__+0x3806a8>
  24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
  2c:	0b0b0024 	bleq	2c00c4 <__RW_SIZE__+0x2bfb44>
  30:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  34:	35050000 	strcc	r0, [r5, #-0]
  38:	00134900 	andseq	r4, r3, r0, lsl #18
  3c:	01130600 	tsteq	r3, r0, lsl #12
  40:	0b3a0b0b 	bleq	e82c74 <__RW_SIZE__+0xe826f4>
  44:	1301053b 	movwne	r0, #5435	; 0x153b
  48:	0d070000 	stceq	0, cr0, [r7, #-0]
  4c:	3a080300 	bcc	200c54 <__RW_SIZE__+0x2006d4>
  50:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	000b3813 	andeq	r3, fp, r3, lsl r8
  58:	000d0800 	andeq	r0, sp, r0, lsl #16
  5c:	0b3a0e03 	bleq	e83870 <__RW_SIZE__+0xe832f0>
  60:	1349053b 	movtne	r0, #38203	; 0x953b
  64:	00000b38 	andeq	r0, r0, r8, lsr fp
  68:	03001609 	movweq	r1, #1545	; 0x609
  6c:	3b0b3a0e 	blcc	2ce8ac <__RW_SIZE__+0x2ce32c>
  70:	00134905 	andseq	r4, r3, r5, lsl #18
  74:	002e0a00 	eoreq	r0, lr, r0, lsl #20
  78:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  7c:	0b3b0b3a 	bleq	ec2d6c <__RW_SIZE__+0xec27ec>
  80:	01111927 	tsteq	r1, r7, lsr #18
  84:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  88:	00194297 	mulseq	r9, r7, r2
  8c:	012e0b00 	teqeq	lr, r0, lsl #22
  90:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  94:	0b3b0b3a 	bleq	ec2d84 <__RW_SIZE__+0xec2804>
  98:	13491927 	movtne	r1, #39207	; 0x9927
  9c:	06120111 			; <UNDEFINED> instruction: 0x06120111
  a0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  a4:	00130119 	andseq	r0, r3, r9, lsl r1
  a8:	00340c00 	eorseq	r0, r4, r0, lsl #24
  ac:	0b3a0803 	bleq	e820c0 <__RW_SIZE__+0xe81b40>
  b0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  b4:	00001802 	andeq	r1, r0, r2, lsl #16
  b8:	3f002e0d 	svccc	0x00002e0d
  bc:	3a0e0319 	bcc	380d28 <__RW_SIZE__+0x3807a8>
  c0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
  c4:	11134919 	tstne	r3, r9, lsl r9
  c8:	40061201 	andmi	r1, r6, r1, lsl #4
  cc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  d0:	340e0000 	strcc	r0, [lr], #-0
  d4:	3a0e0300 	bcc	380cdc <__RW_SIZE__+0x38075c>
  d8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  dc:	3c193f13 	ldccc	15, cr3, [r9], {19}
  e0:	00000019 	andeq	r0, r0, r9, lsl r0
  e4:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
  e8:	030b130e 	movweq	r1, #45838	; 0xb30e
  ec:	110e1b0e 	tstne	lr, lr, lsl #22
  f0:	10061201 	andne	r1, r6, r1, lsl #4
  f4:	02000017 	andeq	r0, r0, #23
  f8:	0b0b0024 	bleq	2c0190 <__RW_SIZE__+0x2bfc10>
  fc:	0e030b3e 	vmoveq.16	d3[0], r0
 100:	16030000 	strne	r0, [r3], -r0
 104:	3a0e0300 	bcc	380d0c <__RW_SIZE__+0x38078c>
 108:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 10c:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
 110:	0b0b0024 	bleq	2c01a8 <__RW_SIZE__+0x2bfc28>
 114:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 118:	35050000 	strcc	r0, [r5, #-0]
 11c:	00134900 	andseq	r4, r3, r0, lsl #18
 120:	01130600 	tsteq	r3, r0, lsl #12
 124:	0b3a0b0b 	bleq	e82d58 <__RW_SIZE__+0xe827d8>
 128:	1301053b 	movwne	r0, #5435	; 0x153b
 12c:	0d070000 	stceq	0, cr0, [r7, #-0]
 130:	3a080300 	bcc	200d38 <__RW_SIZE__+0x2007b8>
 134:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 138:	000b3813 	andeq	r3, fp, r3, lsl r8
 13c:	000d0800 	andeq	r0, sp, r0, lsl #16
 140:	0b3a0e03 	bleq	e83954 <__RW_SIZE__+0xe833d4>
 144:	1349053b 	movtne	r0, #38203	; 0x953b
 148:	00000b38 	andeq	r0, r0, r8, lsr fp
 14c:	03001609 	movweq	r1, #1545	; 0x609
 150:	3b0b3a0e 	blcc	2ce990 <__RW_SIZE__+0x2ce410>
 154:	00134905 	andseq	r4, r3, r5, lsl #18
 158:	002e0a00 	eoreq	r0, lr, r0, lsl #20
 15c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 160:	0b3b0b3a 	bleq	ec2e50 <__RW_SIZE__+0xec28d0>
 164:	01111927 	tsteq	r1, r7, lsr #18
 168:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 16c:	00194297 	mulseq	r9, r7, r2
 170:	00340b00 	eorseq	r0, r4, r0, lsl #22
 174:	0b3a0e03 	bleq	e83988 <__RW_SIZE__+0xe83408>
 178:	1349053b 	movtne	r0, #38203	; 0x953b
 17c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 180:	01000000 	mrseq	r0, (UNDEF: 0)
 184:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 188:	0e030b13 	vmoveq.32	d3[0], r0
 18c:	17550e1b 	smmlane	r5, fp, lr, r0
 190:	17100111 			; <UNDEFINED> instruction: 0x17100111
 194:	24020000 	strcs	r0, [r2], #-0
 198:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 19c:	000e030b 	andeq	r0, lr, fp, lsl #6
 1a0:	00160300 	andseq	r0, r6, r0, lsl #6
 1a4:	0b3a0e03 	bleq	e839b8 <__RW_SIZE__+0xe83438>
 1a8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 1ac:	24040000 	strcs	r0, [r4], #-0
 1b0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 1b4:	0008030b 	andeq	r0, r8, fp, lsl #6
 1b8:	012e0500 	teqeq	lr, r0, lsl #10
 1bc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 1c0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 1c4:	13491927 	movtne	r1, #39207	; 0x9927
 1c8:	06120111 			; <UNDEFINED> instruction: 0x06120111
 1cc:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 1d0:	00130119 	andseq	r0, r3, r9, lsl r1
 1d4:	00340600 	eorseq	r0, r4, r0, lsl #12
 1d8:	0b3a0e03 	bleq	e839ec <__RW_SIZE__+0xe8346c>
 1dc:	1349053b 	movtne	r0, #38203	; 0x953b
 1e0:	00001702 	andeq	r1, r0, r2, lsl #14
 1e4:	3f012e07 	svccc	0x00012e07
 1e8:	3a0e0319 	bcc	380e54 <__RW_SIZE__+0x3808d4>
 1ec:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 1f0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 1f4:	97184006 	ldrls	r4, [r8, -r6]
 1f8:	13011942 	movwne	r1, #6466	; 0x1942
 1fc:	05080000 	streq	r0, [r8, #-0]
 200:	3a0e0300 	bcc	380e08 <__RW_SIZE__+0x380888>
 204:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 208:	00180213 	andseq	r0, r8, r3, lsl r2
 20c:	00050900 	andeq	r0, r5, r0, lsl #18
 210:	0b3a0e03 	bleq	e83a24 <__RW_SIZE__+0xe834a4>
 214:	1349053b 	movtne	r0, #38203	; 0x953b
 218:	00001702 	andeq	r1, r0, r2, lsl #14
 21c:	0b000f0a 	bleq	3e4c <__RW_SIZE__+0x38cc>
 220:	0013490b 	andseq	r4, r3, fp, lsl #18
 224:	012e0b00 	teqeq	lr, r0, lsl #22
 228:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 22c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 230:	13491927 	movtne	r1, #39207	; 0x9927
 234:	06120111 			; <UNDEFINED> instruction: 0x06120111
 238:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 23c:	00000019 	andeq	r0, r0, r9, lsl r0
 240:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
 244:	030b130e 	movweq	r1, #45838	; 0xb30e
 248:	110e1b0e 	tstne	lr, lr, lsl #22
 24c:	10061201 	andne	r1, r6, r1, lsl #4
 250:	02000017 	andeq	r0, r0, #23
 254:	0b0b0024 	bleq	2c02ec <__RW_SIZE__+0x2bfd6c>
 258:	0e030b3e 	vmoveq.16	d3[0], r0
 25c:	16030000 	strne	r0, [r3], -r0
 260:	3a0e0300 	bcc	380e68 <__RW_SIZE__+0x3808e8>
 264:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 268:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
 26c:	0b0b0024 	bleq	2c0304 <__RW_SIZE__+0x2bfd84>
 270:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 274:	35050000 	strcc	r0, [r5, #-0]
 278:	00134900 	andseq	r4, r3, r0, lsl #18
 27c:	01130600 	tsteq	r3, r0, lsl #12
 280:	0b3a0b0b 	bleq	e82eb4 <__RW_SIZE__+0xe82934>
 284:	1301053b 	movwne	r0, #5435	; 0x153b
 288:	0d070000 	stceq	0, cr0, [r7, #-0]
 28c:	3a080300 	bcc	200e94 <__RW_SIZE__+0x200914>
 290:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 294:	000b3813 	andeq	r3, fp, r3, lsl r8
 298:	000d0800 	andeq	r0, sp, r0, lsl #16
 29c:	0b3a0e03 	bleq	e83ab0 <__RW_SIZE__+0xe83530>
 2a0:	1349053b 	movtne	r0, #38203	; 0x953b
 2a4:	00000b38 	andeq	r0, r0, r8, lsr fp
 2a8:	03001609 	movweq	r1, #1545	; 0x609
 2ac:	3b0b3a0e 	blcc	2ceaec <__RW_SIZE__+0x2ce56c>
 2b0:	00134905 	andseq	r4, r3, r5, lsl #18
 2b4:	002e0a00 	eoreq	r0, lr, r0, lsl #20
 2b8:	0b3a0e03 	bleq	e83acc <__RW_SIZE__+0xe8354c>
 2bc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 2c0:	0b201349 	bleq	804fec <__RW_SIZE__+0x804a6c>
 2c4:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
 2c8:	03193f00 	tsteq	r9, #0, 30
 2cc:	3b0b3a0e 	blcc	2ceb0c <__RW_SIZE__+0x2ce58c>
 2d0:	1119270b 	tstne	r9, fp, lsl #14
 2d4:	40061201 	andmi	r1, r6, r1, lsl #4
 2d8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 2dc:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
 2e0:	03193f01 	tsteq	r9, #1, 30
 2e4:	3b0b3a0e 	blcc	2ceb24 <__RW_SIZE__+0x2ce5a4>
 2e8:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 2ec:	010b2013 	tsteq	fp, r3, lsl r0
 2f0:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
 2f4:	08030034 	stmdaeq	r3, {r2, r4, r5}
 2f8:	0b3b0b3a 	bleq	ec2fe8 <__RW_SIZE__+0xec2a68>
 2fc:	00001349 	andeq	r1, r0, r9, asr #6
 300:	31012e0e 	tstcc	r1, lr, lsl #28
 304:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 308:	97184006 	ldrls	r4, [r8, -r6]
 30c:	13011942 	movwne	r1, #6466	; 0x1942
 310:	340f0000 	strcc	r0, [pc], #-0	; 318 <__ZI_SIZE__+0x2c0>
 314:	00133100 	andseq	r3, r3, r0, lsl #2
 318:	00341000 	eorseq	r1, r4, r0
 31c:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
 320:	1d110000 	ldcne	0, cr0, [r1, #-0]
 324:	11133100 	tstne	r3, r0, lsl #2
 328:	58061201 	stmdapl	r6, {r0, r9, ip}
 32c:	000b590b 	andeq	r5, fp, fp, lsl #18
 330:	012e1200 	teqeq	lr, r0, lsl #4
 334:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 338:	0b3b0b3a 	bleq	ec3028 <__RW_SIZE__+0xec2aa8>
 33c:	01111927 	tsteq	r1, r7, lsr #18
 340:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 344:	01194297 			; <UNDEFINED> instruction: 0x01194297
 348:	13000013 	movwne	r0, #19
 34c:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 350:	06120111 			; <UNDEFINED> instruction: 0x06120111
 354:	0b590b58 	bleq	16430bc <__RW_SIZE__+0x1642b3c>
 358:	0b140000 	bleq	500360 <__RW_SIZE__+0x4ffde0>
 35c:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
 360:	15000006 	strne	r0, [r0, #-6]
 364:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 368:	0b3a0e03 	bleq	e83b7c <__RW_SIZE__+0xe835fc>
 36c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 370:	01111349 	tsteq	r1, r9, asr #6
 374:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 378:	01194297 			; <UNDEFINED> instruction: 0x01194297
 37c:	16000013 			; <UNDEFINED> instruction: 0x16000013
 380:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 384:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 388:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
 38c:	0000193c 	andeq	r1, r0, ip, lsr r9
 390:	01110100 	tsteq	r1, r0, lsl #2
 394:	0b130e25 	bleq	4c3c30 <__RW_SIZE__+0x4c36b0>
 398:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
 39c:	06120111 			; <UNDEFINED> instruction: 0x06120111
 3a0:	00001710 	andeq	r1, r0, r0, lsl r7
 3a4:	0b002402 	bleq	93b4 <__RW_SIZE__+0x8e34>
 3a8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 3ac:	0300000e 	movweq	r0, #14
 3b0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 3b4:	0b3b0b3a 	bleq	ec30a4 <__RW_SIZE__+0xec2b24>
 3b8:	00001349 	andeq	r1, r0, r9, asr #6
 3bc:	0b002404 	bleq	93d4 <__RW_SIZE__+0x8e54>
 3c0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 3c4:	05000008 	streq	r0, [r0, #-8]
 3c8:	13490035 	movtne	r0, #36917	; 0x9035
 3cc:	13060000 	movwne	r0, #24576	; 0x6000
 3d0:	3a0b0b01 	bcc	2c2fdc <__RW_SIZE__+0x2c2a5c>
 3d4:	01053b0b 	tsteq	r5, fp, lsl #22
 3d8:	07000013 	smladeq	r0, r3, r0, r0
 3dc:	0803000d 	stmdaeq	r3, {r0, r2, r3}
 3e0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 3e4:	0b381349 	bleq	e05110 <__RW_SIZE__+0xe04b90>
 3e8:	0d080000 	stceq	0, cr0, [r8, #-0]
 3ec:	3a0e0300 	bcc	380ff4 <__RW_SIZE__+0x380a74>
 3f0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 3f4:	000b3813 	andeq	r3, fp, r3, lsl r8
 3f8:	00160900 	andseq	r0, r6, r0, lsl #18
 3fc:	0b3a0e03 	bleq	e83c10 <__RW_SIZE__+0xe83690>
 400:	1349053b 	movtne	r0, #38203	; 0x953b
 404:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
 408:	03193f00 	tsteq	r9, #0, 30
 40c:	3b0b3a0e 	blcc	2cec4c <__RW_SIZE__+0x2ce6cc>
 410:	1119270b 	tstne	r9, fp, lsl #14
 414:	40061201 	andmi	r1, r6, r1, lsl #4
 418:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 41c:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
 420:	03193f01 	tsteq	r9, #1, 30
 424:	3b0b3a0e 	blcc	2cec64 <__RW_SIZE__+0x2ce6e4>
 428:	1119270b 	tstne	r9, fp, lsl #14
 42c:	40061201 	andmi	r1, r6, r1, lsl #4
 430:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 434:	00001301 	andeq	r1, r0, r1, lsl #6
 438:	0300050c 	movweq	r0, #1292	; 0x50c
 43c:	3b0b3a08 	blcc	2cec64 <__RW_SIZE__+0x2ce6e4>
 440:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 444:	0d000017 	stceq	0, cr0, [r0, #-92]	; 0xffffffa4
 448:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 44c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 450:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
 454:	0000193c 	andeq	r1, r0, ip, lsr r9
 458:	01110100 	tsteq	r1, r0, lsl #2
 45c:	0b130e25 	bleq	4c3cf8 <__RW_SIZE__+0x4c3778>
 460:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
 464:	06120111 			; <UNDEFINED> instruction: 0x06120111
 468:	00001710 	andeq	r1, r0, r0, lsl r7
 46c:	0b002402 	bleq	947c <__RW_SIZE__+0x8efc>
 470:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 474:	0300000e 	movweq	r0, #14
 478:	0b0b0024 	bleq	2c0510 <__RW_SIZE__+0x2bff90>
 47c:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 480:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
 484:	3a0e0300 	bcc	38108c <__RW_SIZE__+0x380b0c>
 488:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 48c:	000b2019 	andeq	r2, fp, r9, lsl r0
 490:	012e0500 	teqeq	lr, r0, lsl #10
 494:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 498:	0b3b0b3a 	bleq	ec3188 <__RW_SIZE__+0xec2c08>
 49c:	01111927 	tsteq	r1, r7, lsr #18
 4a0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 4a4:	01194297 			; <UNDEFINED> instruction: 0x01194297
 4a8:	06000013 			; <UNDEFINED> instruction: 0x06000013
 4ac:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 4b0:	06120111 			; <UNDEFINED> instruction: 0x06120111
 4b4:	0b590b58 	bleq	164321c <__RW_SIZE__+0x1642c9c>
 4b8:	00001301 	andeq	r1, r0, r1, lsl #6
 4bc:	01828907 	orreq	r8, r2, r7, lsl #18
 4c0:	31011100 	mrscc	r1, (UNDEF: 17)
 4c4:	08000013 	stmdaeq	r0, {r0, r1, r4}
 4c8:	01018289 	smlabbeq	r1, r9, r2, r8
 4cc:	13310111 	teqne	r1, #1073741828	; 0x40000004
 4d0:	00001301 	andeq	r1, r0, r1, lsl #6
 4d4:	01828a09 	orreq	r8, r2, r9, lsl #20
 4d8:	91180200 	tstls	r8, r0, lsl #4
 4dc:	00001842 	andeq	r1, r0, r2, asr #16
 4e0:	11010b0a 	tstne	r1, sl, lsl #22
 4e4:	01061201 	tsteq	r6, r1, lsl #4
 4e8:	0b000013 	bleq	53c <__ZI_SIZE__+0x4e4>
 4ec:	08030034 	stmdaeq	r3, {r2, r4, r5}
 4f0:	0b3b0b3a 	bleq	ec31e0 <__RW_SIZE__+0xec2c60>
 4f4:	17021349 	strne	r1, [r2, -r9, asr #6]
 4f8:	340c0000 	strcc	r0, [ip], #-0
 4fc:	3a0e0300 	bcc	381104 <__RW_SIZE__+0x380b84>
 500:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 504:	3c193f13 	ldccc	15, cr3, [r9], {19}
 508:	0d000019 	stceq	0, cr0, [r0, #-100]	; 0xffffff9c
 50c:	13490035 	movtne	r0, #36917	; 0x9035
 510:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
 514:	03193f00 	tsteq	r9, #0, 30
 518:	3b0b3a0e 	blcc	2ced58 <__RW_SIZE__+0x2ce7d8>
 51c:	3c19270b 	ldccc	7, cr2, [r9], {11}
 520:	0f000019 	svceq	0x00000019
 524:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 528:	0b3a0e03 	bleq	e83d3c <__RW_SIZE__+0xe837bc>
 52c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 530:	1301193c 	movwne	r1, #6460	; 0x193c
 534:	05100000 	ldreq	r0, [r0, #-0]
 538:	00134900 	andseq	r4, r3, r0, lsl #18
 53c:	002e1100 	eoreq	r1, lr, r0, lsl #2
 540:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 544:	0b3b0b3a 	bleq	ec3234 <__RW_SIZE__+0xec2cb4>
 548:	13491927 	movtne	r1, #39207	; 0x9927
 54c:	0000193c 	andeq	r1, r0, ip, lsr r9
 550:	3f012e12 	svccc	0x00012e12
 554:	3a0e0319 	bcc	3811c0 <__RW_SIZE__+0x380c40>
 558:	3c0b3b0b 	stccc	11, cr3, [fp], {11}
 55c:	00130119 	andseq	r0, r3, r9, lsl r1
 560:	00181300 	andseq	r1, r8, r0, lsl #6
 564:	01000000 	mrseq	r0, (UNDEF: 0)
 568:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 56c:	0e030b13 	vmoveq.32	d3[0], r0
 570:	01110e1b 	tsteq	r1, fp, lsl lr
 574:	17100612 			; <UNDEFINED> instruction: 0x17100612
 578:	24020000 	strcs	r0, [r2], #-0
 57c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 580:	000e030b 	andeq	r0, lr, fp, lsl #6
 584:	00160300 	andseq	r0, r6, r0, lsl #6
 588:	0b3a0e03 	bleq	e83d9c <__RW_SIZE__+0xe8381c>
 58c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 590:	24040000 	strcs	r0, [r4], #-0
 594:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 598:	0008030b 	andeq	r0, r8, fp, lsl #6
 59c:	00350500 	eorseq	r0, r5, r0, lsl #10
 5a0:	00001349 	andeq	r1, r0, r9, asr #6
 5a4:	0b011306 	bleq	451c4 <__RW_SIZE__+0x44c44>
 5a8:	3b0b3a0b 	blcc	2ceddc <__RW_SIZE__+0x2ce85c>
 5ac:	00130105 	andseq	r0, r3, r5, lsl #2
 5b0:	000d0700 	andeq	r0, sp, r0, lsl #14
 5b4:	0b3a0803 	bleq	e825c8 <__RW_SIZE__+0xe82048>
 5b8:	1349053b 	movtne	r0, #38203	; 0x953b
 5bc:	00000b38 	andeq	r0, r0, r8, lsr fp
 5c0:	03000d08 	movweq	r0, #3336	; 0xd08
 5c4:	3b0b3a0e 	blcc	2cee04 <__RW_SIZE__+0x2ce884>
 5c8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 5cc:	0900000b 	stmdbeq	r0, {r0, r1, r3}
 5d0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 5d4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 5d8:	00001349 	andeq	r1, r0, r9, asr #6
 5dc:	0b000f0a 	bleq	420c <__RW_SIZE__+0x3c8c>
 5e0:	0013490b 	andseq	r4, r3, fp, lsl #18
 5e4:	01040b00 	tsteq	r4, r0, lsl #22
 5e8:	0b0b0e03 	bleq	2c3dfc <__RW_SIZE__+0x2c387c>
 5ec:	0b3b0b3a 	bleq	ec32dc <__RW_SIZE__+0xec2d5c>
 5f0:	00001301 	andeq	r1, r0, r1, lsl #6
 5f4:	0300280c 	movweq	r2, #2060	; 0x80c
 5f8:	000d1c0e 	andeq	r1, sp, lr, lsl #24
 5fc:	00280d00 	eoreq	r0, r8, r0, lsl #26
 600:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
 604:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
 608:	03193f00 	tsteq	r9, #0, 30
 60c:	3b0b3a0e 	blcc	2cee4c <__RW_SIZE__+0x2ce8cc>
 610:	000b200b 	andeq	r2, fp, fp
 614:	002e0f00 	eoreq	r0, lr, r0, lsl #30
 618:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 61c:	0b3b0b3a 	bleq	ec330c <__RW_SIZE__+0xec2d8c>
 620:	06120111 			; <UNDEFINED> instruction: 0x06120111
 624:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 628:	10000019 	andne	r0, r0, r9, lsl r0
 62c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 630:	0b3a0e03 	bleq	e83e44 <__RW_SIZE__+0xe838c4>
 634:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 638:	13010b20 	movwne	r0, #6944	; 0x1b20
 63c:	05110000 	ldreq	r0, [r1, #-0]
 640:	3a0e0300 	bcc	381248 <__RW_SIZE__+0x380cc8>
 644:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 648:	12000013 	andne	r0, r0, #19
 64c:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
 650:	06120111 			; <UNDEFINED> instruction: 0x06120111
 654:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
 658:	00130119 	andseq	r0, r3, r9, lsl r1
 65c:	00051300 	andeq	r1, r5, r0, lsl #6
 660:	17021331 	smladxne	r2, r1, r3, r1
 664:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
 668:	11133100 	tstne	r3, r0, lsl #2
 66c:	40061201 	andmi	r1, r6, r1, lsl #4
 670:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 674:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
 678:	03193f01 	tsteq	r9, #1, 30
 67c:	3b0b3a0e 	blcc	2ceebc <__RW_SIZE__+0x2ce93c>
 680:	1119270b 	tstne	r9, fp, lsl #14
 684:	40061201 	andmi	r1, r6, r1, lsl #4
 688:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 68c:	00001301 	andeq	r1, r0, r1, lsl #6
 690:	03000516 	movweq	r0, #1302	; 0x516
 694:	3b0b3a08 	blcc	2ceebc <__RW_SIZE__+0x2ce93c>
 698:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 69c:	17000017 	smladne	r0, r7, r0, r0
 6a0:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 6a4:	06120111 			; <UNDEFINED> instruction: 0x06120111
 6a8:	0b590b58 	bleq	1643410 <__RW_SIZE__+0x1642e90>
 6ac:	00001301 	andeq	r1, r0, r1, lsl #6
 6b0:	31001d18 	tstcc	r0, r8, lsl sp
 6b4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 6b8:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
 6bc:	1900000b 	stmdbne	r0, {r0, r1, r3}
 6c0:	01018289 	smlabbeq	r1, r9, r2, r8
 6c4:	13310111 	teqne	r1, #1073741828	; 0x40000004
 6c8:	00001301 	andeq	r1, r0, r1, lsl #6
 6cc:	01828a1a 	orreq	r8, r2, sl, lsl sl
 6d0:	91180200 	tstls	r8, r0, lsl #4
 6d4:	00001842 	andeq	r1, r0, r2, asr #16
 6d8:	0182891b 	orreq	r8, r2, fp, lsl r9
 6dc:	31011101 	tstcc	r1, r1, lsl #2
 6e0:	1c000013 	stcne	0, cr0, [r0], {19}
 6e4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 6e8:	0b3a0e03 	bleq	e83efc <__RW_SIZE__+0xe8397c>
 6ec:	0b200b3b 	bleq	8033e0 <__RW_SIZE__+0x802e60>
 6f0:	00001301 	andeq	r1, r0, r1, lsl #6
 6f4:	0300341d 	movweq	r3, #1053	; 0x41d
 6f8:	3b0b3a08 	blcc	2cef20 <__RW_SIZE__+0x2ce9a0>
 6fc:	0013490b 	andseq	r4, r3, fp, lsl #18
 700:	010b1e00 	tsteq	fp, r0, lsl #28
 704:	06120111 			; <UNDEFINED> instruction: 0x06120111
 708:	341f0000 	ldrcc	r0, [pc], #-0	; 710 <__RW_SIZE__+0x190>
 70c:	02133100 	andseq	r3, r3, #0, 2
 710:	20000017 	andcs	r0, r0, r7, lsl r0
 714:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 718:	17550152 			; <UNDEFINED> instruction: 0x17550152
 71c:	0b590b58 	bleq	1643484 <__RW_SIZE__+0x1642f04>
 720:	1d210000 	stcne	0, cr0, [r1, #-0]
 724:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
 728:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
 72c:	010b590b 	tsteq	fp, fp, lsl #18
 730:	22000013 	andcs	r0, r0, #19
 734:	00018289 	andeq	r8, r1, r9, lsl #5
 738:	13310111 	teqne	r1, #1073741828	; 0x40000004
 73c:	89230000 	stmdbhi	r3!, {}	; <UNPREDICTABLE>
 740:	11010182 	smlabbne	r1, r2, r1, r0
 744:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
 748:	00001331 	andeq	r1, r0, r1, lsr r3
 74c:	01828924 	orreq	r8, r2, r4, lsr #18
 750:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
 754:	13311942 	teqne	r1, #1081344	; 0x108000
 758:	00001301 	andeq	r1, r0, r1, lsl #6
 75c:	01828925 	orreq	r8, r2, r5, lsr #18
 760:	95011100 	strls	r1, [r1, #-256]	; 0xffffff00
 764:	13311942 	teqne	r1, #1081344	; 0x108000
 768:	05260000 	streq	r0, [r6, #-0]!
 76c:	1c133100 	ldfnes	f3, [r3], {-0}
 770:	2700000b 	strcs	r0, [r0, -fp]
 774:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 778:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 77c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
 780:	0000193c 	andeq	r1, r0, ip, lsr r9
 784:	03003428 	movweq	r3, #1064	; 0x428
 788:	3b0b3a0e 	blcc	2cefc8 <__RW_SIZE__+0x2cea48>
 78c:	3f13490b 	svccc	0x0013490b
 790:	00180219 	andseq	r0, r8, r9, lsl r2
 794:	00342900 	eorseq	r2, r4, r0, lsl #18
 798:	0b3a0803 	bleq	e827ac <__RW_SIZE__+0xe8222c>
 79c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 7a0:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 7a4:	2e2a0000 	cdpcs	0, 2, cr0, cr10, cr0, {0}
 7a8:	03193f01 	tsteq	r9, #1, 30
 7ac:	3b0b3a0e 	blcc	2cefec <__RW_SIZE__+0x2cea6c>
 7b0:	3c19270b 	ldccc	7, cr2, [r9], {11}
 7b4:	00130119 	andseq	r0, r3, r9, lsl r1
 7b8:	00052b00 	andeq	r2, r5, r0, lsl #22
 7bc:	00001349 	andeq	r1, r0, r9, asr #6
 7c0:	0000182c 	andeq	r1, r0, ip, lsr #16
 7c4:	002e2d00 	eoreq	r2, lr, r0, lsl #26
 7c8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 7cc:	0b3b0b3a 	bleq	ec34bc <__RW_SIZE__+0xec2f3c>
 7d0:	13491927 	movtne	r1, #39207	; 0x9927
 7d4:	0000193c 	andeq	r1, r0, ip, lsr r9
 7d8:	3f002e2e 	svccc	0x00002e2e
 7dc:	3a0e0319 	bcc	381448 <__RW_SIZE__+0x380ec8>
 7e0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 7e4:	00193c19 	andseq	r3, r9, r9, lsl ip
 7e8:	11010000 	mrsne	r0, (UNDEF: 1)
 7ec:	130e2501 	movwne	r2, #58625	; 0xe501
 7f0:	1b0e030b 	blne	381424 <__RW_SIZE__+0x380ea4>
 7f4:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
 7f8:	00171006 	andseq	r1, r7, r6
 7fc:	00240200 	eoreq	r0, r4, r0, lsl #4
 800:	0b3e0b0b 	bleq	f83434 <__RW_SIZE__+0xf82eb4>
 804:	00000e03 	andeq	r0, r0, r3, lsl #28
 808:	0b002403 	bleq	981c <__RW_SIZE__+0x929c>
 80c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 810:	04000008 	streq	r0, [r0], #-8
 814:	0b0b000f 	bleq	2c0858 <__RW_SIZE__+0x2c02d8>
 818:	00001349 	andeq	r1, r0, r9, asr #6
 81c:	3f012e05 	svccc	0x00012e05
 820:	3a0e0319 	bcc	38148c <__RW_SIZE__+0x380f0c>
 824:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 828:	11134919 	tstne	r3, r9, lsl r9
 82c:	40061201 	andmi	r1, r6, r1, lsl #4
 830:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 834:	00001301 	andeq	r1, r0, r1, lsl #6
 838:	03000506 	movweq	r0, #1286	; 0x506
 83c:	3b0b3a08 	blcc	2cf064 <__RW_SIZE__+0x2ceae4>
 840:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 844:	07000017 	smladeq	r0, r7, r0, r0
 848:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 84c:	0b3b0b3a 	bleq	ec353c <__RW_SIZE__+0xec2fbc>
 850:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
 854:	0000193c 	andeq	r1, r0, ip, lsr r9
 858:	03003408 	movweq	r3, #1032	; 0x408
 85c:	3b0b3a0e 	blcc	2cf09c <__RW_SIZE__+0x2ceb1c>
 860:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 864:	09000018 	stmdbeq	r0, {r3, r4}
 868:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 86c:	0b3b0b3a 	bleq	ec355c <__RW_SIZE__+0xec2fdc>
 870:	17021349 	strne	r1, [r2, -r9, asr #6]
 874:	340a0000 	strcc	r0, [sl], #-0
 878:	3a0e0300 	bcc	381480 <__RW_SIZE__+0x380f00>
 87c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 880:	3c193f13 	ldccc	15, cr3, [r9], {19}
 884:	0b000019 	bleq	8f0 <__RW_SIZE__+0x370>
 888:	13490035 	movtne	r0, #36917	; 0x9035
 88c:	01000000 	mrseq	r0, (UNDEF: 0)
 890:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 894:	0e030b13 	vmoveq.32	d3[0], r0
 898:	01110e1b 	tsteq	r1, fp, lsl lr
 89c:	17100612 			; <UNDEFINED> instruction: 0x17100612
 8a0:	24020000 	strcs	r0, [r2], #-0
 8a4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 8a8:	000e030b 	andeq	r0, lr, fp, lsl #6
 8ac:	00160300 	andseq	r0, r6, r0, lsl #6
 8b0:	0b3a0e03 	bleq	e840c4 <__RW_SIZE__+0xe83b44>
 8b4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 8b8:	24040000 	strcs	r0, [r4], #-0
 8bc:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 8c0:	0008030b 	andeq	r0, r8, fp, lsl #6
 8c4:	00350500 	eorseq	r0, r5, r0, lsl #10
 8c8:	00001349 	andeq	r1, r0, r9, asr #6
 8cc:	49002606 	stmdbmi	r0, {r1, r2, r9, sl, sp}
 8d0:	07000013 	smladeq	r0, r3, r0, r0
 8d4:	0b0b0113 	bleq	2c0d28 <__RW_SIZE__+0x2c07a8>
 8d8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 8dc:	00001301 	andeq	r1, r0, r1, lsl #6
 8e0:	03000d08 	movweq	r0, #3336	; 0xd08
 8e4:	3b0b3a0e 	blcc	2cf124 <__RW_SIZE__+0x2ceba4>
 8e8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 8ec:	0900000b 	stmdbeq	r0, {r0, r1, r3}
 8f0:	0803000d 	stmdaeq	r3, {r0, r2, r3}
 8f4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 8f8:	0b381349 	bleq	e05624 <__RW_SIZE__+0xe050a4>
 8fc:	160a0000 	strne	r0, [sl], -r0
 900:	3a0e0300 	bcc	381508 <__RW_SIZE__+0x380f88>
 904:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 908:	0b000013 	bleq	95c <__RW_SIZE__+0x3dc>
 90c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 910:	0b3a0e03 	bleq	e84124 <__RW_SIZE__+0xe83ba4>
 914:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 918:	06120111 			; <UNDEFINED> instruction: 0x06120111
 91c:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
 920:	00130119 	andseq	r0, r3, r9, lsl r1
 924:	00050c00 	andeq	r0, r5, r0, lsl #24
 928:	0b3a0e03 	bleq	e8413c <__RW_SIZE__+0xe83bbc>
 92c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 930:	00001702 	andeq	r1, r0, r2, lsl #14
 934:	3f002e0d 	svccc	0x00002e0d
 938:	3a0e0319 	bcc	3815a4 <__RW_SIZE__+0x381024>
 93c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 940:	11134919 	tstne	r3, r9, lsl r9
 944:	40061201 	andmi	r1, r6, r1, lsl #4
 948:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 94c:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
 950:	03193f00 	tsteq	r9, #0, 30
 954:	3b0b3a0e 	blcc	2cf194 <__RW_SIZE__+0x2cec14>
 958:	1119270b 	tstne	r9, fp, lsl #14
 95c:	40061201 	andmi	r1, r6, r1, lsl #4
 960:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 964:	340f0000 	strcc	r0, [pc], #-0	; 96c <__RW_SIZE__+0x3ec>
 968:	3a0e0300 	bcc	381570 <__RW_SIZE__+0x380ff0>
 96c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 970:	3c193f13 	ldccc	15, cr3, [r9], {19}
 974:	00000019 	andeq	r0, r0, r9, lsl r0
 978:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
 97c:	030b130e 	movweq	r1, #45838	; 0xb30e
 980:	110e1b0e 	tstne	lr, lr, lsl #22
 984:	10061201 	andne	r1, r6, r1, lsl #4
 988:	02000017 	andeq	r0, r0, #23
 98c:	0b0b0024 	bleq	2c0a24 <__RW_SIZE__+0x2c04a4>
 990:	0e030b3e 	vmoveq.16	d3[0], r0
 994:	16030000 	strne	r0, [r3], -r0
 998:	3a0e0300 	bcc	3815a0 <__RW_SIZE__+0x381020>
 99c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 9a0:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
 9a4:	0b0b0024 	bleq	2c0a3c <__RW_SIZE__+0x2c04bc>
 9a8:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 9ac:	35050000 	strcc	r0, [r5, #-0]
 9b0:	00134900 	andseq	r4, r3, r0, lsl #18
 9b4:	01130600 	tsteq	r3, r0, lsl #12
 9b8:	0b3a0b0b 	bleq	e835ec <__RW_SIZE__+0xe8306c>
 9bc:	1301053b 	movwne	r0, #5435	; 0x153b
 9c0:	0d070000 	stceq	0, cr0, [r7, #-0]
 9c4:	3a080300 	bcc	2015cc <__RW_SIZE__+0x20104c>
 9c8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 9cc:	000b3813 	andeq	r3, fp, r3, lsl r8
 9d0:	000d0800 	andeq	r0, sp, r0, lsl #16
 9d4:	0b3a0e03 	bleq	e841e8 <__RW_SIZE__+0xe83c68>
 9d8:	1349053b 	movtne	r0, #38203	; 0x953b
 9dc:	00000b38 	andeq	r0, r0, r8, lsr fp
 9e0:	03001609 	movweq	r1, #1545	; 0x609
 9e4:	3b0b3a0e 	blcc	2cf224 <__RW_SIZE__+0x2ceca4>
 9e8:	00134905 	andseq	r4, r3, r5, lsl #18
 9ec:	002e0a00 	eoreq	r0, lr, r0, lsl #20
 9f0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 9f4:	0b3b0b3a 	bleq	ec36e4 <__RW_SIZE__+0xec3164>
 9f8:	01111927 	tsteq	r1, r7, lsr #18
 9fc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 a00:	00194297 	mulseq	r9, r7, r2
 a04:	012e0b00 	teqeq	lr, r0, lsl #22
 a08:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 a0c:	0b3b0b3a 	bleq	ec36fc <__RW_SIZE__+0xec317c>
 a10:	13491927 	movtne	r1, #39207	; 0x9927
 a14:	06120111 			; <UNDEFINED> instruction: 0x06120111
 a18:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 a1c:	00130119 	andseq	r0, r3, r9, lsl r1
 a20:	00340c00 	eorseq	r0, r4, r0, lsl #24
 a24:	0b3a0e03 	bleq	e84238 <__RW_SIZE__+0xe83cb8>
 a28:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 a2c:	00001802 	andeq	r1, r0, r2, lsl #16
 a30:	3f012e0d 	svccc	0x00012e0d
 a34:	3a0e0319 	bcc	3816a0 <__RW_SIZE__+0x381120>
 a38:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 a3c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 a40:	97184006 	ldrls	r4, [r8, -r6]
 a44:	13011942 	movwne	r1, #6466	; 0x1942
 a48:	050e0000 	streq	r0, [lr, #-0]
 a4c:	3a0e0300 	bcc	381654 <__RW_SIZE__+0x3810d4>
 a50:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 a54:	00170213 	andseq	r0, r7, r3, lsl r2
 a58:	00340f00 	eorseq	r0, r4, r0, lsl #30
 a5c:	0b3a0803 	bleq	e82a70 <__RW_SIZE__+0xe824f0>
 a60:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 a64:	00001702 	andeq	r1, r0, r2, lsl #14
 a68:	03003410 	movweq	r3, #1040	; 0x410
 a6c:	3b0b3a08 	blcc	2cf294 <__RW_SIZE__+0x2ced14>
 a70:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 a74:	11000018 	tstne	r0, r8, lsl r0
 a78:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 a7c:	0b3a0e03 	bleq	e84290 <__RW_SIZE__+0xe83d10>
 a80:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 a84:	01111349 	tsteq	r1, r9, asr #6
 a88:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 a8c:	00194297 	mulseq	r9, r7, r2
 a90:	00341200 	eorseq	r1, r4, r0, lsl #4
 a94:	0b3a0e03 	bleq	e842a8 <__RW_SIZE__+0xe83d28>
 a98:	1349053b 	movtne	r0, #38203	; 0x953b
 a9c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 aa0:	01000000 	mrseq	r0, (UNDEF: 0)
 aa4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 aa8:	0e030b13 	vmoveq.32	d3[0], r0
 aac:	01110e1b 	tsteq	r1, fp, lsl lr
 ab0:	17100612 			; <UNDEFINED> instruction: 0x17100612
 ab4:	24020000 	strcs	r0, [r2], #-0
 ab8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 abc:	000e030b 	andeq	r0, lr, fp, lsl #6
 ac0:	00160300 	andseq	r0, r6, r0, lsl #6
 ac4:	0b3a0e03 	bleq	e842d8 <__RW_SIZE__+0xe83d58>
 ac8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 acc:	24040000 	strcs	r0, [r4], #-0
 ad0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 ad4:	0008030b 	andeq	r0, r8, fp, lsl #6
 ad8:	00350500 	eorseq	r0, r5, r0, lsl #10
 adc:	00001349 	andeq	r1, r0, r9, asr #6
 ae0:	0b011306 	bleq	45700 <__RW_SIZE__+0x45180>
 ae4:	3b0b3a0b 	blcc	2cf318 <__RW_SIZE__+0x2ced98>
 ae8:	00130105 	andseq	r0, r3, r5, lsl #2
 aec:	000d0700 	andeq	r0, sp, r0, lsl #14
 af0:	0b3a0803 	bleq	e82b04 <__RW_SIZE__+0xe82584>
 af4:	1349053b 	movtne	r0, #38203	; 0x953b
 af8:	00000b38 	andeq	r0, r0, r8, lsr fp
 afc:	03000d08 	movweq	r0, #3336	; 0xd08
 b00:	3b0b3a0e 	blcc	2cf340 <__RW_SIZE__+0x2cedc0>
 b04:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 b08:	0900000b 	stmdbeq	r0, {r0, r1, r3}
 b0c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 b10:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 b14:	00001349 	andeq	r1, r0, r9, asr #6
 b18:	0b000f0a 	bleq	4748 <__RW_SIZE__+0x41c8>
 b1c:	0b00000b 	bleq	b50 <__RW_SIZE__+0x5d0>
 b20:	0b0b000f 	bleq	2c0b64 <__RW_SIZE__+0x2c05e4>
 b24:	00001349 	andeq	r1, r0, r9, asr #6
 b28:	4900260c 	stmdbmi	r0, {r2, r3, r9, sl, sp}
 b2c:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
 b30:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
 b34:	0b3a0b0b 	bleq	e83768 <__RW_SIZE__+0xe831e8>
 b38:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 b3c:	0d0e0000 	stceq	0, cr0, [lr, #-0]
 b40:	490e0300 	stmdbmi	lr, {r8, r9}
 b44:	340b3813 	strcc	r3, [fp], #-2067	; 0xfffff7ed
 b48:	0f000019 	svceq	0x00000019
 b4c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 b50:	0b3a0e03 	bleq	e84364 <__RW_SIZE__+0xe83de4>
 b54:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 b58:	13010b20 	movwne	r0, #6944	; 0x1b20
 b5c:	05100000 	ldreq	r0, [r0, #-0]
 b60:	3a080300 	bcc	201768 <__RW_SIZE__+0x2011e8>
 b64:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 b68:	11000013 	tstne	r0, r3, lsl r0
 b6c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 b70:	0b3a0e03 	bleq	e84384 <__RW_SIZE__+0xe83e04>
 b74:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 b78:	0b201349 	bleq	8058a4 <__RW_SIZE__+0x805324>
 b7c:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
 b80:	03193f01 	tsteq	r9, #1, 30
 b84:	3b0b3a0e 	blcc	2cf3c4 <__RW_SIZE__+0x2cee44>
 b88:	1119270b 	tstne	r9, fp, lsl #14
 b8c:	40061201 	andmi	r1, r6, r1, lsl #4
 b90:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 b94:	00001301 	andeq	r1, r0, r1, lsl #6
 b98:	03000513 	movweq	r0, #1299	; 0x513
 b9c:	3b0b3a0e 	blcc	2cf3dc <__RW_SIZE__+0x2cee5c>
 ba0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 ba4:	14000017 	strne	r0, [r0], #-23	; 0xffffffe9
 ba8:	08030034 	stmdaeq	r3, {r2, r4, r5}
 bac:	0b3b0b3a 	bleq	ec389c <__RW_SIZE__+0xec331c>
 bb0:	17021349 	strne	r1, [r2, -r9, asr #6]
 bb4:	34150000 	ldrcc	r0, [r5], #-0
 bb8:	3a0e0300 	bcc	3817c0 <__RW_SIZE__+0x381240>
 bbc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 bc0:	00170213 	andseq	r0, r7, r3, lsl r2
 bc4:	00051600 	andeq	r1, r5, r0, lsl #12
 bc8:	0b3a0e03 	bleq	e843dc <__RW_SIZE__+0xe83e5c>
 bcc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 bd0:	2e170000 	cdpcs	0, 1, cr0, cr7, cr0, {0}
 bd4:	11133101 	tstne	r3, r1, lsl #2
 bd8:	40061201 	andmi	r1, r6, r1, lsl #4
 bdc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 be0:	00001301 	andeq	r1, r0, r1, lsl #6
 be4:	31000518 	tstcc	r0, r8, lsl r5
 be8:	00180213 	andseq	r0, r8, r3, lsl r2
 bec:	00051900 	andeq	r1, r5, r0, lsl #18
 bf0:	17021331 	smladxne	r2, r1, r3, r1
 bf4:	1d1a0000 	ldcne	0, cr0, [sl, #-0]
 bf8:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
 bfc:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
 c00:	000b590b 	andeq	r5, fp, fp, lsl #18
 c04:	012e1b00 	teqeq	lr, r0, lsl #22
 c08:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 c0c:	0b3b0b3a 	bleq	ec38fc <__RW_SIZE__+0xec337c>
 c10:	01111927 	tsteq	r1, r7, lsr #18
 c14:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 c18:	01194297 			; <UNDEFINED> instruction: 0x01194297
 c1c:	1c000013 	stcne	0, cr0, [r0], {19}
 c20:	08030005 	stmdaeq	r3, {r0, r2}
 c24:	0b3b0b3a 	bleq	ec3914 <__RW_SIZE__+0xec3394>
 c28:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 c2c:	181d0000 	ldmdane	sp, {}	; <UNPREDICTABLE>
 c30:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
 c34:	08030034 	stmdaeq	r3, {r2, r4, r5}
 c38:	0b3b0b3a 	bleq	ec3928 <__RW_SIZE__+0xec33a8>
 c3c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 c40:	341f0000 	ldrcc	r0, [pc], #-0	; c48 <__RW_SIZE__+0x6c8>
 c44:	3a0e0300 	bcc	38184c <__RW_SIZE__+0x3812cc>
 c48:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 c4c:	00180213 	andseq	r0, r8, r3, lsl r2
 c50:	011d2000 	tsteq	sp, r0
 c54:	01521331 	cmpeq	r2, r1, lsr r3
 c58:	0b581755 	bleq	16069b4 <__RW_SIZE__+0x1606434>
 c5c:	13010b59 	movwne	r0, #7001	; 0x1b59
 c60:	89210000 	stmdbhi	r1!, {}	; <UNPREDICTABLE>
 c64:	11010182 	smlabbne	r1, r2, r1, r0
 c68:	00133101 	andseq	r3, r3, r1, lsl #2
 c6c:	828a2200 	addhi	r2, sl, #0, 4
 c70:	18020001 	stmdane	r2, {r0}
 c74:	00184291 	mulseq	r8, r1, r2
 c78:	01012300 	mrseq	r2, SP_irq
 c7c:	13011349 	movwne	r1, #4937	; 0x1349
 c80:	21240000 	teqcs	r4, r0
 c84:	2f134900 	svccs	0x00134900
 c88:	2500000b 	strcs	r0, [r0, #-11]
 c8c:	1331002e 	teqne	r1, #46	; 0x2e
 c90:	06120111 			; <UNDEFINED> instruction: 0x06120111
 c94:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 c98:	26000019 			; <UNDEFINED> instruction: 0x26000019
 c9c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 ca0:	0b3a0e03 	bleq	e844b4 <__RW_SIZE__+0xe83f34>
 ca4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 ca8:	01111349 	tsteq	r1, r9, asr #6
 cac:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 cb0:	01194297 			; <UNDEFINED> instruction: 0x01194297
 cb4:	27000013 	smladcs	r0, r3, r0, r0
 cb8:	08030034 	stmdaeq	r3, {r2, r4, r5}
 cbc:	0b3b0b3a 	bleq	ec39ac <__RW_SIZE__+0xec342c>
 cc0:	00001349 	andeq	r1, r0, r9, asr #6
 cc4:	31001d28 	tstcc	r0, r8, lsr #26
 cc8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 ccc:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
 cd0:	2900000b 	stmdbcs	r0, {r0, r1, r3}
 cd4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 cd8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 cdc:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
 ce0:	0000193c 	andeq	r1, r0, ip, lsr r9
 ce4:	3f012e2a 	svccc	0x00012e2a
 ce8:	3a0e0319 	bcc	381954 <__RW_SIZE__+0x3813d4>
 cec:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 cf0:	3c134919 	ldccc	9, cr4, [r3], {25}
 cf4:	2b000019 	blcs	d60 <__RW_SIZE__+0x7e0>
 cf8:	13490005 	movtne	r0, #36869	; 0x9005
 cfc:	01000000 	mrseq	r0, (UNDEF: 0)
 d00:	06100011 			; <UNDEFINED> instruction: 0x06100011
 d04:	01120111 	tsteq	r2, r1, lsl r1
 d08:	081b0803 	ldmdaeq	fp, {r0, r1, fp}
 d0c:	05130825 	ldreq	r0, [r3, #-2085]	; 0xfffff7db
 d10:	Address 0x00000d10 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	08003048 	stmdaeq	r0, {r3, r6, ip, sp}
  14:	000000d8 	ldrdeq	r0, [r0], -r8
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	03280002 	teqeq	r8, #2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	08003120 	stmdaeq	r0, {r5, r8, ip, sp}
  34:	00000058 	andeq	r0, r0, r8, asr r0
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	04f30002 	ldrbteq	r0, [r3], #2
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	08003178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip, sp}
  54:	000000a2 	andeq	r0, r0, r2, lsr #1
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	09fc0002 	ldmibeq	ip!, {r1}^
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	0800321c 	stmdaeq	r0, {r2, r3, r4, r9, ip, sp}
  74:	000000b2 	strheq	r0, [r0], -r2
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	0cde0002 	ldcleq	0, cr0, [lr], {2}
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	080032d0 	stmdaeq	r0, {r4, r6, r7, r9, ip, sp}
  94:	00000072 	andeq	r0, r0, r2, ror r0
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	0ed90002 	cdpeq	0, 13, cr0, cr9, cr2, {0}
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	08003344 	stmdaeq	r0, {r2, r6, r8, r9, ip, sp}
  b4:	0000004a 	andeq	r0, r0, sl, asr #32
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	10b30002 	adcsne	r0, r3, r2
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	08003390 	stmdaeq	r0, {r4, r7, r8, r9, ip, sp}
  d4:	00000670 	andeq	r0, r0, r0, ror r6
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	19470002 	stmdbne	r7, {r1}^
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	08003a00 	stmdaeq	r0, {r9, fp, ip, sp}
  f4:	00000044 	andeq	r0, r0, r4, asr #32
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	1a460002 	bne	1180114 <__RW_SIZE__+0x117fb94>
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	08003a48 	stmdaeq	r0, {r3, r6, r9, fp, ip, sp}
 114:	0000007e 	andeq	r0, r0, lr, ror r0
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	1ba50002 	blne	fe940134 <__ZI_LIMIT__+0xde93fb60>
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	08003ac8 	stmdaeq	r0, {r3, r6, r7, r9, fp, ip, sp}
 134:	000002ae 	andeq	r0, r0, lr, lsr #5
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	20ae0002 	adccs	r0, lr, r2
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	08003d78 	stmdaeq	r0, {r3, r4, r5, r6, r8, sl, fp, ip, sp}
 154:	000001c8 	andeq	r0, r0, r8, asr #3
	...
 160:	0000001c 	andeq	r0, r0, ip, lsl r0
 164:	25530002 	ldrbcs	r0, [r3, #-2]
 168:	00040000 	andeq	r0, r4, r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	08003000 	stmdaeq	r0, {ip, sp}
 174:	00000048 	andeq	r0, r0, r8, asr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000ae 	andeq	r0, r0, lr, lsr #1
   4:	007d0002 	rsbseq	r0, sp, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	43010000 	movwmi	r0, #4096	; 0x1000
  1c:	6f435c3a 	svcvs	0x00435c3a
  20:	6f536564 	svcvs	0x00536564
  24:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  28:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
  2c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  30:	20797265 	rsbscs	r7, r9, r5, ror #4
  34:	202b2b47 	eorcs	r2, fp, r7, asr #22
  38:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
  3c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  40:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  44:	61652d65 	cmnvs	r5, r5, ror #26
  48:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	00006564 	andeq	r6, r0, r4, ror #10
  54:	2e636461 	cdpcs	4, 6, cr6, cr3, cr1, {3}
  58:	00000063 	andeq	r0, r0, r3, rrx
  5c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
  60:	31663233 	cmncc	r6, r3, lsr r2
  64:	682e7830 	stmdavs	lr!, {r4, r5, fp, ip, sp, lr}
  68:	00000000 	andeq	r0, r0, r0
  6c:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  70:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
  74:	00000100 	andeq	r0, r0, r0, lsl #2
  78:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
  7c:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
  80:	0000682e 	andeq	r6, r0, lr, lsr #16
  84:	00000000 	andeq	r0, r0, r0
  88:	30480205 	subcc	r0, r8, r5, lsl #4
  8c:	13150800 	tstne	r5, #0, 16
  90:	413d2d59 	teqmi	sp, r9, asr sp
  94:	2b233e29 	blcs	8cf940 <__RW_SIZE__+0x8cf3c0>
  98:	4b4b683d 	blmi	12da194 <__RW_SIZE__+0x12d9c14>
  9c:	136a4b67 	cmnne	sl, #105472	; 0x19c00
  a0:	83136a83 	tsthi	r3, #536576	; 0x83000
  a4:	2276136b 	rsbscs	r1, r6, #-1409286143	; 0xac000001
  a8:	13314e4b 	teqne	r1, #1200	; 0x4b0
  ac:	00030259 	andeq	r0, r3, r9, asr r2
  b0:	00a30101 	adceq	r0, r3, r1, lsl #2
  b4:	00020000 	andeq	r0, r2, r0
  b8:	0000007f 	andeq	r0, r0, pc, ror r0
  bc:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
  c0:	0101000d 	tsteq	r1, sp
  c4:	00000101 	andeq	r0, r0, r1, lsl #2
  c8:	00000100 	andeq	r0, r0, r0, lsl #2
  cc:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
  d0:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
  d4:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  d8:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
  dc:	756f535c 	strbvc	r5, [pc, #-860]!	; fffffd88 <__ZI_LIMIT__+0xdffff7b4>
  e0:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
  e4:	2b472079 	blcs	11c82d0 <__RW_SIZE__+0x11c7d50>
  e8:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
  ec:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
  f0:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  f4:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  f8:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  fc:	636e692f 	cmnvs	lr, #770048	; 0xbc000
 100:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
 104:	6c630000 	stclvs	0, cr0, [r3], #-0
 108:	2e6b636f 	cdpcs	3, 6, cr6, cr11, cr15, {3}
 10c:	00000063 	andeq	r0, r0, r3, rrx
 110:	6d747300 	ldclvs	3, cr7, [r4, #-0]
 114:	31663233 	cmncc	r6, r3, lsr r2
 118:	682e7830 	stmdavs	lr!, {r4, r5, fp, ip, sp, lr}
 11c:	00000000 	andeq	r0, r0, r0
 120:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 124:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 128:	00000100 	andeq	r0, r0, r0, lsl #2
 12c:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
 130:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
 134:	0000682e 	andeq	r6, r0, lr, lsr #16
 138:	00000000 	andeq	r0, r0, r0
 13c:	31200205 	teqcc	r0, r5, lsl #4
 140:	13150800 	tstne	r5, #0, 16
 144:	2f2d2167 	svccs	0x002d2167
 148:	2121212d 	teqcs	r1, sp, lsr #2
 14c:	0402001f 	streq	r0, [r2], #-31	; 0xffffffe1
 150:	9f753d01 	svcls	0x00753d01
 154:	01000702 	tsteq	r0, r2, lsl #14
 158:	0000e201 	andeq	lr, r0, r1, lsl #4
 15c:	65000200 	strvs	r0, [r0, #-512]	; 0xfffffe00
 160:	02000000 	andeq	r0, r0, #0
 164:	0d0efb01 	vstreq	d15, [lr, #-4]
 168:	01010100 	mrseq	r0, (UNDEF: 17)
 16c:	00000001 	andeq	r0, r0, r1
 170:	01000001 	tsteq	r0, r1
 174:	435c3a43 	cmpmi	ip, #274432	; 0x43000
 178:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
 17c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 180:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
 184:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 188:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 18c:	2b2b4720 	blcs	ad1e14 <__RW_SIZE__+0xad1894>
 190:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
 194:	72612f65 	rsbvc	r2, r1, #404	; 0x194
 198:	6f6e2d6d 	svcvs	0x006e2d6d
 19c:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
 1a0:	2f696261 	svccs	0x00696261
 1a4:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 1a8:	00656475 	rsbeq	r6, r5, r5, ror r4
 1ac:	726f6300 	rsbvc	r6, pc, #0, 6
 1b0:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
 1b4:	00632e33 	rsbeq	r2, r3, r3, lsr lr
 1b8:	73000000 	movwvc	r0, #0
 1bc:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
 1c0:	00682e74 	rsbeq	r2, r8, r4, ror lr
 1c4:	00000001 	andeq	r0, r0, r1
 1c8:	78020500 	stmdavc	r2, {r8, sl}
 1cc:	03080031 	movweq	r0, #32817	; 0x8031
 1d0:	150103bf 	strne	r0, [r1, #-959]	; 0xfffffc41
 1d4:	010c034e 	tsteq	ip, lr, asr #6
 1d8:	0c034c13 	stceq	12, cr4, [r3], {19}
 1dc:	034e1501 	movteq	r1, #58625	; 0xe501
 1e0:	4c13010c 	ldfmis	f0, [r3], {12}
 1e4:	15010a03 	strne	r0, [r1, #-2563]	; 0xfffff5fd
 1e8:	2e0a0330 	mcrcs	3, 0, r0, cr10, cr0, {1}
 1ec:	4a0b0313 	bmi	2c0e40 <__RW_SIZE__+0x2c08c0>
 1f0:	0a033015 	beq	cc24c <__RW_SIZE__+0xcbccc>
 1f4:	0b03132e 	bleq	c4eb4 <__RW_SIZE__+0xc4934>
 1f8:	0330154a 	teqeq	r0, #310378496	; 0x12800000
 1fc:	03132e0a 	tsteq	r3, #10, 28	; 0xa0
 200:	30154a0b 	andscc	r4, r5, fp, lsl #20
 204:	132e0a03 	teqne	lr, #12288	; 0x3000
 208:	154a0d03 	strbne	r0, [sl, #-3331]	; 0xfffff2fd
 20c:	200b0322 	andcs	r0, fp, r2, lsr #6
 210:	0b032215 	bleq	c8a6c <__RW_SIZE__+0xc84ec>
 214:	03221520 	teqeq	r2, #32, 10	; 0x8000000
 218:	3015200b 	andscc	r2, r5, fp
 21c:	152e0b03 	strne	r0, [lr, #-2819]!	; 0xfffff4fd
 220:	2e0b0330 	mcrcs	3, 0, r0, cr11, cr0, {1}
 224:	0b033015 	bleq	cc280 <__RW_SIZE__+0xcbd00>
 228:	0330152e 	teqeq	r0, #192937984	; 0xb800000
 22c:	3e152e0c 	cdpcc	14, 1, cr2, cr5, cr12, {0}
 230:	15200c03 	strne	r0, [r0, #-3075]!	; 0xfffff3fd
 234:	200c033e 	andcs	r0, ip, lr, lsr r3
 238:	01023015 	tsteq	r2, r5, lsl r0
 23c:	b7010100 	strlt	r0, [r1, -r0, lsl #2]
 240:	02000000 	andeq	r0, r0, #0
 244:	00007d00 	andeq	r7, r0, r0, lsl #26
 248:	fb010200 	blx	40a52 <__RW_SIZE__+0x404d2>
 24c:	01000d0e 	tsteq	r0, lr, lsl #26
 250:	00010101 	andeq	r0, r1, r1, lsl #2
 254:	00010000 	andeq	r0, r1, r0
 258:	3a430100 	bcc	10c0660 <__RW_SIZE__+0x10c00e0>
 25c:	646f435c 	strbtvs	r4, [pc], #-860	; 264 <__ZI_SIZE__+0x20c>
 260:	756f5365 	strbvc	r5, [pc, #-869]!	; ffffff03 <__ZI_LIMIT__+0xdffff92f>
 264:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 268:	6f535c79 	svcvs	0x00535c79
 26c:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 270:	47207972 			; <UNDEFINED> instruction: 0x47207972
 274:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
 278:	2f657469 	svccs	0x00657469
 27c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 280:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
 284:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 288:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
 28c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
 290:	6b000065 	blvs	42c <__ZI_SIZE__+0x3d4>
 294:	632e7965 	teqvs	lr, #1654784	; 0x194000
 298:	00000000 	andeq	r0, r0, r0
 29c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
 2a0:	30316632 	eorscc	r6, r1, r2, lsr r6
 2a4:	00682e78 	rsbeq	r2, r8, r8, ror lr
 2a8:	73000000 	movwvc	r0, #0
 2ac:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
 2b0:	00682e74 	rsbeq	r2, r8, r4, ror lr
 2b4:	63000001 	movwvs	r0, #1
 2b8:	5f65726f 	svcpl	0x0065726f
 2bc:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
 2c0:	00000068 	andeq	r0, r0, r8, rrx
 2c4:	05000000 	streq	r0, [r0, #-0]
 2c8:	00321c02 	eorseq	r1, r2, r2, lsl #24
 2cc:	59131508 	ldmdbpl	r3, {r3, r8, sl, ip}
 2d0:	0b033d2d 	bleq	cf78c <__RW_SIZE__+0xcf20c>
 2d4:	0d030e9e 	stceq	14, cr0, [r3, #-632]	; 0xfffffd88
 2d8:	0c032cf2 	stceq	12, cr2, [r3], {242}	; 0xf2
 2dc:	6603312e 	strvs	r3, [r3], -lr, lsr #2
 2e0:	f20d0301 	vcgt.s8	d0, d13, d1
 2e4:	2e10032c 	cdpcs	3, 1, cr0, cr0, cr12, {1}
 2e8:	6103312f 	tstvs	r3, pc, lsr #2
 2ec:	f20d0301 	vcgt.s8	d0, d13, d1
 2f0:	2e17032c 	cdpcs	3, 1, cr0, cr7, cr12, {1}
 2f4:	00010230 	andeq	r0, r1, r0, lsr r2
 2f8:	009b0101 	addseq	r0, fp, r1, lsl #2
 2fc:	00020000 	andeq	r0, r2, r0
 300:	0000007d 	andeq	r0, r0, sp, ror r0
 304:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 308:	0101000d 	tsteq	r1, sp
 30c:	00000101 	andeq	r0, r0, r1, lsl #2
 310:	00000100 	andeq	r0, r0, r0, lsl #2
 314:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
 318:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
 31c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 320:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 324:	756f535c 	strbvc	r5, [pc, #-860]!	; ffffffd0 <__ZI_LIMIT__+0xdffff9fc>
 328:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 32c:	2b472079 	blcs	11c8518 <__RW_SIZE__+0x11c7f98>
 330:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
 334:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
 338:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 33c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 340:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 344:	636e692f 	cmnvs	lr, #770048	; 0xbc000
 348:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
 34c:	656c0000 	strbvs	r0, [ip, #-0]!
 350:	00632e64 	rsbeq	r2, r3, r4, ror #28
 354:	73000000 	movwvc	r0, #0
 358:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
 35c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
 360:	0000682e 	andeq	r6, r0, lr, lsr #16
 364:	74730000 	ldrbtvc	r0, [r3], #-0
 368:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
 36c:	0100682e 	tsteq	r0, lr, lsr #16
 370:	6f630000 	svcvs	0x00630000
 374:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
 378:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
 37c:	00000000 	andeq	r0, r0, r0
 380:	02050000 	andeq	r0, r5, #0
 384:	080032d0 	stmdaeq	r0, {r4, r6, r7, r9, ip, sp}
 388:	2d591315 	ldclcs	3, cr1, [r9, #-84]	; 0xffffffac
 38c:	136a833d 	cmnne	sl, #-201326592	; 0xf4000000
 390:	13a213da 			; <UNDEFINED> instruction: 0x13a213da
 394:	01000902 	tsteq	r0, r2, lsl #18
 398:	00006501 	andeq	r6, r0, r1, lsl #10
 39c:	3e000200 	cdpcc	2, 0, cr0, cr0, cr0, {0}
 3a0:	02000000 	andeq	r0, r0, #0
 3a4:	0d0efb01 	vstreq	d15, [lr, #-4]
 3a8:	01010100 	mrseq	r0, (UNDEF: 17)
 3ac:	00000001 	andeq	r0, r0, r1
 3b0:	01000001 	tsteq	r0, r1
 3b4:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
 3b8:	00632e6e 	rsbeq	r2, r3, lr, ror #28
 3bc:	64000000 	strvs	r0, [r0], #-0
 3c0:	63697665 	cmnvs	r9, #105906176	; 0x6500000
 3c4:	72645f65 	rsbvc	r5, r4, #404	; 0x194
 3c8:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
 3cc:	0000682e 	andeq	r6, r0, lr, lsr #16
 3d0:	6f630000 	svcvs	0x00630000
 3d4:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
 3d8:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
 3dc:	00000000 	andeq	r0, r0, r0
 3e0:	02050000 	andeq	r0, r5, #0
 3e4:	08003344 	stmdaeq	r0, {r2, r6, r8, r9, ip, sp}
 3e8:	03010b03 	movweq	r0, #6915	; 0x1b03
 3ec:	2f2f2e79 	svccs	0x002f2e79
 3f0:	0330344b 	teqeq	r0, #1258291200	; 0x4b000000
 3f4:	03403c13 	movteq	r3, #3091	; 0xc13
 3f8:	304c2e78 	subcc	r2, ip, r8, ror lr
 3fc:	0005024c 	andeq	r0, r5, ip, asr #4
 400:	021e0101 	andseq	r0, lr, #1073741824	; 0x40000000
 404:	00020000 	andeq	r0, r2, r0
 408:	00000092 	muleq	r0, r2, r0
 40c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 410:	0101000d 	tsteq	r1, sp
 414:	00000101 	andeq	r0, r0, r1, lsl #2
 418:	00000100 	andeq	r0, r0, r0, lsl #2
 41c:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
 420:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
 424:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 428:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 42c:	756f535c 	strbvc	r5, [pc, #-860]!	; d8 <__ZI_SIZE__+0x80>
 430:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 434:	2b472079 	blcs	11c8620 <__RW_SIZE__+0x11c80a0>
 438:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
 43c:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
 440:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 444:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 448:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 44c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
 450:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
 454:	6f6d0000 	svcvs	0x006d0000
 458:	2e726574 	mrccs	5, 3, r6, cr2, cr4, {3}
 45c:	00000063 	andeq	r0, r0, r3, rrx
 460:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 464:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
 468:	00010068 	andeq	r0, r1, r8, rrx
 46c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
 470:	31663233 	cmncc	r6, r3, lsr r2
 474:	682e7830 	stmdavs	lr!, {r4, r5, fp, ip, sp, lr}
 478:	00000000 	andeq	r0, r0, r0
 47c:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
 480:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
 484:	0000682e 	andeq	r6, r0, lr, lsr #16
 488:	65640000 	strbvs	r0, [r4, #-0]!
 48c:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
 490:	6972645f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, sp, lr}^
 494:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
 498:	00000068 	andeq	r0, r0, r8, rrx
 49c:	05000000 	streq	r0, [r0, #-0]
 4a0:	00339002 	eorseq	r9, r3, r2
 4a4:	010d0308 	tsteq	sp, r8, lsl #6
 4a8:	3d2d5921 	stccc	9, cr5, [sp, #-132]!	; 0xffffff7c
 4ac:	035a2a40 	cmpeq	sl, #64, 20	; 0x40000
 4b0:	77032009 	strvc	r2, [r3, -r9]
 4b4:	03273e2e 	teqeq	r7, #736	; 0x2e0
 4b8:	26752e79 			; <UNDEFINED> instruction: 0x26752e79
 4bc:	592e7a03 	stmdbpl	lr!, {r0, r1, r9, fp, ip, sp, lr}
 4c0:	207a0326 	rsbscs	r0, sl, r6, lsr #6
 4c4:	752a2475 	strvc	r2, [sl, #-1141]!	; 0xfffffb8b
 4c8:	21216883 	smlawbcs	r1, r3, r8, r6
 4cc:	224d2321 	subcs	r2, sp, #-2080374784	; 0x84000000
 4d0:	26c92356 			; <UNDEFINED> instruction: 0x26c92356
 4d4:	4b207a03 	blmi	81ece8 <__RW_SIZE__+0x81e768>
 4d8:	03595a68 	cmpeq	r9, #104, 20	; 0x68000
 4dc:	7513820b 	ldrvc	r8, [r3, #-523]	; 0xfffffdf5
 4e0:	13785959 	cmnne	r8, #1458176	; 0x164000
 4e4:	78595975 	ldmdavc	r9, {r0, r2, r4, r5, r6, r8, fp, ip, lr}^
 4e8:	67678313 			; <UNDEFINED> instruction: 0x67678313
 4ec:	201f1387 	andscs	r1, pc, r7, lsl #7
 4f0:	03352721 	teqeq	r5, #8650752	; 0x840000
 4f4:	43683c09 	cmnmi	r8, #2304	; 0x900
 4f8:	42424343 	submi	r4, r2, #201326593	; 0xc000001
 4fc:	44424242 	strbmi	r4, [r2], #-578	; 0xfffffdbe
 500:	207eff03 	rsbscs	pc, lr, r3, lsl #30
 504:	259fc959 	ldrcs	ip, [pc, #2393]	; e65 <__RW_SIZE__+0x8e5>
 508:	595a681b 	ldmdbpl	sl, {r0, r1, r3, r4, fp, sp, lr}^
 50c:	032e2703 	teqeq	lr, #786432	; 0xc0000
 510:	67836675 			; <UNDEFINED> instruction: 0x67836675
 514:	740f0367 	strvc	r0, [pc], #-871	; 51c <__ZI_SIZE__+0x4c4>
 518:	75665e03 	strbvc	r5, [r6, #-3587]!	; 0xfffff1fd
 51c:	26035959 			; <UNDEFINED> instruction: 0x26035959
 520:	665f0374 			; <UNDEFINED> instruction: 0x665f0374
 524:	03595975 	cmpeq	r9, #1916928	; 0x1d4000
 528:	212d742b 	teqcs	sp, fp, lsr #8
 52c:	1a03212d 	bne	c89e8 <__RW_SIZE__+0xc8468>
 530:	2d2f2d3c 	stccs	13, cr2, [pc, #-240]!	; 448 <__ZI_SIZE__+0x3f0>
 534:	3c170321 	ldccc	3, cr0, [r7], {33}	; 0x21
 538:	2d2f2d2f 	stccs	13, cr2, [pc, #-188]!	; 484 <__ZI_SIZE__+0x42c>
 53c:	3c550321 	mrrccc	3, 2, r0, r5, cr1
 540:	212d212d 	teqcs	sp, sp, lsr #2
 544:	2d212d43 	stccs	13, cr2, [r1, #-268]!	; 0xfffffef4
 548:	2f2d4321 	svccs	0x002d4321
 54c:	0b03212d 	bleq	c8a08 <__RW_SIZE__+0xc8488>
 550:	2d2f2d3c 	stccs	13, cr2, [pc, #-240]!	; 468 <__ZI_SIZE__+0x410>
 554:	2f2d4221 	svccs	0x002d4221
 558:	2f41212d 	svccs	0x0041212d
 55c:	212d2f2d 	teqcs	sp, sp, lsr #30
 560:	23821203 	orrcs	r1, r2, #805306368	; 0x30000000
 564:	1c032355 	stcne	3, cr2, [r3], {85}	; 0x55
 568:	3c160358 	ldccc	3, cr0, [r6], {88}	; 0x58
 56c:	7ec203e5 	cdpvc	3, 12, cr0, cr2, cr5, {7}
 570:	01be0366 			; <UNDEFINED> instruction: 0x01be0366
 574:	7ec2032e 	cdpvc	3, 12, cr0, cr2, cr14, {1}
 578:	01bd0320 			; <UNDEFINED> instruction: 0x01bd0320
 57c:	7ec4032e 	cdpvc	3, 12, cr0, cr4, cr14, {1}
 580:	c9211f20 	stmdbgt	r1!, {r5, r8, r9, sl, fp, ip}
 584:	207a0326 	rsbscs	r0, sl, r6, lsr #6
 588:	595a5a3d 	ldmdbpl	sl, {r0, r2, r3, r4, r5, r9, fp, ip, lr}^
 58c:	3c018603 	stccc	6, cr8, [r1], {3}
 590:	212d3134 	teqcs	sp, r4, lsr r1
 594:	032e1a03 	teqeq	lr, #12288	; 0x3000
 598:	03342e66 	teqeq	r4, #1632	; 0x660
 59c:	034b2e17 	movteq	r2, #48663	; 0xbe17
 5a0:	032e7ecb 	teqeq	lr, #3248	; 0xcb0
 5a4:	032e01b5 	teqeq	lr, #1073741869	; 0x4000002d
 5a8:	3d207ecb 	stccc	14, cr7, [r0, #-812]!	; 0xfffffcd4
 5ac:	7a0326e5 	bvc	ca148 <__RW_SIZE__+0xc9bc8>
 5b0:	5a5a3d20 	bpl	168fa38 <__RW_SIZE__+0x168f4b8>
 5b4:	01ae0359 			; <UNDEFINED> instruction: 0x01ae0359
 5b8:	03332920 	teqeq	r3, #32, 18	; 0x80000
 5bc:	212d746a 	teqcs	sp, sl, ror #8
 5c0:	032f212d 	teqeq	pc, #1073741835	; 0x4000000b
 5c4:	232b3c0b 	teqcs	fp, #2816	; 0xb00
 5c8:	2121212b 	teqcs	r1, fp, lsr #2
 5cc:	493c6503 	ldmdbmi	ip!, {r0, r1, r8, sl, sp, lr}
 5d0:	2e200321 	cdpcs	3, 2, cr0, cr0, cr1, {1}
 5d4:	032e6103 	teqeq	lr, #-1073741824	; 0xc0000000
 5d8:	02007421 	andeq	r7, r0, #553648128	; 0x21000000
 5dc:	4b210104 	blmi	8409f4 <__RW_SIZE__+0x840474>
 5e0:	2e7ecb03 	vaddcs.f64	d28, d14, d3
 5e4:	2e01b503 	cfsh32cs	mvfx11, mvfx1, #3
 5e8:	207ecb03 	rsbscs	ip, lr, r3, lsl #22
 5ec:	0326e53d 	teqeq	r6, #255852544	; 0xf400000
 5f0:	5a3d207a 	bpl	f487e0 <__RW_SIZE__+0xf48260>
 5f4:	ae03595a 	mcrge	9, 0, r5, cr3, cr10, {2}
 5f8:	2c302001 	ldccs	0, cr2, [r0], #-4
 5fc:	2f0822b1 	svccs	0x000822b1
 600:	667ec203 	ldrbtvs	ip, [lr], -r3, lsl #4
 604:	2e01be03 	cdpcs	14, 0, cr11, cr1, cr3, {0}
 608:	207ec203 	rsbscs	ip, lr, r3, lsl #4
 60c:	2e01bd03 	cdpcs	13, 0, cr11, cr1, cr3, {0}
 610:	207ec403 	rsbscs	ip, lr, r3, lsl #8
 614:	26c9211f 			; <UNDEFINED> instruction: 0x26c9211f
 618:	3d207a03 	vstmdbcc	r0!, {s14-s16}
 61c:	02595a5a 	subseq	r5, r9, #368640	; 0x5a000
 620:	01010009 	tsteq	r1, r9
 624:	00000052 	andeq	r0, r0, r2, asr r0
 628:	002e0002 	eoreq	r0, lr, r2
 62c:	01020000 	mrseq	r0, (UNDEF: 2)
 630:	000d0efb 	strdeq	r0, [sp], -fp
 634:	01010101 	tsteq	r1, r1, lsl #2
 638:	01000000 	mrseq	r0, (UNDEF: 0)
 63c:	00010000 	andeq	r0, r1, r0
 640:	746e7572 	strbtvc	r7, [lr], #-1394	; 0xfffffa8e
 644:	2e656d69 	cdpcs	13, 6, cr6, cr5, cr9, {3}
 648:	00000063 	andeq	r0, r0, r3, rrx
 64c:	726f6300 	rsbvc	r6, pc, #0, 6
 650:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
 654:	00682e33 	rsbeq	r2, r8, r3, lsr lr
 658:	00000000 	andeq	r0, r0, r0
 65c:	00020500 	andeq	r0, r2, r0, lsl #10
 660:	1508003a 	strne	r0, [r8, #-58]	; 0xffffffc6
 664:	58790327 	ldmdapl	r9!, {r0, r1, r2, r5, r8, r9}^
 668:	3e4c5b27 	vmlacc.f64	d21, d12, d23
 66c:	0200242c 	andeq	r2, r0, #44, 8	; 0x2c000000
 670:	77030104 	strvc	r0, [r3, -r4, lsl #2]
 674:	0009023c 	andeq	r0, r9, ip, lsr r2
 678:	00940101 	addseq	r0, r4, r1, lsl #2
 67c:	00020000 	andeq	r0, r2, r0
 680:	00000072 	andeq	r0, r0, r2, ror r0
 684:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 688:	0101000d 	tsteq	r1, sp
 68c:	00000101 	andeq	r0, r0, r1, lsl #2
 690:	00000100 	andeq	r0, r0, r0, lsl #2
 694:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
 698:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
 69c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 6a0:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 6a4:	756f535c 	strbvc	r5, [pc, #-860]!	; 350 <__ZI_SIZE__+0x2f8>
 6a8:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 6ac:	2b472079 	blcs	11c8898 <__RW_SIZE__+0x11c8318>
 6b0:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
 6b4:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
 6b8:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 6bc:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 6c0:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 6c4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
 6c8:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
 6cc:	79730000 	ldmdbvc	r3!, {}^	; <UNPREDICTABLE>
 6d0:	63697473 	cmnvs	r9, #1929379840	; 0x73000000
 6d4:	00632e6b 	rsbeq	r2, r3, fp, ror #28
 6d8:	63000000 	movwvs	r0, #0
 6dc:	5f65726f 	svcpl	0x0065726f
 6e0:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
 6e4:	00000068 	andeq	r0, r0, r8, rrx
 6e8:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 6ec:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
 6f0:	00010068 	andeq	r0, r1, r8, rrx
 6f4:	05000000 	streq	r0, [r0, #-0]
 6f8:	003a4802 	eorseq	r4, sl, r2, lsl #16
 6fc:	67211508 	strvs	r1, [r1, -r8, lsl #10]!
 700:	13be21f3 			; <UNDEFINED> instruction: 0x13be21f3
 704:	59133f59 	ldmdbpl	r3, {r0, r3, r4, r6, r8, r9, sl, fp, ip, sp}
 708:	23591323 	cmpcs	r9, #-1946157056	; 0x8c000000
 70c:	00070213 	andeq	r0, r7, r3, lsl r2
 710:	01180101 	tsteq	r8, r1, lsl #2
 714:	00020000 	andeq	r0, r2, r0
 718:	0000007f 	andeq	r0, r0, pc, ror r0
 71c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 720:	0101000d 	tsteq	r1, sp
 724:	00000101 	andeq	r0, r0, r1, lsl #2
 728:	00000100 	andeq	r0, r0, r0, lsl #2
 72c:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
 730:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
 734:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 738:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 73c:	756f535c 	strbvc	r5, [pc, #-860]!	; 3e8 <__ZI_SIZE__+0x390>
 740:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 744:	2b472079 	blcs	11c8930 <__RW_SIZE__+0x11c83b0>
 748:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
 74c:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
 750:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 754:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 758:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 75c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
 760:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
 764:	69740000 	ldmdbvs	r4!, {}^	; <UNPREDICTABLE>
 768:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
 76c:	00000063 	andeq	r0, r0, r3, rrx
 770:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 774:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
 778:	00010068 	andeq	r0, r1, r8, rrx
 77c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
 780:	31663233 	cmncc	r6, r3, lsr r2
 784:	682e7830 	stmdavs	lr!, {r4, r5, fp, ip, sp, lr}
 788:	00000000 	andeq	r0, r0, r0
 78c:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
 790:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
 794:	0000682e 	andeq	r6, r0, lr, lsr #16
 798:	00000000 	andeq	r0, r0, r0
 79c:	3ac80205 	bcc	ff200fb8 <__ZI_LIMIT__+0xdf2009e4>
 7a0:	10030800 	andne	r0, r3, r0, lsl #16
 7a4:	2c5a2101 	ldfcse	f2, [sl], {1}
 7a8:	2a2f2130 	bcs	bc8c70 <__RW_SIZE__+0xbc86f0>
 7ac:	22212122 	eorcs	r2, r1, #-2147483640	; 0x80000008
 7b0:	153f5959 	ldrne	r5, [pc, #-2393]!	; fffffe5f <__ZI_LIMIT__+0xdffff88b>
 7b4:	68592d3d 	ldmdavs	r9, {r0, r2, r3, r4, r5, r8, sl, fp, sp}^
 7b8:	244a1e03 	strbcs	r1, [sl], #-3587	; 0xfffff1fd
 7bc:	2a212f5a 	bcs	84c52c <__RW_SIZE__+0x84bfac>
 7c0:	21222c30 	teqcs	r2, r0, lsr ip
 7c4:	207a0321 	rsbscs	r0, sl, r1, lsr #6
 7c8:	20790327 	rsbscs	r0, r9, r7, lsr #6
 7cc:	312b2335 	teqcc	fp, r5, lsr r3
 7d0:	222c232b 	eorcs	r2, ip, #-1409286144	; 0xac000000
 7d4:	593e4c1e 	ldmdbpl	lr!, {r1, r2, r3, r4, sl, fp, lr}
 7d8:	04020067 	streq	r0, [r2], #-103	; 0xffffff99
 7dc:	44375901 	ldrtmi	r5, [r7], #-2305	; 0xfffff6ff
 7e0:	4b1d23d7 	blmi	749744 <__RW_SIZE__+0x7491c4>
 7e4:	04020067 	streq	r0, [r2], #-103	; 0xffffff99
 7e8:	675a5901 	ldrbvs	r5, [sl, -r1, lsl #18]
 7ec:	2a253367 	bcs	94d590 <__RW_SIZE__+0x94d010>
 7f0:	2c242a4e 	stccs	10, cr2, [r4], #-312	; 0xfffffec8
 7f4:	2b1f3256 	blcs	7cd154 <__RW_SIZE__+0x7ccbd4>
 7f8:	22212122 	eorcs	r2, r1, #-2147483640	; 0x80000008
 7fc:	59596759 	ldmdbpl	r9, {r0, r3, r4, r6, r8, r9, sl, sp, lr}^
 800:	2184133f 	orrcs	r1, r4, pc, lsr r3
 804:	13235f1f 	teqne	r3, #31, 30	; 0x7c
 808:	c213869f 	andsgt	r8, r3, #166723584	; 0x9f00000
 80c:	3d2c5a13 	vstmdbcc	ip!, {s10-s28}
 810:	213d2d21 	teqcs	sp, r1, lsr #26
 814:	2d3d592d 	ldccs	9, cr5, [sp, #-180]!	; 0xffffff4c
 818:	63173275 	tstvs	r7, #1342177287	; 0x50000007
 81c:	23231d5b 	teqcs	r3, #5824	; 0x16c0
 820:	207a0326 	rsbscs	r0, sl, r6, lsr #6
 824:	13335b3f 	teqne	r3, #64512	; 0xfc00
 828:	0007029f 	muleq	r7, pc, r2	; <UNPREDICTABLE>
 82c:	01620101 	cmneq	r2, r1, lsl #2
 830:	00020000 	andeq	r0, r2, r0
 834:	000000e9 	andeq	r0, r0, r9, ror #1
 838:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 83c:	0101000d 	tsteq	r1, sp
 840:	00000101 	andeq	r0, r0, r1, lsl #2
 844:	00000100 	andeq	r0, r0, r0, lsl #2
 848:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
 84c:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
 850:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 854:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 858:	756f535c 	strbvc	r5, [pc, #-860]!	; 504 <__ZI_SIZE__+0x4ac>
 85c:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 860:	2b472079 	blcs	11c8a4c <__RW_SIZE__+0x11c84cc>
 864:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
 868:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
 86c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 870:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 874:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 878:	636e692f 	cmnvs	lr, #770048	; 0xbc000
 87c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
 880:	5c3a4300 	ldcpl	3, cr4, [sl], #-0
 884:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
 888:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 88c:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 890:	756f535c 	strbvc	r5, [pc, #-860]!	; 53c <__ZI_SIZE__+0x4e4>
 894:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 898:	2b472079 	blcs	11c8a84 <__RW_SIZE__+0x11c8504>
 89c:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
 8a0:	6c2f6574 	cfstr32vs	mvfx6, [pc], #-464	; 6d8 <__RW_SIZE__+0x158>
 8a4:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
 8a8:	612f6363 	teqvs	pc, r3, ror #6
 8ac:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 8b0:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 8b4:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 8b8:	382e342f 	stmdacc	lr!, {r0, r1, r2, r3, r5, sl, ip, sp}
 8bc:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
 8c0:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
 8c4:	00006564 	andeq	r6, r0, r4, ror #10
 8c8:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 8cc:	0000632e 	andeq	r6, r0, lr, lsr #6
 8d0:	74730000 	ldrbtvc	r0, [r3], #-0
 8d4:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
 8d8:	0100682e 	tsteq	r0, lr, lsr #16
 8dc:	74730000 	ldrbtvc	r0, [r3], #-0
 8e0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
 8e4:	2e783031 	mrccs	0, 3, r3, cr8, cr1, {1}
 8e8:	00000068 	andeq	r0, r0, r8, rrx
 8ec:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 8f0:	2e677261 	cdpcs	2, 6, cr7, cr7, cr1, {3}
 8f4:	00020068 	andeq	r0, r2, r8, rrx
 8f8:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 8fc:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
 900:	00000100 	andeq	r0, r0, r0, lsl #2
 904:	6975623c 	ldmdbvs	r5!, {r2, r3, r4, r5, r9, sp, lr}^
 908:	692d746c 	pushvs	{r2, r3, r5, r6, sl, ip, sp, lr}
 90c:	00003e6e 	andeq	r3, r0, lr, ror #28
 910:	6f630000 	svcvs	0x00630000
 914:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
 918:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
 91c:	00000000 	andeq	r0, r0, r0
 920:	02050000 	andeq	r0, r5, #0
 924:	08003d78 	stmdaeq	r0, {r3, r4, r5, r6, r8, sl, fp, ip, sp}
 928:	2c5a251a 	cfldr64cs	mvdx2, [sl], {26}
 92c:	3d2d213d 	stfccs	f2, [sp, #-244]!	; 0xffffff0c
 930:	13084c67 	movwne	r4, #35943	; 0x8c67
 934:	2f59083d 	svccs	0x0059083d
 938:	211e6830 	tstcs	lr, r0, lsr r8
 93c:	2121212d 	teqcs	r1, sp, lsr #2
 940:	0200136a 	andeq	r1, r0, #-1476395007	; 0xa8000001
 944:	ad340104 	ldfges	f0, [r4, #-16]!
 948:	04020029 	streq	r0, [r2], #-41	; 0xffffffd7
 94c:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
 950:	03215275 	teqeq	r1, #1342177287	; 0x50000007
 954:	1d4b2e76 	stclne	14, cr2, [fp, #-472]	; 0xfffffe28
 958:	4e257534 	mcrmi	5, 1, r7, cr5, cr4, {1}
 95c:	752e7203 	strvc	r7, [lr, #-515]!	; 0xfffffdfd
 960:	3c3c1003 	ldccc	0, cr1, [ip], #-12
 964:	03212d41 	teqeq	r1, #4160	; 0x1040
 968:	76032e74 			; <UNDEFINED> instruction: 0x76032e74
 96c:	341d593c 	ldrcc	r5, [sp], #-2364	; 0xfffff6c4
 970:	0f032575 	svceq	0x00032575
 974:	5867034a 	stmdapl	r7!, {r1, r3, r6, r8, r9}^
 978:	2e1b0375 	mrccs	3, 0, r0, cr11, cr5, {3}
 97c:	31358413 	teqcc	r5, r3, lsl r4
 980:	00017403 	andeq	r7, r1, r3, lsl #8
 984:	06010402 	streq	r0, [r1], -r2, lsl #8
 988:	033e064a 	teqeq	lr, #77594624	; 0x4a00000
 98c:	02312e0d 	eorseq	r2, r1, #13, 28	; 0xd0
 990:	01010001 	tsteq	r1, r1
 994:	0000004b 	andeq	r0, r0, fp, asr #32
 998:	001d0002 	andseq	r0, sp, r2
 99c:	01020000 	mrseq	r0, (UNDEF: 2)
 9a0:	000d0efb 	strdeq	r0, [sp], -fp
 9a4:	01010101 	tsteq	r1, r1, lsl #2
 9a8:	01000000 	mrseq	r0, (UNDEF: 0)
 9ac:	00010000 	andeq	r0, r1, r0
 9b0:	30747263 	rsbscc	r7, r4, r3, ror #4
 9b4:	0000732e 	andeq	r7, r0, lr, lsr #6
 9b8:	00000000 	andeq	r0, r0, r0
 9bc:	30080205 	andcc	r0, r8, r5, lsl #4
 9c0:	11030800 	tstne	r3, r0, lsl #16
 9c4:	22212101 	eorcs	r2, r1, #1073741824	; 0x40000000
 9c8:	21212321 	teqcs	r1, r1, lsr #6
 9cc:	21232f2f 	teqcs	r3, pc, lsr #30
 9d0:	2f212130 	svccs	0x00212130
 9d4:	65033024 	strvs	r3, [r3, #-36]	; 0xffffffdc
 9d8:	032f2f2e 	teqeq	pc, #46, 30	; 0xb8
 9dc:	02022e0d 	andeq	r2, r2, #13, 28	; 0xd0
 9e0:	Address 0x000009e0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	52434442 	subpl	r4, r3, #1107296256	; 0x42000000
   4:	47464300 	strbmi	r4, [r6, -r0, lsl #6]
   8:	4f4a0052 	svcmi	0x004a0052
   c:	00315246 	eorseq	r5, r1, r6, asr #4
  10:	5f636441 	svcpl	0x00636441
  14:	5f736443 	svcpl	0x00736443
  18:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
  1c:	464f4a00 	strbmi	r4, [pc], -r0, lsl #20
  20:	42003352 	andmi	r3, r0, #1207959553	; 0x48000001
  24:	00525253 	subseq	r5, r2, r3, asr r2
  28:	415c3a46 	cmpmi	ip, r6, asr #20
  2c:	5c575349 	mrrcpl	3, 4, r5, r7, cr9
  30:	6d726946 	ldclvs	9, cr6, [r2, #-280]!	; 0xfffffee8
  34:	65726177 	ldrbvs	r6, [r2, #-375]!	; 0xfffffe89
  38:	676f7270 			; <UNDEFINED> instruction: 0x676f7270
  3c:	6d6d6172 	stfvse	f6, [sp, #-456]!	; 0xfffffe38
  40:	5c676e69 	stclpl	14, cr6, [r7], #-420	; 0xfffffe5c
  44:	f0b85f36 			; <UNDEFINED> instruction: 0xf0b85f36
  48:	dac0cdc5 	ble	ff033764 <__ZI_LIMIT__+0xdf033190>
  4c:	325fe1b7 	subscc	lr, pc, #-1073741779	; 0xc000002d
  50:	32323134 	eorscc	r3, r2, #52, 2
  54:	52505c30 	subspl	r5, r0, #48, 24	; 0x3000
  58:	43454a4f 	movtmi	r4, #23119	; 0x5a4f
  5c:	4f4d5f54 	svcmi	0x004d5f54
  60:	00524554 	subseq	r4, r2, r4, asr r5
  64:	52504d53 	subspl	r4, r0, #5312	; 0x14c0
  68:	4d530031 	ldclmi	0, cr0, [r3, #-196]	; 0xffffff3c
  6c:	00325250 	eorseq	r5, r2, r0, asr r2
  70:	31425041 	cmpcc	r2, r1, asr #32
  74:	52545352 	subspl	r5, r4, #1207959553	; 0x48000001
  78:	736e7500 	cmnvc	lr, #0, 10
  7c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  80:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  84:	4a007261 	bmi	1ca10 <__RW_SIZE__+0x1c490>
  88:	00525153 	subseq	r5, r2, r3, asr r1
  8c:	45424841 	strbmi	r4, [r2, #-2113]	; 0xfffff7bf
  90:	7300524e 	movwvc	r5, #590	; 0x24e
  94:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  98:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  9c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  a0:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  a4:	444a0074 	strbmi	r0, [sl], #-116	; 0xffffff8c
  a8:	4a003152 	bmi	c5f8 <__RW_SIZE__+0xc078>
  ac:	00325244 	eorseq	r5, r2, r4, asr #4
  b0:	3352444a 	cmpcc	r2, #1241513984	; 0x4a000000
  b4:	52444a00 	subpl	r4, r4, #0, 20
  b8:	50410034 	subpl	r0, r1, r4, lsr r0
  bc:	4e453242 	cdpmi	2, 4, cr3, cr5, cr2, {2}
  c0:	68730052 	ldmdavs	r3!, {r1, r4, r6}^
  c4:	2074726f 	rsbscs	r7, r4, pc, ror #4
  c8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  cc:	31425041 	cmpcc	r2, r1, asr #32
  d0:	00524e45 	subseq	r4, r2, r5, asr #28
  d4:	5f636441 	svcpl	0x00636441
  d8:	5f736443 	svcpl	0x00736443
  dc:	5f746547 	svcpl	0x00746547
  e0:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
  e4:	41007375 	tstmi	r0, r5, ror r3
  e8:	52324250 	eorspl	r4, r2, #80, 4
  ec:	00525453 	subseq	r5, r2, r3, asr r4
  f0:	4f495047 	svcmi	0x00495047
  f4:	7079545f 	rsbsvc	r5, r9, pc, asr r4
  f8:	66654465 	strbtvs	r4, [r5], -r5, ror #8
  fc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 100:	6f6c2067 	svcvs	0x006c2067
 104:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 108:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 10c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 110:	00746e69 	rsbseq	r6, r4, r9, ror #28
 114:	5f636441 	svcpl	0x00636441
 118:	5f746547 	svcpl	0x00746547
 11c:	61746144 	cmnvs	r4, r4, asr #2
 120:	464f4a00 	strbmi	r4, [pc], -r0, lsl #20
 124:	4a003252 	bmi	ca74 <__RW_SIZE__+0xc4f4>
 128:	3452464f 	ldrbcc	r4, [r2], #-1615	; 0xfffff9b1
 12c:	4d544900 	ldclmi	9, cr4, [r4, #-0]
 130:	4278525f 	rsbsmi	r5, r8, #-268435451	; 0xf0000005
 134:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
 138:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 13c:	20432055 	subcs	r2, r3, r5, asr r0
 140:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
 144:	6d2d2031 	stcvs	0, cr2, [sp, #-196]!	; 0xffffff3c
 148:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 14c:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xfffff09d
 150:	6d2d7865 	stcvs	8, cr7, [sp, #-404]!	; 0xfffffe6c
 154:	6d2d2033 	stcvs	0, cr2, [sp, #-204]!	; 0xffffff34
 158:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
 15c:	6d2d2062 	stcvs	0, cr2, [sp, #-392]!	; 0xfffffe78
 160:	616f6c66 	cmnvs	pc, r6, ror #24
 164:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 168:	6f733d69 	svcvs	0x00733d69
 16c:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 170:	6370616d 	cmnvs	r0, #1073741851	; 0x4000001b
 174:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 178:	742d6f6e 	strtvc	r6, [sp], #-3950	; 0xfffff092
 17c:	626d7568 	rsbvs	r7, sp, #104, 10	; 0x1a000000
 180:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
 184:	6f777265 	svcvs	0x00777265
 188:	2d206b72 	vstmdbcs	r0!, {d6-<overflow reg d62>}
 18c:	4f2d2067 	svcmi	0x002d2067
 190:	662d2033 			; <UNDEFINED> instruction: 0x662d2033
 194:	622d6f6e 	eorvs	r6, sp, #440	; 0x1b8
 198:	746c6975 	strbtvc	r6, [ip], #-2421	; 0xfffff68b
 19c:	2d206e69 	stccs	14, cr6, [r0, #-420]!	; 0xfffffe5c
 1a0:	736e7566 	cmnvc	lr, #427819008	; 0x19800000
 1a4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1a8:	68632d64 	stmdavs	r3!, {r2, r5, r6, r8, sl, fp, sp}^
 1ac:	2d207261 	sfmcs	f7, 4, [r0, #-388]!	; 0xfffffe7c
 1b0:	2d6f6e66 	stclcs	14, cr6, [pc, #-408]!	; 20 <shift+0x20>
 1b4:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 1b8:	612d7463 	teqvs	sp, r3, ror #8
 1bc:	7361696c 	cmnvc	r1, #108, 18	; 0x1b0000
 1c0:	20676e69 	rsbcs	r6, r7, r9, ror #28
 1c4:	6f6e662d 	svcvs	0x006e662d
 1c8:	6d6f632d 	stclvs	3, cr6, [pc, #-180]!	; 11c <__ZI_SIZE__+0xc4>
 1cc:	006e6f6d 	rsbeq	r6, lr, sp, ror #30
 1d0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 1d4:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
 1d8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1dc:	6f6c2067 	svcvs	0x006c2067
 1e0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1e4:	4100746e 	tstmi	r0, lr, ror #8
 1e8:	435f6364 	cmpmi	pc, #100, 6	; 0x90000001
 1ec:	495f7364 	ldmdbmi	pc, {r2, r5, r6, r8, r9, ip, sp, lr}^	; <UNPREDICTABLE>
 1f0:	0074696e 	rsbseq	r6, r4, lr, ror #18
 1f4:	31525153 	cmpcc	r2, r3, asr r1
 1f8:	52515300 	subspl	r5, r1, #0, 6
 1fc:	51530032 	cmppl	r3, r2, lsr r0
 200:	52003352 	andpl	r3, r0, #1207959553	; 0x48000001
 204:	545f4343 	ldrbpl	r4, [pc], #-835	; 20c <__ZI_SIZE__+0x1b4>
 208:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
 20c:	41006665 	tstmi	r0, r5, ror #12
 210:	545f4344 	ldrbpl	r4, [pc], #-836	; 218 <__ZI_SIZE__+0x1c0>
 214:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
 218:	75006665 	strvc	r6, [r0, #-1637]	; 0xfffff99b
 21c:	33746e69 	cmncc	r4, #1680	; 0x690
 220:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 224:	2e636461 	cdpcs	4, 6, cr6, cr3, cr1, {3}
 228:	434c0063 	movtmi	r0, #49251	; 0xc063
 22c:	4100524b 	tstmi	r0, fp, asr #4
 230:	435f6364 	cmpmi	pc, #100, 6	; 0x90000001
 234:	535f7364 	cmppl	pc, #100, 6	; 0x90000001
 238:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 23c:	414c4600 	cmpmi	ip, r0, lsl #12
 240:	545f4853 	ldrbpl	r4, [pc], #-2131	; 248 <__ZI_SIZE__+0x1f0>
 244:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
 248:	57006665 	strpl	r6, [r0, -r5, ror #12]
 24c:	00525052 	subseq	r5, r2, r2, asr r0
 250:	636f6c63 	cmnvs	pc, #25344	; 0x6300
 254:	00632e6b 	rsbeq	r2, r3, fp, ror #28
 258:	4b54504f 	blmi	151439c <__RW_SIZE__+0x1513e1c>
 25c:	00525945 	subseq	r5, r2, r5, asr #18
 260:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 264:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 268:	6f6c4300 	svcvs	0x006c4300
 26c:	495f6b63 	ldmdbmi	pc, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^	; <UNPREDICTABLE>
 270:	0074696e 	rsbseq	r6, r4, lr, ror #18
 274:	54535f5f 	ldrbpl	r5, [r3], #-3935	; 0xfffff0a1
 278:	48584552 	ldmdami	r8, {r1, r4, r6, r8, sl, lr}^
 27c:	64646100 	strbtvs	r6, [r4], #-256	; 0xffffff00
 280:	5f5f0072 	svcpl	0x005f0072
 284:	5f746573 	svcpl	0x00746573
 288:	544e4f43 	strbpl	r4, [lr], #-3907	; 0xfffff0bd
 28c:	004c4f52 	subeq	r4, ip, r2, asr pc
 290:	756c6176 	strbvc	r6, [ip, #-374]!	; 0xfffffe8a
 294:	5f5f0065 	svcpl	0x005f0065
 298:	4552444c 	ldrbmi	r4, [r2, #-1100]	; 0xfffffbb4
 29c:	70005758 	andvc	r5, r0, r8, asr r7
 2a0:	614d6972 	hvcvs	54930	; 0xd692
 2a4:	74006b73 	strvc	r6, [r0], #-2931	; 0xfffff48d
 2a8:	664f706f 	strbvs	r7, [pc], -pc, rrx
 2ac:	636f7250 	cmnvs	pc, #80, 4
 2b0:	63617453 	cmnvs	r1, #1392508928	; 0x53000000
 2b4:	6166006b 	cmnvs	r6, fp, rrx
 2b8:	4d746c75 	ldclmi	12, cr6, [r4, #-468]!	; 0xfffffe2c
 2bc:	006b7361 	rsbeq	r7, fp, r1, ror #6
 2c0:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
 2c4:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
 2c8:	5f00632e 	svcpl	0x0000632e
 2cc:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 2d0:	50534d5f 	subspl	r4, r3, pc, asr sp
 2d4:	735f5f00 	cmpvc	pc, #0, 30
 2d8:	4d5f7465 	cfldrdmi	mvd7, [pc, #-404]	; 14c <__ZI_SIZE__+0xf4>
 2dc:	5f005053 	svcpl	0x00005053
 2e0:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 2e4:	5053505f 	subspl	r5, r3, pc, asr r0
 2e8:	735f5f00 	cmpvc	pc, #0, 30
 2ec:	505f7465 	subspl	r7, pc, r5, ror #8
 2f0:	5f005053 	svcpl	0x00005053
 2f4:	5645525f 			; <UNDEFINED> instruction: 0x5645525f
 2f8:	5f003631 	svcpl	0x00003631
 2fc:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 300:	4952505f 	ldmdbmi	r2, {r0, r1, r2, r3, r4, r6, ip, lr}^
 304:	4b53414d 	blmi	14d0840 <__RW_SIZE__+0x14d02c0>
 308:	735f5f00 	cmpvc	pc, #0, 30
 30c:	465f7465 	ldrbmi	r7, [pc], -r5, ror #8
 310:	544c5541 	strbpl	r5, [ip], #-1345	; 0xfffffabf
 314:	4b53414d 	blmi	14d0850 <__RW_SIZE__+0x14d02d0>
 318:	6e6f6300 	cdpvs	3, 6, cr6, cr15, cr0, {0}
 31c:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 154 <__ZI_SIZE__+0xfc>
 320:	735f5f00 	cmpvc	pc, #0, 30
 324:	425f7465 	subsmi	r7, pc, #1694498816	; 0x65000000
 328:	50455341 	subpl	r5, r5, r1, asr #6
 32c:	75004952 	strvc	r4, [r0, #-2386]	; 0xfffff6ae
 330:	38746e69 	ldmdacc	r4!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
 334:	7200745f 	andvc	r7, r0, #1593835520	; 0x5f000000
 338:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
 33c:	5f5f0074 	svcpl	0x005f0074
 340:	53564552 	cmppl	r6, #343932928	; 0x14800000
 344:	6f740048 	svcvs	0x00740048
 348:	4d664f70 	stclmi	15, cr4, [r6, #-448]!	; 0xfffffe40
 34c:	536e6961 	cmnpl	lr, #1589248	; 0x184000
 350:	6b636174 	blvs	18d8928 <__RW_SIZE__+0x18d83a8>
 354:	735f5f00 	cmpvc	pc, #0, 30
 358:	505f7465 	subspl	r7, pc, r5, ror #8
 35c:	414d4952 	cmpmi	sp, r2, asr r9
 360:	5f004b53 	svcpl	0x00004b53
 364:	5645525f 			; <UNDEFINED> instruction: 0x5645525f
 368:	675f5f00 	ldrbvs	r5, [pc, -r0, lsl #30]
 36c:	435f7465 	cmpmi	pc, #1694498816	; 0x65000000
 370:	52544e4f 	subspl	r4, r4, #1264	; 0x4f0
 374:	5f004c4f 	svcpl	0x00004c4f
 378:	4942525f 	stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, ip, lr}^
 37c:	5f5f0054 	svcpl	0x005f0054
 380:	5f746567 	svcpl	0x00746567
 384:	45534142 	ldrbmi	r4, [r3, #-322]	; 0xfffffebe
 388:	00495250 	subeq	r5, r9, r0, asr r2
 38c:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
 390:	745f3631 	ldrbvc	r3, [pc], #-1585	; 398 <__ZI_SIZE__+0x340>
 394:	535f5f00 	cmppl	pc, #0, 30
 398:	58455254 	stmdapl	r5, {r2, r4, r6, r9, ip, lr}^
 39c:	5f5f0057 	svcpl	0x005f0057
 3a0:	4552444c 	ldrbmi	r4, [r2, #-1100]	; 0xfffffbb4
 3a4:	5f004258 	svcpl	0x00004258
 3a8:	5254535f 	subspl	r5, r4, #2080374785	; 0x7c000001
 3ac:	00425845 	subeq	r5, r2, r5, asr #16
 3b0:	65675f5f 	strbvs	r5, [r7, #-3935]!	; 0xfffff0a1
 3b4:	41465f74 	hvcmi	26100	; 0x65f4
 3b8:	4d544c55 	ldclmi	12, cr4, [r4, #-340]	; 0xfffffeac
 3bc:	004b5341 	subeq	r5, fp, r1, asr #6
 3c0:	444c5f5f 	strbmi	r5, [ip], #-3935	; 0xfffff0a1
 3c4:	48584552 	ldmdami	r8, {r1, r4, r6, r8, sl, lr}^
 3c8:	79654b00 	stmdbvc	r5!, {r8, r9, fp, lr}^
 3cc:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
 3d0:	654b5f74 	strbvs	r5, [fp, #-3956]	; 0xfffff08c
 3d4:	65525f79 	ldrbvs	r5, [r2, #-3961]	; 0xfffff087
 3d8:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 3dc:	4b006465 	blmi	19578 <__RW_SIZE__+0x18ff8>
 3e0:	475f7965 	ldrbmi	r7, [pc, -r5, ror #18]
 3e4:	505f7465 	subspl	r7, pc, r5, ror #8
 3e8:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
 3ec:	4b006465 	blmi	19588 <__RW_SIZE__+0x19008>
 3f0:	575f7965 	ldrbpl	r7, [pc, -r5, ror #18]
 3f4:	5f746961 	svcpl	0x00746961
 3f8:	5f79654b 	svcpl	0x0079654b
 3fc:	73657250 	cmnvc	r5, #80, 4
 400:	00646573 	rsbeq	r6, r4, r3, ror r5
 404:	2e79656b 	cdpcs	5, 7, cr6, cr9, cr11, {3}
 408:	654b0063 	strbvs	r0, [fp, #-99]	; 0xffffff9d
 40c:	6f505f79 	svcvs	0x00505f79
 410:	495f6c6c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 414:	0074696e 	rsbseq	r6, r4, lr, ror #18
 418:	5f79654b 	svcpl	0x0079654b
 41c:	63656843 	cmnvs	r5, #4390912	; 0x430000
 420:	6e495f6b 	cdpvs	15, 4, cr5, cr9, cr11, {3}
 424:	00747570 	rsbseq	r7, r4, r0, ror r5
 428:	5f44454c 	svcpl	0x0044454c
 42c:	5f6c6c41 	svcpl	0x006c6c41
 430:	0066664f 	rsbeq	r6, r6, pc, asr #12
 434:	5f44454c 	svcpl	0x0044454c
 438:	70736944 	rsbsvc	r6, r3, r4, asr #18
 43c:	0079616c 	rsbseq	r6, r9, ip, ror #2
 440:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
 444:	454c0063 	strbmi	r0, [ip, #-99]	; 0xffffff9d
 448:	6c415f44 	mcrrvs	15, 4, r5, r1, cr4
 44c:	6e4f5f6c 	cdpvs	15, 4, cr5, cr15, cr12, {3}
 450:	44454c00 	strbmi	r4, [r5], #-3072	; 0xfffff400
 454:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
 458:	61550074 	cmpvs	r5, r4, ror r0
 45c:	5f317472 	svcpl	0x00317472
 460:	5f746547 	svcpl	0x00746547
 464:	73657250 	cmnvc	r5, #80, 4
 468:	00646573 	rsbeq	r6, r4, r3, ror r5
 46c:	326d6954 	rsbcc	r6, sp, #84, 18	; 0x150000
 470:	6d77505f 	ldclvs	0, cr5, [r7, #-380]!	; 0xfffffe84
 474:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
 478:	6f4d0074 	svcvs	0x004d0074
 47c:	5f726574 	svcpl	0x00726574
 480:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
 484:	72615500 	rsbvc	r5, r1, #0, 10
 488:	495f3174 	ldmdbmi	pc, {r2, r4, r5, r6, r8, ip, sp}^	; <UNPREDICTABLE>
 48c:	0074696e 	rsbseq	r6, r4, lr, ror #18
 490:	6e69614d 	powvsem	f6, f1, #5.0
 494:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
 498:	00632e6e 	rsbeq	r2, r3, lr, ror #28
 49c:	65746f4d 	ldrbvs	r6, [r4, #-3917]!	; 0xfffff0b3
 4a0:	75525f72 	ldrbvc	r5, [r2, #-3954]	; 0xfffff08e
 4a4:	7953006e 	ldmdbvc	r3, {r1, r2, r3, r5, r6}^
 4a8:	6e495f73 	mcrvs	15, 2, r5, cr9, cr3, {3}
 4ac:	43007469 	movwmi	r7, #1129	; 0x469
 4b0:	00524543 	subseq	r4, r2, r3, asr #10
 4b4:	5f4d4954 	svcpl	0x004d4954
 4b8:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
 4bc:	00666544 	rsbeq	r6, r6, r4, asr #10
 4c0:	52414d44 	subpl	r4, r1, #68, 26	; 0x1100
 4c4:	4d434300 	stclmi	3, cr4, [r3, #-0]
 4c8:	43003152 	movwmi	r3, #338	; 0x152
 4cc:	32524d43 	subscc	r4, r2, #4288	; 0x10c0
 4d0:	434d5300 	movtmi	r5, #54016	; 0xd300
 4d4:	72660052 	rsbvc	r0, r6, #82	; 0x52
 4d8:	735f7165 	cmpvc	pc, #1073741849	; 0x40000019
 4dc:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c
 4e0:	73644300 	cmnvc	r4, #0, 6
 4e4:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 4ec <__ZI_SIZE__+0x494>
 4e8:	45520065 	ldrbmi	r0, [r2, #-101]	; 0xffffff9b
 4ec:	56524553 			; <UNDEFINED> instruction: 0x56524553
 4f0:	00304445 	eorseq	r4, r0, r5, asr #8
 4f4:	65746f6d 	ldrbvs	r6, [r4, #-3949]!	; 0xfffff093
 4f8:	00632e72 	rsbeq	r2, r3, r2, ror lr
 4fc:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 500:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 504:	52003831 	andpl	r3, r0, #3211264	; 0x310000
 508:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 50c:	38444556 	stmdacc	r4, {r1, r2, r4, r6, r8, sl, lr}^
 510:	65726600 	ldrbvs	r6, [r2, #-1536]!	; 0xfffffa00
 514:	43430071 	movtmi	r0, #12401	; 0x3071
 518:	43003152 	movwmi	r3, #338	; 0x152
 51c:	00325243 	eorseq	r5, r2, r3, asr #4
 520:	33524343 	cmpcc	r2, #201326593	; 0xc000001
 524:	52434300 	subpl	r4, r3, #0, 6
 528:	75410034 	strbvc	r0, [r1, #-52]	; 0xffffffcc
 52c:	52006f74 	andpl	r6, r0, #116, 30	; 0x1d0
 530:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 534:	31444556 	cmpcc	r4, r6, asr r5
 538:	45520030 	ldrbmi	r0, [r2, #-48]	; 0xffffffd0
 53c:	56524553 			; <UNDEFINED> instruction: 0x56524553
 540:	39314445 	ldmdbcc	r1!, {r0, r2, r6, sl, lr}
 544:	53455200 	movtpl	r5, #20992	; 0x5200
 548:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 54c:	00333144 	eorseq	r3, r3, r4, asr #2
 550:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 554:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 558:	52003531 	andpl	r3, r0, #205520896	; 0xc400000
 55c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 560:	31444556 	cmpcc	r4, r6, asr r5
 564:	6f4d0037 	svcvs	0x004d0037
 568:	5f726574 	svcpl	0x00726574
 56c:	7466654c 	strbtvc	r6, [r6], #-1356	; 0xfffffab4
 570:	74756400 	ldrbtvc	r6, [r5], #-1024	; 0xfffffc00
 574:	45520079 	ldrbmi	r0, [r2, #-121]	; 0xffffff87
 578:	56524553 			; <UNDEFINED> instruction: 0x56524553
 57c:	31314445 	teqcc	r1, r5, asr #8
 580:	53455200 	movtpl	r5, #20992	; 0x5200
 584:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 588:	00323144 	eorseq	r3, r2, r4, asr #2
 58c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 590:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 594:	52003431 	andpl	r3, r0, #822083584	; 0x31000000
 598:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 59c:	31444556 	cmpcc	r4, r6, asr r5
 5a0:	6f6d0036 	svcvs	0x006d0036
 5a4:	74536564 	ldrbvc	r6, [r3], #-1380	; 0xfffffa9c
 5a8:	00657461 	rsbeq	r7, r5, r1, ror #8
 5ac:	6e617453 	mcrvs	4, 3, r7, cr1, cr3, {2}
 5b0:	64726164 	ldrbtvs	r6, [r2], #-356	; 0xfffffe9c
 5b4:	45494400 	strbmi	r4, [r9, #-1024]	; 0xfffffc00
 5b8:	6f4d0052 	svcvs	0x004d0052
 5bc:	5f726574 	svcpl	0x00726574
 5c0:	68676952 	stmdavs	r7!, {r1, r4, r6, r8, fp, sp, lr}^
 5c4:	44420074 	strbmi	r0, [r2], #-116	; 0xffffff8c
 5c8:	4d005254 	sfmmi	f5, 4, [r0, #-336]	; 0xfffffeb0
 5cc:	7265746f 	rsbvc	r7, r5, #1862270976	; 0x6f000000
 5d0:	6f74535f 	svcvs	0x0074535f
 5d4:	69540070 	ldmdbvs	r4, {r4, r5, r6}^
 5d8:	465f326d 	ldrbmi	r3, [pc], -sp, ror #4
 5dc:	5f716572 	svcpl	0x00716572
 5e0:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
 5e4:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
 5e8:	52006e6f 	andpl	r6, r0, #1776	; 0x6f0
 5ec:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 5f0:	31444556 	cmpcc	r4, r6, asr r5
 5f4:	53455200 	movtpl	r5, #20992	; 0x5200
 5f8:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 5fc:	52003244 	andpl	r3, r0, #68, 4	; 0x40000004
 600:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 604:	33444556 	movtcc	r4, #17750	; 0x4556
 608:	53455200 	movtpl	r5, #20992	; 0x5200
 60c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 610:	52003444 	andpl	r3, r0, #68, 8	; 0x44000000
 614:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 618:	35444556 	strbcc	r4, [r4, #-1366]	; 0xfffffaaa
 61c:	53455200 	movtpl	r5, #20992	; 0x5200
 620:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 624:	52003644 	andpl	r3, r0, #68, 12	; 0x4400000
 628:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 62c:	37444556 	smlsldcc	r4, r4, r6, r5	; <UNPREDICTABLE>
 630:	53455200 	movtpl	r5, #20992	; 0x5200
 634:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 638:	4d003944 	stcmi	9, cr3, [r0, #-272]	; 0xfffffef0
 63c:	7265746f 	rsbvc	r7, r5, #1862270976	; 0x6f000000
 640:	646f6d5f 	strbtvs	r6, [pc], #-3423	; 648 <__RW_SIZE__+0xc8>
 644:	75410065 	strbvc	r0, [r1, #-101]	; 0xffffff9b
 648:	4d5f6f74 	ldclmi	15, cr6, [pc, #-464]	; 480 <__ZI_SIZE__+0x428>
 64c:	0065646f 	rsbeq	r6, r5, pc, ror #8
 650:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 654:	72505f31 	subsvc	r5, r0, #49, 30	; 0xc4
 658:	66746e69 	ldrbtvs	r6, [r4], -r9, ror #28
 65c:	5a5f5f00 	bpl	17d8264 <__RW_SIZE__+0x17d7ce4>
 660:	494c5f49 	stmdbmi	ip, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^
 664:	5f54494d 	svcpl	0x0054494d
 668:	6568005f 	strbvs	r0, [r8, #-95]!	; 0xffffffa1
 66c:	70007061 	andvc	r7, r0, r1, rrx
 670:	48766572 	ldmdami	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 674:	00706165 	rsbseq	r6, r0, r5, ror #2
 678:	7478656e 	ldrbtvc	r6, [r8], #-1390	; 0xfffffa92
 67c:	70616548 	rsbvc	r6, r1, r8, asr #10
 680:	6e757200 	cdpvs	2, 7, cr7, cr5, cr0, {0}
 684:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 688:	5f00632e 	svcpl	0x0000632e
 68c:	6b726273 	blvs	1c99060 <__RW_SIZE__+0x1c98ae0>
 690:	73795300 	cmnvc	r9, #0, 6
 694:	6b636954 	blvs	18dabec <__RW_SIZE__+0x18da66c>
 698:	6f74535f 	svcvs	0x0074535f
 69c:	79730070 	ldmdbvc	r3!, {r4, r5, r6}^
 6a0:	63697473 	cmnvs	r9, #1929379840	; 0x73000000
 6a4:	00632e6b 	rsbeq	r2, r3, fp, ror #28
 6a8:	494c4143 	stmdbmi	ip, {r0, r1, r6, r8, lr}^
 6ac:	79530042 	ldmdbvc	r3, {r1, r6}^
 6b0:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
 6b4:	68435f6b 	stmdavs	r3, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 6b8:	5f6b6365 	svcpl	0x006b6365
 6bc:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
 6c0:	0074756f 	rsbseq	r7, r4, pc, ror #10
 6c4:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
 6c8:	414f4c00 	cmpmi	pc, r0, lsl #24
 6cc:	79530044 	ldmdbvc	r3, {r2, r6}^
 6d0:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
 6d4:	75525f6b 	ldrbvc	r5, [r2, #-3947]	; 0xfffff095
 6d8:	7953006e 	ldmdbvc	r3, {r1, r2, r3, r5, r6}^
 6dc:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
 6e0:	79545f6b 	ldmdbvc	r4, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 6e4:	6d006570 	cfstr32vs	mvfx6, [r0, #-448]	; 0xfffffe40
 6e8:	00636573 	rsbeq	r6, r3, r3, ror r5
 6ec:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
 6f0:	5f6b6369 	svcpl	0x006b6369
 6f4:	5f746547 	svcpl	0x00746547
 6f8:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
 6fc:	73795300 	cmnvc	r9, #0, 6
 700:	6b636954 	blvs	18dac58 <__RW_SIZE__+0x18da6d8>
 704:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
 708:	616f4c5f 	cmnvs	pc, pc, asr ip	; <UNPREDICTABLE>
 70c:	69545f64 	ldmdbvs	r4, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
 710:	5400656d 	strpl	r6, [r0], #-1389	; 0xfffffa93
 714:	5f344d49 	svcpl	0x00344d49
 718:	65706552 	ldrbvs	r6, [r0, #-1362]!	; 0xfffffaae
 71c:	54007461 	strpl	r7, [r0], #-1121	; 0xfffffb9f
 720:	5f344d49 	svcpl	0x00344d49
 724:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
 728:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 72c:	68435f34 	stmdavs	r3, {r2, r4, r5, r8, r9, sl, fp, ip, lr}^
 730:	5f6b6365 	svcpl	0x006b6365
 734:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
 738:	0074756f 	rsbseq	r7, r4, pc, ror #10
 73c:	324d4954 	subcc	r4, sp, #84, 18	; 0x150000
 740:	6f74535f 	svcvs	0x0074535f
 744:	74617770 	strbtvc	r7, [r1], #-1904	; 0xfffff890
 748:	535f6863 	cmppl	pc, #6488064	; 0x630000
 74c:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 750:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 754:	74535f32 	ldrbvc	r5, [r3], #-3890	; 0xfffff0ce
 758:	6177706f 	cmnvs	r7, pc, rrx
 75c:	5f686374 	svcpl	0x00686374
 760:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
 764:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
 768:	69740065 	ldmdbvs	r4!, {r0, r2, r5, r6}^
 76c:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
 770:	49540063 	ldmdbmi	r4, {r0, r1, r5, r6}^
 774:	4f5f334d 	svcmi	0x005f334d
 778:	465f7475 			; <UNDEFINED> instruction: 0x465f7475
 77c:	5f716572 	svcpl	0x00716572
 780:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
 784:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
 788:	54006e6f 	strpl	r6, [r0], #-3695	; 0xfffff191
 78c:	5f334d49 	svcpl	0x00334d49
 790:	5f74754f 	svcpl	0x0074754f
 794:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
 798:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 79c:	754f5f33 	strbvc	r5, [pc, #-3891]	; fffff871 <__ZI_LIMIT__+0xdffff29d>
 7a0:	6e495f74 	mcrvs	15, 2, r5, cr9, cr4, {3}
 7a4:	54007469 	strpl	r7, [r0], #-1129	; 0xfffffb97
 7a8:	5f324d49 	svcpl	0x00324d49
 7ac:	616c6544 	cmnvs	ip, r4, asr #10
 7b0:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
 7b4:	435f344d 	cmpmi	pc, #1291845632	; 0x4d000000
 7b8:	676e6168 	strbvs	r6, [lr, -r8, ror #2]!
 7bc:	61565f65 	cmpvs	r6, r5, ror #30
 7c0:	0065756c 	rsbeq	r7, r5, ip, ror #10
 7c4:	52505447 	subspl	r5, r0, #1191182336	; 0x47000000
 7c8:	72615500 	rsbvc	r5, r1, #0, 10
 7cc:	535f3174 	cmppl	pc, #116, 2
 7d0:	5f646e65 	svcpl	0x00646e65
 7d4:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0xfffff6be
 7d8:	41535500 	cmpmi	r3, r0, lsl #10
 7dc:	545f5452 	ldrbpl	r5, [pc], #-1106	; 7e4 <__RW_SIZE__+0x264>
 7e0:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
 7e4:	66006665 	strvs	r6, [r0], -r5, ror #12
 7e8:	00636172 	rsbeq	r6, r3, r2, ror r1
 7ec:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 7f0:	65535f31 	ldrbvs	r5, [r3, #-3889]	; 0xfffff0cf
 7f4:	535f646e 	cmppl	pc, #1845493760	; 0x6e000000
 7f8:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
 7fc:	5f5f0067 	svcpl	0x005f0067
 800:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
 804:	00747369 	rsbseq	r7, r4, r9, ror #6
 808:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 80c:	6200676e 	andvs	r6, r0, #28835840	; 0x1b80000
 810:	00647561 	rsbeq	r7, r4, r1, ror #10
 814:	746e616d 	strbtvc	r6, [lr], #-365	; 0xfffffe93
 818:	615f5f00 	cmpvs	pc, r0, lsl #30
 81c:	73760070 	cmnvc	r6, #112	; 0x70
 820:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 824:	64006674 	strvs	r6, [r0], #-1652	; 0xfffff98c
 828:	00617461 	rsbeq	r7, r1, r1, ror #8
 82c:	62756f64 	rsbsvs	r6, r5, #100, 30	; 0x190
 830:	5500656c 	strpl	r6, [r0, #-1388]	; 0xfffffa94
 834:	31747261 	cmncc	r4, r1, ror #4
 838:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
 83c:	6168435f 	cmnvs	r8, pc, asr r3
 840:	61750072 	cmnvs	r5, r2, ror r0
 844:	632e7472 	teqvs	lr, #1912602624	; 0x72000000
 848:	675f5f00 	ldrbvs	r5, [pc, -r0, lsl #30]
 84c:	5f63756e 	svcpl	0x0063756e
 850:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
 854:	00747369 	rsbseq	r7, r4, r9, ror #6

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__RW_SIZE__+0x10d07a4>
   4:	6f532820 	svcvs	0x00532820
   8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
   c:	43207972 	teqmi	r0, #1867776	; 0x1c8000
  10:	4265646f 	rsbmi	r6, r5, #1862270976	; 0x6f000000
  14:	68636e65 	stmdavs	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
  18:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
  1c:	30322065 	eorscc	r2, r2, r5, rrx
  20:	312e3331 	teqcc	lr, r1, lsr r3
  24:	34322d31 	ldrtcc	r2, [r2], #-3377	; 0xfffff2cf
  28:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  2c:	00312e38 	eorseq	r2, r1, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	1a011803 	bne	4603c <__RW_SIZE__+0x45abc>
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
  14:	00000000 	andeq	r0, r0, r0
  18:	08003048 	stmdaeq	r0, {r3, r6, ip, sp}
  1c:	0000006a 	andeq	r0, r0, sl, rrx
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	080030b4 	stmdaeq	r0, {r2, r4, r5, r7, ip, sp}
  2c:	0000001a 	andeq	r0, r0, sl, lsl r0
  30:	0000000c 	andeq	r0, r0, ip
  34:	00000000 	andeq	r0, r0, r0
  38:	080030d0 	stmdaeq	r0, {r4, r6, r7, ip, sp}
  3c:	0000001a 	andeq	r0, r0, sl, lsl r0
  40:	0000000c 	andeq	r0, r0, ip
  44:	00000000 	andeq	r0, r0, r0
  48:	080030ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, ip, sp}
  4c:	00000022 	andeq	r0, r0, r2, lsr #32
  50:	0000000c 	andeq	r0, r0, ip
  54:	00000000 	andeq	r0, r0, r0
  58:	08003110 	stmdaeq	r0, {r4, r8, ip, sp}
  5c:	00000010 	andeq	r0, r0, r0, lsl r0
  60:	0000000c 	andeq	r0, r0, ip
  64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  68:	7c020001 	stcvc	0, cr0, [r2], {1}
  6c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  70:	0000000c 	andeq	r0, r0, ip
  74:	00000060 	andeq	r0, r0, r0, rrx
  78:	08003120 	stmdaeq	r0, {r5, r8, ip, sp}
  7c:	00000058 	andeq	r0, r0, r8, asr r0
  80:	0000000c 	andeq	r0, r0, ip
  84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  88:	7c020001 	stcvc	0, cr0, [r2], {1}
  8c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  90:	0000000c 	andeq	r0, r0, ip
  94:	00000080 	andeq	r0, r0, r0, lsl #1
  98:	08003178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip, sp}
  9c:	00000008 	andeq	r0, r0, r8
  a0:	0000000c 	andeq	r0, r0, ip
  a4:	00000080 	andeq	r0, r0, r0, lsl #1
  a8:	08003180 	stmdaeq	r0, {r7, r8, ip, sp}
  ac:	00000006 	andeq	r0, r0, r6
  b0:	0000000c 	andeq	r0, r0, ip
  b4:	00000080 	andeq	r0, r0, r0, lsl #1
  b8:	08003188 	stmdaeq	r0, {r3, r7, r8, ip, sp}
  bc:	00000008 	andeq	r0, r0, r8
  c0:	0000000c 	andeq	r0, r0, ip
  c4:	00000080 	andeq	r0, r0, r0, lsl #1
  c8:	08003190 	stmdaeq	r0, {r4, r7, r8, ip, sp}
  cc:	00000006 	andeq	r0, r0, r6
  d0:	0000000c 	andeq	r0, r0, ip
  d4:	00000080 	andeq	r0, r0, r0, lsl #1
  d8:	08003198 	stmdaeq	r0, {r3, r4, r7, r8, ip, sp}
  dc:	00000006 	andeq	r0, r0, r6
  e0:	0000000c 	andeq	r0, r0, ip
  e4:	00000080 	andeq	r0, r0, r0, lsl #1
  e8:	080031a0 	stmdaeq	r0, {r5, r7, r8, ip, sp}
  ec:	00000006 	andeq	r0, r0, r6
  f0:	0000000c 	andeq	r0, r0, ip
  f4:	00000080 	andeq	r0, r0, r0, lsl #1
  f8:	080031a8 	stmdaeq	r0, {r3, r5, r7, r8, ip, sp}
  fc:	00000006 	andeq	r0, r0, r6
 100:	0000000c 	andeq	r0, r0, ip
 104:	00000080 	andeq	r0, r0, r0, lsl #1
 108:	080031b0 	stmdaeq	r0, {r4, r5, r7, r8, ip, sp}
 10c:	00000006 	andeq	r0, r0, r6
 110:	0000000c 	andeq	r0, r0, ip
 114:	00000080 	andeq	r0, r0, r0, lsl #1
 118:	080031b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, ip, sp}
 11c:	00000006 	andeq	r0, r0, r6
 120:	0000000c 	andeq	r0, r0, ip
 124:	00000080 	andeq	r0, r0, r0, lsl #1
 128:	080031c0 	stmdaeq	r0, {r6, r7, r8, ip, sp}
 12c:	00000006 	andeq	r0, r0, r6
 130:	0000000c 	andeq	r0, r0, ip
 134:	00000080 	andeq	r0, r0, r0, lsl #1
 138:	080031c8 	stmdaeq	r0, {r3, r6, r7, r8, ip, sp}
 13c:	00000006 	andeq	r0, r0, r6
 140:	0000000c 	andeq	r0, r0, ip
 144:	00000080 	andeq	r0, r0, r0, lsl #1
 148:	080031d0 	stmdaeq	r0, {r4, r6, r7, r8, ip, sp}
 14c:	00000006 	andeq	r0, r0, r6
 150:	0000000c 	andeq	r0, r0, ip
 154:	00000080 	andeq	r0, r0, r0, lsl #1
 158:	080031d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, ip, sp}
 15c:	00000004 	andeq	r0, r0, r4
 160:	0000000c 	andeq	r0, r0, ip
 164:	00000080 	andeq	r0, r0, r0, lsl #1
 168:	080031dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, ip, sp}
 16c:	00000004 	andeq	r0, r0, r4
 170:	0000000c 	andeq	r0, r0, ip
 174:	00000080 	andeq	r0, r0, r0, lsl #1
 178:	080031e0 	stmdaeq	r0, {r5, r6, r7, r8, ip, sp}
 17c:	00000004 	andeq	r0, r0, r4
 180:	0000000c 	andeq	r0, r0, ip
 184:	00000080 	andeq	r0, r0, r0, lsl #1
 188:	080031e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip, sp}
 18c:	00000006 	andeq	r0, r0, r6
 190:	0000000c 	andeq	r0, r0, ip
 194:	00000080 	andeq	r0, r0, r0, lsl #1
 198:	080031ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip, sp}
 19c:	00000008 	andeq	r0, r0, r8
 1a0:	0000000c 	andeq	r0, r0, ip
 1a4:	00000080 	andeq	r0, r0, r0, lsl #1
 1a8:	080031f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip, sp}
 1ac:	00000008 	andeq	r0, r0, r8
 1b0:	0000000c 	andeq	r0, r0, ip
 1b4:	00000080 	andeq	r0, r0, r0, lsl #1
 1b8:	080031fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, ip, sp}
 1bc:	00000006 	andeq	r0, r0, r6
 1c0:	0000000c 	andeq	r0, r0, ip
 1c4:	00000080 	andeq	r0, r0, r0, lsl #1
 1c8:	08003204 	stmdaeq	r0, {r2, r9, ip, sp}
 1cc:	00000008 	andeq	r0, r0, r8
 1d0:	0000000c 	andeq	r0, r0, ip
 1d4:	00000080 	andeq	r0, r0, r0, lsl #1
 1d8:	0800320c 	stmdaeq	r0, {r2, r3, r9, ip, sp}
 1dc:	00000008 	andeq	r0, r0, r8
 1e0:	0000000c 	andeq	r0, r0, ip
 1e4:	00000080 	andeq	r0, r0, r0, lsl #1
 1e8:	08003214 	stmdaeq	r0, {r2, r4, r9, ip, sp}
 1ec:	00000006 	andeq	r0, r0, r6
 1f0:	0000000c 	andeq	r0, r0, ip
 1f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 1f8:	7c020001 	stcvc	0, cr0, [r2], {1}
 1fc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 200:	0000000c 	andeq	r0, r0, ip
 204:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 208:	0800321c 	stmdaeq	r0, {r2, r3, r4, r9, ip, sp}
 20c:	00000026 	andeq	r0, r0, r6, lsr #32
 210:	0000000c 	andeq	r0, r0, ip
 214:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 218:	08003244 	stmdaeq	r0, {r2, r6, r9, ip, sp}
 21c:	0000002a 	andeq	r0, r0, sl, lsr #32
 220:	0000000c 	andeq	r0, r0, ip
 224:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 228:	08003270 	stmdaeq	r0, {r4, r5, r6, r9, ip, sp}
 22c:	0000002e 	andeq	r0, r0, lr, lsr #32
 230:	0000000c 	andeq	r0, r0, ip
 234:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 238:	080032a0 	stmdaeq	r0, {r5, r7, r9, ip, sp}
 23c:	0000002e 	andeq	r0, r0, lr, lsr #32
 240:	0000000c 	andeq	r0, r0, ip
 244:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 248:	7c020001 	stcvc	0, cr0, [r2], {1}
 24c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 250:	0000000c 	andeq	r0, r0, ip
 254:	00000240 	andeq	r0, r0, r0, asr #4
 258:	080032d0 	stmdaeq	r0, {r4, r6, r7, r9, ip, sp}
 25c:	0000002e 	andeq	r0, r0, lr, lsr #32
 260:	0000000c 	andeq	r0, r0, ip
 264:	00000240 	andeq	r0, r0, r0, asr #4
 268:	08003300 	stmdaeq	r0, {r8, r9, ip, sp}
 26c:	0000001c 	andeq	r0, r0, ip, lsl r0
 270:	0000000c 	andeq	r0, r0, ip
 274:	00000240 	andeq	r0, r0, r0, asr #4
 278:	0800331c 	stmdaeq	r0, {r2, r3, r4, r8, r9, ip, sp}
 27c:	00000012 	andeq	r0, r0, r2, lsl r0
 280:	0000000c 	andeq	r0, r0, ip
 284:	00000240 	andeq	r0, r0, r0, asr #4
 288:	08003330 	stmdaeq	r0, {r4, r5, r8, r9, ip, sp}
 28c:	00000012 	andeq	r0, r0, r2, lsl r0
 290:	0000000c 	andeq	r0, r0, ip
 294:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 298:	7c020001 	stcvc	0, cr0, [r2], {1}
 29c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 2a0:	00000014 	andeq	r0, r0, r4, lsl r0
 2a4:	00000290 	muleq	r0, r0, r2
 2a8:	08003344 	stmdaeq	r0, {r2, r6, r8, r9, ip, sp}
 2ac:	0000004a 	andeq	r0, r0, sl, asr #32
 2b0:	8e040e41 	cdphi	14, 0, cr0, cr4, cr1, {2}
 2b4:	100e4101 	andne	r4, lr, r1, lsl #2
 2b8:	0000000c 	andeq	r0, r0, ip
 2bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 2c0:	7c020001 	stcvc	0, cr0, [r2], {1}
 2c4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 2c8:	00000014 	andeq	r0, r0, r4, lsl r0
 2cc:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
 2d0:	08003390 	stmdaeq	r0, {r4, r7, r8, r9, ip, sp}
 2d4:	000000aa 	andeq	r0, r0, sl, lsr #1
 2d8:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
 2dc:	00000001 	andeq	r0, r0, r1
 2e0:	00000018 	andeq	r0, r0, r8, lsl r0
 2e4:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
 2e8:	0800343c 	stmdaeq	r0, {r2, r3, r4, r5, sl, ip, sp}
 2ec:	00000064 	andeq	r0, r0, r4, rrx
 2f0:	83100e41 	tsthi	r0, #1040	; 0x410
 2f4:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
 2f8:	00018e02 	andeq	r8, r1, r2, lsl #28
 2fc:	0000000c 	andeq	r0, r0, ip
 300:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
 304:	080034a0 	stmdaeq	r0, {r5, r7, sl, ip, sp}
 308:	00000030 	andeq	r0, r0, r0, lsr r0
 30c:	0000000c 	andeq	r0, r0, ip
 310:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
 314:	080034d0 	stmdaeq	r0, {r4, r6, r7, sl, ip, sp}
 318:	00000030 	andeq	r0, r0, r0, lsr r0
 31c:	0000000c 	andeq	r0, r0, ip
 320:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
 324:	08003500 	stmdaeq	r0, {r8, sl, ip, sp}
 328:	00000036 	andeq	r0, r0, r6, lsr r0
 32c:	00000014 	andeq	r0, r0, r4, lsl r0
 330:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
 334:	08003538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip, sp}
 338:	00000230 	andeq	r0, r0, r0, lsr r2
 33c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 340:	00018e02 	andeq	r8, r1, r2, lsl #28
 344:	00000018 	andeq	r0, r0, r8, lsl r0
 348:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
 34c:	08003768 	stmdaeq	r0, {r3, r5, r6, r8, r9, sl, ip, sp}
 350:	00000180 	andeq	r0, r0, r0, lsl #3
 354:	83100e41 	tsthi	r0, #1040	; 0x410
 358:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
 35c:	00018e02 	andeq	r8, r1, r2, lsl #28
 360:	00000014 	andeq	r0, r0, r4, lsl r0
 364:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
 368:	080038e8 	stmdaeq	r0, {r3, r5, r6, r7, fp, ip, sp}
 36c:	00000080 	andeq	r0, r0, r0, lsl #1
 370:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
 374:	00018e02 	andeq	r8, r1, r2, lsl #28
 378:	00000018 	andeq	r0, r0, r8, lsl r0
 37c:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
 380:	08003968 	stmdaeq	r0, {r3, r5, r6, r8, fp, ip, sp}
 384:	00000098 	muleq	r0, r8, r0
 388:	83100e41 	tsthi	r0, #1040	; 0x410
 38c:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
 390:	00018e02 	andeq	r8, r1, r2, lsl #28
 394:	0000000c 	andeq	r0, r0, ip
 398:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 39c:	7c020001 	stcvc	0, cr0, [r2], {1}
 3a0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 3a4:	00000014 	andeq	r0, r0, r4, lsl r0
 3a8:	00000394 	muleq	r0, r4, r3
 3ac:	08003a00 	stmdaeq	r0, {r9, fp, ip, sp}
 3b0:	00000044 	andeq	r0, r0, r4, asr #32
 3b4:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
 3b8:	00000001 	andeq	r0, r0, r1
 3bc:	0000000c 	andeq	r0, r0, ip
 3c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 3c4:	7c020001 	stcvc	0, cr0, [r2], {1}
 3c8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 3cc:	00000018 	andeq	r0, r0, r8, lsl r0
 3d0:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
 3d4:	08003a48 	stmdaeq	r0, {r3, r6, r9, fp, ip, sp}
 3d8:	00000048 	andeq	r0, r0, r8, asr #32
 3dc:	83100e41 	tsthi	r0, #1040	; 0x410
 3e0:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
 3e4:	00018e02 	andeq	r8, r1, r2, lsl #28
 3e8:	0000000c 	andeq	r0, r0, ip
 3ec:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
 3f0:	08003a90 	stmdaeq	r0, {r4, r7, r9, fp, ip, sp}
 3f4:	00000010 	andeq	r0, r0, r0, lsl r0
 3f8:	0000000c 	andeq	r0, r0, ip
 3fc:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
 400:	08003aa0 	stmdaeq	r0, {r5, r7, r9, fp, ip, sp}
 404:	0000000c 	andeq	r0, r0, ip
 408:	0000000c 	andeq	r0, r0, ip
 40c:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
 410:	08003aac 	stmdaeq	r0, {r2, r3, r5, r7, r9, fp, ip, sp}
 414:	0000000c 	andeq	r0, r0, ip
 418:	0000000c 	andeq	r0, r0, ip
 41c:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
 420:	08003ab8 	stmdaeq	r0, {r3, r4, r5, r7, r9, fp, ip, sp}
 424:	0000000e 	andeq	r0, r0, lr
 428:	0000000c 	andeq	r0, r0, ip
 42c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 430:	7c020001 	stcvc	0, cr0, [r2], {1}
 434:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 438:	00000014 	andeq	r0, r0, r4, lsl r0
 43c:	00000428 	andeq	r0, r0, r8, lsr #8
 440:	08003ac8 	stmdaeq	r0, {r3, r6, r7, r9, fp, ip, sp}
 444:	0000003e 	andeq	r0, r0, lr, lsr r0
 448:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
 44c:	00018502 	andeq	r8, r1, r2, lsl #10
 450:	0000000c 	andeq	r0, r0, ip
 454:	00000428 	andeq	r0, r0, r8, lsr #8
 458:	08003b08 	stmdaeq	r0, {r3, r8, r9, fp, ip, sp}
 45c:	00000026 	andeq	r0, r0, r6, lsr #32
 460:	00000018 	andeq	r0, r0, r8, lsl r0
 464:	00000428 	andeq	r0, r0, r8, lsr #8
 468:	08003b30 	stmdaeq	r0, {r4, r5, r8, r9, fp, ip, sp}
 46c:	000000e4 	andeq	r0, r0, r4, ror #1
 470:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
 474:	86028503 	strhi	r8, [r2], -r3, lsl #10
 478:	00000001 	andeq	r0, r0, r1
 47c:	00000014 	andeq	r0, r0, r4, lsl r0
 480:	00000428 	andeq	r0, r0, r8, lsr #8
 484:	08003c14 	stmdaeq	r0, {r2, r4, sl, fp, ip, sp}
 488:	00000062 	andeq	r0, r0, r2, rrx
 48c:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
 490:	00018502 	andeq	r8, r1, r2, lsl #10
 494:	0000000c 	andeq	r0, r0, ip
 498:	00000428 	andeq	r0, r0, r8, lsr #8
 49c:	08003c78 	stmdaeq	r0, {r3, r4, r5, r6, sl, fp, ip, sp}
 4a0:	00000020 	andeq	r0, r0, r0, lsr #32
 4a4:	0000000c 	andeq	r0, r0, ip
 4a8:	00000428 	andeq	r0, r0, r8, lsr #8
 4ac:	08003c98 	stmdaeq	r0, {r3, r4, r7, sl, fp, ip, sp}
 4b0:	00000022 	andeq	r0, r0, r2, lsr #32
 4b4:	0000000c 	andeq	r0, r0, ip
 4b8:	00000428 	andeq	r0, r0, r8, lsr #8
 4bc:	08003cbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, fp, ip, sp}
 4c0:	00000018 	andeq	r0, r0, r8, lsl r0
 4c4:	0000000c 	andeq	r0, r0, ip
 4c8:	00000428 	andeq	r0, r0, r8, lsr #8
 4cc:	08003cd4 	stmdaeq	r0, {r2, r4, r6, r7, sl, fp, ip, sp}
 4d0:	0000004c 	andeq	r0, r0, ip, asr #32
 4d4:	0000000c 	andeq	r0, r0, ip
 4d8:	00000428 	andeq	r0, r0, r8, lsr #8
 4dc:	08003d20 	stmdaeq	r0, {r5, r8, sl, fp, ip, sp}
 4e0:	00000034 	andeq	r0, r0, r4, lsr r0
 4e4:	0000000c 	andeq	r0, r0, ip
 4e8:	00000428 	andeq	r0, r0, r8, lsr #8
 4ec:	08003d54 	stmdaeq	r0, {r2, r4, r6, r8, sl, fp, ip, sp}
 4f0:	00000022 	andeq	r0, r0, r2, lsr #32
 4f4:	0000000c 	andeq	r0, r0, ip
 4f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 4fc:	7c020001 	stcvc	0, cr0, [r2], {1}
 500:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 504:	00000018 	andeq	r0, r0, r8, lsl r0
 508:	000004f4 	strdeq	r0, [r0], -r4
 50c:	08003d78 	stmdaeq	r0, {r3, r4, r5, r6, r8, sl, fp, ip, sp}
 510:	000000b8 	strheq	r0, [r0], -r8
 514:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
 518:	86038504 	strhi	r8, [r3], -r4, lsl #10
 51c:	00018e02 	andeq	r8, r1, r2, lsl #28
 520:	0000000c 	andeq	r0, r0, ip
 524:	000004f4 	strdeq	r0, [r0], -r4
 528:	08003e30 	stmdaeq	r0, {r4, r5, r9, sl, fp, ip, sp}
 52c:	0000003a 	andeq	r0, r0, sl, lsr r0
 530:	00000014 	andeq	r0, r0, r4, lsl r0
 534:	000004f4 	strdeq	r0, [r0], -r4
 538:	08003e6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, fp, ip, sp}
 53c:	00000042 	andeq	r0, r0, r2, asr #32
 540:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
 544:	00018502 	andeq	r8, r1, r2, lsl #10
 548:	00000024 	andeq	r0, r0, r4, lsr #32
 54c:	000004f4 	strdeq	r0, [r0], -r4
 550:	08003eb0 	stmdaeq	r0, {r4, r5, r7, r9, sl, fp, ip, sp}
 554:	00000060 	andeq	r0, r0, r0, rrx
 558:	80100e41 	andshi	r0, r0, r1, asr #28
 55c:	82038104 	andhi	r8, r3, #4, 2
 560:	41018302 	tstmi	r1, r2, lsl #6
 564:	07841c0e 	streq	r1, [r4, lr, lsl #24]
 568:	058e0685 	streq	r0, [lr, #1669]	; 0x685
 56c:	02a80e41 	adceq	r0, r8, #1040	; 0x410
 570:	0000000c 	andeq	r0, r0, ip
 574:	000004f4 	strdeq	r0, [r0], -r4
 578:	08003f10 	stmdaeq	r0, {r4, r8, r9, sl, fp, ip, sp}
 57c:	00000016 	andeq	r0, r0, r6, lsl r0
 580:	0000000c 	andeq	r0, r0, ip
 584:	000004f4 	strdeq	r0, [r0], -r4
 588:	08003f28 	stmdaeq	r0, {r3, r5, r8, r9, sl, fp, ip, sp}
 58c:	00000018 	andeq	r0, r0, r8, lsl r0
 590:	0000000c 	andeq	r0, r0, ip
 594:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 598:	7c020001 	stcvc	0, cr0, [r2], {1}
 59c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 5a0:	00000018 	andeq	r0, r0, r8, lsl r0
 5a4:	00000590 	muleq	r0, r0, r5
 5a8:	08003f40 	stmdaeq	r0, {r6, r8, r9, sl, fp, ip, sp}
 5ac:	00000032 	andeq	r0, r0, r2, lsr r0
 5b0:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
 5b4:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
 5b8:	780e4101 	stmdavc	lr, {r0, r8, lr}
 5bc:	00000014 	andeq	r0, r0, r4, lsl r0
 5c0:	00000590 	muleq	r0, r0, r5
 5c4:	08003f74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, fp, ip, sp}
 5c8:	0000001a 	andeq	r0, r0, sl, lsl r0
 5cc:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
 5d0:	00018502 	andeq	r8, r1, r2, lsl #10
 5d4:	0000000c 	andeq	r0, r0, ip
 5d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 5dc:	7c020001 	stcvc	0, cr0, [r2], {1}
 5e0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 5e4:	00000028 	andeq	r0, r0, r8, lsr #32
 5e8:	000005d4 	ldrdeq	r0, [r0], -r4
 5ec:	08003f90 	stmdaeq	r0, {r4, r7, r8, r9, sl, fp, ip, sp}
 5f0:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
 5f4:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
 5f8:	86088509 	strhi	r8, [r8], -r9, lsl #10
 5fc:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
 600:	8a048905 	bhi	122a1c <__RW_SIZE__+0x12249c>
 604:	8e028b03 	vmlahi.f64	d8, d2, d3
 608:	c80e4101 	stmdagt	lr, {r0, r8, lr}
 60c:	00000002 	andeq	r0, r0, r2
 610:	0000000c 	andeq	r0, r0, ip
 614:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 618:	7c020001 	stcvc	0, cr0, [r2], {1}
 61c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 620:	00000024 	andeq	r0, r0, r4, lsr #32
 624:	00000610 	andeq	r0, r0, r0, lsl r6
 628:	08005448 	stmdaeq	r0, {r3, r6, sl, ip, lr}
 62c:	0000014a 	andeq	r0, r0, sl, asr #2
 630:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
 634:	86088509 	strhi	r8, [r8], -r9, lsl #10
 638:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
 63c:	8a048905 	bhi	122a58 <__RW_SIZE__+0x1224d8>
 640:	8e028b03 	vmlahi.f64	d8, d2, d3
 644:	380e4501 	stmdacc	lr, {r0, r8, sl, lr}
 648:	00000028 	andeq	r0, r0, r8, lsr #32
 64c:	00000610 	andeq	r0, r0, r0, lsl r6
 650:	08005594 	stmdaeq	r0, {r2, r4, r7, r8, sl, ip, lr}
 654:	00000f8a 	andeq	r0, r0, sl, lsl #31
 658:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
 65c:	86088509 	strhi	r8, [r8], -r9, lsl #10
 660:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
 664:	8a048905 	bhi	122a80 <__RW_SIZE__+0x122500>
 668:	8e028b03 	vmlahi.f64	d8, d2, d3
 66c:	900e4101 	andls	r4, lr, r1, lsl #2
 670:	00000001 	andeq	r0, r0, r1
 674:	0000000c 	andeq	r0, r0, ip
 678:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 67c:	7c020001 	stcvc	0, cr0, [r2], {1}
 680:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 684:	00000014 	andeq	r0, r0, r4, lsl r0
 688:	00000674 	andeq	r0, r0, r4, ror r6
 68c:	08006520 	stmdaeq	r0, {r5, r8, sl, sp, lr}
 690:	00000052 	andeq	r0, r0, r2, asr r0
 694:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
 698:	00018e02 	andeq	r8, r1, r2, lsl #28
 69c:	0000000c 	andeq	r0, r0, ip
 6a0:	00000674 	andeq	r0, r0, r4, ror r6
 6a4:	08006574 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, sp, lr}
 6a8:	0000000a 	andeq	r0, r0, sl
 6ac:	0000000c 	andeq	r0, r0, ip
 6b0:	00000674 	andeq	r0, r0, r4, ror r6
 6b4:	08006580 	stmdaeq	r0, {r7, r8, sl, sp, lr}
 6b8:	0000000c 	andeq	r0, r0, ip
 6bc:	0000000c 	andeq	r0, r0, ip
 6c0:	00000674 	andeq	r0, r0, r4, ror r6
 6c4:	0800658c 	stmdaeq	r0, {r2, r3, r7, r8, sl, sp, lr}
 6c8:	00000008 	andeq	r0, r0, r8
 6cc:	0000000c 	andeq	r0, r0, ip
 6d0:	00000674 	andeq	r0, r0, r4, ror r6
 6d4:	08006594 	stmdaeq	r0, {r2, r4, r7, r8, sl, sp, lr}
 6d8:	00000004 	andeq	r0, r0, r4
 6dc:	0000000c 	andeq	r0, r0, ip
 6e0:	00000674 	andeq	r0, r0, r4, ror r6
 6e4:	08006598 	stmdaeq	r0, {r3, r4, r7, r8, sl, sp, lr}
 6e8:	00000008 	andeq	r0, r0, r8
 6ec:	0000000c 	andeq	r0, r0, ip
 6f0:	00000674 	andeq	r0, r0, r4, ror r6
 6f4:	080065a0 	stmdaeq	r0, {r5, r7, r8, sl, sp, lr}
 6f8:	00000012 	andeq	r0, r0, r2, lsl r0
 6fc:	0000000c 	andeq	r0, r0, ip
 700:	00000674 	andeq	r0, r0, r4, ror r6
 704:	080065b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, sp, lr}
 708:	00000008 	andeq	r0, r0, r8
 70c:	0000000c 	andeq	r0, r0, ip
 710:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 714:	7c020001 	stcvc	0, cr0, [r2], {1}
 718:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 71c:	0000000c 	andeq	r0, r0, ip
 720:	0000070c 	andeq	r0, r0, ip, lsl #14
 724:	080065bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, sp, lr}
 728:	00000010 	andeq	r0, r0, r0, lsl r0
 72c:	0000000c 	andeq	r0, r0, ip
 730:	0000070c 	andeq	r0, r0, ip, lsl #14
 734:	080065cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, sp, lr}
 738:	00000010 	andeq	r0, r0, r0, lsl r0
 73c:	0000000c 	andeq	r0, r0, ip
 740:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 744:	7c020001 	stcvc	0, cr0, [r2], {1}
 748:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 74c:	00000024 	andeq	r0, r0, r4, lsr #32
 750:	0000073c 	andeq	r0, r0, ip, lsr r7
 754:	080065dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sl, sp, lr}
 758:	0000056e 	andeq	r0, r0, lr, ror #10
 75c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
 760:	86088509 	strhi	r8, [r8], -r9, lsl #10
 764:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
 768:	8a048905 	bhi	122b84 <__RW_SIZE__+0x122604>
 76c:	8e028b03 	vmlahi.f64	d8, d2, d3
 770:	300e4401 	andcc	r4, lr, r1, lsl #8
 774:	0000000c 	andeq	r0, r0, ip
 778:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 77c:	7c020001 	stcvc	0, cr0, [r2], {1}
 780:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 784:	00000018 	andeq	r0, r0, r8, lsl r0
 788:	00000774 	andeq	r0, r0, r4, ror r7
 78c:	08006b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp, sp, lr}
 790:	00000090 	muleq	r0, r0, r0
 794:	840c0e43 	strhi	r0, [ip], #-3651	; 0xfffff1bd
 798:	86028503 	strhi	r8, [r2], -r3, lsl #10
 79c:	00000001 	andeq	r0, r0, r1
 7a0:	0000000c 	andeq	r0, r0, ip
 7a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 7a8:	7c020001 	stcvc	0, cr0, [r2], {1}
 7ac:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 7b0:	00000018 	andeq	r0, r0, r8, lsl r0
 7b4:	000007a0 	andeq	r0, r0, r0, lsr #15
 7b8:	08006bdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, fp, sp, lr}
 7bc:	000000a6 	andeq	r0, r0, r6, lsr #1
 7c0:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
 7c4:	86038504 	strhi	r8, [r3], -r4, lsl #10
 7c8:	00018702 	andeq	r8, r1, r2, lsl #14
 7cc:	0000000c 	andeq	r0, r0, ip
 7d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 7d4:	7c020001 	stcvc	0, cr0, [r2], {1}
 7d8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 7dc:	0000000c 	andeq	r0, r0, ip
 7e0:	000007cc 	andeq	r0, r0, ip, asr #15
 7e4:	08006c84 	stmdaeq	r0, {r2, r7, sl, fp, sp, lr}
 7e8:	00000002 	andeq	r0, r0, r2
 7ec:	0000000c 	andeq	r0, r0, ip
 7f0:	000007cc 	andeq	r0, r0, ip, asr #15
 7f4:	08006c88 	stmdaeq	r0, {r3, r7, sl, fp, sp, lr}
 7f8:	00000002 	andeq	r0, r0, r2
 7fc:	0000000c 	andeq	r0, r0, ip
 800:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 804:	7c020001 	stcvc	0, cr0, [r2], {1}
 808:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 80c:	00000018 	andeq	r0, r0, r8, lsl r0
 810:	000007fc 	strdeq	r0, [r0], -ip
 814:	08006c8c 	stmdaeq	r0, {r2, r3, r7, sl, fp, sp, lr}
 818:	0000006c 	andeq	r0, r0, ip, rrx
 81c:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
 820:	86038504 	strhi	r8, [r3], -r4, lsl #10
 824:	00018e02 	andeq	r8, r1, r2, lsl #28
 828:	00000018 	andeq	r0, r0, r8, lsl r0
 82c:	000007fc 	strdeq	r0, [r0], -ip
 830:	08006cf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sl, fp, sp, lr}
 834:	00000036 	andeq	r0, r0, r6, lsr r0
 838:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
 83c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
 840:	180e4301 	stmdane	lr, {r0, r8, r9, lr}
 844:	00000024 	andeq	r0, r0, r4, lsr #32
 848:	000007fc 	strdeq	r0, [r0], -ip
 84c:	08006d30 	stmdaeq	r0, {r4, r5, r8, sl, fp, sp, lr}
 850:	0000008c 	andeq	r0, r0, ip, lsl #1
 854:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
 858:	86078508 	strhi	r8, [r7], -r8, lsl #10
 85c:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
 860:	8a038904 	bhi	e2c78 <__RW_SIZE__+0xe26f8>
 864:	44018e02 	strmi	r8, [r1], #-3586	; 0xfffff1fe
 868:	0000280e 	andeq	r2, r0, lr, lsl #16
 86c:	00000020 	andeq	r0, r0, r0, lsr #32
 870:	000007fc 	strdeq	r0, [r0], -ip
 874:	08006dbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr}
 878:	00000098 	muleq	r0, r8, r0
 87c:	83200e42 	teqhi	r0, #1056	; 0x420
 880:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
 884:	87058606 	strhi	r8, [r5, -r6, lsl #12]
 888:	89038804 	stmdbhi	r3, {r2, fp, pc}
 88c:	00018e02 	andeq	r8, r1, r2, lsl #28
 890:	0000000c 	andeq	r0, r0, ip
 894:	000007fc 	strdeq	r0, [r0], -ip
 898:	08006e54 	stmdaeq	r0, {r2, r4, r6, r9, sl, fp, sp, lr}
 89c:	0000003c 	andeq	r0, r0, ip, lsr r0
 8a0:	0000000c 	andeq	r0, r0, ip
 8a4:	000007fc 	strdeq	r0, [r0], -ip
 8a8:	08006e90 	stmdaeq	r0, {r4, r7, r9, sl, fp, sp, lr}
 8ac:	00000056 	andeq	r0, r0, r6, asr r0
 8b0:	00000014 	andeq	r0, r0, r4, lsl r0
 8b4:	000007fc 	strdeq	r0, [r0], -ip
 8b8:	08006ee8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sl, fp, sp, lr}
 8bc:	00000012 	andeq	r0, r0, r2, lsl r0
 8c0:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
 8c4:	00018e02 	andeq	r8, r1, r2, lsl #28
 8c8:	00000024 	andeq	r0, r0, r4, lsr #32
 8cc:	000007fc 	strdeq	r0, [r0], -ip
 8d0:	08006efc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr}
 8d4:	00000140 	andeq	r0, r0, r0, asr #2
 8d8:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
 8dc:	86088509 	strhi	r8, [r8], -r9, lsl #10
 8e0:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
 8e4:	8a048905 	bhi	122d00 <__RW_SIZE__+0x122780>
 8e8:	8e028b03 	vmlahi.f64	d8, d2, d3
 8ec:	380e4301 	stmdacc	lr, {r0, r8, r9, lr}
 8f0:	00000020 	andeq	r0, r0, r0, lsr #32
 8f4:	000007fc 	strdeq	r0, [r0], -ip
 8f8:	0800703c 	stmdaeq	r0, {r2, r3, r4, r5, ip, sp, lr}
 8fc:	000000b8 	strheq	r0, [r0], -r8
 900:	841c0e44 	ldrhi	r0, [ip], #-3652	; 0xfffff1bc
 904:	86068507 	strhi	r8, [r6], -r7, lsl #10
 908:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
 90c:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
 910:	280e4201 	stmdacs	lr, {r0, r9, lr}
 914:	00000024 	andeq	r0, r0, r4, lsr #32
 918:	000007fc 	strdeq	r0, [r0], -ip
 91c:	080070f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, ip, sp, lr}
 920:	000000b6 	strheq	r0, [r0], -r6
 924:	83280e42 	teqhi	r8, #1056	; 0x420
 928:	8509840a 	strhi	r8, [r9, #-1034]	; 0xfffffbf6
 92c:	87078608 	strhi	r8, [r7, -r8, lsl #12]
 930:	89058806 	stmdbhi	r5, {r1, r2, fp, pc}
 934:	8b038a04 	blhi	e314c <__RW_SIZE__+0xe2bcc>
 938:	00018e02 	andeq	r8, r1, r2, lsl #28
 93c:	00000014 	andeq	r0, r0, r4, lsl r0
 940:	000007fc 	strdeq	r0, [r0], -ip
 944:	080071ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, ip, sp, lr}
 948:	00000042 	andeq	r0, r0, r2, asr #32
 94c:	84040e43 	strhi	r0, [r4], #-3651	; 0xfffff1bd
 950:	00000001 	andeq	r0, r0, r1
 954:	00000024 	andeq	r0, r0, r4, lsr #32
 958:	000007fc 	strdeq	r0, [r0], -ip
 95c:	080071f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, ip, sp, lr}
 960:	000000ea 	andeq	r0, r0, sl, ror #1
 964:	83280e42 	teqhi	r8, #1056	; 0x420
 968:	8509840a 	strhi	r8, [r9, #-1034]	; 0xfffffbf6
 96c:	87078608 	strhi	r8, [r7, -r8, lsl #12]
 970:	89058806 	stmdbhi	r5, {r1, r2, fp, pc}
 974:	8b038a04 	blhi	e318c <__RW_SIZE__+0xe2c0c>
 978:	00018e02 	andeq	r8, r1, r2, lsl #28
 97c:	0000000c 	andeq	r0, r0, ip
 980:	000007fc 	strdeq	r0, [r0], -ip
 984:	080072dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, ip, sp, lr}
 988:	00000042 	andeq	r0, r0, r2, asr #32
 98c:	0000001c 	andeq	r0, r0, ip, lsl r0
 990:	000007fc 	strdeq	r0, [r0], -ip
 994:	08007320 	stmdaeq	r0, {r5, r8, r9, ip, sp, lr}
 998:	000000ac 	andeq	r0, r0, ip, lsr #1
 99c:	83180e41 	tsthi	r8, #1040	; 0x410
 9a0:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
 9a4:	87038604 	strhi	r8, [r3, -r4, lsl #12]
 9a8:	00018e02 	andeq	r8, r1, r2, lsl #28
 9ac:	00000020 	andeq	r0, r0, r0, lsr #32
 9b0:	000007fc 	strdeq	r0, [r0], -ip
 9b4:	080073cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, ip, sp, lr}
 9b8:	000000ba 	strheq	r0, [r0], -sl
 9bc:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
 9c0:	86058506 	strhi	r8, [r5], -r6, lsl #10
 9c4:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
 9c8:	41018e02 	tstmi	r1, r2, lsl #28
 9cc:	0000200e 	andeq	r2, r0, lr
 9d0:	00000020 	andeq	r0, r0, r0, lsr #32
 9d4:	000007fc 	strdeq	r0, [r0], -ip
 9d8:	08007488 	stmdaeq	r0, {r3, r7, sl, ip, sp, lr}
 9dc:	0000005e 	andeq	r0, r0, lr, asr r0
 9e0:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
 9e4:	86068507 	strhi	r8, [r6], -r7, lsl #10
 9e8:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
 9ec:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
 9f0:	280e4101 	stmdacs	lr, {r0, r8, lr}
 9f4:	00000014 	andeq	r0, r0, r4, lsl r0
 9f8:	000007fc 	strdeq	r0, [r0], -ip
 9fc:	080074e8 	stmdaeq	r0, {r3, r5, r6, r7, sl, ip, sp, lr}
 a00:	00000034 	andeq	r0, r0, r4, lsr r0
 a04:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 a08:	00018e02 	andeq	r8, r1, r2, lsl #28
 a0c:	00000018 	andeq	r0, r0, r8, lsl r0
 a10:	000007fc 	strdeq	r0, [r0], -ip
 a14:	0800751c 	stmdaeq	r0, {r2, r3, r4, r8, sl, ip, sp, lr}
 a18:	00000046 	andeq	r0, r0, r6, asr #32
 a1c:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
 a20:	86028503 	strhi	r8, [r2], -r3, lsl #10
 a24:	00000001 	andeq	r0, r0, r1
 a28:	00000014 	andeq	r0, r0, r4, lsl r0
 a2c:	000007fc 	strdeq	r0, [r0], -ip
 a30:	08007564 	stmdaeq	r0, {r2, r5, r6, r8, sl, ip, sp, lr}
 a34:	0000005e 	andeq	r0, r0, lr, asr r0
 a38:	84040e43 	strhi	r0, [r4], #-3651	; 0xfffff1bd
 a3c:	00000001 	andeq	r0, r0, r1
 a40:	0000000c 	andeq	r0, r0, ip
 a44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 a48:	7c020001 	stcvc	0, cr0, [r2], {1}
 a4c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 a50:	0000000c 	andeq	r0, r0, ip
 a54:	00000a40 	andeq	r0, r0, r0, asr #20
 a58:	080075c4 	stmdaeq	r0, {r2, r6, r7, r8, sl, ip, sp, lr}
 a5c:	00000050 	andeq	r0, r0, r0, asr r0
 a60:	0000000c 	andeq	r0, r0, ip
 a64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 a68:	7c020001 	stcvc	0, cr0, [r2], {1}
 a6c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 a70:	00000018 	andeq	r0, r0, r8, lsl r0
 a74:	00000a60 	andeq	r0, r0, r0, ror #20
 a78:	08007614 	stmdaeq	r0, {r2, r4, r9, sl, ip, sp, lr}
 a7c:	00000026 	andeq	r0, r0, r6, lsr #32
 a80:	83100e41 	tsthi	r0, #1040	; 0x410
 a84:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
 a88:	00018e02 	andeq	r8, r1, r2, lsl #28
 a8c:	0000000c 	andeq	r0, r0, ip
 a90:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 a94:	7c020001 	stcvc	0, cr0, [r2], {1}
 a98:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 a9c:	0000000c 	andeq	r0, r0, ip
 aa0:	00000a8c 	andeq	r0, r0, ip, lsl #21
 aa4:	08007878 	stmdaeq	r0, {r3, r4, r5, r6, fp, ip, sp, lr}
 aa8:	0000005e 	andeq	r0, r0, lr, asr r0
 aac:	0000000c 	andeq	r0, r0, ip
 ab0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 ab4:	7c020001 	stcvc	0, cr0, [r2], {1}
 ab8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 abc:	00000024 	andeq	r0, r0, r4, lsr #32
 ac0:	00000aac 	andeq	r0, r0, ip, lsr #21
 ac4:	080078d8 	stmdaeq	r0, {r3, r4, r6, r7, fp, ip, sp, lr}
 ac8:	00000104 	andeq	r0, r0, r4, lsl #2
 acc:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
 ad0:	86088509 	strhi	r8, [r8], -r9, lsl #10
 ad4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
 ad8:	8a048905 	bhi	122ef4 <__RW_SIZE__+0x122974>
 adc:	8e028b03 	vmlahi.f64	d8, d2, d3
 ae0:	300e4301 	andcc	r4, lr, r1, lsl #6
 ae4:	00000028 	andeq	r0, r0, r8, lsr #32
 ae8:	00000aac 	andeq	r0, r0, ip, lsr #21
 aec:	080079dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, fp, ip, sp, lr}
 af0:	00000adc 	ldrdeq	r0, [r0], -ip
 af4:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
 af8:	86088509 	strhi	r8, [r8], -r9, lsl #10
 afc:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
 b00:	8a048905 	bhi	122f1c <__RW_SIZE__+0x12299c>
 b04:	8e028b03 	vmlahi.f64	d8, d2, d3
 b08:	f00e4101 			; <UNDEFINED> instruction: 0xf00e4101
 b0c:	00000001 	andeq	r0, r0, r1
 b10:	0000000c 	andeq	r0, r0, ip
 b14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 b18:	7c020001 	stcvc	0, cr0, [r2], {1}
 b1c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 b20:	00000014 	andeq	r0, r0, r4, lsl r0
 b24:	00000b10 	andeq	r0, r0, r0, lsl fp
 b28:	080084b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, pc}
 b2c:	00000062 	andeq	r0, r0, r2, rrx
 b30:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
 b34:	00018e02 	andeq	r8, r1, r2, lsl #28
 b38:	0000000c 	andeq	r0, r0, ip
 b3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 b40:	7c020001 	stcvc	0, cr0, [r2], {1}
 b44:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 b48:	0000001c 	andeq	r0, r0, ip, lsl r0
 b4c:	00000b38 	andeq	r0, r0, r8, lsr fp
 b50:	0800851c 	stmdaeq	r0, {r2, r3, r4, r8, sl, pc}
 b54:	000000a2 	andeq	r0, r0, r2, lsr #1
 b58:	83180e41 	tsthi	r8, #1040	; 0x410
 b5c:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
 b60:	87038604 	strhi	r8, [r3, -r4, lsl #12]
 b64:	00018e02 	andeq	r8, r1, r2, lsl #28
 b68:	0000001c 	andeq	r0, r0, ip, lsl r0
 b6c:	00000b38 	andeq	r0, r0, r8, lsr fp
 b70:	080085c0 	stmdaeq	r0, {r6, r7, r8, sl, pc}
 b74:	00000198 	muleq	r0, r8, r1
 b78:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
 b7c:	86058506 	strhi	r8, [r5], -r6, lsl #10
 b80:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
 b84:	00018e02 	andeq	r8, r1, r2, lsl #28
 b88:	0000000c 	andeq	r0, r0, ip
 b8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 b90:	7c020001 	stcvc	0, cr0, [r2], {1}
 b94:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 b98:	00000018 	andeq	r0, r0, r8, lsl r0
 b9c:	00000b88 	andeq	r0, r0, r8, lsl #23
 ba0:	08008758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, pc}
 ba4:	000000ce 	andeq	r0, r0, lr, asr #1
 ba8:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
 bac:	86038504 	strhi	r8, [r3], -r4, lsl #10
 bb0:	00018702 	andeq	r8, r1, r2, lsl #14
 bb4:	0000000c 	andeq	r0, r0, ip
 bb8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 bbc:	7c020001 	stcvc	0, cr0, [r2], {1}
 bc0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 bc4:	00000018 	andeq	r0, r0, r8, lsl r0
 bc8:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
 bcc:	08008828 	stmdaeq	r0, {r3, r5, fp, pc}
 bd0:	0000009e 	muleq	r0, lr, r0
 bd4:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
 bd8:	86038504 	strhi	r8, [r3], -r4, lsl #10
 bdc:	00018702 	andeq	r8, r1, r2, lsl #14
 be0:	0000000c 	andeq	r0, r0, ip
 be4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 be8:	7c020001 	stcvc	0, cr0, [r2], {1}
 bec:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 bf0:	00000024 	andeq	r0, r0, r4, lsr #32
 bf4:	00000be0 	andeq	r0, r0, r0, ror #23
 bf8:	080088c8 	stmdaeq	r0, {r3, r6, r7, fp, pc}
 bfc:	000003ea 	andeq	r0, r0, sl, ror #7
 c00:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
 c04:	86088509 	strhi	r8, [r8], -r9, lsl #10
 c08:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
 c0c:	8a048905 	bhi	123028 <__RW_SIZE__+0x122aa8>
 c10:	8e028b03 	vmlahi.f64	d8, d2, d3
 c14:	300e4201 	andcc	r4, lr, r1, lsl #4
 c18:	0000000c 	andeq	r0, r0, ip
 c1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 c20:	7c020001 	stcvc	0, cr0, [r2], {1}
 c24:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 c28:	00000018 	andeq	r0, r0, r8, lsl r0
 c2c:	00000c18 	andeq	r0, r0, r8, lsl ip
 c30:	08008cb4 	stmdaeq	r0, {r2, r4, r5, r7, sl, fp, pc}
 c34:	0000001a 	andeq	r0, r0, sl, lsl r0
 c38:	83100e41 	tsthi	r0, #1040	; 0x410
 c3c:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
 c40:	00018e02 	andeq	r8, r1, r2, lsl #28
 c44:	00000018 	andeq	r0, r0, r8, lsl r0
 c48:	00000c18 	andeq	r0, r0, r8, lsl ip
 c4c:	08008cd0 	stmdaeq	r0, {r4, r6, r7, sl, fp, pc}
 c50:	000000d6 	ldrdeq	r0, [r0], -r6
 c54:	84100e45 	ldrhi	r0, [r0], #-3653	; 0xfffff1bb
 c58:	86038504 	strhi	r8, [r3], -r4, lsl #10
 c5c:	00018e02 	andeq	r8, r1, r2, lsl #28
 c60:	0000000c 	andeq	r0, r0, ip
 c64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 c68:	7c010001 	stcvc	0, cr0, [r1], {1}
 c6c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 c70:	0000000c 	andeq	r0, r0, ip
 c74:	00000c60 	andeq	r0, r0, r0, ror #24
 c78:	08008da9 	stmdaeq	r0, {r0, r3, r5, r7, r8, sl, fp, pc}
 c7c:	0000025c 	andeq	r0, r0, ip, asr r2
 c80:	0000000c 	andeq	r0, r0, ip
 c84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 c88:	7c010001 	stcvc	0, cr0, [r1], {1}
 c8c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 c90:	00000014 	andeq	r0, r0, r4, lsl r0
 c94:	00000c80 	andeq	r0, r0, r0, lsl #25
 c98:	08009959 	stmdaeq	r0, {r0, r3, r4, r6, r8, fp, ip, pc}
 c9c:	0000002c 	andeq	r0, r0, ip, lsr #32
 ca0:	0e038e5e 	mcreq	14, 0, r8, cr3, cr14, {2}
 ca4:	00000010 	andeq	r0, r0, r0, lsl r0
 ca8:	0000000c 	andeq	r0, r0, ip
 cac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 cb0:	7c020001 	stcvc	0, cr0, [r2], {1}
 cb4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 cb8:	00000020 	andeq	r0, r0, r0, lsr #32
 cbc:	00000ca8 	andeq	r0, r0, r8, lsr #25
 cc0:	08009984 	stmdaeq	r0, {r2, r7, r8, fp, ip, pc}
 cc4:	00000030 	andeq	r0, r0, r0, lsr r0
 cc8:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
 ccc:	86078508 	strhi	r8, [r7], -r8, lsl #10
 cd0:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
 cd4:	8a038904 	bhi	e30ec <__RW_SIZE__+0xe2b6c>
 cd8:	00018e02 	andeq	r8, r1, r2, lsl #28
 cdc:	00000020 	andeq	r0, r0, r0, lsr #32
 ce0:	00000ca8 	andeq	r0, r0, r8, lsr #25
 ce4:	080099b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, fp, ip, pc}
 ce8:	00000030 	andeq	r0, r0, r0, lsr r0
 cec:	83200e42 	teqhi	r0, #1056	; 0x420
 cf0:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
 cf4:	87058606 	strhi	r8, [r5, -r6, lsl #12]
 cf8:	89038804 	stmdbhi	r3, {r2, fp, pc}
 cfc:	00018e02 	andeq	r8, r1, r2, lsl #28
 d00:	0000000c 	andeq	r0, r0, ip
 d04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 d08:	7c020001 	stcvc	0, cr0, [r2], {1}
 d0c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 d10:	00000024 	andeq	r0, r0, r4, lsr #32
 d14:	00000d00 	andeq	r0, r0, r0, lsl #26
 d18:	080099e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, fp, ip, pc}
 d1c:	00000352 	andeq	r0, r0, r2, asr r3
 d20:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
 d24:	86088509 	strhi	r8, [r8], -r9, lsl #10
 d28:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
 d2c:	8a048905 	bhi	123148 <__RW_SIZE__+0x122bc8>
 d30:	8e028b03 	vmlahi.f64	d8, d2, d3
 d34:	380e4c01 	stmdacc	lr, {r0, sl, fp, lr}
 d38:	0000000c 	andeq	r0, r0, ip
 d3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 d40:	7c020001 	stcvc	0, cr0, [r2], {1}
 d44:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 d48:	00000024 	andeq	r0, r0, r4, lsr #32
 d4c:	00000d38 	andeq	r0, r0, r8, lsr sp
 d50:	08009d38 	stmdaeq	r0, {r3, r4, r5, r8, sl, fp, ip, pc}
 d54:	00000300 	andeq	r0, r0, r0, lsl #6
 d58:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
 d5c:	86088509 	strhi	r8, [r8], -r9, lsl #10
 d60:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
 d64:	8a048905 	bhi	123180 <__RW_SIZE__+0x122c00>
 d68:	8e028b03 	vmlahi.f64	d8, d2, d3
 d6c:	300e4201 	andcc	r4, lr, r1, lsl #4

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	08003178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip, sp}
   4:	08003180 	stmdaeq	r0, {r7, r8, ip, sp}
   8:	9f300002 	svcls	0x00300002
   c:	08003180 	stmdaeq	r0, {r7, r8, ip, sp}
  10:	08003180 	stmdaeq	r0, {r7, r8, ip, sp}
  14:	00500001 	subseq	r0, r0, r1
  18:	00000000 	andeq	r0, r0, r0
  1c:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
  20:	90080031 	andls	r0, r8, r1, lsr r0
  24:	02080031 	andeq	r0, r8, #49	; 0x31
  28:	909f3000 	addsls	r3, pc, r0
  2c:	90080031 	andls	r0, r8, r1, lsr r0
  30:	01080031 	tsteq	r8, r1, lsr r0
  34:	00005000 	andeq	r5, r0, r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	31980000 	orrscc	r0, r8, r0
  40:	319c0800 	orrscc	r0, ip, r0, lsl #16
  44:	00020800 	andeq	r0, r2, r0, lsl #16
  48:	319c9f30 	orrscc	r9, ip, r0, lsr pc
  4c:	319e0800 	orrscc	r0, lr, r0, lsl #16
  50:	00010800 	andeq	r0, r1, r0, lsl #16
  54:	00000050 	andeq	r0, r0, r0, asr r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	0031a800 	eorseq	sl, r1, r0, lsl #16
  60:	0031ac08 	eorseq	sl, r1, r8, lsl #24
  64:	30000208 	andcc	r0, r0, r8, lsl #4
  68:	0031ac9f 	mlaseq	r1, pc, ip, sl	; <UNPREDICTABLE>
  6c:	0031ae08 	eorseq	sl, r1, r8, lsl #28
  70:	50000108 	andpl	r0, r0, r8, lsl #2
	...
  7c:	080031b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, ip, sp}
  80:	080031bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, ip, sp}
  84:	9f300002 	svcls	0x00300002
  88:	080031bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, ip, sp}
  8c:	080031be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, ip, sp}
  90:	00500001 	subseq	r0, r0, r1
  94:	00000000 	andeq	r0, r0, r0
  98:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
  9c:	cc080031 	stcgt	0, cr0, [r8], {49}	; 0x31
  a0:	02080031 	andeq	r0, r8, #49	; 0x31
  a4:	cc9f3000 	ldcgt	0, cr3, [pc], {0}
  a8:	ce080031 	mcrgt	0, 0, r0, cr8, cr1, {1}
  ac:	01080031 	tsteq	r8, r1, lsr r0
  b0:	00005000 	andeq	r5, r0, r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	31d80000 	bicscc	r0, r8, r0
  bc:	31da0800 	bicscc	r0, sl, r0, lsl #16
  c0:	00010800 	andeq	r0, r1, r0, lsl #16
  c4:	0031da50 	eorseq	sp, r1, r0, asr sl
  c8:	0031dc08 	eorseq	sp, r1, r8, lsl #24
  cc:	f3000408 	vshl.u8	d0, d8, d0
  d0:	009f5001 	addseq	r5, pc, r1
  d4:	00000000 	andeq	r0, r0, r0
  d8:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
  dc:	da080031 	ble	2001a8 <__RW_SIZE__+0x1ffc28>
  e0:	02080031 	andeq	r0, r8, #49	; 0x31
  e4:	da9f3000 	ble	fe7cc0ec <__ZI_LIMIT__+0xde7cbb18>
  e8:	dc080031 	stcle	0, cr0, [r8], {49}	; 0x31
  ec:	01080031 	tsteq	r8, r1, lsr r0
  f0:	00005000 	andeq	r5, r0, r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	31dc0000 	bicscc	r0, ip, r0
  fc:	31de0800 	bicscc	r0, lr, r0, lsl #16
 100:	00010800 	andeq	r0, r1, r0, lsl #16
 104:	0031de50 	eorseq	sp, r1, r0, asr lr
 108:	0031e008 	eorseq	lr, r1, r8
 10c:	f3000408 	vshl.u8	d0, d8, d0
 110:	009f5001 	addseq	r5, pc, r1
 114:	00000000 	andeq	r0, r0, r0
 118:	dc000000 	stcle	0, cr0, [r0], {-0}
 11c:	de080031 	mcrle	0, 0, r0, cr8, cr1, {1}
 120:	02080031 	andeq	r0, r8, #49	; 0x31
 124:	de9f3000 	cdple	0, 9, cr3, cr15, cr0, {0}
 128:	e0080031 	and	r0, r8, r1, lsr r0
 12c:	01080031 	tsteq	r8, r1, lsr r0
 130:	00005000 	andeq	r5, r0, r0
 134:	00000000 	andeq	r0, r0, r0
 138:	31e00000 	mvncc	r0, r0
 13c:	31e20800 	mvncc	r0, r0, lsl #16
 140:	00010800 	andeq	r0, r1, r0, lsl #16
 144:	0031e250 	eorseq	lr, r1, r0, asr r2
 148:	0031e408 	eorseq	lr, r1, r8, lsl #8
 14c:	f3000408 	vshl.u8	d0, d8, d0
 150:	009f5001 	addseq	r5, pc, r1
 154:	00000000 	andeq	r0, r0, r0
 158:	e0000000 	and	r0, r0, r0
 15c:	e2080031 	and	r0, r8, #49	; 0x31
 160:	02080031 	andeq	r0, r8, #49	; 0x31
 164:	e29f3000 	adds	r3, pc, #0
 168:	e4080031 	str	r0, [r8], #-49	; 0xffffffcf
 16c:	01080031 	tsteq	r8, r1, lsr r0
 170:	00005000 	andeq	r5, r0, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	31e40000 	mvncc	r0, r0
 17c:	31e80800 	mvncc	r0, r0, lsl #16
 180:	00010800 	andeq	r0, r1, r0, lsl #16
 184:	0031e850 	eorseq	lr, r1, r0, asr r8
 188:	0031ea08 	eorseq	lr, r1, r8, lsl #20
 18c:	f3000408 	vshl.u8	d0, d8, d0
 190:	009f5001 	addseq	r5, pc, r1
 194:	00000000 	andeq	r0, r0, r0
 198:	e4000000 	str	r0, [r0], #-0
 19c:	e8080031 	stmda	r8, {r0, r4, r5}
 1a0:	02080031 	andeq	r0, r8, #49	; 0x31
 1a4:	e89f3000 	ldm	pc, {ip, sp}	; <UNPREDICTABLE>
 1a8:	ea080031 	b	200274 <__RW_SIZE__+0x1ffcf4>
 1ac:	01080031 	tsteq	r8, r1, lsr r0
 1b0:	00005000 	andeq	r5, r0, r0
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	31ec0000 	mvncc	r0, r0
 1bc:	31f00800 	mvnscc	r0, r0, lsl #16
 1c0:	00010800 	andeq	r0, r1, r0, lsl #16
 1c4:	0031f050 	eorseq	pc, r1, r0, asr r0	; <UNPREDICTABLE>
 1c8:	0031f408 	eorseq	pc, r1, r8, lsl #8
 1cc:	f3000408 	vshl.u8	d0, d8, d0
 1d0:	009f5001 	addseq	r5, pc, r1
 1d4:	00000000 	andeq	r0, r0, r0
 1d8:	ec000000 	stc	0, cr0, [r0], {-0}
 1dc:	f0080031 			; <UNDEFINED> instruction: 0xf0080031
 1e0:	02080031 	andeq	r0, r8, #49	; 0x31
 1e4:	f09f3000 			; <UNDEFINED> instruction: 0xf09f3000
 1e8:	f4080031 	vst4.8	{d0-d3}, [r8 :256], r1
 1ec:	01080031 	tsteq	r8, r1, lsr r0
 1f0:	00005000 	andeq	r5, r0, r0
 1f4:	00000000 	andeq	r0, r0, r0
 1f8:	31f40000 	mvnscc	r0, r0
 1fc:	31f80800 	mvnscc	r0, r0, lsl #16
 200:	00010800 	andeq	r0, r1, r0, lsl #16
 204:	0031f850 	eorseq	pc, r1, r0, asr r8	; <UNPREDICTABLE>
 208:	0031fc08 	eorseq	pc, r1, r8, lsl #24
 20c:	f3000408 	vshl.u8	d0, d8, d0
 210:	009f5001 	addseq	r5, pc, r1
 214:	00000000 	andeq	r0, r0, r0
 218:	f4000000 	vst4.8	{d0-d3}, [r0], r0
 21c:	f8080031 			; <UNDEFINED> instruction: 0xf8080031
 220:	02080031 	andeq	r0, r8, #49	; 0x31
 224:	f89f3000 			; <UNDEFINED> instruction: 0xf89f3000
 228:	fc080031 	stc2	0, cr0, [r8], {49}	; 0x31
 22c:	01080031 	tsteq	r8, r1, lsr r0
 230:	00005000 	andeq	r5, r0, r0
 234:	00000000 	andeq	r0, r0, r0
 238:	31fc0000 	mvnscc	r0, r0
 23c:	32000800 	andcc	r0, r0, #0, 16
 240:	00010800 	andeq	r0, r1, r0, lsl #16
 244:	00320050 	eorseq	r0, r2, r0, asr r0
 248:	00320208 	eorseq	r0, r2, r8, lsl #4
 24c:	f3000408 	vshl.u8	d0, d8, d0
 250:	009f5001 	addseq	r5, pc, r1
 254:	00000000 	andeq	r0, r0, r0
 258:	fc000000 	stc2	0, cr0, [r0], {-0}
 25c:	00080031 	andeq	r0, r8, r1, lsr r0
 260:	02080032 	andeq	r0, r8, #50	; 0x32
 264:	009f3000 	addseq	r3, pc, r0
 268:	02080032 	andeq	r0, r8, #50	; 0x32
 26c:	01080032 	tsteq	r8, r2, lsr r0
 270:	00005000 	andeq	r5, r0, r0
 274:	00000000 	andeq	r0, r0, r0
 278:	32040000 	andcc	r0, r4, #0
 27c:	320a0800 	andcc	r0, sl, #0, 16
 280:	00010800 	andeq	r0, r1, r0, lsl #16
 284:	00320a50 	eorseq	r0, r2, r0, asr sl
 288:	00320c08 	eorseq	r0, r2, r8, lsl #24
 28c:	f3000408 	vshl.u8	d0, d8, d0
 290:	009f5001 	addseq	r5, pc, r1
 294:	00000000 	andeq	r0, r0, r0
 298:	04000000 	streq	r0, [r0], #-0
 29c:	0a080032 	beq	20036c <__RW_SIZE__+0x1ffdec>
 2a0:	02080032 	andeq	r0, r8, #50	; 0x32
 2a4:	0a9f3000 	beq	fe7cc2ac <__ZI_LIMIT__+0xde7cbcd8>
 2a8:	0c080032 	stceq	0, cr0, [r8], {50}	; 0x32
 2ac:	01080032 	tsteq	r8, r2, lsr r0
 2b0:	00005000 	andeq	r5, r0, r0
 2b4:	00000000 	andeq	r0, r0, r0
 2b8:	320c0000 	andcc	r0, ip, #0
 2bc:	32120800 	andscc	r0, r2, #0, 16
 2c0:	00010800 	andeq	r0, r1, r0, lsl #16
 2c4:	00321250 	eorseq	r1, r2, r0, asr r2
 2c8:	00321408 	eorseq	r1, r2, r8, lsl #8
 2cc:	f3000408 	vshl.u8	d0, d8, d0
 2d0:	009f5001 	addseq	r5, pc, r1
 2d4:	00000000 	andeq	r0, r0, r0
 2d8:	0c000000 	stceq	0, cr0, [r0], {-0}
 2dc:	12080032 	andne	r0, r8, #50	; 0x32
 2e0:	02080032 	andeq	r0, r8, #50	; 0x32
 2e4:	129f3000 	addsne	r3, pc, #0
 2e8:	14080032 	strne	r0, [r8], #-50	; 0xffffffce
 2ec:	01080032 	tsteq	r8, r2, lsr r0
 2f0:	00005000 	andeq	r5, r0, r0
 2f4:	00000000 	andeq	r0, r0, r0
 2f8:	32140000 	andscc	r0, r4, #0
 2fc:	32180800 	andscc	r0, r8, #0, 16
 300:	00010800 	andeq	r0, r1, r0, lsl #16
 304:	00321850 	eorseq	r1, r2, r0, asr r8
 308:	00321a08 	eorseq	r1, r2, r8, lsl #20
 30c:	f3000408 	vshl.u8	d0, d8, d0
 310:	009f5001 	addseq	r5, pc, r1
 314:	00000000 	andeq	r0, r0, r0
 318:	14000000 	strne	r0, [r0], #-0
 31c:	18080032 	stmdane	r8, {r1, r4, r5}
 320:	02080032 	andeq	r0, r8, #50	; 0x32
 324:	189f3000 	ldmne	pc, {ip, sp}	; <UNPREDICTABLE>
 328:	1a080032 	bne	2003f8 <__RW_SIZE__+0x1ffe78>
 32c:	01080032 	tsteq	r8, r2, lsr r0
 330:	00005000 	andeq	r5, r0, r0
 334:	00000000 	andeq	r0, r0, r0
 338:	00300000 	eorseq	r0, r0, r0
 33c:	003c0000 	eorseq	r0, ip, r0
 340:	00010000 	andeq	r0, r1, r0
 344:	00003c50 	andeq	r3, r0, r0, asr ip
 348:	00004000 	andeq	r4, r0, r0
 34c:	70000400 	andvc	r0, r0, r0, lsl #8
 350:	409f2000 	addsmi	r2, pc, r0
 354:	4c000000 	stcmi	0, cr0, [r0], {-0}
 358:	04000000 	streq	r0, [r0], #-0
 35c:	5001f300 	andpl	pc, r1, r0, lsl #6
 360:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 364:	00000000 	andeq	r0, r0, r0
 368:	00002200 	andeq	r2, r0, r0, lsl #4
 36c:	00002500 	andeq	r2, r0, r0, lsl #10
 370:	50000100 	andpl	r0, r0, r0, lsl #2
 374:	00000030 	andeq	r0, r0, r0, lsr r0
 378:	00000037 	andeq	r0, r0, r7, lsr r0
 37c:	00500001 	subseq	r0, r0, r1
 380:	00000000 	andeq	r0, r0, r0
 384:	26000000 	strcs	r0, [r0], -r0
 388:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
 38c:	01000000 	mrseq	r0, (UNDEF: 0)
 390:	003c5000 	eorseq	r5, ip, r0
 394:	00450000 	subeq	r0, r5, r0
 398:	00010000 	andeq	r0, r1, r0
 39c:	00000050 	andeq	r0, r0, r0, asr r0
 3a0:	00000000 	andeq	r0, r0, r0
 3a4:	0000ac00 	andeq	sl, r0, r0, lsl #24
 3a8:	0000bd00 	andeq	fp, r0, r0, lsl #26
 3ac:	50000100 	andpl	r0, r0, r0, lsl #2
 3b0:	000000bd 	strheq	r0, [r0], -sp
 3b4:	00000110 	andeq	r0, r0, r0, lsl r1
 3b8:	01f30004 	mvnseq	r0, r4
 3bc:	00009f50 	andeq	r9, r0, r0, asr pc
 3c0:	00000000 	andeq	r0, r0, r0
 3c4:	00ac0000 	adceq	r0, ip, r0
 3c8:	00bd0000 	adcseq	r0, sp, r0
 3cc:	00010000 	andeq	r0, r1, r0
 3d0:	0000bd51 	andeq	fp, r0, r1, asr sp
 3d4:	0000e800 	andeq	lr, r0, r0, lsl #16
 3d8:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
 3dc:	000000e8 	andeq	r0, r0, r8, ror #1
 3e0:	00000110 	andeq	r0, r0, r0, lsl r1
 3e4:	01f30004 	mvnseq	r0, r4
 3e8:	00009f51 	andeq	r9, r0, r1, asr pc
 3ec:	00000000 	andeq	r0, r0, r0
 3f0:	01a80000 			; <UNDEFINED> instruction: 0x01a80000
 3f4:	01fc0000 	mvnseq	r0, r0
 3f8:	00010000 	andeq	r0, r1, r0
 3fc:	0001fc50 	andeq	pc, r1, r0, asr ip	; <UNPREDICTABLE>
 400:	00025e00 	andeq	r5, r2, r0, lsl #28
 404:	f3000400 	vshl.u8	d0, d0, d0
 408:	5e9f5001 	cdppl	0, 9, cr5, cr15, cr1, {0}
 40c:	62000002 	andvs	r0, r0, #2
 410:	01000002 	tsteq	r0, r2
 414:	02625000 	rsbeq	r5, r2, #0
 418:	02a00000 	adceq	r0, r0, #0
 41c:	00040000 	andeq	r0, r4, r0
 420:	9f5001f3 	svcls	0x005001f3
 424:	000002a0 	andeq	r0, r0, r0, lsr #5
 428:	000002a4 	andeq	r0, r0, r4, lsr #5
 42c:	a4500001 	ldrbge	r0, [r0], #-1
 430:	dc000002 	stcle	0, cr0, [r0], {2}
 434:	04000002 	streq	r0, [r0], #-2
 438:	5001f300 	andpl	pc, r1, r0, lsl #6
 43c:	0002dc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
 440:	0002e000 	andeq	lr, r2, r0
 444:	50000100 	andpl	r0, r0, r0, lsl #2
 448:	000002e0 	andeq	r0, r0, r0, ror #5
 44c:	00000318 	andeq	r0, r0, r8, lsl r3
 450:	01f30004 	mvnseq	r0, r4
 454:	03189f50 	tsteq	r8, #80, 30	; 0x140
 458:	031c0000 	tsteq	ip, #0
 45c:	00010000 	andeq	r0, r1, r0
 460:	00031c50 	andeq	r1, r3, r0, asr ip
 464:	00032a00 	andeq	r2, r3, r0, lsl #20
 468:	f3000400 	vshl.u8	d0, d0, d0
 46c:	2a9f5001 	bcs	fe7d4478 <__ZI_LIMIT__+0xde7d3ea4>
 470:	2e000003 	cdpcs	0, 0, cr0, cr0, cr3, {0}
 474:	01000003 	tsteq	r0, r3
 478:	032e5000 	teqeq	lr, #0
 47c:	033e0000 	teqeq	lr, #0
 480:	00040000 	andeq	r0, r4, r0
 484:	9f5001f3 	svcls	0x005001f3
 488:	0000033e 	andeq	r0, r0, lr, lsr r3
 48c:	00000346 	andeq	r0, r0, r6, asr #6
 490:	46500001 	ldrbmi	r0, [r0], -r1
 494:	56000003 	strpl	r0, [r0], -r3
 498:	04000003 	streq	r0, [r0], #-3
 49c:	5001f300 	andpl	pc, r1, r0, lsl #6
 4a0:	0003569f 	muleq	r3, pc, r6	; <UNPREDICTABLE>
 4a4:	00035a00 	andeq	r5, r3, r0, lsl #20
 4a8:	50000100 	andpl	r0, r0, r0, lsl #2
 4ac:	0000035a 	andeq	r0, r0, sl, asr r3
 4b0:	00000368 	andeq	r0, r0, r8, ror #6
 4b4:	01f30004 	mvnseq	r0, r4
 4b8:	03689f50 	cmneq	r8, #80, 30	; 0x140
 4bc:	036c0000 	cmneq	ip, #0
 4c0:	00010000 	andeq	r0, r1, r0
 4c4:	00036c50 	andeq	r6, r3, r0, asr ip
 4c8:	00037a00 	andeq	r7, r3, r0, lsl #20
 4cc:	f3000400 	vshl.u8	d0, d0, d0
 4d0:	7a9f5001 	bvc	fe7d44dc <__ZI_LIMIT__+0xde7d3f08>
 4d4:	7e000003 	cdpvc	0, 0, cr0, cr0, cr3, {0}
 4d8:	01000003 	tsteq	r0, r3
 4dc:	037e5000 	cmneq	lr, #0
 4e0:	038e0000 	orreq	r0, lr, #0
 4e4:	00040000 	andeq	r0, r4, r0
 4e8:	9f5001f3 	svcls	0x005001f3
 4ec:	0000038e 	andeq	r0, r0, lr, lsl #7
 4f0:	00000392 	muleq	r0, r2, r3
 4f4:	92500001 	subsls	r0, r0, #1
 4f8:	a2000003 	andge	r0, r0, #3
 4fc:	04000003 	streq	r0, [r0], #-3
 500:	5001f300 	andpl	pc, r1, r0, lsl #6
 504:	0003a29f 	muleq	r3, pc, r2	; <UNPREDICTABLE>
 508:	0003a600 	andeq	sl, r3, r0, lsl #12
 50c:	50000100 	andpl	r0, r0, r0, lsl #2
 510:	000003a6 	andeq	r0, r0, r6, lsr #7
 514:	000003b6 			; <UNDEFINED> instruction: 0x000003b6
 518:	01f30004 	mvnseq	r0, r4
 51c:	03b69f50 			; <UNDEFINED> instruction: 0x03b69f50
 520:	03be0000 			; <UNDEFINED> instruction: 0x03be0000
 524:	00010000 	andeq	r0, r1, r0
 528:	0003be50 	andeq	fp, r3, r0, asr lr
 52c:	0003d800 	andeq	sp, r3, r0, lsl #16
 530:	f3000400 	vshl.u8	d0, d0, d0
 534:	009f5001 	addseq	r5, pc, r1
 538:	00000000 	andeq	r0, r0, r0
 53c:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
 540:	5e000001 	cdppl	0, 0, cr0, cr0, cr1, {0}
 544:	02000002 	andeq	r0, r0, #2
 548:	009f3500 	addseq	r3, pc, r0, lsl #10
 54c:	00000000 	andeq	r0, r0, r0
 550:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
 554:	0b000001 	bleq	560 <__ZI_SIZE__+0x508>
 558:	01000002 	tsteq	r0, r2
 55c:	00005000 	andeq	r5, r0, r0
 560:	00000000 	andeq	r0, r0, r0
 564:	03d80000 	bicseq	r0, r8, #0
 568:	03f60000 	mvnseq	r0, #0
 56c:	00010000 	andeq	r0, r1, r0
 570:	0003f650 	andeq	pc, r3, r0, asr r6	; <UNPREDICTABLE>
 574:	00047600 	andeq	r7, r4, r0, lsl #12
 578:	f3000400 	vshl.u8	d0, d0, d0
 57c:	769f5001 	ldrvc	r5, [pc], r1
 580:	84000004 	strhi	r0, [r0], #-4
 584:	01000004 	tsteq	r0, r4
 588:	04845000 	streq	r5, [r4], #0
 58c:	04910000 	ldreq	r0, [r1], #0
 590:	00010000 	andeq	r0, r1, r0
 594:	00049152 	andeq	r9, r4, r2, asr r1
 598:	00049200 	andeq	r9, r4, r0, lsl #4
 59c:	f3000400 	vshl.u8	d0, d0, d0
 5a0:	929f5001 	addsls	r5, pc, #1
 5a4:	96000004 	strls	r0, [r0], -r4
 5a8:	01000004 	tsteq	r0, r4
 5ac:	04965000 	ldreq	r5, [r6], #0
 5b0:	050c0000 	streq	r0, [ip, #-0]
 5b4:	00040000 	andeq	r0, r4, r0
 5b8:	9f5001f3 	svcls	0x005001f3
 5bc:	0000050c 	andeq	r0, r0, ip, lsl #10
 5c0:	00000510 	andeq	r0, r0, r0, lsl r5
 5c4:	10500001 	subsne	r0, r0, r1
 5c8:	1b000005 	blne	5e4 <__RW_SIZE__+0x64>
 5cc:	01000005 	tsteq	r0, r5
 5d0:	051b5200 	ldreq	r5, [fp, #-512]	; 0xfffffe00
 5d4:	05220000 	streq	r0, [r2, #-0]!
 5d8:	00040000 	andeq	r0, r4, r0
 5dc:	9f5001f3 	svcls	0x005001f3
 5e0:	00000522 	andeq	r0, r0, r2, lsr #10
 5e4:	00000526 	andeq	r0, r0, r6, lsr #10
 5e8:	26500001 	ldrbcs	r0, [r0], -r1
 5ec:	35000005 	strcc	r0, [r0, #-5]
 5f0:	01000005 	tsteq	r0, r5
 5f4:	05355200 	ldreq	r5, [r5, #-512]!	; 0xfffffe00
 5f8:	05380000 	ldreq	r0, [r8, #-0]!
 5fc:	00040000 	andeq	r0, r4, r0
 600:	9f5001f3 	svcls	0x005001f3
 604:	00000538 	andeq	r0, r0, r8, lsr r5
 608:	0000053c 	andeq	r0, r0, ip, lsr r5
 60c:	3c500001 	mrrccc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 610:	45000005 	strmi	r0, [r0, #-5]
 614:	01000005 	tsteq	r0, r5
 618:	05455200 	strbeq	r5, [r5, #-512]	; 0xfffffe00
 61c:	05580000 	ldrbeq	r0, [r8, #-0]
 620:	00040000 	andeq	r0, r4, r0
 624:	9f5001f3 	svcls	0x005001f3
	...
 630:	0000042c 	andeq	r0, r0, ip, lsr #8
 634:	00000433 	andeq	r0, r0, r3, lsr r4
 638:	0073000b 	rsbseq	r0, r3, fp
 63c:	f73a25f7 			; <UNDEFINED> instruction: 0xf73a25f7
 640:	00f71b25 	rscseq	r1, r7, r5, lsr #22
 644:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 648:	00000000 	andeq	r0, r0, r0
 64c:	00042c00 	andeq	r2, r4, r0, lsl #24
 650:	00047400 	andeq	r7, r4, r0, lsl #8
 654:	32000200 	andcc	r0, r0, #0, 4
 658:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 65c:	00000000 	andeq	r0, r0, r0
 660:	00042c00 	andeq	r2, r4, r0, lsl #24
 664:	00043300 	andeq	r3, r4, r0, lsl #6
 668:	73000d00 	movwvc	r0, #3328	; 0xd00
 66c:	3a25f700 	bcc	97e274 <__RW_SIZE__+0x97dcf4>
 670:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
 674:	9f012300 	svcls	0x00012300
	...
 680:	000004a2 	andeq	r0, r0, r2, lsr #9
 684:	0000050c 	andeq	r0, r0, ip, lsl #10
 688:	9f320002 	svcls	0x00320002
	...
 694:	000004a2 	andeq	r0, r0, r2, lsr #9
 698:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
 69c:	00700006 	rsbseq	r0, r0, r6
 6a0:	9f1e6408 	svcls	0x001e6408
 6a4:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
 6a8:	000004b5 			; <UNDEFINED> instruction: 0x000004b5
 6ac:	00500001 	subseq	r0, r0, r1
 6b0:	00000000 	andeq	r0, r0, r0
 6b4:	66000000 	strvs	r0, [r0], -r0
 6b8:	76000005 	strvc	r0, [r0], -r5
 6bc:	06000005 	streq	r0, [r0], -r5
 6c0:	08007000 	stmdaeq	r0, {ip, sp, lr}
 6c4:	769f1e64 	ldrvc	r1, [pc], r4, ror #28
 6c8:	79000005 	stmdbvc	r0, {r0, r2}
 6cc:	01000005 	tsteq	r0, r5
 6d0:	00005000 	andeq	r5, r0, r0
 6d4:	00000000 	andeq	r0, r0, r0
 6d8:	06180000 	ldreq	r0, [r8], -r0
 6dc:	061f0000 	ldreq	r0, [pc], -r0
 6e0:	000b0000 	andeq	r0, fp, r0
 6e4:	25f70072 	ldrbcs	r0, [r7, #114]!	; 0x72
 6e8:	1b25f73a 	blne	97e3d8 <__RW_SIZE__+0x97de58>
 6ec:	009f00f7 	ldrsheq	r0, [pc], r7
 6f0:	00000000 	andeq	r0, r0, r0
 6f4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 6f8:	1f000006 	svcne	0x00000006
 6fc:	0d000006 	stceq	0, cr0, [r0, #-24]	; 0xffffffe8
 700:	f7007200 			; <UNDEFINED> instruction: 0xf7007200
 704:	25f73a25 	ldrbcs	r3, [r7, #2597]!	; 0xa25
 708:	2300f71b 	movwcs	pc, #1819	; 0x71b	; <UNPREDICTABLE>
 70c:	00009f01 	andeq	r9, r0, r1, lsl #30
	...
 718:	00140000 	andseq	r0, r4, r0
 71c:	00010000 	andeq	r0, r1, r0
 720:	00001450 	andeq	r1, r0, r0, asr r4
 724:	00001a00 	andeq	r1, r0, r0, lsl #20
 728:	52000100 	andpl	r0, r0, #0, 2
 72c:	0000001a 	andeq	r0, r0, sl, lsl r0
 730:	0000001c 	andeq	r0, r0, ip, lsl r0
 734:	79720003 	ldmdbvc	r2!, {r0, r1}^
 738:	00001c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
 73c:	00003200 	andeq	r3, r0, r0, lsl #4
 740:	f3000400 	vshl.u8	d0, d0, d0
 744:	329f5001 	addscc	r5, pc, #1
 748:	3c000000 	stccc	0, cr0, [r0], {-0}
 74c:	01000000 	mrseq	r0, (UNDEF: 0)
 750:	003c5000 	eorseq	r5, ip, r0
 754:	00440000 	subeq	r0, r4, r0
 758:	00010000 	andeq	r0, r1, r0
 75c:	00000052 	andeq	r0, r0, r2, asr r0
 760:	00000000 	andeq	r0, r0, r0
 764:	00001800 	andeq	r1, r0, r0, lsl #16
 768:	00002c00 	andeq	r2, r0, r0, lsl #24
 76c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
 778:	00000020 	andeq	r0, r0, r0, lsr #32
 77c:	00000032 	andeq	r0, r0, r2, lsr r0
 780:	00520001 	subseq	r0, r2, r1
	...
 78c:	11000000 	mrsne	r0, (UNDEF: 0)
 790:	01000000 	mrseq	r0, (UNDEF: 0)
 794:	00115000 	andseq	r5, r1, r0
 798:	00480000 	subeq	r0, r8, r0
 79c:	00040000 	andeq	r0, r4, r0
 7a0:	9f5001f3 	svcls	0x005001f3
	...
 7ac:	00000068 	andeq	r0, r0, r8, rrx
 7b0:	00000096 	muleq	r0, r6, r0
 7b4:	96500001 	ldrbls	r0, [r0], -r1
 7b8:	4c000000 	stcmi	0, cr0, [r0], {-0}
 7bc:	04000001 	streq	r0, [r0], #-1
 7c0:	5001f300 	andpl	pc, r1, r0, lsl #6
 7c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 7c8:	00000000 	andeq	r0, r0, r0
 7cc:	0000b600 	andeq	fp, r0, r0, lsl #12
 7d0:	0000bc00 	andeq	fp, r0, r0, lsl #24
 7d4:	30000200 	andcc	r0, r0, r0, lsl #4
 7d8:	0000bc9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
 7dc:	0000e800 	andeq	lr, r0, r0, lsl #16
 7e0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
 7ec:	0000014c 	andeq	r0, r0, ip, asr #2
 7f0:	00000152 	andeq	r0, r0, r2, asr r1
 7f4:	52500001 	subspl	r0, r0, #1
 7f8:	ae000001 	cdpge	0, 0, cr0, cr0, cr1, {0}
 7fc:	04000001 	streq	r0, [r0], #-1
 800:	5001f300 	andpl	pc, r1, r0, lsl #6
 804:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 808:	00000000 	andeq	r0, r0, r0
 80c:	0001f400 	andeq	pc, r1, r0, lsl #8
 810:	0001f800 	andeq	pc, r1, r0, lsl #16
 814:	50000100 	andpl	r0, r0, r0, lsl #2
 818:	000001f8 	strdeq	r0, [r0], -r8
 81c:	0000020c 	andeq	r0, r0, ip, lsl #4
 820:	01f30004 	mvnseq	r0, r4
 824:	00009f50 	andeq	r9, r0, r0, asr pc
 828:	00000000 	andeq	r0, r0, r0
 82c:	02580000 	subseq	r0, r8, #0
 830:	02640000 	rsbeq	r0, r4, #0
 834:	00010000 	andeq	r0, r1, r0
 838:	00026450 	andeq	r6, r2, r0, asr r4
 83c:	00028c00 	andeq	r8, r2, r0, lsl #24
 840:	f3000400 	vshl.u8	d0, d0, d0
 844:	009f5001 	addseq	r5, pc, r1
	...
 850:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
 854:	01000000 	mrseq	r0, (UNDEF: 0)
 858:	00395000 	eorseq	r5, r9, r0
 85c:	00b80000 	adcseq	r0, r8, r0
 860:	00040000 	andeq	r0, r4, r0
 864:	9f5001f3 	svcls	0x005001f3
	...
 870:	00000058 	andeq	r0, r0, r8, asr r0
 874:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 878:	93540006 	cmpls	r4, #6
 87c:	04935504 	ldreq	r5, [r3], #1284	; 0x504
	...
 888:	0000005e 	andeq	r0, r0, lr, asr r0
 88c:	00000061 	andeq	r0, r0, r1, rrx
 890:	61500001 	cmpvs	r0, r1
 894:	8a000000 	bhi	89c <__RW_SIZE__+0x31c>
 898:	01000000 	mrseq	r0, (UNDEF: 0)
 89c:	008a5600 	addeq	r5, sl, r0, lsl #12
 8a0:	008e0000 	addeq	r0, lr, r0
 8a4:	00080000 	andeq	r0, r8, r0
 8a8:	25340070 	ldrcs	r0, [r4, #-112]!	; 0xffffff90
 8ac:	9f220076 	svcls	0x00220076
 8b0:	0000008e 	andeq	r0, r0, lr, lsl #1
 8b4:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 8b8:	00560001 	subseq	r0, r6, r1
 8bc:	00000000 	andeq	r0, r0, r0
 8c0:	8a000000 	bhi	8c8 <__RW_SIZE__+0x348>
 8c4:	92000000 	andls	r0, r0, #0
 8c8:	05000000 	streq	r0, [r0, #-0]
 8cc:	3f007000 	svccc	0x00007000
 8d0:	00929f1a 	addseq	r9, r2, sl, lsl pc
 8d4:	00960000 	addseq	r0, r6, r0
 8d8:	00010000 	andeq	r0, r1, r0
 8dc:	00000050 	andeq	r0, r0, r0, asr r0
 8e0:	00000000 	andeq	r0, r0, r0
 8e4:	0000f400 	andeq	pc, r0, r0, lsl #8
 8e8:	00010400 	andeq	r0, r1, r0, lsl #8
 8ec:	50000100 	andpl	r0, r0, r0, lsl #2
 8f0:	00000104 	andeq	r0, r0, r4, lsl #2
 8f4:	0000011c 	andeq	r0, r0, ip, lsl r1
 8f8:	01700003 	cmneq	r0, r3
 8fc:	00011c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
 900:	00012000 	andeq	r2, r1, r0
 904:	50000100 	andpl	r0, r0, r0, lsl #2
 908:	00000124 	andeq	r0, r0, r4, lsr #2
 90c:	00000136 	andeq	r0, r0, r6, lsr r1
 910:	01700003 	cmneq	r0, r3
 914:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 918:	00000000 	andeq	r0, r0, r0
 91c:	00010400 	andeq	r0, r1, r0, lsl #8
 920:	00011c00 	andeq	r1, r1, r0, lsl #24
 924:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 928:	00000124 	andeq	r0, r0, r4, lsr #2
 92c:	00000136 	andeq	r0, r0, r6, lsr r1
 930:	00540001 	subseq	r0, r4, r1
 934:	00000000 	andeq	r0, r0, r0
 938:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
 93c:	5a000001 	bpl	948 <__RW_SIZE__+0x3c8>
 940:	04000001 	streq	r0, [r0], #-1
 944:	7dc09100 	stfvcp	f1, [r0]
 948:	00015a9f 	muleq	r1, pc, sl	; <UNPREDICTABLE>
 94c:	00016000 	andeq	r6, r1, r0
 950:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 954:	00000160 	andeq	r0, r0, r0, ror #2
 958:	00000178 	andeq	r0, r0, r8, ror r1
 95c:	01740003 	cmneq	r4, r3
 960:	0001789f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
 964:	00017c00 	andeq	r7, r1, r0, lsl #24
 968:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 96c:	00000186 	andeq	r0, r0, r6, lsl #3
 970:	00000198 	muleq	r0, r8, r1
 974:	01740003 	cmneq	r4, r3
 978:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 97c:	00000000 	andeq	r0, r0, r0
 980:	00016000 	andeq	r6, r1, r0
 984:	00017800 	andeq	r7, r1, r0, lsl #16
 988:	50000100 	andpl	r0, r0, r0, lsl #2
 98c:	00000186 	andeq	r0, r0, r6, lsl #3
 990:	00000198 	muleq	r0, r8, r1
 994:	00500001 	subseq	r0, r0, r1
 998:	00000000 	andeq	r0, r0, r0
 99c:	Address 0x0000099c is out of bounds.


Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	08003178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip, sp}
   4:	0800321a 	stmdaeq	r0, {r1, r3, r4, r9, ip, sp}
	...
  10:	00000420 	andeq	r0, r0, r0, lsr #8
  14:	00000424 	andeq	r0, r0, r4, lsr #8
  18:	00000426 	andeq	r0, r0, r6, lsr #8
  1c:	0000042a 	andeq	r0, r0, sl, lsr #8
  20:	0000042c 	andeq	r0, r0, ip, lsr #8
  24:	00000478 	andeq	r0, r0, r8, ror r4
	...
  30:	00000496 	muleq	r0, r6, r4
  34:	000004fa 	strdeq	r0, [r0], -sl
  38:	000004fe 	strdeq	r0, [r0], -lr
  3c:	0000050c 	andeq	r0, r0, ip, lsl #10
	...
  48:	000004a2 	andeq	r0, r0, r2, lsr #9
  4c:	000004a6 	andeq	r0, r0, r6, lsr #9
  50:	000004a8 	andeq	r0, r0, r8, lsr #9
  54:	000004f6 	strdeq	r0, [r0], -r6
	...
  60:	00000566 	andeq	r0, r0, r6, ror #10
  64:	0000056a 	andeq	r0, r0, sl, ror #10
  68:	0000056c 	andeq	r0, r0, ip, ror #10
  6c:	000005ba 			; <UNDEFINED> instruction: 0x000005ba
	...
  78:	0000060c 	andeq	r0, r0, ip, lsl #12
  7c:	00000610 	andeq	r0, r0, r0, lsl r6
  80:	00000612 	andeq	r0, r0, r2, lsl r6
  84:	00000616 	andeq	r0, r0, r6, lsl r6
  88:	00000618 	andeq	r0, r0, r8, lsl r6
  8c:	00000670 	andeq	r0, r0, r0, ror r6
	...
  98:	000000fa 	strdeq	r0, [r0], -sl
  9c:	00000118 	andeq	r0, r0, r8, lsl r1
  a0:	00000124 	andeq	r0, r0, r4, lsr #2
  a4:	00000136 	andeq	r0, r0, r6, lsr r1
	...
  b0:	0000014e 	andeq	r0, r0, lr, asr #2
  b4:	0000017c 	andeq	r0, r0, ip, ror r1
  b8:	00000186 	andeq	r0, r0, r6, lsl #3
  bc:	00000198 	muleq	r0, r8, r1
	...
  c8:	00000154 	andeq	r0, r0, r4, asr r1
  cc:	00000174 	andeq	r0, r0, r4, ror r1
  d0:	00000186 	andeq	r0, r0, r6, lsl #3
  d4:	00000198 	muleq	r0, r8, r1
	...
