
*** Running vivado
    with args -log POWER_CTRL_0.vds -m64 -mode batch -messageDb vivado.pb -source POWER_CTRL_0.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source POWER_CTRL_0.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {HDL-1065} -limit 10000
# create_project -in_memory -part xc7z020clg400-2
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir E:/UV/FPGA/VERIFY/vry_VivadoIp/vry_VivadoIp/vry_VivadoIp.cache/wt [current_project]
# set_property parent.project_path E:/UV/FPGA/VERIFY/vry_VivadoIp/vry_VivadoIp/vry_VivadoIp.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property ip_repo_paths {
#   E:/UV/FPGA/VERIFY/vry_VivadoIp/vry_VivadoIp/vry_VivadoIp.srcs/PackageIp_vry_FifoFirstRead3
#   e:/uv/fpga/verify/vry_vivadoip/vry_vivadoip/vry_vivadoip.srcs/packageip_vry_defineinterface
# } [current_project]
# read_ip e:/UV/FPGA/VERIFY/vry_VivadoIp/vry_VivadoIp/vry_VivadoIp.srcs/sources_1/ip/POWER_CTRL_0/POWER_CTRL_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_VivadoIp/vry_VivadoIp/vry_VivadoIp.srcs/PackageIp_vry_FifoFirstRead3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/uv/fpga/verify/vry_vivadoip/vry_vivadoip/vry_vivadoip.srcs/packageip_vry_defineinterface'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/install/Xilinx/Vivado/2014.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'POWER_CTRL_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_VivadoIp/vry_VivadoIp/vry_VivadoIp.srcs/sources_1/ip/POWER_CTRL_0/POWER_CTRL_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'POWER_CTRL_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_VivadoIp/vry_VivadoIp/vry_VivadoIp.srcs/sources_1/ip/POWER_CTRL_0/POWER_CTRL_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'POWER_CTRL_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_VivadoIp/vry_VivadoIp/vry_VivadoIp.srcs/sources_1/ip/POWER_CTRL_0/POWER_CTRL_0_stub.vhdl'. Please regenerate to continue.
# set_property is_locked true [get_files e:/UV/FPGA/VERIFY/vry_VivadoIp/vry_VivadoIp/vry_VivadoIp.srcs/sources_1/ip/POWER_CTRL_0/POWER_CTRL_0.xci]
# catch { write_hwdef -file POWER_CTRL_0.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top POWER_CTRL_0 -part xc7z020clg400-2 -mode out_of_context
Command: synth_design -top POWER_CTRL_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in -1864 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 245.824 ; gain = 86.164
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'POWER_CTRL_0' [e:/UV/FPGA/VERIFY/vry_VivadoIp/vry_VivadoIp/vry_VivadoIp.srcs/sources_1/ip/POWER_CTRL_0/synth/POWER_CTRL_0.v:57]
INFO: [Synth 8-638] synthesizing module 'POWER_CTRL' [e:/UV/FPGA/VERIFY/vry_VivadoIp/vry_VivadoIp/vry_VivadoIp.srcs/sources_1/ip/POWER_CTRL_0/hdl/DefineInterface.v:23]
	Parameter IDLE bound to: 4'b0000 
	Parameter START_count bound to: 4'b0001 
	Parameter POWER_ing bound to: 4'b0001 
	Parameter power_5v bound to: 4'b0001 
	Parameter power_14v bound to: 4'b0010 
	Parameter power_7v bound to: 4'b0011 
	Parameter COUNT_ing bound to: 4'b0010 
	Parameter up_delay bound to: 32'b00000000000111101000010010000000 
	Parameter down_delay bound to: 32'b00000000000000110000110101000000 
INFO: [Synth 8-155] case statement is not full and has no default [e:/UV/FPGA/VERIFY/vry_VivadoIp/vry_VivadoIp/vry_VivadoIp.srcs/sources_1/ip/POWER_CTRL_0/hdl/DefineInterface.v:205]
WARNING: [Synth 8-3848] Net down_delay_cnt in module/entity POWER_CTRL does not have driver. [e:/UV/FPGA/VERIFY/vry_VivadoIp/vry_VivadoIp/vry_VivadoIp.srcs/sources_1/ip/POWER_CTRL_0/hdl/DefineInterface.v:31]
INFO: [Synth 8-256] done synthesizing module 'POWER_CTRL' (1#1) [e:/UV/FPGA/VERIFY/vry_VivadoIp/vry_VivadoIp/vry_VivadoIp.srcs/sources_1/ip/POWER_CTRL_0/hdl/DefineInterface.v:23]
INFO: [Synth 8-256] done synthesizing module 'POWER_CTRL_0' (2#1) [e:/UV/FPGA/VERIFY/vry_VivadoIp/vry_VivadoIp/vry_VivadoIp.srcs/sources_1/ip/POWER_CTRL_0/synth/POWER_CTRL_0.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 279.969 ; gain = 120.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 279.969 ; gain = 120.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 279.969 ; gain = 120.309
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'power_state_reg' in module 'POWER_CTRL'
ROM "lock" won't be mapped to RAM because it is too sparse.
ROM "power_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "power_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "power_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "power_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "power_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-3354] encoded FSM with state register 'power_state_reg' using encoding 'sequential' in module 'POWER_CTRL'
WARNING: [Synth 8-3848] Net down_delay_cnt in module/entity POWER_CTRL does not have driver. [e:/UV/FPGA/VERIFY/vry_VivadoIp/vry_VivadoIp/vry_VivadoIp.srcs/sources_1/ip/POWER_CTRL_0/hdl/DefineInterface.v:31]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 299.477 ; gain = 139.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module POWER_CTRL_0 
Detailed RTL Component Info : 
Module POWER_CTRL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Loading clock regions from D:/install/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from D:/install/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from D:/install/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from D:/install/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from D:/install/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/clg400/Package.xml
Loading io standards from D:/install/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 444.789 ; gain = 285.129
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "inst/lock" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3917] design POWER_CTRL_0 has port power_state[3] driven by constant 0
INFO: [Synth 8-3917] design POWER_CTRL_0 has port power_state[2] driven by constant 0
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[31]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[30]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[29]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[28]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[27]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[26]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[25]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[24]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[23]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[22]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[21]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[20]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[19]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[18]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[17]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[16]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[15]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[14]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[13]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[12]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[11]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[10]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[9]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[8]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[7]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[6]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[5]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[4]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[3]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[2]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[1]
WARNING: [Synth 8-3331] design POWER_CTRL_0 has unconnected port down_delay_cnt[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 444.789 ; gain = 285.129
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 444.789 ; gain = 285.129

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/filter_state_A_reg[3] )
INFO: [Synth 8-3332] Sequential element (\inst/filter_state_B_reg[2] ) is unused and will be removed from module POWER_CTRL_0.
INFO: [Synth 8-3332] Sequential element (\inst/filter_state_C_reg[2] ) is unused and will be removed from module POWER_CTRL_0.
INFO: [Synth 8-3332] Sequential element (\inst/filter_state_C_reg[3] ) is unused and will be removed from module POWER_CTRL_0.
INFO: [Synth 8-3332] Sequential element (\inst/filter_state_B_reg[3] ) is unused and will be removed from module POWER_CTRL_0.
INFO: [Synth 8-3332] Sequential element (\inst/filter_state_A_reg[2] ) is unused and will be removed from module POWER_CTRL_0.
INFO: [Synth 8-3332] Sequential element (\inst/filter_state_A_reg[3] ) is unused and will be removed from module POWER_CTRL_0.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 466.871 ; gain = 307.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 466.871 ; gain = 307.211
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 466.871 ; gain = 307.211

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 466.871 ; gain = 307.211
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 466.871 ; gain = 307.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 466.871 ; gain = 307.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 466.871 ; gain = 307.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 466.871 ; gain = 307.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 466.871 ; gain = 307.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    41|
|2     |LUT1   |   125|
|3     |LUT2   |     5|
|4     |LUT3   |     8|
|5     |LUT4   |    12|
|6     |LUT5   |    48|
|7     |LUT6   |   150|
|8     |FDRE   |   155|
|9     |FDSE   |     6|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   550|
|2     |  inst   |POWER_CTRL |   550|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 466.871 ; gain = 307.211
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 466.871 ; gain = 268.867
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 466.871 ; gain = 307.211
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 522.863 ; gain = 324.859
# rename_ref -prefix_all POWER_CTRL_0_
# write_checkpoint -noxdef POWER_CTRL_0.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 962.656 ; gain = 439.793
# catch { report_utilization -file POWER_CTRL_0_utilization_synth.rpt -pb POWER_CTRL_0_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.400 . Memory (MB): peak = 962.656 ; gain = 0.000
# if { [catch {
#   file copy -force E:/UV/FPGA/VERIFY/vry_VivadoIp/vry_VivadoIp/vry_VivadoIp.runs/POWER_CTRL_0_synth_1/POWER_CTRL_0.dcp e:/UV/FPGA/VERIFY/vry_VivadoIp/vry_VivadoIp/vry_VivadoIp.srcs/sources_1/ip/POWER_CTRL_0/POWER_CTRL_0.dcp
# } _RESULT ] } { 
#   error "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
# }
# if { [catch {
#   write_verilog -force -mode synth_stub e:/UV/FPGA/VERIFY/vry_VivadoIp/vry_VivadoIp/vry_VivadoIp.srcs/sources_1/ip/POWER_CTRL_0/POWER_CTRL_0_stub.v
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
# }
# if { [catch {
#   write_vhdl -force -mode synth_stub e:/UV/FPGA/VERIFY/vry_VivadoIp/vry_VivadoIp/vry_VivadoIp.srcs/sources_1/ip/POWER_CTRL_0/POWER_CTRL_0_stub.vhdl
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
# }
# if { [catch {
#   write_verilog -force -mode funcsim e:/UV/FPGA/VERIFY/vry_VivadoIp/vry_VivadoIp/vry_VivadoIp.srcs/sources_1/ip/POWER_CTRL_0/POWER_CTRL_0_funcsim.v
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
# }
# if { [catch {
#   write_vhdl -force -mode funcsim e:/UV/FPGA/VERIFY/vry_VivadoIp/vry_VivadoIp/vry_VivadoIp.srcs/sources_1/ip/POWER_CTRL_0/POWER_CTRL_0_funcsim.vhdl
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
# }
INFO: [Common 17-206] Exiting Vivado at Thu Aug 06 18:20:52 2020...
