; BTOR description generated by firrtl 1.5-SNAPSHOT for module Inverter.
1 sort bitvec 1
2 input 1 reset
3 input 1 in
4 input 1 hold
5 state 1 delay ; @[Inverter.scala 15:17]
6 zero 1
7 eq 1 4 6 ; @[Inverter.scala 16:7]
8 zero 1
9 eq 1 3 8 ; @[Inverter.scala 17:13]
10 ite 1 7 9 5 ; @[Inverter.scala 16:14 17:10 15:17]
11 output 5 ; out @[Inverter.scala 19:6]
; delay.next
12 next 1 5 10
