// Seed: 1838021485
module module_0 (
    input tri id_0
);
  initial begin : LABEL_0
    id_2 <= 1;
  end
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    output supply1 id_2,
    input uwire id_3,
    output tri id_4,
    input tri id_5,
    output tri0 id_6
);
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  assign id_1 = 1'b0;
  wire id_2;
  assign module_3.id_0 = 0;
  wire id_3;
endmodule
module module_3 (
    output supply1 id_0
);
  supply0 id_2 = 1;
  module_2 modCall_1 (id_2);
  wire id_3;
endmodule
