

================================================================
== Vitis HLS Report for 'run'
================================================================
* Date:           Wed Sep 21 00:46:55 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|      148|  20.000 ns|  2.960 us|    2|  149|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+----------+
        |                             |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |           Instance          |      Module      |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_runTestAfterInit_fu_122  |runTestAfterInit  |      145|      145|  2.900 us|  2.900 us|    8|    8|  dataflow|
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     79|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|    -|    6335|   7424|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     79|    -|
|Register         |        -|    -|     156|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|    6491|   7582|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|       6|     14|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------+---------+----+------+------+-----+
    |           Instance          |      Module      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------+------------------+---------+----+------+------+-----+
    |control_s_axi_U              |control_s_axi     |        0|   0|   378|   445|    0|
    |gmem_m_axi_U                 |gmem_m_axi        |        0|   0|  1087|  1790|    0|
    |grp_runTestAfterInit_fu_122  |runTestAfterInit  |        8|   0|  4870|  5189|    0|
    +-----------------------------+------------------+---------+----+------+------+-----+
    |Total                        |                  |        8|   0|  6335|  7424|    0|
    +-----------------------------+------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |outcomeInRam_fu_159_p2                          |         +|   0|  0|  71|          64|          15|
    |grp_runTestAfterInit_fu_122_toScheduler_TREADY  |       and|   0|  0|   2|           1|           1|
    |ap_block_state1                                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_runTestAfterInit_fu_122_ap_done     |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_runTestAfterInit_fu_122_ap_ready    |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                           |          |   0|  0|  79|          68|          19|
    +------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  25|          5|    1|          5|
    |ap_done       |   9|          2|    1|          2|
    |gmem_ARVALID  |   9|          2|    1|          2|
    |gmem_AWVALID  |   9|          2|    1|          2|
    |gmem_BREADY   |   9|          2|    1|          2|
    |gmem_RREADY   |   9|          2|    1|          2|
    |gmem_WVALID   |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         |  79|         17|    7|         17|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   4|   0|    4|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_rst_n_inv                                      |   1|   0|    1|          0|
    |ap_rst_reg_1                                      |   1|   0|    1|          0|
    |ap_rst_reg_2                                      |   1|   0|    1|          0|
    |ap_sync_reg_grp_runTestAfterInit_fu_122_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_runTestAfterInit_fu_122_ap_ready  |   1|   0|    1|          0|
    |contr_taskId_V_reg_180                            |  16|   0|   16|          0|
    |fsmstate                                          |   1|   0|    1|          0|
    |grp_runTestAfterInit_fu_122_ap_start_reg          |   1|   0|    1|          0|
    |outcomeInRam_reg_185                              |  64|   0|   64|          0|
    |sharedMem_read_reg_175                            |  64|   0|   64|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 156|   0|  156|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|   19|          s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|   19|          s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_chain|           run|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|           run|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|           run|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  256|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  256|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
|toScheduler_TDATA      |  out|    8|           axis|   toScheduler|       pointer|
|toScheduler_TVALID     |  out|    1|           axis|   toScheduler|       pointer|
|toScheduler_TREADY     |   in|    1|           axis|   toScheduler|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln349 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 5 'spectopmodule' 'spectopmodule_ln349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln349 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 6 'specinterface' 'specinterface_ln349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem, void @empty_15, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_11, void @empty_1, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %contr"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contr, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_8, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contr, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %trainedRegions, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_8, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %trainedRegions, void @empty_12, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %trainedRegions, i64 666, i64 207, i64 1"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %trainedRegions"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %realTaskId, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_8, void @empty_17, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %realTaskId, void @empty_12, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %realTaskId, i64 666, i64 207, i64 1"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %realTaskId"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %n_regions_in, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_8, void @empty, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %n_regions_in, void @empty_12, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %n_regions_in, i64 666, i64 207, i64 1"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %n_regions_in"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sharedMem, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_8, void @empty_16, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_5, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sharedMem, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_5, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %toScheduler, void @empty_3, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %toScheduler"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_8, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%sharedMem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %sharedMem"   --->   Operation 29 'read' 'sharedMem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%contr_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %contr"   --->   Operation 30 'read' 'contr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%contr_taskId_V = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %contr_read, i32 16, i32 31"   --->   Operation 31 'partselect' 'contr_taskId_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specreset_ln361 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data, i64 1, void @empty_0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 32 'specreset' 'specreset_ln361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specreset_ln361 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1, i64 1, void @empty_0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 33 'specreset' 'specreset_ln361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specreset_ln361 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2, i64 1, void @empty_0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 34 'specreset' 'specreset_ln361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specreset_ln361 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3, i64 1, void @empty_0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 35 'specreset' 'specreset_ln361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specreset_ln361 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4, i64 1, void @empty_0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 36 'specreset' 'specreset_ln361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specreset_ln361 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5, i64 1, void @empty_0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 37 'specreset' 'specreset_ln361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specreset_ln361 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6, i64 1, void @empty_0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 38 'specreset' 'specreset_ln361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specreset_ln361 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7, i64 1, void @empty_0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 39 'specreset' 'specreset_ln361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (3.52ns)   --->   "%outcomeInRam = add i64 %sharedMem_read, i64 16384" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 40 'add' 'outcomeInRam' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%fsmstate_load = load i1 %fsmstate" [detector_solid/abs_solid_detector.cpp:372]   --->   Operation 41 'load' 'fsmstate_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln372 = br i1 %fsmstate_load, void %for.end, void %if.then5" [detector_solid/abs_solid_detector.cpp:372]   --->   Operation 42 'br' 'br_ln372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln380 = store i1 1, i1 %fsmstate" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 43 'store' 'store_ln380' <Predicate = (!fsmstate_load)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln382 = br void %if.end6" [detector_solid/abs_solid_detector.cpp:382]   --->   Operation 44 'br' 'br_ln382' <Predicate = (!fsmstate_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 45 [2/2] (14.6ns)   --->   "%call_ln383 = call void @runTestAfterInit, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V, i64 %outcomeInRam, i8 %toScheduler, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data" [detector_solid/abs_solid_detector.cpp:383]   --->   Operation 45 'call' 'call_ln383' <Predicate = true> <Delay = 14.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln383 = call void @runTestAfterInit, i256 %gmem, i64 %sharedMem_read, i16 %contr_taskId_V, i64 %outcomeInRam, i8 %toScheduler, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data" [detector_solid/abs_solid_detector.cpp:383]   --->   Operation 46 'call' 'call_ln383' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end6"   --->   Operation 47 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln385 = ret" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 48 'ret' 'ret_ln385' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ contr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trainedRegions]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ realTaskId]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ n_regions_in]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ sharedMem]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ toScheduler]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fsmstate]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln349 (spectopmodule) [ 00000]
specinterface_ln349 (specinterface) [ 00000]
specinterface_ln0   (specinterface) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
specinterface_ln0   (specinterface) [ 00000]
specinterface_ln0   (specinterface) [ 00000]
specinterface_ln0   (specinterface) [ 00000]
specinterface_ln0   (specinterface) [ 00000]
specmemcore_ln0     (specmemcore  ) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
specinterface_ln0   (specinterface) [ 00000]
specinterface_ln0   (specinterface) [ 00000]
specmemcore_ln0     (specmemcore  ) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
specinterface_ln0   (specinterface) [ 00000]
specinterface_ln0   (specinterface) [ 00000]
specmemcore_ln0     (specmemcore  ) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
specinterface_ln0   (specinterface) [ 00000]
specinterface_ln0   (specinterface) [ 00000]
specinterface_ln0   (specinterface) [ 00000]
specbitsmap_ln0     (specbitsmap  ) [ 00000]
specinterface_ln0   (specinterface) [ 00000]
sharedMem_read      (read         ) [ 00110]
contr_read          (read         ) [ 00000]
contr_taskId_V      (partselect   ) [ 00110]
specreset_ln361     (specreset    ) [ 00000]
specreset_ln361     (specreset    ) [ 00000]
specreset_ln361     (specreset    ) [ 00000]
specreset_ln361     (specreset    ) [ 00000]
specreset_ln361     (specreset    ) [ 00000]
specreset_ln361     (specreset    ) [ 00000]
specreset_ln361     (specreset    ) [ 00000]
specreset_ln361     (specreset    ) [ 00000]
outcomeInRam        (add          ) [ 00110]
fsmstate_load       (load         ) [ 01000]
br_ln372            (br           ) [ 00000]
store_ln380         (store        ) [ 00000]
br_ln382            (br           ) [ 00000]
call_ln383          (call         ) [ 00000]
br_ln0              (br           ) [ 00000]
ret_ln385           (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="contr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="contr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="trainedRegions">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="trainedRegions"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="realTaskId">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="realTaskId"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n_regions_in">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_regions_in"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sharedMem">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sharedMem"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="toScheduler">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="toScheduler"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fsmstate">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fsmstate"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runTestAfterInit"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="sharedMem_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sharedMem_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="contr_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="contr_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_runTestAfterInit_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="256" slack="0"/>
<pin id="125" dir="0" index="2" bw="64" slack="1"/>
<pin id="126" dir="0" index="3" bw="16" slack="1"/>
<pin id="127" dir="0" index="4" bw="64" slack="1"/>
<pin id="128" dir="0" index="5" bw="8" slack="0"/>
<pin id="129" dir="0" index="6" bw="32" slack="0"/>
<pin id="130" dir="0" index="7" bw="32" slack="0"/>
<pin id="131" dir="0" index="8" bw="32" slack="0"/>
<pin id="132" dir="0" index="9" bw="32" slack="0"/>
<pin id="133" dir="0" index="10" bw="32" slack="0"/>
<pin id="134" dir="0" index="11" bw="32" slack="0"/>
<pin id="135" dir="0" index="12" bw="32" slack="0"/>
<pin id="136" dir="0" index="13" bw="32" slack="0"/>
<pin id="137" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln383/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="contr_taskId_V_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="0" index="2" bw="6" slack="0"/>
<pin id="153" dir="0" index="3" bw="6" slack="0"/>
<pin id="154" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="contr_taskId_V/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="outcomeInRam_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="16" slack="0"/>
<pin id="162" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outcomeInRam/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="fsmstate_load_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fsmstate_load/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln380_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln380/1 "/>
</bind>
</comp>

<comp id="175" class="1005" name="sharedMem_read_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="1"/>
<pin id="177" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sharedMem_read "/>
</bind>
</comp>

<comp id="180" class="1005" name="contr_taskId_V_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="1"/>
<pin id="182" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="contr_taskId_V "/>
</bind>
</comp>

<comp id="185" class="1005" name="outcomeInRam_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="1"/>
<pin id="187" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outcomeInRam "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="94" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="96" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="138"><net_src comp="108" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="122" pin=5"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="122" pin=6"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="122" pin=7"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="122" pin=8"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="122" pin=9"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="122" pin=10"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="122" pin=11"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="122" pin=12"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="122" pin=13"/></net>

<net id="155"><net_src comp="98" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="116" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="157"><net_src comp="54" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="158"><net_src comp="100" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="163"><net_src comp="110" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="104" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="106" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="110" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="183"><net_src comp="149" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="122" pin=3"/></net>

<net id="188"><net_src comp="159" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="122" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 3 }
	Port: toScheduler | {2 3 }
	Port: fsmstate | {1 }
	Port: run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7 | {2 3 }
	Port: run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6 | {2 3 }
	Port: run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5 | {2 3 }
	Port: run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4 | {2 3 }
	Port: run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3 | {2 3 }
	Port: run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2 | {2 3 }
	Port: run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1 | {2 3 }
	Port: run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data | {2 3 }
 - Input state : 
	Port: run : gmem | {2 3 }
	Port: run : contr | {1 }
	Port: run : sharedMem | {1 }
	Port: run : fsmstate | {1 }
	Port: run : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7 | {2 3 }
	Port: run : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6 | {2 3 }
	Port: run : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5 | {2 3 }
	Port: run : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4 | {2 3 }
	Port: run : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3 | {2 3 }
	Port: run : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2 | {2 3 }
	Port: run : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1 | {2 3 }
	Port: run : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data | {2 3 }
  - Chain level:
	State 1
		br_ln372 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   call   | grp_runTestAfterInit_fu_122 | 21.9738 |   2461  |   1285  |
|----------|-----------------------------|---------|---------|---------|
|    add   |     outcomeInRam_fu_159     |    0    |    0    |    71   |
|----------|-----------------------------|---------|---------|---------|
|   read   |  sharedMem_read_read_fu_110 |    0    |    0    |    0    |
|          |    contr_read_read_fu_116   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|    contr_taskId_V_fu_149    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             | 21.9738 |   2461  |   1356  |
|----------|-----------------------------|---------|---------|---------|

Memories:
+-------------------------------------------------------------+--------+--------+--------+--------+
|                                                             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------------------------------------------------------+--------+--------+--------+--------+
| run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data |    1   |   128  |   48   |    0   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1|    1   |   128  |   48   |    0   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2|    1   |   128  |   48   |    0   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3|    1   |   128  |   48   |    0   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4|    1   |   128  |   48   |    0   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5|    1   |   128  |   48   |    0   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6|    1   |   128  |   48   |    0   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7|    1   |   128  |   48   |    0   |
+-------------------------------------------------------------+--------+--------+--------+--------+
|                            Total                            |    8   |  1024  |   384  |    0   |
+-------------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|contr_taskId_V_reg_180|   16   |
| outcomeInRam_reg_185 |   64   |
|sharedMem_read_reg_175|   64   |
+----------------------+--------+
|         Total        |   144  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   21   |  2461  |  1356  |    -   |
|   Memory  |    8   |    -   |  1024  |   384  |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   144  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   21   |  3629  |  1740  |    0   |
+-----------+--------+--------+--------+--------+--------+
