#FIG 3.2  Produced by xfig version 3.2.5b
Landscape
Center
Metric
A4      
100.00
Single
-2
1200 2
6 0 0 540 675
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/flashfritz.png
	 0 0 540 0 540 540 0 540 0 0
4 1 0 50 -1 16 8 0.0000 4 90 345 270 675 CHDL\001
-6
6 720 0 1710 855
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/spice_file.png
	 990 0 1440 0 1440 540 990 540 990 0
4 1 0 50 -1 16 8 0.0000 4 105 945 1215 675 Processor Model\001
4 1 0 50 -1 16 8 0.0000 4 120 795 1215 840 (Spice Netlist)\001
-6
6 1845 90 2385 675
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/spice.png
	 1845 90 2385 90 2385 450 1845 450 1845 90
4 1 0 50 -1 16 8 0.0000 4 90 390 2115 675 SPICE\001
-6
6 2475 0 2925 675
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/results.png
	 2475 0 2925 0 2925 540 2475 540 2475 0
4 1 0 50 -1 16 8 0.0000 4 105 405 2700 675 Results\001
-6
6 3015 0 3555 675
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/concorde.png
	 3015 0 3555 0 3555 540 3015 540 3015 0
4 1 0 50 -1 16 8 0.0000 4 90 240 3285 675 SST\001
-6
6 3645 0 4365 675
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/dimm.png
	 3780 0 4230 0 4230 540 3780 540 3780 0
4 1 0 50 -1 16 8 0.0000 4 105 675 4005 675 DRAMSim II\001
-6
6 4590 0 5130 585
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/stack.png
	 4590 0 5130 0 5130 405 4590 405 4590 0
4 1 0 50 -1 16 8 0.0000 4 105 495 4860 585 VaultSim\001
-6
6 5265 0 5805 675
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/heckert_gnu.small.png
	 5265 0 5805 0 5805 540 5265 540 5265 0
4 1 0 50 -1 16 8 0.0000 4 105 270 5535 675 make\001
-6
6 0 990 540 1665
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/gccegg-65.png
	 0 990 540 990 540 1530 0 1530 0 990
4 1 0 50 -1 16 8 0.0000 4 90 240 270 1665 G++\001
-6
6 900 990 1485 1665
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/veripool_small.png
	 900 990 1485 990 1485 1530 900 1530 900 990
4 1 0 50 -1 16 8 0.0000 4 105 480 1170 1665 Verilator\001
-6
6 1800 990 2385 1710
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/icarusLogo.png
	 1800 990 2385 990 2385 1530 1800 1530 1800 990
4 1 0 50 -1 16 8 0.0000 4 120 420 2115 1665 iverilog\001
-6
6 2430 990 3060 1665
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/harmonica.png
	 2430 990 3015 990 3015 1530 2430 1530 2430 990
4 1 0 50 -1 16 8 0.0000 4 105 585 2745 1665 Harmonica\001
-6
6 3150 990 3690 1665
4 1 0 50 -1 16 8 0.0000 4 105 435 3420 1665 MacSim\001
4 1 0 50 -1 0 36 0.0000 4 420 540 3420 1440 M\001
-6
6 3735 990 4275 1710
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/gtkwave.png
	 3735 990 4275 990 4275 1530 3735 1530 3735 990
4 1 0 50 -1 16 8 0.0000 4 120 465 4005 1665 gtkwave\001
-6
6 4410 990 5760 1845
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/verilog.png
	 4860 990 5310 990 5310 1530 4860 1530 4860 990
4 1 0 50 -1 16 8 0.0000 4 105 945 5085 1665 Processor Model\001
4 1 0 50 -1 16 8 0.0000 4 120 1305 5085 1830 (Synthesizable Verilog)\001
-6
6 0 1935 540 2655
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/q2.png
	 0 1935 540 1935 540 2475 0 2475 0 1935
4 1 0 50 -1 16 8 0.0000 4 135 510 270 2610 Quartus II\001
-6
6 765 1890 1485 2745
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/cuda_file.png
	 900 1890 1350 1890 1350 2430 900 2430 900 1890
4 1 0 50 -1 16 8 0.0000 4 105 660 1125 2565 GPU Kernel\001
4 1 0 50 -1 16 8 0.0000 4 105 450 1125 2730 (CUDA)\001
-6
6 1620 1890 2700 2745
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/harp_asm.png
	 1935 1890 2385 1890 2385 2430 1935 2430 1935 1890
4 1 0 50 -1 16 8 0.0000 4 105 660 2160 2565 GPU Kernel\001
4 1 0 50 -1 16 8 0.0000 4 120 1005 2160 2730 (HARP Assembly)\001
-6
6 2880 1890 3780 2745
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/harp_asm.png
	 3105 1890 3555 1890 3555 2430 3105 2430 3105 1890
4 1 0 50 -1 16 8 0.0000 4 105 660 3330 2565 GPU Kernel\001
4 1 0 50 -1 16 8 0.0000 4 120 840 3330 2730 (HARP Binary)\001
-6
6 3870 1935 4455 2655
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/harp.png
	 3870 1935 4455 1935 4455 2475 3870 2475 3870 1935
4 1 0 50 -1 16 8 0.0000 4 120 480 4185 2610 harptool\001
-6
6 4680 1935 5220 2565
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/de3.jpg
	 4680 1935 5220 1935 5220 2385 4680 2385 4680 1935
4 1 0 50 -1 16 8 0.0000 4 90 345 4950 2565 FPGA\001
-6
6 5490 1935 6030 2790
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/vcd_file.png
	 5535 1935 5985 1935 5985 2475 5535 2475 5535 1935
4 1 0 50 -1 16 8 0.0000 4 105 540 5760 2610 waveform\001
4 1 0 50 -1 16 8 0.0000 4 120 330 5760 2775 (.vcd)\001
-6
