#-----------------------------------------------------------
# xsim v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Oct 11 00:47:26 2025
# Process ID         : 13457
# Current directory  : /home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductv2
# Command line       : xsim -source {xsim.dir/work.top_level_wrapper_tb/xsim_script.tcl}
# Log file           : /home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductv2/xsim.log
# Journal file       : /home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductv2/xsim.jou
# Running On         : arthur-nathaniel
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i3-1315U
# CPU Frequency      : 2000.020 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 8
# Host memory        : 8038 MB
# Swap memory        : 4294 MB
# Total Virtual      : 12333 MB
# Available Virtual  : 8946 MB
#-----------------------------------------------------------
start_gui
source xsim.dir/work.top_level_wrapper_tb/xsim_script.tcl
# set_param project.enableReportConfiguration 0
# load_feature core
# current_fileset
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
current_fileset: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 10252.211 ; gain = 412.062 ; free physical = 224 ; free virtual = 7592
# xsim {work.top_level_wrapper_tb} -autoloadwcfg
Time resolution is 1 ps
open_wave_config /home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductv2/work.top_level_wrapper_tb.wcfg
run all
                   0 rst_n=0 start_processing=0 write_en1=0 write_address1=0 data_in1=0 write_en2=0 write_address2=0 data_in2=0 read_en3=0 read_address3=0 data_out3=x
                  20 rst_n=1 start_processing=0 write_en1=0 write_address1=0 data_in1=0 write_en2=0 write_address2=0 data_in2=0 read_en3=0 read_address3=0 data_out3=x
                  25 rst_n=1 start_processing=0 write_en1=1 write_address1=0 data_in1=4 write_en2=1 write_address2=0 data_in2=4 read_en3=0 read_address3=0 data_out3=x
                  35 rst_n=1 start_processing=0 write_en1=0 write_address1=0 data_in1=4 write_en2=0 write_address2=0 data_in2=4 read_en3=0 read_address3=0 data_out3=x
                  45 rst_n=1 start_processing=0 write_en1=1 write_address1=1 data_in1=5 write_en2=1 write_address2=1 data_in2=5 read_en3=0 read_address3=0 data_out3=x
                  55 rst_n=1 start_processing=0 write_en1=0 write_address1=1 data_in1=5 write_en2=0 write_address2=1 data_in2=5 read_en3=0 read_address3=0 data_out3=x
                  65 rst_n=1 start_processing=0 write_en1=1 write_address1=2 data_in1=6 write_en2=1 write_address2=2 data_in2=6 read_en3=0 read_address3=0 data_out3=x
                  75 rst_n=1 start_processing=0 write_en1=0 write_address1=2 data_in1=6 write_en2=0 write_address2=2 data_in2=6 read_en3=0 read_address3=0 data_out3=x
                  85 rst_n=1 start_processing=0 write_en1=1 write_address1=3 data_in1=7 write_en2=1 write_address2=3 data_in2=7 read_en3=0 read_address3=0 data_out3=x
                  95 rst_n=1 start_processing=0 write_en1=0 write_address1=3 data_in1=7 write_en2=0 write_address2=3 data_in2=7 read_en3=0 read_address3=0 data_out3=x
                 105 rst_n=1 start_processing=0 write_en1=1 write_address1=4 data_in1=8 write_en2=1 write_address2=4 data_in2=8 read_en3=0 read_address3=0 data_out3=x
                 115 rst_n=1 start_processing=0 write_en1=0 write_address1=4 data_in1=8 write_en2=0 write_address2=4 data_in2=8 read_en3=0 read_address3=0 data_out3=x
                 125 rst_n=1 start_processing=0 write_en1=1 write_address1=5 data_in1=9 write_en2=1 write_address2=5 data_in2=9 read_en3=0 read_address3=0 data_out3=x
                 135 rst_n=1 start_processing=0 write_en1=0 write_address1=5 data_in1=9 write_en2=0 write_address2=5 data_in2=9 read_en3=0 read_address3=0 data_out3=x
                 145 rst_n=1 start_processing=0 write_en1=1 write_address1=6 data_in1=10 write_en2=1 write_address2=6 data_in2=10 read_en3=0 read_address3=0 data_out3=x
                 155 rst_n=1 start_processing=0 write_en1=0 write_address1=6 data_in1=10 write_en2=0 write_address2=6 data_in2=10 read_en3=0 read_address3=0 data_out3=x
                 165 rst_n=1 start_processing=0 write_en1=1 write_address1=7 data_in1=11 write_en2=1 write_address2=7 data_in2=11 read_en3=0 read_address3=0 data_out3=x
                 175 rst_n=1 start_processing=0 write_en1=0 write_address1=7 data_in1=11 write_en2=0 write_address2=7 data_in2=11 read_en3=0 read_address3=0 data_out3=x
                 185 rst_n=1 start_processing=0 write_en1=1 write_address1=8 data_in1=12 write_en2=1 write_address2=8 data_in2=12 read_en3=0 read_address3=0 data_out3=x
                 195 rst_n=1 start_processing=0 write_en1=0 write_address1=8 data_in1=12 write_en2=0 write_address2=8 data_in2=12 read_en3=0 read_address3=0 data_out3=x
                 205 rst_n=1 start_processing=0 write_en1=1 write_address1=9 data_in1=13 write_en2=1 write_address2=9 data_in2=13 read_en3=0 read_address3=0 data_out3=x
                 215 rst_n=1 start_processing=0 write_en1=0 write_address1=9 data_in1=13 write_en2=0 write_address2=9 data_in2=13 read_en3=0 read_address3=0 data_out3=x
                 225 rst_n=1 start_processing=0 write_en1=1 write_address1=10 data_in1=14 write_en2=1 write_address2=10 data_in2=14 read_en3=0 read_address3=0 data_out3=x
                 235 rst_n=1 start_processing=0 write_en1=0 write_address1=10 data_in1=14 write_en2=0 write_address2=10 data_in2=14 read_en3=0 read_address3=0 data_out3=x
                 245 rst_n=1 start_processing=0 write_en1=1 write_address1=11 data_in1=15 write_en2=1 write_address2=11 data_in2=15 read_en3=0 read_address3=0 data_out3=x
                 255 rst_n=1 start_processing=0 write_en1=0 write_address1=11 data_in1=15 write_en2=0 write_address2=11 data_in2=15 read_en3=0 read_address3=0 data_out3=x
                 275 rst_n=1 start_processing=1 write_en1=0 write_address1=11 data_in1=15 write_en2=0 write_address2=11 data_in2=15 read_en3=0 read_address3=0 data_out3=x
                 315 rst_n=1 start_processing=1 write_en1=0 write_address1=11 data_in1=15 write_en2=0 write_address2=11 data_in2=15 read_en3=1 read_address3=0 data_out3=x
Time=325000 PASS
                 325 rst_n=1 start_processing=1 write_en1=0 write_address1=11 data_in1=15 write_en2=0 write_address2=11 data_in2=15 read_en3=0 read_address3=0 data_out3=x
                 355 rst_n=1 start_processing=1 write_en1=0 write_address1=11 data_in1=15 write_en2=0 write_address2=11 data_in2=15 read_en3=1 read_address3=1 data_out3=x
Time=365000 PASS
                 365 rst_n=1 start_processing=1 write_en1=0 write_address1=11 data_in1=15 write_en2=0 write_address2=11 data_in2=15 read_en3=0 read_address3=1 data_out3=x
                 395 rst_n=1 start_processing=1 write_en1=0 write_address1=11 data_in1=15 write_en2=0 write_address2=11 data_in2=15 read_en3=1 read_address3=2 data_out3=x
Time=405000 PASS
                 405 rst_n=1 start_processing=1 write_en1=0 write_address1=11 data_in1=15 write_en2=0 write_address2=11 data_in2=15 read_en3=0 read_address3=2 data_out3=x
                 435 rst_n=1 start_processing=1 write_en1=0 write_address1=11 data_in1=15 write_en2=0 write_address2=11 data_in2=15 read_en3=1 read_address3=3 data_out3=x
Time=445000 PASS
                 445 rst_n=1 start_processing=1 write_en1=0 write_address1=11 data_in1=15 write_en2=0 write_address2=11 data_in2=15 read_en3=0 read_address3=3 data_out3=x
                 475 rst_n=1 start_processing=1 write_en1=0 write_address1=11 data_in1=15 write_en2=0 write_address2=11 data_in2=15 read_en3=1 read_address3=4 data_out3=x
Time=485000 PASS
                 485 rst_n=1 start_processing=1 write_en1=0 write_address1=11 data_in1=15 write_en2=0 write_address2=11 data_in2=15 read_en3=0 read_address3=4 data_out3=x
                 515 rst_n=1 start_processing=1 write_en1=0 write_address1=11 data_in1=15 write_en2=0 write_address2=11 data_in2=15 read_en3=1 read_address3=5 data_out3=x
Time=525000 PASS
                 525 rst_n=1 start_processing=1 write_en1=0 write_address1=11 data_in1=15 write_en2=0 write_address2=11 data_in2=15 read_en3=0 read_address3=5 data_out3=x
                 555 rst_n=1 start_processing=1 write_en1=0 write_address1=11 data_in1=15 write_en2=0 write_address2=11 data_in2=15 read_en3=1 read_address3=6 data_out3=x
Time=565000 PASS
                 565 rst_n=1 start_processing=1 write_en1=0 write_address1=11 data_in1=15 write_en2=0 write_address2=11 data_in2=15 read_en3=0 read_address3=6 data_out3=x
                 595 rst_n=1 start_processing=1 write_en1=0 write_address1=11 data_in1=15 write_en2=0 write_address2=11 data_in2=15 read_en3=1 read_address3=7 data_out3=x
Time=605000 PASS
                 605 rst_n=1 start_processing=1 write_en1=0 write_address1=11 data_in1=15 write_en2=0 write_address2=11 data_in2=15 read_en3=0 read_address3=7 data_out3=x
                 635 rst_n=1 start_processing=1 write_en1=0 write_address1=11 data_in1=15 write_en2=0 write_address2=11 data_in2=15 read_en3=1 read_address3=8 data_out3=x
Time=645000 PASS
                 645 rst_n=1 start_processing=1 write_en1=0 write_address1=11 data_in1=15 write_en2=0 write_address2=11 data_in2=15 read_en3=0 read_address3=8 data_out3=x
                 675 rst_n=1 start_processing=1 write_en1=0 write_address1=11 data_in1=15 write_en2=0 write_address2=11 data_in2=15 read_en3=1 read_address3=9 data_out3=x
Time=685000 PASS
                 685 rst_n=1 start_processing=1 write_en1=0 write_address1=11 data_in1=15 write_en2=0 write_address2=11 data_in2=15 read_en3=0 read_address3=9 data_out3=x
                 715 rst_n=1 start_processing=1 write_en1=0 write_address1=11 data_in1=15 write_en2=0 write_address2=11 data_in2=15 read_en3=1 read_address3=10 data_out3=x
Time=725000 PASS
                 725 rst_n=1 start_processing=1 write_en1=0 write_address1=11 data_in1=15 write_en2=0 write_address2=11 data_in2=15 read_en3=0 read_address3=10 data_out3=x
                 755 rst_n=1 start_processing=1 write_en1=0 write_address1=11 data_in1=15 write_en2=0 write_address2=11 data_in2=15 read_en3=1 read_address3=11 data_out3=x
Time=765000 PASS
                 765 rst_n=1 start_processing=1 write_en1=0 write_address1=11 data_in1=15 write_en2=0 write_address2=11 data_in2=15 read_en3=0 read_address3=11 data_out3=x
$finish called at time : 885 ns : File "/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductv2/top_level_wrapper_tb.v" Line 150
save_wave_config {/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductv2/work.top_level_wrapper_tb.wcfg}
save_wave_config {/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductv2/work.top_level_wrapper_tb.wcfg}
save_wave_config {/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductv2/work.top_level_wrapper_tb.wcfg}
save_wave_config {/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductv2/work.top_level_wrapper_tb.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting xsim at Sat Oct 11 00:51:59 2025...
