clkgen.Counter	clkgen.Counter
clkgen.Counter	clkgen.CountEq0
ReadStatusOp	StartOp
SyncStatMdcEn	ScanStatusOp
SyncStatMdcEn	Nvalid
SyncStatMdcEn	Busy
RStatStart_q1	RStatStart_q2
RStatStart_q1	ReadStatusOp
RStatStart_q2	ReadStatusOp
clkgen.MdcEn_n	MdcEn_n
LatchByte1_d2	LatchByte1_d
LatchByte0_d	LatchByte
Reset	RStat_q1
Reset	RStat_q2
Reset	RStat_q3
Reset	clkgen.Reset
Reset	Busy
Reset	BitCounter
Reset	SyncStatMdcEn
Reset	RStatStart_q1
Reset	LatchByte
Reset	InProgress
Reset	RStatStart_q2
Reset	EndBusy_d
Reset	outctrl.Reset
Reset	UpdateMIIRX_DATAReg
Reset	RStatStart
Reset	WCtrlDataStart_q2
Reset	LatchByte0_d
Reset	LatchByte1_d
Reset	WCtrlDataStart_q1
Reset	WCtrlData_q1
Reset	WCtrlData_q2
Reset	WCtrlData_q3
Reset	InProgress_q1
Reset	InProgress_q3
Reset	InProgress_q2
Reset	EndBusy
Reset	WCtrlDataStart_q
Reset	shftrg.Reset
Reset	WriteOp
Reset	WCtrlDataStart
Reset	Nvalid
Reset	ScanStat_q1
Reset	ScanStat_q2
outctrl.MdoEn	MdoEn
WCtrlDataStart_q1	WriteDataOp
WCtrlDataStart_q1	WCtrlDataStart_q2
WCtrlDataStart_q2	WriteDataOp
InProgress_q1	ScanStatusOp
InProgress_q1	InProgress_q2
InProgress_q3	EndBusy_d
InProgress_q3	Nvalid
InProgress_q3	Busy
InProgress_q2	EndBusy_d
InProgress_q2	ScanStatusOp
InProgress_q2	InProgress_q3
InProgress_q2	Nvalid
shftrg.LatchByte	shftrg.Prsd
shftrg.LatchByte	shftrg.LinkFail
Fiad	shftrg.Fiad
clkgen.MdcEn	MdcEn
outctrl.BitCounter	outctrl.MdoEn_2d
outctrl.BitCounter	outctrl.Mdo_2d
outctrl.BitCounter	outctrl.SerialEn
shftrg.Reset	shftrg.ShiftReg
shftrg.Reset	shftrg.Prsd
shftrg.Reset	shftrg.LinkFail
StartOp	InProgress
StartOp	WriteOp
outctrl.MdcEn_n	outctrl.MdoEn
outctrl.MdcEn_n	outctrl.Mdo_d
outctrl.MdcEn_n	outctrl.MdoEn_2d
outctrl.MdcEn_n	outctrl.MdoEn_d
outctrl.MdcEn_n	outctrl.Mdo
outctrl.MdcEn_n	outctrl.Mdo_2d
outctrl.Mdo	Mdo
shftrg.LinkFail	LinkFail
RStat_q1	RStat_q2
outctrl.WriteOp	outctrl.SerialEn
RStat_q3	RStatStart
outctrl.Mdo_d	outctrl.Mdo
LatchByte	shftrg.LatchByte
ShiftedBit	outctrl.ShiftedBit
Divider	clkgen.Divider
EndBusy_d	EndBusy
WCtrlData	Busy
WCtrlData	WCtrlData_q1
shftrg.ShiftReg	shftrg.ShiftReg
shftrg.ShiftReg	shftrg.Prsd
shftrg.ShiftReg	shftrg.ShiftedBit
shftrg.ShiftReg	shftrg.LinkFail
shftrg.MdcEn_n	shftrg.ShiftReg
shftrg.MdcEn_n	shftrg.Prsd
shftrg.MdcEn_n	shftrg.LinkFail
LatchByte1_d	LatchByte
clkgen.TempDivider	clkgen.CounterPreset
LatchByte0_d2	LatchByte0_d
Rgad	shftrg.Rgad
shftrg.CtrlData	shftrg.ShiftReg
shftrg.Rgad	shftrg.ShiftReg
shftrg.Rgad	shftrg.LinkFail
RStat	RStat_q1
RStat	Busy
outctrl.SerialEn	outctrl.MdoEn_2d
outctrl.SerialEn	outctrl.Mdo_2d
CtrlData	shftrg.CtrlData
shftrg.Mdi	shftrg.ShiftReg
shftrg.Mdi	shftrg.Prsd
Clk	shftrg.Clk
Clk	clkgen.Clk
Clk	outctrl.Clk
RStat_q2	RStatStart
RStat_q2	RStat_q3
clkgen.Reset	clkgen.Mdc
clkgen.Reset	clkgen.Counter
BitCounter	LatchByte1_d2
BitCounter	LatchByte0_d2
BitCounter	BitCounter
BitCounter	outctrl.BitCounter
BitCounter	EndOp
BitCounter	ByteSelect
InProgress	ScanStatusOp
InProgress	Busy
InProgress	outctrl.InProgress
InProgress	WriteOp
InProgress	InProgress_q1
InProgress	LatchByte1_d2
InProgress	LatchByte0_d2
InProgress	BitCounter
InProgress	ByteSelect
outctrl.Reset	outctrl.MdoEn
outctrl.Reset	outctrl.Mdo_d
outctrl.Reset	outctrl.MdoEn_2d
outctrl.Reset	outctrl.MdoEn_d
outctrl.Reset	outctrl.Mdo
outctrl.Reset	outctrl.Mdo_2d
RStatStart	RStatStart_q1
RStatStart	Busy
shftrg.Fiad	shftrg.ShiftReg
outctrl.NoPre	outctrl.SerialEn
EndBusy	UpdateMIIRX_DATAReg
EndBusy	RStatStart
EndBusy	Busy
EndBusy	WCtrlDataStart_q
EndBusy	WCtrlDataStart
ScanStat_q1	ScanStat_q2
ScanStatusOp	StartOp
Mdi	shftrg.Mdi
WriteOp	ByteSelect
WriteOp	shftrg.WriteOp
WriteOp	LatchByte0_d2
WriteOp	outctrl.WriteOp
WriteOp	LatchByte1_d2
NoPre	outctrl.NoPre
NoPre	ByteSelect
NoPre	BitCounter
Nvalid	Busy
outctrl.MdoEn_2d	outctrl.MdoEn_d
ScanStat_q2	Nvalid
ScanStat_q2	SyncStatMdcEn
shftrg.WriteOp	shftrg.ShiftReg
clkgen.CountEq0	clkgen.Mdc
clkgen.CountEq0	clkgen.Counter
clkgen.CountEq0	clkgen.MdcEn
clkgen.CountEq0	clkgen.MdcEn_n
shftrg.ByteSelect	shftrg.ShiftReg
shftrg.ByteSelect	shftrg.Prsd
shftrg.ByteSelect	shftrg.LinkFail
shftrg.ShiftedBit	ShiftedBit
shftrg.Prsd	Prsd
outctrl.InProgress	outctrl.MdoEn_2d
outctrl.InProgress	outctrl.SerialEn
ByteSelect	shftrg.ByteSelect
outctrl.MdoEn_d	outctrl.MdoEn
clkgen.Mdc	clkgen.Mdc
clkgen.Mdc	Mdc
clkgen.Mdc	clkgen.MdcEn
clkgen.Mdc	clkgen.MdcEn_n
EndOp	InProgress
EndOp	WriteOp
WCtrlData_q1	WCtrlData_q2
WCtrlData_q2	WCtrlDataStart
WCtrlData_q2	WCtrlData_q3
WCtrlData_q3	WCtrlDataStart
MdcEn	WCtrlDataStart_q2
MdcEn	WCtrlDataStart_q1
MdcEn	WriteOp
MdcEn	InProgress_q1
MdcEn	InProgress_q3
MdcEn	InProgress_q2
MdcEn	LatchByte0_d
MdcEn	SyncStatMdcEn
MdcEn	RStatStart_q1
MdcEn	LatchByte
MdcEn	InProgress
MdcEn	RStatStart_q2
MdcEn	LatchByte1_d
MdcEn	BitCounter
WCtrlDataStart_q	UpdateMIIRX_DATAReg
WriteDataOp	StartOp
WriteDataOp	WriteOp
outctrl.ShiftedBit	outctrl.Mdo_d
WCtrlDataStart	WCtrlDataStart_q
WCtrlDataStart	Busy
WCtrlDataStart	WCtrlDataStart_q1
MdcEn_n	shftrg.MdcEn_n
MdcEn_n	outctrl.MdcEn_n
ScanStat	ScanStat_q1
clkgen.CounterPreset	clkgen.Counter
clkgen.Divider	clkgen.TempDivider
outctrl.Mdo_2d	outctrl.Mdo_d