Library IEEE;
use ieee.std_logic_1164.all;
entity compare_12bit is 
    port(
        S, cmp, clk:  in std_logic_vector (11 downto 0); 
        outp : out std_logic
     ); 
end compare_12bit; 
architecture compare_12bit_arch of compare_12bit_arch  is 
  signal cmp_s, cmpd_s : std_logic_vector(11 downto 0);
  signal rslt_s,clk_s : std_logic;
  begin 
  
	clk_prcss: process(clk_s)
	if rising_edge(i_clk) then
	variable v_cmp : std_logic := '1' ;
	begin
		l_cmp: for i in 0 to 11 loop
		v_cmp := v_cmp and ((cmpd_s) and (cmp_s));
		end loop l_cmp;
	rslt_s<=v_cmp;
	end if;
	end process clk_prcss;
	cmp_s<=cmp;cmpd_s<=S;clk_s<=clk;
	outp<=rslt_s;
	
		
		
  
  end compare_12bit_arch;