"use strict";(self.webpackChunkSPO600=self.webpackChunkSPO600||[]).push([[7282],{3905:function(e,t,r){r.d(t,{Zo:function(){return l},kt:function(){return d}});var n=r(7294);function i(e,t,r){return t in e?Object.defineProperty(e,t,{value:r,enumerable:!0,configurable:!0,writable:!0}):e[t]=r,e}function o(e,t){var r=Object.keys(e);if(Object.getOwnPropertySymbols){var n=Object.getOwnPropertySymbols(e);t&&(n=n.filter((function(t){return Object.getOwnPropertyDescriptor(e,t).enumerable}))),r.push.apply(r,n)}return r}function a(e){for(var t=1;t<arguments.length;t++){var r=null!=arguments[t]?arguments[t]:{};t%2?o(Object(r),!0).forEach((function(t){i(e,t,r[t])})):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(r)):o(Object(r)).forEach((function(t){Object.defineProperty(e,t,Object.getOwnPropertyDescriptor(r,t))}))}return e}function s(e,t){if(null==e)return{};var r,n,i=function(e,t){if(null==e)return{};var r,n,i={},o=Object.keys(e);for(n=0;n<o.length;n++)r=o[n],t.indexOf(r)>=0||(i[r]=e[r]);return i}(e,t);if(Object.getOwnPropertySymbols){var o=Object.getOwnPropertySymbols(e);for(n=0;n<o.length;n++)r=o[n],t.indexOf(r)>=0||Object.prototype.propertyIsEnumerable.call(e,r)&&(i[r]=e[r])}return i}var c=n.createContext({}),u=function(e){var t=n.useContext(c),r=t;return e&&(r="function"==typeof e?e(t):a(a({},t),e)),r},l=function(e){var t=u(e.components);return n.createElement(c.Provider,{value:t},e.children)},p={inlineCode:"code",wrapper:function(e){var t=e.children;return n.createElement(n.Fragment,{},t)}},m=n.forwardRef((function(e,t){var r=e.components,i=e.mdxType,o=e.originalType,c=e.parentName,l=s(e,["components","mdxType","originalType","parentName"]),m=u(r),d=i,g=m["".concat(c,".").concat(d)]||m[d]||p[d]||o;return r?n.createElement(g,a(a({ref:t},l),{},{components:r})):n.createElement(g,a({ref:t},l))}));function d(e,t){var r=arguments,i=t&&t.mdxType;if("string"==typeof e||i){var o=r.length,a=new Array(o);a[0]=m;var s={};for(var c in t)hasOwnProperty.call(t,c)&&(s[c]=t[c]);s.originalType=e,s.mdxType="string"==typeof e?e:i,a[1]=s;for(var u=2;u<o;u++)a[u]=r[u];return n.createElement.apply(null,a)}return n.createElement.apply(null,r)}m.displayName="MDXCreateElement"},7561:function(e,t,r){r.r(t),r.d(t,{assets:function(){return c},contentTitle:function(){return a},default:function(){return p},frontMatter:function(){return o},metadata:function(){return s},toc:function(){return u}});var n=r(3117),i=(r(7294),r(3905));const o={id:"register",title:"Register",sidebar_position:26,description:"Register"},a="Register",s={unversionedId:"E-ComputerArchitecture/register",id:"E-ComputerArchitecture/register",title:"Register",description:"Register",source:"@site/docs/E-ComputerArchitecture/register.md",sourceDirName:"E-ComputerArchitecture",slug:"/E-ComputerArchitecture/register",permalink:"/SPO600/E-ComputerArchitecture/register",draft:!1,editUrl:"https://github.com/Seneca-ICTOER/SPO600/tree/main/docs/E-ComputerArchitecture/register.md",tags:[],version:"current",sidebarPosition:26,frontMatter:{id:"register",title:"Register",sidebar_position:26,description:"Register"},sidebar:"courseNotesSidebar",previous:{title:"Portable",permalink:"/SPO600/E-ComputerArchitecture/portable"},next:{title:"Signed",permalink:"/SPO600/E-ComputerArchitecture/signed"}},c={},u=[{value:"Common Types of CPU Registers",id:"common-types-of-cpu-registers",level:2},{value:"General-purpose registers",id:"general-purpose-registers",level:3},{value:"Accumulator",id:"accumulator",level:3},{value:"Index Register",id:"index-register",level:3},{value:"Status Register",id:"status-register",level:3},{value:"Control Registers",id:"control-registers",level:3},{value:"Stack Pointer",id:"stack-pointer",level:3},{value:"Program Counter",id:"program-counter",level:3},{value:"Other Uses of the Term &quot;Register&quot;",id:"other-uses-of-the-term-register",level:2},{value:"References",id:"references",level:2}],l={toc:u};function p(e){let{components:t,...r}=e;return(0,i.kt)("wrapper",(0,n.Z)({},l,r,{components:t,mdxType:"MDXLayout"}),(0,i.kt)("h1",{id:"register"},"Register"),(0,i.kt)("p",null,"A register is a high-speed memory location within a CPU."),(0,i.kt)("h2",{id:"common-types-of-cpu-registers"},"Common Types of CPU Registers"),(0,i.kt)("p",null,"Various types of registers are used in combination in computer architecture. The set of all registers present in a processor is called the Register Set or Register File."),(0,i.kt)("p",null,"The types of registers present will vary by processor family, but in general consist of some combination of:"),(0,i.kt)("h3",{id:"general-purpose-registers"},"General-purpose registers"),(0,i.kt)("p",null,"Used to temporarily store values. Most modern architectures have several dozen general-purpose registers."),(0,i.kt)("h3",{id:"accumulator"},"Accumulator"),(0,i.kt)("p",null,"A special designation of general-purpose register, used to hold the results of mathematical operations (originally add/subtracts, but now any numerical operation)."),(0,i.kt)("h3",{id:"index-register"},"Index Register"),(0,i.kt)("p",null,"A special designation of general-purpose register, used to hold an index (offset) into an array or memory space. The x86_64 Source Index (SI) and Destination Index (DI) registers are examples of this. Similarly, the ",(0,i.kt)("a",{parentName:"p",href:"/SPO600/G-6502/6502"},"6502")," Y and X registers are Index registers."),(0,i.kt)("h3",{id:"status-register"},"Status Register"),(0,i.kt)("p",null,"A ",(0,i.kt)("em",{parentName:"p"},"status register")," (or ",(0,i.kt)("em",{parentName:"p"},"Flag register"),", or ",(0,i.kt)("em",{parentName:"p"},"Condition code register"),") contains ",(0,i.kt)("a",{parentName:"p",href:"/SPO600/E-ComputerArchitecture/flags"},"flag")," ",(0,i.kt)("a",{parentName:"p",href:"/SPO600/E-ComputerArchitecture/word#bit"},"bits"),', which are set/cleared/tested either explicitly (by instructions) or implicitly (as the result of other operations). For example, the ARM AArch32 "Z" flag is set ("1") if an operation has a zero result, and cleared ("0") if an operation has a non-zero result. This flag is one bit within the Application Processor Status Register (APSR).'),(0,i.kt)("h3",{id:"control-registers"},"Control Registers"),(0,i.kt)("p",null,(0,i.kt)("em",{parentName:"p"},"Control registers")," contain control ",(0,i.kt)("a",{parentName:"p",href:"/SPO600/E-ComputerArchitecture/flags"},"flags")," which alter some aspect of the operation of the processor, such as enabling binary coded decimal (",(0,i.kt)("a",{parentName:"p",href:"/SPO600/E-ComputerArchitecture/bcd"},"BCD"),") math or toggling ",(0,i.kt)("a",{parentName:"p",href:"/SPO600/E-ComputerArchitecture/endian"},"little-endian/big-endian")," mode."),(0,i.kt)("h3",{id:"stack-pointer"},"Stack Pointer"),(0,i.kt)("p",null,"A ",(0,i.kt)("em",{parentName:"p"},"stack pointer")," is a register used for indirect access to the ",(0,i.kt)("em",{parentName:"p"},"stack"),", and is automatically incremented or decremented on each access."),(0,i.kt)("h3",{id:"program-counter"},"Program Counter"),(0,i.kt)("p",null,"The ",(0,i.kt)("em",{parentName:"p"},"program counter")," or ",(0,i.kt)("em",{parentName:"p"},"instruction pointer")," keeps track of the address of the currently-executing instruction."),(0,i.kt)("p",null,"A jump is performed by writing the destination address to the program counter."),(0,i.kt)("p",null,"A subroutine (function) call is performed by pushing the program counter onto the ",(0,i.kt)("a",{parentName:"p",href:"/SPO600/E-ComputerArchitecture/stack"},"stack")," or saving it in a designated ",(0,i.kt)("em",{parentName:"p"},"Link Register")," and then writing the subroutine address to the program counter. Upon completion of the subroutine, the return address is popped from the stack or retrieved from the Link Register and written to the program counter."),(0,i.kt)("p",null,"Relative ",(0,i.kt)("a",{parentName:"p",href:"/SPO600/E-ComputerArchitecture/addressing-mode"},"addressing modes")," add a signed value to the program counter to calculate the effective address."),(0,i.kt)("h2",{id:"other-uses-of-the-term-register"},'Other Uses of the Term "Register"'),(0,i.kt)("p",null,"The term ",(0,i.kt)("em",{parentName:"p"},"register")," may also be used to refer to an IO port or a memory address within a memory-mapped input/output device, used to set/read device status and parameters or send/receive small amounts of data."),(0,i.kt)("h2",{id:"references"},"References"),(0,i.kt)("ul",null,(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("a",{parentName:"li",href:"/SPO600/G-6502/6502#registers"},"6502 Registers")),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("a",{parentName:"li",href:"/SPO600/F-AssemblyLanguage/aarch64-register-and-instruction-quick-start"},"AArch64 Register and Instruction Quick Start")),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("a",{parentName:"li",href:"/SPO600/F-AssemblyLanguage/x86-64-register-and-instruction-quick-start"},"x86_64 Register and Instruction Quick Start"))))}p.isMDXComponent=!0}}]);