

================================================================
== Vivado HLS Report for 'MAT_Multiply'
================================================================
* Date:           Sat Sep 26 21:18:15 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        parta
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.86|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  9030402|    2|  9030403|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                 |      Latency      |   Iteration   |  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- Loop 1         |    10200|    10200|            102|          -|          -|   100|    no    |
        | + Loop 1.1      |      100|      100|              1|          -|          -|   100|    no    |
        |- Loop 2         |  2020200|  9020200| 20202 ~ 90202 |          -|          -|   100|    no    |
        | + Loop 2.1      |    20200|    90200|   202 ~ 902   |          -|          -|   100|    no    |
        |  ++ Loop 2.1.1  |      200|      900|     2 ~ 9     |          -|          -|   100|    no    |
        +-----------------+---------+---------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    195|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    145|
|Register         |        -|      -|     282|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     282|    340|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+-------+---+----+
    |             Instance             |             Module            | BRAM_18K| DSP48E| FF| LUT|
    +----------------------------------+-------------------------------+---------+-------+---+----+
    |MAT_Multiply_mul_32s_32s_32_6_U0  |MAT_Multiply_mul_32s_32s_32_6  |        0|      4|  0|   0|
    +----------------------------------+-------------------------------+---------+-------+---+----+
    |Total                             |                               |        0|      4|  0|   0|
    +----------------------------------+-------------------------------+---------+-------+---+----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_243_p2        |     +    |      0|  0|   7|           7|           1|
    |i_3_fu_292_p2        |     +    |      0|  0|   7|           7|           1|
    |j_2_fu_255_p2        |     +    |      0|  0|   7|           7|           1|
    |j_3_fu_313_p2        |     +    |      0|  0|   7|           7|           1|
    |k_1_fu_349_p2        |     +    |      0|  0|   7|           7|           1|
    |next_mul1_fu_276_p2  |     +    |      0|  0|  14|          14|           7|
    |next_mul2_fu_370_p2  |     +    |      0|  0|  14|          14|           7|
    |next_mul_fu_231_p2   |     +    |      0|  0|  14|          14|           7|
    |p_addr1_fu_380_p2    |     +    |      0|  0|  14|          14|          14|
    |p_addr4_fu_391_p2    |     +    |      0|  0|  14|          14|          14|
    |p_addr8_fu_328_p2    |     +    |      0|  0|  14|          14|          14|
    |p_addr_fu_265_p2     |     +    |      0|  0|  14|          14|          14|
    |tmp_7_fu_405_p2      |     +    |      0|  0|  32|          32|          32|
    |ap_sig_bdd_70        |    and   |      0|  0|   1|           1|           1|
    |or_cond5_fu_365_p2   |    and   |      0|  0|   1|           1|           1|
    |tmp1_fu_360_p2       |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_307_p2  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond2_fu_286_p2  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond3_fu_249_p2  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond4_fu_237_p2  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond_fu_343_p2   |   icmp   |      0|  0|   3|           7|           6|
    |tmp_2_fu_298_p2      |   icmp   |      0|  0|   3|           8|           8|
    |tmp_8_fu_319_p2      |   icmp   |      0|  0|   3|           8|           8|
    |tmp_fu_225_p2        |   icmp   |      0|  0|   3|           8|           8|
    |tmp_s_fu_355_p2      |   icmp   |      0|  0|   3|           8|           8|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 195|         235|         179|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |C_address0        |  14|          3|   14|         42|
    |C_d0              |  32|          3|   32|         96|
    |ap_NS_fsm         |   6|         15|    1|         15|
    |i_1_reg_168       |   7|          2|    7|         14|
    |i_reg_134         |   7|          2|    7|         14|
    |j_1_reg_191       |   7|          2|    7|         14|
    |j_reg_157         |   7|          2|    7|         14|
    |k_reg_202         |   7|          2|    7|         14|
    |mC                |   8|          3|    8|         24|
    |nC                |   8|          3|    8|         24|
    |phi_mul1_reg_179  |  14|          2|   14|         28|
    |phi_mul2_reg_213  |  14|          2|   14|         28|
    |phi_mul_reg_145   |  14|          2|   14|         28|
    +------------------+----+-----------+-----+-----------+
    |Total             | 145|         43|  140|        355|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |A_load_reg_519           |  32|   0|   32|          0|
    |B_load_reg_524           |  32|   0|   32|          0|
    |C_addr_1_reg_487         |  14|   0|   14|          0|
    |ap_CS_fsm                |  14|   0|   14|          0|
    |i_1_reg_168              |   7|   0|    7|          0|
    |i_2_reg_438              |   7|   0|    7|          0|
    |i_3_reg_459              |   7|   0|    7|          0|
    |i_reg_134                |   7|   0|    7|          0|
    |j_1_reg_191              |   7|   0|    7|          0|
    |j_3_reg_472              |   7|   0|    7|          0|
    |j_reg_157                |   7|   0|    7|          0|
    |k_1_reg_495              |   7|   0|    7|          0|
    |k_reg_202                |   7|   0|    7|          0|
    |next_mul1_reg_451        |  14|   0|   14|          0|
    |next_mul2_reg_504        |  14|   0|   14|          0|
    |next_mul_reg_430         |  14|   0|   14|          0|
    |or_cond5_reg_500         |   1|   0|    1|          0|
    |phi_mul1_reg_179         |  14|   0|   14|          0|
    |phi_mul2_reg_213         |  14|   0|   14|          0|
    |phi_mul_reg_145          |  14|   0|   14|          0|
    |tmp_2_reg_464            |   1|   0|    1|          0|
    |tmp_6_reg_529            |  32|   0|   32|          0|
    |tmp_8_reg_477            |   1|   0|    1|          0|
    |tmp_9_trn6_cast_reg_482  |   7|   0|   14|          7|
    |tmp_reg_426              |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 282|   0|  289|          7|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | MAT_Multiply | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | MAT_Multiply | return value |
|ap_start    |  in |    1| ap_ctrl_hs | MAT_Multiply | return value |
|ap_done     | out |    1| ap_ctrl_hs | MAT_Multiply | return value |
|ap_idle     | out |    1| ap_ctrl_hs | MAT_Multiply | return value |
|ap_ready    | out |    1| ap_ctrl_hs | MAT_Multiply | return value |
|A_address0  | out |   14|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_q0        |  in |   32|  ap_memory |       A      |     array    |
|B_address0  | out |   14|  ap_memory |       B      |     array    |
|B_ce0       | out |    1|  ap_memory |       B      |     array    |
|B_q0        |  in |   32|  ap_memory |       B      |     array    |
|C_address0  | out |   14|  ap_memory |       C      |     array    |
|C_ce0       | out |    1|  ap_memory |       C      |     array    |
|C_we0       | out |    1|  ap_memory |       C      |     array    |
|C_d0        | out |   32|  ap_memory |       C      |     array    |
|C_q0        |  in |   32|  ap_memory |       C      |     array    |
|mA          |  in |    8|   ap_none  |      mA      |    scalar    |
|nA          |  in |    8|   ap_none  |      nA      |    scalar    |
|mB          |  in |    8|   ap_none  |      mB      |    scalar    |
|nB          |  in |    8|   ap_none  |      nB      |    scalar    |
|mC          | out |    8|   ap_vld   |      mC      |    pointer   |
|mC_ap_vld   | out |    1|   ap_vld   |      mC      |    pointer   |
|nC          | out |    8|   ap_vld   |      nC      |    pointer   |
|nC_ap_vld   | out |    1|   ap_vld   |      nC      |    pointer   |
+------------+-----+-----+------------+--------------+--------------+

