// Seed: 3833180197
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout tri0 id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  assign module_1.id_9 = 0;
  input wire id_2;
  input wire id_1;
  assign id_8 = 1 == 'b0;
endmodule
module module_1 #(
    parameter id_2 = 32'd88,
    parameter id_4 = 32'd64,
    parameter id_7 = 32'd28
) (
    input supply0 id_0,
    output tri id_1,
    input supply1 _id_2,
    input tri id_3,
    input uwire _id_4
    , id_11,
    input supply0 id_5,
    input wor id_6,
    input wand _id_7,
    output supply1 id_8,
    output uwire id_9
);
  wire [(  id_2  ) : -1] id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_11,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_11,
      id_12,
      id_12,
      id_11,
      id_11,
      id_12,
      id_11,
      id_11
  );
  wire id_13;
  logic [id_4  ==  id_2 : -1] id_14;
  ;
  assign id_14[id_7] = 1'd0;
endmodule
