Newsgroups: sci.crypt
Path: msuinfo!uwm.edu!cs.utexas.edu!asuvax!ennews!marble!kallal_b
From: kallal_b@vlsiphx (Bob Kallal)
Subject: Re: Alternatives to Clipper
Message-ID: <1994Apr23.185621.3537@vlsiphx>
Organization: VLSI Technology Inc, Tempe, AZ
X-Newsreader: TIN [version 1.1 PL6]
References: <2oivpa$led@elna.ethz.ch>
Date: Sat, 23 Apr 1994 18:56:21 GMT
Lines: 15

Tom Heynemann (tomhey@urmel.NoSubdomain.NoDomain) wrote:
: Good morning Vietnam! The problem with your proposal is that if you take an
: algorithm (almost any algorithm) and convert it into VHDL straightforwardly,
: you're in for some surprises.
: 
: Anyone else who has done ASIC design using VHDL will agree. Some things work
: well, others VERY badly, and taking a C program and converting it to VHDL
: provokes the latter.
: 

Actually, 
	DES tends to synthesis quit nicely using VHDL.  The
company that I work for sells DES BLOCKS for use in ASICS that
were developed with VHDL.  The real trick is how many
iterations you want to do per clock cycle. 
