use core::ptr::{read_volatile, write_volatile};

use super::memory::SUNXI_UART0_BASE;

const UART0_THR: *mut u64 = (SUNXI_UART0_BASE + 0x00) as *mut u64; // transmit holding register
const UART0_RBR: *mut u64 = (SUNXI_UART0_BASE + 0x00) as *mut u64; // receive holding register
const UART0_FCR: *mut u64 = (SUNXI_UART0_BASE + 0x08) as *mut u64; // fifo control register
const UART0_LSR: *mut u32 = (SUNXI_UART0_BASE + 0x14) as *mut u32; // line status register

pub(in crate::driver) fn init(_uart_clock: u64, _baudrate: u64) {
    unsafe {
        let val = read_volatile(UART0_FCR);
        write_volatile(UART0_THR, val | 1);
    }
}

/// send a character to serial console
pub(in crate::driver) fn send(c: u32) {
    while unsafe { read_volatile(UART0_LSR) } & (1 << 5) == 0 {
        unsafe { asm!("nop;") };
    }

    unsafe {
        write_volatile(UART0_THR, c as u64);
    }
}

pub(in crate::driver) fn recv() -> u32 {
    // wait until we can send
    unsafe { asm!("nop;") };
    while unsafe { read_volatile(UART0_LSR) } & 1 == 0 {
        unsafe { asm!("nop;") };
    }

    let c;
    unsafe {
        c = read_volatile(UART0_RBR);
    }
    c as u32
}
