

================================================================
== Vivado HLS Report for 'k2c_affine_matmul'
================================================================
* Date:           Tue Apr 23 18:56:35 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5
* Solution:       Latency_final
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.248|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        30|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     482|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     26|    1471|    1035|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     116|
|Register         |        0|      -|     754|     128|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     26|    2225|    1761|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      3|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |sample_fadd_32ns_ocq_U81  |sample_fadd_32ns_ocq  |        0|      2|  324|  236|
    |sample_fadd_32ns_ocq_U82  |sample_fadd_32ns_ocq  |        0|      2|  324|  236|
    |sample_fmul_32ns_pcA_U83  |sample_fmul_32ns_pcA  |        0|      3|  151|  144|
    |sample_fmul_32ns_pcA_U84  |sample_fmul_32ns_pcA  |        0|      3|  151|  144|
    |sample_mul_63ns_1wdI_U85  |sample_mul_63ns_1wdI  |        0|     16|  521|  193|
    |sample_mux_864_32rcU_U86  |sample_mux_864_32rcU  |        0|      0|    0|   41|
    |sample_mux_864_32rcU_U87  |sample_mux_864_32rcU  |        0|      0|    0|   41|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     26| 1471| 1035|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ii_1_fu_577_p2                    |     +    |      0|  0|  10|           1|           2|
    |indvar_flatten45_op_fu_425_p2     |     +    |      0|  0|  15|           7|           1|
    |indvar_flatten87_op_fu_389_p2     |     +    |      0|  0|  20|          13|           1|
    |indvar_flatten_next9_fu_377_p2    |     +    |      0|  0|  82|           1|          75|
    |indvar_flatten_op_fu_476_p2       |     +    |      0|  0|  13|           4|           1|
    |jj_1_fu_665_p2                    |     +    |      0|  0|  10|           2|           1|
    |exitcond_flatten47_m_fu_414_p2    |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_mid_6_fu_460_p2  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_mid_fu_445_p2    |    and   |      0|  0|   2|           1|           1|
    |tmp_41_mid1_fu_533_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_41_mid2_fu_571_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_41_mid_fu_528_p2              |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten5_fu_439_p2       |   icmp   |      0|  0|   9|           4|           3|
    |exitcond_flatten6_fu_408_p2       |   icmp   |      0|  0|  11|           7|           6|
    |exitcond_flatten9_fu_372_p2       |   icmp   |      0|  0|  50|          75|          75|
    |exitcond_flatten_fu_383_p2        |   icmp   |      0|  0|  13|          13|          12|
    |sel_tmp2_i_fu_712_p2              |   icmp   |      0|  0|   8|           2|           1|
    |sel_tmp_i_fu_707_p2               |   icmp   |      0|  0|   8|           2|           1|
    |tmp_56_fu_522_p2                  |   icmp   |      0|  0|   9|           2|           3|
    |not_exitcond_flatten_5_fu_455_p2  |    or    |      0|  0|   2|           1|           1|
    |tmp_107_fu_471_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_108_fu_588_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_47_fu_420_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_48_fu_466_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_52_fu_583_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_57_fu_725_p2                  |    or    |      0|  0|   2|           1|           1|
    |arrayNo_mid2_fu_613_p3            |  select  |      0|  0|   3|           1|           3|
    |arrayNo_mid3_fu_545_p3            |  select  |      0|  0|   3|           1|           1|
    |ii_mid2_fu_657_p3                 |  select  |      0|  0|   2|           1|           2|
    |ii_mid4_fu_538_p3                 |  select  |      0|  0|   2|           1|           1|
    |indvar_flatten_next7_fu_431_p3    |  select  |      0|  0|   7|           1|           1|
    |indvar_flatten_next8_fu_395_p3    |  select  |      0|  0|  13|           1|           1|
    |indvar_flatten_next_fu_482_p3     |  select  |      0|  0|   4|           1|           1|
    |jj_mid2_fu_593_p3                 |  select  |      0|  0|   2|           1|           1|
    |newIndex11_cast_mid2_fu_631_p3    |  select  |      0|  0|   5|           1|           5|
    |newIndex11_cast_mid3_fu_552_p3    |  select  |      0|  0|   5|           1|           1|
    |newIndex_cast_mid2_fu_649_p3      |  select  |      0|  0|   8|           1|           8|
    |newIndex_cast_mid5_fu_559_p3      |  select  |      0|  0|   8|           1|           1|
    |sel_tmp1_i3_fu_761_p3             |  select  |      0|  0|  32|           1|          30|
    |sel_tmp1_i_fu_717_p3              |  select  |      0|  0|  32|           1|          32|
    |sel_tmp5_i3_fu_769_p3             |  select  |      0|  0|  32|           1|          32|
    |sel_tmp5_i_fu_731_p3              |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |exitcond_flatten47_n_fu_450_p2    |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_6_fu_566_p2  |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_403_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 482|         166|         355|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter29  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4   |   9|          2|    1|          2|
    |ii_reg_314                |   9|          2|    2|          4|
    |indvar_flatten7_reg_270   |   9|          2|   75|        150|
    |indvar_flatten8_reg_281   |   9|          2|   13|         26|
    |indvar_flatten9_reg_292   |   9|          2|    7|         14|
    |indvar_flatten_reg_303    |   9|          2|    4|          8|
    |jj_reg_325                |   9|          2|    2|          4|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 116|         25|  106|        219|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                     |   1|   0|    1|          0|
    |arrayNo_mid2_reg_876                        |   1|   0|    3|          2|
    |arrayNo_mid2_reg_876_pp0_iter4_reg          |   1|   0|    3|          2|
    |bound_reg_792                               |  75|   0|   75|          0|
    |exitcond_flatten47_m_reg_830                |   1|   0|    1|          0|
    |exitcond_flatten6_reg_825                   |   1|   0|    1|          0|
    |exitcond_flatten9_reg_797                   |   1|   0|    1|          0|
    |exitcond_flatten_mid_6_reg_850              |   1|   0|    1|          0|
    |exitcond_flatten_reg_806                    |   1|   0|    1|          0|
    |exitcond_flatten_reg_806_pp0_iter1_reg      |   1|   0|    1|          0|
    |ii_reg_314                                  |   2|   0|    2|          0|
    |indvar_flatten7_reg_270                     |  75|   0|   75|          0|
    |indvar_flatten8_reg_281                     |  13|   0|   13|          0|
    |indvar_flatten9_reg_292                     |   7|   0|    7|          0|
    |indvar_flatten_reg_303                      |   4|   0|    4|          0|
    |jj_mid2_reg_869                             |   2|   0|    2|          0|
    |jj_reg_325                                  |   2|   0|    2|          0|
    |newIndex11_cast_mid2_reg_881                |   1|   0|    5|          4|
    |newIndex_cast_mid2_reg_886                  |   1|   0|    8|          7|
    |not_exitcond_flatten_5_reg_845              |   1|   0|    1|          0|
    |not_exitcond_flatten_reg_819                |   1|   0|    1|          0|
    |not_exitcond_flatten_reg_819_pp0_iter2_reg  |   1|   0|    1|          0|
    |sel_tmp5_i3_reg_956                         |  21|   0|   32|         11|
    |sel_tmp5_i_reg_946                          |  19|   0|   32|         13|
    |sum_6_1_reg_986                             |  32|   0|   32|          0|
    |sum_6_reg_981                               |  32|   0|   32|          0|
    |sum_reg_966                                 |  32|   0|   32|          0|
    |tmp_107_reg_856                             |   1|   0|    1|          0|
    |tmp_43_reg_971                              |  32|   0|   32|          0|
    |tmp_47_reg_835                              |   1|   0|    1|          0|
    |tmp_47_reg_835_pp0_iter2_reg                |   1|   0|    1|          0|
    |tmp_53_1_reg_976                            |  32|   0|   32|          0|
    |tmp_58_reg_951                              |  32|   0|   32|          0|
    |tmp_s_reg_941                               |  32|   0|   32|          0|
    |exitcond_flatten9_reg_797                   |  64|  32|    1|          0|
    |jj_mid2_reg_869                             |  64|  32|    2|          0|
    |newIndex_cast_mid2_reg_886                  |  64|  32|    8|          7|
    |tmp_53_1_reg_976                            |  64|  32|   32|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 754| 128|  580|         46|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------+-----+-----+------------+-------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|ap_start      |  in |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|ap_done       | out |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|ap_idle       | out |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|ap_ready      | out |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|C_0_address0  | out |    4|  ap_memory |        C_0        |     array    |
|C_0_ce0       | out |    1|  ap_memory |        C_0        |     array    |
|C_0_we0       | out |    1|  ap_memory |        C_0        |     array    |
|C_0_d0        | out |   32|  ap_memory |        C_0        |     array    |
|C_1_address0  | out |    4|  ap_memory |        C_1        |     array    |
|C_1_ce0       | out |    1|  ap_memory |        C_1        |     array    |
|C_1_we0       | out |    1|  ap_memory |        C_1        |     array    |
|C_1_d0        | out |   32|  ap_memory |        C_1        |     array    |
|C_7_address0  | out |    4|  ap_memory |        C_7        |     array    |
|C_7_ce0       | out |    1|  ap_memory |        C_7        |     array    |
|C_7_we0       | out |    1|  ap_memory |        C_7        |     array    |
|C_7_d0        | out |   32|  ap_memory |        C_7        |     array    |
|A_0_address0  | out |    4|  ap_memory |        A_0        |     array    |
|A_0_ce0       | out |    1|  ap_memory |        A_0        |     array    |
|A_0_q0        |  in |   32|  ap_memory |        A_0        |     array    |
|A_1_address0  | out |    4|  ap_memory |        A_1        |     array    |
|A_1_ce0       | out |    1|  ap_memory |        A_1        |     array    |
|A_1_q0        |  in |   32|  ap_memory |        A_1        |     array    |
|A_2_address0  | out |    4|  ap_memory |        A_2        |     array    |
|A_2_ce0       | out |    1|  ap_memory |        A_2        |     array    |
|A_2_q0        |  in |   32|  ap_memory |        A_2        |     array    |
|A_3_address0  | out |    4|  ap_memory |        A_3        |     array    |
|A_3_ce0       | out |    1|  ap_memory |        A_3        |     array    |
|A_3_q0        |  in |   32|  ap_memory |        A_3        |     array    |
|A_4_address0  | out |    4|  ap_memory |        A_4        |     array    |
|A_4_ce0       | out |    1|  ap_memory |        A_4        |     array    |
|A_4_q0        |  in |   32|  ap_memory |        A_4        |     array    |
|A_5_address0  | out |    4|  ap_memory |        A_5        |     array    |
|A_5_ce0       | out |    1|  ap_memory |        A_5        |     array    |
|A_5_q0        |  in |   32|  ap_memory |        A_5        |     array    |
|A_6_address0  | out |    4|  ap_memory |        A_6        |     array    |
|A_6_ce0       | out |    1|  ap_memory |        A_6        |     array    |
|A_6_q0        |  in |   32|  ap_memory |        A_6        |     array    |
|A_7_address0  | out |    4|  ap_memory |        A_7        |     array    |
|A_7_ce0       | out |    1|  ap_memory |        A_7        |     array    |
|A_7_q0        |  in |   32|  ap_memory |        A_7        |     array    |
|d_address0    | out |    7|  ap_memory |         d         |     array    |
|d_ce0         | out |    1|  ap_memory |         d         |     array    |
|d_q0          |  in |   32|  ap_memory |         d         |     array    |
|outrows       |  in |   64|   ap_none  |      outrows      |    scalar    |
+--------------+-----+-----+------------+-------------------+--------------+

