<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h' l='105' type='const RegisterBankInfo::InstructionMapping &amp; llvm::AMDGPURegisterBankInfo::getInstrMappingForLoad(const llvm::MachineInstr &amp; MI) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3305' ll='3350' type='const RegisterBankInfo::InstructionMapping &amp; llvm::AMDGPURegisterBankInfo::getInstrMappingForLoad(const llvm::MachineInstr &amp; MI) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='4422' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
