Flow report for Penelope
Sun Aug 14 20:10:01 2011
Quartus II Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Flow Summary                                                                       ;
+------------------------------------+-----------------------------------------------+
; Flow Status                        ; Successful - Sun Aug 14 20:10:01 2011         ;
; Quartus II Version                 ; 10.1 Build 197 01/19/2011 SP 1 SJ Web Edition ;
; Revision Name                      ; Penelope                                      ;
; Top-level Entity Name              ; Penelope                                      ;
; Family                             ; Cyclone II                                    ;
; Device                             ; EP2C8Q208C8                                   ;
; Timing Models                      ; Final                                         ;
; Total logic elements               ; 5,058 / 8,256 ( 61 % )                        ;
;     Total combinational functions  ; 4,494 / 8,256 ( 54 % )                        ;
;     Dedicated logic registers      ; 3,376 / 8,256 ( 41 % )                        ;
; Total registers                    ; 3376                                          ;
; Total pins                         ; 58 / 138 ( 42 % )                             ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0 / 165,888 ( 0 % )                           ;
; Embedded Multiplier 9-bit elements ; 8 / 36 ( 22 % )                               ;
; Total PLLs                         ; 1 / 2 ( 50 % )                                ;
+------------------------------------+-----------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 08/14/2011 20:07:57 ;
; Main task         ; Compilation         ;
; Revision Name     ; Penelope            ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                 ;
+---------------------------------------------+------------------------------------------------------------------------------------+--------------------------------+-------------+----------------+
; Assignment Name                             ; Value                                                                              ; Default Value                  ; Entity Name ; Section Id     ;
+---------------------------------------------+------------------------------------------------------------------------------------+--------------------------------+-------------+----------------+
; ALLOW_POWER_UP_DONT_CARE                    ; Off                                                                                ; On                             ; --          ; --             ;
; COMPILER_SIGNATURE_ID                       ; 694449418451.131332367605816                                                       ; --                             ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT                      ; Verilog Hdl                                                                        ; --                             ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                         ; ModelSim-Altera (Verilog)                                                          ; <None>                         ; --          ; --             ;
; EDA_TIME_SCALE                              ; 1 ps                                                                               ; --                             ; --          ; eda_simulation ;
; ENABLE_SIGNALTAP                            ; Off                                                                                ; --                             ; --          ; --             ;
; FMAX_REQUIREMENT                            ; 123 MHz                                                                            ; --                             ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP                      ; 85                                                                                 ; --                             ; --          ; --             ;
; MESSAGE_SUPPRESSION_RULE_FILE               ; Penelope.srf                                                                       ; --                             ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP                      ; 0                                                                                  ; --                             ; --          ; --             ;
; MISC_FILE                                   ; C:/Documents and Settings/Kirk Weedman/Desktop/HPSDR Verilog/Penelope/Penelope.dpf ; --                             ; --          ; --             ;
; MISC_FILE                                   ; C:/HPSDR/trunk/Penelope/Penelope.dpf                                               ; --                             ; --          ; --             ;
; MISC_FILE                                   ; C:/Documents and Settings/Kirk/Desktop/HPSDR Verilog/Penelope/Penelope.dpf         ; --                             ; --          ; --             ;
; MISC_FILE                                   ; O:/HPSDR/trunk/Penelope V1.3/Penelope.dpf                                          ; --                             ; --          ; --             ;
; MISC_FILE                                   ; C:/HPSDR/trunk/Penelope V1.3/Penelope.dpf                                          ; --                             ; --          ; --             ;
; NUMBER_OF_DESTINATION_TO_REPORT             ; 50                                                                                 ; 10                             ; --          ; --             ;
; NUMBER_OF_PATHS_TO_REPORT                   ; 1000                                                                               ; 200                            ; --          ; --             ;
; NUMBER_OF_SOURCES_PER_DESTINATION_TO_REPORT ; 50                                                                                 ; 10                             ; --          ; --             ;
; OPTIMIZE_HOLD_TIMING                        ; Off                                                                                ; IO Paths and Minimum TPD Paths ; --          ; --             ;
; PARTITION_COLOR                             ; 14622752                                                                           ; --                             ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL         ; PLACEMENT_AND_ROUTING                                                              ; --                             ; --          ; Top            ;
; PARTITION_NETLIST_TYPE                      ; SOURCE                                                                             ; --                             ; --          ; Top            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC              ; On                                                                                 ; Off                            ; --          ; --             ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION     ; On                                                                                 ; Off                            ; --          ; --             ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING        ; On                                                                                 ; Off                            ; --          ; --             ;
; POWER_BOARD_THERMAL_MODEL                   ; None (CONSERVATIVE)                                                                ; --                             ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION               ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                              ; --                             ; --          ; --             ;
; REMOVE_REDUNDANT_LOGIC_CELLS                ; On                                                                                 ; Off                            ; --          ; --             ;
; ROUTER_TIMING_OPTIMIZATION_LEVEL            ; MAXIMUM                                                                            ; Normal                         ; --          ; --             ;
; STATE_MACHINE_PROCESSING                    ; User-Encoded                                                                       ; Auto                           ; --          ; --             ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS               ; On                                                                                 ; Off                            ; --          ; --             ;
+---------------------------------------------+------------------------------------------------------------------------------------+--------------------------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:16     ; 1.0                     ; 232 MB              ; 00:00:15                           ;
; Fitter                    ; 00:01:28     ; 1.0                     ; 307 MB              ; 00:01:27                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 211 MB              ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:07     ; 1.0                     ; 229 MB              ; 00:00:07                           ;
; EDA Netlist Writer        ; 00:00:06     ; 1.0                     ; 226 MB              ; 00:00:06                           ;
; Total                     ; 00:01:58     ; --                      ; --                  ; 00:01:56                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                         ;
+---------------------------+------------------+------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+---------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis      ; phil             ; Windows XP ; 5.1        ; i686           ;
; Fitter                    ; phil             ; Windows XP ; 5.1        ; i686           ;
; Assembler                 ; phil             ; Windows XP ; 5.1        ; i686           ;
; TimeQuest Timing Analyzer ; phil             ; Windows XP ; 5.1        ; i686           ;
; EDA Netlist Writer        ; phil             ; Windows XP ; 5.1        ; i686           ;
+---------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Penelope -c Penelope
quartus_fit --read_settings_files=off --write_settings_files=off Penelope -c Penelope
quartus_asm --read_settings_files=off --write_settings_files=off Penelope -c Penelope
quartus_sta Penelope -c Penelope
quartus_eda --read_settings_files=off --write_settings_files=off Penelope -c Penelope



