# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Rev_Gate.srcs/sources_1/new/CNOT.v" \
"../../../../Rev_Gate.srcs/sources_1/new/FuncGen.v" \
"../../../../Rev_Gate.srcs/sources_1/new/Toffoli.v" \
"../../../../Rev_Gate.srcs/sources_1/new/Toffoli_4x4.v" \
"../../../../Rev_Gate.srcs/sources_1/new/alu4bit.v" \
"../../../../Rev_Gate.srcs/sources_1/new/dxor.v" \
"../../../../Rev_Gate.srcs/sources_1/new/mul4bits.v" \
"../../../../Rev_Gate.srcs/sim_1/new/mul4test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
