Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\petry\OneDrive\projects_quartus\test_ADC\nios_ADC.qsys --block-symbol-file --output-directory=C:\Users\petry\OneDrive\projects_quartus\test_ADC\nios_ADC --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading test_ADC/nios_ADC.qsys
Progress: Reading input file
Progress: Adding adc_0 [altera_up_avalon_adc 15.1]
Progress: Parameterizing module adc_0
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding key [altera_avalon_pio 16.0]
Progress: Parameterizing module key
Progress: Adding ledr [altera_avalon_pio 16.0]
Progress: Parameterizing module ledr
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding signal0 [altera_avalon_pio 16.0]
Progress: Parameterizing module signal0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_ADC.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_ADC.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_ADC.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_ADC.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\petry\OneDrive\projects_quartus\test_ADC\nios_ADC.qsys --synthesis=VERILOG --output-directory=C:\Users\petry\OneDrive\projects_quartus\test_ADC\nios_ADC\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading test_ADC/nios_ADC.qsys
Progress: Reading input file
Progress: Adding adc_0 [altera_up_avalon_adc 15.1]
Progress: Parameterizing module adc_0
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding key [altera_avalon_pio 16.0]
Progress: Parameterizing module key
Progress: Adding ledr [altera_avalon_pio 16.0]
Progress: Parameterizing module ledr
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding signal0 [altera_avalon_pio 16.0]
Progress: Parameterizing module signal0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_ADC.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_ADC.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_ADC.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_ADC.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: nios_ADC: Generating nios_ADC "nios_ADC" for QUARTUS_SYNTH
Info: adc_0: Starting Generation of ADC Controller for DE-series Board
Info: adc_0: C:/altera/16.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/petry/AppData/Local/Temp/alt8391_3718666705506830958.dir/0001_sopcgen/nios_ADC_adc_0.v
Info: adc_0: "nios_ADC" instantiated altera_up_avalon_adc "adc_0"
Info: jtag_uart_0: Starting RTL generation for module 'nios_ADC_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_ADC_jtag_uart_0 --dir=C:/Users/petry/AppData/Local/Temp/alt8391_3718666705506830958.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8391_3718666705506830958.dir/0004_jtag_uart_0_gen//nios_ADC_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_ADC_jtag_uart_0'
Info: jtag_uart_0: "nios_ADC" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: key: Starting RTL generation for module 'nios_ADC_key'
Info: key:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_ADC_key --dir=C:/Users/petry/AppData/Local/Temp/alt8391_3718666705506830958.dir/0005_key_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8391_3718666705506830958.dir/0005_key_gen//nios_ADC_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'nios_ADC_key'
Info: key: "nios_ADC" instantiated altera_avalon_pio "key"
Info: ledr: Starting RTL generation for module 'nios_ADC_ledr'
Info: ledr:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_ADC_ledr --dir=C:/Users/petry/AppData/Local/Temp/alt8391_3718666705506830958.dir/0006_ledr_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8391_3718666705506830958.dir/0006_ledr_gen//nios_ADC_ledr_component_configuration.pl  --do_build_sim=0  ]
Info: ledr: Done RTL generation for module 'nios_ADC_ledr'
Info: ledr: "nios_ADC" instantiated altera_avalon_pio "ledr"
Info: nios2_gen2_0: "nios_ADC" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_ADC_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_ADC_onchip_memory2_0 --dir=C:/Users/petry/AppData/Local/Temp/alt8391_3718666705506830958.dir/0007_onchip_memory2_0_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8391_3718666705506830958.dir/0007_onchip_memory2_0_gen//nios_ADC_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_ADC_onchip_memory2_0'
Info: onchip_memory2_0: "nios_ADC" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: signal0: Starting RTL generation for module 'nios_ADC_signal0'
Info: signal0:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_ADC_signal0 --dir=C:/Users/petry/AppData/Local/Temp/alt8391_3718666705506830958.dir/0008_signal0_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8391_3718666705506830958.dir/0008_signal0_gen//nios_ADC_signal0_component_configuration.pl  --do_build_sim=0  ]
Info: signal0: Done RTL generation for module 'nios_ADC_signal0'
Info: signal0: "nios_ADC" instantiated altera_avalon_pio "signal0"
Info: sysid_qsys_0: "nios_ADC" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_ADC" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_ADC" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_ADC" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_ADC_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/altera/16.0/quartus/bin64//eperlcmd.exe -I C:/altera/16.0/quartus/bin64//perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_ADC_nios2_gen2_0_cpu --dir=C:/Users/petry/AppData/Local/Temp/alt8391_3718666705506830958.dir/0012_cpu_gen/ --quartus_bindir=C:/altera/16.0/quartus/bin64/ --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8391_3718666705506830958.dir/0012_cpu_gen//nios_ADC_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.05.10 00:17:30 (*) Starting Nios II generation
Info: cpu: # 2020.05.10 00:17:30 (*)   Checking for plaintext license.
Info: cpu: # 2020.05.10 00:17:31 (*)   Plaintext license not found.
Info: cpu: # 2020.05.10 00:17:31 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.05.10 00:17:32 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2020.05.10 00:17:32 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.05.10 00:17:32 (*)   Creating all objects for CPU
Info: cpu: # 2020.05.10 00:17:32 (*)     Testbench
Info: cpu: # 2020.05.10 00:17:32 (*)     Instruction decoding
Info: cpu: # 2020.05.10 00:17:32 (*)       Instruction fields
Info: cpu: # 2020.05.10 00:17:33 (*)       Instruction decodes
Info: cpu: # 2020.05.10 00:17:34 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.05.10 00:17:34 (*)       Instruction controls
Info: cpu: # 2020.05.10 00:17:34 (*)     Pipeline frontend
Info: cpu: # 2020.05.10 00:17:34 (*)     Pipeline backend
Info: cpu: # 2020.05.10 00:17:38 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.05.10 00:17:41 (*)   Creating encrypted RTL
Info: cpu: # 2020.05.10 00:17:42 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_ADC_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: adc_0_adc_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "adc_0_adc_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: adc_0_adc_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "adc_0_adc_slave_agent"
Info: adc_0_adc_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "adc_0_adc_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file C:/Users/petry/OneDrive/projects_quartus/test_ADC/nios_ADC/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/petry/OneDrive/projects_quartus/test_ADC/nios_ADC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/petry/OneDrive/projects_quartus/test_ADC/nios_ADC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/petry/OneDrive/projects_quartus/test_ADC/nios_ADC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios_ADC: Done "nios_ADC" with 33 modules, 54 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
