// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.1
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="runQueue,hls_ip_2014_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.782000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0}" *)

module runQueue (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        priorityOut_V,
        priorityIn_V,
        cmdOut_V,
        empty,
        full,
        currentPriority_V,
        fullOut,
        ap_return
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 5'b00000;
parameter    ap_ST_st2_fsm_1 = 5'b1;
parameter    ap_ST_st3_fsm_2 = 5'b10;
parameter    ap_ST_st4_fsm_3 = 5'b11;
parameter    ap_ST_st5_fsm_4 = 5'b100;
parameter    ap_ST_st6_fsm_5 = 5'b101;
parameter    ap_ST_st7_fsm_6 = 5'b110;
parameter    ap_ST_st8_fsm_7 = 5'b111;
parameter    ap_ST_st9_fsm_8 = 5'b1000;
parameter    ap_ST_st10_fsm_9 = 5'b1001;
parameter    ap_ST_st11_fsm_10 = 5'b1010;
parameter    ap_ST_st12_fsm_11 = 5'b1011;
parameter    ap_ST_st13_fsm_12 = 5'b1100;
parameter    ap_ST_st14_fsm_13 = 5'b1101;
parameter    ap_ST_st15_fsm_14 = 5'b1110;
parameter    ap_ST_st16_fsm_15 = 5'b1111;
parameter    ap_ST_st17_fsm_16 = 5'b10000;
parameter    ap_ST_st18_fsm_17 = 5'b10001;
parameter    ap_ST_st19_fsm_18 = 5'b10010;
parameter    ap_ST_st20_fsm_19 = 5'b10011;
parameter    ap_ST_st21_fsm_20 = 5'b10100;
parameter    ap_ST_st22_fsm_21 = 5'b10101;
parameter    ap_ST_st23_fsm_22 = 5'b10110;
parameter    ap_ST_st24_fsm_23 = 5'b10111;
parameter    ap_ST_st25_fsm_24 = 5'b11000;
parameter    ap_ST_st26_fsm_25 = 5'b11001;
parameter    ap_ST_st27_fsm_26 = 5'b11010;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv4_5 = 4'b101;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] priorityOut_V;
input  [3:0] priorityIn_V;
output  [1:0] cmdOut_V;
input   empty;
input   full;
output  [3:0] currentPriority_V;
output   fullOut;
output  [0:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] priorityOut_V;
reg[1:0] cmdOut_V;
reg[3:0] currentPriority_V;
reg fullOut;
reg   [4:0] ap_CS_fsm = 5'b00000;
wire   [7:0] random_priorities_address0;
reg    random_priorities_ce0;
wire   [8:0] random_priorities_q0;
wire   [31:0] last_1_fu_296_p1;
reg   [31:0] last_1_reg_409;
reg   [0:0] result_load_reg_416;
reg   [31:0] last_load_reg_421;
wire   [0:0] grp_load_fu_260_p1;
reg   [0:0] full_assign_load_reg_426;
wire   [0:0] j_phi_fu_164_p4;
wire   [0:0] grp_load_fu_264_p1;
reg   [0:0] empty_assign_load_reg_430;
wire   [31:0] i8_fu_313_p2;
wire   [3:0] tmp_fu_319_p1;
reg   [0:0] empty_assign_load_2_reg_447;
reg   [0:0] full_assign_load_4_reg_451;
wire   [0:0] grp_fu_277_p2;
wire   [0:0] result_1_s_fu_329_p2;
reg   [0:0] result_1_s_reg_463;
wire   [31:0] i_s_fu_336_p2;
reg   [0:0] full_assign_load_5_reg_477;
reg   [0:0] result_load_2_reg_481;
wire   [0:0] p_result_2_fu_342_p2;
reg   [0:0] full_assign_load_2_reg_494;
wire   [31:0] i_1_fu_347_p2;
reg   [31:0] i_1_reg_501;
wire   [0:0] p_result_3_fu_358_p2;
reg   [0:0] p_result_3_reg_514;
wire   [3:0] tmp_1_fu_363_p1;
reg   [0:0] j_reg_159;
reg   [31:0] i_reg2mem_reg_172;
reg   [3:0] tmp_reg2mem_reg_183;
reg   [31:0] op2_assign_reg2mem_reg_195;
reg   [31:0] i_1_reg2mem_reg_206;
reg   [31:0] i_3_reg2mem_reg_219;
reg   [3:0] tmp_6_reg2mem_reg_230;
reg   [0:0] p_result_3_reg2mem_0_ph_reg_242;
wire   [63:0] tmp_s_fu_353_p1;
reg   [0:0] result_fu_80;
reg   [31:0] last_fu_84;
reg   [0:0] empty_assign_fu_88;
wire   [0:0] empty_read_read_fu_102_p2;
reg   [0:0] full_assign_fu_92;
wire   [0:0] full_read_read_fu_96_p2;
reg   [1:0] cmdOut_V_preg = 2'b00;
reg   [3:0] priorityOut_V_preg = 4'b0000;
reg    fullOut_preg = 1'b0;
reg   [3:0] currentPriority_V_preg = 4'b0000;
wire   [0:0] grp_fu_267_p2;
wire   [0:0] grp_fu_271_p2;
wire   [0:0] tmp_3_fu_324_p2;
reg   [4:0] ap_NS_fsm;
reg    ap_sig_bdd_76;


runQueue_random_priorities #(
    .DataWidth( 9 ),
    .AddressRange( 200 ),
    .AddressWidth( 8 ))
random_priorities_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( random_priorities_address0 ),
    .ce0( random_priorities_ce0 ),
    .q0( random_priorities_q0 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// cmdOut_V_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_cmdOut_V_preg
    if (ap_rst == 1'b1) begin
        cmdOut_V_preg <= ap_const_lv2_0;
    end else begin
        if (((ap_ST_st9_fsm_8 == ap_CS_fsm) | (ap_ST_st15_fsm_14 == ap_CS_fsm) | (ap_ST_st24_fsm_23 == ap_CS_fsm) | ((ap_ST_st12_fsm_11 == ap_CS_fsm) & (ap_const_lv1_0 == grp_load_fu_264_p1)) | ((ap_ST_st21_fsm_20 == ap_CS_fsm) & (((full_assign_load_reg_426 == ap_const_lv1_0) & (ap_const_lv1_0 == empty_assign_load_2_reg_447) & (ap_const_lv1_0 == full_assign_load_5_reg_477)) | ((full_assign_load_reg_426 == ap_const_lv1_0) & ~(ap_const_lv1_0 == empty_assign_load_2_reg_447) & (ap_const_lv1_0 == full_assign_load_4_reg_451)) | ((ap_const_lv1_0 == full_assign_load_5_reg_477) & ~(full_assign_load_reg_426 == ap_const_lv1_0) & (ap_const_lv1_0 == empty_assign_load_reg_430)) | (~(full_assign_load_reg_426 == ap_const_lv1_0) & ~(ap_const_lv1_0 == empty_assign_load_reg_430) & (ap_const_lv1_0 == full_assign_load_2_reg_494)))) | ((ap_ST_st5_fsm_4 == ap_CS_fsm) & (full_assign_load_reg_426 == ap_const_lv1_0)) | (ap_ST_st11_fsm_10 == ap_CS_fsm) | ((ap_const_lv1_0 == grp_load_fu_264_p1) & (ap_ST_st25_fsm_24 == ap_CS_fsm)))) begin
            cmdOut_V_preg <= ap_const_lv2_2;
        end else if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & (j_phi_fu_164_p4 == ap_const_lv1_0) & ~(grp_load_fu_260_p1 == ap_const_lv1_0)) | (~(grp_load_fu_260_p1 == ap_const_lv1_0) & (ap_ST_st4_fsm_3 == ap_CS_fsm)) | (ap_ST_st6_fsm_5 == ap_CS_fsm) | ((ap_ST_st12_fsm_11 == ap_CS_fsm) & ~(ap_const_lv1_0 == grp_load_fu_264_p1)) | (ap_ST_st17_fsm_16 == ap_CS_fsm) | (ap_ST_st16_fsm_15 == ap_CS_fsm) | (~(ap_const_lv1_0 == grp_load_fu_264_p1) & (ap_ST_st25_fsm_24 == ap_CS_fsm)) | (ap_ST_st8_fsm_7 == ap_CS_fsm) | (ap_ST_st14_fsm_13 == ap_CS_fsm) | (~(grp_load_fu_260_p1 == ap_const_lv1_0) & (ap_ST_st19_fsm_18 == ap_CS_fsm)) | (ap_ST_st23_fsm_22 == ap_CS_fsm) | (ap_ST_st10_fsm_9 == ap_CS_fsm) | (ap_ST_st22_fsm_21 == ap_CS_fsm) | (ap_ST_st26_fsm_25 == ap_CS_fsm))) begin
            cmdOut_V_preg <= ap_const_lv2_0;
        end else if ((((grp_load_fu_260_p1 == ap_const_lv1_0) & (ap_ST_st4_fsm_3 == ap_CS_fsm)) | (ap_ST_st20_fsm_19 == ap_CS_fsm) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (j_phi_fu_164_p4 == ap_const_lv1_0) & (grp_load_fu_260_p1 == ap_const_lv1_0)) | (ap_ST_st7_fsm_6 == ap_CS_fsm) | ((ap_ST_st13_fsm_12 == ap_CS_fsm) & (((full_assign_load_reg_426 == ap_const_lv1_0) & (ap_const_lv1_0 == empty_assign_load_2_reg_447)) | (~(full_assign_load_reg_426 == ap_const_lv1_0) & (ap_const_lv1_0 == empty_assign_load_reg_430)))) | (ap_ST_st18_fsm_17 == ap_CS_fsm))) begin
            cmdOut_V_preg <= ap_const_lv2_1;
        end
    end
end

/// currentPriority_V_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_currentPriority_V_preg
    if (ap_rst == 1'b1) begin
        currentPriority_V_preg <= ap_const_lv4_0;
    end else begin
        if ((ap_ST_st19_fsm_18 == ap_CS_fsm)) begin
            currentPriority_V_preg <= tmp_6_reg2mem_reg_230;
        end else if (((ap_ST_st12_fsm_11 == ap_CS_fsm) | (ap_ST_st25_fsm_24 == ap_CS_fsm))) begin
            currentPriority_V_preg <= priorityIn_V;
        end else if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
            currentPriority_V_preg <= tmp_reg2mem_reg_183;
        end
    end
end

/// fullOut_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_fullOut_preg
    if (ap_rst == 1'b1) begin
        fullOut_preg <= ap_const_logic_0;
    end else begin
        if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
            fullOut_preg <= full_assign_fu_92;
        end
    end
end

/// priorityOut_V_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_priorityOut_V_preg
    if (ap_rst == 1'b1) begin
        priorityOut_V_preg <= ap_const_lv4_0;
    end else begin
        if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
            priorityOut_V_preg <= tmp_1_fu_363_p1;
        end else if (((ap_ST_st7_fsm_6 == ap_CS_fsm) | ((ap_ST_st13_fsm_12 == ap_CS_fsm) & (((full_assign_load_reg_426 == ap_const_lv1_0) & (ap_const_lv1_0 == empty_assign_load_2_reg_447)) | (~(full_assign_load_reg_426 == ap_const_lv1_0) & (ap_const_lv1_0 == empty_assign_load_reg_430)))) | (ap_ST_st18_fsm_17 == ap_CS_fsm))) begin
            priorityOut_V_preg <= ap_const_lv4_5;
        end else if (((grp_load_fu_260_p1 == ap_const_lv1_0) & (ap_ST_st4_fsm_3 == ap_CS_fsm))) begin
            priorityOut_V_preg <= tmp_fu_319_p1;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (j_phi_fu_164_p4 == ap_const_lv1_0) & (grp_load_fu_260_p1 == ap_const_lv1_0))) begin
            priorityOut_V_preg <= ap_const_lv4_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        i_1_reg2mem_reg_206 <= ap_const_lv32_1;
    end else if (((ap_ST_st12_fsm_11 == ap_CS_fsm) & (ap_const_lv1_0 == grp_load_fu_264_p1))) begin
        i_1_reg2mem_reg_206 <= i_s_fu_336_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st13_fsm_12 == ap_CS_fsm)) begin
        i_3_reg2mem_reg_219 <= ap_const_lv32_1;
    end else if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        i_3_reg2mem_reg_219 <= i_1_reg_501;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((grp_load_fu_260_p1 == ap_const_lv1_0)) begin
        if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
            i_reg2mem_reg_172 <= i8_fu_313_p2;
        end else if (ap_sig_bdd_76) begin
            i_reg2mem_reg_172 <= ap_const_lv32_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st27_fsm_26 == ap_CS_fsm)) begin
        j_reg_159 <= ap_const_lv1_1;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        j_reg_159 <= ap_const_lv1_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == grp_load_fu_264_p1) & (ap_ST_st25_fsm_24 == ap_CS_fsm))) begin
        last_fu_84[0] <= last_1_reg_409[0];
        last_fu_84[1] <= last_1_reg_409[1];
        last_fu_84[2] <= last_1_reg_409[2];
        last_fu_84[3] <= last_1_reg_409[3];
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        last_fu_84[0] <= 1'b0;
        last_fu_84[1] <= 1'b0;
        last_fu_84[2] <= 1'b0;
        last_fu_84[3] <= 1'b0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        op2_assign_reg2mem_reg_195 <= ap_const_lv32_0;
    end else if (((ap_ST_st12_fsm_11 == ap_CS_fsm) & (ap_const_lv1_0 == grp_load_fu_264_p1))) begin
        op2_assign_reg2mem_reg_195 <= i_1_reg2mem_reg_206;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st21_fsm_20 == ap_CS_fsm) & (((full_assign_load_reg_426 == ap_const_lv1_0) & (ap_const_lv1_0 == empty_assign_load_2_reg_447) & (ap_const_lv1_0 == full_assign_load_5_reg_477)) | ((full_assign_load_reg_426 == ap_const_lv1_0) & ~(ap_const_lv1_0 == empty_assign_load_2_reg_447) & (ap_const_lv1_0 == full_assign_load_4_reg_451)) | ((ap_const_lv1_0 == full_assign_load_5_reg_477) & ~(full_assign_load_reg_426 == ap_const_lv1_0) & (ap_const_lv1_0 == empty_assign_load_reg_430)) | (~(full_assign_load_reg_426 == ap_const_lv1_0) & ~(ap_const_lv1_0 == empty_assign_load_reg_430) & (ap_const_lv1_0 == full_assign_load_2_reg_494))))) begin
        p_result_3_reg2mem_0_ph_reg_242 <= p_result_3_reg_514;
    end else if ((ap_ST_st15_fsm_14 == ap_CS_fsm)) begin
        p_result_3_reg2mem_0_ph_reg_242 <= p_result_2_fu_342_p2;
    end else if (((ap_ST_st9_fsm_8 == ap_CS_fsm) | (ap_ST_st24_fsm_23 == ap_CS_fsm))) begin
        p_result_3_reg2mem_0_ph_reg_242 <= grp_fu_277_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == grp_load_fu_264_p1) & (ap_ST_st25_fsm_24 == ap_CS_fsm))) begin
        result_fu_80 <= p_result_3_reg2mem_0_ph_reg_242;
    end else if ((ap_ST_st16_fsm_15 == ap_CS_fsm)) begin
        result_fu_80 <= result_1_s_reg_463;
    end else if ((((ap_ST_st12_fsm_11 == ap_CS_fsm) & (ap_const_lv1_0 == grp_load_fu_264_p1)) | ((grp_load_fu_260_p1 == ap_const_lv1_0) & (ap_ST_st12_fsm_11 == ap_CS_fsm) & ~(ap_const_lv1_0 == grp_load_fu_264_p1)))) begin
        result_fu_80 <= result_1_s_fu_329_p2;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        result_fu_80 <= ap_const_lv1_1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st13_fsm_12 == ap_CS_fsm)) begin
        tmp_6_reg2mem_reg_230 <= ap_const_lv4_5;
    end else if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        tmp_6_reg2mem_reg_230 <= tmp_1_fu_363_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((grp_load_fu_260_p1 == ap_const_lv1_0)) begin
        if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
            tmp_reg2mem_reg_183 <= tmp_fu_319_p1;
        end else if (ap_sig_bdd_76) begin
            tmp_reg2mem_reg_183 <= ap_const_lv4_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        empty_assign_fu_88 <= empty_read_read_fu_102_p2;
        full_assign_fu_92 <= full_read_read_fu_96_p2;
        last_1_reg_409[0] <= last_1_fu_296_p1[0];
last_1_reg_409[1] <= last_1_fu_296_p1[1];
last_1_reg_409[2] <= last_1_fu_296_p1[2];
last_1_reg_409[3] <= last_1_fu_296_p1[3];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(grp_load_fu_260_p1 == ap_const_lv1_0) & (ap_ST_st4_fsm_3 == ap_CS_fsm))) begin
        empty_assign_load_2_reg_447 <= empty_assign_fu_88;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (j_phi_fu_164_p4 == ap_const_lv1_0) & ~(grp_load_fu_260_p1 == ap_const_lv1_0))) begin
        empty_assign_load_reg_430 <= empty_assign_fu_88;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st17_fsm_16 == ap_CS_fsm)) begin
        full_assign_load_2_reg_494 <= full_assign_fu_92;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        full_assign_load_4_reg_451 <= full_assign_fu_92;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st12_fsm_11 == ap_CS_fsm) & ~(ap_const_lv1_0 == grp_load_fu_264_p1))) begin
        full_assign_load_5_reg_477 <= full_assign_fu_92;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (j_phi_fu_164_p4 == ap_const_lv1_0))) begin
        full_assign_load_reg_426 <= full_assign_fu_92;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st19_fsm_18 == ap_CS_fsm)) begin
        i_1_reg_501 <= i_1_fu_347_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        last_load_reg_421[0] <= last_fu_84[0];
last_load_reg_421[1] <= last_fu_84[1];
last_load_reg_421[2] <= last_fu_84[2];
last_load_reg_421[3] <= last_fu_84[3];
        result_load_reg_416 <= result_fu_80;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(grp_load_fu_260_p1 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_load_fu_264_p1) & (ap_ST_st19_fsm_18 == ap_CS_fsm))) begin
        p_result_3_reg_514 <= p_result_3_fu_358_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st12_fsm_11 == ap_CS_fsm)) begin
        result_1_s_reg_463 <= result_1_s_fu_329_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st13_fsm_12 == ap_CS_fsm)) begin
        result_load_2_reg_481 <= result_fu_80;
    end
end

/// ap_done assign process. ///
always @ (ap_CS_fsm or j_phi_fu_164_p4)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(j_phi_fu_164_p4 == ap_const_lv1_0))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or j_phi_fu_164_p4)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(j_phi_fu_164_p4 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// cmdOut_V assign process. ///
always @ (ap_CS_fsm or grp_load_fu_260_p1 or full_assign_load_reg_426 or j_phi_fu_164_p4 or grp_load_fu_264_p1 or empty_assign_load_reg_430 or empty_assign_load_2_reg_447 or full_assign_load_4_reg_451 or full_assign_load_5_reg_477 or full_assign_load_2_reg_494 or cmdOut_V_preg)
begin
    if (((ap_ST_st9_fsm_8 == ap_CS_fsm) | (ap_ST_st15_fsm_14 == ap_CS_fsm) | (ap_ST_st24_fsm_23 == ap_CS_fsm) | ((ap_ST_st12_fsm_11 == ap_CS_fsm) & (ap_const_lv1_0 == grp_load_fu_264_p1)) | ((ap_ST_st21_fsm_20 == ap_CS_fsm) & (((full_assign_load_reg_426 == ap_const_lv1_0) & (ap_const_lv1_0 == empty_assign_load_2_reg_447) & (ap_const_lv1_0 == full_assign_load_5_reg_477)) | ((full_assign_load_reg_426 == ap_const_lv1_0) & ~(ap_const_lv1_0 == empty_assign_load_2_reg_447) & (ap_const_lv1_0 == full_assign_load_4_reg_451)) | ((ap_const_lv1_0 == full_assign_load_5_reg_477) & ~(full_assign_load_reg_426 == ap_const_lv1_0) & (ap_const_lv1_0 == empty_assign_load_reg_430)) | (~(full_assign_load_reg_426 == ap_const_lv1_0) & ~(ap_const_lv1_0 == empty_assign_load_reg_430) & (ap_const_lv1_0 == full_assign_load_2_reg_494)))) | ((ap_ST_st5_fsm_4 == ap_CS_fsm) & (full_assign_load_reg_426 == ap_const_lv1_0)) | (ap_ST_st11_fsm_10 == ap_CS_fsm) | ((ap_const_lv1_0 == grp_load_fu_264_p1) & (ap_ST_st25_fsm_24 == ap_CS_fsm)))) begin
        cmdOut_V = ap_const_lv2_2;
    end else if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & (j_phi_fu_164_p4 == ap_const_lv1_0) & ~(grp_load_fu_260_p1 == ap_const_lv1_0)) | (~(grp_load_fu_260_p1 == ap_const_lv1_0) & (ap_ST_st4_fsm_3 == ap_CS_fsm)) | (ap_ST_st6_fsm_5 == ap_CS_fsm) | ((ap_ST_st12_fsm_11 == ap_CS_fsm) & ~(ap_const_lv1_0 == grp_load_fu_264_p1)) | (ap_ST_st17_fsm_16 == ap_CS_fsm) | (ap_ST_st16_fsm_15 == ap_CS_fsm) | (~(ap_const_lv1_0 == grp_load_fu_264_p1) & (ap_ST_st25_fsm_24 == ap_CS_fsm)) | (ap_ST_st8_fsm_7 == ap_CS_fsm) | (ap_ST_st14_fsm_13 == ap_CS_fsm) | (~(grp_load_fu_260_p1 == ap_const_lv1_0) & (ap_ST_st19_fsm_18 == ap_CS_fsm)) | (ap_ST_st23_fsm_22 == ap_CS_fsm) | (ap_ST_st10_fsm_9 == ap_CS_fsm) | (ap_ST_st22_fsm_21 == ap_CS_fsm) | (ap_ST_st26_fsm_25 == ap_CS_fsm))) begin
        cmdOut_V = ap_const_lv2_0;
    end else if ((((grp_load_fu_260_p1 == ap_const_lv1_0) & (ap_ST_st4_fsm_3 == ap_CS_fsm)) | (ap_ST_st20_fsm_19 == ap_CS_fsm) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (j_phi_fu_164_p4 == ap_const_lv1_0) & (grp_load_fu_260_p1 == ap_const_lv1_0)) | (ap_ST_st7_fsm_6 == ap_CS_fsm) | ((ap_ST_st13_fsm_12 == ap_CS_fsm) & (((full_assign_load_reg_426 == ap_const_lv1_0) & (ap_const_lv1_0 == empty_assign_load_2_reg_447)) | (~(full_assign_load_reg_426 == ap_const_lv1_0) & (ap_const_lv1_0 == empty_assign_load_reg_430)))) | (ap_ST_st18_fsm_17 == ap_CS_fsm))) begin
        cmdOut_V = ap_const_lv2_1;
    end else begin
        cmdOut_V = cmdOut_V_preg;
    end
end

/// currentPriority_V assign process. ///
always @ (ap_CS_fsm or priorityIn_V or tmp_reg2mem_reg_183 or tmp_6_reg2mem_reg_230 or currentPriority_V_preg)
begin
    if ((ap_ST_st19_fsm_18 == ap_CS_fsm)) begin
        currentPriority_V = tmp_6_reg2mem_reg_230;
    end else if (((ap_ST_st12_fsm_11 == ap_CS_fsm) | (ap_ST_st25_fsm_24 == ap_CS_fsm))) begin
        currentPriority_V = priorityIn_V;
    end else if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        currentPriority_V = tmp_reg2mem_reg_183;
    end else begin
        currentPriority_V = currentPriority_V_preg;
    end
end

/// fullOut assign process. ///
always @ (ap_CS_fsm or full_assign_fu_92 or fullOut_preg)
begin
    if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        fullOut = full_assign_fu_92;
    end else begin
        fullOut = fullOut_preg;
    end
end

/// priorityOut_V assign process. ///
always @ (ap_CS_fsm or grp_load_fu_260_p1 or full_assign_load_reg_426 or j_phi_fu_164_p4 or empty_assign_load_reg_430 or tmp_fu_319_p1 or empty_assign_load_2_reg_447 or tmp_1_fu_363_p1 or priorityOut_V_preg)
begin
    if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        priorityOut_V = tmp_1_fu_363_p1;
    end else if (((ap_ST_st7_fsm_6 == ap_CS_fsm) | ((ap_ST_st13_fsm_12 == ap_CS_fsm) & (((full_assign_load_reg_426 == ap_const_lv1_0) & (ap_const_lv1_0 == empty_assign_load_2_reg_447)) | (~(full_assign_load_reg_426 == ap_const_lv1_0) & (ap_const_lv1_0 == empty_assign_load_reg_430)))) | (ap_ST_st18_fsm_17 == ap_CS_fsm))) begin
        priorityOut_V = ap_const_lv4_5;
    end else if (((grp_load_fu_260_p1 == ap_const_lv1_0) & (ap_ST_st4_fsm_3 == ap_CS_fsm))) begin
        priorityOut_V = tmp_fu_319_p1;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (j_phi_fu_164_p4 == ap_const_lv1_0) & (grp_load_fu_260_p1 == ap_const_lv1_0))) begin
        priorityOut_V = ap_const_lv4_0;
    end else begin
        priorityOut_V = priorityOut_V_preg;
    end
end

/// random_priorities_ce0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st19_fsm_18 == ap_CS_fsm)) begin
        random_priorities_ce0 = ap_const_logic_1;
    end else begin
        random_priorities_ce0 = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or grp_load_fu_260_p1 or j_phi_fu_164_p4 or grp_load_fu_264_p1)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if (~(j_phi_fu_164_p4 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else if (((j_phi_fu_164_p4 == ap_const_lv1_0) & ~(grp_load_fu_260_p1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_load_fu_264_p1))) begin
                ap_NS_fsm = ap_ST_st17_fsm_16;
            end else if (((j_phi_fu_164_p4 == ap_const_lv1_0) & ~(grp_load_fu_260_p1 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_load_fu_264_p1))) begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st3_fsm_2 : 
            ap_NS_fsm = ap_ST_st4_fsm_3;
        ap_ST_st4_fsm_3 : 
            if ((~(grp_load_fu_260_p1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_load_fu_264_p1))) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else if ((~(grp_load_fu_260_p1 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_load_fu_264_p1))) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st5_fsm_4 : 
            ap_NS_fsm = ap_ST_st12_fsm_11;
        ap_ST_st6_fsm_5 : 
            if (~(grp_load_fu_260_p1 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end
        ap_ST_st7_fsm_6 : 
            ap_NS_fsm = ap_ST_st13_fsm_12;
        ap_ST_st8_fsm_7 : 
            if (~(ap_const_lv1_0 == grp_load_fu_264_p1)) begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end
        ap_ST_st9_fsm_8 : 
            ap_NS_fsm = ap_ST_st21_fsm_20;
        ap_ST_st10_fsm_9 : 
            ap_NS_fsm = ap_ST_st27_fsm_26;
        ap_ST_st11_fsm_10 : 
            ap_NS_fsm = ap_ST_st5_fsm_4;
        ap_ST_st12_fsm_11 : 
            if ((~(grp_load_fu_260_p1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_load_fu_264_p1))) begin
                ap_NS_fsm = ap_ST_st14_fsm_13;
            end else if (((grp_load_fu_260_p1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_load_fu_264_p1))) begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end else begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end
        ap_ST_st13_fsm_12 : 
            ap_NS_fsm = ap_ST_st19_fsm_18;
        ap_ST_st14_fsm_13 : 
            if (~(ap_const_lv1_0 == grp_load_fu_264_p1)) begin
                ap_NS_fsm = ap_ST_st16_fsm_15;
            end else begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end
        ap_ST_st15_fsm_14 : 
            ap_NS_fsm = ap_ST_st21_fsm_20;
        ap_ST_st16_fsm_15 : 
            ap_NS_fsm = ap_ST_st27_fsm_26;
        ap_ST_st17_fsm_16 : 
            if (~(grp_load_fu_260_p1 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st23_fsm_22;
            end else begin
                ap_NS_fsm = ap_ST_st18_fsm_17;
            end
        ap_ST_st18_fsm_17 : 
            ap_NS_fsm = ap_ST_st13_fsm_12;
        ap_ST_st19_fsm_18 : 
            if ((~(grp_load_fu_260_p1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_load_fu_264_p1))) begin
                ap_NS_fsm = ap_ST_st22_fsm_21;
            end else if ((~(grp_load_fu_260_p1 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_load_fu_264_p1))) begin
                ap_NS_fsm = ap_ST_st21_fsm_20;
            end else begin
                ap_NS_fsm = ap_ST_st20_fsm_19;
            end
        ap_ST_st20_fsm_19 : 
            ap_NS_fsm = ap_ST_st19_fsm_18;
        ap_ST_st21_fsm_20 : 
            ap_NS_fsm = ap_ST_st25_fsm_24;
        ap_ST_st22_fsm_21 : 
            ap_NS_fsm = ap_ST_st27_fsm_26;
        ap_ST_st23_fsm_22 : 
            if (~(ap_const_lv1_0 == grp_load_fu_264_p1)) begin
                ap_NS_fsm = ap_ST_st26_fsm_25;
            end else begin
                ap_NS_fsm = ap_ST_st24_fsm_23;
            end
        ap_ST_st24_fsm_23 : 
            ap_NS_fsm = ap_ST_st21_fsm_20;
        ap_ST_st25_fsm_24 : 
            if (~(ap_const_lv1_0 == grp_load_fu_264_p1)) begin
                ap_NS_fsm = ap_ST_st27_fsm_26;
            end else begin
                ap_NS_fsm = ap_ST_st25_fsm_24;
            end
        ap_ST_st26_fsm_25 : 
            ap_NS_fsm = ap_ST_st27_fsm_26;
        ap_ST_st27_fsm_26 : 
            ap_NS_fsm = ap_ST_st2_fsm_1;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign ap_return = result_fu_80;

/// ap_sig_bdd_76 assign process. ///
always @ (ap_CS_fsm or j_phi_fu_164_p4)
begin
    ap_sig_bdd_76 = ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (j_phi_fu_164_p4 == ap_const_lv1_0));
end
assign empty_read_read_fu_102_p2 = empty;
assign full_read_read_fu_96_p2 = full;
assign grp_fu_267_p2 = (last_1_reg_409 < last_load_reg_421? 1'b1: 1'b0);
assign grp_fu_271_p2 = (grp_fu_267_p2 ^ ap_const_lv1_1);
assign grp_fu_277_p2 = (grp_fu_271_p2 & result_load_reg_416);
assign grp_load_fu_260_p1 = full_assign_fu_92;
assign grp_load_fu_264_p1 = empty_assign_fu_88;
assign i8_fu_313_p2 = (i_reg2mem_reg_172 + ap_const_lv32_1);
assign i_1_fu_347_p2 = (i_3_reg2mem_reg_219 + ap_const_lv32_1);
assign i_s_fu_336_p2 = (i_1_reg2mem_reg_206 + ap_const_lv32_1);
assign j_phi_fu_164_p4 = j_reg_159;
assign last_1_fu_296_p1 = $unsigned(priorityIn_V);
assign p_result_2_fu_342_p2 = (grp_fu_271_p2 & result_1_s_reg_463);
assign p_result_3_fu_358_p2 = (grp_fu_271_p2 & result_load_2_reg_481);
assign random_priorities_address0 = tmp_s_fu_353_p1;
assign result_1_s_fu_329_p2 = (tmp_3_fu_324_p2 & result_fu_80);
assign tmp_1_fu_363_p1 = random_priorities_q0[3:0];
assign tmp_3_fu_324_p2 = (last_1_reg_409 == op2_assign_reg2mem_reg_195? 1'b1: 1'b0);
assign tmp_fu_319_p1 = i_reg2mem_reg_172[3:0];
assign tmp_s_fu_353_p1 = $signed(i_3_reg2mem_reg_219);
always @ (posedge ap_clk)
begin
    last_1_reg_409[31:4] <= 28'b0000000000000000000000000000;
    last_load_reg_421[31:4] <= 28'b0000000000000000000000000000;
    last_fu_84[31:4] <= 28'b0000000000000000000000000000;
end



endmodule //runQueue

