INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:42:30 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.008ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 2.146ns (33.785%)  route 4.206ns (66.215%))
  Logic Levels:           22  (CARRY4=11 LUT1=1 LUT2=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1519, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X10Y70         FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.232     0.740 r  mulf0/operator/sigProdExt_c2_reg[5]/Q
                         net (fo=1, routed)           0.437     1.177    mulf0/operator/sigProdExt_c2[5]
    SLICE_X8Y71          LUT6 (Prop_lut6_I0_O)        0.122     1.299 r  mulf0/operator/ltOp_carry_i_14/O
                         net (fo=1, routed)           0.321     1.620    mulf0/operator/ltOp_carry_i_14_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.043     1.663 r  mulf0/operator/ltOp_carry_i_9/O
                         net (fo=1, routed)           0.000     1.663    mulf0/operator/RoundingAdder/level5_c1[3]_i_2_1[0]
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.914 r  mulf0/operator/RoundingAdder/ltOp_carry_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     1.914    mulf0/operator/RoundingAdder/ltOp_carry_i_7__0_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.963 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.963    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_4_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.012 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.012    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.061 r  mulf0/operator/RoundingAdder/level4_c1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.007     2.068    mulf0/operator/RoundingAdder/level4_c1_reg[18]_i_3_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.117 r  mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.117    mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_13_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.166 r  mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.166    mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_6_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.215 r  mulf0/operator/RoundingAdder/ltOp_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.215    mulf0/operator/RoundingAdder/ltOp_carry__1_i_9_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.264 r  mulf0/operator/RoundingAdder/ltOp_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.264    mulf0/operator/RoundingAdder/ltOp_carry__1_i_10_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.368 f  mulf0/operator/RoundingAdder/ltOp_carry__1_i_11/O[0]
                         net (fo=35, routed)          0.373     2.741    mulf0/operator/RoundingAdder/p_0_in[32]
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.120     2.861 r  mulf0/operator/RoundingAdder/ltOp_carry__1_i_12/O
                         net (fo=10, routed)          0.422     3.283    mulf0/operator/RoundingAdder/ltOp_carry__1_i_12_n_0
    SLICE_X8Y81          LUT6 (Prop_lut6_I2_O)        0.043     3.326 r  mulf0/operator/RoundingAdder/extendedExpInc_c4_reg[4]_srl4_i_2/O
                         net (fo=2, routed)           0.220     3.545    mulf0/operator/RoundingAdder/extendedExpInc_c4_reg[4]_srl4_i_2_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I5_O)        0.043     3.588 r  mulf0/operator/RoundingAdder/extendedExpInc_c4_reg[5]_srl4_i_2/O
                         net (fo=2, routed)           0.091     3.679    mulf0/operator/RoundingAdder/extendedExpInc_c4_reg[5]_srl4_i_2_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I5_O)        0.043     3.722 r  mulf0/operator/RoundingAdder/extendedExpInc_c4_reg[6]_srl4_i_2/O
                         net (fo=2, routed)           0.176     3.898    mulf0/operator/RoundingAdder/extendedExpInc_c4_reg[6]_srl4_i_2_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I5_O)        0.043     3.941 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_7/O
                         net (fo=5, routed)           0.408     4.349    mulf0/operator/RoundingAdder/ltOp_carry__2_i_7_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.043     4.392 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_6__0/O
                         net (fo=3, routed)           0.095     4.487    mulf0/operator/RoundingAdder/ltOp_carry__2_i_6__0_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.043     4.530 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.301     4.831    addf0/operator/level5_c1_reg[3][0]
    SLICE_X8Y78          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     5.027 f  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=56, routed)          0.441     5.468    mulf0/operator/RoundingAdder/CO[0]
    SLICE_X10Y79         LUT1 (Prop_lut1_I0_O)        0.043     5.511 r  mulf0/operator/RoundingAdder/i__carry_i_1/O
                         net (fo=5, routed)           0.303     5.814    addf0/operator/ps_c1_reg[0][0]
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.314     6.128 r  addf0/operator/_inferred__1/i__carry__0/O[3]
                         net (fo=6, routed)           0.333     6.461    mulf0/operator/RoundingAdder/level4_c1_reg[22][3]
    SLICE_X9Y80          LUT5 (Prop_lut5_I2_O)        0.120     6.581 r  mulf0/operator/RoundingAdder/level4_c1[22]_i_1__0/O
                         net (fo=9, routed)           0.279     6.860    addf0/operator/RightShifterComponent/level4_c1_reg[22]_0
    SLICE_X9Y79          FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=1519, unset)         0.483     5.183    addf0/operator/RightShifterComponent/clk
    SLICE_X9Y79          FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X9Y79          FDRE (Setup_fdre_C_R)       -0.295     4.852    addf0/operator/RightShifterComponent/level4_c1_reg[14]
  -------------------------------------------------------------------
                         required time                          4.852    
                         arrival time                          -6.860    
  -------------------------------------------------------------------
                         slack                                 -2.008    




