$date
	Mon Sep 26 20:43:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module and_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ s $end
$scope module mux_tb $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 % c $end
$var wire 1 & d $end
$var wire 1 ' e $end
$var wire 1 $ s $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
1%
0$
0#
0"
0!
$end
#20
1!
1&
1#
#40
0!
0&
0#
1"
#60
1!
1&
1#
#80
0!
0%
0&
1$
0#
0"
#100
1#
#120
1!
1'
0#
1"
#140
1#
