IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.79        Core1: 37.41        
Core2: 27.52        Core3: 36.66        
Core4: 26.67        Core5: 36.86        
Core6: 27.05        Core7: 40.22        
Core8: 26.27        Core9: 27.46        
Core10: 24.46        Core11: 38.48        
Core12: 26.85        Core13: 32.11        
Core14: 27.06        Core15: 29.82        
Core16: 26.86        Core17: 34.08        
Core18: 27.45        Core19: 35.69        
Core20: 27.88        Core21: 31.71        
Core22: 27.89        Core23: 33.29        
Core24: 25.19        Core25: 32.84        
Core26: 28.29        Core27: 39.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.07
Socket1: 34.61
DDR read Latency(ns)
Socket0: 41564.12
Socket1: 153.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.07        Core1: 37.92        
Core2: 28.37        Core3: 37.94        
Core4: 28.79        Core5: 37.36        
Core6: 27.95        Core7: 38.82        
Core8: 28.08        Core9: 26.45        
Core10: 28.48        Core11: 37.66        
Core12: 30.48        Core13: 32.30        
Core14: 27.73        Core15: 30.96        
Core16: 26.94        Core17: 34.43        
Core18: 30.46        Core19: 35.67        
Core20: 29.04        Core21: 32.68        
Core22: 29.97        Core23: 33.74        
Core24: 27.21        Core25: 33.80        
Core26: 29.80        Core27: 36.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.14
Socket1: 35.06
DDR read Latency(ns)
Socket0: 42153.25
Socket1: 153.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.31        Core1: 38.02        
Core2: 19.79        Core3: 38.45        
Core4: 26.64        Core5: 37.52        
Core6: 30.53        Core7: 38.29        
Core8: 29.95        Core9: 25.28        
Core10: 28.76        Core11: 36.71        
Core12: 28.86        Core13: 33.30        
Core14: 26.57        Core15: 32.87        
Core16: 26.25        Core17: 34.95        
Core18: 18.48        Core19: 35.61        
Core20: 20.35        Core21: 34.66        
Core22: 27.70        Core23: 34.28        
Core24: 21.98        Core25: 34.34        
Core26: 28.21        Core27: 34.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.90
Socket1: 35.57
DDR read Latency(ns)
Socket0: 41173.02
Socket1: 154.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.95        Core1: 38.52        
Core2: 28.07        Core3: 38.17        
Core4: 29.43        Core5: 37.91        
Core6: 30.07        Core7: 38.18        
Core8: 29.52        Core9: 27.10        
Core10: 28.58        Core11: 36.39        
Core12: 29.70        Core13: 33.49        
Core14: 31.45        Core15: 34.50        
Core16: 27.42        Core17: 35.15        
Core18: 28.88        Core19: 36.27        
Core20: 31.19        Core21: 35.08        
Core22: 28.32        Core23: 34.60        
Core24: 26.84        Core25: 35.21        
Core26: 28.67        Core27: 36.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.59
Socket1: 36.09
DDR read Latency(ns)
Socket0: 43372.59
Socket1: 154.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.02        Core1: 38.52        
Core2: 30.95        Core3: 38.30        
Core4: 29.34        Core5: 37.77        
Core6: 29.76        Core7: 38.48        
Core8: 29.73        Core9: 27.00        
Core10: 26.88        Core11: 35.32        
Core12: 28.62        Core13: 32.93        
Core14: 28.57        Core15: 32.75        
Core16: 28.77        Core17: 35.04        
Core18: 29.92        Core19: 35.08        
Core20: 27.91        Core21: 35.20        
Core22: 29.04        Core23: 34.30        
Core24: 28.15        Core25: 34.58        
Core26: 30.77        Core27: 34.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.31
Socket1: 35.54
DDR read Latency(ns)
Socket0: 41815.58
Socket1: 153.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.14        Core1: 38.10        
Core2: 28.28        Core3: 37.76        
Core4: 29.91        Core5: 37.11        
Core6: 30.96        Core7: 39.30        
Core8: 27.79        Core9: 26.26        
Core10: 30.10        Core11: 36.42        
Core12: 28.23        Core13: 32.71        
Core14: 27.98        Core15: 31.41        
Core16: 28.93        Core17: 34.88        
Core18: 28.60        Core19: 35.72        
Core20: 28.58        Core21: 33.07        
Core22: 29.13        Core23: 34.36        
Core24: 26.82        Core25: 33.82        
Core26: 29.35        Core27: 37.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.51
Socket1: 35.27
DDR read Latency(ns)
Socket0: 42571.75
Socket1: 153.38
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.14        Core1: 38.82        
Core2: 29.24        Core3: 39.06        
Core4: 26.42        Core5: 38.81        
Core6: 26.88        Core7: 36.29        
Core8: 26.32        Core9: 28.50        
Core10: 25.94        Core11: 38.25        
Core12: 27.28        Core13: 35.72        
Core14: 29.50        Core15: 39.40        
Core16: 26.97        Core17: 36.24        
Core18: 26.45        Core19: 35.85        
Core20: 27.29        Core21: 35.53        
Core22: 28.02        Core23: 35.90        
Core24: 28.62        Core25: 36.34        
Core26: 30.72        Core27: 37.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.94
Socket1: 37.23
DDR read Latency(ns)
Socket0: 45895.75
Socket1: 154.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.01        Core1: 38.61        
Core2: 29.59        Core3: 38.92        
Core4: 31.12        Core5: 38.45        
Core6: 28.06        Core7: 36.13        
Core8: 27.67        Core9: 27.54        
Core10: 26.90        Core11: 38.42        
Core12: 29.11        Core13: 35.63        
Core14: 29.78        Core15: 39.27        
Core16: 27.26        Core17: 36.21        
Core18: 28.61        Core19: 35.69        
Core20: 27.11        Core21: 34.86        
Core22: 26.71        Core23: 35.81        
Core24: 29.22        Core25: 36.66        
Core26: 27.46        Core27: 37.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.27
Socket1: 37.11
DDR read Latency(ns)
Socket0: 46637.35
Socket1: 155.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.01        Core1: 38.85        
Core2: 19.52        Core3: 38.80        
Core4: 22.03        Core5: 38.84        
Core6: 23.01        Core7: 36.77        
Core8: 26.52        Core9: 26.20        
Core10: 25.39        Core11: 38.17        
Core12: 26.02        Core13: 35.70        
Core14: 26.95        Core15: 39.47        
Core16: 26.85        Core17: 36.21        
Core18: 28.90        Core19: 35.96        
Core20: 28.27        Core21: 35.25        
Core22: 28.44        Core23: 36.18        
Core24: 26.89        Core25: 36.80        
Core26: 28.48        Core27: 37.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.72
Socket1: 37.24
DDR read Latency(ns)
Socket0: 44676.72
Socket1: 154.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.35        Core1: 38.78        
Core2: 28.78        Core3: 39.06        
Core4: 28.53        Core5: 38.69        
Core6: 27.52        Core7: 37.28        
Core8: 26.22        Core9: 27.01        
Core10: 28.26        Core11: 37.69        
Core12: 27.58        Core13: 36.28        
Core14: 27.47        Core15: 39.56        
Core16: 27.18        Core17: 35.98        
Core18: 27.47        Core19: 35.10        
Core20: 28.62        Core21: 34.90        
Core22: 28.94        Core23: 35.58        
Core24: 28.06        Core25: 35.82        
Core26: 29.76        Core27: 37.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.32
Socket1: 37.06
DDR read Latency(ns)
Socket0: 46740.57
Socket1: 154.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.51        Core1: 38.93        
Core2: 29.47        Core3: 38.67        
Core4: 28.81        Core5: 37.62        
Core6: 27.83        Core7: 35.96        
Core8: 28.19        Core9: 26.54        
Core10: 28.25        Core11: 37.26        
Core12: 29.89        Core13: 35.79        
Core14: 29.76        Core15: 38.80        
Core16: 27.24        Core17: 35.65        
Core18: 27.58        Core19: 35.20        
Core20: 28.19        Core21: 36.42        
Core22: 29.67        Core23: 35.30        
Core24: 28.34        Core25: 35.74        
Core26: 29.62        Core27: 36.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.60
Socket1: 36.71
DDR read Latency(ns)
Socket0: 46612.42
Socket1: 154.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.97        Core1: 38.71        
Core2: 26.67        Core3: 39.05        
Core4: 28.36        Core5: 39.05        
Core6: 28.00        Core7: 36.83        
Core8: 25.69        Core9: 26.55        
Core10: 26.87        Core11: 38.05        
Core12: 27.98        Core13: 35.63        
Core14: 28.38        Core15: 39.88        
Core16: 28.70        Core17: 36.14        
Core18: 27.48        Core19: 36.01        
Core20: 27.15        Core21: 35.11        
Core22: 26.84        Core23: 35.71        
Core24: 27.00        Core25: 36.54        
Core26: 28.00        Core27: 37.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.70
Socket1: 37.18
DDR read Latency(ns)
Socket0: 46448.47
Socket1: 154.10
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.81        Core1: 37.79        
Core2: 28.36        Core3: 39.88        
Core4: 30.22        Core5: 37.62        
Core6: 26.39        Core7: 35.58        
Core8: 27.45        Core9: 28.35        
Core10: 26.59        Core11: 33.10        
Core12: 27.31        Core13: 33.44        
Core14: 25.55        Core15: 35.94        
Core16: 26.44        Core17: 34.72        
Core18: 27.17        Core19: 35.18        
Core20: 26.98        Core21: 35.61        
Core22: 26.42        Core23: 33.84        
Core24: 28.29        Core25: 33.97        
Core26: 31.67        Core27: 39.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.20
Socket1: 35.57
DDR read Latency(ns)
Socket0: 39597.14
Socket1: 155.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.98        Core1: 38.34        
Core2: 27.08        Core3: 39.81        
Core4: 27.00        Core5: 38.22        
Core6: 23.38        Core7: 35.30        
Core8: 26.56        Core9: 29.42        
Core10: 26.91        Core11: 35.67        
Core12: 27.06        Core13: 33.62        
Core14: 27.14        Core15: 36.47        
Core16: 26.38        Core17: 34.97        
Core18: 27.13        Core19: 35.28        
Core20: 27.11        Core21: 36.88        
Core22: 28.33        Core23: 34.09        
Core24: 27.39        Core25: 34.74        
Core26: 25.11        Core27: 38.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.52
Socket1: 36.15
DDR read Latency(ns)
Socket0: 39432.23
Socket1: 154.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.65        Core1: 38.26        
Core2: 27.39        Core3: 39.13        
Core4: 27.28        Core5: 38.72        
Core6: 28.05        Core7: 34.47        
Core8: 28.58        Core9: 29.56        
Core10: 22.45        Core11: 37.77        
Core12: 23.26        Core13: 33.96        
Core14: 22.00        Core15: 37.15        
Core16: 26.44        Core17: 35.17        
Core18: 24.96        Core19: 35.46        
Core20: 27.55        Core21: 36.34        
Core22: 27.63        Core23: 33.58        
Core24: 29.24        Core25: 33.83        
Core26: 26.69        Core27: 39.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.90
Socket1: 36.18
DDR read Latency(ns)
Socket0: 38157.39
Socket1: 154.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.61        Core1: 38.20        
Core2: 27.64        Core3: 39.05        
Core4: 27.69        Core5: 38.08        
Core6: 26.46        Core7: 36.55        
Core8: 28.68        Core9: 29.24        
Core10: 24.83        Core11: 37.21        
Core12: 27.04        Core13: 33.52        
Core14: 24.88        Core15: 36.57        
Core16: 27.91        Core17: 34.60        
Core18: 24.71        Core19: 35.06        
Core20: 26.07        Core21: 36.50        
Core22: 26.60        Core23: 34.31        
Core24: 26.62        Core25: 34.89        
Core26: 26.66        Core27: 38.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.90
Socket1: 36.26
DDR read Latency(ns)
Socket0: 39955.24
Socket1: 153.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.19        Core1: 38.50        
Core2: 28.91        Core3: 38.51        
Core4: 30.38        Core5: 37.54        
Core6: 28.07        Core7: 38.71        
Core8: 30.09        Core9: 27.72        
Core10: 24.57        Core11: 34.42        
Core12: 27.44        Core13: 32.83        
Core14: 26.61        Core15: 36.69        
Core16: 28.26        Core17: 35.26        
Core18: 27.17        Core19: 35.00        
Core20: 28.05        Core21: 35.42        
Core22: 28.10        Core23: 34.29        
Core24: 26.90        Core25: 34.03        
Core26: 25.81        Core27: 38.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.12
Socket1: 35.90
DDR read Latency(ns)
Socket0: 39438.22
Socket1: 154.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.45        Core1: 38.17        
Core2: 28.15        Core3: 39.25        
Core4: 28.56        Core5: 37.97        
Core6: 28.73        Core7: 35.77        
Core8: 29.66        Core9: 29.14        
Core10: 26.68        Core11: 36.80        
Core12: 26.69        Core13: 33.50        
Core14: 25.58        Core15: 36.29        
Core16: 27.10        Core17: 34.83        
Core18: 24.90        Core19: 35.30        
Core20: 28.01        Core21: 36.39        
Core22: 26.62        Core23: 33.67        
Core24: 26.46        Core25: 34.28        
Core26: 29.26        Core27: 38.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.80
Socket1: 36.10
DDR read Latency(ns)
Socket0: 40251.30
Socket1: 153.56
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.73        Core1: 38.12        
Core2: 26.94        Core3: 38.02        
Core4: 25.85        Core5: 37.63        
Core6: 25.90        Core7: 40.08        
Core8: 26.37        Core9: 25.71        
Core10: 25.82        Core11: 38.02        
Core12: 25.66        Core13: 33.31        
Core14: 26.03        Core15: 31.94        
Core16: 24.46        Core17: 36.02        
Core18: 25.42        Core19: 35.60        
Core20: 26.42        Core21: 35.34        
Core22: 26.13        Core23: 35.36        
Core24: 25.51        Core25: 33.25        
Core26: 27.76        Core27: 36.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.46
Socket1: 35.79
DDR read Latency(ns)
Socket0: 44996.89
Socket1: 153.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.99        Core1: 38.47        
Core2: 27.08        Core3: 38.16        
Core4: 27.49        Core5: 37.57        
Core6: 27.84        Core7: 39.18        
Core8: 28.95        Core9: 25.15        
Core10: 27.33        Core11: 39.30        
Core12: 29.10        Core13: 33.86        
Core14: 26.58        Core15: 32.60        
Core16: 25.94        Core17: 36.06        
Core18: 28.16        Core19: 35.75        
Core20: 26.39        Core21: 35.65        
Core22: 26.51        Core23: 33.94        
Core24: 26.11        Core25: 32.57        
Core26: 27.03        Core27: 35.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.31
Socket1: 35.72
DDR read Latency(ns)
Socket0: 43398.88
Socket1: 153.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.98        Core1: 38.44        
Core2: 22.51        Core3: 37.96        
Core4: 25.86        Core5: 37.70        
Core6: 22.58        Core7: 38.45        
Core8: 24.27        Core9: 26.34        
Core10: 26.75        Core11: 38.22        
Core12: 20.30        Core13: 33.77        
Core14: 27.51        Core15: 35.26        
Core16: 22.51        Core17: 36.00        
Core18: 29.73        Core19: 36.89        
Core20: 26.28        Core21: 36.57        
Core22: 27.09        Core23: 35.53        
Core24: 25.10        Core25: 34.40        
Core26: 26.45        Core27: 35.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.65
Socket1: 36.43
DDR read Latency(ns)
Socket0: 43263.24
Socket1: 153.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.19        Core1: 37.88        
Core2: 25.60        Core3: 37.91        
Core4: 27.92        Core5: 37.72        
Core6: 28.33        Core7: 38.76        
Core8: 28.59        Core9: 26.48        
Core10: 25.75        Core11: 38.06        
Core12: 25.70        Core13: 33.22        
Core14: 28.07        Core15: 33.61        
Core16: 26.23        Core17: 35.80        
Core18: 27.66        Core19: 36.73        
Core20: 27.86        Core21: 35.16        
Core22: 26.20        Core23: 35.26        
Core24: 26.62        Core25: 33.18        
Core26: 26.18        Core27: 35.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.47
Socket1: 35.92
DDR read Latency(ns)
Socket0: 45189.67
Socket1: 153.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.80        Core1: 38.55        
Core2: 26.29        Core3: 39.11        
Core4: 27.20        Core5: 37.91        
Core6: 26.34        Core7: 38.27        
Core8: 27.62        Core9: 23.39        
Core10: 25.32        Core11: 37.64        
Core12: 25.76        Core13: 34.08        
Core14: 26.22        Core15: 34.57        
Core16: 29.33        Core17: 36.24        
Core18: 26.03        Core19: 36.84        
Core20: 26.25        Core21: 36.40        
Core22: 27.30        Core23: 35.32        
Core24: 25.94        Core25: 34.03        
Core26: 28.00        Core27: 33.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.94
Socket1: 36.24
DDR read Latency(ns)
Socket0: 43263.89
Socket1: 153.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.37        Core1: 38.53        
Core2: 24.86        Core3: 39.22        
Core4: 27.98        Core5: 37.97        
Core6: 26.95        Core7: 36.85        
Core8: 29.57        Core9: 23.62        
Core10: 25.56        Core11: 37.12        
Core12: 26.02        Core13: 34.03        
Core14: 25.91        Core15: 35.06        
Core16: 26.34        Core17: 36.49        
Core18: 27.07        Core19: 36.84        
Core20: 27.29        Core21: 37.09        
Core22: 26.80        Core23: 34.85        
Core24: 25.75        Core25: 35.56        
Core26: 25.18        Core27: 34.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.52
Socket1: 36.42
DDR read Latency(ns)
Socket0: 43367.59
Socket1: 153.60
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.88        Core1: 39.41        
Core2: 27.47        Core3: 37.43        
Core4: 24.27        Core5: 37.69        
Core6: 25.65        Core7: 36.49        
Core8: 27.15        Core9: 26.21        
Core10: 27.55        Core11: 37.42        
Core12: 26.22        Core13: 34.20        
Core14: 25.97        Core15: 34.83        
Core16: 25.33        Core17: 36.83        
Core18: 25.54        Core19: 36.80        
Core20: 27.49        Core21: 39.16        
Core22: 26.28        Core23: 36.76        
Core24: 26.16        Core25: 36.54        
Core26: 31.44        Core27: 40.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.41
Socket1: 36.93
DDR read Latency(ns)
Socket0: 38027.23
Socket1: 152.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.45        Core1: 39.75        
Core2: 27.03        Core3: 37.06        
Core4: 26.34        Core5: 37.96        
Core6: 25.80        Core7: 35.20        
Core8: 27.04        Core9: 26.98        
Core10: 27.50        Core11: 35.88        
Core12: 26.66        Core13: 34.52        
Core14: 28.60        Core15: 35.75        
Core16: 25.61        Core17: 37.04        
Core18: 27.73        Core19: 37.46        
Core20: 27.25        Core21: 42.57        
Core22: 31.22        Core23: 36.92        
Core24: 27.88        Core25: 37.01        
Core26: 29.01        Core27: 40.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.15
Socket1: 37.08
DDR read Latency(ns)
Socket0: 38950.98
Socket1: 152.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.43        Core1: 39.27        
Core2: 22.75        Core3: 36.77        
Core4: 38.29        Core5: 37.89        
Core6: 25.33        Core7: 32.44        
Core8: 41.16        Core9: 27.31        
Core10: 26.25        Core11: 33.86        
Core12: 18.49        Core13: 35.45        
Core14: 29.81        Core15: 34.73        
Core16: 27.14        Core17: 36.03        
Core18: 29.09        Core19: 36.91        
Core20: 28.76        Core21: 42.68        
Core22: 29.12        Core23: 36.67        
Core24: 28.33        Core25: 37.73        
Core26: 29.66        Core27: 41.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.44
Socket1: 36.51
DDR read Latency(ns)
Socket0: 37452.09
Socket1: 152.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.02        Core1: 39.79        
Core2: 25.97        Core3: 36.37        
Core4: 26.33        Core5: 37.72        
Core6: 23.85        Core7: 33.94        
Core8: 27.79        Core9: 27.21        
Core10: 25.67        Core11: 34.61        
Core12: 26.84        Core13: 35.67        
Core14: 27.09        Core15: 36.01        
Core16: 25.15        Core17: 37.40        
Core18: 25.63        Core19: 37.05        
Core20: 25.89        Core21: 42.74        
Core22: 26.92        Core23: 37.11        
Core24: 28.67        Core25: 37.04        
Core26: 28.14        Core27: 40.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.51
Socket1: 36.95
DDR read Latency(ns)
Socket0: 38223.94
Socket1: 152.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.82        Core1: 39.61        
Core2: 28.88        Core3: 36.68        
Core4: 27.94        Core5: 37.73        
Core6: 28.34        Core7: 31.45        
Core8: 28.73        Core9: 28.12        
Core10: 27.30        Core11: 35.33        
Core12: 28.79        Core13: 35.71        
Core14: 26.39        Core15: 34.87        
Core16: 25.42        Core17: 37.17        
Core18: 25.28        Core19: 36.76        
Core20: 27.87        Core21: 42.69        
Core22: 28.78        Core23: 37.05        
Core24: 28.35        Core25: 38.05        
Core26: 29.15        Core27: 42.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.87
Socket1: 36.71
DDR read Latency(ns)
Socket0: 38589.29
Socket1: 152.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.20        Core1: 39.69        
Core2: 28.24        Core3: 36.92        
Core4: 29.29        Core5: 37.72        
Core6: 26.08        Core7: 31.77        
Core8: 27.90        Core9: 27.65        
Core10: 26.87        Core11: 34.92        
Core12: 28.83        Core13: 35.62        
Core14: 26.37        Core15: 35.54        
Core16: 26.46        Core17: 35.88        
Core18: 26.54        Core19: 36.85        
Core20: 28.07        Core21: 42.43        
Core22: 28.74        Core23: 37.02        
Core24: 28.58        Core25: 37.25        
Core26: 27.97        Core27: 42.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.55
Socket1: 36.64
DDR read Latency(ns)
Socket0: 38708.42
Socket1: 152.23
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.23        Core1: 36.01        
Core2: 28.04        Core3: 36.82        
Core4: 27.70        Core5: 35.01        
Core6: 27.14        Core7: 36.54        
Core8: 29.25        Core9: 26.65        
Core10: 29.67        Core11: 35.60        
Core12: 26.75        Core13: 34.43        
Core14: 27.54        Core15: 36.14        
Core16: 25.86        Core17: 34.92        
Core18: 27.60        Core19: 34.84        
Core20: 26.14        Core21: 32.96        
Core22: 25.71        Core23: 34.82        
Core24: 25.46        Core25: 32.57        
Core26: 26.65        Core27: 38.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.77
Socket1: 35.09
DDR read Latency(ns)
Socket0: 41252.45
Socket1: 156.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.05        Core1: 36.11        
Core2: 31.97        Core3: 37.43        
Core4: 29.05        Core5: 35.42        
Core6: 27.68        Core7: 37.19        
Core8: 30.75        Core9: 27.59        
Core10: 29.73        Core11: 36.21        
Core12: 29.41        Core13: 35.06        
Core14: 27.57        Core15: 36.08        
Core16: 33.47        Core17: 35.15        
Core18: 28.85        Core19: 35.08        
Core20: 24.87        Core21: 33.89        
Core22: 27.00        Core23: 34.73        
Core24: 29.37        Core25: 33.24        
Core26: 27.26        Core27: 36.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.51
Socket1: 35.45
DDR read Latency(ns)
Socket0: 42870.09
Socket1: 157.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.55        Core1: 35.21        
Core2: 26.75        Core3: 37.60        
Core4: 28.43        Core5: 34.14        
Core6: 28.92        Core7: 35.68        
Core8: 27.20        Core9: 25.82        
Core10: 27.23        Core11: 34.00        
Core12: 29.97        Core13: 34.06        
Core14: 29.08        Core15: 34.63        
Core16: 28.84        Core17: 34.56        
Core18: 30.67        Core19: 34.73        
Core20: 27.92        Core21: 31.99        
Core22: 28.29        Core23: 34.21        
Core24: 19.47        Core25: 32.52        
Core26: 27.03        Core27: 38.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.10
Socket1: 34.52
DDR read Latency(ns)
Socket0: 40394.10
Socket1: 158.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.05        Core1: 35.84        
Core2: 29.94        Core3: 37.02        
Core4: 26.33        Core5: 34.19        
Core6: 27.07        Core7: 37.30        
Core8: 28.98        Core9: 25.65        
Core10: 27.32        Core11: 34.58        
Core12: 28.37        Core13: 34.66        
Core14: 28.24        Core15: 35.17        
Core16: 29.73        Core17: 34.83        
Core18: 29.93        Core19: 34.77        
Core20: 25.73        Core21: 32.94        
Core22: 26.06        Core23: 34.75        
Core24: 25.87        Core25: 32.45        
Core26: 26.57        Core27: 38.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.97
Socket1: 34.89
DDR read Latency(ns)
Socket0: 41782.08
Socket1: 157.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.67        Core1: 35.75        
Core2: 29.29        Core3: 37.18        
Core4: 28.64        Core5: 34.52        
Core6: 27.89        Core7: 35.71        
Core8: 29.31        Core9: 25.45        
Core10: 27.89        Core11: 36.02        
Core12: 28.74        Core13: 34.22        
Core14: 28.43        Core15: 35.48        
Core16: 28.45        Core17: 34.74        
Core18: 28.68        Core19: 34.65        
Core20: 26.09        Core21: 32.79        
Core22: 27.19        Core23: 34.48        
Core24: 26.72        Core25: 32.49        
Core26: 26.66        Core27: 36.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.43
Socket1: 34.77
DDR read Latency(ns)
Socket0: 41748.27
Socket1: 157.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.00        Core1: 36.05        
Core2: 29.12        Core3: 38.43        
Core4: 27.61        Core5: 35.67        
Core6: 27.56        Core7: 37.74        
Core8: 28.31        Core9: 25.86        
Core10: 26.70        Core11: 34.26        
Core12: 27.18        Core13: 34.52        
Core14: 27.44        Core15: 36.81        
Core16: 27.66        Core17: 35.17        
Core18: 28.10        Core19: 35.85        
Core20: 25.66        Core21: 33.71        
Core22: 27.99        Core23: 35.08        
Core24: 27.09        Core25: 33.27        
Core26: 25.31        Core27: 37.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.63
Socket1: 35.47
DDR read Latency(ns)
Socket0: 40913.90
Socket1: 156.73
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.62        Core1: 35.49        
Core2: 24.53        Core3: 38.76        
Core4: 20.90        Core5: 34.05        
Core6: 19.11        Core7: 30.85        
Core8: 27.42        Core9: 24.36        
Core10: 29.06        Core11: 31.49        
Core12: 26.09        Core13: 29.18        
Core14: 27.03        Core15: 40.36        
Core16: 26.56        Core17: 30.05        
Core18: 27.50        Core19: 30.05        
Core20: 25.24        Core21: 30.96        
Core22: 27.01        Core23: 36.43        
Core24: 26.12        Core25: 29.99        
Core26: 26.78        Core27: 36.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.22
Socket1: 32.47
DDR read Latency(ns)
Socket0: 39516.76
Socket1: 162.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.12        Core1: 35.11        
Core2: 28.71        Core3: 38.81        
Core4: 27.49        Core5: 34.65        
Core6: 27.31        Core7: 30.59        
Core8: 28.19        Core9: 23.81        
Core10: 26.47        Core11: 31.26        
Core12: 27.73        Core13: 30.69        
Core14: 27.21        Core15: 40.47        
Core16: 26.80        Core17: 30.75        
Core18: 29.85        Core19: 31.22        
Core20: 25.56        Core21: 31.37        
Core22: 26.82        Core23: 35.64        
Core24: 25.94        Core25: 30.44        
Core26: 28.77        Core27: 36.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.02
Socket1: 32.79
DDR read Latency(ns)
Socket0: 40607.78
Socket1: 160.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.32        Core1: 35.15        
Core2: 20.60        Core3: 38.55        
Core4: 28.08        Core5: 34.34        
Core6: 28.06        Core7: 30.27        
Core8: 28.11        Core9: 23.79        
Core10: 28.30        Core11: 31.00        
Core12: 25.94        Core13: 29.53        
Core14: 26.10        Core15: 40.24        
Core16: 29.04        Core17: 29.84        
Core18: 25.29        Core19: 29.91        
Core20: 28.03        Core21: 30.46        
Core22: 22.36        Core23: 37.50        
Core24: 20.88        Core25: 29.74        
Core26: 19.08        Core27: 36.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.89
Socket1: 32.22
DDR read Latency(ns)
Socket0: 39273.04
Socket1: 162.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.00        Core1: 35.51        
Core2: 28.28        Core3: 38.45        
Core4: 27.15        Core5: 34.59        
Core6: 27.31        Core7: 30.87        
Core8: 29.22        Core9: 23.05        
Core10: 28.01        Core11: 31.36        
Core12: 28.14        Core13: 31.15        
Core14: 26.49        Core15: 40.66        
Core16: 28.03        Core17: 30.10        
Core18: 29.81        Core19: 31.34        
Core20: 27.82        Core21: 31.55        
Core22: 27.71        Core23: 35.97        
Core24: 28.06        Core25: 30.52        
Core26: 28.18        Core27: 35.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.21
Socket1: 32.82
DDR read Latency(ns)
Socket0: 40997.55
Socket1: 160.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.38        Core1: 35.18        
Core2: 27.73        Core3: 38.76        
Core4: 26.45        Core5: 35.15        
Core6: 26.95        Core7: 29.32        
Core8: 27.39        Core9: 24.20        
Core10: 26.41        Core11: 30.99        
Core12: 26.98        Core13: 29.61        
Core14: 25.65        Core15: 37.04        
Core16: 28.67        Core17: 30.54        
Core18: 27.34        Core19: 29.89        
Core20: 26.73        Core21: 30.54        
Core22: 28.35        Core23: 37.33        
Core24: 28.04        Core25: 32.46        
Core26: 31.09        Core27: 36.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.21
Socket1: 32.66
DDR read Latency(ns)
Socket0: 41068.53
Socket1: 162.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.30        Core1: 35.21        
Core2: 26.61        Core3: 38.85        
Core4: 28.96        Core5: 35.10        
Core6: 28.83        Core7: 30.53        
Core8: 29.29        Core9: 23.03        
Core10: 27.86        Core11: 31.48        
Core12: 27.19        Core13: 29.91        
Core14: 27.88        Core15: 39.86        
Core16: 26.77        Core17: 30.53        
Core18: 27.28        Core19: 30.48        
Core20: 26.30        Core21: 30.65        
Core22: 30.47        Core23: 37.11        
Core24: 26.19        Core25: 30.67        
Core26: 28.34        Core27: 36.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.16
Socket1: 32.65
DDR read Latency(ns)
Socket0: 40447.89
Socket1: 160.94
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.11        Core1: 37.52        
Core2: 25.86        Core3: 38.18        
Core4: 25.94        Core5: 36.33        
Core6: 25.68        Core7: 37.53        
Core8: 28.10        Core9: 25.52        
Core10: 25.38        Core11: 33.56        
Core12: 25.24        Core13: 33.44        
Core14: 25.88        Core15: 37.73        
Core16: 26.78        Core17: 34.87        
Core18: 27.70        Core19: 34.24        
Core20: 27.61        Core21: 37.72        
Core22: 27.37        Core23: 34.93        
Core24: 27.07        Core25: 33.83        
Core26: 28.12        Core27: 37.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.04
Socket1: 35.78
DDR read Latency(ns)
Socket0: 44268.59
Socket1: 154.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.98        Core1: 36.95        
Core2: 28.26        Core3: 38.47        
Core4: 26.22        Core5: 36.70        
Core6: 28.21        Core7: 37.62        
Core8: 25.91        Core9: 25.66        
Core10: 23.36        Core11: 33.79        
Core12: 26.75        Core13: 33.17        
Core14: 27.36        Core15: 37.75        
Core16: 26.55        Core17: 34.49        
Core18: 27.06        Core19: 34.20        
Core20: 29.18        Core21: 37.53        
Core22: 27.17        Core23: 35.21        
Core24: 24.18        Core25: 33.98        
Core26: 27.72        Core27: 36.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.57
Socket1: 35.78
DDR read Latency(ns)
Socket0: 44074.98
Socket1: 154.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.74        Core1: 37.46        
Core2: 20.99        Core3: 38.28        
Core4: 21.39        Core5: 36.19        
Core6: 25.84        Core7: 36.74        
Core8: 21.98        Core9: 25.57        
Core10: 24.53        Core11: 33.72        
Core12: 27.78        Core13: 33.15        
Core14: 25.13        Core15: 37.94        
Core16: 28.86        Core17: 34.74        
Core18: 27.09        Core19: 33.97        
Core20: 28.89        Core21: 37.09        
Core22: 28.57        Core23: 35.45        
Core24: 28.58        Core25: 33.47        
Core26: 29.06        Core27: 36.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.55
Socket1: 35.64
DDR read Latency(ns)
Socket0: 42465.78
Socket1: 154.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.23        Core1: 37.66        
Core2: 28.36        Core3: 38.60        
Core4: 26.94        Core5: 37.10        
Core6: 29.28        Core7: 37.18        
Core8: 27.75        Core9: 25.51        
Core10: 24.80        Core11: 34.23        
Core12: 26.24        Core13: 33.47        
Core14: 25.94        Core15: 37.22        
Core16: 28.39        Core17: 35.05        
Core18: 27.27        Core19: 34.34        
Core20: 28.94        Core21: 36.36        
Core22: 28.82        Core23: 35.66        
Core24: 26.85        Core25: 34.21        
Core26: 27.55        Core27: 37.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.60
Socket1: 35.96
DDR read Latency(ns)
Socket0: 44148.94
Socket1: 153.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.03        Core1: 37.53        
Core2: 29.21        Core3: 38.98        
Core4: 30.22        Core5: 36.58        
Core6: 27.60        Core7: 36.68        
Core8: 26.19        Core9: 25.10        
Core10: 25.80        Core11: 34.01        
Core12: 24.63        Core13: 33.23        
Core14: 27.60        Core15: 37.80        
Core16: 27.89        Core17: 35.17        
Core18: 26.97        Core19: 34.33        
Core20: 29.16        Core21: 37.29        
Core22: 28.79        Core23: 34.98        
Core24: 26.85        Core25: 33.77        
Core26: 28.96        Core27: 38.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.53
Socket1: 35.89
DDR read Latency(ns)
Socket0: 43207.98
Socket1: 154.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.11        Core1: 37.78        
Core2: 28.68        Core3: 39.18        
Core4: 26.73        Core5: 36.53        
Core6: 27.94        Core7: 37.72        
Core8: 27.36        Core9: 25.41        
Core10: 24.12        Core11: 34.52        
Core12: 25.66        Core13: 33.86        
Core14: 26.49        Core15: 37.78        
Core16: 26.39        Core17: 35.51        
Core18: 25.66        Core19: 34.51        
Core20: 26.53        Core21: 36.13        
Core22: 27.61        Core23: 35.33        
Core24: 28.93        Core25: 34.46        
Core26: 25.46        Core27: 36.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.55
Socket1: 36.05
DDR read Latency(ns)
Socket0: 43909.48
Socket1: 154.55
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.03        Core1: 38.23        
Core2: 26.58        Core3: 37.15        
Core4: 25.79        Core5: 37.16        
Core6: 27.11        Core7: 34.56        
Core8: 27.43        Core9: 27.06        
Core10: 24.77        Core11: 32.96        
Core12: 25.33        Core13: 36.08        
Core14: 24.95        Core15: 37.69        
Core16: 26.03        Core17: 34.55        
Core18: 24.85        Core19: 33.90        
Core20: 25.51        Core21: 33.82        
Core22: 26.57        Core23: 34.94        
Core24: 25.99        Core25: 39.51        
Core26: 27.47        Core27: 40.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.91
Socket1: 35.88
DDR read Latency(ns)
Socket0: 39861.01
Socket1: 153.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.25        Core1: 38.19        
Core2: 29.14        Core3: 37.37        
Core4: 28.37        Core5: 37.83        
Core6: 26.80        Core7: 34.21        
Core8: 27.67        Core9: 27.59        
Core10: 24.60        Core11: 33.56        
Core12: 28.51        Core13: 36.54        
Core14: 24.06        Core15: 37.73        
Core16: 25.44        Core17: 34.60        
Core18: 25.50        Core19: 34.34        
Core20: 23.80        Core21: 33.96        
Core22: 26.82        Core23: 35.71        
Core24: 27.53        Core25: 41.74        
Core26: 26.07        Core27: 40.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.89
Socket1: 36.20
DDR read Latency(ns)
Socket0: 40124.56
Socket1: 154.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.22        Core1: 38.21        
Core2: 16.37        Core3: 37.38        
Core4: 27.98        Core5: 38.30        
Core6: 26.75        Core7: 34.71        
Core8: 27.87        Core9: 26.43        
Core10: 24.76        Core11: 33.98        
Core12: 27.45        Core13: 36.37        
Core14: 26.01        Core15: 37.22        
Core16: 26.69        Core17: 34.96        
Core18: 25.54        Core19: 34.21        
Core20: 25.04        Core21: 34.18        
Core22: 29.90        Core23: 35.70        
Core24: 27.88        Core25: 39.87        
Core26: 28.08        Core27: 38.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.34
Socket1: 36.23
DDR read Latency(ns)
Socket0: 38186.04
Socket1: 153.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.17        Core1: 38.07        
Core2: 26.87        Core3: 36.92        
Core4: 28.95        Core5: 37.03        
Core6: 27.57        Core7: 34.08        
Core8: 30.19        Core9: 26.12        
Core10: 28.87        Core11: 32.39        
Core12: 27.66        Core13: 36.10        
Core14: 26.70        Core15: 37.55        
Core16: 28.21        Core17: 34.75        
Core18: 25.38        Core19: 34.29        
Core20: 24.75        Core21: 33.72        
Core22: 28.32        Core23: 35.19        
Core24: 26.29        Core25: 40.18        
Core26: 28.77        Core27: 40.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.04
Socket1: 35.80
DDR read Latency(ns)
Socket0: 40794.33
Socket1: 154.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.83        Core1: 37.86        
Core2: 28.13        Core3: 36.99        
Core4: 26.63        Core5: 37.53        
Core6: 26.07        Core7: 34.34        
Core8: 24.62        Core9: 26.36        
Core10: 25.22        Core11: 32.80        
Core12: 27.03        Core13: 35.88        
Core14: 24.76        Core15: 37.78        
Core16: 26.59        Core17: 34.61        
Core18: 25.51        Core19: 33.69        
Core20: 24.93        Core21: 33.64        
Core22: 27.14        Core23: 35.62        
Core24: 25.80        Core25: 41.20        
Core26: 27.35        Core27: 39.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.05
Socket1: 35.84
DDR read Latency(ns)
Socket0: 39770.64
Socket1: 153.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.06        Core1: 37.89        
Core2: 25.79        Core3: 37.05        
Core4: 26.63        Core5: 37.33        
Core6: 26.38        Core7: 36.00        
Core8: 27.40        Core9: 28.89        
Core10: 29.14        Core11: 34.02        
Core12: 27.87        Core13: 36.42        
Core14: 27.21        Core15: 37.72        
Core16: 25.93        Core17: 35.04        
Core18: 24.70        Core19: 33.30        
Core20: 24.53        Core21: 34.47        
Core22: 28.14        Core23: 36.11        
Core24: 26.79        Core25: 39.31        
Core26: 26.56        Core27: 39.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.45
Socket1: 36.23
DDR read Latency(ns)
Socket0: 40106.13
Socket1: 155.34
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.08        Core1: 37.22        
Core2: 27.41        Core3: 37.90        
Core4: 27.23        Core5: 36.85        
Core6: 26.76        Core7: 39.58        
Core8: 24.90        Core9: 25.12        
Core10: 25.27        Core11: 34.45        
Core12: 26.10        Core13: 35.24        
Core14: 25.17        Core15: 39.09        
Core16: 25.49        Core17: 35.25        
Core18: 26.61        Core19: 34.28        
Core20: 25.85        Core21: 31.88        
Core22: 26.98        Core23: 34.38        
Core24: 25.50        Core25: 31.50        
Core26: 29.42        Core27: 35.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.28
Socket1: 35.31
DDR read Latency(ns)
Socket0: 39344.10
Socket1: 154.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.19        Core1: 37.75        
Core2: 30.05        Core3: 38.29        
Core4: 29.21        Core5: 37.99        
Core6: 28.58        Core7: 41.90        
Core8: 26.94        Core9: 24.52        
Core10: 27.37        Core11: 33.37        
Core12: 24.93        Core13: 36.03        
Core14: 26.58        Core15: 40.20        
Core16: 26.29        Core17: 35.43        
Core18: 27.29        Core19: 34.71        
Core20: 26.72        Core21: 34.15        
Core22: 29.51        Core23: 34.83        
Core24: 29.81        Core25: 32.65        
Core26: 27.60        Core27: 37.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.93
Socket1: 36.07
DDR read Latency(ns)
Socket0: 40246.09
Socket1: 154.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.44        Core1: 37.95        
Core2: 22.20        Core3: 38.92        
Core4: 27.97        Core5: 37.36        
Core6: 22.40        Core7: 39.45        
Core8: 28.34        Core9: 26.71        
Core10: 28.18        Core11: 34.75        
Core12: 25.94        Core13: 34.99        
Core14: 25.97        Core15: 39.27        
Core16: 26.06        Core17: 35.96        
Core18: 29.09        Core19: 35.12        
Core20: 27.47        Core21: 34.19        
Core22: 27.99        Core23: 34.87        
Core24: 27.83        Core25: 33.49        
Core26: 24.39        Core27: 34.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.69
Socket1: 36.03
DDR read Latency(ns)
Socket0: 37350.37
Socket1: 154.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.48        Core1: 37.85        
Core2: 29.08        Core3: 39.60        
Core4: 30.62        Core5: 38.44        
Core6: 27.38        Core7: 38.67        
Core8: 27.90        Core9: 22.23        
Core10: 25.40        Core11: 35.50        
Core12: 24.76        Core13: 35.38        
Core14: 26.89        Core15: 39.19        
Core16: 26.66        Core17: 36.05        
Core18: 26.82        Core19: 35.59        
Core20: 27.22        Core21: 34.86        
Core22: 27.18        Core23: 35.16        
Core24: 27.24        Core25: 34.35        
Core26: 27.85        Core27: 35.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.87
Socket1: 36.38
DDR read Latency(ns)
Socket0: 38950.66
Socket1: 155.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.71        Core1: 37.62        
Core2: 27.48        Core3: 39.05        
Core4: 27.01        Core5: 36.19        
Core6: 28.52        Core7: 39.26        
Core8: 28.42        Core9: 25.00        
Core10: 26.10        Core11: 34.85        
Core12: 25.66        Core13: 33.98        
Core14: 26.74        Core15: 38.98        
Core16: 26.81        Core17: 35.48        
Core18: 26.87        Core19: 33.70        
Core20: 24.57        Core21: 34.16        
Core22: 26.98        Core23: 35.34        
Core24: 25.52        Core25: 33.65        
Core26: 27.89        Core27: 33.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.26
Socket1: 35.62
DDR read Latency(ns)
Socket0: 40033.15
Socket1: 157.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.20        Core1: 38.06        
Core2: 27.63        Core3: 39.23        
Core4: 27.72        Core5: 37.81        
Core6: 28.04        Core7: 40.32        
Core8: 26.58        Core9: 26.65        
Core10: 28.57        Core11: 35.44        
Core12: 26.72        Core13: 35.79        
Core14: 26.09        Core15: 38.52        
Core16: 28.17        Core17: 36.10        
Core18: 26.57        Core19: 35.63        
Core20: 27.33        Core21: 35.15        
Core22: 29.96        Core23: 35.21        
Core24: 26.09        Core25: 34.86        
Core26: 26.18        Core27: 35.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.81
Socket1: 36.57
DDR read Latency(ns)
Socket0: 40304.51
Socket1: 155.65
