Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jun  4 11:38:03 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OV7670_VGA_Display_control_sets_placed.rpt
| Design       : OV7670_VGA_Display
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            9 |
| No           | No                    | Yes                    |              69 |           28 |
| No           | Yes                   | No                     |               9 |            4 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |              34 |           12 |
| Yes          | Yes                   | No                     |              25 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-----------------------------------------------------------+---------------------------------+------------------+----------------+--------------+
|            Clock Signal            |                       Enable Signal                       |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+-----------------------------------------------------------+---------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                     | U_SCCB/U_SCCB_controlUnit/r_sda_i_1_n_0                   | reset_IBUF                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                     | U_SCCB/U_SCCB_controlUnit/r_scl                           | reset_IBUF                      |                1 |              1 |         1.00 |
|  ov7670_pclk_IBUF_BUFG             |                                                           |                                 |                2 |              2 |         1.00 |
|  ov7670_pclk_IBUF_BUFG             | U_OV7670_MemController/we                                 |                                 |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                     | U_SCCB/U_SCCB_controlUnit/bitCount[3]_i_1_n_0             | reset_IBUF                      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                     | U_SCCB/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_1_n_0 | reset_IBUF                      |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                     | U_SCCB/U_SCCB_controlUnit/dataBit[5]_i_1_n_0              | reset_IBUF                      |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                     | U_SCCB/U_SCCB_controlUnit/r_addr[6]_i_1_n_0               | reset_IBUF                      |                3 |              7 |         2.33 |
|  ov7670_pclk_IBUF_BUFG             | U_OV7670_MemController/we_i_1_n_0                         | reset_IBUF                      |                3 |              8 |         2.67 |
|  ov7670_pclk_IBUF_BUFG             | U_OV7670_MemController/v_counter0                         | reset_IBUF                      |                2 |              8 |         4.00 |
|  ov7670_pclk_IBUF_BUFG             | U_OV7670_MemController/pix_data[15]                       | reset_IBUF                      |                2 |              8 |         4.00 |
|  U_Btn_Debounce/r_1khz             |                                                           | reset_IBUF                      |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                     |                                                           | U_SCCB/U_SCCB_controlUnit/SR[0] |                4 |              9 |         2.25 |
|  U_VGAController/U_Pix_Clk_Gen/CLK |                                                           | reset_IBUF                      |                3 |             10 |         3.33 |
|  U_VGAController/U_Pix_Clk_Gen/CLK | U_VGAController/U_Pix_Counter/v_counter                   | reset_IBUF                      |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG                     |                                                           |                                 |                7 |             11 |         1.57 |
|  clk_IBUF_BUFG                     |                                                           | reset_IBUF                      |                9 |             25 |         2.78 |
|  ov7670_pclk_IBUF_BUFG             |                                                           | reset_IBUF                      |               13 |             26 |         2.00 |
+------------------------------------+-----------------------------------------------------------+---------------------------------+------------------+----------------+--------------+


