
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
Options:	
Date:		Tue Feb 21 18:25:45 2023
Host:		sig2.eecs.wsu.edu (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (3cores*6cpus*Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz 35840KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		[18:25:45.383948] Configured Lic search path (21.01-s002): :27012@linlic1.vcea.wsu.edu::27012@linlic1.vcea.wsu.edu

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set init_design_settop 0
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file lib/lef/NangateOpenCellLibrary.lef
<CMD> set init_mmmc_file VQS64_4_fm.view
<CMD> set init_verilog VQS64_4_fm.v
<CMD> set pegDefaultResScaleFactor 1.000000
<CMD> set pegDetailResScaleFactor 1.000000
<CMD> init_design
#% Begin Load MMMC data ... (date=02/21 18:29:36, mem=822.9M)
#% End Load MMMC data ... (date=02/21 18:29:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=823.1M, current mem=823.1M)
VRCCorner

Loading LEF file lib/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 280.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from VQS64_4_fm.view
Reading VTLib timing library '/net/ugrads/jtschir1/pvt/ee434/tut_Innovus/lib/lib/NangateOpenCellLibrary_typical.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.01min, real=0.00min, mem=12.0M, fe_cpu=0.57min, fe_real=3.87min, fe_mem=1063.3M) ***
#% Begin Load netlist data ... (date=02/21 18:29:37, mem=835.7M)
*** Begin netlist parsing (mem=1063.3M) ***
Created 134 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'VQS64_4_fm.v'

*** Memory Usage v#1 (Current mem = 1063.289M, initial mem = 476.039M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:01.0, mem=1063.3M) ***
#% End Load netlist data ... (date=02/21 18:29:38, total cpu=0:00:00.1, real=0:00:01.0, peak res=840.7M, current mem=840.7M)
Top level cell is VQS64_4.
Hooked 134 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell VQS64_4 ...
*** Netlist is unique.
Set DBUPerIGU to techSite FreePDK45_38x28_10R_NP_162NW_34O width 380.
** info: there are 135 modules.
** info: there are 2496 stdCell insts.

*** Memory Usage v#1 (Current mem = 1115.715M, initial mem = 476.039M) ***
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File lib/cap/NangateOpenCellLibrary.cap ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: VView1
    RC-Corner Name        : VRCCorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'lib/cap/NangateOpenCellLibrary.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'VQS64_4_fm.sdc' ...
Current (total cpu=0:00:35.4, real=0:03:56, peak res=1115.5M, current mem=1115.5M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File VQS64_4_fm.sdc, Line 8).

INFO (CTE): Reading of timing constraints file VQS64_4_fm.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1122.9M, current mem=1122.9M)
Current (total cpu=0:00:35.5, real=0:03:56, peak res=1122.9M, current mem=1122.9M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> fit
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.981345392877 0.6 5.0 5 5 5
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> fit
<CMD> saveDesign test_01_floorplan.enc
#% Begin save design ... (date=02/21 18:36:39, mem=1215.5M)
% Begin Save ccopt configuration ... (date=02/21 18:36:39, mem=1215.5M)
% End Save ccopt configuration ... (date=02/21 18:36:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1216.5M, current mem=1216.5M)
% Begin Save netlist data ... (date=02/21 18:36:39, mem=1216.5M)
Writing Binary DB to test_01_floorplan.enc.dat/VQS64_4.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/21 18:36:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1216.6M, current mem=1216.6M)
Saving symbol-table file ...
Saving congestion map file test_01_floorplan.enc.dat/VQS64_4.route.congmap.gz ...
% Begin Save AAE data ... (date=02/21 18:36:40, mem=1217.1M)
Saving AAE Data ...
% End Save AAE data ... (date=02/21 18:36:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1217.1M, current mem=1217.1M)
Saving preference file test_01_floorplan.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/21 18:36:41, mem=1220.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/21 18:36:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1220.7M, current mem=1220.7M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/21 18:36:41, mem=1220.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/21 18:36:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1220.8M, current mem=1220.8M)
% Begin Save routing data ... (date=02/21 18:36:42, mem=1220.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1481.8M) ***
% End Save routing data ... (date=02/21 18:36:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1221.1M, current mem=1221.1M)
Saving property file test_01_floorplan.enc.dat/VQS64_4.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1484.8M) ***
% Begin Save power constraints data ... (date=02/21 18:36:42, mem=1221.7M)
% End Save power constraints data ... (date=02/21 18:36:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1221.8M, current mem=1221.8M)
VRCCorner
Generated self-contained design test_01_floorplan.enc.dat
#% End save design ... (date=02/21 18:36:43, total cpu=0:00:00.8, real=0:00:04.0, peak res=1251.5M, current mem=1224.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 1 bottom 1 left 1 right 1} -spacing {top 1 bottom 1 left 1 right 1} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None


viaInitial starts at Tue Feb 21 18:39:23 2023
viaInitial ends at Tue Feb 21 18:39:23 2023
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1535.2M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        4       |       NA       |
|  via1  |        8       |        0       |
| metal2 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> gui_select -rect {-1.74450 103.45850 17.51200 85.54000}
<CMD> deselectAll
**ERROR: (IMPSYT-6000):	No Object Selected.
<CMD> gui_select -rect {-2.14550 104.66200 16.30850 87.67950}
<CMD> deselectAll
<CMD> zoomBox -1.87800 104.79600 8.95350 94.23200
<CMD> gui_select -rect {0.83700 101.65050 2.22800 100.22200}
<CMD> zoomBox 0.81200 101.70050 2.40350 100.13450
<CMD> deselectAll
<CMD> fit
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
*** Begin SPECIAL ROUTE on Tue Feb 21 19:05:37 2023 ***
SPECIAL ROUTE ran on directory: /net/ugrads/jtschir1/pvt/ee434/tut_Innovus
SPECIAL ROUTE ran on machine: sig2.eecs.wsu.edu (Linux 3.10.0-1160.81.1.el7.x86_64 Xeon 2.40Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2951.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 32 used
Read in 32 components
  32 core components: 32 unplaced, 0 placed, 0 fixed
Read in 513 logical pins
Read in 513 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for VDD FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 134
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 67
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2979.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 201 wires.
ViaGen created 134 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       201      |       NA       |
|  via1  |       134      |        0       |
+--------+----------------+----------------+
<CMD> saveDesign test_02_pg.enc
#% Begin save design ... (date=02/21 19:10:08, mem=1279.9M)
% Begin Save ccopt configuration ... (date=02/21 19:10:08, mem=1279.9M)
% End Save ccopt configuration ... (date=02/21 19:10:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1280.1M, current mem=1280.1M)
% Begin Save netlist data ... (date=02/21 19:10:08, mem=1280.1M)
Writing Binary DB to test_02_pg.enc.dat/VQS64_4.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/21 19:10:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1280.1M, current mem=1280.1M)
Saving symbol-table file ...
Saving congestion map file test_02_pg.enc.dat/VQS64_4.route.congmap.gz ...
% Begin Save AAE data ... (date=02/21 19:10:09, mem=1280.2M)
Saving AAE Data ...
% End Save AAE data ... (date=02/21 19:10:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1280.2M, current mem=1280.2M)
Saving preference file test_02_pg.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/21 19:10:10, mem=1280.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/21 19:10:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1280.6M, current mem=1280.6M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/21 19:10:10, mem=1280.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/21 19:10:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1280.6M, current mem=1280.6M)
% Begin Save routing data ... (date=02/21 19:10:10, mem=1280.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1553.3M) ***
% End Save routing data ... (date=02/21 19:10:11, total cpu=0:00:00.0, real=0:00:01.0, peak res=1280.6M, current mem=1280.6M)
Saving property file test_02_pg.enc.dat/VQS64_4.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1556.3M) ***
% Begin Save power constraints data ... (date=02/21 19:10:11, mem=1280.6M)
% End Save power constraints data ... (date=02/21 19:10:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1280.6M, current mem=1280.6M)
VRCCorner
Generated self-contained design test_02_pg.enc.dat
#% End save design ... (date=02/21 19:10:11, total cpu=0:00:00.7, real=0:00:03.0, peak res=1311.3M, current mem=1280.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomBox -1.87800 58.52800 8.82000 45.02200
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
<CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
<CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename *
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -maxRouteLayer 6 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
<CMD> setPlaceMode -fp false
<CMD> place_design
**WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
*** placeDesign #1 [begin] : totSession cpu/real = 0:07:16.8/0:58:41.6 (0.1), mem = 1581.8M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 311 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.4) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.11434 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1680.29 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: VQS64_4
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1683.3)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 3215
End delay calculation. (MEM=1839.9 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1803.29 CPU=0:00:00.8 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=1793.8M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.4 mem=1801.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.5 mem=1801.8M) ***
No user-set net weight.
Net fanout histogram:
2		: 1631 (59.6%) nets
3		: 542 (19.8%) nets
4     -	14	: 551 (20.1%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 10 (0.4%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 1 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=2190 (0 fixed + 2190 movable) #buf cell=0 #inv cell=316 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=2735 #term=9265 #term/net=3.39, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=513
stdCell: 2190 single + 0 double + 0 multi
Total standard cell length = 3.6716 (mm), area = 0.0051 (mm^2)
Estimated cell power/ground rail width = 0.197 um
Average module density = 0.574.
Density for the design = 0.574.
       = stdcell_area 19324 sites (5140 um^2) / alloc_area 33660 sites (8954 um^2).
Pin Density = 0.2753.
            = total # of pins 9265 / total area 33660.
=== lastAutoLevel = 7 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 8.706e-10 (5.09e-10 3.61e-10)
              Est.  stn bbox = 9.013e-10 (5.27e-10 3.74e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1802.3M
Iteration  2: Total net bbox = 8.706e-10 (5.09e-10 3.61e-10)
              Est.  stn bbox = 9.013e-10 (5.27e-10 3.74e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1802.3M
Iteration  3: Total net bbox = 5.322e+01 (2.98e+01 2.34e+01)
              Est.  stn bbox = 6.862e+01 (3.90e+01 2.96e+01)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1806.9M
Active setup views:
    VView1
Iteration  4: Total net bbox = 6.240e+03 (2.73e+03 3.51e+03)
              Est.  stn bbox = 8.787e+03 (4.00e+03 4.79e+03)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1806.9M
Iteration  5: Total net bbox = 1.270e+04 (6.14e+03 6.56e+03)
              Est.  stn bbox = 1.612e+04 (7.86e+03 8.26e+03)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1806.9M
Iteration  6: Total net bbox = 1.434e+04 (7.25e+03 7.09e+03)
              Est.  stn bbox = 1.788e+04 (9.04e+03 8.84e+03)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1808.1M
Iteration  7: Total net bbox = 2.525e+04 (1.26e+04 1.26e+04)
              Est.  stn bbox = 2.882e+04 (1.44e+04 1.44e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1808.1M
Iteration  8: Total net bbox = 2.575e+04 (1.29e+04 1.29e+04)
              Est.  stn bbox = 2.933e+04 (1.47e+04 1.47e+04)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 1808.1M
Iteration  9: Total net bbox = 2.583e+04 (1.27e+04 1.31e+04)
              Est.  stn bbox = 2.933e+04 (1.45e+04 1.49e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1810.1M
Iteration 10: Total net bbox = 2.636e+04 (1.31e+04 1.32e+04)
              Est.  stn bbox = 2.988e+04 (1.49e+04 1.50e+04)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 1810.1M
Iteration 11: Total net bbox = 2.636e+04 (1.31e+04 1.32e+04)
              Est.  stn bbox = 2.988e+04 (1.49e+04 1.50e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1810.1M
Iteration 12: Total net bbox = 2.636e+04 (1.31e+04 1.32e+04)
              Est.  stn bbox = 2.988e+04 (1.49e+04 1.50e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1810.1M
*** cost = 2.636e+04 (1.31e+04 1.32e+04) (cpu for global=0:00:05.8) real=0:00:07.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
Solver runtime cpu: 0:00:03.7 real: 0:00:03.6
Core Placement runtime cpu: 0:00:03.9 real: 0:00:04.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:07:27 mem=1810.1M) ***
Total net bbox length = 2.682e+04 (1.378e+04 1.305e+04) (ext = 9.224e+03)
Move report: Detail placement moves 2190 insts, mean move: 0.42 um, max move: 11.84 um 
	Max move on inst (rC6_reg[0]): (14.84, 28.75) --> (11.31, 20.44)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1834.1MB
Summary Report:
Instances move: 2190 (out of 2190 movable)
Instances flipped: 0
Mean displacement: 0.42 um
Max displacement: 11.84 um (Instance: rC6_reg[0]) (14.8385, 28.755) -> (11.31, 20.44)
	Length: 17 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFF_X1
Total net bbox length = 2.491e+04 (1.179e+04 1.313e+04) (ext = 8.685e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1834.1MB
*** Finished refinePlace (0:07:27 mem=1834.1M) ***
*** End of Placement (cpu=0:00:07.4, real=0:00:09.0, mem=1834.1M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 49 )
Density distribution unevenness ratio = 4.992%
*** Free Virtual Timing Model ...(mem=1834.1M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.11434 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: VQS64_4
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1824.34)
Total number of fetched objects 3215
End delay calculation. (MEM=1867.55 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1867.55 CPU=0:00:00.6 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 146 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 146
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2735 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2735
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2735 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.935800e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1866.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   8752 
[NR-eGR]  metal2   (2V)         14666  12817 
[NR-eGR]  metal3   (3H)         13317    333 
[NR-eGR]  metal4   (4V)          1611    134 
[NR-eGR]  metal5   (5H)          1076     59 
[NR-eGR]  metal6   (6V)           563     26 
[NR-eGR]  metal7   (7H)             0     10 
[NR-eGR]  metal8   (8V)             0      4 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        31233  22135 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 24769um
[NR-eGR] Total length: 31233um, number of vias: 22135
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2131um, number of vias: 2178
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.14 seconds, mem = 1813.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:12, real = 0: 0:17, mem = 1813.0M **
Tdgp not successfully inited but do clear! skip clearing
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
*** Message Summary: 8 warning(s), 0 error(s)

*** placeDesign #1 [finish] : cpu/real = 0:00:11.9/0:00:16.4 (0.7), totSession cpu/real = 0:07:28.8/0:58:58.0 (0.1), mem = 1813.0M
<CMD> fit
**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** New algorithm with color map for Partitions and Power Domain handling will be activated...

*** Starting trialRoute (mem=1813.3M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide


Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.1 1813.3M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 1813.3M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.1 1821.3M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	3969	100.00%	3969	100.00%


Total length: 3.190e+04um, number of vias: 15369
M1(H) length: 1.161e+03um, number of vias: 8757
M2(V) length: 1.622e+04um, number of vias: 6233
M3(H) length: 1.263e+04um, number of vias: 189
M4(V) length: 1.127e+03um, number of vias: 108
M5(H) length: 5.446e+02um, number of vias: 42
M6(V) length: 1.999e+02um, number of vias: 26
M7(H) length: 1.041e+01um, number of vias: 10
M8(V) length: 9.100e+00um, number of vias: 4
M9(H) length: 1.910e+00um, number of vias: 0
M10(V) length: 0.000e+00um

Peak Memory Usage was 1821.3M 
*** Finished trialRoute (cpu=0:00:00.3 mem=1821.3M) ***

<CMD> gui_select -rect {-4.01750 105.59800 38.64000 67.62100}
<CMD> deselectAll
<CMD> saveDesign test_03_pl.enc
#% Begin save design ... (date=02/21 19:32:00, mem=1428.6M)
% Begin Save ccopt configuration ... (date=02/21 19:32:00, mem=1428.6M)
% End Save ccopt configuration ... (date=02/21 19:32:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1428.6M, current mem=1428.6M)
% Begin Save netlist data ... (date=02/21 19:32:00, mem=1428.6M)
Writing Binary DB to test_03_pl.enc.dat/VQS64_4.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/21 19:32:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=1428.6M, current mem=1428.6M)
Saving symbol-table file ...
Saving congestion map file test_03_pl.enc.dat/VQS64_4.route.congmap.gz ...
% Begin Save AAE data ... (date=02/21 19:32:01, mem=1429.0M)
Saving AAE Data ...
% End Save AAE data ... (date=02/21 19:32:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1429.0M, current mem=1429.0M)
Saving preference file test_03_pl.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/21 19:32:02, mem=1429.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/21 19:32:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=1429.5M, current mem=1429.5M)
Saving PG file test_03_pl.enc.dat/VQS64_4.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Tue Feb 21 19:32:02 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1813.9M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/21 19:32:02, mem=1429.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/21 19:32:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1429.5M, current mem=1429.5M)
% Begin Save routing data ... (date=02/21 19:32:03, mem=1429.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1813.9M) ***
% End Save routing data ... (date=02/21 19:32:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=1429.7M, current mem=1429.7M)
Saving property file test_03_pl.enc.dat/VQS64_4.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1816.9M) ***
% Begin Save power constraints data ... (date=02/21 19:32:03, mem=1429.7M)
% End Save power constraints data ... (date=02/21 19:32:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1429.7M, current mem=1429.7M)
VRCCorner
Generated self-contained design test_03_pl.enc.dat
#% End save design ... (date=02/21 19:32:04, total cpu=0:00:00.9, real=0:00:04.0, peak res=1460.3M, current mem=1426.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> gui_select -rect {43.85500 56.65600 43.72150 57.72550}
<CMD> zoomBox 44.25650 57.72550 52.27950 50.77200
<CMD> selectWire 45.2800 50.8150 45.3500 54.6050 2 N548
<CMD> deselectAll
<CMD> selectWire 44.4400 54.5350 44.5100 56.3450 2 mCLK
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> deselectAll
<CMD> fit
<CMD> setDelayCalMode -siAware false
<CMD> timeDesign -preCTS
AAE DB initialization (MEM=1830.32 CPU=0:00:00.0 REAL=0:00:00.0) 
*** timeDesign #1 [begin] : totSession cpu/real = 0:09:19.4/1:17:42.6 (0.1), mem = 1830.3M
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1815.3M)
Extraction called for design 'VQS64_4' of instances=2190 and nets=2835 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design VQS64_4.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1815.324M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: VQS64_4
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1825.63)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 3215
End delay calculation. (MEM=1913.45 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1876.84 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:02.0 totSessionCpu=0:09:21 mem=1876.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.008  | -1.640  | -3.008  |
|           TNS (ns):| -1252.0 |-510.085 |-741.935 |
|    Violating Paths:|   635   |   381   |   254   |
|          All Paths:|   768   |   512   |   256   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     10 (10)      |   -0.237   |     10 (10)      |
|   max_tran     |     9 (1156)     |   -1.067   |     9 (1156)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.409%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.16 sec
Total Real time: 6.0 sec
Total Memory Usage: 1851.25 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:02.1/0:00:06.0 (0.4), totSession cpu/real = 0:09:21.5/1:17:48.6 (0.1), mem = 1851.2M
<CMD> report_timing
Path 1: VIOLATED Setup Check with Pin rC2_reg[62]/CK 
Endpoint:   rC2_reg[62]/D (^) checked with  leading edge of 'myCLK'
Beginpoint: mX2[1]        (^) triggered by  leading edge of '@'
Path Groups: {myCLK}
Analysis View: VView1
Other End Arrival Time          0.000
- Setup                         0.048
+ Phase Shift                   1.000
= Required Time                 0.952
- Arrival Time                  3.960
= Slack Time                   -3.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |             |              |           |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+---------+----------| 
     |             | mX2[1] ^     |           |       |   0.000 |   -3.008 | 
     | U4103       | A ^ -> ZN v  | INV_X1    | 0.010 |   0.010 |   -2.998 | 
     | U3853       | C2 v -> ZN ^ | OAI211_X1 | 0.034 |   0.044 |   -2.964 | 
     | U3852       | A ^ -> ZN v  | OAI221_X1 | 0.035 |   0.079 |   -2.929 | 
     | U3861       | A v -> ZN ^  | OAI221_X1 | 0.026 |   0.105 |   -2.903 | 
     | U3860       | A ^ -> ZN v  | OAI221_X1 | 0.040 |   0.145 |   -2.863 | 
     | U3859       | A v -> ZN ^  | OAI221_X1 | 0.028 |   0.173 |   -2.835 | 
     | U3858       | A ^ -> ZN v  | OAI221_X1 | 0.043 |   0.216 |   -2.792 | 
     | U3869       | A v -> ZN ^  | OAI221_X1 | 0.028 |   0.244 |   -2.764 | 
     | U3868       | A ^ -> ZN v  | OAI221_X1 | 0.043 |   0.287 |   -2.721 | 
     | U3867       | A v -> ZN ^  | OAI221_X1 | 0.030 |   0.316 |   -2.692 | 
     | U3866       | A ^ -> ZN v  | OAI221_X1 | 0.043 |   0.360 |   -2.648 | 
     | U3877       | A v -> ZN ^  | OAI221_X1 | 0.028 |   0.388 |   -2.620 | 
     | U3876       | A ^ -> ZN v  | OAI221_X1 | 0.041 |   0.429 |   -2.579 | 
     | U3875       | A v -> ZN ^  | OAI221_X1 | 0.029 |   0.458 |   -2.550 | 
     | U3874       | A ^ -> ZN v  | OAI221_X1 | 0.040 |   0.499 |   -2.510 | 
     | U3885       | A v -> ZN ^  | OAI221_X1 | 0.027 |   0.526 |   -2.482 | 
     | U3884       | A ^ -> ZN v  | OAI221_X1 | 0.042 |   0.568 |   -2.440 | 
     | U3883       | A v -> ZN ^  | OAI221_X1 | 0.028 |   0.596 |   -2.412 | 
     | U3882       | A ^ -> ZN v  | OAI221_X1 | 0.041 |   0.636 |   -2.372 | 
     | U3893       | A v -> ZN ^  | OAI221_X1 | 0.027 |   0.664 |   -2.344 | 
     | U3892       | A ^ -> ZN v  | OAI221_X1 | 0.041 |   0.705 |   -2.303 | 
     | U3891       | A v -> ZN ^  | OAI221_X1 | 0.030 |   0.735 |   -2.273 | 
     | U3890       | A ^ -> ZN v  | OAI221_X1 | 0.043 |   0.777 |   -2.231 | 
     | U3901       | A v -> ZN ^  | OAI221_X1 | 0.028 |   0.805 |   -2.203 | 
     | U3900       | A ^ -> ZN v  | OAI221_X1 | 0.041 |   0.846 |   -2.162 | 
     | U3899       | A v -> ZN ^  | OAI221_X1 | 0.028 |   0.874 |   -2.134 | 
     | U3898       | A ^ -> ZN v  | OAI221_X1 | 0.041 |   0.915 |   -2.093 | 
     | U3909       | A v -> ZN ^  | OAI221_X1 | 0.028 |   0.943 |   -2.065 | 
     | U3908       | A ^ -> ZN v  | OAI221_X1 | 0.041 |   0.984 |   -2.024 | 
     | U3907       | A v -> ZN ^  | OAI221_X1 | 0.028 |   1.012 |   -1.996 | 
     | U3906       | A ^ -> ZN v  | OAI221_X1 | 0.041 |   1.052 |   -1.956 | 
     | U3917       | A v -> ZN ^  | OAI221_X1 | 0.028 |   1.081 |   -1.927 | 
     | U3916       | A ^ -> ZN v  | OAI221_X1 | 0.042 |   1.123 |   -1.885 | 
     | U3915       | A v -> ZN ^  | OAI221_X1 | 0.028 |   1.151 |   -1.857 | 
     | U3914       | A ^ -> ZN v  | OAI221_X1 | 0.042 |   1.193 |   -1.815 | 
     | U3925       | A v -> ZN ^  | OAI221_X1 | 0.028 |   1.220 |   -1.788 | 
     | U3924       | A ^ -> ZN v  | OAI221_X1 | 0.044 |   1.264 |   -1.744 | 
     | U3923       | A v -> ZN ^  | OAI221_X1 | 0.029 |   1.294 |   -1.714 | 
     | U3922       | A ^ -> ZN v  | OAI221_X1 | 0.042 |   1.335 |   -1.673 | 
     | U3933       | A v -> ZN ^  | OAI221_X1 | 0.028 |   1.363 |   -1.645 | 
     | U3932       | A ^ -> ZN v  | OAI221_X1 | 0.041 |   1.404 |   -1.605 | 
     | U3931       | A v -> ZN ^  | OAI221_X1 | 0.028 |   1.431 |   -1.577 | 
     | U3930       | A ^ -> ZN v  | OAI221_X1 | 0.040 |   1.471 |   -1.537 | 
     | U3941       | A v -> ZN ^  | OAI221_X1 | 0.027 |   1.498 |   -1.510 | 
     | U3940       | A ^ -> ZN v  | OAI221_X1 | 0.040 |   1.538 |   -1.470 | 
     | U3939       | A v -> ZN ^  | OAI221_X1 | 0.027 |   1.566 |   -1.442 | 
     | U3938       | A ^ -> ZN v  | OAI221_X1 | 0.043 |   1.608 |   -1.400 | 
     | U3949       | A v -> ZN ^  | OAI221_X1 | 0.029 |   1.637 |   -1.371 | 
     | U3948       | A ^ -> ZN v  | OAI221_X1 | 0.044 |   1.681 |   -1.327 | 
     | U3947       | A v -> ZN ^  | OAI221_X1 | 0.033 |   1.713 |   -1.295 | 
     | U3946       | A ^ -> ZN v  | OAI221_X1 | 0.044 |   1.757 |   -1.251 | 
     | U3957       | A v -> ZN ^  | OAI221_X1 | 0.028 |   1.785 |   -1.223 | 
     | U3956       | A ^ -> ZN v  | OAI221_X1 | 0.044 |   1.829 |   -1.179 | 
     | U3955       | A v -> ZN ^  | OAI221_X1 | 0.030 |   1.859 |   -1.149 | 
     | U3954       | A ^ -> ZN v  | OAI221_X1 | 0.042 |   1.901 |   -1.107 | 
     | U3965       | A v -> ZN ^  | OAI221_X1 | 0.028 |   1.929 |   -1.079 | 
     | U3964       | A ^ -> ZN v  | OAI221_X1 | 0.041 |   1.970 |   -1.038 | 
     | U3963       | A v -> ZN ^  | OAI221_X1 | 0.027 |   1.997 |   -1.011 | 
     | U3962       | A ^ -> ZN v  | OAI221_X1 | 0.041 |   2.038 |   -0.970 | 
     | U3973       | A v -> ZN ^  | OAI221_X1 | 0.027 |   2.065 |   -0.943 | 
     | U3972       | A ^ -> ZN v  | OAI221_X1 | 0.040 |   2.105 |   -0.903 | 
     | U3971       | A v -> ZN ^  | OAI221_X1 | 0.030 |   2.135 |   -0.873 | 
     | U3970       | A ^ -> ZN v  | OAI21_X1  | 0.030 |   2.165 |   -0.844 | 
     | U4233       | A v -> ZN ^  | OAI21_X1  | 0.023 |   2.188 |   -0.820 | 
     | U4232       | A ^ -> ZN v  | OAI221_X1 | 0.034 |   2.222 |   -0.786 | 
     | U4231       | A v -> ZN ^  | OAI21_X1  | 0.519 |   2.742 |   -0.266 | 
     | U3648       | A ^ -> ZN v  | INV_X1    | 0.944 |   3.686 |    0.678 | 
     | U3555       | A1 v -> ZN ^ | OAI22_X1  | 0.274 |   3.960 |    0.952 | 
     | rC2_reg[62] | D ^          | DFF_X1    | 0.000 |   3.960 |    0.952 | 
     +---------------------------------------------------------------------+ 

<CMD> optDesign -preCTS
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                            preRoute
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -SIAware                            false
setDelayCalMode -socv_accuracy_mode                 low
setPlaceMode -maxRouteLayer                         6
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       single
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   forcedIdeal
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

*** place_opt_design #1 [begin] : totSession cpu/real = 0:10:46.2/1:26:51.6 (0.1), mem = 1853.2M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:46.2/1:26:51.8 (0.1), mem = 1851.2M
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:46.2/1:26:51.8 (0.1), mem = 1851.2M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1470.6M, totSessionCpu=0:10:46 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:46.2/1:26:51.9 (0.1), mem = 1851.2M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1476.8M, totSessionCpu=0:10:47 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1873.27 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 146 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 146
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2735 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2735
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2735 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.975840e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   8752 
[NR-eGR]  metal2   (2V)         14738  12862 
[NR-eGR]  metal3   (3H)         13535    380 
[NR-eGR]  metal4   (4V)          1709    141 
[NR-eGR]  metal5   (5H)          1080     62 
[NR-eGR]  metal6   (6V)           598     28 
[NR-eGR]  metal7   (7H)            36     10 
[NR-eGR]  metal8   (8V)             1      4 
[NR-eGR]  metal9   (9H)             2      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        31699  22239 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 24769um
[NR-eGR] Total length: 31699um, number of vias: 22239
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2274um, number of vias: 2187
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 1858.75 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'VQS64_4' of instances=2190 and nets=2835 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design VQS64_4.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1858.754M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: VQS64_4
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1864.29)
Total number of fetched objects 3215
End delay calculation. (MEM=1896.75 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1896.75 CPU=0:00:00.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:10:48 mem=1896.8M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.878  |
|           TNS (ns):| -1212.0 |
|    Violating Paths:|   635   |
|          All Paths:|   768   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     10 (10)      |   -0.239   |     10 (10)      |
|   max_tran     |     9 (1156)     |   -1.042   |     9 (1156)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.409%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1479.7M, totSessionCpu=0:10:49 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.3/0:00:02.4 (1.0), totSession cpu/real = 0:10:48.5/1:26:54.3 (0.1), mem = 1865.0M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1865.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1865.0M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:48.6/1:26:54.4 (0.1), mem = 1865.0M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (0.8), totSession cpu/real = 0:10:48.8/1:26:54.6 (0.1), mem = 2044.7M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:49.0/1:26:54.8 (0.1), mem = 1959.7M
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.9 (0.9), totSession cpu/real = 0:10:49.8/1:26:55.7 (0.1), mem = 1975.6M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:49.8/1:26:55.7 (0.1), mem = 1975.6M
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (0.9), totSession cpu/real = 0:10:50.3/1:26:56.2 (0.1), mem = 1975.8M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:50.3/1:26:56.2 (0.1), mem = 1975.8M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   144|  1553|    -1.08|    10|    10|    -0.24|     0|     0|     0|     0|    -2.88| -1212.05|       0|       0|       0| 57.41%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.00|  -603.15|      19|       0|       4| 57.68%| 0:00:01.0|  2066.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.00|  -603.15|       0|       0|       0| 57.68%| 0:00:00.0|  2066.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2066.6M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.2 (0.9), totSession cpu/real = 0:10:51.4/1:26:57.5 (0.1), mem = 1986.6M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1581.0M, totSessionCpu=0:10:51 **

Active setup views:
 VView1
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:51.5/1:26:57.5 (0.1), mem = 2024.7M
*info: 1 clock net excluded
*info: 7 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -1.996  TNS Slack -603.154 
+--------+--------+---------+------------+--------+----------+---------+---------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
+--------+--------+---------+------------+--------+----------+---------+---------------+
|  -1.996|-603.154|   57.68%|   0:00:00.0| 2062.9M|    VView1|  default| rC1_reg[43]/D |
|  -1.550|-392.450|   57.77%|   0:00:02.0| 2091.5M|    VView1|  default| rC1_reg[13]/D |
|  -1.501|-376.292|   58.13%|   0:00:02.0| 2091.5M|    VView1|  default| rC1_reg[13]/D |
|  -1.494|-367.811|   58.20%|   0:00:00.0| 2091.5M|    VView1|  default| rC2_reg[3]/D  |
|  -1.479|-362.988|   58.35%|   0:00:02.0| 2091.5M|    VView1|  default| rC1_reg[44]/D |
|  -1.479|-362.988|   58.35%|   0:00:01.0| 2114.1M|    VView1|  default| rC1_reg[44]/D |
|  -1.479|-362.988|   58.35%|   0:00:01.0| 2114.1M|    VView1|  default| rC1_reg[44]/D |
|  -1.479|-362.988|   58.35%|   0:00:00.0| 2114.1M|    VView1|  default| rC1_reg[44]/D |
|  -1.476|-362.595|   58.40%|   0:00:00.0| 2114.1M|    VView1|  default| rC1_reg[44]/D |
|  -1.476|-362.595|   58.40%|   0:00:01.0| 2133.1M|    VView1|  default| rC1_reg[44]/D |
|  -1.476|-362.595|   58.40%|   0:00:00.0| 2133.1M|    VView1|  default| rC1_reg[44]/D |
|  -1.476|-362.595|   58.40%|   0:00:00.0| 2133.1M|    VView1|  default| rC1_reg[44]/D |
|  -1.476|-362.239|   58.49%|   0:00:00.0| 2133.1M|    VView1|  default| rC1_reg[44]/D |
|  -1.476|-362.239|   58.49%|   0:00:00.0| 2133.1M|    VView1|  default| rC1_reg[44]/D |
|  -1.476|-362.239|   58.49%|   0:00:00.0| 2133.1M|    VView1|  default| rC1_reg[44]/D |
|  -1.476|-362.239|   58.49%|   0:00:01.0| 2133.1M|    VView1|  default| rC1_reg[44]/D |
|  -1.476|-362.252|   58.49%|   0:00:00.0| 2133.1M|    VView1|  default| rC1_reg[44]/D |
|  -1.476|-362.265|   58.50%|   0:00:00.0| 2133.1M|    VView1|  default| rC1_reg[44]/D |
|  -1.476|-362.265|   58.50%|   0:00:00.0| 2133.1M|    VView1|  default| rC1_reg[44]/D |
|  -1.476|-362.265|   58.50%|   0:00:00.0| 2133.1M|    VView1|  default| rC1_reg[44]/D |
|  -1.476|-362.265|   58.50%|   0:00:00.0| 2133.1M|    VView1|  default| rC1_reg[44]/D |
|  -1.429|-356.254|   58.60%|   0:00:01.0| 2133.1M|    VView1|  default| rC2_reg[3]/D  |
+--------+--------+---------+------------+--------+----------+---------+---------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:11.1 real=0:00:11.0 mem=2133.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:11.1 real=0:00:11.0 mem=2133.1M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         40 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -1.429  TNS Slack -356.254 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:11.7/0:00:11.8 (1.0), totSession cpu/real = 0:11:03.2/1:27:09.3 (0.1), mem = 2011.1M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -1.429
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:03.3/1:27:09.4 (0.1), mem = 2068.3M
Reclaim Optimization WNS Slack -1.429  TNS Slack -356.254 Density 58.60
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   58.60%|        -|  -1.429|-356.254|   0:00:00.0| 2070.3M|
|   58.60%|        0|  -1.429|-356.254|   0:00:00.0| 2070.3M|
|   58.60%|       11|  -1.429|-356.254|   0:00:00.0| 2094.9M|
|   58.51%|        6|  -1.429|-356.254|   0:00:01.0| 2094.9M|
|   58.34%|       29|  -1.429|-356.243|   0:00:00.0| 2094.9M|
|   58.34%|        0|  -1.429|-356.243|   0:00:00.0| 2094.9M|
|   58.34%|        0|  -1.429|-356.243|   0:00:00.0| 2094.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.429  TNS Slack -356.243 Density 58.34
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         29 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:11:05.3/1:27:11.4 (0.1), mem = 2094.9M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2014.82M, totSessionCpu=0:11:05).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:05.3/1:27:11.5 (0.1), mem = 2014.8M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  VView1
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 146 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 146
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2776 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2776
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 29 net(s) in layer range [4, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.113600e+03um
[NR-eGR] Layer group 2: route 2747 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.991940e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         2( 0.04%)   ( 0.04%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.11 seconds, mem = 2016.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.4, real=0:00:00.0)***
Iteration  5: Total net bbox = 2.442e+04 (1.21e+04 1.23e+04)
              Est.  stn bbox = 2.853e+04 (1.42e+04 1.44e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 2022.3M
Iteration  6: Total net bbox = 2.455e+04 (1.23e+04 1.23e+04)
              Est.  stn bbox = 2.868e+04 (1.43e+04 1.44e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 2020.3M
Iteration  7: Total net bbox = 2.407e+04 (1.20e+04 1.21e+04)
              Est.  stn bbox = 2.811e+04 (1.40e+04 1.41e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 2020.3M
Iteration  8: Total net bbox = 2.496e+04 (1.24e+04 1.26e+04)
              Est.  stn bbox = 2.905e+04 (1.44e+04 1.46e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 2017.3M
Iteration  9: Total net bbox = 2.528e+04 (1.27e+04 1.26e+04)
              Est.  stn bbox = 2.940e+04 (1.47e+04 1.47e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 2017.3M
Move report: Timing Driven Placement moves 2231 insts, mean move: 5.86 um, max move: 64.64 um 
	Max move on inst (FE_OFC68_n2543): (87.69, 33.04) --> (51.04, 61.04)

Finished Incremental Placement (cpu=0:00:04.5, real=0:00:04.0, mem=2017.3M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:11:10 mem=2017.3M) ***
Total net bbox length = 2.622e+04 (1.354e+04 1.268e+04) (ext = 7.691e+03)
Move report: Detail placement moves 2231 insts, mean move: 0.22 um, max move: 4.73 um 
	Max move on inst (U3760): (84.61, 89.03) --> (79.90, 89.04)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2017.3MB
Summary Report:
Instances move: 2231 (out of 2231 movable)
Instances flipped: 0
Mean displacement: 0.22 um
Max displacement: 4.73 um (Instance: U3760) (84.615, 89.0285) -> (79.9, 89.04)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR3_X1
Total net bbox length = 2.440e+04 (1.171e+04 1.269e+04) (ext = 7.287e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2017.3MB
*** Finished refinePlace (0:11:10 mem=2017.3M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 146 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 146
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2776 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2776
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 29 net(s) in layer range [4, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.783200e+03um
[NR-eGR] Layer group 2: route 2747 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.729580e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.10 seconds, mem = 2017.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   8818 
[NR-eGR]  metal2   (2V)         12636  12420 
[NR-eGR]  metal3   (3H)         11814   1010 
[NR-eGR]  metal4   (4V)          2537    777 
[NR-eGR]  metal5   (5H)          1921     81 
[NR-eGR]  metal6   (6V)           398     38 
[NR-eGR]  metal7   (7H)            44     10 
[NR-eGR]  metal8   (8V)            25      4 
[NR-eGR]  metal9   (9H)             2      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        29376  23158 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 24400um
[NR-eGR] Total length: 29376um, number of vias: 23158
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2138um, number of vias: 2155
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.08 seconds, mem = 2017.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:05.2, real=0:00:06.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2014.3M)
Extraction called for design 'VQS64_4' of instances=2231 and nets=2876 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design VQS64_4.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2014.262M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 1592.4M, totSessionCpu=0:11:11 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: VQS64_4
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2008.36)
Total number of fetched objects 3256
End delay calculation. (MEM=2028.29 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2028.29 CPU=0:00:00.8 REAL=0:00:01.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:06.6/0:00:06.7 (1.0), totSession cpu/real = 0:11:11.9/1:27:18.1 (0.1), mem = 2028.3M
*** Timing NOT met, worst failing slack is -1.422
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:12.3/1:27:18.5 (0.1), mem = 2044.3M
*info: 1 clock net excluded
*info: 7 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.422 TNS Slack -357.340 Density 58.34
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.422|-356.368|
|reg2reg   |-0.022|  -0.973|
|HEPG      |-0.022|  -0.973|
|All Paths |-1.422|-357.340|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
|  -0.022|   -1.422|  -0.973| -357.340|   58.34%|   0:00:00.0| 2079.4M|    VView1|  reg2reg| mY2_reg[34]/D |
|   0.000|   -1.422|   0.000| -356.368|   58.37%|   0:00:00.0| 2106.5M|    VView1|       NA| NA            |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=2106.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=2106.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.422|-356.368|
|reg2reg   | 0.005|   0.000|
|HEPG      | 0.005|   0.000|
|All Paths |-1.422|-356.368|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -1.422 TNS Slack -356.368 Density 58.37
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.422|-356.368|
|reg2reg   | 0.005|   0.000|
|HEPG      | 0.005|   0.000|
|All Paths |-1.422|-356.368|
+----------+------+--------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         29 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=2106.5M) ***

*** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:11:13.3/1:27:19.6 (0.1), mem = 2022.4M
End: GigaOpt Optimization in TNS mode
*** IncrReplace #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:13.4/1:27:19.6 (0.1), mem = 2022.4M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  VView1
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 146 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 146
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2778 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2778
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 29 net(s) in layer range [4, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.783200e+03um
[NR-eGR] Layer group 2: route 2749 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.729580e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.10 seconds, mem = 2022.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.5, real=0:00:00.0)***
Iteration  5: Total net bbox = 2.430e+04 (1.21e+04 1.22e+04)
              Est.  stn bbox = 2.839e+04 (1.41e+04 1.43e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 2018.1M
Iteration  6: Total net bbox = 2.452e+04 (1.22e+04 1.23e+04)
              Est.  stn bbox = 2.864e+04 (1.43e+04 1.44e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 2018.1M
Iteration  7: Total net bbox = 2.400e+04 (1.19e+04 1.21e+04)
              Est.  stn bbox = 2.802e+04 (1.39e+04 1.41e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 2016.1M
Iteration  8: Total net bbox = 2.490e+04 (1.23e+04 1.26e+04)
              Est.  stn bbox = 2.897e+04 (1.44e+04 1.46e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 2016.1M
Iteration  9: Total net bbox = 2.531e+04 (1.27e+04 1.26e+04)
              Est.  stn bbox = 2.941e+04 (1.47e+04 1.47e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 2016.1M
Move report: Timing Driven Placement moves 2233 insts, mean move: 1.77 um, max move: 16.82 um 
	Max move on inst (FE_OFC68_n2543): (51.02, 61.04) --> (53.94, 74.94)

Finished Incremental Placement (cpu=0:00:04.3, real=0:00:04.0, mem=2016.1M)
*** Starting refinePlace (0:11:18 mem=2016.1M) ***
Total net bbox length = 2.617e+04 (1.351e+04 1.266e+04) (ext = 7.715e+03)
Move report: Detail placement moves 2233 insts, mean move: 0.28 um, max move: 8.95 um 
	Max move on inst (FE_OFC25_n2544): (82.17, 23.23) --> (91.11, 23.24)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2016.1MB
Summary Report:
Instances move: 2233 (out of 2233 movable)
Instances flipped: 0
Mean displacement: 0.28 um
Max displacement: 8.95 um (Instance: FE_OFC25_n2544) (82.169, 23.2325) -> (91.11, 23.24)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X2
Total net bbox length = 2.445e+04 (1.175e+04 1.269e+04) (ext = 7.324e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2016.1MB
*** Finished refinePlace (0:11:18 mem=2016.1M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 146 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 146
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2778 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2778
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 29 net(s) in layer range [4, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.763600e+03um
[NR-eGR] Layer group 2: route 2749 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.736860e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.10 seconds, mem = 2013.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   8822 
[NR-eGR]  metal2   (2V)         12672  12429 
[NR-eGR]  metal3   (3H)         11820   1003 
[NR-eGR]  metal4   (4V)          2505    800 
[NR-eGR]  metal5   (5H)          2067     88 
[NR-eGR]  metal6   (6V)           374     32 
[NR-eGR]  metal7   (7H)            36     10 
[NR-eGR]  metal8   (8V)            25      4 
[NR-eGR]  metal9   (9H)             2      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        29501  23188 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 24446um
[NR-eGR] Total length: 29501um, number of vias: 23188
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2189um, number of vias: 2178
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.07 seconds, mem = 2013.1M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:05.0, real=0:00:05.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2013.1M)
Extraction called for design 'VQS64_4' of instances=2233 and nets=2878 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design VQS64_4.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2013.137M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:32, real = 0:00:33, mem = 1595.7M, totSessionCpu=0:11:19 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: VQS64_4
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2007.23)
Total number of fetched objects 3258
End delay calculation. (MEM=2034.43 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2034.43 CPU=0:00:00.8 REAL=0:00:01.0)
*** IncrReplace #2 [finish] (place_opt_design #1) : cpu/real = 0:00:06.3/0:00:06.2 (1.0), totSession cpu/real = 0:11:19.7/1:27:25.9 (0.1), mem = 2034.4M
*** Timing NOT met, worst failing slack is -1.418
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:19.9/1:27:26.0 (0.1), mem = 2050.4M
*info: 1 clock net excluded
*info: 7 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.418 TNS Slack -356.306 Density 58.37
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.418|-356.306|
|reg2reg   | 0.001|   0.000|
|HEPG      | 0.001|   0.000|
|All Paths |-1.418|-356.306|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
|   0.001|   -1.418|   0.000| -356.306|   58.37%|   0:00:00.0| 2085.5M|    VView1|  reg2reg| mY2_reg[34]/D |
|   0.008|   -1.418|   0.000| -356.306|   58.39%|   0:00:01.0| 2131.7M|    VView1|  reg2reg| mY2_reg[34]/D |
|   0.015|   -1.418|   0.000| -356.306|   58.40%|   0:00:00.0| 2131.7M|        NA|       NA| NA            |
|   0.015|   -1.418|   0.000| -356.306|   58.40%|   0:00:00.0| 2131.7M|    VView1|       NA| NA            |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=2131.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
|  -1.418|   -1.418|-356.306| -356.306|   58.40%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -1.392|   -1.392|-349.465| -349.465|   58.44%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[25]/D |
|  -1.375|   -1.375|-345.009| -345.009|   58.47%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[25]/D |
|  -1.352|   -1.352|-339.617| -339.617|   58.51%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -1.337|   -1.337|-335.668| -335.668|   58.54%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -1.313|   -1.313|-329.560| -329.560|   58.62%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -1.312|   -1.312|-326.289| -326.289|   58.65%|   0:00:01.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -1.295|   -1.295|-323.914| -323.914|   58.66%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -1.290|   -1.290|-321.121| -321.121|   58.68%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -1.270|   -1.270|-318.235| -318.235|   58.70%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -1.254|   -1.254|-314.545| -314.545|   58.73%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -1.231|   -1.231|-309.201| -309.201|   58.79%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -1.213|   -1.213|-304.280| -304.280|   58.84%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -1.191|   -1.191|-299.055| -299.055|   58.88%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -1.174|   -1.174|-294.073| -294.073|   58.91%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -1.151|   -1.151|-289.043| -289.043|   58.97%|   0:00:01.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -1.134|   -1.134|-284.037| -284.037|   59.00%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -1.128|   -1.128|-281.847| -281.847|   59.02%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -1.118|   -1.118|-279.840| -279.840|   59.04%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -1.094|   -1.094|-273.932| -273.932|   59.07%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -1.089|   -1.089|-271.371| -271.371|   59.09%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -1.071|   -1.071|-268.640| -268.640|   59.11%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -1.054|   -1.054|-263.816| -263.816|   59.14%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -1.049|   -1.049|-261.718| -261.718|   59.16%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -1.039|   -1.039|-259.646| -259.646|   59.18%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -1.033|   -1.033|-257.594| -257.594|   59.20%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -1.023|   -1.023|-254.591| -254.591|   59.22%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -1.009|   -1.009|-252.610| -252.610|   59.23%|   0:00:01.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.994|   -0.994|-248.590| -248.590|   59.27%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.970|   -0.970|-242.522| -242.522|   59.30%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.954|   -0.954|-237.541| -237.541|   59.34%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.944|   -0.944|-234.616| -234.616|   59.36%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.931|   -0.931|-231.739| -231.739|   59.38%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.921|   -0.921|-229.737| -229.737|   59.39%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.915|   -0.915|-226.867| -226.867|   59.41%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.900|   -0.900|-225.013| -225.013|   59.43%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.882|   -0.882|-219.986| -219.986|   59.47%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.877|   -0.877|-217.971| -217.971|   59.48%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.866|   -0.866|-215.177| -215.177|   59.50%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.855|   -0.855|-212.277| -212.277|   59.52%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.844|   -0.844|-210.219| -210.219|   59.54%|   0:00:01.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.826|   -0.826|-204.978| -204.978|   59.57%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.814|   -0.814|-201.889| -201.889|   59.59%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.802|   -0.802|-199.693| -199.693|   59.63%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.779|   -0.779|-193.870| -193.870|   59.66%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.774|   -0.774|-191.583| -191.583|   59.68%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.762|   -0.762|-188.995| -188.995|   59.70%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.746|   -0.746|-184.609| -184.609|   59.73%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.740|   -0.740|-182.602| -182.602|   59.75%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.730|   -0.730|-179.775| -179.775|   59.77%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.716|   -0.716|-177.705| -177.705|   59.79%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.694|   -0.694|-172.266| -172.266|   59.82%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.689|   -0.689|-169.602| -169.602|   59.84%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.677|   -0.677|-166.630| -166.630|   59.86%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.666|   -0.666|-164.165| -164.165|   59.88%|   0:00:01.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.654|   -0.654|-162.146| -162.146|   59.89%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.637|   -0.637|-156.620| -156.620|   59.95%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.627|   -0.627|-154.177| -154.177|   59.98%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.619|   -0.619|-151.186| -151.186|   60.02%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.604|   -0.604|-149.179| -149.179|   60.04%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.588|   -0.588|-144.175| -144.175|   60.07%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.578|   -0.578|-141.333| -141.333|   60.10%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.564|   -0.564|-139.226| -139.226|   60.14%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.548|   -0.548|-133.983| -133.983|   60.19%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.539|   -0.539|-131.253| -131.253|   60.21%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.525|   -0.525|-128.806| -128.806|   60.23%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.516|   -0.516|-126.444| -126.444|   60.26%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.508|   -0.508|-124.024| -124.024|   60.28%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.501|   -0.501|-121.409| -121.409|   60.30%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.485|   -0.485|-118.640| -118.640|   60.36%|   0:00:01.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.476|   -0.476|-116.391| -116.391|   60.40%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.469|   -0.469|-114.175| -114.175|   60.43%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.458|   -0.458|-111.352| -111.352|   60.47%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.445|   -0.445|-108.524| -108.524|   60.49%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.436|   -0.436|-106.141| -106.141|   60.55%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.423|   -0.423|-103.927| -103.927|   60.59%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.406|   -0.406| -98.528|  -98.528|   60.66%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.396|   -0.396| -96.199|  -96.199|   60.69%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.390|   -0.390| -93.740|  -93.740|   60.73%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.380|   -0.380| -91.070|  -91.070|   60.76%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.367|   -0.367| -88.570|  -88.570|   60.80%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.357|   -0.357| -86.071|  -86.071|   60.83%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.344|   -0.344| -83.857|  -83.857|   60.87%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.327|   -0.327| -78.428|  -78.428|   60.94%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.317|   -0.317| -76.232|  -76.232|   60.98%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.311|   -0.311| -73.721|  -73.721|   61.01%|   0:00:01.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.301|   -0.301| -70.897|  -70.897|   61.05%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.287|   -0.287| -68.472|  -68.472|   61.08%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.278|   -0.278| -65.939|  -65.939|   61.12%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.271|   -0.271| -64.854|  -64.854|   61.13%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.264|   -0.264| -61.201|  -61.201|   61.17%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.248|   -0.248| -59.174|  -59.174|   61.21%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.227|   -0.227| -53.993|  -53.993|   61.29%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.209|   -0.209| -48.705|  -48.705|   61.38%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.203|   -0.203| -47.314|  -47.314|   61.42%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.196|   -0.196| -45.567|  -45.567|   61.46%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
|  -0.190|   -0.190| -44.680|  -44.680|   61.47%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.179|   -0.179| -41.601|  -41.601|   61.54%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[3]/D  |
|  -0.175|   -0.175| -40.596|  -40.596|   61.55%|   0:00:01.0| 2131.7M|    VView1|  default| rC4_reg[3]/D  |
|  -0.172|   -0.172| -39.715|  -39.715|   61.57%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
|  -0.167|   -0.167| -39.322|  -39.322|   61.61%|   0:00:00.0| 2131.7M|    VView1|  default| rC1_reg[44]/D |
|  -0.164|   -0.164| -38.875|  -38.875|   61.61%|   0:00:00.0| 2131.7M|    VView1|  default| rC1_reg[44]/D |
|  -0.162|   -0.162| -38.626|  -38.626|   61.61%|   0:00:00.0| 2131.7M|    VView1|  default| rC1_reg[44]/D |
|  -0.159|   -0.159| -37.690|  -37.690|   61.68%|   0:00:01.0| 2131.7M|    VView1|  default| rC2_reg[30]/D |
|  -0.154|   -0.154| -36.629|  -36.629|   61.76%|   0:00:02.0| 2150.8M|    VView1|  default| rC3_reg[7]/D  |
|  -0.139|   -0.139| -32.061|  -32.061|   61.87%|   0:00:00.0| 2150.8M|    VView1|  default| rC1_reg[14]/D |
|  -0.125|   -0.125| -28.485|  -28.485|   61.93%|   0:00:00.0| 2150.8M|    VView1|  default| rC3_reg[7]/D  |
|  -0.108|   -0.108| -24.625|  -24.625|   61.98%|   0:00:00.0| 2150.8M|    VView1|  default| rC1_reg[14]/D |
|  -0.096|   -0.096| -19.552|  -19.552|   62.09%|   0:00:00.0| 2150.8M|    VView1|  default| rC1_reg[14]/D |
|  -0.079|   -0.079| -17.241|  -17.241|   62.12%|   0:00:00.0| 2150.8M|    VView1|  default| rC3_reg[7]/D  |
|  -0.071|   -0.071| -15.604|  -15.604|   62.18%|   0:00:00.0| 2150.8M|    VView1|  default| rC1_reg[14]/D |
|  -0.057|   -0.057|  -9.191|   -9.191|   62.25%|   0:00:00.0| 2150.8M|    VView1|  default| rC3_reg[53]/D |
|  -0.038|   -0.038|  -6.017|   -6.017|   62.22%|   0:00:00.0| 2150.8M|    VView1|  default| rC1_reg[14]/D |
|  -0.031|   -0.031|  -4.756|   -4.756|   62.26%|   0:00:00.0| 2150.8M|    VView1|  default| rC3_reg[7]/D  |
|  -0.024|   -0.024|  -2.057|   -2.057|   62.23%|   0:00:00.0| 2150.8M|    VView1|  default| rC1_reg[14]/D |
|  -0.008|   -0.008|  -0.249|   -0.249|   62.23%|   0:00:00.0| 2150.8M|    VView1|  default| rC3_reg[7]/D  |
|   0.002|    0.002|   0.000|    0.000|   62.24%|   0:00:01.0| 2150.8M|    VView1|  default| rC3_reg[53]/D |
|   0.008|    0.008|   0.000|    0.000|   62.25%|   0:00:00.0| 2150.8M|    VView1|  default| rC1_reg[14]/D |
|   0.014|    0.014|   0.000|    0.000|   62.24%|   0:00:00.0| 2150.8M|    VView1|  default| rC3_reg[53]/D |
|   0.014|    0.014|   0.000|    0.000|   62.24%|   0:00:00.0| 2150.8M|    VView1|  default| rC3_reg[53]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+

*** Finish Core Optimize Step (cpu=0:00:11.8 real=0:00:12.0 mem=2150.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:12.2 real=0:00:13.0 mem=2150.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.014|0.000|
|reg2reg   |0.016|0.000|
|HEPG      |0.016|0.000|
|All Paths |0.014|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.014 TNS Slack 0.000 Density 62.24
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (WnsOpt #1 / place_opt_design #1) : totSession cpu/real = 0:11:32.6/1:27:38.8 (0.1), mem = 2150.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 62.24
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   62.24%|        -|   0.000|   0.000|   0:00:00.0| 2150.8M|
|   62.11%|       15|   0.000|   0.000|   0:00:00.0| 2150.8M|
|   61.04%|      148|   0.000|   0.000|   0:00:01.0| 2150.8M|
|   61.00%|        4|   0.000|   0.000|   0:00:00.0| 2150.8M|
|   61.00%|        2|   0.000|   0.000|   0:00:00.0| 2150.8M|
|   61.00%|        0|   0.000|   0.000|   0:00:00.0| 2150.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 61.00
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         31 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 201 skipped = 0, called in commitmove = 154, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:01.0) **
*** AreaOpt #2 [finish] (WnsOpt #1 / place_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.2 (1.0), totSession cpu/real = 0:11:33.9/1:27:40.1 (0.1), mem = 2150.8M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2110.75M, totSessionCpu=0:11:34).
*** Starting refinePlace (0:11:34 mem=2110.8M) ***
Total net bbox length = 2.551e+04 (1.225e+04 1.326e+04) (ext = 7.261e+03)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2110.8M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 739 insts, mean move: 0.59 um, max move: 2.54 um 
	Max move on inst (U3412): (94.91, 26.04) --> (93.77, 27.44)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2110.8MB
Summary Report:
Instances move: 739 (out of 2645 movable)
Instances flipped: 0
Mean displacement: 0.59 um
Max displacement: 2.54 um (Instance: U3412) (94.91, 26.04) -> (93.77, 27.44)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI22_X1
Total net bbox length = 2.590e+04 (1.259e+04 1.332e+04) (ext = 7.265e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2110.8MB
*** Finished refinePlace (0:11:34 mem=2110.8M) ***
*** maximum move = 2.54 um ***
*** Finished re-routing un-routed nets (2110.8M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2110.8M) ***
** GigaOpt Optimizer WNS Slack 0.005 TNS Slack 0.000 Density 61.00
OptDebug: Start of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.005|0.000|
|reg2reg   |0.006|0.000|
|HEPG      |0.006|0.000|
|All Paths |0.005|0.000|
+----------+-----+-----+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
|   0.006|    0.005|   0.000|    0.000|   61.00%|   0:00:00.0| 2110.8M|    VView1|  reg2reg| mY2_reg[0]/D  |
|   0.012|    0.005|   0.000|    0.000|   61.02%|   0:00:00.0| 2112.3M|    VView1|  reg2reg| mY3_reg[42]/D |
|   0.012|    0.005|   0.000|    0.000|   61.02%|   0:00:00.0| 2112.3M|    VView1|  reg2reg| mY3_reg[42]/D |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2112.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
|   0.005|    0.005|   0.000|    0.000|   61.02%|   0:00:00.0| 2112.3M|    VView1|  default| rC3_reg[7]/D  |
|   0.007|    0.007|   0.000|    0.000|   61.00%|   0:00:01.0| 2112.3M|    VView1|  default| rC3_reg[7]/D  |
|   0.015|    0.012|   0.000|    0.000|   61.01%|   0:00:00.0| 2112.3M|        NA|       NA| NA            |
|   0.015|    0.012|   0.000|    0.000|   61.01%|   0:00:00.0| 2112.3M|    VView1|       NA| NA            |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=2112.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:01.0 mem=2112.3M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.015|0.000|
|reg2reg   |0.012|0.000|
|HEPG      |0.012|0.000|
|All Paths |0.012|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 61.01
*** Starting refinePlace (0:11:35 mem=2112.3M) ***
Total net bbox length = 2.591e+04 (1.259e+04 1.332e+04) (ext = 7.265e+03)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2112.3M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 6 insts, mean move: 1.36 um, max move: 2.47 um 
	Max move on inst (FE_RC_646_0): (79.90, 24.64) --> (82.37, 24.64)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2115.3MB
Summary Report:
Instances move: 6 (out of 2650 movable)
Instances flipped: 0
Mean displacement: 1.36 um
Max displacement: 2.47 um (Instance: FE_RC_646_0) (79.9, 24.64) -> (82.37, 24.64)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
Total net bbox length = 2.591e+04 (1.259e+04 1.332e+04) (ext = 7.265e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2115.3MB
*** Finished refinePlace (0:11:35 mem=2115.3M) ***
*** maximum move = 2.47 um ***
*** Finished re-routing un-routed nets (2112.3M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2112.3M) ***
** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 61.01
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.015|0.000|
|reg2reg   |0.012|0.000|
|HEPG      |0.012|0.000|
|All Paths |0.012|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         33 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:14.5 real=0:00:15.0 mem=2112.3M) ***

*** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:15.0/0:00:15.0 (1.0), totSession cpu/real = 0:11:34.9/1:27:41.1 (0.1), mem = 2030.2M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:35.0/1:27:41.1 (0.1), mem = 2087.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 61.01
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   61.01%|        -|   0.000|   0.000|   0:00:00.0| 2087.5M|
|   61.01%|       28|   0.000|   0.000|   0:00:01.0| 2111.1M|
|   60.98%|        4|   0.000|   0.000|   0:00:00.0| 2111.1M|
|   60.80%|       16|   0.000|   0.000|   0:00:01.0| 2111.1M|
|   60.80%|        1|   0.000|   0.000|   0:00:00.0| 2111.1M|
|   60.80%|        0|   0.000|   0.000|   0:00:00.0| 2111.1M|
|   60.80%|        0|   0.000|   0.000|   0:00:00.0| 2111.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.80
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          5 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 52 skipped = 0, called in commitmove = 17, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
*** Starting refinePlace (0:11:37 mem=2111.1M) ***
Total net bbox length = 2.590e+04 (1.259e+04 1.331e+04) (ext = 7.268e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2111.1MB
Summary Report:
Instances move: 0 (out of 2646 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.590e+04 (1.259e+04 1.331e+04) (ext = 7.268e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2111.1MB
*** Finished refinePlace (0:11:37 mem=2111.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2111.1M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2111.1M) ***
*** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:11:37.1/1:27:43.3 (0.1), mem = 2111.1M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2029.99M, totSessionCpu=0:11:37).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:37.1/1:27:43.3 (0.1), mem = 2030.0M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 60.80%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 60.80%| 0:00:00.0|  2087.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          5 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2087.2M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:11:37.4/1:27:43.6 (0.1), mem = 2030.1M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:11:37 mem=2030.1M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2030.1M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2030.1MB
Summary Report:
Instances move: 0 (out of 2646 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2030.1MB
*** Finished refinePlace (0:11:38 mem=2030.1M) ***
Register exp ratio and priority group on 5 nets on 3282 nets : 
z=4 : 5 nets

Active setup views:
 VView1
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'VQS64_4' of instances=2646 and nets=3291 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design VQS64_4.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2012.785M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: VQS64_4
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2008.56)
Total number of fetched objects 3671
End delay calculation. (MEM=2035.76 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2035.76 CPU=0:00:00.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:11:39 mem=2035.8M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 146 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 146
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 3191 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3191
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5 net(s) in layer range [4, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.024800e+03um
[NR-eGR] Layer group 2: route 3186 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.868320e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2043.77 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:53, real = 0:00:53, mem = 1623.7M, totSessionCpu=0:11:39 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.010  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   768   |   512   |   256   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.796%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:53, real = 0:00:57, mem = 1624.4M, totSessionCpu=0:11:40 **
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:00:54, real = 0:00:57, mem = 1925.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 5 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:53.6/0:00:57.2 (0.9), totSession cpu/real = 0:11:39.8/1:27:48.8 (0.1), mem = 1925.2M
<CMD> saveDesign test_04_prectsopt.enc
#% Begin save design ... (date=02/21 19:56:58, mem=1527.2M)
% Begin Save ccopt configuration ... (date=02/21 19:56:58, mem=1527.2M)
% End Save ccopt configuration ... (date=02/21 19:56:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1527.4M, current mem=1527.4M)
% Begin Save netlist data ... (date=02/21 19:56:58, mem=1527.4M)
Writing Binary DB to test_04_prectsopt.enc.dat/VQS64_4.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/21 19:56:58, total cpu=0:00:00.1, real=0:00:01.0, peak res=1527.4M, current mem=1527.4M)
Saving symbol-table file ...
Saving congestion map file test_04_prectsopt.enc.dat/VQS64_4.route.congmap.gz ...
% Begin Save AAE data ... (date=02/21 19:56:59, mem=1527.6M)
Saving AAE Data ...
% End Save AAE data ... (date=02/21 19:56:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1527.6M, current mem=1527.6M)
Saving preference file test_04_prectsopt.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/21 19:57:00, mem=1527.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/21 19:57:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1527.6M, current mem=1527.6M)
Saving PG file test_04_prectsopt.enc.dat/VQS64_4.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Tue Feb 21 19:57:00 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1928.0M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/21 19:57:01, mem=1527.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/21 19:57:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1527.6M, current mem=1527.6M)
% Begin Save routing data ... (date=02/21 19:57:01, mem=1527.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1928.0M) ***
% End Save routing data ... (date=02/21 19:57:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=1527.8M, current mem=1527.8M)
Saving property file test_04_prectsopt.enc.dat/VQS64_4.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1931.0M) ***
Saving rc congestion map test_04_prectsopt.enc.dat/VQS64_4.congmap.gz ...
% Begin Save power constraints data ... (date=02/21 19:57:02, mem=1527.8M)
% End Save power constraints data ... (date=02/21 19:57:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1527.8M, current mem=1527.8M)
VRCCorner
Generated self-contained design test_04_prectsopt.enc.dat
#% End save design ... (date=02/21 19:57:02, total cpu=0:00:01.0, real=0:00:04.0, peak res=1528.3M, current mem=1528.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): VSDC
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for myCLK...
  clock_tree myCLK contains 768 sinks and 0 clock gates.
Extracting original clock gating for myCLK done.
The skew group myCLK/VSDC was created. It contains 768 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_clock_trees *
<CMD> set_ccopt_property target_max_trans 0.05
<CMD> set_ccopt_property target_skew 0.02
<CMD> ccopt_design
#% Begin ccopt_design (date=02/21 19:59:14, mem=1505.4M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:12:25.0/1:32:42.2 (0.1), mem = 1919.5M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               10.1
setNanoRouteMode -timingEngine                      {}
setExtractRCMode -engine                            preRoute
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -SIAware                            false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { VView1 }
setOptMode -activeSetupViews                        { VView1 }
setOptMode -autoSetupViews                          { VView1}
setOptMode -autoTDGRSetupViews                      { VView1}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -optimizeFF                              true
setOptMode -preserveAllSequential                   true
setOptMode -setupTargetSlack                        0
setPlaceMode -maxRouteLayer                         6
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1919.5M, init mem=1919.5M)
*info: Placed = 2646          
*info: Unplaced = 0           
Placement Density:60.80%(5443/8954)
Placement Density (including fixed std cells):60.80%(5443/8954)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1919.5M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.1)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:25.1/1:32:42.5 (0.1), mem = 1919.5M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 768 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 768 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1919.52 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 146 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 146
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 3191 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3191
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5 net(s) in layer range [4, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.024800e+03um
[NR-eGR] Layer group 2: route 3186 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.868320e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   9670 
[NR-eGR]  metal2   (2V)         13339  13516 
[NR-eGR]  metal3   (3H)         13390    804 
[NR-eGR]  metal4   (4V)          2605    429 
[NR-eGR]  metal5   (5H)          1262     79 
[NR-eGR]  metal6   (6V)           467     32 
[NR-eGR]  metal7   (7H)             5     10 
[NR-eGR]  metal8   (8V)            25      4 
[NR-eGR]  metal9   (9H)             2      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        31093  24544 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 25898um
[NR-eGR] Total length: 31093um, number of vias: 24544
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2184um, number of vias: 2159
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1919.52 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.2)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    target_max_trans is set for at least one object
    target_skew is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree myCLK. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
Clock tree balancer configuration for clock_tree myCLK:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
  Inverters:   
  Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 8953.560um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner VDCCorner:both, late and power domain auto-default:
  Slew time target (leaf):    0.050ns
  Slew time target (trunk):   0.050ns
  Slew time target (top):     0.050ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.042ns
  Buffer max distance: 384.286um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=VDCCorner:both.late, optimalDrivingDistance=384.286um, saturatedSlew=0.043ns, speed=3961.711um per ns, cellArea=3.461um^2 per 1000um}
  Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=VDCCorner:both.late, optimalDrivingDistance=542.642um, saturatedSlew=0.044ns, speed=5481.233um per ns, cellArea=14.216um^2 per 1000um}
  Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=VDCCorner:both.late, optimalDrivingDistance=543.846um, saturatedSlew=0.044ns, speed=5682.822um per ns, cellArea=12.717um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
Clock tree balancer configuration for skew_group myCLK/VSDC:
  Sources:                     pin mCLK
  Total number of sinks:       768
  Delay constrained sinks:     768
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner VDCCorner:both.late:
  Skew target:                 0.042ns
Primary reporting skew groups are:
skew_group myCLK/VSDC with 768 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.7 real=0:00:01.4)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.0 real=0:00:01.8)
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
Synthesizing clock trees...
  Preparing To Balance...
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree myCLK...
      Clustering clock_tree myCLK done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
      misc counts      : r=1, pp=0
      cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.440um, total=756.440um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUF_X3: 17 
    Bottom-up phase done. (took cpu=0:00:00.4 real=0:00:00.5)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:12:27 mem=1924.2M) ***
Total net bbox length = 2.662e+04 (1.295e+04 1.367e+04) (ext = 7.269e+03)
Move report: Detail placement moves 55 insts, mean move: 1.23 um, max move: 3.11 um 
	Max move on inst (FE_RC_599_0): (80.85, 9.24) --> (82.56, 7.84)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1943.3MB
Summary Report:
Instances move: 55 (out of 2663 movable)
Instances flipped: 0
Mean displacement: 1.23 um
Max displacement: 3.11 um (Instance: FE_RC_599_0) (80.85, 9.24) -> (82.56, 7.84)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Total net bbox length = 2.666e+04 (1.297e+04 1.370e+04) (ext = 7.277e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1943.3MB
*** Finished refinePlace (0:12:27 mem=1943.3M) ***
    ClockRefiner summary
    All clock instances: Moved 26, flipped 11 and cell swapped 0 (out of a total of 785).
    The largest move was 2.8 um for mY2_reg[55].
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for VDCCorner:both.late...
    Clock tree timing engine global stage delay update for VDCCorner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock DAG stats after 'Clustering':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
      misc counts      : r=1, pp=0
      cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
      cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
      sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=31.860fF, leaf=233.130fF, total=264.990fF
      wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.002ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 8 <= 0.048ns, 8 <= 0.050ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUF_X3: 17 
    Primary reporting skew groups after 'Clustering':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.079, avg=0.076, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.079} (wid=0.008 ws=0.007) (gid=0.073 gs=0.005)
    Skew group summary after 'Clustering':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.079, avg=0.076, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.079} (wid=0.008 ws=0.007) (gid=0.073 gs=0.005)
    Legalizer API calls during this step: 158 succeeded with high effort: 158 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.7 real=0:00:00.8)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        18 (unrouted=18, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3290 (unrouted=100, trialRouted=3190, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=100, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 18 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 18 nets for routing of which 18 have one or more fixed wires.
(ccopt eGR): Start to route 18 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 454 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 454
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 3208 nets ( ignored 3190 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 18 clock nets ( 18 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 18
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 18 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.374400e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.850400e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 4 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.326400e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 4 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.803800e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 4 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.765600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   9704 
[NR-eGR]  metal2   (2V)         12859  13054 
[NR-eGR]  metal3   (3H)         13429   1156 
[NR-eGR]  metal4   (4V)          3351    437 
[NR-eGR]  metal5   (5H)          1276     79 
[NR-eGR]  metal6   (6V)           467     32 
[NR-eGR]  metal7   (7H)             5     10 
[NR-eGR]  metal8   (8V)            25      4 
[NR-eGR]  metal9   (9H)             2      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        31414  24476 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 26663um
[NR-eGR] Total length: 31414um, number of vias: 24476
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2504um, number of vias: 2091
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   802 
[NR-eGR]  metal2   (2V)           663   925 
[NR-eGR]  metal3   (3H)          1080   356 
[NR-eGR]  metal4   (4V)           747     8 
[NR-eGR]  metal5   (5H)            15     0 
[NR-eGR]  metal6   (6V)             0     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         2504  2091 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 908um
[NR-eGR] Total length: 2504um, number of vias: 2091
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2504um, number of vias: 2091
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 1938.42 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.3)
    Routing using eGR only done.
Net route status summary:
  Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3290 (unrouted=100, trialRouted=3190, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=100, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:12:27.2/1:32:45.4 (0.1), mem = 1938.4M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 146 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 146
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 2629
[NR-eGR] Read 3208 nets ( ignored 18 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 3190
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5 net(s) in layer range [4, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.027600e+03um
[NR-eGR] Layer group 2: route 3185 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.02% H + 0.00% V. EstWL: 2.674700e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         2( 0.04%)   ( 0.04%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.10 seconds, mem = 1938.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   9704 
[NR-eGR]  metal2   (2V)         12742  13093 
[NR-eGR]  metal3   (3H)         13429   1193 
[NR-eGR]  metal4   (4V)          3126    469 
[NR-eGR]  metal5   (5H)          1267    136 
[NR-eGR]  metal6   (6V)           844     32 
[NR-eGR]  metal7   (7H)            33     10 
[NR-eGR]  metal8   (8V)            26      4 
[NR-eGR]  metal9   (9H)             2      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        31470  24641 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 26663um
[NR-eGR] Total length: 31470um, number of vias: 24641
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.07 seconds, mem = 1938.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:12:27.4/1:32:45.6 (0.1), mem = 1938.4M
    Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt: Starting congestion repair using flow wrapper done.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.5 real=0:00:00.6)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'VQS64_4' of instances=2663 and nets=3308 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design VQS64_4.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1938.422M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for VDCCorner:both.late...
  Clock tree timing engine global stage delay update for VDCCorner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
    sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
    misc counts      : r=1, pp=0
    cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
    cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
    sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
    wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
    wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
    Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUF_X3: 17 
  Primary reporting skew groups after clustering cong repair call:
    skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080, avg=0.077, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.080} (wid=0.008 ws=0.007) (gid=0.074 gs=0.005)
  Skew group summary after clustering cong repair call:
    skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080, avg=0.077, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.080} (wid=0.008 ws=0.007) (gid=0.074 gs=0.005)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.6 real=0:00:00.7)
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Stage::Clustering done. (took cpu=0:00:01.4 real=0:00:01.5)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
      misc counts      : r=1, pp=0
      cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
      cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
      sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
      wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUF_X3: 17 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
      misc counts      : r=1, pp=0
      cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
      cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
      sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
      wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUF_X3: 17 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080, avg=0.077, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.080} (wid=0.008 ws=0.007) (gid=0.074 gs=0.005)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080, avg=0.077, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.080} (wid=0.008 ws=0.007) (gid=0.074 gs=0.005)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
      misc counts      : r=1, pp=0
      cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
      cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
      sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
      wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUF_X3: 17 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
      misc counts      : r=1, pp=0
      cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
      cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
      sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
      wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUF_X3: 17 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
      misc counts      : r=1, pp=0
      cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
      cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
      sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
      wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUF_X3: 17 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
      misc counts      : r=1, pp=0
      cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
      cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
      sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
      wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUF_X3: 17 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
    Skew group summary after 'Removing longest path buffering':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
      misc counts      : r=1, pp=0
      cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
      cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
      sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
      wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUF_X3: 17 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080, avg=0.077, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.080} (wid=0.008 ws=0.007) (gid=0.074 gs=0.005)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080, avg=0.077, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.080} (wid=0.008 ws=0.007) (gid=0.074 gs=0.005)
    Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Construction done. (took cpu=0:00:01.7 real=0:00:01.9)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
      misc counts      : r=1, pp=0
      cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
      cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
      sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
      wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUF_X3: 17 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
    Skew group summary after 'Improving clock tree routing':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
      misc counts      : r=1, pp=0
      cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
      cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
      sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
      wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUF_X3: 17 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
    Legalizer API calls during this step: 34 succeeded with high effort: 34 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
      misc counts      : r=1, pp=0
      cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
      cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
      sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
      wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUF_X3: 17 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080, avg=0.077, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.080} (wid=0.008 ws=0.007) (gid=0.074 gs=0.005)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080, avg=0.077, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.080} (wid=0.008 ws=0.007) (gid=0.074 gs=0.005)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 19 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
          sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
          misc counts      : r=1, pp=0
          cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
          cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
          sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
          wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
          Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUF_X3: 17 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
          sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
          misc counts      : r=1, pp=0
          cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
          cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
          sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
          wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
          Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUF_X3: 17 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
          sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
          misc counts      : r=1, pp=0
          cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
          cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
          sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
          wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
          Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUF_X3: 17 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
      misc counts      : r=1, pp=0
      cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
      cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
      sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
      wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUF_X3: 17 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.2 real=0:00:00.2)
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
    sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
    misc counts      : r=1, pp=0
    cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
    cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
    sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
    wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
    wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
    Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUF_X3: 17 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
  Skew group summary after Approximately balancing fragments:
    skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
      misc counts      : r=1, pp=0
      cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
      cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
      sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
      wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUF_X3: 17 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
    Skew group summary after 'Improving fragments clock skew':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (EMS-27):	Message (IMPCCOPT-1261) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
          sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
          misc counts      : r=1, pp=0
          cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
          cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
          sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
          wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
          Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUF_X3: 17 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
      misc counts      : r=1, pp=0
      cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
      cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
      sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
      wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUF_X3: 17 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
    Skew group summary after 'Approximately balancing step':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
      misc counts      : r=1, pp=0
      cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
      cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
      sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
      wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUF_X3: 17 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
    Skew group summary after 'Fixing clock tree overload':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
      misc counts      : r=1, pp=0
      cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
      cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
      sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
      wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUF_X3: 17 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080, avg=0.077, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.080} (wid=0.008 ws=0.007) (gid=0.074 gs=0.005)
    Skew group summary after 'Approximately balancing paths':
      skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080, avg=0.077, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.080} (wid=0.008 ws=0.007) (gid=0.074 gs=0.005)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for VDCCorner:both.late...
  Clock tree timing engine global stage delay update for VDCCorner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
    sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
    misc counts      : r=1, pp=0
    cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
    cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
    sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
    wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
    wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
    Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUF_X3: 17 
  Primary reporting skew groups before polishing:
    skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.079], skew [0.009 vs 0.042]
  Skew group summary before polishing:
    skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.079], skew [0.009 vs 0.042]
  Merging balancing drivers for power...
    Tried: 19 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
      misc counts      : r=1, pp=0
      cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
      cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
      sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
      wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUF_X3: 17 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.079], skew [0.009 vs 0.042]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.079], skew [0.009 vs 0.042]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
      misc counts      : r=1, pp=0
      cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
      cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
      sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
      wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUF_X3: 17 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.079, avg=0.076, sd=0.002], skew [0.009 vs 0.042], 100% {0.070, 0.079} (wid=0.008 ws=0.007) (gid=0.074 gs=0.006)
    Skew group summary after 'Improving clock skew':
      skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.079, avg=0.076, sd=0.002], skew [0.009 vs 0.042], 100% {0.070, 0.079} (wid=0.008 ws=0.007) (gid=0.074 gs=0.006)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 128 succeeded with high effort: 128 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 238 succeeded with high effort: 238 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.7 real=0:00:00.7)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 96 succeeded with high effort: 96 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.2)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 238 succeeded with high effort: 238 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.6 real=0:00:00.6)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
      misc counts      : r=1, pp=0
      cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
      cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
      sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=28.153fF, leaf=231.079fF, total=259.231fF
      wire lengths     : top=0.000um, trunk=287.529um, leaf=2128.464um, total=2415.994um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=769.130um, total=769.130um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 2 <= 0.045ns, 9 <= 0.048ns, 6 <= 0.050ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUF_X3: 17 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.080, avg=0.076, sd=0.002], skew [0.009 vs 0.042], 100% {0.070, 0.080} (wid=0.008 ws=0.006) (gid=0.074 gs=0.006)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.080, avg=0.076, sd=0.002], skew [0.009 vs 0.042], 100% {0.070, 0.080} (wid=0.008 ws=0.006) (gid=0.074 gs=0.006)
    Legalizer API calls during this step: 700 succeeded with high effort: 700 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:01.5 real=0:00:01.5)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=753.494fF fall=678.975fF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
      misc counts      : r=1, pp=0
      cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
      cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
      sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=28.153fF, leaf=231.079fF, total=259.231fF
      wire lengths     : top=0.000um, trunk=287.529um, leaf=2128.464um, total=2415.994um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=769.130um, total=769.130um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 2 <= 0.045ns, 9 <= 0.048ns, 6 <= 0.050ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUF_X3: 17 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.080, avg=0.076, sd=0.002], skew [0.009 vs 0.042], 100% {0.070, 0.080} (wid=0.008 ws=0.006) (gid=0.074 gs=0.006)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.080, avg=0.076, sd=0.002], skew [0.009 vs 0.042], 100% {0.070, 0.080} (wid=0.008 ws=0.006) (gid=0.074 gs=0.006)
    Legalizer API calls during this step: 34 succeeded with high effort: 34 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
      misc counts      : r=1, pp=0
      cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
      cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
      sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=28.153fF, leaf=231.079fF, total=259.231fF
      wire lengths     : top=0.000um, trunk=287.529um, leaf=2128.464um, total=2415.994um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=769.130um, total=769.130um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 2 <= 0.045ns, 9 <= 0.048ns, 6 <= 0.050ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUF_X3: 17 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.080, avg=0.076, sd=0.002], skew [0.009 vs 0.042], 100% {0.070, 0.080} (wid=0.008 ws=0.006) (gid=0.074 gs=0.006)
    Skew group summary after 'Improving insertion delay':
      skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.080, avg=0.076, sd=0.002], skew [0.009 vs 0.042], 100% {0.070, 0.080} (wid=0.008 ws=0.006) (gid=0.074 gs=0.006)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=18, filtered=18, permitted=17, cannotCompute=1, computed=16, moveTooSmall=18, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=57, accepted=2
        Max accepted move=7.120um, total accepted move=12.460um, average move=6.230um
        Move for wirelength. considered=18, filtered=18, permitted=17, cannotCompute=1, computed=16, moveTooSmall=17, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=55, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 125 succeeded with high effort: 125 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.3 real=0:00:00.3)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=18, filtered=18, permitted=17, cannotCompute=17, computed=0, moveTooSmall=33, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 86 succeeded with high effort: 86 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - branch...
        Move for wirelength. considered=18, filtered=18, permitted=17, cannotCompute=0, computed=17, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=13, accepted=4
        Max accepted move=0.570um, total accepted move=1.140um, average move=0.285um
        Move for wirelength. considered=18, filtered=18, permitted=17, cannotCompute=13, computed=4, moveTooSmall=0, resolved=0, predictFail=21, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=4, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
        sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
        misc counts      : r=1, pp=0
        cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
        cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
        sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
        wire capacitance : top=0.000fF, trunk=28.080fF, leaf=230.801fF, total=258.881fF
        wire lengths     : top=0.000um, trunk=286.780um, leaf=2126.554um, total=2413.334um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
        Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 2 <= 0.045ns, 9 <= 0.048ns, 6 <= 0.050ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUF_X3: 17 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.080, avg=0.076, sd=0.002], skew [0.009 vs 0.042], 100% {0.070, 0.080} (wid=0.008 ws=0.006) (gid=0.074 gs=0.006)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.080, avg=0.076, sd=0.002], skew [0.009 vs 0.042], 100% {0.070, 0.080} (wid=0.008 ws=0.006) (gid=0.074 gs=0.006)
      Legalizer API calls during this step: 233 succeeded with high effort: 233 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.5 real=0:00:00.5)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 19 , Succeeded = 0 , Constraints Broken = 17 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
    Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
      misc counts      : r=1, pp=0
      cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
      cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
      sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=28.080fF, leaf=230.801fF, total=258.881fF
      wire lengths     : top=0.000um, trunk=286.780um, leaf=2126.554um, total=2413.334um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 2 <= 0.045ns, 9 <= 0.048ns, 6 <= 0.050ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUF_X3: 17 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.080, avg=0.076, sd=0.002], skew [0.009 vs 0.042], 100% {0.070, 0.080} (wid=0.008 ws=0.006) (gid=0.074 gs=0.006)
    Skew group summary after 'Wire Opt OverFix':
      skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.080, avg=0.076, sd=0.002], skew [0.009 vs 0.042], 100% {0.070, 0.080} (wid=0.008 ws=0.006) (gid=0.074 gs=0.006)
    Legalizer API calls during this step: 233 succeeded with high effort: 233 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.6 real=0:00:00.6)
  Total capacitance is (rise=1012.375fF fall=937.857fF), of which (rise=258.881fF fall=258.881fF) is wire, and (rise=753.494fF fall=678.975fF) is gate.
  Stage::Polishing done. (took cpu=0:00:02.3 real=0:00:02.3)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 17 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:12:31 mem=1937.6M) ***
Total net bbox length = 2.667e+04 (1.297e+04 1.370e+04) (ext = 7.277e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1937.6MB
Summary Report:
Instances move: 0 (out of 2663 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.667e+04 (1.297e+04 1.370e+04) (ext = 7.277e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1937.6MB
*** Finished refinePlace (0:12:31 mem=1937.6M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 785).
  Restoring pStatusCts on 17 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:02.8 real=0:00:02.9)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        18 (unrouted=18, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3290 (unrouted=100, trialRouted=3190, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=100, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 18 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 18 nets for routing of which 18 have one or more fixed wires.
(ccopt eGR): Start to route 18 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 454 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 454
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 3208 nets ( ignored 3190 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 18 clock nets ( 18 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 18
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 18 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.345000e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.033800e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 5 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.616200e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 5 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.202800e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 5 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.388600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   9704 
[NR-eGR]  metal2   (2V)         12786  13122 
[NR-eGR]  metal3   (3H)         13444   1156 
[NR-eGR]  metal4   (4V)          3048    467 
[NR-eGR]  metal5   (5H)          1263    136 
[NR-eGR]  metal6   (6V)           844     32 
[NR-eGR]  metal7   (7H)            33     10 
[NR-eGR]  metal8   (8V)            26      4 
[NR-eGR]  metal9   (9H)             2      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        31448  24631 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 26668um
[NR-eGR] Total length: 31448um, number of vias: 24631
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2482um, number of vias: 2081
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   802 
[NR-eGR]  metal2   (2V)           707   954 
[NR-eGR]  metal3   (3H)          1095   319 
[NR-eGR]  metal4   (4V)           668     6 
[NR-eGR]  metal5   (5H)            11     0 
[NR-eGR]  metal6   (6V)             0     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         2482  2081 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 913um
[NR-eGR] Total length: 2482um, number of vias: 2081
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2482um, number of vias: 2081
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1937.63 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
      Routing using eGR only done.
Net route status summary:
  Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3290 (unrouted=100, trialRouted=3190, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=100, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'VQS64_4' of instances=2663 and nets=3308 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design VQS64_4.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1937.633M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for VDCCorner:both.late...
        Clock tree timing engine global stage delay update for VDCCorner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
          sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
          misc counts      : r=1, pp=0
          cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
          cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
          sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=28.452fF, leaf=232.391fF, total=260.843fF
          wire lengths     : top=0.000um, trunk=288.495um, leaf=2193.330um, total=2481.825um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
          Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 3 <= 0.045ns, 8 <= 0.048ns, 6 <= 0.050ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUF_X3: 17 
        Primary reporting skew groups eGRPC initial state:
          skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.079, avg=0.075, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.079} (wid=0.007 ws=0.006) (gid=0.073 gs=0.004)
        Skew group summary eGRPC initial state:
          skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.079, avg=0.075, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.079} (wid=0.007 ws=0.006) (gid=0.073 gs=0.004)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
            sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
            misc counts      : r=1, pp=0
            cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
            cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
            sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
            wire capacitance : top=0.000fF, trunk=28.452fF, leaf=232.391fF, total=260.843fF
            wire lengths     : top=0.000um, trunk=288.495um, leaf=2193.330um, total=2481.825um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
            Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 3 <= 0.045ns, 8 <= 0.048ns, 6 <= 0.050ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUF_X3: 17 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.079], skew [0.008 vs 0.042]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.079], skew [0.008 vs 0.042]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 17, numSkippedDueToCloseToSkewTarget = 1
          CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
            sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
            misc counts      : r=1, pp=0
            cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
            cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
            sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
            wire capacitance : top=0.000fF, trunk=28.452fF, leaf=232.391fF, total=260.843fF
            wire lengths     : top=0.000um, trunk=288.495um, leaf=2193.330um, total=2481.825um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
            Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 3 <= 0.045ns, 8 <= 0.048ns, 6 <= 0.050ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUF_X3: 17 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.079], skew [0.008 vs 0.042]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.079], skew [0.008 vs 0.042]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 18, tested: 18, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
            sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
            misc counts      : r=1, pp=0
            cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
            cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
            sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
            wire capacitance : top=0.000fF, trunk=28.452fF, leaf=232.391fF, total=260.843fF
            wire lengths     : top=0.000um, trunk=288.495um, leaf=2193.330um, total=2481.825um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
            Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 3 <= 0.045ns, 8 <= 0.048ns, 6 <= 0.050ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUF_X3: 17 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.079], skew [0.008 vs 0.042]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.079], skew [0.008 vs 0.042]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
          sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
          misc counts      : r=1, pp=0
          cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
          cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
          sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=28.452fF, leaf=232.391fF, total=260.843fF
          wire lengths     : top=0.000um, trunk=288.495um, leaf=2193.330um, total=2481.825um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
          Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 3 <= 0.045ns, 8 <= 0.048ns, 6 <= 0.050ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUF_X3: 17 
        Primary reporting skew groups before routing clock trees:
          skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.079, avg=0.075, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.079} (wid=0.007 ws=0.006) (gid=0.073 gs=0.004)
        Skew group summary before routing clock trees:
          skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.079, avg=0.075, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.079} (wid=0.007 ws=0.006) (gid=0.073 gs=0.004)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 17 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:12:31 mem=1937.8M) ***
Total net bbox length = 2.667e+04 (1.297e+04 1.370e+04) (ext = 7.277e+03)
Move report: Detail placement moves 17 insts, mean move: 1.07 um, max move: 3.56 um 
	Max move on inst (U4684): (36.77, 14.84) --> (37.53, 17.64)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1940.8MB
Summary Report:
Instances move: 17 (out of 2663 movable)
Instances flipped: 0
Mean displacement: 1.07 um
Max displacement: 3.56 um (Instance: U4684) (36.77, 14.84) -> (37.53, 17.64)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI22_X1
Total net bbox length = 2.669e+04 (1.298e+04 1.371e+04) (ext = 7.279e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1940.8MB
*** Finished refinePlace (0:12:31 mem=1940.8M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 785).
  Restoring pStatusCts on 17 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3290 (unrouted=100, trialRouted=3190, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=100, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 18 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 18 nets for routing of which 18 have one or more fixed wires.
(ccopt eGR): Start to route 18 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 454 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 454
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 3208 nets ( ignored 3190 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 18 clock nets ( 18 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 18
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 18 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.345000e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.033800e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 5 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.616200e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 5 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.202800e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 5 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.388600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   9704 
[NR-eGR]  metal2   (2V)         12786  13122 
[NR-eGR]  metal3   (3H)         13444   1156 
[NR-eGR]  metal4   (4V)          3048    467 
[NR-eGR]  metal5   (5H)          1263    136 
[NR-eGR]  metal6   (6V)           844     32 
[NR-eGR]  metal7   (7H)            33     10 
[NR-eGR]  metal8   (8V)            26      4 
[NR-eGR]  metal9   (9H)             2      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        31448  24631 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 26688um
[NR-eGR] Total length: 31448um, number of vias: 24631
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2482um, number of vias: 2081
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   802 
[NR-eGR]  metal2   (2V)           707   954 
[NR-eGR]  metal3   (3H)          1095   319 
[NR-eGR]  metal4   (4V)           668     6 
[NR-eGR]  metal5   (5H)            11     0 
[NR-eGR]  metal6   (6V)             0     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         2482  2081 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 913um
[NR-eGR] Total length: 2482um, number of vias: 2081
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2482um, number of vias: 2081
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1937.84 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 18 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=02/21 19:59:22, mem=1518.9M)

globalDetailRoute

#Start globalDetailRoute on Tue Feb 21 19:59:22 2023
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=18)
#num needed restored net=0
#need_extraction net=0 (total=3308)
#WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 18
#Total wire length = 2482 um.
#Total half perimeter of net bounding box = 920 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 707 um.
#Total wire length on LAYER metal3 = 1095 um.
#Total wire length on LAYER metal4 = 668 um.
#Total wire length on LAYER metal5 = 11 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 2081
#Up-Via Summary (total 2081):
#           
#-----------------------
# metal1            802
# metal2            954
# metal3            319
# metal4              6
#-----------------------
#                  2081 
#
#Start routing data preparation on Tue Feb 21 19:59:22 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 3306 nets.
#Voltage range [1.100 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1525.69 (MB), peak = 1667.57 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1530.33 (MB), peak = 1667.57 (MB)
#Data initialization: cpu:00:00:01, real:00:00:01, mem:1.5 GB, peak:1.6 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#     2033 ( 2         pin),    561 ( 3         pin),    438 ( 4         pin),
#      107 ( 5         pin),      5 ( 6         pin),      2 ( 7         pin),
#        1 ( 9         pin),     22 (10-19      pin),      4 (20-29      pin),
#        4 (30-39      pin),     22 (40-49      pin),      5 (50-59      pin),
#        3 (60-69      pin),      1 (70-79      pin),      0 (>=2000     pin).
#Total: 3308 nets, 3208 non-trivial nets, 18 fully global routed, 18 clocks,
#       18 nets have extra space, 3208 nets (3190 automatically) have layer range,
#       18 nets have weight, 18 nets have avoid detour, 18 nets have priority.
#
#Nets in 2 layer ranges:
#   (-------, metal8)*:     3190 (99.4%)
#   (metal3, metal4) :       18 ( 0.6%)
#
#18 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.98 (MB)
#Total memory = 1535.77 (MB)
#Peak memory = 1667.57 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 1445
#  Total number of overlap segments     =    0 (  0.0%)
#  Total number of assigned segments    =  581 ( 40.2%)
#  Total number of shifted segments     =   22 (  1.5%)
#  Average movement of shifted segments =    5.18 tracks
#
#  Total number of overlaps             =    0
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 18
#Total wire length = 2470 um.
#Total half perimeter of net bounding box = 920 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 702 um.
#Total wire length on LAYER metal3 = 1090 um.
#Total wire length on LAYER metal4 = 669 um.
#Total wire length on LAYER metal5 = 10 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 2213
#Up-Via Summary (total 2213):
#           
#-----------------------
# metal1            802
# metal2           1130
# metal3            276
# metal4              5
#-----------------------
#                  2213 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 13.84 (MB)
#Total memory = 1533.62 (MB)
#Peak memory = 1667.57 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	           Loop   Totals
#	metal1        0        0
#	metal2        2        2
#	Totals        2        2
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1535.29 (MB), peak = 1667.57 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1535.52 (MB), peak = 1667.57 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 18
#Total wire length = 2651 um.
#Total half perimeter of net bounding box = 920 um.
#Total wire length on LAYER metal1 = 21 um.
#Total wire length on LAYER metal2 = 435 um.
#Total wire length on LAYER metal3 = 1280 um.
#Total wire length on LAYER metal4 = 905 um.
#Total wire length on LAYER metal5 = 10 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 2087
#Up-Via Summary (total 2087):
#           
#-----------------------
# metal1            802
# metal2            771
# metal3            510
# metal4              4
#-----------------------
#                  2087 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 1.91 (MB)
#Total memory = 1535.54 (MB)
#Peak memory = 1667.57 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 1.92 (MB)
#Total memory = 1535.55 (MB)
#Peak memory = 1667.57 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:06
#Increased memory = 23.97 (MB)
#Total memory = 1542.95 (MB)
#Peak memory = 1667.57 (MB)
#Number of warnings = 1
#Total number of warnings = 1
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Feb 21 19:59:27 2023
#
% End globalDetailRoute (date=02/21 19:59:28, total cpu=0:00:05.4, real=0:00:06.0, peak res=1542.1M, current mem=1542.1M)
        NanoRoute done. (took cpu=0:00:05.5 real=0:00:05.7)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 18 net(s)
Set FIXED placed status on 17 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1936.73 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 146 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 146
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 2751
[NR-eGR] Read 3208 nets ( ignored 18 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 3190
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5 net(s) in layer range [4, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.027600e+03um
[NR-eGR] Layer group 2: route 3185 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.02% H + 0.00% V. EstWL: 2.676660e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         1( 0.02%)   ( 0.02%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)            21   9704 
[NR-eGR]  metal2   (2V)         12552  12927 
[NR-eGR]  metal3   (3H)         13484   1369 
[NR-eGR]  metal4   (4V)          3302    495 
[NR-eGR]  metal5   (5H)          1437    131 
[NR-eGR]  metal6   (6V)           808     34 
[NR-eGR]  metal7   (7H)            29     10 
[NR-eGR]  metal8   (8V)            26      4 
[NR-eGR]  metal9   (9H)             2      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        31660  24674 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 26688um
[NR-eGR] Total length: 31660um, number of vias: 24674
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.18 sec, Real: 0.17 sec, Curr Mem: 1936.73 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=18, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3290 (unrouted=100, trialRouted=3190, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=100, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:06.0 real=0:00:06.3)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'VQS64_4' of instances=2663 and nets=3308 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design VQS64_4.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1936.734M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for VDCCorner:both.late...
  Clock tree timing engine global stage delay update for VDCCorner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
    sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
    misc counts      : r=1, pp=0
    cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
    cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
    sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
    wire capacitance : top=0.000fF, trunk=28.629fF, leaf=251.977fF, total=280.607fF
    wire lengths     : top=0.000um, trunk=289.695um, leaf=2361.050um, total=2650.745um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
    Leaf  : target=0.050ns count=17 avg=0.048ns sd=0.001ns min=0.045ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 9 <= 0.048ns, 7 <= 0.050ns} {1 <= 0.052ns, 0 <= 0.055ns, 0 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUF_X3: 17 
  Primary reporting skew groups after routing clock trees:
    skew_group myCLK/VSDC: insertion delay [min=0.072, max=0.080, avg=0.076, sd=0.002], skew [0.008 vs 0.042], 100% {0.072, 0.080} (wid=0.007 ws=0.006) (gid=0.074 gs=0.004)
  Skew group summary after routing clock trees:
    skew_group myCLK/VSDC: insertion delay [min=0.072, max=0.080, avg=0.076, sd=0.002], skew [0.008 vs 0.042], 100% {0.072, 0.080} (wid=0.007 ws=0.006) (gid=0.074 gs=0.004)
  CCOpt::Phase::Routing done. (took cpu=0:00:06.2 real=0:00:06.4)
  CCOpt::Phase::PostConditioning...
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 18, tested: 18, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
        sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
        misc counts      : r=1, pp=0
        cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
        cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
        sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
        wire capacitance : top=0.000fF, trunk=28.629fF, leaf=251.977fF, total=280.607fF
        wire lengths     : top=0.000um, trunk=289.695um, leaf=2361.050um, total=2650.745um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
        Leaf  : target=0.050ns count=17 avg=0.048ns sd=0.001ns min=0.045ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 9 <= 0.048ns, 7 <= 0.050ns} {1 <= 0.052ns, 0 <= 0.055ns, 0 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUF_X3: 17 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group myCLK/VSDC: insertion delay [min=0.072, max=0.080], skew [0.008 vs 0.042]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group myCLK/VSDC: insertion delay [min=0.072, max=0.080], skew [0.008 vs 0.042]
      Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 18, tested: 18, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
        sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
        misc counts      : r=1, pp=0
        cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
        cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
        sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
        wire capacitance : top=0.000fF, trunk=28.629fF, leaf=251.977fF, total=280.607fF
        wire lengths     : top=0.000um, trunk=289.695um, leaf=2361.050um, total=2650.745um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
        Leaf  : target=0.050ns count=17 avg=0.048ns sd=0.001ns min=0.045ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 9 <= 0.048ns, 7 <= 0.050ns} {1 <= 0.052ns, 0 <= 0.055ns, 0 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUF_X3: 17 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group myCLK/VSDC: insertion delay [min=0.072, max=0.080], skew [0.008 vs 0.042]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group myCLK/VSDC: insertion delay [min=0.072, max=0.080], skew [0.008 vs 0.042]
      Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 18, nets tested: 18, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
      misc counts      : r=1, pp=0
      cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
      cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
      sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=28.629fF, leaf=251.977fF, total=280.607fF
      wire lengths     : top=0.000um, trunk=289.695um, leaf=2361.050um, total=2650.745um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=17 avg=0.048ns sd=0.001ns min=0.045ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 9 <= 0.048ns, 7 <= 0.050ns} {1 <= 0.052ns, 0 <= 0.055ns, 0 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUF_X3: 17 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group myCLK/VSDC: insertion delay [min=0.072, max=0.080, avg=0.076, sd=0.002], skew [0.008 vs 0.042], 100% {0.072, 0.080} (wid=0.007 ws=0.006) (gid=0.074 gs=0.004)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group myCLK/VSDC: insertion delay [min=0.072, max=0.080, avg=0.076, sd=0.002], skew [0.008 vs 0.042], 100% {0.072, 0.080} (wid=0.007 ws=0.006) (gid=0.074 gs=0.004)
    Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
        sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
        misc counts      : r=1, pp=0
        cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
        cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
        sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
        wire capacitance : top=0.000fF, trunk=28.629fF, leaf=251.977fF, total=280.607fF
        wire lengths     : top=0.000um, trunk=289.695um, leaf=2361.050um, total=2650.745um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
        Leaf  : target=0.050ns count=17 avg=0.048ns sd=0.001ns min=0.045ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 9 <= 0.048ns, 7 <= 0.050ns} {1 <= 0.052ns, 0 <= 0.055ns, 0 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUF_X3: 17 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group myCLK/VSDC: insertion delay [min=0.072, max=0.080, avg=0.076, sd=0.002], skew [0.008 vs 0.042], 100% {0.072, 0.080} (wid=0.007 ws=0.006) (gid=0.074 gs=0.004)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group myCLK/VSDC: insertion delay [min=0.072, max=0.080, avg=0.076, sd=0.002], skew [0.008 vs 0.042], 100% {0.072, 0.080} (wid=0.007 ws=0.006) (gid=0.074 gs=0.004)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=18, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3290 (unrouted=100, trialRouted=3190, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=100, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for VDCCorner:both.late...
  Clock tree timing engine global stage delay update for VDCCorner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
    sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
    misc counts      : r=1, pp=0
    cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
    cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
    sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
    wire capacitance : top=0.000fF, trunk=28.629fF, leaf=251.977fF, total=280.607fF
    wire lengths     : top=0.000um, trunk=289.695um, leaf=2361.050um, total=2650.745um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
    Leaf  : target=0.050ns count=17 avg=0.048ns sd=0.001ns min=0.045ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 9 <= 0.048ns, 7 <= 0.050ns} {1 <= 0.052ns, 0 <= 0.055ns, 0 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUF_X3: 17 
  Primary reporting skew groups after post-conditioning:
    skew_group myCLK/VSDC: insertion delay [min=0.072, max=0.080, avg=0.076, sd=0.002], skew [0.008 vs 0.042], 100% {0.072, 0.080} (wid=0.007 ws=0.006) (gid=0.074 gs=0.004)
  Skew group summary after post-conditioning:
    skew_group myCLK/VSDC: insertion delay [min=0.072, max=0.080, avg=0.076, sd=0.002], skew [0.008 vs 0.042], 100% {0.072, 0.080} (wid=0.007 ws=0.006) (gid=0.074 gs=0.004)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.4 real=0:00:00.4)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------
  Cell type                 Count    Area      Capacitance
  --------------------------------------------------------
  Buffers                    17      22.610      24.160
  Inverters                   0       0.000       0.000
  Integrated Clock Gates      0       0.000       0.000
  Discrete Clock Gates        0       0.000       0.000
  Clock Logic                 0       0.000       0.000
  All                        17      22.610      24.160
  --------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              768
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total                768
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      289.695
  Leaf      2361.050
  Total     2650.745
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top           0.000
  Trunk         0.000
  Leaf        768.940
  Total       768.940
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------------
  Type     Gate       Wire       Total
  ---------------------------------------
  Top        0.000      0.000       0.000
  Trunk     24.160     28.629      52.789
  Leaf     729.334    251.977     981.311
  Total    753.494    280.607    1034.100
  ---------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -------------------------------------------------
  Total      Average    Std. Dev.    Min      Max
  -------------------------------------------------
  729.334     0.950       0.000      0.950    0.950
  -------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  --------------------------------------------------------------------------------------------
  Remaining Transition    ns         1       0.000       0.000      0.000    [0.000]
  --------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.050       1       0.003       0.000      0.003    0.003    {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}                                      -
  Leaf        0.050      17       0.048       0.001      0.045    0.050    {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 9 <= 0.048ns, 7 <= 0.050ns}    {1 <= 0.052ns, 0 <= 0.055ns, 0 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------
  Name         Type      Inst     Inst Area 
                         Count    (um^2)
  ------------------------------------------
  CLKBUF_X3    buffer     17        22.610
  ------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner            Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  VDCCorner:both.late    myCLK/VSDC    0.072     0.080     0.008       0.042         0.006           0.004           0.076        0.002     100% {0.072, 0.080}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner            Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  VDCCorner:both.late    myCLK/VSDC    0.072     0.080     0.008       0.042         0.006           0.004           0.076        0.002     100% {0.072, 0.080}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 49 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  ----------------------------------------------------------------------------------------
  Half corner          Violation  Slew    Slew      Dont   Ideal  Target    Pin
                       amount     target  achieved  touch  net?   source    
                                                    net?                    
  ----------------------------------------------------------------------------------------
  VDCCorner:both.late    0.000    0.050    0.050    N      N      explicit  mY3_reg[23]/CK
  VDCCorner:both.late    0.000    0.050    0.050    N      N      explicit  rC5_reg[20]/CK
  VDCCorner:both.late    0.000    0.050    0.050    N      N      explicit  rC7_reg[21]/CK
  VDCCorner:both.late    0.000    0.050    0.050    N      N      explicit  mY3_reg[21]/CK
  VDCCorner:both.late    0.000    0.050    0.050    N      N      explicit  mY3_reg[22]/CK
  VDCCorner:both.late    0.000    0.050    0.050    N      N      explicit  mY3_reg[24]/CK
  VDCCorner:both.late    0.000    0.050    0.050    N      N      explicit  rC7_reg[24]/CK
  VDCCorner:both.late    0.000    0.050    0.050    N      N      explicit  rC7_reg[22]/CK
  VDCCorner:both.late    0.000    0.050    0.050    N      N      explicit  rC7_reg[23]/CK
  VDCCorner:both.late    0.000    0.050    0.050    N      N      explicit  rC7_reg[20]/CK
  ----------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: VQS64_4
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1986.45)
Total number of fetched objects 3688
End delay calculation. (MEM=2013.64 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2013.64 CPU=0:00:00.2 REAL=0:00:00.0)
	Clock: myCLK, View: VView1, Ideal Latency: 0, Propagated Latency: 0.0762862
	 Executing: set_clock_latency -source -early -max -rise -0.0762862 [get_pins mCLK]
	Clock: myCLK, View: VView1, Ideal Latency: 0, Propagated Latency: 0.0762862
	 Executing: set_clock_latency -source -late -max -rise -0.0762862 [get_pins mCLK]
	Clock: myCLK, View: VView1, Ideal Latency: 0, Propagated Latency: 0.0774447
	 Executing: set_clock_latency -source -early -max -fall -0.0774447 [get_pins mCLK]
	Clock: myCLK, View: VView1, Ideal Latency: 0, Propagated Latency: 0.0774447
	 Executing: set_clock_latency -source -late -max -fall -0.0774447 [get_pins mCLK]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.7 real=0:00:00.7)
Clock DAG stats after update timingGraph:
  cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
  sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
  misc counts      : r=1, pp=0
  cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
  cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
  sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
  wire capacitance : top=0.000fF, trunk=28.629fF, leaf=251.977fF, total=280.607fF
  wire lengths     : top=0.000um, trunk=289.695um, leaf=2361.050um, total=2650.745um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
  Leaf  : target=0.050ns count=17 avg=0.048ns sd=0.001ns min=0.045ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 9 <= 0.048ns, 7 <= 0.050ns} {1 <= 0.052ns, 0 <= 0.055ns, 0 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUF_X3: 17 
Primary reporting skew groups after update timingGraph:
  skew_group myCLK/VSDC: insertion delay [min=0.072, max=0.080, avg=0.076, sd=0.002], skew [0.008 vs 0.042], 100% {0.072, 0.080} (wid=0.007 ws=0.006) (gid=0.074 gs=0.004)
Skew group summary after update timingGraph:
  skew_group myCLK/VSDC: insertion delay [min=0.072, max=0.080, avg=0.076, sd=0.002], skew [0.008 vs 0.042], 100% {0.072, 0.080} (wid=0.007 ws=0.006) (gid=0.074 gs=0.004)
Logging CTS constraint violations...
  Clock tree myCLK has 1 slew violation.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 49 slew violations below cell CTS_ccl_a_buf_00009 (a lib_cell CLKBUF_X3) at (21.570,73.640), in power domain auto-default with half corner VDCCorner:both.late. The worst violation was at the pin rC7_reg[20]/CK with a slew time target of 0.050ns. Achieved a slew time of 0.050ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.8 real=0:00:00.8)
Runtime done. (took cpu=0:00:13.7 real=0:00:15.1)
Runtime Summary
===============
Clock Runtime:  (44%) Core CTS           6.62 (Init 1.58, Construction 1.08, Implementation 2.83, eGRPC 0.25, PostConditioning 0.41, Other 0.46)
Clock Runtime:  (46%) CTS services       6.87 (RefinePlace 0.36, EarlyGlobalClock 0.58, NanoRoute 5.74, ExtractRC 0.19, TimingAnalysis 0.00)
Clock Runtime:   (9%) Other CTS          1.42 (Init 0.28, CongRepair/EGR-DP 0.40, TimingUpdate 0.74, Other 0.00)
Clock Runtime: (100%) Total             14.90

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:13.7/0:00:14.9 (0.9), totSession cpu/real = 0:12:38.8/1:32:57.4 (0.1), mem = 1909.6M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1551.7M, totSessionCpu=0:12:39 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:38.8/1:32:57.4 (0.1), mem = 1909.6M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1556.9M, totSessionCpu=0:12:39 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1926.6M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: VQS64_4
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2127.83)
Total number of fetched objects 3688
End delay calculation. (MEM=2123.34 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2123.34 CPU=0:00:00.8 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:02.0 totSessionCpu=0:12:41 mem=2123.3M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.003  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   768   |   512   |   256   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.049%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1668.6M, totSessionCpu=0:12:41 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:12:41.2/1:32:59.8 (0.1), mem = 2036.6M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:41.4/1:33:00.0 (0.1), mem = 2036.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         18 | default  |
| metal4 (z=4)  |          5 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.3), totSession cpu/real = 0:12:41.4/1:33:00.0 (0.1), mem = 2036.6M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2036.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2036.6M) ***
*** Starting optimizing excluded clock nets MEM= 2036.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2036.6M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:41.5/1:33:00.0 (0.1), mem = 2036.6M
Info: 18 nets with fixed/cover wires excluded.
Info: 18 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:12:41.7/1:33:00.3 (0.1), mem = 2034.8M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 18 nets with fixed/cover wires excluded.
Info: 18 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:41.8/1:33:00.3 (0.1), mem = 2050.8M
*info: 18 clock nets excluded
*info: 7 no-driver nets excluded.
*info: 18 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
+--------+--------+---------+------------+--------+----------+---------+---------------+
|   0.000|   0.000|   61.05%|   0:00:00.0| 2108.0M|    VView1|       NA| NA            |
+--------+--------+---------+------------+--------+----------+---------+---------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2108.0M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2108.0M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         18 | default  |
| metal4 (z=4)  |          5 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:12:42.4/1:33:01.0 (0.1), mem = 2048.9M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 18 nets with fixed/cover wires excluded.
Info: 18 clock nets excluded from IPO operation.
Info: 18 nets with fixed/cover wires excluded.
Info: 18 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:42.6/1:33:01.2 (0.1), mem = 2104.2M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 61.05
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   61.05%|        -|   0.000|   0.000|   0:00:00.0| 2108.2M|
|   61.05%|        0|   0.000|   0.000|   0:00:01.0| 2108.2M|
|   61.05%|        0|   0.000|   0.000|   0:00:00.0| 2108.2M|
|   61.05%|        0|   0.000|   0.000|   0:00:00.0| 2108.2M|
|   61.05%|        0|   0.000|   0.000|   0:00:00.0| 2108.2M|
|   61.05%|        0|   0.000|   0.000|   0:00:00.0| 2108.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 61.05
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         18 | default  |
| metal4 (z=4)  |          5 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 1 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
*** Starting refinePlace (0:12:44 mem=2108.2M) ***
Total net bbox length = 2.669e+04 (1.298e+04 1.371e+04) (ext = 7.279e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2108.2MB
Summary Report:
Instances move: 0 (out of 2646 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.669e+04 (1.298e+04 1.371e+04) (ext = 7.279e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2108.2MB
*** Finished refinePlace (0:12:44 mem=2108.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2108.2M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2108.2M) ***
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:12:43.8/1:33:02.4 (0.1), mem = 2108.2M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2051.09M, totSessionCpu=0:12:44).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:12:44 mem=2051.1M) ***
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:01.0)***
Timing cost in AAE based: 2130696.5344658149406314
Move report: Detail placement moves 664 insts, mean move: 1.78 um, max move: 14.29 um 
	Max move on inst (FE_RC_632_0): (72.87, 37.24) --> (78.76, 45.64)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2056.3MB
Summary Report:
Instances move: 664 (out of 2646 movable)
Instances flipped: 0
Mean displacement: 1.78 um
Max displacement: 14.29 um (Instance: FE_RC_632_0) (72.87, 37.24) -> (78.76, 45.64)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2056.3MB
*** Finished refinePlace (0:12:45 mem=2056.3M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: VQS64_4
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2044.76)
Total number of fetched objects 3688
End delay calculation. (MEM=2072.7 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2072.7 CPU=0:00:00.8 REAL=0:00:00.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 146 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 146
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 2751
[NR-eGR] Read 3208 nets ( ignored 18 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 3190
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5 net(s) in layer range [4, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.033200e+03um
[NR-eGR] Layer group 2: route 3185 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.02% H + 0.00% V. EstWL: 2.628500e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         1( 0.02%)   ( 0.02%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)            21   9704 
[NR-eGR]  metal2   (2V)         12581  12844 
[NR-eGR]  metal3   (3H)         13110   1305 
[NR-eGR]  metal4   (4V)          3087    483 
[NR-eGR]  metal5   (5H)          1390    138 
[NR-eGR]  metal6   (6V)           888     36 
[NR-eGR]  metal7   (7H)             9     10 
[NR-eGR]  metal8   (8V)            25      4 
[NR-eGR]  metal9   (9H)             2      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        31113  24524 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 26207um
[NR-eGR] Total length: 31113um, number of vias: 24524
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.22 sec, Curr Mem: 2019.19 MB )
Extraction called for design 'VQS64_4' of instances=2663 and nets=3308 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design VQS64_4.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2019.188M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:46.6/1:33:05.2 (0.1), mem = 2038.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         18 | default  |
| metal4 (z=4)  |          5 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:12:46.6/1:33:05.3 (0.1), mem = 2038.3M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: VQS64_4
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2036.27)
Total number of fetched objects 3688
End delay calculation. (MEM=2077.93 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2077.93 CPU=0:00:00.8 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:47.9/1:33:06.5 (0.1), mem = 2077.9M
Info: 18 nets with fixed/cover wires excluded.
Info: 18 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0| 61.05%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0| 61.05%| 0:00:00.0|  2128.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         18 | default  |
| metal4 (z=4)  |          5 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2128.3M) ***

*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:12:48.2/1:33:06.8 (0.1), mem = 2057.2M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: 0.000 -> -0.001
Begin: GigaOpt TNS non-legal recovery
Info: 18 nets with fixed/cover wires excluded.
Info: 18 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:48.3/1:33:06.9 (0.1), mem = 2057.2M
*info: 18 clock nets excluded
*info: 7 no-driver nets excluded.
*info: 18 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.001 Density 61.05
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.001|-0.001|
|reg2reg   |-0.000|-0.000|
|HEPG      |-0.000|-0.000|
|All Paths |-0.001|-0.001|
+----------+------+------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.000ns TNS -0.000ns; HEPG WNS -0.000ns TNS -0.000ns; all paths WNS -0.001ns TNS -0.001ns; Real time 0:00:25.0
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
|  -0.000|   -0.001|  -0.000|   -0.001|   61.05%|   0:00:00.0| 2114.4M|    VView1|  reg2reg| mY3_reg[42]/D |
|   0.000|   -0.001|   0.000|   -0.001|   61.06%|   0:00:00.0| 2146.0M|    VView1|       NA| NA            |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2146.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
|  -0.001|   -0.001|  -0.001|   -0.001|   61.06%|   0:00:00.0| 2146.0M|    VView1|  default| rC4_reg[39]/D |
|   0.000|    0.003|   0.000|    0.000|   61.07%|   0:00:00.0| 2148.5M|    VView1|       NA| NA            |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2148.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=2148.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.003|0.000|
|reg2reg   |0.004|0.000|
|HEPG      |0.004|0.000|
|All Paths |0.003|0.000|
+----------+-----+-----+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS 0.004ns TNS 0.000ns; HEPG WNS 0.004ns TNS 0.000ns; all paths WNS 0.003ns TNS 0.000ns; Real time 0:00:25.0
*** Starting refinePlace (0:12:49 mem=2148.5M) ***
Total net bbox length = 2.621e+04 (1.256e+04 1.365e+04) (ext = 7.293e+03)

Starting Small incrNP...
Density distribution unevenness ratio = 12.840%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2148.5M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 1 insts, mean move: 1.59 um, max move: 1.59 um 
	Max move on inst (U4058): (97.95, 68.04) --> (98.14, 66.64)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2151.6MB
Summary Report:
Instances move: 1 (out of 2646 movable)
Instances flipped: 0
Mean displacement: 1.59 um
Max displacement: 1.59 um (Instance: U4058) (97.95, 68.04) -> (98.14, 66.64)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Total net bbox length = 2.621e+04 (1.256e+04 1.365e+04) (ext = 7.292e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2151.6MB
*** Finished refinePlace (0:12:49 mem=2151.6M) ***
*** maximum move = 1.59 um ***
*** Finished re-routing un-routed nets (2148.6M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2148.6M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 61.07
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.003|0.000|
|reg2reg   |0.004|0.000|
|HEPG      |0.004|0.000|
|All Paths |0.003|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         18 | default  |
| metal4 (z=4)  |          5 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=2148.6M) ***

*** TnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:12:49.1/1:33:07.7 (0.1), mem = 2066.5M
End: GigaOpt TNS non-legal recovery
Register exp ratio and priority group on 5 nets on 3299 nets : 
z=4 : 5 nets

Active setup views:
 VView1
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'VQS64_4' of instances=2663 and nets=3308 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design VQS64_4.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2053.156M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: VQS64_4
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2055.17)
Total number of fetched objects 3688
End delay calculation. (MEM=2083.11 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2083.11 CPU=0:00:00.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:12:50 mem=2083.1M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 146 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 146
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 2751
[NR-eGR] Read 3208 nets ( ignored 18 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 3190
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5 net(s) in layer range [4, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.033200e+03um
[NR-eGR] Layer group 2: route 3185 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.02% H + 0.00% V. EstWL: 2.628640e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         1( 0.02%)   ( 0.02%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 2091.12 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1684.2M, totSessionCpu=0:12:51 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.004  |  0.003  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   768   |   512   |   256   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.072%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:16, mem = 1685.6M, totSessionCpu=0:12:51 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-105           18  'setPlaceMode -maxRouteLayer' will becom...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
WARNING   IMPCCOPT-1261       34  The skew target of %s for %s in %sdelay ...
WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 62 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:26.2/0:00:30.5 (0.9), totSession cpu/real = 0:12:51.3/1:33:12.8 (0.1), mem = 2060.5M
#% End ccopt_design (date=02/21 19:59:45, total cpu=0:00:26.3, real=0:00:31.0, peak res=1710.8M, current mem=1588.8M)
<CMD> saveDesign test_05_cts.enc
#% Begin save design ... (date=02/21 20:00:19, mem=1589.1M)
% Begin Save ccopt configuration ... (date=02/21 20:00:19, mem=1589.1M)
% End Save ccopt configuration ... (date=02/21 20:00:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=1589.8M, current mem=1589.8M)
% Begin Save netlist data ... (date=02/21 20:00:20, mem=1589.8M)
Writing Binary DB to test_05_cts.enc.dat/VQS64_4.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/21 20:00:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=1589.8M, current mem=1589.8M)
Saving symbol-table file ...
Saving congestion map file test_05_cts.enc.dat/VQS64_4.route.congmap.gz ...
% Begin Save AAE data ... (date=02/21 20:00:20, mem=1589.9M)
Saving AAE Data ...
% End Save AAE data ... (date=02/21 20:00:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1589.9M, current mem=1589.9M)
Saving preference file test_05_cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/21 20:00:21, mem=1590.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/21 20:00:21, total cpu=0:00:00.0, real=0:00:01.0, peak res=1590.2M, current mem=1590.2M)
Saving PG file test_05_cts.enc.dat/VQS64_4.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Tue Feb 21 20:00:22 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1972.3M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/21 20:00:22, mem=1590.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/21 20:00:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1590.2M, current mem=1590.2M)
% Begin Save routing data ... (date=02/21 20:00:22, mem=1590.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1972.3M) ***
% End Save routing data ... (date=02/21 20:00:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=1591.3M, current mem=1590.4M)
Saving property file test_05_cts.enc.dat/VQS64_4.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1975.3M) ***
#Saving pin access data to file test_05_cts.enc.dat/VQS64_4.apa ...
#
Saving rc congestion map test_05_cts.enc.dat/VQS64_4.congmap.gz ...
% Begin Save power constraints data ... (date=02/21 20:00:23, mem=1590.4M)
% End Save power constraints data ... (date=02/21 20:00:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1590.4M, current mem=1590.4M)
VRCCorner
Generated self-contained design test_05_cts.enc.dat
#% End save design ... (date=02/21 20:00:24, total cpu=0:00:01.1, real=0:00:05.0, peak res=1591.3M, current mem=1589.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> timeDesign -postCTS
*** timeDesign #2 [begin] : totSession cpu/real = 0:13:00.8/1:34:22.9 (0.1), mem = 1979.4M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1979.4M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.004  |  0.003  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   768   |   512   |   256   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.072%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.74 sec
Total Real time: 4.0 sec
Total Memory Usage: 1979.554688 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:00.7/0:00:04.3 (0.2), totSession cpu/real = 0:13:01.5/1:34:27.2 (0.1), mem = 1979.6M
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1590.1M, totSessionCpu=0:13:08 **
*** optDesign #1 [begin] : totSession cpu/real = 0:13:08.3/1:35:09.5 (0.1), mem = 1979.6M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:13:08.3/1:35:09.5 (0.1), mem = 1979.6M
**INFO: User settings:
setExtractRCMode -engine                            preRoute
setUsefulSkewMode -ecoRoute                         false
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -SIAware                            false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeSetupViews                        { VView1 }
setOptMode -autoSetupViews                          { VView1}
setOptMode -autoTDGRSetupViews                      { VView1}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -optimizeFF                              true
setOptMode -preserveAllSequential                   false
setOptMode -setupTargetSlack                        0
setPlaceMode -maxRouteLayer                         6
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       single
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -skew                               true
setAnalysisMode -usefulSkew                         true
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1596.0M, totSessionCpu=0:13:09 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1997.6M)
Compute RC Scale Done ...

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.004  |  0.003  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   768   |   512   |   256   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.072%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1690.0M, totSessionCpu=0:13:10 **
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:13:09.6/1:35:10.8 (0.1), mem = 2092.2M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:13:09.8/1:35:11.0 (0.1), mem = 2092.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         18 | default  |
| metal4 (z=4)  |          5 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.4), totSession cpu/real = 0:13:09.8/1:35:11.0 (0.1), mem = 2092.2M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2092.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2092.2M) ***
*** Starting optimizing excluded clock nets MEM= 2092.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2092.2M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:13:09.8/1:35:11.0 (0.1), mem = 2092.2M
Info: 18 nets with fixed/cover wires excluded.
Info: 18 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:13:10.0/1:35:11.3 (0.1), mem = 2092.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 18 nets with fixed/cover wires excluded.
Info: 18 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:13:10.1/1:35:11.4 (0.1), mem = 2092.4M
*info: 18 clock nets excluded
*info: 7 no-driver nets excluded.
*info: 18 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
+--------+--------+---------+------------+--------+----------+---------+---------------+
|   0.000|   0.000|   61.07%|   0:00:00.0| 2149.6M|    VView1|       NA| NA            |
+--------+--------+---------+------------+--------+----------+---------+---------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2149.6M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2149.6M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         18 | default  |
| metal4 (z=4)  |          5 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:13:10.8/1:35:12.0 (0.1), mem = 2090.5M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 18 nets with fixed/cover wires excluded.
Info: 18 clock nets excluded from IPO operation.
Info: 18 nets with fixed/cover wires excluded.
Info: 18 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:13:11.0/1:35:12.2 (0.1), mem = 2145.8M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.003  TNS Slack 0.000 Density 61.07
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   61.07%|        -|   0.003|   0.000|   0:00:00.0| 2149.8M|
|   61.07%|        0|   0.003|   0.000|   0:00:01.0| 2149.8M|
|   61.07%|        0|   0.003|   0.000|   0:00:00.0| 2149.8M|
|   61.07%|        0|   0.003|   0.000|   0:00:00.0| 2149.8M|
|   61.07%|        1|   0.003|   0.000|   0:00:00.0| 2170.9M|
|   61.07%|        0|   0.003|   0.000|   0:00:00.0| 2170.9M|
|   61.07%|        0|   0.003|   0.000|   0:00:00.0| 2170.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.003  TNS Slack 0.000 Density 61.07
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         18 | default  |
| metal4 (z=4)  |          5 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 2 skipped = 0, called in commitmove = 1, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
*** Starting refinePlace (0:13:12 mem=2170.9M) ***
Total net bbox length = 2.621e+04 (1.256e+04 1.365e+04) (ext = 7.292e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2170.9MB
Summary Report:
Instances move: 0 (out of 2646 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.621e+04 (1.256e+04 1.365e+04) (ext = 7.292e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2170.9MB
*** Finished refinePlace (0:13:12 mem=2170.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2170.9M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2170.9M) ***
*** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:13:12.3/1:35:13.5 (0.1), mem = 2170.9M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2094.79M, totSessionCpu=0:13:12).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:13:12 mem=2094.8M) ***
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:01.0)***
Timing cost in AAE based: 2130597.1093493150547147
Move report: Detail placement moves 203 insts, mean move: 2.21 um, max move: 21.44 um 
	Max move on inst (FE_OFC30_n2544): (53.68, 40.04) --> (68.12, 33.04)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2097.0MB
Summary Report:
Instances move: 203 (out of 2646 movable)
Instances flipped: 0
Mean displacement: 2.21 um
Max displacement: 21.44 um (Instance: FE_OFC30_n2544) (53.68, 40.04) -> (68.12, 33.04)
	Length: 9 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X8
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2097.0MB
*** Finished refinePlace (0:13:13 mem=2097.0M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: VQS64_4
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2085.46)
Total number of fetched objects 3688
End delay calculation. (MEM=2105.39 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2105.39 CPU=0:00:00.8 REAL=0:00:01.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 146 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 146
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 2751
[NR-eGR] Read 3208 nets ( ignored 18 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 3190
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5 net(s) in layer range [4, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.052800e+03um
[NR-eGR] Layer group 2: route 3185 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.02% H + 0.00% V. EstWL: 2.623320e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         1( 0.02%)   ( 0.02%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)            21   9704 
[NR-eGR]  metal2   (2V)         12494  12814 
[NR-eGR]  metal3   (3H)         13047   1329 
[NR-eGR]  metal4   (4V)          3088    505 
[NR-eGR]  metal5   (5H)          1438    130 
[NR-eGR]  metal6   (6V)           863     34 
[NR-eGR]  metal7   (7H)            35     10 
[NR-eGR]  metal8   (8V)            25      4 
[NR-eGR]  metal9   (9H)             2      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        31011  24530 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 26102um
[NR-eGR] Total length: 31011um, number of vias: 24530
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2049.88 MB )
Extraction called for design 'VQS64_4' of instances=2663 and nets=3308 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design VQS64_4.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2049.883M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:13:15.2/1:35:16.4 (0.1), mem = 2069.0M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         18 | default  |
| metal4 (z=4)  |          5 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:13:15.2/1:35:16.5 (0.1), mem = 2069.0M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: VQS64_4
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2066.96)
Total number of fetched objects 3688
End delay calculation. (MEM=2108.63 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2108.63 CPU=0:00:00.8 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:13:16.5/1:35:17.7 (0.1), mem = 2108.6M
Info: 18 nets with fixed/cover wires excluded.
Info: 18 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 61.07%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 61.07%| 0:00:00.0|  2159.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         18 | default  |
| metal4 (z=4)  |          5 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2159.0M) ***

*** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:13:16.8/1:35:18.0 (0.1), mem = 2086.9M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:13:17 mem=2086.9M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 12.859%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2086.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2086.9MB
Summary Report:
Instances move: 0 (out of 2646 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2086.9MB
*** Finished refinePlace (0:13:17 mem=2086.9M) ***
Register exp ratio and priority group on 5 nets on 3299 nets : 
z=4 : 5 nets

Active setup views:
 VView1
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'VQS64_4' of instances=2663 and nets=3308 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design VQS64_4.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2073.539M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: VQS64_4
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2075.55)
Total number of fetched objects 3688
End delay calculation. (MEM=2103.5 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2103.5 CPU=0:00:00.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:13:18 mem=2103.5M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1694.0M, totSessionCpu=0:13:18 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.004  |  0.004  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   768   |   512   |   256   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.070%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:14, mem = 1694.8M, totSessionCpu=0:13:19 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:10.8/0:00:13.6 (0.8), totSession cpu/real = 0:13:19.1/1:35:23.1 (0.1), mem = 2072.9M
<CMD> saveDesign test_06_postctsopt.enc
#% Begin save design ... (date=02/21 20:03:45, mem=1596.0M)
% Begin Save ccopt configuration ... (date=02/21 20:03:45, mem=1596.0M)
% End Save ccopt configuration ... (date=02/21 20:03:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=1596.4M, current mem=1596.4M)
% Begin Save netlist data ... (date=02/21 20:03:45, mem=1596.4M)
Writing Binary DB to test_06_postctsopt.enc.dat/VQS64_4.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/21 20:03:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1596.4M, current mem=1596.4M)
Saving symbol-table file ...
Saving congestion map file test_06_postctsopt.enc.dat/VQS64_4.route.congmap.gz ...
% Begin Save AAE data ... (date=02/21 20:03:46, mem=1596.5M)
Saving AAE Data ...
% End Save AAE data ... (date=02/21 20:03:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1596.5M, current mem=1596.5M)
Saving preference file test_06_postctsopt.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/21 20:03:47, mem=1596.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/21 20:03:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1596.8M, current mem=1596.8M)
Saving PG file test_06_postctsopt.enc.dat/VQS64_4.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Tue Feb 21 20:03:47 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1988.5M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/21 20:03:48, mem=1596.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/21 20:03:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1596.8M, current mem=1596.8M)
% Begin Save routing data ... (date=02/21 20:03:48, mem=1596.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1988.5M) ***
% End Save routing data ... (date=02/21 20:03:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=1597.0M, current mem=1597.0M)
Saving property file test_06_postctsopt.enc.dat/VQS64_4.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1991.5M) ***
#Saving pin access data to file test_06_postctsopt.enc.dat/VQS64_4.apa ...
#
% Begin Save power constraints data ... (date=02/21 20:03:49, mem=1597.0M)
% End Save power constraints data ... (date=02/21 20:03:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1597.0M, current mem=1597.0M)
VRCCorner
Generated self-contained design test_06_postctsopt.enc.dat
#% End save design ... (date=02/21 20:03:50, total cpu=0:00:01.0, real=0:00:05.0, peak res=1597.0M, current mem=1596.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1597.27 (MB), peak = 1710.80 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration           1
setNanoRouteMode -droutePostRouteSpreadWire    1
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          10.1
setNanoRouteMode -routeBottomRoutingLayer      1
setNanoRouteMode -routeTopRoutingLayer         6
setNanoRouteMode -routeWithSiDriven            false
setNanoRouteMode -routeWithTimingDriven        false
setNanoRouteMode -timingEngine                 {}
setExtractRCMode -engine                       preRoute
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -SIAware                       false
setDelayCalMode -socv_accuracy_mode            low
setSIMode -separate_delta_delay_on_data        true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1988.7M, init mem=1988.7M)
*info: Placed = 2663           (Fixed = 17)
*info: Unplaced = 0           
Placement Density:61.07%(5468/8954)
Placement Density (including fixed std cells):61.07%(5468/8954)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1988.7M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (18) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1988.7M) ***

globalDetailRoute

#Start globalDetailRoute on Tue Feb 21 20:06:17 2023
#
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=3308)
#WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Total number of trivial nets (e.g. < 2 pins) = 100 (skipped).
#Total number of routable nets = 3208.
#Total number of nets in the design = 3308.
#3190 routable nets do not have any wires.
#18 routable nets have routed wires.
#3190 nets will be global routed.
#5 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#18 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Tue Feb 21 20:06:17 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 3306 nets.
#Voltage range [1.100 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1600.90 (MB), peak = 1710.80 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1604.70 (MB), peak = 1710.80 (MB)
#
#Finished routing data preparation on Tue Feb 21 20:06:18 2023
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.71 (MB)
#Total memory = 1604.76 (MB)
#Peak memory = 1710.80 (MB)
#
#
#Start global routing on Tue Feb 21 20:06:18 2023
#
#
#Start global routing initialization on Tue Feb 21 20:06:18 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Feb 21 20:06:18 2023
#
#Start routing resource analysis on Tue Feb 21 20:06:18 2023
#
#Routing resource analysis is done on Tue Feb 21 20:06:18 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         174         558        2499    56.54%
#  metal2         V         666          99        2499     5.72%
#  metal3         H         707          25        2499     0.00%
#  metal4         V         368          13        2499     0.00%
#  metal5         H         363           2        2499     0.00%
#  metal6         V         380           1        2499     0.00%
#  --------------------------------------------------------------
#  Total                   2660      16.05%       14994    10.38%
#
#  18 nets (0.54%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Feb 21 20:06:18 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1605.42 (MB), peak = 1710.80 (MB)
#
#
#Global routing initialization is done on Tue Feb 21 20:06:18 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1605.48 (MB), peak = 1710.80 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1606.71 (MB), peak = 1710.80 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1605.24 (MB), peak = 1710.80 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 100 (skipped).
#Total number of routable nets = 3208.
#Total number of nets in the design = 3308.
#
#3208 routable nets have routed wires.
#5 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#18 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            5            3185  
#------------------------------------------
#        Total            5            3185  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                 18            5            3185  
#-------------------------------------------------------------
#        Total                 18            5            3185  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   metal1(H)    |              1.00 |              4.00 |    39.20    22.39    44.80    28.00 |
[hotspot] |   metal2(V)    |              1.00 |              1.00 |   106.39    28.00   107.11    33.59 |
[hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (metal1)     1.00 | (metal1)     4.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 18
#Total wire length = 28169 um.
#Total half perimeter of net bounding box = 28181 um.
#Total wire length on LAYER metal1 = 191 um.
#Total wire length on LAYER metal2 = 11535 um.
#Total wire length on LAYER metal3 = 12748 um.
#Total wire length on LAYER metal4 = 2685 um.
#Total wire length on LAYER metal5 = 737 um.
#Total wire length on LAYER metal6 = 273 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 16456
#Up-Via Summary (total 16456):
#           
#-----------------------
# metal1           9450
# metal2           5890
# metal3            914
# metal4            120
# metal5             42
# metal6             26
# metal7             10
# metal8              4
#-----------------------
#                 16456 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.55 (MB)
#Total memory = 1605.32 (MB)
#Peak memory = 1710.80 (MB)
#
#Finished global routing on Tue Feb 21 20:06:19 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1604.86 (MB), peak = 1710.80 (MB)
#Start Track Assignment.
#Done with 3453 horizontal wires in 2 hboxes and 3591 vertical wires in 2 hboxes.
#Done with 743 horizontal wires in 2 hboxes and 711 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1       134.47 	  0.21%  	  0.00% 	  0.00%
# metal2     11034.07 	  0.02%  	  0.00% 	  0.00%
# metal3     11252.03 	  0.07%  	  0.00% 	  0.00%
# metal4      1800.64 	  0.01%  	  0.00% 	  0.00%
# metal5       731.97 	  0.00%  	  0.00% 	  0.00%
# metal6       277.32 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       25230.49  	  0.04% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 18
#Total wire length = 27620 um.
#Total half perimeter of net bounding box = 28181 um.
#Total wire length on LAYER metal1 = 151 um.
#Total wire length on LAYER metal2 = 11337 um.
#Total wire length on LAYER metal3 = 12442 um.
#Total wire length on LAYER metal4 = 2681 um.
#Total wire length on LAYER metal5 = 735 um.
#Total wire length on LAYER metal6 = 274 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 16456
#Up-Via Summary (total 16456):
#           
#-----------------------
# metal1           9450
# metal2           5890
# metal3            914
# metal4            120
# metal5             42
# metal6             26
# metal7             10
# metal8              4
#-----------------------
#                 16456 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1605.13 (MB), peak = 1710.80 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 8.17 (MB)
#Total memory = 1605.21 (MB)
#Peak memory = 1710.80 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1228
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort   Totals
#	metal1      226      836      101       12     1175
#	metal2        7       33        0        0       40
#	metal3        0        0        0        0        0
#	metal4        0        0        0        0        0
#	metal5        0        0        0        0        0
#	metal6        2        4        3        0        9
#	metal7        1        3        0        0        4
#	Totals      236      876      104       12     1228
#733 out of 2663 instances (27.5%) need to be verified(marked ipoed), dirty area = 6.9%.
#   number of violations = 1237
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort   Totals
#	metal1      226      844      102       12     1184
#	metal2        7       33        0        0       40
#	metal3        0        0        0        0        0
#	metal4        0        0        0        0        0
#	metal5        0        0        0        0        0
#	metal6        2        4        3        0        9
#	metal7        1        3        0        0        4
#	Totals      236      884      105       12     1237
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1615.86 (MB), peak = 1760.63 (MB)
#start 1st optimization iteration ...
#   number of violations = 17
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	metal1        4        0        0        4
#	metal2        0        1        0        1
#	metal3        0        0        0        0
#	metal4        0        0        0        0
#	metal5        0        0        0        0
#	metal6        2        4        2        8
#	metal7        1        3        0        4
#	Totals        7        8        2       17
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1615.45 (MB), peak = 1760.63 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 18
#Total wire length = 31074 um.
#Total half perimeter of net bounding box = 28181 um.
#Total wire length on LAYER metal1 = 1280 um.
#Total wire length on LAYER metal2 = 12879 um.
#Total wire length on LAYER metal3 = 12456 um.
#Total wire length on LAYER metal4 = 3258 um.
#Total wire length on LAYER metal5 = 896 um.
#Total wire length on LAYER metal6 = 305 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 19075
#Up-Via Summary (total 19075):
#           
#-----------------------
# metal1           9754
# metal2           7833
# metal3           1283
# metal4            119
# metal5             46
# metal6             26
# metal7             10
# metal8              4
#-----------------------
#                 19075 
#
#Total number of DRC violations = 17
#Total number of violations on LAYER metal1 = 4
#Total number of violations on LAYER metal2 = 1
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 8
#Total number of violations on LAYER metal7 = 4
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Cpu time = 00:00:28
#Elapsed time = 00:00:28
#Increased memory = 10.23 (MB)
#Total memory = 1615.45 (MB)
#Peak memory = 1760.63 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	metal1        4        0        0        4
#	metal2        0        1        0        1
#	metal3        0        0        0        0
#	metal4        0        0        0        0
#	metal5        0        0        0        0
#	metal6        2        4        3        9
#	metal7        1        3        0        4
#	Totals        7        8        3       18
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1617.23 (MB), peak = 1760.63 (MB)
#CELL_VIEW VQS64_4,init has 18 DRC violations
#Total number of DRC violations = 18
#Total number of violations on LAYER metal1 = 4
#Total number of violations on LAYER metal2 = 1
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 9
#Total number of violations on LAYER metal7 = 4
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Feb 21 20:06:49 2023
#
#
#Start Post Route Wire Spread.
#Done with 785 horizontal wires in 3 hboxes and 725 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 18
#Total wire length = 31542 um.
#Total half perimeter of net bounding box = 28181 um.
#Total wire length on LAYER metal1 = 1297 um.
#Total wire length on LAYER metal2 = 13045 um.
#Total wire length on LAYER metal3 = 12672 um.
#Total wire length on LAYER metal4 = 3311 um.
#Total wire length on LAYER metal5 = 910 um.
#Total wire length on LAYER metal6 = 307 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 19075
#Up-Via Summary (total 19075):
#           
#-----------------------
# metal1           9754
# metal2           7833
# metal3           1283
# metal4            119
# metal5             46
# metal6             26
# metal7             10
# metal8              4
#-----------------------
#                 19075 
#
#
#Start DRC checking..
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	metal1        4        0        0        4
#	metal2        0        1        0        1
#	metal3        0        0        0        0
#	metal4        0        0        0        0
#	metal5        0        0        0        0
#	metal6        2        4        3        9
#	metal7        1        3        0        4
#	Totals        7        8        3       18
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1618.86 (MB), peak = 1760.63 (MB)
#CELL_VIEW VQS64_4,init has 18 DRC violations
#Total number of DRC violations = 18
#Total number of violations on LAYER metal1 = 4
#Total number of violations on LAYER metal2 = 1
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 9
#Total number of violations on LAYER metal7 = 4
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	metal1        4        0        0        4
#	metal2        0        1        0        1
#	metal3        0        0        0        0
#	metal4        0        0        0        0
#	metal5        0        0        0        0
#	metal6        2        4        3        9
#	metal7        1        3        0        4
#	Totals        7        8        3       18
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1618.86 (MB), peak = 1760.63 (MB)
#CELL_VIEW VQS64_4,init has 18 DRC violations
#Total number of DRC violations = 18
#Total number of violations on LAYER metal1 = 4
#Total number of violations on LAYER metal2 = 1
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 9
#Total number of violations on LAYER metal7 = 4
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 18
#Total wire length = 31542 um.
#Total half perimeter of net bounding box = 28181 um.
#Total wire length on LAYER metal1 = 1297 um.
#Total wire length on LAYER metal2 = 13045 um.
#Total wire length on LAYER metal3 = 12672 um.
#Total wire length on LAYER metal4 = 3311 um.
#Total wire length on LAYER metal5 = 910 um.
#Total wire length on LAYER metal6 = 307 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 19075
#Up-Via Summary (total 19075):
#           
#-----------------------
# metal1           9754
# metal2           7833
# metal3           1283
# metal4            119
# metal5             46
# metal6             26
# metal7             10
# metal8              4
#-----------------------
#                 19075 
#
#detailRoute Statistics:
#Cpu time = 00:00:32
#Elapsed time = 00:00:31
#Increased memory = 13.65 (MB)
#Total memory = 1618.87 (MB)
#Peak memory = 1760.63 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:34
#Elapsed time = 00:00:34
#Increased memory = -10.30 (MB)
#Total memory = 1587.07 (MB)
#Peak memory = 1760.63 (MB)
#Number of warnings = 2
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Feb 21 20:06:51 2023
#
#Default setup view is reset to VView1.
#Default setup view is reset to VView1.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:34, elapsed time = 00:00:34, memory = 1581.71 (MB), peak = 1760.63 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> timeDesign -postRoute
*** timeDesign #3 [begin] : totSession cpu/real = 0:14:39.6/1:43:11.0 (0.1), mem = 2008.2M
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
Extraction called for design 'VQS64_4' of instances=2663 and nets=3308 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design VQS64_4.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: VRCCorner
extractDetailRC Option : -outfile /tmp/innovus_temp_11434_sig2.eecs.wsu.edu_jtschir1_J1a6f1/VQS64_4_11434_7DIT1g.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1998.2M)
Extracted 10.0055% (CPU Time= 0:00:00.1  MEM= 2060.7M)
Extracted 20.0045% (CPU Time= 0:00:00.1  MEM= 2060.7M)
Extracted 30.0035% (CPU Time= 0:00:00.1  MEM= 2060.7M)
Extracted 40.0058% (CPU Time= 0:00:00.1  MEM= 2060.7M)
Extracted 50.0048% (CPU Time= 0:00:00.1  MEM= 2060.7M)
Extracted 60.0039% (CPU Time= 0:00:00.2  MEM= 2060.7M)
Extracted 70.0061% (CPU Time= 0:00:00.2  MEM= 2060.7M)
Extracted 80.0052% (CPU Time= 0:00:00.2  MEM= 2060.7M)
Extracted 90.0042% (CPU Time= 0:00:00.2  MEM= 2060.7M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 2060.7M)
Number of Extracted Resistors     : 50283
Number of Extracted Ground Cap.   : 53398
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:01.0  MEM: 2037.371M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2020.93 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: VQS64_4
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2020.93)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 3688
End delay calculation. (MEM=2084.75 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2048.13 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:14:42 mem=2048.1M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.019  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   768   |   512   |   256   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.070%
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 3.3 sec
Total Real time: 6.0 sec
Total Memory Usage: 2016.542969 Mbytes
*** timeDesign #3 [finish] : cpu/real = 0:00:03.3/0:00:06.4 (0.5), totSession cpu/real = 0:14:42.9/1:43:17.5 (0.1), mem = 2016.5M
<CMD> report_area
<CMD> report_power
env CDS_WORKAREA is set to /net/ugrads/jtschir1/pvt/ee434/tut_Innovus

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           1.1V	    VDD
Using Power View: VView1.

Begin Power Analysis

             0V	    VSS
           1.1V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1614.47MB/3480.32MB/1751.70MB)

Begin Processing Timing Window Data for Power Calculation

myCLK(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1614.61MB/3480.32MB/1751.70MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1614.68MB/3480.32MB/1751.70MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Feb-21 20:10:27 (2023-Feb-22 04:10:27 GMT)
2023-Feb-21 20:10:27 (2023-Feb-22 04:10:27 GMT): 10%
2023-Feb-21 20:10:27 (2023-Feb-22 04:10:27 GMT): 20%
2023-Feb-21 20:10:27 (2023-Feb-22 04:10:27 GMT): 30%
2023-Feb-21 20:10:27 (2023-Feb-22 04:10:27 GMT): 40%
2023-Feb-21 20:10:27 (2023-Feb-22 04:10:27 GMT): 50%
2023-Feb-21 20:10:27 (2023-Feb-22 04:10:27 GMT): 60%
2023-Feb-21 20:10:27 (2023-Feb-22 04:10:27 GMT): 70%
2023-Feb-21 20:10:27 (2023-Feb-22 04:10:27 GMT): 80%
2023-Feb-21 20:10:27 (2023-Feb-22 04:10:27 GMT): 90%

Finished Levelizing
2023-Feb-21 20:10:27 (2023-Feb-22 04:10:27 GMT)

Starting Activity Propagation
2023-Feb-21 20:10:27 (2023-Feb-22 04:10:27 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Feb-21 20:10:27 (2023-Feb-22 04:10:27 GMT): 10%
2023-Feb-21 20:10:27 (2023-Feb-22 04:10:27 GMT): 20%

Finished Activity Propagation
2023-Feb-21 20:10:27 (2023-Feb-22 04:10:27 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1615.19MB/3480.32MB/1751.70MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Feb-21 20:10:28 (2023-Feb-22 04:10:28 GMT)
 ... Calculating switching power
2023-Feb-21 20:10:28 (2023-Feb-22 04:10:28 GMT): 10%
2023-Feb-21 20:10:28 (2023-Feb-22 04:10:28 GMT): 20%
2023-Feb-21 20:10:28 (2023-Feb-22 04:10:28 GMT): 30%
2023-Feb-21 20:10:28 (2023-Feb-22 04:10:28 GMT): 40%
2023-Feb-21 20:10:28 (2023-Feb-22 04:10:28 GMT): 50%
 ... Calculating internal and leakage power
2023-Feb-21 20:10:28 (2023-Feb-22 04:10:28 GMT): 60%
2023-Feb-21 20:10:28 (2023-Feb-22 04:10:28 GMT): 70%
2023-Feb-21 20:10:28 (2023-Feb-22 04:10:28 GMT): 80%
2023-Feb-21 20:10:28 (2023-Feb-22 04:10:28 GMT): 90%

Finished Calculating power
2023-Feb-21 20:10:28 (2023-Feb-22 04:10:28 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1615.71MB/3480.32MB/1751.70MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1615.71MB/3480.32MB/1751.70MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=1615.78MB/3480.32MB/1751.70MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1615.78MB/3480.32MB/1751.70MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2023-Feb-21 20:10:28 (2023-Feb-22 04:10:28 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: VQS64_4
*
*	Liberty Libraries used:
*	        VView1: lib/lib/NangateOpenCellLibrary_typical.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        6.30295486 	   65.7832%
Total Switching Power:       3.16560273 	   33.0390%
Total Leakage Power:         0.11284297 	    1.1777%
Total Power:                 9.58140056
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         4.807      0.4182     0.06063       5.286       55.17
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      1.314       1.599     0.05169       2.965       30.95
Clock (Combinational)             0.1813       1.148   0.0005195        1.33       13.88
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              6.303       3.166      0.1128       9.581         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1      6.303       3.166      0.1128       9.581         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
myCLK                             0.1813       1.148   0.0005195        1.33       13.88
-----------------------------------------------------------------------------------------
Total                             0.1813       1.148   0.0005195        1.33       13.88
-----------------------------------------------------------------------------------------
Clock: myCLK
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00009 (CLKBUF_X3):          0.08145
*              Highest Leakage Power:            FE_OFC74_n2543 (INV_X16):        0.0002314
*                Total Cap:      1.20348e-11 F
*                Total instances in design:  2663
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1616.69MB/3480.32MB/1751.70MB)

<CMD> report_area
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1616.7M, totSessionCpu=0:15:00 **
*** optDesign #2 [begin] : totSession cpu/real = 0:14:59.6/1:45:00.1 (0.1), mem = 2016.5M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:14:59.6/1:45:00.1 (0.1), mem = 2016.5M
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           10.1
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -coupled                                       false
setExtractRCMode -engine                                        postRoute
setUsefulSkewMode -ecoRoute                                     false
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -noBoundary                                   false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        false
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { VView1 }
setOptMode -autoSetupViews                                      { VView1}
setOptMode -autoTDGRSetupViews                                  { VView1}
setOptMode -drcMargin                                           0
setOptMode -fixDrc                                              true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -maxRouteLayer                                     6
setPlaceMode -place_design_floorplan_mode                       false
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          auto
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   single
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -skew                                           true
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1662.7M, totSessionCpu=0:15:00 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2077.2M, init mem=2077.2M)
*info: Placed = 2663           (Fixed = 17)
*info: Unplaced = 0           
Placement Density:61.07%(5468/8954)
Placement Density (including fixed std cells):61.07%(5468/8954)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2077.2M)
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:15:00.3/1:45:00.8 (0.1), mem = 2077.2M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
Extraction called for design 'VQS64_4' of instances=2663 and nets=3308 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design VQS64_4.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: VRCCorner
extractDetailRC Option : -outfile /tmp/innovus_temp_11434_sig2.eecs.wsu.edu_jtschir1_J1a6f1/VQS64_4_11434_7DIT1g.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2069.2M)
Extracted 10.0055% (CPU Time= 0:00:00.1  MEM= 2131.6M)
Extracted 20.0045% (CPU Time= 0:00:00.1  MEM= 2131.6M)
Extracted 30.0035% (CPU Time= 0:00:00.2  MEM= 2131.6M)
Extracted 40.0058% (CPU Time= 0:00:00.2  MEM= 2131.6M)
Extracted 50.0048% (CPU Time= 0:00:00.2  MEM= 2131.6M)
Extracted 60.0039% (CPU Time= 0:00:00.2  MEM= 2131.6M)
Extracted 70.0061% (CPU Time= 0:00:00.2  MEM= 2131.6M)
Extracted 80.0052% (CPU Time= 0:00:00.2  MEM= 2131.6M)
Extracted 90.0042% (CPU Time= 0:00:00.3  MEM= 2131.6M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 2131.6M)
Number of Extracted Resistors     : 50283
Number of Extracted Ground Cap.   : 53398
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 2100.309M)
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:15:01.5/1:45:02.3 (0.1), mem = 2090.8M
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: VQS64_4
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2088.79)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 3688
End delay calculation. (MEM=2115.99 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2115.99 CPU=0:00:00.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:15:03 mem=2116.0M)

Active hold views:
 VView1
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (HoldAware) cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:15:03 mem=2147.3M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: VQS64_4
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2135.74)
Total number of fetched objects 3688
End delay calculation. (MEM=2115.99 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2115.99 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:15:04 mem=2116.0M)

------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.019  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   768   |   512   |   256   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.070%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:15:04.1/1:45:05.0 (0.1), mem = 2131.3M
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1658.0M, totSessionCpu=0:15:04 **
OPTC: m1 20.0 20.0
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
*** ClockDrv #1 [begin] (optDesign #2) : totSession cpu/real = 0:15:04.2/1:45:05.1 (0.1), mem = 2054.3M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3290 (unrouted=100, trialRouted=0, noStatus=0, routed=3190, fixed=0, [crossesIlmBoundary=0, tooFewTerms=100, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 17 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        primary_delay_corner: VDCCorner (default: )
        route_type is set for at least one object
        target_insertion_delay is set for at least one object
        target_max_trans is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree myCLK. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
    Clock tree balancer configuration for clock_tree myCLK:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
      Inverters:   
      Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
      Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 8953.560um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner VDCCorner:both, late and power domain auto-default:
      Slew time target (leaf):    0.050ns
      Slew time target (trunk):   0.050ns
      Slew time target (top):     0.050ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.042ns
      Buffer max distance: 344.118um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=VDCCorner:both.late, optimalDrivingDistance=344.118um, saturatedSlew=0.043ns, speed=3716.177um per ns, cellArea=3.865um^2 per 1000um}
      Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=VDCCorner:both.late, optimalDrivingDistance=433.043um, saturatedSlew=0.044ns, speed=4732.711um per ns, cellArea=17.813um^2 per 1000um}
      Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=VDCCorner:both.late, optimalDrivingDistance=433.623um, saturatedSlew=0.044ns, speed=4921.941um per ns, cellArea=15.949um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    Clock tree balancer configuration for skew_group myCLK/VSDC:
      Sources:                     pin mCLK
      Total number of sinks:       768
      Delay constrained sinks:     768
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner VDCCorner:both.late:
      Skew target:                 0.042ns
    Primary reporting skew groups are:
    skew_group myCLK/VSDC with 768 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
      misc counts      : r=1, pp=0
      cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
    Clock DAG library cell distribution initial state {count}:
       Bufs: CLKBUF_X3: 17 
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:00.7 real=0:00:00.7)
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for VDCCorner:both.late...
  Clock tree timing engine global stage delay update for VDCCorner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
    sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
    misc counts      : r=1, pp=0
    cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
    cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
    sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
    wire capacitance : top=0.000fF, trunk=25.333fF, leaf=219.509fF, total=244.842fF
    wire lengths     : top=0.000um, trunk=289.695um, leaf=2361.050um, total=2650.745um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
    Leaf  : target=0.050ns count=17 avg=0.045ns sd=0.001ns min=0.043ns max=0.047ns {0 <= 0.030ns, 0 <= 0.040ns, 7 <= 0.045ns, 10 <= 0.048ns, 0 <= 0.050ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CLKBUF_X3: 17 
  Primary reporting skew groups PRO initial state:
    skew_group default.myCLK/VSDC: unconstrained
  Skew group summary PRO initial state:
    skew_group myCLK/VSDC: insertion delay [min=0.069, max=0.078, avg=0.074, sd=0.002], skew [0.008 vs 0.042], 100% {0.069, 0.078} (wid=0.007 ws=0.005) (gid=0.072 gs=0.005)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Resolving skew group constraints done.
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 18, tested: 18, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
      misc counts      : r=1, pp=0
      cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
      cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
      sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=25.333fF, leaf=219.509fF, total=244.842fF
      wire lengths     : top=0.000um, trunk=289.695um, leaf=2361.050um, total=2650.745um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
    Clock DAG net violations after 'PRO Fixing DRVs': none
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
      Leaf  : target=0.050ns count=17 avg=0.045ns sd=0.001ns min=0.043ns max=0.047ns {0 <= 0.030ns, 0 <= 0.040ns, 7 <= 0.045ns, 10 <= 0.048ns, 0 <= 0.050ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: CLKBUF_X3: 17 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.myCLK/VSDC: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group myCLK/VSDC: insertion delay [min=0.069, max=0.078], skew [0.008 vs 0.042]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for VDCCorner:both.late...
  Clock tree timing engine global stage delay update for VDCCorner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
    sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
    misc counts      : r=1, pp=0
    cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
    cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
    sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
    wire capacitance : top=0.000fF, trunk=25.333fF, leaf=219.509fF, total=244.842fF
    wire lengths     : top=0.000um, trunk=289.695um, leaf=2361.050um, total=2650.745um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
    Leaf  : target=0.050ns count=17 avg=0.045ns sd=0.001ns min=0.043ns max=0.047ns {0 <= 0.030ns, 0 <= 0.040ns, 7 <= 0.045ns, 10 <= 0.048ns, 0 <= 0.050ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CLKBUF_X3: 17 
  Primary reporting skew groups PRO final:
    skew_group default.myCLK/VSDC: unconstrained
  Skew group summary PRO final:
    skew_group myCLK/VSDC: insertion delay [min=0.069, max=0.078, avg=0.074, sd=0.002], skew [0.008 vs 0.042], 100% {0.069, 0.078} (wid=0.007 ws=0.005) (gid=0.072 gs=0.005)
PRO done.
Net route status summary:
  Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3290 (unrouted=100, trialRouted=0, noStatus=0, routed=3190, fixed=0, [crossesIlmBoundary=0, tooFewTerms=100, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:01.0 real=0:00:01.0)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
*** ClockDrv #1 [finish] (optDesign #2) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:15:05.2/1:45:06.1 (0.1), mem = 2054.9M
**INFO: Start fixing DRV (Mem = 2054.92M) ...
Begin: GigaOpt DRV Optimization
*** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:15:05.3/1:45:06.2 (0.1), mem = 2054.9M
Info: 18 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 61.07%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 61.07%| 0:00:00.0|  2201.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         18 | default  |
| metal4 (z=4)  |          5 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2201.4M) ***

*** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:15:06.0/1:45:06.9 (0.1), mem = 2134.3M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 2134.30M).

------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.01min real=0.02min mem=2134.3M)
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.019  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   768   |   512   |   256   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.070%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1722.2M, totSessionCpu=0:15:06 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #3 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1722.2M, totSessionCpu=0:15:06 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2133.77M, totSessionCpu=0:15:06).
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1722.3M, totSessionCpu=0:15:06 **

Skipping pre eco harden opt
**INFO: Skipping refine place as no legal commits were detected
Default Rule : ""
Non Default Rules :
Worst Slack : 0.019 ns

Start Layer Assignment ...
WNS(0.019ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 3308.
No critical nets selected. Skipped !

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 19 (0.6%)

Set Prefer Layer Routing Effort ...
Total Net(3306) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 0.005 ns

Start Layer Assignment ...
WNS(0.005ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 3308.
No critical nets selected. Skipped !

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 33 (1.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.019  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   768   |   512   |   256   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.070%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1666.1M, totSessionCpu=0:15:07 **
**INFO: flowCheckPoint #4 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:15:06.6/1:45:07.5 (0.1), mem = 2083.7M

globalDetailRoute

#Start globalDetailRoute on Tue Feb 21 20:11:39 2023
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=3308)
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 100 (skipped).
#Total number of routable nets = 3208.
#Total number of nets in the design = 3308.
#3208 routable nets have routed wires.
#23 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Start routing data preparation on Tue Feb 21 20:11:39 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 3306 nets.
#Voltage range [1.100 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1668.35 (MB), peak = 1760.63 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1672.11 (MB), peak = 1760.63 (MB)
#
#Finished routing data preparation on Tue Feb 21 20:11:40 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.65 (MB)
#Total memory = 1672.11 (MB)
#Peak memory = 1760.63 (MB)
#
#
#Start global routing on Tue Feb 21 20:11:40 2023
#
#
#Start global routing initialization on Tue Feb 21 20:11:40 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.66 (MB)
#Total memory = 1672.11 (MB)
#Peak memory = 1760.63 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	metal1        4        0        0        4
#	metal2        0        1        0        1
#	metal3        0        0        0        0
#	metal4        0        0        0        0
#	metal5        0        0        0        0
#	metal6        2        4        3        9
#	metal7        1        3        0        4
#	Totals        7        8        3       18
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1672.37 (MB), peak = 1760.63 (MB)
#start 1st optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	metal1        0        0        0        0
#	metal2        0        1        0        1
#	metal3        0        0        0        0
#	metal4        0        0        0        0
#	metal5        0        0        0        0
#	metal6        2        4        3        9
#	metal7        1        3        0        4
#	Totals        3        8        3       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1674.66 (MB), peak = 1760.63 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 18
#Total wire length = 31542 um.
#Total half perimeter of net bounding box = 28181 um.
#Total wire length on LAYER metal1 = 1297 um.
#Total wire length on LAYER metal2 = 13044 um.
#Total wire length on LAYER metal3 = 12674 um.
#Total wire length on LAYER metal4 = 3311 um.
#Total wire length on LAYER metal5 = 908 um.
#Total wire length on LAYER metal6 = 309 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 19078
#Up-Via Summary (total 19078):
#           
#-----------------------
# metal1           9755
# metal2           7835
# metal3           1285
# metal4            119
# metal5             44
# metal6             26
# metal7             10
# metal8              4
#-----------------------
#                 19078 
#
#Total number of DRC violations = 14
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 1
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 9
#Total number of violations on LAYER metal7 = 4
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.55 (MB)
#Total memory = 1674.66 (MB)
#Peak memory = 1760.63 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Feb 21 20:11:40 2023
#
#
#Start Post Route Wire Spread.
#Done with 130 horizontal wires in 3 hboxes and 115 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 18
#Total wire length = 31604 um.
#Total half perimeter of net bounding box = 28181 um.
#Total wire length on LAYER metal1 = 1298 um.
#Total wire length on LAYER metal2 = 13066 um.
#Total wire length on LAYER metal3 = 12704 um.
#Total wire length on LAYER metal4 = 3317 um.
#Total wire length on LAYER metal5 = 911 um.
#Total wire length on LAYER metal6 = 309 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 19078
#Up-Via Summary (total 19078):
#           
#-----------------------
# metal1           9755
# metal2           7835
# metal3           1285
# metal4            119
# metal5             44
# metal6             26
# metal7             10
# metal8              4
#-----------------------
#                 19078 
#
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	metal1        0        0        0        0
#	metal2        0        1        0        1
#	metal3        0        0        0        0
#	metal4        0        0        0        0
#	metal5        0        0        0        0
#	metal6        2        4        3        9
#	metal7        1        3        0        4
#	Totals        3        8        3       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1674.22 (MB), peak = 1760.63 (MB)
#CELL_VIEW VQS64_4,init has 14 DRC violations
#Total number of DRC violations = 14
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 1
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 9
#Total number of violations on LAYER metal7 = 4
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 18
#Total wire length = 31604 um.
#Total half perimeter of net bounding box = 28181 um.
#Total wire length on LAYER metal1 = 1298 um.
#Total wire length on LAYER metal2 = 13066 um.
#Total wire length on LAYER metal3 = 12704 um.
#Total wire length on LAYER metal4 = 3317 um.
#Total wire length on LAYER metal5 = 911 um.
#Total wire length on LAYER metal6 = 309 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 19078
#Up-Via Summary (total 19078):
#           
#-----------------------
# metal1           9755
# metal2           7835
# metal3           1285
# metal4            119
# metal5             44
# metal6             26
# metal7             10
# metal8              4
#-----------------------
#                 19078 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.11 (MB)
#Total memory = 1674.22 (MB)
#Peak memory = 1760.63 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -22.84 (MB)
#Total memory = 1643.29 (MB)
#Peak memory = 1760.63 (MB)
#Number of warnings = 1
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Feb 21 20:11:40 2023
#
*** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:15:07.8/1:45:08.7 (0.1), mem = 2072.2M
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1641.9M, totSessionCpu=0:15:08 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #5 PostEcoSummary
Extraction called for design 'VQS64_4' of instances=2663 and nets=3308 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design VQS64_4.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: VRCCorner
extractDetailRC Option : -outfile /tmp/innovus_temp_11434_sig2.eecs.wsu.edu_jtschir1_J1a6f1/VQS64_4_11434_7DIT1g.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2072.2M)
Extracted 10.0035% (CPU Time= 0:00:00.1  MEM= 2134.6M)
Extracted 20.0038% (CPU Time= 0:00:00.1  MEM= 2134.6M)
Extracted 30.0041% (CPU Time= 0:00:00.1  MEM= 2134.6M)
Extracted 40.0045% (CPU Time= 0:00:00.2  MEM= 2134.6M)
Extracted 50.0048% (CPU Time= 0:00:00.2  MEM= 2134.6M)
Extracted 60.0051% (CPU Time= 0:00:00.2  MEM= 2134.6M)
Extracted 70.0054% (CPU Time= 0:00:00.2  MEM= 2134.6M)
Extracted 80.0057% (CPU Time= 0:00:00.2  MEM= 2134.6M)
Extracted 90.0061% (CPU Time= 0:00:00.3  MEM= 2134.6M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 2134.6M)
Number of Extracted Resistors     : 50609
Number of Extracted Ground Cap.   : 53723
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 2103.348M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: VQS64_4
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2101.35)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 3688
End delay calculation. (MEM=2128.54 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2128.54 CPU=0:00:00.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:15:10 mem=2128.5M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.020  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   768   |   512   |   256   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.070%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1673.3M, totSessionCpu=0:15:10 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #6 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
**INFO: flowCheckPoint #7 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1673.3M, totSessionCpu=0:15:10 **

------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.020  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   768   |   512   |   256   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.070%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:15, mem = 1673.4M, totSessionCpu=0:15:11 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:00:11.5/0:00:14.8 (0.8), totSession cpu/real = 0:15:11.0/1:45:14.9 (0.1), mem = 2072.0M
<CMD> report_area
<CMD> saveDesign test_08_postrouteopt.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=02/21 20:26:11, mem=1665.1M)
% Begin Save ccopt configuration ... (date=02/21 20:26:12, mem=1665.1M)
% End Save ccopt configuration ... (date=02/21 20:26:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=1665.3M, current mem=1665.3M)
% Begin Save netlist data ... (date=02/21 20:26:12, mem=1665.3M)
Writing Binary DB to test_08_postrouteopt.enc.dat/VQS64_4.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/21 20:26:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=1665.3M, current mem=1665.3M)
Saving symbol-table file ...
Saving congestion map file test_08_postrouteopt.enc.dat/VQS64_4.route.congmap.gz ...
% Begin Save AAE data ... (date=02/21 20:26:13, mem=1665.3M)
Saving AAE Data ...
% End Save AAE data ... (date=02/21 20:26:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1665.3M, current mem=1665.3M)
Saving preference file test_08_postrouteopt.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/21 20:26:13, mem=1665.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/21 20:26:14, total cpu=0:00:00.1, real=0:00:01.0, peak res=1665.6M, current mem=1665.6M)
Saving PG file test_08_postrouteopt.enc.dat/VQS64_4.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Tue Feb 21 20:26:14 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2066.4M) ***
Saving Drc markers ...
... 14 markers are saved ...
... 14 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=02/21 20:26:14, mem=1665.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/21 20:26:14, total cpu=0:00:00.0, real=0:00:01.0, peak res=1665.6M, current mem=1665.6M)
% Begin Save routing data ... (date=02/21 20:26:15, mem=1665.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2066.4M) ***
% End Save routing data ... (date=02/21 20:26:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1665.8M, current mem=1665.8M)
Saving property file test_08_postrouteopt.enc.dat/VQS64_4.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2069.4M) ***
#Saving pin access data to file test_08_postrouteopt.enc.dat/VQS64_4.apa ...
#
% Begin Save power constraints data ... (date=02/21 20:26:16, mem=1665.8M)
% End Save power constraints data ... (date=02/21 20:26:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1665.8M, current mem=1665.8M)
VRCCorner
Generated self-contained design test_08_postrouteopt.enc.dat
#% End save design ... (date=02/21 20:26:16, total cpu=0:00:01.1, real=0:00:04.0, peak res=1666.0M, current mem=1666.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report VQS64_4.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report VQS64_4.drc.rpt                 # string, default="", user setting
 *** Starting Verify DRC (MEM: 2082.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 14 Viols.

 Violation Summary By Layer and Type:

	          Short   MetSpc   CutSpc   Totals
	metal2        1        0        0        1
	metal6        4        2        0        6
	via6          0        0        3        3
	metal7        3        1        0        4
	Totals        8        3        3       14

 *** End Verify DRC (CPU: 0:00:00.6  ELAPSED TIME: 0.00  MEM: 256.1M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Feb 21 20:32:37 2023

Design Name: VQS64_4
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (107.1000, 102.4800)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Feb 21 20:32:37 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

