Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Changed wire load model for 'input_reorder_N8' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'deserializer_N8' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'butterfly' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'delay_DELAY1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'delay_DELAY1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'delay_commutator_DELAY1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'butterfly' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'delay_DELAY2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'delay_DELAY2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'delay_commutator_DELAY2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'butterfly' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'delay_DELAY4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'input_folding_N8' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'alt1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'apparch' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_2_1_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width3' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_3_2_3' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_dec_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_3_1_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_2_1_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_2_1_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_2_1_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_2_1_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_32_32_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width3' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_3_1_3' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width3' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_3_1_3' from '(none)' to 'ForQA'. (OPT-170)
Information: Updating design information... (UID-85)
Warning: Design 'fft_N_rad2' contains 11 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
reset
enable
data_in[r][31]
data_in[r][30]
data_in[r][29]
data_in[r][28]
data_in[r][27]
data_in[r][26]
data_in[r][25]
data_in[r][24]
data_in[r][23]
data_in[r][22]
data_in[r][21]
data_in[r][20]
data_in[r][19]
data_in[r][18]
data_in[r][17]
data_in[r][16]
data_in[r][15]
data_in[r][14]
data_in[r][13]
data_in[r][12]
data_in[r][11]
data_in[r][10]
data_in[r][9]
data_in[r][8]
data_in[r][7]
data_in[r][6]
data_in[r][5]
data_in[r][4]
data_in[r][3]
data_in[r][2]
data_in[r][1]
data_in[r][0]
data_in[i][31]
data_in[i][30]
data_in[i][29]
data_in[i][28]
data_in[i][27]
data_in[i][26]
data_in[i][25]
data_in[i][24]
data_in[i][23]
data_in[i][22]
data_in[i][21]
data_in[i][20]
data_in[i][19]
data_in[i][18]
data_in[i][17]
data_in[i][16]
data_in[i][15]
data_in[i][14]
data_in[i][13]
data_in[i][12]
data_in[i][11]
data_in[i][10]
data_in[i][9]
data_in[i][8]
data_in[i][7]
data_in[i][6]
data_in[i][5]
data_in[i][4]
data_in[i][3]
data_in[i][2]
data_in[i][1]
data_in[i][0]
W_R_STAGE[0][0][15]
W_R_STAGE[0][0][14]
W_R_STAGE[0][0][13]
W_R_STAGE[0][0][12]
W_R_STAGE[0][0][11]
W_R_STAGE[0][0][10]
W_R_STAGE[0][0][9]
W_R_STAGE[0][0][8]
W_R_STAGE[0][0][7]
W_R_STAGE[0][0][6]
W_R_STAGE[0][0][5]
W_R_STAGE[0][0][4]
W_R_STAGE[0][0][3]
W_R_STAGE[0][0][2]
W_R_STAGE[0][0][1]
W_R_STAGE[0][0][0]
W_R_STAGE[0][1][15]
W_R_STAGE[0][1][14]
W_R_STAGE[0][1][13]
W_R_STAGE[0][1][12]
W_R_STAGE[0][1][11]
W_R_STAGE[0][1][10]
W_R_STAGE[0][1][9]
W_R_STAGE[0][1][8]
W_R_STAGE[0][1][7]
W_R_STAGE[0][1][6]
W_R_STAGE[0][1][5]
W_R_STAGE[0][1][4]
W_R_STAGE[0][1][3]
W_R_STAGE[0][1][2]
W_R_STAGE[0][1][1]
W_R_STAGE[0][1][0]
W_R_STAGE[0][2][15]
W_R_STAGE[0][2][14]
W_R_STAGE[0][2][13]
W_R_STAGE[0][2][12]
W_R_STAGE[0][2][11]
W_R_STAGE[0][2][10]
W_R_STAGE[0][2][9]
W_R_STAGE[0][2][8]
W_R_STAGE[0][2][7]
W_R_STAGE[0][2][6]
W_R_STAGE[0][2][5]
W_R_STAGE[0][2][4]
W_R_STAGE[0][2][3]
W_R_STAGE[0][2][2]
W_R_STAGE[0][2][1]
W_R_STAGE[0][2][0]
W_R_STAGE[0][3][15]
W_R_STAGE[0][3][14]
W_R_STAGE[0][3][13]
W_R_STAGE[0][3][12]
W_R_STAGE[0][3][11]
W_R_STAGE[0][3][10]
W_R_STAGE[0][3][9]
W_R_STAGE[0][3][8]
W_R_STAGE[0][3][7]
W_R_STAGE[0][3][6]
W_R_STAGE[0][3][5]
W_R_STAGE[0][3][4]
W_R_STAGE[0][3][3]
W_R_STAGE[0][3][2]
W_R_STAGE[0][3][1]
W_R_STAGE[0][3][0]
W_R_STAGE[1][0][15]
W_R_STAGE[1][0][14]
W_R_STAGE[1][0][13]
W_R_STAGE[1][0][12]
W_R_STAGE[1][0][11]
W_R_STAGE[1][0][10]
W_R_STAGE[1][0][9]
W_R_STAGE[1][0][8]
W_R_STAGE[1][0][7]
W_R_STAGE[1][0][6]
W_R_STAGE[1][0][5]
W_R_STAGE[1][0][4]
W_R_STAGE[1][0][3]
W_R_STAGE[1][0][2]
W_R_STAGE[1][0][1]
W_R_STAGE[1][0][0]
W_R_STAGE[1][1][15]
W_R_STAGE[1][1][14]
W_R_STAGE[1][1][13]
W_R_STAGE[1][1][12]
W_R_STAGE[1][1][11]
W_R_STAGE[1][1][10]
W_R_STAGE[1][1][9]
W_R_STAGE[1][1][8]
W_R_STAGE[1][1][7]
W_R_STAGE[1][1][6]
W_R_STAGE[1][1][5]
W_R_STAGE[1][1][4]
W_R_STAGE[1][1][3]
W_R_STAGE[1][1][2]
W_R_STAGE[1][1][1]
W_R_STAGE[1][1][0]
W_R_STAGE[1][2][15]
W_R_STAGE[1][2][14]
W_R_STAGE[1][2][13]
W_R_STAGE[1][2][12]
W_R_STAGE[1][2][11]
W_R_STAGE[1][2][10]
W_R_STAGE[1][2][9]
W_R_STAGE[1][2][8]
W_R_STAGE[1][2][7]
W_R_STAGE[1][2][6]
W_R_STAGE[1][2][5]
W_R_STAGE[1][2][4]
W_R_STAGE[1][2][3]
W_R_STAGE[1][2][2]
W_R_STAGE[1][2][1]
W_R_STAGE[1][2][0]
W_R_STAGE[1][3][15]
W_R_STAGE[1][3][14]
W_R_STAGE[1][3][13]
W_R_STAGE[1][3][12]
W_R_STAGE[1][3][11]
W_R_STAGE[1][3][10]
W_R_STAGE[1][3][9]
W_R_STAGE[1][3][8]
W_R_STAGE[1][3][7]
W_R_STAGE[1][3][6]
W_R_STAGE[1][3][5]
W_R_STAGE[1][3][4]
W_R_STAGE[1][3][3]
W_R_STAGE[1][3][2]
W_R_STAGE[1][3][1]
W_R_STAGE[1][3][0]
W_R_STAGE[2][0][15]
W_R_STAGE[2][0][14]
W_R_STAGE[2][0][13]
W_R_STAGE[2][0][12]
W_R_STAGE[2][0][11]
W_R_STAGE[2][0][10]
W_R_STAGE[2][0][9]
W_R_STAGE[2][0][8]
W_R_STAGE[2][0][7]
W_R_STAGE[2][0][6]
W_R_STAGE[2][0][5]
W_R_STAGE[2][0][4]
W_R_STAGE[2][0][3]
W_R_STAGE[2][0][2]
W_R_STAGE[2][0][1]
W_R_STAGE[2][0][0]
W_R_STAGE[2][1][15]
W_R_STAGE[2][1][14]
W_R_STAGE[2][1][13]
W_R_STAGE[2][1][12]
W_R_STAGE[2][1][11]
W_R_STAGE[2][1][10]
W_R_STAGE[2][1][9]
W_R_STAGE[2][1][8]
W_R_STAGE[2][1][7]
W_R_STAGE[2][1][6]
W_R_STAGE[2][1][5]
W_R_STAGE[2][1][4]
W_R_STAGE[2][1][3]
W_R_STAGE[2][1][2]
W_R_STAGE[2][1][1]
W_R_STAGE[2][1][0]
W_R_STAGE[2][2][15]
W_R_STAGE[2][2][14]
W_R_STAGE[2][2][13]
W_R_STAGE[2][2][12]
W_R_STAGE[2][2][11]
W_R_STAGE[2][2][10]
W_R_STAGE[2][2][9]
W_R_STAGE[2][2][8]
W_R_STAGE[2][2][7]
W_R_STAGE[2][2][6]
W_R_STAGE[2][2][5]
W_R_STAGE[2][2][4]
W_R_STAGE[2][2][3]
W_R_STAGE[2][2][2]
W_R_STAGE[2][2][1]
W_R_STAGE[2][2][0]
W_R_STAGE[2][3][15]
W_R_STAGE[2][3][14]
W_R_STAGE[2][3][13]
W_R_STAGE[2][3][12]
W_R_STAGE[2][3][11]
W_R_STAGE[2][3][10]
W_R_STAGE[2][3][9]
W_R_STAGE[2][3][8]
W_R_STAGE[2][3][7]
W_R_STAGE[2][3][6]
W_R_STAGE[2][3][5]
W_R_STAGE[2][3][4]
W_R_STAGE[2][3][3]
W_R_STAGE[2][3][2]
W_R_STAGE[2][3][1]
W_R_STAGE[2][3][0]
W_I_STAGE[0][0][15]
W_I_STAGE[0][0][14]
W_I_STAGE[0][0][13]
W_I_STAGE[0][0][12]
W_I_STAGE[0][0][11]
W_I_STAGE[0][0][10]
W_I_STAGE[0][0][9]
W_I_STAGE[0][0][8]
W_I_STAGE[0][0][7]
W_I_STAGE[0][0][6]
W_I_STAGE[0][0][5]
W_I_STAGE[0][0][4]
W_I_STAGE[0][0][3]
W_I_STAGE[0][0][2]
W_I_STAGE[0][0][1]
W_I_STAGE[0][0][0]
W_I_STAGE[0][1][15]
W_I_STAGE[0][1][14]
W_I_STAGE[0][1][13]
W_I_STAGE[0][1][12]
W_I_STAGE[0][1][11]
W_I_STAGE[0][1][10]
W_I_STAGE[0][1][9]
W_I_STAGE[0][1][8]
W_I_STAGE[0][1][7]
W_I_STAGE[0][1][6]
W_I_STAGE[0][1][5]
W_I_STAGE[0][1][4]
W_I_STAGE[0][1][3]
W_I_STAGE[0][1][2]
W_I_STAGE[0][1][1]
W_I_STAGE[0][1][0]
W_I_STAGE[0][2][15]
W_I_STAGE[0][2][14]
W_I_STAGE[0][2][13]
W_I_STAGE[0][2][12]
W_I_STAGE[0][2][11]
W_I_STAGE[0][2][10]
W_I_STAGE[0][2][9]
W_I_STAGE[0][2][8]
W_I_STAGE[0][2][7]
W_I_STAGE[0][2][6]
W_I_STAGE[0][2][5]
W_I_STAGE[0][2][4]
W_I_STAGE[0][2][3]
W_I_STAGE[0][2][2]
W_I_STAGE[0][2][1]
W_I_STAGE[0][2][0]
W_I_STAGE[0][3][15]
W_I_STAGE[0][3][14]
W_I_STAGE[0][3][13]
W_I_STAGE[0][3][12]
W_I_STAGE[0][3][11]
W_I_STAGE[0][3][10]
W_I_STAGE[0][3][9]
W_I_STAGE[0][3][8]
W_I_STAGE[0][3][7]
W_I_STAGE[0][3][6]
W_I_STAGE[0][3][5]
W_I_STAGE[0][3][4]
W_I_STAGE[0][3][3]
W_I_STAGE[0][3][2]
W_I_STAGE[0][3][1]
W_I_STAGE[0][3][0]
W_I_STAGE[1][0][15]
W_I_STAGE[1][0][14]
W_I_STAGE[1][0][13]
W_I_STAGE[1][0][12]
W_I_STAGE[1][0][11]
W_I_STAGE[1][0][10]
W_I_STAGE[1][0][9]
W_I_STAGE[1][0][8]
W_I_STAGE[1][0][7]
W_I_STAGE[1][0][6]
W_I_STAGE[1][0][5]
W_I_STAGE[1][0][4]
W_I_STAGE[1][0][3]
W_I_STAGE[1][0][2]
W_I_STAGE[1][0][1]
W_I_STAGE[1][0][0]
W_I_STAGE[1][1][15]
W_I_STAGE[1][1][14]
W_I_STAGE[1][1][13]
W_I_STAGE[1][1][12]
W_I_STAGE[1][1][11]
W_I_STAGE[1][1][10]
W_I_STAGE[1][1][9]
W_I_STAGE[1][1][8]
W_I_STAGE[1][1][7]
W_I_STAGE[1][1][6]
W_I_STAGE[1][1][5]
W_I_STAGE[1][1][4]
W_I_STAGE[1][1][3]
W_I_STAGE[1][1][2]
W_I_STAGE[1][1][1]
W_I_STAGE[1][1][0]
W_I_STAGE[1][2][15]
W_I_STAGE[1][2][14]
W_I_STAGE[1][2][13]
W_I_STAGE[1][2][12]
W_I_STAGE[1][2][11]
W_I_STAGE[1][2][10]
W_I_STAGE[1][2][9]
W_I_STAGE[1][2][8]
W_I_STAGE[1][2][7]
W_I_STAGE[1][2][6]
W_I_STAGE[1][2][5]
W_I_STAGE[1][2][4]
W_I_STAGE[1][2][3]
W_I_STAGE[1][2][2]
W_I_STAGE[1][2][1]
W_I_STAGE[1][2][0]
W_I_STAGE[1][3][15]
W_I_STAGE[1][3][14]
W_I_STAGE[1][3][13]
W_I_STAGE[1][3][12]
W_I_STAGE[1][3][11]
W_I_STAGE[1][3][10]
W_I_STAGE[1][3][9]
W_I_STAGE[1][3][8]
W_I_STAGE[1][3][7]
W_I_STAGE[1][3][6]
W_I_STAGE[1][3][5]
W_I_STAGE[1][3][4]
W_I_STAGE[1][3][3]
W_I_STAGE[1][3][2]
W_I_STAGE[1][3][1]
W_I_STAGE[1][3][0]
W_I_STAGE[2][0][15]
W_I_STAGE[2][0][14]
W_I_STAGE[2][0][13]
W_I_STAGE[2][0][12]
W_I_STAGE[2][0][11]
W_I_STAGE[2][0][10]
W_I_STAGE[2][0][9]
W_I_STAGE[2][0][8]
W_I_STAGE[2][0][7]
W_I_STAGE[2][0][6]
W_I_STAGE[2][0][5]
W_I_STAGE[2][0][4]
W_I_STAGE[2][0][3]
W_I_STAGE[2][0][2]
W_I_STAGE[2][0][1]
W_I_STAGE[2][0][0]
W_I_STAGE[2][1][15]
W_I_STAGE[2][1][14]
W_I_STAGE[2][1][13]
W_I_STAGE[2][1][12]
W_I_STAGE[2][1][11]
W_I_STAGE[2][1][10]
W_I_STAGE[2][1][9]
W_I_STAGE[2][1][8]
W_I_STAGE[2][1][7]
W_I_STAGE[2][1][6]
W_I_STAGE[2][1][5]
W_I_STAGE[2][1][4]
W_I_STAGE[2][1][3]
W_I_STAGE[2][1][2]
W_I_STAGE[2][1][1]
W_I_STAGE[2][1][0]
W_I_STAGE[2][2][15]
W_I_STAGE[2][2][14]
W_I_STAGE[2][2][13]
W_I_STAGE[2][2][12]
W_I_STAGE[2][2][11]
W_I_STAGE[2][2][10]
W_I_STAGE[2][2][9]
W_I_STAGE[2][2][8]
W_I_STAGE[2][2][7]
W_I_STAGE[2][2][6]
W_I_STAGE[2][2][5]
W_I_STAGE[2][2][4]
W_I_STAGE[2][2][3]
W_I_STAGE[2][2][2]
W_I_STAGE[2][2][1]
W_I_STAGE[2][2][0]
W_I_STAGE[2][3][15]
W_I_STAGE[2][3][14]
W_I_STAGE[2][3][13]
W_I_STAGE[2][3][12]
W_I_STAGE[2][3][11]
W_I_STAGE[2][3][10]
W_I_STAGE[2][3][9]
W_I_STAGE[2][3][8]
W_I_STAGE[2][3][7]
W_I_STAGE[2][3][6]
W_I_STAGE[2][3][5]
W_I_STAGE[2][3][4]
W_I_STAGE[2][3][3]
W_I_STAGE[2][3][2]
W_I_STAGE[2][3][1]
W_I_STAGE[2][3][0]

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
fft_out[0][i][0]
fft_out[0][i][1]
fft_out[0][i][2]
fft_out[0][i][3]
fft_out[0][i][4]
fft_out[0][i][5]
fft_out[0][i][6]
fft_out[0][i][7]
fft_out[0][i][8]
fft_out[0][i][9]
fft_out[0][i][10]
fft_out[0][i][11]
fft_out[0][i][12]
fft_out[0][i][13]
fft_out[0][i][14]
fft_out[0][i][15]
fft_out[0][i][16]
fft_out[0][i][17]
fft_out[0][i][18]
fft_out[0][i][19]
fft_out[0][i][20]
fft_out[0][i][21]
fft_out[0][i][22]
fft_out[0][i][23]
fft_out[0][i][24]
fft_out[0][i][25]
fft_out[0][i][26]
fft_out[0][i][27]
fft_out[0][i][28]
fft_out[0][i][29]
fft_out[0][i][30]
fft_out[0][i][31]
fft_out[0][r][0]
fft_out[0][r][1]
fft_out[0][r][2]
fft_out[0][r][3]
fft_out[0][r][4]
fft_out[0][r][5]
fft_out[0][r][6]
fft_out[0][r][7]
fft_out[0][r][8]
fft_out[0][r][9]
fft_out[0][r][10]
fft_out[0][r][11]
fft_out[0][r][12]
fft_out[0][r][13]
fft_out[0][r][14]
fft_out[0][r][15]
fft_out[0][r][16]
fft_out[0][r][17]
fft_out[0][r][18]
fft_out[0][r][19]
fft_out[0][r][20]
fft_out[0][r][21]
fft_out[0][r][22]
fft_out[0][r][23]
fft_out[0][r][24]
fft_out[0][r][25]
fft_out[0][r][26]
fft_out[0][r][27]
fft_out[0][r][28]
fft_out[0][r][29]
fft_out[0][r][30]
fft_out[0][r][31]
fft_out[1][i][0]
fft_out[1][i][1]
fft_out[1][i][2]
fft_out[1][i][3]
fft_out[1][i][4]
fft_out[1][i][5]
fft_out[1][i][6]
fft_out[1][i][7]
fft_out[1][i][8]
fft_out[1][i][9]
fft_out[1][i][10]
fft_out[1][i][11]
fft_out[1][i][12]
fft_out[1][i][13]
fft_out[1][i][14]
fft_out[1][i][15]
fft_out[1][i][16]
fft_out[1][i][17]
fft_out[1][i][18]
fft_out[1][i][19]
fft_out[1][i][20]
fft_out[1][i][21]
fft_out[1][i][22]
fft_out[1][i][23]
fft_out[1][i][24]
fft_out[1][i][25]
fft_out[1][i][26]
fft_out[1][i][27]
fft_out[1][i][28]
fft_out[1][i][29]
fft_out[1][i][30]
fft_out[1][i][31]
fft_out[1][r][0]
fft_out[1][r][1]
fft_out[1][r][2]
fft_out[1][r][3]
fft_out[1][r][4]
fft_out[1][r][5]
fft_out[1][r][6]
fft_out[1][r][7]
fft_out[1][r][8]
fft_out[1][r][9]
fft_out[1][r][10]
fft_out[1][r][11]
fft_out[1][r][12]
fft_out[1][r][13]
fft_out[1][r][14]
fft_out[1][r][15]
fft_out[1][r][16]
fft_out[1][r][17]
fft_out[1][r][18]
fft_out[1][r][19]
fft_out[1][r][20]
fft_out[1][r][21]
fft_out[1][r][22]
fft_out[1][r][23]
fft_out[1][r][24]
fft_out[1][r][25]
fft_out[1][r][26]
fft_out[1][r][27]
fft_out[1][r][28]
fft_out[1][r][29]
fft_out[1][r][30]
fft_out[1][r][31]
fft_out[2][i][0]
fft_out[2][i][1]
fft_out[2][i][2]
fft_out[2][i][3]
fft_out[2][i][4]
fft_out[2][i][5]
fft_out[2][i][6]
fft_out[2][i][7]
fft_out[2][i][8]
fft_out[2][i][9]
fft_out[2][i][10]
fft_out[2][i][11]
fft_out[2][i][12]
fft_out[2][i][13]
fft_out[2][i][14]
fft_out[2][i][15]
fft_out[2][i][16]
fft_out[2][i][17]
fft_out[2][i][18]
fft_out[2][i][19]
fft_out[2][i][20]
fft_out[2][i][21]
fft_out[2][i][22]
fft_out[2][i][23]
fft_out[2][i][24]
fft_out[2][i][25]
fft_out[2][i][26]
fft_out[2][i][27]
fft_out[2][i][28]
fft_out[2][i][29]
fft_out[2][i][30]
fft_out[2][i][31]
fft_out[2][r][0]
fft_out[2][r][1]
fft_out[2][r][2]
fft_out[2][r][3]
fft_out[2][r][4]
fft_out[2][r][5]
fft_out[2][r][6]
fft_out[2][r][7]
fft_out[2][r][8]
fft_out[2][r][9]
fft_out[2][r][10]
fft_out[2][r][11]
fft_out[2][r][12]
fft_out[2][r][13]
fft_out[2][r][14]
fft_out[2][r][15]
fft_out[2][r][16]
fft_out[2][r][17]
fft_out[2][r][18]
fft_out[2][r][19]
fft_out[2][r][20]
fft_out[2][r][21]
fft_out[2][r][22]
fft_out[2][r][23]
fft_out[2][r][24]
fft_out[2][r][25]
fft_out[2][r][26]
fft_out[2][r][27]
fft_out[2][r][28]
fft_out[2][r][29]
fft_out[2][r][30]
fft_out[2][r][31]
fft_out[3][i][0]
fft_out[3][i][1]
fft_out[3][i][2]
fft_out[3][i][3]
fft_out[3][i][4]
fft_out[3][i][5]
fft_out[3][i][6]
fft_out[3][i][7]
fft_out[3][i][8]
fft_out[3][i][9]
fft_out[3][i][10]
fft_out[3][i][11]
fft_out[3][i][12]
fft_out[3][i][13]
fft_out[3][i][14]
fft_out[3][i][15]
fft_out[3][i][16]
fft_out[3][i][17]
fft_out[3][i][18]
fft_out[3][i][19]
fft_out[3][i][20]
fft_out[3][i][21]
fft_out[3][i][22]
fft_out[3][i][23]
fft_out[3][i][24]
fft_out[3][i][25]
fft_out[3][i][26]
fft_out[3][i][27]
fft_out[3][i][28]
fft_out[3][i][29]
fft_out[3][i][30]
fft_out[3][i][31]
fft_out[3][r][0]
fft_out[3][r][1]
fft_out[3][r][2]
fft_out[3][r][3]
fft_out[3][r][4]
fft_out[3][r][5]
fft_out[3][r][6]
fft_out[3][r][7]
fft_out[3][r][8]
fft_out[3][r][9]
fft_out[3][r][10]
fft_out[3][r][11]
fft_out[3][r][12]
fft_out[3][r][13]
fft_out[3][r][14]
fft_out[3][r][15]
fft_out[3][r][16]
fft_out[3][r][17]
fft_out[3][r][18]
fft_out[3][r][19]
fft_out[3][r][20]
fft_out[3][r][21]
fft_out[3][r][22]
fft_out[3][r][23]
fft_out[3][r][24]
fft_out[3][r][25]
fft_out[3][r][26]
fft_out[3][r][27]
fft_out[3][r][28]
fft_out[3][r][29]
fft_out[3][r][30]
fft_out[3][r][31]
fft_out[4][i][0]
fft_out[4][i][1]
fft_out[4][i][2]
fft_out[4][i][3]
fft_out[4][i][4]
fft_out[4][i][5]
fft_out[4][i][6]
fft_out[4][i][7]
fft_out[4][i][8]
fft_out[4][i][9]
fft_out[4][i][10]
fft_out[4][i][11]
fft_out[4][i][12]
fft_out[4][i][13]
fft_out[4][i][14]
fft_out[4][i][15]
fft_out[4][i][16]
fft_out[4][i][17]
fft_out[4][i][18]
fft_out[4][i][19]
fft_out[4][i][20]
fft_out[4][i][21]
fft_out[4][i][22]
fft_out[4][i][23]
fft_out[4][i][24]
fft_out[4][i][25]
fft_out[4][i][26]
fft_out[4][i][27]
fft_out[4][i][28]
fft_out[4][i][29]
fft_out[4][i][30]
fft_out[4][i][31]
fft_out[4][r][0]
fft_out[4][r][1]
fft_out[4][r][2]
fft_out[4][r][3]
fft_out[4][r][4]
fft_out[4][r][5]
fft_out[4][r][6]
fft_out[4][r][7]
fft_out[4][r][8]
fft_out[4][r][9]
fft_out[4][r][10]
fft_out[4][r][11]
fft_out[4][r][12]
fft_out[4][r][13]
fft_out[4][r][14]
fft_out[4][r][15]
fft_out[4][r][16]
fft_out[4][r][17]
fft_out[4][r][18]
fft_out[4][r][19]
fft_out[4][r][20]
fft_out[4][r][21]
fft_out[4][r][22]
fft_out[4][r][23]
fft_out[4][r][24]
fft_out[4][r][25]
fft_out[4][r][26]
fft_out[4][r][27]
fft_out[4][r][28]
fft_out[4][r][29]
fft_out[4][r][30]
fft_out[4][r][31]
fft_out[5][i][0]
fft_out[5][i][1]
fft_out[5][i][2]
fft_out[5][i][3]
fft_out[5][i][4]
fft_out[5][i][5]
fft_out[5][i][6]
fft_out[5][i][7]
fft_out[5][i][8]
fft_out[5][i][9]
fft_out[5][i][10]
fft_out[5][i][11]
fft_out[5][i][12]
fft_out[5][i][13]
fft_out[5][i][14]
fft_out[5][i][15]
fft_out[5][i][16]
fft_out[5][i][17]
fft_out[5][i][18]
fft_out[5][i][19]
fft_out[5][i][20]
fft_out[5][i][21]
fft_out[5][i][22]
fft_out[5][i][23]
fft_out[5][i][24]
fft_out[5][i][25]
fft_out[5][i][26]
fft_out[5][i][27]
fft_out[5][i][28]
fft_out[5][i][29]
fft_out[5][i][30]
fft_out[5][i][31]
fft_out[5][r][0]
fft_out[5][r][1]
fft_out[5][r][2]
fft_out[5][r][3]
fft_out[5][r][4]
fft_out[5][r][5]
fft_out[5][r][6]
fft_out[5][r][7]
fft_out[5][r][8]
fft_out[5][r][9]
fft_out[5][r][10]
fft_out[5][r][11]
fft_out[5][r][12]
fft_out[5][r][13]
fft_out[5][r][14]
fft_out[5][r][15]
fft_out[5][r][16]
fft_out[5][r][17]
fft_out[5][r][18]
fft_out[5][r][19]
fft_out[5][r][20]
fft_out[5][r][21]
fft_out[5][r][22]
fft_out[5][r][23]
fft_out[5][r][24]
fft_out[5][r][25]
fft_out[5][r][26]
fft_out[5][r][27]
fft_out[5][r][28]
fft_out[5][r][29]
fft_out[5][r][30]
fft_out[5][r][31]
fft_out[6][i][0]
fft_out[6][i][1]
fft_out[6][i][2]
fft_out[6][i][3]
fft_out[6][i][4]
fft_out[6][i][5]
fft_out[6][i][6]
fft_out[6][i][7]
fft_out[6][i][8]
fft_out[6][i][9]
fft_out[6][i][10]
fft_out[6][i][11]
fft_out[6][i][12]
fft_out[6][i][13]
fft_out[6][i][14]
fft_out[6][i][15]
fft_out[6][i][16]
fft_out[6][i][17]
fft_out[6][i][18]
fft_out[6][i][19]
fft_out[6][i][20]
fft_out[6][i][21]
fft_out[6][i][22]
fft_out[6][i][23]
fft_out[6][i][24]
fft_out[6][i][25]
fft_out[6][i][26]
fft_out[6][i][27]
fft_out[6][i][28]
fft_out[6][i][29]
fft_out[6][i][30]
fft_out[6][i][31]
fft_out[6][r][0]
fft_out[6][r][1]
fft_out[6][r][2]
fft_out[6][r][3]
fft_out[6][r][4]
fft_out[6][r][5]
fft_out[6][r][6]
fft_out[6][r][7]
fft_out[6][r][8]
fft_out[6][r][9]
fft_out[6][r][10]
fft_out[6][r][11]
fft_out[6][r][12]
fft_out[6][r][13]
fft_out[6][r][14]
fft_out[6][r][15]
fft_out[6][r][16]
fft_out[6][r][17]
fft_out[6][r][18]
fft_out[6][r][19]
fft_out[6][r][20]
fft_out[6][r][21]
fft_out[6][r][22]
fft_out[6][r][23]
fft_out[6][r][24]
fft_out[6][r][25]
fft_out[6][r][26]
fft_out[6][r][27]
fft_out[6][r][28]
fft_out[6][r][29]
fft_out[6][r][30]
fft_out[6][r][31]
fft_out[7][i][0]
fft_out[7][i][1]
fft_out[7][i][2]
fft_out[7][i][3]
fft_out[7][i][4]
fft_out[7][i][5]
fft_out[7][i][6]
fft_out[7][i][7]
fft_out[7][i][8]
fft_out[7][i][9]
fft_out[7][i][10]
fft_out[7][i][11]
fft_out[7][i][12]
fft_out[7][i][13]
fft_out[7][i][14]
fft_out[7][i][15]
fft_out[7][i][16]
fft_out[7][i][17]
fft_out[7][i][18]
fft_out[7][i][19]
fft_out[7][i][20]
fft_out[7][i][21]
fft_out[7][i][22]
fft_out[7][i][23]
fft_out[7][i][24]
fft_out[7][i][25]
fft_out[7][i][26]
fft_out[7][i][27]
fft_out[7][i][28]
fft_out[7][i][29]
fft_out[7][i][30]
fft_out[7][i][31]
fft_out[7][r][0]
fft_out[7][r][1]
fft_out[7][r][2]
fft_out[7][r][3]
fft_out[7][r][4]
fft_out[7][r][5]
fft_out[7][r][6]
fft_out[7][r][7]
fft_out[7][r][8]
fft_out[7][r][9]
fft_out[7][r][10]
fft_out[7][r][11]
fft_out[7][r][12]
fft_out[7][r][13]
fft_out[7][r][14]
fft_out[7][r][15]
fft_out[7][r][16]
fft_out[7][r][17]
fft_out[7][r][18]
fft_out[7][r][19]
fft_out[7][r][20]
fft_out[7][r][21]
fft_out[7][r][22]
fft_out[7][r][23]
fft_out[7][r][24]
fft_out[7][r][25]
fft_out[7][r][26]
fft_out[7][r][27]
fft_out[7][r][28]
fft_out[7][r][29]
fft_out[7][r][30]
fft_out[7][r][31]
input_folding_inst/delay_inst/delay_reg_reg[0][i][0]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][1]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][2]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][3]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][4]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][5]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][6]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][7]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][8]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][9]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][10]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][11]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][12]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][13]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][14]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][15]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][16]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][17]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][18]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][19]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][20]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][21]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][22]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][23]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][24]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][25]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][26]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][27]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][28]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][29]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][30]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][i][31]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][0]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][1]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][2]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][3]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][4]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][5]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][6]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][7]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][8]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][9]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][10]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][11]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][12]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][13]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][14]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][15]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][16]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][17]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][18]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][19]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][20]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][21]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][22]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][23]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][24]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][25]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][26]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][27]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][28]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][29]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][30]/next_state
input_folding_inst/delay_inst/delay_reg_reg[0][r][31]/next_state
out_valid

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
