

================================================================
== Vivado HLS Report for 'udpTxEngine'
================================================================
* Date:           Thu Aug  5 18:58:28 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        UDP_prj
* Solution:       ultrascale_plus
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.50 ns | 2.059 ns |   0.20 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        2|        2| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      107|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      162|    -|
|Register             |        -|      -|     1587|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|     1587|      269|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln214_1_fu_452_p2             |     +    |      0|  0|  23|           4|          16|
    |add_ln214_fu_440_p2               |     +    |      0|  0|  23|           5|          16|
    |ap_condition_157                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_239                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_281                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_284                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_344                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op108_write_state2   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op119_write_state3   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op122_write_state3   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op13_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op26_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op43_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op78_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op7_read_state1      |    and   |      0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_170_p3           |    and   |      0|  0|   2|           1|           0|
    |tmp_4_nbreadreq_fu_192_p3         |    and   |      0|  0|   2|           1|           0|
    |tmp_last_V_fu_350_p2              |    and   |      0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_184_p3           |    and   |      0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    or    |      0|  0|   2|           1|           1|
    |select_ln312_fu_464_p3            |  select  |      0|  0|   4|           1|           1|
    |select_ln321_fu_356_p3            |  select  |      0|  0|   3|           1|           2|
    |select_ln347_fu_342_p3            |  select  |      0|  0|   2|           1|           2|
    |select_ln377_fu_318_p3            |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |p_Result_5_fu_336_p2              |    xor   |      0|  0|   2|           1|           2|
    |p_Result_9_fu_312_p2              |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 107|          38|          64|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |agmdDataOut_V_blk_n                        |   9|          2|    1|          2|
    |agmdpayloadLenOut_V_s_blk_n                |   9|          2|    1|          2|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_tmp_last_V_1_reg_226  |  15|          3|    1|          3|
    |prevWord_data_V_1                          |   9|          2|  512|       1024|
    |prevWord_keep_V                            |   9|          2|   64|        128|
    |txUdpDataOut_TDATA_blk_n                   |   9|          2|    1|          2|
    |txUdpDataOut_TDATA_int                     |  21|          4|  512|       2048|
    |txUdpDataOut_TKEEP_int                     |  21|          4|   64|        256|
    |txUdpDataOut_TLAST_int                     |  21|          4|    1|          4|
    |txthMetaData_V_blk_n                       |   9|          2|    1|          2|
    |ute_state                                  |  21|          4|    3|         12|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 162|         33| 1162|       3485|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+-----+----+-----+-----------+
    |                    Name                   |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                  |    1|   0|    1|          0|
    |ap_done_reg                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_last_V_1_reg_226  |    1|   0|    1|          0|
    |currMetaData_myIP_V                        |   32|   0|   32|          0|
    |currMetaData_myPort_s                      |   16|   0|   16|          0|
    |currMetaData_theirIP                       |   32|   0|   32|          0|
    |currMetaData_theirPo                       |   16|   0|   16|          0|
    |ip_len_V                                   |   16|   0|   16|          0|
    |prevWord_data_V_1                          |  512|   0|  512|          0|
    |prevWord_keep_V                            |   64|   0|   64|          0|
    |reg_292                                    |   36|   0|   36|          0|
    |reg_296                                    |  224|   0|  224|          0|
    |reg_300                                    |   28|   0|   28|          0|
    |tmp_1_reg_831                              |    1|   0|    1|          0|
    |tmp_1_reg_831_pp0_iter1_reg                |    1|   0|    1|          0|
    |tmp_2_reg_814                              |    1|   0|    1|          0|
    |tmp_2_reg_814_pp0_iter1_reg                |    1|   0|    1|          0|
    |tmp_last_V_reg_840                         |    1|   0|    1|          0|
    |trunc_ln647_6_reg_835                      |  288|   0|  288|          0|
    |trunc_ln647_9_reg_821                      |  288|   0|  288|          0|
    |udp_len_V                                  |   16|   0|   16|          0|
    |ute_state                                  |    3|   0|    3|          0|
    |ute_state_load_reg_802                     |    3|   0|    3|          0|
    |ute_state_load_reg_802_pp0_iter1_reg       |    3|   0|    3|          0|
    +-------------------------------------------+-----+----+-----+-----------+
    |Total                                      | 1587|   0| 1587|          0|
    +-------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |      udpTxEngine      | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |      udpTxEngine      | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |      udpTxEngine      | return value |
|ap_done                        | out |    1| ap_ctrl_hs |      udpTxEngine      | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |      udpTxEngine      | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |      udpTxEngine      | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |      udpTxEngine      | return value |
|agmdDataOut_V_dout             |  in |  577|   ap_fifo  |     agmdDataOut_V     |    pointer   |
|agmdDataOut_V_empty_n          |  in |    1|   ap_fifo  |     agmdDataOut_V     |    pointer   |
|agmdDataOut_V_read             | out |    1|   ap_fifo  |     agmdDataOut_V     |    pointer   |
|txthMetaData_V_dout            |  in |   97|   ap_fifo  |     txthMetaData_V    |    pointer   |
|txthMetaData_V_empty_n         |  in |    1|   ap_fifo  |     txthMetaData_V    |    pointer   |
|txthMetaData_V_read            | out |    1|   ap_fifo  |     txthMetaData_V    |    pointer   |
|agmdpayloadLenOut_V_s_dout     |  in |   16|   ap_fifo  | agmdpayloadLenOut_V_s |    pointer   |
|agmdpayloadLenOut_V_s_empty_n  |  in |    1|   ap_fifo  | agmdpayloadLenOut_V_s |    pointer   |
|agmdpayloadLenOut_V_s_read     | out |    1|   ap_fifo  | agmdpayloadLenOut_V_s |    pointer   |
|txUdpDataOut_TREADY            |  in |    1|    axis    |    DataOut_V_last_V   |    pointer   |
|txUdpDataOut_TVALID            | out |    1|    axis    |    DataOut_V_last_V   |    pointer   |
|txUdpDataOut_TLAST             | out |    1|    axis    |    DataOut_V_last_V   |    pointer   |
|txUdpDataOut_TDATA             | out |  512|    axis    |    DataOut_V_data_V   |    pointer   |
|txUdpDataOut_TKEEP             | out |   64|    axis    |    DataOut_V_keep_V   |    pointer   |
+-------------------------------+-----+-----+------------+-----------------------+--------------+

