// Seed: 74038651
module module_0;
  assign id_1 = id_1;
  module_2 modCall_1 (
      id_1,
      id_1
  );
  wire id_2;
endmodule
module module_1;
  assign id_1[-1] = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  initial id_1 = $display;
  assign id_1 = -1;
  assign module_3.type_0 = 0;
  wire id_3;
  wire id_4;
  integer id_5;
endmodule
module module_3 (
    input  tri1  id_0,
    id_8,
    input  wire  id_1,
    input  uwire id_2,
    id_9,
    output uwire id_3,
    input  wor   id_4,
    input  tri0  id_5,
    input  wire  id_6
);
  id_10(
      -1, ""
  );
  wire id_11;
  wire id_12 = id_9 | -1;
  module_2 modCall_1 (
      id_8,
      id_11
  );
  wire id_13;
endmodule
