
*** Running vivado
    with args -log hdmi_vga_vp_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_vga_vp_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source hdmi_vga_vp_0_0.tcl -notrace
Command: synth_design -top hdmi_vga_vp_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8544 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 369.477 ; gain = 100.559
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hdmi_vga_vp_0_0' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/synth/hdmi_vga_vp_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'vp' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/e038/src/vp.v:3]
WARNING: [Synth 8-3848] Net pixel_out in module/entity vp does not have driver. [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/e038/src/vp.v:14]
INFO: [Synth 8-256] done synthesizing module 'vp' (1#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/e038/src/vp.v:3]
INFO: [Synth 8-256] done synthesizing module 'hdmi_vga_vp_0_0' (2#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/synth/hdmi_vga_vp_0_0.v:57]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_out[23]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_out[22]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_out[21]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_out[20]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_out[19]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_out[18]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_out[17]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_out[16]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_out[15]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_out[14]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_out[13]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_out[12]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_out[11]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_out[10]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_out[9]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_out[8]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_out[7]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_out[6]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_out[5]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_out[4]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_out[3]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_out[2]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_out[1]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_out[0]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_in[23]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_in[22]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_in[21]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_in[20]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_in[19]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_in[18]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_in[17]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_in[16]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_in[15]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_in[14]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_in[13]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_in[12]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_in[11]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_in[10]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_in[9]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_in[8]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_in[7]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_in[6]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_in[5]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_in[4]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_in[3]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_in[2]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_in[1]
WARNING: [Synth 8-3331] design vp has unconnected port pixel_in[0]
WARNING: [Synth 8-3331] design vp has unconnected port sw[2]
WARNING: [Synth 8-3331] design vp has unconnected port sw[1]
WARNING: [Synth 8-3331] design vp has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 437.598 ; gain = 168.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 437.598 ; gain = 168.680
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3/hdmi_vga_zybo/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3/hdmi_vga_zybo/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 679.730 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 679.730 ; gain = 410.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 679.730 ; gain = 410.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 679.730 ; gain = 410.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 679.730 ; gain = 410.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vp 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_out[23]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_out[22]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_out[21]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_out[20]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_out[19]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_out[18]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_out[17]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_out[16]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_out[15]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_out[14]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_out[13]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_out[12]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_out[11]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_out[10]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_out[9]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_out[8]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_out[7]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_out[6]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_out[5]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_out[4]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_out[3]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_out[2]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_out[1]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_out[0]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_in[23]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_in[22]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_in[21]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_in[20]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_in[19]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_in[18]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_in[17]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_in[16]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_in[15]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_in[14]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_in[13]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_in[12]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_in[11]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_in[10]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_in[9]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_in[8]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_in[7]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_in[6]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_in[5]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_in[4]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_in[3]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_in[2]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_in[1]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port pixel_in[0]
WARNING: [Synth 8-3331] design hdmi_vga_vp_0_0 has unconnected port sw[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 679.730 ; gain = 410.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 735.340 ; gain = 466.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 735.340 ; gain = 466.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 744.871 ; gain = 475.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 744.871 ; gain = 475.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 744.871 ; gain = 475.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 744.871 ; gain = 475.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 744.871 ; gain = 475.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 744.871 ; gain = 475.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 744.871 ; gain = 475.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDRE |     3|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     3|
|2     |  inst   |vp     |     3|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 744.871 ; gain = 475.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 51 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 744.871 ; gain = 233.820
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 744.871 ; gain = 475.953
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 754.672 ; gain = 497.223
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/3/hdmi_vga_zybo/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/hdmi_vga_vp_0_0.dcp' has been generated.
