m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/ShifT/GitHub/POP_timing_FPGA/POPtimers_testbench
vclocks
Z1 !s110 1646050144
!i10b 1
!s100 :_zR50d2AcDoA^=m=E4?93
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IM:4GWR:g:fh2UL[:k;m`o3
R0
w1645695857
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v
!i122 6
L0 13 33
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2020.3;71
r1
!s85 0
31
Z5 !s108 1646050144.000000
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v|
!s90 -reportprogress|300|+incdir+C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v|
!s101 -O0
!i113 1
Z6 o-work work -O0
Z7 !s92 +incdir+C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source -work work -O0
Z8 tCvgOpt 0
vcomparator
Z9 !s110 1646050143
!i10b 1
!s100 O6l<434<j5RzBBYLDKXTE0
R2
I[E]WHdHBSCY4XSQQXek@k3
R0
Z10 w1645131696
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v
!i122 2
L0 1 21
R3
R4
r1
!s85 0
31
Z11 !s108 1646050143.000000
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v|
!s90 -reportprogress|300|+incdir+C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v|
!s101 -O0
!i113 1
R6
R7
R8
vcomparator_testbench
Z12 !s110 1646050145
!i10b 1
!s100 hh3fT9_=IBP3Ce1ZIPCOc0
R2
IR]6NQ56K9<bQ]5kM:EB1Q0
R0
R10
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/comparator_testbench.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/comparator_testbench.v
!i122 8
L0 3 34
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/comparator_testbench.v|
!s90 -reportprogress|300|+incdir+C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/comparator_testbench.v|
!s101 -O0
!i113 1
R6
R7
R8
vcount_n
R9
!i10b 1
!s100 XmXTI<1VzAf[=be6IL3SA0
R2
InWfQk@mEPZ4c]1@Q6?4<00
R0
R10
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v
!i122 3
L0 2 24
R3
R4
r1
!s85 0
31
R11
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v|
!s90 -reportprogress|300|+incdir+C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v|
!s101 -O0
!i113 1
R6
R7
R8
vcounter_testbench
!s110 1646050146
!i10b 1
!s100 W<U>NaR6Rb_1<A7570[T<1
R2
I;UB:[oJ_0o?IVj]9@`giF3
R0
R10
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_testbench.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_testbench.v
!i122 13
L0 3 37
R3
R4
r1
!s85 0
31
!s108 1646050146.000000
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_testbench.v|
!s90 -reportprogress|300|+incdir+C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_testbench.v|
!s101 -O0
!i113 1
R6
R7
R8
vcountupdownpreload
R9
!i10b 1
!s100 KH[RL828=8`a0?HCdNac72
R2
I;C@Fz[Q9]=68lK2=XXjh[1
R0
Z13 w1645909042
Z14 8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v
Z15 FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v
!i122 1
L0 2 36
R3
R4
r1
!s85 0
31
R11
Z16 !s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v|
Z17 !s90 -reportprogress|300|+incdir+C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v|
!s101 -O0
!i113 1
R6
R7
R8
vd_flip_flop
R9
!i10b 1
!s100 ?QI8X4mZL<C[6NLGFGT>30
R2
IoZR<RM>inS_?8_Z0H3Oih2
R0
R13
R14
R15
!i122 1
L0 60 13
R3
R4
r1
!s85 0
31
R11
R16
R17
!s101 -O0
!i113 1
R6
R7
R8
vDebugPLL
R1
!i10b 1
!s100 Ja;cBR5H?a68F6DOTflK^3
R2
I3COPRiCbY><XnoY;O@WVP2
R0
w1645791394
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/DebugPLL.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/DebugPLL.v
!i122 5
L0 8 87
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/DebugPLL.v|
!s90 -reportprogress|300|+incdir+C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/DebugPLL.v|
!s101 -O0
!i113 1
R6
R7
R8
n@debug@p@l@l
vextended_counter_testbench
R12
!i10b 1
!s100 QVZ_53BC5O1<8oo=HQWk90
R2
IzDfG9nX41KEX<3OGi8>EM3
R0
w1645909183
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions_testbench.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions_testbench.v
!i122 12
L0 3 58
R3
R4
r1
!s85 0
31
Z18 !s108 1646050145.000000
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions_testbench.v|
!s90 -reportprogress|300|+incdir+C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions_testbench.v|
!s101 -O0
!i113 1
R6
R7
R8
vPOPtimers
R1
!i10b 1
!s100 <g3;Kl9V6MiKDKD24IZO70
R2
I1H3Hj7ZOfP[USk_O7m9cO3
R0
w1646049861
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v
!i122 4
L0 1 102
R3
R4
r1
!s85 0
31
R11
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v|
!s90 -reportprogress|300|+incdir+C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v|
!s101 -O0
!i113 1
R6
R7
R8
n@p@o@ptimers
vPOPtimers_testbench
R12
!i10b 1
!s100 _>Hdh>BzbC[RIRX5hlhB11
R2
IeDYSY2dgWJUXb^QcMAVkX2
R0
w1645561553
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers_testbench.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers_testbench.v
!i122 10
L0 3 67
R3
R4
r1
!s85 0
31
R18
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers_testbench.v|
!s90 -reportprogress|300|+incdir+C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers_testbench.v|
!s101 -O0
!i113 1
R6
R7
R8
n@p@o@ptimers_testbench
vquad_state_machine
R9
!i10b 1
!s100 >nWkScX<?JkDKIo>>PBKJ1
R2
I^Q:4L7KNVnz3>^zW?OM@k3
R0
Z19 w1645306226
Z20 8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v
Z21 FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v
!i122 0
L0 30 14
R3
R4
r1
!s85 0
31
Z22 !s108 1646050142.000000
Z23 !s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v|
Z24 !s90 -reportprogress|300|+incdir+C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v|
!s101 -O0
!i113 1
R6
R7
R8
vsingle_period_pulse
R9
!i10b 1
!s100 gjn`@J>?igWfXN9:]R^^f3
R2
IJ@3Ofm0gib6hUDQ4L2:<J2
R0
R13
R14
R15
!i122 1
L0 40 18
R3
R4
r1
!s85 0
31
R11
R16
R17
!s101 -O0
!i113 1
R6
R7
R8
vslow_clock_pulse
R9
!i10b 1
!s100 ;IdzalUA1j@OKQMG>Z5LR1
R2
IjomRiZG`Ai0NV4BX<[<[K1
R0
R19
R20
R21
!i122 0
L0 4 23
R3
R4
r1
!s85 0
31
R22
R23
R24
!s101 -O0
!i113 1
R6
R7
R8
vTinyFPGA_A2
R1
!i10b 1
!s100 @FJjmm@gm^kn<^gDzf0f82
R2
Ia]oDmj3NCNn96XHIckPUZ3
R0
w1645994899
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v
!i122 7
L0 1 124
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v|
!s90 -reportprogress|300|+incdir+C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v|
!s101 -O0
!i113 1
R6
R7
R8
n@tiny@f@p@g@a_@a2
vwrapper_testbench
R12
!i10b 1
!s100 796BXn2b8Q^;e2bi8[UGz2
R2
IRIa>8B<jVfXFnMhfCzXVE0
R0
w1645461145
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper_testbench.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper_testbench.v
!i122 11
L0 5 35
R3
R4
r1
!s85 0
31
R18
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper_testbench.v|
!s90 -reportprogress|300|+incdir+C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper_testbench.v|
!s101 -O0
!i113 1
R6
R7
R8
