$date
	Sun Oct 23 02:54:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1004987
b10101 !
1"
#1004990
b10101 &
b10101 %
1$
#1004991
0"
#1004994
b1000000 &
b1000000 %
#1004998
b100000 &
b100000 %
#1005002
b10000 &
b10000 %
#1005006
b1000 &
b1000 %
#1005010
b100 &
b100 %
#1005014
b10 &
b10 %
#1005018
b1 &
b1 %
1#
#1005022
b0 &
0#
b0 %
0$
#1969950
b1100 &
b1100 %
1$
b1100 !
1"
#1969951
0"
#1969954
b110 &
b110 %
#1969958
b11 &
b11 %
#1969962
b1010 &
b1010 %
#1969966
b101 &
b101 %
#1969970
b10000 &
b10000 %
#1969974
b1000 &
b1000 %
#1969978
b100 &
b100 %
#1969982
b10 &
b10 %
#1969986
b1 &
b1 %
1#
#1969990
b0 &
0#
b0 %
0$
#2983855
b1101 !
1"
#2983858
b1101 &
b1101 %
1$
#2983859
0"
#2983862
b101000 &
b101000 %
#2983866
b10100 &
b10100 %
#2983870
b1010 &
b1010 %
#2983874
b101 &
b101 %
#2983878
b10000 &
b10000 %
#2983882
b1000 &
b1000 %
#2983886
b100 &
b100 %
#2983890
b10 &
b10 %
#2983894
b1 &
1#
b1 %
#2983898
b0 &
b0 %
0#
0$
#4500012
