
IO_Tile_2_33

 (16 0)  (76 528)  (76 528)  IOB_0 IO Functioning bit
 (4 3)  (88 530)  (88 530)  routing T_2_33.span4_horz_r_2 <X> T_2_33.lc_trk_g0_2
 (5 3)  (89 530)  (89 530)  routing T_2_33.span4_horz_r_2 <X> T_2_33.lc_trk_g0_2
 (7 3)  (91 530)  (91 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_2 lc_trk_g0_2
 (17 3)  (77 530)  (77 530)  IOB_0 IO Functioning bit
 (16 4)  (76 532)  (76 532)  IOB_0 IO Functioning bit
 (12 5)  (106 533)  (106 533)  routing T_2_33.lc_trk_g0_2 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (107 533)  (107 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (4 0)  (142 528)  (142 528)  routing T_3_33.span4_vert_8 <X> T_3_33.lc_trk_g0_0
 (5 0)  (143 528)  (143 528)  routing T_3_33.span4_horz_r_1 <X> T_3_33.lc_trk_g0_1
 (7 0)  (145 528)  (145 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_1 lc_trk_g0_1
 (16 0)  (130 528)  (130 528)  IOB_0 IO Functioning bit
 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (4 1)  (142 529)  (142 529)  routing T_3_33.span4_vert_8 <X> T_3_33.lc_trk_g0_0
 (6 1)  (144 529)  (144 529)  routing T_3_33.span4_vert_8 <X> T_3_33.lc_trk_g0_0
 (7 1)  (145 529)  (145 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_8 lc_trk_g0_0
 (8 1)  (146 529)  (146 529)  routing T_3_33.span4_horz_r_1 <X> T_3_33.lc_trk_g0_1
 (17 3)  (131 530)  (131 530)  IOB_0 IO Functioning bit
 (16 4)  (130 532)  (130 532)  IOB_0 IO Functioning bit
 (13 5)  (161 533)  (161 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (16 14)  (130 543)  (130 543)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_3 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g1_3 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (6 10)  (252 539)  (252 539)  routing T_5_33.span12_vert_11 <X> T_5_33.lc_trk_g1_3
 (7 10)  (253 539)  (253 539)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_11 lc_trk_g1_3


IO_Tile_6_33

 (11 6)  (321 535)  (321 535)  routing T_6_33.span4_vert_13 <X> T_6_33.span4_horz_l_14
 (12 6)  (322 535)  (322 535)  routing T_6_33.span4_vert_13 <X> T_6_33.span4_horz_l_14


IO_Tile_7_33

 (11 2)  (375 531)  (375 531)  routing T_7_33.span4_horz_r_1 <X> T_7_33.span4_horz_l_13


IO_Tile_11_33

 (11 2)  (579 531)  (579 531)  routing T_11_33.span4_vert_7 <X> T_11_33.span4_horz_l_13
 (12 2)  (580 531)  (580 531)  routing T_11_33.span4_vert_7 <X> T_11_33.span4_horz_l_13


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (3 6)  (681 535)  (681 535)  IO control bit: BIOUP_IE_1

 (17 9)  (659 537)  (659 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (659 541)  (659 541)  IOB_1 IO Functioning bit


IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (3 6)  (735 535)  (735 535)  IO control bit: BIOUP_IE_1

 (16 9)  (712 537)  (712 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (713 537)  (713 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (713 541)  (713 541)  IOB_1 IO Functioning bit


IO_Tile_16_33

 (14 4)  (852 532)  (852 532)  routing T_16_33.lc_trk_g1_2 <X> T_16_33.wire_gbuf/in
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_2 <X> T_16_33.wire_gbuf/in
 (5 11)  (833 538)  (833 538)  routing T_16_33.span4_vert_18 <X> T_16_33.lc_trk_g1_2
 (6 11)  (834 538)  (834 538)  routing T_16_33.span4_vert_18 <X> T_16_33.lc_trk_g1_2
 (7 11)  (835 538)  (835 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_18 lc_trk_g1_2


IO_Tile_17_33

 (17 2)  (879 531)  (879 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (3 9)  (901 537)  (901 537)  IO control bit: GIOUP0_IE_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (3 6)  (1171 535)  (1171 535)  IO control bit: BIOUP_IE_1

 (16 8)  (1148 536)  (1148 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (1149 541)  (1149 541)  IOB_1 IO Functioning bit


IO_Tile_24_33

 (13 0)  (1287 528)  (1287 528)  routing T_24_33.span4_horz_r_0 <X> T_24_33.span4_vert_1
 (14 0)  (1288 528)  (1288 528)  routing T_24_33.span4_horz_r_0 <X> T_24_33.span4_vert_1


IO_Tile_26_33

 (17 2)  (1353 531)  (1353 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0



IO_Tile_27_33

 (17 2)  (1407 531)  (1407 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (2 3)  (1428 530)  (1428 530)  Enable bit of Mux _out_links/OutMux9_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_12
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0



IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (3 6)  (1537 535)  (1537 535)  IO control bit: IOUP_IE_1

 (17 9)  (1515 537)  (1515 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit


LogicTile_10_32

 (3 4)  (495 516)  (495 516)  routing T_10_32.sp12_v_b_0 <X> T_10_32.sp12_h_r_0
 (3 5)  (495 517)  (495 517)  routing T_10_32.sp12_v_b_0 <X> T_10_32.sp12_h_r_0


LogicTile_20_32

 (2 12)  (1038 524)  (1038 524)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (3 12)  (1039 524)  (1039 524)  routing T_20_32.sp12_v_b_1 <X> T_20_32.sp12_h_r_1
 (3 13)  (1039 525)  (1039 525)  routing T_20_32.sp12_v_b_1 <X> T_20_32.sp12_h_r_1


LogicTile_22_32

 (8 0)  (1152 512)  (1152 512)  routing T_22_32.sp4_v_b_1 <X> T_22_32.sp4_h_r_1
 (9 0)  (1153 512)  (1153 512)  routing T_22_32.sp4_v_b_1 <X> T_22_32.sp4_h_r_1


LogicTile_23_32

 (11 4)  (1209 516)  (1209 516)  routing T_23_32.sp4_h_l_46 <X> T_23_32.sp4_v_b_5
 (13 4)  (1211 516)  (1211 516)  routing T_23_32.sp4_h_l_46 <X> T_23_32.sp4_v_b_5
 (12 5)  (1210 517)  (1210 517)  routing T_23_32.sp4_h_l_46 <X> T_23_32.sp4_v_b_5


RAM_Tile_25_32

 (7 0)  (1313 512)  (1313 512)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (1322 512)  (1322 512)  routing T_25_32.sp4_v_b_9 <X> T_25_32.lc_trk_g0_1
 (17 0)  (1323 512)  (1323 512)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1324 512)  (1324 512)  routing T_25_32.sp4_v_b_9 <X> T_25_32.lc_trk_g0_1
 (25 0)  (1331 512)  (1331 512)  routing T_25_32.sp4_v_b_10 <X> T_25_32.lc_trk_g0_2
 (7 1)  (1313 513)  (1313 513)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (1324 513)  (1324 513)  routing T_25_32.sp4_v_b_9 <X> T_25_32.lc_trk_g0_1
 (22 1)  (1328 513)  (1328 513)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1329 513)  (1329 513)  routing T_25_32.sp4_v_b_10 <X> T_25_32.lc_trk_g0_2
 (25 1)  (1331 513)  (1331 513)  routing T_25_32.sp4_v_b_10 <X> T_25_32.lc_trk_g0_2
 (27 1)  (1333 513)  (1333 513)  routing T_25_32.lc_trk_g3_1 <X> T_25_32.input0_0
 (28 1)  (1334 513)  (1334 513)  routing T_25_32.lc_trk_g3_1 <X> T_25_32.input0_0
 (29 1)  (1335 513)  (1335 513)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (1306 514)  (1306 514)  routing T_25_32.glb_netwk_6 <X> T_25_32.wire_bram/ram/WCLK
 (1 2)  (1307 514)  (1307 514)  routing T_25_32.glb_netwk_6 <X> T_25_32.wire_bram/ram/WCLK
 (2 2)  (1308 514)  (1308 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 514)  (1313 514)  Ram config bit: MEMT_bram_cbit_3

 (22 2)  (1328 514)  (1328 514)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_10 lc_trk_g0_7
 (23 2)  (1329 514)  (1329 514)  routing T_25_32.sp4_v_t_10 <X> T_25_32.lc_trk_g0_7
 (24 2)  (1330 514)  (1330 514)  routing T_25_32.sp4_v_t_10 <X> T_25_32.lc_trk_g0_7
 (25 2)  (1331 514)  (1331 514)  routing T_25_32.sp4_v_b_14 <X> T_25_32.lc_trk_g0_6
 (7 3)  (1313 515)  (1313 515)  Ram config bit: MEMT_bram_cbit_2

 (22 3)  (1328 515)  (1328 515)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_14 lc_trk_g0_6
 (23 3)  (1329 515)  (1329 515)  routing T_25_32.sp4_v_b_14 <X> T_25_32.lc_trk_g0_6
 (25 3)  (1331 515)  (1331 515)  routing T_25_32.sp4_v_b_14 <X> T_25_32.lc_trk_g0_6
 (26 3)  (1332 515)  (1332 515)  routing T_25_32.lc_trk_g1_2 <X> T_25_32.input0_1
 (27 3)  (1333 515)  (1333 515)  routing T_25_32.lc_trk_g1_2 <X> T_25_32.input0_1
 (29 3)  (1335 515)  (1335 515)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_2 input0_1
 (1 4)  (1307 516)  (1307 516)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 516)  (1313 516)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (16 4)  (1322 516)  (1322 516)  routing T_25_32.sp4_v_b_1 <X> T_25_32.lc_trk_g1_1
 (17 4)  (1323 516)  (1323 516)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (1324 516)  (1324 516)  routing T_25_32.sp4_v_b_1 <X> T_25_32.lc_trk_g1_1
 (26 4)  (1332 516)  (1332 516)  routing T_25_32.lc_trk_g0_6 <X> T_25_32.input0_2
 (1 5)  (1307 517)  (1307 517)  routing T_25_32.lc_trk_g0_2 <X> T_25_32.wire_bram/ram/WCLKE
 (22 5)  (1328 517)  (1328 517)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1329 517)  (1329 517)  routing T_25_32.sp12_h_r_10 <X> T_25_32.lc_trk_g1_2
 (26 5)  (1332 517)  (1332 517)  routing T_25_32.lc_trk_g0_6 <X> T_25_32.input0_2
 (29 5)  (1335 517)  (1335 517)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_6 input0_2
 (7 6)  (1313 518)  (1313 518)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (14 6)  (1320 518)  (1320 518)  routing T_25_32.sp4_v_t_1 <X> T_25_32.lc_trk_g1_4
 (26 6)  (1332 518)  (1332 518)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.input0_3
 (14 7)  (1320 519)  (1320 519)  routing T_25_32.sp4_v_t_1 <X> T_25_32.lc_trk_g1_4
 (16 7)  (1322 519)  (1322 519)  routing T_25_32.sp4_v_t_1 <X> T_25_32.lc_trk_g1_4
 (17 7)  (1323 519)  (1323 519)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (27 7)  (1333 519)  (1333 519)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.input0_3
 (28 7)  (1334 519)  (1334 519)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.input0_3
 (29 7)  (1335 519)  (1335 519)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_4 input0_3
 (26 8)  (1332 520)  (1332 520)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_4
 (27 8)  (1333 520)  (1333 520)  routing T_25_32.lc_trk_g1_4 <X> T_25_32.wire_bram/ram/WDATA_3
 (29 8)  (1335 520)  (1335 520)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 520)  (1336 520)  routing T_25_32.lc_trk_g1_4 <X> T_25_32.wire_bram/ram/WDATA_3
 (26 9)  (1332 521)  (1332 521)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_4
 (28 9)  (1334 521)  (1334 521)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_4
 (29 9)  (1335 521)  (1335 521)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_6 input0_4
 (40 9)  (1346 521)  (1346 521)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (14 10)  (1320 522)  (1320 522)  routing T_25_32.sp4_v_b_28 <X> T_25_32.lc_trk_g2_4
 (25 10)  (1331 522)  (1331 522)  routing T_25_32.sp4_v_b_30 <X> T_25_32.lc_trk_g2_6
 (26 10)  (1332 522)  (1332 522)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input0_5
 (16 11)  (1322 523)  (1322 523)  routing T_25_32.sp4_v_b_28 <X> T_25_32.lc_trk_g2_4
 (17 11)  (1323 523)  (1323 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (22 11)  (1328 523)  (1328 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1329 523)  (1329 523)  routing T_25_32.sp4_v_b_30 <X> T_25_32.lc_trk_g2_6
 (26 11)  (1332 523)  (1332 523)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input0_5
 (27 11)  (1333 523)  (1333 523)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input0_5
 (28 11)  (1334 523)  (1334 523)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input0_5
 (29 11)  (1335 523)  (1335 523)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_6 input0_5
 (32 11)  (1338 523)  (1338 523)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_0 input2_5
 (33 11)  (1339 523)  (1339 523)  routing T_25_32.lc_trk_g3_0 <X> T_25_32.input2_5
 (34 11)  (1340 523)  (1340 523)  routing T_25_32.lc_trk_g3_0 <X> T_25_32.input2_5
 (16 12)  (1322 524)  (1322 524)  routing T_25_32.sp4_v_b_25 <X> T_25_32.lc_trk_g3_1
 (17 12)  (1323 524)  (1323 524)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (1324 524)  (1324 524)  routing T_25_32.sp4_v_b_25 <X> T_25_32.lc_trk_g3_1
 (22 12)  (1328 524)  (1328 524)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1329 524)  (1329 524)  routing T_25_32.sp12_v_b_11 <X> T_25_32.lc_trk_g3_3
 (17 13)  (1323 525)  (1323 525)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (1332 525)  (1332 525)  routing T_25_32.lc_trk_g3_3 <X> T_25_32.input0_6
 (27 13)  (1333 525)  (1333 525)  routing T_25_32.lc_trk_g3_3 <X> T_25_32.input0_6
 (28 13)  (1334 525)  (1334 525)  routing T_25_32.lc_trk_g3_3 <X> T_25_32.input0_6
 (29 13)  (1335 525)  (1335 525)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_3 input0_6
 (32 13)  (1338 525)  (1338 525)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_1 input2_6
 (34 13)  (1340 525)  (1340 525)  routing T_25_32.lc_trk_g1_1 <X> T_25_32.input2_6
 (0 14)  (1306 526)  (1306 526)  routing T_25_32.lc_trk_g2_4 <X> T_25_32.wire_bram/ram/WE
 (1 14)  (1307 526)  (1307 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (14 14)  (1320 526)  (1320 526)  routing T_25_32.sp4_h_r_36 <X> T_25_32.lc_trk_g3_4
 (25 14)  (1331 526)  (1331 526)  routing T_25_32.sp12_v_b_6 <X> T_25_32.lc_trk_g3_6
 (26 14)  (1332 526)  (1332 526)  routing T_25_32.lc_trk_g0_7 <X> T_25_32.input0_7
 (1 15)  (1307 527)  (1307 527)  routing T_25_32.lc_trk_g2_4 <X> T_25_32.wire_bram/ram/WE
 (15 15)  (1321 527)  (1321 527)  routing T_25_32.sp4_h_r_36 <X> T_25_32.lc_trk_g3_4
 (16 15)  (1322 527)  (1322 527)  routing T_25_32.sp4_h_r_36 <X> T_25_32.lc_trk_g3_4
 (17 15)  (1323 527)  (1323 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (1328 527)  (1328 527)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (1330 527)  (1330 527)  routing T_25_32.sp12_v_b_6 <X> T_25_32.lc_trk_g3_6
 (25 15)  (1331 527)  (1331 527)  routing T_25_32.sp12_v_b_6 <X> T_25_32.lc_trk_g3_6
 (26 15)  (1332 527)  (1332 527)  routing T_25_32.lc_trk_g0_7 <X> T_25_32.input0_7
 (29 15)  (1335 527)  (1335 527)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_7 input0_7
 (32 15)  (1338 527)  (1338 527)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_1 input2_7


LogicTile_14_31

 (3 4)  (711 500)  (711 500)  routing T_14_31.sp12_v_b_0 <X> T_14_31.sp12_h_r_0
 (3 5)  (711 501)  (711 501)  routing T_14_31.sp12_v_b_0 <X> T_14_31.sp12_h_r_0


LogicTile_15_31

 (3 12)  (765 508)  (765 508)  routing T_15_31.sp12_v_b_1 <X> T_15_31.sp12_h_r_1
 (3 13)  (765 509)  (765 509)  routing T_15_31.sp12_v_b_1 <X> T_15_31.sp12_h_r_1


LogicTile_16_31

 (3 4)  (819 500)  (819 500)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_r_0
 (3 5)  (819 501)  (819 501)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_r_0
 (3 12)  (819 508)  (819 508)  routing T_16_31.sp12_v_b_1 <X> T_16_31.sp12_h_r_1
 (3 13)  (819 509)  (819 509)  routing T_16_31.sp12_v_b_1 <X> T_16_31.sp12_h_r_1


LogicTile_22_31

 (3 0)  (1147 496)  (1147 496)  routing T_22_31.sp12_v_t_23 <X> T_22_31.sp12_v_b_0


LogicTile_23_31

 (27 4)  (1225 500)  (1225 500)  routing T_23_31.lc_trk_g1_0 <X> T_23_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 500)  (1227 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 500)  (1229 500)  routing T_23_31.lc_trk_g1_6 <X> T_23_31.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 500)  (1230 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 500)  (1232 500)  routing T_23_31.lc_trk_g1_6 <X> T_23_31.wire_logic_cluster/lc_2/in_3
 (41 4)  (1239 500)  (1239 500)  LC_2 Logic Functioning bit
 (43 4)  (1241 500)  (1241 500)  LC_2 Logic Functioning bit
 (46 4)  (1244 500)  (1244 500)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (1213 501)  (1213 501)  routing T_23_31.sp4_v_t_5 <X> T_23_31.lc_trk_g1_0
 (16 5)  (1214 501)  (1214 501)  routing T_23_31.sp4_v_t_5 <X> T_23_31.lc_trk_g1_0
 (17 5)  (1215 501)  (1215 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (31 5)  (1229 501)  (1229 501)  routing T_23_31.lc_trk_g1_6 <X> T_23_31.wire_logic_cluster/lc_2/in_3
 (41 5)  (1239 501)  (1239 501)  LC_2 Logic Functioning bit
 (43 5)  (1241 501)  (1241 501)  LC_2 Logic Functioning bit
 (22 7)  (1220 503)  (1220 503)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (1221 503)  (1221 503)  routing T_23_31.sp12_h_r_14 <X> T_23_31.lc_trk_g1_6
 (3 12)  (1201 508)  (1201 508)  routing T_23_31.sp12_v_b_1 <X> T_23_31.sp12_h_r_1
 (3 13)  (1201 509)  (1201 509)  routing T_23_31.sp12_v_b_1 <X> T_23_31.sp12_h_r_1


RAM_Tile_25_31

 (3 0)  (1309 496)  (1309 496)  routing T_25_31.sp12_h_r_0 <X> T_25_31.sp12_v_b_0
 (16 0)  (1322 496)  (1322 496)  routing T_25_31.sp4_v_b_1 <X> T_25_31.lc_trk_g0_1
 (17 0)  (1323 496)  (1323 496)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1324 496)  (1324 496)  routing T_25_31.sp4_v_b_1 <X> T_25_31.lc_trk_g0_1
 (22 0)  (1328 496)  (1328 496)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1329 496)  (1329 496)  routing T_25_31.sp12_h_l_16 <X> T_25_31.lc_trk_g0_3
 (26 0)  (1332 496)  (1332 496)  routing T_25_31.lc_trk_g0_4 <X> T_25_31.input0_0
 (3 1)  (1309 497)  (1309 497)  routing T_25_31.sp12_h_r_0 <X> T_25_31.sp12_v_b_0
 (7 1)  (1313 497)  (1313 497)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (1327 497)  (1327 497)  routing T_25_31.sp12_h_l_16 <X> T_25_31.lc_trk_g0_3
 (29 1)  (1335 497)  (1335 497)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_4 input0_0
 (0 2)  (1306 498)  (1306 498)  routing T_25_31.glb_netwk_6 <X> T_25_31.wire_bram/ram/RCLK
 (1 2)  (1307 498)  (1307 498)  routing T_25_31.glb_netwk_6 <X> T_25_31.wire_bram/ram/RCLK
 (2 2)  (1308 498)  (1308 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (1320 498)  (1320 498)  routing T_25_31.sp4_v_b_4 <X> T_25_31.lc_trk_g0_4
 (16 2)  (1322 498)  (1322 498)  routing T_25_31.sp12_h_r_21 <X> T_25_31.lc_trk_g0_5
 (17 2)  (1323 498)  (1323 498)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_21 lc_trk_g0_5
 (16 3)  (1322 499)  (1322 499)  routing T_25_31.sp4_v_b_4 <X> T_25_31.lc_trk_g0_4
 (17 3)  (1323 499)  (1323 499)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (18 3)  (1324 499)  (1324 499)  routing T_25_31.sp12_h_r_21 <X> T_25_31.lc_trk_g0_5
 (26 3)  (1332 499)  (1332 499)  routing T_25_31.lc_trk_g1_2 <X> T_25_31.input0_1
 (27 3)  (1333 499)  (1333 499)  routing T_25_31.lc_trk_g1_2 <X> T_25_31.input0_1
 (29 3)  (1335 499)  (1335 499)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_2 input0_1
 (14 4)  (1320 500)  (1320 500)  routing T_25_31.bnr_op_0 <X> T_25_31.lc_trk_g1_0
 (26 4)  (1332 500)  (1332 500)  routing T_25_31.lc_trk_g2_4 <X> T_25_31.input0_2
 (14 5)  (1320 501)  (1320 501)  routing T_25_31.bnr_op_0 <X> T_25_31.lc_trk_g1_0
 (17 5)  (1323 501)  (1323 501)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (1328 501)  (1328 501)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (28 5)  (1334 501)  (1334 501)  routing T_25_31.lc_trk_g2_4 <X> T_25_31.input0_2
 (29 5)  (1335 501)  (1335 501)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (15 6)  (1321 502)  (1321 502)  routing T_25_31.sp12_h_l_2 <X> T_25_31.lc_trk_g1_5
 (17 6)  (1323 502)  (1323 502)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_2 lc_trk_g1_5
 (18 6)  (1324 502)  (1324 502)  routing T_25_31.sp12_h_l_2 <X> T_25_31.lc_trk_g1_5
 (22 6)  (1328 502)  (1328 502)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_20 lc_trk_g1_7
 (23 6)  (1329 502)  (1329 502)  routing T_25_31.sp12_h_l_20 <X> T_25_31.lc_trk_g1_7
 (18 7)  (1324 503)  (1324 503)  routing T_25_31.sp12_h_l_2 <X> T_25_31.lc_trk_g1_5
 (21 7)  (1327 503)  (1327 503)  routing T_25_31.sp12_h_l_20 <X> T_25_31.lc_trk_g1_7
 (26 7)  (1332 503)  (1332 503)  routing T_25_31.lc_trk_g0_3 <X> T_25_31.input0_3
 (29 7)  (1335 503)  (1335 503)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_3 input0_3
 (14 8)  (1320 504)  (1320 504)  routing T_25_31.bnl_op_0 <X> T_25_31.lc_trk_g2_0
 (16 8)  (1322 504)  (1322 504)  routing T_25_31.sp12_v_t_14 <X> T_25_31.lc_trk_g2_1
 (17 8)  (1323 504)  (1323 504)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (26 8)  (1332 504)  (1332 504)  routing T_25_31.lc_trk_g1_5 <X> T_25_31.input0_4
 (28 8)  (1334 504)  (1334 504)  routing T_25_31.lc_trk_g2_7 <X> T_25_31.wire_bram/ram/WDATA_11
 (29 8)  (1335 504)  (1335 504)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 504)  (1336 504)  routing T_25_31.lc_trk_g2_7 <X> T_25_31.wire_bram/ram/WDATA_11
 (37 8)  (1343 504)  (1343 504)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (14 9)  (1320 505)  (1320 505)  routing T_25_31.bnl_op_0 <X> T_25_31.lc_trk_g2_0
 (17 9)  (1323 505)  (1323 505)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (1324 505)  (1324 505)  routing T_25_31.sp12_v_t_14 <X> T_25_31.lc_trk_g2_1
 (27 9)  (1333 505)  (1333 505)  routing T_25_31.lc_trk_g1_5 <X> T_25_31.input0_4
 (29 9)  (1335 505)  (1335 505)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_5 input0_4
 (30 9)  (1336 505)  (1336 505)  routing T_25_31.lc_trk_g2_7 <X> T_25_31.wire_bram/ram/WDATA_11
 (14 10)  (1320 506)  (1320 506)  routing T_25_31.sp4_h_r_44 <X> T_25_31.lc_trk_g2_4
 (21 10)  (1327 506)  (1327 506)  routing T_25_31.sp4_v_t_26 <X> T_25_31.lc_trk_g2_7
 (22 10)  (1328 506)  (1328 506)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1329 506)  (1329 506)  routing T_25_31.sp4_v_t_26 <X> T_25_31.lc_trk_g2_7
 (14 11)  (1320 507)  (1320 507)  routing T_25_31.sp4_h_r_44 <X> T_25_31.lc_trk_g2_4
 (15 11)  (1321 507)  (1321 507)  routing T_25_31.sp4_h_r_44 <X> T_25_31.lc_trk_g2_4
 (16 11)  (1322 507)  (1322 507)  routing T_25_31.sp4_h_r_44 <X> T_25_31.lc_trk_g2_4
 (17 11)  (1323 507)  (1323 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (1327 507)  (1327 507)  routing T_25_31.sp4_v_t_26 <X> T_25_31.lc_trk_g2_7
 (27 11)  (1333 507)  (1333 507)  routing T_25_31.lc_trk_g1_0 <X> T_25_31.input0_5
 (29 11)  (1335 507)  (1335 507)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (32 11)  (1338 507)  (1338 507)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_1 input2_5
 (35 12)  (1341 508)  (1341 508)  routing T_25_31.lc_trk_g1_7 <X> T_25_31.input2_6
 (28 13)  (1334 509)  (1334 509)  routing T_25_31.lc_trk_g2_0 <X> T_25_31.input0_6
 (29 13)  (1335 509)  (1335 509)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_0 input0_6
 (32 13)  (1338 509)  (1338 509)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (1340 509)  (1340 509)  routing T_25_31.lc_trk_g1_7 <X> T_25_31.input2_6
 (35 13)  (1341 509)  (1341 509)  routing T_25_31.lc_trk_g1_7 <X> T_25_31.input2_6
 (0 14)  (1306 510)  (1306 510)  routing T_25_31.lc_trk_g3_5 <X> T_25_31.wire_bram/ram/RE
 (1 14)  (1307 510)  (1307 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (1321 510)  (1321 510)  routing T_25_31.sp4_v_b_45 <X> T_25_31.lc_trk_g3_5
 (16 14)  (1322 510)  (1322 510)  routing T_25_31.sp4_v_b_45 <X> T_25_31.lc_trk_g3_5
 (17 14)  (1323 510)  (1323 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (26 14)  (1332 510)  (1332 510)  routing T_25_31.lc_trk_g0_5 <X> T_25_31.input0_7
 (0 15)  (1306 511)  (1306 511)  routing T_25_31.lc_trk_g3_5 <X> T_25_31.wire_bram/ram/RE
 (1 15)  (1307 511)  (1307 511)  routing T_25_31.lc_trk_g3_5 <X> T_25_31.wire_bram/ram/RE
 (29 15)  (1335 511)  (1335 511)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_5 input0_7
 (32 15)  (1338 511)  (1338 511)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_1 input2_7
 (33 15)  (1339 511)  (1339 511)  routing T_25_31.lc_trk_g2_1 <X> T_25_31.input2_7


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (4 2)  (13 482)  (13 482)  routing T_0_30.span12_horz_2 <X> T_0_30.lc_trk_g0_2
 (4 3)  (13 483)  (13 483)  routing T_0_30.span12_horz_2 <X> T_0_30.lc_trk_g0_2
 (5 3)  (12 483)  (12 483)  routing T_0_30.span12_horz_2 <X> T_0_30.lc_trk_g0_2
 (7 3)  (10 483)  (10 483)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_2 lc_trk_g0_2
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (12 5)  (5 485)  (5 485)  routing T_0_30.lc_trk_g0_2 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0



LogicTile_5_30

 (31 0)  (265 480)  (265 480)  routing T_5_30.lc_trk_g1_4 <X> T_5_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 480)  (266 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 480)  (268 480)  routing T_5_30.lc_trk_g1_4 <X> T_5_30.wire_logic_cluster/lc_0/in_3
 (40 0)  (274 480)  (274 480)  LC_0 Logic Functioning bit
 (41 0)  (275 480)  (275 480)  LC_0 Logic Functioning bit
 (42 0)  (276 480)  (276 480)  LC_0 Logic Functioning bit
 (43 0)  (277 480)  (277 480)  LC_0 Logic Functioning bit
 (52 0)  (286 480)  (286 480)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (40 1)  (274 481)  (274 481)  LC_0 Logic Functioning bit
 (41 1)  (275 481)  (275 481)  LC_0 Logic Functioning bit
 (42 1)  (276 481)  (276 481)  LC_0 Logic Functioning bit
 (43 1)  (277 481)  (277 481)  LC_0 Logic Functioning bit
 (17 7)  (251 487)  (251 487)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4


LogicTile_6_30

 (6 2)  (294 482)  (294 482)  routing T_6_30.sp4_v_b_9 <X> T_6_30.sp4_v_t_37
 (5 3)  (293 483)  (293 483)  routing T_6_30.sp4_v_b_9 <X> T_6_30.sp4_v_t_37


LogicTile_10_30

 (3 12)  (495 492)  (495 492)  routing T_10_30.sp12_v_b_1 <X> T_10_30.sp12_h_r_1
 (3 13)  (495 493)  (495 493)  routing T_10_30.sp12_v_b_1 <X> T_10_30.sp12_h_r_1


LogicTile_11_30

 (3 11)  (549 491)  (549 491)  routing T_11_30.sp12_v_b_1 <X> T_11_30.sp12_h_l_22


LogicTile_13_30

 (3 12)  (657 492)  (657 492)  routing T_13_30.sp12_v_b_1 <X> T_13_30.sp12_h_r_1
 (3 13)  (657 493)  (657 493)  routing T_13_30.sp12_v_b_1 <X> T_13_30.sp12_h_r_1
 (19 14)  (673 494)  (673 494)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_15_30

 (3 12)  (765 492)  (765 492)  routing T_15_30.sp12_v_b_1 <X> T_15_30.sp12_h_r_1
 (3 13)  (765 493)  (765 493)  routing T_15_30.sp12_v_b_1 <X> T_15_30.sp12_h_r_1


LogicTile_16_30

 (10 11)  (826 491)  (826 491)  routing T_16_30.sp4_h_l_39 <X> T_16_30.sp4_v_t_42


LogicTile_21_30

 (8 0)  (1098 480)  (1098 480)  routing T_21_30.sp4_v_b_1 <X> T_21_30.sp4_h_r_1
 (9 0)  (1099 480)  (1099 480)  routing T_21_30.sp4_v_b_1 <X> T_21_30.sp4_h_r_1
 (12 8)  (1102 488)  (1102 488)  routing T_21_30.sp4_v_b_2 <X> T_21_30.sp4_h_r_8
 (11 9)  (1101 489)  (1101 489)  routing T_21_30.sp4_v_b_2 <X> T_21_30.sp4_h_r_8
 (13 9)  (1103 489)  (1103 489)  routing T_21_30.sp4_v_b_2 <X> T_21_30.sp4_h_r_8


LogicTile_22_30

 (12 0)  (1156 480)  (1156 480)  routing T_22_30.sp4_v_b_2 <X> T_22_30.sp4_h_r_2
 (11 1)  (1155 481)  (1155 481)  routing T_22_30.sp4_v_b_2 <X> T_22_30.sp4_h_r_2
 (3 4)  (1147 484)  (1147 484)  routing T_22_30.sp12_v_b_0 <X> T_22_30.sp12_h_r_0
 (3 5)  (1147 485)  (1147 485)  routing T_22_30.sp12_v_b_0 <X> T_22_30.sp12_h_r_0
 (3 9)  (1147 489)  (1147 489)  routing T_22_30.sp12_h_l_22 <X> T_22_30.sp12_v_b_1


LogicTile_24_30

 (27 0)  (1279 480)  (1279 480)  routing T_24_30.lc_trk_g1_4 <X> T_24_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 480)  (1281 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 480)  (1282 480)  routing T_24_30.lc_trk_g1_4 <X> T_24_30.wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 480)  (1283 480)  routing T_24_30.lc_trk_g1_6 <X> T_24_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 480)  (1284 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 480)  (1286 480)  routing T_24_30.lc_trk_g1_6 <X> T_24_30.wire_logic_cluster/lc_0/in_3
 (42 0)  (1294 480)  (1294 480)  LC_0 Logic Functioning bit
 (43 0)  (1295 480)  (1295 480)  LC_0 Logic Functioning bit
 (22 1)  (1274 481)  (1274 481)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (1275 481)  (1275 481)  routing T_24_30.sp12_h_l_17 <X> T_24_30.lc_trk_g0_2
 (25 1)  (1277 481)  (1277 481)  routing T_24_30.sp12_h_l_17 <X> T_24_30.lc_trk_g0_2
 (26 1)  (1278 481)  (1278 481)  routing T_24_30.lc_trk_g0_2 <X> T_24_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 481)  (1281 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1283 481)  (1283 481)  routing T_24_30.lc_trk_g1_6 <X> T_24_30.wire_logic_cluster/lc_0/in_3
 (32 1)  (1284 481)  (1284 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1285 481)  (1285 481)  routing T_24_30.lc_trk_g2_2 <X> T_24_30.input_2_0
 (35 1)  (1287 481)  (1287 481)  routing T_24_30.lc_trk_g2_2 <X> T_24_30.input_2_0
 (36 1)  (1288 481)  (1288 481)  LC_0 Logic Functioning bit
 (37 1)  (1289 481)  (1289 481)  LC_0 Logic Functioning bit
 (14 6)  (1266 486)  (1266 486)  routing T_24_30.sp12_h_l_3 <X> T_24_30.lc_trk_g1_4
 (14 7)  (1266 487)  (1266 487)  routing T_24_30.sp12_h_l_3 <X> T_24_30.lc_trk_g1_4
 (15 7)  (1267 487)  (1267 487)  routing T_24_30.sp12_h_l_3 <X> T_24_30.lc_trk_g1_4
 (17 7)  (1269 487)  (1269 487)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 7)  (1274 487)  (1274 487)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (1275 487)  (1275 487)  routing T_24_30.sp12_h_l_21 <X> T_24_30.lc_trk_g1_6
 (25 7)  (1277 487)  (1277 487)  routing T_24_30.sp12_h_l_21 <X> T_24_30.lc_trk_g1_6
 (22 9)  (1274 489)  (1274 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1275 489)  (1275 489)  routing T_24_30.sp4_h_l_15 <X> T_24_30.lc_trk_g2_2
 (24 9)  (1276 489)  (1276 489)  routing T_24_30.sp4_h_l_15 <X> T_24_30.lc_trk_g2_2
 (25 9)  (1277 489)  (1277 489)  routing T_24_30.sp4_h_l_15 <X> T_24_30.lc_trk_g2_2


RAM_Tile_25_30

 (7 0)  (1313 480)  (1313 480)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 481)  (1313 481)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 482)  (1306 482)  routing T_25_30.glb_netwk_6 <X> T_25_30.wire_bram/ram/WCLK
 (1 2)  (1307 482)  (1307 482)  routing T_25_30.glb_netwk_6 <X> T_25_30.wire_bram/ram/WCLK
 (2 2)  (1308 482)  (1308 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 482)  (1313 482)  Ram config bit: MEMT_bram_cbit_3

 (11 2)  (1317 482)  (1317 482)  routing T_25_30.sp4_v_b_6 <X> T_25_30.sp4_v_t_39
 (13 2)  (1319 482)  (1319 482)  routing T_25_30.sp4_v_b_6 <X> T_25_30.sp4_v_t_39
 (16 2)  (1322 482)  (1322 482)  routing T_25_30.sp4_v_b_13 <X> T_25_30.lc_trk_g0_5
 (17 2)  (1323 482)  (1323 482)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1324 482)  (1324 482)  routing T_25_30.sp4_v_b_13 <X> T_25_30.lc_trk_g0_5
 (7 3)  (1313 483)  (1313 483)  Ram config bit: MEMT_bram_cbit_2

 (10 3)  (1316 483)  (1316 483)  routing T_25_30.sp4_h_l_45 <X> T_25_30.sp4_v_t_36
 (18 3)  (1324 483)  (1324 483)  routing T_25_30.sp4_v_b_13 <X> T_25_30.lc_trk_g0_5
 (0 4)  (1306 484)  (1306 484)  routing T_25_30.lc_trk_g2_2 <X> T_25_30.wire_bram/ram/WCLKE
 (1 4)  (1307 484)  (1307 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1313 484)  (1313 484)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (19 4)  (1325 484)  (1325 484)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (1 5)  (1307 485)  (1307 485)  routing T_25_30.lc_trk_g2_2 <X> T_25_30.wire_bram/ram/WCLKE
 (7 5)  (1313 485)  (1313 485)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 486)  (1313 486)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (16 6)  (1322 486)  (1322 486)  routing T_25_30.sp4_v_b_5 <X> T_25_30.lc_trk_g1_5
 (17 6)  (1323 486)  (1323 486)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1324 486)  (1324 486)  routing T_25_30.sp4_v_b_5 <X> T_25_30.lc_trk_g1_5
 (7 7)  (1313 487)  (1313 487)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (8 7)  (1314 487)  (1314 487)  routing T_25_30.sp4_v_b_1 <X> T_25_30.sp4_v_t_41
 (10 7)  (1316 487)  (1316 487)  routing T_25_30.sp4_v_b_1 <X> T_25_30.sp4_v_t_41
 (25 8)  (1331 488)  (1331 488)  routing T_25_30.sp4_v_t_23 <X> T_25_30.lc_trk_g2_2
 (29 8)  (1335 488)  (1335 488)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (1336 488)  (1336 488)  routing T_25_30.lc_trk_g0_5 <X> T_25_30.wire_bram/ram/WDATA_3
 (22 9)  (1328 489)  (1328 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1329 489)  (1329 489)  routing T_25_30.sp4_v_t_23 <X> T_25_30.lc_trk_g2_2
 (25 9)  (1331 489)  (1331 489)  routing T_25_30.sp4_v_t_23 <X> T_25_30.lc_trk_g2_2
 (40 9)  (1346 489)  (1346 489)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (6 10)  (1312 490)  (1312 490)  routing T_25_30.sp4_h_l_36 <X> T_25_30.sp4_v_t_43
 (11 10)  (1317 490)  (1317 490)  routing T_25_30.sp4_v_b_5 <X> T_25_30.sp4_v_t_45
 (12 11)  (1318 491)  (1318 491)  routing T_25_30.sp4_v_b_5 <X> T_25_30.sp4_v_t_45
 (1 14)  (1307 494)  (1307 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 495)  (1306 495)  routing T_25_30.lc_trk_g1_5 <X> T_25_30.wire_bram/ram/WE
 (1 15)  (1307 495)  (1307 495)  routing T_25_30.lc_trk_g1_5 <X> T_25_30.wire_bram/ram/WE


LogicTile_26_30

 (26 0)  (1374 480)  (1374 480)  routing T_26_30.lc_trk_g2_4 <X> T_26_30.wire_logic_cluster/lc_0/in_0
 (27 0)  (1375 480)  (1375 480)  routing T_26_30.lc_trk_g3_6 <X> T_26_30.wire_logic_cluster/lc_0/in_1
 (28 0)  (1376 480)  (1376 480)  routing T_26_30.lc_trk_g3_6 <X> T_26_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (1377 480)  (1377 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1378 480)  (1378 480)  routing T_26_30.lc_trk_g3_6 <X> T_26_30.wire_logic_cluster/lc_0/in_1
 (32 0)  (1380 480)  (1380 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1381 480)  (1381 480)  routing T_26_30.lc_trk_g2_1 <X> T_26_30.wire_logic_cluster/lc_0/in_3
 (41 0)  (1389 480)  (1389 480)  LC_0 Logic Functioning bit
 (43 0)  (1391 480)  (1391 480)  LC_0 Logic Functioning bit
 (28 1)  (1376 481)  (1376 481)  routing T_26_30.lc_trk_g2_4 <X> T_26_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (1377 481)  (1377 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1378 481)  (1378 481)  routing T_26_30.lc_trk_g3_6 <X> T_26_30.wire_logic_cluster/lc_0/in_1
 (37 1)  (1385 481)  (1385 481)  LC_0 Logic Functioning bit
 (39 1)  (1387 481)  (1387 481)  LC_0 Logic Functioning bit
 (19 2)  (1367 482)  (1367 482)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (16 8)  (1364 488)  (1364 488)  routing T_26_30.sp12_v_t_6 <X> T_26_30.lc_trk_g2_1
 (17 8)  (1365 488)  (1365 488)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (14 10)  (1362 490)  (1362 490)  routing T_26_30.sp12_v_t_3 <X> T_26_30.lc_trk_g2_4
 (14 11)  (1362 491)  (1362 491)  routing T_26_30.sp12_v_t_3 <X> T_26_30.lc_trk_g2_4
 (15 11)  (1363 491)  (1363 491)  routing T_26_30.sp12_v_t_3 <X> T_26_30.lc_trk_g2_4
 (17 11)  (1365 491)  (1365 491)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (22 15)  (1370 495)  (1370 495)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (1371 495)  (1371 495)  routing T_26_30.sp12_v_b_14 <X> T_26_30.lc_trk_g3_6


LogicTile_3_29

 (11 10)  (137 474)  (137 474)  routing T_3_29.sp4_h_r_2 <X> T_3_29.sp4_v_t_45
 (13 10)  (139 474)  (139 474)  routing T_3_29.sp4_h_r_2 <X> T_3_29.sp4_v_t_45
 (12 11)  (138 475)  (138 475)  routing T_3_29.sp4_h_r_2 <X> T_3_29.sp4_v_t_45


LogicTile_7_29

 (12 2)  (354 466)  (354 466)  routing T_7_29.sp4_v_b_2 <X> T_7_29.sp4_h_l_39


LogicTile_11_29

 (9 11)  (555 475)  (555 475)  routing T_11_29.sp4_v_b_11 <X> T_11_29.sp4_v_t_42
 (10 11)  (556 475)  (556 475)  routing T_11_29.sp4_v_b_11 <X> T_11_29.sp4_v_t_42


LogicTile_18_29

 (3 4)  (931 468)  (931 468)  routing T_18_29.sp12_v_b_0 <X> T_18_29.sp12_h_r_0
 (3 5)  (931 469)  (931 469)  routing T_18_29.sp12_v_b_0 <X> T_18_29.sp12_h_r_0


LogicTile_21_29

 (12 4)  (1102 468)  (1102 468)  routing T_21_29.sp4_v_b_5 <X> T_21_29.sp4_h_r_5
 (11 5)  (1101 469)  (1101 469)  routing T_21_29.sp4_v_b_5 <X> T_21_29.sp4_h_r_5


LogicTile_22_29

 (5 0)  (1149 464)  (1149 464)  routing T_22_29.sp4_v_b_0 <X> T_22_29.sp4_h_r_0
 (6 1)  (1150 465)  (1150 465)  routing T_22_29.sp4_v_b_0 <X> T_22_29.sp4_h_r_0
 (19 2)  (1163 466)  (1163 466)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_24_29

 (8 5)  (1260 469)  (1260 469)  routing T_24_29.sp4_v_t_36 <X> T_24_29.sp4_v_b_4
 (10 5)  (1262 469)  (1262 469)  routing T_24_29.sp4_v_t_36 <X> T_24_29.sp4_v_b_4


RAM_Tile_25_29

 (7 1)  (1313 465)  (1313 465)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 466)  (1306 466)  routing T_25_29.glb_netwk_6 <X> T_25_29.wire_bram/ram/RCLK
 (1 2)  (1307 466)  (1307 466)  routing T_25_29.glb_netwk_6 <X> T_25_29.wire_bram/ram/RCLK
 (2 2)  (1308 466)  (1308 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (1320 466)  (1320 466)  routing T_25_29.sp4_v_b_12 <X> T_25_29.lc_trk_g0_4
 (8 3)  (1314 467)  (1314 467)  routing T_25_29.sp4_v_b_10 <X> T_25_29.sp4_v_t_36
 (10 3)  (1316 467)  (1316 467)  routing T_25_29.sp4_v_b_10 <X> T_25_29.sp4_v_t_36
 (14 3)  (1320 467)  (1320 467)  routing T_25_29.sp4_v_b_12 <X> T_25_29.lc_trk_g0_4
 (16 3)  (1322 467)  (1322 467)  routing T_25_29.sp4_v_b_12 <X> T_25_29.lc_trk_g0_4
 (17 3)  (1323 467)  (1323 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_12 lc_trk_g0_4
 (4 6)  (1310 470)  (1310 470)  routing T_25_29.sp4_h_r_9 <X> T_25_29.sp4_v_t_38
 (6 6)  (1312 470)  (1312 470)  routing T_25_29.sp4_h_r_9 <X> T_25_29.sp4_v_t_38
 (5 7)  (1311 471)  (1311 471)  routing T_25_29.sp4_h_r_9 <X> T_25_29.sp4_v_t_38
 (22 8)  (1328 472)  (1328 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (28 8)  (1334 472)  (1334 472)  routing T_25_29.lc_trk_g2_3 <X> T_25_29.wire_bram/ram/WDATA_11
 (29 8)  (1335 472)  (1335 472)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (30 9)  (1336 473)  (1336 473)  routing T_25_29.lc_trk_g2_3 <X> T_25_29.wire_bram/ram/WDATA_11
 (39 9)  (1345 473)  (1345 473)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (1 14)  (1307 478)  (1307 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (1307 479)  (1307 479)  routing T_25_29.lc_trk_g0_4 <X> T_25_29.wire_bram/ram/RE
 (10 15)  (1316 479)  (1316 479)  routing T_25_29.sp4_h_l_40 <X> T_25_29.sp4_v_t_47


LogicTile_26_29

 (11 6)  (1359 470)  (1359 470)  routing T_26_29.sp4_h_l_37 <X> T_26_29.sp4_v_t_40
 (2 8)  (1350 472)  (1350 472)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_7_28

 (19 2)  (361 450)  (361 450)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_21_28

 (8 4)  (1098 452)  (1098 452)  routing T_21_28.sp4_v_b_4 <X> T_21_28.sp4_h_r_4
 (9 4)  (1099 452)  (1099 452)  routing T_21_28.sp4_v_b_4 <X> T_21_28.sp4_h_r_4
 (12 8)  (1102 456)  (1102 456)  routing T_21_28.sp4_v_b_2 <X> T_21_28.sp4_h_r_8
 (11 9)  (1101 457)  (1101 457)  routing T_21_28.sp4_v_b_2 <X> T_21_28.sp4_h_r_8
 (13 9)  (1103 457)  (1103 457)  routing T_21_28.sp4_v_b_2 <X> T_21_28.sp4_h_r_8


LogicTile_22_28

 (9 3)  (1153 451)  (1153 451)  routing T_22_28.sp4_v_b_1 <X> T_22_28.sp4_v_t_36


RAM_Tile_25_28

 (7 0)  (1313 448)  (1313 448)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 449)  (1313 449)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 450)  (1306 450)  routing T_25_28.glb_netwk_6 <X> T_25_28.wire_bram/ram/WCLK
 (1 2)  (1307 450)  (1307 450)  routing T_25_28.glb_netwk_6 <X> T_25_28.wire_bram/ram/WCLK
 (2 2)  (1308 450)  (1308 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 450)  (1313 450)  Ram config bit: MEMT_bram_cbit_3

 (22 2)  (1328 450)  (1328 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_10 lc_trk_g0_7
 (23 2)  (1329 450)  (1329 450)  routing T_25_28.sp4_v_t_10 <X> T_25_28.lc_trk_g0_7
 (24 2)  (1330 450)  (1330 450)  routing T_25_28.sp4_v_t_10 <X> T_25_28.lc_trk_g0_7
 (7 3)  (1313 451)  (1313 451)  Ram config bit: MEMT_bram_cbit_2

 (10 3)  (1316 451)  (1316 451)  routing T_25_28.sp4_h_l_45 <X> T_25_28.sp4_v_t_36
 (1 4)  (1307 452)  (1307 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 452)  (1313 452)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (21 4)  (1327 452)  (1327 452)  routing T_25_28.sp4_v_b_11 <X> T_25_28.lc_trk_g1_3
 (22 4)  (1328 452)  (1328 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1329 452)  (1329 452)  routing T_25_28.sp4_v_b_11 <X> T_25_28.lc_trk_g1_3
 (0 5)  (1306 453)  (1306 453)  routing T_25_28.lc_trk_g1_3 <X> T_25_28.wire_bram/ram/WCLKE
 (1 5)  (1307 453)  (1307 453)  routing T_25_28.lc_trk_g1_3 <X> T_25_28.wire_bram/ram/WCLKE
 (7 5)  (1313 453)  (1313 453)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (21 5)  (1327 453)  (1327 453)  routing T_25_28.sp4_v_b_11 <X> T_25_28.lc_trk_g1_3
 (7 6)  (1313 454)  (1313 454)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (7 7)  (1313 455)  (1313 455)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (29 8)  (1335 456)  (1335 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 456)  (1336 456)  routing T_25_28.lc_trk_g0_7 <X> T_25_28.wire_bram/ram/WDATA_3
 (30 9)  (1336 457)  (1336 457)  routing T_25_28.lc_trk_g0_7 <X> T_25_28.wire_bram/ram/WDATA_3
 (39 9)  (1345 457)  (1345 457)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (8 12)  (1314 460)  (1314 460)  routing T_25_28.sp4_v_b_4 <X> T_25_28.sp4_h_r_10
 (9 12)  (1315 460)  (1315 460)  routing T_25_28.sp4_v_b_4 <X> T_25_28.sp4_h_r_10
 (10 12)  (1316 460)  (1316 460)  routing T_25_28.sp4_v_b_4 <X> T_25_28.sp4_h_r_10
 (0 14)  (1306 462)  (1306 462)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.wire_bram/ram/WE
 (1 14)  (1307 462)  (1307 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (6 14)  (1312 462)  (1312 462)  routing T_25_28.sp4_h_l_41 <X> T_25_28.sp4_v_t_44
 (16 14)  (1322 462)  (1322 462)  routing T_25_28.sp4_v_b_29 <X> T_25_28.lc_trk_g3_5
 (17 14)  (1323 462)  (1323 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (1324 462)  (1324 462)  routing T_25_28.sp4_v_b_29 <X> T_25_28.lc_trk_g3_5
 (0 15)  (1306 463)  (1306 463)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.wire_bram/ram/WE
 (1 15)  (1307 463)  (1307 463)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.wire_bram/ram/WE
 (8 15)  (1314 463)  (1314 463)  routing T_25_28.sp4_h_r_10 <X> T_25_28.sp4_v_t_47
 (9 15)  (1315 463)  (1315 463)  routing T_25_28.sp4_h_r_10 <X> T_25_28.sp4_v_t_47


LogicTile_32_28

 (3 0)  (1675 448)  (1675 448)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0
 (3 1)  (1675 449)  (1675 449)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0


IO_Tile_33_28

 (17 1)  (1743 449)  (1743 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (12 4)  (5 436)  (5 436)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 436)  (4 436)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 436)  (1 436)  IOB_0 IO Functioning bit
 (12 5)  (5 437)  (5 437)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (6 14)  (11 446)  (11 446)  routing T_0_27.span4_horz_15 <X> T_0_27.lc_trk_g1_7
 (7 14)  (10 446)  (10 446)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_15 lc_trk_g1_7
 (8 14)  (9 446)  (9 446)  routing T_0_27.span4_horz_15 <X> T_0_27.lc_trk_g1_7
 (8 15)  (9 447)  (9 447)  routing T_0_27.span4_horz_15 <X> T_0_27.lc_trk_g1_7


LogicTile_3_27

 (11 3)  (137 435)  (137 435)  routing T_3_27.sp4_h_r_6 <X> T_3_27.sp4_h_l_39
 (13 3)  (139 435)  (139 435)  routing T_3_27.sp4_h_r_6 <X> T_3_27.sp4_h_l_39


LogicTile_7_27

 (4 11)  (346 443)  (346 443)  routing T_7_27.sp4_h_r_10 <X> T_7_27.sp4_h_l_43
 (6 11)  (348 443)  (348 443)  routing T_7_27.sp4_h_r_10 <X> T_7_27.sp4_h_l_43


LogicTile_11_27

 (9 14)  (555 446)  (555 446)  routing T_11_27.sp4_v_b_10 <X> T_11_27.sp4_h_l_47


LogicTile_13_27

 (3 4)  (657 436)  (657 436)  routing T_13_27.sp12_v_t_23 <X> T_13_27.sp12_h_r_0
 (3 12)  (657 444)  (657 444)  routing T_13_27.sp12_v_b_1 <X> T_13_27.sp12_h_r_1
 (3 13)  (657 445)  (657 445)  routing T_13_27.sp12_v_b_1 <X> T_13_27.sp12_h_r_1


LogicTile_14_27

 (3 4)  (711 436)  (711 436)  routing T_14_27.sp12_v_t_23 <X> T_14_27.sp12_h_r_0


LogicTile_17_27

 (2 0)  (876 432)  (876 432)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_20_27

 (9 1)  (1045 433)  (1045 433)  routing T_20_27.sp4_v_t_40 <X> T_20_27.sp4_v_b_1
 (10 1)  (1046 433)  (1046 433)  routing T_20_27.sp4_v_t_40 <X> T_20_27.sp4_v_b_1
 (13 4)  (1049 436)  (1049 436)  routing T_20_27.sp4_h_l_40 <X> T_20_27.sp4_v_b_5
 (12 5)  (1048 437)  (1048 437)  routing T_20_27.sp4_h_l_40 <X> T_20_27.sp4_v_b_5
 (13 6)  (1049 438)  (1049 438)  routing T_20_27.sp4_h_r_5 <X> T_20_27.sp4_v_t_40
 (12 7)  (1048 439)  (1048 439)  routing T_20_27.sp4_h_r_5 <X> T_20_27.sp4_v_t_40
 (10 13)  (1046 445)  (1046 445)  routing T_20_27.sp4_h_r_5 <X> T_20_27.sp4_v_b_10


LogicTile_21_27

 (2 0)  (1092 432)  (1092 432)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (8 0)  (1098 432)  (1098 432)  routing T_21_27.sp4_v_b_7 <X> T_21_27.sp4_h_r_1
 (9 0)  (1099 432)  (1099 432)  routing T_21_27.sp4_v_b_7 <X> T_21_27.sp4_h_r_1
 (10 0)  (1100 432)  (1100 432)  routing T_21_27.sp4_v_b_7 <X> T_21_27.sp4_h_r_1
 (29 0)  (1119 432)  (1119 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 432)  (1120 432)  routing T_21_27.lc_trk_g0_7 <X> T_21_27.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 432)  (1122 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 432)  (1123 432)  routing T_21_27.lc_trk_g2_3 <X> T_21_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 432)  (1126 432)  LC_0 Logic Functioning bit
 (38 0)  (1128 432)  (1128 432)  LC_0 Logic Functioning bit
 (30 1)  (1120 433)  (1120 433)  routing T_21_27.lc_trk_g0_7 <X> T_21_27.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 433)  (1121 433)  routing T_21_27.lc_trk_g2_3 <X> T_21_27.wire_logic_cluster/lc_0/in_3
 (36 1)  (1126 433)  (1126 433)  LC_0 Logic Functioning bit
 (38 1)  (1128 433)  (1128 433)  LC_0 Logic Functioning bit
 (46 1)  (1136 433)  (1136 433)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (22 2)  (1112 434)  (1112 434)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1113 434)  (1113 434)  routing T_21_27.sp12_h_l_12 <X> T_21_27.lc_trk_g0_7
 (22 8)  (1112 440)  (1112 440)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1113 440)  (1113 440)  routing T_21_27.sp12_v_b_11 <X> T_21_27.lc_trk_g2_3
 (6 12)  (1096 444)  (1096 444)  routing T_21_27.sp4_h_r_4 <X> T_21_27.sp4_v_b_9


LogicTile_22_27

 (3 0)  (1147 432)  (1147 432)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0
 (3 1)  (1147 433)  (1147 433)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0
 (10 5)  (1154 437)  (1154 437)  routing T_22_27.sp4_h_r_11 <X> T_22_27.sp4_v_b_4


LogicTile_23_27

 (2 12)  (1200 444)  (1200 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_24_27

 (22 6)  (1274 438)  (1274 438)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1275 438)  (1275 438)  routing T_24_27.sp12_h_l_12 <X> T_24_27.lc_trk_g1_7
 (27 10)  (1279 442)  (1279 442)  routing T_24_27.lc_trk_g1_7 <X> T_24_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 442)  (1281 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 442)  (1282 442)  routing T_24_27.lc_trk_g1_7 <X> T_24_27.wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 442)  (1283 442)  routing T_24_27.lc_trk_g2_4 <X> T_24_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 442)  (1284 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 442)  (1285 442)  routing T_24_27.lc_trk_g2_4 <X> T_24_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 442)  (1288 442)  LC_5 Logic Functioning bit
 (38 10)  (1290 442)  (1290 442)  LC_5 Logic Functioning bit
 (15 11)  (1267 443)  (1267 443)  routing T_24_27.sp4_v_t_33 <X> T_24_27.lc_trk_g2_4
 (16 11)  (1268 443)  (1268 443)  routing T_24_27.sp4_v_t_33 <X> T_24_27.lc_trk_g2_4
 (17 11)  (1269 443)  (1269 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (30 11)  (1282 443)  (1282 443)  routing T_24_27.lc_trk_g1_7 <X> T_24_27.wire_logic_cluster/lc_5/in_1
 (36 11)  (1288 443)  (1288 443)  LC_5 Logic Functioning bit
 (38 11)  (1290 443)  (1290 443)  LC_5 Logic Functioning bit
 (48 11)  (1300 443)  (1300 443)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (53 11)  (1305 443)  (1305 443)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43


RAM_Tile_25_27

 (3 0)  (1309 432)  (1309 432)  routing T_25_27.sp12_h_r_0 <X> T_25_27.sp12_v_b_0
 (4 0)  (1310 432)  (1310 432)  routing T_25_27.sp4_h_l_37 <X> T_25_27.sp4_v_b_0
 (3 1)  (1309 433)  (1309 433)  routing T_25_27.sp12_h_r_0 <X> T_25_27.sp12_v_b_0
 (5 1)  (1311 433)  (1311 433)  routing T_25_27.sp4_h_l_37 <X> T_25_27.sp4_v_b_0
 (7 1)  (1313 433)  (1313 433)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 434)  (1306 434)  routing T_25_27.glb_netwk_6 <X> T_25_27.wire_bram/ram/RCLK
 (1 2)  (1307 434)  (1307 434)  routing T_25_27.glb_netwk_6 <X> T_25_27.wire_bram/ram/RCLK
 (2 2)  (1308 434)  (1308 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (15 2)  (1321 434)  (1321 434)  routing T_25_27.lft_op_5 <X> T_25_27.lc_trk_g0_5
 (17 2)  (1323 434)  (1323 434)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1324 434)  (1324 434)  routing T_25_27.lft_op_5 <X> T_25_27.lc_trk_g0_5
 (5 3)  (1311 435)  (1311 435)  routing T_25_27.sp4_h_l_37 <X> T_25_27.sp4_v_t_37
 (8 3)  (1314 435)  (1314 435)  routing T_25_27.sp4_h_l_36 <X> T_25_27.sp4_v_t_36
 (9 6)  (1315 438)  (1315 438)  routing T_25_27.sp4_h_r_1 <X> T_25_27.sp4_h_l_41
 (10 6)  (1316 438)  (1316 438)  routing T_25_27.sp4_h_r_1 <X> T_25_27.sp4_h_l_41
 (29 8)  (1335 440)  (1335 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 440)  (1336 440)  routing T_25_27.lc_trk_g0_5 <X> T_25_27.wire_bram/ram/WDATA_11
 (37 8)  (1343 440)  (1343 440)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (14 10)  (1320 442)  (1320 442)  routing T_25_27.sp4_v_t_25 <X> T_25_27.lc_trk_g2_4
 (14 11)  (1320 443)  (1320 443)  routing T_25_27.sp4_v_t_25 <X> T_25_27.lc_trk_g2_4
 (16 11)  (1322 443)  (1322 443)  routing T_25_27.sp4_v_t_25 <X> T_25_27.lc_trk_g2_4
 (17 11)  (1323 443)  (1323 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (0 14)  (1306 446)  (1306 446)  routing T_25_27.lc_trk_g2_4 <X> T_25_27.wire_bram/ram/RE
 (1 14)  (1307 446)  (1307 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 447)  (1307 447)  routing T_25_27.lc_trk_g2_4 <X> T_25_27.wire_bram/ram/RE
 (3 15)  (1309 447)  (1309 447)  routing T_25_27.sp12_h_l_22 <X> T_25_27.sp12_v_t_22


LogicTile_29_27

 (3 2)  (1513 434)  (1513 434)  routing T_29_27.sp12_v_t_23 <X> T_29_27.sp12_h_l_23
 (8 2)  (1518 434)  (1518 434)  routing T_29_27.sp4_h_r_1 <X> T_29_27.sp4_h_l_36


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 440)  (1742 440)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (2 9)  (1728 441)  (1728 441)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


LogicTile_6_26

 (8 7)  (296 423)  (296 423)  routing T_6_26.sp4_h_r_4 <X> T_6_26.sp4_v_t_41
 (9 7)  (297 423)  (297 423)  routing T_6_26.sp4_h_r_4 <X> T_6_26.sp4_v_t_41
 (4 14)  (292 430)  (292 430)  routing T_6_26.sp4_v_b_9 <X> T_6_26.sp4_v_t_44


LogicTile_10_26

 (9 6)  (501 422)  (501 422)  routing T_10_26.sp4_v_b_4 <X> T_10_26.sp4_h_l_41


LogicTile_21_26

 (13 2)  (1103 418)  (1103 418)  routing T_21_26.sp4_v_b_2 <X> T_21_26.sp4_v_t_39
 (8 3)  (1098 419)  (1098 419)  routing T_21_26.sp4_v_b_10 <X> T_21_26.sp4_v_t_36
 (10 3)  (1100 419)  (1100 419)  routing T_21_26.sp4_v_b_10 <X> T_21_26.sp4_v_t_36


LogicTile_22_26

 (19 0)  (1163 416)  (1163 416)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_24_26

 (16 4)  (1268 420)  (1268 420)  routing T_24_26.sp4_v_b_9 <X> T_24_26.lc_trk_g1_1
 (17 4)  (1269 420)  (1269 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1270 420)  (1270 420)  routing T_24_26.sp4_v_b_9 <X> T_24_26.lc_trk_g1_1
 (18 5)  (1270 421)  (1270 421)  routing T_24_26.sp4_v_b_9 <X> T_24_26.lc_trk_g1_1
 (5 8)  (1257 424)  (1257 424)  routing T_24_26.sp4_v_b_6 <X> T_24_26.sp4_h_r_6
 (6 9)  (1258 425)  (1258 425)  routing T_24_26.sp4_v_b_6 <X> T_24_26.sp4_h_r_6
 (15 12)  (1267 428)  (1267 428)  routing T_24_26.sp4_v_t_28 <X> T_24_26.lc_trk_g3_1
 (16 12)  (1268 428)  (1268 428)  routing T_24_26.sp4_v_t_28 <X> T_24_26.lc_trk_g3_1
 (17 12)  (1269 428)  (1269 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (4 14)  (1256 430)  (1256 430)  routing T_24_26.sp4_v_b_9 <X> T_24_26.sp4_v_t_44
 (27 14)  (1279 430)  (1279 430)  routing T_24_26.lc_trk_g3_1 <X> T_24_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (1280 430)  (1280 430)  routing T_24_26.lc_trk_g3_1 <X> T_24_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 430)  (1281 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 430)  (1284 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 430)  (1286 430)  routing T_24_26.lc_trk_g1_1 <X> T_24_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 430)  (1288 430)  LC_7 Logic Functioning bit
 (38 14)  (1290 430)  (1290 430)  LC_7 Logic Functioning bit
 (48 14)  (1300 430)  (1300 430)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (36 15)  (1288 431)  (1288 431)  LC_7 Logic Functioning bit
 (38 15)  (1290 431)  (1290 431)  LC_7 Logic Functioning bit
 (52 15)  (1304 431)  (1304 431)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15
 (53 15)  (1305 431)  (1305 431)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_25_26

 (7 0)  (1313 416)  (1313 416)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 417)  (1313 417)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 418)  (1306 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (1 2)  (1307 418)  (1307 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (2 2)  (1308 418)  (1308 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 418)  (1313 418)  Ram config bit: MEMT_bram_cbit_3

 (16 2)  (1322 418)  (1322 418)  routing T_25_26.sp4_v_b_13 <X> T_25_26.lc_trk_g0_5
 (17 2)  (1323 418)  (1323 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1324 418)  (1324 418)  routing T_25_26.sp4_v_b_13 <X> T_25_26.lc_trk_g0_5
 (7 3)  (1313 419)  (1313 419)  Ram config bit: MEMT_bram_cbit_2

 (9 3)  (1315 419)  (1315 419)  routing T_25_26.sp4_v_b_5 <X> T_25_26.sp4_v_t_36
 (10 3)  (1316 419)  (1316 419)  routing T_25_26.sp4_v_b_5 <X> T_25_26.sp4_v_t_36
 (18 3)  (1324 419)  (1324 419)  routing T_25_26.sp4_v_b_13 <X> T_25_26.lc_trk_g0_5
 (1 4)  (1307 420)  (1307 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 420)  (1313 420)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (21 4)  (1327 420)  (1327 420)  routing T_25_26.sp4_h_r_19 <X> T_25_26.lc_trk_g1_3
 (22 4)  (1328 420)  (1328 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1329 420)  (1329 420)  routing T_25_26.sp4_h_r_19 <X> T_25_26.lc_trk_g1_3
 (24 4)  (1330 420)  (1330 420)  routing T_25_26.sp4_h_r_19 <X> T_25_26.lc_trk_g1_3
 (0 5)  (1306 421)  (1306 421)  routing T_25_26.lc_trk_g1_3 <X> T_25_26.wire_bram/ram/WCLKE
 (1 5)  (1307 421)  (1307 421)  routing T_25_26.lc_trk_g1_3 <X> T_25_26.wire_bram/ram/WCLKE
 (7 5)  (1313 421)  (1313 421)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (21 5)  (1327 421)  (1327 421)  routing T_25_26.sp4_h_r_19 <X> T_25_26.lc_trk_g1_3
 (7 6)  (1313 422)  (1313 422)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (13 6)  (1319 422)  (1319 422)  routing T_25_26.sp4_v_b_5 <X> T_25_26.sp4_v_t_40
 (16 6)  (1322 422)  (1322 422)  routing T_25_26.sp4_v_b_5 <X> T_25_26.lc_trk_g1_5
 (17 6)  (1323 422)  (1323 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1324 422)  (1324 422)  routing T_25_26.sp4_v_b_5 <X> T_25_26.lc_trk_g1_5
 (7 7)  (1313 423)  (1313 423)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (29 8)  (1335 424)  (1335 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (1336 424)  (1336 424)  routing T_25_26.lc_trk_g0_5 <X> T_25_26.wire_bram/ram/WDATA_3
 (3 9)  (1309 425)  (1309 425)  routing T_25_26.sp12_h_l_22 <X> T_25_26.sp12_v_b_1
 (39 9)  (1345 425)  (1345 425)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (6 12)  (1312 428)  (1312 428)  routing T_25_26.sp4_v_t_43 <X> T_25_26.sp4_v_b_9
 (5 13)  (1311 429)  (1311 429)  routing T_25_26.sp4_v_t_43 <X> T_25_26.sp4_v_b_9
 (1 14)  (1307 430)  (1307 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 431)  (1306 431)  routing T_25_26.lc_trk_g1_5 <X> T_25_26.wire_bram/ram/WE
 (1 15)  (1307 431)  (1307 431)  routing T_25_26.lc_trk_g1_5 <X> T_25_26.wire_bram/ram/WE


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (12 4)  (5 404)  (5 404)  routing T_0_25.lc_trk_g1_1 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (5 8)  (12 408)  (12 408)  routing T_0_25.span4_vert_b_1 <X> T_0_25.lc_trk_g1_1
 (7 8)  (10 408)  (10 408)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_1 lc_trk_g1_1
 (8 9)  (9 409)  (9 409)  routing T_0_25.span4_vert_b_1 <X> T_0_25.lc_trk_g1_1


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25

 (13 14)  (559 414)  (559 414)  routing T_11_25.sp4_v_b_11 <X> T_11_25.sp4_v_t_46


LogicTile_12_25



LogicTile_13_25



LogicTile_14_25

 (3 12)  (711 412)  (711 412)  routing T_14_25.sp12_v_b_1 <X> T_14_25.sp12_h_r_1
 (3 13)  (711 413)  (711 413)  routing T_14_25.sp12_v_b_1 <X> T_14_25.sp12_h_r_1


LogicTile_15_25



LogicTile_16_25



LogicTile_17_25

 (3 4)  (877 404)  (877 404)  routing T_17_25.sp12_v_t_23 <X> T_17_25.sp12_h_r_0


LogicTile_18_25

 (21 2)  (949 402)  (949 402)  routing T_18_25.sp12_h_l_4 <X> T_18_25.lc_trk_g0_7
 (22 2)  (950 402)  (950 402)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (952 402)  (952 402)  routing T_18_25.sp12_h_l_4 <X> T_18_25.lc_trk_g0_7
 (27 2)  (955 402)  (955 402)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 402)  (956 402)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 402)  (957 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 402)  (958 402)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 402)  (960 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 402)  (961 402)  routing T_18_25.lc_trk_g3_3 <X> T_18_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 402)  (962 402)  routing T_18_25.lc_trk_g3_3 <X> T_18_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 402)  (963 402)  routing T_18_25.lc_trk_g0_7 <X> T_18_25.input_2_1
 (36 2)  (964 402)  (964 402)  LC_1 Logic Functioning bit
 (38 2)  (966 402)  (966 402)  LC_1 Logic Functioning bit
 (43 2)  (971 402)  (971 402)  LC_1 Logic Functioning bit
 (21 3)  (949 403)  (949 403)  routing T_18_25.sp12_h_l_4 <X> T_18_25.lc_trk_g0_7
 (26 3)  (954 403)  (954 403)  routing T_18_25.lc_trk_g1_2 <X> T_18_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 403)  (955 403)  routing T_18_25.lc_trk_g1_2 <X> T_18_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 403)  (957 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 403)  (959 403)  routing T_18_25.lc_trk_g3_3 <X> T_18_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 403)  (960 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (963 403)  (963 403)  routing T_18_25.lc_trk_g0_7 <X> T_18_25.input_2_1
 (37 3)  (965 403)  (965 403)  LC_1 Logic Functioning bit
 (39 3)  (967 403)  (967 403)  LC_1 Logic Functioning bit
 (40 3)  (968 403)  (968 403)  LC_1 Logic Functioning bit
 (42 3)  (970 403)  (970 403)  LC_1 Logic Functioning bit
 (43 3)  (971 403)  (971 403)  LC_1 Logic Functioning bit
 (48 3)  (976 403)  (976 403)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (25 4)  (953 404)  (953 404)  routing T_18_25.sp4_v_b_10 <X> T_18_25.lc_trk_g1_2
 (22 5)  (950 405)  (950 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (951 405)  (951 405)  routing T_18_25.sp4_v_b_10 <X> T_18_25.lc_trk_g1_2
 (25 5)  (953 405)  (953 405)  routing T_18_25.sp4_v_b_10 <X> T_18_25.lc_trk_g1_2
 (27 6)  (955 406)  (955 406)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 406)  (956 406)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 406)  (957 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 406)  (958 406)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 406)  (960 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 406)  (961 406)  routing T_18_25.lc_trk_g3_3 <X> T_18_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 406)  (962 406)  routing T_18_25.lc_trk_g3_3 <X> T_18_25.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 406)  (963 406)  routing T_18_25.lc_trk_g0_7 <X> T_18_25.input_2_3
 (36 6)  (964 406)  (964 406)  LC_3 Logic Functioning bit
 (41 6)  (969 406)  (969 406)  LC_3 Logic Functioning bit
 (43 6)  (971 406)  (971 406)  LC_3 Logic Functioning bit
 (28 7)  (956 407)  (956 407)  routing T_18_25.lc_trk_g2_1 <X> T_18_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 407)  (957 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 407)  (959 407)  routing T_18_25.lc_trk_g3_3 <X> T_18_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 407)  (960 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (963 407)  (963 407)  routing T_18_25.lc_trk_g0_7 <X> T_18_25.input_2_3
 (36 7)  (964 407)  (964 407)  LC_3 Logic Functioning bit
 (37 7)  (965 407)  (965 407)  LC_3 Logic Functioning bit
 (39 7)  (967 407)  (967 407)  LC_3 Logic Functioning bit
 (40 7)  (968 407)  (968 407)  LC_3 Logic Functioning bit
 (42 7)  (970 407)  (970 407)  LC_3 Logic Functioning bit
 (16 8)  (944 408)  (944 408)  routing T_18_25.sp4_v_t_12 <X> T_18_25.lc_trk_g2_1
 (17 8)  (945 408)  (945 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (946 408)  (946 408)  routing T_18_25.sp4_v_t_12 <X> T_18_25.lc_trk_g2_1
 (22 12)  (950 412)  (950 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (949 413)  (949 413)  routing T_18_25.sp4_r_v_b_43 <X> T_18_25.lc_trk_g3_3
 (16 14)  (944 414)  (944 414)  routing T_18_25.sp12_v_t_10 <X> T_18_25.lc_trk_g3_5
 (17 14)  (945 414)  (945 414)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5


LogicTile_19_25

 (14 0)  (996 400)  (996 400)  routing T_19_25.sp4_h_r_8 <X> T_19_25.lc_trk_g0_0
 (15 1)  (997 401)  (997 401)  routing T_19_25.sp4_h_r_8 <X> T_19_25.lc_trk_g0_0
 (16 1)  (998 401)  (998 401)  routing T_19_25.sp4_h_r_8 <X> T_19_25.lc_trk_g0_0
 (17 1)  (999 401)  (999 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (0 2)  (982 402)  (982 402)  routing T_19_25.glb_netwk_6 <X> T_19_25.wire_logic_cluster/lc_7/clk
 (1 2)  (983 402)  (983 402)  routing T_19_25.glb_netwk_6 <X> T_19_25.wire_logic_cluster/lc_7/clk
 (2 2)  (984 402)  (984 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (997 402)  (997 402)  routing T_19_25.bot_op_5 <X> T_19_25.lc_trk_g0_5
 (17 2)  (999 402)  (999 402)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (29 2)  (1011 402)  (1011 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 402)  (1012 402)  routing T_19_25.lc_trk_g0_4 <X> T_19_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 402)  (1014 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 402)  (1015 402)  routing T_19_25.lc_trk_g3_3 <X> T_19_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 402)  (1016 402)  routing T_19_25.lc_trk_g3_3 <X> T_19_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 402)  (1017 402)  routing T_19_25.lc_trk_g3_4 <X> T_19_25.input_2_1
 (36 2)  (1018 402)  (1018 402)  LC_1 Logic Functioning bit
 (37 2)  (1019 402)  (1019 402)  LC_1 Logic Functioning bit
 (38 2)  (1020 402)  (1020 402)  LC_1 Logic Functioning bit
 (43 2)  (1025 402)  (1025 402)  LC_1 Logic Functioning bit
 (45 2)  (1027 402)  (1027 402)  LC_1 Logic Functioning bit
 (46 2)  (1028 402)  (1028 402)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (996 403)  (996 403)  routing T_19_25.sp4_h_r_4 <X> T_19_25.lc_trk_g0_4
 (15 3)  (997 403)  (997 403)  routing T_19_25.sp4_h_r_4 <X> T_19_25.lc_trk_g0_4
 (16 3)  (998 403)  (998 403)  routing T_19_25.sp4_h_r_4 <X> T_19_25.lc_trk_g0_4
 (17 3)  (999 403)  (999 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 3)  (1008 403)  (1008 403)  routing T_19_25.lc_trk_g1_2 <X> T_19_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 403)  (1009 403)  routing T_19_25.lc_trk_g1_2 <X> T_19_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 403)  (1011 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 403)  (1013 403)  routing T_19_25.lc_trk_g3_3 <X> T_19_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 403)  (1014 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (1015 403)  (1015 403)  routing T_19_25.lc_trk_g3_4 <X> T_19_25.input_2_1
 (34 3)  (1016 403)  (1016 403)  routing T_19_25.lc_trk_g3_4 <X> T_19_25.input_2_1
 (37 3)  (1019 403)  (1019 403)  LC_1 Logic Functioning bit
 (40 3)  (1022 403)  (1022 403)  LC_1 Logic Functioning bit
 (42 3)  (1024 403)  (1024 403)  LC_1 Logic Functioning bit
 (43 3)  (1025 403)  (1025 403)  LC_1 Logic Functioning bit
 (6 4)  (988 404)  (988 404)  routing T_19_25.sp4_h_r_10 <X> T_19_25.sp4_v_b_3
 (28 4)  (1010 404)  (1010 404)  routing T_19_25.lc_trk_g2_3 <X> T_19_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 404)  (1011 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 404)  (1013 404)  routing T_19_25.lc_trk_g1_4 <X> T_19_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 404)  (1014 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 404)  (1016 404)  routing T_19_25.lc_trk_g1_4 <X> T_19_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 404)  (1018 404)  LC_2 Logic Functioning bit
 (37 4)  (1019 404)  (1019 404)  LC_2 Logic Functioning bit
 (38 4)  (1020 404)  (1020 404)  LC_2 Logic Functioning bit
 (43 4)  (1025 404)  (1025 404)  LC_2 Logic Functioning bit
 (45 4)  (1027 404)  (1027 404)  LC_2 Logic Functioning bit
 (47 4)  (1029 404)  (1029 404)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (22 5)  (1004 405)  (1004 405)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1006 405)  (1006 405)  routing T_19_25.bot_op_2 <X> T_19_25.lc_trk_g1_2
 (26 5)  (1008 405)  (1008 405)  routing T_19_25.lc_trk_g3_3 <X> T_19_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 405)  (1009 405)  routing T_19_25.lc_trk_g3_3 <X> T_19_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 405)  (1010 405)  routing T_19_25.lc_trk_g3_3 <X> T_19_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 405)  (1011 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 405)  (1012 405)  routing T_19_25.lc_trk_g2_3 <X> T_19_25.wire_logic_cluster/lc_2/in_1
 (32 5)  (1014 405)  (1014 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (1018 405)  (1018 405)  LC_2 Logic Functioning bit
 (41 5)  (1023 405)  (1023 405)  LC_2 Logic Functioning bit
 (42 5)  (1024 405)  (1024 405)  LC_2 Logic Functioning bit
 (43 5)  (1025 405)  (1025 405)  LC_2 Logic Functioning bit
 (48 5)  (1030 405)  (1030 405)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 7)  (996 407)  (996 407)  routing T_19_25.sp4_h_r_4 <X> T_19_25.lc_trk_g1_4
 (15 7)  (997 407)  (997 407)  routing T_19_25.sp4_h_r_4 <X> T_19_25.lc_trk_g1_4
 (16 7)  (998 407)  (998 407)  routing T_19_25.sp4_h_r_4 <X> T_19_25.lc_trk_g1_4
 (17 7)  (999 407)  (999 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 8)  (1004 408)  (1004 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (27 8)  (1009 408)  (1009 408)  routing T_19_25.lc_trk_g1_4 <X> T_19_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 408)  (1011 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 408)  (1012 408)  routing T_19_25.lc_trk_g1_4 <X> T_19_25.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 408)  (1013 408)  routing T_19_25.lc_trk_g0_5 <X> T_19_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 408)  (1014 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 408)  (1017 408)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.input_2_4
 (36 8)  (1018 408)  (1018 408)  LC_4 Logic Functioning bit
 (37 8)  (1019 408)  (1019 408)  LC_4 Logic Functioning bit
 (38 8)  (1020 408)  (1020 408)  LC_4 Logic Functioning bit
 (39 8)  (1021 408)  (1021 408)  LC_4 Logic Functioning bit
 (45 8)  (1027 408)  (1027 408)  LC_4 Logic Functioning bit
 (47 8)  (1029 408)  (1029 408)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (1030 408)  (1030 408)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (1008 409)  (1008 409)  routing T_19_25.lc_trk_g3_3 <X> T_19_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 409)  (1009 409)  routing T_19_25.lc_trk_g3_3 <X> T_19_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 409)  (1010 409)  routing T_19_25.lc_trk_g3_3 <X> T_19_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 409)  (1011 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (1014 409)  (1014 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (1015 409)  (1015 409)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.input_2_4
 (34 9)  (1016 409)  (1016 409)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.input_2_4
 (35 9)  (1017 409)  (1017 409)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.input_2_4
 (36 9)  (1018 409)  (1018 409)  LC_4 Logic Functioning bit
 (37 9)  (1019 409)  (1019 409)  LC_4 Logic Functioning bit
 (42 9)  (1024 409)  (1024 409)  LC_4 Logic Functioning bit
 (43 9)  (1025 409)  (1025 409)  LC_4 Logic Functioning bit
 (22 12)  (1004 412)  (1004 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1005 412)  (1005 412)  routing T_19_25.sp4_v_t_30 <X> T_19_25.lc_trk_g3_3
 (24 12)  (1006 412)  (1006 412)  routing T_19_25.sp4_v_t_30 <X> T_19_25.lc_trk_g3_3
 (7 13)  (989 413)  (989 413)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (982 414)  (982 414)  routing T_19_25.glb_netwk_4 <X> T_19_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 414)  (983 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (996 414)  (996 414)  routing T_19_25.rgt_op_4 <X> T_19_25.lc_trk_g3_4
 (21 14)  (1003 414)  (1003 414)  routing T_19_25.rgt_op_7 <X> T_19_25.lc_trk_g3_7
 (22 14)  (1004 414)  (1004 414)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1006 414)  (1006 414)  routing T_19_25.rgt_op_7 <X> T_19_25.lc_trk_g3_7
 (7 15)  (989 415)  (989 415)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (997 415)  (997 415)  routing T_19_25.rgt_op_4 <X> T_19_25.lc_trk_g3_4
 (17 15)  (999 415)  (999 415)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (19 15)  (1001 415)  (1001 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_20_25

 (22 1)  (1058 401)  (1058 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1061 401)  (1061 401)  routing T_20_25.sp4_r_v_b_33 <X> T_20_25.lc_trk_g0_2
 (14 2)  (1050 402)  (1050 402)  routing T_20_25.lft_op_4 <X> T_20_25.lc_trk_g0_4
 (21 2)  (1057 402)  (1057 402)  routing T_20_25.bnr_op_7 <X> T_20_25.lc_trk_g0_7
 (22 2)  (1058 402)  (1058 402)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (15 3)  (1051 403)  (1051 403)  routing T_20_25.lft_op_4 <X> T_20_25.lc_trk_g0_4
 (17 3)  (1053 403)  (1053 403)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (1057 403)  (1057 403)  routing T_20_25.bnr_op_7 <X> T_20_25.lc_trk_g0_7
 (25 8)  (1061 408)  (1061 408)  routing T_20_25.sp4_v_t_23 <X> T_20_25.lc_trk_g2_2
 (26 8)  (1062 408)  (1062 408)  routing T_20_25.lc_trk_g3_7 <X> T_20_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 408)  (1063 408)  routing T_20_25.lc_trk_g3_2 <X> T_20_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 408)  (1064 408)  routing T_20_25.lc_trk_g3_2 <X> T_20_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 408)  (1065 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 408)  (1067 408)  routing T_20_25.lc_trk_g0_7 <X> T_20_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 408)  (1068 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 408)  (1072 408)  LC_4 Logic Functioning bit
 (41 8)  (1077 408)  (1077 408)  LC_4 Logic Functioning bit
 (43 8)  (1079 408)  (1079 408)  LC_4 Logic Functioning bit
 (22 9)  (1058 409)  (1058 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1059 409)  (1059 409)  routing T_20_25.sp4_v_t_23 <X> T_20_25.lc_trk_g2_2
 (25 9)  (1061 409)  (1061 409)  routing T_20_25.sp4_v_t_23 <X> T_20_25.lc_trk_g2_2
 (26 9)  (1062 409)  (1062 409)  routing T_20_25.lc_trk_g3_7 <X> T_20_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 409)  (1063 409)  routing T_20_25.lc_trk_g3_7 <X> T_20_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 409)  (1064 409)  routing T_20_25.lc_trk_g3_7 <X> T_20_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 409)  (1065 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 409)  (1066 409)  routing T_20_25.lc_trk_g3_2 <X> T_20_25.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 409)  (1067 409)  routing T_20_25.lc_trk_g0_7 <X> T_20_25.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 409)  (1068 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (1069 409)  (1069 409)  routing T_20_25.lc_trk_g2_2 <X> T_20_25.input_2_4
 (35 9)  (1071 409)  (1071 409)  routing T_20_25.lc_trk_g2_2 <X> T_20_25.input_2_4
 (36 9)  (1072 409)  (1072 409)  LC_4 Logic Functioning bit
 (37 9)  (1073 409)  (1073 409)  LC_4 Logic Functioning bit
 (39 9)  (1075 409)  (1075 409)  LC_4 Logic Functioning bit
 (40 9)  (1076 409)  (1076 409)  LC_4 Logic Functioning bit
 (42 9)  (1078 409)  (1078 409)  LC_4 Logic Functioning bit
 (26 10)  (1062 410)  (1062 410)  routing T_20_25.lc_trk_g0_7 <X> T_20_25.wire_logic_cluster/lc_5/in_0
 (29 10)  (1065 410)  (1065 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 410)  (1068 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 410)  (1069 410)  routing T_20_25.lc_trk_g3_1 <X> T_20_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 410)  (1070 410)  routing T_20_25.lc_trk_g3_1 <X> T_20_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 410)  (1072 410)  LC_5 Logic Functioning bit
 (37 10)  (1073 410)  (1073 410)  LC_5 Logic Functioning bit
 (38 10)  (1074 410)  (1074 410)  LC_5 Logic Functioning bit
 (39 10)  (1075 410)  (1075 410)  LC_5 Logic Functioning bit
 (43 10)  (1079 410)  (1079 410)  LC_5 Logic Functioning bit
 (14 11)  (1050 411)  (1050 411)  routing T_20_25.sp12_v_b_20 <X> T_20_25.lc_trk_g2_4
 (16 11)  (1052 411)  (1052 411)  routing T_20_25.sp12_v_b_20 <X> T_20_25.lc_trk_g2_4
 (17 11)  (1053 411)  (1053 411)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (26 11)  (1062 411)  (1062 411)  routing T_20_25.lc_trk_g0_7 <X> T_20_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 411)  (1065 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 411)  (1066 411)  routing T_20_25.lc_trk_g0_2 <X> T_20_25.wire_logic_cluster/lc_5/in_1
 (32 11)  (1068 411)  (1068 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (1069 411)  (1069 411)  routing T_20_25.lc_trk_g3_2 <X> T_20_25.input_2_5
 (34 11)  (1070 411)  (1070 411)  routing T_20_25.lc_trk_g3_2 <X> T_20_25.input_2_5
 (35 11)  (1071 411)  (1071 411)  routing T_20_25.lc_trk_g3_2 <X> T_20_25.input_2_5
 (36 11)  (1072 411)  (1072 411)  LC_5 Logic Functioning bit
 (38 11)  (1074 411)  (1074 411)  LC_5 Logic Functioning bit
 (39 11)  (1075 411)  (1075 411)  LC_5 Logic Functioning bit
 (48 11)  (1084 411)  (1084 411)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (1053 412)  (1053 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 13)  (1058 413)  (1058 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (22 14)  (1058 414)  (1058 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1059 414)  (1059 414)  routing T_20_25.sp4_h_r_31 <X> T_20_25.lc_trk_g3_7
 (24 14)  (1060 414)  (1060 414)  routing T_20_25.sp4_h_r_31 <X> T_20_25.lc_trk_g3_7
 (26 14)  (1062 414)  (1062 414)  routing T_20_25.lc_trk_g0_7 <X> T_20_25.wire_logic_cluster/lc_7/in_0
 (28 14)  (1064 414)  (1064 414)  routing T_20_25.lc_trk_g2_4 <X> T_20_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 414)  (1065 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 414)  (1066 414)  routing T_20_25.lc_trk_g2_4 <X> T_20_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 414)  (1067 414)  routing T_20_25.lc_trk_g0_4 <X> T_20_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 414)  (1068 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 414)  (1072 414)  LC_7 Logic Functioning bit
 (37 14)  (1073 414)  (1073 414)  LC_7 Logic Functioning bit
 (38 14)  (1074 414)  (1074 414)  LC_7 Logic Functioning bit
 (39 14)  (1075 414)  (1075 414)  LC_7 Logic Functioning bit
 (43 14)  (1079 414)  (1079 414)  LC_7 Logic Functioning bit
 (21 15)  (1057 415)  (1057 415)  routing T_20_25.sp4_h_r_31 <X> T_20_25.lc_trk_g3_7
 (26 15)  (1062 415)  (1062 415)  routing T_20_25.lc_trk_g0_7 <X> T_20_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 415)  (1065 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (1068 415)  (1068 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (1069 415)  (1069 415)  routing T_20_25.lc_trk_g3_2 <X> T_20_25.input_2_7
 (34 15)  (1070 415)  (1070 415)  routing T_20_25.lc_trk_g3_2 <X> T_20_25.input_2_7
 (35 15)  (1071 415)  (1071 415)  routing T_20_25.lc_trk_g3_2 <X> T_20_25.input_2_7
 (36 15)  (1072 415)  (1072 415)  LC_7 Logic Functioning bit
 (38 15)  (1074 415)  (1074 415)  LC_7 Logic Functioning bit
 (39 15)  (1075 415)  (1075 415)  LC_7 Logic Functioning bit


LogicTile_21_25

 (27 0)  (1117 400)  (1117 400)  routing T_21_25.lc_trk_g3_2 <X> T_21_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 400)  (1118 400)  routing T_21_25.lc_trk_g3_2 <X> T_21_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 400)  (1119 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 400)  (1121 400)  routing T_21_25.lc_trk_g0_7 <X> T_21_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 400)  (1122 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 400)  (1125 400)  routing T_21_25.lc_trk_g0_4 <X> T_21_25.input_2_0
 (36 0)  (1126 400)  (1126 400)  LC_0 Logic Functioning bit
 (38 0)  (1128 400)  (1128 400)  LC_0 Logic Functioning bit
 (43 0)  (1133 400)  (1133 400)  LC_0 Logic Functioning bit
 (14 1)  (1104 401)  (1104 401)  routing T_21_25.sp12_h_r_16 <X> T_21_25.lc_trk_g0_0
 (16 1)  (1106 401)  (1106 401)  routing T_21_25.sp12_h_r_16 <X> T_21_25.lc_trk_g0_0
 (17 1)  (1107 401)  (1107 401)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (29 1)  (1119 401)  (1119 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 401)  (1120 401)  routing T_21_25.lc_trk_g3_2 <X> T_21_25.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 401)  (1121 401)  routing T_21_25.lc_trk_g0_7 <X> T_21_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 401)  (1122 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (1127 401)  (1127 401)  LC_0 Logic Functioning bit
 (39 1)  (1129 401)  (1129 401)  LC_0 Logic Functioning bit
 (40 1)  (1130 401)  (1130 401)  LC_0 Logic Functioning bit
 (42 1)  (1132 401)  (1132 401)  LC_0 Logic Functioning bit
 (43 1)  (1133 401)  (1133 401)  LC_0 Logic Functioning bit
 (47 1)  (1137 401)  (1137 401)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1090 402)  (1090 402)  routing T_21_25.glb_netwk_6 <X> T_21_25.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 402)  (1091 402)  routing T_21_25.glb_netwk_6 <X> T_21_25.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 402)  (1092 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1105 402)  (1105 402)  routing T_21_25.bot_op_5 <X> T_21_25.lc_trk_g0_5
 (17 2)  (1107 402)  (1107 402)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (1112 402)  (1112 402)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1114 402)  (1114 402)  routing T_21_25.bot_op_7 <X> T_21_25.lc_trk_g0_7
 (26 2)  (1116 402)  (1116 402)  routing T_21_25.lc_trk_g0_7 <X> T_21_25.wire_logic_cluster/lc_1/in_0
 (28 2)  (1118 402)  (1118 402)  routing T_21_25.lc_trk_g2_4 <X> T_21_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 402)  (1119 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 402)  (1120 402)  routing T_21_25.lc_trk_g2_4 <X> T_21_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 402)  (1121 402)  routing T_21_25.lc_trk_g3_7 <X> T_21_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 402)  (1122 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 402)  (1123 402)  routing T_21_25.lc_trk_g3_7 <X> T_21_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 402)  (1124 402)  routing T_21_25.lc_trk_g3_7 <X> T_21_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 402)  (1126 402)  LC_1 Logic Functioning bit
 (37 2)  (1127 402)  (1127 402)  LC_1 Logic Functioning bit
 (38 2)  (1128 402)  (1128 402)  LC_1 Logic Functioning bit
 (41 2)  (1131 402)  (1131 402)  LC_1 Logic Functioning bit
 (43 2)  (1133 402)  (1133 402)  LC_1 Logic Functioning bit
 (14 3)  (1104 403)  (1104 403)  routing T_21_25.sp4_r_v_b_28 <X> T_21_25.lc_trk_g0_4
 (17 3)  (1107 403)  (1107 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (26 3)  (1116 403)  (1116 403)  routing T_21_25.lc_trk_g0_7 <X> T_21_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 403)  (1119 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 403)  (1121 403)  routing T_21_25.lc_trk_g3_7 <X> T_21_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (1122 403)  (1122 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1124 403)  (1124 403)  routing T_21_25.lc_trk_g1_0 <X> T_21_25.input_2_1
 (36 3)  (1126 403)  (1126 403)  LC_1 Logic Functioning bit
 (41 3)  (1131 403)  (1131 403)  LC_1 Logic Functioning bit
 (43 3)  (1133 403)  (1133 403)  LC_1 Logic Functioning bit
 (47 3)  (1137 403)  (1137 403)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 5)  (1104 405)  (1104 405)  routing T_21_25.sp4_r_v_b_24 <X> T_21_25.lc_trk_g1_0
 (17 5)  (1107 405)  (1107 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (11 6)  (1101 406)  (1101 406)  routing T_21_25.sp4_v_b_9 <X> T_21_25.sp4_v_t_40
 (13 6)  (1103 406)  (1103 406)  routing T_21_25.sp4_v_b_9 <X> T_21_25.sp4_v_t_40
 (22 6)  (1112 406)  (1112 406)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1113 406)  (1113 406)  routing T_21_25.sp12_h_l_12 <X> T_21_25.lc_trk_g1_7
 (25 10)  (1115 410)  (1115 410)  routing T_21_25.sp4_h_r_38 <X> T_21_25.lc_trk_g2_6
 (26 10)  (1116 410)  (1116 410)  routing T_21_25.lc_trk_g0_7 <X> T_21_25.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 410)  (1117 410)  routing T_21_25.lc_trk_g1_7 <X> T_21_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 410)  (1119 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 410)  (1120 410)  routing T_21_25.lc_trk_g1_7 <X> T_21_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 410)  (1121 410)  routing T_21_25.lc_trk_g2_6 <X> T_21_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 410)  (1122 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 410)  (1123 410)  routing T_21_25.lc_trk_g2_6 <X> T_21_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 410)  (1125 410)  routing T_21_25.lc_trk_g0_5 <X> T_21_25.input_2_5
 (37 10)  (1127 410)  (1127 410)  LC_5 Logic Functioning bit
 (14 11)  (1104 411)  (1104 411)  routing T_21_25.sp4_r_v_b_36 <X> T_21_25.lc_trk_g2_4
 (17 11)  (1107 411)  (1107 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (1112 411)  (1112 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1113 411)  (1113 411)  routing T_21_25.sp4_h_r_38 <X> T_21_25.lc_trk_g2_6
 (24 11)  (1114 411)  (1114 411)  routing T_21_25.sp4_h_r_38 <X> T_21_25.lc_trk_g2_6
 (26 11)  (1116 411)  (1116 411)  routing T_21_25.lc_trk_g0_7 <X> T_21_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 411)  (1119 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 411)  (1120 411)  routing T_21_25.lc_trk_g1_7 <X> T_21_25.wire_logic_cluster/lc_5/in_1
 (31 11)  (1121 411)  (1121 411)  routing T_21_25.lc_trk_g2_6 <X> T_21_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 411)  (1122 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (43 11)  (1133 411)  (1133 411)  LC_5 Logic Functioning bit
 (26 12)  (1116 412)  (1116 412)  routing T_21_25.lc_trk_g3_5 <X> T_21_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 412)  (1117 412)  routing T_21_25.lc_trk_g3_2 <X> T_21_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 412)  (1118 412)  routing T_21_25.lc_trk_g3_2 <X> T_21_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 412)  (1119 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 412)  (1121 412)  routing T_21_25.lc_trk_g3_6 <X> T_21_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 412)  (1122 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 412)  (1123 412)  routing T_21_25.lc_trk_g3_6 <X> T_21_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 412)  (1124 412)  routing T_21_25.lc_trk_g3_6 <X> T_21_25.wire_logic_cluster/lc_6/in_3
 (37 12)  (1127 412)  (1127 412)  LC_6 Logic Functioning bit
 (39 12)  (1129 412)  (1129 412)  LC_6 Logic Functioning bit
 (42 12)  (1132 412)  (1132 412)  LC_6 Logic Functioning bit
 (45 12)  (1135 412)  (1135 412)  LC_6 Logic Functioning bit
 (46 12)  (1136 412)  (1136 412)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (1140 412)  (1140 412)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (1141 412)  (1141 412)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (1142 412)  (1142 412)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (1112 413)  (1112 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (1117 413)  (1117 413)  routing T_21_25.lc_trk_g3_5 <X> T_21_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 413)  (1118 413)  routing T_21_25.lc_trk_g3_5 <X> T_21_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 413)  (1119 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 413)  (1120 413)  routing T_21_25.lc_trk_g3_2 <X> T_21_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 413)  (1121 413)  routing T_21_25.lc_trk_g3_6 <X> T_21_25.wire_logic_cluster/lc_6/in_3
 (43 13)  (1133 413)  (1133 413)  LC_6 Logic Functioning bit
 (48 13)  (1138 413)  (1138 413)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (1141 413)  (1141 413)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (15 14)  (1105 414)  (1105 414)  routing T_21_25.sp4_h_l_24 <X> T_21_25.lc_trk_g3_5
 (16 14)  (1106 414)  (1106 414)  routing T_21_25.sp4_h_l_24 <X> T_21_25.lc_trk_g3_5
 (17 14)  (1107 414)  (1107 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1108 414)  (1108 414)  routing T_21_25.sp4_h_l_24 <X> T_21_25.lc_trk_g3_5
 (22 14)  (1112 414)  (1112 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (1115 414)  (1115 414)  routing T_21_25.wire_logic_cluster/lc_6/out <X> T_21_25.lc_trk_g3_6
 (7 15)  (1097 415)  (1097 415)  Column buffer control bit: LH_colbuf_cntl_6

 (19 15)  (1109 415)  (1109 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (1111 415)  (1111 415)  routing T_21_25.sp4_r_v_b_47 <X> T_21_25.lc_trk_g3_7
 (22 15)  (1112 415)  (1112 415)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_22_25

 (14 0)  (1158 400)  (1158 400)  routing T_22_25.sp4_v_b_0 <X> T_22_25.lc_trk_g0_0
 (16 1)  (1160 401)  (1160 401)  routing T_22_25.sp4_v_b_0 <X> T_22_25.lc_trk_g0_0
 (17 1)  (1161 401)  (1161 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (6 2)  (1150 402)  (1150 402)  routing T_22_25.sp4_h_l_42 <X> T_22_25.sp4_v_t_37
 (4 3)  (1148 403)  (1148 403)  routing T_22_25.sp4_v_b_7 <X> T_22_25.sp4_h_l_37
 (4 4)  (1148 404)  (1148 404)  routing T_22_25.sp4_h_l_38 <X> T_22_25.sp4_v_b_3
 (5 5)  (1149 405)  (1149 405)  routing T_22_25.sp4_h_l_38 <X> T_22_25.sp4_v_b_3
 (26 6)  (1170 406)  (1170 406)  routing T_22_25.lc_trk_g3_4 <X> T_22_25.wire_logic_cluster/lc_3/in_0
 (29 6)  (1173 406)  (1173 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (1180 406)  (1180 406)  LC_3 Logic Functioning bit
 (38 6)  (1182 406)  (1182 406)  LC_3 Logic Functioning bit
 (41 6)  (1185 406)  (1185 406)  LC_3 Logic Functioning bit
 (43 6)  (1187 406)  (1187 406)  LC_3 Logic Functioning bit
 (48 6)  (1192 406)  (1192 406)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (27 7)  (1171 407)  (1171 407)  routing T_22_25.lc_trk_g3_4 <X> T_22_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 407)  (1172 407)  routing T_22_25.lc_trk_g3_4 <X> T_22_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 407)  (1173 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (46 7)  (1190 407)  (1190 407)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (14 14)  (1158 414)  (1158 414)  routing T_22_25.sp4_v_t_17 <X> T_22_25.lc_trk_g3_4
 (16 15)  (1160 415)  (1160 415)  routing T_22_25.sp4_v_t_17 <X> T_22_25.lc_trk_g3_4
 (17 15)  (1161 415)  (1161 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4


LogicTile_23_25

 (3 1)  (1201 401)  (1201 401)  routing T_23_25.sp12_h_l_23 <X> T_23_25.sp12_v_b_0


LogicTile_24_25

 (22 4)  (1274 404)  (1274 404)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1275 404)  (1275 404)  routing T_24_25.sp12_h_r_11 <X> T_24_25.lc_trk_g1_3
 (15 7)  (1267 407)  (1267 407)  routing T_24_25.sp4_v_t_9 <X> T_24_25.lc_trk_g1_4
 (16 7)  (1268 407)  (1268 407)  routing T_24_25.sp4_v_t_9 <X> T_24_25.lc_trk_g1_4
 (17 7)  (1269 407)  (1269 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (16 8)  (1268 408)  (1268 408)  routing T_24_25.sp4_v_t_12 <X> T_24_25.lc_trk_g2_1
 (17 8)  (1269 408)  (1269 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1270 408)  (1270 408)  routing T_24_25.sp4_v_t_12 <X> T_24_25.lc_trk_g2_1
 (26 8)  (1278 408)  (1278 408)  routing T_24_25.lc_trk_g2_6 <X> T_24_25.wire_logic_cluster/lc_4/in_0
 (28 8)  (1280 408)  (1280 408)  routing T_24_25.lc_trk_g2_1 <X> T_24_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 408)  (1281 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 408)  (1283 408)  routing T_24_25.lc_trk_g1_4 <X> T_24_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 408)  (1284 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 408)  (1286 408)  routing T_24_25.lc_trk_g1_4 <X> T_24_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 408)  (1288 408)  LC_4 Logic Functioning bit
 (26 9)  (1278 409)  (1278 409)  routing T_24_25.lc_trk_g2_6 <X> T_24_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 409)  (1280 409)  routing T_24_25.lc_trk_g2_6 <X> T_24_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 409)  (1281 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (1284 409)  (1284 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (1286 409)  (1286 409)  routing T_24_25.lc_trk_g1_3 <X> T_24_25.input_2_4
 (35 9)  (1287 409)  (1287 409)  routing T_24_25.lc_trk_g1_3 <X> T_24_25.input_2_4
 (53 9)  (1305 409)  (1305 409)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (22 11)  (1274 411)  (1274 411)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (1275 411)  (1275 411)  routing T_24_25.sp12_v_b_14 <X> T_24_25.lc_trk_g2_6
 (4 12)  (1256 412)  (1256 412)  routing T_24_25.sp4_h_l_38 <X> T_24_25.sp4_v_b_9
 (6 12)  (1258 412)  (1258 412)  routing T_24_25.sp4_h_l_38 <X> T_24_25.sp4_v_b_9
 (5 13)  (1257 413)  (1257 413)  routing T_24_25.sp4_h_l_38 <X> T_24_25.sp4_v_b_9


RAM_Tile_25_25

 (7 1)  (1313 401)  (1313 401)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 402)  (1306 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (1 2)  (1307 402)  (1307 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (2 2)  (1308 402)  (1308 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (9 5)  (1315 405)  (1315 405)  routing T_25_25.sp4_v_t_45 <X> T_25_25.sp4_v_b_4
 (10 5)  (1316 405)  (1316 405)  routing T_25_25.sp4_v_t_45 <X> T_25_25.sp4_v_b_4
 (16 6)  (1322 406)  (1322 406)  routing T_25_25.sp4_v_b_13 <X> T_25_25.lc_trk_g1_5
 (17 6)  (1323 406)  (1323 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 406)  (1324 406)  routing T_25_25.sp4_v_b_13 <X> T_25_25.lc_trk_g1_5
 (3 7)  (1309 407)  (1309 407)  routing T_25_25.sp12_h_l_23 <X> T_25_25.sp12_v_t_23
 (18 7)  (1324 407)  (1324 407)  routing T_25_25.sp4_v_b_13 <X> T_25_25.lc_trk_g1_5
 (21 8)  (1327 408)  (1327 408)  routing T_25_25.sp4_h_r_43 <X> T_25_25.lc_trk_g2_3
 (22 8)  (1328 408)  (1328 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1329 408)  (1329 408)  routing T_25_25.sp4_h_r_43 <X> T_25_25.lc_trk_g2_3
 (24 8)  (1330 408)  (1330 408)  routing T_25_25.sp4_h_r_43 <X> T_25_25.lc_trk_g2_3
 (28 8)  (1334 408)  (1334 408)  routing T_25_25.lc_trk_g2_3 <X> T_25_25.wire_bram/ram/WDATA_11
 (29 8)  (1335 408)  (1335 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (21 9)  (1327 409)  (1327 409)  routing T_25_25.sp4_h_r_43 <X> T_25_25.lc_trk_g2_3
 (30 9)  (1336 409)  (1336 409)  routing T_25_25.lc_trk_g2_3 <X> T_25_25.wire_bram/ram/WDATA_11
 (40 9)  (1346 409)  (1346 409)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (1 14)  (1307 414)  (1307 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 415)  (1306 415)  routing T_25_25.lc_trk_g1_5 <X> T_25_25.wire_bram/ram/RE
 (1 15)  (1307 415)  (1307 415)  routing T_25_25.lc_trk_g1_5 <X> T_25_25.wire_bram/ram/RE
 (7 15)  (1313 415)  (1313 415)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_26_25

 (3 2)  (1351 402)  (1351 402)  routing T_26_25.sp12_v_t_23 <X> T_26_25.sp12_h_l_23
 (11 14)  (1359 414)  (1359 414)  routing T_26_25.sp4_h_l_43 <X> T_26_25.sp4_v_t_46
 (3 15)  (1351 415)  (1351 415)  routing T_26_25.sp12_h_l_22 <X> T_26_25.sp12_v_t_22


LogicTile_27_25

 (3 2)  (1405 402)  (1405 402)  routing T_27_25.sp12_v_t_23 <X> T_27_25.sp12_h_l_23


LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24

 (7 13)  (349 397)  (349 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (349 399)  (349 399)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_8_24



LogicTile_9_24

 (8 0)  (446 384)  (446 384)  routing T_9_24.sp4_v_b_7 <X> T_9_24.sp4_h_r_1
 (9 0)  (447 384)  (447 384)  routing T_9_24.sp4_v_b_7 <X> T_9_24.sp4_h_r_1
 (10 0)  (448 384)  (448 384)  routing T_9_24.sp4_v_b_7 <X> T_9_24.sp4_h_r_1
 (29 0)  (467 384)  (467 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 384)  (468 384)  routing T_9_24.lc_trk_g0_7 <X> T_9_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 384)  (470 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (474 384)  (474 384)  LC_0 Logic Functioning bit
 (37 0)  (475 384)  (475 384)  LC_0 Logic Functioning bit
 (38 0)  (476 384)  (476 384)  LC_0 Logic Functioning bit
 (39 0)  (477 384)  (477 384)  LC_0 Logic Functioning bit
 (44 0)  (482 384)  (482 384)  LC_0 Logic Functioning bit
 (48 0)  (486 384)  (486 384)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (30 1)  (468 385)  (468 385)  routing T_9_24.lc_trk_g0_7 <X> T_9_24.wire_logic_cluster/lc_0/in_1
 (40 1)  (478 385)  (478 385)  LC_0 Logic Functioning bit
 (41 1)  (479 385)  (479 385)  LC_0 Logic Functioning bit
 (42 1)  (480 385)  (480 385)  LC_0 Logic Functioning bit
 (43 1)  (481 385)  (481 385)  LC_0 Logic Functioning bit
 (48 1)  (486 385)  (486 385)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (487 385)  (487 385)  Carry_In_Mux bit 

 (22 2)  (460 386)  (460 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (27 2)  (465 386)  (465 386)  routing T_9_24.lc_trk_g1_1 <X> T_9_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 386)  (467 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 386)  (470 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (475 386)  (475 386)  LC_1 Logic Functioning bit
 (39 2)  (477 386)  (477 386)  LC_1 Logic Functioning bit
 (41 2)  (479 386)  (479 386)  LC_1 Logic Functioning bit
 (43 2)  (481 386)  (481 386)  LC_1 Logic Functioning bit
 (21 3)  (459 387)  (459 387)  routing T_9_24.sp4_r_v_b_31 <X> T_9_24.lc_trk_g0_7
 (37 3)  (475 387)  (475 387)  LC_1 Logic Functioning bit
 (39 3)  (477 387)  (477 387)  LC_1 Logic Functioning bit
 (41 3)  (479 387)  (479 387)  LC_1 Logic Functioning bit
 (43 3)  (481 387)  (481 387)  LC_1 Logic Functioning bit
 (52 3)  (490 387)  (490 387)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (5 4)  (443 388)  (443 388)  routing T_9_24.sp4_v_b_9 <X> T_9_24.sp4_h_r_3
 (17 4)  (455 388)  (455 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (4 5)  (442 389)  (442 389)  routing T_9_24.sp4_v_b_9 <X> T_9_24.sp4_h_r_3
 (6 5)  (444 389)  (444 389)  routing T_9_24.sp4_v_b_9 <X> T_9_24.sp4_h_r_3
 (7 13)  (445 397)  (445 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (445 399)  (445 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_24

 (15 1)  (507 385)  (507 385)  routing T_10_24.bot_op_0 <X> T_10_24.lc_trk_g0_0
 (17 1)  (509 385)  (509 385)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (0 2)  (492 386)  (492 386)  routing T_10_24.glb_netwk_6 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (1 2)  (493 386)  (493 386)  routing T_10_24.glb_netwk_6 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (2 2)  (494 386)  (494 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (514 386)  (514 386)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (518 386)  (518 386)  routing T_10_24.lc_trk_g0_7 <X> T_10_24.wire_logic_cluster/lc_1/in_0
 (28 2)  (520 386)  (520 386)  routing T_10_24.lc_trk_g2_0 <X> T_10_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 386)  (521 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 386)  (523 386)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 386)  (524 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 386)  (526 386)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 386)  (527 386)  routing T_10_24.lc_trk_g1_4 <X> T_10_24.input_2_1
 (43 2)  (535 386)  (535 386)  LC_1 Logic Functioning bit
 (45 2)  (537 386)  (537 386)  LC_1 Logic Functioning bit
 (46 2)  (538 386)  (538 386)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (26 3)  (518 387)  (518 387)  routing T_10_24.lc_trk_g0_7 <X> T_10_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 387)  (521 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 387)  (523 387)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 387)  (524 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (526 387)  (526 387)  routing T_10_24.lc_trk_g1_4 <X> T_10_24.input_2_1
 (38 3)  (530 387)  (530 387)  LC_1 Logic Functioning bit
 (41 3)  (533 387)  (533 387)  LC_1 Logic Functioning bit
 (43 3)  (535 387)  (535 387)  LC_1 Logic Functioning bit
 (46 3)  (538 387)  (538 387)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (51 3)  (543 387)  (543 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (52 3)  (544 387)  (544 387)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (22 6)  (514 390)  (514 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (29 6)  (521 390)  (521 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 390)  (524 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 390)  (525 390)  routing T_10_24.lc_trk_g3_1 <X> T_10_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 390)  (526 390)  routing T_10_24.lc_trk_g3_1 <X> T_10_24.wire_logic_cluster/lc_3/in_3
 (37 6)  (529 390)  (529 390)  LC_3 Logic Functioning bit
 (39 6)  (531 390)  (531 390)  LC_3 Logic Functioning bit
 (53 6)  (545 390)  (545 390)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (506 391)  (506 391)  routing T_10_24.sp4_r_v_b_28 <X> T_10_24.lc_trk_g1_4
 (17 7)  (509 391)  (509 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (37 7)  (529 391)  (529 391)  LC_3 Logic Functioning bit
 (39 7)  (531 391)  (531 391)  LC_3 Logic Functioning bit
 (51 7)  (543 391)  (543 391)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (506 392)  (506 392)  routing T_10_24.bnl_op_0 <X> T_10_24.lc_trk_g2_0
 (14 9)  (506 393)  (506 393)  routing T_10_24.bnl_op_0 <X> T_10_24.lc_trk_g2_0
 (17 9)  (509 393)  (509 393)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (1 12)  (493 396)  (493 396)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (17 12)  (509 396)  (509 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 396)  (510 396)  routing T_10_24.wire_logic_cluster/lc_1/out <X> T_10_24.lc_trk_g3_1
 (1 13)  (493 397)  (493 397)  routing T_10_24.glb_netwk_4 <X> T_10_24.glb2local_3
 (7 13)  (499 397)  (499 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_24

 (22 0)  (568 384)  (568 384)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (570 384)  (570 384)  routing T_11_24.bot_op_3 <X> T_11_24.lc_trk_g0_3
 (29 0)  (575 384)  (575 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 384)  (577 384)  routing T_11_24.lc_trk_g0_5 <X> T_11_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 384)  (578 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (583 384)  (583 384)  LC_0 Logic Functioning bit
 (39 0)  (585 384)  (585 384)  LC_0 Logic Functioning bit
 (40 0)  (586 384)  (586 384)  LC_0 Logic Functioning bit
 (43 0)  (589 384)  (589 384)  LC_0 Logic Functioning bit
 (14 1)  (560 385)  (560 385)  routing T_11_24.sp4_r_v_b_35 <X> T_11_24.lc_trk_g0_0
 (17 1)  (563 385)  (563 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (28 1)  (574 385)  (574 385)  routing T_11_24.lc_trk_g2_0 <X> T_11_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 385)  (575 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 385)  (576 385)  routing T_11_24.lc_trk_g0_3 <X> T_11_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 385)  (578 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (580 385)  (580 385)  routing T_11_24.lc_trk_g1_3 <X> T_11_24.input_2_0
 (35 1)  (581 385)  (581 385)  routing T_11_24.lc_trk_g1_3 <X> T_11_24.input_2_0
 (37 1)  (583 385)  (583 385)  LC_0 Logic Functioning bit
 (38 1)  (584 385)  (584 385)  LC_0 Logic Functioning bit
 (41 1)  (587 385)  (587 385)  LC_0 Logic Functioning bit
 (43 1)  (589 385)  (589 385)  LC_0 Logic Functioning bit
 (0 2)  (546 386)  (546 386)  routing T_11_24.glb_netwk_6 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (1 2)  (547 386)  (547 386)  routing T_11_24.glb_netwk_6 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (2 2)  (548 386)  (548 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (561 386)  (561 386)  routing T_11_24.bot_op_5 <X> T_11_24.lc_trk_g0_5
 (17 2)  (563 386)  (563 386)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (567 386)  (567 386)  routing T_11_24.sp4_v_b_7 <X> T_11_24.lc_trk_g0_7
 (22 2)  (568 386)  (568 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (569 386)  (569 386)  routing T_11_24.sp4_v_b_7 <X> T_11_24.lc_trk_g0_7
 (27 2)  (573 386)  (573 386)  routing T_11_24.lc_trk_g1_3 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 386)  (575 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 386)  (577 386)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 386)  (578 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 386)  (580 386)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (39 2)  (585 386)  (585 386)  LC_1 Logic Functioning bit
 (40 2)  (586 386)  (586 386)  LC_1 Logic Functioning bit
 (42 2)  (588 386)  (588 386)  LC_1 Logic Functioning bit
 (50 2)  (596 386)  (596 386)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (563 387)  (563 387)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 3)  (572 387)  (572 387)  routing T_11_24.lc_trk_g3_2 <X> T_11_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 387)  (573 387)  routing T_11_24.lc_trk_g3_2 <X> T_11_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 387)  (574 387)  routing T_11_24.lc_trk_g3_2 <X> T_11_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 387)  (575 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 387)  (576 387)  routing T_11_24.lc_trk_g1_3 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 387)  (577 387)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 387)  (582 387)  LC_1 Logic Functioning bit
 (42 3)  (588 387)  (588 387)  LC_1 Logic Functioning bit
 (43 3)  (589 387)  (589 387)  LC_1 Logic Functioning bit
 (15 4)  (561 388)  (561 388)  routing T_11_24.lft_op_1 <X> T_11_24.lc_trk_g1_1
 (17 4)  (563 388)  (563 388)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (564 388)  (564 388)  routing T_11_24.lft_op_1 <X> T_11_24.lc_trk_g1_1
 (21 4)  (567 388)  (567 388)  routing T_11_24.wire_logic_cluster/lc_3/out <X> T_11_24.lc_trk_g1_3
 (22 4)  (568 388)  (568 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (573 388)  (573 388)  routing T_11_24.lc_trk_g1_0 <X> T_11_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 388)  (575 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 388)  (578 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 388)  (579 388)  routing T_11_24.lc_trk_g2_3 <X> T_11_24.wire_logic_cluster/lc_2/in_3
 (40 4)  (586 388)  (586 388)  LC_2 Logic Functioning bit
 (42 4)  (588 388)  (588 388)  LC_2 Logic Functioning bit
 (50 4)  (596 388)  (596 388)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (561 389)  (561 389)  routing T_11_24.bot_op_0 <X> T_11_24.lc_trk_g1_0
 (17 5)  (563 389)  (563 389)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (29 5)  (575 389)  (575 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 389)  (577 389)  routing T_11_24.lc_trk_g2_3 <X> T_11_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 389)  (582 389)  LC_2 Logic Functioning bit
 (38 5)  (584 389)  (584 389)  LC_2 Logic Functioning bit
 (39 5)  (585 389)  (585 389)  LC_2 Logic Functioning bit
 (40 5)  (586 389)  (586 389)  LC_2 Logic Functioning bit
 (41 5)  (587 389)  (587 389)  LC_2 Logic Functioning bit
 (43 5)  (589 389)  (589 389)  LC_2 Logic Functioning bit
 (1 6)  (547 390)  (547 390)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (22 6)  (568 390)  (568 390)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (570 390)  (570 390)  routing T_11_24.bot_op_7 <X> T_11_24.lc_trk_g1_7
 (27 6)  (573 390)  (573 390)  routing T_11_24.lc_trk_g1_1 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 390)  (575 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 390)  (578 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 390)  (579 390)  routing T_11_24.lc_trk_g2_0 <X> T_11_24.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 390)  (583 390)  LC_3 Logic Functioning bit
 (39 6)  (585 390)  (585 390)  LC_3 Logic Functioning bit
 (1 7)  (547 391)  (547 391)  routing T_11_24.glb_netwk_4 <X> T_11_24.glb2local_0
 (37 7)  (583 391)  (583 391)  LC_3 Logic Functioning bit
 (39 7)  (585 391)  (585 391)  LC_3 Logic Functioning bit
 (14 8)  (560 392)  (560 392)  routing T_11_24.bnl_op_0 <X> T_11_24.lc_trk_g2_0
 (17 8)  (563 392)  (563 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (21 8)  (567 392)  (567 392)  routing T_11_24.bnl_op_3 <X> T_11_24.lc_trk_g2_3
 (22 8)  (568 392)  (568 392)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (31 8)  (577 392)  (577 392)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 392)  (578 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 392)  (579 392)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_4/in_3
 (37 8)  (583 392)  (583 392)  LC_4 Logic Functioning bit
 (39 8)  (585 392)  (585 392)  LC_4 Logic Functioning bit
 (40 8)  (586 392)  (586 392)  LC_4 Logic Functioning bit
 (41 8)  (587 392)  (587 392)  LC_4 Logic Functioning bit
 (42 8)  (588 392)  (588 392)  LC_4 Logic Functioning bit
 (43 8)  (589 392)  (589 392)  LC_4 Logic Functioning bit
 (14 9)  (560 393)  (560 393)  routing T_11_24.bnl_op_0 <X> T_11_24.lc_trk_g2_0
 (17 9)  (563 393)  (563 393)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 9)  (567 393)  (567 393)  routing T_11_24.bnl_op_3 <X> T_11_24.lc_trk_g2_3
 (28 9)  (574 393)  (574 393)  routing T_11_24.lc_trk_g2_0 <X> T_11_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 393)  (575 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 393)  (577 393)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 393)  (582 393)  LC_4 Logic Functioning bit
 (38 9)  (584 393)  (584 393)  LC_4 Logic Functioning bit
 (40 9)  (586 393)  (586 393)  LC_4 Logic Functioning bit
 (41 9)  (587 393)  (587 393)  LC_4 Logic Functioning bit
 (42 9)  (588 393)  (588 393)  LC_4 Logic Functioning bit
 (43 9)  (589 393)  (589 393)  LC_4 Logic Functioning bit
 (22 10)  (568 394)  (568 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (569 394)  (569 394)  routing T_11_24.sp4_h_r_31 <X> T_11_24.lc_trk_g2_7
 (24 10)  (570 394)  (570 394)  routing T_11_24.sp4_h_r_31 <X> T_11_24.lc_trk_g2_7
 (26 10)  (572 394)  (572 394)  routing T_11_24.lc_trk_g0_7 <X> T_11_24.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 394)  (575 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 394)  (576 394)  routing T_11_24.lc_trk_g0_4 <X> T_11_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 394)  (578 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 394)  (579 394)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 394)  (580 394)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 394)  (583 394)  LC_5 Logic Functioning bit
 (39 10)  (585 394)  (585 394)  LC_5 Logic Functioning bit
 (45 10)  (591 394)  (591 394)  LC_5 Logic Functioning bit
 (21 11)  (567 395)  (567 395)  routing T_11_24.sp4_h_r_31 <X> T_11_24.lc_trk_g2_7
 (26 11)  (572 395)  (572 395)  routing T_11_24.lc_trk_g0_7 <X> T_11_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 395)  (575 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 395)  (578 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (579 395)  (579 395)  routing T_11_24.lc_trk_g2_1 <X> T_11_24.input_2_5
 (36 11)  (582 395)  (582 395)  LC_5 Logic Functioning bit
 (39 11)  (585 395)  (585 395)  LC_5 Logic Functioning bit
 (48 11)  (594 395)  (594 395)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (52 11)  (598 395)  (598 395)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (53 11)  (599 395)  (599 395)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (561 396)  (561 396)  routing T_11_24.sp4_h_r_25 <X> T_11_24.lc_trk_g3_1
 (16 12)  (562 396)  (562 396)  routing T_11_24.sp4_h_r_25 <X> T_11_24.lc_trk_g3_1
 (17 12)  (563 396)  (563 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (571 396)  (571 396)  routing T_11_24.rgt_op_2 <X> T_11_24.lc_trk_g3_2
 (7 13)  (553 397)  (553 397)  Column buffer control bit: LH_colbuf_cntl_4

 (18 13)  (564 397)  (564 397)  routing T_11_24.sp4_h_r_25 <X> T_11_24.lc_trk_g3_1
 (22 13)  (568 397)  (568 397)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (570 397)  (570 397)  routing T_11_24.rgt_op_2 <X> T_11_24.lc_trk_g3_2
 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (25 0)  (625 384)  (625 384)  routing T_12_24.lft_op_2 <X> T_12_24.lc_trk_g0_2
 (22 1)  (622 385)  (622 385)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (624 385)  (624 385)  routing T_12_24.lft_op_2 <X> T_12_24.lc_trk_g0_2
 (0 2)  (600 386)  (600 386)  routing T_12_24.glb_netwk_6 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (1 2)  (601 386)  (601 386)  routing T_12_24.glb_netwk_6 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (2 2)  (602 386)  (602 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 386)  (614 386)  routing T_12_24.lft_op_4 <X> T_12_24.lc_trk_g0_4
 (26 2)  (626 386)  (626 386)  routing T_12_24.lc_trk_g1_4 <X> T_12_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 386)  (627 386)  routing T_12_24.lc_trk_g1_7 <X> T_12_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 386)  (629 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 386)  (630 386)  routing T_12_24.lc_trk_g1_7 <X> T_12_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 386)  (632 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 386)  (636 386)  LC_1 Logic Functioning bit
 (40 2)  (640 386)  (640 386)  LC_1 Logic Functioning bit
 (41 2)  (641 386)  (641 386)  LC_1 Logic Functioning bit
 (43 2)  (643 386)  (643 386)  LC_1 Logic Functioning bit
 (15 3)  (615 387)  (615 387)  routing T_12_24.lft_op_4 <X> T_12_24.lc_trk_g0_4
 (17 3)  (617 387)  (617 387)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (622 387)  (622 387)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (27 3)  (627 387)  (627 387)  routing T_12_24.lc_trk_g1_4 <X> T_12_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 387)  (629 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 387)  (630 387)  routing T_12_24.lc_trk_g1_7 <X> T_12_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 387)  (631 387)  routing T_12_24.lc_trk_g0_2 <X> T_12_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 387)  (632 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (633 387)  (633 387)  routing T_12_24.lc_trk_g3_0 <X> T_12_24.input_2_1
 (34 3)  (634 387)  (634 387)  routing T_12_24.lc_trk_g3_0 <X> T_12_24.input_2_1
 (37 3)  (637 387)  (637 387)  LC_1 Logic Functioning bit
 (40 3)  (640 387)  (640 387)  LC_1 Logic Functioning bit
 (41 3)  (641 387)  (641 387)  LC_1 Logic Functioning bit
 (43 3)  (643 387)  (643 387)  LC_1 Logic Functioning bit
 (21 4)  (621 388)  (621 388)  routing T_12_24.lft_op_3 <X> T_12_24.lc_trk_g1_3
 (22 4)  (622 388)  (622 388)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (624 388)  (624 388)  routing T_12_24.lft_op_3 <X> T_12_24.lc_trk_g1_3
 (26 4)  (626 388)  (626 388)  routing T_12_24.lc_trk_g0_6 <X> T_12_24.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 388)  (627 388)  routing T_12_24.lc_trk_g1_6 <X> T_12_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 388)  (629 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 388)  (630 388)  routing T_12_24.lc_trk_g1_6 <X> T_12_24.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 388)  (631 388)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 388)  (632 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 388)  (633 388)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 388)  (634 388)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 388)  (635 388)  routing T_12_24.lc_trk_g2_6 <X> T_12_24.input_2_2
 (37 4)  (637 388)  (637 388)  LC_2 Logic Functioning bit
 (39 4)  (639 388)  (639 388)  LC_2 Logic Functioning bit
 (45 4)  (645 388)  (645 388)  LC_2 Logic Functioning bit
 (48 4)  (648 388)  (648 388)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (53 4)  (653 388)  (653 388)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (22 5)  (622 389)  (622 389)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (624 389)  (624 389)  routing T_12_24.bot_op_2 <X> T_12_24.lc_trk_g1_2
 (26 5)  (626 389)  (626 389)  routing T_12_24.lc_trk_g0_6 <X> T_12_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 389)  (629 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 389)  (630 389)  routing T_12_24.lc_trk_g1_6 <X> T_12_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 389)  (631 389)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 389)  (632 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (633 389)  (633 389)  routing T_12_24.lc_trk_g2_6 <X> T_12_24.input_2_2
 (35 5)  (635 389)  (635 389)  routing T_12_24.lc_trk_g2_6 <X> T_12_24.input_2_2
 (37 5)  (637 389)  (637 389)  LC_2 Logic Functioning bit
 (38 5)  (638 389)  (638 389)  LC_2 Logic Functioning bit
 (48 5)  (648 389)  (648 389)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (651 389)  (651 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (614 390)  (614 390)  routing T_12_24.wire_logic_cluster/lc_4/out <X> T_12_24.lc_trk_g1_4
 (21 6)  (621 390)  (621 390)  routing T_12_24.wire_logic_cluster/lc_7/out <X> T_12_24.lc_trk_g1_7
 (22 6)  (622 390)  (622 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (625 390)  (625 390)  routing T_12_24.sp4_v_b_6 <X> T_12_24.lc_trk_g1_6
 (17 7)  (617 391)  (617 391)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (622 391)  (622 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (623 391)  (623 391)  routing T_12_24.sp4_v_b_6 <X> T_12_24.lc_trk_g1_6
 (25 8)  (625 392)  (625 392)  routing T_12_24.sp4_h_r_42 <X> T_12_24.lc_trk_g2_2
 (27 8)  (627 392)  (627 392)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 392)  (628 392)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 392)  (629 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 392)  (631 392)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 392)  (632 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 392)  (633 392)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 392)  (634 392)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 392)  (635 392)  routing T_12_24.lc_trk_g0_4 <X> T_12_24.input_2_4
 (36 8)  (636 392)  (636 392)  LC_4 Logic Functioning bit
 (38 8)  (638 392)  (638 392)  LC_4 Logic Functioning bit
 (40 8)  (640 392)  (640 392)  LC_4 Logic Functioning bit
 (41 8)  (641 392)  (641 392)  LC_4 Logic Functioning bit
 (22 9)  (622 393)  (622 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (623 393)  (623 393)  routing T_12_24.sp4_h_r_42 <X> T_12_24.lc_trk_g2_2
 (24 9)  (624 393)  (624 393)  routing T_12_24.sp4_h_r_42 <X> T_12_24.lc_trk_g2_2
 (25 9)  (625 393)  (625 393)  routing T_12_24.sp4_h_r_42 <X> T_12_24.lc_trk_g2_2
 (26 9)  (626 393)  (626 393)  routing T_12_24.lc_trk_g3_3 <X> T_12_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 393)  (627 393)  routing T_12_24.lc_trk_g3_3 <X> T_12_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 393)  (628 393)  routing T_12_24.lc_trk_g3_3 <X> T_12_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 393)  (629 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 393)  (630 393)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 393)  (632 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (636 393)  (636 393)  LC_4 Logic Functioning bit
 (38 9)  (638 393)  (638 393)  LC_4 Logic Functioning bit
 (40 9)  (640 393)  (640 393)  LC_4 Logic Functioning bit
 (41 9)  (641 393)  (641 393)  LC_4 Logic Functioning bit
 (42 9)  (642 393)  (642 393)  LC_4 Logic Functioning bit
 (1 10)  (601 394)  (601 394)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (26 10)  (626 394)  (626 394)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 394)  (627 394)  routing T_12_24.lc_trk_g1_3 <X> T_12_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 394)  (629 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 394)  (631 394)  routing T_12_24.lc_trk_g3_7 <X> T_12_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 394)  (632 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 394)  (633 394)  routing T_12_24.lc_trk_g3_7 <X> T_12_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 394)  (634 394)  routing T_12_24.lc_trk_g3_7 <X> T_12_24.wire_logic_cluster/lc_5/in_3
 (38 10)  (638 394)  (638 394)  LC_5 Logic Functioning bit
 (39 10)  (639 394)  (639 394)  LC_5 Logic Functioning bit
 (41 10)  (641 394)  (641 394)  LC_5 Logic Functioning bit
 (42 10)  (642 394)  (642 394)  LC_5 Logic Functioning bit
 (1 11)  (601 395)  (601 395)  routing T_12_24.glb_netwk_4 <X> T_12_24.glb2local_2
 (22 11)  (622 395)  (622 395)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (623 395)  (623 395)  routing T_12_24.sp12_v_b_14 <X> T_12_24.lc_trk_g2_6
 (27 11)  (627 395)  (627 395)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 395)  (628 395)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 395)  (629 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 395)  (630 395)  routing T_12_24.lc_trk_g1_3 <X> T_12_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 395)  (631 395)  routing T_12_24.lc_trk_g3_7 <X> T_12_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 395)  (632 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (633 395)  (633 395)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.input_2_5
 (34 11)  (634 395)  (634 395)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.input_2_5
 (35 11)  (635 395)  (635 395)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.input_2_5
 (42 11)  (642 395)  (642 395)  LC_5 Logic Functioning bit
 (14 12)  (614 396)  (614 396)  routing T_12_24.bnl_op_0 <X> T_12_24.lc_trk_g3_0
 (21 12)  (621 396)  (621 396)  routing T_12_24.sp4_h_r_35 <X> T_12_24.lc_trk_g3_3
 (22 12)  (622 396)  (622 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (623 396)  (623 396)  routing T_12_24.sp4_h_r_35 <X> T_12_24.lc_trk_g3_3
 (24 12)  (624 396)  (624 396)  routing T_12_24.sp4_h_r_35 <X> T_12_24.lc_trk_g3_3
 (25 12)  (625 396)  (625 396)  routing T_12_24.wire_logic_cluster/lc_2/out <X> T_12_24.lc_trk_g3_2
 (26 12)  (626 396)  (626 396)  routing T_12_24.lc_trk_g3_7 <X> T_12_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 396)  (627 396)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 396)  (628 396)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 396)  (629 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 396)  (631 396)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 396)  (632 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 396)  (633 396)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 396)  (634 396)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 396)  (636 396)  LC_6 Logic Functioning bit
 (37 12)  (637 396)  (637 396)  LC_6 Logic Functioning bit
 (38 12)  (638 396)  (638 396)  LC_6 Logic Functioning bit
 (39 12)  (639 396)  (639 396)  LC_6 Logic Functioning bit
 (7 13)  (607 397)  (607 397)  Column buffer control bit: LH_colbuf_cntl_4

 (14 13)  (614 397)  (614 397)  routing T_12_24.bnl_op_0 <X> T_12_24.lc_trk_g3_0
 (17 13)  (617 397)  (617 397)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (622 397)  (622 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (626 397)  (626 397)  routing T_12_24.lc_trk_g3_7 <X> T_12_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 397)  (627 397)  routing T_12_24.lc_trk_g3_7 <X> T_12_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 397)  (628 397)  routing T_12_24.lc_trk_g3_7 <X> T_12_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 397)  (629 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 397)  (630 397)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_6/in_1
 (37 13)  (637 397)  (637 397)  LC_6 Logic Functioning bit
 (39 13)  (639 397)  (639 397)  LC_6 Logic Functioning bit
 (40 13)  (640 397)  (640 397)  LC_6 Logic Functioning bit
 (41 13)  (641 397)  (641 397)  LC_6 Logic Functioning bit
 (42 13)  (642 397)  (642 397)  LC_6 Logic Functioning bit
 (43 13)  (643 397)  (643 397)  LC_6 Logic Functioning bit
 (14 14)  (614 398)  (614 398)  routing T_12_24.bnl_op_4 <X> T_12_24.lc_trk_g3_4
 (22 14)  (622 398)  (622 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (625 398)  (625 398)  routing T_12_24.sp4_h_r_38 <X> T_12_24.lc_trk_g3_6
 (32 14)  (632 398)  (632 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 398)  (633 398)  routing T_12_24.lc_trk_g2_2 <X> T_12_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 398)  (636 398)  LC_7 Logic Functioning bit
 (38 14)  (638 398)  (638 398)  LC_7 Logic Functioning bit
 (42 14)  (642 398)  (642 398)  LC_7 Logic Functioning bit
 (43 14)  (643 398)  (643 398)  LC_7 Logic Functioning bit
 (50 14)  (650 398)  (650 398)  Cascade bit: LH_LC07_inmux02_5

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (614 399)  (614 399)  routing T_12_24.bnl_op_4 <X> T_12_24.lc_trk_g3_4
 (17 15)  (617 399)  (617 399)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (21 15)  (621 399)  (621 399)  routing T_12_24.sp4_r_v_b_47 <X> T_12_24.lc_trk_g3_7
 (22 15)  (622 399)  (622 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (623 399)  (623 399)  routing T_12_24.sp4_h_r_38 <X> T_12_24.lc_trk_g3_6
 (24 15)  (624 399)  (624 399)  routing T_12_24.sp4_h_r_38 <X> T_12_24.lc_trk_g3_6
 (26 15)  (626 399)  (626 399)  routing T_12_24.lc_trk_g1_2 <X> T_12_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 399)  (627 399)  routing T_12_24.lc_trk_g1_2 <X> T_12_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 399)  (629 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 399)  (631 399)  routing T_12_24.lc_trk_g2_2 <X> T_12_24.wire_logic_cluster/lc_7/in_3
 (37 15)  (637 399)  (637 399)  LC_7 Logic Functioning bit
 (39 15)  (639 399)  (639 399)  LC_7 Logic Functioning bit
 (42 15)  (642 399)  (642 399)  LC_7 Logic Functioning bit
 (43 15)  (643 399)  (643 399)  LC_7 Logic Functioning bit


LogicTile_13_24

 (8 1)  (662 385)  (662 385)  routing T_13_24.sp4_h_l_42 <X> T_13_24.sp4_v_b_1
 (9 1)  (663 385)  (663 385)  routing T_13_24.sp4_h_l_42 <X> T_13_24.sp4_v_b_1
 (10 1)  (664 385)  (664 385)  routing T_13_24.sp4_h_l_42 <X> T_13_24.sp4_v_b_1
 (8 9)  (662 393)  (662 393)  routing T_13_24.sp4_h_l_42 <X> T_13_24.sp4_v_b_7
 (9 9)  (663 393)  (663 393)  routing T_13_24.sp4_h_l_42 <X> T_13_24.sp4_v_b_7
 (21 10)  (675 394)  (675 394)  routing T_13_24.sp4_h_r_39 <X> T_13_24.lc_trk_g2_7
 (22 10)  (676 394)  (676 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (677 394)  (677 394)  routing T_13_24.sp4_h_r_39 <X> T_13_24.lc_trk_g2_7
 (24 10)  (678 394)  (678 394)  routing T_13_24.sp4_h_r_39 <X> T_13_24.lc_trk_g2_7
 (22 14)  (676 398)  (676 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (677 398)  (677 398)  routing T_13_24.sp4_v_b_47 <X> T_13_24.lc_trk_g3_7
 (24 14)  (678 398)  (678 398)  routing T_13_24.sp4_v_b_47 <X> T_13_24.lc_trk_g3_7
 (26 14)  (680 398)  (680 398)  routing T_13_24.lc_trk_g2_7 <X> T_13_24.wire_logic_cluster/lc_7/in_0
 (31 14)  (685 398)  (685 398)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 398)  (686 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 398)  (687 398)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 398)  (688 398)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_7/in_3
 (37 14)  (691 398)  (691 398)  LC_7 Logic Functioning bit
 (39 14)  (693 398)  (693 398)  LC_7 Logic Functioning bit
 (41 14)  (695 398)  (695 398)  LC_7 Logic Functioning bit
 (43 14)  (697 398)  (697 398)  LC_7 Logic Functioning bit
 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6

 (26 15)  (680 399)  (680 399)  routing T_13_24.lc_trk_g2_7 <X> T_13_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 399)  (682 399)  routing T_13_24.lc_trk_g2_7 <X> T_13_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 399)  (683 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 399)  (685 399)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 399)  (690 399)  LC_7 Logic Functioning bit
 (38 15)  (692 399)  (692 399)  LC_7 Logic Functioning bit
 (40 15)  (694 399)  (694 399)  LC_7 Logic Functioning bit
 (42 15)  (696 399)  (696 399)  LC_7 Logic Functioning bit
 (47 15)  (701 399)  (701 399)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_14_24

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24



LogicTile_16_24

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24

 (0 2)  (928 386)  (928 386)  routing T_18_24.glb_netwk_6 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (1 2)  (929 386)  (929 386)  routing T_18_24.glb_netwk_6 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (2 2)  (930 386)  (930 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (942 386)  (942 386)  routing T_18_24.bnr_op_4 <X> T_18_24.lc_trk_g0_4
 (14 3)  (942 387)  (942 387)  routing T_18_24.bnr_op_4 <X> T_18_24.lc_trk_g0_4
 (17 3)  (945 387)  (945 387)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (950 387)  (950 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (951 387)  (951 387)  routing T_18_24.sp4_h_r_6 <X> T_18_24.lc_trk_g0_6
 (24 3)  (952 387)  (952 387)  routing T_18_24.sp4_h_r_6 <X> T_18_24.lc_trk_g0_6
 (25 3)  (953 387)  (953 387)  routing T_18_24.sp4_h_r_6 <X> T_18_24.lc_trk_g0_6
 (22 4)  (950 388)  (950 388)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (952 388)  (952 388)  routing T_18_24.top_op_3 <X> T_18_24.lc_trk_g1_3
 (27 4)  (955 388)  (955 388)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 388)  (957 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 388)  (958 388)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 388)  (960 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 388)  (961 388)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 388)  (964 388)  LC_2 Logic Functioning bit
 (37 4)  (965 388)  (965 388)  LC_2 Logic Functioning bit
 (38 4)  (966 388)  (966 388)  LC_2 Logic Functioning bit
 (43 4)  (971 388)  (971 388)  LC_2 Logic Functioning bit
 (45 4)  (973 388)  (973 388)  LC_2 Logic Functioning bit
 (46 4)  (974 388)  (974 388)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (21 5)  (949 389)  (949 389)  routing T_18_24.top_op_3 <X> T_18_24.lc_trk_g1_3
 (27 5)  (955 389)  (955 389)  routing T_18_24.lc_trk_g3_1 <X> T_18_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 389)  (956 389)  routing T_18_24.lc_trk_g3_1 <X> T_18_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 389)  (957 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 389)  (958 389)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 389)  (959 389)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 389)  (960 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (962 389)  (962 389)  routing T_18_24.lc_trk_g1_3 <X> T_18_24.input_2_2
 (35 5)  (963 389)  (963 389)  routing T_18_24.lc_trk_g1_3 <X> T_18_24.input_2_2
 (37 5)  (965 389)  (965 389)  LC_2 Logic Functioning bit
 (40 5)  (968 389)  (968 389)  LC_2 Logic Functioning bit
 (42 5)  (970 389)  (970 389)  LC_2 Logic Functioning bit
 (43 5)  (971 389)  (971 389)  LC_2 Logic Functioning bit
 (51 5)  (979 389)  (979 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (25 6)  (953 390)  (953 390)  routing T_18_24.sp4_h_r_14 <X> T_18_24.lc_trk_g1_6
 (29 6)  (957 390)  (957 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 390)  (958 390)  routing T_18_24.lc_trk_g0_6 <X> T_18_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 390)  (960 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 390)  (961 390)  routing T_18_24.lc_trk_g2_0 <X> T_18_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 390)  (963 390)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.input_2_3
 (36 6)  (964 390)  (964 390)  LC_3 Logic Functioning bit
 (38 6)  (966 390)  (966 390)  LC_3 Logic Functioning bit
 (39 6)  (967 390)  (967 390)  LC_3 Logic Functioning bit
 (41 6)  (969 390)  (969 390)  LC_3 Logic Functioning bit
 (45 6)  (973 390)  (973 390)  LC_3 Logic Functioning bit
 (46 6)  (974 390)  (974 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (950 391)  (950 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (951 391)  (951 391)  routing T_18_24.sp4_h_r_14 <X> T_18_24.lc_trk_g1_6
 (24 7)  (952 391)  (952 391)  routing T_18_24.sp4_h_r_14 <X> T_18_24.lc_trk_g1_6
 (26 7)  (954 391)  (954 391)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 391)  (956 391)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 391)  (957 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 391)  (958 391)  routing T_18_24.lc_trk_g0_6 <X> T_18_24.wire_logic_cluster/lc_3/in_1
 (32 7)  (960 391)  (960 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (962 391)  (962 391)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.input_2_3
 (35 7)  (963 391)  (963 391)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.input_2_3
 (36 7)  (964 391)  (964 391)  LC_3 Logic Functioning bit
 (37 7)  (965 391)  (965 391)  LC_3 Logic Functioning bit
 (38 7)  (966 391)  (966 391)  LC_3 Logic Functioning bit
 (43 7)  (971 391)  (971 391)  LC_3 Logic Functioning bit
 (14 8)  (942 392)  (942 392)  routing T_18_24.rgt_op_0 <X> T_18_24.lc_trk_g2_0
 (22 8)  (950 392)  (950 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (954 392)  (954 392)  routing T_18_24.lc_trk_g0_4 <X> T_18_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 392)  (955 392)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 392)  (957 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 392)  (958 392)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 392)  (960 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 392)  (961 392)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 392)  (963 392)  routing T_18_24.lc_trk_g2_6 <X> T_18_24.input_2_4
 (36 8)  (964 392)  (964 392)  LC_4 Logic Functioning bit
 (37 8)  (965 392)  (965 392)  LC_4 Logic Functioning bit
 (38 8)  (966 392)  (966 392)  LC_4 Logic Functioning bit
 (43 8)  (971 392)  (971 392)  LC_4 Logic Functioning bit
 (45 8)  (973 392)  (973 392)  LC_4 Logic Functioning bit
 (15 9)  (943 393)  (943 393)  routing T_18_24.rgt_op_0 <X> T_18_24.lc_trk_g2_0
 (17 9)  (945 393)  (945 393)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (29 9)  (957 393)  (957 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 393)  (958 393)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 393)  (959 393)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 393)  (960 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (961 393)  (961 393)  routing T_18_24.lc_trk_g2_6 <X> T_18_24.input_2_4
 (35 9)  (963 393)  (963 393)  routing T_18_24.lc_trk_g2_6 <X> T_18_24.input_2_4
 (37 9)  (965 393)  (965 393)  LC_4 Logic Functioning bit
 (40 9)  (968 393)  (968 393)  LC_4 Logic Functioning bit
 (42 9)  (970 393)  (970 393)  LC_4 Logic Functioning bit
 (43 9)  (971 393)  (971 393)  LC_4 Logic Functioning bit
 (46 9)  (974 393)  (974 393)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (22 11)  (950 395)  (950 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (8 12)  (936 396)  (936 396)  routing T_18_24.sp4_v_b_10 <X> T_18_24.sp4_h_r_10
 (9 12)  (937 396)  (937 396)  routing T_18_24.sp4_v_b_10 <X> T_18_24.sp4_h_r_10
 (15 12)  (943 396)  (943 396)  routing T_18_24.rgt_op_1 <X> T_18_24.lc_trk_g3_1
 (17 12)  (945 396)  (945 396)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (946 396)  (946 396)  routing T_18_24.rgt_op_1 <X> T_18_24.lc_trk_g3_1
 (7 13)  (935 397)  (935 397)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (928 398)  (928 398)  routing T_18_24.glb_netwk_4 <X> T_18_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 398)  (929 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_24

 (15 0)  (997 384)  (997 384)  routing T_19_24.top_op_1 <X> T_19_24.lc_trk_g0_1
 (17 0)  (999 384)  (999 384)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (1003 384)  (1003 384)  routing T_19_24.lft_op_3 <X> T_19_24.lc_trk_g0_3
 (22 0)  (1004 384)  (1004 384)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1006 384)  (1006 384)  routing T_19_24.lft_op_3 <X> T_19_24.lc_trk_g0_3
 (29 0)  (1011 384)  (1011 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 384)  (1014 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 384)  (1018 384)  LC_0 Logic Functioning bit
 (37 0)  (1019 384)  (1019 384)  LC_0 Logic Functioning bit
 (38 0)  (1020 384)  (1020 384)  LC_0 Logic Functioning bit
 (39 0)  (1021 384)  (1021 384)  LC_0 Logic Functioning bit
 (44 0)  (1026 384)  (1026 384)  LC_0 Logic Functioning bit
 (18 1)  (1000 385)  (1000 385)  routing T_19_24.top_op_1 <X> T_19_24.lc_trk_g0_1
 (30 1)  (1012 385)  (1012 385)  routing T_19_24.lc_trk_g0_3 <X> T_19_24.wire_logic_cluster/lc_0/in_1
 (40 1)  (1022 385)  (1022 385)  LC_0 Logic Functioning bit
 (41 1)  (1023 385)  (1023 385)  LC_0 Logic Functioning bit
 (42 1)  (1024 385)  (1024 385)  LC_0 Logic Functioning bit
 (43 1)  (1025 385)  (1025 385)  LC_0 Logic Functioning bit
 (49 1)  (1031 385)  (1031 385)  Carry_In_Mux bit 

 (14 2)  (996 386)  (996 386)  routing T_19_24.bnr_op_4 <X> T_19_24.lc_trk_g0_4
 (27 2)  (1009 386)  (1009 386)  routing T_19_24.lc_trk_g3_1 <X> T_19_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 386)  (1010 386)  routing T_19_24.lc_trk_g3_1 <X> T_19_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 386)  (1011 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 386)  (1014 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 386)  (1018 386)  LC_1 Logic Functioning bit
 (37 2)  (1019 386)  (1019 386)  LC_1 Logic Functioning bit
 (38 2)  (1020 386)  (1020 386)  LC_1 Logic Functioning bit
 (39 2)  (1021 386)  (1021 386)  LC_1 Logic Functioning bit
 (44 2)  (1026 386)  (1026 386)  LC_1 Logic Functioning bit
 (14 3)  (996 387)  (996 387)  routing T_19_24.bnr_op_4 <X> T_19_24.lc_trk_g0_4
 (17 3)  (999 387)  (999 387)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (40 3)  (1022 387)  (1022 387)  LC_1 Logic Functioning bit
 (41 3)  (1023 387)  (1023 387)  LC_1 Logic Functioning bit
 (42 3)  (1024 387)  (1024 387)  LC_1 Logic Functioning bit
 (43 3)  (1025 387)  (1025 387)  LC_1 Logic Functioning bit
 (29 4)  (1011 388)  (1011 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 388)  (1014 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 388)  (1018 388)  LC_2 Logic Functioning bit
 (37 4)  (1019 388)  (1019 388)  LC_2 Logic Functioning bit
 (38 4)  (1020 388)  (1020 388)  LC_2 Logic Functioning bit
 (39 4)  (1021 388)  (1021 388)  LC_2 Logic Functioning bit
 (44 4)  (1026 388)  (1026 388)  LC_2 Logic Functioning bit
 (40 5)  (1022 389)  (1022 389)  LC_2 Logic Functioning bit
 (41 5)  (1023 389)  (1023 389)  LC_2 Logic Functioning bit
 (42 5)  (1024 389)  (1024 389)  LC_2 Logic Functioning bit
 (43 5)  (1025 389)  (1025 389)  LC_2 Logic Functioning bit
 (21 6)  (1003 390)  (1003 390)  routing T_19_24.sp4_h_l_10 <X> T_19_24.lc_trk_g1_7
 (22 6)  (1004 390)  (1004 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1005 390)  (1005 390)  routing T_19_24.sp4_h_l_10 <X> T_19_24.lc_trk_g1_7
 (24 6)  (1006 390)  (1006 390)  routing T_19_24.sp4_h_l_10 <X> T_19_24.lc_trk_g1_7
 (29 6)  (1011 390)  (1011 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 390)  (1012 390)  routing T_19_24.lc_trk_g0_4 <X> T_19_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 390)  (1014 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 390)  (1018 390)  LC_3 Logic Functioning bit
 (37 6)  (1019 390)  (1019 390)  LC_3 Logic Functioning bit
 (38 6)  (1020 390)  (1020 390)  LC_3 Logic Functioning bit
 (39 6)  (1021 390)  (1021 390)  LC_3 Logic Functioning bit
 (44 6)  (1026 390)  (1026 390)  LC_3 Logic Functioning bit
 (14 7)  (996 391)  (996 391)  routing T_19_24.top_op_4 <X> T_19_24.lc_trk_g1_4
 (15 7)  (997 391)  (997 391)  routing T_19_24.top_op_4 <X> T_19_24.lc_trk_g1_4
 (17 7)  (999 391)  (999 391)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (1003 391)  (1003 391)  routing T_19_24.sp4_h_l_10 <X> T_19_24.lc_trk_g1_7
 (22 7)  (1004 391)  (1004 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1005 391)  (1005 391)  routing T_19_24.sp4_h_r_6 <X> T_19_24.lc_trk_g1_6
 (24 7)  (1006 391)  (1006 391)  routing T_19_24.sp4_h_r_6 <X> T_19_24.lc_trk_g1_6
 (25 7)  (1007 391)  (1007 391)  routing T_19_24.sp4_h_r_6 <X> T_19_24.lc_trk_g1_6
 (40 7)  (1022 391)  (1022 391)  LC_3 Logic Functioning bit
 (41 7)  (1023 391)  (1023 391)  LC_3 Logic Functioning bit
 (42 7)  (1024 391)  (1024 391)  LC_3 Logic Functioning bit
 (43 7)  (1025 391)  (1025 391)  LC_3 Logic Functioning bit
 (22 8)  (1004 392)  (1004 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1005 392)  (1005 392)  routing T_19_24.sp4_h_r_27 <X> T_19_24.lc_trk_g2_3
 (24 8)  (1006 392)  (1006 392)  routing T_19_24.sp4_h_r_27 <X> T_19_24.lc_trk_g2_3
 (27 8)  (1009 392)  (1009 392)  routing T_19_24.lc_trk_g3_6 <X> T_19_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 392)  (1010 392)  routing T_19_24.lc_trk_g3_6 <X> T_19_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 392)  (1011 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 392)  (1012 392)  routing T_19_24.lc_trk_g3_6 <X> T_19_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 392)  (1014 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 392)  (1018 392)  LC_4 Logic Functioning bit
 (37 8)  (1019 392)  (1019 392)  LC_4 Logic Functioning bit
 (38 8)  (1020 392)  (1020 392)  LC_4 Logic Functioning bit
 (39 8)  (1021 392)  (1021 392)  LC_4 Logic Functioning bit
 (44 8)  (1026 392)  (1026 392)  LC_4 Logic Functioning bit
 (52 8)  (1034 392)  (1034 392)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (21 9)  (1003 393)  (1003 393)  routing T_19_24.sp4_h_r_27 <X> T_19_24.lc_trk_g2_3
 (30 9)  (1012 393)  (1012 393)  routing T_19_24.lc_trk_g3_6 <X> T_19_24.wire_logic_cluster/lc_4/in_1
 (40 9)  (1022 393)  (1022 393)  LC_4 Logic Functioning bit
 (41 9)  (1023 393)  (1023 393)  LC_4 Logic Functioning bit
 (42 9)  (1024 393)  (1024 393)  LC_4 Logic Functioning bit
 (43 9)  (1025 393)  (1025 393)  LC_4 Logic Functioning bit
 (4 10)  (986 394)  (986 394)  routing T_19_24.sp4_h_r_6 <X> T_19_24.sp4_v_t_43
 (26 10)  (1008 394)  (1008 394)  routing T_19_24.lc_trk_g1_4 <X> T_19_24.wire_logic_cluster/lc_5/in_0
 (32 10)  (1014 394)  (1014 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (1019 394)  (1019 394)  LC_5 Logic Functioning bit
 (39 10)  (1021 394)  (1021 394)  LC_5 Logic Functioning bit
 (41 10)  (1023 394)  (1023 394)  LC_5 Logic Functioning bit
 (43 10)  (1025 394)  (1025 394)  LC_5 Logic Functioning bit
 (5 11)  (987 395)  (987 395)  routing T_19_24.sp4_h_r_6 <X> T_19_24.sp4_v_t_43
 (27 11)  (1009 395)  (1009 395)  routing T_19_24.lc_trk_g1_4 <X> T_19_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 395)  (1011 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (1018 395)  (1018 395)  LC_5 Logic Functioning bit
 (38 11)  (1020 395)  (1020 395)  LC_5 Logic Functioning bit
 (40 11)  (1022 395)  (1022 395)  LC_5 Logic Functioning bit
 (42 11)  (1024 395)  (1024 395)  LC_5 Logic Functioning bit
 (11 12)  (993 396)  (993 396)  routing T_19_24.sp4_h_r_6 <X> T_19_24.sp4_v_b_11
 (15 12)  (997 396)  (997 396)  routing T_19_24.sp4_h_r_33 <X> T_19_24.lc_trk_g3_1
 (16 12)  (998 396)  (998 396)  routing T_19_24.sp4_h_r_33 <X> T_19_24.lc_trk_g3_1
 (17 12)  (999 396)  (999 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1000 396)  (1000 396)  routing T_19_24.sp4_h_r_33 <X> T_19_24.lc_trk_g3_1
 (26 12)  (1008 396)  (1008 396)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_6/in_0
 (28 12)  (1010 396)  (1010 396)  routing T_19_24.lc_trk_g2_3 <X> T_19_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 396)  (1011 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 396)  (1013 396)  routing T_19_24.lc_trk_g1_6 <X> T_19_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 396)  (1014 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 396)  (1016 396)  routing T_19_24.lc_trk_g1_6 <X> T_19_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 396)  (1018 396)  LC_6 Logic Functioning bit
 (37 12)  (1019 396)  (1019 396)  LC_6 Logic Functioning bit
 (38 12)  (1020 396)  (1020 396)  LC_6 Logic Functioning bit
 (39 12)  (1021 396)  (1021 396)  LC_6 Logic Functioning bit
 (41 12)  (1023 396)  (1023 396)  LC_6 Logic Functioning bit
 (43 12)  (1025 396)  (1025 396)  LC_6 Logic Functioning bit
 (7 13)  (989 397)  (989 397)  Column buffer control bit: LH_colbuf_cntl_4

 (26 13)  (1008 397)  (1008 397)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 397)  (1009 397)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 397)  (1011 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 397)  (1012 397)  routing T_19_24.lc_trk_g2_3 <X> T_19_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 397)  (1013 397)  routing T_19_24.lc_trk_g1_6 <X> T_19_24.wire_logic_cluster/lc_6/in_3
 (37 13)  (1019 397)  (1019 397)  LC_6 Logic Functioning bit
 (39 13)  (1021 397)  (1021 397)  LC_6 Logic Functioning bit
 (41 13)  (1023 397)  (1023 397)  LC_6 Logic Functioning bit
 (43 13)  (1025 397)  (1025 397)  LC_6 Logic Functioning bit
 (7 15)  (989 399)  (989 399)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (1004 399)  (1004 399)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (1005 399)  (1005 399)  routing T_19_24.sp12_v_b_14 <X> T_19_24.lc_trk_g3_6


LogicTile_20_24

 (27 0)  (1063 384)  (1063 384)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 384)  (1064 384)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 384)  (1065 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 384)  (1067 384)  routing T_20_24.lc_trk_g2_7 <X> T_20_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 384)  (1068 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 384)  (1069 384)  routing T_20_24.lc_trk_g2_7 <X> T_20_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 384)  (1071 384)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.input_2_0
 (36 0)  (1072 384)  (1072 384)  LC_0 Logic Functioning bit
 (38 0)  (1074 384)  (1074 384)  LC_0 Logic Functioning bit
 (43 0)  (1079 384)  (1079 384)  LC_0 Logic Functioning bit
 (27 1)  (1063 385)  (1063 385)  routing T_20_24.lc_trk_g1_1 <X> T_20_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 385)  (1065 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 385)  (1066 385)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 385)  (1067 385)  routing T_20_24.lc_trk_g2_7 <X> T_20_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 385)  (1068 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1069 385)  (1069 385)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.input_2_0
 (34 1)  (1070 385)  (1070 385)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.input_2_0
 (35 1)  (1071 385)  (1071 385)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.input_2_0
 (37 1)  (1073 385)  (1073 385)  LC_0 Logic Functioning bit
 (39 1)  (1075 385)  (1075 385)  LC_0 Logic Functioning bit
 (40 1)  (1076 385)  (1076 385)  LC_0 Logic Functioning bit
 (42 1)  (1078 385)  (1078 385)  LC_0 Logic Functioning bit
 (43 1)  (1079 385)  (1079 385)  LC_0 Logic Functioning bit
 (15 4)  (1051 388)  (1051 388)  routing T_20_24.bot_op_1 <X> T_20_24.lc_trk_g1_1
 (17 4)  (1053 388)  (1053 388)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 6)  (1058 390)  (1058 390)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1060 390)  (1060 390)  routing T_20_24.bot_op_7 <X> T_20_24.lc_trk_g1_7
 (25 8)  (1061 392)  (1061 392)  routing T_20_24.sp4_h_r_34 <X> T_20_24.lc_trk_g2_2
 (22 9)  (1058 393)  (1058 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1059 393)  (1059 393)  routing T_20_24.sp4_h_r_34 <X> T_20_24.lc_trk_g2_2
 (24 9)  (1060 393)  (1060 393)  routing T_20_24.sp4_h_r_34 <X> T_20_24.lc_trk_g2_2
 (14 10)  (1050 394)  (1050 394)  routing T_20_24.sp4_v_b_36 <X> T_20_24.lc_trk_g2_4
 (21 10)  (1057 394)  (1057 394)  routing T_20_24.rgt_op_7 <X> T_20_24.lc_trk_g2_7
 (22 10)  (1058 394)  (1058 394)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1060 394)  (1060 394)  routing T_20_24.rgt_op_7 <X> T_20_24.lc_trk_g2_7
 (25 10)  (1061 394)  (1061 394)  routing T_20_24.sp4_h_r_46 <X> T_20_24.lc_trk_g2_6
 (14 11)  (1050 395)  (1050 395)  routing T_20_24.sp4_v_b_36 <X> T_20_24.lc_trk_g2_4
 (16 11)  (1052 395)  (1052 395)  routing T_20_24.sp4_v_b_36 <X> T_20_24.lc_trk_g2_4
 (17 11)  (1053 395)  (1053 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (1058 395)  (1058 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1059 395)  (1059 395)  routing T_20_24.sp4_h_r_46 <X> T_20_24.lc_trk_g2_6
 (24 11)  (1060 395)  (1060 395)  routing T_20_24.sp4_h_r_46 <X> T_20_24.lc_trk_g2_6
 (25 11)  (1061 395)  (1061 395)  routing T_20_24.sp4_h_r_46 <X> T_20_24.lc_trk_g2_6
 (25 12)  (1061 396)  (1061 396)  routing T_20_24.sp4_h_r_34 <X> T_20_24.lc_trk_g3_2
 (26 12)  (1062 396)  (1062 396)  routing T_20_24.lc_trk_g1_7 <X> T_20_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 396)  (1063 396)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 396)  (1064 396)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 396)  (1065 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 396)  (1067 396)  routing T_20_24.lc_trk_g2_7 <X> T_20_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 396)  (1068 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 396)  (1069 396)  routing T_20_24.lc_trk_g2_7 <X> T_20_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 396)  (1071 396)  routing T_20_24.lc_trk_g2_4 <X> T_20_24.input_2_6
 (36 12)  (1072 396)  (1072 396)  LC_6 Logic Functioning bit
 (38 12)  (1074 396)  (1074 396)  LC_6 Logic Functioning bit
 (43 12)  (1079 396)  (1079 396)  LC_6 Logic Functioning bit
 (7 13)  (1043 397)  (1043 397)  Column buffer control bit: LH_colbuf_cntl_4

 (15 13)  (1051 397)  (1051 397)  routing T_20_24.sp4_v_t_29 <X> T_20_24.lc_trk_g3_0
 (16 13)  (1052 397)  (1052 397)  routing T_20_24.sp4_v_t_29 <X> T_20_24.lc_trk_g3_0
 (17 13)  (1053 397)  (1053 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (1058 397)  (1058 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1059 397)  (1059 397)  routing T_20_24.sp4_h_r_34 <X> T_20_24.lc_trk_g3_2
 (24 13)  (1060 397)  (1060 397)  routing T_20_24.sp4_h_r_34 <X> T_20_24.lc_trk_g3_2
 (26 13)  (1062 397)  (1062 397)  routing T_20_24.lc_trk_g1_7 <X> T_20_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 397)  (1063 397)  routing T_20_24.lc_trk_g1_7 <X> T_20_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 397)  (1065 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 397)  (1066 397)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 397)  (1067 397)  routing T_20_24.lc_trk_g2_7 <X> T_20_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 397)  (1068 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (1069 397)  (1069 397)  routing T_20_24.lc_trk_g2_4 <X> T_20_24.input_2_6
 (37 13)  (1073 397)  (1073 397)  LC_6 Logic Functioning bit
 (39 13)  (1075 397)  (1075 397)  LC_6 Logic Functioning bit
 (40 13)  (1076 397)  (1076 397)  LC_6 Logic Functioning bit
 (42 13)  (1078 397)  (1078 397)  LC_6 Logic Functioning bit
 (43 13)  (1079 397)  (1079 397)  LC_6 Logic Functioning bit
 (22 14)  (1058 398)  (1058 398)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (1059 398)  (1059 398)  routing T_20_24.sp12_v_b_23 <X> T_20_24.lc_trk_g3_7
 (26 14)  (1062 398)  (1062 398)  routing T_20_24.lc_trk_g2_7 <X> T_20_24.wire_logic_cluster/lc_7/in_0
 (28 14)  (1064 398)  (1064 398)  routing T_20_24.lc_trk_g2_6 <X> T_20_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 398)  (1065 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 398)  (1066 398)  routing T_20_24.lc_trk_g2_6 <X> T_20_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 398)  (1068 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 398)  (1069 398)  routing T_20_24.lc_trk_g2_2 <X> T_20_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 398)  (1072 398)  LC_7 Logic Functioning bit
 (41 14)  (1077 398)  (1077 398)  LC_7 Logic Functioning bit
 (43 14)  (1079 398)  (1079 398)  LC_7 Logic Functioning bit
 (46 14)  (1082 398)  (1082 398)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (7 15)  (1043 399)  (1043 399)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (1057 399)  (1057 399)  routing T_20_24.sp12_v_b_23 <X> T_20_24.lc_trk_g3_7
 (26 15)  (1062 399)  (1062 399)  routing T_20_24.lc_trk_g2_7 <X> T_20_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 399)  (1064 399)  routing T_20_24.lc_trk_g2_7 <X> T_20_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 399)  (1065 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 399)  (1066 399)  routing T_20_24.lc_trk_g2_6 <X> T_20_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 399)  (1067 399)  routing T_20_24.lc_trk_g2_2 <X> T_20_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 399)  (1068 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (1069 399)  (1069 399)  routing T_20_24.lc_trk_g3_0 <X> T_20_24.input_2_7
 (34 15)  (1070 399)  (1070 399)  routing T_20_24.lc_trk_g3_0 <X> T_20_24.input_2_7
 (36 15)  (1072 399)  (1072 399)  LC_7 Logic Functioning bit
 (37 15)  (1073 399)  (1073 399)  LC_7 Logic Functioning bit
 (38 15)  (1074 399)  (1074 399)  LC_7 Logic Functioning bit
 (41 15)  (1077 399)  (1077 399)  LC_7 Logic Functioning bit
 (43 15)  (1079 399)  (1079 399)  LC_7 Logic Functioning bit


LogicTile_21_24

 (25 0)  (1115 384)  (1115 384)  routing T_21_24.wire_logic_cluster/lc_2/out <X> T_21_24.lc_trk_g0_2
 (22 1)  (1112 385)  (1112 385)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (1090 386)  (1090 386)  routing T_21_24.glb_netwk_6 <X> T_21_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 386)  (1091 386)  routing T_21_24.glb_netwk_6 <X> T_21_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 386)  (1092 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (1101 386)  (1101 386)  routing T_21_24.sp4_h_l_44 <X> T_21_24.sp4_v_t_39
 (14 4)  (1104 388)  (1104 388)  routing T_21_24.sp4_h_l_5 <X> T_21_24.lc_trk_g1_0
 (21 4)  (1111 388)  (1111 388)  routing T_21_24.wire_logic_cluster/lc_3/out <X> T_21_24.lc_trk_g1_3
 (22 4)  (1112 388)  (1112 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1115 388)  (1115 388)  routing T_21_24.sp4_v_b_10 <X> T_21_24.lc_trk_g1_2
 (32 4)  (1122 388)  (1122 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 388)  (1124 388)  routing T_21_24.lc_trk_g1_2 <X> T_21_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 388)  (1126 388)  LC_2 Logic Functioning bit
 (37 4)  (1127 388)  (1127 388)  LC_2 Logic Functioning bit
 (38 4)  (1128 388)  (1128 388)  LC_2 Logic Functioning bit
 (39 4)  (1129 388)  (1129 388)  LC_2 Logic Functioning bit
 (45 4)  (1135 388)  (1135 388)  LC_2 Logic Functioning bit
 (14 5)  (1104 389)  (1104 389)  routing T_21_24.sp4_h_l_5 <X> T_21_24.lc_trk_g1_0
 (15 5)  (1105 389)  (1105 389)  routing T_21_24.sp4_h_l_5 <X> T_21_24.lc_trk_g1_0
 (16 5)  (1106 389)  (1106 389)  routing T_21_24.sp4_h_l_5 <X> T_21_24.lc_trk_g1_0
 (17 5)  (1107 389)  (1107 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (1112 389)  (1112 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1113 389)  (1113 389)  routing T_21_24.sp4_v_b_10 <X> T_21_24.lc_trk_g1_2
 (25 5)  (1115 389)  (1115 389)  routing T_21_24.sp4_v_b_10 <X> T_21_24.lc_trk_g1_2
 (31 5)  (1121 389)  (1121 389)  routing T_21_24.lc_trk_g1_2 <X> T_21_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (1126 389)  (1126 389)  LC_2 Logic Functioning bit
 (37 5)  (1127 389)  (1127 389)  LC_2 Logic Functioning bit
 (38 5)  (1128 389)  (1128 389)  LC_2 Logic Functioning bit
 (39 5)  (1129 389)  (1129 389)  LC_2 Logic Functioning bit
 (5 6)  (1095 390)  (1095 390)  routing T_21_24.sp4_v_t_44 <X> T_21_24.sp4_h_l_38
 (21 6)  (1111 390)  (1111 390)  routing T_21_24.wire_logic_cluster/lc_7/out <X> T_21_24.lc_trk_g1_7
 (22 6)  (1112 390)  (1112 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (32 6)  (1122 390)  (1122 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 390)  (1126 390)  LC_3 Logic Functioning bit
 (37 6)  (1127 390)  (1127 390)  LC_3 Logic Functioning bit
 (38 6)  (1128 390)  (1128 390)  LC_3 Logic Functioning bit
 (39 6)  (1129 390)  (1129 390)  LC_3 Logic Functioning bit
 (45 6)  (1135 390)  (1135 390)  LC_3 Logic Functioning bit
 (4 7)  (1094 391)  (1094 391)  routing T_21_24.sp4_v_t_44 <X> T_21_24.sp4_h_l_38
 (6 7)  (1096 391)  (1096 391)  routing T_21_24.sp4_v_t_44 <X> T_21_24.sp4_h_l_38
 (10 7)  (1100 391)  (1100 391)  routing T_21_24.sp4_h_l_46 <X> T_21_24.sp4_v_t_41
 (22 7)  (1112 391)  (1112 391)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1114 391)  (1114 391)  routing T_21_24.top_op_6 <X> T_21_24.lc_trk_g1_6
 (25 7)  (1115 391)  (1115 391)  routing T_21_24.top_op_6 <X> T_21_24.lc_trk_g1_6
 (31 7)  (1121 391)  (1121 391)  routing T_21_24.lc_trk_g0_2 <X> T_21_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (1126 391)  (1126 391)  LC_3 Logic Functioning bit
 (37 7)  (1127 391)  (1127 391)  LC_3 Logic Functioning bit
 (38 7)  (1128 391)  (1128 391)  LC_3 Logic Functioning bit
 (39 7)  (1129 391)  (1129 391)  LC_3 Logic Functioning bit
 (25 8)  (1115 392)  (1115 392)  routing T_21_24.rgt_op_2 <X> T_21_24.lc_trk_g2_2
 (22 9)  (1112 393)  (1112 393)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1114 393)  (1114 393)  routing T_21_24.rgt_op_2 <X> T_21_24.lc_trk_g2_2
 (28 10)  (1118 394)  (1118 394)  routing T_21_24.lc_trk_g2_2 <X> T_21_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 394)  (1119 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 394)  (1122 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 394)  (1124 394)  routing T_21_24.lc_trk_g1_3 <X> T_21_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 394)  (1126 394)  LC_5 Logic Functioning bit
 (38 10)  (1128 394)  (1128 394)  LC_5 Logic Functioning bit
 (22 11)  (1112 395)  (1112 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (1117 395)  (1117 395)  routing T_21_24.lc_trk_g1_0 <X> T_21_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 395)  (1119 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 395)  (1120 395)  routing T_21_24.lc_trk_g2_2 <X> T_21_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (1121 395)  (1121 395)  routing T_21_24.lc_trk_g1_3 <X> T_21_24.wire_logic_cluster/lc_5/in_3
 (4 12)  (1094 396)  (1094 396)  routing T_21_24.sp4_v_t_44 <X> T_21_24.sp4_v_b_9
 (26 12)  (1116 396)  (1116 396)  routing T_21_24.lc_trk_g2_6 <X> T_21_24.wire_logic_cluster/lc_6/in_0
 (31 12)  (1121 396)  (1121 396)  routing T_21_24.lc_trk_g1_6 <X> T_21_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 396)  (1122 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 396)  (1124 396)  routing T_21_24.lc_trk_g1_6 <X> T_21_24.wire_logic_cluster/lc_6/in_3
 (42 12)  (1132 396)  (1132 396)  LC_6 Logic Functioning bit
 (50 12)  (1140 396)  (1140 396)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (1112 397)  (1112 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (1116 397)  (1116 397)  routing T_21_24.lc_trk_g2_6 <X> T_21_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 397)  (1118 397)  routing T_21_24.lc_trk_g2_6 <X> T_21_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 397)  (1119 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 397)  (1121 397)  routing T_21_24.lc_trk_g1_6 <X> T_21_24.wire_logic_cluster/lc_6/in_3
 (43 13)  (1133 397)  (1133 397)  LC_6 Logic Functioning bit
 (21 14)  (1111 398)  (1111 398)  routing T_21_24.sp4_h_l_34 <X> T_21_24.lc_trk_g3_7
 (22 14)  (1112 398)  (1112 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1113 398)  (1113 398)  routing T_21_24.sp4_h_l_34 <X> T_21_24.lc_trk_g3_7
 (24 14)  (1114 398)  (1114 398)  routing T_21_24.sp4_h_l_34 <X> T_21_24.lc_trk_g3_7
 (27 14)  (1117 398)  (1117 398)  routing T_21_24.lc_trk_g3_7 <X> T_21_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 398)  (1118 398)  routing T_21_24.lc_trk_g3_7 <X> T_21_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 398)  (1119 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 398)  (1120 398)  routing T_21_24.lc_trk_g3_7 <X> T_21_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 398)  (1121 398)  routing T_21_24.lc_trk_g1_7 <X> T_21_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 398)  (1122 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 398)  (1124 398)  routing T_21_24.lc_trk_g1_7 <X> T_21_24.wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 398)  (1127 398)  LC_7 Logic Functioning bit
 (39 14)  (1129 398)  (1129 398)  LC_7 Logic Functioning bit
 (42 14)  (1132 398)  (1132 398)  LC_7 Logic Functioning bit
 (45 14)  (1135 398)  (1135 398)  LC_7 Logic Functioning bit
 (46 14)  (1136 398)  (1136 398)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (1140 398)  (1140 398)  Cascade bit: LH_LC07_inmux02_5

 (7 15)  (1097 399)  (1097 399)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (1111 399)  (1111 399)  routing T_21_24.sp4_h_l_34 <X> T_21_24.lc_trk_g3_7
 (26 15)  (1116 399)  (1116 399)  routing T_21_24.lc_trk_g3_2 <X> T_21_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 399)  (1117 399)  routing T_21_24.lc_trk_g3_2 <X> T_21_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 399)  (1118 399)  routing T_21_24.lc_trk_g3_2 <X> T_21_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 399)  (1119 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 399)  (1120 399)  routing T_21_24.lc_trk_g3_7 <X> T_21_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (1121 399)  (1121 399)  routing T_21_24.lc_trk_g1_7 <X> T_21_24.wire_logic_cluster/lc_7/in_3
 (43 15)  (1133 399)  (1133 399)  LC_7 Logic Functioning bit
 (48 15)  (1138 399)  (1138 399)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_22_24

 (10 3)  (1154 387)  (1154 387)  routing T_22_24.sp4_h_l_45 <X> T_22_24.sp4_v_t_36
 (26 4)  (1170 388)  (1170 388)  routing T_22_24.lc_trk_g3_7 <X> T_22_24.wire_logic_cluster/lc_2/in_0
 (28 4)  (1172 388)  (1172 388)  routing T_22_24.lc_trk_g2_3 <X> T_22_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 388)  (1173 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 388)  (1175 388)  routing T_22_24.lc_trk_g2_7 <X> T_22_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 388)  (1176 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 388)  (1177 388)  routing T_22_24.lc_trk_g2_7 <X> T_22_24.wire_logic_cluster/lc_2/in_3
 (40 4)  (1184 388)  (1184 388)  LC_2 Logic Functioning bit
 (26 5)  (1170 389)  (1170 389)  routing T_22_24.lc_trk_g3_7 <X> T_22_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (1171 389)  (1171 389)  routing T_22_24.lc_trk_g3_7 <X> T_22_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 389)  (1172 389)  routing T_22_24.lc_trk_g3_7 <X> T_22_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 389)  (1173 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 389)  (1174 389)  routing T_22_24.lc_trk_g2_3 <X> T_22_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 389)  (1175 389)  routing T_22_24.lc_trk_g2_7 <X> T_22_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (1176 389)  (1176 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (1177 389)  (1177 389)  routing T_22_24.lc_trk_g2_0 <X> T_22_24.input_2_2
 (19 7)  (1163 391)  (1163 391)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (22 8)  (1166 392)  (1166 392)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1167 392)  (1167 392)  routing T_22_24.sp12_v_b_11 <X> T_22_24.lc_trk_g2_3
 (16 9)  (1160 393)  (1160 393)  routing T_22_24.sp12_v_b_8 <X> T_22_24.lc_trk_g2_0
 (17 9)  (1161 393)  (1161 393)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 10)  (1166 394)  (1166 394)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (1167 394)  (1167 394)  routing T_22_24.sp12_v_t_12 <X> T_22_24.lc_trk_g2_7
 (22 14)  (1166 398)  (1166 398)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (1167 398)  (1167 398)  routing T_22_24.sp12_v_b_23 <X> T_22_24.lc_trk_g3_7
 (8 15)  (1152 399)  (1152 399)  routing T_22_24.sp4_h_l_47 <X> T_22_24.sp4_v_t_47
 (21 15)  (1165 399)  (1165 399)  routing T_22_24.sp12_v_b_23 <X> T_22_24.lc_trk_g3_7


LogicTile_23_24



LogicTile_24_24

 (11 7)  (1263 391)  (1263 391)  routing T_24_24.sp4_h_r_9 <X> T_24_24.sp4_h_l_40
 (13 7)  (1265 391)  (1265 391)  routing T_24_24.sp4_h_r_9 <X> T_24_24.sp4_h_l_40
 (15 7)  (1267 391)  (1267 391)  routing T_24_24.sp4_v_t_9 <X> T_24_24.lc_trk_g1_4
 (16 7)  (1268 391)  (1268 391)  routing T_24_24.sp4_v_t_9 <X> T_24_24.lc_trk_g1_4
 (17 7)  (1269 391)  (1269 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (8 8)  (1260 392)  (1260 392)  routing T_24_24.sp4_v_b_7 <X> T_24_24.sp4_h_r_7
 (9 8)  (1261 392)  (1261 392)  routing T_24_24.sp4_v_b_7 <X> T_24_24.sp4_h_r_7
 (16 8)  (1268 392)  (1268 392)  routing T_24_24.sp12_v_t_14 <X> T_24_24.lc_trk_g2_1
 (17 8)  (1269 392)  (1269 392)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (18 9)  (1270 393)  (1270 393)  routing T_24_24.sp12_v_t_14 <X> T_24_24.lc_trk_g2_1
 (14 10)  (1266 394)  (1266 394)  routing T_24_24.sp4_v_b_36 <X> T_24_24.lc_trk_g2_4
 (14 11)  (1266 395)  (1266 395)  routing T_24_24.sp4_v_b_36 <X> T_24_24.lc_trk_g2_4
 (16 11)  (1268 395)  (1268 395)  routing T_24_24.sp4_v_b_36 <X> T_24_24.lc_trk_g2_4
 (17 11)  (1269 395)  (1269 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (16 12)  (1268 396)  (1268 396)  routing T_24_24.sp4_v_b_33 <X> T_24_24.lc_trk_g3_1
 (17 12)  (1269 396)  (1269 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1270 396)  (1270 396)  routing T_24_24.sp4_v_b_33 <X> T_24_24.lc_trk_g3_1
 (18 13)  (1270 397)  (1270 397)  routing T_24_24.sp4_v_b_33 <X> T_24_24.lc_trk_g3_1
 (28 14)  (1280 398)  (1280 398)  routing T_24_24.lc_trk_g2_4 <X> T_24_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 398)  (1281 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 398)  (1282 398)  routing T_24_24.lc_trk_g2_4 <X> T_24_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 398)  (1284 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 398)  (1285 398)  routing T_24_24.lc_trk_g3_1 <X> T_24_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 398)  (1286 398)  routing T_24_24.lc_trk_g3_1 <X> T_24_24.wire_logic_cluster/lc_7/in_3
 (35 14)  (1287 398)  (1287 398)  routing T_24_24.lc_trk_g1_4 <X> T_24_24.input_2_7
 (28 15)  (1280 399)  (1280 399)  routing T_24_24.lc_trk_g2_1 <X> T_24_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 399)  (1281 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (1284 399)  (1284 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (1286 399)  (1286 399)  routing T_24_24.lc_trk_g1_4 <X> T_24_24.input_2_7
 (37 15)  (1289 399)  (1289 399)  LC_7 Logic Functioning bit
 (47 15)  (1299 399)  (1299 399)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (51 15)  (1303 399)  (1303 399)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_25_24

 (3 0)  (1309 384)  (1309 384)  routing T_25_24.sp12_v_t_23 <X> T_25_24.sp12_v_b_0
 (7 0)  (1313 384)  (1313 384)  Ram config bit: MEMT_bram_cbit_1

 (25 0)  (1331 384)  (1331 384)  routing T_25_24.sp4_h_l_7 <X> T_25_24.lc_trk_g0_2
 (7 1)  (1313 385)  (1313 385)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 385)  (1328 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1329 385)  (1329 385)  routing T_25_24.sp4_h_l_7 <X> T_25_24.lc_trk_g0_2
 (24 1)  (1330 385)  (1330 385)  routing T_25_24.sp4_h_l_7 <X> T_25_24.lc_trk_g0_2
 (25 1)  (1331 385)  (1331 385)  routing T_25_24.sp4_h_l_7 <X> T_25_24.lc_trk_g0_2
 (0 2)  (1306 386)  (1306 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (1 2)  (1307 386)  (1307 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (2 2)  (1308 386)  (1308 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 386)  (1313 386)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 387)  (1313 387)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 388)  (1307 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 388)  (1313 388)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (1 5)  (1307 389)  (1307 389)  routing T_25_24.lc_trk_g0_2 <X> T_25_24.wire_bram/ram/WCLKE
 (7 5)  (1313 389)  (1313 389)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (9 5)  (1315 389)  (1315 389)  routing T_25_24.sp4_v_t_45 <X> T_25_24.sp4_v_b_4
 (10 5)  (1316 389)  (1316 389)  routing T_25_24.sp4_v_t_45 <X> T_25_24.sp4_v_b_4
 (7 6)  (1313 390)  (1313 390)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (7 7)  (1313 391)  (1313 391)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (28 8)  (1334 392)  (1334 392)  routing T_25_24.lc_trk_g2_7 <X> T_25_24.wire_bram/ram/WDATA_3
 (29 8)  (1335 392)  (1335 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 392)  (1336 392)  routing T_25_24.lc_trk_g2_7 <X> T_25_24.wire_bram/ram/WDATA_3
 (30 9)  (1336 393)  (1336 393)  routing T_25_24.lc_trk_g2_7 <X> T_25_24.wire_bram/ram/WDATA_3
 (39 9)  (1345 393)  (1345 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (21 10)  (1327 394)  (1327 394)  routing T_25_24.sp4_v_t_26 <X> T_25_24.lc_trk_g2_7
 (22 10)  (1328 394)  (1328 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1329 394)  (1329 394)  routing T_25_24.sp4_v_t_26 <X> T_25_24.lc_trk_g2_7
 (21 11)  (1327 395)  (1327 395)  routing T_25_24.sp4_v_t_26 <X> T_25_24.lc_trk_g2_7
 (0 14)  (1306 398)  (1306 398)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WE
 (1 14)  (1307 398)  (1307 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 398)  (1322 398)  routing T_25_24.sp4_v_b_29 <X> T_25_24.lc_trk_g3_5
 (17 14)  (1323 398)  (1323 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (1324 398)  (1324 398)  routing T_25_24.sp4_v_b_29 <X> T_25_24.lc_trk_g3_5
 (0 15)  (1306 399)  (1306 399)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WE
 (1 15)  (1307 399)  (1307 399)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WE
 (7 15)  (1313 399)  (1313 399)  Column buffer control bit: MEMT_colbuf_cntl_6

 (12 15)  (1318 399)  (1318 399)  routing T_25_24.sp4_h_l_46 <X> T_25_24.sp4_v_t_46


LogicTile_26_24



LogicTile_27_24



LogicTile_28_24

 (5 14)  (1461 398)  (1461 398)  routing T_28_24.sp4_h_r_6 <X> T_28_24.sp4_h_l_44
 (4 15)  (1460 399)  (1460 399)  routing T_28_24.sp4_h_r_6 <X> T_28_24.sp4_h_l_44


LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24

 (4 11)  (1676 395)  (1676 395)  routing T_32_24.sp4_v_b_1 <X> T_32_24.sp4_h_l_43


IO_Tile_33_24



LogicTile_9_23

 (28 0)  (466 368)  (466 368)  routing T_9_23.lc_trk_g2_1 <X> T_9_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 368)  (467 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 368)  (470 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 368)  (471 368)  routing T_9_23.lc_trk_g2_3 <X> T_9_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 368)  (474 368)  LC_0 Logic Functioning bit
 (37 0)  (475 368)  (475 368)  LC_0 Logic Functioning bit
 (38 0)  (476 368)  (476 368)  LC_0 Logic Functioning bit
 (39 0)  (477 368)  (477 368)  LC_0 Logic Functioning bit
 (44 0)  (482 368)  (482 368)  LC_0 Logic Functioning bit
 (31 1)  (469 369)  (469 369)  routing T_9_23.lc_trk_g2_3 <X> T_9_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 369)  (470 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (471 369)  (471 369)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.input_2_0
 (34 1)  (472 369)  (472 369)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.input_2_0
 (35 1)  (473 369)  (473 369)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.input_2_0
 (40 1)  (478 369)  (478 369)  LC_0 Logic Functioning bit
 (41 1)  (479 369)  (479 369)  LC_0 Logic Functioning bit
 (42 1)  (480 369)  (480 369)  LC_0 Logic Functioning bit
 (43 1)  (481 369)  (481 369)  LC_0 Logic Functioning bit
 (0 2)  (438 370)  (438 370)  routing T_9_23.glb_netwk_6 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (1 2)  (439 370)  (439 370)  routing T_9_23.glb_netwk_6 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (2 2)  (440 370)  (440 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (460 370)  (460 370)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (462 370)  (462 370)  routing T_9_23.bot_op_7 <X> T_9_23.lc_trk_g0_7
 (25 2)  (463 370)  (463 370)  routing T_9_23.sp4_v_t_3 <X> T_9_23.lc_trk_g0_6
 (27 2)  (465 370)  (465 370)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 370)  (467 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 370)  (468 370)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 370)  (470 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 370)  (474 370)  LC_1 Logic Functioning bit
 (37 2)  (475 370)  (475 370)  LC_1 Logic Functioning bit
 (38 2)  (476 370)  (476 370)  LC_1 Logic Functioning bit
 (39 2)  (477 370)  (477 370)  LC_1 Logic Functioning bit
 (44 2)  (482 370)  (482 370)  LC_1 Logic Functioning bit
 (17 3)  (455 371)  (455 371)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (460 371)  (460 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (461 371)  (461 371)  routing T_9_23.sp4_v_t_3 <X> T_9_23.lc_trk_g0_6
 (25 3)  (463 371)  (463 371)  routing T_9_23.sp4_v_t_3 <X> T_9_23.lc_trk_g0_6
 (30 3)  (468 371)  (468 371)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.wire_logic_cluster/lc_1/in_1
 (40 3)  (478 371)  (478 371)  LC_1 Logic Functioning bit
 (41 3)  (479 371)  (479 371)  LC_1 Logic Functioning bit
 (42 3)  (480 371)  (480 371)  LC_1 Logic Functioning bit
 (43 3)  (481 371)  (481 371)  LC_1 Logic Functioning bit
 (48 3)  (486 371)  (486 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (22 4)  (460 372)  (460 372)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (462 372)  (462 372)  routing T_9_23.bot_op_3 <X> T_9_23.lc_trk_g1_3
 (27 4)  (465 372)  (465 372)  routing T_9_23.lc_trk_g1_4 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 372)  (467 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 372)  (468 372)  routing T_9_23.lc_trk_g1_4 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 372)  (470 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 372)  (474 372)  LC_2 Logic Functioning bit
 (37 4)  (475 372)  (475 372)  LC_2 Logic Functioning bit
 (38 4)  (476 372)  (476 372)  LC_2 Logic Functioning bit
 (39 4)  (477 372)  (477 372)  LC_2 Logic Functioning bit
 (44 4)  (482 372)  (482 372)  LC_2 Logic Functioning bit
 (40 5)  (478 373)  (478 373)  LC_2 Logic Functioning bit
 (41 5)  (479 373)  (479 373)  LC_2 Logic Functioning bit
 (42 5)  (480 373)  (480 373)  LC_2 Logic Functioning bit
 (43 5)  (481 373)  (481 373)  LC_2 Logic Functioning bit
 (48 5)  (486 373)  (486 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (1 6)  (439 374)  (439 374)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (14 6)  (452 374)  (452 374)  routing T_9_23.sp4_h_l_1 <X> T_9_23.lc_trk_g1_4
 (15 6)  (453 374)  (453 374)  routing T_9_23.sp4_h_r_5 <X> T_9_23.lc_trk_g1_5
 (16 6)  (454 374)  (454 374)  routing T_9_23.sp4_h_r_5 <X> T_9_23.lc_trk_g1_5
 (17 6)  (455 374)  (455 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (459 374)  (459 374)  routing T_9_23.sp4_h_l_2 <X> T_9_23.lc_trk_g1_7
 (22 6)  (460 374)  (460 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (461 374)  (461 374)  routing T_9_23.sp4_h_l_2 <X> T_9_23.lc_trk_g1_7
 (24 6)  (462 374)  (462 374)  routing T_9_23.sp4_h_l_2 <X> T_9_23.lc_trk_g1_7
 (25 6)  (463 374)  (463 374)  routing T_9_23.wire_logic_cluster/lc_6/out <X> T_9_23.lc_trk_g1_6
 (27 6)  (465 374)  (465 374)  routing T_9_23.lc_trk_g1_5 <X> T_9_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 374)  (467 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 374)  (468 374)  routing T_9_23.lc_trk_g1_5 <X> T_9_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 374)  (470 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (474 374)  (474 374)  LC_3 Logic Functioning bit
 (37 6)  (475 374)  (475 374)  LC_3 Logic Functioning bit
 (38 6)  (476 374)  (476 374)  LC_3 Logic Functioning bit
 (39 6)  (477 374)  (477 374)  LC_3 Logic Functioning bit
 (44 6)  (482 374)  (482 374)  LC_3 Logic Functioning bit
 (53 6)  (491 374)  (491 374)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (1 7)  (439 375)  (439 375)  routing T_9_23.glb_netwk_4 <X> T_9_23.glb2local_0
 (15 7)  (453 375)  (453 375)  routing T_9_23.sp4_h_l_1 <X> T_9_23.lc_trk_g1_4
 (16 7)  (454 375)  (454 375)  routing T_9_23.sp4_h_l_1 <X> T_9_23.lc_trk_g1_4
 (17 7)  (455 375)  (455 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (456 375)  (456 375)  routing T_9_23.sp4_h_r_5 <X> T_9_23.lc_trk_g1_5
 (22 7)  (460 375)  (460 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (40 7)  (478 375)  (478 375)  LC_3 Logic Functioning bit
 (41 7)  (479 375)  (479 375)  LC_3 Logic Functioning bit
 (42 7)  (480 375)  (480 375)  LC_3 Logic Functioning bit
 (43 7)  (481 375)  (481 375)  LC_3 Logic Functioning bit
 (15 8)  (453 376)  (453 376)  routing T_9_23.tnr_op_1 <X> T_9_23.lc_trk_g2_1
 (17 8)  (455 376)  (455 376)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (460 376)  (460 376)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (461 376)  (461 376)  routing T_9_23.sp12_v_b_11 <X> T_9_23.lc_trk_g2_3
 (29 8)  (467 376)  (467 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 376)  (468 376)  routing T_9_23.lc_trk_g0_7 <X> T_9_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 376)  (470 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (474 376)  (474 376)  LC_4 Logic Functioning bit
 (37 8)  (475 376)  (475 376)  LC_4 Logic Functioning bit
 (38 8)  (476 376)  (476 376)  LC_4 Logic Functioning bit
 (39 8)  (477 376)  (477 376)  LC_4 Logic Functioning bit
 (44 8)  (482 376)  (482 376)  LC_4 Logic Functioning bit
 (30 9)  (468 377)  (468 377)  routing T_9_23.lc_trk_g0_7 <X> T_9_23.wire_logic_cluster/lc_4/in_1
 (40 9)  (478 377)  (478 377)  LC_4 Logic Functioning bit
 (41 9)  (479 377)  (479 377)  LC_4 Logic Functioning bit
 (42 9)  (480 377)  (480 377)  LC_4 Logic Functioning bit
 (43 9)  (481 377)  (481 377)  LC_4 Logic Functioning bit
 (48 9)  (486 377)  (486 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (27 10)  (465 378)  (465 378)  routing T_9_23.lc_trk_g1_3 <X> T_9_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 378)  (467 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 378)  (470 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (474 378)  (474 378)  LC_5 Logic Functioning bit
 (37 10)  (475 378)  (475 378)  LC_5 Logic Functioning bit
 (38 10)  (476 378)  (476 378)  LC_5 Logic Functioning bit
 (39 10)  (477 378)  (477 378)  LC_5 Logic Functioning bit
 (44 10)  (482 378)  (482 378)  LC_5 Logic Functioning bit
 (30 11)  (468 379)  (468 379)  routing T_9_23.lc_trk_g1_3 <X> T_9_23.wire_logic_cluster/lc_5/in_1
 (40 11)  (478 379)  (478 379)  LC_5 Logic Functioning bit
 (41 11)  (479 379)  (479 379)  LC_5 Logic Functioning bit
 (42 11)  (480 379)  (480 379)  LC_5 Logic Functioning bit
 (43 11)  (481 379)  (481 379)  LC_5 Logic Functioning bit
 (48 11)  (486 379)  (486 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (22 12)  (460 380)  (460 380)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (461 380)  (461 380)  routing T_9_23.sp12_v_b_11 <X> T_9_23.lc_trk_g3_3
 (26 12)  (464 380)  (464 380)  routing T_9_23.lc_trk_g0_4 <X> T_9_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 380)  (465 380)  routing T_9_23.lc_trk_g1_6 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 380)  (467 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 380)  (468 380)  routing T_9_23.lc_trk_g1_6 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 380)  (470 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (475 380)  (475 380)  LC_6 Logic Functioning bit
 (39 12)  (477 380)  (477 380)  LC_6 Logic Functioning bit
 (44 12)  (482 380)  (482 380)  LC_6 Logic Functioning bit
 (45 12)  (483 380)  (483 380)  LC_6 Logic Functioning bit
 (51 12)  (489 380)  (489 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (490 380)  (490 380)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (29 13)  (467 381)  (467 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 381)  (468 381)  routing T_9_23.lc_trk_g1_6 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (41 13)  (479 381)  (479 381)  LC_6 Logic Functioning bit
 (43 13)  (481 381)  (481 381)  LC_6 Logic Functioning bit
 (48 13)  (486 381)  (486 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (489 381)  (489 381)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (490 381)  (490 381)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (29 14)  (467 382)  (467 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 382)  (468 382)  routing T_9_23.lc_trk_g0_6 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 382)  (470 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (474 382)  (474 382)  LC_7 Logic Functioning bit
 (37 14)  (475 382)  (475 382)  LC_7 Logic Functioning bit
 (38 14)  (476 382)  (476 382)  LC_7 Logic Functioning bit
 (39 14)  (477 382)  (477 382)  LC_7 Logic Functioning bit
 (44 14)  (482 382)  (482 382)  LC_7 Logic Functioning bit
 (30 15)  (468 383)  (468 383)  routing T_9_23.lc_trk_g0_6 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (40 15)  (478 383)  (478 383)  LC_7 Logic Functioning bit
 (41 15)  (479 383)  (479 383)  LC_7 Logic Functioning bit
 (42 15)  (480 383)  (480 383)  LC_7 Logic Functioning bit
 (43 15)  (481 383)  (481 383)  LC_7 Logic Functioning bit
 (52 15)  (490 383)  (490 383)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_10_23

 (22 0)  (514 368)  (514 368)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (516 368)  (516 368)  routing T_10_23.bot_op_3 <X> T_10_23.lc_trk_g0_3
 (26 0)  (518 368)  (518 368)  routing T_10_23.lc_trk_g0_6 <X> T_10_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 368)  (519 368)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 368)  (521 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 368)  (523 368)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 368)  (524 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (529 368)  (529 368)  LC_0 Logic Functioning bit
 (39 0)  (531 368)  (531 368)  LC_0 Logic Functioning bit
 (45 0)  (537 368)  (537 368)  LC_0 Logic Functioning bit
 (46 0)  (538 368)  (538 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (518 369)  (518 369)  routing T_10_23.lc_trk_g0_6 <X> T_10_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 369)  (521 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 369)  (522 369)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 369)  (523 369)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 369)  (524 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (525 369)  (525 369)  routing T_10_23.lc_trk_g2_0 <X> T_10_23.input_2_0
 (37 1)  (529 369)  (529 369)  LC_0 Logic Functioning bit
 (38 1)  (530 369)  (530 369)  LC_0 Logic Functioning bit
 (0 2)  (492 370)  (492 370)  routing T_10_23.glb_netwk_6 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (1 2)  (493 370)  (493 370)  routing T_10_23.glb_netwk_6 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (2 2)  (494 370)  (494 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (507 370)  (507 370)  routing T_10_23.sp4_v_b_21 <X> T_10_23.lc_trk_g0_5
 (16 2)  (508 370)  (508 370)  routing T_10_23.sp4_v_b_21 <X> T_10_23.lc_trk_g0_5
 (17 2)  (509 370)  (509 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (514 370)  (514 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (515 370)  (515 370)  routing T_10_23.sp4_v_b_23 <X> T_10_23.lc_trk_g0_7
 (24 2)  (516 370)  (516 370)  routing T_10_23.sp4_v_b_23 <X> T_10_23.lc_trk_g0_7
 (27 2)  (519 370)  (519 370)  routing T_10_23.lc_trk_g1_5 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 370)  (521 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 370)  (522 370)  routing T_10_23.lc_trk_g1_5 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 370)  (524 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 370)  (526 370)  routing T_10_23.lc_trk_g1_1 <X> T_10_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 370)  (527 370)  routing T_10_23.lc_trk_g1_4 <X> T_10_23.input_2_1
 (36 2)  (528 370)  (528 370)  LC_1 Logic Functioning bit
 (37 2)  (529 370)  (529 370)  LC_1 Logic Functioning bit
 (40 2)  (532 370)  (532 370)  LC_1 Logic Functioning bit
 (41 2)  (533 370)  (533 370)  LC_1 Logic Functioning bit
 (15 3)  (507 371)  (507 371)  routing T_10_23.bot_op_4 <X> T_10_23.lc_trk_g0_4
 (17 3)  (509 371)  (509 371)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (514 371)  (514 371)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (518 371)  (518 371)  routing T_10_23.lc_trk_g0_3 <X> T_10_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 371)  (521 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 371)  (524 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (526 371)  (526 371)  routing T_10_23.lc_trk_g1_4 <X> T_10_23.input_2_1
 (38 3)  (530 371)  (530 371)  LC_1 Logic Functioning bit
 (39 3)  (531 371)  (531 371)  LC_1 Logic Functioning bit
 (42 3)  (534 371)  (534 371)  LC_1 Logic Functioning bit
 (43 3)  (535 371)  (535 371)  LC_1 Logic Functioning bit
 (5 4)  (497 372)  (497 372)  routing T_10_23.sp4_v_t_38 <X> T_10_23.sp4_h_r_3
 (14 4)  (506 372)  (506 372)  routing T_10_23.wire_logic_cluster/lc_0/out <X> T_10_23.lc_trk_g1_0
 (15 4)  (507 372)  (507 372)  routing T_10_23.bot_op_1 <X> T_10_23.lc_trk_g1_1
 (17 4)  (509 372)  (509 372)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (514 372)  (514 372)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (516 372)  (516 372)  routing T_10_23.bot_op_3 <X> T_10_23.lc_trk_g1_3
 (26 4)  (518 372)  (518 372)  routing T_10_23.lc_trk_g0_4 <X> T_10_23.wire_logic_cluster/lc_2/in_0
 (28 4)  (520 372)  (520 372)  routing T_10_23.lc_trk_g2_3 <X> T_10_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 372)  (521 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 372)  (523 372)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 372)  (524 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 372)  (525 372)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 372)  (526 372)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 372)  (528 372)  LC_2 Logic Functioning bit
 (37 4)  (529 372)  (529 372)  LC_2 Logic Functioning bit
 (40 4)  (532 372)  (532 372)  LC_2 Logic Functioning bit
 (41 4)  (533 372)  (533 372)  LC_2 Logic Functioning bit
 (50 4)  (542 372)  (542 372)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (509 373)  (509 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (514 373)  (514 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (29 5)  (521 373)  (521 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 373)  (522 373)  routing T_10_23.lc_trk_g2_3 <X> T_10_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 373)  (523 373)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_2/in_3
 (38 5)  (530 373)  (530 373)  LC_2 Logic Functioning bit
 (39 5)  (531 373)  (531 373)  LC_2 Logic Functioning bit
 (42 5)  (534 373)  (534 373)  LC_2 Logic Functioning bit
 (43 5)  (535 373)  (535 373)  LC_2 Logic Functioning bit
 (14 6)  (506 374)  (506 374)  routing T_10_23.wire_logic_cluster/lc_4/out <X> T_10_23.lc_trk_g1_4
 (17 6)  (509 374)  (509 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 374)  (510 374)  routing T_10_23.wire_logic_cluster/lc_5/out <X> T_10_23.lc_trk_g1_5
 (25 6)  (517 374)  (517 374)  routing T_10_23.lft_op_6 <X> T_10_23.lc_trk_g1_6
 (28 6)  (520 374)  (520 374)  routing T_10_23.lc_trk_g2_2 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 374)  (521 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 374)  (524 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 374)  (525 374)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 374)  (526 374)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_3/in_3
 (37 6)  (529 374)  (529 374)  LC_3 Logic Functioning bit
 (38 6)  (530 374)  (530 374)  LC_3 Logic Functioning bit
 (40 6)  (532 374)  (532 374)  LC_3 Logic Functioning bit
 (41 6)  (533 374)  (533 374)  LC_3 Logic Functioning bit
 (42 6)  (534 374)  (534 374)  LC_3 Logic Functioning bit
 (43 6)  (535 374)  (535 374)  LC_3 Logic Functioning bit
 (50 6)  (542 374)  (542 374)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (509 375)  (509 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (514 375)  (514 375)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (516 375)  (516 375)  routing T_10_23.lft_op_6 <X> T_10_23.lc_trk_g1_6
 (27 7)  (519 375)  (519 375)  routing T_10_23.lc_trk_g1_0 <X> T_10_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 375)  (521 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 375)  (522 375)  routing T_10_23.lc_trk_g2_2 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (37 7)  (529 375)  (529 375)  LC_3 Logic Functioning bit
 (38 7)  (530 375)  (530 375)  LC_3 Logic Functioning bit
 (39 7)  (531 375)  (531 375)  LC_3 Logic Functioning bit
 (41 7)  (533 375)  (533 375)  LC_3 Logic Functioning bit
 (43 7)  (535 375)  (535 375)  LC_3 Logic Functioning bit
 (21 8)  (513 376)  (513 376)  routing T_10_23.rgt_op_3 <X> T_10_23.lc_trk_g2_3
 (22 8)  (514 376)  (514 376)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (516 376)  (516 376)  routing T_10_23.rgt_op_3 <X> T_10_23.lc_trk_g2_3
 (26 8)  (518 376)  (518 376)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 376)  (519 376)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 376)  (521 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 376)  (522 376)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 376)  (523 376)  routing T_10_23.lc_trk_g0_5 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 376)  (524 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (529 376)  (529 376)  LC_4 Logic Functioning bit
 (40 8)  (532 376)  (532 376)  LC_4 Logic Functioning bit
 (41 8)  (533 376)  (533 376)  LC_4 Logic Functioning bit
 (43 8)  (535 376)  (535 376)  LC_4 Logic Functioning bit
 (14 9)  (506 377)  (506 377)  routing T_10_23.sp4_h_r_24 <X> T_10_23.lc_trk_g2_0
 (15 9)  (507 377)  (507 377)  routing T_10_23.sp4_h_r_24 <X> T_10_23.lc_trk_g2_0
 (16 9)  (508 377)  (508 377)  routing T_10_23.sp4_h_r_24 <X> T_10_23.lc_trk_g2_0
 (17 9)  (509 377)  (509 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (514 377)  (514 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (517 377)  (517 377)  routing T_10_23.sp4_r_v_b_34 <X> T_10_23.lc_trk_g2_2
 (26 9)  (518 377)  (518 377)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 377)  (519 377)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 377)  (520 377)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 377)  (521 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 377)  (522 377)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (32 9)  (524 377)  (524 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (525 377)  (525 377)  routing T_10_23.lc_trk_g3_3 <X> T_10_23.input_2_4
 (34 9)  (526 377)  (526 377)  routing T_10_23.lc_trk_g3_3 <X> T_10_23.input_2_4
 (35 9)  (527 377)  (527 377)  routing T_10_23.lc_trk_g3_3 <X> T_10_23.input_2_4
 (37 9)  (529 377)  (529 377)  LC_4 Logic Functioning bit
 (38 9)  (530 377)  (530 377)  LC_4 Logic Functioning bit
 (39 9)  (531 377)  (531 377)  LC_4 Logic Functioning bit
 (43 9)  (535 377)  (535 377)  LC_4 Logic Functioning bit
 (1 10)  (493 378)  (493 378)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (21 10)  (513 378)  (513 378)  routing T_10_23.bnl_op_7 <X> T_10_23.lc_trk_g2_7
 (22 10)  (514 378)  (514 378)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (518 378)  (518 378)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 378)  (519 378)  routing T_10_23.lc_trk_g1_3 <X> T_10_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 378)  (521 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 378)  (524 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 378)  (526 378)  routing T_10_23.lc_trk_g1_1 <X> T_10_23.wire_logic_cluster/lc_5/in_3
 (37 10)  (529 378)  (529 378)  LC_5 Logic Functioning bit
 (39 10)  (531 378)  (531 378)  LC_5 Logic Functioning bit
 (42 10)  (534 378)  (534 378)  LC_5 Logic Functioning bit
 (43 10)  (535 378)  (535 378)  LC_5 Logic Functioning bit
 (1 11)  (493 379)  (493 379)  routing T_10_23.glb_netwk_4 <X> T_10_23.glb2local_2
 (21 11)  (513 379)  (513 379)  routing T_10_23.bnl_op_7 <X> T_10_23.lc_trk_g2_7
 (26 11)  (518 379)  (518 379)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 379)  (520 379)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 379)  (521 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 379)  (522 379)  routing T_10_23.lc_trk_g1_3 <X> T_10_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (524 379)  (524 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (525 379)  (525 379)  routing T_10_23.lc_trk_g3_2 <X> T_10_23.input_2_5
 (34 11)  (526 379)  (526 379)  routing T_10_23.lc_trk_g3_2 <X> T_10_23.input_2_5
 (35 11)  (527 379)  (527 379)  routing T_10_23.lc_trk_g3_2 <X> T_10_23.input_2_5
 (37 11)  (529 379)  (529 379)  LC_5 Logic Functioning bit
 (38 11)  (530 379)  (530 379)  LC_5 Logic Functioning bit
 (41 11)  (533 379)  (533 379)  LC_5 Logic Functioning bit
 (15 12)  (507 380)  (507 380)  routing T_10_23.sp4_h_r_25 <X> T_10_23.lc_trk_g3_1
 (16 12)  (508 380)  (508 380)  routing T_10_23.sp4_h_r_25 <X> T_10_23.lc_trk_g3_1
 (17 12)  (509 380)  (509 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (513 380)  (513 380)  routing T_10_23.bnl_op_3 <X> T_10_23.lc_trk_g3_3
 (22 12)  (514 380)  (514 380)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (517 380)  (517 380)  routing T_10_23.sp4_v_b_26 <X> T_10_23.lc_trk_g3_2
 (29 12)  (521 380)  (521 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 380)  (523 380)  routing T_10_23.lc_trk_g1_4 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 380)  (524 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 380)  (526 380)  routing T_10_23.lc_trk_g1_4 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 380)  (528 380)  LC_6 Logic Functioning bit
 (37 12)  (529 380)  (529 380)  LC_6 Logic Functioning bit
 (38 12)  (530 380)  (530 380)  LC_6 Logic Functioning bit
 (39 12)  (531 380)  (531 380)  LC_6 Logic Functioning bit
 (42 12)  (534 380)  (534 380)  LC_6 Logic Functioning bit
 (43 12)  (535 380)  (535 380)  LC_6 Logic Functioning bit
 (50 12)  (542 380)  (542 380)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (510 381)  (510 381)  routing T_10_23.sp4_h_r_25 <X> T_10_23.lc_trk_g3_1
 (21 13)  (513 381)  (513 381)  routing T_10_23.bnl_op_3 <X> T_10_23.lc_trk_g3_3
 (22 13)  (514 381)  (514 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (515 381)  (515 381)  routing T_10_23.sp4_v_b_26 <X> T_10_23.lc_trk_g3_2
 (27 13)  (519 381)  (519 381)  routing T_10_23.lc_trk_g1_1 <X> T_10_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 381)  (521 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 381)  (522 381)  routing T_10_23.lc_trk_g0_3 <X> T_10_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (528 381)  (528 381)  LC_6 Logic Functioning bit
 (37 13)  (529 381)  (529 381)  LC_6 Logic Functioning bit
 (46 13)  (538 381)  (538 381)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (21 14)  (513 382)  (513 382)  routing T_10_23.bnl_op_7 <X> T_10_23.lc_trk_g3_7
 (22 14)  (514 382)  (514 382)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (517 382)  (517 382)  routing T_10_23.wire_logic_cluster/lc_6/out <X> T_10_23.lc_trk_g3_6
 (27 14)  (519 382)  (519 382)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 382)  (520 382)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 382)  (521 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 382)  (522 382)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 382)  (523 382)  routing T_10_23.lc_trk_g0_4 <X> T_10_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 382)  (524 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (528 382)  (528 382)  LC_7 Logic Functioning bit
 (38 14)  (530 382)  (530 382)  LC_7 Logic Functioning bit
 (41 14)  (533 382)  (533 382)  LC_7 Logic Functioning bit
 (43 14)  (535 382)  (535 382)  LC_7 Logic Functioning bit
 (50 14)  (542 382)  (542 382)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (513 383)  (513 383)  routing T_10_23.bnl_op_7 <X> T_10_23.lc_trk_g3_7
 (22 15)  (514 383)  (514 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (519 383)  (519 383)  routing T_10_23.lc_trk_g1_0 <X> T_10_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 383)  (521 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 383)  (522 383)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (38 15)  (530 383)  (530 383)  LC_7 Logic Functioning bit
 (39 15)  (531 383)  (531 383)  LC_7 Logic Functioning bit
 (42 15)  (534 383)  (534 383)  LC_7 Logic Functioning bit
 (43 15)  (535 383)  (535 383)  LC_7 Logic Functioning bit


LogicTile_11_23

 (17 0)  (563 368)  (563 368)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (564 368)  (564 368)  routing T_11_23.wire_logic_cluster/lc_1/out <X> T_11_23.lc_trk_g0_1
 (21 0)  (567 368)  (567 368)  routing T_11_23.wire_logic_cluster/lc_3/out <X> T_11_23.lc_trk_g0_3
 (22 0)  (568 368)  (568 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (571 368)  (571 368)  routing T_11_23.wire_logic_cluster/lc_2/out <X> T_11_23.lc_trk_g0_2
 (26 0)  (572 368)  (572 368)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 368)  (573 368)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 368)  (574 368)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 368)  (575 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 368)  (576 368)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 368)  (577 368)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 368)  (578 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 368)  (580 368)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 368)  (581 368)  routing T_11_23.lc_trk_g0_4 <X> T_11_23.input_2_0
 (36 0)  (582 368)  (582 368)  LC_0 Logic Functioning bit
 (37 0)  (583 368)  (583 368)  LC_0 Logic Functioning bit
 (40 0)  (586 368)  (586 368)  LC_0 Logic Functioning bit
 (41 0)  (587 368)  (587 368)  LC_0 Logic Functioning bit
 (46 0)  (592 368)  (592 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (568 369)  (568 369)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (572 369)  (572 369)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 369)  (573 369)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 369)  (575 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 369)  (577 369)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 369)  (578 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (38 1)  (584 369)  (584 369)  LC_0 Logic Functioning bit
 (39 1)  (585 369)  (585 369)  LC_0 Logic Functioning bit
 (42 1)  (588 369)  (588 369)  LC_0 Logic Functioning bit
 (43 1)  (589 369)  (589 369)  LC_0 Logic Functioning bit
 (25 2)  (571 370)  (571 370)  routing T_11_23.lft_op_6 <X> T_11_23.lc_trk_g0_6
 (26 2)  (572 370)  (572 370)  routing T_11_23.lc_trk_g2_5 <X> T_11_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 370)  (573 370)  routing T_11_23.lc_trk_g3_3 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 370)  (574 370)  routing T_11_23.lc_trk_g3_3 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 370)  (575 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 370)  (577 370)  routing T_11_23.lc_trk_g1_5 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 370)  (578 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 370)  (580 370)  routing T_11_23.lc_trk_g1_5 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (38 2)  (584 370)  (584 370)  LC_1 Logic Functioning bit
 (39 2)  (585 370)  (585 370)  LC_1 Logic Functioning bit
 (42 2)  (588 370)  (588 370)  LC_1 Logic Functioning bit
 (43 2)  (589 370)  (589 370)  LC_1 Logic Functioning bit
 (15 3)  (561 371)  (561 371)  routing T_11_23.bot_op_4 <X> T_11_23.lc_trk_g0_4
 (17 3)  (563 371)  (563 371)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (568 371)  (568 371)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (570 371)  (570 371)  routing T_11_23.lft_op_6 <X> T_11_23.lc_trk_g0_6
 (28 3)  (574 371)  (574 371)  routing T_11_23.lc_trk_g2_5 <X> T_11_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 371)  (575 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 371)  (576 371)  routing T_11_23.lc_trk_g3_3 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 371)  (578 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (579 371)  (579 371)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.input_2_1
 (34 3)  (580 371)  (580 371)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.input_2_1
 (35 3)  (581 371)  (581 371)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.input_2_1
 (36 3)  (582 371)  (582 371)  LC_1 Logic Functioning bit
 (37 3)  (583 371)  (583 371)  LC_1 Logic Functioning bit
 (40 3)  (586 371)  (586 371)  LC_1 Logic Functioning bit
 (41 3)  (587 371)  (587 371)  LC_1 Logic Functioning bit
 (15 4)  (561 372)  (561 372)  routing T_11_23.lft_op_1 <X> T_11_23.lc_trk_g1_1
 (17 4)  (563 372)  (563 372)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (564 372)  (564 372)  routing T_11_23.lft_op_1 <X> T_11_23.lc_trk_g1_1
 (26 4)  (572 372)  (572 372)  routing T_11_23.lc_trk_g0_6 <X> T_11_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 372)  (573 372)  routing T_11_23.lc_trk_g1_4 <X> T_11_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 372)  (575 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 372)  (576 372)  routing T_11_23.lc_trk_g1_4 <X> T_11_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 372)  (577 372)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 372)  (578 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 372)  (579 372)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 372)  (580 372)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 372)  (582 372)  LC_2 Logic Functioning bit
 (37 4)  (583 372)  (583 372)  LC_2 Logic Functioning bit
 (40 4)  (586 372)  (586 372)  LC_2 Logic Functioning bit
 (41 4)  (587 372)  (587 372)  LC_2 Logic Functioning bit
 (50 4)  (596 372)  (596 372)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (572 373)  (572 373)  routing T_11_23.lc_trk_g0_6 <X> T_11_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 373)  (575 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (38 5)  (584 373)  (584 373)  LC_2 Logic Functioning bit
 (39 5)  (585 373)  (585 373)  LC_2 Logic Functioning bit
 (42 5)  (588 373)  (588 373)  LC_2 Logic Functioning bit
 (43 5)  (589 373)  (589 373)  LC_2 Logic Functioning bit
 (15 6)  (561 374)  (561 374)  routing T_11_23.lft_op_5 <X> T_11_23.lc_trk_g1_5
 (17 6)  (563 374)  (563 374)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (564 374)  (564 374)  routing T_11_23.lft_op_5 <X> T_11_23.lc_trk_g1_5
 (21 6)  (567 374)  (567 374)  routing T_11_23.lft_op_7 <X> T_11_23.lc_trk_g1_7
 (22 6)  (568 374)  (568 374)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (570 374)  (570 374)  routing T_11_23.lft_op_7 <X> T_11_23.lc_trk_g1_7
 (25 6)  (571 374)  (571 374)  routing T_11_23.lft_op_6 <X> T_11_23.lc_trk_g1_6
 (26 6)  (572 374)  (572 374)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 374)  (575 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 374)  (576 374)  routing T_11_23.lc_trk_g0_4 <X> T_11_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 374)  (577 374)  routing T_11_23.lc_trk_g0_6 <X> T_11_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 374)  (578 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (581 374)  (581 374)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.input_2_3
 (36 6)  (582 374)  (582 374)  LC_3 Logic Functioning bit
 (38 6)  (584 374)  (584 374)  LC_3 Logic Functioning bit
 (40 6)  (586 374)  (586 374)  LC_3 Logic Functioning bit
 (41 6)  (587 374)  (587 374)  LC_3 Logic Functioning bit
 (46 6)  (592 374)  (592 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (561 375)  (561 375)  routing T_11_23.bot_op_4 <X> T_11_23.lc_trk_g1_4
 (17 7)  (563 375)  (563 375)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (568 375)  (568 375)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (570 375)  (570 375)  routing T_11_23.lft_op_6 <X> T_11_23.lc_trk_g1_6
 (27 7)  (573 375)  (573 375)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 375)  (574 375)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 375)  (575 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 375)  (577 375)  routing T_11_23.lc_trk_g0_6 <X> T_11_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 375)  (578 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (579 375)  (579 375)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.input_2_3
 (34 7)  (580 375)  (580 375)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.input_2_3
 (35 7)  (581 375)  (581 375)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.input_2_3
 (38 7)  (584 375)  (584 375)  LC_3 Logic Functioning bit
 (39 7)  (585 375)  (585 375)  LC_3 Logic Functioning bit
 (41 7)  (587 375)  (587 375)  LC_3 Logic Functioning bit
 (43 7)  (589 375)  (589 375)  LC_3 Logic Functioning bit
 (51 7)  (597 375)  (597 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (573 376)  (573 376)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 376)  (574 376)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 376)  (575 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 376)  (576 376)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 376)  (577 376)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 376)  (578 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 376)  (580 376)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (38 8)  (584 376)  (584 376)  LC_4 Logic Functioning bit
 (39 8)  (585 376)  (585 376)  LC_4 Logic Functioning bit
 (42 8)  (588 376)  (588 376)  LC_4 Logic Functioning bit
 (43 8)  (589 376)  (589 376)  LC_4 Logic Functioning bit
 (50 8)  (596 376)  (596 376)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (573 377)  (573 377)  routing T_11_23.lc_trk_g1_1 <X> T_11_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 377)  (575 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 377)  (577 377)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 377)  (582 377)  LC_4 Logic Functioning bit
 (37 9)  (583 377)  (583 377)  LC_4 Logic Functioning bit
 (40 9)  (586 377)  (586 377)  LC_4 Logic Functioning bit
 (41 9)  (587 377)  (587 377)  LC_4 Logic Functioning bit
 (46 9)  (592 377)  (592 377)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (563 378)  (563 378)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (564 378)  (564 378)  routing T_11_23.bnl_op_5 <X> T_11_23.lc_trk_g2_5
 (26 10)  (572 378)  (572 378)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 378)  (575 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 378)  (576 378)  routing T_11_23.lc_trk_g0_6 <X> T_11_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 378)  (578 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 378)  (580 378)  routing T_11_23.lc_trk_g1_1 <X> T_11_23.wire_logic_cluster/lc_5/in_3
 (40 10)  (586 378)  (586 378)  LC_5 Logic Functioning bit
 (41 10)  (587 378)  (587 378)  LC_5 Logic Functioning bit
 (42 10)  (588 378)  (588 378)  LC_5 Logic Functioning bit
 (43 10)  (589 378)  (589 378)  LC_5 Logic Functioning bit
 (47 10)  (593 378)  (593 378)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (597 378)  (597 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (564 379)  (564 379)  routing T_11_23.bnl_op_5 <X> T_11_23.lc_trk_g2_5
 (27 11)  (573 379)  (573 379)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 379)  (574 379)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 379)  (575 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 379)  (576 379)  routing T_11_23.lc_trk_g0_6 <X> T_11_23.wire_logic_cluster/lc_5/in_1
 (36 11)  (582 379)  (582 379)  LC_5 Logic Functioning bit
 (37 11)  (583 379)  (583 379)  LC_5 Logic Functioning bit
 (38 11)  (584 379)  (584 379)  LC_5 Logic Functioning bit
 (39 11)  (585 379)  (585 379)  LC_5 Logic Functioning bit
 (21 12)  (567 380)  (567 380)  routing T_11_23.bnl_op_3 <X> T_11_23.lc_trk_g3_3
 (22 12)  (568 380)  (568 380)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (572 380)  (572 380)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 380)  (573 380)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 380)  (574 380)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 380)  (575 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 380)  (578 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (38 12)  (584 380)  (584 380)  LC_6 Logic Functioning bit
 (39 12)  (585 380)  (585 380)  LC_6 Logic Functioning bit
 (42 12)  (588 380)  (588 380)  LC_6 Logic Functioning bit
 (43 12)  (589 380)  (589 380)  LC_6 Logic Functioning bit
 (50 12)  (596 380)  (596 380)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (567 381)  (567 381)  routing T_11_23.bnl_op_3 <X> T_11_23.lc_trk_g3_3
 (22 13)  (568 381)  (568 381)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (570 381)  (570 381)  routing T_11_23.tnr_op_2 <X> T_11_23.lc_trk_g3_2
 (27 13)  (573 381)  (573 381)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 381)  (574 381)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 381)  (575 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 381)  (576 381)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 381)  (577 381)  routing T_11_23.lc_trk_g0_3 <X> T_11_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 381)  (582 381)  LC_6 Logic Functioning bit
 (38 13)  (584 381)  (584 381)  LC_6 Logic Functioning bit
 (41 13)  (587 381)  (587 381)  LC_6 Logic Functioning bit
 (43 13)  (589 381)  (589 381)  LC_6 Logic Functioning bit
 (14 14)  (560 382)  (560 382)  routing T_11_23.bnl_op_4 <X> T_11_23.lc_trk_g3_4
 (15 14)  (561 382)  (561 382)  routing T_11_23.sp4_h_l_16 <X> T_11_23.lc_trk_g3_5
 (16 14)  (562 382)  (562 382)  routing T_11_23.sp4_h_l_16 <X> T_11_23.lc_trk_g3_5
 (17 14)  (563 382)  (563 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (571 382)  (571 382)  routing T_11_23.bnl_op_6 <X> T_11_23.lc_trk_g3_6
 (26 14)  (572 382)  (572 382)  routing T_11_23.lc_trk_g1_4 <X> T_11_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 382)  (573 382)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 382)  (575 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 382)  (576 382)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 382)  (578 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (40 14)  (586 382)  (586 382)  LC_7 Logic Functioning bit
 (41 14)  (587 382)  (587 382)  LC_7 Logic Functioning bit
 (42 14)  (588 382)  (588 382)  LC_7 Logic Functioning bit
 (43 14)  (589 382)  (589 382)  LC_7 Logic Functioning bit
 (9 15)  (555 383)  (555 383)  routing T_11_23.sp4_v_b_10 <X> T_11_23.sp4_v_t_47
 (14 15)  (560 383)  (560 383)  routing T_11_23.bnl_op_4 <X> T_11_23.lc_trk_g3_4
 (17 15)  (563 383)  (563 383)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (564 383)  (564 383)  routing T_11_23.sp4_h_l_16 <X> T_11_23.lc_trk_g3_5
 (22 15)  (568 383)  (568 383)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (571 383)  (571 383)  routing T_11_23.bnl_op_6 <X> T_11_23.lc_trk_g3_6
 (27 15)  (573 383)  (573 383)  routing T_11_23.lc_trk_g1_4 <X> T_11_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 383)  (575 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 383)  (576 383)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 383)  (577 383)  routing T_11_23.lc_trk_g0_2 <X> T_11_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 383)  (578 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (38 15)  (584 383)  (584 383)  LC_7 Logic Functioning bit
 (39 15)  (585 383)  (585 383)  LC_7 Logic Functioning bit
 (40 15)  (586 383)  (586 383)  LC_7 Logic Functioning bit
 (41 15)  (587 383)  (587 383)  LC_7 Logic Functioning bit


LogicTile_12_23

 (12 0)  (612 368)  (612 368)  routing T_12_23.sp4_v_b_8 <X> T_12_23.sp4_h_r_2
 (14 0)  (614 368)  (614 368)  routing T_12_23.lft_op_0 <X> T_12_23.lc_trk_g0_0
 (21 0)  (621 368)  (621 368)  routing T_12_23.lft_op_3 <X> T_12_23.lc_trk_g0_3
 (22 0)  (622 368)  (622 368)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (624 368)  (624 368)  routing T_12_23.lft_op_3 <X> T_12_23.lc_trk_g0_3
 (26 0)  (626 368)  (626 368)  routing T_12_23.lc_trk_g2_4 <X> T_12_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 368)  (627 368)  routing T_12_23.lc_trk_g3_0 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 368)  (628 368)  routing T_12_23.lc_trk_g3_0 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 368)  (629 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 368)  (631 368)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 368)  (632 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 368)  (634 368)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 368)  (636 368)  LC_0 Logic Functioning bit
 (37 0)  (637 368)  (637 368)  LC_0 Logic Functioning bit
 (38 0)  (638 368)  (638 368)  LC_0 Logic Functioning bit
 (39 0)  (639 368)  (639 368)  LC_0 Logic Functioning bit
 (11 1)  (611 369)  (611 369)  routing T_12_23.sp4_v_b_8 <X> T_12_23.sp4_h_r_2
 (13 1)  (613 369)  (613 369)  routing T_12_23.sp4_v_b_8 <X> T_12_23.sp4_h_r_2
 (15 1)  (615 369)  (615 369)  routing T_12_23.lft_op_0 <X> T_12_23.lc_trk_g0_0
 (17 1)  (617 369)  (617 369)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (622 369)  (622 369)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (624 369)  (624 369)  routing T_12_23.top_op_2 <X> T_12_23.lc_trk_g0_2
 (25 1)  (625 369)  (625 369)  routing T_12_23.top_op_2 <X> T_12_23.lc_trk_g0_2
 (28 1)  (628 369)  (628 369)  routing T_12_23.lc_trk_g2_4 <X> T_12_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 369)  (629 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 369)  (631 369)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (40 1)  (640 369)  (640 369)  LC_0 Logic Functioning bit
 (41 1)  (641 369)  (641 369)  LC_0 Logic Functioning bit
 (42 1)  (642 369)  (642 369)  LC_0 Logic Functioning bit
 (43 1)  (643 369)  (643 369)  LC_0 Logic Functioning bit
 (8 2)  (608 370)  (608 370)  routing T_12_23.sp4_v_t_36 <X> T_12_23.sp4_h_l_36
 (9 2)  (609 370)  (609 370)  routing T_12_23.sp4_v_t_36 <X> T_12_23.sp4_h_l_36
 (14 2)  (614 370)  (614 370)  routing T_12_23.lft_op_4 <X> T_12_23.lc_trk_g0_4
 (15 2)  (615 370)  (615 370)  routing T_12_23.lft_op_5 <X> T_12_23.lc_trk_g0_5
 (17 2)  (617 370)  (617 370)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (618 370)  (618 370)  routing T_12_23.lft_op_5 <X> T_12_23.lc_trk_g0_5
 (21 2)  (621 370)  (621 370)  routing T_12_23.lft_op_7 <X> T_12_23.lc_trk_g0_7
 (22 2)  (622 370)  (622 370)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (624 370)  (624 370)  routing T_12_23.lft_op_7 <X> T_12_23.lc_trk_g0_7
 (25 2)  (625 370)  (625 370)  routing T_12_23.lft_op_6 <X> T_12_23.lc_trk_g0_6
 (26 2)  (626 370)  (626 370)  routing T_12_23.lc_trk_g0_5 <X> T_12_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 370)  (627 370)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 370)  (629 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 370)  (631 370)  routing T_12_23.lc_trk_g0_6 <X> T_12_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 370)  (632 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 370)  (636 370)  LC_1 Logic Functioning bit
 (37 2)  (637 370)  (637 370)  LC_1 Logic Functioning bit
 (38 2)  (638 370)  (638 370)  LC_1 Logic Functioning bit
 (39 2)  (639 370)  (639 370)  LC_1 Logic Functioning bit
 (42 2)  (642 370)  (642 370)  LC_1 Logic Functioning bit
 (43 2)  (643 370)  (643 370)  LC_1 Logic Functioning bit
 (46 2)  (646 370)  (646 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (650 370)  (650 370)  Cascade bit: LH_LC01_inmux02_5

 (4 3)  (604 371)  (604 371)  routing T_12_23.sp4_v_b_7 <X> T_12_23.sp4_h_l_37
 (11 3)  (611 371)  (611 371)  routing T_12_23.sp4_h_r_6 <X> T_12_23.sp4_h_l_39
 (13 3)  (613 371)  (613 371)  routing T_12_23.sp4_h_r_6 <X> T_12_23.sp4_h_l_39
 (15 3)  (615 371)  (615 371)  routing T_12_23.lft_op_4 <X> T_12_23.lc_trk_g0_4
 (17 3)  (617 371)  (617 371)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (622 371)  (622 371)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (624 371)  (624 371)  routing T_12_23.lft_op_6 <X> T_12_23.lc_trk_g0_6
 (29 3)  (629 371)  (629 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 371)  (630 371)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 371)  (631 371)  routing T_12_23.lc_trk_g0_6 <X> T_12_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 371)  (636 371)  LC_1 Logic Functioning bit
 (37 3)  (637 371)  (637 371)  LC_1 Logic Functioning bit
 (21 4)  (621 372)  (621 372)  routing T_12_23.lft_op_3 <X> T_12_23.lc_trk_g1_3
 (22 4)  (622 372)  (622 372)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (624 372)  (624 372)  routing T_12_23.lft_op_3 <X> T_12_23.lc_trk_g1_3
 (29 4)  (629 372)  (629 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 372)  (631 372)  routing T_12_23.lc_trk_g0_5 <X> T_12_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 372)  (632 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (41 4)  (641 372)  (641 372)  LC_2 Logic Functioning bit
 (42 4)  (642 372)  (642 372)  LC_2 Logic Functioning bit
 (26 5)  (626 373)  (626 373)  routing T_12_23.lc_trk_g0_2 <X> T_12_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 373)  (629 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 373)  (630 373)  routing T_12_23.lc_trk_g0_3 <X> T_12_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 373)  (632 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (633 373)  (633 373)  routing T_12_23.lc_trk_g2_0 <X> T_12_23.input_2_2
 (36 5)  (636 373)  (636 373)  LC_2 Logic Functioning bit
 (39 5)  (639 373)  (639 373)  LC_2 Logic Functioning bit
 (15 6)  (615 374)  (615 374)  routing T_12_23.bot_op_5 <X> T_12_23.lc_trk_g1_5
 (17 6)  (617 374)  (617 374)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (31 6)  (631 374)  (631 374)  routing T_12_23.lc_trk_g1_5 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 374)  (632 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 374)  (634 374)  routing T_12_23.lc_trk_g1_5 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 374)  (636 374)  LC_3 Logic Functioning bit
 (38 6)  (638 374)  (638 374)  LC_3 Logic Functioning bit
 (39 6)  (639 374)  (639 374)  LC_3 Logic Functioning bit
 (40 6)  (640 374)  (640 374)  LC_3 Logic Functioning bit
 (50 6)  (650 374)  (650 374)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (622 375)  (622 375)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (624 375)  (624 375)  routing T_12_23.bot_op_6 <X> T_12_23.lc_trk_g1_6
 (26 7)  (626 375)  (626 375)  routing T_12_23.lc_trk_g3_2 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 375)  (627 375)  routing T_12_23.lc_trk_g3_2 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 375)  (628 375)  routing T_12_23.lc_trk_g3_2 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 375)  (629 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (637 375)  (637 375)  LC_3 Logic Functioning bit
 (38 7)  (638 375)  (638 375)  LC_3 Logic Functioning bit
 (39 7)  (639 375)  (639 375)  LC_3 Logic Functioning bit
 (41 7)  (641 375)  (641 375)  LC_3 Logic Functioning bit
 (5 8)  (605 376)  (605 376)  routing T_12_23.sp4_v_t_43 <X> T_12_23.sp4_h_r_6
 (14 8)  (614 376)  (614 376)  routing T_12_23.sp4_h_r_40 <X> T_12_23.lc_trk_g2_0
 (27 8)  (627 376)  (627 376)  routing T_12_23.lc_trk_g3_0 <X> T_12_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 376)  (628 376)  routing T_12_23.lc_trk_g3_0 <X> T_12_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 376)  (629 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 376)  (631 376)  routing T_12_23.lc_trk_g0_7 <X> T_12_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 376)  (632 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (636 376)  (636 376)  LC_4 Logic Functioning bit
 (37 8)  (637 376)  (637 376)  LC_4 Logic Functioning bit
 (38 8)  (638 376)  (638 376)  LC_4 Logic Functioning bit
 (39 8)  (639 376)  (639 376)  LC_4 Logic Functioning bit
 (40 8)  (640 376)  (640 376)  LC_4 Logic Functioning bit
 (42 8)  (642 376)  (642 376)  LC_4 Logic Functioning bit
 (14 9)  (614 377)  (614 377)  routing T_12_23.sp4_h_r_40 <X> T_12_23.lc_trk_g2_0
 (15 9)  (615 377)  (615 377)  routing T_12_23.sp4_h_r_40 <X> T_12_23.lc_trk_g2_0
 (16 9)  (616 377)  (616 377)  routing T_12_23.sp4_h_r_40 <X> T_12_23.lc_trk_g2_0
 (17 9)  (617 377)  (617 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (19 9)  (619 377)  (619 377)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (26 9)  (626 377)  (626 377)  routing T_12_23.lc_trk_g0_2 <X> T_12_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 377)  (629 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 377)  (631 377)  routing T_12_23.lc_trk_g0_7 <X> T_12_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 377)  (636 377)  LC_4 Logic Functioning bit
 (38 9)  (638 377)  (638 377)  LC_4 Logic Functioning bit
 (14 10)  (614 378)  (614 378)  routing T_12_23.sp4_h_r_36 <X> T_12_23.lc_trk_g2_4
 (27 10)  (627 378)  (627 378)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 378)  (628 378)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 378)  (629 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 378)  (631 378)  routing T_12_23.lc_trk_g0_4 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 378)  (632 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 378)  (636 378)  LC_5 Logic Functioning bit
 (37 10)  (637 378)  (637 378)  LC_5 Logic Functioning bit
 (41 10)  (641 378)  (641 378)  LC_5 Logic Functioning bit
 (42 10)  (642 378)  (642 378)  LC_5 Logic Functioning bit
 (43 10)  (643 378)  (643 378)  LC_5 Logic Functioning bit
 (50 10)  (650 378)  (650 378)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (615 379)  (615 379)  routing T_12_23.sp4_h_r_36 <X> T_12_23.lc_trk_g2_4
 (16 11)  (616 379)  (616 379)  routing T_12_23.sp4_h_r_36 <X> T_12_23.lc_trk_g2_4
 (17 11)  (617 379)  (617 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (30 11)  (630 379)  (630 379)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (36 11)  (636 379)  (636 379)  LC_5 Logic Functioning bit
 (37 11)  (637 379)  (637 379)  LC_5 Logic Functioning bit
 (41 11)  (641 379)  (641 379)  LC_5 Logic Functioning bit
 (42 11)  (642 379)  (642 379)  LC_5 Logic Functioning bit
 (43 11)  (643 379)  (643 379)  LC_5 Logic Functioning bit
 (14 12)  (614 380)  (614 380)  routing T_12_23.sp4_h_r_40 <X> T_12_23.lc_trk_g3_0
 (22 12)  (622 380)  (622 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (623 380)  (623 380)  routing T_12_23.sp4_h_r_27 <X> T_12_23.lc_trk_g3_3
 (24 12)  (624 380)  (624 380)  routing T_12_23.sp4_h_r_27 <X> T_12_23.lc_trk_g3_3
 (29 12)  (629 380)  (629 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 380)  (631 380)  routing T_12_23.lc_trk_g0_5 <X> T_12_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 380)  (632 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (40 12)  (640 380)  (640 380)  LC_6 Logic Functioning bit
 (41 12)  (641 380)  (641 380)  LC_6 Logic Functioning bit
 (42 12)  (642 380)  (642 380)  LC_6 Logic Functioning bit
 (43 12)  (643 380)  (643 380)  LC_6 Logic Functioning bit
 (14 13)  (614 381)  (614 381)  routing T_12_23.sp4_h_r_40 <X> T_12_23.lc_trk_g3_0
 (15 13)  (615 381)  (615 381)  routing T_12_23.sp4_h_r_40 <X> T_12_23.lc_trk_g3_0
 (16 13)  (616 381)  (616 381)  routing T_12_23.sp4_h_r_40 <X> T_12_23.lc_trk_g3_0
 (17 13)  (617 381)  (617 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (621 381)  (621 381)  routing T_12_23.sp4_h_r_27 <X> T_12_23.lc_trk_g3_3
 (22 13)  (622 381)  (622 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (29 13)  (629 381)  (629 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 381)  (630 381)  routing T_12_23.lc_trk_g0_3 <X> T_12_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 381)  (636 381)  LC_6 Logic Functioning bit
 (37 13)  (637 381)  (637 381)  LC_6 Logic Functioning bit
 (38 13)  (638 381)  (638 381)  LC_6 Logic Functioning bit
 (39 13)  (639 381)  (639 381)  LC_6 Logic Functioning bit
 (46 13)  (646 381)  (646 381)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (26 14)  (626 382)  (626 382)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_7/in_0
 (31 14)  (631 382)  (631 382)  routing T_12_23.lc_trk_g2_4 <X> T_12_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 382)  (632 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 382)  (633 382)  routing T_12_23.lc_trk_g2_4 <X> T_12_23.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 382)  (637 382)  LC_7 Logic Functioning bit
 (39 14)  (639 382)  (639 382)  LC_7 Logic Functioning bit
 (41 14)  (641 382)  (641 382)  LC_7 Logic Functioning bit
 (43 14)  (643 382)  (643 382)  LC_7 Logic Functioning bit
 (51 14)  (651 382)  (651 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (626 383)  (626 383)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 383)  (627 383)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 383)  (629 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (36 15)  (636 383)  (636 383)  LC_7 Logic Functioning bit
 (38 15)  (638 383)  (638 383)  LC_7 Logic Functioning bit
 (40 15)  (640 383)  (640 383)  LC_7 Logic Functioning bit
 (42 15)  (642 383)  (642 383)  LC_7 Logic Functioning bit


LogicTile_13_23

 (21 0)  (675 368)  (675 368)  routing T_13_23.lft_op_3 <X> T_13_23.lc_trk_g0_3
 (22 0)  (676 368)  (676 368)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (678 368)  (678 368)  routing T_13_23.lft_op_3 <X> T_13_23.lc_trk_g0_3
 (27 0)  (681 368)  (681 368)  routing T_13_23.lc_trk_g1_4 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 368)  (683 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 368)  (684 368)  routing T_13_23.lc_trk_g1_4 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 368)  (685 368)  routing T_13_23.lc_trk_g0_5 <X> T_13_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 368)  (686 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (40 0)  (694 368)  (694 368)  LC_0 Logic Functioning bit
 (42 0)  (696 368)  (696 368)  LC_0 Logic Functioning bit
 (40 1)  (694 369)  (694 369)  LC_0 Logic Functioning bit
 (42 1)  (696 369)  (696 369)  LC_0 Logic Functioning bit
 (16 2)  (670 370)  (670 370)  routing T_13_23.sp4_v_b_5 <X> T_13_23.lc_trk_g0_5
 (17 2)  (671 370)  (671 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (672 370)  (672 370)  routing T_13_23.sp4_v_b_5 <X> T_13_23.lc_trk_g0_5
 (22 2)  (676 370)  (676 370)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (678 370)  (678 370)  routing T_13_23.top_op_7 <X> T_13_23.lc_trk_g0_7
 (26 2)  (680 370)  (680 370)  routing T_13_23.lc_trk_g0_7 <X> T_13_23.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 370)  (682 370)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 370)  (683 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 370)  (686 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 370)  (687 370)  routing T_13_23.lc_trk_g2_0 <X> T_13_23.wire_logic_cluster/lc_1/in_3
 (39 2)  (693 370)  (693 370)  LC_1 Logic Functioning bit
 (41 2)  (695 370)  (695 370)  LC_1 Logic Functioning bit
 (43 2)  (697 370)  (697 370)  LC_1 Logic Functioning bit
 (50 2)  (704 370)  (704 370)  Cascade bit: LH_LC01_inmux02_5

 (21 3)  (675 371)  (675 371)  routing T_13_23.top_op_7 <X> T_13_23.lc_trk_g0_7
 (26 3)  (680 371)  (680 371)  routing T_13_23.lc_trk_g0_7 <X> T_13_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 371)  (683 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 371)  (684 371)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_1/in_1
 (38 3)  (692 371)  (692 371)  LC_1 Logic Functioning bit
 (39 3)  (693 371)  (693 371)  LC_1 Logic Functioning bit
 (41 3)  (695 371)  (695 371)  LC_1 Logic Functioning bit
 (43 3)  (697 371)  (697 371)  LC_1 Logic Functioning bit
 (13 4)  (667 372)  (667 372)  routing T_13_23.sp4_h_l_40 <X> T_13_23.sp4_v_b_5
 (21 4)  (675 372)  (675 372)  routing T_13_23.sp4_h_r_19 <X> T_13_23.lc_trk_g1_3
 (22 4)  (676 372)  (676 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (677 372)  (677 372)  routing T_13_23.sp4_h_r_19 <X> T_13_23.lc_trk_g1_3
 (24 4)  (678 372)  (678 372)  routing T_13_23.sp4_h_r_19 <X> T_13_23.lc_trk_g1_3
 (26 4)  (680 372)  (680 372)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 372)  (681 372)  routing T_13_23.lc_trk_g3_0 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 372)  (682 372)  routing T_13_23.lc_trk_g3_0 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 372)  (683 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 372)  (686 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (39 4)  (693 372)  (693 372)  LC_2 Logic Functioning bit
 (40 4)  (694 372)  (694 372)  LC_2 Logic Functioning bit
 (50 4)  (704 372)  (704 372)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (666 373)  (666 373)  routing T_13_23.sp4_h_l_40 <X> T_13_23.sp4_v_b_5
 (21 5)  (675 373)  (675 373)  routing T_13_23.sp4_h_r_19 <X> T_13_23.lc_trk_g1_3
 (26 5)  (680 373)  (680 373)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 373)  (681 373)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 373)  (683 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 373)  (685 373)  routing T_13_23.lc_trk_g0_3 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 373)  (690 373)  LC_2 Logic Functioning bit
 (38 5)  (692 373)  (692 373)  LC_2 Logic Functioning bit
 (40 5)  (694 373)  (694 373)  LC_2 Logic Functioning bit
 (41 5)  (695 373)  (695 373)  LC_2 Logic Functioning bit
 (42 5)  (696 373)  (696 373)  LC_2 Logic Functioning bit
 (43 5)  (697 373)  (697 373)  LC_2 Logic Functioning bit
 (14 6)  (668 374)  (668 374)  routing T_13_23.sp4_v_t_1 <X> T_13_23.lc_trk_g1_4
 (15 6)  (669 374)  (669 374)  routing T_13_23.lft_op_5 <X> T_13_23.lc_trk_g1_5
 (17 6)  (671 374)  (671 374)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (672 374)  (672 374)  routing T_13_23.lft_op_5 <X> T_13_23.lc_trk_g1_5
 (21 6)  (675 374)  (675 374)  routing T_13_23.lft_op_7 <X> T_13_23.lc_trk_g1_7
 (22 6)  (676 374)  (676 374)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (678 374)  (678 374)  routing T_13_23.lft_op_7 <X> T_13_23.lc_trk_g1_7
 (27 6)  (681 374)  (681 374)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 374)  (682 374)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 374)  (683 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 374)  (684 374)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 374)  (685 374)  routing T_13_23.lc_trk_g1_5 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 374)  (686 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 374)  (688 374)  routing T_13_23.lc_trk_g1_5 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 374)  (690 374)  LC_3 Logic Functioning bit
 (38 6)  (692 374)  (692 374)  LC_3 Logic Functioning bit
 (39 6)  (693 374)  (693 374)  LC_3 Logic Functioning bit
 (40 6)  (694 374)  (694 374)  LC_3 Logic Functioning bit
 (43 6)  (697 374)  (697 374)  LC_3 Logic Functioning bit
 (50 6)  (704 374)  (704 374)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (668 375)  (668 375)  routing T_13_23.sp4_v_t_1 <X> T_13_23.lc_trk_g1_4
 (16 7)  (670 375)  (670 375)  routing T_13_23.sp4_v_t_1 <X> T_13_23.lc_trk_g1_4
 (17 7)  (671 375)  (671 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (27 7)  (681 375)  (681 375)  routing T_13_23.lc_trk_g3_0 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 375)  (682 375)  routing T_13_23.lc_trk_g3_0 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 375)  (683 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (38 7)  (692 375)  (692 375)  LC_3 Logic Functioning bit
 (39 7)  (693 375)  (693 375)  LC_3 Logic Functioning bit
 (41 7)  (695 375)  (695 375)  LC_3 Logic Functioning bit
 (14 8)  (668 376)  (668 376)  routing T_13_23.sp4_h_l_21 <X> T_13_23.lc_trk_g2_0
 (15 8)  (669 376)  (669 376)  routing T_13_23.tnl_op_1 <X> T_13_23.lc_trk_g2_1
 (17 8)  (671 376)  (671 376)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (28 8)  (682 376)  (682 376)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 376)  (683 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 376)  (684 376)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 376)  (686 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 376)  (687 376)  routing T_13_23.lc_trk_g2_1 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 376)  (690 376)  LC_4 Logic Functioning bit
 (38 8)  (692 376)  (692 376)  LC_4 Logic Functioning bit
 (47 8)  (701 376)  (701 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (704 376)  (704 376)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (669 377)  (669 377)  routing T_13_23.sp4_h_l_21 <X> T_13_23.lc_trk_g2_0
 (16 9)  (670 377)  (670 377)  routing T_13_23.sp4_h_l_21 <X> T_13_23.lc_trk_g2_0
 (17 9)  (671 377)  (671 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (672 377)  (672 377)  routing T_13_23.tnl_op_1 <X> T_13_23.lc_trk_g2_1
 (22 9)  (676 377)  (676 377)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (678 377)  (678 377)  routing T_13_23.tnl_op_2 <X> T_13_23.lc_trk_g2_2
 (25 9)  (679 377)  (679 377)  routing T_13_23.tnl_op_2 <X> T_13_23.lc_trk_g2_2
 (26 9)  (680 377)  (680 377)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 377)  (681 377)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 377)  (683 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 377)  (684 377)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_4/in_1
 (36 9)  (690 377)  (690 377)  LC_4 Logic Functioning bit
 (43 9)  (697 377)  (697 377)  LC_4 Logic Functioning bit
 (21 10)  (675 378)  (675 378)  routing T_13_23.sp4_h_l_34 <X> T_13_23.lc_trk_g2_7
 (22 10)  (676 378)  (676 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (677 378)  (677 378)  routing T_13_23.sp4_h_l_34 <X> T_13_23.lc_trk_g2_7
 (24 10)  (678 378)  (678 378)  routing T_13_23.sp4_h_l_34 <X> T_13_23.lc_trk_g2_7
 (21 11)  (675 379)  (675 379)  routing T_13_23.sp4_h_l_34 <X> T_13_23.lc_trk_g2_7
 (14 12)  (668 380)  (668 380)  routing T_13_23.sp4_h_r_40 <X> T_13_23.lc_trk_g3_0
 (26 12)  (680 380)  (680 380)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 380)  (681 380)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 380)  (682 380)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 380)  (683 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 380)  (686 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 380)  (687 380)  routing T_13_23.lc_trk_g3_0 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 380)  (688 380)  routing T_13_23.lc_trk_g3_0 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 380)  (690 380)  LC_6 Logic Functioning bit
 (38 12)  (692 380)  (692 380)  LC_6 Logic Functioning bit
 (42 12)  (696 380)  (696 380)  LC_6 Logic Functioning bit
 (43 12)  (697 380)  (697 380)  LC_6 Logic Functioning bit
 (14 13)  (668 381)  (668 381)  routing T_13_23.sp4_h_r_40 <X> T_13_23.lc_trk_g3_0
 (15 13)  (669 381)  (669 381)  routing T_13_23.sp4_h_r_40 <X> T_13_23.lc_trk_g3_0
 (16 13)  (670 381)  (670 381)  routing T_13_23.sp4_h_r_40 <X> T_13_23.lc_trk_g3_0
 (17 13)  (671 381)  (671 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (676 381)  (676 381)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (678 381)  (678 381)  routing T_13_23.tnl_op_2 <X> T_13_23.lc_trk_g3_2
 (25 13)  (679 381)  (679 381)  routing T_13_23.tnl_op_2 <X> T_13_23.lc_trk_g3_2
 (26 13)  (680 381)  (680 381)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 381)  (681 381)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 381)  (683 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 381)  (684 381)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 381)  (686 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (688 381)  (688 381)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.input_2_6
 (35 13)  (689 381)  (689 381)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.input_2_6
 (36 13)  (690 381)  (690 381)  LC_6 Logic Functioning bit
 (37 13)  (691 381)  (691 381)  LC_6 Logic Functioning bit
 (41 13)  (695 381)  (695 381)  LC_6 Logic Functioning bit
 (43 13)  (697 381)  (697 381)  LC_6 Logic Functioning bit
 (15 14)  (669 382)  (669 382)  routing T_13_23.tnl_op_5 <X> T_13_23.lc_trk_g3_5
 (17 14)  (671 382)  (671 382)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (10 15)  (664 383)  (664 383)  routing T_13_23.sp4_h_l_40 <X> T_13_23.sp4_v_t_47
 (18 15)  (672 383)  (672 383)  routing T_13_23.tnl_op_5 <X> T_13_23.lc_trk_g3_5


LogicTile_14_23

 (9 0)  (717 368)  (717 368)  routing T_14_23.sp4_h_l_47 <X> T_14_23.sp4_h_r_1
 (10 0)  (718 368)  (718 368)  routing T_14_23.sp4_h_l_47 <X> T_14_23.sp4_h_r_1
 (12 0)  (720 368)  (720 368)  routing T_14_23.sp4_h_l_46 <X> T_14_23.sp4_h_r_2
 (29 0)  (737 368)  (737 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 368)  (738 368)  routing T_14_23.lc_trk_g0_5 <X> T_14_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 368)  (739 368)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 368)  (740 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 368)  (741 368)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 368)  (742 368)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 368)  (744 368)  LC_0 Logic Functioning bit
 (38 0)  (746 368)  (746 368)  LC_0 Logic Functioning bit
 (52 0)  (760 368)  (760 368)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (13 1)  (721 369)  (721 369)  routing T_14_23.sp4_h_l_46 <X> T_14_23.sp4_h_r_2
 (26 1)  (734 369)  (734 369)  routing T_14_23.lc_trk_g2_2 <X> T_14_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 369)  (736 369)  routing T_14_23.lc_trk_g2_2 <X> T_14_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 369)  (737 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (41 1)  (749 369)  (749 369)  LC_0 Logic Functioning bit
 (43 1)  (751 369)  (751 369)  LC_0 Logic Functioning bit
 (16 2)  (724 370)  (724 370)  routing T_14_23.sp4_v_b_5 <X> T_14_23.lc_trk_g0_5
 (17 2)  (725 370)  (725 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (726 370)  (726 370)  routing T_14_23.sp4_v_b_5 <X> T_14_23.lc_trk_g0_5
 (3 4)  (711 372)  (711 372)  routing T_14_23.sp12_v_t_23 <X> T_14_23.sp12_h_r_0
 (26 4)  (734 372)  (734 372)  routing T_14_23.lc_trk_g1_5 <X> T_14_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 372)  (735 372)  routing T_14_23.lc_trk_g1_2 <X> T_14_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 372)  (737 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 372)  (740 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 372)  (741 372)  routing T_14_23.lc_trk_g3_2 <X> T_14_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 372)  (742 372)  routing T_14_23.lc_trk_g3_2 <X> T_14_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 372)  (744 372)  LC_2 Logic Functioning bit
 (38 4)  (746 372)  (746 372)  LC_2 Logic Functioning bit
 (41 4)  (749 372)  (749 372)  LC_2 Logic Functioning bit
 (43 4)  (751 372)  (751 372)  LC_2 Logic Functioning bit
 (52 4)  (760 372)  (760 372)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (730 373)  (730 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (731 373)  (731 373)  routing T_14_23.sp4_v_b_18 <X> T_14_23.lc_trk_g1_2
 (24 5)  (732 373)  (732 373)  routing T_14_23.sp4_v_b_18 <X> T_14_23.lc_trk_g1_2
 (27 5)  (735 373)  (735 373)  routing T_14_23.lc_trk_g1_5 <X> T_14_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 373)  (737 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 373)  (738 373)  routing T_14_23.lc_trk_g1_2 <X> T_14_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 373)  (739 373)  routing T_14_23.lc_trk_g3_2 <X> T_14_23.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 373)  (745 373)  LC_2 Logic Functioning bit
 (39 5)  (747 373)  (747 373)  LC_2 Logic Functioning bit
 (16 6)  (724 374)  (724 374)  routing T_14_23.sp4_v_b_5 <X> T_14_23.lc_trk_g1_5
 (17 6)  (725 374)  (725 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (726 374)  (726 374)  routing T_14_23.sp4_v_b_5 <X> T_14_23.lc_trk_g1_5
 (25 8)  (733 376)  (733 376)  routing T_14_23.sp4_h_r_42 <X> T_14_23.lc_trk_g2_2
 (22 9)  (730 377)  (730 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (731 377)  (731 377)  routing T_14_23.sp4_h_r_42 <X> T_14_23.lc_trk_g2_2
 (24 9)  (732 377)  (732 377)  routing T_14_23.sp4_h_r_42 <X> T_14_23.lc_trk_g2_2
 (25 9)  (733 377)  (733 377)  routing T_14_23.sp4_h_r_42 <X> T_14_23.lc_trk_g2_2
 (22 13)  (730 381)  (730 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (731 381)  (731 381)  routing T_14_23.sp4_h_l_15 <X> T_14_23.lc_trk_g3_2
 (24 13)  (732 381)  (732 381)  routing T_14_23.sp4_h_l_15 <X> T_14_23.lc_trk_g3_2
 (25 13)  (733 381)  (733 381)  routing T_14_23.sp4_h_l_15 <X> T_14_23.lc_trk_g3_2
 (10 14)  (718 382)  (718 382)  routing T_14_23.sp4_v_b_5 <X> T_14_23.sp4_h_l_47
 (14 14)  (722 382)  (722 382)  routing T_14_23.sp4_h_r_36 <X> T_14_23.lc_trk_g3_4
 (15 15)  (723 383)  (723 383)  routing T_14_23.sp4_h_r_36 <X> T_14_23.lc_trk_g3_4
 (16 15)  (724 383)  (724 383)  routing T_14_23.sp4_h_r_36 <X> T_14_23.lc_trk_g3_4
 (17 15)  (725 383)  (725 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_17_23

 (26 2)  (900 370)  (900 370)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 370)  (901 370)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 370)  (902 370)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 370)  (903 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 370)  (904 370)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 370)  (905 370)  routing T_17_23.lc_trk_g0_6 <X> T_17_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 370)  (906 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 370)  (910 370)  LC_1 Logic Functioning bit
 (38 2)  (912 370)  (912 370)  LC_1 Logic Functioning bit
 (22 3)  (896 371)  (896 371)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (897 371)  (897 371)  routing T_17_23.sp12_h_r_14 <X> T_17_23.lc_trk_g0_6
 (27 3)  (901 371)  (901 371)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 371)  (902 371)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 371)  (903 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 371)  (904 371)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 371)  (905 371)  routing T_17_23.lc_trk_g0_6 <X> T_17_23.wire_logic_cluster/lc_1/in_3
 (40 3)  (914 371)  (914 371)  LC_1 Logic Functioning bit
 (42 3)  (916 371)  (916 371)  LC_1 Logic Functioning bit
 (46 3)  (920 371)  (920 371)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (14 14)  (888 382)  (888 382)  routing T_17_23.sp4_h_r_36 <X> T_17_23.lc_trk_g3_4
 (21 14)  (895 382)  (895 382)  routing T_17_23.sp4_h_r_39 <X> T_17_23.lc_trk_g3_7
 (22 14)  (896 382)  (896 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (897 382)  (897 382)  routing T_17_23.sp4_h_r_39 <X> T_17_23.lc_trk_g3_7
 (24 14)  (898 382)  (898 382)  routing T_17_23.sp4_h_r_39 <X> T_17_23.lc_trk_g3_7
 (15 15)  (889 383)  (889 383)  routing T_17_23.sp4_h_r_36 <X> T_17_23.lc_trk_g3_4
 (16 15)  (890 383)  (890 383)  routing T_17_23.sp4_h_r_36 <X> T_17_23.lc_trk_g3_4
 (17 15)  (891 383)  (891 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_18_23

 (0 2)  (928 370)  (928 370)  routing T_18_23.glb_netwk_6 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (1 2)  (929 370)  (929 370)  routing T_18_23.glb_netwk_6 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (2 2)  (930 370)  (930 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (954 370)  (954 370)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (28 2)  (956 370)  (956 370)  routing T_18_23.lc_trk_g2_2 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 370)  (957 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 370)  (960 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 370)  (962 370)  routing T_18_23.lc_trk_g1_1 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 370)  (964 370)  LC_1 Logic Functioning bit
 (37 2)  (965 370)  (965 370)  LC_1 Logic Functioning bit
 (38 2)  (966 370)  (966 370)  LC_1 Logic Functioning bit
 (43 2)  (971 370)  (971 370)  LC_1 Logic Functioning bit
 (45 2)  (973 370)  (973 370)  LC_1 Logic Functioning bit
 (47 2)  (975 370)  (975 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (26 3)  (954 371)  (954 371)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 371)  (955 371)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 371)  (956 371)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 371)  (957 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 371)  (958 371)  routing T_18_23.lc_trk_g2_2 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (960 371)  (960 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (961 371)  (961 371)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.input_2_1
 (34 3)  (962 371)  (962 371)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.input_2_1
 (35 3)  (963 371)  (963 371)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.input_2_1
 (36 3)  (964 371)  (964 371)  LC_1 Logic Functioning bit
 (41 3)  (969 371)  (969 371)  LC_1 Logic Functioning bit
 (42 3)  (970 371)  (970 371)  LC_1 Logic Functioning bit
 (43 3)  (971 371)  (971 371)  LC_1 Logic Functioning bit
 (51 3)  (979 371)  (979 371)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (943 372)  (943 372)  routing T_18_23.sp4_h_l_4 <X> T_18_23.lc_trk_g1_1
 (16 4)  (944 372)  (944 372)  routing T_18_23.sp4_h_l_4 <X> T_18_23.lc_trk_g1_1
 (17 4)  (945 372)  (945 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (946 372)  (946 372)  routing T_18_23.sp4_h_l_4 <X> T_18_23.lc_trk_g1_1
 (18 5)  (946 373)  (946 373)  routing T_18_23.sp4_h_l_4 <X> T_18_23.lc_trk_g1_1
 (25 8)  (953 376)  (953 376)  routing T_18_23.rgt_op_2 <X> T_18_23.lc_trk_g2_2
 (22 9)  (950 377)  (950 377)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (952 377)  (952 377)  routing T_18_23.rgt_op_2 <X> T_18_23.lc_trk_g2_2
 (15 10)  (943 378)  (943 378)  routing T_18_23.rgt_op_5 <X> T_18_23.lc_trk_g2_5
 (17 10)  (945 378)  (945 378)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (946 378)  (946 378)  routing T_18_23.rgt_op_5 <X> T_18_23.lc_trk_g2_5
 (28 12)  (956 380)  (956 380)  routing T_18_23.lc_trk_g2_5 <X> T_18_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 380)  (957 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 380)  (958 380)  routing T_18_23.lc_trk_g2_5 <X> T_18_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 380)  (959 380)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 380)  (960 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 380)  (961 380)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 380)  (962 380)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 380)  (963 380)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.input_2_6
 (36 12)  (964 380)  (964 380)  LC_6 Logic Functioning bit
 (37 12)  (965 380)  (965 380)  LC_6 Logic Functioning bit
 (38 12)  (966 380)  (966 380)  LC_6 Logic Functioning bit
 (43 12)  (971 380)  (971 380)  LC_6 Logic Functioning bit
 (45 12)  (973 380)  (973 380)  LC_6 Logic Functioning bit
 (52 12)  (980 380)  (980 380)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (950 381)  (950 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (951 381)  (951 381)  routing T_18_23.sp4_v_b_42 <X> T_18_23.lc_trk_g3_2
 (24 13)  (952 381)  (952 381)  routing T_18_23.sp4_v_b_42 <X> T_18_23.lc_trk_g3_2
 (27 13)  (955 381)  (955 381)  routing T_18_23.lc_trk_g1_1 <X> T_18_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 381)  (957 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 381)  (959 381)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 381)  (960 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (961 381)  (961 381)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.input_2_6
 (34 13)  (962 381)  (962 381)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.input_2_6
 (36 13)  (964 381)  (964 381)  LC_6 Logic Functioning bit
 (41 13)  (969 381)  (969 381)  LC_6 Logic Functioning bit
 (42 13)  (970 381)  (970 381)  LC_6 Logic Functioning bit
 (43 13)  (971 381)  (971 381)  LC_6 Logic Functioning bit
 (46 13)  (974 381)  (974 381)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (928 382)  (928 382)  routing T_18_23.glb_netwk_4 <X> T_18_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 382)  (929 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (945 382)  (945 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 15)  (950 383)  (950 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_19_23

 (15 0)  (997 368)  (997 368)  routing T_19_23.lft_op_1 <X> T_19_23.lc_trk_g0_1
 (17 0)  (999 368)  (999 368)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1000 368)  (1000 368)  routing T_19_23.lft_op_1 <X> T_19_23.lc_trk_g0_1
 (27 0)  (1009 368)  (1009 368)  routing T_19_23.lc_trk_g3_0 <X> T_19_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 368)  (1010 368)  routing T_19_23.lc_trk_g3_0 <X> T_19_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 368)  (1011 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 368)  (1013 368)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 368)  (1014 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 368)  (1016 368)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 368)  (1017 368)  routing T_19_23.lc_trk_g0_6 <X> T_19_23.input_2_0
 (36 0)  (1018 368)  (1018 368)  LC_0 Logic Functioning bit
 (37 0)  (1019 368)  (1019 368)  LC_0 Logic Functioning bit
 (38 0)  (1020 368)  (1020 368)  LC_0 Logic Functioning bit
 (39 0)  (1021 368)  (1021 368)  LC_0 Logic Functioning bit
 (44 0)  (1026 368)  (1026 368)  LC_0 Logic Functioning bit
 (31 1)  (1013 369)  (1013 369)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 369)  (1014 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1017 369)  (1017 369)  routing T_19_23.lc_trk_g0_6 <X> T_19_23.input_2_0
 (40 1)  (1022 369)  (1022 369)  LC_0 Logic Functioning bit
 (41 1)  (1023 369)  (1023 369)  LC_0 Logic Functioning bit
 (42 1)  (1024 369)  (1024 369)  LC_0 Logic Functioning bit
 (43 1)  (1025 369)  (1025 369)  LC_0 Logic Functioning bit
 (28 2)  (1010 370)  (1010 370)  routing T_19_23.lc_trk_g2_4 <X> T_19_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 370)  (1011 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 370)  (1012 370)  routing T_19_23.lc_trk_g2_4 <X> T_19_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 370)  (1014 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 370)  (1018 370)  LC_1 Logic Functioning bit
 (37 2)  (1019 370)  (1019 370)  LC_1 Logic Functioning bit
 (38 2)  (1020 370)  (1020 370)  LC_1 Logic Functioning bit
 (39 2)  (1021 370)  (1021 370)  LC_1 Logic Functioning bit
 (44 2)  (1026 370)  (1026 370)  LC_1 Logic Functioning bit
 (22 3)  (1004 371)  (1004 371)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1006 371)  (1006 371)  routing T_19_23.top_op_6 <X> T_19_23.lc_trk_g0_6
 (25 3)  (1007 371)  (1007 371)  routing T_19_23.top_op_6 <X> T_19_23.lc_trk_g0_6
 (40 3)  (1022 371)  (1022 371)  LC_1 Logic Functioning bit
 (41 3)  (1023 371)  (1023 371)  LC_1 Logic Functioning bit
 (42 3)  (1024 371)  (1024 371)  LC_1 Logic Functioning bit
 (43 3)  (1025 371)  (1025 371)  LC_1 Logic Functioning bit
 (53 3)  (1035 371)  (1035 371)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (29 4)  (1011 372)  (1011 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 372)  (1014 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 372)  (1018 372)  LC_2 Logic Functioning bit
 (37 4)  (1019 372)  (1019 372)  LC_2 Logic Functioning bit
 (38 4)  (1020 372)  (1020 372)  LC_2 Logic Functioning bit
 (39 4)  (1021 372)  (1021 372)  LC_2 Logic Functioning bit
 (44 4)  (1026 372)  (1026 372)  LC_2 Logic Functioning bit
 (40 5)  (1022 373)  (1022 373)  LC_2 Logic Functioning bit
 (41 5)  (1023 373)  (1023 373)  LC_2 Logic Functioning bit
 (42 5)  (1024 373)  (1024 373)  LC_2 Logic Functioning bit
 (43 5)  (1025 373)  (1025 373)  LC_2 Logic Functioning bit
 (27 6)  (1009 374)  (1009 374)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 374)  (1010 374)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 374)  (1011 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 374)  (1012 374)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 374)  (1014 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 374)  (1018 374)  LC_3 Logic Functioning bit
 (37 6)  (1019 374)  (1019 374)  LC_3 Logic Functioning bit
 (38 6)  (1020 374)  (1020 374)  LC_3 Logic Functioning bit
 (39 6)  (1021 374)  (1021 374)  LC_3 Logic Functioning bit
 (44 6)  (1026 374)  (1026 374)  LC_3 Logic Functioning bit
 (22 7)  (1004 375)  (1004 375)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1006 375)  (1006 375)  routing T_19_23.top_op_6 <X> T_19_23.lc_trk_g1_6
 (25 7)  (1007 375)  (1007 375)  routing T_19_23.top_op_6 <X> T_19_23.lc_trk_g1_6
 (30 7)  (1012 375)  (1012 375)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_3/in_1
 (40 7)  (1022 375)  (1022 375)  LC_3 Logic Functioning bit
 (41 7)  (1023 375)  (1023 375)  LC_3 Logic Functioning bit
 (42 7)  (1024 375)  (1024 375)  LC_3 Logic Functioning bit
 (43 7)  (1025 375)  (1025 375)  LC_3 Logic Functioning bit
 (15 8)  (997 376)  (997 376)  routing T_19_23.rgt_op_1 <X> T_19_23.lc_trk_g2_1
 (17 8)  (999 376)  (999 376)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1000 376)  (1000 376)  routing T_19_23.rgt_op_1 <X> T_19_23.lc_trk_g2_1
 (27 8)  (1009 376)  (1009 376)  routing T_19_23.lc_trk_g3_4 <X> T_19_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 376)  (1010 376)  routing T_19_23.lc_trk_g3_4 <X> T_19_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 376)  (1011 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 376)  (1012 376)  routing T_19_23.lc_trk_g3_4 <X> T_19_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 376)  (1014 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 376)  (1018 376)  LC_4 Logic Functioning bit
 (37 8)  (1019 376)  (1019 376)  LC_4 Logic Functioning bit
 (38 8)  (1020 376)  (1020 376)  LC_4 Logic Functioning bit
 (39 8)  (1021 376)  (1021 376)  LC_4 Logic Functioning bit
 (44 8)  (1026 376)  (1026 376)  LC_4 Logic Functioning bit
 (40 9)  (1022 377)  (1022 377)  LC_4 Logic Functioning bit
 (41 9)  (1023 377)  (1023 377)  LC_4 Logic Functioning bit
 (42 9)  (1024 377)  (1024 377)  LC_4 Logic Functioning bit
 (43 9)  (1025 377)  (1025 377)  LC_4 Logic Functioning bit
 (27 10)  (1009 378)  (1009 378)  routing T_19_23.lc_trk_g3_1 <X> T_19_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 378)  (1010 378)  routing T_19_23.lc_trk_g3_1 <X> T_19_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 378)  (1011 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 378)  (1014 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 378)  (1018 378)  LC_5 Logic Functioning bit
 (37 10)  (1019 378)  (1019 378)  LC_5 Logic Functioning bit
 (38 10)  (1020 378)  (1020 378)  LC_5 Logic Functioning bit
 (39 10)  (1021 378)  (1021 378)  LC_5 Logic Functioning bit
 (44 10)  (1026 378)  (1026 378)  LC_5 Logic Functioning bit
 (15 11)  (997 379)  (997 379)  routing T_19_23.sp4_v_t_33 <X> T_19_23.lc_trk_g2_4
 (16 11)  (998 379)  (998 379)  routing T_19_23.sp4_v_t_33 <X> T_19_23.lc_trk_g2_4
 (17 11)  (999 379)  (999 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (40 11)  (1022 379)  (1022 379)  LC_5 Logic Functioning bit
 (41 11)  (1023 379)  (1023 379)  LC_5 Logic Functioning bit
 (42 11)  (1024 379)  (1024 379)  LC_5 Logic Functioning bit
 (43 11)  (1025 379)  (1025 379)  LC_5 Logic Functioning bit
 (14 12)  (996 380)  (996 380)  routing T_19_23.rgt_op_0 <X> T_19_23.lc_trk_g3_0
 (15 12)  (997 380)  (997 380)  routing T_19_23.sp4_h_r_25 <X> T_19_23.lc_trk_g3_1
 (16 12)  (998 380)  (998 380)  routing T_19_23.sp4_h_r_25 <X> T_19_23.lc_trk_g3_1
 (17 12)  (999 380)  (999 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (1003 380)  (1003 380)  routing T_19_23.rgt_op_3 <X> T_19_23.lc_trk_g3_3
 (22 12)  (1004 380)  (1004 380)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1006 380)  (1006 380)  routing T_19_23.rgt_op_3 <X> T_19_23.lc_trk_g3_3
 (28 12)  (1010 380)  (1010 380)  routing T_19_23.lc_trk_g2_1 <X> T_19_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 380)  (1011 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 380)  (1014 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 380)  (1018 380)  LC_6 Logic Functioning bit
 (37 12)  (1019 380)  (1019 380)  LC_6 Logic Functioning bit
 (38 12)  (1020 380)  (1020 380)  LC_6 Logic Functioning bit
 (39 12)  (1021 380)  (1021 380)  LC_6 Logic Functioning bit
 (44 12)  (1026 380)  (1026 380)  LC_6 Logic Functioning bit
 (15 13)  (997 381)  (997 381)  routing T_19_23.rgt_op_0 <X> T_19_23.lc_trk_g3_0
 (17 13)  (999 381)  (999 381)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (1000 381)  (1000 381)  routing T_19_23.sp4_h_r_25 <X> T_19_23.lc_trk_g3_1
 (40 13)  (1022 381)  (1022 381)  LC_6 Logic Functioning bit
 (41 13)  (1023 381)  (1023 381)  LC_6 Logic Functioning bit
 (42 13)  (1024 381)  (1024 381)  LC_6 Logic Functioning bit
 (43 13)  (1025 381)  (1025 381)  LC_6 Logic Functioning bit
 (21 14)  (1003 382)  (1003 382)  routing T_19_23.rgt_op_7 <X> T_19_23.lc_trk_g3_7
 (22 14)  (1004 382)  (1004 382)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1006 382)  (1006 382)  routing T_19_23.rgt_op_7 <X> T_19_23.lc_trk_g3_7
 (27 14)  (1009 382)  (1009 382)  routing T_19_23.lc_trk_g3_3 <X> T_19_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 382)  (1010 382)  routing T_19_23.lc_trk_g3_3 <X> T_19_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 382)  (1011 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 382)  (1014 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 382)  (1018 382)  LC_7 Logic Functioning bit
 (37 14)  (1019 382)  (1019 382)  LC_7 Logic Functioning bit
 (38 14)  (1020 382)  (1020 382)  LC_7 Logic Functioning bit
 (39 14)  (1021 382)  (1021 382)  LC_7 Logic Functioning bit
 (44 14)  (1026 382)  (1026 382)  LC_7 Logic Functioning bit
 (14 15)  (996 383)  (996 383)  routing T_19_23.tnl_op_4 <X> T_19_23.lc_trk_g3_4
 (15 15)  (997 383)  (997 383)  routing T_19_23.tnl_op_4 <X> T_19_23.lc_trk_g3_4
 (17 15)  (999 383)  (999 383)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (30 15)  (1012 383)  (1012 383)  routing T_19_23.lc_trk_g3_3 <X> T_19_23.wire_logic_cluster/lc_7/in_1
 (40 15)  (1022 383)  (1022 383)  LC_7 Logic Functioning bit
 (41 15)  (1023 383)  (1023 383)  LC_7 Logic Functioning bit
 (42 15)  (1024 383)  (1024 383)  LC_7 Logic Functioning bit
 (43 15)  (1025 383)  (1025 383)  LC_7 Logic Functioning bit


LogicTile_20_23

 (26 0)  (1062 368)  (1062 368)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 368)  (1063 368)  routing T_20_23.lc_trk_g1_0 <X> T_20_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 368)  (1065 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 368)  (1067 368)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 368)  (1068 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 368)  (1069 368)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 368)  (1072 368)  LC_0 Logic Functioning bit
 (37 0)  (1073 368)  (1073 368)  LC_0 Logic Functioning bit
 (38 0)  (1074 368)  (1074 368)  LC_0 Logic Functioning bit
 (43 0)  (1079 368)  (1079 368)  LC_0 Logic Functioning bit
 (45 0)  (1081 368)  (1081 368)  LC_0 Logic Functioning bit
 (14 1)  (1050 369)  (1050 369)  routing T_20_23.top_op_0 <X> T_20_23.lc_trk_g0_0
 (15 1)  (1051 369)  (1051 369)  routing T_20_23.top_op_0 <X> T_20_23.lc_trk_g0_0
 (17 1)  (1053 369)  (1053 369)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (28 1)  (1064 369)  (1064 369)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 369)  (1065 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 369)  (1067 369)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 369)  (1068 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1069 369)  (1069 369)  routing T_20_23.lc_trk_g3_1 <X> T_20_23.input_2_0
 (34 1)  (1070 369)  (1070 369)  routing T_20_23.lc_trk_g3_1 <X> T_20_23.input_2_0
 (36 1)  (1072 369)  (1072 369)  LC_0 Logic Functioning bit
 (41 1)  (1077 369)  (1077 369)  LC_0 Logic Functioning bit
 (42 1)  (1078 369)  (1078 369)  LC_0 Logic Functioning bit
 (43 1)  (1079 369)  (1079 369)  LC_0 Logic Functioning bit
 (53 1)  (1089 369)  (1089 369)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1036 370)  (1036 370)  routing T_20_23.glb_netwk_6 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 370)  (1037 370)  routing T_20_23.glb_netwk_6 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 370)  (1038 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (1061 370)  (1061 370)  routing T_20_23.lft_op_6 <X> T_20_23.lc_trk_g0_6
 (26 2)  (1062 370)  (1062 370)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_1/in_0
 (29 2)  (1065 370)  (1065 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 370)  (1067 370)  routing T_20_23.lc_trk_g0_6 <X> T_20_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 370)  (1068 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 370)  (1071 370)  routing T_20_23.lc_trk_g3_4 <X> T_20_23.input_2_1
 (36 2)  (1072 370)  (1072 370)  LC_1 Logic Functioning bit
 (38 2)  (1074 370)  (1074 370)  LC_1 Logic Functioning bit
 (39 2)  (1075 370)  (1075 370)  LC_1 Logic Functioning bit
 (41 2)  (1077 370)  (1077 370)  LC_1 Logic Functioning bit
 (45 2)  (1081 370)  (1081 370)  LC_1 Logic Functioning bit
 (52 2)  (1088 370)  (1088 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (22 3)  (1058 371)  (1058 371)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1060 371)  (1060 371)  routing T_20_23.lft_op_6 <X> T_20_23.lc_trk_g0_6
 (26 3)  (1062 371)  (1062 371)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 371)  (1064 371)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 371)  (1065 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 371)  (1067 371)  routing T_20_23.lc_trk_g0_6 <X> T_20_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 371)  (1068 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (1069 371)  (1069 371)  routing T_20_23.lc_trk_g3_4 <X> T_20_23.input_2_1
 (34 3)  (1070 371)  (1070 371)  routing T_20_23.lc_trk_g3_4 <X> T_20_23.input_2_1
 (36 3)  (1072 371)  (1072 371)  LC_1 Logic Functioning bit
 (37 3)  (1073 371)  (1073 371)  LC_1 Logic Functioning bit
 (38 3)  (1074 371)  (1074 371)  LC_1 Logic Functioning bit
 (43 3)  (1079 371)  (1079 371)  LC_1 Logic Functioning bit
 (14 4)  (1050 372)  (1050 372)  routing T_20_23.lft_op_0 <X> T_20_23.lc_trk_g1_0
 (21 4)  (1057 372)  (1057 372)  routing T_20_23.lft_op_3 <X> T_20_23.lc_trk_g1_3
 (22 4)  (1058 372)  (1058 372)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1060 372)  (1060 372)  routing T_20_23.lft_op_3 <X> T_20_23.lc_trk_g1_3
 (15 5)  (1051 373)  (1051 373)  routing T_20_23.lft_op_0 <X> T_20_23.lc_trk_g1_0
 (17 5)  (1053 373)  (1053 373)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (3 6)  (1039 374)  (1039 374)  routing T_20_23.sp12_v_b_0 <X> T_20_23.sp12_v_t_23
 (21 6)  (1057 374)  (1057 374)  routing T_20_23.lft_op_7 <X> T_20_23.lc_trk_g1_7
 (22 6)  (1058 374)  (1058 374)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1060 374)  (1060 374)  routing T_20_23.lft_op_7 <X> T_20_23.lc_trk_g1_7
 (26 6)  (1062 374)  (1062 374)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 374)  (1063 374)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 374)  (1065 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 374)  (1066 374)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 374)  (1067 374)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 374)  (1068 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 374)  (1069 374)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 374)  (1072 374)  LC_3 Logic Functioning bit
 (37 6)  (1073 374)  (1073 374)  LC_3 Logic Functioning bit
 (38 6)  (1074 374)  (1074 374)  LC_3 Logic Functioning bit
 (43 6)  (1079 374)  (1079 374)  LC_3 Logic Functioning bit
 (45 6)  (1081 374)  (1081 374)  LC_3 Logic Functioning bit
 (22 7)  (1058 375)  (1058 375)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1060 375)  (1060 375)  routing T_20_23.top_op_6 <X> T_20_23.lc_trk_g1_6
 (25 7)  (1061 375)  (1061 375)  routing T_20_23.top_op_6 <X> T_20_23.lc_trk_g1_6
 (26 7)  (1062 375)  (1062 375)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 375)  (1064 375)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 375)  (1065 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 375)  (1066 375)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (1068 375)  (1068 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (1069 375)  (1069 375)  routing T_20_23.lc_trk_g3_0 <X> T_20_23.input_2_3
 (34 7)  (1070 375)  (1070 375)  routing T_20_23.lc_trk_g3_0 <X> T_20_23.input_2_3
 (36 7)  (1072 375)  (1072 375)  LC_3 Logic Functioning bit
 (41 7)  (1077 375)  (1077 375)  LC_3 Logic Functioning bit
 (42 7)  (1078 375)  (1078 375)  LC_3 Logic Functioning bit
 (43 7)  (1079 375)  (1079 375)  LC_3 Logic Functioning bit
 (53 7)  (1089 375)  (1089 375)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (22 8)  (1058 376)  (1058 376)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (1060 376)  (1060 376)  routing T_20_23.tnl_op_3 <X> T_20_23.lc_trk_g2_3
 (25 8)  (1061 376)  (1061 376)  routing T_20_23.sp4_v_t_23 <X> T_20_23.lc_trk_g2_2
 (26 8)  (1062 376)  (1062 376)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (28 8)  (1064 376)  (1064 376)  routing T_20_23.lc_trk_g2_3 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 376)  (1065 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 376)  (1067 376)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 376)  (1068 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 376)  (1069 376)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 376)  (1072 376)  LC_4 Logic Functioning bit
 (37 8)  (1073 376)  (1073 376)  LC_4 Logic Functioning bit
 (38 8)  (1074 376)  (1074 376)  LC_4 Logic Functioning bit
 (43 8)  (1079 376)  (1079 376)  LC_4 Logic Functioning bit
 (45 8)  (1081 376)  (1081 376)  LC_4 Logic Functioning bit
 (46 8)  (1082 376)  (1082 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (1083 376)  (1083 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (21 9)  (1057 377)  (1057 377)  routing T_20_23.tnl_op_3 <X> T_20_23.lc_trk_g2_3
 (22 9)  (1058 377)  (1058 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1059 377)  (1059 377)  routing T_20_23.sp4_v_t_23 <X> T_20_23.lc_trk_g2_2
 (25 9)  (1061 377)  (1061 377)  routing T_20_23.sp4_v_t_23 <X> T_20_23.lc_trk_g2_2
 (28 9)  (1064 377)  (1064 377)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 377)  (1065 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 377)  (1066 377)  routing T_20_23.lc_trk_g2_3 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 377)  (1067 377)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 377)  (1068 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (1069 377)  (1069 377)  routing T_20_23.lc_trk_g2_2 <X> T_20_23.input_2_4
 (35 9)  (1071 377)  (1071 377)  routing T_20_23.lc_trk_g2_2 <X> T_20_23.input_2_4
 (36 9)  (1072 377)  (1072 377)  LC_4 Logic Functioning bit
 (41 9)  (1077 377)  (1077 377)  LC_4 Logic Functioning bit
 (42 9)  (1078 377)  (1078 377)  LC_4 Logic Functioning bit
 (43 9)  (1079 377)  (1079 377)  LC_4 Logic Functioning bit
 (46 9)  (1082 377)  (1082 377)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (1089 377)  (1089 377)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (22 10)  (1058 378)  (1058 378)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (1060 378)  (1060 378)  routing T_20_23.tnr_op_7 <X> T_20_23.lc_trk_g2_7
 (14 11)  (1050 379)  (1050 379)  routing T_20_23.sp4_r_v_b_36 <X> T_20_23.lc_trk_g2_4
 (17 11)  (1053 379)  (1053 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (14 12)  (1050 380)  (1050 380)  routing T_20_23.rgt_op_0 <X> T_20_23.lc_trk_g3_0
 (15 12)  (1051 380)  (1051 380)  routing T_20_23.rgt_op_1 <X> T_20_23.lc_trk_g3_1
 (17 12)  (1053 380)  (1053 380)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1054 380)  (1054 380)  routing T_20_23.rgt_op_1 <X> T_20_23.lc_trk_g3_1
 (15 13)  (1051 381)  (1051 381)  routing T_20_23.rgt_op_0 <X> T_20_23.lc_trk_g3_0
 (17 13)  (1053 381)  (1053 381)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (0 14)  (1036 382)  (1036 382)  routing T_20_23.glb_netwk_4 <X> T_20_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 382)  (1037 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (1062 382)  (1062 382)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 382)  (1063 382)  routing T_20_23.lc_trk_g1_3 <X> T_20_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 382)  (1065 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 382)  (1067 382)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 382)  (1068 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 382)  (1069 382)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 382)  (1071 382)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.input_2_7
 (36 14)  (1072 382)  (1072 382)  LC_7 Logic Functioning bit
 (37 14)  (1073 382)  (1073 382)  LC_7 Logic Functioning bit
 (38 14)  (1074 382)  (1074 382)  LC_7 Logic Functioning bit
 (43 14)  (1079 382)  (1079 382)  LC_7 Logic Functioning bit
 (45 14)  (1081 382)  (1081 382)  LC_7 Logic Functioning bit
 (17 15)  (1053 383)  (1053 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (26 15)  (1062 383)  (1062 383)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 383)  (1064 383)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 383)  (1065 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 383)  (1066 383)  routing T_20_23.lc_trk_g1_3 <X> T_20_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (1068 383)  (1068 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (1070 383)  (1070 383)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.input_2_7
 (35 15)  (1071 383)  (1071 383)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.input_2_7
 (36 15)  (1072 383)  (1072 383)  LC_7 Logic Functioning bit
 (41 15)  (1077 383)  (1077 383)  LC_7 Logic Functioning bit
 (42 15)  (1078 383)  (1078 383)  LC_7 Logic Functioning bit
 (43 15)  (1079 383)  (1079 383)  LC_7 Logic Functioning bit
 (53 15)  (1089 383)  (1089 383)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_21_23

 (14 0)  (1104 368)  (1104 368)  routing T_21_23.lft_op_0 <X> T_21_23.lc_trk_g0_0
 (26 0)  (1116 368)  (1116 368)  routing T_21_23.lc_trk_g1_7 <X> T_21_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (1117 368)  (1117 368)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 368)  (1118 368)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 368)  (1119 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 368)  (1121 368)  routing T_21_23.lc_trk_g0_7 <X> T_21_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 368)  (1122 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 368)  (1126 368)  LC_0 Logic Functioning bit
 (37 0)  (1127 368)  (1127 368)  LC_0 Logic Functioning bit
 (38 0)  (1128 368)  (1128 368)  LC_0 Logic Functioning bit
 (42 0)  (1132 368)  (1132 368)  LC_0 Logic Functioning bit
 (15 1)  (1105 369)  (1105 369)  routing T_21_23.lft_op_0 <X> T_21_23.lc_trk_g0_0
 (17 1)  (1107 369)  (1107 369)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (1116 369)  (1116 369)  routing T_21_23.lc_trk_g1_7 <X> T_21_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 369)  (1117 369)  routing T_21_23.lc_trk_g1_7 <X> T_21_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 369)  (1119 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 369)  (1120 369)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 369)  (1121 369)  routing T_21_23.lc_trk_g0_7 <X> T_21_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 369)  (1122 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1124 369)  (1124 369)  routing T_21_23.lc_trk_g1_3 <X> T_21_23.input_2_0
 (35 1)  (1125 369)  (1125 369)  routing T_21_23.lc_trk_g1_3 <X> T_21_23.input_2_0
 (36 1)  (1126 369)  (1126 369)  LC_0 Logic Functioning bit
 (37 1)  (1127 369)  (1127 369)  LC_0 Logic Functioning bit
 (42 1)  (1132 369)  (1132 369)  LC_0 Logic Functioning bit
 (43 1)  (1133 369)  (1133 369)  LC_0 Logic Functioning bit
 (22 2)  (1112 370)  (1112 370)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1113 370)  (1113 370)  routing T_21_23.sp12_h_l_12 <X> T_21_23.lc_trk_g0_7
 (29 2)  (1119 370)  (1119 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 370)  (1121 370)  routing T_21_23.lc_trk_g1_7 <X> T_21_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 370)  (1122 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 370)  (1124 370)  routing T_21_23.lc_trk_g1_7 <X> T_21_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (1125 370)  (1125 370)  routing T_21_23.lc_trk_g0_7 <X> T_21_23.input_2_1
 (36 2)  (1126 370)  (1126 370)  LC_1 Logic Functioning bit
 (38 2)  (1128 370)  (1128 370)  LC_1 Logic Functioning bit
 (43 2)  (1133 370)  (1133 370)  LC_1 Logic Functioning bit
 (26 3)  (1116 371)  (1116 371)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (1117 371)  (1117 371)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 371)  (1118 371)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 371)  (1119 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 371)  (1121 371)  routing T_21_23.lc_trk_g1_7 <X> T_21_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (1122 371)  (1122 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (1125 371)  (1125 371)  routing T_21_23.lc_trk_g0_7 <X> T_21_23.input_2_1
 (36 3)  (1126 371)  (1126 371)  LC_1 Logic Functioning bit
 (38 3)  (1128 371)  (1128 371)  LC_1 Logic Functioning bit
 (41 3)  (1131 371)  (1131 371)  LC_1 Logic Functioning bit
 (42 3)  (1132 371)  (1132 371)  LC_1 Logic Functioning bit
 (43 3)  (1133 371)  (1133 371)  LC_1 Logic Functioning bit
 (21 4)  (1111 372)  (1111 372)  routing T_21_23.lft_op_3 <X> T_21_23.lc_trk_g1_3
 (22 4)  (1112 372)  (1112 372)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1114 372)  (1114 372)  routing T_21_23.lft_op_3 <X> T_21_23.lc_trk_g1_3
 (8 6)  (1098 374)  (1098 374)  routing T_21_23.sp4_v_t_41 <X> T_21_23.sp4_h_l_41
 (9 6)  (1099 374)  (1099 374)  routing T_21_23.sp4_v_t_41 <X> T_21_23.sp4_h_l_41
 (22 6)  (1112 374)  (1112 374)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1114 374)  (1114 374)  routing T_21_23.top_op_7 <X> T_21_23.lc_trk_g1_7
 (21 7)  (1111 375)  (1111 375)  routing T_21_23.top_op_7 <X> T_21_23.lc_trk_g1_7
 (10 11)  (1100 379)  (1100 379)  routing T_21_23.sp4_h_l_39 <X> T_21_23.sp4_v_t_42
 (22 13)  (1112 381)  (1112 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1113 381)  (1113 381)  routing T_21_23.sp4_v_b_42 <X> T_21_23.lc_trk_g3_2
 (24 13)  (1114 381)  (1114 381)  routing T_21_23.sp4_v_b_42 <X> T_21_23.lc_trk_g3_2


LogicTile_22_23

 (3 6)  (1147 374)  (1147 374)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_v_t_23
 (3 7)  (1147 375)  (1147 375)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_v_t_23
 (4 8)  (1148 376)  (1148 376)  routing T_22_23.sp4_h_l_37 <X> T_22_23.sp4_v_b_6
 (6 8)  (1150 376)  (1150 376)  routing T_22_23.sp4_h_l_37 <X> T_22_23.sp4_v_b_6
 (5 9)  (1149 377)  (1149 377)  routing T_22_23.sp4_h_l_37 <X> T_22_23.sp4_v_b_6


LogicTile_24_23

 (11 0)  (1263 368)  (1263 368)  routing T_24_23.sp4_h_l_45 <X> T_24_23.sp4_v_b_2
 (13 0)  (1265 368)  (1265 368)  routing T_24_23.sp4_h_l_45 <X> T_24_23.sp4_v_b_2
 (12 1)  (1264 369)  (1264 369)  routing T_24_23.sp4_h_l_45 <X> T_24_23.sp4_v_b_2
 (16 1)  (1268 369)  (1268 369)  routing T_24_23.sp12_h_r_8 <X> T_24_23.lc_trk_g0_0
 (17 1)  (1269 369)  (1269 369)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (29 2)  (1281 370)  (1281 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 370)  (1283 370)  routing T_24_23.lc_trk_g2_4 <X> T_24_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 370)  (1284 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 370)  (1285 370)  routing T_24_23.lc_trk_g2_4 <X> T_24_23.wire_logic_cluster/lc_1/in_3
 (10 3)  (1262 371)  (1262 371)  routing T_24_23.sp4_h_l_45 <X> T_24_23.sp4_v_t_36
 (26 3)  (1278 371)  (1278 371)  routing T_24_23.lc_trk_g3_2 <X> T_24_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (1279 371)  (1279 371)  routing T_24_23.lc_trk_g3_2 <X> T_24_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 371)  (1280 371)  routing T_24_23.lc_trk_g3_2 <X> T_24_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 371)  (1281 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (1284 371)  (1284 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1285 371)  (1285 371)  routing T_24_23.lc_trk_g2_1 <X> T_24_23.input_2_1
 (36 3)  (1288 371)  (1288 371)  LC_1 Logic Functioning bit
 (47 3)  (1299 371)  (1299 371)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (1300 371)  (1300 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (4 5)  (1256 373)  (1256 373)  routing T_24_23.sp4_v_t_47 <X> T_24_23.sp4_h_r_3
 (16 8)  (1268 376)  (1268 376)  routing T_24_23.sp4_v_b_33 <X> T_24_23.lc_trk_g2_1
 (17 8)  (1269 376)  (1269 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1270 376)  (1270 376)  routing T_24_23.sp4_v_b_33 <X> T_24_23.lc_trk_g2_1
 (18 9)  (1270 377)  (1270 377)  routing T_24_23.sp4_v_b_33 <X> T_24_23.lc_trk_g2_1
 (15 11)  (1267 379)  (1267 379)  routing T_24_23.sp4_v_t_33 <X> T_24_23.lc_trk_g2_4
 (16 11)  (1268 379)  (1268 379)  routing T_24_23.sp4_v_t_33 <X> T_24_23.lc_trk_g2_4
 (17 11)  (1269 379)  (1269 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 13)  (1274 381)  (1274 381)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (1275 381)  (1275 381)  routing T_24_23.sp12_v_b_18 <X> T_24_23.lc_trk_g3_2
 (25 13)  (1277 381)  (1277 381)  routing T_24_23.sp12_v_b_18 <X> T_24_23.lc_trk_g3_2


RAM_Tile_25_23

 (7 1)  (1313 369)  (1313 369)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 370)  (1306 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (1 2)  (1307 370)  (1307 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (2 2)  (1308 370)  (1308 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (6 4)  (1312 372)  (1312 372)  routing T_25_23.sp4_v_t_37 <X> T_25_23.sp4_v_b_3
 (5 5)  (1311 373)  (1311 373)  routing T_25_23.sp4_v_t_37 <X> T_25_23.sp4_v_b_3
 (25 6)  (1331 374)  (1331 374)  routing T_25_23.sp4_h_l_3 <X> T_25_23.lc_trk_g1_6
 (3 7)  (1309 375)  (1309 375)  routing T_25_23.sp12_h_l_23 <X> T_25_23.sp12_v_t_23
 (22 7)  (1328 375)  (1328 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_3 lc_trk_g1_6
 (23 7)  (1329 375)  (1329 375)  routing T_25_23.sp4_h_l_3 <X> T_25_23.lc_trk_g1_6
 (24 7)  (1330 375)  (1330 375)  routing T_25_23.sp4_h_l_3 <X> T_25_23.lc_trk_g1_6
 (27 8)  (1333 376)  (1333 376)  routing T_25_23.lc_trk_g1_6 <X> T_25_23.wire_bram/ram/WDATA_11
 (29 8)  (1335 376)  (1335 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_11
 (30 8)  (1336 376)  (1336 376)  routing T_25_23.lc_trk_g1_6 <X> T_25_23.wire_bram/ram/WDATA_11
 (30 9)  (1336 377)  (1336 377)  routing T_25_23.lc_trk_g1_6 <X> T_25_23.wire_bram/ram/WDATA_11
 (39 9)  (1345 377)  (1345 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (9 13)  (1315 381)  (1315 381)  routing T_25_23.sp4_v_t_39 <X> T_25_23.sp4_v_b_10
 (10 13)  (1316 381)  (1316 381)  routing T_25_23.sp4_v_t_39 <X> T_25_23.sp4_v_b_10
 (0 14)  (1306 382)  (1306 382)  routing T_25_23.lc_trk_g3_5 <X> T_25_23.wire_bram/ram/RE
 (1 14)  (1307 382)  (1307 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (1322 382)  (1322 382)  routing T_25_23.sp4_v_t_24 <X> T_25_23.lc_trk_g3_5
 (17 14)  (1323 382)  (1323 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_24 lc_trk_g3_5
 (18 14)  (1324 382)  (1324 382)  routing T_25_23.sp4_v_t_24 <X> T_25_23.lc_trk_g3_5
 (0 15)  (1306 383)  (1306 383)  routing T_25_23.lc_trk_g3_5 <X> T_25_23.wire_bram/ram/RE
 (1 15)  (1307 383)  (1307 383)  routing T_25_23.lc_trk_g3_5 <X> T_25_23.wire_bram/ram/RE
 (3 15)  (1309 383)  (1309 383)  routing T_25_23.sp12_h_l_22 <X> T_25_23.sp12_v_t_22
 (18 15)  (1324 383)  (1324 383)  routing T_25_23.sp4_v_t_24 <X> T_25_23.lc_trk_g3_5


LogicTile_26_23

 (4 9)  (1352 377)  (1352 377)  routing T_26_23.sp4_h_l_47 <X> T_26_23.sp4_h_r_6
 (5 9)  (1353 377)  (1353 377)  routing T_26_23.sp4_h_r_6 <X> T_26_23.sp4_v_b_6
 (6 9)  (1354 377)  (1354 377)  routing T_26_23.sp4_h_l_47 <X> T_26_23.sp4_h_r_6


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 376)  (1742 376)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (12 10)  (5 362)  (5 362)  routing T_0_22.lc_trk_g1_2 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (5 11)  (12 363)  (12 363)  routing T_0_22.logic_op_bnr_2 <X> T_0_22.lc_trk_g1_2
 (7 11)  (10 363)  (10 363)  Enable bit of Mux _local_links/g1_mux_2 => logic_op_bnr_2 lc_trk_g1_2
 (12 11)  (5 363)  (5 363)  routing T_0_22.lc_trk_g1_2 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit


LogicTile_4_22

 (11 8)  (191 360)  (191 360)  routing T_4_22.sp4_h_r_3 <X> T_4_22.sp4_v_b_8


LogicTile_6_22

 (4 14)  (292 366)  (292 366)  routing T_6_22.sp4_h_r_3 <X> T_6_22.sp4_v_t_44
 (6 14)  (294 366)  (294 366)  routing T_6_22.sp4_h_r_3 <X> T_6_22.sp4_v_t_44
 (5 15)  (293 367)  (293 367)  routing T_6_22.sp4_h_r_3 <X> T_6_22.sp4_v_t_44


LogicTile_7_22

 (14 0)  (356 352)  (356 352)  routing T_7_22.sp4_v_b_0 <X> T_7_22.lc_trk_g0_0
 (16 1)  (358 353)  (358 353)  routing T_7_22.sp4_v_b_0 <X> T_7_22.lc_trk_g0_0
 (17 1)  (359 353)  (359 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (14 4)  (356 356)  (356 356)  routing T_7_22.sp4_v_b_8 <X> T_7_22.lc_trk_g1_0
 (14 5)  (356 357)  (356 357)  routing T_7_22.sp4_v_b_8 <X> T_7_22.lc_trk_g1_0
 (16 5)  (358 357)  (358 357)  routing T_7_22.sp4_v_b_8 <X> T_7_22.lc_trk_g1_0
 (17 5)  (359 357)  (359 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (29 14)  (371 366)  (371 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (36 14)  (378 366)  (378 366)  LC_7 Logic Functioning bit
 (37 14)  (379 366)  (379 366)  LC_7 Logic Functioning bit
 (38 14)  (380 366)  (380 366)  LC_7 Logic Functioning bit
 (39 14)  (381 366)  (381 366)  LC_7 Logic Functioning bit
 (40 14)  (382 366)  (382 366)  LC_7 Logic Functioning bit
 (41 14)  (383 366)  (383 366)  LC_7 Logic Functioning bit
 (42 14)  (384 366)  (384 366)  LC_7 Logic Functioning bit
 (43 14)  (385 366)  (385 366)  LC_7 Logic Functioning bit
 (27 15)  (369 367)  (369 367)  routing T_7_22.lc_trk_g1_0 <X> T_7_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 367)  (371 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (379 367)  (379 367)  LC_7 Logic Functioning bit
 (39 15)  (381 367)  (381 367)  LC_7 Logic Functioning bit
 (40 15)  (382 367)  (382 367)  LC_7 Logic Functioning bit
 (42 15)  (384 367)  (384 367)  LC_7 Logic Functioning bit
 (46 15)  (388 367)  (388 367)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_8_22

 (6 7)  (402 359)  (402 359)  routing T_8_22.sp4_h_r_3 <X> T_8_22.sp4_h_l_38


LogicTile_9_22

 (21 0)  (459 352)  (459 352)  routing T_9_22.bnr_op_3 <X> T_9_22.lc_trk_g0_3
 (22 0)  (460 352)  (460 352)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (465 352)  (465 352)  routing T_9_22.lc_trk_g1_2 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 352)  (467 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 352)  (470 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (475 352)  (475 352)  LC_0 Logic Functioning bit
 (39 0)  (477 352)  (477 352)  LC_0 Logic Functioning bit
 (40 0)  (478 352)  (478 352)  LC_0 Logic Functioning bit
 (41 0)  (479 352)  (479 352)  LC_0 Logic Functioning bit
 (42 0)  (480 352)  (480 352)  LC_0 Logic Functioning bit
 (43 0)  (481 352)  (481 352)  LC_0 Logic Functioning bit
 (21 1)  (459 353)  (459 353)  routing T_9_22.bnr_op_3 <X> T_9_22.lc_trk_g0_3
 (26 1)  (464 353)  (464 353)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 353)  (465 353)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 353)  (467 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 353)  (468 353)  routing T_9_22.lc_trk_g1_2 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 353)  (469 353)  routing T_9_22.lc_trk_g0_3 <X> T_9_22.wire_logic_cluster/lc_0/in_3
 (36 1)  (474 353)  (474 353)  LC_0 Logic Functioning bit
 (37 1)  (475 353)  (475 353)  LC_0 Logic Functioning bit
 (38 1)  (476 353)  (476 353)  LC_0 Logic Functioning bit
 (39 1)  (477 353)  (477 353)  LC_0 Logic Functioning bit
 (0 2)  (438 354)  (438 354)  routing T_9_22.glb_netwk_6 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (1 2)  (439 354)  (439 354)  routing T_9_22.glb_netwk_6 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (2 2)  (440 354)  (440 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (453 354)  (453 354)  routing T_9_22.bot_op_5 <X> T_9_22.lc_trk_g0_5
 (17 2)  (455 354)  (455 354)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (460 354)  (460 354)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (464 354)  (464 354)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (31 2)  (469 354)  (469 354)  routing T_9_22.lc_trk_g0_6 <X> T_9_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 354)  (470 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (39 2)  (477 354)  (477 354)  LC_1 Logic Functioning bit
 (41 2)  (479 354)  (479 354)  LC_1 Logic Functioning bit
 (50 2)  (488 354)  (488 354)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (452 355)  (452 355)  routing T_9_22.top_op_4 <X> T_9_22.lc_trk_g0_4
 (15 3)  (453 355)  (453 355)  routing T_9_22.top_op_4 <X> T_9_22.lc_trk_g0_4
 (17 3)  (455 355)  (455 355)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (460 355)  (460 355)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (462 355)  (462 355)  routing T_9_22.top_op_6 <X> T_9_22.lc_trk_g0_6
 (25 3)  (463 355)  (463 355)  routing T_9_22.top_op_6 <X> T_9_22.lc_trk_g0_6
 (27 3)  (465 355)  (465 355)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 355)  (467 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 355)  (469 355)  routing T_9_22.lc_trk_g0_6 <X> T_9_22.wire_logic_cluster/lc_1/in_3
 (38 3)  (476 355)  (476 355)  LC_1 Logic Functioning bit
 (40 3)  (478 355)  (478 355)  LC_1 Logic Functioning bit
 (12 4)  (450 356)  (450 356)  routing T_9_22.sp4_v_b_11 <X> T_9_22.sp4_h_r_5
 (22 4)  (460 356)  (460 356)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (462 356)  (462 356)  routing T_9_22.bot_op_3 <X> T_9_22.lc_trk_g1_3
 (25 4)  (463 356)  (463 356)  routing T_9_22.bnr_op_2 <X> T_9_22.lc_trk_g1_2
 (11 5)  (449 357)  (449 357)  routing T_9_22.sp4_v_b_11 <X> T_9_22.sp4_h_r_5
 (13 5)  (451 357)  (451 357)  routing T_9_22.sp4_v_b_11 <X> T_9_22.sp4_h_r_5
 (22 5)  (460 357)  (460 357)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (463 357)  (463 357)  routing T_9_22.bnr_op_2 <X> T_9_22.lc_trk_g1_2
 (15 6)  (453 358)  (453 358)  routing T_9_22.top_op_5 <X> T_9_22.lc_trk_g1_5
 (17 6)  (455 358)  (455 358)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (460 358)  (460 358)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (462 358)  (462 358)  routing T_9_22.bot_op_7 <X> T_9_22.lc_trk_g1_7
 (26 6)  (464 358)  (464 358)  routing T_9_22.lc_trk_g0_7 <X> T_9_22.wire_logic_cluster/lc_3/in_0
 (31 6)  (469 358)  (469 358)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 358)  (470 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 358)  (472 358)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (37 6)  (475 358)  (475 358)  LC_3 Logic Functioning bit
 (39 6)  (477 358)  (477 358)  LC_3 Logic Functioning bit
 (45 6)  (483 358)  (483 358)  LC_3 Logic Functioning bit
 (46 6)  (484 358)  (484 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (489 358)  (489 358)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (53 6)  (491 358)  (491 358)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (15 7)  (453 359)  (453 359)  routing T_9_22.sp4_v_t_9 <X> T_9_22.lc_trk_g1_4
 (16 7)  (454 359)  (454 359)  routing T_9_22.sp4_v_t_9 <X> T_9_22.lc_trk_g1_4
 (17 7)  (455 359)  (455 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (456 359)  (456 359)  routing T_9_22.top_op_5 <X> T_9_22.lc_trk_g1_5
 (22 7)  (460 359)  (460 359)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (462 359)  (462 359)  routing T_9_22.bot_op_6 <X> T_9_22.lc_trk_g1_6
 (26 7)  (464 359)  (464 359)  routing T_9_22.lc_trk_g0_7 <X> T_9_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 359)  (467 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (474 359)  (474 359)  LC_3 Logic Functioning bit
 (38 7)  (476 359)  (476 359)  LC_3 Logic Functioning bit
 (53 7)  (491 359)  (491 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (25 8)  (463 360)  (463 360)  routing T_9_22.rgt_op_2 <X> T_9_22.lc_trk_g2_2
 (26 8)  (464 360)  (464 360)  routing T_9_22.lc_trk_g0_6 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 360)  (465 360)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 360)  (467 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 360)  (468 360)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 360)  (469 360)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 360)  (470 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 360)  (472 360)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (475 360)  (475 360)  LC_4 Logic Functioning bit
 (39 8)  (477 360)  (477 360)  LC_4 Logic Functioning bit
 (22 9)  (460 361)  (460 361)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (462 361)  (462 361)  routing T_9_22.rgt_op_2 <X> T_9_22.lc_trk_g2_2
 (26 9)  (464 361)  (464 361)  routing T_9_22.lc_trk_g0_6 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 361)  (467 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 361)  (468 361)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (40 9)  (478 361)  (478 361)  LC_4 Logic Functioning bit
 (42 9)  (480 361)  (480 361)  LC_4 Logic Functioning bit
 (26 10)  (464 362)  (464 362)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (28 10)  (466 362)  (466 362)  routing T_9_22.lc_trk_g2_2 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 362)  (467 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 362)  (469 362)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 362)  (470 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 362)  (472 362)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 362)  (474 362)  LC_5 Logic Functioning bit
 (37 10)  (475 362)  (475 362)  LC_5 Logic Functioning bit
 (38 10)  (476 362)  (476 362)  LC_5 Logic Functioning bit
 (39 10)  (477 362)  (477 362)  LC_5 Logic Functioning bit
 (42 10)  (480 362)  (480 362)  LC_5 Logic Functioning bit
 (43 10)  (481 362)  (481 362)  LC_5 Logic Functioning bit
 (50 10)  (488 362)  (488 362)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (464 363)  (464 363)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 363)  (465 363)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 363)  (467 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 363)  (468 363)  routing T_9_22.lc_trk_g2_2 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 363)  (469 363)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (40 11)  (478 363)  (478 363)  LC_5 Logic Functioning bit
 (41 11)  (479 363)  (479 363)  LC_5 Logic Functioning bit
 (46 11)  (484 363)  (484 363)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (1 12)  (439 364)  (439 364)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (5 12)  (443 364)  (443 364)  routing T_9_22.sp4_v_t_44 <X> T_9_22.sp4_h_r_9
 (26 12)  (464 364)  (464 364)  routing T_9_22.lc_trk_g0_6 <X> T_9_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 364)  (465 364)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 364)  (467 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 364)  (468 364)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 364)  (469 364)  routing T_9_22.lc_trk_g0_5 <X> T_9_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 364)  (470 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (475 364)  (475 364)  LC_6 Logic Functioning bit
 (38 12)  (476 364)  (476 364)  LC_6 Logic Functioning bit
 (1 13)  (439 365)  (439 365)  routing T_9_22.glb_netwk_4 <X> T_9_22.glb2local_3
 (26 13)  (464 365)  (464 365)  routing T_9_22.lc_trk_g0_6 <X> T_9_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 365)  (467 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (470 365)  (470 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (472 365)  (472 365)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.input_2_6
 (35 13)  (473 365)  (473 365)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.input_2_6
 (36 13)  (474 365)  (474 365)  LC_6 Logic Functioning bit
 (37 13)  (475 365)  (475 365)  LC_6 Logic Functioning bit
 (38 13)  (476 365)  (476 365)  LC_6 Logic Functioning bit
 (39 13)  (477 365)  (477 365)  LC_6 Logic Functioning bit
 (40 13)  (478 365)  (478 365)  LC_6 Logic Functioning bit
 (41 13)  (479 365)  (479 365)  LC_6 Logic Functioning bit
 (26 14)  (464 366)  (464 366)  routing T_9_22.lc_trk_g0_7 <X> T_9_22.wire_logic_cluster/lc_7/in_0
 (31 14)  (469 366)  (469 366)  routing T_9_22.lc_trk_g0_4 <X> T_9_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 366)  (470 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (475 366)  (475 366)  LC_7 Logic Functioning bit
 (39 14)  (477 366)  (477 366)  LC_7 Logic Functioning bit
 (45 14)  (483 366)  (483 366)  LC_7 Logic Functioning bit
 (47 14)  (485 366)  (485 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (26 15)  (464 367)  (464 367)  routing T_9_22.lc_trk_g0_7 <X> T_9_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 367)  (467 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (474 367)  (474 367)  LC_7 Logic Functioning bit
 (38 15)  (476 367)  (476 367)  LC_7 Logic Functioning bit
 (52 15)  (490 367)  (490 367)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15
 (53 15)  (491 367)  (491 367)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_10_22

 (15 0)  (507 352)  (507 352)  routing T_10_22.lft_op_1 <X> T_10_22.lc_trk_g0_1
 (17 0)  (509 352)  (509 352)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (510 352)  (510 352)  routing T_10_22.lft_op_1 <X> T_10_22.lc_trk_g0_1
 (21 0)  (513 352)  (513 352)  routing T_10_22.wire_logic_cluster/lc_3/out <X> T_10_22.lc_trk_g0_3
 (22 0)  (514 352)  (514 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (14 1)  (506 353)  (506 353)  routing T_10_22.top_op_0 <X> T_10_22.lc_trk_g0_0
 (15 1)  (507 353)  (507 353)  routing T_10_22.top_op_0 <X> T_10_22.lc_trk_g0_0
 (17 1)  (509 353)  (509 353)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (15 2)  (507 354)  (507 354)  routing T_10_22.sp4_v_b_21 <X> T_10_22.lc_trk_g0_5
 (16 2)  (508 354)  (508 354)  routing T_10_22.sp4_v_b_21 <X> T_10_22.lc_trk_g0_5
 (17 2)  (509 354)  (509 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 2)  (513 354)  (513 354)  routing T_10_22.lft_op_7 <X> T_10_22.lc_trk_g0_7
 (22 2)  (514 354)  (514 354)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (516 354)  (516 354)  routing T_10_22.lft_op_7 <X> T_10_22.lc_trk_g0_7
 (25 2)  (517 354)  (517 354)  routing T_10_22.lft_op_6 <X> T_10_22.lc_trk_g0_6
 (28 2)  (520 354)  (520 354)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 354)  (521 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 354)  (522 354)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 354)  (523 354)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 354)  (524 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (40 2)  (532 354)  (532 354)  LC_1 Logic Functioning bit
 (41 2)  (533 354)  (533 354)  LC_1 Logic Functioning bit
 (42 2)  (534 354)  (534 354)  LC_1 Logic Functioning bit
 (43 2)  (535 354)  (535 354)  LC_1 Logic Functioning bit
 (46 2)  (538 354)  (538 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (506 355)  (506 355)  routing T_10_22.top_op_4 <X> T_10_22.lc_trk_g0_4
 (15 3)  (507 355)  (507 355)  routing T_10_22.top_op_4 <X> T_10_22.lc_trk_g0_4
 (17 3)  (509 355)  (509 355)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (514 355)  (514 355)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (516 355)  (516 355)  routing T_10_22.lft_op_6 <X> T_10_22.lc_trk_g0_6
 (26 3)  (518 355)  (518 355)  routing T_10_22.lc_trk_g2_3 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 355)  (520 355)  routing T_10_22.lc_trk_g2_3 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 355)  (521 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 355)  (522 355)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 355)  (523 355)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 355)  (528 355)  LC_1 Logic Functioning bit
 (37 3)  (529 355)  (529 355)  LC_1 Logic Functioning bit
 (38 3)  (530 355)  (530 355)  LC_1 Logic Functioning bit
 (39 3)  (531 355)  (531 355)  LC_1 Logic Functioning bit
 (21 4)  (513 356)  (513 356)  routing T_10_22.lft_op_3 <X> T_10_22.lc_trk_g1_3
 (22 4)  (514 356)  (514 356)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (516 356)  (516 356)  routing T_10_22.lft_op_3 <X> T_10_22.lc_trk_g1_3
 (29 4)  (521 356)  (521 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 356)  (522 356)  routing T_10_22.lc_trk_g0_5 <X> T_10_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 356)  (523 356)  routing T_10_22.lc_trk_g2_5 <X> T_10_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 356)  (524 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 356)  (525 356)  routing T_10_22.lc_trk_g2_5 <X> T_10_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 356)  (529 356)  LC_2 Logic Functioning bit
 (38 4)  (530 356)  (530 356)  LC_2 Logic Functioning bit
 (40 4)  (532 356)  (532 356)  LC_2 Logic Functioning bit
 (43 4)  (535 356)  (535 356)  LC_2 Logic Functioning bit
 (28 5)  (520 357)  (520 357)  routing T_10_22.lc_trk_g2_0 <X> T_10_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 357)  (521 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (524 357)  (524 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (525 357)  (525 357)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.input_2_2
 (34 5)  (526 357)  (526 357)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.input_2_2
 (35 5)  (527 357)  (527 357)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.input_2_2
 (36 5)  (528 357)  (528 357)  LC_2 Logic Functioning bit
 (37 5)  (529 357)  (529 357)  LC_2 Logic Functioning bit
 (40 5)  (532 357)  (532 357)  LC_2 Logic Functioning bit
 (41 5)  (533 357)  (533 357)  LC_2 Logic Functioning bit
 (15 6)  (507 358)  (507 358)  routing T_10_22.lft_op_5 <X> T_10_22.lc_trk_g1_5
 (17 6)  (509 358)  (509 358)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (510 358)  (510 358)  routing T_10_22.lft_op_5 <X> T_10_22.lc_trk_g1_5
 (28 6)  (520 358)  (520 358)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 358)  (521 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 358)  (522 358)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 358)  (523 358)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 358)  (524 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 358)  (525 358)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 358)  (526 358)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 358)  (528 358)  LC_3 Logic Functioning bit
 (37 6)  (529 358)  (529 358)  LC_3 Logic Functioning bit
 (38 6)  (530 358)  (530 358)  LC_3 Logic Functioning bit
 (41 6)  (533 358)  (533 358)  LC_3 Logic Functioning bit
 (43 6)  (535 358)  (535 358)  LC_3 Logic Functioning bit
 (46 6)  (538 358)  (538 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (542 358)  (542 358)  Cascade bit: LH_LC03_inmux02_5

 (9 7)  (501 359)  (501 359)  routing T_10_22.sp4_v_b_4 <X> T_10_22.sp4_v_t_41
 (29 7)  (521 359)  (521 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 359)  (522 359)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 359)  (523 359)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 359)  (528 359)  LC_3 Logic Functioning bit
 (37 7)  (529 359)  (529 359)  LC_3 Logic Functioning bit
 (38 7)  (530 359)  (530 359)  LC_3 Logic Functioning bit
 (39 7)  (531 359)  (531 359)  LC_3 Logic Functioning bit
 (40 7)  (532 359)  (532 359)  LC_3 Logic Functioning bit
 (42 7)  (534 359)  (534 359)  LC_3 Logic Functioning bit
 (43 7)  (535 359)  (535 359)  LC_3 Logic Functioning bit
 (14 8)  (506 360)  (506 360)  routing T_10_22.sp4_v_b_24 <X> T_10_22.lc_trk_g2_0
 (17 8)  (509 360)  (509 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 360)  (510 360)  routing T_10_22.wire_logic_cluster/lc_1/out <X> T_10_22.lc_trk_g2_1
 (21 8)  (513 360)  (513 360)  routing T_10_22.sp4_v_t_22 <X> T_10_22.lc_trk_g2_3
 (22 8)  (514 360)  (514 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (515 360)  (515 360)  routing T_10_22.sp4_v_t_22 <X> T_10_22.lc_trk_g2_3
 (26 8)  (518 360)  (518 360)  routing T_10_22.lc_trk_g1_5 <X> T_10_22.wire_logic_cluster/lc_4/in_0
 (32 8)  (524 360)  (524 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 360)  (525 360)  routing T_10_22.lc_trk_g2_1 <X> T_10_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 360)  (529 360)  LC_4 Logic Functioning bit
 (38 8)  (530 360)  (530 360)  LC_4 Logic Functioning bit
 (40 8)  (532 360)  (532 360)  LC_4 Logic Functioning bit
 (43 8)  (535 360)  (535 360)  LC_4 Logic Functioning bit
 (50 8)  (542 360)  (542 360)  Cascade bit: LH_LC04_inmux02_5

 (16 9)  (508 361)  (508 361)  routing T_10_22.sp4_v_b_24 <X> T_10_22.lc_trk_g2_0
 (17 9)  (509 361)  (509 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (513 361)  (513 361)  routing T_10_22.sp4_v_t_22 <X> T_10_22.lc_trk_g2_3
 (27 9)  (519 361)  (519 361)  routing T_10_22.lc_trk_g1_5 <X> T_10_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 361)  (521 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (528 361)  (528 361)  LC_4 Logic Functioning bit
 (39 9)  (531 361)  (531 361)  LC_4 Logic Functioning bit
 (41 9)  (533 361)  (533 361)  LC_4 Logic Functioning bit
 (42 9)  (534 361)  (534 361)  LC_4 Logic Functioning bit
 (17 10)  (509 362)  (509 362)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (510 362)  (510 362)  routing T_10_22.bnl_op_5 <X> T_10_22.lc_trk_g2_5
 (25 10)  (517 362)  (517 362)  routing T_10_22.bnl_op_6 <X> T_10_22.lc_trk_g2_6
 (26 10)  (518 362)  (518 362)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (521 362)  (521 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 362)  (522 362)  routing T_10_22.lc_trk_g0_4 <X> T_10_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 362)  (523 362)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 362)  (524 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (528 362)  (528 362)  LC_5 Logic Functioning bit
 (37 10)  (529 362)  (529 362)  LC_5 Logic Functioning bit
 (40 10)  (532 362)  (532 362)  LC_5 Logic Functioning bit
 (41 10)  (533 362)  (533 362)  LC_5 Logic Functioning bit
 (9 11)  (501 363)  (501 363)  routing T_10_22.sp4_v_b_11 <X> T_10_22.sp4_v_t_42
 (10 11)  (502 363)  (502 363)  routing T_10_22.sp4_v_b_11 <X> T_10_22.sp4_v_t_42
 (18 11)  (510 363)  (510 363)  routing T_10_22.bnl_op_5 <X> T_10_22.lc_trk_g2_5
 (22 11)  (514 363)  (514 363)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (517 363)  (517 363)  routing T_10_22.bnl_op_6 <X> T_10_22.lc_trk_g2_6
 (26 11)  (518 363)  (518 363)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 363)  (519 363)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 363)  (520 363)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 363)  (521 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 363)  (523 363)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 363)  (524 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (525 363)  (525 363)  routing T_10_22.lc_trk_g2_3 <X> T_10_22.input_2_5
 (35 11)  (527 363)  (527 363)  routing T_10_22.lc_trk_g2_3 <X> T_10_22.input_2_5
 (38 11)  (530 363)  (530 363)  LC_5 Logic Functioning bit
 (39 11)  (531 363)  (531 363)  LC_5 Logic Functioning bit
 (42 11)  (534 363)  (534 363)  LC_5 Logic Functioning bit
 (43 11)  (535 363)  (535 363)  LC_5 Logic Functioning bit
 (9 12)  (501 364)  (501 364)  routing T_10_22.sp4_v_t_47 <X> T_10_22.sp4_h_r_10
 (21 12)  (513 364)  (513 364)  routing T_10_22.bnl_op_3 <X> T_10_22.lc_trk_g3_3
 (22 12)  (514 364)  (514 364)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (29 12)  (521 364)  (521 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 364)  (522 364)  routing T_10_22.lc_trk_g0_7 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 364)  (524 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (529 364)  (529 364)  LC_6 Logic Functioning bit
 (39 12)  (531 364)  (531 364)  LC_6 Logic Functioning bit
 (40 12)  (532 364)  (532 364)  LC_6 Logic Functioning bit
 (41 12)  (533 364)  (533 364)  LC_6 Logic Functioning bit
 (21 13)  (513 365)  (513 365)  routing T_10_22.bnl_op_3 <X> T_10_22.lc_trk_g3_3
 (26 13)  (518 365)  (518 365)  routing T_10_22.lc_trk_g1_3 <X> T_10_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 365)  (519 365)  routing T_10_22.lc_trk_g1_3 <X> T_10_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 365)  (521 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 365)  (522 365)  routing T_10_22.lc_trk_g0_7 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 365)  (523 365)  routing T_10_22.lc_trk_g0_3 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 365)  (524 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (38 13)  (530 365)  (530 365)  LC_6 Logic Functioning bit
 (39 13)  (531 365)  (531 365)  LC_6 Logic Functioning bit
 (40 13)  (532 365)  (532 365)  LC_6 Logic Functioning bit
 (42 13)  (534 365)  (534 365)  LC_6 Logic Functioning bit
 (21 14)  (513 366)  (513 366)  routing T_10_22.bnl_op_7 <X> T_10_22.lc_trk_g3_7
 (22 14)  (514 366)  (514 366)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (517 366)  (517 366)  routing T_10_22.bnl_op_6 <X> T_10_22.lc_trk_g3_6
 (21 15)  (513 367)  (513 367)  routing T_10_22.bnl_op_7 <X> T_10_22.lc_trk_g3_7
 (22 15)  (514 367)  (514 367)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (517 367)  (517 367)  routing T_10_22.bnl_op_6 <X> T_10_22.lc_trk_g3_6


LogicTile_11_22

 (21 0)  (567 352)  (567 352)  routing T_11_22.lft_op_3 <X> T_11_22.lc_trk_g0_3
 (22 0)  (568 352)  (568 352)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (570 352)  (570 352)  routing T_11_22.lft_op_3 <X> T_11_22.lc_trk_g0_3
 (25 0)  (571 352)  (571 352)  routing T_11_22.wire_logic_cluster/lc_2/out <X> T_11_22.lc_trk_g0_2
 (26 0)  (572 352)  (572 352)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 352)  (574 352)  routing T_11_22.lc_trk_g2_3 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 352)  (575 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 352)  (578 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 352)  (579 352)  routing T_11_22.lc_trk_g2_1 <X> T_11_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 352)  (582 352)  LC_0 Logic Functioning bit
 (38 0)  (584 352)  (584 352)  LC_0 Logic Functioning bit
 (22 1)  (568 353)  (568 353)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (573 353)  (573 353)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 353)  (574 353)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 353)  (575 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 353)  (576 353)  routing T_11_22.lc_trk_g2_3 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (0 2)  (546 354)  (546 354)  routing T_11_22.glb_netwk_6 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (1 2)  (547 354)  (547 354)  routing T_11_22.glb_netwk_6 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (2 2)  (548 354)  (548 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (561 354)  (561 354)  routing T_11_22.sp4_h_r_5 <X> T_11_22.lc_trk_g0_5
 (16 2)  (562 354)  (562 354)  routing T_11_22.sp4_h_r_5 <X> T_11_22.lc_trk_g0_5
 (17 2)  (563 354)  (563 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (567 354)  (567 354)  routing T_11_22.sp4_h_l_10 <X> T_11_22.lc_trk_g0_7
 (22 2)  (568 354)  (568 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (569 354)  (569 354)  routing T_11_22.sp4_h_l_10 <X> T_11_22.lc_trk_g0_7
 (24 2)  (570 354)  (570 354)  routing T_11_22.sp4_h_l_10 <X> T_11_22.lc_trk_g0_7
 (26 2)  (572 354)  (572 354)  routing T_11_22.lc_trk_g0_7 <X> T_11_22.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 354)  (574 354)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 354)  (575 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 354)  (576 354)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 354)  (578 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 354)  (579 354)  routing T_11_22.lc_trk_g2_2 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (50 2)  (596 354)  (596 354)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (564 355)  (564 355)  routing T_11_22.sp4_h_r_5 <X> T_11_22.lc_trk_g0_5
 (21 3)  (567 355)  (567 355)  routing T_11_22.sp4_h_l_10 <X> T_11_22.lc_trk_g0_7
 (26 3)  (572 355)  (572 355)  routing T_11_22.lc_trk_g0_7 <X> T_11_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 355)  (575 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 355)  (576 355)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 355)  (577 355)  routing T_11_22.lc_trk_g2_2 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (43 3)  (589 355)  (589 355)  LC_1 Logic Functioning bit
 (5 4)  (551 356)  (551 356)  routing T_11_22.sp4_v_t_38 <X> T_11_22.sp4_h_r_3
 (15 4)  (561 356)  (561 356)  routing T_11_22.sp4_v_b_17 <X> T_11_22.lc_trk_g1_1
 (16 4)  (562 356)  (562 356)  routing T_11_22.sp4_v_b_17 <X> T_11_22.lc_trk_g1_1
 (17 4)  (563 356)  (563 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (27 4)  (573 356)  (573 356)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 356)  (575 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 356)  (576 356)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 356)  (577 356)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 356)  (578 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 356)  (579 356)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 356)  (580 356)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 356)  (582 356)  LC_2 Logic Functioning bit
 (38 4)  (584 356)  (584 356)  LC_2 Logic Functioning bit
 (45 4)  (591 356)  (591 356)  LC_2 Logic Functioning bit
 (48 4)  (594 356)  (594 356)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (22 5)  (568 357)  (568 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (573 357)  (573 357)  routing T_11_22.lc_trk_g1_1 <X> T_11_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 357)  (575 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 357)  (577 357)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (40 5)  (586 357)  (586 357)  LC_2 Logic Functioning bit
 (42 5)  (588 357)  (588 357)  LC_2 Logic Functioning bit
 (53 5)  (599 357)  (599 357)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (560 358)  (560 358)  routing T_11_22.lft_op_4 <X> T_11_22.lc_trk_g1_4
 (29 6)  (575 358)  (575 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 358)  (578 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 358)  (579 358)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 358)  (580 358)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 358)  (581 358)  routing T_11_22.lc_trk_g0_5 <X> T_11_22.input_2_3
 (42 6)  (588 358)  (588 358)  LC_3 Logic Functioning bit
 (8 7)  (554 359)  (554 359)  routing T_11_22.sp4_h_r_4 <X> T_11_22.sp4_v_t_41
 (9 7)  (555 359)  (555 359)  routing T_11_22.sp4_h_r_4 <X> T_11_22.sp4_v_t_41
 (15 7)  (561 359)  (561 359)  routing T_11_22.lft_op_4 <X> T_11_22.lc_trk_g1_4
 (17 7)  (563 359)  (563 359)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 7)  (572 359)  (572 359)  routing T_11_22.lc_trk_g1_2 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 359)  (573 359)  routing T_11_22.lc_trk_g1_2 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 359)  (575 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 359)  (576 359)  routing T_11_22.lc_trk_g0_2 <X> T_11_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 359)  (578 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (582 359)  (582 359)  LC_3 Logic Functioning bit
 (42 7)  (588 359)  (588 359)  LC_3 Logic Functioning bit
 (43 7)  (589 359)  (589 359)  LC_3 Logic Functioning bit
 (47 7)  (593 359)  (593 359)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (9 8)  (555 360)  (555 360)  routing T_11_22.sp4_v_t_42 <X> T_11_22.sp4_h_r_7
 (15 8)  (561 360)  (561 360)  routing T_11_22.sp4_h_r_33 <X> T_11_22.lc_trk_g2_1
 (16 8)  (562 360)  (562 360)  routing T_11_22.sp4_h_r_33 <X> T_11_22.lc_trk_g2_1
 (17 8)  (563 360)  (563 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (564 360)  (564 360)  routing T_11_22.sp4_h_r_33 <X> T_11_22.lc_trk_g2_1
 (21 8)  (567 360)  (567 360)  routing T_11_22.bnl_op_3 <X> T_11_22.lc_trk_g2_3
 (22 8)  (568 360)  (568 360)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (571 360)  (571 360)  routing T_11_22.bnl_op_2 <X> T_11_22.lc_trk_g2_2
 (26 8)  (572 360)  (572 360)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (32 8)  (578 360)  (578 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (582 360)  (582 360)  LC_4 Logic Functioning bit
 (38 8)  (584 360)  (584 360)  LC_4 Logic Functioning bit
 (40 8)  (586 360)  (586 360)  LC_4 Logic Functioning bit
 (42 8)  (588 360)  (588 360)  LC_4 Logic Functioning bit
 (21 9)  (567 361)  (567 361)  routing T_11_22.bnl_op_3 <X> T_11_22.lc_trk_g2_3
 (22 9)  (568 361)  (568 361)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (571 361)  (571 361)  routing T_11_22.bnl_op_2 <X> T_11_22.lc_trk_g2_2
 (26 9)  (572 361)  (572 361)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 361)  (574 361)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 361)  (575 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 361)  (577 361)  routing T_11_22.lc_trk_g0_3 <X> T_11_22.wire_logic_cluster/lc_4/in_3
 (37 9)  (583 361)  (583 361)  LC_4 Logic Functioning bit
 (39 9)  (585 361)  (585 361)  LC_4 Logic Functioning bit
 (41 9)  (587 361)  (587 361)  LC_4 Logic Functioning bit
 (43 9)  (589 361)  (589 361)  LC_4 Logic Functioning bit
 (25 10)  (571 362)  (571 362)  routing T_11_22.sp4_h_r_46 <X> T_11_22.lc_trk_g2_6
 (22 11)  (568 363)  (568 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (569 363)  (569 363)  routing T_11_22.sp4_h_r_46 <X> T_11_22.lc_trk_g2_6
 (24 11)  (570 363)  (570 363)  routing T_11_22.sp4_h_r_46 <X> T_11_22.lc_trk_g2_6
 (25 11)  (571 363)  (571 363)  routing T_11_22.sp4_h_r_46 <X> T_11_22.lc_trk_g2_6
 (6 12)  (552 364)  (552 364)  routing T_11_22.sp4_h_r_4 <X> T_11_22.sp4_v_b_9
 (17 12)  (563 364)  (563 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (564 365)  (564 365)  routing T_11_22.sp4_r_v_b_41 <X> T_11_22.lc_trk_g3_1
 (15 14)  (561 366)  (561 366)  routing T_11_22.sp4_h_l_16 <X> T_11_22.lc_trk_g3_5
 (16 14)  (562 366)  (562 366)  routing T_11_22.sp4_h_l_16 <X> T_11_22.lc_trk_g3_5
 (17 14)  (563 366)  (563 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (18 15)  (564 367)  (564 367)  routing T_11_22.sp4_h_l_16 <X> T_11_22.lc_trk_g3_5
 (22 15)  (568 367)  (568 367)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (570 367)  (570 367)  routing T_11_22.tnl_op_6 <X> T_11_22.lc_trk_g3_6
 (25 15)  (571 367)  (571 367)  routing T_11_22.tnl_op_6 <X> T_11_22.lc_trk_g3_6


LogicTile_12_22

 (14 0)  (614 352)  (614 352)  routing T_12_22.bnr_op_0 <X> T_12_22.lc_trk_g0_0
 (26 0)  (626 352)  (626 352)  routing T_12_22.lc_trk_g1_5 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (32 0)  (632 352)  (632 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 352)  (633 352)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 352)  (634 352)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 352)  (637 352)  LC_0 Logic Functioning bit
 (39 0)  (639 352)  (639 352)  LC_0 Logic Functioning bit
 (14 1)  (614 353)  (614 353)  routing T_12_22.bnr_op_0 <X> T_12_22.lc_trk_g0_0
 (17 1)  (617 353)  (617 353)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (27 1)  (627 353)  (627 353)  routing T_12_22.lc_trk_g1_5 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 353)  (629 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (636 353)  (636 353)  LC_0 Logic Functioning bit
 (38 1)  (638 353)  (638 353)  LC_0 Logic Functioning bit
 (29 2)  (629 354)  (629 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 354)  (631 354)  routing T_12_22.lc_trk_g0_4 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 354)  (632 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (43 2)  (643 354)  (643 354)  LC_1 Logic Functioning bit
 (47 2)  (647 354)  (647 354)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (650 354)  (650 354)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (652 354)  (652 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (1 3)  (601 355)  (601 355)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (17 3)  (617 355)  (617 355)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 3)  (626 355)  (626 355)  routing T_12_22.lc_trk_g1_2 <X> T_12_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 355)  (627 355)  routing T_12_22.lc_trk_g1_2 <X> T_12_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 355)  (629 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (48 3)  (648 355)  (648 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (11 4)  (611 356)  (611 356)  routing T_12_22.sp4_h_l_46 <X> T_12_22.sp4_v_b_5
 (13 4)  (613 356)  (613 356)  routing T_12_22.sp4_h_l_46 <X> T_12_22.sp4_v_b_5
 (12 5)  (612 357)  (612 357)  routing T_12_22.sp4_h_l_46 <X> T_12_22.sp4_v_b_5
 (14 5)  (614 357)  (614 357)  routing T_12_22.top_op_0 <X> T_12_22.lc_trk_g1_0
 (15 5)  (615 357)  (615 357)  routing T_12_22.top_op_0 <X> T_12_22.lc_trk_g1_0
 (17 5)  (617 357)  (617 357)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (622 357)  (622 357)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (624 357)  (624 357)  routing T_12_22.bot_op_2 <X> T_12_22.lc_trk_g1_2
 (1 6)  (601 358)  (601 358)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (16 6)  (616 358)  (616 358)  routing T_12_22.sp12_h_r_13 <X> T_12_22.lc_trk_g1_5
 (17 6)  (617 358)  (617 358)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (1 7)  (601 359)  (601 359)  routing T_12_22.glb_netwk_4 <X> T_12_22.glb2local_0
 (22 8)  (622 360)  (622 360)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (624 360)  (624 360)  routing T_12_22.tnl_op_3 <X> T_12_22.lc_trk_g2_3
 (26 8)  (626 360)  (626 360)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 360)  (627 360)  routing T_12_22.lc_trk_g1_0 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 360)  (629 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 360)  (632 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 360)  (633 360)  routing T_12_22.lc_trk_g2_3 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 360)  (635 360)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.input_2_4
 (36 8)  (636 360)  (636 360)  LC_4 Logic Functioning bit
 (37 8)  (637 360)  (637 360)  LC_4 Logic Functioning bit
 (40 8)  (640 360)  (640 360)  LC_4 Logic Functioning bit
 (41 8)  (641 360)  (641 360)  LC_4 Logic Functioning bit
 (21 9)  (621 361)  (621 361)  routing T_12_22.tnl_op_3 <X> T_12_22.lc_trk_g2_3
 (27 9)  (627 361)  (627 361)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 361)  (628 361)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 361)  (629 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 361)  (631 361)  routing T_12_22.lc_trk_g2_3 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 361)  (632 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (633 361)  (633 361)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.input_2_4
 (35 9)  (635 361)  (635 361)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.input_2_4
 (38 9)  (638 361)  (638 361)  LC_4 Logic Functioning bit
 (39 9)  (639 361)  (639 361)  LC_4 Logic Functioning bit
 (42 9)  (642 361)  (642 361)  LC_4 Logic Functioning bit
 (43 9)  (643 361)  (643 361)  LC_4 Logic Functioning bit
 (26 10)  (626 362)  (626 362)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 362)  (627 362)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 362)  (628 362)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 362)  (629 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 362)  (631 362)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 362)  (632 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 362)  (633 362)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 362)  (634 362)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 362)  (636 362)  LC_5 Logic Functioning bit
 (37 10)  (637 362)  (637 362)  LC_5 Logic Functioning bit
 (40 10)  (640 362)  (640 362)  LC_5 Logic Functioning bit
 (22 11)  (622 363)  (622 363)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (624 363)  (624 363)  routing T_12_22.tnl_op_6 <X> T_12_22.lc_trk_g2_6
 (25 11)  (625 363)  (625 363)  routing T_12_22.tnl_op_6 <X> T_12_22.lc_trk_g2_6
 (27 11)  (627 363)  (627 363)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 363)  (628 363)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 363)  (629 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 363)  (630 363)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 363)  (632 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (633 363)  (633 363)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.input_2_5
 (34 11)  (634 363)  (634 363)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.input_2_5
 (38 11)  (638 363)  (638 363)  LC_5 Logic Functioning bit
 (42 11)  (642 363)  (642 363)  LC_5 Logic Functioning bit
 (43 11)  (643 363)  (643 363)  LC_5 Logic Functioning bit
 (22 12)  (622 364)  (622 364)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (624 364)  (624 364)  routing T_12_22.tnl_op_3 <X> T_12_22.lc_trk_g3_3
 (25 12)  (625 364)  (625 364)  routing T_12_22.sp4_h_r_42 <X> T_12_22.lc_trk_g3_2
 (26 12)  (626 364)  (626 364)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 364)  (627 364)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 364)  (628 364)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 364)  (629 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 364)  (630 364)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 364)  (632 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 364)  (633 364)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 364)  (634 364)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 364)  (635 364)  routing T_12_22.lc_trk_g1_5 <X> T_12_22.input_2_6
 (36 12)  (636 364)  (636 364)  LC_6 Logic Functioning bit
 (37 12)  (637 364)  (637 364)  LC_6 Logic Functioning bit
 (40 12)  (640 364)  (640 364)  LC_6 Logic Functioning bit
 (41 12)  (641 364)  (641 364)  LC_6 Logic Functioning bit
 (17 13)  (617 365)  (617 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (621 365)  (621 365)  routing T_12_22.tnl_op_3 <X> T_12_22.lc_trk_g3_3
 (22 13)  (622 365)  (622 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (623 365)  (623 365)  routing T_12_22.sp4_h_r_42 <X> T_12_22.lc_trk_g3_2
 (24 13)  (624 365)  (624 365)  routing T_12_22.sp4_h_r_42 <X> T_12_22.lc_trk_g3_2
 (25 13)  (625 365)  (625 365)  routing T_12_22.sp4_h_r_42 <X> T_12_22.lc_trk_g3_2
 (26 13)  (626 365)  (626 365)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 365)  (627 365)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 365)  (628 365)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 365)  (629 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 365)  (630 365)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 365)  (631 365)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 365)  (632 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (634 365)  (634 365)  routing T_12_22.lc_trk_g1_5 <X> T_12_22.input_2_6
 (38 13)  (638 365)  (638 365)  LC_6 Logic Functioning bit
 (39 13)  (639 365)  (639 365)  LC_6 Logic Functioning bit
 (42 13)  (642 365)  (642 365)  LC_6 Logic Functioning bit
 (43 13)  (643 365)  (643 365)  LC_6 Logic Functioning bit
 (15 14)  (615 366)  (615 366)  routing T_12_22.tnl_op_5 <X> T_12_22.lc_trk_g3_5
 (17 14)  (617 366)  (617 366)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (621 366)  (621 366)  routing T_12_22.sp4_h_l_34 <X> T_12_22.lc_trk_g3_7
 (22 14)  (622 366)  (622 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (623 366)  (623 366)  routing T_12_22.sp4_h_l_34 <X> T_12_22.lc_trk_g3_7
 (24 14)  (624 366)  (624 366)  routing T_12_22.sp4_h_l_34 <X> T_12_22.lc_trk_g3_7
 (25 14)  (625 366)  (625 366)  routing T_12_22.sp4_h_r_46 <X> T_12_22.lc_trk_g3_6
 (15 15)  (615 367)  (615 367)  routing T_12_22.sp4_v_t_33 <X> T_12_22.lc_trk_g3_4
 (16 15)  (616 367)  (616 367)  routing T_12_22.sp4_v_t_33 <X> T_12_22.lc_trk_g3_4
 (17 15)  (617 367)  (617 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (618 367)  (618 367)  routing T_12_22.tnl_op_5 <X> T_12_22.lc_trk_g3_5
 (21 15)  (621 367)  (621 367)  routing T_12_22.sp4_h_l_34 <X> T_12_22.lc_trk_g3_7
 (22 15)  (622 367)  (622 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (623 367)  (623 367)  routing T_12_22.sp4_h_r_46 <X> T_12_22.lc_trk_g3_6
 (24 15)  (624 367)  (624 367)  routing T_12_22.sp4_h_r_46 <X> T_12_22.lc_trk_g3_6
 (25 15)  (625 367)  (625 367)  routing T_12_22.sp4_h_r_46 <X> T_12_22.lc_trk_g3_6


LogicTile_13_22

 (15 5)  (669 357)  (669 357)  routing T_13_22.sp4_v_t_5 <X> T_13_22.lc_trk_g1_0
 (16 5)  (670 357)  (670 357)  routing T_13_22.sp4_v_t_5 <X> T_13_22.lc_trk_g1_0
 (17 5)  (671 357)  (671 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (14 6)  (668 358)  (668 358)  routing T_13_22.lft_op_4 <X> T_13_22.lc_trk_g1_4
 (27 6)  (681 358)  (681 358)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 358)  (682 358)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 358)  (683 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 358)  (685 358)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 358)  (686 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 358)  (687 358)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 358)  (688 358)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (40 6)  (694 358)  (694 358)  LC_3 Logic Functioning bit
 (41 6)  (695 358)  (695 358)  LC_3 Logic Functioning bit
 (42 6)  (696 358)  (696 358)  LC_3 Logic Functioning bit
 (43 6)  (697 358)  (697 358)  LC_3 Logic Functioning bit
 (15 7)  (669 359)  (669 359)  routing T_13_22.lft_op_4 <X> T_13_22.lc_trk_g1_4
 (17 7)  (671 359)  (671 359)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (676 359)  (676 359)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (678 359)  (678 359)  routing T_13_22.top_op_6 <X> T_13_22.lc_trk_g1_6
 (25 7)  (679 359)  (679 359)  routing T_13_22.top_op_6 <X> T_13_22.lc_trk_g1_6
 (27 7)  (681 359)  (681 359)  routing T_13_22.lc_trk_g1_0 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 359)  (683 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 359)  (684 359)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 359)  (685 359)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 359)  (690 359)  LC_3 Logic Functioning bit
 (37 7)  (691 359)  (691 359)  LC_3 Logic Functioning bit
 (38 7)  (692 359)  (692 359)  LC_3 Logic Functioning bit
 (39 7)  (693 359)  (693 359)  LC_3 Logic Functioning bit
 (26 8)  (680 360)  (680 360)  routing T_13_22.lc_trk_g3_5 <X> T_13_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 360)  (681 360)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 360)  (683 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 360)  (684 360)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 360)  (685 360)  routing T_13_22.lc_trk_g1_4 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 360)  (686 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 360)  (688 360)  routing T_13_22.lc_trk_g1_4 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 360)  (690 360)  LC_4 Logic Functioning bit
 (39 8)  (693 360)  (693 360)  LC_4 Logic Functioning bit
 (41 8)  (695 360)  (695 360)  LC_4 Logic Functioning bit
 (42 8)  (696 360)  (696 360)  LC_4 Logic Functioning bit
 (50 8)  (704 360)  (704 360)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (681 361)  (681 361)  routing T_13_22.lc_trk_g3_5 <X> T_13_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 361)  (682 361)  routing T_13_22.lc_trk_g3_5 <X> T_13_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 361)  (683 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 361)  (684 361)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (37 9)  (691 361)  (691 361)  LC_4 Logic Functioning bit
 (39 9)  (693 361)  (693 361)  LC_4 Logic Functioning bit
 (41 9)  (695 361)  (695 361)  LC_4 Logic Functioning bit
 (43 9)  (697 361)  (697 361)  LC_4 Logic Functioning bit
 (28 10)  (682 362)  (682 362)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 362)  (683 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 362)  (684 362)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 362)  (686 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 362)  (687 362)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 362)  (688 362)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 362)  (690 362)  LC_5 Logic Functioning bit
 (41 10)  (695 362)  (695 362)  LC_5 Logic Functioning bit
 (50 10)  (704 362)  (704 362)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (706 362)  (706 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (676 363)  (676 363)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (678 363)  (678 363)  routing T_13_22.tnl_op_6 <X> T_13_22.lc_trk_g2_6
 (25 11)  (679 363)  (679 363)  routing T_13_22.tnl_op_6 <X> T_13_22.lc_trk_g2_6
 (27 11)  (681 363)  (681 363)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 363)  (682 363)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 363)  (683 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 363)  (684 363)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (39 11)  (693 363)  (693 363)  LC_5 Logic Functioning bit
 (42 11)  (696 363)  (696 363)  LC_5 Logic Functioning bit
 (9 12)  (663 364)  (663 364)  routing T_13_22.sp4_h_l_42 <X> T_13_22.sp4_h_r_10
 (10 12)  (664 364)  (664 364)  routing T_13_22.sp4_h_l_42 <X> T_13_22.sp4_h_r_10
 (15 12)  (669 364)  (669 364)  routing T_13_22.tnl_op_1 <X> T_13_22.lc_trk_g3_1
 (17 12)  (671 364)  (671 364)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (676 364)  (676 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 364)  (677 364)  routing T_13_22.sp4_h_r_27 <X> T_13_22.lc_trk_g3_3
 (24 12)  (678 364)  (678 364)  routing T_13_22.sp4_h_r_27 <X> T_13_22.lc_trk_g3_3
 (11 13)  (665 365)  (665 365)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_h_r_11
 (17 13)  (671 365)  (671 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (672 365)  (672 365)  routing T_13_22.tnl_op_1 <X> T_13_22.lc_trk_g3_1
 (21 13)  (675 365)  (675 365)  routing T_13_22.sp4_h_r_27 <X> T_13_22.lc_trk_g3_3
 (15 14)  (669 366)  (669 366)  routing T_13_22.sp4_v_t_32 <X> T_13_22.lc_trk_g3_5
 (16 14)  (670 366)  (670 366)  routing T_13_22.sp4_v_t_32 <X> T_13_22.lc_trk_g3_5
 (17 14)  (671 366)  (671 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (676 366)  (676 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (677 366)  (677 366)  routing T_13_22.sp4_h_r_31 <X> T_13_22.lc_trk_g3_7
 (24 14)  (678 366)  (678 366)  routing T_13_22.sp4_h_r_31 <X> T_13_22.lc_trk_g3_7
 (21 15)  (675 367)  (675 367)  routing T_13_22.sp4_h_r_31 <X> T_13_22.lc_trk_g3_7


LogicTile_14_22

 (0 2)  (708 354)  (708 354)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (1 2)  (709 354)  (709 354)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (2 2)  (710 354)  (710 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (733 354)  (733 354)  routing T_14_22.sp4_h_l_11 <X> T_14_22.lc_trk_g0_6
 (22 3)  (730 355)  (730 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (731 355)  (731 355)  routing T_14_22.sp4_h_l_11 <X> T_14_22.lc_trk_g0_6
 (24 3)  (732 355)  (732 355)  routing T_14_22.sp4_h_l_11 <X> T_14_22.lc_trk_g0_6
 (25 3)  (733 355)  (733 355)  routing T_14_22.sp4_h_l_11 <X> T_14_22.lc_trk_g0_6
 (15 5)  (723 357)  (723 357)  routing T_14_22.sp4_v_t_5 <X> T_14_22.lc_trk_g1_0
 (16 5)  (724 357)  (724 357)  routing T_14_22.sp4_v_t_5 <X> T_14_22.lc_trk_g1_0
 (17 5)  (725 357)  (725 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 6)  (729 358)  (729 358)  routing T_14_22.sp4_h_l_10 <X> T_14_22.lc_trk_g1_7
 (22 6)  (730 358)  (730 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (731 358)  (731 358)  routing T_14_22.sp4_h_l_10 <X> T_14_22.lc_trk_g1_7
 (24 6)  (732 358)  (732 358)  routing T_14_22.sp4_h_l_10 <X> T_14_22.lc_trk_g1_7
 (21 7)  (729 359)  (729 359)  routing T_14_22.sp4_h_l_10 <X> T_14_22.lc_trk_g1_7
 (3 12)  (711 364)  (711 364)  routing T_14_22.sp12_v_b_1 <X> T_14_22.sp12_h_r_1
 (3 13)  (711 365)  (711 365)  routing T_14_22.sp12_v_b_1 <X> T_14_22.sp12_h_r_1
 (29 14)  (737 366)  (737 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 366)  (738 366)  routing T_14_22.lc_trk_g0_6 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 366)  (739 366)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 366)  (740 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 366)  (742 366)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 366)  (744 366)  LC_7 Logic Functioning bit
 (38 14)  (746 366)  (746 366)  LC_7 Logic Functioning bit
 (45 14)  (753 366)  (753 366)  LC_7 Logic Functioning bit
 (47 14)  (755 366)  (755 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (52 14)  (760 366)  (760 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (27 15)  (735 367)  (735 367)  routing T_14_22.lc_trk_g1_0 <X> T_14_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 367)  (737 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 367)  (738 367)  routing T_14_22.lc_trk_g0_6 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 367)  (739 367)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (40 15)  (748 367)  (748 367)  LC_7 Logic Functioning bit
 (42 15)  (750 367)  (750 367)  LC_7 Logic Functioning bit


LogicTile_15_22

 (3 0)  (765 352)  (765 352)  routing T_15_22.sp12_h_r_0 <X> T_15_22.sp12_v_b_0
 (3 1)  (765 353)  (765 353)  routing T_15_22.sp12_h_r_0 <X> T_15_22.sp12_v_b_0
 (12 6)  (774 358)  (774 358)  routing T_15_22.sp4_v_b_5 <X> T_15_22.sp4_h_l_40


LogicTile_16_22

 (15 1)  (831 353)  (831 353)  routing T_16_22.bot_op_0 <X> T_16_22.lc_trk_g0_0
 (17 1)  (833 353)  (833 353)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (0 2)  (816 354)  (816 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (1 2)  (817 354)  (817 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (818 354)  (818 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 4)  (847 356)  (847 356)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 356)  (848 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 356)  (850 356)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 356)  (852 356)  LC_2 Logic Functioning bit
 (37 4)  (853 356)  (853 356)  LC_2 Logic Functioning bit
 (38 4)  (854 356)  (854 356)  LC_2 Logic Functioning bit
 (39 4)  (855 356)  (855 356)  LC_2 Logic Functioning bit
 (45 4)  (861 356)  (861 356)  LC_2 Logic Functioning bit
 (36 5)  (852 357)  (852 357)  LC_2 Logic Functioning bit
 (37 5)  (853 357)  (853 357)  LC_2 Logic Functioning bit
 (38 5)  (854 357)  (854 357)  LC_2 Logic Functioning bit
 (39 5)  (855 357)  (855 357)  LC_2 Logic Functioning bit
 (14 6)  (830 358)  (830 358)  routing T_16_22.wire_logic_cluster/lc_4/out <X> T_16_22.lc_trk_g1_4
 (17 7)  (833 359)  (833 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (31 8)  (847 360)  (847 360)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 360)  (848 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 360)  (849 360)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 360)  (852 360)  LC_4 Logic Functioning bit
 (37 8)  (853 360)  (853 360)  LC_4 Logic Functioning bit
 (38 8)  (854 360)  (854 360)  LC_4 Logic Functioning bit
 (39 8)  (855 360)  (855 360)  LC_4 Logic Functioning bit
 (45 8)  (861 360)  (861 360)  LC_4 Logic Functioning bit
 (36 9)  (852 361)  (852 361)  LC_4 Logic Functioning bit
 (37 9)  (853 361)  (853 361)  LC_4 Logic Functioning bit
 (38 9)  (854 361)  (854 361)  LC_4 Logic Functioning bit
 (39 9)  (855 361)  (855 361)  LC_4 Logic Functioning bit
 (17 10)  (833 362)  (833 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 362)  (834 362)  routing T_16_22.wire_logic_cluster/lc_5/out <X> T_16_22.lc_trk_g2_5
 (29 10)  (845 362)  (845 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (852 362)  (852 362)  LC_5 Logic Functioning bit
 (38 10)  (854 362)  (854 362)  LC_5 Logic Functioning bit
 (41 10)  (857 362)  (857 362)  LC_5 Logic Functioning bit
 (43 10)  (859 362)  (859 362)  LC_5 Logic Functioning bit
 (45 10)  (861 362)  (861 362)  LC_5 Logic Functioning bit
 (36 11)  (852 363)  (852 363)  LC_5 Logic Functioning bit
 (38 11)  (854 363)  (854 363)  LC_5 Logic Functioning bit
 (41 11)  (857 363)  (857 363)  LC_5 Logic Functioning bit
 (43 11)  (859 363)  (859 363)  LC_5 Logic Functioning bit


LogicTile_17_22

 (25 0)  (899 352)  (899 352)  routing T_17_22.lft_op_2 <X> T_17_22.lc_trk_g0_2
 (31 0)  (905 352)  (905 352)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 352)  (906 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 352)  (907 352)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 352)  (908 352)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 352)  (910 352)  LC_0 Logic Functioning bit
 (37 0)  (911 352)  (911 352)  LC_0 Logic Functioning bit
 (38 0)  (912 352)  (912 352)  LC_0 Logic Functioning bit
 (39 0)  (913 352)  (913 352)  LC_0 Logic Functioning bit
 (45 0)  (919 352)  (919 352)  LC_0 Logic Functioning bit
 (22 1)  (896 353)  (896 353)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (898 353)  (898 353)  routing T_17_22.lft_op_2 <X> T_17_22.lc_trk_g0_2
 (31 1)  (905 353)  (905 353)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 353)  (910 353)  LC_0 Logic Functioning bit
 (37 1)  (911 353)  (911 353)  LC_0 Logic Functioning bit
 (38 1)  (912 353)  (912 353)  LC_0 Logic Functioning bit
 (39 1)  (913 353)  (913 353)  LC_0 Logic Functioning bit
 (0 2)  (874 354)  (874 354)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (1 2)  (875 354)  (875 354)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (2 2)  (876 354)  (876 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 4)  (905 356)  (905 356)  routing T_17_22.lc_trk_g2_5 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 356)  (906 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 356)  (907 356)  routing T_17_22.lc_trk_g2_5 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 356)  (910 356)  LC_2 Logic Functioning bit
 (37 4)  (911 356)  (911 356)  LC_2 Logic Functioning bit
 (38 4)  (912 356)  (912 356)  LC_2 Logic Functioning bit
 (39 4)  (913 356)  (913 356)  LC_2 Logic Functioning bit
 (45 4)  (919 356)  (919 356)  LC_2 Logic Functioning bit
 (36 5)  (910 357)  (910 357)  LC_2 Logic Functioning bit
 (37 5)  (911 357)  (911 357)  LC_2 Logic Functioning bit
 (38 5)  (912 357)  (912 357)  LC_2 Logic Functioning bit
 (39 5)  (913 357)  (913 357)  LC_2 Logic Functioning bit
 (32 6)  (906 358)  (906 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 358)  (907 358)  routing T_17_22.lc_trk_g2_2 <X> T_17_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 358)  (910 358)  LC_3 Logic Functioning bit
 (37 6)  (911 358)  (911 358)  LC_3 Logic Functioning bit
 (38 6)  (912 358)  (912 358)  LC_3 Logic Functioning bit
 (39 6)  (913 358)  (913 358)  LC_3 Logic Functioning bit
 (45 6)  (919 358)  (919 358)  LC_3 Logic Functioning bit
 (31 7)  (905 359)  (905 359)  routing T_17_22.lc_trk_g2_2 <X> T_17_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 359)  (910 359)  LC_3 Logic Functioning bit
 (37 7)  (911 359)  (911 359)  LC_3 Logic Functioning bit
 (38 7)  (912 359)  (912 359)  LC_3 Logic Functioning bit
 (39 7)  (913 359)  (913 359)  LC_3 Logic Functioning bit
 (25 8)  (899 360)  (899 360)  routing T_17_22.wire_logic_cluster/lc_2/out <X> T_17_22.lc_trk_g2_2
 (22 9)  (896 361)  (896 361)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (17 10)  (891 362)  (891 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 362)  (892 362)  routing T_17_22.wire_logic_cluster/lc_5/out <X> T_17_22.lc_trk_g2_5
 (32 10)  (906 362)  (906 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 362)  (910 362)  LC_5 Logic Functioning bit
 (37 10)  (911 362)  (911 362)  LC_5 Logic Functioning bit
 (38 10)  (912 362)  (912 362)  LC_5 Logic Functioning bit
 (39 10)  (913 362)  (913 362)  LC_5 Logic Functioning bit
 (45 10)  (919 362)  (919 362)  LC_5 Logic Functioning bit
 (31 11)  (905 363)  (905 363)  routing T_17_22.lc_trk_g0_2 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 363)  (910 363)  LC_5 Logic Functioning bit
 (37 11)  (911 363)  (911 363)  LC_5 Logic Functioning bit
 (38 11)  (912 363)  (912 363)  LC_5 Logic Functioning bit
 (39 11)  (913 363)  (913 363)  LC_5 Logic Functioning bit
 (25 14)  (899 366)  (899 366)  routing T_17_22.rgt_op_6 <X> T_17_22.lc_trk_g3_6
 (22 15)  (896 367)  (896 367)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (898 367)  (898 367)  routing T_17_22.rgt_op_6 <X> T_17_22.lc_trk_g3_6


LogicTile_18_22

 (21 0)  (949 352)  (949 352)  routing T_18_22.lft_op_3 <X> T_18_22.lc_trk_g0_3
 (22 0)  (950 352)  (950 352)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (952 352)  (952 352)  routing T_18_22.lft_op_3 <X> T_18_22.lc_trk_g0_3
 (25 0)  (953 352)  (953 352)  routing T_18_22.wire_logic_cluster/lc_2/out <X> T_18_22.lc_trk_g0_2
 (36 0)  (964 352)  (964 352)  LC_0 Logic Functioning bit
 (38 0)  (966 352)  (966 352)  LC_0 Logic Functioning bit
 (41 0)  (969 352)  (969 352)  LC_0 Logic Functioning bit
 (43 0)  (971 352)  (971 352)  LC_0 Logic Functioning bit
 (45 0)  (973 352)  (973 352)  LC_0 Logic Functioning bit
 (15 1)  (943 353)  (943 353)  routing T_18_22.bot_op_0 <X> T_18_22.lc_trk_g0_0
 (17 1)  (945 353)  (945 353)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (950 353)  (950 353)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (957 353)  (957 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (965 353)  (965 353)  LC_0 Logic Functioning bit
 (39 1)  (967 353)  (967 353)  LC_0 Logic Functioning bit
 (40 1)  (968 353)  (968 353)  LC_0 Logic Functioning bit
 (42 1)  (970 353)  (970 353)  LC_0 Logic Functioning bit
 (0 2)  (928 354)  (928 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (1 2)  (929 354)  (929 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (2 2)  (930 354)  (930 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (960 354)  (960 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (964 354)  (964 354)  LC_1 Logic Functioning bit
 (37 2)  (965 354)  (965 354)  LC_1 Logic Functioning bit
 (38 2)  (966 354)  (966 354)  LC_1 Logic Functioning bit
 (39 2)  (967 354)  (967 354)  LC_1 Logic Functioning bit
 (45 2)  (973 354)  (973 354)  LC_1 Logic Functioning bit
 (46 2)  (974 354)  (974 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (980 354)  (980 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (31 3)  (959 355)  (959 355)  routing T_18_22.lc_trk_g0_2 <X> T_18_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 355)  (964 355)  LC_1 Logic Functioning bit
 (37 3)  (965 355)  (965 355)  LC_1 Logic Functioning bit
 (38 3)  (966 355)  (966 355)  LC_1 Logic Functioning bit
 (39 3)  (967 355)  (967 355)  LC_1 Logic Functioning bit
 (46 3)  (974 355)  (974 355)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (51 3)  (979 355)  (979 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (942 356)  (942 356)  routing T_18_22.wire_logic_cluster/lc_0/out <X> T_18_22.lc_trk_g1_0
 (32 4)  (960 356)  (960 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 356)  (962 356)  routing T_18_22.lc_trk_g1_0 <X> T_18_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 356)  (964 356)  LC_2 Logic Functioning bit
 (37 4)  (965 356)  (965 356)  LC_2 Logic Functioning bit
 (38 4)  (966 356)  (966 356)  LC_2 Logic Functioning bit
 (39 4)  (967 356)  (967 356)  LC_2 Logic Functioning bit
 (45 4)  (973 356)  (973 356)  LC_2 Logic Functioning bit
 (17 5)  (945 357)  (945 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (36 5)  (964 357)  (964 357)  LC_2 Logic Functioning bit
 (37 5)  (965 357)  (965 357)  LC_2 Logic Functioning bit
 (38 5)  (966 357)  (966 357)  LC_2 Logic Functioning bit
 (39 5)  (967 357)  (967 357)  LC_2 Logic Functioning bit
 (32 12)  (960 364)  (960 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (964 364)  (964 364)  LC_6 Logic Functioning bit
 (37 12)  (965 364)  (965 364)  LC_6 Logic Functioning bit
 (38 12)  (966 364)  (966 364)  LC_6 Logic Functioning bit
 (39 12)  (967 364)  (967 364)  LC_6 Logic Functioning bit
 (45 12)  (973 364)  (973 364)  LC_6 Logic Functioning bit
 (31 13)  (959 365)  (959 365)  routing T_18_22.lc_trk_g0_3 <X> T_18_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 365)  (964 365)  LC_6 Logic Functioning bit
 (37 13)  (965 365)  (965 365)  LC_6 Logic Functioning bit
 (38 13)  (966 365)  (966 365)  LC_6 Logic Functioning bit
 (39 13)  (967 365)  (967 365)  LC_6 Logic Functioning bit


LogicTile_20_22

 (15 0)  (1051 352)  (1051 352)  routing T_20_22.bot_op_1 <X> T_20_22.lc_trk_g0_1
 (17 0)  (1053 352)  (1053 352)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (31 0)  (1067 352)  (1067 352)  routing T_20_22.lc_trk_g1_4 <X> T_20_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 352)  (1068 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 352)  (1070 352)  routing T_20_22.lc_trk_g1_4 <X> T_20_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 352)  (1072 352)  LC_0 Logic Functioning bit
 (37 0)  (1073 352)  (1073 352)  LC_0 Logic Functioning bit
 (38 0)  (1074 352)  (1074 352)  LC_0 Logic Functioning bit
 (39 0)  (1075 352)  (1075 352)  LC_0 Logic Functioning bit
 (45 0)  (1081 352)  (1081 352)  LC_0 Logic Functioning bit
 (36 1)  (1072 353)  (1072 353)  LC_0 Logic Functioning bit
 (37 1)  (1073 353)  (1073 353)  LC_0 Logic Functioning bit
 (38 1)  (1074 353)  (1074 353)  LC_0 Logic Functioning bit
 (39 1)  (1075 353)  (1075 353)  LC_0 Logic Functioning bit
 (0 2)  (1036 354)  (1036 354)  routing T_20_22.glb_netwk_6 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 354)  (1037 354)  routing T_20_22.glb_netwk_6 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 354)  (1038 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 6)  (1050 358)  (1050 358)  routing T_20_22.wire_logic_cluster/lc_4/out <X> T_20_22.lc_trk_g1_4
 (17 7)  (1053 359)  (1053 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (29 8)  (1065 360)  (1065 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (36 8)  (1072 360)  (1072 360)  LC_4 Logic Functioning bit
 (38 8)  (1074 360)  (1074 360)  LC_4 Logic Functioning bit
 (41 8)  (1077 360)  (1077 360)  LC_4 Logic Functioning bit
 (43 8)  (1079 360)  (1079 360)  LC_4 Logic Functioning bit
 (45 8)  (1081 360)  (1081 360)  LC_4 Logic Functioning bit
 (36 9)  (1072 361)  (1072 361)  LC_4 Logic Functioning bit
 (38 9)  (1074 361)  (1074 361)  LC_4 Logic Functioning bit
 (41 9)  (1077 361)  (1077 361)  LC_4 Logic Functioning bit
 (43 9)  (1079 361)  (1079 361)  LC_4 Logic Functioning bit


LogicTile_21_22

 (14 0)  (1104 352)  (1104 352)  routing T_21_22.lft_op_0 <X> T_21_22.lc_trk_g0_0
 (15 1)  (1105 353)  (1105 353)  routing T_21_22.lft_op_0 <X> T_21_22.lc_trk_g0_0
 (17 1)  (1107 353)  (1107 353)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (0 2)  (1090 354)  (1090 354)  routing T_21_22.glb_netwk_6 <X> T_21_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 354)  (1091 354)  routing T_21_22.glb_netwk_6 <X> T_21_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 354)  (1092 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (1121 354)  (1121 354)  routing T_21_22.lc_trk_g1_5 <X> T_21_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 354)  (1122 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 354)  (1124 354)  routing T_21_22.lc_trk_g1_5 <X> T_21_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 354)  (1126 354)  LC_1 Logic Functioning bit
 (37 2)  (1127 354)  (1127 354)  LC_1 Logic Functioning bit
 (38 2)  (1128 354)  (1128 354)  LC_1 Logic Functioning bit
 (39 2)  (1129 354)  (1129 354)  LC_1 Logic Functioning bit
 (45 2)  (1135 354)  (1135 354)  LC_1 Logic Functioning bit
 (36 3)  (1126 355)  (1126 355)  LC_1 Logic Functioning bit
 (37 3)  (1127 355)  (1127 355)  LC_1 Logic Functioning bit
 (38 3)  (1128 355)  (1128 355)  LC_1 Logic Functioning bit
 (39 3)  (1129 355)  (1129 355)  LC_1 Logic Functioning bit
 (51 3)  (1141 355)  (1141 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (26 4)  (1116 356)  (1116 356)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_2/in_0
 (28 4)  (1118 356)  (1118 356)  routing T_21_22.lc_trk_g2_3 <X> T_21_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 356)  (1119 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 356)  (1121 356)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 356)  (1122 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 356)  (1123 356)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 356)  (1124 356)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 356)  (1126 356)  LC_2 Logic Functioning bit
 (38 4)  (1128 356)  (1128 356)  LC_2 Logic Functioning bit
 (46 4)  (1136 356)  (1136 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (1138 356)  (1138 356)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (52 4)  (1142 356)  (1142 356)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (53 4)  (1143 356)  (1143 356)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (1116 357)  (1116 357)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 357)  (1117 357)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 357)  (1118 357)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 357)  (1119 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 357)  (1120 357)  routing T_21_22.lc_trk_g2_3 <X> T_21_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 357)  (1121 357)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_2/in_3
 (53 5)  (1143 357)  (1143 357)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (1107 358)  (1107 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1108 358)  (1108 358)  routing T_21_22.wire_logic_cluster/lc_5/out <X> T_21_22.lc_trk_g1_5
 (22 8)  (1112 360)  (1112 360)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (1113 360)  (1113 360)  routing T_21_22.sp12_v_b_19 <X> T_21_22.lc_trk_g2_3
 (21 9)  (1111 361)  (1111 361)  routing T_21_22.sp12_v_b_19 <X> T_21_22.lc_trk_g2_3
 (29 10)  (1119 362)  (1119 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (1126 362)  (1126 362)  LC_5 Logic Functioning bit
 (38 10)  (1128 362)  (1128 362)  LC_5 Logic Functioning bit
 (41 10)  (1131 362)  (1131 362)  LC_5 Logic Functioning bit
 (43 10)  (1133 362)  (1133 362)  LC_5 Logic Functioning bit
 (45 10)  (1135 362)  (1135 362)  LC_5 Logic Functioning bit
 (8 11)  (1098 363)  (1098 363)  routing T_21_22.sp4_h_l_42 <X> T_21_22.sp4_v_t_42
 (36 11)  (1126 363)  (1126 363)  LC_5 Logic Functioning bit
 (38 11)  (1128 363)  (1128 363)  LC_5 Logic Functioning bit
 (41 11)  (1131 363)  (1131 363)  LC_5 Logic Functioning bit
 (43 11)  (1133 363)  (1133 363)  LC_5 Logic Functioning bit
 (21 14)  (1111 366)  (1111 366)  routing T_21_22.sp4_h_r_39 <X> T_21_22.lc_trk_g3_7
 (22 14)  (1112 366)  (1112 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1113 366)  (1113 366)  routing T_21_22.sp4_h_r_39 <X> T_21_22.lc_trk_g3_7
 (24 14)  (1114 366)  (1114 366)  routing T_21_22.sp4_h_r_39 <X> T_21_22.lc_trk_g3_7
 (25 14)  (1115 366)  (1115 366)  routing T_21_22.sp4_v_b_38 <X> T_21_22.lc_trk_g3_6
 (22 15)  (1112 367)  (1112 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1113 367)  (1113 367)  routing T_21_22.sp4_v_b_38 <X> T_21_22.lc_trk_g3_6
 (25 15)  (1115 367)  (1115 367)  routing T_21_22.sp4_v_b_38 <X> T_21_22.lc_trk_g3_6


LogicTile_22_22

 (10 11)  (1154 363)  (1154 363)  routing T_22_22.sp4_h_l_39 <X> T_22_22.sp4_v_t_42


LogicTile_23_22

 (3 0)  (1201 352)  (1201 352)  routing T_23_22.sp12_h_r_0 <X> T_23_22.sp12_v_b_0
 (3 1)  (1201 353)  (1201 353)  routing T_23_22.sp12_h_r_0 <X> T_23_22.sp12_v_b_0
 (36 8)  (1234 360)  (1234 360)  LC_4 Logic Functioning bit
 (37 8)  (1235 360)  (1235 360)  LC_4 Logic Functioning bit
 (38 8)  (1236 360)  (1236 360)  LC_4 Logic Functioning bit
 (39 8)  (1237 360)  (1237 360)  LC_4 Logic Functioning bit
 (40 8)  (1238 360)  (1238 360)  LC_4 Logic Functioning bit
 (41 8)  (1239 360)  (1239 360)  LC_4 Logic Functioning bit
 (42 8)  (1240 360)  (1240 360)  LC_4 Logic Functioning bit
 (43 8)  (1241 360)  (1241 360)  LC_4 Logic Functioning bit
 (46 8)  (1244 360)  (1244 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (1245 360)  (1245 360)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (1246 360)  (1246 360)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (1250 360)  (1250 360)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (3 9)  (1201 361)  (1201 361)  routing T_23_22.sp12_h_l_22 <X> T_23_22.sp12_v_b_1
 (36 9)  (1234 361)  (1234 361)  LC_4 Logic Functioning bit
 (37 9)  (1235 361)  (1235 361)  LC_4 Logic Functioning bit
 (38 9)  (1236 361)  (1236 361)  LC_4 Logic Functioning bit
 (39 9)  (1237 361)  (1237 361)  LC_4 Logic Functioning bit
 (40 9)  (1238 361)  (1238 361)  LC_4 Logic Functioning bit
 (41 9)  (1239 361)  (1239 361)  LC_4 Logic Functioning bit
 (42 9)  (1240 361)  (1240 361)  LC_4 Logic Functioning bit
 (43 9)  (1241 361)  (1241 361)  LC_4 Logic Functioning bit
 (48 9)  (1246 361)  (1246 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (1249 361)  (1249 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24


LogicTile_24_22

 (4 12)  (1256 364)  (1256 364)  routing T_24_22.sp4_h_l_44 <X> T_24_22.sp4_v_b_9
 (5 13)  (1257 365)  (1257 365)  routing T_24_22.sp4_h_l_44 <X> T_24_22.sp4_v_b_9
 (5 15)  (1257 367)  (1257 367)  routing T_24_22.sp4_h_l_44 <X> T_24_22.sp4_v_t_44


RAM_Tile_25_22

 (3 0)  (1309 352)  (1309 352)  routing T_25_22.sp12_v_t_23 <X> T_25_22.sp12_v_b_0
 (4 0)  (1310 352)  (1310 352)  routing T_25_22.sp4_h_l_37 <X> T_25_22.sp4_v_b_0
 (7 0)  (1313 352)  (1313 352)  Ram config bit: MEMT_bram_cbit_1

 (5 1)  (1311 353)  (1311 353)  routing T_25_22.sp4_h_l_37 <X> T_25_22.sp4_v_b_0
 (7 1)  (1313 353)  (1313 353)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 354)  (1306 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (1 2)  (1307 354)  (1307 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (2 2)  (1308 354)  (1308 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 354)  (1313 354)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 354)  (1320 354)  routing T_25_22.sp12_h_l_3 <X> T_25_22.lc_trk_g0_4
 (5 3)  (1311 355)  (1311 355)  routing T_25_22.sp4_h_l_37 <X> T_25_22.sp4_v_t_37
 (7 3)  (1313 355)  (1313 355)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 355)  (1320 355)  routing T_25_22.sp12_h_l_3 <X> T_25_22.lc_trk_g0_4
 (15 3)  (1321 355)  (1321 355)  routing T_25_22.sp12_h_l_3 <X> T_25_22.lc_trk_g0_4
 (17 3)  (1323 355)  (1323 355)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (0 4)  (1306 356)  (1306 356)  routing T_25_22.lc_trk_g3_3 <X> T_25_22.wire_bram/ram/WCLKE
 (1 4)  (1307 356)  (1307 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 356)  (1313 356)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (11 4)  (1317 356)  (1317 356)  routing T_25_22.sp4_v_t_44 <X> T_25_22.sp4_v_b_5
 (13 4)  (1319 356)  (1319 356)  routing T_25_22.sp4_v_t_44 <X> T_25_22.sp4_v_b_5
 (0 5)  (1306 357)  (1306 357)  routing T_25_22.lc_trk_g3_3 <X> T_25_22.wire_bram/ram/WCLKE
 (1 5)  (1307 357)  (1307 357)  routing T_25_22.lc_trk_g3_3 <X> T_25_22.wire_bram/ram/WCLKE
 (7 5)  (1313 357)  (1313 357)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (9 5)  (1315 357)  (1315 357)  routing T_25_22.sp4_v_t_45 <X> T_25_22.sp4_v_b_4
 (10 5)  (1316 357)  (1316 357)  routing T_25_22.sp4_v_t_45 <X> T_25_22.sp4_v_b_4
 (7 6)  (1313 358)  (1313 358)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (11 6)  (1317 358)  (1317 358)  routing T_25_22.sp4_h_l_37 <X> T_25_22.sp4_v_t_40
 (25 6)  (1331 358)  (1331 358)  routing T_25_22.sp4_v_b_14 <X> T_25_22.lc_trk_g1_6
 (7 7)  (1313 359)  (1313 359)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (22 7)  (1328 359)  (1328 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_14 lc_trk_g1_6
 (23 7)  (1329 359)  (1329 359)  routing T_25_22.sp4_v_b_14 <X> T_25_22.lc_trk_g1_6
 (25 7)  (1331 359)  (1331 359)  routing T_25_22.sp4_v_b_14 <X> T_25_22.lc_trk_g1_6
 (4 8)  (1310 360)  (1310 360)  routing T_25_22.sp4_h_l_37 <X> T_25_22.sp4_v_b_6
 (6 8)  (1312 360)  (1312 360)  routing T_25_22.sp4_h_l_37 <X> T_25_22.sp4_v_b_6
 (11 8)  (1317 360)  (1317 360)  routing T_25_22.sp4_v_t_40 <X> T_25_22.sp4_v_b_8
 (27 8)  (1333 360)  (1333 360)  routing T_25_22.lc_trk_g1_6 <X> T_25_22.wire_bram/ram/WDATA_3
 (29 8)  (1335 360)  (1335 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 360)  (1336 360)  routing T_25_22.lc_trk_g1_6 <X> T_25_22.wire_bram/ram/WDATA_3
 (39 8)  (1345 360)  (1345 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (5 9)  (1311 361)  (1311 361)  routing T_25_22.sp4_h_l_37 <X> T_25_22.sp4_v_b_6
 (12 9)  (1318 361)  (1318 361)  routing T_25_22.sp4_v_t_40 <X> T_25_22.sp4_v_b_8
 (30 9)  (1336 361)  (1336 361)  routing T_25_22.lc_trk_g1_6 <X> T_25_22.wire_bram/ram/WDATA_3
 (22 12)  (1328 364)  (1328 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (1 14)  (1307 366)  (1307 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 367)  (1307 367)  routing T_25_22.lc_trk_g0_4 <X> T_25_22.wire_bram/ram/WE


LogicTile_26_22

 (3 15)  (1351 367)  (1351 367)  routing T_26_22.sp12_h_l_22 <X> T_26_22.sp12_v_t_22


IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (11 2)  (6 338)  (6 338)  routing T_0_21.span4_vert_b_1 <X> T_0_21.span4_vert_t_13
 (3 6)  (14 342)  (14 342)  IO control bit: IOLEFT_IE_1

 (16 9)  (1 345)  (1 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 349)  (0 349)  IOB_1 IO Functioning bit


LogicTile_1_21

 (25 0)  (43 336)  (43 336)  routing T_1_21.lft_op_2 <X> T_1_21.lc_trk_g0_2
 (22 1)  (40 337)  (40 337)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (42 337)  (42 337)  routing T_1_21.lft_op_2 <X> T_1_21.lc_trk_g0_2
 (37 4)  (55 340)  (55 340)  LC_2 Logic Functioning bit
 (39 4)  (57 340)  (57 340)  LC_2 Logic Functioning bit
 (40 4)  (58 340)  (58 340)  LC_2 Logic Functioning bit
 (42 4)  (60 340)  (60 340)  LC_2 Logic Functioning bit
 (26 5)  (44 341)  (44 341)  routing T_1_21.lc_trk_g0_2 <X> T_1_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 341)  (47 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (54 341)  (54 341)  LC_2 Logic Functioning bit
 (38 5)  (56 341)  (56 341)  LC_2 Logic Functioning bit
 (41 5)  (59 341)  (59 341)  LC_2 Logic Functioning bit
 (43 5)  (61 341)  (61 341)  LC_2 Logic Functioning bit


RAM_Tile_8_21

 (9 2)  (405 338)  (405 338)  routing T_8_21.sp4_h_r_10 <X> T_8_21.sp4_h_l_36
 (10 2)  (406 338)  (406 338)  routing T_8_21.sp4_h_r_10 <X> T_8_21.sp4_h_l_36
 (8 9)  (404 345)  (404 345)  routing T_8_21.sp4_h_l_36 <X> T_8_21.sp4_v_b_7
 (9 9)  (405 345)  (405 345)  routing T_8_21.sp4_h_l_36 <X> T_8_21.sp4_v_b_7
 (10 9)  (406 345)  (406 345)  routing T_8_21.sp4_h_l_36 <X> T_8_21.sp4_v_b_7
 (8 13)  (404 349)  (404 349)  routing T_8_21.sp4_h_r_10 <X> T_8_21.sp4_v_b_10


LogicTile_9_21

 (17 0)  (455 336)  (455 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (456 336)  (456 336)  routing T_9_21.wire_logic_cluster/lc_1/out <X> T_9_21.lc_trk_g0_1
 (22 0)  (460 336)  (460 336)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (462 336)  (462 336)  routing T_9_21.bot_op_3 <X> T_9_21.lc_trk_g0_3
 (26 0)  (464 336)  (464 336)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (467 336)  (467 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 336)  (469 336)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 336)  (470 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 336)  (472 336)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (28 1)  (466 337)  (466 337)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 337)  (467 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 337)  (468 337)  routing T_9_21.lc_trk_g0_3 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 337)  (469 337)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 337)  (470 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (471 337)  (471 337)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.input_2_0
 (34 1)  (472 337)  (472 337)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.input_2_0
 (35 1)  (473 337)  (473 337)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.input_2_0
 (37 1)  (475 337)  (475 337)  LC_0 Logic Functioning bit
 (39 1)  (477 337)  (477 337)  LC_0 Logic Functioning bit
 (43 1)  (481 337)  (481 337)  LC_0 Logic Functioning bit
 (0 2)  (438 338)  (438 338)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (1 2)  (439 338)  (439 338)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (2 2)  (440 338)  (440 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (455 338)  (455 338)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 2)  (460 338)  (460 338)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (462 338)  (462 338)  routing T_9_21.top_op_7 <X> T_9_21.lc_trk_g0_7
 (26 2)  (464 338)  (464 338)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 338)  (465 338)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 338)  (466 338)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 338)  (467 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 338)  (470 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 338)  (471 338)  routing T_9_21.lc_trk_g2_0 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 338)  (474 338)  LC_1 Logic Functioning bit
 (38 2)  (476 338)  (476 338)  LC_1 Logic Functioning bit
 (40 2)  (478 338)  (478 338)  LC_1 Logic Functioning bit
 (41 2)  (479 338)  (479 338)  LC_1 Logic Functioning bit
 (42 2)  (480 338)  (480 338)  LC_1 Logic Functioning bit
 (21 3)  (459 339)  (459 339)  routing T_9_21.top_op_7 <X> T_9_21.lc_trk_g0_7
 (27 3)  (465 339)  (465 339)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 339)  (466 339)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 339)  (467 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 339)  (468 339)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 339)  (470 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (471 339)  (471 339)  routing T_9_21.lc_trk_g2_3 <X> T_9_21.input_2_1
 (35 3)  (473 339)  (473 339)  routing T_9_21.lc_trk_g2_3 <X> T_9_21.input_2_1
 (36 3)  (474 339)  (474 339)  LC_1 Logic Functioning bit
 (38 3)  (476 339)  (476 339)  LC_1 Logic Functioning bit
 (40 3)  (478 339)  (478 339)  LC_1 Logic Functioning bit
 (41 3)  (479 339)  (479 339)  LC_1 Logic Functioning bit
 (42 3)  (480 339)  (480 339)  LC_1 Logic Functioning bit
 (43 3)  (481 339)  (481 339)  LC_1 Logic Functioning bit
 (9 4)  (447 340)  (447 340)  routing T_9_21.sp4_v_t_41 <X> T_9_21.sp4_h_r_4
 (14 4)  (452 340)  (452 340)  routing T_9_21.wire_logic_cluster/lc_0/out <X> T_9_21.lc_trk_g1_0
 (16 4)  (454 340)  (454 340)  routing T_9_21.sp12_h_r_9 <X> T_9_21.lc_trk_g1_1
 (17 4)  (455 340)  (455 340)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (21 4)  (459 340)  (459 340)  routing T_9_21.wire_logic_cluster/lc_3/out <X> T_9_21.lc_trk_g1_3
 (22 4)  (460 340)  (460 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (467 340)  (467 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 340)  (468 340)  routing T_9_21.lc_trk_g0_5 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 340)  (470 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 340)  (471 340)  routing T_9_21.lc_trk_g3_0 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 340)  (472 340)  routing T_9_21.lc_trk_g3_0 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (37 4)  (475 340)  (475 340)  LC_2 Logic Functioning bit
 (39 4)  (477 340)  (477 340)  LC_2 Logic Functioning bit
 (45 4)  (483 340)  (483 340)  LC_2 Logic Functioning bit
 (17 5)  (455 341)  (455 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (37 5)  (475 341)  (475 341)  LC_2 Logic Functioning bit
 (39 5)  (477 341)  (477 341)  LC_2 Logic Functioning bit
 (15 6)  (453 342)  (453 342)  routing T_9_21.bot_op_5 <X> T_9_21.lc_trk_g1_5
 (17 6)  (455 342)  (455 342)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (460 342)  (460 342)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (462 342)  (462 342)  routing T_9_21.bot_op_7 <X> T_9_21.lc_trk_g1_7
 (26 6)  (464 342)  (464 342)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (32 6)  (470 342)  (470 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 342)  (472 342)  routing T_9_21.lc_trk_g1_1 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (41 6)  (479 342)  (479 342)  LC_3 Logic Functioning bit
 (43 6)  (481 342)  (481 342)  LC_3 Logic Functioning bit
 (45 6)  (483 342)  (483 342)  LC_3 Logic Functioning bit
 (46 6)  (484 342)  (484 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (460 343)  (460 343)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (462 343)  (462 343)  routing T_9_21.bot_op_6 <X> T_9_21.lc_trk_g1_6
 (26 7)  (464 343)  (464 343)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 343)  (466 343)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 343)  (467 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (40 7)  (478 343)  (478 343)  LC_3 Logic Functioning bit
 (42 7)  (480 343)  (480 343)  LC_3 Logic Functioning bit
 (48 7)  (486 343)  (486 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (489 343)  (489 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (1 8)  (439 344)  (439 344)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (14 8)  (452 344)  (452 344)  routing T_9_21.rgt_op_0 <X> T_9_21.lc_trk_g2_0
 (21 8)  (459 344)  (459 344)  routing T_9_21.wire_logic_cluster/lc_3/out <X> T_9_21.lc_trk_g2_3
 (22 8)  (460 344)  (460 344)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (463 344)  (463 344)  routing T_9_21.rgt_op_2 <X> T_9_21.lc_trk_g2_2
 (27 8)  (465 344)  (465 344)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 344)  (466 344)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 344)  (467 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 344)  (468 344)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 344)  (469 344)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 344)  (470 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 344)  (472 344)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (42 8)  (480 344)  (480 344)  LC_4 Logic Functioning bit
 (1 9)  (439 345)  (439 345)  routing T_9_21.glb_netwk_4 <X> T_9_21.glb2local_1
 (15 9)  (453 345)  (453 345)  routing T_9_21.rgt_op_0 <X> T_9_21.lc_trk_g2_0
 (17 9)  (455 345)  (455 345)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (460 345)  (460 345)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (462 345)  (462 345)  routing T_9_21.rgt_op_2 <X> T_9_21.lc_trk_g2_2
 (26 9)  (464 345)  (464 345)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 345)  (465 345)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 345)  (467 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 345)  (469 345)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 345)  (470 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (471 345)  (471 345)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.input_2_4
 (35 9)  (473 345)  (473 345)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.input_2_4
 (14 10)  (452 346)  (452 346)  routing T_9_21.sp4_v_b_36 <X> T_9_21.lc_trk_g2_4
 (22 10)  (460 346)  (460 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (465 346)  (465 346)  routing T_9_21.lc_trk_g1_7 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 346)  (467 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 346)  (468 346)  routing T_9_21.lc_trk_g1_7 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 346)  (469 346)  routing T_9_21.lc_trk_g1_5 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 346)  (470 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 346)  (472 346)  routing T_9_21.lc_trk_g1_5 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (50 10)  (488 346)  (488 346)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (452 347)  (452 347)  routing T_9_21.sp4_v_b_36 <X> T_9_21.lc_trk_g2_4
 (16 11)  (454 347)  (454 347)  routing T_9_21.sp4_v_b_36 <X> T_9_21.lc_trk_g2_4
 (17 11)  (455 347)  (455 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (459 347)  (459 347)  routing T_9_21.sp4_r_v_b_39 <X> T_9_21.lc_trk_g2_7
 (29 11)  (467 347)  (467 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 347)  (468 347)  routing T_9_21.lc_trk_g1_7 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (40 11)  (478 347)  (478 347)  LC_5 Logic Functioning bit
 (10 12)  (448 348)  (448 348)  routing T_9_21.sp4_v_t_40 <X> T_9_21.sp4_h_r_10
 (14 12)  (452 348)  (452 348)  routing T_9_21.sp4_v_t_21 <X> T_9_21.lc_trk_g3_0
 (16 12)  (454 348)  (454 348)  routing T_9_21.sp12_v_t_6 <X> T_9_21.lc_trk_g3_1
 (17 12)  (455 348)  (455 348)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (21 12)  (459 348)  (459 348)  routing T_9_21.rgt_op_3 <X> T_9_21.lc_trk_g3_3
 (22 12)  (460 348)  (460 348)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (462 348)  (462 348)  routing T_9_21.rgt_op_3 <X> T_9_21.lc_trk_g3_3
 (28 12)  (466 348)  (466 348)  routing T_9_21.lc_trk_g2_3 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 348)  (467 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 348)  (470 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 348)  (472 348)  routing T_9_21.lc_trk_g1_0 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 348)  (474 348)  LC_6 Logic Functioning bit
 (37 12)  (475 348)  (475 348)  LC_6 Logic Functioning bit
 (38 12)  (476 348)  (476 348)  LC_6 Logic Functioning bit
 (39 12)  (477 348)  (477 348)  LC_6 Logic Functioning bit
 (14 13)  (452 349)  (452 349)  routing T_9_21.sp4_v_t_21 <X> T_9_21.lc_trk_g3_0
 (16 13)  (454 349)  (454 349)  routing T_9_21.sp4_v_t_21 <X> T_9_21.lc_trk_g3_0
 (17 13)  (455 349)  (455 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (26 13)  (464 349)  (464 349)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 349)  (465 349)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 349)  (466 349)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 349)  (467 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 349)  (468 349)  routing T_9_21.lc_trk_g2_3 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (470 349)  (470 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (471 349)  (471 349)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.input_2_6
 (35 13)  (473 349)  (473 349)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.input_2_6
 (36 13)  (474 349)  (474 349)  LC_6 Logic Functioning bit
 (37 13)  (475 349)  (475 349)  LC_6 Logic Functioning bit
 (38 13)  (476 349)  (476 349)  LC_6 Logic Functioning bit
 (39 13)  (477 349)  (477 349)  LC_6 Logic Functioning bit
 (40 13)  (478 349)  (478 349)  LC_6 Logic Functioning bit
 (43 13)  (481 349)  (481 349)  LC_6 Logic Functioning bit
 (48 13)  (486 349)  (486 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (491 349)  (491 349)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (452 350)  (452 350)  routing T_9_21.sp4_v_b_36 <X> T_9_21.lc_trk_g3_4
 (26 14)  (464 350)  (464 350)  routing T_9_21.lc_trk_g0_7 <X> T_9_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 350)  (465 350)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 350)  (466 350)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 350)  (467 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 350)  (469 350)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 350)  (470 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 350)  (471 350)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (50 14)  (488 350)  (488 350)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (452 351)  (452 351)  routing T_9_21.sp4_v_b_36 <X> T_9_21.lc_trk_g3_4
 (16 15)  (454 351)  (454 351)  routing T_9_21.sp4_v_b_36 <X> T_9_21.lc_trk_g3_4
 (17 15)  (455 351)  (455 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (26 15)  (464 351)  (464 351)  routing T_9_21.lc_trk_g0_7 <X> T_9_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 351)  (467 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (474 351)  (474 351)  LC_7 Logic Functioning bit
 (37 15)  (475 351)  (475 351)  LC_7 Logic Functioning bit
 (40 15)  (478 351)  (478 351)  LC_7 Logic Functioning bit
 (41 15)  (479 351)  (479 351)  LC_7 Logic Functioning bit


LogicTile_10_21

 (16 0)  (508 336)  (508 336)  routing T_10_21.sp4_v_b_9 <X> T_10_21.lc_trk_g0_1
 (17 0)  (509 336)  (509 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (510 336)  (510 336)  routing T_10_21.sp4_v_b_9 <X> T_10_21.lc_trk_g0_1
 (21 0)  (513 336)  (513 336)  routing T_10_21.lft_op_3 <X> T_10_21.lc_trk_g0_3
 (22 0)  (514 336)  (514 336)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (516 336)  (516 336)  routing T_10_21.lft_op_3 <X> T_10_21.lc_trk_g0_3
 (26 0)  (518 336)  (518 336)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 336)  (519 336)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 336)  (520 336)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 336)  (521 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 336)  (522 336)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 336)  (523 336)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 336)  (524 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 336)  (525 336)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 336)  (526 336)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (39 0)  (531 336)  (531 336)  LC_0 Logic Functioning bit
 (45 0)  (537 336)  (537 336)  LC_0 Logic Functioning bit
 (18 1)  (510 337)  (510 337)  routing T_10_21.sp4_v_b_9 <X> T_10_21.lc_trk_g0_1
 (27 1)  (519 337)  (519 337)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 337)  (520 337)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 337)  (521 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 337)  (523 337)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 337)  (524 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (525 337)  (525 337)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.input_2_0
 (34 1)  (526 337)  (526 337)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.input_2_0
 (36 1)  (528 337)  (528 337)  LC_0 Logic Functioning bit
 (38 1)  (530 337)  (530 337)  LC_0 Logic Functioning bit
 (39 1)  (531 337)  (531 337)  LC_0 Logic Functioning bit
 (0 2)  (492 338)  (492 338)  routing T_10_21.glb_netwk_6 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (1 2)  (493 338)  (493 338)  routing T_10_21.glb_netwk_6 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (2 2)  (494 338)  (494 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (506 338)  (506 338)  routing T_10_21.wire_logic_cluster/lc_4/out <X> T_10_21.lc_trk_g0_4
 (27 2)  (519 338)  (519 338)  routing T_10_21.lc_trk_g1_1 <X> T_10_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 338)  (521 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 338)  (523 338)  routing T_10_21.lc_trk_g0_4 <X> T_10_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 338)  (524 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (528 338)  (528 338)  LC_1 Logic Functioning bit
 (37 2)  (529 338)  (529 338)  LC_1 Logic Functioning bit
 (38 2)  (530 338)  (530 338)  LC_1 Logic Functioning bit
 (39 2)  (531 338)  (531 338)  LC_1 Logic Functioning bit
 (40 2)  (532 338)  (532 338)  LC_1 Logic Functioning bit
 (42 2)  (534 338)  (534 338)  LC_1 Logic Functioning bit
 (45 2)  (537 338)  (537 338)  LC_1 Logic Functioning bit
 (47 2)  (539 338)  (539 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (544 338)  (544 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (17 3)  (509 339)  (509 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (36 3)  (528 339)  (528 339)  LC_1 Logic Functioning bit
 (37 3)  (529 339)  (529 339)  LC_1 Logic Functioning bit
 (38 3)  (530 339)  (530 339)  LC_1 Logic Functioning bit
 (39 3)  (531 339)  (531 339)  LC_1 Logic Functioning bit
 (40 3)  (532 339)  (532 339)  LC_1 Logic Functioning bit
 (42 3)  (534 339)  (534 339)  LC_1 Logic Functioning bit
 (47 3)  (539 339)  (539 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (16 4)  (508 340)  (508 340)  routing T_10_21.sp4_v_b_1 <X> T_10_21.lc_trk_g1_1
 (17 4)  (509 340)  (509 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (510 340)  (510 340)  routing T_10_21.sp4_v_b_1 <X> T_10_21.lc_trk_g1_1
 (21 4)  (513 340)  (513 340)  routing T_10_21.wire_logic_cluster/lc_3/out <X> T_10_21.lc_trk_g1_3
 (22 4)  (514 340)  (514 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (518 340)  (518 340)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 340)  (519 340)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 340)  (520 340)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 340)  (521 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 340)  (522 340)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 340)  (523 340)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 340)  (524 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 340)  (525 340)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 340)  (526 340)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (39 4)  (531 340)  (531 340)  LC_2 Logic Functioning bit
 (45 4)  (537 340)  (537 340)  LC_2 Logic Functioning bit
 (3 5)  (495 341)  (495 341)  routing T_10_21.sp12_h_l_23 <X> T_10_21.sp12_h_r_0
 (27 5)  (519 341)  (519 341)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 341)  (520 341)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 341)  (521 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 341)  (523 341)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 341)  (524 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (525 341)  (525 341)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.input_2_2
 (34 5)  (526 341)  (526 341)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.input_2_2
 (36 5)  (528 341)  (528 341)  LC_2 Logic Functioning bit
 (38 5)  (530 341)  (530 341)  LC_2 Logic Functioning bit
 (39 5)  (531 341)  (531 341)  LC_2 Logic Functioning bit
 (51 5)  (543 341)  (543 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (513 342)  (513 342)  routing T_10_21.sp4_h_l_10 <X> T_10_21.lc_trk_g1_7
 (22 6)  (514 342)  (514 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (515 342)  (515 342)  routing T_10_21.sp4_h_l_10 <X> T_10_21.lc_trk_g1_7
 (24 6)  (516 342)  (516 342)  routing T_10_21.sp4_h_l_10 <X> T_10_21.lc_trk_g1_7
 (27 6)  (519 342)  (519 342)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 342)  (520 342)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 342)  (521 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 342)  (523 342)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 342)  (524 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 342)  (526 342)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (37 6)  (529 342)  (529 342)  LC_3 Logic Functioning bit
 (39 6)  (531 342)  (531 342)  LC_3 Logic Functioning bit
 (45 6)  (537 342)  (537 342)  LC_3 Logic Functioning bit
 (21 7)  (513 343)  (513 343)  routing T_10_21.sp4_h_l_10 <X> T_10_21.lc_trk_g1_7
 (31 7)  (523 343)  (523 343)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (37 7)  (529 343)  (529 343)  LC_3 Logic Functioning bit
 (39 7)  (531 343)  (531 343)  LC_3 Logic Functioning bit
 (48 7)  (540 343)  (540 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (25 8)  (517 344)  (517 344)  routing T_10_21.wire_logic_cluster/lc_2/out <X> T_10_21.lc_trk_g2_2
 (29 8)  (521 344)  (521 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (36 8)  (528 344)  (528 344)  LC_4 Logic Functioning bit
 (37 8)  (529 344)  (529 344)  LC_4 Logic Functioning bit
 (38 8)  (530 344)  (530 344)  LC_4 Logic Functioning bit
 (39 8)  (531 344)  (531 344)  LC_4 Logic Functioning bit
 (40 8)  (532 344)  (532 344)  LC_4 Logic Functioning bit
 (41 8)  (533 344)  (533 344)  LC_4 Logic Functioning bit
 (42 8)  (534 344)  (534 344)  LC_4 Logic Functioning bit
 (43 8)  (535 344)  (535 344)  LC_4 Logic Functioning bit
 (45 8)  (537 344)  (537 344)  LC_4 Logic Functioning bit
 (22 9)  (514 345)  (514 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (519 345)  (519 345)  routing T_10_21.lc_trk_g1_1 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 345)  (521 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (528 345)  (528 345)  LC_4 Logic Functioning bit
 (38 9)  (530 345)  (530 345)  LC_4 Logic Functioning bit
 (41 9)  (533 345)  (533 345)  LC_4 Logic Functioning bit
 (43 9)  (535 345)  (535 345)  LC_4 Logic Functioning bit
 (16 10)  (508 346)  (508 346)  routing T_10_21.sp4_v_b_37 <X> T_10_21.lc_trk_g2_5
 (17 10)  (509 346)  (509 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (510 346)  (510 346)  routing T_10_21.sp4_v_b_37 <X> T_10_21.lc_trk_g2_5
 (18 11)  (510 347)  (510 347)  routing T_10_21.sp4_v_b_37 <X> T_10_21.lc_trk_g2_5
 (9 12)  (501 348)  (501 348)  routing T_10_21.sp4_v_t_47 <X> T_10_21.sp4_h_r_10
 (17 12)  (509 348)  (509 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 348)  (510 348)  routing T_10_21.wire_logic_cluster/lc_1/out <X> T_10_21.lc_trk_g3_1
 (22 12)  (514 348)  (514 348)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (516 348)  (516 348)  routing T_10_21.tnl_op_3 <X> T_10_21.lc_trk_g3_3
 (26 12)  (518 348)  (518 348)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (521 348)  (521 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 348)  (523 348)  routing T_10_21.lc_trk_g2_5 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 348)  (524 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 348)  (525 348)  routing T_10_21.lc_trk_g2_5 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 348)  (528 348)  LC_6 Logic Functioning bit
 (37 12)  (529 348)  (529 348)  LC_6 Logic Functioning bit
 (38 12)  (530 348)  (530 348)  LC_6 Logic Functioning bit
 (39 12)  (531 348)  (531 348)  LC_6 Logic Functioning bit
 (41 12)  (533 348)  (533 348)  LC_6 Logic Functioning bit
 (43 12)  (535 348)  (535 348)  LC_6 Logic Functioning bit
 (21 13)  (513 349)  (513 349)  routing T_10_21.tnl_op_3 <X> T_10_21.lc_trk_g3_3
 (26 13)  (518 349)  (518 349)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 349)  (519 349)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 349)  (520 349)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 349)  (521 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 349)  (522 349)  routing T_10_21.lc_trk_g0_3 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (524 349)  (524 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (525 349)  (525 349)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.input_2_6
 (34 13)  (526 349)  (526 349)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.input_2_6
 (35 13)  (527 349)  (527 349)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.input_2_6
 (36 13)  (528 349)  (528 349)  LC_6 Logic Functioning bit
 (37 13)  (529 349)  (529 349)  LC_6 Logic Functioning bit
 (38 13)  (530 349)  (530 349)  LC_6 Logic Functioning bit
 (39 13)  (531 349)  (531 349)  LC_6 Logic Functioning bit
 (41 13)  (533 349)  (533 349)  LC_6 Logic Functioning bit
 (42 13)  (534 349)  (534 349)  LC_6 Logic Functioning bit
 (43 13)  (535 349)  (535 349)  LC_6 Logic Functioning bit
 (15 14)  (507 350)  (507 350)  routing T_10_21.rgt_op_5 <X> T_10_21.lc_trk_g3_5
 (17 14)  (509 350)  (509 350)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (510 350)  (510 350)  routing T_10_21.rgt_op_5 <X> T_10_21.lc_trk_g3_5
 (22 14)  (514 350)  (514 350)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (516 350)  (516 350)  routing T_10_21.tnl_op_7 <X> T_10_21.lc_trk_g3_7
 (25 14)  (517 350)  (517 350)  routing T_10_21.sp4_v_b_38 <X> T_10_21.lc_trk_g3_6
 (28 14)  (520 350)  (520 350)  routing T_10_21.lc_trk_g2_2 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 350)  (521 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 350)  (524 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 350)  (526 350)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 350)  (528 350)  LC_7 Logic Functioning bit
 (38 14)  (530 350)  (530 350)  LC_7 Logic Functioning bit
 (39 14)  (531 350)  (531 350)  LC_7 Logic Functioning bit
 (42 14)  (534 350)  (534 350)  LC_7 Logic Functioning bit
 (43 14)  (535 350)  (535 350)  LC_7 Logic Functioning bit
 (50 14)  (542 350)  (542 350)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (543 350)  (543 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (509 351)  (509 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (513 351)  (513 351)  routing T_10_21.tnl_op_7 <X> T_10_21.lc_trk_g3_7
 (22 15)  (514 351)  (514 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (515 351)  (515 351)  routing T_10_21.sp4_v_b_38 <X> T_10_21.lc_trk_g3_6
 (25 15)  (517 351)  (517 351)  routing T_10_21.sp4_v_b_38 <X> T_10_21.lc_trk_g3_6
 (30 15)  (522 351)  (522 351)  routing T_10_21.lc_trk_g2_2 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 351)  (523 351)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 351)  (528 351)  LC_7 Logic Functioning bit
 (38 15)  (530 351)  (530 351)  LC_7 Logic Functioning bit
 (39 15)  (531 351)  (531 351)  LC_7 Logic Functioning bit
 (42 15)  (534 351)  (534 351)  LC_7 Logic Functioning bit
 (43 15)  (535 351)  (535 351)  LC_7 Logic Functioning bit


LogicTile_11_21

 (27 0)  (573 336)  (573 336)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 336)  (574 336)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 336)  (575 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 336)  (576 336)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 336)  (577 336)  routing T_11_21.lc_trk_g3_4 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 336)  (578 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 336)  (579 336)  routing T_11_21.lc_trk_g3_4 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 336)  (580 336)  routing T_11_21.lc_trk_g3_4 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (40 0)  (586 336)  (586 336)  LC_0 Logic Functioning bit
 (42 0)  (588 336)  (588 336)  LC_0 Logic Functioning bit
 (22 1)  (568 337)  (568 337)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (570 337)  (570 337)  routing T_11_21.top_op_2 <X> T_11_21.lc_trk_g0_2
 (25 1)  (571 337)  (571 337)  routing T_11_21.top_op_2 <X> T_11_21.lc_trk_g0_2
 (30 1)  (576 337)  (576 337)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (40 1)  (586 337)  (586 337)  LC_0 Logic Functioning bit
 (42 1)  (588 337)  (588 337)  LC_0 Logic Functioning bit
 (26 2)  (572 338)  (572 338)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 338)  (575 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 338)  (578 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 338)  (579 338)  routing T_11_21.lc_trk_g2_0 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 338)  (581 338)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.input_2_1
 (36 2)  (582 338)  (582 338)  LC_1 Logic Functioning bit
 (37 2)  (583 338)  (583 338)  LC_1 Logic Functioning bit
 (43 2)  (589 338)  (589 338)  LC_1 Logic Functioning bit
 (52 2)  (598 338)  (598 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (572 339)  (572 339)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 339)  (574 339)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 339)  (575 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 339)  (576 339)  routing T_11_21.lc_trk_g0_2 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 339)  (578 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (580 339)  (580 339)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.input_2_1
 (35 3)  (581 339)  (581 339)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.input_2_1
 (37 3)  (583 339)  (583 339)  LC_1 Logic Functioning bit
 (51 3)  (597 339)  (597 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (560 340)  (560 340)  routing T_11_21.wire_logic_cluster/lc_0/out <X> T_11_21.lc_trk_g1_0
 (21 4)  (567 340)  (567 340)  routing T_11_21.lft_op_3 <X> T_11_21.lc_trk_g1_3
 (22 4)  (568 340)  (568 340)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (570 340)  (570 340)  routing T_11_21.lft_op_3 <X> T_11_21.lc_trk_g1_3
 (25 4)  (571 340)  (571 340)  routing T_11_21.lft_op_2 <X> T_11_21.lc_trk_g1_2
 (17 5)  (563 341)  (563 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (568 341)  (568 341)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (570 341)  (570 341)  routing T_11_21.lft_op_2 <X> T_11_21.lc_trk_g1_2
 (25 6)  (571 342)  (571 342)  routing T_11_21.sp4_h_l_11 <X> T_11_21.lc_trk_g1_6
 (22 7)  (568 343)  (568 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (569 343)  (569 343)  routing T_11_21.sp4_h_l_11 <X> T_11_21.lc_trk_g1_6
 (24 7)  (570 343)  (570 343)  routing T_11_21.sp4_h_l_11 <X> T_11_21.lc_trk_g1_6
 (25 7)  (571 343)  (571 343)  routing T_11_21.sp4_h_l_11 <X> T_11_21.lc_trk_g1_6
 (26 8)  (572 344)  (572 344)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 344)  (573 344)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 344)  (574 344)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 344)  (575 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 344)  (578 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 344)  (580 344)  routing T_11_21.lc_trk_g1_2 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 344)  (581 344)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.input_2_4
 (17 9)  (563 345)  (563 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (26 9)  (572 345)  (572 345)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 345)  (574 345)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 345)  (575 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 345)  (577 345)  routing T_11_21.lc_trk_g1_2 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 345)  (578 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (579 345)  (579 345)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.input_2_4
 (34 9)  (580 345)  (580 345)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.input_2_4
 (35 9)  (581 345)  (581 345)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.input_2_4
 (39 9)  (585 345)  (585 345)  LC_4 Logic Functioning bit
 (22 10)  (568 346)  (568 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (571 346)  (571 346)  routing T_11_21.sp4_v_b_38 <X> T_11_21.lc_trk_g2_6
 (27 10)  (573 346)  (573 346)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 346)  (574 346)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 346)  (575 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 346)  (578 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 346)  (580 346)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (43 10)  (589 346)  (589 346)  LC_5 Logic Functioning bit
 (50 10)  (596 346)  (596 346)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (597 346)  (597 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (568 347)  (568 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (569 347)  (569 347)  routing T_11_21.sp4_v_b_38 <X> T_11_21.lc_trk_g2_6
 (25 11)  (571 347)  (571 347)  routing T_11_21.sp4_v_b_38 <X> T_11_21.lc_trk_g2_6
 (27 11)  (573 347)  (573 347)  routing T_11_21.lc_trk_g1_0 <X> T_11_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 347)  (575 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 347)  (577 347)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (51 11)  (597 347)  (597 347)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (599 347)  (599 347)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (563 348)  (563 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (17 13)  (563 349)  (563 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (564 349)  (564 349)  routing T_11_21.sp4_r_v_b_41 <X> T_11_21.lc_trk_g3_1
 (11 14)  (557 350)  (557 350)  routing T_11_21.sp4_h_r_5 <X> T_11_21.sp4_v_t_46
 (13 14)  (559 350)  (559 350)  routing T_11_21.sp4_h_r_5 <X> T_11_21.sp4_v_t_46
 (22 14)  (568 350)  (568 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (569 350)  (569 350)  routing T_11_21.sp4_v_b_47 <X> T_11_21.lc_trk_g3_7
 (24 14)  (570 350)  (570 350)  routing T_11_21.sp4_v_b_47 <X> T_11_21.lc_trk_g3_7
 (25 14)  (571 350)  (571 350)  routing T_11_21.sp4_h_r_46 <X> T_11_21.lc_trk_g3_6
 (12 15)  (558 351)  (558 351)  routing T_11_21.sp4_h_r_5 <X> T_11_21.sp4_v_t_46
 (14 15)  (560 351)  (560 351)  routing T_11_21.sp4_h_l_17 <X> T_11_21.lc_trk_g3_4
 (15 15)  (561 351)  (561 351)  routing T_11_21.sp4_h_l_17 <X> T_11_21.lc_trk_g3_4
 (16 15)  (562 351)  (562 351)  routing T_11_21.sp4_h_l_17 <X> T_11_21.lc_trk_g3_4
 (17 15)  (563 351)  (563 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (568 351)  (568 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (569 351)  (569 351)  routing T_11_21.sp4_h_r_46 <X> T_11_21.lc_trk_g3_6
 (24 15)  (570 351)  (570 351)  routing T_11_21.sp4_h_r_46 <X> T_11_21.lc_trk_g3_6
 (25 15)  (571 351)  (571 351)  routing T_11_21.sp4_h_r_46 <X> T_11_21.lc_trk_g3_6


LogicTile_12_21

 (4 0)  (604 336)  (604 336)  routing T_12_21.sp4_v_t_37 <X> T_12_21.sp4_v_b_0
 (32 0)  (632 336)  (632 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 336)  (633 336)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 336)  (634 336)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 336)  (637 336)  LC_0 Logic Functioning bit
 (39 0)  (639 336)  (639 336)  LC_0 Logic Functioning bit
 (46 0)  (646 336)  (646 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (28 1)  (628 337)  (628 337)  routing T_12_21.lc_trk_g2_0 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 337)  (629 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 337)  (631 337)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 337)  (636 337)  LC_0 Logic Functioning bit
 (38 1)  (638 337)  (638 337)  LC_0 Logic Functioning bit
 (0 2)  (600 338)  (600 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (1 2)  (601 338)  (601 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (2 2)  (602 338)  (602 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 338)  (614 338)  routing T_12_21.wire_logic_cluster/lc_4/out <X> T_12_21.lc_trk_g0_4
 (17 2)  (617 338)  (617 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (27 2)  (627 338)  (627 338)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 338)  (629 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 338)  (630 338)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 338)  (632 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 338)  (634 338)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 338)  (636 338)  LC_1 Logic Functioning bit
 (38 2)  (638 338)  (638 338)  LC_1 Logic Functioning bit
 (40 2)  (640 338)  (640 338)  LC_1 Logic Functioning bit
 (41 2)  (641 338)  (641 338)  LC_1 Logic Functioning bit
 (42 2)  (642 338)  (642 338)  LC_1 Logic Functioning bit
 (43 2)  (643 338)  (643 338)  LC_1 Logic Functioning bit
 (17 3)  (617 339)  (617 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (618 339)  (618 339)  routing T_12_21.sp4_r_v_b_29 <X> T_12_21.lc_trk_g0_5
 (26 3)  (626 339)  (626 339)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 339)  (627 339)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 339)  (628 339)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 339)  (629 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 339)  (631 339)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (41 3)  (641 339)  (641 339)  LC_1 Logic Functioning bit
 (43 3)  (643 339)  (643 339)  LC_1 Logic Functioning bit
 (21 4)  (621 340)  (621 340)  routing T_12_21.wire_logic_cluster/lc_3/out <X> T_12_21.lc_trk_g1_3
 (22 4)  (622 340)  (622 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (626 340)  (626 340)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 340)  (627 340)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 340)  (628 340)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 340)  (629 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 340)  (631 340)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 340)  (632 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 340)  (634 340)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (41 4)  (641 340)  (641 340)  LC_2 Logic Functioning bit
 (45 4)  (645 340)  (645 340)  LC_2 Logic Functioning bit
 (50 4)  (650 340)  (650 340)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (626 341)  (626 341)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 341)  (627 341)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 341)  (628 341)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 341)  (629 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 341)  (630 341)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 341)  (631 341)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (40 5)  (640 341)  (640 341)  LC_2 Logic Functioning bit
 (41 5)  (641 341)  (641 341)  LC_2 Logic Functioning bit
 (43 5)  (643 341)  (643 341)  LC_2 Logic Functioning bit
 (15 6)  (615 342)  (615 342)  routing T_12_21.lft_op_5 <X> T_12_21.lc_trk_g1_5
 (17 6)  (617 342)  (617 342)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (618 342)  (618 342)  routing T_12_21.lft_op_5 <X> T_12_21.lc_trk_g1_5
 (28 6)  (628 342)  (628 342)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 342)  (629 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 342)  (630 342)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 342)  (632 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 342)  (633 342)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 342)  (634 342)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (41 6)  (641 342)  (641 342)  LC_3 Logic Functioning bit
 (43 6)  (643 342)  (643 342)  LC_3 Logic Functioning bit
 (9 7)  (609 343)  (609 343)  routing T_12_21.sp4_v_b_8 <X> T_12_21.sp4_v_t_41
 (10 7)  (610 343)  (610 343)  routing T_12_21.sp4_v_b_8 <X> T_12_21.sp4_v_t_41
 (22 7)  (622 343)  (622 343)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (623 343)  (623 343)  routing T_12_21.sp12_h_r_14 <X> T_12_21.lc_trk_g1_6
 (28 7)  (628 343)  (628 343)  routing T_12_21.lc_trk_g2_1 <X> T_12_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 343)  (629 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 343)  (630 343)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (14 8)  (614 344)  (614 344)  routing T_12_21.rgt_op_0 <X> T_12_21.lc_trk_g2_0
 (15 8)  (615 344)  (615 344)  routing T_12_21.tnl_op_1 <X> T_12_21.lc_trk_g2_1
 (17 8)  (617 344)  (617 344)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (26 8)  (626 344)  (626 344)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 344)  (627 344)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 344)  (628 344)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 344)  (629 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 344)  (631 344)  routing T_12_21.lc_trk_g0_5 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 344)  (632 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (636 344)  (636 344)  LC_4 Logic Functioning bit
 (37 8)  (637 344)  (637 344)  LC_4 Logic Functioning bit
 (38 8)  (638 344)  (638 344)  LC_4 Logic Functioning bit
 (50 8)  (650 344)  (650 344)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (615 345)  (615 345)  routing T_12_21.rgt_op_0 <X> T_12_21.lc_trk_g2_0
 (17 9)  (617 345)  (617 345)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (618 345)  (618 345)  routing T_12_21.tnl_op_1 <X> T_12_21.lc_trk_g2_1
 (27 9)  (627 345)  (627 345)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 345)  (629 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 345)  (630 345)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (37 9)  (637 345)  (637 345)  LC_4 Logic Functioning bit
 (31 10)  (631 346)  (631 346)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 346)  (632 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 346)  (633 346)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (41 10)  (641 346)  (641 346)  LC_5 Logic Functioning bit
 (43 10)  (643 346)  (643 346)  LC_5 Logic Functioning bit
 (22 11)  (622 347)  (622 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (623 347)  (623 347)  routing T_12_21.sp4_v_b_46 <X> T_12_21.lc_trk_g2_6
 (24 11)  (624 347)  (624 347)  routing T_12_21.sp4_v_b_46 <X> T_12_21.lc_trk_g2_6
 (28 11)  (628 347)  (628 347)  routing T_12_21.lc_trk_g2_1 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 347)  (629 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 347)  (631 347)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (40 11)  (640 347)  (640 347)  LC_5 Logic Functioning bit
 (42 11)  (642 347)  (642 347)  LC_5 Logic Functioning bit
 (15 12)  (615 348)  (615 348)  routing T_12_21.sp4_v_t_28 <X> T_12_21.lc_trk_g3_1
 (16 12)  (616 348)  (616 348)  routing T_12_21.sp4_v_t_28 <X> T_12_21.lc_trk_g3_1
 (17 12)  (617 348)  (617 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (625 348)  (625 348)  routing T_12_21.wire_logic_cluster/lc_2/out <X> T_12_21.lc_trk_g3_2
 (27 12)  (627 348)  (627 348)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 348)  (628 348)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 348)  (629 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 348)  (631 348)  routing T_12_21.lc_trk_g0_5 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 348)  (632 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (637 348)  (637 348)  LC_6 Logic Functioning bit
 (38 12)  (638 348)  (638 348)  LC_6 Logic Functioning bit
 (39 12)  (639 348)  (639 348)  LC_6 Logic Functioning bit
 (40 12)  (640 348)  (640 348)  LC_6 Logic Functioning bit
 (41 12)  (641 348)  (641 348)  LC_6 Logic Functioning bit
 (43 12)  (643 348)  (643 348)  LC_6 Logic Functioning bit
 (50 12)  (650 348)  (650 348)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (622 349)  (622 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (627 349)  (627 349)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 349)  (628 349)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 349)  (629 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 349)  (630 349)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 349)  (636 349)  LC_6 Logic Functioning bit
 (37 13)  (637 349)  (637 349)  LC_6 Logic Functioning bit
 (38 13)  (638 349)  (638 349)  LC_6 Logic Functioning bit
 (39 13)  (639 349)  (639 349)  LC_6 Logic Functioning bit
 (40 13)  (640 349)  (640 349)  LC_6 Logic Functioning bit
 (41 13)  (641 349)  (641 349)  LC_6 Logic Functioning bit
 (42 13)  (642 349)  (642 349)  LC_6 Logic Functioning bit
 (43 13)  (643 349)  (643 349)  LC_6 Logic Functioning bit
 (21 14)  (621 350)  (621 350)  routing T_12_21.rgt_op_7 <X> T_12_21.lc_trk_g3_7
 (22 14)  (622 350)  (622 350)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (624 350)  (624 350)  routing T_12_21.rgt_op_7 <X> T_12_21.lc_trk_g3_7
 (28 14)  (628 350)  (628 350)  routing T_12_21.lc_trk_g2_0 <X> T_12_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 350)  (629 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 350)  (631 350)  routing T_12_21.lc_trk_g0_4 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 350)  (632 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (636 350)  (636 350)  LC_7 Logic Functioning bit
 (37 14)  (637 350)  (637 350)  LC_7 Logic Functioning bit
 (38 14)  (638 350)  (638 350)  LC_7 Logic Functioning bit
 (42 14)  (642 350)  (642 350)  LC_7 Logic Functioning bit
 (50 14)  (650 350)  (650 350)  Cascade bit: LH_LC07_inmux02_5

 (36 15)  (636 351)  (636 351)  LC_7 Logic Functioning bit
 (37 15)  (637 351)  (637 351)  LC_7 Logic Functioning bit
 (38 15)  (638 351)  (638 351)  LC_7 Logic Functioning bit
 (42 15)  (642 351)  (642 351)  LC_7 Logic Functioning bit


LogicTile_13_21

 (26 0)  (680 336)  (680 336)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 336)  (681 336)  routing T_13_21.lc_trk_g1_0 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 336)  (683 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 336)  (685 336)  routing T_13_21.lc_trk_g0_7 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 336)  (686 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (38 0)  (692 336)  (692 336)  LC_0 Logic Functioning bit
 (40 0)  (694 336)  (694 336)  LC_0 Logic Functioning bit
 (41 0)  (695 336)  (695 336)  LC_0 Logic Functioning bit
 (45 0)  (699 336)  (699 336)  LC_0 Logic Functioning bit
 (26 1)  (680 337)  (680 337)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 337)  (681 337)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 337)  (682 337)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 337)  (683 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 337)  (685 337)  routing T_13_21.lc_trk_g0_7 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 337)  (686 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (688 337)  (688 337)  routing T_13_21.lc_trk_g1_1 <X> T_13_21.input_2_0
 (41 1)  (695 337)  (695 337)  LC_0 Logic Functioning bit
 (0 2)  (654 338)  (654 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (1 2)  (655 338)  (655 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (675 338)  (675 338)  routing T_13_21.lft_op_7 <X> T_13_21.lc_trk_g0_7
 (22 2)  (676 338)  (676 338)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (678 338)  (678 338)  routing T_13_21.lft_op_7 <X> T_13_21.lc_trk_g0_7
 (14 4)  (668 340)  (668 340)  routing T_13_21.wire_logic_cluster/lc_0/out <X> T_13_21.lc_trk_g1_0
 (16 4)  (670 340)  (670 340)  routing T_13_21.sp12_h_l_14 <X> T_13_21.lc_trk_g1_1
 (17 4)  (671 340)  (671 340)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (17 5)  (671 341)  (671 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (672 341)  (672 341)  routing T_13_21.sp12_h_l_14 <X> T_13_21.lc_trk_g1_1
 (16 14)  (670 350)  (670 350)  routing T_13_21.sp4_v_t_16 <X> T_13_21.lc_trk_g3_5
 (17 14)  (671 350)  (671 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (672 350)  (672 350)  routing T_13_21.sp4_v_t_16 <X> T_13_21.lc_trk_g3_5
 (21 14)  (675 350)  (675 350)  routing T_13_21.sp4_h_l_34 <X> T_13_21.lc_trk_g3_7
 (22 14)  (676 350)  (676 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (677 350)  (677 350)  routing T_13_21.sp4_h_l_34 <X> T_13_21.lc_trk_g3_7
 (24 14)  (678 350)  (678 350)  routing T_13_21.sp4_h_l_34 <X> T_13_21.lc_trk_g3_7
 (27 14)  (681 350)  (681 350)  routing T_13_21.lc_trk_g3_5 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 350)  (682 350)  routing T_13_21.lc_trk_g3_5 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 350)  (683 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 350)  (684 350)  routing T_13_21.lc_trk_g3_5 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 350)  (685 350)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 350)  (686 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 350)  (687 350)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 350)  (688 350)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (41 14)  (695 350)  (695 350)  LC_7 Logic Functioning bit
 (43 14)  (697 350)  (697 350)  LC_7 Logic Functioning bit
 (21 15)  (675 351)  (675 351)  routing T_13_21.sp4_h_l_34 <X> T_13_21.lc_trk_g3_7
 (27 15)  (681 351)  (681 351)  routing T_13_21.lc_trk_g1_0 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 351)  (683 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 351)  (685 351)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_7/in_3


LogicTile_14_21

 (3 4)  (711 340)  (711 340)  routing T_14_21.sp12_v_t_23 <X> T_14_21.sp12_h_r_0
 (11 15)  (719 351)  (719 351)  routing T_14_21.sp4_h_r_11 <X> T_14_21.sp4_h_l_46


LogicTile_16_21

 (31 0)  (847 336)  (847 336)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 336)  (848 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 336)  (849 336)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 336)  (852 336)  LC_0 Logic Functioning bit
 (37 0)  (853 336)  (853 336)  LC_0 Logic Functioning bit
 (38 0)  (854 336)  (854 336)  LC_0 Logic Functioning bit
 (39 0)  (855 336)  (855 336)  LC_0 Logic Functioning bit
 (45 0)  (861 336)  (861 336)  LC_0 Logic Functioning bit
 (31 1)  (847 337)  (847 337)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 337)  (852 337)  LC_0 Logic Functioning bit
 (37 1)  (853 337)  (853 337)  LC_0 Logic Functioning bit
 (38 1)  (854 337)  (854 337)  LC_0 Logic Functioning bit
 (39 1)  (855 337)  (855 337)  LC_0 Logic Functioning bit
 (0 2)  (816 338)  (816 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (1 2)  (817 338)  (817 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (842 338)  (842 338)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (31 2)  (847 338)  (847 338)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 338)  (848 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 338)  (849 338)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 338)  (852 338)  LC_1 Logic Functioning bit
 (37 2)  (853 338)  (853 338)  LC_1 Logic Functioning bit
 (38 2)  (854 338)  (854 338)  LC_1 Logic Functioning bit
 (39 2)  (855 338)  (855 338)  LC_1 Logic Functioning bit
 (41 2)  (857 338)  (857 338)  LC_1 Logic Functioning bit
 (43 2)  (859 338)  (859 338)  LC_1 Logic Functioning bit
 (45 2)  (861 338)  (861 338)  LC_1 Logic Functioning bit
 (27 3)  (843 339)  (843 339)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 339)  (844 339)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 339)  (845 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 339)  (852 339)  LC_1 Logic Functioning bit
 (37 3)  (853 339)  (853 339)  LC_1 Logic Functioning bit
 (38 3)  (854 339)  (854 339)  LC_1 Logic Functioning bit
 (39 3)  (855 339)  (855 339)  LC_1 Logic Functioning bit
 (40 3)  (856 339)  (856 339)  LC_1 Logic Functioning bit
 (42 3)  (858 339)  (858 339)  LC_1 Logic Functioning bit
 (21 10)  (837 346)  (837 346)  routing T_16_21.wire_logic_cluster/lc_7/out <X> T_16_21.lc_trk_g2_7
 (22 10)  (838 346)  (838 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (14 11)  (830 347)  (830 347)  routing T_16_21.sp4_r_v_b_36 <X> T_16_21.lc_trk_g2_4
 (17 11)  (833 347)  (833 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (17 12)  (833 348)  (833 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 348)  (834 348)  routing T_16_21.wire_logic_cluster/lc_1/out <X> T_16_21.lc_trk_g3_1
 (26 14)  (842 350)  (842 350)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (28 14)  (844 350)  (844 350)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 350)  (845 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 350)  (846 350)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 350)  (848 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 350)  (849 350)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 350)  (850 350)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (41 14)  (857 350)  (857 350)  LC_7 Logic Functioning bit
 (43 14)  (859 350)  (859 350)  LC_7 Logic Functioning bit
 (45 14)  (861 350)  (861 350)  LC_7 Logic Functioning bit
 (14 15)  (830 351)  (830 351)  routing T_16_21.sp4_r_v_b_44 <X> T_16_21.lc_trk_g3_4
 (17 15)  (833 351)  (833 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (843 351)  (843 351)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 351)  (844 351)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 351)  (845 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (40 15)  (856 351)  (856 351)  LC_7 Logic Functioning bit
 (41 15)  (857 351)  (857 351)  LC_7 Logic Functioning bit
 (42 15)  (858 351)  (858 351)  LC_7 Logic Functioning bit
 (43 15)  (859 351)  (859 351)  LC_7 Logic Functioning bit


LogicTile_17_21

 (32 0)  (906 336)  (906 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 336)  (908 336)  routing T_17_21.lc_trk_g1_0 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 336)  (910 336)  LC_0 Logic Functioning bit
 (37 0)  (911 336)  (911 336)  LC_0 Logic Functioning bit
 (38 0)  (912 336)  (912 336)  LC_0 Logic Functioning bit
 (39 0)  (913 336)  (913 336)  LC_0 Logic Functioning bit
 (45 0)  (919 336)  (919 336)  LC_0 Logic Functioning bit
 (36 1)  (910 337)  (910 337)  LC_0 Logic Functioning bit
 (37 1)  (911 337)  (911 337)  LC_0 Logic Functioning bit
 (38 1)  (912 337)  (912 337)  LC_0 Logic Functioning bit
 (39 1)  (913 337)  (913 337)  LC_0 Logic Functioning bit
 (0 2)  (874 338)  (874 338)  routing T_17_21.glb_netwk_6 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (1 2)  (875 338)  (875 338)  routing T_17_21.glb_netwk_6 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (2 2)  (876 338)  (876 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 5)  (888 341)  (888 341)  routing T_17_21.top_op_0 <X> T_17_21.lc_trk_g1_0
 (15 5)  (889 341)  (889 341)  routing T_17_21.top_op_0 <X> T_17_21.lc_trk_g1_0
 (17 5)  (891 341)  (891 341)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (32 6)  (906 342)  (906 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 342)  (907 342)  routing T_17_21.lc_trk_g2_0 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 342)  (910 342)  LC_3 Logic Functioning bit
 (37 6)  (911 342)  (911 342)  LC_3 Logic Functioning bit
 (38 6)  (912 342)  (912 342)  LC_3 Logic Functioning bit
 (39 6)  (913 342)  (913 342)  LC_3 Logic Functioning bit
 (45 6)  (919 342)  (919 342)  LC_3 Logic Functioning bit
 (36 7)  (910 343)  (910 343)  LC_3 Logic Functioning bit
 (37 7)  (911 343)  (911 343)  LC_3 Logic Functioning bit
 (38 7)  (912 343)  (912 343)  LC_3 Logic Functioning bit
 (39 7)  (913 343)  (913 343)  LC_3 Logic Functioning bit
 (14 8)  (888 344)  (888 344)  routing T_17_21.wire_logic_cluster/lc_0/out <X> T_17_21.lc_trk_g2_0
 (17 9)  (891 345)  (891 345)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (12 12)  (886 348)  (886 348)  routing T_17_21.sp4_v_b_5 <X> T_17_21.sp4_h_r_11
 (11 13)  (885 349)  (885 349)  routing T_17_21.sp4_v_b_5 <X> T_17_21.sp4_h_r_11
 (13 13)  (887 349)  (887 349)  routing T_17_21.sp4_v_b_5 <X> T_17_21.sp4_h_r_11


LogicTile_18_21

 (15 0)  (943 336)  (943 336)  routing T_18_21.top_op_1 <X> T_18_21.lc_trk_g0_1
 (17 0)  (945 336)  (945 336)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (32 0)  (960 336)  (960 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 336)  (961 336)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 336)  (962 336)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 336)  (964 336)  LC_0 Logic Functioning bit
 (37 0)  (965 336)  (965 336)  LC_0 Logic Functioning bit
 (38 0)  (966 336)  (966 336)  LC_0 Logic Functioning bit
 (39 0)  (967 336)  (967 336)  LC_0 Logic Functioning bit
 (45 0)  (973 336)  (973 336)  LC_0 Logic Functioning bit
 (18 1)  (946 337)  (946 337)  routing T_18_21.top_op_1 <X> T_18_21.lc_trk_g0_1
 (22 1)  (950 337)  (950 337)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (952 337)  (952 337)  routing T_18_21.bot_op_2 <X> T_18_21.lc_trk_g0_2
 (31 1)  (959 337)  (959 337)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 337)  (964 337)  LC_0 Logic Functioning bit
 (37 1)  (965 337)  (965 337)  LC_0 Logic Functioning bit
 (38 1)  (966 337)  (966 337)  LC_0 Logic Functioning bit
 (39 1)  (967 337)  (967 337)  LC_0 Logic Functioning bit
 (0 2)  (928 338)  (928 338)  routing T_18_21.glb_netwk_6 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (1 2)  (929 338)  (929 338)  routing T_18_21.glb_netwk_6 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (2 2)  (930 338)  (930 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (960 338)  (960 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (964 338)  (964 338)  LC_1 Logic Functioning bit
 (37 2)  (965 338)  (965 338)  LC_1 Logic Functioning bit
 (38 2)  (966 338)  (966 338)  LC_1 Logic Functioning bit
 (39 2)  (967 338)  (967 338)  LC_1 Logic Functioning bit
 (45 2)  (973 338)  (973 338)  LC_1 Logic Functioning bit
 (31 3)  (959 339)  (959 339)  routing T_18_21.lc_trk_g0_2 <X> T_18_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 339)  (964 339)  LC_1 Logic Functioning bit
 (37 3)  (965 339)  (965 339)  LC_1 Logic Functioning bit
 (38 3)  (966 339)  (966 339)  LC_1 Logic Functioning bit
 (39 3)  (967 339)  (967 339)  LC_1 Logic Functioning bit
 (32 4)  (960 340)  (960 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 340)  (961 340)  routing T_18_21.lc_trk_g2_1 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 340)  (964 340)  LC_2 Logic Functioning bit
 (37 4)  (965 340)  (965 340)  LC_2 Logic Functioning bit
 (38 4)  (966 340)  (966 340)  LC_2 Logic Functioning bit
 (39 4)  (967 340)  (967 340)  LC_2 Logic Functioning bit
 (45 4)  (973 340)  (973 340)  LC_2 Logic Functioning bit
 (36 5)  (964 341)  (964 341)  LC_2 Logic Functioning bit
 (37 5)  (965 341)  (965 341)  LC_2 Logic Functioning bit
 (38 5)  (966 341)  (966 341)  LC_2 Logic Functioning bit
 (39 5)  (967 341)  (967 341)  LC_2 Logic Functioning bit
 (22 6)  (950 342)  (950 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (21 7)  (949 343)  (949 343)  routing T_18_21.sp4_r_v_b_31 <X> T_18_21.lc_trk_g1_7
 (17 8)  (945 344)  (945 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (946 344)  (946 344)  routing T_18_21.wire_logic_cluster/lc_1/out <X> T_18_21.lc_trk_g2_1
 (14 9)  (942 345)  (942 345)  routing T_18_21.sp12_v_b_16 <X> T_18_21.lc_trk_g2_0
 (16 9)  (944 345)  (944 345)  routing T_18_21.sp12_v_b_16 <X> T_18_21.lc_trk_g2_0
 (17 9)  (945 345)  (945 345)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (25 12)  (953 348)  (953 348)  routing T_18_21.wire_logic_cluster/lc_2/out <X> T_18_21.lc_trk_g3_2
 (29 12)  (957 348)  (957 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 348)  (959 348)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 348)  (960 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 348)  (961 348)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 348)  (962 348)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 348)  (963 348)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.input_2_6
 (36 12)  (964 348)  (964 348)  LC_6 Logic Functioning bit
 (38 12)  (966 348)  (966 348)  LC_6 Logic Functioning bit
 (43 12)  (971 348)  (971 348)  LC_6 Logic Functioning bit
 (22 13)  (950 349)  (950 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (956 349)  (956 349)  routing T_18_21.lc_trk_g2_0 <X> T_18_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 349)  (957 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 349)  (959 349)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 349)  (960 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (962 349)  (962 349)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.input_2_6
 (35 13)  (963 349)  (963 349)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.input_2_6
 (37 13)  (965 349)  (965 349)  LC_6 Logic Functioning bit
 (39 13)  (967 349)  (967 349)  LC_6 Logic Functioning bit
 (40 13)  (968 349)  (968 349)  LC_6 Logic Functioning bit
 (42 13)  (970 349)  (970 349)  LC_6 Logic Functioning bit
 (43 13)  (971 349)  (971 349)  LC_6 Logic Functioning bit
 (53 13)  (981 349)  (981 349)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (12 14)  (940 350)  (940 350)  routing T_18_21.sp4_v_b_11 <X> T_18_21.sp4_h_l_46
 (22 15)  (950 351)  (950 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (953 351)  (953 351)  routing T_18_21.sp4_r_v_b_46 <X> T_18_21.lc_trk_g3_6


LogicTile_19_21

 (21 0)  (1003 336)  (1003 336)  routing T_19_21.wire_logic_cluster/lc_3/out <X> T_19_21.lc_trk_g0_3
 (22 0)  (1004 336)  (1004 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (982 338)  (982 338)  routing T_19_21.glb_netwk_6 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (1 2)  (983 338)  (983 338)  routing T_19_21.glb_netwk_6 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (2 2)  (984 338)  (984 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (36 2)  (1018 338)  (1018 338)  LC_1 Logic Functioning bit
 (38 2)  (1020 338)  (1020 338)  LC_1 Logic Functioning bit
 (41 2)  (1023 338)  (1023 338)  LC_1 Logic Functioning bit
 (43 2)  (1025 338)  (1025 338)  LC_1 Logic Functioning bit
 (45 2)  (1027 338)  (1027 338)  LC_1 Logic Functioning bit
 (26 3)  (1008 339)  (1008 339)  routing T_19_21.lc_trk_g0_3 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 339)  (1011 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (1019 339)  (1019 339)  LC_1 Logic Functioning bit
 (39 3)  (1021 339)  (1021 339)  LC_1 Logic Functioning bit
 (40 3)  (1022 339)  (1022 339)  LC_1 Logic Functioning bit
 (42 3)  (1024 339)  (1024 339)  LC_1 Logic Functioning bit
 (22 4)  (1004 340)  (1004 340)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1006 340)  (1006 340)  routing T_19_21.bot_op_3 <X> T_19_21.lc_trk_g1_3
 (17 6)  (999 342)  (999 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 342)  (1000 342)  routing T_19_21.wire_logic_cluster/lc_5/out <X> T_19_21.lc_trk_g1_5
 (31 6)  (1013 342)  (1013 342)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 342)  (1014 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 342)  (1016 342)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 342)  (1018 342)  LC_3 Logic Functioning bit
 (37 6)  (1019 342)  (1019 342)  LC_3 Logic Functioning bit
 (38 6)  (1020 342)  (1020 342)  LC_3 Logic Functioning bit
 (39 6)  (1021 342)  (1021 342)  LC_3 Logic Functioning bit
 (45 6)  (1027 342)  (1027 342)  LC_3 Logic Functioning bit
 (36 7)  (1018 343)  (1018 343)  LC_3 Logic Functioning bit
 (37 7)  (1019 343)  (1019 343)  LC_3 Logic Functioning bit
 (38 7)  (1020 343)  (1020 343)  LC_3 Logic Functioning bit
 (39 7)  (1021 343)  (1021 343)  LC_3 Logic Functioning bit
 (15 8)  (997 344)  (997 344)  routing T_19_21.tnl_op_1 <X> T_19_21.lc_trk_g2_1
 (17 8)  (999 344)  (999 344)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (28 8)  (1010 344)  (1010 344)  routing T_19_21.lc_trk_g2_1 <X> T_19_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 344)  (1011 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 344)  (1013 344)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 344)  (1014 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 344)  (1015 344)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 344)  (1016 344)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 344)  (1017 344)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.input_2_4
 (36 8)  (1018 344)  (1018 344)  LC_4 Logic Functioning bit
 (41 8)  (1023 344)  (1023 344)  LC_4 Logic Functioning bit
 (43 8)  (1025 344)  (1025 344)  LC_4 Logic Functioning bit
 (18 9)  (1000 345)  (1000 345)  routing T_19_21.tnl_op_1 <X> T_19_21.lc_trk_g2_1
 (26 9)  (1008 345)  (1008 345)  routing T_19_21.lc_trk_g1_3 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 345)  (1009 345)  routing T_19_21.lc_trk_g1_3 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 345)  (1011 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 345)  (1013 345)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 345)  (1014 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (1015 345)  (1015 345)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.input_2_4
 (34 9)  (1016 345)  (1016 345)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.input_2_4
 (35 9)  (1017 345)  (1017 345)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.input_2_4
 (36 9)  (1018 345)  (1018 345)  LC_4 Logic Functioning bit
 (37 9)  (1019 345)  (1019 345)  LC_4 Logic Functioning bit
 (39 9)  (1021 345)  (1021 345)  LC_4 Logic Functioning bit
 (40 9)  (1022 345)  (1022 345)  LC_4 Logic Functioning bit
 (42 9)  (1024 345)  (1024 345)  LC_4 Logic Functioning bit
 (32 10)  (1014 346)  (1014 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 346)  (1015 346)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 346)  (1016 346)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 346)  (1018 346)  LC_5 Logic Functioning bit
 (37 10)  (1019 346)  (1019 346)  LC_5 Logic Functioning bit
 (38 10)  (1020 346)  (1020 346)  LC_5 Logic Functioning bit
 (39 10)  (1021 346)  (1021 346)  LC_5 Logic Functioning bit
 (45 10)  (1027 346)  (1027 346)  LC_5 Logic Functioning bit
 (31 11)  (1013 347)  (1013 347)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 347)  (1018 347)  LC_5 Logic Functioning bit
 (37 11)  (1019 347)  (1019 347)  LC_5 Logic Functioning bit
 (38 11)  (1020 347)  (1020 347)  LC_5 Logic Functioning bit
 (39 11)  (1021 347)  (1021 347)  LC_5 Logic Functioning bit
 (17 12)  (999 348)  (999 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 348)  (1000 348)  routing T_19_21.wire_logic_cluster/lc_1/out <X> T_19_21.lc_trk_g3_1
 (21 12)  (1003 348)  (1003 348)  routing T_19_21.sp4_h_r_35 <X> T_19_21.lc_trk_g3_3
 (22 12)  (1004 348)  (1004 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1005 348)  (1005 348)  routing T_19_21.sp4_h_r_35 <X> T_19_21.lc_trk_g3_3
 (24 12)  (1006 348)  (1006 348)  routing T_19_21.sp4_h_r_35 <X> T_19_21.lc_trk_g3_3
 (21 14)  (1003 350)  (1003 350)  routing T_19_21.sp4_v_t_18 <X> T_19_21.lc_trk_g3_7
 (22 14)  (1004 350)  (1004 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1005 350)  (1005 350)  routing T_19_21.sp4_v_t_18 <X> T_19_21.lc_trk_g3_7
 (32 14)  (1014 350)  (1014 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 350)  (1015 350)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 350)  (1016 350)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 350)  (1018 350)  LC_7 Logic Functioning bit
 (37 14)  (1019 350)  (1019 350)  LC_7 Logic Functioning bit
 (38 14)  (1020 350)  (1020 350)  LC_7 Logic Functioning bit
 (39 14)  (1021 350)  (1021 350)  LC_7 Logic Functioning bit
 (45 14)  (1027 350)  (1027 350)  LC_7 Logic Functioning bit
 (22 15)  (1004 351)  (1004 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1005 351)  (1005 351)  routing T_19_21.sp4_v_b_46 <X> T_19_21.lc_trk_g3_6
 (24 15)  (1006 351)  (1006 351)  routing T_19_21.sp4_v_b_46 <X> T_19_21.lc_trk_g3_6
 (36 15)  (1018 351)  (1018 351)  LC_7 Logic Functioning bit
 (37 15)  (1019 351)  (1019 351)  LC_7 Logic Functioning bit
 (38 15)  (1020 351)  (1020 351)  LC_7 Logic Functioning bit
 (39 15)  (1021 351)  (1021 351)  LC_7 Logic Functioning bit


LogicTile_20_21

 (0 2)  (1036 338)  (1036 338)  routing T_20_21.glb_netwk_6 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 338)  (1037 338)  routing T_20_21.glb_netwk_6 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 338)  (1038 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (1068 338)  (1068 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 338)  (1070 338)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 338)  (1072 338)  LC_1 Logic Functioning bit
 (37 2)  (1073 338)  (1073 338)  LC_1 Logic Functioning bit
 (38 2)  (1074 338)  (1074 338)  LC_1 Logic Functioning bit
 (39 2)  (1075 338)  (1075 338)  LC_1 Logic Functioning bit
 (45 2)  (1081 338)  (1081 338)  LC_1 Logic Functioning bit
 (31 3)  (1067 339)  (1067 339)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 339)  (1072 339)  LC_1 Logic Functioning bit
 (37 3)  (1073 339)  (1073 339)  LC_1 Logic Functioning bit
 (38 3)  (1074 339)  (1074 339)  LC_1 Logic Functioning bit
 (39 3)  (1075 339)  (1075 339)  LC_1 Logic Functioning bit
 (21 4)  (1057 340)  (1057 340)  routing T_20_21.wire_logic_cluster/lc_3/out <X> T_20_21.lc_trk_g1_3
 (22 4)  (1058 340)  (1058 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (17 6)  (1053 342)  (1053 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 342)  (1054 342)  routing T_20_21.wire_logic_cluster/lc_5/out <X> T_20_21.lc_trk_g1_5
 (21 6)  (1057 342)  (1057 342)  routing T_20_21.lft_op_7 <X> T_20_21.lc_trk_g1_7
 (22 6)  (1058 342)  (1058 342)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1060 342)  (1060 342)  routing T_20_21.lft_op_7 <X> T_20_21.lc_trk_g1_7
 (31 6)  (1067 342)  (1067 342)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 342)  (1068 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 342)  (1070 342)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 342)  (1072 342)  LC_3 Logic Functioning bit
 (37 6)  (1073 342)  (1073 342)  LC_3 Logic Functioning bit
 (38 6)  (1074 342)  (1074 342)  LC_3 Logic Functioning bit
 (39 6)  (1075 342)  (1075 342)  LC_3 Logic Functioning bit
 (45 6)  (1081 342)  (1081 342)  LC_3 Logic Functioning bit
 (36 7)  (1072 343)  (1072 343)  LC_3 Logic Functioning bit
 (37 7)  (1073 343)  (1073 343)  LC_3 Logic Functioning bit
 (38 7)  (1074 343)  (1074 343)  LC_3 Logic Functioning bit
 (39 7)  (1075 343)  (1075 343)  LC_3 Logic Functioning bit
 (31 10)  (1067 346)  (1067 346)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 346)  (1068 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 346)  (1070 346)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 346)  (1072 346)  LC_5 Logic Functioning bit
 (37 10)  (1073 346)  (1073 346)  LC_5 Logic Functioning bit
 (38 10)  (1074 346)  (1074 346)  LC_5 Logic Functioning bit
 (39 10)  (1075 346)  (1075 346)  LC_5 Logic Functioning bit
 (45 10)  (1081 346)  (1081 346)  LC_5 Logic Functioning bit
 (31 11)  (1067 347)  (1067 347)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 347)  (1072 347)  LC_5 Logic Functioning bit
 (37 11)  (1073 347)  (1073 347)  LC_5 Logic Functioning bit
 (38 11)  (1074 347)  (1074 347)  LC_5 Logic Functioning bit
 (39 11)  (1075 347)  (1075 347)  LC_5 Logic Functioning bit


LogicTile_22_21

 (11 0)  (1155 336)  (1155 336)  routing T_22_21.sp4_v_t_43 <X> T_22_21.sp4_v_b_2
 (13 0)  (1157 336)  (1157 336)  routing T_22_21.sp4_v_t_43 <X> T_22_21.sp4_v_b_2
 (3 5)  (1147 341)  (1147 341)  routing T_22_21.sp12_h_l_23 <X> T_22_21.sp12_h_r_0
 (5 8)  (1149 344)  (1149 344)  routing T_22_21.sp4_v_t_43 <X> T_22_21.sp4_h_r_6


LogicTile_24_21

 (11 4)  (1263 340)  (1263 340)  routing T_24_21.sp4_v_t_44 <X> T_24_21.sp4_v_b_5
 (13 4)  (1265 340)  (1265 340)  routing T_24_21.sp4_v_t_44 <X> T_24_21.sp4_v_b_5


RAM_Tile_25_21

 (4 0)  (1310 336)  (1310 336)  routing T_25_21.sp4_v_t_41 <X> T_25_21.sp4_v_b_0
 (6 0)  (1312 336)  (1312 336)  routing T_25_21.sp4_v_t_41 <X> T_25_21.sp4_v_b_0
 (7 1)  (1313 337)  (1313 337)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 338)  (1306 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (1 2)  (1307 338)  (1307 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (2 2)  (1308 338)  (1308 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (16 6)  (1322 342)  (1322 342)  routing T_25_21.sp4_v_b_13 <X> T_25_21.lc_trk_g1_5
 (17 6)  (1323 342)  (1323 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 342)  (1324 342)  routing T_25_21.sp4_v_b_13 <X> T_25_21.lc_trk_g1_5
 (18 7)  (1324 343)  (1324 343)  routing T_25_21.sp4_v_b_13 <X> T_25_21.lc_trk_g1_5
 (11 8)  (1317 344)  (1317 344)  routing T_25_21.sp4_v_t_40 <X> T_25_21.sp4_v_b_8
 (21 8)  (1327 344)  (1327 344)  routing T_25_21.sp4_h_r_43 <X> T_25_21.lc_trk_g2_3
 (22 8)  (1328 344)  (1328 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1329 344)  (1329 344)  routing T_25_21.sp4_h_r_43 <X> T_25_21.lc_trk_g2_3
 (24 8)  (1330 344)  (1330 344)  routing T_25_21.sp4_h_r_43 <X> T_25_21.lc_trk_g2_3
 (28 8)  (1334 344)  (1334 344)  routing T_25_21.lc_trk_g2_3 <X> T_25_21.wire_bram/ram/WDATA_11
 (29 8)  (1335 344)  (1335 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (12 9)  (1318 345)  (1318 345)  routing T_25_21.sp4_v_t_40 <X> T_25_21.sp4_v_b_8
 (21 9)  (1327 345)  (1327 345)  routing T_25_21.sp4_h_r_43 <X> T_25_21.lc_trk_g2_3
 (30 9)  (1336 345)  (1336 345)  routing T_25_21.lc_trk_g2_3 <X> T_25_21.wire_bram/ram/WDATA_11
 (40 9)  (1346 345)  (1346 345)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (1 14)  (1307 350)  (1307 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 351)  (1306 351)  routing T_25_21.lc_trk_g1_5 <X> T_25_21.wire_bram/ram/RE
 (1 15)  (1307 351)  (1307 351)  routing T_25_21.lc_trk_g1_5 <X> T_25_21.wire_bram/ram/RE


LogicTile_26_21

 (3 7)  (1351 343)  (1351 343)  routing T_26_21.sp12_h_l_23 <X> T_26_21.sp12_v_t_23


LogicTile_32_21

 (14 3)  (1686 339)  (1686 339)  routing T_32_21.sp12_h_r_20 <X> T_32_21.lc_trk_g0_4
 (16 3)  (1688 339)  (1688 339)  routing T_32_21.sp12_h_r_20 <X> T_32_21.lc_trk_g0_4
 (17 3)  (1689 339)  (1689 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (26 4)  (1698 340)  (1698 340)  routing T_32_21.lc_trk_g0_4 <X> T_32_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (1699 340)  (1699 340)  routing T_32_21.lc_trk_g3_0 <X> T_32_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (1700 340)  (1700 340)  routing T_32_21.lc_trk_g3_0 <X> T_32_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1701 340)  (1701 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1703 340)  (1703 340)  routing T_32_21.lc_trk_g2_7 <X> T_32_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (1704 340)  (1704 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1705 340)  (1705 340)  routing T_32_21.lc_trk_g2_7 <X> T_32_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (1707 340)  (1707 340)  routing T_32_21.lc_trk_g2_4 <X> T_32_21.input_2_2
 (40 4)  (1712 340)  (1712 340)  LC_2 Logic Functioning bit
 (29 5)  (1701 341)  (1701 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1703 341)  (1703 341)  routing T_32_21.lc_trk_g2_7 <X> T_32_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (1704 341)  (1704 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (1705 341)  (1705 341)  routing T_32_21.lc_trk_g2_4 <X> T_32_21.input_2_2
 (51 5)  (1723 341)  (1723 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 10)  (1686 346)  (1686 346)  routing T_32_21.rgt_op_4 <X> T_32_21.lc_trk_g2_4
 (22 10)  (1694 346)  (1694 346)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (1695 346)  (1695 346)  routing T_32_21.sp12_v_t_12 <X> T_32_21.lc_trk_g2_7
 (15 11)  (1687 347)  (1687 347)  routing T_32_21.rgt_op_4 <X> T_32_21.lc_trk_g2_4
 (17 11)  (1689 347)  (1689 347)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (14 13)  (1686 349)  (1686 349)  routing T_32_21.sp12_v_b_16 <X> T_32_21.lc_trk_g3_0
 (16 13)  (1688 349)  (1688 349)  routing T_32_21.sp12_v_b_16 <X> T_32_21.lc_trk_g3_0
 (17 13)  (1689 349)  (1689 349)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0


IO_Tile_33_21

 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0



IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (17 9)  (0 329)  (0 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_6_20

 (3 5)  (291 325)  (291 325)  routing T_6_20.sp12_h_l_23 <X> T_6_20.sp12_h_r_0


LogicTile_7_20

 (25 0)  (367 320)  (367 320)  routing T_7_20.sp4_h_l_7 <X> T_7_20.lc_trk_g0_2
 (27 0)  (369 320)  (369 320)  routing T_7_20.lc_trk_g1_2 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 320)  (371 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 320)  (374 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 320)  (376 320)  routing T_7_20.lc_trk_g1_0 <X> T_7_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 320)  (377 320)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.input_2_0
 (39 0)  (381 320)  (381 320)  LC_0 Logic Functioning bit
 (45 0)  (387 320)  (387 320)  LC_0 Logic Functioning bit
 (22 1)  (364 321)  (364 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (365 321)  (365 321)  routing T_7_20.sp4_h_l_7 <X> T_7_20.lc_trk_g0_2
 (24 1)  (366 321)  (366 321)  routing T_7_20.sp4_h_l_7 <X> T_7_20.lc_trk_g0_2
 (25 1)  (367 321)  (367 321)  routing T_7_20.sp4_h_l_7 <X> T_7_20.lc_trk_g0_2
 (26 1)  (368 321)  (368 321)  routing T_7_20.lc_trk_g0_2 <X> T_7_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 321)  (371 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 321)  (372 321)  routing T_7_20.lc_trk_g1_2 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 321)  (374 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (375 321)  (375 321)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.input_2_0
 (34 1)  (376 321)  (376 321)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.input_2_0
 (35 1)  (377 321)  (377 321)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.input_2_0
 (38 1)  (380 321)  (380 321)  LC_0 Logic Functioning bit
 (39 1)  (381 321)  (381 321)  LC_0 Logic Functioning bit
 (40 1)  (382 321)  (382 321)  LC_0 Logic Functioning bit
 (47 1)  (389 321)  (389 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (390 321)  (390 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (393 321)  (393 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (342 322)  (342 322)  routing T_7_20.glb_netwk_6 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (1 2)  (343 322)  (343 322)  routing T_7_20.glb_netwk_6 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (2 2)  (344 322)  (344 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (356 322)  (356 322)  routing T_7_20.wire_logic_cluster/lc_4/out <X> T_7_20.lc_trk_g0_4
 (17 3)  (359 323)  (359 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (14 4)  (356 324)  (356 324)  routing T_7_20.wire_logic_cluster/lc_0/out <X> T_7_20.lc_trk_g1_0
 (17 5)  (359 325)  (359 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (364 325)  (364 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (365 325)  (365 325)  routing T_7_20.sp4_v_b_18 <X> T_7_20.lc_trk_g1_2
 (24 5)  (366 325)  (366 325)  routing T_7_20.sp4_v_b_18 <X> T_7_20.lc_trk_g1_2
 (29 6)  (371 326)  (371 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 326)  (372 326)  routing T_7_20.lc_trk_g0_4 <X> T_7_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 326)  (374 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 326)  (375 326)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 326)  (376 326)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 326)  (378 326)  LC_3 Logic Functioning bit
 (37 6)  (379 326)  (379 326)  LC_3 Logic Functioning bit
 (38 6)  (380 326)  (380 326)  LC_3 Logic Functioning bit
 (39 6)  (381 326)  (381 326)  LC_3 Logic Functioning bit
 (28 7)  (370 327)  (370 327)  routing T_7_20.lc_trk_g2_1 <X> T_7_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 327)  (371 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 327)  (373 327)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 327)  (378 327)  LC_3 Logic Functioning bit
 (37 7)  (379 327)  (379 327)  LC_3 Logic Functioning bit
 (38 7)  (380 327)  (380 327)  LC_3 Logic Functioning bit
 (39 7)  (381 327)  (381 327)  LC_3 Logic Functioning bit
 (40 7)  (382 327)  (382 327)  LC_3 Logic Functioning bit
 (42 7)  (384 327)  (384 327)  LC_3 Logic Functioning bit
 (15 8)  (357 328)  (357 328)  routing T_7_20.sp4_h_r_33 <X> T_7_20.lc_trk_g2_1
 (16 8)  (358 328)  (358 328)  routing T_7_20.sp4_h_r_33 <X> T_7_20.lc_trk_g2_1
 (17 8)  (359 328)  (359 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (360 328)  (360 328)  routing T_7_20.sp4_h_r_33 <X> T_7_20.lc_trk_g2_1
 (27 8)  (369 328)  (369 328)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 328)  (370 328)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 328)  (371 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 328)  (372 328)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 328)  (374 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 328)  (375 328)  routing T_7_20.lc_trk_g3_2 <X> T_7_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 328)  (376 328)  routing T_7_20.lc_trk_g3_2 <X> T_7_20.wire_logic_cluster/lc_4/in_3
 (41 8)  (383 328)  (383 328)  LC_4 Logic Functioning bit
 (45 8)  (387 328)  (387 328)  LC_4 Logic Functioning bit
 (50 8)  (392 328)  (392 328)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (368 329)  (368 329)  routing T_7_20.lc_trk_g0_2 <X> T_7_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 329)  (371 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 329)  (373 329)  routing T_7_20.lc_trk_g3_2 <X> T_7_20.wire_logic_cluster/lc_4/in_3
 (40 9)  (382 329)  (382 329)  LC_4 Logic Functioning bit
 (41 9)  (383 329)  (383 329)  LC_4 Logic Functioning bit
 (43 9)  (385 329)  (385 329)  LC_4 Logic Functioning bit
 (51 9)  (393 329)  (393 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 12)  (364 332)  (364 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (363 333)  (363 333)  routing T_7_20.sp4_r_v_b_43 <X> T_7_20.lc_trk_g3_3
 (22 13)  (364 333)  (364 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (14 14)  (356 334)  (356 334)  routing T_7_20.wire_logic_cluster/lc_4/out <X> T_7_20.lc_trk_g3_4
 (22 14)  (364 334)  (364 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (17 15)  (359 335)  (359 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_9_20

 (5 0)  (443 320)  (443 320)  routing T_9_20.sp4_v_t_37 <X> T_9_20.sp4_h_r_0
 (9 0)  (447 320)  (447 320)  routing T_9_20.sp4_v_t_36 <X> T_9_20.sp4_h_r_1
 (11 0)  (449 320)  (449 320)  routing T_9_20.sp4_h_l_45 <X> T_9_20.sp4_v_b_2
 (13 0)  (451 320)  (451 320)  routing T_9_20.sp4_h_l_45 <X> T_9_20.sp4_v_b_2
 (17 0)  (455 320)  (455 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (456 320)  (456 320)  routing T_9_20.wire_logic_cluster/lc_1/out <X> T_9_20.lc_trk_g0_1
 (12 1)  (450 321)  (450 321)  routing T_9_20.sp4_h_l_45 <X> T_9_20.sp4_v_b_2
 (14 1)  (452 321)  (452 321)  routing T_9_20.sp4_r_v_b_35 <X> T_9_20.lc_trk_g0_0
 (17 1)  (455 321)  (455 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (0 2)  (438 322)  (438 322)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (1 2)  (439 322)  (439 322)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (2 2)  (440 322)  (440 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (467 322)  (467 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 322)  (468 322)  routing T_9_20.lc_trk_g0_4 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 322)  (469 322)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 322)  (470 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 322)  (471 322)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 322)  (472 322)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (475 322)  (475 322)  LC_1 Logic Functioning bit
 (39 2)  (477 322)  (477 322)  LC_1 Logic Functioning bit
 (45 2)  (483 322)  (483 322)  LC_1 Logic Functioning bit
 (17 3)  (455 323)  (455 323)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (31 3)  (469 323)  (469 323)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (37 3)  (475 323)  (475 323)  LC_1 Logic Functioning bit
 (39 3)  (477 323)  (477 323)  LC_1 Logic Functioning bit
 (22 5)  (460 325)  (460 325)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (462 325)  (462 325)  routing T_9_20.top_op_2 <X> T_9_20.lc_trk_g1_2
 (25 5)  (463 325)  (463 325)  routing T_9_20.top_op_2 <X> T_9_20.lc_trk_g1_2
 (1 6)  (439 326)  (439 326)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (32 6)  (470 326)  (470 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 326)  (471 326)  routing T_9_20.lc_trk_g2_0 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (475 326)  (475 326)  LC_3 Logic Functioning bit
 (40 6)  (478 326)  (478 326)  LC_3 Logic Functioning bit
 (42 6)  (480 326)  (480 326)  LC_3 Logic Functioning bit
 (43 6)  (481 326)  (481 326)  LC_3 Logic Functioning bit
 (1 7)  (439 327)  (439 327)  routing T_9_20.glb_netwk_4 <X> T_9_20.glb2local_0
 (26 7)  (464 327)  (464 327)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 327)  (465 327)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 327)  (466 327)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 327)  (467 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (470 327)  (470 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (471 327)  (471 327)  routing T_9_20.lc_trk_g2_1 <X> T_9_20.input_2_3
 (36 7)  (474 327)  (474 327)  LC_3 Logic Functioning bit
 (41 7)  (479 327)  (479 327)  LC_3 Logic Functioning bit
 (42 7)  (480 327)  (480 327)  LC_3 Logic Functioning bit
 (43 7)  (481 327)  (481 327)  LC_3 Logic Functioning bit
 (15 8)  (453 328)  (453 328)  routing T_9_20.rgt_op_1 <X> T_9_20.lc_trk_g2_1
 (17 8)  (455 328)  (455 328)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (456 328)  (456 328)  routing T_9_20.rgt_op_1 <X> T_9_20.lc_trk_g2_1
 (28 8)  (466 328)  (466 328)  routing T_9_20.lc_trk_g2_1 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 328)  (467 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 328)  (470 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 328)  (471 328)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 328)  (472 328)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 328)  (474 328)  LC_4 Logic Functioning bit
 (38 8)  (476 328)  (476 328)  LC_4 Logic Functioning bit
 (15 9)  (453 329)  (453 329)  routing T_9_20.tnr_op_0 <X> T_9_20.lc_trk_g2_0
 (17 9)  (455 329)  (455 329)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (31 9)  (469 329)  (469 329)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 329)  (474 329)  LC_4 Logic Functioning bit
 (38 9)  (476 329)  (476 329)  LC_4 Logic Functioning bit
 (28 10)  (466 330)  (466 330)  routing T_9_20.lc_trk_g2_0 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 330)  (467 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 330)  (470 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 330)  (471 330)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 330)  (472 330)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (50 10)  (488 330)  (488 330)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (464 331)  (464 331)  routing T_9_20.lc_trk_g1_2 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 331)  (465 331)  routing T_9_20.lc_trk_g1_2 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 331)  (467 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (475 331)  (475 331)  LC_5 Logic Functioning bit
 (17 12)  (455 332)  (455 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 332)  (456 332)  routing T_9_20.wire_logic_cluster/lc_1/out <X> T_9_20.lc_trk_g3_1
 (22 12)  (460 332)  (460 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (461 332)  (461 332)  routing T_9_20.sp12_v_b_19 <X> T_9_20.lc_trk_g3_3
 (25 12)  (463 332)  (463 332)  routing T_9_20.rgt_op_2 <X> T_9_20.lc_trk_g3_2
 (29 12)  (467 332)  (467 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 332)  (470 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 332)  (472 332)  routing T_9_20.lc_trk_g1_2 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 332)  (474 332)  LC_6 Logic Functioning bit
 (38 12)  (476 332)  (476 332)  LC_6 Logic Functioning bit
 (51 12)  (489 332)  (489 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (459 333)  (459 333)  routing T_9_20.sp12_v_b_19 <X> T_9_20.lc_trk_g3_3
 (22 13)  (460 333)  (460 333)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (462 333)  (462 333)  routing T_9_20.rgt_op_2 <X> T_9_20.lc_trk_g3_2
 (31 13)  (469 333)  (469 333)  routing T_9_20.lc_trk_g1_2 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 333)  (474 333)  LC_6 Logic Functioning bit
 (38 13)  (476 333)  (476 333)  LC_6 Logic Functioning bit
 (53 13)  (491 333)  (491 333)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (5 14)  (443 334)  (443 334)  routing T_9_20.sp4_v_b_9 <X> T_9_20.sp4_h_l_44
 (22 14)  (460 334)  (460 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (461 334)  (461 334)  routing T_9_20.sp4_v_b_47 <X> T_9_20.lc_trk_g3_7
 (24 14)  (462 334)  (462 334)  routing T_9_20.sp4_v_b_47 <X> T_9_20.lc_trk_g3_7
 (29 14)  (467 334)  (467 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 334)  (470 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 334)  (471 334)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 334)  (472 334)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (40 14)  (478 334)  (478 334)  LC_7 Logic Functioning bit
 (50 14)  (488 334)  (488 334)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (464 335)  (464 335)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 335)  (465 335)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 335)  (466 335)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 335)  (467 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 335)  (469 335)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_7/in_3


LogicTile_10_20

 (14 0)  (506 320)  (506 320)  routing T_10_20.bnr_op_0 <X> T_10_20.lc_trk_g0_0
 (14 1)  (506 321)  (506 321)  routing T_10_20.bnr_op_0 <X> T_10_20.lc_trk_g0_0
 (17 1)  (509 321)  (509 321)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (0 2)  (492 322)  (492 322)  routing T_10_20.glb_netwk_6 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (1 2)  (493 322)  (493 322)  routing T_10_20.glb_netwk_6 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (2 2)  (494 322)  (494 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (506 322)  (506 322)  routing T_10_20.sp4_h_l_1 <X> T_10_20.lc_trk_g0_4
 (16 2)  (508 322)  (508 322)  routing T_10_20.sp4_v_b_5 <X> T_10_20.lc_trk_g0_5
 (17 2)  (509 322)  (509 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (510 322)  (510 322)  routing T_10_20.sp4_v_b_5 <X> T_10_20.lc_trk_g0_5
 (21 2)  (513 322)  (513 322)  routing T_10_20.lft_op_7 <X> T_10_20.lc_trk_g0_7
 (22 2)  (514 322)  (514 322)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (516 322)  (516 322)  routing T_10_20.lft_op_7 <X> T_10_20.lc_trk_g0_7
 (27 2)  (519 322)  (519 322)  routing T_10_20.lc_trk_g1_1 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 322)  (521 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 322)  (523 322)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 322)  (524 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 322)  (526 322)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (529 322)  (529 322)  LC_1 Logic Functioning bit
 (39 2)  (531 322)  (531 322)  LC_1 Logic Functioning bit
 (45 2)  (537 322)  (537 322)  LC_1 Logic Functioning bit
 (15 3)  (507 323)  (507 323)  routing T_10_20.sp4_h_l_1 <X> T_10_20.lc_trk_g0_4
 (16 3)  (508 323)  (508 323)  routing T_10_20.sp4_h_l_1 <X> T_10_20.lc_trk_g0_4
 (17 3)  (509 323)  (509 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (37 3)  (529 323)  (529 323)  LC_1 Logic Functioning bit
 (39 3)  (531 323)  (531 323)  LC_1 Logic Functioning bit
 (11 4)  (503 324)  (503 324)  routing T_10_20.sp4_v_t_39 <X> T_10_20.sp4_v_b_5
 (15 4)  (507 324)  (507 324)  routing T_10_20.top_op_1 <X> T_10_20.lc_trk_g1_1
 (17 4)  (509 324)  (509 324)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (513 324)  (513 324)  routing T_10_20.wire_logic_cluster/lc_3/out <X> T_10_20.lc_trk_g1_3
 (22 4)  (514 324)  (514 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (523 324)  (523 324)  routing T_10_20.lc_trk_g0_5 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 324)  (524 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (529 324)  (529 324)  LC_2 Logic Functioning bit
 (39 4)  (531 324)  (531 324)  LC_2 Logic Functioning bit
 (45 4)  (537 324)  (537 324)  LC_2 Logic Functioning bit
 (12 5)  (504 325)  (504 325)  routing T_10_20.sp4_v_t_39 <X> T_10_20.sp4_v_b_5
 (18 5)  (510 325)  (510 325)  routing T_10_20.top_op_1 <X> T_10_20.lc_trk_g1_1
 (22 5)  (514 325)  (514 325)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (516 325)  (516 325)  routing T_10_20.top_op_2 <X> T_10_20.lc_trk_g1_2
 (25 5)  (517 325)  (517 325)  routing T_10_20.top_op_2 <X> T_10_20.lc_trk_g1_2
 (27 5)  (519 325)  (519 325)  routing T_10_20.lc_trk_g1_1 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 325)  (521 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (528 325)  (528 325)  LC_2 Logic Functioning bit
 (38 5)  (530 325)  (530 325)  LC_2 Logic Functioning bit
 (3 6)  (495 326)  (495 326)  routing T_10_20.sp12_h_r_0 <X> T_10_20.sp12_v_t_23
 (14 6)  (506 326)  (506 326)  routing T_10_20.lft_op_4 <X> T_10_20.lc_trk_g1_4
 (15 6)  (507 326)  (507 326)  routing T_10_20.sp4_h_r_13 <X> T_10_20.lc_trk_g1_5
 (16 6)  (508 326)  (508 326)  routing T_10_20.sp4_h_r_13 <X> T_10_20.lc_trk_g1_5
 (17 6)  (509 326)  (509 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (510 326)  (510 326)  routing T_10_20.sp4_h_r_13 <X> T_10_20.lc_trk_g1_5
 (26 6)  (518 326)  (518 326)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 326)  (519 326)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 326)  (520 326)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 326)  (521 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 326)  (522 326)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 326)  (523 326)  routing T_10_20.lc_trk_g0_4 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 326)  (524 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (527 326)  (527 326)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.input_2_3
 (38 6)  (530 326)  (530 326)  LC_3 Logic Functioning bit
 (39 6)  (531 326)  (531 326)  LC_3 Logic Functioning bit
 (40 6)  (532 326)  (532 326)  LC_3 Logic Functioning bit
 (41 6)  (533 326)  (533 326)  LC_3 Logic Functioning bit
 (42 6)  (534 326)  (534 326)  LC_3 Logic Functioning bit
 (3 7)  (495 327)  (495 327)  routing T_10_20.sp12_h_r_0 <X> T_10_20.sp12_v_t_23
 (15 7)  (507 327)  (507 327)  routing T_10_20.lft_op_4 <X> T_10_20.lc_trk_g1_4
 (17 7)  (509 327)  (509 327)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 7)  (518 327)  (518 327)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 327)  (520 327)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 327)  (521 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 327)  (522 327)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (524 327)  (524 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (526 327)  (526 327)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.input_2_3
 (38 7)  (530 327)  (530 327)  LC_3 Logic Functioning bit
 (39 7)  (531 327)  (531 327)  LC_3 Logic Functioning bit
 (40 7)  (532 327)  (532 327)  LC_3 Logic Functioning bit
 (41 7)  (533 327)  (533 327)  LC_3 Logic Functioning bit
 (42 7)  (534 327)  (534 327)  LC_3 Logic Functioning bit
 (43 7)  (535 327)  (535 327)  LC_3 Logic Functioning bit
 (27 8)  (519 328)  (519 328)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 328)  (521 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 328)  (523 328)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 328)  (524 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (42 8)  (534 328)  (534 328)  LC_4 Logic Functioning bit
 (47 8)  (539 328)  (539 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (540 328)  (540 328)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (542 328)  (542 328)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (543 328)  (543 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (29 9)  (521 329)  (521 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 329)  (522 329)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 329)  (523 329)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (53 9)  (545 329)  (545 329)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (10 10)  (502 330)  (502 330)  routing T_10_20.sp4_v_b_2 <X> T_10_20.sp4_h_l_42
 (22 10)  (514 330)  (514 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (515 330)  (515 330)  routing T_10_20.sp4_v_b_47 <X> T_10_20.lc_trk_g2_7
 (24 10)  (516 330)  (516 330)  routing T_10_20.sp4_v_b_47 <X> T_10_20.lc_trk_g2_7
 (27 12)  (519 332)  (519 332)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 332)  (521 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 332)  (523 332)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 332)  (524 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (26 13)  (518 333)  (518 333)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 333)  (519 333)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 333)  (521 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 333)  (522 333)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 333)  (523 333)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (40 13)  (532 333)  (532 333)  LC_6 Logic Functioning bit
 (42 13)  (534 333)  (534 333)  LC_6 Logic Functioning bit
 (51 13)  (543 333)  (543 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (21 14)  (513 334)  (513 334)  routing T_10_20.sp4_v_t_26 <X> T_10_20.lc_trk_g3_7
 (22 14)  (514 334)  (514 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (515 334)  (515 334)  routing T_10_20.sp4_v_t_26 <X> T_10_20.lc_trk_g3_7
 (21 15)  (513 335)  (513 335)  routing T_10_20.sp4_v_t_26 <X> T_10_20.lc_trk_g3_7


LogicTile_11_20

 (8 0)  (554 320)  (554 320)  routing T_11_20.sp4_v_b_7 <X> T_11_20.sp4_h_r_1
 (9 0)  (555 320)  (555 320)  routing T_11_20.sp4_v_b_7 <X> T_11_20.sp4_h_r_1
 (10 0)  (556 320)  (556 320)  routing T_11_20.sp4_v_b_7 <X> T_11_20.sp4_h_r_1
 (21 0)  (567 320)  (567 320)  routing T_11_20.sp4_v_b_11 <X> T_11_20.lc_trk_g0_3
 (22 0)  (568 320)  (568 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (569 320)  (569 320)  routing T_11_20.sp4_v_b_11 <X> T_11_20.lc_trk_g0_3
 (21 1)  (567 321)  (567 321)  routing T_11_20.sp4_v_b_11 <X> T_11_20.lc_trk_g0_3
 (25 2)  (571 322)  (571 322)  routing T_11_20.bnr_op_6 <X> T_11_20.lc_trk_g0_6
 (22 3)  (568 323)  (568 323)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (571 323)  (571 323)  routing T_11_20.bnr_op_6 <X> T_11_20.lc_trk_g0_6
 (5 4)  (551 324)  (551 324)  routing T_11_20.sp4_v_b_9 <X> T_11_20.sp4_h_r_3
 (25 4)  (571 324)  (571 324)  routing T_11_20.sp4_v_b_10 <X> T_11_20.lc_trk_g1_2
 (4 5)  (550 325)  (550 325)  routing T_11_20.sp4_v_b_9 <X> T_11_20.sp4_h_r_3
 (6 5)  (552 325)  (552 325)  routing T_11_20.sp4_v_b_9 <X> T_11_20.sp4_h_r_3
 (22 5)  (568 325)  (568 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (569 325)  (569 325)  routing T_11_20.sp4_v_b_10 <X> T_11_20.lc_trk_g1_2
 (25 5)  (571 325)  (571 325)  routing T_11_20.sp4_v_b_10 <X> T_11_20.lc_trk_g1_2
 (28 6)  (574 326)  (574 326)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 326)  (575 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 326)  (577 326)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 326)  (578 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 326)  (579 326)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 326)  (580 326)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (38 6)  (584 326)  (584 326)  LC_3 Logic Functioning bit
 (26 7)  (572 327)  (572 327)  routing T_11_20.lc_trk_g0_3 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 327)  (575 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 327)  (576 327)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 327)  (577 327)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 327)  (578 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (580 327)  (580 327)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.input_2_3
 (35 7)  (581 327)  (581 327)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.input_2_3
 (48 7)  (594 327)  (594 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (8 8)  (554 328)  (554 328)  routing T_11_20.sp4_v_b_7 <X> T_11_20.sp4_h_r_7
 (9 8)  (555 328)  (555 328)  routing T_11_20.sp4_v_b_7 <X> T_11_20.sp4_h_r_7
 (22 9)  (568 329)  (568 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (569 329)  (569 329)  routing T_11_20.sp4_v_b_42 <X> T_11_20.lc_trk_g2_2
 (24 9)  (570 329)  (570 329)  routing T_11_20.sp4_v_b_42 <X> T_11_20.lc_trk_g2_2
 (26 10)  (572 330)  (572 330)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 330)  (573 330)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 330)  (574 330)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 330)  (575 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 330)  (577 330)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 330)  (578 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (583 330)  (583 330)  LC_5 Logic Functioning bit
 (39 10)  (585 330)  (585 330)  LC_5 Logic Functioning bit
 (27 11)  (573 331)  (573 331)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 331)  (574 331)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 331)  (575 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 331)  (576 331)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 331)  (577 331)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (37 11)  (583 331)  (583 331)  LC_5 Logic Functioning bit
 (39 11)  (585 331)  (585 331)  LC_5 Logic Functioning bit
 (41 11)  (587 331)  (587 331)  LC_5 Logic Functioning bit
 (43 11)  (589 331)  (589 331)  LC_5 Logic Functioning bit
 (51 11)  (597 331)  (597 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (12 12)  (558 332)  (558 332)  routing T_11_20.sp4_v_b_5 <X> T_11_20.sp4_h_r_11
 (21 12)  (567 332)  (567 332)  routing T_11_20.sp4_v_t_14 <X> T_11_20.lc_trk_g3_3
 (22 12)  (568 332)  (568 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (569 332)  (569 332)  routing T_11_20.sp4_v_t_14 <X> T_11_20.lc_trk_g3_3
 (11 13)  (557 333)  (557 333)  routing T_11_20.sp4_v_b_5 <X> T_11_20.sp4_h_r_11
 (13 13)  (559 333)  (559 333)  routing T_11_20.sp4_v_b_5 <X> T_11_20.sp4_h_r_11
 (21 14)  (567 334)  (567 334)  routing T_11_20.sp4_v_t_18 <X> T_11_20.lc_trk_g3_7
 (22 14)  (568 334)  (568 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (569 334)  (569 334)  routing T_11_20.sp4_v_t_18 <X> T_11_20.lc_trk_g3_7
 (17 15)  (563 335)  (563 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_12_20

 (5 0)  (605 320)  (605 320)  routing T_12_20.sp4_v_b_0 <X> T_12_20.sp4_h_r_0
 (8 0)  (608 320)  (608 320)  routing T_12_20.sp4_v_b_1 <X> T_12_20.sp4_h_r_1
 (9 0)  (609 320)  (609 320)  routing T_12_20.sp4_v_b_1 <X> T_12_20.sp4_h_r_1
 (25 0)  (625 320)  (625 320)  routing T_12_20.sp4_v_b_10 <X> T_12_20.lc_trk_g0_2
 (27 0)  (627 320)  (627 320)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 320)  (629 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 320)  (630 320)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 320)  (631 320)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 320)  (632 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 320)  (633 320)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 320)  (636 320)  LC_0 Logic Functioning bit
 (38 0)  (638 320)  (638 320)  LC_0 Logic Functioning bit
 (39 0)  (639 320)  (639 320)  LC_0 Logic Functioning bit
 (42 0)  (642 320)  (642 320)  LC_0 Logic Functioning bit
 (46 0)  (646 320)  (646 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (6 1)  (606 321)  (606 321)  routing T_12_20.sp4_v_b_0 <X> T_12_20.sp4_h_r_0
 (22 1)  (622 321)  (622 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (623 321)  (623 321)  routing T_12_20.sp4_v_b_10 <X> T_12_20.lc_trk_g0_2
 (25 1)  (625 321)  (625 321)  routing T_12_20.sp4_v_b_10 <X> T_12_20.lc_trk_g0_2
 (27 1)  (627 321)  (627 321)  routing T_12_20.lc_trk_g1_1 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 321)  (629 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 321)  (630 321)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 321)  (631 321)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 321)  (632 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (633 321)  (633 321)  routing T_12_20.lc_trk_g2_0 <X> T_12_20.input_2_0
 (37 1)  (637 321)  (637 321)  LC_0 Logic Functioning bit
 (40 1)  (640 321)  (640 321)  LC_0 Logic Functioning bit
 (41 1)  (641 321)  (641 321)  LC_0 Logic Functioning bit
 (43 1)  (643 321)  (643 321)  LC_0 Logic Functioning bit
 (29 2)  (629 322)  (629 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 322)  (631 322)  routing T_12_20.lc_trk_g0_4 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 322)  (632 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (637 322)  (637 322)  LC_1 Logic Functioning bit
 (39 2)  (639 322)  (639 322)  LC_1 Logic Functioning bit
 (40 2)  (640 322)  (640 322)  LC_1 Logic Functioning bit
 (42 2)  (642 322)  (642 322)  LC_1 Logic Functioning bit
 (15 3)  (615 323)  (615 323)  routing T_12_20.sp4_v_t_9 <X> T_12_20.lc_trk_g0_4
 (16 3)  (616 323)  (616 323)  routing T_12_20.sp4_v_t_9 <X> T_12_20.lc_trk_g0_4
 (17 3)  (617 323)  (617 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (622 323)  (622 323)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (624 323)  (624 323)  routing T_12_20.bot_op_6 <X> T_12_20.lc_trk_g0_6
 (27 3)  (627 323)  (627 323)  routing T_12_20.lc_trk_g1_0 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 323)  (629 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 323)  (630 323)  routing T_12_20.lc_trk_g0_2 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (36 3)  (636 323)  (636 323)  LC_1 Logic Functioning bit
 (38 3)  (638 323)  (638 323)  LC_1 Logic Functioning bit
 (40 3)  (640 323)  (640 323)  LC_1 Logic Functioning bit
 (42 3)  (642 323)  (642 323)  LC_1 Logic Functioning bit
 (52 3)  (652 323)  (652 323)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (8 4)  (608 324)  (608 324)  routing T_12_20.sp4_v_b_10 <X> T_12_20.sp4_h_r_4
 (9 4)  (609 324)  (609 324)  routing T_12_20.sp4_v_b_10 <X> T_12_20.sp4_h_r_4
 (10 4)  (610 324)  (610 324)  routing T_12_20.sp4_v_b_10 <X> T_12_20.sp4_h_r_4
 (14 4)  (614 324)  (614 324)  routing T_12_20.sp4_v_b_8 <X> T_12_20.lc_trk_g1_0
 (15 4)  (615 324)  (615 324)  routing T_12_20.bot_op_1 <X> T_12_20.lc_trk_g1_1
 (17 4)  (617 324)  (617 324)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (625 324)  (625 324)  routing T_12_20.sp4_v_b_10 <X> T_12_20.lc_trk_g1_2
 (27 4)  (627 324)  (627 324)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 324)  (629 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 324)  (630 324)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 324)  (632 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 324)  (634 324)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 324)  (636 324)  LC_2 Logic Functioning bit
 (37 4)  (637 324)  (637 324)  LC_2 Logic Functioning bit
 (38 4)  (638 324)  (638 324)  LC_2 Logic Functioning bit
 (43 4)  (643 324)  (643 324)  LC_2 Logic Functioning bit
 (50 4)  (650 324)  (650 324)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (653 324)  (653 324)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (14 5)  (614 325)  (614 325)  routing T_12_20.sp4_v_b_8 <X> T_12_20.lc_trk_g1_0
 (16 5)  (616 325)  (616 325)  routing T_12_20.sp4_v_b_8 <X> T_12_20.lc_trk_g1_0
 (17 5)  (617 325)  (617 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (622 325)  (622 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (623 325)  (623 325)  routing T_12_20.sp4_v_b_10 <X> T_12_20.lc_trk_g1_2
 (25 5)  (625 325)  (625 325)  routing T_12_20.sp4_v_b_10 <X> T_12_20.lc_trk_g1_2
 (28 5)  (628 325)  (628 325)  routing T_12_20.lc_trk_g2_0 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 325)  (629 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 325)  (630 325)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 325)  (631 325)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 325)  (636 325)  LC_2 Logic Functioning bit
 (37 5)  (637 325)  (637 325)  LC_2 Logic Functioning bit
 (38 5)  (638 325)  (638 325)  LC_2 Logic Functioning bit
 (39 5)  (639 325)  (639 325)  LC_2 Logic Functioning bit
 (42 5)  (642 325)  (642 325)  LC_2 Logic Functioning bit
 (43 5)  (643 325)  (643 325)  LC_2 Logic Functioning bit
 (51 5)  (651 325)  (651 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (614 326)  (614 326)  routing T_12_20.sp4_v_b_4 <X> T_12_20.lc_trk_g1_4
 (29 6)  (629 326)  (629 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 326)  (630 326)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 326)  (631 326)  routing T_12_20.lc_trk_g0_4 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 326)  (632 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (637 326)  (637 326)  LC_3 Logic Functioning bit
 (38 6)  (638 326)  (638 326)  LC_3 Logic Functioning bit
 (41 6)  (641 326)  (641 326)  LC_3 Logic Functioning bit
 (42 6)  (642 326)  (642 326)  LC_3 Logic Functioning bit
 (16 7)  (616 327)  (616 327)  routing T_12_20.sp4_v_b_4 <X> T_12_20.lc_trk_g1_4
 (17 7)  (617 327)  (617 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (22 7)  (622 327)  (622 327)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (624 327)  (624 327)  routing T_12_20.bot_op_6 <X> T_12_20.lc_trk_g1_6
 (26 7)  (626 327)  (626 327)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 327)  (627 327)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 327)  (629 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 327)  (630 327)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 327)  (632 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (634 327)  (634 327)  routing T_12_20.lc_trk_g1_0 <X> T_12_20.input_2_3
 (38 7)  (638 327)  (638 327)  LC_3 Logic Functioning bit
 (39 7)  (639 327)  (639 327)  LC_3 Logic Functioning bit
 (41 7)  (641 327)  (641 327)  LC_3 Logic Functioning bit
 (42 7)  (642 327)  (642 327)  LC_3 Logic Functioning bit
 (19 8)  (619 328)  (619 328)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (21 8)  (621 328)  (621 328)  routing T_12_20.bnl_op_3 <X> T_12_20.lc_trk_g2_3
 (22 8)  (622 328)  (622 328)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (27 8)  (627 328)  (627 328)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 328)  (629 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 328)  (630 328)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 328)  (631 328)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 328)  (632 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 328)  (633 328)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 328)  (634 328)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 328)  (637 328)  LC_4 Logic Functioning bit
 (38 8)  (638 328)  (638 328)  LC_4 Logic Functioning bit
 (39 8)  (639 328)  (639 328)  LC_4 Logic Functioning bit
 (41 8)  (641 328)  (641 328)  LC_4 Logic Functioning bit
 (50 8)  (650 328)  (650 328)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (617 329)  (617 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 9)  (621 329)  (621 329)  routing T_12_20.bnl_op_3 <X> T_12_20.lc_trk_g2_3
 (22 9)  (622 329)  (622 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (27 9)  (627 329)  (627 329)  routing T_12_20.lc_trk_g1_1 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 329)  (629 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 329)  (631 329)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 329)  (636 329)  LC_4 Logic Functioning bit
 (37 9)  (637 329)  (637 329)  LC_4 Logic Functioning bit
 (39 9)  (639 329)  (639 329)  LC_4 Logic Functioning bit
 (43 9)  (643 329)  (643 329)  LC_4 Logic Functioning bit
 (21 10)  (621 330)  (621 330)  routing T_12_20.sp4_h_l_34 <X> T_12_20.lc_trk_g2_7
 (22 10)  (622 330)  (622 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (623 330)  (623 330)  routing T_12_20.sp4_h_l_34 <X> T_12_20.lc_trk_g2_7
 (24 10)  (624 330)  (624 330)  routing T_12_20.sp4_h_l_34 <X> T_12_20.lc_trk_g2_7
 (28 10)  (628 330)  (628 330)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 330)  (629 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 330)  (632 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 330)  (634 330)  routing T_12_20.lc_trk_g1_1 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 330)  (636 330)  LC_5 Logic Functioning bit
 (39 10)  (639 330)  (639 330)  LC_5 Logic Functioning bit
 (41 10)  (641 330)  (641 330)  LC_5 Logic Functioning bit
 (42 10)  (642 330)  (642 330)  LC_5 Logic Functioning bit
 (47 10)  (647 330)  (647 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (21 11)  (621 331)  (621 331)  routing T_12_20.sp4_h_l_34 <X> T_12_20.lc_trk_g2_7
 (30 11)  (630 331)  (630 331)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 331)  (632 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (633 331)  (633 331)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.input_2_5
 (35 11)  (635 331)  (635 331)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.input_2_5
 (36 11)  (636 331)  (636 331)  LC_5 Logic Functioning bit
 (39 11)  (639 331)  (639 331)  LC_5 Logic Functioning bit
 (41 11)  (641 331)  (641 331)  LC_5 Logic Functioning bit
 (42 11)  (642 331)  (642 331)  LC_5 Logic Functioning bit
 (29 14)  (629 334)  (629 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 334)  (630 334)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 334)  (632 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 334)  (633 334)  routing T_12_20.lc_trk_g2_0 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 334)  (635 334)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.input_2_7
 (36 14)  (636 334)  (636 334)  LC_7 Logic Functioning bit
 (39 14)  (639 334)  (639 334)  LC_7 Logic Functioning bit
 (42 14)  (642 334)  (642 334)  LC_7 Logic Functioning bit
 (43 14)  (643 334)  (643 334)  LC_7 Logic Functioning bit
 (47 14)  (647 334)  (647 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (22 15)  (622 335)  (622 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (623 335)  (623 335)  routing T_12_20.sp4_h_r_30 <X> T_12_20.lc_trk_g3_6
 (24 15)  (624 335)  (624 335)  routing T_12_20.sp4_h_r_30 <X> T_12_20.lc_trk_g3_6
 (25 15)  (625 335)  (625 335)  routing T_12_20.sp4_h_r_30 <X> T_12_20.lc_trk_g3_6
 (26 15)  (626 335)  (626 335)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 335)  (627 335)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 335)  (629 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 335)  (630 335)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 335)  (632 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (634 335)  (634 335)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.input_2_7
 (37 15)  (637 335)  (637 335)  LC_7 Logic Functioning bit
 (38 15)  (638 335)  (638 335)  LC_7 Logic Functioning bit
 (40 15)  (640 335)  (640 335)  LC_7 Logic Functioning bit
 (41 15)  (641 335)  (641 335)  LC_7 Logic Functioning bit


LogicTile_13_20

 (17 0)  (671 320)  (671 320)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (672 320)  (672 320)  routing T_13_20.bnr_op_1 <X> T_13_20.lc_trk_g0_1
 (25 0)  (679 320)  (679 320)  routing T_13_20.bnr_op_2 <X> T_13_20.lc_trk_g0_2
 (26 0)  (680 320)  (680 320)  routing T_13_20.lc_trk_g0_4 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 320)  (683 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 320)  (685 320)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 320)  (686 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 320)  (688 320)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 320)  (690 320)  LC_0 Logic Functioning bit
 (37 0)  (691 320)  (691 320)  LC_0 Logic Functioning bit
 (38 0)  (692 320)  (692 320)  LC_0 Logic Functioning bit
 (39 0)  (693 320)  (693 320)  LC_0 Logic Functioning bit
 (18 1)  (672 321)  (672 321)  routing T_13_20.bnr_op_1 <X> T_13_20.lc_trk_g0_1
 (22 1)  (676 321)  (676 321)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (679 321)  (679 321)  routing T_13_20.bnr_op_2 <X> T_13_20.lc_trk_g0_2
 (29 1)  (683 321)  (683 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 321)  (685 321)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (40 1)  (694 321)  (694 321)  LC_0 Logic Functioning bit
 (41 1)  (695 321)  (695 321)  LC_0 Logic Functioning bit
 (42 1)  (696 321)  (696 321)  LC_0 Logic Functioning bit
 (43 1)  (697 321)  (697 321)  LC_0 Logic Functioning bit
 (25 2)  (679 322)  (679 322)  routing T_13_20.bnr_op_6 <X> T_13_20.lc_trk_g0_6
 (26 2)  (680 322)  (680 322)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 322)  (681 322)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 322)  (682 322)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 322)  (683 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (691 322)  (691 322)  LC_1 Logic Functioning bit
 (50 2)  (704 322)  (704 322)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (669 323)  (669 323)  routing T_13_20.bot_op_4 <X> T_13_20.lc_trk_g0_4
 (17 3)  (671 323)  (671 323)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (676 323)  (676 323)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (679 323)  (679 323)  routing T_13_20.bnr_op_6 <X> T_13_20.lc_trk_g0_6
 (27 3)  (681 323)  (681 323)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 323)  (683 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 323)  (685 323)  routing T_13_20.lc_trk_g0_2 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (39 3)  (693 323)  (693 323)  LC_1 Logic Functioning bit
 (40 3)  (694 323)  (694 323)  LC_1 Logic Functioning bit
 (42 3)  (696 323)  (696 323)  LC_1 Logic Functioning bit
 (51 3)  (705 323)  (705 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (669 324)  (669 324)  routing T_13_20.sp4_h_l_4 <X> T_13_20.lc_trk_g1_1
 (16 4)  (670 324)  (670 324)  routing T_13_20.sp4_h_l_4 <X> T_13_20.lc_trk_g1_1
 (17 4)  (671 324)  (671 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 324)  (672 324)  routing T_13_20.sp4_h_l_4 <X> T_13_20.lc_trk_g1_1
 (21 4)  (675 324)  (675 324)  routing T_13_20.lft_op_3 <X> T_13_20.lc_trk_g1_3
 (22 4)  (676 324)  (676 324)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (678 324)  (678 324)  routing T_13_20.lft_op_3 <X> T_13_20.lc_trk_g1_3
 (25 4)  (679 324)  (679 324)  routing T_13_20.sp4_v_b_10 <X> T_13_20.lc_trk_g1_2
 (26 4)  (680 324)  (680 324)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 324)  (683 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 324)  (687 324)  routing T_13_20.lc_trk_g2_1 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 324)  (691 324)  LC_2 Logic Functioning bit
 (40 4)  (694 324)  (694 324)  LC_2 Logic Functioning bit
 (41 4)  (695 324)  (695 324)  LC_2 Logic Functioning bit
 (43 4)  (697 324)  (697 324)  LC_2 Logic Functioning bit
 (46 4)  (700 324)  (700 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (18 5)  (672 325)  (672 325)  routing T_13_20.sp4_h_l_4 <X> T_13_20.lc_trk_g1_1
 (22 5)  (676 325)  (676 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (677 325)  (677 325)  routing T_13_20.sp4_v_b_10 <X> T_13_20.lc_trk_g1_2
 (25 5)  (679 325)  (679 325)  routing T_13_20.sp4_v_b_10 <X> T_13_20.lc_trk_g1_2
 (26 5)  (680 325)  (680 325)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 325)  (681 325)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 325)  (682 325)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 325)  (683 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 325)  (686 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (688 325)  (688 325)  routing T_13_20.lc_trk_g1_1 <X> T_13_20.input_2_2
 (37 5)  (691 325)  (691 325)  LC_2 Logic Functioning bit
 (38 5)  (692 325)  (692 325)  LC_2 Logic Functioning bit
 (39 5)  (693 325)  (693 325)  LC_2 Logic Functioning bit
 (43 5)  (697 325)  (697 325)  LC_2 Logic Functioning bit
 (14 6)  (668 326)  (668 326)  routing T_13_20.wire_logic_cluster/lc_4/out <X> T_13_20.lc_trk_g1_4
 (25 6)  (679 326)  (679 326)  routing T_13_20.bnr_op_6 <X> T_13_20.lc_trk_g1_6
 (17 7)  (671 327)  (671 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (676 327)  (676 327)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (679 327)  (679 327)  routing T_13_20.bnr_op_6 <X> T_13_20.lc_trk_g1_6
 (17 8)  (671 328)  (671 328)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (672 328)  (672 328)  routing T_13_20.bnl_op_1 <X> T_13_20.lc_trk_g2_1
 (27 8)  (681 328)  (681 328)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 328)  (683 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 328)  (686 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 328)  (687 328)  routing T_13_20.lc_trk_g2_1 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (40 8)  (694 328)  (694 328)  LC_4 Logic Functioning bit
 (41 8)  (695 328)  (695 328)  LC_4 Logic Functioning bit
 (42 8)  (696 328)  (696 328)  LC_4 Logic Functioning bit
 (43 8)  (697 328)  (697 328)  LC_4 Logic Functioning bit
 (18 9)  (672 329)  (672 329)  routing T_13_20.bnl_op_1 <X> T_13_20.lc_trk_g2_1
 (26 9)  (680 329)  (680 329)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 329)  (681 329)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 329)  (683 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 329)  (684 329)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (36 9)  (690 329)  (690 329)  LC_4 Logic Functioning bit
 (37 9)  (691 329)  (691 329)  LC_4 Logic Functioning bit
 (38 9)  (692 329)  (692 329)  LC_4 Logic Functioning bit
 (39 9)  (693 329)  (693 329)  LC_4 Logic Functioning bit
 (22 10)  (676 330)  (676 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (677 330)  (677 330)  routing T_13_20.sp4_h_r_31 <X> T_13_20.lc_trk_g2_7
 (24 10)  (678 330)  (678 330)  routing T_13_20.sp4_h_r_31 <X> T_13_20.lc_trk_g2_7
 (29 10)  (683 330)  (683 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 330)  (684 330)  routing T_13_20.lc_trk_g0_4 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 330)  (685 330)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 330)  (686 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (38 10)  (692 330)  (692 330)  LC_5 Logic Functioning bit
 (39 10)  (693 330)  (693 330)  LC_5 Logic Functioning bit
 (21 11)  (675 331)  (675 331)  routing T_13_20.sp4_h_r_31 <X> T_13_20.lc_trk_g2_7
 (29 11)  (683 331)  (683 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 331)  (685 331)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 331)  (686 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (688 331)  (688 331)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.input_2_5
 (35 11)  (689 331)  (689 331)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.input_2_5
 (42 11)  (696 331)  (696 331)  LC_5 Logic Functioning bit
 (43 11)  (697 331)  (697 331)  LC_5 Logic Functioning bit
 (15 12)  (669 332)  (669 332)  routing T_13_20.sp4_h_r_25 <X> T_13_20.lc_trk_g3_1
 (16 12)  (670 332)  (670 332)  routing T_13_20.sp4_h_r_25 <X> T_13_20.lc_trk_g3_1
 (17 12)  (671 332)  (671 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (675 332)  (675 332)  routing T_13_20.sp4_h_r_35 <X> T_13_20.lc_trk_g3_3
 (22 12)  (676 332)  (676 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (677 332)  (677 332)  routing T_13_20.sp4_h_r_35 <X> T_13_20.lc_trk_g3_3
 (24 12)  (678 332)  (678 332)  routing T_13_20.sp4_h_r_35 <X> T_13_20.lc_trk_g3_3
 (28 12)  (682 332)  (682 332)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 332)  (683 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 332)  (684 332)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 332)  (685 332)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 332)  (686 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 332)  (688 332)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (41 12)  (695 332)  (695 332)  LC_6 Logic Functioning bit
 (43 12)  (697 332)  (697 332)  LC_6 Logic Functioning bit
 (50 12)  (704 332)  (704 332)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (672 333)  (672 333)  routing T_13_20.sp4_h_r_25 <X> T_13_20.lc_trk_g3_1
 (26 13)  (680 333)  (680 333)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 333)  (681 333)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 333)  (682 333)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 333)  (683 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 333)  (684 333)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (37 13)  (691 333)  (691 333)  LC_6 Logic Functioning bit
 (41 13)  (695 333)  (695 333)  LC_6 Logic Functioning bit
 (42 13)  (696 333)  (696 333)  LC_6 Logic Functioning bit
 (43 13)  (697 333)  (697 333)  LC_6 Logic Functioning bit
 (9 14)  (663 334)  (663 334)  routing T_13_20.sp4_v_b_10 <X> T_13_20.sp4_h_l_47
 (22 14)  (676 334)  (676 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_14_20

 (8 0)  (716 320)  (716 320)  routing T_14_20.sp4_v_b_1 <X> T_14_20.sp4_h_r_1
 (9 0)  (717 320)  (717 320)  routing T_14_20.sp4_v_b_1 <X> T_14_20.sp4_h_r_1
 (16 0)  (724 320)  (724 320)  routing T_14_20.sp4_v_b_9 <X> T_14_20.lc_trk_g0_1
 (17 0)  (725 320)  (725 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (726 320)  (726 320)  routing T_14_20.sp4_v_b_9 <X> T_14_20.lc_trk_g0_1
 (21 0)  (729 320)  (729 320)  routing T_14_20.sp4_v_b_11 <X> T_14_20.lc_trk_g0_3
 (22 0)  (730 320)  (730 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (731 320)  (731 320)  routing T_14_20.sp4_v_b_11 <X> T_14_20.lc_trk_g0_3
 (29 0)  (737 320)  (737 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 320)  (739 320)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 320)  (740 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (743 320)  (743 320)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.input_2_0
 (42 0)  (750 320)  (750 320)  LC_0 Logic Functioning bit
 (43 0)  (751 320)  (751 320)  LC_0 Logic Functioning bit
 (18 1)  (726 321)  (726 321)  routing T_14_20.sp4_v_b_9 <X> T_14_20.lc_trk_g0_1
 (21 1)  (729 321)  (729 321)  routing T_14_20.sp4_v_b_11 <X> T_14_20.lc_trk_g0_3
 (26 1)  (734 321)  (734 321)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 321)  (736 321)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 321)  (737 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 321)  (738 321)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 321)  (739 321)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 321)  (740 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (741 321)  (741 321)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.input_2_0
 (35 1)  (743 321)  (743 321)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.input_2_0
 (36 1)  (744 321)  (744 321)  LC_0 Logic Functioning bit
 (37 1)  (745 321)  (745 321)  LC_0 Logic Functioning bit
 (14 2)  (722 322)  (722 322)  routing T_14_20.wire_logic_cluster/lc_4/out <X> T_14_20.lc_trk_g0_4
 (21 2)  (729 322)  (729 322)  routing T_14_20.wire_logic_cluster/lc_7/out <X> T_14_20.lc_trk_g0_7
 (22 2)  (730 322)  (730 322)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (734 322)  (734 322)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 322)  (735 322)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 322)  (736 322)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 322)  (737 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 322)  (739 322)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 322)  (741 322)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 322)  (745 322)  LC_1 Logic Functioning bit
 (40 2)  (748 322)  (748 322)  LC_1 Logic Functioning bit
 (41 2)  (749 322)  (749 322)  LC_1 Logic Functioning bit
 (43 2)  (751 322)  (751 322)  LC_1 Logic Functioning bit
 (17 3)  (725 323)  (725 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (734 323)  (734 323)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 323)  (735 323)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 323)  (736 323)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 323)  (737 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 323)  (740 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (744 323)  (744 323)  LC_1 Logic Functioning bit
 (38 3)  (746 323)  (746 323)  LC_1 Logic Functioning bit
 (39 3)  (747 323)  (747 323)  LC_1 Logic Functioning bit
 (42 3)  (750 323)  (750 323)  LC_1 Logic Functioning bit
 (15 4)  (723 324)  (723 324)  routing T_14_20.bot_op_1 <X> T_14_20.lc_trk_g1_1
 (17 4)  (725 324)  (725 324)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (28 4)  (736 324)  (736 324)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 324)  (737 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 324)  (738 324)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 324)  (739 324)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 324)  (742 324)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (38 4)  (746 324)  (746 324)  LC_2 Logic Functioning bit
 (39 4)  (747 324)  (747 324)  LC_2 Logic Functioning bit
 (42 4)  (750 324)  (750 324)  LC_2 Logic Functioning bit
 (43 4)  (751 324)  (751 324)  LC_2 Logic Functioning bit
 (50 4)  (758 324)  (758 324)  Cascade bit: LH_LC02_inmux02_5

 (3 5)  (711 325)  (711 325)  routing T_14_20.sp12_h_l_23 <X> T_14_20.sp12_h_r_0
 (27 5)  (735 325)  (735 325)  routing T_14_20.lc_trk_g1_1 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 325)  (737 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 325)  (738 325)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 325)  (739 325)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 325)  (744 325)  LC_2 Logic Functioning bit
 (37 5)  (745 325)  (745 325)  LC_2 Logic Functioning bit
 (40 5)  (748 325)  (748 325)  LC_2 Logic Functioning bit
 (41 5)  (749 325)  (749 325)  LC_2 Logic Functioning bit
 (28 6)  (736 326)  (736 326)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 326)  (738 326)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 326)  (739 326)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 326)  (744 326)  LC_3 Logic Functioning bit
 (50 6)  (758 326)  (758 326)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (730 327)  (730 327)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (732 327)  (732 327)  routing T_14_20.bot_op_6 <X> T_14_20.lc_trk_g1_6
 (26 7)  (734 327)  (734 327)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 327)  (735 327)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 327)  (736 327)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 327)  (737 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 327)  (738 327)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (43 7)  (751 327)  (751 327)  LC_3 Logic Functioning bit
 (2 8)  (710 328)  (710 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 8)  (722 328)  (722 328)  routing T_14_20.sp4_h_r_40 <X> T_14_20.lc_trk_g2_0
 (25 8)  (733 328)  (733 328)  routing T_14_20.sp4_h_r_42 <X> T_14_20.lc_trk_g2_2
 (26 8)  (734 328)  (734 328)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (744 328)  (744 328)  LC_4 Logic Functioning bit
 (39 8)  (747 328)  (747 328)  LC_4 Logic Functioning bit
 (41 8)  (749 328)  (749 328)  LC_4 Logic Functioning bit
 (42 8)  (750 328)  (750 328)  LC_4 Logic Functioning bit
 (14 9)  (722 329)  (722 329)  routing T_14_20.sp4_h_r_40 <X> T_14_20.lc_trk_g2_0
 (15 9)  (723 329)  (723 329)  routing T_14_20.sp4_h_r_40 <X> T_14_20.lc_trk_g2_0
 (16 9)  (724 329)  (724 329)  routing T_14_20.sp4_h_r_40 <X> T_14_20.lc_trk_g2_0
 (17 9)  (725 329)  (725 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (730 329)  (730 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (731 329)  (731 329)  routing T_14_20.sp4_h_r_42 <X> T_14_20.lc_trk_g2_2
 (24 9)  (732 329)  (732 329)  routing T_14_20.sp4_h_r_42 <X> T_14_20.lc_trk_g2_2
 (25 9)  (733 329)  (733 329)  routing T_14_20.sp4_h_r_42 <X> T_14_20.lc_trk_g2_2
 (28 9)  (736 329)  (736 329)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 329)  (737 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 329)  (739 329)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 329)  (740 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (742 329)  (742 329)  routing T_14_20.lc_trk_g1_1 <X> T_14_20.input_2_4
 (37 9)  (745 329)  (745 329)  LC_4 Logic Functioning bit
 (38 9)  (746 329)  (746 329)  LC_4 Logic Functioning bit
 (40 9)  (748 329)  (748 329)  LC_4 Logic Functioning bit
 (43 9)  (751 329)  (751 329)  LC_4 Logic Functioning bit
 (14 10)  (722 330)  (722 330)  routing T_14_20.bnl_op_4 <X> T_14_20.lc_trk_g2_4
 (21 10)  (729 330)  (729 330)  routing T_14_20.bnl_op_7 <X> T_14_20.lc_trk_g2_7
 (22 10)  (730 330)  (730 330)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (733 330)  (733 330)  routing T_14_20.sp4_h_r_46 <X> T_14_20.lc_trk_g2_6
 (26 10)  (734 330)  (734 330)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 330)  (736 330)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 330)  (737 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 330)  (740 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 330)  (741 330)  routing T_14_20.lc_trk_g2_0 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (38 10)  (746 330)  (746 330)  LC_5 Logic Functioning bit
 (39 10)  (747 330)  (747 330)  LC_5 Logic Functioning bit
 (40 10)  (748 330)  (748 330)  LC_5 Logic Functioning bit
 (41 10)  (749 330)  (749 330)  LC_5 Logic Functioning bit
 (50 10)  (758 330)  (758 330)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (712 331)  (712 331)  routing T_14_20.sp4_v_b_1 <X> T_14_20.sp4_h_l_43
 (8 11)  (716 331)  (716 331)  routing T_14_20.sp4_v_b_4 <X> T_14_20.sp4_v_t_42
 (10 11)  (718 331)  (718 331)  routing T_14_20.sp4_v_b_4 <X> T_14_20.sp4_v_t_42
 (14 11)  (722 331)  (722 331)  routing T_14_20.bnl_op_4 <X> T_14_20.lc_trk_g2_4
 (17 11)  (725 331)  (725 331)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (21 11)  (729 331)  (729 331)  routing T_14_20.bnl_op_7 <X> T_14_20.lc_trk_g2_7
 (22 11)  (730 331)  (730 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (731 331)  (731 331)  routing T_14_20.sp4_h_r_46 <X> T_14_20.lc_trk_g2_6
 (24 11)  (732 331)  (732 331)  routing T_14_20.sp4_h_r_46 <X> T_14_20.lc_trk_g2_6
 (25 11)  (733 331)  (733 331)  routing T_14_20.sp4_h_r_46 <X> T_14_20.lc_trk_g2_6
 (26 11)  (734 331)  (734 331)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 331)  (735 331)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 331)  (736 331)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 331)  (737 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 331)  (738 331)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (36 11)  (744 331)  (744 331)  LC_5 Logic Functioning bit
 (39 11)  (747 331)  (747 331)  LC_5 Logic Functioning bit
 (41 11)  (749 331)  (749 331)  LC_5 Logic Functioning bit
 (42 11)  (750 331)  (750 331)  LC_5 Logic Functioning bit
 (52 11)  (760 331)  (760 331)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (15 12)  (723 332)  (723 332)  routing T_14_20.sp4_h_r_25 <X> T_14_20.lc_trk_g3_1
 (16 12)  (724 332)  (724 332)  routing T_14_20.sp4_h_r_25 <X> T_14_20.lc_trk_g3_1
 (17 12)  (725 332)  (725 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (733 332)  (733 332)  routing T_14_20.sp4_h_r_42 <X> T_14_20.lc_trk_g3_2
 (18 13)  (726 333)  (726 333)  routing T_14_20.sp4_h_r_25 <X> T_14_20.lc_trk_g3_1
 (22 13)  (730 333)  (730 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (731 333)  (731 333)  routing T_14_20.sp4_h_r_42 <X> T_14_20.lc_trk_g3_2
 (24 13)  (732 333)  (732 333)  routing T_14_20.sp4_h_r_42 <X> T_14_20.lc_trk_g3_2
 (25 13)  (733 333)  (733 333)  routing T_14_20.sp4_h_r_42 <X> T_14_20.lc_trk_g3_2
 (25 14)  (733 334)  (733 334)  routing T_14_20.sp4_h_r_38 <X> T_14_20.lc_trk_g3_6
 (28 14)  (736 334)  (736 334)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 334)  (737 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 334)  (738 334)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 334)  (740 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 334)  (742 334)  routing T_14_20.lc_trk_g1_1 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 334)  (745 334)  LC_7 Logic Functioning bit
 (39 14)  (747 334)  (747 334)  LC_7 Logic Functioning bit
 (41 14)  (749 334)  (749 334)  LC_7 Logic Functioning bit
 (43 14)  (751 334)  (751 334)  LC_7 Logic Functioning bit
 (22 15)  (730 335)  (730 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (731 335)  (731 335)  routing T_14_20.sp4_h_r_38 <X> T_14_20.lc_trk_g3_6
 (24 15)  (732 335)  (732 335)  routing T_14_20.sp4_h_r_38 <X> T_14_20.lc_trk_g3_6
 (37 15)  (745 335)  (745 335)  LC_7 Logic Functioning bit
 (39 15)  (747 335)  (747 335)  LC_7 Logic Functioning bit
 (41 15)  (749 335)  (749 335)  LC_7 Logic Functioning bit
 (43 15)  (751 335)  (751 335)  LC_7 Logic Functioning bit
 (46 15)  (754 335)  (754 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_15_20

 (14 0)  (776 320)  (776 320)  routing T_15_20.lft_op_0 <X> T_15_20.lc_trk_g0_0
 (16 0)  (778 320)  (778 320)  routing T_15_20.sp12_h_r_9 <X> T_15_20.lc_trk_g0_1
 (17 0)  (779 320)  (779 320)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (15 1)  (777 321)  (777 321)  routing T_15_20.lft_op_0 <X> T_15_20.lc_trk_g0_0
 (17 1)  (779 321)  (779 321)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (14 2)  (776 322)  (776 322)  routing T_15_20.sp4_v_b_4 <X> T_15_20.lc_trk_g0_4
 (16 2)  (778 322)  (778 322)  routing T_15_20.sp12_h_r_13 <X> T_15_20.lc_trk_g0_5
 (17 2)  (779 322)  (779 322)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (22 2)  (784 322)  (784 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (788 322)  (788 322)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 322)  (789 322)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 322)  (790 322)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 322)  (791 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 322)  (792 322)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 322)  (795 322)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 322)  (796 322)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 322)  (799 322)  LC_1 Logic Functioning bit
 (16 3)  (778 323)  (778 323)  routing T_15_20.sp4_v_b_4 <X> T_15_20.lc_trk_g0_4
 (17 3)  (779 323)  (779 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (21 3)  (783 323)  (783 323)  routing T_15_20.sp4_r_v_b_31 <X> T_15_20.lc_trk_g0_7
 (26 3)  (788 323)  (788 323)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 323)  (789 323)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 323)  (791 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 323)  (792 323)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 323)  (793 323)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 323)  (794 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (795 323)  (795 323)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.input_2_1
 (34 3)  (796 323)  (796 323)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.input_2_1
 (35 3)  (797 323)  (797 323)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.input_2_1
 (36 3)  (798 323)  (798 323)  LC_1 Logic Functioning bit
 (38 3)  (800 323)  (800 323)  LC_1 Logic Functioning bit
 (39 3)  (801 323)  (801 323)  LC_1 Logic Functioning bit
 (40 3)  (802 323)  (802 323)  LC_1 Logic Functioning bit
 (41 3)  (803 323)  (803 323)  LC_1 Logic Functioning bit
 (16 4)  (778 324)  (778 324)  routing T_15_20.sp4_v_b_9 <X> T_15_20.lc_trk_g1_1
 (17 4)  (779 324)  (779 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (780 324)  (780 324)  routing T_15_20.sp4_v_b_9 <X> T_15_20.lc_trk_g1_1
 (26 4)  (788 324)  (788 324)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 324)  (789 324)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 324)  (790 324)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 324)  (791 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 324)  (792 324)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 324)  (793 324)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (38 4)  (800 324)  (800 324)  LC_2 Logic Functioning bit
 (39 4)  (801 324)  (801 324)  LC_2 Logic Functioning bit
 (42 4)  (804 324)  (804 324)  LC_2 Logic Functioning bit
 (43 4)  (805 324)  (805 324)  LC_2 Logic Functioning bit
 (18 5)  (780 325)  (780 325)  routing T_15_20.sp4_v_b_9 <X> T_15_20.lc_trk_g1_1
 (27 5)  (789 325)  (789 325)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 325)  (790 325)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 325)  (791 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 325)  (792 325)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 325)  (793 325)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 325)  (794 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (796 325)  (796 325)  routing T_15_20.lc_trk_g1_1 <X> T_15_20.input_2_2
 (36 5)  (798 325)  (798 325)  LC_2 Logic Functioning bit
 (37 5)  (799 325)  (799 325)  LC_2 Logic Functioning bit
 (40 5)  (802 325)  (802 325)  LC_2 Logic Functioning bit
 (41 5)  (803 325)  (803 325)  LC_2 Logic Functioning bit
 (22 6)  (784 326)  (784 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (785 326)  (785 326)  routing T_15_20.sp4_h_r_7 <X> T_15_20.lc_trk_g1_7
 (24 6)  (786 326)  (786 326)  routing T_15_20.sp4_h_r_7 <X> T_15_20.lc_trk_g1_7
 (25 6)  (787 326)  (787 326)  routing T_15_20.sp4_v_t_3 <X> T_15_20.lc_trk_g1_6
 (28 6)  (790 326)  (790 326)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 326)  (791 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 326)  (792 326)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 326)  (793 326)  routing T_15_20.lc_trk_g0_4 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 326)  (794 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (38 6)  (800 326)  (800 326)  LC_3 Logic Functioning bit
 (39 6)  (801 326)  (801 326)  LC_3 Logic Functioning bit
 (42 6)  (804 326)  (804 326)  LC_3 Logic Functioning bit
 (43 6)  (805 326)  (805 326)  LC_3 Logic Functioning bit
 (50 6)  (812 326)  (812 326)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (783 327)  (783 327)  routing T_15_20.sp4_h_r_7 <X> T_15_20.lc_trk_g1_7
 (22 7)  (784 327)  (784 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (785 327)  (785 327)  routing T_15_20.sp4_v_t_3 <X> T_15_20.lc_trk_g1_6
 (25 7)  (787 327)  (787 327)  routing T_15_20.sp4_v_t_3 <X> T_15_20.lc_trk_g1_6
 (26 7)  (788 327)  (788 327)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 327)  (789 327)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 327)  (790 327)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 327)  (791 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (798 327)  (798 327)  LC_3 Logic Functioning bit
 (37 7)  (799 327)  (799 327)  LC_3 Logic Functioning bit
 (40 7)  (802 327)  (802 327)  LC_3 Logic Functioning bit
 (41 7)  (803 327)  (803 327)  LC_3 Logic Functioning bit
 (8 8)  (770 328)  (770 328)  routing T_15_20.sp4_h_l_46 <X> T_15_20.sp4_h_r_7
 (10 8)  (772 328)  (772 328)  routing T_15_20.sp4_h_l_46 <X> T_15_20.sp4_h_r_7
 (21 8)  (783 328)  (783 328)  routing T_15_20.rgt_op_3 <X> T_15_20.lc_trk_g2_3
 (22 8)  (784 328)  (784 328)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (786 328)  (786 328)  routing T_15_20.rgt_op_3 <X> T_15_20.lc_trk_g2_3
 (26 8)  (788 328)  (788 328)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 328)  (789 328)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 328)  (791 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 328)  (792 328)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 328)  (794 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 328)  (795 328)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 328)  (796 328)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (38 8)  (800 328)  (800 328)  LC_4 Logic Functioning bit
 (39 8)  (801 328)  (801 328)  LC_4 Logic Functioning bit
 (42 8)  (804 328)  (804 328)  LC_4 Logic Functioning bit
 (43 8)  (805 328)  (805 328)  LC_4 Logic Functioning bit
 (50 8)  (812 328)  (812 328)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (788 329)  (788 329)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 329)  (789 329)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 329)  (791 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 329)  (792 329)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 329)  (793 329)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 329)  (798 329)  LC_4 Logic Functioning bit
 (39 9)  (801 329)  (801 329)  LC_4 Logic Functioning bit
 (40 9)  (802 329)  (802 329)  LC_4 Logic Functioning bit
 (43 9)  (805 329)  (805 329)  LC_4 Logic Functioning bit
 (14 10)  (776 330)  (776 330)  routing T_15_20.sp4_h_r_44 <X> T_15_20.lc_trk_g2_4
 (26 10)  (788 330)  (788 330)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 330)  (789 330)  routing T_15_20.lc_trk_g1_1 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 330)  (791 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 330)  (793 330)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 330)  (794 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 330)  (795 330)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 330)  (796 330)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 330)  (798 330)  LC_5 Logic Functioning bit
 (37 10)  (799 330)  (799 330)  LC_5 Logic Functioning bit
 (39 10)  (801 330)  (801 330)  LC_5 Logic Functioning bit
 (40 10)  (802 330)  (802 330)  LC_5 Logic Functioning bit
 (41 10)  (803 330)  (803 330)  LC_5 Logic Functioning bit
 (42 10)  (804 330)  (804 330)  LC_5 Logic Functioning bit
 (14 11)  (776 331)  (776 331)  routing T_15_20.sp4_h_r_44 <X> T_15_20.lc_trk_g2_4
 (15 11)  (777 331)  (777 331)  routing T_15_20.sp4_h_r_44 <X> T_15_20.lc_trk_g2_4
 (16 11)  (778 331)  (778 331)  routing T_15_20.sp4_h_r_44 <X> T_15_20.lc_trk_g2_4
 (17 11)  (779 331)  (779 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (26 11)  (788 331)  (788 331)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 331)  (789 331)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 331)  (791 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 331)  (793 331)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 331)  (794 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (38 11)  (800 331)  (800 331)  LC_5 Logic Functioning bit
 (39 11)  (801 331)  (801 331)  LC_5 Logic Functioning bit
 (40 11)  (802 331)  (802 331)  LC_5 Logic Functioning bit
 (41 11)  (803 331)  (803 331)  LC_5 Logic Functioning bit
 (42 11)  (804 331)  (804 331)  LC_5 Logic Functioning bit
 (4 12)  (766 332)  (766 332)  routing T_15_20.sp4_h_l_38 <X> T_15_20.sp4_v_b_9
 (6 12)  (768 332)  (768 332)  routing T_15_20.sp4_h_l_38 <X> T_15_20.sp4_v_b_9
 (17 12)  (779 332)  (779 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 332)  (780 332)  routing T_15_20.wire_logic_cluster/lc_1/out <X> T_15_20.lc_trk_g3_1
 (21 12)  (783 332)  (783 332)  routing T_15_20.bnl_op_3 <X> T_15_20.lc_trk_g3_3
 (22 12)  (784 332)  (784 332)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (787 332)  (787 332)  routing T_15_20.bnl_op_2 <X> T_15_20.lc_trk_g3_2
 (29 12)  (791 332)  (791 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 332)  (792 332)  routing T_15_20.lc_trk_g0_5 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 332)  (794 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 332)  (795 332)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 332)  (796 332)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 332)  (798 332)  LC_6 Logic Functioning bit
 (39 12)  (801 332)  (801 332)  LC_6 Logic Functioning bit
 (41 12)  (803 332)  (803 332)  LC_6 Logic Functioning bit
 (42 12)  (804 332)  (804 332)  LC_6 Logic Functioning bit
 (50 12)  (812 332)  (812 332)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (767 333)  (767 333)  routing T_15_20.sp4_h_l_38 <X> T_15_20.sp4_v_b_9
 (21 13)  (783 333)  (783 333)  routing T_15_20.bnl_op_3 <X> T_15_20.lc_trk_g3_3
 (22 13)  (784 333)  (784 333)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (787 333)  (787 333)  routing T_15_20.bnl_op_2 <X> T_15_20.lc_trk_g3_2
 (31 13)  (793 333)  (793 333)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 333)  (798 333)  LC_6 Logic Functioning bit
 (39 13)  (801 333)  (801 333)  LC_6 Logic Functioning bit
 (41 13)  (803 333)  (803 333)  LC_6 Logic Functioning bit
 (42 13)  (804 333)  (804 333)  LC_6 Logic Functioning bit
 (15 14)  (777 334)  (777 334)  routing T_15_20.sp4_h_l_24 <X> T_15_20.lc_trk_g3_5
 (16 14)  (778 334)  (778 334)  routing T_15_20.sp4_h_l_24 <X> T_15_20.lc_trk_g3_5
 (17 14)  (779 334)  (779 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (780 334)  (780 334)  routing T_15_20.sp4_h_l_24 <X> T_15_20.lc_trk_g3_5
 (21 14)  (783 334)  (783 334)  routing T_15_20.sp4_v_t_26 <X> T_15_20.lc_trk_g3_7
 (22 14)  (784 334)  (784 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (785 334)  (785 334)  routing T_15_20.sp4_v_t_26 <X> T_15_20.lc_trk_g3_7
 (25 14)  (787 334)  (787 334)  routing T_15_20.bnl_op_6 <X> T_15_20.lc_trk_g3_6
 (29 14)  (791 334)  (791 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 334)  (794 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 334)  (795 334)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 334)  (796 334)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (38 14)  (800 334)  (800 334)  LC_7 Logic Functioning bit
 (39 14)  (801 334)  (801 334)  LC_7 Logic Functioning bit
 (41 14)  (803 334)  (803 334)  LC_7 Logic Functioning bit
 (42 14)  (804 334)  (804 334)  LC_7 Logic Functioning bit
 (50 14)  (812 334)  (812 334)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (783 335)  (783 335)  routing T_15_20.sp4_v_t_26 <X> T_15_20.lc_trk_g3_7
 (22 15)  (784 335)  (784 335)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (787 335)  (787 335)  routing T_15_20.bnl_op_6 <X> T_15_20.lc_trk_g3_6
 (26 15)  (788 335)  (788 335)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 335)  (790 335)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 335)  (791 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (38 15)  (800 335)  (800 335)  LC_7 Logic Functioning bit
 (39 15)  (801 335)  (801 335)  LC_7 Logic Functioning bit
 (42 15)  (804 335)  (804 335)  LC_7 Logic Functioning bit
 (43 15)  (805 335)  (805 335)  LC_7 Logic Functioning bit


LogicTile_16_20

 (3 0)  (819 320)  (819 320)  routing T_16_20.sp12_h_r_0 <X> T_16_20.sp12_v_b_0
 (3 1)  (819 321)  (819 321)  routing T_16_20.sp12_h_r_0 <X> T_16_20.sp12_v_b_0
 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (1 2)  (817 322)  (817 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 4)  (831 324)  (831 324)  routing T_16_20.top_op_1 <X> T_16_20.lc_trk_g1_1
 (17 4)  (833 324)  (833 324)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (834 325)  (834 325)  routing T_16_20.top_op_1 <X> T_16_20.lc_trk_g1_1
 (22 5)  (838 325)  (838 325)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (839 325)  (839 325)  routing T_16_20.sp12_h_r_10 <X> T_16_20.lc_trk_g1_2
 (26 6)  (842 326)  (842 326)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 326)  (843 326)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 326)  (844 326)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 326)  (845 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 326)  (847 326)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 326)  (848 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 326)  (849 326)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (38 6)  (854 326)  (854 326)  LC_3 Logic Functioning bit
 (39 6)  (855 326)  (855 326)  LC_3 Logic Functioning bit
 (42 6)  (858 326)  (858 326)  LC_3 Logic Functioning bit
 (43 6)  (859 326)  (859 326)  LC_3 Logic Functioning bit
 (14 7)  (830 327)  (830 327)  routing T_16_20.sp12_h_r_20 <X> T_16_20.lc_trk_g1_4
 (16 7)  (832 327)  (832 327)  routing T_16_20.sp12_h_r_20 <X> T_16_20.lc_trk_g1_4
 (17 7)  (833 327)  (833 327)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (26 7)  (842 327)  (842 327)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 327)  (843 327)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 327)  (844 327)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 327)  (845 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 327)  (847 327)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 327)  (848 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (850 327)  (850 327)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.input_2_3
 (35 7)  (851 327)  (851 327)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.input_2_3
 (36 7)  (852 327)  (852 327)  LC_3 Logic Functioning bit
 (37 7)  (853 327)  (853 327)  LC_3 Logic Functioning bit
 (40 7)  (856 327)  (856 327)  LC_3 Logic Functioning bit
 (41 7)  (857 327)  (857 327)  LC_3 Logic Functioning bit
 (31 8)  (847 328)  (847 328)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 328)  (848 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 328)  (849 328)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 328)  (852 328)  LC_4 Logic Functioning bit
 (37 8)  (853 328)  (853 328)  LC_4 Logic Functioning bit
 (38 8)  (854 328)  (854 328)  LC_4 Logic Functioning bit
 (39 8)  (855 328)  (855 328)  LC_4 Logic Functioning bit
 (45 8)  (861 328)  (861 328)  LC_4 Logic Functioning bit
 (22 9)  (838 329)  (838 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (31 9)  (847 329)  (847 329)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 329)  (852 329)  LC_4 Logic Functioning bit
 (37 9)  (853 329)  (853 329)  LC_4 Logic Functioning bit
 (38 9)  (854 329)  (854 329)  LC_4 Logic Functioning bit
 (39 9)  (855 329)  (855 329)  LC_4 Logic Functioning bit
 (21 10)  (837 330)  (837 330)  routing T_16_20.wire_logic_cluster/lc_7/out <X> T_16_20.lc_trk_g2_7
 (22 10)  (838 330)  (838 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (841 330)  (841 330)  routing T_16_20.sp4_h_r_38 <X> T_16_20.lc_trk_g2_6
 (22 11)  (838 331)  (838 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (839 331)  (839 331)  routing T_16_20.sp4_h_r_38 <X> T_16_20.lc_trk_g2_6
 (24 11)  (840 331)  (840 331)  routing T_16_20.sp4_h_r_38 <X> T_16_20.lc_trk_g2_6
 (15 12)  (831 332)  (831 332)  routing T_16_20.sp4_h_r_25 <X> T_16_20.lc_trk_g3_1
 (16 12)  (832 332)  (832 332)  routing T_16_20.sp4_h_r_25 <X> T_16_20.lc_trk_g3_1
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (834 333)  (834 333)  routing T_16_20.sp4_h_r_25 <X> T_16_20.lc_trk_g3_1
 (25 14)  (841 334)  (841 334)  routing T_16_20.sp4_v_b_30 <X> T_16_20.lc_trk_g3_6
 (26 14)  (842 334)  (842 334)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (28 14)  (844 334)  (844 334)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 334)  (845 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 334)  (848 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 334)  (850 334)  routing T_16_20.lc_trk_g1_1 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (37 14)  (853 334)  (853 334)  LC_7 Logic Functioning bit
 (39 14)  (855 334)  (855 334)  LC_7 Logic Functioning bit
 (45 14)  (861 334)  (861 334)  LC_7 Logic Functioning bit
 (22 15)  (838 335)  (838 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (839 335)  (839 335)  routing T_16_20.sp4_v_b_30 <X> T_16_20.lc_trk_g3_6
 (27 15)  (843 335)  (843 335)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 335)  (845 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 335)  (846 335)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_7/in_1


LogicTile_17_20

 (25 0)  (899 320)  (899 320)  routing T_17_20.wire_logic_cluster/lc_2/out <X> T_17_20.lc_trk_g0_2
 (32 0)  (906 320)  (906 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 320)  (907 320)  routing T_17_20.lc_trk_g2_1 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 320)  (910 320)  LC_0 Logic Functioning bit
 (37 0)  (911 320)  (911 320)  LC_0 Logic Functioning bit
 (38 0)  (912 320)  (912 320)  LC_0 Logic Functioning bit
 (39 0)  (913 320)  (913 320)  LC_0 Logic Functioning bit
 (45 0)  (919 320)  (919 320)  LC_0 Logic Functioning bit
 (22 1)  (896 321)  (896 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (36 1)  (910 321)  (910 321)  LC_0 Logic Functioning bit
 (37 1)  (911 321)  (911 321)  LC_0 Logic Functioning bit
 (38 1)  (912 321)  (912 321)  LC_0 Logic Functioning bit
 (39 1)  (913 321)  (913 321)  LC_0 Logic Functioning bit
 (48 1)  (922 321)  (922 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (1 2)  (875 322)  (875 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 322)  (888 322)  routing T_17_20.lft_op_4 <X> T_17_20.lc_trk_g0_4
 (31 2)  (905 322)  (905 322)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 322)  (906 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 322)  (908 322)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 322)  (910 322)  LC_1 Logic Functioning bit
 (37 2)  (911 322)  (911 322)  LC_1 Logic Functioning bit
 (38 2)  (912 322)  (912 322)  LC_1 Logic Functioning bit
 (39 2)  (913 322)  (913 322)  LC_1 Logic Functioning bit
 (45 2)  (919 322)  (919 322)  LC_1 Logic Functioning bit
 (8 3)  (882 323)  (882 323)  routing T_17_20.sp4_v_b_10 <X> T_17_20.sp4_v_t_36
 (10 3)  (884 323)  (884 323)  routing T_17_20.sp4_v_b_10 <X> T_17_20.sp4_v_t_36
 (15 3)  (889 323)  (889 323)  routing T_17_20.lft_op_4 <X> T_17_20.lc_trk_g0_4
 (17 3)  (891 323)  (891 323)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (31 3)  (905 323)  (905 323)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 323)  (910 323)  LC_1 Logic Functioning bit
 (37 3)  (911 323)  (911 323)  LC_1 Logic Functioning bit
 (38 3)  (912 323)  (912 323)  LC_1 Logic Functioning bit
 (39 3)  (913 323)  (913 323)  LC_1 Logic Functioning bit
 (31 4)  (905 324)  (905 324)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 324)  (906 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 324)  (907 324)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 324)  (910 324)  LC_2 Logic Functioning bit
 (37 4)  (911 324)  (911 324)  LC_2 Logic Functioning bit
 (38 4)  (912 324)  (912 324)  LC_2 Logic Functioning bit
 (39 4)  (913 324)  (913 324)  LC_2 Logic Functioning bit
 (45 4)  (919 324)  (919 324)  LC_2 Logic Functioning bit
 (36 5)  (910 325)  (910 325)  LC_2 Logic Functioning bit
 (37 5)  (911 325)  (911 325)  LC_2 Logic Functioning bit
 (38 5)  (912 325)  (912 325)  LC_2 Logic Functioning bit
 (39 5)  (913 325)  (913 325)  LC_2 Logic Functioning bit
 (21 6)  (895 326)  (895 326)  routing T_17_20.wire_logic_cluster/lc_7/out <X> T_17_20.lc_trk_g1_7
 (22 6)  (896 326)  (896 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 8)  (891 328)  (891 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 328)  (892 328)  routing T_17_20.wire_logic_cluster/lc_1/out <X> T_17_20.lc_trk_g2_1
 (17 10)  (891 330)  (891 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 330)  (892 330)  routing T_17_20.wire_logic_cluster/lc_5/out <X> T_17_20.lc_trk_g2_5
 (31 10)  (905 330)  (905 330)  routing T_17_20.lc_trk_g0_4 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 330)  (906 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 330)  (910 330)  LC_5 Logic Functioning bit
 (37 10)  (911 330)  (911 330)  LC_5 Logic Functioning bit
 (38 10)  (912 330)  (912 330)  LC_5 Logic Functioning bit
 (39 10)  (913 330)  (913 330)  LC_5 Logic Functioning bit
 (45 10)  (919 330)  (919 330)  LC_5 Logic Functioning bit
 (36 11)  (910 331)  (910 331)  LC_5 Logic Functioning bit
 (37 11)  (911 331)  (911 331)  LC_5 Logic Functioning bit
 (38 11)  (912 331)  (912 331)  LC_5 Logic Functioning bit
 (39 11)  (913 331)  (913 331)  LC_5 Logic Functioning bit
 (32 14)  (906 334)  (906 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (910 334)  (910 334)  LC_7 Logic Functioning bit
 (37 14)  (911 334)  (911 334)  LC_7 Logic Functioning bit
 (38 14)  (912 334)  (912 334)  LC_7 Logic Functioning bit
 (39 14)  (913 334)  (913 334)  LC_7 Logic Functioning bit
 (45 14)  (919 334)  (919 334)  LC_7 Logic Functioning bit
 (5 15)  (879 335)  (879 335)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_t_44
 (31 15)  (905 335)  (905 335)  routing T_17_20.lc_trk_g0_2 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 335)  (910 335)  LC_7 Logic Functioning bit
 (37 15)  (911 335)  (911 335)  LC_7 Logic Functioning bit
 (38 15)  (912 335)  (912 335)  LC_7 Logic Functioning bit
 (39 15)  (913 335)  (913 335)  LC_7 Logic Functioning bit


LogicTile_18_20

 (17 0)  (945 320)  (945 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (946 320)  (946 320)  routing T_18_20.wire_logic_cluster/lc_1/out <X> T_18_20.lc_trk_g0_1
 (0 2)  (928 322)  (928 322)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (1 2)  (929 322)  (929 322)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (2 2)  (930 322)  (930 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (953 322)  (953 322)  routing T_18_20.sp4_h_r_14 <X> T_18_20.lc_trk_g0_6
 (32 2)  (960 322)  (960 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 322)  (961 322)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 322)  (962 322)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 322)  (964 322)  LC_1 Logic Functioning bit
 (37 2)  (965 322)  (965 322)  LC_1 Logic Functioning bit
 (38 2)  (966 322)  (966 322)  LC_1 Logic Functioning bit
 (39 2)  (967 322)  (967 322)  LC_1 Logic Functioning bit
 (45 2)  (973 322)  (973 322)  LC_1 Logic Functioning bit
 (22 3)  (950 323)  (950 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (951 323)  (951 323)  routing T_18_20.sp4_h_r_14 <X> T_18_20.lc_trk_g0_6
 (24 3)  (952 323)  (952 323)  routing T_18_20.sp4_h_r_14 <X> T_18_20.lc_trk_g0_6
 (31 3)  (959 323)  (959 323)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 323)  (964 323)  LC_1 Logic Functioning bit
 (37 3)  (965 323)  (965 323)  LC_1 Logic Functioning bit
 (38 3)  (966 323)  (966 323)  LC_1 Logic Functioning bit
 (39 3)  (967 323)  (967 323)  LC_1 Logic Functioning bit
 (29 4)  (957 324)  (957 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (36 4)  (964 324)  (964 324)  LC_2 Logic Functioning bit
 (38 4)  (966 324)  (966 324)  LC_2 Logic Functioning bit
 (41 4)  (969 324)  (969 324)  LC_2 Logic Functioning bit
 (43 4)  (971 324)  (971 324)  LC_2 Logic Functioning bit
 (45 4)  (973 324)  (973 324)  LC_2 Logic Functioning bit
 (36 5)  (964 325)  (964 325)  LC_2 Logic Functioning bit
 (38 5)  (966 325)  (966 325)  LC_2 Logic Functioning bit
 (41 5)  (969 325)  (969 325)  LC_2 Logic Functioning bit
 (43 5)  (971 325)  (971 325)  LC_2 Logic Functioning bit
 (15 8)  (943 328)  (943 328)  routing T_18_20.sp4_h_r_41 <X> T_18_20.lc_trk_g2_1
 (16 8)  (944 328)  (944 328)  routing T_18_20.sp4_h_r_41 <X> T_18_20.lc_trk_g2_1
 (17 8)  (945 328)  (945 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (946 328)  (946 328)  routing T_18_20.sp4_h_r_41 <X> T_18_20.lc_trk_g2_1
 (18 9)  (946 329)  (946 329)  routing T_18_20.sp4_h_r_41 <X> T_18_20.lc_trk_g2_1
 (22 12)  (950 332)  (950 332)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (952 332)  (952 332)  routing T_18_20.tnl_op_3 <X> T_18_20.lc_trk_g3_3
 (26 12)  (954 332)  (954 332)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (32 12)  (960 332)  (960 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 332)  (961 332)  routing T_18_20.lc_trk_g2_1 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (41 12)  (969 332)  (969 332)  LC_6 Logic Functioning bit
 (43 12)  (971 332)  (971 332)  LC_6 Logic Functioning bit
 (47 12)  (975 332)  (975 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (21 13)  (949 333)  (949 333)  routing T_18_20.tnl_op_3 <X> T_18_20.lc_trk_g3_3
 (26 13)  (954 333)  (954 333)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 333)  (957 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (40 13)  (968 333)  (968 333)  LC_6 Logic Functioning bit
 (42 13)  (970 333)  (970 333)  LC_6 Logic Functioning bit


LogicTile_19_20

 (0 2)  (982 322)  (982 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (1 2)  (983 322)  (983 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (2 2)  (984 322)  (984 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (996 323)  (996 323)  routing T_19_20.sp4_h_r_4 <X> T_19_20.lc_trk_g0_4
 (15 3)  (997 323)  (997 323)  routing T_19_20.sp4_h_r_4 <X> T_19_20.lc_trk_g0_4
 (16 3)  (998 323)  (998 323)  routing T_19_20.sp4_h_r_4 <X> T_19_20.lc_trk_g0_4
 (17 3)  (999 323)  (999 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (10 4)  (992 324)  (992 324)  routing T_19_20.sp4_v_t_46 <X> T_19_20.sp4_h_r_4
 (8 6)  (990 326)  (990 326)  routing T_19_20.sp4_h_r_4 <X> T_19_20.sp4_h_l_41
 (27 6)  (1009 326)  (1009 326)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 326)  (1010 326)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 326)  (1011 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 326)  (1013 326)  routing T_19_20.lc_trk_g0_4 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 326)  (1014 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 326)  (1017 326)  routing T_19_20.lc_trk_g1_4 <X> T_19_20.input_2_3
 (36 6)  (1018 326)  (1018 326)  LC_3 Logic Functioning bit
 (37 6)  (1019 326)  (1019 326)  LC_3 Logic Functioning bit
 (38 6)  (1020 326)  (1020 326)  LC_3 Logic Functioning bit
 (43 6)  (1025 326)  (1025 326)  LC_3 Logic Functioning bit
 (45 6)  (1027 326)  (1027 326)  LC_3 Logic Functioning bit
 (47 6)  (1029 326)  (1029 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (1034 326)  (1034 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (996 327)  (996 327)  routing T_19_20.top_op_4 <X> T_19_20.lc_trk_g1_4
 (15 7)  (997 327)  (997 327)  routing T_19_20.top_op_4 <X> T_19_20.lc_trk_g1_4
 (17 7)  (999 327)  (999 327)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (1009 327)  (1009 327)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 327)  (1010 327)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 327)  (1011 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 327)  (1012 327)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (1014 327)  (1014 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (1016 327)  (1016 327)  routing T_19_20.lc_trk_g1_4 <X> T_19_20.input_2_3
 (37 7)  (1019 327)  (1019 327)  LC_3 Logic Functioning bit
 (40 7)  (1022 327)  (1022 327)  LC_3 Logic Functioning bit
 (42 7)  (1024 327)  (1024 327)  LC_3 Logic Functioning bit
 (43 7)  (1025 327)  (1025 327)  LC_3 Logic Functioning bit
 (46 7)  (1028 327)  (1028 327)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (22 12)  (1004 332)  (1004 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1005 332)  (1005 332)  routing T_19_20.sp4_h_r_27 <X> T_19_20.lc_trk_g3_3
 (24 12)  (1006 332)  (1006 332)  routing T_19_20.sp4_h_r_27 <X> T_19_20.lc_trk_g3_3
 (14 13)  (996 333)  (996 333)  routing T_19_20.sp12_v_b_16 <X> T_19_20.lc_trk_g3_0
 (16 13)  (998 333)  (998 333)  routing T_19_20.sp12_v_b_16 <X> T_19_20.lc_trk_g3_0
 (17 13)  (999 333)  (999 333)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (21 13)  (1003 333)  (1003 333)  routing T_19_20.sp4_h_r_27 <X> T_19_20.lc_trk_g3_3
 (0 14)  (982 334)  (982 334)  routing T_19_20.glb_netwk_4 <X> T_19_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 334)  (983 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_20

 (2 12)  (1038 332)  (1038 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_21_20

 (5 6)  (1095 326)  (1095 326)  routing T_21_20.sp4_v_t_44 <X> T_21_20.sp4_h_l_38
 (4 7)  (1094 327)  (1094 327)  routing T_21_20.sp4_v_t_44 <X> T_21_20.sp4_h_l_38
 (6 7)  (1096 327)  (1096 327)  routing T_21_20.sp4_v_t_44 <X> T_21_20.sp4_h_l_38


LogicTile_22_20

 (3 7)  (1147 327)  (1147 327)  routing T_22_20.sp12_h_l_23 <X> T_22_20.sp12_v_t_23


LogicTile_23_20

 (4 0)  (1202 320)  (1202 320)  routing T_23_20.sp4_h_l_43 <X> T_23_20.sp4_v_b_0
 (6 0)  (1204 320)  (1204 320)  routing T_23_20.sp4_h_l_43 <X> T_23_20.sp4_v_b_0
 (5 1)  (1203 321)  (1203 321)  routing T_23_20.sp4_h_l_43 <X> T_23_20.sp4_v_b_0
 (19 3)  (1217 323)  (1217 323)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (13 5)  (1211 325)  (1211 325)  routing T_23_20.sp4_v_t_37 <X> T_23_20.sp4_h_r_5
 (13 12)  (1211 332)  (1211 332)  routing T_23_20.sp4_h_l_46 <X> T_23_20.sp4_v_b_11
 (12 13)  (1210 333)  (1210 333)  routing T_23_20.sp4_h_l_46 <X> T_23_20.sp4_v_b_11


LogicTile_24_20

 (8 8)  (1260 328)  (1260 328)  routing T_24_20.sp4_v_b_7 <X> T_24_20.sp4_h_r_7
 (9 8)  (1261 328)  (1261 328)  routing T_24_20.sp4_v_b_7 <X> T_24_20.sp4_h_r_7
 (3 15)  (1255 335)  (1255 335)  routing T_24_20.sp12_h_l_22 <X> T_24_20.sp12_v_t_22


RAM_Tile_25_20

 (7 0)  (1313 320)  (1313 320)  Ram config bit: MEMT_bram_cbit_1

 (25 0)  (1331 320)  (1331 320)  routing T_25_20.sp4_h_l_7 <X> T_25_20.lc_trk_g0_2
 (7 1)  (1313 321)  (1313 321)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 321)  (1328 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1329 321)  (1329 321)  routing T_25_20.sp4_h_l_7 <X> T_25_20.lc_trk_g0_2
 (24 1)  (1330 321)  (1330 321)  routing T_25_20.sp4_h_l_7 <X> T_25_20.lc_trk_g0_2
 (25 1)  (1331 321)  (1331 321)  routing T_25_20.sp4_h_l_7 <X> T_25_20.lc_trk_g0_2
 (0 2)  (1306 322)  (1306 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (1 2)  (1307 322)  (1307 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (2 2)  (1308 322)  (1308 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 322)  (1313 322)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 323)  (1313 323)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 324)  (1307 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 324)  (1313 324)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (1 5)  (1307 325)  (1307 325)  routing T_25_20.lc_trk_g0_2 <X> T_25_20.wire_bram/ram/WCLKE
 (7 5)  (1313 325)  (1313 325)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (9 5)  (1315 325)  (1315 325)  routing T_25_20.sp4_v_t_41 <X> T_25_20.sp4_v_b_4
 (7 6)  (1313 326)  (1313 326)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (7 7)  (1313 327)  (1313 327)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (28 8)  (1334 328)  (1334 328)  routing T_25_20.lc_trk_g2_7 <X> T_25_20.wire_bram/ram/WDATA_3
 (29 8)  (1335 328)  (1335 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 328)  (1336 328)  routing T_25_20.lc_trk_g2_7 <X> T_25_20.wire_bram/ram/WDATA_3
 (30 9)  (1336 329)  (1336 329)  routing T_25_20.lc_trk_g2_7 <X> T_25_20.wire_bram/ram/WDATA_3
 (39 9)  (1345 329)  (1345 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (19 10)  (1325 330)  (1325 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10
 (22 10)  (1328 330)  (1328 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1329 330)  (1329 330)  routing T_25_20.sp4_v_b_47 <X> T_25_20.lc_trk_g2_7
 (24 10)  (1330 330)  (1330 330)  routing T_25_20.sp4_v_b_47 <X> T_25_20.lc_trk_g2_7
 (11 12)  (1317 332)  (1317 332)  routing T_25_20.sp4_v_t_45 <X> T_25_20.sp4_v_b_11
 (12 13)  (1318 333)  (1318 333)  routing T_25_20.sp4_v_t_45 <X> T_25_20.sp4_v_b_11
 (0 14)  (1306 334)  (1306 334)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE
 (1 14)  (1307 334)  (1307 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (1321 334)  (1321 334)  routing T_25_20.sp4_h_l_16 <X> T_25_20.lc_trk_g3_5
 (16 14)  (1322 334)  (1322 334)  routing T_25_20.sp4_h_l_16 <X> T_25_20.lc_trk_g3_5
 (17 14)  (1323 334)  (1323 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (1306 335)  (1306 335)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE
 (1 15)  (1307 335)  (1307 335)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE
 (18 15)  (1324 335)  (1324 335)  routing T_25_20.sp4_h_l_16 <X> T_25_20.lc_trk_g3_5


LogicTile_26_20

 (3 7)  (1351 327)  (1351 327)  routing T_26_20.sp12_h_l_23 <X> T_26_20.sp12_v_t_23


LogicTile_7_19

 (8 0)  (350 304)  (350 304)  routing T_7_19.sp4_v_b_7 <X> T_7_19.sp4_h_r_1
 (9 0)  (351 304)  (351 304)  routing T_7_19.sp4_v_b_7 <X> T_7_19.sp4_h_r_1
 (10 0)  (352 304)  (352 304)  routing T_7_19.sp4_v_b_7 <X> T_7_19.sp4_h_r_1
 (14 1)  (356 305)  (356 305)  routing T_7_19.sp12_h_r_16 <X> T_7_19.lc_trk_g0_0
 (16 1)  (358 305)  (358 305)  routing T_7_19.sp12_h_r_16 <X> T_7_19.lc_trk_g0_0
 (17 1)  (359 305)  (359 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (364 305)  (364 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (365 305)  (365 305)  routing T_7_19.sp4_h_r_2 <X> T_7_19.lc_trk_g0_2
 (24 1)  (366 305)  (366 305)  routing T_7_19.sp4_h_r_2 <X> T_7_19.lc_trk_g0_2
 (25 1)  (367 305)  (367 305)  routing T_7_19.sp4_h_r_2 <X> T_7_19.lc_trk_g0_2
 (0 2)  (342 306)  (342 306)  routing T_7_19.glb_netwk_6 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (1 2)  (343 306)  (343 306)  routing T_7_19.glb_netwk_6 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (2 2)  (344 306)  (344 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 5)  (356 309)  (356 309)  routing T_7_19.sp4_h_r_0 <X> T_7_19.lc_trk_g1_0
 (15 5)  (357 309)  (357 309)  routing T_7_19.sp4_h_r_0 <X> T_7_19.lc_trk_g1_0
 (16 5)  (358 309)  (358 309)  routing T_7_19.sp4_h_r_0 <X> T_7_19.lc_trk_g1_0
 (17 5)  (359 309)  (359 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (3 6)  (345 310)  (345 310)  routing T_7_19.sp12_h_r_0 <X> T_7_19.sp12_v_t_23
 (29 6)  (371 310)  (371 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (378 310)  (378 310)  LC_3 Logic Functioning bit
 (38 6)  (380 310)  (380 310)  LC_3 Logic Functioning bit
 (41 6)  (383 310)  (383 310)  LC_3 Logic Functioning bit
 (43 6)  (385 310)  (385 310)  LC_3 Logic Functioning bit
 (45 6)  (387 310)  (387 310)  LC_3 Logic Functioning bit
 (3 7)  (345 311)  (345 311)  routing T_7_19.sp12_h_r_0 <X> T_7_19.sp12_v_t_23
 (36 7)  (378 311)  (378 311)  LC_3 Logic Functioning bit
 (38 7)  (380 311)  (380 311)  LC_3 Logic Functioning bit
 (41 7)  (383 311)  (383 311)  LC_3 Logic Functioning bit
 (43 7)  (385 311)  (385 311)  LC_3 Logic Functioning bit
 (46 7)  (388 311)  (388 311)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (51 7)  (393 311)  (393 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (8 8)  (350 312)  (350 312)  routing T_7_19.sp4_v_b_1 <X> T_7_19.sp4_h_r_7
 (9 8)  (351 312)  (351 312)  routing T_7_19.sp4_v_b_1 <X> T_7_19.sp4_h_r_7
 (10 8)  (352 312)  (352 312)  routing T_7_19.sp4_v_b_1 <X> T_7_19.sp4_h_r_7
 (32 8)  (374 312)  (374 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 312)  (376 312)  routing T_7_19.lc_trk_g1_0 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 312)  (378 312)  LC_4 Logic Functioning bit
 (37 8)  (379 312)  (379 312)  LC_4 Logic Functioning bit
 (38 8)  (380 312)  (380 312)  LC_4 Logic Functioning bit
 (39 8)  (381 312)  (381 312)  LC_4 Logic Functioning bit
 (45 8)  (387 312)  (387 312)  LC_4 Logic Functioning bit
 (51 8)  (393 312)  (393 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (395 312)  (395 312)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (36 9)  (378 313)  (378 313)  LC_4 Logic Functioning bit
 (37 9)  (379 313)  (379 313)  LC_4 Logic Functioning bit
 (38 9)  (380 313)  (380 313)  LC_4 Logic Functioning bit
 (39 9)  (381 313)  (381 313)  LC_4 Logic Functioning bit
 (32 10)  (374 314)  (374 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (378 314)  (378 314)  LC_5 Logic Functioning bit
 (37 10)  (379 314)  (379 314)  LC_5 Logic Functioning bit
 (38 10)  (380 314)  (380 314)  LC_5 Logic Functioning bit
 (39 10)  (381 314)  (381 314)  LC_5 Logic Functioning bit
 (45 10)  (387 314)  (387 314)  LC_5 Logic Functioning bit
 (51 10)  (393 314)  (393 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (395 314)  (395 314)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (31 11)  (373 315)  (373 315)  routing T_7_19.lc_trk_g0_2 <X> T_7_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 315)  (378 315)  LC_5 Logic Functioning bit
 (37 11)  (379 315)  (379 315)  LC_5 Logic Functioning bit
 (38 11)  (380 315)  (380 315)  LC_5 Logic Functioning bit
 (39 11)  (381 315)  (381 315)  LC_5 Logic Functioning bit
 (5 13)  (347 317)  (347 317)  routing T_7_19.sp4_h_r_9 <X> T_7_19.sp4_v_b_9
 (0 14)  (342 318)  (342 318)  routing T_7_19.glb_netwk_4 <X> T_7_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 318)  (343 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


RAM_Tile_8_19

 (4 10)  (400 314)  (400 314)  routing T_8_19.sp4_h_r_0 <X> T_8_19.sp4_v_t_43
 (6 10)  (402 314)  (402 314)  routing T_8_19.sp4_h_r_0 <X> T_8_19.sp4_v_t_43
 (5 11)  (401 315)  (401 315)  routing T_8_19.sp4_h_r_0 <X> T_8_19.sp4_v_t_43


LogicTile_9_19

 (17 0)  (455 304)  (455 304)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (456 304)  (456 304)  routing T_9_19.bnr_op_1 <X> T_9_19.lc_trk_g0_1
 (25 0)  (463 304)  (463 304)  routing T_9_19.bnr_op_2 <X> T_9_19.lc_trk_g0_2
 (29 0)  (467 304)  (467 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 304)  (468 304)  routing T_9_19.lc_trk_g0_7 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 304)  (469 304)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 304)  (470 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 304)  (472 304)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 304)  (474 304)  LC_0 Logic Functioning bit
 (37 0)  (475 304)  (475 304)  LC_0 Logic Functioning bit
 (38 0)  (476 304)  (476 304)  LC_0 Logic Functioning bit
 (39 0)  (477 304)  (477 304)  LC_0 Logic Functioning bit
 (40 0)  (478 304)  (478 304)  LC_0 Logic Functioning bit
 (42 0)  (480 304)  (480 304)  LC_0 Logic Functioning bit
 (45 0)  (483 304)  (483 304)  LC_0 Logic Functioning bit
 (18 1)  (456 305)  (456 305)  routing T_9_19.bnr_op_1 <X> T_9_19.lc_trk_g0_1
 (22 1)  (460 305)  (460 305)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (463 305)  (463 305)  routing T_9_19.bnr_op_2 <X> T_9_19.lc_trk_g0_2
 (30 1)  (468 305)  (468 305)  routing T_9_19.lc_trk_g0_7 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (36 1)  (474 305)  (474 305)  LC_0 Logic Functioning bit
 (37 1)  (475 305)  (475 305)  LC_0 Logic Functioning bit
 (38 1)  (476 305)  (476 305)  LC_0 Logic Functioning bit
 (39 1)  (477 305)  (477 305)  LC_0 Logic Functioning bit
 (40 1)  (478 305)  (478 305)  LC_0 Logic Functioning bit
 (42 1)  (480 305)  (480 305)  LC_0 Logic Functioning bit
 (53 1)  (491 305)  (491 305)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (438 306)  (438 306)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (1 2)  (439 306)  (439 306)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (2 2)  (440 306)  (440 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (452 306)  (452 306)  routing T_9_19.wire_logic_cluster/lc_4/out <X> T_9_19.lc_trk_g0_4
 (22 2)  (460 306)  (460 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (17 3)  (455 307)  (455 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (459 307)  (459 307)  routing T_9_19.sp4_r_v_b_31 <X> T_9_19.lc_trk_g0_7
 (15 4)  (453 308)  (453 308)  routing T_9_19.bot_op_1 <X> T_9_19.lc_trk_g1_1
 (17 4)  (455 308)  (455 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (29 4)  (467 308)  (467 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 308)  (469 308)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 308)  (470 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 308)  (471 308)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 308)  (473 308)  routing T_9_19.lc_trk_g0_4 <X> T_9_19.input_2_2
 (36 4)  (474 308)  (474 308)  LC_2 Logic Functioning bit
 (37 4)  (475 308)  (475 308)  LC_2 Logic Functioning bit
 (38 4)  (476 308)  (476 308)  LC_2 Logic Functioning bit
 (40 4)  (478 308)  (478 308)  LC_2 Logic Functioning bit
 (41 4)  (479 308)  (479 308)  LC_2 Logic Functioning bit
 (42 4)  (480 308)  (480 308)  LC_2 Logic Functioning bit
 (43 4)  (481 308)  (481 308)  LC_2 Logic Functioning bit
 (27 5)  (465 309)  (465 309)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 309)  (466 309)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 309)  (467 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 309)  (469 309)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 309)  (470 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (474 309)  (474 309)  LC_2 Logic Functioning bit
 (37 5)  (475 309)  (475 309)  LC_2 Logic Functioning bit
 (38 5)  (476 309)  (476 309)  LC_2 Logic Functioning bit
 (39 5)  (477 309)  (477 309)  LC_2 Logic Functioning bit
 (40 5)  (478 309)  (478 309)  LC_2 Logic Functioning bit
 (41 5)  (479 309)  (479 309)  LC_2 Logic Functioning bit
 (42 5)  (480 309)  (480 309)  LC_2 Logic Functioning bit
 (43 5)  (481 309)  (481 309)  LC_2 Logic Functioning bit
 (48 5)  (486 309)  (486 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (491 309)  (491 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (21 6)  (459 310)  (459 310)  routing T_9_19.sp4_v_b_15 <X> T_9_19.lc_trk_g1_7
 (22 6)  (460 310)  (460 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (461 310)  (461 310)  routing T_9_19.sp4_v_b_15 <X> T_9_19.lc_trk_g1_7
 (15 7)  (453 311)  (453 311)  routing T_9_19.bot_op_4 <X> T_9_19.lc_trk_g1_4
 (17 7)  (455 311)  (455 311)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (459 311)  (459 311)  routing T_9_19.sp4_v_b_15 <X> T_9_19.lc_trk_g1_7
 (8 8)  (446 312)  (446 312)  routing T_9_19.sp4_v_b_7 <X> T_9_19.sp4_h_r_7
 (9 8)  (447 312)  (447 312)  routing T_9_19.sp4_v_b_7 <X> T_9_19.sp4_h_r_7
 (26 8)  (464 312)  (464 312)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (466 312)  (466 312)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 312)  (467 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 312)  (468 312)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 312)  (469 312)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 312)  (470 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 312)  (471 312)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 312)  (472 312)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 312)  (474 312)  LC_4 Logic Functioning bit
 (37 8)  (475 312)  (475 312)  LC_4 Logic Functioning bit
 (38 8)  (476 312)  (476 312)  LC_4 Logic Functioning bit
 (39 8)  (477 312)  (477 312)  LC_4 Logic Functioning bit
 (40 8)  (478 312)  (478 312)  LC_4 Logic Functioning bit
 (41 8)  (479 312)  (479 312)  LC_4 Logic Functioning bit
 (42 8)  (480 312)  (480 312)  LC_4 Logic Functioning bit
 (43 8)  (481 312)  (481 312)  LC_4 Logic Functioning bit
 (26 9)  (464 313)  (464 313)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 313)  (465 313)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 313)  (467 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (474 313)  (474 313)  LC_4 Logic Functioning bit
 (37 9)  (475 313)  (475 313)  LC_4 Logic Functioning bit
 (38 9)  (476 313)  (476 313)  LC_4 Logic Functioning bit
 (39 9)  (477 313)  (477 313)  LC_4 Logic Functioning bit
 (41 9)  (479 313)  (479 313)  LC_4 Logic Functioning bit
 (43 9)  (481 313)  (481 313)  LC_4 Logic Functioning bit
 (16 10)  (454 314)  (454 314)  routing T_9_19.sp4_v_b_37 <X> T_9_19.lc_trk_g2_5
 (17 10)  (455 314)  (455 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (456 314)  (456 314)  routing T_9_19.sp4_v_b_37 <X> T_9_19.lc_trk_g2_5
 (22 10)  (460 314)  (460 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (461 314)  (461 314)  routing T_9_19.sp4_h_r_31 <X> T_9_19.lc_trk_g2_7
 (24 10)  (462 314)  (462 314)  routing T_9_19.sp4_h_r_31 <X> T_9_19.lc_trk_g2_7
 (27 10)  (465 314)  (465 314)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 314)  (466 314)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 314)  (467 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 314)  (468 314)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 314)  (470 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 314)  (471 314)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 314)  (472 314)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (47 10)  (485 314)  (485 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (488 314)  (488 314)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (489 314)  (489 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (456 315)  (456 315)  routing T_9_19.sp4_v_b_37 <X> T_9_19.lc_trk_g2_5
 (21 11)  (459 315)  (459 315)  routing T_9_19.sp4_h_r_31 <X> T_9_19.lc_trk_g2_7
 (29 11)  (467 315)  (467 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 315)  (468 315)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (39 11)  (477 315)  (477 315)  LC_5 Logic Functioning bit
 (15 12)  (453 316)  (453 316)  routing T_9_19.sp4_h_r_25 <X> T_9_19.lc_trk_g3_1
 (16 12)  (454 316)  (454 316)  routing T_9_19.sp4_h_r_25 <X> T_9_19.lc_trk_g3_1
 (17 12)  (455 316)  (455 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (19 12)  (457 316)  (457 316)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (18 13)  (456 317)  (456 317)  routing T_9_19.sp4_h_r_25 <X> T_9_19.lc_trk_g3_1
 (22 14)  (460 318)  (460 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (461 318)  (461 318)  routing T_9_19.sp4_h_r_31 <X> T_9_19.lc_trk_g3_7
 (24 14)  (462 318)  (462 318)  routing T_9_19.sp4_h_r_31 <X> T_9_19.lc_trk_g3_7
 (27 14)  (465 318)  (465 318)  routing T_9_19.lc_trk_g1_1 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 318)  (467 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 318)  (470 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (474 318)  (474 318)  LC_7 Logic Functioning bit
 (38 14)  (476 318)  (476 318)  LC_7 Logic Functioning bit
 (17 15)  (455 319)  (455 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (459 319)  (459 319)  routing T_9_19.sp4_h_r_31 <X> T_9_19.lc_trk_g3_7
 (31 15)  (469 319)  (469 319)  routing T_9_19.lc_trk_g0_2 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 319)  (474 319)  LC_7 Logic Functioning bit
 (38 15)  (476 319)  (476 319)  LC_7 Logic Functioning bit
 (52 15)  (490 319)  (490 319)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_10_19

 (21 0)  (513 304)  (513 304)  routing T_10_19.sp4_h_r_11 <X> T_10_19.lc_trk_g0_3
 (22 0)  (514 304)  (514 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (515 304)  (515 304)  routing T_10_19.sp4_h_r_11 <X> T_10_19.lc_trk_g0_3
 (24 0)  (516 304)  (516 304)  routing T_10_19.sp4_h_r_11 <X> T_10_19.lc_trk_g0_3
 (27 2)  (519 306)  (519 306)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 306)  (520 306)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 306)  (521 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 306)  (522 306)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 306)  (523 306)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 306)  (524 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 306)  (526 306)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (529 306)  (529 306)  LC_1 Logic Functioning bit
 (39 2)  (531 306)  (531 306)  LC_1 Logic Functioning bit
 (41 2)  (533 306)  (533 306)  LC_1 Logic Functioning bit
 (43 2)  (535 306)  (535 306)  LC_1 Logic Functioning bit
 (30 3)  (522 307)  (522 307)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (37 3)  (529 307)  (529 307)  LC_1 Logic Functioning bit
 (39 3)  (531 307)  (531 307)  LC_1 Logic Functioning bit
 (41 3)  (533 307)  (533 307)  LC_1 Logic Functioning bit
 (43 3)  (535 307)  (535 307)  LC_1 Logic Functioning bit
 (12 4)  (504 308)  (504 308)  routing T_10_19.sp4_v_t_40 <X> T_10_19.sp4_h_r_5
 (25 4)  (517 308)  (517 308)  routing T_10_19.sp4_h_r_10 <X> T_10_19.lc_trk_g1_2
 (26 4)  (518 308)  (518 308)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (521 308)  (521 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 308)  (524 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 308)  (526 308)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (38 4)  (530 308)  (530 308)  LC_2 Logic Functioning bit
 (39 4)  (531 308)  (531 308)  LC_2 Logic Functioning bit
 (42 4)  (534 308)  (534 308)  LC_2 Logic Functioning bit
 (43 4)  (535 308)  (535 308)  LC_2 Logic Functioning bit
 (46 4)  (538 308)  (538 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (542 308)  (542 308)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (514 309)  (514 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (515 309)  (515 309)  routing T_10_19.sp4_h_r_10 <X> T_10_19.lc_trk_g1_2
 (24 5)  (516 309)  (516 309)  routing T_10_19.sp4_h_r_10 <X> T_10_19.lc_trk_g1_2
 (28 5)  (520 309)  (520 309)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 309)  (521 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 309)  (522 309)  routing T_10_19.lc_trk_g0_3 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 309)  (523 309)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 309)  (528 309)  LC_2 Logic Functioning bit
 (37 5)  (529 309)  (529 309)  LC_2 Logic Functioning bit
 (40 5)  (532 309)  (532 309)  LC_2 Logic Functioning bit
 (41 5)  (533 309)  (533 309)  LC_2 Logic Functioning bit
 (15 6)  (507 310)  (507 310)  routing T_10_19.sp4_h_r_13 <X> T_10_19.lc_trk_g1_5
 (16 6)  (508 310)  (508 310)  routing T_10_19.sp4_h_r_13 <X> T_10_19.lc_trk_g1_5
 (17 6)  (509 310)  (509 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (510 310)  (510 310)  routing T_10_19.sp4_h_r_13 <X> T_10_19.lc_trk_g1_5
 (14 10)  (506 314)  (506 314)  routing T_10_19.sp4_h_r_44 <X> T_10_19.lc_trk_g2_4
 (14 11)  (506 315)  (506 315)  routing T_10_19.sp4_h_r_44 <X> T_10_19.lc_trk_g2_4
 (15 11)  (507 315)  (507 315)  routing T_10_19.sp4_h_r_44 <X> T_10_19.lc_trk_g2_4
 (16 11)  (508 315)  (508 315)  routing T_10_19.sp4_h_r_44 <X> T_10_19.lc_trk_g2_4
 (17 11)  (509 315)  (509 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (32 12)  (524 316)  (524 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (527 316)  (527 316)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.input_2_6
 (38 12)  (530 316)  (530 316)  LC_6 Logic Functioning bit
 (39 12)  (531 316)  (531 316)  LC_6 Logic Functioning bit
 (42 12)  (534 316)  (534 316)  LC_6 Logic Functioning bit
 (43 12)  (535 316)  (535 316)  LC_6 Logic Functioning bit
 (31 13)  (523 317)  (523 317)  routing T_10_19.lc_trk_g0_3 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 317)  (524 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (526 317)  (526 317)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.input_2_6
 (38 13)  (530 317)  (530 317)  LC_6 Logic Functioning bit
 (39 13)  (531 317)  (531 317)  LC_6 Logic Functioning bit
 (42 13)  (534 317)  (534 317)  LC_6 Logic Functioning bit
 (43 13)  (535 317)  (535 317)  LC_6 Logic Functioning bit
 (21 14)  (513 318)  (513 318)  routing T_10_19.sp4_h_r_39 <X> T_10_19.lc_trk_g3_7
 (22 14)  (514 318)  (514 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (515 318)  (515 318)  routing T_10_19.sp4_h_r_39 <X> T_10_19.lc_trk_g3_7
 (24 14)  (516 318)  (516 318)  routing T_10_19.sp4_h_r_39 <X> T_10_19.lc_trk_g3_7
 (27 14)  (519 318)  (519 318)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 318)  (520 318)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 318)  (521 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 318)  (522 318)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 318)  (523 318)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 318)  (524 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 318)  (525 318)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (39 14)  (531 318)  (531 318)  LC_7 Logic Functioning bit
 (40 14)  (532 318)  (532 318)  LC_7 Logic Functioning bit
 (42 14)  (534 318)  (534 318)  LC_7 Logic Functioning bit
 (43 14)  (535 318)  (535 318)  LC_7 Logic Functioning bit
 (47 14)  (539 318)  (539 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (542 318)  (542 318)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (518 319)  (518 319)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 319)  (519 319)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 319)  (521 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 319)  (522 319)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (37 15)  (529 319)  (529 319)  LC_7 Logic Functioning bit
 (40 15)  (532 319)  (532 319)  LC_7 Logic Functioning bit
 (41 15)  (533 319)  (533 319)  LC_7 Logic Functioning bit
 (42 15)  (534 319)  (534 319)  LC_7 Logic Functioning bit


LogicTile_11_19

 (17 0)  (563 304)  (563 304)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (564 304)  (564 304)  routing T_11_19.bnr_op_1 <X> T_11_19.lc_trk_g0_1
 (22 0)  (568 304)  (568 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (570 304)  (570 304)  routing T_11_19.bot_op_3 <X> T_11_19.lc_trk_g0_3
 (28 0)  (574 304)  (574 304)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 304)  (576 304)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 304)  (579 304)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 304)  (582 304)  LC_0 Logic Functioning bit
 (37 0)  (583 304)  (583 304)  LC_0 Logic Functioning bit
 (38 0)  (584 304)  (584 304)  LC_0 Logic Functioning bit
 (41 0)  (587 304)  (587 304)  LC_0 Logic Functioning bit
 (42 0)  (588 304)  (588 304)  LC_0 Logic Functioning bit
 (43 0)  (589 304)  (589 304)  LC_0 Logic Functioning bit
 (47 0)  (593 304)  (593 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (598 304)  (598 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (18 1)  (564 305)  (564 305)  routing T_11_19.bnr_op_1 <X> T_11_19.lc_trk_g0_1
 (26 1)  (572 305)  (572 305)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 305)  (573 305)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 305)  (575 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 305)  (576 305)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 305)  (577 305)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 305)  (578 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (579 305)  (579 305)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.input_2_0
 (35 1)  (581 305)  (581 305)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.input_2_0
 (36 1)  (582 305)  (582 305)  LC_0 Logic Functioning bit
 (37 1)  (583 305)  (583 305)  LC_0 Logic Functioning bit
 (38 1)  (584 305)  (584 305)  LC_0 Logic Functioning bit
 (39 1)  (585 305)  (585 305)  LC_0 Logic Functioning bit
 (40 1)  (586 305)  (586 305)  LC_0 Logic Functioning bit
 (42 1)  (588 305)  (588 305)  LC_0 Logic Functioning bit
 (43 1)  (589 305)  (589 305)  LC_0 Logic Functioning bit
 (3 2)  (549 306)  (549 306)  routing T_11_19.sp12_h_r_0 <X> T_11_19.sp12_h_l_23
 (5 2)  (551 306)  (551 306)  routing T_11_19.sp4_v_b_0 <X> T_11_19.sp4_h_l_37
 (12 2)  (558 306)  (558 306)  routing T_11_19.sp4_v_b_2 <X> T_11_19.sp4_h_l_39
 (25 2)  (571 306)  (571 306)  routing T_11_19.bnr_op_6 <X> T_11_19.lc_trk_g0_6
 (26 2)  (572 306)  (572 306)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 306)  (574 306)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 306)  (575 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 306)  (576 306)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 306)  (577 306)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (581 306)  (581 306)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.input_2_1
 (36 2)  (582 306)  (582 306)  LC_1 Logic Functioning bit
 (39 2)  (585 306)  (585 306)  LC_1 Logic Functioning bit
 (40 2)  (586 306)  (586 306)  LC_1 Logic Functioning bit
 (43 2)  (589 306)  (589 306)  LC_1 Logic Functioning bit
 (3 3)  (549 307)  (549 307)  routing T_11_19.sp12_h_r_0 <X> T_11_19.sp12_h_l_23
 (22 3)  (568 307)  (568 307)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (571 307)  (571 307)  routing T_11_19.bnr_op_6 <X> T_11_19.lc_trk_g0_6
 (26 3)  (572 307)  (572 307)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 307)  (573 307)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 307)  (574 307)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 307)  (575 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 307)  (576 307)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 307)  (577 307)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 307)  (578 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (580 307)  (580 307)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.input_2_1
 (36 3)  (582 307)  (582 307)  LC_1 Logic Functioning bit
 (37 3)  (583 307)  (583 307)  LC_1 Logic Functioning bit
 (40 3)  (586 307)  (586 307)  LC_1 Logic Functioning bit
 (43 3)  (589 307)  (589 307)  LC_1 Logic Functioning bit
 (46 3)  (592 307)  (592 307)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (3 4)  (549 308)  (549 308)  routing T_11_19.sp12_v_b_0 <X> T_11_19.sp12_h_r_0
 (15 4)  (561 308)  (561 308)  routing T_11_19.bot_op_1 <X> T_11_19.lc_trk_g1_1
 (17 4)  (563 308)  (563 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (567 308)  (567 308)  routing T_11_19.bnr_op_3 <X> T_11_19.lc_trk_g1_3
 (22 4)  (568 308)  (568 308)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (571 308)  (571 308)  routing T_11_19.bnr_op_2 <X> T_11_19.lc_trk_g1_2
 (26 4)  (572 308)  (572 308)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 308)  (573 308)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 308)  (574 308)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 308)  (575 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 308)  (576 308)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 308)  (578 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 308)  (579 308)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 308)  (580 308)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (583 308)  (583 308)  LC_2 Logic Functioning bit
 (39 4)  (585 308)  (585 308)  LC_2 Logic Functioning bit
 (3 5)  (549 309)  (549 309)  routing T_11_19.sp12_v_b_0 <X> T_11_19.sp12_h_r_0
 (15 5)  (561 309)  (561 309)  routing T_11_19.bot_op_0 <X> T_11_19.lc_trk_g1_0
 (17 5)  (563 309)  (563 309)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (567 309)  (567 309)  routing T_11_19.bnr_op_3 <X> T_11_19.lc_trk_g1_3
 (22 5)  (568 309)  (568 309)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (571 309)  (571 309)  routing T_11_19.bnr_op_2 <X> T_11_19.lc_trk_g1_2
 (26 5)  (572 309)  (572 309)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 309)  (574 309)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 309)  (575 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 309)  (576 309)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 309)  (577 309)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (583 309)  (583 309)  LC_2 Logic Functioning bit
 (39 5)  (585 309)  (585 309)  LC_2 Logic Functioning bit
 (40 5)  (586 309)  (586 309)  LC_2 Logic Functioning bit
 (41 5)  (587 309)  (587 309)  LC_2 Logic Functioning bit
 (42 5)  (588 309)  (588 309)  LC_2 Logic Functioning bit
 (43 5)  (589 309)  (589 309)  LC_2 Logic Functioning bit
 (46 5)  (592 309)  (592 309)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (21 6)  (567 310)  (567 310)  routing T_11_19.wire_logic_cluster/lc_7/out <X> T_11_19.lc_trk_g1_7
 (22 6)  (568 310)  (568 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (571 310)  (571 310)  routing T_11_19.bnr_op_6 <X> T_11_19.lc_trk_g1_6
 (27 6)  (573 310)  (573 310)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 310)  (574 310)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 310)  (575 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 310)  (576 310)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 310)  (577 310)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 310)  (578 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 310)  (579 310)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 310)  (581 310)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.input_2_3
 (40 6)  (586 310)  (586 310)  LC_3 Logic Functioning bit
 (41 6)  (587 310)  (587 310)  LC_3 Logic Functioning bit
 (42 6)  (588 310)  (588 310)  LC_3 Logic Functioning bit
 (46 6)  (592 310)  (592 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (593 310)  (593 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (15 7)  (561 311)  (561 311)  routing T_11_19.sp4_v_t_9 <X> T_11_19.lc_trk_g1_4
 (16 7)  (562 311)  (562 311)  routing T_11_19.sp4_v_t_9 <X> T_11_19.lc_trk_g1_4
 (17 7)  (563 311)  (563 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (568 311)  (568 311)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (571 311)  (571 311)  routing T_11_19.bnr_op_6 <X> T_11_19.lc_trk_g1_6
 (30 7)  (576 311)  (576 311)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 311)  (577 311)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 311)  (578 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (580 311)  (580 311)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.input_2_3
 (35 7)  (581 311)  (581 311)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.input_2_3
 (40 7)  (586 311)  (586 311)  LC_3 Logic Functioning bit
 (41 7)  (587 311)  (587 311)  LC_3 Logic Functioning bit
 (42 7)  (588 311)  (588 311)  LC_3 Logic Functioning bit
 (46 7)  (592 311)  (592 311)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (4 8)  (550 312)  (550 312)  routing T_11_19.sp4_h_l_43 <X> T_11_19.sp4_v_b_6
 (12 8)  (558 312)  (558 312)  routing T_11_19.sp4_v_b_2 <X> T_11_19.sp4_h_r_8
 (21 8)  (567 312)  (567 312)  routing T_11_19.sp4_v_t_22 <X> T_11_19.lc_trk_g2_3
 (22 8)  (568 312)  (568 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (569 312)  (569 312)  routing T_11_19.sp4_v_t_22 <X> T_11_19.lc_trk_g2_3
 (25 8)  (571 312)  (571 312)  routing T_11_19.bnl_op_2 <X> T_11_19.lc_trk_g2_2
 (29 8)  (575 312)  (575 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (40 8)  (586 312)  (586 312)  LC_4 Logic Functioning bit
 (41 8)  (587 312)  (587 312)  LC_4 Logic Functioning bit
 (42 8)  (588 312)  (588 312)  LC_4 Logic Functioning bit
 (43 8)  (589 312)  (589 312)  LC_4 Logic Functioning bit
 (5 9)  (551 313)  (551 313)  routing T_11_19.sp4_h_l_43 <X> T_11_19.sp4_v_b_6
 (11 9)  (557 313)  (557 313)  routing T_11_19.sp4_v_b_2 <X> T_11_19.sp4_h_r_8
 (13 9)  (559 313)  (559 313)  routing T_11_19.sp4_v_b_2 <X> T_11_19.sp4_h_r_8
 (21 9)  (567 313)  (567 313)  routing T_11_19.sp4_v_t_22 <X> T_11_19.lc_trk_g2_3
 (22 9)  (568 313)  (568 313)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (571 313)  (571 313)  routing T_11_19.bnl_op_2 <X> T_11_19.lc_trk_g2_2
 (27 9)  (573 313)  (573 313)  routing T_11_19.lc_trk_g1_1 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 313)  (575 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 313)  (577 313)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 313)  (582 313)  LC_4 Logic Functioning bit
 (37 9)  (583 313)  (583 313)  LC_4 Logic Functioning bit
 (38 9)  (584 313)  (584 313)  LC_4 Logic Functioning bit
 (39 9)  (585 313)  (585 313)  LC_4 Logic Functioning bit
 (41 9)  (587 313)  (587 313)  LC_4 Logic Functioning bit
 (43 9)  (589 313)  (589 313)  LC_4 Logic Functioning bit
 (22 10)  (568 314)  (568 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (569 314)  (569 314)  routing T_11_19.sp4_h_r_31 <X> T_11_19.lc_trk_g2_7
 (24 10)  (570 314)  (570 314)  routing T_11_19.sp4_h_r_31 <X> T_11_19.lc_trk_g2_7
 (25 10)  (571 314)  (571 314)  routing T_11_19.rgt_op_6 <X> T_11_19.lc_trk_g2_6
 (27 10)  (573 314)  (573 314)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 314)  (575 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 314)  (576 314)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 314)  (580 314)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (40 10)  (586 314)  (586 314)  LC_5 Logic Functioning bit
 (50 10)  (596 314)  (596 314)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (554 315)  (554 315)  routing T_11_19.sp4_h_l_42 <X> T_11_19.sp4_v_t_42
 (21 11)  (567 315)  (567 315)  routing T_11_19.sp4_h_r_31 <X> T_11_19.lc_trk_g2_7
 (22 11)  (568 315)  (568 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (570 315)  (570 315)  routing T_11_19.rgt_op_6 <X> T_11_19.lc_trk_g2_6
 (27 11)  (573 315)  (573 315)  routing T_11_19.lc_trk_g1_0 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 315)  (575 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 315)  (576 315)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 315)  (577 315)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 315)  (582 315)  LC_5 Logic Functioning bit
 (38 11)  (584 315)  (584 315)  LC_5 Logic Functioning bit
 (41 11)  (587 315)  (587 315)  LC_5 Logic Functioning bit
 (8 12)  (554 316)  (554 316)  routing T_11_19.sp4_v_b_4 <X> T_11_19.sp4_h_r_10
 (9 12)  (555 316)  (555 316)  routing T_11_19.sp4_v_b_4 <X> T_11_19.sp4_h_r_10
 (10 12)  (556 316)  (556 316)  routing T_11_19.sp4_v_b_4 <X> T_11_19.sp4_h_r_10
 (25 12)  (571 316)  (571 316)  routing T_11_19.sp4_h_r_34 <X> T_11_19.lc_trk_g3_2
 (26 12)  (572 316)  (572 316)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 316)  (573 316)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 316)  (575 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 316)  (578 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 316)  (580 316)  routing T_11_19.lc_trk_g1_0 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 316)  (581 316)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_6
 (38 12)  (584 316)  (584 316)  LC_6 Logic Functioning bit
 (41 12)  (587 316)  (587 316)  LC_6 Logic Functioning bit
 (42 12)  (588 316)  (588 316)  LC_6 Logic Functioning bit
 (22 13)  (568 317)  (568 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (569 317)  (569 317)  routing T_11_19.sp4_h_r_34 <X> T_11_19.lc_trk_g3_2
 (24 13)  (570 317)  (570 317)  routing T_11_19.sp4_h_r_34 <X> T_11_19.lc_trk_g3_2
 (26 13)  (572 317)  (572 317)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 317)  (574 317)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 317)  (575 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 317)  (576 317)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 317)  (578 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (579 317)  (579 317)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_6
 (34 13)  (580 317)  (580 317)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_6
 (35 13)  (581 317)  (581 317)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_6
 (36 13)  (582 317)  (582 317)  LC_6 Logic Functioning bit
 (39 13)  (585 317)  (585 317)  LC_6 Logic Functioning bit
 (40 13)  (586 317)  (586 317)  LC_6 Logic Functioning bit
 (52 13)  (598 317)  (598 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (22 14)  (568 318)  (568 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (571 318)  (571 318)  routing T_11_19.sp4_v_b_38 <X> T_11_19.lc_trk_g3_6
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 318)  (580 318)  routing T_11_19.lc_trk_g1_1 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (583 318)  (583 318)  LC_7 Logic Functioning bit
 (41 14)  (587 318)  (587 318)  LC_7 Logic Functioning bit
 (4 15)  (550 319)  (550 319)  routing T_11_19.sp4_v_b_4 <X> T_11_19.sp4_h_l_44
 (22 15)  (568 319)  (568 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (569 319)  (569 319)  routing T_11_19.sp4_v_b_38 <X> T_11_19.lc_trk_g3_6
 (25 15)  (571 319)  (571 319)  routing T_11_19.sp4_v_b_38 <X> T_11_19.lc_trk_g3_6
 (29 15)  (575 319)  (575 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (578 319)  (578 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (581 319)  (581 319)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.input_2_7
 (36 15)  (582 319)  (582 319)  LC_7 Logic Functioning bit
 (40 15)  (586 319)  (586 319)  LC_7 Logic Functioning bit


LogicTile_12_19

 (14 0)  (614 304)  (614 304)  routing T_12_19.sp4_v_b_8 <X> T_12_19.lc_trk_g0_0
 (17 0)  (617 304)  (617 304)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (618 304)  (618 304)  routing T_12_19.bnr_op_1 <X> T_12_19.lc_trk_g0_1
 (21 0)  (621 304)  (621 304)  routing T_12_19.lft_op_3 <X> T_12_19.lc_trk_g0_3
 (22 0)  (622 304)  (622 304)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (624 304)  (624 304)  routing T_12_19.lft_op_3 <X> T_12_19.lc_trk_g0_3
 (26 0)  (626 304)  (626 304)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (31 0)  (631 304)  (631 304)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 304)  (634 304)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 304)  (635 304)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.input_2_0
 (38 0)  (638 304)  (638 304)  LC_0 Logic Functioning bit
 (39 0)  (639 304)  (639 304)  LC_0 Logic Functioning bit
 (41 0)  (641 304)  (641 304)  LC_0 Logic Functioning bit
 (42 0)  (642 304)  (642 304)  LC_0 Logic Functioning bit
 (43 0)  (643 304)  (643 304)  LC_0 Logic Functioning bit
 (14 1)  (614 305)  (614 305)  routing T_12_19.sp4_v_b_8 <X> T_12_19.lc_trk_g0_0
 (16 1)  (616 305)  (616 305)  routing T_12_19.sp4_v_b_8 <X> T_12_19.lc_trk_g0_0
 (17 1)  (617 305)  (617 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (618 305)  (618 305)  routing T_12_19.bnr_op_1 <X> T_12_19.lc_trk_g0_1
 (27 1)  (627 305)  (627 305)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 305)  (629 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 305)  (631 305)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 305)  (632 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (635 305)  (635 305)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.input_2_0
 (38 1)  (638 305)  (638 305)  LC_0 Logic Functioning bit
 (39 1)  (639 305)  (639 305)  LC_0 Logic Functioning bit
 (40 1)  (640 305)  (640 305)  LC_0 Logic Functioning bit
 (42 1)  (642 305)  (642 305)  LC_0 Logic Functioning bit
 (43 1)  (643 305)  (643 305)  LC_0 Logic Functioning bit
 (15 2)  (615 306)  (615 306)  routing T_12_19.lft_op_5 <X> T_12_19.lc_trk_g0_5
 (17 2)  (617 306)  (617 306)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (618 306)  (618 306)  routing T_12_19.lft_op_5 <X> T_12_19.lc_trk_g0_5
 (27 2)  (627 306)  (627 306)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 306)  (630 306)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 306)  (631 306)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 306)  (633 306)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 306)  (636 306)  LC_1 Logic Functioning bit
 (37 2)  (637 306)  (637 306)  LC_1 Logic Functioning bit
 (41 2)  (641 306)  (641 306)  LC_1 Logic Functioning bit
 (42 2)  (642 306)  (642 306)  LC_1 Logic Functioning bit
 (43 2)  (643 306)  (643 306)  LC_1 Logic Functioning bit
 (50 2)  (650 306)  (650 306)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (615 307)  (615 307)  routing T_12_19.bot_op_4 <X> T_12_19.lc_trk_g0_4
 (17 3)  (617 307)  (617 307)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (622 307)  (622 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (625 307)  (625 307)  routing T_12_19.sp4_r_v_b_30 <X> T_12_19.lc_trk_g0_6
 (27 3)  (627 307)  (627 307)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 307)  (629 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 307)  (630 307)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 307)  (631 307)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 307)  (636 307)  LC_1 Logic Functioning bit
 (37 3)  (637 307)  (637 307)  LC_1 Logic Functioning bit
 (42 3)  (642 307)  (642 307)  LC_1 Logic Functioning bit
 (46 3)  (646 307)  (646 307)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (647 307)  (647 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (651 307)  (651 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (614 308)  (614 308)  routing T_12_19.bnr_op_0 <X> T_12_19.lc_trk_g1_0
 (17 4)  (617 308)  (617 308)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (618 308)  (618 308)  routing T_12_19.bnr_op_1 <X> T_12_19.lc_trk_g1_1
 (26 4)  (626 308)  (626 308)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 308)  (629 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (38 4)  (638 308)  (638 308)  LC_2 Logic Functioning bit
 (39 4)  (639 308)  (639 308)  LC_2 Logic Functioning bit
 (42 4)  (642 308)  (642 308)  LC_2 Logic Functioning bit
 (43 4)  (643 308)  (643 308)  LC_2 Logic Functioning bit
 (46 4)  (646 308)  (646 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (650 308)  (650 308)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (614 309)  (614 309)  routing T_12_19.bnr_op_0 <X> T_12_19.lc_trk_g1_0
 (17 5)  (617 309)  (617 309)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (618 309)  (618 309)  routing T_12_19.bnr_op_1 <X> T_12_19.lc_trk_g1_1
 (27 5)  (627 309)  (627 309)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 309)  (629 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 309)  (631 309)  routing T_12_19.lc_trk_g0_3 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 309)  (636 309)  LC_2 Logic Functioning bit
 (37 5)  (637 309)  (637 309)  LC_2 Logic Functioning bit
 (40 5)  (640 309)  (640 309)  LC_2 Logic Functioning bit
 (41 5)  (641 309)  (641 309)  LC_2 Logic Functioning bit
 (15 6)  (615 310)  (615 310)  routing T_12_19.sp4_v_b_21 <X> T_12_19.lc_trk_g1_5
 (16 6)  (616 310)  (616 310)  routing T_12_19.sp4_v_b_21 <X> T_12_19.lc_trk_g1_5
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (622 310)  (622 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (624 310)  (624 310)  routing T_12_19.bot_op_7 <X> T_12_19.lc_trk_g1_7
 (27 6)  (627 310)  (627 310)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 310)  (628 310)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 310)  (631 310)  routing T_12_19.lc_trk_g0_4 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (640 310)  (640 310)  LC_3 Logic Functioning bit
 (41 6)  (641 310)  (641 310)  LC_3 Logic Functioning bit
 (42 6)  (642 310)  (642 310)  LC_3 Logic Functioning bit
 (43 6)  (643 310)  (643 310)  LC_3 Logic Functioning bit
 (22 7)  (622 311)  (622 311)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (624 311)  (624 311)  routing T_12_19.bot_op_6 <X> T_12_19.lc_trk_g1_6
 (27 7)  (627 311)  (627 311)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 311)  (628 311)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (637 311)  (637 311)  LC_3 Logic Functioning bit
 (39 7)  (639 311)  (639 311)  LC_3 Logic Functioning bit
 (40 7)  (640 311)  (640 311)  LC_3 Logic Functioning bit
 (42 7)  (642 311)  (642 311)  LC_3 Logic Functioning bit
 (8 8)  (608 312)  (608 312)  routing T_12_19.sp4_v_b_1 <X> T_12_19.sp4_h_r_7
 (9 8)  (609 312)  (609 312)  routing T_12_19.sp4_v_b_1 <X> T_12_19.sp4_h_r_7
 (10 8)  (610 312)  (610 312)  routing T_12_19.sp4_v_b_1 <X> T_12_19.sp4_h_r_7
 (17 8)  (617 312)  (617 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 312)  (618 312)  routing T_12_19.wire_logic_cluster/lc_1/out <X> T_12_19.lc_trk_g2_1
 (21 8)  (621 312)  (621 312)  routing T_12_19.wire_logic_cluster/lc_3/out <X> T_12_19.lc_trk_g2_3
 (22 8)  (622 312)  (622 312)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (29 8)  (629 312)  (629 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 312)  (633 312)  routing T_12_19.lc_trk_g2_1 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 312)  (635 312)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.input_2_4
 (36 8)  (636 312)  (636 312)  LC_4 Logic Functioning bit
 (37 8)  (637 312)  (637 312)  LC_4 Logic Functioning bit
 (48 8)  (648 312)  (648 312)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (4 9)  (604 313)  (604 313)  routing T_12_19.sp4_v_t_36 <X> T_12_19.sp4_h_r_6
 (27 9)  (627 313)  (627 313)  routing T_12_19.lc_trk_g1_1 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 313)  (629 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 313)  (630 313)  routing T_12_19.lc_trk_g0_3 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 313)  (632 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (633 313)  (633 313)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.input_2_4
 (34 9)  (634 313)  (634 313)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.input_2_4
 (42 9)  (642 313)  (642 313)  LC_4 Logic Functioning bit
 (43 9)  (643 313)  (643 313)  LC_4 Logic Functioning bit
 (11 10)  (611 314)  (611 314)  routing T_12_19.sp4_v_b_0 <X> T_12_19.sp4_v_t_45
 (13 10)  (613 314)  (613 314)  routing T_12_19.sp4_v_b_0 <X> T_12_19.sp4_v_t_45
 (25 10)  (625 314)  (625 314)  routing T_12_19.wire_logic_cluster/lc_6/out <X> T_12_19.lc_trk_g2_6
 (27 10)  (627 314)  (627 314)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 314)  (628 314)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 314)  (629 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 314)  (631 314)  routing T_12_19.lc_trk_g0_4 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 314)  (636 314)  LC_5 Logic Functioning bit
 (37 10)  (637 314)  (637 314)  LC_5 Logic Functioning bit
 (38 10)  (638 314)  (638 314)  LC_5 Logic Functioning bit
 (39 10)  (639 314)  (639 314)  LC_5 Logic Functioning bit
 (22 11)  (622 315)  (622 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (627 315)  (627 315)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 315)  (628 315)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 315)  (629 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (40 11)  (640 315)  (640 315)  LC_5 Logic Functioning bit
 (41 11)  (641 315)  (641 315)  LC_5 Logic Functioning bit
 (42 11)  (642 315)  (642 315)  LC_5 Logic Functioning bit
 (43 11)  (643 315)  (643 315)  LC_5 Logic Functioning bit
 (14 12)  (614 316)  (614 316)  routing T_12_19.bnl_op_0 <X> T_12_19.lc_trk_g3_0
 (17 12)  (617 316)  (617 316)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (618 316)  (618 316)  routing T_12_19.bnl_op_1 <X> T_12_19.lc_trk_g3_1
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 316)  (630 316)  routing T_12_19.lc_trk_g0_5 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 316)  (633 316)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 316)  (636 316)  LC_6 Logic Functioning bit
 (38 12)  (638 316)  (638 316)  LC_6 Logic Functioning bit
 (41 12)  (641 316)  (641 316)  LC_6 Logic Functioning bit
 (42 12)  (642 316)  (642 316)  LC_6 Logic Functioning bit
 (43 12)  (643 316)  (643 316)  LC_6 Logic Functioning bit
 (50 12)  (650 316)  (650 316)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (614 317)  (614 317)  routing T_12_19.bnl_op_0 <X> T_12_19.lc_trk_g3_0
 (17 13)  (617 317)  (617 317)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (618 317)  (618 317)  routing T_12_19.bnl_op_1 <X> T_12_19.lc_trk_g3_1
 (29 13)  (629 317)  (629 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 317)  (631 317)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 317)  (636 317)  LC_6 Logic Functioning bit
 (37 13)  (637 317)  (637 317)  LC_6 Logic Functioning bit
 (38 13)  (638 317)  (638 317)  LC_6 Logic Functioning bit
 (41 13)  (641 317)  (641 317)  LC_6 Logic Functioning bit
 (43 13)  (643 317)  (643 317)  LC_6 Logic Functioning bit
 (48 13)  (648 317)  (648 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (651 317)  (651 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (652 317)  (652 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (15 14)  (615 318)  (615 318)  routing T_12_19.sp4_h_l_16 <X> T_12_19.lc_trk_g3_5
 (16 14)  (616 318)  (616 318)  routing T_12_19.sp4_h_l_16 <X> T_12_19.lc_trk_g3_5
 (17 14)  (617 318)  (617 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (26 14)  (626 318)  (626 318)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (31 14)  (631 318)  (631 318)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (39 14)  (639 318)  (639 318)  LC_7 Logic Functioning bit
 (42 14)  (642 318)  (642 318)  LC_7 Logic Functioning bit
 (43 14)  (643 318)  (643 318)  LC_7 Logic Functioning bit
 (50 14)  (650 318)  (650 318)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (618 319)  (618 319)  routing T_12_19.sp4_h_l_16 <X> T_12_19.lc_trk_g3_5
 (26 15)  (626 319)  (626 319)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 319)  (627 319)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 319)  (629 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 319)  (631 319)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (38 15)  (638 319)  (638 319)  LC_7 Logic Functioning bit
 (42 15)  (642 319)  (642 319)  LC_7 Logic Functioning bit
 (43 15)  (643 319)  (643 319)  LC_7 Logic Functioning bit
 (46 15)  (646 319)  (646 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_13_19

 (8 0)  (662 304)  (662 304)  routing T_13_19.sp4_v_b_7 <X> T_13_19.sp4_h_r_1
 (9 0)  (663 304)  (663 304)  routing T_13_19.sp4_v_b_7 <X> T_13_19.sp4_h_r_1
 (10 0)  (664 304)  (664 304)  routing T_13_19.sp4_v_b_7 <X> T_13_19.sp4_h_r_1
 (15 0)  (669 304)  (669 304)  routing T_13_19.bot_op_1 <X> T_13_19.lc_trk_g0_1
 (17 0)  (671 304)  (671 304)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (27 0)  (681 304)  (681 304)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 304)  (684 304)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (36 0)  (690 304)  (690 304)  LC_0 Logic Functioning bit
 (38 0)  (692 304)  (692 304)  LC_0 Logic Functioning bit
 (41 0)  (695 304)  (695 304)  LC_0 Logic Functioning bit
 (43 0)  (697 304)  (697 304)  LC_0 Logic Functioning bit
 (15 1)  (669 305)  (669 305)  routing T_13_19.bot_op_0 <X> T_13_19.lc_trk_g0_0
 (17 1)  (671 305)  (671 305)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 305)  (684 305)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (36 1)  (690 305)  (690 305)  LC_0 Logic Functioning bit
 (37 1)  (691 305)  (691 305)  LC_0 Logic Functioning bit
 (38 1)  (692 305)  (692 305)  LC_0 Logic Functioning bit
 (39 1)  (693 305)  (693 305)  LC_0 Logic Functioning bit
 (40 1)  (694 305)  (694 305)  LC_0 Logic Functioning bit
 (41 1)  (695 305)  (695 305)  LC_0 Logic Functioning bit
 (42 1)  (696 305)  (696 305)  LC_0 Logic Functioning bit
 (43 1)  (697 305)  (697 305)  LC_0 Logic Functioning bit
 (14 2)  (668 306)  (668 306)  routing T_13_19.wire_logic_cluster/lc_4/out <X> T_13_19.lc_trk_g0_4
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 306)  (684 306)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 306)  (687 306)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 306)  (688 306)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 306)  (690 306)  LC_1 Logic Functioning bit
 (37 2)  (691 306)  (691 306)  LC_1 Logic Functioning bit
 (39 2)  (693 306)  (693 306)  LC_1 Logic Functioning bit
 (4 3)  (658 307)  (658 307)  routing T_13_19.sp4_v_b_7 <X> T_13_19.sp4_h_l_37
 (17 3)  (671 307)  (671 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (676 307)  (676 307)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (678 307)  (678 307)  routing T_13_19.top_op_6 <X> T_13_19.lc_trk_g0_6
 (25 3)  (679 307)  (679 307)  routing T_13_19.top_op_6 <X> T_13_19.lc_trk_g0_6
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 307)  (686 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (687 307)  (687 307)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.input_2_1
 (34 3)  (688 307)  (688 307)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.input_2_1
 (41 3)  (695 307)  (695 307)  LC_1 Logic Functioning bit
 (42 3)  (696 307)  (696 307)  LC_1 Logic Functioning bit
 (43 3)  (697 307)  (697 307)  LC_1 Logic Functioning bit
 (15 4)  (669 308)  (669 308)  routing T_13_19.lft_op_1 <X> T_13_19.lc_trk_g1_1
 (17 4)  (671 308)  (671 308)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (672 308)  (672 308)  routing T_13_19.lft_op_1 <X> T_13_19.lc_trk_g1_1
 (26 4)  (680 308)  (680 308)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 308)  (681 308)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 308)  (682 308)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 308)  (684 308)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 308)  (685 308)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 308)  (687 308)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 308)  (688 308)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 308)  (691 308)  LC_2 Logic Functioning bit
 (41 4)  (695 308)  (695 308)  LC_2 Logic Functioning bit
 (43 4)  (697 308)  (697 308)  LC_2 Logic Functioning bit
 (50 4)  (704 308)  (704 308)  Cascade bit: LH_LC02_inmux02_5

 (11 5)  (665 309)  (665 309)  routing T_13_19.sp4_h_l_44 <X> T_13_19.sp4_h_r_5
 (13 5)  (667 309)  (667 309)  routing T_13_19.sp4_h_l_44 <X> T_13_19.sp4_h_r_5
 (27 5)  (681 309)  (681 309)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 309)  (685 309)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 309)  (691 309)  LC_2 Logic Functioning bit
 (17 6)  (671 310)  (671 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 310)  (672 310)  routing T_13_19.wire_logic_cluster/lc_5/out <X> T_13_19.lc_trk_g1_5
 (25 6)  (679 310)  (679 310)  routing T_13_19.lft_op_6 <X> T_13_19.lc_trk_g1_6
 (27 6)  (681 310)  (681 310)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 310)  (682 310)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 310)  (684 310)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 310)  (685 310)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 310)  (690 310)  LC_3 Logic Functioning bit
 (37 6)  (691 310)  (691 310)  LC_3 Logic Functioning bit
 (38 6)  (692 310)  (692 310)  LC_3 Logic Functioning bit
 (39 6)  (693 310)  (693 310)  LC_3 Logic Functioning bit
 (41 6)  (695 310)  (695 310)  LC_3 Logic Functioning bit
 (42 6)  (696 310)  (696 310)  LC_3 Logic Functioning bit
 (43 6)  (697 310)  (697 310)  LC_3 Logic Functioning bit
 (50 6)  (704 310)  (704 310)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (676 311)  (676 311)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 311)  (678 311)  routing T_13_19.lft_op_6 <X> T_13_19.lc_trk_g1_6
 (26 7)  (680 311)  (680 311)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 311)  (681 311)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 311)  (682 311)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 311)  (684 311)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 311)  (685 311)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 311)  (690 311)  LC_3 Logic Functioning bit
 (37 7)  (691 311)  (691 311)  LC_3 Logic Functioning bit
 (38 7)  (692 311)  (692 311)  LC_3 Logic Functioning bit
 (41 7)  (695 311)  (695 311)  LC_3 Logic Functioning bit
 (42 7)  (696 311)  (696 311)  LC_3 Logic Functioning bit
 (43 7)  (697 311)  (697 311)  LC_3 Logic Functioning bit
 (46 7)  (700 311)  (700 311)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (14 8)  (668 312)  (668 312)  routing T_13_19.sp4_h_l_21 <X> T_13_19.lc_trk_g2_0
 (15 8)  (669 312)  (669 312)  routing T_13_19.tnl_op_1 <X> T_13_19.lc_trk_g2_1
 (17 8)  (671 312)  (671 312)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (26 8)  (680 312)  (680 312)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 312)  (681 312)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 312)  (684 312)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 312)  (687 312)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 312)  (690 312)  LC_4 Logic Functioning bit
 (37 8)  (691 312)  (691 312)  LC_4 Logic Functioning bit
 (38 8)  (692 312)  (692 312)  LC_4 Logic Functioning bit
 (41 8)  (695 312)  (695 312)  LC_4 Logic Functioning bit
 (43 8)  (697 312)  (697 312)  LC_4 Logic Functioning bit
 (51 8)  (705 312)  (705 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (669 313)  (669 313)  routing T_13_19.sp4_h_l_21 <X> T_13_19.lc_trk_g2_0
 (16 9)  (670 313)  (670 313)  routing T_13_19.sp4_h_l_21 <X> T_13_19.lc_trk_g2_0
 (17 9)  (671 313)  (671 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (672 313)  (672 313)  routing T_13_19.tnl_op_1 <X> T_13_19.lc_trk_g2_1
 (26 9)  (680 313)  (680 313)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 313)  (682 313)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 313)  (684 313)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 313)  (686 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (690 313)  (690 313)  LC_4 Logic Functioning bit
 (37 9)  (691 313)  (691 313)  LC_4 Logic Functioning bit
 (38 9)  (692 313)  (692 313)  LC_4 Logic Functioning bit
 (39 9)  (693 313)  (693 313)  LC_4 Logic Functioning bit
 (42 9)  (696 313)  (696 313)  LC_4 Logic Functioning bit
 (46 9)  (700 313)  (700 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (25 10)  (679 314)  (679 314)  routing T_13_19.sp4_v_b_30 <X> T_13_19.lc_trk_g2_6
 (28 10)  (682 314)  (682 314)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 314)  (687 314)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 314)  (688 314)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 314)  (690 314)  LC_5 Logic Functioning bit
 (41 10)  (695 314)  (695 314)  LC_5 Logic Functioning bit
 (50 10)  (704 314)  (704 314)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (676 315)  (676 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (677 315)  (677 315)  routing T_13_19.sp4_v_b_30 <X> T_13_19.lc_trk_g2_6
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (691 315)  (691 315)  LC_5 Logic Functioning bit
 (38 11)  (692 315)  (692 315)  LC_5 Logic Functioning bit
 (40 11)  (694 315)  (694 315)  LC_5 Logic Functioning bit
 (43 11)  (697 315)  (697 315)  LC_5 Logic Functioning bit
 (14 12)  (668 316)  (668 316)  routing T_13_19.sp4_h_l_21 <X> T_13_19.lc_trk_g3_0
 (15 12)  (669 316)  (669 316)  routing T_13_19.rgt_op_1 <X> T_13_19.lc_trk_g3_1
 (17 12)  (671 316)  (671 316)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (672 316)  (672 316)  routing T_13_19.rgt_op_1 <X> T_13_19.lc_trk_g3_1
 (25 12)  (679 316)  (679 316)  routing T_13_19.rgt_op_2 <X> T_13_19.lc_trk_g3_2
 (26 12)  (680 316)  (680 316)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 316)  (681 316)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 316)  (682 316)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 316)  (683 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 316)  (685 316)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 316)  (688 316)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 316)  (690 316)  LC_6 Logic Functioning bit
 (37 12)  (691 316)  (691 316)  LC_6 Logic Functioning bit
 (38 12)  (692 316)  (692 316)  LC_6 Logic Functioning bit
 (39 12)  (693 316)  (693 316)  LC_6 Logic Functioning bit
 (42 12)  (696 316)  (696 316)  LC_6 Logic Functioning bit
 (43 12)  (697 316)  (697 316)  LC_6 Logic Functioning bit
 (15 13)  (669 317)  (669 317)  routing T_13_19.sp4_h_l_21 <X> T_13_19.lc_trk_g3_0
 (16 13)  (670 317)  (670 317)  routing T_13_19.sp4_h_l_21 <X> T_13_19.lc_trk_g3_0
 (17 13)  (671 317)  (671 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (676 317)  (676 317)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (678 317)  (678 317)  routing T_13_19.rgt_op_2 <X> T_13_19.lc_trk_g3_2
 (26 13)  (680 317)  (680 317)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 317)  (682 317)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 317)  (684 317)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 317)  (685 317)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 317)  (686 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (40 13)  (694 317)  (694 317)  LC_6 Logic Functioning bit
 (41 13)  (695 317)  (695 317)  LC_6 Logic Functioning bit
 (10 14)  (664 318)  (664 318)  routing T_13_19.sp4_v_b_5 <X> T_13_19.sp4_h_l_47
 (22 14)  (676 318)  (676 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (677 318)  (677 318)  routing T_13_19.sp4_v_b_47 <X> T_13_19.lc_trk_g3_7
 (24 14)  (678 318)  (678 318)  routing T_13_19.sp4_v_b_47 <X> T_13_19.lc_trk_g3_7
 (25 14)  (679 318)  (679 318)  routing T_13_19.rgt_op_6 <X> T_13_19.lc_trk_g3_6
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 318)  (688 318)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (38 14)  (692 318)  (692 318)  LC_7 Logic Functioning bit
 (39 14)  (693 318)  (693 318)  LC_7 Logic Functioning bit
 (42 14)  (696 318)  (696 318)  LC_7 Logic Functioning bit
 (43 14)  (697 318)  (697 318)  LC_7 Logic Functioning bit
 (14 15)  (668 319)  (668 319)  routing T_13_19.tnl_op_4 <X> T_13_19.lc_trk_g3_4
 (15 15)  (669 319)  (669 319)  routing T_13_19.tnl_op_4 <X> T_13_19.lc_trk_g3_4
 (17 15)  (671 319)  (671 319)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (676 319)  (676 319)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (678 319)  (678 319)  routing T_13_19.rgt_op_6 <X> T_13_19.lc_trk_g3_6
 (32 15)  (686 319)  (686 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (38 15)  (692 319)  (692 319)  LC_7 Logic Functioning bit
 (39 15)  (693 319)  (693 319)  LC_7 Logic Functioning bit
 (42 15)  (696 319)  (696 319)  LC_7 Logic Functioning bit
 (43 15)  (697 319)  (697 319)  LC_7 Logic Functioning bit


LogicTile_14_19

 (12 0)  (720 304)  (720 304)  routing T_14_19.sp4_h_l_46 <X> T_14_19.sp4_h_r_2
 (17 0)  (725 304)  (725 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (726 304)  (726 304)  routing T_14_19.wire_logic_cluster/lc_1/out <X> T_14_19.lc_trk_g0_1
 (27 0)  (735 304)  (735 304)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 304)  (738 304)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 304)  (742 304)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 304)  (744 304)  LC_0 Logic Functioning bit
 (37 0)  (745 304)  (745 304)  LC_0 Logic Functioning bit
 (38 0)  (746 304)  (746 304)  LC_0 Logic Functioning bit
 (39 0)  (747 304)  (747 304)  LC_0 Logic Functioning bit
 (42 0)  (750 304)  (750 304)  LC_0 Logic Functioning bit
 (43 0)  (751 304)  (751 304)  LC_0 Logic Functioning bit
 (13 1)  (721 305)  (721 305)  routing T_14_19.sp4_h_l_46 <X> T_14_19.sp4_h_r_2
 (15 1)  (723 305)  (723 305)  routing T_14_19.bot_op_0 <X> T_14_19.lc_trk_g0_0
 (17 1)  (725 305)  (725 305)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 305)  (738 305)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 305)  (739 305)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 305)  (740 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (742 305)  (742 305)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.input_2_0
 (35 1)  (743 305)  (743 305)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.input_2_0
 (40 1)  (748 305)  (748 305)  LC_0 Logic Functioning bit
 (41 1)  (749 305)  (749 305)  LC_0 Logic Functioning bit
 (14 2)  (722 306)  (722 306)  routing T_14_19.lft_op_4 <X> T_14_19.lc_trk_g0_4
 (25 2)  (733 306)  (733 306)  routing T_14_19.wire_logic_cluster/lc_6/out <X> T_14_19.lc_trk_g0_6
 (26 2)  (734 306)  (734 306)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 306)  (735 306)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 306)  (736 306)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 306)  (738 306)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 306)  (739 306)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 306)  (741 306)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 306)  (743 306)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.input_2_1
 (37 2)  (745 306)  (745 306)  LC_1 Logic Functioning bit
 (53 2)  (761 306)  (761 306)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (15 3)  (723 307)  (723 307)  routing T_14_19.lft_op_4 <X> T_14_19.lc_trk_g0_4
 (17 3)  (725 307)  (725 307)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (730 307)  (730 307)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (734 307)  (734 307)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 307)  (735 307)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 307)  (736 307)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 307)  (738 307)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 307)  (739 307)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 307)  (740 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (741 307)  (741 307)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.input_2_1
 (36 3)  (744 307)  (744 307)  LC_1 Logic Functioning bit
 (37 3)  (745 307)  (745 307)  LC_1 Logic Functioning bit
 (38 3)  (746 307)  (746 307)  LC_1 Logic Functioning bit
 (39 3)  (747 307)  (747 307)  LC_1 Logic Functioning bit
 (40 3)  (748 307)  (748 307)  LC_1 Logic Functioning bit
 (42 3)  (750 307)  (750 307)  LC_1 Logic Functioning bit
 (43 3)  (751 307)  (751 307)  LC_1 Logic Functioning bit
 (14 4)  (722 308)  (722 308)  routing T_14_19.sp4_h_r_8 <X> T_14_19.lc_trk_g1_0
 (22 4)  (730 308)  (730 308)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 308)  (732 308)  routing T_14_19.top_op_3 <X> T_14_19.lc_trk_g1_3
 (25 4)  (733 308)  (733 308)  routing T_14_19.bnr_op_2 <X> T_14_19.lc_trk_g1_2
 (28 4)  (736 308)  (736 308)  routing T_14_19.lc_trk_g2_1 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 308)  (739 308)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 308)  (742 308)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 308)  (744 308)  LC_2 Logic Functioning bit
 (39 4)  (747 308)  (747 308)  LC_2 Logic Functioning bit
 (41 4)  (749 308)  (749 308)  LC_2 Logic Functioning bit
 (42 4)  (750 308)  (750 308)  LC_2 Logic Functioning bit
 (46 4)  (754 308)  (754 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (758 308)  (758 308)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (761 308)  (761 308)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (11 5)  (719 309)  (719 309)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_h_r_5
 (15 5)  (723 309)  (723 309)  routing T_14_19.sp4_h_r_8 <X> T_14_19.lc_trk_g1_0
 (16 5)  (724 309)  (724 309)  routing T_14_19.sp4_h_r_8 <X> T_14_19.lc_trk_g1_0
 (17 5)  (725 309)  (725 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (729 309)  (729 309)  routing T_14_19.top_op_3 <X> T_14_19.lc_trk_g1_3
 (22 5)  (730 309)  (730 309)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (733 309)  (733 309)  routing T_14_19.bnr_op_2 <X> T_14_19.lc_trk_g1_2
 (36 5)  (744 309)  (744 309)  LC_2 Logic Functioning bit
 (39 5)  (747 309)  (747 309)  LC_2 Logic Functioning bit
 (41 5)  (749 309)  (749 309)  LC_2 Logic Functioning bit
 (42 5)  (750 309)  (750 309)  LC_2 Logic Functioning bit
 (14 6)  (722 310)  (722 310)  routing T_14_19.lft_op_4 <X> T_14_19.lc_trk_g1_4
 (21 6)  (729 310)  (729 310)  routing T_14_19.lft_op_7 <X> T_14_19.lc_trk_g1_7
 (22 6)  (730 310)  (730 310)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (732 310)  (732 310)  routing T_14_19.lft_op_7 <X> T_14_19.lc_trk_g1_7
 (25 6)  (733 310)  (733 310)  routing T_14_19.lft_op_6 <X> T_14_19.lc_trk_g1_6
 (26 6)  (734 310)  (734 310)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 310)  (738 310)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 310)  (739 310)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 310)  (741 310)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (38 6)  (746 310)  (746 310)  LC_3 Logic Functioning bit
 (39 6)  (747 310)  (747 310)  LC_3 Logic Functioning bit
 (42 6)  (750 310)  (750 310)  LC_3 Logic Functioning bit
 (43 6)  (751 310)  (751 310)  LC_3 Logic Functioning bit
 (12 7)  (720 311)  (720 311)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_v_t_40
 (15 7)  (723 311)  (723 311)  routing T_14_19.lft_op_4 <X> T_14_19.lc_trk_g1_4
 (17 7)  (725 311)  (725 311)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (730 311)  (730 311)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 311)  (732 311)  routing T_14_19.lft_op_6 <X> T_14_19.lc_trk_g1_6
 (27 7)  (735 311)  (735 311)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 311)  (738 311)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 311)  (740 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (744 311)  (744 311)  LC_3 Logic Functioning bit
 (37 7)  (745 311)  (745 311)  LC_3 Logic Functioning bit
 (40 7)  (748 311)  (748 311)  LC_3 Logic Functioning bit
 (41 7)  (749 311)  (749 311)  LC_3 Logic Functioning bit
 (12 8)  (720 312)  (720 312)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_h_r_8
 (17 8)  (725 312)  (725 312)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (726 312)  (726 312)  routing T_14_19.bnl_op_1 <X> T_14_19.lc_trk_g2_1
 (26 8)  (734 312)  (734 312)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (736 312)  (736 312)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 312)  (738 312)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 312)  (741 312)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 312)  (742 312)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 312)  (745 312)  LC_4 Logic Functioning bit
 (50 8)  (758 312)  (758 312)  Cascade bit: LH_LC04_inmux02_5

 (13 9)  (721 313)  (721 313)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_h_r_8
 (18 9)  (726 313)  (726 313)  routing T_14_19.bnl_op_1 <X> T_14_19.lc_trk_g2_1
 (28 9)  (736 313)  (736 313)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 313)  (739 313)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (37 9)  (745 313)  (745 313)  LC_4 Logic Functioning bit
 (40 9)  (748 313)  (748 313)  LC_4 Logic Functioning bit
 (41 9)  (749 313)  (749 313)  LC_4 Logic Functioning bit
 (42 9)  (750 313)  (750 313)  LC_4 Logic Functioning bit
 (43 9)  (751 313)  (751 313)  LC_4 Logic Functioning bit
 (14 10)  (722 314)  (722 314)  routing T_14_19.sp4_h_r_44 <X> T_14_19.lc_trk_g2_4
 (15 10)  (723 314)  (723 314)  routing T_14_19.sp4_h_r_45 <X> T_14_19.lc_trk_g2_5
 (16 10)  (724 314)  (724 314)  routing T_14_19.sp4_h_r_45 <X> T_14_19.lc_trk_g2_5
 (17 10)  (725 314)  (725 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (726 314)  (726 314)  routing T_14_19.sp4_h_r_45 <X> T_14_19.lc_trk_g2_5
 (21 10)  (729 314)  (729 314)  routing T_14_19.sp4_h_l_34 <X> T_14_19.lc_trk_g2_7
 (22 10)  (730 314)  (730 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (731 314)  (731 314)  routing T_14_19.sp4_h_l_34 <X> T_14_19.lc_trk_g2_7
 (24 10)  (732 314)  (732 314)  routing T_14_19.sp4_h_l_34 <X> T_14_19.lc_trk_g2_7
 (25 10)  (733 314)  (733 314)  routing T_14_19.bnl_op_6 <X> T_14_19.lc_trk_g2_6
 (26 10)  (734 314)  (734 314)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 314)  (735 314)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 314)  (736 314)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 314)  (739 314)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 314)  (742 314)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 314)  (743 314)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.input_2_5
 (38 10)  (746 314)  (746 314)  LC_5 Logic Functioning bit
 (39 10)  (747 314)  (747 314)  LC_5 Logic Functioning bit
 (42 10)  (750 314)  (750 314)  LC_5 Logic Functioning bit
 (43 10)  (751 314)  (751 314)  LC_5 Logic Functioning bit
 (14 11)  (722 315)  (722 315)  routing T_14_19.sp4_h_r_44 <X> T_14_19.lc_trk_g2_4
 (15 11)  (723 315)  (723 315)  routing T_14_19.sp4_h_r_44 <X> T_14_19.lc_trk_g2_4
 (16 11)  (724 315)  (724 315)  routing T_14_19.sp4_h_r_44 <X> T_14_19.lc_trk_g2_4
 (17 11)  (725 315)  (725 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (726 315)  (726 315)  routing T_14_19.sp4_h_r_45 <X> T_14_19.lc_trk_g2_5
 (21 11)  (729 315)  (729 315)  routing T_14_19.sp4_h_l_34 <X> T_14_19.lc_trk_g2_7
 (22 11)  (730 315)  (730 315)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (733 315)  (733 315)  routing T_14_19.bnl_op_6 <X> T_14_19.lc_trk_g2_6
 (26 11)  (734 315)  (734 315)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 315)  (736 315)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 315)  (738 315)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 315)  (739 315)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 315)  (740 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (741 315)  (741 315)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.input_2_5
 (36 11)  (744 315)  (744 315)  LC_5 Logic Functioning bit
 (37 11)  (745 315)  (745 315)  LC_5 Logic Functioning bit
 (40 11)  (748 315)  (748 315)  LC_5 Logic Functioning bit
 (41 11)  (749 315)  (749 315)  LC_5 Logic Functioning bit
 (13 12)  (721 316)  (721 316)  routing T_14_19.sp4_h_l_46 <X> T_14_19.sp4_v_b_11
 (17 12)  (725 316)  (725 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 316)  (726 316)  routing T_14_19.wire_logic_cluster/lc_1/out <X> T_14_19.lc_trk_g3_1
 (21 12)  (729 316)  (729 316)  routing T_14_19.sp4_h_r_43 <X> T_14_19.lc_trk_g3_3
 (22 12)  (730 316)  (730 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (731 316)  (731 316)  routing T_14_19.sp4_h_r_43 <X> T_14_19.lc_trk_g3_3
 (24 12)  (732 316)  (732 316)  routing T_14_19.sp4_h_r_43 <X> T_14_19.lc_trk_g3_3
 (25 12)  (733 316)  (733 316)  routing T_14_19.wire_logic_cluster/lc_2/out <X> T_14_19.lc_trk_g3_2
 (28 12)  (736 316)  (736 316)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 316)  (738 316)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 316)  (741 316)  routing T_14_19.lc_trk_g2_1 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 316)  (744 316)  LC_6 Logic Functioning bit
 (38 12)  (746 316)  (746 316)  LC_6 Logic Functioning bit
 (40 12)  (748 316)  (748 316)  LC_6 Logic Functioning bit
 (42 12)  (750 316)  (750 316)  LC_6 Logic Functioning bit
 (47 12)  (755 316)  (755 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (8 13)  (716 317)  (716 317)  routing T_14_19.sp4_h_l_47 <X> T_14_19.sp4_v_b_10
 (9 13)  (717 317)  (717 317)  routing T_14_19.sp4_h_l_47 <X> T_14_19.sp4_v_b_10
 (12 13)  (720 317)  (720 317)  routing T_14_19.sp4_h_l_46 <X> T_14_19.sp4_v_b_11
 (21 13)  (729 317)  (729 317)  routing T_14_19.sp4_h_r_43 <X> T_14_19.lc_trk_g3_3
 (22 13)  (730 317)  (730 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (36 13)  (744 317)  (744 317)  LC_6 Logic Functioning bit
 (38 13)  (746 317)  (746 317)  LC_6 Logic Functioning bit
 (40 13)  (748 317)  (748 317)  LC_6 Logic Functioning bit
 (42 13)  (750 317)  (750 317)  LC_6 Logic Functioning bit
 (48 13)  (756 317)  (756 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (52 13)  (760 317)  (760 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (21 14)  (729 318)  (729 318)  routing T_14_19.sp4_h_l_34 <X> T_14_19.lc_trk_g3_7
 (22 14)  (730 318)  (730 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (731 318)  (731 318)  routing T_14_19.sp4_h_l_34 <X> T_14_19.lc_trk_g3_7
 (24 14)  (732 318)  (732 318)  routing T_14_19.sp4_h_l_34 <X> T_14_19.lc_trk_g3_7
 (25 14)  (733 318)  (733 318)  routing T_14_19.sp4_h_r_38 <X> T_14_19.lc_trk_g3_6
 (29 14)  (737 318)  (737 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 318)  (738 318)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 318)  (741 318)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 318)  (742 318)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (42 14)  (750 318)  (750 318)  LC_7 Logic Functioning bit
 (43 14)  (751 318)  (751 318)  LC_7 Logic Functioning bit
 (47 14)  (755 318)  (755 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (21 15)  (729 319)  (729 319)  routing T_14_19.sp4_h_l_34 <X> T_14_19.lc_trk_g3_7
 (22 15)  (730 319)  (730 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (731 319)  (731 319)  routing T_14_19.sp4_h_r_38 <X> T_14_19.lc_trk_g3_6
 (24 15)  (732 319)  (732 319)  routing T_14_19.sp4_h_r_38 <X> T_14_19.lc_trk_g3_6
 (28 15)  (736 319)  (736 319)  routing T_14_19.lc_trk_g2_1 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 319)  (737 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (740 319)  (740 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (742 319)  (742 319)  routing T_14_19.lc_trk_g1_0 <X> T_14_19.input_2_7
 (36 15)  (744 319)  (744 319)  LC_7 Logic Functioning bit
 (37 15)  (745 319)  (745 319)  LC_7 Logic Functioning bit


LogicTile_15_19

 (5 0)  (767 304)  (767 304)  routing T_15_19.sp4_h_l_44 <X> T_15_19.sp4_h_r_0
 (16 0)  (778 304)  (778 304)  routing T_15_19.sp12_h_l_14 <X> T_15_19.lc_trk_g0_1
 (17 0)  (779 304)  (779 304)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (21 0)  (783 304)  (783 304)  routing T_15_19.lft_op_3 <X> T_15_19.lc_trk_g0_3
 (22 0)  (784 304)  (784 304)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 304)  (786 304)  routing T_15_19.lft_op_3 <X> T_15_19.lc_trk_g0_3
 (25 0)  (787 304)  (787 304)  routing T_15_19.lft_op_2 <X> T_15_19.lc_trk_g0_2
 (28 0)  (790 304)  (790 304)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 304)  (792 304)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 304)  (795 304)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (4 1)  (766 305)  (766 305)  routing T_15_19.sp4_h_l_44 <X> T_15_19.sp4_h_r_0
 (18 1)  (780 305)  (780 305)  routing T_15_19.sp12_h_l_14 <X> T_15_19.lc_trk_g0_1
 (22 1)  (784 305)  (784 305)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (786 305)  (786 305)  routing T_15_19.lft_op_2 <X> T_15_19.lc_trk_g0_2
 (26 1)  (788 305)  (788 305)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 305)  (790 305)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 305)  (791 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 305)  (793 305)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (37 1)  (799 305)  (799 305)  LC_0 Logic Functioning bit
 (39 1)  (801 305)  (801 305)  LC_0 Logic Functioning bit
 (11 2)  (773 306)  (773 306)  routing T_15_19.sp4_h_l_44 <X> T_15_19.sp4_v_t_39
 (21 2)  (783 306)  (783 306)  routing T_15_19.sp4_h_l_2 <X> T_15_19.lc_trk_g0_7
 (22 2)  (784 306)  (784 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (785 306)  (785 306)  routing T_15_19.sp4_h_l_2 <X> T_15_19.lc_trk_g0_7
 (24 2)  (786 306)  (786 306)  routing T_15_19.sp4_h_l_2 <X> T_15_19.lc_trk_g0_7
 (25 2)  (787 306)  (787 306)  routing T_15_19.lft_op_6 <X> T_15_19.lc_trk_g0_6
 (28 2)  (790 306)  (790 306)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 306)  (792 306)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 306)  (793 306)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 306)  (795 306)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 306)  (798 306)  LC_1 Logic Functioning bit
 (37 2)  (799 306)  (799 306)  LC_1 Logic Functioning bit
 (38 2)  (800 306)  (800 306)  LC_1 Logic Functioning bit
 (39 2)  (801 306)  (801 306)  LC_1 Logic Functioning bit
 (42 2)  (804 306)  (804 306)  LC_1 Logic Functioning bit
 (43 2)  (805 306)  (805 306)  LC_1 Logic Functioning bit
 (50 2)  (812 306)  (812 306)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (777 307)  (777 307)  routing T_15_19.sp4_v_t_9 <X> T_15_19.lc_trk_g0_4
 (16 3)  (778 307)  (778 307)  routing T_15_19.sp4_v_t_9 <X> T_15_19.lc_trk_g0_4
 (17 3)  (779 307)  (779 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (784 307)  (784 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (786 307)  (786 307)  routing T_15_19.lft_op_6 <X> T_15_19.lc_trk_g0_6
 (29 3)  (791 307)  (791 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 307)  (793 307)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (40 3)  (802 307)  (802 307)  LC_1 Logic Functioning bit
 (41 3)  (803 307)  (803 307)  LC_1 Logic Functioning bit
 (4 4)  (766 308)  (766 308)  routing T_15_19.sp4_h_l_44 <X> T_15_19.sp4_v_b_3
 (6 4)  (768 308)  (768 308)  routing T_15_19.sp4_h_l_44 <X> T_15_19.sp4_v_b_3
 (8 4)  (770 308)  (770 308)  routing T_15_19.sp4_h_l_45 <X> T_15_19.sp4_h_r_4
 (10 4)  (772 308)  (772 308)  routing T_15_19.sp4_h_l_45 <X> T_15_19.sp4_h_r_4
 (12 4)  (774 308)  (774 308)  routing T_15_19.sp4_h_l_39 <X> T_15_19.sp4_h_r_5
 (15 4)  (777 308)  (777 308)  routing T_15_19.lft_op_1 <X> T_15_19.lc_trk_g1_1
 (17 4)  (779 308)  (779 308)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (780 308)  (780 308)  routing T_15_19.lft_op_1 <X> T_15_19.lc_trk_g1_1
 (28 4)  (790 308)  (790 308)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 308)  (793 308)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 308)  (795 308)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 308)  (797 308)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.input_2_2
 (38 4)  (800 308)  (800 308)  LC_2 Logic Functioning bit
 (39 4)  (801 308)  (801 308)  LC_2 Logic Functioning bit
 (42 4)  (804 308)  (804 308)  LC_2 Logic Functioning bit
 (43 4)  (805 308)  (805 308)  LC_2 Logic Functioning bit
 (5 5)  (767 309)  (767 309)  routing T_15_19.sp4_h_l_44 <X> T_15_19.sp4_v_b_3
 (8 5)  (770 309)  (770 309)  routing T_15_19.sp4_h_l_41 <X> T_15_19.sp4_v_b_4
 (9 5)  (771 309)  (771 309)  routing T_15_19.sp4_h_l_41 <X> T_15_19.sp4_v_b_4
 (13 5)  (775 309)  (775 309)  routing T_15_19.sp4_h_l_39 <X> T_15_19.sp4_h_r_5
 (14 5)  (776 309)  (776 309)  routing T_15_19.sp4_h_r_0 <X> T_15_19.lc_trk_g1_0
 (15 5)  (777 309)  (777 309)  routing T_15_19.sp4_h_r_0 <X> T_15_19.lc_trk_g1_0
 (16 5)  (778 309)  (778 309)  routing T_15_19.sp4_h_r_0 <X> T_15_19.lc_trk_g1_0
 (17 5)  (779 309)  (779 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (28 5)  (790 309)  (790 309)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 309)  (793 309)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 309)  (794 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (796 309)  (796 309)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.input_2_2
 (36 5)  (798 309)  (798 309)  LC_2 Logic Functioning bit
 (37 5)  (799 309)  (799 309)  LC_2 Logic Functioning bit
 (40 5)  (802 309)  (802 309)  LC_2 Logic Functioning bit
 (41 5)  (803 309)  (803 309)  LC_2 Logic Functioning bit
 (15 6)  (777 310)  (777 310)  routing T_15_19.sp4_h_r_5 <X> T_15_19.lc_trk_g1_5
 (16 6)  (778 310)  (778 310)  routing T_15_19.sp4_h_r_5 <X> T_15_19.lc_trk_g1_5
 (17 6)  (779 310)  (779 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (783 310)  (783 310)  routing T_15_19.sp4_v_b_7 <X> T_15_19.lc_trk_g1_7
 (22 6)  (784 310)  (784 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (785 310)  (785 310)  routing T_15_19.sp4_v_b_7 <X> T_15_19.lc_trk_g1_7
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 310)  (792 310)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 310)  (796 310)  routing T_15_19.lc_trk_g1_1 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 310)  (798 310)  LC_3 Logic Functioning bit
 (39 6)  (801 310)  (801 310)  LC_3 Logic Functioning bit
 (41 6)  (803 310)  (803 310)  LC_3 Logic Functioning bit
 (42 6)  (804 310)  (804 310)  LC_3 Logic Functioning bit
 (50 6)  (812 310)  (812 310)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (776 311)  (776 311)  routing T_15_19.sp4_h_r_4 <X> T_15_19.lc_trk_g1_4
 (15 7)  (777 311)  (777 311)  routing T_15_19.sp4_h_r_4 <X> T_15_19.lc_trk_g1_4
 (16 7)  (778 311)  (778 311)  routing T_15_19.sp4_h_r_4 <X> T_15_19.lc_trk_g1_4
 (17 7)  (779 311)  (779 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (780 311)  (780 311)  routing T_15_19.sp4_h_r_5 <X> T_15_19.lc_trk_g1_5
 (30 7)  (792 311)  (792 311)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 311)  (798 311)  LC_3 Logic Functioning bit
 (39 7)  (801 311)  (801 311)  LC_3 Logic Functioning bit
 (41 7)  (803 311)  (803 311)  LC_3 Logic Functioning bit
 (42 7)  (804 311)  (804 311)  LC_3 Logic Functioning bit
 (13 8)  (775 312)  (775 312)  routing T_15_19.sp4_h_l_45 <X> T_15_19.sp4_v_b_8
 (14 8)  (776 312)  (776 312)  routing T_15_19.sp4_h_l_21 <X> T_15_19.lc_trk_g2_0
 (15 8)  (777 312)  (777 312)  routing T_15_19.sp4_h_r_25 <X> T_15_19.lc_trk_g2_1
 (16 8)  (778 312)  (778 312)  routing T_15_19.sp4_h_r_25 <X> T_15_19.lc_trk_g2_1
 (17 8)  (779 312)  (779 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (783 312)  (783 312)  routing T_15_19.wire_logic_cluster/lc_3/out <X> T_15_19.lc_trk_g2_3
 (22 8)  (784 312)  (784 312)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (787 312)  (787 312)  routing T_15_19.sp4_h_r_42 <X> T_15_19.lc_trk_g2_2
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 312)  (792 312)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 312)  (793 312)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 312)  (795 312)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 312)  (797 312)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.input_2_4
 (38 8)  (800 312)  (800 312)  LC_4 Logic Functioning bit
 (39 8)  (801 312)  (801 312)  LC_4 Logic Functioning bit
 (42 8)  (804 312)  (804 312)  LC_4 Logic Functioning bit
 (43 8)  (805 312)  (805 312)  LC_4 Logic Functioning bit
 (12 9)  (774 313)  (774 313)  routing T_15_19.sp4_h_l_45 <X> T_15_19.sp4_v_b_8
 (15 9)  (777 313)  (777 313)  routing T_15_19.sp4_h_l_21 <X> T_15_19.lc_trk_g2_0
 (16 9)  (778 313)  (778 313)  routing T_15_19.sp4_h_l_21 <X> T_15_19.lc_trk_g2_0
 (17 9)  (779 313)  (779 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (780 313)  (780 313)  routing T_15_19.sp4_h_r_25 <X> T_15_19.lc_trk_g2_1
 (22 9)  (784 313)  (784 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (785 313)  (785 313)  routing T_15_19.sp4_h_r_42 <X> T_15_19.lc_trk_g2_2
 (24 9)  (786 313)  (786 313)  routing T_15_19.sp4_h_r_42 <X> T_15_19.lc_trk_g2_2
 (25 9)  (787 313)  (787 313)  routing T_15_19.sp4_h_r_42 <X> T_15_19.lc_trk_g2_2
 (28 9)  (790 313)  (790 313)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 313)  (792 313)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 313)  (793 313)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 313)  (794 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (798 313)  (798 313)  LC_4 Logic Functioning bit
 (37 9)  (799 313)  (799 313)  LC_4 Logic Functioning bit
 (40 9)  (802 313)  (802 313)  LC_4 Logic Functioning bit
 (41 9)  (803 313)  (803 313)  LC_4 Logic Functioning bit
 (14 10)  (776 314)  (776 314)  routing T_15_19.bnl_op_4 <X> T_15_19.lc_trk_g2_4
 (17 10)  (779 314)  (779 314)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (780 314)  (780 314)  routing T_15_19.bnl_op_5 <X> T_15_19.lc_trk_g2_5
 (21 10)  (783 314)  (783 314)  routing T_15_19.sp4_h_r_39 <X> T_15_19.lc_trk_g2_7
 (22 10)  (784 314)  (784 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (785 314)  (785 314)  routing T_15_19.sp4_h_r_39 <X> T_15_19.lc_trk_g2_7
 (24 10)  (786 314)  (786 314)  routing T_15_19.sp4_h_r_39 <X> T_15_19.lc_trk_g2_7
 (25 10)  (787 314)  (787 314)  routing T_15_19.wire_logic_cluster/lc_6/out <X> T_15_19.lc_trk_g2_6
 (29 10)  (791 314)  (791 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 314)  (792 314)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 314)  (796 314)  routing T_15_19.lc_trk_g1_1 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (38 10)  (800 314)  (800 314)  LC_5 Logic Functioning bit
 (39 10)  (801 314)  (801 314)  LC_5 Logic Functioning bit
 (42 10)  (804 314)  (804 314)  LC_5 Logic Functioning bit
 (43 10)  (805 314)  (805 314)  LC_5 Logic Functioning bit
 (50 10)  (812 314)  (812 314)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (776 315)  (776 315)  routing T_15_19.bnl_op_4 <X> T_15_19.lc_trk_g2_4
 (17 11)  (779 315)  (779 315)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (780 315)  (780 315)  routing T_15_19.bnl_op_5 <X> T_15_19.lc_trk_g2_5
 (22 11)  (784 315)  (784 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (790 315)  (790 315)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 315)  (791 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 315)  (792 315)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 315)  (798 315)  LC_5 Logic Functioning bit
 (37 11)  (799 315)  (799 315)  LC_5 Logic Functioning bit
 (40 11)  (802 315)  (802 315)  LC_5 Logic Functioning bit
 (41 11)  (803 315)  (803 315)  LC_5 Logic Functioning bit
 (4 12)  (766 316)  (766 316)  routing T_15_19.sp4_h_l_44 <X> T_15_19.sp4_v_b_9
 (21 12)  (783 316)  (783 316)  routing T_15_19.sp4_h_r_43 <X> T_15_19.lc_trk_g3_3
 (22 12)  (784 316)  (784 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (785 316)  (785 316)  routing T_15_19.sp4_h_r_43 <X> T_15_19.lc_trk_g3_3
 (24 12)  (786 316)  (786 316)  routing T_15_19.sp4_h_r_43 <X> T_15_19.lc_trk_g3_3
 (26 12)  (788 316)  (788 316)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 316)  (789 316)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 316)  (791 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 316)  (794 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (799 316)  (799 316)  LC_6 Logic Functioning bit
 (5 13)  (767 317)  (767 317)  routing T_15_19.sp4_h_l_44 <X> T_15_19.sp4_v_b_9
 (21 13)  (783 317)  (783 317)  routing T_15_19.sp4_h_r_43 <X> T_15_19.lc_trk_g3_3
 (26 13)  (788 317)  (788 317)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 317)  (789 317)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 317)  (791 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 317)  (793 317)  routing T_15_19.lc_trk_g0_3 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 317)  (794 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (797 317)  (797 317)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.input_2_6
 (36 13)  (798 317)  (798 317)  LC_6 Logic Functioning bit
 (38 13)  (800 317)  (800 317)  LC_6 Logic Functioning bit
 (39 13)  (801 317)  (801 317)  LC_6 Logic Functioning bit
 (40 13)  (802 317)  (802 317)  LC_6 Logic Functioning bit
 (41 13)  (803 317)  (803 317)  LC_6 Logic Functioning bit
 (3 14)  (765 318)  (765 318)  routing T_15_19.sp12_h_r_1 <X> T_15_19.sp12_v_t_22
 (27 14)  (789 318)  (789 318)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 318)  (790 318)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 318)  (791 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 318)  (794 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 318)  (796 318)  routing T_15_19.lc_trk_g1_1 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 318)  (797 318)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.input_2_7
 (38 14)  (800 318)  (800 318)  LC_7 Logic Functioning bit
 (39 14)  (801 318)  (801 318)  LC_7 Logic Functioning bit
 (42 14)  (804 318)  (804 318)  LC_7 Logic Functioning bit
 (43 14)  (805 318)  (805 318)  LC_7 Logic Functioning bit
 (3 15)  (765 319)  (765 319)  routing T_15_19.sp12_h_r_1 <X> T_15_19.sp12_v_t_22
 (28 15)  (790 319)  (790 319)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 319)  (791 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 319)  (792 319)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 319)  (794 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (796 319)  (796 319)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.input_2_7
 (36 15)  (798 319)  (798 319)  LC_7 Logic Functioning bit
 (37 15)  (799 319)  (799 319)  LC_7 Logic Functioning bit
 (40 15)  (802 319)  (802 319)  LC_7 Logic Functioning bit
 (41 15)  (803 319)  (803 319)  LC_7 Logic Functioning bit


LogicTile_16_19

 (16 0)  (832 304)  (832 304)  routing T_16_19.sp4_v_b_1 <X> T_16_19.lc_trk_g0_1
 (17 0)  (833 304)  (833 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (834 304)  (834 304)  routing T_16_19.sp4_v_b_1 <X> T_16_19.lc_trk_g0_1
 (8 1)  (824 305)  (824 305)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_v_b_1
 (9 1)  (825 305)  (825 305)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_v_b_1
 (10 1)  (826 305)  (826 305)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_v_b_1
 (16 1)  (832 305)  (832 305)  routing T_16_19.sp12_h_r_8 <X> T_16_19.lc_trk_g0_0
 (17 1)  (833 305)  (833 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (15 2)  (831 306)  (831 306)  routing T_16_19.lft_op_5 <X> T_16_19.lc_trk_g0_5
 (17 2)  (833 306)  (833 306)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 306)  (834 306)  routing T_16_19.lft_op_5 <X> T_16_19.lc_trk_g0_5
 (29 2)  (845 306)  (845 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 306)  (847 306)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 306)  (850 306)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 306)  (851 306)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.input_2_1
 (38 2)  (854 306)  (854 306)  LC_1 Logic Functioning bit
 (39 2)  (855 306)  (855 306)  LC_1 Logic Functioning bit
 (42 2)  (858 306)  (858 306)  LC_1 Logic Functioning bit
 (43 2)  (859 306)  (859 306)  LC_1 Logic Functioning bit
 (26 3)  (842 307)  (842 307)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 307)  (843 307)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 307)  (844 307)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 307)  (845 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 307)  (848 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (850 307)  (850 307)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.input_2_1
 (36 3)  (852 307)  (852 307)  LC_1 Logic Functioning bit
 (37 3)  (853 307)  (853 307)  LC_1 Logic Functioning bit
 (40 3)  (856 307)  (856 307)  LC_1 Logic Functioning bit
 (41 3)  (857 307)  (857 307)  LC_1 Logic Functioning bit
 (12 4)  (828 308)  (828 308)  routing T_16_19.sp4_h_l_39 <X> T_16_19.sp4_h_r_5
 (15 4)  (831 308)  (831 308)  routing T_16_19.sp4_h_l_4 <X> T_16_19.lc_trk_g1_1
 (16 4)  (832 308)  (832 308)  routing T_16_19.sp4_h_l_4 <X> T_16_19.lc_trk_g1_1
 (17 4)  (833 308)  (833 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (834 308)  (834 308)  routing T_16_19.sp4_h_l_4 <X> T_16_19.lc_trk_g1_1
 (22 4)  (838 308)  (838 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (839 308)  (839 308)  routing T_16_19.sp12_h_r_11 <X> T_16_19.lc_trk_g1_3
 (29 4)  (845 308)  (845 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 308)  (847 308)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 308)  (849 308)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 308)  (850 308)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (38 4)  (854 308)  (854 308)  LC_2 Logic Functioning bit
 (39 4)  (855 308)  (855 308)  LC_2 Logic Functioning bit
 (42 4)  (858 308)  (858 308)  LC_2 Logic Functioning bit
 (43 4)  (859 308)  (859 308)  LC_2 Logic Functioning bit
 (50 4)  (866 308)  (866 308)  Cascade bit: LH_LC02_inmux02_5

 (13 5)  (829 309)  (829 309)  routing T_16_19.sp4_h_l_39 <X> T_16_19.sp4_h_r_5
 (18 5)  (834 309)  (834 309)  routing T_16_19.sp4_h_l_4 <X> T_16_19.lc_trk_g1_1
 (27 5)  (843 309)  (843 309)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 309)  (845 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (37 5)  (853 309)  (853 309)  LC_2 Logic Functioning bit
 (38 5)  (854 309)  (854 309)  LC_2 Logic Functioning bit
 (41 5)  (857 309)  (857 309)  LC_2 Logic Functioning bit
 (42 5)  (858 309)  (858 309)  LC_2 Logic Functioning bit
 (15 6)  (831 310)  (831 310)  routing T_16_19.sp4_h_r_5 <X> T_16_19.lc_trk_g1_5
 (16 6)  (832 310)  (832 310)  routing T_16_19.sp4_h_r_5 <X> T_16_19.lc_trk_g1_5
 (17 6)  (833 310)  (833 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (842 310)  (842 310)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 310)  (843 310)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 310)  (847 310)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 310)  (849 310)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 310)  (850 310)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 310)  (853 310)  LC_3 Logic Functioning bit
 (39 6)  (855 310)  (855 310)  LC_3 Logic Functioning bit
 (41 6)  (857 310)  (857 310)  LC_3 Logic Functioning bit
 (43 6)  (859 310)  (859 310)  LC_3 Logic Functioning bit
 (50 6)  (866 310)  (866 310)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (819 311)  (819 311)  routing T_16_19.sp12_h_l_23 <X> T_16_19.sp12_v_t_23
 (15 7)  (831 311)  (831 311)  routing T_16_19.sp4_v_t_9 <X> T_16_19.lc_trk_g1_4
 (16 7)  (832 311)  (832 311)  routing T_16_19.sp4_v_t_9 <X> T_16_19.lc_trk_g1_4
 (17 7)  (833 311)  (833 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (834 311)  (834 311)  routing T_16_19.sp4_h_r_5 <X> T_16_19.lc_trk_g1_5
 (28 7)  (844 311)  (844 311)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 311)  (846 311)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 311)  (847 311)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 311)  (852 311)  LC_3 Logic Functioning bit
 (38 7)  (854 311)  (854 311)  LC_3 Logic Functioning bit
 (42 7)  (858 311)  (858 311)  LC_3 Logic Functioning bit
 (43 7)  (859 311)  (859 311)  LC_3 Logic Functioning bit
 (14 8)  (830 312)  (830 312)  routing T_16_19.sp4_h_r_40 <X> T_16_19.lc_trk_g2_0
 (21 8)  (837 312)  (837 312)  routing T_16_19.sp4_h_r_43 <X> T_16_19.lc_trk_g2_3
 (22 8)  (838 312)  (838 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (839 312)  (839 312)  routing T_16_19.sp4_h_r_43 <X> T_16_19.lc_trk_g2_3
 (24 8)  (840 312)  (840 312)  routing T_16_19.sp4_h_r_43 <X> T_16_19.lc_trk_g2_3
 (26 8)  (842 312)  (842 312)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 312)  (849 312)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 312)  (852 312)  LC_4 Logic Functioning bit
 (39 8)  (855 312)  (855 312)  LC_4 Logic Functioning bit
 (41 8)  (857 312)  (857 312)  LC_4 Logic Functioning bit
 (42 8)  (858 312)  (858 312)  LC_4 Logic Functioning bit
 (50 8)  (866 312)  (866 312)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (824 313)  (824 313)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_v_b_7
 (9 9)  (825 313)  (825 313)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_v_b_7
 (14 9)  (830 313)  (830 313)  routing T_16_19.sp4_h_r_40 <X> T_16_19.lc_trk_g2_0
 (15 9)  (831 313)  (831 313)  routing T_16_19.sp4_h_r_40 <X> T_16_19.lc_trk_g2_0
 (16 9)  (832 313)  (832 313)  routing T_16_19.sp4_h_r_40 <X> T_16_19.lc_trk_g2_0
 (17 9)  (833 313)  (833 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 9)  (837 313)  (837 313)  routing T_16_19.sp4_h_r_43 <X> T_16_19.lc_trk_g2_3
 (28 9)  (844 313)  (844 313)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 313)  (845 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 313)  (847 313)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (37 9)  (853 313)  (853 313)  LC_4 Logic Functioning bit
 (38 9)  (854 313)  (854 313)  LC_4 Logic Functioning bit
 (40 9)  (856 313)  (856 313)  LC_4 Logic Functioning bit
 (43 9)  (859 313)  (859 313)  LC_4 Logic Functioning bit
 (16 10)  (832 314)  (832 314)  routing T_16_19.sp12_v_b_21 <X> T_16_19.lc_trk_g2_5
 (17 10)  (833 314)  (833 314)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (21 10)  (837 314)  (837 314)  routing T_16_19.bnl_op_7 <X> T_16_19.lc_trk_g2_7
 (22 10)  (838 314)  (838 314)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (842 314)  (842 314)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 314)  (843 314)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 314)  (844 314)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 314)  (846 314)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 314)  (849 314)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 314)  (850 314)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 314)  (852 314)  LC_5 Logic Functioning bit
 (41 10)  (857 314)  (857 314)  LC_5 Logic Functioning bit
 (47 10)  (863 314)  (863 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (866 314)  (866 314)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (830 315)  (830 315)  routing T_16_19.tnl_op_4 <X> T_16_19.lc_trk_g2_4
 (15 11)  (831 315)  (831 315)  routing T_16_19.tnl_op_4 <X> T_16_19.lc_trk_g2_4
 (17 11)  (833 315)  (833 315)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (834 315)  (834 315)  routing T_16_19.sp12_v_b_21 <X> T_16_19.lc_trk_g2_5
 (21 11)  (837 315)  (837 315)  routing T_16_19.bnl_op_7 <X> T_16_19.lc_trk_g2_7
 (26 11)  (842 315)  (842 315)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 315)  (844 315)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (38 11)  (854 315)  (854 315)  LC_5 Logic Functioning bit
 (43 11)  (859 315)  (859 315)  LC_5 Logic Functioning bit
 (17 12)  (833 316)  (833 316)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (834 316)  (834 316)  routing T_16_19.bnl_op_1 <X> T_16_19.lc_trk_g3_1
 (29 12)  (845 316)  (845 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 316)  (846 316)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 316)  (847 316)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 316)  (849 316)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 316)  (850 316)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (38 12)  (854 316)  (854 316)  LC_6 Logic Functioning bit
 (41 12)  (857 316)  (857 316)  LC_6 Logic Functioning bit
 (43 12)  (859 316)  (859 316)  LC_6 Logic Functioning bit
 (18 13)  (834 317)  (834 317)  routing T_16_19.bnl_op_1 <X> T_16_19.lc_trk_g3_1
 (22 13)  (838 317)  (838 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (839 317)  (839 317)  routing T_16_19.sp4_h_l_15 <X> T_16_19.lc_trk_g3_2
 (24 13)  (840 317)  (840 317)  routing T_16_19.sp4_h_l_15 <X> T_16_19.lc_trk_g3_2
 (25 13)  (841 317)  (841 317)  routing T_16_19.sp4_h_l_15 <X> T_16_19.lc_trk_g3_2
 (28 13)  (844 317)  (844 317)  routing T_16_19.lc_trk_g2_0 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 317)  (845 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 317)  (848 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (850 317)  (850 317)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.input_2_6
 (38 13)  (854 317)  (854 317)  LC_6 Logic Functioning bit
 (40 13)  (856 317)  (856 317)  LC_6 Logic Functioning bit
 (42 13)  (858 317)  (858 317)  LC_6 Logic Functioning bit
 (14 14)  (830 318)  (830 318)  routing T_16_19.sp4_h_r_44 <X> T_16_19.lc_trk_g3_4
 (15 14)  (831 318)  (831 318)  routing T_16_19.sp4_h_l_16 <X> T_16_19.lc_trk_g3_5
 (16 14)  (832 318)  (832 318)  routing T_16_19.sp4_h_l_16 <X> T_16_19.lc_trk_g3_5
 (17 14)  (833 318)  (833 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (838 318)  (838 318)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (840 318)  (840 318)  routing T_16_19.tnl_op_7 <X> T_16_19.lc_trk_g3_7
 (3 15)  (819 319)  (819 319)  routing T_16_19.sp12_h_l_22 <X> T_16_19.sp12_v_t_22
 (14 15)  (830 319)  (830 319)  routing T_16_19.sp4_h_r_44 <X> T_16_19.lc_trk_g3_4
 (15 15)  (831 319)  (831 319)  routing T_16_19.sp4_h_r_44 <X> T_16_19.lc_trk_g3_4
 (16 15)  (832 319)  (832 319)  routing T_16_19.sp4_h_r_44 <X> T_16_19.lc_trk_g3_4
 (17 15)  (833 319)  (833 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (834 319)  (834 319)  routing T_16_19.sp4_h_l_16 <X> T_16_19.lc_trk_g3_5
 (21 15)  (837 319)  (837 319)  routing T_16_19.tnl_op_7 <X> T_16_19.lc_trk_g3_7


LogicTile_17_19

 (4 12)  (878 316)  (878 316)  routing T_17_19.sp4_h_l_44 <X> T_17_19.sp4_v_b_9
 (5 13)  (879 317)  (879 317)  routing T_17_19.sp4_h_l_44 <X> T_17_19.sp4_v_b_9


LogicTile_19_19

 (8 11)  (990 315)  (990 315)  routing T_19_19.sp4_h_r_7 <X> T_19_19.sp4_v_t_42
 (9 11)  (991 315)  (991 315)  routing T_19_19.sp4_h_r_7 <X> T_19_19.sp4_v_t_42
 (3 12)  (985 316)  (985 316)  routing T_19_19.sp12_v_t_22 <X> T_19_19.sp12_h_r_1


LogicTile_20_19

 (2 4)  (1038 308)  (1038 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_22_19

 (4 8)  (1148 312)  (1148 312)  routing T_22_19.sp4_v_t_43 <X> T_22_19.sp4_v_b_6
 (11 12)  (1155 316)  (1155 316)  routing T_22_19.sp4_v_t_45 <X> T_22_19.sp4_v_b_11
 (12 13)  (1156 317)  (1156 317)  routing T_22_19.sp4_v_t_45 <X> T_22_19.sp4_v_b_11


LogicTile_23_19

 (3 15)  (1201 319)  (1201 319)  routing T_23_19.sp12_h_l_22 <X> T_23_19.sp12_v_t_22


LogicTile_24_19

 (27 2)  (1279 306)  (1279 306)  routing T_24_19.lc_trk_g1_5 <X> T_24_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 306)  (1281 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 306)  (1282 306)  routing T_24_19.lc_trk_g1_5 <X> T_24_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 306)  (1283 306)  routing T_24_19.lc_trk_g2_4 <X> T_24_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 306)  (1284 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 306)  (1285 306)  routing T_24_19.lc_trk_g2_4 <X> T_24_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (1287 306)  (1287 306)  routing T_24_19.lc_trk_g2_5 <X> T_24_19.input_2_1
 (37 2)  (1289 306)  (1289 306)  LC_1 Logic Functioning bit
 (26 3)  (1278 307)  (1278 307)  routing T_24_19.lc_trk_g1_2 <X> T_24_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (1279 307)  (1279 307)  routing T_24_19.lc_trk_g1_2 <X> T_24_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 307)  (1281 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (1284 307)  (1284 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (1285 307)  (1285 307)  routing T_24_19.lc_trk_g2_5 <X> T_24_19.input_2_1
 (47 3)  (1299 307)  (1299 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (1300 307)  (1300 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (11 4)  (1263 308)  (1263 308)  routing T_24_19.sp4_v_t_39 <X> T_24_19.sp4_v_b_5
 (12 5)  (1264 309)  (1264 309)  routing T_24_19.sp4_v_t_39 <X> T_24_19.sp4_v_b_5
 (22 5)  (1274 309)  (1274 309)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1275 309)  (1275 309)  routing T_24_19.sp12_h_r_10 <X> T_24_19.lc_trk_g1_2
 (16 6)  (1268 310)  (1268 310)  routing T_24_19.sp4_v_b_5 <X> T_24_19.lc_trk_g1_5
 (17 6)  (1269 310)  (1269 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1270 310)  (1270 310)  routing T_24_19.sp4_v_b_5 <X> T_24_19.lc_trk_g1_5
 (16 10)  (1268 314)  (1268 314)  routing T_24_19.sp4_v_t_16 <X> T_24_19.lc_trk_g2_5
 (17 10)  (1269 314)  (1269 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1270 314)  (1270 314)  routing T_24_19.sp4_v_t_16 <X> T_24_19.lc_trk_g2_5
 (15 11)  (1267 315)  (1267 315)  routing T_24_19.sp4_v_t_33 <X> T_24_19.lc_trk_g2_4
 (16 11)  (1268 315)  (1268 315)  routing T_24_19.sp4_v_t_33 <X> T_24_19.lc_trk_g2_4
 (17 11)  (1269 315)  (1269 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4


RAM_Tile_25_19

 (7 1)  (1313 305)  (1313 305)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 306)  (1306 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (1 2)  (1307 306)  (1307 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (2 2)  (1308 306)  (1308 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (19 2)  (1325 306)  (1325 306)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_t_4 sp4_v_t_2
 (9 5)  (1315 309)  (1315 309)  routing T_25_19.sp4_v_t_45 <X> T_25_19.sp4_v_b_4
 (10 5)  (1316 309)  (1316 309)  routing T_25_19.sp4_v_t_45 <X> T_25_19.sp4_v_b_4
 (4 8)  (1310 312)  (1310 312)  routing T_25_19.sp4_v_t_47 <X> T_25_19.sp4_v_b_6
 (6 8)  (1312 312)  (1312 312)  routing T_25_19.sp4_v_t_47 <X> T_25_19.sp4_v_b_6
 (27 8)  (1333 312)  (1333 312)  routing T_25_19.lc_trk_g3_0 <X> T_25_19.wire_bram/ram/WDATA_11
 (28 8)  (1334 312)  (1334 312)  routing T_25_19.lc_trk_g3_0 <X> T_25_19.wire_bram/ram/WDATA_11
 (29 8)  (1335 312)  (1335 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (39 9)  (1345 313)  (1345 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (11 12)  (1317 316)  (1317 316)  routing T_25_19.sp4_v_t_38 <X> T_25_19.sp4_v_b_11
 (13 12)  (1319 316)  (1319 316)  routing T_25_19.sp4_v_t_38 <X> T_25_19.sp4_v_b_11
 (15 13)  (1321 317)  (1321 317)  routing T_25_19.sp4_v_b_40 <X> T_25_19.lc_trk_g3_0
 (16 13)  (1322 317)  (1322 317)  routing T_25_19.sp4_v_b_40 <X> T_25_19.lc_trk_g3_0
 (17 13)  (1323 317)  (1323 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_40 lc_trk_g3_0
 (0 14)  (1306 318)  (1306 318)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE
 (1 14)  (1307 318)  (1307 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (1322 318)  (1322 318)  routing T_25_19.sp4_v_t_24 <X> T_25_19.lc_trk_g3_5
 (17 14)  (1323 318)  (1323 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_24 lc_trk_g3_5
 (18 14)  (1324 318)  (1324 318)  routing T_25_19.sp4_v_t_24 <X> T_25_19.lc_trk_g3_5
 (0 15)  (1306 319)  (1306 319)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE
 (1 15)  (1307 319)  (1307 319)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE
 (18 15)  (1324 319)  (1324 319)  routing T_25_19.sp4_v_t_24 <X> T_25_19.lc_trk_g3_5


LogicTile_26_19

 (3 2)  (1351 306)  (1351 306)  routing T_26_19.sp12_h_r_0 <X> T_26_19.sp12_h_l_23
 (3 3)  (1351 307)  (1351 307)  routing T_26_19.sp12_h_r_0 <X> T_26_19.sp12_h_l_23
 (4 9)  (1352 313)  (1352 313)  routing T_26_19.sp4_h_l_47 <X> T_26_19.sp4_h_r_6
 (5 9)  (1353 313)  (1353 313)  routing T_26_19.sp4_h_r_6 <X> T_26_19.sp4_v_b_6
 (6 9)  (1354 313)  (1354 313)  routing T_26_19.sp4_h_l_47 <X> T_26_19.sp4_h_r_6


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 313)  (1743 313)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (4 0)  (13 288)  (13 288)  routing T_0_18.span4_horz_8 <X> T_0_18.lc_trk_g0_0
 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (4 1)  (13 289)  (13 289)  routing T_0_18.span4_horz_8 <X> T_0_18.lc_trk_g0_0
 (6 1)  (11 289)  (11 289)  routing T_0_18.span4_horz_8 <X> T_0_18.lc_trk_g0_0
 (7 1)  (10 289)  (10 289)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_8 lc_trk_g0_0
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (16 4)  (1 292)  (1 292)  IOB_0 IO Functioning bit
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0



LogicTile_4_18

 (12 10)  (192 298)  (192 298)  routing T_4_18.sp4_v_t_45 <X> T_4_18.sp4_h_l_45
 (11 11)  (191 299)  (191 299)  routing T_4_18.sp4_v_t_45 <X> T_4_18.sp4_h_l_45
 (11 12)  (191 300)  (191 300)  routing T_4_18.sp4_v_t_45 <X> T_4_18.sp4_v_b_11
 (12 13)  (192 301)  (192 301)  routing T_4_18.sp4_v_t_45 <X> T_4_18.sp4_v_b_11


LogicTile_7_18

 (0 2)  (342 290)  (342 290)  routing T_7_18.glb_netwk_6 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (1 2)  (343 290)  (343 290)  routing T_7_18.glb_netwk_6 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (2 2)  (344 290)  (344 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (357 290)  (357 290)  routing T_7_18.sp4_h_r_5 <X> T_7_18.lc_trk_g0_5
 (16 2)  (358 290)  (358 290)  routing T_7_18.sp4_h_r_5 <X> T_7_18.lc_trk_g0_5
 (17 2)  (359 290)  (359 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (31 2)  (373 290)  (373 290)  routing T_7_18.lc_trk_g0_4 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 290)  (374 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (378 290)  (378 290)  LC_1 Logic Functioning bit
 (37 2)  (379 290)  (379 290)  LC_1 Logic Functioning bit
 (38 2)  (380 290)  (380 290)  LC_1 Logic Functioning bit
 (39 2)  (381 290)  (381 290)  LC_1 Logic Functioning bit
 (45 2)  (387 290)  (387 290)  LC_1 Logic Functioning bit
 (15 3)  (357 291)  (357 291)  routing T_7_18.sp4_v_t_9 <X> T_7_18.lc_trk_g0_4
 (16 3)  (358 291)  (358 291)  routing T_7_18.sp4_v_t_9 <X> T_7_18.lc_trk_g0_4
 (17 3)  (359 291)  (359 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (18 3)  (360 291)  (360 291)  routing T_7_18.sp4_h_r_5 <X> T_7_18.lc_trk_g0_5
 (36 3)  (378 291)  (378 291)  LC_1 Logic Functioning bit
 (37 3)  (379 291)  (379 291)  LC_1 Logic Functioning bit
 (38 3)  (380 291)  (380 291)  LC_1 Logic Functioning bit
 (39 3)  (381 291)  (381 291)  LC_1 Logic Functioning bit
 (46 3)  (388 291)  (388 291)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (48 3)  (390 291)  (390 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (5 4)  (347 292)  (347 292)  routing T_7_18.sp4_v_t_38 <X> T_7_18.sp4_h_r_3
 (21 4)  (363 292)  (363 292)  routing T_7_18.sp4_h_r_19 <X> T_7_18.lc_trk_g1_3
 (22 4)  (364 292)  (364 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (365 292)  (365 292)  routing T_7_18.sp4_h_r_19 <X> T_7_18.lc_trk_g1_3
 (24 4)  (366 292)  (366 292)  routing T_7_18.sp4_h_r_19 <X> T_7_18.lc_trk_g1_3
 (25 4)  (367 292)  (367 292)  routing T_7_18.sp12_h_r_2 <X> T_7_18.lc_trk_g1_2
 (13 5)  (355 293)  (355 293)  routing T_7_18.sp4_v_t_37 <X> T_7_18.sp4_h_r_5
 (21 5)  (363 293)  (363 293)  routing T_7_18.sp4_h_r_19 <X> T_7_18.lc_trk_g1_3
 (22 5)  (364 293)  (364 293)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (366 293)  (366 293)  routing T_7_18.sp12_h_r_2 <X> T_7_18.lc_trk_g1_2
 (25 5)  (367 293)  (367 293)  routing T_7_18.sp12_h_r_2 <X> T_7_18.lc_trk_g1_2
 (15 6)  (357 294)  (357 294)  routing T_7_18.sp4_h_r_21 <X> T_7_18.lc_trk_g1_5
 (16 6)  (358 294)  (358 294)  routing T_7_18.sp4_h_r_21 <X> T_7_18.lc_trk_g1_5
 (17 6)  (359 294)  (359 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (360 294)  (360 294)  routing T_7_18.sp4_h_r_21 <X> T_7_18.lc_trk_g1_5
 (26 6)  (368 294)  (368 294)  routing T_7_18.lc_trk_g0_5 <X> T_7_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (370 294)  (370 294)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 294)  (371 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 294)  (372 294)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 294)  (374 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 294)  (375 294)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 294)  (376 294)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 294)  (378 294)  LC_3 Logic Functioning bit
 (38 6)  (380 294)  (380 294)  LC_3 Logic Functioning bit
 (40 6)  (382 294)  (382 294)  LC_3 Logic Functioning bit
 (42 6)  (384 294)  (384 294)  LC_3 Logic Functioning bit
 (18 7)  (360 295)  (360 295)  routing T_7_18.sp4_h_r_21 <X> T_7_18.lc_trk_g1_5
 (29 7)  (371 295)  (371 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 295)  (372 295)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (378 295)  (378 295)  LC_3 Logic Functioning bit
 (37 7)  (379 295)  (379 295)  LC_3 Logic Functioning bit
 (38 7)  (380 295)  (380 295)  LC_3 Logic Functioning bit
 (39 7)  (381 295)  (381 295)  LC_3 Logic Functioning bit
 (40 7)  (382 295)  (382 295)  LC_3 Logic Functioning bit
 (41 7)  (383 295)  (383 295)  LC_3 Logic Functioning bit
 (42 7)  (384 295)  (384 295)  LC_3 Logic Functioning bit
 (43 7)  (385 295)  (385 295)  LC_3 Logic Functioning bit
 (9 8)  (351 296)  (351 296)  routing T_7_18.sp4_v_t_42 <X> T_7_18.sp4_h_r_7
 (26 8)  (368 296)  (368 296)  routing T_7_18.lc_trk_g1_5 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 296)  (369 296)  routing T_7_18.lc_trk_g3_0 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 296)  (370 296)  routing T_7_18.lc_trk_g3_0 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 296)  (371 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (374 296)  (374 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 296)  (375 296)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 296)  (376 296)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (379 296)  (379 296)  LC_4 Logic Functioning bit
 (39 8)  (381 296)  (381 296)  LC_4 Logic Functioning bit
 (42 8)  (384 296)  (384 296)  LC_4 Logic Functioning bit
 (50 8)  (392 296)  (392 296)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (369 297)  (369 297)  routing T_7_18.lc_trk_g1_5 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 297)  (371 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 297)  (373 297)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (37 9)  (379 297)  (379 297)  LC_4 Logic Functioning bit
 (39 9)  (381 297)  (381 297)  LC_4 Logic Functioning bit
 (40 9)  (382 297)  (382 297)  LC_4 Logic Functioning bit
 (42 9)  (384 297)  (384 297)  LC_4 Logic Functioning bit
 (25 10)  (367 298)  (367 298)  routing T_7_18.wire_logic_cluster/lc_6/out <X> T_7_18.lc_trk_g2_6
 (26 10)  (368 298)  (368 298)  routing T_7_18.lc_trk_g0_5 <X> T_7_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (369 298)  (369 298)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 298)  (371 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 298)  (373 298)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 298)  (374 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 298)  (375 298)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 298)  (376 298)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 298)  (378 298)  LC_5 Logic Functioning bit
 (37 10)  (379 298)  (379 298)  LC_5 Logic Functioning bit
 (38 10)  (380 298)  (380 298)  LC_5 Logic Functioning bit
 (39 10)  (381 298)  (381 298)  LC_5 Logic Functioning bit
 (40 10)  (382 298)  (382 298)  LC_5 Logic Functioning bit
 (42 10)  (384 298)  (384 298)  LC_5 Logic Functioning bit
 (43 10)  (385 298)  (385 298)  LC_5 Logic Functioning bit
 (50 10)  (392 298)  (392 298)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (393 298)  (393 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (364 299)  (364 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (371 299)  (371 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 299)  (372 299)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (373 299)  (373 299)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 299)  (378 299)  LC_5 Logic Functioning bit
 (37 11)  (379 299)  (379 299)  LC_5 Logic Functioning bit
 (39 11)  (381 299)  (381 299)  LC_5 Logic Functioning bit
 (42 11)  (384 299)  (384 299)  LC_5 Logic Functioning bit
 (43 11)  (385 299)  (385 299)  LC_5 Logic Functioning bit
 (10 12)  (352 300)  (352 300)  routing T_7_18.sp4_v_t_40 <X> T_7_18.sp4_h_r_10
 (17 12)  (359 300)  (359 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 300)  (360 300)  routing T_7_18.wire_logic_cluster/lc_1/out <X> T_7_18.lc_trk_g3_1
 (25 12)  (367 300)  (367 300)  routing T_7_18.sp4_h_r_34 <X> T_7_18.lc_trk_g3_2
 (32 12)  (374 300)  (374 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 300)  (376 300)  routing T_7_18.lc_trk_g1_2 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (40 12)  (382 300)  (382 300)  LC_6 Logic Functioning bit
 (41 12)  (383 300)  (383 300)  LC_6 Logic Functioning bit
 (42 12)  (384 300)  (384 300)  LC_6 Logic Functioning bit
 (43 12)  (385 300)  (385 300)  LC_6 Logic Functioning bit
 (45 12)  (387 300)  (387 300)  LC_6 Logic Functioning bit
 (47 12)  (389 300)  (389 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (15 13)  (357 301)  (357 301)  routing T_7_18.sp4_v_t_29 <X> T_7_18.lc_trk_g3_0
 (16 13)  (358 301)  (358 301)  routing T_7_18.sp4_v_t_29 <X> T_7_18.lc_trk_g3_0
 (17 13)  (359 301)  (359 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (364 301)  (364 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (365 301)  (365 301)  routing T_7_18.sp4_h_r_34 <X> T_7_18.lc_trk_g3_2
 (24 13)  (366 301)  (366 301)  routing T_7_18.sp4_h_r_34 <X> T_7_18.lc_trk_g3_2
 (31 13)  (373 301)  (373 301)  routing T_7_18.lc_trk_g1_2 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (40 13)  (382 301)  (382 301)  LC_6 Logic Functioning bit
 (41 13)  (383 301)  (383 301)  LC_6 Logic Functioning bit
 (42 13)  (384 301)  (384 301)  LC_6 Logic Functioning bit
 (43 13)  (385 301)  (385 301)  LC_6 Logic Functioning bit
 (48 13)  (390 301)  (390 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (342 302)  (342 302)  routing T_7_18.glb_netwk_4 <X> T_7_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 302)  (343 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (364 302)  (364 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (365 302)  (365 302)  routing T_7_18.sp4_h_r_31 <X> T_7_18.lc_trk_g3_7
 (24 14)  (366 302)  (366 302)  routing T_7_18.sp4_h_r_31 <X> T_7_18.lc_trk_g3_7
 (21 15)  (363 303)  (363 303)  routing T_7_18.sp4_h_r_31 <X> T_7_18.lc_trk_g3_7


LogicTile_9_18

 (28 0)  (466 288)  (466 288)  routing T_9_18.lc_trk_g2_3 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 288)  (467 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 288)  (470 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 288)  (471 288)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 288)  (472 288)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 288)  (473 288)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.input_2_0
 (36 0)  (474 288)  (474 288)  LC_0 Logic Functioning bit
 (9 1)  (447 289)  (447 289)  routing T_9_18.sp4_v_t_36 <X> T_9_18.sp4_v_b_1
 (15 1)  (453 289)  (453 289)  routing T_9_18.bot_op_0 <X> T_9_18.lc_trk_g0_0
 (17 1)  (455 289)  (455 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (26 1)  (464 289)  (464 289)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 289)  (466 289)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 289)  (467 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 289)  (468 289)  routing T_9_18.lc_trk_g2_3 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 289)  (470 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (471 289)  (471 289)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.input_2_0
 (34 1)  (472 289)  (472 289)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.input_2_0
 (35 1)  (473 289)  (473 289)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.input_2_0
 (0 2)  (438 290)  (438 290)  routing T_9_18.glb_netwk_6 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (1 2)  (439 290)  (439 290)  routing T_9_18.glb_netwk_6 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (2 2)  (440 290)  (440 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (442 290)  (442 290)  routing T_9_18.sp4_h_r_0 <X> T_9_18.sp4_v_t_37
 (15 2)  (453 290)  (453 290)  routing T_9_18.top_op_5 <X> T_9_18.lc_trk_g0_5
 (17 2)  (455 290)  (455 290)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (29 2)  (467 290)  (467 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 290)  (470 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 290)  (472 290)  routing T_9_18.lc_trk_g1_1 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 290)  (474 290)  LC_1 Logic Functioning bit
 (50 2)  (488 290)  (488 290)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (443 291)  (443 291)  routing T_9_18.sp4_h_r_0 <X> T_9_18.sp4_v_t_37
 (18 3)  (456 291)  (456 291)  routing T_9_18.top_op_5 <X> T_9_18.lc_trk_g0_5
 (36 3)  (474 291)  (474 291)  LC_1 Logic Functioning bit
 (48 3)  (486 291)  (486 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (453 292)  (453 292)  routing T_9_18.bot_op_1 <X> T_9_18.lc_trk_g1_1
 (17 4)  (455 292)  (455 292)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (464 292)  (464 292)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (467 292)  (467 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 292)  (468 292)  routing T_9_18.lc_trk_g0_5 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 292)  (470 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 292)  (471 292)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 292)  (472 292)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 292)  (474 292)  LC_2 Logic Functioning bit
 (50 4)  (488 292)  (488 292)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (490 292)  (490 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (27 5)  (465 293)  (465 293)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 293)  (466 293)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 293)  (467 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 293)  (469 293)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (22 8)  (460 296)  (460 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (461 296)  (461 296)  routing T_9_18.sp4_h_r_27 <X> T_9_18.lc_trk_g2_3
 (24 8)  (462 296)  (462 296)  routing T_9_18.sp4_h_r_27 <X> T_9_18.lc_trk_g2_3
 (25 8)  (463 296)  (463 296)  routing T_9_18.sp4_h_r_34 <X> T_9_18.lc_trk_g2_2
 (26 8)  (464 296)  (464 296)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (37 8)  (475 296)  (475 296)  LC_4 Logic Functioning bit
 (39 8)  (477 296)  (477 296)  LC_4 Logic Functioning bit
 (40 8)  (478 296)  (478 296)  LC_4 Logic Functioning bit
 (42 8)  (480 296)  (480 296)  LC_4 Logic Functioning bit
 (45 8)  (483 296)  (483 296)  LC_4 Logic Functioning bit
 (21 9)  (459 297)  (459 297)  routing T_9_18.sp4_h_r_27 <X> T_9_18.lc_trk_g2_3
 (22 9)  (460 297)  (460 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (461 297)  (461 297)  routing T_9_18.sp4_h_r_34 <X> T_9_18.lc_trk_g2_2
 (24 9)  (462 297)  (462 297)  routing T_9_18.sp4_h_r_34 <X> T_9_18.lc_trk_g2_2
 (28 9)  (466 297)  (466 297)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 297)  (467 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (474 297)  (474 297)  LC_4 Logic Functioning bit
 (38 9)  (476 297)  (476 297)  LC_4 Logic Functioning bit
 (41 9)  (479 297)  (479 297)  LC_4 Logic Functioning bit
 (43 9)  (481 297)  (481 297)  LC_4 Logic Functioning bit
 (8 10)  (446 298)  (446 298)  routing T_9_18.sp4_v_t_42 <X> T_9_18.sp4_h_l_42
 (9 10)  (447 298)  (447 298)  routing T_9_18.sp4_v_t_42 <X> T_9_18.sp4_h_l_42
 (14 11)  (452 299)  (452 299)  routing T_9_18.sp4_r_v_b_36 <X> T_9_18.lc_trk_g2_4
 (17 11)  (455 299)  (455 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (25 12)  (463 300)  (463 300)  routing T_9_18.rgt_op_2 <X> T_9_18.lc_trk_g3_2
 (32 12)  (470 300)  (470 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 300)  (471 300)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 300)  (472 300)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (40 12)  (478 300)  (478 300)  LC_6 Logic Functioning bit
 (41 12)  (479 300)  (479 300)  LC_6 Logic Functioning bit
 (42 12)  (480 300)  (480 300)  LC_6 Logic Functioning bit
 (43 12)  (481 300)  (481 300)  LC_6 Logic Functioning bit
 (47 12)  (485 300)  (485 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (452 301)  (452 301)  routing T_9_18.sp4_h_r_24 <X> T_9_18.lc_trk_g3_0
 (15 13)  (453 301)  (453 301)  routing T_9_18.sp4_h_r_24 <X> T_9_18.lc_trk_g3_0
 (16 13)  (454 301)  (454 301)  routing T_9_18.sp4_h_r_24 <X> T_9_18.lc_trk_g3_0
 (17 13)  (455 301)  (455 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (460 301)  (460 301)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (462 301)  (462 301)  routing T_9_18.rgt_op_2 <X> T_9_18.lc_trk_g3_2
 (31 13)  (469 301)  (469 301)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (40 13)  (478 301)  (478 301)  LC_6 Logic Functioning bit
 (41 13)  (479 301)  (479 301)  LC_6 Logic Functioning bit
 (42 13)  (480 301)  (480 301)  LC_6 Logic Functioning bit
 (43 13)  (481 301)  (481 301)  LC_6 Logic Functioning bit
 (9 14)  (447 302)  (447 302)  routing T_9_18.sp4_h_r_7 <X> T_9_18.sp4_h_l_47
 (10 14)  (448 302)  (448 302)  routing T_9_18.sp4_h_r_7 <X> T_9_18.sp4_h_l_47
 (15 14)  (453 302)  (453 302)  routing T_9_18.sp4_h_l_16 <X> T_9_18.lc_trk_g3_5
 (16 14)  (454 302)  (454 302)  routing T_9_18.sp4_h_l_16 <X> T_9_18.lc_trk_g3_5
 (17 14)  (455 302)  (455 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (460 302)  (460 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (461 302)  (461 302)  routing T_9_18.sp4_h_r_31 <X> T_9_18.lc_trk_g3_7
 (24 14)  (462 302)  (462 302)  routing T_9_18.sp4_h_r_31 <X> T_9_18.lc_trk_g3_7
 (18 15)  (456 303)  (456 303)  routing T_9_18.sp4_h_l_16 <X> T_9_18.lc_trk_g3_5
 (21 15)  (459 303)  (459 303)  routing T_9_18.sp4_h_r_31 <X> T_9_18.lc_trk_g3_7


LogicTile_10_18

 (22 0)  (514 288)  (514 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (515 288)  (515 288)  routing T_10_18.sp12_h_r_11 <X> T_10_18.lc_trk_g0_3
 (25 0)  (517 288)  (517 288)  routing T_10_18.lft_op_2 <X> T_10_18.lc_trk_g0_2
 (29 0)  (521 288)  (521 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (44 0)  (536 288)  (536 288)  LC_0 Logic Functioning bit
 (22 1)  (514 289)  (514 289)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (516 289)  (516 289)  routing T_10_18.lft_op_2 <X> T_10_18.lc_trk_g0_2
 (30 1)  (522 289)  (522 289)  routing T_10_18.lc_trk_g0_3 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (49 1)  (541 289)  (541 289)  Carry_In_Mux bit 

 (0 2)  (492 290)  (492 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (1 2)  (493 290)  (493 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (519 290)  (519 290)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 290)  (520 290)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 290)  (521 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 290)  (524 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (529 290)  (529 290)  LC_1 Logic Functioning bit
 (39 2)  (531 290)  (531 290)  LC_1 Logic Functioning bit
 (44 2)  (536 290)  (536 290)  LC_1 Logic Functioning bit
 (45 2)  (537 290)  (537 290)  LC_1 Logic Functioning bit
 (46 2)  (538 290)  (538 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (26 3)  (518 291)  (518 291)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 291)  (519 291)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 291)  (521 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (41 3)  (533 291)  (533 291)  LC_1 Logic Functioning bit
 (43 3)  (535 291)  (535 291)  LC_1 Logic Functioning bit
 (53 3)  (545 291)  (545 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (25 4)  (517 292)  (517 292)  routing T_10_18.lft_op_2 <X> T_10_18.lc_trk_g1_2
 (27 4)  (519 292)  (519 292)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 292)  (520 292)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 292)  (521 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 292)  (524 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (529 292)  (529 292)  LC_2 Logic Functioning bit
 (39 4)  (531 292)  (531 292)  LC_2 Logic Functioning bit
 (45 4)  (537 292)  (537 292)  LC_2 Logic Functioning bit
 (9 5)  (501 293)  (501 293)  routing T_10_18.sp4_v_t_41 <X> T_10_18.sp4_v_b_4
 (22 5)  (514 293)  (514 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (516 293)  (516 293)  routing T_10_18.lft_op_2 <X> T_10_18.lc_trk_g1_2
 (26 5)  (518 293)  (518 293)  routing T_10_18.lc_trk_g0_2 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 293)  (521 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 293)  (522 293)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (41 5)  (533 293)  (533 293)  LC_2 Logic Functioning bit
 (43 5)  (535 293)  (535 293)  LC_2 Logic Functioning bit
 (5 10)  (497 298)  (497 298)  routing T_10_18.sp4_v_t_37 <X> T_10_18.sp4_h_l_43
 (4 11)  (496 299)  (496 299)  routing T_10_18.sp4_v_t_37 <X> T_10_18.sp4_h_l_43
 (6 11)  (498 299)  (498 299)  routing T_10_18.sp4_v_t_37 <X> T_10_18.sp4_h_l_43
 (13 11)  (505 299)  (505 299)  routing T_10_18.sp4_v_b_3 <X> T_10_18.sp4_h_l_45
 (17 12)  (509 300)  (509 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 300)  (510 300)  routing T_10_18.wire_logic_cluster/lc_1/out <X> T_10_18.lc_trk_g3_1
 (25 12)  (517 300)  (517 300)  routing T_10_18.wire_logic_cluster/lc_2/out <X> T_10_18.lc_trk_g3_2
 (22 13)  (514 301)  (514 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (492 302)  (492 302)  routing T_10_18.glb_netwk_4 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 302)  (493 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_11_18

 (13 0)  (559 288)  (559 288)  routing T_11_18.sp4_h_l_39 <X> T_11_18.sp4_v_b_2
 (15 0)  (561 288)  (561 288)  routing T_11_18.lft_op_1 <X> T_11_18.lc_trk_g0_1
 (17 0)  (563 288)  (563 288)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (564 288)  (564 288)  routing T_11_18.lft_op_1 <X> T_11_18.lc_trk_g0_1
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (581 288)  (581 288)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.input_2_0
 (36 0)  (582 288)  (582 288)  LC_0 Logic Functioning bit
 (39 0)  (585 288)  (585 288)  LC_0 Logic Functioning bit
 (41 0)  (587 288)  (587 288)  LC_0 Logic Functioning bit
 (42 0)  (588 288)  (588 288)  LC_0 Logic Functioning bit
 (44 0)  (590 288)  (590 288)  LC_0 Logic Functioning bit
 (46 0)  (592 288)  (592 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (12 1)  (558 289)  (558 289)  routing T_11_18.sp4_h_l_39 <X> T_11_18.sp4_v_b_2
 (16 1)  (562 289)  (562 289)  routing T_11_18.sp12_h_r_8 <X> T_11_18.lc_trk_g0_0
 (17 1)  (563 289)  (563 289)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (32 1)  (578 289)  (578 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (579 289)  (579 289)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.input_2_0
 (37 1)  (583 289)  (583 289)  LC_0 Logic Functioning bit
 (38 1)  (584 289)  (584 289)  LC_0 Logic Functioning bit
 (40 1)  (586 289)  (586 289)  LC_0 Logic Functioning bit
 (43 1)  (589 289)  (589 289)  LC_0 Logic Functioning bit
 (47 1)  (593 289)  (593 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (595 289)  (595 289)  Carry_In_Mux bit 

 (0 2)  (546 290)  (546 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (573 290)  (573 290)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 290)  (575 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (581 290)  (581 290)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.input_2_1
 (36 2)  (582 290)  (582 290)  LC_1 Logic Functioning bit
 (39 2)  (585 290)  (585 290)  LC_1 Logic Functioning bit
 (41 2)  (587 290)  (587 290)  LC_1 Logic Functioning bit
 (42 2)  (588 290)  (588 290)  LC_1 Logic Functioning bit
 (44 2)  (590 290)  (590 290)  LC_1 Logic Functioning bit
 (47 2)  (593 290)  (593 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (4 3)  (550 291)  (550 291)  routing T_11_18.sp4_v_b_7 <X> T_11_18.sp4_h_l_37
 (30 3)  (576 291)  (576 291)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 291)  (578 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (580 291)  (580 291)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.input_2_1
 (36 3)  (582 291)  (582 291)  LC_1 Logic Functioning bit
 (39 3)  (585 291)  (585 291)  LC_1 Logic Functioning bit
 (41 3)  (587 291)  (587 291)  LC_1 Logic Functioning bit
 (42 3)  (588 291)  (588 291)  LC_1 Logic Functioning bit
 (47 3)  (593 291)  (593 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (5 4)  (551 292)  (551 292)  routing T_11_18.sp4_v_b_3 <X> T_11_18.sp4_h_r_3
 (9 4)  (555 292)  (555 292)  routing T_11_18.sp4_v_t_41 <X> T_11_18.sp4_h_r_4
 (14 4)  (560 292)  (560 292)  routing T_11_18.wire_logic_cluster/lc_0/out <X> T_11_18.lc_trk_g1_0
 (21 4)  (567 292)  (567 292)  routing T_11_18.sp4_h_r_11 <X> T_11_18.lc_trk_g1_3
 (22 4)  (568 292)  (568 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (569 292)  (569 292)  routing T_11_18.sp4_h_r_11 <X> T_11_18.lc_trk_g1_3
 (24 4)  (570 292)  (570 292)  routing T_11_18.sp4_h_r_11 <X> T_11_18.lc_trk_g1_3
 (29 4)  (575 292)  (575 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (582 292)  (582 292)  LC_2 Logic Functioning bit
 (37 4)  (583 292)  (583 292)  LC_2 Logic Functioning bit
 (38 4)  (584 292)  (584 292)  LC_2 Logic Functioning bit
 (39 4)  (585 292)  (585 292)  LC_2 Logic Functioning bit
 (44 4)  (590 292)  (590 292)  LC_2 Logic Functioning bit
 (6 5)  (552 293)  (552 293)  routing T_11_18.sp4_v_b_3 <X> T_11_18.sp4_h_r_3
 (17 5)  (563 293)  (563 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (32 5)  (578 293)  (578 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (580 293)  (580 293)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.input_2_2
 (35 5)  (581 293)  (581 293)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.input_2_2
 (36 5)  (582 293)  (582 293)  LC_2 Logic Functioning bit
 (37 5)  (583 293)  (583 293)  LC_2 Logic Functioning bit
 (38 5)  (584 293)  (584 293)  LC_2 Logic Functioning bit
 (39 5)  (585 293)  (585 293)  LC_2 Logic Functioning bit
 (4 6)  (550 294)  (550 294)  routing T_11_18.sp4_h_r_3 <X> T_11_18.sp4_v_t_38
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (583 294)  (583 294)  LC_3 Logic Functioning bit
 (39 6)  (585 294)  (585 294)  LC_3 Logic Functioning bit
 (41 6)  (587 294)  (587 294)  LC_3 Logic Functioning bit
 (43 6)  (589 294)  (589 294)  LC_3 Logic Functioning bit
 (5 7)  (551 295)  (551 295)  routing T_11_18.sp4_h_r_3 <X> T_11_18.sp4_v_t_38
 (16 7)  (562 295)  (562 295)  routing T_11_18.sp12_h_r_12 <X> T_11_18.lc_trk_g1_4
 (17 7)  (563 295)  (563 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (37 7)  (583 295)  (583 295)  LC_3 Logic Functioning bit
 (39 7)  (585 295)  (585 295)  LC_3 Logic Functioning bit
 (41 7)  (587 295)  (587 295)  LC_3 Logic Functioning bit
 (43 7)  (589 295)  (589 295)  LC_3 Logic Functioning bit
 (10 8)  (556 296)  (556 296)  routing T_11_18.sp4_v_t_39 <X> T_11_18.sp4_h_r_7
 (11 8)  (557 296)  (557 296)  routing T_11_18.sp4_h_l_39 <X> T_11_18.sp4_v_b_8
 (13 8)  (559 296)  (559 296)  routing T_11_18.sp4_h_l_39 <X> T_11_18.sp4_v_b_8
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 296)  (580 296)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 296)  (582 296)  LC_4 Logic Functioning bit
 (37 8)  (583 296)  (583 296)  LC_4 Logic Functioning bit
 (38 8)  (584 296)  (584 296)  LC_4 Logic Functioning bit
 (39 8)  (585 296)  (585 296)  LC_4 Logic Functioning bit
 (45 8)  (591 296)  (591 296)  LC_4 Logic Functioning bit
 (46 8)  (592 296)  (592 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (12 9)  (558 297)  (558 297)  routing T_11_18.sp4_h_l_39 <X> T_11_18.sp4_v_b_8
 (36 9)  (582 297)  (582 297)  LC_4 Logic Functioning bit
 (37 9)  (583 297)  (583 297)  LC_4 Logic Functioning bit
 (38 9)  (584 297)  (584 297)  LC_4 Logic Functioning bit
 (39 9)  (585 297)  (585 297)  LC_4 Logic Functioning bit
 (14 10)  (560 298)  (560 298)  routing T_11_18.wire_logic_cluster/lc_4/out <X> T_11_18.lc_trk_g2_4
 (10 11)  (556 299)  (556 299)  routing T_11_18.sp4_h_l_39 <X> T_11_18.sp4_v_t_42
 (17 11)  (563 299)  (563 299)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (0 14)  (546 302)  (546 302)  routing T_11_18.glb_netwk_4 <X> T_11_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 302)  (547 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_18

 (14 0)  (614 288)  (614 288)  routing T_12_18.lft_op_0 <X> T_12_18.lc_trk_g0_0
 (15 0)  (615 288)  (615 288)  routing T_12_18.bot_op_1 <X> T_12_18.lc_trk_g0_1
 (17 0)  (617 288)  (617 288)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (621 288)  (621 288)  routing T_12_18.lft_op_3 <X> T_12_18.lc_trk_g0_3
 (22 0)  (622 288)  (622 288)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (624 288)  (624 288)  routing T_12_18.lft_op_3 <X> T_12_18.lc_trk_g0_3
 (25 0)  (625 288)  (625 288)  routing T_12_18.lft_op_2 <X> T_12_18.lc_trk_g0_2
 (27 0)  (627 288)  (627 288)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 288)  (631 288)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 288)  (634 288)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 288)  (636 288)  LC_0 Logic Functioning bit
 (37 0)  (637 288)  (637 288)  LC_0 Logic Functioning bit
 (38 0)  (638 288)  (638 288)  LC_0 Logic Functioning bit
 (40 0)  (640 288)  (640 288)  LC_0 Logic Functioning bit
 (41 0)  (641 288)  (641 288)  LC_0 Logic Functioning bit
 (42 0)  (642 288)  (642 288)  LC_0 Logic Functioning bit
 (15 1)  (615 289)  (615 289)  routing T_12_18.lft_op_0 <X> T_12_18.lc_trk_g0_0
 (17 1)  (617 289)  (617 289)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (622 289)  (622 289)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (624 289)  (624 289)  routing T_12_18.lft_op_2 <X> T_12_18.lc_trk_g0_2
 (27 1)  (627 289)  (627 289)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (638 289)  (638 289)  LC_0 Logic Functioning bit
 (42 1)  (642 289)  (642 289)  LC_0 Logic Functioning bit
 (13 2)  (613 290)  (613 290)  routing T_12_18.sp4_h_r_2 <X> T_12_18.sp4_v_t_39
 (25 2)  (625 290)  (625 290)  routing T_12_18.sp4_h_l_11 <X> T_12_18.lc_trk_g0_6
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 290)  (630 290)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 290)  (636 290)  LC_1 Logic Functioning bit
 (37 2)  (637 290)  (637 290)  LC_1 Logic Functioning bit
 (38 2)  (638 290)  (638 290)  LC_1 Logic Functioning bit
 (39 2)  (639 290)  (639 290)  LC_1 Logic Functioning bit
 (12 3)  (612 291)  (612 291)  routing T_12_18.sp4_h_r_2 <X> T_12_18.sp4_v_t_39
 (15 3)  (615 291)  (615 291)  routing T_12_18.bot_op_4 <X> T_12_18.lc_trk_g0_4
 (17 3)  (617 291)  (617 291)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (622 291)  (622 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (623 291)  (623 291)  routing T_12_18.sp4_h_l_11 <X> T_12_18.lc_trk_g0_6
 (24 3)  (624 291)  (624 291)  routing T_12_18.sp4_h_l_11 <X> T_12_18.lc_trk_g0_6
 (25 3)  (625 291)  (625 291)  routing T_12_18.sp4_h_l_11 <X> T_12_18.lc_trk_g0_6
 (26 3)  (626 291)  (626 291)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 291)  (627 291)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 291)  (628 291)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 291)  (629 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 291)  (630 291)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 291)  (631 291)  routing T_12_18.lc_trk_g0_2 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (40 3)  (640 291)  (640 291)  LC_1 Logic Functioning bit
 (41 3)  (641 291)  (641 291)  LC_1 Logic Functioning bit
 (42 3)  (642 291)  (642 291)  LC_1 Logic Functioning bit
 (43 3)  (643 291)  (643 291)  LC_1 Logic Functioning bit
 (8 4)  (608 292)  (608 292)  routing T_12_18.sp4_v_b_10 <X> T_12_18.sp4_h_r_4
 (9 4)  (609 292)  (609 292)  routing T_12_18.sp4_v_b_10 <X> T_12_18.sp4_h_r_4
 (10 4)  (610 292)  (610 292)  routing T_12_18.sp4_v_b_10 <X> T_12_18.sp4_h_r_4
 (15 4)  (615 292)  (615 292)  routing T_12_18.lft_op_1 <X> T_12_18.lc_trk_g1_1
 (17 4)  (617 292)  (617 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (618 292)  (618 292)  routing T_12_18.lft_op_1 <X> T_12_18.lc_trk_g1_1
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (623 292)  (623 292)  routing T_12_18.sp12_h_r_11 <X> T_12_18.lc_trk_g1_3
 (26 4)  (626 292)  (626 292)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 292)  (629 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 292)  (631 292)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 292)  (633 292)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 292)  (636 292)  LC_2 Logic Functioning bit
 (38 4)  (638 292)  (638 292)  LC_2 Logic Functioning bit
 (41 4)  (641 292)  (641 292)  LC_2 Logic Functioning bit
 (43 4)  (643 292)  (643 292)  LC_2 Logic Functioning bit
 (15 5)  (615 293)  (615 293)  routing T_12_18.bot_op_0 <X> T_12_18.lc_trk_g1_0
 (17 5)  (617 293)  (617 293)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (27 5)  (627 293)  (627 293)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 293)  (629 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 293)  (631 293)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 293)  (636 293)  LC_2 Logic Functioning bit
 (37 5)  (637 293)  (637 293)  LC_2 Logic Functioning bit
 (38 5)  (638 293)  (638 293)  LC_2 Logic Functioning bit
 (39 5)  (639 293)  (639 293)  LC_2 Logic Functioning bit
 (40 5)  (640 293)  (640 293)  LC_2 Logic Functioning bit
 (42 5)  (642 293)  (642 293)  LC_2 Logic Functioning bit
 (14 6)  (614 294)  (614 294)  routing T_12_18.wire_logic_cluster/lc_4/out <X> T_12_18.lc_trk_g1_4
 (17 6)  (617 294)  (617 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (27 6)  (627 294)  (627 294)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (17 7)  (617 295)  (617 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (618 295)  (618 295)  routing T_12_18.sp4_r_v_b_29 <X> T_12_18.lc_trk_g1_5
 (26 7)  (626 295)  (626 295)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 295)  (627 295)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 295)  (628 295)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 295)  (630 295)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 295)  (631 295)  routing T_12_18.lc_trk_g0_2 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (41 7)  (641 295)  (641 295)  LC_3 Logic Functioning bit
 (43 7)  (643 295)  (643 295)  LC_3 Logic Functioning bit
 (5 8)  (605 296)  (605 296)  routing T_12_18.sp4_v_b_0 <X> T_12_18.sp4_h_r_6
 (17 8)  (617 296)  (617 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 296)  (618 296)  routing T_12_18.wire_logic_cluster/lc_1/out <X> T_12_18.lc_trk_g2_1
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 296)  (633 296)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 296)  (636 296)  LC_4 Logic Functioning bit
 (37 8)  (637 296)  (637 296)  LC_4 Logic Functioning bit
 (41 8)  (641 296)  (641 296)  LC_4 Logic Functioning bit
 (50 8)  (650 296)  (650 296)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (604 297)  (604 297)  routing T_12_18.sp4_v_b_0 <X> T_12_18.sp4_h_r_6
 (6 9)  (606 297)  (606 297)  routing T_12_18.sp4_v_b_0 <X> T_12_18.sp4_h_r_6
 (27 9)  (627 297)  (627 297)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 297)  (630 297)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (37 9)  (637 297)  (637 297)  LC_4 Logic Functioning bit
 (39 9)  (639 297)  (639 297)  LC_4 Logic Functioning bit
 (41 9)  (641 297)  (641 297)  LC_4 Logic Functioning bit
 (42 9)  (642 297)  (642 297)  LC_4 Logic Functioning bit
 (15 10)  (615 298)  (615 298)  routing T_12_18.sp4_h_r_45 <X> T_12_18.lc_trk_g2_5
 (16 10)  (616 298)  (616 298)  routing T_12_18.sp4_h_r_45 <X> T_12_18.lc_trk_g2_5
 (17 10)  (617 298)  (617 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (618 298)  (618 298)  routing T_12_18.sp4_h_r_45 <X> T_12_18.lc_trk_g2_5
 (21 10)  (621 298)  (621 298)  routing T_12_18.sp4_h_l_34 <X> T_12_18.lc_trk_g2_7
 (22 10)  (622 298)  (622 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (623 298)  (623 298)  routing T_12_18.sp4_h_l_34 <X> T_12_18.lc_trk_g2_7
 (24 10)  (624 298)  (624 298)  routing T_12_18.sp4_h_l_34 <X> T_12_18.lc_trk_g2_7
 (25 10)  (625 298)  (625 298)  routing T_12_18.bnl_op_6 <X> T_12_18.lc_trk_g2_6
 (26 10)  (626 298)  (626 298)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (629 298)  (629 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 298)  (631 298)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (637 298)  (637 298)  LC_5 Logic Functioning bit
 (39 10)  (639 298)  (639 298)  LC_5 Logic Functioning bit
 (40 10)  (640 298)  (640 298)  LC_5 Logic Functioning bit
 (43 10)  (643 298)  (643 298)  LC_5 Logic Functioning bit
 (50 10)  (650 298)  (650 298)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (618 299)  (618 299)  routing T_12_18.sp4_h_r_45 <X> T_12_18.lc_trk_g2_5
 (21 11)  (621 299)  (621 299)  routing T_12_18.sp4_h_l_34 <X> T_12_18.lc_trk_g2_7
 (22 11)  (622 299)  (622 299)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (625 299)  (625 299)  routing T_12_18.bnl_op_6 <X> T_12_18.lc_trk_g2_6
 (26 11)  (626 299)  (626 299)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 299)  (628 299)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 299)  (629 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (637 299)  (637 299)  LC_5 Logic Functioning bit
 (39 11)  (639 299)  (639 299)  LC_5 Logic Functioning bit
 (25 12)  (625 300)  (625 300)  routing T_12_18.sp4_h_r_42 <X> T_12_18.lc_trk_g3_2
 (26 12)  (626 300)  (626 300)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 300)  (628 300)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 300)  (630 300)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 300)  (634 300)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 300)  (636 300)  LC_6 Logic Functioning bit
 (37 12)  (637 300)  (637 300)  LC_6 Logic Functioning bit
 (50 12)  (650 300)  (650 300)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (651 300)  (651 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (622 301)  (622 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (623 301)  (623 301)  routing T_12_18.sp4_h_r_42 <X> T_12_18.lc_trk_g3_2
 (24 13)  (624 301)  (624 301)  routing T_12_18.sp4_h_r_42 <X> T_12_18.lc_trk_g3_2
 (25 13)  (625 301)  (625 301)  routing T_12_18.sp4_h_r_42 <X> T_12_18.lc_trk_g3_2
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (636 301)  (636 301)  LC_6 Logic Functioning bit
 (37 13)  (637 301)  (637 301)  LC_6 Logic Functioning bit
 (40 13)  (640 301)  (640 301)  LC_6 Logic Functioning bit
 (41 13)  (641 301)  (641 301)  LC_6 Logic Functioning bit
 (42 13)  (642 301)  (642 301)  LC_6 Logic Functioning bit
 (43 13)  (643 301)  (643 301)  LC_6 Logic Functioning bit
 (21 14)  (621 302)  (621 302)  routing T_12_18.bnl_op_7 <X> T_12_18.lc_trk_g3_7
 (22 14)  (622 302)  (622 302)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (28 14)  (628 302)  (628 302)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 302)  (629 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 302)  (630 302)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 302)  (631 302)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 302)  (633 302)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 302)  (634 302)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (39 14)  (639 302)  (639 302)  LC_7 Logic Functioning bit
 (41 14)  (641 302)  (641 302)  LC_7 Logic Functioning bit
 (50 14)  (650 302)  (650 302)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (621 303)  (621 303)  routing T_12_18.bnl_op_7 <X> T_12_18.lc_trk_g3_7
 (30 15)  (630 303)  (630 303)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 303)  (631 303)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (39 15)  (639 303)  (639 303)  LC_7 Logic Functioning bit
 (41 15)  (641 303)  (641 303)  LC_7 Logic Functioning bit


LogicTile_13_18

 (11 0)  (665 288)  (665 288)  routing T_13_18.sp4_h_l_45 <X> T_13_18.sp4_v_b_2
 (13 0)  (667 288)  (667 288)  routing T_13_18.sp4_h_l_45 <X> T_13_18.sp4_v_b_2
 (14 0)  (668 288)  (668 288)  routing T_13_18.lft_op_0 <X> T_13_18.lc_trk_g0_0
 (21 0)  (675 288)  (675 288)  routing T_13_18.sp4_h_r_19 <X> T_13_18.lc_trk_g0_3
 (22 0)  (676 288)  (676 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (677 288)  (677 288)  routing T_13_18.sp4_h_r_19 <X> T_13_18.lc_trk_g0_3
 (24 0)  (678 288)  (678 288)  routing T_13_18.sp4_h_r_19 <X> T_13_18.lc_trk_g0_3
 (28 0)  (682 288)  (682 288)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 288)  (685 288)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 288)  (688 288)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (38 0)  (692 288)  (692 288)  LC_0 Logic Functioning bit
 (12 1)  (666 289)  (666 289)  routing T_13_18.sp4_h_l_45 <X> T_13_18.sp4_v_b_2
 (15 1)  (669 289)  (669 289)  routing T_13_18.lft_op_0 <X> T_13_18.lc_trk_g0_0
 (17 1)  (671 289)  (671 289)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (675 289)  (675 289)  routing T_13_18.sp4_h_r_19 <X> T_13_18.lc_trk_g0_3
 (30 1)  (684 289)  (684 289)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 289)  (685 289)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 289)  (690 289)  LC_0 Logic Functioning bit
 (38 1)  (692 289)  (692 289)  LC_0 Logic Functioning bit
 (48 1)  (702 289)  (702 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (705 289)  (705 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (707 289)  (707 289)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 290)  (685 290)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 290)  (688 290)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (37 2)  (691 290)  (691 290)  LC_1 Logic Functioning bit
 (40 2)  (694 290)  (694 290)  LC_1 Logic Functioning bit
 (41 2)  (695 290)  (695 290)  LC_1 Logic Functioning bit
 (46 2)  (700 290)  (700 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (704 290)  (704 290)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (676 291)  (676 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (678 291)  (678 291)  routing T_13_18.bot_op_6 <X> T_13_18.lc_trk_g0_6
 (27 3)  (681 291)  (681 291)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 291)  (682 291)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (690 291)  (690 291)  LC_1 Logic Functioning bit
 (37 3)  (691 291)  (691 291)  LC_1 Logic Functioning bit
 (38 3)  (692 291)  (692 291)  LC_1 Logic Functioning bit
 (40 3)  (694 291)  (694 291)  LC_1 Logic Functioning bit
 (48 3)  (702 291)  (702 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (705 291)  (705 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (707 291)  (707 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (12 4)  (666 292)  (666 292)  routing T_13_18.sp4_v_t_40 <X> T_13_18.sp4_h_r_5
 (14 4)  (668 292)  (668 292)  routing T_13_18.wire_logic_cluster/lc_0/out <X> T_13_18.lc_trk_g1_0
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 292)  (678 292)  routing T_13_18.bot_op_3 <X> T_13_18.lc_trk_g1_3
 (26 4)  (680 292)  (680 292)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 292)  (682 292)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 292)  (684 292)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 292)  (687 292)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (38 4)  (692 292)  (692 292)  LC_2 Logic Functioning bit
 (39 4)  (693 292)  (693 292)  LC_2 Logic Functioning bit
 (42 4)  (696 292)  (696 292)  LC_2 Logic Functioning bit
 (43 4)  (697 292)  (697 292)  LC_2 Logic Functioning bit
 (50 4)  (704 292)  (704 292)  Cascade bit: LH_LC02_inmux02_5

 (8 5)  (662 293)  (662 293)  routing T_13_18.sp4_h_l_47 <X> T_13_18.sp4_v_b_4
 (9 5)  (663 293)  (663 293)  routing T_13_18.sp4_h_l_47 <X> T_13_18.sp4_v_b_4
 (10 5)  (664 293)  (664 293)  routing T_13_18.sp4_h_l_47 <X> T_13_18.sp4_v_b_4
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (680 293)  (680 293)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 293)  (681 293)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 293)  (682 293)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (690 293)  (690 293)  LC_2 Logic Functioning bit
 (37 5)  (691 293)  (691 293)  LC_2 Logic Functioning bit
 (40 5)  (694 293)  (694 293)  LC_2 Logic Functioning bit
 (41 5)  (695 293)  (695 293)  LC_2 Logic Functioning bit
 (46 5)  (700 293)  (700 293)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (15 6)  (669 294)  (669 294)  routing T_13_18.bot_op_5 <X> T_13_18.lc_trk_g1_5
 (17 6)  (671 294)  (671 294)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (679 294)  (679 294)  routing T_13_18.lft_op_6 <X> T_13_18.lc_trk_g1_6
 (26 6)  (680 294)  (680 294)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (31 6)  (685 294)  (685 294)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 294)  (687 294)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (38 6)  (692 294)  (692 294)  LC_3 Logic Functioning bit
 (39 6)  (693 294)  (693 294)  LC_3 Logic Functioning bit
 (42 6)  (696 294)  (696 294)  LC_3 Logic Functioning bit
 (22 7)  (676 295)  (676 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 295)  (678 295)  routing T_13_18.lft_op_6 <X> T_13_18.lc_trk_g1_6
 (26 7)  (680 295)  (680 295)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 295)  (681 295)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 295)  (685 295)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 295)  (686 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (687 295)  (687 295)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.input_2_3
 (35 7)  (689 295)  (689 295)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.input_2_3
 (38 7)  (692 295)  (692 295)  LC_3 Logic Functioning bit
 (39 7)  (693 295)  (693 295)  LC_3 Logic Functioning bit
 (43 7)  (697 295)  (697 295)  LC_3 Logic Functioning bit
 (53 7)  (707 295)  (707 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (669 296)  (669 296)  routing T_13_18.tnr_op_1 <X> T_13_18.lc_trk_g2_1
 (17 8)  (671 296)  (671 296)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (676 296)  (676 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (677 296)  (677 296)  routing T_13_18.sp4_h_r_27 <X> T_13_18.lc_trk_g2_3
 (24 8)  (678 296)  (678 296)  routing T_13_18.sp4_h_r_27 <X> T_13_18.lc_trk_g2_3
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 296)  (685 296)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 296)  (688 296)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 296)  (691 296)  LC_4 Logic Functioning bit
 (39 8)  (693 296)  (693 296)  LC_4 Logic Functioning bit
 (40 8)  (694 296)  (694 296)  LC_4 Logic Functioning bit
 (42 8)  (696 296)  (696 296)  LC_4 Logic Functioning bit
 (21 9)  (675 297)  (675 297)  routing T_13_18.sp4_h_r_27 <X> T_13_18.lc_trk_g2_3
 (26 9)  (680 297)  (680 297)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 297)  (681 297)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 297)  (682 297)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 297)  (684 297)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 297)  (685 297)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 297)  (691 297)  LC_4 Logic Functioning bit
 (39 9)  (693 297)  (693 297)  LC_4 Logic Functioning bit
 (41 9)  (695 297)  (695 297)  LC_4 Logic Functioning bit
 (43 9)  (697 297)  (697 297)  LC_4 Logic Functioning bit
 (15 10)  (669 298)  (669 298)  routing T_13_18.sp4_v_t_32 <X> T_13_18.lc_trk_g2_5
 (16 10)  (670 298)  (670 298)  routing T_13_18.sp4_v_t_32 <X> T_13_18.lc_trk_g2_5
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (27 10)  (681 298)  (681 298)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 298)  (682 298)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 298)  (685 298)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 298)  (687 298)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (37 10)  (691 298)  (691 298)  LC_5 Logic Functioning bit
 (38 10)  (692 298)  (692 298)  LC_5 Logic Functioning bit
 (41 10)  (695 298)  (695 298)  LC_5 Logic Functioning bit
 (43 10)  (697 298)  (697 298)  LC_5 Logic Functioning bit
 (50 10)  (704 298)  (704 298)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (676 299)  (676 299)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (678 299)  (678 299)  routing T_13_18.tnl_op_6 <X> T_13_18.lc_trk_g2_6
 (25 11)  (679 299)  (679 299)  routing T_13_18.tnl_op_6 <X> T_13_18.lc_trk_g2_6
 (27 11)  (681 299)  (681 299)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 299)  (684 299)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 299)  (685 299)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 299)  (690 299)  LC_5 Logic Functioning bit
 (37 11)  (691 299)  (691 299)  LC_5 Logic Functioning bit
 (38 11)  (692 299)  (692 299)  LC_5 Logic Functioning bit
 (42 11)  (696 299)  (696 299)  LC_5 Logic Functioning bit
 (43 11)  (697 299)  (697 299)  LC_5 Logic Functioning bit
 (14 12)  (668 300)  (668 300)  routing T_13_18.sp4_h_r_40 <X> T_13_18.lc_trk_g3_0
 (22 12)  (676 300)  (676 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 300)  (677 300)  routing T_13_18.sp4_h_r_27 <X> T_13_18.lc_trk_g3_3
 (24 12)  (678 300)  (678 300)  routing T_13_18.sp4_h_r_27 <X> T_13_18.lc_trk_g3_3
 (27 12)  (681 300)  (681 300)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 300)  (682 300)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 300)  (688 300)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 300)  (689 300)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.input_2_6
 (38 12)  (692 300)  (692 300)  LC_6 Logic Functioning bit
 (39 12)  (693 300)  (693 300)  LC_6 Logic Functioning bit
 (42 12)  (696 300)  (696 300)  LC_6 Logic Functioning bit
 (43 12)  (697 300)  (697 300)  LC_6 Logic Functioning bit
 (14 13)  (668 301)  (668 301)  routing T_13_18.sp4_h_r_40 <X> T_13_18.lc_trk_g3_0
 (15 13)  (669 301)  (669 301)  routing T_13_18.sp4_h_r_40 <X> T_13_18.lc_trk_g3_0
 (16 13)  (670 301)  (670 301)  routing T_13_18.sp4_h_r_40 <X> T_13_18.lc_trk_g3_0
 (17 13)  (671 301)  (671 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (675 301)  (675 301)  routing T_13_18.sp4_h_r_27 <X> T_13_18.lc_trk_g3_3
 (29 13)  (683 301)  (683 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 301)  (686 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (689 301)  (689 301)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.input_2_6
 (38 13)  (692 301)  (692 301)  LC_6 Logic Functioning bit
 (39 13)  (693 301)  (693 301)  LC_6 Logic Functioning bit
 (40 13)  (694 301)  (694 301)  LC_6 Logic Functioning bit
 (43 13)  (697 301)  (697 301)  LC_6 Logic Functioning bit
 (3 14)  (657 302)  (657 302)  routing T_13_18.sp12_h_r_1 <X> T_13_18.sp12_v_t_22
 (22 14)  (676 302)  (676 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (677 302)  (677 302)  routing T_13_18.sp4_h_r_31 <X> T_13_18.lc_trk_g3_7
 (24 14)  (678 302)  (678 302)  routing T_13_18.sp4_h_r_31 <X> T_13_18.lc_trk_g3_7
 (27 14)  (681 302)  (681 302)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 302)  (685 302)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 302)  (687 302)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (691 302)  (691 302)  LC_7 Logic Functioning bit
 (39 14)  (693 302)  (693 302)  LC_7 Logic Functioning bit
 (40 14)  (694 302)  (694 302)  LC_7 Logic Functioning bit
 (41 14)  (695 302)  (695 302)  LC_7 Logic Functioning bit
 (42 14)  (696 302)  (696 302)  LC_7 Logic Functioning bit
 (43 14)  (697 302)  (697 302)  LC_7 Logic Functioning bit
 (3 15)  (657 303)  (657 303)  routing T_13_18.sp12_h_r_1 <X> T_13_18.sp12_v_t_22
 (21 15)  (675 303)  (675 303)  routing T_13_18.sp4_h_r_31 <X> T_13_18.lc_trk_g3_7
 (26 15)  (680 303)  (680 303)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 303)  (684 303)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 303)  (685 303)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 303)  (690 303)  LC_7 Logic Functioning bit
 (37 15)  (691 303)  (691 303)  LC_7 Logic Functioning bit
 (38 15)  (692 303)  (692 303)  LC_7 Logic Functioning bit
 (39 15)  (693 303)  (693 303)  LC_7 Logic Functioning bit
 (40 15)  (694 303)  (694 303)  LC_7 Logic Functioning bit
 (41 15)  (695 303)  (695 303)  LC_7 Logic Functioning bit
 (42 15)  (696 303)  (696 303)  LC_7 Logic Functioning bit
 (43 15)  (697 303)  (697 303)  LC_7 Logic Functioning bit
 (53 15)  (707 303)  (707 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_14_18

 (15 0)  (723 288)  (723 288)  routing T_14_18.top_op_1 <X> T_14_18.lc_trk_g0_1
 (17 0)  (725 288)  (725 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (734 288)  (734 288)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 288)  (738 288)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 288)  (739 288)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 288)  (741 288)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 288)  (743 288)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.input_2_0
 (37 0)  (745 288)  (745 288)  LC_0 Logic Functioning bit
 (39 0)  (747 288)  (747 288)  LC_0 Logic Functioning bit
 (40 0)  (748 288)  (748 288)  LC_0 Logic Functioning bit
 (41 0)  (749 288)  (749 288)  LC_0 Logic Functioning bit
 (18 1)  (726 289)  (726 289)  routing T_14_18.top_op_1 <X> T_14_18.lc_trk_g0_1
 (26 1)  (734 289)  (734 289)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 289)  (736 289)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 289)  (738 289)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 289)  (739 289)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 289)  (740 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (741 289)  (741 289)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.input_2_0
 (34 1)  (742 289)  (742 289)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.input_2_0
 (38 1)  (746 289)  (746 289)  LC_0 Logic Functioning bit
 (39 1)  (747 289)  (747 289)  LC_0 Logic Functioning bit
 (41 1)  (749 289)  (749 289)  LC_0 Logic Functioning bit
 (43 1)  (751 289)  (751 289)  LC_0 Logic Functioning bit
 (15 2)  (723 290)  (723 290)  routing T_14_18.lft_op_5 <X> T_14_18.lc_trk_g0_5
 (17 2)  (725 290)  (725 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 290)  (726 290)  routing T_14_18.lft_op_5 <X> T_14_18.lc_trk_g0_5
 (22 2)  (730 290)  (730 290)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (732 290)  (732 290)  routing T_14_18.bot_op_7 <X> T_14_18.lc_trk_g0_7
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 290)  (738 290)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 290)  (739 290)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 290)  (742 290)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 290)  (743 290)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.input_2_1
 (38 2)  (746 290)  (746 290)  LC_1 Logic Functioning bit
 (39 2)  (747 290)  (747 290)  LC_1 Logic Functioning bit
 (42 2)  (750 290)  (750 290)  LC_1 Logic Functioning bit
 (43 2)  (751 290)  (751 290)  LC_1 Logic Functioning bit
 (14 3)  (722 291)  (722 291)  routing T_14_18.top_op_4 <X> T_14_18.lc_trk_g0_4
 (15 3)  (723 291)  (723 291)  routing T_14_18.top_op_4 <X> T_14_18.lc_trk_g0_4
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (730 291)  (730 291)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 291)  (732 291)  routing T_14_18.top_op_6 <X> T_14_18.lc_trk_g0_6
 (25 3)  (733 291)  (733 291)  routing T_14_18.top_op_6 <X> T_14_18.lc_trk_g0_6
 (27 3)  (735 291)  (735 291)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 291)  (736 291)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 291)  (738 291)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 291)  (739 291)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 291)  (740 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (741 291)  (741 291)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.input_2_1
 (34 3)  (742 291)  (742 291)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.input_2_1
 (35 3)  (743 291)  (743 291)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.input_2_1
 (36 3)  (744 291)  (744 291)  LC_1 Logic Functioning bit
 (37 3)  (745 291)  (745 291)  LC_1 Logic Functioning bit
 (40 3)  (748 291)  (748 291)  LC_1 Logic Functioning bit
 (41 3)  (749 291)  (749 291)  LC_1 Logic Functioning bit
 (15 4)  (723 292)  (723 292)  routing T_14_18.lft_op_1 <X> T_14_18.lc_trk_g1_1
 (17 4)  (725 292)  (725 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 292)  (726 292)  routing T_14_18.lft_op_1 <X> T_14_18.lc_trk_g1_1
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 292)  (732 292)  routing T_14_18.top_op_3 <X> T_14_18.lc_trk_g1_3
 (21 5)  (729 293)  (729 293)  routing T_14_18.top_op_3 <X> T_14_18.lc_trk_g1_3
 (22 6)  (730 294)  (730 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (731 294)  (731 294)  routing T_14_18.sp4_v_b_23 <X> T_14_18.lc_trk_g1_7
 (24 6)  (732 294)  (732 294)  routing T_14_18.sp4_v_b_23 <X> T_14_18.lc_trk_g1_7
 (28 6)  (736 294)  (736 294)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 294)  (738 294)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 294)  (742 294)  routing T_14_18.lc_trk_g1_1 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 294)  (744 294)  LC_3 Logic Functioning bit
 (37 6)  (745 294)  (745 294)  LC_3 Logic Functioning bit
 (38 6)  (746 294)  (746 294)  LC_3 Logic Functioning bit
 (39 6)  (747 294)  (747 294)  LC_3 Logic Functioning bit
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (40 7)  (748 295)  (748 295)  LC_3 Logic Functioning bit
 (41 7)  (749 295)  (749 295)  LC_3 Logic Functioning bit
 (42 7)  (750 295)  (750 295)  LC_3 Logic Functioning bit
 (43 7)  (751 295)  (751 295)  LC_3 Logic Functioning bit
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 296)  (739 296)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (743 296)  (743 296)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.input_2_4
 (38 8)  (746 296)  (746 296)  LC_4 Logic Functioning bit
 (39 8)  (747 296)  (747 296)  LC_4 Logic Functioning bit
 (42 8)  (750 296)  (750 296)  LC_4 Logic Functioning bit
 (43 8)  (751 296)  (751 296)  LC_4 Logic Functioning bit
 (27 9)  (735 297)  (735 297)  routing T_14_18.lc_trk_g1_1 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 297)  (740 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (741 297)  (741 297)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.input_2_4
 (34 9)  (742 297)  (742 297)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.input_2_4
 (35 9)  (743 297)  (743 297)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.input_2_4
 (36 9)  (744 297)  (744 297)  LC_4 Logic Functioning bit
 (37 9)  (745 297)  (745 297)  LC_4 Logic Functioning bit
 (40 9)  (748 297)  (748 297)  LC_4 Logic Functioning bit
 (41 9)  (749 297)  (749 297)  LC_4 Logic Functioning bit
 (22 10)  (730 298)  (730 298)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (732 298)  (732 298)  routing T_14_18.tnl_op_7 <X> T_14_18.lc_trk_g2_7
 (28 10)  (736 298)  (736 298)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 298)  (738 298)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 298)  (742 298)  routing T_14_18.lc_trk_g1_1 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (38 10)  (746 298)  (746 298)  LC_5 Logic Functioning bit
 (39 10)  (747 298)  (747 298)  LC_5 Logic Functioning bit
 (42 10)  (750 298)  (750 298)  LC_5 Logic Functioning bit
 (43 10)  (751 298)  (751 298)  LC_5 Logic Functioning bit
 (14 11)  (722 299)  (722 299)  routing T_14_18.tnl_op_4 <X> T_14_18.lc_trk_g2_4
 (15 11)  (723 299)  (723 299)  routing T_14_18.tnl_op_4 <X> T_14_18.lc_trk_g2_4
 (17 11)  (725 299)  (725 299)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (729 299)  (729 299)  routing T_14_18.tnl_op_7 <X> T_14_18.lc_trk_g2_7
 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (731 299)  (731 299)  routing T_14_18.sp4_h_r_30 <X> T_14_18.lc_trk_g2_6
 (24 11)  (732 299)  (732 299)  routing T_14_18.sp4_h_r_30 <X> T_14_18.lc_trk_g2_6
 (25 11)  (733 299)  (733 299)  routing T_14_18.sp4_h_r_30 <X> T_14_18.lc_trk_g2_6
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 299)  (740 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (741 299)  (741 299)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.input_2_5
 (34 11)  (742 299)  (742 299)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.input_2_5
 (35 11)  (743 299)  (743 299)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.input_2_5
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (40 11)  (748 299)  (748 299)  LC_5 Logic Functioning bit
 (41 11)  (749 299)  (749 299)  LC_5 Logic Functioning bit
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 300)  (739 300)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 300)  (741 300)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 300)  (742 300)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 300)  (743 300)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.input_2_6
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (37 12)  (745 300)  (745 300)  LC_6 Logic Functioning bit
 (40 12)  (748 300)  (748 300)  LC_6 Logic Functioning bit
 (41 12)  (749 300)  (749 300)  LC_6 Logic Functioning bit
 (14 13)  (722 301)  (722 301)  routing T_14_18.tnl_op_0 <X> T_14_18.lc_trk_g3_0
 (15 13)  (723 301)  (723 301)  routing T_14_18.tnl_op_0 <X> T_14_18.lc_trk_g3_0
 (17 13)  (725 301)  (725 301)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (735 301)  (735 301)  routing T_14_18.lc_trk_g1_1 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 301)  (740 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (741 301)  (741 301)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.input_2_6
 (34 13)  (742 301)  (742 301)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.input_2_6
 (38 13)  (746 301)  (746 301)  LC_6 Logic Functioning bit
 (39 13)  (747 301)  (747 301)  LC_6 Logic Functioning bit
 (42 13)  (750 301)  (750 301)  LC_6 Logic Functioning bit
 (43 13)  (751 301)  (751 301)  LC_6 Logic Functioning bit
 (17 14)  (725 302)  (725 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (729 302)  (729 302)  routing T_14_18.sp4_v_t_26 <X> T_14_18.lc_trk_g3_7
 (22 14)  (730 302)  (730 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (731 302)  (731 302)  routing T_14_18.sp4_v_t_26 <X> T_14_18.lc_trk_g3_7
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 302)  (738 302)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 302)  (742 302)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 302)  (744 302)  LC_7 Logic Functioning bit
 (38 14)  (746 302)  (746 302)  LC_7 Logic Functioning bit
 (41 14)  (749 302)  (749 302)  LC_7 Logic Functioning bit
 (43 14)  (751 302)  (751 302)  LC_7 Logic Functioning bit
 (48 14)  (756 302)  (756 302)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (758 302)  (758 302)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (760 302)  (760 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (722 303)  (722 303)  routing T_14_18.tnl_op_4 <X> T_14_18.lc_trk_g3_4
 (15 15)  (723 303)  (723 303)  routing T_14_18.tnl_op_4 <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (729 303)  (729 303)  routing T_14_18.sp4_v_t_26 <X> T_14_18.lc_trk_g3_7
 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (731 303)  (731 303)  routing T_14_18.sp4_h_r_30 <X> T_14_18.lc_trk_g3_6
 (24 15)  (732 303)  (732 303)  routing T_14_18.sp4_h_r_30 <X> T_14_18.lc_trk_g3_6
 (25 15)  (733 303)  (733 303)  routing T_14_18.sp4_h_r_30 <X> T_14_18.lc_trk_g3_6
 (26 15)  (734 303)  (734 303)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 303)  (739 303)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 303)  (744 303)  LC_7 Logic Functioning bit
 (37 15)  (745 303)  (745 303)  LC_7 Logic Functioning bit
 (38 15)  (746 303)  (746 303)  LC_7 Logic Functioning bit
 (41 15)  (749 303)  (749 303)  LC_7 Logic Functioning bit
 (43 15)  (751 303)  (751 303)  LC_7 Logic Functioning bit


LogicTile_15_18

 (14 0)  (776 288)  (776 288)  routing T_15_18.sp4_v_b_8 <X> T_15_18.lc_trk_g0_0
 (15 0)  (777 288)  (777 288)  routing T_15_18.lft_op_1 <X> T_15_18.lc_trk_g0_1
 (17 0)  (779 288)  (779 288)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (780 288)  (780 288)  routing T_15_18.lft_op_1 <X> T_15_18.lc_trk_g0_1
 (21 0)  (783 288)  (783 288)  routing T_15_18.wire_logic_cluster/lc_3/out <X> T_15_18.lc_trk_g0_3
 (22 0)  (784 288)  (784 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (789 288)  (789 288)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 288)  (790 288)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 288)  (795 288)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 288)  (797 288)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.input_2_0
 (38 0)  (800 288)  (800 288)  LC_0 Logic Functioning bit
 (39 0)  (801 288)  (801 288)  LC_0 Logic Functioning bit
 (42 0)  (804 288)  (804 288)  LC_0 Logic Functioning bit
 (43 0)  (805 288)  (805 288)  LC_0 Logic Functioning bit
 (14 1)  (776 289)  (776 289)  routing T_15_18.sp4_v_b_8 <X> T_15_18.lc_trk_g0_0
 (16 1)  (778 289)  (778 289)  routing T_15_18.sp4_v_b_8 <X> T_15_18.lc_trk_g0_0
 (17 1)  (779 289)  (779 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (29 1)  (791 289)  (791 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 289)  (792 289)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 289)  (794 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (796 289)  (796 289)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.input_2_0
 (36 1)  (798 289)  (798 289)  LC_0 Logic Functioning bit
 (37 1)  (799 289)  (799 289)  LC_0 Logic Functioning bit
 (40 1)  (802 289)  (802 289)  LC_0 Logic Functioning bit
 (41 1)  (803 289)  (803 289)  LC_0 Logic Functioning bit
 (26 2)  (788 290)  (788 290)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 290)  (789 290)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 290)  (790 290)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 290)  (796 290)  routing T_15_18.lc_trk_g1_1 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 290)  (798 290)  LC_1 Logic Functioning bit
 (39 2)  (801 290)  (801 290)  LC_1 Logic Functioning bit
 (40 2)  (802 290)  (802 290)  LC_1 Logic Functioning bit
 (43 2)  (805 290)  (805 290)  LC_1 Logic Functioning bit
 (50 2)  (812 290)  (812 290)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (788 291)  (788 291)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 291)  (790 291)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (798 291)  (798 291)  LC_1 Logic Functioning bit
 (37 3)  (799 291)  (799 291)  LC_1 Logic Functioning bit
 (38 3)  (800 291)  (800 291)  LC_1 Logic Functioning bit
 (41 3)  (803 291)  (803 291)  LC_1 Logic Functioning bit
 (15 4)  (777 292)  (777 292)  routing T_15_18.top_op_1 <X> T_15_18.lc_trk_g1_1
 (17 4)  (779 292)  (779 292)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (783 292)  (783 292)  routing T_15_18.lft_op_3 <X> T_15_18.lc_trk_g1_3
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 292)  (786 292)  routing T_15_18.lft_op_3 <X> T_15_18.lc_trk_g1_3
 (28 4)  (790 292)  (790 292)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 292)  (792 292)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 292)  (795 292)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 292)  (797 292)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.input_2_2
 (38 4)  (800 292)  (800 292)  LC_2 Logic Functioning bit
 (18 5)  (780 293)  (780 293)  routing T_15_18.top_op_1 <X> T_15_18.lc_trk_g1_1
 (26 5)  (788 293)  (788 293)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 293)  (790 293)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 293)  (793 293)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 293)  (794 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (796 293)  (796 293)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.input_2_2
 (36 5)  (798 293)  (798 293)  LC_2 Logic Functioning bit
 (38 5)  (800 293)  (800 293)  LC_2 Logic Functioning bit
 (39 5)  (801 293)  (801 293)  LC_2 Logic Functioning bit
 (41 5)  (803 293)  (803 293)  LC_2 Logic Functioning bit
 (43 5)  (805 293)  (805 293)  LC_2 Logic Functioning bit
 (11 6)  (773 294)  (773 294)  routing T_15_18.sp4_h_r_11 <X> T_15_18.sp4_v_t_40
 (13 6)  (775 294)  (775 294)  routing T_15_18.sp4_h_r_11 <X> T_15_18.sp4_v_t_40
 (15 6)  (777 294)  (777 294)  routing T_15_18.sp4_v_b_21 <X> T_15_18.lc_trk_g1_5
 (16 6)  (778 294)  (778 294)  routing T_15_18.sp4_v_b_21 <X> T_15_18.lc_trk_g1_5
 (17 6)  (779 294)  (779 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (788 294)  (788 294)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 294)  (789 294)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 294)  (790 294)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 294)  (792 294)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 294)  (795 294)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 294)  (797 294)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.input_2_3
 (38 6)  (800 294)  (800 294)  LC_3 Logic Functioning bit
 (39 6)  (801 294)  (801 294)  LC_3 Logic Functioning bit
 (42 6)  (804 294)  (804 294)  LC_3 Logic Functioning bit
 (43 6)  (805 294)  (805 294)  LC_3 Logic Functioning bit
 (12 7)  (774 295)  (774 295)  routing T_15_18.sp4_h_r_11 <X> T_15_18.sp4_v_t_40
 (22 7)  (784 295)  (784 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (785 295)  (785 295)  routing T_15_18.sp4_h_r_6 <X> T_15_18.lc_trk_g1_6
 (24 7)  (786 295)  (786 295)  routing T_15_18.sp4_h_r_6 <X> T_15_18.lc_trk_g1_6
 (25 7)  (787 295)  (787 295)  routing T_15_18.sp4_h_r_6 <X> T_15_18.lc_trk_g1_6
 (26 7)  (788 295)  (788 295)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 295)  (789 295)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 295)  (792 295)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 295)  (793 295)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 295)  (794 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (795 295)  (795 295)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.input_2_3
 (35 7)  (797 295)  (797 295)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.input_2_3
 (36 7)  (798 295)  (798 295)  LC_3 Logic Functioning bit
 (37 7)  (799 295)  (799 295)  LC_3 Logic Functioning bit
 (40 7)  (802 295)  (802 295)  LC_3 Logic Functioning bit
 (41 7)  (803 295)  (803 295)  LC_3 Logic Functioning bit
 (5 8)  (767 296)  (767 296)  routing T_15_18.sp4_h_l_38 <X> T_15_18.sp4_h_r_6
 (9 8)  (771 296)  (771 296)  routing T_15_18.sp4_h_l_41 <X> T_15_18.sp4_h_r_7
 (10 8)  (772 296)  (772 296)  routing T_15_18.sp4_h_l_41 <X> T_15_18.sp4_h_r_7
 (15 8)  (777 296)  (777 296)  routing T_15_18.tnl_op_1 <X> T_15_18.lc_trk_g2_1
 (17 8)  (779 296)  (779 296)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (784 296)  (784 296)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (786 296)  (786 296)  routing T_15_18.tnl_op_3 <X> T_15_18.lc_trk_g2_3
 (26 8)  (788 296)  (788 296)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 296)  (789 296)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 296)  (790 296)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 296)  (795 296)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 296)  (797 296)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.input_2_4
 (38 8)  (800 296)  (800 296)  LC_4 Logic Functioning bit
 (39 8)  (801 296)  (801 296)  LC_4 Logic Functioning bit
 (42 8)  (804 296)  (804 296)  LC_4 Logic Functioning bit
 (43 8)  (805 296)  (805 296)  LC_4 Logic Functioning bit
 (4 9)  (766 297)  (766 297)  routing T_15_18.sp4_h_l_38 <X> T_15_18.sp4_h_r_6
 (14 9)  (776 297)  (776 297)  routing T_15_18.tnl_op_0 <X> T_15_18.lc_trk_g2_0
 (15 9)  (777 297)  (777 297)  routing T_15_18.tnl_op_0 <X> T_15_18.lc_trk_g2_0
 (17 9)  (779 297)  (779 297)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (780 297)  (780 297)  routing T_15_18.tnl_op_1 <X> T_15_18.lc_trk_g2_1
 (21 9)  (783 297)  (783 297)  routing T_15_18.tnl_op_3 <X> T_15_18.lc_trk_g2_3
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (786 297)  (786 297)  routing T_15_18.tnl_op_2 <X> T_15_18.lc_trk_g2_2
 (25 9)  (787 297)  (787 297)  routing T_15_18.tnl_op_2 <X> T_15_18.lc_trk_g2_2
 (27 9)  (789 297)  (789 297)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 297)  (790 297)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 297)  (792 297)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 297)  (794 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (796 297)  (796 297)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.input_2_4
 (36 9)  (798 297)  (798 297)  LC_4 Logic Functioning bit
 (37 9)  (799 297)  (799 297)  LC_4 Logic Functioning bit
 (40 9)  (802 297)  (802 297)  LC_4 Logic Functioning bit
 (41 9)  (803 297)  (803 297)  LC_4 Logic Functioning bit
 (15 10)  (777 298)  (777 298)  routing T_15_18.tnl_op_5 <X> T_15_18.lc_trk_g2_5
 (17 10)  (779 298)  (779 298)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (784 298)  (784 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (785 298)  (785 298)  routing T_15_18.sp12_v_b_23 <X> T_15_18.lc_trk_g2_7
 (27 10)  (789 298)  (789 298)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 298)  (791 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 298)  (792 298)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 298)  (796 298)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 298)  (797 298)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.input_2_5
 (37 10)  (799 298)  (799 298)  LC_5 Logic Functioning bit
 (38 10)  (800 298)  (800 298)  LC_5 Logic Functioning bit
 (39 10)  (801 298)  (801 298)  LC_5 Logic Functioning bit
 (40 10)  (802 298)  (802 298)  LC_5 Logic Functioning bit
 (41 10)  (803 298)  (803 298)  LC_5 Logic Functioning bit
 (43 10)  (805 298)  (805 298)  LC_5 Logic Functioning bit
 (18 11)  (780 299)  (780 299)  routing T_15_18.tnl_op_5 <X> T_15_18.lc_trk_g2_5
 (21 11)  (783 299)  (783 299)  routing T_15_18.sp12_v_b_23 <X> T_15_18.lc_trk_g2_7
 (29 11)  (791 299)  (791 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 299)  (793 299)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 299)  (794 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (795 299)  (795 299)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.input_2_5
 (35 11)  (797 299)  (797 299)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.input_2_5
 (36 11)  (798 299)  (798 299)  LC_5 Logic Functioning bit
 (37 11)  (799 299)  (799 299)  LC_5 Logic Functioning bit
 (38 11)  (800 299)  (800 299)  LC_5 Logic Functioning bit
 (39 11)  (801 299)  (801 299)  LC_5 Logic Functioning bit
 (40 11)  (802 299)  (802 299)  LC_5 Logic Functioning bit
 (41 11)  (803 299)  (803 299)  LC_5 Logic Functioning bit
 (42 11)  (804 299)  (804 299)  LC_5 Logic Functioning bit
 (43 11)  (805 299)  (805 299)  LC_5 Logic Functioning bit
 (15 12)  (777 300)  (777 300)  routing T_15_18.sp4_h_r_41 <X> T_15_18.lc_trk_g3_1
 (16 12)  (778 300)  (778 300)  routing T_15_18.sp4_h_r_41 <X> T_15_18.lc_trk_g3_1
 (17 12)  (779 300)  (779 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (780 300)  (780 300)  routing T_15_18.sp4_h_r_41 <X> T_15_18.lc_trk_g3_1
 (21 12)  (783 300)  (783 300)  routing T_15_18.sp4_v_t_22 <X> T_15_18.lc_trk_g3_3
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (785 300)  (785 300)  routing T_15_18.sp4_v_t_22 <X> T_15_18.lc_trk_g3_3
 (25 12)  (787 300)  (787 300)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g3_2
 (27 12)  (789 300)  (789 300)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 300)  (790 300)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 300)  (791 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 300)  (792 300)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (798 300)  (798 300)  LC_6 Logic Functioning bit
 (37 12)  (799 300)  (799 300)  LC_6 Logic Functioning bit
 (38 12)  (800 300)  (800 300)  LC_6 Logic Functioning bit
 (40 12)  (802 300)  (802 300)  LC_6 Logic Functioning bit
 (50 12)  (812 300)  (812 300)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (780 301)  (780 301)  routing T_15_18.sp4_h_r_41 <X> T_15_18.lc_trk_g3_1
 (21 13)  (783 301)  (783 301)  routing T_15_18.sp4_v_t_22 <X> T_15_18.lc_trk_g3_3
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (785 301)  (785 301)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g3_2
 (24 13)  (786 301)  (786 301)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g3_2
 (25 13)  (787 301)  (787 301)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g3_2
 (26 13)  (788 301)  (788 301)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 301)  (789 301)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 301)  (790 301)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 301)  (791 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 301)  (793 301)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (39 13)  (801 301)  (801 301)  LC_6 Logic Functioning bit
 (41 13)  (803 301)  (803 301)  LC_6 Logic Functioning bit
 (42 13)  (804 301)  (804 301)  LC_6 Logic Functioning bit
 (43 13)  (805 301)  (805 301)  LC_6 Logic Functioning bit
 (12 14)  (774 302)  (774 302)  routing T_15_18.sp4_h_r_8 <X> T_15_18.sp4_h_l_46
 (15 14)  (777 302)  (777 302)  routing T_15_18.sp4_h_l_16 <X> T_15_18.lc_trk_g3_5
 (16 14)  (778 302)  (778 302)  routing T_15_18.sp4_h_l_16 <X> T_15_18.lc_trk_g3_5
 (17 14)  (779 302)  (779 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (783 302)  (783 302)  routing T_15_18.bnl_op_7 <X> T_15_18.lc_trk_g3_7
 (22 14)  (784 302)  (784 302)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (788 302)  (788 302)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 302)  (789 302)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 302)  (790 302)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 302)  (791 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 302)  (794 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 302)  (795 302)  routing T_15_18.lc_trk_g2_0 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 302)  (798 302)  LC_7 Logic Functioning bit
 (37 14)  (799 302)  (799 302)  LC_7 Logic Functioning bit
 (40 14)  (802 302)  (802 302)  LC_7 Logic Functioning bit
 (41 14)  (803 302)  (803 302)  LC_7 Logic Functioning bit
 (50 14)  (812 302)  (812 302)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (765 303)  (765 303)  routing T_15_18.sp12_h_l_22 <X> T_15_18.sp12_v_t_22
 (13 15)  (775 303)  (775 303)  routing T_15_18.sp4_h_r_8 <X> T_15_18.sp4_h_l_46
 (14 15)  (776 303)  (776 303)  routing T_15_18.tnl_op_4 <X> T_15_18.lc_trk_g3_4
 (15 15)  (777 303)  (777 303)  routing T_15_18.tnl_op_4 <X> T_15_18.lc_trk_g3_4
 (17 15)  (779 303)  (779 303)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (780 303)  (780 303)  routing T_15_18.sp4_h_l_16 <X> T_15_18.lc_trk_g3_5
 (21 15)  (783 303)  (783 303)  routing T_15_18.bnl_op_7 <X> T_15_18.lc_trk_g3_7
 (26 15)  (788 303)  (788 303)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 303)  (790 303)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 303)  (791 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (799 303)  (799 303)  LC_7 Logic Functioning bit
 (38 15)  (800 303)  (800 303)  LC_7 Logic Functioning bit
 (41 15)  (803 303)  (803 303)  LC_7 Logic Functioning bit
 (42 15)  (804 303)  (804 303)  LC_7 Logic Functioning bit


LogicTile_16_18

 (22 1)  (838 289)  (838 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (839 289)  (839 289)  routing T_16_18.sp4_v_b_18 <X> T_16_18.lc_trk_g0_2
 (24 1)  (840 289)  (840 289)  routing T_16_18.sp4_v_b_18 <X> T_16_18.lc_trk_g0_2
 (12 2)  (828 290)  (828 290)  routing T_16_18.sp4_h_r_11 <X> T_16_18.sp4_h_l_39
 (14 2)  (830 290)  (830 290)  routing T_16_18.lft_op_4 <X> T_16_18.lc_trk_g0_4
 (13 3)  (829 291)  (829 291)  routing T_16_18.sp4_h_r_11 <X> T_16_18.sp4_h_l_39
 (15 3)  (831 291)  (831 291)  routing T_16_18.lft_op_4 <X> T_16_18.lc_trk_g0_4
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 4)  (842 292)  (842 292)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 292)  (844 292)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 292)  (845 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 292)  (846 292)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 292)  (847 292)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 292)  (849 292)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 292)  (850 292)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 292)  (853 292)  LC_2 Logic Functioning bit
 (38 4)  (854 292)  (854 292)  LC_2 Logic Functioning bit
 (39 4)  (855 292)  (855 292)  LC_2 Logic Functioning bit
 (41 4)  (857 292)  (857 292)  LC_2 Logic Functioning bit
 (42 4)  (858 292)  (858 292)  LC_2 Logic Functioning bit
 (43 4)  (859 292)  (859 292)  LC_2 Logic Functioning bit
 (47 4)  (863 292)  (863 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (842 293)  (842 293)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 293)  (844 293)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 293)  (845 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 293)  (846 293)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 293)  (848 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (851 293)  (851 293)  routing T_16_18.lc_trk_g0_2 <X> T_16_18.input_2_2
 (37 5)  (853 293)  (853 293)  LC_2 Logic Functioning bit
 (41 5)  (857 293)  (857 293)  LC_2 Logic Functioning bit
 (14 6)  (830 294)  (830 294)  routing T_16_18.sp4_v_t_1 <X> T_16_18.lc_trk_g1_4
 (14 7)  (830 295)  (830 295)  routing T_16_18.sp4_v_t_1 <X> T_16_18.lc_trk_g1_4
 (16 7)  (832 295)  (832 295)  routing T_16_18.sp4_v_t_1 <X> T_16_18.lc_trk_g1_4
 (17 7)  (833 295)  (833 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (838 295)  (838 295)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (840 295)  (840 295)  routing T_16_18.top_op_6 <X> T_16_18.lc_trk_g1_6
 (25 7)  (841 295)  (841 295)  routing T_16_18.top_op_6 <X> T_16_18.lc_trk_g1_6
 (21 10)  (837 298)  (837 298)  routing T_16_18.bnl_op_7 <X> T_16_18.lc_trk_g2_7
 (22 10)  (838 298)  (838 298)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (842 298)  (842 298)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 298)  (845 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 298)  (846 298)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 298)  (849 298)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 298)  (850 298)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (5 11)  (821 299)  (821 299)  routing T_16_18.sp4_h_l_43 <X> T_16_18.sp4_v_t_43
 (8 11)  (824 299)  (824 299)  routing T_16_18.sp4_h_l_42 <X> T_16_18.sp4_v_t_42
 (21 11)  (837 299)  (837 299)  routing T_16_18.bnl_op_7 <X> T_16_18.lc_trk_g2_7
 (22 11)  (838 299)  (838 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 299)  (841 299)  routing T_16_18.sp4_r_v_b_38 <X> T_16_18.lc_trk_g2_6
 (27 11)  (843 299)  (843 299)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 299)  (845 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 299)  (847 299)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 299)  (853 299)  LC_5 Logic Functioning bit
 (39 11)  (855 299)  (855 299)  LC_5 Logic Functioning bit
 (15 12)  (831 300)  (831 300)  routing T_16_18.sp4_h_r_41 <X> T_16_18.lc_trk_g3_1
 (16 12)  (832 300)  (832 300)  routing T_16_18.sp4_h_r_41 <X> T_16_18.lc_trk_g3_1
 (17 12)  (833 300)  (833 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (834 300)  (834 300)  routing T_16_18.sp4_h_r_41 <X> T_16_18.lc_trk_g3_1
 (22 12)  (838 300)  (838 300)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (840 300)  (840 300)  routing T_16_18.tnl_op_3 <X> T_16_18.lc_trk_g3_3
 (25 12)  (841 300)  (841 300)  routing T_16_18.bnl_op_2 <X> T_16_18.lc_trk_g3_2
 (27 12)  (843 300)  (843 300)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 300)  (844 300)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 300)  (845 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 300)  (847 300)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 300)  (850 300)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 300)  (852 300)  LC_6 Logic Functioning bit
 (37 12)  (853 300)  (853 300)  LC_6 Logic Functioning bit
 (38 12)  (854 300)  (854 300)  LC_6 Logic Functioning bit
 (39 12)  (855 300)  (855 300)  LC_6 Logic Functioning bit
 (42 12)  (858 300)  (858 300)  LC_6 Logic Functioning bit
 (43 12)  (859 300)  (859 300)  LC_6 Logic Functioning bit
 (50 12)  (866 300)  (866 300)  Cascade bit: LH_LC06_inmux02_5

 (12 13)  (828 301)  (828 301)  routing T_16_18.sp4_h_r_11 <X> T_16_18.sp4_v_b_11
 (18 13)  (834 301)  (834 301)  routing T_16_18.sp4_h_r_41 <X> T_16_18.lc_trk_g3_1
 (21 13)  (837 301)  (837 301)  routing T_16_18.tnl_op_3 <X> T_16_18.lc_trk_g3_3
 (22 13)  (838 301)  (838 301)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (841 301)  (841 301)  routing T_16_18.bnl_op_2 <X> T_16_18.lc_trk_g3_2
 (27 13)  (843 301)  (843 301)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 301)  (844 301)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 301)  (845 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 301)  (846 301)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 301)  (847 301)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (40 13)  (856 301)  (856 301)  LC_6 Logic Functioning bit
 (41 13)  (857 301)  (857 301)  LC_6 Logic Functioning bit
 (22 14)  (838 302)  (838 302)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (840 302)  (840 302)  routing T_16_18.tnl_op_7 <X> T_16_18.lc_trk_g3_7
 (26 14)  (842 302)  (842 302)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 302)  (847 302)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 302)  (849 302)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 302)  (850 302)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 302)  (852 302)  LC_7 Logic Functioning bit
 (38 14)  (854 302)  (854 302)  LC_7 Logic Functioning bit
 (40 14)  (856 302)  (856 302)  LC_7 Logic Functioning bit
 (42 14)  (858 302)  (858 302)  LC_7 Logic Functioning bit
 (47 14)  (863 302)  (863 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (866 302)  (866 302)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (833 303)  (833 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (837 303)  (837 303)  routing T_16_18.tnl_op_7 <X> T_16_18.lc_trk_g3_7
 (22 15)  (838 303)  (838 303)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (839 303)  (839 303)  routing T_16_18.sp12_v_t_21 <X> T_16_18.lc_trk_g3_6
 (25 15)  (841 303)  (841 303)  routing T_16_18.sp12_v_t_21 <X> T_16_18.lc_trk_g3_6
 (26 15)  (842 303)  (842 303)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 303)  (843 303)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 303)  (844 303)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 303)  (846 303)  routing T_16_18.lc_trk_g0_2 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 303)  (847 303)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 303)  (852 303)  LC_7 Logic Functioning bit
 (37 15)  (853 303)  (853 303)  LC_7 Logic Functioning bit
 (40 15)  (856 303)  (856 303)  LC_7 Logic Functioning bit
 (42 15)  (858 303)  (858 303)  LC_7 Logic Functioning bit


LogicTile_18_18

 (6 0)  (934 288)  (934 288)  routing T_18_18.sp4_h_r_7 <X> T_18_18.sp4_v_b_0
 (22 0)  (950 288)  (950 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (951 288)  (951 288)  routing T_18_18.sp4_v_b_19 <X> T_18_18.lc_trk_g0_3
 (24 0)  (952 288)  (952 288)  routing T_18_18.sp4_v_b_19 <X> T_18_18.lc_trk_g0_3
 (22 4)  (950 292)  (950 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (951 292)  (951 292)  routing T_18_18.sp12_h_r_11 <X> T_18_18.lc_trk_g1_3
 (25 4)  (953 292)  (953 292)  routing T_18_18.sp4_h_r_10 <X> T_18_18.lc_trk_g1_2
 (22 5)  (950 293)  (950 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (951 293)  (951 293)  routing T_18_18.sp4_h_r_10 <X> T_18_18.lc_trk_g1_2
 (24 5)  (952 293)  (952 293)  routing T_18_18.sp4_h_r_10 <X> T_18_18.lc_trk_g1_2
 (25 8)  (953 296)  (953 296)  routing T_18_18.sp4_h_r_42 <X> T_18_18.lc_trk_g2_2
 (22 9)  (950 297)  (950 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (951 297)  (951 297)  routing T_18_18.sp4_h_r_42 <X> T_18_18.lc_trk_g2_2
 (24 9)  (952 297)  (952 297)  routing T_18_18.sp4_h_r_42 <X> T_18_18.lc_trk_g2_2
 (25 9)  (953 297)  (953 297)  routing T_18_18.sp4_h_r_42 <X> T_18_18.lc_trk_g2_2
 (28 14)  (956 302)  (956 302)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 302)  (957 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 302)  (960 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 302)  (962 302)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 302)  (964 302)  LC_7 Logic Functioning bit
 (51 14)  (979 302)  (979 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (954 303)  (954 303)  routing T_18_18.lc_trk_g0_3 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 303)  (957 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 303)  (958 303)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 303)  (959 303)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 303)  (960 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (962 303)  (962 303)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.input_2_7
 (35 15)  (963 303)  (963 303)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.input_2_7
 (36 15)  (964 303)  (964 303)  LC_7 Logic Functioning bit
 (37 15)  (965 303)  (965 303)  LC_7 Logic Functioning bit
 (42 15)  (970 303)  (970 303)  LC_7 Logic Functioning bit
 (47 15)  (975 303)  (975 303)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_19_18

 (2 4)  (984 292)  (984 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (4 5)  (986 293)  (986 293)  routing T_19_18.sp4_h_l_42 <X> T_19_18.sp4_h_r_3
 (6 5)  (988 293)  (988 293)  routing T_19_18.sp4_h_l_42 <X> T_19_18.sp4_h_r_3
 (11 11)  (993 299)  (993 299)  routing T_19_18.sp4_h_r_8 <X> T_19_18.sp4_h_l_45


LogicTile_20_18

 (12 14)  (1048 302)  (1048 302)  routing T_20_18.sp4_h_r_8 <X> T_20_18.sp4_h_l_46
 (13 15)  (1049 303)  (1049 303)  routing T_20_18.sp4_h_r_8 <X> T_20_18.sp4_h_l_46


LogicTile_21_18

 (4 13)  (1094 301)  (1094 301)  routing T_21_18.sp4_v_t_41 <X> T_21_18.sp4_h_r_9


LogicTile_22_18

 (26 0)  (1170 288)  (1170 288)  routing T_22_18.lc_trk_g2_6 <X> T_22_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (1171 288)  (1171 288)  routing T_22_18.lc_trk_g1_4 <X> T_22_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 288)  (1173 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 288)  (1174 288)  routing T_22_18.lc_trk_g1_4 <X> T_22_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 288)  (1175 288)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 288)  (1176 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 288)  (1177 288)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 288)  (1178 288)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 288)  (1180 288)  LC_0 Logic Functioning bit
 (37 0)  (1181 288)  (1181 288)  LC_0 Logic Functioning bit
 (38 0)  (1182 288)  (1182 288)  LC_0 Logic Functioning bit
 (39 0)  (1183 288)  (1183 288)  LC_0 Logic Functioning bit
 (41 0)  (1185 288)  (1185 288)  LC_0 Logic Functioning bit
 (43 0)  (1187 288)  (1187 288)  LC_0 Logic Functioning bit
 (14 1)  (1158 289)  (1158 289)  routing T_22_18.sp4_r_v_b_35 <X> T_22_18.lc_trk_g0_0
 (17 1)  (1161 289)  (1161 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (26 1)  (1170 289)  (1170 289)  routing T_22_18.lc_trk_g2_6 <X> T_22_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 289)  (1172 289)  routing T_22_18.lc_trk_g2_6 <X> T_22_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 289)  (1173 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (1180 289)  (1180 289)  LC_0 Logic Functioning bit
 (38 1)  (1182 289)  (1182 289)  LC_0 Logic Functioning bit
 (47 1)  (1191 289)  (1191 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (14 4)  (1158 292)  (1158 292)  routing T_22_18.bnr_op_0 <X> T_22_18.lc_trk_g1_0
 (14 5)  (1158 293)  (1158 293)  routing T_22_18.bnr_op_0 <X> T_22_18.lc_trk_g1_0
 (17 5)  (1161 293)  (1161 293)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (3 7)  (1147 295)  (1147 295)  routing T_22_18.sp12_h_l_23 <X> T_22_18.sp12_v_t_23
 (14 7)  (1158 295)  (1158 295)  routing T_22_18.sp4_h_r_4 <X> T_22_18.lc_trk_g1_4
 (15 7)  (1159 295)  (1159 295)  routing T_22_18.sp4_h_r_4 <X> T_22_18.lc_trk_g1_4
 (16 7)  (1160 295)  (1160 295)  routing T_22_18.sp4_h_r_4 <X> T_22_18.lc_trk_g1_4
 (17 7)  (1161 295)  (1161 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (29 10)  (1173 298)  (1173 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 298)  (1176 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 298)  (1177 298)  routing T_22_18.lc_trk_g3_1 <X> T_22_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 298)  (1178 298)  routing T_22_18.lc_trk_g3_1 <X> T_22_18.wire_logic_cluster/lc_5/in_3
 (51 10)  (1195 298)  (1195 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (1166 299)  (1166 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1169 299)  (1169 299)  routing T_22_18.sp4_r_v_b_38 <X> T_22_18.lc_trk_g2_6
 (27 11)  (1171 299)  (1171 299)  routing T_22_18.lc_trk_g1_0 <X> T_22_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 299)  (1173 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (41 11)  (1185 299)  (1185 299)  LC_5 Logic Functioning bit
 (43 11)  (1187 299)  (1187 299)  LC_5 Logic Functioning bit
 (46 11)  (1190 299)  (1190 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (1159 300)  (1159 300)  routing T_22_18.rgt_op_1 <X> T_22_18.lc_trk_g3_1
 (17 12)  (1161 300)  (1161 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1162 300)  (1162 300)  routing T_22_18.rgt_op_1 <X> T_22_18.lc_trk_g3_1
 (8 14)  (1152 302)  (1152 302)  routing T_22_18.sp4_h_r_10 <X> T_22_18.sp4_h_l_47
 (17 15)  (1161 303)  (1161 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_23_18

 (22 0)  (1220 288)  (1220 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (1219 289)  (1219 289)  routing T_23_18.sp4_r_v_b_32 <X> T_23_18.lc_trk_g0_3
 (28 2)  (1226 290)  (1226 290)  routing T_23_18.lc_trk_g2_4 <X> T_23_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 290)  (1227 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 290)  (1228 290)  routing T_23_18.lc_trk_g2_4 <X> T_23_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 290)  (1230 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 290)  (1232 290)  routing T_23_18.lc_trk_g1_3 <X> T_23_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 290)  (1234 290)  LC_1 Logic Functioning bit
 (38 2)  (1236 290)  (1236 290)  LC_1 Logic Functioning bit
 (41 2)  (1239 290)  (1239 290)  LC_1 Logic Functioning bit
 (43 2)  (1241 290)  (1241 290)  LC_1 Logic Functioning bit
 (26 3)  (1224 291)  (1224 291)  routing T_23_18.lc_trk_g0_3 <X> T_23_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 291)  (1227 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (1229 291)  (1229 291)  routing T_23_18.lc_trk_g1_3 <X> T_23_18.wire_logic_cluster/lc_1/in_3
 (37 3)  (1235 291)  (1235 291)  LC_1 Logic Functioning bit
 (39 3)  (1237 291)  (1237 291)  LC_1 Logic Functioning bit
 (41 3)  (1239 291)  (1239 291)  LC_1 Logic Functioning bit
 (43 3)  (1241 291)  (1241 291)  LC_1 Logic Functioning bit
 (14 4)  (1212 292)  (1212 292)  routing T_23_18.bnr_op_0 <X> T_23_18.lc_trk_g1_0
 (21 4)  (1219 292)  (1219 292)  routing T_23_18.sp4_h_r_11 <X> T_23_18.lc_trk_g1_3
 (22 4)  (1220 292)  (1220 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1221 292)  (1221 292)  routing T_23_18.sp4_h_r_11 <X> T_23_18.lc_trk_g1_3
 (24 4)  (1222 292)  (1222 292)  routing T_23_18.sp4_h_r_11 <X> T_23_18.lc_trk_g1_3
 (27 4)  (1225 292)  (1225 292)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (1226 292)  (1226 292)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 292)  (1227 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 292)  (1230 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 292)  (1231 292)  routing T_23_18.lc_trk_g2_1 <X> T_23_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (1233 292)  (1233 292)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.input_2_2
 (46 4)  (1244 292)  (1244 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (1212 293)  (1212 293)  routing T_23_18.bnr_op_0 <X> T_23_18.lc_trk_g1_0
 (17 5)  (1215 293)  (1215 293)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (28 5)  (1226 293)  (1226 293)  routing T_23_18.lc_trk_g2_0 <X> T_23_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 293)  (1227 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (1230 293)  (1230 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (1231 293)  (1231 293)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.input_2_2
 (34 5)  (1232 293)  (1232 293)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.input_2_2
 (35 5)  (1233 293)  (1233 293)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.input_2_2
 (38 5)  (1236 293)  (1236 293)  LC_2 Logic Functioning bit
 (14 8)  (1212 296)  (1212 296)  routing T_23_18.sp4_v_b_24 <X> T_23_18.lc_trk_g2_0
 (15 8)  (1213 296)  (1213 296)  routing T_23_18.sp4_h_r_33 <X> T_23_18.lc_trk_g2_1
 (16 8)  (1214 296)  (1214 296)  routing T_23_18.sp4_h_r_33 <X> T_23_18.lc_trk_g2_1
 (17 8)  (1215 296)  (1215 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1216 296)  (1216 296)  routing T_23_18.sp4_h_r_33 <X> T_23_18.lc_trk_g2_1
 (16 9)  (1214 297)  (1214 297)  routing T_23_18.sp4_v_b_24 <X> T_23_18.lc_trk_g2_0
 (17 9)  (1215 297)  (1215 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (12 10)  (1210 298)  (1210 298)  routing T_23_18.sp4_v_t_45 <X> T_23_18.sp4_h_l_45
 (14 10)  (1212 298)  (1212 298)  routing T_23_18.rgt_op_4 <X> T_23_18.lc_trk_g2_4
 (11 11)  (1209 299)  (1209 299)  routing T_23_18.sp4_v_t_45 <X> T_23_18.sp4_h_l_45
 (15 11)  (1213 299)  (1213 299)  routing T_23_18.rgt_op_4 <X> T_23_18.lc_trk_g2_4
 (17 11)  (1215 299)  (1215 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 12)  (1224 300)  (1224 300)  routing T_23_18.lc_trk_g3_5 <X> T_23_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (1225 300)  (1225 300)  routing T_23_18.lc_trk_g1_0 <X> T_23_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 300)  (1227 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 300)  (1229 300)  routing T_23_18.lc_trk_g3_6 <X> T_23_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 300)  (1230 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 300)  (1231 300)  routing T_23_18.lc_trk_g3_6 <X> T_23_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 300)  (1232 300)  routing T_23_18.lc_trk_g3_6 <X> T_23_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 300)  (1234 300)  LC_6 Logic Functioning bit
 (38 12)  (1236 300)  (1236 300)  LC_6 Logic Functioning bit
 (41 12)  (1239 300)  (1239 300)  LC_6 Logic Functioning bit
 (43 12)  (1241 300)  (1241 300)  LC_6 Logic Functioning bit
 (48 12)  (1246 300)  (1246 300)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (11 13)  (1209 301)  (1209 301)  routing T_23_18.sp4_h_l_38 <X> T_23_18.sp4_h_r_11
 (13 13)  (1211 301)  (1211 301)  routing T_23_18.sp4_h_l_38 <X> T_23_18.sp4_h_r_11
 (17 13)  (1215 301)  (1215 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (27 13)  (1225 301)  (1225 301)  routing T_23_18.lc_trk_g3_5 <X> T_23_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 301)  (1226 301)  routing T_23_18.lc_trk_g3_5 <X> T_23_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 301)  (1227 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1229 301)  (1229 301)  routing T_23_18.lc_trk_g3_6 <X> T_23_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (1234 301)  (1234 301)  LC_6 Logic Functioning bit
 (38 13)  (1236 301)  (1236 301)  LC_6 Logic Functioning bit
 (40 13)  (1238 301)  (1238 301)  LC_6 Logic Functioning bit
 (42 13)  (1240 301)  (1240 301)  LC_6 Logic Functioning bit
 (15 14)  (1213 302)  (1213 302)  routing T_23_18.rgt_op_5 <X> T_23_18.lc_trk_g3_5
 (17 14)  (1215 302)  (1215 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1216 302)  (1216 302)  routing T_23_18.rgt_op_5 <X> T_23_18.lc_trk_g3_5
 (22 14)  (1220 302)  (1220 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (1221 302)  (1221 302)  routing T_23_18.sp12_v_t_12 <X> T_23_18.lc_trk_g3_7
 (25 14)  (1223 302)  (1223 302)  routing T_23_18.sp4_v_b_38 <X> T_23_18.lc_trk_g3_6
 (22 15)  (1220 303)  (1220 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1221 303)  (1221 303)  routing T_23_18.sp4_v_b_38 <X> T_23_18.lc_trk_g3_6
 (25 15)  (1223 303)  (1223 303)  routing T_23_18.sp4_v_b_38 <X> T_23_18.lc_trk_g3_6


LogicTile_24_18

 (17 2)  (1269 290)  (1269 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (1274 290)  (1274 290)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1275 290)  (1275 290)  routing T_24_18.sp12_h_l_12 <X> T_24_18.lc_trk_g0_7
 (18 3)  (1270 291)  (1270 291)  routing T_24_18.sp4_r_v_b_29 <X> T_24_18.lc_trk_g0_5
 (26 4)  (1278 292)  (1278 292)  routing T_24_18.lc_trk_g1_7 <X> T_24_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (1279 292)  (1279 292)  routing T_24_18.lc_trk_g3_2 <X> T_24_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (1280 292)  (1280 292)  routing T_24_18.lc_trk_g3_2 <X> T_24_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 292)  (1281 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 292)  (1283 292)  routing T_24_18.lc_trk_g1_4 <X> T_24_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 292)  (1284 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 292)  (1286 292)  routing T_24_18.lc_trk_g1_4 <X> T_24_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 292)  (1288 292)  LC_2 Logic Functioning bit
 (38 4)  (1290 292)  (1290 292)  LC_2 Logic Functioning bit
 (22 5)  (1274 293)  (1274 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (1278 293)  (1278 293)  routing T_24_18.lc_trk_g1_7 <X> T_24_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (1279 293)  (1279 293)  routing T_24_18.lc_trk_g1_7 <X> T_24_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 293)  (1281 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1282 293)  (1282 293)  routing T_24_18.lc_trk_g3_2 <X> T_24_18.wire_logic_cluster/lc_2/in_1
 (36 5)  (1288 293)  (1288 293)  LC_2 Logic Functioning bit
 (37 5)  (1289 293)  (1289 293)  LC_2 Logic Functioning bit
 (38 5)  (1290 293)  (1290 293)  LC_2 Logic Functioning bit
 (39 5)  (1291 293)  (1291 293)  LC_2 Logic Functioning bit
 (41 5)  (1293 293)  (1293 293)  LC_2 Logic Functioning bit
 (43 5)  (1295 293)  (1295 293)  LC_2 Logic Functioning bit
 (22 6)  (1274 294)  (1274 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1275 294)  (1275 294)  routing T_24_18.sp4_v_b_23 <X> T_24_18.lc_trk_g1_7
 (24 6)  (1276 294)  (1276 294)  routing T_24_18.sp4_v_b_23 <X> T_24_18.lc_trk_g1_7
 (27 6)  (1279 294)  (1279 294)  routing T_24_18.lc_trk_g1_7 <X> T_24_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 294)  (1281 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 294)  (1282 294)  routing T_24_18.lc_trk_g1_7 <X> T_24_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 294)  (1284 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 294)  (1285 294)  routing T_24_18.lc_trk_g2_0 <X> T_24_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 294)  (1288 294)  LC_3 Logic Functioning bit
 (38 6)  (1290 294)  (1290 294)  LC_3 Logic Functioning bit
 (14 7)  (1266 295)  (1266 295)  routing T_24_18.sp4_r_v_b_28 <X> T_24_18.lc_trk_g1_4
 (17 7)  (1269 295)  (1269 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 7)  (1278 295)  (1278 295)  routing T_24_18.lc_trk_g1_2 <X> T_24_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (1279 295)  (1279 295)  routing T_24_18.lc_trk_g1_2 <X> T_24_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 295)  (1281 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1282 295)  (1282 295)  routing T_24_18.lc_trk_g1_7 <X> T_24_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (1288 295)  (1288 295)  LC_3 Logic Functioning bit
 (37 7)  (1289 295)  (1289 295)  LC_3 Logic Functioning bit
 (38 7)  (1290 295)  (1290 295)  LC_3 Logic Functioning bit
 (39 7)  (1291 295)  (1291 295)  LC_3 Logic Functioning bit
 (40 7)  (1292 295)  (1292 295)  LC_3 Logic Functioning bit
 (42 7)  (1294 295)  (1294 295)  LC_3 Logic Functioning bit
 (25 8)  (1277 296)  (1277 296)  routing T_24_18.wire_logic_cluster/lc_2/out <X> T_24_18.lc_trk_g2_2
 (31 8)  (1283 296)  (1283 296)  routing T_24_18.lc_trk_g3_6 <X> T_24_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 296)  (1284 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 296)  (1285 296)  routing T_24_18.lc_trk_g3_6 <X> T_24_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 296)  (1286 296)  routing T_24_18.lc_trk_g3_6 <X> T_24_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 296)  (1288 296)  LC_4 Logic Functioning bit
 (38 8)  (1290 296)  (1290 296)  LC_4 Logic Functioning bit
 (42 8)  (1294 296)  (1294 296)  LC_4 Logic Functioning bit
 (43 8)  (1295 296)  (1295 296)  LC_4 Logic Functioning bit
 (50 8)  (1302 296)  (1302 296)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (1266 297)  (1266 297)  routing T_24_18.sp4_r_v_b_32 <X> T_24_18.lc_trk_g2_0
 (17 9)  (1269 297)  (1269 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (1274 297)  (1274 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (1278 297)  (1278 297)  routing T_24_18.lc_trk_g2_2 <X> T_24_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 297)  (1280 297)  routing T_24_18.lc_trk_g2_2 <X> T_24_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 297)  (1281 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (1283 297)  (1283 297)  routing T_24_18.lc_trk_g3_6 <X> T_24_18.wire_logic_cluster/lc_4/in_3
 (37 9)  (1289 297)  (1289 297)  LC_4 Logic Functioning bit
 (39 9)  (1291 297)  (1291 297)  LC_4 Logic Functioning bit
 (42 9)  (1294 297)  (1294 297)  LC_4 Logic Functioning bit
 (43 9)  (1295 297)  (1295 297)  LC_4 Logic Functioning bit
 (17 10)  (1269 298)  (1269 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (1278 298)  (1278 298)  routing T_24_18.lc_trk_g0_7 <X> T_24_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (1279 298)  (1279 298)  routing T_24_18.lc_trk_g1_7 <X> T_24_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 298)  (1281 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 298)  (1282 298)  routing T_24_18.lc_trk_g1_7 <X> T_24_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 298)  (1283 298)  routing T_24_18.lc_trk_g3_5 <X> T_24_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 298)  (1284 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 298)  (1285 298)  routing T_24_18.lc_trk_g3_5 <X> T_24_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 298)  (1286 298)  routing T_24_18.lc_trk_g3_5 <X> T_24_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 298)  (1288 298)  LC_5 Logic Functioning bit
 (38 10)  (1290 298)  (1290 298)  LC_5 Logic Functioning bit
 (18 11)  (1270 299)  (1270 299)  routing T_24_18.sp4_r_v_b_37 <X> T_24_18.lc_trk_g2_5
 (26 11)  (1278 299)  (1278 299)  routing T_24_18.lc_trk_g0_7 <X> T_24_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 299)  (1281 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 299)  (1282 299)  routing T_24_18.lc_trk_g1_7 <X> T_24_18.wire_logic_cluster/lc_5/in_1
 (36 11)  (1288 299)  (1288 299)  LC_5 Logic Functioning bit
 (37 11)  (1289 299)  (1289 299)  LC_5 Logic Functioning bit
 (38 11)  (1290 299)  (1290 299)  LC_5 Logic Functioning bit
 (39 11)  (1291 299)  (1291 299)  LC_5 Logic Functioning bit
 (40 11)  (1292 299)  (1292 299)  LC_5 Logic Functioning bit
 (42 11)  (1294 299)  (1294 299)  LC_5 Logic Functioning bit
 (4 12)  (1256 300)  (1256 300)  routing T_24_18.sp4_v_t_44 <X> T_24_18.sp4_v_b_9
 (26 12)  (1278 300)  (1278 300)  routing T_24_18.lc_trk_g1_7 <X> T_24_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (1280 300)  (1280 300)  routing T_24_18.lc_trk_g2_5 <X> T_24_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 300)  (1281 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 300)  (1282 300)  routing T_24_18.lc_trk_g2_5 <X> T_24_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 300)  (1283 300)  routing T_24_18.lc_trk_g0_5 <X> T_24_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 300)  (1284 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 300)  (1288 300)  LC_6 Logic Functioning bit
 (37 12)  (1289 300)  (1289 300)  LC_6 Logic Functioning bit
 (38 12)  (1290 300)  (1290 300)  LC_6 Logic Functioning bit
 (39 12)  (1291 300)  (1291 300)  LC_6 Logic Functioning bit
 (41 12)  (1293 300)  (1293 300)  LC_6 Logic Functioning bit
 (43 12)  (1295 300)  (1295 300)  LC_6 Logic Functioning bit
 (46 12)  (1298 300)  (1298 300)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (22 13)  (1274 301)  (1274 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1275 301)  (1275 301)  routing T_24_18.sp4_h_l_15 <X> T_24_18.lc_trk_g3_2
 (24 13)  (1276 301)  (1276 301)  routing T_24_18.sp4_h_l_15 <X> T_24_18.lc_trk_g3_2
 (25 13)  (1277 301)  (1277 301)  routing T_24_18.sp4_h_l_15 <X> T_24_18.lc_trk_g3_2
 (26 13)  (1278 301)  (1278 301)  routing T_24_18.lc_trk_g1_7 <X> T_24_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (1279 301)  (1279 301)  routing T_24_18.lc_trk_g1_7 <X> T_24_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 301)  (1281 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (1288 301)  (1288 301)  LC_6 Logic Functioning bit
 (38 13)  (1290 301)  (1290 301)  LC_6 Logic Functioning bit
 (17 14)  (1269 302)  (1269 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (1270 303)  (1270 303)  routing T_24_18.sp4_r_v_b_45 <X> T_24_18.lc_trk_g3_5
 (22 15)  (1274 303)  (1274 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1275 303)  (1275 303)  routing T_24_18.sp4_v_b_46 <X> T_24_18.lc_trk_g3_6
 (24 15)  (1276 303)  (1276 303)  routing T_24_18.sp4_v_b_46 <X> T_24_18.lc_trk_g3_6


RAM_Tile_25_18

 (4 0)  (1310 288)  (1310 288)  routing T_25_18.sp4_v_t_41 <X> T_25_18.sp4_v_b_0
 (6 0)  (1312 288)  (1312 288)  routing T_25_18.sp4_v_t_41 <X> T_25_18.sp4_v_b_0
 (7 0)  (1313 288)  (1313 288)  Ram config bit: MEMT_bram_cbit_1

 (19 0)  (1325 288)  (1325 288)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (7 1)  (1313 289)  (1313 289)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 290)  (1306 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (1 2)  (1307 290)  (1307 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (2 2)  (1308 290)  (1308 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 290)  (1313 290)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 291)  (1313 291)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 292)  (1306 292)  routing T_25_18.lc_trk_g3_3 <X> T_25_18.wire_bram/ram/WCLKE
 (1 4)  (1307 292)  (1307 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 292)  (1313 292)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (13 4)  (1319 292)  (1319 292)  routing T_25_18.sp4_v_t_40 <X> T_25_18.sp4_v_b_5
 (0 5)  (1306 293)  (1306 293)  routing T_25_18.lc_trk_g3_3 <X> T_25_18.wire_bram/ram/WCLKE
 (1 5)  (1307 293)  (1307 293)  routing T_25_18.lc_trk_g3_3 <X> T_25_18.wire_bram/ram/WCLKE
 (7 5)  (1313 293)  (1313 293)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (9 5)  (1315 293)  (1315 293)  routing T_25_18.sp4_v_t_45 <X> T_25_18.sp4_v_b_4
 (10 5)  (1316 293)  (1316 293)  routing T_25_18.sp4_v_t_45 <X> T_25_18.sp4_v_b_4
 (13 5)  (1319 293)  (1319 293)  routing T_25_18.sp4_v_t_37 <X> T_25_18.sp4_h_r_5
 (7 6)  (1313 294)  (1313 294)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (15 6)  (1321 294)  (1321 294)  routing T_25_18.sp4_h_r_5 <X> T_25_18.lc_trk_g1_5
 (16 6)  (1322 294)  (1322 294)  routing T_25_18.sp4_h_r_5 <X> T_25_18.lc_trk_g1_5
 (17 6)  (1323 294)  (1323 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (7 7)  (1313 295)  (1313 295)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (18 7)  (1324 295)  (1324 295)  routing T_25_18.sp4_h_r_5 <X> T_25_18.lc_trk_g1_5
 (22 7)  (1328 295)  (1328 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1329 295)  (1329 295)  routing T_25_18.sp4_v_b_22 <X> T_25_18.lc_trk_g1_6
 (24 7)  (1330 295)  (1330 295)  routing T_25_18.sp4_v_b_22 <X> T_25_18.lc_trk_g1_6
 (27 8)  (1333 296)  (1333 296)  routing T_25_18.lc_trk_g1_6 <X> T_25_18.wire_bram/ram/WDATA_3
 (29 8)  (1335 296)  (1335 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 296)  (1336 296)  routing T_25_18.lc_trk_g1_6 <X> T_25_18.wire_bram/ram/WDATA_3
 (30 9)  (1336 297)  (1336 297)  routing T_25_18.lc_trk_g1_6 <X> T_25_18.wire_bram/ram/WDATA_3
 (39 9)  (1345 297)  (1345 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (19 10)  (1325 298)  (1325 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10
 (6 12)  (1312 300)  (1312 300)  routing T_25_18.sp4_v_t_43 <X> T_25_18.sp4_v_b_9
 (22 12)  (1328 300)  (1328 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (5 13)  (1311 301)  (1311 301)  routing T_25_18.sp4_v_t_43 <X> T_25_18.sp4_v_b_9
 (1 14)  (1307 302)  (1307 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 303)  (1306 303)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.wire_bram/ram/WE
 (1 15)  (1307 303)  (1307 303)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.wire_bram/ram/WE


LogicTile_26_18

 (13 3)  (1361 291)  (1361 291)  routing T_26_18.sp4_v_b_9 <X> T_26_18.sp4_h_l_39
 (4 4)  (1352 292)  (1352 292)  routing T_26_18.sp4_h_l_44 <X> T_26_18.sp4_v_b_3
 (6 4)  (1354 292)  (1354 292)  routing T_26_18.sp4_h_l_44 <X> T_26_18.sp4_v_b_3
 (5 5)  (1353 293)  (1353 293)  routing T_26_18.sp4_h_l_44 <X> T_26_18.sp4_v_b_3


LogicTile_29_18

 (3 3)  (1513 291)  (1513 291)  routing T_29_18.sp12_v_b_0 <X> T_29_18.sp12_h_l_23


IO_Tile_0_17

 (16 0)  (1 272)  (1 272)  IOB_0 IO Functioning bit
 (11 2)  (6 274)  (6 274)  routing T_0_17.span4_horz_7 <X> T_0_17.span4_vert_t_13
 (12 2)  (5 274)  (5 274)  routing T_0_17.span4_horz_7 <X> T_0_17.span4_vert_t_13
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (12 4)  (5 276)  (5 276)  routing T_0_17.lc_trk_g1_3 <X> T_0_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 276)  (1 276)  IOB_0 IO Functioning bit
 (12 5)  (5 277)  (5 277)  routing T_0_17.lc_trk_g1_3 <X> T_0_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 277)  (4 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (6 10)  (11 282)  (11 282)  routing T_0_17.span12_horz_11 <X> T_0_17.lc_trk_g1_3
 (7 10)  (10 282)  (10 282)  Enable bit of Mux _local_links/g1_mux_3 => span12_horz_11 lc_trk_g1_3


LogicTile_1_17

 (2 4)  (20 276)  (20 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_7_17

 (3 2)  (345 274)  (345 274)  routing T_7_17.sp12_h_r_0 <X> T_7_17.sp12_h_l_23
 (3 3)  (345 275)  (345 275)  routing T_7_17.sp12_h_r_0 <X> T_7_17.sp12_h_l_23


RAM_Tile_8_17

 (5 4)  (401 276)  (401 276)  routing T_8_17.sp4_v_t_38 <X> T_8_17.sp4_h_r_3
 (4 9)  (400 281)  (400 281)  routing T_8_17.sp4_v_t_36 <X> T_8_17.sp4_h_r_6


LogicTile_9_17

 (25 0)  (463 272)  (463 272)  routing T_9_17.sp4_h_l_7 <X> T_9_17.lc_trk_g0_2
 (32 0)  (470 272)  (470 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 272)  (472 272)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 272)  (474 272)  LC_0 Logic Functioning bit
 (37 0)  (475 272)  (475 272)  LC_0 Logic Functioning bit
 (38 0)  (476 272)  (476 272)  LC_0 Logic Functioning bit
 (39 0)  (477 272)  (477 272)  LC_0 Logic Functioning bit
 (45 0)  (483 272)  (483 272)  LC_0 Logic Functioning bit
 (46 0)  (484 272)  (484 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (460 273)  (460 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (461 273)  (461 273)  routing T_9_17.sp4_h_l_7 <X> T_9_17.lc_trk_g0_2
 (24 1)  (462 273)  (462 273)  routing T_9_17.sp4_h_l_7 <X> T_9_17.lc_trk_g0_2
 (25 1)  (463 273)  (463 273)  routing T_9_17.sp4_h_l_7 <X> T_9_17.lc_trk_g0_2
 (31 1)  (469 273)  (469 273)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (474 273)  (474 273)  LC_0 Logic Functioning bit
 (37 1)  (475 273)  (475 273)  LC_0 Logic Functioning bit
 (38 1)  (476 273)  (476 273)  LC_0 Logic Functioning bit
 (39 1)  (477 273)  (477 273)  LC_0 Logic Functioning bit
 (0 2)  (438 274)  (438 274)  routing T_9_17.glb_netwk_6 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (1 2)  (439 274)  (439 274)  routing T_9_17.glb_netwk_6 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (2 2)  (440 274)  (440 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (470 274)  (470 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (40 2)  (478 274)  (478 274)  LC_1 Logic Functioning bit
 (41 2)  (479 274)  (479 274)  LC_1 Logic Functioning bit
 (42 2)  (480 274)  (480 274)  LC_1 Logic Functioning bit
 (43 2)  (481 274)  (481 274)  LC_1 Logic Functioning bit
 (45 2)  (483 274)  (483 274)  LC_1 Logic Functioning bit
 (46 2)  (484 274)  (484 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (31 3)  (469 275)  (469 275)  routing T_9_17.lc_trk_g0_2 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (40 3)  (478 275)  (478 275)  LC_1 Logic Functioning bit
 (41 3)  (479 275)  (479 275)  LC_1 Logic Functioning bit
 (42 3)  (480 275)  (480 275)  LC_1 Logic Functioning bit
 (43 3)  (481 275)  (481 275)  LC_1 Logic Functioning bit
 (22 5)  (460 277)  (460 277)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (461 277)  (461 277)  routing T_9_17.sp12_h_r_10 <X> T_9_17.lc_trk_g1_2
 (0 14)  (438 286)  (438 286)  routing T_9_17.glb_netwk_4 <X> T_9_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 286)  (439 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_10_17

 (28 0)  (520 272)  (520 272)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 272)  (521 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 272)  (522 272)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (44 0)  (536 272)  (536 272)  LC_0 Logic Functioning bit
 (30 1)  (522 273)  (522 273)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 273)  (524 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (525 273)  (525 273)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.input_2_0
 (34 1)  (526 273)  (526 273)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.input_2_0
 (0 2)  (492 274)  (492 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (1 2)  (493 274)  (493 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (521 274)  (521 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 274)  (522 274)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (44 2)  (536 274)  (536 274)  LC_1 Logic Functioning bit
 (8 3)  (500 275)  (500 275)  routing T_10_17.sp4_h_r_7 <X> T_10_17.sp4_v_t_36
 (9 3)  (501 275)  (501 275)  routing T_10_17.sp4_h_r_7 <X> T_10_17.sp4_v_t_36
 (10 3)  (502 275)  (502 275)  routing T_10_17.sp4_h_r_7 <X> T_10_17.sp4_v_t_36
 (22 3)  (514 275)  (514 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (517 275)  (517 275)  routing T_10_17.sp4_r_v_b_30 <X> T_10_17.lc_trk_g0_6
 (30 3)  (522 275)  (522 275)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (14 4)  (506 276)  (506 276)  routing T_10_17.lft_op_0 <X> T_10_17.lc_trk_g1_0
 (27 4)  (519 276)  (519 276)  routing T_10_17.lc_trk_g1_0 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 276)  (521 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (44 4)  (536 276)  (536 276)  LC_2 Logic Functioning bit
 (15 5)  (507 277)  (507 277)  routing T_10_17.lft_op_0 <X> T_10_17.lc_trk_g1_0
 (17 5)  (509 277)  (509 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (25 6)  (517 278)  (517 278)  routing T_10_17.wire_logic_cluster/lc_6/out <X> T_10_17.lc_trk_g1_6
 (28 6)  (520 278)  (520 278)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 278)  (521 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 278)  (522 278)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (44 6)  (536 278)  (536 278)  LC_3 Logic Functioning bit
 (22 7)  (514 279)  (514 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (522 279)  (522 279)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (22 8)  (514 280)  (514 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (515 280)  (515 280)  routing T_10_17.sp4_h_r_27 <X> T_10_17.lc_trk_g2_3
 (24 8)  (516 280)  (516 280)  routing T_10_17.sp4_h_r_27 <X> T_10_17.lc_trk_g2_3
 (28 8)  (520 280)  (520 280)  routing T_10_17.lc_trk_g2_3 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 280)  (521 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (44 8)  (536 280)  (536 280)  LC_4 Logic Functioning bit
 (21 9)  (513 281)  (513 281)  routing T_10_17.sp4_h_r_27 <X> T_10_17.lc_trk_g2_3
 (22 9)  (514 281)  (514 281)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (516 281)  (516 281)  routing T_10_17.tnl_op_2 <X> T_10_17.lc_trk_g2_2
 (25 9)  (517 281)  (517 281)  routing T_10_17.tnl_op_2 <X> T_10_17.lc_trk_g2_2
 (30 9)  (522 281)  (522 281)  routing T_10_17.lc_trk_g2_3 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (22 10)  (514 282)  (514 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (515 282)  (515 282)  routing T_10_17.sp4_h_r_31 <X> T_10_17.lc_trk_g2_7
 (24 10)  (516 282)  (516 282)  routing T_10_17.sp4_h_r_31 <X> T_10_17.lc_trk_g2_7
 (27 10)  (519 282)  (519 282)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 282)  (520 282)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 282)  (521 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 282)  (522 282)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (44 10)  (536 282)  (536 282)  LC_5 Logic Functioning bit
 (8 11)  (500 283)  (500 283)  routing T_10_17.sp4_h_r_7 <X> T_10_17.sp4_v_t_42
 (9 11)  (501 283)  (501 283)  routing T_10_17.sp4_h_r_7 <X> T_10_17.sp4_v_t_42
 (15 11)  (507 283)  (507 283)  routing T_10_17.tnr_op_4 <X> T_10_17.lc_trk_g2_4
 (17 11)  (509 283)  (509 283)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (21 11)  (513 283)  (513 283)  routing T_10_17.sp4_h_r_31 <X> T_10_17.lc_trk_g2_7
 (22 11)  (514 283)  (514 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (515 283)  (515 283)  routing T_10_17.sp4_h_r_30 <X> T_10_17.lc_trk_g2_6
 (24 11)  (516 283)  (516 283)  routing T_10_17.sp4_h_r_30 <X> T_10_17.lc_trk_g2_6
 (25 11)  (517 283)  (517 283)  routing T_10_17.sp4_h_r_30 <X> T_10_17.lc_trk_g2_6
 (15 12)  (507 284)  (507 284)  routing T_10_17.rgt_op_1 <X> T_10_17.lc_trk_g3_1
 (17 12)  (509 284)  (509 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (510 284)  (510 284)  routing T_10_17.rgt_op_1 <X> T_10_17.lc_trk_g3_1
 (27 12)  (519 284)  (519 284)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 284)  (521 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 284)  (522 284)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 284)  (524 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (529 284)  (529 284)  LC_6 Logic Functioning bit
 (39 12)  (531 284)  (531 284)  LC_6 Logic Functioning bit
 (44 12)  (536 284)  (536 284)  LC_6 Logic Functioning bit
 (45 12)  (537 284)  (537 284)  LC_6 Logic Functioning bit
 (51 12)  (543 284)  (543 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (518 285)  (518 285)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 285)  (520 285)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 285)  (521 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 285)  (522 285)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (41 13)  (533 285)  (533 285)  LC_6 Logic Functioning bit
 (43 13)  (535 285)  (535 285)  LC_6 Logic Functioning bit
 (0 14)  (492 286)  (492 286)  routing T_10_17.glb_netwk_4 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 286)  (493 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (509 286)  (509 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (518 286)  (518 286)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (520 286)  (520 286)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 286)  (521 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 286)  (522 286)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (37 14)  (529 286)  (529 286)  LC_7 Logic Functioning bit
 (39 14)  (531 286)  (531 286)  LC_7 Logic Functioning bit
 (40 14)  (532 286)  (532 286)  LC_7 Logic Functioning bit
 (42 14)  (534 286)  (534 286)  LC_7 Logic Functioning bit
 (44 14)  (536 286)  (536 286)  LC_7 Logic Functioning bit
 (26 15)  (518 287)  (518 287)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 287)  (519 287)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 287)  (521 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (36 15)  (528 287)  (528 287)  LC_7 Logic Functioning bit
 (37 15)  (529 287)  (529 287)  LC_7 Logic Functioning bit
 (38 15)  (530 287)  (530 287)  LC_7 Logic Functioning bit
 (39 15)  (531 287)  (531 287)  LC_7 Logic Functioning bit
 (40 15)  (532 287)  (532 287)  LC_7 Logic Functioning bit
 (41 15)  (533 287)  (533 287)  LC_7 Logic Functioning bit
 (42 15)  (534 287)  (534 287)  LC_7 Logic Functioning bit
 (43 15)  (535 287)  (535 287)  LC_7 Logic Functioning bit
 (48 15)  (540 287)  (540 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (53 15)  (545 287)  (545 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_11_17

 (44 0)  (590 272)  (590 272)  LC_0 Logic Functioning bit
 (32 1)  (578 273)  (578 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (579 273)  (579 273)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.input_2_0
 (35 1)  (581 273)  (581 273)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.input_2_0
 (50 1)  (596 273)  (596 273)  Carry_In_Mux bit 

 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (582 274)  (582 274)  LC_1 Logic Functioning bit
 (39 2)  (585 274)  (585 274)  LC_1 Logic Functioning bit
 (41 2)  (587 274)  (587 274)  LC_1 Logic Functioning bit
 (42 2)  (588 274)  (588 274)  LC_1 Logic Functioning bit
 (44 2)  (590 274)  (590 274)  LC_1 Logic Functioning bit
 (45 2)  (591 274)  (591 274)  LC_1 Logic Functioning bit
 (32 3)  (578 275)  (578 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (579 275)  (579 275)  routing T_11_17.lc_trk_g2_1 <X> T_11_17.input_2_1
 (37 3)  (583 275)  (583 275)  LC_1 Logic Functioning bit
 (38 3)  (584 275)  (584 275)  LC_1 Logic Functioning bit
 (40 3)  (586 275)  (586 275)  LC_1 Logic Functioning bit
 (43 3)  (589 275)  (589 275)  LC_1 Logic Functioning bit
 (48 3)  (594 275)  (594 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (2 4)  (548 276)  (548 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (32 4)  (578 276)  (578 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (581 276)  (581 276)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.input_2_2
 (36 4)  (582 276)  (582 276)  LC_2 Logic Functioning bit
 (39 4)  (585 276)  (585 276)  LC_2 Logic Functioning bit
 (41 4)  (587 276)  (587 276)  LC_2 Logic Functioning bit
 (42 4)  (588 276)  (588 276)  LC_2 Logic Functioning bit
 (44 4)  (590 276)  (590 276)  LC_2 Logic Functioning bit
 (51 4)  (597 276)  (597 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (32 5)  (578 277)  (578 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (579 277)  (579 277)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.input_2_2
 (35 5)  (581 277)  (581 277)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.input_2_2
 (37 5)  (583 277)  (583 277)  LC_2 Logic Functioning bit
 (38 5)  (584 277)  (584 277)  LC_2 Logic Functioning bit
 (40 5)  (586 277)  (586 277)  LC_2 Logic Functioning bit
 (43 5)  (589 277)  (589 277)  LC_2 Logic Functioning bit
 (21 6)  (567 278)  (567 278)  routing T_11_17.sp4_v_b_15 <X> T_11_17.lc_trk_g1_7
 (22 6)  (568 278)  (568 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (569 278)  (569 278)  routing T_11_17.sp4_v_b_15 <X> T_11_17.lc_trk_g1_7
 (25 6)  (571 278)  (571 278)  routing T_11_17.lft_op_6 <X> T_11_17.lc_trk_g1_6
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (582 278)  (582 278)  LC_3 Logic Functioning bit
 (39 6)  (585 278)  (585 278)  LC_3 Logic Functioning bit
 (41 6)  (587 278)  (587 278)  LC_3 Logic Functioning bit
 (42 6)  (588 278)  (588 278)  LC_3 Logic Functioning bit
 (44 6)  (590 278)  (590 278)  LC_3 Logic Functioning bit
 (47 6)  (593 278)  (593 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (53 6)  (599 278)  (599 278)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (21 7)  (567 279)  (567 279)  routing T_11_17.sp4_v_b_15 <X> T_11_17.lc_trk_g1_7
 (22 7)  (568 279)  (568 279)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (570 279)  (570 279)  routing T_11_17.lft_op_6 <X> T_11_17.lc_trk_g1_6
 (32 7)  (578 279)  (578 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (579 279)  (579 279)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.input_2_3
 (34 7)  (580 279)  (580 279)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.input_2_3
 (37 7)  (583 279)  (583 279)  LC_3 Logic Functioning bit
 (38 7)  (584 279)  (584 279)  LC_3 Logic Functioning bit
 (40 7)  (586 279)  (586 279)  LC_3 Logic Functioning bit
 (43 7)  (589 279)  (589 279)  LC_3 Logic Functioning bit
 (17 8)  (563 280)  (563 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 280)  (564 280)  routing T_11_17.wire_logic_cluster/lc_1/out <X> T_11_17.lc_trk_g2_1
 (25 8)  (571 280)  (571 280)  routing T_11_17.sp4_h_r_42 <X> T_11_17.lc_trk_g2_2
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (582 280)  (582 280)  LC_4 Logic Functioning bit
 (39 8)  (585 280)  (585 280)  LC_4 Logic Functioning bit
 (41 8)  (587 280)  (587 280)  LC_4 Logic Functioning bit
 (42 8)  (588 280)  (588 280)  LC_4 Logic Functioning bit
 (44 8)  (590 280)  (590 280)  LC_4 Logic Functioning bit
 (48 8)  (594 280)  (594 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (597 280)  (597 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (599 280)  (599 280)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (22 9)  (568 281)  (568 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (569 281)  (569 281)  routing T_11_17.sp4_h_r_42 <X> T_11_17.lc_trk_g2_2
 (24 9)  (570 281)  (570 281)  routing T_11_17.sp4_h_r_42 <X> T_11_17.lc_trk_g2_2
 (25 9)  (571 281)  (571 281)  routing T_11_17.sp4_h_r_42 <X> T_11_17.lc_trk_g2_2
 (32 9)  (578 281)  (578 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (579 281)  (579 281)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.input_2_4
 (34 9)  (580 281)  (580 281)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.input_2_4
 (35 9)  (581 281)  (581 281)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.input_2_4
 (37 9)  (583 281)  (583 281)  LC_4 Logic Functioning bit
 (38 9)  (584 281)  (584 281)  LC_4 Logic Functioning bit
 (40 9)  (586 281)  (586 281)  LC_4 Logic Functioning bit
 (43 9)  (589 281)  (589 281)  LC_4 Logic Functioning bit
 (51 9)  (597 281)  (597 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (599 281)  (599 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (25 10)  (571 282)  (571 282)  routing T_11_17.sp4_v_b_30 <X> T_11_17.lc_trk_g2_6
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (581 282)  (581 282)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.input_2_5
 (36 10)  (582 282)  (582 282)  LC_5 Logic Functioning bit
 (39 10)  (585 282)  (585 282)  LC_5 Logic Functioning bit
 (41 10)  (587 282)  (587 282)  LC_5 Logic Functioning bit
 (42 10)  (588 282)  (588 282)  LC_5 Logic Functioning bit
 (44 10)  (590 282)  (590 282)  LC_5 Logic Functioning bit
 (46 10)  (592 282)  (592 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (597 282)  (597 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (568 283)  (568 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (569 283)  (569 283)  routing T_11_17.sp4_v_b_30 <X> T_11_17.lc_trk_g2_6
 (32 11)  (578 283)  (578 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (579 283)  (579 283)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.input_2_5
 (34 11)  (580 283)  (580 283)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.input_2_5
 (35 11)  (581 283)  (581 283)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.input_2_5
 (37 11)  (583 283)  (583 283)  LC_5 Logic Functioning bit
 (38 11)  (584 283)  (584 283)  LC_5 Logic Functioning bit
 (40 11)  (586 283)  (586 283)  LC_5 Logic Functioning bit
 (43 11)  (589 283)  (589 283)  LC_5 Logic Functioning bit
 (46 11)  (592 283)  (592 283)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (597 283)  (597 283)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (560 284)  (560 284)  routing T_11_17.sp4_h_r_40 <X> T_11_17.lc_trk_g3_0
 (21 12)  (567 284)  (567 284)  routing T_11_17.sp4_h_r_43 <X> T_11_17.lc_trk_g3_3
 (22 12)  (568 284)  (568 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (569 284)  (569 284)  routing T_11_17.sp4_h_r_43 <X> T_11_17.lc_trk_g3_3
 (24 12)  (570 284)  (570 284)  routing T_11_17.sp4_h_r_43 <X> T_11_17.lc_trk_g3_3
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (581 284)  (581 284)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.input_2_6
 (36 12)  (582 284)  (582 284)  LC_6 Logic Functioning bit
 (39 12)  (585 284)  (585 284)  LC_6 Logic Functioning bit
 (41 12)  (587 284)  (587 284)  LC_6 Logic Functioning bit
 (42 12)  (588 284)  (588 284)  LC_6 Logic Functioning bit
 (44 12)  (590 284)  (590 284)  LC_6 Logic Functioning bit
 (47 12)  (593 284)  (593 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (597 284)  (597 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (560 285)  (560 285)  routing T_11_17.sp4_h_r_40 <X> T_11_17.lc_trk_g3_0
 (15 13)  (561 285)  (561 285)  routing T_11_17.sp4_h_r_40 <X> T_11_17.lc_trk_g3_0
 (16 13)  (562 285)  (562 285)  routing T_11_17.sp4_h_r_40 <X> T_11_17.lc_trk_g3_0
 (17 13)  (563 285)  (563 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (567 285)  (567 285)  routing T_11_17.sp4_h_r_43 <X> T_11_17.lc_trk_g3_3
 (32 13)  (578 285)  (578 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (580 285)  (580 285)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.input_2_6
 (35 13)  (581 285)  (581 285)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.input_2_6
 (37 13)  (583 285)  (583 285)  LC_6 Logic Functioning bit
 (38 13)  (584 285)  (584 285)  LC_6 Logic Functioning bit
 (40 13)  (586 285)  (586 285)  LC_6 Logic Functioning bit
 (43 13)  (589 285)  (589 285)  LC_6 Logic Functioning bit
 (51 13)  (597 285)  (597 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (598 285)  (598 285)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (53 13)  (599 285)  (599 285)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (546 286)  (546 286)  routing T_11_17.glb_netwk_4 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 286)  (547 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (571 286)  (571 286)  routing T_11_17.sp4_h_r_38 <X> T_11_17.lc_trk_g3_6
 (32 14)  (578 286)  (578 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (581 286)  (581 286)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.input_2_7
 (36 14)  (582 286)  (582 286)  LC_7 Logic Functioning bit
 (39 14)  (585 286)  (585 286)  LC_7 Logic Functioning bit
 (41 14)  (587 286)  (587 286)  LC_7 Logic Functioning bit
 (42 14)  (588 286)  (588 286)  LC_7 Logic Functioning bit
 (44 14)  (590 286)  (590 286)  LC_7 Logic Functioning bit
 (46 14)  (592 286)  (592 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (22 15)  (568 287)  (568 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (569 287)  (569 287)  routing T_11_17.sp4_h_r_38 <X> T_11_17.lc_trk_g3_6
 (24 15)  (570 287)  (570 287)  routing T_11_17.sp4_h_r_38 <X> T_11_17.lc_trk_g3_6
 (32 15)  (578 287)  (578 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (580 287)  (580 287)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.input_2_7
 (35 15)  (581 287)  (581 287)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.input_2_7
 (37 15)  (583 287)  (583 287)  LC_7 Logic Functioning bit
 (38 15)  (584 287)  (584 287)  LC_7 Logic Functioning bit
 (40 15)  (586 287)  (586 287)  LC_7 Logic Functioning bit
 (43 15)  (589 287)  (589 287)  LC_7 Logic Functioning bit
 (48 15)  (594 287)  (594 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (53 15)  (599 287)  (599 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_12_17

 (22 0)  (622 272)  (622 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (624 272)  (624 272)  routing T_12_17.top_op_3 <X> T_12_17.lc_trk_g0_3
 (28 0)  (628 272)  (628 272)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (636 272)  (636 272)  LC_0 Logic Functioning bit
 (37 0)  (637 272)  (637 272)  LC_0 Logic Functioning bit
 (38 0)  (638 272)  (638 272)  LC_0 Logic Functioning bit
 (39 0)  (639 272)  (639 272)  LC_0 Logic Functioning bit
 (42 0)  (642 272)  (642 272)  LC_0 Logic Functioning bit
 (43 0)  (643 272)  (643 272)  LC_0 Logic Functioning bit
 (21 1)  (621 273)  (621 273)  routing T_12_17.top_op_3 <X> T_12_17.lc_trk_g0_3
 (27 1)  (627 273)  (627 273)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 273)  (628 273)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 273)  (630 273)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 273)  (631 273)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 273)  (632 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (634 273)  (634 273)  routing T_12_17.lc_trk_g1_1 <X> T_12_17.input_2_0
 (36 1)  (636 273)  (636 273)  LC_0 Logic Functioning bit
 (39 1)  (639 273)  (639 273)  LC_0 Logic Functioning bit
 (40 1)  (640 273)  (640 273)  LC_0 Logic Functioning bit
 (41 1)  (641 273)  (641 273)  LC_0 Logic Functioning bit
 (42 1)  (642 273)  (642 273)  LC_0 Logic Functioning bit
 (51 1)  (651 273)  (651 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (21 2)  (621 274)  (621 274)  routing T_12_17.lft_op_7 <X> T_12_17.lc_trk_g0_7
 (22 2)  (622 274)  (622 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (624 274)  (624 274)  routing T_12_17.lft_op_7 <X> T_12_17.lc_trk_g0_7
 (25 2)  (625 274)  (625 274)  routing T_12_17.lft_op_6 <X> T_12_17.lc_trk_g0_6
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 274)  (634 274)  routing T_12_17.lc_trk_g1_1 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (38 2)  (638 274)  (638 274)  LC_1 Logic Functioning bit
 (42 2)  (642 274)  (642 274)  LC_1 Logic Functioning bit
 (46 2)  (646 274)  (646 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (614 275)  (614 275)  routing T_12_17.top_op_4 <X> T_12_17.lc_trk_g0_4
 (15 3)  (615 275)  (615 275)  routing T_12_17.top_op_4 <X> T_12_17.lc_trk_g0_4
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (622 275)  (622 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (624 275)  (624 275)  routing T_12_17.lft_op_6 <X> T_12_17.lc_trk_g0_6
 (26 3)  (626 275)  (626 275)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 275)  (632 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (633 275)  (633 275)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.input_2_1
 (35 3)  (635 275)  (635 275)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.input_2_1
 (39 3)  (639 275)  (639 275)  LC_1 Logic Functioning bit
 (43 3)  (643 275)  (643 275)  LC_1 Logic Functioning bit
 (9 4)  (609 276)  (609 276)  routing T_12_17.sp4_v_t_41 <X> T_12_17.sp4_h_r_4
 (15 4)  (615 276)  (615 276)  routing T_12_17.top_op_1 <X> T_12_17.lc_trk_g1_1
 (17 4)  (617 276)  (617 276)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (626 276)  (626 276)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 276)  (630 276)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 276)  (631 276)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 276)  (634 276)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 276)  (637 276)  LC_2 Logic Functioning bit
 (39 4)  (639 276)  (639 276)  LC_2 Logic Functioning bit
 (40 4)  (640 276)  (640 276)  LC_2 Logic Functioning bit
 (42 4)  (642 276)  (642 276)  LC_2 Logic Functioning bit
 (46 4)  (646 276)  (646 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (4 5)  (604 277)  (604 277)  routing T_12_17.sp4_v_t_47 <X> T_12_17.sp4_h_r_3
 (13 5)  (613 277)  (613 277)  routing T_12_17.sp4_v_t_37 <X> T_12_17.sp4_h_r_5
 (18 5)  (618 277)  (618 277)  routing T_12_17.top_op_1 <X> T_12_17.lc_trk_g1_1
 (26 5)  (626 277)  (626 277)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 277)  (630 277)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 277)  (636 277)  LC_2 Logic Functioning bit
 (38 5)  (638 277)  (638 277)  LC_2 Logic Functioning bit
 (40 5)  (640 277)  (640 277)  LC_2 Logic Functioning bit
 (42 5)  (642 277)  (642 277)  LC_2 Logic Functioning bit
 (3 6)  (603 278)  (603 278)  routing T_12_17.sp12_h_r_0 <X> T_12_17.sp12_v_t_23
 (3 7)  (603 279)  (603 279)  routing T_12_17.sp12_h_r_0 <X> T_12_17.sp12_v_t_23
 (22 7)  (622 279)  (622 279)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (624 279)  (624 279)  routing T_12_17.top_op_6 <X> T_12_17.lc_trk_g1_6
 (25 7)  (625 279)  (625 279)  routing T_12_17.top_op_6 <X> T_12_17.lc_trk_g1_6
 (22 8)  (622 280)  (622 280)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (624 280)  (624 280)  routing T_12_17.tnl_op_3 <X> T_12_17.lc_trk_g2_3
 (28 8)  (628 280)  (628 280)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 280)  (629 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (41 8)  (641 280)  (641 280)  LC_4 Logic Functioning bit
 (21 9)  (621 281)  (621 281)  routing T_12_17.tnl_op_3 <X> T_12_17.lc_trk_g2_3
 (27 9)  (627 281)  (627 281)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 281)  (628 281)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 281)  (629 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 281)  (630 281)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 281)  (631 281)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 281)  (632 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (634 281)  (634 281)  routing T_12_17.lc_trk_g1_1 <X> T_12_17.input_2_4
 (37 9)  (637 281)  (637 281)  LC_4 Logic Functioning bit
 (51 9)  (651 281)  (651 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (27 10)  (627 282)  (627 282)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 282)  (628 282)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 282)  (629 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 282)  (631 282)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 282)  (636 282)  LC_5 Logic Functioning bit
 (37 10)  (637 282)  (637 282)  LC_5 Logic Functioning bit
 (40 10)  (640 282)  (640 282)  LC_5 Logic Functioning bit
 (41 10)  (641 282)  (641 282)  LC_5 Logic Functioning bit
 (50 10)  (650 282)  (650 282)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (627 283)  (627 283)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 283)  (628 283)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 283)  (629 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (38 11)  (638 283)  (638 283)  LC_5 Logic Functioning bit
 (39 11)  (639 283)  (639 283)  LC_5 Logic Functioning bit
 (42 11)  (642 283)  (642 283)  LC_5 Logic Functioning bit
 (43 11)  (643 283)  (643 283)  LC_5 Logic Functioning bit
 (15 12)  (615 284)  (615 284)  routing T_12_17.tnl_op_1 <X> T_12_17.lc_trk_g3_1
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (28 12)  (628 284)  (628 284)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (14 13)  (614 285)  (614 285)  routing T_12_17.tnl_op_0 <X> T_12_17.lc_trk_g3_0
 (15 13)  (615 285)  (615 285)  routing T_12_17.tnl_op_0 <X> T_12_17.lc_trk_g3_0
 (17 13)  (617 285)  (617 285)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (618 285)  (618 285)  routing T_12_17.tnl_op_1 <X> T_12_17.lc_trk_g3_1
 (27 13)  (627 285)  (627 285)  routing T_12_17.lc_trk_g1_1 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 285)  (629 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 285)  (630 285)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 285)  (631 285)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (637 285)  (637 285)  LC_6 Logic Functioning bit
 (39 13)  (639 285)  (639 285)  LC_6 Logic Functioning bit
 (41 13)  (641 285)  (641 285)  LC_6 Logic Functioning bit
 (43 13)  (643 285)  (643 285)  LC_6 Logic Functioning bit
 (27 14)  (627 286)  (627 286)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 286)  (628 286)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 286)  (629 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 286)  (631 286)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 286)  (632 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (636 286)  (636 286)  LC_7 Logic Functioning bit
 (37 14)  (637 286)  (637 286)  LC_7 Logic Functioning bit
 (38 14)  (638 286)  (638 286)  LC_7 Logic Functioning bit
 (39 14)  (639 286)  (639 286)  LC_7 Logic Functioning bit
 (27 15)  (627 287)  (627 287)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 287)  (628 287)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 287)  (629 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (40 15)  (640 287)  (640 287)  LC_7 Logic Functioning bit
 (41 15)  (641 287)  (641 287)  LC_7 Logic Functioning bit
 (42 15)  (642 287)  (642 287)  LC_7 Logic Functioning bit
 (43 15)  (643 287)  (643 287)  LC_7 Logic Functioning bit


LogicTile_13_17

 (15 0)  (669 272)  (669 272)  routing T_13_17.top_op_1 <X> T_13_17.lc_trk_g0_1
 (17 0)  (671 272)  (671 272)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (27 0)  (681 272)  (681 272)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 272)  (682 272)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 272)  (684 272)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 272)  (685 272)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (689 272)  (689 272)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.input_2_0
 (37 0)  (691 272)  (691 272)  LC_0 Logic Functioning bit
 (39 0)  (693 272)  (693 272)  LC_0 Logic Functioning bit
 (41 0)  (695 272)  (695 272)  LC_0 Logic Functioning bit
 (43 0)  (697 272)  (697 272)  LC_0 Logic Functioning bit
 (11 1)  (665 273)  (665 273)  routing T_13_17.sp4_h_l_43 <X> T_13_17.sp4_h_r_2
 (13 1)  (667 273)  (667 273)  routing T_13_17.sp4_h_l_43 <X> T_13_17.sp4_h_r_2
 (16 1)  (670 273)  (670 273)  routing T_13_17.sp12_h_r_8 <X> T_13_17.lc_trk_g0_0
 (17 1)  (671 273)  (671 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (18 1)  (672 273)  (672 273)  routing T_13_17.top_op_1 <X> T_13_17.lc_trk_g0_1
 (27 1)  (681 273)  (681 273)  routing T_13_17.lc_trk_g1_1 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 273)  (685 273)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (689 273)  (689 273)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.input_2_0
 (39 1)  (693 273)  (693 273)  LC_0 Logic Functioning bit
 (41 1)  (695 273)  (695 273)  LC_0 Logic Functioning bit
 (42 1)  (696 273)  (696 273)  LC_0 Logic Functioning bit
 (43 1)  (697 273)  (697 273)  LC_0 Logic Functioning bit
 (21 2)  (675 274)  (675 274)  routing T_13_17.sp4_v_b_15 <X> T_13_17.lc_trk_g0_7
 (22 2)  (676 274)  (676 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (677 274)  (677 274)  routing T_13_17.sp4_v_b_15 <X> T_13_17.lc_trk_g0_7
 (25 2)  (679 274)  (679 274)  routing T_13_17.lft_op_6 <X> T_13_17.lc_trk_g0_6
 (28 2)  (682 274)  (682 274)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 274)  (684 274)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 274)  (685 274)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 274)  (687 274)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 274)  (688 274)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 274)  (691 274)  LC_1 Logic Functioning bit
 (39 2)  (693 274)  (693 274)  LC_1 Logic Functioning bit
 (41 2)  (695 274)  (695 274)  LC_1 Logic Functioning bit
 (50 2)  (704 274)  (704 274)  Cascade bit: LH_LC01_inmux02_5

 (21 3)  (675 275)  (675 275)  routing T_13_17.sp4_v_b_15 <X> T_13_17.lc_trk_g0_7
 (22 3)  (676 275)  (676 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (678 275)  (678 275)  routing T_13_17.lft_op_6 <X> T_13_17.lc_trk_g0_6
 (26 3)  (680 275)  (680 275)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 275)  (681 275)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 275)  (684 275)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (14 4)  (668 276)  (668 276)  routing T_13_17.lft_op_0 <X> T_13_17.lc_trk_g1_0
 (15 4)  (669 276)  (669 276)  routing T_13_17.sp4_v_b_17 <X> T_13_17.lc_trk_g1_1
 (16 4)  (670 276)  (670 276)  routing T_13_17.sp4_v_b_17 <X> T_13_17.lc_trk_g1_1
 (17 4)  (671 276)  (671 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 276)  (685 276)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 276)  (688 276)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 276)  (690 276)  LC_2 Logic Functioning bit
 (37 4)  (691 276)  (691 276)  LC_2 Logic Functioning bit
 (40 4)  (694 276)  (694 276)  LC_2 Logic Functioning bit
 (41 4)  (695 276)  (695 276)  LC_2 Logic Functioning bit
 (46 4)  (700 276)  (700 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (704 276)  (704 276)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (669 277)  (669 277)  routing T_13_17.lft_op_0 <X> T_13_17.lc_trk_g1_0
 (17 5)  (671 277)  (671 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (676 277)  (676 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (677 277)  (677 277)  routing T_13_17.sp4_h_r_2 <X> T_13_17.lc_trk_g1_2
 (24 5)  (678 277)  (678 277)  routing T_13_17.sp4_h_r_2 <X> T_13_17.lc_trk_g1_2
 (25 5)  (679 277)  (679 277)  routing T_13_17.sp4_h_r_2 <X> T_13_17.lc_trk_g1_2
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 277)  (685 277)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (38 5)  (692 277)  (692 277)  LC_2 Logic Functioning bit
 (39 5)  (693 277)  (693 277)  LC_2 Logic Functioning bit
 (42 5)  (696 277)  (696 277)  LC_2 Logic Functioning bit
 (43 5)  (697 277)  (697 277)  LC_2 Logic Functioning bit
 (15 6)  (669 278)  (669 278)  routing T_13_17.lft_op_5 <X> T_13_17.lc_trk_g1_5
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (672 278)  (672 278)  routing T_13_17.lft_op_5 <X> T_13_17.lc_trk_g1_5
 (21 6)  (675 278)  (675 278)  routing T_13_17.lft_op_7 <X> T_13_17.lc_trk_g1_7
 (22 6)  (676 278)  (676 278)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (678 278)  (678 278)  routing T_13_17.lft_op_7 <X> T_13_17.lc_trk_g1_7
 (25 6)  (679 278)  (679 278)  routing T_13_17.sp4_h_r_14 <X> T_13_17.lc_trk_g1_6
 (26 6)  (680 278)  (680 278)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 278)  (681 278)  routing T_13_17.lc_trk_g1_1 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 278)  (685 278)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 278)  (687 278)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 278)  (688 278)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 278)  (689 278)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.input_2_3
 (37 6)  (691 278)  (691 278)  LC_3 Logic Functioning bit
 (38 6)  (692 278)  (692 278)  LC_3 Logic Functioning bit
 (41 6)  (695 278)  (695 278)  LC_3 Logic Functioning bit
 (42 6)  (696 278)  (696 278)  LC_3 Logic Functioning bit
 (22 7)  (676 279)  (676 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (677 279)  (677 279)  routing T_13_17.sp4_h_r_14 <X> T_13_17.lc_trk_g1_6
 (24 7)  (678 279)  (678 279)  routing T_13_17.sp4_h_r_14 <X> T_13_17.lc_trk_g1_6
 (27 7)  (681 279)  (681 279)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 279)  (682 279)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 279)  (685 279)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 279)  (686 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (689 279)  (689 279)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.input_2_3
 (38 7)  (692 279)  (692 279)  LC_3 Logic Functioning bit
 (39 7)  (693 279)  (693 279)  LC_3 Logic Functioning bit
 (40 7)  (694 279)  (694 279)  LC_3 Logic Functioning bit
 (43 7)  (697 279)  (697 279)  LC_3 Logic Functioning bit
 (27 8)  (681 280)  (681 280)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 280)  (685 280)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (689 280)  (689 280)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.input_2_4
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (51 8)  (705 280)  (705 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (681 281)  (681 281)  routing T_13_17.lc_trk_g1_1 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 281)  (685 281)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 281)  (686 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (687 281)  (687 281)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.input_2_4
 (36 9)  (690 281)  (690 281)  LC_4 Logic Functioning bit
 (38 9)  (692 281)  (692 281)  LC_4 Logic Functioning bit
 (41 9)  (695 281)  (695 281)  LC_4 Logic Functioning bit
 (53 9)  (707 281)  (707 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (25 10)  (679 282)  (679 282)  routing T_13_17.sp4_v_b_38 <X> T_13_17.lc_trk_g2_6
 (27 10)  (681 282)  (681 282)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 282)  (684 282)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 282)  (685 282)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 282)  (688 282)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (37 10)  (691 282)  (691 282)  LC_5 Logic Functioning bit
 (38 10)  (692 282)  (692 282)  LC_5 Logic Functioning bit
 (41 10)  (695 282)  (695 282)  LC_5 Logic Functioning bit
 (50 10)  (704 282)  (704 282)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (659 283)  (659 283)  routing T_13_17.sp4_h_l_43 <X> T_13_17.sp4_v_t_43
 (14 11)  (668 283)  (668 283)  routing T_13_17.tnl_op_4 <X> T_13_17.lc_trk_g2_4
 (15 11)  (669 283)  (669 283)  routing T_13_17.tnl_op_4 <X> T_13_17.lc_trk_g2_4
 (17 11)  (671 283)  (671 283)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (676 283)  (676 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (677 283)  (677 283)  routing T_13_17.sp4_v_b_38 <X> T_13_17.lc_trk_g2_6
 (25 11)  (679 283)  (679 283)  routing T_13_17.sp4_v_b_38 <X> T_13_17.lc_trk_g2_6
 (31 11)  (685 283)  (685 283)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 283)  (690 283)  LC_5 Logic Functioning bit
 (37 11)  (691 283)  (691 283)  LC_5 Logic Functioning bit
 (38 11)  (692 283)  (692 283)  LC_5 Logic Functioning bit
 (41 11)  (695 283)  (695 283)  LC_5 Logic Functioning bit
 (8 12)  (662 284)  (662 284)  routing T_13_17.sp4_h_l_39 <X> T_13_17.sp4_h_r_10
 (10 12)  (664 284)  (664 284)  routing T_13_17.sp4_h_l_39 <X> T_13_17.sp4_h_r_10
 (31 12)  (685 284)  (685 284)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 284)  (687 284)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 284)  (688 284)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (38 12)  (692 284)  (692 284)  LC_6 Logic Functioning bit
 (39 12)  (693 284)  (693 284)  LC_6 Logic Functioning bit
 (42 12)  (696 284)  (696 284)  LC_6 Logic Functioning bit
 (43 12)  (697 284)  (697 284)  LC_6 Logic Functioning bit
 (50 12)  (704 284)  (704 284)  Cascade bit: LH_LC06_inmux02_5

 (31 13)  (685 285)  (685 285)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (38 13)  (692 285)  (692 285)  LC_6 Logic Functioning bit
 (39 13)  (693 285)  (693 285)  LC_6 Logic Functioning bit
 (42 13)  (696 285)  (696 285)  LC_6 Logic Functioning bit
 (43 13)  (697 285)  (697 285)  LC_6 Logic Functioning bit
 (14 14)  (668 286)  (668 286)  routing T_13_17.wire_logic_cluster/lc_4/out <X> T_13_17.lc_trk_g3_4
 (16 14)  (670 286)  (670 286)  routing T_13_17.sp4_v_b_37 <X> T_13_17.lc_trk_g3_5
 (17 14)  (671 286)  (671 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (672 286)  (672 286)  routing T_13_17.sp4_v_b_37 <X> T_13_17.lc_trk_g3_5
 (22 14)  (676 286)  (676 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (677 286)  (677 286)  routing T_13_17.sp4_h_r_31 <X> T_13_17.lc_trk_g3_7
 (24 14)  (678 286)  (678 286)  routing T_13_17.sp4_h_r_31 <X> T_13_17.lc_trk_g3_7
 (17 15)  (671 287)  (671 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (672 287)  (672 287)  routing T_13_17.sp4_v_b_37 <X> T_13_17.lc_trk_g3_5
 (21 15)  (675 287)  (675 287)  routing T_13_17.sp4_h_r_31 <X> T_13_17.lc_trk_g3_7
 (22 15)  (676 287)  (676 287)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (678 287)  (678 287)  routing T_13_17.tnl_op_6 <X> T_13_17.lc_trk_g3_6
 (25 15)  (679 287)  (679 287)  routing T_13_17.tnl_op_6 <X> T_13_17.lc_trk_g3_6


LogicTile_14_17

 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (731 272)  (731 272)  routing T_14_17.sp12_h_r_11 <X> T_14_17.lc_trk_g0_3
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 272)  (741 272)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 272)  (744 272)  LC_0 Logic Functioning bit
 (39 0)  (747 272)  (747 272)  LC_0 Logic Functioning bit
 (41 0)  (749 272)  (749 272)  LC_0 Logic Functioning bit
 (42 0)  (750 272)  (750 272)  LC_0 Logic Functioning bit
 (26 1)  (734 273)  (734 273)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 273)  (735 273)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 273)  (736 273)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 273)  (739 273)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 273)  (740 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (741 273)  (741 273)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.input_2_0
 (34 1)  (742 273)  (742 273)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.input_2_0
 (37 1)  (745 273)  (745 273)  LC_0 Logic Functioning bit
 (38 1)  (746 273)  (746 273)  LC_0 Logic Functioning bit
 (40 1)  (748 273)  (748 273)  LC_0 Logic Functioning bit
 (43 1)  (751 273)  (751 273)  LC_0 Logic Functioning bit
 (21 2)  (729 274)  (729 274)  routing T_14_17.sp4_h_l_2 <X> T_14_17.lc_trk_g0_7
 (22 2)  (730 274)  (730 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (731 274)  (731 274)  routing T_14_17.sp4_h_l_2 <X> T_14_17.lc_trk_g0_7
 (24 2)  (732 274)  (732 274)  routing T_14_17.sp4_h_l_2 <X> T_14_17.lc_trk_g0_7
 (14 3)  (722 275)  (722 275)  routing T_14_17.sp4_r_v_b_28 <X> T_14_17.lc_trk_g0_4
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 276)  (738 276)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 276)  (739 276)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 276)  (741 276)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 276)  (742 276)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 276)  (743 276)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.input_2_2
 (36 4)  (744 276)  (744 276)  LC_2 Logic Functioning bit
 (37 4)  (745 276)  (745 276)  LC_2 Logic Functioning bit
 (38 4)  (746 276)  (746 276)  LC_2 Logic Functioning bit
 (41 4)  (749 276)  (749 276)  LC_2 Logic Functioning bit
 (43 4)  (751 276)  (751 276)  LC_2 Logic Functioning bit
 (53 4)  (761 276)  (761 276)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (28 5)  (736 277)  (736 277)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 277)  (738 277)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 277)  (740 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (741 277)  (741 277)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.input_2_2
 (36 5)  (744 277)  (744 277)  LC_2 Logic Functioning bit
 (37 5)  (745 277)  (745 277)  LC_2 Logic Functioning bit
 (38 5)  (746 277)  (746 277)  LC_2 Logic Functioning bit
 (39 5)  (747 277)  (747 277)  LC_2 Logic Functioning bit
 (43 5)  (751 277)  (751 277)  LC_2 Logic Functioning bit
 (27 6)  (735 278)  (735 278)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 278)  (736 278)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 278)  (741 278)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 278)  (742 278)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 278)  (745 278)  LC_3 Logic Functioning bit
 (38 6)  (746 278)  (746 278)  LC_3 Logic Functioning bit
 (40 6)  (748 278)  (748 278)  LC_3 Logic Functioning bit
 (43 6)  (751 278)  (751 278)  LC_3 Logic Functioning bit
 (31 7)  (739 279)  (739 279)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 279)  (740 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (741 279)  (741 279)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.input_2_3
 (35 7)  (743 279)  (743 279)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.input_2_3
 (37 7)  (745 279)  (745 279)  LC_3 Logic Functioning bit
 (38 7)  (746 279)  (746 279)  LC_3 Logic Functioning bit
 (40 7)  (748 279)  (748 279)  LC_3 Logic Functioning bit
 (43 7)  (751 279)  (751 279)  LC_3 Logic Functioning bit
 (17 8)  (725 280)  (725 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (729 280)  (729 280)  routing T_14_17.sp4_v_t_22 <X> T_14_17.lc_trk_g2_3
 (22 8)  (730 280)  (730 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (731 280)  (731 280)  routing T_14_17.sp4_v_t_22 <X> T_14_17.lc_trk_g2_3
 (26 8)  (734 280)  (734 280)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 280)  (741 280)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 280)  (745 280)  LC_4 Logic Functioning bit
 (38 8)  (746 280)  (746 280)  LC_4 Logic Functioning bit
 (39 8)  (747 280)  (747 280)  LC_4 Logic Functioning bit
 (40 8)  (748 280)  (748 280)  LC_4 Logic Functioning bit
 (42 8)  (750 280)  (750 280)  LC_4 Logic Functioning bit
 (43 8)  (751 280)  (751 280)  LC_4 Logic Functioning bit
 (50 8)  (758 280)  (758 280)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (722 281)  (722 281)  routing T_14_17.tnl_op_0 <X> T_14_17.lc_trk_g2_0
 (15 9)  (723 281)  (723 281)  routing T_14_17.tnl_op_0 <X> T_14_17.lc_trk_g2_0
 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (726 281)  (726 281)  routing T_14_17.sp4_r_v_b_33 <X> T_14_17.lc_trk_g2_1
 (21 9)  (729 281)  (729 281)  routing T_14_17.sp4_v_t_22 <X> T_14_17.lc_trk_g2_3
 (26 9)  (734 281)  (734 281)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 281)  (735 281)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 281)  (736 281)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 281)  (738 281)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 281)  (744 281)  LC_4 Logic Functioning bit
 (37 9)  (745 281)  (745 281)  LC_4 Logic Functioning bit
 (40 9)  (748 281)  (748 281)  LC_4 Logic Functioning bit
 (42 9)  (750 281)  (750 281)  LC_4 Logic Functioning bit
 (43 9)  (751 281)  (751 281)  LC_4 Logic Functioning bit
 (53 9)  (761 281)  (761 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 282)  (738 282)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 282)  (739 282)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 282)  (741 282)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 282)  (742 282)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 282)  (744 282)  LC_5 Logic Functioning bit
 (39 10)  (747 282)  (747 282)  LC_5 Logic Functioning bit
 (41 10)  (749 282)  (749 282)  LC_5 Logic Functioning bit
 (42 10)  (750 282)  (750 282)  LC_5 Logic Functioning bit
 (50 10)  (758 282)  (758 282)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (760 282)  (760 282)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (722 283)  (722 283)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g2_4
 (15 11)  (723 283)  (723 283)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g2_4
 (16 11)  (724 283)  (724 283)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g2_4
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (36 11)  (744 283)  (744 283)  LC_5 Logic Functioning bit
 (39 11)  (747 283)  (747 283)  LC_5 Logic Functioning bit
 (41 11)  (749 283)  (749 283)  LC_5 Logic Functioning bit
 (42 11)  (750 283)  (750 283)  LC_5 Logic Functioning bit
 (3 12)  (711 284)  (711 284)  routing T_14_17.sp12_v_t_22 <X> T_14_17.sp12_h_r_1
 (15 12)  (723 284)  (723 284)  routing T_14_17.tnl_op_1 <X> T_14_17.lc_trk_g3_1
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (730 284)  (730 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (731 284)  (731 284)  routing T_14_17.sp4_h_r_27 <X> T_14_17.lc_trk_g3_3
 (24 12)  (732 284)  (732 284)  routing T_14_17.sp4_h_r_27 <X> T_14_17.lc_trk_g3_3
 (18 13)  (726 285)  (726 285)  routing T_14_17.tnl_op_1 <X> T_14_17.lc_trk_g3_1
 (21 13)  (729 285)  (729 285)  routing T_14_17.sp4_h_r_27 <X> T_14_17.lc_trk_g3_3
 (14 14)  (722 286)  (722 286)  routing T_14_17.sp4_h_r_44 <X> T_14_17.lc_trk_g3_4
 (17 14)  (725 286)  (725 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (729 286)  (729 286)  routing T_14_17.sp4_h_l_34 <X> T_14_17.lc_trk_g3_7
 (22 14)  (730 286)  (730 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (731 286)  (731 286)  routing T_14_17.sp4_h_l_34 <X> T_14_17.lc_trk_g3_7
 (24 14)  (732 286)  (732 286)  routing T_14_17.sp4_h_l_34 <X> T_14_17.lc_trk_g3_7
 (28 14)  (736 286)  (736 286)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 286)  (738 286)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 286)  (741 286)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 286)  (744 286)  LC_7 Logic Functioning bit
 (37 14)  (745 286)  (745 286)  LC_7 Logic Functioning bit
 (38 14)  (746 286)  (746 286)  LC_7 Logic Functioning bit
 (39 14)  (747 286)  (747 286)  LC_7 Logic Functioning bit
 (41 14)  (749 286)  (749 286)  LC_7 Logic Functioning bit
 (43 14)  (751 286)  (751 286)  LC_7 Logic Functioning bit
 (14 15)  (722 287)  (722 287)  routing T_14_17.sp4_h_r_44 <X> T_14_17.lc_trk_g3_4
 (15 15)  (723 287)  (723 287)  routing T_14_17.sp4_h_r_44 <X> T_14_17.lc_trk_g3_4
 (16 15)  (724 287)  (724 287)  routing T_14_17.sp4_h_r_44 <X> T_14_17.lc_trk_g3_4
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (726 287)  (726 287)  routing T_14_17.sp4_r_v_b_45 <X> T_14_17.lc_trk_g3_5
 (21 15)  (729 287)  (729 287)  routing T_14_17.sp4_h_l_34 <X> T_14_17.lc_trk_g3_7
 (36 15)  (744 287)  (744 287)  LC_7 Logic Functioning bit
 (37 15)  (745 287)  (745 287)  LC_7 Logic Functioning bit
 (38 15)  (746 287)  (746 287)  LC_7 Logic Functioning bit
 (39 15)  (747 287)  (747 287)  LC_7 Logic Functioning bit
 (41 15)  (749 287)  (749 287)  LC_7 Logic Functioning bit
 (43 15)  (751 287)  (751 287)  LC_7 Logic Functioning bit


LogicTile_15_17

 (9 0)  (771 272)  (771 272)  routing T_15_17.sp4_h_l_47 <X> T_15_17.sp4_h_r_1
 (10 0)  (772 272)  (772 272)  routing T_15_17.sp4_h_l_47 <X> T_15_17.sp4_h_r_1
 (15 2)  (777 274)  (777 274)  routing T_15_17.lft_op_5 <X> T_15_17.lc_trk_g0_5
 (17 2)  (779 274)  (779 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 274)  (780 274)  routing T_15_17.lft_op_5 <X> T_15_17.lc_trk_g0_5
 (21 2)  (783 274)  (783 274)  routing T_15_17.sp4_h_l_10 <X> T_15_17.lc_trk_g0_7
 (22 2)  (784 274)  (784 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (785 274)  (785 274)  routing T_15_17.sp4_h_l_10 <X> T_15_17.lc_trk_g0_7
 (24 2)  (786 274)  (786 274)  routing T_15_17.sp4_h_l_10 <X> T_15_17.lc_trk_g0_7
 (16 3)  (778 275)  (778 275)  routing T_15_17.sp12_h_r_12 <X> T_15_17.lc_trk_g0_4
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (21 3)  (783 275)  (783 275)  routing T_15_17.sp4_h_l_10 <X> T_15_17.lc_trk_g0_7
 (14 4)  (776 276)  (776 276)  routing T_15_17.lft_op_0 <X> T_15_17.lc_trk_g1_0
 (15 4)  (777 276)  (777 276)  routing T_15_17.sp4_h_r_1 <X> T_15_17.lc_trk_g1_1
 (16 4)  (778 276)  (778 276)  routing T_15_17.sp4_h_r_1 <X> T_15_17.lc_trk_g1_1
 (17 4)  (779 276)  (779 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (26 4)  (788 276)  (788 276)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 276)  (789 276)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 276)  (795 276)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (37 4)  (799 276)  (799 276)  LC_2 Logic Functioning bit
 (39 4)  (801 276)  (801 276)  LC_2 Logic Functioning bit
 (40 4)  (802 276)  (802 276)  LC_2 Logic Functioning bit
 (42 4)  (804 276)  (804 276)  LC_2 Logic Functioning bit
 (15 5)  (777 277)  (777 277)  routing T_15_17.lft_op_0 <X> T_15_17.lc_trk_g1_0
 (17 5)  (779 277)  (779 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (780 277)  (780 277)  routing T_15_17.sp4_h_r_1 <X> T_15_17.lc_trk_g1_1
 (29 5)  (791 277)  (791 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 277)  (793 277)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 277)  (794 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (796 277)  (796 277)  routing T_15_17.lc_trk_g1_1 <X> T_15_17.input_2_2
 (38 5)  (800 277)  (800 277)  LC_2 Logic Functioning bit
 (39 5)  (801 277)  (801 277)  LC_2 Logic Functioning bit
 (40 5)  (802 277)  (802 277)  LC_2 Logic Functioning bit
 (41 5)  (803 277)  (803 277)  LC_2 Logic Functioning bit
 (42 5)  (804 277)  (804 277)  LC_2 Logic Functioning bit
 (43 5)  (805 277)  (805 277)  LC_2 Logic Functioning bit
 (6 6)  (768 278)  (768 278)  routing T_15_17.sp4_h_l_47 <X> T_15_17.sp4_v_t_38
 (15 6)  (777 278)  (777 278)  routing T_15_17.sp4_h_r_5 <X> T_15_17.lc_trk_g1_5
 (16 6)  (778 278)  (778 278)  routing T_15_17.sp4_h_r_5 <X> T_15_17.lc_trk_g1_5
 (17 6)  (779 278)  (779 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (783 278)  (783 278)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g1_7
 (22 6)  (784 278)  (784 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (786 278)  (786 278)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g1_7
 (26 6)  (788 278)  (788 278)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 278)  (790 278)  routing T_15_17.lc_trk_g2_0 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 278)  (793 278)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 278)  (796 278)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 278)  (798 278)  LC_3 Logic Functioning bit
 (37 6)  (799 278)  (799 278)  LC_3 Logic Functioning bit
 (38 6)  (800 278)  (800 278)  LC_3 Logic Functioning bit
 (39 6)  (801 278)  (801 278)  LC_3 Logic Functioning bit
 (41 6)  (803 278)  (803 278)  LC_3 Logic Functioning bit
 (43 6)  (805 278)  (805 278)  LC_3 Logic Functioning bit
 (3 7)  (765 279)  (765 279)  routing T_15_17.sp12_h_l_23 <X> T_15_17.sp12_v_t_23
 (18 7)  (780 279)  (780 279)  routing T_15_17.sp4_h_r_5 <X> T_15_17.lc_trk_g1_5
 (21 7)  (783 279)  (783 279)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g1_7
 (26 7)  (788 279)  (788 279)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 279)  (789 279)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 279)  (790 279)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 279)  (791 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 279)  (793 279)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 279)  (799 279)  LC_3 Logic Functioning bit
 (39 7)  (801 279)  (801 279)  LC_3 Logic Functioning bit
 (14 8)  (776 280)  (776 280)  routing T_15_17.sp4_h_r_40 <X> T_15_17.lc_trk_g2_0
 (21 8)  (783 280)  (783 280)  routing T_15_17.sp4_v_t_14 <X> T_15_17.lc_trk_g2_3
 (22 8)  (784 280)  (784 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (785 280)  (785 280)  routing T_15_17.sp4_v_t_14 <X> T_15_17.lc_trk_g2_3
 (26 8)  (788 280)  (788 280)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (31 8)  (793 280)  (793 280)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (37 8)  (799 280)  (799 280)  LC_4 Logic Functioning bit
 (48 8)  (810 280)  (810 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (812 280)  (812 280)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (776 281)  (776 281)  routing T_15_17.sp4_h_r_40 <X> T_15_17.lc_trk_g2_0
 (15 9)  (777 281)  (777 281)  routing T_15_17.sp4_h_r_40 <X> T_15_17.lc_trk_g2_0
 (16 9)  (778 281)  (778 281)  routing T_15_17.sp4_h_r_40 <X> T_15_17.lc_trk_g2_0
 (17 9)  (779 281)  (779 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (27 9)  (789 281)  (789 281)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 281)  (793 281)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 281)  (798 281)  LC_4 Logic Functioning bit
 (22 12)  (784 284)  (784 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 284)  (785 284)  routing T_15_17.sp4_v_t_30 <X> T_15_17.lc_trk_g3_3
 (24 12)  (786 284)  (786 284)  routing T_15_17.sp4_v_t_30 <X> T_15_17.lc_trk_g3_3
 (14 14)  (776 286)  (776 286)  routing T_15_17.sp4_h_r_44 <X> T_15_17.lc_trk_g3_4
 (16 14)  (778 286)  (778 286)  routing T_15_17.sp4_v_b_37 <X> T_15_17.lc_trk_g3_5
 (17 14)  (779 286)  (779 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (780 286)  (780 286)  routing T_15_17.sp4_v_b_37 <X> T_15_17.lc_trk_g3_5
 (26 14)  (788 286)  (788 286)  routing T_15_17.lc_trk_g0_5 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 286)  (789 286)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 286)  (790 286)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 286)  (792 286)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 286)  (795 286)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 286)  (796 286)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 286)  (797 286)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.input_2_7
 (38 14)  (800 286)  (800 286)  LC_7 Logic Functioning bit
 (39 14)  (801 286)  (801 286)  LC_7 Logic Functioning bit
 (42 14)  (804 286)  (804 286)  LC_7 Logic Functioning bit
 (43 14)  (805 286)  (805 286)  LC_7 Logic Functioning bit
 (14 15)  (776 287)  (776 287)  routing T_15_17.sp4_h_r_44 <X> T_15_17.lc_trk_g3_4
 (15 15)  (777 287)  (777 287)  routing T_15_17.sp4_h_r_44 <X> T_15_17.lc_trk_g3_4
 (16 15)  (778 287)  (778 287)  routing T_15_17.sp4_h_r_44 <X> T_15_17.lc_trk_g3_4
 (17 15)  (779 287)  (779 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (780 287)  (780 287)  routing T_15_17.sp4_v_b_37 <X> T_15_17.lc_trk_g3_5
 (22 15)  (784 287)  (784 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (29 15)  (791 287)  (791 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 287)  (793 287)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 287)  (794 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (795 287)  (795 287)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.input_2_7
 (34 15)  (796 287)  (796 287)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.input_2_7
 (36 15)  (798 287)  (798 287)  LC_7 Logic Functioning bit
 (37 15)  (799 287)  (799 287)  LC_7 Logic Functioning bit
 (40 15)  (802 287)  (802 287)  LC_7 Logic Functioning bit
 (41 15)  (803 287)  (803 287)  LC_7 Logic Functioning bit


LogicTile_16_17

 (22 2)  (838 274)  (838 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (839 274)  (839 274)  routing T_16_17.sp12_h_l_12 <X> T_16_17.lc_trk_g0_7
 (11 5)  (827 277)  (827 277)  routing T_16_17.sp4_h_l_40 <X> T_16_17.sp4_h_r_5
 (14 6)  (830 278)  (830 278)  routing T_16_17.sp4_h_l_1 <X> T_16_17.lc_trk_g1_4
 (15 7)  (831 279)  (831 279)  routing T_16_17.sp4_h_l_1 <X> T_16_17.lc_trk_g1_4
 (16 7)  (832 279)  (832 279)  routing T_16_17.sp4_h_l_1 <X> T_16_17.lc_trk_g1_4
 (17 7)  (833 279)  (833 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (27 12)  (843 284)  (843 284)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 284)  (845 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 284)  (846 284)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 284)  (847 284)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (853 284)  (853 284)  LC_6 Logic Functioning bit
 (39 12)  (855 284)  (855 284)  LC_6 Logic Functioning bit
 (41 12)  (857 284)  (857 284)  LC_6 Logic Functioning bit
 (43 12)  (859 284)  (859 284)  LC_6 Logic Functioning bit
 (51 12)  (867 284)  (867 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (31 13)  (847 285)  (847 285)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (853 285)  (853 285)  LC_6 Logic Functioning bit
 (39 13)  (855 285)  (855 285)  LC_6 Logic Functioning bit
 (41 13)  (857 285)  (857 285)  LC_6 Logic Functioning bit
 (43 13)  (859 285)  (859 285)  LC_6 Logic Functioning bit
 (3 15)  (819 287)  (819 287)  routing T_16_17.sp12_h_l_22 <X> T_16_17.sp12_v_t_22


LogicTile_17_17

 (3 3)  (877 275)  (877 275)  routing T_17_17.sp12_v_b_0 <X> T_17_17.sp12_h_l_23
 (6 6)  (880 278)  (880 278)  routing T_17_17.sp4_h_l_47 <X> T_17_17.sp4_v_t_38


LogicTile_18_17

 (16 6)  (944 278)  (944 278)  routing T_18_17.sp4_v_b_13 <X> T_18_17.lc_trk_g1_5
 (17 6)  (945 278)  (945 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (946 278)  (946 278)  routing T_18_17.sp4_v_b_13 <X> T_18_17.lc_trk_g1_5
 (18 7)  (946 279)  (946 279)  routing T_18_17.sp4_v_b_13 <X> T_18_17.lc_trk_g1_5
 (26 8)  (954 280)  (954 280)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 280)  (956 280)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 280)  (957 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 280)  (958 280)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 280)  (959 280)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 280)  (960 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 280)  (961 280)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 280)  (962 280)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 280)  (964 280)  LC_4 Logic Functioning bit
 (37 8)  (965 280)  (965 280)  LC_4 Logic Functioning bit
 (38 8)  (966 280)  (966 280)  LC_4 Logic Functioning bit
 (39 8)  (967 280)  (967 280)  LC_4 Logic Functioning bit
 (41 8)  (969 280)  (969 280)  LC_4 Logic Functioning bit
 (43 8)  (971 280)  (971 280)  LC_4 Logic Functioning bit
 (27 9)  (955 281)  (955 281)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 281)  (957 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 281)  (959 281)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (965 281)  (965 281)  LC_4 Logic Functioning bit
 (39 9)  (967 281)  (967 281)  LC_4 Logic Functioning bit
 (47 9)  (975 281)  (975 281)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (15 10)  (943 282)  (943 282)  routing T_18_17.sp4_h_l_16 <X> T_18_17.lc_trk_g2_5
 (16 10)  (944 282)  (944 282)  routing T_18_17.sp4_h_l_16 <X> T_18_17.lc_trk_g2_5
 (17 10)  (945 282)  (945 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (946 283)  (946 283)  routing T_18_17.sp4_h_l_16 <X> T_18_17.lc_trk_g2_5
 (9 14)  (937 286)  (937 286)  routing T_18_17.sp4_h_r_7 <X> T_18_17.sp4_h_l_47
 (10 14)  (938 286)  (938 286)  routing T_18_17.sp4_h_r_7 <X> T_18_17.sp4_h_l_47
 (25 14)  (953 286)  (953 286)  routing T_18_17.sp4_v_b_30 <X> T_18_17.lc_trk_g3_6
 (22 15)  (950 287)  (950 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (951 287)  (951 287)  routing T_18_17.sp4_v_b_30 <X> T_18_17.lc_trk_g3_6


LogicTile_20_17

 (12 8)  (1048 280)  (1048 280)  routing T_20_17.sp4_h_l_40 <X> T_20_17.sp4_h_r_8
 (13 9)  (1049 281)  (1049 281)  routing T_20_17.sp4_h_l_40 <X> T_20_17.sp4_h_r_8


LogicTile_21_17

 (2 6)  (1092 278)  (1092 278)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_22_17

 (16 0)  (1160 272)  (1160 272)  routing T_22_17.sp12_h_l_14 <X> T_22_17.lc_trk_g0_1
 (17 0)  (1161 272)  (1161 272)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (18 1)  (1162 273)  (1162 273)  routing T_22_17.sp12_h_l_14 <X> T_22_17.lc_trk_g0_1
 (11 4)  (1155 276)  (1155 276)  routing T_22_17.sp4_v_t_39 <X> T_22_17.sp4_v_b_5
 (12 5)  (1156 277)  (1156 277)  routing T_22_17.sp4_v_t_39 <X> T_22_17.sp4_v_b_5
 (3 6)  (1147 278)  (1147 278)  routing T_22_17.sp12_v_b_0 <X> T_22_17.sp12_v_t_23
 (10 8)  (1154 280)  (1154 280)  routing T_22_17.sp4_v_t_39 <X> T_22_17.sp4_h_r_7
 (21 8)  (1165 280)  (1165 280)  routing T_22_17.rgt_op_3 <X> T_22_17.lc_trk_g2_3
 (22 8)  (1166 280)  (1166 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1168 280)  (1168 280)  routing T_22_17.rgt_op_3 <X> T_22_17.lc_trk_g2_3
 (22 9)  (1166 281)  (1166 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (8 10)  (1152 282)  (1152 282)  routing T_22_17.sp4_v_t_42 <X> T_22_17.sp4_h_l_42
 (9 10)  (1153 282)  (1153 282)  routing T_22_17.sp4_v_t_42 <X> T_22_17.sp4_h_l_42
 (29 12)  (1173 284)  (1173 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 284)  (1176 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 284)  (1177 284)  routing T_22_17.lc_trk_g2_3 <X> T_22_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 284)  (1180 284)  LC_6 Logic Functioning bit
 (37 12)  (1181 284)  (1181 284)  LC_6 Logic Functioning bit
 (38 12)  (1182 284)  (1182 284)  LC_6 Logic Functioning bit
 (39 12)  (1183 284)  (1183 284)  LC_6 Logic Functioning bit
 (41 12)  (1185 284)  (1185 284)  LC_6 Logic Functioning bit
 (43 12)  (1187 284)  (1187 284)  LC_6 Logic Functioning bit
 (48 12)  (1192 284)  (1192 284)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (26 13)  (1170 285)  (1170 285)  routing T_22_17.lc_trk_g2_2 <X> T_22_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 285)  (1172 285)  routing T_22_17.lc_trk_g2_2 <X> T_22_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 285)  (1173 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 285)  (1175 285)  routing T_22_17.lc_trk_g2_3 <X> T_22_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (1181 285)  (1181 285)  LC_6 Logic Functioning bit
 (39 13)  (1183 285)  (1183 285)  LC_6 Logic Functioning bit


LogicTile_23_17

 (28 0)  (1226 272)  (1226 272)  routing T_23_17.lc_trk_g2_7 <X> T_23_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 272)  (1227 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 272)  (1228 272)  routing T_23_17.lc_trk_g2_7 <X> T_23_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 272)  (1229 272)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 272)  (1230 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 272)  (1231 272)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 272)  (1234 272)  LC_0 Logic Functioning bit
 (38 0)  (1236 272)  (1236 272)  LC_0 Logic Functioning bit
 (41 0)  (1239 272)  (1239 272)  LC_0 Logic Functioning bit
 (43 0)  (1241 272)  (1241 272)  LC_0 Logic Functioning bit
 (22 1)  (1220 273)  (1220 273)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (1221 273)  (1221 273)  routing T_23_17.sp12_h_l_17 <X> T_23_17.lc_trk_g0_2
 (25 1)  (1223 273)  (1223 273)  routing T_23_17.sp12_h_l_17 <X> T_23_17.lc_trk_g0_2
 (26 1)  (1224 273)  (1224 273)  routing T_23_17.lc_trk_g3_3 <X> T_23_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (1225 273)  (1225 273)  routing T_23_17.lc_trk_g3_3 <X> T_23_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 273)  (1226 273)  routing T_23_17.lc_trk_g3_3 <X> T_23_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 273)  (1227 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 273)  (1228 273)  routing T_23_17.lc_trk_g2_7 <X> T_23_17.wire_logic_cluster/lc_0/in_1
 (36 1)  (1234 273)  (1234 273)  LC_0 Logic Functioning bit
 (38 1)  (1236 273)  (1236 273)  LC_0 Logic Functioning bit
 (40 1)  (1238 273)  (1238 273)  LC_0 Logic Functioning bit
 (42 1)  (1240 273)  (1240 273)  LC_0 Logic Functioning bit
 (25 2)  (1223 274)  (1223 274)  routing T_23_17.bnr_op_6 <X> T_23_17.lc_trk_g0_6
 (14 3)  (1212 275)  (1212 275)  routing T_23_17.sp12_h_r_20 <X> T_23_17.lc_trk_g0_4
 (16 3)  (1214 275)  (1214 275)  routing T_23_17.sp12_h_r_20 <X> T_23_17.lc_trk_g0_4
 (17 3)  (1215 275)  (1215 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (1220 275)  (1220 275)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (1223 275)  (1223 275)  routing T_23_17.bnr_op_6 <X> T_23_17.lc_trk_g0_6
 (14 5)  (1212 277)  (1212 277)  routing T_23_17.sp4_h_r_0 <X> T_23_17.lc_trk_g1_0
 (15 5)  (1213 277)  (1213 277)  routing T_23_17.sp4_h_r_0 <X> T_23_17.lc_trk_g1_0
 (16 5)  (1214 277)  (1214 277)  routing T_23_17.sp4_h_r_0 <X> T_23_17.lc_trk_g1_0
 (17 5)  (1215 277)  (1215 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (29 6)  (1227 278)  (1227 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 278)  (1228 278)  routing T_23_17.lc_trk_g0_4 <X> T_23_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 278)  (1230 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 278)  (1231 278)  routing T_23_17.lc_trk_g2_2 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 278)  (1234 278)  LC_3 Logic Functioning bit
 (38 6)  (1236 278)  (1236 278)  LC_3 Logic Functioning bit
 (41 6)  (1239 278)  (1239 278)  LC_3 Logic Functioning bit
 (43 6)  (1241 278)  (1241 278)  LC_3 Logic Functioning bit
 (27 7)  (1225 279)  (1225 279)  routing T_23_17.lc_trk_g1_0 <X> T_23_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 279)  (1227 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1229 279)  (1229 279)  routing T_23_17.lc_trk_g2_2 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (1235 279)  (1235 279)  LC_3 Logic Functioning bit
 (39 7)  (1237 279)  (1237 279)  LC_3 Logic Functioning bit
 (41 7)  (1239 279)  (1239 279)  LC_3 Logic Functioning bit
 (43 7)  (1241 279)  (1241 279)  LC_3 Logic Functioning bit
 (22 9)  (1220 281)  (1220 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1223 281)  (1223 281)  routing T_23_17.sp4_r_v_b_34 <X> T_23_17.lc_trk_g2_2
 (15 10)  (1213 282)  (1213 282)  routing T_23_17.sp4_h_r_45 <X> T_23_17.lc_trk_g2_5
 (16 10)  (1214 282)  (1214 282)  routing T_23_17.sp4_h_r_45 <X> T_23_17.lc_trk_g2_5
 (17 10)  (1215 282)  (1215 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1216 282)  (1216 282)  routing T_23_17.sp4_h_r_45 <X> T_23_17.lc_trk_g2_5
 (21 10)  (1219 282)  (1219 282)  routing T_23_17.wire_logic_cluster/lc_7/out <X> T_23_17.lc_trk_g2_7
 (22 10)  (1220 282)  (1220 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (18 11)  (1216 283)  (1216 283)  routing T_23_17.sp4_h_r_45 <X> T_23_17.lc_trk_g2_5
 (21 12)  (1219 284)  (1219 284)  routing T_23_17.rgt_op_3 <X> T_23_17.lc_trk_g3_3
 (22 12)  (1220 284)  (1220 284)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1222 284)  (1222 284)  routing T_23_17.rgt_op_3 <X> T_23_17.lc_trk_g3_3
 (27 12)  (1225 284)  (1225 284)  routing T_23_17.lc_trk_g3_4 <X> T_23_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (1226 284)  (1226 284)  routing T_23_17.lc_trk_g3_4 <X> T_23_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 284)  (1227 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 284)  (1228 284)  routing T_23_17.lc_trk_g3_4 <X> T_23_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 284)  (1229 284)  routing T_23_17.lc_trk_g3_6 <X> T_23_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 284)  (1230 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 284)  (1231 284)  routing T_23_17.lc_trk_g3_6 <X> T_23_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 284)  (1232 284)  routing T_23_17.lc_trk_g3_6 <X> T_23_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 284)  (1234 284)  LC_6 Logic Functioning bit
 (37 12)  (1235 284)  (1235 284)  LC_6 Logic Functioning bit
 (38 12)  (1236 284)  (1236 284)  LC_6 Logic Functioning bit
 (39 12)  (1237 284)  (1237 284)  LC_6 Logic Functioning bit
 (41 12)  (1239 284)  (1239 284)  LC_6 Logic Functioning bit
 (43 12)  (1241 284)  (1241 284)  LC_6 Logic Functioning bit
 (26 13)  (1224 285)  (1224 285)  routing T_23_17.lc_trk_g2_2 <X> T_23_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 285)  (1226 285)  routing T_23_17.lc_trk_g2_2 <X> T_23_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 285)  (1227 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (1229 285)  (1229 285)  routing T_23_17.lc_trk_g3_6 <X> T_23_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (1234 285)  (1234 285)  LC_6 Logic Functioning bit
 (38 13)  (1236 285)  (1236 285)  LC_6 Logic Functioning bit
 (25 14)  (1223 286)  (1223 286)  routing T_23_17.sp4_v_b_30 <X> T_23_17.lc_trk_g3_6
 (29 14)  (1227 286)  (1227 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 286)  (1228 286)  routing T_23_17.lc_trk_g0_6 <X> T_23_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 286)  (1230 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 286)  (1234 286)  LC_7 Logic Functioning bit
 (37 14)  (1235 286)  (1235 286)  LC_7 Logic Functioning bit
 (41 14)  (1239 286)  (1239 286)  LC_7 Logic Functioning bit
 (43 14)  (1241 286)  (1241 286)  LC_7 Logic Functioning bit
 (50 14)  (1248 286)  (1248 286)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (1212 287)  (1212 287)  routing T_23_17.sp4_h_l_17 <X> T_23_17.lc_trk_g3_4
 (15 15)  (1213 287)  (1213 287)  routing T_23_17.sp4_h_l_17 <X> T_23_17.lc_trk_g3_4
 (16 15)  (1214 287)  (1214 287)  routing T_23_17.sp4_h_l_17 <X> T_23_17.lc_trk_g3_4
 (17 15)  (1215 287)  (1215 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (1220 287)  (1220 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1221 287)  (1221 287)  routing T_23_17.sp4_v_b_30 <X> T_23_17.lc_trk_g3_6
 (30 15)  (1228 287)  (1228 287)  routing T_23_17.lc_trk_g0_6 <X> T_23_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (1229 287)  (1229 287)  routing T_23_17.lc_trk_g0_2 <X> T_23_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (1234 287)  (1234 287)  LC_7 Logic Functioning bit
 (37 15)  (1235 287)  (1235 287)  LC_7 Logic Functioning bit
 (41 15)  (1239 287)  (1239 287)  LC_7 Logic Functioning bit
 (43 15)  (1241 287)  (1241 287)  LC_7 Logic Functioning bit


LogicTile_24_17

 (22 0)  (1274 272)  (1274 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (1278 272)  (1278 272)  routing T_24_17.lc_trk_g1_5 <X> T_24_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (1279 272)  (1279 272)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 272)  (1280 272)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 272)  (1281 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 272)  (1283 272)  routing T_24_17.lc_trk_g2_7 <X> T_24_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 272)  (1284 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 272)  (1285 272)  routing T_24_17.lc_trk_g2_7 <X> T_24_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 272)  (1288 272)  LC_0 Logic Functioning bit
 (38 0)  (1290 272)  (1290 272)  LC_0 Logic Functioning bit
 (17 1)  (1269 273)  (1269 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (1273 273)  (1273 273)  routing T_24_17.sp4_r_v_b_32 <X> T_24_17.lc_trk_g0_3
 (27 1)  (1279 273)  (1279 273)  routing T_24_17.lc_trk_g1_5 <X> T_24_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 273)  (1281 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 273)  (1282 273)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (1283 273)  (1283 273)  routing T_24_17.lc_trk_g2_7 <X> T_24_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (1288 273)  (1288 273)  LC_0 Logic Functioning bit
 (37 1)  (1289 273)  (1289 273)  LC_0 Logic Functioning bit
 (38 1)  (1290 273)  (1290 273)  LC_0 Logic Functioning bit
 (39 1)  (1291 273)  (1291 273)  LC_0 Logic Functioning bit
 (40 1)  (1292 273)  (1292 273)  LC_0 Logic Functioning bit
 (42 1)  (1294 273)  (1294 273)  LC_0 Logic Functioning bit
 (16 2)  (1268 274)  (1268 274)  routing T_24_17.sp12_h_l_18 <X> T_24_17.lc_trk_g0_5
 (17 2)  (1269 274)  (1269 274)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (18 3)  (1270 275)  (1270 275)  routing T_24_17.sp12_h_l_18 <X> T_24_17.lc_trk_g0_5
 (27 4)  (1279 276)  (1279 276)  routing T_24_17.lc_trk_g1_6 <X> T_24_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 276)  (1281 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1282 276)  (1282 276)  routing T_24_17.lc_trk_g1_6 <X> T_24_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 276)  (1284 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 276)  (1285 276)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 276)  (1286 276)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 276)  (1288 276)  LC_2 Logic Functioning bit
 (38 4)  (1290 276)  (1290 276)  LC_2 Logic Functioning bit
 (41 4)  (1293 276)  (1293 276)  LC_2 Logic Functioning bit
 (43 4)  (1295 276)  (1295 276)  LC_2 Logic Functioning bit
 (26 5)  (1278 277)  (1278 277)  routing T_24_17.lc_trk_g2_2 <X> T_24_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 277)  (1280 277)  routing T_24_17.lc_trk_g2_2 <X> T_24_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 277)  (1281 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1282 277)  (1282 277)  routing T_24_17.lc_trk_g1_6 <X> T_24_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (1283 277)  (1283 277)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (1289 277)  (1289 277)  LC_2 Logic Functioning bit
 (39 5)  (1291 277)  (1291 277)  LC_2 Logic Functioning bit
 (41 5)  (1293 277)  (1293 277)  LC_2 Logic Functioning bit
 (43 5)  (1295 277)  (1295 277)  LC_2 Logic Functioning bit
 (17 6)  (1269 278)  (1269 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (1278 278)  (1278 278)  routing T_24_17.lc_trk_g0_5 <X> T_24_17.wire_logic_cluster/lc_3/in_0
 (31 6)  (1283 278)  (1283 278)  routing T_24_17.lc_trk_g2_6 <X> T_24_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 278)  (1284 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 278)  (1285 278)  routing T_24_17.lc_trk_g2_6 <X> T_24_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 278)  (1288 278)  LC_3 Logic Functioning bit
 (37 6)  (1289 278)  (1289 278)  LC_3 Logic Functioning bit
 (39 6)  (1291 278)  (1291 278)  LC_3 Logic Functioning bit
 (43 6)  (1295 278)  (1295 278)  LC_3 Logic Functioning bit
 (50 6)  (1302 278)  (1302 278)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (1274 279)  (1274 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (29 7)  (1281 279)  (1281 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1283 279)  (1283 279)  routing T_24_17.lc_trk_g2_6 <X> T_24_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (1288 279)  (1288 279)  LC_3 Logic Functioning bit
 (37 7)  (1289 279)  (1289 279)  LC_3 Logic Functioning bit
 (38 7)  (1290 279)  (1290 279)  LC_3 Logic Functioning bit
 (42 7)  (1294 279)  (1294 279)  LC_3 Logic Functioning bit
 (4 8)  (1256 280)  (1256 280)  routing T_24_17.sp4_h_l_43 <X> T_24_17.sp4_v_b_6
 (5 9)  (1257 281)  (1257 281)  routing T_24_17.sp4_h_l_43 <X> T_24_17.sp4_v_b_6
 (22 9)  (1274 281)  (1274 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (22 10)  (1274 282)  (1274 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (1277 282)  (1277 282)  routing T_24_17.wire_logic_cluster/lc_6/out <X> T_24_17.lc_trk_g2_6
 (21 11)  (1273 283)  (1273 283)  routing T_24_17.sp4_r_v_b_39 <X> T_24_17.lc_trk_g2_7
 (22 11)  (1274 283)  (1274 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (25 12)  (1277 284)  (1277 284)  routing T_24_17.sp4_v_t_23 <X> T_24_17.lc_trk_g3_2
 (27 12)  (1279 284)  (1279 284)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (1280 284)  (1280 284)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 284)  (1281 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 284)  (1284 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 284)  (1288 284)  LC_6 Logic Functioning bit
 (38 12)  (1290 284)  (1290 284)  LC_6 Logic Functioning bit
 (22 13)  (1274 285)  (1274 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1275 285)  (1275 285)  routing T_24_17.sp4_v_t_23 <X> T_24_17.lc_trk_g3_2
 (25 13)  (1277 285)  (1277 285)  routing T_24_17.sp4_v_t_23 <X> T_24_17.lc_trk_g3_2
 (29 13)  (1281 285)  (1281 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 285)  (1282 285)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (1283 285)  (1283 285)  routing T_24_17.lc_trk_g0_3 <X> T_24_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (1288 285)  (1288 285)  LC_6 Logic Functioning bit
 (37 13)  (1289 285)  (1289 285)  LC_6 Logic Functioning bit
 (38 13)  (1290 285)  (1290 285)  LC_6 Logic Functioning bit
 (39 13)  (1291 285)  (1291 285)  LC_6 Logic Functioning bit
 (40 13)  (1292 285)  (1292 285)  LC_6 Logic Functioning bit
 (42 13)  (1294 285)  (1294 285)  LC_6 Logic Functioning bit
 (11 14)  (1263 286)  (1263 286)  routing T_24_17.sp4_h_l_43 <X> T_24_17.sp4_v_t_46


RAM_Tile_25_17

 (7 1)  (1313 273)  (1313 273)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 274)  (1306 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (1 2)  (1307 274)  (1307 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (2 2)  (1308 274)  (1308 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (19 2)  (1325 274)  (1325 274)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_t_4 sp4_v_t_2
 (3 3)  (1309 275)  (1309 275)  routing T_25_17.sp12_v_b_0 <X> T_25_17.sp12_h_l_23
 (15 3)  (1321 275)  (1321 275)  routing T_25_17.sp4_v_b_20 <X> T_25_17.lc_trk_g0_4
 (16 3)  (1322 275)  (1322 275)  routing T_25_17.sp4_v_b_20 <X> T_25_17.lc_trk_g0_4
 (17 3)  (1323 275)  (1323 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (8 6)  (1314 278)  (1314 278)  routing T_25_17.sp4_v_t_47 <X> T_25_17.sp4_h_l_41
 (9 6)  (1315 278)  (1315 278)  routing T_25_17.sp4_v_t_47 <X> T_25_17.sp4_h_l_41
 (10 6)  (1316 278)  (1316 278)  routing T_25_17.sp4_v_t_47 <X> T_25_17.sp4_h_l_41
 (19 6)  (1325 278)  (1325 278)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_t_6
 (27 8)  (1333 280)  (1333 280)  routing T_25_17.lc_trk_g3_2 <X> T_25_17.wire_bram/ram/WDATA_11
 (28 8)  (1334 280)  (1334 280)  routing T_25_17.lc_trk_g3_2 <X> T_25_17.wire_bram/ram/WDATA_11
 (29 8)  (1335 280)  (1335 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_11
 (30 9)  (1336 281)  (1336 281)  routing T_25_17.lc_trk_g3_2 <X> T_25_17.wire_bram/ram/WDATA_11
 (37 9)  (1343 281)  (1343 281)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (25 12)  (1331 284)  (1331 284)  routing T_25_17.sp4_h_r_42 <X> T_25_17.lc_trk_g3_2
 (22 13)  (1328 285)  (1328 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 285)  (1329 285)  routing T_25_17.sp4_h_r_42 <X> T_25_17.lc_trk_g3_2
 (24 13)  (1330 285)  (1330 285)  routing T_25_17.sp4_h_r_42 <X> T_25_17.lc_trk_g3_2
 (25 13)  (1331 285)  (1331 285)  routing T_25_17.sp4_h_r_42 <X> T_25_17.lc_trk_g3_2
 (1 14)  (1307 286)  (1307 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (1307 287)  (1307 287)  routing T_25_17.lc_trk_g0_4 <X> T_25_17.wire_bram/ram/RE


LogicTile_32_17

 (3 6)  (1675 278)  (1675 278)  routing T_32_17.sp12_h_r_0 <X> T_32_17.sp12_v_t_23
 (3 7)  (1675 279)  (1675 279)  routing T_32_17.sp12_h_r_0 <X> T_32_17.sp12_v_t_23


IO_Tile_33_17

 (17 1)  (1743 273)  (1743 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (3 6)  (14 262)  (14 262)  IO control bit: GIOLEFT1_IE_1

 (16 9)  (1 265)  (1 265)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_10_16

 (3 5)  (495 261)  (495 261)  routing T_10_16.sp12_h_l_23 <X> T_10_16.sp12_h_r_0


LogicTile_11_16

 (10 12)  (556 268)  (556 268)  routing T_11_16.sp4_v_t_40 <X> T_11_16.sp4_h_r_10


LogicTile_14_16

 (2 0)  (710 256)  (710 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_15_16

 (6 6)  (768 262)  (768 262)  routing T_15_16.sp4_h_l_47 <X> T_15_16.sp4_v_t_38


LogicTile_17_16

 (10 15)  (884 271)  (884 271)  routing T_17_16.sp4_h_l_40 <X> T_17_16.sp4_v_t_47


LogicTile_22_16

 (28 4)  (1172 260)  (1172 260)  routing T_22_16.lc_trk_g2_3 <X> T_22_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 260)  (1173 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 260)  (1175 260)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 260)  (1176 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 260)  (1177 260)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 260)  (1178 260)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (1179 260)  (1179 260)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.input_2_2
 (38 4)  (1182 260)  (1182 260)  LC_2 Logic Functioning bit
 (46 4)  (1190 260)  (1190 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (1191 260)  (1191 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (1170 261)  (1170 261)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (1171 261)  (1171 261)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 261)  (1172 261)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 261)  (1173 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 261)  (1174 261)  routing T_22_16.lc_trk_g2_3 <X> T_22_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 261)  (1175 261)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (1176 261)  (1176 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (1177 261)  (1177 261)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.input_2_2
 (34 5)  (1178 261)  (1178 261)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.input_2_2
 (3 7)  (1147 263)  (1147 263)  routing T_22_16.sp12_h_l_23 <X> T_22_16.sp12_v_t_23
 (22 8)  (1166 264)  (1166 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1167 264)  (1167 264)  routing T_22_16.sp4_v_t_30 <X> T_22_16.lc_trk_g2_3
 (24 8)  (1168 264)  (1168 264)  routing T_22_16.sp4_v_t_30 <X> T_22_16.lc_trk_g2_3
 (21 12)  (1165 268)  (1165 268)  routing T_22_16.sp4_h_r_43 <X> T_22_16.lc_trk_g3_3
 (22 12)  (1166 268)  (1166 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1167 268)  (1167 268)  routing T_22_16.sp4_h_r_43 <X> T_22_16.lc_trk_g3_3
 (24 12)  (1168 268)  (1168 268)  routing T_22_16.sp4_h_r_43 <X> T_22_16.lc_trk_g3_3
 (21 13)  (1165 269)  (1165 269)  routing T_22_16.sp4_h_r_43 <X> T_22_16.lc_trk_g3_3
 (17 14)  (1161 270)  (1161 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 15)  (1166 271)  (1166 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1167 271)  (1167 271)  routing T_22_16.sp4_v_b_46 <X> T_22_16.lc_trk_g3_6
 (24 15)  (1168 271)  (1168 271)  routing T_22_16.sp4_v_b_46 <X> T_22_16.lc_trk_g3_6


LogicTile_23_16

 (11 1)  (1209 257)  (1209 257)  routing T_23_16.sp4_h_l_43 <X> T_23_16.sp4_h_r_2
 (13 1)  (1211 257)  (1211 257)  routing T_23_16.sp4_h_l_43 <X> T_23_16.sp4_h_r_2
 (22 1)  (1220 257)  (1220 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1221 257)  (1221 257)  routing T_23_16.sp4_h_r_2 <X> T_23_16.lc_trk_g0_2
 (24 1)  (1222 257)  (1222 257)  routing T_23_16.sp4_h_r_2 <X> T_23_16.lc_trk_g0_2
 (25 1)  (1223 257)  (1223 257)  routing T_23_16.sp4_h_r_2 <X> T_23_16.lc_trk_g0_2
 (27 4)  (1225 260)  (1225 260)  routing T_23_16.lc_trk_g3_0 <X> T_23_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (1226 260)  (1226 260)  routing T_23_16.lc_trk_g3_0 <X> T_23_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 260)  (1227 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 260)  (1230 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 260)  (1231 260)  routing T_23_16.lc_trk_g2_1 <X> T_23_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (1233 260)  (1233 260)  routing T_23_16.lc_trk_g1_5 <X> T_23_16.input_2_2
 (39 4)  (1237 260)  (1237 260)  LC_2 Logic Functioning bit
 (47 4)  (1245 260)  (1245 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (1249 260)  (1249 260)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (26 5)  (1224 261)  (1224 261)  routing T_23_16.lc_trk_g0_2 <X> T_23_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 261)  (1227 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (1230 261)  (1230 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (1232 261)  (1232 261)  routing T_23_16.lc_trk_g1_5 <X> T_23_16.input_2_2
 (15 6)  (1213 262)  (1213 262)  routing T_23_16.sp4_v_b_21 <X> T_23_16.lc_trk_g1_5
 (16 6)  (1214 262)  (1214 262)  routing T_23_16.sp4_v_b_21 <X> T_23_16.lc_trk_g1_5
 (17 6)  (1215 262)  (1215 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (27 6)  (1225 262)  (1225 262)  routing T_23_16.lc_trk_g1_5 <X> T_23_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 262)  (1227 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 262)  (1228 262)  routing T_23_16.lc_trk_g1_5 <X> T_23_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 262)  (1230 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (46 6)  (1244 262)  (1244 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (1246 262)  (1246 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (28 7)  (1226 263)  (1226 263)  routing T_23_16.lc_trk_g2_1 <X> T_23_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 263)  (1227 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1229 263)  (1229 263)  routing T_23_16.lc_trk_g0_2 <X> T_23_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (1230 263)  (1230 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (1231 263)  (1231 263)  routing T_23_16.lc_trk_g3_0 <X> T_23_16.input_2_3
 (34 7)  (1232 263)  (1232 263)  routing T_23_16.lc_trk_g3_0 <X> T_23_16.input_2_3
 (39 7)  (1237 263)  (1237 263)  LC_3 Logic Functioning bit
 (17 8)  (1215 264)  (1215 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (19 8)  (1217 264)  (1217 264)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (18 9)  (1216 265)  (1216 265)  routing T_23_16.sp4_r_v_b_33 <X> T_23_16.lc_trk_g2_1
 (5 10)  (1203 266)  (1203 266)  routing T_23_16.sp4_v_t_37 <X> T_23_16.sp4_h_l_43
 (4 11)  (1202 267)  (1202 267)  routing T_23_16.sp4_v_t_37 <X> T_23_16.sp4_h_l_43
 (6 11)  (1204 267)  (1204 267)  routing T_23_16.sp4_v_t_37 <X> T_23_16.sp4_h_l_43
 (14 13)  (1212 269)  (1212 269)  routing T_23_16.sp4_r_v_b_40 <X> T_23_16.lc_trk_g3_0
 (17 13)  (1215 269)  (1215 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0


LogicTile_24_16

 (22 3)  (1274 259)  (1274 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1277 259)  (1277 259)  routing T_24_16.sp4_r_v_b_30 <X> T_24_16.lc_trk_g0_6
 (22 4)  (1274 260)  (1274 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1275 260)  (1275 260)  routing T_24_16.sp4_v_b_19 <X> T_24_16.lc_trk_g1_3
 (24 4)  (1276 260)  (1276 260)  routing T_24_16.sp4_v_b_19 <X> T_24_16.lc_trk_g1_3
 (15 5)  (1267 261)  (1267 261)  routing T_24_16.bot_op_0 <X> T_24_16.lc_trk_g1_0
 (17 5)  (1269 261)  (1269 261)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 6)  (1278 262)  (1278 262)  routing T_24_16.lc_trk_g3_4 <X> T_24_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (1279 262)  (1279 262)  routing T_24_16.lc_trk_g3_7 <X> T_24_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (1280 262)  (1280 262)  routing T_24_16.lc_trk_g3_7 <X> T_24_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 262)  (1281 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 262)  (1282 262)  routing T_24_16.lc_trk_g3_7 <X> T_24_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 262)  (1283 262)  routing T_24_16.lc_trk_g0_6 <X> T_24_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 262)  (1284 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 262)  (1288 262)  LC_3 Logic Functioning bit
 (38 6)  (1290 262)  (1290 262)  LC_3 Logic Functioning bit
 (27 7)  (1279 263)  (1279 263)  routing T_24_16.lc_trk_g3_4 <X> T_24_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 263)  (1280 263)  routing T_24_16.lc_trk_g3_4 <X> T_24_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 263)  (1281 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1282 263)  (1282 263)  routing T_24_16.lc_trk_g3_7 <X> T_24_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (1283 263)  (1283 263)  routing T_24_16.lc_trk_g0_6 <X> T_24_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (1288 263)  (1288 263)  LC_3 Logic Functioning bit
 (37 7)  (1289 263)  (1289 263)  LC_3 Logic Functioning bit
 (38 7)  (1290 263)  (1290 263)  LC_3 Logic Functioning bit
 (39 7)  (1291 263)  (1291 263)  LC_3 Logic Functioning bit
 (40 7)  (1292 263)  (1292 263)  LC_3 Logic Functioning bit
 (42 7)  (1294 263)  (1294 263)  LC_3 Logic Functioning bit
 (32 8)  (1284 264)  (1284 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 264)  (1286 264)  routing T_24_16.lc_trk_g1_0 <X> T_24_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 264)  (1288 264)  LC_4 Logic Functioning bit
 (37 8)  (1289 264)  (1289 264)  LC_4 Logic Functioning bit
 (39 8)  (1291 264)  (1291 264)  LC_4 Logic Functioning bit
 (43 8)  (1295 264)  (1295 264)  LC_4 Logic Functioning bit
 (50 8)  (1302 264)  (1302 264)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (1278 265)  (1278 265)  routing T_24_16.lc_trk_g1_3 <X> T_24_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (1279 265)  (1279 265)  routing T_24_16.lc_trk_g1_3 <X> T_24_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 265)  (1281 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (1288 265)  (1288 265)  LC_4 Logic Functioning bit
 (37 9)  (1289 265)  (1289 265)  LC_4 Logic Functioning bit
 (38 9)  (1290 265)  (1290 265)  LC_4 Logic Functioning bit
 (42 9)  (1294 265)  (1294 265)  LC_4 Logic Functioning bit
 (46 9)  (1298 265)  (1298 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (13 10)  (1265 266)  (1265 266)  routing T_24_16.sp4_h_r_8 <X> T_24_16.sp4_v_t_45
 (17 10)  (1269 266)  (1269 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (1274 266)  (1274 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1275 266)  (1275 266)  routing T_24_16.sp4_v_b_47 <X> T_24_16.lc_trk_g2_7
 (24 10)  (1276 266)  (1276 266)  routing T_24_16.sp4_v_b_47 <X> T_24_16.lc_trk_g2_7
 (12 11)  (1264 267)  (1264 267)  routing T_24_16.sp4_h_r_8 <X> T_24_16.sp4_v_t_45
 (17 12)  (1269 268)  (1269 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (28 12)  (1280 268)  (1280 268)  routing T_24_16.lc_trk_g2_5 <X> T_24_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 268)  (1281 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 268)  (1282 268)  routing T_24_16.lc_trk_g2_5 <X> T_24_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 268)  (1283 268)  routing T_24_16.lc_trk_g2_7 <X> T_24_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 268)  (1284 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 268)  (1285 268)  routing T_24_16.lc_trk_g2_7 <X> T_24_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 268)  (1288 268)  LC_6 Logic Functioning bit
 (38 12)  (1290 268)  (1290 268)  LC_6 Logic Functioning bit
 (41 12)  (1293 268)  (1293 268)  LC_6 Logic Functioning bit
 (43 12)  (1295 268)  (1295 268)  LC_6 Logic Functioning bit
 (18 13)  (1270 269)  (1270 269)  routing T_24_16.sp4_r_v_b_41 <X> T_24_16.lc_trk_g3_1
 (27 13)  (1279 269)  (1279 269)  routing T_24_16.lc_trk_g3_1 <X> T_24_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 269)  (1280 269)  routing T_24_16.lc_trk_g3_1 <X> T_24_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 269)  (1281 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (1283 269)  (1283 269)  routing T_24_16.lc_trk_g2_7 <X> T_24_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (1289 269)  (1289 269)  LC_6 Logic Functioning bit
 (39 13)  (1291 269)  (1291 269)  LC_6 Logic Functioning bit
 (41 13)  (1293 269)  (1293 269)  LC_6 Logic Functioning bit
 (43 13)  (1295 269)  (1295 269)  LC_6 Logic Functioning bit
 (14 14)  (1266 270)  (1266 270)  routing T_24_16.rgt_op_4 <X> T_24_16.lc_trk_g3_4
 (22 14)  (1274 270)  (1274 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1275 270)  (1275 270)  routing T_24_16.sp4_v_b_47 <X> T_24_16.lc_trk_g3_7
 (24 14)  (1276 270)  (1276 270)  routing T_24_16.sp4_v_b_47 <X> T_24_16.lc_trk_g3_7
 (15 15)  (1267 271)  (1267 271)  routing T_24_16.rgt_op_4 <X> T_24_16.lc_trk_g3_4
 (17 15)  (1269 271)  (1269 271)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


RAM_Tile_25_16

 (7 0)  (1313 256)  (1313 256)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 257)  (1313 257)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 258)  (1306 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (1 2)  (1307 258)  (1307 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (2 2)  (1308 258)  (1308 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 258)  (1313 258)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 259)  (1313 259)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 260)  (1307 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (4 4)  (1310 260)  (1310 260)  routing T_25_16.sp4_h_l_44 <X> T_25_16.sp4_v_b_3
 (6 4)  (1312 260)  (1312 260)  routing T_25_16.sp4_h_l_44 <X> T_25_16.sp4_v_b_3
 (7 4)  (1313 260)  (1313 260)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (22 4)  (1328 260)  (1328 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1329 260)  (1329 260)  routing T_25_16.sp12_h_l_16 <X> T_25_16.lc_trk_g1_3
 (0 5)  (1306 261)  (1306 261)  routing T_25_16.lc_trk_g1_3 <X> T_25_16.wire_bram/ram/WCLKE
 (1 5)  (1307 261)  (1307 261)  routing T_25_16.lc_trk_g1_3 <X> T_25_16.wire_bram/ram/WCLKE
 (5 5)  (1311 261)  (1311 261)  routing T_25_16.sp4_h_l_44 <X> T_25_16.sp4_v_b_3
 (7 5)  (1313 261)  (1313 261)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (21 5)  (1327 261)  (1327 261)  routing T_25_16.sp12_h_l_16 <X> T_25_16.lc_trk_g1_3
 (7 6)  (1313 262)  (1313 262)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (13 6)  (1319 262)  (1319 262)  routing T_25_16.sp4_v_b_5 <X> T_25_16.sp4_v_t_40
 (19 6)  (1325 262)  (1325 262)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (7 7)  (1313 263)  (1313 263)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (19 8)  (1325 264)  (1325 264)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_t_16 sp4_v_t_8
 (22 8)  (1328 264)  (1328 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1329 264)  (1329 264)  routing T_25_16.sp4_v_t_30 <X> T_25_16.lc_trk_g2_3
 (24 8)  (1330 264)  (1330 264)  routing T_25_16.sp4_v_t_30 <X> T_25_16.lc_trk_g2_3
 (28 8)  (1334 264)  (1334 264)  routing T_25_16.lc_trk_g2_3 <X> T_25_16.wire_bram/ram/WDATA_3
 (29 8)  (1335 264)  (1335 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (9 9)  (1315 265)  (1315 265)  routing T_25_16.sp4_v_t_46 <X> T_25_16.sp4_v_b_7
 (10 9)  (1316 265)  (1316 265)  routing T_25_16.sp4_v_t_46 <X> T_25_16.sp4_v_b_7
 (30 9)  (1336 265)  (1336 265)  routing T_25_16.lc_trk_g2_3 <X> T_25_16.wire_bram/ram/WDATA_3
 (14 10)  (1320 266)  (1320 266)  routing T_25_16.sp4_v_b_28 <X> T_25_16.lc_trk_g2_4
 (19 10)  (1325 266)  (1325 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10
 (16 11)  (1322 267)  (1322 267)  routing T_25_16.sp4_v_b_28 <X> T_25_16.lc_trk_g2_4
 (17 11)  (1323 267)  (1323 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (0 14)  (1306 270)  (1306 270)  routing T_25_16.lc_trk_g2_4 <X> T_25_16.wire_bram/ram/WE
 (1 14)  (1307 270)  (1307 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 271)  (1307 271)  routing T_25_16.lc_trk_g2_4 <X> T_25_16.wire_bram/ram/WE


LogicTile_26_16

 (13 12)  (1361 268)  (1361 268)  routing T_26_16.sp4_h_l_46 <X> T_26_16.sp4_v_b_11
 (12 13)  (1360 269)  (1360 269)  routing T_26_16.sp4_h_l_46 <X> T_26_16.sp4_v_b_11


LogicTile_29_16

 (3 1)  (1513 257)  (1513 257)  routing T_29_16.sp12_h_l_23 <X> T_29_16.sp12_v_b_0


LogicTile_9_15

 (27 0)  (465 240)  (465 240)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 240)  (467 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 240)  (468 240)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 240)  (469 240)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 240)  (470 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 240)  (471 240)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 240)  (472 240)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (45 0)  (483 240)  (483 240)  LC_0 Logic Functioning bit
 (47 0)  (485 240)  (485 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (465 241)  (465 241)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 241)  (466 241)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 241)  (467 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (37 1)  (475 241)  (475 241)  LC_0 Logic Functioning bit
 (39 1)  (477 241)  (477 241)  LC_0 Logic Functioning bit
 (0 2)  (438 242)  (438 242)  routing T_9_15.glb_netwk_6 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (1 2)  (439 242)  (439 242)  routing T_9_15.glb_netwk_6 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (2 2)  (440 242)  (440 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 7)  (452 247)  (452 247)  routing T_9_15.sp12_h_r_20 <X> T_9_15.lc_trk_g1_4
 (16 7)  (454 247)  (454 247)  routing T_9_15.sp12_h_r_20 <X> T_9_15.lc_trk_g1_4
 (17 7)  (455 247)  (455 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (17 12)  (455 252)  (455 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (456 253)  (456 253)  routing T_9_15.sp4_r_v_b_41 <X> T_9_15.lc_trk_g3_1
 (14 14)  (452 254)  (452 254)  routing T_9_15.sp4_v_b_36 <X> T_9_15.lc_trk_g3_4
 (14 15)  (452 255)  (452 255)  routing T_9_15.sp4_v_b_36 <X> T_9_15.lc_trk_g3_4
 (16 15)  (454 255)  (454 255)  routing T_9_15.sp4_v_b_36 <X> T_9_15.lc_trk_g3_4
 (17 15)  (455 255)  (455 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_11_15

 (12 0)  (558 240)  (558 240)  routing T_11_15.sp4_v_t_39 <X> T_11_15.sp4_h_r_2
 (3 2)  (549 242)  (549 242)  routing T_11_15.sp12_v_t_23 <X> T_11_15.sp12_h_l_23


LogicTile_15_15

 (10 11)  (772 251)  (772 251)  routing T_15_15.sp4_h_l_39 <X> T_15_15.sp4_v_t_42


LogicTile_17_15

 (3 5)  (877 245)  (877 245)  routing T_17_15.sp12_h_l_23 <X> T_17_15.sp12_h_r_0


LogicTile_18_15

 (4 10)  (932 250)  (932 250)  routing T_18_15.sp4_h_r_0 <X> T_18_15.sp4_v_t_43
 (6 10)  (934 250)  (934 250)  routing T_18_15.sp4_h_r_0 <X> T_18_15.sp4_v_t_43
 (5 11)  (933 251)  (933 251)  routing T_18_15.sp4_h_r_0 <X> T_18_15.sp4_v_t_43


LogicTile_21_15

 (2 0)  (1092 240)  (1092 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_22_15

 (6 3)  (1150 243)  (1150 243)  routing T_22_15.sp4_h_r_0 <X> T_22_15.sp4_h_l_37


LogicTile_23_15

 (26 2)  (1224 242)  (1224 242)  routing T_23_15.lc_trk_g1_4 <X> T_23_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (1226 242)  (1226 242)  routing T_23_15.lc_trk_g2_6 <X> T_23_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 242)  (1227 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 242)  (1228 242)  routing T_23_15.lc_trk_g2_6 <X> T_23_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 242)  (1230 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 242)  (1231 242)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 242)  (1234 242)  LC_1 Logic Functioning bit
 (38 2)  (1236 242)  (1236 242)  LC_1 Logic Functioning bit
 (27 3)  (1225 243)  (1225 243)  routing T_23_15.lc_trk_g1_4 <X> T_23_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 243)  (1227 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 243)  (1228 243)  routing T_23_15.lc_trk_g2_6 <X> T_23_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (1229 243)  (1229 243)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (1234 243)  (1234 243)  LC_1 Logic Functioning bit
 (37 3)  (1235 243)  (1235 243)  LC_1 Logic Functioning bit
 (38 3)  (1236 243)  (1236 243)  LC_1 Logic Functioning bit
 (39 3)  (1237 243)  (1237 243)  LC_1 Logic Functioning bit
 (41 3)  (1239 243)  (1239 243)  LC_1 Logic Functioning bit
 (43 3)  (1241 243)  (1241 243)  LC_1 Logic Functioning bit
 (51 3)  (1249 243)  (1249 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (16 7)  (1214 247)  (1214 247)  routing T_23_15.sp12_h_r_12 <X> T_23_15.lc_trk_g1_4
 (17 7)  (1215 247)  (1215 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (25 8)  (1223 248)  (1223 248)  routing T_23_15.sp4_h_r_34 <X> T_23_15.lc_trk_g2_2
 (22 9)  (1220 249)  (1220 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1221 249)  (1221 249)  routing T_23_15.sp4_h_r_34 <X> T_23_15.lc_trk_g2_2
 (24 9)  (1222 249)  (1222 249)  routing T_23_15.sp4_h_r_34 <X> T_23_15.lc_trk_g2_2
 (4 10)  (1202 250)  (1202 250)  routing T_23_15.sp4_h_r_0 <X> T_23_15.sp4_v_t_43
 (6 10)  (1204 250)  (1204 250)  routing T_23_15.sp4_h_r_0 <X> T_23_15.sp4_v_t_43
 (25 10)  (1223 250)  (1223 250)  routing T_23_15.sp4_v_b_30 <X> T_23_15.lc_trk_g2_6
 (5 11)  (1203 251)  (1203 251)  routing T_23_15.sp4_h_r_0 <X> T_23_15.sp4_v_t_43
 (22 11)  (1220 251)  (1220 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1221 251)  (1221 251)  routing T_23_15.sp4_v_b_30 <X> T_23_15.lc_trk_g2_6
 (4 14)  (1202 254)  (1202 254)  routing T_23_15.sp4_h_r_9 <X> T_23_15.sp4_v_t_44
 (5 15)  (1203 255)  (1203 255)  routing T_23_15.sp4_h_r_9 <X> T_23_15.sp4_v_t_44


LogicTile_24_15

 (22 0)  (1274 240)  (1274 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (1278 240)  (1278 240)  routing T_24_15.lc_trk_g1_5 <X> T_24_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (1279 240)  (1279 240)  routing T_24_15.lc_trk_g3_2 <X> T_24_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 240)  (1280 240)  routing T_24_15.lc_trk_g3_2 <X> T_24_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 240)  (1281 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 240)  (1283 240)  routing T_24_15.lc_trk_g0_7 <X> T_24_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 240)  (1284 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 240)  (1288 240)  LC_0 Logic Functioning bit
 (38 0)  (1290 240)  (1290 240)  LC_0 Logic Functioning bit
 (41 0)  (1293 240)  (1293 240)  LC_0 Logic Functioning bit
 (43 0)  (1295 240)  (1295 240)  LC_0 Logic Functioning bit
 (21 1)  (1273 241)  (1273 241)  routing T_24_15.sp4_r_v_b_32 <X> T_24_15.lc_trk_g0_3
 (27 1)  (1279 241)  (1279 241)  routing T_24_15.lc_trk_g1_5 <X> T_24_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 241)  (1281 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 241)  (1282 241)  routing T_24_15.lc_trk_g3_2 <X> T_24_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (1283 241)  (1283 241)  routing T_24_15.lc_trk_g0_7 <X> T_24_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (1288 241)  (1288 241)  LC_0 Logic Functioning bit
 (38 1)  (1290 241)  (1290 241)  LC_0 Logic Functioning bit
 (40 1)  (1292 241)  (1292 241)  LC_0 Logic Functioning bit
 (42 1)  (1294 241)  (1294 241)  LC_0 Logic Functioning bit
 (22 2)  (1274 242)  (1274 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1275 242)  (1275 242)  routing T_24_15.sp12_h_l_12 <X> T_24_15.lc_trk_g0_7
 (17 4)  (1269 244)  (1269 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (29 4)  (1281 244)  (1281 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1282 244)  (1282 244)  routing T_24_15.lc_trk_g0_7 <X> T_24_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 244)  (1284 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 244)  (1288 244)  LC_2 Logic Functioning bit
 (38 4)  (1290 244)  (1290 244)  LC_2 Logic Functioning bit
 (46 4)  (1298 244)  (1298 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (18 5)  (1270 245)  (1270 245)  routing T_24_15.sp4_r_v_b_25 <X> T_24_15.lc_trk_g1_1
 (27 5)  (1279 245)  (1279 245)  routing T_24_15.lc_trk_g3_1 <X> T_24_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 245)  (1280 245)  routing T_24_15.lc_trk_g3_1 <X> T_24_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 245)  (1281 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1282 245)  (1282 245)  routing T_24_15.lc_trk_g0_7 <X> T_24_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (1283 245)  (1283 245)  routing T_24_15.lc_trk_g0_3 <X> T_24_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (1288 245)  (1288 245)  LC_2 Logic Functioning bit
 (37 5)  (1289 245)  (1289 245)  LC_2 Logic Functioning bit
 (38 5)  (1290 245)  (1290 245)  LC_2 Logic Functioning bit
 (39 5)  (1291 245)  (1291 245)  LC_2 Logic Functioning bit
 (40 5)  (1292 245)  (1292 245)  LC_2 Logic Functioning bit
 (42 5)  (1294 245)  (1294 245)  LC_2 Logic Functioning bit
 (17 6)  (1269 246)  (1269 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (1274 246)  (1274 246)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1275 246)  (1275 246)  routing T_24_15.sp12_h_l_12 <X> T_24_15.lc_trk_g1_7
 (26 6)  (1278 246)  (1278 246)  routing T_24_15.lc_trk_g2_5 <X> T_24_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (1279 246)  (1279 246)  routing T_24_15.lc_trk_g1_1 <X> T_24_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 246)  (1281 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 246)  (1283 246)  routing T_24_15.lc_trk_g1_7 <X> T_24_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 246)  (1284 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 246)  (1286 246)  routing T_24_15.lc_trk_g1_7 <X> T_24_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 246)  (1288 246)  LC_3 Logic Functioning bit
 (38 6)  (1290 246)  (1290 246)  LC_3 Logic Functioning bit
 (41 6)  (1293 246)  (1293 246)  LC_3 Logic Functioning bit
 (43 6)  (1295 246)  (1295 246)  LC_3 Logic Functioning bit
 (28 7)  (1280 247)  (1280 247)  routing T_24_15.lc_trk_g2_5 <X> T_24_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 247)  (1281 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1283 247)  (1283 247)  routing T_24_15.lc_trk_g1_7 <X> T_24_15.wire_logic_cluster/lc_3/in_3
 (37 7)  (1289 247)  (1289 247)  LC_3 Logic Functioning bit
 (39 7)  (1291 247)  (1291 247)  LC_3 Logic Functioning bit
 (41 7)  (1293 247)  (1293 247)  LC_3 Logic Functioning bit
 (43 7)  (1295 247)  (1295 247)  LC_3 Logic Functioning bit
 (26 8)  (1278 248)  (1278 248)  routing T_24_15.lc_trk_g2_6 <X> T_24_15.wire_logic_cluster/lc_4/in_0
 (31 8)  (1283 248)  (1283 248)  routing T_24_15.lc_trk_g3_6 <X> T_24_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 248)  (1284 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 248)  (1285 248)  routing T_24_15.lc_trk_g3_6 <X> T_24_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 248)  (1286 248)  routing T_24_15.lc_trk_g3_6 <X> T_24_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 248)  (1288 248)  LC_4 Logic Functioning bit
 (37 8)  (1289 248)  (1289 248)  LC_4 Logic Functioning bit
 (41 8)  (1293 248)  (1293 248)  LC_4 Logic Functioning bit
 (43 8)  (1295 248)  (1295 248)  LC_4 Logic Functioning bit
 (46 8)  (1298 248)  (1298 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (1302 248)  (1302 248)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (1278 249)  (1278 249)  routing T_24_15.lc_trk_g2_6 <X> T_24_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 249)  (1280 249)  routing T_24_15.lc_trk_g2_6 <X> T_24_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 249)  (1281 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (1283 249)  (1283 249)  routing T_24_15.lc_trk_g3_6 <X> T_24_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (1288 249)  (1288 249)  LC_4 Logic Functioning bit
 (37 9)  (1289 249)  (1289 249)  LC_4 Logic Functioning bit
 (40 9)  (1292 249)  (1292 249)  LC_4 Logic Functioning bit
 (42 9)  (1294 249)  (1294 249)  LC_4 Logic Functioning bit
 (17 10)  (1269 250)  (1269 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (1274 250)  (1274 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (1277 250)  (1277 250)  routing T_24_15.wire_logic_cluster/lc_6/out <X> T_24_15.lc_trk_g2_6
 (18 11)  (1270 251)  (1270 251)  routing T_24_15.sp4_r_v_b_37 <X> T_24_15.lc_trk_g2_5
 (22 11)  (1274 251)  (1274 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (17 12)  (1269 252)  (1269 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (1278 252)  (1278 252)  routing T_24_15.lc_trk_g3_5 <X> T_24_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (1280 252)  (1280 252)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 252)  (1281 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 252)  (1282 252)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 252)  (1283 252)  routing T_24_15.lc_trk_g0_7 <X> T_24_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 252)  (1284 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 252)  (1288 252)  LC_6 Logic Functioning bit
 (38 12)  (1290 252)  (1290 252)  LC_6 Logic Functioning bit
 (41 12)  (1293 252)  (1293 252)  LC_6 Logic Functioning bit
 (43 12)  (1295 252)  (1295 252)  LC_6 Logic Functioning bit
 (22 13)  (1274 253)  (1274 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (1279 253)  (1279 253)  routing T_24_15.lc_trk_g3_5 <X> T_24_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 253)  (1280 253)  routing T_24_15.lc_trk_g3_5 <X> T_24_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 253)  (1281 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 253)  (1282 253)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (1283 253)  (1283 253)  routing T_24_15.lc_trk_g0_7 <X> T_24_15.wire_logic_cluster/lc_6/in_3
 (37 13)  (1289 253)  (1289 253)  LC_6 Logic Functioning bit
 (39 13)  (1291 253)  (1291 253)  LC_6 Logic Functioning bit
 (41 13)  (1293 253)  (1293 253)  LC_6 Logic Functioning bit
 (43 13)  (1295 253)  (1295 253)  LC_6 Logic Functioning bit
 (17 14)  (1269 254)  (1269 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (1277 254)  (1277 254)  routing T_24_15.sp4_v_b_30 <X> T_24_15.lc_trk_g3_6
 (10 15)  (1262 255)  (1262 255)  routing T_24_15.sp4_h_l_40 <X> T_24_15.sp4_v_t_47
 (18 15)  (1270 255)  (1270 255)  routing T_24_15.sp4_r_v_b_45 <X> T_24_15.lc_trk_g3_5
 (22 15)  (1274 255)  (1274 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1275 255)  (1275 255)  routing T_24_15.sp4_v_b_30 <X> T_24_15.lc_trk_g3_6


RAM_Tile_25_15

 (7 1)  (1313 241)  (1313 241)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 242)  (1306 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (1 2)  (1307 242)  (1307 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (2 2)  (1308 242)  (1308 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (19 2)  (1325 242)  (1325 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_t_4 sp4_v_t_2
 (4 8)  (1310 248)  (1310 248)  routing T_25_15.sp4_v_t_43 <X> T_25_15.sp4_v_b_6
 (27 8)  (1333 248)  (1333 248)  routing T_25_15.lc_trk_g3_0 <X> T_25_15.wire_bram/ram/WDATA_11
 (28 8)  (1334 248)  (1334 248)  routing T_25_15.lc_trk_g3_0 <X> T_25_15.wire_bram/ram/WDATA_11
 (29 8)  (1335 248)  (1335 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (37 9)  (1343 249)  (1343 249)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (15 11)  (1321 251)  (1321 251)  routing T_25_15.sp4_v_b_44 <X> T_25_15.lc_trk_g2_4
 (16 11)  (1322 251)  (1322 251)  routing T_25_15.sp4_v_b_44 <X> T_25_15.lc_trk_g2_4
 (17 11)  (1323 251)  (1323 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_44 lc_trk_g2_4
 (13 12)  (1319 252)  (1319 252)  routing T_25_15.sp4_v_t_46 <X> T_25_15.sp4_v_b_11
 (15 13)  (1321 253)  (1321 253)  routing T_25_15.sp4_v_b_40 <X> T_25_15.lc_trk_g3_0
 (16 13)  (1322 253)  (1322 253)  routing T_25_15.sp4_v_b_40 <X> T_25_15.lc_trk_g3_0
 (17 13)  (1323 253)  (1323 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_40 lc_trk_g3_0
 (0 14)  (1306 254)  (1306 254)  routing T_25_15.lc_trk_g2_4 <X> T_25_15.wire_bram/ram/RE
 (1 14)  (1307 254)  (1307 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (8 14)  (1314 254)  (1314 254)  routing T_25_15.sp4_v_t_47 <X> T_25_15.sp4_h_l_47
 (9 14)  (1315 254)  (1315 254)  routing T_25_15.sp4_v_t_47 <X> T_25_15.sp4_h_l_47
 (1 15)  (1307 255)  (1307 255)  routing T_25_15.lc_trk_g2_4 <X> T_25_15.wire_bram/ram/RE


IO_Tile_0_14

 (13 1)  (4 225)  (4 225)  routing T_0_14.span4_horz_25 <X> T_0_14.span4_vert_b_0


LogicTile_2_14

 (9 2)  (81 226)  (81 226)  routing T_2_14.sp4_h_r_10 <X> T_2_14.sp4_h_l_36
 (10 2)  (82 226)  (82 226)  routing T_2_14.sp4_h_r_10 <X> T_2_14.sp4_h_l_36


LogicTile_4_14

 (9 9)  (189 233)  (189 233)  routing T_4_14.sp4_v_t_46 <X> T_4_14.sp4_v_b_7
 (10 9)  (190 233)  (190 233)  routing T_4_14.sp4_v_t_46 <X> T_4_14.sp4_v_b_7


LogicTile_6_14

 (8 14)  (296 238)  (296 238)  routing T_6_14.sp4_h_r_10 <X> T_6_14.sp4_h_l_47


LogicTile_10_14

 (8 14)  (500 238)  (500 238)  routing T_10_14.sp4_v_t_41 <X> T_10_14.sp4_h_l_47
 (9 14)  (501 238)  (501 238)  routing T_10_14.sp4_v_t_41 <X> T_10_14.sp4_h_l_47
 (10 14)  (502 238)  (502 238)  routing T_10_14.sp4_v_t_41 <X> T_10_14.sp4_h_l_47


LogicTile_23_14

 (3 0)  (1201 224)  (1201 224)  routing T_23_14.sp12_v_t_23 <X> T_23_14.sp12_v_b_0
 (3 4)  (1201 228)  (1201 228)  routing T_23_14.sp12_v_t_23 <X> T_23_14.sp12_h_r_0


RAM_Tile_25_14

 (6 0)  (1312 224)  (1312 224)  routing T_25_14.sp4_v_t_44 <X> T_25_14.sp4_v_b_0
 (7 0)  (1313 224)  (1313 224)  Ram config bit: MEMT_bram_cbit_1

 (5 1)  (1311 225)  (1311 225)  routing T_25_14.sp4_v_t_44 <X> T_25_14.sp4_v_b_0
 (7 1)  (1313 225)  (1313 225)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 226)  (1306 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (1 2)  (1307 226)  (1307 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (2 2)  (1308 226)  (1308 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 226)  (1313 226)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 226)  (1320 226)  routing T_25_14.sp12_h_l_3 <X> T_25_14.lc_trk_g0_4
 (7 3)  (1313 227)  (1313 227)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 227)  (1320 227)  routing T_25_14.sp12_h_l_3 <X> T_25_14.lc_trk_g0_4
 (15 3)  (1321 227)  (1321 227)  routing T_25_14.sp12_h_l_3 <X> T_25_14.lc_trk_g0_4
 (17 3)  (1323 227)  (1323 227)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (0 4)  (1306 228)  (1306 228)  routing T_25_14.lc_trk_g3_3 <X> T_25_14.wire_bram/ram/WCLKE
 (1 4)  (1307 228)  (1307 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 228)  (1313 228)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (13 4)  (1319 228)  (1319 228)  routing T_25_14.sp4_v_t_40 <X> T_25_14.sp4_v_b_5
 (0 5)  (1306 229)  (1306 229)  routing T_25_14.lc_trk_g3_3 <X> T_25_14.wire_bram/ram/WCLKE
 (1 5)  (1307 229)  (1307 229)  routing T_25_14.lc_trk_g3_3 <X> T_25_14.wire_bram/ram/WCLKE
 (7 5)  (1313 229)  (1313 229)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (9 5)  (1315 229)  (1315 229)  routing T_25_14.sp4_v_t_41 <X> T_25_14.sp4_v_b_4
 (7 6)  (1313 230)  (1313 230)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (7 7)  (1313 231)  (1313 231)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (22 7)  (1328 231)  (1328 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1329 231)  (1329 231)  routing T_25_14.sp4_v_b_22 <X> T_25_14.lc_trk_g1_6
 (24 7)  (1330 231)  (1330 231)  routing T_25_14.sp4_v_b_22 <X> T_25_14.lc_trk_g1_6
 (3 8)  (1309 232)  (1309 232)  routing T_25_14.sp12_v_t_22 <X> T_25_14.sp12_v_b_1
 (27 8)  (1333 232)  (1333 232)  routing T_25_14.lc_trk_g1_6 <X> T_25_14.wire_bram/ram/WDATA_3
 (29 8)  (1335 232)  (1335 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 232)  (1336 232)  routing T_25_14.lc_trk_g1_6 <X> T_25_14.wire_bram/ram/WDATA_3
 (39 8)  (1345 232)  (1345 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 233)  (1336 233)  routing T_25_14.lc_trk_g1_6 <X> T_25_14.wire_bram/ram/WDATA_3
 (21 12)  (1327 236)  (1327 236)  routing T_25_14.sp4_v_t_14 <X> T_25_14.lc_trk_g3_3
 (22 12)  (1328 236)  (1328 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1329 236)  (1329 236)  routing T_25_14.sp4_v_t_14 <X> T_25_14.lc_trk_g3_3
 (1 14)  (1307 238)  (1307 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 239)  (1307 239)  routing T_25_14.lc_trk_g0_4 <X> T_25_14.wire_bram/ram/WE


LogicTile_26_14

 (4 4)  (1352 228)  (1352 228)  routing T_26_14.sp4_v_t_38 <X> T_26_14.sp4_v_b_3
 (4 14)  (1352 238)  (1352 238)  routing T_26_14.sp4_v_b_1 <X> T_26_14.sp4_v_t_44
 (6 14)  (1354 238)  (1354 238)  routing T_26_14.sp4_v_b_1 <X> T_26_14.sp4_v_t_44


LogicTile_22_13

 (13 4)  (1157 212)  (1157 212)  routing T_22_13.sp4_v_t_40 <X> T_22_13.sp4_v_b_5
 (10 12)  (1154 220)  (1154 220)  routing T_22_13.sp4_v_t_40 <X> T_22_13.sp4_h_r_10


LogicTile_23_13

 (4 10)  (1202 218)  (1202 218)  routing T_23_13.sp4_v_b_6 <X> T_23_13.sp4_v_t_43


RAM_Tile_25_13

 (7 1)  (1313 209)  (1313 209)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 210)  (1306 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (1 2)  (1307 210)  (1307 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (2 2)  (1308 210)  (1308 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (4 2)  (1310 210)  (1310 210)  routing T_25_13.sp4_v_b_0 <X> T_25_13.sp4_v_t_37
 (9 3)  (1315 211)  (1315 211)  routing T_25_13.sp4_v_b_5 <X> T_25_13.sp4_v_t_36
 (10 3)  (1316 211)  (1316 211)  routing T_25_13.sp4_v_b_5 <X> T_25_13.sp4_v_t_36
 (16 6)  (1322 214)  (1322 214)  routing T_25_13.sp4_v_b_13 <X> T_25_13.lc_trk_g1_5
 (17 6)  (1323 214)  (1323 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 214)  (1324 214)  routing T_25_13.sp4_v_b_13 <X> T_25_13.lc_trk_g1_5
 (18 7)  (1324 215)  (1324 215)  routing T_25_13.sp4_v_b_13 <X> T_25_13.lc_trk_g1_5
 (28 8)  (1334 216)  (1334 216)  routing T_25_13.lc_trk_g2_7 <X> T_25_13.wire_bram/ram/WDATA_11
 (29 8)  (1335 216)  (1335 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 216)  (1336 216)  routing T_25_13.lc_trk_g2_7 <X> T_25_13.wire_bram/ram/WDATA_11
 (39 8)  (1345 216)  (1345 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (30 9)  (1336 217)  (1336 217)  routing T_25_13.lc_trk_g2_7 <X> T_25_13.wire_bram/ram/WDATA_11
 (21 10)  (1327 218)  (1327 218)  routing T_25_13.sp4_h_r_47 <X> T_25_13.lc_trk_g2_7
 (22 10)  (1328 218)  (1328 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_47 lc_trk_g2_7
 (23 10)  (1329 218)  (1329 218)  routing T_25_13.sp4_h_r_47 <X> T_25_13.lc_trk_g2_7
 (24 10)  (1330 218)  (1330 218)  routing T_25_13.sp4_h_r_47 <X> T_25_13.lc_trk_g2_7
 (21 11)  (1327 219)  (1327 219)  routing T_25_13.sp4_h_r_47 <X> T_25_13.lc_trk_g2_7
 (1 14)  (1307 222)  (1307 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 223)  (1306 223)  routing T_25_13.lc_trk_g1_5 <X> T_25_13.wire_bram/ram/RE
 (1 15)  (1307 223)  (1307 223)  routing T_25_13.lc_trk_g1_5 <X> T_25_13.wire_bram/ram/RE


LogicTile_23_12

 (13 13)  (1211 205)  (1211 205)  routing T_23_12.sp4_v_t_43 <X> T_23_12.sp4_h_r_11


RAM_Tile_25_12

 (7 0)  (1313 192)  (1313 192)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 193)  (1313 193)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 194)  (1306 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (1 2)  (1307 194)  (1307 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (2 2)  (1308 194)  (1308 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 194)  (1313 194)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 195)  (1313 195)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 196)  (1306 196)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.wire_bram/ram/WCLKE
 (1 4)  (1307 196)  (1307 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 196)  (1313 196)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (0 5)  (1306 197)  (1306 197)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.wire_bram/ram/WCLKE
 (1 5)  (1307 197)  (1307 197)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.wire_bram/ram/WCLKE
 (7 5)  (1313 197)  (1313 197)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 198)  (1313 198)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (7 7)  (1313 199)  (1313 199)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (9 7)  (1315 199)  (1315 199)  routing T_25_12.sp4_v_b_8 <X> T_25_12.sp4_v_t_41
 (10 7)  (1316 199)  (1316 199)  routing T_25_12.sp4_v_b_8 <X> T_25_12.sp4_v_t_41
 (22 8)  (1328 200)  (1328 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1329 200)  (1329 200)  routing T_25_12.sp4_v_t_30 <X> T_25_12.lc_trk_g2_3
 (24 8)  (1330 200)  (1330 200)  routing T_25_12.sp4_v_t_30 <X> T_25_12.lc_trk_g2_3
 (28 8)  (1334 200)  (1334 200)  routing T_25_12.lc_trk_g2_3 <X> T_25_12.wire_bram/ram/WDATA_3
 (29 8)  (1335 200)  (1335 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (40 8)  (1346 200)  (1346 200)  Enable bit of Mux _out_links/OutMuxa_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_25
 (30 9)  (1336 201)  (1336 201)  routing T_25_12.lc_trk_g2_3 <X> T_25_12.wire_bram/ram/WDATA_3
 (14 10)  (1320 202)  (1320 202)  routing T_25_12.sp4_v_b_28 <X> T_25_12.lc_trk_g2_4
 (16 11)  (1322 203)  (1322 203)  routing T_25_12.sp4_v_b_28 <X> T_25_12.lc_trk_g2_4
 (17 11)  (1323 203)  (1323 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (21 12)  (1327 204)  (1327 204)  routing T_25_12.sp4_h_r_35 <X> T_25_12.lc_trk_g3_3
 (22 12)  (1328 204)  (1328 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1329 204)  (1329 204)  routing T_25_12.sp4_h_r_35 <X> T_25_12.lc_trk_g3_3
 (24 12)  (1330 204)  (1330 204)  routing T_25_12.sp4_h_r_35 <X> T_25_12.lc_trk_g3_3
 (0 14)  (1306 206)  (1306 206)  routing T_25_12.lc_trk_g2_4 <X> T_25_12.wire_bram/ram/WE
 (1 14)  (1307 206)  (1307 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 207)  (1307 207)  routing T_25_12.lc_trk_g2_4 <X> T_25_12.wire_bram/ram/WE


LogicTile_26_12

 (11 0)  (1359 192)  (1359 192)  routing T_26_12.sp4_v_t_46 <X> T_26_12.sp4_v_b_2
 (12 1)  (1360 193)  (1360 193)  routing T_26_12.sp4_v_t_46 <X> T_26_12.sp4_v_b_2


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (12 10)  (5 186)  (5 186)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 186)  (4 186)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 188)  (13 188)  routing T_0_11.span4_vert_b_12 <X> T_0_11.lc_trk_g1_4
 (5 13)  (12 189)  (12 189)  routing T_0_11.span4_vert_b_12 <X> T_0_11.lc_trk_g1_4
 (7 13)  (10 189)  (10 189)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (16 14)  (1 190)  (1 190)  IOB_1 IO Functioning bit


LogicTile_20_11

 (3 6)  (1039 182)  (1039 182)  routing T_20_11.sp12_h_r_0 <X> T_20_11.sp12_v_t_23
 (3 7)  (1039 183)  (1039 183)  routing T_20_11.sp12_h_r_0 <X> T_20_11.sp12_v_t_23


RAM_Tile_25_11

 (7 1)  (1313 177)  (1313 177)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 178)  (1306 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (1 2)  (1307 178)  (1307 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (2 2)  (1308 178)  (1308 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 6)  (1309 182)  (1309 182)  routing T_25_11.sp12_h_r_0 <X> T_25_11.sp12_v_t_23
 (13 6)  (1319 182)  (1319 182)  routing T_25_11.sp4_v_b_5 <X> T_25_11.sp4_v_t_40
 (3 7)  (1309 183)  (1309 183)  routing T_25_11.sp12_h_r_0 <X> T_25_11.sp12_v_t_23
 (4 8)  (1310 184)  (1310 184)  routing T_25_11.sp4_v_t_43 <X> T_25_11.sp4_v_b_6
 (27 8)  (1333 184)  (1333 184)  routing T_25_11.lc_trk_g3_0 <X> T_25_11.wire_bram/ram/WDATA_11
 (28 8)  (1334 184)  (1334 184)  routing T_25_11.lc_trk_g3_0 <X> T_25_11.wire_bram/ram/WDATA_11
 (29 8)  (1335 184)  (1335 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (37 8)  (1343 184)  (1343 184)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (13 12)  (1319 188)  (1319 188)  routing T_25_11.sp4_v_t_46 <X> T_25_11.sp4_v_b_11
 (15 13)  (1321 189)  (1321 189)  routing T_25_11.sp4_v_b_40 <X> T_25_11.lc_trk_g3_0
 (16 13)  (1322 189)  (1322 189)  routing T_25_11.sp4_v_b_40 <X> T_25_11.lc_trk_g3_0
 (17 13)  (1323 189)  (1323 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_40 lc_trk_g3_0
 (0 14)  (1306 190)  (1306 190)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE
 (1 14)  (1307 190)  (1307 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (1322 190)  (1322 190)  routing T_25_11.sp4_v_t_24 <X> T_25_11.lc_trk_g3_5
 (17 14)  (1323 190)  (1323 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_24 lc_trk_g3_5
 (18 14)  (1324 190)  (1324 190)  routing T_25_11.sp4_v_t_24 <X> T_25_11.lc_trk_g3_5
 (0 15)  (1306 191)  (1306 191)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE
 (1 15)  (1307 191)  (1307 191)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE
 (18 15)  (1324 191)  (1324 191)  routing T_25_11.sp4_v_t_24 <X> T_25_11.lc_trk_g3_5


LogicTile_32_11

 (3 2)  (1675 178)  (1675 178)  routing T_32_11.sp12_h_r_0 <X> T_32_11.sp12_h_l_23
 (3 3)  (1675 179)  (1675 179)  routing T_32_11.sp12_h_r_0 <X> T_32_11.sp12_h_l_23


IO_Tile_33_11

 (17 1)  (1743 177)  (1743 177)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 179)  (1743 179)  IOB_0 IO Functioning bit
 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 185)  (1729 185)  IO control bit: IORIGHT_IE_0



LogicTile_3_10

 (3 0)  (129 160)  (129 160)  routing T_3_10.sp12_h_r_0 <X> T_3_10.sp12_v_b_0
 (3 1)  (129 161)  (129 161)  routing T_3_10.sp12_h_r_0 <X> T_3_10.sp12_v_b_0


LogicTile_4_10

 (4 4)  (184 164)  (184 164)  routing T_4_10.sp4_v_t_42 <X> T_4_10.sp4_v_b_3
 (6 4)  (186 164)  (186 164)  routing T_4_10.sp4_v_t_42 <X> T_4_10.sp4_v_b_3


LogicTile_15_10

 (3 2)  (765 162)  (765 162)  routing T_15_10.sp12_v_t_23 <X> T_15_10.sp12_h_l_23


LogicTile_23_10

 (3 4)  (1201 164)  (1201 164)  routing T_23_10.sp12_v_t_23 <X> T_23_10.sp12_h_r_0


RAM_Tile_25_10

 (7 0)  (1313 160)  (1313 160)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 161)  (1313 161)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 161)  (1328 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (1306 162)  (1306 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (1 2)  (1307 162)  (1307 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (2 2)  (1308 162)  (1308 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 162)  (1313 162)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 162)  (1320 162)  routing T_25_10.sp12_h_l_3 <X> T_25_10.lc_trk_g0_4
 (7 3)  (1313 163)  (1313 163)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 163)  (1320 163)  routing T_25_10.sp12_h_l_3 <X> T_25_10.lc_trk_g0_4
 (15 3)  (1321 163)  (1321 163)  routing T_25_10.sp12_h_l_3 <X> T_25_10.lc_trk_g0_4
 (17 3)  (1323 163)  (1323 163)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (1 4)  (1307 164)  (1307 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 164)  (1313 164)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (13 4)  (1319 164)  (1319 164)  routing T_25_10.sp4_v_t_40 <X> T_25_10.sp4_v_b_5
 (1 5)  (1307 165)  (1307 165)  routing T_25_10.lc_trk_g0_2 <X> T_25_10.wire_bram/ram/WCLKE
 (7 5)  (1313 165)  (1313 165)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (9 5)  (1315 165)  (1315 165)  routing T_25_10.sp4_v_t_41 <X> T_25_10.sp4_v_b_4
 (7 6)  (1313 166)  (1313 166)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (7 7)  (1313 167)  (1313 167)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (22 7)  (1328 167)  (1328 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1329 167)  (1329 167)  routing T_25_10.sp4_v_b_22 <X> T_25_10.lc_trk_g1_6
 (24 7)  (1330 167)  (1330 167)  routing T_25_10.sp4_v_b_22 <X> T_25_10.lc_trk_g1_6
 (11 8)  (1317 168)  (1317 168)  routing T_25_10.sp4_v_t_37 <X> T_25_10.sp4_v_b_8
 (13 8)  (1319 168)  (1319 168)  routing T_25_10.sp4_v_t_37 <X> T_25_10.sp4_v_b_8
 (27 8)  (1333 168)  (1333 168)  routing T_25_10.lc_trk_g1_6 <X> T_25_10.wire_bram/ram/WDATA_3
 (29 8)  (1335 168)  (1335 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 168)  (1336 168)  routing T_25_10.lc_trk_g1_6 <X> T_25_10.wire_bram/ram/WDATA_3
 (39 8)  (1345 168)  (1345 168)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 169)  (1336 169)  routing T_25_10.lc_trk_g1_6 <X> T_25_10.wire_bram/ram/WDATA_3
 (1 14)  (1307 174)  (1307 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 175)  (1307 175)  routing T_25_10.lc_trk_g0_4 <X> T_25_10.wire_bram/ram/WE


LogicTile_26_10

 (4 4)  (1352 164)  (1352 164)  routing T_26_10.sp4_v_t_38 <X> T_26_10.sp4_v_b_3


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9

 (7 15)  (445 159)  (445 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9

 (9 1)  (1153 145)  (1153 145)  routing T_22_9.sp4_v_t_40 <X> T_22_9.sp4_v_b_1
 (10 1)  (1154 145)  (1154 145)  routing T_22_9.sp4_v_t_40 <X> T_22_9.sp4_v_b_1
 (10 12)  (1154 156)  (1154 156)  routing T_22_9.sp4_v_t_40 <X> T_22_9.sp4_h_r_10


LogicTile_23_9

 (4 10)  (1202 154)  (1202 154)  routing T_23_9.sp4_h_r_0 <X> T_23_9.sp4_v_t_43
 (6 10)  (1204 154)  (1204 154)  routing T_23_9.sp4_h_r_0 <X> T_23_9.sp4_v_t_43
 (5 11)  (1203 155)  (1203 155)  routing T_23_9.sp4_h_r_0 <X> T_23_9.sp4_v_t_43


LogicTile_24_9



RAM_Tile_25_9

 (7 1)  (1313 145)  (1313 145)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 146)  (1306 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (1 2)  (1307 146)  (1307 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (2 2)  (1308 146)  (1308 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (4 2)  (1310 146)  (1310 146)  routing T_25_9.sp4_v_b_0 <X> T_25_9.sp4_v_t_37
 (15 6)  (1321 150)  (1321 150)  routing T_25_9.sp4_v_t_8 <X> T_25_9.lc_trk_g1_5
 (16 6)  (1322 150)  (1322 150)  routing T_25_9.sp4_v_t_8 <X> T_25_9.lc_trk_g1_5
 (17 6)  (1323 150)  (1323 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (28 8)  (1334 152)  (1334 152)  routing T_25_9.lc_trk_g2_7 <X> T_25_9.wire_bram/ram/WDATA_11
 (29 8)  (1335 152)  (1335 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 152)  (1336 152)  routing T_25_9.lc_trk_g2_7 <X> T_25_9.wire_bram/ram/WDATA_11
 (30 9)  (1336 153)  (1336 153)  routing T_25_9.lc_trk_g2_7 <X> T_25_9.wire_bram/ram/WDATA_11
 (37 9)  (1343 153)  (1343 153)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (21 10)  (1327 154)  (1327 154)  routing T_25_9.sp4_h_r_47 <X> T_25_9.lc_trk_g2_7
 (22 10)  (1328 154)  (1328 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_47 lc_trk_g2_7
 (23 10)  (1329 154)  (1329 154)  routing T_25_9.sp4_h_r_47 <X> T_25_9.lc_trk_g2_7
 (24 10)  (1330 154)  (1330 154)  routing T_25_9.sp4_h_r_47 <X> T_25_9.lc_trk_g2_7
 (21 11)  (1327 155)  (1327 155)  routing T_25_9.sp4_h_r_47 <X> T_25_9.lc_trk_g2_7
 (1 14)  (1307 158)  (1307 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 159)  (1306 159)  routing T_25_9.lc_trk_g1_5 <X> T_25_9.wire_bram/ram/RE
 (1 15)  (1307 159)  (1307 159)  routing T_25_9.lc_trk_g1_5 <X> T_25_9.wire_bram/ram/RE
 (7 15)  (1313 159)  (1313 159)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8

 (3 0)  (183 128)  (183 128)  routing T_4_8.sp12_h_r_0 <X> T_4_8.sp12_v_b_0
 (3 1)  (183 129)  (183 129)  routing T_4_8.sp12_h_r_0 <X> T_4_8.sp12_v_b_0


LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8

 (3 2)  (819 130)  (819 130)  routing T_16_8.sp12_v_t_23 <X> T_16_8.sp12_h_l_23


LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8

 (7 0)  (1313 128)  (1313 128)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 129)  (1313 129)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 130)  (1306 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (1 2)  (1307 130)  (1307 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (2 2)  (1308 130)  (1308 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 130)  (1313 130)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 131)  (1313 131)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 132)  (1307 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 132)  (1313 132)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (22 4)  (1328 132)  (1328 132)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (1306 133)  (1306 133)  routing T_25_8.lc_trk_g1_3 <X> T_25_8.wire_bram/ram/WCLKE
 (1 5)  (1307 133)  (1307 133)  routing T_25_8.lc_trk_g1_3 <X> T_25_8.wire_bram/ram/WCLKE
 (7 5)  (1313 133)  (1313 133)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (21 5)  (1327 133)  (1327 133)  routing T_25_8.sp4_r_v_b_27 <X> T_25_8.lc_trk_g1_3
 (3 6)  (1309 134)  (1309 134)  routing T_25_8.sp12_v_b_0 <X> T_25_8.sp12_v_t_23
 (7 6)  (1313 134)  (1313 134)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (7 7)  (1313 135)  (1313 135)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (22 8)  (1328 136)  (1328 136)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1329 136)  (1329 136)  routing T_25_8.sp4_v_t_30 <X> T_25_8.lc_trk_g2_3
 (24 8)  (1330 136)  (1330 136)  routing T_25_8.sp4_v_t_30 <X> T_25_8.lc_trk_g2_3
 (28 8)  (1334 136)  (1334 136)  routing T_25_8.lc_trk_g2_3 <X> T_25_8.wire_bram/ram/WDATA_3
 (29 8)  (1335 136)  (1335 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (39 8)  (1345 136)  (1345 136)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 137)  (1336 137)  routing T_25_8.lc_trk_g2_3 <X> T_25_8.wire_bram/ram/WDATA_3
 (11 10)  (1317 138)  (1317 138)  routing T_25_8.sp4_v_b_5 <X> T_25_8.sp4_v_t_45
 (14 10)  (1320 138)  (1320 138)  routing T_25_8.sp4_v_b_28 <X> T_25_8.lc_trk_g2_4
 (12 11)  (1318 139)  (1318 139)  routing T_25_8.sp4_v_b_5 <X> T_25_8.sp4_v_t_45
 (16 11)  (1322 139)  (1322 139)  routing T_25_8.sp4_v_b_28 <X> T_25_8.lc_trk_g2_4
 (17 11)  (1323 139)  (1323 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (0 14)  (1306 142)  (1306 142)  routing T_25_8.lc_trk_g2_4 <X> T_25_8.wire_bram/ram/WE
 (1 14)  (1307 142)  (1307 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 143)  (1307 143)  routing T_25_8.lc_trk_g2_4 <X> T_25_8.wire_bram/ram/WE
 (7 15)  (1313 143)  (1313 143)  Column buffer control bit: MEMT_colbuf_cntl_6



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_3_7

 (19 2)  (145 114)  (145 114)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_23_7

 (19 10)  (1217 122)  (1217 122)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


RAM_Tile_25_7

 (11 0)  (1317 112)  (1317 112)  routing T_25_7.sp4_v_t_46 <X> T_25_7.sp4_v_b_2
 (7 1)  (1313 113)  (1313 113)  Ram config bit: MEMB_Power_Up_Control

 (12 1)  (1318 113)  (1318 113)  routing T_25_7.sp4_v_t_46 <X> T_25_7.sp4_v_b_2
 (0 2)  (1306 114)  (1306 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (1 2)  (1307 114)  (1307 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (2 2)  (1308 114)  (1308 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 6)  (1309 118)  (1309 118)  routing T_25_7.sp12_v_b_0 <X> T_25_7.sp12_v_t_23
 (27 8)  (1333 120)  (1333 120)  routing T_25_7.lc_trk_g3_0 <X> T_25_7.wire_bram/ram/WDATA_11
 (28 8)  (1334 120)  (1334 120)  routing T_25_7.lc_trk_g3_0 <X> T_25_7.wire_bram/ram/WDATA_11
 (29 8)  (1335 120)  (1335 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (38 8)  (1344 120)  (1344 120)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (15 13)  (1321 125)  (1321 125)  routing T_25_7.sp4_v_b_40 <X> T_25_7.lc_trk_g3_0
 (16 13)  (1322 125)  (1322 125)  routing T_25_7.sp4_v_b_40 <X> T_25_7.lc_trk_g3_0
 (17 13)  (1323 125)  (1323 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_40 lc_trk_g3_0
 (0 14)  (1306 126)  (1306 126)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/RE
 (1 14)  (1307 126)  (1307 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (1321 126)  (1321 126)  routing T_25_7.sp4_v_b_45 <X> T_25_7.lc_trk_g3_5
 (16 14)  (1322 126)  (1322 126)  routing T_25_7.sp4_v_b_45 <X> T_25_7.lc_trk_g3_5
 (17 14)  (1323 126)  (1323 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (1306 127)  (1306 127)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/RE
 (1 15)  (1307 127)  (1307 127)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/RE


IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (12 4)  (5 100)  (5 100)  routing T_0_6.lc_trk_g1_1 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 100)  (1 100)  IOB_0 IO Functioning bit
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (6 8)  (11 104)  (11 104)  routing T_0_6.span4_horz_9 <X> T_0_6.lc_trk_g1_1
 (7 8)  (10 104)  (10 104)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_9 lc_trk_g1_1
 (8 8)  (9 104)  (9 104)  routing T_0_6.span4_horz_9 <X> T_0_6.lc_trk_g1_1
 (8 9)  (9 105)  (9 105)  routing T_0_6.span4_horz_9 <X> T_0_6.lc_trk_g1_1


LogicTile_4_6

 (5 14)  (185 110)  (185 110)  routing T_4_6.sp4_v_t_38 <X> T_4_6.sp4_h_l_44
 (4 15)  (184 111)  (184 111)  routing T_4_6.sp4_v_t_38 <X> T_4_6.sp4_h_l_44
 (6 15)  (186 111)  (186 111)  routing T_4_6.sp4_v_t_38 <X> T_4_6.sp4_h_l_44


RAM_Tile_25_6

 (4 0)  (1310 96)  (1310 96)  routing T_25_6.sp4_v_t_41 <X> T_25_6.sp4_v_b_0
 (6 0)  (1312 96)  (1312 96)  routing T_25_6.sp4_v_t_41 <X> T_25_6.sp4_v_b_0
 (7 0)  (1313 96)  (1313 96)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 97)  (1313 97)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 98)  (1306 98)  routing T_25_6.glb_netwk_6 <X> T_25_6.wire_bram/ram/WCLK
 (1 2)  (1307 98)  (1307 98)  routing T_25_6.glb_netwk_6 <X> T_25_6.wire_bram/ram/WCLK
 (2 2)  (1308 98)  (1308 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 98)  (1313 98)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 98)  (1320 98)  routing T_25_6.sp4_v_b_4 <X> T_25_6.lc_trk_g0_4
 (21 2)  (1327 98)  (1327 98)  routing T_25_6.sp4_v_t_2 <X> T_25_6.lc_trk_g0_7
 (22 2)  (1328 98)  (1328 98)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_2 lc_trk_g0_7
 (23 2)  (1329 98)  (1329 98)  routing T_25_6.sp4_v_t_2 <X> T_25_6.lc_trk_g0_7
 (7 3)  (1313 99)  (1313 99)  Ram config bit: MEMT_bram_cbit_2

 (16 3)  (1322 99)  (1322 99)  routing T_25_6.sp4_v_b_4 <X> T_25_6.lc_trk_g0_4
 (17 3)  (1323 99)  (1323 99)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (21 3)  (1327 99)  (1327 99)  routing T_25_6.sp4_v_t_2 <X> T_25_6.lc_trk_g0_7
 (1 4)  (1307 100)  (1307 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 100)  (1313 100)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (13 4)  (1319 100)  (1319 100)  routing T_25_6.sp4_v_t_40 <X> T_25_6.sp4_v_b_5
 (22 4)  (1328 100)  (1328 100)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (0 5)  (1306 101)  (1306 101)  routing T_25_6.lc_trk_g1_3 <X> T_25_6.wire_bram/ram/WCLKE
 (1 5)  (1307 101)  (1307 101)  routing T_25_6.lc_trk_g1_3 <X> T_25_6.wire_bram/ram/WCLKE
 (7 5)  (1313 101)  (1313 101)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (9 5)  (1315 101)  (1315 101)  routing T_25_6.sp4_v_t_45 <X> T_25_6.sp4_v_b_4
 (10 5)  (1316 101)  (1316 101)  routing T_25_6.sp4_v_t_45 <X> T_25_6.sp4_v_b_4
 (3 6)  (1309 102)  (1309 102)  routing T_25_6.sp12_v_b_0 <X> T_25_6.sp12_v_t_23
 (7 6)  (1313 102)  (1313 102)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (7 7)  (1313 103)  (1313 103)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (29 8)  (1335 104)  (1335 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 104)  (1336 104)  routing T_25_6.lc_trk_g0_7 <X> T_25_6.wire_bram/ram/WDATA_3
 (30 9)  (1336 105)  (1336 105)  routing T_25_6.lc_trk_g0_7 <X> T_25_6.wire_bram/ram/WDATA_3
 (38 9)  (1344 105)  (1344 105)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (1 14)  (1307 110)  (1307 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 111)  (1307 111)  routing T_25_6.lc_trk_g0_4 <X> T_25_6.wire_bram/ram/WE


LogicTile_26_6

 (4 4)  (1352 100)  (1352 100)  routing T_26_6.sp4_v_t_38 <X> T_26_6.sp4_v_b_3


LogicTile_29_6

 (3 7)  (1513 103)  (1513 103)  routing T_29_6.sp12_h_l_23 <X> T_29_6.sp12_v_t_23


LogicTile_17_5

 (3 6)  (877 86)  (877 86)  routing T_17_5.sp12_v_b_0 <X> T_17_5.sp12_v_t_23


LogicTile_22_5

 (8 5)  (1152 85)  (1152 85)  routing T_22_5.sp4_v_t_36 <X> T_22_5.sp4_v_b_4
 (10 5)  (1154 85)  (1154 85)  routing T_22_5.sp4_v_t_36 <X> T_22_5.sp4_v_b_4
 (3 6)  (1147 86)  (1147 86)  routing T_22_5.sp12_h_r_0 <X> T_22_5.sp12_v_t_23
 (3 7)  (1147 87)  (1147 87)  routing T_22_5.sp12_h_r_0 <X> T_22_5.sp12_v_t_23
 (4 9)  (1148 89)  (1148 89)  routing T_22_5.sp4_v_t_36 <X> T_22_5.sp4_h_r_6


RAM_Tile_25_5

 (7 1)  (1313 81)  (1313 81)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 82)  (1306 82)  routing T_25_5.glb_netwk_6 <X> T_25_5.wire_bram/ram/RCLK
 (1 2)  (1307 82)  (1307 82)  routing T_25_5.glb_netwk_6 <X> T_25_5.wire_bram/ram/RCLK
 (2 2)  (1308 82)  (1308 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 6)  (1309 86)  (1309 86)  routing T_25_5.sp12_v_b_0 <X> T_25_5.sp12_v_t_23
 (16 6)  (1322 86)  (1322 86)  routing T_25_5.sp4_v_b_13 <X> T_25_5.lc_trk_g1_5
 (17 6)  (1323 86)  (1323 86)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 86)  (1324 86)  routing T_25_5.sp4_v_b_13 <X> T_25_5.lc_trk_g1_5
 (18 7)  (1324 87)  (1324 87)  routing T_25_5.sp4_v_b_13 <X> T_25_5.lc_trk_g1_5
 (21 8)  (1327 88)  (1327 88)  routing T_25_5.sp4_h_r_43 <X> T_25_5.lc_trk_g2_3
 (22 8)  (1328 88)  (1328 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1329 88)  (1329 88)  routing T_25_5.sp4_h_r_43 <X> T_25_5.lc_trk_g2_3
 (24 8)  (1330 88)  (1330 88)  routing T_25_5.sp4_h_r_43 <X> T_25_5.lc_trk_g2_3
 (28 8)  (1334 88)  (1334 88)  routing T_25_5.lc_trk_g2_3 <X> T_25_5.wire_bram/ram/WDATA_11
 (29 8)  (1335 88)  (1335 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (39 8)  (1345 88)  (1345 88)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (21 9)  (1327 89)  (1327 89)  routing T_25_5.sp4_h_r_43 <X> T_25_5.lc_trk_g2_3
 (30 9)  (1336 89)  (1336 89)  routing T_25_5.lc_trk_g2_3 <X> T_25_5.wire_bram/ram/WDATA_11
 (1 14)  (1307 94)  (1307 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 95)  (1306 95)  routing T_25_5.lc_trk_g1_5 <X> T_25_5.wire_bram/ram/RE
 (1 15)  (1307 95)  (1307 95)  routing T_25_5.lc_trk_g1_5 <X> T_25_5.wire_bram/ram/RE


LogicTile_29_5

 (19 10)  (1529 90)  (1529 90)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


IO_Tile_33_5

 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 86)  (1729 86)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 88)  (1742 88)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (6 6)  (11 70)  (11 70)  routing T_0_4.span4_horz_15 <X> T_0_4.lc_trk_g0_7
 (7 6)  (10 70)  (10 70)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_15 lc_trk_g0_7
 (8 6)  (9 70)  (9 70)  routing T_0_4.span4_horz_15 <X> T_0_4.lc_trk_g0_7
 (8 7)  (9 71)  (9 71)  routing T_0_4.span4_horz_15 <X> T_0_4.lc_trk_g0_7
 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (12 11)  (5 75)  (5 75)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (16 14)  (1 78)  (1 78)  IOB_1 IO Functioning bit


LogicTile_3_4

 (12 2)  (138 66)  (138 66)  routing T_3_4.sp4_v_t_39 <X> T_3_4.sp4_h_l_39
 (11 3)  (137 67)  (137 67)  routing T_3_4.sp4_v_t_39 <X> T_3_4.sp4_h_l_39


LogicTile_23_4

 (9 12)  (1207 76)  (1207 76)  routing T_23_4.sp4_v_t_47 <X> T_23_4.sp4_h_r_10


RAM_Tile_25_4

 (7 0)  (1313 64)  (1313 64)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 65)  (1313 65)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 66)  (1306 66)  routing T_25_4.glb_netwk_6 <X> T_25_4.wire_bram/ram/WCLK
 (1 2)  (1307 66)  (1307 66)  routing T_25_4.glb_netwk_6 <X> T_25_4.wire_bram/ram/WCLK
 (2 2)  (1308 66)  (1308 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 66)  (1313 66)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 67)  (1313 67)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 68)  (1306 68)  routing T_25_4.lc_trk_g2_2 <X> T_25_4.wire_bram/ram/WCLKE
 (1 4)  (1307 68)  (1307 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1313 68)  (1313 68)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (1 5)  (1307 69)  (1307 69)  routing T_25_4.lc_trk_g2_2 <X> T_25_4.wire_bram/ram/WCLKE
 (7 5)  (1313 69)  (1313 69)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 70)  (1313 70)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (7 7)  (1313 71)  (1313 71)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (25 8)  (1331 72)  (1331 72)  routing T_25_4.sp4_h_r_34 <X> T_25_4.lc_trk_g2_2
 (28 8)  (1334 72)  (1334 72)  routing T_25_4.lc_trk_g2_5 <X> T_25_4.wire_bram/ram/WDATA_3
 (29 8)  (1335 72)  (1335 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_3
 (30 8)  (1336 72)  (1336 72)  routing T_25_4.lc_trk_g2_5 <X> T_25_4.wire_bram/ram/WDATA_3
 (22 9)  (1328 73)  (1328 73)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1329 73)  (1329 73)  routing T_25_4.sp4_h_r_34 <X> T_25_4.lc_trk_g2_2
 (24 9)  (1330 73)  (1330 73)  routing T_25_4.sp4_h_r_34 <X> T_25_4.lc_trk_g2_2
 (40 9)  (1346 73)  (1346 73)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (14 10)  (1320 74)  (1320 74)  routing T_25_4.sp4_v_b_28 <X> T_25_4.lc_trk_g2_4
 (16 10)  (1322 74)  (1322 74)  routing T_25_4.sp12_v_b_21 <X> T_25_4.lc_trk_g2_5
 (17 10)  (1323 74)  (1323 74)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (16 11)  (1322 75)  (1322 75)  routing T_25_4.sp4_v_b_28 <X> T_25_4.lc_trk_g2_4
 (17 11)  (1323 75)  (1323 75)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (18 11)  (1324 75)  (1324 75)  routing T_25_4.sp12_v_b_21 <X> T_25_4.lc_trk_g2_5
 (0 14)  (1306 78)  (1306 78)  routing T_25_4.lc_trk_g2_4 <X> T_25_4.wire_bram/ram/WE
 (1 14)  (1307 78)  (1307 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 79)  (1307 79)  routing T_25_4.lc_trk_g2_4 <X> T_25_4.wire_bram/ram/WE


RAM_Tile_25_3

 (13 0)  (1319 48)  (1319 48)  routing T_25_3.sp4_v_t_39 <X> T_25_3.sp4_v_b_2
 (7 1)  (1313 49)  (1313 49)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 50)  (1306 50)  routing T_25_3.glb_netwk_6 <X> T_25_3.wire_bram/ram/RCLK
 (1 2)  (1307 50)  (1307 50)  routing T_25_3.glb_netwk_6 <X> T_25_3.wire_bram/ram/RCLK
 (2 2)  (1308 50)  (1308 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (27 8)  (1333 56)  (1333 56)  routing T_25_3.lc_trk_g3_0 <X> T_25_3.wire_bram/ram/WDATA_11
 (28 8)  (1334 56)  (1334 56)  routing T_25_3.lc_trk_g3_0 <X> T_25_3.wire_bram/ram/WDATA_11
 (29 8)  (1335 56)  (1335 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (40 9)  (1346 57)  (1346 57)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (15 13)  (1321 61)  (1321 61)  routing T_25_3.sp4_v_b_40 <X> T_25_3.lc_trk_g3_0
 (16 13)  (1322 61)  (1322 61)  routing T_25_3.sp4_v_b_40 <X> T_25_3.lc_trk_g3_0
 (17 13)  (1323 61)  (1323 61)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_40 lc_trk_g3_0
 (0 14)  (1306 62)  (1306 62)  routing T_25_3.lc_trk_g3_5 <X> T_25_3.wire_bram/ram/RE
 (1 14)  (1307 62)  (1307 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (1322 62)  (1322 62)  routing T_25_3.sp4_v_t_24 <X> T_25_3.lc_trk_g3_5
 (17 14)  (1323 62)  (1323 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_24 lc_trk_g3_5
 (18 14)  (1324 62)  (1324 62)  routing T_25_3.sp4_v_t_24 <X> T_25_3.lc_trk_g3_5
 (0 15)  (1306 63)  (1306 63)  routing T_25_3.lc_trk_g3_5 <X> T_25_3.wire_bram/ram/RE
 (1 15)  (1307 63)  (1307 63)  routing T_25_3.lc_trk_g3_5 <X> T_25_3.wire_bram/ram/RE
 (18 15)  (1324 63)  (1324 63)  routing T_25_3.sp4_v_t_24 <X> T_25_3.lc_trk_g3_5


LogicTile_23_2

 (3 4)  (1201 36)  (1201 36)  routing T_23_2.sp12_v_t_23 <X> T_23_2.sp12_h_r_0


RAM_Tile_25_2

 (7 0)  (1313 32)  (1313 32)  Ram config bit: MEMT_bram_cbit_1

 (25 0)  (1331 32)  (1331 32)  routing T_25_2.sp4_h_r_10 <X> T_25_2.lc_trk_g0_2
 (7 1)  (1313 33)  (1313 33)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 33)  (1328 33)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1329 33)  (1329 33)  routing T_25_2.sp4_h_r_10 <X> T_25_2.lc_trk_g0_2
 (24 1)  (1330 33)  (1330 33)  routing T_25_2.sp4_h_r_10 <X> T_25_2.lc_trk_g0_2
 (0 2)  (1306 34)  (1306 34)  routing T_25_2.glb_netwk_6 <X> T_25_2.wire_bram/ram/WCLK
 (1 2)  (1307 34)  (1307 34)  routing T_25_2.glb_netwk_6 <X> T_25_2.wire_bram/ram/WCLK
 (2 2)  (1308 34)  (1308 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 34)  (1313 34)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 34)  (1320 34)  routing T_25_2.sp12_h_l_3 <X> T_25_2.lc_trk_g0_4
 (21 2)  (1327 34)  (1327 34)  routing T_25_2.sp4_v_t_2 <X> T_25_2.lc_trk_g0_7
 (22 2)  (1328 34)  (1328 34)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_2 lc_trk_g0_7
 (23 2)  (1329 34)  (1329 34)  routing T_25_2.sp4_v_t_2 <X> T_25_2.lc_trk_g0_7
 (7 3)  (1313 35)  (1313 35)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 35)  (1320 35)  routing T_25_2.sp12_h_l_3 <X> T_25_2.lc_trk_g0_4
 (15 3)  (1321 35)  (1321 35)  routing T_25_2.sp12_h_l_3 <X> T_25_2.lc_trk_g0_4
 (17 3)  (1323 35)  (1323 35)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (21 3)  (1327 35)  (1327 35)  routing T_25_2.sp4_v_t_2 <X> T_25_2.lc_trk_g0_7
 (1 4)  (1307 36)  (1307 36)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (1 5)  (1307 37)  (1307 37)  routing T_25_2.lc_trk_g0_2 <X> T_25_2.wire_bram/ram/WCLKE
 (7 5)  (1313 37)  (1313 37)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 7)  (1313 39)  (1313 39)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (11 8)  (1317 40)  (1317 40)  routing T_25_2.sp4_v_t_37 <X> T_25_2.sp4_v_b_8
 (13 8)  (1319 40)  (1319 40)  routing T_25_2.sp4_v_t_37 <X> T_25_2.sp4_v_b_8
 (29 8)  (1335 40)  (1335 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 40)  (1336 40)  routing T_25_2.lc_trk_g0_7 <X> T_25_2.wire_bram/ram/WDATA_3
 (30 9)  (1336 41)  (1336 41)  routing T_25_2.lc_trk_g0_7 <X> T_25_2.wire_bram/ram/WDATA_3
 (40 9)  (1346 41)  (1346 41)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (1 14)  (1307 46)  (1307 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 47)  (1307 47)  routing T_25_2.lc_trk_g0_4 <X> T_25_2.wire_bram/ram/WE


LogicTile_29_2

 (8 14)  (1518 46)  (1518 46)  routing T_29_2.sp4_v_t_47 <X> T_29_2.sp4_h_l_47
 (9 14)  (1519 46)  (1519 46)  routing T_29_2.sp4_v_t_47 <X> T_29_2.sp4_h_l_47


LogicTile_22_1

 (9 4)  (1153 20)  (1153 20)  routing T_22_1.sp4_v_t_41 <X> T_22_1.sp4_h_r_4


RAM_Tile_25_1

 (7 1)  (1313 17)  (1313 17)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 18)  (1306 18)  routing T_25_1.glb_netwk_6 <X> T_25_1.wire_bram/ram/RCLK
 (1 2)  (1307 18)  (1307 18)  routing T_25_1.glb_netwk_6 <X> T_25_1.wire_bram/ram/RCLK
 (2 2)  (1308 18)  (1308 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (15 6)  (1321 22)  (1321 22)  routing T_25_1.sp4_v_t_8 <X> T_25_1.lc_trk_g1_5
 (16 6)  (1322 22)  (1322 22)  routing T_25_1.sp4_v_t_8 <X> T_25_1.lc_trk_g1_5
 (17 6)  (1323 22)  (1323 22)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (15 8)  (1321 24)  (1321 24)  routing T_25_1.sp4_h_l_28 <X> T_25_1.lc_trk_g2_1
 (16 8)  (1322 24)  (1322 24)  routing T_25_1.sp4_h_l_28 <X> T_25_1.lc_trk_g2_1
 (17 8)  (1323 24)  (1323 24)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (1324 24)  (1324 24)  routing T_25_1.sp4_h_l_28 <X> T_25_1.lc_trk_g2_1
 (28 8)  (1334 24)  (1334 24)  routing T_25_1.lc_trk_g2_1 <X> T_25_1.wire_bram/ram/WDATA_11
 (29 8)  (1335 24)  (1335 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (18 9)  (1324 25)  (1324 25)  routing T_25_1.sp4_h_l_28 <X> T_25_1.lc_trk_g2_1
 (40 9)  (1346 25)  (1346 25)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (1 14)  (1307 30)  (1307 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 31)  (1306 31)  routing T_25_1.lc_trk_g1_5 <X> T_25_1.wire_bram/ram/RE
 (1 15)  (1307 31)  (1307 31)  routing T_25_1.lc_trk_g1_5 <X> T_25_1.wire_bram/ram/RE


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_4_0

 (16 0)  (184 15)  (184 15)  IOB_0 IO Functioning bit
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (12 4)  (214 11)  (214 11)  routing T_4_0.lc_trk_g1_7 <X> T_4_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (215 11)  (215 11)  routing T_4_0.lc_trk_g1_7 <X> T_4_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (184 11)  (184 11)  IOB_0 IO Functioning bit
 (12 5)  (214 10)  (214 10)  routing T_4_0.lc_trk_g1_7 <X> T_4_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (215 10)  (215 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (6 14)  (198 0)  (198 0)  routing T_4_0.span12_vert_15 <X> T_4_0.lc_trk_g1_7
 (7 14)  (199 0)  (199 0)  Enable bit of Mux _local_links/g1_mux_7 => span12_vert_15 lc_trk_g1_7


IO_Tile_16_0

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 2)  (879 12)  (879 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0


