#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e11640 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e117d0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1e1d730 .functor NOT 1, L_0x1e48a50, C4<0>, C4<0>, C4<0>;
L_0x1e487e0 .functor XOR 1, L_0x1e48680, L_0x1e48740, C4<0>, C4<0>;
L_0x1e48940 .functor XOR 1, L_0x1e487e0, L_0x1e488a0, C4<0>, C4<0>;
v0x1e449e0_0 .net *"_ivl_10", 0 0, L_0x1e488a0;  1 drivers
v0x1e44ae0_0 .net *"_ivl_12", 0 0, L_0x1e48940;  1 drivers
v0x1e44bc0_0 .net *"_ivl_2", 0 0, L_0x1e47620;  1 drivers
v0x1e44c80_0 .net *"_ivl_4", 0 0, L_0x1e48680;  1 drivers
v0x1e44d60_0 .net *"_ivl_6", 0 0, L_0x1e48740;  1 drivers
v0x1e44e90_0 .net *"_ivl_8", 0 0, L_0x1e487e0;  1 drivers
v0x1e44f70_0 .net "a", 0 0, v0x1e41ca0_0;  1 drivers
v0x1e45010_0 .net "b", 0 0, v0x1e41d40_0;  1 drivers
v0x1e450b0_0 .net "c", 0 0, v0x1e41de0_0;  1 drivers
v0x1e45150_0 .var "clk", 0 0;
v0x1e451f0_0 .net "d", 0 0, v0x1e41f50_0;  1 drivers
v0x1e45290_0 .net "out_dut", 0 0, L_0x1e48520;  1 drivers
v0x1e45330_0 .net "out_ref", 0 0, L_0x1e461f0;  1 drivers
v0x1e453d0_0 .var/2u "stats1", 159 0;
v0x1e45470_0 .var/2u "strobe", 0 0;
v0x1e45510_0 .net "tb_match", 0 0, L_0x1e48a50;  1 drivers
v0x1e455d0_0 .net "tb_mismatch", 0 0, L_0x1e1d730;  1 drivers
v0x1e45690_0 .net "wavedrom_enable", 0 0, v0x1e42040_0;  1 drivers
v0x1e45730_0 .net "wavedrom_title", 511 0, v0x1e420e0_0;  1 drivers
L_0x1e47620 .concat [ 1 0 0 0], L_0x1e461f0;
L_0x1e48680 .concat [ 1 0 0 0], L_0x1e461f0;
L_0x1e48740 .concat [ 1 0 0 0], L_0x1e48520;
L_0x1e488a0 .concat [ 1 0 0 0], L_0x1e461f0;
L_0x1e48a50 .cmp/eeq 1, L_0x1e47620, L_0x1e48940;
S_0x1e11960 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1e117d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1e120e0 .functor NOT 1, v0x1e41de0_0, C4<0>, C4<0>, C4<0>;
L_0x1e1dff0 .functor NOT 1, v0x1e41d40_0, C4<0>, C4<0>, C4<0>;
L_0x1e45940 .functor AND 1, L_0x1e120e0, L_0x1e1dff0, C4<1>, C4<1>;
L_0x1e459e0 .functor NOT 1, v0x1e41f50_0, C4<0>, C4<0>, C4<0>;
L_0x1e45b10 .functor NOT 1, v0x1e41ca0_0, C4<0>, C4<0>, C4<0>;
L_0x1e45c10 .functor AND 1, L_0x1e459e0, L_0x1e45b10, C4<1>, C4<1>;
L_0x1e45cf0 .functor OR 1, L_0x1e45940, L_0x1e45c10, C4<0>, C4<0>;
L_0x1e45db0 .functor AND 1, v0x1e41ca0_0, v0x1e41de0_0, C4<1>, C4<1>;
L_0x1e45e70 .functor AND 1, L_0x1e45db0, v0x1e41f50_0, C4<1>, C4<1>;
L_0x1e45f30 .functor OR 1, L_0x1e45cf0, L_0x1e45e70, C4<0>, C4<0>;
L_0x1e460a0 .functor AND 1, v0x1e41d40_0, v0x1e41de0_0, C4<1>, C4<1>;
L_0x1e46110 .functor AND 1, L_0x1e460a0, v0x1e41f50_0, C4<1>, C4<1>;
L_0x1e461f0 .functor OR 1, L_0x1e45f30, L_0x1e46110, C4<0>, C4<0>;
v0x1e1d9a0_0 .net *"_ivl_0", 0 0, L_0x1e120e0;  1 drivers
v0x1e1da40_0 .net *"_ivl_10", 0 0, L_0x1e45c10;  1 drivers
v0x1e40490_0 .net *"_ivl_12", 0 0, L_0x1e45cf0;  1 drivers
v0x1e40550_0 .net *"_ivl_14", 0 0, L_0x1e45db0;  1 drivers
v0x1e40630_0 .net *"_ivl_16", 0 0, L_0x1e45e70;  1 drivers
v0x1e40760_0 .net *"_ivl_18", 0 0, L_0x1e45f30;  1 drivers
v0x1e40840_0 .net *"_ivl_2", 0 0, L_0x1e1dff0;  1 drivers
v0x1e40920_0 .net *"_ivl_20", 0 0, L_0x1e460a0;  1 drivers
v0x1e40a00_0 .net *"_ivl_22", 0 0, L_0x1e46110;  1 drivers
v0x1e40ae0_0 .net *"_ivl_4", 0 0, L_0x1e45940;  1 drivers
v0x1e40bc0_0 .net *"_ivl_6", 0 0, L_0x1e459e0;  1 drivers
v0x1e40ca0_0 .net *"_ivl_8", 0 0, L_0x1e45b10;  1 drivers
v0x1e40d80_0 .net "a", 0 0, v0x1e41ca0_0;  alias, 1 drivers
v0x1e40e40_0 .net "b", 0 0, v0x1e41d40_0;  alias, 1 drivers
v0x1e40f00_0 .net "c", 0 0, v0x1e41de0_0;  alias, 1 drivers
v0x1e40fc0_0 .net "d", 0 0, v0x1e41f50_0;  alias, 1 drivers
v0x1e41080_0 .net "out", 0 0, L_0x1e461f0;  alias, 1 drivers
S_0x1e411e0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1e117d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1e41ca0_0 .var "a", 0 0;
v0x1e41d40_0 .var "b", 0 0;
v0x1e41de0_0 .var "c", 0 0;
v0x1e41eb0_0 .net "clk", 0 0, v0x1e45150_0;  1 drivers
v0x1e41f50_0 .var "d", 0 0;
v0x1e42040_0 .var "wavedrom_enable", 0 0;
v0x1e420e0_0 .var "wavedrom_title", 511 0;
S_0x1e41480 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1e411e0;
 .timescale -12 -12;
v0x1e416e0_0 .var/2s "count", 31 0;
E_0x1e0c500/0 .event negedge, v0x1e41eb0_0;
E_0x1e0c500/1 .event posedge, v0x1e41eb0_0;
E_0x1e0c500 .event/or E_0x1e0c500/0, E_0x1e0c500/1;
E_0x1e0c750 .event negedge, v0x1e41eb0_0;
E_0x1df69f0 .event posedge, v0x1e41eb0_0;
S_0x1e417e0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1e411e0;
 .timescale -12 -12;
v0x1e419e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e41ac0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1e411e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e42240 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1e117d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1e46350 .functor NOT 1, v0x1e41ca0_0, C4<0>, C4<0>, C4<0>;
L_0x1e463c0 .functor NOT 1, v0x1e41d40_0, C4<0>, C4<0>, C4<0>;
L_0x1e46450 .functor AND 1, L_0x1e46350, L_0x1e463c0, C4<1>, C4<1>;
L_0x1e46560 .functor NOT 1, v0x1e41de0_0, C4<0>, C4<0>, C4<0>;
L_0x1e46600 .functor AND 1, L_0x1e46450, L_0x1e46560, C4<1>, C4<1>;
L_0x1e46710 .functor AND 1, L_0x1e46600, v0x1e41f50_0, C4<1>, C4<1>;
L_0x1e46810 .functor NOT 1, v0x1e41ca0_0, C4<0>, C4<0>, C4<0>;
L_0x1e46880 .functor AND 1, L_0x1e46810, v0x1e41d40_0, C4<1>, C4<1>;
L_0x1e46990 .functor NOT 1, v0x1e41de0_0, C4<0>, C4<0>, C4<0>;
L_0x1e46b10 .functor AND 1, L_0x1e46880, L_0x1e46990, C4<1>, C4<1>;
L_0x1e46c80 .functor NOT 1, v0x1e41f50_0, C4<0>, C4<0>, C4<0>;
L_0x1e46e00 .functor AND 1, L_0x1e46b10, L_0x1e46c80, C4<1>, C4<1>;
L_0x1e46f30 .functor OR 1, L_0x1e46710, L_0x1e46e00, C4<0>, C4<0>;
L_0x1e47040 .functor NOT 1, v0x1e41d40_0, C4<0>, C4<0>, C4<0>;
L_0x1e46ec0 .functor AND 1, v0x1e41ca0_0, L_0x1e47040, C4<1>, C4<1>;
L_0x1e473a0 .functor NOT 1, v0x1e41de0_0, C4<0>, C4<0>, C4<0>;
L_0x1e474a0 .functor AND 1, L_0x1e46ec0, L_0x1e473a0, C4<1>, C4<1>;
L_0x1e475b0 .functor NOT 1, v0x1e41f50_0, C4<0>, C4<0>, C4<0>;
L_0x1e476c0 .functor AND 1, L_0x1e474a0, L_0x1e475b0, C4<1>, C4<1>;
L_0x1e477d0 .functor OR 1, L_0x1e46f30, L_0x1e476c0, C4<0>, C4<0>;
L_0x1e47990 .functor NOT 1, v0x1e41d40_0, C4<0>, C4<0>, C4<0>;
L_0x1e47a00 .functor AND 1, v0x1e41ca0_0, L_0x1e47990, C4<1>, C4<1>;
L_0x1e47b80 .functor NOT 1, v0x1e41de0_0, C4<0>, C4<0>, C4<0>;
L_0x1e47bf0 .functor AND 1, L_0x1e47a00, L_0x1e47b80, C4<1>, C4<1>;
L_0x1e47dd0 .functor AND 1, L_0x1e47bf0, v0x1e41f50_0, C4<1>, C4<1>;
L_0x1e47e90 .functor OR 1, L_0x1e477d0, L_0x1e47dd0, C4<0>, C4<0>;
L_0x1e48080 .functor NOT 1, v0x1e41d40_0, C4<0>, C4<0>, C4<0>;
L_0x1e480f0 .functor AND 1, v0x1e41ca0_0, L_0x1e48080, C4<1>, C4<1>;
L_0x1e482a0 .functor AND 1, L_0x1e480f0, v0x1e41de0_0, C4<1>, C4<1>;
L_0x1e48360 .functor AND 1, L_0x1e482a0, v0x1e41f50_0, C4<1>, C4<1>;
L_0x1e48520 .functor OR 1, L_0x1e47e90, L_0x1e48360, C4<0>, C4<0>;
v0x1e42530_0 .net *"_ivl_0", 0 0, L_0x1e46350;  1 drivers
v0x1e42610_0 .net *"_ivl_10", 0 0, L_0x1e46710;  1 drivers
v0x1e426f0_0 .net *"_ivl_12", 0 0, L_0x1e46810;  1 drivers
v0x1e427e0_0 .net *"_ivl_14", 0 0, L_0x1e46880;  1 drivers
v0x1e428c0_0 .net *"_ivl_16", 0 0, L_0x1e46990;  1 drivers
v0x1e429f0_0 .net *"_ivl_18", 0 0, L_0x1e46b10;  1 drivers
v0x1e42ad0_0 .net *"_ivl_2", 0 0, L_0x1e463c0;  1 drivers
v0x1e42bb0_0 .net *"_ivl_20", 0 0, L_0x1e46c80;  1 drivers
v0x1e42c90_0 .net *"_ivl_22", 0 0, L_0x1e46e00;  1 drivers
v0x1e42d70_0 .net *"_ivl_24", 0 0, L_0x1e46f30;  1 drivers
v0x1e42e50_0 .net *"_ivl_26", 0 0, L_0x1e47040;  1 drivers
v0x1e42f30_0 .net *"_ivl_28", 0 0, L_0x1e46ec0;  1 drivers
v0x1e43010_0 .net *"_ivl_30", 0 0, L_0x1e473a0;  1 drivers
v0x1e430f0_0 .net *"_ivl_32", 0 0, L_0x1e474a0;  1 drivers
v0x1e431d0_0 .net *"_ivl_34", 0 0, L_0x1e475b0;  1 drivers
v0x1e432b0_0 .net *"_ivl_36", 0 0, L_0x1e476c0;  1 drivers
v0x1e43390_0 .net *"_ivl_38", 0 0, L_0x1e477d0;  1 drivers
v0x1e43580_0 .net *"_ivl_4", 0 0, L_0x1e46450;  1 drivers
v0x1e43660_0 .net *"_ivl_40", 0 0, L_0x1e47990;  1 drivers
v0x1e43740_0 .net *"_ivl_42", 0 0, L_0x1e47a00;  1 drivers
v0x1e43820_0 .net *"_ivl_44", 0 0, L_0x1e47b80;  1 drivers
v0x1e43900_0 .net *"_ivl_46", 0 0, L_0x1e47bf0;  1 drivers
v0x1e439e0_0 .net *"_ivl_48", 0 0, L_0x1e47dd0;  1 drivers
v0x1e43ac0_0 .net *"_ivl_50", 0 0, L_0x1e47e90;  1 drivers
v0x1e43ba0_0 .net *"_ivl_52", 0 0, L_0x1e48080;  1 drivers
v0x1e43c80_0 .net *"_ivl_54", 0 0, L_0x1e480f0;  1 drivers
v0x1e43d60_0 .net *"_ivl_56", 0 0, L_0x1e482a0;  1 drivers
v0x1e43e40_0 .net *"_ivl_58", 0 0, L_0x1e48360;  1 drivers
v0x1e43f20_0 .net *"_ivl_6", 0 0, L_0x1e46560;  1 drivers
v0x1e44000_0 .net *"_ivl_8", 0 0, L_0x1e46600;  1 drivers
v0x1e440e0_0 .net "a", 0 0, v0x1e41ca0_0;  alias, 1 drivers
v0x1e44180_0 .net "b", 0 0, v0x1e41d40_0;  alias, 1 drivers
v0x1e44270_0 .net "c", 0 0, v0x1e41de0_0;  alias, 1 drivers
v0x1e44570_0 .net "d", 0 0, v0x1e41f50_0;  alias, 1 drivers
v0x1e44660_0 .net "out", 0 0, L_0x1e48520;  alias, 1 drivers
S_0x1e447c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1e117d0;
 .timescale -12 -12;
E_0x1e0c2a0 .event anyedge, v0x1e45470_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e45470_0;
    %nor/r;
    %assign/vec4 v0x1e45470_0, 0;
    %wait E_0x1e0c2a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e411e0;
T_3 ;
    %fork t_1, S_0x1e41480;
    %jmp t_0;
    .scope S_0x1e41480;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e416e0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e41f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e41de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e41d40_0, 0;
    %assign/vec4 v0x1e41ca0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1df69f0;
    %load/vec4 v0x1e416e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1e416e0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e41f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e41de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e41d40_0, 0;
    %assign/vec4 v0x1e41ca0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1e0c750;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1e41ac0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e0c500;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1e41ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e41d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e41de0_0, 0;
    %assign/vec4 v0x1e41f50_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1e411e0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1e117d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e45150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e45470_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1e117d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e45150_0;
    %inv;
    %store/vec4 v0x1e45150_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1e117d0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e41eb0_0, v0x1e455d0_0, v0x1e44f70_0, v0x1e45010_0, v0x1e450b0_0, v0x1e451f0_0, v0x1e45330_0, v0x1e45290_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1e117d0;
T_7 ;
    %load/vec4 v0x1e453d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1e453d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e453d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1e453d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e453d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e453d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e453d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1e117d0;
T_8 ;
    %wait E_0x1e0c500;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e453d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e453d0_0, 4, 32;
    %load/vec4 v0x1e45510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1e453d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e453d0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e453d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e453d0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1e45330_0;
    %load/vec4 v0x1e45330_0;
    %load/vec4 v0x1e45290_0;
    %xor;
    %load/vec4 v0x1e45330_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1e453d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e453d0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1e453d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e453d0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/human/kmap2/iter4/response0/top_module.sv";
