package:
  name: sap


# Dependencies based on vendor folder
dependencies:
  common_cells:         { git: "https://github.com/pulp-platform/common_cells.git",          rev: cf08cc1068e782638185b8316e1ebc0ef90596e7}
#  cluster_interconnect: { git: "https://github.com/pulp-platform/cluster_interconnect.git",  version: 1.3.0                              }
  obi:                  { git: "https://github.com/pulp-platform/obi.git",                   version: 0.1.7                              }
  riscv-dbg:            { git: "https://github.com/pulp-platform/riscv-dbg.git",             rev: 358f90110220adf7a083f8b65d157e836d706236}
  register_interface:   { git: "https://github.com/pulp-platform/register_interface.git",    rev: e3a4955071fcf554febd4b29a7c7a52c7f1e7fc6}

#  Pulpissimo:          { git: "https://github.com/pulp-platform/pulpissimo.git",            rev: 4c0f9e754b43cf4aaf0690b2e22c45a4904c3027}
#  riscv:               { git: "https://github.com/esl-epfl/cv32e40px.git",                  rev: 10b08065c50d44b5355c1535cb8f740e68e4f106}
  
#  riscv:               { git: "https://github.com/openhwgroup/cv32e40p.git",                rev: a43277c0dc64c02be3f5d713438f315ecffde2b9}
  axi:                  { git: "https://github.com/pulp-platform/axi.git",                   version: 0.39.6                              }  
  axi_mem_if:           { git: "https://github.com/pulp-platform/axi_mem_if.git",            rev: master                                  }
  
  register_interface:   { git: "https://github.com/pulp-platform/register_interface.git",    rev: master                                  }
  axi2apb:              { git: "https://github.com/pulp-platform/axi2apb.git",               rev: master                                  }
  
  axi_slice:            { git: "https://github.com/pulp-platform/axi_slice.git",             rev: master                                  }

  cv32e20:              { path: "./vendor/openhwgroup_cv32e20"                                                                            }
  cluster_interconnect: { path: "./vendor/pulp_platform_cluster_interconnect"                                                             }

sources:
    include_dirs:
      - rtl/include
      #
      # sap
      #
    files:
      - rtl/include/safe_wrapper_ctrl_reg_pkg.sv
      - rtl/include/cpu_private_reg_pkg.sv
      - rtl/include/reg_pkg.sv
      - rtl/include/addr_map_rule_pkg.sv
      - rtl/include/sap_pkg.sv
      - rtl/sap_xbar_varlat_n_to_one.sv
      - rtl/sap_xbar_varlat_one_to_n.sv
      - rtl/cpu_system.sv
      - rtl/bus_system.sv
      - rtl/xbar_system.sv
      - rtl/periph_system.sv
      - rtl/memory_sys.sv
      - ip/CB_boot_rom/CB_boot_rom.sv
      - rtl/safe_wrapper_ctrl_reg_top.sv
      - rtl/safe_wrapper_ctrl.sv
      - rtl/obi_pipelined_delay.sv
      - rtl/obi_sngreg.sv
      - rtl/safe_cpu_wrapper.sv
      - rtl/safe_FSM.sv
      - rtl/tmr_voter.sv
      - rtl/dmr_comparator.sv
      - rtl/cpu_private_reg_top.sv
      - rtl/cpu_private_reg.sv
      - rtl/lockstep_reg.sv
#      - ip/fpu_ss/fpu_ss_wrapper.sv
      - rtl/sap_top.sv
      - wrapper/apb_to_obi_wrapper.sv
      - wrapper/sap_top_wrapper.sv
      - wrapper/sap_top_wrapper_axi.sv


      - target: any(simulation,test)
        files:
        - sim/sram_wrapper.sv
        - sim/sap_clock_gate.sv

      - target: all(vivado,fpga,xilinx)
        files:
        - fpga/xilinx_sram.sv
        - fpga/cv32e40p_xilinx_clock_gate.sv
        - fpga/cv32e40px_xilinx_clock_gate.sv
        - fpga/cve2_xilinx_clock_gate.sv
        - fpga/prim_xilinx_clk.sv