// Seed: 481507258
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output tri   id_3,
    input  tri0  id_4,
    input  wire  id_5
);
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7
  );
endmodule
module module_2 (
    input  wire id_0,
    output tri  id_1,
    output tri0 id_2,
    input  wand id_3,
    input  tri0 id_4,
    output tri1 id_5,
    input  tri  id_6
);
  assign id_1 = ~id_4;
  id_8(
      .id_0(id_5 + 1), .id_1(id_0), .id_2((1) >> id_1)
  );
  wire id_9;
  module_0(
      id_9, id_9, id_9, id_9
  );
endmodule
