@N|Running in 64-bit mode
@N: CD720 :"E:\Embedded\Synplify\fpga_H201303\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"E:\Embedded\Projects\POCP\Lab06\src\RAM.vhd":6:7:6:9|Top entity is set to RAM.
@N: CD630 :"E:\Embedded\Projects\POCP\Lab06\src\RAM.vhd":6:7:6:9|Synthesizing lab06.ram.beh 
@N: CL134 :"E:\Embedded\Projects\POCP\Lab06\src\RAM.vhd":30:8:30:11|Found RAM sram, depth=4, width=2

