0.7
2020.2
Nov  8 2024
22:36:57
D:/Projects/Verilog/Basic_UART/Basic_UART.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
D:/Projects/Verilog/Basic_UART/Basic_UART.srcs/sim_1/new/UART_tb.v,1748009798,verilog,,,,UART_tb,,,,,,,,
D:/Projects/Verilog/Basic_UART/Basic_UART.srcs/sources_1/new/UART.v,1748085890,verilog,,D:/Projects/Verilog/Basic_UART/Basic_UART.srcs/sources_1/new/baudRateGenerator.v,,UART,,,,,,,,
D:/Projects/Verilog/Basic_UART/Basic_UART.srcs/sources_1/new/baudRateGenerator.v,1748016992,verilog,,D:/Projects/Verilog/Basic_UART/Basic_UART.srcs/sources_1/new/receiver.v,,baudRateGenerator,,,,,,,,
D:/Projects/Verilog/Basic_UART/Basic_UART.srcs/sources_1/new/receiver.v,1748085754,verilog,,D:/Projects/Verilog/Basic_UART/Basic_UART.srcs/sources_1/new/transmitter.v,,receiver,,,,,,,,
D:/Projects/Verilog/Basic_UART/Basic_UART.srcs/sources_1/new/transmitter.v,1747833567,verilog,,D:/Projects/Verilog/Basic_UART/Basic_UART.srcs/sim_1/new/UART_tb.v,,transmitter,,,,,,,,
