INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Jun  5 20:02:40 2025
| Host         : ee-tik-dynamo-eda1 running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_timing
| Design       : fadd_op
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.032ns  (required time - arrival time)
  Source:                 operator/excExpFracY_c1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            operator/fracAdder/X_7_c16_reg[0]_srl15_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 1.418ns (45.955%)  route 1.668ns (54.045%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 2.641 - 1.250 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1651, unset)         1.500     1.500    operator/clk
    SLICE_X7Y119         FDRE                                         r  operator/excExpFracY_c1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_fdre_C_Q)         0.246     1.746 r  operator/excExpFracY_c1_reg[9]/Q
                         net (fo=4, routed)           0.574     2.320    operator/excExpFracY_c1[9]
    SLICE_X4Y119         LUT4 (Prop_lut4_I2_O)        0.158     2.478 r  operator/ltOp_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.478    operator/ltOp_carry__0_i_8_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     2.791 r  operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.791    operator/ltOp_carry__0_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.849 r  operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.849    operator/ltOp_carry__1_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.907 r  operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.907    operator/ltOp_carry__2_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.965 r  operator/ltOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.965    operator/ltOp_carry__3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.023 r  operator/ltOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.023    operator/ltOp_carry__4_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.081 r  operator/ltOp_carry__5/CO[3]
                         net (fo=1, routed)           0.008     3.089    operator/ltOp_carry__5_n_0
    SLICE_X4Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.147 r  operator/ltOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     3.147    operator/ltOp_carry__6_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     3.326 r  operator/ltOp_carry__7/CO[0]
                         net (fo=131, routed)         0.624     3.951    operator/ltOp
    SLICE_X5Y126         LUT3 (Prop_lut3_I2_O)        0.174     4.125 r  operator/X_7_c16_reg[0]_srl15_i_1/O
                         net (fo=1, routed)           0.461     4.586    operator/fracAdder/X_7_c17_reg[0]_0
    SLICE_X5Y126         FDRE                                         r  operator/fracAdder/X_7_c16_reg[0]_srl15_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.250     1.250 r  
                                                      0.000     1.250 r  clk (IN)
                         net (fo=1651, unset)         1.391     2.641    operator/fracAdder/clk
    SLICE_X5Y126         FDRE                                         r  operator/fracAdder/X_7_c16_reg[0]_srl15_srlopt/C
                         clock pessimism              0.082     2.723    
                         clock uncertainty           -0.035     2.688    
    SLICE_X5Y126         FDRE (Setup_fdre_C_D)       -0.134     2.554    operator/fracAdder/X_7_c16_reg[0]_srl15_srlopt
  -------------------------------------------------------------------
                         required time                          2.554    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                 -2.032    





Clock Frequency: 800 MHz
Clock Period: 1.25000000000000000000 ns
Worst Negative Slack (WNS): -2.032 ns
