#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2580384 on Sat Jun 29 08:04:45 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Fri Aug  2 18:15:32 2024
# Process ID: 16506
# Current directory: /home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth
# Command line: vivado -mode tcl -source /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/fir/out/synth/synthesize.tcl
# Log file: /home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/vivado.log
# Journal file: /home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/vivado.jou
#-----------------------------------------------------------
source /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/fir/out/synth/synthesize.tcl
# set_param general.maxThreads 8
# read_vhdl -vhdl2008 [glob /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/fir/out/synth/hdl/*.vhd]
read_vhdl: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1484.742 ; gain = 4.023 ; free physical = 188425 ; free virtual = 249755
# read_xdc /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/fir/out/synth/period_4.xdc
# synth_design -top fir -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Command: synth_design -top fir -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16646 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1891.305 ; gain = 153.582 ; free physical = 188026 ; free virtual = 249355
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:43]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:887]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:308]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "registers" *) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'TEHB' (1#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:244]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "registers" *) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'OEHB' (2#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (3#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'start_node' (4#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:887]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:570]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (5#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:522]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (6#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:522]
INFO: [Synth 8-256] done synthesizing module '\fork ' (7#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:570]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1421]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (8#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1421]
INFO: [Synth 8-638] synthesizing module 'sext_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op' (9#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'sext_op__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op__parameterized0' (9#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:244]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 11 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (9#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:244]
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 11 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (9#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1579]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 11 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 11 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (10#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1579]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:570]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 11 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (10#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (10#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:570]
INFO: [Synth 8-638] synthesizing module 'sext_op__parameterized1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 11 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op__parameterized1' (10#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'sext_op__parameterized2' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 11 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op__parameterized2' (10#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'Pipeline' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1846]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter PIPELINE_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* srl_style = "register" *) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1849]
INFO: [Synth 8-5534] Detected attribute (* srl_style = "register" *) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1853]
INFO: [Synth 8-256] done synthesizing module 'Pipeline' (11#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1846]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1579]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized1' (11#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (11#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1579]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1653]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:752]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (12#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:752]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:570]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (12#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:570]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1650]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (13#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1653]
INFO: [Synth 8-638] synthesizing module 'source' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:988]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:980]
INFO: [Synth 8-256] done synthesizing module 'source' (14#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:988]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1421]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 11 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (14#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1421]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1421]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 2 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (14#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1421]
INFO: [Synth 8-638] synthesizing module 'sext_op__parameterized3' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 2 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op__parameterized3' (14#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (15#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 12 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (16#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (17#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'sub_op' (18#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'sext_op__parameterized4' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 12 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op__parameterized4' (18#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'mul_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/mul_wrapper.vhd:26]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mul_4_stage' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/multipliers.vhd:23]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage' (19#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/multipliers.vhd:23]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (20#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/delay_buffer.vhd:16]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity mul_op does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/mul_wrapper.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mul_op' (21#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/mul_wrapper.vhd:26]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:244]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized1' (21#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:244]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (22#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'add_op__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 12 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op__parameterized0' (22#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:570]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 12 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (22#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:570]
INFO: [Synth 8-638] synthesizing module 'trunc_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:3292]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 12 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trunc_op' (23#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:3292]
INFO: [Synth 8-638] synthesizing module 'icmp_ult_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:827]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 12 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_ult_op' (24#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:827]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:570]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (24#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:570]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:483]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 11 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (24#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:452]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (25#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:452]
INFO: [Synth 8-256] done synthesizing module 'branch' (26#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:483]
INFO: [Synth 8-638] synthesizing module 'Pipeline__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1846]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter PIPELINE_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Pipeline__parameterized0' (26#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1846]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:483]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (26#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:483]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:483]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized1' (26#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:483]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (27#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:380]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'end_node' (28#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:380]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (29#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (30#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (31#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (32#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (33#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (34#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (35#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (36#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (37#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (38#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (39#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:958]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 11 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (40#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:958]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:958]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (40#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:958]
WARNING: [Synth 8-3848] Net idx_we1 in module/entity fir does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:28]
WARNING: [Synth 8-3848] Net idx_dout1 in module/entity fir does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:29]
WARNING: [Synth 8-3848] Net di_we1 in module/entity fir does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:38]
WARNING: [Synth 8-3848] Net di_dout1 in module/entity fir does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:39]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity fir does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:47]
WARNING: [Synth 8-3848] Net mem_controller0_pValidArray_2 in module/entity fir does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:563]
WARNING: [Synth 8-3848] Net mem_controller0_dataInArray_2 in module/entity fir does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:559]
WARNING: [Synth 8-3848] Net mem_controller0_pValidArray_3 in module/entity fir does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:564]
WARNING: [Synth 8-3848] Net mem_controller0_dataInArray_3 in module/entity fir does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:560]
WARNING: [Synth 8-3848] Net mem_controller1_pValidArray_2 in module/entity fir does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:585]
WARNING: [Synth 8-3848] Net mem_controller1_dataInArray_2 in module/entity fir does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:581]
WARNING: [Synth 8-3848] Net mem_controller1_pValidArray_3 in module/entity fir does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:586]
WARNING: [Synth 8-3848] Net mem_controller1_dataInArray_3 in module/entity fir does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:582]
INFO: [Synth 8-256] done synthesizing module 'fir' (41#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:43]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][10]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][9]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][8]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][7]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design MemCont has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[1]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design branch__parameterized1 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized1 has unconnected port rst
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port rst
WARNING: [Synth 8-3331] design trunc_op has unconnected port clk
WARNING: [Synth 8-3331] design trunc_op has unconnected port rst
WARNING: [Synth 8-3331] design trunc_op has unconnected port dataInArray[0][11]
WARNING: [Synth 8-3331] design add_op__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design add_op__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design sext_op__parameterized4 has unconnected port clk
WARNING: [Synth 8-3331] design sext_op__parameterized4 has unconnected port rst
WARNING: [Synth 8-3331] design sub_op has unconnected port clk
WARNING: [Synth 8-3331] design sub_op has unconnected port rst
WARNING: [Synth 8-3331] design sext_op__parameterized3 has unconnected port clk
WARNING: [Synth 8-3331] design sext_op__parameterized3 has unconnected port rst
WARNING: [Synth 8-3331] design Const__parameterized1 has unconnected port clk
WARNING: [Synth 8-3331] design Const__parameterized1 has unconnected port rst
WARNING: [Synth 8-3331] design source has unconnected port dataOutArray[0][0]
WARNING: [Synth 8-3331] design source has unconnected port clk
WARNING: [Synth 8-3331] design source has unconnected port rst
WARNING: [Synth 8-3331] design source has unconnected port nReadyArray[0]
WARNING: [Synth 8-3331] design sext_op__parameterized1 has unconnected port clk
WARNING: [Synth 8-3331] design sext_op__parameterized1 has unconnected port rst
WARNING: [Synth 8-3331] design Const__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design Const__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design merge_notehb has unconnected port clk
WARNING: [Synth 8-3331] design merge_notehb has unconnected port rst
WARNING: [Synth 8-3331] design cntrlMerge has unconnected port dataOutArray[0][0]
WARNING: [Synth 8-3331] design cntrlMerge has unconnected port dataInArray[1][0]
WARNING: [Synth 8-3331] design cntrlMerge has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sext_op__parameterized2 has unconnected port clk
WARNING: [Synth 8-3331] design sext_op__parameterized2 has unconnected port rst
WARNING: [Synth 8-3331] design sext_op__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sext_op__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sext_op has unconnected port clk
WARNING: [Synth 8-3331] design sext_op has unconnected port rst
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design fir has unconnected port idx_we1
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[31]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[30]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[29]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[28]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[27]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[26]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[25]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[24]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[23]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[22]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[21]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[20]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[19]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[18]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[17]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[16]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[15]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[14]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[13]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[12]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[11]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[10]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[9]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[8]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[7]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[6]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[5]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[4]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[3]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[2]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1951.059 ; gain = 213.336 ; free physical = 188047 ; free virtual = 249377
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1954.023 ; gain = 216.301 ; free physical = 188046 ; free virtual = 249375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1954.023 ; gain = 216.301 ; free physical = 188046 ; free virtual = 249375
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/period_4.xdc]
Finished Parsing XDC File [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2130.711 ; gain = 0.000 ; free physical = 187891 ; free virtual = 249221
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2130.711 ; gain = 0.000 ; free physical = 187890 ; free virtual = 249220
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 2130.711 ; gain = 392.988 ; free physical = 188494 ; free virtual = 249824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 2130.711 ; gain = 392.988 ; free physical = 188494 ; free virtual = 249824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 2130.711 ; gain = 392.988 ; free physical = 188494 ; free virtual = 249824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 2130.711 ; gain = 392.988 ; free physical = 188484 ; free virtual = 249815
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 19    
	               11 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 59    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 21    
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 27    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module TEHB__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module merge_notehb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sub_op 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
Module mul_4_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module add_op__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
Module Pipeline__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module read_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q0_reg was removed.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q0_reg was removed.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q1_reg was removed.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q2_reg was removed.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/multipliers.vhd:44]
DSP Report: Generating DSP muli0/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: Generating DSP muli0/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register muli0/multiply_unit/b_reg_reg is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: register muli0/multiply_unit/q1_reg is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: register muli0/multiply_unit/q1_reg is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: Generating DSP muli0/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register muli0/multiply_unit/a_reg_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q2_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q2_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q1_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q2_reg.
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[11]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[12]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[13]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[14]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[15]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[16]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[17]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[18]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[19]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[20]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[21]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[22]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[23]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[24]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[25]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[26]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[27]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[28]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[29]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[30]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[10]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[11]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[12]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[13]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[14]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[15]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[16]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[17]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[18]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[19]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[20]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[21]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[22]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[23]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[24]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[25]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[26]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[27]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[28]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[29]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[30]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[31]'
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[47]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[46]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[45]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[44]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[43]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[42]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[41]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[40]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[39]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[38]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[37]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[36]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[35]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[34]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[33]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[32]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[31]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[30]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[29]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[28]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[27]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[26]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[25]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[24]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[23]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[22]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[21]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[20]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[19]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[18]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[17]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[47]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[46]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[45]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[44]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[43]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[42]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[41]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[40]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[39]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[38]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[37]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[36]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[35]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[34]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[33]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[32]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[31]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[30]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[29]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[28]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[27]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[26]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[25]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[24]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[23]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[22]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[21]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[20]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[19]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[18]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[17]) is unused and will be removed from module fir.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 2130.711 ; gain = 392.988 ; free physical = 188463 ; free virtual = 249797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir         | (A2*B2)'            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fir         | (PCIN>>17)+(A2*B2)' | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|fir         | (PCIN+(A''*B'')')'  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2130.711 ; gain = 392.988 ; free physical = 188311 ; free virtual = 249645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 2139.285 ; gain = 401.562 ; free physical = 188274 ; free virtual = 249607
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:51 . Memory (MB): peak = 2139.285 ; gain = 401.562 ; free physical = 188267 ; free virtual = 249600
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 2155.133 ; gain = 417.410 ; free physical = 188266 ; free virtual = 249599
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 2155.133 ; gain = 417.410 ; free physical = 188266 ; free virtual = 249599
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 2155.133 ; gain = 417.410 ; free physical = 188266 ; free virtual = 249599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 2155.133 ; gain = 417.410 ; free physical = 188266 ; free virtual = 249599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 2155.133 ; gain = 417.410 ; free physical = 188266 ; free virtual = 249599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 2155.133 ; gain = 417.410 ; free physical = 188266 ; free virtual = 249599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    24|
|2     |DSP48E1_2 |     1|
|3     |DSP48E1_3 |     1|
|4     |DSP48E1_4 |     1|
|5     |LUT1      |    71|
|6     |LUT2      |    20|
|7     |LUT3      |   117|
|8     |LUT4      |   102|
|9     |LUT5      |   104|
|10    |LUT6      |    97|
|11    |FDCE      |   345|
|12    |FDPE      |    16|
|13    |FDRE      |   174|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------------------+---------------------------+------+
|      |Instance                           |Module                     |Cells |
+------+-----------------------------------+---------------------------+------+
|1     |top                                |                           |  1073|
|2     |  addi0                            |add_op                     |     8|
|3     |  control_merge2                   |cntrlMerge                 |    48|
|4     |    fork_C1                        |fork__parameterized1       |    14|
|5     |      \generateBlocks[0].regblock  |eagerFork_RegisterBLock_30 |     4|
|6     |      \generateBlocks[1].regblock  |eagerFork_RegisterBLock_31 |    10|
|7     |    oehb1                          |TEHB_29                    |    34|
|8     |  fork0                            |\fork                      |     3|
|9     |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_27 |     1|
|10    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_28 |     2|
|11    |  fork1                            |fork_0                     |     2|
|12    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_25 |     1|
|13    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_26 |     1|
|14    |  fork2                            |fork__parameterized0       |    10|
|15    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_22 |     3|
|16    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_23 |     3|
|17    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_24 |     4|
|18    |  fork3                            |fork_1                     |     2|
|19    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_20 |     1|
|20    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_21 |     1|
|21    |  fork4                            |fork__parameterized2       |     5|
|22    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_18 |     4|
|23    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_19 |     1|
|24    |  fork5                            |fork__parameterized3       |     6|
|25    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock    |     1|
|26    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_16 |     4|
|27    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_17 |     1|
|28    |  mc_load0                         |mc_load_op                 |    93|
|29    |    Buffer_1                       |TEHB__parameterized1_14    |    23|
|30    |    Buffer_2                       |TEHB__parameterized1_15    |    70|
|31    |  mc_load1                         |mc_load_op_2               |    98|
|32    |    Buffer_1                       |TEHB__parameterized1_12    |    13|
|33    |    Buffer_2                       |TEHB__parameterized1_13    |    85|
|34    |  mem_controller0                  |MemCont                    |   181|
|35    |    read_arbiter                   |read_memory_arbiter_10     |    67|
|36    |      data                         |read_data_signals_11       |    67|
|37    |  mem_controller1                  |MemCont_3                  |   182|
|38    |    read_arbiter                   |read_memory_arbiter        |    67|
|39    |      data                         |read_data_signals          |    67|
|40    |  muli0                            |mul_op                     |    47|
|41    |    buff                           |delay_buffer               |     6|
|42    |    multiply_unit                  |mul_4_stage                |    37|
|43    |    oehb                           |OEHB_9                     |     4|
|44    |  mux1                             |mux__parameterized0        |    65|
|45    |    tehb1                          |TEHB__parameterized1_8     |    65|
|46    |  mux2                             |mux                        |    51|
|47    |    tehb1                          |TEHB__parameterized0_7     |    51|
|48    |  oehb0                            |OEHB__parameterized1       |    37|
|49    |  oehb1                            |OEHB__parameterized0       |    17|
|50    |  oehb2                            |OEHB                       |     2|
|51    |  return1                          |ret_op                     |    65|
|52    |    tehb                           |TEHB__parameterized1_6     |    65|
|53    |  start_0                          |start_node                 |     9|
|54    |    startBuff                      |elasticBuffer              |     5|
|55    |      oehb1                        |OEHB_4                     |     1|
|56    |      tehb1                        |TEHB_5                     |     4|
|57    |  tehb0                            |TEHB__parameterized1       |    67|
|58    |  tehb1                            |Pipeline                   |    49|
|59    |  tehb2                            |Pipeline__parameterized0   |    12|
|60    |  tehb3                            |TEHB__parameterized0       |    12|
|61    |  tehb4                            |TEHB                       |     2|
+------+-----------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 2155.133 ; gain = 417.410 ; free physical = 188266 ; free virtual = 249599
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 197 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 2155.133 ; gain = 240.723 ; free physical = 188327 ; free virtual = 249660
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 2155.137 ; gain = 417.410 ; free physical = 188327 ; free virtual = 249661
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2204.961 ; gain = 0.000 ; free physical = 188265 ; free virtual = 249598
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
187 Infos, 184 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:07 . Memory (MB): peak = 2204.961 ; gain = 720.219 ; free physical = 188401 ; free virtual = 249734
# report_utilization > /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/fir/out/synth/utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Fri Aug  2 18:17:04 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : fir
| Device       : 7k160tfbg484-2
| Design State : Synthesized
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |  434 |     0 |    101400 |  0.43 |
|   LUT as Logic          |  434 |     0 |    101400 |  0.43 |
|   LUT as Memory         |    0 |     0 |     35000 |  0.00 |
| Slice Registers         |  535 |     0 |    202800 |  0.26 |
|   Register as Flip Flop |  535 |     0 |    202800 |  0.26 |
|   Register as Latch     |    0 |     0 |    202800 |  0.00 |
| F7 Muxes                |    0 |     0 |     50700 |  0.00 |
| F8 Muxes                |    0 |     0 |     25350 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 16    |          Yes |           - |          Set |
| 345   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 174   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |       600 |  0.50 |
|   DSP48E1 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDCE     |  345 |        Flop & Latch |
| FDRE     |  174 |        Flop & Latch |
| LUT3     |  117 |                 LUT |
| LUT5     |  104 |                 LUT |
| LUT4     |  102 |                 LUT |
| LUT6     |   97 |                 LUT |
| LUT1     |   71 |                 LUT |
| CARRY4   |   24 |          CarryLogic |
| LUT2     |   20 |                 LUT |
| FDPE     |   16 |        Flop & Latch |
| DSP48E1  |    3 |    Block Arithmetic |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/fir/out/synth/timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Fri Aug  2 18:17:09 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : fir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 fork0/generateBlocks[1].regblock/reg_value_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mux2/tehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 0.599ns (13.710%)  route 3.770ns (86.290%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 6.510 - 6.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=537, unset)          0.537     0.537    fork0/generateBlocks[1].regblock/clk
                         FDPE                                         r  fork0/generateBlocks[1].regblock/reg_value_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.175     0.712 f  fork0/generateBlocks[1].regblock/reg_value_reg/Q
                         net (fo=36, unplaced)        0.490     1.202    fork0/generateBlocks[1].regblock/reg_value
                         LUT3 (Prop_lut3_I0_O)        0.123     1.325 r  fork0/generateBlocks[1].regblock/idx_address1[10]_INST_0_i_3/O
                         net (fo=5, unplaced)         0.435     1.760    control_merge2/oehb1/reg_value_reg_6
                         LUT6 (Prop_lut6_I0_O)        0.043     1.803 f  control_merge2/oehb1/idx_address1[10]_INST_0_i_6/O
                         net (fo=22, unplaced)        0.332     2.135    control_merge2/oehb1/reg_value_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.178 f  control_merge2/oehb1/idx_address1[2]_INST_0_i_1/O
                         net (fo=9, unplaced)         0.783     2.961    mux2/tehb1/data_reg_reg[3]_0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.004 r  mux2/tehb1/data_reg[10]_i_4/O
                         net (fo=7, unplaced)         0.394     3.398    mux2/tehb1/data_reg[10]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     3.441 f  mux2/tehb1/validArray[0]_i_2/O
                         net (fo=10, unplaced)        0.313     3.754    fork4/generateBlocks[0].regblock/full_reg_i_2__1_0
                         LUT6 (Prop_lut6_I3_O)        0.043     3.797 r  fork4/generateBlocks[0].regblock/full_reg_i_3/O
                         net (fo=1, unplaced)         0.407     4.204    fork4/generateBlocks[0].regblock/full_reg_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.247 r  fork4/generateBlocks[0].regblock/full_reg_i_2__1/O
                         net (fo=5, unplaced)         0.298     4.545    fork2/generateBlocks[1].regblock/full_reg_reg_0
                         LUT6 (Prop_lut6_I5_O)        0.043     4.588 r  fork2/generateBlocks[1].regblock/data_reg[10]_i_1__1/O
                         net (fo=11, unplaced)        0.318     4.906    mux2/tehb1/data_reg_reg[0]_1[0]
                         FDCE                                         r  mux2/tehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=537, unset)          0.510     6.510    mux2/tehb1/clk
                         FDCE                                         r  mux2/tehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     6.510    
                         clock uncertainty           -0.035     6.475    
                         FDCE (Setup_fdce_C_CE)      -0.245     6.230    mux2/tehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.230    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  1.324    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2463.043 ; gain = 258.082 ; free physical = 188131 ; free virtual = 249464
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2628.230 ; gain = 165.188 ; free physical = 188123 ; free virtual = 249457

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 56b6ab95

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2628.230 ; gain = 0.000 ; free physical = 188123 ; free virtual = 249457

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 185c1da7e

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2628.230 ; gain = 0.000 ; free physical = 188042 ; free virtual = 249376
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 185c1da7e

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2628.230 ; gain = 0.000 ; free physical = 188042 ; free virtual = 249376
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ff99a9d7

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2628.230 ; gain = 0.000 ; free physical = 188042 ; free virtual = 249376
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ff99a9d7

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2628.230 ; gain = 0.000 ; free physical = 188042 ; free virtual = 249376
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: ff99a9d7

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2628.230 ; gain = 0.000 ; free physical = 188042 ; free virtual = 249376
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ff99a9d7

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2628.230 ; gain = 0.000 ; free physical = 188042 ; free virtual = 249376
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2628.230 ; gain = 0.000 ; free physical = 188042 ; free virtual = 249376
Ending Logic Optimization Task | Checksum: c2cc39ee

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2628.230 ; gain = 0.000 ; free physical = 188042 ; free virtual = 249376

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c2cc39ee

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2628.230 ; gain = 0.000 ; free physical = 188042 ; free virtual = 249376

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c2cc39ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2628.230 ; gain = 0.000 ; free physical = 188042 ; free virtual = 249376

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2628.230 ; gain = 0.000 ; free physical = 188042 ; free virtual = 249376
Ending Netlist Obfuscation Task | Checksum: c2cc39ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2628.230 ; gain = 0.000 ; free physical = 188042 ; free virtual = 249376
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2628.230 ; gain = 165.188 ; free physical = 188042 ; free virtual = 249376
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2692.672 ; gain = 0.000 ; free physical = 188039 ; free virtual = 249373
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 111f44a4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2692.672 ; gain = 0.000 ; free physical = 188039 ; free virtual = 249373
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.672 ; gain = 0.000 ; free physical = 188039 ; free virtual = 249373

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 67f49650

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.672 ; gain = 0.000 ; free physical = 188036 ; free virtual = 249369

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 104049a29

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2692.672 ; gain = 0.000 ; free physical = 188034 ; free virtual = 249367

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 104049a29

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2692.672 ; gain = 0.000 ; free physical = 188034 ; free virtual = 249367
Phase 1 Placer Initialization | Checksum: 104049a29

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2692.672 ; gain = 0.000 ; free physical = 188034 ; free virtual = 249367

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 99cce51c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2708.672 ; gain = 16.000 ; free physical = 188028 ; free virtual = 249361

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.676 ; gain = 0.000 ; free physical = 188006 ; free virtual = 249339

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1af557f28

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2716.676 ; gain = 24.004 ; free physical = 188006 ; free virtual = 249339
Phase 2.2 Global Placement Core | Checksum: 21b8a5834

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2716.676 ; gain = 24.004 ; free physical = 188005 ; free virtual = 249339
Phase 2 Global Placement | Checksum: 21b8a5834

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2716.676 ; gain = 24.004 ; free physical = 188005 ; free virtual = 249339

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c5ff0f5e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2716.676 ; gain = 24.004 ; free physical = 188006 ; free virtual = 249340

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1631c20f4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2716.676 ; gain = 24.004 ; free physical = 188008 ; free virtual = 249341

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ae8678e0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2716.676 ; gain = 24.004 ; free physical = 188008 ; free virtual = 249341

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d296e1f8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2716.676 ; gain = 24.004 ; free physical = 188008 ; free virtual = 249341

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 161cef7ae

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2716.676 ; gain = 24.004 ; free physical = 188002 ; free virtual = 249336

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: e8e1468f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2716.676 ; gain = 24.004 ; free physical = 188002 ; free virtual = 249336

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 148430b79

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2716.676 ; gain = 24.004 ; free physical = 188002 ; free virtual = 249336
Phase 3 Detail Placement | Checksum: 148430b79

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2716.676 ; gain = 24.004 ; free physical = 188002 ; free virtual = 249336

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16650eb60

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 16650eb60

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2716.676 ; gain = 24.004 ; free physical = 188004 ; free virtual = 249337
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.077. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17d027beb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2716.676 ; gain = 24.004 ; free physical = 188004 ; free virtual = 249337
Phase 4.1 Post Commit Optimization | Checksum: 17d027beb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2716.676 ; gain = 24.004 ; free physical = 188005 ; free virtual = 249338

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17d027beb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2716.676 ; gain = 24.004 ; free physical = 188008 ; free virtual = 249341

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17d027beb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2716.676 ; gain = 24.004 ; free physical = 188008 ; free virtual = 249341

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2716.676 ; gain = 0.000 ; free physical = 188008 ; free virtual = 249341
Phase 4.4 Final Placement Cleanup | Checksum: 1747fced7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2716.676 ; gain = 24.004 ; free physical = 188008 ; free virtual = 249341
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1747fced7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2716.676 ; gain = 24.004 ; free physical = 188008 ; free virtual = 249341
Ending Placer Task | Checksum: ad16d463

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2716.676 ; gain = 24.004 ; free physical = 188008 ; free virtual = 249341
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2716.676 ; gain = 88.445 ; free physical = 188032 ; free virtual = 249365
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 23be6dda ConstDB: 0 ShapeSum: 89586689 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: f737bb0b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2812.891 ; gain = 66.656 ; free physical = 187825 ; free virtual = 249159
Post Restoration Checksum: NetGraph: 940870a7 NumContArr: 632f4a64 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f737bb0b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2828.703 ; gain = 82.469 ; free physical = 187825 ; free virtual = 249159

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f737bb0b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2839.703 ; gain = 93.469 ; free physical = 187788 ; free virtual = 249121

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f737bb0b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2839.703 ; gain = 93.469 ; free physical = 187788 ; free virtual = 249121
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 7adb762a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2851.523 ; gain = 105.289 ; free physical = 187787 ; free virtual = 249121
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.323  | TNS=0.000  | WHS=-0.118 | THS=-9.328 |

Phase 2 Router Initialization | Checksum: 119fb7f9b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2851.523 ; gain = 105.289 ; free physical = 187784 ; free virtual = 249118

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1036
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1036
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 143914700

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2851.523 ; gain = 105.289 ; free physical = 187777 ; free virtual = 249110

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.221  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f6d05355

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 2851.523 ; gain = 105.289 ; free physical = 187778 ; free virtual = 249111
Phase 4 Rip-up And Reroute | Checksum: f6d05355

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 2851.523 ; gain = 105.289 ; free physical = 187778 ; free virtual = 249111

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: f6d05355

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 2851.523 ; gain = 105.289 ; free physical = 187777 ; free virtual = 249111

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f6d05355

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 2851.523 ; gain = 105.289 ; free physical = 187777 ; free virtual = 249111
Phase 5 Delay and Skew Optimization | Checksum: f6d05355

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 2851.523 ; gain = 105.289 ; free physical = 187777 ; free virtual = 249111

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18d549346

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2851.523 ; gain = 105.289 ; free physical = 187777 ; free virtual = 249111
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.306  | TNS=0.000  | WHS=0.084  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18d549346

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2851.523 ; gain = 105.289 ; free physical = 187777 ; free virtual = 249111
Phase 6 Post Hold Fix | Checksum: 18d549346

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2851.523 ; gain = 105.289 ; free physical = 187777 ; free virtual = 249111

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0398224 %
  Global Horizontal Routing Utilization  = 0.0470588 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e5a13838

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2851.523 ; gain = 105.289 ; free physical = 187777 ; free virtual = 249111

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e5a13838

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2852.523 ; gain = 106.289 ; free physical = 187777 ; free virtual = 249110

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 40f2915e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2852.523 ; gain = 106.289 ; free physical = 187777 ; free virtual = 249110

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.306  | TNS=0.000  | WHS=0.084  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 40f2915e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2852.523 ; gain = 106.289 ; free physical = 187777 ; free virtual = 249110
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2852.523 ; gain = 106.289 ; free physical = 187819 ; free virtual = 249152

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 2852.523 ; gain = 135.848 ; free physical = 187819 ; free virtual = 249152
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# report_utilization > /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/fir/out/synth/utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Fri Aug  2 18:18:05 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : fir
| Device       : 7k160tfbg484-2
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |  433 |     0 |    101400 |  0.43 |
|   LUT as Logic          |  433 |     0 |    101400 |  0.43 |
|   LUT as Memory         |    0 |     0 |     35000 |  0.00 |
| Slice Registers         |  535 |     0 |    202800 |  0.26 |
|   Register as Flip Flop |  535 |     0 |    202800 |  0.26 |
|   Register as Latch     |    0 |     0 |    202800 |  0.00 |
| F7 Muxes                |    0 |     0 |     50700 |  0.00 |
| F8 Muxes                |    0 |     0 |     25350 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 16    |          Yes |           - |          Set |
| 345   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 174   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |  172 |     0 |     25350 |  0.68 |
|   SLICEL                                   |   94 |     0 |           |       |
|   SLICEM                                   |   78 |     0 |           |       |
| LUT as Logic                               |  433 |     0 |    101400 |  0.43 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |  357 |       |           |       |
|   using O5 and O6                          |   76 |       |           |       |
| LUT as Memory                              |    0 |     0 |     35000 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            |  535 |     0 |    202800 |  0.26 |
|   Register driven from within the Slice    |  280 |       |           |       |
|   Register driven from outside the Slice   |  255 |       |           |       |
|     LUT in front of the register is unused |  171 |       |           |       |
|     LUT in front of the register is used   |   84 |       |           |       |
| Unique Control Sets                        |   19 |       |     25350 |  0.07 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |       600 |  0.50 |
|   DSP48E1 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDCE     |  345 |        Flop & Latch |
| FDRE     |  174 |        Flop & Latch |
| LUT3     |  117 |                 LUT |
| LUT5     |  104 |                 LUT |
| LUT4     |  102 |                 LUT |
| LUT6     |   97 |                 LUT |
| LUT1     |   69 |                 LUT |
| CARRY4   |   24 |          CarryLogic |
| LUT2     |   20 |                 LUT |
| FDPE     |   16 |        Flop & Latch |
| DSP48E1  |    3 |    Block Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/fir/out/synth/timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Fri Aug  2 18:18:06 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : fir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.312ns  (required time - arrival time)
  Source:                 tehb4/full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mux2/tehb1/data_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 0.857ns (19.352%)  route 3.571ns (80.648%))
  Logic Levels:           8  (LUT5=3 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 7.139 - 6.000 ) 
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=537, unset)          1.270     1.270    tehb4/clk
    SLICE_X10Y127        FDCE                                         r  tehb4/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDCE (Prop_fdce_C_Q)         0.236     1.506 r  tehb4/full_reg_reg/Q
                         net (fo=9, routed)           0.657     2.163    control_merge2/oehb1/full_reg
    SLICE_X11Y127        LUT5 (Prop_lut5_I3_O)        0.123     2.286 f  control_merge2/oehb1/valid_reg[0]_i_4/O
                         net (fo=8, routed)           0.353     2.639    control_merge2/oehb1/full_reg_reg_1
    SLICE_X13Y126        LUT6 (Prop_lut6_I4_O)        0.043     2.682 r  control_merge2/oehb1/idx_address1[10]_INST_0_i_6/O
                         net (fo=22, routed)          0.450     3.132    mux2/tehb1/data_reg_reg[5]_2
    SLICE_X19Y126        LUT6 (Prop_lut6_I4_O)        0.043     3.175 f  mux2/tehb1/idx_address1[1]_INST_0_i_1/O
                         net (fo=10, routed)          0.471     3.646    mux2/tehb1/data_reg_reg[1]_0
    SLICE_X18Y124        LUT5 (Prop_lut5_I2_O)        0.051     3.697 f  mux2/tehb1/validArray[0]_i_5/O
                         net (fo=1, routed)           0.290     3.987    mux2/tehb1/validArray[0]_i_5_n_0
    SLICE_X17Y124        LUT6 (Prop_lut6_I5_O)        0.138     4.125 r  mux2/tehb1/validArray[0]_i_2/O
                         net (fo=10, routed)          0.462     4.587    oehb1/reg_value_reg_2
    SLICE_X13Y128        LUT5 (Prop_lut5_I2_O)        0.048     4.635 f  oehb1/reg_value_i_2__1/O
                         net (fo=5, routed)           0.250     4.885    fork4/generateBlocks[0].regblock/reg_value_reg_4
    SLICE_X13Y127        LUT6 (Prop_lut6_I4_O)        0.132     5.017 r  fork4/generateBlocks[0].regblock/full_reg_i_2__1/O
                         net (fo=5, routed)           0.287     5.304    fork2/generateBlocks[1].regblock/full_reg_reg_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I5_O)        0.043     5.347 r  fork2/generateBlocks[1].regblock/data_reg[10]_i_1__1/O
                         net (fo=11, routed)          0.351     5.698    mux2/tehb1/data_reg_reg[0]_1[0]
    SLICE_X20Y123        FDCE                                         r  mux2/tehb1/data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=537, unset)          1.139     7.139    mux2/tehb1/clk
    SLICE_X20Y123        FDCE                                         r  mux2/tehb1/data_reg_reg[4]/C
                         clock pessimism              0.085     7.224    
                         clock uncertainty           -0.035     7.189    
    SLICE_X20Y123        FDCE (Setup_fdce_C_CE)      -0.178     7.011    mux2/tehb1/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          7.011    
                         arrival time                          -5.698    
  -------------------------------------------------------------------
                         slack                                  1.312    




# exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug  2 18:18:06 2024...
