# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../ip_repo/frame_buffer_1_0/src/clk_wiz_0_1" \
"../../../../frame_buffer_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v" \
"../../../../frame_buffer_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v" \
"../../../../frame_buffer_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v" \
"../../../../frame_buffer_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" \
"../../../../frame_buffer_v1_0_project.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v" \
"../../../../../../../ip_repo/frame_buffer_1_0/src/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" \
"../../../../../../../ip_repo/frame_buffer_1_0/src/clk_wiz_0_1/clk_wiz_0.v" \
"../../../../../../../ip_repo/frame_buffer_1_0/src/vram_1/sim/vram.v" \

sv xil_defaultlib  --include "../../../../../../../ip_repo/frame_buffer_1_0/src/clk_wiz_0_1" \
"../../../../../../../ip_repo/frame_buffer_1_0/src/VGA_controller.sv" \
"../../../../../../../ip_repo/frame_buffer_1_0/src/hdmi_text_controller_v1_0.sv" \
"../../../../../../../ip_repo/frame_buffer_1_0/src/hdmi_text_controller_v1_0_AXI.sv" \
"../../../../../../../ip_repo/frame_buffer_1_0/src/hdmi_text_controller_v1_0_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
