EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# TP4056
#
DEF TP4056 IC 0 40 Y Y 1 L N
F0 "IC" -400 500 50 H V L BNN
F1 "TP4056" 100 -501 50 H V L BNN
F2 "SOP-8" 0 0 50 H I L BNN
F3 "TP4056" 0 0 50 H I L BNN
F4 "None" 0 0 50 H I L BNN
F5 "Package Analog Devices" 0 0 50 H I L BNN
F6 "NanJing Top Power ASIC Corp." 0 0 50 H I L BNN
F7 "Unavailable" 0 0 50 H I L BNN
F8 "" 0 0 50 H I L BNN
DRAW
P 2 0 0 10 -400 400 -400 -400 N
P 2 0 0 10 -400 -400 400 -400 N
P 2 0 0 10 400 -400 400 400 N
P 2 0 0 10 400 400 -400 400 N
X TEMP 1 600 0 200 L 40 40 0 0 B 
X PROG 2 600 -100 200 L 40 40 0 0 B 
X GND 3 0 -600 200 U 40 40 0 0 B 
X VCC 4 -600 300 200 R 40 40 0 0 B 
X BAT 5 600 300 200 L 40 40 0 0 B 
X STDBY 6 -600 -100 200 R 40 40 0 0 B 
X CHRG 7 -600 0 200 R 40 40 0 0 B 
X CE 8 -600 200 200 R 40 40 0 0 B 
ENDDRAW
ENDDEF
#
# End Library