{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681338799040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681338799061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 12 18:33:18 2023 " "Processing started: Wed Apr 12 18:33:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681338799061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681338799061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off johnpaul_chouery_vhdl6 -c johnpaul_chouery_vhdl6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off johnpaul_chouery_vhdl6 -c johnpaul_chouery_vhdl6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681338799061 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681338801537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-arch " "Found design unit 1: ROM-arch" {  } { { "ROM.vhd" "" { Text "P:/ECSE 222/New/VHDL6/ROM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681338810444 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "P:/ECSE 222/New/VHDL6/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681338810444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681338810444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "johnpaul_chouery_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file johnpaul_chouery_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 johnpaul_chouery_FSM-arch " "Found design unit 1: johnpaul_chouery_FSM-arch" {  } { { "johnpaul_chouery_FSM.vhd" "" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_FSM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681338810486 ""} { "Info" "ISGN_ENTITY_NAME" "1 johnpaul_chouery_FSM " "Found entity 1: johnpaul_chouery_FSM" {  } { { "johnpaul_chouery_FSM.vhd" "" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_FSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681338810486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681338810486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_decoder-decoder " "Found design unit 1: seven_segment_decoder-decoder" {  } { { "seven_segment_decoder.vhd" "" { Text "P:/ECSE 222/New/VHDL6/seven_segment_decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681338810527 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "seven_segment_decoder.vhd" "" { Text "P:/ECSE 222/New/VHDL6/seven_segment_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681338810527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681338810527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "johnpaul_chouery_jkff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file johnpaul_chouery_jkff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 johnpaul_chouery_jkff-arch " "Found design unit 1: johnpaul_chouery_jkff-arch" {  } { { "johnpaul_chouery_jkff.vhd" "" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_jkff.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681338810566 ""} { "Info" "ISGN_ENTITY_NAME" "1 johnpaul_chouery_jkff " "Found entity 1: johnpaul_chouery_jkff" {  } { { "johnpaul_chouery_jkff.vhd" "" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_jkff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681338810566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681338810566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "johnpaul_chouery_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file johnpaul_chouery_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 johnpaul_chouery_counter-arch " "Found design unit 1: johnpaul_chouery_counter-arch" {  } { { "johnpaul_chouery_counter.vhd" "" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681338810630 ""} { "Info" "ISGN_ENTITY_NAME" "1 johnpaul_chouery_counter " "Found entity 1: johnpaul_chouery_counter" {  } { { "johnpaul_chouery_counter.vhd" "" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681338810630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681338810630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "johnpaul_chouery_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file johnpaul_chouery_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 johnpaul_chouery_clock_divider-arch " "Found design unit 1: johnpaul_chouery_clock_divider-arch" {  } { { "johnpaul_chouery_clock_divider.vhd" "" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_clock_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681338810664 ""} { "Info" "ISGN_ENTITY_NAME" "1 johnpaul_chouery_clock_divider " "Found entity 1: johnpaul_chouery_clock_divider" {  } { { "johnpaul_chouery_clock_divider.vhd" "" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_clock_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681338810664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681338810664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "johnpaul_chouery_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file johnpaul_chouery_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 johnpaul_chouery_wrapper-arch " "Found design unit 1: johnpaul_chouery_wrapper-arch" {  } { { "johnpaul_chouery_wrapper.vhd" "" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_wrapper.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681338810705 ""} { "Info" "ISGN_ENTITY_NAME" "1 johnpaul_chouery_wrapper " "Found entity 1: johnpaul_chouery_wrapper" {  } { { "johnpaul_chouery_wrapper.vhd" "" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_wrapper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681338810705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681338810705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "johnpaul_chouery_sequence_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file johnpaul_chouery_sequence_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 johnpaul_chouery_sequence_detector-arch " "Found design unit 1: johnpaul_chouery_sequence_detector-arch" {  } { { "johnpaul_chouery_sequence_detector.vhd" "" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_sequence_detector.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681338810746 ""} { "Info" "ISGN_ENTITY_NAME" "1 johnpaul_chouery_sequence_detector " "Found entity 1: johnpaul_chouery_sequence_detector" {  } { { "johnpaul_chouery_sequence_detector.vhd" "" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_sequence_detector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681338810746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681338810746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "johnpaul_chouery_wrapper2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file johnpaul_chouery_wrapper2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 johnpaul_chouery_wrapper2-arch " "Found design unit 1: johnpaul_chouery_wrapper2-arch" {  } { { "johnpaul_chouery_wrapper2.vhd" "" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_wrapper2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681338810807 ""} { "Info" "ISGN_ENTITY_NAME" "1 johnpaul_chouery_wrapper2 " "Found entity 1: johnpaul_chouery_wrapper2" {  } { { "johnpaul_chouery_wrapper2.vhd" "" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_wrapper2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681338810807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681338810807 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "johnpaul_chouery_wrapper2 " "Elaborating entity \"johnpaul_chouery_wrapper2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681338811855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "johnpaul_chouery_clock_divider johnpaul_chouery_clock_divider:clockdiv " "Elaborating entity \"johnpaul_chouery_clock_divider\" for hierarchy \"johnpaul_chouery_clock_divider:clockdiv\"" {  } { { "johnpaul_chouery_wrapper2.vhd" "clockdiv" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_wrapper2.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681338811936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROMelement " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROMelement\"" {  } { { "johnpaul_chouery_wrapper2.vhd" "ROMelement" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_wrapper2.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681338812038 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sevenSegment_ROM ROM.vhd(18) " "VHDL Signal Declaration warning at ROM.vhd(18): used explicit default value for signal \"sevenSegment_ROM\" because signal was never assigned a value" {  } { { "ROM.vhd" "" { Text "P:/ECSE 222/New/VHDL6/ROM.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1681338812118 "|johnpaul_chouery_wrapper2|ROM:ROMelement"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "johnpaul_chouery_sequence_detector johnpaul_chouery_sequence_detector:seqCount " "Elaborating entity \"johnpaul_chouery_sequence_detector\" for hierarchy \"johnpaul_chouery_sequence_detector:seqCount\"" {  } { { "johnpaul_chouery_wrapper2.vhd" "seqCount" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_wrapper2.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681338812120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "johnpaul_chouery_FSM johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main " "Elaborating entity \"johnpaul_chouery_FSM\" for hierarchy \"johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\"" {  } { { "johnpaul_chouery_sequence_detector.vhd" "FSM_main" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_sequence_detector.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681338812198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "johnpaul_chouery_counter johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_counter:counter1 " "Elaborating entity \"johnpaul_chouery_counter\" for hierarchy \"johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_counter:counter1\"" {  } { { "johnpaul_chouery_sequence_detector.vhd" "counter1" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_sequence_detector.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681338812343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder seven_segment_decoder:HEX0_code " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"seven_segment_decoder:HEX0_code\"" {  } { { "johnpaul_chouery_wrapper2.vhd" "HEX0_code" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_wrapper2.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681338812422 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681338820851 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681338829821 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681338829821 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681338834770 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681338834770 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681338834770 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681338834770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5089 " "Peak virtual memory: 5089 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681338836287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 12 18:33:56 2023 " "Processing ended: Wed Apr 12 18:33:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681338836287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681338836287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681338836287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681338836287 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1681338851601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681338851678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 12 18:34:10 2023 " "Processing started: Wed Apr 12 18:34:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681338851678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1681338851678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off johnpaul_chouery_vhdl6 -c johnpaul_chouery_vhdl6 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off johnpaul_chouery_vhdl6 -c johnpaul_chouery_vhdl6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1681338851678 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1681338851778 ""}
{ "Info" "0" "" "Project  = johnpaul_chouery_vhdl6" {  } {  } 0 0 "Project  = johnpaul_chouery_vhdl6" 0 0 "Fitter" 0 0 1681338851779 ""}
{ "Info" "0" "" "Revision = johnpaul_chouery_vhdl6" {  } {  } 0 0 "Revision = johnpaul_chouery_vhdl6" 0 0 "Fitter" 0 0 1681338851779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1681338853456 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "johnpaul_chouery_vhdl6 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"johnpaul_chouery_vhdl6\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1681338853777 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681338853812 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681338853812 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1681338854688 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1681338855258 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1681338863705 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 32 global CLKCTRL_G6 " "clk~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1681338863753 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1681338863753 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681338863754 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1681338863756 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1681338863756 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1681338863757 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1681338863757 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1681338863757 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1681338863758 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1681338863758 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1681338863785 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1681338863785 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681338863805 ""}
{ "Info" "ISTA_SDC_FOUND" "johnpaul_chouery_sdc.sdc " "Reading SDC File: 'johnpaul_chouery_sdc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1681338869236 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "johnpaul_chouery_clock_divider:clockdiv\|en_out " "Node: johnpaul_chouery_clock_divider:clockdiv\|en_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out2_state\[1\] johnpaul_chouery_clock_divider:clockdiv\|en_out " "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out2_state\[1\] is being clocked by johnpaul_chouery_clock_divider:clockdiv\|en_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681338869932 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1681338869932 "|johnpaul_chouery_wrapper2|johnpaul_chouery_clock_divider:clockdiv|en_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_1 " "Node: johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_counter:counter1\|tempCount\[1\] johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_1 " "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_counter:counter1\|tempCount\[1\] is being clocked by johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681338869932 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1681338869932 "|johnpaul_chouery_wrapper2|johnpaul_chouery_sequence_detector:seqCount|johnpaul_chouery_FSM:FSM_main|out_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_2 " "Node: johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_counter:counter2\|tempCount\[1\] johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_2 " "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_counter:counter2\|tempCount\[1\] is being clocked by johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681338869932 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1681338869932 "|johnpaul_chouery_wrapper2|johnpaul_chouery_sequence_detector:seqCount|johnpaul_chouery_FSM:FSM_main|out_2"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1681338869933 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1681338869951 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1681338869952 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681338869952 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681338869952 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681338869952 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1681338869952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1681338869959 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1681338870040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681338871288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1681338872775 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1681338873872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681338873872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1681338877944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "P:/ECSE 222/New/VHDL6/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1681338880428 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1681338880428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1681338882895 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1681338882895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681338882918 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1681338883757 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1681338885989 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1681338886460 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1681338888021 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1681338888468 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681338892224 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "P:/ECSE 222/New/VHDL6/output_files/johnpaul_chouery_vhdl6.fit.smsg " "Generated suppressed messages file P:/ECSE 222/New/VHDL6/output_files/johnpaul_chouery_vhdl6.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1681338893449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7226 " "Peak virtual memory: 7226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681338915378 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 12 18:35:15 2023 " "Processing ended: Wed Apr 12 18:35:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681338915378 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681338915378 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681338915378 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1681338915378 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1681338937203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681338937209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 12 18:35:36 2023 " "Processing started: Wed Apr 12 18:35:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681338937209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1681338937209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off johnpaul_chouery_vhdl6 -c johnpaul_chouery_vhdl6 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off johnpaul_chouery_vhdl6 -c johnpaul_chouery_vhdl6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1681338937209 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1681338942013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5011 " "Peak virtual memory: 5011 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681338947992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 12 18:35:47 2023 " "Processing ended: Wed Apr 12 18:35:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681338947992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681338947992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681338947992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1681338947992 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1681338948758 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1681338951959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681338951963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 12 18:35:51 2023 " "Processing started: Wed Apr 12 18:35:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681338951963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338951963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta johnpaul_chouery_vhdl6 -c johnpaul_chouery_vhdl6 " "Command: quartus_sta johnpaul_chouery_vhdl6 -c johnpaul_chouery_vhdl6" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338951963 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1681338952049 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338952646 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338952680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338952680 ""}
{ "Info" "ISTA_SDC_FOUND" "johnpaul_chouery_sdc.sdc " "Reading SDC File: 'johnpaul_chouery_sdc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338953485 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "johnpaul_chouery_clock_divider:clockdiv\|en_out " "Node: johnpaul_chouery_clock_divider:clockdiv\|en_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out2_state\[1\] johnpaul_chouery_clock_divider:clockdiv\|en_out " "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out2_state\[1\] is being clocked by johnpaul_chouery_clock_divider:clockdiv\|en_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681338953559 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338953559 "|johnpaul_chouery_wrapper2|johnpaul_chouery_clock_divider:clockdiv|en_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_1 " "Node: johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_counter:counter1\|tempCount\[1\] johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_1 " "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_counter:counter1\|tempCount\[1\] is being clocked by johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681338953559 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338953559 "|johnpaul_chouery_wrapper2|johnpaul_chouery_sequence_detector:seqCount|johnpaul_chouery_FSM:FSM_main|out_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_2 " "Node: johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_counter:counter2\|tempCount\[1\] johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_2 " "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_counter:counter2\|tempCount\[1\] is being clocked by johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681338953562 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338953562 "|johnpaul_chouery_wrapper2|johnpaul_chouery_sequence_detector:seqCount|johnpaul_chouery_FSM:FSM_main|out_2"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338953562 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338953562 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1681338953563 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1681338953651 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1681338953712 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338953712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.178 " "Worst-case setup slack is -3.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338953770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338953770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.178             -87.239 clk  " "   -3.178             -87.239 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338953770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338953770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.523 " "Worst-case hold slack is 0.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338953824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338953824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 clk  " "    0.523               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338953824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338953824 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338953882 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338953941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338953999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338953999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -17.378 clk  " "   -0.394             -17.378 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338953999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338953999 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1681338954072 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338954117 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338954738 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "johnpaul_chouery_clock_divider:clockdiv\|en_out " "Node: johnpaul_chouery_clock_divider:clockdiv\|en_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out2_state\[1\] johnpaul_chouery_clock_divider:clockdiv\|en_out " "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out2_state\[1\] is being clocked by johnpaul_chouery_clock_divider:clockdiv\|en_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681338955023 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338955023 "|johnpaul_chouery_wrapper2|johnpaul_chouery_clock_divider:clockdiv|en_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_1 " "Node: johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_counter:counter1\|tempCount\[1\] johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_1 " "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_counter:counter1\|tempCount\[1\] is being clocked by johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681338955023 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338955023 "|johnpaul_chouery_wrapper2|johnpaul_chouery_sequence_detector:seqCount|johnpaul_chouery_FSM:FSM_main|out_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_2 " "Node: johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_counter:counter2\|tempCount\[1\] johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_2 " "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_counter:counter2\|tempCount\[1\] is being clocked by johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681338955025 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338955025 "|johnpaul_chouery_wrapper2|johnpaul_chouery_sequence_detector:seqCount|johnpaul_chouery_FSM:FSM_main|out_2"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338955026 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1681338955090 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338955090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.386 " "Worst-case setup slack is -3.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338955139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338955139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.386             -85.280 clk  " "   -3.386             -85.280 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338955139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338955139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.538 " "Worst-case hold slack is 0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338955191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338955191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.538               0.000 clk  " "    0.538               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338955191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338955191 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338955243 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338955302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.413 " "Worst-case minimum pulse width slack is -0.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338955359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338955359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.413             -18.680 clk  " "   -0.413             -18.680 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338955359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338955359 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1681338955415 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338955716 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338956240 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "johnpaul_chouery_clock_divider:clockdiv\|en_out " "Node: johnpaul_chouery_clock_divider:clockdiv\|en_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out2_state\[1\] johnpaul_chouery_clock_divider:clockdiv\|en_out " "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out2_state\[1\] is being clocked by johnpaul_chouery_clock_divider:clockdiv\|en_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681338956421 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338956421 "|johnpaul_chouery_wrapper2|johnpaul_chouery_clock_divider:clockdiv|en_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_1 " "Node: johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_counter:counter1\|tempCount\[1\] johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_1 " "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_counter:counter1\|tempCount\[1\] is being clocked by johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681338956421 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338956421 "|johnpaul_chouery_wrapper2|johnpaul_chouery_sequence_detector:seqCount|johnpaul_chouery_FSM:FSM_main|out_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_2 " "Node: johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_counter:counter2\|tempCount\[1\] johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_2 " "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_counter:counter2\|tempCount\[1\] is being clocked by johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681338956422 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338956422 "|johnpaul_chouery_wrapper2|johnpaul_chouery_sequence_detector:seqCount|johnpaul_chouery_FSM:FSM_main|out_2"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338956424 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1681338956426 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338956426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.628 " "Worst-case setup slack is -1.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338956492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338956492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.628             -39.538 clk  " "   -1.628             -39.538 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338956492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338956492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.266 " "Worst-case hold slack is 0.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338956561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338956561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 clk  " "    0.266               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338956561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338956561 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338956615 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338956670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.444 " "Worst-case minimum pulse width slack is -0.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338956732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338956732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.444              -3.341 clk  " "   -0.444              -3.341 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338956732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338956732 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1681338956806 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "johnpaul_chouery_clock_divider:clockdiv\|en_out " "Node: johnpaul_chouery_clock_divider:clockdiv\|en_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out2_state\[1\] johnpaul_chouery_clock_divider:clockdiv\|en_out " "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out2_state\[1\] is being clocked by johnpaul_chouery_clock_divider:clockdiv\|en_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681338957125 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338957125 "|johnpaul_chouery_wrapper2|johnpaul_chouery_clock_divider:clockdiv|en_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_1 " "Node: johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_counter:counter1\|tempCount\[1\] johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_1 " "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_counter:counter1\|tempCount\[1\] is being clocked by johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681338957126 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338957126 "|johnpaul_chouery_wrapper2|johnpaul_chouery_sequence_detector:seqCount|johnpaul_chouery_FSM:FSM_main|out_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_2 " "Node: johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_counter:counter2\|tempCount\[1\] johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_2 " "Register johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_counter:counter2\|tempCount\[1\] is being clocked by johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\|out_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681338957126 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338957126 "|johnpaul_chouery_wrapper2|johnpaul_chouery_sequence_detector:seqCount|johnpaul_chouery_FSM:FSM_main|out_2"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338957126 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1681338957127 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338957127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.546 " "Worst-case setup slack is -1.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338957179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338957179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.546             -34.018 clk  " "   -1.546             -34.018 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338957179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338957179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.253 " "Worst-case hold slack is 0.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338957229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338957229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 clk  " "    0.253               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338957229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338957229 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338957331 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338957397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.471 " "Worst-case minimum pulse width slack is -0.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338957451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338957451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.471              -3.308 clk  " "   -0.471              -3.308 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681338957451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338957451 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338959675 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338959676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5383 " "Peak virtual memory: 5383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681338960280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 12 18:36:00 2023 " "Processing ended: Wed Apr 12 18:36:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681338960280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681338960280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681338960280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338960280 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681338964568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681338964574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 12 18:36:04 2023 " "Processing started: Wed Apr 12 18:36:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681338964574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1681338964574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off johnpaul_chouery_vhdl6 -c johnpaul_chouery_vhdl6 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off johnpaul_chouery_vhdl6 -c johnpaul_chouery_vhdl6" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1681338964575 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "EDA Netlist Writer" 0 -1 1681338965393 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "johnpaul_chouery_vhdl6.vho P:/ECSE 222/New/VHDL6/simulation/modelsim/ simulation " "Generated file johnpaul_chouery_vhdl6.vho in folder \"P:/ECSE 222/New/VHDL6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1681338965601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681338965856 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 12 18:36:05 2023 " "Processing ended: Wed Apr 12 18:36:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681338965856 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681338965856 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681338965856 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1681338965856 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus Prime Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1681338966643 ""}
