Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jan 26 10:47:22 2025
| Host         : kry-atp running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file EncryptionEngineTop_timing_summary_routed.rpt -pb EncryptionEngineTop_timing_summary_routed.pb -rpx EncryptionEngineTop_timing_summary_routed.rpx -warn_on_violation
| Design       : EncryptionEngineTop
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.008        0.000                      0                   90        0.187        0.000                      0                   90       19.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        36.008        0.000                      0                   90        0.187        0.000                      0                   90       19.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       36.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.008ns  (required time - arrival time)
  Source:                 eth_iface/data_read_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_iface/spi_chip_select_n_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.828ns (24.297%)  route 2.580ns (75.703%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 44.850 - 40.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.626     5.147    eth_iface/i_clk_IBUF_BUFG
    SLICE_X63Y95         FDRE                                         r  eth_iface/data_read_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  eth_iface/data_read_reg[2]/Q
                         net (fo=2, routed)           1.127     6.730    eth_iface/data_read[2]
    SLICE_X62Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.854 r  eth_iface/state[1]_i_3/O
                         net (fo=1, routed)           0.444     7.298    eth_iface/state[1]_i_3_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.422 r  eth_iface/state[1]_i_2/O
                         net (fo=7, routed)           0.467     7.889    eth_iface/state[1]_i_2_n_0
    SLICE_X61Y96         LUT4 (Prop_lut4_I0_O)        0.124     8.013 r  eth_iface/spi_chip_select_n_i_1/O
                         net (fo=8, routed)           0.542     8.555    eth_iface/spi_chip_select_n_i_1_n_0
    SLICE_X64Y96         FDRE                                         r  eth_iface/spi_chip_select_n_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.509    44.850    eth_iface/i_clk_IBUF_BUFG
    SLICE_X64Y96         FDRE                                         r  eth_iface/spi_chip_select_n_reg/C
                         clock pessimism              0.272    45.122    
                         clock uncertainty           -0.035    45.087    
    SLICE_X64Y96         FDRE (Setup_fdre_C_R)       -0.524    44.563    eth_iface/spi_chip_select_n_reg
  -------------------------------------------------------------------
                         required time                         44.563    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                 36.008    

Slack (MET) :             36.058ns  (required time - arrival time)
  Source:                 eth_iface/data_read_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_iface/spi_clock_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.828ns (23.984%)  route 2.624ns (76.016%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 44.850 - 40.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.626     5.147    eth_iface/i_clk_IBUF_BUFG
    SLICE_X63Y95         FDRE                                         r  eth_iface/data_read_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  eth_iface/data_read_reg[2]/Q
                         net (fo=2, routed)           1.127     6.730    eth_iface/data_read[2]
    SLICE_X62Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.854 r  eth_iface/state[1]_i_3/O
                         net (fo=1, routed)           0.444     7.298    eth_iface/state[1]_i_3_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.422 r  eth_iface/state[1]_i_2/O
                         net (fo=7, routed)           0.467     7.889    eth_iface/state[1]_i_2_n_0
    SLICE_X61Y96         LUT4 (Prop_lut4_I0_O)        0.124     8.013 r  eth_iface/spi_chip_select_n_i_1/O
                         net (fo=8, routed)           0.587     8.599    eth_iface/spi_chip_select_n_i_1_n_0
    SLICE_X62Y96         FDRE                                         r  eth_iface/spi_clock_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.509    44.850    eth_iface/i_clk_IBUF_BUFG
    SLICE_X62Y96         FDRE                                         r  eth_iface/spi_clock_count_reg[3]/C
                         clock pessimism              0.272    45.122    
                         clock uncertainty           -0.035    45.087    
    SLICE_X62Y96         FDRE (Setup_fdre_C_R)       -0.429    44.658    eth_iface/spi_clock_count_reg[3]
  -------------------------------------------------------------------
                         required time                         44.658    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                 36.058    

Slack (MET) :             36.058ns  (required time - arrival time)
  Source:                 eth_iface/data_read_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_iface/spi_clock_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.828ns (23.984%)  route 2.624ns (76.016%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 44.850 - 40.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.626     5.147    eth_iface/i_clk_IBUF_BUFG
    SLICE_X63Y95         FDRE                                         r  eth_iface/data_read_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  eth_iface/data_read_reg[2]/Q
                         net (fo=2, routed)           1.127     6.730    eth_iface/data_read[2]
    SLICE_X62Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.854 r  eth_iface/state[1]_i_3/O
                         net (fo=1, routed)           0.444     7.298    eth_iface/state[1]_i_3_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.422 r  eth_iface/state[1]_i_2/O
                         net (fo=7, routed)           0.467     7.889    eth_iface/state[1]_i_2_n_0
    SLICE_X61Y96         LUT4 (Prop_lut4_I0_O)        0.124     8.013 r  eth_iface/spi_chip_select_n_i_1/O
                         net (fo=8, routed)           0.587     8.599    eth_iface/spi_chip_select_n_i_1_n_0
    SLICE_X62Y96         FDRE                                         r  eth_iface/spi_clock_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.509    44.850    eth_iface/i_clk_IBUF_BUFG
    SLICE_X62Y96         FDRE                                         r  eth_iface/spi_clock_count_reg[4]/C
                         clock pessimism              0.272    45.122    
                         clock uncertainty           -0.035    45.087    
    SLICE_X62Y96         FDRE (Setup_fdre_C_R)       -0.429    44.658    eth_iface/spi_clock_count_reg[4]
  -------------------------------------------------------------------
                         required time                         44.658    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                 36.058    

Slack (MET) :             36.058ns  (required time - arrival time)
  Source:                 eth_iface/data_read_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_iface/spi_clock_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.828ns (23.984%)  route 2.624ns (76.016%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 44.850 - 40.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.626     5.147    eth_iface/i_clk_IBUF_BUFG
    SLICE_X63Y95         FDRE                                         r  eth_iface/data_read_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  eth_iface/data_read_reg[2]/Q
                         net (fo=2, routed)           1.127     6.730    eth_iface/data_read[2]
    SLICE_X62Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.854 r  eth_iface/state[1]_i_3/O
                         net (fo=1, routed)           0.444     7.298    eth_iface/state[1]_i_3_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.422 r  eth_iface/state[1]_i_2/O
                         net (fo=7, routed)           0.467     7.889    eth_iface/state[1]_i_2_n_0
    SLICE_X61Y96         LUT4 (Prop_lut4_I0_O)        0.124     8.013 r  eth_iface/spi_chip_select_n_i_1/O
                         net (fo=8, routed)           0.587     8.599    eth_iface/spi_chip_select_n_i_1_n_0
    SLICE_X62Y96         FDRE                                         r  eth_iface/spi_clock_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.509    44.850    eth_iface/i_clk_IBUF_BUFG
    SLICE_X62Y96         FDRE                                         r  eth_iface/spi_clock_count_reg[5]/C
                         clock pessimism              0.272    45.122    
                         clock uncertainty           -0.035    45.087    
    SLICE_X62Y96         FDRE (Setup_fdre_C_R)       -0.429    44.658    eth_iface/spi_clock_count_reg[5]
  -------------------------------------------------------------------
                         required time                         44.658    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                 36.058    

Slack (MET) :             36.058ns  (required time - arrival time)
  Source:                 eth_iface/data_read_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_iface/spi_clock_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.828ns (23.984%)  route 2.624ns (76.016%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 44.850 - 40.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.626     5.147    eth_iface/i_clk_IBUF_BUFG
    SLICE_X63Y95         FDRE                                         r  eth_iface/data_read_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  eth_iface/data_read_reg[2]/Q
                         net (fo=2, routed)           1.127     6.730    eth_iface/data_read[2]
    SLICE_X62Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.854 r  eth_iface/state[1]_i_3/O
                         net (fo=1, routed)           0.444     7.298    eth_iface/state[1]_i_3_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.422 r  eth_iface/state[1]_i_2/O
                         net (fo=7, routed)           0.467     7.889    eth_iface/state[1]_i_2_n_0
    SLICE_X61Y96         LUT4 (Prop_lut4_I0_O)        0.124     8.013 r  eth_iface/spi_chip_select_n_i_1/O
                         net (fo=8, routed)           0.587     8.599    eth_iface/spi_chip_select_n_i_1_n_0
    SLICE_X62Y96         FDRE                                         r  eth_iface/spi_clock_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.509    44.850    eth_iface/i_clk_IBUF_BUFG
    SLICE_X62Y96         FDRE                                         r  eth_iface/spi_clock_count_reg[6]/C
                         clock pessimism              0.272    45.122    
                         clock uncertainty           -0.035    45.087    
    SLICE_X62Y96         FDRE (Setup_fdre_C_R)       -0.429    44.658    eth_iface/spi_clock_count_reg[6]
  -------------------------------------------------------------------
                         required time                         44.658    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                 36.058    

Slack (MET) :             36.229ns  (required time - arrival time)
  Source:                 eth_iface/data_read_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_iface/current_instruction_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.828ns (23.469%)  route 2.700ns (76.531%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 44.850 - 40.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.626     5.147    eth_iface/i_clk_IBUF_BUFG
    SLICE_X63Y95         FDRE                                         r  eth_iface/data_read_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  eth_iface/data_read_reg[2]/Q
                         net (fo=2, routed)           1.127     6.730    eth_iface/data_read[2]
    SLICE_X62Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.854 r  eth_iface/state[1]_i_3/O
                         net (fo=1, routed)           0.444     7.298    eth_iface/state[1]_i_3_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.422 r  eth_iface/state[1]_i_2/O
                         net (fo=7, routed)           0.493     7.915    eth_iface/state[1]_i_2_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I3_O)        0.124     8.039 r  eth_iface/current_instruction[21]_i_1/O
                         net (fo=16, routed)          0.636     8.675    eth_iface/current_instruction[21]_i_1_n_0
    SLICE_X60Y97         FDRE                                         r  eth_iface/current_instruction_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.509    44.850    eth_iface/i_clk_IBUF_BUFG
    SLICE_X60Y97         FDRE                                         r  eth_iface/current_instruction_reg[16]/C
                         clock pessimism              0.258    45.108    
                         clock uncertainty           -0.035    45.073    
    SLICE_X60Y97         FDRE (Setup_fdre_C_CE)      -0.169    44.904    eth_iface/current_instruction_reg[16]
  -------------------------------------------------------------------
                         required time                         44.904    
                         arrival time                          -8.675    
  -------------------------------------------------------------------
                         slack                                 36.229    

Slack (MET) :             36.229ns  (required time - arrival time)
  Source:                 eth_iface/data_read_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_iface/current_instruction_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.828ns (23.469%)  route 2.700ns (76.531%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 44.850 - 40.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.626     5.147    eth_iface/i_clk_IBUF_BUFG
    SLICE_X63Y95         FDRE                                         r  eth_iface/data_read_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  eth_iface/data_read_reg[2]/Q
                         net (fo=2, routed)           1.127     6.730    eth_iface/data_read[2]
    SLICE_X62Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.854 r  eth_iface/state[1]_i_3/O
                         net (fo=1, routed)           0.444     7.298    eth_iface/state[1]_i_3_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.422 r  eth_iface/state[1]_i_2/O
                         net (fo=7, routed)           0.493     7.915    eth_iface/state[1]_i_2_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I3_O)        0.124     8.039 r  eth_iface/current_instruction[21]_i_1/O
                         net (fo=16, routed)          0.636     8.675    eth_iface/current_instruction[21]_i_1_n_0
    SLICE_X60Y97         FDRE                                         r  eth_iface/current_instruction_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.509    44.850    eth_iface/i_clk_IBUF_BUFG
    SLICE_X60Y97         FDRE                                         r  eth_iface/current_instruction_reg[1]/C
                         clock pessimism              0.258    45.108    
                         clock uncertainty           -0.035    45.073    
    SLICE_X60Y97         FDRE (Setup_fdre_C_CE)      -0.169    44.904    eth_iface/current_instruction_reg[1]
  -------------------------------------------------------------------
                         required time                         44.904    
                         arrival time                          -8.675    
  -------------------------------------------------------------------
                         slack                                 36.229    

Slack (MET) :             36.229ns  (required time - arrival time)
  Source:                 eth_iface/data_read_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_iface/current_instruction_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.828ns (23.469%)  route 2.700ns (76.531%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 44.850 - 40.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.626     5.147    eth_iface/i_clk_IBUF_BUFG
    SLICE_X63Y95         FDRE                                         r  eth_iface/data_read_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  eth_iface/data_read_reg[2]/Q
                         net (fo=2, routed)           1.127     6.730    eth_iface/data_read[2]
    SLICE_X62Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.854 r  eth_iface/state[1]_i_3/O
                         net (fo=1, routed)           0.444     7.298    eth_iface/state[1]_i_3_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.422 r  eth_iface/state[1]_i_2/O
                         net (fo=7, routed)           0.493     7.915    eth_iface/state[1]_i_2_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I3_O)        0.124     8.039 r  eth_iface/current_instruction[21]_i_1/O
                         net (fo=16, routed)          0.636     8.675    eth_iface/current_instruction[21]_i_1_n_0
    SLICE_X60Y97         FDRE                                         r  eth_iface/current_instruction_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.509    44.850    eth_iface/i_clk_IBUF_BUFG
    SLICE_X60Y97         FDRE                                         r  eth_iface/current_instruction_reg[5]/C
                         clock pessimism              0.258    45.108    
                         clock uncertainty           -0.035    45.073    
    SLICE_X60Y97         FDRE (Setup_fdre_C_CE)      -0.169    44.904    eth_iface/current_instruction_reg[5]
  -------------------------------------------------------------------
                         required time                         44.904    
                         arrival time                          -8.675    
  -------------------------------------------------------------------
                         slack                                 36.229    

Slack (MET) :             36.229ns  (required time - arrival time)
  Source:                 eth_iface/data_read_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_iface/current_instruction_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.828ns (23.719%)  route 2.663ns (76.281%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 44.849 - 40.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.626     5.147    eth_iface/i_clk_IBUF_BUFG
    SLICE_X63Y95         FDRE                                         r  eth_iface/data_read_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  eth_iface/data_read_reg[2]/Q
                         net (fo=2, routed)           1.127     6.730    eth_iface/data_read[2]
    SLICE_X62Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.854 r  eth_iface/state[1]_i_3/O
                         net (fo=1, routed)           0.444     7.298    eth_iface/state[1]_i_3_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.422 r  eth_iface/state[1]_i_2/O
                         net (fo=7, routed)           0.493     7.915    eth_iface/state[1]_i_2_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I3_O)        0.124     8.039 r  eth_iface/current_instruction[21]_i_1/O
                         net (fo=16, routed)          0.599     8.638    eth_iface/current_instruction[21]_i_1_n_0
    SLICE_X61Y95         FDRE                                         r  eth_iface/current_instruction_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.508    44.849    eth_iface/i_clk_IBUF_BUFG
    SLICE_X61Y95         FDRE                                         r  eth_iface/current_instruction_reg[0]/C
                         clock pessimism              0.258    45.107    
                         clock uncertainty           -0.035    45.072    
    SLICE_X61Y95         FDRE (Setup_fdre_C_CE)      -0.205    44.867    eth_iface/current_instruction_reg[0]
  -------------------------------------------------------------------
                         required time                         44.867    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                 36.229    

Slack (MET) :             36.229ns  (required time - arrival time)
  Source:                 eth_iface/data_read_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_iface/current_instruction_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.828ns (23.719%)  route 2.663ns (76.281%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 44.849 - 40.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.626     5.147    eth_iface/i_clk_IBUF_BUFG
    SLICE_X63Y95         FDRE                                         r  eth_iface/data_read_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  eth_iface/data_read_reg[2]/Q
                         net (fo=2, routed)           1.127     6.730    eth_iface/data_read[2]
    SLICE_X62Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.854 r  eth_iface/state[1]_i_3/O
                         net (fo=1, routed)           0.444     7.298    eth_iface/state[1]_i_3_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.422 r  eth_iface/state[1]_i_2/O
                         net (fo=7, routed)           0.493     7.915    eth_iface/state[1]_i_2_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I3_O)        0.124     8.039 r  eth_iface/current_instruction[21]_i_1/O
                         net (fo=16, routed)          0.599     8.638    eth_iface/current_instruction[21]_i_1_n_0
    SLICE_X61Y95         FDRE                                         r  eth_iface/current_instruction_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk (IN)
                         net (fo=0)                   0.000    40.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.508    44.849    eth_iface/i_clk_IBUF_BUFG
    SLICE_X61Y95         FDRE                                         r  eth_iface/current_instruction_reg[2]/C
                         clock pessimism              0.258    45.107    
                         clock uncertainty           -0.035    45.072    
    SLICE_X61Y95         FDRE (Setup_fdre_C_CE)      -0.205    44.867    eth_iface/current_instruction_reg[2]
  -------------------------------------------------------------------
                         required time                         44.867    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                 36.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 eth_iface/data_read_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_iface/data_read_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.229%)  route 0.129ns (47.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    eth_iface/i_clk_IBUF_BUFG
    SLICE_X63Y95         FDRE                                         r  eth_iface/data_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  eth_iface/data_read_reg[3]/Q
                         net (fo=2, routed)           0.129     1.746    eth_iface/data_read[3]
    SLICE_X62Y95         FDRE                                         r  eth_iface/data_read_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     1.991    eth_iface/i_clk_IBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  eth_iface/data_read_reg[4]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.070     1.559    eth_iface/data_read_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 eth_iface/spi_clock_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_iface/mosi_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.544%)  route 0.149ns (44.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    eth_iface/i_clk_IBUF_BUFG
    SLICE_X62Y96         FDRE                                         r  eth_iface/spi_clock_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  eth_iface/spi_clock_count_reg[3]/Q
                         net (fo=8, routed)           0.149     1.766    eth_iface/spi_clock_count_reg[3]
    SLICE_X63Y96         LUT6 (Prop_lut6_I2_O)        0.045     1.811 r  eth_iface/mosi_i_2/O
                         net (fo=1, routed)           0.000     1.811    eth_iface/mosi_i_2_n_0
    SLICE_X63Y96         FDRE                                         r  eth_iface/mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     1.991    eth_iface/i_clk_IBUF_BUFG
    SLICE_X63Y96         FDRE                                         r  eth_iface/mosi_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X63Y96         FDRE (Hold_fdre_C_D)         0.092     1.581    eth_iface/mosi_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 eth_iface/initialization_progress_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_iface/current_instruction_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.803%)  route 0.180ns (49.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    eth_iface/i_clk_IBUF_BUFG
    SLICE_X61Y97         FDRE                                         r  eth_iface/initialization_progress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  eth_iface/initialization_progress_reg[2]/Q
                         net (fo=22, routed)          0.180     1.797    eth_iface/initialization_progress_reg[2]
    SLICE_X60Y97         LUT6 (Prop_lut6_I5_O)        0.045     1.842 r  eth_iface/current_instruction[16]_i_1/O
                         net (fo=1, routed)           0.000     1.842    eth_iface/current_instruction[16]_i_1_n_0
    SLICE_X60Y97         FDRE                                         r  eth_iface/current_instruction_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     1.990    eth_iface/i_clk_IBUF_BUFG
    SLICE_X60Y97         FDRE                                         r  eth_iface/current_instruction_reg[16]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y97         FDRE (Hold_fdre_C_D)         0.120     1.609    eth_iface/current_instruction_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 eth_iface/initialization_progress_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_iface/current_instruction_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.254%)  route 0.184ns (49.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    eth_iface/i_clk_IBUF_BUFG
    SLICE_X61Y97         FDRE                                         r  eth_iface/initialization_progress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  eth_iface/initialization_progress_reg[2]/Q
                         net (fo=22, routed)          0.184     1.801    eth_iface/initialization_progress_reg[2]
    SLICE_X60Y97         LUT6 (Prop_lut6_I0_O)        0.045     1.846 r  eth_iface/current_instruction[1]_i_1/O
                         net (fo=1, routed)           0.000     1.846    eth_iface/current_instruction[1]
    SLICE_X60Y97         FDRE                                         r  eth_iface/current_instruction_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     1.990    eth_iface/i_clk_IBUF_BUFG
    SLICE_X60Y97         FDRE                                         r  eth_iface/current_instruction_reg[1]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y97         FDRE (Hold_fdre_C_D)         0.121     1.610    eth_iface/current_instruction_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 eth_iface/initialization_progress_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_iface/initialization_progress_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.660%)  route 0.114ns (33.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    eth_iface/i_clk_IBUF_BUFG
    SLICE_X61Y97         FDRE                                         r  eth_iface/initialization_progress_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  eth_iface/initialization_progress_reg[3]/Q
                         net (fo=21, routed)          0.114     1.718    eth_iface/initialization_progress_reg[3]
    SLICE_X61Y97         LUT6 (Prop_lut6_I5_O)        0.099     1.817 r  eth_iface/initialization_progress[5]_i_2/O
                         net (fo=1, routed)           0.000     1.817    eth_iface/p_0_in[5]
    SLICE_X61Y97         FDRE                                         r  eth_iface/initialization_progress_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     1.990    eth_iface/i_clk_IBUF_BUFG
    SLICE_X61Y97         FDRE                                         r  eth_iface/initialization_progress_reg[5]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y97         FDRE (Hold_fdre_C_D)         0.092     1.568    eth_iface/initialization_progress_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 eth_iface/initialization_progress_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_iface/current_instruction_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.779%)  route 0.173ns (48.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    eth_iface/i_clk_IBUF_BUFG
    SLICE_X58Y97         FDRE                                         r  eth_iface/initialization_progress_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  eth_iface/initialization_progress_reg[4]/Q
                         net (fo=20, routed)          0.173     1.790    eth_iface/initialization_progress_reg[4]
    SLICE_X59Y96         LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  eth_iface/current_instruction[3]_i_1/O
                         net (fo=1, routed)           0.000     1.835    eth_iface/current_instruction[3]
    SLICE_X59Y96         FDRE                                         r  eth_iface/current_instruction_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.861     1.989    eth_iface/i_clk_IBUF_BUFG
    SLICE_X59Y96         FDRE                                         r  eth_iface/current_instruction_reg[3]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.092     1.583    eth_iface/current_instruction_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 eth_iface/spi_clock_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_iface/spi_clock_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.190ns (47.694%)  route 0.208ns (52.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.592     1.475    eth_iface/i_clk_IBUF_BUFG
    SLICE_X61Y96         FDRE                                         r  eth_iface/spi_clock_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  eth_iface/spi_clock_count_reg[2]/Q
                         net (fo=9, routed)           0.208     1.825    eth_iface/spi_clock_count_reg[2]
    SLICE_X62Y96         LUT5 (Prop_lut5_I0_O)        0.049     1.874 r  eth_iface/spi_clock_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.874    eth_iface/p_0_in__0[5]
    SLICE_X62Y96         FDRE                                         r  eth_iface/spi_clock_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     1.991    eth_iface/i_clk_IBUF_BUFG
    SLICE_X62Y96         FDRE                                         r  eth_iface/spi_clock_count_reg[5]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X62Y96         FDRE (Hold_fdre_C_D)         0.107     1.620    eth_iface/spi_clock_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 eth_iface/data_read_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_iface/data_read_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    eth_iface/i_clk_IBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  eth_iface/data_read_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  eth_iface/data_read_reg[5]/Q
                         net (fo=2, routed)           0.183     1.800    eth_iface/data_read[5]
    SLICE_X62Y95         FDRE                                         r  eth_iface/data_read_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     1.991    eth_iface/i_clk_IBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  eth_iface/data_read_reg[6]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.070     1.546    eth_iface/data_read_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 eth_iface/data_read_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_iface/data_read_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.686%)  route 0.182ns (56.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    eth_iface/i_clk_IBUF_BUFG
    SLICE_X63Y95         FDRE                                         r  eth_iface/data_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  eth_iface/data_read_reg[0]/Q
                         net (fo=2, routed)           0.182     1.799    eth_iface/data_read[0]
    SLICE_X63Y95         FDRE                                         r  eth_iface/data_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     1.991    eth_iface/i_clk_IBUF_BUFG
    SLICE_X63Y95         FDRE                                         r  eth_iface/data_read_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y95         FDRE (Hold_fdre_C_D)         0.066     1.542    eth_iface/data_read_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 eth_iface/initialization_progress_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_iface/current_instruction_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.482%)  route 0.182ns (49.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    eth_iface/i_clk_IBUF_BUFG
    SLICE_X58Y97         FDRE                                         r  eth_iface/initialization_progress_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  eth_iface/initialization_progress_reg[4]/Q
                         net (fo=20, routed)          0.182     1.800    eth_iface/initialization_progress_reg[4]
    SLICE_X58Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.845 r  eth_iface/current_instruction[6]_i_1/O
                         net (fo=1, routed)           0.000     1.845    eth_iface/current_instruction[6]
    SLICE_X58Y96         FDRE                                         r  eth_iface/current_instruction_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.861     1.989    eth_iface/i_clk_IBUF_BUFG
    SLICE_X58Y96         FDRE                                         r  eth_iface/current_instruction_reg[6]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.092     1.583    eth_iface/current_instruction_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X61Y95   eth_iface/current_instruction_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X60Y96   eth_iface/current_instruction_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X60Y95   eth_iface/current_instruction_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X60Y97   eth_iface/current_instruction_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X60Y95   eth_iface/current_instruction_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X59Y96   eth_iface/current_instruction_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X58Y96   eth_iface/current_instruction_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X60Y97   eth_iface/current_instruction_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X58Y96   eth_iface/current_instruction_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X61Y95   eth_iface/current_instruction_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X61Y95   eth_iface/current_instruction_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X60Y96   eth_iface/current_instruction_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X60Y96   eth_iface/current_instruction_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X60Y95   eth_iface/current_instruction_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X60Y95   eth_iface/current_instruction_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X60Y97   eth_iface/current_instruction_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X60Y97   eth_iface/current_instruction_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X60Y95   eth_iface/current_instruction_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X60Y95   eth_iface/current_instruction_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X61Y95   eth_iface/current_instruction_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X61Y95   eth_iface/current_instruction_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X60Y96   eth_iface/current_instruction_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X60Y96   eth_iface/current_instruction_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X60Y95   eth_iface/current_instruction_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X60Y95   eth_iface/current_instruction_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X60Y97   eth_iface/current_instruction_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X60Y97   eth_iface/current_instruction_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X60Y95   eth_iface/current_instruction_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X60Y95   eth_iface/current_instruction_reg[17]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_iface/spi_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.962ns  (logic 3.964ns (66.485%)  route 1.998ns (33.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.627     5.148    eth_iface/i_clk_IBUF_BUFG
    SLICE_X62Y97         FDRE                                         r  eth_iface/spi_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  eth_iface/spi_clk_reg/Q
                         net (fo=6, routed)           1.998     7.602    o_spi_clk_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.508    11.110 r  o_spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000    11.110    o_spi_clk
    J2                                                                r  o_spi_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_iface/spi_chip_select_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_spi_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.681ns  (logic 4.008ns (70.550%)  route 1.673ns (29.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.626     5.147    eth_iface/i_clk_IBUF_BUFG
    SLICE_X64Y96         FDRE                                         r  eth_iface/spi_chip_select_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  eth_iface/spi_chip_select_n_reg/Q
                         net (fo=1, routed)           1.673     7.338    o_spi_cs_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490    10.828 r  o_spi_cs_OBUF_inst/O
                         net (fo=0)                   0.000    10.828    o_spi_cs
    G2                                                                r  o_spi_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_iface/mosi_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.678ns  (logic 3.961ns (69.762%)  route 1.717ns (30.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.626     5.147    eth_iface/i_clk_IBUF_BUFG
    SLICE_X63Y96         FDRE                                         r  eth_iface/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  eth_iface/mosi_reg/Q
                         net (fo=1, routed)           1.717     7.320    o_spi_mosi_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    10.825 r  o_spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    10.825    o_spi_mosi
    J1                                                                r  o_spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_iface/spi_chip_select_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_spi_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 1.355ns (80.511%)  route 0.328ns (19.489%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    eth_iface/i_clk_IBUF_BUFG
    SLICE_X64Y96         FDRE                                         r  eth_iface/spi_chip_select_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  eth_iface/spi_chip_select_n_reg/Q
                         net (fo=1, routed)           0.328     1.968    o_spi_cs_OBUF
    G2                   OBUF (Prop_obuf_I_O)         1.191     3.159 r  o_spi_cs_OBUF_inst/O
                         net (fo=0)                   0.000     3.159    o_spi_cs
    G2                                                                r  o_spi_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_iface/mosi_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.693ns  (logic 1.347ns (79.569%)  route 0.346ns (20.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    eth_iface/i_clk_IBUF_BUFG
    SLICE_X63Y96         FDRE                                         r  eth_iface/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  eth_iface/mosi_reg/Q
                         net (fo=1, routed)           0.346     1.963    o_spi_mosi_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     3.169 r  o_spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     3.169    o_spi_mosi
    J1                                                                r  o_spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_iface/spi_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.823ns  (logic 1.350ns (74.084%)  route 0.472ns (25.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.594     1.477    eth_iface/i_clk_IBUF_BUFG
    SLICE_X62Y97         FDRE                                         r  eth_iface/spi_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  eth_iface/spi_clk_reg/Q
                         net (fo=6, routed)           0.472     2.091    o_spi_clk_OBUF
    J2                   OBUF (Prop_obuf_I_O)         1.209     3.300 r  o_spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.300    o_spi_clk
    J2                                                                r  o_spi_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_spi_miso
                            (input port)
  Destination:            eth_iface/data_read_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.581ns  (logic 1.461ns (56.623%)  route 1.119ns (43.377%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  i_spi_miso (IN)
                         net (fo=0)                   0.000     0.000    i_spi_miso
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  i_spi_miso_IBUF_inst/O
                         net (fo=1, routed)           1.119     2.581    eth_iface/D[0]
    SLICE_X63Y95         FDRE                                         r  eth_iface/data_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.509     4.850    eth_iface/i_clk_IBUF_BUFG
    SLICE_X63Y95         FDRE                                         r  eth_iface/data_read_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_spi_miso
                            (input port)
  Destination:            eth_iface/data_read_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.229ns (34.337%)  route 0.438ns (65.663%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  i_spi_miso (IN)
                         net (fo=0)                   0.000     0.000    i_spi_miso
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_spi_miso_IBUF_inst/O
                         net (fo=1, routed)           0.438     0.668    eth_iface/D[0]
    SLICE_X63Y95         FDRE                                         r  eth_iface/data_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     1.991    eth_iface/i_clk_IBUF_BUFG
    SLICE_X63Y95         FDRE                                         r  eth_iface/data_read_reg[0]/C





