Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov 21 16:23:26 2024
| Host         : RGWIN running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 20
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay  | 10         |
| TIMING-20 | Warning  | Non-clocked latch              | 9          |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst_n relative to clock(s) clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on ack relative to clock(s) clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on notice_slave relative to clock(s) clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on seven_seg[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on seven_seg[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on seven_seg[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on seven_seg[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on seven_seg[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on seven_seg[5] relative to clock(s) clock
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on seven_seg[6] relative to clock(s) clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch sl_ctrl_0/FSM_onehot_next_state_reg[0] cannot be properly analyzed as its control pin sl_ctrl_0/FSM_onehot_next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch sl_ctrl_0/FSM_onehot_next_state_reg[1] cannot be properly analyzed as its control pin sl_ctrl_0/FSM_onehot_next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch sl_ctrl_0/FSM_onehot_next_state_reg[2] cannot be properly analyzed as its control pin sl_ctrl_0/FSM_onehot_next_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch sl_ctrl_0/next_ack_reg cannot be properly analyzed as its control pin sl_ctrl_0/next_ack_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch sl_ctrl_0/next_data_reg[0] cannot be properly analyzed as its control pin sl_ctrl_0/next_data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch sl_ctrl_0/next_data_reg[1] cannot be properly analyzed as its control pin sl_ctrl_0/next_data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch sl_ctrl_0/next_data_reg[2] cannot be properly analyzed as its control pin sl_ctrl_0/next_data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch sl_ctrl_0/next_notice_reg cannot be properly analyzed as its control pin sl_ctrl_0/next_notice_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch sl_ctrl_0/next_start_reg cannot be properly analyzed as its control pin sl_ctrl_0/next_start_reg/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 9 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


