#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Feb 23 12:17:02 2022
# Process ID: 14904
# Current directory: D:/Dismas/ITB/SemesterVIII/TA2/intelight
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15352 D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.xpr
# Log file: D:/Dismas/ITB/SemesterVIII/TA2/intelight/vivado.log
# Journal file: D:/Dismas/ITB/SemesterVIII/TA2/intelight\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.xpr
INFO: [Project 1-313] Project file moved from 'D:/intelight/intelight' since last save.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0', nor could it be found using path 'D:/intelight/ip_repo/intelight_ip_1.0'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Dismas/ITB/SemesterVIII/TA2/PYNQ-Z1_C.xdc', nor could it be found using path 'D:/intelight/PYNQ-Z1_C.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1186.629 ; gain = 0.000
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v w ]
add_files -fileset sim_1 D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bram_tb'
INFO: [Vivado 12-4705] 'export_ip_user_files' task aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property top SD_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v:26]
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
ERROR: [VRFC 10-2989] 'n' is not declared [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v:63]
ERROR: [VRFC 10-2865] module 'lsfr_16bit' ignored due to previous errors [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v:56]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1186.629 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference system_decoder_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Reading block design file <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:decoder:1.0 - decoder_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Successfully read diagram <system> from block design file <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd>
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_decoder_0_0 from decoder_v1_0 1.0 to decoder_v1_0 1.0
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
upgrade_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1186.629 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1186.629 ; gain = 0.000
update_module_reference system_SD_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_SD_0_0 from SD_v1_0 1.0 to SD_v1_0 1.0
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference system_PG_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_PG_0_0 from PG_v1_0 1.0 to PG_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'en'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_PG_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_PG_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference system_QA_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_QA_0_0 from QA_v1_0 1.0 to QA_v1_0 1.0
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v:26]
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
ERROR: [VRFC 10-2989] 'n' is not declared [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v:63]
ERROR: [VRFC 10-2865] module 'lsfr_16bit' ignored due to previous errors [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v:56]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top SD [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v:26]
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
ERROR: [VRFC 10-2989] 'n' is not declared [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v:63]
ERROR: [VRFC 10-2865] module 'lsfr_16bit' ignored due to previous errors [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v:56]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference system_QA_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_QA_0_0 from QA_v1_0 1.0 to QA_v1_0 1.0
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference system_SD_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_SD_0_0 from SD_v1_0 1.0 to SD_v1_0 1.0
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v:26]
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debit_decoder
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.mux2to1_32bit
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.SD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SD_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xsim.dir/SD_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xsim.dir/SD_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 23 13:22:36 2022. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 99.660 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 23 13:22:36 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1186.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SD_tb_behav -key {Behavioral:sim_1:Functional:SD_tb} -tclbatch {SD_tb.tcl} -protoinst "protoinst_files/bram.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
source SD_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SD_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 1201.828 ; gain = 15.199
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1220.797 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v:26]
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debit_decoder
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.mux2to1_32bit
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.SD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SD_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1220.797 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v:26]
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debit_decoder
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.mux2to1_32bit
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.SD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SD_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1220.797 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v:26]
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debit_decoder
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.mux2to1_32bit
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.SD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SD_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1220.797 ; gain = 0.000
add_bp {D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v} 98
remove_bps -file {D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v} -line 98
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:98]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
ERROR: [VRFC 10-4982] syntax error near ';' [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:98]
ERROR: [VRFC 10-2865] module 'SD' ignored due to previous errors [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:7]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1220.797 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v:26]
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1220.797 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debit_decoder
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.mux2to1_32bit
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.SD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SD_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1220.797 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v:26]
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debit_decoder
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.mux2to1_32bit
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.SD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SD_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1220.797 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v:26]
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1220.797 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debit_decoder
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.mux2to1_32bit
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.SD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SD_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1220.797 ; gain = 0.000
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:98]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v:26]
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debit_decoder
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.mux2to1_32bit
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.SD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SD_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1220.797 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v:26]
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1220.797 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debit_decoder
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.mux2to1_32bit
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.SD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SD_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1220.797 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference system_SD_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_SD_0_0 from SD_v1_0 1.0 to SD_v1_0 1.0
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
update_module_reference system_SD_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_SD_0_0 from SD_v1_0 1.0 to SD_v1_0 1.0
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v:26]
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debit_decoder
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.mux2to1_32bit
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.SD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SD_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SD_tb_behav -key {Behavioral:sim_1:Functional:SD_tb} -tclbatch {SD_tb.tcl} -protoinst "protoinst_files/bram.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
source SD_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SD_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1220.797 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/debit_decoder_tb.v w ]
add_files -fileset sim_1 D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/debit_decoder_tb.v
close [ open D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/plus_tb.v w ]
add_files -fileset sim_1 D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/plus_tb.v
close [ open D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/multiply_tb.v w ]
add_files -fileset sim_1 D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/multiply_tb.v
update_compile_order -fileset sim_1
set_property top debit_decoder_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'debit_decoder_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'debit_decoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debit_decoder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/debit_decoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debit_decoder_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot debit_decoder_tb_behav xil_defaultlib.debit_decoder_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot debit_decoder_tb_behav xil_defaultlib.debit_decoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/debit_decoder_tb.v:20]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1220.797 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'debit_decoder_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'debit_decoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debit_decoder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/debit_decoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debit_decoder_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot debit_decoder_tb_behav xil_defaultlib.debit_decoder_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot debit_decoder_tb_behav xil_defaultlib.debit_decoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debit_decoder
Compiling module xil_defaultlib.debit_decoder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot debit_decoder_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xsim.dir/debit_decoder_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xsim.dir/debit_decoder_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 23 14:13:44 2022. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 86.316 ; gain = 4.613
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 23 14:13:44 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1220.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debit_decoder_tb_behav -key {Behavioral:sim_1:Functional:debit_decoder_tb} -tclbatch {debit_decoder_tb.tcl} -protoinst "protoinst_files/bram.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
source debit_decoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debit_decoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1220.797 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1220.797 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'debit_decoder_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'debit_decoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debit_decoder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/debit_decoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debit_decoder_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'debit_decoder_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot debit_decoder_tb_behav xil_defaultlib.debit_decoder_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot debit_decoder_tb_behav xil_defaultlib.debit_decoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debit_decoder
Compiling module xil_defaultlib.debit_decoder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot debit_decoder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1220.797 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
move_files [get_files  D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/multiply_tb.v]
move_files -fileset sim_1 [get_files  D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/multiply_tb.v]
export_ip_user_files -of_objects  [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/multiply_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/multiply_tb.v
file delete -force D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/multiply_tb.v
export_ip_user_files -of_objects  [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/plus_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/plus_tb.v
file delete -force D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/plus_tb.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/plus_tb.v w ]
add_files -fileset sim_1 D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/plus_tb.v
close [ open D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/multiply_tb.v w ]
add_files -fileset sim_1 D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/multiply_tb.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/multiply_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/plus_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/multiply_tb.v D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/plus_tb.v}
file delete -force D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/multiply_tb.v D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/plus_tb.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/multiply_tb.v w ]
add_files -fileset sim_1 D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/multiply_tb.v
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\enable_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\PG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\SD.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\multiply_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\PG.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\enable_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\PG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\SD.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\multiply_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\PG.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\enable_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\PG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\SD.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\multiply_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\PG.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\enable_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\PG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\SD.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\multiply_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\PG.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\enable_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\PG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\SD.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\multiply_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\PG.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\enable_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\PG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\SD.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\multiply_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\PG.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\enable_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\PG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\SD.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\multiply_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\PG.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\enable_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\PG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\SD.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\multiply_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\PG.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\enable_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\PG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\SD.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\multiply_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\PG.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\enable_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\PG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\SD.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\multiply_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\PG.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\enable_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\PG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\SD.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\multiply_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\PG.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\enable_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\PG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\SD.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\multiply_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\PG.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\enable_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\PG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\SD.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\multiply_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\PG.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\enable_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\PG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\SD.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\multiply_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\PG.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Common 17-14] Message 'Common 17-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\enable_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\PG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\SD.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\multiply_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\PG.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\enable_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\PG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\SD.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\multiply_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\PG.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\enable_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\PG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\SD.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\multiply_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\PG.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\enable_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\PG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\SD.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\multiply_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\PG.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\enable_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\PG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\SD.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\multiply_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\PG.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\enable_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\PG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\SD.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\multiply_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\PG.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\enable_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\PG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\SD.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\multiply_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\PG.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\enable_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\PG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\SD.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\multiply_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\PG.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\enable_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\PG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\SD.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\multiply_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\PG.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\enable_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\PG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\SD.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\multiply_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\PG.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\enable_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\PG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\SD.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\multiply_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\PG.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\enable_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\PG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\SD.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\multiply_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\PG.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\enable_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\PG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\SD.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\multiply_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\PG.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\enable_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\PG_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\SD.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\multiply_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\PG.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\new\arith_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sim_1\new\SD_tb.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
close_bd_design [get_bd_designs system]
set_property top multiply_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'multiply_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'multiply_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiply_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/multiply_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot multiply_tb_behav xil_defaultlib.multiply_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot multiply_tb_behav xil_defaultlib.multiply_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.multiply_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xsim.dir/multiply_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xsim.dir/multiply_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 23 14:33:35 2022. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 23 14:33:35 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1220.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiply_tb_behav -key {Behavioral:sim_1:Functional:multiply_tb} -tclbatch {multiply_tb.tcl} -protoinst "protoinst_files/bram.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
source multiply_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiply_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1220.797 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1220.797 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'multiply_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiply_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/multiply_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot multiply_tb_behav xil_defaultlib.multiply_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot multiply_tb_behav xil_defaultlib.multiply_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.multiply_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1220.797 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'multiply_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiply_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/multiply_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot multiply_tb_behav xil_defaultlib.multiply_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot multiply_tb_behav xil_defaultlib.multiply_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.multiply_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1220.797 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'multiply_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiply_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/multiply_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot multiply_tb_behav xil_defaultlib.multiply_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot multiply_tb_behav xil_defaultlib.multiply_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.multiply_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1220.797 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference system_QA_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Reading block design file <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:decoder:1.0 - decoder_0
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Successfully read diagram <system> from block design file <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd>
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_QA_0_0 from QA_v1_0 1.0 to QA_v1_0 1.0
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference system_SD_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_SD_0_0 from SD_v1_0 1.0 to SD_v1_0 1.0
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/plus_tb.v w ]
add_files -fileset sim_1 D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/plus_tb.v
update_compile_order -fileset sim_1
set_property top plus_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
close_bd_design [get_bd_designs system]
set_property top PG_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top plus_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'plus_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'plus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj plus_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/plus_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot plus_tb_behav xil_defaultlib.plus_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot plus_tb_behav xil_defaultlib.plus_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.plus_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot plus_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xsim.dir/plus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xsim.dir/plus_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 23 14:58:42 2022. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 86.305 ; gain = 4.980
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 23 14:58:42 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1220.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "plus_tb_behav -key {Behavioral:sim_1:Functional:plus_tb} -tclbatch {plus_tb.tcl} -protoinst "protoinst_files/bram.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
source plus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'plus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1220.797 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1220.797 ; gain = 0.000
set_property top SD_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debit_decoder
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.mux2to1_32bit
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.SD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SD_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SD_tb_behav -key {Behavioral:sim_1:Functional:SD_tb} -tclbatch {SD_tb.tcl} -protoinst "protoinst_files/bram.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
source SD_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SD_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1225.039 ; gain = 4.242
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:27]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:27]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debit_decoder
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.mux2to1_32bit
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.SD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SD_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1231.508 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debit_decoder
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.mux2to1_32bit
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.SD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SD_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1231.891 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1232.156 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debit_decoder
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.mux2to1_32bit
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.SD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SD_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1232.156 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj SD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD_tb
ERROR: [VRFC 10-4982] syntax error near '.' [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:46]
ERROR: [VRFC 10-2865] module 'SD_tb' ignored due to previous errors [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:11]
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD_tb
ERROR: [VRFC 10-4982] syntax error near '.' [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:46]
ERROR: [VRFC 10-2865] module 'SD_tb' ignored due to previous errors [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:11]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'panjang_r0' is not permitted [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:46]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'panjang_r1' is not permitted [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:47]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'panjang_r2' is not permitted [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:48]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'panjang_r3' is not permitted [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:49]
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:26]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'panjang_r0' is not permitted [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:46]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'panjang_r1' is not permitted [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:47]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'panjang_r2' is not permitted [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:48]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'panjang_r3' is not permitted [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:49]
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:26]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1232.176 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'panjang_r0' is not permitted [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:46]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'panjang_r1' is not permitted [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:47]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'panjang_r2' is not permitted [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:48]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'panjang_r3' is not permitted [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:49]
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:26]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:27]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:27]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debit_decoder
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.mux2to1_32bit
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.SD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SD_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1237.461 ; gain = 5.285
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debit_decoder
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.mux2to1_32bit
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.SD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SD_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1237.461 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference system_SD_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Reading block design file <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:decoder:1.0 - decoder_0
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Successfully read diagram <system> from block design file <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd>
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_SD_0_0 from SD_v1_0 1.0 to SD_v1_0 1.0
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'SD_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debit_decoder
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.mux2to1_32bit
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.SD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SD_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SD_tb_behav -key {Behavioral:sim_1:Functional:SD_tb} -tclbatch {SD_tb.tcl} -protoinst "protoinst_files/bram.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
source SD_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SD_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1241.227 ; gain = 0.598
close_sim
INFO: [Simtcl 6-16] Simulation closed
