;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-134
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #270, <0
	SUB -207, <-120
	SUB @-297, <-220
	SPL 0, <802
	SUB @-127, 100
	SPL <-127, <100
	SPL <-127, 100
	DJN <-120, 100
	ADD @407, 87
	SPL 0, <803
	SUB @40, @8
	ADD @407, 87
	SUB @-127, 100
	ADD @407, 87
	SLT 70, @220
	ADD #12, @202
	ADD #12, @202
	SUB @21, 100
	ADD -10, 6
	DAT #7, #22
	DAT #7, #22
	DAT #7, #22
	SLT 30, 9
	ADD -10, 6
	ADD 30, 9
	ADD @407, 87
	ADD #270, <8
	MOV -10, 6
	JMP <407, 87
	SUB -207, <-134
	SUB -207, <-134
	ADD #270, <8
	JMP 0, <-802
	SUB @407, 87
	MOV 0, @702
	MOV 0, @702
	SLT 70, @220
	MOV 0, @702
	MOV 0, @702
	MOV 0, @702
	ADD 210, 30
	CMP -207, <-134
	CMP #270, <1
	MOV -7, <-20
	SLT @30, 1
	MOV -7, <-20
