

================================================================
== Vitis HLS Report for 'scaled_fixed2ieee_63_1_Pipeline_4'
================================================================
* Date:           Wed Jul  9 04:19:51 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        TRANS_FFT
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.437 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        6|  16.000 ns|  48.000 ns|    2|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        0|        4|         1|          1|          1|  0 ~ 4|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     597|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        0|      20|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      82|    -|
|Register             |        -|     -|      102|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      102|     699|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_4_2_32_1_1_U21  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  20|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln421_fu_175_p2     |         +|   0|  0|   10|           3|           1|
    |shift_1_fu_199_p2       |         +|   0|  0|   39|          32|          32|
    |sub_ln423_fu_214_p2     |         -|   0|  0|   39|           1|          32|
    |ap_condition_230        |       and|   0|  0|    2|           1|           1|
    |ap_condition_85         |       and|   0|  0|    2|           1|           1|
    |ashr_ln423_fu_232_p2    |      ashr|   0|  0|  179|          63|          63|
    |icmp_ln421_fu_169_p2    |      icmp|   0|  0|   12|           3|           4|
    |icmp_ln424_fu_257_p2    |      icmp|   0|  0|   39|          32|           5|
    |in_shift_3_fu_244_p3    |    select|   0|  0|   62|           1|          63|
    |select_ln423_fu_220_p3  |    select|   0|  0|   32|           1|          32|
    |shl_ln423_fu_238_p2     |       shl|   0|  0|  179|          63|          63|
    |ap_enable_pp0           |       xor|   0|  0|    2|           1|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0|  597|         202|         299|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_phi_mux_UnifiedRetVal_phi_fu_135_p4  |  14|          3|    1|          3|
    |ap_return                               |   9|          2|    1|          2|
    |i_fu_70                                 |   9|          2|    3|          6|
    |in_shift_fu_62                          |   9|          2|   63|        126|
    |shift_fu_66                             |   9|          2|   32|         64|
    |shift_out                               |  14|          3|   32|         96|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  82|         18|  134|        301|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_return_preg           |   1|   0|    1|          0|
    |i_fu_70                  |   3|   0|    3|          0|
    |in_shift_fu_62           |  63|   0|   63|          0|
    |shift_fu_66              |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 102|   0|  102|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_4|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_4|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_4|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_4|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_4|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_4|  return value|
|ap_return              |  out|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_4|  return value|
|in_val                 |   in|   63|     ap_none|                               in_val|        scalar|
|c_0_03_reload          |   in|   32|     ap_none|                        c_0_03_reload|        scalar|
|c_1_04_reload          |   in|   32|     ap_none|                        c_1_04_reload|        scalar|
|c_2_05_reload          |   in|   32|     ap_none|                        c_2_05_reload|        scalar|
|c_3_02_reload          |   in|   32|     ap_none|                        c_3_02_reload|        scalar|
|shift_out              |  out|   32|      ap_vld|                            shift_out|       pointer|
|shift_out_ap_vld       |  out|    1|      ap_vld|                            shift_out|       pointer|
|in_shift_out           |  out|   62|      ap_vld|                         in_shift_out|       pointer|
|in_shift_out_ap_vld    |  out|    1|      ap_vld|                         in_shift_out|       pointer|
|shift_1_out            |  out|   32|      ap_vld|                          shift_1_out|       pointer|
|shift_1_out_ap_vld     |  out|    1|      ap_vld|                          shift_1_out|       pointer|
|in_shift_1_out         |  out|   62|      ap_vld|                       in_shift_1_out|       pointer|
|in_shift_1_out_ap_vld  |  out|    1|      ap_vld|                       in_shift_1_out|       pointer|
+-----------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%in_shift = alloca i32 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:419]   --->   Operation 4 'alloca' 'in_shift' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%shift = alloca i32 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:418]   --->   Operation 5 'alloca' 'shift' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:421]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c_3_02_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c_3_02_reload"   --->   Operation 7 'read' 'c_3_02_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c_2_05_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c_2_05_reload"   --->   Operation 8 'read' 'c_2_05_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c_1_04_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c_1_04_reload"   --->   Operation 9 'read' 'c_1_04_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%c_0_03_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c_0_03_reload"   --->   Operation 10 'read' 'c_0_03_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_val_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %in_val"   --->   Operation 11 'read' 'in_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln421 = store i3 0, i3 %i" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:421]   --->   Operation 12 'store' 'store_ln421' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln418 = store i32 0, i32 %shift" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:418]   --->   Operation 13 'store' 'store_ln418' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln419 = store i63 %in_val_read, i63 %in_shift" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:419]   --->   Operation 14 'store' 'store_ln419' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body50"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.43>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%in_shift_2 = load i63 %in_shift" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:421]   --->   Operation 16 'load' 'in_shift_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:422]   --->   Operation 17 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln421 = trunc i63 %in_shift_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:421]   --->   Operation 18 'trunc' 'trunc_ln421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.57ns)   --->   "%icmp_ln421 = icmp_eq  i3 %i_1, i3 4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:421]   --->   Operation 19 'icmp' 'icmp_ln421' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.57ns)   --->   "%add_ln421 = add i3 %i_1, i3 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:421]   --->   Operation 20 'add' 'add_ln421' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln421 = br i1 %icmp_ln421, void %for.body50.split, void %for.body50.for.end62_ifconv_crit_edge.exitStub" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:421]   --->   Operation 21 'br' 'br_ln421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%shift_load = load i32 %shift" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:422]   --->   Operation 22 'load' 'shift_load' <Predicate = (!icmp_ln421)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln419 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:419]   --->   Operation 23 'specpipeline' 'specpipeline_ln419' <Predicate = (!icmp_ln421)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln419 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4, i64 2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:419]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln419' <Predicate = (!icmp_ln421)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln422 = trunc i3 %i_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:422]   --->   Operation 25 'trunc' 'trunc_ln422' <Predicate = (!icmp_ln421)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.45ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %c_0_03_reload_read, i32 %c_1_04_reload_read, i32 %c_2_05_reload_read, i32 %c_3_02_reload_read, i2 %trunc_ln422" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:422]   --->   Operation 26 'mux' 'tmp_2' <Predicate = (!icmp_ln421)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.88ns)   --->   "%shift_1 = add i32 %tmp_2, i32 %shift_load" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:422]   --->   Operation 27 'add' 'shift_1' <Predicate = (!icmp_ln421)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_2, i32 31" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:423]   --->   Operation 28 'bitselect' 'tmp' <Predicate = (!icmp_ln421)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.88ns)   --->   "%sub_ln423 = sub i32 0, i32 %tmp_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:423]   --->   Operation 29 'sub' 'sub_ln423' <Predicate = (!icmp_ln421)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.22ns)   --->   "%select_ln423 = select i1 %tmp, i32 %sub_ln423, i32 %tmp_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:423]   --->   Operation 30 'select' 'select_ln423' <Predicate = (!icmp_ln421)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln423 = zext i32 %select_ln423" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:423]   --->   Operation 31 'zext' 'zext_ln423' <Predicate = (!icmp_ln421)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.09ns)   --->   "%ashr_ln423 = ashr i63 %in_shift_2, i63 %zext_ln423" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:423]   --->   Operation 32 'ashr' 'ashr_ln423' <Predicate = (!icmp_ln421)> <Delay = 1.09> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.09ns)   --->   "%shl_ln423 = shl i63 %in_shift_2, i63 %zext_ln423" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:423]   --->   Operation 33 'shl' 'shl_ln423' <Predicate = (!icmp_ln421)> <Delay = 1.09> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.39ns)   --->   "%in_shift_3 = select i1 %tmp, i63 %ashr_ln423, i63 %shl_ln423" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:423]   --->   Operation 34 'select' 'in_shift_3' <Predicate = (!icmp_ln421)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln424 = trunc i63 %in_shift_3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:424]   --->   Operation 35 'trunc' 'trunc_ln424' <Predicate = (!icmp_ln421)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.88ns)   --->   "%icmp_ln424 = icmp_eq  i32 %tmp_2, i32 16" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:424]   --->   Operation 36 'icmp' 'icmp_ln424' <Predicate = (!icmp_ln421)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln424 = br i1 %icmp_ln424, void %for.body50.split.for.end62_ifconv_crit_edge.exitStub, void %for.inc60" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:424]   --->   Operation 37 'br' 'br_ln424' <Predicate = (!icmp_ln421)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln421 = store i3 %add_ln421, i3 %i" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:421]   --->   Operation 38 'store' 'store_ln421' <Predicate = (!icmp_ln421 & icmp_ln424)> <Delay = 0.38>
ST_2 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln418 = store i32 %shift_1, i32 %shift" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:418]   --->   Operation 39 'store' 'store_ln418' <Predicate = (!icmp_ln421 & icmp_ln424)> <Delay = 0.38>
ST_2 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln419 = store i63 %in_shift_3, i63 %in_shift" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:419]   --->   Operation 40 'store' 'store_ln419' <Predicate = (!icmp_ln421 & icmp_ln424)> <Delay = 0.38>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln421 = br void %for.body50" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:421]   --->   Operation 41 'br' 'br_ln421' <Predicate = (!icmp_ln421 & icmp_ln424)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln422 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %shift_out, i32 %shift_load" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:422]   --->   Operation 42 'write' 'write_ln422' <Predicate = (!icmp_ln421 & !icmp_ln424)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln421 = write void @_ssdm_op_Write.ap_auto.i62P0A, i62 %in_shift_out, i62 %trunc_ln421" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:421]   --->   Operation 43 'write' 'write_ln421' <Predicate = (!icmp_ln421 & !icmp_ln424)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln422 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %shift_1_out, i32 %shift_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:422]   --->   Operation 44 'write' 'write_ln422' <Predicate = (!icmp_ln421 & !icmp_ln424)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln424 = write void @_ssdm_op_Write.ap_auto.i62P0A, i62 %in_shift_1_out, i62 %trunc_ln424" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:424]   --->   Operation 45 'write' 'write_ln424' <Predicate = (!icmp_ln421 & !icmp_ln424)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.38ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!icmp_ln421 & !icmp_ln424)> <Delay = 0.38>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shift_load_1 = load i32 %shift"   --->   Operation 47 'load' 'shift_load_1' <Predicate = (icmp_ln421)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %shift_out, i32 %shift_load_1"   --->   Operation 48 'write' 'write_ln0' <Predicate = (icmp_ln421)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln421 = write void @_ssdm_op_Write.ap_auto.i62P0A, i62 %in_shift_out, i62 %trunc_ln421" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:421]   --->   Operation 49 'write' 'write_ln421' <Predicate = (icmp_ln421)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.38ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 50 'br' 'br_ln0' <Predicate = (icmp_ln421)> <Delay = 0.38>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %for.body50.for.end62_ifconv_crit_edge.exitStub, i1 0, void %for.body50.split.for.end62_ifconv_crit_edge.exitStub"   --->   Operation 51 'phi' 'UnifiedRetVal' <Predicate = (!icmp_ln424) | (icmp_ln421)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (!icmp_ln424) | (icmp_ln421)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_0_03_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_1_04_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_2_05_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_3_02_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ in_shift_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ in_shift_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_shift                (alloca           ) [ 011]
shift                   (alloca           ) [ 011]
i                       (alloca           ) [ 011]
c_3_02_reload_read      (read             ) [ 011]
c_2_05_reload_read      (read             ) [ 011]
c_1_04_reload_read      (read             ) [ 011]
c_0_03_reload_read      (read             ) [ 011]
in_val_read             (read             ) [ 000]
store_ln421             (store            ) [ 000]
store_ln418             (store            ) [ 000]
store_ln419             (store            ) [ 000]
br_ln0                  (br               ) [ 000]
in_shift_2              (load             ) [ 000]
i_1                     (load             ) [ 000]
trunc_ln421             (trunc            ) [ 000]
icmp_ln421              (icmp             ) [ 011]
add_ln421               (add              ) [ 000]
br_ln421                (br               ) [ 000]
shift_load              (load             ) [ 000]
specpipeline_ln419      (specpipeline     ) [ 000]
speclooptripcount_ln419 (speclooptripcount) [ 000]
trunc_ln422             (trunc            ) [ 000]
tmp_2                   (mux              ) [ 000]
shift_1                 (add              ) [ 000]
tmp                     (bitselect        ) [ 000]
sub_ln423               (sub              ) [ 000]
select_ln423            (select           ) [ 000]
zext_ln423              (zext             ) [ 000]
ashr_ln423              (ashr             ) [ 000]
shl_ln423               (shl              ) [ 000]
in_shift_3              (select           ) [ 000]
trunc_ln424             (trunc            ) [ 000]
icmp_ln424              (icmp             ) [ 011]
br_ln424                (br               ) [ 000]
store_ln421             (store            ) [ 000]
store_ln418             (store            ) [ 000]
store_ln419             (store            ) [ 000]
br_ln421                (br               ) [ 000]
write_ln422             (write            ) [ 000]
write_ln421             (write            ) [ 000]
write_ln422             (write            ) [ 000]
write_ln424             (write            ) [ 000]
br_ln0                  (br               ) [ 000]
shift_load_1            (load             ) [ 000]
write_ln0               (write            ) [ 000]
write_ln421             (write            ) [ 000]
br_ln0                  (br               ) [ 000]
UnifiedRetVal           (phi              ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c_0_03_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_0_03_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_1_04_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1_04_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c_2_05_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_2_05_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c_3_02_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_3_02_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="shift_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_shift_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_shift_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="shift_1_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_1_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_shift_1_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_shift_1_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i62P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="in_shift_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_shift/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="shift_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="c_3_02_reload_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_3_02_reload_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="c_2_05_reload_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_2_05_reload_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="c_1_04_reload_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_1_04_reload_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="c_0_03_reload_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_0_03_reload_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="in_val_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="63" slack="0"/>
<pin id="100" dir="0" index="1" bw="63" slack="0"/>
<pin id="101" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_val_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln422/2 write_ln0/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_write_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="62" slack="0"/>
<pin id="114" dir="0" index="2" bw="62" slack="0"/>
<pin id="115" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln421/2 write_ln421/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln422_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln422/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="write_ln424_write_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="62" slack="0"/>
<pin id="128" dir="0" index="2" bw="62" slack="0"/>
<pin id="129" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln424/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="UnifiedRetVal_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="134" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="UnifiedRetVal_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln421_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="3" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln421/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln418_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln418/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln419_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="63" slack="0"/>
<pin id="155" dir="0" index="1" bw="63" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln419/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="in_shift_2_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="63" slack="1"/>
<pin id="160" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_shift_2/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_1_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="1"/>
<pin id="163" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="trunc_ln421_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="63" slack="0"/>
<pin id="166" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln421/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln421_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="0" index="1" bw="3" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln421/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln421_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln421/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="shift_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_load/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="trunc_ln422_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln422/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="1"/>
<pin id="192" dir="0" index="2" bw="32" slack="1"/>
<pin id="193" dir="0" index="3" bw="32" slack="1"/>
<pin id="194" dir="0" index="4" bw="32" slack="1"/>
<pin id="195" dir="0" index="5" bw="2" slack="0"/>
<pin id="196" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="shift_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_1/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="6" slack="0"/>
<pin id="210" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sub_ln423_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln423/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="select_ln423_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="32" slack="0"/>
<pin id="224" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln423/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln423_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln423/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="ashr_ln423_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="63" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln423/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="shl_ln423_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="63" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln423/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="in_shift_3_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="63" slack="0"/>
<pin id="247" dir="0" index="2" bw="63" slack="0"/>
<pin id="248" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="in_shift_3/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="trunc_ln424_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="63" slack="0"/>
<pin id="254" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln424/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln424_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln424/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln421_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="0"/>
<pin id="265" dir="0" index="1" bw="3" slack="1"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln421/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln418_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="1"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln418/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln419_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="63" slack="0"/>
<pin id="275" dir="0" index="1" bw="63" slack="1"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln419/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="shift_load_1_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_load_1/2 "/>
</bind>
</comp>

<comp id="282" class="1005" name="in_shift_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="63" slack="0"/>
<pin id="284" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="in_shift "/>
</bind>
</comp>

<comp id="289" class="1005" name="shift_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="shift "/>
</bind>
</comp>

<comp id="297" class="1005" name="i_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="0"/>
<pin id="299" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="304" class="1005" name="c_3_02_reload_read_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_3_02_reload_read "/>
</bind>
</comp>

<comp id="309" class="1005" name="c_2_05_reload_read_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_2_05_reload_read "/>
</bind>
</comp>

<comp id="314" class="1005" name="c_1_04_reload_read_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_1_04_reload_read "/>
</bind>
</comp>

<comp id="319" class="1005" name="c_0_03_reload_read_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_0_03_reload_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="54" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="56" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="54" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="56" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="141"><net_src comp="58" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="60" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="98" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="167"><net_src comp="158" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="173"><net_src comp="161" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="161" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="30" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="181" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="188"><net_src comp="161" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="197"><net_src comp="46" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="185" pin="1"/><net_sink comp="189" pin=5"/></net>

<net id="203"><net_src comp="189" pin="6"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="181" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="205"><net_src comp="199" pin="2"/><net_sink comp="118" pin=2"/></net>

<net id="211"><net_src comp="48" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="189" pin="6"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="50" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="26" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="189" pin="6"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="206" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="214" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="189" pin="6"/><net_sink comp="220" pin=2"/></net>

<net id="231"><net_src comp="220" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="158" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="228" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="158" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="228" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="206" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="232" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="238" pin="2"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="261"><net_src comp="189" pin="6"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="52" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="175" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="199" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="244" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="278" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="285"><net_src comp="62" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="288"><net_src comp="282" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="292"><net_src comp="66" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="295"><net_src comp="289" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="296"><net_src comp="289" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="300"><net_src comp="70" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="303"><net_src comp="297" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="307"><net_src comp="74" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="189" pin=4"/></net>

<net id="312"><net_src comp="80" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="189" pin=3"/></net>

<net id="317"><net_src comp="86" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="322"><net_src comp="92" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="189" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: shift_out | {2 }
	Port: in_shift_out | {2 }
	Port: shift_1_out | {2 }
	Port: in_shift_1_out | {2 }
 - Input state : 
	Port: scaled_fixed2ieee<63, 1>_Pipeline_4 : in_val | {1 }
	Port: scaled_fixed2ieee<63, 1>_Pipeline_4 : c_0_03_reload | {1 }
	Port: scaled_fixed2ieee<63, 1>_Pipeline_4 : c_1_04_reload | {1 }
	Port: scaled_fixed2ieee<63, 1>_Pipeline_4 : c_2_05_reload | {1 }
	Port: scaled_fixed2ieee<63, 1>_Pipeline_4 : c_3_02_reload | {1 }
  - Chain level:
	State 1
		store_ln421 : 1
		store_ln418 : 1
	State 2
		trunc_ln421 : 1
		icmp_ln421 : 1
		add_ln421 : 1
		br_ln421 : 2
		trunc_ln422 : 1
		tmp_2 : 2
		shift_1 : 3
		tmp : 3
		sub_ln423 : 3
		select_ln423 : 4
		zext_ln423 : 5
		ashr_ln423 : 6
		shl_ln423 : 6
		in_shift_3 : 7
		trunc_ln424 : 8
		icmp_ln424 : 3
		br_ln424 : 4
		store_ln421 : 2
		store_ln418 : 4
		store_ln419 : 8
		write_ln422 : 1
		write_ln421 : 2
		write_ln422 : 4
		write_ln424 : 9
		write_ln0 : 1
		write_ln421 : 2
		UnifiedRetVal : 1
		ret_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|   ashr   |       ashr_ln423_fu_232       |    0    |   179   |
|----------|-------------------------------|---------|---------|
|    shl   |        shl_ln423_fu_238       |    0    |   179   |
|----------|-------------------------------|---------|---------|
|  select  |      select_ln423_fu_220      |    0    |    32   |
|          |       in_shift_3_fu_244       |    0    |    62   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln421_fu_169       |    0    |    10   |
|          |       icmp_ln424_fu_257       |    0    |    39   |
|----------|-------------------------------|---------|---------|
|    add   |        add_ln421_fu_175       |    0    |    10   |
|          |         shift_1_fu_199        |    0    |    39   |
|----------|-------------------------------|---------|---------|
|    sub   |        sub_ln423_fu_214       |    0    |    39   |
|----------|-------------------------------|---------|---------|
|    mux   |          tmp_2_fu_189         |    0    |    20   |
|----------|-------------------------------|---------|---------|
|          | c_3_02_reload_read_read_fu_74 |    0    |    0    |
|          | c_2_05_reload_read_read_fu_80 |    0    |    0    |
|   read   | c_1_04_reload_read_read_fu_86 |    0    |    0    |
|          | c_0_03_reload_read_read_fu_92 |    0    |    0    |
|          |     in_val_read_read_fu_98    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        grp_write_fu_104       |    0    |    0    |
|   write  |        grp_write_fu_111       |    0    |    0    |
|          |    write_ln422_write_fu_118   |    0    |    0    |
|          |    write_ln424_write_fu_125   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       trunc_ln421_fu_164      |    0    |    0    |
|   trunc  |       trunc_ln422_fu_185      |    0    |    0    |
|          |       trunc_ln424_fu_252      |    0    |    0    |
|----------|-------------------------------|---------|---------|
| bitselect|           tmp_fu_206          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |       zext_ln423_fu_228       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   609   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   UnifiedRetVal_reg_132  |    1   |
|c_0_03_reload_read_reg_319|   32   |
|c_1_04_reload_read_reg_314|   32   |
|c_2_05_reload_read_reg_309|   32   |
|c_3_02_reload_read_reg_304|   32   |
|         i_reg_297        |    3   |
|     in_shift_reg_282     |   63   |
|       shift_reg_289      |   32   |
+--------------------------+--------+
|           Total          |   227  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_104 |  p2  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   609  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   227  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   227  |   618  |
+-----------+--------+--------+--------+
