# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1970 0.001024 512 3.7 660 22144 0.493792 0.551648 10.0946 16.5074 27.7299 27.8077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1970 0.001024 512 3.7 660 22176 0.491712 0.5528 12.1232 16.5111 29.7583 29.8373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1970 0.001024 512 3.7 660 22080 0.489504 0.550912 12.6468 16.5126 30.282 30.3588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1970 0.001024 512 3.7 660 21888 0.488832 0.546816 11.6013 16.442 29.1651 29.2434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1970 0.001024 512 3.7 660 22000 0.49152 0.548864 11.7667 16.4507 29.3365 29.4139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1970 0.001024 512 3.7 660 21952 0.490528 0.545664 12.034 16.441 29.5924 29.6724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1970 0.001024 512 3.7 660 22080 0.493408 0.551008 12.2968 16.4945 29.9172 29.9967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1970 0.001024 512 3.7 660 21760 0.48912 0.546624 11.8091 16.3668 29.2933 29.3702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1970 0.001024 512 3.7 660 21888 0.492608 0.550912 11.8543 16.4975 29.4784 29.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1970 0.001024 512 3.7 660 21600 0.491296 0.548256 12.7659 16.3719 30.2585 30.3369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1970 0.001024 512 3.7 660 21504 0.492928 0.549472 14.2724 16.4492 31.8454 31.9222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1970 0.001024 512 3.7 660 22144 0.490368 0.550912 10.0012 16.4851 27.6092 27.6869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1970 0.001024 512 3.7 660 22160 0.4952 0.552672 10.14 16.4893 27.758 27.8363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1970 0.001024 512 3.7 660 22080 0.49152 0.548896 10.1789 16.4612 27.7629 27.8405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1970 0.001024 512 3.7 660 22064 0.496864 0.549984 10.2466 16.4756 27.8503 27.9265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1970 0.001024 512 3.7 660 22144 0.492128 0.550464 10.6985 16.5058 28.3307 28.4096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1970 0.001024 512 3.7 660 22176 0.49152 0.55296 12.204 16.5201 29.8539 29.9315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1970 0.001024 512 3.7 660 22080 0.491232 0.552 11.9779 16.5026 29.6074 29.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1970 0.001024 512 3.7 660 21888 0.485312 0.544768 12.5863 16.4319 30.1304 30.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1970 0.001024 512 3.7 660 22000 0.493792 0.548352 12.8087 16.4509 30.383 30.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1970 0.001024 512 3.7 660 21952 0.489888 0.546432 12.6075 16.4555 30.1823 30.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1970 0.001024 512 3.7 660 22080 0.493984 0.549792 12.6496 16.4928 30.2684 30.3489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1970 0.001024 512 3.7 660 21760 0.49168 0.546816 11.8707 16.3702 29.363 29.4413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1970 0.001024 512 3.7 660 21888 0.495008 0.548864 13.2367 16.5027 30.8647 30.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1970 0.001024 512 3.7 660 21600 0.489472 0.549024 13.9092 16.3857 31.4163 31.4921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1970 0.001024 512 3.7 660 21504 0.491264 0.547648 12.6387 16.4543 30.2159 30.2958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1970 0.001024 512 3.7 660 22080 0.49184 0.549568 9.55981 16.4876 27.1681 27.2429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1970 0.001024 512 3.7 660 22080 0.493728 0.553056 10.7863 16.4887 28.4039 28.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1970 0.001024 512 3.7 660 22080 0.49024 0.550112 10.2002 16.4796 27.8016 27.8803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1970 0.001024 512 3.7 660 22064 0.49472 0.54976 10.3654 16.4843 27.9814 28.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1970 0.001024 512 3.7 660 22016 0.493472 0.5504 10.2509 16.506 27.8858 27.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1970 0.001024 512 3.7 660 22032 0.49152 0.55248 13.0036 16.5103 30.6408 30.7198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1970 0.001024 512 3.7 660 21888 0.491616 0.549952 9.2783 16.4644 26.8647 26.9438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1970 0.001024 512 3.7 660 22080 0.492576 0.550912 12.9656 16.5044 30.5944 30.6729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1970 0.001024 512 3.7 660 21760 0.487072 0.547712 8.95725 16.3589 26.4297 26.5114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1970 0.001024 512 3.7 660 21888 0.487424 0.550624 11.8437 16.4494 29.4143 29.4932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1970 0.001024 512 3.7 660 21888 0.495008 0.550816 8.51722 16.5078 26.1527 26.2348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1970 0.001024 512 3.7 660 22000 0.493568 0.546816 12.2081 16.4505 29.783 29.8593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1970 0.001024 512 3.7 660 21600 0.489344 0.550656 8.66381 16.3828 26.1665 26.2472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1970 0.001024 512 3.7 660 21952 0.49152 0.547008 15.2734 16.4393 32.8341 32.9148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1970 0.001024 512 3.7 660 21504 0.485376 0.540672 9.79334 16.2168 27.1194 27.1957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1970 0.001024 512 3.7 660 21840 0.492096 0.551456 14.8693 16.4922 32.4897 32.5694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1970 0.001024 512 3.7 660 21600 0.488832 0.546592 9.95766 16.4106 27.4859 27.5687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1970 0.001024 512 3.7 660 21760 0.49152 0.54848 14.3463 16.3663 31.8324 31.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1970 0.001024 512 3.7 660 21504 0.491136 0.54768 9.71219 16.4553 27.2893 27.3654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1970 0.001024 512 3.7 660 21888 0.494144 0.548896 12.8363 16.4902 30.4541 30.5302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1970 0.001024 512 3.7 660 21504 0.489472 0.548288 8.85683 16.3734 26.3513 26.4314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1970 0.001024 512 3.7 660 21600 0.492928 0.545184 13.3856 16.3689 30.8709 30.9494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1970 0.001024 512 3.7 660 21600 0.489888 0.550912 9.90474 16.5084 27.534 27.6143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1970 0.001024 512 3.7 672 22080 0.4904 0.548864 9.68198 16.4891 27.2911 27.3677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1970 0.001024 512 3.7 672 22080 0.494016 0.551712 10.2496 16.4909 27.8697 27.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1970 0.001024 512 3.7 672 22080 0.49152 0.552896 10.1428 16.4598 27.7284 27.8057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1970 0.001024 512 3.7 672 21888 0.489344 0.547072 6.77226 16.4452 24.3347 24.4122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1970 0.001024 512 3.7 672 22064 0.494048 0.550112 11.619 16.4766 29.2251 29.3028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1970 0.001024 512 3.7 672 21952 0.489088 0.548192 7.69226 16.4421 25.2538 25.3302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1970 0.001024 512 3.7 672 22016 0.492064 0.550912 11.092 16.4926 28.7114 28.7887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1970 0.001024 512 3.7 672 21760 0.49152 0.546816 7.42432 16.3676 24.9142 24.9938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1970 0.001024 512 3.7 672 22032 0.49136 0.55296 12.5221 16.5064 30.1543 30.2322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1970 0.001024 512 3.7 672 21888 0.490944 0.550912 9.01235 16.477 26.6125 26.6916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1970 0.001024 512 3.7 672 22080 0.489536 0.551936 12.1242 16.5226 29.7706 29.8459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1970 0.001024 512 3.7 672 21760 0.488288 0.545344 8.59338 16.361 26.0692 26.1452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1970 0.001024 512 3.7 672 21888 0.485824 0.548736 14.8284 16.4345 32.3796 32.4591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1970 0.001024 512 3.7 672 21888 0.493376 0.550112 9.66374 16.505 27.295 27.3744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1970 0.001024 512 3.7 672 22000 0.494848 0.547232 14.9653 16.4388 32.5264 32.6037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1970 0.001024 512 3.7 672 21600 0.49152 0.548864 10.0243 16.367 27.5139 27.5926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1970 0.001024 512 3.7 672 21952 0.489664 0.54752 14.2546 16.4407 31.8163 31.8964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1970 0.001024 512 3.7 672 21504 0.482208 0.542304 9.31731 16.2278 26.6521 26.7284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1970 0.001024 512 3.7 672 21840 0.492544 0.548896 13.4449 16.4737 31.0443 31.1212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1970 0.001024 512 3.7 672 21600 0.48848 0.547584 9.41635 16.5554 27.0918 27.1699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1970 0.001024 512 3.7 672 21760 0.487584 0.54624 13.0384 16.3763 30.5311 30.6083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1970 0.001024 512 3.7 672 21504 0.491584 0.550912 9.12666 16.4652 26.7183 26.7967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1970 0.001024 512 3.7 675 22080 0.490304 0.550688 10.9216 16.4703 28.5158 28.5938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1970 0.001024 512 3.7 675 22080 0.495392 0.553152 9.95043 16.4929 27.5732 27.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1970 0.001024 512 3.7 675 22080 0.493568 0.552896 6.6152 16.5009 24.246 24.3278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1970 0.001024 512 3.7 675 21984 0.49152 0.550912 10.5868 16.4824 28.193 28.2726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1970 0.001024 512 3.7 675 21888 0.488928 0.548832 7.05786 16.4464 24.6234 24.7038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1970 0.001024 512 3.7 675 22064 0.493568 0.549056 11.2651 16.4806 28.8695 28.9484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1970 0.001024 512 3.7 675 21952 0.488096 0.54864 7.47443 16.4395 25.0303 25.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1970 0.001024 512 3.7 675 22016 0.492 0.548864 11.4694 16.5076 29.0989 29.1775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1970 0.001024 512 3.7 675 21760 0.48912 0.546816 7.7175 16.3603 25.1947 25.2723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1970 0.001024 512 3.7 675 22032 0.493184 0.554112 12.8735 16.5257 30.5256 30.6035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1970 0.001024 512 3.7 675 21888 0.490784 0.550912 9.1536 16.4747 26.7511 26.8298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1970 0.001024 512 3.7 675 22080 0.491584 0.551296 12.3239 16.5204 29.9708 30.0495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1970 0.001024 512 3.7 675 21760 0.489376 0.545248 8.71658 16.3613 26.1958 26.2767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1970 0.001024 512 3.7 675 21888 0.487968 0.546816 14.7487 16.4315 32.2949 32.3729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1970 0.001024 512 3.7 675 21888 0.493568 0.54928 9.86694 16.5105 27.5019 27.5807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1970 0.001024 512 3.7 675 21800 0.4936 0.547488 14.8336 16.4353 32.3939 32.4715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1970 0.001024 512 3.7 675 21600 0.491072 0.546272 10.0944 16.373 27.5876 27.6636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1970 0.001024 512 3.7 675 21952 0.487616 0.546208 13.8698 16.4533 31.4369 31.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1970 0.001024 512 3.7 675 21504 0.485376 0.540896 9.25494 16.2148 26.5813 26.6629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1970 0.001024 512 3.7 675 21840 0.493664 0.550912 13.4546 16.4821 31.0602 31.1398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1970 0.001024 512 3.7 675 21600 0.487328 0.54592 9.30166 16.396 26.8122 26.8886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1970 0.001024 512 3.7 675 21760 0.488288 0.546816 13.4717 16.3884 30.9749 31.0539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1970 0.001024 512 3.7 675 21504 0.489472 0.551072 9.31178 16.4646 26.9007 26.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1970 0.001024 512 3.7 672 22080 0.49152 0.548864 9.74995 16.4764 27.3485 27.4249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1970 0.001024 512 3.7 672 22016 0.494016 0.55024 6.44861 16.5083 24.083 24.1603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1970 0.001024 512 3.7 672 22080 0.492768 0.552416 10.0491 16.4806 27.6544 27.7303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1970 0.001024 512 3.7 672 22080 0.49152 0.550912 6.7744 16.4992 24.4007 24.4787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1970 0.001024 512 3.7 672 21984 0.49184 0.551392 11.0658 16.4776 28.6694 28.7463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1970 0.001024 512 3.7 672 21888 0.491264 0.548864 7.08211 16.4339 24.6368 24.7137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1970 0.001024 512 3.7 672 22064 0.495616 0.550592 10.5308 16.493 28.1524 28.2309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1970 0.001024 512 3.7 672 21952 0.488 0.546528 6.92314 16.4402 24.4783 24.5577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1970 0.001024 512 3.7 672 21840 0.492416 0.548896 5.87808 16.4986 23.4997 23.5768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1970 0.001024 512 3.7 672 22016 0.491232 0.55104 10.8118 16.4987 28.4358 28.5156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1970 0.001024 512 3.7 672 21760 0.49152 0.546048 7.22605 16.3676 24.7156 24.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1970 0.001024 512 3.7 672 21888 0.493856 0.548864 6.23053 16.5094 23.8634 23.9409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1970 0.001024 512 3.7 672 22032 0.492288 0.55296 15.2215 16.5065 32.8545 32.9319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1970 0.001024 512 3.7 672 21888 0.49152 0.54992 9.82211 16.4804 27.4276 27.5047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1970 0.001024 512 3.7 672 21600 0.495616 0.551264 8.32541 16.5267 25.9834 26.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1970 0.001024 512 3.7 672 22080 0.49152 0.551552 14.5715 16.519 32.2153 32.2948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1970 0.001024 512 3.7 672 21760 0.488352 0.553728 9.92602 16.3446 27.3956 27.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1970 0.001024 512 3.7 672 21600 0.489248 0.545408 7.91827 16.4075 25.4424 25.5201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1970 0.001024 512 3.7 672 21888 0.487936 0.546016 13.0879 16.428 30.6307 30.7077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1970 0.001024 512 3.7 672 21888 0.49216 0.54992 9.29395 16.5112 26.9306 27.0098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1970 0.001024 512 3.7 672 21312 0.484352 0.541696 8.16128 16.1718 25.4435 25.5222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1970 0.001024 512 3.7 672 21800 0.49376 0.548672 13.5731 16.4534 31.1511 31.2303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1970 0.001024 512 3.7 672 21600 0.490464 0.546816 9.31613 16.3746 26.8121 26.8923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1970 0.001024 512 3.7 672 21600 0.494528 0.548864 8.3337 16.4381 25.8974 25.9765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1970 0.001024 512 3.7 672 21952 0.49008 0.546816 12.9329 16.4539 30.5043 30.5809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1970 0.001024 512 3.7 672 21504 0.486496 0.540512 9.08154 16.2199 26.4088 26.4861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1970 0.001024 512 3.7 672 20832 0.483328 0.538624 7.67034 16.1596 24.9334 25.0141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1970 0.001024 512 3.7 672 21840 0.495616 0.548864 13.3427 16.4921 30.9656 31.0429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1970 0.001024 512 3.7 672 21600 0.487072 0.546528 9.1248 16.418 26.6606 26.7448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1970 0.001024 512 3.7 672 20880 0.496768 0.545632 7.71853 16.3327 25.1754 25.2498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1970 0.001024 512 3.7 672 21760 0.488992 0.546464 12.6178 16.3812 30.1134 30.1914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1970 0.001024 512 3.7 672 21504 0.490848 0.548864 9.27405 16.4526 26.8473 26.9292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1970 0.001024 512 3.7 672 21504 0.489728 0.54544 8.07462 16.3784 25.5741 25.6492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1970 0.001024 512 3.7 680 22016 0.489248 0.548864 10.1368 16.4884 27.7449 27.8204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1970 0.001024 512 3.7 680 22016 0.493408 0.548992 6.81043 16.4963 24.4308 24.5077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1970 0.001024 512 3.7 680 22000 0.496992 0.55296 11.2463 16.4908 28.8696 28.9459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1970 0.001024 512 3.7 680 21920 0.490656 0.550912 7.53994 16.5021 25.1647 25.2433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1970 0.001024 512 3.7 680 21840 0.49568 0.551424 6.33491 16.4817 23.9434 24.0231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1970 0.001024 512 3.7 680 21984 0.49136 0.551712 10.6465 16.464 28.2365 28.3156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1970 0.001024 512 3.7 680 21888 0.487968 0.548864 7.0665 16.4421 24.6265 24.7071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1970 0.001024 512 3.7 680 21888 0.49136 0.54896 5.96851 16.4711 23.5631 23.6418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1970 0.001024 512 3.7 680 21952 0.496448 0.55104 14.2812 16.4793 31.89 31.9701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1970 0.001024 512 3.7 680 21728 0.485376 0.548512 9.27635 16.456 26.8475 26.9275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1970 0.001024 512 3.7 680 21840 0.492256 0.548864 7.86474 16.483 25.4692 25.5519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1970 0.001024 512 3.7 680 22016 0.49216 0.550368 13.6704 16.4936 31.2868 31.3646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1970 0.001024 512 3.7 680 21760 0.486112 0.544768 8.99264 16.3652 26.4735 26.5482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1970 0.001024 512 3.7 680 21888 0.495616 0.548864 7.43869 16.5029 25.0682 25.1474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1970 0.001024 512 3.7 680 22032 0.492832 0.5504 13.8668 16.5262 31.518 31.5949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1970 0.001024 512 3.7 680 21888 0.49152 0.550912 9.72966 16.4783 27.3318 27.4081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1970 0.001024 512 3.7 680 21600 0.4936 0.550912 8.61568 16.5266 26.2668 26.3473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1970 0.001024 512 3.7 680 21312 0.485824 0.542496 7.56042 16.1712 24.843 24.9241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1970 0.001024 512 3.7 680 21920 0.49152 0.551808 13.733 16.5205 31.3762 31.4532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1970 0.001024 512 3.7 680 21440 0.487424 0.546976 9.21232 16.345 26.6739 26.7528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1970 0.001024 512 3.7 680 21600 0.488192 0.544576 8.38861 16.4094 25.9119 25.9878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1970 0.001024 512 3.7 680 21120 0.4904 0.54336 7.49059 16.237 24.8455 24.9251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1970 0.001024 512 3.7 680 21888 0.488256 0.549632 13.2473 16.4305 30.7984 30.8747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1970 0.001024 512 3.7 680 21888 0.493568 0.548864 9.27098 16.5044 26.9019 26.9783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1970 0.001024 512 3.7 680 21312 0.485376 0.540992 7.72982 16.1699 25.0124 25.0934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1970 0.001024 512 3.7 680 21504 0.493184 0.54704 7.49478 16.3688 24.9873 25.0624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1970 0.001024 512 3.7 680 21800 0.495808 0.551168 13.2301 16.4498 30.8084 30.8862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1970 0.001024 512 3.7 680 21600 0.493568 0.546368 9.57622 16.382 27.0796 27.1592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1970 0.001024 512 3.7 680 21600 0.497664 0.548256 8.25488 16.4493 25.833 25.9113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1970 0.001024 512 3.7 680 21600 0.49248 0.549792 7.66704 16.5183 25.3079 25.3874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1970 0.001024 512 3.7 672 22080 0.491968 0.553056 11.0346 16.4851 28.6485 28.7273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1970 0.001024 512 3.7 672 22016 0.494304 0.550528 7.08608 16.4944 24.7097 24.7881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1970 0.001024 512 3.7 672 21888 0.489248 0.54576 5.85709 16.4332 23.4066 23.4846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1970 0.001024 512 3.7 672 22080 0.492032 0.552672 10.5368 16.5012 28.1664 28.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1970 0.001024 512 3.7 672 22080 0.493312 0.550912 6.98797 16.5169 24.6322 24.7088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1970 0.001024 512 3.7 672 21840 0.493568 0.548192 5.83475 16.488 23.4458 23.5197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1970 0.001024 512 3.7 672 21984 0.49024 0.550944 13.6479 16.4604 31.2335 31.3133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1970 0.001024 512 3.7 672 21888 0.4896 0.548 8.88934 16.4295 26.4383 26.5134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1970 0.001024 512 3.7 672 21888 0.49152 0.54928 7.63642 16.4666 25.2271 25.3069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1970 0.001024 512 3.7 672 21888 0.494944 0.54976 6.56346 16.506 24.1986 24.2753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1970 0.001024 512 3.7 672 22064 0.492576 0.54912 13.1604 16.4763 30.7621 30.8386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1970 0.001024 512 3.7 672 21952 0.490944 0.546816 8.67338 16.4568 26.2479 26.3248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1970 0.001024 512 3.7 672 21840 0.4944 0.55088 7.14122 16.4759 24.7477 24.8258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1970 0.001024 512 3.7 672 21504 0.487936 0.540608 6.2527 16.2416 23.6018 23.6813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1970 0.001024 512 3.7 672 22016 0.492672 0.550912 12.6702 16.5042 30.3012 30.3766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1970 0.001024 512 3.7 672 21760 0.487648 0.546304 8.37846 16.3778 25.8743 25.9547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1970 0.001024 512 3.7 672 21888 0.493568 0.551008 7.23482 16.4946 24.8555 24.9344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1970 0.001024 512 3.7 672 21504 0.4928 0.549792 6.48614 16.4639 24.0738 24.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1970 0.001024 512 3.7 672 22032 0.495616 0.554752 13.0416 16.5035 30.6774 30.7527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1970 0.001024 512 3.7 672 21888 0.489632 0.55264 9.28973 16.4729 26.8884 26.9638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1970 0.001024 512 3.7 672 21600 0.493312 0.551936 7.79846 16.528 25.4542 25.5308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1970 0.001024 512 3.7 672 21312 0.485376 0.540832 7.72934 16.1701 25.0138 25.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1970 0.001024 512 3.7 672 22080 0.493312 0.550912 13.1576 16.5135 30.7982 30.8737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1970 0.001024 512 3.7 672 21760 0.49152 0.546816 9.17094 16.346 26.6365 26.7146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1970 0.001024 512 3.7 672 21600 0.489568 0.544768 7.8385 16.4084 25.3629 25.4409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1970 0.001024 512 3.7 672 21120 0.489536 0.544864 7.07347 16.2541 24.4449 24.5207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1970 0.001024 512 3.7 700 21952 0.4896 0.55216 11.455 16.4746 29.0527 29.1297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1970 0.001024 512 3.7 700 21888 0.49392 0.550912 7.70294 16.5058 25.3364 25.4153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1970 0.001024 512 3.7 700 21696 0.488032 0.547296 6.40602 16.4306 23.9542 24.0344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1970 0.001024 512 3.7 700 21920 0.495616 0.552896 10.8507 16.4978 28.4811 28.5594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1970 0.001024 512 3.7 700 21920 0.493568 0.5544 7.26531 16.5068 24.9051 24.9897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1970 0.001024 512 3.7 700 21840 0.495328 0.550496 6.08912 16.4924 23.7082 23.7878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1970 0.001024 512 3.7 700 21440 0.487424 0.546816 5.23251 16.344 22.6952 22.7723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1970 0.001024 512 3.7 700 21888 0.49328 0.55136 13.9763 16.46 31.565 31.6416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1970 0.001024 512 3.7 700 21696 0.487296 0.546816 9.02141 16.4283 26.567 26.6486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1970 0.001024 512 3.7 700 21600 0.49312 0.549568 7.52582 16.4778 25.1308 25.2088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1970 0.001024 512 3.7 700 21504 0.495488 0.550912 6.72166 16.5076 24.3567 24.4347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1970 0.001024 512 3.7 700 21952 0.492992 0.550912 13.3692 16.4814 30.9782 31.0579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1970 0.001024 512 3.7 700 21728 0.490784 0.546688 8.86922 16.4516 26.4432 26.5216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1970 0.001024 512 3.7 700 21840 0.493664 0.55136 7.2959 16.4924 24.9144 24.9938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1970 0.001024 512 3.7 700 21056 0.482592 0.540672 6.36198 16.2288 23.697 23.7748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1970 0.001024 512 3.7 700 21888 0.492544 0.55072 13.0724 16.5065 30.7077 30.7861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1970 0.001024 512 3.7 700 21504 0.490432 0.546784 8.62032 16.3631 26.1054 26.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1970 0.001024 512 3.7 700 21504 0.495616 0.550912 7.6887 16.5085 25.3266 25.4054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1970 0.001024 512 3.7 700 21504 0.49152 0.547104 6.828 16.4488 24.4025 24.4816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1970 0.001024 512 3.7 700 21888 0.497824 0.551072 14.0118 16.5242 31.6666 31.7441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1970 0.001024 512 3.7 700 21600 0.493088 0.548896 9.92259 16.4727 27.5174 27.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1970 0.001024 512 3.7 700 21600 0.496096 0.552064 8.36339 16.5245 26.0172 26.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1970 0.001024 512 3.7 700 20736 0.486464 0.54272 7.82157 16.1885 25.1184 25.1969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1970 0.001024 512 3.7 700 20880 0.4936 0.544064 7.34717 16.3335 24.8001 24.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1970 0.001024 512 3.7 700 21920 0.493184 0.55296 13.5926 16.5003 31.2202 31.3003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1970 0.001024 512 3.7 700 21440 0.490272 0.544768 9.59078 16.3595 27.0676 27.1462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1970 0.001024 512 3.7 700 21600 0.48864 0.54512 8.23936 16.4172 25.772 25.8495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1970 0.001024 512 3.7 700 21120 0.489472 0.543392 7.44339 16.2487 24.806 24.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1970 0.001024 512 3.7 700 21600 0.49152 0.550912 8.0217 16.5078 25.6567 25.7352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1970 0.001024 512 3.7 660 22080 0.489696 0.54784 10.2133 16.4716 27.8041 27.8823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1970 0.001024 512 3.7 660 22016 0.494016 0.548832 6.72992 16.4905 24.3494 24.4281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1970 0.001024 512 3.7 660 21888 0.49232 0.546816 5.7633 16.4447 23.3303 23.4081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1970 0.001024 512 3.7 660 21760 0.490272 0.546816 4.95398 16.3636 22.4375 22.5169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1970 0.001024 512 3.7 660 22080 0.495616 0.552128 13.1953 16.4905 30.8167 30.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1970 0.001024 512 3.7 660 22080 0.49216 0.549024 8.6807 16.5022 26.3066 26.3902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1970 0.001024 512 3.7 660 21840 0.493952 0.54944 7.28861 16.4892 24.902 24.9805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1970 0.001024 512 3.7 660 21760 0.489632 0.546016 6.2048 16.3459 23.6694 23.7486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1970 0.001024 512 3.7 660 22080 0.490368 0.550912 12.621 16.4716 30.2149 30.2918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1970 0.001024 512 3.7 660 21888 0.49152 0.546304 8.36787 16.4406 25.9286 26.0055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1970 0.001024 512 3.7 660 21888 0.490368 0.548896 6.94666 16.4596 24.5271 24.6049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1970 0.001024 512 3.7 660 21888 0.49248 0.548896 6.22749 16.493 23.8451 23.9241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1970 0.001024 512 3.7 660 21600 0.48864 0.548 5.32954 16.4061 22.8546 22.9325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1970 0.001024 512 3.7 660 22064 0.494176 0.550784 11.7801 16.4909 29.3994 29.4769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1970 0.001024 512 3.7 660 21952 0.489344 0.545376 8.02838 16.4406 25.5865 25.6661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1970 0.001024 512 3.7 660 21840 0.497472 0.549536 6.82474 16.491 24.4449 24.5248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1970 0.001024 512 3.7 660 21504 0.485056 0.540672 6.07069 16.2302 23.4077 23.4845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1970 0.001024 512 3.7 660 21840 0.496448 0.5512 5.38829 16.4773 22.9963 23.0741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1970 0.001024 512 3.7 660 22016 0.493728 0.550464 11.629 16.4904 29.2477 29.3253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1970 0.001024 512 3.7 660 21760 0.49072 0.547232 7.97792 16.384 25.483 25.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1970 0.001024 512 3.7 660 21888 0.493088 0.548512 6.9383 16.6535 24.7169 24.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1970 0.001024 512 3.7 660 21504 0.495648 0.549632 6.03085 16.4532 23.6148 23.6934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1970 0.001024 512 3.7 660 21120 0.492672 0.54112 5.63709 16.2385 22.992 23.0726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1970 0.001024 512 3.7 704 21952 0.49136 0.550496 10.6018 16.4868 28.2135 28.2914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1970 0.001024 512 3.7 704 21888 0.494976 0.549792 7.01366 16.5122 24.6538 24.7318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1970 0.001024 512 3.7 704 21696 0.486176 0.548864 5.79987 16.4293 23.3473 23.4275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1970 0.001024 512 3.7 704 21504 0.490272 0.546816 5.1896 16.3686 22.6747 22.7569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1970 0.001024 512 3.7 704 21920 0.49536 0.551872 13.5627 16.4904 31.1819 31.2612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1970 0.001024 512 3.7 704 21920 0.49152 0.550912 8.9457 16.5189 26.5883 26.6677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1970 0.001024 512 3.7 704 21840 0.49664 0.550912 7.37914 16.4893 24.9984 25.0773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1970 0.001024 512 3.7 704 21440 0.48752 0.545728 6.2545 16.3425 23.7109 23.7878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1970 0.001024 512 3.7 704 21600 0.492672 0.546016 5.86506 16.3834 23.3706 23.4485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1970 0.001024 512 3.7 704 21888 0.491872 0.549856 12.9337 16.4583 30.5176 30.5967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1970 0.001024 512 3.7 704 21696 0.489472 0.546592 8.41549 16.4337 25.9644 26.0445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1970 0.001024 512 3.7 704 21600 0.49152 0.552064 7.11418 16.4568 24.698 24.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1970 0.001024 512 3.7 704 21504 0.496832 0.54752 6.43686 16.4935 24.062 24.1298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1970 0.001024 512 3.7 704 21600 0.489504 0.546816 5.40298 16.41 22.9304 23.0093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1970 0.001024 512 3.7 704 21952 0.493344 0.550944 12.1305 16.4879 29.7478 29.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1970 0.001024 512 3.7 704 21728 0.4896 0.550688 8.20451 16.4342 25.7612 25.8396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1970 0.001024 512 3.7 704 21840 0.493824 0.550944 6.9888 16.4763 24.5929 24.6702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1970 0.001024 512 3.7 704 21056 0.484896 0.539712 6.20221 16.2125 23.5239 23.6011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1970 0.001024 512 3.7 704 21280 0.493568 0.55184 5.49744 16.4911 23.1159 23.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1970 0.001024 512 3.7 704 21888 0.493376 0.550912 12.1819 16.4986 29.8061 29.8845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1970 0.001024 512 3.7 704 21504 0.489856 0.54608 8.27066 16.3767 25.7653 25.8417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1970 0.001024 512 3.7 704 21504 0.495104 0.549408 7.14701 16.4888 24.765 24.8443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1970 0.001024 512 3.7 704 21504 0.49152 0.548864 6.26624 16.4492 23.8364 23.9162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1970 0.001024 512 3.7 704 21120 0.489472 0.542784 5.90234 16.2543 23.2708 23.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1970 0.001024 512 3.7 704 20736 0.49056 0.544864 5.64038 16.3762 23.1374 23.2152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1970 0.001024 512 3.7 768 21760 0.491552 0.550592 11.6302 16.5064 29.2626 29.3395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1970 0.001024 512 3.7 768 21696 0.488 0.550848 12.7302 16.4859 30.3377 30.4148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1970 0.001024 512 3.7 768 21632 0.49392 0.552192 8.65411 16.5031 26.285 26.3682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1970 0.001024 512 3.7 768 21504 0.492384 0.548288 7.38864 16.4433 24.9539 25.0332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1970 0.001024 512 3.7 768 21248 0.492704 0.548064 6.52896 16.3762 24.026 24.1052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1970 0.001024 512 3.7 768 21120 0.489472 0.544992 5.77341 16.3585 23.2465 23.3258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1970 0.001024 512 3.7 768 21504 0.496096 0.550784 5.60838 16.4979 23.2325 23.3103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1970 0.001024 512 3.7 768 21056 0.487872 0.541824 5.56851 16.2291 22.9089 22.9886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1970 0.001024 512 3.7 768 20992 0.493568 0.548672 5.50554 16.4452 23.08 23.1562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1970 0.001024 512 3.7 660 21504 0.485376 0.540576 4.30784 16.2176 21.634 21.7129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1970 0.001024 512 3.7 704 21056 0.486272 0.54272 4.52099 16.2165 21.848 21.9278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1970 0.001024 512 3.7 700 21280 0.495776 0.550848 4.56662 16.4812 22.1775 22.2579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1970 0.001024 512 3.7 672 21840 0.50032 0.550688 4.55562 16.4936 22.1819 22.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1970 0.001024 512 3.7 672 21760 0.489792 0.547232 4.79757 16.3846 22.3021 22.3787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1970 0.001024 512 3.7 672 20160 0.480384 0.53248 6.37747 15.9125 23.3843 23.4643
