#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jul 16 18:01:28 2022
# Process ID: 2396
# Current directory: C:/Users/user/Desktop/programming/VLSI_MODULE/ALU_DESIGN
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10324 C:\Users\user\Desktop\programming\VLSI_MODULE\ALU_DESIGN\ALU_DESIGN.xpr
# Log file: C:/Users/user/Desktop/programming/VLSI_MODULE/ALU_DESIGN/vivado.log
# Journal file: C:/Users/user/Desktop/programming/VLSI_MODULE/ALU_DESIGN\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Desktop/programming/VLSI_MODULE/ALU_DESIGN/ALU_DESIGN.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 789.781 ; gain = 66.973
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul 16 18:04:09 2022...
in 'C:/Users/user/Desktop/programming/VLSI_MODULE/ALU_DESIGN/ALU_DESIGN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Alu4_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/programming/VLSI_MODULE/ALU_DESIGN/ALU_DESIGN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Alu4_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/programming/VLSI_MODULE/ALU_DESIGN/ALU_DESIGN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 05e3f55e4983498dbcaacadf0b97f039 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Alu4_tb_behav xil_defaultlib.Alu4_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/programming/VLSI_MODULE/ALU_DESIGN/ALU_DESIGN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Alu4_tb_behav -key {Behavioral:sim_1:Functional:Alu4_tb} -tclbatch {Alu4_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Alu4_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 A= 0110 B = 0010 ALU_Sel = 000 ALU_Result = 1000
                 100 A= 0110 B = 0010 ALU_Sel = 001 ALU_Result = 0100
                 200 A= 0110 B = 0010 ALU_Sel = 010 ALU_Result = xxxx
                 300 A= 0110 B = 0010 ALU_Sel = 011 ALU_Result = xxxx
                 400 A= 0110 B = 0010 ALU_Sel = 100 ALU_Result = 0010
                 500 A= 0110 B = 0010 ALU_Sel = 101 ALU_Result = 0110
                 600 A= 0110 B = 0010 ALU_Sel = 110 ALU_Result = 0100
                 700 A= 0110 B = 0010 ALU_Sel = 111 ALU_Result = 1001
                 800 A= 0110 B = 0010 ALU_Sel = 000 ALU_Result = 1000
                 900 A= 0110 B = 0010 ALU_Sel = 001 ALU_Result = 0100
                1000 A= 0110 B = 0010 ALU_Sel = 010 ALU_Result = xxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Alu4_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 839.719 ; gain = 21.777
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 844.031 ; gain = 1.691
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul 16 18:03:00 2022...
