#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jan 12 15:28:48 2023
# Process ID: 215958
# Current directory: /home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.runs/synth_1
# Command line: vivado -log bd_0_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl
# Log file: /home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.runs/synth_1/bd_0_wrapper.vds
# Journal file: /home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.runs/synth_1/vivado.jou
# Running On: liara, OS: Linux, CPU Frequency: 1345.560 MHz, CPU Physical cores: 8, Host memory: 32551 MB
#-----------------------------------------------------------
source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 32789
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1716.891 ; gain = 87.992 ; free physical = 9212 ; free virtual = 14909
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 216301
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3051.242 ; gain = 232.797 ; free physical = 7059 ; free virtual = 12727
Synthesis current peak Physical Memory [PSS] (MB): peak = 2351.340; parent = 2178.459; children = 172.881
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4009.840; parent = 3054.215; children = 955.625
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.runs/synth_1/.Xil/Vivado-215958-liara/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.runs/synth_1/.Xil/Vivado-215958-liara/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3122.180 ; gain = 303.734 ; free physical = 6952 ; free virtual = 12621
Synthesis current peak Physical Memory [PSS] (MB): peak = 2351.340; parent = 2178.459; children = 172.881
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4077.809; parent = 3122.184; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3139.992 ; gain = 321.547 ; free physical = 6929 ; free virtual = 12597
Synthesis current peak Physical Memory [PSS] (MB): peak = 2351.340; parent = 2178.459; children = 172.881
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4095.621; parent = 3139.996; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3139.992 ; gain = 321.547 ; free physical = 6924 ; free virtual = 12592
Synthesis current peak Physical Memory [PSS] (MB): peak = 2351.340; parent = 2178.459; children = 172.881
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4095.621; parent = 3139.996; children = 955.625
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3139.992 ; gain = 0.000 ; free physical = 6910 ; free virtual = 12579
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/corr_accel.xdc]
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3219.867 ; gain = 0.000 ; free physical = 5832 ; free virtual = 11503
Finished Parsing XDC File [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/corr_accel.xdc]
Parsing XDC File [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3219.867 ; gain = 0.000 ; free physical = 5830 ; free virtual = 11501
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3219.867 ; gain = 0.000 ; free physical = 5816 ; free virtual = 11487
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3219.867 ; gain = 401.422 ; free physical = 5753 ; free virtual = 11425
Synthesis current peak Physical Memory [PSS] (MB): peak = 2351.340; parent = 2178.459; children = 172.881
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4143.480; parent = 3187.855; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3219.867 ; gain = 401.422 ; free physical = 5753 ; free virtual = 11425
Synthesis current peak Physical Memory [PSS] (MB): peak = 2351.340; parent = 2178.459; children = 172.881
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4143.480; parent = 3187.855; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3219.867 ; gain = 401.422 ; free physical = 5753 ; free virtual = 11425
Synthesis current peak Physical Memory [PSS] (MB): peak = 2351.340; parent = 2178.459; children = 172.881
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4143.480; parent = 3187.855; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3219.867 ; gain = 401.422 ; free physical = 5750 ; free virtual = 11422
Synthesis current peak Physical Memory [PSS] (MB): peak = 2351.340; parent = 2178.459; children = 172.881
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4143.480; parent = 3187.855; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3219.867 ; gain = 401.422 ; free physical = 5672 ; free virtual = 11348
Synthesis current peak Physical Memory [PSS] (MB): peak = 2351.340; parent = 2178.459; children = 172.881
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4143.480; parent = 3187.855; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 3681.039 ; gain = 862.594 ; free physical = 5018 ; free virtual = 10699
Synthesis current peak Physical Memory [PSS] (MB): peak = 2892.671; parent = 2731.677; children = 172.881
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4636.668; parent = 3681.043; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 3681.039 ; gain = 862.594 ; free physical = 5011 ; free virtual = 10692
Synthesis current peak Physical Memory [PSS] (MB): peak = 2892.857; parent = 2731.874; children = 172.881
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4636.668; parent = 3681.043; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 3700.070 ; gain = 881.625 ; free physical = 5007 ; free virtual = 10687
Synthesis current peak Physical Memory [PSS] (MB): peak = 2893.447; parent = 2732.464; children = 172.881
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4655.699; parent = 3700.074; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 3706.008 ; gain = 887.562 ; free physical = 4853 ; free virtual = 10534
Synthesis current peak Physical Memory [PSS] (MB): peak = 2893.639; parent = 2732.655; children = 172.881
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4661.637; parent = 3706.012; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 3706.008 ; gain = 887.562 ; free physical = 4850 ; free virtual = 10531
Synthesis current peak Physical Memory [PSS] (MB): peak = 2893.654; parent = 2732.671; children = 172.881
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4661.637; parent = 3706.012; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 3706.008 ; gain = 887.562 ; free physical = 4846 ; free virtual = 10528
Synthesis current peak Physical Memory [PSS] (MB): peak = 2893.670; parent = 2732.687; children = 172.881
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4661.637; parent = 3706.012; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 3706.008 ; gain = 887.562 ; free physical = 4840 ; free virtual = 10521
Synthesis current peak Physical Memory [PSS] (MB): peak = 2893.686; parent = 2732.702; children = 172.881
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4661.637; parent = 3706.012; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 3706.008 ; gain = 887.562 ; free physical = 4836 ; free virtual = 10518
Synthesis current peak Physical Memory [PSS] (MB): peak = 2893.686; parent = 2732.702; children = 172.881
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4661.637; parent = 3706.012; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 3706.008 ; gain = 887.562 ; free physical = 4833 ; free virtual = 10515
Synthesis current peak Physical Memory [PSS] (MB): peak = 2893.701; parent = 2732.718; children = 172.881
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4661.637; parent = 3706.012; children = 955.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 3706.008 ; gain = 887.562 ; free physical = 4830 ; free virtual = 10512
Synthesis current peak Physical Memory [PSS] (MB): peak = 2893.732; parent = 2732.749; children = 172.881
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4661.637; parent = 3706.012; children = 955.625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 3706.008 ; gain = 807.688 ; free physical = 4871 ; free virtual = 10552
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 3706.016 ; gain = 887.562 ; free physical = 4868 ; free virtual = 10550
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3706.016 ; gain = 0.000 ; free physical = 4859 ; free virtual = 10541
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3746.664 ; gain = 0.000 ; free physical = 4855 ; free virtual = 10536
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 942b0c8c
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 3746.664 ; gain = 1969.055 ; free physical = 5047 ; free virtual = 10728
INFO: [Common 17-1381] The checkpoint '/home/derumigny/FPGA/data/2023-FCCM/copy-max-sharing/zcu104/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 12 15:30:00 2023...
