% Here we define our acronyms
% USAGE
% use \newacronym{label}{short}{long} for new entries
% call the entries with following command
% \gls{label} to call
% \glspl{lable} to call plural
% \Gls{label} to call with first letter of long name capitalized
% \Glspl{label} to call with first letter of long name capitalized and plural
% If you have an entry where you need a special pluralization (instead of just adding an s to the last word) use the longplural option
% \newacronym[longplural=xxx]{label}{short}{long}

% How to compile
% run pdflatex and afterwards makeglossaries and then pdflatex again

\newacronym[longplural=downlink data]{dld}{DLD}{downlink data}
\newacronym[longplural=uplink data]{uld}{ULD}{uplink data}
\newacronym{adc}{ADC}{analog-to-digital converter}
\newacronym{afe}{AFE}{analog-front end}
\newacronym{agu}{AGU}{address generation unit}
\newacronym{ahb}{AHB}{Advanced High-Performance Bus}
\newacronym{asip}{ASIP}{application-specific instruction processor}
\newacronym{awgn}{AWGN}{additive white Gaussian noise}
\newacronym{bb}{BB}{baseband}
\newacronym{ber}{BER}{Bit Error Rate}
\newacronym{bi}{BI}{bus interface}
\newacronym{bs}{BS}{base station}
\newacronym{bw}{BW}{bandwidth}
\newacronym{ce}{CE}{channel estimation}
\newacronym{cm}{CM}{core manager}
\newacronym{cp}{CP}{cyclic prefix}
\newacronym{cpu}{CPU}{central processing unit}
\newacronym{csi}{CSI}{channel state information}
\newacronym{cs}{CS}{circuit-switched}
\newacronym{dac}{DAC}{digital-to-analog converter}
\newacronym{dfe}{DFE}{digital front end}
\newacronym{dlp}{DLP}{data-level parallelism}
\newacronym{dl}{DL}{down-link}
\newacronym{dma}{DMA}{direct memory access}
\newacronym{dsp}{DSP}{digital signal processing}
\newacronym{dram}{DRAM}{Dynamic \gls{ram}}
\newacronym{dvs}{DVS}{dynamic voltage scaling}
\newacronym{ecc}{ECC}{error-correcting code}
\newacronym{eda}{EDA}{electronic design automation}
\newacronym{evm}{EVM}{error vector magnitude}
\newacronym{fdd}{FDD}{frequency-division duplex}
\newacronym{fe}{FE}{Front-End}
\newacronym{fft}{FFT}{fast-Fourier transform}
\newacronym{fifo}{FIFO}{first-in first-out}
\newacronym{fpga}{FPGA}{Field Programmable Gate Array}
\newacronym{gals}{GALS}{globally-asynchronous locally-synchronous}
\newacronym{ggm}{GGM}{general Gram matrix}
\newacronym{gpp}{GPP}{General Purpose Processor}
\newacronym{gpu}{GPU}{graphical processing unit}
\newacronym{gp}{GP}{general-purpose}
\newacronym{gps}{GPS}{Global Positioning System}
\newacronym{hdl}{HDL}{hardware description language}
\newacronym{hls}{HLS}{high-level synthesis}
\newacronym{hw}{HW}{hardware}
\newacronym{ifft}{IFFT}{inverse \gls{fft}}
\newacronym{iid}{iid}{independent and identically distributed}
\newacronym{ip}{IP}{intellectual property}
\newacronym{iot}{IoT}{internet of things}
\newacronym{ltea}{LTE-A}{long-term evolution advanced}
\newacronym{lte}{LTE}{long-term evolution}
\newacronym{lumami}{LuMaMi}{Lund University \gls{mami}}
\newacronym{lut}{LUT}{lookup-table}
\newacronym{macl}{MACL}{medium-access control layer}
\newacronym{mac}{MAC}{multiply-accumulate units}
\newacronym{mami}{MaMi}{massive \gls{mimo}}
\newacronym{mf}{MF}{matched-filter}
\newacronym{mimo}{MIMO}{multiple-input multiple-output}
\newacronym{mrc}{MRC}{maximum ratio combining}
\newacronym{mrt}{MRT}{maximum ratio transmission}
\newacronym{mumimo}{MU-MIMO}{multi-user \gls{mimo}}
\newacronym{mmse}{MMSE}{minimum \gls{mse}}
\newacronym{mse}{MSE}{mean-square error}
\newacronym{ni}{NI}{National Instruments}
\newacronym{noc}{NoC}{network-on chip}
\newacronym{ocp}{OCP}{Open Core Protocol}
\newacronym{ofdm}{OFDM}{Orthogonal Frequency Division Multiplexing}
\newacronym{pa}{PA}{power amplifier}
\newacronym{p2p}{P2P}{peer-to-peer}
\newacronym{pap}{PAP}{per-antenna processing}
\newacronym{pcie}{PCIe}{Peripheral Component Interconnect Express}
\newacronym{pe}{PE}{processing element}
\newacronym{per}{PER}{packet error rate}
\newacronym{psp}{PSP}{per-subcarrier processing}
\newacronym{ps}{PS}{packet-switched}
\newacronym{pup}{PUP}{per-user processing}
\newacronym{papr}{PAPR}{peak-to-average power ratio}
\newacronym{pss}{PSS}{Primary Synchronisation Signal}
\newacronym{qam}{QAM}{quadrature amplitude modulation}
\newacronym{ram}{RAM}{Random Access Memory}
\newacronym{rf}{RF}{radio-frequency}
\newacronym{rlc}{RLC}{Reconfigurable Logic Core}
\newacronym{rgf}{RGF}{register-file}
\newacronym{risc}{RISC}{reduced-instruction set computer}
\newacronym{rx}{RX}{receiver}
\newacronym{rzf}{RZF}{regularized \gls{zf}}
\newacronym{sdr}{SDR}{Software-Defined Radio}
\newacronym{simd}{SIMD}{single instruction multiple data}
\newacronym{snr}{SNR}{signal-to-noise ratio}
\newacronym{soc}{SoC}{system-on chip}
\newacronym{tdd}{TDD}{time-division duplex}
\newacronym{tdm}{TDM}{time-division multiplexing}
\newacronym{tx}{TX}{transmitter}
\newacronym{ota}{OTA}{over-the-air}
\newacronym{ue}{UE}{user equipment}
\newacronym{upa}{UPA}{user processing accelerator}
\newacronym{ulp}{ULP}{uplink pilot}
\newacronym{ul}{UL}{up-link}
\newacronym{vliw}{VLIW}{very large instruction word}
\newacronym{vlsi}{VLSI}{very-large scale integration}
\newacronym{zf}{ZF}{zero-forcing}
\newacronym{plm}{PLM}{parallel memory}

