Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu May  5 21:34:54 2022
| Host         : daniel-VirtualBox running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (88)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (317)
5. checking no_input_delay (18)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (88)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: afe_dclkp (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: afe_fclkp (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (317)
--------------------------------------------------
 There are 299 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.676        0.000                      0                 5481        0.040        0.000                      0                 5481        4.500        0.000                       0                   775  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100              0.676        0.000                      0                 5161        0.040        0.000                      0                 5161        4.500        0.000                       0                   775  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk100             clk100                   0.768        0.000                      0                  320        0.986        0.000                      0                  320  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        0.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 frequencyRdEnable_reg/C
                            (falling edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_201/genblk5_0.fifo_36_bl.fifo_36_bl/RDEN
                            (rising edge-triggered cell FIFO36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100 rise@10.000ns - clk100 fall@5.000ns)
  Data Path Delay:        3.674ns  (logic 0.772ns (21.012%)  route 2.902ns (78.988%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 15.167 - 10.000 ) 
    Source Clock Delay      (SCD):    5.426ns = ( 10.426 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 fall edge)     5.000     5.000 f  
    R4                                                0.000     5.000 f  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 f  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.114     8.589    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.685 f  BUFG/O
                         net (fo=30, routed)          1.741    10.426    invSysClk_O
    SLICE_X36Y163        FDRE                                         r  frequencyRdEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y163        FDRE (Prop_fdre_C_Q)         0.524    10.950 r  frequencyRdEnable_reg/Q
                         net (fo=12, routed)          1.146    12.096    FIFO_DUALCLOCK_MACRO_241/frequencyRdEnable
    SLICE_X36Y143        LUT2 (Prop_lut2_I1_O)        0.124    12.220 f  FIFO_DUALCLOCK_MACRO_241/genblk5_0.fifo_36_bl.fifo_36_bl_i_3__11/O
                         net (fo=4, routed)           0.294    12.514    FIFO_DUALCLOCK_MACRO_201/genblk5_0.fifo_36_bl.fifo_36_bl_0
    SLICE_X36Y143        LUT6 (Prop_lut6_I4_O)        0.124    12.638 r  FIFO_DUALCLOCK_MACRO_201/genblk5_0.fifo_36_bl.fifo_36_bl_i_1__84/O
                         net (fo=1, routed)           1.462    14.100    FIFO_DUALCLOCK_MACRO_201/fsmreadfifo5_enableReadingFIFO
    RAMB36_X1Y24         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_201/genblk5_0.fifo_36_bl.fifo_36_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.668    15.167    FIFO_DUALCLOCK_MACRO_201/out
    RAMB36_X1Y24         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_201/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                         clock pessimism              0.071    15.238    
                         clock uncertainty           -0.035    15.202    
    RAMB36_X1Y24         FIFO36E1 (Setup_fifo36e1_RDCLK_RDEN)
                                                     -0.427    14.775    FIFO_DUALCLOCK_MACRO_201/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                         -14.100    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 memoryAdressed_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auxSysTxData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100 rise@10.000ns - clk100 fall@5.000ns)
  Data Path Delay:        4.046ns  (logic 0.831ns (20.540%)  route 3.215ns (79.460%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.441ns = ( 10.441 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 fall edge)     5.000     5.000 f  
    R4                                                0.000     5.000 f  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 f  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.114     8.589    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.685 f  BUFG/O
                         net (fo=30, routed)          1.756    10.441    invSysClk_O
    SLICE_X23Y155        FDRE                                         r  memoryAdressed_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y155        FDRE (Prop_fdre_C_Q)         0.459    10.900 r  memoryAdressed_reg[0]/Q
                         net (fo=72, routed)          1.556    12.456    FIFO_DUALCLOCK_MACRO_120/user_led2_OBUF
    SLICE_X23Y182        LUT6 (Prop_lut6_I4_O)        0.124    12.580 r  FIFO_DUALCLOCK_MACRO_120/auxSysTxData[3]_i_7/O
                         net (fo=1, routed)           0.607    13.187    FIFO_DUALCLOCK_MACRO_120/auxSysTxData[3]_i_7_n_0
    SLICE_X23Y177        LUT5 (Prop_lut5_I0_O)        0.124    13.311 r  FIFO_DUALCLOCK_MACRO_120/auxSysTxData[3]_i_3/O
                         net (fo=1, routed)           1.052    14.362    FIFO_DUALCLOCK_MACRO_121/auxSysTxData_reg[3]
    SLICE_X23Y157        LUT6 (Prop_lut6_I3_O)        0.124    14.486 r  FIFO_DUALCLOCK_MACRO_121/auxSysTxData[3]_i_1/O
                         net (fo=1, routed)           0.000    14.486    auxSysTxData_fsm1_next_value1[3]
    SLICE_X23Y157        FDRE                                         r  auxSysTxData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.637    15.136    sys_clk
    SLICE_X23Y157        FDRE                                         r  auxSysTxData_reg[3]/C
                         clock pessimism              0.071    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X23Y157        FDRE (Setup_fdre_C_D)        0.031    15.202    auxSysTxData_reg[3]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -14.486    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 memoryAdressed_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auxSysTxData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100 rise@10.000ns - clk100 fall@5.000ns)
  Data Path Delay:        3.939ns  (logic 1.099ns (27.902%)  route 2.840ns (72.098%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.441ns = ( 10.441 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 fall edge)     5.000     5.000 f  
    R4                                                0.000     5.000 f  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 f  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.114     8.589    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.685 f  BUFG/O
                         net (fo=30, routed)          1.756    10.441    invSysClk_O
    SLICE_X23Y155        FDRE                                         r  memoryAdressed_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y155        FDRE (Prop_fdre_C_Q)         0.459    10.900 r  memoryAdressed_reg[0]/Q
                         net (fo=72, routed)          1.900    12.799    FIFO_DUALCLOCK_MACRO_280/user_led2_OBUF
    SLICE_X23Y185        LUT6 (Prop_lut6_I4_O)        0.124    12.923 r  FIFO_DUALCLOCK_MACRO_280/auxSysTxData[7]_i_9/O
                         net (fo=1, routed)           0.000    12.923    FIFO_DUALCLOCK_MACRO_120/auxSysTxData_reg[7]
    SLICE_X23Y185        MUXF7 (Prop_muxf7_I1_O)      0.217    13.140 r  FIFO_DUALCLOCK_MACRO_120/auxSysTxData_reg[7]_i_6/O
                         net (fo=1, routed)           0.940    14.080    FIFO_DUALCLOCK_MACRO_41/auxSysTxData_reg[7]_1
    SLICE_X23Y165        LUT6 (Prop_lut6_I5_O)        0.299    14.379 r  FIFO_DUALCLOCK_MACRO_41/auxSysTxData[7]_i_2/O
                         net (fo=1, routed)           0.000    14.379    auxSysTxData_fsm1_next_value1[7]
    SLICE_X23Y165        FDRE                                         r  auxSysTxData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.632    15.131    sys_clk
    SLICE_X23Y165        FDRE                                         r  auxSysTxData_reg[7]/C
                         clock pessimism              0.071    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X23Y165        FDRE (Setup_fdre_C_D)        0.031    15.197    auxSysTxData_reg[7]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -14.379    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 frequencyRdEnable_reg/C
                            (falling edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_161/genblk5_0.fifo_36_bl.fifo_36_bl/RDEN
                            (rising edge-triggered cell FIFO36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100 rise@10.000ns - clk100 fall@5.000ns)
  Data Path Delay:        3.525ns  (logic 0.772ns (21.901%)  route 2.753ns (78.099%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.426ns = ( 10.426 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 fall edge)     5.000     5.000 f  
    R4                                                0.000     5.000 f  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 f  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.114     8.589    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.685 f  BUFG/O
                         net (fo=30, routed)          1.741    10.426    invSysClk_O
    SLICE_X36Y163        FDRE                                         r  frequencyRdEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y163        FDRE (Prop_fdre_C_Q)         0.524    10.950 r  frequencyRdEnable_reg/Q
                         net (fo=12, routed)          1.146    12.096    FIFO_DUALCLOCK_MACRO_241/frequencyRdEnable
    SLICE_X36Y143        LUT2 (Prop_lut2_I1_O)        0.124    12.220 f  FIFO_DUALCLOCK_MACRO_241/genblk5_0.fifo_36_bl.fifo_36_bl_i_3__11/O
                         net (fo=4, routed)           0.603    12.823    FIFO_DUALCLOCK_MACRO_161/genblk5_0.fifo_36_bl.fifo_36_bl_0
    SLICE_X36Y141        LUT6 (Prop_lut6_I4_O)        0.124    12.947 r  FIFO_DUALCLOCK_MACRO_161/genblk5_0.fifo_36_bl.fifo_36_bl_i_1__81/O
                         net (fo=1, routed)           1.004    13.951    FIFO_DUALCLOCK_MACRO_161/fsmreadfifo4_enableReadingFIFO
    RAMB36_X1Y27         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_161/genblk5_0.fifo_36_bl.fifo_36_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.683    15.182    FIFO_DUALCLOCK_MACRO_161/out
    RAMB36_X1Y27         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_161/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                         clock pessimism              0.071    15.253    
                         clock uncertainty           -0.035    15.217    
    RAMB36_X1Y27         FIFO36E1 (Setup_fifo36e1_RDCLK_RDEN)
                                                     -0.427    14.790    FIFO_DUALCLOCK_MACRO_161/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                         -13.951    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 FSM_sequential_fsmframedefault_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            readyToSendData_reg/D
                            (falling edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100 fall@5.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.766ns (20.379%)  route 2.993ns (79.621%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 10.128 - 5.000 ) 
    Source Clock Delay      (SCD):    5.634ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.949     5.634    sys_clk
    SLICE_X8Y214         FDRE                                         r  FSM_sequential_fsmframedefault_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y214         FDRE (Prop_fdre_C_Q)         0.518     6.152 f  FSM_sequential_fsmframedefault_state_reg[0]/Q
                         net (fo=6, routed)           1.171     7.323    FIFO_DUALCLOCK_MACRO_240/fsmframedefault_state[0]
    SLICE_X18Y212        LUT5 (Prop_lut5_I3_O)        0.124     7.447 r  FIFO_DUALCLOCK_MACRO_240/user_led7_OBUF_inst_i_1/O
                         net (fo=59, routed)          1.822     9.269    FIFO_DUALCLOCK_MACRO/user_led7_OBUF
    SLICE_X20Y170        LUT6 (Prop_lut6_I3_O)        0.124     9.393 r  FIFO_DUALCLOCK_MACRO/readyToSendData_i_1/O
                         net (fo=1, routed)           0.000     9.393    FIFO_DUALCLOCK_MACRO_n_31
    SLICE_X20Y170        FDRE                                         r  readyToSendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 fall edge)     5.000     5.000 f  
    R4                                                0.000     5.000 f  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 f  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.004     8.409    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.500 f  BUFG/O
                         net (fo=30, routed)          1.629    10.128    invSysClk_O
    SLICE_X20Y170        FDRE                                         r  readyToSendData_reg/C  (IS_INVERTED)
                         clock pessimism              0.071    10.199    
                         clock uncertainty           -0.035    10.163    
    SLICE_X20Y170        FDRE (Setup_fdre_C_D)        0.082    10.245    readyToSendData_reg
  -------------------------------------------------------------------
                         required time                         10.245    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 frequencyRdEnable_reg/C
                            (falling edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_241/genblk5_0.fifo_36_bl.fifo_36_bl/RDEN
                            (rising edge-triggered cell FIFO36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100 rise@10.000ns - clk100 fall@5.000ns)
  Data Path Delay:        3.507ns  (logic 0.772ns (22.016%)  route 2.735ns (77.984%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.426ns = ( 10.426 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 fall edge)     5.000     5.000 f  
    R4                                                0.000     5.000 f  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 f  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.114     8.589    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.685 f  BUFG/O
                         net (fo=30, routed)          1.741    10.426    invSysClk_O
    SLICE_X36Y163        FDRE                                         r  frequencyRdEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y163        FDRE (Prop_fdre_C_Q)         0.524    10.950 r  frequencyRdEnable_reg/Q
                         net (fo=12, routed)          1.146    12.096    FIFO_DUALCLOCK_MACRO_241/frequencyRdEnable
    SLICE_X36Y143        LUT2 (Prop_lut2_I1_O)        0.124    12.220 f  FIFO_DUALCLOCK_MACRO_241/genblk5_0.fifo_36_bl.fifo_36_bl_i_3__11/O
                         net (fo=4, routed)           0.467    12.687    FIFO_DUALCLOCK_MACRO_241/memoryAdressed_reg[2]
    SLICE_X36Y142        LUT6 (Prop_lut6_I4_O)        0.124    12.811 r  FIFO_DUALCLOCK_MACRO_241/genblk5_0.fifo_36_bl.fifo_36_bl_i_1__85/O
                         net (fo=1, routed)           1.121    13.932    FIFO_DUALCLOCK_MACRO_241/fsmreadfifo6_enableReadingFIFO
    RAMB36_X1Y26         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_241/genblk5_0.fifo_36_bl.fifo_36_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.679    15.178    FIFO_DUALCLOCK_MACRO_241/out
    RAMB36_X1Y26         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_241/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                         clock pessimism              0.071    15.249    
                         clock uncertainty           -0.035    15.213    
    RAMB36_X1Y26         FIFO36E1 (Setup_fifo36e1_RDCLK_RDEN)
                                                     -0.427    14.786    FIFO_DUALCLOCK_MACRO_241/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                         -13.932    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 FSM_sequential_fsmframedefault_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            writeCounter_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100 fall@5.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.766ns (22.225%)  route 2.681ns (77.775%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 10.139 - 5.000 ) 
    Source Clock Delay      (SCD):    5.634ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.949     5.634    sys_clk
    SLICE_X8Y214         FDRE                                         r  FSM_sequential_fsmframedefault_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y214         FDRE (Prop_fdre_C_Q)         0.518     6.152 f  FSM_sequential_fsmframedefault_state_reg[0]/Q
                         net (fo=6, routed)           1.171     7.323    FIFO_DUALCLOCK_MACRO_240/fsmframedefault_state[0]
    SLICE_X18Y212        LUT5 (Prop_lut5_I3_O)        0.124     7.447 r  FIFO_DUALCLOCK_MACRO_240/user_led7_OBUF_inst_i_1/O
                         net (fo=59, routed)          0.959     8.406    FIFO_DUALCLOCK_MACRO/user_led7_OBUF
    SLICE_X21Y195        LUT3 (Prop_lut3_I0_O)        0.124     8.530 r  FIFO_DUALCLOCK_MACRO/writeCounter[10]_i_1/O
                         net (fo=11, routed)          0.551     9.081    readyToSendData20_out
    SLICE_X21Y195        FDRE                                         r  writeCounter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 fall edge)     5.000     5.000 f  
    R4                                                0.000     5.000 f  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 f  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.004     8.409    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.500 f  BUFG/O
                         net (fo=30, routed)          1.640    10.139    invSysClk_O
    SLICE_X21Y195        FDRE                                         r  writeCounter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.071    10.210    
                         clock uncertainty           -0.035    10.174    
    SLICE_X21Y195        FDRE (Setup_fdre_C_CE)      -0.202     9.972    writeCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.972    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 FSM_sequential_fsmframedefault_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            writeCounter_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100 fall@5.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.766ns (22.225%)  route 2.681ns (77.775%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 10.139 - 5.000 ) 
    Source Clock Delay      (SCD):    5.634ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.949     5.634    sys_clk
    SLICE_X8Y214         FDRE                                         r  FSM_sequential_fsmframedefault_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y214         FDRE (Prop_fdre_C_Q)         0.518     6.152 f  FSM_sequential_fsmframedefault_state_reg[0]/Q
                         net (fo=6, routed)           1.171     7.323    FIFO_DUALCLOCK_MACRO_240/fsmframedefault_state[0]
    SLICE_X18Y212        LUT5 (Prop_lut5_I3_O)        0.124     7.447 r  FIFO_DUALCLOCK_MACRO_240/user_led7_OBUF_inst_i_1/O
                         net (fo=59, routed)          0.959     8.406    FIFO_DUALCLOCK_MACRO/user_led7_OBUF
    SLICE_X21Y195        LUT3 (Prop_lut3_I0_O)        0.124     8.530 r  FIFO_DUALCLOCK_MACRO/writeCounter[10]_i_1/O
                         net (fo=11, routed)          0.551     9.081    readyToSendData20_out
    SLICE_X21Y195        FDRE                                         r  writeCounter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 fall edge)     5.000     5.000 f  
    R4                                                0.000     5.000 f  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 f  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.004     8.409    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.500 f  BUFG/O
                         net (fo=30, routed)          1.640    10.139    invSysClk_O
    SLICE_X21Y195        FDRE                                         r  writeCounter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.071    10.210    
                         clock uncertainty           -0.035    10.174    
    SLICE_X21Y195        FDRE (Setup_fdre_C_CE)      -0.202     9.972    writeCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.972    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 FSM_sequential_fsmframedefault_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            writeCounter_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100 fall@5.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.766ns (22.225%)  route 2.681ns (77.775%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 10.139 - 5.000 ) 
    Source Clock Delay      (SCD):    5.634ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.949     5.634    sys_clk
    SLICE_X8Y214         FDRE                                         r  FSM_sequential_fsmframedefault_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y214         FDRE (Prop_fdre_C_Q)         0.518     6.152 f  FSM_sequential_fsmframedefault_state_reg[0]/Q
                         net (fo=6, routed)           1.171     7.323    FIFO_DUALCLOCK_MACRO_240/fsmframedefault_state[0]
    SLICE_X18Y212        LUT5 (Prop_lut5_I3_O)        0.124     7.447 r  FIFO_DUALCLOCK_MACRO_240/user_led7_OBUF_inst_i_1/O
                         net (fo=59, routed)          0.959     8.406    FIFO_DUALCLOCK_MACRO/user_led7_OBUF
    SLICE_X21Y195        LUT3 (Prop_lut3_I0_O)        0.124     8.530 r  FIFO_DUALCLOCK_MACRO/writeCounter[10]_i_1/O
                         net (fo=11, routed)          0.551     9.081    readyToSendData20_out
    SLICE_X21Y195        FDRE                                         r  writeCounter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 fall edge)     5.000     5.000 f  
    R4                                                0.000     5.000 f  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 f  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.004     8.409    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.500 f  BUFG/O
                         net (fo=30, routed)          1.640    10.139    invSysClk_O
    SLICE_X21Y195        FDRE                                         r  writeCounter_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.071    10.210    
                         clock uncertainty           -0.035    10.174    
    SLICE_X21Y195        FDRE (Setup_fdre_C_CE)      -0.202     9.972    writeCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.972    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 FSM_sequential_fsmframedefault_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            writeCounter_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100 fall@5.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.766ns (22.225%)  route 2.681ns (77.775%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 10.139 - 5.000 ) 
    Source Clock Delay      (SCD):    5.634ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.949     5.634    sys_clk
    SLICE_X8Y214         FDRE                                         r  FSM_sequential_fsmframedefault_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y214         FDRE (Prop_fdre_C_Q)         0.518     6.152 f  FSM_sequential_fsmframedefault_state_reg[0]/Q
                         net (fo=6, routed)           1.171     7.323    FIFO_DUALCLOCK_MACRO_240/fsmframedefault_state[0]
    SLICE_X18Y212        LUT5 (Prop_lut5_I3_O)        0.124     7.447 r  FIFO_DUALCLOCK_MACRO_240/user_led7_OBUF_inst_i_1/O
                         net (fo=59, routed)          0.959     8.406    FIFO_DUALCLOCK_MACRO/user_led7_OBUF
    SLICE_X21Y195        LUT3 (Prop_lut3_I0_O)        0.124     8.530 r  FIFO_DUALCLOCK_MACRO/writeCounter[10]_i_1/O
                         net (fo=11, routed)          0.551     9.081    readyToSendData20_out
    SLICE_X21Y195        FDRE                                         r  writeCounter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 fall edge)     5.000     5.000 f  
    R4                                                0.000     5.000 f  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 f  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.004     8.409    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.500 f  BUFG/O
                         net (fo=30, routed)          1.640    10.139    invSysClk_O
    SLICE_X21Y195        FDRE                                         r  writeCounter_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.071    10.210    
                         clock uncertainty           -0.035    10.174    
    SLICE_X21Y195        FDRE (Setup_fdre_C_CE)      -0.202     9.972    writeCounter_reg[7]
  -------------------------------------------------------------------
                         required time                          9.972    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  0.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 FIFO_DUALCLOCK_MACRO_316/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_317/genblk5_0.fifo_36_bl.fifo_36_bl/DI[1]
                            (rising edge-triggered cell FIFO36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.204ns (37.733%)  route 0.337ns (62.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.678     1.623    FIFO_DUALCLOCK_MACRO_316/out
    RAMB36_X5Y19         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_316/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y19         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[1])
                                                      0.204     1.827 r  FIFO_DUALCLOCK_MACRO_316/genblk5_0.fifo_36_bl.fifo_36_bl/DO[1]
                         net (fo=1, routed)           0.337     2.163    FIFO_DUALCLOCK_MACRO_317/genblk5_0.fifo_36_bl.fifo_36_bl_1[1]
    RAMB36_X5Y20         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_317/genblk5_0.fifo_36_bl.fifo_36_bl/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.887     2.081    FIFO_DUALCLOCK_MACRO_317/out
    RAMB36_X5Y20         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_317/genblk5_0.fifo_36_bl.fifo_36_bl/WRCLK
                         clock pessimism             -0.253     1.827    
    RAMB36_X5Y20         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[1])
                                                      0.296     2.123    FIFO_DUALCLOCK_MACRO_317/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 FIFO_DUALCLOCK_MACRO_153/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_154/genblk5_0.fifo_36_bl.fifo_36_bl/DI[1]
                            (rising edge-triggered cell FIFO36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.204ns (31.365%)  route 0.446ns (68.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.654     1.599    FIFO_DUALCLOCK_MACRO_153/out
    RAMB36_X7Y28         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_153/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y28         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[1])
                                                      0.204     1.803 r  FIFO_DUALCLOCK_MACRO_153/genblk5_0.fifo_36_bl.fifo_36_bl/DO[1]
                         net (fo=1, routed)           0.446     2.249    FIFO_DUALCLOCK_MACRO_154/genblk5_0.fifo_36_bl.fifo_36_bl_1[1]
    RAMB36_X7Y31         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_154/genblk5_0.fifo_36_bl.fifo_36_bl/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.930     2.123    FIFO_DUALCLOCK_MACRO_154/out
    RAMB36_X7Y31         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_154/genblk5_0.fifo_36_bl.fifo_36_bl/WRCLK
                         clock pessimism             -0.248     1.875    
    RAMB36_X7Y31         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[1])
                                                      0.296     2.171    FIFO_DUALCLOCK_MACRO_154/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 FIFO_DUALCLOCK_MACRO_291/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_292/genblk5_0.fifo_36_bl.fifo_36_bl/DI[3]
                            (rising edge-triggered cell FIFO36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.204ns (30.504%)  route 0.465ns (69.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.647     1.592    FIFO_DUALCLOCK_MACRO_291/out
    RAMB36_X8Y33         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_291/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[3])
                                                      0.204     1.796 r  FIFO_DUALCLOCK_MACRO_291/genblk5_0.fifo_36_bl.fifo_36_bl/DO[3]
                         net (fo=1, routed)           0.465     2.261    FIFO_DUALCLOCK_MACRO_292/genblk5_0.fifo_36_bl.fifo_36_bl_2[3]
    RAMB36_X8Y29         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_292/genblk5_0.fifo_36_bl.fifo_36_bl/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.935     2.129    FIFO_DUALCLOCK_MACRO_292/out
    RAMB36_X8Y29         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_292/genblk5_0.fifo_36_bl.fifo_36_bl/WRCLK
                         clock pessimism             -0.248     1.880    
    RAMB36_X8Y29         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[3])
                                                      0.296     2.176    FIFO_DUALCLOCK_MACRO_292/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 FIFO_DUALCLOCK_MACRO_291/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_292/genblk5_0.fifo_36_bl.fifo_36_bl/DI[2]
                            (rising edge-triggered cell FIFO36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.204ns (30.485%)  route 0.465ns (69.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.647     1.592    FIFO_DUALCLOCK_MACRO_291/out
    RAMB36_X8Y33         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_291/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[2])
                                                      0.204     1.796 r  FIFO_DUALCLOCK_MACRO_291/genblk5_0.fifo_36_bl.fifo_36_bl/DO[2]
                         net (fo=1, routed)           0.465     2.261    FIFO_DUALCLOCK_MACRO_292/genblk5_0.fifo_36_bl.fifo_36_bl_2[2]
    RAMB36_X8Y29         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_292/genblk5_0.fifo_36_bl.fifo_36_bl/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.935     2.129    FIFO_DUALCLOCK_MACRO_292/out
    RAMB36_X8Y29         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_292/genblk5_0.fifo_36_bl.fifo_36_bl/WRCLK
                         clock pessimism             -0.248     1.880    
    RAMB36_X8Y29         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[2])
                                                      0.296     2.176    FIFO_DUALCLOCK_MACRO_292/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 FIFO_DUALCLOCK_MACRO_40/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_42/genblk5_0.fifo_36_bl.fifo_36_bl/DI[1]
                            (rising edge-triggered cell FIFO36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.204ns (35.964%)  route 0.363ns (64.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.746     1.692    FIFO_DUALCLOCK_MACRO_40/out
    RAMB36_X1Y40         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_40/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y40         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[1])
                                                      0.204     1.896 r  FIFO_DUALCLOCK_MACRO_40/genblk5_0.fifo_36_bl.fifo_36_bl/DO[1]
                         net (fo=1, routed)           0.363     2.259    FIFO_DUALCLOCK_MACRO_42/genblk5_0.fifo_36_bl.fifo_36_bl_2[1]
    RAMB36_X1Y39         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_42/genblk5_0.fifo_36_bl.fifo_36_bl/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.936     2.129    FIFO_DUALCLOCK_MACRO_42/out
    RAMB36_X1Y39         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_42/genblk5_0.fifo_36_bl.fifo_36_bl/WRCLK
                         clock pessimism             -0.253     1.876    
    RAMB36_X1Y39         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[1])
                                                      0.296     2.172    FIFO_DUALCLOCK_MACRO_42/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 FIFO_DUALCLOCK_MACRO_291/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_292/genblk5_0.fifo_36_bl.fifo_36_bl/DI[7]
                            (rising edge-triggered cell FIFO36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.204ns (30.413%)  route 0.467ns (69.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.647     1.592    FIFO_DUALCLOCK_MACRO_291/out
    RAMB36_X8Y33         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_291/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[7])
                                                      0.204     1.796 r  FIFO_DUALCLOCK_MACRO_291/genblk5_0.fifo_36_bl.fifo_36_bl/DO[7]
                         net (fo=1, routed)           0.467     2.263    FIFO_DUALCLOCK_MACRO_292/genblk5_0.fifo_36_bl.fifo_36_bl_2[7]
    RAMB36_X8Y29         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_292/genblk5_0.fifo_36_bl.fifo_36_bl/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.935     2.129    FIFO_DUALCLOCK_MACRO_292/out
    RAMB36_X8Y29         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_292/genblk5_0.fifo_36_bl.fifo_36_bl/WRCLK
                         clock pessimism             -0.248     1.880    
    RAMB36_X8Y29         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[7])
                                                      0.296     2.176    FIFO_DUALCLOCK_MACRO_292/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 FIFO_DUALCLOCK_MACRO_291/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_292/genblk5_0.fifo_36_bl.fifo_36_bl/DI[4]
                            (rising edge-triggered cell FIFO36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.204ns (30.394%)  route 0.467ns (69.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.647     1.592    FIFO_DUALCLOCK_MACRO_291/out
    RAMB36_X8Y33         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_291/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[4])
                                                      0.204     1.796 r  FIFO_DUALCLOCK_MACRO_291/genblk5_0.fifo_36_bl.fifo_36_bl/DO[4]
                         net (fo=1, routed)           0.467     2.263    FIFO_DUALCLOCK_MACRO_292/genblk5_0.fifo_36_bl.fifo_36_bl_2[4]
    RAMB36_X8Y29         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_292/genblk5_0.fifo_36_bl.fifo_36_bl/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.935     2.129    FIFO_DUALCLOCK_MACRO_292/out
    RAMB36_X8Y29         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_292/genblk5_0.fifo_36_bl.fifo_36_bl/WRCLK
                         clock pessimism             -0.248     1.880    
    RAMB36_X8Y29         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[4])
                                                      0.296     2.176    FIFO_DUALCLOCK_MACRO_292/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 FIFO_DUALCLOCK_MACRO_291/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_292/genblk5_0.fifo_36_bl.fifo_36_bl/DI[6]
                            (rising edge-triggered cell FIFO36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.204ns (30.394%)  route 0.467ns (69.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.647     1.592    FIFO_DUALCLOCK_MACRO_291/out
    RAMB36_X8Y33         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_291/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[6])
                                                      0.204     1.796 r  FIFO_DUALCLOCK_MACRO_291/genblk5_0.fifo_36_bl.fifo_36_bl/DO[6]
                         net (fo=1, routed)           0.467     2.263    FIFO_DUALCLOCK_MACRO_292/genblk5_0.fifo_36_bl.fifo_36_bl_2[6]
    RAMB36_X8Y29         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_292/genblk5_0.fifo_36_bl.fifo_36_bl/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.935     2.129    FIFO_DUALCLOCK_MACRO_292/out
    RAMB36_X8Y29         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_292/genblk5_0.fifo_36_bl.fifo_36_bl/WRCLK
                         clock pessimism             -0.248     1.880    
    RAMB36_X8Y29         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[6])
                                                      0.296     2.176    FIFO_DUALCLOCK_MACRO_292/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 FIFO_DUALCLOCK_MACRO_138/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_139/genblk5_0.fifo_36_bl.fifo_36_bl/DI[1]
                            (rising edge-triggered cell FIFO36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.204ns (35.950%)  route 0.363ns (64.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.746     1.692    FIFO_DUALCLOCK_MACRO_138/out
    RAMB36_X8Y40         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_138/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y40         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[1])
                                                      0.204     1.896 r  FIFO_DUALCLOCK_MACRO_138/genblk5_0.fifo_36_bl.fifo_36_bl/DO[1]
                         net (fo=1, routed)           0.363     2.259    FIFO_DUALCLOCK_MACRO_139/genblk5_0.fifo_36_bl.fifo_36_bl_2[1]
    RAMB36_X8Y39         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_139/genblk5_0.fifo_36_bl.fifo_36_bl/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.933     2.126    FIFO_DUALCLOCK_MACRO_139/out
    RAMB36_X8Y39         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_139/genblk5_0.fifo_36_bl.fifo_36_bl/WRCLK
                         clock pessimism             -0.253     1.873    
    RAMB36_X8Y39         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[1])
                                                      0.296     2.169    FIFO_DUALCLOCK_MACRO_139/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 FIFO_DUALCLOCK_MACRO_163/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_164/genblk5_0.fifo_36_bl.fifo_36_bl/DI[3]
                            (rising edge-triggered cell FIFO36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.204ns (30.485%)  route 0.465ns (69.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.657     1.602    FIFO_DUALCLOCK_MACRO_163/out
    RAMB36_X0Y32         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_163/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y32         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[3])
                                                      0.204     1.806 r  FIFO_DUALCLOCK_MACRO_163/genblk5_0.fifo_36_bl.fifo_36_bl/DO[3]
                         net (fo=1, routed)           0.465     2.271    FIFO_DUALCLOCK_MACRO_164/genblk5_0.fifo_36_bl.fifo_36_bl_2[3]
    RAMB36_X0Y28         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_164/genblk5_0.fifo_36_bl.fifo_36_bl/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.940     2.134    FIFO_DUALCLOCK_MACRO_164/out
    RAMB36_X0Y28         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_164/genblk5_0.fifo_36_bl.fifo_36_bl/WRCLK
                         clock pessimism             -0.248     1.885    
    RAMB36_X0Y28         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[3])
                                                      0.296     2.181    FIFO_DUALCLOCK_MACRO_164/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y25   FIFO_DUALCLOCK_MACRO_117/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
Min Period        n/a     FIFO36E1/WRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y25   FIFO_DUALCLOCK_MACRO_117/genblk5_0.fifo_36_bl.fifo_36_bl/WRCLK
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         10.000      7.424      RAMB36_X8Y43   FIFO_DUALCLOCK_MACRO_135/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
Min Period        n/a     FIFO36E1/WRCLK  n/a            2.576         10.000      7.424      RAMB36_X8Y43   FIFO_DUALCLOCK_MACRO_135/genblk5_0.fifo_36_bl.fifo_36_bl/WRCLK
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y31   FIFO_DUALCLOCK_MACRO_154/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
Min Period        n/a     FIFO36E1/WRCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y31   FIFO_DUALCLOCK_MACRO_154/genblk5_0.fifo_36_bl.fifo_36_bl/WRCLK
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15   FIFO_DUALCLOCK_MACRO_173/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
Min Period        n/a     FIFO36E1/WRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15   FIFO_DUALCLOCK_MACRO_173/genblk5_0.fifo_36_bl.fifo_36_bl/WRCLK
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y14   FIFO_DUALCLOCK_MACRO_192/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
Min Period        n/a     FIFO36E1/WRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y14   FIFO_DUALCLOCK_MACRO_192/genblk5_0.fifo_36_bl.fifo_36_bl/WRCLK
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X38Y141  FSM_sequential_fsmreadfifo7_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X38Y141  FSM_sequential_fsmreadfifo7_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X30Y208  fsmForBit_phaseCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X30Y208  fsmForBit_phaseCounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X52Y184  multififo3_automaticReset_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X53Y184  multififo3_initialReset_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X53Y184  multififo3_resetCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X53Y184  multififo3_resetCounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X53Y184  multififo3_resetCounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X20Y208  FSM_onehot_fsmbit_state_reg[1]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X23Y169  frequencyWriteCounterEnable_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X23Y169  lastMemoryAdressed_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X23Y169  lastMemoryAdressed_reg[1]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X23Y169  lastMemoryAdressed_reg[2]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X23Y170  startSendingWriteCounter_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X23Y170  writeCounterEnable_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X18Y212  FSM_sequential_fsmframe_state_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X19Y212  FSM_sequential_fsmframe_state_reg[1]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X8Y214   FSM_sequential_fsmframedefault_state_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X8Y213   FSM_sequential_fsmframedefault_state_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        0.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.986ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 multififo6_automaticReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_273/genblk5_0.fifo_36_bl.fifo_36_bl/RST
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        6.839ns  (logic 0.580ns (8.480%)  route 6.259ns (91.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.255ns = ( 15.255 - 10.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.744     5.429    sys_clk
    SLICE_X38Y194        FDRE                                         r  multififo6_automaticReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y194        FDRE (Prop_fdre_C_Q)         0.456     5.885 f  multififo6_automaticReset_reg/Q
                         net (fo=2, routed)           0.513     6.397    FIFO_DUALCLOCK_MACRO_279/genblk5_0.fifo_36_bl.fifo_36_bl_1
    SLICE_X38Y194        LUT2 (Prop_lut2_I1_O)        0.124     6.521 f  FIFO_DUALCLOCK_MACRO_279/genblk5_0.fifo_36_bl.fifo_36_bl_i_2__14/O
                         net (fo=40, routed)          5.747    12.268    FIFO_DUALCLOCK_MACRO_273/multififo6_fifo240_reset
    RAMB36_X6Y11         FIFO36E1                                     f  FIFO_DUALCLOCK_MACRO_273/genblk5_0.fifo_36_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.755    15.255    FIFO_DUALCLOCK_MACRO_273/out
    RAMB36_X6Y11         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_273/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                         clock pessimism              0.185    15.440    
                         clock uncertainty           -0.035    15.405    
    RAMB36_X6Y11         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    13.037    FIFO_DUALCLOCK_MACRO_273/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         13.037    
                         arrival time                         -12.268    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 multififo5_automaticReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_221/genblk5_0.fifo_36_bl.fifo_36_bl/RST
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        6.827ns  (logic 0.642ns (9.404%)  route 6.185ns (90.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.528ns = ( 15.528 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.955     5.640    sys_clk
    SLICE_X8Y200         FDRE                                         r  multififo5_automaticReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y200         FDRE (Prop_fdre_C_Q)         0.518     6.158 f  multififo5_automaticReset_reg/Q
                         net (fo=2, routed)           0.361     6.519    FIFO_DUALCLOCK_MACRO_239/genblk5_0.fifo_36_bl.fifo_36_bl_1
    SLICE_X8Y200         LUT2 (Prop_lut2_I1_O)        0.124     6.643 f  FIFO_DUALCLOCK_MACRO_239/genblk5_0.fifo_36_bl.fifo_36_bl_i_2__13/O
                         net (fo=40, routed)          5.824    12.467    FIFO_DUALCLOCK_MACRO_221/multififo5_fifo200_reset
    RAMB36_X1Y0          FIFO36E1                                     f  FIFO_DUALCLOCK_MACRO_221/genblk5_0.fifo_36_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         2.028    15.528    FIFO_DUALCLOCK_MACRO_221/out
    RAMB36_X1Y0          FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_221/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                         clock pessimism              0.185    15.713    
                         clock uncertainty           -0.035    15.677    
    RAMB36_X1Y0          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    13.309    FIFO_DUALCLOCK_MACRO_221/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         13.309    
                         arrival time                         -12.467    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 multififo5_automaticReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_219/genblk5_0.fifo_36_bl.fifo_36_bl/RST
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 0.642ns (9.610%)  route 6.038ns (90.390%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.526ns = ( 15.526 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.955     5.640    sys_clk
    SLICE_X8Y200         FDRE                                         r  multififo5_automaticReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y200         FDRE (Prop_fdre_C_Q)         0.518     6.158 f  multififo5_automaticReset_reg/Q
                         net (fo=2, routed)           0.361     6.519    FIFO_DUALCLOCK_MACRO_239/genblk5_0.fifo_36_bl.fifo_36_bl_1
    SLICE_X8Y200         LUT2 (Prop_lut2_I1_O)        0.124     6.643 f  FIFO_DUALCLOCK_MACRO_239/genblk5_0.fifo_36_bl.fifo_36_bl_i_2__13/O
                         net (fo=40, routed)          5.677    12.320    FIFO_DUALCLOCK_MACRO_219/multififo5_fifo200_reset
    RAMB36_X1Y1          FIFO36E1                                     f  FIFO_DUALCLOCK_MACRO_219/genblk5_0.fifo_36_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         2.026    15.526    FIFO_DUALCLOCK_MACRO_219/out
    RAMB36_X1Y1          FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_219/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                         clock pessimism              0.185    15.711    
                         clock uncertainty           -0.035    15.675    
    RAMB36_X1Y1          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    13.307    FIFO_DUALCLOCK_MACRO_219/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         13.307    
                         arrival time                         -12.320    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 multififo6_automaticReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_272/genblk5_0.fifo_36_bl.fifo_36_bl/RST
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 0.580ns (8.799%)  route 6.011ns (91.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 15.252 - 10.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.744     5.429    sys_clk
    SLICE_X38Y194        FDRE                                         r  multififo6_automaticReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y194        FDRE (Prop_fdre_C_Q)         0.456     5.885 f  multififo6_automaticReset_reg/Q
                         net (fo=2, routed)           0.513     6.397    FIFO_DUALCLOCK_MACRO_279/genblk5_0.fifo_36_bl.fifo_36_bl_1
    SLICE_X38Y194        LUT2 (Prop_lut2_I1_O)        0.124     6.521 f  FIFO_DUALCLOCK_MACRO_279/genblk5_0.fifo_36_bl.fifo_36_bl_i_2__14/O
                         net (fo=40, routed)          5.499    12.020    FIFO_DUALCLOCK_MACRO_272/multififo6_fifo240_reset
    RAMB36_X6Y12         FIFO36E1                                     f  FIFO_DUALCLOCK_MACRO_272/genblk5_0.fifo_36_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.752    15.252    FIFO_DUALCLOCK_MACRO_272/out
    RAMB36_X6Y12         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_272/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                         clock pessimism              0.185    15.437    
                         clock uncertainty           -0.035    15.402    
    RAMB36_X6Y12         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    13.034    FIFO_DUALCLOCK_MACRO_272/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         13.034    
                         arrival time                         -12.020    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.040ns  (required time - arrival time)
  Source:                 multififo5_automaticReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_222/genblk5_0.fifo_36_bl.fifo_36_bl/RST
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 0.642ns (9.692%)  route 5.982ns (90.308%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.523ns = ( 15.523 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.955     5.640    sys_clk
    SLICE_X8Y200         FDRE                                         r  multififo5_automaticReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y200         FDRE (Prop_fdre_C_Q)         0.518     6.158 f  multififo5_automaticReset_reg/Q
                         net (fo=2, routed)           0.361     6.519    FIFO_DUALCLOCK_MACRO_239/genblk5_0.fifo_36_bl.fifo_36_bl_1
    SLICE_X8Y200         LUT2 (Prop_lut2_I1_O)        0.124     6.643 f  FIFO_DUALCLOCK_MACRO_239/genblk5_0.fifo_36_bl.fifo_36_bl_i_2__13/O
                         net (fo=40, routed)          5.621    12.264    FIFO_DUALCLOCK_MACRO_222/multififo5_fifo200_reset
    RAMB36_X1Y2          FIFO36E1                                     f  FIFO_DUALCLOCK_MACRO_222/genblk5_0.fifo_36_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         2.023    15.523    FIFO_DUALCLOCK_MACRO_222/out
    RAMB36_X1Y2          FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_222/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                         clock pessimism              0.185    15.708    
                         clock uncertainty           -0.035    15.672    
    RAMB36_X1Y2          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    13.304    FIFO_DUALCLOCK_MACRO_222/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         13.304    
                         arrival time                         -12.264    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 multififo6_automaticReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_270/genblk5_0.fifo_36_bl.fifo_36_bl/RST
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 0.580ns (8.910%)  route 5.929ns (91.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns = ( 15.240 - 10.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.744     5.429    sys_clk
    SLICE_X38Y194        FDRE                                         r  multififo6_automaticReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y194        FDRE (Prop_fdre_C_Q)         0.456     5.885 f  multififo6_automaticReset_reg/Q
                         net (fo=2, routed)           0.513     6.397    FIFO_DUALCLOCK_MACRO_279/genblk5_0.fifo_36_bl.fifo_36_bl_1
    SLICE_X38Y194        LUT2 (Prop_lut2_I1_O)        0.124     6.521 f  FIFO_DUALCLOCK_MACRO_279/genblk5_0.fifo_36_bl.fifo_36_bl_i_2__14/O
                         net (fo=40, routed)          5.417    11.938    FIFO_DUALCLOCK_MACRO_270/multififo6_fifo240_reset
    RAMB36_X6Y14         FIFO36E1                                     f  FIFO_DUALCLOCK_MACRO_270/genblk5_0.fifo_36_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.740    15.240    FIFO_DUALCLOCK_MACRO_270/out
    RAMB36_X6Y14         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_270/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                         clock pessimism              0.185    15.425    
                         clock uncertainty           -0.035    15.390    
    RAMB36_X6Y14         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    13.022    FIFO_DUALCLOCK_MACRO_270/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         13.022    
                         arrival time                         -11.938    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 multififo5_automaticReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_223/genblk5_0.fifo_36_bl.fifo_36_bl/RST
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        6.523ns  (logic 0.642ns (9.842%)  route 5.881ns (90.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.517ns = ( 15.517 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.955     5.640    sys_clk
    SLICE_X8Y200         FDRE                                         r  multififo5_automaticReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y200         FDRE (Prop_fdre_C_Q)         0.518     6.158 f  multififo5_automaticReset_reg/Q
                         net (fo=2, routed)           0.361     6.519    FIFO_DUALCLOCK_MACRO_239/genblk5_0.fifo_36_bl.fifo_36_bl_1
    SLICE_X8Y200         LUT2 (Prop_lut2_I1_O)        0.124     6.643 f  FIFO_DUALCLOCK_MACRO_239/genblk5_0.fifo_36_bl.fifo_36_bl_i_2__13/O
                         net (fo=40, routed)          5.519    12.163    FIFO_DUALCLOCK_MACRO_223/multififo5_fifo200_reset
    RAMB36_X1Y3          FIFO36E1                                     f  FIFO_DUALCLOCK_MACRO_223/genblk5_0.fifo_36_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         2.017    15.517    FIFO_DUALCLOCK_MACRO_223/out
    RAMB36_X1Y3          FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_223/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                         clock pessimism              0.185    15.702    
                         clock uncertainty           -0.035    15.666    
    RAMB36_X1Y3          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    13.298    FIFO_DUALCLOCK_MACRO_223/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         13.298    
                         arrival time                         -12.163    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 multififo6_automaticReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_274/genblk5_0.fifo_36_bl.fifo_36_bl/RST
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        6.418ns  (logic 0.580ns (9.036%)  route 5.838ns (90.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.246ns = ( 15.246 - 10.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.744     5.429    sys_clk
    SLICE_X38Y194        FDRE                                         r  multififo6_automaticReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y194        FDRE (Prop_fdre_C_Q)         0.456     5.885 f  multififo6_automaticReset_reg/Q
                         net (fo=2, routed)           0.513     6.397    FIFO_DUALCLOCK_MACRO_279/genblk5_0.fifo_36_bl.fifo_36_bl_1
    SLICE_X38Y194        LUT2 (Prop_lut2_I1_O)        0.124     6.521 f  FIFO_DUALCLOCK_MACRO_279/genblk5_0.fifo_36_bl.fifo_36_bl_i_2__14/O
                         net (fo=40, routed)          5.326    11.847    FIFO_DUALCLOCK_MACRO_274/multififo6_fifo240_reset
    RAMB36_X6Y13         FIFO36E1                                     f  FIFO_DUALCLOCK_MACRO_274/genblk5_0.fifo_36_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.746    15.246    FIFO_DUALCLOCK_MACRO_274/out
    RAMB36_X6Y13         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_274/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                         clock pessimism              0.185    15.431    
                         clock uncertainty           -0.035    15.396    
    RAMB36_X6Y13         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    13.028    FIFO_DUALCLOCK_MACRO_274/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         13.028    
                         arrival time                         -11.847    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 multififo5_automaticReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_229/genblk5_0.fifo_36_bl.fifo_36_bl/RST
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 0.642ns (10.071%)  route 5.733ns (89.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 15.422 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.955     5.640    sys_clk
    SLICE_X8Y200         FDRE                                         r  multififo5_automaticReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y200         FDRE (Prop_fdre_C_Q)         0.518     6.158 f  multififo5_automaticReset_reg/Q
                         net (fo=2, routed)           0.361     6.519    FIFO_DUALCLOCK_MACRO_239/genblk5_0.fifo_36_bl.fifo_36_bl_1
    SLICE_X8Y200         LUT2 (Prop_lut2_I1_O)        0.124     6.643 f  FIFO_DUALCLOCK_MACRO_239/genblk5_0.fifo_36_bl.fifo_36_bl_i_2__13/O
                         net (fo=40, routed)          5.371    12.015    FIFO_DUALCLOCK_MACRO_229/multififo5_fifo200_reset
    RAMB36_X2Y2          FIFO36E1                                     f  FIFO_DUALCLOCK_MACRO_229/genblk5_0.fifo_36_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.922    15.422    FIFO_DUALCLOCK_MACRO_229/out
    RAMB36_X2Y2          FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_229/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                         clock pessimism              0.185    15.607    
                         clock uncertainty           -0.035    15.571    
    RAMB36_X2Y2          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    13.203    FIFO_DUALCLOCK_MACRO_229/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         13.203    
                         arrival time                         -12.015    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 multififo5_automaticReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_233/genblk5_0.fifo_36_bl.fifo_36_bl/RST
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 0.642ns (10.373%)  route 5.547ns (89.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.246ns = ( 15.246 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.955     5.640    sys_clk
    SLICE_X8Y200         FDRE                                         r  multififo5_automaticReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y200         FDRE (Prop_fdre_C_Q)         0.518     6.158 f  multififo5_automaticReset_reg/Q
                         net (fo=2, routed)           0.361     6.519    FIFO_DUALCLOCK_MACRO_239/genblk5_0.fifo_36_bl.fifo_36_bl_1
    SLICE_X8Y200         LUT2 (Prop_lut2_I1_O)        0.124     6.643 f  FIFO_DUALCLOCK_MACRO_239/genblk5_0.fifo_36_bl.fifo_36_bl_i_2__13/O
                         net (fo=40, routed)          5.186    11.829    FIFO_DUALCLOCK_MACRO_233/multififo5_fifo200_reset
    RAMB36_X3Y10         FIFO36E1                                     f  FIFO_DUALCLOCK_MACRO_233/genblk5_0.fifo_36_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.746    15.246    FIFO_DUALCLOCK_MACRO_233/out
    RAMB36_X3Y10         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_233/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                         clock pessimism              0.185    15.431    
                         clock uncertainty           -0.035    15.396    
    RAMB36_X3Y10         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    13.028    FIFO_DUALCLOCK_MACRO_233/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         13.028    
                         arrival time                         -11.829    
  -------------------------------------------------------------------
                         slack                                  1.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.986ns  (arrival time - required time)
  Source:                 multififo5_automaticReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_202/genblk5_0.fifo_36_bl.fifo_36_bl/RST
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.209ns (33.801%)  route 0.409ns (66.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.714     1.659    sys_clk
    SLICE_X8Y200         FDRE                                         r  multififo5_automaticReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y200         FDRE (Prop_fdre_C_Q)         0.164     1.823 f  multififo5_automaticReset_reg/Q
                         net (fo=2, routed)           0.125     1.949    FIFO_DUALCLOCK_MACRO_239/genblk5_0.fifo_36_bl.fifo_36_bl_1
    SLICE_X8Y200         LUT2 (Prop_lut2_I1_O)        0.045     1.994 f  FIFO_DUALCLOCK_MACRO_239/genblk5_0.fifo_36_bl.fifo_36_bl_i_2__13/O
                         net (fo=40, routed)          0.284     2.278    FIFO_DUALCLOCK_MACRO_202/multififo5_fifo200_reset
    RAMB36_X0Y39         FIFO36E1                                     f  FIFO_DUALCLOCK_MACRO_202/genblk5_0.fifo_36_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.940     2.133    FIFO_DUALCLOCK_MACRO_202/out
    RAMB36_X0Y39         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_202/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                         clock pessimism             -0.253     1.880    
    RAMB36_X0Y39         FIFO36E1 (Remov_fifo36e1_RDCLK_RST)
                                                     -0.589     1.291    FIFO_DUALCLOCK_MACRO_202/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 multififo2_automaticReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_104/genblk5_0.fifo_36_bl.fifo_36_bl/RST
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.654%)  route 0.412ns (66.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.609     1.554    sys_clk
    SLICE_X20Y174        FDRE                                         r  multififo2_automaticReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y174        FDRE (Prop_fdre_C_Q)         0.164     1.718 f  multififo2_automaticReset_reg/Q
                         net (fo=2, routed)           0.174     1.892    FIFO_DUALCLOCK_MACRO_119/genblk5_0.fifo_36_bl.fifo_36_bl_2
    SLICE_X20Y174        LUT2 (Prop_lut2_I1_O)        0.045     1.937 f  FIFO_DUALCLOCK_MACRO_119/genblk5_0.fifo_36_bl.fifo_36_bl_i_2__9/O
                         net (fo=40, routed)          0.238     2.175    FIFO_DUALCLOCK_MACRO_104/multififo2_fifo80_reset
    RAMB36_X1Y34         FIFO36E1                                     f  FIFO_DUALCLOCK_MACRO_104/genblk5_0.fifo_36_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.924     2.117    FIFO_DUALCLOCK_MACRO_104/out
    RAMB36_X1Y34         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_104/genblk5_0.fifo_36_bl.fifo_36_bl/WRCLK
                         clock pessimism             -0.482     1.635    
    RAMB36_X1Y34         FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     1.046    FIFO_DUALCLOCK_MACRO_104/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.134ns  (arrival time - required time)
  Source:                 multififo6_automaticReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_240/genblk5_0.fifo_36_bl.fifo_36_bl/RST
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.186ns (19.479%)  route 0.769ns (80.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.614     1.559    sys_clk
    SLICE_X38Y194        FDRE                                         r  multififo6_automaticReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y194        FDRE (Prop_fdre_C_Q)         0.141     1.700 f  multififo6_automaticReset_reg/Q
                         net (fo=2, routed)           0.173     1.873    FIFO_DUALCLOCK_MACRO_279/genblk5_0.fifo_36_bl.fifo_36_bl_1
    SLICE_X38Y194        LUT2 (Prop_lut2_I1_O)        0.045     1.918 f  FIFO_DUALCLOCK_MACRO_279/genblk5_0.fifo_36_bl.fifo_36_bl_i_2__14/O
                         net (fo=40, routed)          0.596     2.514    FIFO_DUALCLOCK_MACRO_240/multififo6_fifo240_reset
    RAMB36_X1Y41         FIFO36E1                                     f  FIFO_DUALCLOCK_MACRO_240/genblk5_0.fifo_36_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.029     2.222    FIFO_DUALCLOCK_MACRO_240/out
    RAMB36_X1Y41         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_240/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                         clock pessimism             -0.253     1.969    
    RAMB36_X1Y41         FIFO36E1 (Remov_fifo36e1_RDCLK_RST)
                                                     -0.589     1.380    FIFO_DUALCLOCK_MACRO_240/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 multififo5_automaticReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_200/genblk5_0.fifo_36_bl.fifo_36_bl/RST
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.209ns (33.826%)  route 0.409ns (66.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.714     1.659    sys_clk
    SLICE_X8Y200         FDRE                                         r  multififo5_automaticReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y200         FDRE (Prop_fdre_C_Q)         0.164     1.823 f  multififo5_automaticReset_reg/Q
                         net (fo=2, routed)           0.125     1.949    FIFO_DUALCLOCK_MACRO_239/genblk5_0.fifo_36_bl.fifo_36_bl_1
    SLICE_X8Y200         LUT2 (Prop_lut2_I1_O)        0.045     1.994 f  FIFO_DUALCLOCK_MACRO_239/genblk5_0.fifo_36_bl.fifo_36_bl_i_2__13/O
                         net (fo=40, routed)          0.283     2.277    FIFO_DUALCLOCK_MACRO_200/multififo5_fifo200_reset
    RAMB36_X0Y40         FIFO36E1                                     f  FIFO_DUALCLOCK_MACRO_200/genblk5_0.fifo_36_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.032     2.225    FIFO_DUALCLOCK_MACRO_200/out
    RAMB36_X0Y40         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_200/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                         clock pessimism             -0.508     1.717    
    RAMB36_X0Y40         FIFO36E1 (Remov_fifo36e1_RDCLK_RST)
                                                     -0.589     1.128    FIFO_DUALCLOCK_MACRO_200/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.267ns  (arrival time - required time)
  Source:                 multififo2_automaticReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_99/genblk5_0.fifo_36_bl.fifo_36_bl/RST
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.209ns (27.355%)  route 0.555ns (72.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.609     1.554    sys_clk
    SLICE_X20Y174        FDRE                                         r  multififo2_automaticReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y174        FDRE (Prop_fdre_C_Q)         0.164     1.718 f  multififo2_automaticReset_reg/Q
                         net (fo=2, routed)           0.174     1.892    FIFO_DUALCLOCK_MACRO_119/genblk5_0.fifo_36_bl.fifo_36_bl_2
    SLICE_X20Y174        LUT2 (Prop_lut2_I1_O)        0.045     1.937 f  FIFO_DUALCLOCK_MACRO_119/genblk5_0.fifo_36_bl.fifo_36_bl_i_2__9/O
                         net (fo=40, routed)          0.381     2.318    FIFO_DUALCLOCK_MACRO_99/multififo2_fifo80_reset
    RAMB36_X1Y33         FIFO36E1                                     f  FIFO_DUALCLOCK_MACRO_99/genblk5_0.fifo_36_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.929     2.122    FIFO_DUALCLOCK_MACRO_99/out
    RAMB36_X1Y33         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_99/genblk5_0.fifo_36_bl.fifo_36_bl/WRCLK
                         clock pessimism             -0.482     1.640    
    RAMB36_X1Y33         FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     1.051    FIFO_DUALCLOCK_MACRO_99/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.297ns  (arrival time - required time)
  Source:                 multififo2_automaticReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_101/genblk5_0.fifo_36_bl.fifo_36_bl/RST
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.209ns (26.364%)  route 0.584ns (73.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.609     1.554    sys_clk
    SLICE_X20Y174        FDRE                                         r  multififo2_automaticReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y174        FDRE (Prop_fdre_C_Q)         0.164     1.718 f  multififo2_automaticReset_reg/Q
                         net (fo=2, routed)           0.174     1.892    FIFO_DUALCLOCK_MACRO_119/genblk5_0.fifo_36_bl.fifo_36_bl_2
    SLICE_X20Y174        LUT2 (Prop_lut2_I1_O)        0.045     1.937 f  FIFO_DUALCLOCK_MACRO_119/genblk5_0.fifo_36_bl.fifo_36_bl_i_2__9/O
                         net (fo=40, routed)          0.410     2.347    FIFO_DUALCLOCK_MACRO_101/multififo2_fifo80_reset
    RAMB36_X0Y34         FIFO36E1                                     f  FIFO_DUALCLOCK_MACRO_101/genblk5_0.fifo_36_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.927     2.120    FIFO_DUALCLOCK_MACRO_101/out
    RAMB36_X0Y34         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_101/genblk5_0.fifo_36_bl.fifo_36_bl/WRCLK
                         clock pessimism             -0.482     1.638    
    RAMB36_X0Y34         FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     1.049    FIFO_DUALCLOCK_MACRO_101/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.317ns  (arrival time - required time)
  Source:                 multififo6_automaticReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_242/genblk5_0.fifo_36_bl.fifo_36_bl/RST
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (23.989%)  route 0.589ns (76.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.614     1.559    sys_clk
    SLICE_X38Y194        FDRE                                         r  multififo6_automaticReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y194        FDRE (Prop_fdre_C_Q)         0.141     1.700 f  multififo6_automaticReset_reg/Q
                         net (fo=2, routed)           0.173     1.873    FIFO_DUALCLOCK_MACRO_279/genblk5_0.fifo_36_bl.fifo_36_bl_1
    SLICE_X38Y194        LUT2 (Prop_lut2_I1_O)        0.045     1.918 f  FIFO_DUALCLOCK_MACRO_279/genblk5_0.fifo_36_bl.fifo_36_bl_i_2__14/O
                         net (fo=40, routed)          0.417     2.334    FIFO_DUALCLOCK_MACRO_242/multififo6_fifo240_reset
    RAMB36_X2Y37         FIFO36E1                                     f  FIFO_DUALCLOCK_MACRO_242/genblk5_0.fifo_36_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.895     2.088    FIFO_DUALCLOCK_MACRO_242/out
    RAMB36_X2Y37         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_242/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                         clock pessimism             -0.482     1.606    
    RAMB36_X2Y37         FIFO36E1 (Remov_fifo36e1_RDCLK_RST)
                                                     -0.589     1.017    FIFO_DUALCLOCK_MACRO_242/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 multififo2_automaticReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_100/genblk5_0.fifo_36_bl.fifo_36_bl/RST
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.209ns (25.369%)  route 0.615ns (74.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.609     1.554    sys_clk
    SLICE_X20Y174        FDRE                                         r  multififo2_automaticReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y174        FDRE (Prop_fdre_C_Q)         0.164     1.718 f  multififo2_automaticReset_reg/Q
                         net (fo=2, routed)           0.174     1.892    FIFO_DUALCLOCK_MACRO_119/genblk5_0.fifo_36_bl.fifo_36_bl_2
    SLICE_X20Y174        LUT2 (Prop_lut2_I1_O)        0.045     1.937 f  FIFO_DUALCLOCK_MACRO_119/genblk5_0.fifo_36_bl.fifo_36_bl_i_2__9/O
                         net (fo=40, routed)          0.441     2.378    FIFO_DUALCLOCK_MACRO_100/multififo2_fifo80_reset
    RAMB36_X0Y33         FIFO36E1                                     f  FIFO_DUALCLOCK_MACRO_100/genblk5_0.fifo_36_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.932     2.125    FIFO_DUALCLOCK_MACRO_100/out
    RAMB36_X0Y33         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_100/genblk5_0.fifo_36_bl.fifo_36_bl/WRCLK
                         clock pessimism             -0.482     1.643    
    RAMB36_X0Y33         FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     1.054    FIFO_DUALCLOCK_MACRO_100/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 multififo2_automaticReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_105/genblk5_0.fifo_36_bl.fifo_36_bl/RST
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.209ns (25.052%)  route 0.625ns (74.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.609     1.554    sys_clk
    SLICE_X20Y174        FDRE                                         r  multififo2_automaticReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y174        FDRE (Prop_fdre_C_Q)         0.164     1.718 f  multififo2_automaticReset_reg/Q
                         net (fo=2, routed)           0.174     1.892    FIFO_DUALCLOCK_MACRO_119/genblk5_0.fifo_36_bl.fifo_36_bl_2
    SLICE_X20Y174        LUT2 (Prop_lut2_I1_O)        0.045     1.937 f  FIFO_DUALCLOCK_MACRO_119/genblk5_0.fifo_36_bl.fifo_36_bl_i_2__9/O
                         net (fo=40, routed)          0.451     2.388    FIFO_DUALCLOCK_MACRO_105/multififo2_fifo80_reset
    RAMB36_X1Y32         FIFO36E1                                     f  FIFO_DUALCLOCK_MACRO_105/genblk5_0.fifo_36_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.934     2.127    FIFO_DUALCLOCK_MACRO_105/out
    RAMB36_X1Y32         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_105/genblk5_0.fifo_36_bl.fifo_36_bl/WRCLK
                         clock pessimism             -0.482     1.645    
    RAMB36_X1Y32         FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     1.056    FIFO_DUALCLOCK_MACRO_105/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.365ns  (arrival time - required time)
  Source:                 multififo6_automaticReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_243/genblk5_0.fifo_36_bl.fifo_36_bl/RST
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.725%)  route 0.632ns (77.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.614     1.559    sys_clk
    SLICE_X38Y194        FDRE                                         r  multififo6_automaticReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y194        FDRE (Prop_fdre_C_Q)         0.141     1.700 f  multififo6_automaticReset_reg/Q
                         net (fo=2, routed)           0.173     1.873    FIFO_DUALCLOCK_MACRO_279/genblk5_0.fifo_36_bl.fifo_36_bl_1
    SLICE_X38Y194        LUT2 (Prop_lut2_I1_O)        0.045     1.918 f  FIFO_DUALCLOCK_MACRO_279/genblk5_0.fifo_36_bl.fifo_36_bl_i_2__14/O
                         net (fo=40, routed)          0.460     2.377    FIFO_DUALCLOCK_MACRO_243/multififo6_fifo240_reset
    RAMB36_X2Y36         FIFO36E1                                     f  FIFO_DUALCLOCK_MACRO_243/genblk5_0.fifo_36_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.890     2.083    FIFO_DUALCLOCK_MACRO_243/out
    RAMB36_X2Y36         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_243/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                         clock pessimism             -0.482     1.601    
    RAMB36_X2Y36         FIFO36E1 (Remov_fifo36e1_RDCLK_RST)
                                                     -0.589     1.012    FIFO_DUALCLOCK_MACRO_243/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  1.365    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-----------+----------+-------+---------------+---------+---------------+---------+----------+
Reference | Input     | IO Reg   | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port      | Type     | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-----------+----------+-------+---------------+---------+---------------+---------+----------+
clk100    | user_btn0 | FDRE     | -     |     8.703 (r) | SLOW    |     3.167 (r) | SLOW    |          |
clk100    | user_btn0 | FDRE     | -     |     5.949 (f) | SLOW    |     0.748 (f) | SLOW    |          |
clk100    | user_btn1 | FIFO36E1 | -     |    12.213 (r) | SLOW    |     1.469 (r) | SLOW    |          |
clk100    | user_sw1  | FDRE     | -     |     0.722 (r) | FAST    |     2.029 (r) | SLOW    |          |
clk100    | user_sw2  | FDRE     | -     |     0.924 (r) | FAST    |     1.651 (r) | SLOW    |          |
clk100    | user_sw3  | FDRE     | -     |     0.567 (r) | FAST    |     2.449 (r) | SLOW    |          |
clk100    | user_sw4  | FDRE     | -     |     1.047 (r) | FAST    |     2.091 (r) | SLOW    |          |
clk100    | user_sw4  | FDRE     | -     |     1.352 (f) | FAST    |     2.325 (f) | SLOW    |          |
clk100    | user_sw5  | FDRE     | -     |     0.173 (r) | FAST    |     2.685 (r) | SLOW    |          |
clk100    | user_sw6  | FDRE     | -     |     1.642 (r) | FAST    |     0.988 (r) | SLOW    |          |
clk100    | user_sw7  | FDRE     | -     |     2.014 (r) | SLOW    |     1.256 (r) | SLOW    |          |
----------+-----------+----------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+-----------+----------+-------+----------------+---------+----------------+---------+----------+
Reference | Output    | IO Reg   | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port      | Type     | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-----------+----------+-------+----------------+---------+----------------+---------+----------+
clk100    | serial_tx | FDRE     | -     |     13.100 (r) | SLOW    |      4.166 (r) | FAST    |          |
clk100    | user_led0 | FDRE     | -     |     14.796 (f) | SLOW    |      5.287 (f) | FAST    |          |
clk100    | user_led1 | FDRE     | -     |     14.027 (f) | SLOW    |      4.901 (f) | FAST    |          |
clk100    | user_led2 | FDRE     | -     |     13.604 (f) | SLOW    |      4.598 (f) | FAST    |          |
clk100    | user_led3 | FIFO36E1 | -     |     16.606 (r) | SLOW    |      5.493 (r) | FAST    |          |
clk100    | user_led4 | FIFO36E1 | -     |     16.904 (r) | SLOW    |      5.425 (r) | FAST    |          |
clk100    | user_led7 | FDRE     | -     |     16.987 (r) | SLOW    |      5.718 (r) | FAST    |          |
----------+-----------+----------+-------+----------------+---------+----------------+---------+----------+


Combinational Delays

----------+-----------+-----------+---------+-----------+---------+
From      | To        |   Max     | Process |   Min     | Process |
Port      | Port      | Delay(ns) | Corner  | Delay(ns) | Corner  |
----------+-----------+-----------+---------+-----------+---------+
user_btn0 | user_led7 |    13.949 | SLOW    |     5.444 | FAST    |
----------+-----------+-----------+---------+-----------+---------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         9.232 | SLOW    |         4.147 | SLOW    |         4.324 | SLOW    |         4.590 | SLOW    |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



