
murakumo_v5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fff4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000730  08010188  08010188  00020188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080108b8  080108b8  000301e0  2**0
                  CONTENTS
  4 .ARM          00000008  080108b8  080108b8  000208b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080108c0  080108c0  000301e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080108c0  080108c0  000208c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080108c4  080108c4  000208c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080108c8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001dc70  200001e0  08010aa8  000301e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2001de50  08010aa8  0003de50  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00040ac7  00000000  00000000  00030210  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000067cc  00000000  00000000  00070cd7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001f28  00000000  00000000  000774a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001c90  00000000  00000000  000793d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00029f69  00000000  00000000  0007b060  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00020a1a  00000000  00000000  000a4fc9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d5d15  00000000  00000000  000c59e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0019b6f8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000090ac  00000000  00000000  0019b774  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801016c 	.word	0x0801016c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0801016c 	.word	0x0801016c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <imu_read_byte>:

uint8_t initialized = 0;
Inertial inertial;

uint8_t imu_read_byte( uint8_t reg )
{ 
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	4603      	mov	r3, r0
 8000f90:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 8000f92:	79fb      	ldrb	r3, [r7, #7]
 8000f94:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	73fb      	strb	r3, [r7, #15]
#if USE_NCS
	CS_RESET;
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fa2:	480e      	ldr	r0, [pc, #56]	; (8000fdc <imu_read_byte+0x54>)
 8000fa4:	f006 fdfe 	bl	8007ba4 <HAL_GPIO_WritePin>
#endif
	HAL_SPI_Transmit(&hspi2, &ret, 1, 100);
 8000fa8:	f107 010f 	add.w	r1, r7, #15
 8000fac:	2364      	movs	r3, #100	; 0x64
 8000fae:	2201      	movs	r2, #1
 8000fb0:	480b      	ldr	r0, [pc, #44]	; (8000fe0 <imu_read_byte+0x58>)
 8000fb2:	f007 fc3a 	bl	800882a <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2, &val, 1, 100);
 8000fb6:	f107 010e 	add.w	r1, r7, #14
 8000fba:	2364      	movs	r3, #100	; 0x64
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	4808      	ldr	r0, [pc, #32]	; (8000fe0 <imu_read_byte+0x58>)
 8000fc0:	f007 fd6f 	bl	8008aa2 <HAL_SPI_Receive>
#if USE_NCS
	CS_SET;
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fca:	4804      	ldr	r0, [pc, #16]	; (8000fdc <imu_read_byte+0x54>)
 8000fcc:	f006 fdea 	bl	8007ba4 <HAL_GPIO_WritePin>
#endif
	return val;
 8000fd0:	7bbb      	ldrb	r3, [r7, #14]
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	3710      	adds	r7, #16
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	40020400 	.word	0x40020400
 8000fe0:	20000434 	.word	0x20000434

08000fe4 <imu_write_byte>:

void imu_write_byte(uint8_t reg, uint8_t val)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4603      	mov	r3, r0
 8000fec:	460a      	mov	r2, r1
 8000fee:	71fb      	strb	r3, [r7, #7]
 8000ff0:	4613      	mov	r3, r2
 8000ff2:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 8000ff4:	79fb      	ldrb	r3, [r7, #7]
 8000ff6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	73fb      	strb	r3, [r7, #15]

#if USE_NCS
	CS_RESET;
 8000ffe:	2200      	movs	r2, #0
 8001000:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001004:	480c      	ldr	r0, [pc, #48]	; (8001038 <imu_write_byte+0x54>)
 8001006:	f006 fdcd 	bl	8007ba4 <HAL_GPIO_WritePin>
#endif

	HAL_SPI_Transmit(&hspi2, &ret, 1, 100);
 800100a:	f107 010f 	add.w	r1, r7, #15
 800100e:	2364      	movs	r3, #100	; 0x64
 8001010:	2201      	movs	r2, #1
 8001012:	480a      	ldr	r0, [pc, #40]	; (800103c <imu_write_byte+0x58>)
 8001014:	f007 fc09 	bl	800882a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, &val, 1, 100);
 8001018:	1db9      	adds	r1, r7, #6
 800101a:	2364      	movs	r3, #100	; 0x64
 800101c:	2201      	movs	r2, #1
 800101e:	4807      	ldr	r0, [pc, #28]	; (800103c <imu_write_byte+0x58>)
 8001020:	f007 fc03 	bl	800882a <HAL_SPI_Transmit>

#if USE_NCS
	CS_SET;
 8001024:	2201      	movs	r2, #1
 8001026:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800102a:	4803      	ldr	r0, [pc, #12]	; (8001038 <imu_write_byte+0x54>)
 800102c:	f006 fdba 	bl	8007ba4 <HAL_GPIO_WritePin>
#endif
}
 8001030:	bf00      	nop
 8001032:	3710      	adds	r7, #16
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	40020400 	.word	0x40020400
 800103c:	20000434 	.word	0x20000434

08001040 <imu_init>:
 * @fn imu_init()
 * @brief 
 * 
 */
void imu_init()
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
	if(initialized == 0)
 8001046:	4b13      	ldr	r3, [pc, #76]	; (8001094 <imu_init+0x54>)
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d11d      	bne.n	800108a <imu_init+0x4a>
	{
		printf("Starting SPI2 (IMU)\r\n");
 800104e:	4812      	ldr	r0, [pc, #72]	; (8001098 <imu_init+0x58>)
 8001050:	f00a fc5c 	bl	800b90c <puts>
		uint8_t wai, ret;
		ret = imu_initialize(&wai);
 8001054:	1dbb      	adds	r3, r7, #6
 8001056:	4618      	mov	r0, r3
 8001058:	f000 f826 	bl	80010a8 <imu_initialize>
 800105c:	4603      	mov	r3, r0
 800105e:	71fb      	strb	r3, [r7, #7]
		printf("who_am_i = %d\r\n", wai);
 8001060:	79bb      	ldrb	r3, [r7, #6]
 8001062:	4619      	mov	r1, r3
 8001064:	480d      	ldr	r0, [pc, #52]	; (800109c <imu_init+0x5c>)
 8001066:	f00a fbdd 	bl	800b824 <iprintf>
		if(ret == 1)
 800106a:	79fb      	ldrb	r3, [r7, #7]
 800106c:	2b01      	cmp	r3, #1
 800106e:	d103      	bne.n	8001078 <imu_init+0x38>
		{
			printf("SPI INIT COLLECT!\r\n");
 8001070:	480b      	ldr	r0, [pc, #44]	; (80010a0 <imu_init+0x60>)
 8001072:	f00a fc4b 	bl	800b90c <puts>
 8001076:	e002      	b.n	800107e <imu_init+0x3e>
		}
		else
		{
			printf("SPI INIT FAILURE x_x \r\n");
 8001078:	480a      	ldr	r0, [pc, #40]	; (80010a4 <imu_init+0x64>)
 800107a:	f00a fc47 	bl	800b90c <puts>
		}
		initialized = initialized + 1;
 800107e:	4b05      	ldr	r3, [pc, #20]	; (8001094 <imu_init+0x54>)
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	3301      	adds	r3, #1
 8001084:	b2da      	uxtb	r2, r3
 8001086:	4b03      	ldr	r3, [pc, #12]	; (8001094 <imu_init+0x54>)
 8001088:	701a      	strb	r2, [r3, #0]
	}
}
 800108a:	bf00      	nop
 800108c:	3708      	adds	r7, #8
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	200001fc 	.word	0x200001fc
 8001098:	08010188 	.word	0x08010188
 800109c:	080101a0 	.word	0x080101a0
 80010a0:	080101b0 	.word	0x080101b0
 80010a4:	080101c4 	.word	0x080101c4

080010a8 <imu_initialize>:

uint8_t imu_initialize(uint8_t* wai)
{
 80010a8:	b590      	push	{r4, r7, lr}
 80010aa:	b085      	sub	sp, #20
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
	CS_RESET;
 80010b0:	2200      	movs	r2, #0
 80010b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010b6:	4833      	ldr	r0, [pc, #204]	; (8001184 <imu_initialize+0xdc>)
 80010b8:	f006 fd74 	bl	8007ba4 <HAL_GPIO_WritePin>
	uint8_t who_am_i, ret;
	ret = 0;
 80010bc:	2300      	movs	r3, #0
 80010be:	73fb      	strb	r3, [r7, #15]

#if	INIT_ZERO
	inertial.linear = vector3_creation(0, 0, 0);
 80010c0:	4c31      	ldr	r4, [pc, #196]	; (8001188 <imu_initialize+0xe0>)
 80010c2:	ed9f 1a32 	vldr	s2, [pc, #200]	; 800118c <imu_initialize+0xe4>
 80010c6:	eddf 0a31 	vldr	s1, [pc, #196]	; 800118c <imu_initialize+0xe4>
 80010ca:	ed9f 0a30 	vldr	s0, [pc, #192]	; 800118c <imu_initialize+0xe4>
 80010ce:	f001 fe37 	bl	8002d40 <vector3_creation>
 80010d2:	eef0 6a40 	vmov.f32	s13, s0
 80010d6:	eeb0 7a60 	vmov.f32	s14, s1
 80010da:	eef0 7a41 	vmov.f32	s15, s2
 80010de:	edc4 6a00 	vstr	s13, [r4]
 80010e2:	ed84 7a01 	vstr	s14, [r4, #4]
 80010e6:	edc4 7a02 	vstr	s15, [r4, #8]
	inertial.angular = vector3_creation(0, 0, 0);
 80010ea:	4c27      	ldr	r4, [pc, #156]	; (8001188 <imu_initialize+0xe0>)
 80010ec:	ed9f 1a27 	vldr	s2, [pc, #156]	; 800118c <imu_initialize+0xe4>
 80010f0:	eddf 0a26 	vldr	s1, [pc, #152]	; 800118c <imu_initialize+0xe4>
 80010f4:	ed9f 0a25 	vldr	s0, [pc, #148]	; 800118c <imu_initialize+0xe4>
 80010f8:	f001 fe22 	bl	8002d40 <vector3_creation>
 80010fc:	eef0 6a40 	vmov.f32	s13, s0
 8001100:	eeb0 7a60 	vmov.f32	s14, s1
 8001104:	eef0 7a41 	vmov.f32	s15, s2
 8001108:	edc4 6a03 	vstr	s13, [r4, #12]
 800110c:	ed84 7a04 	vstr	s14, [r4, #16]
 8001110:	edc4 7a05 	vstr	s15, [r4, #20]
#endif

	//! User Bank 0 
	imu_write_byte(REG_BANK_SEL, 0x00);
 8001114:	2100      	movs	r1, #0
 8001116:	207f      	movs	r0, #127	; 0x7f
 8001118:	f7ff ff64 	bl	8000fe4 <imu_write_byte>
	who_am_i = imu_read_byte(0x00);
 800111c:	2000      	movs	r0, #0
 800111e:	f7ff ff33 	bl	8000f88 <imu_read_byte>
 8001122:	4603      	mov	r3, r0
 8001124:	73bb      	strb	r3, [r7, #14]
	*wai = who_am_i;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	7bba      	ldrb	r2, [r7, #14]
 800112a:	701a      	strb	r2, [r3, #0]
	if(who_am_i == 0xE0)
 800112c:	7bbb      	ldrb	r3, [r7, #14]
 800112e:	2be0      	cmp	r3, #224	; 0xe0
 8001130:	d11c      	bne.n	800116c <imu_initialize+0xc4>
	{	// ICM-20648 is 0xE0
		ret = 1;
 8001132:	2301      	movs	r3, #1
 8001134:	73fb      	strb	r3, [r7, #15]
		//! PWR_MGMT_1  1
		imu_write_byte(PWR_MGMT_1, 0x01);	//PWR_MGMT_1
 8001136:	2101      	movs	r1, #1
 8001138:	2006      	movs	r0, #6
 800113a:	f7ff ff53 	bl	8000fe4 <imu_write_byte>
		//! PWR_MGMt_2  0
		// imu_write_byte(PWR_MGMT_2, 0x00);
		HAL_Delay(100);
 800113e:	2064      	movs	r0, #100	; 0x64
 8001140:	f004 ff34 	bl	8005fac <HAL_Delay>
		imu_write_byte(USER_CTRL, 0x10);	//USER_CTRL
 8001144:	2110      	movs	r1, #16
 8001146:	2003      	movs	r0, #3
 8001148:	f7ff ff4c 	bl	8000fe4 <imu_write_byte>
		 * 	10 : User Bank 2 : 
		 * 	11 : User Bank 3 : I2C 
		 * 
		 */
		//! User Bank 2 
		imu_write_byte(REG_BANK_SEL, 0x20);	//USER_BANK2
 800114c:	2120      	movs	r1, #32
 800114e:	207f      	movs	r0, #127	; 0x7f
 8001150:	f7ff ff48 	bl	8000fe4 <imu_write_byte>
		 * 					 0 : bypass gyro DLPF 9     [kHz]
		 * 					 1 : enable gyro DLPF 1.125 [kHz]
		 * 
		 */
		//! ( +- 2000 [dps] & bypass ) -> 0b 0000 0110 -> 0x06
		imu_write_byte(0x01, 0x06);
 8001154:	2106      	movs	r1, #6
 8001156:	2001      	movs	r0, #1
 8001158:	f7ff ff44 	bl	8000fe4 <imu_write_byte>
		 * 					 0 : bypass gyro DLPF 4.5   [kHz]
		 * 					 1 : enable gyro DLPF 1.125 [kHz]
		 * 
		 */
		//! ( +- 2 [dps] & bypass ) -> 0b 0000 0000 -> 0x06
		imu_write_byte(0x14, 0x00);
 800115c:	2100      	movs	r1, #0
 800115e:	2014      	movs	r0, #20
 8001160:	f7ff ff40 	bl	8000fe4 <imu_write_byte>

		//! User Bank 0 
		imu_write_byte(REG_BANK_SEL, 0x00);
 8001164:	2100      	movs	r1, #0
 8001166:	207f      	movs	r0, #127	; 0x7f
 8001168:	f7ff ff3c 	bl	8000fe4 <imu_write_byte>
	}
#if USE_NCS
	CS_SET;
 800116c:	2201      	movs	r2, #1
 800116e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001172:	4804      	ldr	r0, [pc, #16]	; (8001184 <imu_initialize+0xdc>)
 8001174:	f006 fd16 	bl	8007ba4 <HAL_GPIO_WritePin>
#endif
	return ret;
 8001178:	7bfb      	ldrb	r3, [r7, #15]
}
 800117a:	4618      	mov	r0, r3
 800117c:	3714      	adds	r7, #20
 800117e:	46bd      	mov	sp, r7
 8001180:	bd90      	pop	{r4, r7, pc}
 8001182:	bf00      	nop
 8001184:	40020400 	.word	0x40020400
 8001188:	20000210 	.word	0x20000210
 800118c:	00000000 	.word	0x00000000

08001190 <imu_start>:

void imu_start()
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
	/* imu_start */
}
 8001194:	bf00      	nop
 8001196:	46bd      	mov	sp, r7
 8001198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119c:	4770      	bx	lr

0800119e <imu_stop>:

void imu_stop()
{
 800119e:	b480      	push	{r7}
 80011a0:	af00      	add	r7, sp, #0
#if !USE_NCS
	CS_SET;
#endif
}
 80011a2:	bf00      	nop
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr
 80011ac:	0000      	movs	r0, r0
	...

080011b0 <imu_update_gyro>:
 * --- --- --- --- --- --- --- --- --- ---
 * @attention 
 *
*/
void imu_update_gyro()
{
 80011b0:	b5b0      	push	{r4, r5, r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af00      	add	r7, sp, #0
	float k_gyro;
	int16_t byte_data;
	float tmp;

	k_gyro = (GYRO_RANGE / (float) MAXDATA_RANGE);
 80011b6:	4b56      	ldr	r3, [pc, #344]	; (8001310 <imu_update_gyro+0x160>)
 80011b8:	60fb      	str	r3, [r7, #12]

	byte_data = ((int16_t)imu_read_byte(GYRO_XOUT_H) << 8) | ((int16_t)imu_read_byte(GYRO_XOUT_L));
 80011ba:	2033      	movs	r0, #51	; 0x33
 80011bc:	f7ff fee4 	bl	8000f88 <imu_read_byte>
 80011c0:	4603      	mov	r3, r0
 80011c2:	021b      	lsls	r3, r3, #8
 80011c4:	b21c      	sxth	r4, r3
 80011c6:	2034      	movs	r0, #52	; 0x34
 80011c8:	f7ff fede 	bl	8000f88 <imu_read_byte>
 80011cc:	4603      	mov	r3, r0
 80011ce:	b21b      	sxth	r3, r3
 80011d0:	4323      	orrs	r3, r4
 80011d2:	817b      	strh	r3, [r7, #10]
	tmp = (float) byte_data * k_gyro;
 80011d4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80011d8:	ee07 3a90 	vmov	s15, r3
 80011dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011e0:	ed97 7a03 	vldr	s14, [r7, #12]
 80011e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011e8:	edc7 7a01 	vstr	s15, [r7, #4]
	inertial.angular.x = low_pass_filter(tmp, inertial.angular.x, LPF_RATE);
 80011ec:	6878      	ldr	r0, [r7, #4]
 80011ee:	f7ff f9ab 	bl	8000548 <__aeabi_f2d>
 80011f2:	4604      	mov	r4, r0
 80011f4:	460d      	mov	r5, r1
 80011f6:	4b47      	ldr	r3, [pc, #284]	; (8001314 <imu_update_gyro+0x164>)
 80011f8:	68db      	ldr	r3, [r3, #12]
 80011fa:	4618      	mov	r0, r3
 80011fc:	f7ff f9a4 	bl	8000548 <__aeabi_f2d>
 8001200:	4602      	mov	r2, r0
 8001202:	460b      	mov	r3, r1
 8001204:	ed9f 2b40 	vldr	d2, [pc, #256]	; 8001308 <imu_update_gyro+0x158>
 8001208:	ec43 2b11 	vmov	d1, r2, r3
 800120c:	ec45 4b10 	vmov	d0, r4, r5
 8001210:	f001 fd60 	bl	8002cd4 <low_pass_filter>
 8001214:	ec54 3b10 	vmov	r3, r4, d0
 8001218:	4618      	mov	r0, r3
 800121a:	4621      	mov	r1, r4
 800121c:	f7ff fce4 	bl	8000be8 <__aeabi_d2f>
 8001220:	4602      	mov	r2, r0
 8001222:	4b3c      	ldr	r3, [pc, #240]	; (8001314 <imu_update_gyro+0x164>)
 8001224:	60da      	str	r2, [r3, #12]

	byte_data = ((int16_t)imu_read_byte(GYRO_YOUT_H) << 8) | ((int16_t)imu_read_byte(GYRO_YOUT_L));
 8001226:	2035      	movs	r0, #53	; 0x35
 8001228:	f7ff feae 	bl	8000f88 <imu_read_byte>
 800122c:	4603      	mov	r3, r0
 800122e:	021b      	lsls	r3, r3, #8
 8001230:	b21c      	sxth	r4, r3
 8001232:	2036      	movs	r0, #54	; 0x36
 8001234:	f7ff fea8 	bl	8000f88 <imu_read_byte>
 8001238:	4603      	mov	r3, r0
 800123a:	b21b      	sxth	r3, r3
 800123c:	4323      	orrs	r3, r4
 800123e:	817b      	strh	r3, [r7, #10]
	tmp = (float) byte_data * k_gyro;
 8001240:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001244:	ee07 3a90 	vmov	s15, r3
 8001248:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800124c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001250:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001254:	edc7 7a01 	vstr	s15, [r7, #4]
	inertial.angular.y = low_pass_filter(tmp, inertial.angular.y, LPF_RATE);
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	f7ff f975 	bl	8000548 <__aeabi_f2d>
 800125e:	4604      	mov	r4, r0
 8001260:	460d      	mov	r5, r1
 8001262:	4b2c      	ldr	r3, [pc, #176]	; (8001314 <imu_update_gyro+0x164>)
 8001264:	691b      	ldr	r3, [r3, #16]
 8001266:	4618      	mov	r0, r3
 8001268:	f7ff f96e 	bl	8000548 <__aeabi_f2d>
 800126c:	4602      	mov	r2, r0
 800126e:	460b      	mov	r3, r1
 8001270:	ed9f 2b25 	vldr	d2, [pc, #148]	; 8001308 <imu_update_gyro+0x158>
 8001274:	ec43 2b11 	vmov	d1, r2, r3
 8001278:	ec45 4b10 	vmov	d0, r4, r5
 800127c:	f001 fd2a 	bl	8002cd4 <low_pass_filter>
 8001280:	ec54 3b10 	vmov	r3, r4, d0
 8001284:	4618      	mov	r0, r3
 8001286:	4621      	mov	r1, r4
 8001288:	f7ff fcae 	bl	8000be8 <__aeabi_d2f>
 800128c:	4602      	mov	r2, r0
 800128e:	4b21      	ldr	r3, [pc, #132]	; (8001314 <imu_update_gyro+0x164>)
 8001290:	611a      	str	r2, [r3, #16]

	byte_data = ((int16_t)imu_read_byte(GYRO_ZOUT_H) << 8) | ((int16_t)imu_read_byte(GYRO_ZOUT_L));
 8001292:	2037      	movs	r0, #55	; 0x37
 8001294:	f7ff fe78 	bl	8000f88 <imu_read_byte>
 8001298:	4603      	mov	r3, r0
 800129a:	021b      	lsls	r3, r3, #8
 800129c:	b21c      	sxth	r4, r3
 800129e:	2038      	movs	r0, #56	; 0x38
 80012a0:	f7ff fe72 	bl	8000f88 <imu_read_byte>
 80012a4:	4603      	mov	r3, r0
 80012a6:	b21b      	sxth	r3, r3
 80012a8:	4323      	orrs	r3, r4
 80012aa:	817b      	strh	r3, [r7, #10]
	tmp = (float) byte_data * k_gyro;
 80012ac:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80012b0:	ee07 3a90 	vmov	s15, r3
 80012b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012b8:	ed97 7a03 	vldr	s14, [r7, #12]
 80012bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012c0:	edc7 7a01 	vstr	s15, [r7, #4]
	inertial.angular.z = low_pass_filter(tmp, inertial.angular.z, LPF_RATE);
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	f7ff f93f 	bl	8000548 <__aeabi_f2d>
 80012ca:	4604      	mov	r4, r0
 80012cc:	460d      	mov	r5, r1
 80012ce:	4b11      	ldr	r3, [pc, #68]	; (8001314 <imu_update_gyro+0x164>)
 80012d0:	695b      	ldr	r3, [r3, #20]
 80012d2:	4618      	mov	r0, r3
 80012d4:	f7ff f938 	bl	8000548 <__aeabi_f2d>
 80012d8:	4602      	mov	r2, r0
 80012da:	460b      	mov	r3, r1
 80012dc:	ed9f 2b0a 	vldr	d2, [pc, #40]	; 8001308 <imu_update_gyro+0x158>
 80012e0:	ec43 2b11 	vmov	d1, r2, r3
 80012e4:	ec45 4b10 	vmov	d0, r4, r5
 80012e8:	f001 fcf4 	bl	8002cd4 <low_pass_filter>
 80012ec:	ec54 3b10 	vmov	r3, r4, d0
 80012f0:	4618      	mov	r0, r3
 80012f2:	4621      	mov	r1, r4
 80012f4:	f7ff fc78 	bl	8000be8 <__aeabi_d2f>
 80012f8:	4602      	mov	r2, r0
 80012fa:	4b06      	ldr	r3, [pc, #24]	; (8001314 <imu_update_gyro+0x164>)
 80012fc:	615a      	str	r2, [r3, #20]
	 * 		float y;
	 * 		float z;
	 * } Vector3;
	 * 
	 */
}
 80012fe:	bf00      	nop
 8001300:	3710      	adds	r7, #16
 8001302:	46bd      	mov	sp, r7
 8001304:	bdb0      	pop	{r4, r5, r7, pc}
 8001306:	bf00      	nop
 8001308:	40000000 	.word	0x40000000
 800130c:	3fd33333 	.word	0x3fd33333
 8001310:	3d7a0000 	.word	0x3d7a0000
 8001314:	20000210 	.word	0x20000210

08001318 <imu_read_yaw>:
 * @return float 
 * @attention [ degree ]
 * 
 */
float imu_read_yaw()
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
	//!  inertial.angular.z  LPF  
	return inertial.angular.z - (BIAS_AVERAGE - TRUE_VALUE);
 800131c:	4b06      	ldr	r3, [pc, #24]	; (8001338 <imu_read_yaw+0x20>)
 800131e:	edd3 7a05 	vldr	s15, [r3, #20]
 8001322:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800133c <imu_read_yaw+0x24>
 8001326:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 800132a:	eeb0 0a67 	vmov.f32	s0, s15
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	20000210 	.word	0x20000210
 800133c:	3e0a704c 	.word	0x3e0a704c

08001340 <led_init>:

uint8_t current_value;
uint8_t current_rgb_value;

void led_init()
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
    current_value = 0b11;
 8001344:	4b07      	ldr	r3, [pc, #28]	; (8001364 <led_init+0x24>)
 8001346:	2203      	movs	r2, #3
 8001348:	701a      	strb	r2, [r3, #0]
    current_rgb_value = 0b111;
 800134a:	4b07      	ldr	r3, [pc, #28]	; (8001368 <led_init+0x28>)
 800134c:	2207      	movs	r2, #7
 800134e:	701a      	strb	r2, [r3, #0]
    led_write_led(0b11, 0b11);
 8001350:	2103      	movs	r1, #3
 8001352:	2003      	movs	r0, #3
 8001354:	f000 f8ae 	bl	80014b4 <led_write_led>
    led_write_rgb(0b111);
 8001358:	2007      	movs	r0, #7
 800135a:	f000 f86b 	bl	8001434 <led_write_rgb>
}
 800135e:	bf00      	nop
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	20000228 	.word	0x20000228
 8001368:	20000229 	.word	0x20000229

0800136c <led_start>:

void led_start()
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
    led_write_led(0b11, 0b00);
 8001370:	2100      	movs	r1, #0
 8001372:	2003      	movs	r0, #3
 8001374:	f000 f89e 	bl	80014b4 <led_write_led>
    led_write_rgb(0b000);
 8001378:	2000      	movs	r0, #0
 800137a:	f000 f85b 	bl	8001434 <led_write_rgb>
}
 800137e:	bf00      	nop
 8001380:	bd80      	pop	{r7, pc}

08001382 <led_stop>:

void led_stop()
{
 8001382:	b580      	push	{r7, lr}
 8001384:	af00      	add	r7, sp, #0
    led_write_led(0b11, 0b00);
 8001386:	2100      	movs	r1, #0
 8001388:	2003      	movs	r0, #3
 800138a:	f000 f893 	bl	80014b4 <led_write_led>
    led_write_rgb(0b100);
 800138e:	2004      	movs	r0, #4
 8001390:	f000 f850 	bl	8001434 <led_write_rgb>
}
 8001394:	bf00      	nop
 8001396:	bd80      	pop	{r7, pc}

08001398 <led_write_led1>:
{
    return current_rgb_value;
}

void led_write_led1(uint8_t value_)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b084      	sub	sp, #16
 800139c:	af00      	add	r7, sp, #0
 800139e:	4603      	mov	r3, r0
 80013a0:	71fb      	strb	r3, [r7, #7]
    uint8_t led1_value, led2_value;
    led1_value = value_ << 1;
 80013a2:	79fb      	ldrb	r3, [r7, #7]
 80013a4:	005b      	lsls	r3, r3, #1
 80013a6:	73fb      	strb	r3, [r7, #15]
    led2_value = current_value & 0b01;
 80013a8:	4b0d      	ldr	r3, [pc, #52]	; (80013e0 <led_write_led1+0x48>)
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	f003 0301 	and.w	r3, r3, #1
 80013b0:	73bb      	strb	r3, [r7, #14]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, value_ ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80013b2:	79fb      	ldrb	r3, [r7, #7]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	bf0c      	ite	eq
 80013b8:	2301      	moveq	r3, #1
 80013ba:	2300      	movne	r3, #0
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	461a      	mov	r2, r3
 80013c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013c4:	4807      	ldr	r0, [pc, #28]	; (80013e4 <led_write_led1+0x4c>)
 80013c6:	f006 fbed 	bl	8007ba4 <HAL_GPIO_WritePin>
    current_value = led1_value | led2_value;
 80013ca:	7bfa      	ldrb	r2, [r7, #15]
 80013cc:	7bbb      	ldrb	r3, [r7, #14]
 80013ce:	4313      	orrs	r3, r2
 80013d0:	b2da      	uxtb	r2, r3
 80013d2:	4b03      	ldr	r3, [pc, #12]	; (80013e0 <led_write_led1+0x48>)
 80013d4:	701a      	strb	r2, [r3, #0]
}
 80013d6:	bf00      	nop
 80013d8:	3710      	adds	r7, #16
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	20000228 	.word	0x20000228
 80013e4:	40020800 	.word	0x40020800

080013e8 <led_write_led2>:

void led_write_led2(uint8_t value_)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b084      	sub	sp, #16
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	4603      	mov	r3, r0
 80013f0:	71fb      	strb	r3, [r7, #7]
    uint8_t led1_value, led2_value;
    led1_value = current_value & 0b10;
 80013f2:	4b0e      	ldr	r3, [pc, #56]	; (800142c <led_write_led2+0x44>)
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	f003 0302 	and.w	r3, r3, #2
 80013fa:	73fb      	strb	r3, [r7, #15]
    led2_value = value_ << 0;
 80013fc:	79fb      	ldrb	r3, [r7, #7]
 80013fe:	73bb      	strb	r3, [r7, #14]
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, value_ ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8001400:	79fb      	ldrb	r3, [r7, #7]
 8001402:	2b00      	cmp	r3, #0
 8001404:	bf0c      	ite	eq
 8001406:	2301      	moveq	r3, #1
 8001408:	2300      	movne	r3, #0
 800140a:	b2db      	uxtb	r3, r3
 800140c:	461a      	mov	r2, r3
 800140e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001412:	4807      	ldr	r0, [pc, #28]	; (8001430 <led_write_led2+0x48>)
 8001414:	f006 fbc6 	bl	8007ba4 <HAL_GPIO_WritePin>
    current_value = led1_value | led2_value;
 8001418:	7bfa      	ldrb	r2, [r7, #15]
 800141a:	7bbb      	ldrb	r3, [r7, #14]
 800141c:	4313      	orrs	r3, r2
 800141e:	b2da      	uxtb	r2, r3
 8001420:	4b02      	ldr	r3, [pc, #8]	; (800142c <led_write_led2+0x44>)
 8001422:	701a      	strb	r2, [r3, #0]
}
 8001424:	bf00      	nop
 8001426:	3710      	adds	r7, #16
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	20000228 	.word	0x20000228
 8001430:	40020400 	.word	0x40020400

08001434 <led_write_rgb>:

void led_write_rgb(uint8_t rgb_)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af00      	add	r7, sp, #0
 800143a:	4603      	mov	r3, r0
 800143c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, (rgb_ & 0b100) ? GPIO_PIN_RESET : GPIO_PIN_SET);	// LED_R ON
 800143e:	79fb      	ldrb	r3, [r7, #7]
 8001440:	f003 0304 	and.w	r3, r3, #4
 8001444:	2b00      	cmp	r3, #0
 8001446:	bf0c      	ite	eq
 8001448:	2301      	moveq	r3, #1
 800144a:	2300      	movne	r3, #0
 800144c:	b2db      	uxtb	r3, r3
 800144e:	461a      	mov	r2, r3
 8001450:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001454:	4814      	ldr	r0, [pc, #80]	; (80014a8 <led_write_rgb+0x74>)
 8001456:	f006 fba5 	bl	8007ba4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, (rgb_ & 0b010) ? GPIO_PIN_RESET : GPIO_PIN_SET);	// LED_G ON
 800145a:	79fb      	ldrb	r3, [r7, #7]
 800145c:	f003 0302 	and.w	r3, r3, #2
 8001460:	2b00      	cmp	r3, #0
 8001462:	bf0c      	ite	eq
 8001464:	2301      	moveq	r3, #1
 8001466:	2300      	movne	r3, #0
 8001468:	b2db      	uxtb	r3, r3
 800146a:	461a      	mov	r2, r3
 800146c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001470:	480d      	ldr	r0, [pc, #52]	; (80014a8 <led_write_rgb+0x74>)
 8001472:	f006 fb97 	bl	8007ba4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, (rgb_ & 0b001) ? GPIO_PIN_RESET : GPIO_PIN_SET);// LED_B ON
 8001476:	79fb      	ldrb	r3, [r7, #7]
 8001478:	f003 0301 	and.w	r3, r3, #1
 800147c:	2b00      	cmp	r3, #0
 800147e:	bf0c      	ite	eq
 8001480:	2301      	moveq	r3, #1
 8001482:	2300      	movne	r3, #0
 8001484:	b2db      	uxtb	r3, r3
 8001486:	461a      	mov	r2, r3
 8001488:	f44f 7100 	mov.w	r1, #512	; 0x200
 800148c:	4807      	ldr	r0, [pc, #28]	; (80014ac <led_write_rgb+0x78>)
 800148e:	f006 fb89 	bl	8007ba4 <HAL_GPIO_WritePin>
    current_rgb_value = rgb_ & 0b0111;
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	f003 0307 	and.w	r3, r3, #7
 8001498:	b2da      	uxtb	r2, r3
 800149a:	4b05      	ldr	r3, [pc, #20]	; (80014b0 <led_write_rgb+0x7c>)
 800149c:	701a      	strb	r2, [r3, #0]
}
 800149e:	bf00      	nop
 80014a0:	3708      	adds	r7, #8
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	40020000 	.word	0x40020000
 80014ac:	40020800 	.word	0x40020800
 80014b0:	20000229 	.word	0x20000229

080014b4 <led_write_led>:

void led_write_led(uint8_t mask_, uint8_t value_)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	4603      	mov	r3, r0
 80014bc:	460a      	mov	r2, r1
 80014be:	71fb      	strb	r3, [r7, #7]
 80014c0:	4613      	mov	r3, r2
 80014c2:	71bb      	strb	r3, [r7, #6]
    if(mask_ & 0b10)
 80014c4:	79fb      	ldrb	r3, [r7, #7]
 80014c6:	f003 0302 	and.w	r3, r3, #2
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d008      	beq.n	80014e0 <led_write_led+0x2c>
    {
        led_write_led1((0b10 & value_) >> 1);
 80014ce:	79bb      	ldrb	r3, [r7, #6]
 80014d0:	085b      	lsrs	r3, r3, #1
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	f003 0301 	and.w	r3, r3, #1
 80014d8:	b2db      	uxtb	r3, r3
 80014da:	4618      	mov	r0, r3
 80014dc:	f7ff ff5c 	bl	8001398 <led_write_led1>
    }
    if(mask_ & 0b01)
 80014e0:	79fb      	ldrb	r3, [r7, #7]
 80014e2:	f003 0301 	and.w	r3, r3, #1
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d006      	beq.n	80014f8 <led_write_led+0x44>
    {
        led_write_led2((0b01 & value_) >> 0);
 80014ea:	79bb      	ldrb	r3, [r7, #6]
 80014ec:	f003 0301 	and.w	r3, r3, #1
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7ff ff78 	bl	80013e8 <led_write_led2>
    }
}
 80014f8:	bf00      	nop
 80014fa:	3708      	adds	r7, #8
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}

08001500 <rotary_init>:

PlayMode playmode;
uint8_t value;

void rotary_init()
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
    rotary_set_playmode();
 8001504:	f000 f804 	bl	8001510 <rotary_set_playmode>
    rotary_set_value();
 8001508:	f000 f81a 	bl	8001540 <rotary_set_value>
}
 800150c:	bf00      	nop
 800150e:	bd80      	pop	{r7, pc}

08001510 <rotary_set_playmode>:

void rotary_set_playmode()
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
    playmode = rotary_read();
 8001514:	f000 f82c 	bl	8001570 <rotary_read>
 8001518:	4603      	mov	r3, r0
 800151a:	461a      	mov	r2, r3
 800151c:	4b01      	ldr	r3, [pc, #4]	; (8001524 <rotary_set_playmode+0x14>)
 800151e:	701a      	strb	r2, [r3, #0]
}
 8001520:	bf00      	nop
 8001522:	bd80      	pop	{r7, pc}
 8001524:	2000022a 	.word	0x2000022a

08001528 <rotary_read_playmode>:

PlayMode rotary_read_playmode()
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
    return playmode;
 800152c:	4b03      	ldr	r3, [pc, #12]	; (800153c <rotary_read_playmode+0x14>)
 800152e:	781b      	ldrb	r3, [r3, #0]
}
 8001530:	4618      	mov	r0, r3
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr
 800153a:	bf00      	nop
 800153c:	2000022a 	.word	0x2000022a

08001540 <rotary_set_value>:

void rotary_set_value()
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
    value = rotary_read();
 8001544:	f000 f814 	bl	8001570 <rotary_read>
 8001548:	4603      	mov	r3, r0
 800154a:	461a      	mov	r2, r3
 800154c:	4b01      	ldr	r3, [pc, #4]	; (8001554 <rotary_set_value+0x14>)
 800154e:	701a      	strb	r2, [r3, #0]
}
 8001550:	bf00      	nop
 8001552:	bd80      	pop	{r7, pc}
 8001554:	2000022b 	.word	0x2000022b

08001558 <rotary_read_value>:

uint8_t rotary_read_value()
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
    return value;
 800155c:	4b03      	ldr	r3, [pc, #12]	; (800156c <rotary_read_value+0x14>)
 800155e:	781b      	ldrb	r3, [r3, #0]
}
 8001560:	4618      	mov	r0, r3
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	2000022b 	.word	0x2000022b

08001570 <rotary_read>:

uint8_t rotary_read()
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
    uint8_t rotary_value_ = 0;
 8001576:	2300      	movs	r3, #0
 8001578:	71fb      	strb	r3, [r7, #7]

    rotary_value_ += (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_12) ? 0 : 1) << 0;
 800157a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800157e:	481f      	ldr	r0, [pc, #124]	; (80015fc <rotary_read+0x8c>)
 8001580:	f006 faf8 	bl	8007b74 <HAL_GPIO_ReadPin>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	bf0c      	ite	eq
 800158a:	2301      	moveq	r3, #1
 800158c:	2300      	movne	r3, #0
 800158e:	b2db      	uxtb	r3, r3
 8001590:	b2da      	uxtb	r2, r3
 8001592:	79fb      	ldrb	r3, [r7, #7]
 8001594:	4413      	add	r3, r2
 8001596:	71fb      	strb	r3, [r7, #7]
    rotary_value_ += (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_10) ? 0 : 1) << 1;
 8001598:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800159c:	4817      	ldr	r0, [pc, #92]	; (80015fc <rotary_read+0x8c>)
 800159e:	f006 fae9 	bl	8007b74 <HAL_GPIO_ReadPin>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d101      	bne.n	80015ac <rotary_read+0x3c>
 80015a8:	2302      	movs	r3, #2
 80015aa:	e000      	b.n	80015ae <rotary_read+0x3e>
 80015ac:	2300      	movs	r3, #0
 80015ae:	b2da      	uxtb	r2, r3
 80015b0:	79fb      	ldrb	r3, [r7, #7]
 80015b2:	4413      	add	r3, r2
 80015b4:	71fb      	strb	r3, [r7, #7]
    rotary_value_ += (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12) ? 0 : 1) << 2;
 80015b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015ba:	4811      	ldr	r0, [pc, #68]	; (8001600 <rotary_read+0x90>)
 80015bc:	f006 fada 	bl	8007b74 <HAL_GPIO_ReadPin>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d101      	bne.n	80015ca <rotary_read+0x5a>
 80015c6:	2304      	movs	r3, #4
 80015c8:	e000      	b.n	80015cc <rotary_read+0x5c>
 80015ca:	2300      	movs	r3, #0
 80015cc:	b2da      	uxtb	r2, r3
 80015ce:	79fb      	ldrb	r3, [r7, #7]
 80015d0:	4413      	add	r3, r2
 80015d2:	71fb      	strb	r3, [r7, #7]
    rotary_value_ += (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_11) ? 0 : 1) << 3;
 80015d4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80015d8:	4808      	ldr	r0, [pc, #32]	; (80015fc <rotary_read+0x8c>)
 80015da:	f006 facb 	bl	8007b74 <HAL_GPIO_ReadPin>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d101      	bne.n	80015e8 <rotary_read+0x78>
 80015e4:	2308      	movs	r3, #8
 80015e6:	e000      	b.n	80015ea <rotary_read+0x7a>
 80015e8:	2300      	movs	r3, #0
 80015ea:	b2da      	uxtb	r2, r3
 80015ec:	79fb      	ldrb	r3, [r7, #7]
 80015ee:	4413      	add	r3, r2
 80015f0:	71fb      	strb	r3, [r7, #7]

    return rotary_value_;
 80015f2:	79fb      	ldrb	r3, [r7, #7]
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	3708      	adds	r7, #8
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	40020800 	.word	0x40020800
 8001600:	40020000 	.word	0x40020000

08001604 <rotary_print_playmode>:

void rotary_print_playmode()
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
	printf("playmode = ");
 8001608:	482e      	ldr	r0, [pc, #184]	; (80016c4 <rotary_print_playmode+0xc0>)
 800160a:	f00a f90b 	bl	800b824 <iprintf>
	switch(rotary_read_playmode())
 800160e:	f7ff ff8b 	bl	8001528 <rotary_read_playmode>
 8001612:	4603      	mov	r3, r0
 8001614:	2b0f      	cmp	r3, #15
 8001616:	d84b      	bhi.n	80016b0 <rotary_print_playmode+0xac>
 8001618:	a201      	add	r2, pc, #4	; (adr r2, 8001620 <rotary_print_playmode+0x1c>)
 800161a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800161e:	bf00      	nop
 8001620:	08001661 	.word	0x08001661
 8001624:	08001669 	.word	0x08001669
 8001628:	08001671 	.word	0x08001671
 800162c:	08001679 	.word	0x08001679
 8001630:	08001681 	.word	0x08001681
 8001634:	08001689 	.word	0x08001689
 8001638:	08001691 	.word	0x08001691
 800163c:	08001699 	.word	0x08001699
 8001640:	080016a1 	.word	0x080016a1
 8001644:	080016b1 	.word	0x080016b1
 8001648:	080016b1 	.word	0x080016b1
 800164c:	080016b1 	.word	0x080016b1
 8001650:	080016b1 	.word	0x080016b1
 8001654:	080016b1 	.word	0x080016b1
 8001658:	080016b1 	.word	0x080016b1
 800165c:	080016a9 	.word	0x080016a9
	{
		case calibration:
			printf("calibration");
 8001660:	4819      	ldr	r0, [pc, #100]	; (80016c8 <rotary_print_playmode+0xc4>)
 8001662:	f00a f8df 	bl	800b824 <iprintf>
			break;
 8001666:	e027      	b.n	80016b8 <rotary_print_playmode+0xb4>
		case search:
			printf("search");
 8001668:	4818      	ldr	r0, [pc, #96]	; (80016cc <rotary_print_playmode+0xc8>)
 800166a:	f00a f8db 	bl	800b824 <iprintf>
			break;
 800166e:	e023      	b.n	80016b8 <rotary_print_playmode+0xb4>
		case accel:
			printf("accel");
 8001670:	4817      	ldr	r0, [pc, #92]	; (80016d0 <rotary_print_playmode+0xcc>)
 8001672:	f00a f8d7 	bl	800b824 <iprintf>
			break;
 8001676:	e01f      	b.n	80016b8 <rotary_print_playmode+0xb4>
		case max_enable:
			printf("max_enable");
 8001678:	4816      	ldr	r0, [pc, #88]	; (80016d4 <rotary_print_playmode+0xd0>)
 800167a:	f00a f8d3 	bl	800b824 <iprintf>
			break;
 800167e:	e01b      	b.n	80016b8 <rotary_print_playmode+0xb4>
        case motor_free:
            printf("motor_free");
 8001680:	4815      	ldr	r0, [pc, #84]	; (80016d8 <rotary_print_playmode+0xd4>)
 8001682:	f00a f8cf 	bl	800b824 <iprintf>
            break;
 8001686:	e017      	b.n	80016b8 <rotary_print_playmode+0xb4>
		case tracer_tuning:
			printf("tracer_tuning");
 8001688:	4814      	ldr	r0, [pc, #80]	; (80016dc <rotary_print_playmode+0xd8>)
 800168a:	f00a f8cb 	bl	800b824 <iprintf>
			break;
 800168e:	e013      	b.n	80016b8 <rotary_print_playmode+0xb4>
		case velotrace_tuning:
			printf("velotrace_tuning");
 8001690:	4813      	ldr	r0, [pc, #76]	; (80016e0 <rotary_print_playmode+0xdc>)
 8001692:	f00a f8c7 	bl	800b824 <iprintf>
			break;
 8001696:	e00f      	b.n	80016b8 <rotary_print_playmode+0xb4>
        case velotrace_tuning_2:
            printf("velotrace_tuning_2");
 8001698:	4812      	ldr	r0, [pc, #72]	; (80016e4 <rotary_print_playmode+0xe0>)
 800169a:	f00a f8c3 	bl	800b824 <iprintf>
            break;
 800169e:	e00b      	b.n	80016b8 <rotary_print_playmode+0xb4>
		case banquet:
			printf("banquet");
 80016a0:	4811      	ldr	r0, [pc, #68]	; (80016e8 <rotary_print_playmode+0xe4>)
 80016a2:	f00a f8bf 	bl	800b824 <iprintf>
			break;
 80016a6:	e007      	b.n	80016b8 <rotary_print_playmode+0xb4>
		case flash_print:
			printf("flash_print");
 80016a8:	4810      	ldr	r0, [pc, #64]	; (80016ec <rotary_print_playmode+0xe8>)
 80016aa:	f00a f8bb 	bl	800b824 <iprintf>
			break;
 80016ae:	e003      	b.n	80016b8 <rotary_print_playmode+0xb4>
		default:
			printf("unknown playmode...");
 80016b0:	480f      	ldr	r0, [pc, #60]	; (80016f0 <rotary_print_playmode+0xec>)
 80016b2:	f00a f8b7 	bl	800b824 <iprintf>
			break;
 80016b6:	bf00      	nop
	}
	printf("\r\n");
 80016b8:	480e      	ldr	r0, [pc, #56]	; (80016f4 <rotary_print_playmode+0xf0>)
 80016ba:	f00a f927 	bl	800b90c <puts>
}
 80016be:	bf00      	nop
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	080101dc 	.word	0x080101dc
 80016c8:	080101e8 	.word	0x080101e8
 80016cc:	080101f4 	.word	0x080101f4
 80016d0:	080101fc 	.word	0x080101fc
 80016d4:	08010204 	.word	0x08010204
 80016d8:	08010210 	.word	0x08010210
 80016dc:	0801021c 	.word	0x0801021c
 80016e0:	0801022c 	.word	0x0801022c
 80016e4:	08010240 	.word	0x08010240
 80016e8:	08010254 	.word	0x08010254
 80016ec:	0801025c 	.word	0x0801025c
 80016f0:	08010268 	.word	0x08010268
 80016f4:	0801027c 	.word	0x0801027c

080016f8 <switch_set_enter>:
#include "Switch.h"

uint8_t enter;

void switch_set_enter()
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
    enter = 1;
 80016fc:	4b03      	ldr	r3, [pc, #12]	; (800170c <switch_set_enter+0x14>)
 80016fe:	2201      	movs	r2, #1
 8001700:	701a      	strb	r2, [r3, #0]
}
 8001702:	bf00      	nop
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr
 800170c:	2000022c 	.word	0x2000022c

08001710 <switch_reset_enter>:

void switch_reset_enter()
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
    enter = 0;
 8001714:	4b03      	ldr	r3, [pc, #12]	; (8001724 <switch_reset_enter+0x14>)
 8001716:	2200      	movs	r2, #0
 8001718:	701a      	strb	r2, [r3, #0]
}
 800171a:	bf00      	nop
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr
 8001724:	2000022c 	.word	0x2000022c

08001728 <switch_init>:
{
    switch_reset_enter();
}

void switch_init()
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
    switch_reset_enter();
 800172c:	f7ff fff0 	bl	8001710 <switch_reset_enter>
}
 8001730:	bf00      	nop
 8001732:	bd80      	pop	{r7, pc}

08001734 <switch_read_enter>:

uint8_t switch_read_enter()
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
    return enter;
 8001738:	4b03      	ldr	r3, [pc, #12]	; (8001748 <switch_read_enter+0x14>)
 800173a:	781b      	ldrb	r3, [r3, #0]
}
 800173c:	4618      	mov	r0, r3
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
 8001746:	bf00      	nop
 8001748:	2000022c 	.word	0x2000022c

0800174c <switch1_read>:

uint8_t switch1_read()
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_14) ? 0 : 1;
 8001750:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001754:	4805      	ldr	r0, [pc, #20]	; (800176c <switch1_read+0x20>)
 8001756:	f006 fa0d 	bl	8007b74 <HAL_GPIO_ReadPin>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	bf0c      	ite	eq
 8001760:	2301      	moveq	r3, #1
 8001762:	2300      	movne	r3, #0
 8001764:	b2db      	uxtb	r3, r3
}
 8001766:	4618      	mov	r0, r3
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	40020800 	.word	0x40020800

08001770 <switch2_read>:

uint8_t switch2_read()
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15) ? 0 : 1;
 8001774:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001778:	4805      	ldr	r0, [pc, #20]	; (8001790 <switch2_read+0x20>)
 800177a:	f006 f9fb 	bl	8007b74 <HAL_GPIO_ReadPin>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	bf0c      	ite	eq
 8001784:	2301      	moveq	r3, #1
 8001786:	2300      	movne	r3, #0
 8001788:	b2db      	uxtb	r3, r3
}
 800178a:	4618      	mov	r0, r3
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	40020800 	.word	0x40020800

08001794 <switch_read>:

uint8_t switch_read()
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
    uint8_t value_ = 0;
 800179a:	2300      	movs	r3, #0
 800179c:	71fb      	strb	r3, [r7, #7]

    value_ += switch1_read() << 1;
 800179e:	f7ff ffd5 	bl	800174c <switch1_read>
 80017a2:	4603      	mov	r3, r0
 80017a4:	005b      	lsls	r3, r3, #1
 80017a6:	b2da      	uxtb	r2, r3
 80017a8:	79fb      	ldrb	r3, [r7, #7]
 80017aa:	4413      	add	r3, r2
 80017ac:	71fb      	strb	r3, [r7, #7]
    value_ += switch2_read() << 0;
 80017ae:	f7ff ffdf 	bl	8001770 <switch2_read>
 80017b2:	4603      	mov	r3, r0
 80017b4:	b2da      	uxtb	r2, r3
 80017b6:	79fb      	ldrb	r3, [r7, #7]
 80017b8:	4413      	add	r3, r2
 80017ba:	71fb      	strb	r3, [r7, #7]

    return value_;
 80017bc:	79fb      	ldrb	r3, [r7, #7]
}
 80017be:	4618      	mov	r0, r3
 80017c0:	3708      	adds	r7, #8
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}

080017c6 <switch_enter>:

void switch_enter()
{
 80017c6:	b580      	push	{r7, lr}
 80017c8:	af00      	add	r7, sp, #0
    if(switch_read() == 0b01)
 80017ca:	f7ff ffe3 	bl	8001794 <switch_read>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b01      	cmp	r3, #1
 80017d2:	d102      	bne.n	80017da <switch_enter+0x14>
    {
        switch_reset_enter();
 80017d4:	f7ff ff9c 	bl	8001710 <switch_reset_enter>
    }
    else if(switch_read() == 0b10)
    {
        switch_set_enter();
    }
}
 80017d8:	e006      	b.n	80017e8 <switch_enter+0x22>
    else if(switch_read() == 0b10)
 80017da:	f7ff ffdb 	bl	8001794 <switch_read>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	d101      	bne.n	80017e8 <switch_enter+0x22>
        switch_set_enter();
 80017e4:	f7ff ff88 	bl	80016f8 <switch_set_enter>
}
 80017e8:	bf00      	nop
 80017ea:	bd80      	pop	{r7, pc}

080017ec <analog_array_print>:
uint16_t analogbuffers[SENSGETCOUNT][CALIBRATIONSIZE];

AnalogMode analogmode;

void analog_array_print(uint16_t *analog_)
{
 80017ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80017f0:	b08e      	sub	sp, #56	; 0x38
 80017f2:	af0a      	add	r7, sp, #40	; 0x28
 80017f4:	60f8      	str	r0, [r7, #12]
	printf("\x1b[24C");	// Cursor move right *24
 80017f6:	482d      	ldr	r0, [pc, #180]	; (80018ac <analog_array_print+0xc0>)
 80017f8:	f00a f814 	bl	800b824 <iprintf>
	printf("%4d, %4d | %4d, %4d\r\n", *(analog_ + 12), *(analog_ + 14), *(analog_ + 15), *(analog_ + 13));
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	3318      	adds	r3, #24
 8001800:	881b      	ldrh	r3, [r3, #0]
 8001802:	4619      	mov	r1, r3
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	331c      	adds	r3, #28
 8001808:	881b      	ldrh	r3, [r3, #0]
 800180a:	461a      	mov	r2, r3
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	331e      	adds	r3, #30
 8001810:	881b      	ldrh	r3, [r3, #0]
 8001812:	4618      	mov	r0, r3
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	331a      	adds	r3, #26
 8001818:	881b      	ldrh	r3, [r3, #0]
 800181a:	9300      	str	r3, [sp, #0]
 800181c:	4603      	mov	r3, r0
 800181e:	4824      	ldr	r0, [pc, #144]	; (80018b0 <analog_array_print+0xc4>)
 8001820:	f00a f800 	bl	800b824 <iprintf>
	printf("%4d, %4d, %4d, %4d, %4d, %4d | %4d, %4d, %4d, %4d, %4d, %4d\r\n", *(analog_ + 0), *(analog_ + 2), *(analog_ + 4), *(analog_ + 6), *(analog_ + 8), *(analog_ + 10), *(analog_ + 11), *(analog_ + 9), *(analog_ + 7), *(analog_ + 5), *(analog_ + 3), *(analog_ + 1));
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	881b      	ldrh	r3, [r3, #0]
 8001828:	469c      	mov	ip, r3
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	3304      	adds	r3, #4
 800182e:	881b      	ldrh	r3, [r3, #0]
 8001830:	469e      	mov	lr, r3
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	3308      	adds	r3, #8
 8001836:	881b      	ldrh	r3, [r3, #0]
 8001838:	4698      	mov	r8, r3
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	330c      	adds	r3, #12
 800183e:	881b      	ldrh	r3, [r3, #0]
 8001840:	461a      	mov	r2, r3
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	3310      	adds	r3, #16
 8001846:	881b      	ldrh	r3, [r3, #0]
 8001848:	4619      	mov	r1, r3
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	3314      	adds	r3, #20
 800184e:	881b      	ldrh	r3, [r3, #0]
 8001850:	4618      	mov	r0, r3
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	3316      	adds	r3, #22
 8001856:	881b      	ldrh	r3, [r3, #0]
 8001858:	461c      	mov	r4, r3
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	3312      	adds	r3, #18
 800185e:	881b      	ldrh	r3, [r3, #0]
 8001860:	461d      	mov	r5, r3
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	330e      	adds	r3, #14
 8001866:	881b      	ldrh	r3, [r3, #0]
 8001868:	461e      	mov	r6, r3
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	330a      	adds	r3, #10
 800186e:	881b      	ldrh	r3, [r3, #0]
 8001870:	60bb      	str	r3, [r7, #8]
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	3306      	adds	r3, #6
 8001876:	881b      	ldrh	r3, [r3, #0]
 8001878:	607b      	str	r3, [r7, #4]
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	3302      	adds	r3, #2
 800187e:	881b      	ldrh	r3, [r3, #0]
 8001880:	9308      	str	r3, [sp, #32]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	9307      	str	r3, [sp, #28]
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	9306      	str	r3, [sp, #24]
 800188a:	9605      	str	r6, [sp, #20]
 800188c:	9504      	str	r5, [sp, #16]
 800188e:	9403      	str	r4, [sp, #12]
 8001890:	9002      	str	r0, [sp, #8]
 8001892:	9101      	str	r1, [sp, #4]
 8001894:	9200      	str	r2, [sp, #0]
 8001896:	4643      	mov	r3, r8
 8001898:	4672      	mov	r2, lr
 800189a:	4661      	mov	r1, ip
 800189c:	4805      	ldr	r0, [pc, #20]	; (80018b4 <analog_array_print+0xc8>)
 800189e:	f009 ffc1 	bl	800b824 <iprintf>
}
 80018a2:	bf00      	nop
 80018a4:	3710      	adds	r7, #16
 80018a6:	46bd      	mov	sp, r7
 80018a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80018ac:	08010280 	.word	0x08010280
 80018b0:	08010288 	.word	0x08010288
 80018b4:	080102a0 	.word	0x080102a0

080018b8 <analog_d_print>:

	printf("average = %4.2f\r\n\r\n", sum_ / (float) size_);
}

void analog_d_print()
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
#if D_ANALOG
	analog_print_analogmode();
	analog_rate_array_print();
	// analog_array_print(analog);
#endif
}
 80018bc:	bf00      	nop
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
	...

080018c8 <analog_print_max>:
	analog_print_analogmode();
	analog_array_print(analog);
}

void analog_print_max()
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	af00      	add	r7, sp, #0
	printf(ESC_RED);
 80018cc:	4806      	ldr	r0, [pc, #24]	; (80018e8 <analog_print_max+0x20>)
 80018ce:	f009 ffa9 	bl	800b824 <iprintf>
	printf("analog_print_max\r\n");
 80018d2:	4806      	ldr	r0, [pc, #24]	; (80018ec <analog_print_max+0x24>)
 80018d4:	f00a f81a 	bl	800b90c <puts>
	analog_array_print(analogmax);
 80018d8:	4805      	ldr	r0, [pc, #20]	; (80018f0 <analog_print_max+0x28>)
 80018da:	f7ff ff87 	bl	80017ec <analog_array_print>
	printf(ESC_DEF);
 80018de:	4805      	ldr	r0, [pc, #20]	; (80018f4 <analog_print_max+0x2c>)
 80018e0:	f009 ffa0 	bl	800b824 <iprintf>
}
 80018e4:	bf00      	nop
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	08010398 	.word	0x08010398
 80018ec:	080103a0 	.word	0x080103a0
 80018f0:	200003f8 	.word	0x200003f8
 80018f4:	080103b4 	.word	0x080103b4

080018f8 <analog_print_min>:

void analog_print_min()
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
	printf(ESC_CYA);
 80018fc:	4806      	ldr	r0, [pc, #24]	; (8001918 <analog_print_min+0x20>)
 80018fe:	f009 ff91 	bl	800b824 <iprintf>
	printf("analog_print_min\r\n");
 8001902:	4806      	ldr	r0, [pc, #24]	; (800191c <analog_print_min+0x24>)
 8001904:	f00a f802 	bl	800b90c <puts>
	analog_array_print(analogmin);
 8001908:	4805      	ldr	r0, [pc, #20]	; (8001920 <analog_print_min+0x28>)
 800190a:	f7ff ff6f 	bl	80017ec <analog_array_print>
	printf(ESC_DEF);
 800190e:	4805      	ldr	r0, [pc, #20]	; (8001924 <analog_print_min+0x2c>)
 8001910:	f009 ff88 	bl	800b824 <iprintf>
}
 8001914:	bf00      	nop
 8001916:	bd80      	pop	{r7, pc}
 8001918:	080103bc 	.word	0x080103bc
 800191c:	080103c4 	.word	0x080103c4
 8001920:	20000274 	.word	0x20000274
 8001924:	080103b4 	.word	0x080103b4

08001928 <analog_set_on_flash>:

void analog_set_on_flash(uint16_t *analogmin_, uint16_t *analogmax_)
{
 8001928:	b480      	push	{r7}
 800192a:	b085      	sub	sp, #20
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
 8001930:	6039      	str	r1, [r7, #0]
	#if D_ANALOG
	printf("analog_set_to_flash()\r\n");
	#endif
	for(unsigned int i = 0; i < CALIBRATIONSIZE; i++)
 8001932:	2300      	movs	r3, #0
 8001934:	60fb      	str	r3, [r7, #12]
 8001936:	e014      	b.n	8001962 <analog_set_on_flash+0x3a>
		#if D_ANALOG
		printf(ESC_MAG);
		printf("flash.analogmin[%2d] = %5d, flash.analogmax[%2d] = %5d\r\n", i, analogdata.min[i], i, analogdata.max[i]);
		printf(ESC_DEF);
		#endif
		*(analogmin_ + i) = analogmin[i];
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	005b      	lsls	r3, r3, #1
 800193c:	687a      	ldr	r2, [r7, #4]
 800193e:	4413      	add	r3, r2
 8001940:	490c      	ldr	r1, [pc, #48]	; (8001974 <analog_set_on_flash+0x4c>)
 8001942:	68fa      	ldr	r2, [r7, #12]
 8001944:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8001948:	801a      	strh	r2, [r3, #0]
		*(analogmax_ + i) = analogmax[i];
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	005b      	lsls	r3, r3, #1
 800194e:	683a      	ldr	r2, [r7, #0]
 8001950:	4413      	add	r3, r2
 8001952:	4909      	ldr	r1, [pc, #36]	; (8001978 <analog_set_on_flash+0x50>)
 8001954:	68fa      	ldr	r2, [r7, #12]
 8001956:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 800195a:	801a      	strh	r2, [r3, #0]
	for(unsigned int i = 0; i < CALIBRATIONSIZE; i++)
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	3301      	adds	r3, #1
 8001960:	60fb      	str	r3, [r7, #12]
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	2b0f      	cmp	r3, #15
 8001966:	d9e7      	bls.n	8001938 <analog_set_on_flash+0x10>
		printf(ESC_GRE);
		printf("flash.analogmin[%2d] = %5d, flash.analogmax[%2d] = %5d\r\n", i, analogdata.min[i], i, analogdata.max[i]);
		printf(ESC_DEF);
		#endif
	}
}
 8001968:	bf00      	nop
 800196a:	3714      	adds	r7, #20
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr
 8001974:	20000274 	.word	0x20000274
 8001978:	200003f8 	.word	0x200003f8

0800197c <analog_set_from_flash>:

void analog_set_from_flash(uint16_t *analogmin_, uint16_t *analogmax_)
{
 800197c:	b480      	push	{r7}
 800197e:	b085      	sub	sp, #20
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
 8001984:	6039      	str	r1, [r7, #0]
	#if D_ANALOG
	printf("analog_set_from_flash()\r\n");
	#endif
	for(unsigned int i = 0; i < CALIBRATIONSIZE; i++)
 8001986:	2300      	movs	r3, #0
 8001988:	60fb      	str	r3, [r7, #12]
 800198a:	e014      	b.n	80019b6 <analog_set_from_flash+0x3a>
	{
		#if D_ANALOG
		printf("flash.analogmin[%2d] = %5d, flash.analogmax[%2d] = %5d\r\n", i, analogdata.min[i], i, analogdata.max[i]);
		#endif
		analogmin[i] = *(analogmin_ + i);
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	005b      	lsls	r3, r3, #1
 8001990:	687a      	ldr	r2, [r7, #4]
 8001992:	4413      	add	r3, r2
 8001994:	8819      	ldrh	r1, [r3, #0]
 8001996:	4a0c      	ldr	r2, [pc, #48]	; (80019c8 <analog_set_from_flash+0x4c>)
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		analogmax[i] = *(analogmax_ + i);
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	005b      	lsls	r3, r3, #1
 80019a2:	683a      	ldr	r2, [r7, #0]
 80019a4:	4413      	add	r3, r2
 80019a6:	8819      	ldrh	r1, [r3, #0]
 80019a8:	4a08      	ldr	r2, [pc, #32]	; (80019cc <analog_set_from_flash+0x50>)
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(unsigned int i = 0; i < CALIBRATIONSIZE; i++)
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	3301      	adds	r3, #1
 80019b4:	60fb      	str	r3, [r7, #12]
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	2b0f      	cmp	r3, #15
 80019ba:	d9e7      	bls.n	800198c <analog_set_from_flash+0x10>
		#if D_ANALOG
		printf("flash.analogmin[%2d] = %5d, flash.analogmax[%2d] = %5d\r\n", i, analogdata.min[i], i, analogdata.max[i]);
		#endif
	}
}
 80019bc:	bf00      	nop
 80019be:	3714      	adds	r7, #20
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr
 80019c8:	20000274 	.word	0x20000274
 80019cc:	200003f8 	.word	0x200003f8

080019d0 <analog_set_calibrationsize>:

void analog_set_calibrationsize(uint8_t calibrationsize_)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	4603      	mov	r3, r0
 80019d8:	71fb      	strb	r3, [r7, #7]
	calibrationsize = calibrationsize_;
 80019da:	4a04      	ldr	r2, [pc, #16]	; (80019ec <analog_set_calibrationsize+0x1c>)
 80019dc:	79fb      	ldrb	r3, [r7, #7]
 80019de:	7013      	strb	r3, [r2, #0]
}
 80019e0:	bf00      	nop
 80019e2:	370c      	adds	r7, #12
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr
 80019ec:	20000295 	.word	0x20000295

080019f0 <analog_set_analogmode>:
{
	return calibrationsize;
}

void analog_set_analogmode(AnalogMode analogmode_)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	4603      	mov	r3, r0
 80019f8:	71fb      	strb	r3, [r7, #7]
	analogmode = analogmode_;
 80019fa:	4a04      	ldr	r2, [pc, #16]	; (8001a0c <analog_set_analogmode+0x1c>)
 80019fc:	79fb      	ldrb	r3, [r7, #7]
 80019fe:	7013      	strb	r3, [r2, #0]
}
 8001a00:	bf00      	nop
 8001a02:	370c      	adds	r7, #12
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr
 8001a0c:	20000294 	.word	0x20000294

08001a10 <analog_read_analogmode>:

AnalogMode analog_read_analogmode()
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
	return analogmode;
 8001a14:	4b03      	ldr	r3, [pc, #12]	; (8001a24 <analog_read_analogmode+0x14>)
 8001a16:	781b      	ldrb	r3, [r3, #0]
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop
 8001a24:	20000294 	.word	0x20000294

08001a28 <analog_calibration_start>:

void analog_calibration_start()
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
	analog_set_analogmode(analogmode_all);
 8001a2e:	2010      	movs	r0, #16
 8001a30:	f7ff ffde 	bl	80019f0 <analog_set_analogmode>
    for(unsigned char i = 0; CALIBRATIONSIZE > i; i++)
 8001a34:	2300      	movs	r3, #0
 8001a36:	71fb      	strb	r3, [r7, #7]
 8001a38:	e00d      	b.n	8001a56 <analog_calibration_start+0x2e>
    {
        analogmax[i] = 0;
 8001a3a:	79fb      	ldrb	r3, [r7, #7]
 8001a3c:	4a0c      	ldr	r2, [pc, #48]	; (8001a70 <analog_calibration_start+0x48>)
 8001a3e:	2100      	movs	r1, #0
 8001a40:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        analogmin[i] = 4096;
 8001a44:	79fb      	ldrb	r3, [r7, #7]
 8001a46:	4a0b      	ldr	r2, [pc, #44]	; (8001a74 <analog_calibration_start+0x4c>)
 8001a48:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a4c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(unsigned char i = 0; CALIBRATIONSIZE > i; i++)
 8001a50:	79fb      	ldrb	r3, [r7, #7]
 8001a52:	3301      	adds	r3, #1
 8001a54:	71fb      	strb	r3, [r7, #7]
 8001a56:	79fb      	ldrb	r3, [r7, #7]
 8001a58:	2b0f      	cmp	r3, #15
 8001a5a:	d9ee      	bls.n	8001a3a <analog_calibration_start+0x12>
    }
	analog_print_max();
 8001a5c:	f7ff ff34 	bl	80018c8 <analog_print_max>
	analog_print_min();
 8001a60:	f7ff ff4a 	bl	80018f8 <analog_print_min>
	analog_sensor_start();
 8001a64:	f000 f83e 	bl	8001ae4 <analog_sensor_start>
}
 8001a68:	bf00      	nop
 8001a6a:	3708      	adds	r7, #8
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	200003f8 	.word	0x200003f8
 8001a74:	20000274 	.word	0x20000274

08001a78 <analog_calibration_stop>:

void analog_calibration_stop()
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	af00      	add	r7, sp, #0
	/* analog_calibration_stop */
	analog_set_analogmode(analogmode_all);
 8001a7c:	2010      	movs	r0, #16
 8001a7e:	f7ff ffb7 	bl	80019f0 <analog_set_analogmode>
	/* HAL_ADC_Stop_DMA */
	analog_stop();
 8001a82:	f000 f829 	bl	8001ad8 <analog_stop>
	analog_print_max();
 8001a86:	f7ff ff1f 	bl	80018c8 <analog_print_max>
	analog_print_min();
 8001a8a:	f7ff ff35 	bl	80018f8 <analog_print_min>
	/* analogdata.min/max = analogmin/max */
	analog_set_on_flash(analogdata.min, analogdata.max);
 8001a8e:	4904      	ldr	r1, [pc, #16]	; (8001aa0 <analog_calibration_stop+0x28>)
 8001a90:	4804      	ldr	r0, [pc, #16]	; (8001aa4 <analog_calibration_stop+0x2c>)
 8001a92:	f7ff ff49 	bl	8001928 <analog_set_on_flash>
	//! FLASH_SECTOR_8 is AnalogData
	flash_write(FLASH_SECTOR_8);
 8001a96:	2008      	movs	r0, #8
 8001a98:	f001 f888 	bl	8002bac <flash_write>
}
 8001a9c:	bf00      	nop
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	20012194 	.word	0x20012194
 8001aa4:	20012174 	.word	0x20012174

08001aa8 <analog_init>:

void analog_init()
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
	analog_set_calibrationsize(CALIBRATIONSIZE);
 8001aac:	2010      	movs	r0, #16
 8001aae:	f7ff ff8f 	bl	80019d0 <analog_set_calibrationsize>
    if(HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ab2:	4805      	ldr	r0, [pc, #20]	; (8001ac8 <analog_init+0x20>)
 8001ab4:	f004 fa9c 	bl	8005ff0 <HAL_ADC_Init>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <analog_init+0x1a>
    {
        Error_Handler();
 8001abe:	f002 f9c3 	bl	8003e48 <Error_Handler>
    }
}
 8001ac2:	bf00      	nop
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	200005b8 	.word	0x200005b8

08001acc <analog_start>:

void analog_start()
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
	#if D_ANALOG
	printf("analog_sensor_start()\r\n");
	#endif
	analog_sensor_start();
 8001ad0:	f000 f808 	bl	8001ae4 <analog_sensor_start>
}
 8001ad4:	bf00      	nop
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <analog_stop>:

void analog_stop()
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
	analog_sensor_stop();
 8001adc:	f000 f81a 	bl	8001b14 <analog_sensor_stop>
}
 8001ae0:	bf00      	nop
 8001ae2:	bd80      	pop	{r7, pc}

08001ae4 <analog_sensor_start>:

void analog_sensor_start()
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
	#if D_ANALOG
	printf("sensgettime = 0\r\nHAL_ADC_Start_DMA()\r\n");
	#endif
    sensgettime = 0;
 8001ae8:	4b07      	ldr	r3, [pc, #28]	; (8001b08 <analog_sensor_start+0x24>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	601a      	str	r2, [r3, #0]
    if(HAL_ADC_Start_DMA(&hadc1, (uint32_t*) analograw, CALIBRATIONSIZE) != HAL_OK)
 8001aee:	2210      	movs	r2, #16
 8001af0:	4906      	ldr	r1, [pc, #24]	; (8001b0c <analog_sensor_start+0x28>)
 8001af2:	4807      	ldr	r0, [pc, #28]	; (8001b10 <analog_sensor_start+0x2c>)
 8001af4:	f004 fac0 	bl	8006078 <HAL_ADC_Start_DMA>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d001      	beq.n	8001b02 <analog_sensor_start+0x1e>
    {
        Error_Handler();
 8001afe:	f002 f9a3 	bl	8003e48 <Error_Handler>
    }
}
 8001b02:	bf00      	nop
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	20000250 	.word	0x20000250
 8001b0c:	20000254 	.word	0x20000254
 8001b10:	200005b8 	.word	0x200005b8

08001b14 <analog_sensor_stop>:

void analog_sensor_stop()
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
	HAL_ADC_Stop_DMA(&hadc1);
 8001b18:	4802      	ldr	r0, [pc, #8]	; (8001b24 <analog_sensor_stop+0x10>)
 8001b1a:	f004 fbbd 	bl	8006298 <HAL_ADC_Stop_DMA>
}
 8001b1e:	bf00      	nop
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	200005b8 	.word	0x200005b8

08001b28 <analog_sensor_get>:

uint16_t analog_sensor_get(unsigned char i)
{
 8001b28:	b5b0      	push	{r4, r5, r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	4603      	mov	r3, r0
 8001b30:	71fb      	strb	r3, [r7, #7]
	uint16_t analog_before;
	//! 
	analog_before = analograte[i];
 8001b32:	79fb      	ldrb	r3, [r7, #7]
 8001b34:	4a2e      	ldr	r2, [pc, #184]	; (8001bf0 <analog_sensor_get+0xc8>)
 8001b36:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b3a:	81fb      	strh	r3, [r7, #14]
	//! 
	analograte[i] = 1000 * (analog[i] - analogmin[i]) / (float) (analogmax[i] - analogmin[i]);
 8001b3c:	79fb      	ldrb	r3, [r7, #7]
 8001b3e:	4a2d      	ldr	r2, [pc, #180]	; (8001bf4 <analog_sensor_get+0xcc>)
 8001b40:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b44:	4619      	mov	r1, r3
 8001b46:	79fb      	ldrb	r3, [r7, #7]
 8001b48:	4a2b      	ldr	r2, [pc, #172]	; (8001bf8 <analog_sensor_get+0xd0>)
 8001b4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b4e:	1acb      	subs	r3, r1, r3
 8001b50:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001b54:	fb02 f303 	mul.w	r3, r2, r3
 8001b58:	ee07 3a90 	vmov	s15, r3
 8001b5c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001b60:	79fb      	ldrb	r3, [r7, #7]
 8001b62:	4a26      	ldr	r2, [pc, #152]	; (8001bfc <analog_sensor_get+0xd4>)
 8001b64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b68:	4619      	mov	r1, r3
 8001b6a:	79fb      	ldrb	r3, [r7, #7]
 8001b6c:	4a22      	ldr	r2, [pc, #136]	; (8001bf8 <analog_sensor_get+0xd0>)
 8001b6e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b72:	1acb      	subs	r3, r1, r3
 8001b74:	ee07 3a90 	vmov	s15, r3
 8001b78:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b7c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b80:	79fb      	ldrb	r3, [r7, #7]
 8001b82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b86:	ee17 2a90 	vmov	r2, s15
 8001b8a:	b291      	uxth	r1, r2
 8001b8c:	4a18      	ldr	r2, [pc, #96]	; (8001bf0 <analog_sensor_get+0xc8>)
 8001b8e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
#if USE_SIGMOID_TRACE
	analograte[i] = 1000 * sigmoid(analograte[i], (16 - i)/(float)800, 500);
#endif
	//! 
	analograte[i] = low_pass_filter(analograte[i], analog_before, ANALOG_LPF_GAMMA);
 8001b92:	79fb      	ldrb	r3, [r7, #7]
 8001b94:	4a16      	ldr	r2, [pc, #88]	; (8001bf0 <analog_sensor_get+0xc8>)
 8001b96:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7fe fcb2 	bl	8000504 <__aeabi_ui2d>
 8001ba0:	4604      	mov	r4, r0
 8001ba2:	460d      	mov	r5, r1
 8001ba4:	89fb      	ldrh	r3, [r7, #14]
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f7fe fcac 	bl	8000504 <__aeabi_ui2d>
 8001bac:	4602      	mov	r2, r0
 8001bae:	460b      	mov	r3, r1
 8001bb0:	ed9f 2b0d 	vldr	d2, [pc, #52]	; 8001be8 <analog_sensor_get+0xc0>
 8001bb4:	ec43 2b11 	vmov	d1, r2, r3
 8001bb8:	ec45 4b10 	vmov	d0, r4, r5
 8001bbc:	f001 f88a 	bl	8002cd4 <low_pass_filter>
 8001bc0:	ec53 2b10 	vmov	r2, r3, d0
 8001bc4:	79fc      	ldrb	r4, [r7, #7]
 8001bc6:	4610      	mov	r0, r2
 8001bc8:	4619      	mov	r1, r3
 8001bca:	f7fe ffed 	bl	8000ba8 <__aeabi_d2uiz>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	b29a      	uxth	r2, r3
 8001bd2:	4b07      	ldr	r3, [pc, #28]	; (8001bf0 <analog_sensor_get+0xc8>)
 8001bd4:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
	return analograte[i];
 8001bd8:	79fb      	ldrb	r3, [r7, #7]
 8001bda:	4a05      	ldr	r2, [pc, #20]	; (8001bf0 <analog_sensor_get+0xc8>)
 8001bdc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	3710      	adds	r7, #16
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bdb0      	pop	{r4, r5, r7, pc}
	...
 8001bf0:	20000298 	.word	0x20000298
 8001bf4:	20000230 	.word	0x20000230
 8001bf8:	20000274 	.word	0x20000274
 8001bfc:	200003f8 	.word	0x200003f8

08001c00 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *AdcHandle)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
#if !ANALOG_CALIBRATION_IN_WHILE
	analog_get_and_sort();
 8001c08:	f000 f804 	bl	8001c14 <analog_get_and_sort>
#endif
}
 8001c0c:	bf00      	nop
 8001c0e:	3708      	adds	r7, #8
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}

08001c14 <analog_get_and_sort>:

void analog_get_and_sort()
{
 8001c14:	b490      	push	{r4, r7}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
    /* sort */
	if(sensgettime >= SENSGETCOUNT)
 8001c1a:	4b46      	ldr	r3, [pc, #280]	; (8001d34 <analog_get_and_sort+0x120>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	2b08      	cmp	r3, #8
 8001c20:	d968      	bls.n	8001cf4 <analog_get_and_sort+0xe0>
    {
		#if ANALOG_CALIBRATION_IN_WHILE
		// printf("sensgettime >= SENSGETCOUNT\r\n");
		#endif
		sensgettime = 0;
 8001c22:	4b44      	ldr	r3, [pc, #272]	; (8001d34 <analog_get_and_sort+0x120>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	601a      	str	r2, [r3, #0]
		for(unsigned char index = 0; index < CALIBRATIONSIZE; index++)
 8001c28:	2300      	movs	r3, #0
 8001c2a:	71fb      	strb	r3, [r7, #7]
 8001c2c:	e05f      	b.n	8001cee <analog_get_and_sort+0xda>
        {
			/* main sort */
			#if ANALOG_CALIBRATION_IN_WHILE
			// printf("main sort\r\n");
			#endif
			for(unsigned char count = 0; count < SENSGETCOUNT; count++)
 8001c2e:	2300      	movs	r3, #0
 8001c30:	71bb      	strb	r3, [r7, #6]
 8001c32:	e02d      	b.n	8001c90 <analog_get_and_sort+0x7c>
            {
				for(unsigned char alphaindex = 0; alphaindex > count; alphaindex--)
 8001c34:	2300      	movs	r3, #0
 8001c36:	717b      	strb	r3, [r7, #5]
 8001c38:	e023      	b.n	8001c82 <analog_get_and_sort+0x6e>
                {
					uint16_t analogbuffer = analogbuffers[alphaindex - 1][index];
 8001c3a:	797b      	ldrb	r3, [r7, #5]
 8001c3c:	1e5a      	subs	r2, r3, #1
 8001c3e:	79fb      	ldrb	r3, [r7, #7]
 8001c40:	493d      	ldr	r1, [pc, #244]	; (8001d38 <analog_get_and_sort+0x124>)
 8001c42:	0112      	lsls	r2, r2, #4
 8001c44:	4413      	add	r3, r2
 8001c46:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001c4a:	807b      	strh	r3, [r7, #2]
					analogbuffers[alphaindex - 1][index] = analogbuffers[alphaindex][index];
 8001c4c:	7978      	ldrb	r0, [r7, #5]
 8001c4e:	79f9      	ldrb	r1, [r7, #7]
 8001c50:	797b      	ldrb	r3, [r7, #5]
 8001c52:	1e5a      	subs	r2, r3, #1
 8001c54:	79fb      	ldrb	r3, [r7, #7]
 8001c56:	4c38      	ldr	r4, [pc, #224]	; (8001d38 <analog_get_and_sort+0x124>)
 8001c58:	0100      	lsls	r0, r0, #4
 8001c5a:	4401      	add	r1, r0
 8001c5c:	f834 0011 	ldrh.w	r0, [r4, r1, lsl #1]
 8001c60:	4935      	ldr	r1, [pc, #212]	; (8001d38 <analog_get_and_sort+0x124>)
 8001c62:	0112      	lsls	r2, r2, #4
 8001c64:	4413      	add	r3, r2
 8001c66:	4602      	mov	r2, r0
 8001c68:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
					analogbuffers[alphaindex][index] = analogbuffer;
 8001c6c:	797a      	ldrb	r2, [r7, #5]
 8001c6e:	79fb      	ldrb	r3, [r7, #7]
 8001c70:	4931      	ldr	r1, [pc, #196]	; (8001d38 <analog_get_and_sort+0x124>)
 8001c72:	0112      	lsls	r2, r2, #4
 8001c74:	4413      	add	r3, r2
 8001c76:	887a      	ldrh	r2, [r7, #2]
 8001c78:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				for(unsigned char alphaindex = 0; alphaindex > count; alphaindex--)
 8001c7c:	797b      	ldrb	r3, [r7, #5]
 8001c7e:	3b01      	subs	r3, #1
 8001c80:	717b      	strb	r3, [r7, #5]
 8001c82:	797a      	ldrb	r2, [r7, #5]
 8001c84:	79bb      	ldrb	r3, [r7, #6]
 8001c86:	429a      	cmp	r2, r3
 8001c88:	d8d7      	bhi.n	8001c3a <analog_get_and_sort+0x26>
			for(unsigned char count = 0; count < SENSGETCOUNT; count++)
 8001c8a:	79bb      	ldrb	r3, [r7, #6]
 8001c8c:	3301      	adds	r3, #1
 8001c8e:	71bb      	strb	r3, [r7, #6]
 8001c90:	79bb      	ldrb	r3, [r7, #6]
 8001c92:	2b08      	cmp	r3, #8
 8001c94:	d9ce      	bls.n	8001c34 <analog_get_and_sort+0x20>
				}
			}

			/* get middle */
			analog[index] = analogbuffers[(int) SENSGETCOUNT / 2][index];
 8001c96:	79fa      	ldrb	r2, [r7, #7]
 8001c98:	79fb      	ldrb	r3, [r7, #7]
 8001c9a:	4927      	ldr	r1, [pc, #156]	; (8001d38 <analog_get_and_sort+0x124>)
 8001c9c:	3240      	adds	r2, #64	; 0x40
 8001c9e:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8001ca2:	4a26      	ldr	r2, [pc, #152]	; (8001d3c <analog_get_and_sort+0x128>)
 8001ca4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			
			/* get max and min */
			#if ANALOG_CALIBRATION_IN_WHILE
			analog_print_analogmode();
			#endif
			analogmax[index] = (analogmax[index] < analog[index]) ? analog[index] : analogmax[index];
 8001ca8:	79fb      	ldrb	r3, [r7, #7]
 8001caa:	4a25      	ldr	r2, [pc, #148]	; (8001d40 <analog_get_and_sort+0x12c>)
 8001cac:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001cb0:	79fb      	ldrb	r3, [r7, #7]
 8001cb2:	4a22      	ldr	r2, [pc, #136]	; (8001d3c <analog_get_and_sort+0x128>)
 8001cb4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001cb8:	79fb      	ldrb	r3, [r7, #7]
 8001cba:	428a      	cmp	r2, r1
 8001cbc:	bf38      	it	cc
 8001cbe:	460a      	movcc	r2, r1
 8001cc0:	b291      	uxth	r1, r2
 8001cc2:	4a1f      	ldr	r2, [pc, #124]	; (8001d40 <analog_get_and_sort+0x12c>)
 8001cc4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			analogmin[index] = (analogmin[index] > analog[index]) ? analog[index] : analogmin[index];
 8001cc8:	79fb      	ldrb	r3, [r7, #7]
 8001cca:	4a1e      	ldr	r2, [pc, #120]	; (8001d44 <analog_get_and_sort+0x130>)
 8001ccc:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001cd0:	79fb      	ldrb	r3, [r7, #7]
 8001cd2:	4a1a      	ldr	r2, [pc, #104]	; (8001d3c <analog_get_and_sort+0x128>)
 8001cd4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001cd8:	79fb      	ldrb	r3, [r7, #7]
 8001cda:	428a      	cmp	r2, r1
 8001cdc:	bf28      	it	cs
 8001cde:	460a      	movcs	r2, r1
 8001ce0:	b291      	uxth	r1, r2
 8001ce2:	4a18      	ldr	r2, [pc, #96]	; (8001d44 <analog_get_and_sort+0x130>)
 8001ce4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(unsigned char index = 0; index < CALIBRATIONSIZE; index++)
 8001ce8:	79fb      	ldrb	r3, [r7, #7]
 8001cea:	3301      	adds	r3, #1
 8001cec:	71fb      	strb	r3, [r7, #7]
 8001cee:	79fb      	ldrb	r3, [r7, #7]
 8001cf0:	2b0f      	cmp	r3, #15
 8001cf2:	d99c      	bls.n	8001c2e <analog_get_and_sort+0x1a>
	#if ANALOG_CALIBRATION_IN_WHILE
	// printf(" get sensor raw value ... \r\n");
	// printf("sensgettime = %2d\r\n", sensgettime);
	// analog_array_print(analograw);
	#endif
	for(unsigned char index = 0; CALIBRATIONSIZE > index; index++)
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	713b      	strb	r3, [r7, #4]
 8001cf8:	e00f      	b.n	8001d1a <analog_get_and_sort+0x106>
    {
		#if ANALOG_CALIBRATION_IN_WHILE
		// printf("analogbuffers[%2d][%2d] = %5d\r\n", sensgettime, index, analograw[index]);
		#endif
		analogbuffers[sensgettime][index] = analograw[index];
 8001cfa:	7939      	ldrb	r1, [r7, #4]
 8001cfc:	4b0d      	ldr	r3, [pc, #52]	; (8001d34 <analog_get_and_sort+0x120>)
 8001cfe:	681a      	ldr	r2, [r3, #0]
 8001d00:	793b      	ldrb	r3, [r7, #4]
 8001d02:	4811      	ldr	r0, [pc, #68]	; (8001d48 <analog_get_and_sort+0x134>)
 8001d04:	f830 0011 	ldrh.w	r0, [r0, r1, lsl #1]
 8001d08:	490b      	ldr	r1, [pc, #44]	; (8001d38 <analog_get_and_sort+0x124>)
 8001d0a:	0112      	lsls	r2, r2, #4
 8001d0c:	4413      	add	r3, r2
 8001d0e:	4602      	mov	r2, r0
 8001d10:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for(unsigned char index = 0; CALIBRATIONSIZE > index; index++)
 8001d14:	793b      	ldrb	r3, [r7, #4]
 8001d16:	3301      	adds	r3, #1
 8001d18:	713b      	strb	r3, [r7, #4]
 8001d1a:	793b      	ldrb	r3, [r7, #4]
 8001d1c:	2b0f      	cmp	r3, #15
 8001d1e:	d9ec      	bls.n	8001cfa <analog_get_and_sort+0xe6>
	}
	sensgettime++;
 8001d20:	4b04      	ldr	r3, [pc, #16]	; (8001d34 <analog_get_and_sort+0x120>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	3301      	adds	r3, #1
 8001d26:	4a03      	ldr	r2, [pc, #12]	; (8001d34 <analog_get_and_sort+0x120>)
 8001d28:	6013      	str	r3, [r2, #0]
}
 8001d2a:	bf00      	nop
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bc90      	pop	{r4, r7}
 8001d32:	4770      	bx	lr
 8001d34:	20000250 	.word	0x20000250
 8001d38:	200002b8 	.word	0x200002b8
 8001d3c:	20000230 	.word	0x20000230
 8001d40:	200003f8 	.word	0x200003f8
 8001d44:	20000274 	.word	0x20000274
 8001d48:	20000254 	.word	0x20000254

08001d4c <course_init>:
float course_update_section_sampling_time_s;
float course_accel_max;
float __course_debug_target_speed__;

void course_init(unsigned short int samplingtime_ms)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	4603      	mov	r3, r0
 8001d54:	80fb      	strh	r3, [r7, #6]
	imu_init();
 8001d56:	f7ff f973 	bl	8001040 <imu_init>
	course_state_count = 0;
 8001d5a:	4b05      	ldr	r3, [pc, #20]	; (8001d70 <course_init+0x24>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	801a      	strh	r2, [r3, #0]
	course_set_update_section_freq_ms(samplingtime_ms);
 8001d60:	88fb      	ldrh	r3, [r7, #6]
 8001d62:	4618      	mov	r0, r3
 8001d64:	f000 f8a2 	bl	8001eac <course_set_update_section_freq_ms>
}
 8001d68:	bf00      	nop
 8001d6a:	3708      	adds	r7, #8
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	20000428 	.word	0x20000428

08001d74 <course_start>:

void course_start()
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0
	/* course_start */
	course_state_count = 0;
 8001d78:	4b16      	ldr	r3, [pc, #88]	; (8001dd4 <course_start+0x60>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	801a      	strh	r2, [r3, #0]
	course_accel_max = accel_max_calc(rotary_read_value());
 8001d7e:	f7ff fbeb 	bl	8001558 <rotary_read_value>
 8001d82:	4603      	mov	r3, r0
 8001d84:	4618      	mov	r0, r3
 8001d86:	f000 fd97 	bl	80028b8 <accel_max_calc>
 8001d8a:	eef0 7a40 	vmov.f32	s15, s0
 8001d8e:	4b12      	ldr	r3, [pc, #72]	; (8001dd8 <course_start+0x64>)
 8001d90:	edc3 7a00 	vstr	s15, [r3]
	course_reset_section_degree();
 8001d94:	f000 f8b4 	bl	8001f00 <course_reset_section_degree>
	if(rotary_read_playmode() == search || rotary_read_playmode() == motor_free)
 8001d98:	f7ff fbc6 	bl	8001528 <rotary_read_playmode>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d004      	beq.n	8001dac <course_start+0x38>
 8001da2:	f7ff fbc1 	bl	8001528 <rotary_read_playmode>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b04      	cmp	r3, #4
 8001daa:	d101      	bne.n	8001db0 <course_start+0x3c>
	{
		//! speed radius right left 
		course_reset_flash();
 8001dac:	f000 fd40 	bl	8002830 <course_reset_flash>
	}
	if(rotary_read_playmode() == accel)
 8001db0:	f7ff fbba 	bl	8001528 <rotary_read_playmode>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b02      	cmp	r3, #2
 8001db8:	d107      	bne.n	8001dca <course_start+0x56>
	{
		//! coursedata 
		flash_read(FLASH_SECTOR_11);
 8001dba:	200b      	movs	r0, #11
 8001dbc:	f000 ff38 	bl	8002c30 <flash_read>
		//!  (  coursedata  )
		course_fixing_radius2speed();
 8001dc0:	f000 f9f2 	bl	80021a8 <course_fixing_radius2speed>
		//! FLASH_SECTOR_11 is CourseData
		flash_write(FLASH_SECTOR_11);
 8001dc4:	200b      	movs	r0, #11
 8001dc6:	f000 fef1 	bl	8002bac <flash_write>
	}
	imu_start();
 8001dca:	f7ff f9e1 	bl	8001190 <imu_start>
}
 8001dce:	bf00      	nop
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	20000428 	.word	0x20000428
 8001dd8:	20000424 	.word	0x20000424

08001ddc <course_stop>:

void course_stop()
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	af00      	add	r7, sp, #0
	if(rotary_read_playmode() == search || rotary_read_playmode() == motor_free)
 8001de0:	f7ff fba2 	bl	8001528 <rotary_read_playmode>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d004      	beq.n	8001df4 <course_stop+0x18>
 8001dea:	f7ff fb9d 	bl	8001528 <rotary_read_playmode>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b04      	cmp	r3, #4
 8001df2:	d108      	bne.n	8001e06 <course_stop+0x2a>
	{
		flash_write(FLASH_SECTOR_9);
 8001df4:	2009      	movs	r0, #9
 8001df6:	f000 fed9 	bl	8002bac <flash_write>
		flash_write(FLASH_SECTOR_10);
 8001dfa:	200a      	movs	r0, #10
 8001dfc:	f000 fed6 	bl	8002bac <flash_write>
		flash_write(FLASH_SECTOR_11);
 8001e00:	200b      	movs	r0, #11
 8001e02:	f000 fed3 	bl	8002bac <flash_write>
	}
	if(rotary_read_playmode() == accel)
 8001e06:	f7ff fb8f 	bl	8001528 <rotary_read_playmode>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b02      	cmp	r3, #2
 8001e0e:	d102      	bne.n	8001e16 <course_stop+0x3a>
	{
		flash_write(FLASH_SECTOR_11);
 8001e10:	200b      	movs	r0, #11
 8001e12:	f000 fecb 	bl	8002bac <flash_write>
	}
	imu_stop();
 8001e16:	f7ff f9c2 	bl	800119e <imu_stop>
}
 8001e1a:	bf00      	nop
 8001e1c:	bd80      	pop	{r7, pc}
	...

08001e20 <course_update_section_degree>:
 *  course_section_degree 
 * course_update_section_degree()  course_update_section_sampling_time_s 
 * 
 */
void course_update_section_degree()
{
 8001e20:	b5b0      	push	{r4, r5, r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
	float tmp;
	imu_update_gyro();
 8001e26:	f7ff f9c3 	bl	80011b0 <imu_update_gyro>
	#if D_COURSE_WHILE
	printf("imu_read_yaw() = %7.2lf, course_section_degree = %7.2lf\r\n", imu_read_yaw(), course_section_degree);
	#endif
	course_sampling_count = course_sampling_count + 1;
 8001e2a:	4b1d      	ldr	r3, [pc, #116]	; (8001ea0 <course_update_section_degree+0x80>)
 8001e2c:	881b      	ldrh	r3, [r3, #0]
 8001e2e:	3301      	adds	r3, #1
 8001e30:	b29a      	uxth	r2, r3
 8001e32:	4b1b      	ldr	r3, [pc, #108]	; (8001ea0 <course_update_section_degree+0x80>)
 8001e34:	801a      	strh	r2, [r3, #0]
	tmp = course_section_degree + imu_read_yaw() * course_update_section_sampling_time_s;
 8001e36:	f7ff fa6f 	bl	8001318 <imu_read_yaw>
 8001e3a:	eeb0 7a40 	vmov.f32	s14, s0
 8001e3e:	4b19      	ldr	r3, [pc, #100]	; (8001ea4 <course_update_section_degree+0x84>)
 8001e40:	edd3 7a00 	vldr	s15, [r3]
 8001e44:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e48:	4b17      	ldr	r3, [pc, #92]	; (8001ea8 <course_update_section_degree+0x88>)
 8001e4a:	edd3 7a00 	vldr	s15, [r3]
 8001e4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e52:	edc7 7a01 	vstr	s15, [r7, #4]
	course_section_degree = low_pass_filter(tmp, course_section_degree, 0);
 8001e56:	6878      	ldr	r0, [r7, #4]
 8001e58:	f7fe fb76 	bl	8000548 <__aeabi_f2d>
 8001e5c:	4604      	mov	r4, r0
 8001e5e:	460d      	mov	r5, r1
 8001e60:	4b11      	ldr	r3, [pc, #68]	; (8001ea8 <course_update_section_degree+0x88>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4618      	mov	r0, r3
 8001e66:	f7fe fb6f 	bl	8000548 <__aeabi_f2d>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	460b      	mov	r3, r1
 8001e6e:	ed9f 2b0a 	vldr	d2, [pc, #40]	; 8001e98 <course_update_section_degree+0x78>
 8001e72:	ec43 2b11 	vmov	d1, r2, r3
 8001e76:	ec45 4b10 	vmov	d0, r4, r5
 8001e7a:	f000 ff2b 	bl	8002cd4 <low_pass_filter>
 8001e7e:	ec54 3b10 	vmov	r3, r4, d0
 8001e82:	4618      	mov	r0, r3
 8001e84:	4621      	mov	r1, r4
 8001e86:	f7fe feaf 	bl	8000be8 <__aeabi_d2f>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	4b06      	ldr	r3, [pc, #24]	; (8001ea8 <course_update_section_degree+0x88>)
 8001e8e:	601a      	str	r2, [r3, #0]
}
 8001e90:	bf00      	nop
 8001e92:	3708      	adds	r7, #8
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bdb0      	pop	{r4, r5, r7, pc}
	...
 8001ea0:	20000420 	.word	0x20000420
 8001ea4:	2000041c 	.word	0x2000041c
 8001ea8:	20000430 	.word	0x20000430

08001eac <course_set_update_section_freq_ms>:

void course_set_update_section_freq_ms(unsigned short int samplingtime_ms)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	80fb      	strh	r3, [r7, #6]
	course_update_section_sampling_time_s = samplingtime_ms / (float) 1000;
 8001eb6:	88fb      	ldrh	r3, [r7, #6]
 8001eb8:	ee07 3a90 	vmov	s15, r3
 8001ebc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ec0:	eddf 6a06 	vldr	s13, [pc, #24]	; 8001edc <course_set_update_section_freq_ms+0x30>
 8001ec4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ec8:	4b05      	ldr	r3, [pc, #20]	; (8001ee0 <course_set_update_section_freq_ms+0x34>)
 8001eca:	edc3 7a00 	vstr	s15, [r3]
}
 8001ece:	bf00      	nop
 8001ed0:	370c      	adds	r7, #12
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr
 8001eda:	bf00      	nop
 8001edc:	447a0000 	.word	0x447a0000
 8001ee0:	2000041c 	.word	0x2000041c

08001ee4 <course_read_section_degree>:

float course_read_section_degree()
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
	return course_section_degree;
 8001ee8:	4b04      	ldr	r3, [pc, #16]	; (8001efc <course_read_section_degree+0x18>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	ee07 3a90 	vmov	s15, r3
}
 8001ef0:	eeb0 0a67 	vmov.f32	s0, s15
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efa:	4770      	bx	lr
 8001efc:	20000430 	.word	0x20000430

08001f00 <course_reset_section_degree>:

void course_reset_section_degree()
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
	course_sampling_count = 0;
 8001f04:	4b05      	ldr	r3, [pc, #20]	; (8001f1c <course_reset_section_degree+0x1c>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	801a      	strh	r2, [r3, #0]
	course_section_degree = 0;
 8001f0a:	4b05      	ldr	r3, [pc, #20]	; (8001f20 <course_reset_section_degree+0x20>)
 8001f0c:	f04f 0200 	mov.w	r2, #0
 8001f10:	601a      	str	r2, [r3, #0]
}
 8001f12:	bf00      	nop
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr
 8001f1c:	20000420 	.word	0x20000420
 8001f20:	20000430 	.word	0x20000430

08001f24 <course_read_curvature_radius>:
	course_reset_section_degree();
	section_length_reset();
}

float course_read_curvature_radius()
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
	return course_section_radius;
 8001f28:	4b04      	ldr	r3, [pc, #16]	; (8001f3c <course_read_curvature_radius+0x18>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	ee07 3a90 	vmov	s15, r3
}
 8001f30:	eeb0 0a67 	vmov.f32	s0, s15
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr
 8001f3c:	2000042c 	.word	0x2000042c

08001f40 <course_read_state_count>:

uint16_t course_read_state_count()
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
    return course_state_count;
 8001f44:	4b03      	ldr	r3, [pc, #12]	; (8001f54 <course_read_state_count+0x14>)
 8001f46:	881b      	ldrh	r3, [r3, #0]
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	20000428 	.word	0x20000428

08001f58 <course_increment_state_count>:
{
	return course_sampling_count;
}

void course_increment_state_count()
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
    course_state_count++;
 8001f5c:	4b05      	ldr	r3, [pc, #20]	; (8001f74 <course_increment_state_count+0x1c>)
 8001f5e:	881b      	ldrh	r3, [r3, #0]
 8001f60:	3301      	adds	r3, #1
 8001f62:	b29a      	uxth	r2, r3
 8001f64:	4b03      	ldr	r3, [pc, #12]	; (8001f74 <course_increment_state_count+0x1c>)
 8001f66:	801a      	strh	r2, [r3, #0]
}
 8001f68:	bf00      	nop
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	20000428 	.word	0x20000428

08001f78 <course_calclate_radius>:
 * course_reset()					// 
 * 
 * 
 */
void course_calclate_radius()
{
 8001f78:	b590      	push	{r4, r7, lr}
 8001f7a:	b085      	sub	sp, #20
 8001f7c:	af00      	add	r7, sp, #0
    float curvature_radius;
	float section_degree, section_length;
	float section_radian;

    //!  */
	section_length = section_length_read();
 8001f7e:	f002 f8bf 	bl	8004100 <section_length_read>
 8001f82:	ed87 0a03 	vstr	s0, [r7, #12]
	//! 
	course_data_saving();
 8001f86:	f000 fcbb 	bl	8002900 <course_data_saving>
	//! 
	section_length_set_buffer();
 8001f8a:	f002 f8ef 	bl	800416c <section_length_set_buffer>
	//! 
	section_degree = course_read_section_degree();
 8001f8e:	f7ff ffa9 	bl	8001ee4 <course_read_section_degree>
 8001f92:	ed87 0a02 	vstr	s0, [r7, #8]

#if MODE_IMU_CALCLATE
	course_section_length = // course_section_length_from_imu
#endif

	section_radian = section_degree * M_PI / (float) 180;
 8001f96:	68b8      	ldr	r0, [r7, #8]
 8001f98:	f7fe fad6 	bl	8000548 <__aeabi_f2d>
 8001f9c:	a314      	add	r3, pc, #80	; (adr r3, 8001ff0 <course_calclate_radius+0x78>)
 8001f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fa2:	f7fe fb29 	bl	80005f8 <__aeabi_dmul>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	460c      	mov	r4, r1
 8001faa:	4618      	mov	r0, r3
 8001fac:	4621      	mov	r1, r4
 8001fae:	f04f 0200 	mov.w	r2, #0
 8001fb2:	4b0d      	ldr	r3, [pc, #52]	; (8001fe8 <course_calclate_radius+0x70>)
 8001fb4:	f7fe fc4a 	bl	800084c <__aeabi_ddiv>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	460c      	mov	r4, r1
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	4621      	mov	r1, r4
 8001fc0:	f7fe fe12 	bl	8000be8 <__aeabi_d2f>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	607b      	str	r3, [r7, #4]
	curvature_radius = section_length / (float) section_radian;
 8001fc8:	edd7 6a03 	vldr	s13, [r7, #12]
 8001fcc:	ed97 7a01 	vldr	s14, [r7, #4]
 8001fd0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fd4:	edc7 7a00 	vstr	s15, [r7]
	course_section_radius = curvature_radius;
 8001fd8:	4a04      	ldr	r2, [pc, #16]	; (8001fec <course_calclate_radius+0x74>)
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	6013      	str	r3, [r2, #0]
}
 8001fde:	bf00      	nop
 8001fe0:	3714      	adds	r7, #20
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd90      	pop	{r4, r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	40668000 	.word	0x40668000
 8001fec:	2000042c 	.word	0x2000042c
 8001ff0:	54442d18 	.word	0x54442d18
 8001ff4:	400921fb 	.word	0x400921fb

08001ff8 <course_state_function>:
 *  course_state_function() 
 *  course_state_function() 
 * 
 */
void course_state_function()
{
 8001ff8:	b590      	push	{r4, r7, lr}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
	PlayMode pm;
	pm = rotary_read_playmode();
 8001ffe:	f7ff fa93 	bl	8001528 <rotary_read_playmode>
 8002002:	4603      	mov	r3, r0
 8002004:	71fb      	strb	r3, [r7, #7]
	if(pm == search || pm == motor_free )
 8002006:	79fb      	ldrb	r3, [r7, #7]
 8002008:	2b01      	cmp	r3, #1
 800200a:	d002      	beq.n	8002012 <course_state_function+0x1a>
 800200c:	79fb      	ldrb	r3, [r7, #7]
 800200e:	2b04      	cmp	r3, #4
 8002010:	d127      	bne.n	8002062 <course_state_function+0x6a>
	{
		coursedata.course_state_count_max = course_read_state_count();
 8002012:	f7ff ff95 	bl	8001f40 <course_read_state_count>
 8002016:	4603      	mov	r3, r0
 8002018:	461a      	mov	r2, r3
 800201a:	4b1f      	ldr	r3, [pc, #124]	; (8002098 <course_state_function+0xa0>)
 800201c:	801a      	strh	r2, [r3, #0]
		//! 
		course_calclate_radius();
 800201e:	f7ff ffab 	bl	8001f78 <course_calclate_radius>
		//! 
		coursedata.radius[course_state_count] = course_read_curvature_radius();
 8002022:	4b1e      	ldr	r3, [pc, #120]	; (800209c <course_state_function+0xa4>)
 8002024:	881b      	ldrh	r3, [r3, #0]
 8002026:	461c      	mov	r4, r3
 8002028:	f7ff ff7c 	bl	8001f24 <course_read_curvature_radius>
 800202c:	eef0 7a40 	vmov.f32	s15, s0
 8002030:	4a19      	ldr	r2, [pc, #100]	; (8002098 <course_state_function+0xa0>)
 8002032:	f504 53bb 	add.w	r3, r4, #5984	; 0x1760
 8002036:	3310      	adds	r3, #16
 8002038:	009b      	lsls	r3, r3, #2
 800203a:	4413      	add	r3, r2
 800203c:	3304      	adds	r3, #4
 800203e:	edc3 7a00 	vstr	s15, [r3]
		//! 
		coursedata.marker[course_state_count] = length_read();
 8002042:	4b16      	ldr	r3, [pc, #88]	; (800209c <course_state_function+0xa4>)
 8002044:	881b      	ldrh	r3, [r3, #0]
 8002046:	461c      	mov	r4, r3
 8002048:	f000 ff06 	bl	8002e58 <length_read>
 800204c:	eef0 7a40 	vmov.f32	s15, s0
 8002050:	4a11      	ldr	r2, [pc, #68]	; (8002098 <course_state_function+0xa0>)
 8002052:	f504 533b 	add.w	r3, r4, #11968	; 0x2ec0
 8002056:	3320      	adds	r3, #32
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	4413      	add	r3, r2
 800205c:	3304      	adds	r3, #4
 800205e:	edc3 7a00 	vstr	s15, [r3]
	}
	if(pm == accel)
 8002062:	79fb      	ldrb	r3, [r7, #7]
 8002064:	2b02      	cmp	r3, #2
 8002066:	d110      	bne.n	800208a <course_state_function+0x92>
	{
		float fixed_velocity_target;
		// course_calclate_radius() 
		//! 
		section_length_set_buffer();
 8002068:	f002 f880 	bl	800416c <section_length_set_buffer>
		fixed_velocity_target = coursedata.speed[course_state_count];
 800206c:	4b0b      	ldr	r3, [pc, #44]	; (800209c <course_state_function+0xa4>)
 800206e:	881b      	ldrh	r3, [r3, #0]
 8002070:	4a09      	ldr	r2, [pc, #36]	; (8002098 <course_state_function+0xa0>)
 8002072:	009b      	lsls	r3, r3, #2
 8002074:	4413      	add	r3, r2
 8002076:	3304      	adds	r3, #4
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	603b      	str	r3, [r7, #0]
		__course_debug_target_speed__ = fixed_velocity_target;
 800207c:	4a08      	ldr	r2, [pc, #32]	; (80020a0 <course_state_function+0xa8>)
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	6013      	str	r3, [r2, #0]
		velotrace_set_target_direct(fixed_velocity_target);
 8002082:	ed97 0a00 	vldr	s0, [r7]
 8002086:	f003 fd07 	bl	8005a98 <velotrace_set_target_direct>
	}
	course_increment_state_count();
 800208a:	f7ff ff65 	bl	8001f58 <course_increment_state_count>
}
 800208e:	bf00      	nop
 8002090:	370c      	adds	r7, #12
 8002092:	46bd      	mov	sp, r7
 8002094:	bd90      	pop	{r4, r7, pc}
 8002096:	bf00      	nop
 8002098:	20000818 	.word	0x20000818
 800209c:	20000428 	.word	0x20000428
 80020a0:	20000418 	.word	0x20000418

080020a4 <course_d_print>:

void course_d_print()
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0
#if D_COURSE
	printf("__course_debug_target_speed__ = %2.5f\r\n", __course_debug_target_speed__);
#endif
	encoder_d_print();
 80020a8:	f000 fc7e 	bl	80029a8 <encoder_d_print>
}
 80020ac:	bf00      	nop
 80020ae:	bd80      	pop	{r7, pc}

080020b0 <course_radius2speed>:

float course_radius2speed(float radius)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b085      	sub	sp, #20
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	ed87 0a01 	vstr	s0, [r7, #4]
	float speed;
	radius = fabs(radius);
 80020ba:	edd7 7a01 	vldr	s15, [r7, #4]
 80020be:	eef0 7ae7 	vabs.f32	s15, s15
 80020c2:	edc7 7a01 	vstr	s15, [r7, #4]
	if(radius < 0.075f) speed = 1.000f;
 80020c6:	edd7 7a01 	vldr	s15, [r7, #4]
 80020ca:	ed9f 7a30 	vldr	s14, [pc, #192]	; 800218c <course_radius2speed+0xdc>
 80020ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020d6:	d503      	bpl.n	80020e0 <course_radius2speed+0x30>
 80020d8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80020dc:	60fb      	str	r3, [r7, #12]
 80020de:	e04b      	b.n	8002178 <course_radius2speed+0xc8>
    else if(radius < 0.125f) speed = 1.200f;
 80020e0:	edd7 7a01 	vldr	s15, [r7, #4]
 80020e4:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
 80020e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020f0:	d502      	bpl.n	80020f8 <course_radius2speed+0x48>
 80020f2:	4b27      	ldr	r3, [pc, #156]	; (8002190 <course_radius2speed+0xe0>)
 80020f4:	60fb      	str	r3, [r7, #12]
 80020f6:	e03f      	b.n	8002178 <course_radius2speed+0xc8>
    else if(radius < 0.175f) speed = 1.500f;
 80020f8:	edd7 7a01 	vldr	s15, [r7, #4]
 80020fc:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8002194 <course_radius2speed+0xe4>
 8002100:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002104:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002108:	d503      	bpl.n	8002112 <course_radius2speed+0x62>
 800210a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800210e:	60fb      	str	r3, [r7, #12]
 8002110:	e032      	b.n	8002178 <course_radius2speed+0xc8>
    else if(radius < 0.45f) speed = 2.00f;
 8002112:	edd7 7a01 	vldr	s15, [r7, #4]
 8002116:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8002198 <course_radius2speed+0xe8>
 800211a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800211e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002122:	d503      	bpl.n	800212c <course_radius2speed+0x7c>
 8002124:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002128:	60fb      	str	r3, [r7, #12]
 800212a:	e025      	b.n	8002178 <course_radius2speed+0xc8>
    else if(radius < 0.8f) speed = 2.500f;
 800212c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002130:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800219c <course_radius2speed+0xec>
 8002134:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002138:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800213c:	d502      	bpl.n	8002144 <course_radius2speed+0x94>
 800213e:	4b18      	ldr	r3, [pc, #96]	; (80021a0 <course_radius2speed+0xf0>)
 8002140:	60fb      	str	r3, [r7, #12]
 8002142:	e019      	b.n	8002178 <course_radius2speed+0xc8>
    else if(radius < 1.5f) speed = 2.500f;
 8002144:	edd7 7a01 	vldr	s15, [r7, #4]
 8002148:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 800214c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002150:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002154:	d502      	bpl.n	800215c <course_radius2speed+0xac>
 8002156:	4b12      	ldr	r3, [pc, #72]	; (80021a0 <course_radius2speed+0xf0>)
 8002158:	60fb      	str	r3, [r7, #12]
 800215a:	e00d      	b.n	8002178 <course_radius2speed+0xc8>
    else if(radius < 2.5f) speed = 2.500f;
 800215c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002160:	eeb0 7a04 	vmov.f32	s14, #4	; 0x40200000  2.5
 8002164:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002168:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800216c:	d502      	bpl.n	8002174 <course_radius2speed+0xc4>
 800216e:	4b0c      	ldr	r3, [pc, #48]	; (80021a0 <course_radius2speed+0xf0>)
 8002170:	60fb      	str	r3, [r7, #12]
 8002172:	e001      	b.n	8002178 <course_radius2speed+0xc8>
    else speed = 2.50f;
 8002174:	4b0a      	ldr	r3, [pc, #40]	; (80021a0 <course_radius2speed+0xf0>)
 8002176:	60fb      	str	r3, [r7, #12]
	// speed = - (4238566523291511 * pow(radius, 5)) / (double) 633825300114114700748351602688 + (8582934509267735 * pow(radius, 4)) / (double) 77371252455336267181195264 - (1459060547913519 * pow(radius, 3)) / (double) 2361183241434822606848 + (2682365349594497 * pow(radius, 2)) / (double) 2305843009213693952 + (1737420468106149 * radius) / (double) 4503599627370496 + 7057670738269725 / (double) 8796093022208;
	return speed;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	ee07 3a90 	vmov	s15, r3
}
 800217e:	eeb0 0a67 	vmov.f32	s0, s15
 8002182:	3714      	adds	r7, #20
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr
 800218c:	3d99999a 	.word	0x3d99999a
 8002190:	3f99999a 	.word	0x3f99999a
 8002194:	3e333333 	.word	0x3e333333
 8002198:	3ee66666 	.word	0x3ee66666
 800219c:	3f4ccccd 	.word	0x3f4ccccd
 80021a0:	40200000 	.word	0x40200000
 80021a4:	00000000 	.word	0x00000000

080021a8 <course_fixing_radius2speed>:

void course_fixing_radius2speed()
{
 80021a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021aa:	f5ad 4d3b 	sub.w	sp, sp, #47872	; 0xbb00
 80021ae:	b0af      	sub	sp, #188	; 0xbc
 80021b0:	af00      	add	r7, sp, #0
	float accel_length;
	uint16_t imax;
	imax = coursedata.course_state_count_max;
 80021b2:	4bb1      	ldr	r3, [pc, #708]	; (8002478 <course_fixing_radius2speed+0x2d0>)
 80021b4:	881b      	ldrh	r3, [r3, #0]
 80021b6:	f507 423b 	add.w	r2, r7, #47872	; 0xbb00
 80021ba:	f102 02a4 	add.w	r2, r2, #164	; 0xa4
 80021be:	8013      	strh	r3, [r2, #0]
	/*  */
	for(uint16_t course_state_size = imax; course_state_size > 0; course_state_size = course_state_size - 1)
 80021c0:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 80021c4:	f103 03a4 	add.w	r3, r3, #164	; 0xa4
 80021c8:	881b      	ldrh	r3, [r3, #0]
 80021ca:	f507 423b 	add.w	r2, r7, #47872	; 0xbb00
 80021ce:	f102 02b6 	add.w	r2, r2, #182	; 0xb6
 80021d2:	8013      	strh	r3, [r2, #0]
 80021d4:	e039      	b.n	800224a <course_fixing_radius2speed+0xa2>
	{
		uint16_t index;
		index = imax - course_state_size;
 80021d6:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 80021da:	f103 03a4 	add.w	r3, r3, #164	; 0xa4
 80021de:	881a      	ldrh	r2, [r3, #0]
 80021e0:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 80021e4:	f103 03b6 	add.w	r3, r3, #182	; 0xb6
 80021e8:	881b      	ldrh	r3, [r3, #0]
 80021ea:	1ad3      	subs	r3, r2, r3
 80021ec:	f507 423b 	add.w	r2, r7, #47872	; 0xbb00
 80021f0:	f102 0286 	add.w	r2, r2, #134	; 0x86
 80021f4:	8013      	strh	r3, [r2, #0]
		coursedata.speed[index] = course_radius2speed(coursedata.radius[index]);
 80021f6:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 80021fa:	f103 0386 	add.w	r3, r3, #134	; 0x86
 80021fe:	881b      	ldrh	r3, [r3, #0]
 8002200:	4a9d      	ldr	r2, [pc, #628]	; (8002478 <course_fixing_radius2speed+0x2d0>)
 8002202:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 8002206:	3310      	adds	r3, #16
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	4413      	add	r3, r2
 800220c:	3304      	adds	r3, #4
 800220e:	edd3 7a00 	vldr	s15, [r3]
 8002212:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 8002216:	f103 0386 	add.w	r3, r3, #134	; 0x86
 800221a:	881c      	ldrh	r4, [r3, #0]
 800221c:	eeb0 0a67 	vmov.f32	s0, s15
 8002220:	f7ff ff46 	bl	80020b0 <course_radius2speed>
 8002224:	eef0 7a40 	vmov.f32	s15, s0
 8002228:	4a93      	ldr	r2, [pc, #588]	; (8002478 <course_fixing_radius2speed+0x2d0>)
 800222a:	00a3      	lsls	r3, r4, #2
 800222c:	4413      	add	r3, r2
 800222e:	3304      	adds	r3, #4
 8002230:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t course_state_size = imax; course_state_size > 0; course_state_size = course_state_size - 1)
 8002234:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 8002238:	f103 03b6 	add.w	r3, r3, #182	; 0xb6
 800223c:	881b      	ldrh	r3, [r3, #0]
 800223e:	3b01      	subs	r3, #1
 8002240:	f507 423b 	add.w	r2, r7, #47872	; 0xbb00
 8002244:	f102 02b6 	add.w	r2, r2, #182	; 0xb6
 8002248:	8013      	strh	r3, [r2, #0]
 800224a:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 800224e:	f103 03b6 	add.w	r3, r3, #182	; 0xb6
 8002252:	881b      	ldrh	r3, [r3, #0]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d1be      	bne.n	80021d6 <course_fixing_radius2speed+0x2e>
	}

	float accel_glaph[COURSE_STATE_SIZE];
	float decel_glaph[COURSE_STATE_SIZE];

	accel_glaph[0] = 1;
 8002258:	f507 43bc 	add.w	r3, r7, #24064	; 0x5e00
 800225c:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8002260:	3b74      	subs	r3, #116	; 0x74
 8002262:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002266:	601a      	str	r2, [r3, #0]
	decel_glaph[imax] = 20;
 8002268:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 800226c:	f103 03a4 	add.w	r3, r3, #164	; 0xa4
 8002270:	881a      	ldrh	r2, [r3, #0]
 8002272:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002276:	3bb4      	subs	r3, #180	; 0xb4
 8002278:	0092      	lsls	r2, r2, #2
 800227a:	4413      	add	r3, r2
 800227c:	4a7f      	ldr	r2, [pc, #508]	; (800247c <course_fixing_radius2speed+0x2d4>)
 800227e:	601a      	str	r2, [r3, #0]

	accel_length = (float) COURSE_SAMPLING_LENGTH * course_accel_max;
 8002280:	4b7f      	ldr	r3, [pc, #508]	; (8002480 <course_fixing_radius2speed+0x2d8>)
 8002282:	edd3 7a00 	vldr	s15, [r3]
 8002286:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8002484 <course_fixing_radius2speed+0x2dc>
 800228a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800228e:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 8002292:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
 8002296:	edc3 7a00 	vstr	s15, [r3]

	/*  */
	for(uint16_t course_state_size = imax; course_state_size > 0; course_state_size = course_state_size - 1)
 800229a:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 800229e:	f103 03a4 	add.w	r3, r3, #164	; 0xa4
 80022a2:	881b      	ldrh	r3, [r3, #0]
 80022a4:	f507 423b 	add.w	r2, r7, #47872	; 0xbb00
 80022a8:	f102 02b4 	add.w	r2, r2, #180	; 0xb4
 80022ac:	8013      	strh	r3, [r2, #0]
 80022ae:	e0cc      	b.n	800244a <course_fixing_radius2speed+0x2a2>
	{
		uint16_t index;
		float v1, v2, vref;
		index = imax - course_state_size;
 80022b0:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 80022b4:	f103 03a4 	add.w	r3, r3, #164	; 0xa4
 80022b8:	881a      	ldrh	r2, [r3, #0]
 80022ba:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 80022be:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 80022c2:	881b      	ldrh	r3, [r3, #0]
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	f507 423b 	add.w	r2, r7, #47872	; 0xbb00
 80022ca:	f102 0292 	add.w	r2, r2, #146	; 0x92
 80022ce:	8013      	strh	r3, [r2, #0]
		v1 = accel_glaph[index];
 80022d0:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 80022d4:	f103 0392 	add.w	r3, r3, #146	; 0x92
 80022d8:	881a      	ldrh	r2, [r3, #0]
 80022da:	f507 43bc 	add.w	r3, r7, #24064	; 0x5e00
 80022de:	f103 0338 	add.w	r3, r3, #56	; 0x38
 80022e2:	3b74      	subs	r3, #116	; 0x74
 80022e4:	0092      	lsls	r2, r2, #2
 80022e6:	4413      	add	r3, r2
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f507 423b 	add.w	r2, r7, #47872	; 0xbb00
 80022ee:	f102 028c 	add.w	r2, r2, #140	; 0x8c
 80022f2:	6013      	str	r3, [r2, #0]
		v2 = coursedata.speed[index + 1];
 80022f4:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 80022f8:	f103 0392 	add.w	r3, r3, #146	; 0x92
 80022fc:	881b      	ldrh	r3, [r3, #0]
 80022fe:	3301      	adds	r3, #1
 8002300:	4a5d      	ldr	r2, [pc, #372]	; (8002478 <course_fixing_radius2speed+0x2d0>)
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	4413      	add	r3, r2
 8002306:	3304      	adds	r3, #4
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f507 423b 	add.w	r2, r7, #47872	; 0xbb00
 800230e:	f102 0288 	add.w	r2, r2, #136	; 0x88
 8002312:	6013      	str	r3, [r2, #0]
		if(v2 > v1)
 8002314:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 8002318:	f103 0388 	add.w	r3, r3, #136	; 0x88
 800231c:	ed93 7a00 	vldr	s14, [r3]
 8002320:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 8002324:	f103 038c 	add.w	r3, r3, #140	; 0x8c
 8002328:	edd3 7a00 	vldr	s15, [r3]
 800232c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002330:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002334:	dd61      	ble.n	80023fa <course_fixing_radius2speed+0x252>
		{
			if(accel_length >= pow(v2 - v1, 2))
 8002336:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 800233a:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
 800233e:	6818      	ldr	r0, [r3, #0]
 8002340:	f7fe f902 	bl	8000548 <__aeabi_f2d>
 8002344:	4604      	mov	r4, r0
 8002346:	460d      	mov	r5, r1
 8002348:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 800234c:	f103 0388 	add.w	r3, r3, #136	; 0x88
 8002350:	ed93 7a00 	vldr	s14, [r3]
 8002354:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 8002358:	f103 038c 	add.w	r3, r3, #140	; 0x8c
 800235c:	edd3 7a00 	vldr	s15, [r3]
 8002360:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002364:	ee17 0a90 	vmov	r0, s15
 8002368:	f7fe f8ee 	bl	8000548 <__aeabi_f2d>
 800236c:	4602      	mov	r2, r0
 800236e:	460b      	mov	r3, r1
 8002370:	ed9f 1b3f 	vldr	d1, [pc, #252]	; 8002470 <course_fixing_radius2speed+0x2c8>
 8002374:	ec43 2b10 	vmov	d0, r2, r3
 8002378:	f00c fe48 	bl	800f00c <pow>
 800237c:	ec53 2b10 	vmov	r2, r3, d0
 8002380:	4620      	mov	r0, r4
 8002382:	4629      	mov	r1, r5
 8002384:	f7fe fbbe 	bl	8000b04 <__aeabi_dcmpge>
 8002388:	4603      	mov	r3, r0
 800238a:	2b00      	cmp	r3, #0
 800238c:	d00a      	beq.n	80023a4 <course_fixing_radius2speed+0x1fc>
			{
				vref = v2;
 800238e:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 8002392:	f103 0388 	add.w	r3, r3, #136	; 0x88
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f507 423b 	add.w	r2, r7, #47872	; 0xbb00
 800239c:	f102 02b0 	add.w	r2, r2, #176	; 0xb0
 80023a0:	6013      	str	r3, [r2, #0]
 80023a2:	e034      	b.n	800240e <course_fixing_radius2speed+0x266>
			}
			else
			{
				vref = sqrt(accel_length) + v1;
 80023a4:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 80023a8:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
 80023ac:	6818      	ldr	r0, [r3, #0]
 80023ae:	f7fe f8cb 	bl	8000548 <__aeabi_f2d>
 80023b2:	4603      	mov	r3, r0
 80023b4:	460c      	mov	r4, r1
 80023b6:	ec44 3b10 	vmov	d0, r3, r4
 80023ba:	f00c ff97 	bl	800f2ec <sqrt>
 80023be:	ec56 5b10 	vmov	r5, r6, d0
 80023c2:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 80023c6:	f103 038c 	add.w	r3, r3, #140	; 0x8c
 80023ca:	6818      	ldr	r0, [r3, #0]
 80023cc:	f7fe f8bc 	bl	8000548 <__aeabi_f2d>
 80023d0:	4603      	mov	r3, r0
 80023d2:	460c      	mov	r4, r1
 80023d4:	461a      	mov	r2, r3
 80023d6:	4623      	mov	r3, r4
 80023d8:	4628      	mov	r0, r5
 80023da:	4631      	mov	r1, r6
 80023dc:	f7fd ff56 	bl	800028c <__adddf3>
 80023e0:	4603      	mov	r3, r0
 80023e2:	460c      	mov	r4, r1
 80023e4:	4618      	mov	r0, r3
 80023e6:	4621      	mov	r1, r4
 80023e8:	f7fe fbfe 	bl	8000be8 <__aeabi_d2f>
 80023ec:	4603      	mov	r3, r0
 80023ee:	f507 423b 	add.w	r2, r7, #47872	; 0xbb00
 80023f2:	f102 02b0 	add.w	r2, r2, #176	; 0xb0
 80023f6:	6013      	str	r3, [r2, #0]
 80023f8:	e009      	b.n	800240e <course_fixing_radius2speed+0x266>
			}
		}
		else
		{
			vref = v2;
 80023fa:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 80023fe:	f103 0388 	add.w	r3, r3, #136	; 0x88
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f507 423b 	add.w	r2, r7, #47872	; 0xbb00
 8002408:	f102 02b0 	add.w	r2, r2, #176	; 0xb0
 800240c:	6013      	str	r3, [r2, #0]
		}
		accel_glaph[index + 1] = vref;
 800240e:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 8002412:	f103 0392 	add.w	r3, r3, #146	; 0x92
 8002416:	881b      	ldrh	r3, [r3, #0]
 8002418:	1c5a      	adds	r2, r3, #1
 800241a:	f507 43bc 	add.w	r3, r7, #24064	; 0x5e00
 800241e:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8002422:	3b74      	subs	r3, #116	; 0x74
 8002424:	0092      	lsls	r2, r2, #2
 8002426:	4413      	add	r3, r2
 8002428:	f507 423b 	add.w	r2, r7, #47872	; 0xbb00
 800242c:	f102 02b0 	add.w	r2, r2, #176	; 0xb0
 8002430:	6812      	ldr	r2, [r2, #0]
 8002432:	601a      	str	r2, [r3, #0]
	for(uint16_t course_state_size = imax; course_state_size > 0; course_state_size = course_state_size - 1)
 8002434:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 8002438:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 800243c:	881b      	ldrh	r3, [r3, #0]
 800243e:	3b01      	subs	r3, #1
 8002440:	f507 423b 	add.w	r2, r7, #47872	; 0xbb00
 8002444:	f102 02b4 	add.w	r2, r2, #180	; 0xb4
 8002448:	8013      	strh	r3, [r2, #0]
 800244a:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 800244e:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8002452:	881b      	ldrh	r3, [r3, #0]
 8002454:	2b00      	cmp	r3, #0
 8002456:	f47f af2b 	bne.w	80022b0 <course_fixing_radius2speed+0x108>
		printf("course_fixing_radius2speed() > accel \r\n");
		#endif
	}

	/*  */
	for(uint16_t course_state_size = imax; course_state_size > 0; course_state_size = course_state_size - 1)
 800245a:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 800245e:	f103 03a4 	add.w	r3, r3, #164	; 0xa4
 8002462:	881b      	ldrh	r3, [r3, #0]
 8002464:	f507 423b 	add.w	r2, r7, #47872	; 0xbb00
 8002468:	f102 02ae 	add.w	r2, r2, #174	; 0xae
 800246c:	8013      	strh	r3, [r2, #0]
 800246e:	e0ce      	b.n	800260e <course_fixing_radius2speed+0x466>
 8002470:	00000000 	.word	0x00000000
 8002474:	40000000 	.word	0x40000000
 8002478:	20000818 	.word	0x20000818
 800247c:	41a00000 	.word	0x41a00000
 8002480:	20000424 	.word	0x20000424
 8002484:	3c23d70a 	.word	0x3c23d70a
	{
		uint16_t index;
		float v2, v3, vref;
		index = course_state_size;
 8002488:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 800248c:	f103 03ae 	add.w	r3, r3, #174	; 0xae
 8002490:	881b      	ldrh	r3, [r3, #0]
 8002492:	f507 423b 	add.w	r2, r7, #47872	; 0xbb00
 8002496:	f102 029c 	add.w	r2, r2, #156	; 0x9c
 800249a:	8013      	strh	r3, [r2, #0]
		v3 = decel_glaph[index];
 800249c:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 80024a0:	f103 039c 	add.w	r3, r3, #156	; 0x9c
 80024a4:	881a      	ldrh	r2, [r3, #0]
 80024a6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80024aa:	3bb4      	subs	r3, #180	; 0xb4
 80024ac:	0092      	lsls	r2, r2, #2
 80024ae:	4413      	add	r3, r2
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f507 423b 	add.w	r2, r7, #47872	; 0xbb00
 80024b6:	f102 0298 	add.w	r2, r2, #152	; 0x98
 80024ba:	6013      	str	r3, [r2, #0]
		v2 = coursedata.speed[index - 1];
 80024bc:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 80024c0:	f103 039c 	add.w	r3, r3, #156	; 0x9c
 80024c4:	881b      	ldrh	r3, [r3, #0]
 80024c6:	3b01      	subs	r3, #1
 80024c8:	4a91      	ldr	r2, [pc, #580]	; (8002710 <course_fixing_radius2speed+0x568>)
 80024ca:	009b      	lsls	r3, r3, #2
 80024cc:	4413      	add	r3, r2
 80024ce:	3304      	adds	r3, #4
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f507 423b 	add.w	r2, r7, #47872	; 0xbb00
 80024d6:	f102 0294 	add.w	r2, r2, #148	; 0x94
 80024da:	6013      	str	r3, [r2, #0]
		if(v2 > v3)
 80024dc:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 80024e0:	f103 0394 	add.w	r3, r3, #148	; 0x94
 80024e4:	ed93 7a00 	vldr	s14, [r3]
 80024e8:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 80024ec:	f103 0398 	add.w	r3, r3, #152	; 0x98
 80024f0:	edd3 7a00 	vldr	s15, [r3]
 80024f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024fc:	dd61      	ble.n	80025c2 <course_fixing_radius2speed+0x41a>
		{
			if(accel_length >= pow(v3 - v2, 2))
 80024fe:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 8002502:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
 8002506:	6818      	ldr	r0, [r3, #0]
 8002508:	f7fe f81e 	bl	8000548 <__aeabi_f2d>
 800250c:	4604      	mov	r4, r0
 800250e:	460d      	mov	r5, r1
 8002510:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 8002514:	f103 0398 	add.w	r3, r3, #152	; 0x98
 8002518:	ed93 7a00 	vldr	s14, [r3]
 800251c:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 8002520:	f103 0394 	add.w	r3, r3, #148	; 0x94
 8002524:	edd3 7a00 	vldr	s15, [r3]
 8002528:	ee77 7a67 	vsub.f32	s15, s14, s15
 800252c:	ee17 0a90 	vmov	r0, s15
 8002530:	f7fe f80a 	bl	8000548 <__aeabi_f2d>
 8002534:	4602      	mov	r2, r0
 8002536:	460b      	mov	r3, r1
 8002538:	ed9f 1b73 	vldr	d1, [pc, #460]	; 8002708 <course_fixing_radius2speed+0x560>
 800253c:	ec43 2b10 	vmov	d0, r2, r3
 8002540:	f00c fd64 	bl	800f00c <pow>
 8002544:	ec53 2b10 	vmov	r2, r3, d0
 8002548:	4620      	mov	r0, r4
 800254a:	4629      	mov	r1, r5
 800254c:	f7fe fada 	bl	8000b04 <__aeabi_dcmpge>
 8002550:	4603      	mov	r3, r0
 8002552:	2b00      	cmp	r3, #0
 8002554:	d00a      	beq.n	800256c <course_fixing_radius2speed+0x3c4>
			{
				vref = v2;
 8002556:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 800255a:	f103 0394 	add.w	r3, r3, #148	; 0x94
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f507 423b 	add.w	r2, r7, #47872	; 0xbb00
 8002564:	f102 02a8 	add.w	r2, r2, #168	; 0xa8
 8002568:	6013      	str	r3, [r2, #0]
 800256a:	e034      	b.n	80025d6 <course_fixing_radius2speed+0x42e>
			}
			else
			{
				vref = sqrt(accel_length) + v3;
 800256c:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 8002570:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
 8002574:	6818      	ldr	r0, [r3, #0]
 8002576:	f7fd ffe7 	bl	8000548 <__aeabi_f2d>
 800257a:	4603      	mov	r3, r0
 800257c:	460c      	mov	r4, r1
 800257e:	ec44 3b10 	vmov	d0, r3, r4
 8002582:	f00c feb3 	bl	800f2ec <sqrt>
 8002586:	ec56 5b10 	vmov	r5, r6, d0
 800258a:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 800258e:	f103 0398 	add.w	r3, r3, #152	; 0x98
 8002592:	6818      	ldr	r0, [r3, #0]
 8002594:	f7fd ffd8 	bl	8000548 <__aeabi_f2d>
 8002598:	4603      	mov	r3, r0
 800259a:	460c      	mov	r4, r1
 800259c:	461a      	mov	r2, r3
 800259e:	4623      	mov	r3, r4
 80025a0:	4628      	mov	r0, r5
 80025a2:	4631      	mov	r1, r6
 80025a4:	f7fd fe72 	bl	800028c <__adddf3>
 80025a8:	4603      	mov	r3, r0
 80025aa:	460c      	mov	r4, r1
 80025ac:	4618      	mov	r0, r3
 80025ae:	4621      	mov	r1, r4
 80025b0:	f7fe fb1a 	bl	8000be8 <__aeabi_d2f>
 80025b4:	4603      	mov	r3, r0
 80025b6:	f507 423b 	add.w	r2, r7, #47872	; 0xbb00
 80025ba:	f102 02a8 	add.w	r2, r2, #168	; 0xa8
 80025be:	6013      	str	r3, [r2, #0]
 80025c0:	e009      	b.n	80025d6 <course_fixing_radius2speed+0x42e>
			}
		}
		else
		{
			vref = v2;
 80025c2:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 80025c6:	f103 0394 	add.w	r3, r3, #148	; 0x94
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f507 423b 	add.w	r2, r7, #47872	; 0xbb00
 80025d0:	f102 02a8 	add.w	r2, r2, #168	; 0xa8
 80025d4:	6013      	str	r3, [r2, #0]
		}
		decel_glaph[index - 1] = vref;
 80025d6:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 80025da:	f103 039c 	add.w	r3, r3, #156	; 0x9c
 80025de:	881b      	ldrh	r3, [r3, #0]
 80025e0:	1e5a      	subs	r2, r3, #1
 80025e2:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80025e6:	3bb4      	subs	r3, #180	; 0xb4
 80025e8:	0092      	lsls	r2, r2, #2
 80025ea:	4413      	add	r3, r2
 80025ec:	f507 423b 	add.w	r2, r7, #47872	; 0xbb00
 80025f0:	f102 02a8 	add.w	r2, r2, #168	; 0xa8
 80025f4:	6812      	ldr	r2, [r2, #0]
 80025f6:	601a      	str	r2, [r3, #0]
	for(uint16_t course_state_size = imax; course_state_size > 0; course_state_size = course_state_size - 1)
 80025f8:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 80025fc:	f103 03ae 	add.w	r3, r3, #174	; 0xae
 8002600:	881b      	ldrh	r3, [r3, #0]
 8002602:	3b01      	subs	r3, #1
 8002604:	f507 423b 	add.w	r2, r7, #47872	; 0xbb00
 8002608:	f102 02ae 	add.w	r2, r2, #174	; 0xae
 800260c:	8013      	strh	r3, [r2, #0]
 800260e:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 8002612:	f103 03ae 	add.w	r3, r3, #174	; 0xae
 8002616:	881b      	ldrh	r3, [r3, #0]
 8002618:	2b00      	cmp	r3, #0
 800261a:	f47f af35 	bne.w	8002488 <course_fixing_radius2speed+0x2e0>
		printf("course_fixing_radius2speed() > decel \r\n");
		#endif
	}

	/*  */
	for(uint16_t course_state_size = imax; course_state_size > 0; course_state_size = course_state_size - 1)
 800261e:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 8002622:	f103 03a4 	add.w	r3, r3, #164	; 0xa4
 8002626:	881b      	ldrh	r3, [r3, #0]
 8002628:	f507 423b 	add.w	r2, r7, #47872	; 0xbb00
 800262c:	f102 02a6 	add.w	r2, r2, #166	; 0xa6
 8002630:	8013      	strh	r3, [r2, #0]
 8002632:	e05c      	b.n	80026ee <course_fixing_radius2speed+0x546>
	{
		uint16_t index;
		index = imax - course_state_size;
 8002634:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 8002638:	f103 03a4 	add.w	r3, r3, #164	; 0xa4
 800263c:	881a      	ldrh	r2, [r3, #0]
 800263e:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 8002642:	f103 03a6 	add.w	r3, r3, #166	; 0xa6
 8002646:	881b      	ldrh	r3, [r3, #0]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	f507 423b 	add.w	r2, r7, #47872	; 0xbb00
 800264e:	f102 029e 	add.w	r2, r2, #158	; 0x9e
 8002652:	8013      	strh	r3, [r2, #0]
		coursedata.speed[index] = (accel_glaph[index] > decel_glaph[index]) ? decel_glaph[index] : accel_glaph[index];
 8002654:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 8002658:	f103 039e 	add.w	r3, r3, #158	; 0x9e
 800265c:	881a      	ldrh	r2, [r3, #0]
 800265e:	f507 43bc 	add.w	r3, r7, #24064	; 0x5e00
 8002662:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8002666:	3b74      	subs	r3, #116	; 0x74
 8002668:	0092      	lsls	r2, r2, #2
 800266a:	4413      	add	r3, r2
 800266c:	ed93 7a00 	vldr	s14, [r3]
 8002670:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 8002674:	f103 039e 	add.w	r3, r3, #158	; 0x9e
 8002678:	881a      	ldrh	r2, [r3, #0]
 800267a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800267e:	3bb4      	subs	r3, #180	; 0xb4
 8002680:	0092      	lsls	r2, r2, #2
 8002682:	4413      	add	r3, r2
 8002684:	edd3 7a00 	vldr	s15, [r3]
 8002688:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800268c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002690:	dd0b      	ble.n	80026aa <course_fixing_radius2speed+0x502>
 8002692:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 8002696:	f103 039e 	add.w	r3, r3, #158	; 0x9e
 800269a:	881a      	ldrh	r2, [r3, #0]
 800269c:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80026a0:	3bb4      	subs	r3, #180	; 0xb4
 80026a2:	0092      	lsls	r2, r2, #2
 80026a4:	4413      	add	r3, r2
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	e00c      	b.n	80026c4 <course_fixing_radius2speed+0x51c>
 80026aa:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 80026ae:	f103 039e 	add.w	r3, r3, #158	; 0x9e
 80026b2:	881a      	ldrh	r2, [r3, #0]
 80026b4:	f507 43bc 	add.w	r3, r7, #24064	; 0x5e00
 80026b8:	f103 0338 	add.w	r3, r3, #56	; 0x38
 80026bc:	3b74      	subs	r3, #116	; 0x74
 80026be:	0092      	lsls	r2, r2, #2
 80026c0:	4413      	add	r3, r2
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f507 423b 	add.w	r2, r7, #47872	; 0xbb00
 80026c8:	f102 029e 	add.w	r2, r2, #158	; 0x9e
 80026cc:	8812      	ldrh	r2, [r2, #0]
 80026ce:	4910      	ldr	r1, [pc, #64]	; (8002710 <course_fixing_radius2speed+0x568>)
 80026d0:	0092      	lsls	r2, r2, #2
 80026d2:	440a      	add	r2, r1
 80026d4:	3204      	adds	r2, #4
 80026d6:	6013      	str	r3, [r2, #0]
	for(uint16_t course_state_size = imax; course_state_size > 0; course_state_size = course_state_size - 1)
 80026d8:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 80026dc:	f103 03a6 	add.w	r3, r3, #166	; 0xa6
 80026e0:	881b      	ldrh	r3, [r3, #0]
 80026e2:	3b01      	subs	r3, #1
 80026e4:	f507 423b 	add.w	r2, r7, #47872	; 0xbb00
 80026e8:	f102 02a6 	add.w	r2, r2, #166	; 0xa6
 80026ec:	8013      	strh	r3, [r2, #0]
 80026ee:	f507 433b 	add.w	r3, r7, #47872	; 0xbb00
 80026f2:	f103 03a6 	add.w	r3, r3, #166	; 0xa6
 80026f6:	881b      	ldrh	r3, [r3, #0]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d19b      	bne.n	8002634 <course_fixing_radius2speed+0x48c>
		#if D_COURSE
		printf("course_fixing_radius2speed() > speed \r\n");
		printf("%4d, %7.3f, %7.3f\r\n", index, accel_glaph[index], decel_glaph[index]);
		#endif
	}
}
 80026fc:	bf00      	nop
 80026fe:	f507 473b 	add.w	r7, r7, #47872	; 0xbb00
 8002702:	37bc      	adds	r7, #188	; 0xbc
 8002704:	46bd      	mov	sp, r7
 8002706:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002708:	00000000 	.word	0x00000000
 800270c:	40000000 	.word	0x40000000
 8002710:	20000818 	.word	0x20000818

08002714 <course_print_flash>:

void course_print_flash()
{
 8002714:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002718:	b086      	sub	sp, #24
 800271a:	af02      	add	r7, sp, #8
	uint16_t course_state_size;
	course_state_size = COURSE_STATE_SIZE;
 800271c:	f241 7370 	movw	r3, #6000	; 0x1770
 8002720:	81fb      	strh	r3, [r7, #14]
	//! print flash contents
	while(switch_read_enter())
 8002722:	e071      	b.n	8002808 <course_print_flash+0xf4>
	{
		if(course_state_size > 0)
 8002724:	89fb      	ldrh	r3, [r7, #14]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d06a      	beq.n	8002800 <course_print_flash+0xec>
		{
			uint16_t index;
			float print_data_a, print_data_b;
			index = COURSE_STATE_SIZE - course_state_size;
 800272a:	89fb      	ldrh	r3, [r7, #14]
 800272c:	f5c3 53bb 	rsb	r3, r3, #5984	; 0x1760
 8002730:	3310      	adds	r3, #16
 8002732:	807b      	strh	r3, [r7, #2]
			switch(rotary_read_value())
 8002734:	f7fe ff10 	bl	8001558 <rotary_read_value>
 8002738:	4603      	mov	r3, r0
 800273a:	3b0c      	subs	r3, #12
 800273c:	2b03      	cmp	r3, #3
 800273e:	d844      	bhi.n	80027ca <course_print_flash+0xb6>
 8002740:	a201      	add	r2, pc, #4	; (adr r2, 8002748 <course_print_flash+0x34>)
 8002742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002746:	bf00      	nop
 8002748:	080027a7 	.word	0x080027a7
 800274c:	08002787 	.word	0x08002787
 8002750:	0800277d 	.word	0x0800277d
 8002754:	08002759 	.word	0x08002759
			{
				case 15:
					//! CourseData
					print_data_a = coursedata.speed[index];
 8002758:	887b      	ldrh	r3, [r7, #2]
 800275a:	4a30      	ldr	r2, [pc, #192]	; (800281c <course_print_flash+0x108>)
 800275c:	009b      	lsls	r3, r3, #2
 800275e:	4413      	add	r3, r2
 8002760:	3304      	adds	r3, #4
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	60bb      	str	r3, [r7, #8]
					print_data_b = coursedata.radius[index];
 8002766:	887b      	ldrh	r3, [r7, #2]
 8002768:	4a2c      	ldr	r2, [pc, #176]	; (800281c <course_print_flash+0x108>)
 800276a:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800276e:	3310      	adds	r3, #16
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	4413      	add	r3, r2
 8002774:	3304      	adds	r3, #4
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	607b      	str	r3, [r7, #4]
					break;
 800277a:	e027      	b.n	80027cc <course_print_flash+0xb8>
				case 14:
					//! ImuData
					print_data_a = 9.999f;
 800277c:	4b28      	ldr	r3, [pc, #160]	; (8002820 <course_print_flash+0x10c>)
 800277e:	60bb      	str	r3, [r7, #8]
					print_data_b = 8.888f;
 8002780:	4b28      	ldr	r3, [pc, #160]	; (8002824 <course_print_flash+0x110>)
 8002782:	607b      	str	r3, [r7, #4]
					break;
 8002784:	e022      	b.n	80027cc <course_print_flash+0xb8>
				case 13:
					//! EncoderData
					print_data_a = encoderdata.left[index];
 8002786:	887b      	ldrh	r3, [r7, #2]
 8002788:	4a27      	ldr	r2, [pc, #156]	; (8002828 <course_print_flash+0x114>)
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	4413      	add	r3, r2
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	60bb      	str	r3, [r7, #8]
					print_data_b = encoderdata.right[index];
 8002792:	887b      	ldrh	r3, [r7, #2]
 8002794:	4a24      	ldr	r2, [pc, #144]	; (8002828 <course_print_flash+0x114>)
 8002796:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800279a:	3310      	adds	r3, #16
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	4413      	add	r3, r2
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	607b      	str	r3, [r7, #4]
					break;
 80027a4:	e012      	b.n	80027cc <course_print_flash+0xb8>
				case 12:
					//! CourseData
					print_data_a = coursedata.marker[index];
 80027a6:	887b      	ldrh	r3, [r7, #2]
 80027a8:	4a1c      	ldr	r2, [pc, #112]	; (800281c <course_print_flash+0x108>)
 80027aa:	f503 533b 	add.w	r3, r3, #11968	; 0x2ec0
 80027ae:	3320      	adds	r3, #32
 80027b0:	009b      	lsls	r3, r3, #2
 80027b2:	4413      	add	r3, r2
 80027b4:	3304      	adds	r3, #4
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	60bb      	str	r3, [r7, #8]
					print_data_a = coursedata.course_state_count_max;
 80027ba:	4b18      	ldr	r3, [pc, #96]	; (800281c <course_print_flash+0x108>)
 80027bc:	881b      	ldrh	r3, [r3, #0]
 80027be:	ee07 3a90 	vmov	s15, r3
 80027c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027c6:	edc7 7a02 	vstr	s15, [r7, #8]
				default :
					break;
 80027ca:	bf00      	nop
			}
			printf("%6d, %8lf, %8lf\r\n", index, print_data_a, print_data_b);
 80027cc:	887d      	ldrh	r5, [r7, #2]
 80027ce:	68b8      	ldr	r0, [r7, #8]
 80027d0:	f7fd feba 	bl	8000548 <__aeabi_f2d>
 80027d4:	4680      	mov	r8, r0
 80027d6:	4689      	mov	r9, r1
 80027d8:	6878      	ldr	r0, [r7, #4]
 80027da:	f7fd feb5 	bl	8000548 <__aeabi_f2d>
 80027de:	4603      	mov	r3, r0
 80027e0:	460c      	mov	r4, r1
 80027e2:	e9cd 3400 	strd	r3, r4, [sp]
 80027e6:	4642      	mov	r2, r8
 80027e8:	464b      	mov	r3, r9
 80027ea:	4629      	mov	r1, r5
 80027ec:	480f      	ldr	r0, [pc, #60]	; (800282c <course_print_flash+0x118>)
 80027ee:	f009 f819 	bl	800b824 <iprintf>
			course_state_size = course_state_size - 1;
 80027f2:	89fb      	ldrh	r3, [r7, #14]
 80027f4:	3b01      	subs	r3, #1
 80027f6:	81fb      	strh	r3, [r7, #14]
			HAL_Delay(100);
 80027f8:	2064      	movs	r0, #100	; 0x64
 80027fa:	f003 fbd7 	bl	8005fac <HAL_Delay>
 80027fe:	e003      	b.n	8002808 <course_print_flash+0xf4>
		}
		else
		{
			HAL_Delay(1000);
 8002800:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002804:	f003 fbd2 	bl	8005fac <HAL_Delay>
	while(switch_read_enter())
 8002808:	f7fe ff94 	bl	8001734 <switch_read_enter>
 800280c:	4603      	mov	r3, r0
 800280e:	2b00      	cmp	r3, #0
 8002810:	d188      	bne.n	8002724 <course_print_flash+0x10>
		}
	}
}
 8002812:	bf00      	nop
 8002814:	3710      	adds	r7, #16
 8002816:	46bd      	mov	sp, r7
 8002818:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800281c:	20000818 	.word	0x20000818
 8002820:	411ffbe7 	.word	0x411ffbe7
 8002824:	410e353f 	.word	0x410e353f
 8002828:	200121b4 	.word	0x200121b4
 800282c:	080103d8 	.word	0x080103d8

08002830 <course_reset_flash>:

void course_reset_flash()
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
	for(uint16_t course_state_size = COURSE_STATE_SIZE; course_state_size > 0; course_state_size = course_state_size - 1)
 8002836:	f241 7370 	movw	r3, #6000	; 0x1770
 800283a:	80fb      	strh	r3, [r7, #6]
 800283c:	e027      	b.n	800288e <course_reset_flash+0x5e>
	{
		uint16_t index;
		index = COURSE_STATE_SIZE - course_state_size;
 800283e:	88fb      	ldrh	r3, [r7, #6]
 8002840:	f5c3 53bb 	rsb	r3, r3, #5984	; 0x1760
 8002844:	3310      	adds	r3, #16
 8002846:	80bb      	strh	r3, [r7, #4]
		coursedata.speed[index] = COURSE_SPEED_DEFAULT;
 8002848:	88bb      	ldrh	r3, [r7, #4]
 800284a:	4a15      	ldr	r2, [pc, #84]	; (80028a0 <course_reset_flash+0x70>)
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	4413      	add	r3, r2
 8002850:	3304      	adds	r3, #4
 8002852:	4a14      	ldr	r2, [pc, #80]	; (80028a4 <course_reset_flash+0x74>)
 8002854:	601a      	str	r2, [r3, #0]
		coursedata.radius[index] = COURSE_RADIUS_DEFAULT;
 8002856:	88bb      	ldrh	r3, [r7, #4]
 8002858:	4a11      	ldr	r2, [pc, #68]	; (80028a0 <course_reset_flash+0x70>)
 800285a:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800285e:	3310      	adds	r3, #16
 8002860:	009b      	lsls	r3, r3, #2
 8002862:	4413      	add	r3, r2
 8002864:	3304      	adds	r3, #4
 8002866:	4a10      	ldr	r2, [pc, #64]	; (80028a8 <course_reset_flash+0x78>)
 8002868:	601a      	str	r2, [r3, #0]
		encoderdata.left[index] = 8.888f;
 800286a:	88bb      	ldrh	r3, [r7, #4]
 800286c:	4a0f      	ldr	r2, [pc, #60]	; (80028ac <course_reset_flash+0x7c>)
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	4413      	add	r3, r2
 8002872:	4a0f      	ldr	r2, [pc, #60]	; (80028b0 <course_reset_flash+0x80>)
 8002874:	601a      	str	r2, [r3, #0]
		encoderdata.right[index] = 7.777f;
 8002876:	88bb      	ldrh	r3, [r7, #4]
 8002878:	4a0c      	ldr	r2, [pc, #48]	; (80028ac <course_reset_flash+0x7c>)
 800287a:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800287e:	3310      	adds	r3, #16
 8002880:	009b      	lsls	r3, r3, #2
 8002882:	4413      	add	r3, r2
 8002884:	4a0b      	ldr	r2, [pc, #44]	; (80028b4 <course_reset_flash+0x84>)
 8002886:	601a      	str	r2, [r3, #0]
	for(uint16_t course_state_size = COURSE_STATE_SIZE; course_state_size > 0; course_state_size = course_state_size - 1)
 8002888:	88fb      	ldrh	r3, [r7, #6]
 800288a:	3b01      	subs	r3, #1
 800288c:	80fb      	strh	r3, [r7, #6]
 800288e:	88fb      	ldrh	r3, [r7, #6]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d1d4      	bne.n	800283e <course_reset_flash+0xe>
	}
}
 8002894:	bf00      	nop
 8002896:	370c      	adds	r7, #12
 8002898:	46bd      	mov	sp, r7
 800289a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289e:	4770      	bx	lr
 80028a0:	20000818 	.word	0x20000818
 80028a4:	3f7fbe77 	.word	0x3f7fbe77
 80028a8:	411fd70a 	.word	0x411fd70a
 80028ac:	200121b4 	.word	0x200121b4
 80028b0:	410e353f 	.word	0x410e353f
 80028b4:	40f8dd2f 	.word	0x40f8dd2f

080028b8 <accel_max_calc>:

float accel_max_calc(uint8_t i)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	4603      	mov	r3, r0
 80028c0:	71fb      	strb	r3, [r7, #7]
	return ACCEL_MAX_MAX - ((ACCEL_STEP_SIZE - 1) - i) * (float) (ACCEL_MAX_MAX - ACCEL_MAX_MIN) / (float) (ACCEL_STEP_SIZE - 1);
 80028c2:	79fb      	ldrb	r3, [r7, #7]
 80028c4:	f1c3 030f 	rsb	r3, r3, #15
 80028c8:	ee07 3a90 	vmov	s15, r3
 80028cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028d0:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80028f8 <accel_max_calc+0x40>
 80028d4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80028d8:	eef2 6a0e 	vmov.f32	s13, #46	; 0x41700000  15.0
 80028dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80028e0:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80028fc <accel_max_calc+0x44>
 80028e4:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 80028e8:	eeb0 0a67 	vmov.f32	s0, s15
 80028ec:	370c      	adds	r7, #12
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop
 80028f8:	3e428f5c 	.word	0x3e428f5c
 80028fc:	3e4ccccd 	.word	0x3e4ccccd

08002900 <course_data_saving>:

void course_data_saving()
{
 8002900:	b590      	push	{r4, r7, lr}
 8002902:	b083      	sub	sp, #12
 8002904:	af00      	add	r7, sp, #0
	uint16_t index;
	index = course_read_state_count();
 8002906:	f7ff fb1b 	bl	8001f40 <course_read_state_count>
 800290a:	4603      	mov	r3, r0
 800290c:	80fb      	strh	r3, [r7, #6]
	encoderdata.left[index] = section_length_read_left();
 800290e:	88fc      	ldrh	r4, [r7, #6]
 8002910:	f001 fc10 	bl	8004134 <section_length_read_left>
 8002914:	eef0 7a40 	vmov.f32	s15, s0
 8002918:	4a0a      	ldr	r2, [pc, #40]	; (8002944 <course_data_saving+0x44>)
 800291a:	00a3      	lsls	r3, r4, #2
 800291c:	4413      	add	r3, r2
 800291e:	edc3 7a00 	vstr	s15, [r3]
	encoderdata.right[index] = section_length_read_right();
 8002922:	88fc      	ldrh	r4, [r7, #6]
 8002924:	f001 fc14 	bl	8004150 <section_length_read_right>
 8002928:	eef0 7a40 	vmov.f32	s15, s0
 800292c:	4a05      	ldr	r2, [pc, #20]	; (8002944 <course_data_saving+0x44>)
 800292e:	f504 53bb 	add.w	r3, r4, #5984	; 0x1760
 8002932:	3310      	adds	r3, #16
 8002934:	009b      	lsls	r3, r3, #2
 8002936:	4413      	add	r3, r2
 8002938:	edc3 7a00 	vstr	s15, [r3]
}
 800293c:	bf00      	nop
 800293e:	370c      	adds	r7, #12
 8002940:	46bd      	mov	sp, r7
 8002942:	bd90      	pop	{r4, r7, pc}
 8002944:	200121b4 	.word	0x200121b4

08002948 <encoder_length_left>:
    //!  [ um ]
    return (float) encoder * (float) LENGTHPERPULSE;
}

float encoder_length_left()
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
    #if D_ENCODER_WHILE
    printf("encoder.c > encoder_length_left() > ");
    printf("encoder_left * (float) LENGTHPERPULSE = %5d * %1.5f = %7.5f\r\n", encoder_left, LENGTHPERPULSE, encoder_left * (float) LENGTHPERPULSE);
    #endif
    return (float) encoder_left * (float) LENGTHPERPULSE;
 800294c:	4b08      	ldr	r3, [pc, #32]	; (8002970 <encoder_length_left+0x28>)
 800294e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002952:	ee07 3a90 	vmov	s15, r3
 8002956:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800295a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8002974 <encoder_length_left+0x2c>
 800295e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002962:	eeb0 0a67 	vmov.f32	s0, s15
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr
 800296e:	bf00      	nop
 8002970:	2000080c 	.word	0x2000080c
 8002974:	41076bf7 	.word	0x41076bf7

08002978 <encoder_length_right>:

float encoder_length_right()
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0
    #if D_ENCODER_WHILE
    printf("encoder.c > encoder_length_right() > ");
    printf("encoder_right * (float) LENGTHPERPULSE = %5d * %1.5f = %7.5f\r\n", encoder_right, LENGTHPERPULSE, encoder_right * (float) LENGTHPERPULSE);
    #endif
    return (float) encoder_right * (float) LENGTHPERPULSE;
 800297c:	4b08      	ldr	r3, [pc, #32]	; (80029a0 <encoder_length_right+0x28>)
 800297e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002982:	ee07 3a90 	vmov	s15, r3
 8002986:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800298a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80029a4 <encoder_length_right+0x2c>
 800298e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002992:	eeb0 0a67 	vmov.f32	s0, s15
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	20000814 	.word	0x20000814
 80029a4:	41076bf7 	.word	0x41076bf7

080029a8 <encoder_d_print>:

void encoder_d_print()
{
 80029a8:	b480      	push	{r7}
 80029aa:	af00      	add	r7, sp, #0
    #if D_ENCODER
    printf("encoder.c > encoder_left = %5d, encoder_left = %5d, encoder = %f\r\n", encoder_left, encoder_right, encoder);
    #endif
}
 80029ac:	bf00      	nop
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
	...

080029b8 <encoder_set>:

/* only read tim10_update_values */
void encoder_set()
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	af00      	add	r7, sp, #0
    encoder_left = TIM1 -> CNT - ENCODER_MIDDLE;
 80029bc:	4b14      	ldr	r3, [pc, #80]	; (8002a10 <encoder_set+0x58>)
 80029be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029c0:	b29b      	uxth	r3, r3
 80029c2:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 80029c6:	b29b      	uxth	r3, r3
 80029c8:	b21a      	sxth	r2, r3
 80029ca:	4b12      	ldr	r3, [pc, #72]	; (8002a14 <encoder_set+0x5c>)
 80029cc:	801a      	strh	r2, [r3, #0]
    encoder_right = -(TIM3 -> CNT - ENCODER_MIDDLE);
 80029ce:	4b12      	ldr	r3, [pc, #72]	; (8002a18 <encoder_set+0x60>)
 80029d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029d2:	b29b      	uxth	r3, r3
 80029d4:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 80029d8:	b29b      	uxth	r3, r3
 80029da:	b21a      	sxth	r2, r3
 80029dc:	4b0f      	ldr	r3, [pc, #60]	; (8002a1c <encoder_set+0x64>)
 80029de:	801a      	strh	r2, [r3, #0]
    //!  [ cnt / sampling_time_s ]
    encoder = (encoder_left + encoder_right) / (float) 2;
 80029e0:	4b0c      	ldr	r3, [pc, #48]	; (8002a14 <encoder_set+0x5c>)
 80029e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029e6:	461a      	mov	r2, r3
 80029e8:	4b0c      	ldr	r3, [pc, #48]	; (8002a1c <encoder_set+0x64>)
 80029ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029ee:	4413      	add	r3, r2
 80029f0:	ee07 3a90 	vmov	s15, r3
 80029f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80029f8:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80029fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a00:	4b07      	ldr	r3, [pc, #28]	; (8002a20 <encoder_set+0x68>)
 8002a02:	edc3 7a00 	vstr	s15, [r3]
    #if D_ENCODER_WHILE
    printf("encoder.c > encoder_set() > ");
    printf("encoder_left = %6d, encoder_right = %6d, encoder = %6.1f\r\n", encoder_left, encoder_right, encoder);
    #endif

    encoder_set_middle();
 8002a06:	f000 f84d 	bl	8002aa4 <encoder_set_middle>
}
 8002a0a:	bf00      	nop
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	40010000 	.word	0x40010000
 8002a14:	2000080c 	.word	0x2000080c
 8002a18:	40000400 	.word	0x40000400
 8002a1c:	20000814 	.word	0x20000814
 8002a20:	20000810 	.word	0x20000810

08002a24 <encoder_init>:

void encoder_init()
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0
    #if D_ENCODER
    printf("LENGTHPERPULSE = %7.2f\r\n", LENGTHPERPULSE);
    #endif
}
 8002a28:	bf00      	nop
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
	...

08002a34 <encoder_start>:
{
    encoder_stop();
}

void encoder_start()
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	af00      	add	r7, sp, #0
    encoder_left = 0;
 8002a38:	4b0c      	ldr	r3, [pc, #48]	; (8002a6c <encoder_start+0x38>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	801a      	strh	r2, [r3, #0]
    encoder_right = 0;
 8002a3e:	4b0c      	ldr	r3, [pc, #48]	; (8002a70 <encoder_start+0x3c>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	801a      	strh	r2, [r3, #0]
    encoder = 0;
 8002a44:	4b0b      	ldr	r3, [pc, #44]	; (8002a74 <encoder_start+0x40>)
 8002a46:	f04f 0200 	mov.w	r2, #0
 8002a4a:	601a      	str	r2, [r3, #0]

    encoder_set_middle();
 8002a4c:	f000 f82a 	bl	8002aa4 <encoder_set_middle>

	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8002a50:	213c      	movs	r1, #60	; 0x3c
 8002a52:	4809      	ldr	r0, [pc, #36]	; (8002a78 <encoder_start+0x44>)
 8002a54:	f006 ff24 	bl	80098a0 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8002a58:	213c      	movs	r1, #60	; 0x3c
 8002a5a:	4808      	ldr	r0, [pc, #32]	; (8002a7c <encoder_start+0x48>)
 8002a5c:	f006 ff20 	bl	80098a0 <HAL_TIM_Encoder_Start>
	HAL_TIM_Base_Start_IT(&htim10);
 8002a60:	4807      	ldr	r0, [pc, #28]	; (8002a80 <encoder_start+0x4c>)
 8002a62:	f006 fc51 	bl	8009308 <HAL_TIM_Base_Start_IT>
}
 8002a66:	bf00      	nop
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	2000080c 	.word	0x2000080c
 8002a70:	20000814 	.word	0x20000814
 8002a74:	20000810 	.word	0x20000810
 8002a78:	200006f0 	.word	0x200006f0
 8002a7c:	20000570 	.word	0x20000570
 8002a80:	20000528 	.word	0x20000528

08002a84 <encoder_stop>:

void encoder_stop()
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0
	HAL_TIM_Encoder_Stop(&htim1, TIM_CHANNEL_ALL);
 8002a88:	213c      	movs	r1, #60	; 0x3c
 8002a8a:	4804      	ldr	r0, [pc, #16]	; (8002a9c <encoder_stop+0x18>)
 8002a8c:	f006 ff95 	bl	80099ba <HAL_TIM_Encoder_Stop>
	HAL_TIM_Encoder_Stop(&htim3, TIM_CHANNEL_ALL);
 8002a90:	213c      	movs	r1, #60	; 0x3c
 8002a92:	4803      	ldr	r0, [pc, #12]	; (8002aa0 <encoder_stop+0x1c>)
 8002a94:	f006 ff91 	bl	80099ba <HAL_TIM_Encoder_Stop>
}
 8002a98:	bf00      	nop
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	200006f0 	.word	0x200006f0
 8002aa0:	20000570 	.word	0x20000570

08002aa4 <encoder_set_middle>:

/* private */
void encoder_set_middle()
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	af00      	add	r7, sp, #0
    TIM1 -> CNT = ENCODER_MIDDLE;
 8002aa8:	4b06      	ldr	r3, [pc, #24]	; (8002ac4 <encoder_set_middle+0x20>)
 8002aaa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002aae:	625a      	str	r2, [r3, #36]	; 0x24
    TIM3 -> CNT = ENCODER_MIDDLE;
 8002ab0:	4b05      	ldr	r3, [pc, #20]	; (8002ac8 <encoder_set_middle+0x24>)
 8002ab2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002ab6:	625a      	str	r2, [r3, #36]	; 0x24
    #if D_ENCODER_WHILE
    printf("encoder.c > encoder_set_middle() > ");
    printf("TIM1 -> CNT = %6lu, TIM3 -> CNT = %6lu\r\n", TIM1->CNT, TIM3->CNT);
    #endif
}
 8002ab8:	bf00      	nop
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr
 8002ac2:	bf00      	nop
 8002ac4:	40010000 	.word	0x40010000
 8002ac8:	40000400 	.word	0x40000400

08002acc <fixed_section_start>:
 */

#include "fixed_section.h"

void fixed_section_start()
{
 8002acc:	b480      	push	{r7}
 8002ace:	af00      	add	r7, sp, #0
	//! 
}
 8002ad0:	bf00      	nop
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad8:	4770      	bx	lr
	...

08002adc <fixed_section_main>:
 * @brief  course_state_function() 
 * @attention
 * 
 */
void fixed_section_main()
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b082      	sub	sp, #8
 8002ae0:	af00      	add	r7, sp, #0
    float fixed_length;
    //! 
    fixed_length = section_length_read();
 8002ae2:	f001 fb0d 	bl	8004100 <section_length_read>
 8002ae6:	ed87 0a01 	vstr	s0, [r7, #4]
    if(fixed_length >= COURSE_SAMPLING_LENGTH)
 8002aea:	edd7 7a01 	vldr	s15, [r7, #4]
 8002aee:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002b0c <fixed_section_main+0x30>
 8002af2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002af6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002afa:	da00      	bge.n	8002afe <fixed_section_main+0x22>
    {
        //! 
        course_state_function();
    }
}
 8002afc:	e001      	b.n	8002b02 <fixed_section_main+0x26>
        course_state_function();
 8002afe:	f7ff fa7b 	bl	8001ff8 <course_state_function>
}
 8002b02:	bf00      	nop
 8002b04:	3708      	adds	r7, #8
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	3c23d70a 	.word	0x3c23d70a

08002b10 <flash_erase>:

const uint32_t start_address = 0x080E0000;
const uint32_t end_address = 0x080FFFFF;

void flash_erase(uint32_t sector_num)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b088      	sub	sp, #32
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
	FLASH_EraseInitTypeDef erase;
	erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	60fb      	str	r3, [r7, #12]
	erase.Sector = sector_num;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	617b      	str	r3, [r7, #20]
	erase.NbSectors = 1;
 8002b20:	2301      	movs	r3, #1
 8002b22:	61bb      	str	r3, [r7, #24]
	erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8002b24:	2302      	movs	r3, #2
 8002b26:	61fb      	str	r3, [r7, #28]
	uint32_t pageError = 0;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	60bb      	str	r3, [r7, #8]

	HAL_FLASHEx_Erase(&erase, &pageError);
 8002b2c:	f107 0208 	add.w	r2, r7, #8
 8002b30:	f107 030c 	add.w	r3, r7, #12
 8002b34:	4611      	mov	r1, r2
 8002b36:	4618      	mov	r0, r3
 8002b38:	f004 fd60 	bl	80075fc <HAL_FLASHEx_Erase>
}
 8002b3c:	bf00      	nop
 8002b3e:	3720      	adds	r7, #32
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <flash_writting>:

void flash_writting(uint32_t address, uint8_t *data, uint32_t size)
{
 8002b44:	b590      	push	{r4, r7, lr}
 8002b46:	b087      	sub	sp, #28
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	60f8      	str	r0, [r7, #12]
 8002b4c:	60b9      	str	r1, [r7, #8]
 8002b4e:	607a      	str	r2, [r7, #4]
	for (uint32_t add = address; add < (address + size); add++)
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	617b      	str	r3, [r7, #20]
 8002b54:	e010      	b.n	8002b78 <flash_writting+0x34>
	{
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, add, *data);
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	781b      	ldrb	r3, [r3, #0]
 8002b5a:	b2db      	uxtb	r3, r3
 8002b5c:	f04f 0400 	mov.w	r4, #0
 8002b60:	461a      	mov	r2, r3
 8002b62:	4623      	mov	r3, r4
 8002b64:	6979      	ldr	r1, [r7, #20]
 8002b66:	2000      	movs	r0, #0
 8002b68:	f004 fb94 	bl	8007294 <HAL_FLASH_Program>
		data++;
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	3301      	adds	r3, #1
 8002b70:	60bb      	str	r3, [r7, #8]
	for (uint32_t add = address; add < (address + size); add++)
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	3301      	adds	r3, #1
 8002b76:	617b      	str	r3, [r7, #20]
 8002b78:	68fa      	ldr	r2, [r7, #12]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	4413      	add	r3, r2
 8002b7e:	697a      	ldr	r2, [r7, #20]
 8002b80:	429a      	cmp	r2, r3
 8002b82:	d3e8      	bcc.n	8002b56 <flash_writting+0x12>
	}
}
 8002b84:	bf00      	nop
 8002b86:	371c      	adds	r7, #28
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd90      	pop	{r4, r7, pc}

08002b8c <flash_reading>:

void flash_reading(uint32_t address, uint8_t *data, uint32_t size)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b084      	sub	sp, #16
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	60f8      	str	r0, [r7, #12]
 8002b94:	60b9      	str	r1, [r7, #8]
 8002b96:	607a      	str	r2, [r7, #4]
	memcpy(data, (uint64_t*) address, size);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	687a      	ldr	r2, [r7, #4]
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	68b8      	ldr	r0, [r7, #8]
 8002ba0:	f007 ffee 	bl	800ab80 <memcpy>
}
 8002ba4:	bf00      	nop
 8002ba6:	3710      	adds	r7, #16
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}

08002bac <flash_write>:

/* FLASH_SECTOR_num  */
void flash_write(unsigned sector_num)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
	HAL_FLASH_Unlock();
 8002bb4:	f004 fbc2 	bl	800733c <HAL_FLASH_Unlock>
	flash_erase(sector_num);
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	f7ff ffa9 	bl	8002b10 <flash_erase>

	if(sector_num == FLASH_SECTOR_8)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2b08      	cmp	r3, #8
 8002bc2:	d104      	bne.n	8002bce <flash_write+0x22>
	{
		flash_writting(FLASH_SECTOR_8_START_ADDRESS, (uint8_t *) &analogdata, sizeof(AnalogData));
 8002bc4:	2240      	movs	r2, #64	; 0x40
 8002bc6:	4911      	ldr	r1, [pc, #68]	; (8002c0c <flash_write+0x60>)
 8002bc8:	4811      	ldr	r0, [pc, #68]	; (8002c10 <flash_write+0x64>)
 8002bca:	f7ff ffbb 	bl	8002b44 <flash_writting>
	}

	if(sector_num == FLASH_SECTOR_9)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2b09      	cmp	r3, #9
 8002bd2:	d105      	bne.n	8002be0 <flash_write+0x34>
	{
		flash_writting(FLASH_SECTOR_9_START_ADDRESS, (uint8_t *) &encoderdata, sizeof(EncoderData));
 8002bd4:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8002bd8:	490e      	ldr	r1, [pc, #56]	; (8002c14 <flash_write+0x68>)
 8002bda:	480f      	ldr	r0, [pc, #60]	; (8002c18 <flash_write+0x6c>)
 8002bdc:	f7ff ffb2 	bl	8002b44 <flash_writting>
	}

	if(sector_num == FLASH_SECTOR_10)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2b0a      	cmp	r3, #10
 8002be4:	d104      	bne.n	8002bf0 <flash_write+0x44>
	{
		flash_writting(FLASH_SECTOR_10_START_ADDRESS, (uint8_t *) &imudata, sizeof(ImuData));
 8002be6:	2218      	movs	r2, #24
 8002be8:	490c      	ldr	r1, [pc, #48]	; (8002c1c <flash_write+0x70>)
 8002bea:	480d      	ldr	r0, [pc, #52]	; (8002c20 <flash_write+0x74>)
 8002bec:	f7ff ffaa 	bl	8002b44 <flash_writting>
	}

	if(sector_num == FLASH_SECTOR_11)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2b0b      	cmp	r3, #11
 8002bf4:	d104      	bne.n	8002c00 <flash_write+0x54>
	{
		flash_writting(FLASH_SECTOR_11_START_ADDRESS, (uint8_t *) &coursedata, sizeof(CourseData));
 8002bf6:	4a0b      	ldr	r2, [pc, #44]	; (8002c24 <flash_write+0x78>)
 8002bf8:	490b      	ldr	r1, [pc, #44]	; (8002c28 <flash_write+0x7c>)
 8002bfa:	480c      	ldr	r0, [pc, #48]	; (8002c2c <flash_write+0x80>)
 8002bfc:	f7ff ffa2 	bl	8002b44 <flash_writting>
	}

	HAL_FLASH_Lock();
 8002c00:	f004 fbbe 	bl	8007380 <HAL_FLASH_Lock>
}
 8002c04:	bf00      	nop
 8002c06:	3708      	adds	r7, #8
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	20012174 	.word	0x20012174
 8002c10:	08080000 	.word	0x08080000
 8002c14:	200121b4 	.word	0x200121b4
 8002c18:	080a0000 	.word	0x080a0000
 8002c1c:	2001215c 	.word	0x2001215c
 8002c20:	080c0000 	.word	0x080c0000
 8002c24:	00011944 	.word	0x00011944
 8002c28:	20000818 	.word	0x20000818
 8002c2c:	080e0000 	.word	0x080e0000

08002c30 <flash_read>:

/* FLASH_SECTOR_num  */
void flash_read(unsigned sector_num)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
	//! AnalogData : Sector8
	if(sector_num == FLASH_SECTOR_8)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2b08      	cmp	r3, #8
 8002c3c:	d104      	bne.n	8002c48 <flash_read+0x18>
	{
		flash_reading(FLASH_SECTOR_8_START_ADDRESS, (uint8_t *) &analogdata, sizeof(AnalogData));
 8002c3e:	2240      	movs	r2, #64	; 0x40
 8002c40:	4910      	ldr	r1, [pc, #64]	; (8002c84 <flash_read+0x54>)
 8002c42:	4811      	ldr	r0, [pc, #68]	; (8002c88 <flash_read+0x58>)
 8002c44:	f7ff ffa2 	bl	8002b8c <flash_reading>
	}

	//! EncoderData : Sector9
	if(sector_num == FLASH_SECTOR_9)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2b09      	cmp	r3, #9
 8002c4c:	d105      	bne.n	8002c5a <flash_read+0x2a>
	{
		flash_reading(FLASH_SECTOR_9_START_ADDRESS, (uint8_t *) &encoderdata, sizeof(EncoderData));
 8002c4e:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8002c52:	490e      	ldr	r1, [pc, #56]	; (8002c8c <flash_read+0x5c>)
 8002c54:	480e      	ldr	r0, [pc, #56]	; (8002c90 <flash_read+0x60>)
 8002c56:	f7ff ff99 	bl	8002b8c <flash_reading>
	}

	//! ImuData : Sector10
	if(sector_num == FLASH_SECTOR_10)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2b0a      	cmp	r3, #10
 8002c5e:	d104      	bne.n	8002c6a <flash_read+0x3a>
	{
		flash_reading(FLASH_SECTOR_10_START_ADDRESS, (uint8_t *) &imudata, sizeof(ImuData));
 8002c60:	2218      	movs	r2, #24
 8002c62:	490c      	ldr	r1, [pc, #48]	; (8002c94 <flash_read+0x64>)
 8002c64:	480c      	ldr	r0, [pc, #48]	; (8002c98 <flash_read+0x68>)
 8002c66:	f7ff ff91 	bl	8002b8c <flash_reading>
	}

	//! CourseData : Sector11
	if(sector_num == FLASH_SECTOR_11)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2b0b      	cmp	r3, #11
 8002c6e:	d104      	bne.n	8002c7a <flash_read+0x4a>
	{
		flash_reading(FLASH_SECTOR_11_START_ADDRESS, (uint8_t *) &coursedata, sizeof(CourseData));
 8002c70:	4a0a      	ldr	r2, [pc, #40]	; (8002c9c <flash_read+0x6c>)
 8002c72:	490b      	ldr	r1, [pc, #44]	; (8002ca0 <flash_read+0x70>)
 8002c74:	480b      	ldr	r0, [pc, #44]	; (8002ca4 <flash_read+0x74>)
 8002c76:	f7ff ff89 	bl	8002b8c <flash_reading>
	}
}
 8002c7a:	bf00      	nop
 8002c7c:	3708      	adds	r7, #8
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	20012174 	.word	0x20012174
 8002c88:	08080000 	.word	0x08080000
 8002c8c:	200121b4 	.word	0x200121b4
 8002c90:	080a0000 	.word	0x080a0000
 8002c94:	2001215c 	.word	0x2001215c
 8002c98:	080c0000 	.word	0x080c0000
 8002c9c:	00011944 	.word	0x00011944
 8002ca0:	20000818 	.word	0x20000818
 8002ca4:	080e0000 	.word	0x080e0000

08002ca8 <flash_init>:

/* flash_read called only this method. */
void flash_init()
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	af00      	add	r7, sp, #0
	flash_read_all();
 8002cac:	f000 f802 	bl	8002cb4 <flash_read_all>
}
 8002cb0:	bf00      	nop
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <flash_read_all>:

void flash_read_all()
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	af00      	add	r7, sp, #0
	flash_read(FLASH_SECTOR_8);
 8002cb8:	2008      	movs	r0, #8
 8002cba:	f7ff ffb9 	bl	8002c30 <flash_read>
	flash_read(FLASH_SECTOR_9);
 8002cbe:	2009      	movs	r0, #9
 8002cc0:	f7ff ffb6 	bl	8002c30 <flash_read>
	flash_read(FLASH_SECTOR_10);
 8002cc4:	200a      	movs	r0, #10
 8002cc6:	f7ff ffb3 	bl	8002c30 <flash_read>
	flash_read(FLASH_SECTOR_11);
 8002cca:	200b      	movs	r0, #11
 8002ccc:	f7ff ffb0 	bl	8002c30 <flash_read>
}
 8002cd0:	bf00      	nop
 8002cd2:	bd80      	pop	{r7, pc}

08002cd4 <low_pass_filter>:
#include "function.h"

double low_pass_filter(double val, double pre_val, double gamma)
{
 8002cd4:	b5b0      	push	{r4, r5, r7, lr}
 8002cd6:	b086      	sub	sp, #24
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	ed87 0b04 	vstr	d0, [r7, #16]
 8002cde:	ed87 1b02 	vstr	d1, [r7, #8]
 8002ce2:	ed87 2b00 	vstr	d2, [r7]
	return (double) (gamma * (double) pre_val
 8002ce6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002cea:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002cee:	f7fd fc83 	bl	80005f8 <__aeabi_dmul>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	460c      	mov	r4, r1
 8002cf6:	4625      	mov	r5, r4
 8002cf8:	461c      	mov	r4, r3
			+ (double) (1 - gamma) * (double) val);
 8002cfa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002cfe:	f04f 0000 	mov.w	r0, #0
 8002d02:	490e      	ldr	r1, [pc, #56]	; (8002d3c <low_pass_filter+0x68>)
 8002d04:	f7fd fac0 	bl	8000288 <__aeabi_dsub>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	460b      	mov	r3, r1
 8002d0c:	4610      	mov	r0, r2
 8002d0e:	4619      	mov	r1, r3
 8002d10:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002d14:	f7fd fc70 	bl	80005f8 <__aeabi_dmul>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	460b      	mov	r3, r1
	return (double) (gamma * (double) pre_val
 8002d1c:	4620      	mov	r0, r4
 8002d1e:	4629      	mov	r1, r5
 8002d20:	f7fd fab4 	bl	800028c <__adddf3>
 8002d24:	4603      	mov	r3, r0
 8002d26:	460c      	mov	r4, r1
 8002d28:	ec44 3b17 	vmov	d7, r3, r4
}
 8002d2c:	eeb0 0a47 	vmov.f32	s0, s14
 8002d30:	eef0 0a67 	vmov.f32	s1, s15
 8002d34:	3718      	adds	r7, #24
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bdb0      	pop	{r4, r5, r7, pc}
 8002d3a:	bf00      	nop
 8002d3c:	3ff00000 	.word	0x3ff00000

08002d40 <vector3_creation>:

    return vector_sum;
}

Vector3 vector3_creation(float x, float y, float z)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b08f      	sub	sp, #60	; 0x3c
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	ed87 0a07 	vstr	s0, [r7, #28]
 8002d4a:	edc7 0a06 	vstr	s1, [r7, #24]
 8002d4e:	ed87 1a05 	vstr	s2, [r7, #20]
    Vector3 new;
    new.x = x;
 8002d52:	69fb      	ldr	r3, [r7, #28]
 8002d54:	623b      	str	r3, [r7, #32]
    new.y = y;
 8002d56:	69bb      	ldr	r3, [r7, #24]
 8002d58:	627b      	str	r3, [r7, #36]	; 0x24
    new.z = z;
 8002d5a:	697b      	ldr	r3, [r7, #20]
 8002d5c:	62bb      	str	r3, [r7, #40]	; 0x28
    return new;
 8002d5e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002d62:	f107 0220 	add.w	r2, r7, #32
 8002d66:	ca07      	ldmia	r2, {r0, r1, r2}
 8002d68:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8002d6c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002d6e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d72:	ee06 1a90 	vmov	s13, r1
 8002d76:	ee07 2a10 	vmov	s14, r2
 8002d7a:	ee07 3a90 	vmov	s15, r3
}
 8002d7e:	eeb0 0a66 	vmov.f32	s0, s13
 8002d82:	eef0 0a47 	vmov.f32	s1, s14
 8002d86:	eeb0 1a67 	vmov.f32	s2, s15
 8002d8a:	373c      	adds	r7, #60	; 0x3c
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d92:	4770      	bx	lr

08002d94 <length_set_sampling_time_ms>:
float velocity_left, velocity_right;
float length_update_sampling_time_s;
uint8_t length_started;

void length_set_sampling_time_ms(unsigned short int samplingtime_ms)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	80fb      	strh	r3, [r7, #6]
    length_update_sampling_time_s = samplingtime_ms / (float) 1000;
 8002d9e:	88fb      	ldrh	r3, [r7, #6]
 8002da0:	ee07 3a90 	vmov	s15, r3
 8002da4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002da8:	eddf 6a06 	vldr	s13, [pc, #24]	; 8002dc4 <length_set_sampling_time_ms+0x30>
 8002dac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002db0:	4b05      	ldr	r3, [pc, #20]	; (8002dc8 <length_set_sampling_time_ms+0x34>)
 8002db2:	edc3 7a00 	vstr	s15, [r3]
}
 8002db6:	bf00      	nop
 8002db8:	370c      	adds	r7, #12
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr
 8002dc2:	bf00      	nop
 8002dc4:	447a0000 	.word	0x447a0000
 8002dc8:	2001dd34 	.word	0x2001dd34

08002dcc <length_init>:

void length_init(unsigned short int samplingtime_ms)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	80fb      	strh	r3, [r7, #6]
    length_started = 0;
 8002dd6:	4b06      	ldr	r3, [pc, #24]	; (8002df0 <length_init+0x24>)
 8002dd8:	2200      	movs	r2, #0
 8002dda:	701a      	strb	r2, [r3, #0]
    length_set_sampling_time_ms(samplingtime_ms);
 8002ddc:	88fb      	ldrh	r3, [r7, #6]
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7ff ffd8 	bl	8002d94 <length_set_sampling_time_ms>
    encoder_init();
 8002de4:	f7ff fe1e 	bl	8002a24 <encoder_init>
}
 8002de8:	bf00      	nop
 8002dea:	3708      	adds	r7, #8
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	2001dd3c 	.word	0x2001dd3c

08002df4 <length_start>:

void length_start()
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	af00      	add	r7, sp, #0
    if(0 >= length_started)
 8002df8:	4b06      	ldr	r3, [pc, #24]	; (8002e14 <length_start+0x20>)
 8002dfa:	781b      	ldrb	r3, [r3, #0]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d103      	bne.n	8002e08 <length_start+0x14>
    {
        length_reset();
 8002e00:	f000 f816 	bl	8002e30 <length_reset>
        encoder_start();
 8002e04:	f7ff fe16 	bl	8002a34 <encoder_start>
    }
    length_started = 1;
 8002e08:	4b02      	ldr	r3, [pc, #8]	; (8002e14 <length_start+0x20>)
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	701a      	strb	r2, [r3, #0]
}
 8002e0e:	bf00      	nop
 8002e10:	bd80      	pop	{r7, pc}
 8002e12:	bf00      	nop
 8002e14:	2001dd3c 	.word	0x2001dd3c

08002e18 <length_stop>:

void length_stop()
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	af00      	add	r7, sp, #0
    encoder_stop();
 8002e1c:	f7ff fe32 	bl	8002a84 <encoder_stop>
    length_started = 0;
 8002e20:	4b02      	ldr	r3, [pc, #8]	; (8002e2c <length_stop+0x14>)
 8002e22:	2200      	movs	r2, #0
 8002e24:	701a      	strb	r2, [r3, #0]
}
 8002e26:	bf00      	nop
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	2001dd3c 	.word	0x2001dd3c

08002e30 <length_reset>:
{
    encoder_fin();
}

void length_reset()
{
 8002e30:	b480      	push	{r7}
 8002e32:	af00      	add	r7, sp, #0
    length_left = 0;
 8002e34:	4b06      	ldr	r3, [pc, #24]	; (8002e50 <length_reset+0x20>)
 8002e36:	f04f 0200 	mov.w	r2, #0
 8002e3a:	601a      	str	r2, [r3, #0]
    length_right = 0;
 8002e3c:	4b05      	ldr	r3, [pc, #20]	; (8002e54 <length_reset+0x24>)
 8002e3e:	f04f 0200 	mov.w	r2, #0
 8002e42:	601a      	str	r2, [r3, #0]
}
 8002e44:	bf00      	nop
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr
 8002e4e:	bf00      	nop
 8002e50:	2001dd38 	.word	0x2001dd38
 8002e54:	2001dd48 	.word	0x2001dd48

08002e58 <length_read>:

float length_read()
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	ed2d 8b02 	vpush	{d8}
 8002e5e:	af00      	add	r7, sp, #0
    return (length_read_left() + length_read_right()) / 2;
 8002e60:	f000 f814 	bl	8002e8c <length_read_left>
 8002e64:	eeb0 8a40 	vmov.f32	s16, s0
 8002e68:	f000 f81e 	bl	8002ea8 <length_read_right>
 8002e6c:	eef0 7a40 	vmov.f32	s15, s0
 8002e70:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002e74:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8002e78:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002e7c:	eef0 7a66 	vmov.f32	s15, s13
}
 8002e80:	eeb0 0a67 	vmov.f32	s0, s15
 8002e84:	46bd      	mov	sp, r7
 8002e86:	ecbd 8b02 	vpop	{d8}
 8002e8a:	bd80      	pop	{r7, pc}

08002e8c <length_read_left>:

float length_read_left()
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	af00      	add	r7, sp, #0
    return length_left;
 8002e90:	4b04      	ldr	r3, [pc, #16]	; (8002ea4 <length_read_left+0x18>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	ee07 3a90 	vmov	s15, r3
}
 8002e98:	eeb0 0a67 	vmov.f32	s0, s15
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr
 8002ea4:	2001dd38 	.word	0x2001dd38

08002ea8 <length_read_right>:

float length_read_right()
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	af00      	add	r7, sp, #0
    return length_right;
 8002eac:	4b04      	ldr	r3, [pc, #16]	; (8002ec0 <length_read_right+0x18>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	ee07 3a90 	vmov	s15, r3
}
 8002eb4:	eeb0 0a67 	vmov.f32	s0, s15
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr
 8002ec0:	2001dd48 	.word	0x2001dd48

08002ec4 <velocity_read>:

float velocity_read()
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	ed2d 8b02 	vpush	{d8}
 8002eca:	af00      	add	r7, sp, #0
    return (velocity_read_left() + velocity_read_right()) / 2;
 8002ecc:	f000 f814 	bl	8002ef8 <velocity_read_left>
 8002ed0:	eeb0 8a40 	vmov.f32	s16, s0
 8002ed4:	f000 f81e 	bl	8002f14 <velocity_read_right>
 8002ed8:	eef0 7a40 	vmov.f32	s15, s0
 8002edc:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002ee0:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8002ee4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002ee8:	eef0 7a66 	vmov.f32	s15, s13
}
 8002eec:	eeb0 0a67 	vmov.f32	s0, s15
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	ecbd 8b02 	vpop	{d8}
 8002ef6:	bd80      	pop	{r7, pc}

08002ef8 <velocity_read_left>:

float velocity_read_left()
{
 8002ef8:	b480      	push	{r7}
 8002efa:	af00      	add	r7, sp, #0
    return velocity_left;
 8002efc:	4b04      	ldr	r3, [pc, #16]	; (8002f10 <velocity_read_left+0x18>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	ee07 3a90 	vmov	s15, r3
}
 8002f04:	eeb0 0a67 	vmov.f32	s0, s15
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr
 8002f10:	2001dd44 	.word	0x2001dd44

08002f14 <velocity_read_right>:

float velocity_read_right()
{
 8002f14:	b480      	push	{r7}
 8002f16:	af00      	add	r7, sp, #0
    return velocity_right;
 8002f18:	4b04      	ldr	r3, [pc, #16]	; (8002f2c <velocity_read_right+0x18>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	ee07 3a90 	vmov	s15, r3
}
 8002f20:	eeb0 0a67 	vmov.f32	s0, s15
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr
 8002f2c:	2001dd40 	.word	0x2001dd40

08002f30 <length_update>:

//! 
void length_update()
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b084      	sub	sp, #16
 8002f34:	af00      	add	r7, sp, #0
    float encoder_left, encoder_right;
    float sampling_time_s;
    sampling_time_s = length_update_sampling_time_s;
 8002f36:	4b20      	ldr	r3, [pc, #128]	; (8002fb8 <length_update+0x88>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	60fb      	str	r3, [r7, #12]
    //! 
    encoder_set();
 8002f3c:	f7ff fd3c 	bl	80029b8 <encoder_set>
    encoder_left = encoder_length_left();
 8002f40:	f7ff fd02 	bl	8002948 <encoder_length_left>
 8002f44:	ed87 0a02 	vstr	s0, [r7, #8]
    encoder_right = encoder_length_right();
 8002f48:	f7ff fd16 	bl	8002978 <encoder_length_right>
 8002f4c:	ed87 0a01 	vstr	s0, [r7, #4]
    velocity_left = encoder_left * sampling_time_s;
 8002f50:	ed97 7a02 	vldr	s14, [r7, #8]
 8002f54:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f5c:	4b17      	ldr	r3, [pc, #92]	; (8002fbc <length_update+0x8c>)
 8002f5e:	edc3 7a00 	vstr	s15, [r3]
    velocity_right = encoder_right * sampling_time_s;
 8002f62:	ed97 7a01 	vldr	s14, [r7, #4]
 8002f66:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f6e:	4b14      	ldr	r3, [pc, #80]	; (8002fc0 <length_update+0x90>)
 8002f70:	edc3 7a00 	vstr	s15, [r3]
    length_left += velocity_left * sampling_time_s;
 8002f74:	4b11      	ldr	r3, [pc, #68]	; (8002fbc <length_update+0x8c>)
 8002f76:	ed93 7a00 	vldr	s14, [r3]
 8002f7a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f7e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f82:	4b10      	ldr	r3, [pc, #64]	; (8002fc4 <length_update+0x94>)
 8002f84:	edd3 7a00 	vldr	s15, [r3]
 8002f88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f8c:	4b0d      	ldr	r3, [pc, #52]	; (8002fc4 <length_update+0x94>)
 8002f8e:	edc3 7a00 	vstr	s15, [r3]
    length_right += velocity_right * sampling_time_s;
 8002f92:	4b0b      	ldr	r3, [pc, #44]	; (8002fc0 <length_update+0x90>)
 8002f94:	ed93 7a00 	vldr	s14, [r3]
 8002f98:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f9c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002fa0:	4b09      	ldr	r3, [pc, #36]	; (8002fc8 <length_update+0x98>)
 8002fa2:	edd3 7a00 	vldr	s15, [r3]
 8002fa6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002faa:	4b07      	ldr	r3, [pc, #28]	; (8002fc8 <length_update+0x98>)
 8002fac:	edc3 7a00 	vstr	s15, [r3]
}
 8002fb0:	bf00      	nop
 8002fb2:	3710      	adds	r7, #16
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	2001dd34 	.word	0x2001dd34
 8002fbc:	2001dd44 	.word	0x2001dd44
 8002fc0:	2001dd40 	.word	0x2001dd40
 8002fc4:	2001dd38 	.word	0x2001dd38
 8002fc8:	2001dd48 	.word	0x2001dd48

08002fcc <length_d_print>:

void length_d_print()
{
 8002fcc:	b480      	push	{r7}
 8002fce:	af00      	add	r7, sp, #0
    #if D_LENGTH
    printf("length = %10.2f, sampling_time_s = %8.6f\r\n", length_read(), length_update_sampling_time_s);
    //! printf("velocity = %10.2f\r\n", velocity_read());
    #endif
}
 8002fd0:	bf00      	nop
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd8:	4770      	bx	lr
	...

08002fdc <HAL_TIM_PeriodElapsedCallback>:
static void MX_TIM14_Init(void);
static void MX_TIM7_Init(void);
/* USER CODE BEGIN PFP */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b082      	sub	sp, #8
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a0e      	ldr	r2, [pc, #56]	; (8003024 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d101      	bne.n	8002ff2 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		#if !D_TIM6_WHILE
		tim6_main();
 8002fee:	f002 f82b 	bl	8005048 <tim6_main>
		#endif
	}

	if(htim->Instance == TIM10)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a0c      	ldr	r2, [pc, #48]	; (8003028 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d101      	bne.n	8003000 <HAL_TIM_PeriodElapsedCallback+0x24>
	{
		#if !D_TIM7_WHILE
		tim7_main();
 8002ffc:	f002 f928 	bl	8005250 <tim7_main>
		#endif
	}

	if(htim->Instance == TIM10)	// TIM10 // 1ms
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a08      	ldr	r2, [pc, #32]	; (8003028 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d101      	bne.n	800300e <HAL_TIM_PeriodElapsedCallback+0x32>
	{
    #if !D_TIM10_WHILE
		tim10_main();
 800300a:	f001 ff57 	bl	8004ebc <tim10_main>
    #endif
	}

	if (htim->Instance == TIM11)	// TIM11 // 1ms
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a06      	ldr	r2, [pc, #24]	; (800302c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8003014:	4293      	cmp	r3, r2
 8003016:	d101      	bne.n	800301c <HAL_TIM_PeriodElapsedCallback+0x40>
	{
		tim11_main();
 8003018:	f001 ffc8 	bl	8004fac <tim11_main>
	}
}
 800301c:	bf00      	nop
 800301e:	3708      	adds	r7, #8
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}
 8003024:	40001000 	.word	0x40001000
 8003028:	40014400 	.word	0x40014400
 800302c:	40014800 	.word	0x40014800

08003030 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003034:	f002 ff48 	bl	8005ec8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003038:	f000 f968 	bl	800330c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800303c:	f000 fd8a 	bl	8003b54 <MX_GPIO_Init>
  MX_DMA_Init();
 8003040:	f000 fd68 	bl	8003b14 <MX_DMA_Init>
  MX_ADC1_Init();
 8003044:	f000 f9cc 	bl	80033e0 <MX_ADC1_Init>
  MX_USART6_UART_Init();
 8003048:	f000 fd3a 	bl	8003ac0 <MX_USART6_UART_Init>
  MX_TIM6_Init();
 800304c:	f000 fc60 	bl	8003910 <MX_TIM6_Init>
  MX_TIM4_Init();
 8003050:	f000 fbfa 	bl	8003848 <MX_TIM4_Init>
  MX_TIM1_Init();
 8003054:	f000 fb4c 	bl	80036f0 <MX_TIM1_Init>
  MX_TIM3_Init();
 8003058:	f000 fba2 	bl	80037a0 <MX_TIM3_Init>
  MX_TIM10_Init();
 800305c:	f000 fcc4 	bl	80039e8 <MX_TIM10_Init>
  MX_TIM11_Init();
 8003060:	f000 fce6 	bl	8003a30 <MX_TIM11_Init>
  MX_SPI2_Init();
 8003064:	f000 fb0e 	bl	8003684 <MX_SPI2_Init>
  MX_I2C1_Init();
 8003068:	f000 fade 	bl	8003628 <MX_I2C1_Init>
  MX_TIM14_Init();
 800306c:	f000 fd04 	bl	8003a78 <MX_TIM14_Init>
  MX_TIM7_Init();
 8003070:	f000 fc84 	bl	800397c <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
	printf(ESC_DEF);
 8003074:	48a2      	ldr	r0, [pc, #648]	; (8003300 <main+0x2d0>)
 8003076:	f008 fbd5 	bl	800b824 <iprintf>

	printf("\r\n\r\n\r\nStarting Program...\r\n\r\n");
 800307a:	48a2      	ldr	r0, [pc, #648]	; (8003304 <main+0x2d4>)
 800307c:	f008 fc46 	bl	800b90c <puts>
	printf("murakumo_odom version.1.1\r\n");
 8003080:	48a1      	ldr	r0, [pc, #644]	; (8003308 <main+0x2d8>)
 8003082:	f008 fc43 	bl	800b90c <puts>

  main_init();
 8003086:	f000 fe4f 	bl	8003d28 <main_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
#if !D_LED
	while (1)
	{
    main_print_while();
 800308a:	f000 fe9b 	bl	8003dc4 <main_print_while>

		if(switch_read_enter())
 800308e:	f7fe fb51 	bl	8001734 <switch_read_enter>
 8003092:	4603      	mov	r3, r0
 8003094:	2b00      	cmp	r3, #0
 8003096:	f000 812b 	beq.w	80032f0 <main+0x2c0>
		{
			switch(rotary_read())
 800309a:	f7fe fa69 	bl	8001570 <rotary_read>
 800309e:	4603      	mov	r3, r0
 80030a0:	2b0f      	cmp	r3, #15
 80030a2:	f200 8127 	bhi.w	80032f4 <main+0x2c4>
 80030a6:	a201      	add	r2, pc, #4	; (adr r2, 80030ac <main+0x7c>)
 80030a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030ac:	080030ed 	.word	0x080030ed
 80030b0:	0800312b 	.word	0x0800312b
 80030b4:	08003145 	.word	0x08003145
 80030b8:	0800315f 	.word	0x0800315f
 80030bc:	08003179 	.word	0x08003179
 80030c0:	08003193 	.word	0x08003193
 80030c4:	080031ad 	.word	0x080031ad
 80030c8:	080031c7 	.word	0x080031c7
 80030cc:	080031e1 	.word	0x080031e1
 80030d0:	080031fb 	.word	0x080031fb
 80030d4:	08003215 	.word	0x08003215
 80030d8:	0800322f 	.word	0x0800322f
 80030dc:	08003249 	.word	0x08003249
 80030e0:	08003273 	.word	0x08003273
 80030e4:	0800329d 	.word	0x0800329d
 80030e8:	080032c7 	.word	0x080032c7
      {
        case 0x00:
          if(rotary_read_playmode() == calibration)
 80030ec:	f7fe fa1c 	bl	8001528 <rotary_read_playmode>
 80030f0:	4603      	mov	r3, r0
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d10c      	bne.n	8003110 <main+0xe0>
          {
            /* min = 4096, max = 0, sensgettime = 0, HAL_ADC_Start_DMA() */
            analog_calibration_start();
 80030f6:	f7fe fc97 	bl	8001a28 <analog_calibration_start>

            while(switch_read_enter())
 80030fa:	e001      	b.n	8003100 <main+0xd0>
            {
              #if ANALOG_CALIBRATION_IN_WHILE
              analog_get_and_sort();
              #endif
              main_main();
 80030fc:	f000 fe92 	bl	8003e24 <main_main>
            while(switch_read_enter())
 8003100:	f7fe fb18 	bl	8001734 <switch_read_enter>
 8003104:	4603      	mov	r3, r0
 8003106:	2b00      	cmp	r3, #0
 8003108:	d1f8      	bne.n	80030fc <main+0xcc>
            }

            /* analogmode = all, */
            analog_calibration_stop();
 800310a:	f7fe fcb5 	bl	8001a78 <analog_calibration_stop>
              main_main();
            }

            running_stop();
          }
          break;	// case 0x00:
 800310e:	e0f2      	b.n	80032f6 <main+0x2c6>
            running_start();
 8003110:	f000 fe1a 	bl	8003d48 <running_start>
            while(switch_read_enter())
 8003114:	e001      	b.n	800311a <main+0xea>
              main_main();
 8003116:	f000 fe85 	bl	8003e24 <main_main>
            while(switch_read_enter())
 800311a:	f7fe fb0b 	bl	8001734 <switch_read_enter>
 800311e:	4603      	mov	r3, r0
 8003120:	2b00      	cmp	r3, #0
 8003122:	d1f8      	bne.n	8003116 <main+0xe6>
            running_stop();
 8003124:	f000 fe3e 	bl	8003da4 <running_stop>
          break;	// case 0x00:
 8003128:	e0e5      	b.n	80032f6 <main+0x2c6>
        case 0x01:	// 1
          running_start();
 800312a:	f000 fe0d 	bl	8003d48 <running_start>

          while (switch_read_enter())
 800312e:	e001      	b.n	8003134 <main+0x104>
          {
            main_main();
 8003130:	f000 fe78 	bl	8003e24 <main_main>
          while (switch_read_enter())
 8003134:	f7fe fafe 	bl	8001734 <switch_read_enter>
 8003138:	4603      	mov	r3, r0
 800313a:	2b00      	cmp	r3, #0
 800313c:	d1f8      	bne.n	8003130 <main+0x100>
          }

          running_stop();
 800313e:	f000 fe31 	bl	8003da4 <running_stop>
          break;
 8003142:	e0d8      	b.n	80032f6 <main+0x2c6>
        case 0x02:	// 2
          running_start();
 8003144:	f000 fe00 	bl	8003d48 <running_start>

          while(switch_read_enter())
 8003148:	e001      	b.n	800314e <main+0x11e>
          {
            main_main();
 800314a:	f000 fe6b 	bl	8003e24 <main_main>
          while(switch_read_enter())
 800314e:	f7fe faf1 	bl	8001734 <switch_read_enter>
 8003152:	4603      	mov	r3, r0
 8003154:	2b00      	cmp	r3, #0
 8003156:	d1f8      	bne.n	800314a <main+0x11a>
          }

          running_stop();
 8003158:	f000 fe24 	bl	8003da4 <running_stop>
          break;
 800315c:	e0cb      	b.n	80032f6 <main+0x2c6>
        case 0x03:	// 3
          running_start();
 800315e:	f000 fdf3 	bl	8003d48 <running_start>

          while(switch_read_enter())
 8003162:	e001      	b.n	8003168 <main+0x138>
          {
            main_main();
 8003164:	f000 fe5e 	bl	8003e24 <main_main>
          while(switch_read_enter())
 8003168:	f7fe fae4 	bl	8001734 <switch_read_enter>
 800316c:	4603      	mov	r3, r0
 800316e:	2b00      	cmp	r3, #0
 8003170:	d1f8      	bne.n	8003164 <main+0x134>
          }

          running_stop();
 8003172:	f000 fe17 	bl	8003da4 <running_stop>
          break;
 8003176:	e0be      	b.n	80032f6 <main+0x2c6>
        case 0x04:	// 4
          running_start();
 8003178:	f000 fde6 	bl	8003d48 <running_start>

          while(switch_read_enter())
 800317c:	e001      	b.n	8003182 <main+0x152>
          {
            main_main();
 800317e:	f000 fe51 	bl	8003e24 <main_main>
          while(switch_read_enter())
 8003182:	f7fe fad7 	bl	8001734 <switch_read_enter>
 8003186:	4603      	mov	r3, r0
 8003188:	2b00      	cmp	r3, #0
 800318a:	d1f8      	bne.n	800317e <main+0x14e>
          }

          running_stop();
 800318c:	f000 fe0a 	bl	8003da4 <running_stop>
          break;
 8003190:	e0b1      	b.n	80032f6 <main+0x2c6>
        case 0x05:	// 5
          running_start();
 8003192:	f000 fdd9 	bl	8003d48 <running_start>

          while(switch_read_enter())
 8003196:	e001      	b.n	800319c <main+0x16c>
          {
            main_main();
 8003198:	f000 fe44 	bl	8003e24 <main_main>
          while(switch_read_enter())
 800319c:	f7fe faca 	bl	8001734 <switch_read_enter>
 80031a0:	4603      	mov	r3, r0
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d1f8      	bne.n	8003198 <main+0x168>
          }

          running_stop();
 80031a6:	f000 fdfd 	bl	8003da4 <running_stop>
          break;
 80031aa:	e0a4      	b.n	80032f6 <main+0x2c6>
        case 0x06:	// 6
          running_start();
 80031ac:	f000 fdcc 	bl	8003d48 <running_start>

          while(switch_read_enter())
 80031b0:	e001      	b.n	80031b6 <main+0x186>
          {
            main_main();
 80031b2:	f000 fe37 	bl	8003e24 <main_main>
          while(switch_read_enter())
 80031b6:	f7fe fabd 	bl	8001734 <switch_read_enter>
 80031ba:	4603      	mov	r3, r0
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d1f8      	bne.n	80031b2 <main+0x182>
          }

          running_stop();
 80031c0:	f000 fdf0 	bl	8003da4 <running_stop>
          break;
 80031c4:	e097      	b.n	80032f6 <main+0x2c6>
        case 0x07:	// 7
          running_start();
 80031c6:	f000 fdbf 	bl	8003d48 <running_start>

          while(switch_read_enter())
 80031ca:	e001      	b.n	80031d0 <main+0x1a0>
          {
            main_main();
 80031cc:	f000 fe2a 	bl	8003e24 <main_main>
          while(switch_read_enter())
 80031d0:	f7fe fab0 	bl	8001734 <switch_read_enter>
 80031d4:	4603      	mov	r3, r0
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d1f8      	bne.n	80031cc <main+0x19c>
          }

          running_stop();
 80031da:	f000 fde3 	bl	8003da4 <running_stop>
          break;
 80031de:	e08a      	b.n	80032f6 <main+0x2c6>
        case 0x08:	// 8
          running_start();
 80031e0:	f000 fdb2 	bl	8003d48 <running_start>

          while(switch_read_enter())
 80031e4:	e001      	b.n	80031ea <main+0x1ba>
          {
            main_main();
 80031e6:	f000 fe1d 	bl	8003e24 <main_main>
          while(switch_read_enter())
 80031ea:	f7fe faa3 	bl	8001734 <switch_read_enter>
 80031ee:	4603      	mov	r3, r0
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d1f8      	bne.n	80031e6 <main+0x1b6>
          }

          running_stop();
 80031f4:	f000 fdd6 	bl	8003da4 <running_stop>
          break;
 80031f8:	e07d      	b.n	80032f6 <main+0x2c6>
        case 0x09:	// 9
          running_start();
 80031fa:	f000 fda5 	bl	8003d48 <running_start>

          while(switch_read_enter())
 80031fe:	e001      	b.n	8003204 <main+0x1d4>
          {
            main_main();
 8003200:	f000 fe10 	bl	8003e24 <main_main>
          while(switch_read_enter())
 8003204:	f7fe fa96 	bl	8001734 <switch_read_enter>
 8003208:	4603      	mov	r3, r0
 800320a:	2b00      	cmp	r3, #0
 800320c:	d1f8      	bne.n	8003200 <main+0x1d0>
          }

          running_stop();
 800320e:	f000 fdc9 	bl	8003da4 <running_stop>
          break;
 8003212:	e070      	b.n	80032f6 <main+0x2c6>
        case 0x0A:	// A
          running_start();
 8003214:	f000 fd98 	bl	8003d48 <running_start>

          while(switch_read_enter())
 8003218:	e001      	b.n	800321e <main+0x1ee>
          {
            main_main();
 800321a:	f000 fe03 	bl	8003e24 <main_main>
          while(switch_read_enter())
 800321e:	f7fe fa89 	bl	8001734 <switch_read_enter>
 8003222:	4603      	mov	r3, r0
 8003224:	2b00      	cmp	r3, #0
 8003226:	d1f8      	bne.n	800321a <main+0x1ea>
          }

          running_stop();
 8003228:	f000 fdbc 	bl	8003da4 <running_stop>
          break;
 800322c:	e063      	b.n	80032f6 <main+0x2c6>
        case 0x0B:	// B
          running_start();
 800322e:	f000 fd8b 	bl	8003d48 <running_start>

          while(switch_read_enter())
 8003232:	e001      	b.n	8003238 <main+0x208>
          {
            main_main();
 8003234:	f000 fdf6 	bl	8003e24 <main_main>
          while(switch_read_enter())
 8003238:	f7fe fa7c 	bl	8001734 <switch_read_enter>
 800323c:	4603      	mov	r3, r0
 800323e:	2b00      	cmp	r3, #0
 8003240:	d1f8      	bne.n	8003234 <main+0x204>
          }

          running_stop();
 8003242:	f000 fdaf 	bl	8003da4 <running_stop>
          break;
 8003246:	e056      	b.n	80032f6 <main+0x2c6>
        case 0x0C:	// C
          if(rotary_read_playmode() == flash_print)
 8003248:	f7fe f96e 	bl	8001528 <rotary_read_playmode>
 800324c:	4603      	mov	r3, r0
 800324e:	2b0f      	cmp	r3, #15
 8003250:	d102      	bne.n	8003258 <main+0x228>
          {
            course_print_flash();
 8003252:	f7ff fa5f 	bl	8002714 <course_print_flash>
              main_main();
            }

            running_stop();
          }
          break;
 8003256:	e04e      	b.n	80032f6 <main+0x2c6>
            running_start();
 8003258:	f000 fd76 	bl	8003d48 <running_start>
            while(switch_read_enter())
 800325c:	e001      	b.n	8003262 <main+0x232>
              main_main();
 800325e:	f000 fde1 	bl	8003e24 <main_main>
            while(switch_read_enter())
 8003262:	f7fe fa67 	bl	8001734 <switch_read_enter>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d1f8      	bne.n	800325e <main+0x22e>
            running_stop();
 800326c:	f000 fd9a 	bl	8003da4 <running_stop>
          break;
 8003270:	e041      	b.n	80032f6 <main+0x2c6>
        case 0x0D:	// D
          if(rotary_read_playmode() == flash_print)
 8003272:	f7fe f959 	bl	8001528 <rotary_read_playmode>
 8003276:	4603      	mov	r3, r0
 8003278:	2b0f      	cmp	r3, #15
 800327a:	d102      	bne.n	8003282 <main+0x252>
          {
            course_print_flash();
 800327c:	f7ff fa4a 	bl	8002714 <course_print_flash>
              main_main();
            }

            running_stop();
          }
          break;
 8003280:	e039      	b.n	80032f6 <main+0x2c6>
            running_start();
 8003282:	f000 fd61 	bl	8003d48 <running_start>
            while(switch_read_enter())
 8003286:	e001      	b.n	800328c <main+0x25c>
              main_main();
 8003288:	f000 fdcc 	bl	8003e24 <main_main>
            while(switch_read_enter())
 800328c:	f7fe fa52 	bl	8001734 <switch_read_enter>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d1f8      	bne.n	8003288 <main+0x258>
            running_stop();
 8003296:	f000 fd85 	bl	8003da4 <running_stop>
          break;
 800329a:	e02c      	b.n	80032f6 <main+0x2c6>
        case 0x0E:	// E
          if(rotary_read_playmode() == flash_print)
 800329c:	f7fe f944 	bl	8001528 <rotary_read_playmode>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b0f      	cmp	r3, #15
 80032a4:	d102      	bne.n	80032ac <main+0x27c>
          {
            course_print_flash();
 80032a6:	f7ff fa35 	bl	8002714 <course_print_flash>
              main_main();
            }

            running_stop();
          }
          break;
 80032aa:	e024      	b.n	80032f6 <main+0x2c6>
            running_start();
 80032ac:	f000 fd4c 	bl	8003d48 <running_start>
            while(switch_read_enter())
 80032b0:	e001      	b.n	80032b6 <main+0x286>
              main_main();
 80032b2:	f000 fdb7 	bl	8003e24 <main_main>
            while(switch_read_enter())
 80032b6:	f7fe fa3d 	bl	8001734 <switch_read_enter>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d1f8      	bne.n	80032b2 <main+0x282>
            running_stop();
 80032c0:	f000 fd70 	bl	8003da4 <running_stop>
          break;
 80032c4:	e017      	b.n	80032f6 <main+0x2c6>
        case 0x0F:
          if(rotary_read_playmode()== flash_print)
 80032c6:	f7fe f92f 	bl	8001528 <rotary_read_playmode>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b0f      	cmp	r3, #15
 80032ce:	d102      	bne.n	80032d6 <main+0x2a6>
          {
            course_print_flash();
 80032d0:	f7ff fa20 	bl	8002714 <course_print_flash>
              main_main();
            }

            running_stop();
          }
          break;
 80032d4:	e00f      	b.n	80032f6 <main+0x2c6>
            running_start();
 80032d6:	f000 fd37 	bl	8003d48 <running_start>
            while(switch_read_enter())
 80032da:	e001      	b.n	80032e0 <main+0x2b0>
              main_main();
 80032dc:	f000 fda2 	bl	8003e24 <main_main>
            while(switch_read_enter())
 80032e0:	f7fe fa28 	bl	8001734 <switch_read_enter>
 80032e4:	4603      	mov	r3, r0
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d1f8      	bne.n	80032dc <main+0x2ac>
            running_stop();
 80032ea:	f000 fd5b 	bl	8003da4 <running_stop>
          break;
 80032ee:	e002      	b.n	80032f6 <main+0x2c6>
        default:
          break;
      } // switch(rotary_value)
		}	// if(switch_read_enter())
 80032f0:	bf00      	nop
 80032f2:	e000      	b.n	80032f6 <main+0x2c6>
          break;
 80032f4:	bf00      	nop
    HAL_Delay(500);
 80032f6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80032fa:	f002 fe57 	bl	8005fac <HAL_Delay>
    main_print_while();
 80032fe:	e6c4      	b.n	800308a <main+0x5a>
 8003300:	080103ec 	.word	0x080103ec
 8003304:	080103f4 	.word	0x080103f4
 8003308:	08010414 	.word	0x08010414

0800330c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b094      	sub	sp, #80	; 0x50
 8003310:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003312:	f107 0320 	add.w	r3, r7, #32
 8003316:	2230      	movs	r2, #48	; 0x30
 8003318:	2100      	movs	r1, #0
 800331a:	4618      	mov	r0, r3
 800331c:	f007 fc3b 	bl	800ab96 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003320:	f107 030c 	add.w	r3, r7, #12
 8003324:	2200      	movs	r2, #0
 8003326:	601a      	str	r2, [r3, #0]
 8003328:	605a      	str	r2, [r3, #4]
 800332a:	609a      	str	r2, [r3, #8]
 800332c:	60da      	str	r2, [r3, #12]
 800332e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003330:	2300      	movs	r3, #0
 8003332:	60bb      	str	r3, [r7, #8]
 8003334:	4b28      	ldr	r3, [pc, #160]	; (80033d8 <SystemClock_Config+0xcc>)
 8003336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003338:	4a27      	ldr	r2, [pc, #156]	; (80033d8 <SystemClock_Config+0xcc>)
 800333a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800333e:	6413      	str	r3, [r2, #64]	; 0x40
 8003340:	4b25      	ldr	r3, [pc, #148]	; (80033d8 <SystemClock_Config+0xcc>)
 8003342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003344:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003348:	60bb      	str	r3, [r7, #8]
 800334a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800334c:	2300      	movs	r3, #0
 800334e:	607b      	str	r3, [r7, #4]
 8003350:	4b22      	ldr	r3, [pc, #136]	; (80033dc <SystemClock_Config+0xd0>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a21      	ldr	r2, [pc, #132]	; (80033dc <SystemClock_Config+0xd0>)
 8003356:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800335a:	6013      	str	r3, [r2, #0]
 800335c:	4b1f      	ldr	r3, [pc, #124]	; (80033dc <SystemClock_Config+0xd0>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003364:	607b      	str	r3, [r7, #4]
 8003366:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003368:	2301      	movs	r3, #1
 800336a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800336c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8003370:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003372:	2302      	movs	r3, #2
 8003374:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003376:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800337a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800337c:	2308      	movs	r3, #8
 800337e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003380:	23a8      	movs	r3, #168	; 0xa8
 8003382:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003384:	2302      	movs	r3, #2
 8003386:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003388:	2304      	movs	r3, #4
 800338a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800338c:	f107 0320 	add.w	r3, r7, #32
 8003390:	4618      	mov	r0, r3
 8003392:	f004 fd59 	bl	8007e48 <HAL_RCC_OscConfig>
 8003396:	4603      	mov	r3, r0
 8003398:	2b00      	cmp	r3, #0
 800339a:	d001      	beq.n	80033a0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800339c:	f000 fd54 	bl	8003e48 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80033a0:	230f      	movs	r3, #15
 80033a2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80033a4:	2302      	movs	r3, #2
 80033a6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80033a8:	2300      	movs	r3, #0
 80033aa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80033ac:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80033b0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80033b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033b6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80033b8:	f107 030c 	add.w	r3, r7, #12
 80033bc:	2105      	movs	r1, #5
 80033be:	4618      	mov	r0, r3
 80033c0:	f004 ffba 	bl	8008338 <HAL_RCC_ClockConfig>
 80033c4:	4603      	mov	r3, r0
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d001      	beq.n	80033ce <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80033ca:	f000 fd3d 	bl	8003e48 <Error_Handler>
  }
}
 80033ce:	bf00      	nop
 80033d0:	3750      	adds	r7, #80	; 0x50
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	bf00      	nop
 80033d8:	40023800 	.word	0x40023800
 80033dc:	40007000 	.word	0x40007000

080033e0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b084      	sub	sp, #16
 80033e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80033e6:	463b      	mov	r3, r7
 80033e8:	2200      	movs	r2, #0
 80033ea:	601a      	str	r2, [r3, #0]
 80033ec:	605a      	str	r2, [r3, #4]
 80033ee:	609a      	str	r2, [r3, #8]
 80033f0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80033f2:	4b8a      	ldr	r3, [pc, #552]	; (800361c <MX_ADC1_Init+0x23c>)
 80033f4:	4a8a      	ldr	r2, [pc, #552]	; (8003620 <MX_ADC1_Init+0x240>)
 80033f6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80033f8:	4b88      	ldr	r3, [pc, #544]	; (800361c <MX_ADC1_Init+0x23c>)
 80033fa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80033fe:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003400:	4b86      	ldr	r3, [pc, #536]	; (800361c <MX_ADC1_Init+0x23c>)
 8003402:	2200      	movs	r2, #0
 8003404:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8003406:	4b85      	ldr	r3, [pc, #532]	; (800361c <MX_ADC1_Init+0x23c>)
 8003408:	2201      	movs	r2, #1
 800340a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800340c:	4b83      	ldr	r3, [pc, #524]	; (800361c <MX_ADC1_Init+0x23c>)
 800340e:	2201      	movs	r2, #1
 8003410:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003412:	4b82      	ldr	r3, [pc, #520]	; (800361c <MX_ADC1_Init+0x23c>)
 8003414:	2200      	movs	r2, #0
 8003416:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800341a:	4b80      	ldr	r3, [pc, #512]	; (800361c <MX_ADC1_Init+0x23c>)
 800341c:	2200      	movs	r2, #0
 800341e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003420:	4b7e      	ldr	r3, [pc, #504]	; (800361c <MX_ADC1_Init+0x23c>)
 8003422:	4a80      	ldr	r2, [pc, #512]	; (8003624 <MX_ADC1_Init+0x244>)
 8003424:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003426:	4b7d      	ldr	r3, [pc, #500]	; (800361c <MX_ADC1_Init+0x23c>)
 8003428:	2200      	movs	r2, #0
 800342a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 16;
 800342c:	4b7b      	ldr	r3, [pc, #492]	; (800361c <MX_ADC1_Init+0x23c>)
 800342e:	2210      	movs	r2, #16
 8003430:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8003432:	4b7a      	ldr	r3, [pc, #488]	; (800361c <MX_ADC1_Init+0x23c>)
 8003434:	2201      	movs	r2, #1
 8003436:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800343a:	4b78      	ldr	r3, [pc, #480]	; (800361c <MX_ADC1_Init+0x23c>)
 800343c:	2201      	movs	r2, #1
 800343e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003440:	4876      	ldr	r0, [pc, #472]	; (800361c <MX_ADC1_Init+0x23c>)
 8003442:	f002 fdd5 	bl	8005ff0 <HAL_ADC_Init>
 8003446:	4603      	mov	r3, r0
 8003448:	2b00      	cmp	r3, #0
 800344a:	d001      	beq.n	8003450 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800344c:	f000 fcfc 	bl	8003e48 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8003450:	2309      	movs	r3, #9
 8003452:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003454:	2301      	movs	r3, #1
 8003456:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8003458:	2303      	movs	r3, #3
 800345a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800345c:	463b      	mov	r3, r7
 800345e:	4619      	mov	r1, r3
 8003460:	486e      	ldr	r0, [pc, #440]	; (800361c <MX_ADC1_Init+0x23c>)
 8003462:	f002 ff87 	bl	8006374 <HAL_ADC_ConfigChannel>
 8003466:	4603      	mov	r3, r0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d001      	beq.n	8003470 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800346c:	f000 fcec 	bl	8003e48 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8003470:	230a      	movs	r3, #10
 8003472:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8003474:	2302      	movs	r3, #2
 8003476:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003478:	463b      	mov	r3, r7
 800347a:	4619      	mov	r1, r3
 800347c:	4867      	ldr	r0, [pc, #412]	; (800361c <MX_ADC1_Init+0x23c>)
 800347e:	f002 ff79 	bl	8006374 <HAL_ADC_ConfigChannel>
 8003482:	4603      	mov	r3, r0
 8003484:	2b00      	cmp	r3, #0
 8003486:	d001      	beq.n	800348c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8003488:	f000 fcde 	bl	8003e48 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800348c:	2308      	movs	r3, #8
 800348e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8003490:	2303      	movs	r3, #3
 8003492:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003494:	463b      	mov	r3, r7
 8003496:	4619      	mov	r1, r3
 8003498:	4860      	ldr	r0, [pc, #384]	; (800361c <MX_ADC1_Init+0x23c>)
 800349a:	f002 ff6b 	bl	8006374 <HAL_ADC_ConfigChannel>
 800349e:	4603      	mov	r3, r0
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d001      	beq.n	80034a8 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 80034a4:	f000 fcd0 	bl	8003e48 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80034a8:	230b      	movs	r3, #11
 80034aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80034ac:	2304      	movs	r3, #4
 80034ae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80034b0:	463b      	mov	r3, r7
 80034b2:	4619      	mov	r1, r3
 80034b4:	4859      	ldr	r0, [pc, #356]	; (800361c <MX_ADC1_Init+0x23c>)
 80034b6:	f002 ff5d 	bl	8006374 <HAL_ADC_ConfigChannel>
 80034ba:	4603      	mov	r3, r0
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d001      	beq.n	80034c4 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80034c0:	f000 fcc2 	bl	8003e48 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80034c4:	230f      	movs	r3, #15
 80034c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80034c8:	2305      	movs	r3, #5
 80034ca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80034cc:	463b      	mov	r3, r7
 80034ce:	4619      	mov	r1, r3
 80034d0:	4852      	ldr	r0, [pc, #328]	; (800361c <MX_ADC1_Init+0x23c>)
 80034d2:	f002 ff4f 	bl	8006374 <HAL_ADC_ConfigChannel>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d001      	beq.n	80034e0 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 80034dc:	f000 fcb4 	bl	8003e48 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80034e0:	230c      	movs	r3, #12
 80034e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 80034e4:	2306      	movs	r3, #6
 80034e6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80034e8:	463b      	mov	r3, r7
 80034ea:	4619      	mov	r1, r3
 80034ec:	484b      	ldr	r0, [pc, #300]	; (800361c <MX_ADC1_Init+0x23c>)
 80034ee:	f002 ff41 	bl	8006374 <HAL_ADC_ConfigChannel>
 80034f2:	4603      	mov	r3, r0
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d001      	beq.n	80034fc <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 80034f8:	f000 fca6 	bl	8003e48 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80034fc:	230e      	movs	r3, #14
 80034fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8003500:	2307      	movs	r3, #7
 8003502:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003504:	463b      	mov	r3, r7
 8003506:	4619      	mov	r1, r3
 8003508:	4844      	ldr	r0, [pc, #272]	; (800361c <MX_ADC1_Init+0x23c>)
 800350a:	f002 ff33 	bl	8006374 <HAL_ADC_ConfigChannel>
 800350e:	4603      	mov	r3, r0
 8003510:	2b00      	cmp	r3, #0
 8003512:	d001      	beq.n	8003518 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8003514:	f000 fc98 	bl	8003e48 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8003518:	230d      	movs	r3, #13
 800351a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 800351c:	2308      	movs	r3, #8
 800351e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003520:	463b      	mov	r3, r7
 8003522:	4619      	mov	r1, r3
 8003524:	483d      	ldr	r0, [pc, #244]	; (800361c <MX_ADC1_Init+0x23c>)
 8003526:	f002 ff25 	bl	8006374 <HAL_ADC_ConfigChannel>
 800352a:	4603      	mov	r3, r0
 800352c:	2b00      	cmp	r3, #0
 800352e:	d001      	beq.n	8003534 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8003530:	f000 fc8a 	bl	8003e48 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8003534:	2307      	movs	r3, #7
 8003536:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8003538:	2309      	movs	r3, #9
 800353a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800353c:	463b      	mov	r3, r7
 800353e:	4619      	mov	r1, r3
 8003540:	4836      	ldr	r0, [pc, #216]	; (800361c <MX_ADC1_Init+0x23c>)
 8003542:	f002 ff17 	bl	8006374 <HAL_ADC_ConfigChannel>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d001      	beq.n	8003550 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 800354c:	f000 fc7c 	bl	8003e48 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8003550:	2300      	movs	r3, #0
 8003552:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8003554:	230a      	movs	r3, #10
 8003556:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003558:	463b      	mov	r3, r7
 800355a:	4619      	mov	r1, r3
 800355c:	482f      	ldr	r0, [pc, #188]	; (800361c <MX_ADC1_Init+0x23c>)
 800355e:	f002 ff09 	bl	8006374 <HAL_ADC_ConfigChannel>
 8003562:	4603      	mov	r3, r0
 8003564:	2b00      	cmp	r3, #0
 8003566:	d001      	beq.n	800356c <MX_ADC1_Init+0x18c>
  {
    Error_Handler();
 8003568:	f000 fc6e 	bl	8003e48 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800356c:	2306      	movs	r3, #6
 800356e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8003570:	230b      	movs	r3, #11
 8003572:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003574:	463b      	mov	r3, r7
 8003576:	4619      	mov	r1, r3
 8003578:	4828      	ldr	r0, [pc, #160]	; (800361c <MX_ADC1_Init+0x23c>)
 800357a:	f002 fefb 	bl	8006374 <HAL_ADC_ConfigChannel>
 800357e:	4603      	mov	r3, r0
 8003580:	2b00      	cmp	r3, #0
 8003582:	d001      	beq.n	8003588 <MX_ADC1_Init+0x1a8>
  {
    Error_Handler();
 8003584:	f000 fc60 	bl	8003e48 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8003588:	2301      	movs	r3, #1
 800358a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 800358c:	230c      	movs	r3, #12
 800358e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003590:	463b      	mov	r3, r7
 8003592:	4619      	mov	r1, r3
 8003594:	4821      	ldr	r0, [pc, #132]	; (800361c <MX_ADC1_Init+0x23c>)
 8003596:	f002 feed 	bl	8006374 <HAL_ADC_ConfigChannel>
 800359a:	4603      	mov	r3, r0
 800359c:	2b00      	cmp	r3, #0
 800359e:	d001      	beq.n	80035a4 <MX_ADC1_Init+0x1c4>
  {
    Error_Handler();
 80035a0:	f000 fc52 	bl	8003e48 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80035a4:	2305      	movs	r3, #5
 80035a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 80035a8:	230d      	movs	r3, #13
 80035aa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80035ac:	463b      	mov	r3, r7
 80035ae:	4619      	mov	r1, r3
 80035b0:	481a      	ldr	r0, [pc, #104]	; (800361c <MX_ADC1_Init+0x23c>)
 80035b2:	f002 fedf 	bl	8006374 <HAL_ADC_ConfigChannel>
 80035b6:	4603      	mov	r3, r0
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d001      	beq.n	80035c0 <MX_ADC1_Init+0x1e0>
  {
    Error_Handler();
 80035bc:	f000 fc44 	bl	8003e48 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80035c0:	2302      	movs	r3, #2
 80035c2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 80035c4:	230e      	movs	r3, #14
 80035c6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80035c8:	463b      	mov	r3, r7
 80035ca:	4619      	mov	r1, r3
 80035cc:	4813      	ldr	r0, [pc, #76]	; (800361c <MX_ADC1_Init+0x23c>)
 80035ce:	f002 fed1 	bl	8006374 <HAL_ADC_ConfigChannel>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d001      	beq.n	80035dc <MX_ADC1_Init+0x1fc>
  {
    Error_Handler();
 80035d8:	f000 fc36 	bl	8003e48 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80035dc:	2304      	movs	r3, #4
 80035de:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 15;
 80035e0:	230f      	movs	r3, #15
 80035e2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80035e4:	463b      	mov	r3, r7
 80035e6:	4619      	mov	r1, r3
 80035e8:	480c      	ldr	r0, [pc, #48]	; (800361c <MX_ADC1_Init+0x23c>)
 80035ea:	f002 fec3 	bl	8006374 <HAL_ADC_ConfigChannel>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d001      	beq.n	80035f8 <MX_ADC1_Init+0x218>
  {
    Error_Handler();
 80035f4:	f000 fc28 	bl	8003e48 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80035f8:	2303      	movs	r3, #3
 80035fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 16;
 80035fc:	2310      	movs	r3, #16
 80035fe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003600:	463b      	mov	r3, r7
 8003602:	4619      	mov	r1, r3
 8003604:	4805      	ldr	r0, [pc, #20]	; (800361c <MX_ADC1_Init+0x23c>)
 8003606:	f002 feb5 	bl	8006374 <HAL_ADC_ConfigChannel>
 800360a:	4603      	mov	r3, r0
 800360c:	2b00      	cmp	r3, #0
 800360e:	d001      	beq.n	8003614 <MX_ADC1_Init+0x234>
  {
    Error_Handler();
 8003610:	f000 fc1a 	bl	8003e48 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003614:	bf00      	nop
 8003616:	3710      	adds	r7, #16
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}
 800361c:	200005b8 	.word	0x200005b8
 8003620:	40012000 	.word	0x40012000
 8003624:	0f000001 	.word	0x0f000001

08003628 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800362c:	4b12      	ldr	r3, [pc, #72]	; (8003678 <MX_I2C1_Init+0x50>)
 800362e:	4a13      	ldr	r2, [pc, #76]	; (800367c <MX_I2C1_Init+0x54>)
 8003630:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003632:	4b11      	ldr	r3, [pc, #68]	; (8003678 <MX_I2C1_Init+0x50>)
 8003634:	4a12      	ldr	r2, [pc, #72]	; (8003680 <MX_I2C1_Init+0x58>)
 8003636:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003638:	4b0f      	ldr	r3, [pc, #60]	; (8003678 <MX_I2C1_Init+0x50>)
 800363a:	2200      	movs	r2, #0
 800363c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800363e:	4b0e      	ldr	r3, [pc, #56]	; (8003678 <MX_I2C1_Init+0x50>)
 8003640:	2200      	movs	r2, #0
 8003642:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003644:	4b0c      	ldr	r3, [pc, #48]	; (8003678 <MX_I2C1_Init+0x50>)
 8003646:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800364a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800364c:	4b0a      	ldr	r3, [pc, #40]	; (8003678 <MX_I2C1_Init+0x50>)
 800364e:	2200      	movs	r2, #0
 8003650:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003652:	4b09      	ldr	r3, [pc, #36]	; (8003678 <MX_I2C1_Init+0x50>)
 8003654:	2200      	movs	r2, #0
 8003656:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003658:	4b07      	ldr	r3, [pc, #28]	; (8003678 <MX_I2C1_Init+0x50>)
 800365a:	2200      	movs	r2, #0
 800365c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 800365e:	4b06      	ldr	r3, [pc, #24]	; (8003678 <MX_I2C1_Init+0x50>)
 8003660:	2280      	movs	r2, #128	; 0x80
 8003662:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003664:	4804      	ldr	r0, [pc, #16]	; (8003678 <MX_I2C1_Init+0x50>)
 8003666:	f004 fab7 	bl	8007bd8 <HAL_I2C_Init>
 800366a:	4603      	mov	r3, r0
 800366c:	2b00      	cmp	r3, #0
 800366e:	d001      	beq.n	8003674 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003670:	f000 fbea 	bl	8003e48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003674:	bf00      	nop
 8003676:	bd80      	pop	{r7, pc}
 8003678:	200004d4 	.word	0x200004d4
 800367c:	40005400 	.word	0x40005400
 8003680:	000186a0 	.word	0x000186a0

08003684 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003688:	4b17      	ldr	r3, [pc, #92]	; (80036e8 <MX_SPI2_Init+0x64>)
 800368a:	4a18      	ldr	r2, [pc, #96]	; (80036ec <MX_SPI2_Init+0x68>)
 800368c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800368e:	4b16      	ldr	r3, [pc, #88]	; (80036e8 <MX_SPI2_Init+0x64>)
 8003690:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003694:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003696:	4b14      	ldr	r3, [pc, #80]	; (80036e8 <MX_SPI2_Init+0x64>)
 8003698:	2200      	movs	r2, #0
 800369a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800369c:	4b12      	ldr	r3, [pc, #72]	; (80036e8 <MX_SPI2_Init+0x64>)
 800369e:	2200      	movs	r2, #0
 80036a0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80036a2:	4b11      	ldr	r3, [pc, #68]	; (80036e8 <MX_SPI2_Init+0x64>)
 80036a4:	2202      	movs	r2, #2
 80036a6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80036a8:	4b0f      	ldr	r3, [pc, #60]	; (80036e8 <MX_SPI2_Init+0x64>)
 80036aa:	2201      	movs	r2, #1
 80036ac:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80036ae:	4b0e      	ldr	r3, [pc, #56]	; (80036e8 <MX_SPI2_Init+0x64>)
 80036b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036b4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80036b6:	4b0c      	ldr	r3, [pc, #48]	; (80036e8 <MX_SPI2_Init+0x64>)
 80036b8:	2228      	movs	r2, #40	; 0x28
 80036ba:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80036bc:	4b0a      	ldr	r3, [pc, #40]	; (80036e8 <MX_SPI2_Init+0x64>)
 80036be:	2200      	movs	r2, #0
 80036c0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80036c2:	4b09      	ldr	r3, [pc, #36]	; (80036e8 <MX_SPI2_Init+0x64>)
 80036c4:	2200      	movs	r2, #0
 80036c6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036c8:	4b07      	ldr	r3, [pc, #28]	; (80036e8 <MX_SPI2_Init+0x64>)
 80036ca:	2200      	movs	r2, #0
 80036cc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80036ce:	4b06      	ldr	r3, [pc, #24]	; (80036e8 <MX_SPI2_Init+0x64>)
 80036d0:	220a      	movs	r2, #10
 80036d2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80036d4:	4804      	ldr	r0, [pc, #16]	; (80036e8 <MX_SPI2_Init+0x64>)
 80036d6:	f005 f81f 	bl	8008718 <HAL_SPI_Init>
 80036da:	4603      	mov	r3, r0
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d001      	beq.n	80036e4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80036e0:	f000 fbb2 	bl	8003e48 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80036e4:	bf00      	nop
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	20000434 	.word	0x20000434
 80036ec:	40003800 	.word	0x40003800

080036f0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b08c      	sub	sp, #48	; 0x30
 80036f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80036f6:	f107 030c 	add.w	r3, r7, #12
 80036fa:	2224      	movs	r2, #36	; 0x24
 80036fc:	2100      	movs	r1, #0
 80036fe:	4618      	mov	r0, r3
 8003700:	f007 fa49 	bl	800ab96 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003704:	1d3b      	adds	r3, r7, #4
 8003706:	2200      	movs	r2, #0
 8003708:	601a      	str	r2, [r3, #0]
 800370a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800370c:	4b22      	ldr	r3, [pc, #136]	; (8003798 <MX_TIM1_Init+0xa8>)
 800370e:	4a23      	ldr	r2, [pc, #140]	; (800379c <MX_TIM1_Init+0xac>)
 8003710:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003712:	4b21      	ldr	r3, [pc, #132]	; (8003798 <MX_TIM1_Init+0xa8>)
 8003714:	2200      	movs	r2, #0
 8003716:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003718:	4b1f      	ldr	r3, [pc, #124]	; (8003798 <MX_TIM1_Init+0xa8>)
 800371a:	2200      	movs	r2, #0
 800371c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4096;
 800371e:	4b1e      	ldr	r3, [pc, #120]	; (8003798 <MX_TIM1_Init+0xa8>)
 8003720:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003724:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003726:	4b1c      	ldr	r3, [pc, #112]	; (8003798 <MX_TIM1_Init+0xa8>)
 8003728:	2200      	movs	r2, #0
 800372a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800372c:	4b1a      	ldr	r3, [pc, #104]	; (8003798 <MX_TIM1_Init+0xa8>)
 800372e:	2200      	movs	r2, #0
 8003730:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003732:	4b19      	ldr	r3, [pc, #100]	; (8003798 <MX_TIM1_Init+0xa8>)
 8003734:	2200      	movs	r2, #0
 8003736:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003738:	2303      	movs	r3, #3
 800373a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800373c:	2300      	movs	r3, #0
 800373e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003740:	2301      	movs	r3, #1
 8003742:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003744:	2300      	movs	r3, #0
 8003746:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003748:	2300      	movs	r3, #0
 800374a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800374c:	2300      	movs	r3, #0
 800374e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003750:	2301      	movs	r3, #1
 8003752:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003754:	2300      	movs	r3, #0
 8003756:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003758:	2300      	movs	r3, #0
 800375a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800375c:	f107 030c 	add.w	r3, r7, #12
 8003760:	4619      	mov	r1, r3
 8003762:	480d      	ldr	r0, [pc, #52]	; (8003798 <MX_TIM1_Init+0xa8>)
 8003764:	f005 fff6 	bl	8009754 <HAL_TIM_Encoder_Init>
 8003768:	4603      	mov	r3, r0
 800376a:	2b00      	cmp	r3, #0
 800376c:	d001      	beq.n	8003772 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800376e:	f000 fb6b 	bl	8003e48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003772:	2300      	movs	r3, #0
 8003774:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003776:	2300      	movs	r3, #0
 8003778:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800377a:	1d3b      	adds	r3, r7, #4
 800377c:	4619      	mov	r1, r3
 800377e:	4806      	ldr	r0, [pc, #24]	; (8003798 <MX_TIM1_Init+0xa8>)
 8003780:	f006 fe1a 	bl	800a3b8 <HAL_TIMEx_MasterConfigSynchronization>
 8003784:	4603      	mov	r3, r0
 8003786:	2b00      	cmp	r3, #0
 8003788:	d001      	beq.n	800378e <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800378a:	f000 fb5d 	bl	8003e48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800378e:	bf00      	nop
 8003790:	3730      	adds	r7, #48	; 0x30
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}
 8003796:	bf00      	nop
 8003798:	200006f0 	.word	0x200006f0
 800379c:	40010000 	.word	0x40010000

080037a0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b08c      	sub	sp, #48	; 0x30
 80037a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80037a6:	f107 030c 	add.w	r3, r7, #12
 80037aa:	2224      	movs	r2, #36	; 0x24
 80037ac:	2100      	movs	r1, #0
 80037ae:	4618      	mov	r0, r3
 80037b0:	f007 f9f1 	bl	800ab96 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037b4:	1d3b      	adds	r3, r7, #4
 80037b6:	2200      	movs	r2, #0
 80037b8:	601a      	str	r2, [r3, #0]
 80037ba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80037bc:	4b20      	ldr	r3, [pc, #128]	; (8003840 <MX_TIM3_Init+0xa0>)
 80037be:	4a21      	ldr	r2, [pc, #132]	; (8003844 <MX_TIM3_Init+0xa4>)
 80037c0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80037c2:	4b1f      	ldr	r3, [pc, #124]	; (8003840 <MX_TIM3_Init+0xa0>)
 80037c4:	2200      	movs	r2, #0
 80037c6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037c8:	4b1d      	ldr	r3, [pc, #116]	; (8003840 <MX_TIM3_Init+0xa0>)
 80037ca:	2200      	movs	r2, #0
 80037cc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4096;
 80037ce:	4b1c      	ldr	r3, [pc, #112]	; (8003840 <MX_TIM3_Init+0xa0>)
 80037d0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80037d4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037d6:	4b1a      	ldr	r3, [pc, #104]	; (8003840 <MX_TIM3_Init+0xa0>)
 80037d8:	2200      	movs	r2, #0
 80037da:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037dc:	4b18      	ldr	r3, [pc, #96]	; (8003840 <MX_TIM3_Init+0xa0>)
 80037de:	2200      	movs	r2, #0
 80037e0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80037e2:	2303      	movs	r3, #3
 80037e4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80037e6:	2300      	movs	r3, #0
 80037e8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80037ea:	2301      	movs	r3, #1
 80037ec:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80037ee:	2300      	movs	r3, #0
 80037f0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80037f2:	2300      	movs	r3, #0
 80037f4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80037f6:	2300      	movs	r3, #0
 80037f8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80037fa:	2301      	movs	r3, #1
 80037fc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80037fe:	2300      	movs	r3, #0
 8003800:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003802:	2300      	movs	r3, #0
 8003804:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8003806:	f107 030c 	add.w	r3, r7, #12
 800380a:	4619      	mov	r1, r3
 800380c:	480c      	ldr	r0, [pc, #48]	; (8003840 <MX_TIM3_Init+0xa0>)
 800380e:	f005 ffa1 	bl	8009754 <HAL_TIM_Encoder_Init>
 8003812:	4603      	mov	r3, r0
 8003814:	2b00      	cmp	r3, #0
 8003816:	d001      	beq.n	800381c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8003818:	f000 fb16 	bl	8003e48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800381c:	2300      	movs	r3, #0
 800381e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003820:	2300      	movs	r3, #0
 8003822:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003824:	1d3b      	adds	r3, r7, #4
 8003826:	4619      	mov	r1, r3
 8003828:	4805      	ldr	r0, [pc, #20]	; (8003840 <MX_TIM3_Init+0xa0>)
 800382a:	f006 fdc5 	bl	800a3b8 <HAL_TIMEx_MasterConfigSynchronization>
 800382e:	4603      	mov	r3, r0
 8003830:	2b00      	cmp	r3, #0
 8003832:	d001      	beq.n	8003838 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8003834:	f000 fb08 	bl	8003e48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003838:	bf00      	nop
 800383a:	3730      	adds	r7, #48	; 0x30
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}
 8003840:	20000570 	.word	0x20000570
 8003844:	40000400 	.word	0x40000400

08003848 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b08a      	sub	sp, #40	; 0x28
 800384c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800384e:	f107 0320 	add.w	r3, r7, #32
 8003852:	2200      	movs	r2, #0
 8003854:	601a      	str	r2, [r3, #0]
 8003856:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003858:	1d3b      	adds	r3, r7, #4
 800385a:	2200      	movs	r2, #0
 800385c:	601a      	str	r2, [r3, #0]
 800385e:	605a      	str	r2, [r3, #4]
 8003860:	609a      	str	r2, [r3, #8]
 8003862:	60da      	str	r2, [r3, #12]
 8003864:	611a      	str	r2, [r3, #16]
 8003866:	615a      	str	r2, [r3, #20]
 8003868:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800386a:	4b27      	ldr	r3, [pc, #156]	; (8003908 <MX_TIM4_Init+0xc0>)
 800386c:	4a27      	ldr	r2, [pc, #156]	; (800390c <MX_TIM4_Init+0xc4>)
 800386e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 2;
 8003870:	4b25      	ldr	r3, [pc, #148]	; (8003908 <MX_TIM4_Init+0xc0>)
 8003872:	2202      	movs	r2, #2
 8003874:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003876:	4b24      	ldr	r3, [pc, #144]	; (8003908 <MX_TIM4_Init+0xc0>)
 8003878:	2200      	movs	r2, #0
 800387a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 800387c:	4b22      	ldr	r3, [pc, #136]	; (8003908 <MX_TIM4_Init+0xc0>)
 800387e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003882:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003884:	4b20      	ldr	r3, [pc, #128]	; (8003908 <MX_TIM4_Init+0xc0>)
 8003886:	2200      	movs	r2, #0
 8003888:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800388a:	4b1f      	ldr	r3, [pc, #124]	; (8003908 <MX_TIM4_Init+0xc0>)
 800388c:	2200      	movs	r2, #0
 800388e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003890:	481d      	ldr	r0, [pc, #116]	; (8003908 <MX_TIM4_Init+0xc0>)
 8003892:	f005 fdd8 	bl	8009446 <HAL_TIM_PWM_Init>
 8003896:	4603      	mov	r3, r0
 8003898:	2b00      	cmp	r3, #0
 800389a:	d001      	beq.n	80038a0 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 800389c:	f000 fad4 	bl	8003e48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038a0:	2300      	movs	r3, #0
 80038a2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038a4:	2300      	movs	r3, #0
 80038a6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80038a8:	f107 0320 	add.w	r3, r7, #32
 80038ac:	4619      	mov	r1, r3
 80038ae:	4816      	ldr	r0, [pc, #88]	; (8003908 <MX_TIM4_Init+0xc0>)
 80038b0:	f006 fd82 	bl	800a3b8 <HAL_TIMEx_MasterConfigSynchronization>
 80038b4:	4603      	mov	r3, r0
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d001      	beq.n	80038be <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80038ba:	f000 fac5 	bl	8003e48 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80038be:	2360      	movs	r3, #96	; 0x60
 80038c0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80038c2:	2300      	movs	r3, #0
 80038c4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80038c6:	2300      	movs	r3, #0
 80038c8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80038ca:	2300      	movs	r3, #0
 80038cc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80038ce:	1d3b      	adds	r3, r7, #4
 80038d0:	2200      	movs	r2, #0
 80038d2:	4619      	mov	r1, r3
 80038d4:	480c      	ldr	r0, [pc, #48]	; (8003908 <MX_TIM4_Init+0xc0>)
 80038d6:	f006 fa0f 	bl	8009cf8 <HAL_TIM_PWM_ConfigChannel>
 80038da:	4603      	mov	r3, r0
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d001      	beq.n	80038e4 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 80038e0:	f000 fab2 	bl	8003e48 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80038e4:	1d3b      	adds	r3, r7, #4
 80038e6:	2204      	movs	r2, #4
 80038e8:	4619      	mov	r1, r3
 80038ea:	4807      	ldr	r0, [pc, #28]	; (8003908 <MX_TIM4_Init+0xc0>)
 80038ec:	f006 fa04 	bl	8009cf8 <HAL_TIM_PWM_ConfigChannel>
 80038f0:	4603      	mov	r3, r0
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d001      	beq.n	80038fa <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 80038f6:	f000 faa7 	bl	8003e48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80038fa:	4803      	ldr	r0, [pc, #12]	; (8003908 <MX_TIM4_Init+0xc0>)
 80038fc:	f001 f8c0 	bl	8004a80 <HAL_TIM_MspPostInit>

}
 8003900:	bf00      	nop
 8003902:	3728      	adds	r7, #40	; 0x28
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}
 8003908:	2000048c 	.word	0x2000048c
 800390c:	40000800 	.word	0x40000800

08003910 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b082      	sub	sp, #8
 8003914:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003916:	463b      	mov	r3, r7
 8003918:	2200      	movs	r2, #0
 800391a:	601a      	str	r2, [r3, #0]
 800391c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800391e:	4b15      	ldr	r3, [pc, #84]	; (8003974 <MX_TIM6_Init+0x64>)
 8003920:	4a15      	ldr	r2, [pc, #84]	; (8003978 <MX_TIM6_Init+0x68>)
 8003922:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 4;
 8003924:	4b13      	ldr	r3, [pc, #76]	; (8003974 <MX_TIM6_Init+0x64>)
 8003926:	2204      	movs	r2, #4
 8003928:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800392a:	4b12      	ldr	r3, [pc, #72]	; (8003974 <MX_TIM6_Init+0x64>)
 800392c:	2200      	movs	r2, #0
 800392e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 33599;
 8003930:	4b10      	ldr	r3, [pc, #64]	; (8003974 <MX_TIM6_Init+0x64>)
 8003932:	f248 323f 	movw	r2, #33599	; 0x833f
 8003936:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003938:	4b0e      	ldr	r3, [pc, #56]	; (8003974 <MX_TIM6_Init+0x64>)
 800393a:	2200      	movs	r2, #0
 800393c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800393e:	480d      	ldr	r0, [pc, #52]	; (8003974 <MX_TIM6_Init+0x64>)
 8003940:	f005 fc92 	bl	8009268 <HAL_TIM_Base_Init>
 8003944:	4603      	mov	r3, r0
 8003946:	2b00      	cmp	r3, #0
 8003948:	d001      	beq.n	800394e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800394a:	f000 fa7d 	bl	8003e48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800394e:	2300      	movs	r3, #0
 8003950:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003952:	2300      	movs	r3, #0
 8003954:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003956:	463b      	mov	r3, r7
 8003958:	4619      	mov	r1, r3
 800395a:	4806      	ldr	r0, [pc, #24]	; (8003974 <MX_TIM6_Init+0x64>)
 800395c:	f006 fd2c 	bl	800a3b8 <HAL_TIMEx_MasterConfigSynchronization>
 8003960:	4603      	mov	r3, r0
 8003962:	2b00      	cmp	r3, #0
 8003964:	d001      	beq.n	800396a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8003966:	f000 fa6f 	bl	8003e48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800396a:	bf00      	nop
 800396c:	3708      	adds	r7, #8
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}
 8003972:	bf00      	nop
 8003974:	200006a8 	.word	0x200006a8
 8003978:	40001000 	.word	0x40001000

0800397c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b082      	sub	sp, #8
 8003980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003982:	463b      	mov	r3, r7
 8003984:	2200      	movs	r2, #0
 8003986:	601a      	str	r2, [r3, #0]
 8003988:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800398a:	4b15      	ldr	r3, [pc, #84]	; (80039e0 <MX_TIM7_Init+0x64>)
 800398c:	4a15      	ldr	r2, [pc, #84]	; (80039e4 <MX_TIM7_Init+0x68>)
 800398e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 4;
 8003990:	4b13      	ldr	r3, [pc, #76]	; (80039e0 <MX_TIM7_Init+0x64>)
 8003992:	2204      	movs	r2, #4
 8003994:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003996:	4b12      	ldr	r3, [pc, #72]	; (80039e0 <MX_TIM7_Init+0x64>)
 8003998:	2200      	movs	r2, #0
 800399a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 33599;
 800399c:	4b10      	ldr	r3, [pc, #64]	; (80039e0 <MX_TIM7_Init+0x64>)
 800399e:	f248 323f 	movw	r2, #33599	; 0x833f
 80039a2:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039a4:	4b0e      	ldr	r3, [pc, #56]	; (80039e0 <MX_TIM7_Init+0x64>)
 80039a6:	2200      	movs	r2, #0
 80039a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80039aa:	480d      	ldr	r0, [pc, #52]	; (80039e0 <MX_TIM7_Init+0x64>)
 80039ac:	f005 fc5c 	bl	8009268 <HAL_TIM_Base_Init>
 80039b0:	4603      	mov	r3, r0
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d001      	beq.n	80039ba <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80039b6:	f000 fa47 	bl	8003e48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039ba:	2300      	movs	r3, #0
 80039bc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039be:	2300      	movs	r3, #0
 80039c0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80039c2:	463b      	mov	r3, r7
 80039c4:	4619      	mov	r1, r3
 80039c6:	4806      	ldr	r0, [pc, #24]	; (80039e0 <MX_TIM7_Init+0x64>)
 80039c8:	f006 fcf6 	bl	800a3b8 <HAL_TIMEx_MasterConfigSynchronization>
 80039cc:	4603      	mov	r3, r0
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d001      	beq.n	80039d6 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80039d2:	f000 fa39 	bl	8003e48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80039d6:	bf00      	nop
 80039d8:	3708      	adds	r7, #8
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	bf00      	nop
 80039e0:	200007c4 	.word	0x200007c4
 80039e4:	40001400 	.word	0x40001400

080039e8 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80039ec:	4b0e      	ldr	r3, [pc, #56]	; (8003a28 <MX_TIM10_Init+0x40>)
 80039ee:	4a0f      	ldr	r2, [pc, #60]	; (8003a2c <MX_TIM10_Init+0x44>)
 80039f0:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 4;
 80039f2:	4b0d      	ldr	r3, [pc, #52]	; (8003a28 <MX_TIM10_Init+0x40>)
 80039f4:	2204      	movs	r2, #4
 80039f6:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039f8:	4b0b      	ldr	r3, [pc, #44]	; (8003a28 <MX_TIM10_Init+0x40>)
 80039fa:	2200      	movs	r2, #0
 80039fc:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 33599;
 80039fe:	4b0a      	ldr	r3, [pc, #40]	; (8003a28 <MX_TIM10_Init+0x40>)
 8003a00:	f248 323f 	movw	r2, #33599	; 0x833f
 8003a04:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a06:	4b08      	ldr	r3, [pc, #32]	; (8003a28 <MX_TIM10_Init+0x40>)
 8003a08:	2200      	movs	r2, #0
 8003a0a:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a0c:	4b06      	ldr	r3, [pc, #24]	; (8003a28 <MX_TIM10_Init+0x40>)
 8003a0e:	2200      	movs	r2, #0
 8003a10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8003a12:	4805      	ldr	r0, [pc, #20]	; (8003a28 <MX_TIM10_Init+0x40>)
 8003a14:	f005 fc28 	bl	8009268 <HAL_TIM_Base_Init>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d001      	beq.n	8003a22 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8003a1e:	f000 fa13 	bl	8003e48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8003a22:	bf00      	nop
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	bf00      	nop
 8003a28:	20000528 	.word	0x20000528
 8003a2c:	40014400 	.word	0x40014400

08003a30 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8003a34:	4b0e      	ldr	r3, [pc, #56]	; (8003a70 <MX_TIM11_Init+0x40>)
 8003a36:	4a0f      	ldr	r2, [pc, #60]	; (8003a74 <MX_TIM11_Init+0x44>)
 8003a38:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 4;
 8003a3a:	4b0d      	ldr	r3, [pc, #52]	; (8003a70 <MX_TIM11_Init+0x40>)
 8003a3c:	2204      	movs	r2, #4
 8003a3e:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a40:	4b0b      	ldr	r3, [pc, #44]	; (8003a70 <MX_TIM11_Init+0x40>)
 8003a42:	2200      	movs	r2, #0
 8003a44:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 33599;
 8003a46:	4b0a      	ldr	r3, [pc, #40]	; (8003a70 <MX_TIM11_Init+0x40>)
 8003a48:	f248 323f 	movw	r2, #33599	; 0x833f
 8003a4c:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a4e:	4b08      	ldr	r3, [pc, #32]	; (8003a70 <MX_TIM11_Init+0x40>)
 8003a50:	2200      	movs	r2, #0
 8003a52:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a54:	4b06      	ldr	r3, [pc, #24]	; (8003a70 <MX_TIM11_Init+0x40>)
 8003a56:	2200      	movs	r2, #0
 8003a58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8003a5a:	4805      	ldr	r0, [pc, #20]	; (8003a70 <MX_TIM11_Init+0x40>)
 8003a5c:	f005 fc04 	bl	8009268 <HAL_TIM_Base_Init>
 8003a60:	4603      	mov	r3, r0
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d001      	beq.n	8003a6a <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8003a66:	f000 f9ef 	bl	8003e48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8003a6a:	bf00      	nop
 8003a6c:	bd80      	pop	{r7, pc}
 8003a6e:	bf00      	nop
 8003a70:	20000600 	.word	0x20000600
 8003a74:	40014800 	.word	0x40014800

08003a78 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8003a7c:	4b0e      	ldr	r3, [pc, #56]	; (8003ab8 <MX_TIM14_Init+0x40>)
 8003a7e:	4a0f      	ldr	r2, [pc, #60]	; (8003abc <MX_TIM14_Init+0x44>)
 8003a80:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 4;
 8003a82:	4b0d      	ldr	r3, [pc, #52]	; (8003ab8 <MX_TIM14_Init+0x40>)
 8003a84:	2204      	movs	r2, #4
 8003a86:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a88:	4b0b      	ldr	r3, [pc, #44]	; (8003ab8 <MX_TIM14_Init+0x40>)
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 33599;
 8003a8e:	4b0a      	ldr	r3, [pc, #40]	; (8003ab8 <MX_TIM14_Init+0x40>)
 8003a90:	f248 323f 	movw	r2, #33599	; 0x833f
 8003a94:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a96:	4b08      	ldr	r3, [pc, #32]	; (8003ab8 <MX_TIM14_Init+0x40>)
 8003a98:	2200      	movs	r2, #0
 8003a9a:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a9c:	4b06      	ldr	r3, [pc, #24]	; (8003ab8 <MX_TIM14_Init+0x40>)
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8003aa2:	4805      	ldr	r0, [pc, #20]	; (8003ab8 <MX_TIM14_Init+0x40>)
 8003aa4:	f005 fbe0 	bl	8009268 <HAL_TIM_Base_Init>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d001      	beq.n	8003ab2 <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8003aae:	f000 f9cb 	bl	8003e48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8003ab2:	bf00      	nop
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	bf00      	nop
 8003ab8:	2000077c 	.word	0x2000077c
 8003abc:	40002000 	.word	0x40002000

08003ac0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8003ac4:	4b11      	ldr	r3, [pc, #68]	; (8003b0c <MX_USART6_UART_Init+0x4c>)
 8003ac6:	4a12      	ldr	r2, [pc, #72]	; (8003b10 <MX_USART6_UART_Init+0x50>)
 8003ac8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8003aca:	4b10      	ldr	r3, [pc, #64]	; (8003b0c <MX_USART6_UART_Init+0x4c>)
 8003acc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003ad0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8003ad2:	4b0e      	ldr	r3, [pc, #56]	; (8003b0c <MX_USART6_UART_Init+0x4c>)
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8003ad8:	4b0c      	ldr	r3, [pc, #48]	; (8003b0c <MX_USART6_UART_Init+0x4c>)
 8003ada:	2200      	movs	r2, #0
 8003adc:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8003ade:	4b0b      	ldr	r3, [pc, #44]	; (8003b0c <MX_USART6_UART_Init+0x4c>)
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8003ae4:	4b09      	ldr	r3, [pc, #36]	; (8003b0c <MX_USART6_UART_Init+0x4c>)
 8003ae6:	220c      	movs	r2, #12
 8003ae8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003aea:	4b08      	ldr	r3, [pc, #32]	; (8003b0c <MX_USART6_UART_Init+0x4c>)
 8003aec:	2200      	movs	r2, #0
 8003aee:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8003af0:	4b06      	ldr	r3, [pc, #24]	; (8003b0c <MX_USART6_UART_Init+0x4c>)
 8003af2:	2200      	movs	r2, #0
 8003af4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8003af6:	4805      	ldr	r0, [pc, #20]	; (8003b0c <MX_USART6_UART_Init+0x4c>)
 8003af8:	f006 fcee 	bl	800a4d8 <HAL_UART_Init>
 8003afc:	4603      	mov	r3, r0
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d001      	beq.n	8003b06 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8003b02:	f000 f9a1 	bl	8003e48 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8003b06:	bf00      	nop
 8003b08:	bd80      	pop	{r7, pc}
 8003b0a:	bf00      	nop
 8003b0c:	20000738 	.word	0x20000738
 8003b10:	40011400 	.word	0x40011400

08003b14 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b082      	sub	sp, #8
 8003b18:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	607b      	str	r3, [r7, #4]
 8003b1e:	4b0c      	ldr	r3, [pc, #48]	; (8003b50 <MX_DMA_Init+0x3c>)
 8003b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b22:	4a0b      	ldr	r2, [pc, #44]	; (8003b50 <MX_DMA_Init+0x3c>)
 8003b24:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003b28:	6313      	str	r3, [r2, #48]	; 0x30
 8003b2a:	4b09      	ldr	r3, [pc, #36]	; (8003b50 <MX_DMA_Init+0x3c>)
 8003b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b32:	607b      	str	r3, [r7, #4]
 8003b34:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8003b36:	2200      	movs	r2, #0
 8003b38:	2100      	movs	r1, #0
 8003b3a:	2038      	movs	r0, #56	; 0x38
 8003b3c:	f002 ff95 	bl	8006a6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8003b40:	2038      	movs	r0, #56	; 0x38
 8003b42:	f002 ffae 	bl	8006aa2 <HAL_NVIC_EnableIRQ>

}
 8003b46:	bf00      	nop
 8003b48:	3708      	adds	r7, #8
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	40023800 	.word	0x40023800

08003b54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b08a      	sub	sp, #40	; 0x28
 8003b58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b5a:	f107 0314 	add.w	r3, r7, #20
 8003b5e:	2200      	movs	r2, #0
 8003b60:	601a      	str	r2, [r3, #0]
 8003b62:	605a      	str	r2, [r3, #4]
 8003b64:	609a      	str	r2, [r3, #8]
 8003b66:	60da      	str	r2, [r3, #12]
 8003b68:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	613b      	str	r3, [r7, #16]
 8003b6e:	4b69      	ldr	r3, [pc, #420]	; (8003d14 <MX_GPIO_Init+0x1c0>)
 8003b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b72:	4a68      	ldr	r2, [pc, #416]	; (8003d14 <MX_GPIO_Init+0x1c0>)
 8003b74:	f043 0304 	orr.w	r3, r3, #4
 8003b78:	6313      	str	r3, [r2, #48]	; 0x30
 8003b7a:	4b66      	ldr	r3, [pc, #408]	; (8003d14 <MX_GPIO_Init+0x1c0>)
 8003b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b7e:	f003 0304 	and.w	r3, r3, #4
 8003b82:	613b      	str	r3, [r7, #16]
 8003b84:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003b86:	2300      	movs	r3, #0
 8003b88:	60fb      	str	r3, [r7, #12]
 8003b8a:	4b62      	ldr	r3, [pc, #392]	; (8003d14 <MX_GPIO_Init+0x1c0>)
 8003b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b8e:	4a61      	ldr	r2, [pc, #388]	; (8003d14 <MX_GPIO_Init+0x1c0>)
 8003b90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b94:	6313      	str	r3, [r2, #48]	; 0x30
 8003b96:	4b5f      	ldr	r3, [pc, #380]	; (8003d14 <MX_GPIO_Init+0x1c0>)
 8003b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b9e:	60fb      	str	r3, [r7, #12]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	60bb      	str	r3, [r7, #8]
 8003ba6:	4b5b      	ldr	r3, [pc, #364]	; (8003d14 <MX_GPIO_Init+0x1c0>)
 8003ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003baa:	4a5a      	ldr	r2, [pc, #360]	; (8003d14 <MX_GPIO_Init+0x1c0>)
 8003bac:	f043 0301 	orr.w	r3, r3, #1
 8003bb0:	6313      	str	r3, [r2, #48]	; 0x30
 8003bb2:	4b58      	ldr	r3, [pc, #352]	; (8003d14 <MX_GPIO_Init+0x1c0>)
 8003bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bb6:	f003 0301 	and.w	r3, r3, #1
 8003bba:	60bb      	str	r3, [r7, #8]
 8003bbc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	607b      	str	r3, [r7, #4]
 8003bc2:	4b54      	ldr	r3, [pc, #336]	; (8003d14 <MX_GPIO_Init+0x1c0>)
 8003bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc6:	4a53      	ldr	r2, [pc, #332]	; (8003d14 <MX_GPIO_Init+0x1c0>)
 8003bc8:	f043 0302 	orr.w	r3, r3, #2
 8003bcc:	6313      	str	r3, [r2, #48]	; 0x30
 8003bce:	4b51      	ldr	r3, [pc, #324]	; (8003d14 <MX_GPIO_Init+0x1c0>)
 8003bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd2:	f003 0302 	and.w	r3, r3, #2
 8003bd6:	607b      	str	r3, [r7, #4]
 8003bd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003bda:	2300      	movs	r3, #0
 8003bdc:	603b      	str	r3, [r7, #0]
 8003bde:	4b4d      	ldr	r3, [pc, #308]	; (8003d14 <MX_GPIO_Init+0x1c0>)
 8003be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be2:	4a4c      	ldr	r2, [pc, #304]	; (8003d14 <MX_GPIO_Init+0x1c0>)
 8003be4:	f043 0308 	orr.w	r3, r3, #8
 8003be8:	6313      	str	r3, [r2, #48]	; 0x30
 8003bea:	4b4a      	ldr	r3, [pc, #296]	; (8003d14 <MX_GPIO_Init+0x1c0>)
 8003bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bee:	f003 0308 	and.w	r3, r3, #8
 8003bf2:	603b      	str	r3, [r7, #0]
 8003bf4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DRV2_PH_Pin|LED_White_Pin|LED_B_Pin, GPIO_PIN_RESET);
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	f44f 510c 	mov.w	r1, #8960	; 0x2300
 8003bfc:	4846      	ldr	r0, [pc, #280]	; (8003d18 <MX_GPIO_Init+0x1c4>)
 8003bfe:	f003 ffd1 	bl	8007ba4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_nCS_Pin|LED_Red_Pin, GPIO_PIN_RESET);
 8003c02:	2200      	movs	r2, #0
 8003c04:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8003c08:	4844      	ldr	r0, [pc, #272]	; (8003d1c <MX_GPIO_Init+0x1c8>)
 8003c0a:	f003 ffcb 	bl	8007ba4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_G_Pin|LED_R_Pin, GPIO_PIN_RESET);
 8003c0e:	2200      	movs	r2, #0
 8003c10:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8003c14:	4842      	ldr	r0, [pc, #264]	; (8003d20 <MX_GPIO_Init+0x1cc>)
 8003c16:	f003 ffc5 	bl	8007ba4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DRV1_PH_GPIO_Port, DRV1_PH_Pin, GPIO_PIN_RESET);
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	2104      	movs	r1, #4
 8003c1e:	4841      	ldr	r0, [pc, #260]	; (8003d24 <MX_GPIO_Init+0x1d0>)
 8003c20:	f003 ffc0 	bl	8007ba4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DRV2_PH_Pin LED_White_Pin LED_B_Pin */
  GPIO_InitStruct.Pin = DRV2_PH_Pin|LED_White_Pin|LED_B_Pin;
 8003c24:	f44f 530c 	mov.w	r3, #8960	; 0x2300
 8003c28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c32:	2300      	movs	r3, #0
 8003c34:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c36:	f107 0314 	add.w	r3, r7, #20
 8003c3a:	4619      	mov	r1, r3
 8003c3c:	4836      	ldr	r0, [pc, #216]	; (8003d18 <MX_GPIO_Init+0x1c4>)
 8003c3e:	f003 fdff 	bl	8007840 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW1_Pin SW2_Pin Rotary2_Pin Rotary8_Pin
                           Rotary1_Pin */
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin|Rotary2_Pin|Rotary8_Pin
 8003c42:	f44f 435c 	mov.w	r3, #56320	; 0xdc00
 8003c46:	617b      	str	r3, [r7, #20]
                          |Rotary1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c50:	f107 0314 	add.w	r3, r7, #20
 8003c54:	4619      	mov	r1, r3
 8003c56:	4830      	ldr	r0, [pc, #192]	; (8003d18 <MX_GPIO_Init+0x1c4>)
 8003c58:	f003 fdf2 	bl	8007840 <HAL_GPIO_Init>

  /*Configure GPIO pins : SubSens1_Pin SubSens2_Pin */
  GPIO_InitStruct.Pin = SubSens1_Pin|SubSens2_Pin;
 8003c5c:	f640 0304 	movw	r3, #2052	; 0x804
 8003c60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003c62:	2300      	movs	r3, #0
 8003c64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c66:	2300      	movs	r3, #0
 8003c68:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c6a:	f107 0314 	add.w	r3, r7, #20
 8003c6e:	4619      	mov	r1, r3
 8003c70:	482a      	ldr	r0, [pc, #168]	; (8003d1c <MX_GPIO_Init+0x1c8>)
 8003c72:	f003 fde5 	bl	8007840 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_nCS_Pin LED_Red_Pin */
  GPIO_InitStruct.Pin = SPI2_nCS_Pin|LED_Red_Pin;
 8003c76:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8003c7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c80:	2300      	movs	r3, #0
 8003c82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c84:	2300      	movs	r3, #0
 8003c86:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c88:	f107 0314 	add.w	r3, r7, #20
 8003c8c:	4619      	mov	r1, r3
 8003c8e:	4823      	ldr	r0, [pc, #140]	; (8003d1c <MX_GPIO_Init+0x1c8>)
 8003c90:	f003 fdd6 	bl	8007840 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_G_Pin LED_R_Pin */
  GPIO_InitStruct.Pin = LED_G_Pin|LED_R_Pin;
 8003c94:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003c98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ca6:	f107 0314 	add.w	r3, r7, #20
 8003caa:	4619      	mov	r1, r3
 8003cac:	481c      	ldr	r0, [pc, #112]	; (8003d20 <MX_GPIO_Init+0x1cc>)
 8003cae:	f003 fdc7 	bl	8007840 <HAL_GPIO_Init>

  /*Configure GPIO pin : Rotary4_Pin */
  GPIO_InitStruct.Pin = Rotary4_Pin;
 8003cb2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003cb6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Rotary4_GPIO_Port, &GPIO_InitStruct);
 8003cc0:	f107 0314 	add.w	r3, r7, #20
 8003cc4:	4619      	mov	r1, r3
 8003cc6:	4816      	ldr	r0, [pc, #88]	; (8003d20 <MX_GPIO_Init+0x1cc>)
 8003cc8:	f003 fdba 	bl	8007840 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003ccc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003cd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cd2:	2302      	movs	r3, #2
 8003cd4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ce2:	f107 0314 	add.w	r3, r7, #20
 8003ce6:	4619      	mov	r1, r3
 8003ce8:	480d      	ldr	r0, [pc, #52]	; (8003d20 <MX_GPIO_Init+0x1cc>)
 8003cea:	f003 fda9 	bl	8007840 <HAL_GPIO_Init>

  /*Configure GPIO pin : DRV1_PH_Pin */
  GPIO_InitStruct.Pin = DRV1_PH_Pin;
 8003cee:	2304      	movs	r3, #4
 8003cf0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DRV1_PH_GPIO_Port, &GPIO_InitStruct);
 8003cfe:	f107 0314 	add.w	r3, r7, #20
 8003d02:	4619      	mov	r1, r3
 8003d04:	4807      	ldr	r0, [pc, #28]	; (8003d24 <MX_GPIO_Init+0x1d0>)
 8003d06:	f003 fd9b 	bl	8007840 <HAL_GPIO_Init>

}
 8003d0a:	bf00      	nop
 8003d0c:	3728      	adds	r7, #40	; 0x28
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	bf00      	nop
 8003d14:	40023800 	.word	0x40023800
 8003d18:	40020800 	.word	0x40020800
 8003d1c:	40020400 	.word	0x40020400
 8003d20:	40020000 	.word	0x40020000
 8003d24:	40020c00 	.word	0x40020c00

08003d28 <main_init>:

/* USER CODE BEGIN 4 */
void main_init()
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	af00      	add	r7, sp, #0
  #if USE_LED
  led_init();
 8003d2c:	f7fd fb08 	bl	8001340 <led_init>
  #endif
  flash_init();
 8003d30:	f7fe ffba 	bl	8002ca8 <flash_init>
  /* switch_init, HAL_TIM_BASE_Start_IT(&htim11), rotary_init */
  tim11_init();
 8003d34:	f001 f92c 	bl	8004f90 <tim11_init>
  /* encoder_init */
  tim10_init();
 8003d38:	f001 f856 	bl	8004de8 <tim10_init>
  /* tim7 */
  tim7_init();
 8003d3c:	f001 fa42 	bl	80051c4 <tim7_init>
  /* motor_init, analog_init, velotrace_init(1), tracer_init(1) */
  tim6_init();
 8003d40:	f001 f940 	bl	8004fc4 <tim6_init>
  /* imu ? */
  // if(rotary_read_playmode() == motor_free)
    // imu_revision_init();
}
 8003d44:	bf00      	nop
 8003d46:	bd80      	pop	{r7, pc}

08003d48 <running_start>:

void running_start()
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	af00      	add	r7, sp, #0
  #if USE_LED
  led_start();
 8003d4c:	f7fd fb0e 	bl	800136c <led_start>
  #endif
  HAL_Delay(1000);
 8003d50:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003d54:	f002 f92a 	bl	8005fac <HAL_Delay>
  led_write_rgb(0b100);
 8003d58:	2004      	movs	r0, #4
 8003d5a:	f7fd fb6b 	bl	8001434 <led_write_rgb>
  HAL_Delay(1000);
 8003d5e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003d62:	f002 f923 	bl	8005fac <HAL_Delay>
  led_write_led(0b01, 0b01);
 8003d66:	2101      	movs	r1, #1
 8003d68:	2001      	movs	r0, #1
 8003d6a:	f7fd fba3 	bl	80014b4 <led_write_led>
  HAL_Delay(1000);
 8003d6e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003d72:	f002 f91b 	bl	8005fac <HAL_Delay>
  led_write_led(0b10, 0b10);
 8003d76:	2102      	movs	r1, #2
 8003d78:	2002      	movs	r0, #2
 8003d7a:	f7fd fb9b 	bl	80014b4 <led_write_led>
  HAL_Delay(1000);
 8003d7e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003d82:	f002 f913 	bl	8005fac <HAL_Delay>
  led_write_led(0b11, 0b00);
 8003d86:	2100      	movs	r1, #0
 8003d88:	2003      	movs	r0, #3
 8003d8a:	f7fd fb93 	bl	80014b4 <led_write_led>
  led_write_rgb(0b010);
 8003d8e:	2002      	movs	r0, #2
 8003d90:	f7fd fb50 	bl	8001434 <led_write_rgb>
  #if D_TIM7
  printf("main.c > running_start() > ");
  #endif
  tim7_start();
 8003d94:	f001 fa26 	bl	80051e4 <tim7_start>
  /* encoder_set_middle, HAL_TIM_Encoder_Start, HAL_TIM_Base_Start_IT */
  #if D_PRINT
  printf("tim10_start()\r\n");
  #endif
  tim10_start();
 8003d98:	f001 f850 	bl	8004e3c <tim10_start>
  /* analogmin/max = analogdata.min/max, sensgettime = 0, HAL_ADC_Start_DMA, samplingtime = s_error = before_error = 0, if search ( p/i/d = [0], target = [0]), motor_enable = 0 */
  #if D_PRINT
  printf("tim6_start()\r\n");
  #endif
  tim6_start();
 8003d9c:	f001 f924 	bl	8004fe8 <tim6_start>
  /* imu  */
  // if(rotary_read_playmode() == motor_free)
    // imu_revision_start();
}
 8003da0:	bf00      	nop
 8003da2:	bd80      	pop	{r7, pc}

08003da4 <running_stop>:

void running_stop()
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	af00      	add	r7, sp, #0
  #if USE_LED
  led_stop();
 8003da8:	f7fd faeb 	bl	8001382 <led_stop>
  #endif
  /* HAL_TIM_Base_Stop_IT, HAL_ADC_Stop_DMA, motor_enable = 0, HAL_TIM_PWM_Stop */
  tim6_stop();
 8003dac:	f001 f934 	bl	8005018 <tim6_stop>
  /* tim7 */
  tim7_stop();
 8003db0:	f001 fa40 	bl	8005234 <tim7_stop>
  /* HAL_TIM_Base_Stop_IT, HAL_TIM_Encoder_Stop, sidesensor_stop */
  tim10_stop();
 8003db4:	f001 f870 	bl	8004e98 <tim10_stop>
  /* imu ? */
  // if(rotary_read_playmode() == motor_free)
    // imu_revision_stop();
  led_write_rgb(0b001);
 8003db8:	2001      	movs	r0, #1
 8003dba:	f7fd fb3b 	bl	8001434 <led_write_rgb>
}
 8003dbe:	bf00      	nop
 8003dc0:	bd80      	pop	{r7, pc}
	...

08003dc4 <main_print_while>:

void main_print_while()
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	af00      	add	r7, sp, #0
	printf("////////////////////////////// WHILE //////////////////////////////\n\r");
 8003dc8:	4815      	ldr	r0, [pc, #84]	; (8003e20 <main_print_while+0x5c>)
 8003dca:	f007 fd2b 	bl	800b824 <iprintf>
  rotary_print_playmode();
 8003dce:	f7fd fc19 	bl	8001604 <rotary_print_playmode>
	print_rotary_value();
 8003dd2:	f000 f91d 	bl	8004010 <print_rotary_value>
  if(rotary_read() < 4)
 8003dd6:	f7fd fbcb 	bl	8001570 <rotary_read>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	2b03      	cmp	r3, #3
 8003dde:	d804      	bhi.n	8003dea <main_print_while+0x26>
  {
    led_write_led(0b11, 0b10);
 8003de0:	2102      	movs	r1, #2
 8003de2:	2003      	movs	r0, #3
 8003de4:	f7fd fb66 	bl	80014b4 <led_write_led>
  }
  else
  {
    led_write_led(0b11, 0b00);
  }
}
 8003de8:	e017      	b.n	8003e1a <main_print_while+0x56>
  else if(rotary_read() < 8)
 8003dea:	f7fd fbc1 	bl	8001570 <rotary_read>
 8003dee:	4603      	mov	r3, r0
 8003df0:	2b07      	cmp	r3, #7
 8003df2:	d804      	bhi.n	8003dfe <main_print_while+0x3a>
    led_write_led(0b11, 0b01);
 8003df4:	2101      	movs	r1, #1
 8003df6:	2003      	movs	r0, #3
 8003df8:	f7fd fb5c 	bl	80014b4 <led_write_led>
}
 8003dfc:	e00d      	b.n	8003e1a <main_print_while+0x56>
  else if(rotary_read() == 15)
 8003dfe:	f7fd fbb7 	bl	8001570 <rotary_read>
 8003e02:	4603      	mov	r3, r0
 8003e04:	2b0f      	cmp	r3, #15
 8003e06:	d104      	bne.n	8003e12 <main_print_while+0x4e>
    led_write_led(0b11, 0b11);
 8003e08:	2103      	movs	r1, #3
 8003e0a:	2003      	movs	r0, #3
 8003e0c:	f7fd fb52 	bl	80014b4 <led_write_led>
}
 8003e10:	e003      	b.n	8003e1a <main_print_while+0x56>
    led_write_led(0b11, 0b00);
 8003e12:	2100      	movs	r1, #0
 8003e14:	2003      	movs	r0, #3
 8003e16:	f7fd fb4d 	bl	80014b4 <led_write_led>
}
 8003e1a:	bf00      	nop
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	bf00      	nop
 8003e20:	08010430 	.word	0x08010430

08003e24 <main_main>:

void main_main()
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	af00      	add	r7, sp, #0
  main_d_print();
 8003e28:	f000 f802 	bl	8003e30 <main_d_print>
	tim7_main();
	#endif
	#if D_TIM6_WHILE
	tim6_main();
	#endif
}
 8003e2c:	bf00      	nop
 8003e2e:	bd80      	pop	{r7, pc}

08003e30 <main_d_print>:

void main_d_print()
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	af00      	add	r7, sp, #0
  revision_print();
 8003e34:	f000 f8fa 	bl	800402c <revision_print>
  tim10_d_print();
 8003e38:	f001 f89c 	bl	8004f74 <tim10_d_print>
  tim7_d_print();
 8003e3c:	f001 faf8 	bl	8005430 <tim7_d_print>
  tim6_d_print();
 8003e40:	f001 f9ba 	bl	80051b8 <tim6_d_print>
}
 8003e44:	bf00      	nop
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003e4c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003e4e:	e7fe      	b.n	8003e4e <Error_Handler+0x6>

08003e50 <motor_init>:
#include "motor.h"

char enable;

void motor_init()
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	af00      	add	r7, sp, #0
    motor_enable(0);
 8003e54:	2000      	movs	r0, #0
 8003e56:	f000 f827 	bl	8003ea8 <motor_enable>
}
 8003e5a:	bf00      	nop
 8003e5c:	bd80      	pop	{r7, pc}
	...

08003e60 <motor_start>:

void motor_start()
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	af00      	add	r7, sp, #0
    #if D_MOTOR
    printf("HAL_TIM_PWM_Start, motor_enable(1)\r\n");
    #endif
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);	// 50kHz (0.02ms)
 8003e64:	2100      	movs	r1, #0
 8003e66:	4806      	ldr	r0, [pc, #24]	; (8003e80 <motor_start+0x20>)
 8003e68:	f005 fb3c 	bl	80094e4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8003e6c:	2104      	movs	r1, #4
 8003e6e:	4804      	ldr	r0, [pc, #16]	; (8003e80 <motor_start+0x20>)
 8003e70:	f005 fb38 	bl	80094e4 <HAL_TIM_PWM_Start>
#if PLAY
    motor_enable(1);
 8003e74:	2001      	movs	r0, #1
 8003e76:	f000 f817 	bl	8003ea8 <motor_enable>
#endif
}
 8003e7a:	bf00      	nop
 8003e7c:	bd80      	pop	{r7, pc}
 8003e7e:	bf00      	nop
 8003e80:	2000048c 	.word	0x2000048c

08003e84 <motor_stop>:

void motor_stop()
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	af00      	add	r7, sp, #0
    motor_enable(0);
 8003e88:	2000      	movs	r0, #0
 8003e8a:	f000 f80d 	bl	8003ea8 <motor_enable>
	HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_2);
 8003e8e:	2104      	movs	r1, #4
 8003e90:	4804      	ldr	r0, [pc, #16]	; (8003ea4 <motor_stop+0x20>)
 8003e92:	f005 fbef 	bl	8009674 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);
 8003e96:	2100      	movs	r1, #0
 8003e98:	4802      	ldr	r0, [pc, #8]	; (8003ea4 <motor_stop+0x20>)
 8003e9a:	f005 fbeb 	bl	8009674 <HAL_TIM_PWM_Stop>
}
 8003e9e:	bf00      	nop
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	bf00      	nop
 8003ea4:	2000048c 	.word	0x2000048c

08003ea8 <motor_enable>:

void motor_enable(uint8_t enable_)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b083      	sub	sp, #12
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	4603      	mov	r3, r0
 8003eb0:	71fb      	strb	r3, [r7, #7]
    enable = enable_ ? 1 : 0;
 8003eb2:	79fb      	ldrb	r3, [r7, #7]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	bf14      	ite	ne
 8003eb8:	2301      	movne	r3, #1
 8003eba:	2300      	moveq	r3, #0
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	4b03      	ldr	r3, [pc, #12]	; (8003ed0 <motor_enable+0x28>)
 8003ec2:	701a      	strb	r2, [r3, #0]
}
 8003ec4:	bf00      	nop
 8003ec6:	370c      	adds	r7, #12
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr
 8003ed0:	2001dd4c 	.word	0x2001dd4c

08003ed4 <motor_read_enable>:

char motor_read_enable()
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	af00      	add	r7, sp, #0
    return enable;
 8003ed8:	4b03      	ldr	r3, [pc, #12]	; (8003ee8 <motor_read_enable+0x14>)
 8003eda:	781b      	ldrb	r3, [r3, #0]
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee4:	4770      	bx	lr
 8003ee6:	bf00      	nop
 8003ee8:	2001dd4c 	.word	0x2001dd4c

08003eec <motor_set>:

void motor_set(float motor_left_, float motor_right_)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b082      	sub	sp, #8
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	ed87 0a01 	vstr	s0, [r7, #4]
 8003ef6:	edc7 0a00 	vstr	s1, [r7]
    if(motor_left_ < 0)
 8003efa:	edd7 7a01 	vldr	s15, [r7, #4]
 8003efe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003f02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f06:	d50b      	bpl.n	8003f20 <motor_set+0x34>
    {
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8003f08:	2200      	movs	r2, #0
 8003f0a:	2104      	movs	r1, #4
 8003f0c:	4831      	ldr	r0, [pc, #196]	; (8003fd4 <motor_set+0xe8>)
 8003f0e:	f003 fe49 	bl	8007ba4 <HAL_GPIO_WritePin>
        motor_left_ = motor_left_ * -1;
 8003f12:	edd7 7a01 	vldr	s15, [r7, #4]
 8003f16:	eef1 7a67 	vneg.f32	s15, s15
 8003f1a:	edc7 7a01 	vstr	s15, [r7, #4]
 8003f1e:	e004      	b.n	8003f2a <motor_set+0x3e>
    }
    else
    {
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
 8003f20:	2201      	movs	r2, #1
 8003f22:	2104      	movs	r1, #4
 8003f24:	482b      	ldr	r0, [pc, #172]	; (8003fd4 <motor_set+0xe8>)
 8003f26:	f003 fe3d 	bl	8007ba4 <HAL_GPIO_WritePin>
    }

    if(motor_right_ < 0)
 8003f2a:	edd7 7a00 	vldr	s15, [r7]
 8003f2e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003f32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f36:	d50c      	bpl.n	8003f52 <motor_set+0x66>
    {
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8003f38:	2201      	movs	r2, #1
 8003f3a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003f3e:	4826      	ldr	r0, [pc, #152]	; (8003fd8 <motor_set+0xec>)
 8003f40:	f003 fe30 	bl	8007ba4 <HAL_GPIO_WritePin>
        motor_right_ = motor_right_ * -1;
 8003f44:	edd7 7a00 	vldr	s15, [r7]
 8003f48:	eef1 7a67 	vneg.f32	s15, s15
 8003f4c:	edc7 7a00 	vstr	s15, [r7]
 8003f50:	e005      	b.n	8003f5e <motor_set+0x72>
    }
    else
    {
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8003f52:	2200      	movs	r2, #0
 8003f54:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003f58:	481f      	ldr	r0, [pc, #124]	; (8003fd8 <motor_set+0xec>)
 8003f5a:	f003 fe23 	bl	8007ba4 <HAL_GPIO_WritePin>
    }

    motor_left_ = motor_left_ > PWMMAX ? PWMMAX : motor_left_;
 8003f5e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003f62:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8003fdc <motor_set+0xf0>
 8003f66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003f6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f6e:	dd01      	ble.n	8003f74 <motor_set+0x88>
 8003f70:	4b1b      	ldr	r3, [pc, #108]	; (8003fe0 <motor_set+0xf4>)
 8003f72:	e000      	b.n	8003f76 <motor_set+0x8a>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	607b      	str	r3, [r7, #4]
    motor_right_ = motor_right_ > PWMMAX ? PWMMAX : motor_right_;
 8003f78:	edd7 7a00 	vldr	s15, [r7]
 8003f7c:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8003fdc <motor_set+0xf0>
 8003f80:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003f84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f88:	dd01      	ble.n	8003f8e <motor_set+0xa2>
 8003f8a:	4b15      	ldr	r3, [pc, #84]	; (8003fe0 <motor_set+0xf4>)
 8003f8c:	e000      	b.n	8003f90 <motor_set+0xa4>
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	603b      	str	r3, [r7, #0]

    if(!enable)
 8003f92:	4b14      	ldr	r3, [pc, #80]	; (8003fe4 <motor_set+0xf8>)
 8003f94:	781b      	ldrb	r3, [r3, #0]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d105      	bne.n	8003fa6 <motor_set+0xba>
    {
        motor_left_ = 0;
 8003f9a:	f04f 0300 	mov.w	r3, #0
 8003f9e:	607b      	str	r3, [r7, #4]
        motor_right_ = 0;
 8003fa0:	f04f 0300 	mov.w	r3, #0
 8003fa4:	603b      	str	r3, [r7, #0]
    }

    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, motor_left_);
 8003fa6:	4b10      	ldr	r3, [pc, #64]	; (8003fe8 <motor_set+0xfc>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	edd7 7a01 	vldr	s15, [r7, #4]
 8003fae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003fb2:	ee17 2a90 	vmov	r2, s15
 8003fb6:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, motor_right_);
 8003fb8:	4b0b      	ldr	r3, [pc, #44]	; (8003fe8 <motor_set+0xfc>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	edd7 7a00 	vldr	s15, [r7]
 8003fc0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003fc4:	ee17 2a90 	vmov	r2, s15
 8003fc8:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003fca:	bf00      	nop
 8003fcc:	3708      	adds	r7, #8
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}
 8003fd2:	bf00      	nop
 8003fd4:	40020c00 	.word	0x40020c00
 8003fd8:	40020800 	.word	0x40020800
 8003fdc:	447a0000 	.word	0x447a0000
 8003fe0:	447a0000 	.word	0x447a0000
 8003fe4:	2001dd4c 	.word	0x2001dd4c
 8003fe8:	2000048c 	.word	0x2000048c

08003fec <__io_putchar>:
#include "print.h"

PUTCHAR_PROTOTYPE
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b082      	sub	sp, #8
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart6, (uint8_t*) &ch, 1, 0xFFFF);
 8003ff4:	1d39      	adds	r1, r7, #4
 8003ff6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	4803      	ldr	r0, [pc, #12]	; (800400c <__io_putchar+0x20>)
 8003ffe:	f006 fab8 	bl	800a572 <HAL_UART_Transmit>
	return ch;
 8004002:	687b      	ldr	r3, [r7, #4]
}
 8004004:	4618      	mov	r0, r3
 8004006:	3708      	adds	r7, #8
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}
 800400c:	20000738 	.word	0x20000738

08004010 <print_rotary_value>:

void print_rotary_value()
{
 8004010:	b580      	push	{r7, lr}
 8004012:	af00      	add	r7, sp, #0
	printf("rotary_value = %2d\r\n", rotary_read_value());
 8004014:	f7fd faa0 	bl	8001558 <rotary_read_value>
 8004018:	4603      	mov	r3, r0
 800401a:	4619      	mov	r1, r3
 800401c:	4802      	ldr	r0, [pc, #8]	; (8004028 <print_rotary_value+0x18>)
 800401e:	f007 fc01 	bl	800b824 <iprintf>
}
 8004022:	bf00      	nop
 8004024:	bd80      	pop	{r7, pc}
 8004026:	bf00      	nop
 8004028:	08010478 	.word	0x08010478

0800402c <revision_print>:
        imu_revision_count = imu_revision_count + 1;
	}
}

void revision_print()
{
 800402c:	b480      	push	{r7}
 800402e:	af00      	add	r7, sp, #0
    #if IMU_REVISION
    imu_revision_print();
    #endif
}
 8004030:	bf00      	nop
 8004032:	46bd      	mov	sp, r7
 8004034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004038:	4770      	bx	lr
	...

0800403c <section_length_set_sampling_time_ms>:
//! update 
float samplingtime_s;

//! update 
void section_length_set_sampling_time_ms(unsigned short int samplingtime_ms)
{
 800403c:	b480      	push	{r7}
 800403e:	b083      	sub	sp, #12
 8004040:	af00      	add	r7, sp, #0
 8004042:	4603      	mov	r3, r0
 8004044:	80fb      	strh	r3, [r7, #6]
    samplingtime_s = samplingtime_ms / (float) 1000;
 8004046:	88fb      	ldrh	r3, [r7, #6]
 8004048:	ee07 3a90 	vmov	s15, r3
 800404c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004050:	eddf 6a06 	vldr	s13, [pc, #24]	; 800406c <section_length_set_sampling_time_ms+0x30>
 8004054:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004058:	4b05      	ldr	r3, [pc, #20]	; (8004070 <section_length_set_sampling_time_ms+0x34>)
 800405a:	edc3 7a00 	vstr	s15, [r3]
}
 800405e:	bf00      	nop
 8004060:	370c      	adds	r7, #12
 8004062:	46bd      	mov	sp, r7
 8004064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004068:	4770      	bx	lr
 800406a:	bf00      	nop
 800406c:	447a0000 	.word	0x447a0000
 8004070:	2001dd54 	.word	0x2001dd54

08004074 <section_length_init>:

void section_length_init(unsigned short int samplingtime_ms)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b082      	sub	sp, #8
 8004078:	af00      	add	r7, sp, #0
 800407a:	4603      	mov	r3, r0
 800407c:	80fb      	strh	r3, [r7, #6]
    section_length_set_sampling_time_ms(samplingtime_ms);
 800407e:	88fb      	ldrh	r3, [r7, #6]
 8004080:	4618      	mov	r0, r3
 8004082:	f7ff ffdb 	bl	800403c <section_length_set_sampling_time_ms>
}
 8004086:	bf00      	nop
 8004088:	3708      	adds	r7, #8
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}

0800408e <section_length_start>:

void section_length_start()
{
 800408e:	b580      	push	{r7, lr}
 8004090:	af00      	add	r7, sp, #0
    section_length_reset();
 8004092:	f000 f80d 	bl	80040b0 <section_length_reset>
    section_length_buffer_reset();
 8004096:	f000 f81f 	bl	80040d8 <section_length_buffer_reset>
    length_start();
 800409a:	f7fe feab 	bl	8002df4 <length_start>
}
 800409e:	bf00      	nop
 80040a0:	bd80      	pop	{r7, pc}

080040a2 <section_length_stop>:

void section_length_stop()
{
 80040a2:	b580      	push	{r7, lr}
 80040a4:	af00      	add	r7, sp, #0
    length_stop();
 80040a6:	f7fe feb7 	bl	8002e18 <length_stop>
}
 80040aa:	bf00      	nop
 80040ac:	bd80      	pop	{r7, pc}
	...

080040b0 <section_length_reset>:
{
    length_fin();
}

void section_length_reset()
{
 80040b0:	b480      	push	{r7}
 80040b2:	af00      	add	r7, sp, #0
    section_length_right = 0;
 80040b4:	4b06      	ldr	r3, [pc, #24]	; (80040d0 <section_length_reset+0x20>)
 80040b6:	f04f 0200 	mov.w	r2, #0
 80040ba:	601a      	str	r2, [r3, #0]
    section_length_left = 0;
 80040bc:	4b05      	ldr	r3, [pc, #20]	; (80040d4 <section_length_reset+0x24>)
 80040be:	f04f 0200 	mov.w	r2, #0
 80040c2:	601a      	str	r2, [r3, #0]
}
 80040c4:	bf00      	nop
 80040c6:	46bd      	mov	sp, r7
 80040c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040cc:	4770      	bx	lr
 80040ce:	bf00      	nop
 80040d0:	2001dd50 	.word	0x2001dd50
 80040d4:	2001dd58 	.word	0x2001dd58

080040d8 <section_length_buffer_reset>:

void section_length_buffer_reset()
{
 80040d8:	b480      	push	{r7}
 80040da:	af00      	add	r7, sp, #0
    section_length_buffer_global_left = 0;
 80040dc:	4b06      	ldr	r3, [pc, #24]	; (80040f8 <section_length_buffer_reset+0x20>)
 80040de:	f04f 0200 	mov.w	r2, #0
 80040e2:	601a      	str	r2, [r3, #0]
    section_length_buffer_global_right = 0;
 80040e4:	4b05      	ldr	r3, [pc, #20]	; (80040fc <section_length_buffer_reset+0x24>)
 80040e6:	f04f 0200 	mov.w	r2, #0
 80040ea:	601a      	str	r2, [r3, #0]
}
 80040ec:	bf00      	nop
 80040ee:	46bd      	mov	sp, r7
 80040f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f4:	4770      	bx	lr
 80040f6:	bf00      	nop
 80040f8:	2001dd60 	.word	0x2001dd60
 80040fc:	2001dd5c 	.word	0x2001dd5c

08004100 <section_length_read>:

//! 
float section_length_read()
{
 8004100:	b580      	push	{r7, lr}
 8004102:	ed2d 8b02 	vpush	{d8}
 8004106:	af00      	add	r7, sp, #0
    return (section_length_read_left() + section_length_read_right()) / 2;
 8004108:	f000 f814 	bl	8004134 <section_length_read_left>
 800410c:	eeb0 8a40 	vmov.f32	s16, s0
 8004110:	f000 f81e 	bl	8004150 <section_length_read_right>
 8004114:	eef0 7a40 	vmov.f32	s15, s0
 8004118:	ee78 7a27 	vadd.f32	s15, s16, s15
 800411c:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8004120:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004124:	eef0 7a66 	vmov.f32	s15, s13
}
 8004128:	eeb0 0a67 	vmov.f32	s0, s15
 800412c:	46bd      	mov	sp, r7
 800412e:	ecbd 8b02 	vpop	{d8}
 8004132:	bd80      	pop	{r7, pc}

08004134 <section_length_read_left>:

float section_length_read_left()
{
 8004134:	b480      	push	{r7}
 8004136:	af00      	add	r7, sp, #0
    return section_length_left;
 8004138:	4b04      	ldr	r3, [pc, #16]	; (800414c <section_length_read_left+0x18>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	ee07 3a90 	vmov	s15, r3
}
 8004140:	eeb0 0a67 	vmov.f32	s0, s15
 8004144:	46bd      	mov	sp, r7
 8004146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414a:	4770      	bx	lr
 800414c:	2001dd58 	.word	0x2001dd58

08004150 <section_length_read_right>:

float section_length_read_right()
{
 8004150:	b480      	push	{r7}
 8004152:	af00      	add	r7, sp, #0
    return section_length_right;
 8004154:	4b04      	ldr	r3, [pc, #16]	; (8004168 <section_length_read_right+0x18>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	ee07 3a90 	vmov	s15, r3
}
 800415c:	eeb0 0a67 	vmov.f32	s0, s15
 8004160:	46bd      	mov	sp, r7
 8004162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004166:	4770      	bx	lr
 8004168:	2001dd50 	.word	0x2001dd50

0800416c <section_length_set_buffer>:
 * }
 * 
 */
//! 
void section_length_set_buffer()
{
 800416c:	b580      	push	{r7, lr}
 800416e:	af00      	add	r7, sp, #0
    section_length_buffer_global_left = length_read_left();
 8004170:	f7fe fe8c 	bl	8002e8c <length_read_left>
 8004174:	eef0 7a40 	vmov.f32	s15, s0
 8004178:	4b09      	ldr	r3, [pc, #36]	; (80041a0 <section_length_set_buffer+0x34>)
 800417a:	edc3 7a00 	vstr	s15, [r3]
    section_length_buffer_global_right = length_read_right();
 800417e:	f7fe fe93 	bl	8002ea8 <length_read_right>
 8004182:	eef0 7a40 	vmov.f32	s15, s0
 8004186:	4b07      	ldr	r3, [pc, #28]	; (80041a4 <section_length_set_buffer+0x38>)
 8004188:	edc3 7a00 	vstr	s15, [r3]
    section_length_left = 0;
 800418c:	4b06      	ldr	r3, [pc, #24]	; (80041a8 <section_length_set_buffer+0x3c>)
 800418e:	f04f 0200 	mov.w	r2, #0
 8004192:	601a      	str	r2, [r3, #0]
    section_length_right = 0;
 8004194:	4b05      	ldr	r3, [pc, #20]	; (80041ac <section_length_set_buffer+0x40>)
 8004196:	f04f 0200 	mov.w	r2, #0
 800419a:	601a      	str	r2, [r3, #0]
}
 800419c:	bf00      	nop
 800419e:	bd80      	pop	{r7, pc}
 80041a0:	2001dd60 	.word	0x2001dd60
 80041a4:	2001dd5c 	.word	0x2001dd5c
 80041a8:	2001dd58 	.word	0x2001dd58
 80041ac:	2001dd50 	.word	0x2001dd50

080041b0 <section_length_update>:

void section_length_update()
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	af00      	add	r7, sp, #0
    //! 
    section_length_left = length_read_left() - section_length_buffer_global_left;
 80041b4:	f7fe fe6a 	bl	8002e8c <length_read_left>
 80041b8:	eeb0 7a40 	vmov.f32	s14, s0
 80041bc:	4b0a      	ldr	r3, [pc, #40]	; (80041e8 <section_length_update+0x38>)
 80041be:	edd3 7a00 	vldr	s15, [r3]
 80041c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80041c6:	4b09      	ldr	r3, [pc, #36]	; (80041ec <section_length_update+0x3c>)
 80041c8:	edc3 7a00 	vstr	s15, [r3]
    section_length_right = length_read_right() - section_length_buffer_global_right;
 80041cc:	f7fe fe6c 	bl	8002ea8 <length_read_right>
 80041d0:	eeb0 7a40 	vmov.f32	s14, s0
 80041d4:	4b06      	ldr	r3, [pc, #24]	; (80041f0 <section_length_update+0x40>)
 80041d6:	edd3 7a00 	vldr	s15, [r3]
 80041da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80041de:	4b05      	ldr	r3, [pc, #20]	; (80041f4 <section_length_update+0x44>)
 80041e0:	edc3 7a00 	vstr	s15, [r3]
}
 80041e4:	bf00      	nop
 80041e6:	bd80      	pop	{r7, pc}
 80041e8:	2001dd60 	.word	0x2001dd60
 80041ec:	2001dd58 	.word	0x2001dd58
 80041f0:	2001dd5c 	.word	0x2001dd5c
 80041f4:	2001dd50 	.word	0x2001dd50

080041f8 <section_length_d_print>:

void section_length_d_print()
{
 80041f8:	b480      	push	{r7}
 80041fa:	af00      	add	r7, sp, #0
    #if D_SECTION_LENGTH
    printf("section_length = %10.2f\r\n", section_length_read());
    #endif
}
 80041fc:	bf00      	nop
 80041fe:	46bd      	mov	sp, r7
 8004200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004204:	4770      	bx	lr
	...

08004208 <sidesensor_read>:
unsigned char subsensbuf, marker, sidedeltacount, rightmarkercount;
SideSensorState markerstate, markerstate_volatile;
char sidesensor_start_or_stop;

uint8_t sidesensor_read()
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b082      	sub	sp, #8
 800420c:	af00      	add	r7, sp, #0
    uint8_t subsens;

    subsens = 0;
 800420e:	2300      	movs	r3, #0
 8004210:	71fb      	strb	r3, [r7, #7]
    subsens += !HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) ? 1 : 0;
 8004212:	2104      	movs	r1, #4
 8004214:	4810      	ldr	r0, [pc, #64]	; (8004258 <sidesensor_read+0x50>)
 8004216:	f003 fcad 	bl	8007b74 <HAL_GPIO_ReadPin>
 800421a:	4603      	mov	r3, r0
 800421c:	2b00      	cmp	r3, #0
 800421e:	bf0c      	ite	eq
 8004220:	2301      	moveq	r3, #1
 8004222:	2300      	movne	r3, #0
 8004224:	b2db      	uxtb	r3, r3
 8004226:	b2da      	uxtb	r2, r3
 8004228:	79fb      	ldrb	r3, [r7, #7]
 800422a:	4413      	add	r3, r2
 800422c:	71fb      	strb	r3, [r7, #7]
    subsens += !HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11) ? 2 : 0;
 800422e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004232:	4809      	ldr	r0, [pc, #36]	; (8004258 <sidesensor_read+0x50>)
 8004234:	f003 fc9e 	bl	8007b74 <HAL_GPIO_ReadPin>
 8004238:	4603      	mov	r3, r0
 800423a:	2b00      	cmp	r3, #0
 800423c:	d101      	bne.n	8004242 <sidesensor_read+0x3a>
 800423e:	2302      	movs	r3, #2
 8004240:	e000      	b.n	8004244 <sidesensor_read+0x3c>
 8004242:	2300      	movs	r3, #0
 8004244:	b2da      	uxtb	r2, r3
 8004246:	79fb      	ldrb	r3, [r7, #7]
 8004248:	4413      	add	r3, r2
 800424a:	71fb      	strb	r3, [r7, #7]

    return subsens;
 800424c:	79fb      	ldrb	r3, [r7, #7]
}
 800424e:	4618      	mov	r0, r3
 8004250:	3708      	adds	r7, #8
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}
 8004256:	bf00      	nop
 8004258:	40020400 	.word	0x40020400

0800425c <sidesensor_init>:

void sidesensor_init()
{
 800425c:	b480      	push	{r7}
 800425e:	af00      	add	r7, sp, #0
	/* sidesensor_init */
}
 8004260:	bf00      	nop
 8004262:	46bd      	mov	sp, r7
 8004264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004268:	4770      	bx	lr
	...

0800426c <sidesensor_start>:

void sidesensor_start()
{
 800426c:	b480      	push	{r7}
 800426e:	af00      	add	r7, sp, #0
    marker = 0;
 8004270:	4b0b      	ldr	r3, [pc, #44]	; (80042a0 <sidesensor_start+0x34>)
 8004272:	2200      	movs	r2, #0
 8004274:	701a      	strb	r2, [r3, #0]
    subsensbuf = 0;
 8004276:	4b0b      	ldr	r3, [pc, #44]	; (80042a4 <sidesensor_start+0x38>)
 8004278:	2200      	movs	r2, #0
 800427a:	701a      	strb	r2, [r3, #0]
    sidedeltacount = 0;
 800427c:	4b0a      	ldr	r3, [pc, #40]	; (80042a8 <sidesensor_start+0x3c>)
 800427e:	2200      	movs	r2, #0
 8004280:	701a      	strb	r2, [r3, #0]
    rightmarkercount = 0;
 8004282:	4b0a      	ldr	r3, [pc, #40]	; (80042ac <sidesensor_start+0x40>)
 8004284:	2200      	movs	r2, #0
 8004286:	701a      	strb	r2, [r3, #0]
	markerstate = none;
 8004288:	4b09      	ldr	r3, [pc, #36]	; (80042b0 <sidesensor_start+0x44>)
 800428a:	2200      	movs	r2, #0
 800428c:	701a      	strb	r2, [r3, #0]
	markerstate_volatile = none;
 800428e:	4b09      	ldr	r3, [pc, #36]	; (80042b4 <sidesensor_start+0x48>)
 8004290:	2200      	movs	r2, #0
 8004292:	701a      	strb	r2, [r3, #0]
    // HAL_TIM_Base_Start_IT(&htim14);
}
 8004294:	bf00      	nop
 8004296:	46bd      	mov	sp, r7
 8004298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429c:	4770      	bx	lr
 800429e:	bf00      	nop
 80042a0:	2001dd67 	.word	0x2001dd67
 80042a4:	2001dd64 	.word	0x2001dd64
 80042a8:	2001dd65 	.word	0x2001dd65
 80042ac:	2001dd6a 	.word	0x2001dd6a
 80042b0:	2001dd66 	.word	0x2001dd66
 80042b4:	2001dd68 	.word	0x2001dd68

080042b8 <sidesensor_stop>:

void sidesensor_stop()
{
 80042b8:	b480      	push	{r7}
 80042ba:	af00      	add	r7, sp, #0
	/* sidesensor_stop */
}
 80042bc:	bf00      	nop
 80042be:	46bd      	mov	sp, r7
 80042c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c4:	4770      	bx	lr
	...

080042c8 <sidesensor_read_markerstate>:

SideSensorState sidesensor_read_markerstate()
{
 80042c8:	b480      	push	{r7}
 80042ca:	af00      	add	r7, sp, #0
	return markerstate;
 80042cc:	4b03      	ldr	r3, [pc, #12]	; (80042dc <sidesensor_read_markerstate+0x14>)
 80042ce:	781b      	ldrb	r3, [r3, #0]
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	46bd      	mov	sp, r7
 80042d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d8:	4770      	bx	lr
 80042da:	bf00      	nop
 80042dc:	2001dd66 	.word	0x2001dd66

080042e0 <sidesensor_read_markerstate_volatile>:

SideSensorState sidesensor_read_markerstate_volatile()
{
 80042e0:	b480      	push	{r7}
 80042e2:	af00      	add	r7, sp, #0
	return markerstate_volatile;
 80042e4:	4b03      	ldr	r3, [pc, #12]	; (80042f4 <sidesensor_read_markerstate_volatile+0x14>)
 80042e6:	781b      	ldrb	r3, [r3, #0]
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr
 80042f2:	bf00      	nop
 80042f4:	2001dd68 	.word	0x2001dd68

080042f8 <sidesensor_right>:

void sidesensor_right()
{
 80042f8:	b480      	push	{r7}
 80042fa:	af00      	add	r7, sp, #0
    if(rightmarkercount == 1 - 1)
 80042fc:	4b0f      	ldr	r3, [pc, #60]	; (800433c <sidesensor_right+0x44>)
 80042fe:	781b      	ldrb	r3, [r3, #0]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d106      	bne.n	8004312 <sidesensor_right+0x1a>
    {
        // start
		markerstate_volatile = straight;
 8004304:	4b0e      	ldr	r3, [pc, #56]	; (8004340 <sidesensor_right+0x48>)
 8004306:	2201      	movs	r2, #1
 8004308:	701a      	strb	r2, [r3, #0]
		markerstate = straight;
 800430a:	4b0e      	ldr	r3, [pc, #56]	; (8004344 <sidesensor_right+0x4c>)
 800430c:	2201      	movs	r2, #1
 800430e:	701a      	strb	r2, [r3, #0]
 8004310:	e009      	b.n	8004326 <sidesensor_right+0x2e>
    }
    else if(rightmarkercount == 2 - 1)
 8004312:	4b0a      	ldr	r3, [pc, #40]	; (800433c <sidesensor_right+0x44>)
 8004314:	781b      	ldrb	r3, [r3, #0]
 8004316:	2b01      	cmp	r3, #1
 8004318:	d105      	bne.n	8004326 <sidesensor_right+0x2e>
    {
        // stop
		markerstate_volatile = stop;
 800431a:	4b09      	ldr	r3, [pc, #36]	; (8004340 <sidesensor_right+0x48>)
 800431c:	2203      	movs	r2, #3
 800431e:	701a      	strb	r2, [r3, #0]
		markerstate = stop;
 8004320:	4b08      	ldr	r3, [pc, #32]	; (8004344 <sidesensor_right+0x4c>)
 8004322:	2203      	movs	r2, #3
 8004324:	701a      	strb	r2, [r3, #0]
    }
    rightmarkercount++;
 8004326:	4b05      	ldr	r3, [pc, #20]	; (800433c <sidesensor_right+0x44>)
 8004328:	781b      	ldrb	r3, [r3, #0]
 800432a:	3301      	adds	r3, #1
 800432c:	b2da      	uxtb	r2, r3
 800432e:	4b03      	ldr	r3, [pc, #12]	; (800433c <sidesensor_right+0x44>)
 8004330:	701a      	strb	r2, [r3, #0]
}
 8004332:	bf00      	nop
 8004334:	46bd      	mov	sp, r7
 8004336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433a:	4770      	bx	lr
 800433c:	2001dd6a 	.word	0x2001dd6a
 8004340:	2001dd68 	.word	0x2001dd68
 8004344:	2001dd66 	.word	0x2001dd66

08004348 <sidesensor_left>:

void sidesensor_left()
{
 8004348:	b480      	push	{r7}
 800434a:	af00      	add	r7, sp, #0
    // curve
    markerstate = curve;
 800434c:	4b05      	ldr	r3, [pc, #20]	; (8004364 <sidesensor_left+0x1c>)
 800434e:	2204      	movs	r2, #4
 8004350:	701a      	strb	r2, [r3, #0]
	markerstate_volatile = curve;
 8004352:	4b05      	ldr	r3, [pc, #20]	; (8004368 <sidesensor_left+0x20>)
 8004354:	2204      	movs	r2, #4
 8004356:	701a      	strb	r2, [r3, #0]
}
 8004358:	bf00      	nop
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr
 8004362:	bf00      	nop
 8004364:	2001dd66 	.word	0x2001dd66
 8004368:	2001dd68 	.word	0x2001dd68

0800436c <sidesensor_cross>:

void sidesensor_cross()
{
 800436c:	b480      	push	{r7}
 800436e:	af00      	add	r7, sp, #0
    // cross
    markerstate = cross;
 8004370:	4b05      	ldr	r3, [pc, #20]	; (8004388 <sidesensor_cross+0x1c>)
 8004372:	2205      	movs	r2, #5
 8004374:	701a      	strb	r2, [r3, #0]
	markerstate_volatile = cross;
 8004376:	4b05      	ldr	r3, [pc, #20]	; (800438c <sidesensor_cross+0x20>)
 8004378:	2205      	movs	r2, #5
 800437a:	701a      	strb	r2, [r3, #0]
}
 800437c:	bf00      	nop
 800437e:	46bd      	mov	sp, r7
 8004380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004384:	4770      	bx	lr
 8004386:	bf00      	nop
 8004388:	2001dd66 	.word	0x2001dd66
 800438c:	2001dd68 	.word	0x2001dd68

08004390 <sidesensor_main>:
	markerstate = straight;
	markerstate_volatile = straight;
}

void sidesensor_main()
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b082      	sub	sp, #8
 8004394:	af00      	add	r7, sp, #0
	unsigned char subsens;

	subsens = sidesensor_read();
 8004396:	f7ff ff37 	bl	8004208 <sidesensor_read>
 800439a:	4603      	mov	r3, r0
 800439c:	71fb      	strb	r3, [r7, #7]
	markerstate_volatile = none;
 800439e:	4b28      	ldr	r3, [pc, #160]	; (8004440 <sidesensor_main+0xb0>)
 80043a0:	2200      	movs	r2, #0
 80043a2:	701a      	strb	r2, [r3, #0]

	if(subsens != subsensbuf)
 80043a4:	4b27      	ldr	r3, [pc, #156]	; (8004444 <sidesensor_main+0xb4>)
 80043a6:	781b      	ldrb	r3, [r3, #0]
 80043a8:	79fa      	ldrb	r2, [r7, #7]
 80043aa:	429a      	cmp	r2, r3
 80043ac:	d044      	beq.n	8004438 <sidesensor_main+0xa8>
	{
		subsensbuf = subsens;
 80043ae:	4a25      	ldr	r2, [pc, #148]	; (8004444 <sidesensor_main+0xb4>)
 80043b0:	79fb      	ldrb	r3, [r7, #7]
 80043b2:	7013      	strb	r3, [r2, #0]
		marker += subsens << (2 * sidedeltacount);
 80043b4:	79fa      	ldrb	r2, [r7, #7]
 80043b6:	4b24      	ldr	r3, [pc, #144]	; (8004448 <sidesensor_main+0xb8>)
 80043b8:	781b      	ldrb	r3, [r3, #0]
 80043ba:	005b      	lsls	r3, r3, #1
 80043bc:	fa02 f303 	lsl.w	r3, r2, r3
 80043c0:	b2da      	uxtb	r2, r3
 80043c2:	4b22      	ldr	r3, [pc, #136]	; (800444c <sidesensor_main+0xbc>)
 80043c4:	781b      	ldrb	r3, [r3, #0]
 80043c6:	4413      	add	r3, r2
 80043c8:	b2da      	uxtb	r2, r3
 80043ca:	4b20      	ldr	r3, [pc, #128]	; (800444c <sidesensor_main+0xbc>)
 80043cc:	701a      	strb	r2, [r3, #0]
		if(subsens == 0b00 && sidedeltacount != 0)
 80043ce:	79fb      	ldrb	r3, [r7, #7]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d12b      	bne.n	800442c <sidesensor_main+0x9c>
 80043d4:	4b1c      	ldr	r3, [pc, #112]	; (8004448 <sidesensor_main+0xb8>)
 80043d6:	781b      	ldrb	r3, [r3, #0]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d027      	beq.n	800442c <sidesensor_main+0x9c>
		{
            unsigned char first, second;
			first = (marker & 0b0011);
 80043dc:	4b1b      	ldr	r3, [pc, #108]	; (800444c <sidesensor_main+0xbc>)
 80043de:	781b      	ldrb	r3, [r3, #0]
 80043e0:	f003 0303 	and.w	r3, r3, #3
 80043e4:	71bb      	strb	r3, [r7, #6]
			second = (marker & 0b1100) >> 2;
 80043e6:	4b19      	ldr	r3, [pc, #100]	; (800444c <sidesensor_main+0xbc>)
 80043e8:	781b      	ldrb	r3, [r3, #0]
 80043ea:	109b      	asrs	r3, r3, #2
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	f003 0303 	and.w	r3, r3, #3
 80043f2:	717b      	strb	r3, [r7, #5]
			if (second == 0b00)
 80043f4:	797b      	ldrb	r3, [r7, #5]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d10e      	bne.n	8004418 <sidesensor_main+0x88>
			{
				if (first == 0b01)
 80043fa:	79bb      	ldrb	r3, [r7, #6]
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d102      	bne.n	8004406 <sidesensor_main+0x76>
				{
					// right -> start / stop
                    sidesensor_right();
 8004400:	f7ff ff7a 	bl	80042f8 <sidesensor_right>
 8004404:	e00a      	b.n	800441c <sidesensor_main+0x8c>
				}
				else if (first == 0b10)
 8004406:	79bb      	ldrb	r3, [r7, #6]
 8004408:	2b02      	cmp	r3, #2
 800440a:	d102      	bne.n	8004412 <sidesensor_main+0x82>
				{
					// left -> curve
                    sidesensor_left();
 800440c:	f7ff ff9c 	bl	8004348 <sidesensor_left>
 8004410:	e004      	b.n	800441c <sidesensor_main+0x8c>
				}
				else
				{
					// cross
                    sidesensor_cross();
 8004412:	f7ff ffab 	bl	800436c <sidesensor_cross>
 8004416:	e001      	b.n	800441c <sidesensor_main+0x8c>
				}
			}
			else
			{
				// cross
                sidesensor_cross();
 8004418:	f7ff ffa8 	bl	800436c <sidesensor_cross>
			}
			sidedeltacount = 0;
 800441c:	4b0a      	ldr	r3, [pc, #40]	; (8004448 <sidesensor_main+0xb8>)
 800441e:	2200      	movs	r2, #0
 8004420:	701a      	strb	r2, [r3, #0]
			marker = 0;
 8004422:	4b0a      	ldr	r3, [pc, #40]	; (800444c <sidesensor_main+0xbc>)
 8004424:	2200      	movs	r2, #0
 8004426:	701a      	strb	r2, [r3, #0]
		{
 8004428:	bf00      	nop
		else
		{
			sidedeltacount++;
		}
	}
}
 800442a:	e005      	b.n	8004438 <sidesensor_main+0xa8>
			sidedeltacount++;
 800442c:	4b06      	ldr	r3, [pc, #24]	; (8004448 <sidesensor_main+0xb8>)
 800442e:	781b      	ldrb	r3, [r3, #0]
 8004430:	3301      	adds	r3, #1
 8004432:	b2da      	uxtb	r2, r3
 8004434:	4b04      	ldr	r3, [pc, #16]	; (8004448 <sidesensor_main+0xb8>)
 8004436:	701a      	strb	r2, [r3, #0]
}
 8004438:	bf00      	nop
 800443a:	3708      	adds	r7, #8
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}
 8004440:	2001dd68 	.word	0x2001dd68
 8004444:	2001dd64 	.word	0x2001dd64
 8004448:	2001dd65 	.word	0x2001dd65
 800444c:	2001dd67 	.word	0x2001dd67

08004450 <slow_start>:
    /* slow_init */
    slow_started = 0;
}

void slow_start()
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b082      	sub	sp, #8
 8004454:	af00      	add	r7, sp, #0
    /* slow_start */

    /*  */
    PID *slow_default_pid_pointer;
    slow_default_pid_pointer = velotrace_read_values();
 8004456:	f001 fc1d 	bl	8005c94 <velotrace_read_values>
 800445a:	6078      	str	r0, [r7, #4]
    slow_default_pid.target = slow_default_pid_pointer -> target;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a1b      	ldr	r2, [pc, #108]	; (80044d0 <slow_start+0x80>)
 8004462:	6013      	str	r3, [r2, #0]
    slow_default_pid_pointer = tracer_read_values();
 8004464:	f001 f9c4 	bl	80057f0 <tracer_read_values>
 8004468:	6078      	str	r0, [r7, #4]
    slow_default_pid.kp = slow_default_pid_pointer->kp;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	4a18      	ldr	r2, [pc, #96]	; (80044d0 <slow_start+0x80>)
 8004470:	6053      	str	r3, [r2, #4]
    slow_default_pid.ki = slow_default_pid_pointer->ki;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	4a16      	ldr	r2, [pc, #88]	; (80044d0 <slow_start+0x80>)
 8004478:	6093      	str	r3, [r2, #8]
    slow_default_pid.kd = slow_default_pid_pointer->kd;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	68db      	ldr	r3, [r3, #12]
 800447e:	4a14      	ldr	r2, [pc, #80]	; (80044d0 <slow_start+0x80>)
 8004480:	60d3      	str	r3, [r2, #12]

    /* slow  PID  */
    slow_pid.target = SLOW_VELOTRACE_TARGET;
 8004482:	4b14      	ldr	r3, [pc, #80]	; (80044d4 <slow_start+0x84>)
 8004484:	4a14      	ldr	r2, [pc, #80]	; (80044d8 <slow_start+0x88>)
 8004486:	601a      	str	r2, [r3, #0]
    slow_pid.kp = SLOW_TRACE_KP;
 8004488:	4b12      	ldr	r3, [pc, #72]	; (80044d4 <slow_start+0x84>)
 800448a:	4a14      	ldr	r2, [pc, #80]	; (80044dc <slow_start+0x8c>)
 800448c:	605a      	str	r2, [r3, #4]
    slow_pid.ki = SLOW_TRACE_KI;
 800448e:	4b11      	ldr	r3, [pc, #68]	; (80044d4 <slow_start+0x84>)
 8004490:	f04f 0200 	mov.w	r2, #0
 8004494:	609a      	str	r2, [r3, #8]
    slow_pid.kd = SLOW_TRACE_KD;
 8004496:	4b0f      	ldr	r3, [pc, #60]	; (80044d4 <slow_start+0x84>)
 8004498:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800449c:	60da      	str	r2, [r3, #12]

    /*  */
    length_start();
 800449e:	f7fe fca9 	bl	8002df4 <length_start>
    tracer_start();
 80044a2:	f001 f84d 	bl	8005540 <tracer_start>
    velotrace_start();
 80044a6:	f001 fa43 	bl	8005930 <velotrace_start>
    slowinglength = 0;
 80044aa:	4b0d      	ldr	r3, [pc, #52]	; (80044e0 <slow_start+0x90>)
 80044ac:	f04f 0200 	mov.w	r2, #0
 80044b0:	601a      	str	r2, [r3, #0]
    slow_enable = 1;
 80044b2:	4b0c      	ldr	r3, [pc, #48]	; (80044e4 <slow_start+0x94>)
 80044b4:	2201      	movs	r2, #1
 80044b6:	701a      	strb	r2, [r3, #0]
    //! 
    slow_start_point_global_length = length_read();
 80044b8:	f7fe fcce 	bl	8002e58 <length_read>
 80044bc:	eef0 7a40 	vmov.f32	s15, s0
 80044c0:	4b09      	ldr	r3, [pc, #36]	; (80044e8 <slow_start+0x98>)
 80044c2:	edc3 7a00 	vstr	s15, [r3]
}
 80044c6:	bf00      	nop
 80044c8:	3708      	adds	r7, #8
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	bf00      	nop
 80044d0:	2001dd88 	.word	0x2001dd88
 80044d4:	2001dd74 	.word	0x2001dd74
 80044d8:	3e99999a 	.word	0x3e99999a
 80044dc:	40400000 	.word	0x40400000
 80044e0:	2001dd98 	.word	0x2001dd98
 80044e4:	2001dd71 	.word	0x2001dd71
 80044e8:	2001dd6c 	.word	0x2001dd6c

080044ec <slow_print_default_pid>:
{
    return sigmoid(x, SLOW_SIGMOID_A, SLOW_LENGTH / 2);
}

void slow_print_default_pid()
{
 80044ec:	b480      	push	{r7}
 80044ee:	af00      	add	r7, sp, #0
#if D_SLOW
    // printf("slow > kp = %7.2f, ki = %7.2f, kd = %7.2f\r\n", slow_default_pid.kp, slow_default_pid.ki, slow_default_pid.kd);
    printf("slow > target = %7.2f\r\n", slow_default_pid.target);
#endif
}
 80044f0:	bf00      	nop
 80044f2:	46bd      	mov	sp, r7
 80044f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f8:	4770      	bx	lr
	...

080044fc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b082      	sub	sp, #8
 8004500:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004502:	2300      	movs	r3, #0
 8004504:	607b      	str	r3, [r7, #4]
 8004506:	4b12      	ldr	r3, [pc, #72]	; (8004550 <HAL_MspInit+0x54>)
 8004508:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800450a:	4a11      	ldr	r2, [pc, #68]	; (8004550 <HAL_MspInit+0x54>)
 800450c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004510:	6453      	str	r3, [r2, #68]	; 0x44
 8004512:	4b0f      	ldr	r3, [pc, #60]	; (8004550 <HAL_MspInit+0x54>)
 8004514:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004516:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800451a:	607b      	str	r3, [r7, #4]
 800451c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800451e:	2300      	movs	r3, #0
 8004520:	603b      	str	r3, [r7, #0]
 8004522:	4b0b      	ldr	r3, [pc, #44]	; (8004550 <HAL_MspInit+0x54>)
 8004524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004526:	4a0a      	ldr	r2, [pc, #40]	; (8004550 <HAL_MspInit+0x54>)
 8004528:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800452c:	6413      	str	r3, [r2, #64]	; 0x40
 800452e:	4b08      	ldr	r3, [pc, #32]	; (8004550 <HAL_MspInit+0x54>)
 8004530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004532:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004536:	603b      	str	r3, [r7, #0]
 8004538:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 15, 0);
 800453a:	2200      	movs	r2, #0
 800453c:	210f      	movs	r1, #15
 800453e:	f06f 0003 	mvn.w	r0, #3
 8004542:	f002 fa92 	bl	8006a6a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004546:	bf00      	nop
 8004548:	3708      	adds	r7, #8
 800454a:	46bd      	mov	sp, r7
 800454c:	bd80      	pop	{r7, pc}
 800454e:	bf00      	nop
 8004550:	40023800 	.word	0x40023800

08004554 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b08c      	sub	sp, #48	; 0x30
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800455c:	f107 031c 	add.w	r3, r7, #28
 8004560:	2200      	movs	r2, #0
 8004562:	601a      	str	r2, [r3, #0]
 8004564:	605a      	str	r2, [r3, #4]
 8004566:	609a      	str	r2, [r3, #8]
 8004568:	60da      	str	r2, [r3, #12]
 800456a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a49      	ldr	r2, [pc, #292]	; (8004698 <HAL_ADC_MspInit+0x144>)
 8004572:	4293      	cmp	r3, r2
 8004574:	f040 808c 	bne.w	8004690 <HAL_ADC_MspInit+0x13c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004578:	2300      	movs	r3, #0
 800457a:	61bb      	str	r3, [r7, #24]
 800457c:	4b47      	ldr	r3, [pc, #284]	; (800469c <HAL_ADC_MspInit+0x148>)
 800457e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004580:	4a46      	ldr	r2, [pc, #280]	; (800469c <HAL_ADC_MspInit+0x148>)
 8004582:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004586:	6453      	str	r3, [r2, #68]	; 0x44
 8004588:	4b44      	ldr	r3, [pc, #272]	; (800469c <HAL_ADC_MspInit+0x148>)
 800458a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800458c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004590:	61bb      	str	r3, [r7, #24]
 8004592:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004594:	2300      	movs	r3, #0
 8004596:	617b      	str	r3, [r7, #20]
 8004598:	4b40      	ldr	r3, [pc, #256]	; (800469c <HAL_ADC_MspInit+0x148>)
 800459a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800459c:	4a3f      	ldr	r2, [pc, #252]	; (800469c <HAL_ADC_MspInit+0x148>)
 800459e:	f043 0304 	orr.w	r3, r3, #4
 80045a2:	6313      	str	r3, [r2, #48]	; 0x30
 80045a4:	4b3d      	ldr	r3, [pc, #244]	; (800469c <HAL_ADC_MspInit+0x148>)
 80045a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045a8:	f003 0304 	and.w	r3, r3, #4
 80045ac:	617b      	str	r3, [r7, #20]
 80045ae:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045b0:	2300      	movs	r3, #0
 80045b2:	613b      	str	r3, [r7, #16]
 80045b4:	4b39      	ldr	r3, [pc, #228]	; (800469c <HAL_ADC_MspInit+0x148>)
 80045b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045b8:	4a38      	ldr	r2, [pc, #224]	; (800469c <HAL_ADC_MspInit+0x148>)
 80045ba:	f043 0301 	orr.w	r3, r3, #1
 80045be:	6313      	str	r3, [r2, #48]	; 0x30
 80045c0:	4b36      	ldr	r3, [pc, #216]	; (800469c <HAL_ADC_MspInit+0x148>)
 80045c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045c4:	f003 0301 	and.w	r3, r3, #1
 80045c8:	613b      	str	r3, [r7, #16]
 80045ca:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80045cc:	2300      	movs	r3, #0
 80045ce:	60fb      	str	r3, [r7, #12]
 80045d0:	4b32      	ldr	r3, [pc, #200]	; (800469c <HAL_ADC_MspInit+0x148>)
 80045d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045d4:	4a31      	ldr	r2, [pc, #196]	; (800469c <HAL_ADC_MspInit+0x148>)
 80045d6:	f043 0302 	orr.w	r3, r3, #2
 80045da:	6313      	str	r3, [r2, #48]	; 0x30
 80045dc:	4b2f      	ldr	r3, [pc, #188]	; (800469c <HAL_ADC_MspInit+0x148>)
 80045de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045e0:	f003 0302 	and.w	r3, r3, #2
 80045e4:	60fb      	str	r3, [r7, #12]
 80045e6:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80045e8:	233f      	movs	r3, #63	; 0x3f
 80045ea:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80045ec:	2303      	movs	r3, #3
 80045ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045f0:	2300      	movs	r3, #0
 80045f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045f4:	f107 031c 	add.w	r3, r7, #28
 80045f8:	4619      	mov	r1, r3
 80045fa:	4829      	ldr	r0, [pc, #164]	; (80046a0 <HAL_ADC_MspInit+0x14c>)
 80045fc:	f003 f920 	bl	8007840 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8004600:	23ff      	movs	r3, #255	; 0xff
 8004602:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004604:	2303      	movs	r3, #3
 8004606:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004608:	2300      	movs	r3, #0
 800460a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800460c:	f107 031c 	add.w	r3, r7, #28
 8004610:	4619      	mov	r1, r3
 8004612:	4824      	ldr	r0, [pc, #144]	; (80046a4 <HAL_ADC_MspInit+0x150>)
 8004614:	f003 f914 	bl	8007840 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004618:	2303      	movs	r3, #3
 800461a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800461c:	2303      	movs	r3, #3
 800461e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004620:	2300      	movs	r3, #0
 8004622:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004624:	f107 031c 	add.w	r3, r7, #28
 8004628:	4619      	mov	r1, r3
 800462a:	481f      	ldr	r0, [pc, #124]	; (80046a8 <HAL_ADC_MspInit+0x154>)
 800462c:	f003 f908 	bl	8007840 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8004630:	4b1e      	ldr	r3, [pc, #120]	; (80046ac <HAL_ADC_MspInit+0x158>)
 8004632:	4a1f      	ldr	r2, [pc, #124]	; (80046b0 <HAL_ADC_MspInit+0x15c>)
 8004634:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8004636:	4b1d      	ldr	r3, [pc, #116]	; (80046ac <HAL_ADC_MspInit+0x158>)
 8004638:	2200      	movs	r2, #0
 800463a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800463c:	4b1b      	ldr	r3, [pc, #108]	; (80046ac <HAL_ADC_MspInit+0x158>)
 800463e:	2200      	movs	r2, #0
 8004640:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004642:	4b1a      	ldr	r3, [pc, #104]	; (80046ac <HAL_ADC_MspInit+0x158>)
 8004644:	2200      	movs	r2, #0
 8004646:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004648:	4b18      	ldr	r3, [pc, #96]	; (80046ac <HAL_ADC_MspInit+0x158>)
 800464a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800464e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004650:	4b16      	ldr	r3, [pc, #88]	; (80046ac <HAL_ADC_MspInit+0x158>)
 8004652:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004656:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004658:	4b14      	ldr	r3, [pc, #80]	; (80046ac <HAL_ADC_MspInit+0x158>)
 800465a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800465e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004660:	4b12      	ldr	r3, [pc, #72]	; (80046ac <HAL_ADC_MspInit+0x158>)
 8004662:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004666:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004668:	4b10      	ldr	r3, [pc, #64]	; (80046ac <HAL_ADC_MspInit+0x158>)
 800466a:	2200      	movs	r2, #0
 800466c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800466e:	4b0f      	ldr	r3, [pc, #60]	; (80046ac <HAL_ADC_MspInit+0x158>)
 8004670:	2200      	movs	r2, #0
 8004672:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004674:	480d      	ldr	r0, [pc, #52]	; (80046ac <HAL_ADC_MspInit+0x158>)
 8004676:	f002 fa2f 	bl	8006ad8 <HAL_DMA_Init>
 800467a:	4603      	mov	r3, r0
 800467c:	2b00      	cmp	r3, #0
 800467e:	d001      	beq.n	8004684 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 8004680:	f7ff fbe2 	bl	8003e48 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	4a09      	ldr	r2, [pc, #36]	; (80046ac <HAL_ADC_MspInit+0x158>)
 8004688:	639a      	str	r2, [r3, #56]	; 0x38
 800468a:	4a08      	ldr	r2, [pc, #32]	; (80046ac <HAL_ADC_MspInit+0x158>)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004690:	bf00      	nop
 8004692:	3730      	adds	r7, #48	; 0x30
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}
 8004698:	40012000 	.word	0x40012000
 800469c:	40023800 	.word	0x40023800
 80046a0:	40020800 	.word	0x40020800
 80046a4:	40020000 	.word	0x40020000
 80046a8:	40020400 	.word	0x40020400
 80046ac:	20000648 	.word	0x20000648
 80046b0:	40026410 	.word	0x40026410

080046b4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b08a      	sub	sp, #40	; 0x28
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046bc:	f107 0314 	add.w	r3, r7, #20
 80046c0:	2200      	movs	r2, #0
 80046c2:	601a      	str	r2, [r3, #0]
 80046c4:	605a      	str	r2, [r3, #4]
 80046c6:	609a      	str	r2, [r3, #8]
 80046c8:	60da      	str	r2, [r3, #12]
 80046ca:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a19      	ldr	r2, [pc, #100]	; (8004738 <HAL_I2C_MspInit+0x84>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d12c      	bne.n	8004730 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80046d6:	2300      	movs	r3, #0
 80046d8:	613b      	str	r3, [r7, #16]
 80046da:	4b18      	ldr	r3, [pc, #96]	; (800473c <HAL_I2C_MspInit+0x88>)
 80046dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046de:	4a17      	ldr	r2, [pc, #92]	; (800473c <HAL_I2C_MspInit+0x88>)
 80046e0:	f043 0302 	orr.w	r3, r3, #2
 80046e4:	6313      	str	r3, [r2, #48]	; 0x30
 80046e6:	4b15      	ldr	r3, [pc, #84]	; (800473c <HAL_I2C_MspInit+0x88>)
 80046e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ea:	f003 0302 	and.w	r3, r3, #2
 80046ee:	613b      	str	r3, [r7, #16]
 80046f0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80046f2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80046f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80046f8:	2312      	movs	r3, #18
 80046fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80046fc:	2301      	movs	r3, #1
 80046fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004700:	2303      	movs	r3, #3
 8004702:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004704:	2304      	movs	r3, #4
 8004706:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004708:	f107 0314 	add.w	r3, r7, #20
 800470c:	4619      	mov	r1, r3
 800470e:	480c      	ldr	r0, [pc, #48]	; (8004740 <HAL_I2C_MspInit+0x8c>)
 8004710:	f003 f896 	bl	8007840 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004714:	2300      	movs	r3, #0
 8004716:	60fb      	str	r3, [r7, #12]
 8004718:	4b08      	ldr	r3, [pc, #32]	; (800473c <HAL_I2C_MspInit+0x88>)
 800471a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800471c:	4a07      	ldr	r2, [pc, #28]	; (800473c <HAL_I2C_MspInit+0x88>)
 800471e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004722:	6413      	str	r3, [r2, #64]	; 0x40
 8004724:	4b05      	ldr	r3, [pc, #20]	; (800473c <HAL_I2C_MspInit+0x88>)
 8004726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004728:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800472c:	60fb      	str	r3, [r7, #12]
 800472e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004730:	bf00      	nop
 8004732:	3728      	adds	r7, #40	; 0x28
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}
 8004738:	40005400 	.word	0x40005400
 800473c:	40023800 	.word	0x40023800
 8004740:	40020400 	.word	0x40020400

08004744 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b08a      	sub	sp, #40	; 0x28
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800474c:	f107 0314 	add.w	r3, r7, #20
 8004750:	2200      	movs	r2, #0
 8004752:	601a      	str	r2, [r3, #0]
 8004754:	605a      	str	r2, [r3, #4]
 8004756:	609a      	str	r2, [r3, #8]
 8004758:	60da      	str	r2, [r3, #12]
 800475a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a19      	ldr	r2, [pc, #100]	; (80047c8 <HAL_SPI_MspInit+0x84>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d12c      	bne.n	80047c0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004766:	2300      	movs	r3, #0
 8004768:	613b      	str	r3, [r7, #16]
 800476a:	4b18      	ldr	r3, [pc, #96]	; (80047cc <HAL_SPI_MspInit+0x88>)
 800476c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476e:	4a17      	ldr	r2, [pc, #92]	; (80047cc <HAL_SPI_MspInit+0x88>)
 8004770:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004774:	6413      	str	r3, [r2, #64]	; 0x40
 8004776:	4b15      	ldr	r3, [pc, #84]	; (80047cc <HAL_SPI_MspInit+0x88>)
 8004778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800477a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800477e:	613b      	str	r3, [r7, #16]
 8004780:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004782:	2300      	movs	r3, #0
 8004784:	60fb      	str	r3, [r7, #12]
 8004786:	4b11      	ldr	r3, [pc, #68]	; (80047cc <HAL_SPI_MspInit+0x88>)
 8004788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800478a:	4a10      	ldr	r2, [pc, #64]	; (80047cc <HAL_SPI_MspInit+0x88>)
 800478c:	f043 0302 	orr.w	r3, r3, #2
 8004790:	6313      	str	r3, [r2, #48]	; 0x30
 8004792:	4b0e      	ldr	r3, [pc, #56]	; (80047cc <HAL_SPI_MspInit+0x88>)
 8004794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004796:	f003 0302 	and.w	r3, r3, #2
 800479a:	60fb      	str	r3, [r7, #12]
 800479c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 800479e:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 80047a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047a4:	2302      	movs	r3, #2
 80047a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047a8:	2300      	movs	r3, #0
 80047aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047ac:	2303      	movs	r3, #3
 80047ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80047b0:	2305      	movs	r3, #5
 80047b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047b4:	f107 0314 	add.w	r3, r7, #20
 80047b8:	4619      	mov	r1, r3
 80047ba:	4805      	ldr	r0, [pc, #20]	; (80047d0 <HAL_SPI_MspInit+0x8c>)
 80047bc:	f003 f840 	bl	8007840 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80047c0:	bf00      	nop
 80047c2:	3728      	adds	r7, #40	; 0x28
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	40003800 	.word	0x40003800
 80047cc:	40023800 	.word	0x40023800
 80047d0:	40020400 	.word	0x40020400

080047d4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b08c      	sub	sp, #48	; 0x30
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047dc:	f107 031c 	add.w	r3, r7, #28
 80047e0:	2200      	movs	r2, #0
 80047e2:	601a      	str	r2, [r3, #0]
 80047e4:	605a      	str	r2, [r3, #4]
 80047e6:	609a      	str	r2, [r3, #8]
 80047e8:	60da      	str	r2, [r3, #12]
 80047ea:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a3e      	ldr	r2, [pc, #248]	; (80048ec <HAL_TIM_Encoder_MspInit+0x118>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d13d      	bne.n	8004872 <HAL_TIM_Encoder_MspInit+0x9e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80047f6:	2300      	movs	r3, #0
 80047f8:	61bb      	str	r3, [r7, #24]
 80047fa:	4b3d      	ldr	r3, [pc, #244]	; (80048f0 <HAL_TIM_Encoder_MspInit+0x11c>)
 80047fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047fe:	4a3c      	ldr	r2, [pc, #240]	; (80048f0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8004800:	f043 0301 	orr.w	r3, r3, #1
 8004804:	6453      	str	r3, [r2, #68]	; 0x44
 8004806:	4b3a      	ldr	r3, [pc, #232]	; (80048f0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8004808:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800480a:	f003 0301 	and.w	r3, r3, #1
 800480e:	61bb      	str	r3, [r7, #24]
 8004810:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004812:	2300      	movs	r3, #0
 8004814:	617b      	str	r3, [r7, #20]
 8004816:	4b36      	ldr	r3, [pc, #216]	; (80048f0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8004818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800481a:	4a35      	ldr	r2, [pc, #212]	; (80048f0 <HAL_TIM_Encoder_MspInit+0x11c>)
 800481c:	f043 0301 	orr.w	r3, r3, #1
 8004820:	6313      	str	r3, [r2, #48]	; 0x30
 8004822:	4b33      	ldr	r3, [pc, #204]	; (80048f0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8004824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004826:	f003 0301 	and.w	r3, r3, #1
 800482a:	617b      	str	r3, [r7, #20]
 800482c:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = Encoder1_A_Pin|Encoder1_B_Pin;
 800482e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004832:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004834:	2302      	movs	r3, #2
 8004836:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004838:	2300      	movs	r3, #0
 800483a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800483c:	2300      	movs	r3, #0
 800483e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004840:	2301      	movs	r3, #1
 8004842:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004844:	f107 031c 	add.w	r3, r7, #28
 8004848:	4619      	mov	r1, r3
 800484a:	482a      	ldr	r0, [pc, #168]	; (80048f4 <HAL_TIM_Encoder_MspInit+0x120>)
 800484c:	f002 fff8 	bl	8007840 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 8004850:	2200      	movs	r2, #0
 8004852:	2101      	movs	r1, #1
 8004854:	2019      	movs	r0, #25
 8004856:	f002 f908 	bl	8006a6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800485a:	2019      	movs	r0, #25
 800485c:	f002 f921 	bl	8006aa2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 8004860:	2200      	movs	r2, #0
 8004862:	2101      	movs	r1, #1
 8004864:	201a      	movs	r0, #26
 8004866:	f002 f900 	bl	8006a6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800486a:	201a      	movs	r0, #26
 800486c:	f002 f919 	bl	8006aa2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8004870:	e038      	b.n	80048e4 <HAL_TIM_Encoder_MspInit+0x110>
  else if(htim_encoder->Instance==TIM3)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4a20      	ldr	r2, [pc, #128]	; (80048f8 <HAL_TIM_Encoder_MspInit+0x124>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d133      	bne.n	80048e4 <HAL_TIM_Encoder_MspInit+0x110>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800487c:	2300      	movs	r3, #0
 800487e:	613b      	str	r3, [r7, #16]
 8004880:	4b1b      	ldr	r3, [pc, #108]	; (80048f0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8004882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004884:	4a1a      	ldr	r2, [pc, #104]	; (80048f0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8004886:	f043 0302 	orr.w	r3, r3, #2
 800488a:	6413      	str	r3, [r2, #64]	; 0x40
 800488c:	4b18      	ldr	r3, [pc, #96]	; (80048f0 <HAL_TIM_Encoder_MspInit+0x11c>)
 800488e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004890:	f003 0302 	and.w	r3, r3, #2
 8004894:	613b      	str	r3, [r7, #16]
 8004896:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004898:	2300      	movs	r3, #0
 800489a:	60fb      	str	r3, [r7, #12]
 800489c:	4b14      	ldr	r3, [pc, #80]	; (80048f0 <HAL_TIM_Encoder_MspInit+0x11c>)
 800489e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048a0:	4a13      	ldr	r2, [pc, #76]	; (80048f0 <HAL_TIM_Encoder_MspInit+0x11c>)
 80048a2:	f043 0302 	orr.w	r3, r3, #2
 80048a6:	6313      	str	r3, [r2, #48]	; 0x30
 80048a8:	4b11      	ldr	r3, [pc, #68]	; (80048f0 <HAL_TIM_Encoder_MspInit+0x11c>)
 80048aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ac:	f003 0302 	and.w	r3, r3, #2
 80048b0:	60fb      	str	r3, [r7, #12]
 80048b2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Encoder2_A_Pin|Encoder2_B_Pin;
 80048b4:	2330      	movs	r3, #48	; 0x30
 80048b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048b8:	2302      	movs	r3, #2
 80048ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048bc:	2300      	movs	r3, #0
 80048be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048c0:	2300      	movs	r3, #0
 80048c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80048c4:	2302      	movs	r3, #2
 80048c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048c8:	f107 031c 	add.w	r3, r7, #28
 80048cc:	4619      	mov	r1, r3
 80048ce:	480b      	ldr	r0, [pc, #44]	; (80048fc <HAL_TIM_Encoder_MspInit+0x128>)
 80048d0:	f002 ffb6 	bl	8007840 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 80048d4:	2200      	movs	r2, #0
 80048d6:	2101      	movs	r1, #1
 80048d8:	201d      	movs	r0, #29
 80048da:	f002 f8c6 	bl	8006a6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80048de:	201d      	movs	r0, #29
 80048e0:	f002 f8df 	bl	8006aa2 <HAL_NVIC_EnableIRQ>
}
 80048e4:	bf00      	nop
 80048e6:	3730      	adds	r7, #48	; 0x30
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bd80      	pop	{r7, pc}
 80048ec:	40010000 	.word	0x40010000
 80048f0:	40023800 	.word	0x40023800
 80048f4:	40020000 	.word	0x40020000
 80048f8:	40000400 	.word	0x40000400
 80048fc:	40020400 	.word	0x40020400

08004900 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b084      	sub	sp, #16
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a0e      	ldr	r2, [pc, #56]	; (8004948 <HAL_TIM_PWM_MspInit+0x48>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d115      	bne.n	800493e <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004912:	2300      	movs	r3, #0
 8004914:	60fb      	str	r3, [r7, #12]
 8004916:	4b0d      	ldr	r3, [pc, #52]	; (800494c <HAL_TIM_PWM_MspInit+0x4c>)
 8004918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800491a:	4a0c      	ldr	r2, [pc, #48]	; (800494c <HAL_TIM_PWM_MspInit+0x4c>)
 800491c:	f043 0304 	orr.w	r3, r3, #4
 8004920:	6413      	str	r3, [r2, #64]	; 0x40
 8004922:	4b0a      	ldr	r3, [pc, #40]	; (800494c <HAL_TIM_PWM_MspInit+0x4c>)
 8004924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004926:	f003 0304 	and.w	r3, r3, #4
 800492a:	60fb      	str	r3, [r7, #12]
 800492c:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 800492e:	2200      	movs	r2, #0
 8004930:	2101      	movs	r1, #1
 8004932:	201e      	movs	r0, #30
 8004934:	f002 f899 	bl	8006a6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004938:	201e      	movs	r0, #30
 800493a:	f002 f8b2 	bl	8006aa2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800493e:	bf00      	nop
 8004940:	3710      	adds	r7, #16
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}
 8004946:	bf00      	nop
 8004948:	40000800 	.word	0x40000800
 800494c:	40023800 	.word	0x40023800

08004950 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b088      	sub	sp, #32
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a42      	ldr	r2, [pc, #264]	; (8004a68 <HAL_TIM_Base_MspInit+0x118>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d116      	bne.n	8004990 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004962:	2300      	movs	r3, #0
 8004964:	61fb      	str	r3, [r7, #28]
 8004966:	4b41      	ldr	r3, [pc, #260]	; (8004a6c <HAL_TIM_Base_MspInit+0x11c>)
 8004968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800496a:	4a40      	ldr	r2, [pc, #256]	; (8004a6c <HAL_TIM_Base_MspInit+0x11c>)
 800496c:	f043 0310 	orr.w	r3, r3, #16
 8004970:	6413      	str	r3, [r2, #64]	; 0x40
 8004972:	4b3e      	ldr	r3, [pc, #248]	; (8004a6c <HAL_TIM_Base_MspInit+0x11c>)
 8004974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004976:	f003 0310 	and.w	r3, r3, #16
 800497a:	61fb      	str	r3, [r7, #28]
 800497c:	69fb      	ldr	r3, [r7, #28]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800497e:	2200      	movs	r2, #0
 8004980:	2101      	movs	r1, #1
 8004982:	2036      	movs	r0, #54	; 0x36
 8004984:	f002 f871 	bl	8006a6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004988:	2036      	movs	r0, #54	; 0x36
 800498a:	f002 f88a 	bl	8006aa2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 800498e:	e066      	b.n	8004a5e <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM7)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a36      	ldr	r2, [pc, #216]	; (8004a70 <HAL_TIM_Base_MspInit+0x120>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d116      	bne.n	80049c8 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800499a:	2300      	movs	r3, #0
 800499c:	61bb      	str	r3, [r7, #24]
 800499e:	4b33      	ldr	r3, [pc, #204]	; (8004a6c <HAL_TIM_Base_MspInit+0x11c>)
 80049a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049a2:	4a32      	ldr	r2, [pc, #200]	; (8004a6c <HAL_TIM_Base_MspInit+0x11c>)
 80049a4:	f043 0320 	orr.w	r3, r3, #32
 80049a8:	6413      	str	r3, [r2, #64]	; 0x40
 80049aa:	4b30      	ldr	r3, [pc, #192]	; (8004a6c <HAL_TIM_Base_MspInit+0x11c>)
 80049ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ae:	f003 0320 	and.w	r3, r3, #32
 80049b2:	61bb      	str	r3, [r7, #24]
 80049b4:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 80049b6:	2200      	movs	r2, #0
 80049b8:	2101      	movs	r1, #1
 80049ba:	2037      	movs	r0, #55	; 0x37
 80049bc:	f002 f855 	bl	8006a6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80049c0:	2037      	movs	r0, #55	; 0x37
 80049c2:	f002 f86e 	bl	8006aa2 <HAL_NVIC_EnableIRQ>
}
 80049c6:	e04a      	b.n	8004a5e <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM10)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a29      	ldr	r2, [pc, #164]	; (8004a74 <HAL_TIM_Base_MspInit+0x124>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d116      	bne.n	8004a00 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80049d2:	2300      	movs	r3, #0
 80049d4:	617b      	str	r3, [r7, #20]
 80049d6:	4b25      	ldr	r3, [pc, #148]	; (8004a6c <HAL_TIM_Base_MspInit+0x11c>)
 80049d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049da:	4a24      	ldr	r2, [pc, #144]	; (8004a6c <HAL_TIM_Base_MspInit+0x11c>)
 80049dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80049e0:	6453      	str	r3, [r2, #68]	; 0x44
 80049e2:	4b22      	ldr	r3, [pc, #136]	; (8004a6c <HAL_TIM_Base_MspInit+0x11c>)
 80049e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049ea:	617b      	str	r3, [r7, #20]
 80049ec:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 80049ee:	2200      	movs	r2, #0
 80049f0:	2101      	movs	r1, #1
 80049f2:	2019      	movs	r0, #25
 80049f4:	f002 f839 	bl	8006a6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80049f8:	2019      	movs	r0, #25
 80049fa:	f002 f852 	bl	8006aa2 <HAL_NVIC_EnableIRQ>
}
 80049fe:	e02e      	b.n	8004a5e <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM11)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a1c      	ldr	r2, [pc, #112]	; (8004a78 <HAL_TIM_Base_MspInit+0x128>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d116      	bne.n	8004a38 <HAL_TIM_Base_MspInit+0xe8>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	613b      	str	r3, [r7, #16]
 8004a0e:	4b17      	ldr	r3, [pc, #92]	; (8004a6c <HAL_TIM_Base_MspInit+0x11c>)
 8004a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a12:	4a16      	ldr	r2, [pc, #88]	; (8004a6c <HAL_TIM_Base_MspInit+0x11c>)
 8004a14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a18:	6453      	str	r3, [r2, #68]	; 0x44
 8004a1a:	4b14      	ldr	r3, [pc, #80]	; (8004a6c <HAL_TIM_Base_MspInit+0x11c>)
 8004a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a1e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a22:	613b      	str	r3, [r7, #16]
 8004a24:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 8004a26:	2200      	movs	r2, #0
 8004a28:	2101      	movs	r1, #1
 8004a2a:	201a      	movs	r0, #26
 8004a2c:	f002 f81d 	bl	8006a6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004a30:	201a      	movs	r0, #26
 8004a32:	f002 f836 	bl	8006aa2 <HAL_NVIC_EnableIRQ>
}
 8004a36:	e012      	b.n	8004a5e <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM14)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a0f      	ldr	r2, [pc, #60]	; (8004a7c <HAL_TIM_Base_MspInit+0x12c>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d10d      	bne.n	8004a5e <HAL_TIM_Base_MspInit+0x10e>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8004a42:	2300      	movs	r3, #0
 8004a44:	60fb      	str	r3, [r7, #12]
 8004a46:	4b09      	ldr	r3, [pc, #36]	; (8004a6c <HAL_TIM_Base_MspInit+0x11c>)
 8004a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a4a:	4a08      	ldr	r2, [pc, #32]	; (8004a6c <HAL_TIM_Base_MspInit+0x11c>)
 8004a4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a50:	6413      	str	r3, [r2, #64]	; 0x40
 8004a52:	4b06      	ldr	r3, [pc, #24]	; (8004a6c <HAL_TIM_Base_MspInit+0x11c>)
 8004a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a5a:	60fb      	str	r3, [r7, #12]
 8004a5c:	68fb      	ldr	r3, [r7, #12]
}
 8004a5e:	bf00      	nop
 8004a60:	3720      	adds	r7, #32
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}
 8004a66:	bf00      	nop
 8004a68:	40001000 	.word	0x40001000
 8004a6c:	40023800 	.word	0x40023800
 8004a70:	40001400 	.word	0x40001400
 8004a74:	40014400 	.word	0x40014400
 8004a78:	40014800 	.word	0x40014800
 8004a7c:	40002000 	.word	0x40002000

08004a80 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b088      	sub	sp, #32
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a88:	f107 030c 	add.w	r3, r7, #12
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	601a      	str	r2, [r3, #0]
 8004a90:	605a      	str	r2, [r3, #4]
 8004a92:	609a      	str	r2, [r3, #8]
 8004a94:	60da      	str	r2, [r3, #12]
 8004a96:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a12      	ldr	r2, [pc, #72]	; (8004ae8 <HAL_TIM_MspPostInit+0x68>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d11d      	bne.n	8004ade <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	60bb      	str	r3, [r7, #8]
 8004aa6:	4b11      	ldr	r3, [pc, #68]	; (8004aec <HAL_TIM_MspPostInit+0x6c>)
 8004aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aaa:	4a10      	ldr	r2, [pc, #64]	; (8004aec <HAL_TIM_MspPostInit+0x6c>)
 8004aac:	f043 0302 	orr.w	r3, r3, #2
 8004ab0:	6313      	str	r3, [r2, #48]	; 0x30
 8004ab2:	4b0e      	ldr	r3, [pc, #56]	; (8004aec <HAL_TIM_MspPostInit+0x6c>)
 8004ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ab6:	f003 0302 	and.w	r3, r3, #2
 8004aba:	60bb      	str	r3, [r7, #8]
 8004abc:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = DRV1_EN_Pin|DRV2_EN_Pin;
 8004abe:	23c0      	movs	r3, #192	; 0xc0
 8004ac0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ac2:	2302      	movs	r3, #2
 8004ac4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004aca:	2300      	movs	r3, #0
 8004acc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004ace:	2302      	movs	r3, #2
 8004ad0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ad2:	f107 030c 	add.w	r3, r7, #12
 8004ad6:	4619      	mov	r1, r3
 8004ad8:	4805      	ldr	r0, [pc, #20]	; (8004af0 <HAL_TIM_MspPostInit+0x70>)
 8004ada:	f002 feb1 	bl	8007840 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8004ade:	bf00      	nop
 8004ae0:	3720      	adds	r7, #32
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bd80      	pop	{r7, pc}
 8004ae6:	bf00      	nop
 8004ae8:	40000800 	.word	0x40000800
 8004aec:	40023800 	.word	0x40023800
 8004af0:	40020400 	.word	0x40020400

08004af4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b08a      	sub	sp, #40	; 0x28
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004afc:	f107 0314 	add.w	r3, r7, #20
 8004b00:	2200      	movs	r2, #0
 8004b02:	601a      	str	r2, [r3, #0]
 8004b04:	605a      	str	r2, [r3, #4]
 8004b06:	609a      	str	r2, [r3, #8]
 8004b08:	60da      	str	r2, [r3, #12]
 8004b0a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a19      	ldr	r2, [pc, #100]	; (8004b78 <HAL_UART_MspInit+0x84>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d12b      	bne.n	8004b6e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8004b16:	2300      	movs	r3, #0
 8004b18:	613b      	str	r3, [r7, #16]
 8004b1a:	4b18      	ldr	r3, [pc, #96]	; (8004b7c <HAL_UART_MspInit+0x88>)
 8004b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b1e:	4a17      	ldr	r2, [pc, #92]	; (8004b7c <HAL_UART_MspInit+0x88>)
 8004b20:	f043 0320 	orr.w	r3, r3, #32
 8004b24:	6453      	str	r3, [r2, #68]	; 0x44
 8004b26:	4b15      	ldr	r3, [pc, #84]	; (8004b7c <HAL_UART_MspInit+0x88>)
 8004b28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b2a:	f003 0320 	and.w	r3, r3, #32
 8004b2e:	613b      	str	r3, [r7, #16]
 8004b30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004b32:	2300      	movs	r3, #0
 8004b34:	60fb      	str	r3, [r7, #12]
 8004b36:	4b11      	ldr	r3, [pc, #68]	; (8004b7c <HAL_UART_MspInit+0x88>)
 8004b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b3a:	4a10      	ldr	r2, [pc, #64]	; (8004b7c <HAL_UART_MspInit+0x88>)
 8004b3c:	f043 0304 	orr.w	r3, r3, #4
 8004b40:	6313      	str	r3, [r2, #48]	; 0x30
 8004b42:	4b0e      	ldr	r3, [pc, #56]	; (8004b7c <HAL_UART_MspInit+0x88>)
 8004b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b46:	f003 0304 	and.w	r3, r3, #4
 8004b4a:	60fb      	str	r3, [r7, #12]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004b4e:	23c0      	movs	r3, #192	; 0xc0
 8004b50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b52:	2302      	movs	r3, #2
 8004b54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b56:	2300      	movs	r3, #0
 8004b58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b5a:	2303      	movs	r3, #3
 8004b5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004b5e:	2308      	movs	r3, #8
 8004b60:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b62:	f107 0314 	add.w	r3, r7, #20
 8004b66:	4619      	mov	r1, r3
 8004b68:	4805      	ldr	r0, [pc, #20]	; (8004b80 <HAL_UART_MspInit+0x8c>)
 8004b6a:	f002 fe69 	bl	8007840 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8004b6e:	bf00      	nop
 8004b70:	3728      	adds	r7, #40	; 0x28
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}
 8004b76:	bf00      	nop
 8004b78:	40011400 	.word	0x40011400
 8004b7c:	40023800 	.word	0x40023800
 8004b80:	40020800 	.word	0x40020800

08004b84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004b84:	b480      	push	{r7}
 8004b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004b88:	e7fe      	b.n	8004b88 <NMI_Handler+0x4>

08004b8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004b8a:	b480      	push	{r7}
 8004b8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004b8e:	e7fe      	b.n	8004b8e <HardFault_Handler+0x4>

08004b90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004b90:	b480      	push	{r7}
 8004b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004b94:	e7fe      	b.n	8004b94 <MemManage_Handler+0x4>

08004b96 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004b96:	b480      	push	{r7}
 8004b98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004b9a:	e7fe      	b.n	8004b9a <BusFault_Handler+0x4>

08004b9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004ba0:	e7fe      	b.n	8004ba0 <UsageFault_Handler+0x4>

08004ba2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004ba2:	b480      	push	{r7}
 8004ba4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004ba6:	bf00      	nop
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bae:	4770      	bx	lr

08004bb0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004bb4:	bf00      	nop
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbc:	4770      	bx	lr

08004bbe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004bbe:	b480      	push	{r7}
 8004bc0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004bc2:	bf00      	nop
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bca:	4770      	bx	lr

08004bcc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004bd0:	f001 f9cc 	bl	8005f6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004bd4:	bf00      	nop
 8004bd6:	bd80      	pop	{r7, pc}

08004bd8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004bdc:	4803      	ldr	r0, [pc, #12]	; (8004bec <TIM1_UP_TIM10_IRQHandler+0x14>)
 8004bde:	f004 ff82 	bl	8009ae6 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8004be2:	4803      	ldr	r0, [pc, #12]	; (8004bf0 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8004be4:	f004 ff7f 	bl	8009ae6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8004be8:	bf00      	nop
 8004bea:	bd80      	pop	{r7, pc}
 8004bec:	200006f0 	.word	0x200006f0
 8004bf0:	20000528 	.word	0x20000528

08004bf4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004bf8:	4803      	ldr	r0, [pc, #12]	; (8004c08 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8004bfa:	f004 ff74 	bl	8009ae6 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8004bfe:	4803      	ldr	r0, [pc, #12]	; (8004c0c <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8004c00:	f004 ff71 	bl	8009ae6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8004c04:	bf00      	nop
 8004c06:	bd80      	pop	{r7, pc}
 8004c08:	200006f0 	.word	0x200006f0
 8004c0c:	20000600 	.word	0x20000600

08004c10 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004c14:	4802      	ldr	r0, [pc, #8]	; (8004c20 <TIM3_IRQHandler+0x10>)
 8004c16:	f004 ff66 	bl	8009ae6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004c1a:	bf00      	nop
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	20000570 	.word	0x20000570

08004c24 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004c28:	4802      	ldr	r0, [pc, #8]	; (8004c34 <TIM4_IRQHandler+0x10>)
 8004c2a:	f004 ff5c 	bl	8009ae6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004c2e:	bf00      	nop
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	bf00      	nop
 8004c34:	2000048c 	.word	0x2000048c

08004c38 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004c3c:	4802      	ldr	r0, [pc, #8]	; (8004c48 <TIM6_DAC_IRQHandler+0x10>)
 8004c3e:	f004 ff52 	bl	8009ae6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004c42:	bf00      	nop
 8004c44:	bd80      	pop	{r7, pc}
 8004c46:	bf00      	nop
 8004c48:	200006a8 	.word	0x200006a8

08004c4c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004c50:	4802      	ldr	r0, [pc, #8]	; (8004c5c <TIM7_IRQHandler+0x10>)
 8004c52:	f004 ff48 	bl	8009ae6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8004c56:	bf00      	nop
 8004c58:	bd80      	pop	{r7, pc}
 8004c5a:	bf00      	nop
 8004c5c:	200007c4 	.word	0x200007c4

08004c60 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004c64:	4802      	ldr	r0, [pc, #8]	; (8004c70 <DMA2_Stream0_IRQHandler+0x10>)
 8004c66:	f002 f8ad 	bl	8006dc4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004c6a:	bf00      	nop
 8004c6c:	bd80      	pop	{r7, pc}
 8004c6e:	bf00      	nop
 8004c70:	20000648 	.word	0x20000648

08004c74 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b086      	sub	sp, #24
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	60f8      	str	r0, [r7, #12]
 8004c7c:	60b9      	str	r1, [r7, #8]
 8004c7e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c80:	2300      	movs	r3, #0
 8004c82:	617b      	str	r3, [r7, #20]
 8004c84:	e00a      	b.n	8004c9c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004c86:	f3af 8000 	nop.w
 8004c8a:	4601      	mov	r1, r0
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	1c5a      	adds	r2, r3, #1
 8004c90:	60ba      	str	r2, [r7, #8]
 8004c92:	b2ca      	uxtb	r2, r1
 8004c94:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c96:	697b      	ldr	r3, [r7, #20]
 8004c98:	3301      	adds	r3, #1
 8004c9a:	617b      	str	r3, [r7, #20]
 8004c9c:	697a      	ldr	r2, [r7, #20]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	dbf0      	blt.n	8004c86 <_read+0x12>
	}

return len;
 8004ca4:	687b      	ldr	r3, [r7, #4]
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	3718      	adds	r7, #24
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}

08004cae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004cae:	b580      	push	{r7, lr}
 8004cb0:	b086      	sub	sp, #24
 8004cb2:	af00      	add	r7, sp, #0
 8004cb4:	60f8      	str	r0, [r7, #12]
 8004cb6:	60b9      	str	r1, [r7, #8]
 8004cb8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004cba:	2300      	movs	r3, #0
 8004cbc:	617b      	str	r3, [r7, #20]
 8004cbe:	e009      	b.n	8004cd4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	1c5a      	adds	r2, r3, #1
 8004cc4:	60ba      	str	r2, [r7, #8]
 8004cc6:	781b      	ldrb	r3, [r3, #0]
 8004cc8:	4618      	mov	r0, r3
 8004cca:	f7ff f98f 	bl	8003fec <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	3301      	adds	r3, #1
 8004cd2:	617b      	str	r3, [r7, #20]
 8004cd4:	697a      	ldr	r2, [r7, #20]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	dbf1      	blt.n	8004cc0 <_write+0x12>
	}
	return len;
 8004cdc:	687b      	ldr	r3, [r7, #4]
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	3718      	adds	r7, #24
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd80      	pop	{r7, pc}

08004ce6 <_close>:

int _close(int file)
{
 8004ce6:	b480      	push	{r7}
 8004ce8:	b083      	sub	sp, #12
 8004cea:	af00      	add	r7, sp, #0
 8004cec:	6078      	str	r0, [r7, #4]
	return -1;
 8004cee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	370c      	adds	r7, #12
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfc:	4770      	bx	lr

08004cfe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004cfe:	b480      	push	{r7}
 8004d00:	b083      	sub	sp, #12
 8004d02:	af00      	add	r7, sp, #0
 8004d04:	6078      	str	r0, [r7, #4]
 8004d06:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004d0e:	605a      	str	r2, [r3, #4]
	return 0;
 8004d10:	2300      	movs	r3, #0
}
 8004d12:	4618      	mov	r0, r3
 8004d14:	370c      	adds	r7, #12
 8004d16:	46bd      	mov	sp, r7
 8004d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1c:	4770      	bx	lr

08004d1e <_isatty>:

int _isatty(int file)
{
 8004d1e:	b480      	push	{r7}
 8004d20:	b083      	sub	sp, #12
 8004d22:	af00      	add	r7, sp, #0
 8004d24:	6078      	str	r0, [r7, #4]
	return 1;
 8004d26:	2301      	movs	r3, #1
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	370c      	adds	r7, #12
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d32:	4770      	bx	lr

08004d34 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004d34:	b480      	push	{r7}
 8004d36:	b085      	sub	sp, #20
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	60f8      	str	r0, [r7, #12]
 8004d3c:	60b9      	str	r1, [r7, #8]
 8004d3e:	607a      	str	r2, [r7, #4]
	return 0;
 8004d40:	2300      	movs	r3, #0
}
 8004d42:	4618      	mov	r0, r3
 8004d44:	3714      	adds	r7, #20
 8004d46:	46bd      	mov	sp, r7
 8004d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4c:	4770      	bx	lr
	...

08004d50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b086      	sub	sp, #24
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004d58:	4a14      	ldr	r2, [pc, #80]	; (8004dac <_sbrk+0x5c>)
 8004d5a:	4b15      	ldr	r3, [pc, #84]	; (8004db0 <_sbrk+0x60>)
 8004d5c:	1ad3      	subs	r3, r2, r3
 8004d5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004d64:	4b13      	ldr	r3, [pc, #76]	; (8004db4 <_sbrk+0x64>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d102      	bne.n	8004d72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004d6c:	4b11      	ldr	r3, [pc, #68]	; (8004db4 <_sbrk+0x64>)
 8004d6e:	4a12      	ldr	r2, [pc, #72]	; (8004db8 <_sbrk+0x68>)
 8004d70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004d72:	4b10      	ldr	r3, [pc, #64]	; (8004db4 <_sbrk+0x64>)
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	4413      	add	r3, r2
 8004d7a:	693a      	ldr	r2, [r7, #16]
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d207      	bcs.n	8004d90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004d80:	f005 fed4 	bl	800ab2c <__errno>
 8004d84:	4602      	mov	r2, r0
 8004d86:	230c      	movs	r3, #12
 8004d88:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8004d8a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004d8e:	e009      	b.n	8004da4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004d90:	4b08      	ldr	r3, [pc, #32]	; (8004db4 <_sbrk+0x64>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004d96:	4b07      	ldr	r3, [pc, #28]	; (8004db4 <_sbrk+0x64>)
 8004d98:	681a      	ldr	r2, [r3, #0]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	4413      	add	r3, r2
 8004d9e:	4a05      	ldr	r2, [pc, #20]	; (8004db4 <_sbrk+0x64>)
 8004da0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004da2:	68fb      	ldr	r3, [r7, #12]
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	3718      	adds	r7, #24
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd80      	pop	{r7, pc}
 8004dac:	20020000 	.word	0x20020000
 8004db0:	00000400 	.word	0x00000400
 8004db4:	20000200 	.word	0x20000200
 8004db8:	2001de50 	.word	0x2001de50

08004dbc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004dc0:	4b08      	ldr	r3, [pc, #32]	; (8004de4 <SystemInit+0x28>)
 8004dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dc6:	4a07      	ldr	r2, [pc, #28]	; (8004de4 <SystemInit+0x28>)
 8004dc8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004dcc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004dd0:	4b04      	ldr	r3, [pc, #16]	; (8004de4 <SystemInit+0x28>)
 8004dd2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004dd6:	609a      	str	r2, [r3, #8]
#endif
}
 8004dd8:	bf00      	nop
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de0:	4770      	bx	lr
 8004de2:	bf00      	nop
 8004de4:	e000ed00 	.word	0xe000ed00

08004de8 <tim10_init>:
float samplingtime_s;
uint32_t __debug_tim10_count__, __debug_tim10_count_2__;

/* only use in main.c */
void tim10_init()
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	af00      	add	r7, sp, #0
	samplingtime_s = TIM10_TIME_MS / (float) 1000;
 8004dec:	4b0f      	ldr	r3, [pc, #60]	; (8004e2c <tim10_init+0x44>)
 8004dee:	4a10      	ldr	r2, [pc, #64]	; (8004e30 <tim10_init+0x48>)
 8004df0:	601a      	str	r2, [r3, #0]
	samplingtime_ms = TIM10_TIME_MS;
 8004df2:	4b10      	ldr	r3, [pc, #64]	; (8004e34 <tim10_init+0x4c>)
 8004df4:	2201      	movs	r2, #1
 8004df6:	601a      	str	r2, [r3, #0]
	length_init(samplingtime_ms);
 8004df8:	4b0e      	ldr	r3, [pc, #56]	; (8004e34 <tim10_init+0x4c>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	b29b      	uxth	r3, r3
 8004dfe:	4618      	mov	r0, r3
 8004e00:	f7fd ffe4 	bl	8002dcc <length_init>
	section_length_init(samplingtime_ms);
 8004e04:	4b0b      	ldr	r3, [pc, #44]	; (8004e34 <tim10_init+0x4c>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	b29b      	uxth	r3, r3
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f7ff f932 	bl	8004074 <section_length_init>
	course_init(samplingtime_ms);
 8004e10:	4b08      	ldr	r3, [pc, #32]	; (8004e34 <tim10_init+0x4c>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	b29b      	uxth	r3, r3
 8004e16:	4618      	mov	r0, r3
 8004e18:	f7fc ff98 	bl	8001d4c <course_init>
	velotrace_init(1);
 8004e1c:	2001      	movs	r0, #1
 8004e1e:	f000 fd71 	bl	8005904 <velotrace_init>
	HAL_TIM_Base_Stop_IT(&htim10);
 8004e22:	4805      	ldr	r0, [pc, #20]	; (8004e38 <tim10_init+0x50>)
 8004e24:	f004 fae0 	bl	80093e8 <HAL_TIM_Base_Stop_IT>
}
 8004e28:	bf00      	nop
 8004e2a:	bd80      	pop	{r7, pc}
 8004e2c:	2001dd54 	.word	0x2001dd54
 8004e30:	3a83126f 	.word	0x3a83126f
 8004e34:	2001ddb0 	.word	0x2001ddb0
 8004e38:	20000528 	.word	0x20000528

08004e3c <tim10_start>:

void tim10_start()
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	af00      	add	r7, sp, #0
	tim10_left = 0;
 8004e40:	4b10      	ldr	r3, [pc, #64]	; (8004e84 <tim10_start+0x48>)
 8004e42:	f04f 0200 	mov.w	r2, #0
 8004e46:	601a      	str	r2, [r3, #0]
	tim10_right = 0;
 8004e48:	4b0f      	ldr	r3, [pc, #60]	; (8004e88 <tim10_start+0x4c>)
 8004e4a:	f04f 0200 	mov.w	r2, #0
 8004e4e:	601a      	str	r2, [r3, #0]
	__debug_tim10_count__ = 0;
 8004e50:	4b0e      	ldr	r3, [pc, #56]	; (8004e8c <tim10_start+0x50>)
 8004e52:	2200      	movs	r2, #0
 8004e54:	601a      	str	r2, [r3, #0]
	__debug_tim10_count_2__ = 0;
 8004e56:	4b0e      	ldr	r3, [pc, #56]	; (8004e90 <tim10_start+0x54>)
 8004e58:	2200      	movs	r2, #0
 8004e5a:	601a      	str	r2, [r3, #0]
	course_start();
 8004e5c:	f7fc ff8a 	bl	8001d74 <course_start>
	length_start();
 8004e60:	f7fd ffc8 	bl	8002df4 <length_start>
	section_length_start();
 8004e64:	f7ff f913 	bl	800408e <section_length_start>
	velotrace_start();
 8004e68:	f000 fd62 	bl	8005930 <velotrace_start>
	slow_start(velotrace_read_values());
 8004e6c:	f000 ff12 	bl	8005c94 <velotrace_read_values>
 8004e70:	4603      	mov	r3, r0
 8004e72:	4618      	mov	r0, r3
 8004e74:	f7ff faec 	bl	8004450 <slow_start>
	HAL_TIM_Base_Start_IT(&htim10);
 8004e78:	4806      	ldr	r0, [pc, #24]	; (8004e94 <tim10_start+0x58>)
 8004e7a:	f004 fa45 	bl	8009308 <HAL_TIM_Base_Start_IT>
}
 8004e7e:	bf00      	nop
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	2001dda8 	.word	0x2001dda8
 8004e88:	2001ddb4 	.word	0x2001ddb4
 8004e8c:	2001dd9c 	.word	0x2001dd9c
 8004e90:	2001dda4 	.word	0x2001dda4
 8004e94:	20000528 	.word	0x20000528

08004e98 <tim10_stop>:

void tim10_stop()
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim10);
 8004e9c:	4806      	ldr	r0, [pc, #24]	; (8004eb8 <tim10_stop+0x20>)
 8004e9e:	f004 faa3 	bl	80093e8 <HAL_TIM_Base_Stop_IT>
	velotrace_stop();
 8004ea2:	f000 fdeb 	bl	8005a7c <velotrace_stop>
	section_length_stop();
 8004ea6:	f7ff f8fc 	bl	80040a2 <section_length_stop>
	length_stop();
 8004eaa:	f7fd ffb5 	bl	8002e18 <length_stop>
	course_stop();
 8004eae:	f7fc ff95 	bl	8001ddc <course_stop>
}
 8004eb2:	bf00      	nop
 8004eb4:	bd80      	pop	{r7, pc}
 8004eb6:	bf00      	nop
 8004eb8:	20000528 	.word	0x20000528

08004ebc <tim10_main>:
	section_length_fin();
	HAL_TIM_Base_Stop_IT(&htim10);
}

void tim10_main()
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b082      	sub	sp, #8
 8004ec0:	af00      	add	r7, sp, #0
	PlayMode rrpm;
	//! 
	course_update_section_degree();
 8004ec2:	f7fc ffad 	bl	8001e20 <course_update_section_degree>
	//! 
	length_update();
 8004ec6:	f7fe f833 	bl	8002f30 <length_update>
	//! 
	section_length_update();
 8004eca:	f7ff f971 	bl	80041b0 <section_length_update>
	//! 
	tim10_update_values();
 8004ece:	f000 f81b 	bl	8004f08 <tim10_update_values>
	rrpm = rotary_read_playmode();
 8004ed2:	f7fc fb29 	bl	8001528 <rotary_read_playmode>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	71fb      	strb	r3, [r7, #7]
	__debug_tim10_count_2__ = __debug_tim10_count_2__ + 1;
 8004eda:	4b0a      	ldr	r3, [pc, #40]	; (8004f04 <tim10_main+0x48>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	3301      	adds	r3, #1
 8004ee0:	4a08      	ldr	r2, [pc, #32]	; (8004f04 <tim10_main+0x48>)
 8004ee2:	6013      	str	r3, [r2, #0]
			course_state_function();
			__debug_tim10_count__ = __debug_tim10_count__ + 1;
		}
	}
#endif
	if(rotary_read_playmode() == velotrace_tuning_2)
 8004ee4:	f7fc fb20 	bl	8001528 <rotary_read_playmode>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	2b07      	cmp	r3, #7
 8004eec:	d106      	bne.n	8004efc <tim10_main+0x40>
	{
		if(virtual_marker_read_markerstate() == straight)
 8004eee:	f000 ffa1 	bl	8005e34 <virtual_marker_read_markerstate>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d101      	bne.n	8004efc <tim10_main+0x40>
		{
			velotrace_gain_tuning();
 8004ef8:	f000 ff4c 	bl	8005d94 <velotrace_gain_tuning>
		}
	}
}
 8004efc:	bf00      	nop
 8004efe:	3708      	adds	r7, #8
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}
 8004f04:	2001dda4 	.word	0x2001dda4

08004f08 <tim10_update_values>:

//! tim10_main 
//! 
void tim10_update_values()
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	af00      	add	r7, sp, #0
	{
		slow_main();
	}
#endif

	tim10_left  = velotrace_solve(velocity_read());
 8004f0c:	f7fd ffda 	bl	8002ec4 <velocity_read>
 8004f10:	eef0 7a40 	vmov.f32	s15, s0
 8004f14:	eeb0 0a67 	vmov.f32	s0, s15
 8004f18:	f000 fec6 	bl	8005ca8 <velotrace_solve>
 8004f1c:	eef0 7a40 	vmov.f32	s15, s0
 8004f20:	4b04      	ldr	r3, [pc, #16]	; (8004f34 <tim10_update_values+0x2c>)
 8004f22:	edc3 7a00 	vstr	s15, [r3]
	tim10_right = tim10_left;
 8004f26:	4b03      	ldr	r3, [pc, #12]	; (8004f34 <tim10_update_values+0x2c>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a03      	ldr	r2, [pc, #12]	; (8004f38 <tim10_update_values+0x30>)
 8004f2c:	6013      	str	r3, [r2, #0]
}
 8004f2e:	bf00      	nop
 8004f30:	bd80      	pop	{r7, pc}
 8004f32:	bf00      	nop
 8004f34:	2001dda8 	.word	0x2001dda8
 8004f38:	2001ddb4 	.word	0x2001ddb4

08004f3c <tim10_read_left>:

float tim10_read_left()
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	af00      	add	r7, sp, #0
	return tim10_left;
 8004f40:	4b04      	ldr	r3, [pc, #16]	; (8004f54 <tim10_read_left+0x18>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	ee07 3a90 	vmov	s15, r3
}
 8004f48:	eeb0 0a67 	vmov.f32	s0, s15
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f52:	4770      	bx	lr
 8004f54:	2001dda8 	.word	0x2001dda8

08004f58 <tim10_read_right>:

float tim10_read_right()
{
 8004f58:	b480      	push	{r7}
 8004f5a:	af00      	add	r7, sp, #0
	return tim10_right;
 8004f5c:	4b04      	ldr	r3, [pc, #16]	; (8004f70 <tim10_read_right+0x18>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	ee07 3a90 	vmov	s15, r3
}
 8004f64:	eeb0 0a67 	vmov.f32	s0, s15
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6e:	4770      	bx	lr
 8004f70:	2001ddb4 	.word	0x2001ddb4

08004f74 <tim10_d_print>:

void tim10_d_print()
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	af00      	add	r7, sp, #0
#if D_TIM10
	// printf("tim10_left = %f, tim10_right = %f\r\n", tim10_left, tim10_right);
	printf("__debug_tim10_count  __ = %16ld\r\n__debug_tim10_count_2__ = %16ld\r\n", __debug_tim10_count__, __debug_tim10_count_2__);
#endif
	length_d_print();
 8004f78:	f7fe f828 	bl	8002fcc <length_d_print>
	course_d_print();
 8004f7c:	f7fd f892 	bl	80020a4 <course_d_print>
	velotrace_print_values();
 8004f80:	f000 ff00 	bl	8005d84 <velotrace_print_values>
	section_length_d_print();
 8004f84:	f7ff f938 	bl	80041f8 <section_length_d_print>
	slow_print_default_pid();
 8004f88:	f7ff fab0 	bl	80044ec <slow_print_default_pid>
}
 8004f8c:	bf00      	nop
 8004f8e:	bd80      	pop	{r7, pc}

08004f90 <tim11_init>:
#include "tim11.h"

uint8_t rotary_value;

void tim11_init()
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	af00      	add	r7, sp, #0
    switch_init();
 8004f94:	f7fc fbc8 	bl	8001728 <switch_init>
	HAL_TIM_Base_Start_IT(&htim11);	// 1ms	// ROTARY SWITCH
 8004f98:	4803      	ldr	r0, [pc, #12]	; (8004fa8 <tim11_init+0x18>)
 8004f9a:	f004 f9b5 	bl	8009308 <HAL_TIM_Base_Start_IT>
    rotary_init();
 8004f9e:	f7fc faaf 	bl	8001500 <rotary_init>
}
 8004fa2:	bf00      	nop
 8004fa4:	bd80      	pop	{r7, pc}
 8004fa6:	bf00      	nop
 8004fa8:	20000600 	.word	0x20000600

08004fac <tim11_main>:

void tim11_main()
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	af00      	add	r7, sp, #0
    //! 1ms
    time_update_ms(1);
 8004fb0:	2001      	movs	r0, #1
 8004fb2:	f000 fa65 	bl	8005480 <time_update_ms>
    switch_enter();
 8004fb6:	f7fc fc06 	bl	80017c6 <switch_enter>
    rotary_set_value();
 8004fba:	f7fc fac1 	bl	8001540 <rotary_set_value>
}
 8004fbe:	bf00      	nop
 8004fc0:	bd80      	pop	{r7, pc}
	...

08004fc4 <tim6_init>:

SideSensorState tim6_markerstate_before;
uint8_t debug_num;

void tim6_init()
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	af00      	add	r7, sp, #0
    motor_init();
 8004fc8:	f7fe ff42 	bl	8003e50 <motor_init>
    virtual_marker_init();
 8004fcc:	f000 ff02 	bl	8005dd4 <virtual_marker_init>
    HAL_TIM_Base_Stop_IT(&htim6);
 8004fd0:	4803      	ldr	r0, [pc, #12]	; (8004fe0 <tim6_init+0x1c>)
 8004fd2:	f004 fa09 	bl	80093e8 <HAL_TIM_Base_Stop_IT>
    debug_num = 0;
 8004fd6:	4b03      	ldr	r3, [pc, #12]	; (8004fe4 <tim6_init+0x20>)
 8004fd8:	2200      	movs	r2, #0
 8004fda:	701a      	strb	r2, [r3, #0]
}
 8004fdc:	bf00      	nop
 8004fde:	bd80      	pop	{r7, pc}
 8004fe0:	200006a8 	.word	0x200006a8
 8004fe4:	2001ddb9 	.word	0x2001ddb9

08004fe8 <tim6_start>:

void tim6_start()
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	af00      	add	r7, sp, #0
#if D_TIM6
    leftmotor = 0;
    rightmotor = 0;
#endif
    virtual_marker_start();
 8004fec:	f000 fef8 	bl	8005de0 <virtual_marker_start>
    fixed_section_start();
 8004ff0:	f7fd fd6c 	bl	8002acc <fixed_section_start>
    motor_start();
 8004ff4:	f7fe ff34 	bl	8003e60 <motor_start>
	HAL_TIM_Base_Start_IT(&htim6);	// PID
 8004ff8:	4805      	ldr	r0, [pc, #20]	; (8005010 <tim6_start+0x28>)
 8004ffa:	f004 f985 	bl	8009308 <HAL_TIM_Base_Start_IT>
    debug_num += 0b1;
 8004ffe:	4b05      	ldr	r3, [pc, #20]	; (8005014 <tim6_start+0x2c>)
 8005000:	781b      	ldrb	r3, [r3, #0]
 8005002:	3301      	adds	r3, #1
 8005004:	b2da      	uxtb	r2, r3
 8005006:	4b03      	ldr	r3, [pc, #12]	; (8005014 <tim6_start+0x2c>)
 8005008:	701a      	strb	r2, [r3, #0]
}
 800500a:	bf00      	nop
 800500c:	bd80      	pop	{r7, pc}
 800500e:	bf00      	nop
 8005010:	200006a8 	.word	0x200006a8
 8005014:	2001ddb9 	.word	0x2001ddb9

08005018 <tim6_stop>:

void tim6_stop()
{
 8005018:	b580      	push	{r7, lr}
 800501a:	af00      	add	r7, sp, #0
    motor_stop();
 800501c:	f7fe ff32 	bl	8003e84 <motor_stop>
	HAL_TIM_Base_Stop_IT(&htim6);
 8005020:	4807      	ldr	r0, [pc, #28]	; (8005040 <tim6_stop+0x28>)
 8005022:	f004 f9e1 	bl	80093e8 <HAL_TIM_Base_Stop_IT>
    course_stop();
 8005026:	f7fc fed9 	bl	8001ddc <course_stop>
    virtual_marker_stop();
 800502a:	f000 fee9 	bl	8005e00 <virtual_marker_stop>
    debug_num += 0b10;
 800502e:	4b05      	ldr	r3, [pc, #20]	; (8005044 <tim6_stop+0x2c>)
 8005030:	781b      	ldrb	r3, [r3, #0]
 8005032:	3302      	adds	r3, #2
 8005034:	b2da      	uxtb	r2, r3
 8005036:	4b03      	ldr	r3, [pc, #12]	; (8005044 <tim6_stop+0x2c>)
 8005038:	701a      	strb	r2, [r3, #0]
}
 800503a:	bf00      	nop
 800503c:	bd80      	pop	{r7, pc}
 800503e:	bf00      	nop
 8005040:	200006a8 	.word	0x200006a8
 8005044:	2001ddb9 	.word	0x2001ddb9

08005048 <tim6_main>:

void tim6_main()
{
 8005048:	b580      	push	{r7, lr}
 800504a:	ed2d 8b02 	vpush	{d8}
 800504e:	b084      	sub	sp, #16
 8005050:	af00      	add	r7, sp, #0
    #endif
    SideSensorState markerstate;
    SideSensorState markerstate_volatile;
    PlayMode playmode;

    playmode = rotary_read_playmode();
 8005052:	f7fc fa69 	bl	8001528 <rotary_read_playmode>
 8005056:	4603      	mov	r3, r0
 8005058:	71fb      	strb	r3, [r7, #7]

    //! 
    //!  virtual_marker_read_markerstate() / virtual_marker_read_markerstate_volatile() 
    virtual_marker_main();
 800505a:	f000 fec9 	bl	8005df0 <virtual_marker_main>
    //! 
    markerstate = virtual_marker_read_markerstate();
 800505e:	f000 fee9 	bl	8005e34 <virtual_marker_read_markerstate>
 8005062:	4603      	mov	r3, r0
 8005064:	71bb      	strb	r3, [r7, #6]
    //!  virtual_marker_main() 
    markerstate_volatile = virtual_marker_read_markerstate_volatile();
 8005066:	f000 fef1 	bl	8005e4c <virtual_marker_read_markerstate_volatile>
 800506a:	4603      	mov	r3, r0
 800506c:	717b      	strb	r3, [r7, #5]

    debug_num = 0;
 800506e:	4b4f      	ldr	r3, [pc, #316]	; (80051ac <tim6_main+0x164>)
 8005070:	2200      	movs	r2, #0
 8005072:	701a      	strb	r2, [r3, #0]
    debug_num += 0b100;
 8005074:	4b4d      	ldr	r3, [pc, #308]	; (80051ac <tim6_main+0x164>)
 8005076:	781b      	ldrb	r3, [r3, #0]
 8005078:	3304      	adds	r3, #4
 800507a:	b2da      	uxtb	r2, r3
 800507c:	4b4b      	ldr	r3, [pc, #300]	; (80051ac <tim6_main+0x164>)
 800507e:	701a      	strb	r2, [r3, #0]
    if(motor_read_enable() && playmode != motor_free)
 8005080:	f7fe ff28 	bl	8003ed4 <motor_read_enable>
 8005084:	4603      	mov	r3, r0
 8005086:	2b00      	cmp	r3, #0
 8005088:	d05e      	beq.n	8005148 <tim6_main+0x100>
 800508a:	79fb      	ldrb	r3, [r7, #7]
 800508c:	2b04      	cmp	r3, #4
 800508e:	d05b      	beq.n	8005148 <tim6_main+0x100>
    {
        #if !(TRACER_TUNING || VELOTRACE_TUNING)
        switch(playmode)
 8005090:	79fb      	ldrb	r3, [r7, #7]
 8005092:	2b05      	cmp	r3, #5
 8005094:	d002      	beq.n	800509c <tim6_main+0x54>
 8005096:	2b06      	cmp	r3, #6
 8005098:	d01b      	beq.n	80050d2 <tim6_main+0x8a>
 800509a:	e035      	b.n	8005108 <tim6_main+0xc0>
        {
            case tracer_tuning:
                leftmotor   = 0 + tim7_read_left();
 800509c:	f000 f9ac 	bl	80053f8 <tim7_read_left>
 80050a0:	eeb0 7a40 	vmov.f32	s14, s0
 80050a4:	eddf 7a42 	vldr	s15, [pc, #264]	; 80051b0 <tim6_main+0x168>
 80050a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80050ac:	edc7 7a03 	vstr	s15, [r7, #12]
                rightmotor  = 0 + tim7_read_right();
 80050b0:	f000 f9b0 	bl	8005414 <tim7_read_right>
 80050b4:	eeb0 7a40 	vmov.f32	s14, s0
 80050b8:	eddf 7a3d 	vldr	s15, [pc, #244]	; 80051b0 <tim6_main+0x168>
 80050bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80050c0:	edc7 7a02 	vstr	s15, [r7, #8]
                debug_num += 0b1000;
 80050c4:	4b39      	ldr	r3, [pc, #228]	; (80051ac <tim6_main+0x164>)
 80050c6:	781b      	ldrb	r3, [r3, #0]
 80050c8:	3308      	adds	r3, #8
 80050ca:	b2da      	uxtb	r2, r3
 80050cc:	4b37      	ldr	r3, [pc, #220]	; (80051ac <tim6_main+0x164>)
 80050ce:	701a      	strb	r2, [r3, #0]
                break;
 80050d0:	e039      	b.n	8005146 <tim6_main+0xfe>
            case velotrace_tuning:
                leftmotor   = tim10_read_left() + 0;
 80050d2:	f7ff ff33 	bl	8004f3c <tim10_read_left>
 80050d6:	eeb0 7a40 	vmov.f32	s14, s0
 80050da:	eddf 7a35 	vldr	s15, [pc, #212]	; 80051b0 <tim6_main+0x168>
 80050de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80050e2:	edc7 7a03 	vstr	s15, [r7, #12]
                rightmotor  = tim10_read_right() + 0;
 80050e6:	f7ff ff37 	bl	8004f58 <tim10_read_right>
 80050ea:	eeb0 7a40 	vmov.f32	s14, s0
 80050ee:	eddf 7a30 	vldr	s15, [pc, #192]	; 80051b0 <tim6_main+0x168>
 80050f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80050f6:	edc7 7a02 	vstr	s15, [r7, #8]
                debug_num += 0b10000;
 80050fa:	4b2c      	ldr	r3, [pc, #176]	; (80051ac <tim6_main+0x164>)
 80050fc:	781b      	ldrb	r3, [r3, #0]
 80050fe:	3310      	adds	r3, #16
 8005100:	b2da      	uxtb	r2, r3
 8005102:	4b2a      	ldr	r3, [pc, #168]	; (80051ac <tim6_main+0x164>)
 8005104:	701a      	strb	r2, [r3, #0]
                break;
 8005106:	e01e      	b.n	8005146 <tim6_main+0xfe>
            default:
                leftmotor   = tim10_read_left() + tim7_read_left();
 8005108:	f7ff ff18 	bl	8004f3c <tim10_read_left>
 800510c:	eeb0 8a40 	vmov.f32	s16, s0
 8005110:	f000 f972 	bl	80053f8 <tim7_read_left>
 8005114:	eef0 7a40 	vmov.f32	s15, s0
 8005118:	ee78 7a27 	vadd.f32	s15, s16, s15
 800511c:	edc7 7a03 	vstr	s15, [r7, #12]
                rightmotor  = tim10_read_right() + tim7_read_right();
 8005120:	f7ff ff1a 	bl	8004f58 <tim10_read_right>
 8005124:	eeb0 8a40 	vmov.f32	s16, s0
 8005128:	f000 f974 	bl	8005414 <tim7_read_right>
 800512c:	eef0 7a40 	vmov.f32	s15, s0
 8005130:	ee78 7a27 	vadd.f32	s15, s16, s15
 8005134:	edc7 7a02 	vstr	s15, [r7, #8]
                debug_num += 0b100000;
 8005138:	4b1c      	ldr	r3, [pc, #112]	; (80051ac <tim6_main+0x164>)
 800513a:	781b      	ldrb	r3, [r3, #0]
 800513c:	3320      	adds	r3, #32
 800513e:	b2da      	uxtb	r2, r3
 8005140:	4b1a      	ldr	r3, [pc, #104]	; (80051ac <tim6_main+0x164>)
 8005142:	701a      	strb	r2, [r3, #0]
                break;
 8005144:	bf00      	nop
        #if VELOTRACE_TUNING && TRACER_TUNING
        leftmotor  =  tim10_read_left() +  tim7_read_left();
        rightmotor = tim10_read_right() + tim7_read_right();
        #endif
		#endif	/* !(TRACER_TUNING || VELOTRACE_TUNING) */
    }
 8005146:	e00b      	b.n	8005160 <tim6_main+0x118>
    else
    {
        leftmotor = 0;
 8005148:	f04f 0300 	mov.w	r3, #0
 800514c:	60fb      	str	r3, [r7, #12]
        rightmotor = 0;
 800514e:	f04f 0300 	mov.w	r3, #0
 8005152:	60bb      	str	r3, [r7, #8]
        debug_num += 0b1000000;
 8005154:	4b15      	ldr	r3, [pc, #84]	; (80051ac <tim6_main+0x164>)
 8005156:	781b      	ldrb	r3, [r3, #0]
 8005158:	3340      	adds	r3, #64	; 0x40
 800515a:	b2da      	uxtb	r2, r3
 800515c:	4b13      	ldr	r3, [pc, #76]	; (80051ac <tim6_main+0x164>)
 800515e:	701a      	strb	r2, [r3, #0]
            }
        }
    }
#else
    //!  COURSE_SAMPLING_LENGTH  course_state_function() 
    fixed_section_main();
 8005160:	f7fd fcbc 	bl	8002adc <fixed_section_main>
#endif

    switch(markerstate)
 8005164:	79bb      	ldrb	r3, [r7, #6]
 8005166:	2b03      	cmp	r3, #3
 8005168:	d10a      	bne.n	8005180 <tim6_main+0x138>
    {
        case stop:
            switch_reset_enter();
 800516a:	f7fc fad1 	bl	8001710 <switch_reset_enter>
            tim6_stop();
 800516e:	f7ff ff53 	bl	8005018 <tim6_stop>
            motor_set(0, 0);
 8005172:	eddf 0a0f 	vldr	s1, [pc, #60]	; 80051b0 <tim6_main+0x168>
 8005176:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 80051b0 <tim6_main+0x168>
 800517a:	f7fe feb7 	bl	8003eec <motor_set>
            break;
 800517e:	e00c      	b.n	800519a <tim6_main+0x152>
        default:
            debug_num += 0b10000000;
 8005180:	4b0a      	ldr	r3, [pc, #40]	; (80051ac <tim6_main+0x164>)
 8005182:	781b      	ldrb	r3, [r3, #0]
 8005184:	3b80      	subs	r3, #128	; 0x80
 8005186:	b2da      	uxtb	r2, r3
 8005188:	4b08      	ldr	r3, [pc, #32]	; (80051ac <tim6_main+0x164>)
 800518a:	701a      	strb	r2, [r3, #0]
            motor_set(leftmotor, rightmotor);
 800518c:	edd7 0a02 	vldr	s1, [r7, #8]
 8005190:	ed97 0a03 	vldr	s0, [r7, #12]
 8005194:	f7fe feaa 	bl	8003eec <motor_set>
            break;
 8005198:	bf00      	nop
    }

    tim6_markerstate_before = markerstate;
 800519a:	4a06      	ldr	r2, [pc, #24]	; (80051b4 <tim6_main+0x16c>)
 800519c:	79bb      	ldrb	r3, [r7, #6]
 800519e:	7013      	strb	r3, [r2, #0]
}
 80051a0:	bf00      	nop
 80051a2:	3710      	adds	r7, #16
 80051a4:	46bd      	mov	sp, r7
 80051a6:	ecbd 8b02 	vpop	{d8}
 80051aa:	bd80      	pop	{r7, pc}
 80051ac:	2001ddb9 	.word	0x2001ddb9
 80051b0:	00000000 	.word	0x00000000
 80051b4:	2001ddb8 	.word	0x2001ddb8

080051b8 <tim6_d_print>:

void tim6_d_print()
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	af00      	add	r7, sp, #0
    printf("tim6.c > debug_num = ");
    print_bin(debug_num);
    printf("\r\n");
    printf("tim6.c > tim6_d_print() > motor_enable = %1d, leftmotor = %5.3f, rightmotor = %5.3f\r\n", motor_read_enable(), leftmotor, rightmotor); 
    #endif
    virtual_marker_d_print();
 80051bc:	f000 fe52 	bl	8005e64 <virtual_marker_d_print>
}
 80051c0:	bf00      	nop
 80051c2:	bd80      	pop	{r7, pc}

080051c4 <tim7_init>:
#if D_TIM7
unsigned char i_count, i_start;
#endif

void tim7_init()
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	af00      	add	r7, sp, #0
    /* init */
    #if D_TIM7
    printf("tim7.c > tim7_init() > ");
    #endif
    analog_init();
 80051c8:	f7fc fc6e 	bl	8001aa8 <analog_init>
    tracer_init(TIM7_TIME_MS);
 80051cc:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80051d0:	f000 f99a 	bl	8005508 <tracer_init>
    HAL_TIM_Base_Stop_IT(&htim7);
 80051d4:	4802      	ldr	r0, [pc, #8]	; (80051e0 <tim7_init+0x1c>)
 80051d6:	f004 f907 	bl	80093e8 <HAL_TIM_Base_Stop_IT>
}
 80051da:	bf00      	nop
 80051dc:	bd80      	pop	{r7, pc}
 80051de:	bf00      	nop
 80051e0:	200007c4 	.word	0x200007c4

080051e4 <tim7_start>:

void tim7_start()
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	af00      	add	r7, sp, #0
    /* start */
    #if D_TIM7
    printf("tim7.c > tim7_start() > ");
    #endif
    tim7_set_emergency(0);
 80051e8:	2000      	movs	r0, #0
 80051ea:	f000 f8f5 	bl	80053d8 <tim7_set_emergency>
    tim7_left = 0;
 80051ee:	4b0c      	ldr	r3, [pc, #48]	; (8005220 <tim7_start+0x3c>)
 80051f0:	f04f 0200 	mov.w	r2, #0
 80051f4:	601a      	str	r2, [r3, #0]
    tim7_right = 0;
 80051f6:	4b0b      	ldr	r3, [pc, #44]	; (8005224 <tim7_start+0x40>)
 80051f8:	f04f 0200 	mov.w	r2, #0
 80051fc:	601a      	str	r2, [r3, #0]
    analog_set_from_flash(analogdata.min, analogdata.max);
 80051fe:	490a      	ldr	r1, [pc, #40]	; (8005228 <tim7_start+0x44>)
 8005200:	480a      	ldr	r0, [pc, #40]	; (800522c <tim7_start+0x48>)
 8005202:	f7fc fbbb 	bl	800197c <analog_set_from_flash>
    analog_set_analogmode(analogmode_short);
 8005206:	200c      	movs	r0, #12
 8005208:	f7fc fbf2 	bl	80019f0 <analog_set_analogmode>

    analog_start();
 800520c:	f7fc fc5e 	bl	8001acc <analog_start>
    tracer_start();
 8005210:	f000 f996 	bl	8005540 <tracer_start>
    HAL_TIM_Base_Start_IT(&htim7);
 8005214:	4806      	ldr	r0, [pc, #24]	; (8005230 <tim7_start+0x4c>)
 8005216:	f004 f877 	bl	8009308 <HAL_TIM_Base_Start_IT>
}
 800521a:	bf00      	nop
 800521c:	bd80      	pop	{r7, pc}
 800521e:	bf00      	nop
 8005220:	2001ddc4 	.word	0x2001ddc4
 8005224:	2001ddbc 	.word	0x2001ddbc
 8005228:	20012194 	.word	0x20012194
 800522c:	20012174 	.word	0x20012174
 8005230:	200007c4 	.word	0x200007c4

08005234 <tim7_stop>:

void tim7_stop()
{
 8005234:	b580      	push	{r7, lr}
 8005236:	af00      	add	r7, sp, #0
    /* stop */
    #if D_TIM7
    printf("tim7.c > tim7_stop() > ");
    #endif
    HAL_TIM_Base_Stop_IT(&htim7);
 8005238:	4804      	ldr	r0, [pc, #16]	; (800524c <tim7_stop+0x18>)
 800523a:	f004 f8d5 	bl	80093e8 <HAL_TIM_Base_Stop_IT>
    tracer_stop();
 800523e:	f000 f9c7 	bl	80055d0 <tracer_stop>
    analog_stop();
 8005242:	f7fc fc49 	bl	8001ad8 <analog_stop>
}
 8005246:	bf00      	nop
 8005248:	bd80      	pop	{r7, pc}
 800524a:	bf00      	nop
 800524c:	200007c4 	.word	0x200007c4

08005250 <tim7_main>:

void tim7_main()
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b082      	sub	sp, #8
 8005254:	af00      	add	r7, sp, #0
    /* main */
    int direction;

    direction = tim7_read_direction();
 8005256:	f000 f819 	bl	800528c <tim7_read_direction>
 800525a:	6078      	str	r0, [r7, #4]
    #if D_TIM7_WHILE
    printf("tim7.c > tim7_main() > ");
    printf("direction = %5d\r\n", direction);
    #endif

    tim7_left   =   tracer_solve(direction);
 800525c:	6878      	ldr	r0, [r7, #4]
 800525e:	f000 fad1 	bl	8005804 <tracer_solve>
 8005262:	eef0 7a40 	vmov.f32	s15, s0
 8005266:	4b07      	ldr	r3, [pc, #28]	; (8005284 <tim7_main+0x34>)
 8005268:	edc3 7a00 	vstr	s15, [r3]
    tim7_right  = - tim7_left;
 800526c:	4b05      	ldr	r3, [pc, #20]	; (8005284 <tim7_main+0x34>)
 800526e:	edd3 7a00 	vldr	s15, [r3]
 8005272:	eef1 7a67 	vneg.f32	s15, s15
 8005276:	4b04      	ldr	r3, [pc, #16]	; (8005288 <tim7_main+0x38>)
 8005278:	edc3 7a00 	vstr	s15, [r3]

    #if D_TIM7_WHILE
    printf("tim7.c > tim7_main() > ");
    printf("tim7_left = %7.2f, tim7_right = %7.2f\r\n", tim7_left, tim7_right);
    #endif
}
 800527c:	bf00      	nop
 800527e:	3708      	adds	r7, #8
 8005280:	46bd      	mov	sp, r7
 8005282:	bd80      	pop	{r7, pc}
 8005284:	2001ddc4 	.word	0x2001ddc4
 8005288:	2001ddbc 	.word	0x2001ddbc

0800528c <tim7_read_direction>:

/* this method is private */
int tim7_read_direction()
{
 800528c:	b590      	push	{r4, r7, lr}
 800528e:	b085      	sub	sp, #20
 8005290:	af00      	add	r7, sp, #0
    uint16_t short_middle;
	#if !D_TIM7
    unsigned char i_count, i_start;
	#endif

    analogl = 0;
 8005292:	2300      	movs	r3, #0
 8005294:	81fb      	strh	r3, [r7, #14]
    analogr = 0;
 8005296:	2300      	movs	r3, #0
 8005298:	81bb      	strh	r3, [r7, #12]

    switch(analog_read_analogmode())
 800529a:	f7fc fbb9 	bl	8001a10 <analog_read_analogmode>
 800529e:	4603      	mov	r3, r0
 80052a0:	2b10      	cmp	r3, #16
 80052a2:	d834      	bhi.n	800530e <tim7_read_direction+0x82>
 80052a4:	a201      	add	r2, pc, #4	; (adr r2, 80052ac <tim7_read_direction+0x20>)
 80052a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052aa:	bf00      	nop
 80052ac:	0800530f 	.word	0x0800530f
 80052b0:	0800530f 	.word	0x0800530f
 80052b4:	0800530f 	.word	0x0800530f
 80052b8:	0800530f 	.word	0x0800530f
 80052bc:	080052fb 	.word	0x080052fb
 80052c0:	0800530f 	.word	0x0800530f
 80052c4:	0800530f 	.word	0x0800530f
 80052c8:	0800530f 	.word	0x0800530f
 80052cc:	0800530f 	.word	0x0800530f
 80052d0:	0800530f 	.word	0x0800530f
 80052d4:	0800530f 	.word	0x0800530f
 80052d8:	0800530f 	.word	0x0800530f
 80052dc:	080052f1 	.word	0x080052f1
 80052e0:	0800530f 	.word	0x0800530f
 80052e4:	0800530f 	.word	0x0800530f
 80052e8:	0800530f 	.word	0x0800530f
 80052ec:	08005305 	.word	0x08005305
    {
        case analogmode_calibrating:
            break;
        case analogmode_short:
            i_count = 12;
 80052f0:	230c      	movs	r3, #12
 80052f2:	727b      	strb	r3, [r7, #9]
            i_start = 0;
 80052f4:	2300      	movs	r3, #0
 80052f6:	723b      	strb	r3, [r7, #8]
            break;
 80052f8:	e00a      	b.n	8005310 <tim7_read_direction+0x84>
        case analogmode_long:
            i_count = 4;
 80052fa:	2304      	movs	r3, #4
 80052fc:	727b      	strb	r3, [r7, #9]
            i_start = 12;
 80052fe:	230c      	movs	r3, #12
 8005300:	723b      	strb	r3, [r7, #8]
            break;
 8005302:	e005      	b.n	8005310 <tim7_read_direction+0x84>
        case analogmode_all:
            i_count = 16;
 8005304:	2310      	movs	r3, #16
 8005306:	727b      	strb	r3, [r7, #9]
            i_start = 0;
 8005308:	2300      	movs	r3, #0
 800530a:	723b      	strb	r3, [r7, #8]
            break;
 800530c:	e000      	b.n	8005310 <tim7_read_direction+0x84>
        default:
            /* unknown analogmode ... x_x */
            break;
 800530e:	bf00      	nop
    }

    for(unsigned char i = i_start; i < (i_count + i_start); i++)
 8005310:	7a3b      	ldrb	r3, [r7, #8]
 8005312:	71fb      	strb	r3, [r7, #7]
 8005314:	e022      	b.n	800535c <tim7_read_direction+0xd0>
    {
        #if D_TIM7_WHILE
        printf("tim7.c > tim7_main() > for() > ");
        printf("i = %2d", i);
        #endif
        if(i % 2 == 0)
 8005316:	79fb      	ldrb	r3, [r7, #7]
 8005318:	f003 0301 	and.w	r3, r3, #1
 800531c:	b2db      	uxtb	r3, r3
 800531e:	2b00      	cmp	r3, #0
 8005320:	d109      	bne.n	8005336 <tim7_read_direction+0xaa>
        {
            #if D_TIM7_WHILE
            printf("  odd\r\n");
            #endif
            analogl += analog_sensor_get(i);
 8005322:	79fb      	ldrb	r3, [r7, #7]
 8005324:	4618      	mov	r0, r3
 8005326:	f7fc fbff 	bl	8001b28 <analog_sensor_get>
 800532a:	4603      	mov	r3, r0
 800532c:	461a      	mov	r2, r3
 800532e:	89fb      	ldrh	r3, [r7, #14]
 8005330:	4413      	add	r3, r2
 8005332:	81fb      	strh	r3, [r7, #14]
 8005334:	e008      	b.n	8005348 <tim7_read_direction+0xbc>
        else
        {
            #if D_TIM7_WHILE
            printf(" even\r\n");
            #endif
            analogr += analog_sensor_get(i);
 8005336:	79fb      	ldrb	r3, [r7, #7]
 8005338:	4618      	mov	r0, r3
 800533a:	f7fc fbf5 	bl	8001b28 <analog_sensor_get>
 800533e:	4603      	mov	r3, r0
 8005340:	461a      	mov	r2, r3
 8005342:	89bb      	ldrh	r3, [r7, #12]
 8005344:	4413      	add	r3, r2
 8005346:	81bb      	strh	r3, [r7, #12]
        }
        if(i < SHORT_MIDDLE_SENSOR)
 8005348:	79fb      	ldrb	r3, [r7, #7]
 800534a:	2b05      	cmp	r3, #5
 800534c:	d803      	bhi.n	8005356 <tim7_read_direction+0xca>
        {
            short_middle = analogl + analogr;
 800534e:	89fa      	ldrh	r2, [r7, #14]
 8005350:	89bb      	ldrh	r3, [r7, #12]
 8005352:	4413      	add	r3, r2
 8005354:	817b      	strh	r3, [r7, #10]
    for(unsigned char i = i_start; i < (i_count + i_start); i++)
 8005356:	79fb      	ldrb	r3, [r7, #7]
 8005358:	3301      	adds	r3, #1
 800535a:	71fb      	strb	r3, [r7, #7]
 800535c:	79fa      	ldrb	r2, [r7, #7]
 800535e:	7a79      	ldrb	r1, [r7, #9]
 8005360:	7a3b      	ldrb	r3, [r7, #8]
 8005362:	440b      	add	r3, r1
 8005364:	429a      	cmp	r2, r3
 8005366:	dbd6      	blt.n	8005316 <tim7_read_direction+0x8a>
    {
    	// tim7_main_emergency();
    }

    //if(short_middle <= CLOSS_IGNORE_THRESHOLD * SHORT_MIDDLE_SENSOR && virtual_marker_read_markerstate() == cross)
    if(short_middle <= CLOSS_IGNORE_THRESHOLD * SHORT_MIDDLE_SENSOR)
 8005368:	897b      	ldrh	r3, [r7, #10]
 800536a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800536e:	4293      	cmp	r3, r2
 8005370:	d824      	bhi.n	80053bc <tim7_read_direction+0x130>
    {
        /*  */
        analogl = 3 * (analog_sensor_get(12) + analog_sensor_get(14));
 8005372:	200c      	movs	r0, #12
 8005374:	f7fc fbd8 	bl	8001b28 <analog_sensor_get>
 8005378:	4603      	mov	r3, r0
 800537a:	461c      	mov	r4, r3
 800537c:	200e      	movs	r0, #14
 800537e:	f7fc fbd3 	bl	8001b28 <analog_sensor_get>
 8005382:	4603      	mov	r3, r0
 8005384:	4423      	add	r3, r4
 8005386:	b29b      	uxth	r3, r3
 8005388:	461a      	mov	r2, r3
 800538a:	0052      	lsls	r2, r2, #1
 800538c:	4413      	add	r3, r2
 800538e:	81fb      	strh	r3, [r7, #14]
        analogr = 3 * (analog_sensor_get(13) + analog_sensor_get(15));
 8005390:	200d      	movs	r0, #13
 8005392:	f7fc fbc9 	bl	8001b28 <analog_sensor_get>
 8005396:	4603      	mov	r3, r0
 8005398:	461c      	mov	r4, r3
 800539a:	200f      	movs	r0, #15
 800539c:	f7fc fbc4 	bl	8001b28 <analog_sensor_get>
 80053a0:	4603      	mov	r3, r0
 80053a2:	4423      	add	r3, r4
 80053a4:	b29b      	uxth	r3, r3
 80053a6:	461a      	mov	r2, r3
 80053a8:	0052      	lsls	r2, r2, #1
 80053aa:	4413      	add	r3, r2
 80053ac:	81bb      	strh	r3, [r7, #12]
        /*  */
        tim7_tracer_set_gain_long();
 80053ae:	f000 f84d 	bl	800544c <tim7_tracer_set_gain_long>
        led_write_led(0b11, 0b10);
 80053b2:	2102      	movs	r1, #2
 80053b4:	2003      	movs	r0, #3
 80053b6:	f7fc f87d 	bl	80014b4 <led_write_led>
 80053ba:	e005      	b.n	80053c8 <tim7_read_direction+0x13c>
    }
    else
    {
        /*  */
        /*  */
        tim7_tracer_set_gain_short();
 80053bc:	f000 f840 	bl	8005440 <tim7_tracer_set_gain_short>
        led_write_led(0b11, 0b01);
 80053c0:	2101      	movs	r1, #1
 80053c2:	2003      	movs	r0, #3
 80053c4:	f7fc f876 	bl	80014b4 <led_write_led>
#if D_TIM7_WHILE
	printf("tim7.c > tim7_main() > ");
	printf("analogl = %5d, analogr = %5d\r\n", analogl, analogr);
#endif

    return analogl - analogr;
 80053c8:	89fa      	ldrh	r2, [r7, #14]
 80053ca:	89bb      	ldrh	r3, [r7, #12]
 80053cc:	1ad3      	subs	r3, r2, r3
}
 80053ce:	4618      	mov	r0, r3
 80053d0:	3714      	adds	r7, #20
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd90      	pop	{r4, r7, pc}
 80053d6:	bf00      	nop

080053d8 <tim7_set_emergency>:
{
	switch_reset_enter();
}

void tim7_set_emergency(char emergency_)
{
 80053d8:	b480      	push	{r7}
 80053da:	b083      	sub	sp, #12
 80053dc:	af00      	add	r7, sp, #0
 80053de:	4603      	mov	r3, r0
 80053e0:	71fb      	strb	r3, [r7, #7]
    tim7_emergency = emergency_;
 80053e2:	4a04      	ldr	r2, [pc, #16]	; (80053f4 <tim7_set_emergency+0x1c>)
 80053e4:	79fb      	ldrb	r3, [r7, #7]
 80053e6:	7013      	strb	r3, [r2, #0]
}
 80053e8:	bf00      	nop
 80053ea:	370c      	adds	r7, #12
 80053ec:	46bd      	mov	sp, r7
 80053ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f2:	4770      	bx	lr
 80053f4:	2001ddc0 	.word	0x2001ddc0

080053f8 <tim7_read_left>:
{
    return tim7_emergency;
}

float tim7_read_left()
{
 80053f8:	b480      	push	{r7}
 80053fa:	af00      	add	r7, sp, #0
    #if D_TIM7_WHILE
    printf("tim7.c >  tim7_read_left() >  tim7_left = %7.2f\r\n", tim7_left);
    #endif
    return tim7_left;
 80053fc:	4b04      	ldr	r3, [pc, #16]	; (8005410 <tim7_read_left+0x18>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	ee07 3a90 	vmov	s15, r3
}
 8005404:	eeb0 0a67 	vmov.f32	s0, s15
 8005408:	46bd      	mov	sp, r7
 800540a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540e:	4770      	bx	lr
 8005410:	2001ddc4 	.word	0x2001ddc4

08005414 <tim7_read_right>:

float tim7_read_right()
{
 8005414:	b480      	push	{r7}
 8005416:	af00      	add	r7, sp, #0
    #if D_TIM7_WHILE
    printf("tim7.c > tim7_read_right() > tim7_right = %7.2f\r\n", tim7_right);
    #endif
    return tim7_right;
 8005418:	4b04      	ldr	r3, [pc, #16]	; (800542c <tim7_read_right+0x18>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	ee07 3a90 	vmov	s15, r3
}
 8005420:	eeb0 0a67 	vmov.f32	s0, s15
 8005424:	46bd      	mov	sp, r7
 8005426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542a:	4770      	bx	lr
 800542c:	2001ddbc 	.word	0x2001ddbc

08005430 <tim7_d_print>:

void tim7_d_print()
{
 8005430:	b580      	push	{r7, lr}
 8005432:	af00      	add	r7, sp, #0
#if D_TIM7
    printf("tim7_left = %f, tim7_right = %f\r\n", tim7_left, tim7_right);
#endif
    analog_d_print();
 8005434:	f7fc fa40 	bl	80018b8 <analog_d_print>
    tracer_print_values();
 8005438:	f000 fa5c 	bl	80058f4 <tracer_print_values>
}
 800543c:	bf00      	nop
 800543e:	bd80      	pop	{r7, pc}

08005440 <tim7_tracer_set_gain_short>:

void tim7_tracer_set_gain_short()
{
 8005440:	b580      	push	{r7, lr}
 8005442:	af00      	add	r7, sp, #0
    tracer_set_gain_default();
 8005444:	f000 f9a6 	bl	8005794 <tracer_set_gain_default>
}
 8005448:	bf00      	nop
 800544a:	bd80      	pop	{r7, pc}

0800544c <tim7_tracer_set_gain_long>:

void tim7_tracer_set_gain_long()
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b084      	sub	sp, #16
 8005450:	af00      	add	r7, sp, #0
    float kp, ki, kd;
    kp = TIM7_LONG_KP;
 8005452:	4b09      	ldr	r3, [pc, #36]	; (8005478 <tim7_tracer_set_gain_long+0x2c>)
 8005454:	60fb      	str	r3, [r7, #12]
    ki = TIM7_LONG_KI;
 8005456:	f04f 0300 	mov.w	r3, #0
 800545a:	60bb      	str	r3, [r7, #8]
    kd = TIM7_LONG_KD;
 800545c:	4b07      	ldr	r3, [pc, #28]	; (800547c <tim7_tracer_set_gain_long+0x30>)
 800545e:	607b      	str	r3, [r7, #4]
    tracer_set_gain_direct(kp, ki, kd);
 8005460:	ed97 1a01 	vldr	s2, [r7, #4]
 8005464:	edd7 0a02 	vldr	s1, [r7, #8]
 8005468:	ed97 0a03 	vldr	s0, [r7, #12]
 800546c:	f000 f8ec 	bl	8005648 <tracer_set_gain_direct>
}
 8005470:	bf00      	nop
 8005472:	3710      	adds	r7, #16
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}
 8005478:	3e4ccccd 	.word	0x3e4ccccd
 800547c:	3b9374bc 	.word	0x3b9374bc

08005480 <time_update_ms>:
 * @fn time_update_ms()
 * @brief 1 ms 
 * 
 */
void time_update_ms(unsigned short int step)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b082      	sub	sp, #8
 8005484:	af00      	add	r7, sp, #0
 8005486:	4603      	mov	r3, r0
 8005488:	80fb      	strh	r3, [r7, #6]
    /**
     * @brief time_ms  1  3600,000  
     * 
     */
    time_countup(&time_ms, step, 6300000);
 800548a:	88fb      	ldrh	r3, [r7, #6]
 800548c:	4a08      	ldr	r2, [pc, #32]	; (80054b0 <time_update_ms+0x30>)
 800548e:	4619      	mov	r1, r3
 8005490:	4808      	ldr	r0, [pc, #32]	; (80054b4 <time_update_ms+0x34>)
 8005492:	f000 f813 	bl	80054bc <time_countup>
    time_origin = time_ms * 1000;
 8005496:	4b07      	ldr	r3, [pc, #28]	; (80054b4 <time_update_ms+0x34>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800549e:	fb02 f303 	mul.w	r3, r2, r3
 80054a2:	4a05      	ldr	r2, [pc, #20]	; (80054b8 <time_update_ms+0x38>)
 80054a4:	6013      	str	r3, [r2, #0]
}
 80054a6:	bf00      	nop
 80054a8:	3708      	adds	r7, #8
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}
 80054ae:	bf00      	nop
 80054b0:	00602160 	.word	0x00602160
 80054b4:	2001ddd0 	.word	0x2001ddd0
 80054b8:	2001ddcc 	.word	0x2001ddcc

080054bc <time_countup>:
    time_ms = 0;
    time_origin = 0;
}

void time_countup(unsigned int *_time, unsigned short int step, unsigned int _time_max)
{
 80054bc:	b480      	push	{r7}
 80054be:	b085      	sub	sp, #20
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	60f8      	str	r0, [r7, #12]
 80054c4:	460b      	mov	r3, r1
 80054c6:	607a      	str	r2, [r7, #4]
 80054c8:	817b      	strh	r3, [r7, #10]
    if(*_time + step >= _time_max)
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681a      	ldr	r2, [r3, #0]
 80054ce:	897b      	ldrh	r3, [r7, #10]
 80054d0:	4413      	add	r3, r2
 80054d2:	687a      	ldr	r2, [r7, #4]
 80054d4:	429a      	cmp	r2, r3
 80054d6:	d809      	bhi.n	80054ec <time_countup+0x30>
    {
        *_time = 0;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2200      	movs	r2, #0
 80054dc:	601a      	str	r2, [r3, #0]
        time_reset_count = time_reset_count + 1;
 80054de:	4b09      	ldr	r3, [pc, #36]	; (8005504 <time_countup+0x48>)
 80054e0:	881b      	ldrh	r3, [r3, #0]
 80054e2:	3301      	adds	r3, #1
 80054e4:	b29a      	uxth	r2, r3
 80054e6:	4b07      	ldr	r3, [pc, #28]	; (8005504 <time_countup+0x48>)
 80054e8:	801a      	strh	r2, [r3, #0]
    }
    else
    {
        *_time = *_time + step;
    }
}
 80054ea:	e005      	b.n	80054f8 <time_countup+0x3c>
        *_time = *_time + step;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	897b      	ldrh	r3, [r7, #10]
 80054f2:	441a      	add	r2, r3
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	601a      	str	r2, [r3, #0]
}
 80054f8:	bf00      	nop
 80054fa:	3714      	adds	r7, #20
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr
 8005504:	2001ddc8 	.word	0x2001ddc8

08005508 <tracer_init>:
PID tracer_pid;
PID tracer_default;
uint8_t tracer_started;

void tracer_init(float samplingtime_ms)
{
 8005508:	b480      	push	{r7}
 800550a:	b083      	sub	sp, #12
 800550c:	af00      	add	r7, sp, #0
 800550e:	ed87 0a01 	vstr	s0, [r7, #4]
    tracer_started = 0;
 8005512:	4b09      	ldr	r3, [pc, #36]	; (8005538 <tracer_init+0x30>)
 8005514:	2200      	movs	r2, #0
 8005516:	701a      	strb	r2, [r3, #0]
    tracer_sampling_time_ms = samplingtime_ms;
 8005518:	edd7 7a01 	vldr	s15, [r7, #4]
 800551c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005520:	ee17 3a90 	vmov	r3, s15
 8005524:	b29a      	uxth	r2, r3
 8005526:	4b05      	ldr	r3, [pc, #20]	; (800553c <tracer_init+0x34>)
 8005528:	801a      	strh	r2, [r3, #0]
}
 800552a:	bf00      	nop
 800552c:	370c      	adds	r7, #12
 800552e:	46bd      	mov	sp, r7
 8005530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005534:	4770      	bx	lr
 8005536:	bf00      	nop
 8005538:	2001dde4 	.word	0x2001dde4
 800553c:	2001ddf0 	.word	0x2001ddf0

08005540 <tracer_start>:

void tracer_start()
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b084      	sub	sp, #16
 8005544:	af00      	add	r7, sp, #0
    if(tracer_started <= 0)
 8005546:	4b1f      	ldr	r3, [pc, #124]	; (80055c4 <tracer_start+0x84>)
 8005548:	781b      	ldrb	r3, [r3, #0]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d133      	bne.n	80055b6 <tracer_start+0x76>
    {
        float kp, ki, kd;
        tracer_s_error = 0;
 800554e:	4b1e      	ldr	r3, [pc, #120]	; (80055c8 <tracer_start+0x88>)
 8005550:	f04f 0200 	mov.w	r2, #0
 8005554:	601a      	str	r2, [r3, #0]
        tracer_before_error = 0;
 8005556:	4b1d      	ldr	r3, [pc, #116]	; (80055cc <tracer_start+0x8c>)
 8005558:	2200      	movs	r2, #0
 800555a:	601a      	str	r2, [r3, #0]
        kp = tracer_calc_gain_kp(rotary_read_value());
 800555c:	f7fb fffc 	bl	8001558 <rotary_read_value>
 8005560:	4603      	mov	r3, r0
 8005562:	b29b      	uxth	r3, r3
 8005564:	4618      	mov	r0, r3
 8005566:	f000 f8ad 	bl	80056c4 <tracer_calc_gain_kp>
 800556a:	ed87 0a03 	vstr	s0, [r7, #12]
        ki = tracer_calc_gain_ki(rotary_read_value());
 800556e:	f7fb fff3 	bl	8001558 <rotary_read_value>
 8005572:	4603      	mov	r3, r0
 8005574:	b29b      	uxth	r3, r3
 8005576:	4618      	mov	r0, r3
 8005578:	f000 f8c6 	bl	8005708 <tracer_calc_gain_ki>
 800557c:	ed87 0a02 	vstr	s0, [r7, #8]
        kd = tracer_calc_gain_kd(rotary_read_value());
 8005580:	f7fb ffea 	bl	8001558 <rotary_read_value>
 8005584:	4603      	mov	r3, r0
 8005586:	b29b      	uxth	r3, r3
 8005588:	4618      	mov	r0, r3
 800558a:	f000 f8df 	bl	800574c <tracer_calc_gain_kd>
 800558e:	ed87 0a01 	vstr	s0, [r7, #4]
        tracer_set_default_now_gain(kp, ki, kd);
 8005592:	ed97 1a01 	vldr	s2, [r7, #4]
 8005596:	edd7 0a02 	vldr	s1, [r7, #8]
 800559a:	ed97 0a03 	vldr	s0, [r7, #12]
 800559e:	f000 f909 	bl	80057b4 <tracer_set_default_now_gain>
        tracer_set_target_zero();
 80055a2:	f000 f86b 	bl	800567c <tracer_set_target_zero>
        tracer_set_gain_direct(kp, ki, kd);
 80055a6:	ed97 1a01 	vldr	s2, [r7, #4]
 80055aa:	edd7 0a02 	vldr	s1, [r7, #8]
 80055ae:	ed97 0a03 	vldr	s0, [r7, #12]
 80055b2:	f000 f849 	bl	8005648 <tracer_set_gain_direct>
    #if D_TRACER
        printf("kp = %7.2f, ki = %7.2f, kd = %7.2f\r\n", kp, ki, kd);
        print_pid(&tracer_pid);
    #endif
    }
    tracer_started = 1;
 80055b6:	4b03      	ldr	r3, [pc, #12]	; (80055c4 <tracer_start+0x84>)
 80055b8:	2201      	movs	r2, #1
 80055ba:	701a      	strb	r2, [r3, #0]
}
 80055bc:	bf00      	nop
 80055be:	3710      	adds	r7, #16
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bd80      	pop	{r7, pc}
 80055c4:	2001dde4 	.word	0x2001dde4
 80055c8:	2001ddec 	.word	0x2001ddec
 80055cc:	2001dde8 	.word	0x2001dde8

080055d0 <tracer_stop>:

void tracer_stop()
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	af00      	add	r7, sp, #0
    tracer_set_gain_zero();
 80055d4:	f000 f860 	bl	8005698 <tracer_set_gain_zero>
    tracer_started = 0;
 80055d8:	4b02      	ldr	r3, [pc, #8]	; (80055e4 <tracer_stop+0x14>)
 80055da:	2200      	movs	r2, #0
 80055dc:	701a      	strb	r2, [r3, #0]
}
 80055de:	bf00      	nop
 80055e0:	bd80      	pop	{r7, pc}
 80055e2:	bf00      	nop
 80055e4:	2001dde4 	.word	0x2001dde4

080055e8 <tracer_set_gain_kp_direct>:
{
    tracer_set_gain_kd_direct(tracer_calc_gain_kd(i));
}

void tracer_set_gain_kp_direct(float kp)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b083      	sub	sp, #12
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	ed87 0a01 	vstr	s0, [r7, #4]
    tracer_pid.kp = kp;
 80055f2:	4a04      	ldr	r2, [pc, #16]	; (8005604 <tracer_set_gain_kp_direct+0x1c>)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6053      	str	r3, [r2, #4]
}
 80055f8:	bf00      	nop
 80055fa:	370c      	adds	r7, #12
 80055fc:	46bd      	mov	sp, r7
 80055fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005602:	4770      	bx	lr
 8005604:	2001ddd4 	.word	0x2001ddd4

08005608 <tracer_set_gain_ki_direct>:

void tracer_set_gain_ki_direct(float ki)
{
 8005608:	b480      	push	{r7}
 800560a:	b083      	sub	sp, #12
 800560c:	af00      	add	r7, sp, #0
 800560e:	ed87 0a01 	vstr	s0, [r7, #4]
    tracer_pid.ki = ki;
 8005612:	4a04      	ldr	r2, [pc, #16]	; (8005624 <tracer_set_gain_ki_direct+0x1c>)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6093      	str	r3, [r2, #8]
}
 8005618:	bf00      	nop
 800561a:	370c      	adds	r7, #12
 800561c:	46bd      	mov	sp, r7
 800561e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005622:	4770      	bx	lr
 8005624:	2001ddd4 	.word	0x2001ddd4

08005628 <tracer_set_gain_kd_direct>:

void tracer_set_gain_kd_direct(float kd)
{
 8005628:	b480      	push	{r7}
 800562a:	b083      	sub	sp, #12
 800562c:	af00      	add	r7, sp, #0
 800562e:	ed87 0a01 	vstr	s0, [r7, #4]
    tracer_pid.kd = kd;
 8005632:	4a04      	ldr	r2, [pc, #16]	; (8005644 <tracer_set_gain_kd_direct+0x1c>)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	60d3      	str	r3, [r2, #12]
}
 8005638:	bf00      	nop
 800563a:	370c      	adds	r7, #12
 800563c:	46bd      	mov	sp, r7
 800563e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005642:	4770      	bx	lr
 8005644:	2001ddd4 	.word	0x2001ddd4

08005648 <tracer_set_gain_direct>:

void tracer_set_gain_direct(float kp, float ki, float kd)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b084      	sub	sp, #16
 800564c:	af00      	add	r7, sp, #0
 800564e:	ed87 0a03 	vstr	s0, [r7, #12]
 8005652:	edc7 0a02 	vstr	s1, [r7, #8]
 8005656:	ed87 1a01 	vstr	s2, [r7, #4]
    tracer_set_gain_kp_direct(kp);
 800565a:	ed97 0a03 	vldr	s0, [r7, #12]
 800565e:	f7ff ffc3 	bl	80055e8 <tracer_set_gain_kp_direct>
    tracer_set_gain_ki_direct(ki);
 8005662:	ed97 0a02 	vldr	s0, [r7, #8]
 8005666:	f7ff ffcf 	bl	8005608 <tracer_set_gain_ki_direct>
    tracer_set_gain_kd_direct(kd);
 800566a:	ed97 0a01 	vldr	s0, [r7, #4]
 800566e:	f7ff ffdb 	bl	8005628 <tracer_set_gain_kd_direct>
}
 8005672:	bf00      	nop
 8005674:	3710      	adds	r7, #16
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}
	...

0800567c <tracer_set_target_zero>:

/* kp ki kd set zero */
void tracer_set_target_zero()
{
 800567c:	b480      	push	{r7}
 800567e:	af00      	add	r7, sp, #0
    tracer_pid.target = 0;
 8005680:	4b04      	ldr	r3, [pc, #16]	; (8005694 <tracer_set_target_zero+0x18>)
 8005682:	f04f 0200 	mov.w	r2, #0
 8005686:	601a      	str	r2, [r3, #0]
}
 8005688:	bf00      	nop
 800568a:	46bd      	mov	sp, r7
 800568c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005690:	4770      	bx	lr
 8005692:	bf00      	nop
 8005694:	2001ddd4 	.word	0x2001ddd4

08005698 <tracer_set_gain_zero>:

void tracer_set_gain_zero()
{
 8005698:	b480      	push	{r7}
 800569a:	af00      	add	r7, sp, #0
    tracer_pid.kp = 0;
 800569c:	4b08      	ldr	r3, [pc, #32]	; (80056c0 <tracer_set_gain_zero+0x28>)
 800569e:	f04f 0200 	mov.w	r2, #0
 80056a2:	605a      	str	r2, [r3, #4]
    tracer_pid.ki = 0;
 80056a4:	4b06      	ldr	r3, [pc, #24]	; (80056c0 <tracer_set_gain_zero+0x28>)
 80056a6:	f04f 0200 	mov.w	r2, #0
 80056aa:	609a      	str	r2, [r3, #8]
    tracer_pid.kd = 0;
 80056ac:	4b04      	ldr	r3, [pc, #16]	; (80056c0 <tracer_set_gain_zero+0x28>)
 80056ae:	f04f 0200 	mov.w	r2, #0
 80056b2:	60da      	str	r2, [r3, #12]
}
 80056b4:	bf00      	nop
 80056b6:	46bd      	mov	sp, r7
 80056b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056bc:	4770      	bx	lr
 80056be:	bf00      	nop
 80056c0:	2001ddd4 	.word	0x2001ddd4

080056c4 <tracer_calc_gain_kp>:

/* calclate pid values from rotary value */
float tracer_calc_gain_kp(unsigned short int i)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b083      	sub	sp, #12
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	4603      	mov	r3, r0
 80056cc:	80fb      	strh	r3, [r7, #6]
    return TRACER_KP_MAX - ((TRACER_STEP_SIZE - 1) - i) * (float) (TRACER_KP_MAX - TRACER_KP_MIN) / (float) (TRACER_STEP_SIZE - 1);
 80056ce:	88fb      	ldrh	r3, [r7, #6]
 80056d0:	f1c3 030f 	rsb	r3, r3, #15
 80056d4:	ee07 3a90 	vmov	s15, r3
 80056d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80056dc:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8005704 <tracer_calc_gain_kp+0x40>
 80056e0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80056e4:	eef2 6a0e 	vmov.f32	s13, #46	; 0x41700000  15.0
 80056e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80056ec:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80056f0:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 80056f4:	eeb0 0a67 	vmov.f32	s0, s15
 80056f8:	370c      	adds	r7, #12
 80056fa:	46bd      	mov	sp, r7
 80056fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005700:	4770      	bx	lr
 8005702:	bf00      	nop
 8005704:	00000000 	.word	0x00000000

08005708 <tracer_calc_gain_ki>:

float tracer_calc_gain_ki(unsigned short int i)
{
 8005708:	b480      	push	{r7}
 800570a:	b083      	sub	sp, #12
 800570c:	af00      	add	r7, sp, #0
 800570e:	4603      	mov	r3, r0
 8005710:	80fb      	strh	r3, [r7, #6]
    return TRACER_KI_MAX - ((TRACER_STEP_SIZE - 1) - i) * (float) (TRACER_KI_MAX - TRACER_KI_MIN) / (float) (TRACER_STEP_SIZE - 1);
 8005712:	88fb      	ldrh	r3, [r7, #6]
 8005714:	f1c3 030f 	rsb	r3, r3, #15
 8005718:	ee07 3a90 	vmov	s15, r3
 800571c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005720:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8005748 <tracer_calc_gain_ki+0x40>
 8005724:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005728:	eef2 6a0e 	vmov.f32	s13, #46	; 0x41700000  15.0
 800572c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005730:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8005748 <tracer_calc_gain_ki+0x40>
 8005734:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 8005738:	eeb0 0a67 	vmov.f32	s0, s15
 800573c:	370c      	adds	r7, #12
 800573e:	46bd      	mov	sp, r7
 8005740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005744:	4770      	bx	lr
 8005746:	bf00      	nop
 8005748:	00000000 	.word	0x00000000

0800574c <tracer_calc_gain_kd>:

float tracer_calc_gain_kd(unsigned short int i)
{
 800574c:	b480      	push	{r7}
 800574e:	b083      	sub	sp, #12
 8005750:	af00      	add	r7, sp, #0
 8005752:	4603      	mov	r3, r0
 8005754:	80fb      	strh	r3, [r7, #6]
    return TRACER_KD_MAX - ((TRACER_STEP_SIZE - 1) - i) * (float) (TRACER_KD_MAX - TRACER_KD_MIN) / (float) (TRACER_STEP_SIZE - 1);
 8005756:	88fb      	ldrh	r3, [r7, #6]
 8005758:	f1c3 030f 	rsb	r3, r3, #15
 800575c:	ee07 3a90 	vmov	s15, r3
 8005760:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005764:	ed9f 7a09 	vldr	s14, [pc, #36]	; 800578c <tracer_calc_gain_kd+0x40>
 8005768:	ee27 7a87 	vmul.f32	s14, s15, s14
 800576c:	eef2 6a0e 	vmov.f32	s13, #46	; 0x41700000  15.0
 8005770:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005774:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8005790 <tracer_calc_gain_kd+0x44>
 8005778:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 800577c:	eeb0 0a67 	vmov.f32	s0, s15
 8005780:	370c      	adds	r7, #12
 8005782:	46bd      	mov	sp, r7
 8005784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005788:	4770      	bx	lr
 800578a:	bf00      	nop
 800578c:	00000000 	.word	0x00000000
 8005790:	3c656042 	.word	0x3c656042

08005794 <tracer_set_gain_default>:

/* set default */
void tracer_set_gain_default()
{
 8005794:	b490      	push	{r4, r7}
 8005796:	af00      	add	r7, sp, #0
    tracer_pid = tracer_default;
 8005798:	4a04      	ldr	r2, [pc, #16]	; (80057ac <tracer_set_gain_default+0x18>)
 800579a:	4b05      	ldr	r3, [pc, #20]	; (80057b0 <tracer_set_gain_default+0x1c>)
 800579c:	4614      	mov	r4, r2
 800579e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80057a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80057a4:	bf00      	nop
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bc90      	pop	{r4, r7}
 80057aa:	4770      	bx	lr
 80057ac:	2001ddd4 	.word	0x2001ddd4
 80057b0:	2001ddf4 	.word	0x2001ddf4

080057b4 <tracer_set_default_now_gain>:

void tracer_set_default_now_gain(float kp, float ki, float kd)
{
 80057b4:	b480      	push	{r7}
 80057b6:	b085      	sub	sp, #20
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	ed87 0a03 	vstr	s0, [r7, #12]
 80057be:	edc7 0a02 	vstr	s1, [r7, #8]
 80057c2:	ed87 1a01 	vstr	s2, [r7, #4]
    tracer_default.target = 0;
 80057c6:	4b09      	ldr	r3, [pc, #36]	; (80057ec <tracer_set_default_now_gain+0x38>)
 80057c8:	f04f 0200 	mov.w	r2, #0
 80057cc:	601a      	str	r2, [r3, #0]
    tracer_default.kp = kp;
 80057ce:	4a07      	ldr	r2, [pc, #28]	; (80057ec <tracer_set_default_now_gain+0x38>)
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	6053      	str	r3, [r2, #4]
    tracer_default.ki = ki;
 80057d4:	4a05      	ldr	r2, [pc, #20]	; (80057ec <tracer_set_default_now_gain+0x38>)
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	6093      	str	r3, [r2, #8]
    tracer_default.kd = kd;
 80057da:	4a04      	ldr	r2, [pc, #16]	; (80057ec <tracer_set_default_now_gain+0x38>)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	60d3      	str	r3, [r2, #12]
}
 80057e0:	bf00      	nop
 80057e2:	3714      	adds	r7, #20
 80057e4:	46bd      	mov	sp, r7
 80057e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ea:	4770      	bx	lr
 80057ec:	2001ddf4 	.word	0x2001ddf4

080057f0 <tracer_read_values>:
    tracer_pid.ki = _pid->ki;
    tracer_pid.kd = _pid->kd;
}

PID* tracer_read_values()
{
 80057f0:	b480      	push	{r7}
 80057f2:	af00      	add	r7, sp, #0
    return &tracer_pid;
 80057f4:	4b02      	ldr	r3, [pc, #8]	; (8005800 <tracer_read_values+0x10>)
}
 80057f6:	4618      	mov	r0, r3
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr
 8005800:	2001ddd4 	.word	0x2001ddd4

08005804 <tracer_solve>:

float tracer_solve(int reference_)
{
 8005804:	b480      	push	{r7}
 8005806:	b087      	sub	sp, #28
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
    #if D_TRACER_WHILE
    printf("tracer.c > tracer_solve() > ");
    printf("reference_ = %5d\r\n", reference_);
    #endif

    error = reference_ - tracer_pid.target;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	ee07 3a90 	vmov	s15, r3
 8005812:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005816:	4b32      	ldr	r3, [pc, #200]	; (80058e0 <tracer_solve+0xdc>)
 8005818:	edd3 7a00 	vldr	s15, [r3]
 800581c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005820:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005824:	ee17 3a90 	vmov	r3, s15
 8005828:	617b      	str	r3, [r7, #20]

    d_error = (error - tracer_before_error) / (float) (tracer_sampling_time_ms / (float) 1000);
 800582a:	4b2e      	ldr	r3, [pc, #184]	; (80058e4 <tracer_solve+0xe0>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	697a      	ldr	r2, [r7, #20]
 8005830:	1ad3      	subs	r3, r2, r3
 8005832:	ee07 3a90 	vmov	s15, r3
 8005836:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800583a:	4b2b      	ldr	r3, [pc, #172]	; (80058e8 <tracer_solve+0xe4>)
 800583c:	881b      	ldrh	r3, [r3, #0]
 800583e:	ee07 3a90 	vmov	s15, r3
 8005842:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005846:	ed9f 6a29 	vldr	s12, [pc, #164]	; 80058ec <tracer_solve+0xe8>
 800584a:	ee87 7a86 	vdiv.f32	s14, s15, s12
 800584e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005852:	edc7 7a04 	vstr	s15, [r7, #16]
    tracer_s_error += error * (float) (tracer_sampling_time_ms / (float) 1000);
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	ee07 3a90 	vmov	s15, r3
 800585c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005860:	4b21      	ldr	r3, [pc, #132]	; (80058e8 <tracer_solve+0xe4>)
 8005862:	881b      	ldrh	r3, [r3, #0]
 8005864:	ee07 3a90 	vmov	s15, r3
 8005868:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800586c:	ed9f 6a1f 	vldr	s12, [pc, #124]	; 80058ec <tracer_solve+0xe8>
 8005870:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8005874:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005878:	4b1d      	ldr	r3, [pc, #116]	; (80058f0 <tracer_solve+0xec>)
 800587a:	edd3 7a00 	vldr	s15, [r3]
 800587e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005882:	4b1b      	ldr	r3, [pc, #108]	; (80058f0 <tracer_solve+0xec>)
 8005884:	edc3 7a00 	vstr	s15, [r3]

    result = tracer_pid.kp * error + tracer_pid.ki * tracer_s_error + tracer_pid.kd * d_error;
 8005888:	4b15      	ldr	r3, [pc, #84]	; (80058e0 <tracer_solve+0xdc>)
 800588a:	ed93 7a01 	vldr	s14, [r3, #4]
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	ee07 3a90 	vmov	s15, r3
 8005894:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005898:	ee27 7a27 	vmul.f32	s14, s14, s15
 800589c:	4b10      	ldr	r3, [pc, #64]	; (80058e0 <tracer_solve+0xdc>)
 800589e:	edd3 6a02 	vldr	s13, [r3, #8]
 80058a2:	4b13      	ldr	r3, [pc, #76]	; (80058f0 <tracer_solve+0xec>)
 80058a4:	edd3 7a00 	vldr	s15, [r3]
 80058a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80058ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 80058b0:	4b0b      	ldr	r3, [pc, #44]	; (80058e0 <tracer_solve+0xdc>)
 80058b2:	edd3 6a03 	vldr	s13, [r3, #12]
 80058b6:	edd7 7a04 	vldr	s15, [r7, #16]
 80058ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80058be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80058c2:	edc7 7a03 	vstr	s15, [r7, #12]
    #if D_TRACER_WHILE
    printf("tracer.c > tracer_solve() > ");
    printf("%7.2f = %7.2f * %5d + %7.2f * %7.2f + %7.2f * %7.2f\r\n", result, tracer_pid.kp, error, tracer_pid.ki, tracer_s_error, tracer_pid.kd, d_error);
    #endif

    tracer_before_error = error;
 80058c6:	4a07      	ldr	r2, [pc, #28]	; (80058e4 <tracer_solve+0xe0>)
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	6013      	str	r3, [r2, #0]

    return result;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	ee07 3a90 	vmov	s15, r3
}
 80058d2:	eeb0 0a67 	vmov.f32	s0, s15
 80058d6:	371c      	adds	r7, #28
 80058d8:	46bd      	mov	sp, r7
 80058da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058de:	4770      	bx	lr
 80058e0:	2001ddd4 	.word	0x2001ddd4
 80058e4:	2001dde8 	.word	0x2001dde8
 80058e8:	2001ddf0 	.word	0x2001ddf0
 80058ec:	447a0000 	.word	0x447a0000
 80058f0:	2001ddec 	.word	0x2001ddec

080058f4 <tracer_print_values>:

void tracer_print_values()
{
 80058f4:	b480      	push	{r7}
 80058f6:	af00      	add	r7, sp, #0
#if D_TRACER
    printf("trac > kp = %7.2f, ki = %7.2f, kd = %7.2f\r\n", tracer_pid.kp, tracer_pid.ki, tracer_pid.kd);
#endif
}
 80058f8:	bf00      	nop
 80058fa:	46bd      	mov	sp, r7
 80058fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005900:	4770      	bx	lr
	...

08005904 <velotrace_init>:
PID velotrace_pid;
uint8_t velotrace_started;

/* pre setting */
void velotrace_init(uint16_t samplingtime_ms)
{
 8005904:	b480      	push	{r7}
 8005906:	b083      	sub	sp, #12
 8005908:	af00      	add	r7, sp, #0
 800590a:	4603      	mov	r3, r0
 800590c:	80fb      	strh	r3, [r7, #6]
    velotrace_started = 0;
 800590e:	4b06      	ldr	r3, [pc, #24]	; (8005928 <velotrace_init+0x24>)
 8005910:	2200      	movs	r2, #0
 8005912:	701a      	strb	r2, [r3, #0]
    velotrace_sampling_time_ms = samplingtime_ms;
 8005914:	4a05      	ldr	r2, [pc, #20]	; (800592c <velotrace_init+0x28>)
 8005916:	88fb      	ldrh	r3, [r7, #6]
 8005918:	8013      	strh	r3, [r2, #0]
}
 800591a:	bf00      	nop
 800591c:	370c      	adds	r7, #12
 800591e:	46bd      	mov	sp, r7
 8005920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005924:	4770      	bx	lr
 8005926:	bf00      	nop
 8005928:	2001de0e 	.word	0x2001de0e
 800592c:	2001de04 	.word	0x2001de04

08005930 <velotrace_start>:

void velotrace_start()
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b084      	sub	sp, #16
 8005934:	af00      	add	r7, sp, #0
    if(velotrace_started <= 0)
 8005936:	4b4b      	ldr	r3, [pc, #300]	; (8005a64 <velotrace_start+0x134>)
 8005938:	781b      	ldrb	r3, [r3, #0]
 800593a:	2b00      	cmp	r3, #0
 800593c:	f040 808a 	bne.w	8005a54 <velotrace_start+0x124>
    {
        float target, kp, ki, kd;
        #if D_VELOTRACE
        printf("velotrace_sampling_time_ms = 1, velotrace_s_error = 0, velotrace_before_error = 0\r\n");
        #endif
        velotrace_s_error = 0;
 8005940:	4b49      	ldr	r3, [pc, #292]	; (8005a68 <velotrace_start+0x138>)
 8005942:	f04f 0200 	mov.w	r2, #0
 8005946:	601a      	str	r2, [r3, #0]
        velotrace_before_error = 0;
 8005948:	4b48      	ldr	r3, [pc, #288]	; (8005a6c <velotrace_start+0x13c>)
 800594a:	f04f 0200 	mov.w	r2, #0
 800594e:	601a      	str	r2, [r3, #0]
        velotrace_gain_tuning_time_ms = 0;
 8005950:	4b47      	ldr	r3, [pc, #284]	; (8005a70 <velotrace_start+0x140>)
 8005952:	2200      	movs	r2, #0
 8005954:	801a      	strh	r2, [r3, #0]
        switch(rotary_read_playmode())
 8005956:	f7fb fde7 	bl	8001528 <rotary_read_playmode>
 800595a:	4603      	mov	r3, r0
 800595c:	3b01      	subs	r3, #1
 800595e:	2b06      	cmp	r3, #6
 8005960:	d85f      	bhi.n	8005a22 <velotrace_start+0xf2>
 8005962:	a201      	add	r2, pc, #4	; (adr r2, 8005968 <velotrace_start+0x38>)
 8005964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005968:	08005985 	.word	0x08005985
 800596c:	08005985 	.word	0x08005985
 8005970:	08005a23 	.word	0x08005a23
 8005974:	08005a23 	.word	0x08005a23
 8005978:	08005a23 	.word	0x08005a23
 800597c:	0800599b 	.word	0x0800599b
 8005980:	080059d9 	.word	0x080059d9
                target = velotrace_calc_target(rotary_read_value());
                kp = velotrace_calc_gain_kp(rotary_read_value());
                ki = velotrace_calc_gain_ki(rotary_read_value());
                kd = velotrace_calc_gain_kd(rotary_read_value());
                */
                target = 1;
 8005984:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8005988:	60fb      	str	r3, [r7, #12]
                kp = 1000;
 800598a:	4b3a      	ldr	r3, [pc, #232]	; (8005a74 <velotrace_start+0x144>)
 800598c:	60bb      	str	r3, [r7, #8]
                ki = 100;
 800598e:	4b3a      	ldr	r3, [pc, #232]	; (8005a78 <velotrace_start+0x148>)
 8005990:	607b      	str	r3, [r7, #4]
                kd = 0;
 8005992:	f04f 0300 	mov.w	r3, #0
 8005996:	603b      	str	r3, [r7, #0]
                break;
 8005998:	e050      	b.n	8005a3c <velotrace_start+0x10c>
            case velotrace_tuning:
                target = 0;
 800599a:	f04f 0300 	mov.w	r3, #0
 800599e:	60fb      	str	r3, [r7, #12]
                kp = velotrace_calc_gain_kp(rotary_read_value());
 80059a0:	f7fb fdda 	bl	8001558 <rotary_read_value>
 80059a4:	4603      	mov	r3, r0
 80059a6:	b29b      	uxth	r3, r3
 80059a8:	4618      	mov	r0, r3
 80059aa:	f000 f909 	bl	8005bc0 <velotrace_calc_gain_kp>
 80059ae:	ed87 0a02 	vstr	s0, [r7, #8]
                ki = velotrace_calc_gain_ki(rotary_read_value());
 80059b2:	f7fb fdd1 	bl	8001558 <rotary_read_value>
 80059b6:	4603      	mov	r3, r0
 80059b8:	b29b      	uxth	r3, r3
 80059ba:	4618      	mov	r0, r3
 80059bc:	f000 f924 	bl	8005c08 <velotrace_calc_gain_ki>
 80059c0:	ed87 0a01 	vstr	s0, [r7, #4]
                kd = velotrace_calc_gain_kd(rotary_read_value());
 80059c4:	f7fb fdc8 	bl	8001558 <rotary_read_value>
 80059c8:	4603      	mov	r3, r0
 80059ca:	b29b      	uxth	r3, r3
 80059cc:	4618      	mov	r0, r3
 80059ce:	f000 f93f 	bl	8005c50 <velotrace_calc_gain_kd>
 80059d2:	ed87 0a00 	vstr	s0, [r7]
                break;
 80059d6:	e031      	b.n	8005a3c <velotrace_start+0x10c>
            case velotrace_tuning_2:
                target = velotrace_calc_target(rotary_read_value());
 80059d8:	f7fb fdbe 	bl	8001558 <rotary_read_value>
 80059dc:	4603      	mov	r3, r0
 80059de:	b29b      	uxth	r3, r3
 80059e0:	4618      	mov	r0, r3
 80059e2:	f000 f8cf 	bl	8005b84 <velotrace_calc_target>
 80059e6:	ed87 0a03 	vstr	s0, [r7, #12]
                kp = velotrace_calc_gain_kp(rotary_read_value());
 80059ea:	f7fb fdb5 	bl	8001558 <rotary_read_value>
 80059ee:	4603      	mov	r3, r0
 80059f0:	b29b      	uxth	r3, r3
 80059f2:	4618      	mov	r0, r3
 80059f4:	f000 f8e4 	bl	8005bc0 <velotrace_calc_gain_kp>
 80059f8:	ed87 0a02 	vstr	s0, [r7, #8]
                ki = velotrace_calc_gain_ki(rotary_read_value());
 80059fc:	f7fb fdac 	bl	8001558 <rotary_read_value>
 8005a00:	4603      	mov	r3, r0
 8005a02:	b29b      	uxth	r3, r3
 8005a04:	4618      	mov	r0, r3
 8005a06:	f000 f8ff 	bl	8005c08 <velotrace_calc_gain_ki>
 8005a0a:	ed87 0a01 	vstr	s0, [r7, #4]
                kd = velotrace_calc_gain_kd(rotary_read_value());
 8005a0e:	f7fb fda3 	bl	8001558 <rotary_read_value>
 8005a12:	4603      	mov	r3, r0
 8005a14:	b29b      	uxth	r3, r3
 8005a16:	4618      	mov	r0, r3
 8005a18:	f000 f91a 	bl	8005c50 <velotrace_calc_gain_kd>
 8005a1c:	ed87 0a00 	vstr	s0, [r7]
                break;
 8005a20:	e00c      	b.n	8005a3c <velotrace_start+0x10c>
            case tracer_tuning:
            default:
                target = 0;
 8005a22:	f04f 0300 	mov.w	r3, #0
 8005a26:	60fb      	str	r3, [r7, #12]
                kp = 0;
 8005a28:	f04f 0300 	mov.w	r3, #0
 8005a2c:	60bb      	str	r3, [r7, #8]
                ki = 0;
 8005a2e:	f04f 0300 	mov.w	r3, #0
 8005a32:	607b      	str	r3, [r7, #4]
                kd = 0;
 8005a34:	f04f 0300 	mov.w	r3, #0
 8005a38:	603b      	str	r3, [r7, #0]
                break;
 8005a3a:	bf00      	nop
        }
        velotrace_set_target_direct(target);
 8005a3c:	ed97 0a03 	vldr	s0, [r7, #12]
 8005a40:	f000 f82a 	bl	8005a98 <velotrace_set_target_direct>
        velotrace_set_gain_direct(kp, ki, kd);
 8005a44:	ed97 1a00 	vldr	s2, [r7]
 8005a48:	edd7 0a01 	vldr	s1, [r7, #4]
 8005a4c:	ed97 0a02 	vldr	s0, [r7, #8]
 8005a50:	f000 f862 	bl	8005b18 <velotrace_set_gain_direct>
    }
    velotrace_started = 1;
 8005a54:	4b03      	ldr	r3, [pc, #12]	; (8005a64 <velotrace_start+0x134>)
 8005a56:	2201      	movs	r2, #1
 8005a58:	701a      	strb	r2, [r3, #0]
}
 8005a5a:	bf00      	nop
 8005a5c:	3710      	adds	r7, #16
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	bd80      	pop	{r7, pc}
 8005a62:	bf00      	nop
 8005a64:	2001de0e 	.word	0x2001de0e
 8005a68:	2001de10 	.word	0x2001de10
 8005a6c:	2001de08 	.word	0x2001de08
 8005a70:	2001de0c 	.word	0x2001de0c
 8005a74:	447a0000 	.word	0x447a0000
 8005a78:	42c80000 	.word	0x42c80000

08005a7c <velotrace_stop>:

void velotrace_stop()
{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	af00      	add	r7, sp, #0
    velotrace_set_target_zero();
 8005a80:	f000 f864 	bl	8005b4c <velotrace_set_target_zero>
    velotrace_set_gain_zero();
 8005a84:	f000 f86c 	bl	8005b60 <velotrace_set_gain_zero>
    velotrace_started = 0;
 8005a88:	4b02      	ldr	r3, [pc, #8]	; (8005a94 <velotrace_stop+0x18>)
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	701a      	strb	r2, [r3, #0]
}
 8005a8e:	bf00      	nop
 8005a90:	bd80      	pop	{r7, pc}
 8005a92:	bf00      	nop
 8005a94:	2001de0e 	.word	0x2001de0e

08005a98 <velotrace_set_target_direct>:
{
    velotrace_pid.target = velotrace_calc_target(i);
}

void velotrace_set_target_direct(float target)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b083      	sub	sp, #12
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	ed87 0a01 	vstr	s0, [r7, #4]
    velotrace_pid.target = target;
 8005aa2:	4a04      	ldr	r2, [pc, #16]	; (8005ab4 <velotrace_set_target_direct+0x1c>)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6013      	str	r3, [r2, #0]
}
 8005aa8:	bf00      	nop
 8005aaa:	370c      	adds	r7, #12
 8005aac:	46bd      	mov	sp, r7
 8005aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab2:	4770      	bx	lr
 8005ab4:	2001de14 	.word	0x2001de14

08005ab8 <velotrace_set_gain_kp_direct>:
{
    velotrace_set_gain_kd_direct(velotrace_calc_gain_kd(i));
}

void velotrace_set_gain_kp_direct(float kp)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b083      	sub	sp, #12
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	ed87 0a01 	vstr	s0, [r7, #4]
    velotrace_pid.kp = kp;
 8005ac2:	4a04      	ldr	r2, [pc, #16]	; (8005ad4 <velotrace_set_gain_kp_direct+0x1c>)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6053      	str	r3, [r2, #4]
}
 8005ac8:	bf00      	nop
 8005aca:	370c      	adds	r7, #12
 8005acc:	46bd      	mov	sp, r7
 8005ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad2:	4770      	bx	lr
 8005ad4:	2001de14 	.word	0x2001de14

08005ad8 <velotrace_set_gain_ki_direct>:

void velotrace_set_gain_ki_direct(float ki)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b083      	sub	sp, #12
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	ed87 0a01 	vstr	s0, [r7, #4]
    velotrace_pid.ki = ki;
 8005ae2:	4a04      	ldr	r2, [pc, #16]	; (8005af4 <velotrace_set_gain_ki_direct+0x1c>)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6093      	str	r3, [r2, #8]
}
 8005ae8:	bf00      	nop
 8005aea:	370c      	adds	r7, #12
 8005aec:	46bd      	mov	sp, r7
 8005aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af2:	4770      	bx	lr
 8005af4:	2001de14 	.word	0x2001de14

08005af8 <velotrace_set_gain_kd_direct>:

void velotrace_set_gain_kd_direct(float kd)
{
 8005af8:	b480      	push	{r7}
 8005afa:	b083      	sub	sp, #12
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	ed87 0a01 	vstr	s0, [r7, #4]
    velotrace_pid.kd = kd;
 8005b02:	4a04      	ldr	r2, [pc, #16]	; (8005b14 <velotrace_set_gain_kd_direct+0x1c>)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	60d3      	str	r3, [r2, #12]
}
 8005b08:	bf00      	nop
 8005b0a:	370c      	adds	r7, #12
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b12:	4770      	bx	lr
 8005b14:	2001de14 	.word	0x2001de14

08005b18 <velotrace_set_gain_direct>:

void velotrace_set_gain_direct(float kp, float ki, float kd)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b084      	sub	sp, #16
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	ed87 0a03 	vstr	s0, [r7, #12]
 8005b22:	edc7 0a02 	vstr	s1, [r7, #8]
 8005b26:	ed87 1a01 	vstr	s2, [r7, #4]
    velotrace_set_gain_kp_direct(kp);
 8005b2a:	ed97 0a03 	vldr	s0, [r7, #12]
 8005b2e:	f7ff ffc3 	bl	8005ab8 <velotrace_set_gain_kp_direct>
    velotrace_set_gain_ki_direct(ki);
 8005b32:	ed97 0a02 	vldr	s0, [r7, #8]
 8005b36:	f7ff ffcf 	bl	8005ad8 <velotrace_set_gain_ki_direct>
    velotrace_set_gain_kd_direct(kd);
 8005b3a:	ed97 0a01 	vldr	s0, [r7, #4]
 8005b3e:	f7ff ffdb 	bl	8005af8 <velotrace_set_gain_kd_direct>
}
 8005b42:	bf00      	nop
 8005b44:	3710      	adds	r7, #16
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}
	...

08005b4c <velotrace_set_target_zero>:

/* target kp ki kd set zero */
void velotrace_set_target_zero()
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	af00      	add	r7, sp, #0
    velotrace_set_target_direct(0);
 8005b50:	ed9f 0a02 	vldr	s0, [pc, #8]	; 8005b5c <velotrace_set_target_zero+0x10>
 8005b54:	f7ff ffa0 	bl	8005a98 <velotrace_set_target_direct>
}
 8005b58:	bf00      	nop
 8005b5a:	bd80      	pop	{r7, pc}
 8005b5c:	00000000 	.word	0x00000000

08005b60 <velotrace_set_gain_zero>:

void velotrace_set_gain_zero()
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	af00      	add	r7, sp, #0
    velotrace_set_gain_kp_direct(0);
 8005b64:	ed9f 0a06 	vldr	s0, [pc, #24]	; 8005b80 <velotrace_set_gain_zero+0x20>
 8005b68:	f7ff ffa6 	bl	8005ab8 <velotrace_set_gain_kp_direct>
    velotrace_set_gain_ki_direct(0);
 8005b6c:	ed9f 0a04 	vldr	s0, [pc, #16]	; 8005b80 <velotrace_set_gain_zero+0x20>
 8005b70:	f7ff ffb2 	bl	8005ad8 <velotrace_set_gain_ki_direct>
    velotrace_set_gain_kd_direct(0);
 8005b74:	ed9f 0a02 	vldr	s0, [pc, #8]	; 8005b80 <velotrace_set_gain_zero+0x20>
 8005b78:	f7ff ffbe 	bl	8005af8 <velotrace_set_gain_kd_direct>
}
 8005b7c:	bf00      	nop
 8005b7e:	bd80      	pop	{r7, pc}
 8005b80:	00000000 	.word	0x00000000

08005b84 <velotrace_calc_target>:

/* calclate pid values from rotary value */
float velotrace_calc_target(unsigned short int i)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b083      	sub	sp, #12
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	4603      	mov	r3, r0
 8005b8c:	80fb      	strh	r3, [r7, #6]
    return VELOCITY_TARGET_MAX - ((VELOTRACE_STEP_SIZE - 1) - i) * (float) (VELOCITY_TARGET_MAX - VELOCITY_TARGET_MIN) / (float) (VELOTRACE_STEP_SIZE - 1);
 8005b8e:	88fb      	ldrh	r3, [r7, #6]
 8005b90:	f1c3 030f 	rsb	r3, r3, #15
 8005b94:	ee07 3a90 	vmov	s15, r3
 8005b98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005b9c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005ba0:	eef2 6a0e 	vmov.f32	s13, #46	; 0x41700000  15.0
 8005ba4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005ba8:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8005bac:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 8005bb0:	eeb0 0a67 	vmov.f32	s0, s15
 8005bb4:	370c      	adds	r7, #12
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbc:	4770      	bx	lr
	...

08005bc0 <velotrace_calc_gain_kp>:

float velotrace_calc_gain_kp(unsigned short int i)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b083      	sub	sp, #12
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	80fb      	strh	r3, [r7, #6]
    return VELOCITY_KP_MAX - ((VELOTRACE_STEP_SIZE - 1) - i) * (float) (VELOCITY_KP_MAX - VELOCITY_KP_MIN) / (float) (VELOTRACE_STEP_SIZE - 1);
 8005bca:	88fb      	ldrh	r3, [r7, #6]
 8005bcc:	f1c3 030f 	rsb	r3, r3, #15
 8005bd0:	ee07 3a90 	vmov	s15, r3
 8005bd4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005bd8:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8005c00 <velotrace_calc_gain_kp+0x40>
 8005bdc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005be0:	eef2 6a0e 	vmov.f32	s13, #46	; 0x41700000  15.0
 8005be4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005be8:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8005c04 <velotrace_calc_gain_kp+0x44>
 8005bec:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 8005bf0:	eeb0 0a67 	vmov.f32	s0, s15
 8005bf4:	370c      	adds	r7, #12
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfc:	4770      	bx	lr
 8005bfe:	bf00      	nop
 8005c00:	00000000 	.word	0x00000000
 8005c04:	447a0000 	.word	0x447a0000

08005c08 <velotrace_calc_gain_ki>:

float velotrace_calc_gain_ki(unsigned short int i)
{
 8005c08:	b480      	push	{r7}
 8005c0a:	b083      	sub	sp, #12
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	4603      	mov	r3, r0
 8005c10:	80fb      	strh	r3, [r7, #6]
    return VELOCITY_KI_MAX - ((VELOTRACE_STEP_SIZE - 1) - i) * (float) (VELOCITY_KI_MAX - VELOCITY_KI_MIN) / (float) (VELOTRACE_STEP_SIZE - 1);
 8005c12:	88fb      	ldrh	r3, [r7, #6]
 8005c14:	f1c3 030f 	rsb	r3, r3, #15
 8005c18:	ee07 3a90 	vmov	s15, r3
 8005c1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005c20:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8005c48 <velotrace_calc_gain_ki+0x40>
 8005c24:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005c28:	eef2 6a0e 	vmov.f32	s13, #46	; 0x41700000  15.0
 8005c2c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005c30:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8005c4c <velotrace_calc_gain_ki+0x44>
 8005c34:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 8005c38:	eeb0 0a67 	vmov.f32	s0, s15
 8005c3c:	370c      	adds	r7, #12
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c44:	4770      	bx	lr
 8005c46:	bf00      	nop
 8005c48:	00000000 	.word	0x00000000
 8005c4c:	42c80000 	.word	0x42c80000

08005c50 <velotrace_calc_gain_kd>:

float velotrace_calc_gain_kd(unsigned short int i)
{
 8005c50:	b480      	push	{r7}
 8005c52:	b083      	sub	sp, #12
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	4603      	mov	r3, r0
 8005c58:	80fb      	strh	r3, [r7, #6]
    return VELOCITY_KD_MAX - ((VELOTRACE_STEP_SIZE - 1) - i) * (float) (VELOCITY_KD_MAX - VELOCITY_KD_MIN) / (float) (VELOTRACE_STEP_SIZE - 1);
 8005c5a:	88fb      	ldrh	r3, [r7, #6]
 8005c5c:	f1c3 030f 	rsb	r3, r3, #15
 8005c60:	ee07 3a90 	vmov	s15, r3
 8005c64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005c68:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8005c90 <velotrace_calc_gain_kd+0x40>
 8005c6c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005c70:	eef2 6a0e 	vmov.f32	s13, #46	; 0x41700000  15.0
 8005c74:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005c78:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8005c90 <velotrace_calc_gain_kd+0x40>
 8005c7c:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 8005c80:	eeb0 0a67 	vmov.f32	s0, s15
 8005c84:	370c      	adds	r7, #12
 8005c86:	46bd      	mov	sp, r7
 8005c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8c:	4770      	bx	lr
 8005c8e:	bf00      	nop
 8005c90:	00000000 	.word	0x00000000

08005c94 <velotrace_read_values>:
    velotrace_pid.ki = _pid->ki;
    velotrace_pid.kd = _pid->kd;
}

PID* velotrace_read_values()
{
 8005c94:	b480      	push	{r7}
 8005c96:	af00      	add	r7, sp, #0
    return &velotrace_pid;
 8005c98:	4b02      	ldr	r3, [pc, #8]	; (8005ca4 <velotrace_read_values+0x10>)
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca2:	4770      	bx	lr
 8005ca4:	2001de14 	.word	0x2001de14

08005ca8 <velotrace_solve>:

float velotrace_solve(float reference_)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b087      	sub	sp, #28
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	ed87 0a01 	vstr	s0, [r7, #4]
    float error;
    float d_error;
    float result;

    error = reference_ - velotrace_pid.target;
 8005cb2:	4b2f      	ldr	r3, [pc, #188]	; (8005d70 <velotrace_solve+0xc8>)
 8005cb4:	edd3 7a00 	vldr	s15, [r3]
 8005cb8:	ed97 7a01 	vldr	s14, [r7, #4]
 8005cbc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005cc0:	edc7 7a05 	vstr	s15, [r7, #20]

    d_error = (error - velotrace_before_error) / (float) (velotrace_sampling_time_ms / (float) 1000);
 8005cc4:	4b2b      	ldr	r3, [pc, #172]	; (8005d74 <velotrace_solve+0xcc>)
 8005cc6:	edd3 7a00 	vldr	s15, [r3]
 8005cca:	ed97 7a05 	vldr	s14, [r7, #20]
 8005cce:	ee77 6a67 	vsub.f32	s13, s14, s15
 8005cd2:	4b29      	ldr	r3, [pc, #164]	; (8005d78 <velotrace_solve+0xd0>)
 8005cd4:	881b      	ldrh	r3, [r3, #0]
 8005cd6:	ee07 3a90 	vmov	s15, r3
 8005cda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005cde:	ed9f 6a27 	vldr	s12, [pc, #156]	; 8005d7c <velotrace_solve+0xd4>
 8005ce2:	ee87 7a86 	vdiv.f32	s14, s15, s12
 8005ce6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005cea:	edc7 7a04 	vstr	s15, [r7, #16]
    velotrace_s_error += error * (float) (velotrace_sampling_time_ms / (float) 1000);
 8005cee:	4b22      	ldr	r3, [pc, #136]	; (8005d78 <velotrace_solve+0xd0>)
 8005cf0:	881b      	ldrh	r3, [r3, #0]
 8005cf2:	ee07 3a90 	vmov	s15, r3
 8005cf6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005cfa:	eddf 6a20 	vldr	s13, [pc, #128]	; 8005d7c <velotrace_solve+0xd4>
 8005cfe:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005d02:	edd7 7a05 	vldr	s15, [r7, #20]
 8005d06:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005d0a:	4b1d      	ldr	r3, [pc, #116]	; (8005d80 <velotrace_solve+0xd8>)
 8005d0c:	edd3 7a00 	vldr	s15, [r3]
 8005d10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d14:	4b1a      	ldr	r3, [pc, #104]	; (8005d80 <velotrace_solve+0xd8>)
 8005d16:	edc3 7a00 	vstr	s15, [r3]

    result = - (velotrace_pid.kp * error + velotrace_pid.ki * velotrace_s_error + velotrace_pid.kd * d_error);
 8005d1a:	4b15      	ldr	r3, [pc, #84]	; (8005d70 <velotrace_solve+0xc8>)
 8005d1c:	ed93 7a01 	vldr	s14, [r3, #4]
 8005d20:	edd7 7a05 	vldr	s15, [r7, #20]
 8005d24:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005d28:	4b11      	ldr	r3, [pc, #68]	; (8005d70 <velotrace_solve+0xc8>)
 8005d2a:	edd3 6a02 	vldr	s13, [r3, #8]
 8005d2e:	4b14      	ldr	r3, [pc, #80]	; (8005d80 <velotrace_solve+0xd8>)
 8005d30:	edd3 7a00 	vldr	s15, [r3]
 8005d34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d38:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005d3c:	4b0c      	ldr	r3, [pc, #48]	; (8005d70 <velotrace_solve+0xc8>)
 8005d3e:	edd3 6a03 	vldr	s13, [r3, #12]
 8005d42:	edd7 7a04 	vldr	s15, [r7, #16]
 8005d46:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d4e:	eef1 7a67 	vneg.f32	s15, s15
 8005d52:	edc7 7a03 	vstr	s15, [r7, #12]
    printf("velotrace_solve()\r\n");
    printf("reference_ - velotrace_pid.target = %7.2f - %7.2f = %7.2f\r\n", reference_, velotrace_pid.target, reference_ - velotrace_pid.target);
    printf("%7.2f = %7.2f * %7.2f + %7.2f * %7.2f + %7.2f * %7.2f\r\n", result, velotrace_pid.kp, error, velotrace_pid.ki, velotrace_s_error, velotrace_pid.kd, d_error);
    #endif

    velotrace_before_error = error;
 8005d56:	4a07      	ldr	r2, [pc, #28]	; (8005d74 <velotrace_solve+0xcc>)
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	6013      	str	r3, [r2, #0]

    return result;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	ee07 3a90 	vmov	s15, r3
}
 8005d62:	eeb0 0a67 	vmov.f32	s0, s15
 8005d66:	371c      	adds	r7, #28
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr
 8005d70:	2001de14 	.word	0x2001de14
 8005d74:	2001de08 	.word	0x2001de08
 8005d78:	2001de04 	.word	0x2001de04
 8005d7c:	447a0000 	.word	0x447a0000
 8005d80:	2001de10 	.word	0x2001de10

08005d84 <velotrace_print_values>:

void velotrace_print_values()
{
 8005d84:	b480      	push	{r7}
 8005d86:	af00      	add	r7, sp, #0
#if D_VELOTRACE
	printf("velo > target = %5.3f\r\n", velotrace_read_target());
	//! printf("kp = %5.3f, ki = %5.3f, kd = %5.3f\r\n", velotrace_calc_gain_kp(rotary_read_value()), velotrace_calc_gain_ki(rotary_read_value()), velotrace_calc_gain_kd(rotary_read_value()));
#endif
}
 8005d88:	bf00      	nop
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d90:	4770      	bx	lr
	...

08005d94 <velotrace_gain_tuning>:

void velotrace_gain_tuning()
{
 8005d94:	b480      	push	{r7}
 8005d96:	af00      	add	r7, sp, #0
    //! 
    velotrace_gain_tuning_time_ms += velotrace_sampling_time_ms;
 8005d98:	4b0b      	ldr	r3, [pc, #44]	; (8005dc8 <velotrace_gain_tuning+0x34>)
 8005d9a:	881a      	ldrh	r2, [r3, #0]
 8005d9c:	4b0b      	ldr	r3, [pc, #44]	; (8005dcc <velotrace_gain_tuning+0x38>)
 8005d9e:	881b      	ldrh	r3, [r3, #0]
 8005da0:	4413      	add	r3, r2
 8005da2:	b29a      	uxth	r2, r3
 8005da4:	4b08      	ldr	r3, [pc, #32]	; (8005dc8 <velotrace_gain_tuning+0x34>)
 8005da6:	801a      	strh	r2, [r3, #0]
    //! 
    if(velotrace_gain_tuning_time_ms >= VELOTRACE_GAIN_TUNING_STOP_TIME_MS)
 8005da8:	4b07      	ldr	r3, [pc, #28]	; (8005dc8 <velotrace_gain_tuning+0x34>)
 8005daa:	881b      	ldrh	r3, [r3, #0]
 8005dac:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d903      	bls.n	8005dbc <velotrace_gain_tuning+0x28>
    {
        //! 
        velotrace_pid.target = 0;
 8005db4:	4b06      	ldr	r3, [pc, #24]	; (8005dd0 <velotrace_gain_tuning+0x3c>)
 8005db6:	f04f 0200 	mov.w	r2, #0
 8005dba:	601a      	str	r2, [r3, #0]
    }
}
 8005dbc:	bf00      	nop
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc4:	4770      	bx	lr
 8005dc6:	bf00      	nop
 8005dc8:	2001de0c 	.word	0x2001de0c
 8005dcc:	2001de04 	.word	0x2001de04
 8005dd0:	2001de14 	.word	0x2001de14

08005dd4 <virtual_marker_init>:
#include "virtual_marker.h"

SideSensorState virtual_marker_state, virtual_marker_state_volatile;

void virtual_marker_init()
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	af00      	add	r7, sp, #0
    sidesensor_init();
 8005dd8:	f7fe fa40 	bl	800425c <sidesensor_init>
}
 8005ddc:	bf00      	nop
 8005dde:	bd80      	pop	{r7, pc}

08005de0 <virtual_marker_start>:

void virtual_marker_start()
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	af00      	add	r7, sp, #0
    sidesensor_start();
 8005de4:	f7fe fa42 	bl	800426c <sidesensor_start>
    virtual_marker_set();
 8005de8:	f000 f810 	bl	8005e0c <virtual_marker_set>
}
 8005dec:	bf00      	nop
 8005dee:	bd80      	pop	{r7, pc}

08005df0 <virtual_marker_main>:

void virtual_marker_main()
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	af00      	add	r7, sp, #0
    /* virtual_main */
    sidesensor_main();
 8005df4:	f7fe facc 	bl	8004390 <sidesensor_main>
    virtual_marker_set();
 8005df8:	f000 f808 	bl	8005e0c <virtual_marker_set>
}
 8005dfc:	bf00      	nop
 8005dfe:	bd80      	pop	{r7, pc}

08005e00 <virtual_marker_stop>:

void virtual_marker_stop()
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	af00      	add	r7, sp, #0
    sidesensor_stop();
 8005e04:	f7fe fa58 	bl	80042b8 <sidesensor_stop>
}
 8005e08:	bf00      	nop
 8005e0a:	bd80      	pop	{r7, pc}

08005e0c <virtual_marker_set>:

void virtual_marker_set()
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	af00      	add	r7, sp, #0
    virtual_marker_state = sidesensor_read_markerstate();
 8005e10:	f7fe fa5a 	bl	80042c8 <sidesensor_read_markerstate>
 8005e14:	4603      	mov	r3, r0
 8005e16:	461a      	mov	r2, r3
 8005e18:	4b04      	ldr	r3, [pc, #16]	; (8005e2c <virtual_marker_set+0x20>)
 8005e1a:	701a      	strb	r2, [r3, #0]
    virtual_marker_state_volatile = sidesensor_read_markerstate_volatile();
 8005e1c:	f7fe fa60 	bl	80042e0 <sidesensor_read_markerstate_volatile>
 8005e20:	4603      	mov	r3, r0
 8005e22:	461a      	mov	r2, r3
 8005e24:	4b02      	ldr	r3, [pc, #8]	; (8005e30 <virtual_marker_set+0x24>)
 8005e26:	701a      	strb	r2, [r3, #0]
}
 8005e28:	bf00      	nop
 8005e2a:	bd80      	pop	{r7, pc}
 8005e2c:	2001de25 	.word	0x2001de25
 8005e30:	2001de24 	.word	0x2001de24

08005e34 <virtual_marker_read_markerstate>:

SideSensorState virtual_marker_read_markerstate()
{
 8005e34:	b480      	push	{r7}
 8005e36:	af00      	add	r7, sp, #0
    return virtual_marker_state;
 8005e38:	4b03      	ldr	r3, [pc, #12]	; (8005e48 <virtual_marker_read_markerstate+0x14>)
 8005e3a:	781b      	ldrb	r3, [r3, #0]
}
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e44:	4770      	bx	lr
 8005e46:	bf00      	nop
 8005e48:	2001de25 	.word	0x2001de25

08005e4c <virtual_marker_read_markerstate_volatile>:

SideSensorState virtual_marker_read_markerstate_volatile()
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	af00      	add	r7, sp, #0
    if(course_read_section_degree() / course_read_sampling_count() >= THRESHOLD_YAW_CURVE_OR_STRAIGHT)
    {
        virtual_marker_state_volatile = curve;
    }
    */
    return virtual_marker_state_volatile;
 8005e50:	4b03      	ldr	r3, [pc, #12]	; (8005e60 <virtual_marker_read_markerstate_volatile+0x14>)
 8005e52:	781b      	ldrb	r3, [r3, #0]
}
 8005e54:	4618      	mov	r0, r3
 8005e56:	46bd      	mov	sp, r7
 8005e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5c:	4770      	bx	lr
 8005e5e:	bf00      	nop
 8005e60:	2001de24 	.word	0x2001de24

08005e64 <virtual_marker_d_print>:

void virtual_marker_d_print()
{
 8005e64:	b480      	push	{r7}
 8005e66:	af00      	add	r7, sp, #0

}
 8005e68:	bf00      	nop
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e70:	4770      	bx	lr
	...

08005e74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005e74:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005eac <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005e78:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005e7a:	e003      	b.n	8005e84 <LoopCopyDataInit>

08005e7c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005e7c:	4b0c      	ldr	r3, [pc, #48]	; (8005eb0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005e7e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005e80:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005e82:	3104      	adds	r1, #4

08005e84 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005e84:	480b      	ldr	r0, [pc, #44]	; (8005eb4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005e86:	4b0c      	ldr	r3, [pc, #48]	; (8005eb8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005e88:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005e8a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005e8c:	d3f6      	bcc.n	8005e7c <CopyDataInit>
  ldr  r2, =_sbss
 8005e8e:	4a0b      	ldr	r2, [pc, #44]	; (8005ebc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005e90:	e002      	b.n	8005e98 <LoopFillZerobss>

08005e92 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005e92:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005e94:	f842 3b04 	str.w	r3, [r2], #4

08005e98 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005e98:	4b09      	ldr	r3, [pc, #36]	; (8005ec0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005e9a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005e9c:	d3f9      	bcc.n	8005e92 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005e9e:	f7fe ff8d 	bl	8004dbc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005ea2:	f004 fe49 	bl	800ab38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005ea6:	f7fd f8c3 	bl	8003030 <main>
  bx  lr    
 8005eaa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005eac:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8005eb0:	080108c8 	.word	0x080108c8
  ldr  r0, =_sdata
 8005eb4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005eb8:	200001e0 	.word	0x200001e0
  ldr  r2, =_sbss
 8005ebc:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8005ec0:	2001de50 	.word	0x2001de50

08005ec4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005ec4:	e7fe      	b.n	8005ec4 <ADC_IRQHandler>
	...

08005ec8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005ecc:	4b0e      	ldr	r3, [pc, #56]	; (8005f08 <HAL_Init+0x40>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4a0d      	ldr	r2, [pc, #52]	; (8005f08 <HAL_Init+0x40>)
 8005ed2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005ed6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005ed8:	4b0b      	ldr	r3, [pc, #44]	; (8005f08 <HAL_Init+0x40>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4a0a      	ldr	r2, [pc, #40]	; (8005f08 <HAL_Init+0x40>)
 8005ede:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005ee2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005ee4:	4b08      	ldr	r3, [pc, #32]	; (8005f08 <HAL_Init+0x40>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4a07      	ldr	r2, [pc, #28]	; (8005f08 <HAL_Init+0x40>)
 8005eea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005eee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005ef0:	2003      	movs	r0, #3
 8005ef2:	f000 fdaf 	bl	8006a54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005ef6:	2000      	movs	r0, #0
 8005ef8:	f000 f808 	bl	8005f0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005efc:	f7fe fafe 	bl	80044fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005f00:	2300      	movs	r3, #0
}
 8005f02:	4618      	mov	r0, r3
 8005f04:	bd80      	pop	{r7, pc}
 8005f06:	bf00      	nop
 8005f08:	40023c00 	.word	0x40023c00

08005f0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b082      	sub	sp, #8
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005f14:	4b12      	ldr	r3, [pc, #72]	; (8005f60 <HAL_InitTick+0x54>)
 8005f16:	681a      	ldr	r2, [r3, #0]
 8005f18:	4b12      	ldr	r3, [pc, #72]	; (8005f64 <HAL_InitTick+0x58>)
 8005f1a:	781b      	ldrb	r3, [r3, #0]
 8005f1c:	4619      	mov	r1, r3
 8005f1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005f22:	fbb3 f3f1 	udiv	r3, r3, r1
 8005f26:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	f000 fdc7 	bl	8006abe <HAL_SYSTICK_Config>
 8005f30:	4603      	mov	r3, r0
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d001      	beq.n	8005f3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005f36:	2301      	movs	r3, #1
 8005f38:	e00e      	b.n	8005f58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2b0f      	cmp	r3, #15
 8005f3e:	d80a      	bhi.n	8005f56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005f40:	2200      	movs	r2, #0
 8005f42:	6879      	ldr	r1, [r7, #4]
 8005f44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005f48:	f000 fd8f 	bl	8006a6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005f4c:	4a06      	ldr	r2, [pc, #24]	; (8005f68 <HAL_InitTick+0x5c>)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005f52:	2300      	movs	r3, #0
 8005f54:	e000      	b.n	8005f58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005f56:	2301      	movs	r3, #1
}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	3708      	adds	r7, #8
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bd80      	pop	{r7, pc}
 8005f60:	20000000 	.word	0x20000000
 8005f64:	20000008 	.word	0x20000008
 8005f68:	20000004 	.word	0x20000004

08005f6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005f70:	4b06      	ldr	r3, [pc, #24]	; (8005f8c <HAL_IncTick+0x20>)
 8005f72:	781b      	ldrb	r3, [r3, #0]
 8005f74:	461a      	mov	r2, r3
 8005f76:	4b06      	ldr	r3, [pc, #24]	; (8005f90 <HAL_IncTick+0x24>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4413      	add	r3, r2
 8005f7c:	4a04      	ldr	r2, [pc, #16]	; (8005f90 <HAL_IncTick+0x24>)
 8005f7e:	6013      	str	r3, [r2, #0]
}
 8005f80:	bf00      	nop
 8005f82:	46bd      	mov	sp, r7
 8005f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f88:	4770      	bx	lr
 8005f8a:	bf00      	nop
 8005f8c:	20000008 	.word	0x20000008
 8005f90:	2001de28 	.word	0x2001de28

08005f94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005f94:	b480      	push	{r7}
 8005f96:	af00      	add	r7, sp, #0
  return uwTick;
 8005f98:	4b03      	ldr	r3, [pc, #12]	; (8005fa8 <HAL_GetTick+0x14>)
 8005f9a:	681b      	ldr	r3, [r3, #0]
}
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa4:	4770      	bx	lr
 8005fa6:	bf00      	nop
 8005fa8:	2001de28 	.word	0x2001de28

08005fac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b084      	sub	sp, #16
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005fb4:	f7ff ffee 	bl	8005f94 <HAL_GetTick>
 8005fb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005fc4:	d005      	beq.n	8005fd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005fc6:	4b09      	ldr	r3, [pc, #36]	; (8005fec <HAL_Delay+0x40>)
 8005fc8:	781b      	ldrb	r3, [r3, #0]
 8005fca:	461a      	mov	r2, r3
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	4413      	add	r3, r2
 8005fd0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005fd2:	bf00      	nop
 8005fd4:	f7ff ffde 	bl	8005f94 <HAL_GetTick>
 8005fd8:	4602      	mov	r2, r0
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	1ad3      	subs	r3, r2, r3
 8005fde:	68fa      	ldr	r2, [r7, #12]
 8005fe0:	429a      	cmp	r2, r3
 8005fe2:	d8f7      	bhi.n	8005fd4 <HAL_Delay+0x28>
  {
  }
}
 8005fe4:	bf00      	nop
 8005fe6:	3710      	adds	r7, #16
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}
 8005fec:	20000008 	.word	0x20000008

08005ff0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b084      	sub	sp, #16
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d101      	bne.n	8006006 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8006002:	2301      	movs	r3, #1
 8006004:	e033      	b.n	800606e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800600a:	2b00      	cmp	r3, #0
 800600c:	d109      	bne.n	8006022 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	f7fe faa0 	bl	8004554 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2200      	movs	r2, #0
 8006018:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2200      	movs	r2, #0
 800601e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006026:	f003 0310 	and.w	r3, r3, #16
 800602a:	2b00      	cmp	r3, #0
 800602c:	d118      	bne.n	8006060 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006032:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006036:	f023 0302 	bic.w	r3, r3, #2
 800603a:	f043 0202 	orr.w	r2, r3, #2
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8006042:	6878      	ldr	r0, [r7, #4]
 8006044:	f000 fab8 	bl	80065b8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2200      	movs	r2, #0
 800604c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006052:	f023 0303 	bic.w	r3, r3, #3
 8006056:	f043 0201 	orr.w	r2, r3, #1
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	641a      	str	r2, [r3, #64]	; 0x40
 800605e:	e001      	b.n	8006064 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8006060:	2301      	movs	r3, #1
 8006062:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2200      	movs	r2, #0
 8006068:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800606c:	7bfb      	ldrb	r3, [r7, #15]
}
 800606e:	4618      	mov	r0, r3
 8006070:	3710      	adds	r7, #16
 8006072:	46bd      	mov	sp, r7
 8006074:	bd80      	pop	{r7, pc}
	...

08006078 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b086      	sub	sp, #24
 800607c:	af00      	add	r7, sp, #0
 800607e:	60f8      	str	r0, [r7, #12]
 8006080:	60b9      	str	r1, [r7, #8]
 8006082:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8006084:	2300      	movs	r3, #0
 8006086:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800608e:	2b01      	cmp	r3, #1
 8006090:	d101      	bne.n	8006096 <HAL_ADC_Start_DMA+0x1e>
 8006092:	2302      	movs	r3, #2
 8006094:	e0e9      	b.n	800626a <HAL_ADC_Start_DMA+0x1f2>
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	2201      	movs	r2, #1
 800609a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	689b      	ldr	r3, [r3, #8]
 80060a4:	f003 0301 	and.w	r3, r3, #1
 80060a8:	2b01      	cmp	r3, #1
 80060aa:	d018      	beq.n	80060de <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	689a      	ldr	r2, [r3, #8]
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f042 0201 	orr.w	r2, r2, #1
 80060ba:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80060bc:	4b6d      	ldr	r3, [pc, #436]	; (8006274 <HAL_ADC_Start_DMA+0x1fc>)
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a6d      	ldr	r2, [pc, #436]	; (8006278 <HAL_ADC_Start_DMA+0x200>)
 80060c2:	fba2 2303 	umull	r2, r3, r2, r3
 80060c6:	0c9a      	lsrs	r2, r3, #18
 80060c8:	4613      	mov	r3, r2
 80060ca:	005b      	lsls	r3, r3, #1
 80060cc:	4413      	add	r3, r2
 80060ce:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80060d0:	e002      	b.n	80060d8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	3b01      	subs	r3, #1
 80060d6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80060d8:	693b      	ldr	r3, [r7, #16]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d1f9      	bne.n	80060d2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	689b      	ldr	r3, [r3, #8]
 80060e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80060ec:	d107      	bne.n	80060fe <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	689a      	ldr	r2, [r3, #8]
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80060fc:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	f003 0301 	and.w	r3, r3, #1
 8006108:	2b01      	cmp	r3, #1
 800610a:	f040 80a1 	bne.w	8006250 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006112:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8006116:	f023 0301 	bic.w	r3, r3, #1
 800611a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	685b      	ldr	r3, [r3, #4]
 8006128:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800612c:	2b00      	cmp	r3, #0
 800612e:	d007      	beq.n	8006140 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006134:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006138:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006144:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006148:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800614c:	d106      	bne.n	800615c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006152:	f023 0206 	bic.w	r2, r3, #6
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	645a      	str	r2, [r3, #68]	; 0x44
 800615a:	e002      	b.n	8006162 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	2200      	movs	r2, #0
 8006160:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2200      	movs	r2, #0
 8006166:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800616a:	4b44      	ldr	r3, [pc, #272]	; (800627c <HAL_ADC_Start_DMA+0x204>)
 800616c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006172:	4a43      	ldr	r2, [pc, #268]	; (8006280 <HAL_ADC_Start_DMA+0x208>)
 8006174:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800617a:	4a42      	ldr	r2, [pc, #264]	; (8006284 <HAL_ADC_Start_DMA+0x20c>)
 800617c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006182:	4a41      	ldr	r2, [pc, #260]	; (8006288 <HAL_ADC_Start_DMA+0x210>)
 8006184:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800618e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	685a      	ldr	r2, [r3, #4]
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800619e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	689a      	ldr	r2, [r3, #8]
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80061ae:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	334c      	adds	r3, #76	; 0x4c
 80061ba:	4619      	mov	r1, r3
 80061bc:	68ba      	ldr	r2, [r7, #8]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	f000 fd38 	bl	8006c34 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80061c4:	697b      	ldr	r3, [r7, #20]
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	f003 031f 	and.w	r3, r3, #31
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d12a      	bne.n	8006226 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4a2d      	ldr	r2, [pc, #180]	; (800628c <HAL_ADC_Start_DMA+0x214>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d015      	beq.n	8006206 <HAL_ADC_Start_DMA+0x18e>
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a2c      	ldr	r2, [pc, #176]	; (8006290 <HAL_ADC_Start_DMA+0x218>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d105      	bne.n	80061f0 <HAL_ADC_Start_DMA+0x178>
 80061e4:	4b25      	ldr	r3, [pc, #148]	; (800627c <HAL_ADC_Start_DMA+0x204>)
 80061e6:	685b      	ldr	r3, [r3, #4]
 80061e8:	f003 031f 	and.w	r3, r3, #31
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d00a      	beq.n	8006206 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a27      	ldr	r2, [pc, #156]	; (8006294 <HAL_ADC_Start_DMA+0x21c>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d136      	bne.n	8006268 <HAL_ADC_Start_DMA+0x1f0>
 80061fa:	4b20      	ldr	r3, [pc, #128]	; (800627c <HAL_ADC_Start_DMA+0x204>)
 80061fc:	685b      	ldr	r3, [r3, #4]
 80061fe:	f003 031f 	and.w	r3, r3, #31
 8006202:	2b0f      	cmp	r3, #15
 8006204:	d830      	bhi.n	8006268 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	689b      	ldr	r3, [r3, #8]
 800620c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006210:	2b00      	cmp	r3, #0
 8006212:	d129      	bne.n	8006268 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	689a      	ldr	r2, [r3, #8]
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006222:	609a      	str	r2, [r3, #8]
 8006224:	e020      	b.n	8006268 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	4a18      	ldr	r2, [pc, #96]	; (800628c <HAL_ADC_Start_DMA+0x214>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d11b      	bne.n	8006268 <HAL_ADC_Start_DMA+0x1f0>
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	689b      	ldr	r3, [r3, #8]
 8006236:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800623a:	2b00      	cmp	r3, #0
 800623c:	d114      	bne.n	8006268 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	689a      	ldr	r2, [r3, #8]
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800624c:	609a      	str	r2, [r3, #8]
 800624e:	e00b      	b.n	8006268 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006254:	f043 0210 	orr.w	r2, r3, #16
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006260:	f043 0201 	orr.w	r2, r3, #1
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8006268:	2300      	movs	r3, #0
}
 800626a:	4618      	mov	r0, r3
 800626c:	3718      	adds	r7, #24
 800626e:	46bd      	mov	sp, r7
 8006270:	bd80      	pop	{r7, pc}
 8006272:	bf00      	nop
 8006274:	20000000 	.word	0x20000000
 8006278:	431bde83 	.word	0x431bde83
 800627c:	40012300 	.word	0x40012300
 8006280:	080067b1 	.word	0x080067b1
 8006284:	0800686b 	.word	0x0800686b
 8006288:	08006887 	.word	0x08006887
 800628c:	40012000 	.word	0x40012000
 8006290:	40012100 	.word	0x40012100
 8006294:	40012200 	.word	0x40012200

08006298 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b084      	sub	sp, #16
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80062a0:	2300      	movs	r3, #0
 80062a2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062aa:	2b01      	cmp	r3, #1
 80062ac:	d101      	bne.n	80062b2 <HAL_ADC_Stop_DMA+0x1a>
 80062ae:	2302      	movs	r3, #2
 80062b0:	e048      	b.n	8006344 <HAL_ADC_Stop_DMA+0xac>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2201      	movs	r2, #1
 80062b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	689a      	ldr	r2, [r3, #8]
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f022 0201 	bic.w	r2, r2, #1
 80062c8:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	689b      	ldr	r3, [r3, #8]
 80062d0:	f003 0301 	and.w	r3, r3, #1
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d130      	bne.n	800633a <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	689a      	ldr	r2, [r3, #8]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80062e6:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80062f0:	b2db      	uxtb	r3, r3
 80062f2:	2b02      	cmp	r3, #2
 80062f4:	d10f      	bne.n	8006316 <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062fa:	4618      	mov	r0, r3
 80062fc:	f000 fcf2 	bl	8006ce4 <HAL_DMA_Abort>
 8006300:	4603      	mov	r3, r0
 8006302:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8006304:	7bfb      	ldrb	r3, [r7, #15]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d005      	beq.n	8006316 <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800630e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	685a      	ldr	r2, [r3, #4]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8006324:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800632a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800632e:	f023 0301 	bic.w	r3, r3, #1
 8006332:	f043 0201 	orr.w	r2, r3, #1
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2200      	movs	r2, #0
 800633e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8006342:	7bfb      	ldrb	r3, [r7, #15]
}
 8006344:	4618      	mov	r0, r3
 8006346:	3710      	adds	r7, #16
 8006348:	46bd      	mov	sp, r7
 800634a:	bd80      	pop	{r7, pc}

0800634c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800634c:	b480      	push	{r7}
 800634e:	b083      	sub	sp, #12
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8006354:	bf00      	nop
 8006356:	370c      	adds	r7, #12
 8006358:	46bd      	mov	sp, r7
 800635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635e:	4770      	bx	lr

08006360 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006360:	b480      	push	{r7}
 8006362:	b083      	sub	sp, #12
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8006368:	bf00      	nop
 800636a:	370c      	adds	r7, #12
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr

08006374 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8006374:	b480      	push	{r7}
 8006376:	b085      	sub	sp, #20
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
 800637c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800637e:	2300      	movs	r3, #0
 8006380:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006388:	2b01      	cmp	r3, #1
 800638a:	d101      	bne.n	8006390 <HAL_ADC_ConfigChannel+0x1c>
 800638c:	2302      	movs	r3, #2
 800638e:	e105      	b.n	800659c <HAL_ADC_ConfigChannel+0x228>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2201      	movs	r2, #1
 8006394:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	2b09      	cmp	r3, #9
 800639e:	d925      	bls.n	80063ec <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	68d9      	ldr	r1, [r3, #12]
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	b29b      	uxth	r3, r3
 80063ac:	461a      	mov	r2, r3
 80063ae:	4613      	mov	r3, r2
 80063b0:	005b      	lsls	r3, r3, #1
 80063b2:	4413      	add	r3, r2
 80063b4:	3b1e      	subs	r3, #30
 80063b6:	2207      	movs	r2, #7
 80063b8:	fa02 f303 	lsl.w	r3, r2, r3
 80063bc:	43da      	mvns	r2, r3
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	400a      	ands	r2, r1
 80063c4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	68d9      	ldr	r1, [r3, #12]
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	689a      	ldr	r2, [r3, #8]
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	b29b      	uxth	r3, r3
 80063d6:	4618      	mov	r0, r3
 80063d8:	4603      	mov	r3, r0
 80063da:	005b      	lsls	r3, r3, #1
 80063dc:	4403      	add	r3, r0
 80063de:	3b1e      	subs	r3, #30
 80063e0:	409a      	lsls	r2, r3
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	430a      	orrs	r2, r1
 80063e8:	60da      	str	r2, [r3, #12]
 80063ea:	e022      	b.n	8006432 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	6919      	ldr	r1, [r3, #16]
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	b29b      	uxth	r3, r3
 80063f8:	461a      	mov	r2, r3
 80063fa:	4613      	mov	r3, r2
 80063fc:	005b      	lsls	r3, r3, #1
 80063fe:	4413      	add	r3, r2
 8006400:	2207      	movs	r2, #7
 8006402:	fa02 f303 	lsl.w	r3, r2, r3
 8006406:	43da      	mvns	r2, r3
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	400a      	ands	r2, r1
 800640e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	6919      	ldr	r1, [r3, #16]
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	689a      	ldr	r2, [r3, #8]
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	b29b      	uxth	r3, r3
 8006420:	4618      	mov	r0, r3
 8006422:	4603      	mov	r3, r0
 8006424:	005b      	lsls	r3, r3, #1
 8006426:	4403      	add	r3, r0
 8006428:	409a      	lsls	r2, r3
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	430a      	orrs	r2, r1
 8006430:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	2b06      	cmp	r3, #6
 8006438:	d824      	bhi.n	8006484 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	685a      	ldr	r2, [r3, #4]
 8006444:	4613      	mov	r3, r2
 8006446:	009b      	lsls	r3, r3, #2
 8006448:	4413      	add	r3, r2
 800644a:	3b05      	subs	r3, #5
 800644c:	221f      	movs	r2, #31
 800644e:	fa02 f303 	lsl.w	r3, r2, r3
 8006452:	43da      	mvns	r2, r3
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	400a      	ands	r2, r1
 800645a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	b29b      	uxth	r3, r3
 8006468:	4618      	mov	r0, r3
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	685a      	ldr	r2, [r3, #4]
 800646e:	4613      	mov	r3, r2
 8006470:	009b      	lsls	r3, r3, #2
 8006472:	4413      	add	r3, r2
 8006474:	3b05      	subs	r3, #5
 8006476:	fa00 f203 	lsl.w	r2, r0, r3
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	430a      	orrs	r2, r1
 8006480:	635a      	str	r2, [r3, #52]	; 0x34
 8006482:	e04c      	b.n	800651e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	2b0c      	cmp	r3, #12
 800648a:	d824      	bhi.n	80064d6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	685a      	ldr	r2, [r3, #4]
 8006496:	4613      	mov	r3, r2
 8006498:	009b      	lsls	r3, r3, #2
 800649a:	4413      	add	r3, r2
 800649c:	3b23      	subs	r3, #35	; 0x23
 800649e:	221f      	movs	r2, #31
 80064a0:	fa02 f303 	lsl.w	r3, r2, r3
 80064a4:	43da      	mvns	r2, r3
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	400a      	ands	r2, r1
 80064ac:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	b29b      	uxth	r3, r3
 80064ba:	4618      	mov	r0, r3
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	685a      	ldr	r2, [r3, #4]
 80064c0:	4613      	mov	r3, r2
 80064c2:	009b      	lsls	r3, r3, #2
 80064c4:	4413      	add	r3, r2
 80064c6:	3b23      	subs	r3, #35	; 0x23
 80064c8:	fa00 f203 	lsl.w	r2, r0, r3
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	430a      	orrs	r2, r1
 80064d2:	631a      	str	r2, [r3, #48]	; 0x30
 80064d4:	e023      	b.n	800651e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	685a      	ldr	r2, [r3, #4]
 80064e0:	4613      	mov	r3, r2
 80064e2:	009b      	lsls	r3, r3, #2
 80064e4:	4413      	add	r3, r2
 80064e6:	3b41      	subs	r3, #65	; 0x41
 80064e8:	221f      	movs	r2, #31
 80064ea:	fa02 f303 	lsl.w	r3, r2, r3
 80064ee:	43da      	mvns	r2, r3
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	400a      	ands	r2, r1
 80064f6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	b29b      	uxth	r3, r3
 8006504:	4618      	mov	r0, r3
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	685a      	ldr	r2, [r3, #4]
 800650a:	4613      	mov	r3, r2
 800650c:	009b      	lsls	r3, r3, #2
 800650e:	4413      	add	r3, r2
 8006510:	3b41      	subs	r3, #65	; 0x41
 8006512:	fa00 f203 	lsl.w	r2, r0, r3
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	430a      	orrs	r2, r1
 800651c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800651e:	4b22      	ldr	r3, [pc, #136]	; (80065a8 <HAL_ADC_ConfigChannel+0x234>)
 8006520:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	4a21      	ldr	r2, [pc, #132]	; (80065ac <HAL_ADC_ConfigChannel+0x238>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d109      	bne.n	8006540 <HAL_ADC_ConfigChannel+0x1cc>
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	2b12      	cmp	r3, #18
 8006532:	d105      	bne.n	8006540 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4a19      	ldr	r2, [pc, #100]	; (80065ac <HAL_ADC_ConfigChannel+0x238>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d123      	bne.n	8006592 <HAL_ADC_ConfigChannel+0x21e>
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	2b10      	cmp	r3, #16
 8006550:	d003      	beq.n	800655a <HAL_ADC_ConfigChannel+0x1e6>
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	2b11      	cmp	r3, #17
 8006558:	d11b      	bne.n	8006592 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	2b10      	cmp	r3, #16
 800656c:	d111      	bne.n	8006592 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800656e:	4b10      	ldr	r3, [pc, #64]	; (80065b0 <HAL_ADC_ConfigChannel+0x23c>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	4a10      	ldr	r2, [pc, #64]	; (80065b4 <HAL_ADC_ConfigChannel+0x240>)
 8006574:	fba2 2303 	umull	r2, r3, r2, r3
 8006578:	0c9a      	lsrs	r2, r3, #18
 800657a:	4613      	mov	r3, r2
 800657c:	009b      	lsls	r3, r3, #2
 800657e:	4413      	add	r3, r2
 8006580:	005b      	lsls	r3, r3, #1
 8006582:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006584:	e002      	b.n	800658c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	3b01      	subs	r3, #1
 800658a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d1f9      	bne.n	8006586 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2200      	movs	r2, #0
 8006596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800659a:	2300      	movs	r3, #0
}
 800659c:	4618      	mov	r0, r3
 800659e:	3714      	adds	r7, #20
 80065a0:	46bd      	mov	sp, r7
 80065a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a6:	4770      	bx	lr
 80065a8:	40012300 	.word	0x40012300
 80065ac:	40012000 	.word	0x40012000
 80065b0:	20000000 	.word	0x20000000
 80065b4:	431bde83 	.word	0x431bde83

080065b8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b085      	sub	sp, #20
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80065c0:	4b79      	ldr	r3, [pc, #484]	; (80067a8 <ADC_Init+0x1f0>)
 80065c2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	685a      	ldr	r2, [r3, #4]
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	431a      	orrs	r2, r3
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	685a      	ldr	r2, [r3, #4]
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80065ec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	6859      	ldr	r1, [r3, #4]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	691b      	ldr	r3, [r3, #16]
 80065f8:	021a      	lsls	r2, r3, #8
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	430a      	orrs	r2, r1
 8006600:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	685a      	ldr	r2, [r3, #4]
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8006610:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	6859      	ldr	r1, [r3, #4]
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	689a      	ldr	r2, [r3, #8]
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	430a      	orrs	r2, r1
 8006622:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	689a      	ldr	r2, [r3, #8]
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006632:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	6899      	ldr	r1, [r3, #8]
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	68da      	ldr	r2, [r3, #12]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	430a      	orrs	r2, r1
 8006644:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800664a:	4a58      	ldr	r2, [pc, #352]	; (80067ac <ADC_Init+0x1f4>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d022      	beq.n	8006696 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	689a      	ldr	r2, [r3, #8]
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800665e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	6899      	ldr	r1, [r3, #8]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	430a      	orrs	r2, r1
 8006670:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	689a      	ldr	r2, [r3, #8]
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006680:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	6899      	ldr	r1, [r3, #8]
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	430a      	orrs	r2, r1
 8006692:	609a      	str	r2, [r3, #8]
 8006694:	e00f      	b.n	80066b6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	689a      	ldr	r2, [r3, #8]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80066a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	689a      	ldr	r2, [r3, #8]
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80066b4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	689a      	ldr	r2, [r3, #8]
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f022 0202 	bic.w	r2, r2, #2
 80066c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	6899      	ldr	r1, [r3, #8]
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	7e1b      	ldrb	r3, [r3, #24]
 80066d0:	005a      	lsls	r2, r3, #1
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	430a      	orrs	r2, r1
 80066d8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d01b      	beq.n	800671c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	685a      	ldr	r2, [r3, #4]
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80066f2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	685a      	ldr	r2, [r3, #4]
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8006702:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	6859      	ldr	r1, [r3, #4]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800670e:	3b01      	subs	r3, #1
 8006710:	035a      	lsls	r2, r3, #13
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	430a      	orrs	r2, r1
 8006718:	605a      	str	r2, [r3, #4]
 800671a:	e007      	b.n	800672c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	685a      	ldr	r2, [r3, #4]
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800672a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800673a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	69db      	ldr	r3, [r3, #28]
 8006746:	3b01      	subs	r3, #1
 8006748:	051a      	lsls	r2, r3, #20
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	430a      	orrs	r2, r1
 8006750:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	689a      	ldr	r2, [r3, #8]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006760:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	6899      	ldr	r1, [r3, #8]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800676e:	025a      	lsls	r2, r3, #9
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	430a      	orrs	r2, r1
 8006776:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	689a      	ldr	r2, [r3, #8]
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006786:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	6899      	ldr	r1, [r3, #8]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	695b      	ldr	r3, [r3, #20]
 8006792:	029a      	lsls	r2, r3, #10
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	430a      	orrs	r2, r1
 800679a:	609a      	str	r2, [r3, #8]
}
 800679c:	bf00      	nop
 800679e:	3714      	adds	r7, #20
 80067a0:	46bd      	mov	sp, r7
 80067a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a6:	4770      	bx	lr
 80067a8:	40012300 	.word	0x40012300
 80067ac:	0f000001 	.word	0x0f000001

080067b0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b084      	sub	sp, #16
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067bc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067c2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d13c      	bne.n	8006844 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ce:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d12b      	bne.n	800683c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d127      	bne.n	800683c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067f2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d006      	beq.n	8006808 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	689b      	ldr	r3, [r3, #8]
 8006800:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8006804:	2b00      	cmp	r3, #0
 8006806:	d119      	bne.n	800683c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	685a      	ldr	r2, [r3, #4]
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f022 0220 	bic.w	r2, r2, #32
 8006816:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800681c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006828:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800682c:	2b00      	cmp	r3, #0
 800682e:	d105      	bne.n	800683c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006834:	f043 0201 	orr.w	r2, r3, #1
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800683c:	68f8      	ldr	r0, [r7, #12]
 800683e:	f7fb f9df 	bl	8001c00 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006842:	e00e      	b.n	8006862 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006848:	f003 0310 	and.w	r3, r3, #16
 800684c:	2b00      	cmp	r3, #0
 800684e:	d003      	beq.n	8006858 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8006850:	68f8      	ldr	r0, [r7, #12]
 8006852:	f7ff fd85 	bl	8006360 <HAL_ADC_ErrorCallback>
}
 8006856:	e004      	b.n	8006862 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800685c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	4798      	blx	r3
}
 8006862:	bf00      	nop
 8006864:	3710      	adds	r7, #16
 8006866:	46bd      	mov	sp, r7
 8006868:	bd80      	pop	{r7, pc}

0800686a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800686a:	b580      	push	{r7, lr}
 800686c:	b084      	sub	sp, #16
 800686e:	af00      	add	r7, sp, #0
 8006870:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006876:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006878:	68f8      	ldr	r0, [r7, #12]
 800687a:	f7ff fd67 	bl	800634c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800687e:	bf00      	nop
 8006880:	3710      	adds	r7, #16
 8006882:	46bd      	mov	sp, r7
 8006884:	bd80      	pop	{r7, pc}

08006886 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8006886:	b580      	push	{r7, lr}
 8006888:	b084      	sub	sp, #16
 800688a:	af00      	add	r7, sp, #0
 800688c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006892:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	2240      	movs	r2, #64	; 0x40
 8006898:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800689e:	f043 0204 	orr.w	r2, r3, #4
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80068a6:	68f8      	ldr	r0, [r7, #12]
 80068a8:	f7ff fd5a 	bl	8006360 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80068ac:	bf00      	nop
 80068ae:	3710      	adds	r7, #16
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}

080068b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80068b4:	b480      	push	{r7}
 80068b6:	b085      	sub	sp, #20
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	f003 0307 	and.w	r3, r3, #7
 80068c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80068c4:	4b0c      	ldr	r3, [pc, #48]	; (80068f8 <__NVIC_SetPriorityGrouping+0x44>)
 80068c6:	68db      	ldr	r3, [r3, #12]
 80068c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80068ca:	68ba      	ldr	r2, [r7, #8]
 80068cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80068d0:	4013      	ands	r3, r2
 80068d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80068dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80068e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80068e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80068e6:	4a04      	ldr	r2, [pc, #16]	; (80068f8 <__NVIC_SetPriorityGrouping+0x44>)
 80068e8:	68bb      	ldr	r3, [r7, #8]
 80068ea:	60d3      	str	r3, [r2, #12]
}
 80068ec:	bf00      	nop
 80068ee:	3714      	adds	r7, #20
 80068f0:	46bd      	mov	sp, r7
 80068f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f6:	4770      	bx	lr
 80068f8:	e000ed00 	.word	0xe000ed00

080068fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80068fc:	b480      	push	{r7}
 80068fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006900:	4b04      	ldr	r3, [pc, #16]	; (8006914 <__NVIC_GetPriorityGrouping+0x18>)
 8006902:	68db      	ldr	r3, [r3, #12]
 8006904:	0a1b      	lsrs	r3, r3, #8
 8006906:	f003 0307 	and.w	r3, r3, #7
}
 800690a:	4618      	mov	r0, r3
 800690c:	46bd      	mov	sp, r7
 800690e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006912:	4770      	bx	lr
 8006914:	e000ed00 	.word	0xe000ed00

08006918 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006918:	b480      	push	{r7}
 800691a:	b083      	sub	sp, #12
 800691c:	af00      	add	r7, sp, #0
 800691e:	4603      	mov	r3, r0
 8006920:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006922:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006926:	2b00      	cmp	r3, #0
 8006928:	db0b      	blt.n	8006942 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800692a:	79fb      	ldrb	r3, [r7, #7]
 800692c:	f003 021f 	and.w	r2, r3, #31
 8006930:	4907      	ldr	r1, [pc, #28]	; (8006950 <__NVIC_EnableIRQ+0x38>)
 8006932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006936:	095b      	lsrs	r3, r3, #5
 8006938:	2001      	movs	r0, #1
 800693a:	fa00 f202 	lsl.w	r2, r0, r2
 800693e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006942:	bf00      	nop
 8006944:	370c      	adds	r7, #12
 8006946:	46bd      	mov	sp, r7
 8006948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694c:	4770      	bx	lr
 800694e:	bf00      	nop
 8006950:	e000e100 	.word	0xe000e100

08006954 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006954:	b480      	push	{r7}
 8006956:	b083      	sub	sp, #12
 8006958:	af00      	add	r7, sp, #0
 800695a:	4603      	mov	r3, r0
 800695c:	6039      	str	r1, [r7, #0]
 800695e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006960:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006964:	2b00      	cmp	r3, #0
 8006966:	db0a      	blt.n	800697e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	b2da      	uxtb	r2, r3
 800696c:	490c      	ldr	r1, [pc, #48]	; (80069a0 <__NVIC_SetPriority+0x4c>)
 800696e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006972:	0112      	lsls	r2, r2, #4
 8006974:	b2d2      	uxtb	r2, r2
 8006976:	440b      	add	r3, r1
 8006978:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800697c:	e00a      	b.n	8006994 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	b2da      	uxtb	r2, r3
 8006982:	4908      	ldr	r1, [pc, #32]	; (80069a4 <__NVIC_SetPriority+0x50>)
 8006984:	79fb      	ldrb	r3, [r7, #7]
 8006986:	f003 030f 	and.w	r3, r3, #15
 800698a:	3b04      	subs	r3, #4
 800698c:	0112      	lsls	r2, r2, #4
 800698e:	b2d2      	uxtb	r2, r2
 8006990:	440b      	add	r3, r1
 8006992:	761a      	strb	r2, [r3, #24]
}
 8006994:	bf00      	nop
 8006996:	370c      	adds	r7, #12
 8006998:	46bd      	mov	sp, r7
 800699a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699e:	4770      	bx	lr
 80069a0:	e000e100 	.word	0xe000e100
 80069a4:	e000ed00 	.word	0xe000ed00

080069a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80069a8:	b480      	push	{r7}
 80069aa:	b089      	sub	sp, #36	; 0x24
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	60f8      	str	r0, [r7, #12]
 80069b0:	60b9      	str	r1, [r7, #8]
 80069b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	f003 0307 	and.w	r3, r3, #7
 80069ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80069bc:	69fb      	ldr	r3, [r7, #28]
 80069be:	f1c3 0307 	rsb	r3, r3, #7
 80069c2:	2b04      	cmp	r3, #4
 80069c4:	bf28      	it	cs
 80069c6:	2304      	movcs	r3, #4
 80069c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80069ca:	69fb      	ldr	r3, [r7, #28]
 80069cc:	3304      	adds	r3, #4
 80069ce:	2b06      	cmp	r3, #6
 80069d0:	d902      	bls.n	80069d8 <NVIC_EncodePriority+0x30>
 80069d2:	69fb      	ldr	r3, [r7, #28]
 80069d4:	3b03      	subs	r3, #3
 80069d6:	e000      	b.n	80069da <NVIC_EncodePriority+0x32>
 80069d8:	2300      	movs	r3, #0
 80069da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80069dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80069e0:	69bb      	ldr	r3, [r7, #24]
 80069e2:	fa02 f303 	lsl.w	r3, r2, r3
 80069e6:	43da      	mvns	r2, r3
 80069e8:	68bb      	ldr	r3, [r7, #8]
 80069ea:	401a      	ands	r2, r3
 80069ec:	697b      	ldr	r3, [r7, #20]
 80069ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80069f0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80069f4:	697b      	ldr	r3, [r7, #20]
 80069f6:	fa01 f303 	lsl.w	r3, r1, r3
 80069fa:	43d9      	mvns	r1, r3
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006a00:	4313      	orrs	r3, r2
         );
}
 8006a02:	4618      	mov	r0, r3
 8006a04:	3724      	adds	r7, #36	; 0x24
 8006a06:	46bd      	mov	sp, r7
 8006a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0c:	4770      	bx	lr
	...

08006a10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b082      	sub	sp, #8
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	3b01      	subs	r3, #1
 8006a1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006a20:	d301      	bcc.n	8006a26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006a22:	2301      	movs	r3, #1
 8006a24:	e00f      	b.n	8006a46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006a26:	4a0a      	ldr	r2, [pc, #40]	; (8006a50 <SysTick_Config+0x40>)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	3b01      	subs	r3, #1
 8006a2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006a2e:	210f      	movs	r1, #15
 8006a30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006a34:	f7ff ff8e 	bl	8006954 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006a38:	4b05      	ldr	r3, [pc, #20]	; (8006a50 <SysTick_Config+0x40>)
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006a3e:	4b04      	ldr	r3, [pc, #16]	; (8006a50 <SysTick_Config+0x40>)
 8006a40:	2207      	movs	r2, #7
 8006a42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006a44:	2300      	movs	r3, #0
}
 8006a46:	4618      	mov	r0, r3
 8006a48:	3708      	adds	r7, #8
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	bd80      	pop	{r7, pc}
 8006a4e:	bf00      	nop
 8006a50:	e000e010 	.word	0xe000e010

08006a54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b082      	sub	sp, #8
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006a5c:	6878      	ldr	r0, [r7, #4]
 8006a5e:	f7ff ff29 	bl	80068b4 <__NVIC_SetPriorityGrouping>
}
 8006a62:	bf00      	nop
 8006a64:	3708      	adds	r7, #8
 8006a66:	46bd      	mov	sp, r7
 8006a68:	bd80      	pop	{r7, pc}

08006a6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006a6a:	b580      	push	{r7, lr}
 8006a6c:	b086      	sub	sp, #24
 8006a6e:	af00      	add	r7, sp, #0
 8006a70:	4603      	mov	r3, r0
 8006a72:	60b9      	str	r1, [r7, #8]
 8006a74:	607a      	str	r2, [r7, #4]
 8006a76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006a78:	2300      	movs	r3, #0
 8006a7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006a7c:	f7ff ff3e 	bl	80068fc <__NVIC_GetPriorityGrouping>
 8006a80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006a82:	687a      	ldr	r2, [r7, #4]
 8006a84:	68b9      	ldr	r1, [r7, #8]
 8006a86:	6978      	ldr	r0, [r7, #20]
 8006a88:	f7ff ff8e 	bl	80069a8 <NVIC_EncodePriority>
 8006a8c:	4602      	mov	r2, r0
 8006a8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006a92:	4611      	mov	r1, r2
 8006a94:	4618      	mov	r0, r3
 8006a96:	f7ff ff5d 	bl	8006954 <__NVIC_SetPriority>
}
 8006a9a:	bf00      	nop
 8006a9c:	3718      	adds	r7, #24
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bd80      	pop	{r7, pc}

08006aa2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006aa2:	b580      	push	{r7, lr}
 8006aa4:	b082      	sub	sp, #8
 8006aa6:	af00      	add	r7, sp, #0
 8006aa8:	4603      	mov	r3, r0
 8006aaa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006aac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	f7ff ff31 	bl	8006918 <__NVIC_EnableIRQ>
}
 8006ab6:	bf00      	nop
 8006ab8:	3708      	adds	r7, #8
 8006aba:	46bd      	mov	sp, r7
 8006abc:	bd80      	pop	{r7, pc}

08006abe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006abe:	b580      	push	{r7, lr}
 8006ac0:	b082      	sub	sp, #8
 8006ac2:	af00      	add	r7, sp, #0
 8006ac4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	f7ff ffa2 	bl	8006a10 <SysTick_Config>
 8006acc:	4603      	mov	r3, r0
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	3708      	adds	r7, #8
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}
	...

08006ad8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b086      	sub	sp, #24
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006ae4:	f7ff fa56 	bl	8005f94 <HAL_GetTick>
 8006ae8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d101      	bne.n	8006af4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006af0:	2301      	movs	r3, #1
 8006af2:	e099      	b.n	8006c28 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2202      	movs	r2, #2
 8006af8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2200      	movs	r2, #0
 8006b00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	681a      	ldr	r2, [r3, #0]
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f022 0201 	bic.w	r2, r2, #1
 8006b12:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006b14:	e00f      	b.n	8006b36 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006b16:	f7ff fa3d 	bl	8005f94 <HAL_GetTick>
 8006b1a:	4602      	mov	r2, r0
 8006b1c:	693b      	ldr	r3, [r7, #16]
 8006b1e:	1ad3      	subs	r3, r2, r3
 8006b20:	2b05      	cmp	r3, #5
 8006b22:	d908      	bls.n	8006b36 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2220      	movs	r2, #32
 8006b28:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2203      	movs	r2, #3
 8006b2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8006b32:	2303      	movs	r3, #3
 8006b34:	e078      	b.n	8006c28 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f003 0301 	and.w	r3, r3, #1
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d1e8      	bne.n	8006b16 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006b4c:	697a      	ldr	r2, [r7, #20]
 8006b4e:	4b38      	ldr	r3, [pc, #224]	; (8006c30 <HAL_DMA_Init+0x158>)
 8006b50:	4013      	ands	r3, r2
 8006b52:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	685a      	ldr	r2, [r3, #4]
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	689b      	ldr	r3, [r3, #8]
 8006b5c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006b62:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	691b      	ldr	r3, [r3, #16]
 8006b68:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006b6e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	699b      	ldr	r3, [r3, #24]
 8006b74:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006b7a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	6a1b      	ldr	r3, [r3, #32]
 8006b80:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006b82:	697a      	ldr	r2, [r7, #20]
 8006b84:	4313      	orrs	r3, r2
 8006b86:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b8c:	2b04      	cmp	r3, #4
 8006b8e:	d107      	bne.n	8006ba0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b98:	4313      	orrs	r3, r2
 8006b9a:	697a      	ldr	r2, [r7, #20]
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	697a      	ldr	r2, [r7, #20]
 8006ba6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	695b      	ldr	r3, [r3, #20]
 8006bae:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006bb0:	697b      	ldr	r3, [r7, #20]
 8006bb2:	f023 0307 	bic.w	r3, r3, #7
 8006bb6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bbc:	697a      	ldr	r2, [r7, #20]
 8006bbe:	4313      	orrs	r3, r2
 8006bc0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bc6:	2b04      	cmp	r3, #4
 8006bc8:	d117      	bne.n	8006bfa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bce:	697a      	ldr	r2, [r7, #20]
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d00e      	beq.n	8006bfa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006bdc:	6878      	ldr	r0, [r7, #4]
 8006bde:	f000 fadf 	bl	80071a0 <DMA_CheckFifoParam>
 8006be2:	4603      	mov	r3, r0
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d008      	beq.n	8006bfa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2240      	movs	r2, #64	; 0x40
 8006bec:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	2201      	movs	r2, #1
 8006bf2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	e016      	b.n	8006c28 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	697a      	ldr	r2, [r7, #20]
 8006c00:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006c02:	6878      	ldr	r0, [r7, #4]
 8006c04:	f000 fa96 	bl	8007134 <DMA_CalcBaseAndBitshift>
 8006c08:	4603      	mov	r3, r0
 8006c0a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c10:	223f      	movs	r2, #63	; 0x3f
 8006c12:	409a      	lsls	r2, r3
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2201      	movs	r2, #1
 8006c22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006c26:	2300      	movs	r3, #0
}
 8006c28:	4618      	mov	r0, r3
 8006c2a:	3718      	adds	r7, #24
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	bd80      	pop	{r7, pc}
 8006c30:	f010803f 	.word	0xf010803f

08006c34 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b086      	sub	sp, #24
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	60f8      	str	r0, [r7, #12]
 8006c3c:	60b9      	str	r1, [r7, #8]
 8006c3e:	607a      	str	r2, [r7, #4]
 8006c40:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c42:	2300      	movs	r3, #0
 8006c44:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c4a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006c52:	2b01      	cmp	r3, #1
 8006c54:	d101      	bne.n	8006c5a <HAL_DMA_Start_IT+0x26>
 8006c56:	2302      	movs	r3, #2
 8006c58:	e040      	b.n	8006cdc <HAL_DMA_Start_IT+0xa8>
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	2201      	movs	r2, #1
 8006c5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006c68:	b2db      	uxtb	r3, r3
 8006c6a:	2b01      	cmp	r3, #1
 8006c6c:	d12f      	bne.n	8006cce <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	2202      	movs	r2, #2
 8006c72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	2200      	movs	r2, #0
 8006c7a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	687a      	ldr	r2, [r7, #4]
 8006c80:	68b9      	ldr	r1, [r7, #8]
 8006c82:	68f8      	ldr	r0, [r7, #12]
 8006c84:	f000 fa28 	bl	80070d8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c8c:	223f      	movs	r2, #63	; 0x3f
 8006c8e:	409a      	lsls	r2, r3
 8006c90:	693b      	ldr	r3, [r7, #16]
 8006c92:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	681a      	ldr	r2, [r3, #0]
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f042 0216 	orr.w	r2, r2, #22
 8006ca2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d007      	beq.n	8006cbc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	681a      	ldr	r2, [r3, #0]
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f042 0208 	orr.w	r2, r2, #8
 8006cba:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	681a      	ldr	r2, [r3, #0]
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f042 0201 	orr.w	r2, r2, #1
 8006cca:	601a      	str	r2, [r3, #0]
 8006ccc:	e005      	b.n	8006cda <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006cd6:	2302      	movs	r3, #2
 8006cd8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006cda:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cdc:	4618      	mov	r0, r3
 8006cde:	3718      	adds	r7, #24
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	bd80      	pop	{r7, pc}

08006ce4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b084      	sub	sp, #16
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cf0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006cf2:	f7ff f94f 	bl	8005f94 <HAL_GetTick>
 8006cf6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006cfe:	b2db      	uxtb	r3, r3
 8006d00:	2b02      	cmp	r3, #2
 8006d02:	d008      	beq.n	8006d16 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2280      	movs	r2, #128	; 0x80
 8006d08:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8006d12:	2301      	movs	r3, #1
 8006d14:	e052      	b.n	8006dbc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	681a      	ldr	r2, [r3, #0]
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f022 0216 	bic.w	r2, r2, #22
 8006d24:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	695a      	ldr	r2, [r3, #20]
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006d34:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d103      	bne.n	8006d46 <HAL_DMA_Abort+0x62>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d007      	beq.n	8006d56 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	681a      	ldr	r2, [r3, #0]
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f022 0208 	bic.w	r2, r2, #8
 8006d54:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	681a      	ldr	r2, [r3, #0]
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f022 0201 	bic.w	r2, r2, #1
 8006d64:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006d66:	e013      	b.n	8006d90 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006d68:	f7ff f914 	bl	8005f94 <HAL_GetTick>
 8006d6c:	4602      	mov	r2, r0
 8006d6e:	68bb      	ldr	r3, [r7, #8]
 8006d70:	1ad3      	subs	r3, r2, r3
 8006d72:	2b05      	cmp	r3, #5
 8006d74:	d90c      	bls.n	8006d90 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2220      	movs	r2, #32
 8006d7a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2203      	movs	r2, #3
 8006d80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2200      	movs	r2, #0
 8006d88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8006d8c:	2303      	movs	r3, #3
 8006d8e:	e015      	b.n	8006dbc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f003 0301 	and.w	r3, r3, #1
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d1e4      	bne.n	8006d68 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006da2:	223f      	movs	r2, #63	; 0x3f
 8006da4:	409a      	lsls	r2, r3
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2201      	movs	r2, #1
 8006dae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2200      	movs	r2, #0
 8006db6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8006dba:	2300      	movs	r3, #0
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	3710      	adds	r7, #16
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	bd80      	pop	{r7, pc}

08006dc4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b086      	sub	sp, #24
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006dcc:	2300      	movs	r3, #0
 8006dce:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006dd0:	4b92      	ldr	r3, [pc, #584]	; (800701c <HAL_DMA_IRQHandler+0x258>)
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	4a92      	ldr	r2, [pc, #584]	; (8007020 <HAL_DMA_IRQHandler+0x25c>)
 8006dd6:	fba2 2303 	umull	r2, r3, r2, r3
 8006dda:	0a9b      	lsrs	r3, r3, #10
 8006ddc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006de2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006de4:	693b      	ldr	r3, [r7, #16]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006dee:	2208      	movs	r2, #8
 8006df0:	409a      	lsls	r2, r3
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	4013      	ands	r3, r2
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d01a      	beq.n	8006e30 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f003 0304 	and.w	r3, r3, #4
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d013      	beq.n	8006e30 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	681a      	ldr	r2, [r3, #0]
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f022 0204 	bic.w	r2, r2, #4
 8006e16:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e1c:	2208      	movs	r2, #8
 8006e1e:	409a      	lsls	r2, r3
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e28:	f043 0201 	orr.w	r2, r3, #1
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e34:	2201      	movs	r2, #1
 8006e36:	409a      	lsls	r2, r3
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	4013      	ands	r3, r2
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d012      	beq.n	8006e66 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	695b      	ldr	r3, [r3, #20]
 8006e46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d00b      	beq.n	8006e66 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e52:	2201      	movs	r2, #1
 8006e54:	409a      	lsls	r2, r3
 8006e56:	693b      	ldr	r3, [r7, #16]
 8006e58:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e5e:	f043 0202 	orr.w	r2, r3, #2
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e6a:	2204      	movs	r2, #4
 8006e6c:	409a      	lsls	r2, r3
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	4013      	ands	r3, r2
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d012      	beq.n	8006e9c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f003 0302 	and.w	r3, r3, #2
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d00b      	beq.n	8006e9c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e88:	2204      	movs	r2, #4
 8006e8a:	409a      	lsls	r2, r3
 8006e8c:	693b      	ldr	r3, [r7, #16]
 8006e8e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e94:	f043 0204 	orr.w	r2, r3, #4
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ea0:	2210      	movs	r2, #16
 8006ea2:	409a      	lsls	r2, r3
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	4013      	ands	r3, r2
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d043      	beq.n	8006f34 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f003 0308 	and.w	r3, r3, #8
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d03c      	beq.n	8006f34 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ebe:	2210      	movs	r2, #16
 8006ec0:	409a      	lsls	r2, r3
 8006ec2:	693b      	ldr	r3, [r7, #16]
 8006ec4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d018      	beq.n	8006f06 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d108      	bne.n	8006ef4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d024      	beq.n	8006f34 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	4798      	blx	r3
 8006ef2:	e01f      	b.n	8006f34 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d01b      	beq.n	8006f34 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f00:	6878      	ldr	r0, [r7, #4]
 8006f02:	4798      	blx	r3
 8006f04:	e016      	b.n	8006f34 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d107      	bne.n	8006f24 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	681a      	ldr	r2, [r3, #0]
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f022 0208 	bic.w	r2, r2, #8
 8006f22:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d003      	beq.n	8006f34 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f38:	2220      	movs	r2, #32
 8006f3a:	409a      	lsls	r2, r3
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	4013      	ands	r3, r2
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	f000 808e 	beq.w	8007062 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f003 0310 	and.w	r3, r3, #16
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	f000 8086 	beq.w	8007062 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f5a:	2220      	movs	r2, #32
 8006f5c:	409a      	lsls	r2, r3
 8006f5e:	693b      	ldr	r3, [r7, #16]
 8006f60:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006f68:	b2db      	uxtb	r3, r3
 8006f6a:	2b05      	cmp	r3, #5
 8006f6c:	d136      	bne.n	8006fdc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	681a      	ldr	r2, [r3, #0]
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f022 0216 	bic.w	r2, r2, #22
 8006f7c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	695a      	ldr	r2, [r3, #20]
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006f8c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d103      	bne.n	8006f9e <HAL_DMA_IRQHandler+0x1da>
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d007      	beq.n	8006fae <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	681a      	ldr	r2, [r3, #0]
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f022 0208 	bic.w	r2, r2, #8
 8006fac:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fb2:	223f      	movs	r2, #63	; 0x3f
 8006fb4:	409a      	lsls	r2, r3
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	2201      	movs	r2, #1
 8006fbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d07d      	beq.n	80070ce <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fd6:	6878      	ldr	r0, [r7, #4]
 8006fd8:	4798      	blx	r3
        }
        return;
 8006fda:	e078      	b.n	80070ce <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d01c      	beq.n	8007024 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d108      	bne.n	800700a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d030      	beq.n	8007062 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007004:	6878      	ldr	r0, [r7, #4]
 8007006:	4798      	blx	r3
 8007008:	e02b      	b.n	8007062 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800700e:	2b00      	cmp	r3, #0
 8007010:	d027      	beq.n	8007062 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	4798      	blx	r3
 800701a:	e022      	b.n	8007062 <HAL_DMA_IRQHandler+0x29e>
 800701c:	20000000 	.word	0x20000000
 8007020:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800702e:	2b00      	cmp	r3, #0
 8007030:	d10f      	bne.n	8007052 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	681a      	ldr	r2, [r3, #0]
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f022 0210 	bic.w	r2, r2, #16
 8007040:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2201      	movs	r2, #1
 8007046:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2200      	movs	r2, #0
 800704e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007056:	2b00      	cmp	r3, #0
 8007058:	d003      	beq.n	8007062 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007066:	2b00      	cmp	r3, #0
 8007068:	d032      	beq.n	80070d0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800706e:	f003 0301 	and.w	r3, r3, #1
 8007072:	2b00      	cmp	r3, #0
 8007074:	d022      	beq.n	80070bc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2205      	movs	r2, #5
 800707a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	681a      	ldr	r2, [r3, #0]
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f022 0201 	bic.w	r2, r2, #1
 800708c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	3301      	adds	r3, #1
 8007092:	60bb      	str	r3, [r7, #8]
 8007094:	697a      	ldr	r2, [r7, #20]
 8007096:	429a      	cmp	r2, r3
 8007098:	d307      	bcc.n	80070aa <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f003 0301 	and.w	r3, r3, #1
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d1f2      	bne.n	800708e <HAL_DMA_IRQHandler+0x2ca>
 80070a8:	e000      	b.n	80070ac <HAL_DMA_IRQHandler+0x2e8>
          break;
 80070aa:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2201      	movs	r2, #1
 80070b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2200      	movs	r2, #0
 80070b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d005      	beq.n	80070d0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070c8:	6878      	ldr	r0, [r7, #4]
 80070ca:	4798      	blx	r3
 80070cc:	e000      	b.n	80070d0 <HAL_DMA_IRQHandler+0x30c>
        return;
 80070ce:	bf00      	nop
    }
  }
}
 80070d0:	3718      	adds	r7, #24
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bd80      	pop	{r7, pc}
 80070d6:	bf00      	nop

080070d8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80070d8:	b480      	push	{r7}
 80070da:	b085      	sub	sp, #20
 80070dc:	af00      	add	r7, sp, #0
 80070de:	60f8      	str	r0, [r7, #12]
 80070e0:	60b9      	str	r1, [r7, #8]
 80070e2:	607a      	str	r2, [r7, #4]
 80070e4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	681a      	ldr	r2, [r3, #0]
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80070f4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	683a      	ldr	r2, [r7, #0]
 80070fc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	689b      	ldr	r3, [r3, #8]
 8007102:	2b40      	cmp	r3, #64	; 0x40
 8007104:	d108      	bne.n	8007118 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	687a      	ldr	r2, [r7, #4]
 800710c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	68ba      	ldr	r2, [r7, #8]
 8007114:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8007116:	e007      	b.n	8007128 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	68ba      	ldr	r2, [r7, #8]
 800711e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	687a      	ldr	r2, [r7, #4]
 8007126:	60da      	str	r2, [r3, #12]
}
 8007128:	bf00      	nop
 800712a:	3714      	adds	r7, #20
 800712c:	46bd      	mov	sp, r7
 800712e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007132:	4770      	bx	lr

08007134 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007134:	b480      	push	{r7}
 8007136:	b085      	sub	sp, #20
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	b2db      	uxtb	r3, r3
 8007142:	3b10      	subs	r3, #16
 8007144:	4a14      	ldr	r2, [pc, #80]	; (8007198 <DMA_CalcBaseAndBitshift+0x64>)
 8007146:	fba2 2303 	umull	r2, r3, r2, r3
 800714a:	091b      	lsrs	r3, r3, #4
 800714c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800714e:	4a13      	ldr	r2, [pc, #76]	; (800719c <DMA_CalcBaseAndBitshift+0x68>)
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	4413      	add	r3, r2
 8007154:	781b      	ldrb	r3, [r3, #0]
 8007156:	461a      	mov	r2, r3
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	2b03      	cmp	r3, #3
 8007160:	d909      	bls.n	8007176 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800716a:	f023 0303 	bic.w	r3, r3, #3
 800716e:	1d1a      	adds	r2, r3, #4
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	659a      	str	r2, [r3, #88]	; 0x58
 8007174:	e007      	b.n	8007186 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800717e:	f023 0303 	bic.w	r3, r3, #3
 8007182:	687a      	ldr	r2, [r7, #4]
 8007184:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800718a:	4618      	mov	r0, r3
 800718c:	3714      	adds	r7, #20
 800718e:	46bd      	mov	sp, r7
 8007190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007194:	4770      	bx	lr
 8007196:	bf00      	nop
 8007198:	aaaaaaab 	.word	0xaaaaaaab
 800719c:	08010544 	.word	0x08010544

080071a0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b085      	sub	sp, #20
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80071a8:	2300      	movs	r3, #0
 80071aa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071b0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	699b      	ldr	r3, [r3, #24]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d11f      	bne.n	80071fa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	2b03      	cmp	r3, #3
 80071be:	d855      	bhi.n	800726c <DMA_CheckFifoParam+0xcc>
 80071c0:	a201      	add	r2, pc, #4	; (adr r2, 80071c8 <DMA_CheckFifoParam+0x28>)
 80071c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071c6:	bf00      	nop
 80071c8:	080071d9 	.word	0x080071d9
 80071cc:	080071eb 	.word	0x080071eb
 80071d0:	080071d9 	.word	0x080071d9
 80071d4:	0800726d 	.word	0x0800726d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d045      	beq.n	8007270 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80071e4:	2301      	movs	r3, #1
 80071e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80071e8:	e042      	b.n	8007270 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071ee:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80071f2:	d13f      	bne.n	8007274 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80071f4:	2301      	movs	r3, #1
 80071f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80071f8:	e03c      	b.n	8007274 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	699b      	ldr	r3, [r3, #24]
 80071fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007202:	d121      	bne.n	8007248 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	2b03      	cmp	r3, #3
 8007208:	d836      	bhi.n	8007278 <DMA_CheckFifoParam+0xd8>
 800720a:	a201      	add	r2, pc, #4	; (adr r2, 8007210 <DMA_CheckFifoParam+0x70>)
 800720c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007210:	08007221 	.word	0x08007221
 8007214:	08007227 	.word	0x08007227
 8007218:	08007221 	.word	0x08007221
 800721c:	08007239 	.word	0x08007239
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8007220:	2301      	movs	r3, #1
 8007222:	73fb      	strb	r3, [r7, #15]
      break;
 8007224:	e02f      	b.n	8007286 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800722a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800722e:	2b00      	cmp	r3, #0
 8007230:	d024      	beq.n	800727c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8007232:	2301      	movs	r3, #1
 8007234:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007236:	e021      	b.n	800727c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800723c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007240:	d11e      	bne.n	8007280 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8007242:	2301      	movs	r3, #1
 8007244:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8007246:	e01b      	b.n	8007280 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	2b02      	cmp	r3, #2
 800724c:	d902      	bls.n	8007254 <DMA_CheckFifoParam+0xb4>
 800724e:	2b03      	cmp	r3, #3
 8007250:	d003      	beq.n	800725a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8007252:	e018      	b.n	8007286 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8007254:	2301      	movs	r3, #1
 8007256:	73fb      	strb	r3, [r7, #15]
      break;
 8007258:	e015      	b.n	8007286 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800725e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007262:	2b00      	cmp	r3, #0
 8007264:	d00e      	beq.n	8007284 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8007266:	2301      	movs	r3, #1
 8007268:	73fb      	strb	r3, [r7, #15]
      break;
 800726a:	e00b      	b.n	8007284 <DMA_CheckFifoParam+0xe4>
      break;
 800726c:	bf00      	nop
 800726e:	e00a      	b.n	8007286 <DMA_CheckFifoParam+0xe6>
      break;
 8007270:	bf00      	nop
 8007272:	e008      	b.n	8007286 <DMA_CheckFifoParam+0xe6>
      break;
 8007274:	bf00      	nop
 8007276:	e006      	b.n	8007286 <DMA_CheckFifoParam+0xe6>
      break;
 8007278:	bf00      	nop
 800727a:	e004      	b.n	8007286 <DMA_CheckFifoParam+0xe6>
      break;
 800727c:	bf00      	nop
 800727e:	e002      	b.n	8007286 <DMA_CheckFifoParam+0xe6>
      break;   
 8007280:	bf00      	nop
 8007282:	e000      	b.n	8007286 <DMA_CheckFifoParam+0xe6>
      break;
 8007284:	bf00      	nop
    }
  } 
  
  return status; 
 8007286:	7bfb      	ldrb	r3, [r7, #15]
}
 8007288:	4618      	mov	r0, r3
 800728a:	3714      	adds	r7, #20
 800728c:	46bd      	mov	sp, r7
 800728e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007292:	4770      	bx	lr

08007294 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b086      	sub	sp, #24
 8007298:	af00      	add	r7, sp, #0
 800729a:	60f8      	str	r0, [r7, #12]
 800729c:	60b9      	str	r1, [r7, #8]
 800729e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80072a2:	2301      	movs	r3, #1
 80072a4:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80072a6:	4b23      	ldr	r3, [pc, #140]	; (8007334 <HAL_FLASH_Program+0xa0>)
 80072a8:	7e1b      	ldrb	r3, [r3, #24]
 80072aa:	2b01      	cmp	r3, #1
 80072ac:	d101      	bne.n	80072b2 <HAL_FLASH_Program+0x1e>
 80072ae:	2302      	movs	r3, #2
 80072b0:	e03b      	b.n	800732a <HAL_FLASH_Program+0x96>
 80072b2:	4b20      	ldr	r3, [pc, #128]	; (8007334 <HAL_FLASH_Program+0xa0>)
 80072b4:	2201      	movs	r2, #1
 80072b6:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80072b8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80072bc:	f000 f870 	bl	80073a0 <FLASH_WaitForLastOperation>
 80072c0:	4603      	mov	r3, r0
 80072c2:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80072c4:	7dfb      	ldrb	r3, [r7, #23]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d12b      	bne.n	8007322 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d105      	bne.n	80072dc <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80072d0:	783b      	ldrb	r3, [r7, #0]
 80072d2:	4619      	mov	r1, r3
 80072d4:	68b8      	ldr	r0, [r7, #8]
 80072d6:	f000 f919 	bl	800750c <FLASH_Program_Byte>
 80072da:	e016      	b.n	800730a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	2b01      	cmp	r3, #1
 80072e0:	d105      	bne.n	80072ee <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80072e2:	883b      	ldrh	r3, [r7, #0]
 80072e4:	4619      	mov	r1, r3
 80072e6:	68b8      	ldr	r0, [r7, #8]
 80072e8:	f000 f8ec 	bl	80074c4 <FLASH_Program_HalfWord>
 80072ec:	e00d      	b.n	800730a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	2b02      	cmp	r3, #2
 80072f2:	d105      	bne.n	8007300 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	4619      	mov	r1, r3
 80072f8:	68b8      	ldr	r0, [r7, #8]
 80072fa:	f000 f8c1 	bl	8007480 <FLASH_Program_Word>
 80072fe:	e004      	b.n	800730a <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8007300:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007304:	68b8      	ldr	r0, [r7, #8]
 8007306:	f000 f88b 	bl	8007420 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800730a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800730e:	f000 f847 	bl	80073a0 <FLASH_WaitForLastOperation>
 8007312:	4603      	mov	r3, r0
 8007314:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8007316:	4b08      	ldr	r3, [pc, #32]	; (8007338 <HAL_FLASH_Program+0xa4>)
 8007318:	691b      	ldr	r3, [r3, #16]
 800731a:	4a07      	ldr	r2, [pc, #28]	; (8007338 <HAL_FLASH_Program+0xa4>)
 800731c:	f023 0301 	bic.w	r3, r3, #1
 8007320:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8007322:	4b04      	ldr	r3, [pc, #16]	; (8007334 <HAL_FLASH_Program+0xa0>)
 8007324:	2200      	movs	r2, #0
 8007326:	761a      	strb	r2, [r3, #24]
  
  return status;
 8007328:	7dfb      	ldrb	r3, [r7, #23]
}
 800732a:	4618      	mov	r0, r3
 800732c:	3718      	adds	r7, #24
 800732e:	46bd      	mov	sp, r7
 8007330:	bd80      	pop	{r7, pc}
 8007332:	bf00      	nop
 8007334:	2001de2c 	.word	0x2001de2c
 8007338:	40023c00 	.word	0x40023c00

0800733c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800733c:	b480      	push	{r7}
 800733e:	b083      	sub	sp, #12
 8007340:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8007342:	2300      	movs	r3, #0
 8007344:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8007346:	4b0b      	ldr	r3, [pc, #44]	; (8007374 <HAL_FLASH_Unlock+0x38>)
 8007348:	691b      	ldr	r3, [r3, #16]
 800734a:	2b00      	cmp	r3, #0
 800734c:	da0b      	bge.n	8007366 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800734e:	4b09      	ldr	r3, [pc, #36]	; (8007374 <HAL_FLASH_Unlock+0x38>)
 8007350:	4a09      	ldr	r2, [pc, #36]	; (8007378 <HAL_FLASH_Unlock+0x3c>)
 8007352:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8007354:	4b07      	ldr	r3, [pc, #28]	; (8007374 <HAL_FLASH_Unlock+0x38>)
 8007356:	4a09      	ldr	r2, [pc, #36]	; (800737c <HAL_FLASH_Unlock+0x40>)
 8007358:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800735a:	4b06      	ldr	r3, [pc, #24]	; (8007374 <HAL_FLASH_Unlock+0x38>)
 800735c:	691b      	ldr	r3, [r3, #16]
 800735e:	2b00      	cmp	r3, #0
 8007360:	da01      	bge.n	8007366 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8007362:	2301      	movs	r3, #1
 8007364:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8007366:	79fb      	ldrb	r3, [r7, #7]
}
 8007368:	4618      	mov	r0, r3
 800736a:	370c      	adds	r7, #12
 800736c:	46bd      	mov	sp, r7
 800736e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007372:	4770      	bx	lr
 8007374:	40023c00 	.word	0x40023c00
 8007378:	45670123 	.word	0x45670123
 800737c:	cdef89ab 	.word	0xcdef89ab

08007380 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8007380:	b480      	push	{r7}
 8007382:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8007384:	4b05      	ldr	r3, [pc, #20]	; (800739c <HAL_FLASH_Lock+0x1c>)
 8007386:	691b      	ldr	r3, [r3, #16]
 8007388:	4a04      	ldr	r2, [pc, #16]	; (800739c <HAL_FLASH_Lock+0x1c>)
 800738a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800738e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8007390:	2300      	movs	r3, #0
}
 8007392:	4618      	mov	r0, r3
 8007394:	46bd      	mov	sp, r7
 8007396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739a:	4770      	bx	lr
 800739c:	40023c00 	.word	0x40023c00

080073a0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b084      	sub	sp, #16
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80073a8:	2300      	movs	r3, #0
 80073aa:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80073ac:	4b1a      	ldr	r3, [pc, #104]	; (8007418 <FLASH_WaitForLastOperation+0x78>)
 80073ae:	2200      	movs	r2, #0
 80073b0:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80073b2:	f7fe fdef 	bl	8005f94 <HAL_GetTick>
 80073b6:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80073b8:	e010      	b.n	80073dc <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80073c0:	d00c      	beq.n	80073dc <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d007      	beq.n	80073d8 <FLASH_WaitForLastOperation+0x38>
 80073c8:	f7fe fde4 	bl	8005f94 <HAL_GetTick>
 80073cc:	4602      	mov	r2, r0
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	1ad3      	subs	r3, r2, r3
 80073d2:	687a      	ldr	r2, [r7, #4]
 80073d4:	429a      	cmp	r2, r3
 80073d6:	d201      	bcs.n	80073dc <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80073d8:	2303      	movs	r3, #3
 80073da:	e019      	b.n	8007410 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80073dc:	4b0f      	ldr	r3, [pc, #60]	; (800741c <FLASH_WaitForLastOperation+0x7c>)
 80073de:	68db      	ldr	r3, [r3, #12]
 80073e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d1e8      	bne.n	80073ba <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80073e8:	4b0c      	ldr	r3, [pc, #48]	; (800741c <FLASH_WaitForLastOperation+0x7c>)
 80073ea:	68db      	ldr	r3, [r3, #12]
 80073ec:	f003 0301 	and.w	r3, r3, #1
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d002      	beq.n	80073fa <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80073f4:	4b09      	ldr	r3, [pc, #36]	; (800741c <FLASH_WaitForLastOperation+0x7c>)
 80073f6:	2201      	movs	r2, #1
 80073f8:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80073fa:	4b08      	ldr	r3, [pc, #32]	; (800741c <FLASH_WaitForLastOperation+0x7c>)
 80073fc:	68db      	ldr	r3, [r3, #12]
 80073fe:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8007402:	2b00      	cmp	r3, #0
 8007404:	d003      	beq.n	800740e <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8007406:	f000 f8a3 	bl	8007550 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800740a:	2301      	movs	r3, #1
 800740c:	e000      	b.n	8007410 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800740e:	2300      	movs	r3, #0
  
}  
 8007410:	4618      	mov	r0, r3
 8007412:	3710      	adds	r7, #16
 8007414:	46bd      	mov	sp, r7
 8007416:	bd80      	pop	{r7, pc}
 8007418:	2001de2c 	.word	0x2001de2c
 800741c:	40023c00 	.word	0x40023c00

08007420 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8007420:	b490      	push	{r4, r7}
 8007422:	b084      	sub	sp, #16
 8007424:	af00      	add	r7, sp, #0
 8007426:	60f8      	str	r0, [r7, #12]
 8007428:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800742c:	4b13      	ldr	r3, [pc, #76]	; (800747c <FLASH_Program_DoubleWord+0x5c>)
 800742e:	691b      	ldr	r3, [r3, #16]
 8007430:	4a12      	ldr	r2, [pc, #72]	; (800747c <FLASH_Program_DoubleWord+0x5c>)
 8007432:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007436:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8007438:	4b10      	ldr	r3, [pc, #64]	; (800747c <FLASH_Program_DoubleWord+0x5c>)
 800743a:	691b      	ldr	r3, [r3, #16]
 800743c:	4a0f      	ldr	r2, [pc, #60]	; (800747c <FLASH_Program_DoubleWord+0x5c>)
 800743e:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8007442:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8007444:	4b0d      	ldr	r3, [pc, #52]	; (800747c <FLASH_Program_DoubleWord+0x5c>)
 8007446:	691b      	ldr	r3, [r3, #16]
 8007448:	4a0c      	ldr	r2, [pc, #48]	; (800747c <FLASH_Program_DoubleWord+0x5c>)
 800744a:	f043 0301 	orr.w	r3, r3, #1
 800744e:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	683a      	ldr	r2, [r7, #0]
 8007454:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8007456:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 800745a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800745e:	f04f 0300 	mov.w	r3, #0
 8007462:	f04f 0400 	mov.w	r4, #0
 8007466:	0013      	movs	r3, r2
 8007468:	2400      	movs	r4, #0
 800746a:	68fa      	ldr	r2, [r7, #12]
 800746c:	3204      	adds	r2, #4
 800746e:	6013      	str	r3, [r2, #0]
}
 8007470:	bf00      	nop
 8007472:	3710      	adds	r7, #16
 8007474:	46bd      	mov	sp, r7
 8007476:	bc90      	pop	{r4, r7}
 8007478:	4770      	bx	lr
 800747a:	bf00      	nop
 800747c:	40023c00 	.word	0x40023c00

08007480 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8007480:	b480      	push	{r7}
 8007482:	b083      	sub	sp, #12
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
 8007488:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800748a:	4b0d      	ldr	r3, [pc, #52]	; (80074c0 <FLASH_Program_Word+0x40>)
 800748c:	691b      	ldr	r3, [r3, #16]
 800748e:	4a0c      	ldr	r2, [pc, #48]	; (80074c0 <FLASH_Program_Word+0x40>)
 8007490:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007494:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8007496:	4b0a      	ldr	r3, [pc, #40]	; (80074c0 <FLASH_Program_Word+0x40>)
 8007498:	691b      	ldr	r3, [r3, #16]
 800749a:	4a09      	ldr	r2, [pc, #36]	; (80074c0 <FLASH_Program_Word+0x40>)
 800749c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80074a0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80074a2:	4b07      	ldr	r3, [pc, #28]	; (80074c0 <FLASH_Program_Word+0x40>)
 80074a4:	691b      	ldr	r3, [r3, #16]
 80074a6:	4a06      	ldr	r2, [pc, #24]	; (80074c0 <FLASH_Program_Word+0x40>)
 80074a8:	f043 0301 	orr.w	r3, r3, #1
 80074ac:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	683a      	ldr	r2, [r7, #0]
 80074b2:	601a      	str	r2, [r3, #0]
}
 80074b4:	bf00      	nop
 80074b6:	370c      	adds	r7, #12
 80074b8:	46bd      	mov	sp, r7
 80074ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074be:	4770      	bx	lr
 80074c0:	40023c00 	.word	0x40023c00

080074c4 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b083      	sub	sp, #12
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
 80074cc:	460b      	mov	r3, r1
 80074ce:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80074d0:	4b0d      	ldr	r3, [pc, #52]	; (8007508 <FLASH_Program_HalfWord+0x44>)
 80074d2:	691b      	ldr	r3, [r3, #16]
 80074d4:	4a0c      	ldr	r2, [pc, #48]	; (8007508 <FLASH_Program_HalfWord+0x44>)
 80074d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074da:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80074dc:	4b0a      	ldr	r3, [pc, #40]	; (8007508 <FLASH_Program_HalfWord+0x44>)
 80074de:	691b      	ldr	r3, [r3, #16]
 80074e0:	4a09      	ldr	r2, [pc, #36]	; (8007508 <FLASH_Program_HalfWord+0x44>)
 80074e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80074e6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80074e8:	4b07      	ldr	r3, [pc, #28]	; (8007508 <FLASH_Program_HalfWord+0x44>)
 80074ea:	691b      	ldr	r3, [r3, #16]
 80074ec:	4a06      	ldr	r2, [pc, #24]	; (8007508 <FLASH_Program_HalfWord+0x44>)
 80074ee:	f043 0301 	orr.w	r3, r3, #1
 80074f2:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	887a      	ldrh	r2, [r7, #2]
 80074f8:	801a      	strh	r2, [r3, #0]
}
 80074fa:	bf00      	nop
 80074fc:	370c      	adds	r7, #12
 80074fe:	46bd      	mov	sp, r7
 8007500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007504:	4770      	bx	lr
 8007506:	bf00      	nop
 8007508:	40023c00 	.word	0x40023c00

0800750c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 800750c:	b480      	push	{r7}
 800750e:	b083      	sub	sp, #12
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
 8007514:	460b      	mov	r3, r1
 8007516:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8007518:	4b0c      	ldr	r3, [pc, #48]	; (800754c <FLASH_Program_Byte+0x40>)
 800751a:	691b      	ldr	r3, [r3, #16]
 800751c:	4a0b      	ldr	r2, [pc, #44]	; (800754c <FLASH_Program_Byte+0x40>)
 800751e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007522:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8007524:	4b09      	ldr	r3, [pc, #36]	; (800754c <FLASH_Program_Byte+0x40>)
 8007526:	4a09      	ldr	r2, [pc, #36]	; (800754c <FLASH_Program_Byte+0x40>)
 8007528:	691b      	ldr	r3, [r3, #16]
 800752a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800752c:	4b07      	ldr	r3, [pc, #28]	; (800754c <FLASH_Program_Byte+0x40>)
 800752e:	691b      	ldr	r3, [r3, #16]
 8007530:	4a06      	ldr	r2, [pc, #24]	; (800754c <FLASH_Program_Byte+0x40>)
 8007532:	f043 0301 	orr.w	r3, r3, #1
 8007536:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	78fa      	ldrb	r2, [r7, #3]
 800753c:	701a      	strb	r2, [r3, #0]
}
 800753e:	bf00      	nop
 8007540:	370c      	adds	r7, #12
 8007542:	46bd      	mov	sp, r7
 8007544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007548:	4770      	bx	lr
 800754a:	bf00      	nop
 800754c:	40023c00 	.word	0x40023c00

08007550 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8007550:	b480      	push	{r7}
 8007552:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8007554:	4b27      	ldr	r3, [pc, #156]	; (80075f4 <FLASH_SetErrorCode+0xa4>)
 8007556:	68db      	ldr	r3, [r3, #12]
 8007558:	f003 0310 	and.w	r3, r3, #16
 800755c:	2b00      	cmp	r3, #0
 800755e:	d008      	beq.n	8007572 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8007560:	4b25      	ldr	r3, [pc, #148]	; (80075f8 <FLASH_SetErrorCode+0xa8>)
 8007562:	69db      	ldr	r3, [r3, #28]
 8007564:	f043 0310 	orr.w	r3, r3, #16
 8007568:	4a23      	ldr	r2, [pc, #140]	; (80075f8 <FLASH_SetErrorCode+0xa8>)
 800756a:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800756c:	4b21      	ldr	r3, [pc, #132]	; (80075f4 <FLASH_SetErrorCode+0xa4>)
 800756e:	2210      	movs	r2, #16
 8007570:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8007572:	4b20      	ldr	r3, [pc, #128]	; (80075f4 <FLASH_SetErrorCode+0xa4>)
 8007574:	68db      	ldr	r3, [r3, #12]
 8007576:	f003 0320 	and.w	r3, r3, #32
 800757a:	2b00      	cmp	r3, #0
 800757c:	d008      	beq.n	8007590 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800757e:	4b1e      	ldr	r3, [pc, #120]	; (80075f8 <FLASH_SetErrorCode+0xa8>)
 8007580:	69db      	ldr	r3, [r3, #28]
 8007582:	f043 0308 	orr.w	r3, r3, #8
 8007586:	4a1c      	ldr	r2, [pc, #112]	; (80075f8 <FLASH_SetErrorCode+0xa8>)
 8007588:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800758a:	4b1a      	ldr	r3, [pc, #104]	; (80075f4 <FLASH_SetErrorCode+0xa4>)
 800758c:	2220      	movs	r2, #32
 800758e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8007590:	4b18      	ldr	r3, [pc, #96]	; (80075f4 <FLASH_SetErrorCode+0xa4>)
 8007592:	68db      	ldr	r3, [r3, #12]
 8007594:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007598:	2b00      	cmp	r3, #0
 800759a:	d008      	beq.n	80075ae <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800759c:	4b16      	ldr	r3, [pc, #88]	; (80075f8 <FLASH_SetErrorCode+0xa8>)
 800759e:	69db      	ldr	r3, [r3, #28]
 80075a0:	f043 0304 	orr.w	r3, r3, #4
 80075a4:	4a14      	ldr	r2, [pc, #80]	; (80075f8 <FLASH_SetErrorCode+0xa8>)
 80075a6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80075a8:	4b12      	ldr	r3, [pc, #72]	; (80075f4 <FLASH_SetErrorCode+0xa4>)
 80075aa:	2240      	movs	r2, #64	; 0x40
 80075ac:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80075ae:	4b11      	ldr	r3, [pc, #68]	; (80075f4 <FLASH_SetErrorCode+0xa4>)
 80075b0:	68db      	ldr	r3, [r3, #12]
 80075b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d008      	beq.n	80075cc <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80075ba:	4b0f      	ldr	r3, [pc, #60]	; (80075f8 <FLASH_SetErrorCode+0xa8>)
 80075bc:	69db      	ldr	r3, [r3, #28]
 80075be:	f043 0302 	orr.w	r3, r3, #2
 80075c2:	4a0d      	ldr	r2, [pc, #52]	; (80075f8 <FLASH_SetErrorCode+0xa8>)
 80075c4:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80075c6:	4b0b      	ldr	r3, [pc, #44]	; (80075f4 <FLASH_SetErrorCode+0xa4>)
 80075c8:	2280      	movs	r2, #128	; 0x80
 80075ca:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80075cc:	4b09      	ldr	r3, [pc, #36]	; (80075f4 <FLASH_SetErrorCode+0xa4>)
 80075ce:	68db      	ldr	r3, [r3, #12]
 80075d0:	f003 0302 	and.w	r3, r3, #2
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d008      	beq.n	80075ea <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80075d8:	4b07      	ldr	r3, [pc, #28]	; (80075f8 <FLASH_SetErrorCode+0xa8>)
 80075da:	69db      	ldr	r3, [r3, #28]
 80075dc:	f043 0320 	orr.w	r3, r3, #32
 80075e0:	4a05      	ldr	r2, [pc, #20]	; (80075f8 <FLASH_SetErrorCode+0xa8>)
 80075e2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80075e4:	4b03      	ldr	r3, [pc, #12]	; (80075f4 <FLASH_SetErrorCode+0xa4>)
 80075e6:	2202      	movs	r2, #2
 80075e8:	60da      	str	r2, [r3, #12]
  }
}
 80075ea:	bf00      	nop
 80075ec:	46bd      	mov	sp, r7
 80075ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f2:	4770      	bx	lr
 80075f4:	40023c00 	.word	0x40023c00
 80075f8:	2001de2c 	.word	0x2001de2c

080075fc <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b084      	sub	sp, #16
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
 8007604:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007606:	2301      	movs	r3, #1
 8007608:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800760a:	2300      	movs	r3, #0
 800760c:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800760e:	4b31      	ldr	r3, [pc, #196]	; (80076d4 <HAL_FLASHEx_Erase+0xd8>)
 8007610:	7e1b      	ldrb	r3, [r3, #24]
 8007612:	2b01      	cmp	r3, #1
 8007614:	d101      	bne.n	800761a <HAL_FLASHEx_Erase+0x1e>
 8007616:	2302      	movs	r3, #2
 8007618:	e058      	b.n	80076cc <HAL_FLASHEx_Erase+0xd0>
 800761a:	4b2e      	ldr	r3, [pc, #184]	; (80076d4 <HAL_FLASHEx_Erase+0xd8>)
 800761c:	2201      	movs	r2, #1
 800761e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007620:	f24c 3050 	movw	r0, #50000	; 0xc350
 8007624:	f7ff febc 	bl	80073a0 <FLASH_WaitForLastOperation>
 8007628:	4603      	mov	r3, r0
 800762a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800762c:	7bfb      	ldrb	r3, [r7, #15]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d148      	bne.n	80076c4 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007638:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	2b01      	cmp	r3, #1
 8007640:	d115      	bne.n	800766e <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	691b      	ldr	r3, [r3, #16]
 8007646:	b2da      	uxtb	r2, r3
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	685b      	ldr	r3, [r3, #4]
 800764c:	4619      	mov	r1, r3
 800764e:	4610      	mov	r0, r2
 8007650:	f000 f844 	bl	80076dc <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007654:	f24c 3050 	movw	r0, #50000	; 0xc350
 8007658:	f7ff fea2 	bl	80073a0 <FLASH_WaitForLastOperation>
 800765c:	4603      	mov	r3, r0
 800765e:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8007660:	4b1d      	ldr	r3, [pc, #116]	; (80076d8 <HAL_FLASHEx_Erase+0xdc>)
 8007662:	691b      	ldr	r3, [r3, #16]
 8007664:	4a1c      	ldr	r2, [pc, #112]	; (80076d8 <HAL_FLASHEx_Erase+0xdc>)
 8007666:	f023 0304 	bic.w	r3, r3, #4
 800766a:	6113      	str	r3, [r2, #16]
 800766c:	e028      	b.n	80076c0 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	689b      	ldr	r3, [r3, #8]
 8007672:	60bb      	str	r3, [r7, #8]
 8007674:	e01c      	b.n	80076b0 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	691b      	ldr	r3, [r3, #16]
 800767a:	b2db      	uxtb	r3, r3
 800767c:	4619      	mov	r1, r3
 800767e:	68b8      	ldr	r0, [r7, #8]
 8007680:	f000 f850 	bl	8007724 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007684:	f24c 3050 	movw	r0, #50000	; 0xc350
 8007688:	f7ff fe8a 	bl	80073a0 <FLASH_WaitForLastOperation>
 800768c:	4603      	mov	r3, r0
 800768e:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8007690:	4b11      	ldr	r3, [pc, #68]	; (80076d8 <HAL_FLASHEx_Erase+0xdc>)
 8007692:	691b      	ldr	r3, [r3, #16]
 8007694:	4a10      	ldr	r2, [pc, #64]	; (80076d8 <HAL_FLASHEx_Erase+0xdc>)
 8007696:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800769a:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 800769c:	7bfb      	ldrb	r3, [r7, #15]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d003      	beq.n	80076aa <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80076a2:	683b      	ldr	r3, [r7, #0]
 80076a4:	68ba      	ldr	r2, [r7, #8]
 80076a6:	601a      	str	r2, [r3, #0]
          break;
 80076a8:	e00a      	b.n	80076c0 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80076aa:	68bb      	ldr	r3, [r7, #8]
 80076ac:	3301      	adds	r3, #1
 80076ae:	60bb      	str	r3, [r7, #8]
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	68da      	ldr	r2, [r3, #12]
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	689b      	ldr	r3, [r3, #8]
 80076b8:	4413      	add	r3, r2
 80076ba:	68ba      	ldr	r2, [r7, #8]
 80076bc:	429a      	cmp	r2, r3
 80076be:	d3da      	bcc.n	8007676 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80076c0:	f000 f878 	bl	80077b4 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80076c4:	4b03      	ldr	r3, [pc, #12]	; (80076d4 <HAL_FLASHEx_Erase+0xd8>)
 80076c6:	2200      	movs	r2, #0
 80076c8:	761a      	strb	r2, [r3, #24]

  return status;
 80076ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80076cc:	4618      	mov	r0, r3
 80076ce:	3710      	adds	r7, #16
 80076d0:	46bd      	mov	sp, r7
 80076d2:	bd80      	pop	{r7, pc}
 80076d4:	2001de2c 	.word	0x2001de2c
 80076d8:	40023c00 	.word	0x40023c00

080076dc <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 80076dc:	b480      	push	{r7}
 80076de:	b083      	sub	sp, #12
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	4603      	mov	r3, r0
 80076e4:	6039      	str	r1, [r7, #0]
 80076e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80076e8:	4b0d      	ldr	r3, [pc, #52]	; (8007720 <FLASH_MassErase+0x44>)
 80076ea:	691b      	ldr	r3, [r3, #16]
 80076ec:	4a0c      	ldr	r2, [pc, #48]	; (8007720 <FLASH_MassErase+0x44>)
 80076ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80076f2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80076f4:	4b0a      	ldr	r3, [pc, #40]	; (8007720 <FLASH_MassErase+0x44>)
 80076f6:	691b      	ldr	r3, [r3, #16]
 80076f8:	4a09      	ldr	r2, [pc, #36]	; (8007720 <FLASH_MassErase+0x44>)
 80076fa:	f043 0304 	orr.w	r3, r3, #4
 80076fe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8007700:	4b07      	ldr	r3, [pc, #28]	; (8007720 <FLASH_MassErase+0x44>)
 8007702:	691a      	ldr	r2, [r3, #16]
 8007704:	79fb      	ldrb	r3, [r7, #7]
 8007706:	021b      	lsls	r3, r3, #8
 8007708:	4313      	orrs	r3, r2
 800770a:	4a05      	ldr	r2, [pc, #20]	; (8007720 <FLASH_MassErase+0x44>)
 800770c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007710:	6113      	str	r3, [r2, #16]
}
 8007712:	bf00      	nop
 8007714:	370c      	adds	r7, #12
 8007716:	46bd      	mov	sp, r7
 8007718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771c:	4770      	bx	lr
 800771e:	bf00      	nop
 8007720:	40023c00 	.word	0x40023c00

08007724 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8007724:	b480      	push	{r7}
 8007726:	b085      	sub	sp, #20
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
 800772c:	460b      	mov	r3, r1
 800772e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8007730:	2300      	movs	r3, #0
 8007732:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8007734:	78fb      	ldrb	r3, [r7, #3]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d102      	bne.n	8007740 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 800773a:	2300      	movs	r3, #0
 800773c:	60fb      	str	r3, [r7, #12]
 800773e:	e010      	b.n	8007762 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8007740:	78fb      	ldrb	r3, [r7, #3]
 8007742:	2b01      	cmp	r3, #1
 8007744:	d103      	bne.n	800774e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8007746:	f44f 7380 	mov.w	r3, #256	; 0x100
 800774a:	60fb      	str	r3, [r7, #12]
 800774c:	e009      	b.n	8007762 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800774e:	78fb      	ldrb	r3, [r7, #3]
 8007750:	2b02      	cmp	r3, #2
 8007752:	d103      	bne.n	800775c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8007754:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007758:	60fb      	str	r3, [r7, #12]
 800775a:	e002      	b.n	8007762 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800775c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8007760:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8007762:	4b13      	ldr	r3, [pc, #76]	; (80077b0 <FLASH_Erase_Sector+0x8c>)
 8007764:	691b      	ldr	r3, [r3, #16]
 8007766:	4a12      	ldr	r2, [pc, #72]	; (80077b0 <FLASH_Erase_Sector+0x8c>)
 8007768:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800776c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800776e:	4b10      	ldr	r3, [pc, #64]	; (80077b0 <FLASH_Erase_Sector+0x8c>)
 8007770:	691a      	ldr	r2, [r3, #16]
 8007772:	490f      	ldr	r1, [pc, #60]	; (80077b0 <FLASH_Erase_Sector+0x8c>)
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	4313      	orrs	r3, r2
 8007778:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800777a:	4b0d      	ldr	r3, [pc, #52]	; (80077b0 <FLASH_Erase_Sector+0x8c>)
 800777c:	691b      	ldr	r3, [r3, #16]
 800777e:	4a0c      	ldr	r2, [pc, #48]	; (80077b0 <FLASH_Erase_Sector+0x8c>)
 8007780:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8007784:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8007786:	4b0a      	ldr	r3, [pc, #40]	; (80077b0 <FLASH_Erase_Sector+0x8c>)
 8007788:	691a      	ldr	r2, [r3, #16]
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	00db      	lsls	r3, r3, #3
 800778e:	4313      	orrs	r3, r2
 8007790:	4a07      	ldr	r2, [pc, #28]	; (80077b0 <FLASH_Erase_Sector+0x8c>)
 8007792:	f043 0302 	orr.w	r3, r3, #2
 8007796:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8007798:	4b05      	ldr	r3, [pc, #20]	; (80077b0 <FLASH_Erase_Sector+0x8c>)
 800779a:	691b      	ldr	r3, [r3, #16]
 800779c:	4a04      	ldr	r2, [pc, #16]	; (80077b0 <FLASH_Erase_Sector+0x8c>)
 800779e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80077a2:	6113      	str	r3, [r2, #16]
}
 80077a4:	bf00      	nop
 80077a6:	3714      	adds	r7, #20
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr
 80077b0:	40023c00 	.word	0x40023c00

080077b4 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80077b4:	b480      	push	{r7}
 80077b6:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 80077b8:	4b20      	ldr	r3, [pc, #128]	; (800783c <FLASH_FlushCaches+0x88>)
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d017      	beq.n	80077f4 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80077c4:	4b1d      	ldr	r3, [pc, #116]	; (800783c <FLASH_FlushCaches+0x88>)
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	4a1c      	ldr	r2, [pc, #112]	; (800783c <FLASH_FlushCaches+0x88>)
 80077ca:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80077ce:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80077d0:	4b1a      	ldr	r3, [pc, #104]	; (800783c <FLASH_FlushCaches+0x88>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	4a19      	ldr	r2, [pc, #100]	; (800783c <FLASH_FlushCaches+0x88>)
 80077d6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80077da:	6013      	str	r3, [r2, #0]
 80077dc:	4b17      	ldr	r3, [pc, #92]	; (800783c <FLASH_FlushCaches+0x88>)
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	4a16      	ldr	r2, [pc, #88]	; (800783c <FLASH_FlushCaches+0x88>)
 80077e2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80077e6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80077e8:	4b14      	ldr	r3, [pc, #80]	; (800783c <FLASH_FlushCaches+0x88>)
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	4a13      	ldr	r2, [pc, #76]	; (800783c <FLASH_FlushCaches+0x88>)
 80077ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80077f2:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80077f4:	4b11      	ldr	r3, [pc, #68]	; (800783c <FLASH_FlushCaches+0x88>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d017      	beq.n	8007830 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8007800:	4b0e      	ldr	r3, [pc, #56]	; (800783c <FLASH_FlushCaches+0x88>)
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	4a0d      	ldr	r2, [pc, #52]	; (800783c <FLASH_FlushCaches+0x88>)
 8007806:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800780a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800780c:	4b0b      	ldr	r3, [pc, #44]	; (800783c <FLASH_FlushCaches+0x88>)
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	4a0a      	ldr	r2, [pc, #40]	; (800783c <FLASH_FlushCaches+0x88>)
 8007812:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007816:	6013      	str	r3, [r2, #0]
 8007818:	4b08      	ldr	r3, [pc, #32]	; (800783c <FLASH_FlushCaches+0x88>)
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	4a07      	ldr	r2, [pc, #28]	; (800783c <FLASH_FlushCaches+0x88>)
 800781e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007822:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8007824:	4b05      	ldr	r3, [pc, #20]	; (800783c <FLASH_FlushCaches+0x88>)
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	4a04      	ldr	r2, [pc, #16]	; (800783c <FLASH_FlushCaches+0x88>)
 800782a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800782e:	6013      	str	r3, [r2, #0]
  }
}
 8007830:	bf00      	nop
 8007832:	46bd      	mov	sp, r7
 8007834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007838:	4770      	bx	lr
 800783a:	bf00      	nop
 800783c:	40023c00 	.word	0x40023c00

08007840 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007840:	b480      	push	{r7}
 8007842:	b089      	sub	sp, #36	; 0x24
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
 8007848:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800784a:	2300      	movs	r3, #0
 800784c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800784e:	2300      	movs	r3, #0
 8007850:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8007852:	2300      	movs	r3, #0
 8007854:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007856:	2300      	movs	r3, #0
 8007858:	61fb      	str	r3, [r7, #28]
 800785a:	e16b      	b.n	8007b34 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800785c:	2201      	movs	r2, #1
 800785e:	69fb      	ldr	r3, [r7, #28]
 8007860:	fa02 f303 	lsl.w	r3, r2, r3
 8007864:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	697a      	ldr	r2, [r7, #20]
 800786c:	4013      	ands	r3, r2
 800786e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007870:	693a      	ldr	r2, [r7, #16]
 8007872:	697b      	ldr	r3, [r7, #20]
 8007874:	429a      	cmp	r2, r3
 8007876:	f040 815a 	bne.w	8007b2e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	685b      	ldr	r3, [r3, #4]
 800787e:	f003 0303 	and.w	r3, r3, #3
 8007882:	2b01      	cmp	r3, #1
 8007884:	d005      	beq.n	8007892 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	685b      	ldr	r3, [r3, #4]
 800788a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800788e:	2b02      	cmp	r3, #2
 8007890:	d130      	bne.n	80078f4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	689b      	ldr	r3, [r3, #8]
 8007896:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007898:	69fb      	ldr	r3, [r7, #28]
 800789a:	005b      	lsls	r3, r3, #1
 800789c:	2203      	movs	r2, #3
 800789e:	fa02 f303 	lsl.w	r3, r2, r3
 80078a2:	43db      	mvns	r3, r3
 80078a4:	69ba      	ldr	r2, [r7, #24]
 80078a6:	4013      	ands	r3, r2
 80078a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80078aa:	683b      	ldr	r3, [r7, #0]
 80078ac:	68da      	ldr	r2, [r3, #12]
 80078ae:	69fb      	ldr	r3, [r7, #28]
 80078b0:	005b      	lsls	r3, r3, #1
 80078b2:	fa02 f303 	lsl.w	r3, r2, r3
 80078b6:	69ba      	ldr	r2, [r7, #24]
 80078b8:	4313      	orrs	r3, r2
 80078ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	69ba      	ldr	r2, [r7, #24]
 80078c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	685b      	ldr	r3, [r3, #4]
 80078c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80078c8:	2201      	movs	r2, #1
 80078ca:	69fb      	ldr	r3, [r7, #28]
 80078cc:	fa02 f303 	lsl.w	r3, r2, r3
 80078d0:	43db      	mvns	r3, r3
 80078d2:	69ba      	ldr	r2, [r7, #24]
 80078d4:	4013      	ands	r3, r2
 80078d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	685b      	ldr	r3, [r3, #4]
 80078dc:	091b      	lsrs	r3, r3, #4
 80078de:	f003 0201 	and.w	r2, r3, #1
 80078e2:	69fb      	ldr	r3, [r7, #28]
 80078e4:	fa02 f303 	lsl.w	r3, r2, r3
 80078e8:	69ba      	ldr	r2, [r7, #24]
 80078ea:	4313      	orrs	r3, r2
 80078ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	69ba      	ldr	r2, [r7, #24]
 80078f2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	685b      	ldr	r3, [r3, #4]
 80078f8:	f003 0303 	and.w	r3, r3, #3
 80078fc:	2b03      	cmp	r3, #3
 80078fe:	d017      	beq.n	8007930 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	68db      	ldr	r3, [r3, #12]
 8007904:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007906:	69fb      	ldr	r3, [r7, #28]
 8007908:	005b      	lsls	r3, r3, #1
 800790a:	2203      	movs	r2, #3
 800790c:	fa02 f303 	lsl.w	r3, r2, r3
 8007910:	43db      	mvns	r3, r3
 8007912:	69ba      	ldr	r2, [r7, #24]
 8007914:	4013      	ands	r3, r2
 8007916:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	689a      	ldr	r2, [r3, #8]
 800791c:	69fb      	ldr	r3, [r7, #28]
 800791e:	005b      	lsls	r3, r3, #1
 8007920:	fa02 f303 	lsl.w	r3, r2, r3
 8007924:	69ba      	ldr	r2, [r7, #24]
 8007926:	4313      	orrs	r3, r2
 8007928:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	69ba      	ldr	r2, [r7, #24]
 800792e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	685b      	ldr	r3, [r3, #4]
 8007934:	f003 0303 	and.w	r3, r3, #3
 8007938:	2b02      	cmp	r3, #2
 800793a:	d123      	bne.n	8007984 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800793c:	69fb      	ldr	r3, [r7, #28]
 800793e:	08da      	lsrs	r2, r3, #3
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	3208      	adds	r2, #8
 8007944:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007948:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800794a:	69fb      	ldr	r3, [r7, #28]
 800794c:	f003 0307 	and.w	r3, r3, #7
 8007950:	009b      	lsls	r3, r3, #2
 8007952:	220f      	movs	r2, #15
 8007954:	fa02 f303 	lsl.w	r3, r2, r3
 8007958:	43db      	mvns	r3, r3
 800795a:	69ba      	ldr	r2, [r7, #24]
 800795c:	4013      	ands	r3, r2
 800795e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007960:	683b      	ldr	r3, [r7, #0]
 8007962:	691a      	ldr	r2, [r3, #16]
 8007964:	69fb      	ldr	r3, [r7, #28]
 8007966:	f003 0307 	and.w	r3, r3, #7
 800796a:	009b      	lsls	r3, r3, #2
 800796c:	fa02 f303 	lsl.w	r3, r2, r3
 8007970:	69ba      	ldr	r2, [r7, #24]
 8007972:	4313      	orrs	r3, r2
 8007974:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007976:	69fb      	ldr	r3, [r7, #28]
 8007978:	08da      	lsrs	r2, r3, #3
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	3208      	adds	r2, #8
 800797e:	69b9      	ldr	r1, [r7, #24]
 8007980:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800798a:	69fb      	ldr	r3, [r7, #28]
 800798c:	005b      	lsls	r3, r3, #1
 800798e:	2203      	movs	r2, #3
 8007990:	fa02 f303 	lsl.w	r3, r2, r3
 8007994:	43db      	mvns	r3, r3
 8007996:	69ba      	ldr	r2, [r7, #24]
 8007998:	4013      	ands	r3, r2
 800799a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	685b      	ldr	r3, [r3, #4]
 80079a0:	f003 0203 	and.w	r2, r3, #3
 80079a4:	69fb      	ldr	r3, [r7, #28]
 80079a6:	005b      	lsls	r3, r3, #1
 80079a8:	fa02 f303 	lsl.w	r3, r2, r3
 80079ac:	69ba      	ldr	r2, [r7, #24]
 80079ae:	4313      	orrs	r3, r2
 80079b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	69ba      	ldr	r2, [r7, #24]
 80079b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	685b      	ldr	r3, [r3, #4]
 80079bc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	f000 80b4 	beq.w	8007b2e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80079c6:	2300      	movs	r3, #0
 80079c8:	60fb      	str	r3, [r7, #12]
 80079ca:	4b5f      	ldr	r3, [pc, #380]	; (8007b48 <HAL_GPIO_Init+0x308>)
 80079cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079ce:	4a5e      	ldr	r2, [pc, #376]	; (8007b48 <HAL_GPIO_Init+0x308>)
 80079d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80079d4:	6453      	str	r3, [r2, #68]	; 0x44
 80079d6:	4b5c      	ldr	r3, [pc, #368]	; (8007b48 <HAL_GPIO_Init+0x308>)
 80079d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80079de:	60fb      	str	r3, [r7, #12]
 80079e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80079e2:	4a5a      	ldr	r2, [pc, #360]	; (8007b4c <HAL_GPIO_Init+0x30c>)
 80079e4:	69fb      	ldr	r3, [r7, #28]
 80079e6:	089b      	lsrs	r3, r3, #2
 80079e8:	3302      	adds	r3, #2
 80079ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80079ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80079f0:	69fb      	ldr	r3, [r7, #28]
 80079f2:	f003 0303 	and.w	r3, r3, #3
 80079f6:	009b      	lsls	r3, r3, #2
 80079f8:	220f      	movs	r2, #15
 80079fa:	fa02 f303 	lsl.w	r3, r2, r3
 80079fe:	43db      	mvns	r3, r3
 8007a00:	69ba      	ldr	r2, [r7, #24]
 8007a02:	4013      	ands	r3, r2
 8007a04:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	4a51      	ldr	r2, [pc, #324]	; (8007b50 <HAL_GPIO_Init+0x310>)
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d02b      	beq.n	8007a66 <HAL_GPIO_Init+0x226>
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	4a50      	ldr	r2, [pc, #320]	; (8007b54 <HAL_GPIO_Init+0x314>)
 8007a12:	4293      	cmp	r3, r2
 8007a14:	d025      	beq.n	8007a62 <HAL_GPIO_Init+0x222>
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	4a4f      	ldr	r2, [pc, #316]	; (8007b58 <HAL_GPIO_Init+0x318>)
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	d01f      	beq.n	8007a5e <HAL_GPIO_Init+0x21e>
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	4a4e      	ldr	r2, [pc, #312]	; (8007b5c <HAL_GPIO_Init+0x31c>)
 8007a22:	4293      	cmp	r3, r2
 8007a24:	d019      	beq.n	8007a5a <HAL_GPIO_Init+0x21a>
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	4a4d      	ldr	r2, [pc, #308]	; (8007b60 <HAL_GPIO_Init+0x320>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d013      	beq.n	8007a56 <HAL_GPIO_Init+0x216>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	4a4c      	ldr	r2, [pc, #304]	; (8007b64 <HAL_GPIO_Init+0x324>)
 8007a32:	4293      	cmp	r3, r2
 8007a34:	d00d      	beq.n	8007a52 <HAL_GPIO_Init+0x212>
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	4a4b      	ldr	r2, [pc, #300]	; (8007b68 <HAL_GPIO_Init+0x328>)
 8007a3a:	4293      	cmp	r3, r2
 8007a3c:	d007      	beq.n	8007a4e <HAL_GPIO_Init+0x20e>
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	4a4a      	ldr	r2, [pc, #296]	; (8007b6c <HAL_GPIO_Init+0x32c>)
 8007a42:	4293      	cmp	r3, r2
 8007a44:	d101      	bne.n	8007a4a <HAL_GPIO_Init+0x20a>
 8007a46:	2307      	movs	r3, #7
 8007a48:	e00e      	b.n	8007a68 <HAL_GPIO_Init+0x228>
 8007a4a:	2308      	movs	r3, #8
 8007a4c:	e00c      	b.n	8007a68 <HAL_GPIO_Init+0x228>
 8007a4e:	2306      	movs	r3, #6
 8007a50:	e00a      	b.n	8007a68 <HAL_GPIO_Init+0x228>
 8007a52:	2305      	movs	r3, #5
 8007a54:	e008      	b.n	8007a68 <HAL_GPIO_Init+0x228>
 8007a56:	2304      	movs	r3, #4
 8007a58:	e006      	b.n	8007a68 <HAL_GPIO_Init+0x228>
 8007a5a:	2303      	movs	r3, #3
 8007a5c:	e004      	b.n	8007a68 <HAL_GPIO_Init+0x228>
 8007a5e:	2302      	movs	r3, #2
 8007a60:	e002      	b.n	8007a68 <HAL_GPIO_Init+0x228>
 8007a62:	2301      	movs	r3, #1
 8007a64:	e000      	b.n	8007a68 <HAL_GPIO_Init+0x228>
 8007a66:	2300      	movs	r3, #0
 8007a68:	69fa      	ldr	r2, [r7, #28]
 8007a6a:	f002 0203 	and.w	r2, r2, #3
 8007a6e:	0092      	lsls	r2, r2, #2
 8007a70:	4093      	lsls	r3, r2
 8007a72:	69ba      	ldr	r2, [r7, #24]
 8007a74:	4313      	orrs	r3, r2
 8007a76:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007a78:	4934      	ldr	r1, [pc, #208]	; (8007b4c <HAL_GPIO_Init+0x30c>)
 8007a7a:	69fb      	ldr	r3, [r7, #28]
 8007a7c:	089b      	lsrs	r3, r3, #2
 8007a7e:	3302      	adds	r3, #2
 8007a80:	69ba      	ldr	r2, [r7, #24]
 8007a82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007a86:	4b3a      	ldr	r3, [pc, #232]	; (8007b70 <HAL_GPIO_Init+0x330>)
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007a8c:	693b      	ldr	r3, [r7, #16]
 8007a8e:	43db      	mvns	r3, r3
 8007a90:	69ba      	ldr	r2, [r7, #24]
 8007a92:	4013      	ands	r3, r2
 8007a94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	685b      	ldr	r3, [r3, #4]
 8007a9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d003      	beq.n	8007aaa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8007aa2:	69ba      	ldr	r2, [r7, #24]
 8007aa4:	693b      	ldr	r3, [r7, #16]
 8007aa6:	4313      	orrs	r3, r2
 8007aa8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007aaa:	4a31      	ldr	r2, [pc, #196]	; (8007b70 <HAL_GPIO_Init+0x330>)
 8007aac:	69bb      	ldr	r3, [r7, #24]
 8007aae:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8007ab0:	4b2f      	ldr	r3, [pc, #188]	; (8007b70 <HAL_GPIO_Init+0x330>)
 8007ab2:	685b      	ldr	r3, [r3, #4]
 8007ab4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007ab6:	693b      	ldr	r3, [r7, #16]
 8007ab8:	43db      	mvns	r3, r3
 8007aba:	69ba      	ldr	r2, [r7, #24]
 8007abc:	4013      	ands	r3, r2
 8007abe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	685b      	ldr	r3, [r3, #4]
 8007ac4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d003      	beq.n	8007ad4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8007acc:	69ba      	ldr	r2, [r7, #24]
 8007ace:	693b      	ldr	r3, [r7, #16]
 8007ad0:	4313      	orrs	r3, r2
 8007ad2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007ad4:	4a26      	ldr	r2, [pc, #152]	; (8007b70 <HAL_GPIO_Init+0x330>)
 8007ad6:	69bb      	ldr	r3, [r7, #24]
 8007ad8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007ada:	4b25      	ldr	r3, [pc, #148]	; (8007b70 <HAL_GPIO_Init+0x330>)
 8007adc:	689b      	ldr	r3, [r3, #8]
 8007ade:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007ae0:	693b      	ldr	r3, [r7, #16]
 8007ae2:	43db      	mvns	r3, r3
 8007ae4:	69ba      	ldr	r2, [r7, #24]
 8007ae6:	4013      	ands	r3, r2
 8007ae8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	685b      	ldr	r3, [r3, #4]
 8007aee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d003      	beq.n	8007afe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8007af6:	69ba      	ldr	r2, [r7, #24]
 8007af8:	693b      	ldr	r3, [r7, #16]
 8007afa:	4313      	orrs	r3, r2
 8007afc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007afe:	4a1c      	ldr	r2, [pc, #112]	; (8007b70 <HAL_GPIO_Init+0x330>)
 8007b00:	69bb      	ldr	r3, [r7, #24]
 8007b02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007b04:	4b1a      	ldr	r3, [pc, #104]	; (8007b70 <HAL_GPIO_Init+0x330>)
 8007b06:	68db      	ldr	r3, [r3, #12]
 8007b08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007b0a:	693b      	ldr	r3, [r7, #16]
 8007b0c:	43db      	mvns	r3, r3
 8007b0e:	69ba      	ldr	r2, [r7, #24]
 8007b10:	4013      	ands	r3, r2
 8007b12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	685b      	ldr	r3, [r3, #4]
 8007b18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d003      	beq.n	8007b28 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8007b20:	69ba      	ldr	r2, [r7, #24]
 8007b22:	693b      	ldr	r3, [r7, #16]
 8007b24:	4313      	orrs	r3, r2
 8007b26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007b28:	4a11      	ldr	r2, [pc, #68]	; (8007b70 <HAL_GPIO_Init+0x330>)
 8007b2a:	69bb      	ldr	r3, [r7, #24]
 8007b2c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007b2e:	69fb      	ldr	r3, [r7, #28]
 8007b30:	3301      	adds	r3, #1
 8007b32:	61fb      	str	r3, [r7, #28]
 8007b34:	69fb      	ldr	r3, [r7, #28]
 8007b36:	2b0f      	cmp	r3, #15
 8007b38:	f67f ae90 	bls.w	800785c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007b3c:	bf00      	nop
 8007b3e:	3724      	adds	r7, #36	; 0x24
 8007b40:	46bd      	mov	sp, r7
 8007b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b46:	4770      	bx	lr
 8007b48:	40023800 	.word	0x40023800
 8007b4c:	40013800 	.word	0x40013800
 8007b50:	40020000 	.word	0x40020000
 8007b54:	40020400 	.word	0x40020400
 8007b58:	40020800 	.word	0x40020800
 8007b5c:	40020c00 	.word	0x40020c00
 8007b60:	40021000 	.word	0x40021000
 8007b64:	40021400 	.word	0x40021400
 8007b68:	40021800 	.word	0x40021800
 8007b6c:	40021c00 	.word	0x40021c00
 8007b70:	40013c00 	.word	0x40013c00

08007b74 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007b74:	b480      	push	{r7}
 8007b76:	b085      	sub	sp, #20
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
 8007b7c:	460b      	mov	r3, r1
 8007b7e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	691a      	ldr	r2, [r3, #16]
 8007b84:	887b      	ldrh	r3, [r7, #2]
 8007b86:	4013      	ands	r3, r2
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d002      	beq.n	8007b92 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	73fb      	strb	r3, [r7, #15]
 8007b90:	e001      	b.n	8007b96 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007b92:	2300      	movs	r3, #0
 8007b94:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007b96:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b98:	4618      	mov	r0, r3
 8007b9a:	3714      	adds	r7, #20
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba2:	4770      	bx	lr

08007ba4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007ba4:	b480      	push	{r7}
 8007ba6:	b083      	sub	sp, #12
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
 8007bac:	460b      	mov	r3, r1
 8007bae:	807b      	strh	r3, [r7, #2]
 8007bb0:	4613      	mov	r3, r2
 8007bb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007bb4:	787b      	ldrb	r3, [r7, #1]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d003      	beq.n	8007bc2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007bba:	887a      	ldrh	r2, [r7, #2]
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007bc0:	e003      	b.n	8007bca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007bc2:	887b      	ldrh	r3, [r7, #2]
 8007bc4:	041a      	lsls	r2, r3, #16
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	619a      	str	r2, [r3, #24]
}
 8007bca:	bf00      	nop
 8007bcc:	370c      	adds	r7, #12
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd4:	4770      	bx	lr
	...

08007bd8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b084      	sub	sp, #16
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d101      	bne.n	8007bea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007be6:	2301      	movs	r3, #1
 8007be8:	e11f      	b.n	8007e2a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bf0:	b2db      	uxtb	r3, r3
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d106      	bne.n	8007c04 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007bfe:	6878      	ldr	r0, [r7, #4]
 8007c00:	f7fc fd58 	bl	80046b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2224      	movs	r2, #36	; 0x24
 8007c08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	681a      	ldr	r2, [r3, #0]
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	f022 0201 	bic.w	r2, r2, #1
 8007c1a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	681a      	ldr	r2, [r3, #0]
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007c2a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	681a      	ldr	r2, [r3, #0]
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007c3a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007c3c:	f000 fd44 	bl	80086c8 <HAL_RCC_GetPCLK1Freq>
 8007c40:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	685b      	ldr	r3, [r3, #4]
 8007c46:	4a7b      	ldr	r2, [pc, #492]	; (8007e34 <HAL_I2C_Init+0x25c>)
 8007c48:	4293      	cmp	r3, r2
 8007c4a:	d807      	bhi.n	8007c5c <HAL_I2C_Init+0x84>
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	4a7a      	ldr	r2, [pc, #488]	; (8007e38 <HAL_I2C_Init+0x260>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	bf94      	ite	ls
 8007c54:	2301      	movls	r3, #1
 8007c56:	2300      	movhi	r3, #0
 8007c58:	b2db      	uxtb	r3, r3
 8007c5a:	e006      	b.n	8007c6a <HAL_I2C_Init+0x92>
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	4a77      	ldr	r2, [pc, #476]	; (8007e3c <HAL_I2C_Init+0x264>)
 8007c60:	4293      	cmp	r3, r2
 8007c62:	bf94      	ite	ls
 8007c64:	2301      	movls	r3, #1
 8007c66:	2300      	movhi	r3, #0
 8007c68:	b2db      	uxtb	r3, r3
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d001      	beq.n	8007c72 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007c6e:	2301      	movs	r3, #1
 8007c70:	e0db      	b.n	8007e2a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	4a72      	ldr	r2, [pc, #456]	; (8007e40 <HAL_I2C_Init+0x268>)
 8007c76:	fba2 2303 	umull	r2, r3, r2, r3
 8007c7a:	0c9b      	lsrs	r3, r3, #18
 8007c7c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	685b      	ldr	r3, [r3, #4]
 8007c84:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	68ba      	ldr	r2, [r7, #8]
 8007c8e:	430a      	orrs	r2, r1
 8007c90:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	6a1b      	ldr	r3, [r3, #32]
 8007c98:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	685b      	ldr	r3, [r3, #4]
 8007ca0:	4a64      	ldr	r2, [pc, #400]	; (8007e34 <HAL_I2C_Init+0x25c>)
 8007ca2:	4293      	cmp	r3, r2
 8007ca4:	d802      	bhi.n	8007cac <HAL_I2C_Init+0xd4>
 8007ca6:	68bb      	ldr	r3, [r7, #8]
 8007ca8:	3301      	adds	r3, #1
 8007caa:	e009      	b.n	8007cc0 <HAL_I2C_Init+0xe8>
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8007cb2:	fb02 f303 	mul.w	r3, r2, r3
 8007cb6:	4a63      	ldr	r2, [pc, #396]	; (8007e44 <HAL_I2C_Init+0x26c>)
 8007cb8:	fba2 2303 	umull	r2, r3, r2, r3
 8007cbc:	099b      	lsrs	r3, r3, #6
 8007cbe:	3301      	adds	r3, #1
 8007cc0:	687a      	ldr	r2, [r7, #4]
 8007cc2:	6812      	ldr	r2, [r2, #0]
 8007cc4:	430b      	orrs	r3, r1
 8007cc6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	69db      	ldr	r3, [r3, #28]
 8007cce:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8007cd2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	685b      	ldr	r3, [r3, #4]
 8007cda:	4956      	ldr	r1, [pc, #344]	; (8007e34 <HAL_I2C_Init+0x25c>)
 8007cdc:	428b      	cmp	r3, r1
 8007cde:	d80d      	bhi.n	8007cfc <HAL_I2C_Init+0x124>
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	1e59      	subs	r1, r3, #1
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	685b      	ldr	r3, [r3, #4]
 8007ce8:	005b      	lsls	r3, r3, #1
 8007cea:	fbb1 f3f3 	udiv	r3, r1, r3
 8007cee:	3301      	adds	r3, #1
 8007cf0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007cf4:	2b04      	cmp	r3, #4
 8007cf6:	bf38      	it	cc
 8007cf8:	2304      	movcc	r3, #4
 8007cfa:	e04f      	b.n	8007d9c <HAL_I2C_Init+0x1c4>
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	689b      	ldr	r3, [r3, #8]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d111      	bne.n	8007d28 <HAL_I2C_Init+0x150>
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	1e58      	subs	r0, r3, #1
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	6859      	ldr	r1, [r3, #4]
 8007d0c:	460b      	mov	r3, r1
 8007d0e:	005b      	lsls	r3, r3, #1
 8007d10:	440b      	add	r3, r1
 8007d12:	fbb0 f3f3 	udiv	r3, r0, r3
 8007d16:	3301      	adds	r3, #1
 8007d18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	bf0c      	ite	eq
 8007d20:	2301      	moveq	r3, #1
 8007d22:	2300      	movne	r3, #0
 8007d24:	b2db      	uxtb	r3, r3
 8007d26:	e012      	b.n	8007d4e <HAL_I2C_Init+0x176>
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	1e58      	subs	r0, r3, #1
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	6859      	ldr	r1, [r3, #4]
 8007d30:	460b      	mov	r3, r1
 8007d32:	009b      	lsls	r3, r3, #2
 8007d34:	440b      	add	r3, r1
 8007d36:	0099      	lsls	r1, r3, #2
 8007d38:	440b      	add	r3, r1
 8007d3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8007d3e:	3301      	adds	r3, #1
 8007d40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	bf0c      	ite	eq
 8007d48:	2301      	moveq	r3, #1
 8007d4a:	2300      	movne	r3, #0
 8007d4c:	b2db      	uxtb	r3, r3
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d001      	beq.n	8007d56 <HAL_I2C_Init+0x17e>
 8007d52:	2301      	movs	r3, #1
 8007d54:	e022      	b.n	8007d9c <HAL_I2C_Init+0x1c4>
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	689b      	ldr	r3, [r3, #8]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d10e      	bne.n	8007d7c <HAL_I2C_Init+0x1a4>
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	1e58      	subs	r0, r3, #1
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6859      	ldr	r1, [r3, #4]
 8007d66:	460b      	mov	r3, r1
 8007d68:	005b      	lsls	r3, r3, #1
 8007d6a:	440b      	add	r3, r1
 8007d6c:	fbb0 f3f3 	udiv	r3, r0, r3
 8007d70:	3301      	adds	r3, #1
 8007d72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007d76:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007d7a:	e00f      	b.n	8007d9c <HAL_I2C_Init+0x1c4>
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	1e58      	subs	r0, r3, #1
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6859      	ldr	r1, [r3, #4]
 8007d84:	460b      	mov	r3, r1
 8007d86:	009b      	lsls	r3, r3, #2
 8007d88:	440b      	add	r3, r1
 8007d8a:	0099      	lsls	r1, r3, #2
 8007d8c:	440b      	add	r3, r1
 8007d8e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007d92:	3301      	adds	r3, #1
 8007d94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007d98:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007d9c:	6879      	ldr	r1, [r7, #4]
 8007d9e:	6809      	ldr	r1, [r1, #0]
 8007da0:	4313      	orrs	r3, r2
 8007da2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	69da      	ldr	r2, [r3, #28]
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	6a1b      	ldr	r3, [r3, #32]
 8007db6:	431a      	orrs	r2, r3
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	430a      	orrs	r2, r1
 8007dbe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	689b      	ldr	r3, [r3, #8]
 8007dc6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8007dca:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007dce:	687a      	ldr	r2, [r7, #4]
 8007dd0:	6911      	ldr	r1, [r2, #16]
 8007dd2:	687a      	ldr	r2, [r7, #4]
 8007dd4:	68d2      	ldr	r2, [r2, #12]
 8007dd6:	4311      	orrs	r1, r2
 8007dd8:	687a      	ldr	r2, [r7, #4]
 8007dda:	6812      	ldr	r2, [r2, #0]
 8007ddc:	430b      	orrs	r3, r1
 8007dde:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	68db      	ldr	r3, [r3, #12]
 8007de6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	695a      	ldr	r2, [r3, #20]
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	699b      	ldr	r3, [r3, #24]
 8007df2:	431a      	orrs	r2, r3
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	430a      	orrs	r2, r1
 8007dfa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	681a      	ldr	r2, [r3, #0]
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	f042 0201 	orr.w	r2, r2, #1
 8007e0a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2200      	movs	r2, #0
 8007e10:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	2220      	movs	r2, #32
 8007e16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2200      	movs	r2, #0
 8007e24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007e28:	2300      	movs	r3, #0
}
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	3710      	adds	r7, #16
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	bd80      	pop	{r7, pc}
 8007e32:	bf00      	nop
 8007e34:	000186a0 	.word	0x000186a0
 8007e38:	001e847f 	.word	0x001e847f
 8007e3c:	003d08ff 	.word	0x003d08ff
 8007e40:	431bde83 	.word	0x431bde83
 8007e44:	10624dd3 	.word	0x10624dd3

08007e48 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b086      	sub	sp, #24
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d101      	bne.n	8007e5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007e56:	2301      	movs	r3, #1
 8007e58:	e264      	b.n	8008324 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	f003 0301 	and.w	r3, r3, #1
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d075      	beq.n	8007f52 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007e66:	4ba3      	ldr	r3, [pc, #652]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 8007e68:	689b      	ldr	r3, [r3, #8]
 8007e6a:	f003 030c 	and.w	r3, r3, #12
 8007e6e:	2b04      	cmp	r3, #4
 8007e70:	d00c      	beq.n	8007e8c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007e72:	4ba0      	ldr	r3, [pc, #640]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 8007e74:	689b      	ldr	r3, [r3, #8]
 8007e76:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007e7a:	2b08      	cmp	r3, #8
 8007e7c:	d112      	bne.n	8007ea4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007e7e:	4b9d      	ldr	r3, [pc, #628]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 8007e80:	685b      	ldr	r3, [r3, #4]
 8007e82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007e86:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007e8a:	d10b      	bne.n	8007ea4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007e8c:	4b99      	ldr	r3, [pc, #612]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d05b      	beq.n	8007f50 <HAL_RCC_OscConfig+0x108>
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	685b      	ldr	r3, [r3, #4]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d157      	bne.n	8007f50 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007ea0:	2301      	movs	r3, #1
 8007ea2:	e23f      	b.n	8008324 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	685b      	ldr	r3, [r3, #4]
 8007ea8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007eac:	d106      	bne.n	8007ebc <HAL_RCC_OscConfig+0x74>
 8007eae:	4b91      	ldr	r3, [pc, #580]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	4a90      	ldr	r2, [pc, #576]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 8007eb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007eb8:	6013      	str	r3, [r2, #0]
 8007eba:	e01d      	b.n	8007ef8 <HAL_RCC_OscConfig+0xb0>
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	685b      	ldr	r3, [r3, #4]
 8007ec0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007ec4:	d10c      	bne.n	8007ee0 <HAL_RCC_OscConfig+0x98>
 8007ec6:	4b8b      	ldr	r3, [pc, #556]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	4a8a      	ldr	r2, [pc, #552]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 8007ecc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007ed0:	6013      	str	r3, [r2, #0]
 8007ed2:	4b88      	ldr	r3, [pc, #544]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	4a87      	ldr	r2, [pc, #540]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 8007ed8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007edc:	6013      	str	r3, [r2, #0]
 8007ede:	e00b      	b.n	8007ef8 <HAL_RCC_OscConfig+0xb0>
 8007ee0:	4b84      	ldr	r3, [pc, #528]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	4a83      	ldr	r2, [pc, #524]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 8007ee6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007eea:	6013      	str	r3, [r2, #0]
 8007eec:	4b81      	ldr	r3, [pc, #516]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4a80      	ldr	r2, [pc, #512]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 8007ef2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007ef6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	685b      	ldr	r3, [r3, #4]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d013      	beq.n	8007f28 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f00:	f7fe f848 	bl	8005f94 <HAL_GetTick>
 8007f04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007f06:	e008      	b.n	8007f1a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007f08:	f7fe f844 	bl	8005f94 <HAL_GetTick>
 8007f0c:	4602      	mov	r2, r0
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	1ad3      	subs	r3, r2, r3
 8007f12:	2b64      	cmp	r3, #100	; 0x64
 8007f14:	d901      	bls.n	8007f1a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007f16:	2303      	movs	r3, #3
 8007f18:	e204      	b.n	8008324 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007f1a:	4b76      	ldr	r3, [pc, #472]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d0f0      	beq.n	8007f08 <HAL_RCC_OscConfig+0xc0>
 8007f26:	e014      	b.n	8007f52 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f28:	f7fe f834 	bl	8005f94 <HAL_GetTick>
 8007f2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007f2e:	e008      	b.n	8007f42 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007f30:	f7fe f830 	bl	8005f94 <HAL_GetTick>
 8007f34:	4602      	mov	r2, r0
 8007f36:	693b      	ldr	r3, [r7, #16]
 8007f38:	1ad3      	subs	r3, r2, r3
 8007f3a:	2b64      	cmp	r3, #100	; 0x64
 8007f3c:	d901      	bls.n	8007f42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007f3e:	2303      	movs	r3, #3
 8007f40:	e1f0      	b.n	8008324 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007f42:	4b6c      	ldr	r3, [pc, #432]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d1f0      	bne.n	8007f30 <HAL_RCC_OscConfig+0xe8>
 8007f4e:	e000      	b.n	8007f52 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007f50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f003 0302 	and.w	r3, r3, #2
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d063      	beq.n	8008026 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007f5e:	4b65      	ldr	r3, [pc, #404]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 8007f60:	689b      	ldr	r3, [r3, #8]
 8007f62:	f003 030c 	and.w	r3, r3, #12
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d00b      	beq.n	8007f82 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007f6a:	4b62      	ldr	r3, [pc, #392]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 8007f6c:	689b      	ldr	r3, [r3, #8]
 8007f6e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007f72:	2b08      	cmp	r3, #8
 8007f74:	d11c      	bne.n	8007fb0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007f76:	4b5f      	ldr	r3, [pc, #380]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 8007f78:	685b      	ldr	r3, [r3, #4]
 8007f7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d116      	bne.n	8007fb0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007f82:	4b5c      	ldr	r3, [pc, #368]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f003 0302 	and.w	r3, r3, #2
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d005      	beq.n	8007f9a <HAL_RCC_OscConfig+0x152>
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	68db      	ldr	r3, [r3, #12]
 8007f92:	2b01      	cmp	r3, #1
 8007f94:	d001      	beq.n	8007f9a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007f96:	2301      	movs	r3, #1
 8007f98:	e1c4      	b.n	8008324 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f9a:	4b56      	ldr	r3, [pc, #344]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	691b      	ldr	r3, [r3, #16]
 8007fa6:	00db      	lsls	r3, r3, #3
 8007fa8:	4952      	ldr	r1, [pc, #328]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 8007faa:	4313      	orrs	r3, r2
 8007fac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007fae:	e03a      	b.n	8008026 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	68db      	ldr	r3, [r3, #12]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d020      	beq.n	8007ffa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007fb8:	4b4f      	ldr	r3, [pc, #316]	; (80080f8 <HAL_RCC_OscConfig+0x2b0>)
 8007fba:	2201      	movs	r2, #1
 8007fbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fbe:	f7fd ffe9 	bl	8005f94 <HAL_GetTick>
 8007fc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007fc4:	e008      	b.n	8007fd8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007fc6:	f7fd ffe5 	bl	8005f94 <HAL_GetTick>
 8007fca:	4602      	mov	r2, r0
 8007fcc:	693b      	ldr	r3, [r7, #16]
 8007fce:	1ad3      	subs	r3, r2, r3
 8007fd0:	2b02      	cmp	r3, #2
 8007fd2:	d901      	bls.n	8007fd8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007fd4:	2303      	movs	r3, #3
 8007fd6:	e1a5      	b.n	8008324 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007fd8:	4b46      	ldr	r3, [pc, #280]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	f003 0302 	and.w	r3, r3, #2
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d0f0      	beq.n	8007fc6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007fe4:	4b43      	ldr	r3, [pc, #268]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	691b      	ldr	r3, [r3, #16]
 8007ff0:	00db      	lsls	r3, r3, #3
 8007ff2:	4940      	ldr	r1, [pc, #256]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 8007ff4:	4313      	orrs	r3, r2
 8007ff6:	600b      	str	r3, [r1, #0]
 8007ff8:	e015      	b.n	8008026 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007ffa:	4b3f      	ldr	r3, [pc, #252]	; (80080f8 <HAL_RCC_OscConfig+0x2b0>)
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008000:	f7fd ffc8 	bl	8005f94 <HAL_GetTick>
 8008004:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008006:	e008      	b.n	800801a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008008:	f7fd ffc4 	bl	8005f94 <HAL_GetTick>
 800800c:	4602      	mov	r2, r0
 800800e:	693b      	ldr	r3, [r7, #16]
 8008010:	1ad3      	subs	r3, r2, r3
 8008012:	2b02      	cmp	r3, #2
 8008014:	d901      	bls.n	800801a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008016:	2303      	movs	r3, #3
 8008018:	e184      	b.n	8008324 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800801a:	4b36      	ldr	r3, [pc, #216]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	f003 0302 	and.w	r3, r3, #2
 8008022:	2b00      	cmp	r3, #0
 8008024:	d1f0      	bne.n	8008008 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f003 0308 	and.w	r3, r3, #8
 800802e:	2b00      	cmp	r3, #0
 8008030:	d030      	beq.n	8008094 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	695b      	ldr	r3, [r3, #20]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d016      	beq.n	8008068 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800803a:	4b30      	ldr	r3, [pc, #192]	; (80080fc <HAL_RCC_OscConfig+0x2b4>)
 800803c:	2201      	movs	r2, #1
 800803e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008040:	f7fd ffa8 	bl	8005f94 <HAL_GetTick>
 8008044:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008046:	e008      	b.n	800805a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008048:	f7fd ffa4 	bl	8005f94 <HAL_GetTick>
 800804c:	4602      	mov	r2, r0
 800804e:	693b      	ldr	r3, [r7, #16]
 8008050:	1ad3      	subs	r3, r2, r3
 8008052:	2b02      	cmp	r3, #2
 8008054:	d901      	bls.n	800805a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008056:	2303      	movs	r3, #3
 8008058:	e164      	b.n	8008324 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800805a:	4b26      	ldr	r3, [pc, #152]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 800805c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800805e:	f003 0302 	and.w	r3, r3, #2
 8008062:	2b00      	cmp	r3, #0
 8008064:	d0f0      	beq.n	8008048 <HAL_RCC_OscConfig+0x200>
 8008066:	e015      	b.n	8008094 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008068:	4b24      	ldr	r3, [pc, #144]	; (80080fc <HAL_RCC_OscConfig+0x2b4>)
 800806a:	2200      	movs	r2, #0
 800806c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800806e:	f7fd ff91 	bl	8005f94 <HAL_GetTick>
 8008072:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008074:	e008      	b.n	8008088 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008076:	f7fd ff8d 	bl	8005f94 <HAL_GetTick>
 800807a:	4602      	mov	r2, r0
 800807c:	693b      	ldr	r3, [r7, #16]
 800807e:	1ad3      	subs	r3, r2, r3
 8008080:	2b02      	cmp	r3, #2
 8008082:	d901      	bls.n	8008088 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008084:	2303      	movs	r3, #3
 8008086:	e14d      	b.n	8008324 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008088:	4b1a      	ldr	r3, [pc, #104]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 800808a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800808c:	f003 0302 	and.w	r3, r3, #2
 8008090:	2b00      	cmp	r3, #0
 8008092:	d1f0      	bne.n	8008076 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f003 0304 	and.w	r3, r3, #4
 800809c:	2b00      	cmp	r3, #0
 800809e:	f000 80a0 	beq.w	80081e2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80080a2:	2300      	movs	r3, #0
 80080a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80080a6:	4b13      	ldr	r3, [pc, #76]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 80080a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d10f      	bne.n	80080d2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80080b2:	2300      	movs	r3, #0
 80080b4:	60bb      	str	r3, [r7, #8]
 80080b6:	4b0f      	ldr	r3, [pc, #60]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 80080b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080ba:	4a0e      	ldr	r2, [pc, #56]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 80080bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80080c0:	6413      	str	r3, [r2, #64]	; 0x40
 80080c2:	4b0c      	ldr	r3, [pc, #48]	; (80080f4 <HAL_RCC_OscConfig+0x2ac>)
 80080c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80080ca:	60bb      	str	r3, [r7, #8]
 80080cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80080ce:	2301      	movs	r3, #1
 80080d0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80080d2:	4b0b      	ldr	r3, [pc, #44]	; (8008100 <HAL_RCC_OscConfig+0x2b8>)
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d121      	bne.n	8008122 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80080de:	4b08      	ldr	r3, [pc, #32]	; (8008100 <HAL_RCC_OscConfig+0x2b8>)
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	4a07      	ldr	r2, [pc, #28]	; (8008100 <HAL_RCC_OscConfig+0x2b8>)
 80080e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80080e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80080ea:	f7fd ff53 	bl	8005f94 <HAL_GetTick>
 80080ee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80080f0:	e011      	b.n	8008116 <HAL_RCC_OscConfig+0x2ce>
 80080f2:	bf00      	nop
 80080f4:	40023800 	.word	0x40023800
 80080f8:	42470000 	.word	0x42470000
 80080fc:	42470e80 	.word	0x42470e80
 8008100:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008104:	f7fd ff46 	bl	8005f94 <HAL_GetTick>
 8008108:	4602      	mov	r2, r0
 800810a:	693b      	ldr	r3, [r7, #16]
 800810c:	1ad3      	subs	r3, r2, r3
 800810e:	2b02      	cmp	r3, #2
 8008110:	d901      	bls.n	8008116 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8008112:	2303      	movs	r3, #3
 8008114:	e106      	b.n	8008324 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008116:	4b85      	ldr	r3, [pc, #532]	; (800832c <HAL_RCC_OscConfig+0x4e4>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800811e:	2b00      	cmp	r3, #0
 8008120:	d0f0      	beq.n	8008104 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	689b      	ldr	r3, [r3, #8]
 8008126:	2b01      	cmp	r3, #1
 8008128:	d106      	bne.n	8008138 <HAL_RCC_OscConfig+0x2f0>
 800812a:	4b81      	ldr	r3, [pc, #516]	; (8008330 <HAL_RCC_OscConfig+0x4e8>)
 800812c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800812e:	4a80      	ldr	r2, [pc, #512]	; (8008330 <HAL_RCC_OscConfig+0x4e8>)
 8008130:	f043 0301 	orr.w	r3, r3, #1
 8008134:	6713      	str	r3, [r2, #112]	; 0x70
 8008136:	e01c      	b.n	8008172 <HAL_RCC_OscConfig+0x32a>
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	689b      	ldr	r3, [r3, #8]
 800813c:	2b05      	cmp	r3, #5
 800813e:	d10c      	bne.n	800815a <HAL_RCC_OscConfig+0x312>
 8008140:	4b7b      	ldr	r3, [pc, #492]	; (8008330 <HAL_RCC_OscConfig+0x4e8>)
 8008142:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008144:	4a7a      	ldr	r2, [pc, #488]	; (8008330 <HAL_RCC_OscConfig+0x4e8>)
 8008146:	f043 0304 	orr.w	r3, r3, #4
 800814a:	6713      	str	r3, [r2, #112]	; 0x70
 800814c:	4b78      	ldr	r3, [pc, #480]	; (8008330 <HAL_RCC_OscConfig+0x4e8>)
 800814e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008150:	4a77      	ldr	r2, [pc, #476]	; (8008330 <HAL_RCC_OscConfig+0x4e8>)
 8008152:	f043 0301 	orr.w	r3, r3, #1
 8008156:	6713      	str	r3, [r2, #112]	; 0x70
 8008158:	e00b      	b.n	8008172 <HAL_RCC_OscConfig+0x32a>
 800815a:	4b75      	ldr	r3, [pc, #468]	; (8008330 <HAL_RCC_OscConfig+0x4e8>)
 800815c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800815e:	4a74      	ldr	r2, [pc, #464]	; (8008330 <HAL_RCC_OscConfig+0x4e8>)
 8008160:	f023 0301 	bic.w	r3, r3, #1
 8008164:	6713      	str	r3, [r2, #112]	; 0x70
 8008166:	4b72      	ldr	r3, [pc, #456]	; (8008330 <HAL_RCC_OscConfig+0x4e8>)
 8008168:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800816a:	4a71      	ldr	r2, [pc, #452]	; (8008330 <HAL_RCC_OscConfig+0x4e8>)
 800816c:	f023 0304 	bic.w	r3, r3, #4
 8008170:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	689b      	ldr	r3, [r3, #8]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d015      	beq.n	80081a6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800817a:	f7fd ff0b 	bl	8005f94 <HAL_GetTick>
 800817e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008180:	e00a      	b.n	8008198 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008182:	f7fd ff07 	bl	8005f94 <HAL_GetTick>
 8008186:	4602      	mov	r2, r0
 8008188:	693b      	ldr	r3, [r7, #16]
 800818a:	1ad3      	subs	r3, r2, r3
 800818c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008190:	4293      	cmp	r3, r2
 8008192:	d901      	bls.n	8008198 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8008194:	2303      	movs	r3, #3
 8008196:	e0c5      	b.n	8008324 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008198:	4b65      	ldr	r3, [pc, #404]	; (8008330 <HAL_RCC_OscConfig+0x4e8>)
 800819a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800819c:	f003 0302 	and.w	r3, r3, #2
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d0ee      	beq.n	8008182 <HAL_RCC_OscConfig+0x33a>
 80081a4:	e014      	b.n	80081d0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80081a6:	f7fd fef5 	bl	8005f94 <HAL_GetTick>
 80081aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80081ac:	e00a      	b.n	80081c4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80081ae:	f7fd fef1 	bl	8005f94 <HAL_GetTick>
 80081b2:	4602      	mov	r2, r0
 80081b4:	693b      	ldr	r3, [r7, #16]
 80081b6:	1ad3      	subs	r3, r2, r3
 80081b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80081bc:	4293      	cmp	r3, r2
 80081be:	d901      	bls.n	80081c4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80081c0:	2303      	movs	r3, #3
 80081c2:	e0af      	b.n	8008324 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80081c4:	4b5a      	ldr	r3, [pc, #360]	; (8008330 <HAL_RCC_OscConfig+0x4e8>)
 80081c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80081c8:	f003 0302 	and.w	r3, r3, #2
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d1ee      	bne.n	80081ae <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80081d0:	7dfb      	ldrb	r3, [r7, #23]
 80081d2:	2b01      	cmp	r3, #1
 80081d4:	d105      	bne.n	80081e2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80081d6:	4b56      	ldr	r3, [pc, #344]	; (8008330 <HAL_RCC_OscConfig+0x4e8>)
 80081d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081da:	4a55      	ldr	r2, [pc, #340]	; (8008330 <HAL_RCC_OscConfig+0x4e8>)
 80081dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80081e0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	699b      	ldr	r3, [r3, #24]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	f000 809b 	beq.w	8008322 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80081ec:	4b50      	ldr	r3, [pc, #320]	; (8008330 <HAL_RCC_OscConfig+0x4e8>)
 80081ee:	689b      	ldr	r3, [r3, #8]
 80081f0:	f003 030c 	and.w	r3, r3, #12
 80081f4:	2b08      	cmp	r3, #8
 80081f6:	d05c      	beq.n	80082b2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	699b      	ldr	r3, [r3, #24]
 80081fc:	2b02      	cmp	r3, #2
 80081fe:	d141      	bne.n	8008284 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008200:	4b4c      	ldr	r3, [pc, #304]	; (8008334 <HAL_RCC_OscConfig+0x4ec>)
 8008202:	2200      	movs	r2, #0
 8008204:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008206:	f7fd fec5 	bl	8005f94 <HAL_GetTick>
 800820a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800820c:	e008      	b.n	8008220 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800820e:	f7fd fec1 	bl	8005f94 <HAL_GetTick>
 8008212:	4602      	mov	r2, r0
 8008214:	693b      	ldr	r3, [r7, #16]
 8008216:	1ad3      	subs	r3, r2, r3
 8008218:	2b02      	cmp	r3, #2
 800821a:	d901      	bls.n	8008220 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800821c:	2303      	movs	r3, #3
 800821e:	e081      	b.n	8008324 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008220:	4b43      	ldr	r3, [pc, #268]	; (8008330 <HAL_RCC_OscConfig+0x4e8>)
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008228:	2b00      	cmp	r3, #0
 800822a:	d1f0      	bne.n	800820e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	69da      	ldr	r2, [r3, #28]
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	6a1b      	ldr	r3, [r3, #32]
 8008234:	431a      	orrs	r2, r3
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800823a:	019b      	lsls	r3, r3, #6
 800823c:	431a      	orrs	r2, r3
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008242:	085b      	lsrs	r3, r3, #1
 8008244:	3b01      	subs	r3, #1
 8008246:	041b      	lsls	r3, r3, #16
 8008248:	431a      	orrs	r2, r3
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800824e:	061b      	lsls	r3, r3, #24
 8008250:	4937      	ldr	r1, [pc, #220]	; (8008330 <HAL_RCC_OscConfig+0x4e8>)
 8008252:	4313      	orrs	r3, r2
 8008254:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008256:	4b37      	ldr	r3, [pc, #220]	; (8008334 <HAL_RCC_OscConfig+0x4ec>)
 8008258:	2201      	movs	r2, #1
 800825a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800825c:	f7fd fe9a 	bl	8005f94 <HAL_GetTick>
 8008260:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008262:	e008      	b.n	8008276 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008264:	f7fd fe96 	bl	8005f94 <HAL_GetTick>
 8008268:	4602      	mov	r2, r0
 800826a:	693b      	ldr	r3, [r7, #16]
 800826c:	1ad3      	subs	r3, r2, r3
 800826e:	2b02      	cmp	r3, #2
 8008270:	d901      	bls.n	8008276 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8008272:	2303      	movs	r3, #3
 8008274:	e056      	b.n	8008324 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008276:	4b2e      	ldr	r3, [pc, #184]	; (8008330 <HAL_RCC_OscConfig+0x4e8>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800827e:	2b00      	cmp	r3, #0
 8008280:	d0f0      	beq.n	8008264 <HAL_RCC_OscConfig+0x41c>
 8008282:	e04e      	b.n	8008322 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008284:	4b2b      	ldr	r3, [pc, #172]	; (8008334 <HAL_RCC_OscConfig+0x4ec>)
 8008286:	2200      	movs	r2, #0
 8008288:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800828a:	f7fd fe83 	bl	8005f94 <HAL_GetTick>
 800828e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008290:	e008      	b.n	80082a4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008292:	f7fd fe7f 	bl	8005f94 <HAL_GetTick>
 8008296:	4602      	mov	r2, r0
 8008298:	693b      	ldr	r3, [r7, #16]
 800829a:	1ad3      	subs	r3, r2, r3
 800829c:	2b02      	cmp	r3, #2
 800829e:	d901      	bls.n	80082a4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80082a0:	2303      	movs	r3, #3
 80082a2:	e03f      	b.n	8008324 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80082a4:	4b22      	ldr	r3, [pc, #136]	; (8008330 <HAL_RCC_OscConfig+0x4e8>)
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d1f0      	bne.n	8008292 <HAL_RCC_OscConfig+0x44a>
 80082b0:	e037      	b.n	8008322 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	699b      	ldr	r3, [r3, #24]
 80082b6:	2b01      	cmp	r3, #1
 80082b8:	d101      	bne.n	80082be <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80082ba:	2301      	movs	r3, #1
 80082bc:	e032      	b.n	8008324 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80082be:	4b1c      	ldr	r3, [pc, #112]	; (8008330 <HAL_RCC_OscConfig+0x4e8>)
 80082c0:	685b      	ldr	r3, [r3, #4]
 80082c2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	699b      	ldr	r3, [r3, #24]
 80082c8:	2b01      	cmp	r3, #1
 80082ca:	d028      	beq.n	800831e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80082d6:	429a      	cmp	r2, r3
 80082d8:	d121      	bne.n	800831e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80082e4:	429a      	cmp	r2, r3
 80082e6:	d11a      	bne.n	800831e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80082e8:	68fa      	ldr	r2, [r7, #12]
 80082ea:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80082ee:	4013      	ands	r3, r2
 80082f0:	687a      	ldr	r2, [r7, #4]
 80082f2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80082f4:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80082f6:	4293      	cmp	r3, r2
 80082f8:	d111      	bne.n	800831e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008304:	085b      	lsrs	r3, r3, #1
 8008306:	3b01      	subs	r3, #1
 8008308:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800830a:	429a      	cmp	r2, r3
 800830c:	d107      	bne.n	800831e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008318:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800831a:	429a      	cmp	r2, r3
 800831c:	d001      	beq.n	8008322 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800831e:	2301      	movs	r3, #1
 8008320:	e000      	b.n	8008324 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8008322:	2300      	movs	r3, #0
}
 8008324:	4618      	mov	r0, r3
 8008326:	3718      	adds	r7, #24
 8008328:	46bd      	mov	sp, r7
 800832a:	bd80      	pop	{r7, pc}
 800832c:	40007000 	.word	0x40007000
 8008330:	40023800 	.word	0x40023800
 8008334:	42470060 	.word	0x42470060

08008338 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b084      	sub	sp, #16
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
 8008340:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d101      	bne.n	800834c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008348:	2301      	movs	r3, #1
 800834a:	e0cc      	b.n	80084e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800834c:	4b68      	ldr	r3, [pc, #416]	; (80084f0 <HAL_RCC_ClockConfig+0x1b8>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	f003 0307 	and.w	r3, r3, #7
 8008354:	683a      	ldr	r2, [r7, #0]
 8008356:	429a      	cmp	r2, r3
 8008358:	d90c      	bls.n	8008374 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800835a:	4b65      	ldr	r3, [pc, #404]	; (80084f0 <HAL_RCC_ClockConfig+0x1b8>)
 800835c:	683a      	ldr	r2, [r7, #0]
 800835e:	b2d2      	uxtb	r2, r2
 8008360:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008362:	4b63      	ldr	r3, [pc, #396]	; (80084f0 <HAL_RCC_ClockConfig+0x1b8>)
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	f003 0307 	and.w	r3, r3, #7
 800836a:	683a      	ldr	r2, [r7, #0]
 800836c:	429a      	cmp	r2, r3
 800836e:	d001      	beq.n	8008374 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008370:	2301      	movs	r3, #1
 8008372:	e0b8      	b.n	80084e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f003 0302 	and.w	r3, r3, #2
 800837c:	2b00      	cmp	r3, #0
 800837e:	d020      	beq.n	80083c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f003 0304 	and.w	r3, r3, #4
 8008388:	2b00      	cmp	r3, #0
 800838a:	d005      	beq.n	8008398 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800838c:	4b59      	ldr	r3, [pc, #356]	; (80084f4 <HAL_RCC_ClockConfig+0x1bc>)
 800838e:	689b      	ldr	r3, [r3, #8]
 8008390:	4a58      	ldr	r2, [pc, #352]	; (80084f4 <HAL_RCC_ClockConfig+0x1bc>)
 8008392:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008396:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f003 0308 	and.w	r3, r3, #8
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d005      	beq.n	80083b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80083a4:	4b53      	ldr	r3, [pc, #332]	; (80084f4 <HAL_RCC_ClockConfig+0x1bc>)
 80083a6:	689b      	ldr	r3, [r3, #8]
 80083a8:	4a52      	ldr	r2, [pc, #328]	; (80084f4 <HAL_RCC_ClockConfig+0x1bc>)
 80083aa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80083ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80083b0:	4b50      	ldr	r3, [pc, #320]	; (80084f4 <HAL_RCC_ClockConfig+0x1bc>)
 80083b2:	689b      	ldr	r3, [r3, #8]
 80083b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	689b      	ldr	r3, [r3, #8]
 80083bc:	494d      	ldr	r1, [pc, #308]	; (80084f4 <HAL_RCC_ClockConfig+0x1bc>)
 80083be:	4313      	orrs	r3, r2
 80083c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	f003 0301 	and.w	r3, r3, #1
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d044      	beq.n	8008458 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	685b      	ldr	r3, [r3, #4]
 80083d2:	2b01      	cmp	r3, #1
 80083d4:	d107      	bne.n	80083e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80083d6:	4b47      	ldr	r3, [pc, #284]	; (80084f4 <HAL_RCC_ClockConfig+0x1bc>)
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d119      	bne.n	8008416 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80083e2:	2301      	movs	r3, #1
 80083e4:	e07f      	b.n	80084e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	685b      	ldr	r3, [r3, #4]
 80083ea:	2b02      	cmp	r3, #2
 80083ec:	d003      	beq.n	80083f6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80083f2:	2b03      	cmp	r3, #3
 80083f4:	d107      	bne.n	8008406 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80083f6:	4b3f      	ldr	r3, [pc, #252]	; (80084f4 <HAL_RCC_ClockConfig+0x1bc>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d109      	bne.n	8008416 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008402:	2301      	movs	r3, #1
 8008404:	e06f      	b.n	80084e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008406:	4b3b      	ldr	r3, [pc, #236]	; (80084f4 <HAL_RCC_ClockConfig+0x1bc>)
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	f003 0302 	and.w	r3, r3, #2
 800840e:	2b00      	cmp	r3, #0
 8008410:	d101      	bne.n	8008416 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008412:	2301      	movs	r3, #1
 8008414:	e067      	b.n	80084e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008416:	4b37      	ldr	r3, [pc, #220]	; (80084f4 <HAL_RCC_ClockConfig+0x1bc>)
 8008418:	689b      	ldr	r3, [r3, #8]
 800841a:	f023 0203 	bic.w	r2, r3, #3
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	685b      	ldr	r3, [r3, #4]
 8008422:	4934      	ldr	r1, [pc, #208]	; (80084f4 <HAL_RCC_ClockConfig+0x1bc>)
 8008424:	4313      	orrs	r3, r2
 8008426:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008428:	f7fd fdb4 	bl	8005f94 <HAL_GetTick>
 800842c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800842e:	e00a      	b.n	8008446 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008430:	f7fd fdb0 	bl	8005f94 <HAL_GetTick>
 8008434:	4602      	mov	r2, r0
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	1ad3      	subs	r3, r2, r3
 800843a:	f241 3288 	movw	r2, #5000	; 0x1388
 800843e:	4293      	cmp	r3, r2
 8008440:	d901      	bls.n	8008446 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008442:	2303      	movs	r3, #3
 8008444:	e04f      	b.n	80084e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008446:	4b2b      	ldr	r3, [pc, #172]	; (80084f4 <HAL_RCC_ClockConfig+0x1bc>)
 8008448:	689b      	ldr	r3, [r3, #8]
 800844a:	f003 020c 	and.w	r2, r3, #12
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	685b      	ldr	r3, [r3, #4]
 8008452:	009b      	lsls	r3, r3, #2
 8008454:	429a      	cmp	r2, r3
 8008456:	d1eb      	bne.n	8008430 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008458:	4b25      	ldr	r3, [pc, #148]	; (80084f0 <HAL_RCC_ClockConfig+0x1b8>)
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	f003 0307 	and.w	r3, r3, #7
 8008460:	683a      	ldr	r2, [r7, #0]
 8008462:	429a      	cmp	r2, r3
 8008464:	d20c      	bcs.n	8008480 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008466:	4b22      	ldr	r3, [pc, #136]	; (80084f0 <HAL_RCC_ClockConfig+0x1b8>)
 8008468:	683a      	ldr	r2, [r7, #0]
 800846a:	b2d2      	uxtb	r2, r2
 800846c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800846e:	4b20      	ldr	r3, [pc, #128]	; (80084f0 <HAL_RCC_ClockConfig+0x1b8>)
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	f003 0307 	and.w	r3, r3, #7
 8008476:	683a      	ldr	r2, [r7, #0]
 8008478:	429a      	cmp	r2, r3
 800847a:	d001      	beq.n	8008480 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800847c:	2301      	movs	r3, #1
 800847e:	e032      	b.n	80084e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	f003 0304 	and.w	r3, r3, #4
 8008488:	2b00      	cmp	r3, #0
 800848a:	d008      	beq.n	800849e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800848c:	4b19      	ldr	r3, [pc, #100]	; (80084f4 <HAL_RCC_ClockConfig+0x1bc>)
 800848e:	689b      	ldr	r3, [r3, #8]
 8008490:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	68db      	ldr	r3, [r3, #12]
 8008498:	4916      	ldr	r1, [pc, #88]	; (80084f4 <HAL_RCC_ClockConfig+0x1bc>)
 800849a:	4313      	orrs	r3, r2
 800849c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	f003 0308 	and.w	r3, r3, #8
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d009      	beq.n	80084be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80084aa:	4b12      	ldr	r3, [pc, #72]	; (80084f4 <HAL_RCC_ClockConfig+0x1bc>)
 80084ac:	689b      	ldr	r3, [r3, #8]
 80084ae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	691b      	ldr	r3, [r3, #16]
 80084b6:	00db      	lsls	r3, r3, #3
 80084b8:	490e      	ldr	r1, [pc, #56]	; (80084f4 <HAL_RCC_ClockConfig+0x1bc>)
 80084ba:	4313      	orrs	r3, r2
 80084bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80084be:	f000 f821 	bl	8008504 <HAL_RCC_GetSysClockFreq>
 80084c2:	4601      	mov	r1, r0
 80084c4:	4b0b      	ldr	r3, [pc, #44]	; (80084f4 <HAL_RCC_ClockConfig+0x1bc>)
 80084c6:	689b      	ldr	r3, [r3, #8]
 80084c8:	091b      	lsrs	r3, r3, #4
 80084ca:	f003 030f 	and.w	r3, r3, #15
 80084ce:	4a0a      	ldr	r2, [pc, #40]	; (80084f8 <HAL_RCC_ClockConfig+0x1c0>)
 80084d0:	5cd3      	ldrb	r3, [r2, r3]
 80084d2:	fa21 f303 	lsr.w	r3, r1, r3
 80084d6:	4a09      	ldr	r2, [pc, #36]	; (80084fc <HAL_RCC_ClockConfig+0x1c4>)
 80084d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80084da:	4b09      	ldr	r3, [pc, #36]	; (8008500 <HAL_RCC_ClockConfig+0x1c8>)
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	4618      	mov	r0, r3
 80084e0:	f7fd fd14 	bl	8005f0c <HAL_InitTick>

  return HAL_OK;
 80084e4:	2300      	movs	r3, #0
}
 80084e6:	4618      	mov	r0, r3
 80084e8:	3710      	adds	r7, #16
 80084ea:	46bd      	mov	sp, r7
 80084ec:	bd80      	pop	{r7, pc}
 80084ee:	bf00      	nop
 80084f0:	40023c00 	.word	0x40023c00
 80084f4:	40023800 	.word	0x40023800
 80084f8:	0801052c 	.word	0x0801052c
 80084fc:	20000000 	.word	0x20000000
 8008500:	20000004 	.word	0x20000004

08008504 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008504:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008506:	b085      	sub	sp, #20
 8008508:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800850a:	2300      	movs	r3, #0
 800850c:	607b      	str	r3, [r7, #4]
 800850e:	2300      	movs	r3, #0
 8008510:	60fb      	str	r3, [r7, #12]
 8008512:	2300      	movs	r3, #0
 8008514:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8008516:	2300      	movs	r3, #0
 8008518:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800851a:	4b63      	ldr	r3, [pc, #396]	; (80086a8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800851c:	689b      	ldr	r3, [r3, #8]
 800851e:	f003 030c 	and.w	r3, r3, #12
 8008522:	2b04      	cmp	r3, #4
 8008524:	d007      	beq.n	8008536 <HAL_RCC_GetSysClockFreq+0x32>
 8008526:	2b08      	cmp	r3, #8
 8008528:	d008      	beq.n	800853c <HAL_RCC_GetSysClockFreq+0x38>
 800852a:	2b00      	cmp	r3, #0
 800852c:	f040 80b4 	bne.w	8008698 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008530:	4b5e      	ldr	r3, [pc, #376]	; (80086ac <HAL_RCC_GetSysClockFreq+0x1a8>)
 8008532:	60bb      	str	r3, [r7, #8]
       break;
 8008534:	e0b3      	b.n	800869e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008536:	4b5d      	ldr	r3, [pc, #372]	; (80086ac <HAL_RCC_GetSysClockFreq+0x1a8>)
 8008538:	60bb      	str	r3, [r7, #8]
      break;
 800853a:	e0b0      	b.n	800869e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800853c:	4b5a      	ldr	r3, [pc, #360]	; (80086a8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800853e:	685b      	ldr	r3, [r3, #4]
 8008540:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008544:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008546:	4b58      	ldr	r3, [pc, #352]	; (80086a8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008548:	685b      	ldr	r3, [r3, #4]
 800854a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800854e:	2b00      	cmp	r3, #0
 8008550:	d04a      	beq.n	80085e8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008552:	4b55      	ldr	r3, [pc, #340]	; (80086a8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008554:	685b      	ldr	r3, [r3, #4]
 8008556:	099b      	lsrs	r3, r3, #6
 8008558:	f04f 0400 	mov.w	r4, #0
 800855c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8008560:	f04f 0200 	mov.w	r2, #0
 8008564:	ea03 0501 	and.w	r5, r3, r1
 8008568:	ea04 0602 	and.w	r6, r4, r2
 800856c:	4629      	mov	r1, r5
 800856e:	4632      	mov	r2, r6
 8008570:	f04f 0300 	mov.w	r3, #0
 8008574:	f04f 0400 	mov.w	r4, #0
 8008578:	0154      	lsls	r4, r2, #5
 800857a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800857e:	014b      	lsls	r3, r1, #5
 8008580:	4619      	mov	r1, r3
 8008582:	4622      	mov	r2, r4
 8008584:	1b49      	subs	r1, r1, r5
 8008586:	eb62 0206 	sbc.w	r2, r2, r6
 800858a:	f04f 0300 	mov.w	r3, #0
 800858e:	f04f 0400 	mov.w	r4, #0
 8008592:	0194      	lsls	r4, r2, #6
 8008594:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8008598:	018b      	lsls	r3, r1, #6
 800859a:	1a5b      	subs	r3, r3, r1
 800859c:	eb64 0402 	sbc.w	r4, r4, r2
 80085a0:	f04f 0100 	mov.w	r1, #0
 80085a4:	f04f 0200 	mov.w	r2, #0
 80085a8:	00e2      	lsls	r2, r4, #3
 80085aa:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80085ae:	00d9      	lsls	r1, r3, #3
 80085b0:	460b      	mov	r3, r1
 80085b2:	4614      	mov	r4, r2
 80085b4:	195b      	adds	r3, r3, r5
 80085b6:	eb44 0406 	adc.w	r4, r4, r6
 80085ba:	f04f 0100 	mov.w	r1, #0
 80085be:	f04f 0200 	mov.w	r2, #0
 80085c2:	02a2      	lsls	r2, r4, #10
 80085c4:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80085c8:	0299      	lsls	r1, r3, #10
 80085ca:	460b      	mov	r3, r1
 80085cc:	4614      	mov	r4, r2
 80085ce:	4618      	mov	r0, r3
 80085d0:	4621      	mov	r1, r4
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	f04f 0400 	mov.w	r4, #0
 80085d8:	461a      	mov	r2, r3
 80085da:	4623      	mov	r3, r4
 80085dc:	f7f8 fb54 	bl	8000c88 <__aeabi_uldivmod>
 80085e0:	4603      	mov	r3, r0
 80085e2:	460c      	mov	r4, r1
 80085e4:	60fb      	str	r3, [r7, #12]
 80085e6:	e049      	b.n	800867c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80085e8:	4b2f      	ldr	r3, [pc, #188]	; (80086a8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80085ea:	685b      	ldr	r3, [r3, #4]
 80085ec:	099b      	lsrs	r3, r3, #6
 80085ee:	f04f 0400 	mov.w	r4, #0
 80085f2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80085f6:	f04f 0200 	mov.w	r2, #0
 80085fa:	ea03 0501 	and.w	r5, r3, r1
 80085fe:	ea04 0602 	and.w	r6, r4, r2
 8008602:	4629      	mov	r1, r5
 8008604:	4632      	mov	r2, r6
 8008606:	f04f 0300 	mov.w	r3, #0
 800860a:	f04f 0400 	mov.w	r4, #0
 800860e:	0154      	lsls	r4, r2, #5
 8008610:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8008614:	014b      	lsls	r3, r1, #5
 8008616:	4619      	mov	r1, r3
 8008618:	4622      	mov	r2, r4
 800861a:	1b49      	subs	r1, r1, r5
 800861c:	eb62 0206 	sbc.w	r2, r2, r6
 8008620:	f04f 0300 	mov.w	r3, #0
 8008624:	f04f 0400 	mov.w	r4, #0
 8008628:	0194      	lsls	r4, r2, #6
 800862a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800862e:	018b      	lsls	r3, r1, #6
 8008630:	1a5b      	subs	r3, r3, r1
 8008632:	eb64 0402 	sbc.w	r4, r4, r2
 8008636:	f04f 0100 	mov.w	r1, #0
 800863a:	f04f 0200 	mov.w	r2, #0
 800863e:	00e2      	lsls	r2, r4, #3
 8008640:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8008644:	00d9      	lsls	r1, r3, #3
 8008646:	460b      	mov	r3, r1
 8008648:	4614      	mov	r4, r2
 800864a:	195b      	adds	r3, r3, r5
 800864c:	eb44 0406 	adc.w	r4, r4, r6
 8008650:	f04f 0100 	mov.w	r1, #0
 8008654:	f04f 0200 	mov.w	r2, #0
 8008658:	02a2      	lsls	r2, r4, #10
 800865a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800865e:	0299      	lsls	r1, r3, #10
 8008660:	460b      	mov	r3, r1
 8008662:	4614      	mov	r4, r2
 8008664:	4618      	mov	r0, r3
 8008666:	4621      	mov	r1, r4
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	f04f 0400 	mov.w	r4, #0
 800866e:	461a      	mov	r2, r3
 8008670:	4623      	mov	r3, r4
 8008672:	f7f8 fb09 	bl	8000c88 <__aeabi_uldivmod>
 8008676:	4603      	mov	r3, r0
 8008678:	460c      	mov	r4, r1
 800867a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800867c:	4b0a      	ldr	r3, [pc, #40]	; (80086a8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800867e:	685b      	ldr	r3, [r3, #4]
 8008680:	0c1b      	lsrs	r3, r3, #16
 8008682:	f003 0303 	and.w	r3, r3, #3
 8008686:	3301      	adds	r3, #1
 8008688:	005b      	lsls	r3, r3, #1
 800868a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800868c:	68fa      	ldr	r2, [r7, #12]
 800868e:	683b      	ldr	r3, [r7, #0]
 8008690:	fbb2 f3f3 	udiv	r3, r2, r3
 8008694:	60bb      	str	r3, [r7, #8]
      break;
 8008696:	e002      	b.n	800869e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008698:	4b04      	ldr	r3, [pc, #16]	; (80086ac <HAL_RCC_GetSysClockFreq+0x1a8>)
 800869a:	60bb      	str	r3, [r7, #8]
      break;
 800869c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800869e:	68bb      	ldr	r3, [r7, #8]
}
 80086a0:	4618      	mov	r0, r3
 80086a2:	3714      	adds	r7, #20
 80086a4:	46bd      	mov	sp, r7
 80086a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086a8:	40023800 	.word	0x40023800
 80086ac:	00f42400 	.word	0x00f42400

080086b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80086b0:	b480      	push	{r7}
 80086b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80086b4:	4b03      	ldr	r3, [pc, #12]	; (80086c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80086b6:	681b      	ldr	r3, [r3, #0]
}
 80086b8:	4618      	mov	r0, r3
 80086ba:	46bd      	mov	sp, r7
 80086bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c0:	4770      	bx	lr
 80086c2:	bf00      	nop
 80086c4:	20000000 	.word	0x20000000

080086c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80086cc:	f7ff fff0 	bl	80086b0 <HAL_RCC_GetHCLKFreq>
 80086d0:	4601      	mov	r1, r0
 80086d2:	4b05      	ldr	r3, [pc, #20]	; (80086e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80086d4:	689b      	ldr	r3, [r3, #8]
 80086d6:	0a9b      	lsrs	r3, r3, #10
 80086d8:	f003 0307 	and.w	r3, r3, #7
 80086dc:	4a03      	ldr	r2, [pc, #12]	; (80086ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80086de:	5cd3      	ldrb	r3, [r2, r3]
 80086e0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80086e4:	4618      	mov	r0, r3
 80086e6:	bd80      	pop	{r7, pc}
 80086e8:	40023800 	.word	0x40023800
 80086ec:	0801053c 	.word	0x0801053c

080086f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80086f4:	f7ff ffdc 	bl	80086b0 <HAL_RCC_GetHCLKFreq>
 80086f8:	4601      	mov	r1, r0
 80086fa:	4b05      	ldr	r3, [pc, #20]	; (8008710 <HAL_RCC_GetPCLK2Freq+0x20>)
 80086fc:	689b      	ldr	r3, [r3, #8]
 80086fe:	0b5b      	lsrs	r3, r3, #13
 8008700:	f003 0307 	and.w	r3, r3, #7
 8008704:	4a03      	ldr	r2, [pc, #12]	; (8008714 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008706:	5cd3      	ldrb	r3, [r2, r3]
 8008708:	fa21 f303 	lsr.w	r3, r1, r3
}
 800870c:	4618      	mov	r0, r3
 800870e:	bd80      	pop	{r7, pc}
 8008710:	40023800 	.word	0x40023800
 8008714:	0801053c 	.word	0x0801053c

08008718 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008718:	b580      	push	{r7, lr}
 800871a:	b082      	sub	sp, #8
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d101      	bne.n	800872a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008726:	2301      	movs	r3, #1
 8008728:	e07b      	b.n	8008822 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800872e:	2b00      	cmp	r3, #0
 8008730:	d108      	bne.n	8008744 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	685b      	ldr	r3, [r3, #4]
 8008736:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800873a:	d009      	beq.n	8008750 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	2200      	movs	r2, #0
 8008740:	61da      	str	r2, [r3, #28]
 8008742:	e005      	b.n	8008750 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	2200      	movs	r2, #0
 8008748:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2200      	movs	r2, #0
 800874e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2200      	movs	r2, #0
 8008754:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800875c:	b2db      	uxtb	r3, r3
 800875e:	2b00      	cmp	r3, #0
 8008760:	d106      	bne.n	8008770 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	2200      	movs	r2, #0
 8008766:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f7fb ffea 	bl	8004744 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2202      	movs	r2, #2
 8008774:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	681a      	ldr	r2, [r3, #0]
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008786:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	685b      	ldr	r3, [r3, #4]
 800878c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	689b      	ldr	r3, [r3, #8]
 8008794:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008798:	431a      	orrs	r2, r3
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	68db      	ldr	r3, [r3, #12]
 800879e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80087a2:	431a      	orrs	r2, r3
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	691b      	ldr	r3, [r3, #16]
 80087a8:	f003 0302 	and.w	r3, r3, #2
 80087ac:	431a      	orrs	r2, r3
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	695b      	ldr	r3, [r3, #20]
 80087b2:	f003 0301 	and.w	r3, r3, #1
 80087b6:	431a      	orrs	r2, r3
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	699b      	ldr	r3, [r3, #24]
 80087bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80087c0:	431a      	orrs	r2, r3
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	69db      	ldr	r3, [r3, #28]
 80087c6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80087ca:	431a      	orrs	r2, r3
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	6a1b      	ldr	r3, [r3, #32]
 80087d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087d4:	ea42 0103 	orr.w	r1, r2, r3
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087dc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	430a      	orrs	r2, r1
 80087e6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	699b      	ldr	r3, [r3, #24]
 80087ec:	0c1b      	lsrs	r3, r3, #16
 80087ee:	f003 0104 	and.w	r1, r3, #4
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087f6:	f003 0210 	and.w	r2, r3, #16
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	430a      	orrs	r2, r1
 8008800:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	69da      	ldr	r2, [r3, #28]
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008810:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2200      	movs	r2, #0
 8008816:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2201      	movs	r2, #1
 800881c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008820:	2300      	movs	r3, #0
}
 8008822:	4618      	mov	r0, r3
 8008824:	3708      	adds	r7, #8
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}

0800882a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800882a:	b580      	push	{r7, lr}
 800882c:	b088      	sub	sp, #32
 800882e:	af00      	add	r7, sp, #0
 8008830:	60f8      	str	r0, [r7, #12]
 8008832:	60b9      	str	r1, [r7, #8]
 8008834:	603b      	str	r3, [r7, #0]
 8008836:	4613      	mov	r3, r2
 8008838:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800883a:	2300      	movs	r3, #0
 800883c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008844:	2b01      	cmp	r3, #1
 8008846:	d101      	bne.n	800884c <HAL_SPI_Transmit+0x22>
 8008848:	2302      	movs	r3, #2
 800884a:	e126      	b.n	8008a9a <HAL_SPI_Transmit+0x270>
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	2201      	movs	r2, #1
 8008850:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008854:	f7fd fb9e 	bl	8005f94 <HAL_GetTick>
 8008858:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800885a:	88fb      	ldrh	r3, [r7, #6]
 800885c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008864:	b2db      	uxtb	r3, r3
 8008866:	2b01      	cmp	r3, #1
 8008868:	d002      	beq.n	8008870 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800886a:	2302      	movs	r3, #2
 800886c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800886e:	e10b      	b.n	8008a88 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8008870:	68bb      	ldr	r3, [r7, #8]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d002      	beq.n	800887c <HAL_SPI_Transmit+0x52>
 8008876:	88fb      	ldrh	r3, [r7, #6]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d102      	bne.n	8008882 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800887c:	2301      	movs	r3, #1
 800887e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008880:	e102      	b.n	8008a88 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	2203      	movs	r2, #3
 8008886:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	2200      	movs	r2, #0
 800888e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	68ba      	ldr	r2, [r7, #8]
 8008894:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	88fa      	ldrh	r2, [r7, #6]
 800889a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	88fa      	ldrh	r2, [r7, #6]
 80088a0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	2200      	movs	r2, #0
 80088a6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	2200      	movs	r2, #0
 80088ac:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	2200      	movs	r2, #0
 80088b2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	2200      	movs	r2, #0
 80088b8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	2200      	movs	r2, #0
 80088be:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	689b      	ldr	r3, [r3, #8]
 80088c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80088c8:	d10f      	bne.n	80088ea <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	681a      	ldr	r2, [r3, #0]
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80088d8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	681a      	ldr	r2, [r3, #0]
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80088e8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088f4:	2b40      	cmp	r3, #64	; 0x40
 80088f6:	d007      	beq.n	8008908 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	681a      	ldr	r2, [r3, #0]
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008906:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	68db      	ldr	r3, [r3, #12]
 800890c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008910:	d14b      	bne.n	80089aa <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	685b      	ldr	r3, [r3, #4]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d002      	beq.n	8008920 <HAL_SPI_Transmit+0xf6>
 800891a:	8afb      	ldrh	r3, [r7, #22]
 800891c:	2b01      	cmp	r3, #1
 800891e:	d13e      	bne.n	800899e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008924:	881a      	ldrh	r2, [r3, #0]
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008930:	1c9a      	adds	r2, r3, #2
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800893a:	b29b      	uxth	r3, r3
 800893c:	3b01      	subs	r3, #1
 800893e:	b29a      	uxth	r2, r3
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008944:	e02b      	b.n	800899e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	689b      	ldr	r3, [r3, #8]
 800894c:	f003 0302 	and.w	r3, r3, #2
 8008950:	2b02      	cmp	r3, #2
 8008952:	d112      	bne.n	800897a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008958:	881a      	ldrh	r2, [r3, #0]
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008964:	1c9a      	adds	r2, r3, #2
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800896e:	b29b      	uxth	r3, r3
 8008970:	3b01      	subs	r3, #1
 8008972:	b29a      	uxth	r2, r3
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	86da      	strh	r2, [r3, #54]	; 0x36
 8008978:	e011      	b.n	800899e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800897a:	f7fd fb0b 	bl	8005f94 <HAL_GetTick>
 800897e:	4602      	mov	r2, r0
 8008980:	69bb      	ldr	r3, [r7, #24]
 8008982:	1ad3      	subs	r3, r2, r3
 8008984:	683a      	ldr	r2, [r7, #0]
 8008986:	429a      	cmp	r2, r3
 8008988:	d803      	bhi.n	8008992 <HAL_SPI_Transmit+0x168>
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008990:	d102      	bne.n	8008998 <HAL_SPI_Transmit+0x16e>
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d102      	bne.n	800899e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8008998:	2303      	movs	r3, #3
 800899a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800899c:	e074      	b.n	8008a88 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80089a2:	b29b      	uxth	r3, r3
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d1ce      	bne.n	8008946 <HAL_SPI_Transmit+0x11c>
 80089a8:	e04c      	b.n	8008a44 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	685b      	ldr	r3, [r3, #4]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d002      	beq.n	80089b8 <HAL_SPI_Transmit+0x18e>
 80089b2:	8afb      	ldrh	r3, [r7, #22]
 80089b4:	2b01      	cmp	r3, #1
 80089b6:	d140      	bne.n	8008a3a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	330c      	adds	r3, #12
 80089c2:	7812      	ldrb	r2, [r2, #0]
 80089c4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089ca:	1c5a      	adds	r2, r3, #1
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80089d4:	b29b      	uxth	r3, r3
 80089d6:	3b01      	subs	r3, #1
 80089d8:	b29a      	uxth	r2, r3
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80089de:	e02c      	b.n	8008a3a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	689b      	ldr	r3, [r3, #8]
 80089e6:	f003 0302 	and.w	r3, r3, #2
 80089ea:	2b02      	cmp	r3, #2
 80089ec:	d113      	bne.n	8008a16 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	330c      	adds	r3, #12
 80089f8:	7812      	ldrb	r2, [r2, #0]
 80089fa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a00:	1c5a      	adds	r2, r3, #1
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008a0a:	b29b      	uxth	r3, r3
 8008a0c:	3b01      	subs	r3, #1
 8008a0e:	b29a      	uxth	r2, r3
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	86da      	strh	r2, [r3, #54]	; 0x36
 8008a14:	e011      	b.n	8008a3a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008a16:	f7fd fabd 	bl	8005f94 <HAL_GetTick>
 8008a1a:	4602      	mov	r2, r0
 8008a1c:	69bb      	ldr	r3, [r7, #24]
 8008a1e:	1ad3      	subs	r3, r2, r3
 8008a20:	683a      	ldr	r2, [r7, #0]
 8008a22:	429a      	cmp	r2, r3
 8008a24:	d803      	bhi.n	8008a2e <HAL_SPI_Transmit+0x204>
 8008a26:	683b      	ldr	r3, [r7, #0]
 8008a28:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008a2c:	d102      	bne.n	8008a34 <HAL_SPI_Transmit+0x20a>
 8008a2e:	683b      	ldr	r3, [r7, #0]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d102      	bne.n	8008a3a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8008a34:	2303      	movs	r3, #3
 8008a36:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008a38:	e026      	b.n	8008a88 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008a3e:	b29b      	uxth	r3, r3
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d1cd      	bne.n	80089e0 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008a44:	69ba      	ldr	r2, [r7, #24]
 8008a46:	6839      	ldr	r1, [r7, #0]
 8008a48:	68f8      	ldr	r0, [r7, #12]
 8008a4a:	f000 fbcb 	bl	80091e4 <SPI_EndRxTxTransaction>
 8008a4e:	4603      	mov	r3, r0
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d002      	beq.n	8008a5a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	2220      	movs	r2, #32
 8008a58:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	689b      	ldr	r3, [r3, #8]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d10a      	bne.n	8008a78 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008a62:	2300      	movs	r3, #0
 8008a64:	613b      	str	r3, [r7, #16]
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	68db      	ldr	r3, [r3, #12]
 8008a6c:	613b      	str	r3, [r7, #16]
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	689b      	ldr	r3, [r3, #8]
 8008a74:	613b      	str	r3, [r7, #16]
 8008a76:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d002      	beq.n	8008a86 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8008a80:	2301      	movs	r3, #1
 8008a82:	77fb      	strb	r3, [r7, #31]
 8008a84:	e000      	b.n	8008a88 <HAL_SPI_Transmit+0x25e>
  }

error:
 8008a86:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	2201      	movs	r2, #1
 8008a8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	2200      	movs	r2, #0
 8008a94:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008a98:	7ffb      	ldrb	r3, [r7, #31]
}
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	3720      	adds	r7, #32
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	bd80      	pop	{r7, pc}

08008aa2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008aa2:	b580      	push	{r7, lr}
 8008aa4:	b088      	sub	sp, #32
 8008aa6:	af02      	add	r7, sp, #8
 8008aa8:	60f8      	str	r0, [r7, #12]
 8008aaa:	60b9      	str	r1, [r7, #8]
 8008aac:	603b      	str	r3, [r7, #0]
 8008aae:	4613      	mov	r3, r2
 8008ab0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	685b      	ldr	r3, [r3, #4]
 8008aba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008abe:	d112      	bne.n	8008ae6 <HAL_SPI_Receive+0x44>
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	689b      	ldr	r3, [r3, #8]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d10e      	bne.n	8008ae6 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	2204      	movs	r2, #4
 8008acc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008ad0:	88fa      	ldrh	r2, [r7, #6]
 8008ad2:	683b      	ldr	r3, [r7, #0]
 8008ad4:	9300      	str	r3, [sp, #0]
 8008ad6:	4613      	mov	r3, r2
 8008ad8:	68ba      	ldr	r2, [r7, #8]
 8008ada:	68b9      	ldr	r1, [r7, #8]
 8008adc:	68f8      	ldr	r0, [r7, #12]
 8008ade:	f000 f8f1 	bl	8008cc4 <HAL_SPI_TransmitReceive>
 8008ae2:	4603      	mov	r3, r0
 8008ae4:	e0ea      	b.n	8008cbc <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008aec:	2b01      	cmp	r3, #1
 8008aee:	d101      	bne.n	8008af4 <HAL_SPI_Receive+0x52>
 8008af0:	2302      	movs	r3, #2
 8008af2:	e0e3      	b.n	8008cbc <HAL_SPI_Receive+0x21a>
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	2201      	movs	r2, #1
 8008af8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008afc:	f7fd fa4a 	bl	8005f94 <HAL_GetTick>
 8008b00:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008b08:	b2db      	uxtb	r3, r3
 8008b0a:	2b01      	cmp	r3, #1
 8008b0c:	d002      	beq.n	8008b14 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8008b0e:	2302      	movs	r3, #2
 8008b10:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008b12:	e0ca      	b.n	8008caa <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8008b14:	68bb      	ldr	r3, [r7, #8]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d002      	beq.n	8008b20 <HAL_SPI_Receive+0x7e>
 8008b1a:	88fb      	ldrh	r3, [r7, #6]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d102      	bne.n	8008b26 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8008b20:	2301      	movs	r3, #1
 8008b22:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008b24:	e0c1      	b.n	8008caa <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	2204      	movs	r2, #4
 8008b2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	2200      	movs	r2, #0
 8008b32:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	68ba      	ldr	r2, [r7, #8]
 8008b38:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	88fa      	ldrh	r2, [r7, #6]
 8008b3e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	88fa      	ldrh	r2, [r7, #6]
 8008b44:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	2200      	movs	r2, #0
 8008b4a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	2200      	movs	r2, #0
 8008b50:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	2200      	movs	r2, #0
 8008b56:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	2200      	movs	r2, #0
 8008b62:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	689b      	ldr	r3, [r3, #8]
 8008b68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b6c:	d10f      	bne.n	8008b8e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	681a      	ldr	r2, [r3, #0]
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b7c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	681a      	ldr	r2, [r3, #0]
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008b8c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b98:	2b40      	cmp	r3, #64	; 0x40
 8008b9a:	d007      	beq.n	8008bac <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	681a      	ldr	r2, [r3, #0]
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008baa:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	68db      	ldr	r3, [r3, #12]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d162      	bne.n	8008c7a <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008bb4:	e02e      	b.n	8008c14 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	689b      	ldr	r3, [r3, #8]
 8008bbc:	f003 0301 	and.w	r3, r3, #1
 8008bc0:	2b01      	cmp	r3, #1
 8008bc2:	d115      	bne.n	8008bf0 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f103 020c 	add.w	r2, r3, #12
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bd0:	7812      	ldrb	r2, [r2, #0]
 8008bd2:	b2d2      	uxtb	r2, r2
 8008bd4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bda:	1c5a      	adds	r2, r3, #1
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008be4:	b29b      	uxth	r3, r3
 8008be6:	3b01      	subs	r3, #1
 8008be8:	b29a      	uxth	r2, r3
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008bee:	e011      	b.n	8008c14 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008bf0:	f7fd f9d0 	bl	8005f94 <HAL_GetTick>
 8008bf4:	4602      	mov	r2, r0
 8008bf6:	693b      	ldr	r3, [r7, #16]
 8008bf8:	1ad3      	subs	r3, r2, r3
 8008bfa:	683a      	ldr	r2, [r7, #0]
 8008bfc:	429a      	cmp	r2, r3
 8008bfe:	d803      	bhi.n	8008c08 <HAL_SPI_Receive+0x166>
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008c06:	d102      	bne.n	8008c0e <HAL_SPI_Receive+0x16c>
 8008c08:	683b      	ldr	r3, [r7, #0]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d102      	bne.n	8008c14 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8008c0e:	2303      	movs	r3, #3
 8008c10:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008c12:	e04a      	b.n	8008caa <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c18:	b29b      	uxth	r3, r3
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d1cb      	bne.n	8008bb6 <HAL_SPI_Receive+0x114>
 8008c1e:	e031      	b.n	8008c84 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	689b      	ldr	r3, [r3, #8]
 8008c26:	f003 0301 	and.w	r3, r3, #1
 8008c2a:	2b01      	cmp	r3, #1
 8008c2c:	d113      	bne.n	8008c56 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	68da      	ldr	r2, [r3, #12]
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c38:	b292      	uxth	r2, r2
 8008c3a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c40:	1c9a      	adds	r2, r3, #2
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c4a:	b29b      	uxth	r3, r3
 8008c4c:	3b01      	subs	r3, #1
 8008c4e:	b29a      	uxth	r2, r3
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008c54:	e011      	b.n	8008c7a <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008c56:	f7fd f99d 	bl	8005f94 <HAL_GetTick>
 8008c5a:	4602      	mov	r2, r0
 8008c5c:	693b      	ldr	r3, [r7, #16]
 8008c5e:	1ad3      	subs	r3, r2, r3
 8008c60:	683a      	ldr	r2, [r7, #0]
 8008c62:	429a      	cmp	r2, r3
 8008c64:	d803      	bhi.n	8008c6e <HAL_SPI_Receive+0x1cc>
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008c6c:	d102      	bne.n	8008c74 <HAL_SPI_Receive+0x1d2>
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d102      	bne.n	8008c7a <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8008c74:	2303      	movs	r3, #3
 8008c76:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008c78:	e017      	b.n	8008caa <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c7e:	b29b      	uxth	r3, r3
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d1cd      	bne.n	8008c20 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008c84:	693a      	ldr	r2, [r7, #16]
 8008c86:	6839      	ldr	r1, [r7, #0]
 8008c88:	68f8      	ldr	r0, [r7, #12]
 8008c8a:	f000 fa45 	bl	8009118 <SPI_EndRxTransaction>
 8008c8e:	4603      	mov	r3, r0
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d002      	beq.n	8008c9a <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	2220      	movs	r2, #32
 8008c98:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d002      	beq.n	8008ca8 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8008ca2:	2301      	movs	r3, #1
 8008ca4:	75fb      	strb	r3, [r7, #23]
 8008ca6:	e000      	b.n	8008caa <HAL_SPI_Receive+0x208>
  }

error :
 8008ca8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	2201      	movs	r2, #1
 8008cae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008cba:	7dfb      	ldrb	r3, [r7, #23]
}
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	3718      	adds	r7, #24
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	bd80      	pop	{r7, pc}

08008cc4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b08c      	sub	sp, #48	; 0x30
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	60f8      	str	r0, [r7, #12]
 8008ccc:	60b9      	str	r1, [r7, #8]
 8008cce:	607a      	str	r2, [r7, #4]
 8008cd0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008cd2:	2301      	movs	r3, #1
 8008cd4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008ce2:	2b01      	cmp	r3, #1
 8008ce4:	d101      	bne.n	8008cea <HAL_SPI_TransmitReceive+0x26>
 8008ce6:	2302      	movs	r3, #2
 8008ce8:	e18a      	b.n	8009000 <HAL_SPI_TransmitReceive+0x33c>
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	2201      	movs	r2, #1
 8008cee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008cf2:	f7fd f94f 	bl	8005f94 <HAL_GetTick>
 8008cf6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008cfe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	685b      	ldr	r3, [r3, #4]
 8008d06:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8008d08:	887b      	ldrh	r3, [r7, #2]
 8008d0a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008d0c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008d10:	2b01      	cmp	r3, #1
 8008d12:	d00f      	beq.n	8008d34 <HAL_SPI_TransmitReceive+0x70>
 8008d14:	69fb      	ldr	r3, [r7, #28]
 8008d16:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008d1a:	d107      	bne.n	8008d2c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	689b      	ldr	r3, [r3, #8]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d103      	bne.n	8008d2c <HAL_SPI_TransmitReceive+0x68>
 8008d24:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008d28:	2b04      	cmp	r3, #4
 8008d2a:	d003      	beq.n	8008d34 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8008d2c:	2302      	movs	r3, #2
 8008d2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008d32:	e15b      	b.n	8008fec <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008d34:	68bb      	ldr	r3, [r7, #8]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d005      	beq.n	8008d46 <HAL_SPI_TransmitReceive+0x82>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d002      	beq.n	8008d46 <HAL_SPI_TransmitReceive+0x82>
 8008d40:	887b      	ldrh	r3, [r7, #2]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d103      	bne.n	8008d4e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8008d46:	2301      	movs	r3, #1
 8008d48:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008d4c:	e14e      	b.n	8008fec <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008d54:	b2db      	uxtb	r3, r3
 8008d56:	2b04      	cmp	r3, #4
 8008d58:	d003      	beq.n	8008d62 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	2205      	movs	r2, #5
 8008d5e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	2200      	movs	r2, #0
 8008d66:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	687a      	ldr	r2, [r7, #4]
 8008d6c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	887a      	ldrh	r2, [r7, #2]
 8008d72:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	887a      	ldrh	r2, [r7, #2]
 8008d78:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	68ba      	ldr	r2, [r7, #8]
 8008d7e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	887a      	ldrh	r2, [r7, #2]
 8008d84:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	887a      	ldrh	r2, [r7, #2]
 8008d8a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	2200      	movs	r2, #0
 8008d90:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	2200      	movs	r2, #0
 8008d96:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008da2:	2b40      	cmp	r3, #64	; 0x40
 8008da4:	d007      	beq.n	8008db6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	681a      	ldr	r2, [r3, #0]
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008db4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	68db      	ldr	r3, [r3, #12]
 8008dba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008dbe:	d178      	bne.n	8008eb2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	685b      	ldr	r3, [r3, #4]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d002      	beq.n	8008dce <HAL_SPI_TransmitReceive+0x10a>
 8008dc8:	8b7b      	ldrh	r3, [r7, #26]
 8008dca:	2b01      	cmp	r3, #1
 8008dcc:	d166      	bne.n	8008e9c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dd2:	881a      	ldrh	r2, [r3, #0]
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dde:	1c9a      	adds	r2, r3, #2
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008de8:	b29b      	uxth	r3, r3
 8008dea:	3b01      	subs	r3, #1
 8008dec:	b29a      	uxth	r2, r3
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008df2:	e053      	b.n	8008e9c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	689b      	ldr	r3, [r3, #8]
 8008dfa:	f003 0302 	and.w	r3, r3, #2
 8008dfe:	2b02      	cmp	r3, #2
 8008e00:	d11b      	bne.n	8008e3a <HAL_SPI_TransmitReceive+0x176>
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e06:	b29b      	uxth	r3, r3
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d016      	beq.n	8008e3a <HAL_SPI_TransmitReceive+0x176>
 8008e0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e0e:	2b01      	cmp	r3, #1
 8008e10:	d113      	bne.n	8008e3a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e16:	881a      	ldrh	r2, [r3, #0]
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e22:	1c9a      	adds	r2, r3, #2
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e2c:	b29b      	uxth	r3, r3
 8008e2e:	3b01      	subs	r3, #1
 8008e30:	b29a      	uxth	r2, r3
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008e36:	2300      	movs	r3, #0
 8008e38:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	689b      	ldr	r3, [r3, #8]
 8008e40:	f003 0301 	and.w	r3, r3, #1
 8008e44:	2b01      	cmp	r3, #1
 8008e46:	d119      	bne.n	8008e7c <HAL_SPI_TransmitReceive+0x1b8>
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008e4c:	b29b      	uxth	r3, r3
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d014      	beq.n	8008e7c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	68da      	ldr	r2, [r3, #12]
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e5c:	b292      	uxth	r2, r2
 8008e5e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e64:	1c9a      	adds	r2, r3, #2
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008e6e:	b29b      	uxth	r3, r3
 8008e70:	3b01      	subs	r3, #1
 8008e72:	b29a      	uxth	r2, r3
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008e78:	2301      	movs	r3, #1
 8008e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008e7c:	f7fd f88a 	bl	8005f94 <HAL_GetTick>
 8008e80:	4602      	mov	r2, r0
 8008e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e84:	1ad3      	subs	r3, r2, r3
 8008e86:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008e88:	429a      	cmp	r2, r3
 8008e8a:	d807      	bhi.n	8008e9c <HAL_SPI_TransmitReceive+0x1d8>
 8008e8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e8e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008e92:	d003      	beq.n	8008e9c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8008e94:	2303      	movs	r3, #3
 8008e96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008e9a:	e0a7      	b.n	8008fec <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008ea0:	b29b      	uxth	r3, r3
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d1a6      	bne.n	8008df4 <HAL_SPI_TransmitReceive+0x130>
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008eaa:	b29b      	uxth	r3, r3
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d1a1      	bne.n	8008df4 <HAL_SPI_TransmitReceive+0x130>
 8008eb0:	e07c      	b.n	8008fac <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	685b      	ldr	r3, [r3, #4]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d002      	beq.n	8008ec0 <HAL_SPI_TransmitReceive+0x1fc>
 8008eba:	8b7b      	ldrh	r3, [r7, #26]
 8008ebc:	2b01      	cmp	r3, #1
 8008ebe:	d16b      	bne.n	8008f98 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	330c      	adds	r3, #12
 8008eca:	7812      	ldrb	r2, [r2, #0]
 8008ecc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ed2:	1c5a      	adds	r2, r3, #1
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008edc:	b29b      	uxth	r3, r3
 8008ede:	3b01      	subs	r3, #1
 8008ee0:	b29a      	uxth	r2, r3
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008ee6:	e057      	b.n	8008f98 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	689b      	ldr	r3, [r3, #8]
 8008eee:	f003 0302 	and.w	r3, r3, #2
 8008ef2:	2b02      	cmp	r3, #2
 8008ef4:	d11c      	bne.n	8008f30 <HAL_SPI_TransmitReceive+0x26c>
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008efa:	b29b      	uxth	r3, r3
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d017      	beq.n	8008f30 <HAL_SPI_TransmitReceive+0x26c>
 8008f00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f02:	2b01      	cmp	r3, #1
 8008f04:	d114      	bne.n	8008f30 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	330c      	adds	r3, #12
 8008f10:	7812      	ldrb	r2, [r2, #0]
 8008f12:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f18:	1c5a      	adds	r2, r3, #1
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008f22:	b29b      	uxth	r3, r3
 8008f24:	3b01      	subs	r3, #1
 8008f26:	b29a      	uxth	r2, r3
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	689b      	ldr	r3, [r3, #8]
 8008f36:	f003 0301 	and.w	r3, r3, #1
 8008f3a:	2b01      	cmp	r3, #1
 8008f3c:	d119      	bne.n	8008f72 <HAL_SPI_TransmitReceive+0x2ae>
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f42:	b29b      	uxth	r3, r3
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d014      	beq.n	8008f72 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	68da      	ldr	r2, [r3, #12]
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f52:	b2d2      	uxtb	r2, r2
 8008f54:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f5a:	1c5a      	adds	r2, r3, #1
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f64:	b29b      	uxth	r3, r3
 8008f66:	3b01      	subs	r3, #1
 8008f68:	b29a      	uxth	r2, r3
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008f6e:	2301      	movs	r3, #1
 8008f70:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008f72:	f7fd f80f 	bl	8005f94 <HAL_GetTick>
 8008f76:	4602      	mov	r2, r0
 8008f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f7a:	1ad3      	subs	r3, r2, r3
 8008f7c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008f7e:	429a      	cmp	r2, r3
 8008f80:	d803      	bhi.n	8008f8a <HAL_SPI_TransmitReceive+0x2c6>
 8008f82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f84:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008f88:	d102      	bne.n	8008f90 <HAL_SPI_TransmitReceive+0x2cc>
 8008f8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d103      	bne.n	8008f98 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8008f90:	2303      	movs	r3, #3
 8008f92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008f96:	e029      	b.n	8008fec <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008f9c:	b29b      	uxth	r3, r3
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d1a2      	bne.n	8008ee8 <HAL_SPI_TransmitReceive+0x224>
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008fa6:	b29b      	uxth	r3, r3
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d19d      	bne.n	8008ee8 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008fac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fae:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008fb0:	68f8      	ldr	r0, [r7, #12]
 8008fb2:	f000 f917 	bl	80091e4 <SPI_EndRxTxTransaction>
 8008fb6:	4603      	mov	r3, r0
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d006      	beq.n	8008fca <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8008fbc:	2301      	movs	r3, #1
 8008fbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	2220      	movs	r2, #32
 8008fc6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8008fc8:	e010      	b.n	8008fec <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	689b      	ldr	r3, [r3, #8]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d10b      	bne.n	8008fea <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	617b      	str	r3, [r7, #20]
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	68db      	ldr	r3, [r3, #12]
 8008fdc:	617b      	str	r3, [r7, #20]
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	689b      	ldr	r3, [r3, #8]
 8008fe4:	617b      	str	r3, [r7, #20]
 8008fe6:	697b      	ldr	r3, [r7, #20]
 8008fe8:	e000      	b.n	8008fec <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8008fea:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	2201      	movs	r2, #1
 8008ff0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008ffc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8009000:	4618      	mov	r0, r3
 8009002:	3730      	adds	r7, #48	; 0x30
 8009004:	46bd      	mov	sp, r7
 8009006:	bd80      	pop	{r7, pc}

08009008 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009008:	b580      	push	{r7, lr}
 800900a:	b088      	sub	sp, #32
 800900c:	af00      	add	r7, sp, #0
 800900e:	60f8      	str	r0, [r7, #12]
 8009010:	60b9      	str	r1, [r7, #8]
 8009012:	603b      	str	r3, [r7, #0]
 8009014:	4613      	mov	r3, r2
 8009016:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009018:	f7fc ffbc 	bl	8005f94 <HAL_GetTick>
 800901c:	4602      	mov	r2, r0
 800901e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009020:	1a9b      	subs	r3, r3, r2
 8009022:	683a      	ldr	r2, [r7, #0]
 8009024:	4413      	add	r3, r2
 8009026:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009028:	f7fc ffb4 	bl	8005f94 <HAL_GetTick>
 800902c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800902e:	4b39      	ldr	r3, [pc, #228]	; (8009114 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	015b      	lsls	r3, r3, #5
 8009034:	0d1b      	lsrs	r3, r3, #20
 8009036:	69fa      	ldr	r2, [r7, #28]
 8009038:	fb02 f303 	mul.w	r3, r2, r3
 800903c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800903e:	e054      	b.n	80090ea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009040:	683b      	ldr	r3, [r7, #0]
 8009042:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009046:	d050      	beq.n	80090ea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009048:	f7fc ffa4 	bl	8005f94 <HAL_GetTick>
 800904c:	4602      	mov	r2, r0
 800904e:	69bb      	ldr	r3, [r7, #24]
 8009050:	1ad3      	subs	r3, r2, r3
 8009052:	69fa      	ldr	r2, [r7, #28]
 8009054:	429a      	cmp	r2, r3
 8009056:	d902      	bls.n	800905e <SPI_WaitFlagStateUntilTimeout+0x56>
 8009058:	69fb      	ldr	r3, [r7, #28]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d13d      	bne.n	80090da <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	685a      	ldr	r2, [r3, #4]
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800906c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	685b      	ldr	r3, [r3, #4]
 8009072:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009076:	d111      	bne.n	800909c <SPI_WaitFlagStateUntilTimeout+0x94>
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	689b      	ldr	r3, [r3, #8]
 800907c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009080:	d004      	beq.n	800908c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	689b      	ldr	r3, [r3, #8]
 8009086:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800908a:	d107      	bne.n	800909c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	681a      	ldr	r2, [r3, #0]
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800909a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80090a4:	d10f      	bne.n	80090c6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	681a      	ldr	r2, [r3, #0]
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80090b4:	601a      	str	r2, [r3, #0]
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	681a      	ldr	r2, [r3, #0]
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80090c4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	2201      	movs	r2, #1
 80090ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	2200      	movs	r2, #0
 80090d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80090d6:	2303      	movs	r3, #3
 80090d8:	e017      	b.n	800910a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80090da:	697b      	ldr	r3, [r7, #20]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d101      	bne.n	80090e4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80090e0:	2300      	movs	r3, #0
 80090e2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80090e4:	697b      	ldr	r3, [r7, #20]
 80090e6:	3b01      	subs	r3, #1
 80090e8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	689a      	ldr	r2, [r3, #8]
 80090f0:	68bb      	ldr	r3, [r7, #8]
 80090f2:	4013      	ands	r3, r2
 80090f4:	68ba      	ldr	r2, [r7, #8]
 80090f6:	429a      	cmp	r2, r3
 80090f8:	bf0c      	ite	eq
 80090fa:	2301      	moveq	r3, #1
 80090fc:	2300      	movne	r3, #0
 80090fe:	b2db      	uxtb	r3, r3
 8009100:	461a      	mov	r2, r3
 8009102:	79fb      	ldrb	r3, [r7, #7]
 8009104:	429a      	cmp	r2, r3
 8009106:	d19b      	bne.n	8009040 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009108:	2300      	movs	r3, #0
}
 800910a:	4618      	mov	r0, r3
 800910c:	3720      	adds	r7, #32
 800910e:	46bd      	mov	sp, r7
 8009110:	bd80      	pop	{r7, pc}
 8009112:	bf00      	nop
 8009114:	20000000 	.word	0x20000000

08009118 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b086      	sub	sp, #24
 800911c:	af02      	add	r7, sp, #8
 800911e:	60f8      	str	r0, [r7, #12]
 8009120:	60b9      	str	r1, [r7, #8]
 8009122:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	685b      	ldr	r3, [r3, #4]
 8009128:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800912c:	d111      	bne.n	8009152 <SPI_EndRxTransaction+0x3a>
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	689b      	ldr	r3, [r3, #8]
 8009132:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009136:	d004      	beq.n	8009142 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	689b      	ldr	r3, [r3, #8]
 800913c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009140:	d107      	bne.n	8009152 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	681a      	ldr	r2, [r3, #0]
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009150:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	685b      	ldr	r3, [r3, #4]
 8009156:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800915a:	d12a      	bne.n	80091b2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	689b      	ldr	r3, [r3, #8]
 8009160:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009164:	d012      	beq.n	800918c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	9300      	str	r3, [sp, #0]
 800916a:	68bb      	ldr	r3, [r7, #8]
 800916c:	2200      	movs	r2, #0
 800916e:	2180      	movs	r1, #128	; 0x80
 8009170:	68f8      	ldr	r0, [r7, #12]
 8009172:	f7ff ff49 	bl	8009008 <SPI_WaitFlagStateUntilTimeout>
 8009176:	4603      	mov	r3, r0
 8009178:	2b00      	cmp	r3, #0
 800917a:	d02d      	beq.n	80091d8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009180:	f043 0220 	orr.w	r2, r3, #32
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009188:	2303      	movs	r3, #3
 800918a:	e026      	b.n	80091da <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	9300      	str	r3, [sp, #0]
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	2200      	movs	r2, #0
 8009194:	2101      	movs	r1, #1
 8009196:	68f8      	ldr	r0, [r7, #12]
 8009198:	f7ff ff36 	bl	8009008 <SPI_WaitFlagStateUntilTimeout>
 800919c:	4603      	mov	r3, r0
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d01a      	beq.n	80091d8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091a6:	f043 0220 	orr.w	r2, r3, #32
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80091ae:	2303      	movs	r3, #3
 80091b0:	e013      	b.n	80091da <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	9300      	str	r3, [sp, #0]
 80091b6:	68bb      	ldr	r3, [r7, #8]
 80091b8:	2200      	movs	r2, #0
 80091ba:	2101      	movs	r1, #1
 80091bc:	68f8      	ldr	r0, [r7, #12]
 80091be:	f7ff ff23 	bl	8009008 <SPI_WaitFlagStateUntilTimeout>
 80091c2:	4603      	mov	r3, r0
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d007      	beq.n	80091d8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091cc:	f043 0220 	orr.w	r2, r3, #32
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80091d4:	2303      	movs	r3, #3
 80091d6:	e000      	b.n	80091da <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80091d8:	2300      	movs	r3, #0
}
 80091da:	4618      	mov	r0, r3
 80091dc:	3710      	adds	r7, #16
 80091de:	46bd      	mov	sp, r7
 80091e0:	bd80      	pop	{r7, pc}
	...

080091e4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b088      	sub	sp, #32
 80091e8:	af02      	add	r7, sp, #8
 80091ea:	60f8      	str	r0, [r7, #12]
 80091ec:	60b9      	str	r1, [r7, #8]
 80091ee:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80091f0:	4b1b      	ldr	r3, [pc, #108]	; (8009260 <SPI_EndRxTxTransaction+0x7c>)
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	4a1b      	ldr	r2, [pc, #108]	; (8009264 <SPI_EndRxTxTransaction+0x80>)
 80091f6:	fba2 2303 	umull	r2, r3, r2, r3
 80091fa:	0d5b      	lsrs	r3, r3, #21
 80091fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009200:	fb02 f303 	mul.w	r3, r2, r3
 8009204:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	685b      	ldr	r3, [r3, #4]
 800920a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800920e:	d112      	bne.n	8009236 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	9300      	str	r3, [sp, #0]
 8009214:	68bb      	ldr	r3, [r7, #8]
 8009216:	2200      	movs	r2, #0
 8009218:	2180      	movs	r1, #128	; 0x80
 800921a:	68f8      	ldr	r0, [r7, #12]
 800921c:	f7ff fef4 	bl	8009008 <SPI_WaitFlagStateUntilTimeout>
 8009220:	4603      	mov	r3, r0
 8009222:	2b00      	cmp	r3, #0
 8009224:	d016      	beq.n	8009254 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800922a:	f043 0220 	orr.w	r2, r3, #32
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009232:	2303      	movs	r3, #3
 8009234:	e00f      	b.n	8009256 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009236:	697b      	ldr	r3, [r7, #20]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d00a      	beq.n	8009252 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800923c:	697b      	ldr	r3, [r7, #20]
 800923e:	3b01      	subs	r3, #1
 8009240:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	689b      	ldr	r3, [r3, #8]
 8009248:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800924c:	2b80      	cmp	r3, #128	; 0x80
 800924e:	d0f2      	beq.n	8009236 <SPI_EndRxTxTransaction+0x52>
 8009250:	e000      	b.n	8009254 <SPI_EndRxTxTransaction+0x70>
        break;
 8009252:	bf00      	nop
  }

  return HAL_OK;
 8009254:	2300      	movs	r3, #0
}
 8009256:	4618      	mov	r0, r3
 8009258:	3718      	adds	r7, #24
 800925a:	46bd      	mov	sp, r7
 800925c:	bd80      	pop	{r7, pc}
 800925e:	bf00      	nop
 8009260:	20000000 	.word	0x20000000
 8009264:	165e9f81 	.word	0x165e9f81

08009268 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009268:	b580      	push	{r7, lr}
 800926a:	b082      	sub	sp, #8
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d101      	bne.n	800927a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009276:	2301      	movs	r3, #1
 8009278:	e041      	b.n	80092fe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009280:	b2db      	uxtb	r3, r3
 8009282:	2b00      	cmp	r3, #0
 8009284:	d106      	bne.n	8009294 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	2200      	movs	r2, #0
 800928a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800928e:	6878      	ldr	r0, [r7, #4]
 8009290:	f7fb fb5e 	bl	8004950 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2202      	movs	r2, #2
 8009298:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681a      	ldr	r2, [r3, #0]
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	3304      	adds	r3, #4
 80092a4:	4619      	mov	r1, r3
 80092a6:	4610      	mov	r0, r2
 80092a8:	f000 fe10 	bl	8009ecc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2201      	movs	r2, #1
 80092b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	2201      	movs	r2, #1
 80092b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	2201      	movs	r2, #1
 80092c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	2201      	movs	r2, #1
 80092c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	2201      	movs	r2, #1
 80092d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	2201      	movs	r2, #1
 80092d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	2201      	movs	r2, #1
 80092e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	2201      	movs	r2, #1
 80092e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	2201      	movs	r2, #1
 80092f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	2201      	movs	r2, #1
 80092f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80092fc:	2300      	movs	r3, #0
}
 80092fe:	4618      	mov	r0, r3
 8009300:	3708      	adds	r7, #8
 8009302:	46bd      	mov	sp, r7
 8009304:	bd80      	pop	{r7, pc}
	...

08009308 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009308:	b480      	push	{r7}
 800930a:	b085      	sub	sp, #20
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009316:	b2db      	uxtb	r3, r3
 8009318:	2b01      	cmp	r3, #1
 800931a:	d001      	beq.n	8009320 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800931c:	2301      	movs	r3, #1
 800931e:	e04e      	b.n	80093be <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2202      	movs	r2, #2
 8009324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	68da      	ldr	r2, [r3, #12]
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	f042 0201 	orr.w	r2, r2, #1
 8009336:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	4a23      	ldr	r2, [pc, #140]	; (80093cc <HAL_TIM_Base_Start_IT+0xc4>)
 800933e:	4293      	cmp	r3, r2
 8009340:	d022      	beq.n	8009388 <HAL_TIM_Base_Start_IT+0x80>
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800934a:	d01d      	beq.n	8009388 <HAL_TIM_Base_Start_IT+0x80>
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	4a1f      	ldr	r2, [pc, #124]	; (80093d0 <HAL_TIM_Base_Start_IT+0xc8>)
 8009352:	4293      	cmp	r3, r2
 8009354:	d018      	beq.n	8009388 <HAL_TIM_Base_Start_IT+0x80>
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	4a1e      	ldr	r2, [pc, #120]	; (80093d4 <HAL_TIM_Base_Start_IT+0xcc>)
 800935c:	4293      	cmp	r3, r2
 800935e:	d013      	beq.n	8009388 <HAL_TIM_Base_Start_IT+0x80>
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	4a1c      	ldr	r2, [pc, #112]	; (80093d8 <HAL_TIM_Base_Start_IT+0xd0>)
 8009366:	4293      	cmp	r3, r2
 8009368:	d00e      	beq.n	8009388 <HAL_TIM_Base_Start_IT+0x80>
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	4a1b      	ldr	r2, [pc, #108]	; (80093dc <HAL_TIM_Base_Start_IT+0xd4>)
 8009370:	4293      	cmp	r3, r2
 8009372:	d009      	beq.n	8009388 <HAL_TIM_Base_Start_IT+0x80>
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	4a19      	ldr	r2, [pc, #100]	; (80093e0 <HAL_TIM_Base_Start_IT+0xd8>)
 800937a:	4293      	cmp	r3, r2
 800937c:	d004      	beq.n	8009388 <HAL_TIM_Base_Start_IT+0x80>
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	4a18      	ldr	r2, [pc, #96]	; (80093e4 <HAL_TIM_Base_Start_IT+0xdc>)
 8009384:	4293      	cmp	r3, r2
 8009386:	d111      	bne.n	80093ac <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	689b      	ldr	r3, [r3, #8]
 800938e:	f003 0307 	and.w	r3, r3, #7
 8009392:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	2b06      	cmp	r3, #6
 8009398:	d010      	beq.n	80093bc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	681a      	ldr	r2, [r3, #0]
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	f042 0201 	orr.w	r2, r2, #1
 80093a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80093aa:	e007      	b.n	80093bc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	681a      	ldr	r2, [r3, #0]
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	f042 0201 	orr.w	r2, r2, #1
 80093ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80093bc:	2300      	movs	r3, #0
}
 80093be:	4618      	mov	r0, r3
 80093c0:	3714      	adds	r7, #20
 80093c2:	46bd      	mov	sp, r7
 80093c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c8:	4770      	bx	lr
 80093ca:	bf00      	nop
 80093cc:	40010000 	.word	0x40010000
 80093d0:	40000400 	.word	0x40000400
 80093d4:	40000800 	.word	0x40000800
 80093d8:	40000c00 	.word	0x40000c00
 80093dc:	40010400 	.word	0x40010400
 80093e0:	40014000 	.word	0x40014000
 80093e4:	40001800 	.word	0x40001800

080093e8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80093e8:	b480      	push	{r7}
 80093ea:	b083      	sub	sp, #12
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	68da      	ldr	r2, [r3, #12]
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	f022 0201 	bic.w	r2, r2, #1
 80093fe:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	6a1a      	ldr	r2, [r3, #32]
 8009406:	f241 1311 	movw	r3, #4369	; 0x1111
 800940a:	4013      	ands	r3, r2
 800940c:	2b00      	cmp	r3, #0
 800940e:	d10f      	bne.n	8009430 <HAL_TIM_Base_Stop_IT+0x48>
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	6a1a      	ldr	r2, [r3, #32]
 8009416:	f240 4344 	movw	r3, #1092	; 0x444
 800941a:	4013      	ands	r3, r2
 800941c:	2b00      	cmp	r3, #0
 800941e:	d107      	bne.n	8009430 <HAL_TIM_Base_Stop_IT+0x48>
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	681a      	ldr	r2, [r3, #0]
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	f022 0201 	bic.w	r2, r2, #1
 800942e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	2201      	movs	r2, #1
 8009434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8009438:	2300      	movs	r3, #0
}
 800943a:	4618      	mov	r0, r3
 800943c:	370c      	adds	r7, #12
 800943e:	46bd      	mov	sp, r7
 8009440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009444:	4770      	bx	lr

08009446 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009446:	b580      	push	{r7, lr}
 8009448:	b082      	sub	sp, #8
 800944a:	af00      	add	r7, sp, #0
 800944c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d101      	bne.n	8009458 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009454:	2301      	movs	r3, #1
 8009456:	e041      	b.n	80094dc <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800945e:	b2db      	uxtb	r3, r3
 8009460:	2b00      	cmp	r3, #0
 8009462:	d106      	bne.n	8009472 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2200      	movs	r2, #0
 8009468:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800946c:	6878      	ldr	r0, [r7, #4]
 800946e:	f7fb fa47 	bl	8004900 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	2202      	movs	r2, #2
 8009476:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681a      	ldr	r2, [r3, #0]
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	3304      	adds	r3, #4
 8009482:	4619      	mov	r1, r3
 8009484:	4610      	mov	r0, r2
 8009486:	f000 fd21 	bl	8009ecc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	2201      	movs	r2, #1
 800948e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	2201      	movs	r2, #1
 8009496:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	2201      	movs	r2, #1
 800949e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	2201      	movs	r2, #1
 80094a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	2201      	movs	r2, #1
 80094ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	2201      	movs	r2, #1
 80094b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	2201      	movs	r2, #1
 80094be:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	2201      	movs	r2, #1
 80094c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	2201      	movs	r2, #1
 80094ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	2201      	movs	r2, #1
 80094d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80094da:	2300      	movs	r3, #0
}
 80094dc:	4618      	mov	r0, r3
 80094de:	3708      	adds	r7, #8
 80094e0:	46bd      	mov	sp, r7
 80094e2:	bd80      	pop	{r7, pc}

080094e4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80094e4:	b580      	push	{r7, lr}
 80094e6:	b084      	sub	sp, #16
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	6078      	str	r0, [r7, #4]
 80094ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80094ee:	683b      	ldr	r3, [r7, #0]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d109      	bne.n	8009508 <HAL_TIM_PWM_Start+0x24>
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80094fa:	b2db      	uxtb	r3, r3
 80094fc:	2b01      	cmp	r3, #1
 80094fe:	bf14      	ite	ne
 8009500:	2301      	movne	r3, #1
 8009502:	2300      	moveq	r3, #0
 8009504:	b2db      	uxtb	r3, r3
 8009506:	e022      	b.n	800954e <HAL_TIM_PWM_Start+0x6a>
 8009508:	683b      	ldr	r3, [r7, #0]
 800950a:	2b04      	cmp	r3, #4
 800950c:	d109      	bne.n	8009522 <HAL_TIM_PWM_Start+0x3e>
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009514:	b2db      	uxtb	r3, r3
 8009516:	2b01      	cmp	r3, #1
 8009518:	bf14      	ite	ne
 800951a:	2301      	movne	r3, #1
 800951c:	2300      	moveq	r3, #0
 800951e:	b2db      	uxtb	r3, r3
 8009520:	e015      	b.n	800954e <HAL_TIM_PWM_Start+0x6a>
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	2b08      	cmp	r3, #8
 8009526:	d109      	bne.n	800953c <HAL_TIM_PWM_Start+0x58>
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800952e:	b2db      	uxtb	r3, r3
 8009530:	2b01      	cmp	r3, #1
 8009532:	bf14      	ite	ne
 8009534:	2301      	movne	r3, #1
 8009536:	2300      	moveq	r3, #0
 8009538:	b2db      	uxtb	r3, r3
 800953a:	e008      	b.n	800954e <HAL_TIM_PWM_Start+0x6a>
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009542:	b2db      	uxtb	r3, r3
 8009544:	2b01      	cmp	r3, #1
 8009546:	bf14      	ite	ne
 8009548:	2301      	movne	r3, #1
 800954a:	2300      	moveq	r3, #0
 800954c:	b2db      	uxtb	r3, r3
 800954e:	2b00      	cmp	r3, #0
 8009550:	d001      	beq.n	8009556 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8009552:	2301      	movs	r3, #1
 8009554:	e07c      	b.n	8009650 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009556:	683b      	ldr	r3, [r7, #0]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d104      	bne.n	8009566 <HAL_TIM_PWM_Start+0x82>
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	2202      	movs	r2, #2
 8009560:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009564:	e013      	b.n	800958e <HAL_TIM_PWM_Start+0xaa>
 8009566:	683b      	ldr	r3, [r7, #0]
 8009568:	2b04      	cmp	r3, #4
 800956a:	d104      	bne.n	8009576 <HAL_TIM_PWM_Start+0x92>
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2202      	movs	r2, #2
 8009570:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009574:	e00b      	b.n	800958e <HAL_TIM_PWM_Start+0xaa>
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	2b08      	cmp	r3, #8
 800957a:	d104      	bne.n	8009586 <HAL_TIM_PWM_Start+0xa2>
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2202      	movs	r2, #2
 8009580:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009584:	e003      	b.n	800958e <HAL_TIM_PWM_Start+0xaa>
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	2202      	movs	r2, #2
 800958a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	2201      	movs	r2, #1
 8009594:	6839      	ldr	r1, [r7, #0]
 8009596:	4618      	mov	r0, r3
 8009598:	f000 fee8 	bl	800a36c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	4a2d      	ldr	r2, [pc, #180]	; (8009658 <HAL_TIM_PWM_Start+0x174>)
 80095a2:	4293      	cmp	r3, r2
 80095a4:	d004      	beq.n	80095b0 <HAL_TIM_PWM_Start+0xcc>
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	4a2c      	ldr	r2, [pc, #176]	; (800965c <HAL_TIM_PWM_Start+0x178>)
 80095ac:	4293      	cmp	r3, r2
 80095ae:	d101      	bne.n	80095b4 <HAL_TIM_PWM_Start+0xd0>
 80095b0:	2301      	movs	r3, #1
 80095b2:	e000      	b.n	80095b6 <HAL_TIM_PWM_Start+0xd2>
 80095b4:	2300      	movs	r3, #0
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d007      	beq.n	80095ca <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80095c8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	4a22      	ldr	r2, [pc, #136]	; (8009658 <HAL_TIM_PWM_Start+0x174>)
 80095d0:	4293      	cmp	r3, r2
 80095d2:	d022      	beq.n	800961a <HAL_TIM_PWM_Start+0x136>
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80095dc:	d01d      	beq.n	800961a <HAL_TIM_PWM_Start+0x136>
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	4a1f      	ldr	r2, [pc, #124]	; (8009660 <HAL_TIM_PWM_Start+0x17c>)
 80095e4:	4293      	cmp	r3, r2
 80095e6:	d018      	beq.n	800961a <HAL_TIM_PWM_Start+0x136>
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	4a1d      	ldr	r2, [pc, #116]	; (8009664 <HAL_TIM_PWM_Start+0x180>)
 80095ee:	4293      	cmp	r3, r2
 80095f0:	d013      	beq.n	800961a <HAL_TIM_PWM_Start+0x136>
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	4a1c      	ldr	r2, [pc, #112]	; (8009668 <HAL_TIM_PWM_Start+0x184>)
 80095f8:	4293      	cmp	r3, r2
 80095fa:	d00e      	beq.n	800961a <HAL_TIM_PWM_Start+0x136>
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	4a16      	ldr	r2, [pc, #88]	; (800965c <HAL_TIM_PWM_Start+0x178>)
 8009602:	4293      	cmp	r3, r2
 8009604:	d009      	beq.n	800961a <HAL_TIM_PWM_Start+0x136>
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	4a18      	ldr	r2, [pc, #96]	; (800966c <HAL_TIM_PWM_Start+0x188>)
 800960c:	4293      	cmp	r3, r2
 800960e:	d004      	beq.n	800961a <HAL_TIM_PWM_Start+0x136>
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	4a16      	ldr	r2, [pc, #88]	; (8009670 <HAL_TIM_PWM_Start+0x18c>)
 8009616:	4293      	cmp	r3, r2
 8009618:	d111      	bne.n	800963e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	689b      	ldr	r3, [r3, #8]
 8009620:	f003 0307 	and.w	r3, r3, #7
 8009624:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	2b06      	cmp	r3, #6
 800962a:	d010      	beq.n	800964e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	681a      	ldr	r2, [r3, #0]
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	f042 0201 	orr.w	r2, r2, #1
 800963a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800963c:	e007      	b.n	800964e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	681a      	ldr	r2, [r3, #0]
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	f042 0201 	orr.w	r2, r2, #1
 800964c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800964e:	2300      	movs	r3, #0
}
 8009650:	4618      	mov	r0, r3
 8009652:	3710      	adds	r7, #16
 8009654:	46bd      	mov	sp, r7
 8009656:	bd80      	pop	{r7, pc}
 8009658:	40010000 	.word	0x40010000
 800965c:	40010400 	.word	0x40010400
 8009660:	40000400 	.word	0x40000400
 8009664:	40000800 	.word	0x40000800
 8009668:	40000c00 	.word	0x40000c00
 800966c:	40014000 	.word	0x40014000
 8009670:	40001800 	.word	0x40001800

08009674 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b082      	sub	sp, #8
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
 800967c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	2200      	movs	r2, #0
 8009684:	6839      	ldr	r1, [r7, #0]
 8009686:	4618      	mov	r0, r3
 8009688:	f000 fe70 	bl	800a36c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	4a2e      	ldr	r2, [pc, #184]	; (800974c <HAL_TIM_PWM_Stop+0xd8>)
 8009692:	4293      	cmp	r3, r2
 8009694:	d004      	beq.n	80096a0 <HAL_TIM_PWM_Stop+0x2c>
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	4a2d      	ldr	r2, [pc, #180]	; (8009750 <HAL_TIM_PWM_Stop+0xdc>)
 800969c:	4293      	cmp	r3, r2
 800969e:	d101      	bne.n	80096a4 <HAL_TIM_PWM_Stop+0x30>
 80096a0:	2301      	movs	r3, #1
 80096a2:	e000      	b.n	80096a6 <HAL_TIM_PWM_Stop+0x32>
 80096a4:	2300      	movs	r3, #0
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d017      	beq.n	80096da <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	6a1a      	ldr	r2, [r3, #32]
 80096b0:	f241 1311 	movw	r3, #4369	; 0x1111
 80096b4:	4013      	ands	r3, r2
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d10f      	bne.n	80096da <HAL_TIM_PWM_Stop+0x66>
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	6a1a      	ldr	r2, [r3, #32]
 80096c0:	f240 4344 	movw	r3, #1092	; 0x444
 80096c4:	4013      	ands	r3, r2
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d107      	bne.n	80096da <HAL_TIM_PWM_Stop+0x66>
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80096d8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	6a1a      	ldr	r2, [r3, #32]
 80096e0:	f241 1311 	movw	r3, #4369	; 0x1111
 80096e4:	4013      	ands	r3, r2
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d10f      	bne.n	800970a <HAL_TIM_PWM_Stop+0x96>
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	6a1a      	ldr	r2, [r3, #32]
 80096f0:	f240 4344 	movw	r3, #1092	; 0x444
 80096f4:	4013      	ands	r3, r2
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d107      	bne.n	800970a <HAL_TIM_PWM_Stop+0x96>
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	681a      	ldr	r2, [r3, #0]
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	f022 0201 	bic.w	r2, r2, #1
 8009708:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800970a:	683b      	ldr	r3, [r7, #0]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d104      	bne.n	800971a <HAL_TIM_PWM_Stop+0xa6>
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	2201      	movs	r2, #1
 8009714:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009718:	e013      	b.n	8009742 <HAL_TIM_PWM_Stop+0xce>
 800971a:	683b      	ldr	r3, [r7, #0]
 800971c:	2b04      	cmp	r3, #4
 800971e:	d104      	bne.n	800972a <HAL_TIM_PWM_Stop+0xb6>
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	2201      	movs	r2, #1
 8009724:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009728:	e00b      	b.n	8009742 <HAL_TIM_PWM_Stop+0xce>
 800972a:	683b      	ldr	r3, [r7, #0]
 800972c:	2b08      	cmp	r3, #8
 800972e:	d104      	bne.n	800973a <HAL_TIM_PWM_Stop+0xc6>
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	2201      	movs	r2, #1
 8009734:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009738:	e003      	b.n	8009742 <HAL_TIM_PWM_Stop+0xce>
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	2201      	movs	r2, #1
 800973e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8009742:	2300      	movs	r3, #0
}
 8009744:	4618      	mov	r0, r3
 8009746:	3708      	adds	r7, #8
 8009748:	46bd      	mov	sp, r7
 800974a:	bd80      	pop	{r7, pc}
 800974c:	40010000 	.word	0x40010000
 8009750:	40010400 	.word	0x40010400

08009754 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8009754:	b580      	push	{r7, lr}
 8009756:	b086      	sub	sp, #24
 8009758:	af00      	add	r7, sp, #0
 800975a:	6078      	str	r0, [r7, #4]
 800975c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	2b00      	cmp	r3, #0
 8009762:	d101      	bne.n	8009768 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009764:	2301      	movs	r3, #1
 8009766:	e097      	b.n	8009898 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800976e:	b2db      	uxtb	r3, r3
 8009770:	2b00      	cmp	r3, #0
 8009772:	d106      	bne.n	8009782 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	2200      	movs	r2, #0
 8009778:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800977c:	6878      	ldr	r0, [r7, #4]
 800977e:	f7fb f829 	bl	80047d4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2202      	movs	r2, #2
 8009786:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	689b      	ldr	r3, [r3, #8]
 8009790:	687a      	ldr	r2, [r7, #4]
 8009792:	6812      	ldr	r2, [r2, #0]
 8009794:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009798:	f023 0307 	bic.w	r3, r3, #7
 800979c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681a      	ldr	r2, [r3, #0]
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	3304      	adds	r3, #4
 80097a6:	4619      	mov	r1, r3
 80097a8:	4610      	mov	r0, r2
 80097aa:	f000 fb8f 	bl	8009ecc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	689b      	ldr	r3, [r3, #8]
 80097b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	699b      	ldr	r3, [r3, #24]
 80097bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	6a1b      	ldr	r3, [r3, #32]
 80097c4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	697a      	ldr	r2, [r7, #20]
 80097cc:	4313      	orrs	r3, r2
 80097ce:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80097d0:	693b      	ldr	r3, [r7, #16]
 80097d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80097d6:	f023 0303 	bic.w	r3, r3, #3
 80097da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80097dc:	683b      	ldr	r3, [r7, #0]
 80097de:	689a      	ldr	r2, [r3, #8]
 80097e0:	683b      	ldr	r3, [r7, #0]
 80097e2:	699b      	ldr	r3, [r3, #24]
 80097e4:	021b      	lsls	r3, r3, #8
 80097e6:	4313      	orrs	r3, r2
 80097e8:	693a      	ldr	r2, [r7, #16]
 80097ea:	4313      	orrs	r3, r2
 80097ec:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80097ee:	693b      	ldr	r3, [r7, #16]
 80097f0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80097f4:	f023 030c 	bic.w	r3, r3, #12
 80097f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80097fa:	693b      	ldr	r3, [r7, #16]
 80097fc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009800:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009804:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009806:	683b      	ldr	r3, [r7, #0]
 8009808:	68da      	ldr	r2, [r3, #12]
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	69db      	ldr	r3, [r3, #28]
 800980e:	021b      	lsls	r3, r3, #8
 8009810:	4313      	orrs	r3, r2
 8009812:	693a      	ldr	r2, [r7, #16]
 8009814:	4313      	orrs	r3, r2
 8009816:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009818:	683b      	ldr	r3, [r7, #0]
 800981a:	691b      	ldr	r3, [r3, #16]
 800981c:	011a      	lsls	r2, r3, #4
 800981e:	683b      	ldr	r3, [r7, #0]
 8009820:	6a1b      	ldr	r3, [r3, #32]
 8009822:	031b      	lsls	r3, r3, #12
 8009824:	4313      	orrs	r3, r2
 8009826:	693a      	ldr	r2, [r7, #16]
 8009828:	4313      	orrs	r3, r2
 800982a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8009832:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800983a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800983c:	683b      	ldr	r3, [r7, #0]
 800983e:	685a      	ldr	r2, [r3, #4]
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	695b      	ldr	r3, [r3, #20]
 8009844:	011b      	lsls	r3, r3, #4
 8009846:	4313      	orrs	r3, r2
 8009848:	68fa      	ldr	r2, [r7, #12]
 800984a:	4313      	orrs	r3, r2
 800984c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	697a      	ldr	r2, [r7, #20]
 8009854:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	693a      	ldr	r2, [r7, #16]
 800985c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	68fa      	ldr	r2, [r7, #12]
 8009864:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	2201      	movs	r2, #1
 800986a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	2201      	movs	r2, #1
 8009872:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	2201      	movs	r2, #1
 800987a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	2201      	movs	r2, #1
 8009882:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2201      	movs	r2, #1
 800988a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	2201      	movs	r2, #1
 8009892:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009896:	2300      	movs	r3, #0
}
 8009898:	4618      	mov	r0, r3
 800989a:	3718      	adds	r7, #24
 800989c:	46bd      	mov	sp, r7
 800989e:	bd80      	pop	{r7, pc}

080098a0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b084      	sub	sp, #16
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
 80098a8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80098b0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80098b8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80098c0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80098c8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d110      	bne.n	80098f2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80098d0:	7bfb      	ldrb	r3, [r7, #15]
 80098d2:	2b01      	cmp	r3, #1
 80098d4:	d102      	bne.n	80098dc <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80098d6:	7b7b      	ldrb	r3, [r7, #13]
 80098d8:	2b01      	cmp	r3, #1
 80098da:	d001      	beq.n	80098e0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80098dc:	2301      	movs	r3, #1
 80098de:	e068      	b.n	80099b2 <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	2202      	movs	r2, #2
 80098e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	2202      	movs	r2, #2
 80098ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80098f0:	e031      	b.n	8009956 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80098f2:	683b      	ldr	r3, [r7, #0]
 80098f4:	2b04      	cmp	r3, #4
 80098f6:	d110      	bne.n	800991a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80098f8:	7bbb      	ldrb	r3, [r7, #14]
 80098fa:	2b01      	cmp	r3, #1
 80098fc:	d102      	bne.n	8009904 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80098fe:	7b3b      	ldrb	r3, [r7, #12]
 8009900:	2b01      	cmp	r3, #1
 8009902:	d001      	beq.n	8009908 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8009904:	2301      	movs	r3, #1
 8009906:	e054      	b.n	80099b2 <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	2202      	movs	r2, #2
 800990c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	2202      	movs	r2, #2
 8009914:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009918:	e01d      	b.n	8009956 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800991a:	7bfb      	ldrb	r3, [r7, #15]
 800991c:	2b01      	cmp	r3, #1
 800991e:	d108      	bne.n	8009932 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009920:	7bbb      	ldrb	r3, [r7, #14]
 8009922:	2b01      	cmp	r3, #1
 8009924:	d105      	bne.n	8009932 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009926:	7b7b      	ldrb	r3, [r7, #13]
 8009928:	2b01      	cmp	r3, #1
 800992a:	d102      	bne.n	8009932 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800992c:	7b3b      	ldrb	r3, [r7, #12]
 800992e:	2b01      	cmp	r3, #1
 8009930:	d001      	beq.n	8009936 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8009932:	2301      	movs	r3, #1
 8009934:	e03d      	b.n	80099b2 <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	2202      	movs	r2, #2
 800993a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	2202      	movs	r2, #2
 8009942:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	2202      	movs	r2, #2
 800994a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	2202      	movs	r2, #2
 8009952:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8009956:	683b      	ldr	r3, [r7, #0]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d002      	beq.n	8009962 <HAL_TIM_Encoder_Start+0xc2>
 800995c:	2b04      	cmp	r3, #4
 800995e:	d008      	beq.n	8009972 <HAL_TIM_Encoder_Start+0xd2>
 8009960:	e00f      	b.n	8009982 <HAL_TIM_Encoder_Start+0xe2>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	2201      	movs	r2, #1
 8009968:	2100      	movs	r1, #0
 800996a:	4618      	mov	r0, r3
 800996c:	f000 fcfe 	bl	800a36c <TIM_CCxChannelCmd>
      break;
 8009970:	e016      	b.n	80099a0 <HAL_TIM_Encoder_Start+0x100>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	2201      	movs	r2, #1
 8009978:	2104      	movs	r1, #4
 800997a:	4618      	mov	r0, r3
 800997c:	f000 fcf6 	bl	800a36c <TIM_CCxChannelCmd>
      break;
 8009980:	e00e      	b.n	80099a0 <HAL_TIM_Encoder_Start+0x100>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	2201      	movs	r2, #1
 8009988:	2100      	movs	r1, #0
 800998a:	4618      	mov	r0, r3
 800998c:	f000 fcee 	bl	800a36c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	2201      	movs	r2, #1
 8009996:	2104      	movs	r1, #4
 8009998:	4618      	mov	r0, r3
 800999a:	f000 fce7 	bl	800a36c <TIM_CCxChannelCmd>
      break;
 800999e:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	681a      	ldr	r2, [r3, #0]
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	f042 0201 	orr.w	r2, r2, #1
 80099ae:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80099b0:	2300      	movs	r3, #0
}
 80099b2:	4618      	mov	r0, r3
 80099b4:	3710      	adds	r7, #16
 80099b6:	46bd      	mov	sp, r7
 80099b8:	bd80      	pop	{r7, pc}

080099ba <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80099ba:	b580      	push	{r7, lr}
 80099bc:	b082      	sub	sp, #8
 80099be:	af00      	add	r7, sp, #0
 80099c0:	6078      	str	r0, [r7, #4]
 80099c2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 80099c4:	683b      	ldr	r3, [r7, #0]
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d002      	beq.n	80099d0 <HAL_TIM_Encoder_Stop+0x16>
 80099ca:	2b04      	cmp	r3, #4
 80099cc:	d008      	beq.n	80099e0 <HAL_TIM_Encoder_Stop+0x26>
 80099ce:	e00f      	b.n	80099f0 <HAL_TIM_Encoder_Stop+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	2200      	movs	r2, #0
 80099d6:	2100      	movs	r1, #0
 80099d8:	4618      	mov	r0, r3
 80099da:	f000 fcc7 	bl	800a36c <TIM_CCxChannelCmd>
      break;
 80099de:	e016      	b.n	8009a0e <HAL_TIM_Encoder_Stop+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	2200      	movs	r2, #0
 80099e6:	2104      	movs	r1, #4
 80099e8:	4618      	mov	r0, r3
 80099ea:	f000 fcbf 	bl	800a36c <TIM_CCxChannelCmd>
      break;
 80099ee:	e00e      	b.n	8009a0e <HAL_TIM_Encoder_Stop+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	2200      	movs	r2, #0
 80099f6:	2100      	movs	r1, #0
 80099f8:	4618      	mov	r0, r3
 80099fa:	f000 fcb7 	bl	800a36c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	2200      	movs	r2, #0
 8009a04:	2104      	movs	r1, #4
 8009a06:	4618      	mov	r0, r3
 8009a08:	f000 fcb0 	bl	800a36c <TIM_CCxChannelCmd>
      break;
 8009a0c:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	6a1a      	ldr	r2, [r3, #32]
 8009a14:	f241 1311 	movw	r3, #4369	; 0x1111
 8009a18:	4013      	ands	r3, r2
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d10f      	bne.n	8009a3e <HAL_TIM_Encoder_Stop+0x84>
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	6a1a      	ldr	r2, [r3, #32]
 8009a24:	f240 4344 	movw	r3, #1092	; 0x444
 8009a28:	4013      	ands	r3, r2
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d107      	bne.n	8009a3e <HAL_TIM_Encoder_Stop+0x84>
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	681a      	ldr	r2, [r3, #0]
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	f022 0201 	bic.w	r2, r2, #1
 8009a3c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel(s) state */
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 8009a3e:	683b      	ldr	r3, [r7, #0]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d002      	beq.n	8009a4a <HAL_TIM_Encoder_Stop+0x90>
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	2b04      	cmp	r3, #4
 8009a48:	d138      	bne.n	8009abc <HAL_TIM_Encoder_Stop+0x102>
  {
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009a4a:	683b      	ldr	r3, [r7, #0]
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d104      	bne.n	8009a5a <HAL_TIM_Encoder_Stop+0xa0>
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	2201      	movs	r2, #1
 8009a54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009a58:	e013      	b.n	8009a82 <HAL_TIM_Encoder_Stop+0xc8>
 8009a5a:	683b      	ldr	r3, [r7, #0]
 8009a5c:	2b04      	cmp	r3, #4
 8009a5e:	d104      	bne.n	8009a6a <HAL_TIM_Encoder_Stop+0xb0>
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	2201      	movs	r2, #1
 8009a64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009a68:	e00b      	b.n	8009a82 <HAL_TIM_Encoder_Stop+0xc8>
 8009a6a:	683b      	ldr	r3, [r7, #0]
 8009a6c:	2b08      	cmp	r3, #8
 8009a6e:	d104      	bne.n	8009a7a <HAL_TIM_Encoder_Stop+0xc0>
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	2201      	movs	r2, #1
 8009a74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009a78:	e003      	b.n	8009a82 <HAL_TIM_Encoder_Stop+0xc8>
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	2201      	movs	r2, #1
 8009a7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009a82:	683b      	ldr	r3, [r7, #0]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d104      	bne.n	8009a92 <HAL_TIM_Encoder_Stop+0xd8>
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	2201      	movs	r2, #1
 8009a8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009a90:	e024      	b.n	8009adc <HAL_TIM_Encoder_Stop+0x122>
 8009a92:	683b      	ldr	r3, [r7, #0]
 8009a94:	2b04      	cmp	r3, #4
 8009a96:	d104      	bne.n	8009aa2 <HAL_TIM_Encoder_Stop+0xe8>
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	2201      	movs	r2, #1
 8009a9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009aa0:	e01c      	b.n	8009adc <HAL_TIM_Encoder_Stop+0x122>
 8009aa2:	683b      	ldr	r3, [r7, #0]
 8009aa4:	2b08      	cmp	r3, #8
 8009aa6:	d104      	bne.n	8009ab2 <HAL_TIM_Encoder_Stop+0xf8>
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2201      	movs	r2, #1
 8009aac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009ab0:	e014      	b.n	8009adc <HAL_TIM_Encoder_Stop+0x122>
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	2201      	movs	r2, #1
 8009ab6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009aba:	e00f      	b.n	8009adc <HAL_TIM_Encoder_Stop+0x122>
  }
  else
  {
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2201      	movs	r2, #1
 8009ac0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2201      	movs	r2, #1
 8009ac8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2201      	movs	r2, #1
 8009ad0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	2201      	movs	r2, #1
 8009ad8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  }

  /* Return function status */
  return HAL_OK;
 8009adc:	2300      	movs	r3, #0
}
 8009ade:	4618      	mov	r0, r3
 8009ae0:	3708      	adds	r7, #8
 8009ae2:	46bd      	mov	sp, r7
 8009ae4:	bd80      	pop	{r7, pc}

08009ae6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009ae6:	b580      	push	{r7, lr}
 8009ae8:	b082      	sub	sp, #8
 8009aea:	af00      	add	r7, sp, #0
 8009aec:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	691b      	ldr	r3, [r3, #16]
 8009af4:	f003 0302 	and.w	r3, r3, #2
 8009af8:	2b02      	cmp	r3, #2
 8009afa:	d122      	bne.n	8009b42 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	68db      	ldr	r3, [r3, #12]
 8009b02:	f003 0302 	and.w	r3, r3, #2
 8009b06:	2b02      	cmp	r3, #2
 8009b08:	d11b      	bne.n	8009b42 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	f06f 0202 	mvn.w	r2, #2
 8009b12:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	2201      	movs	r2, #1
 8009b18:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	699b      	ldr	r3, [r3, #24]
 8009b20:	f003 0303 	and.w	r3, r3, #3
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d003      	beq.n	8009b30 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009b28:	6878      	ldr	r0, [r7, #4]
 8009b2a:	f000 f9b1 	bl	8009e90 <HAL_TIM_IC_CaptureCallback>
 8009b2e:	e005      	b.n	8009b3c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009b30:	6878      	ldr	r0, [r7, #4]
 8009b32:	f000 f9a3 	bl	8009e7c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009b36:	6878      	ldr	r0, [r7, #4]
 8009b38:	f000 f9b4 	bl	8009ea4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	2200      	movs	r2, #0
 8009b40:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	691b      	ldr	r3, [r3, #16]
 8009b48:	f003 0304 	and.w	r3, r3, #4
 8009b4c:	2b04      	cmp	r3, #4
 8009b4e:	d122      	bne.n	8009b96 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	68db      	ldr	r3, [r3, #12]
 8009b56:	f003 0304 	and.w	r3, r3, #4
 8009b5a:	2b04      	cmp	r3, #4
 8009b5c:	d11b      	bne.n	8009b96 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	f06f 0204 	mvn.w	r2, #4
 8009b66:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	2202      	movs	r2, #2
 8009b6c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	699b      	ldr	r3, [r3, #24]
 8009b74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d003      	beq.n	8009b84 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009b7c:	6878      	ldr	r0, [r7, #4]
 8009b7e:	f000 f987 	bl	8009e90 <HAL_TIM_IC_CaptureCallback>
 8009b82:	e005      	b.n	8009b90 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009b84:	6878      	ldr	r0, [r7, #4]
 8009b86:	f000 f979 	bl	8009e7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009b8a:	6878      	ldr	r0, [r7, #4]
 8009b8c:	f000 f98a 	bl	8009ea4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	2200      	movs	r2, #0
 8009b94:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	691b      	ldr	r3, [r3, #16]
 8009b9c:	f003 0308 	and.w	r3, r3, #8
 8009ba0:	2b08      	cmp	r3, #8
 8009ba2:	d122      	bne.n	8009bea <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	68db      	ldr	r3, [r3, #12]
 8009baa:	f003 0308 	and.w	r3, r3, #8
 8009bae:	2b08      	cmp	r3, #8
 8009bb0:	d11b      	bne.n	8009bea <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	f06f 0208 	mvn.w	r2, #8
 8009bba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	2204      	movs	r2, #4
 8009bc0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	69db      	ldr	r3, [r3, #28]
 8009bc8:	f003 0303 	and.w	r3, r3, #3
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d003      	beq.n	8009bd8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009bd0:	6878      	ldr	r0, [r7, #4]
 8009bd2:	f000 f95d 	bl	8009e90 <HAL_TIM_IC_CaptureCallback>
 8009bd6:	e005      	b.n	8009be4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009bd8:	6878      	ldr	r0, [r7, #4]
 8009bda:	f000 f94f 	bl	8009e7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009bde:	6878      	ldr	r0, [r7, #4]
 8009be0:	f000 f960 	bl	8009ea4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	2200      	movs	r2, #0
 8009be8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	691b      	ldr	r3, [r3, #16]
 8009bf0:	f003 0310 	and.w	r3, r3, #16
 8009bf4:	2b10      	cmp	r3, #16
 8009bf6:	d122      	bne.n	8009c3e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	68db      	ldr	r3, [r3, #12]
 8009bfe:	f003 0310 	and.w	r3, r3, #16
 8009c02:	2b10      	cmp	r3, #16
 8009c04:	d11b      	bne.n	8009c3e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	f06f 0210 	mvn.w	r2, #16
 8009c0e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	2208      	movs	r2, #8
 8009c14:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	69db      	ldr	r3, [r3, #28]
 8009c1c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d003      	beq.n	8009c2c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009c24:	6878      	ldr	r0, [r7, #4]
 8009c26:	f000 f933 	bl	8009e90 <HAL_TIM_IC_CaptureCallback>
 8009c2a:	e005      	b.n	8009c38 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c2c:	6878      	ldr	r0, [r7, #4]
 8009c2e:	f000 f925 	bl	8009e7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c32:	6878      	ldr	r0, [r7, #4]
 8009c34:	f000 f936 	bl	8009ea4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	691b      	ldr	r3, [r3, #16]
 8009c44:	f003 0301 	and.w	r3, r3, #1
 8009c48:	2b01      	cmp	r3, #1
 8009c4a:	d10e      	bne.n	8009c6a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	68db      	ldr	r3, [r3, #12]
 8009c52:	f003 0301 	and.w	r3, r3, #1
 8009c56:	2b01      	cmp	r3, #1
 8009c58:	d107      	bne.n	8009c6a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	f06f 0201 	mvn.w	r2, #1
 8009c62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009c64:	6878      	ldr	r0, [r7, #4]
 8009c66:	f7f9 f9b9 	bl	8002fdc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	691b      	ldr	r3, [r3, #16]
 8009c70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c74:	2b80      	cmp	r3, #128	; 0x80
 8009c76:	d10e      	bne.n	8009c96 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	68db      	ldr	r3, [r3, #12]
 8009c7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c82:	2b80      	cmp	r3, #128	; 0x80
 8009c84:	d107      	bne.n	8009c96 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009c8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009c90:	6878      	ldr	r0, [r7, #4]
 8009c92:	f000 fc17 	bl	800a4c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	691b      	ldr	r3, [r3, #16]
 8009c9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ca0:	2b40      	cmp	r3, #64	; 0x40
 8009ca2:	d10e      	bne.n	8009cc2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	68db      	ldr	r3, [r3, #12]
 8009caa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cae:	2b40      	cmp	r3, #64	; 0x40
 8009cb0:	d107      	bne.n	8009cc2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009cba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009cbc:	6878      	ldr	r0, [r7, #4]
 8009cbe:	f000 f8fb 	bl	8009eb8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	691b      	ldr	r3, [r3, #16]
 8009cc8:	f003 0320 	and.w	r3, r3, #32
 8009ccc:	2b20      	cmp	r3, #32
 8009cce:	d10e      	bne.n	8009cee <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	68db      	ldr	r3, [r3, #12]
 8009cd6:	f003 0320 	and.w	r3, r3, #32
 8009cda:	2b20      	cmp	r3, #32
 8009cdc:	d107      	bne.n	8009cee <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	f06f 0220 	mvn.w	r2, #32
 8009ce6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009ce8:	6878      	ldr	r0, [r7, #4]
 8009cea:	f000 fbe1 	bl	800a4b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009cee:	bf00      	nop
 8009cf0:	3708      	adds	r7, #8
 8009cf2:	46bd      	mov	sp, r7
 8009cf4:	bd80      	pop	{r7, pc}
	...

08009cf8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	b086      	sub	sp, #24
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	60f8      	str	r0, [r7, #12]
 8009d00:	60b9      	str	r1, [r7, #8]
 8009d02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009d04:	2300      	movs	r3, #0
 8009d06:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009d0e:	2b01      	cmp	r3, #1
 8009d10:	d101      	bne.n	8009d16 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009d12:	2302      	movs	r3, #2
 8009d14:	e0ae      	b.n	8009e74 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	2201      	movs	r2, #1
 8009d1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	2b0c      	cmp	r3, #12
 8009d22:	f200 809f 	bhi.w	8009e64 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8009d26:	a201      	add	r2, pc, #4	; (adr r2, 8009d2c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d2c:	08009d61 	.word	0x08009d61
 8009d30:	08009e65 	.word	0x08009e65
 8009d34:	08009e65 	.word	0x08009e65
 8009d38:	08009e65 	.word	0x08009e65
 8009d3c:	08009da1 	.word	0x08009da1
 8009d40:	08009e65 	.word	0x08009e65
 8009d44:	08009e65 	.word	0x08009e65
 8009d48:	08009e65 	.word	0x08009e65
 8009d4c:	08009de3 	.word	0x08009de3
 8009d50:	08009e65 	.word	0x08009e65
 8009d54:	08009e65 	.word	0x08009e65
 8009d58:	08009e65 	.word	0x08009e65
 8009d5c:	08009e23 	.word	0x08009e23
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	68b9      	ldr	r1, [r7, #8]
 8009d66:	4618      	mov	r0, r3
 8009d68:	f000 f950 	bl	800a00c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	699a      	ldr	r2, [r3, #24]
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	f042 0208 	orr.w	r2, r2, #8
 8009d7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	699a      	ldr	r2, [r3, #24]
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	f022 0204 	bic.w	r2, r2, #4
 8009d8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	6999      	ldr	r1, [r3, #24]
 8009d92:	68bb      	ldr	r3, [r7, #8]
 8009d94:	691a      	ldr	r2, [r3, #16]
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	430a      	orrs	r2, r1
 8009d9c:	619a      	str	r2, [r3, #24]
      break;
 8009d9e:	e064      	b.n	8009e6a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	68b9      	ldr	r1, [r7, #8]
 8009da6:	4618      	mov	r0, r3
 8009da8:	f000 f9a0 	bl	800a0ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	699a      	ldr	r2, [r3, #24]
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009dba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	699a      	ldr	r2, [r3, #24]
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009dca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	6999      	ldr	r1, [r3, #24]
 8009dd2:	68bb      	ldr	r3, [r7, #8]
 8009dd4:	691b      	ldr	r3, [r3, #16]
 8009dd6:	021a      	lsls	r2, r3, #8
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	430a      	orrs	r2, r1
 8009dde:	619a      	str	r2, [r3, #24]
      break;
 8009de0:	e043      	b.n	8009e6a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	68b9      	ldr	r1, [r7, #8]
 8009de8:	4618      	mov	r0, r3
 8009dea:	f000 f9f5 	bl	800a1d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	69da      	ldr	r2, [r3, #28]
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	f042 0208 	orr.w	r2, r2, #8
 8009dfc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	69da      	ldr	r2, [r3, #28]
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	f022 0204 	bic.w	r2, r2, #4
 8009e0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	69d9      	ldr	r1, [r3, #28]
 8009e14:	68bb      	ldr	r3, [r7, #8]
 8009e16:	691a      	ldr	r2, [r3, #16]
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	430a      	orrs	r2, r1
 8009e1e:	61da      	str	r2, [r3, #28]
      break;
 8009e20:	e023      	b.n	8009e6a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	68b9      	ldr	r1, [r7, #8]
 8009e28:	4618      	mov	r0, r3
 8009e2a:	f000 fa49 	bl	800a2c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	69da      	ldr	r2, [r3, #28]
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009e3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	69da      	ldr	r2, [r3, #28]
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009e4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	69d9      	ldr	r1, [r3, #28]
 8009e54:	68bb      	ldr	r3, [r7, #8]
 8009e56:	691b      	ldr	r3, [r3, #16]
 8009e58:	021a      	lsls	r2, r3, #8
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	430a      	orrs	r2, r1
 8009e60:	61da      	str	r2, [r3, #28]
      break;
 8009e62:	e002      	b.n	8009e6a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009e64:	2301      	movs	r3, #1
 8009e66:	75fb      	strb	r3, [r7, #23]
      break;
 8009e68:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	2200      	movs	r2, #0
 8009e6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009e72:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e74:	4618      	mov	r0, r3
 8009e76:	3718      	adds	r7, #24
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	bd80      	pop	{r7, pc}

08009e7c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009e7c:	b480      	push	{r7}
 8009e7e:	b083      	sub	sp, #12
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009e84:	bf00      	nop
 8009e86:	370c      	adds	r7, #12
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e8e:	4770      	bx	lr

08009e90 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009e90:	b480      	push	{r7}
 8009e92:	b083      	sub	sp, #12
 8009e94:	af00      	add	r7, sp, #0
 8009e96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009e98:	bf00      	nop
 8009e9a:	370c      	adds	r7, #12
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea2:	4770      	bx	lr

08009ea4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009ea4:	b480      	push	{r7}
 8009ea6:	b083      	sub	sp, #12
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009eac:	bf00      	nop
 8009eae:	370c      	adds	r7, #12
 8009eb0:	46bd      	mov	sp, r7
 8009eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb6:	4770      	bx	lr

08009eb8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009eb8:	b480      	push	{r7}
 8009eba:	b083      	sub	sp, #12
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009ec0:	bf00      	nop
 8009ec2:	370c      	adds	r7, #12
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eca:	4770      	bx	lr

08009ecc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009ecc:	b480      	push	{r7}
 8009ece:	b085      	sub	sp, #20
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	6078      	str	r0, [r7, #4]
 8009ed4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	4a40      	ldr	r2, [pc, #256]	; (8009fe0 <TIM_Base_SetConfig+0x114>)
 8009ee0:	4293      	cmp	r3, r2
 8009ee2:	d013      	beq.n	8009f0c <TIM_Base_SetConfig+0x40>
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009eea:	d00f      	beq.n	8009f0c <TIM_Base_SetConfig+0x40>
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	4a3d      	ldr	r2, [pc, #244]	; (8009fe4 <TIM_Base_SetConfig+0x118>)
 8009ef0:	4293      	cmp	r3, r2
 8009ef2:	d00b      	beq.n	8009f0c <TIM_Base_SetConfig+0x40>
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	4a3c      	ldr	r2, [pc, #240]	; (8009fe8 <TIM_Base_SetConfig+0x11c>)
 8009ef8:	4293      	cmp	r3, r2
 8009efa:	d007      	beq.n	8009f0c <TIM_Base_SetConfig+0x40>
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	4a3b      	ldr	r2, [pc, #236]	; (8009fec <TIM_Base_SetConfig+0x120>)
 8009f00:	4293      	cmp	r3, r2
 8009f02:	d003      	beq.n	8009f0c <TIM_Base_SetConfig+0x40>
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	4a3a      	ldr	r2, [pc, #232]	; (8009ff0 <TIM_Base_SetConfig+0x124>)
 8009f08:	4293      	cmp	r3, r2
 8009f0a:	d108      	bne.n	8009f1e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009f14:	683b      	ldr	r3, [r7, #0]
 8009f16:	685b      	ldr	r3, [r3, #4]
 8009f18:	68fa      	ldr	r2, [r7, #12]
 8009f1a:	4313      	orrs	r3, r2
 8009f1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	4a2f      	ldr	r2, [pc, #188]	; (8009fe0 <TIM_Base_SetConfig+0x114>)
 8009f22:	4293      	cmp	r3, r2
 8009f24:	d02b      	beq.n	8009f7e <TIM_Base_SetConfig+0xb2>
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009f2c:	d027      	beq.n	8009f7e <TIM_Base_SetConfig+0xb2>
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	4a2c      	ldr	r2, [pc, #176]	; (8009fe4 <TIM_Base_SetConfig+0x118>)
 8009f32:	4293      	cmp	r3, r2
 8009f34:	d023      	beq.n	8009f7e <TIM_Base_SetConfig+0xb2>
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	4a2b      	ldr	r2, [pc, #172]	; (8009fe8 <TIM_Base_SetConfig+0x11c>)
 8009f3a:	4293      	cmp	r3, r2
 8009f3c:	d01f      	beq.n	8009f7e <TIM_Base_SetConfig+0xb2>
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	4a2a      	ldr	r2, [pc, #168]	; (8009fec <TIM_Base_SetConfig+0x120>)
 8009f42:	4293      	cmp	r3, r2
 8009f44:	d01b      	beq.n	8009f7e <TIM_Base_SetConfig+0xb2>
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	4a29      	ldr	r2, [pc, #164]	; (8009ff0 <TIM_Base_SetConfig+0x124>)
 8009f4a:	4293      	cmp	r3, r2
 8009f4c:	d017      	beq.n	8009f7e <TIM_Base_SetConfig+0xb2>
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	4a28      	ldr	r2, [pc, #160]	; (8009ff4 <TIM_Base_SetConfig+0x128>)
 8009f52:	4293      	cmp	r3, r2
 8009f54:	d013      	beq.n	8009f7e <TIM_Base_SetConfig+0xb2>
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	4a27      	ldr	r2, [pc, #156]	; (8009ff8 <TIM_Base_SetConfig+0x12c>)
 8009f5a:	4293      	cmp	r3, r2
 8009f5c:	d00f      	beq.n	8009f7e <TIM_Base_SetConfig+0xb2>
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	4a26      	ldr	r2, [pc, #152]	; (8009ffc <TIM_Base_SetConfig+0x130>)
 8009f62:	4293      	cmp	r3, r2
 8009f64:	d00b      	beq.n	8009f7e <TIM_Base_SetConfig+0xb2>
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	4a25      	ldr	r2, [pc, #148]	; (800a000 <TIM_Base_SetConfig+0x134>)
 8009f6a:	4293      	cmp	r3, r2
 8009f6c:	d007      	beq.n	8009f7e <TIM_Base_SetConfig+0xb2>
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	4a24      	ldr	r2, [pc, #144]	; (800a004 <TIM_Base_SetConfig+0x138>)
 8009f72:	4293      	cmp	r3, r2
 8009f74:	d003      	beq.n	8009f7e <TIM_Base_SetConfig+0xb2>
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	4a23      	ldr	r2, [pc, #140]	; (800a008 <TIM_Base_SetConfig+0x13c>)
 8009f7a:	4293      	cmp	r3, r2
 8009f7c:	d108      	bne.n	8009f90 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009f84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009f86:	683b      	ldr	r3, [r7, #0]
 8009f88:	68db      	ldr	r3, [r3, #12]
 8009f8a:	68fa      	ldr	r2, [r7, #12]
 8009f8c:	4313      	orrs	r3, r2
 8009f8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009f96:	683b      	ldr	r3, [r7, #0]
 8009f98:	695b      	ldr	r3, [r3, #20]
 8009f9a:	4313      	orrs	r3, r2
 8009f9c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	68fa      	ldr	r2, [r7, #12]
 8009fa2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009fa4:	683b      	ldr	r3, [r7, #0]
 8009fa6:	689a      	ldr	r2, [r3, #8]
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009fac:	683b      	ldr	r3, [r7, #0]
 8009fae:	681a      	ldr	r2, [r3, #0]
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	4a0a      	ldr	r2, [pc, #40]	; (8009fe0 <TIM_Base_SetConfig+0x114>)
 8009fb8:	4293      	cmp	r3, r2
 8009fba:	d003      	beq.n	8009fc4 <TIM_Base_SetConfig+0xf8>
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	4a0c      	ldr	r2, [pc, #48]	; (8009ff0 <TIM_Base_SetConfig+0x124>)
 8009fc0:	4293      	cmp	r3, r2
 8009fc2:	d103      	bne.n	8009fcc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009fc4:	683b      	ldr	r3, [r7, #0]
 8009fc6:	691a      	ldr	r2, [r3, #16]
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	2201      	movs	r2, #1
 8009fd0:	615a      	str	r2, [r3, #20]
}
 8009fd2:	bf00      	nop
 8009fd4:	3714      	adds	r7, #20
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fdc:	4770      	bx	lr
 8009fde:	bf00      	nop
 8009fe0:	40010000 	.word	0x40010000
 8009fe4:	40000400 	.word	0x40000400
 8009fe8:	40000800 	.word	0x40000800
 8009fec:	40000c00 	.word	0x40000c00
 8009ff0:	40010400 	.word	0x40010400
 8009ff4:	40014000 	.word	0x40014000
 8009ff8:	40014400 	.word	0x40014400
 8009ffc:	40014800 	.word	0x40014800
 800a000:	40001800 	.word	0x40001800
 800a004:	40001c00 	.word	0x40001c00
 800a008:	40002000 	.word	0x40002000

0800a00c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a00c:	b480      	push	{r7}
 800a00e:	b087      	sub	sp, #28
 800a010:	af00      	add	r7, sp, #0
 800a012:	6078      	str	r0, [r7, #4]
 800a014:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	6a1b      	ldr	r3, [r3, #32]
 800a01a:	f023 0201 	bic.w	r2, r3, #1
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	6a1b      	ldr	r3, [r3, #32]
 800a026:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	685b      	ldr	r3, [r3, #4]
 800a02c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	699b      	ldr	r3, [r3, #24]
 800a032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a03a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	f023 0303 	bic.w	r3, r3, #3
 800a042:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a044:	683b      	ldr	r3, [r7, #0]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	68fa      	ldr	r2, [r7, #12]
 800a04a:	4313      	orrs	r3, r2
 800a04c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a04e:	697b      	ldr	r3, [r7, #20]
 800a050:	f023 0302 	bic.w	r3, r3, #2
 800a054:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a056:	683b      	ldr	r3, [r7, #0]
 800a058:	689b      	ldr	r3, [r3, #8]
 800a05a:	697a      	ldr	r2, [r7, #20]
 800a05c:	4313      	orrs	r3, r2
 800a05e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	4a20      	ldr	r2, [pc, #128]	; (800a0e4 <TIM_OC1_SetConfig+0xd8>)
 800a064:	4293      	cmp	r3, r2
 800a066:	d003      	beq.n	800a070 <TIM_OC1_SetConfig+0x64>
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	4a1f      	ldr	r2, [pc, #124]	; (800a0e8 <TIM_OC1_SetConfig+0xdc>)
 800a06c:	4293      	cmp	r3, r2
 800a06e:	d10c      	bne.n	800a08a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a070:	697b      	ldr	r3, [r7, #20]
 800a072:	f023 0308 	bic.w	r3, r3, #8
 800a076:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a078:	683b      	ldr	r3, [r7, #0]
 800a07a:	68db      	ldr	r3, [r3, #12]
 800a07c:	697a      	ldr	r2, [r7, #20]
 800a07e:	4313      	orrs	r3, r2
 800a080:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a082:	697b      	ldr	r3, [r7, #20]
 800a084:	f023 0304 	bic.w	r3, r3, #4
 800a088:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	4a15      	ldr	r2, [pc, #84]	; (800a0e4 <TIM_OC1_SetConfig+0xd8>)
 800a08e:	4293      	cmp	r3, r2
 800a090:	d003      	beq.n	800a09a <TIM_OC1_SetConfig+0x8e>
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	4a14      	ldr	r2, [pc, #80]	; (800a0e8 <TIM_OC1_SetConfig+0xdc>)
 800a096:	4293      	cmp	r3, r2
 800a098:	d111      	bne.n	800a0be <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a09a:	693b      	ldr	r3, [r7, #16]
 800a09c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a0a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a0a2:	693b      	ldr	r3, [r7, #16]
 800a0a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a0a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a0aa:	683b      	ldr	r3, [r7, #0]
 800a0ac:	695b      	ldr	r3, [r3, #20]
 800a0ae:	693a      	ldr	r2, [r7, #16]
 800a0b0:	4313      	orrs	r3, r2
 800a0b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a0b4:	683b      	ldr	r3, [r7, #0]
 800a0b6:	699b      	ldr	r3, [r3, #24]
 800a0b8:	693a      	ldr	r2, [r7, #16]
 800a0ba:	4313      	orrs	r3, r2
 800a0bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	693a      	ldr	r2, [r7, #16]
 800a0c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	68fa      	ldr	r2, [r7, #12]
 800a0c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a0ca:	683b      	ldr	r3, [r7, #0]
 800a0cc:	685a      	ldr	r2, [r3, #4]
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	697a      	ldr	r2, [r7, #20]
 800a0d6:	621a      	str	r2, [r3, #32]
}
 800a0d8:	bf00      	nop
 800a0da:	371c      	adds	r7, #28
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e2:	4770      	bx	lr
 800a0e4:	40010000 	.word	0x40010000
 800a0e8:	40010400 	.word	0x40010400

0800a0ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a0ec:	b480      	push	{r7}
 800a0ee:	b087      	sub	sp, #28
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	6078      	str	r0, [r7, #4]
 800a0f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	6a1b      	ldr	r3, [r3, #32]
 800a0fa:	f023 0210 	bic.w	r2, r3, #16
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	6a1b      	ldr	r3, [r3, #32]
 800a106:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	685b      	ldr	r3, [r3, #4]
 800a10c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	699b      	ldr	r3, [r3, #24]
 800a112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a11a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a122:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a124:	683b      	ldr	r3, [r7, #0]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	021b      	lsls	r3, r3, #8
 800a12a:	68fa      	ldr	r2, [r7, #12]
 800a12c:	4313      	orrs	r3, r2
 800a12e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a130:	697b      	ldr	r3, [r7, #20]
 800a132:	f023 0320 	bic.w	r3, r3, #32
 800a136:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a138:	683b      	ldr	r3, [r7, #0]
 800a13a:	689b      	ldr	r3, [r3, #8]
 800a13c:	011b      	lsls	r3, r3, #4
 800a13e:	697a      	ldr	r2, [r7, #20]
 800a140:	4313      	orrs	r3, r2
 800a142:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	4a22      	ldr	r2, [pc, #136]	; (800a1d0 <TIM_OC2_SetConfig+0xe4>)
 800a148:	4293      	cmp	r3, r2
 800a14a:	d003      	beq.n	800a154 <TIM_OC2_SetConfig+0x68>
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	4a21      	ldr	r2, [pc, #132]	; (800a1d4 <TIM_OC2_SetConfig+0xe8>)
 800a150:	4293      	cmp	r3, r2
 800a152:	d10d      	bne.n	800a170 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a154:	697b      	ldr	r3, [r7, #20]
 800a156:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a15a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a15c:	683b      	ldr	r3, [r7, #0]
 800a15e:	68db      	ldr	r3, [r3, #12]
 800a160:	011b      	lsls	r3, r3, #4
 800a162:	697a      	ldr	r2, [r7, #20]
 800a164:	4313      	orrs	r3, r2
 800a166:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a168:	697b      	ldr	r3, [r7, #20]
 800a16a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a16e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	4a17      	ldr	r2, [pc, #92]	; (800a1d0 <TIM_OC2_SetConfig+0xe4>)
 800a174:	4293      	cmp	r3, r2
 800a176:	d003      	beq.n	800a180 <TIM_OC2_SetConfig+0x94>
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	4a16      	ldr	r2, [pc, #88]	; (800a1d4 <TIM_OC2_SetConfig+0xe8>)
 800a17c:	4293      	cmp	r3, r2
 800a17e:	d113      	bne.n	800a1a8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a180:	693b      	ldr	r3, [r7, #16]
 800a182:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a186:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a188:	693b      	ldr	r3, [r7, #16]
 800a18a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a18e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a190:	683b      	ldr	r3, [r7, #0]
 800a192:	695b      	ldr	r3, [r3, #20]
 800a194:	009b      	lsls	r3, r3, #2
 800a196:	693a      	ldr	r2, [r7, #16]
 800a198:	4313      	orrs	r3, r2
 800a19a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a19c:	683b      	ldr	r3, [r7, #0]
 800a19e:	699b      	ldr	r3, [r3, #24]
 800a1a0:	009b      	lsls	r3, r3, #2
 800a1a2:	693a      	ldr	r2, [r7, #16]
 800a1a4:	4313      	orrs	r3, r2
 800a1a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	693a      	ldr	r2, [r7, #16]
 800a1ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	68fa      	ldr	r2, [r7, #12]
 800a1b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a1b4:	683b      	ldr	r3, [r7, #0]
 800a1b6:	685a      	ldr	r2, [r3, #4]
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	697a      	ldr	r2, [r7, #20]
 800a1c0:	621a      	str	r2, [r3, #32]
}
 800a1c2:	bf00      	nop
 800a1c4:	371c      	adds	r7, #28
 800a1c6:	46bd      	mov	sp, r7
 800a1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1cc:	4770      	bx	lr
 800a1ce:	bf00      	nop
 800a1d0:	40010000 	.word	0x40010000
 800a1d4:	40010400 	.word	0x40010400

0800a1d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a1d8:	b480      	push	{r7}
 800a1da:	b087      	sub	sp, #28
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	6078      	str	r0, [r7, #4]
 800a1e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	6a1b      	ldr	r3, [r3, #32]
 800a1e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	6a1b      	ldr	r3, [r3, #32]
 800a1f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	685b      	ldr	r3, [r3, #4]
 800a1f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	69db      	ldr	r3, [r3, #28]
 800a1fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a206:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	f023 0303 	bic.w	r3, r3, #3
 800a20e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a210:	683b      	ldr	r3, [r7, #0]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	68fa      	ldr	r2, [r7, #12]
 800a216:	4313      	orrs	r3, r2
 800a218:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a21a:	697b      	ldr	r3, [r7, #20]
 800a21c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a220:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a222:	683b      	ldr	r3, [r7, #0]
 800a224:	689b      	ldr	r3, [r3, #8]
 800a226:	021b      	lsls	r3, r3, #8
 800a228:	697a      	ldr	r2, [r7, #20]
 800a22a:	4313      	orrs	r3, r2
 800a22c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	4a21      	ldr	r2, [pc, #132]	; (800a2b8 <TIM_OC3_SetConfig+0xe0>)
 800a232:	4293      	cmp	r3, r2
 800a234:	d003      	beq.n	800a23e <TIM_OC3_SetConfig+0x66>
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	4a20      	ldr	r2, [pc, #128]	; (800a2bc <TIM_OC3_SetConfig+0xe4>)
 800a23a:	4293      	cmp	r3, r2
 800a23c:	d10d      	bne.n	800a25a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a23e:	697b      	ldr	r3, [r7, #20]
 800a240:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a244:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a246:	683b      	ldr	r3, [r7, #0]
 800a248:	68db      	ldr	r3, [r3, #12]
 800a24a:	021b      	lsls	r3, r3, #8
 800a24c:	697a      	ldr	r2, [r7, #20]
 800a24e:	4313      	orrs	r3, r2
 800a250:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a252:	697b      	ldr	r3, [r7, #20]
 800a254:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a258:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	4a16      	ldr	r2, [pc, #88]	; (800a2b8 <TIM_OC3_SetConfig+0xe0>)
 800a25e:	4293      	cmp	r3, r2
 800a260:	d003      	beq.n	800a26a <TIM_OC3_SetConfig+0x92>
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	4a15      	ldr	r2, [pc, #84]	; (800a2bc <TIM_OC3_SetConfig+0xe4>)
 800a266:	4293      	cmp	r3, r2
 800a268:	d113      	bne.n	800a292 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a26a:	693b      	ldr	r3, [r7, #16]
 800a26c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a270:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a272:	693b      	ldr	r3, [r7, #16]
 800a274:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a278:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a27a:	683b      	ldr	r3, [r7, #0]
 800a27c:	695b      	ldr	r3, [r3, #20]
 800a27e:	011b      	lsls	r3, r3, #4
 800a280:	693a      	ldr	r2, [r7, #16]
 800a282:	4313      	orrs	r3, r2
 800a284:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a286:	683b      	ldr	r3, [r7, #0]
 800a288:	699b      	ldr	r3, [r3, #24]
 800a28a:	011b      	lsls	r3, r3, #4
 800a28c:	693a      	ldr	r2, [r7, #16]
 800a28e:	4313      	orrs	r3, r2
 800a290:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	693a      	ldr	r2, [r7, #16]
 800a296:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	68fa      	ldr	r2, [r7, #12]
 800a29c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a29e:	683b      	ldr	r3, [r7, #0]
 800a2a0:	685a      	ldr	r2, [r3, #4]
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	697a      	ldr	r2, [r7, #20]
 800a2aa:	621a      	str	r2, [r3, #32]
}
 800a2ac:	bf00      	nop
 800a2ae:	371c      	adds	r7, #28
 800a2b0:	46bd      	mov	sp, r7
 800a2b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b6:	4770      	bx	lr
 800a2b8:	40010000 	.word	0x40010000
 800a2bc:	40010400 	.word	0x40010400

0800a2c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a2c0:	b480      	push	{r7}
 800a2c2:	b087      	sub	sp, #28
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	6078      	str	r0, [r7, #4]
 800a2c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	6a1b      	ldr	r3, [r3, #32]
 800a2ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	6a1b      	ldr	r3, [r3, #32]
 800a2da:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	685b      	ldr	r3, [r3, #4]
 800a2e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	69db      	ldr	r3, [r3, #28]
 800a2e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a2ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a2f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a2f8:	683b      	ldr	r3, [r7, #0]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	021b      	lsls	r3, r3, #8
 800a2fe:	68fa      	ldr	r2, [r7, #12]
 800a300:	4313      	orrs	r3, r2
 800a302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a304:	693b      	ldr	r3, [r7, #16]
 800a306:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a30a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a30c:	683b      	ldr	r3, [r7, #0]
 800a30e:	689b      	ldr	r3, [r3, #8]
 800a310:	031b      	lsls	r3, r3, #12
 800a312:	693a      	ldr	r2, [r7, #16]
 800a314:	4313      	orrs	r3, r2
 800a316:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	4a12      	ldr	r2, [pc, #72]	; (800a364 <TIM_OC4_SetConfig+0xa4>)
 800a31c:	4293      	cmp	r3, r2
 800a31e:	d003      	beq.n	800a328 <TIM_OC4_SetConfig+0x68>
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	4a11      	ldr	r2, [pc, #68]	; (800a368 <TIM_OC4_SetConfig+0xa8>)
 800a324:	4293      	cmp	r3, r2
 800a326:	d109      	bne.n	800a33c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a328:	697b      	ldr	r3, [r7, #20]
 800a32a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a32e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a330:	683b      	ldr	r3, [r7, #0]
 800a332:	695b      	ldr	r3, [r3, #20]
 800a334:	019b      	lsls	r3, r3, #6
 800a336:	697a      	ldr	r2, [r7, #20]
 800a338:	4313      	orrs	r3, r2
 800a33a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	697a      	ldr	r2, [r7, #20]
 800a340:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	68fa      	ldr	r2, [r7, #12]
 800a346:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a348:	683b      	ldr	r3, [r7, #0]
 800a34a:	685a      	ldr	r2, [r3, #4]
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	693a      	ldr	r2, [r7, #16]
 800a354:	621a      	str	r2, [r3, #32]
}
 800a356:	bf00      	nop
 800a358:	371c      	adds	r7, #28
 800a35a:	46bd      	mov	sp, r7
 800a35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a360:	4770      	bx	lr
 800a362:	bf00      	nop
 800a364:	40010000 	.word	0x40010000
 800a368:	40010400 	.word	0x40010400

0800a36c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a36c:	b480      	push	{r7}
 800a36e:	b087      	sub	sp, #28
 800a370:	af00      	add	r7, sp, #0
 800a372:	60f8      	str	r0, [r7, #12]
 800a374:	60b9      	str	r1, [r7, #8]
 800a376:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a378:	68bb      	ldr	r3, [r7, #8]
 800a37a:	f003 031f 	and.w	r3, r3, #31
 800a37e:	2201      	movs	r2, #1
 800a380:	fa02 f303 	lsl.w	r3, r2, r3
 800a384:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	6a1a      	ldr	r2, [r3, #32]
 800a38a:	697b      	ldr	r3, [r7, #20]
 800a38c:	43db      	mvns	r3, r3
 800a38e:	401a      	ands	r2, r3
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	6a1a      	ldr	r2, [r3, #32]
 800a398:	68bb      	ldr	r3, [r7, #8]
 800a39a:	f003 031f 	and.w	r3, r3, #31
 800a39e:	6879      	ldr	r1, [r7, #4]
 800a3a0:	fa01 f303 	lsl.w	r3, r1, r3
 800a3a4:	431a      	orrs	r2, r3
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	621a      	str	r2, [r3, #32]
}
 800a3aa:	bf00      	nop
 800a3ac:	371c      	adds	r7, #28
 800a3ae:	46bd      	mov	sp, r7
 800a3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b4:	4770      	bx	lr
	...

0800a3b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a3b8:	b480      	push	{r7}
 800a3ba:	b085      	sub	sp, #20
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	6078      	str	r0, [r7, #4]
 800a3c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a3c8:	2b01      	cmp	r3, #1
 800a3ca:	d101      	bne.n	800a3d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a3cc:	2302      	movs	r3, #2
 800a3ce:	e05a      	b.n	800a486 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	2201      	movs	r2, #1
 800a3d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	2202      	movs	r2, #2
 800a3dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	685b      	ldr	r3, [r3, #4]
 800a3e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	689b      	ldr	r3, [r3, #8]
 800a3ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a3f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a3f8:	683b      	ldr	r3, [r7, #0]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	68fa      	ldr	r2, [r7, #12]
 800a3fe:	4313      	orrs	r3, r2
 800a400:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	68fa      	ldr	r2, [r7, #12]
 800a408:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	4a21      	ldr	r2, [pc, #132]	; (800a494 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a410:	4293      	cmp	r3, r2
 800a412:	d022      	beq.n	800a45a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a41c:	d01d      	beq.n	800a45a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	4a1d      	ldr	r2, [pc, #116]	; (800a498 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a424:	4293      	cmp	r3, r2
 800a426:	d018      	beq.n	800a45a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	4a1b      	ldr	r2, [pc, #108]	; (800a49c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a42e:	4293      	cmp	r3, r2
 800a430:	d013      	beq.n	800a45a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	4a1a      	ldr	r2, [pc, #104]	; (800a4a0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a438:	4293      	cmp	r3, r2
 800a43a:	d00e      	beq.n	800a45a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	4a18      	ldr	r2, [pc, #96]	; (800a4a4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a442:	4293      	cmp	r3, r2
 800a444:	d009      	beq.n	800a45a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	4a17      	ldr	r2, [pc, #92]	; (800a4a8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a44c:	4293      	cmp	r3, r2
 800a44e:	d004      	beq.n	800a45a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	4a15      	ldr	r2, [pc, #84]	; (800a4ac <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a456:	4293      	cmp	r3, r2
 800a458:	d10c      	bne.n	800a474 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a45a:	68bb      	ldr	r3, [r7, #8]
 800a45c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a460:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a462:	683b      	ldr	r3, [r7, #0]
 800a464:	685b      	ldr	r3, [r3, #4]
 800a466:	68ba      	ldr	r2, [r7, #8]
 800a468:	4313      	orrs	r3, r2
 800a46a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	68ba      	ldr	r2, [r7, #8]
 800a472:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	2201      	movs	r2, #1
 800a478:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	2200      	movs	r2, #0
 800a480:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a484:	2300      	movs	r3, #0
}
 800a486:	4618      	mov	r0, r3
 800a488:	3714      	adds	r7, #20
 800a48a:	46bd      	mov	sp, r7
 800a48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a490:	4770      	bx	lr
 800a492:	bf00      	nop
 800a494:	40010000 	.word	0x40010000
 800a498:	40000400 	.word	0x40000400
 800a49c:	40000800 	.word	0x40000800
 800a4a0:	40000c00 	.word	0x40000c00
 800a4a4:	40010400 	.word	0x40010400
 800a4a8:	40014000 	.word	0x40014000
 800a4ac:	40001800 	.word	0x40001800

0800a4b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a4b0:	b480      	push	{r7}
 800a4b2:	b083      	sub	sp, #12
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a4b8:	bf00      	nop
 800a4ba:	370c      	adds	r7, #12
 800a4bc:	46bd      	mov	sp, r7
 800a4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c2:	4770      	bx	lr

0800a4c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a4c4:	b480      	push	{r7}
 800a4c6:	b083      	sub	sp, #12
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a4cc:	bf00      	nop
 800a4ce:	370c      	adds	r7, #12
 800a4d0:	46bd      	mov	sp, r7
 800a4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d6:	4770      	bx	lr

0800a4d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	b082      	sub	sp, #8
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d101      	bne.n	800a4ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a4e6:	2301      	movs	r3, #1
 800a4e8:	e03f      	b.n	800a56a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a4f0:	b2db      	uxtb	r3, r3
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d106      	bne.n	800a504 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	2200      	movs	r2, #0
 800a4fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a4fe:	6878      	ldr	r0, [r7, #4]
 800a500:	f7fa faf8 	bl	8004af4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	2224      	movs	r2, #36	; 0x24
 800a508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	68da      	ldr	r2, [r3, #12]
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a51a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a51c:	6878      	ldr	r0, [r7, #4]
 800a51e:	f000 f929 	bl	800a774 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	691a      	ldr	r2, [r3, #16]
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a530:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	695a      	ldr	r2, [r3, #20]
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a540:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	68da      	ldr	r2, [r3, #12]
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a550:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	2200      	movs	r2, #0
 800a556:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	2220      	movs	r2, #32
 800a55c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	2220      	movs	r2, #32
 800a564:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800a568:	2300      	movs	r3, #0
}
 800a56a:	4618      	mov	r0, r3
 800a56c:	3708      	adds	r7, #8
 800a56e:	46bd      	mov	sp, r7
 800a570:	bd80      	pop	{r7, pc}

0800a572 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a572:	b580      	push	{r7, lr}
 800a574:	b08a      	sub	sp, #40	; 0x28
 800a576:	af02      	add	r7, sp, #8
 800a578:	60f8      	str	r0, [r7, #12]
 800a57a:	60b9      	str	r1, [r7, #8]
 800a57c:	603b      	str	r3, [r7, #0]
 800a57e:	4613      	mov	r3, r2
 800a580:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a582:	2300      	movs	r3, #0
 800a584:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a58c:	b2db      	uxtb	r3, r3
 800a58e:	2b20      	cmp	r3, #32
 800a590:	d17c      	bne.n	800a68c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a592:	68bb      	ldr	r3, [r7, #8]
 800a594:	2b00      	cmp	r3, #0
 800a596:	d002      	beq.n	800a59e <HAL_UART_Transmit+0x2c>
 800a598:	88fb      	ldrh	r3, [r7, #6]
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d101      	bne.n	800a5a2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800a59e:	2301      	movs	r3, #1
 800a5a0:	e075      	b.n	800a68e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a5a8:	2b01      	cmp	r3, #1
 800a5aa:	d101      	bne.n	800a5b0 <HAL_UART_Transmit+0x3e>
 800a5ac:	2302      	movs	r3, #2
 800a5ae:	e06e      	b.n	800a68e <HAL_UART_Transmit+0x11c>
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	2201      	movs	r2, #1
 800a5b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	2200      	movs	r2, #0
 800a5bc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	2221      	movs	r2, #33	; 0x21
 800a5c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a5c6:	f7fb fce5 	bl	8005f94 <HAL_GetTick>
 800a5ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	88fa      	ldrh	r2, [r7, #6]
 800a5d0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	88fa      	ldrh	r2, [r7, #6]
 800a5d6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	689b      	ldr	r3, [r3, #8]
 800a5dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a5e0:	d108      	bne.n	800a5f4 <HAL_UART_Transmit+0x82>
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	691b      	ldr	r3, [r3, #16]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d104      	bne.n	800a5f4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800a5ee:	68bb      	ldr	r3, [r7, #8]
 800a5f0:	61bb      	str	r3, [r7, #24]
 800a5f2:	e003      	b.n	800a5fc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800a5f4:	68bb      	ldr	r3, [r7, #8]
 800a5f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a5f8:	2300      	movs	r3, #0
 800a5fa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	2200      	movs	r2, #0
 800a600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800a604:	e02a      	b.n	800a65c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a606:	683b      	ldr	r3, [r7, #0]
 800a608:	9300      	str	r3, [sp, #0]
 800a60a:	697b      	ldr	r3, [r7, #20]
 800a60c:	2200      	movs	r2, #0
 800a60e:	2180      	movs	r1, #128	; 0x80
 800a610:	68f8      	ldr	r0, [r7, #12]
 800a612:	f000 f840 	bl	800a696 <UART_WaitOnFlagUntilTimeout>
 800a616:	4603      	mov	r3, r0
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d001      	beq.n	800a620 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800a61c:	2303      	movs	r3, #3
 800a61e:	e036      	b.n	800a68e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800a620:	69fb      	ldr	r3, [r7, #28]
 800a622:	2b00      	cmp	r3, #0
 800a624:	d10b      	bne.n	800a63e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a626:	69bb      	ldr	r3, [r7, #24]
 800a628:	881b      	ldrh	r3, [r3, #0]
 800a62a:	461a      	mov	r2, r3
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a634:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800a636:	69bb      	ldr	r3, [r7, #24]
 800a638:	3302      	adds	r3, #2
 800a63a:	61bb      	str	r3, [r7, #24]
 800a63c:	e007      	b.n	800a64e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800a63e:	69fb      	ldr	r3, [r7, #28]
 800a640:	781a      	ldrb	r2, [r3, #0]
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800a648:	69fb      	ldr	r3, [r7, #28]
 800a64a:	3301      	adds	r3, #1
 800a64c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a652:	b29b      	uxth	r3, r3
 800a654:	3b01      	subs	r3, #1
 800a656:	b29a      	uxth	r2, r3
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a660:	b29b      	uxth	r3, r3
 800a662:	2b00      	cmp	r3, #0
 800a664:	d1cf      	bne.n	800a606 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a666:	683b      	ldr	r3, [r7, #0]
 800a668:	9300      	str	r3, [sp, #0]
 800a66a:	697b      	ldr	r3, [r7, #20]
 800a66c:	2200      	movs	r2, #0
 800a66e:	2140      	movs	r1, #64	; 0x40
 800a670:	68f8      	ldr	r0, [r7, #12]
 800a672:	f000 f810 	bl	800a696 <UART_WaitOnFlagUntilTimeout>
 800a676:	4603      	mov	r3, r0
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d001      	beq.n	800a680 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800a67c:	2303      	movs	r3, #3
 800a67e:	e006      	b.n	800a68e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	2220      	movs	r2, #32
 800a684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800a688:	2300      	movs	r3, #0
 800a68a:	e000      	b.n	800a68e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800a68c:	2302      	movs	r3, #2
  }
}
 800a68e:	4618      	mov	r0, r3
 800a690:	3720      	adds	r7, #32
 800a692:	46bd      	mov	sp, r7
 800a694:	bd80      	pop	{r7, pc}

0800a696 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a696:	b580      	push	{r7, lr}
 800a698:	b090      	sub	sp, #64	; 0x40
 800a69a:	af00      	add	r7, sp, #0
 800a69c:	60f8      	str	r0, [r7, #12]
 800a69e:	60b9      	str	r1, [r7, #8]
 800a6a0:	603b      	str	r3, [r7, #0]
 800a6a2:	4613      	mov	r3, r2
 800a6a4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a6a6:	e050      	b.n	800a74a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a6a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a6aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a6ae:	d04c      	beq.n	800a74a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a6b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d007      	beq.n	800a6c6 <UART_WaitOnFlagUntilTimeout+0x30>
 800a6b6:	f7fb fc6d 	bl	8005f94 <HAL_GetTick>
 800a6ba:	4602      	mov	r2, r0
 800a6bc:	683b      	ldr	r3, [r7, #0]
 800a6be:	1ad3      	subs	r3, r2, r3
 800a6c0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a6c2:	429a      	cmp	r2, r3
 800a6c4:	d241      	bcs.n	800a74a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	330c      	adds	r3, #12
 800a6cc:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6d0:	e853 3f00 	ldrex	r3, [r3]
 800a6d4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a6d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6d8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a6dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	330c      	adds	r3, #12
 800a6e4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a6e6:	637a      	str	r2, [r7, #52]	; 0x34
 800a6e8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6ea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a6ec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a6ee:	e841 2300 	strex	r3, r2, [r1]
 800a6f2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a6f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d1e5      	bne.n	800a6c6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	3314      	adds	r3, #20
 800a700:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a702:	697b      	ldr	r3, [r7, #20]
 800a704:	e853 3f00 	ldrex	r3, [r3]
 800a708:	613b      	str	r3, [r7, #16]
   return(result);
 800a70a:	693b      	ldr	r3, [r7, #16]
 800a70c:	f023 0301 	bic.w	r3, r3, #1
 800a710:	63bb      	str	r3, [r7, #56]	; 0x38
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	3314      	adds	r3, #20
 800a718:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a71a:	623a      	str	r2, [r7, #32]
 800a71c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a71e:	69f9      	ldr	r1, [r7, #28]
 800a720:	6a3a      	ldr	r2, [r7, #32]
 800a722:	e841 2300 	strex	r3, r2, [r1]
 800a726:	61bb      	str	r3, [r7, #24]
   return(result);
 800a728:	69bb      	ldr	r3, [r7, #24]
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d1e5      	bne.n	800a6fa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	2220      	movs	r2, #32
 800a732:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	2220      	movs	r2, #32
 800a73a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	2200      	movs	r2, #0
 800a742:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800a746:	2303      	movs	r3, #3
 800a748:	e00f      	b.n	800a76a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	681a      	ldr	r2, [r3, #0]
 800a750:	68bb      	ldr	r3, [r7, #8]
 800a752:	4013      	ands	r3, r2
 800a754:	68ba      	ldr	r2, [r7, #8]
 800a756:	429a      	cmp	r2, r3
 800a758:	bf0c      	ite	eq
 800a75a:	2301      	moveq	r3, #1
 800a75c:	2300      	movne	r3, #0
 800a75e:	b2db      	uxtb	r3, r3
 800a760:	461a      	mov	r2, r3
 800a762:	79fb      	ldrb	r3, [r7, #7]
 800a764:	429a      	cmp	r2, r3
 800a766:	d09f      	beq.n	800a6a8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a768:	2300      	movs	r3, #0
}
 800a76a:	4618      	mov	r0, r3
 800a76c:	3740      	adds	r7, #64	; 0x40
 800a76e:	46bd      	mov	sp, r7
 800a770:	bd80      	pop	{r7, pc}
	...

0800a774 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a778:	b085      	sub	sp, #20
 800a77a:	af00      	add	r7, sp, #0
 800a77c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	691b      	ldr	r3, [r3, #16]
 800a784:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	68da      	ldr	r2, [r3, #12]
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	430a      	orrs	r2, r1
 800a792:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	689a      	ldr	r2, [r3, #8]
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	691b      	ldr	r3, [r3, #16]
 800a79c:	431a      	orrs	r2, r3
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	695b      	ldr	r3, [r3, #20]
 800a7a2:	431a      	orrs	r2, r3
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	69db      	ldr	r3, [r3, #28]
 800a7a8:	4313      	orrs	r3, r2
 800a7aa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	68db      	ldr	r3, [r3, #12]
 800a7b2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800a7b6:	f023 030c 	bic.w	r3, r3, #12
 800a7ba:	687a      	ldr	r2, [r7, #4]
 800a7bc:	6812      	ldr	r2, [r2, #0]
 800a7be:	68b9      	ldr	r1, [r7, #8]
 800a7c0:	430b      	orrs	r3, r1
 800a7c2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	695b      	ldr	r3, [r3, #20]
 800a7ca:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	699a      	ldr	r2, [r3, #24]
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	430a      	orrs	r2, r1
 800a7d8:	615a      	str	r2, [r3, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	4ad0      	ldr	r2, [pc, #832]	; (800ab20 <UART_SetConfig+0x3ac>)
 800a7e0:	4293      	cmp	r3, r2
 800a7e2:	d004      	beq.n	800a7ee <UART_SetConfig+0x7a>
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	4ace      	ldr	r2, [pc, #824]	; (800ab24 <UART_SetConfig+0x3b0>)
 800a7ea:	4293      	cmp	r3, r2
 800a7ec:	d103      	bne.n	800a7f6 <UART_SetConfig+0x82>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a7ee:	f7fd ff7f 	bl	80086f0 <HAL_RCC_GetPCLK2Freq>
 800a7f2:	60f8      	str	r0, [r7, #12]
 800a7f4:	e002      	b.n	800a7fc <UART_SetConfig+0x88>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a7f6:	f7fd ff67 	bl	80086c8 <HAL_RCC_GetPCLK1Freq>
 800a7fa:	60f8      	str	r0, [r7, #12]
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	69db      	ldr	r3, [r3, #28]
 800a800:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a804:	f040 80ba 	bne.w	800a97c <UART_SetConfig+0x208>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	461d      	mov	r5, r3
 800a80c:	f04f 0600 	mov.w	r6, #0
 800a810:	46a8      	mov	r8, r5
 800a812:	46b1      	mov	r9, r6
 800a814:	eb18 0308 	adds.w	r3, r8, r8
 800a818:	eb49 0409 	adc.w	r4, r9, r9
 800a81c:	4698      	mov	r8, r3
 800a81e:	46a1      	mov	r9, r4
 800a820:	eb18 0805 	adds.w	r8, r8, r5
 800a824:	eb49 0906 	adc.w	r9, r9, r6
 800a828:	f04f 0100 	mov.w	r1, #0
 800a82c:	f04f 0200 	mov.w	r2, #0
 800a830:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a834:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a838:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a83c:	4688      	mov	r8, r1
 800a83e:	4691      	mov	r9, r2
 800a840:	eb18 0005 	adds.w	r0, r8, r5
 800a844:	eb49 0106 	adc.w	r1, r9, r6
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	685b      	ldr	r3, [r3, #4]
 800a84c:	461d      	mov	r5, r3
 800a84e:	f04f 0600 	mov.w	r6, #0
 800a852:	196b      	adds	r3, r5, r5
 800a854:	eb46 0406 	adc.w	r4, r6, r6
 800a858:	461a      	mov	r2, r3
 800a85a:	4623      	mov	r3, r4
 800a85c:	f7f6 fa14 	bl	8000c88 <__aeabi_uldivmod>
 800a860:	4603      	mov	r3, r0
 800a862:	460c      	mov	r4, r1
 800a864:	461a      	mov	r2, r3
 800a866:	4bb0      	ldr	r3, [pc, #704]	; (800ab28 <UART_SetConfig+0x3b4>)
 800a868:	fba3 2302 	umull	r2, r3, r3, r2
 800a86c:	095b      	lsrs	r3, r3, #5
 800a86e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	461d      	mov	r5, r3
 800a876:	f04f 0600 	mov.w	r6, #0
 800a87a:	46a9      	mov	r9, r5
 800a87c:	46b2      	mov	sl, r6
 800a87e:	eb19 0309 	adds.w	r3, r9, r9
 800a882:	eb4a 040a 	adc.w	r4, sl, sl
 800a886:	4699      	mov	r9, r3
 800a888:	46a2      	mov	sl, r4
 800a88a:	eb19 0905 	adds.w	r9, r9, r5
 800a88e:	eb4a 0a06 	adc.w	sl, sl, r6
 800a892:	f04f 0100 	mov.w	r1, #0
 800a896:	f04f 0200 	mov.w	r2, #0
 800a89a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a89e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a8a2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a8a6:	4689      	mov	r9, r1
 800a8a8:	4692      	mov	sl, r2
 800a8aa:	eb19 0005 	adds.w	r0, r9, r5
 800a8ae:	eb4a 0106 	adc.w	r1, sl, r6
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	685b      	ldr	r3, [r3, #4]
 800a8b6:	461d      	mov	r5, r3
 800a8b8:	f04f 0600 	mov.w	r6, #0
 800a8bc:	196b      	adds	r3, r5, r5
 800a8be:	eb46 0406 	adc.w	r4, r6, r6
 800a8c2:	461a      	mov	r2, r3
 800a8c4:	4623      	mov	r3, r4
 800a8c6:	f7f6 f9df 	bl	8000c88 <__aeabi_uldivmod>
 800a8ca:	4603      	mov	r3, r0
 800a8cc:	460c      	mov	r4, r1
 800a8ce:	461a      	mov	r2, r3
 800a8d0:	4b95      	ldr	r3, [pc, #596]	; (800ab28 <UART_SetConfig+0x3b4>)
 800a8d2:	fba3 1302 	umull	r1, r3, r3, r2
 800a8d6:	095b      	lsrs	r3, r3, #5
 800a8d8:	2164      	movs	r1, #100	; 0x64
 800a8da:	fb01 f303 	mul.w	r3, r1, r3
 800a8de:	1ad3      	subs	r3, r2, r3
 800a8e0:	00db      	lsls	r3, r3, #3
 800a8e2:	3332      	adds	r3, #50	; 0x32
 800a8e4:	4a90      	ldr	r2, [pc, #576]	; (800ab28 <UART_SetConfig+0x3b4>)
 800a8e6:	fba2 2303 	umull	r2, r3, r2, r3
 800a8ea:	095b      	lsrs	r3, r3, #5
 800a8ec:	005b      	lsls	r3, r3, #1
 800a8ee:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a8f2:	4498      	add	r8, r3
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	461d      	mov	r5, r3
 800a8f8:	f04f 0600 	mov.w	r6, #0
 800a8fc:	46a9      	mov	r9, r5
 800a8fe:	46b2      	mov	sl, r6
 800a900:	eb19 0309 	adds.w	r3, r9, r9
 800a904:	eb4a 040a 	adc.w	r4, sl, sl
 800a908:	4699      	mov	r9, r3
 800a90a:	46a2      	mov	sl, r4
 800a90c:	eb19 0905 	adds.w	r9, r9, r5
 800a910:	eb4a 0a06 	adc.w	sl, sl, r6
 800a914:	f04f 0100 	mov.w	r1, #0
 800a918:	f04f 0200 	mov.w	r2, #0
 800a91c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a920:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a924:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a928:	4689      	mov	r9, r1
 800a92a:	4692      	mov	sl, r2
 800a92c:	eb19 0005 	adds.w	r0, r9, r5
 800a930:	eb4a 0106 	adc.w	r1, sl, r6
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	685b      	ldr	r3, [r3, #4]
 800a938:	461d      	mov	r5, r3
 800a93a:	f04f 0600 	mov.w	r6, #0
 800a93e:	196b      	adds	r3, r5, r5
 800a940:	eb46 0406 	adc.w	r4, r6, r6
 800a944:	461a      	mov	r2, r3
 800a946:	4623      	mov	r3, r4
 800a948:	f7f6 f99e 	bl	8000c88 <__aeabi_uldivmod>
 800a94c:	4603      	mov	r3, r0
 800a94e:	460c      	mov	r4, r1
 800a950:	461a      	mov	r2, r3
 800a952:	4b75      	ldr	r3, [pc, #468]	; (800ab28 <UART_SetConfig+0x3b4>)
 800a954:	fba3 1302 	umull	r1, r3, r3, r2
 800a958:	095b      	lsrs	r3, r3, #5
 800a95a:	2164      	movs	r1, #100	; 0x64
 800a95c:	fb01 f303 	mul.w	r3, r1, r3
 800a960:	1ad3      	subs	r3, r2, r3
 800a962:	00db      	lsls	r3, r3, #3
 800a964:	3332      	adds	r3, #50	; 0x32
 800a966:	4a70      	ldr	r2, [pc, #448]	; (800ab28 <UART_SetConfig+0x3b4>)
 800a968:	fba2 2303 	umull	r2, r3, r2, r3
 800a96c:	095b      	lsrs	r3, r3, #5
 800a96e:	f003 0207 	and.w	r2, r3, #7
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	4442      	add	r2, r8
 800a978:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a97a:	e0cc      	b.n	800ab16 <UART_SetConfig+0x3a2>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	469a      	mov	sl, r3
 800a980:	f04f 0b00 	mov.w	fp, #0
 800a984:	46d0      	mov	r8, sl
 800a986:	46d9      	mov	r9, fp
 800a988:	eb18 0308 	adds.w	r3, r8, r8
 800a98c:	eb49 0409 	adc.w	r4, r9, r9
 800a990:	4698      	mov	r8, r3
 800a992:	46a1      	mov	r9, r4
 800a994:	eb18 080a 	adds.w	r8, r8, sl
 800a998:	eb49 090b 	adc.w	r9, r9, fp
 800a99c:	f04f 0100 	mov.w	r1, #0
 800a9a0:	f04f 0200 	mov.w	r2, #0
 800a9a4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a9a8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a9ac:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a9b0:	4688      	mov	r8, r1
 800a9b2:	4691      	mov	r9, r2
 800a9b4:	eb1a 0508 	adds.w	r5, sl, r8
 800a9b8:	eb4b 0609 	adc.w	r6, fp, r9
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	685b      	ldr	r3, [r3, #4]
 800a9c0:	4619      	mov	r1, r3
 800a9c2:	f04f 0200 	mov.w	r2, #0
 800a9c6:	f04f 0300 	mov.w	r3, #0
 800a9ca:	f04f 0400 	mov.w	r4, #0
 800a9ce:	0094      	lsls	r4, r2, #2
 800a9d0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a9d4:	008b      	lsls	r3, r1, #2
 800a9d6:	461a      	mov	r2, r3
 800a9d8:	4623      	mov	r3, r4
 800a9da:	4628      	mov	r0, r5
 800a9dc:	4631      	mov	r1, r6
 800a9de:	f7f6 f953 	bl	8000c88 <__aeabi_uldivmod>
 800a9e2:	4603      	mov	r3, r0
 800a9e4:	460c      	mov	r4, r1
 800a9e6:	461a      	mov	r2, r3
 800a9e8:	4b4f      	ldr	r3, [pc, #316]	; (800ab28 <UART_SetConfig+0x3b4>)
 800a9ea:	fba3 2302 	umull	r2, r3, r3, r2
 800a9ee:	095b      	lsrs	r3, r3, #5
 800a9f0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	469b      	mov	fp, r3
 800a9f8:	f04f 0c00 	mov.w	ip, #0
 800a9fc:	46d9      	mov	r9, fp
 800a9fe:	46e2      	mov	sl, ip
 800aa00:	eb19 0309 	adds.w	r3, r9, r9
 800aa04:	eb4a 040a 	adc.w	r4, sl, sl
 800aa08:	4699      	mov	r9, r3
 800aa0a:	46a2      	mov	sl, r4
 800aa0c:	eb19 090b 	adds.w	r9, r9, fp
 800aa10:	eb4a 0a0c 	adc.w	sl, sl, ip
 800aa14:	f04f 0100 	mov.w	r1, #0
 800aa18:	f04f 0200 	mov.w	r2, #0
 800aa1c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800aa20:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800aa24:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800aa28:	4689      	mov	r9, r1
 800aa2a:	4692      	mov	sl, r2
 800aa2c:	eb1b 0509 	adds.w	r5, fp, r9
 800aa30:	eb4c 060a 	adc.w	r6, ip, sl
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	685b      	ldr	r3, [r3, #4]
 800aa38:	4619      	mov	r1, r3
 800aa3a:	f04f 0200 	mov.w	r2, #0
 800aa3e:	f04f 0300 	mov.w	r3, #0
 800aa42:	f04f 0400 	mov.w	r4, #0
 800aa46:	0094      	lsls	r4, r2, #2
 800aa48:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800aa4c:	008b      	lsls	r3, r1, #2
 800aa4e:	461a      	mov	r2, r3
 800aa50:	4623      	mov	r3, r4
 800aa52:	4628      	mov	r0, r5
 800aa54:	4631      	mov	r1, r6
 800aa56:	f7f6 f917 	bl	8000c88 <__aeabi_uldivmod>
 800aa5a:	4603      	mov	r3, r0
 800aa5c:	460c      	mov	r4, r1
 800aa5e:	461a      	mov	r2, r3
 800aa60:	4b31      	ldr	r3, [pc, #196]	; (800ab28 <UART_SetConfig+0x3b4>)
 800aa62:	fba3 1302 	umull	r1, r3, r3, r2
 800aa66:	095b      	lsrs	r3, r3, #5
 800aa68:	2164      	movs	r1, #100	; 0x64
 800aa6a:	fb01 f303 	mul.w	r3, r1, r3
 800aa6e:	1ad3      	subs	r3, r2, r3
 800aa70:	011b      	lsls	r3, r3, #4
 800aa72:	3332      	adds	r3, #50	; 0x32
 800aa74:	4a2c      	ldr	r2, [pc, #176]	; (800ab28 <UART_SetConfig+0x3b4>)
 800aa76:	fba2 2303 	umull	r2, r3, r2, r3
 800aa7a:	095b      	lsrs	r3, r3, #5
 800aa7c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800aa80:	4498      	add	r8, r3
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	469b      	mov	fp, r3
 800aa86:	f04f 0c00 	mov.w	ip, #0
 800aa8a:	46d9      	mov	r9, fp
 800aa8c:	46e2      	mov	sl, ip
 800aa8e:	eb19 0309 	adds.w	r3, r9, r9
 800aa92:	eb4a 040a 	adc.w	r4, sl, sl
 800aa96:	4699      	mov	r9, r3
 800aa98:	46a2      	mov	sl, r4
 800aa9a:	eb19 090b 	adds.w	r9, r9, fp
 800aa9e:	eb4a 0a0c 	adc.w	sl, sl, ip
 800aaa2:	f04f 0100 	mov.w	r1, #0
 800aaa6:	f04f 0200 	mov.w	r2, #0
 800aaaa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800aaae:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800aab2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800aab6:	4689      	mov	r9, r1
 800aab8:	4692      	mov	sl, r2
 800aaba:	eb1b 0509 	adds.w	r5, fp, r9
 800aabe:	eb4c 060a 	adc.w	r6, ip, sl
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	685b      	ldr	r3, [r3, #4]
 800aac6:	4619      	mov	r1, r3
 800aac8:	f04f 0200 	mov.w	r2, #0
 800aacc:	f04f 0300 	mov.w	r3, #0
 800aad0:	f04f 0400 	mov.w	r4, #0
 800aad4:	0094      	lsls	r4, r2, #2
 800aad6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800aada:	008b      	lsls	r3, r1, #2
 800aadc:	461a      	mov	r2, r3
 800aade:	4623      	mov	r3, r4
 800aae0:	4628      	mov	r0, r5
 800aae2:	4631      	mov	r1, r6
 800aae4:	f7f6 f8d0 	bl	8000c88 <__aeabi_uldivmod>
 800aae8:	4603      	mov	r3, r0
 800aaea:	460c      	mov	r4, r1
 800aaec:	461a      	mov	r2, r3
 800aaee:	4b0e      	ldr	r3, [pc, #56]	; (800ab28 <UART_SetConfig+0x3b4>)
 800aaf0:	fba3 1302 	umull	r1, r3, r3, r2
 800aaf4:	095b      	lsrs	r3, r3, #5
 800aaf6:	2164      	movs	r1, #100	; 0x64
 800aaf8:	fb01 f303 	mul.w	r3, r1, r3
 800aafc:	1ad3      	subs	r3, r2, r3
 800aafe:	011b      	lsls	r3, r3, #4
 800ab00:	3332      	adds	r3, #50	; 0x32
 800ab02:	4a09      	ldr	r2, [pc, #36]	; (800ab28 <UART_SetConfig+0x3b4>)
 800ab04:	fba2 2303 	umull	r2, r3, r2, r3
 800ab08:	095b      	lsrs	r3, r3, #5
 800ab0a:	f003 020f 	and.w	r2, r3, #15
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	4442      	add	r2, r8
 800ab14:	609a      	str	r2, [r3, #8]
}
 800ab16:	bf00      	nop
 800ab18:	3714      	adds	r7, #20
 800ab1a:	46bd      	mov	sp, r7
 800ab1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab20:	40011000 	.word	0x40011000
 800ab24:	40011400 	.word	0x40011400
 800ab28:	51eb851f 	.word	0x51eb851f

0800ab2c <__errno>:
 800ab2c:	4b01      	ldr	r3, [pc, #4]	; (800ab34 <__errno+0x8>)
 800ab2e:	6818      	ldr	r0, [r3, #0]
 800ab30:	4770      	bx	lr
 800ab32:	bf00      	nop
 800ab34:	2000000c 	.word	0x2000000c

0800ab38 <__libc_init_array>:
 800ab38:	b570      	push	{r4, r5, r6, lr}
 800ab3a:	4e0d      	ldr	r6, [pc, #52]	; (800ab70 <__libc_init_array+0x38>)
 800ab3c:	4c0d      	ldr	r4, [pc, #52]	; (800ab74 <__libc_init_array+0x3c>)
 800ab3e:	1ba4      	subs	r4, r4, r6
 800ab40:	10a4      	asrs	r4, r4, #2
 800ab42:	2500      	movs	r5, #0
 800ab44:	42a5      	cmp	r5, r4
 800ab46:	d109      	bne.n	800ab5c <__libc_init_array+0x24>
 800ab48:	4e0b      	ldr	r6, [pc, #44]	; (800ab78 <__libc_init_array+0x40>)
 800ab4a:	4c0c      	ldr	r4, [pc, #48]	; (800ab7c <__libc_init_array+0x44>)
 800ab4c:	f005 fb0e 	bl	801016c <_init>
 800ab50:	1ba4      	subs	r4, r4, r6
 800ab52:	10a4      	asrs	r4, r4, #2
 800ab54:	2500      	movs	r5, #0
 800ab56:	42a5      	cmp	r5, r4
 800ab58:	d105      	bne.n	800ab66 <__libc_init_array+0x2e>
 800ab5a:	bd70      	pop	{r4, r5, r6, pc}
 800ab5c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ab60:	4798      	blx	r3
 800ab62:	3501      	adds	r5, #1
 800ab64:	e7ee      	b.n	800ab44 <__libc_init_array+0xc>
 800ab66:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ab6a:	4798      	blx	r3
 800ab6c:	3501      	adds	r5, #1
 800ab6e:	e7f2      	b.n	800ab56 <__libc_init_array+0x1e>
 800ab70:	080108c0 	.word	0x080108c0
 800ab74:	080108c0 	.word	0x080108c0
 800ab78:	080108c0 	.word	0x080108c0
 800ab7c:	080108c4 	.word	0x080108c4

0800ab80 <memcpy>:
 800ab80:	b510      	push	{r4, lr}
 800ab82:	1e43      	subs	r3, r0, #1
 800ab84:	440a      	add	r2, r1
 800ab86:	4291      	cmp	r1, r2
 800ab88:	d100      	bne.n	800ab8c <memcpy+0xc>
 800ab8a:	bd10      	pop	{r4, pc}
 800ab8c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ab90:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ab94:	e7f7      	b.n	800ab86 <memcpy+0x6>

0800ab96 <memset>:
 800ab96:	4402      	add	r2, r0
 800ab98:	4603      	mov	r3, r0
 800ab9a:	4293      	cmp	r3, r2
 800ab9c:	d100      	bne.n	800aba0 <memset+0xa>
 800ab9e:	4770      	bx	lr
 800aba0:	f803 1b01 	strb.w	r1, [r3], #1
 800aba4:	e7f9      	b.n	800ab9a <memset+0x4>

0800aba6 <__cvt>:
 800aba6:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800abaa:	ec55 4b10 	vmov	r4, r5, d0
 800abae:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800abb0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800abb4:	2d00      	cmp	r5, #0
 800abb6:	460e      	mov	r6, r1
 800abb8:	4691      	mov	r9, r2
 800abba:	4619      	mov	r1, r3
 800abbc:	bfb8      	it	lt
 800abbe:	4622      	movlt	r2, r4
 800abc0:	462b      	mov	r3, r5
 800abc2:	f027 0720 	bic.w	r7, r7, #32
 800abc6:	bfbb      	ittet	lt
 800abc8:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800abcc:	461d      	movlt	r5, r3
 800abce:	2300      	movge	r3, #0
 800abd0:	232d      	movlt	r3, #45	; 0x2d
 800abd2:	bfb8      	it	lt
 800abd4:	4614      	movlt	r4, r2
 800abd6:	2f46      	cmp	r7, #70	; 0x46
 800abd8:	700b      	strb	r3, [r1, #0]
 800abda:	d004      	beq.n	800abe6 <__cvt+0x40>
 800abdc:	2f45      	cmp	r7, #69	; 0x45
 800abde:	d100      	bne.n	800abe2 <__cvt+0x3c>
 800abe0:	3601      	adds	r6, #1
 800abe2:	2102      	movs	r1, #2
 800abe4:	e000      	b.n	800abe8 <__cvt+0x42>
 800abe6:	2103      	movs	r1, #3
 800abe8:	ab03      	add	r3, sp, #12
 800abea:	9301      	str	r3, [sp, #4]
 800abec:	ab02      	add	r3, sp, #8
 800abee:	9300      	str	r3, [sp, #0]
 800abf0:	4632      	mov	r2, r6
 800abf2:	4653      	mov	r3, sl
 800abf4:	ec45 4b10 	vmov	d0, r4, r5
 800abf8:	f001 feb2 	bl	800c960 <_dtoa_r>
 800abfc:	2f47      	cmp	r7, #71	; 0x47
 800abfe:	4680      	mov	r8, r0
 800ac00:	d102      	bne.n	800ac08 <__cvt+0x62>
 800ac02:	f019 0f01 	tst.w	r9, #1
 800ac06:	d026      	beq.n	800ac56 <__cvt+0xb0>
 800ac08:	2f46      	cmp	r7, #70	; 0x46
 800ac0a:	eb08 0906 	add.w	r9, r8, r6
 800ac0e:	d111      	bne.n	800ac34 <__cvt+0x8e>
 800ac10:	f898 3000 	ldrb.w	r3, [r8]
 800ac14:	2b30      	cmp	r3, #48	; 0x30
 800ac16:	d10a      	bne.n	800ac2e <__cvt+0x88>
 800ac18:	2200      	movs	r2, #0
 800ac1a:	2300      	movs	r3, #0
 800ac1c:	4620      	mov	r0, r4
 800ac1e:	4629      	mov	r1, r5
 800ac20:	f7f5 ff52 	bl	8000ac8 <__aeabi_dcmpeq>
 800ac24:	b918      	cbnz	r0, 800ac2e <__cvt+0x88>
 800ac26:	f1c6 0601 	rsb	r6, r6, #1
 800ac2a:	f8ca 6000 	str.w	r6, [sl]
 800ac2e:	f8da 3000 	ldr.w	r3, [sl]
 800ac32:	4499      	add	r9, r3
 800ac34:	2200      	movs	r2, #0
 800ac36:	2300      	movs	r3, #0
 800ac38:	4620      	mov	r0, r4
 800ac3a:	4629      	mov	r1, r5
 800ac3c:	f7f5 ff44 	bl	8000ac8 <__aeabi_dcmpeq>
 800ac40:	b938      	cbnz	r0, 800ac52 <__cvt+0xac>
 800ac42:	2230      	movs	r2, #48	; 0x30
 800ac44:	9b03      	ldr	r3, [sp, #12]
 800ac46:	454b      	cmp	r3, r9
 800ac48:	d205      	bcs.n	800ac56 <__cvt+0xb0>
 800ac4a:	1c59      	adds	r1, r3, #1
 800ac4c:	9103      	str	r1, [sp, #12]
 800ac4e:	701a      	strb	r2, [r3, #0]
 800ac50:	e7f8      	b.n	800ac44 <__cvt+0x9e>
 800ac52:	f8cd 900c 	str.w	r9, [sp, #12]
 800ac56:	9b03      	ldr	r3, [sp, #12]
 800ac58:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ac5a:	eba3 0308 	sub.w	r3, r3, r8
 800ac5e:	4640      	mov	r0, r8
 800ac60:	6013      	str	r3, [r2, #0]
 800ac62:	b004      	add	sp, #16
 800ac64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800ac68 <__exponent>:
 800ac68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ac6a:	2900      	cmp	r1, #0
 800ac6c:	4604      	mov	r4, r0
 800ac6e:	bfba      	itte	lt
 800ac70:	4249      	neglt	r1, r1
 800ac72:	232d      	movlt	r3, #45	; 0x2d
 800ac74:	232b      	movge	r3, #43	; 0x2b
 800ac76:	2909      	cmp	r1, #9
 800ac78:	f804 2b02 	strb.w	r2, [r4], #2
 800ac7c:	7043      	strb	r3, [r0, #1]
 800ac7e:	dd20      	ble.n	800acc2 <__exponent+0x5a>
 800ac80:	f10d 0307 	add.w	r3, sp, #7
 800ac84:	461f      	mov	r7, r3
 800ac86:	260a      	movs	r6, #10
 800ac88:	fb91 f5f6 	sdiv	r5, r1, r6
 800ac8c:	fb06 1115 	mls	r1, r6, r5, r1
 800ac90:	3130      	adds	r1, #48	; 0x30
 800ac92:	2d09      	cmp	r5, #9
 800ac94:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ac98:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800ac9c:	4629      	mov	r1, r5
 800ac9e:	dc09      	bgt.n	800acb4 <__exponent+0x4c>
 800aca0:	3130      	adds	r1, #48	; 0x30
 800aca2:	3b02      	subs	r3, #2
 800aca4:	f802 1c01 	strb.w	r1, [r2, #-1]
 800aca8:	42bb      	cmp	r3, r7
 800acaa:	4622      	mov	r2, r4
 800acac:	d304      	bcc.n	800acb8 <__exponent+0x50>
 800acae:	1a10      	subs	r0, r2, r0
 800acb0:	b003      	add	sp, #12
 800acb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800acb4:	4613      	mov	r3, r2
 800acb6:	e7e7      	b.n	800ac88 <__exponent+0x20>
 800acb8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800acbc:	f804 2b01 	strb.w	r2, [r4], #1
 800acc0:	e7f2      	b.n	800aca8 <__exponent+0x40>
 800acc2:	2330      	movs	r3, #48	; 0x30
 800acc4:	4419      	add	r1, r3
 800acc6:	7083      	strb	r3, [r0, #2]
 800acc8:	1d02      	adds	r2, r0, #4
 800acca:	70c1      	strb	r1, [r0, #3]
 800accc:	e7ef      	b.n	800acae <__exponent+0x46>
	...

0800acd0 <_printf_float>:
 800acd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acd4:	b08d      	sub	sp, #52	; 0x34
 800acd6:	460c      	mov	r4, r1
 800acd8:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800acdc:	4616      	mov	r6, r2
 800acde:	461f      	mov	r7, r3
 800ace0:	4605      	mov	r5, r0
 800ace2:	f003 f89b 	bl	800de1c <_localeconv_r>
 800ace6:	6803      	ldr	r3, [r0, #0]
 800ace8:	9304      	str	r3, [sp, #16]
 800acea:	4618      	mov	r0, r3
 800acec:	f7f5 fa70 	bl	80001d0 <strlen>
 800acf0:	2300      	movs	r3, #0
 800acf2:	930a      	str	r3, [sp, #40]	; 0x28
 800acf4:	f8d8 3000 	ldr.w	r3, [r8]
 800acf8:	9005      	str	r0, [sp, #20]
 800acfa:	3307      	adds	r3, #7
 800acfc:	f023 0307 	bic.w	r3, r3, #7
 800ad00:	f103 0208 	add.w	r2, r3, #8
 800ad04:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ad08:	f8d4 b000 	ldr.w	fp, [r4]
 800ad0c:	f8c8 2000 	str.w	r2, [r8]
 800ad10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad14:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800ad18:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800ad1c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ad20:	9307      	str	r3, [sp, #28]
 800ad22:	f8cd 8018 	str.w	r8, [sp, #24]
 800ad26:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ad2a:	4ba7      	ldr	r3, [pc, #668]	; (800afc8 <_printf_float+0x2f8>)
 800ad2c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ad30:	f7f5 fefc 	bl	8000b2c <__aeabi_dcmpun>
 800ad34:	bb70      	cbnz	r0, 800ad94 <_printf_float+0xc4>
 800ad36:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ad3a:	4ba3      	ldr	r3, [pc, #652]	; (800afc8 <_printf_float+0x2f8>)
 800ad3c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ad40:	f7f5 fed6 	bl	8000af0 <__aeabi_dcmple>
 800ad44:	bb30      	cbnz	r0, 800ad94 <_printf_float+0xc4>
 800ad46:	2200      	movs	r2, #0
 800ad48:	2300      	movs	r3, #0
 800ad4a:	4640      	mov	r0, r8
 800ad4c:	4649      	mov	r1, r9
 800ad4e:	f7f5 fec5 	bl	8000adc <__aeabi_dcmplt>
 800ad52:	b110      	cbz	r0, 800ad5a <_printf_float+0x8a>
 800ad54:	232d      	movs	r3, #45	; 0x2d
 800ad56:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ad5a:	4a9c      	ldr	r2, [pc, #624]	; (800afcc <_printf_float+0x2fc>)
 800ad5c:	4b9c      	ldr	r3, [pc, #624]	; (800afd0 <_printf_float+0x300>)
 800ad5e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800ad62:	bf8c      	ite	hi
 800ad64:	4690      	movhi	r8, r2
 800ad66:	4698      	movls	r8, r3
 800ad68:	2303      	movs	r3, #3
 800ad6a:	f02b 0204 	bic.w	r2, fp, #4
 800ad6e:	6123      	str	r3, [r4, #16]
 800ad70:	6022      	str	r2, [r4, #0]
 800ad72:	f04f 0900 	mov.w	r9, #0
 800ad76:	9700      	str	r7, [sp, #0]
 800ad78:	4633      	mov	r3, r6
 800ad7a:	aa0b      	add	r2, sp, #44	; 0x2c
 800ad7c:	4621      	mov	r1, r4
 800ad7e:	4628      	mov	r0, r5
 800ad80:	f000 f9e6 	bl	800b150 <_printf_common>
 800ad84:	3001      	adds	r0, #1
 800ad86:	f040 808d 	bne.w	800aea4 <_printf_float+0x1d4>
 800ad8a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ad8e:	b00d      	add	sp, #52	; 0x34
 800ad90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad94:	4642      	mov	r2, r8
 800ad96:	464b      	mov	r3, r9
 800ad98:	4640      	mov	r0, r8
 800ad9a:	4649      	mov	r1, r9
 800ad9c:	f7f5 fec6 	bl	8000b2c <__aeabi_dcmpun>
 800ada0:	b110      	cbz	r0, 800ada8 <_printf_float+0xd8>
 800ada2:	4a8c      	ldr	r2, [pc, #560]	; (800afd4 <_printf_float+0x304>)
 800ada4:	4b8c      	ldr	r3, [pc, #560]	; (800afd8 <_printf_float+0x308>)
 800ada6:	e7da      	b.n	800ad5e <_printf_float+0x8e>
 800ada8:	6861      	ldr	r1, [r4, #4]
 800adaa:	1c4b      	adds	r3, r1, #1
 800adac:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800adb0:	a80a      	add	r0, sp, #40	; 0x28
 800adb2:	d13e      	bne.n	800ae32 <_printf_float+0x162>
 800adb4:	2306      	movs	r3, #6
 800adb6:	6063      	str	r3, [r4, #4]
 800adb8:	2300      	movs	r3, #0
 800adba:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800adbe:	ab09      	add	r3, sp, #36	; 0x24
 800adc0:	9300      	str	r3, [sp, #0]
 800adc2:	ec49 8b10 	vmov	d0, r8, r9
 800adc6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800adca:	6022      	str	r2, [r4, #0]
 800adcc:	f8cd a004 	str.w	sl, [sp, #4]
 800add0:	6861      	ldr	r1, [r4, #4]
 800add2:	4628      	mov	r0, r5
 800add4:	f7ff fee7 	bl	800aba6 <__cvt>
 800add8:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800addc:	2b47      	cmp	r3, #71	; 0x47
 800adde:	4680      	mov	r8, r0
 800ade0:	d109      	bne.n	800adf6 <_printf_float+0x126>
 800ade2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ade4:	1cd8      	adds	r0, r3, #3
 800ade6:	db02      	blt.n	800adee <_printf_float+0x11e>
 800ade8:	6862      	ldr	r2, [r4, #4]
 800adea:	4293      	cmp	r3, r2
 800adec:	dd47      	ble.n	800ae7e <_printf_float+0x1ae>
 800adee:	f1aa 0a02 	sub.w	sl, sl, #2
 800adf2:	fa5f fa8a 	uxtb.w	sl, sl
 800adf6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800adfa:	9909      	ldr	r1, [sp, #36]	; 0x24
 800adfc:	d824      	bhi.n	800ae48 <_printf_float+0x178>
 800adfe:	3901      	subs	r1, #1
 800ae00:	4652      	mov	r2, sl
 800ae02:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ae06:	9109      	str	r1, [sp, #36]	; 0x24
 800ae08:	f7ff ff2e 	bl	800ac68 <__exponent>
 800ae0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ae0e:	1813      	adds	r3, r2, r0
 800ae10:	2a01      	cmp	r2, #1
 800ae12:	4681      	mov	r9, r0
 800ae14:	6123      	str	r3, [r4, #16]
 800ae16:	dc02      	bgt.n	800ae1e <_printf_float+0x14e>
 800ae18:	6822      	ldr	r2, [r4, #0]
 800ae1a:	07d1      	lsls	r1, r2, #31
 800ae1c:	d501      	bpl.n	800ae22 <_printf_float+0x152>
 800ae1e:	3301      	adds	r3, #1
 800ae20:	6123      	str	r3, [r4, #16]
 800ae22:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d0a5      	beq.n	800ad76 <_printf_float+0xa6>
 800ae2a:	232d      	movs	r3, #45	; 0x2d
 800ae2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ae30:	e7a1      	b.n	800ad76 <_printf_float+0xa6>
 800ae32:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800ae36:	f000 8177 	beq.w	800b128 <_printf_float+0x458>
 800ae3a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800ae3e:	d1bb      	bne.n	800adb8 <_printf_float+0xe8>
 800ae40:	2900      	cmp	r1, #0
 800ae42:	d1b9      	bne.n	800adb8 <_printf_float+0xe8>
 800ae44:	2301      	movs	r3, #1
 800ae46:	e7b6      	b.n	800adb6 <_printf_float+0xe6>
 800ae48:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800ae4c:	d119      	bne.n	800ae82 <_printf_float+0x1b2>
 800ae4e:	2900      	cmp	r1, #0
 800ae50:	6863      	ldr	r3, [r4, #4]
 800ae52:	dd0c      	ble.n	800ae6e <_printf_float+0x19e>
 800ae54:	6121      	str	r1, [r4, #16]
 800ae56:	b913      	cbnz	r3, 800ae5e <_printf_float+0x18e>
 800ae58:	6822      	ldr	r2, [r4, #0]
 800ae5a:	07d2      	lsls	r2, r2, #31
 800ae5c:	d502      	bpl.n	800ae64 <_printf_float+0x194>
 800ae5e:	3301      	adds	r3, #1
 800ae60:	440b      	add	r3, r1
 800ae62:	6123      	str	r3, [r4, #16]
 800ae64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae66:	65a3      	str	r3, [r4, #88]	; 0x58
 800ae68:	f04f 0900 	mov.w	r9, #0
 800ae6c:	e7d9      	b.n	800ae22 <_printf_float+0x152>
 800ae6e:	b913      	cbnz	r3, 800ae76 <_printf_float+0x1a6>
 800ae70:	6822      	ldr	r2, [r4, #0]
 800ae72:	07d0      	lsls	r0, r2, #31
 800ae74:	d501      	bpl.n	800ae7a <_printf_float+0x1aa>
 800ae76:	3302      	adds	r3, #2
 800ae78:	e7f3      	b.n	800ae62 <_printf_float+0x192>
 800ae7a:	2301      	movs	r3, #1
 800ae7c:	e7f1      	b.n	800ae62 <_printf_float+0x192>
 800ae7e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800ae82:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800ae86:	4293      	cmp	r3, r2
 800ae88:	db05      	blt.n	800ae96 <_printf_float+0x1c6>
 800ae8a:	6822      	ldr	r2, [r4, #0]
 800ae8c:	6123      	str	r3, [r4, #16]
 800ae8e:	07d1      	lsls	r1, r2, #31
 800ae90:	d5e8      	bpl.n	800ae64 <_printf_float+0x194>
 800ae92:	3301      	adds	r3, #1
 800ae94:	e7e5      	b.n	800ae62 <_printf_float+0x192>
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	bfd4      	ite	le
 800ae9a:	f1c3 0302 	rsble	r3, r3, #2
 800ae9e:	2301      	movgt	r3, #1
 800aea0:	4413      	add	r3, r2
 800aea2:	e7de      	b.n	800ae62 <_printf_float+0x192>
 800aea4:	6823      	ldr	r3, [r4, #0]
 800aea6:	055a      	lsls	r2, r3, #21
 800aea8:	d407      	bmi.n	800aeba <_printf_float+0x1ea>
 800aeaa:	6923      	ldr	r3, [r4, #16]
 800aeac:	4642      	mov	r2, r8
 800aeae:	4631      	mov	r1, r6
 800aeb0:	4628      	mov	r0, r5
 800aeb2:	47b8      	blx	r7
 800aeb4:	3001      	adds	r0, #1
 800aeb6:	d12b      	bne.n	800af10 <_printf_float+0x240>
 800aeb8:	e767      	b.n	800ad8a <_printf_float+0xba>
 800aeba:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800aebe:	f240 80dc 	bls.w	800b07a <_printf_float+0x3aa>
 800aec2:	2200      	movs	r2, #0
 800aec4:	2300      	movs	r3, #0
 800aec6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800aeca:	f7f5 fdfd 	bl	8000ac8 <__aeabi_dcmpeq>
 800aece:	2800      	cmp	r0, #0
 800aed0:	d033      	beq.n	800af3a <_printf_float+0x26a>
 800aed2:	2301      	movs	r3, #1
 800aed4:	4a41      	ldr	r2, [pc, #260]	; (800afdc <_printf_float+0x30c>)
 800aed6:	4631      	mov	r1, r6
 800aed8:	4628      	mov	r0, r5
 800aeda:	47b8      	blx	r7
 800aedc:	3001      	adds	r0, #1
 800aede:	f43f af54 	beq.w	800ad8a <_printf_float+0xba>
 800aee2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800aee6:	429a      	cmp	r2, r3
 800aee8:	db02      	blt.n	800aef0 <_printf_float+0x220>
 800aeea:	6823      	ldr	r3, [r4, #0]
 800aeec:	07d8      	lsls	r0, r3, #31
 800aeee:	d50f      	bpl.n	800af10 <_printf_float+0x240>
 800aef0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aef4:	4631      	mov	r1, r6
 800aef6:	4628      	mov	r0, r5
 800aef8:	47b8      	blx	r7
 800aefa:	3001      	adds	r0, #1
 800aefc:	f43f af45 	beq.w	800ad8a <_printf_float+0xba>
 800af00:	f04f 0800 	mov.w	r8, #0
 800af04:	f104 091a 	add.w	r9, r4, #26
 800af08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af0a:	3b01      	subs	r3, #1
 800af0c:	4543      	cmp	r3, r8
 800af0e:	dc09      	bgt.n	800af24 <_printf_float+0x254>
 800af10:	6823      	ldr	r3, [r4, #0]
 800af12:	079b      	lsls	r3, r3, #30
 800af14:	f100 8103 	bmi.w	800b11e <_printf_float+0x44e>
 800af18:	68e0      	ldr	r0, [r4, #12]
 800af1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800af1c:	4298      	cmp	r0, r3
 800af1e:	bfb8      	it	lt
 800af20:	4618      	movlt	r0, r3
 800af22:	e734      	b.n	800ad8e <_printf_float+0xbe>
 800af24:	2301      	movs	r3, #1
 800af26:	464a      	mov	r2, r9
 800af28:	4631      	mov	r1, r6
 800af2a:	4628      	mov	r0, r5
 800af2c:	47b8      	blx	r7
 800af2e:	3001      	adds	r0, #1
 800af30:	f43f af2b 	beq.w	800ad8a <_printf_float+0xba>
 800af34:	f108 0801 	add.w	r8, r8, #1
 800af38:	e7e6      	b.n	800af08 <_printf_float+0x238>
 800af3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	dc2b      	bgt.n	800af98 <_printf_float+0x2c8>
 800af40:	2301      	movs	r3, #1
 800af42:	4a26      	ldr	r2, [pc, #152]	; (800afdc <_printf_float+0x30c>)
 800af44:	4631      	mov	r1, r6
 800af46:	4628      	mov	r0, r5
 800af48:	47b8      	blx	r7
 800af4a:	3001      	adds	r0, #1
 800af4c:	f43f af1d 	beq.w	800ad8a <_printf_float+0xba>
 800af50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af52:	b923      	cbnz	r3, 800af5e <_printf_float+0x28e>
 800af54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af56:	b913      	cbnz	r3, 800af5e <_printf_float+0x28e>
 800af58:	6823      	ldr	r3, [r4, #0]
 800af5a:	07d9      	lsls	r1, r3, #31
 800af5c:	d5d8      	bpl.n	800af10 <_printf_float+0x240>
 800af5e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800af62:	4631      	mov	r1, r6
 800af64:	4628      	mov	r0, r5
 800af66:	47b8      	blx	r7
 800af68:	3001      	adds	r0, #1
 800af6a:	f43f af0e 	beq.w	800ad8a <_printf_float+0xba>
 800af6e:	f04f 0900 	mov.w	r9, #0
 800af72:	f104 0a1a 	add.w	sl, r4, #26
 800af76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af78:	425b      	negs	r3, r3
 800af7a:	454b      	cmp	r3, r9
 800af7c:	dc01      	bgt.n	800af82 <_printf_float+0x2b2>
 800af7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af80:	e794      	b.n	800aeac <_printf_float+0x1dc>
 800af82:	2301      	movs	r3, #1
 800af84:	4652      	mov	r2, sl
 800af86:	4631      	mov	r1, r6
 800af88:	4628      	mov	r0, r5
 800af8a:	47b8      	blx	r7
 800af8c:	3001      	adds	r0, #1
 800af8e:	f43f aefc 	beq.w	800ad8a <_printf_float+0xba>
 800af92:	f109 0901 	add.w	r9, r9, #1
 800af96:	e7ee      	b.n	800af76 <_printf_float+0x2a6>
 800af98:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800af9a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800af9c:	429a      	cmp	r2, r3
 800af9e:	bfa8      	it	ge
 800afa0:	461a      	movge	r2, r3
 800afa2:	2a00      	cmp	r2, #0
 800afa4:	4691      	mov	r9, r2
 800afa6:	dd07      	ble.n	800afb8 <_printf_float+0x2e8>
 800afa8:	4613      	mov	r3, r2
 800afaa:	4631      	mov	r1, r6
 800afac:	4642      	mov	r2, r8
 800afae:	4628      	mov	r0, r5
 800afb0:	47b8      	blx	r7
 800afb2:	3001      	adds	r0, #1
 800afb4:	f43f aee9 	beq.w	800ad8a <_printf_float+0xba>
 800afb8:	f104 031a 	add.w	r3, r4, #26
 800afbc:	f04f 0b00 	mov.w	fp, #0
 800afc0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800afc4:	9306      	str	r3, [sp, #24]
 800afc6:	e015      	b.n	800aff4 <_printf_float+0x324>
 800afc8:	7fefffff 	.word	0x7fefffff
 800afcc:	08010554 	.word	0x08010554
 800afd0:	08010550 	.word	0x08010550
 800afd4:	0801055c 	.word	0x0801055c
 800afd8:	08010558 	.word	0x08010558
 800afdc:	08010560 	.word	0x08010560
 800afe0:	2301      	movs	r3, #1
 800afe2:	9a06      	ldr	r2, [sp, #24]
 800afe4:	4631      	mov	r1, r6
 800afe6:	4628      	mov	r0, r5
 800afe8:	47b8      	blx	r7
 800afea:	3001      	adds	r0, #1
 800afec:	f43f aecd 	beq.w	800ad8a <_printf_float+0xba>
 800aff0:	f10b 0b01 	add.w	fp, fp, #1
 800aff4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800aff8:	ebaa 0309 	sub.w	r3, sl, r9
 800affc:	455b      	cmp	r3, fp
 800affe:	dcef      	bgt.n	800afe0 <_printf_float+0x310>
 800b000:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b004:	429a      	cmp	r2, r3
 800b006:	44d0      	add	r8, sl
 800b008:	db15      	blt.n	800b036 <_printf_float+0x366>
 800b00a:	6823      	ldr	r3, [r4, #0]
 800b00c:	07da      	lsls	r2, r3, #31
 800b00e:	d412      	bmi.n	800b036 <_printf_float+0x366>
 800b010:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b012:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b014:	eba3 020a 	sub.w	r2, r3, sl
 800b018:	eba3 0a01 	sub.w	sl, r3, r1
 800b01c:	4592      	cmp	sl, r2
 800b01e:	bfa8      	it	ge
 800b020:	4692      	movge	sl, r2
 800b022:	f1ba 0f00 	cmp.w	sl, #0
 800b026:	dc0e      	bgt.n	800b046 <_printf_float+0x376>
 800b028:	f04f 0800 	mov.w	r8, #0
 800b02c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b030:	f104 091a 	add.w	r9, r4, #26
 800b034:	e019      	b.n	800b06a <_printf_float+0x39a>
 800b036:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b03a:	4631      	mov	r1, r6
 800b03c:	4628      	mov	r0, r5
 800b03e:	47b8      	blx	r7
 800b040:	3001      	adds	r0, #1
 800b042:	d1e5      	bne.n	800b010 <_printf_float+0x340>
 800b044:	e6a1      	b.n	800ad8a <_printf_float+0xba>
 800b046:	4653      	mov	r3, sl
 800b048:	4642      	mov	r2, r8
 800b04a:	4631      	mov	r1, r6
 800b04c:	4628      	mov	r0, r5
 800b04e:	47b8      	blx	r7
 800b050:	3001      	adds	r0, #1
 800b052:	d1e9      	bne.n	800b028 <_printf_float+0x358>
 800b054:	e699      	b.n	800ad8a <_printf_float+0xba>
 800b056:	2301      	movs	r3, #1
 800b058:	464a      	mov	r2, r9
 800b05a:	4631      	mov	r1, r6
 800b05c:	4628      	mov	r0, r5
 800b05e:	47b8      	blx	r7
 800b060:	3001      	adds	r0, #1
 800b062:	f43f ae92 	beq.w	800ad8a <_printf_float+0xba>
 800b066:	f108 0801 	add.w	r8, r8, #1
 800b06a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b06e:	1a9b      	subs	r3, r3, r2
 800b070:	eba3 030a 	sub.w	r3, r3, sl
 800b074:	4543      	cmp	r3, r8
 800b076:	dcee      	bgt.n	800b056 <_printf_float+0x386>
 800b078:	e74a      	b.n	800af10 <_printf_float+0x240>
 800b07a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b07c:	2a01      	cmp	r2, #1
 800b07e:	dc01      	bgt.n	800b084 <_printf_float+0x3b4>
 800b080:	07db      	lsls	r3, r3, #31
 800b082:	d53a      	bpl.n	800b0fa <_printf_float+0x42a>
 800b084:	2301      	movs	r3, #1
 800b086:	4642      	mov	r2, r8
 800b088:	4631      	mov	r1, r6
 800b08a:	4628      	mov	r0, r5
 800b08c:	47b8      	blx	r7
 800b08e:	3001      	adds	r0, #1
 800b090:	f43f ae7b 	beq.w	800ad8a <_printf_float+0xba>
 800b094:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b098:	4631      	mov	r1, r6
 800b09a:	4628      	mov	r0, r5
 800b09c:	47b8      	blx	r7
 800b09e:	3001      	adds	r0, #1
 800b0a0:	f108 0801 	add.w	r8, r8, #1
 800b0a4:	f43f ae71 	beq.w	800ad8a <_printf_float+0xba>
 800b0a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b0aa:	2200      	movs	r2, #0
 800b0ac:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 800b0b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b0b4:	2300      	movs	r3, #0
 800b0b6:	f7f5 fd07 	bl	8000ac8 <__aeabi_dcmpeq>
 800b0ba:	b9c8      	cbnz	r0, 800b0f0 <_printf_float+0x420>
 800b0bc:	4653      	mov	r3, sl
 800b0be:	4642      	mov	r2, r8
 800b0c0:	4631      	mov	r1, r6
 800b0c2:	4628      	mov	r0, r5
 800b0c4:	47b8      	blx	r7
 800b0c6:	3001      	adds	r0, #1
 800b0c8:	d10e      	bne.n	800b0e8 <_printf_float+0x418>
 800b0ca:	e65e      	b.n	800ad8a <_printf_float+0xba>
 800b0cc:	2301      	movs	r3, #1
 800b0ce:	4652      	mov	r2, sl
 800b0d0:	4631      	mov	r1, r6
 800b0d2:	4628      	mov	r0, r5
 800b0d4:	47b8      	blx	r7
 800b0d6:	3001      	adds	r0, #1
 800b0d8:	f43f ae57 	beq.w	800ad8a <_printf_float+0xba>
 800b0dc:	f108 0801 	add.w	r8, r8, #1
 800b0e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b0e2:	3b01      	subs	r3, #1
 800b0e4:	4543      	cmp	r3, r8
 800b0e6:	dcf1      	bgt.n	800b0cc <_printf_float+0x3fc>
 800b0e8:	464b      	mov	r3, r9
 800b0ea:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b0ee:	e6de      	b.n	800aeae <_printf_float+0x1de>
 800b0f0:	f04f 0800 	mov.w	r8, #0
 800b0f4:	f104 0a1a 	add.w	sl, r4, #26
 800b0f8:	e7f2      	b.n	800b0e0 <_printf_float+0x410>
 800b0fa:	2301      	movs	r3, #1
 800b0fc:	e7df      	b.n	800b0be <_printf_float+0x3ee>
 800b0fe:	2301      	movs	r3, #1
 800b100:	464a      	mov	r2, r9
 800b102:	4631      	mov	r1, r6
 800b104:	4628      	mov	r0, r5
 800b106:	47b8      	blx	r7
 800b108:	3001      	adds	r0, #1
 800b10a:	f43f ae3e 	beq.w	800ad8a <_printf_float+0xba>
 800b10e:	f108 0801 	add.w	r8, r8, #1
 800b112:	68e3      	ldr	r3, [r4, #12]
 800b114:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b116:	1a9b      	subs	r3, r3, r2
 800b118:	4543      	cmp	r3, r8
 800b11a:	dcf0      	bgt.n	800b0fe <_printf_float+0x42e>
 800b11c:	e6fc      	b.n	800af18 <_printf_float+0x248>
 800b11e:	f04f 0800 	mov.w	r8, #0
 800b122:	f104 0919 	add.w	r9, r4, #25
 800b126:	e7f4      	b.n	800b112 <_printf_float+0x442>
 800b128:	2900      	cmp	r1, #0
 800b12a:	f43f ae8b 	beq.w	800ae44 <_printf_float+0x174>
 800b12e:	2300      	movs	r3, #0
 800b130:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800b134:	ab09      	add	r3, sp, #36	; 0x24
 800b136:	9300      	str	r3, [sp, #0]
 800b138:	ec49 8b10 	vmov	d0, r8, r9
 800b13c:	6022      	str	r2, [r4, #0]
 800b13e:	f8cd a004 	str.w	sl, [sp, #4]
 800b142:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b146:	4628      	mov	r0, r5
 800b148:	f7ff fd2d 	bl	800aba6 <__cvt>
 800b14c:	4680      	mov	r8, r0
 800b14e:	e648      	b.n	800ade2 <_printf_float+0x112>

0800b150 <_printf_common>:
 800b150:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b154:	4691      	mov	r9, r2
 800b156:	461f      	mov	r7, r3
 800b158:	688a      	ldr	r2, [r1, #8]
 800b15a:	690b      	ldr	r3, [r1, #16]
 800b15c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b160:	4293      	cmp	r3, r2
 800b162:	bfb8      	it	lt
 800b164:	4613      	movlt	r3, r2
 800b166:	f8c9 3000 	str.w	r3, [r9]
 800b16a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b16e:	4606      	mov	r6, r0
 800b170:	460c      	mov	r4, r1
 800b172:	b112      	cbz	r2, 800b17a <_printf_common+0x2a>
 800b174:	3301      	adds	r3, #1
 800b176:	f8c9 3000 	str.w	r3, [r9]
 800b17a:	6823      	ldr	r3, [r4, #0]
 800b17c:	0699      	lsls	r1, r3, #26
 800b17e:	bf42      	ittt	mi
 800b180:	f8d9 3000 	ldrmi.w	r3, [r9]
 800b184:	3302      	addmi	r3, #2
 800b186:	f8c9 3000 	strmi.w	r3, [r9]
 800b18a:	6825      	ldr	r5, [r4, #0]
 800b18c:	f015 0506 	ands.w	r5, r5, #6
 800b190:	d107      	bne.n	800b1a2 <_printf_common+0x52>
 800b192:	f104 0a19 	add.w	sl, r4, #25
 800b196:	68e3      	ldr	r3, [r4, #12]
 800b198:	f8d9 2000 	ldr.w	r2, [r9]
 800b19c:	1a9b      	subs	r3, r3, r2
 800b19e:	42ab      	cmp	r3, r5
 800b1a0:	dc28      	bgt.n	800b1f4 <_printf_common+0xa4>
 800b1a2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800b1a6:	6822      	ldr	r2, [r4, #0]
 800b1a8:	3300      	adds	r3, #0
 800b1aa:	bf18      	it	ne
 800b1ac:	2301      	movne	r3, #1
 800b1ae:	0692      	lsls	r2, r2, #26
 800b1b0:	d42d      	bmi.n	800b20e <_printf_common+0xbe>
 800b1b2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b1b6:	4639      	mov	r1, r7
 800b1b8:	4630      	mov	r0, r6
 800b1ba:	47c0      	blx	r8
 800b1bc:	3001      	adds	r0, #1
 800b1be:	d020      	beq.n	800b202 <_printf_common+0xb2>
 800b1c0:	6823      	ldr	r3, [r4, #0]
 800b1c2:	68e5      	ldr	r5, [r4, #12]
 800b1c4:	f8d9 2000 	ldr.w	r2, [r9]
 800b1c8:	f003 0306 	and.w	r3, r3, #6
 800b1cc:	2b04      	cmp	r3, #4
 800b1ce:	bf08      	it	eq
 800b1d0:	1aad      	subeq	r5, r5, r2
 800b1d2:	68a3      	ldr	r3, [r4, #8]
 800b1d4:	6922      	ldr	r2, [r4, #16]
 800b1d6:	bf0c      	ite	eq
 800b1d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b1dc:	2500      	movne	r5, #0
 800b1de:	4293      	cmp	r3, r2
 800b1e0:	bfc4      	itt	gt
 800b1e2:	1a9b      	subgt	r3, r3, r2
 800b1e4:	18ed      	addgt	r5, r5, r3
 800b1e6:	f04f 0900 	mov.w	r9, #0
 800b1ea:	341a      	adds	r4, #26
 800b1ec:	454d      	cmp	r5, r9
 800b1ee:	d11a      	bne.n	800b226 <_printf_common+0xd6>
 800b1f0:	2000      	movs	r0, #0
 800b1f2:	e008      	b.n	800b206 <_printf_common+0xb6>
 800b1f4:	2301      	movs	r3, #1
 800b1f6:	4652      	mov	r2, sl
 800b1f8:	4639      	mov	r1, r7
 800b1fa:	4630      	mov	r0, r6
 800b1fc:	47c0      	blx	r8
 800b1fe:	3001      	adds	r0, #1
 800b200:	d103      	bne.n	800b20a <_printf_common+0xba>
 800b202:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b206:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b20a:	3501      	adds	r5, #1
 800b20c:	e7c3      	b.n	800b196 <_printf_common+0x46>
 800b20e:	18e1      	adds	r1, r4, r3
 800b210:	1c5a      	adds	r2, r3, #1
 800b212:	2030      	movs	r0, #48	; 0x30
 800b214:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b218:	4422      	add	r2, r4
 800b21a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b21e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b222:	3302      	adds	r3, #2
 800b224:	e7c5      	b.n	800b1b2 <_printf_common+0x62>
 800b226:	2301      	movs	r3, #1
 800b228:	4622      	mov	r2, r4
 800b22a:	4639      	mov	r1, r7
 800b22c:	4630      	mov	r0, r6
 800b22e:	47c0      	blx	r8
 800b230:	3001      	adds	r0, #1
 800b232:	d0e6      	beq.n	800b202 <_printf_common+0xb2>
 800b234:	f109 0901 	add.w	r9, r9, #1
 800b238:	e7d8      	b.n	800b1ec <_printf_common+0x9c>
	...

0800b23c <_printf_i>:
 800b23c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b240:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800b244:	460c      	mov	r4, r1
 800b246:	7e09      	ldrb	r1, [r1, #24]
 800b248:	b085      	sub	sp, #20
 800b24a:	296e      	cmp	r1, #110	; 0x6e
 800b24c:	4617      	mov	r7, r2
 800b24e:	4606      	mov	r6, r0
 800b250:	4698      	mov	r8, r3
 800b252:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b254:	f000 80b3 	beq.w	800b3be <_printf_i+0x182>
 800b258:	d822      	bhi.n	800b2a0 <_printf_i+0x64>
 800b25a:	2963      	cmp	r1, #99	; 0x63
 800b25c:	d036      	beq.n	800b2cc <_printf_i+0x90>
 800b25e:	d80a      	bhi.n	800b276 <_printf_i+0x3a>
 800b260:	2900      	cmp	r1, #0
 800b262:	f000 80b9 	beq.w	800b3d8 <_printf_i+0x19c>
 800b266:	2958      	cmp	r1, #88	; 0x58
 800b268:	f000 8083 	beq.w	800b372 <_printf_i+0x136>
 800b26c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b270:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800b274:	e032      	b.n	800b2dc <_printf_i+0xa0>
 800b276:	2964      	cmp	r1, #100	; 0x64
 800b278:	d001      	beq.n	800b27e <_printf_i+0x42>
 800b27a:	2969      	cmp	r1, #105	; 0x69
 800b27c:	d1f6      	bne.n	800b26c <_printf_i+0x30>
 800b27e:	6820      	ldr	r0, [r4, #0]
 800b280:	6813      	ldr	r3, [r2, #0]
 800b282:	0605      	lsls	r5, r0, #24
 800b284:	f103 0104 	add.w	r1, r3, #4
 800b288:	d52a      	bpl.n	800b2e0 <_printf_i+0xa4>
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	6011      	str	r1, [r2, #0]
 800b28e:	2b00      	cmp	r3, #0
 800b290:	da03      	bge.n	800b29a <_printf_i+0x5e>
 800b292:	222d      	movs	r2, #45	; 0x2d
 800b294:	425b      	negs	r3, r3
 800b296:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800b29a:	486f      	ldr	r0, [pc, #444]	; (800b458 <_printf_i+0x21c>)
 800b29c:	220a      	movs	r2, #10
 800b29e:	e039      	b.n	800b314 <_printf_i+0xd8>
 800b2a0:	2973      	cmp	r1, #115	; 0x73
 800b2a2:	f000 809d 	beq.w	800b3e0 <_printf_i+0x1a4>
 800b2a6:	d808      	bhi.n	800b2ba <_printf_i+0x7e>
 800b2a8:	296f      	cmp	r1, #111	; 0x6f
 800b2aa:	d020      	beq.n	800b2ee <_printf_i+0xb2>
 800b2ac:	2970      	cmp	r1, #112	; 0x70
 800b2ae:	d1dd      	bne.n	800b26c <_printf_i+0x30>
 800b2b0:	6823      	ldr	r3, [r4, #0]
 800b2b2:	f043 0320 	orr.w	r3, r3, #32
 800b2b6:	6023      	str	r3, [r4, #0]
 800b2b8:	e003      	b.n	800b2c2 <_printf_i+0x86>
 800b2ba:	2975      	cmp	r1, #117	; 0x75
 800b2bc:	d017      	beq.n	800b2ee <_printf_i+0xb2>
 800b2be:	2978      	cmp	r1, #120	; 0x78
 800b2c0:	d1d4      	bne.n	800b26c <_printf_i+0x30>
 800b2c2:	2378      	movs	r3, #120	; 0x78
 800b2c4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b2c8:	4864      	ldr	r0, [pc, #400]	; (800b45c <_printf_i+0x220>)
 800b2ca:	e055      	b.n	800b378 <_printf_i+0x13c>
 800b2cc:	6813      	ldr	r3, [r2, #0]
 800b2ce:	1d19      	adds	r1, r3, #4
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	6011      	str	r1, [r2, #0]
 800b2d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b2d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b2dc:	2301      	movs	r3, #1
 800b2de:	e08c      	b.n	800b3fa <_printf_i+0x1be>
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	6011      	str	r1, [r2, #0]
 800b2e4:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b2e8:	bf18      	it	ne
 800b2ea:	b21b      	sxthne	r3, r3
 800b2ec:	e7cf      	b.n	800b28e <_printf_i+0x52>
 800b2ee:	6813      	ldr	r3, [r2, #0]
 800b2f0:	6825      	ldr	r5, [r4, #0]
 800b2f2:	1d18      	adds	r0, r3, #4
 800b2f4:	6010      	str	r0, [r2, #0]
 800b2f6:	0628      	lsls	r0, r5, #24
 800b2f8:	d501      	bpl.n	800b2fe <_printf_i+0xc2>
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	e002      	b.n	800b304 <_printf_i+0xc8>
 800b2fe:	0668      	lsls	r0, r5, #25
 800b300:	d5fb      	bpl.n	800b2fa <_printf_i+0xbe>
 800b302:	881b      	ldrh	r3, [r3, #0]
 800b304:	4854      	ldr	r0, [pc, #336]	; (800b458 <_printf_i+0x21c>)
 800b306:	296f      	cmp	r1, #111	; 0x6f
 800b308:	bf14      	ite	ne
 800b30a:	220a      	movne	r2, #10
 800b30c:	2208      	moveq	r2, #8
 800b30e:	2100      	movs	r1, #0
 800b310:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b314:	6865      	ldr	r5, [r4, #4]
 800b316:	60a5      	str	r5, [r4, #8]
 800b318:	2d00      	cmp	r5, #0
 800b31a:	f2c0 8095 	blt.w	800b448 <_printf_i+0x20c>
 800b31e:	6821      	ldr	r1, [r4, #0]
 800b320:	f021 0104 	bic.w	r1, r1, #4
 800b324:	6021      	str	r1, [r4, #0]
 800b326:	2b00      	cmp	r3, #0
 800b328:	d13d      	bne.n	800b3a6 <_printf_i+0x16a>
 800b32a:	2d00      	cmp	r5, #0
 800b32c:	f040 808e 	bne.w	800b44c <_printf_i+0x210>
 800b330:	4665      	mov	r5, ip
 800b332:	2a08      	cmp	r2, #8
 800b334:	d10b      	bne.n	800b34e <_printf_i+0x112>
 800b336:	6823      	ldr	r3, [r4, #0]
 800b338:	07db      	lsls	r3, r3, #31
 800b33a:	d508      	bpl.n	800b34e <_printf_i+0x112>
 800b33c:	6923      	ldr	r3, [r4, #16]
 800b33e:	6862      	ldr	r2, [r4, #4]
 800b340:	429a      	cmp	r2, r3
 800b342:	bfde      	ittt	le
 800b344:	2330      	movle	r3, #48	; 0x30
 800b346:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b34a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800b34e:	ebac 0305 	sub.w	r3, ip, r5
 800b352:	6123      	str	r3, [r4, #16]
 800b354:	f8cd 8000 	str.w	r8, [sp]
 800b358:	463b      	mov	r3, r7
 800b35a:	aa03      	add	r2, sp, #12
 800b35c:	4621      	mov	r1, r4
 800b35e:	4630      	mov	r0, r6
 800b360:	f7ff fef6 	bl	800b150 <_printf_common>
 800b364:	3001      	adds	r0, #1
 800b366:	d14d      	bne.n	800b404 <_printf_i+0x1c8>
 800b368:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b36c:	b005      	add	sp, #20
 800b36e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b372:	4839      	ldr	r0, [pc, #228]	; (800b458 <_printf_i+0x21c>)
 800b374:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800b378:	6813      	ldr	r3, [r2, #0]
 800b37a:	6821      	ldr	r1, [r4, #0]
 800b37c:	1d1d      	adds	r5, r3, #4
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	6015      	str	r5, [r2, #0]
 800b382:	060a      	lsls	r2, r1, #24
 800b384:	d50b      	bpl.n	800b39e <_printf_i+0x162>
 800b386:	07ca      	lsls	r2, r1, #31
 800b388:	bf44      	itt	mi
 800b38a:	f041 0120 	orrmi.w	r1, r1, #32
 800b38e:	6021      	strmi	r1, [r4, #0]
 800b390:	b91b      	cbnz	r3, 800b39a <_printf_i+0x15e>
 800b392:	6822      	ldr	r2, [r4, #0]
 800b394:	f022 0220 	bic.w	r2, r2, #32
 800b398:	6022      	str	r2, [r4, #0]
 800b39a:	2210      	movs	r2, #16
 800b39c:	e7b7      	b.n	800b30e <_printf_i+0xd2>
 800b39e:	064d      	lsls	r5, r1, #25
 800b3a0:	bf48      	it	mi
 800b3a2:	b29b      	uxthmi	r3, r3
 800b3a4:	e7ef      	b.n	800b386 <_printf_i+0x14a>
 800b3a6:	4665      	mov	r5, ip
 800b3a8:	fbb3 f1f2 	udiv	r1, r3, r2
 800b3ac:	fb02 3311 	mls	r3, r2, r1, r3
 800b3b0:	5cc3      	ldrb	r3, [r0, r3]
 800b3b2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800b3b6:	460b      	mov	r3, r1
 800b3b8:	2900      	cmp	r1, #0
 800b3ba:	d1f5      	bne.n	800b3a8 <_printf_i+0x16c>
 800b3bc:	e7b9      	b.n	800b332 <_printf_i+0xf6>
 800b3be:	6813      	ldr	r3, [r2, #0]
 800b3c0:	6825      	ldr	r5, [r4, #0]
 800b3c2:	6961      	ldr	r1, [r4, #20]
 800b3c4:	1d18      	adds	r0, r3, #4
 800b3c6:	6010      	str	r0, [r2, #0]
 800b3c8:	0628      	lsls	r0, r5, #24
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	d501      	bpl.n	800b3d2 <_printf_i+0x196>
 800b3ce:	6019      	str	r1, [r3, #0]
 800b3d0:	e002      	b.n	800b3d8 <_printf_i+0x19c>
 800b3d2:	066a      	lsls	r2, r5, #25
 800b3d4:	d5fb      	bpl.n	800b3ce <_printf_i+0x192>
 800b3d6:	8019      	strh	r1, [r3, #0]
 800b3d8:	2300      	movs	r3, #0
 800b3da:	6123      	str	r3, [r4, #16]
 800b3dc:	4665      	mov	r5, ip
 800b3de:	e7b9      	b.n	800b354 <_printf_i+0x118>
 800b3e0:	6813      	ldr	r3, [r2, #0]
 800b3e2:	1d19      	adds	r1, r3, #4
 800b3e4:	6011      	str	r1, [r2, #0]
 800b3e6:	681d      	ldr	r5, [r3, #0]
 800b3e8:	6862      	ldr	r2, [r4, #4]
 800b3ea:	2100      	movs	r1, #0
 800b3ec:	4628      	mov	r0, r5
 800b3ee:	f7f4 fef7 	bl	80001e0 <memchr>
 800b3f2:	b108      	cbz	r0, 800b3f8 <_printf_i+0x1bc>
 800b3f4:	1b40      	subs	r0, r0, r5
 800b3f6:	6060      	str	r0, [r4, #4]
 800b3f8:	6863      	ldr	r3, [r4, #4]
 800b3fa:	6123      	str	r3, [r4, #16]
 800b3fc:	2300      	movs	r3, #0
 800b3fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b402:	e7a7      	b.n	800b354 <_printf_i+0x118>
 800b404:	6923      	ldr	r3, [r4, #16]
 800b406:	462a      	mov	r2, r5
 800b408:	4639      	mov	r1, r7
 800b40a:	4630      	mov	r0, r6
 800b40c:	47c0      	blx	r8
 800b40e:	3001      	adds	r0, #1
 800b410:	d0aa      	beq.n	800b368 <_printf_i+0x12c>
 800b412:	6823      	ldr	r3, [r4, #0]
 800b414:	079b      	lsls	r3, r3, #30
 800b416:	d413      	bmi.n	800b440 <_printf_i+0x204>
 800b418:	68e0      	ldr	r0, [r4, #12]
 800b41a:	9b03      	ldr	r3, [sp, #12]
 800b41c:	4298      	cmp	r0, r3
 800b41e:	bfb8      	it	lt
 800b420:	4618      	movlt	r0, r3
 800b422:	e7a3      	b.n	800b36c <_printf_i+0x130>
 800b424:	2301      	movs	r3, #1
 800b426:	464a      	mov	r2, r9
 800b428:	4639      	mov	r1, r7
 800b42a:	4630      	mov	r0, r6
 800b42c:	47c0      	blx	r8
 800b42e:	3001      	adds	r0, #1
 800b430:	d09a      	beq.n	800b368 <_printf_i+0x12c>
 800b432:	3501      	adds	r5, #1
 800b434:	68e3      	ldr	r3, [r4, #12]
 800b436:	9a03      	ldr	r2, [sp, #12]
 800b438:	1a9b      	subs	r3, r3, r2
 800b43a:	42ab      	cmp	r3, r5
 800b43c:	dcf2      	bgt.n	800b424 <_printf_i+0x1e8>
 800b43e:	e7eb      	b.n	800b418 <_printf_i+0x1dc>
 800b440:	2500      	movs	r5, #0
 800b442:	f104 0919 	add.w	r9, r4, #25
 800b446:	e7f5      	b.n	800b434 <_printf_i+0x1f8>
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d1ac      	bne.n	800b3a6 <_printf_i+0x16a>
 800b44c:	7803      	ldrb	r3, [r0, #0]
 800b44e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b452:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b456:	e76c      	b.n	800b332 <_printf_i+0xf6>
 800b458:	08010562 	.word	0x08010562
 800b45c:	08010573 	.word	0x08010573

0800b460 <_scanf_float>:
 800b460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b464:	469a      	mov	sl, r3
 800b466:	688b      	ldr	r3, [r1, #8]
 800b468:	4616      	mov	r6, r2
 800b46a:	1e5a      	subs	r2, r3, #1
 800b46c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800b470:	b087      	sub	sp, #28
 800b472:	bf83      	ittte	hi
 800b474:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800b478:	189b      	addhi	r3, r3, r2
 800b47a:	9301      	strhi	r3, [sp, #4]
 800b47c:	2300      	movls	r3, #0
 800b47e:	bf86      	itte	hi
 800b480:	f240 135d 	movwhi	r3, #349	; 0x15d
 800b484:	608b      	strhi	r3, [r1, #8]
 800b486:	9301      	strls	r3, [sp, #4]
 800b488:	680b      	ldr	r3, [r1, #0]
 800b48a:	4688      	mov	r8, r1
 800b48c:	f04f 0b00 	mov.w	fp, #0
 800b490:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800b494:	f848 3b1c 	str.w	r3, [r8], #28
 800b498:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800b49c:	4607      	mov	r7, r0
 800b49e:	460c      	mov	r4, r1
 800b4a0:	4645      	mov	r5, r8
 800b4a2:	465a      	mov	r2, fp
 800b4a4:	46d9      	mov	r9, fp
 800b4a6:	f8cd b008 	str.w	fp, [sp, #8]
 800b4aa:	68a1      	ldr	r1, [r4, #8]
 800b4ac:	b181      	cbz	r1, 800b4d0 <_scanf_float+0x70>
 800b4ae:	6833      	ldr	r3, [r6, #0]
 800b4b0:	781b      	ldrb	r3, [r3, #0]
 800b4b2:	2b49      	cmp	r3, #73	; 0x49
 800b4b4:	d071      	beq.n	800b59a <_scanf_float+0x13a>
 800b4b6:	d84d      	bhi.n	800b554 <_scanf_float+0xf4>
 800b4b8:	2b39      	cmp	r3, #57	; 0x39
 800b4ba:	d840      	bhi.n	800b53e <_scanf_float+0xde>
 800b4bc:	2b31      	cmp	r3, #49	; 0x31
 800b4be:	f080 8088 	bcs.w	800b5d2 <_scanf_float+0x172>
 800b4c2:	2b2d      	cmp	r3, #45	; 0x2d
 800b4c4:	f000 8090 	beq.w	800b5e8 <_scanf_float+0x188>
 800b4c8:	d815      	bhi.n	800b4f6 <_scanf_float+0x96>
 800b4ca:	2b2b      	cmp	r3, #43	; 0x2b
 800b4cc:	f000 808c 	beq.w	800b5e8 <_scanf_float+0x188>
 800b4d0:	f1b9 0f00 	cmp.w	r9, #0
 800b4d4:	d003      	beq.n	800b4de <_scanf_float+0x7e>
 800b4d6:	6823      	ldr	r3, [r4, #0]
 800b4d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b4dc:	6023      	str	r3, [r4, #0]
 800b4de:	3a01      	subs	r2, #1
 800b4e0:	2a01      	cmp	r2, #1
 800b4e2:	f200 80ea 	bhi.w	800b6ba <_scanf_float+0x25a>
 800b4e6:	4545      	cmp	r5, r8
 800b4e8:	f200 80dc 	bhi.w	800b6a4 <_scanf_float+0x244>
 800b4ec:	2601      	movs	r6, #1
 800b4ee:	4630      	mov	r0, r6
 800b4f0:	b007      	add	sp, #28
 800b4f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4f6:	2b2e      	cmp	r3, #46	; 0x2e
 800b4f8:	f000 809f 	beq.w	800b63a <_scanf_float+0x1da>
 800b4fc:	2b30      	cmp	r3, #48	; 0x30
 800b4fe:	d1e7      	bne.n	800b4d0 <_scanf_float+0x70>
 800b500:	6820      	ldr	r0, [r4, #0]
 800b502:	f410 7f80 	tst.w	r0, #256	; 0x100
 800b506:	d064      	beq.n	800b5d2 <_scanf_float+0x172>
 800b508:	9b01      	ldr	r3, [sp, #4]
 800b50a:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800b50e:	6020      	str	r0, [r4, #0]
 800b510:	f109 0901 	add.w	r9, r9, #1
 800b514:	b11b      	cbz	r3, 800b51e <_scanf_float+0xbe>
 800b516:	3b01      	subs	r3, #1
 800b518:	3101      	adds	r1, #1
 800b51a:	9301      	str	r3, [sp, #4]
 800b51c:	60a1      	str	r1, [r4, #8]
 800b51e:	68a3      	ldr	r3, [r4, #8]
 800b520:	3b01      	subs	r3, #1
 800b522:	60a3      	str	r3, [r4, #8]
 800b524:	6923      	ldr	r3, [r4, #16]
 800b526:	3301      	adds	r3, #1
 800b528:	6123      	str	r3, [r4, #16]
 800b52a:	6873      	ldr	r3, [r6, #4]
 800b52c:	3b01      	subs	r3, #1
 800b52e:	2b00      	cmp	r3, #0
 800b530:	6073      	str	r3, [r6, #4]
 800b532:	f340 80ac 	ble.w	800b68e <_scanf_float+0x22e>
 800b536:	6833      	ldr	r3, [r6, #0]
 800b538:	3301      	adds	r3, #1
 800b53a:	6033      	str	r3, [r6, #0]
 800b53c:	e7b5      	b.n	800b4aa <_scanf_float+0x4a>
 800b53e:	2b45      	cmp	r3, #69	; 0x45
 800b540:	f000 8085 	beq.w	800b64e <_scanf_float+0x1ee>
 800b544:	2b46      	cmp	r3, #70	; 0x46
 800b546:	d06a      	beq.n	800b61e <_scanf_float+0x1be>
 800b548:	2b41      	cmp	r3, #65	; 0x41
 800b54a:	d1c1      	bne.n	800b4d0 <_scanf_float+0x70>
 800b54c:	2a01      	cmp	r2, #1
 800b54e:	d1bf      	bne.n	800b4d0 <_scanf_float+0x70>
 800b550:	2202      	movs	r2, #2
 800b552:	e046      	b.n	800b5e2 <_scanf_float+0x182>
 800b554:	2b65      	cmp	r3, #101	; 0x65
 800b556:	d07a      	beq.n	800b64e <_scanf_float+0x1ee>
 800b558:	d818      	bhi.n	800b58c <_scanf_float+0x12c>
 800b55a:	2b54      	cmp	r3, #84	; 0x54
 800b55c:	d066      	beq.n	800b62c <_scanf_float+0x1cc>
 800b55e:	d811      	bhi.n	800b584 <_scanf_float+0x124>
 800b560:	2b4e      	cmp	r3, #78	; 0x4e
 800b562:	d1b5      	bne.n	800b4d0 <_scanf_float+0x70>
 800b564:	2a00      	cmp	r2, #0
 800b566:	d146      	bne.n	800b5f6 <_scanf_float+0x196>
 800b568:	f1b9 0f00 	cmp.w	r9, #0
 800b56c:	d145      	bne.n	800b5fa <_scanf_float+0x19a>
 800b56e:	6821      	ldr	r1, [r4, #0]
 800b570:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800b574:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800b578:	d13f      	bne.n	800b5fa <_scanf_float+0x19a>
 800b57a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800b57e:	6021      	str	r1, [r4, #0]
 800b580:	2201      	movs	r2, #1
 800b582:	e02e      	b.n	800b5e2 <_scanf_float+0x182>
 800b584:	2b59      	cmp	r3, #89	; 0x59
 800b586:	d01e      	beq.n	800b5c6 <_scanf_float+0x166>
 800b588:	2b61      	cmp	r3, #97	; 0x61
 800b58a:	e7de      	b.n	800b54a <_scanf_float+0xea>
 800b58c:	2b6e      	cmp	r3, #110	; 0x6e
 800b58e:	d0e9      	beq.n	800b564 <_scanf_float+0x104>
 800b590:	d815      	bhi.n	800b5be <_scanf_float+0x15e>
 800b592:	2b66      	cmp	r3, #102	; 0x66
 800b594:	d043      	beq.n	800b61e <_scanf_float+0x1be>
 800b596:	2b69      	cmp	r3, #105	; 0x69
 800b598:	d19a      	bne.n	800b4d0 <_scanf_float+0x70>
 800b59a:	f1bb 0f00 	cmp.w	fp, #0
 800b59e:	d138      	bne.n	800b612 <_scanf_float+0x1b2>
 800b5a0:	f1b9 0f00 	cmp.w	r9, #0
 800b5a4:	d197      	bne.n	800b4d6 <_scanf_float+0x76>
 800b5a6:	6821      	ldr	r1, [r4, #0]
 800b5a8:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800b5ac:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800b5b0:	d195      	bne.n	800b4de <_scanf_float+0x7e>
 800b5b2:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800b5b6:	6021      	str	r1, [r4, #0]
 800b5b8:	f04f 0b01 	mov.w	fp, #1
 800b5bc:	e011      	b.n	800b5e2 <_scanf_float+0x182>
 800b5be:	2b74      	cmp	r3, #116	; 0x74
 800b5c0:	d034      	beq.n	800b62c <_scanf_float+0x1cc>
 800b5c2:	2b79      	cmp	r3, #121	; 0x79
 800b5c4:	d184      	bne.n	800b4d0 <_scanf_float+0x70>
 800b5c6:	f1bb 0f07 	cmp.w	fp, #7
 800b5ca:	d181      	bne.n	800b4d0 <_scanf_float+0x70>
 800b5cc:	f04f 0b08 	mov.w	fp, #8
 800b5d0:	e007      	b.n	800b5e2 <_scanf_float+0x182>
 800b5d2:	eb12 0f0b 	cmn.w	r2, fp
 800b5d6:	f47f af7b 	bne.w	800b4d0 <_scanf_float+0x70>
 800b5da:	6821      	ldr	r1, [r4, #0]
 800b5dc:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 800b5e0:	6021      	str	r1, [r4, #0]
 800b5e2:	702b      	strb	r3, [r5, #0]
 800b5e4:	3501      	adds	r5, #1
 800b5e6:	e79a      	b.n	800b51e <_scanf_float+0xbe>
 800b5e8:	6821      	ldr	r1, [r4, #0]
 800b5ea:	0608      	lsls	r0, r1, #24
 800b5ec:	f57f af70 	bpl.w	800b4d0 <_scanf_float+0x70>
 800b5f0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800b5f4:	e7f4      	b.n	800b5e0 <_scanf_float+0x180>
 800b5f6:	2a02      	cmp	r2, #2
 800b5f8:	d047      	beq.n	800b68a <_scanf_float+0x22a>
 800b5fa:	f1bb 0f01 	cmp.w	fp, #1
 800b5fe:	d003      	beq.n	800b608 <_scanf_float+0x1a8>
 800b600:	f1bb 0f04 	cmp.w	fp, #4
 800b604:	f47f af64 	bne.w	800b4d0 <_scanf_float+0x70>
 800b608:	f10b 0b01 	add.w	fp, fp, #1
 800b60c:	fa5f fb8b 	uxtb.w	fp, fp
 800b610:	e7e7      	b.n	800b5e2 <_scanf_float+0x182>
 800b612:	f1bb 0f03 	cmp.w	fp, #3
 800b616:	d0f7      	beq.n	800b608 <_scanf_float+0x1a8>
 800b618:	f1bb 0f05 	cmp.w	fp, #5
 800b61c:	e7f2      	b.n	800b604 <_scanf_float+0x1a4>
 800b61e:	f1bb 0f02 	cmp.w	fp, #2
 800b622:	f47f af55 	bne.w	800b4d0 <_scanf_float+0x70>
 800b626:	f04f 0b03 	mov.w	fp, #3
 800b62a:	e7da      	b.n	800b5e2 <_scanf_float+0x182>
 800b62c:	f1bb 0f06 	cmp.w	fp, #6
 800b630:	f47f af4e 	bne.w	800b4d0 <_scanf_float+0x70>
 800b634:	f04f 0b07 	mov.w	fp, #7
 800b638:	e7d3      	b.n	800b5e2 <_scanf_float+0x182>
 800b63a:	6821      	ldr	r1, [r4, #0]
 800b63c:	0588      	lsls	r0, r1, #22
 800b63e:	f57f af47 	bpl.w	800b4d0 <_scanf_float+0x70>
 800b642:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 800b646:	6021      	str	r1, [r4, #0]
 800b648:	f8cd 9008 	str.w	r9, [sp, #8]
 800b64c:	e7c9      	b.n	800b5e2 <_scanf_float+0x182>
 800b64e:	6821      	ldr	r1, [r4, #0]
 800b650:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 800b654:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800b658:	d006      	beq.n	800b668 <_scanf_float+0x208>
 800b65a:	0548      	lsls	r0, r1, #21
 800b65c:	f57f af38 	bpl.w	800b4d0 <_scanf_float+0x70>
 800b660:	f1b9 0f00 	cmp.w	r9, #0
 800b664:	f43f af3b 	beq.w	800b4de <_scanf_float+0x7e>
 800b668:	0588      	lsls	r0, r1, #22
 800b66a:	bf58      	it	pl
 800b66c:	9802      	ldrpl	r0, [sp, #8]
 800b66e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800b672:	bf58      	it	pl
 800b674:	eba9 0000 	subpl.w	r0, r9, r0
 800b678:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800b67c:	bf58      	it	pl
 800b67e:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 800b682:	6021      	str	r1, [r4, #0]
 800b684:	f04f 0900 	mov.w	r9, #0
 800b688:	e7ab      	b.n	800b5e2 <_scanf_float+0x182>
 800b68a:	2203      	movs	r2, #3
 800b68c:	e7a9      	b.n	800b5e2 <_scanf_float+0x182>
 800b68e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b692:	9205      	str	r2, [sp, #20]
 800b694:	4631      	mov	r1, r6
 800b696:	4638      	mov	r0, r7
 800b698:	4798      	blx	r3
 800b69a:	9a05      	ldr	r2, [sp, #20]
 800b69c:	2800      	cmp	r0, #0
 800b69e:	f43f af04 	beq.w	800b4aa <_scanf_float+0x4a>
 800b6a2:	e715      	b.n	800b4d0 <_scanf_float+0x70>
 800b6a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b6a8:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800b6ac:	4632      	mov	r2, r6
 800b6ae:	4638      	mov	r0, r7
 800b6b0:	4798      	blx	r3
 800b6b2:	6923      	ldr	r3, [r4, #16]
 800b6b4:	3b01      	subs	r3, #1
 800b6b6:	6123      	str	r3, [r4, #16]
 800b6b8:	e715      	b.n	800b4e6 <_scanf_float+0x86>
 800b6ba:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 800b6be:	2b06      	cmp	r3, #6
 800b6c0:	d80a      	bhi.n	800b6d8 <_scanf_float+0x278>
 800b6c2:	f1bb 0f02 	cmp.w	fp, #2
 800b6c6:	d968      	bls.n	800b79a <_scanf_float+0x33a>
 800b6c8:	f1ab 0b03 	sub.w	fp, fp, #3
 800b6cc:	fa5f fb8b 	uxtb.w	fp, fp
 800b6d0:	eba5 0b0b 	sub.w	fp, r5, fp
 800b6d4:	455d      	cmp	r5, fp
 800b6d6:	d14b      	bne.n	800b770 <_scanf_float+0x310>
 800b6d8:	6823      	ldr	r3, [r4, #0]
 800b6da:	05da      	lsls	r2, r3, #23
 800b6dc:	d51f      	bpl.n	800b71e <_scanf_float+0x2be>
 800b6de:	055b      	lsls	r3, r3, #21
 800b6e0:	d468      	bmi.n	800b7b4 <_scanf_float+0x354>
 800b6e2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800b6e6:	6923      	ldr	r3, [r4, #16]
 800b6e8:	2965      	cmp	r1, #101	; 0x65
 800b6ea:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800b6ee:	f105 3bff 	add.w	fp, r5, #4294967295	; 0xffffffff
 800b6f2:	6123      	str	r3, [r4, #16]
 800b6f4:	d00d      	beq.n	800b712 <_scanf_float+0x2b2>
 800b6f6:	2945      	cmp	r1, #69	; 0x45
 800b6f8:	d00b      	beq.n	800b712 <_scanf_float+0x2b2>
 800b6fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b6fe:	4632      	mov	r2, r6
 800b700:	4638      	mov	r0, r7
 800b702:	4798      	blx	r3
 800b704:	6923      	ldr	r3, [r4, #16]
 800b706:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800b70a:	3b01      	subs	r3, #1
 800b70c:	f1a5 0b02 	sub.w	fp, r5, #2
 800b710:	6123      	str	r3, [r4, #16]
 800b712:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b716:	4632      	mov	r2, r6
 800b718:	4638      	mov	r0, r7
 800b71a:	4798      	blx	r3
 800b71c:	465d      	mov	r5, fp
 800b71e:	6826      	ldr	r6, [r4, #0]
 800b720:	f016 0610 	ands.w	r6, r6, #16
 800b724:	d17a      	bne.n	800b81c <_scanf_float+0x3bc>
 800b726:	702e      	strb	r6, [r5, #0]
 800b728:	6823      	ldr	r3, [r4, #0]
 800b72a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b72e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b732:	d142      	bne.n	800b7ba <_scanf_float+0x35a>
 800b734:	9b02      	ldr	r3, [sp, #8]
 800b736:	eba9 0303 	sub.w	r3, r9, r3
 800b73a:	425a      	negs	r2, r3
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d149      	bne.n	800b7d4 <_scanf_float+0x374>
 800b740:	2200      	movs	r2, #0
 800b742:	4641      	mov	r1, r8
 800b744:	4638      	mov	r0, r7
 800b746:	f000 ff1f 	bl	800c588 <_strtod_r>
 800b74a:	6825      	ldr	r5, [r4, #0]
 800b74c:	f8da 3000 	ldr.w	r3, [sl]
 800b750:	f015 0f02 	tst.w	r5, #2
 800b754:	f103 0204 	add.w	r2, r3, #4
 800b758:	ec59 8b10 	vmov	r8, r9, d0
 800b75c:	f8ca 2000 	str.w	r2, [sl]
 800b760:	d043      	beq.n	800b7ea <_scanf_float+0x38a>
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	e9c3 8900 	strd	r8, r9, [r3]
 800b768:	68e3      	ldr	r3, [r4, #12]
 800b76a:	3301      	adds	r3, #1
 800b76c:	60e3      	str	r3, [r4, #12]
 800b76e:	e6be      	b.n	800b4ee <_scanf_float+0x8e>
 800b770:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b774:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800b778:	4632      	mov	r2, r6
 800b77a:	4638      	mov	r0, r7
 800b77c:	4798      	blx	r3
 800b77e:	6923      	ldr	r3, [r4, #16]
 800b780:	3b01      	subs	r3, #1
 800b782:	6123      	str	r3, [r4, #16]
 800b784:	e7a6      	b.n	800b6d4 <_scanf_float+0x274>
 800b786:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b78a:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800b78e:	4632      	mov	r2, r6
 800b790:	4638      	mov	r0, r7
 800b792:	4798      	blx	r3
 800b794:	6923      	ldr	r3, [r4, #16]
 800b796:	3b01      	subs	r3, #1
 800b798:	6123      	str	r3, [r4, #16]
 800b79a:	4545      	cmp	r5, r8
 800b79c:	d8f3      	bhi.n	800b786 <_scanf_float+0x326>
 800b79e:	e6a5      	b.n	800b4ec <_scanf_float+0x8c>
 800b7a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b7a4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800b7a8:	4632      	mov	r2, r6
 800b7aa:	4638      	mov	r0, r7
 800b7ac:	4798      	blx	r3
 800b7ae:	6923      	ldr	r3, [r4, #16]
 800b7b0:	3b01      	subs	r3, #1
 800b7b2:	6123      	str	r3, [r4, #16]
 800b7b4:	4545      	cmp	r5, r8
 800b7b6:	d8f3      	bhi.n	800b7a0 <_scanf_float+0x340>
 800b7b8:	e698      	b.n	800b4ec <_scanf_float+0x8c>
 800b7ba:	9b03      	ldr	r3, [sp, #12]
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d0bf      	beq.n	800b740 <_scanf_float+0x2e0>
 800b7c0:	9904      	ldr	r1, [sp, #16]
 800b7c2:	230a      	movs	r3, #10
 800b7c4:	4632      	mov	r2, r6
 800b7c6:	3101      	adds	r1, #1
 800b7c8:	4638      	mov	r0, r7
 800b7ca:	f000 ff69 	bl	800c6a0 <_strtol_r>
 800b7ce:	9b03      	ldr	r3, [sp, #12]
 800b7d0:	9d04      	ldr	r5, [sp, #16]
 800b7d2:	1ac2      	subs	r2, r0, r3
 800b7d4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800b7d8:	429d      	cmp	r5, r3
 800b7da:	bf28      	it	cs
 800b7dc:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 800b7e0:	490f      	ldr	r1, [pc, #60]	; (800b820 <_scanf_float+0x3c0>)
 800b7e2:	4628      	mov	r0, r5
 800b7e4:	f000 f8a0 	bl	800b928 <siprintf>
 800b7e8:	e7aa      	b.n	800b740 <_scanf_float+0x2e0>
 800b7ea:	f015 0504 	ands.w	r5, r5, #4
 800b7ee:	d1b8      	bne.n	800b762 <_scanf_float+0x302>
 800b7f0:	681f      	ldr	r7, [r3, #0]
 800b7f2:	ee10 2a10 	vmov	r2, s0
 800b7f6:	464b      	mov	r3, r9
 800b7f8:	ee10 0a10 	vmov	r0, s0
 800b7fc:	4649      	mov	r1, r9
 800b7fe:	f7f5 f995 	bl	8000b2c <__aeabi_dcmpun>
 800b802:	b128      	cbz	r0, 800b810 <_scanf_float+0x3b0>
 800b804:	4628      	mov	r0, r5
 800b806:	f000 f889 	bl	800b91c <nanf>
 800b80a:	ed87 0a00 	vstr	s0, [r7]
 800b80e:	e7ab      	b.n	800b768 <_scanf_float+0x308>
 800b810:	4640      	mov	r0, r8
 800b812:	4649      	mov	r1, r9
 800b814:	f7f5 f9e8 	bl	8000be8 <__aeabi_d2f>
 800b818:	6038      	str	r0, [r7, #0]
 800b81a:	e7a5      	b.n	800b768 <_scanf_float+0x308>
 800b81c:	2600      	movs	r6, #0
 800b81e:	e666      	b.n	800b4ee <_scanf_float+0x8e>
 800b820:	08010584 	.word	0x08010584

0800b824 <iprintf>:
 800b824:	b40f      	push	{r0, r1, r2, r3}
 800b826:	4b0a      	ldr	r3, [pc, #40]	; (800b850 <iprintf+0x2c>)
 800b828:	b513      	push	{r0, r1, r4, lr}
 800b82a:	681c      	ldr	r4, [r3, #0]
 800b82c:	b124      	cbz	r4, 800b838 <iprintf+0x14>
 800b82e:	69a3      	ldr	r3, [r4, #24]
 800b830:	b913      	cbnz	r3, 800b838 <iprintf+0x14>
 800b832:	4620      	mov	r0, r4
 800b834:	f001 ff3c 	bl	800d6b0 <__sinit>
 800b838:	ab05      	add	r3, sp, #20
 800b83a:	9a04      	ldr	r2, [sp, #16]
 800b83c:	68a1      	ldr	r1, [r4, #8]
 800b83e:	9301      	str	r3, [sp, #4]
 800b840:	4620      	mov	r0, r4
 800b842:	f003 f9a9 	bl	800eb98 <_vfiprintf_r>
 800b846:	b002      	add	sp, #8
 800b848:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b84c:	b004      	add	sp, #16
 800b84e:	4770      	bx	lr
 800b850:	2000000c 	.word	0x2000000c

0800b854 <_puts_r>:
 800b854:	b570      	push	{r4, r5, r6, lr}
 800b856:	460e      	mov	r6, r1
 800b858:	4605      	mov	r5, r0
 800b85a:	b118      	cbz	r0, 800b864 <_puts_r+0x10>
 800b85c:	6983      	ldr	r3, [r0, #24]
 800b85e:	b90b      	cbnz	r3, 800b864 <_puts_r+0x10>
 800b860:	f001 ff26 	bl	800d6b0 <__sinit>
 800b864:	69ab      	ldr	r3, [r5, #24]
 800b866:	68ac      	ldr	r4, [r5, #8]
 800b868:	b913      	cbnz	r3, 800b870 <_puts_r+0x1c>
 800b86a:	4628      	mov	r0, r5
 800b86c:	f001 ff20 	bl	800d6b0 <__sinit>
 800b870:	4b23      	ldr	r3, [pc, #140]	; (800b900 <_puts_r+0xac>)
 800b872:	429c      	cmp	r4, r3
 800b874:	d117      	bne.n	800b8a6 <_puts_r+0x52>
 800b876:	686c      	ldr	r4, [r5, #4]
 800b878:	89a3      	ldrh	r3, [r4, #12]
 800b87a:	071b      	lsls	r3, r3, #28
 800b87c:	d51d      	bpl.n	800b8ba <_puts_r+0x66>
 800b87e:	6923      	ldr	r3, [r4, #16]
 800b880:	b1db      	cbz	r3, 800b8ba <_puts_r+0x66>
 800b882:	3e01      	subs	r6, #1
 800b884:	68a3      	ldr	r3, [r4, #8]
 800b886:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b88a:	3b01      	subs	r3, #1
 800b88c:	60a3      	str	r3, [r4, #8]
 800b88e:	b9e9      	cbnz	r1, 800b8cc <_puts_r+0x78>
 800b890:	2b00      	cmp	r3, #0
 800b892:	da2e      	bge.n	800b8f2 <_puts_r+0x9e>
 800b894:	4622      	mov	r2, r4
 800b896:	210a      	movs	r1, #10
 800b898:	4628      	mov	r0, r5
 800b89a:	f000 ff13 	bl	800c6c4 <__swbuf_r>
 800b89e:	3001      	adds	r0, #1
 800b8a0:	d011      	beq.n	800b8c6 <_puts_r+0x72>
 800b8a2:	200a      	movs	r0, #10
 800b8a4:	e011      	b.n	800b8ca <_puts_r+0x76>
 800b8a6:	4b17      	ldr	r3, [pc, #92]	; (800b904 <_puts_r+0xb0>)
 800b8a8:	429c      	cmp	r4, r3
 800b8aa:	d101      	bne.n	800b8b0 <_puts_r+0x5c>
 800b8ac:	68ac      	ldr	r4, [r5, #8]
 800b8ae:	e7e3      	b.n	800b878 <_puts_r+0x24>
 800b8b0:	4b15      	ldr	r3, [pc, #84]	; (800b908 <_puts_r+0xb4>)
 800b8b2:	429c      	cmp	r4, r3
 800b8b4:	bf08      	it	eq
 800b8b6:	68ec      	ldreq	r4, [r5, #12]
 800b8b8:	e7de      	b.n	800b878 <_puts_r+0x24>
 800b8ba:	4621      	mov	r1, r4
 800b8bc:	4628      	mov	r0, r5
 800b8be:	f000 ff53 	bl	800c768 <__swsetup_r>
 800b8c2:	2800      	cmp	r0, #0
 800b8c4:	d0dd      	beq.n	800b882 <_puts_r+0x2e>
 800b8c6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b8ca:	bd70      	pop	{r4, r5, r6, pc}
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	da04      	bge.n	800b8da <_puts_r+0x86>
 800b8d0:	69a2      	ldr	r2, [r4, #24]
 800b8d2:	429a      	cmp	r2, r3
 800b8d4:	dc06      	bgt.n	800b8e4 <_puts_r+0x90>
 800b8d6:	290a      	cmp	r1, #10
 800b8d8:	d004      	beq.n	800b8e4 <_puts_r+0x90>
 800b8da:	6823      	ldr	r3, [r4, #0]
 800b8dc:	1c5a      	adds	r2, r3, #1
 800b8de:	6022      	str	r2, [r4, #0]
 800b8e0:	7019      	strb	r1, [r3, #0]
 800b8e2:	e7cf      	b.n	800b884 <_puts_r+0x30>
 800b8e4:	4622      	mov	r2, r4
 800b8e6:	4628      	mov	r0, r5
 800b8e8:	f000 feec 	bl	800c6c4 <__swbuf_r>
 800b8ec:	3001      	adds	r0, #1
 800b8ee:	d1c9      	bne.n	800b884 <_puts_r+0x30>
 800b8f0:	e7e9      	b.n	800b8c6 <_puts_r+0x72>
 800b8f2:	6823      	ldr	r3, [r4, #0]
 800b8f4:	200a      	movs	r0, #10
 800b8f6:	1c5a      	adds	r2, r3, #1
 800b8f8:	6022      	str	r2, [r4, #0]
 800b8fa:	7018      	strb	r0, [r3, #0]
 800b8fc:	e7e5      	b.n	800b8ca <_puts_r+0x76>
 800b8fe:	bf00      	nop
 800b900:	08010610 	.word	0x08010610
 800b904:	08010630 	.word	0x08010630
 800b908:	080105f0 	.word	0x080105f0

0800b90c <puts>:
 800b90c:	4b02      	ldr	r3, [pc, #8]	; (800b918 <puts+0xc>)
 800b90e:	4601      	mov	r1, r0
 800b910:	6818      	ldr	r0, [r3, #0]
 800b912:	f7ff bf9f 	b.w	800b854 <_puts_r>
 800b916:	bf00      	nop
 800b918:	2000000c 	.word	0x2000000c

0800b91c <nanf>:
 800b91c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800b924 <nanf+0x8>
 800b920:	4770      	bx	lr
 800b922:	bf00      	nop
 800b924:	7fc00000 	.word	0x7fc00000

0800b928 <siprintf>:
 800b928:	b40e      	push	{r1, r2, r3}
 800b92a:	b500      	push	{lr}
 800b92c:	b09c      	sub	sp, #112	; 0x70
 800b92e:	ab1d      	add	r3, sp, #116	; 0x74
 800b930:	9002      	str	r0, [sp, #8]
 800b932:	9006      	str	r0, [sp, #24]
 800b934:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b938:	4809      	ldr	r0, [pc, #36]	; (800b960 <siprintf+0x38>)
 800b93a:	9107      	str	r1, [sp, #28]
 800b93c:	9104      	str	r1, [sp, #16]
 800b93e:	4909      	ldr	r1, [pc, #36]	; (800b964 <siprintf+0x3c>)
 800b940:	f853 2b04 	ldr.w	r2, [r3], #4
 800b944:	9105      	str	r1, [sp, #20]
 800b946:	6800      	ldr	r0, [r0, #0]
 800b948:	9301      	str	r3, [sp, #4]
 800b94a:	a902      	add	r1, sp, #8
 800b94c:	f003 f802 	bl	800e954 <_svfiprintf_r>
 800b950:	9b02      	ldr	r3, [sp, #8]
 800b952:	2200      	movs	r2, #0
 800b954:	701a      	strb	r2, [r3, #0]
 800b956:	b01c      	add	sp, #112	; 0x70
 800b958:	f85d eb04 	ldr.w	lr, [sp], #4
 800b95c:	b003      	add	sp, #12
 800b95e:	4770      	bx	lr
 800b960:	2000000c 	.word	0x2000000c
 800b964:	ffff0208 	.word	0xffff0208

0800b968 <sulp>:
 800b968:	b570      	push	{r4, r5, r6, lr}
 800b96a:	4604      	mov	r4, r0
 800b96c:	460d      	mov	r5, r1
 800b96e:	ec45 4b10 	vmov	d0, r4, r5
 800b972:	4616      	mov	r6, r2
 800b974:	f002 fdaa 	bl	800e4cc <__ulp>
 800b978:	ec51 0b10 	vmov	r0, r1, d0
 800b97c:	b17e      	cbz	r6, 800b99e <sulp+0x36>
 800b97e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b982:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b986:	2b00      	cmp	r3, #0
 800b988:	dd09      	ble.n	800b99e <sulp+0x36>
 800b98a:	051b      	lsls	r3, r3, #20
 800b98c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800b990:	2400      	movs	r4, #0
 800b992:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800b996:	4622      	mov	r2, r4
 800b998:	462b      	mov	r3, r5
 800b99a:	f7f4 fe2d 	bl	80005f8 <__aeabi_dmul>
 800b99e:	bd70      	pop	{r4, r5, r6, pc}

0800b9a0 <_strtod_l>:
 800b9a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9a4:	461f      	mov	r7, r3
 800b9a6:	b0a1      	sub	sp, #132	; 0x84
 800b9a8:	2300      	movs	r3, #0
 800b9aa:	4681      	mov	r9, r0
 800b9ac:	4638      	mov	r0, r7
 800b9ae:	460e      	mov	r6, r1
 800b9b0:	9217      	str	r2, [sp, #92]	; 0x5c
 800b9b2:	931c      	str	r3, [sp, #112]	; 0x70
 800b9b4:	f002 fa2f 	bl	800de16 <__localeconv_l>
 800b9b8:	4680      	mov	r8, r0
 800b9ba:	6800      	ldr	r0, [r0, #0]
 800b9bc:	f7f4 fc08 	bl	80001d0 <strlen>
 800b9c0:	f04f 0a00 	mov.w	sl, #0
 800b9c4:	4604      	mov	r4, r0
 800b9c6:	f04f 0b00 	mov.w	fp, #0
 800b9ca:	961b      	str	r6, [sp, #108]	; 0x6c
 800b9cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b9ce:	781a      	ldrb	r2, [r3, #0]
 800b9d0:	2a0d      	cmp	r2, #13
 800b9d2:	d832      	bhi.n	800ba3a <_strtod_l+0x9a>
 800b9d4:	2a09      	cmp	r2, #9
 800b9d6:	d236      	bcs.n	800ba46 <_strtod_l+0xa6>
 800b9d8:	2a00      	cmp	r2, #0
 800b9da:	d03e      	beq.n	800ba5a <_strtod_l+0xba>
 800b9dc:	2300      	movs	r3, #0
 800b9de:	930d      	str	r3, [sp, #52]	; 0x34
 800b9e0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800b9e2:	782b      	ldrb	r3, [r5, #0]
 800b9e4:	2b30      	cmp	r3, #48	; 0x30
 800b9e6:	f040 80ac 	bne.w	800bb42 <_strtod_l+0x1a2>
 800b9ea:	786b      	ldrb	r3, [r5, #1]
 800b9ec:	2b58      	cmp	r3, #88	; 0x58
 800b9ee:	d001      	beq.n	800b9f4 <_strtod_l+0x54>
 800b9f0:	2b78      	cmp	r3, #120	; 0x78
 800b9f2:	d167      	bne.n	800bac4 <_strtod_l+0x124>
 800b9f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b9f6:	9301      	str	r3, [sp, #4]
 800b9f8:	ab1c      	add	r3, sp, #112	; 0x70
 800b9fa:	9300      	str	r3, [sp, #0]
 800b9fc:	9702      	str	r7, [sp, #8]
 800b9fe:	ab1d      	add	r3, sp, #116	; 0x74
 800ba00:	4a88      	ldr	r2, [pc, #544]	; (800bc24 <_strtod_l+0x284>)
 800ba02:	a91b      	add	r1, sp, #108	; 0x6c
 800ba04:	4648      	mov	r0, r9
 800ba06:	f001 ff2c 	bl	800d862 <__gethex>
 800ba0a:	f010 0407 	ands.w	r4, r0, #7
 800ba0e:	4606      	mov	r6, r0
 800ba10:	d005      	beq.n	800ba1e <_strtod_l+0x7e>
 800ba12:	2c06      	cmp	r4, #6
 800ba14:	d12b      	bne.n	800ba6e <_strtod_l+0xce>
 800ba16:	3501      	adds	r5, #1
 800ba18:	2300      	movs	r3, #0
 800ba1a:	951b      	str	r5, [sp, #108]	; 0x6c
 800ba1c:	930d      	str	r3, [sp, #52]	; 0x34
 800ba1e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	f040 859a 	bne.w	800c55a <_strtod_l+0xbba>
 800ba26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ba28:	b1e3      	cbz	r3, 800ba64 <_strtod_l+0xc4>
 800ba2a:	4652      	mov	r2, sl
 800ba2c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800ba30:	ec43 2b10 	vmov	d0, r2, r3
 800ba34:	b021      	add	sp, #132	; 0x84
 800ba36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba3a:	2a2b      	cmp	r2, #43	; 0x2b
 800ba3c:	d015      	beq.n	800ba6a <_strtod_l+0xca>
 800ba3e:	2a2d      	cmp	r2, #45	; 0x2d
 800ba40:	d004      	beq.n	800ba4c <_strtod_l+0xac>
 800ba42:	2a20      	cmp	r2, #32
 800ba44:	d1ca      	bne.n	800b9dc <_strtod_l+0x3c>
 800ba46:	3301      	adds	r3, #1
 800ba48:	931b      	str	r3, [sp, #108]	; 0x6c
 800ba4a:	e7bf      	b.n	800b9cc <_strtod_l+0x2c>
 800ba4c:	2201      	movs	r2, #1
 800ba4e:	920d      	str	r2, [sp, #52]	; 0x34
 800ba50:	1c5a      	adds	r2, r3, #1
 800ba52:	921b      	str	r2, [sp, #108]	; 0x6c
 800ba54:	785b      	ldrb	r3, [r3, #1]
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d1c2      	bne.n	800b9e0 <_strtod_l+0x40>
 800ba5a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ba5c:	961b      	str	r6, [sp, #108]	; 0x6c
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	f040 8579 	bne.w	800c556 <_strtod_l+0xbb6>
 800ba64:	4652      	mov	r2, sl
 800ba66:	465b      	mov	r3, fp
 800ba68:	e7e2      	b.n	800ba30 <_strtod_l+0x90>
 800ba6a:	2200      	movs	r2, #0
 800ba6c:	e7ef      	b.n	800ba4e <_strtod_l+0xae>
 800ba6e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800ba70:	b13a      	cbz	r2, 800ba82 <_strtod_l+0xe2>
 800ba72:	2135      	movs	r1, #53	; 0x35
 800ba74:	a81e      	add	r0, sp, #120	; 0x78
 800ba76:	f002 fe21 	bl	800e6bc <__copybits>
 800ba7a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800ba7c:	4648      	mov	r0, r9
 800ba7e:	f002 fa8d 	bl	800df9c <_Bfree>
 800ba82:	3c01      	subs	r4, #1
 800ba84:	2c04      	cmp	r4, #4
 800ba86:	d806      	bhi.n	800ba96 <_strtod_l+0xf6>
 800ba88:	e8df f004 	tbb	[pc, r4]
 800ba8c:	1714030a 	.word	0x1714030a
 800ba90:	0a          	.byte	0x0a
 800ba91:	00          	.byte	0x00
 800ba92:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800ba96:	0730      	lsls	r0, r6, #28
 800ba98:	d5c1      	bpl.n	800ba1e <_strtod_l+0x7e>
 800ba9a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800ba9e:	e7be      	b.n	800ba1e <_strtod_l+0x7e>
 800baa0:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800baa4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800baa6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800baaa:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800baae:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800bab2:	e7f0      	b.n	800ba96 <_strtod_l+0xf6>
 800bab4:	f8df b170 	ldr.w	fp, [pc, #368]	; 800bc28 <_strtod_l+0x288>
 800bab8:	e7ed      	b.n	800ba96 <_strtod_l+0xf6>
 800baba:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800babe:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800bac2:	e7e8      	b.n	800ba96 <_strtod_l+0xf6>
 800bac4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bac6:	1c5a      	adds	r2, r3, #1
 800bac8:	921b      	str	r2, [sp, #108]	; 0x6c
 800baca:	785b      	ldrb	r3, [r3, #1]
 800bacc:	2b30      	cmp	r3, #48	; 0x30
 800bace:	d0f9      	beq.n	800bac4 <_strtod_l+0x124>
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	d0a4      	beq.n	800ba1e <_strtod_l+0x7e>
 800bad4:	2301      	movs	r3, #1
 800bad6:	2500      	movs	r5, #0
 800bad8:	9306      	str	r3, [sp, #24]
 800bada:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800badc:	9308      	str	r3, [sp, #32]
 800bade:	9507      	str	r5, [sp, #28]
 800bae0:	9505      	str	r5, [sp, #20]
 800bae2:	220a      	movs	r2, #10
 800bae4:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800bae6:	7807      	ldrb	r7, [r0, #0]
 800bae8:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800baec:	b2d9      	uxtb	r1, r3
 800baee:	2909      	cmp	r1, #9
 800baf0:	d929      	bls.n	800bb46 <_strtod_l+0x1a6>
 800baf2:	4622      	mov	r2, r4
 800baf4:	f8d8 1000 	ldr.w	r1, [r8]
 800baf8:	f003 f9b7 	bl	800ee6a <strncmp>
 800bafc:	2800      	cmp	r0, #0
 800bafe:	d031      	beq.n	800bb64 <_strtod_l+0x1c4>
 800bb00:	2000      	movs	r0, #0
 800bb02:	9c05      	ldr	r4, [sp, #20]
 800bb04:	9004      	str	r0, [sp, #16]
 800bb06:	463b      	mov	r3, r7
 800bb08:	4602      	mov	r2, r0
 800bb0a:	2b65      	cmp	r3, #101	; 0x65
 800bb0c:	d001      	beq.n	800bb12 <_strtod_l+0x172>
 800bb0e:	2b45      	cmp	r3, #69	; 0x45
 800bb10:	d114      	bne.n	800bb3c <_strtod_l+0x19c>
 800bb12:	b924      	cbnz	r4, 800bb1e <_strtod_l+0x17e>
 800bb14:	b910      	cbnz	r0, 800bb1c <_strtod_l+0x17c>
 800bb16:	9b06      	ldr	r3, [sp, #24]
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d09e      	beq.n	800ba5a <_strtod_l+0xba>
 800bb1c:	2400      	movs	r4, #0
 800bb1e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800bb20:	1c73      	adds	r3, r6, #1
 800bb22:	931b      	str	r3, [sp, #108]	; 0x6c
 800bb24:	7873      	ldrb	r3, [r6, #1]
 800bb26:	2b2b      	cmp	r3, #43	; 0x2b
 800bb28:	d078      	beq.n	800bc1c <_strtod_l+0x27c>
 800bb2a:	2b2d      	cmp	r3, #45	; 0x2d
 800bb2c:	d070      	beq.n	800bc10 <_strtod_l+0x270>
 800bb2e:	f04f 0c00 	mov.w	ip, #0
 800bb32:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800bb36:	2f09      	cmp	r7, #9
 800bb38:	d97c      	bls.n	800bc34 <_strtod_l+0x294>
 800bb3a:	961b      	str	r6, [sp, #108]	; 0x6c
 800bb3c:	f04f 0e00 	mov.w	lr, #0
 800bb40:	e09a      	b.n	800bc78 <_strtod_l+0x2d8>
 800bb42:	2300      	movs	r3, #0
 800bb44:	e7c7      	b.n	800bad6 <_strtod_l+0x136>
 800bb46:	9905      	ldr	r1, [sp, #20]
 800bb48:	2908      	cmp	r1, #8
 800bb4a:	bfdd      	ittte	le
 800bb4c:	9907      	ldrle	r1, [sp, #28]
 800bb4e:	fb02 3301 	mlale	r3, r2, r1, r3
 800bb52:	9307      	strle	r3, [sp, #28]
 800bb54:	fb02 3505 	mlagt	r5, r2, r5, r3
 800bb58:	9b05      	ldr	r3, [sp, #20]
 800bb5a:	3001      	adds	r0, #1
 800bb5c:	3301      	adds	r3, #1
 800bb5e:	9305      	str	r3, [sp, #20]
 800bb60:	901b      	str	r0, [sp, #108]	; 0x6c
 800bb62:	e7bf      	b.n	800bae4 <_strtod_l+0x144>
 800bb64:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bb66:	191a      	adds	r2, r3, r4
 800bb68:	921b      	str	r2, [sp, #108]	; 0x6c
 800bb6a:	9a05      	ldr	r2, [sp, #20]
 800bb6c:	5d1b      	ldrb	r3, [r3, r4]
 800bb6e:	2a00      	cmp	r2, #0
 800bb70:	d037      	beq.n	800bbe2 <_strtod_l+0x242>
 800bb72:	9c05      	ldr	r4, [sp, #20]
 800bb74:	4602      	mov	r2, r0
 800bb76:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800bb7a:	2909      	cmp	r1, #9
 800bb7c:	d913      	bls.n	800bba6 <_strtod_l+0x206>
 800bb7e:	2101      	movs	r1, #1
 800bb80:	9104      	str	r1, [sp, #16]
 800bb82:	e7c2      	b.n	800bb0a <_strtod_l+0x16a>
 800bb84:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bb86:	1c5a      	adds	r2, r3, #1
 800bb88:	921b      	str	r2, [sp, #108]	; 0x6c
 800bb8a:	785b      	ldrb	r3, [r3, #1]
 800bb8c:	3001      	adds	r0, #1
 800bb8e:	2b30      	cmp	r3, #48	; 0x30
 800bb90:	d0f8      	beq.n	800bb84 <_strtod_l+0x1e4>
 800bb92:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800bb96:	2a08      	cmp	r2, #8
 800bb98:	f200 84e4 	bhi.w	800c564 <_strtod_l+0xbc4>
 800bb9c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800bb9e:	9208      	str	r2, [sp, #32]
 800bba0:	4602      	mov	r2, r0
 800bba2:	2000      	movs	r0, #0
 800bba4:	4604      	mov	r4, r0
 800bba6:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800bbaa:	f100 0101 	add.w	r1, r0, #1
 800bbae:	d012      	beq.n	800bbd6 <_strtod_l+0x236>
 800bbb0:	440a      	add	r2, r1
 800bbb2:	eb00 0c04 	add.w	ip, r0, r4
 800bbb6:	4621      	mov	r1, r4
 800bbb8:	270a      	movs	r7, #10
 800bbba:	458c      	cmp	ip, r1
 800bbbc:	d113      	bne.n	800bbe6 <_strtod_l+0x246>
 800bbbe:	1821      	adds	r1, r4, r0
 800bbc0:	2908      	cmp	r1, #8
 800bbc2:	f104 0401 	add.w	r4, r4, #1
 800bbc6:	4404      	add	r4, r0
 800bbc8:	dc19      	bgt.n	800bbfe <_strtod_l+0x25e>
 800bbca:	9b07      	ldr	r3, [sp, #28]
 800bbcc:	210a      	movs	r1, #10
 800bbce:	fb01 e303 	mla	r3, r1, r3, lr
 800bbd2:	9307      	str	r3, [sp, #28]
 800bbd4:	2100      	movs	r1, #0
 800bbd6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bbd8:	1c58      	adds	r0, r3, #1
 800bbda:	901b      	str	r0, [sp, #108]	; 0x6c
 800bbdc:	785b      	ldrb	r3, [r3, #1]
 800bbde:	4608      	mov	r0, r1
 800bbe0:	e7c9      	b.n	800bb76 <_strtod_l+0x1d6>
 800bbe2:	9805      	ldr	r0, [sp, #20]
 800bbe4:	e7d3      	b.n	800bb8e <_strtod_l+0x1ee>
 800bbe6:	2908      	cmp	r1, #8
 800bbe8:	f101 0101 	add.w	r1, r1, #1
 800bbec:	dc03      	bgt.n	800bbf6 <_strtod_l+0x256>
 800bbee:	9b07      	ldr	r3, [sp, #28]
 800bbf0:	437b      	muls	r3, r7
 800bbf2:	9307      	str	r3, [sp, #28]
 800bbf4:	e7e1      	b.n	800bbba <_strtod_l+0x21a>
 800bbf6:	2910      	cmp	r1, #16
 800bbf8:	bfd8      	it	le
 800bbfa:	437d      	mulle	r5, r7
 800bbfc:	e7dd      	b.n	800bbba <_strtod_l+0x21a>
 800bbfe:	2c10      	cmp	r4, #16
 800bc00:	bfdc      	itt	le
 800bc02:	210a      	movle	r1, #10
 800bc04:	fb01 e505 	mlale	r5, r1, r5, lr
 800bc08:	e7e4      	b.n	800bbd4 <_strtod_l+0x234>
 800bc0a:	2301      	movs	r3, #1
 800bc0c:	9304      	str	r3, [sp, #16]
 800bc0e:	e781      	b.n	800bb14 <_strtod_l+0x174>
 800bc10:	f04f 0c01 	mov.w	ip, #1
 800bc14:	1cb3      	adds	r3, r6, #2
 800bc16:	931b      	str	r3, [sp, #108]	; 0x6c
 800bc18:	78b3      	ldrb	r3, [r6, #2]
 800bc1a:	e78a      	b.n	800bb32 <_strtod_l+0x192>
 800bc1c:	f04f 0c00 	mov.w	ip, #0
 800bc20:	e7f8      	b.n	800bc14 <_strtod_l+0x274>
 800bc22:	bf00      	nop
 800bc24:	0801058c 	.word	0x0801058c
 800bc28:	7ff00000 	.word	0x7ff00000
 800bc2c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bc2e:	1c5f      	adds	r7, r3, #1
 800bc30:	971b      	str	r7, [sp, #108]	; 0x6c
 800bc32:	785b      	ldrb	r3, [r3, #1]
 800bc34:	2b30      	cmp	r3, #48	; 0x30
 800bc36:	d0f9      	beq.n	800bc2c <_strtod_l+0x28c>
 800bc38:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800bc3c:	2f08      	cmp	r7, #8
 800bc3e:	f63f af7d 	bhi.w	800bb3c <_strtod_l+0x19c>
 800bc42:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800bc46:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bc48:	930a      	str	r3, [sp, #40]	; 0x28
 800bc4a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bc4c:	1c5f      	adds	r7, r3, #1
 800bc4e:	971b      	str	r7, [sp, #108]	; 0x6c
 800bc50:	785b      	ldrb	r3, [r3, #1]
 800bc52:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800bc56:	f1b8 0f09 	cmp.w	r8, #9
 800bc5a:	d937      	bls.n	800bccc <_strtod_l+0x32c>
 800bc5c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800bc5e:	1a7f      	subs	r7, r7, r1
 800bc60:	2f08      	cmp	r7, #8
 800bc62:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800bc66:	dc37      	bgt.n	800bcd8 <_strtod_l+0x338>
 800bc68:	45be      	cmp	lr, r7
 800bc6a:	bfa8      	it	ge
 800bc6c:	46be      	movge	lr, r7
 800bc6e:	f1bc 0f00 	cmp.w	ip, #0
 800bc72:	d001      	beq.n	800bc78 <_strtod_l+0x2d8>
 800bc74:	f1ce 0e00 	rsb	lr, lr, #0
 800bc78:	2c00      	cmp	r4, #0
 800bc7a:	d151      	bne.n	800bd20 <_strtod_l+0x380>
 800bc7c:	2800      	cmp	r0, #0
 800bc7e:	f47f aece 	bne.w	800ba1e <_strtod_l+0x7e>
 800bc82:	9a06      	ldr	r2, [sp, #24]
 800bc84:	2a00      	cmp	r2, #0
 800bc86:	f47f aeca 	bne.w	800ba1e <_strtod_l+0x7e>
 800bc8a:	9a04      	ldr	r2, [sp, #16]
 800bc8c:	2a00      	cmp	r2, #0
 800bc8e:	f47f aee4 	bne.w	800ba5a <_strtod_l+0xba>
 800bc92:	2b4e      	cmp	r3, #78	; 0x4e
 800bc94:	d027      	beq.n	800bce6 <_strtod_l+0x346>
 800bc96:	dc21      	bgt.n	800bcdc <_strtod_l+0x33c>
 800bc98:	2b49      	cmp	r3, #73	; 0x49
 800bc9a:	f47f aede 	bne.w	800ba5a <_strtod_l+0xba>
 800bc9e:	49a0      	ldr	r1, [pc, #640]	; (800bf20 <_strtod_l+0x580>)
 800bca0:	a81b      	add	r0, sp, #108	; 0x6c
 800bca2:	f002 f811 	bl	800dcc8 <__match>
 800bca6:	2800      	cmp	r0, #0
 800bca8:	f43f aed7 	beq.w	800ba5a <_strtod_l+0xba>
 800bcac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bcae:	499d      	ldr	r1, [pc, #628]	; (800bf24 <_strtod_l+0x584>)
 800bcb0:	3b01      	subs	r3, #1
 800bcb2:	a81b      	add	r0, sp, #108	; 0x6c
 800bcb4:	931b      	str	r3, [sp, #108]	; 0x6c
 800bcb6:	f002 f807 	bl	800dcc8 <__match>
 800bcba:	b910      	cbnz	r0, 800bcc2 <_strtod_l+0x322>
 800bcbc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bcbe:	3301      	adds	r3, #1
 800bcc0:	931b      	str	r3, [sp, #108]	; 0x6c
 800bcc2:	f8df b274 	ldr.w	fp, [pc, #628]	; 800bf38 <_strtod_l+0x598>
 800bcc6:	f04f 0a00 	mov.w	sl, #0
 800bcca:	e6a8      	b.n	800ba1e <_strtod_l+0x7e>
 800bccc:	210a      	movs	r1, #10
 800bcce:	fb01 3e0e 	mla	lr, r1, lr, r3
 800bcd2:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800bcd6:	e7b8      	b.n	800bc4a <_strtod_l+0x2aa>
 800bcd8:	46be      	mov	lr, r7
 800bcda:	e7c8      	b.n	800bc6e <_strtod_l+0x2ce>
 800bcdc:	2b69      	cmp	r3, #105	; 0x69
 800bcde:	d0de      	beq.n	800bc9e <_strtod_l+0x2fe>
 800bce0:	2b6e      	cmp	r3, #110	; 0x6e
 800bce2:	f47f aeba 	bne.w	800ba5a <_strtod_l+0xba>
 800bce6:	4990      	ldr	r1, [pc, #576]	; (800bf28 <_strtod_l+0x588>)
 800bce8:	a81b      	add	r0, sp, #108	; 0x6c
 800bcea:	f001 ffed 	bl	800dcc8 <__match>
 800bcee:	2800      	cmp	r0, #0
 800bcf0:	f43f aeb3 	beq.w	800ba5a <_strtod_l+0xba>
 800bcf4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bcf6:	781b      	ldrb	r3, [r3, #0]
 800bcf8:	2b28      	cmp	r3, #40	; 0x28
 800bcfa:	d10e      	bne.n	800bd1a <_strtod_l+0x37a>
 800bcfc:	aa1e      	add	r2, sp, #120	; 0x78
 800bcfe:	498b      	ldr	r1, [pc, #556]	; (800bf2c <_strtod_l+0x58c>)
 800bd00:	a81b      	add	r0, sp, #108	; 0x6c
 800bd02:	f001 fff5 	bl	800dcf0 <__hexnan>
 800bd06:	2805      	cmp	r0, #5
 800bd08:	d107      	bne.n	800bd1a <_strtod_l+0x37a>
 800bd0a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800bd0c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 800bd10:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800bd14:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800bd18:	e681      	b.n	800ba1e <_strtod_l+0x7e>
 800bd1a:	f8df b224 	ldr.w	fp, [pc, #548]	; 800bf40 <_strtod_l+0x5a0>
 800bd1e:	e7d2      	b.n	800bcc6 <_strtod_l+0x326>
 800bd20:	ebae 0302 	sub.w	r3, lr, r2
 800bd24:	9306      	str	r3, [sp, #24]
 800bd26:	9b05      	ldr	r3, [sp, #20]
 800bd28:	9807      	ldr	r0, [sp, #28]
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	bf08      	it	eq
 800bd2e:	4623      	moveq	r3, r4
 800bd30:	2c10      	cmp	r4, #16
 800bd32:	9305      	str	r3, [sp, #20]
 800bd34:	46a0      	mov	r8, r4
 800bd36:	bfa8      	it	ge
 800bd38:	f04f 0810 	movge.w	r8, #16
 800bd3c:	f7f4 fbe2 	bl	8000504 <__aeabi_ui2d>
 800bd40:	2c09      	cmp	r4, #9
 800bd42:	4682      	mov	sl, r0
 800bd44:	468b      	mov	fp, r1
 800bd46:	dc13      	bgt.n	800bd70 <_strtod_l+0x3d0>
 800bd48:	9b06      	ldr	r3, [sp, #24]
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	f43f ae67 	beq.w	800ba1e <_strtod_l+0x7e>
 800bd50:	9b06      	ldr	r3, [sp, #24]
 800bd52:	dd7a      	ble.n	800be4a <_strtod_l+0x4aa>
 800bd54:	2b16      	cmp	r3, #22
 800bd56:	dc61      	bgt.n	800be1c <_strtod_l+0x47c>
 800bd58:	4a75      	ldr	r2, [pc, #468]	; (800bf30 <_strtod_l+0x590>)
 800bd5a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800bd5e:	e9de 0100 	ldrd	r0, r1, [lr]
 800bd62:	4652      	mov	r2, sl
 800bd64:	465b      	mov	r3, fp
 800bd66:	f7f4 fc47 	bl	80005f8 <__aeabi_dmul>
 800bd6a:	4682      	mov	sl, r0
 800bd6c:	468b      	mov	fp, r1
 800bd6e:	e656      	b.n	800ba1e <_strtod_l+0x7e>
 800bd70:	4b6f      	ldr	r3, [pc, #444]	; (800bf30 <_strtod_l+0x590>)
 800bd72:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800bd76:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800bd7a:	f7f4 fc3d 	bl	80005f8 <__aeabi_dmul>
 800bd7e:	4606      	mov	r6, r0
 800bd80:	4628      	mov	r0, r5
 800bd82:	460f      	mov	r7, r1
 800bd84:	f7f4 fbbe 	bl	8000504 <__aeabi_ui2d>
 800bd88:	4602      	mov	r2, r0
 800bd8a:	460b      	mov	r3, r1
 800bd8c:	4630      	mov	r0, r6
 800bd8e:	4639      	mov	r1, r7
 800bd90:	f7f4 fa7c 	bl	800028c <__adddf3>
 800bd94:	2c0f      	cmp	r4, #15
 800bd96:	4682      	mov	sl, r0
 800bd98:	468b      	mov	fp, r1
 800bd9a:	ddd5      	ble.n	800bd48 <_strtod_l+0x3a8>
 800bd9c:	9b06      	ldr	r3, [sp, #24]
 800bd9e:	eba4 0808 	sub.w	r8, r4, r8
 800bda2:	4498      	add	r8, r3
 800bda4:	f1b8 0f00 	cmp.w	r8, #0
 800bda8:	f340 8096 	ble.w	800bed8 <_strtod_l+0x538>
 800bdac:	f018 030f 	ands.w	r3, r8, #15
 800bdb0:	d00a      	beq.n	800bdc8 <_strtod_l+0x428>
 800bdb2:	495f      	ldr	r1, [pc, #380]	; (800bf30 <_strtod_l+0x590>)
 800bdb4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800bdb8:	4652      	mov	r2, sl
 800bdba:	465b      	mov	r3, fp
 800bdbc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bdc0:	f7f4 fc1a 	bl	80005f8 <__aeabi_dmul>
 800bdc4:	4682      	mov	sl, r0
 800bdc6:	468b      	mov	fp, r1
 800bdc8:	f038 080f 	bics.w	r8, r8, #15
 800bdcc:	d073      	beq.n	800beb6 <_strtod_l+0x516>
 800bdce:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800bdd2:	dd47      	ble.n	800be64 <_strtod_l+0x4c4>
 800bdd4:	2400      	movs	r4, #0
 800bdd6:	46a0      	mov	r8, r4
 800bdd8:	9407      	str	r4, [sp, #28]
 800bdda:	9405      	str	r4, [sp, #20]
 800bddc:	2322      	movs	r3, #34	; 0x22
 800bdde:	f8df b158 	ldr.w	fp, [pc, #344]	; 800bf38 <_strtod_l+0x598>
 800bde2:	f8c9 3000 	str.w	r3, [r9]
 800bde6:	f04f 0a00 	mov.w	sl, #0
 800bdea:	9b07      	ldr	r3, [sp, #28]
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	f43f ae16 	beq.w	800ba1e <_strtod_l+0x7e>
 800bdf2:	991c      	ldr	r1, [sp, #112]	; 0x70
 800bdf4:	4648      	mov	r0, r9
 800bdf6:	f002 f8d1 	bl	800df9c <_Bfree>
 800bdfa:	9905      	ldr	r1, [sp, #20]
 800bdfc:	4648      	mov	r0, r9
 800bdfe:	f002 f8cd 	bl	800df9c <_Bfree>
 800be02:	4641      	mov	r1, r8
 800be04:	4648      	mov	r0, r9
 800be06:	f002 f8c9 	bl	800df9c <_Bfree>
 800be0a:	9907      	ldr	r1, [sp, #28]
 800be0c:	4648      	mov	r0, r9
 800be0e:	f002 f8c5 	bl	800df9c <_Bfree>
 800be12:	4621      	mov	r1, r4
 800be14:	4648      	mov	r0, r9
 800be16:	f002 f8c1 	bl	800df9c <_Bfree>
 800be1a:	e600      	b.n	800ba1e <_strtod_l+0x7e>
 800be1c:	9a06      	ldr	r2, [sp, #24]
 800be1e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800be22:	4293      	cmp	r3, r2
 800be24:	dbba      	blt.n	800bd9c <_strtod_l+0x3fc>
 800be26:	4d42      	ldr	r5, [pc, #264]	; (800bf30 <_strtod_l+0x590>)
 800be28:	f1c4 040f 	rsb	r4, r4, #15
 800be2c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800be30:	4652      	mov	r2, sl
 800be32:	465b      	mov	r3, fp
 800be34:	e9d1 0100 	ldrd	r0, r1, [r1]
 800be38:	f7f4 fbde 	bl	80005f8 <__aeabi_dmul>
 800be3c:	9b06      	ldr	r3, [sp, #24]
 800be3e:	1b1c      	subs	r4, r3, r4
 800be40:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800be44:	e9d5 2300 	ldrd	r2, r3, [r5]
 800be48:	e78d      	b.n	800bd66 <_strtod_l+0x3c6>
 800be4a:	f113 0f16 	cmn.w	r3, #22
 800be4e:	dba5      	blt.n	800bd9c <_strtod_l+0x3fc>
 800be50:	4a37      	ldr	r2, [pc, #220]	; (800bf30 <_strtod_l+0x590>)
 800be52:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800be56:	e9d2 2300 	ldrd	r2, r3, [r2]
 800be5a:	4650      	mov	r0, sl
 800be5c:	4659      	mov	r1, fp
 800be5e:	f7f4 fcf5 	bl	800084c <__aeabi_ddiv>
 800be62:	e782      	b.n	800bd6a <_strtod_l+0x3ca>
 800be64:	2300      	movs	r3, #0
 800be66:	4e33      	ldr	r6, [pc, #204]	; (800bf34 <_strtod_l+0x594>)
 800be68:	ea4f 1828 	mov.w	r8, r8, asr #4
 800be6c:	4650      	mov	r0, sl
 800be6e:	4659      	mov	r1, fp
 800be70:	461d      	mov	r5, r3
 800be72:	f1b8 0f01 	cmp.w	r8, #1
 800be76:	dc21      	bgt.n	800bebc <_strtod_l+0x51c>
 800be78:	b10b      	cbz	r3, 800be7e <_strtod_l+0x4de>
 800be7a:	4682      	mov	sl, r0
 800be7c:	468b      	mov	fp, r1
 800be7e:	4b2d      	ldr	r3, [pc, #180]	; (800bf34 <_strtod_l+0x594>)
 800be80:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800be84:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800be88:	4652      	mov	r2, sl
 800be8a:	465b      	mov	r3, fp
 800be8c:	e9d5 0100 	ldrd	r0, r1, [r5]
 800be90:	f7f4 fbb2 	bl	80005f8 <__aeabi_dmul>
 800be94:	4b28      	ldr	r3, [pc, #160]	; (800bf38 <_strtod_l+0x598>)
 800be96:	460a      	mov	r2, r1
 800be98:	400b      	ands	r3, r1
 800be9a:	4928      	ldr	r1, [pc, #160]	; (800bf3c <_strtod_l+0x59c>)
 800be9c:	428b      	cmp	r3, r1
 800be9e:	4682      	mov	sl, r0
 800bea0:	d898      	bhi.n	800bdd4 <_strtod_l+0x434>
 800bea2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800bea6:	428b      	cmp	r3, r1
 800bea8:	bf86      	itte	hi
 800beaa:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800bf44 <_strtod_l+0x5a4>
 800beae:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 800beb2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800beb6:	2300      	movs	r3, #0
 800beb8:	9304      	str	r3, [sp, #16]
 800beba:	e077      	b.n	800bfac <_strtod_l+0x60c>
 800bebc:	f018 0f01 	tst.w	r8, #1
 800bec0:	d006      	beq.n	800bed0 <_strtod_l+0x530>
 800bec2:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800bec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beca:	f7f4 fb95 	bl	80005f8 <__aeabi_dmul>
 800bece:	2301      	movs	r3, #1
 800bed0:	3501      	adds	r5, #1
 800bed2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800bed6:	e7cc      	b.n	800be72 <_strtod_l+0x4d2>
 800bed8:	d0ed      	beq.n	800beb6 <_strtod_l+0x516>
 800beda:	f1c8 0800 	rsb	r8, r8, #0
 800bede:	f018 020f 	ands.w	r2, r8, #15
 800bee2:	d00a      	beq.n	800befa <_strtod_l+0x55a>
 800bee4:	4b12      	ldr	r3, [pc, #72]	; (800bf30 <_strtod_l+0x590>)
 800bee6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800beea:	4650      	mov	r0, sl
 800beec:	4659      	mov	r1, fp
 800beee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bef2:	f7f4 fcab 	bl	800084c <__aeabi_ddiv>
 800bef6:	4682      	mov	sl, r0
 800bef8:	468b      	mov	fp, r1
 800befa:	ea5f 1828 	movs.w	r8, r8, asr #4
 800befe:	d0da      	beq.n	800beb6 <_strtod_l+0x516>
 800bf00:	f1b8 0f1f 	cmp.w	r8, #31
 800bf04:	dd20      	ble.n	800bf48 <_strtod_l+0x5a8>
 800bf06:	2400      	movs	r4, #0
 800bf08:	46a0      	mov	r8, r4
 800bf0a:	9407      	str	r4, [sp, #28]
 800bf0c:	9405      	str	r4, [sp, #20]
 800bf0e:	2322      	movs	r3, #34	; 0x22
 800bf10:	f04f 0a00 	mov.w	sl, #0
 800bf14:	f04f 0b00 	mov.w	fp, #0
 800bf18:	f8c9 3000 	str.w	r3, [r9]
 800bf1c:	e765      	b.n	800bdea <_strtod_l+0x44a>
 800bf1e:	bf00      	nop
 800bf20:	08010555 	.word	0x08010555
 800bf24:	080105e3 	.word	0x080105e3
 800bf28:	0801055d 	.word	0x0801055d
 800bf2c:	080105a0 	.word	0x080105a0
 800bf30:	08010688 	.word	0x08010688
 800bf34:	08010660 	.word	0x08010660
 800bf38:	7ff00000 	.word	0x7ff00000
 800bf3c:	7ca00000 	.word	0x7ca00000
 800bf40:	fff80000 	.word	0xfff80000
 800bf44:	7fefffff 	.word	0x7fefffff
 800bf48:	f018 0310 	ands.w	r3, r8, #16
 800bf4c:	bf18      	it	ne
 800bf4e:	236a      	movne	r3, #106	; 0x6a
 800bf50:	4da0      	ldr	r5, [pc, #640]	; (800c1d4 <_strtod_l+0x834>)
 800bf52:	9304      	str	r3, [sp, #16]
 800bf54:	4650      	mov	r0, sl
 800bf56:	4659      	mov	r1, fp
 800bf58:	2300      	movs	r3, #0
 800bf5a:	f1b8 0f00 	cmp.w	r8, #0
 800bf5e:	f300 810a 	bgt.w	800c176 <_strtod_l+0x7d6>
 800bf62:	b10b      	cbz	r3, 800bf68 <_strtod_l+0x5c8>
 800bf64:	4682      	mov	sl, r0
 800bf66:	468b      	mov	fp, r1
 800bf68:	9b04      	ldr	r3, [sp, #16]
 800bf6a:	b1bb      	cbz	r3, 800bf9c <_strtod_l+0x5fc>
 800bf6c:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800bf70:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	4659      	mov	r1, fp
 800bf78:	dd10      	ble.n	800bf9c <_strtod_l+0x5fc>
 800bf7a:	2b1f      	cmp	r3, #31
 800bf7c:	f340 8107 	ble.w	800c18e <_strtod_l+0x7ee>
 800bf80:	2b34      	cmp	r3, #52	; 0x34
 800bf82:	bfde      	ittt	le
 800bf84:	3b20      	suble	r3, #32
 800bf86:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 800bf8a:	fa02 f303 	lslle.w	r3, r2, r3
 800bf8e:	f04f 0a00 	mov.w	sl, #0
 800bf92:	bfcc      	ite	gt
 800bf94:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800bf98:	ea03 0b01 	andle.w	fp, r3, r1
 800bf9c:	2200      	movs	r2, #0
 800bf9e:	2300      	movs	r3, #0
 800bfa0:	4650      	mov	r0, sl
 800bfa2:	4659      	mov	r1, fp
 800bfa4:	f7f4 fd90 	bl	8000ac8 <__aeabi_dcmpeq>
 800bfa8:	2800      	cmp	r0, #0
 800bfaa:	d1ac      	bne.n	800bf06 <_strtod_l+0x566>
 800bfac:	9b07      	ldr	r3, [sp, #28]
 800bfae:	9300      	str	r3, [sp, #0]
 800bfb0:	9a05      	ldr	r2, [sp, #20]
 800bfb2:	9908      	ldr	r1, [sp, #32]
 800bfb4:	4623      	mov	r3, r4
 800bfb6:	4648      	mov	r0, r9
 800bfb8:	f002 f842 	bl	800e040 <__s2b>
 800bfbc:	9007      	str	r0, [sp, #28]
 800bfbe:	2800      	cmp	r0, #0
 800bfc0:	f43f af08 	beq.w	800bdd4 <_strtod_l+0x434>
 800bfc4:	9a06      	ldr	r2, [sp, #24]
 800bfc6:	9b06      	ldr	r3, [sp, #24]
 800bfc8:	2a00      	cmp	r2, #0
 800bfca:	f1c3 0300 	rsb	r3, r3, #0
 800bfce:	bfa8      	it	ge
 800bfd0:	2300      	movge	r3, #0
 800bfd2:	930e      	str	r3, [sp, #56]	; 0x38
 800bfd4:	2400      	movs	r4, #0
 800bfd6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800bfda:	9316      	str	r3, [sp, #88]	; 0x58
 800bfdc:	46a0      	mov	r8, r4
 800bfde:	9b07      	ldr	r3, [sp, #28]
 800bfe0:	4648      	mov	r0, r9
 800bfe2:	6859      	ldr	r1, [r3, #4]
 800bfe4:	f001 ffa6 	bl	800df34 <_Balloc>
 800bfe8:	9005      	str	r0, [sp, #20]
 800bfea:	2800      	cmp	r0, #0
 800bfec:	f43f aef6 	beq.w	800bddc <_strtod_l+0x43c>
 800bff0:	9b07      	ldr	r3, [sp, #28]
 800bff2:	691a      	ldr	r2, [r3, #16]
 800bff4:	3202      	adds	r2, #2
 800bff6:	f103 010c 	add.w	r1, r3, #12
 800bffa:	0092      	lsls	r2, r2, #2
 800bffc:	300c      	adds	r0, #12
 800bffe:	f7fe fdbf 	bl	800ab80 <memcpy>
 800c002:	aa1e      	add	r2, sp, #120	; 0x78
 800c004:	a91d      	add	r1, sp, #116	; 0x74
 800c006:	ec4b ab10 	vmov	d0, sl, fp
 800c00a:	4648      	mov	r0, r9
 800c00c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800c010:	f002 fad2 	bl	800e5b8 <__d2b>
 800c014:	901c      	str	r0, [sp, #112]	; 0x70
 800c016:	2800      	cmp	r0, #0
 800c018:	f43f aee0 	beq.w	800bddc <_strtod_l+0x43c>
 800c01c:	2101      	movs	r1, #1
 800c01e:	4648      	mov	r0, r9
 800c020:	f002 f89a 	bl	800e158 <__i2b>
 800c024:	4680      	mov	r8, r0
 800c026:	2800      	cmp	r0, #0
 800c028:	f43f aed8 	beq.w	800bddc <_strtod_l+0x43c>
 800c02c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800c02e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800c030:	2e00      	cmp	r6, #0
 800c032:	bfab      	itete	ge
 800c034:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800c036:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800c038:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800c03a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800c03c:	bfac      	ite	ge
 800c03e:	18f7      	addge	r7, r6, r3
 800c040:	1b9d      	sublt	r5, r3, r6
 800c042:	9b04      	ldr	r3, [sp, #16]
 800c044:	1af6      	subs	r6, r6, r3
 800c046:	4416      	add	r6, r2
 800c048:	4b63      	ldr	r3, [pc, #396]	; (800c1d8 <_strtod_l+0x838>)
 800c04a:	3e01      	subs	r6, #1
 800c04c:	429e      	cmp	r6, r3
 800c04e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800c052:	f280 80af 	bge.w	800c1b4 <_strtod_l+0x814>
 800c056:	1b9b      	subs	r3, r3, r6
 800c058:	2b1f      	cmp	r3, #31
 800c05a:	eba2 0203 	sub.w	r2, r2, r3
 800c05e:	f04f 0101 	mov.w	r1, #1
 800c062:	f300 809b 	bgt.w	800c19c <_strtod_l+0x7fc>
 800c066:	fa01 f303 	lsl.w	r3, r1, r3
 800c06a:	930f      	str	r3, [sp, #60]	; 0x3c
 800c06c:	2300      	movs	r3, #0
 800c06e:	930a      	str	r3, [sp, #40]	; 0x28
 800c070:	18be      	adds	r6, r7, r2
 800c072:	9b04      	ldr	r3, [sp, #16]
 800c074:	42b7      	cmp	r7, r6
 800c076:	4415      	add	r5, r2
 800c078:	441d      	add	r5, r3
 800c07a:	463b      	mov	r3, r7
 800c07c:	bfa8      	it	ge
 800c07e:	4633      	movge	r3, r6
 800c080:	42ab      	cmp	r3, r5
 800c082:	bfa8      	it	ge
 800c084:	462b      	movge	r3, r5
 800c086:	2b00      	cmp	r3, #0
 800c088:	bfc2      	ittt	gt
 800c08a:	1af6      	subgt	r6, r6, r3
 800c08c:	1aed      	subgt	r5, r5, r3
 800c08e:	1aff      	subgt	r7, r7, r3
 800c090:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c092:	b1bb      	cbz	r3, 800c0c4 <_strtod_l+0x724>
 800c094:	4641      	mov	r1, r8
 800c096:	461a      	mov	r2, r3
 800c098:	4648      	mov	r0, r9
 800c09a:	f002 f8fd 	bl	800e298 <__pow5mult>
 800c09e:	4680      	mov	r8, r0
 800c0a0:	2800      	cmp	r0, #0
 800c0a2:	f43f ae9b 	beq.w	800bddc <_strtod_l+0x43c>
 800c0a6:	4601      	mov	r1, r0
 800c0a8:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800c0aa:	4648      	mov	r0, r9
 800c0ac:	f002 f85d 	bl	800e16a <__multiply>
 800c0b0:	900c      	str	r0, [sp, #48]	; 0x30
 800c0b2:	2800      	cmp	r0, #0
 800c0b4:	f43f ae92 	beq.w	800bddc <_strtod_l+0x43c>
 800c0b8:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c0ba:	4648      	mov	r0, r9
 800c0bc:	f001 ff6e 	bl	800df9c <_Bfree>
 800c0c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c0c2:	931c      	str	r3, [sp, #112]	; 0x70
 800c0c4:	2e00      	cmp	r6, #0
 800c0c6:	dc7a      	bgt.n	800c1be <_strtod_l+0x81e>
 800c0c8:	9b06      	ldr	r3, [sp, #24]
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	dd08      	ble.n	800c0e0 <_strtod_l+0x740>
 800c0ce:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800c0d0:	9905      	ldr	r1, [sp, #20]
 800c0d2:	4648      	mov	r0, r9
 800c0d4:	f002 f8e0 	bl	800e298 <__pow5mult>
 800c0d8:	9005      	str	r0, [sp, #20]
 800c0da:	2800      	cmp	r0, #0
 800c0dc:	f43f ae7e 	beq.w	800bddc <_strtod_l+0x43c>
 800c0e0:	2d00      	cmp	r5, #0
 800c0e2:	dd08      	ble.n	800c0f6 <_strtod_l+0x756>
 800c0e4:	462a      	mov	r2, r5
 800c0e6:	9905      	ldr	r1, [sp, #20]
 800c0e8:	4648      	mov	r0, r9
 800c0ea:	f002 f923 	bl	800e334 <__lshift>
 800c0ee:	9005      	str	r0, [sp, #20]
 800c0f0:	2800      	cmp	r0, #0
 800c0f2:	f43f ae73 	beq.w	800bddc <_strtod_l+0x43c>
 800c0f6:	2f00      	cmp	r7, #0
 800c0f8:	dd08      	ble.n	800c10c <_strtod_l+0x76c>
 800c0fa:	4641      	mov	r1, r8
 800c0fc:	463a      	mov	r2, r7
 800c0fe:	4648      	mov	r0, r9
 800c100:	f002 f918 	bl	800e334 <__lshift>
 800c104:	4680      	mov	r8, r0
 800c106:	2800      	cmp	r0, #0
 800c108:	f43f ae68 	beq.w	800bddc <_strtod_l+0x43c>
 800c10c:	9a05      	ldr	r2, [sp, #20]
 800c10e:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c110:	4648      	mov	r0, r9
 800c112:	f002 f97d 	bl	800e410 <__mdiff>
 800c116:	4604      	mov	r4, r0
 800c118:	2800      	cmp	r0, #0
 800c11a:	f43f ae5f 	beq.w	800bddc <_strtod_l+0x43c>
 800c11e:	68c3      	ldr	r3, [r0, #12]
 800c120:	930c      	str	r3, [sp, #48]	; 0x30
 800c122:	2300      	movs	r3, #0
 800c124:	60c3      	str	r3, [r0, #12]
 800c126:	4641      	mov	r1, r8
 800c128:	f002 f958 	bl	800e3dc <__mcmp>
 800c12c:	2800      	cmp	r0, #0
 800c12e:	da55      	bge.n	800c1dc <_strtod_l+0x83c>
 800c130:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c132:	b9e3      	cbnz	r3, 800c16e <_strtod_l+0x7ce>
 800c134:	f1ba 0f00 	cmp.w	sl, #0
 800c138:	d119      	bne.n	800c16e <_strtod_l+0x7ce>
 800c13a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c13e:	b9b3      	cbnz	r3, 800c16e <_strtod_l+0x7ce>
 800c140:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c144:	0d1b      	lsrs	r3, r3, #20
 800c146:	051b      	lsls	r3, r3, #20
 800c148:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800c14c:	d90f      	bls.n	800c16e <_strtod_l+0x7ce>
 800c14e:	6963      	ldr	r3, [r4, #20]
 800c150:	b913      	cbnz	r3, 800c158 <_strtod_l+0x7b8>
 800c152:	6923      	ldr	r3, [r4, #16]
 800c154:	2b01      	cmp	r3, #1
 800c156:	dd0a      	ble.n	800c16e <_strtod_l+0x7ce>
 800c158:	4621      	mov	r1, r4
 800c15a:	2201      	movs	r2, #1
 800c15c:	4648      	mov	r0, r9
 800c15e:	f002 f8e9 	bl	800e334 <__lshift>
 800c162:	4641      	mov	r1, r8
 800c164:	4604      	mov	r4, r0
 800c166:	f002 f939 	bl	800e3dc <__mcmp>
 800c16a:	2800      	cmp	r0, #0
 800c16c:	dc67      	bgt.n	800c23e <_strtod_l+0x89e>
 800c16e:	9b04      	ldr	r3, [sp, #16]
 800c170:	2b00      	cmp	r3, #0
 800c172:	d171      	bne.n	800c258 <_strtod_l+0x8b8>
 800c174:	e63d      	b.n	800bdf2 <_strtod_l+0x452>
 800c176:	f018 0f01 	tst.w	r8, #1
 800c17a:	d004      	beq.n	800c186 <_strtod_l+0x7e6>
 800c17c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c180:	f7f4 fa3a 	bl	80005f8 <__aeabi_dmul>
 800c184:	2301      	movs	r3, #1
 800c186:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c18a:	3508      	adds	r5, #8
 800c18c:	e6e5      	b.n	800bf5a <_strtod_l+0x5ba>
 800c18e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c192:	fa02 f303 	lsl.w	r3, r2, r3
 800c196:	ea03 0a0a 	and.w	sl, r3, sl
 800c19a:	e6ff      	b.n	800bf9c <_strtod_l+0x5fc>
 800c19c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800c1a0:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800c1a4:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800c1a8:	36e2      	adds	r6, #226	; 0xe2
 800c1aa:	fa01 f306 	lsl.w	r3, r1, r6
 800c1ae:	930a      	str	r3, [sp, #40]	; 0x28
 800c1b0:	910f      	str	r1, [sp, #60]	; 0x3c
 800c1b2:	e75d      	b.n	800c070 <_strtod_l+0x6d0>
 800c1b4:	2300      	movs	r3, #0
 800c1b6:	930a      	str	r3, [sp, #40]	; 0x28
 800c1b8:	2301      	movs	r3, #1
 800c1ba:	930f      	str	r3, [sp, #60]	; 0x3c
 800c1bc:	e758      	b.n	800c070 <_strtod_l+0x6d0>
 800c1be:	4632      	mov	r2, r6
 800c1c0:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c1c2:	4648      	mov	r0, r9
 800c1c4:	f002 f8b6 	bl	800e334 <__lshift>
 800c1c8:	901c      	str	r0, [sp, #112]	; 0x70
 800c1ca:	2800      	cmp	r0, #0
 800c1cc:	f47f af7c 	bne.w	800c0c8 <_strtod_l+0x728>
 800c1d0:	e604      	b.n	800bddc <_strtod_l+0x43c>
 800c1d2:	bf00      	nop
 800c1d4:	080105b8 	.word	0x080105b8
 800c1d8:	fffffc02 	.word	0xfffffc02
 800c1dc:	465d      	mov	r5, fp
 800c1de:	f040 8086 	bne.w	800c2ee <_strtod_l+0x94e>
 800c1e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c1e4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c1e8:	b32a      	cbz	r2, 800c236 <_strtod_l+0x896>
 800c1ea:	4aaf      	ldr	r2, [pc, #700]	; (800c4a8 <_strtod_l+0xb08>)
 800c1ec:	4293      	cmp	r3, r2
 800c1ee:	d153      	bne.n	800c298 <_strtod_l+0x8f8>
 800c1f0:	9b04      	ldr	r3, [sp, #16]
 800c1f2:	4650      	mov	r0, sl
 800c1f4:	b1d3      	cbz	r3, 800c22c <_strtod_l+0x88c>
 800c1f6:	4aad      	ldr	r2, [pc, #692]	; (800c4ac <_strtod_l+0xb0c>)
 800c1f8:	402a      	ands	r2, r5
 800c1fa:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800c1fe:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800c202:	d816      	bhi.n	800c232 <_strtod_l+0x892>
 800c204:	0d12      	lsrs	r2, r2, #20
 800c206:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800c20a:	fa01 f303 	lsl.w	r3, r1, r3
 800c20e:	4298      	cmp	r0, r3
 800c210:	d142      	bne.n	800c298 <_strtod_l+0x8f8>
 800c212:	4ba7      	ldr	r3, [pc, #668]	; (800c4b0 <_strtod_l+0xb10>)
 800c214:	429d      	cmp	r5, r3
 800c216:	d102      	bne.n	800c21e <_strtod_l+0x87e>
 800c218:	3001      	adds	r0, #1
 800c21a:	f43f addf 	beq.w	800bddc <_strtod_l+0x43c>
 800c21e:	4ba3      	ldr	r3, [pc, #652]	; (800c4ac <_strtod_l+0xb0c>)
 800c220:	402b      	ands	r3, r5
 800c222:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800c226:	f04f 0a00 	mov.w	sl, #0
 800c22a:	e7a0      	b.n	800c16e <_strtod_l+0x7ce>
 800c22c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c230:	e7ed      	b.n	800c20e <_strtod_l+0x86e>
 800c232:	460b      	mov	r3, r1
 800c234:	e7eb      	b.n	800c20e <_strtod_l+0x86e>
 800c236:	bb7b      	cbnz	r3, 800c298 <_strtod_l+0x8f8>
 800c238:	f1ba 0f00 	cmp.w	sl, #0
 800c23c:	d12c      	bne.n	800c298 <_strtod_l+0x8f8>
 800c23e:	9904      	ldr	r1, [sp, #16]
 800c240:	4a9a      	ldr	r2, [pc, #616]	; (800c4ac <_strtod_l+0xb0c>)
 800c242:	465b      	mov	r3, fp
 800c244:	b1f1      	cbz	r1, 800c284 <_strtod_l+0x8e4>
 800c246:	ea02 010b 	and.w	r1, r2, fp
 800c24a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800c24e:	dc19      	bgt.n	800c284 <_strtod_l+0x8e4>
 800c250:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800c254:	f77f ae5b 	ble.w	800bf0e <_strtod_l+0x56e>
 800c258:	4a96      	ldr	r2, [pc, #600]	; (800c4b4 <_strtod_l+0xb14>)
 800c25a:	2300      	movs	r3, #0
 800c25c:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800c260:	4650      	mov	r0, sl
 800c262:	4659      	mov	r1, fp
 800c264:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800c268:	f7f4 f9c6 	bl	80005f8 <__aeabi_dmul>
 800c26c:	4682      	mov	sl, r0
 800c26e:	468b      	mov	fp, r1
 800c270:	2900      	cmp	r1, #0
 800c272:	f47f adbe 	bne.w	800bdf2 <_strtod_l+0x452>
 800c276:	2800      	cmp	r0, #0
 800c278:	f47f adbb 	bne.w	800bdf2 <_strtod_l+0x452>
 800c27c:	2322      	movs	r3, #34	; 0x22
 800c27e:	f8c9 3000 	str.w	r3, [r9]
 800c282:	e5b6      	b.n	800bdf2 <_strtod_l+0x452>
 800c284:	4013      	ands	r3, r2
 800c286:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800c28a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c28e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c292:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800c296:	e76a      	b.n	800c16e <_strtod_l+0x7ce>
 800c298:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c29a:	b193      	cbz	r3, 800c2c2 <_strtod_l+0x922>
 800c29c:	422b      	tst	r3, r5
 800c29e:	f43f af66 	beq.w	800c16e <_strtod_l+0x7ce>
 800c2a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c2a4:	9a04      	ldr	r2, [sp, #16]
 800c2a6:	4650      	mov	r0, sl
 800c2a8:	4659      	mov	r1, fp
 800c2aa:	b173      	cbz	r3, 800c2ca <_strtod_l+0x92a>
 800c2ac:	f7ff fb5c 	bl	800b968 <sulp>
 800c2b0:	4602      	mov	r2, r0
 800c2b2:	460b      	mov	r3, r1
 800c2b4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c2b8:	f7f3 ffe8 	bl	800028c <__adddf3>
 800c2bc:	4682      	mov	sl, r0
 800c2be:	468b      	mov	fp, r1
 800c2c0:	e755      	b.n	800c16e <_strtod_l+0x7ce>
 800c2c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c2c4:	ea13 0f0a 	tst.w	r3, sl
 800c2c8:	e7e9      	b.n	800c29e <_strtod_l+0x8fe>
 800c2ca:	f7ff fb4d 	bl	800b968 <sulp>
 800c2ce:	4602      	mov	r2, r0
 800c2d0:	460b      	mov	r3, r1
 800c2d2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c2d6:	f7f3 ffd7 	bl	8000288 <__aeabi_dsub>
 800c2da:	2200      	movs	r2, #0
 800c2dc:	2300      	movs	r3, #0
 800c2de:	4682      	mov	sl, r0
 800c2e0:	468b      	mov	fp, r1
 800c2e2:	f7f4 fbf1 	bl	8000ac8 <__aeabi_dcmpeq>
 800c2e6:	2800      	cmp	r0, #0
 800c2e8:	f47f ae11 	bne.w	800bf0e <_strtod_l+0x56e>
 800c2ec:	e73f      	b.n	800c16e <_strtod_l+0x7ce>
 800c2ee:	4641      	mov	r1, r8
 800c2f0:	4620      	mov	r0, r4
 800c2f2:	f002 f9b0 	bl	800e656 <__ratio>
 800c2f6:	ec57 6b10 	vmov	r6, r7, d0
 800c2fa:	2200      	movs	r2, #0
 800c2fc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c300:	ee10 0a10 	vmov	r0, s0
 800c304:	4639      	mov	r1, r7
 800c306:	f7f4 fbf3 	bl	8000af0 <__aeabi_dcmple>
 800c30a:	2800      	cmp	r0, #0
 800c30c:	d077      	beq.n	800c3fe <_strtod_l+0xa5e>
 800c30e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c310:	2b00      	cmp	r3, #0
 800c312:	d04a      	beq.n	800c3aa <_strtod_l+0xa0a>
 800c314:	4b68      	ldr	r3, [pc, #416]	; (800c4b8 <_strtod_l+0xb18>)
 800c316:	2200      	movs	r2, #0
 800c318:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800c31c:	4f66      	ldr	r7, [pc, #408]	; (800c4b8 <_strtod_l+0xb18>)
 800c31e:	2600      	movs	r6, #0
 800c320:	4b62      	ldr	r3, [pc, #392]	; (800c4ac <_strtod_l+0xb0c>)
 800c322:	402b      	ands	r3, r5
 800c324:	930f      	str	r3, [sp, #60]	; 0x3c
 800c326:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c328:	4b64      	ldr	r3, [pc, #400]	; (800c4bc <_strtod_l+0xb1c>)
 800c32a:	429a      	cmp	r2, r3
 800c32c:	f040 80ce 	bne.w	800c4cc <_strtod_l+0xb2c>
 800c330:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c334:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c338:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800c33c:	ec4b ab10 	vmov	d0, sl, fp
 800c340:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800c344:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800c348:	f002 f8c0 	bl	800e4cc <__ulp>
 800c34c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c350:	ec53 2b10 	vmov	r2, r3, d0
 800c354:	f7f4 f950 	bl	80005f8 <__aeabi_dmul>
 800c358:	4652      	mov	r2, sl
 800c35a:	465b      	mov	r3, fp
 800c35c:	f7f3 ff96 	bl	800028c <__adddf3>
 800c360:	460b      	mov	r3, r1
 800c362:	4952      	ldr	r1, [pc, #328]	; (800c4ac <_strtod_l+0xb0c>)
 800c364:	4a56      	ldr	r2, [pc, #344]	; (800c4c0 <_strtod_l+0xb20>)
 800c366:	4019      	ands	r1, r3
 800c368:	4291      	cmp	r1, r2
 800c36a:	4682      	mov	sl, r0
 800c36c:	d95b      	bls.n	800c426 <_strtod_l+0xa86>
 800c36e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c370:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800c374:	4293      	cmp	r3, r2
 800c376:	d103      	bne.n	800c380 <_strtod_l+0x9e0>
 800c378:	9b08      	ldr	r3, [sp, #32]
 800c37a:	3301      	adds	r3, #1
 800c37c:	f43f ad2e 	beq.w	800bddc <_strtod_l+0x43c>
 800c380:	f8df b12c 	ldr.w	fp, [pc, #300]	; 800c4b0 <_strtod_l+0xb10>
 800c384:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800c388:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c38a:	4648      	mov	r0, r9
 800c38c:	f001 fe06 	bl	800df9c <_Bfree>
 800c390:	9905      	ldr	r1, [sp, #20]
 800c392:	4648      	mov	r0, r9
 800c394:	f001 fe02 	bl	800df9c <_Bfree>
 800c398:	4641      	mov	r1, r8
 800c39a:	4648      	mov	r0, r9
 800c39c:	f001 fdfe 	bl	800df9c <_Bfree>
 800c3a0:	4621      	mov	r1, r4
 800c3a2:	4648      	mov	r0, r9
 800c3a4:	f001 fdfa 	bl	800df9c <_Bfree>
 800c3a8:	e619      	b.n	800bfde <_strtod_l+0x63e>
 800c3aa:	f1ba 0f00 	cmp.w	sl, #0
 800c3ae:	d11a      	bne.n	800c3e6 <_strtod_l+0xa46>
 800c3b0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c3b4:	b9eb      	cbnz	r3, 800c3f2 <_strtod_l+0xa52>
 800c3b6:	2200      	movs	r2, #0
 800c3b8:	4b3f      	ldr	r3, [pc, #252]	; (800c4b8 <_strtod_l+0xb18>)
 800c3ba:	4630      	mov	r0, r6
 800c3bc:	4639      	mov	r1, r7
 800c3be:	f7f4 fb8d 	bl	8000adc <__aeabi_dcmplt>
 800c3c2:	b9c8      	cbnz	r0, 800c3f8 <_strtod_l+0xa58>
 800c3c4:	4630      	mov	r0, r6
 800c3c6:	4639      	mov	r1, r7
 800c3c8:	2200      	movs	r2, #0
 800c3ca:	4b3e      	ldr	r3, [pc, #248]	; (800c4c4 <_strtod_l+0xb24>)
 800c3cc:	f7f4 f914 	bl	80005f8 <__aeabi_dmul>
 800c3d0:	4606      	mov	r6, r0
 800c3d2:	460f      	mov	r7, r1
 800c3d4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800c3d8:	9618      	str	r6, [sp, #96]	; 0x60
 800c3da:	9319      	str	r3, [sp, #100]	; 0x64
 800c3dc:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800c3e0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800c3e4:	e79c      	b.n	800c320 <_strtod_l+0x980>
 800c3e6:	f1ba 0f01 	cmp.w	sl, #1
 800c3ea:	d102      	bne.n	800c3f2 <_strtod_l+0xa52>
 800c3ec:	2d00      	cmp	r5, #0
 800c3ee:	f43f ad8e 	beq.w	800bf0e <_strtod_l+0x56e>
 800c3f2:	2200      	movs	r2, #0
 800c3f4:	4b34      	ldr	r3, [pc, #208]	; (800c4c8 <_strtod_l+0xb28>)
 800c3f6:	e78f      	b.n	800c318 <_strtod_l+0x978>
 800c3f8:	2600      	movs	r6, #0
 800c3fa:	4f32      	ldr	r7, [pc, #200]	; (800c4c4 <_strtod_l+0xb24>)
 800c3fc:	e7ea      	b.n	800c3d4 <_strtod_l+0xa34>
 800c3fe:	4b31      	ldr	r3, [pc, #196]	; (800c4c4 <_strtod_l+0xb24>)
 800c400:	4630      	mov	r0, r6
 800c402:	4639      	mov	r1, r7
 800c404:	2200      	movs	r2, #0
 800c406:	f7f4 f8f7 	bl	80005f8 <__aeabi_dmul>
 800c40a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c40c:	4606      	mov	r6, r0
 800c40e:	460f      	mov	r7, r1
 800c410:	b933      	cbnz	r3, 800c420 <_strtod_l+0xa80>
 800c412:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c416:	9010      	str	r0, [sp, #64]	; 0x40
 800c418:	9311      	str	r3, [sp, #68]	; 0x44
 800c41a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c41e:	e7df      	b.n	800c3e0 <_strtod_l+0xa40>
 800c420:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800c424:	e7f9      	b.n	800c41a <_strtod_l+0xa7a>
 800c426:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800c42a:	9b04      	ldr	r3, [sp, #16]
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d1ab      	bne.n	800c388 <_strtod_l+0x9e8>
 800c430:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c434:	0d1b      	lsrs	r3, r3, #20
 800c436:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c438:	051b      	lsls	r3, r3, #20
 800c43a:	429a      	cmp	r2, r3
 800c43c:	465d      	mov	r5, fp
 800c43e:	d1a3      	bne.n	800c388 <_strtod_l+0x9e8>
 800c440:	4639      	mov	r1, r7
 800c442:	4630      	mov	r0, r6
 800c444:	f7f4 fb88 	bl	8000b58 <__aeabi_d2iz>
 800c448:	f7f4 f86c 	bl	8000524 <__aeabi_i2d>
 800c44c:	460b      	mov	r3, r1
 800c44e:	4602      	mov	r2, r0
 800c450:	4639      	mov	r1, r7
 800c452:	4630      	mov	r0, r6
 800c454:	f7f3 ff18 	bl	8000288 <__aeabi_dsub>
 800c458:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c45a:	4606      	mov	r6, r0
 800c45c:	460f      	mov	r7, r1
 800c45e:	b933      	cbnz	r3, 800c46e <_strtod_l+0xace>
 800c460:	f1ba 0f00 	cmp.w	sl, #0
 800c464:	d103      	bne.n	800c46e <_strtod_l+0xace>
 800c466:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800c46a:	2d00      	cmp	r5, #0
 800c46c:	d06d      	beq.n	800c54a <_strtod_l+0xbaa>
 800c46e:	a30a      	add	r3, pc, #40	; (adr r3, 800c498 <_strtod_l+0xaf8>)
 800c470:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c474:	4630      	mov	r0, r6
 800c476:	4639      	mov	r1, r7
 800c478:	f7f4 fb30 	bl	8000adc <__aeabi_dcmplt>
 800c47c:	2800      	cmp	r0, #0
 800c47e:	f47f acb8 	bne.w	800bdf2 <_strtod_l+0x452>
 800c482:	a307      	add	r3, pc, #28	; (adr r3, 800c4a0 <_strtod_l+0xb00>)
 800c484:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c488:	4630      	mov	r0, r6
 800c48a:	4639      	mov	r1, r7
 800c48c:	f7f4 fb44 	bl	8000b18 <__aeabi_dcmpgt>
 800c490:	2800      	cmp	r0, #0
 800c492:	f43f af79 	beq.w	800c388 <_strtod_l+0x9e8>
 800c496:	e4ac      	b.n	800bdf2 <_strtod_l+0x452>
 800c498:	94a03595 	.word	0x94a03595
 800c49c:	3fdfffff 	.word	0x3fdfffff
 800c4a0:	35afe535 	.word	0x35afe535
 800c4a4:	3fe00000 	.word	0x3fe00000
 800c4a8:	000fffff 	.word	0x000fffff
 800c4ac:	7ff00000 	.word	0x7ff00000
 800c4b0:	7fefffff 	.word	0x7fefffff
 800c4b4:	39500000 	.word	0x39500000
 800c4b8:	3ff00000 	.word	0x3ff00000
 800c4bc:	7fe00000 	.word	0x7fe00000
 800c4c0:	7c9fffff 	.word	0x7c9fffff
 800c4c4:	3fe00000 	.word	0x3fe00000
 800c4c8:	bff00000 	.word	0xbff00000
 800c4cc:	9b04      	ldr	r3, [sp, #16]
 800c4ce:	b333      	cbz	r3, 800c51e <_strtod_l+0xb7e>
 800c4d0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c4d2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c4d6:	d822      	bhi.n	800c51e <_strtod_l+0xb7e>
 800c4d8:	a327      	add	r3, pc, #156	; (adr r3, 800c578 <_strtod_l+0xbd8>)
 800c4da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4de:	4630      	mov	r0, r6
 800c4e0:	4639      	mov	r1, r7
 800c4e2:	f7f4 fb05 	bl	8000af0 <__aeabi_dcmple>
 800c4e6:	b1a0      	cbz	r0, 800c512 <_strtod_l+0xb72>
 800c4e8:	4639      	mov	r1, r7
 800c4ea:	4630      	mov	r0, r6
 800c4ec:	f7f4 fb5c 	bl	8000ba8 <__aeabi_d2uiz>
 800c4f0:	2800      	cmp	r0, #0
 800c4f2:	bf08      	it	eq
 800c4f4:	2001      	moveq	r0, #1
 800c4f6:	f7f4 f805 	bl	8000504 <__aeabi_ui2d>
 800c4fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c4fc:	4606      	mov	r6, r0
 800c4fe:	460f      	mov	r7, r1
 800c500:	bb03      	cbnz	r3, 800c544 <_strtod_l+0xba4>
 800c502:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c506:	9012      	str	r0, [sp, #72]	; 0x48
 800c508:	9313      	str	r3, [sp, #76]	; 0x4c
 800c50a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800c50e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800c512:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c514:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c516:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800c51a:	1a9b      	subs	r3, r3, r2
 800c51c:	930b      	str	r3, [sp, #44]	; 0x2c
 800c51e:	ed9d 0b08 	vldr	d0, [sp, #32]
 800c522:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800c526:	f001 ffd1 	bl	800e4cc <__ulp>
 800c52a:	4650      	mov	r0, sl
 800c52c:	ec53 2b10 	vmov	r2, r3, d0
 800c530:	4659      	mov	r1, fp
 800c532:	f7f4 f861 	bl	80005f8 <__aeabi_dmul>
 800c536:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c53a:	f7f3 fea7 	bl	800028c <__adddf3>
 800c53e:	4682      	mov	sl, r0
 800c540:	468b      	mov	fp, r1
 800c542:	e772      	b.n	800c42a <_strtod_l+0xa8a>
 800c544:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 800c548:	e7df      	b.n	800c50a <_strtod_l+0xb6a>
 800c54a:	a30d      	add	r3, pc, #52	; (adr r3, 800c580 <_strtod_l+0xbe0>)
 800c54c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c550:	f7f4 fac4 	bl	8000adc <__aeabi_dcmplt>
 800c554:	e79c      	b.n	800c490 <_strtod_l+0xaf0>
 800c556:	2300      	movs	r3, #0
 800c558:	930d      	str	r3, [sp, #52]	; 0x34
 800c55a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c55c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c55e:	6013      	str	r3, [r2, #0]
 800c560:	f7ff ba61 	b.w	800ba26 <_strtod_l+0x86>
 800c564:	2b65      	cmp	r3, #101	; 0x65
 800c566:	f04f 0200 	mov.w	r2, #0
 800c56a:	f43f ab4e 	beq.w	800bc0a <_strtod_l+0x26a>
 800c56e:	2101      	movs	r1, #1
 800c570:	4614      	mov	r4, r2
 800c572:	9104      	str	r1, [sp, #16]
 800c574:	f7ff bacb 	b.w	800bb0e <_strtod_l+0x16e>
 800c578:	ffc00000 	.word	0xffc00000
 800c57c:	41dfffff 	.word	0x41dfffff
 800c580:	94a03595 	.word	0x94a03595
 800c584:	3fcfffff 	.word	0x3fcfffff

0800c588 <_strtod_r>:
 800c588:	4b05      	ldr	r3, [pc, #20]	; (800c5a0 <_strtod_r+0x18>)
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	b410      	push	{r4}
 800c58e:	6a1b      	ldr	r3, [r3, #32]
 800c590:	4c04      	ldr	r4, [pc, #16]	; (800c5a4 <_strtod_r+0x1c>)
 800c592:	2b00      	cmp	r3, #0
 800c594:	bf08      	it	eq
 800c596:	4623      	moveq	r3, r4
 800c598:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c59c:	f7ff ba00 	b.w	800b9a0 <_strtod_l>
 800c5a0:	2000000c 	.word	0x2000000c
 800c5a4:	20000070 	.word	0x20000070

0800c5a8 <_strtol_l.isra.0>:
 800c5a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c5ac:	4680      	mov	r8, r0
 800c5ae:	4689      	mov	r9, r1
 800c5b0:	4692      	mov	sl, r2
 800c5b2:	461e      	mov	r6, r3
 800c5b4:	460f      	mov	r7, r1
 800c5b6:	463d      	mov	r5, r7
 800c5b8:	9808      	ldr	r0, [sp, #32]
 800c5ba:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c5be:	f001 fc27 	bl	800de10 <__locale_ctype_ptr_l>
 800c5c2:	4420      	add	r0, r4
 800c5c4:	7843      	ldrb	r3, [r0, #1]
 800c5c6:	f013 0308 	ands.w	r3, r3, #8
 800c5ca:	d132      	bne.n	800c632 <_strtol_l.isra.0+0x8a>
 800c5cc:	2c2d      	cmp	r4, #45	; 0x2d
 800c5ce:	d132      	bne.n	800c636 <_strtol_l.isra.0+0x8e>
 800c5d0:	787c      	ldrb	r4, [r7, #1]
 800c5d2:	1cbd      	adds	r5, r7, #2
 800c5d4:	2201      	movs	r2, #1
 800c5d6:	2e00      	cmp	r6, #0
 800c5d8:	d05d      	beq.n	800c696 <_strtol_l.isra.0+0xee>
 800c5da:	2e10      	cmp	r6, #16
 800c5dc:	d109      	bne.n	800c5f2 <_strtol_l.isra.0+0x4a>
 800c5de:	2c30      	cmp	r4, #48	; 0x30
 800c5e0:	d107      	bne.n	800c5f2 <_strtol_l.isra.0+0x4a>
 800c5e2:	782b      	ldrb	r3, [r5, #0]
 800c5e4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c5e8:	2b58      	cmp	r3, #88	; 0x58
 800c5ea:	d14f      	bne.n	800c68c <_strtol_l.isra.0+0xe4>
 800c5ec:	786c      	ldrb	r4, [r5, #1]
 800c5ee:	2610      	movs	r6, #16
 800c5f0:	3502      	adds	r5, #2
 800c5f2:	2a00      	cmp	r2, #0
 800c5f4:	bf14      	ite	ne
 800c5f6:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800c5fa:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800c5fe:	2700      	movs	r7, #0
 800c600:	fbb1 fcf6 	udiv	ip, r1, r6
 800c604:	4638      	mov	r0, r7
 800c606:	fb06 1e1c 	mls	lr, r6, ip, r1
 800c60a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800c60e:	2b09      	cmp	r3, #9
 800c610:	d817      	bhi.n	800c642 <_strtol_l.isra.0+0x9a>
 800c612:	461c      	mov	r4, r3
 800c614:	42a6      	cmp	r6, r4
 800c616:	dd23      	ble.n	800c660 <_strtol_l.isra.0+0xb8>
 800c618:	1c7b      	adds	r3, r7, #1
 800c61a:	d007      	beq.n	800c62c <_strtol_l.isra.0+0x84>
 800c61c:	4584      	cmp	ip, r0
 800c61e:	d31c      	bcc.n	800c65a <_strtol_l.isra.0+0xb2>
 800c620:	d101      	bne.n	800c626 <_strtol_l.isra.0+0x7e>
 800c622:	45a6      	cmp	lr, r4
 800c624:	db19      	blt.n	800c65a <_strtol_l.isra.0+0xb2>
 800c626:	fb00 4006 	mla	r0, r0, r6, r4
 800c62a:	2701      	movs	r7, #1
 800c62c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c630:	e7eb      	b.n	800c60a <_strtol_l.isra.0+0x62>
 800c632:	462f      	mov	r7, r5
 800c634:	e7bf      	b.n	800c5b6 <_strtol_l.isra.0+0xe>
 800c636:	2c2b      	cmp	r4, #43	; 0x2b
 800c638:	bf04      	itt	eq
 800c63a:	1cbd      	addeq	r5, r7, #2
 800c63c:	787c      	ldrbeq	r4, [r7, #1]
 800c63e:	461a      	mov	r2, r3
 800c640:	e7c9      	b.n	800c5d6 <_strtol_l.isra.0+0x2e>
 800c642:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800c646:	2b19      	cmp	r3, #25
 800c648:	d801      	bhi.n	800c64e <_strtol_l.isra.0+0xa6>
 800c64a:	3c37      	subs	r4, #55	; 0x37
 800c64c:	e7e2      	b.n	800c614 <_strtol_l.isra.0+0x6c>
 800c64e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800c652:	2b19      	cmp	r3, #25
 800c654:	d804      	bhi.n	800c660 <_strtol_l.isra.0+0xb8>
 800c656:	3c57      	subs	r4, #87	; 0x57
 800c658:	e7dc      	b.n	800c614 <_strtol_l.isra.0+0x6c>
 800c65a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800c65e:	e7e5      	b.n	800c62c <_strtol_l.isra.0+0x84>
 800c660:	1c7b      	adds	r3, r7, #1
 800c662:	d108      	bne.n	800c676 <_strtol_l.isra.0+0xce>
 800c664:	2322      	movs	r3, #34	; 0x22
 800c666:	f8c8 3000 	str.w	r3, [r8]
 800c66a:	4608      	mov	r0, r1
 800c66c:	f1ba 0f00 	cmp.w	sl, #0
 800c670:	d107      	bne.n	800c682 <_strtol_l.isra.0+0xda>
 800c672:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c676:	b102      	cbz	r2, 800c67a <_strtol_l.isra.0+0xd2>
 800c678:	4240      	negs	r0, r0
 800c67a:	f1ba 0f00 	cmp.w	sl, #0
 800c67e:	d0f8      	beq.n	800c672 <_strtol_l.isra.0+0xca>
 800c680:	b10f      	cbz	r7, 800c686 <_strtol_l.isra.0+0xde>
 800c682:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 800c686:	f8ca 9000 	str.w	r9, [sl]
 800c68a:	e7f2      	b.n	800c672 <_strtol_l.isra.0+0xca>
 800c68c:	2430      	movs	r4, #48	; 0x30
 800c68e:	2e00      	cmp	r6, #0
 800c690:	d1af      	bne.n	800c5f2 <_strtol_l.isra.0+0x4a>
 800c692:	2608      	movs	r6, #8
 800c694:	e7ad      	b.n	800c5f2 <_strtol_l.isra.0+0x4a>
 800c696:	2c30      	cmp	r4, #48	; 0x30
 800c698:	d0a3      	beq.n	800c5e2 <_strtol_l.isra.0+0x3a>
 800c69a:	260a      	movs	r6, #10
 800c69c:	e7a9      	b.n	800c5f2 <_strtol_l.isra.0+0x4a>
	...

0800c6a0 <_strtol_r>:
 800c6a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c6a2:	4c06      	ldr	r4, [pc, #24]	; (800c6bc <_strtol_r+0x1c>)
 800c6a4:	4d06      	ldr	r5, [pc, #24]	; (800c6c0 <_strtol_r+0x20>)
 800c6a6:	6824      	ldr	r4, [r4, #0]
 800c6a8:	6a24      	ldr	r4, [r4, #32]
 800c6aa:	2c00      	cmp	r4, #0
 800c6ac:	bf08      	it	eq
 800c6ae:	462c      	moveq	r4, r5
 800c6b0:	9400      	str	r4, [sp, #0]
 800c6b2:	f7ff ff79 	bl	800c5a8 <_strtol_l.isra.0>
 800c6b6:	b003      	add	sp, #12
 800c6b8:	bd30      	pop	{r4, r5, pc}
 800c6ba:	bf00      	nop
 800c6bc:	2000000c 	.word	0x2000000c
 800c6c0:	20000070 	.word	0x20000070

0800c6c4 <__swbuf_r>:
 800c6c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6c6:	460e      	mov	r6, r1
 800c6c8:	4614      	mov	r4, r2
 800c6ca:	4605      	mov	r5, r0
 800c6cc:	b118      	cbz	r0, 800c6d6 <__swbuf_r+0x12>
 800c6ce:	6983      	ldr	r3, [r0, #24]
 800c6d0:	b90b      	cbnz	r3, 800c6d6 <__swbuf_r+0x12>
 800c6d2:	f000 ffed 	bl	800d6b0 <__sinit>
 800c6d6:	4b21      	ldr	r3, [pc, #132]	; (800c75c <__swbuf_r+0x98>)
 800c6d8:	429c      	cmp	r4, r3
 800c6da:	d12a      	bne.n	800c732 <__swbuf_r+0x6e>
 800c6dc:	686c      	ldr	r4, [r5, #4]
 800c6de:	69a3      	ldr	r3, [r4, #24]
 800c6e0:	60a3      	str	r3, [r4, #8]
 800c6e2:	89a3      	ldrh	r3, [r4, #12]
 800c6e4:	071a      	lsls	r2, r3, #28
 800c6e6:	d52e      	bpl.n	800c746 <__swbuf_r+0x82>
 800c6e8:	6923      	ldr	r3, [r4, #16]
 800c6ea:	b363      	cbz	r3, 800c746 <__swbuf_r+0x82>
 800c6ec:	6923      	ldr	r3, [r4, #16]
 800c6ee:	6820      	ldr	r0, [r4, #0]
 800c6f0:	1ac0      	subs	r0, r0, r3
 800c6f2:	6963      	ldr	r3, [r4, #20]
 800c6f4:	b2f6      	uxtb	r6, r6
 800c6f6:	4283      	cmp	r3, r0
 800c6f8:	4637      	mov	r7, r6
 800c6fa:	dc04      	bgt.n	800c706 <__swbuf_r+0x42>
 800c6fc:	4621      	mov	r1, r4
 800c6fe:	4628      	mov	r0, r5
 800c700:	f000 ff6c 	bl	800d5dc <_fflush_r>
 800c704:	bb28      	cbnz	r0, 800c752 <__swbuf_r+0x8e>
 800c706:	68a3      	ldr	r3, [r4, #8]
 800c708:	3b01      	subs	r3, #1
 800c70a:	60a3      	str	r3, [r4, #8]
 800c70c:	6823      	ldr	r3, [r4, #0]
 800c70e:	1c5a      	adds	r2, r3, #1
 800c710:	6022      	str	r2, [r4, #0]
 800c712:	701e      	strb	r6, [r3, #0]
 800c714:	6963      	ldr	r3, [r4, #20]
 800c716:	3001      	adds	r0, #1
 800c718:	4283      	cmp	r3, r0
 800c71a:	d004      	beq.n	800c726 <__swbuf_r+0x62>
 800c71c:	89a3      	ldrh	r3, [r4, #12]
 800c71e:	07db      	lsls	r3, r3, #31
 800c720:	d519      	bpl.n	800c756 <__swbuf_r+0x92>
 800c722:	2e0a      	cmp	r6, #10
 800c724:	d117      	bne.n	800c756 <__swbuf_r+0x92>
 800c726:	4621      	mov	r1, r4
 800c728:	4628      	mov	r0, r5
 800c72a:	f000 ff57 	bl	800d5dc <_fflush_r>
 800c72e:	b190      	cbz	r0, 800c756 <__swbuf_r+0x92>
 800c730:	e00f      	b.n	800c752 <__swbuf_r+0x8e>
 800c732:	4b0b      	ldr	r3, [pc, #44]	; (800c760 <__swbuf_r+0x9c>)
 800c734:	429c      	cmp	r4, r3
 800c736:	d101      	bne.n	800c73c <__swbuf_r+0x78>
 800c738:	68ac      	ldr	r4, [r5, #8]
 800c73a:	e7d0      	b.n	800c6de <__swbuf_r+0x1a>
 800c73c:	4b09      	ldr	r3, [pc, #36]	; (800c764 <__swbuf_r+0xa0>)
 800c73e:	429c      	cmp	r4, r3
 800c740:	bf08      	it	eq
 800c742:	68ec      	ldreq	r4, [r5, #12]
 800c744:	e7cb      	b.n	800c6de <__swbuf_r+0x1a>
 800c746:	4621      	mov	r1, r4
 800c748:	4628      	mov	r0, r5
 800c74a:	f000 f80d 	bl	800c768 <__swsetup_r>
 800c74e:	2800      	cmp	r0, #0
 800c750:	d0cc      	beq.n	800c6ec <__swbuf_r+0x28>
 800c752:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800c756:	4638      	mov	r0, r7
 800c758:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c75a:	bf00      	nop
 800c75c:	08010610 	.word	0x08010610
 800c760:	08010630 	.word	0x08010630
 800c764:	080105f0 	.word	0x080105f0

0800c768 <__swsetup_r>:
 800c768:	4b32      	ldr	r3, [pc, #200]	; (800c834 <__swsetup_r+0xcc>)
 800c76a:	b570      	push	{r4, r5, r6, lr}
 800c76c:	681d      	ldr	r5, [r3, #0]
 800c76e:	4606      	mov	r6, r0
 800c770:	460c      	mov	r4, r1
 800c772:	b125      	cbz	r5, 800c77e <__swsetup_r+0x16>
 800c774:	69ab      	ldr	r3, [r5, #24]
 800c776:	b913      	cbnz	r3, 800c77e <__swsetup_r+0x16>
 800c778:	4628      	mov	r0, r5
 800c77a:	f000 ff99 	bl	800d6b0 <__sinit>
 800c77e:	4b2e      	ldr	r3, [pc, #184]	; (800c838 <__swsetup_r+0xd0>)
 800c780:	429c      	cmp	r4, r3
 800c782:	d10f      	bne.n	800c7a4 <__swsetup_r+0x3c>
 800c784:	686c      	ldr	r4, [r5, #4]
 800c786:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c78a:	b29a      	uxth	r2, r3
 800c78c:	0715      	lsls	r5, r2, #28
 800c78e:	d42c      	bmi.n	800c7ea <__swsetup_r+0x82>
 800c790:	06d0      	lsls	r0, r2, #27
 800c792:	d411      	bmi.n	800c7b8 <__swsetup_r+0x50>
 800c794:	2209      	movs	r2, #9
 800c796:	6032      	str	r2, [r6, #0]
 800c798:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c79c:	81a3      	strh	r3, [r4, #12]
 800c79e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c7a2:	e03e      	b.n	800c822 <__swsetup_r+0xba>
 800c7a4:	4b25      	ldr	r3, [pc, #148]	; (800c83c <__swsetup_r+0xd4>)
 800c7a6:	429c      	cmp	r4, r3
 800c7a8:	d101      	bne.n	800c7ae <__swsetup_r+0x46>
 800c7aa:	68ac      	ldr	r4, [r5, #8]
 800c7ac:	e7eb      	b.n	800c786 <__swsetup_r+0x1e>
 800c7ae:	4b24      	ldr	r3, [pc, #144]	; (800c840 <__swsetup_r+0xd8>)
 800c7b0:	429c      	cmp	r4, r3
 800c7b2:	bf08      	it	eq
 800c7b4:	68ec      	ldreq	r4, [r5, #12]
 800c7b6:	e7e6      	b.n	800c786 <__swsetup_r+0x1e>
 800c7b8:	0751      	lsls	r1, r2, #29
 800c7ba:	d512      	bpl.n	800c7e2 <__swsetup_r+0x7a>
 800c7bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c7be:	b141      	cbz	r1, 800c7d2 <__swsetup_r+0x6a>
 800c7c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c7c4:	4299      	cmp	r1, r3
 800c7c6:	d002      	beq.n	800c7ce <__swsetup_r+0x66>
 800c7c8:	4630      	mov	r0, r6
 800c7ca:	f001 ffc1 	bl	800e750 <_free_r>
 800c7ce:	2300      	movs	r3, #0
 800c7d0:	6363      	str	r3, [r4, #52]	; 0x34
 800c7d2:	89a3      	ldrh	r3, [r4, #12]
 800c7d4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c7d8:	81a3      	strh	r3, [r4, #12]
 800c7da:	2300      	movs	r3, #0
 800c7dc:	6063      	str	r3, [r4, #4]
 800c7de:	6923      	ldr	r3, [r4, #16]
 800c7e0:	6023      	str	r3, [r4, #0]
 800c7e2:	89a3      	ldrh	r3, [r4, #12]
 800c7e4:	f043 0308 	orr.w	r3, r3, #8
 800c7e8:	81a3      	strh	r3, [r4, #12]
 800c7ea:	6923      	ldr	r3, [r4, #16]
 800c7ec:	b94b      	cbnz	r3, 800c802 <__swsetup_r+0x9a>
 800c7ee:	89a3      	ldrh	r3, [r4, #12]
 800c7f0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c7f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c7f8:	d003      	beq.n	800c802 <__swsetup_r+0x9a>
 800c7fa:	4621      	mov	r1, r4
 800c7fc:	4630      	mov	r0, r6
 800c7fe:	f001 fb3f 	bl	800de80 <__smakebuf_r>
 800c802:	89a2      	ldrh	r2, [r4, #12]
 800c804:	f012 0301 	ands.w	r3, r2, #1
 800c808:	d00c      	beq.n	800c824 <__swsetup_r+0xbc>
 800c80a:	2300      	movs	r3, #0
 800c80c:	60a3      	str	r3, [r4, #8]
 800c80e:	6963      	ldr	r3, [r4, #20]
 800c810:	425b      	negs	r3, r3
 800c812:	61a3      	str	r3, [r4, #24]
 800c814:	6923      	ldr	r3, [r4, #16]
 800c816:	b953      	cbnz	r3, 800c82e <__swsetup_r+0xc6>
 800c818:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c81c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800c820:	d1ba      	bne.n	800c798 <__swsetup_r+0x30>
 800c822:	bd70      	pop	{r4, r5, r6, pc}
 800c824:	0792      	lsls	r2, r2, #30
 800c826:	bf58      	it	pl
 800c828:	6963      	ldrpl	r3, [r4, #20]
 800c82a:	60a3      	str	r3, [r4, #8]
 800c82c:	e7f2      	b.n	800c814 <__swsetup_r+0xac>
 800c82e:	2000      	movs	r0, #0
 800c830:	e7f7      	b.n	800c822 <__swsetup_r+0xba>
 800c832:	bf00      	nop
 800c834:	2000000c 	.word	0x2000000c
 800c838:	08010610 	.word	0x08010610
 800c83c:	08010630 	.word	0x08010630
 800c840:	080105f0 	.word	0x080105f0

0800c844 <quorem>:
 800c844:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c848:	6903      	ldr	r3, [r0, #16]
 800c84a:	690c      	ldr	r4, [r1, #16]
 800c84c:	42a3      	cmp	r3, r4
 800c84e:	4680      	mov	r8, r0
 800c850:	f2c0 8082 	blt.w	800c958 <quorem+0x114>
 800c854:	3c01      	subs	r4, #1
 800c856:	f101 0714 	add.w	r7, r1, #20
 800c85a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800c85e:	f100 0614 	add.w	r6, r0, #20
 800c862:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800c866:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800c86a:	eb06 030c 	add.w	r3, r6, ip
 800c86e:	3501      	adds	r5, #1
 800c870:	eb07 090c 	add.w	r9, r7, ip
 800c874:	9301      	str	r3, [sp, #4]
 800c876:	fbb0 f5f5 	udiv	r5, r0, r5
 800c87a:	b395      	cbz	r5, 800c8e2 <quorem+0x9e>
 800c87c:	f04f 0a00 	mov.w	sl, #0
 800c880:	4638      	mov	r0, r7
 800c882:	46b6      	mov	lr, r6
 800c884:	46d3      	mov	fp, sl
 800c886:	f850 2b04 	ldr.w	r2, [r0], #4
 800c88a:	b293      	uxth	r3, r2
 800c88c:	fb05 a303 	mla	r3, r5, r3, sl
 800c890:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c894:	b29b      	uxth	r3, r3
 800c896:	ebab 0303 	sub.w	r3, fp, r3
 800c89a:	0c12      	lsrs	r2, r2, #16
 800c89c:	f8de b000 	ldr.w	fp, [lr]
 800c8a0:	fb05 a202 	mla	r2, r5, r2, sl
 800c8a4:	fa13 f38b 	uxtah	r3, r3, fp
 800c8a8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800c8ac:	fa1f fb82 	uxth.w	fp, r2
 800c8b0:	f8de 2000 	ldr.w	r2, [lr]
 800c8b4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800c8b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c8bc:	b29b      	uxth	r3, r3
 800c8be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c8c2:	4581      	cmp	r9, r0
 800c8c4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800c8c8:	f84e 3b04 	str.w	r3, [lr], #4
 800c8cc:	d2db      	bcs.n	800c886 <quorem+0x42>
 800c8ce:	f856 300c 	ldr.w	r3, [r6, ip]
 800c8d2:	b933      	cbnz	r3, 800c8e2 <quorem+0x9e>
 800c8d4:	9b01      	ldr	r3, [sp, #4]
 800c8d6:	3b04      	subs	r3, #4
 800c8d8:	429e      	cmp	r6, r3
 800c8da:	461a      	mov	r2, r3
 800c8dc:	d330      	bcc.n	800c940 <quorem+0xfc>
 800c8de:	f8c8 4010 	str.w	r4, [r8, #16]
 800c8e2:	4640      	mov	r0, r8
 800c8e4:	f001 fd7a 	bl	800e3dc <__mcmp>
 800c8e8:	2800      	cmp	r0, #0
 800c8ea:	db25      	blt.n	800c938 <quorem+0xf4>
 800c8ec:	3501      	adds	r5, #1
 800c8ee:	4630      	mov	r0, r6
 800c8f0:	f04f 0c00 	mov.w	ip, #0
 800c8f4:	f857 2b04 	ldr.w	r2, [r7], #4
 800c8f8:	f8d0 e000 	ldr.w	lr, [r0]
 800c8fc:	b293      	uxth	r3, r2
 800c8fe:	ebac 0303 	sub.w	r3, ip, r3
 800c902:	0c12      	lsrs	r2, r2, #16
 800c904:	fa13 f38e 	uxtah	r3, r3, lr
 800c908:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800c90c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c910:	b29b      	uxth	r3, r3
 800c912:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c916:	45b9      	cmp	r9, r7
 800c918:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c91c:	f840 3b04 	str.w	r3, [r0], #4
 800c920:	d2e8      	bcs.n	800c8f4 <quorem+0xb0>
 800c922:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800c926:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800c92a:	b92a      	cbnz	r2, 800c938 <quorem+0xf4>
 800c92c:	3b04      	subs	r3, #4
 800c92e:	429e      	cmp	r6, r3
 800c930:	461a      	mov	r2, r3
 800c932:	d30b      	bcc.n	800c94c <quorem+0x108>
 800c934:	f8c8 4010 	str.w	r4, [r8, #16]
 800c938:	4628      	mov	r0, r5
 800c93a:	b003      	add	sp, #12
 800c93c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c940:	6812      	ldr	r2, [r2, #0]
 800c942:	3b04      	subs	r3, #4
 800c944:	2a00      	cmp	r2, #0
 800c946:	d1ca      	bne.n	800c8de <quorem+0x9a>
 800c948:	3c01      	subs	r4, #1
 800c94a:	e7c5      	b.n	800c8d8 <quorem+0x94>
 800c94c:	6812      	ldr	r2, [r2, #0]
 800c94e:	3b04      	subs	r3, #4
 800c950:	2a00      	cmp	r2, #0
 800c952:	d1ef      	bne.n	800c934 <quorem+0xf0>
 800c954:	3c01      	subs	r4, #1
 800c956:	e7ea      	b.n	800c92e <quorem+0xea>
 800c958:	2000      	movs	r0, #0
 800c95a:	e7ee      	b.n	800c93a <quorem+0xf6>
 800c95c:	0000      	movs	r0, r0
	...

0800c960 <_dtoa_r>:
 800c960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c964:	ec57 6b10 	vmov	r6, r7, d0
 800c968:	b097      	sub	sp, #92	; 0x5c
 800c96a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c96c:	9106      	str	r1, [sp, #24]
 800c96e:	4604      	mov	r4, r0
 800c970:	920b      	str	r2, [sp, #44]	; 0x2c
 800c972:	9312      	str	r3, [sp, #72]	; 0x48
 800c974:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c978:	e9cd 6700 	strd	r6, r7, [sp]
 800c97c:	b93d      	cbnz	r5, 800c98e <_dtoa_r+0x2e>
 800c97e:	2010      	movs	r0, #16
 800c980:	f001 fabe 	bl	800df00 <malloc>
 800c984:	6260      	str	r0, [r4, #36]	; 0x24
 800c986:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c98a:	6005      	str	r5, [r0, #0]
 800c98c:	60c5      	str	r5, [r0, #12]
 800c98e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c990:	6819      	ldr	r1, [r3, #0]
 800c992:	b151      	cbz	r1, 800c9aa <_dtoa_r+0x4a>
 800c994:	685a      	ldr	r2, [r3, #4]
 800c996:	604a      	str	r2, [r1, #4]
 800c998:	2301      	movs	r3, #1
 800c99a:	4093      	lsls	r3, r2
 800c99c:	608b      	str	r3, [r1, #8]
 800c99e:	4620      	mov	r0, r4
 800c9a0:	f001 fafc 	bl	800df9c <_Bfree>
 800c9a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c9a6:	2200      	movs	r2, #0
 800c9a8:	601a      	str	r2, [r3, #0]
 800c9aa:	1e3b      	subs	r3, r7, #0
 800c9ac:	bfbb      	ittet	lt
 800c9ae:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c9b2:	9301      	strlt	r3, [sp, #4]
 800c9b4:	2300      	movge	r3, #0
 800c9b6:	2201      	movlt	r2, #1
 800c9b8:	bfac      	ite	ge
 800c9ba:	f8c8 3000 	strge.w	r3, [r8]
 800c9be:	f8c8 2000 	strlt.w	r2, [r8]
 800c9c2:	4baf      	ldr	r3, [pc, #700]	; (800cc80 <_dtoa_r+0x320>)
 800c9c4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c9c8:	ea33 0308 	bics.w	r3, r3, r8
 800c9cc:	d114      	bne.n	800c9f8 <_dtoa_r+0x98>
 800c9ce:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c9d0:	f242 730f 	movw	r3, #9999	; 0x270f
 800c9d4:	6013      	str	r3, [r2, #0]
 800c9d6:	9b00      	ldr	r3, [sp, #0]
 800c9d8:	b923      	cbnz	r3, 800c9e4 <_dtoa_r+0x84>
 800c9da:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800c9de:	2800      	cmp	r0, #0
 800c9e0:	f000 8542 	beq.w	800d468 <_dtoa_r+0xb08>
 800c9e4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c9e6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800cc94 <_dtoa_r+0x334>
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	f000 8544 	beq.w	800d478 <_dtoa_r+0xb18>
 800c9f0:	f10b 0303 	add.w	r3, fp, #3
 800c9f4:	f000 bd3e 	b.w	800d474 <_dtoa_r+0xb14>
 800c9f8:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c9fc:	2200      	movs	r2, #0
 800c9fe:	2300      	movs	r3, #0
 800ca00:	4630      	mov	r0, r6
 800ca02:	4639      	mov	r1, r7
 800ca04:	f7f4 f860 	bl	8000ac8 <__aeabi_dcmpeq>
 800ca08:	4681      	mov	r9, r0
 800ca0a:	b168      	cbz	r0, 800ca28 <_dtoa_r+0xc8>
 800ca0c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ca0e:	2301      	movs	r3, #1
 800ca10:	6013      	str	r3, [r2, #0]
 800ca12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	f000 8524 	beq.w	800d462 <_dtoa_r+0xb02>
 800ca1a:	4b9a      	ldr	r3, [pc, #616]	; (800cc84 <_dtoa_r+0x324>)
 800ca1c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ca1e:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800ca22:	6013      	str	r3, [r2, #0]
 800ca24:	f000 bd28 	b.w	800d478 <_dtoa_r+0xb18>
 800ca28:	aa14      	add	r2, sp, #80	; 0x50
 800ca2a:	a915      	add	r1, sp, #84	; 0x54
 800ca2c:	ec47 6b10 	vmov	d0, r6, r7
 800ca30:	4620      	mov	r0, r4
 800ca32:	f001 fdc1 	bl	800e5b8 <__d2b>
 800ca36:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800ca3a:	9004      	str	r0, [sp, #16]
 800ca3c:	2d00      	cmp	r5, #0
 800ca3e:	d07c      	beq.n	800cb3a <_dtoa_r+0x1da>
 800ca40:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ca44:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800ca48:	46b2      	mov	sl, r6
 800ca4a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800ca4e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ca52:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800ca56:	2200      	movs	r2, #0
 800ca58:	4b8b      	ldr	r3, [pc, #556]	; (800cc88 <_dtoa_r+0x328>)
 800ca5a:	4650      	mov	r0, sl
 800ca5c:	4659      	mov	r1, fp
 800ca5e:	f7f3 fc13 	bl	8000288 <__aeabi_dsub>
 800ca62:	a381      	add	r3, pc, #516	; (adr r3, 800cc68 <_dtoa_r+0x308>)
 800ca64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca68:	f7f3 fdc6 	bl	80005f8 <__aeabi_dmul>
 800ca6c:	a380      	add	r3, pc, #512	; (adr r3, 800cc70 <_dtoa_r+0x310>)
 800ca6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca72:	f7f3 fc0b 	bl	800028c <__adddf3>
 800ca76:	4606      	mov	r6, r0
 800ca78:	4628      	mov	r0, r5
 800ca7a:	460f      	mov	r7, r1
 800ca7c:	f7f3 fd52 	bl	8000524 <__aeabi_i2d>
 800ca80:	a37d      	add	r3, pc, #500	; (adr r3, 800cc78 <_dtoa_r+0x318>)
 800ca82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca86:	f7f3 fdb7 	bl	80005f8 <__aeabi_dmul>
 800ca8a:	4602      	mov	r2, r0
 800ca8c:	460b      	mov	r3, r1
 800ca8e:	4630      	mov	r0, r6
 800ca90:	4639      	mov	r1, r7
 800ca92:	f7f3 fbfb 	bl	800028c <__adddf3>
 800ca96:	4606      	mov	r6, r0
 800ca98:	460f      	mov	r7, r1
 800ca9a:	f7f4 f85d 	bl	8000b58 <__aeabi_d2iz>
 800ca9e:	2200      	movs	r2, #0
 800caa0:	4682      	mov	sl, r0
 800caa2:	2300      	movs	r3, #0
 800caa4:	4630      	mov	r0, r6
 800caa6:	4639      	mov	r1, r7
 800caa8:	f7f4 f818 	bl	8000adc <__aeabi_dcmplt>
 800caac:	b148      	cbz	r0, 800cac2 <_dtoa_r+0x162>
 800caae:	4650      	mov	r0, sl
 800cab0:	f7f3 fd38 	bl	8000524 <__aeabi_i2d>
 800cab4:	4632      	mov	r2, r6
 800cab6:	463b      	mov	r3, r7
 800cab8:	f7f4 f806 	bl	8000ac8 <__aeabi_dcmpeq>
 800cabc:	b908      	cbnz	r0, 800cac2 <_dtoa_r+0x162>
 800cabe:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800cac2:	f1ba 0f16 	cmp.w	sl, #22
 800cac6:	d859      	bhi.n	800cb7c <_dtoa_r+0x21c>
 800cac8:	4970      	ldr	r1, [pc, #448]	; (800cc8c <_dtoa_r+0x32c>)
 800caca:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800cace:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cad2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cad6:	f7f4 f81f 	bl	8000b18 <__aeabi_dcmpgt>
 800cada:	2800      	cmp	r0, #0
 800cadc:	d050      	beq.n	800cb80 <_dtoa_r+0x220>
 800cade:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800cae2:	2300      	movs	r3, #0
 800cae4:	930f      	str	r3, [sp, #60]	; 0x3c
 800cae6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cae8:	1b5d      	subs	r5, r3, r5
 800caea:	f1b5 0801 	subs.w	r8, r5, #1
 800caee:	bf49      	itett	mi
 800caf0:	f1c5 0301 	rsbmi	r3, r5, #1
 800caf4:	2300      	movpl	r3, #0
 800caf6:	9305      	strmi	r3, [sp, #20]
 800caf8:	f04f 0800 	movmi.w	r8, #0
 800cafc:	bf58      	it	pl
 800cafe:	9305      	strpl	r3, [sp, #20]
 800cb00:	f1ba 0f00 	cmp.w	sl, #0
 800cb04:	db3e      	blt.n	800cb84 <_dtoa_r+0x224>
 800cb06:	2300      	movs	r3, #0
 800cb08:	44d0      	add	r8, sl
 800cb0a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800cb0e:	9307      	str	r3, [sp, #28]
 800cb10:	9b06      	ldr	r3, [sp, #24]
 800cb12:	2b09      	cmp	r3, #9
 800cb14:	f200 8090 	bhi.w	800cc38 <_dtoa_r+0x2d8>
 800cb18:	2b05      	cmp	r3, #5
 800cb1a:	bfc4      	itt	gt
 800cb1c:	3b04      	subgt	r3, #4
 800cb1e:	9306      	strgt	r3, [sp, #24]
 800cb20:	9b06      	ldr	r3, [sp, #24]
 800cb22:	f1a3 0302 	sub.w	r3, r3, #2
 800cb26:	bfcc      	ite	gt
 800cb28:	2500      	movgt	r5, #0
 800cb2a:	2501      	movle	r5, #1
 800cb2c:	2b03      	cmp	r3, #3
 800cb2e:	f200 808f 	bhi.w	800cc50 <_dtoa_r+0x2f0>
 800cb32:	e8df f003 	tbb	[pc, r3]
 800cb36:	7f7d      	.short	0x7f7d
 800cb38:	7131      	.short	0x7131
 800cb3a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800cb3e:	441d      	add	r5, r3
 800cb40:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800cb44:	2820      	cmp	r0, #32
 800cb46:	dd13      	ble.n	800cb70 <_dtoa_r+0x210>
 800cb48:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800cb4c:	9b00      	ldr	r3, [sp, #0]
 800cb4e:	fa08 f800 	lsl.w	r8, r8, r0
 800cb52:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800cb56:	fa23 f000 	lsr.w	r0, r3, r0
 800cb5a:	ea48 0000 	orr.w	r0, r8, r0
 800cb5e:	f7f3 fcd1 	bl	8000504 <__aeabi_ui2d>
 800cb62:	2301      	movs	r3, #1
 800cb64:	4682      	mov	sl, r0
 800cb66:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800cb6a:	3d01      	subs	r5, #1
 800cb6c:	9313      	str	r3, [sp, #76]	; 0x4c
 800cb6e:	e772      	b.n	800ca56 <_dtoa_r+0xf6>
 800cb70:	9b00      	ldr	r3, [sp, #0]
 800cb72:	f1c0 0020 	rsb	r0, r0, #32
 800cb76:	fa03 f000 	lsl.w	r0, r3, r0
 800cb7a:	e7f0      	b.n	800cb5e <_dtoa_r+0x1fe>
 800cb7c:	2301      	movs	r3, #1
 800cb7e:	e7b1      	b.n	800cae4 <_dtoa_r+0x184>
 800cb80:	900f      	str	r0, [sp, #60]	; 0x3c
 800cb82:	e7b0      	b.n	800cae6 <_dtoa_r+0x186>
 800cb84:	9b05      	ldr	r3, [sp, #20]
 800cb86:	eba3 030a 	sub.w	r3, r3, sl
 800cb8a:	9305      	str	r3, [sp, #20]
 800cb8c:	f1ca 0300 	rsb	r3, sl, #0
 800cb90:	9307      	str	r3, [sp, #28]
 800cb92:	2300      	movs	r3, #0
 800cb94:	930e      	str	r3, [sp, #56]	; 0x38
 800cb96:	e7bb      	b.n	800cb10 <_dtoa_r+0x1b0>
 800cb98:	2301      	movs	r3, #1
 800cb9a:	930a      	str	r3, [sp, #40]	; 0x28
 800cb9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	dd59      	ble.n	800cc56 <_dtoa_r+0x2f6>
 800cba2:	9302      	str	r3, [sp, #8]
 800cba4:	4699      	mov	r9, r3
 800cba6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800cba8:	2200      	movs	r2, #0
 800cbaa:	6072      	str	r2, [r6, #4]
 800cbac:	2204      	movs	r2, #4
 800cbae:	f102 0014 	add.w	r0, r2, #20
 800cbb2:	4298      	cmp	r0, r3
 800cbb4:	6871      	ldr	r1, [r6, #4]
 800cbb6:	d953      	bls.n	800cc60 <_dtoa_r+0x300>
 800cbb8:	4620      	mov	r0, r4
 800cbba:	f001 f9bb 	bl	800df34 <_Balloc>
 800cbbe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cbc0:	6030      	str	r0, [r6, #0]
 800cbc2:	f1b9 0f0e 	cmp.w	r9, #14
 800cbc6:	f8d3 b000 	ldr.w	fp, [r3]
 800cbca:	f200 80e6 	bhi.w	800cd9a <_dtoa_r+0x43a>
 800cbce:	2d00      	cmp	r5, #0
 800cbd0:	f000 80e3 	beq.w	800cd9a <_dtoa_r+0x43a>
 800cbd4:	ed9d 7b00 	vldr	d7, [sp]
 800cbd8:	f1ba 0f00 	cmp.w	sl, #0
 800cbdc:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800cbe0:	dd74      	ble.n	800cccc <_dtoa_r+0x36c>
 800cbe2:	4a2a      	ldr	r2, [pc, #168]	; (800cc8c <_dtoa_r+0x32c>)
 800cbe4:	f00a 030f 	and.w	r3, sl, #15
 800cbe8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800cbec:	ed93 7b00 	vldr	d7, [r3]
 800cbf0:	ea4f 162a 	mov.w	r6, sl, asr #4
 800cbf4:	06f0      	lsls	r0, r6, #27
 800cbf6:	ed8d 7b08 	vstr	d7, [sp, #32]
 800cbfa:	d565      	bpl.n	800ccc8 <_dtoa_r+0x368>
 800cbfc:	4b24      	ldr	r3, [pc, #144]	; (800cc90 <_dtoa_r+0x330>)
 800cbfe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800cc02:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cc06:	f7f3 fe21 	bl	800084c <__aeabi_ddiv>
 800cc0a:	e9cd 0100 	strd	r0, r1, [sp]
 800cc0e:	f006 060f 	and.w	r6, r6, #15
 800cc12:	2503      	movs	r5, #3
 800cc14:	4f1e      	ldr	r7, [pc, #120]	; (800cc90 <_dtoa_r+0x330>)
 800cc16:	e04c      	b.n	800ccb2 <_dtoa_r+0x352>
 800cc18:	2301      	movs	r3, #1
 800cc1a:	930a      	str	r3, [sp, #40]	; 0x28
 800cc1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cc1e:	4453      	add	r3, sl
 800cc20:	f103 0901 	add.w	r9, r3, #1
 800cc24:	9302      	str	r3, [sp, #8]
 800cc26:	464b      	mov	r3, r9
 800cc28:	2b01      	cmp	r3, #1
 800cc2a:	bfb8      	it	lt
 800cc2c:	2301      	movlt	r3, #1
 800cc2e:	e7ba      	b.n	800cba6 <_dtoa_r+0x246>
 800cc30:	2300      	movs	r3, #0
 800cc32:	e7b2      	b.n	800cb9a <_dtoa_r+0x23a>
 800cc34:	2300      	movs	r3, #0
 800cc36:	e7f0      	b.n	800cc1a <_dtoa_r+0x2ba>
 800cc38:	2501      	movs	r5, #1
 800cc3a:	2300      	movs	r3, #0
 800cc3c:	9306      	str	r3, [sp, #24]
 800cc3e:	950a      	str	r5, [sp, #40]	; 0x28
 800cc40:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cc44:	9302      	str	r3, [sp, #8]
 800cc46:	4699      	mov	r9, r3
 800cc48:	2200      	movs	r2, #0
 800cc4a:	2312      	movs	r3, #18
 800cc4c:	920b      	str	r2, [sp, #44]	; 0x2c
 800cc4e:	e7aa      	b.n	800cba6 <_dtoa_r+0x246>
 800cc50:	2301      	movs	r3, #1
 800cc52:	930a      	str	r3, [sp, #40]	; 0x28
 800cc54:	e7f4      	b.n	800cc40 <_dtoa_r+0x2e0>
 800cc56:	2301      	movs	r3, #1
 800cc58:	9302      	str	r3, [sp, #8]
 800cc5a:	4699      	mov	r9, r3
 800cc5c:	461a      	mov	r2, r3
 800cc5e:	e7f5      	b.n	800cc4c <_dtoa_r+0x2ec>
 800cc60:	3101      	adds	r1, #1
 800cc62:	6071      	str	r1, [r6, #4]
 800cc64:	0052      	lsls	r2, r2, #1
 800cc66:	e7a2      	b.n	800cbae <_dtoa_r+0x24e>
 800cc68:	636f4361 	.word	0x636f4361
 800cc6c:	3fd287a7 	.word	0x3fd287a7
 800cc70:	8b60c8b3 	.word	0x8b60c8b3
 800cc74:	3fc68a28 	.word	0x3fc68a28
 800cc78:	509f79fb 	.word	0x509f79fb
 800cc7c:	3fd34413 	.word	0x3fd34413
 800cc80:	7ff00000 	.word	0x7ff00000
 800cc84:	08010561 	.word	0x08010561
 800cc88:	3ff80000 	.word	0x3ff80000
 800cc8c:	08010688 	.word	0x08010688
 800cc90:	08010660 	.word	0x08010660
 800cc94:	080105e9 	.word	0x080105e9
 800cc98:	07f1      	lsls	r1, r6, #31
 800cc9a:	d508      	bpl.n	800ccae <_dtoa_r+0x34e>
 800cc9c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cca0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cca4:	f7f3 fca8 	bl	80005f8 <__aeabi_dmul>
 800cca8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ccac:	3501      	adds	r5, #1
 800ccae:	1076      	asrs	r6, r6, #1
 800ccb0:	3708      	adds	r7, #8
 800ccb2:	2e00      	cmp	r6, #0
 800ccb4:	d1f0      	bne.n	800cc98 <_dtoa_r+0x338>
 800ccb6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ccba:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ccbe:	f7f3 fdc5 	bl	800084c <__aeabi_ddiv>
 800ccc2:	e9cd 0100 	strd	r0, r1, [sp]
 800ccc6:	e01a      	b.n	800ccfe <_dtoa_r+0x39e>
 800ccc8:	2502      	movs	r5, #2
 800ccca:	e7a3      	b.n	800cc14 <_dtoa_r+0x2b4>
 800cccc:	f000 80a0 	beq.w	800ce10 <_dtoa_r+0x4b0>
 800ccd0:	f1ca 0600 	rsb	r6, sl, #0
 800ccd4:	4b9f      	ldr	r3, [pc, #636]	; (800cf54 <_dtoa_r+0x5f4>)
 800ccd6:	4fa0      	ldr	r7, [pc, #640]	; (800cf58 <_dtoa_r+0x5f8>)
 800ccd8:	f006 020f 	and.w	r2, r6, #15
 800ccdc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cce4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800cce8:	f7f3 fc86 	bl	80005f8 <__aeabi_dmul>
 800ccec:	e9cd 0100 	strd	r0, r1, [sp]
 800ccf0:	1136      	asrs	r6, r6, #4
 800ccf2:	2300      	movs	r3, #0
 800ccf4:	2502      	movs	r5, #2
 800ccf6:	2e00      	cmp	r6, #0
 800ccf8:	d17f      	bne.n	800cdfa <_dtoa_r+0x49a>
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d1e1      	bne.n	800ccc2 <_dtoa_r+0x362>
 800ccfe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	f000 8087 	beq.w	800ce14 <_dtoa_r+0x4b4>
 800cd06:	e9dd 6700 	ldrd	r6, r7, [sp]
 800cd0a:	2200      	movs	r2, #0
 800cd0c:	4b93      	ldr	r3, [pc, #588]	; (800cf5c <_dtoa_r+0x5fc>)
 800cd0e:	4630      	mov	r0, r6
 800cd10:	4639      	mov	r1, r7
 800cd12:	f7f3 fee3 	bl	8000adc <__aeabi_dcmplt>
 800cd16:	2800      	cmp	r0, #0
 800cd18:	d07c      	beq.n	800ce14 <_dtoa_r+0x4b4>
 800cd1a:	f1b9 0f00 	cmp.w	r9, #0
 800cd1e:	d079      	beq.n	800ce14 <_dtoa_r+0x4b4>
 800cd20:	9b02      	ldr	r3, [sp, #8]
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	dd35      	ble.n	800cd92 <_dtoa_r+0x432>
 800cd26:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800cd2a:	9308      	str	r3, [sp, #32]
 800cd2c:	4639      	mov	r1, r7
 800cd2e:	2200      	movs	r2, #0
 800cd30:	4b8b      	ldr	r3, [pc, #556]	; (800cf60 <_dtoa_r+0x600>)
 800cd32:	4630      	mov	r0, r6
 800cd34:	f7f3 fc60 	bl	80005f8 <__aeabi_dmul>
 800cd38:	e9cd 0100 	strd	r0, r1, [sp]
 800cd3c:	9f02      	ldr	r7, [sp, #8]
 800cd3e:	3501      	adds	r5, #1
 800cd40:	4628      	mov	r0, r5
 800cd42:	f7f3 fbef 	bl	8000524 <__aeabi_i2d>
 800cd46:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cd4a:	f7f3 fc55 	bl	80005f8 <__aeabi_dmul>
 800cd4e:	2200      	movs	r2, #0
 800cd50:	4b84      	ldr	r3, [pc, #528]	; (800cf64 <_dtoa_r+0x604>)
 800cd52:	f7f3 fa9b 	bl	800028c <__adddf3>
 800cd56:	4605      	mov	r5, r0
 800cd58:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800cd5c:	2f00      	cmp	r7, #0
 800cd5e:	d15d      	bne.n	800ce1c <_dtoa_r+0x4bc>
 800cd60:	2200      	movs	r2, #0
 800cd62:	4b81      	ldr	r3, [pc, #516]	; (800cf68 <_dtoa_r+0x608>)
 800cd64:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cd68:	f7f3 fa8e 	bl	8000288 <__aeabi_dsub>
 800cd6c:	462a      	mov	r2, r5
 800cd6e:	4633      	mov	r3, r6
 800cd70:	e9cd 0100 	strd	r0, r1, [sp]
 800cd74:	f7f3 fed0 	bl	8000b18 <__aeabi_dcmpgt>
 800cd78:	2800      	cmp	r0, #0
 800cd7a:	f040 8288 	bne.w	800d28e <_dtoa_r+0x92e>
 800cd7e:	462a      	mov	r2, r5
 800cd80:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800cd84:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cd88:	f7f3 fea8 	bl	8000adc <__aeabi_dcmplt>
 800cd8c:	2800      	cmp	r0, #0
 800cd8e:	f040 827c 	bne.w	800d28a <_dtoa_r+0x92a>
 800cd92:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800cd96:	e9cd 2300 	strd	r2, r3, [sp]
 800cd9a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	f2c0 8150 	blt.w	800d042 <_dtoa_r+0x6e2>
 800cda2:	f1ba 0f0e 	cmp.w	sl, #14
 800cda6:	f300 814c 	bgt.w	800d042 <_dtoa_r+0x6e2>
 800cdaa:	4b6a      	ldr	r3, [pc, #424]	; (800cf54 <_dtoa_r+0x5f4>)
 800cdac:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800cdb0:	ed93 7b00 	vldr	d7, [r3]
 800cdb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cdbc:	f280 80d8 	bge.w	800cf70 <_dtoa_r+0x610>
 800cdc0:	f1b9 0f00 	cmp.w	r9, #0
 800cdc4:	f300 80d4 	bgt.w	800cf70 <_dtoa_r+0x610>
 800cdc8:	f040 825e 	bne.w	800d288 <_dtoa_r+0x928>
 800cdcc:	2200      	movs	r2, #0
 800cdce:	4b66      	ldr	r3, [pc, #408]	; (800cf68 <_dtoa_r+0x608>)
 800cdd0:	ec51 0b17 	vmov	r0, r1, d7
 800cdd4:	f7f3 fc10 	bl	80005f8 <__aeabi_dmul>
 800cdd8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cddc:	f7f3 fe92 	bl	8000b04 <__aeabi_dcmpge>
 800cde0:	464f      	mov	r7, r9
 800cde2:	464e      	mov	r6, r9
 800cde4:	2800      	cmp	r0, #0
 800cde6:	f040 8234 	bne.w	800d252 <_dtoa_r+0x8f2>
 800cdea:	2331      	movs	r3, #49	; 0x31
 800cdec:	f10b 0501 	add.w	r5, fp, #1
 800cdf0:	f88b 3000 	strb.w	r3, [fp]
 800cdf4:	f10a 0a01 	add.w	sl, sl, #1
 800cdf8:	e22f      	b.n	800d25a <_dtoa_r+0x8fa>
 800cdfa:	07f2      	lsls	r2, r6, #31
 800cdfc:	d505      	bpl.n	800ce0a <_dtoa_r+0x4aa>
 800cdfe:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ce02:	f7f3 fbf9 	bl	80005f8 <__aeabi_dmul>
 800ce06:	3501      	adds	r5, #1
 800ce08:	2301      	movs	r3, #1
 800ce0a:	1076      	asrs	r6, r6, #1
 800ce0c:	3708      	adds	r7, #8
 800ce0e:	e772      	b.n	800ccf6 <_dtoa_r+0x396>
 800ce10:	2502      	movs	r5, #2
 800ce12:	e774      	b.n	800ccfe <_dtoa_r+0x39e>
 800ce14:	f8cd a020 	str.w	sl, [sp, #32]
 800ce18:	464f      	mov	r7, r9
 800ce1a:	e791      	b.n	800cd40 <_dtoa_r+0x3e0>
 800ce1c:	4b4d      	ldr	r3, [pc, #308]	; (800cf54 <_dtoa_r+0x5f4>)
 800ce1e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ce22:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800ce26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d047      	beq.n	800cebc <_dtoa_r+0x55c>
 800ce2c:	4602      	mov	r2, r0
 800ce2e:	460b      	mov	r3, r1
 800ce30:	2000      	movs	r0, #0
 800ce32:	494e      	ldr	r1, [pc, #312]	; (800cf6c <_dtoa_r+0x60c>)
 800ce34:	f7f3 fd0a 	bl	800084c <__aeabi_ddiv>
 800ce38:	462a      	mov	r2, r5
 800ce3a:	4633      	mov	r3, r6
 800ce3c:	f7f3 fa24 	bl	8000288 <__aeabi_dsub>
 800ce40:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ce44:	465d      	mov	r5, fp
 800ce46:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ce4a:	f7f3 fe85 	bl	8000b58 <__aeabi_d2iz>
 800ce4e:	4606      	mov	r6, r0
 800ce50:	f7f3 fb68 	bl	8000524 <__aeabi_i2d>
 800ce54:	4602      	mov	r2, r0
 800ce56:	460b      	mov	r3, r1
 800ce58:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ce5c:	f7f3 fa14 	bl	8000288 <__aeabi_dsub>
 800ce60:	3630      	adds	r6, #48	; 0x30
 800ce62:	f805 6b01 	strb.w	r6, [r5], #1
 800ce66:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ce6a:	e9cd 0100 	strd	r0, r1, [sp]
 800ce6e:	f7f3 fe35 	bl	8000adc <__aeabi_dcmplt>
 800ce72:	2800      	cmp	r0, #0
 800ce74:	d163      	bne.n	800cf3e <_dtoa_r+0x5de>
 800ce76:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ce7a:	2000      	movs	r0, #0
 800ce7c:	4937      	ldr	r1, [pc, #220]	; (800cf5c <_dtoa_r+0x5fc>)
 800ce7e:	f7f3 fa03 	bl	8000288 <__aeabi_dsub>
 800ce82:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ce86:	f7f3 fe29 	bl	8000adc <__aeabi_dcmplt>
 800ce8a:	2800      	cmp	r0, #0
 800ce8c:	f040 80b7 	bne.w	800cffe <_dtoa_r+0x69e>
 800ce90:	eba5 030b 	sub.w	r3, r5, fp
 800ce94:	429f      	cmp	r7, r3
 800ce96:	f77f af7c 	ble.w	800cd92 <_dtoa_r+0x432>
 800ce9a:	2200      	movs	r2, #0
 800ce9c:	4b30      	ldr	r3, [pc, #192]	; (800cf60 <_dtoa_r+0x600>)
 800ce9e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800cea2:	f7f3 fba9 	bl	80005f8 <__aeabi_dmul>
 800cea6:	2200      	movs	r2, #0
 800cea8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ceac:	4b2c      	ldr	r3, [pc, #176]	; (800cf60 <_dtoa_r+0x600>)
 800ceae:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ceb2:	f7f3 fba1 	bl	80005f8 <__aeabi_dmul>
 800ceb6:	e9cd 0100 	strd	r0, r1, [sp]
 800ceba:	e7c4      	b.n	800ce46 <_dtoa_r+0x4e6>
 800cebc:	462a      	mov	r2, r5
 800cebe:	4633      	mov	r3, r6
 800cec0:	f7f3 fb9a 	bl	80005f8 <__aeabi_dmul>
 800cec4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800cec8:	eb0b 0507 	add.w	r5, fp, r7
 800cecc:	465e      	mov	r6, fp
 800cece:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ced2:	f7f3 fe41 	bl	8000b58 <__aeabi_d2iz>
 800ced6:	4607      	mov	r7, r0
 800ced8:	f7f3 fb24 	bl	8000524 <__aeabi_i2d>
 800cedc:	3730      	adds	r7, #48	; 0x30
 800cede:	4602      	mov	r2, r0
 800cee0:	460b      	mov	r3, r1
 800cee2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cee6:	f7f3 f9cf 	bl	8000288 <__aeabi_dsub>
 800ceea:	f806 7b01 	strb.w	r7, [r6], #1
 800ceee:	42ae      	cmp	r6, r5
 800cef0:	e9cd 0100 	strd	r0, r1, [sp]
 800cef4:	f04f 0200 	mov.w	r2, #0
 800cef8:	d126      	bne.n	800cf48 <_dtoa_r+0x5e8>
 800cefa:	4b1c      	ldr	r3, [pc, #112]	; (800cf6c <_dtoa_r+0x60c>)
 800cefc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800cf00:	f7f3 f9c4 	bl	800028c <__adddf3>
 800cf04:	4602      	mov	r2, r0
 800cf06:	460b      	mov	r3, r1
 800cf08:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cf0c:	f7f3 fe04 	bl	8000b18 <__aeabi_dcmpgt>
 800cf10:	2800      	cmp	r0, #0
 800cf12:	d174      	bne.n	800cffe <_dtoa_r+0x69e>
 800cf14:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800cf18:	2000      	movs	r0, #0
 800cf1a:	4914      	ldr	r1, [pc, #80]	; (800cf6c <_dtoa_r+0x60c>)
 800cf1c:	f7f3 f9b4 	bl	8000288 <__aeabi_dsub>
 800cf20:	4602      	mov	r2, r0
 800cf22:	460b      	mov	r3, r1
 800cf24:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cf28:	f7f3 fdd8 	bl	8000adc <__aeabi_dcmplt>
 800cf2c:	2800      	cmp	r0, #0
 800cf2e:	f43f af30 	beq.w	800cd92 <_dtoa_r+0x432>
 800cf32:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800cf36:	2b30      	cmp	r3, #48	; 0x30
 800cf38:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800cf3c:	d002      	beq.n	800cf44 <_dtoa_r+0x5e4>
 800cf3e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800cf42:	e04a      	b.n	800cfda <_dtoa_r+0x67a>
 800cf44:	4615      	mov	r5, r2
 800cf46:	e7f4      	b.n	800cf32 <_dtoa_r+0x5d2>
 800cf48:	4b05      	ldr	r3, [pc, #20]	; (800cf60 <_dtoa_r+0x600>)
 800cf4a:	f7f3 fb55 	bl	80005f8 <__aeabi_dmul>
 800cf4e:	e9cd 0100 	strd	r0, r1, [sp]
 800cf52:	e7bc      	b.n	800cece <_dtoa_r+0x56e>
 800cf54:	08010688 	.word	0x08010688
 800cf58:	08010660 	.word	0x08010660
 800cf5c:	3ff00000 	.word	0x3ff00000
 800cf60:	40240000 	.word	0x40240000
 800cf64:	401c0000 	.word	0x401c0000
 800cf68:	40140000 	.word	0x40140000
 800cf6c:	3fe00000 	.word	0x3fe00000
 800cf70:	e9dd 6700 	ldrd	r6, r7, [sp]
 800cf74:	465d      	mov	r5, fp
 800cf76:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cf7a:	4630      	mov	r0, r6
 800cf7c:	4639      	mov	r1, r7
 800cf7e:	f7f3 fc65 	bl	800084c <__aeabi_ddiv>
 800cf82:	f7f3 fde9 	bl	8000b58 <__aeabi_d2iz>
 800cf86:	4680      	mov	r8, r0
 800cf88:	f7f3 facc 	bl	8000524 <__aeabi_i2d>
 800cf8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cf90:	f7f3 fb32 	bl	80005f8 <__aeabi_dmul>
 800cf94:	4602      	mov	r2, r0
 800cf96:	460b      	mov	r3, r1
 800cf98:	4630      	mov	r0, r6
 800cf9a:	4639      	mov	r1, r7
 800cf9c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800cfa0:	f7f3 f972 	bl	8000288 <__aeabi_dsub>
 800cfa4:	f805 6b01 	strb.w	r6, [r5], #1
 800cfa8:	eba5 060b 	sub.w	r6, r5, fp
 800cfac:	45b1      	cmp	r9, r6
 800cfae:	4602      	mov	r2, r0
 800cfb0:	460b      	mov	r3, r1
 800cfb2:	d139      	bne.n	800d028 <_dtoa_r+0x6c8>
 800cfb4:	f7f3 f96a 	bl	800028c <__adddf3>
 800cfb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cfbc:	4606      	mov	r6, r0
 800cfbe:	460f      	mov	r7, r1
 800cfc0:	f7f3 fdaa 	bl	8000b18 <__aeabi_dcmpgt>
 800cfc4:	b9c8      	cbnz	r0, 800cffa <_dtoa_r+0x69a>
 800cfc6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cfca:	4630      	mov	r0, r6
 800cfcc:	4639      	mov	r1, r7
 800cfce:	f7f3 fd7b 	bl	8000ac8 <__aeabi_dcmpeq>
 800cfd2:	b110      	cbz	r0, 800cfda <_dtoa_r+0x67a>
 800cfd4:	f018 0f01 	tst.w	r8, #1
 800cfd8:	d10f      	bne.n	800cffa <_dtoa_r+0x69a>
 800cfda:	9904      	ldr	r1, [sp, #16]
 800cfdc:	4620      	mov	r0, r4
 800cfde:	f000 ffdd 	bl	800df9c <_Bfree>
 800cfe2:	2300      	movs	r3, #0
 800cfe4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cfe6:	702b      	strb	r3, [r5, #0]
 800cfe8:	f10a 0301 	add.w	r3, sl, #1
 800cfec:	6013      	str	r3, [r2, #0]
 800cfee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	f000 8241 	beq.w	800d478 <_dtoa_r+0xb18>
 800cff6:	601d      	str	r5, [r3, #0]
 800cff8:	e23e      	b.n	800d478 <_dtoa_r+0xb18>
 800cffa:	f8cd a020 	str.w	sl, [sp, #32]
 800cffe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d002:	2a39      	cmp	r2, #57	; 0x39
 800d004:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 800d008:	d108      	bne.n	800d01c <_dtoa_r+0x6bc>
 800d00a:	459b      	cmp	fp, r3
 800d00c:	d10a      	bne.n	800d024 <_dtoa_r+0x6c4>
 800d00e:	9b08      	ldr	r3, [sp, #32]
 800d010:	3301      	adds	r3, #1
 800d012:	9308      	str	r3, [sp, #32]
 800d014:	2330      	movs	r3, #48	; 0x30
 800d016:	f88b 3000 	strb.w	r3, [fp]
 800d01a:	465b      	mov	r3, fp
 800d01c:	781a      	ldrb	r2, [r3, #0]
 800d01e:	3201      	adds	r2, #1
 800d020:	701a      	strb	r2, [r3, #0]
 800d022:	e78c      	b.n	800cf3e <_dtoa_r+0x5de>
 800d024:	461d      	mov	r5, r3
 800d026:	e7ea      	b.n	800cffe <_dtoa_r+0x69e>
 800d028:	2200      	movs	r2, #0
 800d02a:	4b9b      	ldr	r3, [pc, #620]	; (800d298 <_dtoa_r+0x938>)
 800d02c:	f7f3 fae4 	bl	80005f8 <__aeabi_dmul>
 800d030:	2200      	movs	r2, #0
 800d032:	2300      	movs	r3, #0
 800d034:	4606      	mov	r6, r0
 800d036:	460f      	mov	r7, r1
 800d038:	f7f3 fd46 	bl	8000ac8 <__aeabi_dcmpeq>
 800d03c:	2800      	cmp	r0, #0
 800d03e:	d09a      	beq.n	800cf76 <_dtoa_r+0x616>
 800d040:	e7cb      	b.n	800cfda <_dtoa_r+0x67a>
 800d042:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d044:	2a00      	cmp	r2, #0
 800d046:	f000 808b 	beq.w	800d160 <_dtoa_r+0x800>
 800d04a:	9a06      	ldr	r2, [sp, #24]
 800d04c:	2a01      	cmp	r2, #1
 800d04e:	dc6e      	bgt.n	800d12e <_dtoa_r+0x7ce>
 800d050:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d052:	2a00      	cmp	r2, #0
 800d054:	d067      	beq.n	800d126 <_dtoa_r+0x7c6>
 800d056:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d05a:	9f07      	ldr	r7, [sp, #28]
 800d05c:	9d05      	ldr	r5, [sp, #20]
 800d05e:	9a05      	ldr	r2, [sp, #20]
 800d060:	2101      	movs	r1, #1
 800d062:	441a      	add	r2, r3
 800d064:	4620      	mov	r0, r4
 800d066:	9205      	str	r2, [sp, #20]
 800d068:	4498      	add	r8, r3
 800d06a:	f001 f875 	bl	800e158 <__i2b>
 800d06e:	4606      	mov	r6, r0
 800d070:	2d00      	cmp	r5, #0
 800d072:	dd0c      	ble.n	800d08e <_dtoa_r+0x72e>
 800d074:	f1b8 0f00 	cmp.w	r8, #0
 800d078:	dd09      	ble.n	800d08e <_dtoa_r+0x72e>
 800d07a:	4545      	cmp	r5, r8
 800d07c:	9a05      	ldr	r2, [sp, #20]
 800d07e:	462b      	mov	r3, r5
 800d080:	bfa8      	it	ge
 800d082:	4643      	movge	r3, r8
 800d084:	1ad2      	subs	r2, r2, r3
 800d086:	9205      	str	r2, [sp, #20]
 800d088:	1aed      	subs	r5, r5, r3
 800d08a:	eba8 0803 	sub.w	r8, r8, r3
 800d08e:	9b07      	ldr	r3, [sp, #28]
 800d090:	b1eb      	cbz	r3, 800d0ce <_dtoa_r+0x76e>
 800d092:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d094:	2b00      	cmp	r3, #0
 800d096:	d067      	beq.n	800d168 <_dtoa_r+0x808>
 800d098:	b18f      	cbz	r7, 800d0be <_dtoa_r+0x75e>
 800d09a:	4631      	mov	r1, r6
 800d09c:	463a      	mov	r2, r7
 800d09e:	4620      	mov	r0, r4
 800d0a0:	f001 f8fa 	bl	800e298 <__pow5mult>
 800d0a4:	9a04      	ldr	r2, [sp, #16]
 800d0a6:	4601      	mov	r1, r0
 800d0a8:	4606      	mov	r6, r0
 800d0aa:	4620      	mov	r0, r4
 800d0ac:	f001 f85d 	bl	800e16a <__multiply>
 800d0b0:	9904      	ldr	r1, [sp, #16]
 800d0b2:	9008      	str	r0, [sp, #32]
 800d0b4:	4620      	mov	r0, r4
 800d0b6:	f000 ff71 	bl	800df9c <_Bfree>
 800d0ba:	9b08      	ldr	r3, [sp, #32]
 800d0bc:	9304      	str	r3, [sp, #16]
 800d0be:	9b07      	ldr	r3, [sp, #28]
 800d0c0:	1bda      	subs	r2, r3, r7
 800d0c2:	d004      	beq.n	800d0ce <_dtoa_r+0x76e>
 800d0c4:	9904      	ldr	r1, [sp, #16]
 800d0c6:	4620      	mov	r0, r4
 800d0c8:	f001 f8e6 	bl	800e298 <__pow5mult>
 800d0cc:	9004      	str	r0, [sp, #16]
 800d0ce:	2101      	movs	r1, #1
 800d0d0:	4620      	mov	r0, r4
 800d0d2:	f001 f841 	bl	800e158 <__i2b>
 800d0d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d0d8:	4607      	mov	r7, r0
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	f000 81d0 	beq.w	800d480 <_dtoa_r+0xb20>
 800d0e0:	461a      	mov	r2, r3
 800d0e2:	4601      	mov	r1, r0
 800d0e4:	4620      	mov	r0, r4
 800d0e6:	f001 f8d7 	bl	800e298 <__pow5mult>
 800d0ea:	9b06      	ldr	r3, [sp, #24]
 800d0ec:	2b01      	cmp	r3, #1
 800d0ee:	4607      	mov	r7, r0
 800d0f0:	dc40      	bgt.n	800d174 <_dtoa_r+0x814>
 800d0f2:	9b00      	ldr	r3, [sp, #0]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d139      	bne.n	800d16c <_dtoa_r+0x80c>
 800d0f8:	9b01      	ldr	r3, [sp, #4]
 800d0fa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d136      	bne.n	800d170 <_dtoa_r+0x810>
 800d102:	9b01      	ldr	r3, [sp, #4]
 800d104:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d108:	0d1b      	lsrs	r3, r3, #20
 800d10a:	051b      	lsls	r3, r3, #20
 800d10c:	b12b      	cbz	r3, 800d11a <_dtoa_r+0x7ba>
 800d10e:	9b05      	ldr	r3, [sp, #20]
 800d110:	3301      	adds	r3, #1
 800d112:	9305      	str	r3, [sp, #20]
 800d114:	f108 0801 	add.w	r8, r8, #1
 800d118:	2301      	movs	r3, #1
 800d11a:	9307      	str	r3, [sp, #28]
 800d11c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d12a      	bne.n	800d178 <_dtoa_r+0x818>
 800d122:	2001      	movs	r0, #1
 800d124:	e030      	b.n	800d188 <_dtoa_r+0x828>
 800d126:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d128:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d12c:	e795      	b.n	800d05a <_dtoa_r+0x6fa>
 800d12e:	9b07      	ldr	r3, [sp, #28]
 800d130:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800d134:	42bb      	cmp	r3, r7
 800d136:	bfbf      	itttt	lt
 800d138:	9b07      	ldrlt	r3, [sp, #28]
 800d13a:	9707      	strlt	r7, [sp, #28]
 800d13c:	1afa      	sublt	r2, r7, r3
 800d13e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800d140:	bfbb      	ittet	lt
 800d142:	189b      	addlt	r3, r3, r2
 800d144:	930e      	strlt	r3, [sp, #56]	; 0x38
 800d146:	1bdf      	subge	r7, r3, r7
 800d148:	2700      	movlt	r7, #0
 800d14a:	f1b9 0f00 	cmp.w	r9, #0
 800d14e:	bfb5      	itete	lt
 800d150:	9b05      	ldrlt	r3, [sp, #20]
 800d152:	9d05      	ldrge	r5, [sp, #20]
 800d154:	eba3 0509 	sublt.w	r5, r3, r9
 800d158:	464b      	movge	r3, r9
 800d15a:	bfb8      	it	lt
 800d15c:	2300      	movlt	r3, #0
 800d15e:	e77e      	b.n	800d05e <_dtoa_r+0x6fe>
 800d160:	9f07      	ldr	r7, [sp, #28]
 800d162:	9d05      	ldr	r5, [sp, #20]
 800d164:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800d166:	e783      	b.n	800d070 <_dtoa_r+0x710>
 800d168:	9a07      	ldr	r2, [sp, #28]
 800d16a:	e7ab      	b.n	800d0c4 <_dtoa_r+0x764>
 800d16c:	2300      	movs	r3, #0
 800d16e:	e7d4      	b.n	800d11a <_dtoa_r+0x7ba>
 800d170:	9b00      	ldr	r3, [sp, #0]
 800d172:	e7d2      	b.n	800d11a <_dtoa_r+0x7ba>
 800d174:	2300      	movs	r3, #0
 800d176:	9307      	str	r3, [sp, #28]
 800d178:	693b      	ldr	r3, [r7, #16]
 800d17a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800d17e:	6918      	ldr	r0, [r3, #16]
 800d180:	f000 ff9c 	bl	800e0bc <__hi0bits>
 800d184:	f1c0 0020 	rsb	r0, r0, #32
 800d188:	4440      	add	r0, r8
 800d18a:	f010 001f 	ands.w	r0, r0, #31
 800d18e:	d047      	beq.n	800d220 <_dtoa_r+0x8c0>
 800d190:	f1c0 0320 	rsb	r3, r0, #32
 800d194:	2b04      	cmp	r3, #4
 800d196:	dd3b      	ble.n	800d210 <_dtoa_r+0x8b0>
 800d198:	9b05      	ldr	r3, [sp, #20]
 800d19a:	f1c0 001c 	rsb	r0, r0, #28
 800d19e:	4403      	add	r3, r0
 800d1a0:	9305      	str	r3, [sp, #20]
 800d1a2:	4405      	add	r5, r0
 800d1a4:	4480      	add	r8, r0
 800d1a6:	9b05      	ldr	r3, [sp, #20]
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	dd05      	ble.n	800d1b8 <_dtoa_r+0x858>
 800d1ac:	461a      	mov	r2, r3
 800d1ae:	9904      	ldr	r1, [sp, #16]
 800d1b0:	4620      	mov	r0, r4
 800d1b2:	f001 f8bf 	bl	800e334 <__lshift>
 800d1b6:	9004      	str	r0, [sp, #16]
 800d1b8:	f1b8 0f00 	cmp.w	r8, #0
 800d1bc:	dd05      	ble.n	800d1ca <_dtoa_r+0x86a>
 800d1be:	4639      	mov	r1, r7
 800d1c0:	4642      	mov	r2, r8
 800d1c2:	4620      	mov	r0, r4
 800d1c4:	f001 f8b6 	bl	800e334 <__lshift>
 800d1c8:	4607      	mov	r7, r0
 800d1ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d1cc:	b353      	cbz	r3, 800d224 <_dtoa_r+0x8c4>
 800d1ce:	4639      	mov	r1, r7
 800d1d0:	9804      	ldr	r0, [sp, #16]
 800d1d2:	f001 f903 	bl	800e3dc <__mcmp>
 800d1d6:	2800      	cmp	r0, #0
 800d1d8:	da24      	bge.n	800d224 <_dtoa_r+0x8c4>
 800d1da:	2300      	movs	r3, #0
 800d1dc:	220a      	movs	r2, #10
 800d1de:	9904      	ldr	r1, [sp, #16]
 800d1e0:	4620      	mov	r0, r4
 800d1e2:	f000 fef2 	bl	800dfca <__multadd>
 800d1e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d1e8:	9004      	str	r0, [sp, #16]
 800d1ea:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	f000 814d 	beq.w	800d48e <_dtoa_r+0xb2e>
 800d1f4:	2300      	movs	r3, #0
 800d1f6:	4631      	mov	r1, r6
 800d1f8:	220a      	movs	r2, #10
 800d1fa:	4620      	mov	r0, r4
 800d1fc:	f000 fee5 	bl	800dfca <__multadd>
 800d200:	9b02      	ldr	r3, [sp, #8]
 800d202:	2b00      	cmp	r3, #0
 800d204:	4606      	mov	r6, r0
 800d206:	dc4f      	bgt.n	800d2a8 <_dtoa_r+0x948>
 800d208:	9b06      	ldr	r3, [sp, #24]
 800d20a:	2b02      	cmp	r3, #2
 800d20c:	dd4c      	ble.n	800d2a8 <_dtoa_r+0x948>
 800d20e:	e011      	b.n	800d234 <_dtoa_r+0x8d4>
 800d210:	d0c9      	beq.n	800d1a6 <_dtoa_r+0x846>
 800d212:	9a05      	ldr	r2, [sp, #20]
 800d214:	331c      	adds	r3, #28
 800d216:	441a      	add	r2, r3
 800d218:	9205      	str	r2, [sp, #20]
 800d21a:	441d      	add	r5, r3
 800d21c:	4498      	add	r8, r3
 800d21e:	e7c2      	b.n	800d1a6 <_dtoa_r+0x846>
 800d220:	4603      	mov	r3, r0
 800d222:	e7f6      	b.n	800d212 <_dtoa_r+0x8b2>
 800d224:	f1b9 0f00 	cmp.w	r9, #0
 800d228:	dc38      	bgt.n	800d29c <_dtoa_r+0x93c>
 800d22a:	9b06      	ldr	r3, [sp, #24]
 800d22c:	2b02      	cmp	r3, #2
 800d22e:	dd35      	ble.n	800d29c <_dtoa_r+0x93c>
 800d230:	f8cd 9008 	str.w	r9, [sp, #8]
 800d234:	9b02      	ldr	r3, [sp, #8]
 800d236:	b963      	cbnz	r3, 800d252 <_dtoa_r+0x8f2>
 800d238:	4639      	mov	r1, r7
 800d23a:	2205      	movs	r2, #5
 800d23c:	4620      	mov	r0, r4
 800d23e:	f000 fec4 	bl	800dfca <__multadd>
 800d242:	4601      	mov	r1, r0
 800d244:	4607      	mov	r7, r0
 800d246:	9804      	ldr	r0, [sp, #16]
 800d248:	f001 f8c8 	bl	800e3dc <__mcmp>
 800d24c:	2800      	cmp	r0, #0
 800d24e:	f73f adcc 	bgt.w	800cdea <_dtoa_r+0x48a>
 800d252:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d254:	465d      	mov	r5, fp
 800d256:	ea6f 0a03 	mvn.w	sl, r3
 800d25a:	f04f 0900 	mov.w	r9, #0
 800d25e:	4639      	mov	r1, r7
 800d260:	4620      	mov	r0, r4
 800d262:	f000 fe9b 	bl	800df9c <_Bfree>
 800d266:	2e00      	cmp	r6, #0
 800d268:	f43f aeb7 	beq.w	800cfda <_dtoa_r+0x67a>
 800d26c:	f1b9 0f00 	cmp.w	r9, #0
 800d270:	d005      	beq.n	800d27e <_dtoa_r+0x91e>
 800d272:	45b1      	cmp	r9, r6
 800d274:	d003      	beq.n	800d27e <_dtoa_r+0x91e>
 800d276:	4649      	mov	r1, r9
 800d278:	4620      	mov	r0, r4
 800d27a:	f000 fe8f 	bl	800df9c <_Bfree>
 800d27e:	4631      	mov	r1, r6
 800d280:	4620      	mov	r0, r4
 800d282:	f000 fe8b 	bl	800df9c <_Bfree>
 800d286:	e6a8      	b.n	800cfda <_dtoa_r+0x67a>
 800d288:	2700      	movs	r7, #0
 800d28a:	463e      	mov	r6, r7
 800d28c:	e7e1      	b.n	800d252 <_dtoa_r+0x8f2>
 800d28e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800d292:	463e      	mov	r6, r7
 800d294:	e5a9      	b.n	800cdea <_dtoa_r+0x48a>
 800d296:	bf00      	nop
 800d298:	40240000 	.word	0x40240000
 800d29c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d29e:	f8cd 9008 	str.w	r9, [sp, #8]
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	f000 80fa 	beq.w	800d49c <_dtoa_r+0xb3c>
 800d2a8:	2d00      	cmp	r5, #0
 800d2aa:	dd05      	ble.n	800d2b8 <_dtoa_r+0x958>
 800d2ac:	4631      	mov	r1, r6
 800d2ae:	462a      	mov	r2, r5
 800d2b0:	4620      	mov	r0, r4
 800d2b2:	f001 f83f 	bl	800e334 <__lshift>
 800d2b6:	4606      	mov	r6, r0
 800d2b8:	9b07      	ldr	r3, [sp, #28]
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d04c      	beq.n	800d358 <_dtoa_r+0x9f8>
 800d2be:	6871      	ldr	r1, [r6, #4]
 800d2c0:	4620      	mov	r0, r4
 800d2c2:	f000 fe37 	bl	800df34 <_Balloc>
 800d2c6:	6932      	ldr	r2, [r6, #16]
 800d2c8:	3202      	adds	r2, #2
 800d2ca:	4605      	mov	r5, r0
 800d2cc:	0092      	lsls	r2, r2, #2
 800d2ce:	f106 010c 	add.w	r1, r6, #12
 800d2d2:	300c      	adds	r0, #12
 800d2d4:	f7fd fc54 	bl	800ab80 <memcpy>
 800d2d8:	2201      	movs	r2, #1
 800d2da:	4629      	mov	r1, r5
 800d2dc:	4620      	mov	r0, r4
 800d2de:	f001 f829 	bl	800e334 <__lshift>
 800d2e2:	9b00      	ldr	r3, [sp, #0]
 800d2e4:	f8cd b014 	str.w	fp, [sp, #20]
 800d2e8:	f003 0301 	and.w	r3, r3, #1
 800d2ec:	46b1      	mov	r9, r6
 800d2ee:	9307      	str	r3, [sp, #28]
 800d2f0:	4606      	mov	r6, r0
 800d2f2:	4639      	mov	r1, r7
 800d2f4:	9804      	ldr	r0, [sp, #16]
 800d2f6:	f7ff faa5 	bl	800c844 <quorem>
 800d2fa:	4649      	mov	r1, r9
 800d2fc:	4605      	mov	r5, r0
 800d2fe:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800d302:	9804      	ldr	r0, [sp, #16]
 800d304:	f001 f86a 	bl	800e3dc <__mcmp>
 800d308:	4632      	mov	r2, r6
 800d30a:	9000      	str	r0, [sp, #0]
 800d30c:	4639      	mov	r1, r7
 800d30e:	4620      	mov	r0, r4
 800d310:	f001 f87e 	bl	800e410 <__mdiff>
 800d314:	68c3      	ldr	r3, [r0, #12]
 800d316:	4602      	mov	r2, r0
 800d318:	bb03      	cbnz	r3, 800d35c <_dtoa_r+0x9fc>
 800d31a:	4601      	mov	r1, r0
 800d31c:	9008      	str	r0, [sp, #32]
 800d31e:	9804      	ldr	r0, [sp, #16]
 800d320:	f001 f85c 	bl	800e3dc <__mcmp>
 800d324:	9a08      	ldr	r2, [sp, #32]
 800d326:	4603      	mov	r3, r0
 800d328:	4611      	mov	r1, r2
 800d32a:	4620      	mov	r0, r4
 800d32c:	9308      	str	r3, [sp, #32]
 800d32e:	f000 fe35 	bl	800df9c <_Bfree>
 800d332:	9b08      	ldr	r3, [sp, #32]
 800d334:	b9a3      	cbnz	r3, 800d360 <_dtoa_r+0xa00>
 800d336:	9a06      	ldr	r2, [sp, #24]
 800d338:	b992      	cbnz	r2, 800d360 <_dtoa_r+0xa00>
 800d33a:	9a07      	ldr	r2, [sp, #28]
 800d33c:	b982      	cbnz	r2, 800d360 <_dtoa_r+0xa00>
 800d33e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d342:	d029      	beq.n	800d398 <_dtoa_r+0xa38>
 800d344:	9b00      	ldr	r3, [sp, #0]
 800d346:	2b00      	cmp	r3, #0
 800d348:	dd01      	ble.n	800d34e <_dtoa_r+0x9ee>
 800d34a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800d34e:	9b05      	ldr	r3, [sp, #20]
 800d350:	1c5d      	adds	r5, r3, #1
 800d352:	f883 8000 	strb.w	r8, [r3]
 800d356:	e782      	b.n	800d25e <_dtoa_r+0x8fe>
 800d358:	4630      	mov	r0, r6
 800d35a:	e7c2      	b.n	800d2e2 <_dtoa_r+0x982>
 800d35c:	2301      	movs	r3, #1
 800d35e:	e7e3      	b.n	800d328 <_dtoa_r+0x9c8>
 800d360:	9a00      	ldr	r2, [sp, #0]
 800d362:	2a00      	cmp	r2, #0
 800d364:	db04      	blt.n	800d370 <_dtoa_r+0xa10>
 800d366:	d125      	bne.n	800d3b4 <_dtoa_r+0xa54>
 800d368:	9a06      	ldr	r2, [sp, #24]
 800d36a:	bb1a      	cbnz	r2, 800d3b4 <_dtoa_r+0xa54>
 800d36c:	9a07      	ldr	r2, [sp, #28]
 800d36e:	bb0a      	cbnz	r2, 800d3b4 <_dtoa_r+0xa54>
 800d370:	2b00      	cmp	r3, #0
 800d372:	ddec      	ble.n	800d34e <_dtoa_r+0x9ee>
 800d374:	2201      	movs	r2, #1
 800d376:	9904      	ldr	r1, [sp, #16]
 800d378:	4620      	mov	r0, r4
 800d37a:	f000 ffdb 	bl	800e334 <__lshift>
 800d37e:	4639      	mov	r1, r7
 800d380:	9004      	str	r0, [sp, #16]
 800d382:	f001 f82b 	bl	800e3dc <__mcmp>
 800d386:	2800      	cmp	r0, #0
 800d388:	dc03      	bgt.n	800d392 <_dtoa_r+0xa32>
 800d38a:	d1e0      	bne.n	800d34e <_dtoa_r+0x9ee>
 800d38c:	f018 0f01 	tst.w	r8, #1
 800d390:	d0dd      	beq.n	800d34e <_dtoa_r+0x9ee>
 800d392:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d396:	d1d8      	bne.n	800d34a <_dtoa_r+0x9ea>
 800d398:	9b05      	ldr	r3, [sp, #20]
 800d39a:	9a05      	ldr	r2, [sp, #20]
 800d39c:	1c5d      	adds	r5, r3, #1
 800d39e:	2339      	movs	r3, #57	; 0x39
 800d3a0:	7013      	strb	r3, [r2, #0]
 800d3a2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d3a6:	2b39      	cmp	r3, #57	; 0x39
 800d3a8:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800d3ac:	d04f      	beq.n	800d44e <_dtoa_r+0xaee>
 800d3ae:	3301      	adds	r3, #1
 800d3b0:	7013      	strb	r3, [r2, #0]
 800d3b2:	e754      	b.n	800d25e <_dtoa_r+0x8fe>
 800d3b4:	9a05      	ldr	r2, [sp, #20]
 800d3b6:	2b00      	cmp	r3, #0
 800d3b8:	f102 0501 	add.w	r5, r2, #1
 800d3bc:	dd06      	ble.n	800d3cc <_dtoa_r+0xa6c>
 800d3be:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d3c2:	d0e9      	beq.n	800d398 <_dtoa_r+0xa38>
 800d3c4:	f108 0801 	add.w	r8, r8, #1
 800d3c8:	9b05      	ldr	r3, [sp, #20]
 800d3ca:	e7c2      	b.n	800d352 <_dtoa_r+0x9f2>
 800d3cc:	9a02      	ldr	r2, [sp, #8]
 800d3ce:	f805 8c01 	strb.w	r8, [r5, #-1]
 800d3d2:	eba5 030b 	sub.w	r3, r5, fp
 800d3d6:	4293      	cmp	r3, r2
 800d3d8:	d021      	beq.n	800d41e <_dtoa_r+0xabe>
 800d3da:	2300      	movs	r3, #0
 800d3dc:	220a      	movs	r2, #10
 800d3de:	9904      	ldr	r1, [sp, #16]
 800d3e0:	4620      	mov	r0, r4
 800d3e2:	f000 fdf2 	bl	800dfca <__multadd>
 800d3e6:	45b1      	cmp	r9, r6
 800d3e8:	9004      	str	r0, [sp, #16]
 800d3ea:	f04f 0300 	mov.w	r3, #0
 800d3ee:	f04f 020a 	mov.w	r2, #10
 800d3f2:	4649      	mov	r1, r9
 800d3f4:	4620      	mov	r0, r4
 800d3f6:	d105      	bne.n	800d404 <_dtoa_r+0xaa4>
 800d3f8:	f000 fde7 	bl	800dfca <__multadd>
 800d3fc:	4681      	mov	r9, r0
 800d3fe:	4606      	mov	r6, r0
 800d400:	9505      	str	r5, [sp, #20]
 800d402:	e776      	b.n	800d2f2 <_dtoa_r+0x992>
 800d404:	f000 fde1 	bl	800dfca <__multadd>
 800d408:	4631      	mov	r1, r6
 800d40a:	4681      	mov	r9, r0
 800d40c:	2300      	movs	r3, #0
 800d40e:	220a      	movs	r2, #10
 800d410:	4620      	mov	r0, r4
 800d412:	f000 fdda 	bl	800dfca <__multadd>
 800d416:	4606      	mov	r6, r0
 800d418:	e7f2      	b.n	800d400 <_dtoa_r+0xaa0>
 800d41a:	f04f 0900 	mov.w	r9, #0
 800d41e:	2201      	movs	r2, #1
 800d420:	9904      	ldr	r1, [sp, #16]
 800d422:	4620      	mov	r0, r4
 800d424:	f000 ff86 	bl	800e334 <__lshift>
 800d428:	4639      	mov	r1, r7
 800d42a:	9004      	str	r0, [sp, #16]
 800d42c:	f000 ffd6 	bl	800e3dc <__mcmp>
 800d430:	2800      	cmp	r0, #0
 800d432:	dcb6      	bgt.n	800d3a2 <_dtoa_r+0xa42>
 800d434:	d102      	bne.n	800d43c <_dtoa_r+0xadc>
 800d436:	f018 0f01 	tst.w	r8, #1
 800d43a:	d1b2      	bne.n	800d3a2 <_dtoa_r+0xa42>
 800d43c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d440:	2b30      	cmp	r3, #48	; 0x30
 800d442:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800d446:	f47f af0a 	bne.w	800d25e <_dtoa_r+0x8fe>
 800d44a:	4615      	mov	r5, r2
 800d44c:	e7f6      	b.n	800d43c <_dtoa_r+0xadc>
 800d44e:	4593      	cmp	fp, r2
 800d450:	d105      	bne.n	800d45e <_dtoa_r+0xafe>
 800d452:	2331      	movs	r3, #49	; 0x31
 800d454:	f10a 0a01 	add.w	sl, sl, #1
 800d458:	f88b 3000 	strb.w	r3, [fp]
 800d45c:	e6ff      	b.n	800d25e <_dtoa_r+0x8fe>
 800d45e:	4615      	mov	r5, r2
 800d460:	e79f      	b.n	800d3a2 <_dtoa_r+0xa42>
 800d462:	f8df b064 	ldr.w	fp, [pc, #100]	; 800d4c8 <_dtoa_r+0xb68>
 800d466:	e007      	b.n	800d478 <_dtoa_r+0xb18>
 800d468:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d46a:	f8df b060 	ldr.w	fp, [pc, #96]	; 800d4cc <_dtoa_r+0xb6c>
 800d46e:	b11b      	cbz	r3, 800d478 <_dtoa_r+0xb18>
 800d470:	f10b 0308 	add.w	r3, fp, #8
 800d474:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d476:	6013      	str	r3, [r2, #0]
 800d478:	4658      	mov	r0, fp
 800d47a:	b017      	add	sp, #92	; 0x5c
 800d47c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d480:	9b06      	ldr	r3, [sp, #24]
 800d482:	2b01      	cmp	r3, #1
 800d484:	f77f ae35 	ble.w	800d0f2 <_dtoa_r+0x792>
 800d488:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d48a:	9307      	str	r3, [sp, #28]
 800d48c:	e649      	b.n	800d122 <_dtoa_r+0x7c2>
 800d48e:	9b02      	ldr	r3, [sp, #8]
 800d490:	2b00      	cmp	r3, #0
 800d492:	dc03      	bgt.n	800d49c <_dtoa_r+0xb3c>
 800d494:	9b06      	ldr	r3, [sp, #24]
 800d496:	2b02      	cmp	r3, #2
 800d498:	f73f aecc 	bgt.w	800d234 <_dtoa_r+0x8d4>
 800d49c:	465d      	mov	r5, fp
 800d49e:	4639      	mov	r1, r7
 800d4a0:	9804      	ldr	r0, [sp, #16]
 800d4a2:	f7ff f9cf 	bl	800c844 <quorem>
 800d4a6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800d4aa:	f805 8b01 	strb.w	r8, [r5], #1
 800d4ae:	9a02      	ldr	r2, [sp, #8]
 800d4b0:	eba5 030b 	sub.w	r3, r5, fp
 800d4b4:	429a      	cmp	r2, r3
 800d4b6:	ddb0      	ble.n	800d41a <_dtoa_r+0xaba>
 800d4b8:	2300      	movs	r3, #0
 800d4ba:	220a      	movs	r2, #10
 800d4bc:	9904      	ldr	r1, [sp, #16]
 800d4be:	4620      	mov	r0, r4
 800d4c0:	f000 fd83 	bl	800dfca <__multadd>
 800d4c4:	9004      	str	r0, [sp, #16]
 800d4c6:	e7ea      	b.n	800d49e <_dtoa_r+0xb3e>
 800d4c8:	08010560 	.word	0x08010560
 800d4cc:	080105e0 	.word	0x080105e0

0800d4d0 <__sflush_r>:
 800d4d0:	898a      	ldrh	r2, [r1, #12]
 800d4d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d4d6:	4605      	mov	r5, r0
 800d4d8:	0710      	lsls	r0, r2, #28
 800d4da:	460c      	mov	r4, r1
 800d4dc:	d458      	bmi.n	800d590 <__sflush_r+0xc0>
 800d4de:	684b      	ldr	r3, [r1, #4]
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	dc05      	bgt.n	800d4f0 <__sflush_r+0x20>
 800d4e4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	dc02      	bgt.n	800d4f0 <__sflush_r+0x20>
 800d4ea:	2000      	movs	r0, #0
 800d4ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d4f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d4f2:	2e00      	cmp	r6, #0
 800d4f4:	d0f9      	beq.n	800d4ea <__sflush_r+0x1a>
 800d4f6:	2300      	movs	r3, #0
 800d4f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d4fc:	682f      	ldr	r7, [r5, #0]
 800d4fe:	6a21      	ldr	r1, [r4, #32]
 800d500:	602b      	str	r3, [r5, #0]
 800d502:	d032      	beq.n	800d56a <__sflush_r+0x9a>
 800d504:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d506:	89a3      	ldrh	r3, [r4, #12]
 800d508:	075a      	lsls	r2, r3, #29
 800d50a:	d505      	bpl.n	800d518 <__sflush_r+0x48>
 800d50c:	6863      	ldr	r3, [r4, #4]
 800d50e:	1ac0      	subs	r0, r0, r3
 800d510:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d512:	b10b      	cbz	r3, 800d518 <__sflush_r+0x48>
 800d514:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d516:	1ac0      	subs	r0, r0, r3
 800d518:	2300      	movs	r3, #0
 800d51a:	4602      	mov	r2, r0
 800d51c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d51e:	6a21      	ldr	r1, [r4, #32]
 800d520:	4628      	mov	r0, r5
 800d522:	47b0      	blx	r6
 800d524:	1c43      	adds	r3, r0, #1
 800d526:	89a3      	ldrh	r3, [r4, #12]
 800d528:	d106      	bne.n	800d538 <__sflush_r+0x68>
 800d52a:	6829      	ldr	r1, [r5, #0]
 800d52c:	291d      	cmp	r1, #29
 800d52e:	d848      	bhi.n	800d5c2 <__sflush_r+0xf2>
 800d530:	4a29      	ldr	r2, [pc, #164]	; (800d5d8 <__sflush_r+0x108>)
 800d532:	40ca      	lsrs	r2, r1
 800d534:	07d6      	lsls	r6, r2, #31
 800d536:	d544      	bpl.n	800d5c2 <__sflush_r+0xf2>
 800d538:	2200      	movs	r2, #0
 800d53a:	6062      	str	r2, [r4, #4]
 800d53c:	04d9      	lsls	r1, r3, #19
 800d53e:	6922      	ldr	r2, [r4, #16]
 800d540:	6022      	str	r2, [r4, #0]
 800d542:	d504      	bpl.n	800d54e <__sflush_r+0x7e>
 800d544:	1c42      	adds	r2, r0, #1
 800d546:	d101      	bne.n	800d54c <__sflush_r+0x7c>
 800d548:	682b      	ldr	r3, [r5, #0]
 800d54a:	b903      	cbnz	r3, 800d54e <__sflush_r+0x7e>
 800d54c:	6560      	str	r0, [r4, #84]	; 0x54
 800d54e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d550:	602f      	str	r7, [r5, #0]
 800d552:	2900      	cmp	r1, #0
 800d554:	d0c9      	beq.n	800d4ea <__sflush_r+0x1a>
 800d556:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d55a:	4299      	cmp	r1, r3
 800d55c:	d002      	beq.n	800d564 <__sflush_r+0x94>
 800d55e:	4628      	mov	r0, r5
 800d560:	f001 f8f6 	bl	800e750 <_free_r>
 800d564:	2000      	movs	r0, #0
 800d566:	6360      	str	r0, [r4, #52]	; 0x34
 800d568:	e7c0      	b.n	800d4ec <__sflush_r+0x1c>
 800d56a:	2301      	movs	r3, #1
 800d56c:	4628      	mov	r0, r5
 800d56e:	47b0      	blx	r6
 800d570:	1c41      	adds	r1, r0, #1
 800d572:	d1c8      	bne.n	800d506 <__sflush_r+0x36>
 800d574:	682b      	ldr	r3, [r5, #0]
 800d576:	2b00      	cmp	r3, #0
 800d578:	d0c5      	beq.n	800d506 <__sflush_r+0x36>
 800d57a:	2b1d      	cmp	r3, #29
 800d57c:	d001      	beq.n	800d582 <__sflush_r+0xb2>
 800d57e:	2b16      	cmp	r3, #22
 800d580:	d101      	bne.n	800d586 <__sflush_r+0xb6>
 800d582:	602f      	str	r7, [r5, #0]
 800d584:	e7b1      	b.n	800d4ea <__sflush_r+0x1a>
 800d586:	89a3      	ldrh	r3, [r4, #12]
 800d588:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d58c:	81a3      	strh	r3, [r4, #12]
 800d58e:	e7ad      	b.n	800d4ec <__sflush_r+0x1c>
 800d590:	690f      	ldr	r7, [r1, #16]
 800d592:	2f00      	cmp	r7, #0
 800d594:	d0a9      	beq.n	800d4ea <__sflush_r+0x1a>
 800d596:	0793      	lsls	r3, r2, #30
 800d598:	680e      	ldr	r6, [r1, #0]
 800d59a:	bf08      	it	eq
 800d59c:	694b      	ldreq	r3, [r1, #20]
 800d59e:	600f      	str	r7, [r1, #0]
 800d5a0:	bf18      	it	ne
 800d5a2:	2300      	movne	r3, #0
 800d5a4:	eba6 0807 	sub.w	r8, r6, r7
 800d5a8:	608b      	str	r3, [r1, #8]
 800d5aa:	f1b8 0f00 	cmp.w	r8, #0
 800d5ae:	dd9c      	ble.n	800d4ea <__sflush_r+0x1a>
 800d5b0:	4643      	mov	r3, r8
 800d5b2:	463a      	mov	r2, r7
 800d5b4:	6a21      	ldr	r1, [r4, #32]
 800d5b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d5b8:	4628      	mov	r0, r5
 800d5ba:	47b0      	blx	r6
 800d5bc:	2800      	cmp	r0, #0
 800d5be:	dc06      	bgt.n	800d5ce <__sflush_r+0xfe>
 800d5c0:	89a3      	ldrh	r3, [r4, #12]
 800d5c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d5c6:	81a3      	strh	r3, [r4, #12]
 800d5c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d5cc:	e78e      	b.n	800d4ec <__sflush_r+0x1c>
 800d5ce:	4407      	add	r7, r0
 800d5d0:	eba8 0800 	sub.w	r8, r8, r0
 800d5d4:	e7e9      	b.n	800d5aa <__sflush_r+0xda>
 800d5d6:	bf00      	nop
 800d5d8:	20400001 	.word	0x20400001

0800d5dc <_fflush_r>:
 800d5dc:	b538      	push	{r3, r4, r5, lr}
 800d5de:	690b      	ldr	r3, [r1, #16]
 800d5e0:	4605      	mov	r5, r0
 800d5e2:	460c      	mov	r4, r1
 800d5e4:	b1db      	cbz	r3, 800d61e <_fflush_r+0x42>
 800d5e6:	b118      	cbz	r0, 800d5f0 <_fflush_r+0x14>
 800d5e8:	6983      	ldr	r3, [r0, #24]
 800d5ea:	b90b      	cbnz	r3, 800d5f0 <_fflush_r+0x14>
 800d5ec:	f000 f860 	bl	800d6b0 <__sinit>
 800d5f0:	4b0c      	ldr	r3, [pc, #48]	; (800d624 <_fflush_r+0x48>)
 800d5f2:	429c      	cmp	r4, r3
 800d5f4:	d109      	bne.n	800d60a <_fflush_r+0x2e>
 800d5f6:	686c      	ldr	r4, [r5, #4]
 800d5f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d5fc:	b17b      	cbz	r3, 800d61e <_fflush_r+0x42>
 800d5fe:	4621      	mov	r1, r4
 800d600:	4628      	mov	r0, r5
 800d602:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d606:	f7ff bf63 	b.w	800d4d0 <__sflush_r>
 800d60a:	4b07      	ldr	r3, [pc, #28]	; (800d628 <_fflush_r+0x4c>)
 800d60c:	429c      	cmp	r4, r3
 800d60e:	d101      	bne.n	800d614 <_fflush_r+0x38>
 800d610:	68ac      	ldr	r4, [r5, #8]
 800d612:	e7f1      	b.n	800d5f8 <_fflush_r+0x1c>
 800d614:	4b05      	ldr	r3, [pc, #20]	; (800d62c <_fflush_r+0x50>)
 800d616:	429c      	cmp	r4, r3
 800d618:	bf08      	it	eq
 800d61a:	68ec      	ldreq	r4, [r5, #12]
 800d61c:	e7ec      	b.n	800d5f8 <_fflush_r+0x1c>
 800d61e:	2000      	movs	r0, #0
 800d620:	bd38      	pop	{r3, r4, r5, pc}
 800d622:	bf00      	nop
 800d624:	08010610 	.word	0x08010610
 800d628:	08010630 	.word	0x08010630
 800d62c:	080105f0 	.word	0x080105f0

0800d630 <std>:
 800d630:	2300      	movs	r3, #0
 800d632:	b510      	push	{r4, lr}
 800d634:	4604      	mov	r4, r0
 800d636:	e9c0 3300 	strd	r3, r3, [r0]
 800d63a:	6083      	str	r3, [r0, #8]
 800d63c:	8181      	strh	r1, [r0, #12]
 800d63e:	6643      	str	r3, [r0, #100]	; 0x64
 800d640:	81c2      	strh	r2, [r0, #14]
 800d642:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d646:	6183      	str	r3, [r0, #24]
 800d648:	4619      	mov	r1, r3
 800d64a:	2208      	movs	r2, #8
 800d64c:	305c      	adds	r0, #92	; 0x5c
 800d64e:	f7fd faa2 	bl	800ab96 <memset>
 800d652:	4b05      	ldr	r3, [pc, #20]	; (800d668 <std+0x38>)
 800d654:	6263      	str	r3, [r4, #36]	; 0x24
 800d656:	4b05      	ldr	r3, [pc, #20]	; (800d66c <std+0x3c>)
 800d658:	62a3      	str	r3, [r4, #40]	; 0x28
 800d65a:	4b05      	ldr	r3, [pc, #20]	; (800d670 <std+0x40>)
 800d65c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d65e:	4b05      	ldr	r3, [pc, #20]	; (800d674 <std+0x44>)
 800d660:	6224      	str	r4, [r4, #32]
 800d662:	6323      	str	r3, [r4, #48]	; 0x30
 800d664:	bd10      	pop	{r4, pc}
 800d666:	bf00      	nop
 800d668:	0800ede5 	.word	0x0800ede5
 800d66c:	0800ee07 	.word	0x0800ee07
 800d670:	0800ee3f 	.word	0x0800ee3f
 800d674:	0800ee63 	.word	0x0800ee63

0800d678 <_cleanup_r>:
 800d678:	4901      	ldr	r1, [pc, #4]	; (800d680 <_cleanup_r+0x8>)
 800d67a:	f000 b885 	b.w	800d788 <_fwalk_reent>
 800d67e:	bf00      	nop
 800d680:	0800d5dd 	.word	0x0800d5dd

0800d684 <__sfmoreglue>:
 800d684:	b570      	push	{r4, r5, r6, lr}
 800d686:	1e4a      	subs	r2, r1, #1
 800d688:	2568      	movs	r5, #104	; 0x68
 800d68a:	4355      	muls	r5, r2
 800d68c:	460e      	mov	r6, r1
 800d68e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d692:	f001 f8ab 	bl	800e7ec <_malloc_r>
 800d696:	4604      	mov	r4, r0
 800d698:	b140      	cbz	r0, 800d6ac <__sfmoreglue+0x28>
 800d69a:	2100      	movs	r1, #0
 800d69c:	e9c0 1600 	strd	r1, r6, [r0]
 800d6a0:	300c      	adds	r0, #12
 800d6a2:	60a0      	str	r0, [r4, #8]
 800d6a4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d6a8:	f7fd fa75 	bl	800ab96 <memset>
 800d6ac:	4620      	mov	r0, r4
 800d6ae:	bd70      	pop	{r4, r5, r6, pc}

0800d6b0 <__sinit>:
 800d6b0:	6983      	ldr	r3, [r0, #24]
 800d6b2:	b510      	push	{r4, lr}
 800d6b4:	4604      	mov	r4, r0
 800d6b6:	bb33      	cbnz	r3, 800d706 <__sinit+0x56>
 800d6b8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800d6bc:	6503      	str	r3, [r0, #80]	; 0x50
 800d6be:	4b12      	ldr	r3, [pc, #72]	; (800d708 <__sinit+0x58>)
 800d6c0:	4a12      	ldr	r2, [pc, #72]	; (800d70c <__sinit+0x5c>)
 800d6c2:	681b      	ldr	r3, [r3, #0]
 800d6c4:	6282      	str	r2, [r0, #40]	; 0x28
 800d6c6:	4298      	cmp	r0, r3
 800d6c8:	bf04      	itt	eq
 800d6ca:	2301      	moveq	r3, #1
 800d6cc:	6183      	streq	r3, [r0, #24]
 800d6ce:	f000 f81f 	bl	800d710 <__sfp>
 800d6d2:	6060      	str	r0, [r4, #4]
 800d6d4:	4620      	mov	r0, r4
 800d6d6:	f000 f81b 	bl	800d710 <__sfp>
 800d6da:	60a0      	str	r0, [r4, #8]
 800d6dc:	4620      	mov	r0, r4
 800d6de:	f000 f817 	bl	800d710 <__sfp>
 800d6e2:	2200      	movs	r2, #0
 800d6e4:	60e0      	str	r0, [r4, #12]
 800d6e6:	2104      	movs	r1, #4
 800d6e8:	6860      	ldr	r0, [r4, #4]
 800d6ea:	f7ff ffa1 	bl	800d630 <std>
 800d6ee:	2201      	movs	r2, #1
 800d6f0:	2109      	movs	r1, #9
 800d6f2:	68a0      	ldr	r0, [r4, #8]
 800d6f4:	f7ff ff9c 	bl	800d630 <std>
 800d6f8:	2202      	movs	r2, #2
 800d6fa:	2112      	movs	r1, #18
 800d6fc:	68e0      	ldr	r0, [r4, #12]
 800d6fe:	f7ff ff97 	bl	800d630 <std>
 800d702:	2301      	movs	r3, #1
 800d704:	61a3      	str	r3, [r4, #24]
 800d706:	bd10      	pop	{r4, pc}
 800d708:	0801054c 	.word	0x0801054c
 800d70c:	0800d679 	.word	0x0800d679

0800d710 <__sfp>:
 800d710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d712:	4b1b      	ldr	r3, [pc, #108]	; (800d780 <__sfp+0x70>)
 800d714:	681e      	ldr	r6, [r3, #0]
 800d716:	69b3      	ldr	r3, [r6, #24]
 800d718:	4607      	mov	r7, r0
 800d71a:	b913      	cbnz	r3, 800d722 <__sfp+0x12>
 800d71c:	4630      	mov	r0, r6
 800d71e:	f7ff ffc7 	bl	800d6b0 <__sinit>
 800d722:	3648      	adds	r6, #72	; 0x48
 800d724:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d728:	3b01      	subs	r3, #1
 800d72a:	d503      	bpl.n	800d734 <__sfp+0x24>
 800d72c:	6833      	ldr	r3, [r6, #0]
 800d72e:	b133      	cbz	r3, 800d73e <__sfp+0x2e>
 800d730:	6836      	ldr	r6, [r6, #0]
 800d732:	e7f7      	b.n	800d724 <__sfp+0x14>
 800d734:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d738:	b16d      	cbz	r5, 800d756 <__sfp+0x46>
 800d73a:	3468      	adds	r4, #104	; 0x68
 800d73c:	e7f4      	b.n	800d728 <__sfp+0x18>
 800d73e:	2104      	movs	r1, #4
 800d740:	4638      	mov	r0, r7
 800d742:	f7ff ff9f 	bl	800d684 <__sfmoreglue>
 800d746:	6030      	str	r0, [r6, #0]
 800d748:	2800      	cmp	r0, #0
 800d74a:	d1f1      	bne.n	800d730 <__sfp+0x20>
 800d74c:	230c      	movs	r3, #12
 800d74e:	603b      	str	r3, [r7, #0]
 800d750:	4604      	mov	r4, r0
 800d752:	4620      	mov	r0, r4
 800d754:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d756:	4b0b      	ldr	r3, [pc, #44]	; (800d784 <__sfp+0x74>)
 800d758:	6665      	str	r5, [r4, #100]	; 0x64
 800d75a:	e9c4 5500 	strd	r5, r5, [r4]
 800d75e:	60a5      	str	r5, [r4, #8]
 800d760:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800d764:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800d768:	2208      	movs	r2, #8
 800d76a:	4629      	mov	r1, r5
 800d76c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d770:	f7fd fa11 	bl	800ab96 <memset>
 800d774:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d778:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d77c:	e7e9      	b.n	800d752 <__sfp+0x42>
 800d77e:	bf00      	nop
 800d780:	0801054c 	.word	0x0801054c
 800d784:	ffff0001 	.word	0xffff0001

0800d788 <_fwalk_reent>:
 800d788:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d78c:	4680      	mov	r8, r0
 800d78e:	4689      	mov	r9, r1
 800d790:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d794:	2600      	movs	r6, #0
 800d796:	b914      	cbnz	r4, 800d79e <_fwalk_reent+0x16>
 800d798:	4630      	mov	r0, r6
 800d79a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d79e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800d7a2:	3f01      	subs	r7, #1
 800d7a4:	d501      	bpl.n	800d7aa <_fwalk_reent+0x22>
 800d7a6:	6824      	ldr	r4, [r4, #0]
 800d7a8:	e7f5      	b.n	800d796 <_fwalk_reent+0xe>
 800d7aa:	89ab      	ldrh	r3, [r5, #12]
 800d7ac:	2b01      	cmp	r3, #1
 800d7ae:	d907      	bls.n	800d7c0 <_fwalk_reent+0x38>
 800d7b0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d7b4:	3301      	adds	r3, #1
 800d7b6:	d003      	beq.n	800d7c0 <_fwalk_reent+0x38>
 800d7b8:	4629      	mov	r1, r5
 800d7ba:	4640      	mov	r0, r8
 800d7bc:	47c8      	blx	r9
 800d7be:	4306      	orrs	r6, r0
 800d7c0:	3568      	adds	r5, #104	; 0x68
 800d7c2:	e7ee      	b.n	800d7a2 <_fwalk_reent+0x1a>

0800d7c4 <rshift>:
 800d7c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d7c6:	6906      	ldr	r6, [r0, #16]
 800d7c8:	114b      	asrs	r3, r1, #5
 800d7ca:	429e      	cmp	r6, r3
 800d7cc:	f100 0414 	add.w	r4, r0, #20
 800d7d0:	dd30      	ble.n	800d834 <rshift+0x70>
 800d7d2:	f011 011f 	ands.w	r1, r1, #31
 800d7d6:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800d7da:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800d7de:	d108      	bne.n	800d7f2 <rshift+0x2e>
 800d7e0:	4621      	mov	r1, r4
 800d7e2:	42b2      	cmp	r2, r6
 800d7e4:	460b      	mov	r3, r1
 800d7e6:	d211      	bcs.n	800d80c <rshift+0x48>
 800d7e8:	f852 3b04 	ldr.w	r3, [r2], #4
 800d7ec:	f841 3b04 	str.w	r3, [r1], #4
 800d7f0:	e7f7      	b.n	800d7e2 <rshift+0x1e>
 800d7f2:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800d7f6:	f1c1 0c20 	rsb	ip, r1, #32
 800d7fa:	40cd      	lsrs	r5, r1
 800d7fc:	3204      	adds	r2, #4
 800d7fe:	4623      	mov	r3, r4
 800d800:	42b2      	cmp	r2, r6
 800d802:	4617      	mov	r7, r2
 800d804:	d30c      	bcc.n	800d820 <rshift+0x5c>
 800d806:	601d      	str	r5, [r3, #0]
 800d808:	b105      	cbz	r5, 800d80c <rshift+0x48>
 800d80a:	3304      	adds	r3, #4
 800d80c:	1b1a      	subs	r2, r3, r4
 800d80e:	42a3      	cmp	r3, r4
 800d810:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d814:	bf08      	it	eq
 800d816:	2300      	moveq	r3, #0
 800d818:	6102      	str	r2, [r0, #16]
 800d81a:	bf08      	it	eq
 800d81c:	6143      	streq	r3, [r0, #20]
 800d81e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d820:	683f      	ldr	r7, [r7, #0]
 800d822:	fa07 f70c 	lsl.w	r7, r7, ip
 800d826:	433d      	orrs	r5, r7
 800d828:	f843 5b04 	str.w	r5, [r3], #4
 800d82c:	f852 5b04 	ldr.w	r5, [r2], #4
 800d830:	40cd      	lsrs	r5, r1
 800d832:	e7e5      	b.n	800d800 <rshift+0x3c>
 800d834:	4623      	mov	r3, r4
 800d836:	e7e9      	b.n	800d80c <rshift+0x48>

0800d838 <__hexdig_fun>:
 800d838:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800d83c:	2b09      	cmp	r3, #9
 800d83e:	d802      	bhi.n	800d846 <__hexdig_fun+0xe>
 800d840:	3820      	subs	r0, #32
 800d842:	b2c0      	uxtb	r0, r0
 800d844:	4770      	bx	lr
 800d846:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800d84a:	2b05      	cmp	r3, #5
 800d84c:	d801      	bhi.n	800d852 <__hexdig_fun+0x1a>
 800d84e:	3847      	subs	r0, #71	; 0x47
 800d850:	e7f7      	b.n	800d842 <__hexdig_fun+0xa>
 800d852:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800d856:	2b05      	cmp	r3, #5
 800d858:	d801      	bhi.n	800d85e <__hexdig_fun+0x26>
 800d85a:	3827      	subs	r0, #39	; 0x27
 800d85c:	e7f1      	b.n	800d842 <__hexdig_fun+0xa>
 800d85e:	2000      	movs	r0, #0
 800d860:	4770      	bx	lr

0800d862 <__gethex>:
 800d862:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d866:	b08b      	sub	sp, #44	; 0x2c
 800d868:	468a      	mov	sl, r1
 800d86a:	9002      	str	r0, [sp, #8]
 800d86c:	9816      	ldr	r0, [sp, #88]	; 0x58
 800d86e:	9306      	str	r3, [sp, #24]
 800d870:	4690      	mov	r8, r2
 800d872:	f000 fad0 	bl	800de16 <__localeconv_l>
 800d876:	6803      	ldr	r3, [r0, #0]
 800d878:	9303      	str	r3, [sp, #12]
 800d87a:	4618      	mov	r0, r3
 800d87c:	f7f2 fca8 	bl	80001d0 <strlen>
 800d880:	9b03      	ldr	r3, [sp, #12]
 800d882:	9001      	str	r0, [sp, #4]
 800d884:	4403      	add	r3, r0
 800d886:	f04f 0b00 	mov.w	fp, #0
 800d88a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800d88e:	9307      	str	r3, [sp, #28]
 800d890:	f8da 3000 	ldr.w	r3, [sl]
 800d894:	3302      	adds	r3, #2
 800d896:	461f      	mov	r7, r3
 800d898:	f813 0b01 	ldrb.w	r0, [r3], #1
 800d89c:	2830      	cmp	r0, #48	; 0x30
 800d89e:	d06c      	beq.n	800d97a <__gethex+0x118>
 800d8a0:	f7ff ffca 	bl	800d838 <__hexdig_fun>
 800d8a4:	4604      	mov	r4, r0
 800d8a6:	2800      	cmp	r0, #0
 800d8a8:	d16a      	bne.n	800d980 <__gethex+0x11e>
 800d8aa:	9a01      	ldr	r2, [sp, #4]
 800d8ac:	9903      	ldr	r1, [sp, #12]
 800d8ae:	4638      	mov	r0, r7
 800d8b0:	f001 fadb 	bl	800ee6a <strncmp>
 800d8b4:	2800      	cmp	r0, #0
 800d8b6:	d166      	bne.n	800d986 <__gethex+0x124>
 800d8b8:	9b01      	ldr	r3, [sp, #4]
 800d8ba:	5cf8      	ldrb	r0, [r7, r3]
 800d8bc:	18fe      	adds	r6, r7, r3
 800d8be:	f7ff ffbb 	bl	800d838 <__hexdig_fun>
 800d8c2:	2800      	cmp	r0, #0
 800d8c4:	d062      	beq.n	800d98c <__gethex+0x12a>
 800d8c6:	4633      	mov	r3, r6
 800d8c8:	7818      	ldrb	r0, [r3, #0]
 800d8ca:	2830      	cmp	r0, #48	; 0x30
 800d8cc:	461f      	mov	r7, r3
 800d8ce:	f103 0301 	add.w	r3, r3, #1
 800d8d2:	d0f9      	beq.n	800d8c8 <__gethex+0x66>
 800d8d4:	f7ff ffb0 	bl	800d838 <__hexdig_fun>
 800d8d8:	fab0 f580 	clz	r5, r0
 800d8dc:	096d      	lsrs	r5, r5, #5
 800d8de:	4634      	mov	r4, r6
 800d8e0:	f04f 0b01 	mov.w	fp, #1
 800d8e4:	463a      	mov	r2, r7
 800d8e6:	4616      	mov	r6, r2
 800d8e8:	3201      	adds	r2, #1
 800d8ea:	7830      	ldrb	r0, [r6, #0]
 800d8ec:	f7ff ffa4 	bl	800d838 <__hexdig_fun>
 800d8f0:	2800      	cmp	r0, #0
 800d8f2:	d1f8      	bne.n	800d8e6 <__gethex+0x84>
 800d8f4:	9a01      	ldr	r2, [sp, #4]
 800d8f6:	9903      	ldr	r1, [sp, #12]
 800d8f8:	4630      	mov	r0, r6
 800d8fa:	f001 fab6 	bl	800ee6a <strncmp>
 800d8fe:	b950      	cbnz	r0, 800d916 <__gethex+0xb4>
 800d900:	b954      	cbnz	r4, 800d918 <__gethex+0xb6>
 800d902:	9b01      	ldr	r3, [sp, #4]
 800d904:	18f4      	adds	r4, r6, r3
 800d906:	4622      	mov	r2, r4
 800d908:	4616      	mov	r6, r2
 800d90a:	3201      	adds	r2, #1
 800d90c:	7830      	ldrb	r0, [r6, #0]
 800d90e:	f7ff ff93 	bl	800d838 <__hexdig_fun>
 800d912:	2800      	cmp	r0, #0
 800d914:	d1f8      	bne.n	800d908 <__gethex+0xa6>
 800d916:	b10c      	cbz	r4, 800d91c <__gethex+0xba>
 800d918:	1ba4      	subs	r4, r4, r6
 800d91a:	00a4      	lsls	r4, r4, #2
 800d91c:	7833      	ldrb	r3, [r6, #0]
 800d91e:	2b50      	cmp	r3, #80	; 0x50
 800d920:	d001      	beq.n	800d926 <__gethex+0xc4>
 800d922:	2b70      	cmp	r3, #112	; 0x70
 800d924:	d140      	bne.n	800d9a8 <__gethex+0x146>
 800d926:	7873      	ldrb	r3, [r6, #1]
 800d928:	2b2b      	cmp	r3, #43	; 0x2b
 800d92a:	d031      	beq.n	800d990 <__gethex+0x12e>
 800d92c:	2b2d      	cmp	r3, #45	; 0x2d
 800d92e:	d033      	beq.n	800d998 <__gethex+0x136>
 800d930:	1c71      	adds	r1, r6, #1
 800d932:	f04f 0900 	mov.w	r9, #0
 800d936:	7808      	ldrb	r0, [r1, #0]
 800d938:	f7ff ff7e 	bl	800d838 <__hexdig_fun>
 800d93c:	1e43      	subs	r3, r0, #1
 800d93e:	b2db      	uxtb	r3, r3
 800d940:	2b18      	cmp	r3, #24
 800d942:	d831      	bhi.n	800d9a8 <__gethex+0x146>
 800d944:	f1a0 0210 	sub.w	r2, r0, #16
 800d948:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d94c:	f7ff ff74 	bl	800d838 <__hexdig_fun>
 800d950:	1e43      	subs	r3, r0, #1
 800d952:	b2db      	uxtb	r3, r3
 800d954:	2b18      	cmp	r3, #24
 800d956:	d922      	bls.n	800d99e <__gethex+0x13c>
 800d958:	f1b9 0f00 	cmp.w	r9, #0
 800d95c:	d000      	beq.n	800d960 <__gethex+0xfe>
 800d95e:	4252      	negs	r2, r2
 800d960:	4414      	add	r4, r2
 800d962:	f8ca 1000 	str.w	r1, [sl]
 800d966:	b30d      	cbz	r5, 800d9ac <__gethex+0x14a>
 800d968:	f1bb 0f00 	cmp.w	fp, #0
 800d96c:	bf0c      	ite	eq
 800d96e:	2706      	moveq	r7, #6
 800d970:	2700      	movne	r7, #0
 800d972:	4638      	mov	r0, r7
 800d974:	b00b      	add	sp, #44	; 0x2c
 800d976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d97a:	f10b 0b01 	add.w	fp, fp, #1
 800d97e:	e78a      	b.n	800d896 <__gethex+0x34>
 800d980:	2500      	movs	r5, #0
 800d982:	462c      	mov	r4, r5
 800d984:	e7ae      	b.n	800d8e4 <__gethex+0x82>
 800d986:	463e      	mov	r6, r7
 800d988:	2501      	movs	r5, #1
 800d98a:	e7c7      	b.n	800d91c <__gethex+0xba>
 800d98c:	4604      	mov	r4, r0
 800d98e:	e7fb      	b.n	800d988 <__gethex+0x126>
 800d990:	f04f 0900 	mov.w	r9, #0
 800d994:	1cb1      	adds	r1, r6, #2
 800d996:	e7ce      	b.n	800d936 <__gethex+0xd4>
 800d998:	f04f 0901 	mov.w	r9, #1
 800d99c:	e7fa      	b.n	800d994 <__gethex+0x132>
 800d99e:	230a      	movs	r3, #10
 800d9a0:	fb03 0202 	mla	r2, r3, r2, r0
 800d9a4:	3a10      	subs	r2, #16
 800d9a6:	e7cf      	b.n	800d948 <__gethex+0xe6>
 800d9a8:	4631      	mov	r1, r6
 800d9aa:	e7da      	b.n	800d962 <__gethex+0x100>
 800d9ac:	1bf3      	subs	r3, r6, r7
 800d9ae:	3b01      	subs	r3, #1
 800d9b0:	4629      	mov	r1, r5
 800d9b2:	2b07      	cmp	r3, #7
 800d9b4:	dc49      	bgt.n	800da4a <__gethex+0x1e8>
 800d9b6:	9802      	ldr	r0, [sp, #8]
 800d9b8:	f000 fabc 	bl	800df34 <_Balloc>
 800d9bc:	9b01      	ldr	r3, [sp, #4]
 800d9be:	f100 0914 	add.w	r9, r0, #20
 800d9c2:	f04f 0b00 	mov.w	fp, #0
 800d9c6:	f1c3 0301 	rsb	r3, r3, #1
 800d9ca:	4605      	mov	r5, r0
 800d9cc:	f8cd 9010 	str.w	r9, [sp, #16]
 800d9d0:	46da      	mov	sl, fp
 800d9d2:	9308      	str	r3, [sp, #32]
 800d9d4:	42b7      	cmp	r7, r6
 800d9d6:	d33b      	bcc.n	800da50 <__gethex+0x1ee>
 800d9d8:	9804      	ldr	r0, [sp, #16]
 800d9da:	f840 ab04 	str.w	sl, [r0], #4
 800d9de:	eba0 0009 	sub.w	r0, r0, r9
 800d9e2:	1080      	asrs	r0, r0, #2
 800d9e4:	6128      	str	r0, [r5, #16]
 800d9e6:	0147      	lsls	r7, r0, #5
 800d9e8:	4650      	mov	r0, sl
 800d9ea:	f000 fb67 	bl	800e0bc <__hi0bits>
 800d9ee:	f8d8 6000 	ldr.w	r6, [r8]
 800d9f2:	1a3f      	subs	r7, r7, r0
 800d9f4:	42b7      	cmp	r7, r6
 800d9f6:	dd64      	ble.n	800dac2 <__gethex+0x260>
 800d9f8:	1bbf      	subs	r7, r7, r6
 800d9fa:	4639      	mov	r1, r7
 800d9fc:	4628      	mov	r0, r5
 800d9fe:	f000 fe77 	bl	800e6f0 <__any_on>
 800da02:	4682      	mov	sl, r0
 800da04:	b178      	cbz	r0, 800da26 <__gethex+0x1c4>
 800da06:	1e7b      	subs	r3, r7, #1
 800da08:	1159      	asrs	r1, r3, #5
 800da0a:	f003 021f 	and.w	r2, r3, #31
 800da0e:	f04f 0a01 	mov.w	sl, #1
 800da12:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800da16:	fa0a f202 	lsl.w	r2, sl, r2
 800da1a:	420a      	tst	r2, r1
 800da1c:	d003      	beq.n	800da26 <__gethex+0x1c4>
 800da1e:	4553      	cmp	r3, sl
 800da20:	dc46      	bgt.n	800dab0 <__gethex+0x24e>
 800da22:	f04f 0a02 	mov.w	sl, #2
 800da26:	4639      	mov	r1, r7
 800da28:	4628      	mov	r0, r5
 800da2a:	f7ff fecb 	bl	800d7c4 <rshift>
 800da2e:	443c      	add	r4, r7
 800da30:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800da34:	42a3      	cmp	r3, r4
 800da36:	da52      	bge.n	800dade <__gethex+0x27c>
 800da38:	4629      	mov	r1, r5
 800da3a:	9802      	ldr	r0, [sp, #8]
 800da3c:	f000 faae 	bl	800df9c <_Bfree>
 800da40:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800da42:	2300      	movs	r3, #0
 800da44:	6013      	str	r3, [r2, #0]
 800da46:	27a3      	movs	r7, #163	; 0xa3
 800da48:	e793      	b.n	800d972 <__gethex+0x110>
 800da4a:	3101      	adds	r1, #1
 800da4c:	105b      	asrs	r3, r3, #1
 800da4e:	e7b0      	b.n	800d9b2 <__gethex+0x150>
 800da50:	1e73      	subs	r3, r6, #1
 800da52:	9305      	str	r3, [sp, #20]
 800da54:	9a07      	ldr	r2, [sp, #28]
 800da56:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800da5a:	4293      	cmp	r3, r2
 800da5c:	d018      	beq.n	800da90 <__gethex+0x22e>
 800da5e:	f1bb 0f20 	cmp.w	fp, #32
 800da62:	d107      	bne.n	800da74 <__gethex+0x212>
 800da64:	9b04      	ldr	r3, [sp, #16]
 800da66:	f8c3 a000 	str.w	sl, [r3]
 800da6a:	3304      	adds	r3, #4
 800da6c:	f04f 0a00 	mov.w	sl, #0
 800da70:	9304      	str	r3, [sp, #16]
 800da72:	46d3      	mov	fp, sl
 800da74:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800da78:	f7ff fede 	bl	800d838 <__hexdig_fun>
 800da7c:	f000 000f 	and.w	r0, r0, #15
 800da80:	fa00 f00b 	lsl.w	r0, r0, fp
 800da84:	ea4a 0a00 	orr.w	sl, sl, r0
 800da88:	f10b 0b04 	add.w	fp, fp, #4
 800da8c:	9b05      	ldr	r3, [sp, #20]
 800da8e:	e00d      	b.n	800daac <__gethex+0x24a>
 800da90:	9b05      	ldr	r3, [sp, #20]
 800da92:	9a08      	ldr	r2, [sp, #32]
 800da94:	4413      	add	r3, r2
 800da96:	42bb      	cmp	r3, r7
 800da98:	d3e1      	bcc.n	800da5e <__gethex+0x1fc>
 800da9a:	4618      	mov	r0, r3
 800da9c:	9a01      	ldr	r2, [sp, #4]
 800da9e:	9903      	ldr	r1, [sp, #12]
 800daa0:	9309      	str	r3, [sp, #36]	; 0x24
 800daa2:	f001 f9e2 	bl	800ee6a <strncmp>
 800daa6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800daa8:	2800      	cmp	r0, #0
 800daaa:	d1d8      	bne.n	800da5e <__gethex+0x1fc>
 800daac:	461e      	mov	r6, r3
 800daae:	e791      	b.n	800d9d4 <__gethex+0x172>
 800dab0:	1eb9      	subs	r1, r7, #2
 800dab2:	4628      	mov	r0, r5
 800dab4:	f000 fe1c 	bl	800e6f0 <__any_on>
 800dab8:	2800      	cmp	r0, #0
 800daba:	d0b2      	beq.n	800da22 <__gethex+0x1c0>
 800dabc:	f04f 0a03 	mov.w	sl, #3
 800dac0:	e7b1      	b.n	800da26 <__gethex+0x1c4>
 800dac2:	da09      	bge.n	800dad8 <__gethex+0x276>
 800dac4:	1bf7      	subs	r7, r6, r7
 800dac6:	4629      	mov	r1, r5
 800dac8:	463a      	mov	r2, r7
 800daca:	9802      	ldr	r0, [sp, #8]
 800dacc:	f000 fc32 	bl	800e334 <__lshift>
 800dad0:	1be4      	subs	r4, r4, r7
 800dad2:	4605      	mov	r5, r0
 800dad4:	f100 0914 	add.w	r9, r0, #20
 800dad8:	f04f 0a00 	mov.w	sl, #0
 800dadc:	e7a8      	b.n	800da30 <__gethex+0x1ce>
 800dade:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800dae2:	42a0      	cmp	r0, r4
 800dae4:	dd6a      	ble.n	800dbbc <__gethex+0x35a>
 800dae6:	1b04      	subs	r4, r0, r4
 800dae8:	42a6      	cmp	r6, r4
 800daea:	dc2e      	bgt.n	800db4a <__gethex+0x2e8>
 800daec:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800daf0:	2b02      	cmp	r3, #2
 800daf2:	d022      	beq.n	800db3a <__gethex+0x2d8>
 800daf4:	2b03      	cmp	r3, #3
 800daf6:	d024      	beq.n	800db42 <__gethex+0x2e0>
 800daf8:	2b01      	cmp	r3, #1
 800dafa:	d115      	bne.n	800db28 <__gethex+0x2c6>
 800dafc:	42a6      	cmp	r6, r4
 800dafe:	d113      	bne.n	800db28 <__gethex+0x2c6>
 800db00:	2e01      	cmp	r6, #1
 800db02:	dc0b      	bgt.n	800db1c <__gethex+0x2ba>
 800db04:	9a06      	ldr	r2, [sp, #24]
 800db06:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800db0a:	6013      	str	r3, [r2, #0]
 800db0c:	2301      	movs	r3, #1
 800db0e:	612b      	str	r3, [r5, #16]
 800db10:	f8c9 3000 	str.w	r3, [r9]
 800db14:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800db16:	2762      	movs	r7, #98	; 0x62
 800db18:	601d      	str	r5, [r3, #0]
 800db1a:	e72a      	b.n	800d972 <__gethex+0x110>
 800db1c:	1e71      	subs	r1, r6, #1
 800db1e:	4628      	mov	r0, r5
 800db20:	f000 fde6 	bl	800e6f0 <__any_on>
 800db24:	2800      	cmp	r0, #0
 800db26:	d1ed      	bne.n	800db04 <__gethex+0x2a2>
 800db28:	4629      	mov	r1, r5
 800db2a:	9802      	ldr	r0, [sp, #8]
 800db2c:	f000 fa36 	bl	800df9c <_Bfree>
 800db30:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800db32:	2300      	movs	r3, #0
 800db34:	6013      	str	r3, [r2, #0]
 800db36:	2750      	movs	r7, #80	; 0x50
 800db38:	e71b      	b.n	800d972 <__gethex+0x110>
 800db3a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d0e1      	beq.n	800db04 <__gethex+0x2a2>
 800db40:	e7f2      	b.n	800db28 <__gethex+0x2c6>
 800db42:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800db44:	2b00      	cmp	r3, #0
 800db46:	d1dd      	bne.n	800db04 <__gethex+0x2a2>
 800db48:	e7ee      	b.n	800db28 <__gethex+0x2c6>
 800db4a:	1e67      	subs	r7, r4, #1
 800db4c:	f1ba 0f00 	cmp.w	sl, #0
 800db50:	d131      	bne.n	800dbb6 <__gethex+0x354>
 800db52:	b127      	cbz	r7, 800db5e <__gethex+0x2fc>
 800db54:	4639      	mov	r1, r7
 800db56:	4628      	mov	r0, r5
 800db58:	f000 fdca 	bl	800e6f0 <__any_on>
 800db5c:	4682      	mov	sl, r0
 800db5e:	117a      	asrs	r2, r7, #5
 800db60:	2301      	movs	r3, #1
 800db62:	f007 071f 	and.w	r7, r7, #31
 800db66:	fa03 f707 	lsl.w	r7, r3, r7
 800db6a:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800db6e:	4621      	mov	r1, r4
 800db70:	421f      	tst	r7, r3
 800db72:	4628      	mov	r0, r5
 800db74:	bf18      	it	ne
 800db76:	f04a 0a02 	orrne.w	sl, sl, #2
 800db7a:	1b36      	subs	r6, r6, r4
 800db7c:	f7ff fe22 	bl	800d7c4 <rshift>
 800db80:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800db84:	2702      	movs	r7, #2
 800db86:	f1ba 0f00 	cmp.w	sl, #0
 800db8a:	d048      	beq.n	800dc1e <__gethex+0x3bc>
 800db8c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800db90:	2b02      	cmp	r3, #2
 800db92:	d015      	beq.n	800dbc0 <__gethex+0x35e>
 800db94:	2b03      	cmp	r3, #3
 800db96:	d017      	beq.n	800dbc8 <__gethex+0x366>
 800db98:	2b01      	cmp	r3, #1
 800db9a:	d109      	bne.n	800dbb0 <__gethex+0x34e>
 800db9c:	f01a 0f02 	tst.w	sl, #2
 800dba0:	d006      	beq.n	800dbb0 <__gethex+0x34e>
 800dba2:	f8d9 3000 	ldr.w	r3, [r9]
 800dba6:	ea4a 0a03 	orr.w	sl, sl, r3
 800dbaa:	f01a 0f01 	tst.w	sl, #1
 800dbae:	d10e      	bne.n	800dbce <__gethex+0x36c>
 800dbb0:	f047 0710 	orr.w	r7, r7, #16
 800dbb4:	e033      	b.n	800dc1e <__gethex+0x3bc>
 800dbb6:	f04f 0a01 	mov.w	sl, #1
 800dbba:	e7d0      	b.n	800db5e <__gethex+0x2fc>
 800dbbc:	2701      	movs	r7, #1
 800dbbe:	e7e2      	b.n	800db86 <__gethex+0x324>
 800dbc0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dbc2:	f1c3 0301 	rsb	r3, r3, #1
 800dbc6:	9315      	str	r3, [sp, #84]	; 0x54
 800dbc8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	d0f0      	beq.n	800dbb0 <__gethex+0x34e>
 800dbce:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800dbd2:	f105 0314 	add.w	r3, r5, #20
 800dbd6:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800dbda:	eb03 010a 	add.w	r1, r3, sl
 800dbde:	f04f 0c00 	mov.w	ip, #0
 800dbe2:	4618      	mov	r0, r3
 800dbe4:	f853 2b04 	ldr.w	r2, [r3], #4
 800dbe8:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 800dbec:	d01c      	beq.n	800dc28 <__gethex+0x3c6>
 800dbee:	3201      	adds	r2, #1
 800dbf0:	6002      	str	r2, [r0, #0]
 800dbf2:	2f02      	cmp	r7, #2
 800dbf4:	f105 0314 	add.w	r3, r5, #20
 800dbf8:	d138      	bne.n	800dc6c <__gethex+0x40a>
 800dbfa:	f8d8 2000 	ldr.w	r2, [r8]
 800dbfe:	3a01      	subs	r2, #1
 800dc00:	42b2      	cmp	r2, r6
 800dc02:	d10a      	bne.n	800dc1a <__gethex+0x3b8>
 800dc04:	1171      	asrs	r1, r6, #5
 800dc06:	2201      	movs	r2, #1
 800dc08:	f006 061f 	and.w	r6, r6, #31
 800dc0c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800dc10:	fa02 f606 	lsl.w	r6, r2, r6
 800dc14:	421e      	tst	r6, r3
 800dc16:	bf18      	it	ne
 800dc18:	4617      	movne	r7, r2
 800dc1a:	f047 0720 	orr.w	r7, r7, #32
 800dc1e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800dc20:	601d      	str	r5, [r3, #0]
 800dc22:	9b06      	ldr	r3, [sp, #24]
 800dc24:	601c      	str	r4, [r3, #0]
 800dc26:	e6a4      	b.n	800d972 <__gethex+0x110>
 800dc28:	4299      	cmp	r1, r3
 800dc2a:	f843 cc04 	str.w	ip, [r3, #-4]
 800dc2e:	d8d8      	bhi.n	800dbe2 <__gethex+0x380>
 800dc30:	68ab      	ldr	r3, [r5, #8]
 800dc32:	4599      	cmp	r9, r3
 800dc34:	db12      	blt.n	800dc5c <__gethex+0x3fa>
 800dc36:	6869      	ldr	r1, [r5, #4]
 800dc38:	9802      	ldr	r0, [sp, #8]
 800dc3a:	3101      	adds	r1, #1
 800dc3c:	f000 f97a 	bl	800df34 <_Balloc>
 800dc40:	692a      	ldr	r2, [r5, #16]
 800dc42:	3202      	adds	r2, #2
 800dc44:	f105 010c 	add.w	r1, r5, #12
 800dc48:	4683      	mov	fp, r0
 800dc4a:	0092      	lsls	r2, r2, #2
 800dc4c:	300c      	adds	r0, #12
 800dc4e:	f7fc ff97 	bl	800ab80 <memcpy>
 800dc52:	4629      	mov	r1, r5
 800dc54:	9802      	ldr	r0, [sp, #8]
 800dc56:	f000 f9a1 	bl	800df9c <_Bfree>
 800dc5a:	465d      	mov	r5, fp
 800dc5c:	692b      	ldr	r3, [r5, #16]
 800dc5e:	1c5a      	adds	r2, r3, #1
 800dc60:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800dc64:	612a      	str	r2, [r5, #16]
 800dc66:	2201      	movs	r2, #1
 800dc68:	615a      	str	r2, [r3, #20]
 800dc6a:	e7c2      	b.n	800dbf2 <__gethex+0x390>
 800dc6c:	692a      	ldr	r2, [r5, #16]
 800dc6e:	454a      	cmp	r2, r9
 800dc70:	dd0b      	ble.n	800dc8a <__gethex+0x428>
 800dc72:	2101      	movs	r1, #1
 800dc74:	4628      	mov	r0, r5
 800dc76:	f7ff fda5 	bl	800d7c4 <rshift>
 800dc7a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dc7e:	3401      	adds	r4, #1
 800dc80:	42a3      	cmp	r3, r4
 800dc82:	f6ff aed9 	blt.w	800da38 <__gethex+0x1d6>
 800dc86:	2701      	movs	r7, #1
 800dc88:	e7c7      	b.n	800dc1a <__gethex+0x3b8>
 800dc8a:	f016 061f 	ands.w	r6, r6, #31
 800dc8e:	d0fa      	beq.n	800dc86 <__gethex+0x424>
 800dc90:	449a      	add	sl, r3
 800dc92:	f1c6 0620 	rsb	r6, r6, #32
 800dc96:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800dc9a:	f000 fa0f 	bl	800e0bc <__hi0bits>
 800dc9e:	42b0      	cmp	r0, r6
 800dca0:	dbe7      	blt.n	800dc72 <__gethex+0x410>
 800dca2:	e7f0      	b.n	800dc86 <__gethex+0x424>

0800dca4 <L_shift>:
 800dca4:	f1c2 0208 	rsb	r2, r2, #8
 800dca8:	0092      	lsls	r2, r2, #2
 800dcaa:	b570      	push	{r4, r5, r6, lr}
 800dcac:	f1c2 0620 	rsb	r6, r2, #32
 800dcb0:	6843      	ldr	r3, [r0, #4]
 800dcb2:	6804      	ldr	r4, [r0, #0]
 800dcb4:	fa03 f506 	lsl.w	r5, r3, r6
 800dcb8:	432c      	orrs	r4, r5
 800dcba:	40d3      	lsrs	r3, r2
 800dcbc:	6004      	str	r4, [r0, #0]
 800dcbe:	f840 3f04 	str.w	r3, [r0, #4]!
 800dcc2:	4288      	cmp	r0, r1
 800dcc4:	d3f4      	bcc.n	800dcb0 <L_shift+0xc>
 800dcc6:	bd70      	pop	{r4, r5, r6, pc}

0800dcc8 <__match>:
 800dcc8:	b530      	push	{r4, r5, lr}
 800dcca:	6803      	ldr	r3, [r0, #0]
 800dccc:	3301      	adds	r3, #1
 800dcce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dcd2:	b914      	cbnz	r4, 800dcda <__match+0x12>
 800dcd4:	6003      	str	r3, [r0, #0]
 800dcd6:	2001      	movs	r0, #1
 800dcd8:	bd30      	pop	{r4, r5, pc}
 800dcda:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dcde:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800dce2:	2d19      	cmp	r5, #25
 800dce4:	bf98      	it	ls
 800dce6:	3220      	addls	r2, #32
 800dce8:	42a2      	cmp	r2, r4
 800dcea:	d0f0      	beq.n	800dcce <__match+0x6>
 800dcec:	2000      	movs	r0, #0
 800dcee:	e7f3      	b.n	800dcd8 <__match+0x10>

0800dcf0 <__hexnan>:
 800dcf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcf4:	680b      	ldr	r3, [r1, #0]
 800dcf6:	6801      	ldr	r1, [r0, #0]
 800dcf8:	115f      	asrs	r7, r3, #5
 800dcfa:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800dcfe:	f013 031f 	ands.w	r3, r3, #31
 800dd02:	b087      	sub	sp, #28
 800dd04:	bf18      	it	ne
 800dd06:	3704      	addne	r7, #4
 800dd08:	2500      	movs	r5, #0
 800dd0a:	1f3e      	subs	r6, r7, #4
 800dd0c:	4682      	mov	sl, r0
 800dd0e:	4690      	mov	r8, r2
 800dd10:	9301      	str	r3, [sp, #4]
 800dd12:	f847 5c04 	str.w	r5, [r7, #-4]
 800dd16:	46b1      	mov	r9, r6
 800dd18:	4634      	mov	r4, r6
 800dd1a:	9502      	str	r5, [sp, #8]
 800dd1c:	46ab      	mov	fp, r5
 800dd1e:	784a      	ldrb	r2, [r1, #1]
 800dd20:	1c4b      	adds	r3, r1, #1
 800dd22:	9303      	str	r3, [sp, #12]
 800dd24:	b342      	cbz	r2, 800dd78 <__hexnan+0x88>
 800dd26:	4610      	mov	r0, r2
 800dd28:	9105      	str	r1, [sp, #20]
 800dd2a:	9204      	str	r2, [sp, #16]
 800dd2c:	f7ff fd84 	bl	800d838 <__hexdig_fun>
 800dd30:	2800      	cmp	r0, #0
 800dd32:	d143      	bne.n	800ddbc <__hexnan+0xcc>
 800dd34:	9a04      	ldr	r2, [sp, #16]
 800dd36:	9905      	ldr	r1, [sp, #20]
 800dd38:	2a20      	cmp	r2, #32
 800dd3a:	d818      	bhi.n	800dd6e <__hexnan+0x7e>
 800dd3c:	9b02      	ldr	r3, [sp, #8]
 800dd3e:	459b      	cmp	fp, r3
 800dd40:	dd13      	ble.n	800dd6a <__hexnan+0x7a>
 800dd42:	454c      	cmp	r4, r9
 800dd44:	d206      	bcs.n	800dd54 <__hexnan+0x64>
 800dd46:	2d07      	cmp	r5, #7
 800dd48:	dc04      	bgt.n	800dd54 <__hexnan+0x64>
 800dd4a:	462a      	mov	r2, r5
 800dd4c:	4649      	mov	r1, r9
 800dd4e:	4620      	mov	r0, r4
 800dd50:	f7ff ffa8 	bl	800dca4 <L_shift>
 800dd54:	4544      	cmp	r4, r8
 800dd56:	d944      	bls.n	800dde2 <__hexnan+0xf2>
 800dd58:	2300      	movs	r3, #0
 800dd5a:	f1a4 0904 	sub.w	r9, r4, #4
 800dd5e:	f844 3c04 	str.w	r3, [r4, #-4]
 800dd62:	f8cd b008 	str.w	fp, [sp, #8]
 800dd66:	464c      	mov	r4, r9
 800dd68:	461d      	mov	r5, r3
 800dd6a:	9903      	ldr	r1, [sp, #12]
 800dd6c:	e7d7      	b.n	800dd1e <__hexnan+0x2e>
 800dd6e:	2a29      	cmp	r2, #41	; 0x29
 800dd70:	d14a      	bne.n	800de08 <__hexnan+0x118>
 800dd72:	3102      	adds	r1, #2
 800dd74:	f8ca 1000 	str.w	r1, [sl]
 800dd78:	f1bb 0f00 	cmp.w	fp, #0
 800dd7c:	d044      	beq.n	800de08 <__hexnan+0x118>
 800dd7e:	454c      	cmp	r4, r9
 800dd80:	d206      	bcs.n	800dd90 <__hexnan+0xa0>
 800dd82:	2d07      	cmp	r5, #7
 800dd84:	dc04      	bgt.n	800dd90 <__hexnan+0xa0>
 800dd86:	462a      	mov	r2, r5
 800dd88:	4649      	mov	r1, r9
 800dd8a:	4620      	mov	r0, r4
 800dd8c:	f7ff ff8a 	bl	800dca4 <L_shift>
 800dd90:	4544      	cmp	r4, r8
 800dd92:	d928      	bls.n	800dde6 <__hexnan+0xf6>
 800dd94:	4643      	mov	r3, r8
 800dd96:	f854 2b04 	ldr.w	r2, [r4], #4
 800dd9a:	f843 2b04 	str.w	r2, [r3], #4
 800dd9e:	42a6      	cmp	r6, r4
 800dda0:	d2f9      	bcs.n	800dd96 <__hexnan+0xa6>
 800dda2:	2200      	movs	r2, #0
 800dda4:	f843 2b04 	str.w	r2, [r3], #4
 800dda8:	429e      	cmp	r6, r3
 800ddaa:	d2fb      	bcs.n	800dda4 <__hexnan+0xb4>
 800ddac:	6833      	ldr	r3, [r6, #0]
 800ddae:	b91b      	cbnz	r3, 800ddb8 <__hexnan+0xc8>
 800ddb0:	4546      	cmp	r6, r8
 800ddb2:	d127      	bne.n	800de04 <__hexnan+0x114>
 800ddb4:	2301      	movs	r3, #1
 800ddb6:	6033      	str	r3, [r6, #0]
 800ddb8:	2005      	movs	r0, #5
 800ddba:	e026      	b.n	800de0a <__hexnan+0x11a>
 800ddbc:	3501      	adds	r5, #1
 800ddbe:	2d08      	cmp	r5, #8
 800ddc0:	f10b 0b01 	add.w	fp, fp, #1
 800ddc4:	dd06      	ble.n	800ddd4 <__hexnan+0xe4>
 800ddc6:	4544      	cmp	r4, r8
 800ddc8:	d9cf      	bls.n	800dd6a <__hexnan+0x7a>
 800ddca:	2300      	movs	r3, #0
 800ddcc:	f844 3c04 	str.w	r3, [r4, #-4]
 800ddd0:	2501      	movs	r5, #1
 800ddd2:	3c04      	subs	r4, #4
 800ddd4:	6822      	ldr	r2, [r4, #0]
 800ddd6:	f000 000f 	and.w	r0, r0, #15
 800ddda:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ddde:	6020      	str	r0, [r4, #0]
 800dde0:	e7c3      	b.n	800dd6a <__hexnan+0x7a>
 800dde2:	2508      	movs	r5, #8
 800dde4:	e7c1      	b.n	800dd6a <__hexnan+0x7a>
 800dde6:	9b01      	ldr	r3, [sp, #4]
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	d0df      	beq.n	800ddac <__hexnan+0xbc>
 800ddec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ddf0:	f1c3 0320 	rsb	r3, r3, #32
 800ddf4:	fa22 f303 	lsr.w	r3, r2, r3
 800ddf8:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800ddfc:	401a      	ands	r2, r3
 800ddfe:	f847 2c04 	str.w	r2, [r7, #-4]
 800de02:	e7d3      	b.n	800ddac <__hexnan+0xbc>
 800de04:	3e04      	subs	r6, #4
 800de06:	e7d1      	b.n	800ddac <__hexnan+0xbc>
 800de08:	2004      	movs	r0, #4
 800de0a:	b007      	add	sp, #28
 800de0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800de10 <__locale_ctype_ptr_l>:
 800de10:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800de14:	4770      	bx	lr

0800de16 <__localeconv_l>:
 800de16:	30f0      	adds	r0, #240	; 0xf0
 800de18:	4770      	bx	lr
	...

0800de1c <_localeconv_r>:
 800de1c:	4b04      	ldr	r3, [pc, #16]	; (800de30 <_localeconv_r+0x14>)
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	6a18      	ldr	r0, [r3, #32]
 800de22:	4b04      	ldr	r3, [pc, #16]	; (800de34 <_localeconv_r+0x18>)
 800de24:	2800      	cmp	r0, #0
 800de26:	bf08      	it	eq
 800de28:	4618      	moveq	r0, r3
 800de2a:	30f0      	adds	r0, #240	; 0xf0
 800de2c:	4770      	bx	lr
 800de2e:	bf00      	nop
 800de30:	2000000c 	.word	0x2000000c
 800de34:	20000070 	.word	0x20000070

0800de38 <__swhatbuf_r>:
 800de38:	b570      	push	{r4, r5, r6, lr}
 800de3a:	460e      	mov	r6, r1
 800de3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de40:	2900      	cmp	r1, #0
 800de42:	b096      	sub	sp, #88	; 0x58
 800de44:	4614      	mov	r4, r2
 800de46:	461d      	mov	r5, r3
 800de48:	da07      	bge.n	800de5a <__swhatbuf_r+0x22>
 800de4a:	2300      	movs	r3, #0
 800de4c:	602b      	str	r3, [r5, #0]
 800de4e:	89b3      	ldrh	r3, [r6, #12]
 800de50:	061a      	lsls	r2, r3, #24
 800de52:	d410      	bmi.n	800de76 <__swhatbuf_r+0x3e>
 800de54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800de58:	e00e      	b.n	800de78 <__swhatbuf_r+0x40>
 800de5a:	466a      	mov	r2, sp
 800de5c:	f001 f846 	bl	800eeec <_fstat_r>
 800de60:	2800      	cmp	r0, #0
 800de62:	dbf2      	blt.n	800de4a <__swhatbuf_r+0x12>
 800de64:	9a01      	ldr	r2, [sp, #4]
 800de66:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800de6a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800de6e:	425a      	negs	r2, r3
 800de70:	415a      	adcs	r2, r3
 800de72:	602a      	str	r2, [r5, #0]
 800de74:	e7ee      	b.n	800de54 <__swhatbuf_r+0x1c>
 800de76:	2340      	movs	r3, #64	; 0x40
 800de78:	2000      	movs	r0, #0
 800de7a:	6023      	str	r3, [r4, #0]
 800de7c:	b016      	add	sp, #88	; 0x58
 800de7e:	bd70      	pop	{r4, r5, r6, pc}

0800de80 <__smakebuf_r>:
 800de80:	898b      	ldrh	r3, [r1, #12]
 800de82:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800de84:	079d      	lsls	r5, r3, #30
 800de86:	4606      	mov	r6, r0
 800de88:	460c      	mov	r4, r1
 800de8a:	d507      	bpl.n	800de9c <__smakebuf_r+0x1c>
 800de8c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800de90:	6023      	str	r3, [r4, #0]
 800de92:	6123      	str	r3, [r4, #16]
 800de94:	2301      	movs	r3, #1
 800de96:	6163      	str	r3, [r4, #20]
 800de98:	b002      	add	sp, #8
 800de9a:	bd70      	pop	{r4, r5, r6, pc}
 800de9c:	ab01      	add	r3, sp, #4
 800de9e:	466a      	mov	r2, sp
 800dea0:	f7ff ffca 	bl	800de38 <__swhatbuf_r>
 800dea4:	9900      	ldr	r1, [sp, #0]
 800dea6:	4605      	mov	r5, r0
 800dea8:	4630      	mov	r0, r6
 800deaa:	f000 fc9f 	bl	800e7ec <_malloc_r>
 800deae:	b948      	cbnz	r0, 800dec4 <__smakebuf_r+0x44>
 800deb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800deb4:	059a      	lsls	r2, r3, #22
 800deb6:	d4ef      	bmi.n	800de98 <__smakebuf_r+0x18>
 800deb8:	f023 0303 	bic.w	r3, r3, #3
 800debc:	f043 0302 	orr.w	r3, r3, #2
 800dec0:	81a3      	strh	r3, [r4, #12]
 800dec2:	e7e3      	b.n	800de8c <__smakebuf_r+0xc>
 800dec4:	4b0d      	ldr	r3, [pc, #52]	; (800defc <__smakebuf_r+0x7c>)
 800dec6:	62b3      	str	r3, [r6, #40]	; 0x28
 800dec8:	89a3      	ldrh	r3, [r4, #12]
 800deca:	6020      	str	r0, [r4, #0]
 800decc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ded0:	81a3      	strh	r3, [r4, #12]
 800ded2:	9b00      	ldr	r3, [sp, #0]
 800ded4:	6163      	str	r3, [r4, #20]
 800ded6:	9b01      	ldr	r3, [sp, #4]
 800ded8:	6120      	str	r0, [r4, #16]
 800deda:	b15b      	cbz	r3, 800def4 <__smakebuf_r+0x74>
 800dedc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dee0:	4630      	mov	r0, r6
 800dee2:	f001 f815 	bl	800ef10 <_isatty_r>
 800dee6:	b128      	cbz	r0, 800def4 <__smakebuf_r+0x74>
 800dee8:	89a3      	ldrh	r3, [r4, #12]
 800deea:	f023 0303 	bic.w	r3, r3, #3
 800deee:	f043 0301 	orr.w	r3, r3, #1
 800def2:	81a3      	strh	r3, [r4, #12]
 800def4:	89a3      	ldrh	r3, [r4, #12]
 800def6:	431d      	orrs	r5, r3
 800def8:	81a5      	strh	r5, [r4, #12]
 800defa:	e7cd      	b.n	800de98 <__smakebuf_r+0x18>
 800defc:	0800d679 	.word	0x0800d679

0800df00 <malloc>:
 800df00:	4b02      	ldr	r3, [pc, #8]	; (800df0c <malloc+0xc>)
 800df02:	4601      	mov	r1, r0
 800df04:	6818      	ldr	r0, [r3, #0]
 800df06:	f000 bc71 	b.w	800e7ec <_malloc_r>
 800df0a:	bf00      	nop
 800df0c:	2000000c 	.word	0x2000000c

0800df10 <__ascii_mbtowc>:
 800df10:	b082      	sub	sp, #8
 800df12:	b901      	cbnz	r1, 800df16 <__ascii_mbtowc+0x6>
 800df14:	a901      	add	r1, sp, #4
 800df16:	b142      	cbz	r2, 800df2a <__ascii_mbtowc+0x1a>
 800df18:	b14b      	cbz	r3, 800df2e <__ascii_mbtowc+0x1e>
 800df1a:	7813      	ldrb	r3, [r2, #0]
 800df1c:	600b      	str	r3, [r1, #0]
 800df1e:	7812      	ldrb	r2, [r2, #0]
 800df20:	1c10      	adds	r0, r2, #0
 800df22:	bf18      	it	ne
 800df24:	2001      	movne	r0, #1
 800df26:	b002      	add	sp, #8
 800df28:	4770      	bx	lr
 800df2a:	4610      	mov	r0, r2
 800df2c:	e7fb      	b.n	800df26 <__ascii_mbtowc+0x16>
 800df2e:	f06f 0001 	mvn.w	r0, #1
 800df32:	e7f8      	b.n	800df26 <__ascii_mbtowc+0x16>

0800df34 <_Balloc>:
 800df34:	b570      	push	{r4, r5, r6, lr}
 800df36:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800df38:	4604      	mov	r4, r0
 800df3a:	460e      	mov	r6, r1
 800df3c:	b93d      	cbnz	r5, 800df4e <_Balloc+0x1a>
 800df3e:	2010      	movs	r0, #16
 800df40:	f7ff ffde 	bl	800df00 <malloc>
 800df44:	6260      	str	r0, [r4, #36]	; 0x24
 800df46:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800df4a:	6005      	str	r5, [r0, #0]
 800df4c:	60c5      	str	r5, [r0, #12]
 800df4e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800df50:	68eb      	ldr	r3, [r5, #12]
 800df52:	b183      	cbz	r3, 800df76 <_Balloc+0x42>
 800df54:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800df56:	68db      	ldr	r3, [r3, #12]
 800df58:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800df5c:	b9b8      	cbnz	r0, 800df8e <_Balloc+0x5a>
 800df5e:	2101      	movs	r1, #1
 800df60:	fa01 f506 	lsl.w	r5, r1, r6
 800df64:	1d6a      	adds	r2, r5, #5
 800df66:	0092      	lsls	r2, r2, #2
 800df68:	4620      	mov	r0, r4
 800df6a:	f000 fbe2 	bl	800e732 <_calloc_r>
 800df6e:	b160      	cbz	r0, 800df8a <_Balloc+0x56>
 800df70:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800df74:	e00e      	b.n	800df94 <_Balloc+0x60>
 800df76:	2221      	movs	r2, #33	; 0x21
 800df78:	2104      	movs	r1, #4
 800df7a:	4620      	mov	r0, r4
 800df7c:	f000 fbd9 	bl	800e732 <_calloc_r>
 800df80:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800df82:	60e8      	str	r0, [r5, #12]
 800df84:	68db      	ldr	r3, [r3, #12]
 800df86:	2b00      	cmp	r3, #0
 800df88:	d1e4      	bne.n	800df54 <_Balloc+0x20>
 800df8a:	2000      	movs	r0, #0
 800df8c:	bd70      	pop	{r4, r5, r6, pc}
 800df8e:	6802      	ldr	r2, [r0, #0]
 800df90:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800df94:	2300      	movs	r3, #0
 800df96:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800df9a:	e7f7      	b.n	800df8c <_Balloc+0x58>

0800df9c <_Bfree>:
 800df9c:	b570      	push	{r4, r5, r6, lr}
 800df9e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800dfa0:	4606      	mov	r6, r0
 800dfa2:	460d      	mov	r5, r1
 800dfa4:	b93c      	cbnz	r4, 800dfb6 <_Bfree+0x1a>
 800dfa6:	2010      	movs	r0, #16
 800dfa8:	f7ff ffaa 	bl	800df00 <malloc>
 800dfac:	6270      	str	r0, [r6, #36]	; 0x24
 800dfae:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dfb2:	6004      	str	r4, [r0, #0]
 800dfb4:	60c4      	str	r4, [r0, #12]
 800dfb6:	b13d      	cbz	r5, 800dfc8 <_Bfree+0x2c>
 800dfb8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800dfba:	686a      	ldr	r2, [r5, #4]
 800dfbc:	68db      	ldr	r3, [r3, #12]
 800dfbe:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800dfc2:	6029      	str	r1, [r5, #0]
 800dfc4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800dfc8:	bd70      	pop	{r4, r5, r6, pc}

0800dfca <__multadd>:
 800dfca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dfce:	690d      	ldr	r5, [r1, #16]
 800dfd0:	461f      	mov	r7, r3
 800dfd2:	4606      	mov	r6, r0
 800dfd4:	460c      	mov	r4, r1
 800dfd6:	f101 0c14 	add.w	ip, r1, #20
 800dfda:	2300      	movs	r3, #0
 800dfdc:	f8dc 0000 	ldr.w	r0, [ip]
 800dfe0:	b281      	uxth	r1, r0
 800dfe2:	fb02 7101 	mla	r1, r2, r1, r7
 800dfe6:	0c0f      	lsrs	r7, r1, #16
 800dfe8:	0c00      	lsrs	r0, r0, #16
 800dfea:	fb02 7000 	mla	r0, r2, r0, r7
 800dfee:	b289      	uxth	r1, r1
 800dff0:	3301      	adds	r3, #1
 800dff2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800dff6:	429d      	cmp	r5, r3
 800dff8:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800dffc:	f84c 1b04 	str.w	r1, [ip], #4
 800e000:	dcec      	bgt.n	800dfdc <__multadd+0x12>
 800e002:	b1d7      	cbz	r7, 800e03a <__multadd+0x70>
 800e004:	68a3      	ldr	r3, [r4, #8]
 800e006:	42ab      	cmp	r3, r5
 800e008:	dc12      	bgt.n	800e030 <__multadd+0x66>
 800e00a:	6861      	ldr	r1, [r4, #4]
 800e00c:	4630      	mov	r0, r6
 800e00e:	3101      	adds	r1, #1
 800e010:	f7ff ff90 	bl	800df34 <_Balloc>
 800e014:	6922      	ldr	r2, [r4, #16]
 800e016:	3202      	adds	r2, #2
 800e018:	f104 010c 	add.w	r1, r4, #12
 800e01c:	4680      	mov	r8, r0
 800e01e:	0092      	lsls	r2, r2, #2
 800e020:	300c      	adds	r0, #12
 800e022:	f7fc fdad 	bl	800ab80 <memcpy>
 800e026:	4621      	mov	r1, r4
 800e028:	4630      	mov	r0, r6
 800e02a:	f7ff ffb7 	bl	800df9c <_Bfree>
 800e02e:	4644      	mov	r4, r8
 800e030:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e034:	3501      	adds	r5, #1
 800e036:	615f      	str	r7, [r3, #20]
 800e038:	6125      	str	r5, [r4, #16]
 800e03a:	4620      	mov	r0, r4
 800e03c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800e040 <__s2b>:
 800e040:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e044:	460c      	mov	r4, r1
 800e046:	4615      	mov	r5, r2
 800e048:	461f      	mov	r7, r3
 800e04a:	2209      	movs	r2, #9
 800e04c:	3308      	adds	r3, #8
 800e04e:	4606      	mov	r6, r0
 800e050:	fb93 f3f2 	sdiv	r3, r3, r2
 800e054:	2100      	movs	r1, #0
 800e056:	2201      	movs	r2, #1
 800e058:	429a      	cmp	r2, r3
 800e05a:	db20      	blt.n	800e09e <__s2b+0x5e>
 800e05c:	4630      	mov	r0, r6
 800e05e:	f7ff ff69 	bl	800df34 <_Balloc>
 800e062:	9b08      	ldr	r3, [sp, #32]
 800e064:	6143      	str	r3, [r0, #20]
 800e066:	2d09      	cmp	r5, #9
 800e068:	f04f 0301 	mov.w	r3, #1
 800e06c:	6103      	str	r3, [r0, #16]
 800e06e:	dd19      	ble.n	800e0a4 <__s2b+0x64>
 800e070:	f104 0809 	add.w	r8, r4, #9
 800e074:	46c1      	mov	r9, r8
 800e076:	442c      	add	r4, r5
 800e078:	f819 3b01 	ldrb.w	r3, [r9], #1
 800e07c:	4601      	mov	r1, r0
 800e07e:	3b30      	subs	r3, #48	; 0x30
 800e080:	220a      	movs	r2, #10
 800e082:	4630      	mov	r0, r6
 800e084:	f7ff ffa1 	bl	800dfca <__multadd>
 800e088:	45a1      	cmp	r9, r4
 800e08a:	d1f5      	bne.n	800e078 <__s2b+0x38>
 800e08c:	eb08 0405 	add.w	r4, r8, r5
 800e090:	3c08      	subs	r4, #8
 800e092:	1b2d      	subs	r5, r5, r4
 800e094:	1963      	adds	r3, r4, r5
 800e096:	42bb      	cmp	r3, r7
 800e098:	db07      	blt.n	800e0aa <__s2b+0x6a>
 800e09a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e09e:	0052      	lsls	r2, r2, #1
 800e0a0:	3101      	adds	r1, #1
 800e0a2:	e7d9      	b.n	800e058 <__s2b+0x18>
 800e0a4:	340a      	adds	r4, #10
 800e0a6:	2509      	movs	r5, #9
 800e0a8:	e7f3      	b.n	800e092 <__s2b+0x52>
 800e0aa:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e0ae:	4601      	mov	r1, r0
 800e0b0:	3b30      	subs	r3, #48	; 0x30
 800e0b2:	220a      	movs	r2, #10
 800e0b4:	4630      	mov	r0, r6
 800e0b6:	f7ff ff88 	bl	800dfca <__multadd>
 800e0ba:	e7eb      	b.n	800e094 <__s2b+0x54>

0800e0bc <__hi0bits>:
 800e0bc:	0c02      	lsrs	r2, r0, #16
 800e0be:	0412      	lsls	r2, r2, #16
 800e0c0:	4603      	mov	r3, r0
 800e0c2:	b9b2      	cbnz	r2, 800e0f2 <__hi0bits+0x36>
 800e0c4:	0403      	lsls	r3, r0, #16
 800e0c6:	2010      	movs	r0, #16
 800e0c8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800e0cc:	bf04      	itt	eq
 800e0ce:	021b      	lsleq	r3, r3, #8
 800e0d0:	3008      	addeq	r0, #8
 800e0d2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800e0d6:	bf04      	itt	eq
 800e0d8:	011b      	lsleq	r3, r3, #4
 800e0da:	3004      	addeq	r0, #4
 800e0dc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800e0e0:	bf04      	itt	eq
 800e0e2:	009b      	lsleq	r3, r3, #2
 800e0e4:	3002      	addeq	r0, #2
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	db06      	blt.n	800e0f8 <__hi0bits+0x3c>
 800e0ea:	005b      	lsls	r3, r3, #1
 800e0ec:	d503      	bpl.n	800e0f6 <__hi0bits+0x3a>
 800e0ee:	3001      	adds	r0, #1
 800e0f0:	4770      	bx	lr
 800e0f2:	2000      	movs	r0, #0
 800e0f4:	e7e8      	b.n	800e0c8 <__hi0bits+0xc>
 800e0f6:	2020      	movs	r0, #32
 800e0f8:	4770      	bx	lr

0800e0fa <__lo0bits>:
 800e0fa:	6803      	ldr	r3, [r0, #0]
 800e0fc:	f013 0207 	ands.w	r2, r3, #7
 800e100:	4601      	mov	r1, r0
 800e102:	d00b      	beq.n	800e11c <__lo0bits+0x22>
 800e104:	07da      	lsls	r2, r3, #31
 800e106:	d423      	bmi.n	800e150 <__lo0bits+0x56>
 800e108:	0798      	lsls	r0, r3, #30
 800e10a:	bf49      	itett	mi
 800e10c:	085b      	lsrmi	r3, r3, #1
 800e10e:	089b      	lsrpl	r3, r3, #2
 800e110:	2001      	movmi	r0, #1
 800e112:	600b      	strmi	r3, [r1, #0]
 800e114:	bf5c      	itt	pl
 800e116:	600b      	strpl	r3, [r1, #0]
 800e118:	2002      	movpl	r0, #2
 800e11a:	4770      	bx	lr
 800e11c:	b298      	uxth	r0, r3
 800e11e:	b9a8      	cbnz	r0, 800e14c <__lo0bits+0x52>
 800e120:	0c1b      	lsrs	r3, r3, #16
 800e122:	2010      	movs	r0, #16
 800e124:	f013 0fff 	tst.w	r3, #255	; 0xff
 800e128:	bf04      	itt	eq
 800e12a:	0a1b      	lsreq	r3, r3, #8
 800e12c:	3008      	addeq	r0, #8
 800e12e:	071a      	lsls	r2, r3, #28
 800e130:	bf04      	itt	eq
 800e132:	091b      	lsreq	r3, r3, #4
 800e134:	3004      	addeq	r0, #4
 800e136:	079a      	lsls	r2, r3, #30
 800e138:	bf04      	itt	eq
 800e13a:	089b      	lsreq	r3, r3, #2
 800e13c:	3002      	addeq	r0, #2
 800e13e:	07da      	lsls	r2, r3, #31
 800e140:	d402      	bmi.n	800e148 <__lo0bits+0x4e>
 800e142:	085b      	lsrs	r3, r3, #1
 800e144:	d006      	beq.n	800e154 <__lo0bits+0x5a>
 800e146:	3001      	adds	r0, #1
 800e148:	600b      	str	r3, [r1, #0]
 800e14a:	4770      	bx	lr
 800e14c:	4610      	mov	r0, r2
 800e14e:	e7e9      	b.n	800e124 <__lo0bits+0x2a>
 800e150:	2000      	movs	r0, #0
 800e152:	4770      	bx	lr
 800e154:	2020      	movs	r0, #32
 800e156:	4770      	bx	lr

0800e158 <__i2b>:
 800e158:	b510      	push	{r4, lr}
 800e15a:	460c      	mov	r4, r1
 800e15c:	2101      	movs	r1, #1
 800e15e:	f7ff fee9 	bl	800df34 <_Balloc>
 800e162:	2201      	movs	r2, #1
 800e164:	6144      	str	r4, [r0, #20]
 800e166:	6102      	str	r2, [r0, #16]
 800e168:	bd10      	pop	{r4, pc}

0800e16a <__multiply>:
 800e16a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e16e:	4614      	mov	r4, r2
 800e170:	690a      	ldr	r2, [r1, #16]
 800e172:	6923      	ldr	r3, [r4, #16]
 800e174:	429a      	cmp	r2, r3
 800e176:	bfb8      	it	lt
 800e178:	460b      	movlt	r3, r1
 800e17a:	4688      	mov	r8, r1
 800e17c:	bfbc      	itt	lt
 800e17e:	46a0      	movlt	r8, r4
 800e180:	461c      	movlt	r4, r3
 800e182:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e186:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800e18a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e18e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e192:	eb07 0609 	add.w	r6, r7, r9
 800e196:	42b3      	cmp	r3, r6
 800e198:	bfb8      	it	lt
 800e19a:	3101      	addlt	r1, #1
 800e19c:	f7ff feca 	bl	800df34 <_Balloc>
 800e1a0:	f100 0514 	add.w	r5, r0, #20
 800e1a4:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800e1a8:	462b      	mov	r3, r5
 800e1aa:	2200      	movs	r2, #0
 800e1ac:	4573      	cmp	r3, lr
 800e1ae:	d316      	bcc.n	800e1de <__multiply+0x74>
 800e1b0:	f104 0214 	add.w	r2, r4, #20
 800e1b4:	f108 0114 	add.w	r1, r8, #20
 800e1b8:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800e1bc:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800e1c0:	9300      	str	r3, [sp, #0]
 800e1c2:	9b00      	ldr	r3, [sp, #0]
 800e1c4:	9201      	str	r2, [sp, #4]
 800e1c6:	4293      	cmp	r3, r2
 800e1c8:	d80c      	bhi.n	800e1e4 <__multiply+0x7a>
 800e1ca:	2e00      	cmp	r6, #0
 800e1cc:	dd03      	ble.n	800e1d6 <__multiply+0x6c>
 800e1ce:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	d05d      	beq.n	800e292 <__multiply+0x128>
 800e1d6:	6106      	str	r6, [r0, #16]
 800e1d8:	b003      	add	sp, #12
 800e1da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1de:	f843 2b04 	str.w	r2, [r3], #4
 800e1e2:	e7e3      	b.n	800e1ac <__multiply+0x42>
 800e1e4:	f8b2 b000 	ldrh.w	fp, [r2]
 800e1e8:	f1bb 0f00 	cmp.w	fp, #0
 800e1ec:	d023      	beq.n	800e236 <__multiply+0xcc>
 800e1ee:	4689      	mov	r9, r1
 800e1f0:	46ac      	mov	ip, r5
 800e1f2:	f04f 0800 	mov.w	r8, #0
 800e1f6:	f859 4b04 	ldr.w	r4, [r9], #4
 800e1fa:	f8dc a000 	ldr.w	sl, [ip]
 800e1fe:	b2a3      	uxth	r3, r4
 800e200:	fa1f fa8a 	uxth.w	sl, sl
 800e204:	fb0b a303 	mla	r3, fp, r3, sl
 800e208:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800e20c:	f8dc 4000 	ldr.w	r4, [ip]
 800e210:	4443      	add	r3, r8
 800e212:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800e216:	fb0b 840a 	mla	r4, fp, sl, r8
 800e21a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800e21e:	46e2      	mov	sl, ip
 800e220:	b29b      	uxth	r3, r3
 800e222:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800e226:	454f      	cmp	r7, r9
 800e228:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800e22c:	f84a 3b04 	str.w	r3, [sl], #4
 800e230:	d82b      	bhi.n	800e28a <__multiply+0x120>
 800e232:	f8cc 8004 	str.w	r8, [ip, #4]
 800e236:	9b01      	ldr	r3, [sp, #4]
 800e238:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800e23c:	3204      	adds	r2, #4
 800e23e:	f1ba 0f00 	cmp.w	sl, #0
 800e242:	d020      	beq.n	800e286 <__multiply+0x11c>
 800e244:	682b      	ldr	r3, [r5, #0]
 800e246:	4689      	mov	r9, r1
 800e248:	46a8      	mov	r8, r5
 800e24a:	f04f 0b00 	mov.w	fp, #0
 800e24e:	f8b9 c000 	ldrh.w	ip, [r9]
 800e252:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800e256:	fb0a 440c 	mla	r4, sl, ip, r4
 800e25a:	445c      	add	r4, fp
 800e25c:	46c4      	mov	ip, r8
 800e25e:	b29b      	uxth	r3, r3
 800e260:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800e264:	f84c 3b04 	str.w	r3, [ip], #4
 800e268:	f859 3b04 	ldr.w	r3, [r9], #4
 800e26c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800e270:	0c1b      	lsrs	r3, r3, #16
 800e272:	fb0a b303 	mla	r3, sl, r3, fp
 800e276:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800e27a:	454f      	cmp	r7, r9
 800e27c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800e280:	d805      	bhi.n	800e28e <__multiply+0x124>
 800e282:	f8c8 3004 	str.w	r3, [r8, #4]
 800e286:	3504      	adds	r5, #4
 800e288:	e79b      	b.n	800e1c2 <__multiply+0x58>
 800e28a:	46d4      	mov	ip, sl
 800e28c:	e7b3      	b.n	800e1f6 <__multiply+0x8c>
 800e28e:	46e0      	mov	r8, ip
 800e290:	e7dd      	b.n	800e24e <__multiply+0xe4>
 800e292:	3e01      	subs	r6, #1
 800e294:	e799      	b.n	800e1ca <__multiply+0x60>
	...

0800e298 <__pow5mult>:
 800e298:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e29c:	4615      	mov	r5, r2
 800e29e:	f012 0203 	ands.w	r2, r2, #3
 800e2a2:	4606      	mov	r6, r0
 800e2a4:	460f      	mov	r7, r1
 800e2a6:	d007      	beq.n	800e2b8 <__pow5mult+0x20>
 800e2a8:	3a01      	subs	r2, #1
 800e2aa:	4c21      	ldr	r4, [pc, #132]	; (800e330 <__pow5mult+0x98>)
 800e2ac:	2300      	movs	r3, #0
 800e2ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e2b2:	f7ff fe8a 	bl	800dfca <__multadd>
 800e2b6:	4607      	mov	r7, r0
 800e2b8:	10ad      	asrs	r5, r5, #2
 800e2ba:	d035      	beq.n	800e328 <__pow5mult+0x90>
 800e2bc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e2be:	b93c      	cbnz	r4, 800e2d0 <__pow5mult+0x38>
 800e2c0:	2010      	movs	r0, #16
 800e2c2:	f7ff fe1d 	bl	800df00 <malloc>
 800e2c6:	6270      	str	r0, [r6, #36]	; 0x24
 800e2c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e2cc:	6004      	str	r4, [r0, #0]
 800e2ce:	60c4      	str	r4, [r0, #12]
 800e2d0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e2d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e2d8:	b94c      	cbnz	r4, 800e2ee <__pow5mult+0x56>
 800e2da:	f240 2171 	movw	r1, #625	; 0x271
 800e2de:	4630      	mov	r0, r6
 800e2e0:	f7ff ff3a 	bl	800e158 <__i2b>
 800e2e4:	2300      	movs	r3, #0
 800e2e6:	f8c8 0008 	str.w	r0, [r8, #8]
 800e2ea:	4604      	mov	r4, r0
 800e2ec:	6003      	str	r3, [r0, #0]
 800e2ee:	f04f 0800 	mov.w	r8, #0
 800e2f2:	07eb      	lsls	r3, r5, #31
 800e2f4:	d50a      	bpl.n	800e30c <__pow5mult+0x74>
 800e2f6:	4639      	mov	r1, r7
 800e2f8:	4622      	mov	r2, r4
 800e2fa:	4630      	mov	r0, r6
 800e2fc:	f7ff ff35 	bl	800e16a <__multiply>
 800e300:	4639      	mov	r1, r7
 800e302:	4681      	mov	r9, r0
 800e304:	4630      	mov	r0, r6
 800e306:	f7ff fe49 	bl	800df9c <_Bfree>
 800e30a:	464f      	mov	r7, r9
 800e30c:	106d      	asrs	r5, r5, #1
 800e30e:	d00b      	beq.n	800e328 <__pow5mult+0x90>
 800e310:	6820      	ldr	r0, [r4, #0]
 800e312:	b938      	cbnz	r0, 800e324 <__pow5mult+0x8c>
 800e314:	4622      	mov	r2, r4
 800e316:	4621      	mov	r1, r4
 800e318:	4630      	mov	r0, r6
 800e31a:	f7ff ff26 	bl	800e16a <__multiply>
 800e31e:	6020      	str	r0, [r4, #0]
 800e320:	f8c0 8000 	str.w	r8, [r0]
 800e324:	4604      	mov	r4, r0
 800e326:	e7e4      	b.n	800e2f2 <__pow5mult+0x5a>
 800e328:	4638      	mov	r0, r7
 800e32a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e32e:	bf00      	nop
 800e330:	08010750 	.word	0x08010750

0800e334 <__lshift>:
 800e334:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e338:	460c      	mov	r4, r1
 800e33a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e33e:	6923      	ldr	r3, [r4, #16]
 800e340:	6849      	ldr	r1, [r1, #4]
 800e342:	eb0a 0903 	add.w	r9, sl, r3
 800e346:	68a3      	ldr	r3, [r4, #8]
 800e348:	4607      	mov	r7, r0
 800e34a:	4616      	mov	r6, r2
 800e34c:	f109 0501 	add.w	r5, r9, #1
 800e350:	42ab      	cmp	r3, r5
 800e352:	db32      	blt.n	800e3ba <__lshift+0x86>
 800e354:	4638      	mov	r0, r7
 800e356:	f7ff fded 	bl	800df34 <_Balloc>
 800e35a:	2300      	movs	r3, #0
 800e35c:	4680      	mov	r8, r0
 800e35e:	f100 0114 	add.w	r1, r0, #20
 800e362:	461a      	mov	r2, r3
 800e364:	4553      	cmp	r3, sl
 800e366:	db2b      	blt.n	800e3c0 <__lshift+0x8c>
 800e368:	6920      	ldr	r0, [r4, #16]
 800e36a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e36e:	f104 0314 	add.w	r3, r4, #20
 800e372:	f016 021f 	ands.w	r2, r6, #31
 800e376:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e37a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e37e:	d025      	beq.n	800e3cc <__lshift+0x98>
 800e380:	f1c2 0e20 	rsb	lr, r2, #32
 800e384:	2000      	movs	r0, #0
 800e386:	681e      	ldr	r6, [r3, #0]
 800e388:	468a      	mov	sl, r1
 800e38a:	4096      	lsls	r6, r2
 800e38c:	4330      	orrs	r0, r6
 800e38e:	f84a 0b04 	str.w	r0, [sl], #4
 800e392:	f853 0b04 	ldr.w	r0, [r3], #4
 800e396:	459c      	cmp	ip, r3
 800e398:	fa20 f00e 	lsr.w	r0, r0, lr
 800e39c:	d814      	bhi.n	800e3c8 <__lshift+0x94>
 800e39e:	6048      	str	r0, [r1, #4]
 800e3a0:	b108      	cbz	r0, 800e3a6 <__lshift+0x72>
 800e3a2:	f109 0502 	add.w	r5, r9, #2
 800e3a6:	3d01      	subs	r5, #1
 800e3a8:	4638      	mov	r0, r7
 800e3aa:	f8c8 5010 	str.w	r5, [r8, #16]
 800e3ae:	4621      	mov	r1, r4
 800e3b0:	f7ff fdf4 	bl	800df9c <_Bfree>
 800e3b4:	4640      	mov	r0, r8
 800e3b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3ba:	3101      	adds	r1, #1
 800e3bc:	005b      	lsls	r3, r3, #1
 800e3be:	e7c7      	b.n	800e350 <__lshift+0x1c>
 800e3c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800e3c4:	3301      	adds	r3, #1
 800e3c6:	e7cd      	b.n	800e364 <__lshift+0x30>
 800e3c8:	4651      	mov	r1, sl
 800e3ca:	e7dc      	b.n	800e386 <__lshift+0x52>
 800e3cc:	3904      	subs	r1, #4
 800e3ce:	f853 2b04 	ldr.w	r2, [r3], #4
 800e3d2:	f841 2f04 	str.w	r2, [r1, #4]!
 800e3d6:	459c      	cmp	ip, r3
 800e3d8:	d8f9      	bhi.n	800e3ce <__lshift+0x9a>
 800e3da:	e7e4      	b.n	800e3a6 <__lshift+0x72>

0800e3dc <__mcmp>:
 800e3dc:	6903      	ldr	r3, [r0, #16]
 800e3de:	690a      	ldr	r2, [r1, #16]
 800e3e0:	1a9b      	subs	r3, r3, r2
 800e3e2:	b530      	push	{r4, r5, lr}
 800e3e4:	d10c      	bne.n	800e400 <__mcmp+0x24>
 800e3e6:	0092      	lsls	r2, r2, #2
 800e3e8:	3014      	adds	r0, #20
 800e3ea:	3114      	adds	r1, #20
 800e3ec:	1884      	adds	r4, r0, r2
 800e3ee:	4411      	add	r1, r2
 800e3f0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e3f4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e3f8:	4295      	cmp	r5, r2
 800e3fa:	d003      	beq.n	800e404 <__mcmp+0x28>
 800e3fc:	d305      	bcc.n	800e40a <__mcmp+0x2e>
 800e3fe:	2301      	movs	r3, #1
 800e400:	4618      	mov	r0, r3
 800e402:	bd30      	pop	{r4, r5, pc}
 800e404:	42a0      	cmp	r0, r4
 800e406:	d3f3      	bcc.n	800e3f0 <__mcmp+0x14>
 800e408:	e7fa      	b.n	800e400 <__mcmp+0x24>
 800e40a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e40e:	e7f7      	b.n	800e400 <__mcmp+0x24>

0800e410 <__mdiff>:
 800e410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e414:	460d      	mov	r5, r1
 800e416:	4607      	mov	r7, r0
 800e418:	4611      	mov	r1, r2
 800e41a:	4628      	mov	r0, r5
 800e41c:	4614      	mov	r4, r2
 800e41e:	f7ff ffdd 	bl	800e3dc <__mcmp>
 800e422:	1e06      	subs	r6, r0, #0
 800e424:	d108      	bne.n	800e438 <__mdiff+0x28>
 800e426:	4631      	mov	r1, r6
 800e428:	4638      	mov	r0, r7
 800e42a:	f7ff fd83 	bl	800df34 <_Balloc>
 800e42e:	2301      	movs	r3, #1
 800e430:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800e434:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e438:	bfa4      	itt	ge
 800e43a:	4623      	movge	r3, r4
 800e43c:	462c      	movge	r4, r5
 800e43e:	4638      	mov	r0, r7
 800e440:	6861      	ldr	r1, [r4, #4]
 800e442:	bfa6      	itte	ge
 800e444:	461d      	movge	r5, r3
 800e446:	2600      	movge	r6, #0
 800e448:	2601      	movlt	r6, #1
 800e44a:	f7ff fd73 	bl	800df34 <_Balloc>
 800e44e:	692b      	ldr	r3, [r5, #16]
 800e450:	60c6      	str	r6, [r0, #12]
 800e452:	6926      	ldr	r6, [r4, #16]
 800e454:	f105 0914 	add.w	r9, r5, #20
 800e458:	f104 0214 	add.w	r2, r4, #20
 800e45c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800e460:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800e464:	f100 0514 	add.w	r5, r0, #20
 800e468:	f04f 0e00 	mov.w	lr, #0
 800e46c:	f852 ab04 	ldr.w	sl, [r2], #4
 800e470:	f859 4b04 	ldr.w	r4, [r9], #4
 800e474:	fa1e f18a 	uxtah	r1, lr, sl
 800e478:	b2a3      	uxth	r3, r4
 800e47a:	1ac9      	subs	r1, r1, r3
 800e47c:	0c23      	lsrs	r3, r4, #16
 800e47e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800e482:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800e486:	b289      	uxth	r1, r1
 800e488:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800e48c:	45c8      	cmp	r8, r9
 800e48e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800e492:	4694      	mov	ip, r2
 800e494:	f845 3b04 	str.w	r3, [r5], #4
 800e498:	d8e8      	bhi.n	800e46c <__mdiff+0x5c>
 800e49a:	45bc      	cmp	ip, r7
 800e49c:	d304      	bcc.n	800e4a8 <__mdiff+0x98>
 800e49e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800e4a2:	b183      	cbz	r3, 800e4c6 <__mdiff+0xb6>
 800e4a4:	6106      	str	r6, [r0, #16]
 800e4a6:	e7c5      	b.n	800e434 <__mdiff+0x24>
 800e4a8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800e4ac:	fa1e f381 	uxtah	r3, lr, r1
 800e4b0:	141a      	asrs	r2, r3, #16
 800e4b2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e4b6:	b29b      	uxth	r3, r3
 800e4b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e4bc:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800e4c0:	f845 3b04 	str.w	r3, [r5], #4
 800e4c4:	e7e9      	b.n	800e49a <__mdiff+0x8a>
 800e4c6:	3e01      	subs	r6, #1
 800e4c8:	e7e9      	b.n	800e49e <__mdiff+0x8e>
	...

0800e4cc <__ulp>:
 800e4cc:	4b12      	ldr	r3, [pc, #72]	; (800e518 <__ulp+0x4c>)
 800e4ce:	ee10 2a90 	vmov	r2, s1
 800e4d2:	401a      	ands	r2, r3
 800e4d4:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	dd04      	ble.n	800e4e6 <__ulp+0x1a>
 800e4dc:	2000      	movs	r0, #0
 800e4de:	4619      	mov	r1, r3
 800e4e0:	ec41 0b10 	vmov	d0, r0, r1
 800e4e4:	4770      	bx	lr
 800e4e6:	425b      	negs	r3, r3
 800e4e8:	151b      	asrs	r3, r3, #20
 800e4ea:	2b13      	cmp	r3, #19
 800e4ec:	f04f 0000 	mov.w	r0, #0
 800e4f0:	f04f 0100 	mov.w	r1, #0
 800e4f4:	dc04      	bgt.n	800e500 <__ulp+0x34>
 800e4f6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800e4fa:	fa42 f103 	asr.w	r1, r2, r3
 800e4fe:	e7ef      	b.n	800e4e0 <__ulp+0x14>
 800e500:	3b14      	subs	r3, #20
 800e502:	2b1e      	cmp	r3, #30
 800e504:	f04f 0201 	mov.w	r2, #1
 800e508:	bfda      	itte	le
 800e50a:	f1c3 031f 	rsble	r3, r3, #31
 800e50e:	fa02 f303 	lslle.w	r3, r2, r3
 800e512:	4613      	movgt	r3, r2
 800e514:	4618      	mov	r0, r3
 800e516:	e7e3      	b.n	800e4e0 <__ulp+0x14>
 800e518:	7ff00000 	.word	0x7ff00000

0800e51c <__b2d>:
 800e51c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e51e:	6905      	ldr	r5, [r0, #16]
 800e520:	f100 0714 	add.w	r7, r0, #20
 800e524:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800e528:	1f2e      	subs	r6, r5, #4
 800e52a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800e52e:	4620      	mov	r0, r4
 800e530:	f7ff fdc4 	bl	800e0bc <__hi0bits>
 800e534:	f1c0 0320 	rsb	r3, r0, #32
 800e538:	280a      	cmp	r0, #10
 800e53a:	600b      	str	r3, [r1, #0]
 800e53c:	f8df c074 	ldr.w	ip, [pc, #116]	; 800e5b4 <__b2d+0x98>
 800e540:	dc14      	bgt.n	800e56c <__b2d+0x50>
 800e542:	f1c0 0e0b 	rsb	lr, r0, #11
 800e546:	fa24 f10e 	lsr.w	r1, r4, lr
 800e54a:	42b7      	cmp	r7, r6
 800e54c:	ea41 030c 	orr.w	r3, r1, ip
 800e550:	bf34      	ite	cc
 800e552:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e556:	2100      	movcs	r1, #0
 800e558:	3015      	adds	r0, #21
 800e55a:	fa04 f000 	lsl.w	r0, r4, r0
 800e55e:	fa21 f10e 	lsr.w	r1, r1, lr
 800e562:	ea40 0201 	orr.w	r2, r0, r1
 800e566:	ec43 2b10 	vmov	d0, r2, r3
 800e56a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e56c:	42b7      	cmp	r7, r6
 800e56e:	bf3a      	itte	cc
 800e570:	f1a5 0608 	subcc.w	r6, r5, #8
 800e574:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e578:	2100      	movcs	r1, #0
 800e57a:	380b      	subs	r0, #11
 800e57c:	d015      	beq.n	800e5aa <__b2d+0x8e>
 800e57e:	4084      	lsls	r4, r0
 800e580:	f1c0 0520 	rsb	r5, r0, #32
 800e584:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800e588:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800e58c:	42be      	cmp	r6, r7
 800e58e:	fa21 fc05 	lsr.w	ip, r1, r5
 800e592:	ea44 030c 	orr.w	r3, r4, ip
 800e596:	bf8c      	ite	hi
 800e598:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800e59c:	2400      	movls	r4, #0
 800e59e:	fa01 f000 	lsl.w	r0, r1, r0
 800e5a2:	40ec      	lsrs	r4, r5
 800e5a4:	ea40 0204 	orr.w	r2, r0, r4
 800e5a8:	e7dd      	b.n	800e566 <__b2d+0x4a>
 800e5aa:	ea44 030c 	orr.w	r3, r4, ip
 800e5ae:	460a      	mov	r2, r1
 800e5b0:	e7d9      	b.n	800e566 <__b2d+0x4a>
 800e5b2:	bf00      	nop
 800e5b4:	3ff00000 	.word	0x3ff00000

0800e5b8 <__d2b>:
 800e5b8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e5bc:	460e      	mov	r6, r1
 800e5be:	2101      	movs	r1, #1
 800e5c0:	ec59 8b10 	vmov	r8, r9, d0
 800e5c4:	4615      	mov	r5, r2
 800e5c6:	f7ff fcb5 	bl	800df34 <_Balloc>
 800e5ca:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800e5ce:	4607      	mov	r7, r0
 800e5d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e5d4:	bb34      	cbnz	r4, 800e624 <__d2b+0x6c>
 800e5d6:	9301      	str	r3, [sp, #4]
 800e5d8:	f1b8 0300 	subs.w	r3, r8, #0
 800e5dc:	d027      	beq.n	800e62e <__d2b+0x76>
 800e5de:	a802      	add	r0, sp, #8
 800e5e0:	f840 3d08 	str.w	r3, [r0, #-8]!
 800e5e4:	f7ff fd89 	bl	800e0fa <__lo0bits>
 800e5e8:	9900      	ldr	r1, [sp, #0]
 800e5ea:	b1f0      	cbz	r0, 800e62a <__d2b+0x72>
 800e5ec:	9a01      	ldr	r2, [sp, #4]
 800e5ee:	f1c0 0320 	rsb	r3, r0, #32
 800e5f2:	fa02 f303 	lsl.w	r3, r2, r3
 800e5f6:	430b      	orrs	r3, r1
 800e5f8:	40c2      	lsrs	r2, r0
 800e5fa:	617b      	str	r3, [r7, #20]
 800e5fc:	9201      	str	r2, [sp, #4]
 800e5fe:	9b01      	ldr	r3, [sp, #4]
 800e600:	61bb      	str	r3, [r7, #24]
 800e602:	2b00      	cmp	r3, #0
 800e604:	bf14      	ite	ne
 800e606:	2102      	movne	r1, #2
 800e608:	2101      	moveq	r1, #1
 800e60a:	6139      	str	r1, [r7, #16]
 800e60c:	b1c4      	cbz	r4, 800e640 <__d2b+0x88>
 800e60e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800e612:	4404      	add	r4, r0
 800e614:	6034      	str	r4, [r6, #0]
 800e616:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e61a:	6028      	str	r0, [r5, #0]
 800e61c:	4638      	mov	r0, r7
 800e61e:	b003      	add	sp, #12
 800e620:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e628:	e7d5      	b.n	800e5d6 <__d2b+0x1e>
 800e62a:	6179      	str	r1, [r7, #20]
 800e62c:	e7e7      	b.n	800e5fe <__d2b+0x46>
 800e62e:	a801      	add	r0, sp, #4
 800e630:	f7ff fd63 	bl	800e0fa <__lo0bits>
 800e634:	9b01      	ldr	r3, [sp, #4]
 800e636:	617b      	str	r3, [r7, #20]
 800e638:	2101      	movs	r1, #1
 800e63a:	6139      	str	r1, [r7, #16]
 800e63c:	3020      	adds	r0, #32
 800e63e:	e7e5      	b.n	800e60c <__d2b+0x54>
 800e640:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800e644:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e648:	6030      	str	r0, [r6, #0]
 800e64a:	6918      	ldr	r0, [r3, #16]
 800e64c:	f7ff fd36 	bl	800e0bc <__hi0bits>
 800e650:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800e654:	e7e1      	b.n	800e61a <__d2b+0x62>

0800e656 <__ratio>:
 800e656:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e65a:	4688      	mov	r8, r1
 800e65c:	4669      	mov	r1, sp
 800e65e:	4681      	mov	r9, r0
 800e660:	f7ff ff5c 	bl	800e51c <__b2d>
 800e664:	a901      	add	r1, sp, #4
 800e666:	4640      	mov	r0, r8
 800e668:	ec57 6b10 	vmov	r6, r7, d0
 800e66c:	f7ff ff56 	bl	800e51c <__b2d>
 800e670:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e674:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800e678:	eba3 0c02 	sub.w	ip, r3, r2
 800e67c:	e9dd 3200 	ldrd	r3, r2, [sp]
 800e680:	1a9b      	subs	r3, r3, r2
 800e682:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800e686:	ec5b ab10 	vmov	sl, fp, d0
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	bfce      	itee	gt
 800e68e:	463a      	movgt	r2, r7
 800e690:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e694:	465a      	movle	r2, fp
 800e696:	4659      	mov	r1, fp
 800e698:	463d      	mov	r5, r7
 800e69a:	bfd4      	ite	le
 800e69c:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800e6a0:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800e6a4:	4630      	mov	r0, r6
 800e6a6:	ee10 2a10 	vmov	r2, s0
 800e6aa:	460b      	mov	r3, r1
 800e6ac:	4629      	mov	r1, r5
 800e6ae:	f7f2 f8cd 	bl	800084c <__aeabi_ddiv>
 800e6b2:	ec41 0b10 	vmov	d0, r0, r1
 800e6b6:	b003      	add	sp, #12
 800e6b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e6bc <__copybits>:
 800e6bc:	3901      	subs	r1, #1
 800e6be:	b510      	push	{r4, lr}
 800e6c0:	1149      	asrs	r1, r1, #5
 800e6c2:	6914      	ldr	r4, [r2, #16]
 800e6c4:	3101      	adds	r1, #1
 800e6c6:	f102 0314 	add.w	r3, r2, #20
 800e6ca:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e6ce:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e6d2:	42a3      	cmp	r3, r4
 800e6d4:	4602      	mov	r2, r0
 800e6d6:	d303      	bcc.n	800e6e0 <__copybits+0x24>
 800e6d8:	2300      	movs	r3, #0
 800e6da:	428a      	cmp	r2, r1
 800e6dc:	d305      	bcc.n	800e6ea <__copybits+0x2e>
 800e6de:	bd10      	pop	{r4, pc}
 800e6e0:	f853 2b04 	ldr.w	r2, [r3], #4
 800e6e4:	f840 2b04 	str.w	r2, [r0], #4
 800e6e8:	e7f3      	b.n	800e6d2 <__copybits+0x16>
 800e6ea:	f842 3b04 	str.w	r3, [r2], #4
 800e6ee:	e7f4      	b.n	800e6da <__copybits+0x1e>

0800e6f0 <__any_on>:
 800e6f0:	f100 0214 	add.w	r2, r0, #20
 800e6f4:	6900      	ldr	r0, [r0, #16]
 800e6f6:	114b      	asrs	r3, r1, #5
 800e6f8:	4298      	cmp	r0, r3
 800e6fa:	b510      	push	{r4, lr}
 800e6fc:	db11      	blt.n	800e722 <__any_on+0x32>
 800e6fe:	dd0a      	ble.n	800e716 <__any_on+0x26>
 800e700:	f011 011f 	ands.w	r1, r1, #31
 800e704:	d007      	beq.n	800e716 <__any_on+0x26>
 800e706:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e70a:	fa24 f001 	lsr.w	r0, r4, r1
 800e70e:	fa00 f101 	lsl.w	r1, r0, r1
 800e712:	428c      	cmp	r4, r1
 800e714:	d10b      	bne.n	800e72e <__any_on+0x3e>
 800e716:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e71a:	4293      	cmp	r3, r2
 800e71c:	d803      	bhi.n	800e726 <__any_on+0x36>
 800e71e:	2000      	movs	r0, #0
 800e720:	bd10      	pop	{r4, pc}
 800e722:	4603      	mov	r3, r0
 800e724:	e7f7      	b.n	800e716 <__any_on+0x26>
 800e726:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e72a:	2900      	cmp	r1, #0
 800e72c:	d0f5      	beq.n	800e71a <__any_on+0x2a>
 800e72e:	2001      	movs	r0, #1
 800e730:	e7f6      	b.n	800e720 <__any_on+0x30>

0800e732 <_calloc_r>:
 800e732:	b538      	push	{r3, r4, r5, lr}
 800e734:	fb02 f401 	mul.w	r4, r2, r1
 800e738:	4621      	mov	r1, r4
 800e73a:	f000 f857 	bl	800e7ec <_malloc_r>
 800e73e:	4605      	mov	r5, r0
 800e740:	b118      	cbz	r0, 800e74a <_calloc_r+0x18>
 800e742:	4622      	mov	r2, r4
 800e744:	2100      	movs	r1, #0
 800e746:	f7fc fa26 	bl	800ab96 <memset>
 800e74a:	4628      	mov	r0, r5
 800e74c:	bd38      	pop	{r3, r4, r5, pc}
	...

0800e750 <_free_r>:
 800e750:	b538      	push	{r3, r4, r5, lr}
 800e752:	4605      	mov	r5, r0
 800e754:	2900      	cmp	r1, #0
 800e756:	d045      	beq.n	800e7e4 <_free_r+0x94>
 800e758:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e75c:	1f0c      	subs	r4, r1, #4
 800e75e:	2b00      	cmp	r3, #0
 800e760:	bfb8      	it	lt
 800e762:	18e4      	addlt	r4, r4, r3
 800e764:	f000 fc0f 	bl	800ef86 <__malloc_lock>
 800e768:	4a1f      	ldr	r2, [pc, #124]	; (800e7e8 <_free_r+0x98>)
 800e76a:	6813      	ldr	r3, [r2, #0]
 800e76c:	4610      	mov	r0, r2
 800e76e:	b933      	cbnz	r3, 800e77e <_free_r+0x2e>
 800e770:	6063      	str	r3, [r4, #4]
 800e772:	6014      	str	r4, [r2, #0]
 800e774:	4628      	mov	r0, r5
 800e776:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e77a:	f000 bc05 	b.w	800ef88 <__malloc_unlock>
 800e77e:	42a3      	cmp	r3, r4
 800e780:	d90c      	bls.n	800e79c <_free_r+0x4c>
 800e782:	6821      	ldr	r1, [r4, #0]
 800e784:	1862      	adds	r2, r4, r1
 800e786:	4293      	cmp	r3, r2
 800e788:	bf04      	itt	eq
 800e78a:	681a      	ldreq	r2, [r3, #0]
 800e78c:	685b      	ldreq	r3, [r3, #4]
 800e78e:	6063      	str	r3, [r4, #4]
 800e790:	bf04      	itt	eq
 800e792:	1852      	addeq	r2, r2, r1
 800e794:	6022      	streq	r2, [r4, #0]
 800e796:	6004      	str	r4, [r0, #0]
 800e798:	e7ec      	b.n	800e774 <_free_r+0x24>
 800e79a:	4613      	mov	r3, r2
 800e79c:	685a      	ldr	r2, [r3, #4]
 800e79e:	b10a      	cbz	r2, 800e7a4 <_free_r+0x54>
 800e7a0:	42a2      	cmp	r2, r4
 800e7a2:	d9fa      	bls.n	800e79a <_free_r+0x4a>
 800e7a4:	6819      	ldr	r1, [r3, #0]
 800e7a6:	1858      	adds	r0, r3, r1
 800e7a8:	42a0      	cmp	r0, r4
 800e7aa:	d10b      	bne.n	800e7c4 <_free_r+0x74>
 800e7ac:	6820      	ldr	r0, [r4, #0]
 800e7ae:	4401      	add	r1, r0
 800e7b0:	1858      	adds	r0, r3, r1
 800e7b2:	4282      	cmp	r2, r0
 800e7b4:	6019      	str	r1, [r3, #0]
 800e7b6:	d1dd      	bne.n	800e774 <_free_r+0x24>
 800e7b8:	6810      	ldr	r0, [r2, #0]
 800e7ba:	6852      	ldr	r2, [r2, #4]
 800e7bc:	605a      	str	r2, [r3, #4]
 800e7be:	4401      	add	r1, r0
 800e7c0:	6019      	str	r1, [r3, #0]
 800e7c2:	e7d7      	b.n	800e774 <_free_r+0x24>
 800e7c4:	d902      	bls.n	800e7cc <_free_r+0x7c>
 800e7c6:	230c      	movs	r3, #12
 800e7c8:	602b      	str	r3, [r5, #0]
 800e7ca:	e7d3      	b.n	800e774 <_free_r+0x24>
 800e7cc:	6820      	ldr	r0, [r4, #0]
 800e7ce:	1821      	adds	r1, r4, r0
 800e7d0:	428a      	cmp	r2, r1
 800e7d2:	bf04      	itt	eq
 800e7d4:	6811      	ldreq	r1, [r2, #0]
 800e7d6:	6852      	ldreq	r2, [r2, #4]
 800e7d8:	6062      	str	r2, [r4, #4]
 800e7da:	bf04      	itt	eq
 800e7dc:	1809      	addeq	r1, r1, r0
 800e7de:	6021      	streq	r1, [r4, #0]
 800e7e0:	605c      	str	r4, [r3, #4]
 800e7e2:	e7c7      	b.n	800e774 <_free_r+0x24>
 800e7e4:	bd38      	pop	{r3, r4, r5, pc}
 800e7e6:	bf00      	nop
 800e7e8:	20000204 	.word	0x20000204

0800e7ec <_malloc_r>:
 800e7ec:	b570      	push	{r4, r5, r6, lr}
 800e7ee:	1ccd      	adds	r5, r1, #3
 800e7f0:	f025 0503 	bic.w	r5, r5, #3
 800e7f4:	3508      	adds	r5, #8
 800e7f6:	2d0c      	cmp	r5, #12
 800e7f8:	bf38      	it	cc
 800e7fa:	250c      	movcc	r5, #12
 800e7fc:	2d00      	cmp	r5, #0
 800e7fe:	4606      	mov	r6, r0
 800e800:	db01      	blt.n	800e806 <_malloc_r+0x1a>
 800e802:	42a9      	cmp	r1, r5
 800e804:	d903      	bls.n	800e80e <_malloc_r+0x22>
 800e806:	230c      	movs	r3, #12
 800e808:	6033      	str	r3, [r6, #0]
 800e80a:	2000      	movs	r0, #0
 800e80c:	bd70      	pop	{r4, r5, r6, pc}
 800e80e:	f000 fbba 	bl	800ef86 <__malloc_lock>
 800e812:	4a21      	ldr	r2, [pc, #132]	; (800e898 <_malloc_r+0xac>)
 800e814:	6814      	ldr	r4, [r2, #0]
 800e816:	4621      	mov	r1, r4
 800e818:	b991      	cbnz	r1, 800e840 <_malloc_r+0x54>
 800e81a:	4c20      	ldr	r4, [pc, #128]	; (800e89c <_malloc_r+0xb0>)
 800e81c:	6823      	ldr	r3, [r4, #0]
 800e81e:	b91b      	cbnz	r3, 800e828 <_malloc_r+0x3c>
 800e820:	4630      	mov	r0, r6
 800e822:	f000 facf 	bl	800edc4 <_sbrk_r>
 800e826:	6020      	str	r0, [r4, #0]
 800e828:	4629      	mov	r1, r5
 800e82a:	4630      	mov	r0, r6
 800e82c:	f000 faca 	bl	800edc4 <_sbrk_r>
 800e830:	1c43      	adds	r3, r0, #1
 800e832:	d124      	bne.n	800e87e <_malloc_r+0x92>
 800e834:	230c      	movs	r3, #12
 800e836:	6033      	str	r3, [r6, #0]
 800e838:	4630      	mov	r0, r6
 800e83a:	f000 fba5 	bl	800ef88 <__malloc_unlock>
 800e83e:	e7e4      	b.n	800e80a <_malloc_r+0x1e>
 800e840:	680b      	ldr	r3, [r1, #0]
 800e842:	1b5b      	subs	r3, r3, r5
 800e844:	d418      	bmi.n	800e878 <_malloc_r+0x8c>
 800e846:	2b0b      	cmp	r3, #11
 800e848:	d90f      	bls.n	800e86a <_malloc_r+0x7e>
 800e84a:	600b      	str	r3, [r1, #0]
 800e84c:	50cd      	str	r5, [r1, r3]
 800e84e:	18cc      	adds	r4, r1, r3
 800e850:	4630      	mov	r0, r6
 800e852:	f000 fb99 	bl	800ef88 <__malloc_unlock>
 800e856:	f104 000b 	add.w	r0, r4, #11
 800e85a:	1d23      	adds	r3, r4, #4
 800e85c:	f020 0007 	bic.w	r0, r0, #7
 800e860:	1ac3      	subs	r3, r0, r3
 800e862:	d0d3      	beq.n	800e80c <_malloc_r+0x20>
 800e864:	425a      	negs	r2, r3
 800e866:	50e2      	str	r2, [r4, r3]
 800e868:	e7d0      	b.n	800e80c <_malloc_r+0x20>
 800e86a:	428c      	cmp	r4, r1
 800e86c:	684b      	ldr	r3, [r1, #4]
 800e86e:	bf16      	itet	ne
 800e870:	6063      	strne	r3, [r4, #4]
 800e872:	6013      	streq	r3, [r2, #0]
 800e874:	460c      	movne	r4, r1
 800e876:	e7eb      	b.n	800e850 <_malloc_r+0x64>
 800e878:	460c      	mov	r4, r1
 800e87a:	6849      	ldr	r1, [r1, #4]
 800e87c:	e7cc      	b.n	800e818 <_malloc_r+0x2c>
 800e87e:	1cc4      	adds	r4, r0, #3
 800e880:	f024 0403 	bic.w	r4, r4, #3
 800e884:	42a0      	cmp	r0, r4
 800e886:	d005      	beq.n	800e894 <_malloc_r+0xa8>
 800e888:	1a21      	subs	r1, r4, r0
 800e88a:	4630      	mov	r0, r6
 800e88c:	f000 fa9a 	bl	800edc4 <_sbrk_r>
 800e890:	3001      	adds	r0, #1
 800e892:	d0cf      	beq.n	800e834 <_malloc_r+0x48>
 800e894:	6025      	str	r5, [r4, #0]
 800e896:	e7db      	b.n	800e850 <_malloc_r+0x64>
 800e898:	20000204 	.word	0x20000204
 800e89c:	20000208 	.word	0x20000208

0800e8a0 <__ssputs_r>:
 800e8a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e8a4:	688e      	ldr	r6, [r1, #8]
 800e8a6:	429e      	cmp	r6, r3
 800e8a8:	4682      	mov	sl, r0
 800e8aa:	460c      	mov	r4, r1
 800e8ac:	4690      	mov	r8, r2
 800e8ae:	4699      	mov	r9, r3
 800e8b0:	d837      	bhi.n	800e922 <__ssputs_r+0x82>
 800e8b2:	898a      	ldrh	r2, [r1, #12]
 800e8b4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e8b8:	d031      	beq.n	800e91e <__ssputs_r+0x7e>
 800e8ba:	6825      	ldr	r5, [r4, #0]
 800e8bc:	6909      	ldr	r1, [r1, #16]
 800e8be:	1a6f      	subs	r7, r5, r1
 800e8c0:	6965      	ldr	r5, [r4, #20]
 800e8c2:	2302      	movs	r3, #2
 800e8c4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e8c8:	fb95 f5f3 	sdiv	r5, r5, r3
 800e8cc:	f109 0301 	add.w	r3, r9, #1
 800e8d0:	443b      	add	r3, r7
 800e8d2:	429d      	cmp	r5, r3
 800e8d4:	bf38      	it	cc
 800e8d6:	461d      	movcc	r5, r3
 800e8d8:	0553      	lsls	r3, r2, #21
 800e8da:	d530      	bpl.n	800e93e <__ssputs_r+0x9e>
 800e8dc:	4629      	mov	r1, r5
 800e8de:	f7ff ff85 	bl	800e7ec <_malloc_r>
 800e8e2:	4606      	mov	r6, r0
 800e8e4:	b950      	cbnz	r0, 800e8fc <__ssputs_r+0x5c>
 800e8e6:	230c      	movs	r3, #12
 800e8e8:	f8ca 3000 	str.w	r3, [sl]
 800e8ec:	89a3      	ldrh	r3, [r4, #12]
 800e8ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e8f2:	81a3      	strh	r3, [r4, #12]
 800e8f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e8f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e8fc:	463a      	mov	r2, r7
 800e8fe:	6921      	ldr	r1, [r4, #16]
 800e900:	f7fc f93e 	bl	800ab80 <memcpy>
 800e904:	89a3      	ldrh	r3, [r4, #12]
 800e906:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e90a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e90e:	81a3      	strh	r3, [r4, #12]
 800e910:	6126      	str	r6, [r4, #16]
 800e912:	6165      	str	r5, [r4, #20]
 800e914:	443e      	add	r6, r7
 800e916:	1bed      	subs	r5, r5, r7
 800e918:	6026      	str	r6, [r4, #0]
 800e91a:	60a5      	str	r5, [r4, #8]
 800e91c:	464e      	mov	r6, r9
 800e91e:	454e      	cmp	r6, r9
 800e920:	d900      	bls.n	800e924 <__ssputs_r+0x84>
 800e922:	464e      	mov	r6, r9
 800e924:	4632      	mov	r2, r6
 800e926:	4641      	mov	r1, r8
 800e928:	6820      	ldr	r0, [r4, #0]
 800e92a:	f000 fb13 	bl	800ef54 <memmove>
 800e92e:	68a3      	ldr	r3, [r4, #8]
 800e930:	1b9b      	subs	r3, r3, r6
 800e932:	60a3      	str	r3, [r4, #8]
 800e934:	6823      	ldr	r3, [r4, #0]
 800e936:	441e      	add	r6, r3
 800e938:	6026      	str	r6, [r4, #0]
 800e93a:	2000      	movs	r0, #0
 800e93c:	e7dc      	b.n	800e8f8 <__ssputs_r+0x58>
 800e93e:	462a      	mov	r2, r5
 800e940:	f000 fb23 	bl	800ef8a <_realloc_r>
 800e944:	4606      	mov	r6, r0
 800e946:	2800      	cmp	r0, #0
 800e948:	d1e2      	bne.n	800e910 <__ssputs_r+0x70>
 800e94a:	6921      	ldr	r1, [r4, #16]
 800e94c:	4650      	mov	r0, sl
 800e94e:	f7ff feff 	bl	800e750 <_free_r>
 800e952:	e7c8      	b.n	800e8e6 <__ssputs_r+0x46>

0800e954 <_svfiprintf_r>:
 800e954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e958:	461d      	mov	r5, r3
 800e95a:	898b      	ldrh	r3, [r1, #12]
 800e95c:	061f      	lsls	r7, r3, #24
 800e95e:	b09d      	sub	sp, #116	; 0x74
 800e960:	4680      	mov	r8, r0
 800e962:	460c      	mov	r4, r1
 800e964:	4616      	mov	r6, r2
 800e966:	d50f      	bpl.n	800e988 <_svfiprintf_r+0x34>
 800e968:	690b      	ldr	r3, [r1, #16]
 800e96a:	b96b      	cbnz	r3, 800e988 <_svfiprintf_r+0x34>
 800e96c:	2140      	movs	r1, #64	; 0x40
 800e96e:	f7ff ff3d 	bl	800e7ec <_malloc_r>
 800e972:	6020      	str	r0, [r4, #0]
 800e974:	6120      	str	r0, [r4, #16]
 800e976:	b928      	cbnz	r0, 800e984 <_svfiprintf_r+0x30>
 800e978:	230c      	movs	r3, #12
 800e97a:	f8c8 3000 	str.w	r3, [r8]
 800e97e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e982:	e0c8      	b.n	800eb16 <_svfiprintf_r+0x1c2>
 800e984:	2340      	movs	r3, #64	; 0x40
 800e986:	6163      	str	r3, [r4, #20]
 800e988:	2300      	movs	r3, #0
 800e98a:	9309      	str	r3, [sp, #36]	; 0x24
 800e98c:	2320      	movs	r3, #32
 800e98e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e992:	2330      	movs	r3, #48	; 0x30
 800e994:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e998:	9503      	str	r5, [sp, #12]
 800e99a:	f04f 0b01 	mov.w	fp, #1
 800e99e:	4637      	mov	r7, r6
 800e9a0:	463d      	mov	r5, r7
 800e9a2:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e9a6:	b10b      	cbz	r3, 800e9ac <_svfiprintf_r+0x58>
 800e9a8:	2b25      	cmp	r3, #37	; 0x25
 800e9aa:	d13e      	bne.n	800ea2a <_svfiprintf_r+0xd6>
 800e9ac:	ebb7 0a06 	subs.w	sl, r7, r6
 800e9b0:	d00b      	beq.n	800e9ca <_svfiprintf_r+0x76>
 800e9b2:	4653      	mov	r3, sl
 800e9b4:	4632      	mov	r2, r6
 800e9b6:	4621      	mov	r1, r4
 800e9b8:	4640      	mov	r0, r8
 800e9ba:	f7ff ff71 	bl	800e8a0 <__ssputs_r>
 800e9be:	3001      	adds	r0, #1
 800e9c0:	f000 80a4 	beq.w	800eb0c <_svfiprintf_r+0x1b8>
 800e9c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e9c6:	4453      	add	r3, sl
 800e9c8:	9309      	str	r3, [sp, #36]	; 0x24
 800e9ca:	783b      	ldrb	r3, [r7, #0]
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	f000 809d 	beq.w	800eb0c <_svfiprintf_r+0x1b8>
 800e9d2:	2300      	movs	r3, #0
 800e9d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e9d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e9dc:	9304      	str	r3, [sp, #16]
 800e9de:	9307      	str	r3, [sp, #28]
 800e9e0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e9e4:	931a      	str	r3, [sp, #104]	; 0x68
 800e9e6:	462f      	mov	r7, r5
 800e9e8:	2205      	movs	r2, #5
 800e9ea:	f817 1b01 	ldrb.w	r1, [r7], #1
 800e9ee:	4850      	ldr	r0, [pc, #320]	; (800eb30 <_svfiprintf_r+0x1dc>)
 800e9f0:	f7f1 fbf6 	bl	80001e0 <memchr>
 800e9f4:	9b04      	ldr	r3, [sp, #16]
 800e9f6:	b9d0      	cbnz	r0, 800ea2e <_svfiprintf_r+0xda>
 800e9f8:	06d9      	lsls	r1, r3, #27
 800e9fa:	bf44      	itt	mi
 800e9fc:	2220      	movmi	r2, #32
 800e9fe:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ea02:	071a      	lsls	r2, r3, #28
 800ea04:	bf44      	itt	mi
 800ea06:	222b      	movmi	r2, #43	; 0x2b
 800ea08:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ea0c:	782a      	ldrb	r2, [r5, #0]
 800ea0e:	2a2a      	cmp	r2, #42	; 0x2a
 800ea10:	d015      	beq.n	800ea3e <_svfiprintf_r+0xea>
 800ea12:	9a07      	ldr	r2, [sp, #28]
 800ea14:	462f      	mov	r7, r5
 800ea16:	2000      	movs	r0, #0
 800ea18:	250a      	movs	r5, #10
 800ea1a:	4639      	mov	r1, r7
 800ea1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ea20:	3b30      	subs	r3, #48	; 0x30
 800ea22:	2b09      	cmp	r3, #9
 800ea24:	d94d      	bls.n	800eac2 <_svfiprintf_r+0x16e>
 800ea26:	b1b8      	cbz	r0, 800ea58 <_svfiprintf_r+0x104>
 800ea28:	e00f      	b.n	800ea4a <_svfiprintf_r+0xf6>
 800ea2a:	462f      	mov	r7, r5
 800ea2c:	e7b8      	b.n	800e9a0 <_svfiprintf_r+0x4c>
 800ea2e:	4a40      	ldr	r2, [pc, #256]	; (800eb30 <_svfiprintf_r+0x1dc>)
 800ea30:	1a80      	subs	r0, r0, r2
 800ea32:	fa0b f000 	lsl.w	r0, fp, r0
 800ea36:	4318      	orrs	r0, r3
 800ea38:	9004      	str	r0, [sp, #16]
 800ea3a:	463d      	mov	r5, r7
 800ea3c:	e7d3      	b.n	800e9e6 <_svfiprintf_r+0x92>
 800ea3e:	9a03      	ldr	r2, [sp, #12]
 800ea40:	1d11      	adds	r1, r2, #4
 800ea42:	6812      	ldr	r2, [r2, #0]
 800ea44:	9103      	str	r1, [sp, #12]
 800ea46:	2a00      	cmp	r2, #0
 800ea48:	db01      	blt.n	800ea4e <_svfiprintf_r+0xfa>
 800ea4a:	9207      	str	r2, [sp, #28]
 800ea4c:	e004      	b.n	800ea58 <_svfiprintf_r+0x104>
 800ea4e:	4252      	negs	r2, r2
 800ea50:	f043 0302 	orr.w	r3, r3, #2
 800ea54:	9207      	str	r2, [sp, #28]
 800ea56:	9304      	str	r3, [sp, #16]
 800ea58:	783b      	ldrb	r3, [r7, #0]
 800ea5a:	2b2e      	cmp	r3, #46	; 0x2e
 800ea5c:	d10c      	bne.n	800ea78 <_svfiprintf_r+0x124>
 800ea5e:	787b      	ldrb	r3, [r7, #1]
 800ea60:	2b2a      	cmp	r3, #42	; 0x2a
 800ea62:	d133      	bne.n	800eacc <_svfiprintf_r+0x178>
 800ea64:	9b03      	ldr	r3, [sp, #12]
 800ea66:	1d1a      	adds	r2, r3, #4
 800ea68:	681b      	ldr	r3, [r3, #0]
 800ea6a:	9203      	str	r2, [sp, #12]
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	bfb8      	it	lt
 800ea70:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800ea74:	3702      	adds	r7, #2
 800ea76:	9305      	str	r3, [sp, #20]
 800ea78:	4d2e      	ldr	r5, [pc, #184]	; (800eb34 <_svfiprintf_r+0x1e0>)
 800ea7a:	7839      	ldrb	r1, [r7, #0]
 800ea7c:	2203      	movs	r2, #3
 800ea7e:	4628      	mov	r0, r5
 800ea80:	f7f1 fbae 	bl	80001e0 <memchr>
 800ea84:	b138      	cbz	r0, 800ea96 <_svfiprintf_r+0x142>
 800ea86:	2340      	movs	r3, #64	; 0x40
 800ea88:	1b40      	subs	r0, r0, r5
 800ea8a:	fa03 f000 	lsl.w	r0, r3, r0
 800ea8e:	9b04      	ldr	r3, [sp, #16]
 800ea90:	4303      	orrs	r3, r0
 800ea92:	3701      	adds	r7, #1
 800ea94:	9304      	str	r3, [sp, #16]
 800ea96:	7839      	ldrb	r1, [r7, #0]
 800ea98:	4827      	ldr	r0, [pc, #156]	; (800eb38 <_svfiprintf_r+0x1e4>)
 800ea9a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ea9e:	2206      	movs	r2, #6
 800eaa0:	1c7e      	adds	r6, r7, #1
 800eaa2:	f7f1 fb9d 	bl	80001e0 <memchr>
 800eaa6:	2800      	cmp	r0, #0
 800eaa8:	d038      	beq.n	800eb1c <_svfiprintf_r+0x1c8>
 800eaaa:	4b24      	ldr	r3, [pc, #144]	; (800eb3c <_svfiprintf_r+0x1e8>)
 800eaac:	bb13      	cbnz	r3, 800eaf4 <_svfiprintf_r+0x1a0>
 800eaae:	9b03      	ldr	r3, [sp, #12]
 800eab0:	3307      	adds	r3, #7
 800eab2:	f023 0307 	bic.w	r3, r3, #7
 800eab6:	3308      	adds	r3, #8
 800eab8:	9303      	str	r3, [sp, #12]
 800eaba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eabc:	444b      	add	r3, r9
 800eabe:	9309      	str	r3, [sp, #36]	; 0x24
 800eac0:	e76d      	b.n	800e99e <_svfiprintf_r+0x4a>
 800eac2:	fb05 3202 	mla	r2, r5, r2, r3
 800eac6:	2001      	movs	r0, #1
 800eac8:	460f      	mov	r7, r1
 800eaca:	e7a6      	b.n	800ea1a <_svfiprintf_r+0xc6>
 800eacc:	2300      	movs	r3, #0
 800eace:	3701      	adds	r7, #1
 800ead0:	9305      	str	r3, [sp, #20]
 800ead2:	4619      	mov	r1, r3
 800ead4:	250a      	movs	r5, #10
 800ead6:	4638      	mov	r0, r7
 800ead8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eadc:	3a30      	subs	r2, #48	; 0x30
 800eade:	2a09      	cmp	r2, #9
 800eae0:	d903      	bls.n	800eaea <_svfiprintf_r+0x196>
 800eae2:	2b00      	cmp	r3, #0
 800eae4:	d0c8      	beq.n	800ea78 <_svfiprintf_r+0x124>
 800eae6:	9105      	str	r1, [sp, #20]
 800eae8:	e7c6      	b.n	800ea78 <_svfiprintf_r+0x124>
 800eaea:	fb05 2101 	mla	r1, r5, r1, r2
 800eaee:	2301      	movs	r3, #1
 800eaf0:	4607      	mov	r7, r0
 800eaf2:	e7f0      	b.n	800ead6 <_svfiprintf_r+0x182>
 800eaf4:	ab03      	add	r3, sp, #12
 800eaf6:	9300      	str	r3, [sp, #0]
 800eaf8:	4622      	mov	r2, r4
 800eafa:	4b11      	ldr	r3, [pc, #68]	; (800eb40 <_svfiprintf_r+0x1ec>)
 800eafc:	a904      	add	r1, sp, #16
 800eafe:	4640      	mov	r0, r8
 800eb00:	f7fc f8e6 	bl	800acd0 <_printf_float>
 800eb04:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800eb08:	4681      	mov	r9, r0
 800eb0a:	d1d6      	bne.n	800eaba <_svfiprintf_r+0x166>
 800eb0c:	89a3      	ldrh	r3, [r4, #12]
 800eb0e:	065b      	lsls	r3, r3, #25
 800eb10:	f53f af35 	bmi.w	800e97e <_svfiprintf_r+0x2a>
 800eb14:	9809      	ldr	r0, [sp, #36]	; 0x24
 800eb16:	b01d      	add	sp, #116	; 0x74
 800eb18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb1c:	ab03      	add	r3, sp, #12
 800eb1e:	9300      	str	r3, [sp, #0]
 800eb20:	4622      	mov	r2, r4
 800eb22:	4b07      	ldr	r3, [pc, #28]	; (800eb40 <_svfiprintf_r+0x1ec>)
 800eb24:	a904      	add	r1, sp, #16
 800eb26:	4640      	mov	r0, r8
 800eb28:	f7fc fb88 	bl	800b23c <_printf_i>
 800eb2c:	e7ea      	b.n	800eb04 <_svfiprintf_r+0x1b0>
 800eb2e:	bf00      	nop
 800eb30:	0801075c 	.word	0x0801075c
 800eb34:	08010762 	.word	0x08010762
 800eb38:	08010766 	.word	0x08010766
 800eb3c:	0800acd1 	.word	0x0800acd1
 800eb40:	0800e8a1 	.word	0x0800e8a1

0800eb44 <__sfputc_r>:
 800eb44:	6893      	ldr	r3, [r2, #8]
 800eb46:	3b01      	subs	r3, #1
 800eb48:	2b00      	cmp	r3, #0
 800eb4a:	b410      	push	{r4}
 800eb4c:	6093      	str	r3, [r2, #8]
 800eb4e:	da08      	bge.n	800eb62 <__sfputc_r+0x1e>
 800eb50:	6994      	ldr	r4, [r2, #24]
 800eb52:	42a3      	cmp	r3, r4
 800eb54:	db01      	blt.n	800eb5a <__sfputc_r+0x16>
 800eb56:	290a      	cmp	r1, #10
 800eb58:	d103      	bne.n	800eb62 <__sfputc_r+0x1e>
 800eb5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eb5e:	f7fd bdb1 	b.w	800c6c4 <__swbuf_r>
 800eb62:	6813      	ldr	r3, [r2, #0]
 800eb64:	1c58      	adds	r0, r3, #1
 800eb66:	6010      	str	r0, [r2, #0]
 800eb68:	7019      	strb	r1, [r3, #0]
 800eb6a:	4608      	mov	r0, r1
 800eb6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eb70:	4770      	bx	lr

0800eb72 <__sfputs_r>:
 800eb72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb74:	4606      	mov	r6, r0
 800eb76:	460f      	mov	r7, r1
 800eb78:	4614      	mov	r4, r2
 800eb7a:	18d5      	adds	r5, r2, r3
 800eb7c:	42ac      	cmp	r4, r5
 800eb7e:	d101      	bne.n	800eb84 <__sfputs_r+0x12>
 800eb80:	2000      	movs	r0, #0
 800eb82:	e007      	b.n	800eb94 <__sfputs_r+0x22>
 800eb84:	463a      	mov	r2, r7
 800eb86:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb8a:	4630      	mov	r0, r6
 800eb8c:	f7ff ffda 	bl	800eb44 <__sfputc_r>
 800eb90:	1c43      	adds	r3, r0, #1
 800eb92:	d1f3      	bne.n	800eb7c <__sfputs_r+0xa>
 800eb94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800eb98 <_vfiprintf_r>:
 800eb98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb9c:	460c      	mov	r4, r1
 800eb9e:	b09d      	sub	sp, #116	; 0x74
 800eba0:	4617      	mov	r7, r2
 800eba2:	461d      	mov	r5, r3
 800eba4:	4606      	mov	r6, r0
 800eba6:	b118      	cbz	r0, 800ebb0 <_vfiprintf_r+0x18>
 800eba8:	6983      	ldr	r3, [r0, #24]
 800ebaa:	b90b      	cbnz	r3, 800ebb0 <_vfiprintf_r+0x18>
 800ebac:	f7fe fd80 	bl	800d6b0 <__sinit>
 800ebb0:	4b7c      	ldr	r3, [pc, #496]	; (800eda4 <_vfiprintf_r+0x20c>)
 800ebb2:	429c      	cmp	r4, r3
 800ebb4:	d158      	bne.n	800ec68 <_vfiprintf_r+0xd0>
 800ebb6:	6874      	ldr	r4, [r6, #4]
 800ebb8:	89a3      	ldrh	r3, [r4, #12]
 800ebba:	0718      	lsls	r0, r3, #28
 800ebbc:	d55e      	bpl.n	800ec7c <_vfiprintf_r+0xe4>
 800ebbe:	6923      	ldr	r3, [r4, #16]
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	d05b      	beq.n	800ec7c <_vfiprintf_r+0xe4>
 800ebc4:	2300      	movs	r3, #0
 800ebc6:	9309      	str	r3, [sp, #36]	; 0x24
 800ebc8:	2320      	movs	r3, #32
 800ebca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ebce:	2330      	movs	r3, #48	; 0x30
 800ebd0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ebd4:	9503      	str	r5, [sp, #12]
 800ebd6:	f04f 0b01 	mov.w	fp, #1
 800ebda:	46b8      	mov	r8, r7
 800ebdc:	4645      	mov	r5, r8
 800ebde:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ebe2:	b10b      	cbz	r3, 800ebe8 <_vfiprintf_r+0x50>
 800ebe4:	2b25      	cmp	r3, #37	; 0x25
 800ebe6:	d154      	bne.n	800ec92 <_vfiprintf_r+0xfa>
 800ebe8:	ebb8 0a07 	subs.w	sl, r8, r7
 800ebec:	d00b      	beq.n	800ec06 <_vfiprintf_r+0x6e>
 800ebee:	4653      	mov	r3, sl
 800ebf0:	463a      	mov	r2, r7
 800ebf2:	4621      	mov	r1, r4
 800ebf4:	4630      	mov	r0, r6
 800ebf6:	f7ff ffbc 	bl	800eb72 <__sfputs_r>
 800ebfa:	3001      	adds	r0, #1
 800ebfc:	f000 80c2 	beq.w	800ed84 <_vfiprintf_r+0x1ec>
 800ec00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ec02:	4453      	add	r3, sl
 800ec04:	9309      	str	r3, [sp, #36]	; 0x24
 800ec06:	f898 3000 	ldrb.w	r3, [r8]
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	f000 80ba 	beq.w	800ed84 <_vfiprintf_r+0x1ec>
 800ec10:	2300      	movs	r3, #0
 800ec12:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ec16:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ec1a:	9304      	str	r3, [sp, #16]
 800ec1c:	9307      	str	r3, [sp, #28]
 800ec1e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ec22:	931a      	str	r3, [sp, #104]	; 0x68
 800ec24:	46a8      	mov	r8, r5
 800ec26:	2205      	movs	r2, #5
 800ec28:	f818 1b01 	ldrb.w	r1, [r8], #1
 800ec2c:	485e      	ldr	r0, [pc, #376]	; (800eda8 <_vfiprintf_r+0x210>)
 800ec2e:	f7f1 fad7 	bl	80001e0 <memchr>
 800ec32:	9b04      	ldr	r3, [sp, #16]
 800ec34:	bb78      	cbnz	r0, 800ec96 <_vfiprintf_r+0xfe>
 800ec36:	06d9      	lsls	r1, r3, #27
 800ec38:	bf44      	itt	mi
 800ec3a:	2220      	movmi	r2, #32
 800ec3c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ec40:	071a      	lsls	r2, r3, #28
 800ec42:	bf44      	itt	mi
 800ec44:	222b      	movmi	r2, #43	; 0x2b
 800ec46:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ec4a:	782a      	ldrb	r2, [r5, #0]
 800ec4c:	2a2a      	cmp	r2, #42	; 0x2a
 800ec4e:	d02a      	beq.n	800eca6 <_vfiprintf_r+0x10e>
 800ec50:	9a07      	ldr	r2, [sp, #28]
 800ec52:	46a8      	mov	r8, r5
 800ec54:	2000      	movs	r0, #0
 800ec56:	250a      	movs	r5, #10
 800ec58:	4641      	mov	r1, r8
 800ec5a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ec5e:	3b30      	subs	r3, #48	; 0x30
 800ec60:	2b09      	cmp	r3, #9
 800ec62:	d969      	bls.n	800ed38 <_vfiprintf_r+0x1a0>
 800ec64:	b360      	cbz	r0, 800ecc0 <_vfiprintf_r+0x128>
 800ec66:	e024      	b.n	800ecb2 <_vfiprintf_r+0x11a>
 800ec68:	4b50      	ldr	r3, [pc, #320]	; (800edac <_vfiprintf_r+0x214>)
 800ec6a:	429c      	cmp	r4, r3
 800ec6c:	d101      	bne.n	800ec72 <_vfiprintf_r+0xda>
 800ec6e:	68b4      	ldr	r4, [r6, #8]
 800ec70:	e7a2      	b.n	800ebb8 <_vfiprintf_r+0x20>
 800ec72:	4b4f      	ldr	r3, [pc, #316]	; (800edb0 <_vfiprintf_r+0x218>)
 800ec74:	429c      	cmp	r4, r3
 800ec76:	bf08      	it	eq
 800ec78:	68f4      	ldreq	r4, [r6, #12]
 800ec7a:	e79d      	b.n	800ebb8 <_vfiprintf_r+0x20>
 800ec7c:	4621      	mov	r1, r4
 800ec7e:	4630      	mov	r0, r6
 800ec80:	f7fd fd72 	bl	800c768 <__swsetup_r>
 800ec84:	2800      	cmp	r0, #0
 800ec86:	d09d      	beq.n	800ebc4 <_vfiprintf_r+0x2c>
 800ec88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ec8c:	b01d      	add	sp, #116	; 0x74
 800ec8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec92:	46a8      	mov	r8, r5
 800ec94:	e7a2      	b.n	800ebdc <_vfiprintf_r+0x44>
 800ec96:	4a44      	ldr	r2, [pc, #272]	; (800eda8 <_vfiprintf_r+0x210>)
 800ec98:	1a80      	subs	r0, r0, r2
 800ec9a:	fa0b f000 	lsl.w	r0, fp, r0
 800ec9e:	4318      	orrs	r0, r3
 800eca0:	9004      	str	r0, [sp, #16]
 800eca2:	4645      	mov	r5, r8
 800eca4:	e7be      	b.n	800ec24 <_vfiprintf_r+0x8c>
 800eca6:	9a03      	ldr	r2, [sp, #12]
 800eca8:	1d11      	adds	r1, r2, #4
 800ecaa:	6812      	ldr	r2, [r2, #0]
 800ecac:	9103      	str	r1, [sp, #12]
 800ecae:	2a00      	cmp	r2, #0
 800ecb0:	db01      	blt.n	800ecb6 <_vfiprintf_r+0x11e>
 800ecb2:	9207      	str	r2, [sp, #28]
 800ecb4:	e004      	b.n	800ecc0 <_vfiprintf_r+0x128>
 800ecb6:	4252      	negs	r2, r2
 800ecb8:	f043 0302 	orr.w	r3, r3, #2
 800ecbc:	9207      	str	r2, [sp, #28]
 800ecbe:	9304      	str	r3, [sp, #16]
 800ecc0:	f898 3000 	ldrb.w	r3, [r8]
 800ecc4:	2b2e      	cmp	r3, #46	; 0x2e
 800ecc6:	d10e      	bne.n	800ece6 <_vfiprintf_r+0x14e>
 800ecc8:	f898 3001 	ldrb.w	r3, [r8, #1]
 800eccc:	2b2a      	cmp	r3, #42	; 0x2a
 800ecce:	d138      	bne.n	800ed42 <_vfiprintf_r+0x1aa>
 800ecd0:	9b03      	ldr	r3, [sp, #12]
 800ecd2:	1d1a      	adds	r2, r3, #4
 800ecd4:	681b      	ldr	r3, [r3, #0]
 800ecd6:	9203      	str	r2, [sp, #12]
 800ecd8:	2b00      	cmp	r3, #0
 800ecda:	bfb8      	it	lt
 800ecdc:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800ece0:	f108 0802 	add.w	r8, r8, #2
 800ece4:	9305      	str	r3, [sp, #20]
 800ece6:	4d33      	ldr	r5, [pc, #204]	; (800edb4 <_vfiprintf_r+0x21c>)
 800ece8:	f898 1000 	ldrb.w	r1, [r8]
 800ecec:	2203      	movs	r2, #3
 800ecee:	4628      	mov	r0, r5
 800ecf0:	f7f1 fa76 	bl	80001e0 <memchr>
 800ecf4:	b140      	cbz	r0, 800ed08 <_vfiprintf_r+0x170>
 800ecf6:	2340      	movs	r3, #64	; 0x40
 800ecf8:	1b40      	subs	r0, r0, r5
 800ecfa:	fa03 f000 	lsl.w	r0, r3, r0
 800ecfe:	9b04      	ldr	r3, [sp, #16]
 800ed00:	4303      	orrs	r3, r0
 800ed02:	f108 0801 	add.w	r8, r8, #1
 800ed06:	9304      	str	r3, [sp, #16]
 800ed08:	f898 1000 	ldrb.w	r1, [r8]
 800ed0c:	482a      	ldr	r0, [pc, #168]	; (800edb8 <_vfiprintf_r+0x220>)
 800ed0e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ed12:	2206      	movs	r2, #6
 800ed14:	f108 0701 	add.w	r7, r8, #1
 800ed18:	f7f1 fa62 	bl	80001e0 <memchr>
 800ed1c:	2800      	cmp	r0, #0
 800ed1e:	d037      	beq.n	800ed90 <_vfiprintf_r+0x1f8>
 800ed20:	4b26      	ldr	r3, [pc, #152]	; (800edbc <_vfiprintf_r+0x224>)
 800ed22:	bb1b      	cbnz	r3, 800ed6c <_vfiprintf_r+0x1d4>
 800ed24:	9b03      	ldr	r3, [sp, #12]
 800ed26:	3307      	adds	r3, #7
 800ed28:	f023 0307 	bic.w	r3, r3, #7
 800ed2c:	3308      	adds	r3, #8
 800ed2e:	9303      	str	r3, [sp, #12]
 800ed30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ed32:	444b      	add	r3, r9
 800ed34:	9309      	str	r3, [sp, #36]	; 0x24
 800ed36:	e750      	b.n	800ebda <_vfiprintf_r+0x42>
 800ed38:	fb05 3202 	mla	r2, r5, r2, r3
 800ed3c:	2001      	movs	r0, #1
 800ed3e:	4688      	mov	r8, r1
 800ed40:	e78a      	b.n	800ec58 <_vfiprintf_r+0xc0>
 800ed42:	2300      	movs	r3, #0
 800ed44:	f108 0801 	add.w	r8, r8, #1
 800ed48:	9305      	str	r3, [sp, #20]
 800ed4a:	4619      	mov	r1, r3
 800ed4c:	250a      	movs	r5, #10
 800ed4e:	4640      	mov	r0, r8
 800ed50:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ed54:	3a30      	subs	r2, #48	; 0x30
 800ed56:	2a09      	cmp	r2, #9
 800ed58:	d903      	bls.n	800ed62 <_vfiprintf_r+0x1ca>
 800ed5a:	2b00      	cmp	r3, #0
 800ed5c:	d0c3      	beq.n	800ece6 <_vfiprintf_r+0x14e>
 800ed5e:	9105      	str	r1, [sp, #20]
 800ed60:	e7c1      	b.n	800ece6 <_vfiprintf_r+0x14e>
 800ed62:	fb05 2101 	mla	r1, r5, r1, r2
 800ed66:	2301      	movs	r3, #1
 800ed68:	4680      	mov	r8, r0
 800ed6a:	e7f0      	b.n	800ed4e <_vfiprintf_r+0x1b6>
 800ed6c:	ab03      	add	r3, sp, #12
 800ed6e:	9300      	str	r3, [sp, #0]
 800ed70:	4622      	mov	r2, r4
 800ed72:	4b13      	ldr	r3, [pc, #76]	; (800edc0 <_vfiprintf_r+0x228>)
 800ed74:	a904      	add	r1, sp, #16
 800ed76:	4630      	mov	r0, r6
 800ed78:	f7fb ffaa 	bl	800acd0 <_printf_float>
 800ed7c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800ed80:	4681      	mov	r9, r0
 800ed82:	d1d5      	bne.n	800ed30 <_vfiprintf_r+0x198>
 800ed84:	89a3      	ldrh	r3, [r4, #12]
 800ed86:	065b      	lsls	r3, r3, #25
 800ed88:	f53f af7e 	bmi.w	800ec88 <_vfiprintf_r+0xf0>
 800ed8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ed8e:	e77d      	b.n	800ec8c <_vfiprintf_r+0xf4>
 800ed90:	ab03      	add	r3, sp, #12
 800ed92:	9300      	str	r3, [sp, #0]
 800ed94:	4622      	mov	r2, r4
 800ed96:	4b0a      	ldr	r3, [pc, #40]	; (800edc0 <_vfiprintf_r+0x228>)
 800ed98:	a904      	add	r1, sp, #16
 800ed9a:	4630      	mov	r0, r6
 800ed9c:	f7fc fa4e 	bl	800b23c <_printf_i>
 800eda0:	e7ec      	b.n	800ed7c <_vfiprintf_r+0x1e4>
 800eda2:	bf00      	nop
 800eda4:	08010610 	.word	0x08010610
 800eda8:	0801075c 	.word	0x0801075c
 800edac:	08010630 	.word	0x08010630
 800edb0:	080105f0 	.word	0x080105f0
 800edb4:	08010762 	.word	0x08010762
 800edb8:	08010766 	.word	0x08010766
 800edbc:	0800acd1 	.word	0x0800acd1
 800edc0:	0800eb73 	.word	0x0800eb73

0800edc4 <_sbrk_r>:
 800edc4:	b538      	push	{r3, r4, r5, lr}
 800edc6:	4c06      	ldr	r4, [pc, #24]	; (800ede0 <_sbrk_r+0x1c>)
 800edc8:	2300      	movs	r3, #0
 800edca:	4605      	mov	r5, r0
 800edcc:	4608      	mov	r0, r1
 800edce:	6023      	str	r3, [r4, #0]
 800edd0:	f7f5 ffbe 	bl	8004d50 <_sbrk>
 800edd4:	1c43      	adds	r3, r0, #1
 800edd6:	d102      	bne.n	800edde <_sbrk_r+0x1a>
 800edd8:	6823      	ldr	r3, [r4, #0]
 800edda:	b103      	cbz	r3, 800edde <_sbrk_r+0x1a>
 800eddc:	602b      	str	r3, [r5, #0]
 800edde:	bd38      	pop	{r3, r4, r5, pc}
 800ede0:	2001de4c 	.word	0x2001de4c

0800ede4 <__sread>:
 800ede4:	b510      	push	{r4, lr}
 800ede6:	460c      	mov	r4, r1
 800ede8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800edec:	f000 f8f4 	bl	800efd8 <_read_r>
 800edf0:	2800      	cmp	r0, #0
 800edf2:	bfab      	itete	ge
 800edf4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800edf6:	89a3      	ldrhlt	r3, [r4, #12]
 800edf8:	181b      	addge	r3, r3, r0
 800edfa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800edfe:	bfac      	ite	ge
 800ee00:	6563      	strge	r3, [r4, #84]	; 0x54
 800ee02:	81a3      	strhlt	r3, [r4, #12]
 800ee04:	bd10      	pop	{r4, pc}

0800ee06 <__swrite>:
 800ee06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee0a:	461f      	mov	r7, r3
 800ee0c:	898b      	ldrh	r3, [r1, #12]
 800ee0e:	05db      	lsls	r3, r3, #23
 800ee10:	4605      	mov	r5, r0
 800ee12:	460c      	mov	r4, r1
 800ee14:	4616      	mov	r6, r2
 800ee16:	d505      	bpl.n	800ee24 <__swrite+0x1e>
 800ee18:	2302      	movs	r3, #2
 800ee1a:	2200      	movs	r2, #0
 800ee1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ee20:	f000 f886 	bl	800ef30 <_lseek_r>
 800ee24:	89a3      	ldrh	r3, [r4, #12]
 800ee26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ee2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ee2e:	81a3      	strh	r3, [r4, #12]
 800ee30:	4632      	mov	r2, r6
 800ee32:	463b      	mov	r3, r7
 800ee34:	4628      	mov	r0, r5
 800ee36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ee3a:	f000 b835 	b.w	800eea8 <_write_r>

0800ee3e <__sseek>:
 800ee3e:	b510      	push	{r4, lr}
 800ee40:	460c      	mov	r4, r1
 800ee42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ee46:	f000 f873 	bl	800ef30 <_lseek_r>
 800ee4a:	1c43      	adds	r3, r0, #1
 800ee4c:	89a3      	ldrh	r3, [r4, #12]
 800ee4e:	bf15      	itete	ne
 800ee50:	6560      	strne	r0, [r4, #84]	; 0x54
 800ee52:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ee56:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ee5a:	81a3      	strheq	r3, [r4, #12]
 800ee5c:	bf18      	it	ne
 800ee5e:	81a3      	strhne	r3, [r4, #12]
 800ee60:	bd10      	pop	{r4, pc}

0800ee62 <__sclose>:
 800ee62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ee66:	f000 b831 	b.w	800eecc <_close_r>

0800ee6a <strncmp>:
 800ee6a:	b510      	push	{r4, lr}
 800ee6c:	b16a      	cbz	r2, 800ee8a <strncmp+0x20>
 800ee6e:	3901      	subs	r1, #1
 800ee70:	1884      	adds	r4, r0, r2
 800ee72:	f810 3b01 	ldrb.w	r3, [r0], #1
 800ee76:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ee7a:	4293      	cmp	r3, r2
 800ee7c:	d103      	bne.n	800ee86 <strncmp+0x1c>
 800ee7e:	42a0      	cmp	r0, r4
 800ee80:	d001      	beq.n	800ee86 <strncmp+0x1c>
 800ee82:	2b00      	cmp	r3, #0
 800ee84:	d1f5      	bne.n	800ee72 <strncmp+0x8>
 800ee86:	1a98      	subs	r0, r3, r2
 800ee88:	bd10      	pop	{r4, pc}
 800ee8a:	4610      	mov	r0, r2
 800ee8c:	e7fc      	b.n	800ee88 <strncmp+0x1e>

0800ee8e <__ascii_wctomb>:
 800ee8e:	b149      	cbz	r1, 800eea4 <__ascii_wctomb+0x16>
 800ee90:	2aff      	cmp	r2, #255	; 0xff
 800ee92:	bf85      	ittet	hi
 800ee94:	238a      	movhi	r3, #138	; 0x8a
 800ee96:	6003      	strhi	r3, [r0, #0]
 800ee98:	700a      	strbls	r2, [r1, #0]
 800ee9a:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800ee9e:	bf98      	it	ls
 800eea0:	2001      	movls	r0, #1
 800eea2:	4770      	bx	lr
 800eea4:	4608      	mov	r0, r1
 800eea6:	4770      	bx	lr

0800eea8 <_write_r>:
 800eea8:	b538      	push	{r3, r4, r5, lr}
 800eeaa:	4c07      	ldr	r4, [pc, #28]	; (800eec8 <_write_r+0x20>)
 800eeac:	4605      	mov	r5, r0
 800eeae:	4608      	mov	r0, r1
 800eeb0:	4611      	mov	r1, r2
 800eeb2:	2200      	movs	r2, #0
 800eeb4:	6022      	str	r2, [r4, #0]
 800eeb6:	461a      	mov	r2, r3
 800eeb8:	f7f5 fef9 	bl	8004cae <_write>
 800eebc:	1c43      	adds	r3, r0, #1
 800eebe:	d102      	bne.n	800eec6 <_write_r+0x1e>
 800eec0:	6823      	ldr	r3, [r4, #0]
 800eec2:	b103      	cbz	r3, 800eec6 <_write_r+0x1e>
 800eec4:	602b      	str	r3, [r5, #0]
 800eec6:	bd38      	pop	{r3, r4, r5, pc}
 800eec8:	2001de4c 	.word	0x2001de4c

0800eecc <_close_r>:
 800eecc:	b538      	push	{r3, r4, r5, lr}
 800eece:	4c06      	ldr	r4, [pc, #24]	; (800eee8 <_close_r+0x1c>)
 800eed0:	2300      	movs	r3, #0
 800eed2:	4605      	mov	r5, r0
 800eed4:	4608      	mov	r0, r1
 800eed6:	6023      	str	r3, [r4, #0]
 800eed8:	f7f5 ff05 	bl	8004ce6 <_close>
 800eedc:	1c43      	adds	r3, r0, #1
 800eede:	d102      	bne.n	800eee6 <_close_r+0x1a>
 800eee0:	6823      	ldr	r3, [r4, #0]
 800eee2:	b103      	cbz	r3, 800eee6 <_close_r+0x1a>
 800eee4:	602b      	str	r3, [r5, #0]
 800eee6:	bd38      	pop	{r3, r4, r5, pc}
 800eee8:	2001de4c 	.word	0x2001de4c

0800eeec <_fstat_r>:
 800eeec:	b538      	push	{r3, r4, r5, lr}
 800eeee:	4c07      	ldr	r4, [pc, #28]	; (800ef0c <_fstat_r+0x20>)
 800eef0:	2300      	movs	r3, #0
 800eef2:	4605      	mov	r5, r0
 800eef4:	4608      	mov	r0, r1
 800eef6:	4611      	mov	r1, r2
 800eef8:	6023      	str	r3, [r4, #0]
 800eefa:	f7f5 ff00 	bl	8004cfe <_fstat>
 800eefe:	1c43      	adds	r3, r0, #1
 800ef00:	d102      	bne.n	800ef08 <_fstat_r+0x1c>
 800ef02:	6823      	ldr	r3, [r4, #0]
 800ef04:	b103      	cbz	r3, 800ef08 <_fstat_r+0x1c>
 800ef06:	602b      	str	r3, [r5, #0]
 800ef08:	bd38      	pop	{r3, r4, r5, pc}
 800ef0a:	bf00      	nop
 800ef0c:	2001de4c 	.word	0x2001de4c

0800ef10 <_isatty_r>:
 800ef10:	b538      	push	{r3, r4, r5, lr}
 800ef12:	4c06      	ldr	r4, [pc, #24]	; (800ef2c <_isatty_r+0x1c>)
 800ef14:	2300      	movs	r3, #0
 800ef16:	4605      	mov	r5, r0
 800ef18:	4608      	mov	r0, r1
 800ef1a:	6023      	str	r3, [r4, #0]
 800ef1c:	f7f5 feff 	bl	8004d1e <_isatty>
 800ef20:	1c43      	adds	r3, r0, #1
 800ef22:	d102      	bne.n	800ef2a <_isatty_r+0x1a>
 800ef24:	6823      	ldr	r3, [r4, #0]
 800ef26:	b103      	cbz	r3, 800ef2a <_isatty_r+0x1a>
 800ef28:	602b      	str	r3, [r5, #0]
 800ef2a:	bd38      	pop	{r3, r4, r5, pc}
 800ef2c:	2001de4c 	.word	0x2001de4c

0800ef30 <_lseek_r>:
 800ef30:	b538      	push	{r3, r4, r5, lr}
 800ef32:	4c07      	ldr	r4, [pc, #28]	; (800ef50 <_lseek_r+0x20>)
 800ef34:	4605      	mov	r5, r0
 800ef36:	4608      	mov	r0, r1
 800ef38:	4611      	mov	r1, r2
 800ef3a:	2200      	movs	r2, #0
 800ef3c:	6022      	str	r2, [r4, #0]
 800ef3e:	461a      	mov	r2, r3
 800ef40:	f7f5 fef8 	bl	8004d34 <_lseek>
 800ef44:	1c43      	adds	r3, r0, #1
 800ef46:	d102      	bne.n	800ef4e <_lseek_r+0x1e>
 800ef48:	6823      	ldr	r3, [r4, #0]
 800ef4a:	b103      	cbz	r3, 800ef4e <_lseek_r+0x1e>
 800ef4c:	602b      	str	r3, [r5, #0]
 800ef4e:	bd38      	pop	{r3, r4, r5, pc}
 800ef50:	2001de4c 	.word	0x2001de4c

0800ef54 <memmove>:
 800ef54:	4288      	cmp	r0, r1
 800ef56:	b510      	push	{r4, lr}
 800ef58:	eb01 0302 	add.w	r3, r1, r2
 800ef5c:	d807      	bhi.n	800ef6e <memmove+0x1a>
 800ef5e:	1e42      	subs	r2, r0, #1
 800ef60:	4299      	cmp	r1, r3
 800ef62:	d00a      	beq.n	800ef7a <memmove+0x26>
 800ef64:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ef68:	f802 4f01 	strb.w	r4, [r2, #1]!
 800ef6c:	e7f8      	b.n	800ef60 <memmove+0xc>
 800ef6e:	4283      	cmp	r3, r0
 800ef70:	d9f5      	bls.n	800ef5e <memmove+0xa>
 800ef72:	1881      	adds	r1, r0, r2
 800ef74:	1ad2      	subs	r2, r2, r3
 800ef76:	42d3      	cmn	r3, r2
 800ef78:	d100      	bne.n	800ef7c <memmove+0x28>
 800ef7a:	bd10      	pop	{r4, pc}
 800ef7c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ef80:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800ef84:	e7f7      	b.n	800ef76 <memmove+0x22>

0800ef86 <__malloc_lock>:
 800ef86:	4770      	bx	lr

0800ef88 <__malloc_unlock>:
 800ef88:	4770      	bx	lr

0800ef8a <_realloc_r>:
 800ef8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef8c:	4607      	mov	r7, r0
 800ef8e:	4614      	mov	r4, r2
 800ef90:	460e      	mov	r6, r1
 800ef92:	b921      	cbnz	r1, 800ef9e <_realloc_r+0x14>
 800ef94:	4611      	mov	r1, r2
 800ef96:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ef9a:	f7ff bc27 	b.w	800e7ec <_malloc_r>
 800ef9e:	b922      	cbnz	r2, 800efaa <_realloc_r+0x20>
 800efa0:	f7ff fbd6 	bl	800e750 <_free_r>
 800efa4:	4625      	mov	r5, r4
 800efa6:	4628      	mov	r0, r5
 800efa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800efaa:	f000 f827 	bl	800effc <_malloc_usable_size_r>
 800efae:	42a0      	cmp	r0, r4
 800efb0:	d20f      	bcs.n	800efd2 <_realloc_r+0x48>
 800efb2:	4621      	mov	r1, r4
 800efb4:	4638      	mov	r0, r7
 800efb6:	f7ff fc19 	bl	800e7ec <_malloc_r>
 800efba:	4605      	mov	r5, r0
 800efbc:	2800      	cmp	r0, #0
 800efbe:	d0f2      	beq.n	800efa6 <_realloc_r+0x1c>
 800efc0:	4631      	mov	r1, r6
 800efc2:	4622      	mov	r2, r4
 800efc4:	f7fb fddc 	bl	800ab80 <memcpy>
 800efc8:	4631      	mov	r1, r6
 800efca:	4638      	mov	r0, r7
 800efcc:	f7ff fbc0 	bl	800e750 <_free_r>
 800efd0:	e7e9      	b.n	800efa6 <_realloc_r+0x1c>
 800efd2:	4635      	mov	r5, r6
 800efd4:	e7e7      	b.n	800efa6 <_realloc_r+0x1c>
	...

0800efd8 <_read_r>:
 800efd8:	b538      	push	{r3, r4, r5, lr}
 800efda:	4c07      	ldr	r4, [pc, #28]	; (800eff8 <_read_r+0x20>)
 800efdc:	4605      	mov	r5, r0
 800efde:	4608      	mov	r0, r1
 800efe0:	4611      	mov	r1, r2
 800efe2:	2200      	movs	r2, #0
 800efe4:	6022      	str	r2, [r4, #0]
 800efe6:	461a      	mov	r2, r3
 800efe8:	f7f5 fe44 	bl	8004c74 <_read>
 800efec:	1c43      	adds	r3, r0, #1
 800efee:	d102      	bne.n	800eff6 <_read_r+0x1e>
 800eff0:	6823      	ldr	r3, [r4, #0]
 800eff2:	b103      	cbz	r3, 800eff6 <_read_r+0x1e>
 800eff4:	602b      	str	r3, [r5, #0]
 800eff6:	bd38      	pop	{r3, r4, r5, pc}
 800eff8:	2001de4c 	.word	0x2001de4c

0800effc <_malloc_usable_size_r>:
 800effc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f000:	1f18      	subs	r0, r3, #4
 800f002:	2b00      	cmp	r3, #0
 800f004:	bfbc      	itt	lt
 800f006:	580b      	ldrlt	r3, [r1, r0]
 800f008:	18c0      	addlt	r0, r0, r3
 800f00a:	4770      	bx	lr

0800f00c <pow>:
 800f00c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f010:	ed2d 8b04 	vpush	{d8-d9}
 800f014:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 800f2e8 <pow+0x2dc>
 800f018:	b08d      	sub	sp, #52	; 0x34
 800f01a:	ec57 6b10 	vmov	r6, r7, d0
 800f01e:	ec55 4b11 	vmov	r4, r5, d1
 800f022:	f000 f9bd 	bl	800f3a0 <__ieee754_pow>
 800f026:	f999 3000 	ldrsb.w	r3, [r9]
 800f02a:	9300      	str	r3, [sp, #0]
 800f02c:	3301      	adds	r3, #1
 800f02e:	eeb0 8a40 	vmov.f32	s16, s0
 800f032:	eef0 8a60 	vmov.f32	s17, s1
 800f036:	46c8      	mov	r8, r9
 800f038:	d05f      	beq.n	800f0fa <pow+0xee>
 800f03a:	4622      	mov	r2, r4
 800f03c:	462b      	mov	r3, r5
 800f03e:	4620      	mov	r0, r4
 800f040:	4629      	mov	r1, r5
 800f042:	f7f1 fd73 	bl	8000b2c <__aeabi_dcmpun>
 800f046:	4683      	mov	fp, r0
 800f048:	2800      	cmp	r0, #0
 800f04a:	d156      	bne.n	800f0fa <pow+0xee>
 800f04c:	4632      	mov	r2, r6
 800f04e:	463b      	mov	r3, r7
 800f050:	4630      	mov	r0, r6
 800f052:	4639      	mov	r1, r7
 800f054:	f7f1 fd6a 	bl	8000b2c <__aeabi_dcmpun>
 800f058:	9001      	str	r0, [sp, #4]
 800f05a:	b1e8      	cbz	r0, 800f098 <pow+0x8c>
 800f05c:	2200      	movs	r2, #0
 800f05e:	2300      	movs	r3, #0
 800f060:	4620      	mov	r0, r4
 800f062:	4629      	mov	r1, r5
 800f064:	f7f1 fd30 	bl	8000ac8 <__aeabi_dcmpeq>
 800f068:	2800      	cmp	r0, #0
 800f06a:	d046      	beq.n	800f0fa <pow+0xee>
 800f06c:	2301      	movs	r3, #1
 800f06e:	9302      	str	r3, [sp, #8]
 800f070:	4b96      	ldr	r3, [pc, #600]	; (800f2cc <pow+0x2c0>)
 800f072:	9303      	str	r3, [sp, #12]
 800f074:	4b96      	ldr	r3, [pc, #600]	; (800f2d0 <pow+0x2c4>)
 800f076:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800f07a:	2200      	movs	r2, #0
 800f07c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f080:	9b00      	ldr	r3, [sp, #0]
 800f082:	2b02      	cmp	r3, #2
 800f084:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f088:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f08c:	d033      	beq.n	800f0f6 <pow+0xea>
 800f08e:	a802      	add	r0, sp, #8
 800f090:	f000 ff55 	bl	800ff3e <matherr>
 800f094:	bb48      	cbnz	r0, 800f0ea <pow+0xde>
 800f096:	e05d      	b.n	800f154 <pow+0x148>
 800f098:	f04f 0a00 	mov.w	sl, #0
 800f09c:	f04f 0b00 	mov.w	fp, #0
 800f0a0:	4652      	mov	r2, sl
 800f0a2:	465b      	mov	r3, fp
 800f0a4:	4630      	mov	r0, r6
 800f0a6:	4639      	mov	r1, r7
 800f0a8:	f7f1 fd0e 	bl	8000ac8 <__aeabi_dcmpeq>
 800f0ac:	ec4b ab19 	vmov	d9, sl, fp
 800f0b0:	2800      	cmp	r0, #0
 800f0b2:	d054      	beq.n	800f15e <pow+0x152>
 800f0b4:	4652      	mov	r2, sl
 800f0b6:	465b      	mov	r3, fp
 800f0b8:	4620      	mov	r0, r4
 800f0ba:	4629      	mov	r1, r5
 800f0bc:	f7f1 fd04 	bl	8000ac8 <__aeabi_dcmpeq>
 800f0c0:	4680      	mov	r8, r0
 800f0c2:	b318      	cbz	r0, 800f10c <pow+0x100>
 800f0c4:	2301      	movs	r3, #1
 800f0c6:	9302      	str	r3, [sp, #8]
 800f0c8:	4b80      	ldr	r3, [pc, #512]	; (800f2cc <pow+0x2c0>)
 800f0ca:	9303      	str	r3, [sp, #12]
 800f0cc:	9b01      	ldr	r3, [sp, #4]
 800f0ce:	930a      	str	r3, [sp, #40]	; 0x28
 800f0d0:	9b00      	ldr	r3, [sp, #0]
 800f0d2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f0d6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f0da:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800f0de:	2b00      	cmp	r3, #0
 800f0e0:	d0d5      	beq.n	800f08e <pow+0x82>
 800f0e2:	4b7b      	ldr	r3, [pc, #492]	; (800f2d0 <pow+0x2c4>)
 800f0e4:	2200      	movs	r2, #0
 800f0e6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f0ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f0ec:	b11b      	cbz	r3, 800f0f6 <pow+0xea>
 800f0ee:	f7fb fd1d 	bl	800ab2c <__errno>
 800f0f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f0f4:	6003      	str	r3, [r0, #0]
 800f0f6:	ed9d 8b08 	vldr	d8, [sp, #32]
 800f0fa:	eeb0 0a48 	vmov.f32	s0, s16
 800f0fe:	eef0 0a68 	vmov.f32	s1, s17
 800f102:	b00d      	add	sp, #52	; 0x34
 800f104:	ecbd 8b04 	vpop	{d8-d9}
 800f108:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f10c:	ec45 4b10 	vmov	d0, r4, r5
 800f110:	f000 ff0d 	bl	800ff2e <finite>
 800f114:	2800      	cmp	r0, #0
 800f116:	d0f0      	beq.n	800f0fa <pow+0xee>
 800f118:	4652      	mov	r2, sl
 800f11a:	465b      	mov	r3, fp
 800f11c:	4620      	mov	r0, r4
 800f11e:	4629      	mov	r1, r5
 800f120:	f7f1 fcdc 	bl	8000adc <__aeabi_dcmplt>
 800f124:	2800      	cmp	r0, #0
 800f126:	d0e8      	beq.n	800f0fa <pow+0xee>
 800f128:	2301      	movs	r3, #1
 800f12a:	9302      	str	r3, [sp, #8]
 800f12c:	4b67      	ldr	r3, [pc, #412]	; (800f2cc <pow+0x2c0>)
 800f12e:	9303      	str	r3, [sp, #12]
 800f130:	f999 3000 	ldrsb.w	r3, [r9]
 800f134:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800f138:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f13c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f140:	b913      	cbnz	r3, 800f148 <pow+0x13c>
 800f142:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800f146:	e7a2      	b.n	800f08e <pow+0x82>
 800f148:	4962      	ldr	r1, [pc, #392]	; (800f2d4 <pow+0x2c8>)
 800f14a:	2000      	movs	r0, #0
 800f14c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f150:	2b02      	cmp	r3, #2
 800f152:	d19c      	bne.n	800f08e <pow+0x82>
 800f154:	f7fb fcea 	bl	800ab2c <__errno>
 800f158:	2321      	movs	r3, #33	; 0x21
 800f15a:	6003      	str	r3, [r0, #0]
 800f15c:	e7c5      	b.n	800f0ea <pow+0xde>
 800f15e:	eeb0 0a48 	vmov.f32	s0, s16
 800f162:	eef0 0a68 	vmov.f32	s1, s17
 800f166:	f000 fee2 	bl	800ff2e <finite>
 800f16a:	9000      	str	r0, [sp, #0]
 800f16c:	2800      	cmp	r0, #0
 800f16e:	f040 8081 	bne.w	800f274 <pow+0x268>
 800f172:	ec47 6b10 	vmov	d0, r6, r7
 800f176:	f000 feda 	bl	800ff2e <finite>
 800f17a:	2800      	cmp	r0, #0
 800f17c:	d07a      	beq.n	800f274 <pow+0x268>
 800f17e:	ec45 4b10 	vmov	d0, r4, r5
 800f182:	f000 fed4 	bl	800ff2e <finite>
 800f186:	2800      	cmp	r0, #0
 800f188:	d074      	beq.n	800f274 <pow+0x268>
 800f18a:	ec53 2b18 	vmov	r2, r3, d8
 800f18e:	ee18 0a10 	vmov	r0, s16
 800f192:	4619      	mov	r1, r3
 800f194:	f7f1 fcca 	bl	8000b2c <__aeabi_dcmpun>
 800f198:	f999 9000 	ldrsb.w	r9, [r9]
 800f19c:	4b4b      	ldr	r3, [pc, #300]	; (800f2cc <pow+0x2c0>)
 800f19e:	b1b0      	cbz	r0, 800f1ce <pow+0x1c2>
 800f1a0:	2201      	movs	r2, #1
 800f1a2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f1a6:	9b00      	ldr	r3, [sp, #0]
 800f1a8:	930a      	str	r3, [sp, #40]	; 0x28
 800f1aa:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f1ae:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f1b2:	f1b9 0f00 	cmp.w	r9, #0
 800f1b6:	d0c4      	beq.n	800f142 <pow+0x136>
 800f1b8:	4652      	mov	r2, sl
 800f1ba:	465b      	mov	r3, fp
 800f1bc:	4650      	mov	r0, sl
 800f1be:	4659      	mov	r1, fp
 800f1c0:	f7f1 fb44 	bl	800084c <__aeabi_ddiv>
 800f1c4:	f1b9 0f02 	cmp.w	r9, #2
 800f1c8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f1cc:	e7c1      	b.n	800f152 <pow+0x146>
 800f1ce:	2203      	movs	r2, #3
 800f1d0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f1d4:	900a      	str	r0, [sp, #40]	; 0x28
 800f1d6:	4629      	mov	r1, r5
 800f1d8:	4620      	mov	r0, r4
 800f1da:	2200      	movs	r2, #0
 800f1dc:	4b3e      	ldr	r3, [pc, #248]	; (800f2d8 <pow+0x2cc>)
 800f1de:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f1e2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f1e6:	f7f1 fa07 	bl	80005f8 <__aeabi_dmul>
 800f1ea:	4604      	mov	r4, r0
 800f1ec:	460d      	mov	r5, r1
 800f1ee:	f1b9 0f00 	cmp.w	r9, #0
 800f1f2:	d124      	bne.n	800f23e <pow+0x232>
 800f1f4:	4b39      	ldr	r3, [pc, #228]	; (800f2dc <pow+0x2d0>)
 800f1f6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800f1fa:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f1fe:	4630      	mov	r0, r6
 800f200:	4652      	mov	r2, sl
 800f202:	465b      	mov	r3, fp
 800f204:	4639      	mov	r1, r7
 800f206:	f7f1 fc69 	bl	8000adc <__aeabi_dcmplt>
 800f20a:	2800      	cmp	r0, #0
 800f20c:	d056      	beq.n	800f2bc <pow+0x2b0>
 800f20e:	ec45 4b10 	vmov	d0, r4, r5
 800f212:	f000 fea1 	bl	800ff58 <rint>
 800f216:	4622      	mov	r2, r4
 800f218:	462b      	mov	r3, r5
 800f21a:	ec51 0b10 	vmov	r0, r1, d0
 800f21e:	f7f1 fc53 	bl	8000ac8 <__aeabi_dcmpeq>
 800f222:	b920      	cbnz	r0, 800f22e <pow+0x222>
 800f224:	4b2e      	ldr	r3, [pc, #184]	; (800f2e0 <pow+0x2d4>)
 800f226:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800f22a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f22e:	f998 3000 	ldrsb.w	r3, [r8]
 800f232:	2b02      	cmp	r3, #2
 800f234:	d142      	bne.n	800f2bc <pow+0x2b0>
 800f236:	f7fb fc79 	bl	800ab2c <__errno>
 800f23a:	2322      	movs	r3, #34	; 0x22
 800f23c:	e78d      	b.n	800f15a <pow+0x14e>
 800f23e:	4b29      	ldr	r3, [pc, #164]	; (800f2e4 <pow+0x2d8>)
 800f240:	2200      	movs	r2, #0
 800f242:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f246:	4630      	mov	r0, r6
 800f248:	4652      	mov	r2, sl
 800f24a:	465b      	mov	r3, fp
 800f24c:	4639      	mov	r1, r7
 800f24e:	f7f1 fc45 	bl	8000adc <__aeabi_dcmplt>
 800f252:	2800      	cmp	r0, #0
 800f254:	d0eb      	beq.n	800f22e <pow+0x222>
 800f256:	ec45 4b10 	vmov	d0, r4, r5
 800f25a:	f000 fe7d 	bl	800ff58 <rint>
 800f25e:	4622      	mov	r2, r4
 800f260:	462b      	mov	r3, r5
 800f262:	ec51 0b10 	vmov	r0, r1, d0
 800f266:	f7f1 fc2f 	bl	8000ac8 <__aeabi_dcmpeq>
 800f26a:	2800      	cmp	r0, #0
 800f26c:	d1df      	bne.n	800f22e <pow+0x222>
 800f26e:	2200      	movs	r2, #0
 800f270:	4b18      	ldr	r3, [pc, #96]	; (800f2d4 <pow+0x2c8>)
 800f272:	e7da      	b.n	800f22a <pow+0x21e>
 800f274:	2200      	movs	r2, #0
 800f276:	2300      	movs	r3, #0
 800f278:	ec51 0b18 	vmov	r0, r1, d8
 800f27c:	f7f1 fc24 	bl	8000ac8 <__aeabi_dcmpeq>
 800f280:	2800      	cmp	r0, #0
 800f282:	f43f af3a 	beq.w	800f0fa <pow+0xee>
 800f286:	ec47 6b10 	vmov	d0, r6, r7
 800f28a:	f000 fe50 	bl	800ff2e <finite>
 800f28e:	2800      	cmp	r0, #0
 800f290:	f43f af33 	beq.w	800f0fa <pow+0xee>
 800f294:	ec45 4b10 	vmov	d0, r4, r5
 800f298:	f000 fe49 	bl	800ff2e <finite>
 800f29c:	2800      	cmp	r0, #0
 800f29e:	f43f af2c 	beq.w	800f0fa <pow+0xee>
 800f2a2:	2304      	movs	r3, #4
 800f2a4:	9302      	str	r3, [sp, #8]
 800f2a6:	4b09      	ldr	r3, [pc, #36]	; (800f2cc <pow+0x2c0>)
 800f2a8:	9303      	str	r3, [sp, #12]
 800f2aa:	2300      	movs	r3, #0
 800f2ac:	930a      	str	r3, [sp, #40]	; 0x28
 800f2ae:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f2b2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f2b6:	ed8d 9b08 	vstr	d9, [sp, #32]
 800f2ba:	e7b8      	b.n	800f22e <pow+0x222>
 800f2bc:	a802      	add	r0, sp, #8
 800f2be:	f000 fe3e 	bl	800ff3e <matherr>
 800f2c2:	2800      	cmp	r0, #0
 800f2c4:	f47f af11 	bne.w	800f0ea <pow+0xde>
 800f2c8:	e7b5      	b.n	800f236 <pow+0x22a>
 800f2ca:	bf00      	nop
 800f2cc:	0801086e 	.word	0x0801086e
 800f2d0:	3ff00000 	.word	0x3ff00000
 800f2d4:	fff00000 	.word	0xfff00000
 800f2d8:	3fe00000 	.word	0x3fe00000
 800f2dc:	47efffff 	.word	0x47efffff
 800f2e0:	c7efffff 	.word	0xc7efffff
 800f2e4:	7ff00000 	.word	0x7ff00000
 800f2e8:	200001dc 	.word	0x200001dc

0800f2ec <sqrt>:
 800f2ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f2f0:	ed2d 8b02 	vpush	{d8}
 800f2f4:	b08b      	sub	sp, #44	; 0x2c
 800f2f6:	ec55 4b10 	vmov	r4, r5, d0
 800f2fa:	f000 fd5f 	bl	800fdbc <__ieee754_sqrt>
 800f2fe:	4b26      	ldr	r3, [pc, #152]	; (800f398 <sqrt+0xac>)
 800f300:	eeb0 8a40 	vmov.f32	s16, s0
 800f304:	eef0 8a60 	vmov.f32	s17, s1
 800f308:	f993 6000 	ldrsb.w	r6, [r3]
 800f30c:	1c73      	adds	r3, r6, #1
 800f30e:	d02a      	beq.n	800f366 <sqrt+0x7a>
 800f310:	4622      	mov	r2, r4
 800f312:	462b      	mov	r3, r5
 800f314:	4620      	mov	r0, r4
 800f316:	4629      	mov	r1, r5
 800f318:	f7f1 fc08 	bl	8000b2c <__aeabi_dcmpun>
 800f31c:	4607      	mov	r7, r0
 800f31e:	bb10      	cbnz	r0, 800f366 <sqrt+0x7a>
 800f320:	f04f 0800 	mov.w	r8, #0
 800f324:	f04f 0900 	mov.w	r9, #0
 800f328:	4642      	mov	r2, r8
 800f32a:	464b      	mov	r3, r9
 800f32c:	4620      	mov	r0, r4
 800f32e:	4629      	mov	r1, r5
 800f330:	f7f1 fbd4 	bl	8000adc <__aeabi_dcmplt>
 800f334:	b1b8      	cbz	r0, 800f366 <sqrt+0x7a>
 800f336:	2301      	movs	r3, #1
 800f338:	9300      	str	r3, [sp, #0]
 800f33a:	4b18      	ldr	r3, [pc, #96]	; (800f39c <sqrt+0xb0>)
 800f33c:	9301      	str	r3, [sp, #4]
 800f33e:	9708      	str	r7, [sp, #32]
 800f340:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800f344:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800f348:	b9b6      	cbnz	r6, 800f378 <sqrt+0x8c>
 800f34a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800f34e:	4668      	mov	r0, sp
 800f350:	f000 fdf5 	bl	800ff3e <matherr>
 800f354:	b1d0      	cbz	r0, 800f38c <sqrt+0xa0>
 800f356:	9b08      	ldr	r3, [sp, #32]
 800f358:	b11b      	cbz	r3, 800f362 <sqrt+0x76>
 800f35a:	f7fb fbe7 	bl	800ab2c <__errno>
 800f35e:	9b08      	ldr	r3, [sp, #32]
 800f360:	6003      	str	r3, [r0, #0]
 800f362:	ed9d 8b06 	vldr	d8, [sp, #24]
 800f366:	eeb0 0a48 	vmov.f32	s0, s16
 800f36a:	eef0 0a68 	vmov.f32	s1, s17
 800f36e:	b00b      	add	sp, #44	; 0x2c
 800f370:	ecbd 8b02 	vpop	{d8}
 800f374:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f378:	4642      	mov	r2, r8
 800f37a:	464b      	mov	r3, r9
 800f37c:	4640      	mov	r0, r8
 800f37e:	4649      	mov	r1, r9
 800f380:	f7f1 fa64 	bl	800084c <__aeabi_ddiv>
 800f384:	2e02      	cmp	r6, #2
 800f386:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f38a:	d1e0      	bne.n	800f34e <sqrt+0x62>
 800f38c:	f7fb fbce 	bl	800ab2c <__errno>
 800f390:	2321      	movs	r3, #33	; 0x21
 800f392:	6003      	str	r3, [r0, #0]
 800f394:	e7df      	b.n	800f356 <sqrt+0x6a>
 800f396:	bf00      	nop
 800f398:	200001dc 	.word	0x200001dc
 800f39c:	08010872 	.word	0x08010872

0800f3a0 <__ieee754_pow>:
 800f3a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3a4:	b091      	sub	sp, #68	; 0x44
 800f3a6:	ed8d 1b00 	vstr	d1, [sp]
 800f3aa:	e9dd 2900 	ldrd	r2, r9, [sp]
 800f3ae:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800f3b2:	ea58 0302 	orrs.w	r3, r8, r2
 800f3b6:	ec57 6b10 	vmov	r6, r7, d0
 800f3ba:	f000 84be 	beq.w	800fd3a <__ieee754_pow+0x99a>
 800f3be:	4b7a      	ldr	r3, [pc, #488]	; (800f5a8 <__ieee754_pow+0x208>)
 800f3c0:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800f3c4:	429c      	cmp	r4, r3
 800f3c6:	463d      	mov	r5, r7
 800f3c8:	ee10 aa10 	vmov	sl, s0
 800f3cc:	dc09      	bgt.n	800f3e2 <__ieee754_pow+0x42>
 800f3ce:	d103      	bne.n	800f3d8 <__ieee754_pow+0x38>
 800f3d0:	b93e      	cbnz	r6, 800f3e2 <__ieee754_pow+0x42>
 800f3d2:	45a0      	cmp	r8, r4
 800f3d4:	dc0d      	bgt.n	800f3f2 <__ieee754_pow+0x52>
 800f3d6:	e001      	b.n	800f3dc <__ieee754_pow+0x3c>
 800f3d8:	4598      	cmp	r8, r3
 800f3da:	dc02      	bgt.n	800f3e2 <__ieee754_pow+0x42>
 800f3dc:	4598      	cmp	r8, r3
 800f3de:	d10e      	bne.n	800f3fe <__ieee754_pow+0x5e>
 800f3e0:	b16a      	cbz	r2, 800f3fe <__ieee754_pow+0x5e>
 800f3e2:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800f3e6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800f3ea:	ea54 030a 	orrs.w	r3, r4, sl
 800f3ee:	f000 84a4 	beq.w	800fd3a <__ieee754_pow+0x99a>
 800f3f2:	486e      	ldr	r0, [pc, #440]	; (800f5ac <__ieee754_pow+0x20c>)
 800f3f4:	b011      	add	sp, #68	; 0x44
 800f3f6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3fa:	f000 bda5 	b.w	800ff48 <nan>
 800f3fe:	2d00      	cmp	r5, #0
 800f400:	da53      	bge.n	800f4aa <__ieee754_pow+0x10a>
 800f402:	4b6b      	ldr	r3, [pc, #428]	; (800f5b0 <__ieee754_pow+0x210>)
 800f404:	4598      	cmp	r8, r3
 800f406:	dc4d      	bgt.n	800f4a4 <__ieee754_pow+0x104>
 800f408:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800f40c:	4598      	cmp	r8, r3
 800f40e:	dd4c      	ble.n	800f4aa <__ieee754_pow+0x10a>
 800f410:	ea4f 5328 	mov.w	r3, r8, asr #20
 800f414:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800f418:	2b14      	cmp	r3, #20
 800f41a:	dd26      	ble.n	800f46a <__ieee754_pow+0xca>
 800f41c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800f420:	fa22 f103 	lsr.w	r1, r2, r3
 800f424:	fa01 f303 	lsl.w	r3, r1, r3
 800f428:	4293      	cmp	r3, r2
 800f42a:	d13e      	bne.n	800f4aa <__ieee754_pow+0x10a>
 800f42c:	f001 0101 	and.w	r1, r1, #1
 800f430:	f1c1 0b02 	rsb	fp, r1, #2
 800f434:	2a00      	cmp	r2, #0
 800f436:	d15b      	bne.n	800f4f0 <__ieee754_pow+0x150>
 800f438:	4b5b      	ldr	r3, [pc, #364]	; (800f5a8 <__ieee754_pow+0x208>)
 800f43a:	4598      	cmp	r8, r3
 800f43c:	d124      	bne.n	800f488 <__ieee754_pow+0xe8>
 800f43e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800f442:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800f446:	ea53 030a 	orrs.w	r3, r3, sl
 800f44a:	f000 8476 	beq.w	800fd3a <__ieee754_pow+0x99a>
 800f44e:	4b59      	ldr	r3, [pc, #356]	; (800f5b4 <__ieee754_pow+0x214>)
 800f450:	429c      	cmp	r4, r3
 800f452:	dd2d      	ble.n	800f4b0 <__ieee754_pow+0x110>
 800f454:	f1b9 0f00 	cmp.w	r9, #0
 800f458:	f280 8473 	bge.w	800fd42 <__ieee754_pow+0x9a2>
 800f45c:	2000      	movs	r0, #0
 800f45e:	2100      	movs	r1, #0
 800f460:	ec41 0b10 	vmov	d0, r0, r1
 800f464:	b011      	add	sp, #68	; 0x44
 800f466:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f46a:	2a00      	cmp	r2, #0
 800f46c:	d13e      	bne.n	800f4ec <__ieee754_pow+0x14c>
 800f46e:	f1c3 0314 	rsb	r3, r3, #20
 800f472:	fa48 f103 	asr.w	r1, r8, r3
 800f476:	fa01 f303 	lsl.w	r3, r1, r3
 800f47a:	4543      	cmp	r3, r8
 800f47c:	f040 8469 	bne.w	800fd52 <__ieee754_pow+0x9b2>
 800f480:	f001 0101 	and.w	r1, r1, #1
 800f484:	f1c1 0b02 	rsb	fp, r1, #2
 800f488:	4b4b      	ldr	r3, [pc, #300]	; (800f5b8 <__ieee754_pow+0x218>)
 800f48a:	4598      	cmp	r8, r3
 800f48c:	d118      	bne.n	800f4c0 <__ieee754_pow+0x120>
 800f48e:	f1b9 0f00 	cmp.w	r9, #0
 800f492:	f280 845a 	bge.w	800fd4a <__ieee754_pow+0x9aa>
 800f496:	4948      	ldr	r1, [pc, #288]	; (800f5b8 <__ieee754_pow+0x218>)
 800f498:	4632      	mov	r2, r6
 800f49a:	463b      	mov	r3, r7
 800f49c:	2000      	movs	r0, #0
 800f49e:	f7f1 f9d5 	bl	800084c <__aeabi_ddiv>
 800f4a2:	e7dd      	b.n	800f460 <__ieee754_pow+0xc0>
 800f4a4:	f04f 0b02 	mov.w	fp, #2
 800f4a8:	e7c4      	b.n	800f434 <__ieee754_pow+0x94>
 800f4aa:	f04f 0b00 	mov.w	fp, #0
 800f4ae:	e7c1      	b.n	800f434 <__ieee754_pow+0x94>
 800f4b0:	f1b9 0f00 	cmp.w	r9, #0
 800f4b4:	dad2      	bge.n	800f45c <__ieee754_pow+0xbc>
 800f4b6:	e9dd 0300 	ldrd	r0, r3, [sp]
 800f4ba:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800f4be:	e7cf      	b.n	800f460 <__ieee754_pow+0xc0>
 800f4c0:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800f4c4:	d106      	bne.n	800f4d4 <__ieee754_pow+0x134>
 800f4c6:	4632      	mov	r2, r6
 800f4c8:	463b      	mov	r3, r7
 800f4ca:	4610      	mov	r0, r2
 800f4cc:	4619      	mov	r1, r3
 800f4ce:	f7f1 f893 	bl	80005f8 <__aeabi_dmul>
 800f4d2:	e7c5      	b.n	800f460 <__ieee754_pow+0xc0>
 800f4d4:	4b39      	ldr	r3, [pc, #228]	; (800f5bc <__ieee754_pow+0x21c>)
 800f4d6:	4599      	cmp	r9, r3
 800f4d8:	d10a      	bne.n	800f4f0 <__ieee754_pow+0x150>
 800f4da:	2d00      	cmp	r5, #0
 800f4dc:	db08      	blt.n	800f4f0 <__ieee754_pow+0x150>
 800f4de:	ec47 6b10 	vmov	d0, r6, r7
 800f4e2:	b011      	add	sp, #68	; 0x44
 800f4e4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f4e8:	f000 bc68 	b.w	800fdbc <__ieee754_sqrt>
 800f4ec:	f04f 0b00 	mov.w	fp, #0
 800f4f0:	ec47 6b10 	vmov	d0, r6, r7
 800f4f4:	f000 fd12 	bl	800ff1c <fabs>
 800f4f8:	ec51 0b10 	vmov	r0, r1, d0
 800f4fc:	f1ba 0f00 	cmp.w	sl, #0
 800f500:	d127      	bne.n	800f552 <__ieee754_pow+0x1b2>
 800f502:	b124      	cbz	r4, 800f50e <__ieee754_pow+0x16e>
 800f504:	4b2c      	ldr	r3, [pc, #176]	; (800f5b8 <__ieee754_pow+0x218>)
 800f506:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800f50a:	429a      	cmp	r2, r3
 800f50c:	d121      	bne.n	800f552 <__ieee754_pow+0x1b2>
 800f50e:	f1b9 0f00 	cmp.w	r9, #0
 800f512:	da05      	bge.n	800f520 <__ieee754_pow+0x180>
 800f514:	4602      	mov	r2, r0
 800f516:	460b      	mov	r3, r1
 800f518:	2000      	movs	r0, #0
 800f51a:	4927      	ldr	r1, [pc, #156]	; (800f5b8 <__ieee754_pow+0x218>)
 800f51c:	f7f1 f996 	bl	800084c <__aeabi_ddiv>
 800f520:	2d00      	cmp	r5, #0
 800f522:	da9d      	bge.n	800f460 <__ieee754_pow+0xc0>
 800f524:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800f528:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800f52c:	ea54 030b 	orrs.w	r3, r4, fp
 800f530:	d108      	bne.n	800f544 <__ieee754_pow+0x1a4>
 800f532:	4602      	mov	r2, r0
 800f534:	460b      	mov	r3, r1
 800f536:	4610      	mov	r0, r2
 800f538:	4619      	mov	r1, r3
 800f53a:	f7f0 fea5 	bl	8000288 <__aeabi_dsub>
 800f53e:	4602      	mov	r2, r0
 800f540:	460b      	mov	r3, r1
 800f542:	e7ac      	b.n	800f49e <__ieee754_pow+0xfe>
 800f544:	f1bb 0f01 	cmp.w	fp, #1
 800f548:	d18a      	bne.n	800f460 <__ieee754_pow+0xc0>
 800f54a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f54e:	4619      	mov	r1, r3
 800f550:	e786      	b.n	800f460 <__ieee754_pow+0xc0>
 800f552:	0fed      	lsrs	r5, r5, #31
 800f554:	1e6b      	subs	r3, r5, #1
 800f556:	930d      	str	r3, [sp, #52]	; 0x34
 800f558:	ea5b 0303 	orrs.w	r3, fp, r3
 800f55c:	d102      	bne.n	800f564 <__ieee754_pow+0x1c4>
 800f55e:	4632      	mov	r2, r6
 800f560:	463b      	mov	r3, r7
 800f562:	e7e8      	b.n	800f536 <__ieee754_pow+0x196>
 800f564:	4b16      	ldr	r3, [pc, #88]	; (800f5c0 <__ieee754_pow+0x220>)
 800f566:	4598      	cmp	r8, r3
 800f568:	f340 80fe 	ble.w	800f768 <__ieee754_pow+0x3c8>
 800f56c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800f570:	4598      	cmp	r8, r3
 800f572:	dd0a      	ble.n	800f58a <__ieee754_pow+0x1ea>
 800f574:	4b0f      	ldr	r3, [pc, #60]	; (800f5b4 <__ieee754_pow+0x214>)
 800f576:	429c      	cmp	r4, r3
 800f578:	dc0d      	bgt.n	800f596 <__ieee754_pow+0x1f6>
 800f57a:	f1b9 0f00 	cmp.w	r9, #0
 800f57e:	f6bf af6d 	bge.w	800f45c <__ieee754_pow+0xbc>
 800f582:	a307      	add	r3, pc, #28	; (adr r3, 800f5a0 <__ieee754_pow+0x200>)
 800f584:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f588:	e79f      	b.n	800f4ca <__ieee754_pow+0x12a>
 800f58a:	4b0e      	ldr	r3, [pc, #56]	; (800f5c4 <__ieee754_pow+0x224>)
 800f58c:	429c      	cmp	r4, r3
 800f58e:	ddf4      	ble.n	800f57a <__ieee754_pow+0x1da>
 800f590:	4b09      	ldr	r3, [pc, #36]	; (800f5b8 <__ieee754_pow+0x218>)
 800f592:	429c      	cmp	r4, r3
 800f594:	dd18      	ble.n	800f5c8 <__ieee754_pow+0x228>
 800f596:	f1b9 0f00 	cmp.w	r9, #0
 800f59a:	dcf2      	bgt.n	800f582 <__ieee754_pow+0x1e2>
 800f59c:	e75e      	b.n	800f45c <__ieee754_pow+0xbc>
 800f59e:	bf00      	nop
 800f5a0:	8800759c 	.word	0x8800759c
 800f5a4:	7e37e43c 	.word	0x7e37e43c
 800f5a8:	7ff00000 	.word	0x7ff00000
 800f5ac:	08010761 	.word	0x08010761
 800f5b0:	433fffff 	.word	0x433fffff
 800f5b4:	3fefffff 	.word	0x3fefffff
 800f5b8:	3ff00000 	.word	0x3ff00000
 800f5bc:	3fe00000 	.word	0x3fe00000
 800f5c0:	41e00000 	.word	0x41e00000
 800f5c4:	3feffffe 	.word	0x3feffffe
 800f5c8:	2200      	movs	r2, #0
 800f5ca:	4b63      	ldr	r3, [pc, #396]	; (800f758 <__ieee754_pow+0x3b8>)
 800f5cc:	f7f0 fe5c 	bl	8000288 <__aeabi_dsub>
 800f5d0:	a355      	add	r3, pc, #340	; (adr r3, 800f728 <__ieee754_pow+0x388>)
 800f5d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5d6:	4604      	mov	r4, r0
 800f5d8:	460d      	mov	r5, r1
 800f5da:	f7f1 f80d 	bl	80005f8 <__aeabi_dmul>
 800f5de:	a354      	add	r3, pc, #336	; (adr r3, 800f730 <__ieee754_pow+0x390>)
 800f5e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5e4:	4606      	mov	r6, r0
 800f5e6:	460f      	mov	r7, r1
 800f5e8:	4620      	mov	r0, r4
 800f5ea:	4629      	mov	r1, r5
 800f5ec:	f7f1 f804 	bl	80005f8 <__aeabi_dmul>
 800f5f0:	2200      	movs	r2, #0
 800f5f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f5f6:	4b59      	ldr	r3, [pc, #356]	; (800f75c <__ieee754_pow+0x3bc>)
 800f5f8:	4620      	mov	r0, r4
 800f5fa:	4629      	mov	r1, r5
 800f5fc:	f7f0 fffc 	bl	80005f8 <__aeabi_dmul>
 800f600:	4602      	mov	r2, r0
 800f602:	460b      	mov	r3, r1
 800f604:	a14c      	add	r1, pc, #304	; (adr r1, 800f738 <__ieee754_pow+0x398>)
 800f606:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f60a:	f7f0 fe3d 	bl	8000288 <__aeabi_dsub>
 800f60e:	4622      	mov	r2, r4
 800f610:	462b      	mov	r3, r5
 800f612:	f7f0 fff1 	bl	80005f8 <__aeabi_dmul>
 800f616:	4602      	mov	r2, r0
 800f618:	460b      	mov	r3, r1
 800f61a:	2000      	movs	r0, #0
 800f61c:	4950      	ldr	r1, [pc, #320]	; (800f760 <__ieee754_pow+0x3c0>)
 800f61e:	f7f0 fe33 	bl	8000288 <__aeabi_dsub>
 800f622:	4622      	mov	r2, r4
 800f624:	462b      	mov	r3, r5
 800f626:	4680      	mov	r8, r0
 800f628:	4689      	mov	r9, r1
 800f62a:	4620      	mov	r0, r4
 800f62c:	4629      	mov	r1, r5
 800f62e:	f7f0 ffe3 	bl	80005f8 <__aeabi_dmul>
 800f632:	4602      	mov	r2, r0
 800f634:	460b      	mov	r3, r1
 800f636:	4640      	mov	r0, r8
 800f638:	4649      	mov	r1, r9
 800f63a:	f7f0 ffdd 	bl	80005f8 <__aeabi_dmul>
 800f63e:	a340      	add	r3, pc, #256	; (adr r3, 800f740 <__ieee754_pow+0x3a0>)
 800f640:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f644:	f7f0 ffd8 	bl	80005f8 <__aeabi_dmul>
 800f648:	4602      	mov	r2, r0
 800f64a:	460b      	mov	r3, r1
 800f64c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f650:	f7f0 fe1a 	bl	8000288 <__aeabi_dsub>
 800f654:	4602      	mov	r2, r0
 800f656:	460b      	mov	r3, r1
 800f658:	4604      	mov	r4, r0
 800f65a:	460d      	mov	r5, r1
 800f65c:	4630      	mov	r0, r6
 800f65e:	4639      	mov	r1, r7
 800f660:	f7f0 fe14 	bl	800028c <__adddf3>
 800f664:	2000      	movs	r0, #0
 800f666:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f66a:	4632      	mov	r2, r6
 800f66c:	463b      	mov	r3, r7
 800f66e:	f7f0 fe0b 	bl	8000288 <__aeabi_dsub>
 800f672:	4602      	mov	r2, r0
 800f674:	460b      	mov	r3, r1
 800f676:	4620      	mov	r0, r4
 800f678:	4629      	mov	r1, r5
 800f67a:	f7f0 fe05 	bl	8000288 <__aeabi_dsub>
 800f67e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f680:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 800f684:	4313      	orrs	r3, r2
 800f686:	4606      	mov	r6, r0
 800f688:	460f      	mov	r7, r1
 800f68a:	f040 81eb 	bne.w	800fa64 <__ieee754_pow+0x6c4>
 800f68e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 800f748 <__ieee754_pow+0x3a8>
 800f692:	e9dd 4500 	ldrd	r4, r5, [sp]
 800f696:	2400      	movs	r4, #0
 800f698:	4622      	mov	r2, r4
 800f69a:	462b      	mov	r3, r5
 800f69c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f6a0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f6a4:	f7f0 fdf0 	bl	8000288 <__aeabi_dsub>
 800f6a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f6ac:	f7f0 ffa4 	bl	80005f8 <__aeabi_dmul>
 800f6b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f6b4:	4680      	mov	r8, r0
 800f6b6:	4689      	mov	r9, r1
 800f6b8:	4630      	mov	r0, r6
 800f6ba:	4639      	mov	r1, r7
 800f6bc:	f7f0 ff9c 	bl	80005f8 <__aeabi_dmul>
 800f6c0:	4602      	mov	r2, r0
 800f6c2:	460b      	mov	r3, r1
 800f6c4:	4640      	mov	r0, r8
 800f6c6:	4649      	mov	r1, r9
 800f6c8:	f7f0 fde0 	bl	800028c <__adddf3>
 800f6cc:	4622      	mov	r2, r4
 800f6ce:	462b      	mov	r3, r5
 800f6d0:	4680      	mov	r8, r0
 800f6d2:	4689      	mov	r9, r1
 800f6d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f6d8:	f7f0 ff8e 	bl	80005f8 <__aeabi_dmul>
 800f6dc:	460b      	mov	r3, r1
 800f6de:	4604      	mov	r4, r0
 800f6e0:	460d      	mov	r5, r1
 800f6e2:	4602      	mov	r2, r0
 800f6e4:	4649      	mov	r1, r9
 800f6e6:	4640      	mov	r0, r8
 800f6e8:	e9cd 4500 	strd	r4, r5, [sp]
 800f6ec:	f7f0 fdce 	bl	800028c <__adddf3>
 800f6f0:	4b1c      	ldr	r3, [pc, #112]	; (800f764 <__ieee754_pow+0x3c4>)
 800f6f2:	4299      	cmp	r1, r3
 800f6f4:	4606      	mov	r6, r0
 800f6f6:	460f      	mov	r7, r1
 800f6f8:	468b      	mov	fp, r1
 800f6fa:	f340 82f7 	ble.w	800fcec <__ieee754_pow+0x94c>
 800f6fe:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800f702:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800f706:	4303      	orrs	r3, r0
 800f708:	f000 81ea 	beq.w	800fae0 <__ieee754_pow+0x740>
 800f70c:	a310      	add	r3, pc, #64	; (adr r3, 800f750 <__ieee754_pow+0x3b0>)
 800f70e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f712:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f716:	f7f0 ff6f 	bl	80005f8 <__aeabi_dmul>
 800f71a:	a30d      	add	r3, pc, #52	; (adr r3, 800f750 <__ieee754_pow+0x3b0>)
 800f71c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f720:	e6d5      	b.n	800f4ce <__ieee754_pow+0x12e>
 800f722:	bf00      	nop
 800f724:	f3af 8000 	nop.w
 800f728:	60000000 	.word	0x60000000
 800f72c:	3ff71547 	.word	0x3ff71547
 800f730:	f85ddf44 	.word	0xf85ddf44
 800f734:	3e54ae0b 	.word	0x3e54ae0b
 800f738:	55555555 	.word	0x55555555
 800f73c:	3fd55555 	.word	0x3fd55555
 800f740:	652b82fe 	.word	0x652b82fe
 800f744:	3ff71547 	.word	0x3ff71547
 800f748:	00000000 	.word	0x00000000
 800f74c:	bff00000 	.word	0xbff00000
 800f750:	8800759c 	.word	0x8800759c
 800f754:	7e37e43c 	.word	0x7e37e43c
 800f758:	3ff00000 	.word	0x3ff00000
 800f75c:	3fd00000 	.word	0x3fd00000
 800f760:	3fe00000 	.word	0x3fe00000
 800f764:	408fffff 	.word	0x408fffff
 800f768:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800f76c:	f04f 0200 	mov.w	r2, #0
 800f770:	da05      	bge.n	800f77e <__ieee754_pow+0x3de>
 800f772:	4bd3      	ldr	r3, [pc, #844]	; (800fac0 <__ieee754_pow+0x720>)
 800f774:	f7f0 ff40 	bl	80005f8 <__aeabi_dmul>
 800f778:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800f77c:	460c      	mov	r4, r1
 800f77e:	1523      	asrs	r3, r4, #20
 800f780:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800f784:	4413      	add	r3, r2
 800f786:	9309      	str	r3, [sp, #36]	; 0x24
 800f788:	4bce      	ldr	r3, [pc, #824]	; (800fac4 <__ieee754_pow+0x724>)
 800f78a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800f78e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800f792:	429c      	cmp	r4, r3
 800f794:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800f798:	dd08      	ble.n	800f7ac <__ieee754_pow+0x40c>
 800f79a:	4bcb      	ldr	r3, [pc, #812]	; (800fac8 <__ieee754_pow+0x728>)
 800f79c:	429c      	cmp	r4, r3
 800f79e:	f340 815e 	ble.w	800fa5e <__ieee754_pow+0x6be>
 800f7a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f7a4:	3301      	adds	r3, #1
 800f7a6:	9309      	str	r3, [sp, #36]	; 0x24
 800f7a8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800f7ac:	f04f 0a00 	mov.w	sl, #0
 800f7b0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800f7b4:	930c      	str	r3, [sp, #48]	; 0x30
 800f7b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f7b8:	4bc4      	ldr	r3, [pc, #784]	; (800facc <__ieee754_pow+0x72c>)
 800f7ba:	4413      	add	r3, r2
 800f7bc:	ed93 7b00 	vldr	d7, [r3]
 800f7c0:	4629      	mov	r1, r5
 800f7c2:	ec53 2b17 	vmov	r2, r3, d7
 800f7c6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f7ca:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800f7ce:	f7f0 fd5b 	bl	8000288 <__aeabi_dsub>
 800f7d2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f7d6:	4606      	mov	r6, r0
 800f7d8:	460f      	mov	r7, r1
 800f7da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f7de:	f7f0 fd55 	bl	800028c <__adddf3>
 800f7e2:	4602      	mov	r2, r0
 800f7e4:	460b      	mov	r3, r1
 800f7e6:	2000      	movs	r0, #0
 800f7e8:	49b9      	ldr	r1, [pc, #740]	; (800fad0 <__ieee754_pow+0x730>)
 800f7ea:	f7f1 f82f 	bl	800084c <__aeabi_ddiv>
 800f7ee:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800f7f2:	4602      	mov	r2, r0
 800f7f4:	460b      	mov	r3, r1
 800f7f6:	4630      	mov	r0, r6
 800f7f8:	4639      	mov	r1, r7
 800f7fa:	f7f0 fefd 	bl	80005f8 <__aeabi_dmul>
 800f7fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f802:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800f806:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800f80a:	2300      	movs	r3, #0
 800f80c:	9302      	str	r3, [sp, #8]
 800f80e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800f812:	106d      	asrs	r5, r5, #1
 800f814:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800f818:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800f81c:	2200      	movs	r2, #0
 800f81e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800f822:	4640      	mov	r0, r8
 800f824:	4649      	mov	r1, r9
 800f826:	4614      	mov	r4, r2
 800f828:	461d      	mov	r5, r3
 800f82a:	f7f0 fee5 	bl	80005f8 <__aeabi_dmul>
 800f82e:	4602      	mov	r2, r0
 800f830:	460b      	mov	r3, r1
 800f832:	4630      	mov	r0, r6
 800f834:	4639      	mov	r1, r7
 800f836:	f7f0 fd27 	bl	8000288 <__aeabi_dsub>
 800f83a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f83e:	4606      	mov	r6, r0
 800f840:	460f      	mov	r7, r1
 800f842:	4620      	mov	r0, r4
 800f844:	4629      	mov	r1, r5
 800f846:	f7f0 fd1f 	bl	8000288 <__aeabi_dsub>
 800f84a:	4602      	mov	r2, r0
 800f84c:	460b      	mov	r3, r1
 800f84e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f852:	f7f0 fd19 	bl	8000288 <__aeabi_dsub>
 800f856:	4642      	mov	r2, r8
 800f858:	464b      	mov	r3, r9
 800f85a:	f7f0 fecd 	bl	80005f8 <__aeabi_dmul>
 800f85e:	4602      	mov	r2, r0
 800f860:	460b      	mov	r3, r1
 800f862:	4630      	mov	r0, r6
 800f864:	4639      	mov	r1, r7
 800f866:	f7f0 fd0f 	bl	8000288 <__aeabi_dsub>
 800f86a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800f86e:	f7f0 fec3 	bl	80005f8 <__aeabi_dmul>
 800f872:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f876:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f87a:	4610      	mov	r0, r2
 800f87c:	4619      	mov	r1, r3
 800f87e:	f7f0 febb 	bl	80005f8 <__aeabi_dmul>
 800f882:	a37b      	add	r3, pc, #492	; (adr r3, 800fa70 <__ieee754_pow+0x6d0>)
 800f884:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f888:	4604      	mov	r4, r0
 800f88a:	460d      	mov	r5, r1
 800f88c:	f7f0 feb4 	bl	80005f8 <__aeabi_dmul>
 800f890:	a379      	add	r3, pc, #484	; (adr r3, 800fa78 <__ieee754_pow+0x6d8>)
 800f892:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f896:	f7f0 fcf9 	bl	800028c <__adddf3>
 800f89a:	4622      	mov	r2, r4
 800f89c:	462b      	mov	r3, r5
 800f89e:	f7f0 feab 	bl	80005f8 <__aeabi_dmul>
 800f8a2:	a377      	add	r3, pc, #476	; (adr r3, 800fa80 <__ieee754_pow+0x6e0>)
 800f8a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8a8:	f7f0 fcf0 	bl	800028c <__adddf3>
 800f8ac:	4622      	mov	r2, r4
 800f8ae:	462b      	mov	r3, r5
 800f8b0:	f7f0 fea2 	bl	80005f8 <__aeabi_dmul>
 800f8b4:	a374      	add	r3, pc, #464	; (adr r3, 800fa88 <__ieee754_pow+0x6e8>)
 800f8b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8ba:	f7f0 fce7 	bl	800028c <__adddf3>
 800f8be:	4622      	mov	r2, r4
 800f8c0:	462b      	mov	r3, r5
 800f8c2:	f7f0 fe99 	bl	80005f8 <__aeabi_dmul>
 800f8c6:	a372      	add	r3, pc, #456	; (adr r3, 800fa90 <__ieee754_pow+0x6f0>)
 800f8c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8cc:	f7f0 fcde 	bl	800028c <__adddf3>
 800f8d0:	4622      	mov	r2, r4
 800f8d2:	462b      	mov	r3, r5
 800f8d4:	f7f0 fe90 	bl	80005f8 <__aeabi_dmul>
 800f8d8:	a36f      	add	r3, pc, #444	; (adr r3, 800fa98 <__ieee754_pow+0x6f8>)
 800f8da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8de:	f7f0 fcd5 	bl	800028c <__adddf3>
 800f8e2:	4622      	mov	r2, r4
 800f8e4:	4606      	mov	r6, r0
 800f8e6:	460f      	mov	r7, r1
 800f8e8:	462b      	mov	r3, r5
 800f8ea:	4620      	mov	r0, r4
 800f8ec:	4629      	mov	r1, r5
 800f8ee:	f7f0 fe83 	bl	80005f8 <__aeabi_dmul>
 800f8f2:	4602      	mov	r2, r0
 800f8f4:	460b      	mov	r3, r1
 800f8f6:	4630      	mov	r0, r6
 800f8f8:	4639      	mov	r1, r7
 800f8fa:	f7f0 fe7d 	bl	80005f8 <__aeabi_dmul>
 800f8fe:	4642      	mov	r2, r8
 800f900:	4604      	mov	r4, r0
 800f902:	460d      	mov	r5, r1
 800f904:	464b      	mov	r3, r9
 800f906:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f90a:	f7f0 fcbf 	bl	800028c <__adddf3>
 800f90e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f912:	f7f0 fe71 	bl	80005f8 <__aeabi_dmul>
 800f916:	4622      	mov	r2, r4
 800f918:	462b      	mov	r3, r5
 800f91a:	f7f0 fcb7 	bl	800028c <__adddf3>
 800f91e:	4642      	mov	r2, r8
 800f920:	4606      	mov	r6, r0
 800f922:	460f      	mov	r7, r1
 800f924:	464b      	mov	r3, r9
 800f926:	4640      	mov	r0, r8
 800f928:	4649      	mov	r1, r9
 800f92a:	f7f0 fe65 	bl	80005f8 <__aeabi_dmul>
 800f92e:	2200      	movs	r2, #0
 800f930:	4b68      	ldr	r3, [pc, #416]	; (800fad4 <__ieee754_pow+0x734>)
 800f932:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800f936:	f7f0 fca9 	bl	800028c <__adddf3>
 800f93a:	4632      	mov	r2, r6
 800f93c:	463b      	mov	r3, r7
 800f93e:	f7f0 fca5 	bl	800028c <__adddf3>
 800f942:	9802      	ldr	r0, [sp, #8]
 800f944:	460d      	mov	r5, r1
 800f946:	4604      	mov	r4, r0
 800f948:	4602      	mov	r2, r0
 800f94a:	460b      	mov	r3, r1
 800f94c:	4640      	mov	r0, r8
 800f94e:	4649      	mov	r1, r9
 800f950:	f7f0 fe52 	bl	80005f8 <__aeabi_dmul>
 800f954:	2200      	movs	r2, #0
 800f956:	4680      	mov	r8, r0
 800f958:	4689      	mov	r9, r1
 800f95a:	4b5e      	ldr	r3, [pc, #376]	; (800fad4 <__ieee754_pow+0x734>)
 800f95c:	4620      	mov	r0, r4
 800f95e:	4629      	mov	r1, r5
 800f960:	f7f0 fc92 	bl	8000288 <__aeabi_dsub>
 800f964:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f968:	f7f0 fc8e 	bl	8000288 <__aeabi_dsub>
 800f96c:	4602      	mov	r2, r0
 800f96e:	460b      	mov	r3, r1
 800f970:	4630      	mov	r0, r6
 800f972:	4639      	mov	r1, r7
 800f974:	f7f0 fc88 	bl	8000288 <__aeabi_dsub>
 800f978:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f97c:	f7f0 fe3c 	bl	80005f8 <__aeabi_dmul>
 800f980:	4622      	mov	r2, r4
 800f982:	4606      	mov	r6, r0
 800f984:	460f      	mov	r7, r1
 800f986:	462b      	mov	r3, r5
 800f988:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f98c:	f7f0 fe34 	bl	80005f8 <__aeabi_dmul>
 800f990:	4602      	mov	r2, r0
 800f992:	460b      	mov	r3, r1
 800f994:	4630      	mov	r0, r6
 800f996:	4639      	mov	r1, r7
 800f998:	f7f0 fc78 	bl	800028c <__adddf3>
 800f99c:	4606      	mov	r6, r0
 800f99e:	460f      	mov	r7, r1
 800f9a0:	4602      	mov	r2, r0
 800f9a2:	460b      	mov	r3, r1
 800f9a4:	4640      	mov	r0, r8
 800f9a6:	4649      	mov	r1, r9
 800f9a8:	f7f0 fc70 	bl	800028c <__adddf3>
 800f9ac:	9802      	ldr	r0, [sp, #8]
 800f9ae:	a33c      	add	r3, pc, #240	; (adr r3, 800faa0 <__ieee754_pow+0x700>)
 800f9b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9b4:	4604      	mov	r4, r0
 800f9b6:	460d      	mov	r5, r1
 800f9b8:	f7f0 fe1e 	bl	80005f8 <__aeabi_dmul>
 800f9bc:	4642      	mov	r2, r8
 800f9be:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f9c2:	464b      	mov	r3, r9
 800f9c4:	4620      	mov	r0, r4
 800f9c6:	4629      	mov	r1, r5
 800f9c8:	f7f0 fc5e 	bl	8000288 <__aeabi_dsub>
 800f9cc:	4602      	mov	r2, r0
 800f9ce:	460b      	mov	r3, r1
 800f9d0:	4630      	mov	r0, r6
 800f9d2:	4639      	mov	r1, r7
 800f9d4:	f7f0 fc58 	bl	8000288 <__aeabi_dsub>
 800f9d8:	a333      	add	r3, pc, #204	; (adr r3, 800faa8 <__ieee754_pow+0x708>)
 800f9da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9de:	f7f0 fe0b 	bl	80005f8 <__aeabi_dmul>
 800f9e2:	a333      	add	r3, pc, #204	; (adr r3, 800fab0 <__ieee754_pow+0x710>)
 800f9e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9e8:	4606      	mov	r6, r0
 800f9ea:	460f      	mov	r7, r1
 800f9ec:	4620      	mov	r0, r4
 800f9ee:	4629      	mov	r1, r5
 800f9f0:	f7f0 fe02 	bl	80005f8 <__aeabi_dmul>
 800f9f4:	4602      	mov	r2, r0
 800f9f6:	460b      	mov	r3, r1
 800f9f8:	4630      	mov	r0, r6
 800f9fa:	4639      	mov	r1, r7
 800f9fc:	f7f0 fc46 	bl	800028c <__adddf3>
 800fa00:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fa02:	4b35      	ldr	r3, [pc, #212]	; (800fad8 <__ieee754_pow+0x738>)
 800fa04:	4413      	add	r3, r2
 800fa06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa0a:	f7f0 fc3f 	bl	800028c <__adddf3>
 800fa0e:	4604      	mov	r4, r0
 800fa10:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fa12:	460d      	mov	r5, r1
 800fa14:	f7f0 fd86 	bl	8000524 <__aeabi_i2d>
 800fa18:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fa1a:	4b30      	ldr	r3, [pc, #192]	; (800fadc <__ieee754_pow+0x73c>)
 800fa1c:	4413      	add	r3, r2
 800fa1e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fa22:	4606      	mov	r6, r0
 800fa24:	460f      	mov	r7, r1
 800fa26:	4622      	mov	r2, r4
 800fa28:	462b      	mov	r3, r5
 800fa2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fa2e:	f7f0 fc2d 	bl	800028c <__adddf3>
 800fa32:	4642      	mov	r2, r8
 800fa34:	464b      	mov	r3, r9
 800fa36:	f7f0 fc29 	bl	800028c <__adddf3>
 800fa3a:	4632      	mov	r2, r6
 800fa3c:	463b      	mov	r3, r7
 800fa3e:	f7f0 fc25 	bl	800028c <__adddf3>
 800fa42:	9802      	ldr	r0, [sp, #8]
 800fa44:	4632      	mov	r2, r6
 800fa46:	463b      	mov	r3, r7
 800fa48:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fa4c:	f7f0 fc1c 	bl	8000288 <__aeabi_dsub>
 800fa50:	4642      	mov	r2, r8
 800fa52:	464b      	mov	r3, r9
 800fa54:	f7f0 fc18 	bl	8000288 <__aeabi_dsub>
 800fa58:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fa5c:	e607      	b.n	800f66e <__ieee754_pow+0x2ce>
 800fa5e:	f04f 0a01 	mov.w	sl, #1
 800fa62:	e6a5      	b.n	800f7b0 <__ieee754_pow+0x410>
 800fa64:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800fab8 <__ieee754_pow+0x718>
 800fa68:	e613      	b.n	800f692 <__ieee754_pow+0x2f2>
 800fa6a:	bf00      	nop
 800fa6c:	f3af 8000 	nop.w
 800fa70:	4a454eef 	.word	0x4a454eef
 800fa74:	3fca7e28 	.word	0x3fca7e28
 800fa78:	93c9db65 	.word	0x93c9db65
 800fa7c:	3fcd864a 	.word	0x3fcd864a
 800fa80:	a91d4101 	.word	0xa91d4101
 800fa84:	3fd17460 	.word	0x3fd17460
 800fa88:	518f264d 	.word	0x518f264d
 800fa8c:	3fd55555 	.word	0x3fd55555
 800fa90:	db6fabff 	.word	0xdb6fabff
 800fa94:	3fdb6db6 	.word	0x3fdb6db6
 800fa98:	33333303 	.word	0x33333303
 800fa9c:	3fe33333 	.word	0x3fe33333
 800faa0:	e0000000 	.word	0xe0000000
 800faa4:	3feec709 	.word	0x3feec709
 800faa8:	dc3a03fd 	.word	0xdc3a03fd
 800faac:	3feec709 	.word	0x3feec709
 800fab0:	145b01f5 	.word	0x145b01f5
 800fab4:	be3e2fe0 	.word	0xbe3e2fe0
 800fab8:	00000000 	.word	0x00000000
 800fabc:	3ff00000 	.word	0x3ff00000
 800fac0:	43400000 	.word	0x43400000
 800fac4:	0003988e 	.word	0x0003988e
 800fac8:	000bb679 	.word	0x000bb679
 800facc:	08010878 	.word	0x08010878
 800fad0:	3ff00000 	.word	0x3ff00000
 800fad4:	40080000 	.word	0x40080000
 800fad8:	08010898 	.word	0x08010898
 800fadc:	08010888 	.word	0x08010888
 800fae0:	a3b4      	add	r3, pc, #720	; (adr r3, 800fdb4 <__ieee754_pow+0xa14>)
 800fae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fae6:	4640      	mov	r0, r8
 800fae8:	4649      	mov	r1, r9
 800faea:	f7f0 fbcf 	bl	800028c <__adddf3>
 800faee:	4622      	mov	r2, r4
 800faf0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800faf4:	462b      	mov	r3, r5
 800faf6:	4630      	mov	r0, r6
 800faf8:	4639      	mov	r1, r7
 800fafa:	f7f0 fbc5 	bl	8000288 <__aeabi_dsub>
 800fafe:	4602      	mov	r2, r0
 800fb00:	460b      	mov	r3, r1
 800fb02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fb06:	f7f1 f807 	bl	8000b18 <__aeabi_dcmpgt>
 800fb0a:	2800      	cmp	r0, #0
 800fb0c:	f47f adfe 	bne.w	800f70c <__ieee754_pow+0x36c>
 800fb10:	4aa3      	ldr	r2, [pc, #652]	; (800fda0 <__ieee754_pow+0xa00>)
 800fb12:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800fb16:	4293      	cmp	r3, r2
 800fb18:	f340 810a 	ble.w	800fd30 <__ieee754_pow+0x990>
 800fb1c:	151b      	asrs	r3, r3, #20
 800fb1e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800fb22:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800fb26:	fa4a f303 	asr.w	r3, sl, r3
 800fb2a:	445b      	add	r3, fp
 800fb2c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800fb30:	4e9c      	ldr	r6, [pc, #624]	; (800fda4 <__ieee754_pow+0xa04>)
 800fb32:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800fb36:	4116      	asrs	r6, r2
 800fb38:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800fb3c:	2000      	movs	r0, #0
 800fb3e:	ea23 0106 	bic.w	r1, r3, r6
 800fb42:	f1c2 0214 	rsb	r2, r2, #20
 800fb46:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800fb4a:	fa4a fa02 	asr.w	sl, sl, r2
 800fb4e:	f1bb 0f00 	cmp.w	fp, #0
 800fb52:	4602      	mov	r2, r0
 800fb54:	460b      	mov	r3, r1
 800fb56:	4620      	mov	r0, r4
 800fb58:	4629      	mov	r1, r5
 800fb5a:	bfb8      	it	lt
 800fb5c:	f1ca 0a00 	rsblt	sl, sl, #0
 800fb60:	f7f0 fb92 	bl	8000288 <__aeabi_dsub>
 800fb64:	e9cd 0100 	strd	r0, r1, [sp]
 800fb68:	4642      	mov	r2, r8
 800fb6a:	464b      	mov	r3, r9
 800fb6c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fb70:	f7f0 fb8c 	bl	800028c <__adddf3>
 800fb74:	2000      	movs	r0, #0
 800fb76:	a378      	add	r3, pc, #480	; (adr r3, 800fd58 <__ieee754_pow+0x9b8>)
 800fb78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb7c:	4604      	mov	r4, r0
 800fb7e:	460d      	mov	r5, r1
 800fb80:	f7f0 fd3a 	bl	80005f8 <__aeabi_dmul>
 800fb84:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fb88:	4606      	mov	r6, r0
 800fb8a:	460f      	mov	r7, r1
 800fb8c:	4620      	mov	r0, r4
 800fb8e:	4629      	mov	r1, r5
 800fb90:	f7f0 fb7a 	bl	8000288 <__aeabi_dsub>
 800fb94:	4602      	mov	r2, r0
 800fb96:	460b      	mov	r3, r1
 800fb98:	4640      	mov	r0, r8
 800fb9a:	4649      	mov	r1, r9
 800fb9c:	f7f0 fb74 	bl	8000288 <__aeabi_dsub>
 800fba0:	a36f      	add	r3, pc, #444	; (adr r3, 800fd60 <__ieee754_pow+0x9c0>)
 800fba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fba6:	f7f0 fd27 	bl	80005f8 <__aeabi_dmul>
 800fbaa:	a36f      	add	r3, pc, #444	; (adr r3, 800fd68 <__ieee754_pow+0x9c8>)
 800fbac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbb0:	4680      	mov	r8, r0
 800fbb2:	4689      	mov	r9, r1
 800fbb4:	4620      	mov	r0, r4
 800fbb6:	4629      	mov	r1, r5
 800fbb8:	f7f0 fd1e 	bl	80005f8 <__aeabi_dmul>
 800fbbc:	4602      	mov	r2, r0
 800fbbe:	460b      	mov	r3, r1
 800fbc0:	4640      	mov	r0, r8
 800fbc2:	4649      	mov	r1, r9
 800fbc4:	f7f0 fb62 	bl	800028c <__adddf3>
 800fbc8:	4604      	mov	r4, r0
 800fbca:	460d      	mov	r5, r1
 800fbcc:	4602      	mov	r2, r0
 800fbce:	460b      	mov	r3, r1
 800fbd0:	4630      	mov	r0, r6
 800fbd2:	4639      	mov	r1, r7
 800fbd4:	f7f0 fb5a 	bl	800028c <__adddf3>
 800fbd8:	4632      	mov	r2, r6
 800fbda:	463b      	mov	r3, r7
 800fbdc:	4680      	mov	r8, r0
 800fbde:	4689      	mov	r9, r1
 800fbe0:	f7f0 fb52 	bl	8000288 <__aeabi_dsub>
 800fbe4:	4602      	mov	r2, r0
 800fbe6:	460b      	mov	r3, r1
 800fbe8:	4620      	mov	r0, r4
 800fbea:	4629      	mov	r1, r5
 800fbec:	f7f0 fb4c 	bl	8000288 <__aeabi_dsub>
 800fbf0:	4642      	mov	r2, r8
 800fbf2:	4606      	mov	r6, r0
 800fbf4:	460f      	mov	r7, r1
 800fbf6:	464b      	mov	r3, r9
 800fbf8:	4640      	mov	r0, r8
 800fbfa:	4649      	mov	r1, r9
 800fbfc:	f7f0 fcfc 	bl	80005f8 <__aeabi_dmul>
 800fc00:	a35b      	add	r3, pc, #364	; (adr r3, 800fd70 <__ieee754_pow+0x9d0>)
 800fc02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc06:	4604      	mov	r4, r0
 800fc08:	460d      	mov	r5, r1
 800fc0a:	f7f0 fcf5 	bl	80005f8 <__aeabi_dmul>
 800fc0e:	a35a      	add	r3, pc, #360	; (adr r3, 800fd78 <__ieee754_pow+0x9d8>)
 800fc10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc14:	f7f0 fb38 	bl	8000288 <__aeabi_dsub>
 800fc18:	4622      	mov	r2, r4
 800fc1a:	462b      	mov	r3, r5
 800fc1c:	f7f0 fcec 	bl	80005f8 <__aeabi_dmul>
 800fc20:	a357      	add	r3, pc, #348	; (adr r3, 800fd80 <__ieee754_pow+0x9e0>)
 800fc22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc26:	f7f0 fb31 	bl	800028c <__adddf3>
 800fc2a:	4622      	mov	r2, r4
 800fc2c:	462b      	mov	r3, r5
 800fc2e:	f7f0 fce3 	bl	80005f8 <__aeabi_dmul>
 800fc32:	a355      	add	r3, pc, #340	; (adr r3, 800fd88 <__ieee754_pow+0x9e8>)
 800fc34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc38:	f7f0 fb26 	bl	8000288 <__aeabi_dsub>
 800fc3c:	4622      	mov	r2, r4
 800fc3e:	462b      	mov	r3, r5
 800fc40:	f7f0 fcda 	bl	80005f8 <__aeabi_dmul>
 800fc44:	a352      	add	r3, pc, #328	; (adr r3, 800fd90 <__ieee754_pow+0x9f0>)
 800fc46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc4a:	f7f0 fb1f 	bl	800028c <__adddf3>
 800fc4e:	4622      	mov	r2, r4
 800fc50:	462b      	mov	r3, r5
 800fc52:	f7f0 fcd1 	bl	80005f8 <__aeabi_dmul>
 800fc56:	4602      	mov	r2, r0
 800fc58:	460b      	mov	r3, r1
 800fc5a:	4640      	mov	r0, r8
 800fc5c:	4649      	mov	r1, r9
 800fc5e:	f7f0 fb13 	bl	8000288 <__aeabi_dsub>
 800fc62:	4604      	mov	r4, r0
 800fc64:	460d      	mov	r5, r1
 800fc66:	4602      	mov	r2, r0
 800fc68:	460b      	mov	r3, r1
 800fc6a:	4640      	mov	r0, r8
 800fc6c:	4649      	mov	r1, r9
 800fc6e:	f7f0 fcc3 	bl	80005f8 <__aeabi_dmul>
 800fc72:	2200      	movs	r2, #0
 800fc74:	e9cd 0100 	strd	r0, r1, [sp]
 800fc78:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800fc7c:	4620      	mov	r0, r4
 800fc7e:	4629      	mov	r1, r5
 800fc80:	f7f0 fb02 	bl	8000288 <__aeabi_dsub>
 800fc84:	4602      	mov	r2, r0
 800fc86:	460b      	mov	r3, r1
 800fc88:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fc8c:	f7f0 fdde 	bl	800084c <__aeabi_ddiv>
 800fc90:	4632      	mov	r2, r6
 800fc92:	4604      	mov	r4, r0
 800fc94:	460d      	mov	r5, r1
 800fc96:	463b      	mov	r3, r7
 800fc98:	4640      	mov	r0, r8
 800fc9a:	4649      	mov	r1, r9
 800fc9c:	f7f0 fcac 	bl	80005f8 <__aeabi_dmul>
 800fca0:	4632      	mov	r2, r6
 800fca2:	463b      	mov	r3, r7
 800fca4:	f7f0 faf2 	bl	800028c <__adddf3>
 800fca8:	4602      	mov	r2, r0
 800fcaa:	460b      	mov	r3, r1
 800fcac:	4620      	mov	r0, r4
 800fcae:	4629      	mov	r1, r5
 800fcb0:	f7f0 faea 	bl	8000288 <__aeabi_dsub>
 800fcb4:	4642      	mov	r2, r8
 800fcb6:	464b      	mov	r3, r9
 800fcb8:	f7f0 fae6 	bl	8000288 <__aeabi_dsub>
 800fcbc:	4602      	mov	r2, r0
 800fcbe:	460b      	mov	r3, r1
 800fcc0:	2000      	movs	r0, #0
 800fcc2:	4939      	ldr	r1, [pc, #228]	; (800fda8 <__ieee754_pow+0xa08>)
 800fcc4:	f7f0 fae0 	bl	8000288 <__aeabi_dsub>
 800fcc8:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800fccc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800fcd0:	4602      	mov	r2, r0
 800fcd2:	460b      	mov	r3, r1
 800fcd4:	da2f      	bge.n	800fd36 <__ieee754_pow+0x996>
 800fcd6:	4650      	mov	r0, sl
 800fcd8:	ec43 2b10 	vmov	d0, r2, r3
 800fcdc:	f000 f9c0 	bl	8010060 <scalbn>
 800fce0:	ec51 0b10 	vmov	r0, r1, d0
 800fce4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fce8:	f7ff bbf1 	b.w	800f4ce <__ieee754_pow+0x12e>
 800fcec:	4b2f      	ldr	r3, [pc, #188]	; (800fdac <__ieee754_pow+0xa0c>)
 800fcee:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800fcf2:	429e      	cmp	r6, r3
 800fcf4:	f77f af0c 	ble.w	800fb10 <__ieee754_pow+0x770>
 800fcf8:	4b2d      	ldr	r3, [pc, #180]	; (800fdb0 <__ieee754_pow+0xa10>)
 800fcfa:	440b      	add	r3, r1
 800fcfc:	4303      	orrs	r3, r0
 800fcfe:	d00b      	beq.n	800fd18 <__ieee754_pow+0x978>
 800fd00:	a325      	add	r3, pc, #148	; (adr r3, 800fd98 <__ieee754_pow+0x9f8>)
 800fd02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fd0a:	f7f0 fc75 	bl	80005f8 <__aeabi_dmul>
 800fd0e:	a322      	add	r3, pc, #136	; (adr r3, 800fd98 <__ieee754_pow+0x9f8>)
 800fd10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd14:	f7ff bbdb 	b.w	800f4ce <__ieee754_pow+0x12e>
 800fd18:	4622      	mov	r2, r4
 800fd1a:	462b      	mov	r3, r5
 800fd1c:	f7f0 fab4 	bl	8000288 <__aeabi_dsub>
 800fd20:	4642      	mov	r2, r8
 800fd22:	464b      	mov	r3, r9
 800fd24:	f7f0 feee 	bl	8000b04 <__aeabi_dcmpge>
 800fd28:	2800      	cmp	r0, #0
 800fd2a:	f43f aef1 	beq.w	800fb10 <__ieee754_pow+0x770>
 800fd2e:	e7e7      	b.n	800fd00 <__ieee754_pow+0x960>
 800fd30:	f04f 0a00 	mov.w	sl, #0
 800fd34:	e718      	b.n	800fb68 <__ieee754_pow+0x7c8>
 800fd36:	4621      	mov	r1, r4
 800fd38:	e7d4      	b.n	800fce4 <__ieee754_pow+0x944>
 800fd3a:	2000      	movs	r0, #0
 800fd3c:	491a      	ldr	r1, [pc, #104]	; (800fda8 <__ieee754_pow+0xa08>)
 800fd3e:	f7ff bb8f 	b.w	800f460 <__ieee754_pow+0xc0>
 800fd42:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fd46:	f7ff bb8b 	b.w	800f460 <__ieee754_pow+0xc0>
 800fd4a:	4630      	mov	r0, r6
 800fd4c:	4639      	mov	r1, r7
 800fd4e:	f7ff bb87 	b.w	800f460 <__ieee754_pow+0xc0>
 800fd52:	4693      	mov	fp, r2
 800fd54:	f7ff bb98 	b.w	800f488 <__ieee754_pow+0xe8>
 800fd58:	00000000 	.word	0x00000000
 800fd5c:	3fe62e43 	.word	0x3fe62e43
 800fd60:	fefa39ef 	.word	0xfefa39ef
 800fd64:	3fe62e42 	.word	0x3fe62e42
 800fd68:	0ca86c39 	.word	0x0ca86c39
 800fd6c:	be205c61 	.word	0xbe205c61
 800fd70:	72bea4d0 	.word	0x72bea4d0
 800fd74:	3e663769 	.word	0x3e663769
 800fd78:	c5d26bf1 	.word	0xc5d26bf1
 800fd7c:	3ebbbd41 	.word	0x3ebbbd41
 800fd80:	af25de2c 	.word	0xaf25de2c
 800fd84:	3f11566a 	.word	0x3f11566a
 800fd88:	16bebd93 	.word	0x16bebd93
 800fd8c:	3f66c16c 	.word	0x3f66c16c
 800fd90:	5555553e 	.word	0x5555553e
 800fd94:	3fc55555 	.word	0x3fc55555
 800fd98:	c2f8f359 	.word	0xc2f8f359
 800fd9c:	01a56e1f 	.word	0x01a56e1f
 800fda0:	3fe00000 	.word	0x3fe00000
 800fda4:	000fffff 	.word	0x000fffff
 800fda8:	3ff00000 	.word	0x3ff00000
 800fdac:	4090cbff 	.word	0x4090cbff
 800fdb0:	3f6f3400 	.word	0x3f6f3400
 800fdb4:	652b82fe 	.word	0x652b82fe
 800fdb8:	3c971547 	.word	0x3c971547

0800fdbc <__ieee754_sqrt>:
 800fdbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fdc0:	4955      	ldr	r1, [pc, #340]	; (800ff18 <__ieee754_sqrt+0x15c>)
 800fdc2:	ec55 4b10 	vmov	r4, r5, d0
 800fdc6:	43a9      	bics	r1, r5
 800fdc8:	462b      	mov	r3, r5
 800fdca:	462a      	mov	r2, r5
 800fdcc:	d112      	bne.n	800fdf4 <__ieee754_sqrt+0x38>
 800fdce:	ee10 2a10 	vmov	r2, s0
 800fdd2:	ee10 0a10 	vmov	r0, s0
 800fdd6:	4629      	mov	r1, r5
 800fdd8:	f7f0 fc0e 	bl	80005f8 <__aeabi_dmul>
 800fddc:	4602      	mov	r2, r0
 800fdde:	460b      	mov	r3, r1
 800fde0:	4620      	mov	r0, r4
 800fde2:	4629      	mov	r1, r5
 800fde4:	f7f0 fa52 	bl	800028c <__adddf3>
 800fde8:	4604      	mov	r4, r0
 800fdea:	460d      	mov	r5, r1
 800fdec:	ec45 4b10 	vmov	d0, r4, r5
 800fdf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fdf4:	2d00      	cmp	r5, #0
 800fdf6:	ee10 0a10 	vmov	r0, s0
 800fdfa:	4621      	mov	r1, r4
 800fdfc:	dc0f      	bgt.n	800fe1e <__ieee754_sqrt+0x62>
 800fdfe:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800fe02:	4330      	orrs	r0, r6
 800fe04:	d0f2      	beq.n	800fdec <__ieee754_sqrt+0x30>
 800fe06:	b155      	cbz	r5, 800fe1e <__ieee754_sqrt+0x62>
 800fe08:	ee10 2a10 	vmov	r2, s0
 800fe0c:	4620      	mov	r0, r4
 800fe0e:	4629      	mov	r1, r5
 800fe10:	f7f0 fa3a 	bl	8000288 <__aeabi_dsub>
 800fe14:	4602      	mov	r2, r0
 800fe16:	460b      	mov	r3, r1
 800fe18:	f7f0 fd18 	bl	800084c <__aeabi_ddiv>
 800fe1c:	e7e4      	b.n	800fde8 <__ieee754_sqrt+0x2c>
 800fe1e:	151b      	asrs	r3, r3, #20
 800fe20:	d073      	beq.n	800ff0a <__ieee754_sqrt+0x14e>
 800fe22:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800fe26:	07dd      	lsls	r5, r3, #31
 800fe28:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800fe2c:	bf48      	it	mi
 800fe2e:	0fc8      	lsrmi	r0, r1, #31
 800fe30:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800fe34:	bf44      	itt	mi
 800fe36:	0049      	lslmi	r1, r1, #1
 800fe38:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800fe3c:	2500      	movs	r5, #0
 800fe3e:	1058      	asrs	r0, r3, #1
 800fe40:	0fcb      	lsrs	r3, r1, #31
 800fe42:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800fe46:	0049      	lsls	r1, r1, #1
 800fe48:	2316      	movs	r3, #22
 800fe4a:	462c      	mov	r4, r5
 800fe4c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800fe50:	19a7      	adds	r7, r4, r6
 800fe52:	4297      	cmp	r7, r2
 800fe54:	bfde      	ittt	le
 800fe56:	19bc      	addle	r4, r7, r6
 800fe58:	1bd2      	suble	r2, r2, r7
 800fe5a:	19ad      	addle	r5, r5, r6
 800fe5c:	0fcf      	lsrs	r7, r1, #31
 800fe5e:	3b01      	subs	r3, #1
 800fe60:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800fe64:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800fe68:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800fe6c:	d1f0      	bne.n	800fe50 <__ieee754_sqrt+0x94>
 800fe6e:	f04f 0c20 	mov.w	ip, #32
 800fe72:	469e      	mov	lr, r3
 800fe74:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800fe78:	42a2      	cmp	r2, r4
 800fe7a:	eb06 070e 	add.w	r7, r6, lr
 800fe7e:	dc02      	bgt.n	800fe86 <__ieee754_sqrt+0xca>
 800fe80:	d112      	bne.n	800fea8 <__ieee754_sqrt+0xec>
 800fe82:	428f      	cmp	r7, r1
 800fe84:	d810      	bhi.n	800fea8 <__ieee754_sqrt+0xec>
 800fe86:	2f00      	cmp	r7, #0
 800fe88:	eb07 0e06 	add.w	lr, r7, r6
 800fe8c:	da42      	bge.n	800ff14 <__ieee754_sqrt+0x158>
 800fe8e:	f1be 0f00 	cmp.w	lr, #0
 800fe92:	db3f      	blt.n	800ff14 <__ieee754_sqrt+0x158>
 800fe94:	f104 0801 	add.w	r8, r4, #1
 800fe98:	1b12      	subs	r2, r2, r4
 800fe9a:	428f      	cmp	r7, r1
 800fe9c:	bf88      	it	hi
 800fe9e:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 800fea2:	1bc9      	subs	r1, r1, r7
 800fea4:	4433      	add	r3, r6
 800fea6:	4644      	mov	r4, r8
 800fea8:	0052      	lsls	r2, r2, #1
 800feaa:	f1bc 0c01 	subs.w	ip, ip, #1
 800feae:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800feb2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800feb6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800feba:	d1dd      	bne.n	800fe78 <__ieee754_sqrt+0xbc>
 800febc:	430a      	orrs	r2, r1
 800febe:	d006      	beq.n	800fece <__ieee754_sqrt+0x112>
 800fec0:	1c5c      	adds	r4, r3, #1
 800fec2:	bf13      	iteet	ne
 800fec4:	3301      	addne	r3, #1
 800fec6:	3501      	addeq	r5, #1
 800fec8:	4663      	moveq	r3, ip
 800feca:	f023 0301 	bicne.w	r3, r3, #1
 800fece:	106a      	asrs	r2, r5, #1
 800fed0:	085b      	lsrs	r3, r3, #1
 800fed2:	07e9      	lsls	r1, r5, #31
 800fed4:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800fed8:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800fedc:	bf48      	it	mi
 800fede:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800fee2:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800fee6:	461c      	mov	r4, r3
 800fee8:	e780      	b.n	800fdec <__ieee754_sqrt+0x30>
 800feea:	0aca      	lsrs	r2, r1, #11
 800feec:	3815      	subs	r0, #21
 800feee:	0549      	lsls	r1, r1, #21
 800fef0:	2a00      	cmp	r2, #0
 800fef2:	d0fa      	beq.n	800feea <__ieee754_sqrt+0x12e>
 800fef4:	02d6      	lsls	r6, r2, #11
 800fef6:	d50a      	bpl.n	800ff0e <__ieee754_sqrt+0x152>
 800fef8:	f1c3 0420 	rsb	r4, r3, #32
 800fefc:	fa21 f404 	lsr.w	r4, r1, r4
 800ff00:	1e5d      	subs	r5, r3, #1
 800ff02:	4099      	lsls	r1, r3
 800ff04:	4322      	orrs	r2, r4
 800ff06:	1b43      	subs	r3, r0, r5
 800ff08:	e78b      	b.n	800fe22 <__ieee754_sqrt+0x66>
 800ff0a:	4618      	mov	r0, r3
 800ff0c:	e7f0      	b.n	800fef0 <__ieee754_sqrt+0x134>
 800ff0e:	0052      	lsls	r2, r2, #1
 800ff10:	3301      	adds	r3, #1
 800ff12:	e7ef      	b.n	800fef4 <__ieee754_sqrt+0x138>
 800ff14:	46a0      	mov	r8, r4
 800ff16:	e7bf      	b.n	800fe98 <__ieee754_sqrt+0xdc>
 800ff18:	7ff00000 	.word	0x7ff00000

0800ff1c <fabs>:
 800ff1c:	ec51 0b10 	vmov	r0, r1, d0
 800ff20:	ee10 2a10 	vmov	r2, s0
 800ff24:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ff28:	ec43 2b10 	vmov	d0, r2, r3
 800ff2c:	4770      	bx	lr

0800ff2e <finite>:
 800ff2e:	ee10 3a90 	vmov	r3, s1
 800ff32:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800ff36:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800ff3a:	0fc0      	lsrs	r0, r0, #31
 800ff3c:	4770      	bx	lr

0800ff3e <matherr>:
 800ff3e:	2000      	movs	r0, #0
 800ff40:	4770      	bx	lr
 800ff42:	0000      	movs	r0, r0
 800ff44:	0000      	movs	r0, r0
	...

0800ff48 <nan>:
 800ff48:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ff50 <nan+0x8>
 800ff4c:	4770      	bx	lr
 800ff4e:	bf00      	nop
 800ff50:	00000000 	.word	0x00000000
 800ff54:	7ff80000 	.word	0x7ff80000

0800ff58 <rint>:
 800ff58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ff5a:	ec51 0b10 	vmov	r0, r1, d0
 800ff5e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800ff62:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800ff66:	2e13      	cmp	r6, #19
 800ff68:	460b      	mov	r3, r1
 800ff6a:	ee10 4a10 	vmov	r4, s0
 800ff6e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800ff72:	dc56      	bgt.n	8010022 <rint+0xca>
 800ff74:	2e00      	cmp	r6, #0
 800ff76:	da2b      	bge.n	800ffd0 <rint+0x78>
 800ff78:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800ff7c:	4302      	orrs	r2, r0
 800ff7e:	d023      	beq.n	800ffc8 <rint+0x70>
 800ff80:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800ff84:	4302      	orrs	r2, r0
 800ff86:	4254      	negs	r4, r2
 800ff88:	4314      	orrs	r4, r2
 800ff8a:	0c4b      	lsrs	r3, r1, #17
 800ff8c:	0b24      	lsrs	r4, r4, #12
 800ff8e:	045b      	lsls	r3, r3, #17
 800ff90:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800ff94:	ea44 0103 	orr.w	r1, r4, r3
 800ff98:	460b      	mov	r3, r1
 800ff9a:	492f      	ldr	r1, [pc, #188]	; (8010058 <rint+0x100>)
 800ff9c:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 800ffa0:	e9d1 6700 	ldrd	r6, r7, [r1]
 800ffa4:	4602      	mov	r2, r0
 800ffa6:	4639      	mov	r1, r7
 800ffa8:	4630      	mov	r0, r6
 800ffaa:	f7f0 f96f 	bl	800028c <__adddf3>
 800ffae:	e9cd 0100 	strd	r0, r1, [sp]
 800ffb2:	463b      	mov	r3, r7
 800ffb4:	4632      	mov	r2, r6
 800ffb6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ffba:	f7f0 f965 	bl	8000288 <__aeabi_dsub>
 800ffbe:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ffc2:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800ffc6:	4639      	mov	r1, r7
 800ffc8:	ec41 0b10 	vmov	d0, r0, r1
 800ffcc:	b003      	add	sp, #12
 800ffce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ffd0:	4a22      	ldr	r2, [pc, #136]	; (801005c <rint+0x104>)
 800ffd2:	4132      	asrs	r2, r6
 800ffd4:	ea01 0702 	and.w	r7, r1, r2
 800ffd8:	4307      	orrs	r7, r0
 800ffda:	d0f5      	beq.n	800ffc8 <rint+0x70>
 800ffdc:	0852      	lsrs	r2, r2, #1
 800ffde:	4011      	ands	r1, r2
 800ffe0:	430c      	orrs	r4, r1
 800ffe2:	d00b      	beq.n	800fffc <rint+0xa4>
 800ffe4:	ea23 0202 	bic.w	r2, r3, r2
 800ffe8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800ffec:	2e13      	cmp	r6, #19
 800ffee:	fa43 f306 	asr.w	r3, r3, r6
 800fff2:	bf0c      	ite	eq
 800fff4:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800fff8:	2400      	movne	r4, #0
 800fffa:	4313      	orrs	r3, r2
 800fffc:	4916      	ldr	r1, [pc, #88]	; (8010058 <rint+0x100>)
 800fffe:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8010002:	4622      	mov	r2, r4
 8010004:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010008:	4620      	mov	r0, r4
 801000a:	4629      	mov	r1, r5
 801000c:	f7f0 f93e 	bl	800028c <__adddf3>
 8010010:	e9cd 0100 	strd	r0, r1, [sp]
 8010014:	4622      	mov	r2, r4
 8010016:	462b      	mov	r3, r5
 8010018:	e9dd 0100 	ldrd	r0, r1, [sp]
 801001c:	f7f0 f934 	bl	8000288 <__aeabi_dsub>
 8010020:	e7d2      	b.n	800ffc8 <rint+0x70>
 8010022:	2e33      	cmp	r6, #51	; 0x33
 8010024:	dd07      	ble.n	8010036 <rint+0xde>
 8010026:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801002a:	d1cd      	bne.n	800ffc8 <rint+0x70>
 801002c:	ee10 2a10 	vmov	r2, s0
 8010030:	f7f0 f92c 	bl	800028c <__adddf3>
 8010034:	e7c8      	b.n	800ffc8 <rint+0x70>
 8010036:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 801003a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801003e:	40f2      	lsrs	r2, r6
 8010040:	4210      	tst	r0, r2
 8010042:	d0c1      	beq.n	800ffc8 <rint+0x70>
 8010044:	0852      	lsrs	r2, r2, #1
 8010046:	4210      	tst	r0, r2
 8010048:	bf1f      	itttt	ne
 801004a:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 801004e:	ea20 0202 	bicne.w	r2, r0, r2
 8010052:	4134      	asrne	r4, r6
 8010054:	4314      	orrne	r4, r2
 8010056:	e7d1      	b.n	800fffc <rint+0xa4>
 8010058:	080108a8 	.word	0x080108a8
 801005c:	000fffff 	.word	0x000fffff

08010060 <scalbn>:
 8010060:	b570      	push	{r4, r5, r6, lr}
 8010062:	ec55 4b10 	vmov	r4, r5, d0
 8010066:	f3c5 520a 	ubfx	r2, r5, #20, #11
 801006a:	4606      	mov	r6, r0
 801006c:	462b      	mov	r3, r5
 801006e:	b9aa      	cbnz	r2, 801009c <scalbn+0x3c>
 8010070:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8010074:	4323      	orrs	r3, r4
 8010076:	d03b      	beq.n	80100f0 <scalbn+0x90>
 8010078:	4b31      	ldr	r3, [pc, #196]	; (8010140 <scalbn+0xe0>)
 801007a:	4629      	mov	r1, r5
 801007c:	2200      	movs	r2, #0
 801007e:	ee10 0a10 	vmov	r0, s0
 8010082:	f7f0 fab9 	bl	80005f8 <__aeabi_dmul>
 8010086:	4b2f      	ldr	r3, [pc, #188]	; (8010144 <scalbn+0xe4>)
 8010088:	429e      	cmp	r6, r3
 801008a:	4604      	mov	r4, r0
 801008c:	460d      	mov	r5, r1
 801008e:	da12      	bge.n	80100b6 <scalbn+0x56>
 8010090:	a327      	add	r3, pc, #156	; (adr r3, 8010130 <scalbn+0xd0>)
 8010092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010096:	f7f0 faaf 	bl	80005f8 <__aeabi_dmul>
 801009a:	e009      	b.n	80100b0 <scalbn+0x50>
 801009c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80100a0:	428a      	cmp	r2, r1
 80100a2:	d10c      	bne.n	80100be <scalbn+0x5e>
 80100a4:	ee10 2a10 	vmov	r2, s0
 80100a8:	4620      	mov	r0, r4
 80100aa:	4629      	mov	r1, r5
 80100ac:	f7f0 f8ee 	bl	800028c <__adddf3>
 80100b0:	4604      	mov	r4, r0
 80100b2:	460d      	mov	r5, r1
 80100b4:	e01c      	b.n	80100f0 <scalbn+0x90>
 80100b6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80100ba:	460b      	mov	r3, r1
 80100bc:	3a36      	subs	r2, #54	; 0x36
 80100be:	4432      	add	r2, r6
 80100c0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80100c4:	428a      	cmp	r2, r1
 80100c6:	dd0b      	ble.n	80100e0 <scalbn+0x80>
 80100c8:	ec45 4b11 	vmov	d1, r4, r5
 80100cc:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8010138 <scalbn+0xd8>
 80100d0:	f000 f83c 	bl	801014c <copysign>
 80100d4:	a318      	add	r3, pc, #96	; (adr r3, 8010138 <scalbn+0xd8>)
 80100d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100da:	ec51 0b10 	vmov	r0, r1, d0
 80100de:	e7da      	b.n	8010096 <scalbn+0x36>
 80100e0:	2a00      	cmp	r2, #0
 80100e2:	dd08      	ble.n	80100f6 <scalbn+0x96>
 80100e4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80100e8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80100ec:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80100f0:	ec45 4b10 	vmov	d0, r4, r5
 80100f4:	bd70      	pop	{r4, r5, r6, pc}
 80100f6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80100fa:	da0d      	bge.n	8010118 <scalbn+0xb8>
 80100fc:	f24c 3350 	movw	r3, #50000	; 0xc350
 8010100:	429e      	cmp	r6, r3
 8010102:	ec45 4b11 	vmov	d1, r4, r5
 8010106:	dce1      	bgt.n	80100cc <scalbn+0x6c>
 8010108:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8010130 <scalbn+0xd0>
 801010c:	f000 f81e 	bl	801014c <copysign>
 8010110:	a307      	add	r3, pc, #28	; (adr r3, 8010130 <scalbn+0xd0>)
 8010112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010116:	e7e0      	b.n	80100da <scalbn+0x7a>
 8010118:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801011c:	3236      	adds	r2, #54	; 0x36
 801011e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010122:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010126:	4620      	mov	r0, r4
 8010128:	4629      	mov	r1, r5
 801012a:	2200      	movs	r2, #0
 801012c:	4b06      	ldr	r3, [pc, #24]	; (8010148 <scalbn+0xe8>)
 801012e:	e7b2      	b.n	8010096 <scalbn+0x36>
 8010130:	c2f8f359 	.word	0xc2f8f359
 8010134:	01a56e1f 	.word	0x01a56e1f
 8010138:	8800759c 	.word	0x8800759c
 801013c:	7e37e43c 	.word	0x7e37e43c
 8010140:	43500000 	.word	0x43500000
 8010144:	ffff3cb0 	.word	0xffff3cb0
 8010148:	3c900000 	.word	0x3c900000

0801014c <copysign>:
 801014c:	ec51 0b10 	vmov	r0, r1, d0
 8010150:	ee11 0a90 	vmov	r0, s3
 8010154:	ee10 2a10 	vmov	r2, s0
 8010158:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801015c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8010160:	ea41 0300 	orr.w	r3, r1, r0
 8010164:	ec43 2b10 	vmov	d0, r2, r3
 8010168:	4770      	bx	lr
	...

0801016c <_init>:
 801016c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801016e:	bf00      	nop
 8010170:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010172:	bc08      	pop	{r3}
 8010174:	469e      	mov	lr, r3
 8010176:	4770      	bx	lr

08010178 <_fini>:
 8010178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801017a:	bf00      	nop
 801017c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801017e:	bc08      	pop	{r3}
 8010180:	469e      	mov	lr, r3
 8010182:	4770      	bx	lr
