# mini_project_1_sv
Mod- 15 up/down counter using system verilog
