
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 0 min 53 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 0 min 53 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9066729 heartbeat IPC: 1.97218 cumulative IPC: 1.97218 (Simulation time: 0 hr 2 min 8 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14264676 heartbeat IPC: 1.92384 cumulative IPC: 1.94771 (Simulation time: 0 hr 3 min 25 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 18742101 heartbeat IPC: 2.23343 cumulative IPC: 2.03446 (Simulation time: 0 hr 4 min 34 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 23846720 heartbeat IPC: 1.95901 cumulative IPC: 2.01506 (Simulation time: 0 hr 5 min 43 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 28691533 heartbeat IPC: 2.06406 cumulative IPC: 2.02467 (Simulation time: 0 hr 6 min 53 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33433188 heartbeat IPC: 2.10897 cumulative IPC: 2.03825 (Simulation time: 0 hr 8 min 0 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 37938636 heartbeat IPC: 2.21953 cumulative IPC: 2.06231 (Simulation time: 0 hr 9 min 6 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42296537 heartbeat IPC: 2.29468 cumulative IPC: 2.08875 (Simulation time: 0 hr 10 min 13 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 46632568 heartbeat IPC: 2.30626 cumulative IPC: 2.11087 (Simulation time: 0 hr 11 min 15 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 50979762 heartbeat IPC: 2.30033 cumulative IPC: 2.1284 (Simulation time: 0 hr 12 min 19 sec) 
Finished CPU 0 instructions: 100000001 cycles: 46983573 cumulative IPC: 2.1284 (Simulation time: 0 hr 12 min 19 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.1284 instructions: 100000001 cycles: 46983573
cpu0_DTLB TOTAL     ACCESS:   40467524  HIT:   40459577  MISS:       7947
cpu0_DTLB LOAD      ACCESS:   32304209  HIT:   32301345  MISS:       2864
cpu0_DTLB RFO       ACCESS:    8163315  HIT:    8158232  MISS:       5083
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 26.1066 cycles
cpu0_ITLB TOTAL     ACCESS:     797767  HIT:     797660  MISS:        107
cpu0_ITLB LOAD      ACCESS:     797767  HIT:     797660  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 77.7477 cycles
cpu0_L1I TOTAL     ACCESS:      64644  HIT:      64308  MISS:        336
cpu0_L1I LOAD      ACCESS:      64644  HIT:      64308  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 308.018 cycles
cpu0_STLB TOTAL     ACCESS:       8054  HIT:       7274  MISS:        780
cpu0_STLB LOAD      ACCESS:       2971  HIT:       2804  MISS:        167
cpu0_STLB RFO       ACCESS:       5083  HIT:       4470  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 183.627 cycles
cpu0_L1D TOTAL     ACCESS:   32276747  HIT:   31811037  MISS:     465710
cpu0_L1D LOAD      ACCESS:   28656594  HIT:   28500052  MISS:     156542
cpu0_L1D RFO       ACCESS:    3619384  HIT:    3310399  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        769  HIT:        586  MISS:        183
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 370.704 cycles
cpu0_L2C TOTAL     ACCESS:     772243  HIT:     485042  MISS:     287201
cpu0_L2C LOAD      ACCESS:     156878  HIT:     142185  MISS:      14693
cpu0_L2C RFO       ACCESS:     308985  HIT:      36531  MISS:     272454
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     306197  HIT:     306160  MISS:         37
cpu0_L2C TRANSLATION ACCESS:        183  HIT:        166  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 583.611 cycles
LLC TOTAL     ACCESS:     557441  HIT:     277474  MISS:     279967
LLC LOAD      ACCESS:      14693  HIT:      11686  MISS:       3007
LLC RFO       ACCESS:     272306  HIT:     115309  MISS:     156997
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     270425  HIT:     150470  MISS:     119955
LLC TRANSLATION ACCESS:         17  HIT:          9  MISS:          8
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 577.161 cycles
Insertion Distribution: 
	LOAD 533 0 3422 351 
	RFO 7239 0 48709 131792 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 120736 
	 0 0 14 6 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       2319  ROW_BUFFER_MISS:     157685
 DBUS AVG_CONGESTED_CYCLE:    3.99322
 WQ ROW_BUFFER_HIT:      10538  ROW_BUFFER_MISS:     142533  FULL:       2261


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 249.872
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

