Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Nov 30 15:09:15 2022
| Host         : Tyler_Thinkpad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Multiplier_testerSource_timing_summary_routed.rpt -pb Multiplier_testerSource_timing_summary_routed.pb -rpx Multiplier_testerSource_timing_summary_routed.rpx -warn_on_violation
| Design       : Multiplier_testerSource
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    35          
TIMING-18  Warning           Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (54)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (21)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (54)
-------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: nolabel_line42/U3/data_out_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line42/U4/data_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.261        0.000                      0                  194        0.128        0.000                      0                  194        4.500        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.261        0.000                      0                  194        0.128        0.000                      0                  194        4.500        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.261ns  (required time - arrival time)
  Source:                 nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line23/get_answer_segs/nolabel_line29/code1/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 1.308ns (27.763%)  route 3.403ns (72.237%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.562     5.083    nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X32Y38         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_state_reg/Q
                         net (fo=4, routed)           0.823     6.362    nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_state_reg_0
    SLICE_X32Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.486 r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_cnt[0]_i_1__1/O
                         net (fo=17, routed)          0.849     7.335    nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_cnt[0]_i_1__1_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.459 r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_state_i_4/O
                         net (fo=1, routed)           0.416     7.875    nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_state_i_4_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.999 f  nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_state_i_2/O
                         net (fo=3, routed)           0.588     8.587    nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/p_2_in
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.153     8.740 r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/data_out_i_4__0/O
                         net (fo=3, routed)           0.727     9.468    nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/data_out_i_4__0_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I5_O)        0.327     9.795 r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/data_out_i_1__21/O
                         net (fo=1, routed)           0.000     9.795    nolabel_line23/get_answer_segs/nolabel_line29/code1/data_out_reg_2
    SLICE_X32Y42         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/code1/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.444    14.785    nolabel_line23/get_answer_segs/nolabel_line29/code1/clk_IBUF_BUFG
    SLICE_X32Y42         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/code1/data_out_reg/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X32Y42         FDRE (Setup_fdre_C_D)        0.031    15.056    nolabel_line23/get_answer_segs/nolabel_line29/code1/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                  5.261    

Slack (MET) :             5.263ns  (required time - arrival time)
  Source:                 nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line23/get_answer_segs/nolabel_line29/code0/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 1.308ns (27.787%)  route 3.399ns (72.213%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.562     5.083    nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X32Y38         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_state_reg/Q
                         net (fo=4, routed)           0.823     6.362    nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_state_reg_0
    SLICE_X32Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.486 r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_cnt[0]_i_1__1/O
                         net (fo=17, routed)          0.849     7.335    nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_cnt[0]_i_1__1_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.459 r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_state_i_4/O
                         net (fo=1, routed)           0.416     7.875    nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_state_i_4_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.999 f  nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_state_i_2/O
                         net (fo=3, routed)           0.588     8.587    nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/p_2_in
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.153     8.740 r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/data_out_i_4__0/O
                         net (fo=3, routed)           0.723     9.464    nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/data_out_i_4__0_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I2_O)        0.327     9.791 r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/data_out_i_1__20/O
                         net (fo=1, routed)           0.000     9.791    nolabel_line23/get_answer_segs/nolabel_line29/code0/data_out_reg_5
    SLICE_X32Y42         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/code0/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.444    14.785    nolabel_line23/get_answer_segs/nolabel_line29/code0/clk_IBUF_BUFG
    SLICE_X32Y42         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/code0/data_out_reg/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X32Y42         FDRE (Setup_fdre_C_D)        0.029    15.054    nolabel_line23/get_answer_segs/nolabel_line29/code0/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                  5.263    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line23/get_answer_segs/nolabel_line29/code2/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 1.308ns (27.874%)  route 3.385ns (72.126%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.562     5.083    nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X32Y38         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_state_reg/Q
                         net (fo=4, routed)           0.823     6.362    nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_state_reg_0
    SLICE_X32Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.486 r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_cnt[0]_i_1__1/O
                         net (fo=17, routed)          0.849     7.335    nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_cnt[0]_i_1__1_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.459 r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_state_i_4/O
                         net (fo=1, routed)           0.416     7.875    nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_state_i_4_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.999 f  nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_state_i_2/O
                         net (fo=3, routed)           0.588     8.587    nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/p_2_in
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.153     8.740 r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/data_out_i_4__0/O
                         net (fo=3, routed)           0.709     9.449    nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/data_out_i_4__0_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.327     9.776 r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/data_out_i_1__22/O
                         net (fo=1, routed)           0.000     9.776    nolabel_line23/get_answer_segs/nolabel_line29/code2/next_code_2
    SLICE_X33Y42         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/code2/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.444    14.785    nolabel_line23/get_answer_segs/nolabel_line29/code2/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/code2/data_out_reg/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)        0.029    15.054    nolabel_line23/get_answer_segs/nolabel_line29/code2/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             6.167ns  (required time - arrival time)
  Source:                 nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/PB_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.952ns (25.116%)  route 2.838ns (74.884%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.560     5.081    nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[11]/Q
                         net (fo=2, routed)           0.759     6.296    nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[11]
    SLICE_X34Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.420 r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/PB_state_i_5__0/O
                         net (fo=1, routed)           0.666     7.087    nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/PB_state_i_5__0_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.211 r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/PB_state_i_4__0/O
                         net (fo=1, routed)           0.452     7.663    nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/PB_state_i_4__0_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.787 r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/PB_state_i_2__0/O
                         net (fo=3, routed)           0.961     8.748    nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/PB_state_i_2__0_n_0
    SLICE_X32Y38         LUT3 (Prop_lut3_I0_O)        0.124     8.872 r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/PB_state_i_1__0/O
                         net (fo=1, routed)           0.000     8.872    nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/PB_state_i_1__0_n_0
    SLICE_X32Y38         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/PB_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.442    14.783    nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X32Y38         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/PB_state_reg/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X32Y38         FDRE (Setup_fdre_C_D)        0.031    15.039    nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/PB_state_reg
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -8.872    
  -------------------------------------------------------------------
                         slack                                  6.167    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line23/set_cathode_anode/anode_clock1/bit18/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.952ns (25.344%)  route 2.804ns (74.656%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.565     5.086    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit0/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/Q
                         net (fo=7, routed)           0.738     6.280    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit4/data_out_reg_1
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124     6.404 f  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit4/data_out_i_2__2/O
                         net (fo=6, routed)           0.702     7.106    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit9/data_out_reg_1
    SLICE_X39Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.230 f  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit9/data_out_i_2__1/O
                         net (fo=6, routed)           0.715     7.945    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit13/data_out_reg_2
    SLICE_X37Y43         LUT4 (Prop_lut4_I2_O)        0.124     8.069 r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit13/data_out_i_2__0/O
                         net (fo=3, routed)           0.650     8.719    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_reg_1
    SLICE_X36Y43         LUT6 (Prop_lut6_I3_O)        0.124     8.843 r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_i_1__14/O
                         net (fo=1, routed)           0.000     8.843    nolabel_line23/set_cathode_anode/anode_clock1/bit18/d_18
    SLICE_X36Y43         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit18/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.445    14.786    nolabel_line23/set_cathode_anode/anode_clock1/bit18/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)        0.031    15.042    nolabel_line23/set_cathode_anode/anode_clock1/bit18/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line23/set_cathode_anode/anode_clock1/bit17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 0.952ns (25.373%)  route 2.800ns (74.627%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.565     5.086    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit0/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/Q
                         net (fo=7, routed)           0.738     6.280    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit4/data_out_reg_1
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124     6.404 f  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit4/data_out_i_2__2/O
                         net (fo=6, routed)           0.702     7.106    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit9/data_out_reg_1
    SLICE_X39Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.230 f  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit9/data_out_i_2__1/O
                         net (fo=6, routed)           0.715     7.945    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit13/data_out_reg_2
    SLICE_X37Y43         LUT4 (Prop_lut4_I2_O)        0.124     8.069 r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit13/data_out_i_2__0/O
                         net (fo=3, routed)           0.645     8.714    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_reg_2
    SLICE_X36Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.838 r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_i_1__15/O
                         net (fo=1, routed)           0.000     8.838    nolabel_line23/set_cathode_anode/anode_clock1/bit17/d_17
    SLICE_X36Y43         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.445    14.786    nolabel_line23/set_cathode_anode/anode_clock1/bit17/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)        0.032    15.043    nolabel_line23/set_cathode_anode/anode_clock1/bit17/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  6.205    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 nolabel_line42/debouncer1/PB_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line42/U3/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.952ns (25.626%)  route 2.763ns (74.374%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.554     5.075    nolabel_line42/debouncer1/clk_IBUF_BUFG
    SLICE_X33Y52         FDRE                                         r  nolabel_line42/debouncer1/PB_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line42/debouncer1/PB_cnt_reg[0]/Q
                         net (fo=3, routed)           0.870     6.401    nolabel_line42/debouncer1/PB_cnt_reg[0]
    SLICE_X34Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.525 f  nolabel_line42/debouncer1/data_out_i_10/O
                         net (fo=1, routed)           0.670     7.195    nolabel_line42/debouncer1/data_out_i_10_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.319 f  nolabel_line42/debouncer1/data_out_i_4/O
                         net (fo=1, routed)           0.428     7.747    nolabel_line42/debouncer1/data_out_i_4_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.871 r  nolabel_line42/debouncer1/data_out_i_2__3/O
                         net (fo=2, routed)           0.795     8.666    nolabel_line42/debouncer1/PB_state_reg_0
    SLICE_X30Y53         LUT4 (Prop_lut4_I0_O)        0.124     8.790 r  nolabel_line42/debouncer1/data_out_i_1__16/O
                         net (fo=1, routed)           0.000     8.790    nolabel_line42/U3/X41
    SLICE_X30Y53         FDRE                                         r  nolabel_line42/U3/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.435    14.776    nolabel_line42/U3/clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  nolabel_line42/U3/data_out_reg/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X30Y53         FDRE (Setup_fdre_C_D)        0.081    15.095    nolabel_line42/U3/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 nolabel_line42/debouncer1/PB_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line42/U4/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.952ns (26.570%)  route 2.631ns (73.429%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.554     5.075    nolabel_line42/debouncer1/clk_IBUF_BUFG
    SLICE_X33Y52         FDRE                                         r  nolabel_line42/debouncer1/PB_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line42/debouncer1/PB_cnt_reg[0]/Q
                         net (fo=3, routed)           0.870     6.401    nolabel_line42/debouncer1/PB_cnt_reg[0]
    SLICE_X34Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.525 f  nolabel_line42/debouncer1/data_out_i_10/O
                         net (fo=1, routed)           0.670     7.195    nolabel_line42/debouncer1/data_out_i_10_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.319 f  nolabel_line42/debouncer1/data_out_i_4/O
                         net (fo=1, routed)           0.428     7.747    nolabel_line42/debouncer1/data_out_i_4_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.871 r  nolabel_line42/debouncer1/data_out_i_2__3/O
                         net (fo=2, routed)           0.663     8.534    nolabel_line42/U3/data_out_reg_17
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.124     8.658 r  nolabel_line42/U3/data_out_i_1__17/O
                         net (fo=1, routed)           0.000     8.658    nolabel_line42/U4/X86
    SLICE_X30Y53         FDRE                                         r  nolabel_line42/U4/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.435    14.776    nolabel_line42/U4/clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  nolabel_line42/U4/data_out_reg/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X30Y53         FDRE (Setup_fdre_C_D)        0.077    15.091    nolabel_line42/U4/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.478ns  (required time - arrival time)
  Source:                 nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line23/set_cathode_anode/anode_clock1/bit16/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.952ns (27.377%)  route 2.525ns (72.623%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.565     5.086    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit0/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/Q
                         net (fo=7, routed)           0.738     6.280    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit4/data_out_reg_1
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124     6.404 f  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit4/data_out_i_2__2/O
                         net (fo=6, routed)           0.702     7.106    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit9/data_out_reg_1
    SLICE_X39Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.230 f  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit9/data_out_i_2__1/O
                         net (fo=6, routed)           0.715     7.945    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit13/data_out_reg_2
    SLICE_X37Y43         LUT4 (Prop_lut4_I2_O)        0.124     8.069 r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit13/data_out_i_2__0/O
                         net (fo=3, routed)           0.371     8.440    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_reg_1
    SLICE_X36Y43         LUT4 (Prop_lut4_I2_O)        0.124     8.564 r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_i_1__13/O
                         net (fo=1, routed)           0.000     8.564    nolabel_line23/set_cathode_anode/anode_clock1/bit16/d_16
    SLICE_X36Y43         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit16/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.445    14.786    nolabel_line23/set_cathode_anode/anode_clock1/bit16/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit16/data_out_reg/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)        0.031    15.042    nolabel_line23/set_cathode_anode/anode_clock1/bit16/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                  6.478    

Slack (MET) :             6.479ns  (required time - arrival time)
  Source:                 nolabel_line42/debouncer1/PB_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line42/debouncer1/PB_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.966ns (27.679%)  route 2.524ns (72.321%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.553     5.074    nolabel_line42/debouncer1/clk_IBUF_BUFG
    SLICE_X32Y54         FDRE                                         r  nolabel_line42/debouncer1/PB_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.419     5.493 r  nolabel_line42/debouncer1/PB_sync_1_reg/Q
                         net (fo=1, routed)           0.726     6.219    nolabel_line42/debouncer1/PB_sync_1
    SLICE_X32Y53         LUT2 (Prop_lut2_I1_O)        0.299     6.518 r  nolabel_line42/debouncer1/PB_cnt[0]_i_1__2/O
                         net (fo=18, routed)          0.992     7.510    nolabel_line42/debouncer1/PB_cnt[0]_i_1__2_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.634 r  nolabel_line42/debouncer1/PB_state_i_2__2/O
                         net (fo=1, routed)           0.806     8.440    nolabel_line42/debouncer1/PB_state_i_2__2_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.564 r  nolabel_line42/debouncer1/PB_state_i_1__2/O
                         net (fo=1, routed)           0.000     8.564    nolabel_line42/debouncer1/PB_state_i_1__2_n_0
    SLICE_X32Y53         FDRE                                         r  nolabel_line42/debouncer1/PB_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.435    14.776    nolabel_line42/debouncer1/clk_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  nolabel_line42/debouncer1/PB_state_reg/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X32Y53         FDRE (Setup_fdre_C_D)        0.029    15.043    nolabel_line42/debouncer1/PB_state_reg
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                  6.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line42/debouncer2/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line42/debouncer2/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    nolabel_line42/debouncer2/clk_IBUF_BUFG
    SLICE_X32Y54         FDRE                                         r  nolabel_line42/debouncer2/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  nolabel_line42/debouncer2/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.058     1.643    nolabel_line42/debouncer2/PB_sync_0_reg_n_0
    SLICE_X32Y54         FDRE                                         r  nolabel_line42/debouncer2/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.829     1.957    nolabel_line42/debouncer2/clk_IBUF_BUFG
    SLICE_X32Y54         FDRE                                         r  nolabel_line42/debouncer2/PB_sync_1_reg/C
                         clock pessimism             -0.513     1.444    
    SLICE_X32Y54         FDRE (Hold_fdre_C_D)         0.071     1.515    nolabel_line42/debouncer2/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line23/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line23/get_answer_segs/nolabel_line29/debouncer3/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.559     1.442    nolabel_line23/get_answer_segs/nolabel_line29/debouncer3/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.065     1.648    nolabel_line23/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg_n_0
    SLICE_X36Y35         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer3/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.827     1.954    nolabel_line23/get_answer_segs/nolabel_line29/debouncer3/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer3/PB_sync_1_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.075     1.517    nolabel_line23/get_answer_segs/nolabel_line29/debouncer3/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line42/debouncer1/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line42/debouncer1/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    nolabel_line42/debouncer1/clk_IBUF_BUFG
    SLICE_X32Y54         FDRE                                         r  nolabel_line42/debouncer1/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  nolabel_line42/debouncer1/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.065     1.651    nolabel_line42/debouncer1/PB_sync_0
    SLICE_X32Y54         FDRE                                         r  nolabel_line42/debouncer1/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.829     1.957    nolabel_line42/debouncer1/clk_IBUF_BUFG
    SLICE_X32Y54         FDRE                                         r  nolabel_line42/debouncer1/PB_sync_1_reg/C
                         clock pessimism             -0.513     1.444    
    SLICE_X32Y54         FDRE (Hold_fdre_C_D)         0.075     1.519    nolabel_line42/debouncer1/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit6/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit9/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.615%)  route 0.071ns (25.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit6/clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit6/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit6/data_out_reg/Q
                         net (fo=6, routed)           0.071     1.680    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit9/p_0_in9_in
    SLICE_X39Y40         LUT5 (Prop_lut5_I3_O)        0.045     1.725 r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit9/data_out_i_1__6/O
                         net (fo=1, routed)           0.000     1.725    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit9/d[9]
    SLICE_X39Y40         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit9/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.831     1.958    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit9/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit9/data_out_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.092     1.550    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit9/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit2/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit4/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.606%)  route 0.102ns (35.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit2/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit2/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit2/data_out_reg/Q
                         net (fo=5, routed)           0.102     1.688    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit4/p_0_in1_in
    SLICE_X40Y41         LUT5 (Prop_lut5_I1_O)        0.045     1.733 r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit4/data_out_i_1__1/O
                         net (fo=1, routed)           0.000     1.733    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit4/d[4]
    SLICE_X40Y41         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit4/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit4/clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit4/data_out_reg/C
                         clock pessimism             -0.501     1.458    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.092     1.550    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit4/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line23/set_cathode_anode/anode_clock1/bit18/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.462%)  route 0.103ns (35.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit14/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_reg/Q
                         net (fo=5, routed)           0.103     1.690    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit14/p_0_in25_in
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.045     1.735 r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_i_1__14/O
                         net (fo=1, routed)           0.000     1.735    nolabel_line23/set_cathode_anode/anode_clock1/bit18/d_18
    SLICE_X36Y43         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit18/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    nolabel_line23/set_cathode_anode/anode_clock1/bit18/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.092     1.551    nolabel_line23/set_cathode_anode/anode_clock1/bit18/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line23/set_cathode_anode/anode_clock1/bit17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.206%)  route 0.104ns (35.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit14/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_reg/Q
                         net (fo=5, routed)           0.104     1.691    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit15/p_0_in25_in
    SLICE_X36Y43         LUT5 (Prop_lut5_I3_O)        0.045     1.736 r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_i_1__15/O
                         net (fo=1, routed)           0.000     1.736    nolabel_line23/set_cathode_anode/anode_clock1/bit17/d_17
    SLICE_X36Y43         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    nolabel_line23/set_cathode_anode/anode_clock1/bit17/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.092     1.551    nolabel_line23/set_cathode_anode/anode_clock1/bit17/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit2/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.382%)  route 0.103ns (35.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit2/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit2/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit2/data_out_reg/Q
                         net (fo=5, routed)           0.103     1.689    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit3/p_0_in1_in
    SLICE_X40Y41         LUT4 (Prop_lut4_I3_O)        0.045     1.734 r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.734    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit3/d[3]
    SLICE_X40Y41         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit3/clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/C
                         clock pessimism             -0.501     1.458    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.091     1.549    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit7/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit8/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.859%)  route 0.095ns (31.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit7/clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit7/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit7/data_out_reg/Q
                         net (fo=5, routed)           0.095     1.704    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit8/p_0_in11_in
    SLICE_X39Y40         LUT4 (Prop_lut4_I3_O)        0.045     1.749 r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit8/data_out_i_1__5/O
                         net (fo=1, routed)           0.000     1.749    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit8/d[8]
    SLICE_X39Y40         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit8/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.831     1.958    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit8/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit8/data_out_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.092     1.550    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit8/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit12/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit13/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.230%)  route 0.130ns (40.770%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit12/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit12/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit12/data_out_reg/Q
                         net (fo=5, routed)           0.130     1.717    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit11/p_0_in21_in
    SLICE_X37Y43         LUT4 (Prop_lut4_I2_O)        0.048     1.765 r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit11/data_out_i_1__10/O
                         net (fo=1, routed)           0.000     1.765    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit13/data_out_reg_1[0]
    SLICE_X37Y43         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit13/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit13/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit13/data_out_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.107     1.566    nolabel_line23/set_cathode_anode/anode_clock1/bit0_to_15/bit13/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y42   nolabel_line23/get_answer_segs/nolabel_line29/code0/data_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y42   nolabel_line23/get_answer_segs/nolabel_line29/code1/data_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y42   nolabel_line23/get_answer_segs/nolabel_line29/code2/data_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y38   nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y40   nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y40   nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y41   nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y41   nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y41   nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y42   nolabel_line23/get_answer_segs/nolabel_line29/code0/data_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y42   nolabel_line23/get_answer_segs/nolabel_line29/code0/data_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y42   nolabel_line23/get_answer_segs/nolabel_line29/code1/data_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y42   nolabel_line23/get_answer_segs/nolabel_line29/code1/data_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y42   nolabel_line23/get_answer_segs/nolabel_line29/code2/data_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y42   nolabel_line23/get_answer_segs/nolabel_line29/code2/data_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y38   nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y38   nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y40   nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y40   nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y42   nolabel_line23/get_answer_segs/nolabel_line29/code0/data_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y42   nolabel_line23/get_answer_segs/nolabel_line29/code0/data_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y42   nolabel_line23/get_answer_segs/nolabel_line29/code1/data_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y42   nolabel_line23/get_answer_segs/nolabel_line29/code1/data_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y42   nolabel_line23/get_answer_segs/nolabel_line29/code2/data_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y42   nolabel_line23/get_answer_segs/nolabel_line29/code2/data_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y38   nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y38   nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y40   nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y40   nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line55/num1/bit1/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.765ns  (logic 9.581ns (31.144%)  route 21.183ns (68.856%))
  Logic Levels:           22  (FDRE=1 LUT3=2 LUT5=13 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE                         0.000     0.000 r  nolabel_line55/num1/bit1/data_out_reg/C
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.658     0.658 r  nolabel_line55/num1/bit1/data_out_reg/Q
                         net (fo=47, routed)          1.414     2.072    nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_46_1
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.196 r  nolabel_line55/num1/bit3/seg_OBUF[0]_inst_i_35/O
                         net (fo=2, routed)           0.172     2.368    nolabel_line55/num1/bit3/data_out_reg_9[0]
    SLICE_X38Y43         LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_72/O
                         net (fo=4, routed)           0.810     3.302    nolabel_line55/num1/bit3/multiply/total0_plus_total1/add_bit0to15/Carry_1
    SLICE_X38Y44         LUT5 (Prop_lut5_I2_O)        0.124     3.426 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_111/O
                         net (fo=3, routed)           0.972     4.397    nolabel_line55/num1/bit3/multiply/total0_plus_total1/add_bit0to15/add_bit4to7/Carry_2
    SLICE_X40Y44         LUT5 (Prop_lut5_I3_O)        0.152     4.549 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_77/O
                         net (fo=2, routed)           0.837     5.386    nolabel_line55/num1/bit3/multiply/total8[7]
    SLICE_X39Y44         LUT5 (Prop_lut5_I0_O)        0.352     5.738 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_65/O
                         net (fo=4, routed)           0.794     6.532    nolabel_line55/num1/bit3/multiply/total8_plus_total9/add_bit0to15/Carry_2
    SLICE_X41Y45         LUT5 (Prop_lut5_I2_O)        0.352     6.884 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_95/O
                         net (fo=3, routed)           1.010     7.893    nolabel_line55/num1/bit3/multiply/total8_plus_total9/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X43Y46         LUT5 (Prop_lut5_I2_O)        0.354     8.247 r  nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_95/O
                         net (fo=3, routed)           1.015     9.262    nolabel_line55/num1/bit11/Carry_3_28
    SLICE_X43Y46         LUT5 (Prop_lut5_I2_O)        0.326     9.588 r  nolabel_line55/num1/bit11/seg_OBUF[6]_inst_i_85/O
                         net (fo=3, routed)           0.643    10.231    nolabel_line55/num1/bit11/multiply/total8_plus_total9/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X43Y47         LUT5 (Prop_lut5_I3_O)        0.150    10.381 r  nolabel_line55/num1/bit11/seg_OBUF[6]_inst_i_44/O
                         net (fo=2, routed)           0.994    11.374    nolabel_line55/num1/bit3/seg_OBUF[0]_inst_i_17_1[3]
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.354    11.728 r  nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_56/O
                         net (fo=3, routed)           0.472    12.200    nolabel_line55/num1/bit3/multiply/total12_plus_total13/Carry
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.321    12.521 r  nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_51/O
                         net (fo=3, routed)           0.950    13.472    nolabel_line55/num1/bit11/Carry_2_16
    SLICE_X39Y50         LUT5 (Prop_lut5_I2_O)        0.358    13.830 r  nolabel_line55/num1/bit11/seg_OBUF[6]_inst_i_61/O
                         net (fo=3, routed)           0.943    14.773    nolabel_line55/num1/bit15/Carry_1_18
    SLICE_X37Y48         LUT5 (Prop_lut5_I2_O)        0.354    15.127 r  nolabel_line55/num1/bit15/seg_OBUF[6]_inst_i_67/O
                         net (fo=3, routed)           0.810    15.937    nolabel_line55/num1/bit15/Carry_2
    SLICE_X37Y49         LUT5 (Prop_lut5_I2_O)        0.360    16.297 r  nolabel_line55/num1/bit15/seg_OBUF[6]_inst_i_73/O
                         net (fo=5, routed)           0.876    17.173    nolabel_line55/num1/bit15/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X37Y49         LUT3 (Prop_lut3_I1_O)        0.354    17.527 r  nolabel_line55/num1/bit15/seg_OBUF[6]_inst_i_77/O
                         net (fo=3, routed)           0.625    18.152    nolabel_line55/num1/bit15/Carry_1
    SLICE_X36Y49         LUT3 (Prop_lut3_I1_O)        0.326    18.478 f  nolabel_line55/num1/bit15/seg_OBUF[5]_inst_i_56/O
                         net (fo=10, routed)          1.412    19.890    nolabel_line55/num1/bit15/seg_OBUF[5]_inst_i_56_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I3_O)        0.326    20.216 f  nolabel_line55/num1/bit15/seg_OBUF[5]_inst_i_27/O
                         net (fo=20, routed)          1.226    21.442    nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_5
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.152    21.594 f  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_8/O
                         net (fo=2, routed)           0.962    22.556    nolabel_line55/num1/bit3/data_out_reg_2
    SLICE_X31Y45         LUT6 (Prop_lut6_I0_O)        0.332    22.888 f  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.641    23.529    nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_2_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I0_O)        0.124    23.653 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.607    27.260    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    30.765 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    30.765    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line55/num1/bit1/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.536ns  (logic 9.361ns (30.655%)  route 21.175ns (69.345%))
  Logic Levels:           22  (FDRE=1 LUT3=2 LUT5=13 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE                         0.000     0.000 r  nolabel_line55/num1/bit1/data_out_reg/C
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.658     0.658 r  nolabel_line55/num1/bit1/data_out_reg/Q
                         net (fo=47, routed)          1.414     2.072    nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_46_1
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.196 r  nolabel_line55/num1/bit3/seg_OBUF[0]_inst_i_35/O
                         net (fo=2, routed)           0.172     2.368    nolabel_line55/num1/bit3/data_out_reg_9[0]
    SLICE_X38Y43         LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_72/O
                         net (fo=4, routed)           0.810     3.302    nolabel_line55/num1/bit3/multiply/total0_plus_total1/add_bit0to15/Carry_1
    SLICE_X38Y44         LUT5 (Prop_lut5_I2_O)        0.124     3.426 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_111/O
                         net (fo=3, routed)           0.972     4.397    nolabel_line55/num1/bit3/multiply/total0_plus_total1/add_bit0to15/add_bit4to7/Carry_2
    SLICE_X40Y44         LUT5 (Prop_lut5_I3_O)        0.152     4.549 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_77/O
                         net (fo=2, routed)           0.837     5.386    nolabel_line55/num1/bit3/multiply/total8[7]
    SLICE_X39Y44         LUT5 (Prop_lut5_I0_O)        0.352     5.738 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_65/O
                         net (fo=4, routed)           0.794     6.532    nolabel_line55/num1/bit3/multiply/total8_plus_total9/add_bit0to15/Carry_2
    SLICE_X41Y45         LUT5 (Prop_lut5_I2_O)        0.352     6.884 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_95/O
                         net (fo=3, routed)           1.010     7.893    nolabel_line55/num1/bit3/multiply/total8_plus_total9/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X43Y46         LUT5 (Prop_lut5_I2_O)        0.354     8.247 r  nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_95/O
                         net (fo=3, routed)           1.015     9.262    nolabel_line55/num1/bit11/Carry_3_28
    SLICE_X43Y46         LUT5 (Prop_lut5_I2_O)        0.326     9.588 r  nolabel_line55/num1/bit11/seg_OBUF[6]_inst_i_85/O
                         net (fo=3, routed)           0.643    10.231    nolabel_line55/num1/bit11/multiply/total8_plus_total9/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X43Y47         LUT5 (Prop_lut5_I3_O)        0.150    10.381 r  nolabel_line55/num1/bit11/seg_OBUF[6]_inst_i_44/O
                         net (fo=2, routed)           0.994    11.374    nolabel_line55/num1/bit3/seg_OBUF[0]_inst_i_17_1[3]
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.354    11.728 r  nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_56/O
                         net (fo=3, routed)           0.472    12.200    nolabel_line55/num1/bit3/multiply/total12_plus_total13/Carry
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.321    12.521 r  nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_51/O
                         net (fo=3, routed)           0.950    13.472    nolabel_line55/num1/bit11/Carry_2_16
    SLICE_X39Y50         LUT5 (Prop_lut5_I2_O)        0.358    13.830 r  nolabel_line55/num1/bit11/seg_OBUF[6]_inst_i_61/O
                         net (fo=3, routed)           0.943    14.773    nolabel_line55/num1/bit15/Carry_1_18
    SLICE_X37Y48         LUT5 (Prop_lut5_I2_O)        0.354    15.127 r  nolabel_line55/num1/bit15/seg_OBUF[6]_inst_i_67/O
                         net (fo=3, routed)           0.810    15.937    nolabel_line55/num1/bit15/Carry_2
    SLICE_X37Y49         LUT5 (Prop_lut5_I2_O)        0.360    16.297 r  nolabel_line55/num1/bit15/seg_OBUF[6]_inst_i_73/O
                         net (fo=5, routed)           0.876    17.173    nolabel_line55/num1/bit15/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X37Y49         LUT3 (Prop_lut3_I1_O)        0.354    17.527 r  nolabel_line55/num1/bit15/seg_OBUF[6]_inst_i_77/O
                         net (fo=3, routed)           0.625    18.152    nolabel_line55/num1/bit15/Carry_1
    SLICE_X36Y49         LUT3 (Prop_lut3_I1_O)        0.326    18.478 f  nolabel_line55/num1/bit15/seg_OBUF[5]_inst_i_56/O
                         net (fo=10, routed)          1.412    19.890    nolabel_line55/num1/bit15/seg_OBUF[5]_inst_i_56_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I3_O)        0.326    20.216 f  nolabel_line55/num1/bit15/seg_OBUF[5]_inst_i_27/O
                         net (fo=20, routed)          1.226    21.442    nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_5
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124    21.566 f  nolabel_line55/num1/bit3/seg_OBUF[4]_inst_i_9/O
                         net (fo=2, routed)           0.964    22.530    nolabel_line55/num1/bit3/seg_OBUF[4]_inst_i_9_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.124    22.654 f  nolabel_line55/num1/bit3/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.801    23.455    nolabel_line55/num1/bit3/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124    23.579 r  nolabel_line55/num1/bit3/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.437    27.016    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    30.536 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    30.536    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line55/num1/bit1/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.307ns  (logic 9.178ns (30.282%)  route 21.130ns (69.718%))
  Logic Levels:           22  (FDRE=1 LUT5=13 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE                         0.000     0.000 r  nolabel_line55/num1/bit1/data_out_reg/C
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.658     0.658 r  nolabel_line55/num1/bit1/data_out_reg/Q
                         net (fo=47, routed)          1.414     2.072    nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_46_1
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.196 r  nolabel_line55/num1/bit3/seg_OBUF[0]_inst_i_35/O
                         net (fo=2, routed)           0.172     2.368    nolabel_line55/num1/bit3/data_out_reg_9[0]
    SLICE_X38Y43         LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_72/O
                         net (fo=4, routed)           0.810     3.302    nolabel_line55/num1/bit3/multiply/total0_plus_total1/add_bit0to15/Carry_1
    SLICE_X38Y44         LUT5 (Prop_lut5_I2_O)        0.124     3.426 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_111/O
                         net (fo=3, routed)           0.972     4.397    nolabel_line55/num1/bit3/multiply/total0_plus_total1/add_bit0to15/add_bit4to7/Carry_2
    SLICE_X40Y44         LUT5 (Prop_lut5_I3_O)        0.152     4.549 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_77/O
                         net (fo=2, routed)           0.837     5.386    nolabel_line55/num1/bit3/multiply/total8[7]
    SLICE_X39Y44         LUT5 (Prop_lut5_I0_O)        0.352     5.738 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_65/O
                         net (fo=4, routed)           0.794     6.532    nolabel_line55/num1/bit3/multiply/total8_plus_total9/add_bit0to15/Carry_2
    SLICE_X41Y45         LUT5 (Prop_lut5_I2_O)        0.352     6.884 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_95/O
                         net (fo=3, routed)           1.010     7.893    nolabel_line55/num1/bit3/multiply/total8_plus_total9/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X43Y46         LUT5 (Prop_lut5_I2_O)        0.354     8.247 r  nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_95/O
                         net (fo=3, routed)           1.015     9.262    nolabel_line55/num1/bit11/Carry_3_28
    SLICE_X43Y46         LUT5 (Prop_lut5_I2_O)        0.326     9.588 r  nolabel_line55/num1/bit11/seg_OBUF[6]_inst_i_85/O
                         net (fo=3, routed)           0.643    10.231    nolabel_line55/num1/bit11/multiply/total8_plus_total9/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X43Y47         LUT5 (Prop_lut5_I3_O)        0.150    10.381 r  nolabel_line55/num1/bit11/seg_OBUF[6]_inst_i_44/O
                         net (fo=2, routed)           0.994    11.374    nolabel_line55/num1/bit3/seg_OBUF[0]_inst_i_17_1[3]
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.354    11.728 r  nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_56/O
                         net (fo=3, routed)           0.472    12.200    nolabel_line55/num1/bit3/multiply/total12_plus_total13/Carry
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.321    12.521 r  nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_51/O
                         net (fo=3, routed)           0.950    13.472    nolabel_line55/num1/bit11/Carry_2_16
    SLICE_X39Y50         LUT5 (Prop_lut5_I2_O)        0.358    13.830 r  nolabel_line55/num1/bit11/seg_OBUF[6]_inst_i_61/O
                         net (fo=3, routed)           0.943    14.773    nolabel_line55/num1/bit15/Carry_1_18
    SLICE_X37Y48         LUT5 (Prop_lut5_I2_O)        0.354    15.127 r  nolabel_line55/num1/bit15/seg_OBUF[6]_inst_i_67/O
                         net (fo=3, routed)           0.810    15.937    nolabel_line55/num1/bit15/Carry_2
    SLICE_X37Y49         LUT5 (Prop_lut5_I2_O)        0.360    16.297 r  nolabel_line55/num1/bit15/seg_OBUF[6]_inst_i_73/O
                         net (fo=5, routed)           0.695    16.992    nolabel_line55/num1/bit15/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X36Y49         LUT5 (Prop_lut5_I3_O)        0.356    17.348 r  nolabel_line55/num1/bit15/seg_OBUF[6]_inst_i_71/O
                         net (fo=6, routed)           0.950    18.298    nolabel_line55/num1/bit15/multiply/total12_plus_total13/BC__25
    SLICE_X36Y50         LUT6 (Prop_lut6_I2_O)        0.327    18.625 r  nolabel_line55/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=15, routed)          1.631    20.256    nolabel_line55/num1/bit3/seg_OBUF[0]_inst_i_14_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I3_O)        0.124    20.380 f  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_38/O
                         net (fo=12, routed)          1.446    21.826    nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_38_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I4_O)        0.124    21.950 f  nolabel_line55/num1/bit3/seg_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.518    22.469    nolabel_line55/num1/bit3/seg_OBUF[3]_inst_i_17_n_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I0_O)        0.124    22.593 f  nolabel_line55/num1/bit3/seg_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.817    23.410    nolabel_line55/num1/bit3/seg_OBUF[3]_inst_i_5_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.124    23.534 r  nolabel_line55/num1/bit3/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.238    26.772    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    30.307 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    30.307    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line55/num1/bit1/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.277ns  (logic 9.153ns (30.230%)  route 21.125ns (69.770%))
  Logic Levels:           22  (FDRE=1 LUT5=13 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE                         0.000     0.000 r  nolabel_line55/num1/bit1/data_out_reg/C
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.658     0.658 r  nolabel_line55/num1/bit1/data_out_reg/Q
                         net (fo=47, routed)          1.414     2.072    nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_46_1
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.196 r  nolabel_line55/num1/bit3/seg_OBUF[0]_inst_i_35/O
                         net (fo=2, routed)           0.172     2.368    nolabel_line55/num1/bit3/data_out_reg_9[0]
    SLICE_X38Y43         LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_72/O
                         net (fo=4, routed)           0.810     3.302    nolabel_line55/num1/bit3/multiply/total0_plus_total1/add_bit0to15/Carry_1
    SLICE_X38Y44         LUT5 (Prop_lut5_I2_O)        0.124     3.426 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_111/O
                         net (fo=3, routed)           0.972     4.397    nolabel_line55/num1/bit3/multiply/total0_plus_total1/add_bit0to15/add_bit4to7/Carry_2
    SLICE_X40Y44         LUT5 (Prop_lut5_I3_O)        0.152     4.549 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_77/O
                         net (fo=2, routed)           0.837     5.386    nolabel_line55/num1/bit3/multiply/total8[7]
    SLICE_X39Y44         LUT5 (Prop_lut5_I0_O)        0.352     5.738 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_65/O
                         net (fo=4, routed)           0.794     6.532    nolabel_line55/num1/bit3/multiply/total8_plus_total9/add_bit0to15/Carry_2
    SLICE_X41Y45         LUT5 (Prop_lut5_I2_O)        0.352     6.884 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_95/O
                         net (fo=3, routed)           1.010     7.893    nolabel_line55/num1/bit3/multiply/total8_plus_total9/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X43Y46         LUT5 (Prop_lut5_I2_O)        0.354     8.247 r  nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_95/O
                         net (fo=3, routed)           1.015     9.262    nolabel_line55/num1/bit11/Carry_3_28
    SLICE_X43Y46         LUT5 (Prop_lut5_I2_O)        0.326     9.588 r  nolabel_line55/num1/bit11/seg_OBUF[6]_inst_i_85/O
                         net (fo=3, routed)           0.643    10.231    nolabel_line55/num1/bit11/multiply/total8_plus_total9/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X43Y47         LUT5 (Prop_lut5_I3_O)        0.150    10.381 r  nolabel_line55/num1/bit11/seg_OBUF[6]_inst_i_44/O
                         net (fo=2, routed)           0.994    11.374    nolabel_line55/num1/bit3/seg_OBUF[0]_inst_i_17_1[3]
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.354    11.728 r  nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_56/O
                         net (fo=3, routed)           0.472    12.200    nolabel_line55/num1/bit3/multiply/total12_plus_total13/Carry
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.321    12.521 r  nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_51/O
                         net (fo=3, routed)           0.950    13.472    nolabel_line55/num1/bit11/Carry_2_16
    SLICE_X39Y50         LUT5 (Prop_lut5_I2_O)        0.358    13.830 r  nolabel_line55/num1/bit11/seg_OBUF[6]_inst_i_61/O
                         net (fo=3, routed)           0.943    14.773    nolabel_line55/num1/bit15/Carry_1_18
    SLICE_X37Y48         LUT5 (Prop_lut5_I2_O)        0.354    15.127 r  nolabel_line55/num1/bit15/seg_OBUF[6]_inst_i_67/O
                         net (fo=3, routed)           0.810    15.937    nolabel_line55/num1/bit15/Carry_2
    SLICE_X37Y49         LUT5 (Prop_lut5_I2_O)        0.360    16.297 r  nolabel_line55/num1/bit15/seg_OBUF[6]_inst_i_73/O
                         net (fo=5, routed)           0.695    16.992    nolabel_line55/num1/bit15/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X36Y49         LUT5 (Prop_lut5_I3_O)        0.356    17.348 r  nolabel_line55/num1/bit15/seg_OBUF[6]_inst_i_71/O
                         net (fo=6, routed)           0.950    18.298    nolabel_line55/num1/bit15/multiply/total12_plus_total13/BC__25
    SLICE_X36Y50         LUT6 (Prop_lut6_I2_O)        0.327    18.625 r  nolabel_line55/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=15, routed)          1.631    20.256    nolabel_line55/num1/bit3/seg_OBUF[0]_inst_i_14_2
    SLICE_X35Y47         LUT6 (Prop_lut6_I3_O)        0.124    20.380 f  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_38/O
                         net (fo=12, routed)          1.440    21.821    nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_38_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124    21.945 r  nolabel_line55/num1/bit3/seg_OBUF[0]_inst_i_14/O
                         net (fo=1, routed)           0.514    22.459    nolabel_line55/num1/bit3/seg_OBUF[0]_inst_i_14_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I3_O)        0.124    22.583 r  nolabel_line55/num1/bit3/seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.817    23.400    nolabel_line55/num1/bit3/seg_OBUF[0]_inst_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I1_O)        0.124    23.524 r  nolabel_line55/num1/bit3/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.242    26.767    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    30.277 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    30.277    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line55/num1/bit1/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.015ns  (logic 9.370ns (31.219%)  route 20.644ns (68.781%))
  Logic Levels:           22  (FDRE=1 LUT3=2 LUT5=13 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE                         0.000     0.000 r  nolabel_line55/num1/bit1/data_out_reg/C
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.658     0.658 r  nolabel_line55/num1/bit1/data_out_reg/Q
                         net (fo=47, routed)          1.414     2.072    nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_46_1
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.196 r  nolabel_line55/num1/bit3/seg_OBUF[0]_inst_i_35/O
                         net (fo=2, routed)           0.172     2.368    nolabel_line55/num1/bit3/data_out_reg_9[0]
    SLICE_X38Y43         LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_72/O
                         net (fo=4, routed)           0.810     3.302    nolabel_line55/num1/bit3/multiply/total0_plus_total1/add_bit0to15/Carry_1
    SLICE_X38Y44         LUT5 (Prop_lut5_I2_O)        0.124     3.426 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_111/O
                         net (fo=3, routed)           0.972     4.397    nolabel_line55/num1/bit3/multiply/total0_plus_total1/add_bit0to15/add_bit4to7/Carry_2
    SLICE_X40Y44         LUT5 (Prop_lut5_I3_O)        0.152     4.549 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_77/O
                         net (fo=2, routed)           0.837     5.386    nolabel_line55/num1/bit3/multiply/total8[7]
    SLICE_X39Y44         LUT5 (Prop_lut5_I0_O)        0.352     5.738 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_65/O
                         net (fo=4, routed)           0.794     6.532    nolabel_line55/num1/bit3/multiply/total8_plus_total9/add_bit0to15/Carry_2
    SLICE_X41Y45         LUT5 (Prop_lut5_I2_O)        0.352     6.884 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_95/O
                         net (fo=3, routed)           1.010     7.893    nolabel_line55/num1/bit3/multiply/total8_plus_total9/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X43Y46         LUT5 (Prop_lut5_I2_O)        0.354     8.247 r  nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_95/O
                         net (fo=3, routed)           1.015     9.262    nolabel_line55/num1/bit11/Carry_3_28
    SLICE_X43Y46         LUT5 (Prop_lut5_I2_O)        0.326     9.588 r  nolabel_line55/num1/bit11/seg_OBUF[6]_inst_i_85/O
                         net (fo=3, routed)           0.643    10.231    nolabel_line55/num1/bit11/multiply/total8_plus_total9/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X43Y47         LUT5 (Prop_lut5_I3_O)        0.150    10.381 r  nolabel_line55/num1/bit11/seg_OBUF[6]_inst_i_44/O
                         net (fo=2, routed)           0.994    11.374    nolabel_line55/num1/bit3/seg_OBUF[0]_inst_i_17_1[3]
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.354    11.728 r  nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_56/O
                         net (fo=3, routed)           0.472    12.200    nolabel_line55/num1/bit3/multiply/total12_plus_total13/Carry
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.321    12.521 r  nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_51/O
                         net (fo=3, routed)           0.950    13.472    nolabel_line55/num1/bit11/Carry_2_16
    SLICE_X39Y50         LUT5 (Prop_lut5_I2_O)        0.358    13.830 r  nolabel_line55/num1/bit11/seg_OBUF[6]_inst_i_61/O
                         net (fo=3, routed)           0.943    14.773    nolabel_line55/num1/bit15/Carry_1_18
    SLICE_X37Y48         LUT5 (Prop_lut5_I2_O)        0.354    15.127 r  nolabel_line55/num1/bit15/seg_OBUF[6]_inst_i_67/O
                         net (fo=3, routed)           0.810    15.937    nolabel_line55/num1/bit15/Carry_2
    SLICE_X37Y49         LUT5 (Prop_lut5_I2_O)        0.360    16.297 r  nolabel_line55/num1/bit15/seg_OBUF[6]_inst_i_73/O
                         net (fo=5, routed)           0.876    17.173    nolabel_line55/num1/bit15/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X37Y49         LUT3 (Prop_lut3_I1_O)        0.354    17.527 r  nolabel_line55/num1/bit15/seg_OBUF[6]_inst_i_77/O
                         net (fo=3, routed)           0.625    18.152    nolabel_line55/num1/bit15/Carry_1
    SLICE_X36Y49         LUT3 (Prop_lut3_I1_O)        0.326    18.478 f  nolabel_line55/num1/bit15/seg_OBUF[5]_inst_i_56/O
                         net (fo=10, routed)          1.412    19.890    nolabel_line55/num1/bit15/seg_OBUF[5]_inst_i_56_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I3_O)        0.326    20.216 f  nolabel_line55/num1/bit15/seg_OBUF[5]_inst_i_27/O
                         net (fo=20, routed)          1.205    21.421    nolabel_line55/num1/bit15/seg_OBUF[4]_inst_i_31
    SLICE_X35Y45         LUT5 (Prop_lut5_I0_O)        0.124    21.545 r  nolabel_line55/num1/bit15/seg_OBUF[1]_inst_i_22/O
                         net (fo=1, routed)           0.658    22.203    nolabel_line55/num1/bit3/seg_OBUF[1]_inst_i_1_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124    22.327 r  nolabel_line55/num1/bit3/seg_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.808    23.135    nolabel_line55/num1/bit3/seg_OBUF[1]_inst_i_6_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124    23.259 r  nolabel_line55/num1/bit3/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.226    26.485    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    30.015 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    30.015    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line55/num1/bit1/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.958ns  (logic 9.177ns (30.634%)  route 20.781ns (69.366%))
  Logic Levels:           22  (FDRE=1 LUT5=14 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE                         0.000     0.000 r  nolabel_line55/num1/bit1/data_out_reg/C
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.658     0.658 r  nolabel_line55/num1/bit1/data_out_reg/Q
                         net (fo=47, routed)          1.414     2.072    nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_46_1
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.196 r  nolabel_line55/num1/bit3/seg_OBUF[0]_inst_i_35/O
                         net (fo=2, routed)           0.172     2.368    nolabel_line55/num1/bit3/data_out_reg_9[0]
    SLICE_X38Y43         LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_72/O
                         net (fo=4, routed)           0.810     3.302    nolabel_line55/num1/bit3/multiply/total0_plus_total1/add_bit0to15/Carry_1
    SLICE_X38Y44         LUT5 (Prop_lut5_I2_O)        0.124     3.426 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_111/O
                         net (fo=3, routed)           0.972     4.397    nolabel_line55/num1/bit3/multiply/total0_plus_total1/add_bit0to15/add_bit4to7/Carry_2
    SLICE_X40Y44         LUT5 (Prop_lut5_I3_O)        0.152     4.549 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_77/O
                         net (fo=2, routed)           0.837     5.386    nolabel_line55/num1/bit3/multiply/total8[7]
    SLICE_X39Y44         LUT5 (Prop_lut5_I0_O)        0.352     5.738 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_65/O
                         net (fo=4, routed)           0.794     6.532    nolabel_line55/num1/bit3/multiply/total8_plus_total9/add_bit0to15/Carry_2
    SLICE_X41Y45         LUT5 (Prop_lut5_I2_O)        0.352     6.884 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_95/O
                         net (fo=3, routed)           1.010     7.893    nolabel_line55/num1/bit3/multiply/total8_plus_total9/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X43Y46         LUT5 (Prop_lut5_I2_O)        0.354     8.247 r  nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_95/O
                         net (fo=3, routed)           1.015     9.262    nolabel_line55/num1/bit11/Carry_3_28
    SLICE_X43Y46         LUT5 (Prop_lut5_I2_O)        0.326     9.588 r  nolabel_line55/num1/bit11/seg_OBUF[6]_inst_i_85/O
                         net (fo=3, routed)           0.643    10.231    nolabel_line55/num1/bit11/multiply/total8_plus_total9/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X43Y47         LUT5 (Prop_lut5_I3_O)        0.150    10.381 r  nolabel_line55/num1/bit11/seg_OBUF[6]_inst_i_44/O
                         net (fo=2, routed)           0.994    11.374    nolabel_line55/num1/bit3/seg_OBUF[0]_inst_i_17_1[3]
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.354    11.728 r  nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_56/O
                         net (fo=3, routed)           0.472    12.200    nolabel_line55/num1/bit3/multiply/total12_plus_total13/Carry
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.321    12.521 r  nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_51/O
                         net (fo=3, routed)           0.950    13.472    nolabel_line55/num1/bit11/Carry_2_16
    SLICE_X39Y50         LUT5 (Prop_lut5_I2_O)        0.358    13.830 r  nolabel_line55/num1/bit11/seg_OBUF[6]_inst_i_61/O
                         net (fo=3, routed)           0.943    14.773    nolabel_line55/num1/bit15/Carry_1_18
    SLICE_X37Y48         LUT5 (Prop_lut5_I2_O)        0.354    15.127 r  nolabel_line55/num1/bit15/seg_OBUF[6]_inst_i_67/O
                         net (fo=3, routed)           0.810    15.937    nolabel_line55/num1/bit15/Carry_2
    SLICE_X37Y49         LUT5 (Prop_lut5_I2_O)        0.360    16.297 r  nolabel_line55/num1/bit15/seg_OBUF[6]_inst_i_73/O
                         net (fo=5, routed)           0.695    16.992    nolabel_line55/num1/bit15/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X36Y49         LUT5 (Prop_lut5_I3_O)        0.356    17.348 r  nolabel_line55/num1/bit15/seg_OBUF[6]_inst_i_71/O
                         net (fo=6, routed)           0.950    18.298    nolabel_line55/num1/bit15/multiply/total12_plus_total13/BC__25
    SLICE_X36Y50         LUT6 (Prop_lut6_I2_O)        0.327    18.625 r  nolabel_line55/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=15, routed)          1.197    19.823    nolabel_line55/num1/bit15/seg_OBUF[5]_inst_i_88_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124    19.947 f  nolabel_line55/num1/bit15/seg_OBUF[4]_inst_i_27/O
                         net (fo=11, routed)          1.323    21.270    nolabel_line42/U4/seg_OBUF[2]_inst_i_5_1
    SLICE_X33Y45         LUT5 (Prop_lut5_I3_O)        0.124    21.394 r  nolabel_line42/U4/seg_OBUF[2]_inst_i_20/O
                         net (fo=1, routed)           0.829    22.223    nolabel_line55/num1/bit3/seg_OBUF[2]_inst_i_1_3
    SLICE_X34Y43         LUT6 (Prop_lut6_I5_O)        0.124    22.347 f  nolabel_line55/num1/bit3/seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.708    23.055    nolabel_line55/num1/bit3/seg_OBUF[2]_inst_i_5_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124    23.179 r  nolabel_line55/num1/bit3/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.244    26.423    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    29.958 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    29.958    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line55/num1/bit1/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.501ns  (logic 9.173ns (31.096%)  route 20.327ns (68.904%))
  Logic Levels:           22  (FDRE=1 LUT5=13 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE                         0.000     0.000 r  nolabel_line55/num1/bit1/data_out_reg/C
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.658     0.658 r  nolabel_line55/num1/bit1/data_out_reg/Q
                         net (fo=47, routed)          1.414     2.072    nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_46_1
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.196 r  nolabel_line55/num1/bit3/seg_OBUF[0]_inst_i_35/O
                         net (fo=2, routed)           0.172     2.368    nolabel_line55/num1/bit3/data_out_reg_9[0]
    SLICE_X38Y43         LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_72/O
                         net (fo=4, routed)           0.810     3.302    nolabel_line55/num1/bit3/multiply/total0_plus_total1/add_bit0to15/Carry_1
    SLICE_X38Y44         LUT5 (Prop_lut5_I2_O)        0.124     3.426 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_111/O
                         net (fo=3, routed)           0.972     4.397    nolabel_line55/num1/bit3/multiply/total0_plus_total1/add_bit0to15/add_bit4to7/Carry_2
    SLICE_X40Y44         LUT5 (Prop_lut5_I3_O)        0.152     4.549 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_77/O
                         net (fo=2, routed)           0.837     5.386    nolabel_line55/num1/bit3/multiply/total8[7]
    SLICE_X39Y44         LUT5 (Prop_lut5_I0_O)        0.352     5.738 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_65/O
                         net (fo=4, routed)           0.794     6.532    nolabel_line55/num1/bit3/multiply/total8_plus_total9/add_bit0to15/Carry_2
    SLICE_X41Y45         LUT5 (Prop_lut5_I2_O)        0.352     6.884 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_95/O
                         net (fo=3, routed)           1.010     7.893    nolabel_line55/num1/bit3/multiply/total8_plus_total9/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X43Y46         LUT5 (Prop_lut5_I2_O)        0.354     8.247 r  nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_95/O
                         net (fo=3, routed)           1.015     9.262    nolabel_line55/num1/bit11/Carry_3_28
    SLICE_X43Y46         LUT5 (Prop_lut5_I2_O)        0.326     9.588 r  nolabel_line55/num1/bit11/seg_OBUF[6]_inst_i_85/O
                         net (fo=3, routed)           0.643    10.231    nolabel_line55/num1/bit11/multiply/total8_plus_total9/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X43Y47         LUT5 (Prop_lut5_I3_O)        0.150    10.381 r  nolabel_line55/num1/bit11/seg_OBUF[6]_inst_i_44/O
                         net (fo=2, routed)           0.994    11.374    nolabel_line55/num1/bit3/seg_OBUF[0]_inst_i_17_1[3]
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.354    11.728 r  nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_56/O
                         net (fo=3, routed)           0.472    12.200    nolabel_line55/num1/bit3/multiply/total12_plus_total13/Carry
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.321    12.521 r  nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_51/O
                         net (fo=3, routed)           0.950    13.472    nolabel_line55/num1/bit11/Carry_2_16
    SLICE_X39Y50         LUT5 (Prop_lut5_I2_O)        0.358    13.830 r  nolabel_line55/num1/bit11/seg_OBUF[6]_inst_i_61/O
                         net (fo=3, routed)           0.943    14.773    nolabel_line55/num1/bit15/Carry_1_18
    SLICE_X37Y48         LUT5 (Prop_lut5_I2_O)        0.354    15.127 r  nolabel_line55/num1/bit15/seg_OBUF[6]_inst_i_67/O
                         net (fo=3, routed)           0.810    15.937    nolabel_line55/num1/bit15/Carry_2
    SLICE_X37Y49         LUT5 (Prop_lut5_I2_O)        0.360    16.297 r  nolabel_line55/num1/bit15/seg_OBUF[6]_inst_i_73/O
                         net (fo=5, routed)           0.695    16.992    nolabel_line55/num1/bit15/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X36Y49         LUT5 (Prop_lut5_I3_O)        0.356    17.348 r  nolabel_line55/num1/bit15/seg_OBUF[6]_inst_i_71/O
                         net (fo=6, routed)           1.005    18.353    nolabel_line55/num1/bit15/multiply/total12_plus_total13/BC__25
    SLICE_X36Y50         LUT6 (Prop_lut6_I2_O)        0.327    18.680 r  nolabel_line55/num1/bit15/seg_OBUF[5]_inst_i_47/O
                         net (fo=8, routed)           0.963    19.643    nolabel_line55/num1/bit15/product[30]
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.124    19.767 f  nolabel_line55/num1/bit15/seg_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           1.011    20.778    nolabel_line42/U3/seg_OBUF[6]_inst_i_2
    SLICE_X30Y49         LUT6 (Prop_lut6_I5_O)        0.124    20.902 f  nolabel_line42/U3/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.017    21.919    nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_1_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I5_O)        0.124    22.043 r  nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.165    22.208    nolabel_line42/U3/seg[6]
    SLICE_X30Y44         LUT6 (Prop_lut6_I0_O)        0.124    22.332 r  nolabel_line42/U3/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.637    25.969    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    29.501 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    29.501    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line55/opcode2/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.477ns  (logic 4.164ns (64.281%)  route 2.314ns (35.719%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE                         0.000     0.000 r  nolabel_line55/opcode2/data_out_reg/C
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.660     0.660 r  nolabel_line55/opcode2/data_out_reg/Q
                         net (fo=1, routed)           2.314     2.974    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504     6.477 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.477    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line55/opcode0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.446ns  (logic 4.168ns (64.663%)  route 2.278ns (35.337%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE                         0.000     0.000 r  nolabel_line55/opcode0/data_out_reg/C
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.660     0.660 r  nolabel_line55/opcode0/data_out_reg/Q
                         net (fo=1, routed)           2.278     2.938    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508     6.446 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.446    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line55/opcode1/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.314ns  (logic 4.185ns (66.288%)  route 2.129ns (33.712%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE                         0.000     0.000 r  nolabel_line55/opcode1/data_out_reg/C
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.660     0.660 r  nolabel_line55/opcode1/data_out_reg/Q
                         net (fo=1, routed)           2.129     2.789    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525     6.314 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.314    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            nolabel_line55/num1/bit11/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.974ns  (logic 0.232ns (23.809%)  route 0.742ns (76.191%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=10, routed)          0.742     0.974    nolabel_line55/num1/bit11/sw_IBUF[0]
    SLICE_X44Y47         FDRE                                         r  nolabel_line55/num1/bit11/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            nolabel_line55/num2/bit14/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.984ns  (logic 0.223ns (22.686%)  route 0.761ns (77.314%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=10, routed)          0.761     0.984    nolabel_line55/num2/bit14/sw_IBUF[0]
    SLICE_X45Y49         FDRE                                         r  nolabel_line55/num2/bit14/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            nolabel_line55/num2/bit15/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.224ns (22.772%)  route 0.761ns (77.228%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=10, routed)          0.761     0.985    nolabel_line55/num2/bit15/sw_IBUF[0]
    SLICE_X43Y49         FDRE                                         r  nolabel_line55/num2/bit15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            nolabel_line55/num1/bit10/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.987ns  (logic 0.226ns (22.886%)  route 0.761ns (77.114%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=10, routed)          0.761     0.987    nolabel_line55/num1/bit10/sw_IBUF[0]
    SLICE_X44Y47         FDRE                                         r  nolabel_line55/num1/bit10/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            nolabel_line55/num1/bit9/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.018ns  (logic 0.220ns (21.631%)  route 0.798ns (78.369%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=10, routed)          0.798     1.018    nolabel_line55/num1/bit9/sw_IBUF[0]
    SLICE_X43Y45         FDRE                                         r  nolabel_line55/num1/bit9/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            nolabel_line55/num2/bit11/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.067ns  (logic 0.232ns (21.732%)  route 0.835ns (78.268%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=10, routed)          0.835     1.067    nolabel_line55/num2/bit11/sw_IBUF[0]
    SLICE_X39Y47         FDRE                                         r  nolabel_line55/num2/bit11/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            nolabel_line55/num2/bit13/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.087ns  (logic 0.221ns (20.335%)  route 0.866ns (79.665%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[13]_inst/O
                         net (fo=10, routed)          0.866     1.087    nolabel_line55/num2/bit13/sw_IBUF[0]
    SLICE_X44Y48         FDRE                                         r  nolabel_line55/num2/bit13/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            nolabel_line55/num1/bit12/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.091ns  (logic 0.237ns (21.680%)  route 0.855ns (78.320%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=10, routed)          0.855     1.091    nolabel_line55/num1/bit12/sw_IBUF[0]
    SLICE_X40Y47         FDRE                                         r  nolabel_line55/num1/bit12/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            nolabel_line55/num1/bit8/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.094ns  (logic 0.223ns (20.355%)  route 0.871ns (79.645%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=10, routed)          0.871     1.094    nolabel_line55/num1/bit8/sw_IBUF[0]
    SLICE_X43Y45         FDRE                                         r  nolabel_line55/num1/bit8/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            nolabel_line55/num1/bit15/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.102ns  (logic 0.224ns (20.348%)  route 0.878ns (79.652%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=10, routed)          0.878     1.102    nolabel_line55/num1/bit15/sw_IBUF[0]
    SLICE_X39Y49         FDRE                                         r  nolabel_line55/num1/bit15/data_out_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line23/get_answer_segs/nolabel_line29/code2/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.296ns  (logic 4.837ns (33.837%)  route 9.459ns (66.163%))
  Logic Levels:           6  (LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.564     5.085    nolabel_line23/get_answer_segs/nolabel_line29/code2/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/code2/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line23/get_answer_segs/nolabel_line29/code2/data_out_reg/Q
                         net (fo=34, routed)          2.284     7.825    nolabel_line42/U4/answer_select_code[1]
    SLICE_X28Y46         LUT3 (Prop_lut3_I2_O)        0.152     7.977 f  nolabel_line42/U4/led_OBUF[7]_inst_i_1/O
                         net (fo=12, routed)          1.345     9.322    nolabel_line55/num1/bit15/led_OBUF[1]
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.326     9.648 f  nolabel_line55/num1/bit15/seg_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           1.011    10.659    nolabel_line42/U3/seg_OBUF[6]_inst_i_2
    SLICE_X30Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.783 f  nolabel_line42/U3/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.017    11.800    nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_1_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I5_O)        0.124    11.924 r  nolabel_line55/num1/bit3/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.165    12.089    nolabel_line42/U3/seg[6]
    SLICE_X30Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.213 r  nolabel_line42/U3/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.637    15.850    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    19.382 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.382    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line42/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.534ns  (logic 4.658ns (34.417%)  route 8.876ns (65.583%))
  Logic Levels:           6  (LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.553     5.074    nolabel_line42/U3/clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  nolabel_line42/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  nolabel_line42/U3/data_out_reg/Q
                         net (fo=58, routed)          1.600     7.192    nolabel_line42/U4/led[7]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.316 r  nolabel_line42/U4/seg_OBUF[5]_inst_i_45/O
                         net (fo=4, routed)           1.145     8.461    nolabel_line42/U4/seg_OBUF[5]_inst_i_45_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.585 r  nolabel_line42/U4/seg_OBUF[4]_inst_i_30/O
                         net (fo=1, routed)           0.790     9.375    nolabel_line55/num1/bit15/seg_OBUF[4]_inst_i_4_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.499 r  nolabel_line55/num1/bit15/seg_OBUF[4]_inst_i_17/O
                         net (fo=1, routed)           1.095    10.594    nolabel_line55/num1/bit3/seg_OBUF[4]_inst_i_1_4
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.718 f  nolabel_line55/num1/bit3/seg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.808    11.526    nolabel_line55/num1/bit3/seg_OBUF[4]_inst_i_4_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.124    11.650 r  nolabel_line55/num1/bit3/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.437    15.088    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    18.607 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.607    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line23/get_answer_segs/nolabel_line29/code2/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.489ns  (logic 4.717ns (34.970%)  route 8.772ns (65.030%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.564     5.085    nolabel_line23/get_answer_segs/nolabel_line29/code2/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/code2/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line23/get_answer_segs/nolabel_line29/code2/data_out_reg/Q
                         net (fo=34, routed)          2.284     7.825    nolabel_line42/U4/answer_select_code[1]
    SLICE_X28Y46         LUT3 (Prop_lut3_I2_O)        0.152     7.977 r  nolabel_line42/U4/led_OBUF[7]_inst_i_1/O
                         net (fo=12, routed)          1.280     9.257    nolabel_line55/num1/bit15/led_OBUF[1]
    SLICE_X34Y49         LUT6 (Prop_lut6_I3_O)        0.326     9.583 r  nolabel_line55/num1/bit15/seg_OBUF[2]_inst_i_16/O
                         net (fo=1, routed)           1.004    10.587    nolabel_line55/num1/bit15/seg_OBUF[2]_inst_i_16_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.711 f  nolabel_line55/num1/bit15/seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.961    11.672    nolabel_line55/num1/bit3/seg[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I2_O)        0.124    11.796 r  nolabel_line55/num1/bit3/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.244    15.039    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    18.574 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.574    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line23/get_answer_segs/nolabel_line29/code0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.032ns  (logic 4.835ns (37.102%)  route 8.197ns (62.898%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.564     5.085    nolabel_line23/get_answer_segs/nolabel_line29/code0/clk_IBUF_BUFG
    SLICE_X32Y42         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/code0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line23/get_answer_segs/nolabel_line29/code0/data_out_reg/Q
                         net (fo=39, routed)          1.700     7.241    nolabel_line23/get_answer_segs/nolabel_line29/code0/data_out_reg_0
    SLICE_X29Y45         LUT2 (Prop_lut2_I0_O)        0.152     7.393 r  nolabel_line23/get_answer_segs/nolabel_line29/code0/seg_OBUF[5]_inst_i_15/O
                         net (fo=18, routed)          1.155     8.549    nolabel_line55/num2/bit2/seg_OBUF[1]_inst_i_22
    SLICE_X37Y45         LUT6 (Prop_lut6_I1_O)        0.326     8.875 r  nolabel_line55/num2/bit2/seg_OBUF[1]_inst_i_31/O
                         net (fo=1, routed)           0.649     9.524    nolabel_line55/num1/bit15/seg_OBUF[1]_inst_i_6
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.124     9.648 r  nolabel_line55/num1/bit15/seg_OBUF[1]_inst_i_22/O
                         net (fo=1, routed)           0.658    10.306    nolabel_line55/num1/bit3/seg_OBUF[1]_inst_i_1_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124    10.430 r  nolabel_line55/num1/bit3/seg_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.808    11.238    nolabel_line55/num1/bit3/seg_OBUF[1]_inst_i_6_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124    11.362 r  nolabel_line55/num1/bit3/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.226    14.588    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    18.117 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.117    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line23/get_answer_segs/nolabel_line29/code2/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.981ns  (logic 4.718ns (36.342%)  route 8.264ns (63.658%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.564     5.085    nolabel_line23/get_answer_segs/nolabel_line29/code2/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/code2/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line23/get_answer_segs/nolabel_line29/code2/data_out_reg/Q
                         net (fo=34, routed)          2.284     7.825    nolabel_line42/U4/answer_select_code[1]
    SLICE_X28Y46         LUT3 (Prop_lut3_I2_O)        0.152     7.977 r  nolabel_line42/U4/led_OBUF[7]_inst_i_1/O
                         net (fo=12, routed)          0.952     8.929    nolabel_line42/U4/data_out_reg_3
    SLICE_X29Y45         LUT5 (Prop_lut5_I1_O)        0.326     9.255 r  nolabel_line42/U4/seg_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.973    10.228    nolabel_line55/num1/bit3/seg_OBUF[3]_inst_i_1_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I5_O)        0.124    10.352 f  nolabel_line55/num1/bit3/seg_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.817    11.169    nolabel_line55/num1/bit3/seg_OBUF[3]_inst_i_5_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.124    11.293 r  nolabel_line55/num1/bit3/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.238    14.531    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    18.067 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.067    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line23/get_answer_segs/nolabel_line29/code2/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.936ns  (logic 4.693ns (36.276%)  route 8.243ns (63.724%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.564     5.085    nolabel_line23/get_answer_segs/nolabel_line29/code2/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/code2/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line23/get_answer_segs/nolabel_line29/code2/data_out_reg/Q
                         net (fo=34, routed)          2.284     7.825    nolabel_line42/U4/answer_select_code[1]
    SLICE_X28Y46         LUT3 (Prop_lut3_I2_O)        0.152     7.977 f  nolabel_line42/U4/led_OBUF[7]_inst_i_1/O
                         net (fo=12, routed)          1.310     9.287    nolabel_line55/num1/bit15/led_OBUF[1]
    SLICE_X33Y49         LUT6 (Prop_lut6_I0_O)        0.326     9.613 f  nolabel_line55/num1/bit15/seg_OBUF[0]_inst_i_16/O
                         net (fo=1, routed)           0.590    10.203    nolabel_line55/num1/bit3/seg_OBUF[0]_inst_i_1_4
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.124    10.327 r  nolabel_line55/num1/bit3/seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.817    11.144    nolabel_line55/num1/bit3/seg_OBUF[0]_inst_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.268 r  nolabel_line55/num1/bit3/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.242    14.511    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    18.021 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.021    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line23/get_answer_segs/nolabel_line29/code0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.667ns  (logic 4.456ns (35.180%)  route 8.211ns (64.820%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.564     5.085    nolabel_line23/get_answer_segs/nolabel_line29/code0/clk_IBUF_BUFG
    SLICE_X32Y42         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/code0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line23/get_answer_segs/nolabel_line29/code0/data_out_reg/Q
                         net (fo=39, routed)          1.700     7.241    nolabel_line23/get_answer_segs/nolabel_line29/code0/data_out_reg_0
    SLICE_X29Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.365 r  nolabel_line23/get_answer_segs/nolabel_line29/code0/seg_OBUF[5]_inst_i_9/O
                         net (fo=17, routed)          1.274     8.640    nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_7_1
    SLICE_X31Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.764 f  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_26/O
                         net (fo=1, routed)           0.613     9.377    nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_26_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.501 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           1.016    10.517    nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_7_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124    10.641 r  nolabel_line55/num1/bit3/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.607    14.248    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    17.753 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.753    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line23/get_answer_segs/nolabel_line29/code2/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.507ns  (logic 4.311ns (41.028%)  route 6.196ns (58.972%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.564     5.085    nolabel_line23/get_answer_segs/nolabel_line29/code2/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/code2/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line23/get_answer_segs/nolabel_line29/code2/data_out_reg/Q
                         net (fo=34, routed)          2.284     7.825    nolabel_line42/U4/answer_select_code[1]
    SLICE_X28Y46         LUT3 (Prop_lut3_I2_O)        0.152     7.977 r  nolabel_line42/U4/led_OBUF[7]_inst_i_1/O
                         net (fo=12, routed)          3.912    11.889    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.703    15.592 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.592    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line42/U4/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.113ns  (logic 4.375ns (43.258%)  route 5.739ns (56.742%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.553     5.074    nolabel_line42/U4/clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  nolabel_line42/U4/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  nolabel_line42/U4/data_out_reg/Q
                         net (fo=36, routed)          2.027     7.619    nolabel_line23/get_answer_segs/nolabel_line29/code2/X4
    SLICE_X31Y42         LUT5 (Prop_lut5_I2_O)        0.150     7.769 r  nolabel_line23/get_answer_segs/nolabel_line29/code2/led_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           3.711    11.480    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707    15.187 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.187    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line42/U4/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.057ns  (logic 4.393ns (43.685%)  route 5.664ns (56.315%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.553     5.074    nolabel_line42/U4/clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  nolabel_line42/U4/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  nolabel_line42/U4/data_out_reg/Q
                         net (fo=36, routed)          1.410     7.002    nolabel_line42/U3/data_out_reg_16
    SLICE_X28Y45         LUT2 (Prop_lut2_I1_O)        0.152     7.154 r  nolabel_line42/U3/led_OBUF[15]_inst_i_1/O
                         net (fo=17, routed)          4.253    11.407    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.723    15.131 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    15.131    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line23/get_answer_segs/nolabel_line29/code1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.557ns  (logic 1.484ns (58.012%)  route 1.074ns (41.988%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    nolabel_line23/get_answer_segs/nolabel_line29/code1/clk_IBUF_BUFG
    SLICE_X32Y42         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/code1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  nolabel_line23/get_answer_segs/nolabel_line29/code1/data_out_reg/Q
                         net (fo=41, routed)          0.268     1.854    nolabel_line42/U4/answer_select_code[0]
    SLICE_X28Y42         LUT4 (Prop_lut4_I3_O)        0.045     1.899 r  nolabel_line42/U4/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.806     2.705    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.298     4.003 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.003    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line42/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.586ns  (logic 1.406ns (54.379%)  route 1.180ns (45.621%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    nolabel_line42/U3/clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  nolabel_line42/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  nolabel_line42/U3/data_out_reg/Q
                         net (fo=58, routed)          0.433     2.042    led_OBUF[14]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.068 r  led_OBUF_BUFG[14]_inst/O
                         net (fo=17, routed)          0.746     2.814    led_OBUF_BUFG[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     4.031 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.031    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line23/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.633ns  (logic 1.386ns (52.648%)  route 1.247ns (47.352%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    nolabel_line23/set_cathode_anode/anode_clock1/bit18/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line23/set_cathode_anode/anode_clock1/bit18/data_out_reg/Q
                         net (fo=15, routed)          0.271     1.858    nolabel_line23/set_cathode_anode/anode_clock1/bit18/data_out_reg_0
    SLICE_X34Y42         LUT2 (Prop_lut2_I0_O)        0.045     1.903 r  nolabel_line23/set_cathode_anode/anode_clock1/bit18/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.976     2.879    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.079 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.079    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line23/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.735ns  (logic 1.410ns (51.547%)  route 1.325ns (48.453%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    nolabel_line23/set_cathode_anode/anode_clock1/bit18/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  nolabel_line23/set_cathode_anode/anode_clock1/bit18/data_out_reg/Q
                         net (fo=15, routed)          0.282     1.869    nolabel_line23/set_cathode_anode/anode_clock1/bit17/an[2]
    SLICE_X33Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.914 r  nolabel_line23/set_cathode_anode/anode_clock1/bit17/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.043     2.957    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.181 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.181    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line23/get_answer_segs/nolabel_line29/code1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.773ns  (logic 1.459ns (52.611%)  route 1.314ns (47.389%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    nolabel_line23/get_answer_segs/nolabel_line29/code1/clk_IBUF_BUFG
    SLICE_X32Y42         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/code1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line23/get_answer_segs/nolabel_line29/code1/data_out_reg/Q
                         net (fo=41, routed)          0.277     1.863    nolabel_line23/get_answer_segs/nolabel_line29/code0/led[4]
    SLICE_X28Y42         LUT5 (Prop_lut5_I3_O)        0.046     1.909 r  nolabel_line23/get_answer_segs/nolabel_line29/code0/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.037     2.946    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.272     4.218 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.218    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line23/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.842ns  (logic 1.455ns (51.193%)  route 1.387ns (48.807%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    nolabel_line23/set_cathode_anode/anode_clock1/bit17/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line23/set_cathode_anode/anode_clock1/bit17/data_out_reg/Q
                         net (fo=16, routed)          0.358     1.945    nolabel_line23/set_cathode_anode/anode_clock1/bit18/an[0]
    SLICE_X33Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.990 r  nolabel_line23/set_cathode_anode/anode_clock1/bit18/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.029     3.019    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.269     4.288 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.288    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line23/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.898ns  (logic 1.422ns (49.075%)  route 1.476ns (50.925%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    nolabel_line23/set_cathode_anode/anode_clock1/bit17/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line23/set_cathode_anode/anode_clock1/bit17/data_out_reg/Q
                         net (fo=16, routed)          0.366     1.953    nolabel_line55/num1/bit3/sel[0]
    SLICE_X34Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.998 r  nolabel_line55/num1/bit3/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.110     3.108    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.344 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.344    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line23/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.906ns  (logic 1.422ns (48.954%)  route 1.483ns (51.046%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    nolabel_line23/set_cathode_anode/anode_clock1/bit17/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line23/set_cathode_anode/anode_clock1/bit17/data_out_reg/Q
                         net (fo=16, routed)          0.400     1.987    nolabel_line55/num1/bit3/sel[0]
    SLICE_X31Y42         LUT6 (Prop_lut6_I3_O)        0.045     2.032 r  nolabel_line55/num1/bit3/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.083     3.115    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.352 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.352    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line23/get_answer_segs/nolabel_line29/code1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.932ns  (logic 1.402ns (47.801%)  route 1.531ns (52.199%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    nolabel_line23/get_answer_segs/nolabel_line29/code1/clk_IBUF_BUFG
    SLICE_X32Y42         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/code1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line23/get_answer_segs/nolabel_line29/code1/data_out_reg/Q
                         net (fo=41, routed)          0.268     1.854    nolabel_line42/U4/answer_select_code[0]
    SLICE_X28Y42         LUT4 (Prop_lut4_I3_O)        0.045     1.899 r  nolabel_line42/U4/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.263     3.162    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     4.377 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.377    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line23/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.942ns  (logic 1.462ns (49.712%)  route 1.479ns (50.288%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    nolabel_line23/set_cathode_anode/anode_clock1/bit17/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  nolabel_line23/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  nolabel_line23/set_cathode_anode/anode_clock1/bit17/data_out_reg/Q
                         net (fo=16, routed)          0.360     1.947    nolabel_line23/set_cathode_anode/anode_clock1/bit18/an[0]
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.048     1.995 r  nolabel_line23/set_cathode_anode/anode_clock1/bit18/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.120     3.114    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     4.388 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.388    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            nolabel_line42/debouncer2/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.933ns  (logic 1.575ns (31.931%)  route 3.358ns (68.069%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=1, routed)           3.358     4.809    nolabel_line42/debouncer2/btnR_IBUF
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.124     4.933 r  nolabel_line42/debouncer2/PB_sync_0_i_1__3/O
                         net (fo=1, routed)           0.000     4.933    nolabel_line42/debouncer2/PB_sync_0_i_1__3_n_0
    SLICE_X32Y54         FDRE                                         r  nolabel_line42/debouncer2/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.435     4.776    nolabel_line42/debouncer2/clk_IBUF_BUFG
    SLICE_X32Y54         FDRE                                         r  nolabel_line42/debouncer2/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            nolabel_line42/debouncer1/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.623ns  (logic 1.575ns (34.076%)  route 3.047ns (65.924%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           3.047     4.499    nolabel_line42/debouncer1/btnL_IBUF
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.124     4.623 r  nolabel_line42/debouncer1/PB_sync_0_i_1__2/O
                         net (fo=1, routed)           0.000     4.623    nolabel_line42/debouncer1/p_0_in
    SLICE_X32Y54         FDRE                                         r  nolabel_line42/debouncer1/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.435     4.776    nolabel_line42/debouncer1/clk_IBUF_BUFG
    SLICE_X32Y54         FDRE                                         r  nolabel_line42/debouncer1/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line23/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.315ns  (logic 1.565ns (36.273%)  route 2.750ns (63.727%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.750     4.191    nolabel_line23/get_answer_segs/nolabel_line29/debouncer3/btnC_IBUF
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.315 r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_i_1__1/O
                         net (fo=1, routed)           0.000     4.315    nolabel_line23/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_i_1__1_n_0
    SLICE_X36Y35         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.440     4.781    nolabel_line23/get_answer_segs/nolabel_line29/debouncer3/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.174ns  (logic 1.576ns (37.765%)  route 2.598ns (62.235%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=1, routed)           2.598     4.050    nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/btnD_IBUF
    SLICE_X30Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.174 r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_i_1__0/O
                         net (fo=1, routed)           0.000     4.174    nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_i_1__0_n_0
    SLICE_X30Y35         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.440     4.781    nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X30Y35         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.041ns  (logic 1.578ns (39.042%)  route 2.463ns (60.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.463     3.917    nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/btnU_IBUF
    SLICE_X30Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.041 r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_i_1/O
                         net (fo=1, routed)           0.000     4.041    nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/p_0_in
    SLICE_X30Y35         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.440     4.781    nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X30Y35         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.376ns  (logic 0.267ns (19.390%)  route 1.109ns (80.610%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.109     1.331    nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/btnU_IBUF
    SLICE_X30Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.376 r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_i_1/O
                         net (fo=1, routed)           0.000     1.376    nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/p_0_in
    SLICE_X30Y35         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.827     1.954    nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X30Y35         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.425ns  (logic 0.266ns (18.630%)  route 1.160ns (81.370%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  btnD_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.380    nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/btnD_IBUF
    SLICE_X30Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.425 r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_i_1__0/O
                         net (fo=1, routed)           0.000     1.425    nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_i_1__0_n_0
    SLICE_X30Y35         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.827     1.954    nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X30Y35         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line23/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.255ns (17.122%)  route 1.232ns (82.878%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.232     1.442    nolabel_line23/get_answer_segs/nolabel_line29/debouncer3/btnC_IBUF
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.487 r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_i_1__1/O
                         net (fo=1, routed)           0.000     1.487    nolabel_line23/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_i_1__1_n_0
    SLICE_X36Y35         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.827     1.954    nolabel_line23/get_answer_segs/nolabel_line29/debouncer3/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  nolabel_line23/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            nolabel_line42/debouncer1/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.638ns  (logic 0.264ns (16.141%)  route 1.373ns (83.859%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.373     1.593    nolabel_line42/debouncer1/btnL_IBUF
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.638 r  nolabel_line42/debouncer1/PB_sync_0_i_1__2/O
                         net (fo=1, routed)           0.000     1.638    nolabel_line42/debouncer1/p_0_in
    SLICE_X32Y54         FDRE                                         r  nolabel_line42/debouncer1/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.829     1.957    nolabel_line42/debouncer1/clk_IBUF_BUFG
    SLICE_X32Y54         FDRE                                         r  nolabel_line42/debouncer1/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            nolabel_line42/debouncer2/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.748ns  (logic 0.264ns (15.118%)  route 1.484ns (84.882%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.484     1.703    nolabel_line42/debouncer2/btnR_IBUF
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.748 r  nolabel_line42/debouncer2/PB_sync_0_i_1__3/O
                         net (fo=1, routed)           0.000     1.748    nolabel_line42/debouncer2/PB_sync_0_i_1__3_n_0
    SLICE_X32Y54         FDRE                                         r  nolabel_line42/debouncer2/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.829     1.957    nolabel_line42/debouncer2/clk_IBUF_BUFG
    SLICE_X32Y54         FDRE                                         r  nolabel_line42/debouncer2/PB_sync_0_reg/C





