Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Jan 25 11:51:55 2026
| Host         : macaco running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_drc -file SoC_drc_opted.rpt -pb SoC_drc_opted.pb -rpx SoC_drc_opted.rpx
| Design       : SoC
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 2
+--------+----------+---------------------------------+--------+
| Rule   | Severity | Description                     | Checks |
+--------+----------+---------------------------------+--------+
| RPBF-3 | Warning  | IO port buffering is incomplete | 1      |
| ZPS7-1 | Warning  | PS7 block required              | 1      |
+--------+----------+---------------------------------+--------+

2. REPORT DETAILS
-----------------
RPBF-3#1 Warning
IO port buffering is incomplete  
Device port o_i2c_scl expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


