{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624143055310 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624143055310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 19 16:50:55 2021 " "Processing started: Sat Jun 19 16:50:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624143055310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1624143055310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digital -c Digital --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Digital -c Digital --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1624143055310 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1624143056043 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1624143056043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memories/messagerom.sv 1 1 " "Found 1 design units, including 1 entities, in source file memories/messagerom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 messageROM " "Found entity 1: messageROM" {  } { { "Memories/messageROM.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Memories/messageROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624143070090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624143070090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memories/sinrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file memories/sinrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sinROM " "Found entity 1: sinROM" {  } { { "Memories/sinROM.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Memories/sinROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624143070095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624143070095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memories/cosrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file memories/cosrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cosROM " "Found entity 1: cosROM" {  } { { "Memories/cosROM.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Memories/cosROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624143070098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624143070098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624143070100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624143070100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Modules/Register.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Modules/Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624143070103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624143070103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Modules/Adder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Modules/Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624143070106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624143070106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a Multiplier.sv(1) " "Verilog HDL Declaration information at Multiplier.sv(1): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "Modules/Multiplier.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Modules/Multiplier.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1624143070109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c Multiplier.sv(2) " "Verilog HDL Declaration information at Multiplier.sv(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "Modules/Multiplier.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Modules/Multiplier.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1624143070110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b Multiplier.sv(1) " "Verilog HDL Declaration information at Multiplier.sv(1): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "Modules/Multiplier.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Modules/Multiplier.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1624143070110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "Modules/Multiplier.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Modules/Multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624143070110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624143070110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/multiplier_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/multiplier_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier_tb " "Found entity 1: Multiplier_tb" {  } { { "Tests/Multiplier_tb.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Tests/Multiplier_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624143070113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624143070113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/filter.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/filter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Filter " "Found entity 1: Filter" {  } { { "Modules/Filter.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Modules/Filter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624143070116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624143070116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "Tests/top_tb.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Tests/top_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624143070118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1624143070118 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_tb " "Elaborating entity \"top_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1624143070172 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk top_tb.sv(20) " "Verilog HDL warning at top_tb.sv(20): assignments to clk create a combinational loop" {  } { { "Tests/top_tb.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Tests/top_tb.sv" 20 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1624143070173 "|top_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:DUT " "Elaborating entity \"top\" for hierarchy \"top:DUT\"" {  } { { "Tests/top_tb.sv" "DUT" { Text "C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Tests/top_tb.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1624143070174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register top:DUT\|Register:memR " "Elaborating entity \"Register\" for hierarchy \"top:DUT\|Register:memR\"" {  } { { "top.sv" "memR" { Text "C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/top.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1624143070177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder top:DUT\|Adder:memA " "Elaborating entity \"Adder\" for hierarchy \"top:DUT\|Adder:memA\"" {  } { { "top.sv" "memA" { Text "C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/top.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1624143070179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "messageROM top:DUT\|messageROM:mROM " "Elaborating entity \"messageROM\" for hierarchy \"top:DUT\|messageROM:mROM\"" {  } { { "top.sv" "mROM" { Text "C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/top.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1624143070181 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rd messageROM.sv(2) " "Output port \"rd\" at messageROM.sv(2) has no driver" {  } { { "Memories/messageROM.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Memories/messageROM.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1624143070182 "|top_tb|top:DUT|messageROM:mROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinROM top:DUT\|sinROM:sROM " "Elaborating entity \"sinROM\" for hierarchy \"top:DUT\|sinROM:sROM\"" {  } { { "top.sv" "sROM" { Text "C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/top.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1624143070183 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rd sinROM.sv(2) " "Output port \"rd\" at sinROM.sv(2) has no driver" {  } { { "Memories/sinROM.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Memories/sinROM.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1624143070183 "|top_tb|top:DUT|sinROM:sROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cosROM top:DUT\|cosROM:cROM " "Elaborating entity \"cosROM\" for hierarchy \"top:DUT\|cosROM:cROM\"" {  } { { "top.sv" "cROM" { Text "C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/top.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1624143070184 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rd cosROM.sv(2) " "Output port \"rd\" at cosROM.sv(2) has no driver" {  } { { "Memories/cosROM.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Memories/cosROM.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1624143070185 "|top_tb|top:DUT|cosROM:cROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier top:DUT\|Multiplier:cMult " "Elaborating entity \"Multiplier\" for hierarchy \"top:DUT\|Multiplier:cMult\"" {  } { { "top.sv" "cMult" { Text "C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/top.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1624143070186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Filter top:DUT\|Filter:cFil " "Elaborating entity \"Filter\" for hierarchy \"top:DUT\|Filter:cFil\"" {  } { { "top.sv" "cFil" { Text "C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/top.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1624143070216 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "Tests/top_tb.sv" "clk" { Text "C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Tests/top_tb.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1624143070345 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1624143070345 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/output_files/Digital.map.smsg " "Generated suppressed messages file C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/output_files/Digital.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1624143070519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624143070544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 19 16:51:10 2021 " "Processing ended: Sat Jun 19 16:51:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624143070544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624143070544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624143070544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1624143070544 ""}
