// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
// Tool Version Limit: 2024.05
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// 
// ==============================================================
// control
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read/COR)
//        bit 7  - auto_restart (Read/Write)
//        bit 9  - interrupt (Read)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0 - enable ap_done interrupt (Read/Write)
//        bit 1 - enable ap_ready interrupt (Read/Write)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0 - ap_done (Read/TOW)
//        bit 1 - ap_ready (Read/TOW)
//        others - reserved
// 0x10 : Data signal of x_in
//        bit 31~0 - x_in[31:0] (Read/Write)
// 0x14 : Data signal of x_in
//        bit 31~0 - x_in[63:32] (Read/Write)
// 0x18 : reserved
// 0x1c : Data signal of xUpdate
//        bit 31~0 - xUpdate[31:0] (Read/Write)
// 0x20 : Data signal of xUpdate
//        bit 31~0 - xUpdate[63:32] (Read/Write)
// 0x24 : reserved
// 0x28 : Data signal of cost
//        bit 31~0 - cost[31:0] (Read/Write)
// 0x2c : Data signal of cost
//        bit 31~0 - cost[63:32] (Read/Write)
// 0x30 : reserved
// 0x34 : Data signal of aty
//        bit 31~0 - aty[31:0] (Read/Write)
// 0x38 : Data signal of aty
//        bit 31~0 - aty[63:32] (Read/Write)
// 0x3c : reserved
// 0x40 : Data signal of alpha
//        bit 31~0 - alpha[31:0] (Read/Write)
// 0x44 : Data signal of alpha
//        bit 31~0 - alpha[63:32] (Read/Write)
// 0x48 : reserved
// 0x4c : Data signal of lb
//        bit 31~0 - lb[31:0] (Read/Write)
// 0x50 : Data signal of lb
//        bit 31~0 - lb[63:32] (Read/Write)
// 0x54 : reserved
// 0x58 : Data signal of ub
//        bit 31~0 - ub[31:0] (Read/Write)
// 0x5c : Data signal of ub
//        bit 31~0 - ub[63:32] (Read/Write)
// 0x60 : reserved
// 0x64 : Data signal of len
//        bit 31~0 - len[31:0] (Read/Write)
// 0x68 : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XPL_KERNEL_CONTROL_ADDR_AP_CTRL      0x00
#define XPL_KERNEL_CONTROL_ADDR_GIE          0x04
#define XPL_KERNEL_CONTROL_ADDR_IER          0x08
#define XPL_KERNEL_CONTROL_ADDR_ISR          0x0c
#define XPL_KERNEL_CONTROL_ADDR_X_IN_DATA    0x10
#define XPL_KERNEL_CONTROL_BITS_X_IN_DATA    64
#define XPL_KERNEL_CONTROL_ADDR_XUPDATE_DATA 0x1c
#define XPL_KERNEL_CONTROL_BITS_XUPDATE_DATA 64
#define XPL_KERNEL_CONTROL_ADDR_COST_DATA    0x28
#define XPL_KERNEL_CONTROL_BITS_COST_DATA    64
#define XPL_KERNEL_CONTROL_ADDR_ATY_DATA     0x34
#define XPL_KERNEL_CONTROL_BITS_ATY_DATA     64
#define XPL_KERNEL_CONTROL_ADDR_ALPHA_DATA   0x40
#define XPL_KERNEL_CONTROL_BITS_ALPHA_DATA   64
#define XPL_KERNEL_CONTROL_ADDR_LB_DATA      0x4c
#define XPL_KERNEL_CONTROL_BITS_LB_DATA      64
#define XPL_KERNEL_CONTROL_ADDR_UB_DATA      0x58
#define XPL_KERNEL_CONTROL_BITS_UB_DATA      64
#define XPL_KERNEL_CONTROL_ADDR_LEN_DATA     0x64
#define XPL_KERNEL_CONTROL_BITS_LEN_DATA     32

