{"vcs1":{"timestamp_begin":1680386763.694376622, "rt":0.82, "ut":0.20, "st":0.15}}
{"vcselab":{"timestamp_begin":1680386764.545629023, "rt":1.37, "ut":0.21, "st":0.09}}
{"link":{"timestamp_begin":1680386765.941246103, "rt":0.61, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680386763.401337910}
{"VCS_COMP_START_TIME": 1680386763.401337910}
{"VCS_COMP_END_TIME": 1680386767.863396682}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339584}}
{"stitch_vcselab": {"peak_mem": 239016}}
