# Component constraints for A:\Documents\School\ECEG-721_Embedded_Systems\Labs\Lab7\BLE Lab 1\BLE Lab 1.cydsn\TopDesign\TopDesign.cysch
# Project: A:\Documents\School\ECEG-721_Embedded_Systems\Labs\Lab7\BLE Lab 1\BLE Lab 1.cydsn\BLE Lab 1.cyprj
# Date: Sun, 29 Nov 2020 21:07:16 GMT
