{
  "name": "ostd::task::scheduler::info::AtomicCpuId::get",
  "span": "ostd/src/task/scheduler/info.rs:63:5: 63:39",
  "mir": "fn ostd::task::scheduler::info::AtomicCpuId::get(_1: &task::scheduler::info::AtomicCpuId) -> core::option::Option<cpu::id::CpuId> {\n    let mut _0: core::option::Option<cpu::id::CpuId>;\n    let  _2: u32;\n    let mut _3: &core::sync::atomic::AtomicU32;\n    let mut _4: core::sync::atomic::Ordering;\n    let mut _5: bool;\n    let mut _6: core::ops::ControlFlow<core::option::Option<core::convert::Infallible>, cpu::id::CpuId>;\n    let mut _7: core::option::Option<cpu::id::CpuId>;\n    let mut _8: core::result::Result<cpu::id::CpuId, cpu::id::CpuIdFromIntError>;\n    let mut _9: usize;\n    let mut _10: isize;\n    let  _11: cpu::id::CpuId;\n    debug self => _1;\n    debug val => _2;\n    debug residual => core::option::Option::<core::convert::Infallible>::None;\n    debug val => _11;\n    bb0: {\n        StorageLive(_3);\n        _3 = &((*_1).0: core::sync::atomic::AtomicU32);\n        StorageLive(_4);\n        _4 = core::sync::atomic::Ordering::Relaxed;\n        _2 = core::sync::atomic::AtomicU32::load(move _3, move _4) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_4);\n        StorageDead(_3);\n        StorageLive(_5);\n        _5 = Eq(_2, task::scheduler::info::AtomicCpuId::NONE);\n        switchInt(move _5) -> [0: bb3, otherwise: bb2];\n    }\n    bb2: {\n        _0 = core::option::Option::None;\n        goto -> bb11;\n    }\n    bb3: {\n        StorageLive(_6);\n        StorageLive(_7);\n        StorageLive(_8);\n        StorageLive(_9);\n        _9 = _2 as usize;\n        _8 = <usize as core::convert::TryInto<cpu::id::CpuId>>::try_into(move _9) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_9);\n        _7 = core::result::Result::<cpu::id::CpuId, cpu::id::CpuIdFromIntError>::ok(move _8) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_8);\n        _6 = <core::option::Option<cpu::id::CpuId> as core::ops::Try>::branch(move _7) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_7);\n        _10 = discriminant(_6);\n        switchInt(move _10) -> [0: bb8, 1: bb9, otherwise: bb7];\n    }\n    bb7: {\n        unreachable;\n    }\n    bb8: {\n        _11 = ((_6 as variant#0).0: cpu::id::CpuId);\n        _0 = core::option::Option::Some(_11);\n        StorageDead(_6);\n        goto -> bb11;\n    }\n    bb9: {\n        _0 = <core::option::Option<cpu::id::CpuId> as core::ops::FromResidual<core::option::Option<core::convert::Infallible>>>::from_residual(core::option::Option::<core::convert::Infallible>::None) -> [return: bb10, unwind unreachable];\n    }\n    bb10: {\n        StorageDead(_6);\n        StorageDead(_5);\n        goto -> bb12;\n    }\n    bb11: {\n        StorageDead(_5);\n        goto -> bb12;\n    }\n    bb12: {\n        return;\n    }\n}\n"
}