{#-
  inst vd, vs2, vs1, vm; vm mask is optional

  eew(vs2) = sew, w(vd, vs1) = sew

  NOTE: vd, vs1 behaves as scalar dst/src, they do not participate in overlapping check
-#}
{%- macro vfredop_vs_body(name, compute32) %}
  if !isEnabled_VS() then
    return IllegalInstruction();
  end
  if VTYPE.ill then
    return IllegalInstruction();
  end
  if !IsZero(VSTART) then
    // required by the spec
    return IllegalInstruction();
  end

  if !isEnabled_FS() then
    return IllegalInstruction();
  end
  let (rm: RM, rm_valid: boolean) = getFrmDynamic();
  if !rm_valid then
    return IllegalInstruction();
  end

  let vd: VRegIdx = UInt(GetRD(instruction));
  let vs2: VRegIdx = UInt(GetRS2(instruction));
  let vs1: VRegIdx = UInt(GetRS1(instruction));
  let vm: bit = GetVM(instruction);

  let vl: integer = VL;
  let sew: integer{8, 16, 32, 64} = VTYPE.sew;
  let vreg_align: integer{1, 2, 4, 8} = getAlign(VTYPE);

  if vs2 MOD vreg_align != 0 then
    // vs2 is not aligned with lmul group
    return IllegalInstruction();
  end

  var fflags: bits(5) = Zeros(5);
  case sew of
    when 8 => begin
      return IllegalInstruction();
    end

    when 16 => begin
      return IllegalInstruction();
    end

    when 32 => begin
      if vl != 0 then
        // the spec mandates it do nothing when vl == 0
        var acc: bits(32) = VRF_32[vs1, 0];
        for idx = 0 to vl - 1 do
          if vm != '0' || V0_MASK[idx] then
            let src2: bits(32) = VRF_32[vs2, idx];
            let res: F32_Flags = {{compute32}};
            acc = res.value;
            fflags = fflags OR res.fflags;
          end
        end
        VRF_32[vd, 0] = acc;
      end
    end

    when 64 => Todo("support sew=64");

    otherwise => Unreachable();
  end

  if vl != 0 then
    logWrite_VREG_1(vd);

    accureFFlags(fflags);
    makeDirty_FS_VS();
  end

  clear_VSTART();
  PC = PC + 4;
  return Retired();
{% endmacro -%}

func Execute_VFREDOSUM_VS(instruction: bits(32)) => Result
begin
{{- vfredop_vs_body("vfredosum_vs", "riscv_f32_add(rm, acc, src2)") -}}
end

func Execute_VFREDMAX_VS(instruction: bits(32)) => Result
begin
{{- vfredop_vs_body("vfredmax_vs", "riscv_f32_maxNum(acc, src2)") -}}
end

func Execute_VFREDMIN_VS(instruction: bits(32)) => Result
begin
{{- vfredop_vs_body("vfredmin_vs", "riscv_f32_minNum(acc, src2)") -}}
end
