# mixed-signal-fpga
![flyer_2](https://user-images.githubusercontent.com/59352026/170990471-75d69f41-6f4b-4b20-aa3f-a7065715b866.jpeg)

**Simulation of RISC-V MYTH core and PLL**
![1](https://user-images.githubusercontent.com/59352026/170990006-6eaf2fbd-cda5-4342-8179-204cf9038642.jpg)
