Release 7.1.04i - xst H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 1.46 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 1.46 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: serial_interface.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "serial_interface.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "serial_interface"
Output Format                      : NGC
Target Device                      : xc2vp20-6-ff896

---- Source Options
Top Module Name                    : serial_interface
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 50
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : serial_interface.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
tristate2logic                     : Yes
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/ch_ram.vhd. Ignore this file from project file "serial_interface_vhdl.prj".
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/serial_interface.vhd" in Library work.
Entity <serial_interface> compiled.
Entity <serial_interface> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <serial_interface> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/serial_interface.vhd" line 109: Generating a Black Box for component <ch_ram>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/serial_interface.vhd" line 124: Generating a Black Box for component <ch_ram>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/serial_interface.vhd" line 139: Generating a Black Box for component <ch_ram>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/serial_interface.vhd" line 154: Generating a Black Box for component <ch_ram>.
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <serial_interface>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/serial_interface.vhd".
    Found 9-bit adder for signal <$n0004> created at line 278.
    Found 6-bit 4-to-1 multiplexer for signal <$n0008>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0028>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0030>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0032>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0034>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0036>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0039>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0041>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0043>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0045>.
    Found 6-bit adder for signal <$n0046> created at line 220.
    Found 6-bit register for signal <bitptr>.
    Found 9-bit register for signal <channel_ram_Aaddr_bus>.
    Found 8-bit register for signal <channel_ram_Adata_bus>.
    Found 4-bit register for signal <channel_sel>.
    Found 1-bit register for signal <permit_Bram1_read>.
    Found 1-bit register for signal <permit_Bram2_read>.
    Found 1-bit register for signal <permit_Bram3_read>.
    Found 1-bit register for signal <permit_Bram4_read>.
    Found 1-bit register for signal <permit_ram_write>.
    Found 1-bit register for signal <sck_delayed>.
    Found 1-bit register for signal <sck_tick>.
    Found 1-bit register for signal <spi_cs>.
    Found 1-bit register for signal <spi_cs_delayed>.
    Found 1-bit register for signal <spi_mosi>.
    Found 1-bit register for signal <spi_sck>.
    Found 4-bit register for signal <tmp_selector>.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  15 Multiplexer(s).
Unit <serial_interface> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 6-bit adder                       : 1
 9-bit adder                       : 1
# Registers                        : 34
 1-bit register                    : 32
 4-bit register                    : 1
 6-bit register                    : 1
# Multiplexers                     : 10
 1-bit 4-to-1 multiplexer          : 9
 6-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Reading module "ch_ram.ngo" ( "ch_ram.ngo" unchanged since last run )...
Loading core <ch_ram> for timing and area information for instance <chan1_ram>.
Loading core <ch_ram> for timing and area information for instance <chan2_ram>.
Loading core <ch_ram> for timing and area information for instance <chan3_ram>.
Loading core <ch_ram> for timing and area information for instance <chan4_ram>.

Optimizing unit <serial_interface> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/ISE71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block serial_interface, actual ratio is 0.
FlipFlop bitptr_0 has been replicated 2 time(s)
FlipFlop bitptr_1 has been replicated 1 time(s)
FlipFlop bitptr_2 has been replicated 1 time(s)
FlipFlop sck_tick has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : serial_interface.ngr
Top Level Output File Name         : serial_interface
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 83

Macro Statistics :
# Registers                        : 39
#      1-bit register              : 38
#      4-bit register              : 1
# Multiplexers                     : 10
#      1-bit 4-to-1 multiplexer    : 9
#      6-bit 4-to-1 multiplexer    : 1
# Adders/Subtractors               : 2
#      6-bit adder                 : 1
#      9-bit adder                 : 1

Cell Usage :
# BELS                             : 114
#      GND                         : 5
#      INV                         : 3
#      LUT1_L                      : 13
#      LUT2                        : 7
#      LUT2_D                      : 1
#      LUT3                        : 6
#      LUT3_D                      : 3
#      LUT3_L                      : 6
#      LUT4                        : 24
#      LUT4_D                      : 9
#      LUT4_L                      : 10
#      MUXCY                       : 13
#      VCC                         : 1
#      XORCY                       : 13
# FlipFlops/Latches                : 119
#      FDC                         : 6
#      FDCE                        : 11
#      FDE                         : 97
#      FDP                         : 2
#      FDPE                        : 3
# RAMS                             : 4
#      RAMB16_S9_S9                : 4
# Clock Buffers                    : 5
#      BUFGP                       : 5
# IO Buffers                       : 78
#      IBUF                        : 40
#      OBUF                        : 38
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-6 

 Number of Slices:                      91  out of   9280     0%  
 Number of Slice Flip Flops:           119  out of  18560     0%  
 Number of 4 input LUTs:                79  out of  18560     0%  
 Number of bonded IOBs:                 83  out of    556    14%  
 Number of BRAMs:                        4  out of     88     4%  
 Number of GCLKs:                        5  out of     16    31%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
spi_clk_i                          | BUFGP                  | 123   |
ch4_Bram_clk_i                     | BUFGP                  | 1     |
ch3_Bram_clk_i                     | BUFGP                  | 1     |
ch2_Bram_clk_i                     | BUFGP                  | 1     |
ch1_Bram_clk_i                     | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 3.835ns (Maximum Frequency: 260.756MHz)
   Minimum input arrival time before clock: 4.153ns
   Maximum output required time after clock: 4.741ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'spi_clk_i'
  Clock period: 3.835ns (frequency: 260.756MHz)
  Total number of paths / destination ports: 754 / 287
-------------------------------------------------------------------------
Delay:               3.835ns (Levels of Logic = 10)
  Source:            channel_ram_Aaddr_bus_1 (FF)
  Destination:       channel_ram_Aaddr_bus_8 (FF)
  Source Clock:      spi_clk_i rising
  Destination Clock: spi_clk_i rising

  Data Path: channel_ram_Aaddr_bus_1 to channel_ram_Aaddr_bus_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.374   0.667  channel_ram_Aaddr_bus_1 (channel_ram_Aaddr_bus_1)
     LUT1_L:I0->LO         1   0.313   0.000  channel_ram_Aaddr_bus_1_rt (channel_ram_Aaddr_bus_1_rt)
     MUXCY:S->O            1   0.377   0.000  serial_interface__n0004<1>cy (serial_interface__n0004<1>_cyo)
     MUXCY:CI->O           1   0.042   0.000  serial_interface__n0004<2>cy (serial_interface__n0004<2>_cyo)
     MUXCY:CI->O           1   0.042   0.000  serial_interface__n0004<3>cy (serial_interface__n0004<3>_cyo)
     MUXCY:CI->O           1   0.041   0.000  serial_interface__n0004<4>cy (serial_interface__n0004<4>_cyo)
     MUXCY:CI->O           1   0.041   0.000  serial_interface__n0004<5>cy (serial_interface__n0004<5>_cyo)
     MUXCY:CI->O           1   0.041   0.000  serial_interface__n0004<6>cy (serial_interface__n0004<6>_cyo)
     MUXCY:CI->O           0   0.041   0.000  serial_interface__n0004<7>cy (serial_interface__n0004<7>_cyo)
     XORCY:CI->O           1   0.868   0.440  serial_interface__n0004<8>_xor (_n0004<8>)
     LUT4_L:I3->LO         1   0.313   0.000  _n00451 (_n0045)
     FDE:D                     0.234          channel_ram_Aaddr_bus_8
    ----------------------------------------
    Total                      3.835ns (2.728ns logic, 1.107ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'spi_clk_i'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              4.153ns (Levels of Logic = 4)
  Source:            spi_mreset_i (PAD)
  Destination:       channel_ram_Adata_bus_5 (FF)
  Destination Clock: spi_clk_i rising

  Data Path: spi_mreset_i to channel_ram_Adata_bus_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.919   0.757  spi_mreset_i_IBUF (spi_mreset_i_IBUF)
     LUT4_D:I0->LO         1   0.313   0.216  Ker201 (N125)
     LUT2:I1->O            7   0.313   0.597  Ker311 (N31)
     LUT4:I3->O            1   0.313   0.390  _n00231 (_n0023)
     FDE:CE                    0.335          channel_ram_Adata_bus_5
    ----------------------------------------
    Total                      4.153ns (2.193ns logic, 1.960ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ch4_Bram_clk_i'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              1.559ns (Levels of Logic = 2)
  Source:            ch4_Baddr_bus_i<8> (PAD)
  Destination:       chan4_ram/B45 (RAM)
  Destination Clock: ch4_Bram_clk_i rising

  Data Path: ch4_Baddr_bus_i<8> to chan4_ram/B45
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.919   0.390  ch4_Baddr_bus_i_8_IBUF (ch4_Baddr_bus_i_8_IBUF)
     begin scope: 'chan4_ram'
     RAMB16_S9_S9:ADDRB8        0.250          B45
    ----------------------------------------
    Total                      1.559ns (1.169ns logic, 0.390ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ch3_Bram_clk_i'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              1.559ns (Levels of Logic = 2)
  Source:            ch3_Baddr_bus_i<8> (PAD)
  Destination:       chan3_ram/B45 (RAM)
  Destination Clock: ch3_Bram_clk_i rising

  Data Path: ch3_Baddr_bus_i<8> to chan3_ram/B45
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.919   0.390  ch3_Baddr_bus_i_8_IBUF (ch3_Baddr_bus_i_8_IBUF)
     begin scope: 'chan3_ram'
     RAMB16_S9_S9:ADDRB8        0.250          B45
    ----------------------------------------
    Total                      1.559ns (1.169ns logic, 0.390ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ch2_Bram_clk_i'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              1.559ns (Levels of Logic = 2)
  Source:            ch2_Baddr_bus_i<8> (PAD)
  Destination:       chan2_ram/B45 (RAM)
  Destination Clock: ch2_Bram_clk_i rising

  Data Path: ch2_Baddr_bus_i<8> to chan2_ram/B45
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.919   0.390  ch2_Baddr_bus_i_8_IBUF (ch2_Baddr_bus_i_8_IBUF)
     begin scope: 'chan2_ram'
     RAMB16_S9_S9:ADDRB8        0.250          B45
    ----------------------------------------
    Total                      1.559ns (1.169ns logic, 0.390ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ch1_Bram_clk_i'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              1.559ns (Levels of Logic = 2)
  Source:            ch1_Baddr_bus_i<8> (PAD)
  Destination:       chan1_ram/B45 (RAM)
  Destination Clock: ch1_Bram_clk_i rising

  Data Path: ch1_Baddr_bus_i<8> to chan1_ram/B45
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.919   0.390  ch1_Baddr_bus_i_8_IBUF (ch1_Baddr_bus_i_8_IBUF)
     begin scope: 'chan1_ram'
     RAMB16_S9_S9:ADDRB8        0.250          B45
    ----------------------------------------
    Total                      1.559ns (1.169ns logic, 0.390ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'spi_clk_i'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.955ns (Levels of Logic = 1)
  Source:            sck_tick (FF)
  Destination:       tick (PAD)
  Source Clock:      spi_clk_i rising

  Data Path: sck_tick to tick
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             22   0.374   0.730  sck_tick (sck_tick)
     OBUF:I->O                 2.851          tick_OBUF (tick)
    ----------------------------------------
    Total                      3.955ns (3.225ns logic, 0.730ns route)
                                       (81.5% logic, 18.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ch2_Bram_clk_i'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.741ns (Levels of Logic = 2)
  Source:            chan2_ram/B45 (RAM)
  Destination:       ch2_Bdata_bus_o<7> (PAD)
  Source Clock:      ch2_Bram_clk_i rising

  Data Path: chan2_ram/B45 to ch2_Bdata_bus_o<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S9_S9:CLKB->DOB7    1   1.500   0.390  B45 (doutb<7>)
     end scope: 'chan2_ram'
     OBUF:I->O                 2.851          ch2_Bdata_bus_o_7_OBUF (ch2_Bdata_bus_o<7>)
    ----------------------------------------
    Total                      4.741ns (4.351ns logic, 0.390ns route)
                                       (91.8% logic, 8.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ch3_Bram_clk_i'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.741ns (Levels of Logic = 2)
  Source:            chan3_ram/B45 (RAM)
  Destination:       ch3_Bdata_bus_o<7> (PAD)
  Source Clock:      ch3_Bram_clk_i rising

  Data Path: chan3_ram/B45 to ch3_Bdata_bus_o<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S9_S9:CLKB->DOB7    1   1.500   0.390  B45 (doutb<7>)
     end scope: 'chan3_ram'
     OBUF:I->O                 2.851          ch3_Bdata_bus_o_7_OBUF (ch3_Bdata_bus_o<7>)
    ----------------------------------------
    Total                      4.741ns (4.351ns logic, 0.390ns route)
                                       (91.8% logic, 8.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ch4_Bram_clk_i'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.741ns (Levels of Logic = 2)
  Source:            chan4_ram/B45 (RAM)
  Destination:       ch4_Bdata_bus_o<7> (PAD)
  Source Clock:      ch4_Bram_clk_i rising

  Data Path: chan4_ram/B45 to ch4_Bdata_bus_o<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S9_S9:CLKB->DOB7    1   1.500   0.390  B45 (doutb<7>)
     end scope: 'chan4_ram'
     OBUF:I->O                 2.851          ch4_Bdata_bus_o_7_OBUF (ch4_Bdata_bus_o<7>)
    ----------------------------------------
    Total                      4.741ns (4.351ns logic, 0.390ns route)
                                       (91.8% logic, 8.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ch1_Bram_clk_i'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.741ns (Levels of Logic = 2)
  Source:            chan1_ram/B45 (RAM)
  Destination:       ch1_Bdata_bus_o<7> (PAD)
  Source Clock:      ch1_Bram_clk_i rising

  Data Path: chan1_ram/B45 to ch1_Bdata_bus_o<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S9_S9:CLKB->DOB7    1   1.500   0.390  B45 (doutb<7>)
     end scope: 'chan1_ram'
     OBUF:I->O                 2.851          ch1_Bdata_bus_o_7_OBUF (ch1_Bdata_bus_o<7>)
    ----------------------------------------
    Total                      4.741ns (4.351ns logic, 0.390ns route)
                                       (91.8% logic, 8.2% route)

=========================================================================
CPU : 24.38 / 25.88 s | Elapsed : 25.00 / 25.00 s
 
--> 

Total memory usage is 152280 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    0 (   0 filtered)

