Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Jan  5 14:57:07 2024
| Host         : DESKTOP-279SPL9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calculadora_timing_summary_routed.rpt -pb calculadora_timing_summary_routed.pb -rpx calculadora_timing_summary_routed.rpx -warn_on_violation
| Design       : calculadora
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (6)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: statemachine1/pr_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: statemachine1/pr_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.334        0.000                      0                   29        0.254        0.000                      0                   29        3.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.334        0.000                      0                   29        0.254        0.000                      0                   29        3.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 clk_divider1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider1/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 2.083ns (76.801%)  route 0.629ns (23.199%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.058     6.132    clk_divider1/CLK
    SLICE_X112Y102       FDRE                                         r  clk_divider1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.518     6.650 r  clk_divider1/counter_reg[1]/Q
                         net (fo=1, routed)           0.629     7.279    clk_divider1/counter_reg_n_0_[1]
    SLICE_X112Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.936 r  clk_divider1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    clk_divider1/counter_reg[0]_i_1_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.053 r  clk_divider1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.053    clk_divider1/counter_reg[4]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.170 r  clk_divider1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.170    clk_divider1/counter_reg[8]_i_1_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.287 r  clk_divider1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.287    clk_divider1/counter_reg[12]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.404 r  clk_divider1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.404    clk_divider1/counter_reg[16]_i_1_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.521 r  clk_divider1/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.521    clk_divider1/counter_reg[20]_i_1_n_0
    SLICE_X112Y108       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.844 r  clk_divider1/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.844    clk_divider1/counter_reg[24]_i_1_n_6
    SLICE_X112Y108       FDRE                                         r  clk_divider1/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.859    13.624    clk_divider1/CLK
    SLICE_X112Y108       FDRE                                         r  clk_divider1/counter_reg[25]/C
                         clock pessimism              0.481    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X112Y108       FDRE (Setup_fdre_C_D)        0.109    14.178    clk_divider1/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.178    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 clk_divider1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider1/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 1.999ns (76.059%)  route 0.629ns (23.941%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.058     6.132    clk_divider1/CLK
    SLICE_X112Y102       FDRE                                         r  clk_divider1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.518     6.650 r  clk_divider1/counter_reg[1]/Q
                         net (fo=1, routed)           0.629     7.279    clk_divider1/counter_reg_n_0_[1]
    SLICE_X112Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.936 r  clk_divider1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    clk_divider1/counter_reg[0]_i_1_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.053 r  clk_divider1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.053    clk_divider1/counter_reg[4]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.170 r  clk_divider1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.170    clk_divider1/counter_reg[8]_i_1_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.287 r  clk_divider1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.287    clk_divider1/counter_reg[12]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.404 r  clk_divider1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.404    clk_divider1/counter_reg[16]_i_1_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.521 r  clk_divider1/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.521    clk_divider1/counter_reg[20]_i_1_n_0
    SLICE_X112Y108       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.760 r  clk_divider1/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.760    clk_divider1/counter_reg[24]_i_1_n_5
    SLICE_X112Y108       FDRE                                         r  clk_divider1/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.859    13.624    clk_divider1/CLK
    SLICE_X112Y108       FDRE                                         r  clk_divider1/counter_reg[26]/C
                         clock pessimism              0.481    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X112Y108       FDRE (Setup_fdre_C_D)        0.109    14.178    clk_divider1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.178    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  5.418    

Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 clk_divider1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider1/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 1.979ns (75.876%)  route 0.629ns (24.124%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.058     6.132    clk_divider1/CLK
    SLICE_X112Y102       FDRE                                         r  clk_divider1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.518     6.650 r  clk_divider1/counter_reg[1]/Q
                         net (fo=1, routed)           0.629     7.279    clk_divider1/counter_reg_n_0_[1]
    SLICE_X112Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.936 r  clk_divider1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    clk_divider1/counter_reg[0]_i_1_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.053 r  clk_divider1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.053    clk_divider1/counter_reg[4]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.170 r  clk_divider1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.170    clk_divider1/counter_reg[8]_i_1_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.287 r  clk_divider1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.287    clk_divider1/counter_reg[12]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.404 r  clk_divider1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.404    clk_divider1/counter_reg[16]_i_1_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.521 r  clk_divider1/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.521    clk_divider1/counter_reg[20]_i_1_n_0
    SLICE_X112Y108       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.740 r  clk_divider1/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.740    clk_divider1/counter_reg[24]_i_1_n_7
    SLICE_X112Y108       FDRE                                         r  clk_divider1/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.859    13.624    clk_divider1/CLK
    SLICE_X112Y108       FDRE                                         r  clk_divider1/counter_reg[24]/C
                         clock pessimism              0.481    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X112Y108       FDRE (Setup_fdre_C_D)        0.109    14.178    clk_divider1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.178    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  5.438    

Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 clk_divider1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider1/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 1.966ns (75.755%)  route 0.629ns (24.245%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.058     6.132    clk_divider1/CLK
    SLICE_X112Y102       FDRE                                         r  clk_divider1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.518     6.650 r  clk_divider1/counter_reg[1]/Q
                         net (fo=1, routed)           0.629     7.279    clk_divider1/counter_reg_n_0_[1]
    SLICE_X112Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.936 r  clk_divider1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    clk_divider1/counter_reg[0]_i_1_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.053 r  clk_divider1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.053    clk_divider1/counter_reg[4]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.170 r  clk_divider1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.170    clk_divider1/counter_reg[8]_i_1_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.287 r  clk_divider1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.287    clk_divider1/counter_reg[12]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.404 r  clk_divider1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.404    clk_divider1/counter_reg[16]_i_1_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.727 r  clk_divider1/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.727    clk_divider1/counter_reg[20]_i_1_n_6
    SLICE_X112Y107       FDRE                                         r  clk_divider1/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.859    13.624    clk_divider1/CLK
    SLICE_X112Y107       FDRE                                         r  clk_divider1/counter_reg[21]/C
                         clock pessimism              0.481    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X112Y107       FDRE (Setup_fdre_C_D)        0.109    14.178    clk_divider1/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.178    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  5.451    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 clk_divider1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider1/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.958ns (75.680%)  route 0.629ns (24.320%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.058     6.132    clk_divider1/CLK
    SLICE_X112Y102       FDRE                                         r  clk_divider1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.518     6.650 r  clk_divider1/counter_reg[1]/Q
                         net (fo=1, routed)           0.629     7.279    clk_divider1/counter_reg_n_0_[1]
    SLICE_X112Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.936 r  clk_divider1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    clk_divider1/counter_reg[0]_i_1_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.053 r  clk_divider1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.053    clk_divider1/counter_reg[4]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.170 r  clk_divider1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.170    clk_divider1/counter_reg[8]_i_1_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.287 r  clk_divider1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.287    clk_divider1/counter_reg[12]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.404 r  clk_divider1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.404    clk_divider1/counter_reg[16]_i_1_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.719 r  clk_divider1/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.719    clk_divider1/counter_reg[20]_i_1_n_4
    SLICE_X112Y107       FDRE                                         r  clk_divider1/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.859    13.624    clk_divider1/CLK
    SLICE_X112Y107       FDRE                                         r  clk_divider1/counter_reg[23]/C
                         clock pessimism              0.481    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X112Y107       FDRE (Setup_fdre_C_D)        0.109    14.178    clk_divider1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.178    
                         arrival time                          -8.719    
  -------------------------------------------------------------------
                         slack                                  5.459    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 clk_divider1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider1/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 1.882ns (74.944%)  route 0.629ns (25.056%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.058     6.132    clk_divider1/CLK
    SLICE_X112Y102       FDRE                                         r  clk_divider1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.518     6.650 r  clk_divider1/counter_reg[1]/Q
                         net (fo=1, routed)           0.629     7.279    clk_divider1/counter_reg_n_0_[1]
    SLICE_X112Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.936 r  clk_divider1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    clk_divider1/counter_reg[0]_i_1_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.053 r  clk_divider1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.053    clk_divider1/counter_reg[4]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.170 r  clk_divider1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.170    clk_divider1/counter_reg[8]_i_1_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.287 r  clk_divider1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.287    clk_divider1/counter_reg[12]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.404 r  clk_divider1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.404    clk_divider1/counter_reg[16]_i_1_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.643 r  clk_divider1/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.643    clk_divider1/counter_reg[20]_i_1_n_5
    SLICE_X112Y107       FDRE                                         r  clk_divider1/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.859    13.624    clk_divider1/CLK
    SLICE_X112Y107       FDRE                                         r  clk_divider1/counter_reg[22]/C
                         clock pessimism              0.481    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X112Y107       FDRE (Setup_fdre_C_D)        0.109    14.178    clk_divider1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.178    
                         arrival time                          -8.643    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.555ns  (required time - arrival time)
  Source:                 clk_divider1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider1/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 1.862ns (74.743%)  route 0.629ns (25.257%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.058     6.132    clk_divider1/CLK
    SLICE_X112Y102       FDRE                                         r  clk_divider1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.518     6.650 r  clk_divider1/counter_reg[1]/Q
                         net (fo=1, routed)           0.629     7.279    clk_divider1/counter_reg_n_0_[1]
    SLICE_X112Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.936 r  clk_divider1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    clk_divider1/counter_reg[0]_i_1_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.053 r  clk_divider1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.053    clk_divider1/counter_reg[4]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.170 r  clk_divider1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.170    clk_divider1/counter_reg[8]_i_1_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.287 r  clk_divider1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.287    clk_divider1/counter_reg[12]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.404 r  clk_divider1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.404    clk_divider1/counter_reg[16]_i_1_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.623 r  clk_divider1/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.623    clk_divider1/counter_reg[20]_i_1_n_7
    SLICE_X112Y107       FDRE                                         r  clk_divider1/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.859    13.624    clk_divider1/CLK
    SLICE_X112Y107       FDRE                                         r  clk_divider1/counter_reg[20]/C
                         clock pessimism              0.481    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X112Y107       FDRE (Setup_fdre_C_D)        0.109    14.178    clk_divider1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.178    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  5.555    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 clk_divider1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider1/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 1.849ns (74.610%)  route 0.629ns (25.390%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.058     6.132    clk_divider1/CLK
    SLICE_X112Y102       FDRE                                         r  clk_divider1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.518     6.650 r  clk_divider1/counter_reg[1]/Q
                         net (fo=1, routed)           0.629     7.279    clk_divider1/counter_reg_n_0_[1]
    SLICE_X112Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.936 r  clk_divider1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    clk_divider1/counter_reg[0]_i_1_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.053 r  clk_divider1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.053    clk_divider1/counter_reg[4]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.170 r  clk_divider1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.170    clk_divider1/counter_reg[8]_i_1_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.287 r  clk_divider1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.287    clk_divider1/counter_reg[12]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.610 r  clk_divider1/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.610    clk_divider1/counter_reg[16]_i_1_n_6
    SLICE_X112Y106       FDRE                                         r  clk_divider1/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.860    13.625    clk_divider1/CLK
    SLICE_X112Y106       FDRE                                         r  clk_divider1/counter_reg[17]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X112Y106       FDRE (Setup_fdre_C_D)        0.109    14.179    clk_divider1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.179    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 clk_divider1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider1/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 1.841ns (74.528%)  route 0.629ns (25.472%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.058     6.132    clk_divider1/CLK
    SLICE_X112Y102       FDRE                                         r  clk_divider1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.518     6.650 r  clk_divider1/counter_reg[1]/Q
                         net (fo=1, routed)           0.629     7.279    clk_divider1/counter_reg_n_0_[1]
    SLICE_X112Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.936 r  clk_divider1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    clk_divider1/counter_reg[0]_i_1_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.053 r  clk_divider1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.053    clk_divider1/counter_reg[4]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.170 r  clk_divider1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.170    clk_divider1/counter_reg[8]_i_1_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.287 r  clk_divider1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.287    clk_divider1/counter_reg[12]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.602 r  clk_divider1/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.602    clk_divider1/counter_reg[16]_i_1_n_4
    SLICE_X112Y106       FDRE                                         r  clk_divider1/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.860    13.625    clk_divider1/CLK
    SLICE_X112Y106       FDRE                                         r  clk_divider1/counter_reg[19]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X112Y106       FDRE (Setup_fdre_C_D)        0.109    14.179    clk_divider1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.179    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 clk_divider1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider1/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 1.765ns (73.719%)  route 0.629ns (26.281%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.058     6.132    clk_divider1/CLK
    SLICE_X112Y102       FDRE                                         r  clk_divider1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.518     6.650 r  clk_divider1/counter_reg[1]/Q
                         net (fo=1, routed)           0.629     7.279    clk_divider1/counter_reg_n_0_[1]
    SLICE_X112Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.936 r  clk_divider1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    clk_divider1/counter_reg[0]_i_1_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.053 r  clk_divider1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.053    clk_divider1/counter_reg[4]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.170 r  clk_divider1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.170    clk_divider1/counter_reg[8]_i_1_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.287 r  clk_divider1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.287    clk_divider1/counter_reg[12]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.526 r  clk_divider1/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.526    clk_divider1/counter_reg[16]_i_1_n_5
    SLICE_X112Y106       FDRE                                         r  clk_divider1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.860    13.625    clk_divider1/CLK
    SLICE_X112Y106       FDRE                                         r  clk_divider1/counter_reg[18]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X112Y106       FDRE (Setup_fdre_C_D)        0.109    14.179    clk_divider1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.179    
                         arrival time                          -8.526    
  -------------------------------------------------------------------
                         slack                                  5.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk_divider1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.719     1.806    clk_divider1/CLK
    SLICE_X112Y102       FDRE                                         r  clk_divider1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.164     1.970 r  clk_divider1/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     2.084    clk_divider1/counter_reg_n_0_[2]
    SLICE_X112Y102       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.194 r  clk_divider1/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.194    clk_divider1/counter_reg[0]_i_1_n_5
    SLICE_X112Y102       FDRE                                         r  clk_divider1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.995     2.337    clk_divider1/CLK
    SLICE_X112Y102       FDRE                                         r  clk_divider1/counter_reg[2]/C
                         clock pessimism             -0.532     1.806    
    SLICE_X112Y102       FDRE (Hold_fdre_C_D)         0.134     1.940    clk_divider1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk_divider1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider1/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.718     1.805    clk_divider1/CLK
    SLICE_X112Y104       FDRE                                         r  clk_divider1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDRE (Prop_fdre_C_Q)         0.164     1.969 r  clk_divider1/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     2.083    clk_divider1/counter_reg_n_0_[10]
    SLICE_X112Y104       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.193 r  clk_divider1/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.193    clk_divider1/counter_reg[8]_i_1_n_5
    SLICE_X112Y104       FDRE                                         r  clk_divider1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.994     2.336    clk_divider1/CLK
    SLICE_X112Y104       FDRE                                         r  clk_divider1/counter_reg[10]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X112Y104       FDRE (Hold_fdre_C_D)         0.134     1.939    clk_divider1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk_divider1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider1/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.718     1.805    clk_divider1/CLK
    SLICE_X112Y105       FDRE                                         r  clk_divider1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164     1.969 r  clk_divider1/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     2.083    clk_divider1/counter_reg_n_0_[14]
    SLICE_X112Y105       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.193 r  clk_divider1/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.193    clk_divider1/counter_reg[12]_i_1_n_5
    SLICE_X112Y105       FDRE                                         r  clk_divider1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.994     2.336    clk_divider1/CLK
    SLICE_X112Y105       FDRE                                         r  clk_divider1/counter_reg[14]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X112Y105       FDRE (Hold_fdre_C_D)         0.134     1.939    clk_divider1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk_divider1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider1/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.718     1.805    clk_divider1/CLK
    SLICE_X112Y106       FDRE                                         r  clk_divider1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164     1.969 r  clk_divider1/counter_reg[18]/Q
                         net (fo=1, routed)           0.114     2.083    clk_divider1/counter_reg_n_0_[18]
    SLICE_X112Y106       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.193 r  clk_divider1/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.193    clk_divider1/counter_reg[16]_i_1_n_5
    SLICE_X112Y106       FDRE                                         r  clk_divider1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.994     2.336    clk_divider1/CLK
    SLICE_X112Y106       FDRE                                         r  clk_divider1/counter_reg[18]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.134     1.939    clk_divider1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk_divider1/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider1/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.717     1.804    clk_divider1/CLK
    SLICE_X112Y107       FDRE                                         r  clk_divider1/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.164     1.968 r  clk_divider1/counter_reg[22]/Q
                         net (fo=1, routed)           0.114     2.082    clk_divider1/counter_reg_n_0_[22]
    SLICE_X112Y107       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.192 r  clk_divider1/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.192    clk_divider1/counter_reg[20]_i_1_n_5
    SLICE_X112Y107       FDRE                                         r  clk_divider1/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.993     2.335    clk_divider1/CLK
    SLICE_X112Y107       FDRE                                         r  clk_divider1/counter_reg[22]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.134     1.938    clk_divider1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk_divider1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.718     1.805    clk_divider1/CLK
    SLICE_X112Y103       FDRE                                         r  clk_divider1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164     1.969 r  clk_divider1/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     2.083    clk_divider1/counter_reg_n_0_[6]
    SLICE_X112Y103       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.193 r  clk_divider1/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.193    clk_divider1/counter_reg[4]_i_1_n_5
    SLICE_X112Y103       FDRE                                         r  clk_divider1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.994     2.336    clk_divider1/CLK
    SLICE_X112Y103       FDRE                                         r  clk_divider1/counter_reg[6]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X112Y103       FDRE (Hold_fdre_C_D)         0.134     1.939    clk_divider1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_divider1/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider1/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.717     1.804    clk_divider1/CLK
    SLICE_X112Y108       FDRE                                         r  clk_divider1/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.164     1.968 r  clk_divider1/counter_reg[26]/Q
                         net (fo=2, routed)           0.127     2.094    clk_divider1/S[0]
    SLICE_X112Y108       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.204 r  clk_divider1/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.204    clk_divider1/counter_reg[24]_i_1_n_5
    SLICE_X112Y108       FDRE                                         r  clk_divider1/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.993     2.335    clk_divider1/CLK
    SLICE_X112Y108       FDRE                                         r  clk_divider1/counter_reg[26]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X112Y108       FDRE (Hold_fdre_C_D)         0.134     1.938    clk_divider1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 statemachine1/pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemachine1/pr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.716     1.803    statemachine1/CLK
    SLICE_X112Y110       FDRE                                         r  statemachine1/pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDRE (Prop_fdre_C_Q)         0.164     1.967 r  statemachine1/pr_state_reg[1]/Q
                         net (fo=10, routed)          0.199     2.165    statemachine1/sel_display[1]
    SLICE_X112Y110       LUT6 (Prop_lut6_I4_O)        0.045     2.210 r  statemachine1/pr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.210    statemachine1/pr_state[0]_i_1_n_0
    SLICE_X112Y110       FDRE                                         r  statemachine1/pr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.992     2.334    statemachine1/CLK
    SLICE_X112Y110       FDRE                                         r  statemachine1/pr_state_reg[0]/C
                         clock pessimism             -0.532     1.803    
    SLICE_X112Y110       FDRE (Hold_fdre_C_D)         0.121     1.924    statemachine1/pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 statemachine1/pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            statemachine1/pr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.716     1.803    statemachine1/CLK
    SLICE_X112Y110       FDRE                                         r  statemachine1/pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDRE (Prop_fdre_C_Q)         0.164     1.967 r  statemachine1/pr_state_reg[1]/Q
                         net (fo=10, routed)          0.199     2.165    statemachine1/sel_display[1]
    SLICE_X112Y110       LUT4 (Prop_lut4_I1_O)        0.045     2.210 r  statemachine1/pr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.210    statemachine1/pr_state[1]_i_1_n_0
    SLICE_X112Y110       FDRE                                         r  statemachine1/pr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.992     2.334    statemachine1/CLK
    SLICE_X112Y110       FDRE                                         r  statemachine1/pr_state_reg[1]/C
                         clock pessimism             -0.532     1.803    
    SLICE_X112Y110       FDRE (Hold_fdre_C_D)         0.120     1.923    statemachine1/pr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clk_divider1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.718     1.805    clk_divider1/CLK
    SLICE_X112Y104       FDRE                                         r  clk_divider1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDRE (Prop_fdre_C_Q)         0.164     1.969 r  clk_divider1/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     2.083    clk_divider1/counter_reg_n_0_[10]
    SLICE_X112Y104       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.229 r  clk_divider1/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.229    clk_divider1/counter_reg[8]_i_1_n_4
    SLICE_X112Y104       FDRE                                         r  clk_divider1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.994     2.336    clk_divider1/CLK
    SLICE_X112Y104       FDRE                                         r  clk_divider1/counter_reg[11]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X112Y104       FDRE (Hold_fdre_C_D)         0.134     1.939    clk_divider1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y102  clk_divider1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y104  clk_divider1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y104  clk_divider1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y105  clk_divider1/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y105  clk_divider1/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y105  clk_divider1/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y105  clk_divider1/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y106  clk_divider1/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y106  clk_divider1/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y110  statemachine1/pr_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y110  statemachine1/pr_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y110  statemachine1/pr_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y110  statemachine1/pr_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y102  clk_divider1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y102  clk_divider1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  clk_divider1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  clk_divider1/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  clk_divider1/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  clk_divider1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y102  clk_divider1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y102  clk_divider1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  clk_divider1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  clk_divider1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  clk_divider1/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  clk_divider1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y105  clk_divider1/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y105  clk_divider1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y105  clk_divider1/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y105  clk_divider1/counter_reg[13]/C



