{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750991636827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750991636827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 26 23:33:56 2025 " "Processing started: Thu Jun 26 23:33:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750991636827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991636827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pwm_final -c pwm_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off pwm_final -c pwm_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991636827 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750991637247 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750991637247 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"(\";  expecting an identifier, or a string literal mux.vhd(13) " "VHDL syntax error at mux.vhd(13) near text \"(\";  expecting an identifier, or a string literal" {  } { { "mux.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/mux.vhd" 13 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642936 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "mux mux.vhd(10) " "Ignored construct mux at mux.vhd(10) due to previous errors" {  } { { "mux.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/mux.vhd" 10 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1750991642936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mux.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frequencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_frequencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_frequencia-comportamento " "Found design unit 1: divisor_frequencia-comportamento" {  } { { "divisor_frequencia.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/divisor_frequencia.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642939 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_frequencia " "Found entity 1: divisor_frequencia" {  } { { "divisor_frequencia.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/divisor_frequencia.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-comportamento " "Found design unit 1: contador-comportamento" {  } { { "contador.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/contador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642940 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/contador.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-comportamento " "Found design unit 1: comparador-comportamento" {  } { { "comparador.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/comparador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642942 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/comparador.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/microcontrolador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microcontrolador/synthesis/microcontrolador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microcontrolador-rtl " "Found design unit 1: microcontrolador-rtl" {  } { { "microcontrolador/synthesis/microcontrolador.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/microcontrolador.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642945 ""} { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador " "Found entity 1: microcontrolador" {  } { { "microcontrolador/synthesis/microcontrolador.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/microcontrolador.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "microcontrolador/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "microcontrolador/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_irq_mapper " "Found entity 1: microcontrolador_irq_mapper" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_irq_mapper.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_mm_interconnect_0 " "Found entity 1: microcontrolador_mm_interconnect_0" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_mm_interconnect_0_avalon_st_adapter " "Found entity 1: microcontrolador_mm_interconnect_0_avalon_st_adapter" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: microcontrolador_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_mm_interconnect_0_rsp_mux_001 " "Found entity 1: microcontrolador_mm_interconnect_0_rsp_mux_001" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file microcontrolador/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "microcontrolador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642963 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "microcontrolador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_mm_interconnect_0_rsp_mux " "Found entity 1: microcontrolador_mm_interconnect_0_rsp_mux" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_mm_interconnect_0_rsp_demux " "Found entity 1: microcontrolador_mm_interconnect_0_rsp_demux" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_mm_interconnect_0_cmd_mux_002 " "Found entity 1: microcontrolador_mm_interconnect_0_cmd_mux_002" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_mm_interconnect_0_cmd_mux " "Found entity 1: microcontrolador_mm_interconnect_0_cmd_mux" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_mm_interconnect_0_cmd_demux_001 " "Found entity 1: microcontrolador_mm_interconnect_0_cmd_demux_001" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_mm_interconnect_0_cmd_demux " "Found entity 1: microcontrolador_mm_interconnect_0_cmd_demux" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642973 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel microcontrolador_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at microcontrolador_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750991642975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel microcontrolador_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at microcontrolador_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750991642975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_mm_interconnect_0_router_004_default_decode " "Found entity 1: microcontrolador_mm_interconnect_0_router_004_default_decode" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642975 ""} { "Info" "ISGN_ENTITY_NAME" "2 microcontrolador_mm_interconnect_0_router_004 " "Found entity 2: microcontrolador_mm_interconnect_0_router_004" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel microcontrolador_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at microcontrolador_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750991642977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel microcontrolador_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at microcontrolador_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750991642977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_mm_interconnect_0_router_002_default_decode " "Found entity 1: microcontrolador_mm_interconnect_0_router_002_default_decode" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642977 ""} { "Info" "ISGN_ENTITY_NAME" "2 microcontrolador_mm_interconnect_0_router_002 " "Found entity 2: microcontrolador_mm_interconnect_0_router_002" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel microcontrolador_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at microcontrolador_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750991642980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel microcontrolador_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at microcontrolador_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750991642980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_mm_interconnect_0_router_001_default_decode " "Found entity 1: microcontrolador_mm_interconnect_0_router_001_default_decode" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642980 ""} { "Info" "ISGN_ENTITY_NAME" "2 microcontrolador_mm_interconnect_0_router_001 " "Found entity 2: microcontrolador_mm_interconnect_0_router_001" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel microcontrolador_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at microcontrolador_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750991642982 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel microcontrolador_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at microcontrolador_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750991642982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_mm_interconnect_0_router_default_decode " "Found entity 1: microcontrolador_mm_interconnect_0_router_default_decode" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642982 ""} { "Info" "ISGN_ENTITY_NAME" "2 microcontrolador_mm_interconnect_0_router " "Found entity 2: microcontrolador_mm_interconnect_0_router" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "microcontrolador/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "microcontrolador/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "microcontrolador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "microcontrolador/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "microcontrolador/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "microcontrolador/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_sysid " "Found entity 1: microcontrolador_sysid" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_sysid.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991642998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991642998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_sys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_sys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_sys_timer " "Found entity 1: microcontrolador_sys_timer" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_sys_timer.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_sys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991643000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_pio_div.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_pio_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_pio_div " "Found entity 1: microcontrolador_pio_div" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_pio_div.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_pio_div.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991643002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_pio_d.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_pio_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_pio_D " "Found entity 1: microcontrolador_pio_D" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_pio_D.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_pio_D.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991643004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_onchip_mem " "Found entity 1: microcontrolador_onchip_mem" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_onchip_mem.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991643005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_nios2 " "Found entity 1: microcontrolador_nios2" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991643008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_nios2_cpu_register_bank_a_module " "Found entity 1: microcontrolador_nios2_cpu_register_bank_a_module" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643018 ""} { "Info" "ISGN_ENTITY_NAME" "2 microcontrolador_nios2_cpu_register_bank_b_module " "Found entity 2: microcontrolador_nios2_cpu_register_bank_b_module" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643018 ""} { "Info" "ISGN_ENTITY_NAME" "3 microcontrolador_nios2_cpu_nios2_oci_debug " "Found entity 3: microcontrolador_nios2_cpu_nios2_oci_debug" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643018 ""} { "Info" "ISGN_ENTITY_NAME" "4 microcontrolador_nios2_cpu_nios2_oci_break " "Found entity 4: microcontrolador_nios2_cpu_nios2_oci_break" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643018 ""} { "Info" "ISGN_ENTITY_NAME" "5 microcontrolador_nios2_cpu_nios2_oci_xbrk " "Found entity 5: microcontrolador_nios2_cpu_nios2_oci_xbrk" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643018 ""} { "Info" "ISGN_ENTITY_NAME" "6 microcontrolador_nios2_cpu_nios2_oci_dbrk " "Found entity 6: microcontrolador_nios2_cpu_nios2_oci_dbrk" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643018 ""} { "Info" "ISGN_ENTITY_NAME" "7 microcontrolador_nios2_cpu_nios2_oci_itrace " "Found entity 7: microcontrolador_nios2_cpu_nios2_oci_itrace" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643018 ""} { "Info" "ISGN_ENTITY_NAME" "8 microcontrolador_nios2_cpu_nios2_oci_td_mode " "Found entity 8: microcontrolador_nios2_cpu_nios2_oci_td_mode" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643018 ""} { "Info" "ISGN_ENTITY_NAME" "9 microcontrolador_nios2_cpu_nios2_oci_dtrace " "Found entity 9: microcontrolador_nios2_cpu_nios2_oci_dtrace" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643018 ""} { "Info" "ISGN_ENTITY_NAME" "10 microcontrolador_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: microcontrolador_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643018 ""} { "Info" "ISGN_ENTITY_NAME" "11 microcontrolador_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: microcontrolador_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643018 ""} { "Info" "ISGN_ENTITY_NAME" "12 microcontrolador_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: microcontrolador_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643018 ""} { "Info" "ISGN_ENTITY_NAME" "13 microcontrolador_nios2_cpu_nios2_oci_fifo " "Found entity 13: microcontrolador_nios2_cpu_nios2_oci_fifo" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643018 ""} { "Info" "ISGN_ENTITY_NAME" "14 microcontrolador_nios2_cpu_nios2_oci_pib " "Found entity 14: microcontrolador_nios2_cpu_nios2_oci_pib" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643018 ""} { "Info" "ISGN_ENTITY_NAME" "15 microcontrolador_nios2_cpu_nios2_oci_im " "Found entity 15: microcontrolador_nios2_cpu_nios2_oci_im" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643018 ""} { "Info" "ISGN_ENTITY_NAME" "16 microcontrolador_nios2_cpu_nios2_performance_monitors " "Found entity 16: microcontrolador_nios2_cpu_nios2_performance_monitors" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643018 ""} { "Info" "ISGN_ENTITY_NAME" "17 microcontrolador_nios2_cpu_nios2_avalon_reg " "Found entity 17: microcontrolador_nios2_cpu_nios2_avalon_reg" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643018 ""} { "Info" "ISGN_ENTITY_NAME" "18 microcontrolador_nios2_cpu_ociram_sp_ram_module " "Found entity 18: microcontrolador_nios2_cpu_ociram_sp_ram_module" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643018 ""} { "Info" "ISGN_ENTITY_NAME" "19 microcontrolador_nios2_cpu_nios2_ocimem " "Found entity 19: microcontrolador_nios2_cpu_nios2_ocimem" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643018 ""} { "Info" "ISGN_ENTITY_NAME" "20 microcontrolador_nios2_cpu_nios2_oci " "Found entity 20: microcontrolador_nios2_cpu_nios2_oci" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643018 ""} { "Info" "ISGN_ENTITY_NAME" "21 microcontrolador_nios2_cpu " "Found entity 21: microcontrolador_nios2_cpu" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991643018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_nios2_cpu_debug_slave_sysclk " "Found entity 1: microcontrolador_nios2_cpu_debug_slave_sysclk" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991643021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_nios2_cpu_debug_slave_tck " "Found entity 1: microcontrolador_nios2_cpu_debug_slave_tck" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_tck.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991643023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_nios2_cpu_debug_slave_wrapper " "Found entity 1: microcontrolador_nios2_cpu_debug_slave_wrapper" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991643024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_nios2_cpu_test_bench " "Found entity 1: microcontrolador_nios2_cpu_test_bench" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_test_bench.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991643027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_jtag_uart_sim_scfifo_w " "Found entity 1: microcontrolador_jtag_uart_sim_scfifo_w" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643030 ""} { "Info" "ISGN_ENTITY_NAME" "2 microcontrolador_jtag_uart_scfifo_w " "Found entity 2: microcontrolador_jtag_uart_scfifo_w" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643030 ""} { "Info" "ISGN_ENTITY_NAME" "3 microcontrolador_jtag_uart_sim_scfifo_r " "Found entity 3: microcontrolador_jtag_uart_sim_scfifo_r" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643030 ""} { "Info" "ISGN_ENTITY_NAME" "4 microcontrolador_jtag_uart_scfifo_r " "Found entity 4: microcontrolador_jtag_uart_scfifo_r" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643030 ""} { "Info" "ISGN_ENTITY_NAME" "5 microcontrolador_jtag_uart " "Found entity 5: microcontrolador_jtag_uart" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991643030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerador_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gerador_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gerador_pwm-comportamento " "Found design unit 1: gerador_pwm-comportamento" {  } { { "gerador_pwm.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/gerador_pwm.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643031 ""} { "Info" "ISGN_ENTITY_NAME" "1 gerador_pwm " "Found entity 1: gerador_pwm" {  } { { "gerador_pwm.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/gerador_pwm.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991643031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topo-comportamento " "Found design unit 1: topo-comportamento" {  } { { "topo.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/topo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643032 ""} { "Info" "ISGN_ENTITY_NAME" "1 topo " "Found entity 1: topo" {  } { { "topo.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/topo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750991643032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991643032 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/output_files/pwm_final.map.smsg " "Generated suppressed messages file C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/output_files/pwm_final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991643100 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750991644397 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 26 23:34:04 2025 " "Processing ended: Thu Jun 26 23:34:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750991644397 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750991644397 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750991644397 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991644397 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750991644985 ""}
