["iidtx8_c", "cast_to_int32", "av1_iht8x4_32_add_c", "highbd_inv_txfm_add_32x32.isra.7", "highbd_inv_txfm_add_8x8", "av1_iht4x16_64_add_c", "av1_iht8x32_256_add_c", "inv_txfm_add_16x16", "idct8x8_add.isra.6", "inv_txfm_add_32x32", "av1_iht16x4_64_add_c", "idct32x32_add", "av1_iht16x16_256_add_c", "highbd_inv_txfm_add_8x16", "av1_iht8x8_64_add_c", "av1_inverse_transform_block", "inv_idtx_add_c", "av1_iwht4x4_add", "inv_txfm_add_32x16", "av1_highbd_iwht4x4_add", "inv_txfm_add_4x8", "maybe_flip_strides", "av1_get_tx_scale", "highbd_inv_txfm_add_16x32", "inv_txfm_add_16x32", "highbd_inv_txfm_add_16x16.isra.8", "highbd_inv_txfm_add_8x16.isra.10", "highbd_inv_txfm_add_32x16.isra.13", "av1_highbd_inv_txfm_add_4x4", "av1_highbd_inv_txfm_add_8x4", "iidtx16_c", "av1_iht8x16_128_add_c", "av1_inv_txfm_add", "av1_iht32x32_1024_add_c", "inv_txfm_add_16x8", "av1_inverse_transform_block_facade", "av1_iht32x16_512_add_c", "iidtx32_c", "highbd_inv_txfm_add_32x16", "idct8x8_add", "ihalfright32_c", "inv_txfm_add_4x4", "highbd_inv_txfm_add_32x32", "av1_iht16x32_512_add_c", "init_txfm_param", "inv_txfm_add_8x16", "highbd_inv_txfm_add_16x8", "av1_highbd_inv_txfm_add_4x8", "av1_iht32x8_256_add_c", "av1_iht4x4_16_add_c", "highbd_inv_txfm_add_8x8.isra.9", "av1_iht4x8_32_add_c", "av1_iht16x8_128_add_c", "highbd_inv_txfm_add_16x16", "highbd_inv_txfm_add_16x32.isra.12", "idct16x16_add", "iidtx4_c", "inv_txfm_add_8x8", "av1_idct4x4_add", "inv_txfm_add_8x4", "av1_highbd_inv_txfm_add", "idct32x32_add.isra.4", "idct16x16_add.isra.3", "highbd_inv_txfm_add_16x8.isra.11"]