============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.12-s150_1
  Generated on:           May 01 2022  07:47:11 pm
  Module:                 ALU
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-16 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) A[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      39                  
             Slack:=     -16                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_6_line_9_127_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[6]           -       -     R     (arrival)                   7 14.5     0     0      15    (-,-) 
  fopt24259/Y    -       A->Y  F     INVx5_ASAP7_75t_SL          1  2.1     3     3      18    (-,-) 
  g24208/Y       -       B->Y  R     NAND2x1p5_ASAP7_75t_SL      1  1.4     8     5      22    (-,-) 
  g24272/Y       -       B->Y  F     OAI31xp67_ASAP7_75t_SL      1  1.5    12     7      29    (-,-) 
  g81/Y          -       B1->Y R     OAI22x1_ASAP7_75t_SL        1  1.4    16     9      38    (-,-) 
  g24247/Y       -       B->Y  F     OAI31xp67_ASAP7_75t_SL      1  0.9    12     6      44    (-,-) 
  g107/Y         -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    10      54    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx2_ASAP7_75t_SL       1    -     -     0      54    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 2: VIOLATED (-16 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[4]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      39                  
             Slack:=     -16                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_6_line_9_137_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[4]           -       -     R     (arrival)                   5 12.6     0     0      15    (-,-) 
  g24676/Y       -       A->Y  F     INVx5_ASAP7_75t_SL          1  1.7     2     2      17    (-,-) 
  g53/Y          -       B2->Y R     AOI22x1_ASAP7_75t_SL        1  1.7    15     8      26    (-,-) 
  fopt81/Y       -       A->Y  F     INVx2_ASAP7_75t_SL          2  3.3    11     6      32    (-,-) 
  g89/Y          -       A->Y  R     NOR3x1_ASAP7_75t_SL         1  1.7    15     8      40    (-,-) 
  g24247/Y       -       A1->Y F     OAI31xp67_ASAP7_75t_SL      1  0.9    12     4      44    (-,-) 
  g107/Y         -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    10      54    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx2_ASAP7_75t_SL       1    -     -     0      54    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 3: VIOLATED (-16 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (F) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      41                  
             Slack:=     -16                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_6_line_9_135_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[6]           -       -     R     (arrival)                   6 14.2     0     0      15    (-,-) 
  g24273/Y       -       A->Y  F     NOR2x1p5_ASAP7_75t_SL       1  1.7     7     5      20    (-,-) 
  g24272/Y       -       A1->Y R     OAI31xp67_ASAP7_75t_SL      1  1.5    22    10      30    (-,-) 
  g81/Y          -       B1->Y F     OAI22x1_ASAP7_75t_SL        1  1.4    14     7      38    (-,-) 
  g24247/Y       -       B->Y  R     OAI31xp67_ASAP7_75t_SL      1  0.9    20    11      48    (-,-) 
  g107/Y         -       B->Y  F     AOI21xp5_ASAP7_75t_SL       1  1.0    15     8      56    (-,-) 
  Z_reg[7]/D     -       -     F     DFFHQNx2_ASAP7_75t_SL       1    -     -     0      56    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 4: VIOLATED (-15 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) A[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      39                  
             Slack:=     -15                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_6_line_9_127_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[6]           -       -     R     (arrival)                   7 14.5     0     0      15    (-,-) 
  g85/Y          -       A->Y  F     INVx3_ASAP7_75t_SL          1  2.1     4     3      18    (-,-) 
  g24273/Y       -       B->Y  R     NOR2x1p5_ASAP7_75t_SL       1  1.7     8     5      23    (-,-) 
  g24272/Y       -       A1->Y F     OAI31xp67_ASAP7_75t_SL      1  1.5    12     6      29    (-,-) 
  g81/Y          -       B1->Y R     OAI22x1_ASAP7_75t_SL        1  1.4    16     9      38    (-,-) 
  g24247/Y       -       B->Y  F     OAI31xp67_ASAP7_75t_SL      1  0.9    12     6      44    (-,-) 
  g107/Y         -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    10      54    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx2_ASAP7_75t_SL       1    -     -     0      54    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 5: VIOLATED (-15 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (F) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      41                  
             Slack:=     -15                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_6_line_9_135_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[6]           -       -     R     (arrival)                   6 14.2     0     0      15    (-,-) 
  g24208/Y       -       A->Y  F     NAND2x1p5_ASAP7_75t_SL      1  1.4     6     4      19    (-,-) 
  g24272/Y       -       B->Y  R     OAI31xp67_ASAP7_75t_SL      1  1.5    22    11      30    (-,-) 
  g81/Y          -       B1->Y F     OAI22x1_ASAP7_75t_SL        1  1.4    14     7      37    (-,-) 
  g24247/Y       -       B->Y  R     OAI31xp67_ASAP7_75t_SL      1  0.9    20    11      48    (-,-) 
  g107/Y         -       B->Y  F     AOI21xp5_ASAP7_75t_SL       1  1.0    15     8      56    (-,-) 
  Z_reg[7]/D     -       -     F     DFFHQNx2_ASAP7_75t_SL       1    -     -     0      56    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 6: VIOLATED (-15 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      39                  
             Slack:=     -15                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_6_line_9_140_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[1]           -       -     R     (arrival)                   9 17.2     0     0      15    (-,-) 
  fopt24223/Y    -       A->Y  F     INVx2_ASAP7_75t_SL          1  1.0     2     3      18    (-,-) 
  g24215/Y       -       B2->Y F     OA22x2_ASAP7_75t_SL         1  1.8     9    14      31    (-,-) 
  g89/Y          -       B->Y  R     NOR3x1_ASAP7_75t_SL         1  1.7    15     8      40    (-,-) 
  g24247/Y       -       A1->Y F     OAI31xp67_ASAP7_75t_SL      1  0.9    12     4      44    (-,-) 
  g107/Y         -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    10      54    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx2_ASAP7_75t_SL       1    -     -     0      54    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 7: VIOLATED (-15 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      39                  
             Slack:=     -15                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_6_line_9_135_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[6]           -       -     R     (arrival)                   6 14.2     0     0      15    (-,-) 
  g9/Y           -       A->Y  F     INVx5_ASAP7_75t_SL          2  2.9     3     3      18    (-,-) 
  g8/Y           -       B->Y  R     NAND2x1p5_ASAP7_75t_SL      2  2.3    10     6      24    (-,-) 
  g24261/Y       -       A2->Y F     AOI21x1_ASAP7_75t_SL        1  1.6    11     6      30    (-,-) 
  g81/Y          -       A1->Y R     OAI22x1_ASAP7_75t_SL        1  1.4    16     8      38    (-,-) 
  g24247/Y       -       B->Y  F     OAI31xp67_ASAP7_75t_SL      1  0.9    12     6      44    (-,-) 
  g107/Y         -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    10      54    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx2_ASAP7_75t_SL       1    -     -     0      54    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 8: VIOLATED (-15 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[5]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      39                  
             Slack:=     -15                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_6_line_9_136_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[5]           -       -     R     (arrival)                   5 15.3     0     0      15    (-,-) 
  g24263/Y       -       A->Y  F     INVx8_ASAP7_75t_SL          2  3.4     2     3      18    (-,-) 
  g24262/Y       -       B->Y  R     NAND2x1p5_ASAP7_75t_SL      1  1.6     8     5      23    (-,-) 
  g24261/Y       -       A1->Y F     AOI21x1_ASAP7_75t_SL        1  1.6    11     7      30    (-,-) 
  g81/Y          -       A1->Y R     OAI22x1_ASAP7_75t_SL        1  1.4    16     8      38    (-,-) 
  g24247/Y       -       B->Y  F     OAI31xp67_ASAP7_75t_SL      1  0.9    12     6      44    (-,-) 
  g107/Y         -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    10      54    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx2_ASAP7_75t_SL       1    -     -     0      54    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 9: VIOLATED (-15 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) A[4]
          Clock: (R) clk
       Endpoint: (F) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      41                  
             Slack:=     -15                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_6_line_9_129_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[4]           -       -     R     (arrival)                   8 13.0     0     0      15    (-,-) 
  g53/Y          -       B1->Y F     AOI22x1_ASAP7_75t_SL        1  1.7    13     7      22    (-,-) 
  fopt81/Y       -       A->Y  R     INVx2_ASAP7_75t_SL          2  3.3    11     7      29    (-,-) 
  g89/Y          -       A->Y  F     NOR3x1_ASAP7_75t_SL         1  1.7    17     8      37    (-,-) 
  g24247/Y       -       A1->Y R     OAI31xp67_ASAP7_75t_SL      1  0.9    20    11      48    (-,-) 
  g107/Y         -       B->Y  F     AOI21xp5_ASAP7_75t_SL       1  1.0    15     8      56    (-,-) 
  Z_reg[7]/D     -       -     F     DFFHQNx2_ASAP7_75t_SL       1    -     -     0      56    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 10: VIOLATED (-15 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[5]
          Clock: (R) clk
       Endpoint: (F) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      41                  
             Slack:=     -15                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_6_line_9_136_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[5]           -       -     R     (arrival)                   5 15.3     0     0      15    (-,-) 
  g24207/Y       -       A->Y  F     INVx1_ASAP7_75t_SL          1  1.6     7     4      20    (-,-) 
  g24272/Y       -       A2->Y R     OAI31xp67_ASAP7_75t_SL      1  1.5    22    10      30    (-,-) 
  g81/Y          -       B1->Y F     OAI22x1_ASAP7_75t_SL        1  1.4    14     7      37    (-,-) 
  g24247/Y       -       B->Y  R     OAI31xp67_ASAP7_75t_SL      1  0.9    20    11      48    (-,-) 
  g107/Y         -       B->Y  F     AOI21xp5_ASAP7_75t_SL       1  1.0    15     8      56    (-,-) 
  Z_reg[7]/D     -       -     F     DFFHQNx2_ASAP7_75t_SL       1    -     -     0      56    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 11: VIOLATED (-15 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[4]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      39                  
             Slack:=     -15                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_6_line_9_137_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[4]           -       -     R     (arrival)                   5 12.6     0     0      15    (-,-) 
  g24265/Y       -       A->Y  F     INVx5_ASAP7_75t_SL          3  5.1     5     4      19    (-,-) 
  g6/Y           -       B->Y  R     NAND2x1p5_ASAP7_75t_L       1  1.5     8     6      24    (-,-) 
  g5/Y           -       A->Y  F     NAND2x1_ASAP7_75t_SL        1  1.7    10     6      30    (-,-) 
  g48/Y          -       A1->Y R     OAI21x1_ASAP7_75t_SL        1  1.6    14     9      39    (-,-) 
  g24247/Y       -       A2->Y F     OAI31xp67_ASAP7_75t_SL      1  0.9    12     5      44    (-,-) 
  g107/Y         -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    10      54    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx2_ASAP7_75t_SL       1    -     -     0      54    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 12: VIOLATED (-15 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      39                  
             Slack:=     -15                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_6_line_9_135_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[6]           -       -     R     (arrival)                   6 14.2     0     0      15    (-,-) 
  g12/Y          -       A->Y  F     INVx4_ASAP7_75t_SL          1  2.7     3     3      18    (-,-) 
  g11/Y          -       B->Y  R     NOR2x2_ASAP7_75t_SL         2  2.5     9     6      24    (-,-) 
  g24261/Y       -       B->Y  F     AOI21x1_ASAP7_75t_SL        1  1.6    11     6      30    (-,-) 
  g81/Y          -       A1->Y R     OAI22x1_ASAP7_75t_SL        1  1.4    16     8      38    (-,-) 
  g24247/Y       -       B->Y  F     OAI31xp67_ASAP7_75t_SL      1  0.9    12     6      44    (-,-) 
  g107/Y         -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    10      54    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx2_ASAP7_75t_SL       1    -     -     0      54    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 13: VIOLATED (-15 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      39                  
             Slack:=     -15                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_6_line_9_140_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[1]           -       -     R     (arrival)                   9 17.2     0     0      15    (-,-) 
  g55/Y          -       A->Y  F     INVx4_ASAP7_75t_SL          1  1.7     2     3      18    (-,-) 
  g53/Y          -       A2->Y R     AOI22x1_ASAP7_75t_SL        1  1.7    15     8      25    (-,-) 
  fopt81/Y       -       A->Y  F     INVx2_ASAP7_75t_SL          2  3.3    11     6      32    (-,-) 
  g89/Y          -       A->Y  R     NOR3x1_ASAP7_75t_SL         1  1.7    15     8      39    (-,-) 
  g24247/Y       -       A1->Y F     OAI31xp67_ASAP7_75t_SL      1  0.9    12     4      44    (-,-) 
  g107/Y         -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    10      54    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx2_ASAP7_75t_SL       1    -     -     0      54    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 14: VIOLATED (-15 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) A[3]
          Clock: (R) clk
       Endpoint: (F) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      41                  
             Slack:=     -15                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_6_line_9_130_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[3]           -       -     R     (arrival)                  11 15.7     0     0      15    (-,-) 
  g24241/Y       -       B1->Y F     AOI22x1_ASAP7_75t_SL        1  1.7    13     7      22    (-,-) 
  g24240/Y       -       A->Y  R     INVx2_ASAP7_75t_SL          1  1.7     8     5      27    (-,-) 
  g89/Y          -       C->Y  F     NOR3x1_ASAP7_75t_SL         1  1.7    17    10      37    (-,-) 
  g24247/Y       -       A1->Y R     OAI31xp67_ASAP7_75t_SL      1  0.9    20    11      48    (-,-) 
  g107/Y         -       B->Y  F     AOI21xp5_ASAP7_75t_SL       1  1.0    15     8      56    (-,-) 
  Z_reg[7]/D     -       -     F     DFFHQNx2_ASAP7_75t_SL       1    -     -     0      56    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 15: VIOLATED (-15 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) A[1]
          Clock: (R) clk
       Endpoint: (F) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      41                  
             Slack:=     -15                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_6_line_9_132_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[1]           -       -     R     (arrival)                   9 24.0     0     0      15    (-,-) 
  g24215/Y       -       B1->Y R     OA22x2_ASAP7_75t_SL         1  1.8     9    13      28    (-,-) 
  g89/Y          -       B->Y  F     NOR3x1_ASAP7_75t_SL         1  1.7    17    10      37    (-,-) 
  g24247/Y       -       A1->Y R     OAI31xp67_ASAP7_75t_SL      1  0.9    20    11      48    (-,-) 
  g107/Y         -       B->Y  F     AOI21xp5_ASAP7_75t_SL       1  1.0    15     8      56    (-,-) 
  Z_reg[7]/D     -       -     F     DFFHQNx2_ASAP7_75t_SL       1    -     -     0      56    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 16: VIOLATED (-15 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) A[6]
          Clock: (R) clk
       Endpoint: (F) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      41                  
             Slack:=     -15                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_6_line_9_127_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[6]           -       -     R     (arrival)                   7 14.5     0     0      15    (-,-) 
  g11/Y          -       A->Y  F     NOR2x2_ASAP7_75t_SL         2  2.5     9     6      21    (-,-) 
  g24261/Y       -       B->Y  R     AOI21x1_ASAP7_75t_SL        1  1.6    13     8      29    (-,-) 
  g81/Y          -       A1->Y F     OAI22x1_ASAP7_75t_SL        1  1.4    14     8      37    (-,-) 
  g24247/Y       -       B->Y  R     OAI31xp67_ASAP7_75t_SL      1  0.9    20    11      48    (-,-) 
  g107/Y         -       B->Y  F     AOI21xp5_ASAP7_75t_SL       1  1.0    15     8      56    (-,-) 
  Z_reg[7]/D     -       -     F     DFFHQNx2_ASAP7_75t_SL       1    -     -     0      56    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 17: VIOLATED (-15 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[0]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      38                  
             Slack:=     -15                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_6_line_9_141_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[0]           -       -     R     (arrival)                   6  8.2     0     0      15    (-,-) 
  g23669/Y       -       A->Y  F     INVx4_ASAP7_75t_SL          2  2.6     3     3      18    (-,-) 
  g24215/Y       -       A2->Y F     OA22x2_ASAP7_75t_SL         1  1.8     9    13      31    (-,-) 
  g89/Y          -       B->Y  R     NOR3x1_ASAP7_75t_SL         1  1.7    15     8      39    (-,-) 
  g24247/Y       -       A1->Y F     OAI31xp67_ASAP7_75t_SL      1  0.9    12     4      44    (-,-) 
  g107/Y         -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    10      53    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx2_ASAP7_75t_SL       1    -     -     0      53    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 18: VIOLATED (-15 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[3]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      38                  
             Slack:=     -15                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_6_line_9_138_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[3]           -       -     R     (arrival)                   8 21.4     0     0      15    (-,-) 
  g24243/Y       -       A->Y  F     INVx5_ASAP7_75t_SL          2  3.3     4     3      18    (-,-) 
  g24241/Y       -       B2->Y R     AOI22x1_ASAP7_75t_SL        1  1.7    15     8      26    (-,-) 
  g24240/Y       -       A->Y  F     INVx2_ASAP7_75t_SL          1  1.8     8     4      31    (-,-) 
  g89/Y          -       C->Y  R     NOR3x1_ASAP7_75t_SL         1  1.7    15     8      39    (-,-) 
  g24247/Y       -       A1->Y F     OAI31xp67_ASAP7_75t_SL      1  0.9    12     4      44    (-,-) 
  g107/Y         -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    10      53    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx2_ASAP7_75t_SL       1    -     -     0      53    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 19: VIOLATED (-15 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[3]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      38                  
             Slack:=     -15                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_6_line_9_138_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[3]           -       -     R     (arrival)                   8 21.4     0     0      15    (-,-) 
  fopt/Y         -       A->Y  F     INVx4_ASAP7_75t_SL          1  2.7     3     3      18    (-,-) 
  g141/Y         -       B->Y  R     NOR2x2_ASAP7_75t_SL         1  2.1     8     5      23    (-,-) 
  g24186/Y       -       A->Y  F     NOR2x1p5_ASAP7_75t_SL       2  2.4    11     7      30    (-,-) 
  g48/Y          -       A2->Y R     OAI21x1_ASAP7_75t_SL        1  1.6    14     8      38    (-,-) 
  g24247/Y       -       A2->Y F     OAI31xp67_ASAP7_75t_SL      1  0.9    12     5      44    (-,-) 
  g107/Y         -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    10      53    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx2_ASAP7_75t_SL       1    -     -     0      53    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 20: VIOLATED (-15 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) A[0]
          Clock: (R) clk
       Endpoint: (F) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      41                  
             Slack:=     -15                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_6_line_9_133_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[0]           -       -     R     (arrival)                   7  8.6     0     0      15    (-,-) 
  g24215/Y       -       A1->Y R     OA22x2_ASAP7_75t_SL         1  1.8     9    12      27    (-,-) 
  g89/Y          -       B->Y  F     NOR3x1_ASAP7_75t_SL         1  1.7    17    10      37    (-,-) 
  g24247/Y       -       A1->Y R     OAI31xp67_ASAP7_75t_SL      1  0.9    20    11      47    (-,-) 
  g107/Y         -       B->Y  F     AOI21xp5_ASAP7_75t_SL       1  1.0    15     8      56    (-,-) 
  Z_reg[7]/D     -       -     F     DFFHQNx2_ASAP7_75t_SL       1    -     -     0      56    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 21: VIOLATED (-15 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) A[1]
          Clock: (R) clk
       Endpoint: (F) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      41                  
             Slack:=     -15                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_6_line_9_132_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[1]           -       -     R     (arrival)                   9 24.0     0     0      15    (-,-) 
  g53/Y          -       A1->Y F     AOI22x1_ASAP7_75t_SL        1  1.7    13     6      21    (-,-) 
  fopt81/Y       -       A->Y  R     INVx2_ASAP7_75t_SL          2  3.3    11     7      28    (-,-) 
  g89/Y          -       A->Y  F     NOR3x1_ASAP7_75t_SL         1  1.7    17     8      37    (-,-) 
  g24247/Y       -       A1->Y R     OAI31xp67_ASAP7_75t_SL      1  0.9    20    11      47    (-,-) 
  g107/Y         -       B->Y  F     AOI21xp5_ASAP7_75t_SL       1  1.0    15     8      56    (-,-) 
  Z_reg[7]/D     -       -     F     DFFHQNx2_ASAP7_75t_SL       1    -     -     0      56    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 22: VIOLATED (-15 ps) Setup Check with Pin Z_reg[5]/CLK->SI
          Group: clk
     Startpoint: (R) B[2]
          Clock: (R) clk
       Endpoint: (F) Z_reg[5]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-      10                  
       Uncertainty:-       5                  
     Required Time:=      35                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      35                  
             Slack:=     -15                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_6_line_9_139_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  B[2]           -       -     R     (arrival)                 6 16.2     0     0      15    (-,-) 
  g24242/Y       -       A->Y  F     INVx6_ASAP7_75t_SL        2  3.3     3     3      18    (-,-) 
  g24271/Y       -       B2->Y R     AOI22x1_ASAP7_75t_SL      1  1.5    14     8      26    (-,-) 
  g24270/Y       -       B->Y  F     NAND2x1_ASAP7_75t_SL      1  1.7    11     6      32    (-,-) 
  g80/Y          -       A1->Y R     OAI21x1_ASAP7_75t_SL      4  3.3    22    12      44    (-,-) 
  fopt23673/Y    -       A->Y  F     INVx1_ASAP7_75t_SL        1  1.0    10     5      50    (-,-) 
  Z_reg[5]/SI    -       -     F     SDFHx2_ASAP7_75t_SL       1    -     -     0      50    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 23: VIOLATED (-15 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[2]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      38                  
             Slack:=     -15                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_6_line_9_139_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[2]           -       -     R     (arrival)                   6 16.2     0     0      15    (-,-) 
  g24245/Y       -       A->Y  F     INVx8_ASAP7_75t_SL          3  5.5     4     4      18    (-,-) 
  g213_dup/Y     -       B->Y  R     NOR2x2_ASAP7_75t_SL         1  2.1     8     5      24    (-,-) 
  g24186/Y       -       B->Y  F     NOR2x1p5_ASAP7_75t_SL       2  2.4    11     6      30    (-,-) 
  g48/Y          -       A2->Y R     OAI21x1_ASAP7_75t_SL        1  1.6    14     8      38    (-,-) 
  g24247/Y       -       A2->Y F     OAI31xp67_ASAP7_75t_SL      1  0.9    12     5      43    (-,-) 
  g107/Y         -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    10      53    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx2_ASAP7_75t_SL       1    -     -     0      53    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 24: VIOLATED (-14 ps) Setup Check with Pin Z_reg[5]/CLK->SI
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (F) Z_reg[5]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-      10                  
       Uncertainty:-       5                  
     Required Time:=      35                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      34                  
             Slack:=     -14                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_6_line_9_140_1 

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  B[1]           -       -     R     (arrival)                 9 17.2     0     0      15    (-,-) 
  fopt24220/Y    -       A->Y  F     INVx4_ASAP7_75t_SL        2  3.2     4     3      18    (-,-) 
  g24217/Y       -       B2->Y R     OAI22x1_ASAP7_75t_SL      1  1.5    15     8      26    (-,-) 
  g24270/Y       -       A->Y  F     NAND2x1_ASAP7_75t_SL      1  1.7    11     6      32    (-,-) 
  g80/Y          -       A1->Y R     OAI21x1_ASAP7_75t_SL      4  3.3    22    12      44    (-,-) 
  fopt23673/Y    -       A->Y  F     INVx1_ASAP7_75t_SL        1  1.0    10     5      49    (-,-) 
  Z_reg[5]/SI    -       -     F     SDFHx2_ASAP7_75t_SL       1    -     -     0      50    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 25: VIOLATED (-14 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) A[2]
          Clock: (R) clk
       Endpoint: (F) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      40                  
             Slack:=     -14                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_6_line_9_131_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[2]           -       -     R     (arrival)                   9 14.3     0     0      15    (-,-) 
  g24241/Y       -       A1->Y F     AOI22x1_ASAP7_75t_SL        1  1.7    13     6      21    (-,-) 
  g24240/Y       -       A->Y  R     INVx2_ASAP7_75t_SL          1  1.7     8     5      26    (-,-) 
  g89/Y          -       C->Y  F     NOR3x1_ASAP7_75t_SL         1  1.7    17    10      37    (-,-) 
  g24247/Y       -       A1->Y R     OAI31xp67_ASAP7_75t_SL      1  0.9    20    11      47    (-,-) 
  g107/Y         -       B->Y  F     AOI21xp5_ASAP7_75t_SL       1  1.0    15     8      55    (-,-) 
  Z_reg[7]/D     -       -     F     DFFHQNx2_ASAP7_75t_SL       1    -     -     0      55    (-,-) 
#----------------------------------------------------------------------------------------------------

