-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mux_2_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    opcode : IN STD_LOGIC_VECTOR (1 downto 0);
    in0_TDATA : IN STD_LOGIC_VECTOR (127 downto 0);
    in0_TVALID : IN STD_LOGIC;
    in0_TREADY : OUT STD_LOGIC;
    in1_TDATA : IN STD_LOGIC_VECTOR (127 downto 0);
    in1_TVALID : IN STD_LOGIC;
    in1_TREADY : OUT STD_LOGIC;
    out_r_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    out_r_TVALID : OUT STD_LOGIC;
    out_r_TREADY : IN STD_LOGIC );
end;


architecture behav of mux_2_1 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "mux_2_1_mux_2_1,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=0.000000,HLS_SYN_LAT=1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3,HLS_SYN_LUT=65,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal in0_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal tmp_fu_67_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal in1_TDATA_blk_n : STD_LOGIC;
    signal out_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_reg_75 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_state1_io : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal regslice_both_out_r_U_apdone_blk : STD_LOGIC;
    signal ap_block_state2 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal regslice_both_in0_U_apdone_blk : STD_LOGIC;
    signal in0_TDATA_int_regslice : STD_LOGIC_VECTOR (127 downto 0);
    signal in0_TVALID_int_regslice : STD_LOGIC;
    signal in0_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_in0_U_ack_in : STD_LOGIC;
    signal regslice_both_in1_U_apdone_blk : STD_LOGIC;
    signal in1_TDATA_int_regslice : STD_LOGIC_VECTOR (127 downto 0);
    signal in1_TVALID_int_regslice : STD_LOGIC;
    signal in1_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_in1_U_ack_in : STD_LOGIC;
    signal out_r_TDATA_int_regslice : STD_LOGIC_VECTOR (127 downto 0);
    signal out_r_TVALID_int_regslice : STD_LOGIC;
    signal out_r_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_out_r_U_vld_out : STD_LOGIC;
    signal ap_condition_170 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component mux_2_1_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    regslice_both_in0_U : component mux_2_1_regslice_both
    generic map (
        DataWidth => 128)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in0_TDATA,
        vld_in => in0_TVALID,
        ack_in => regslice_both_in0_U_ack_in,
        data_out => in0_TDATA_int_regslice,
        vld_out => in0_TVALID_int_regslice,
        ack_out => in0_TREADY_int_regslice,
        apdone_blk => regslice_both_in0_U_apdone_blk);

    regslice_both_in1_U : component mux_2_1_regslice_both
    generic map (
        DataWidth => 128)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in1_TDATA,
        vld_in => in1_TVALID,
        ack_in => regslice_both_in1_U_ack_in,
        data_out => in1_TDATA_int_regslice,
        vld_out => in1_TVALID_int_regslice,
        ack_out => in1_TREADY_int_regslice,
        apdone_blk => regslice_both_in1_U_apdone_blk);

    regslice_both_out_r_U : component mux_2_1_regslice_both
    generic map (
        DataWidth => 128)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_r_TDATA_int_regslice,
        vld_in => out_r_TVALID_int_regslice,
        ack_in => out_r_TREADY_int_regslice,
        data_out => out_r_TDATA,
        vld_out => regslice_both_out_r_U_vld_out,
        ack_out => out_r_TREADY,
        apdone_blk => regslice_both_out_r_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                tmp_reg_75 <= opcode(1 downto 1);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, tmp_fu_67_p3, ap_CS_fsm_state2, tmp_reg_75, ap_block_state1_io, regslice_both_out_r_U_apdone_blk, ap_block_state2_io, in0_TVALID_int_regslice, in1_TVALID_int_regslice, out_r_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_const_boolean_1 = ap_block_state1_io) or ((tmp_fu_67_p3 = ap_const_lv1_1) and (out_r_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_fu_67_p3 = ap_const_lv1_1) and (in1_TVALID_int_regslice = ap_const_logic_0)) or ((tmp_fu_67_p3 = ap_const_lv1_0) and (out_r_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_fu_67_p3 = ap_const_lv1_0) and (in0_TVALID_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((regslice_both_out_r_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state2_io) or ((tmp_reg_75 = ap_const_lv1_0) and (out_r_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_reg_75 = ap_const_lv1_1) and (out_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_ST_fsm_state1_blk_assign_proc : process(tmp_fu_67_p3, ap_block_state1_io, in0_TVALID_int_regslice, in1_TVALID_int_regslice, out_r_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state1_io) or ((tmp_fu_67_p3 = ap_const_lv1_1) and (out_r_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_fu_67_p3 = ap_const_lv1_1) and (in1_TVALID_int_regslice = ap_const_logic_0)) or ((tmp_fu_67_p3 = ap_const_lv1_0) and (out_r_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_fu_67_p3 = ap_const_lv1_0) and (in0_TVALID_int_regslice = ap_const_logic_0)))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(tmp_reg_75, regslice_both_out_r_U_apdone_blk, ap_block_state2_io, out_r_TREADY_int_regslice)
    begin
        if (((regslice_both_out_r_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state2_io) or ((tmp_reg_75 = ap_const_lv1_0) and (out_r_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_reg_75 = ap_const_lv1_1) and (out_r_TREADY_int_regslice = ap_const_logic_0)))) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(tmp_fu_67_p3, in0_TVALID_int_regslice, in1_TVALID_int_regslice, out_r_TREADY_int_regslice)
    begin
                ap_block_state1 <= (((tmp_fu_67_p3 = ap_const_lv1_1) and (out_r_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_fu_67_p3 = ap_const_lv1_1) and (in1_TVALID_int_regslice = ap_const_logic_0)) or ((tmp_fu_67_p3 = ap_const_lv1_0) and (out_r_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_fu_67_p3 = ap_const_lv1_0) and (in0_TVALID_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state1_io_assign_proc : process(tmp_fu_67_p3, out_r_TREADY_int_regslice)
    begin
                ap_block_state1_io <= (((tmp_fu_67_p3 = ap_const_lv1_1) and (out_r_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_fu_67_p3 = ap_const_lv1_0) and (out_r_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state2_assign_proc : process(tmp_reg_75, regslice_both_out_r_U_apdone_blk, out_r_TREADY_int_regslice)
    begin
                ap_block_state2 <= ((regslice_both_out_r_U_apdone_blk = ap_const_logic_1) or ((tmp_reg_75 = ap_const_lv1_0) and (out_r_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_reg_75 = ap_const_lv1_1) and (out_r_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state2_io_assign_proc : process(tmp_reg_75, out_r_TREADY_int_regslice)
    begin
                ap_block_state2_io <= (((tmp_reg_75 = ap_const_lv1_0) and (out_r_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_reg_75 = ap_const_lv1_1) and (out_r_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_condition_170_assign_proc : process(ap_CS_fsm_state1, tmp_fu_67_p3, in0_TVALID_int_regslice, in1_TVALID_int_regslice, out_r_TREADY_int_regslice)
    begin
                ap_condition_170 <= (not((((tmp_fu_67_p3 = ap_const_lv1_1) and (out_r_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_fu_67_p3 = ap_const_lv1_1) and (in1_TVALID_int_regslice = ap_const_logic_0)) or ((tmp_fu_67_p3 = ap_const_lv1_0) and (out_r_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_fu_67_p3 = ap_const_lv1_0) and (in0_TVALID_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    in0_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state1, tmp_fu_67_p3, in0_TVALID_int_regslice)
    begin
        if (((tmp_fu_67_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in0_TDATA_blk_n <= in0_TVALID_int_regslice;
        else 
            in0_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    in0_TREADY <= regslice_both_in0_U_ack_in;

    in0_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_state1, tmp_fu_67_p3, ap_block_state1_io, in0_TVALID_int_regslice, in1_TVALID_int_regslice, out_r_TREADY_int_regslice)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state1_io) or ((tmp_fu_67_p3 = ap_const_lv1_1) and (out_r_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_fu_67_p3 = ap_const_lv1_1) and (in1_TVALID_int_regslice = ap_const_logic_0)) or ((tmp_fu_67_p3 = ap_const_lv1_0) and (out_r_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_fu_67_p3 = ap_const_lv1_0) and (in0_TVALID_int_regslice = ap_const_logic_0)))) and (tmp_fu_67_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in0_TREADY_int_regslice <= ap_const_logic_1;
        else 
            in0_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    in1_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state1, tmp_fu_67_p3, in1_TVALID_int_regslice)
    begin
        if (((tmp_fu_67_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in1_TDATA_blk_n <= in1_TVALID_int_regslice;
        else 
            in1_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    in1_TREADY <= regslice_both_in1_U_ack_in;

    in1_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_state1, tmp_fu_67_p3, ap_block_state1_io, in0_TVALID_int_regslice, in1_TVALID_int_regslice, out_r_TREADY_int_regslice)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state1_io) or ((tmp_fu_67_p3 = ap_const_lv1_1) and (out_r_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_fu_67_p3 = ap_const_lv1_1) and (in1_TVALID_int_regslice = ap_const_logic_0)) or ((tmp_fu_67_p3 = ap_const_lv1_0) and (out_r_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_fu_67_p3 = ap_const_lv1_0) and (in0_TVALID_int_regslice = ap_const_logic_0)))) and (tmp_fu_67_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in1_TREADY_int_regslice <= ap_const_logic_1;
        else 
            in1_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    out_r_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state1, tmp_fu_67_p3, ap_CS_fsm_state2, tmp_reg_75, out_r_TREADY_int_regslice)
    begin
        if ((((tmp_reg_75 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((tmp_reg_75 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((tmp_fu_67_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((tmp_fu_67_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            out_r_TDATA_blk_n <= out_r_TREADY_int_regslice;
        else 
            out_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_r_TDATA_int_regslice_assign_proc : process(tmp_fu_67_p3, in0_TDATA_int_regslice, in1_TDATA_int_regslice, ap_condition_170)
    begin
        if ((ap_const_boolean_1 = ap_condition_170)) then
            if ((tmp_fu_67_p3 = ap_const_lv1_1)) then 
                out_r_TDATA_int_regslice <= in1_TDATA_int_regslice;
            elsif ((tmp_fu_67_p3 = ap_const_lv1_0)) then 
                out_r_TDATA_int_regslice <= in0_TDATA_int_regslice;
            else 
                out_r_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            out_r_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    out_r_TVALID <= regslice_both_out_r_U_vld_out;

    out_r_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state1, tmp_fu_67_p3, ap_block_state1_io, in0_TVALID_int_regslice, in1_TVALID_int_regslice, out_r_TREADY_int_regslice)
    begin
        if (((not(((ap_const_boolean_1 = ap_block_state1_io) or ((tmp_fu_67_p3 = ap_const_lv1_1) and (out_r_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_fu_67_p3 = ap_const_lv1_1) and (in1_TVALID_int_regslice = ap_const_logic_0)) or ((tmp_fu_67_p3 = ap_const_lv1_0) and (out_r_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_fu_67_p3 = ap_const_lv1_0) and (in0_TVALID_int_regslice = ap_const_logic_0)))) and (tmp_fu_67_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or (not(((ap_const_boolean_1 = ap_block_state1_io) or ((tmp_fu_67_p3 = ap_const_lv1_1) and (out_r_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_fu_67_p3 = ap_const_lv1_1) and (in1_TVALID_int_regslice = ap_const_logic_0)) or ((tmp_fu_67_p3 = ap_const_lv1_0) and (out_r_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_fu_67_p3 = ap_const_lv1_0) and (in0_TVALID_int_regslice = ap_const_logic_0)))) and (tmp_fu_67_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            out_r_TVALID_int_regslice <= ap_const_logic_1;
        else 
            out_r_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    tmp_fu_67_p3 <= opcode(1 downto 1);
end behav;
