#include <cstdint>

namespace optkit_cell{
	enum class pe : uint64_t {
		CYCLES = , // 
		BRANCH_COMMIT_TH0 = , // 
		BRANCH_FLUSH_TH0 = , // 
		INST_BUFF_EMPTY_TH0 = , // 
		INST_ERAT_MISS_TH0 = , // 
		L1_ICACHE_MISS_CYCLES_TH0 = , // 
		DISPATCH_BLOCKED_TH0 = , // 
		INST_FLUSH_TH0 = , // 
		PPC_INST_COMMIT_TH0 = , // 
		BRANCH_COMMIT_TH1 = , // 
		BRANCH_FLUSH_TH1 = , // 
		INST_BUFF_EMPTY_TH1 = , // 
		INST_ERAT_MISS_TH1 = , // 
		L1_ICACHE_MISS_CYCLES_TH1 = , // 
		DISPATCH_BLOCKED_TH1 = , // 
		INST_FLUSH_TH1 = , // 
		PPC_INST_COMMIT_TH1 = , // 
		DATA_ERAT_MISS_TH0 = , // 
		ST_REQ_TH0 = , // 
		LD_VALID_TH0 = , // 
		L1_DCACHE_MISS_TH0 = , // 
		DATA_ERAT_MISS_TH1 = , // 
		LD_VALID_TH1 = , // 
		LD_MFC_MMIO = , // 
		ST_MFC_MMIO = , // 
		REQ_TOKEN_TYPE = , // 
		RCV_8BEAT_DATA = , // 
		SEND_8BEAT_DATA = , // 
		SEND_CMD = , // 
		DATA_GRANT_CYCLES = , // 
		NCU_ST_Q_NOT_EMPTY_CYCLES = , // 
		L2_CACHE_HIT = , // 
		L2_CACHE_MISS = , // 
		L2_LD_MISS = , // 
		L2_ST_MISS = , // 
		L2_LWARX_LDARX_MISS_TH0 = , // 
		L2_STWCX_STDCX_MISS_TH0 = , // 
		L2_ALL_SNOOP_SM_BUSY = , // 
		L2_DCLAIM_GOOD = , // 
		L2_DCLAIM_TO_RWITM = , // 
		L2_ST_TO_M_MU_E = , // 
		L2_ST_Q_FULL = , // 
		L2_ST_TO_RC_ACKED = , // 
		L2_GATHERABLE_ST = , // 
		L2_SNOOP_PUSH = , // 
		L2_INTERVENTION_FROM_SL_E_SAME_MODE = , // 
		L2_INTERVENTION_FROM_M_MU_SAME_MODE = , // 
		L2_SNOOP_RETRY_CONFLICTS = , // 
		L2_SNOOP_RETRY_BUSY = , // 
		L2_SNOOP_RESP_MMU_TO_EST = , // 
		L2_SNOOP_RESP_E_TO_S = , // 
		L2_SNOOP_RESP_ESLST_TO_I = , // 
		L2_SNOOP_RESP_MMU_TO_I = , // 
		L2_LWARX_LDARX_MISS_TH1 = , // 
		L2_STWCX_STDCX_MISS_TH1 = , // 
		NCU_NON_CACHEABLE_ST_ALL = , // 
		NCU_SYNC_REQ = , // 
		NCU_NON_CACHEABLE_ST = , // 
		NCU_EIEIO_REQ = , // 
		NCU_TLBIE_REQ = , // 
		NCU_SYNC_WAIT = , // 
		NCU_LWSYNC_WAIT = , // 
		NCU_EIEIO_WAIT = , // 
		NCU_TLBIE_WAIT = , // 
		NCU_COMBINED_NON_CACHEABLE_ST = , // 
		NCU_ALL_ST_GATHER_BUFFS_FULL = , // 
		NCU_LD_REQ = , // 
		NCU_ST_Q_NOT_EMPTY = , // 
		NCU_ST_Q_FULL = , // 
		NCU_AT_LEAST_ONE_ST_GATHER_BUFF_NOT_EMPTY = , // 
		SPU_DUAL_INST_COMMITTED = , // 
		SPU_SINGLE_INST_COMMITTED = , // 
		SPU_PIPE0_INST_COMMITTED = , // 
		SPU_PIPE1_INST_COMMITTED = , // 
		SPU_LS_BUSY = , // 
		SPU_DMA_CONFLICT_LD_ST = , // 
		SPU_LS_ST = , // 
		SPU_LS_LD = , // 
		SPU_FP_EXCEPTION = , // 
		SPU_BRANCH_COMMIT = , // 
		SPU_NON_SEQ_PC = , // 
		SPU_BRANCH_NOT_TAKEN = , // 
		SPU_BRANCH_MISS_PREDICTION = , // 
		SPU_BRANCH_HINT_MISS_PREDICTION = , // 
		SPU_INST_SEQ_ERROR = , // 
		SPU_STALL_CH_WRITE = , // 
		SPU_STALL_EXTERNAL_EVENT_CH0 = , // 
		SPU_STALL_SIGNAL_1_CH3 = , // 
		SPU_STALL_SIGNAL_2_CH4 = , // 
		SPU_STALL_DMA_CH21 = , // 
		SPU_STALL_MFC_READ_CH24 = , // 
		SPU_STALL_MFC_READ_CH25 = , // 
		SPU_STALL_OUTBOUND_MAILBOX_WRITE_CH28 = , // 
		SPU_STALL_MAILBOX_CH29 = , // 
		SPU_TR_STALL_CH = , // 
		SPU_EV_INST_FETCH_STALL = , // 
		SPU_EV_ADDR_TRACE = , // 
		MFC_ATOMIC_LD = , // 
		MFC_ATOMIC_DCLAIM = , // 
		MFC_ATOMIC_RWITM = , // 
		MFC_ATOMIC_LD_CACHE_MISS_MU = , // 
		MFC_ATOMIC_LD_CACHE_MISS_E = , // 
		MFC_ATOMIC_LD_CACHE_MISS_SL = , // 
		MFC_ATOMIC_LD_CACHE_HIT = , // 
		MFC_ATOMIC_LD_CACHE_MISS_INTERVENTION = , // 
		MFC_ATOMIC_PUTLLXC_CACHE_MISS_WO_INTERVENTION = , // 
		MFC_SNOOP_MACHINE_BUSY = , // 
		MFC_SNOOP_MMU_TO_I = , // 
		MFC_SNOOP_ESSL_TO_I = , // 
		MFC_SNOOP_MU_TO_T = , // 
		MFC_SENT_INTERVENTION_LOCAL = , // 
		MFC_ANY_DMA_GET = , // 
		MFC_ANY_DMA_PUT = , // 
		MFC_DMA_PUT = , // 
		MFC_DMA_GET = , // 
		MFC_LD_REQ = , // 
		MFC_ST_REQ = , // 
		MFC_RECV_DATA = , // 
		MFC_SENT_DATA = , // 
		MFC_SBI_Q_NOT_EMPTY = , // 
		MFC_SBI_Q_FULL = , // 
		MFC_SENT_REQ = , // 
		MFC_RECV_DATA_BUS_GRANT = , // 
		MFC_WAIT_DATA_BUS_GRANT = , // 
		MFC_CMD_O_MEM = , // 
		MFC_CMD_E_MEM = , // 
		MFC_RECV_RETRY_RESP = , // 
		MFC_SENT_DATA_BUS_REQ = , // 
		MFC_TLB_MISS = , // 
		MFC_TLB_CYCLES = , // 
		MFC_TLB_HIT = , // 
		EIB_READ_RWITM_1 = , // 
		EIB_DCLAIM_1 = , // 
		EIB_WWK_WWC_WWF_1 = , // 
		EIB_SYNC_TLBSYNC_EIEIO_1 = , // 
		EIB_TLBIE_1 = , // 
		EIB_PAAM_CAM_HIT_1 = , // 
		EIB_PAAM_CAM_MISS_1 = , // 
		EIB_CMD_REFLECTED_1 = , // 
		EIB_READ_RWITM_2 = , // 
		EIB_DCLAIM_2 = , // 
		EIB_WWK_WWC_WWF_2 = , // 
		EIB_SYNC_TLBSYNC_EIEIO_2 = , // 
		EIB_TLBIE_2 = , // 
		EIB_PAAM_CAM_HIT_2 = , // 
		EIB_PAAM_CAM_MISS_2 = , // 
		EIB_CMD_REFLECTED_2 = , // 
		EIB_LOCAL_CMD_FROM_SPE6 = , // 
		EIB_LOCAL_CMD_FROM_SPE4 = , // 
		EIB_LOCAL_CME_FROM_SPE2 = , // 
		EIB_LOCAL_CMD_FROM_PPE = , // 
		EIB_LOCAL_CMD_FROM_SPE1 = , // 
		EIB_LOCAL_CMD_FROM_SPE3 = , // 
		EIB_LOCAL_CMD_FROM_SPE5 = , // 
		EIB_LOCAL_CMD_FROM_SPE7 = , // 
		EIB_GLOBAL_CMD_FROM_SPE6 = , // 
		EIB_GLOBAL_CMD_FROM_SPE4 = , // 
		EIB_GLOBAL_CMD_FROM_SPE2 = , // 
		EIB_GLOBAL_CMD_FROM_SPE0 = , // 
		EIB_GLOBAL_CMD_FROM_PPE = , // 
		EIB_GLOBAL_CMD_FROM_SPE1 = , // 
		EIB_GLOBAL_CMD_FROM_SPE3 = , // 
		EIB_GLOBAL_CMD_FROM_SPE5 = , // 
		EIB_GLOBAL_CMD_FROM_SPE7 = , // 
		EIB_AC1_REFLECTING_LOCAL_CMD = , // 
		EIB_AC1_SEND_GLOBAL_CMD = , // 
		EIB_AC0_REFLECT_GLOBAL_CMD = , // 
		EIB_AC1_REFLECT_CMD_TO_BM = , // 
		EIB_GRANT_DATA_RING0_1 = , // 
		EIB_GRANT_DATA_RING1_1 = , // 
		EIB_GRANT_DATA_RING2_1 = , // 
		EIB_GRANT_DATA_RING3_1 = , // 
		EIB_DATA_RING0_INUSE_1 = , // 
		EIB_DATA_RING1_INUSE_1 = , // 
		EIB_DATA_RING2_INUSE_1 = , // 
		EIB_DATA_RING3_INUSE_1 = , // 
		EIB_ALL_DATA_RINGS_IDLE_1 = , // 
		EIB_ONE_DATA_RING_BUSY_1 = , // 
		EIB_TWO_OR_THREE_DATA_RINGS_BUSY_1 = , // 
		EIB_ALL_DATA_RINGS_BUSY_1 = , // 
		EIB_IOIF0_DATA_REQ_PENDING_1 = , // 
		EIB_SPE6_DATA_REQ_PENDING_1 = , // 
		EIB_SPE4_DATA_REQ_PENDING_1 = , // 
		EIB_SPE2_DATA_REQ_PENDING_1 = , // 
		EIB_SPE0_DATA_REQ_PENDING_1 = , // 
		EIB_MIC_DATA_REQ_PENDING_1 = , // 
		EIB_PPE_DATA_REQ_PENDING_1 = , // 
		EIB_SPE1_DATA_REQ_PENDING_1 = , // 
		EIB_SPE3_DATA_REQ_PENDING_1 = , // 
		EIB_SPE5_DATA_REQ_PENDING_1 = , // 
		EIB_SPE7_DATA_REQ_PENDING_1 = , // 
		EIB_IOIF0_DATA_DEST_1 = , // 
		EIB_SPE6_DATA_DEST_1 = , // 
		EIB_SPE4_DATA_DEST_1 = , // 
		EIB_SPE2_DATA_DEST_1 = , // 
		EIB_SPE0_DATA_DEST_1 = , // 
		EIB_MIC_DATA_DEST_1 = , // 
		EIB_PPE_DATA_DEST_1 = , // 
		EIB_SPE1_DATA_DEST_1 = , // 
		EIB_IOIF0_DATA_REQ_PENDING_2 = , // 
		EIB_SPE6_DATA_REQ_PENDING_2 = , // 
		EIB_SPE4_DATA_REQ_PENDING_2 = , // 
		EIB_SPE2_DATA_REQ_PENDING_2 = , // 
		EIB_SPE0_DATA_REQ_PENDING_2 = , // 
		EIB_MIC_DATA_REQ_PENDING_2 = , // 
		EIB_PPE_DATA_REQ_PENDING_2 = , // 
		EIB_SPE1_DATA_REQ_PENDING_2 = , // 
		EIB_SPE3_DATA_REQ_PENDING_2 = , // 
		EIB_SPE5_DATA_REQ_PENDING_2 = , // 
		EIB_SPE7_DATA_REQ_PENDING_2 = , // 
		EIB_IOIF1_DATA_REQ_PENDING_2 = , // 
		EIB_IOIF0_DATA_DEST_2 = , // 
		EIB_SPE6_DATA_DEST_2 = , // 
		EIB_SPE4_DATA_DEST_2 = , // 
		EIB_SPE2_DATA_DEST_2 = , // 
		EIB_SPE0_DATA_DEST_2 = , // 
		EIB_MIC_DATA_DEST_2 = , // 
		EIB_PPE_DATA_DEST_2 = , // 
		EIB_SPE1_DATA_DEST_2 = , // 
		EIB_SPE3_DATA_DEST_2 = , // 
		EIB_SPE5_DATA_DEST_2 = , // 
		EIB_SPE7_DATA_DEST_2 = , // 
		EIB_IOIF1_DATA_DEST_2 = , // 
		EIB_GRANT_DATA_RING0_2 = , // 
		EIB_GRANT_DATA_RING1_2 = , // 
		EIB_GRANT_DATA_RING2_2 = , // 
		EIB_GRANT_DATA_RING3_2 = , // 
		EIB_ALL_DATA_RINGS_IDLE_2 = , // 
		EIB_ONE_DATA_RING_BUSY_2 = , // 
		EIB_TWO_OR_THREE_DATA_RINGS_BUSY_2 = , // 
		EIB_ALL_DATA_RINGS_BUSY_2 = , // 
		EIB_RAG0_E_XIO_UNUSED = , // 
		EIB_RAG0_O_XIO_UNUSED = , // 
		EIB_RAG0_E_BANK_UNUSED = , // 
		EIB_RAG0_O_BANK_UNUSED = , // 
		EIB_TOKEN_GRANTED_SPE0 = , // 
		EIB_TOKEN_GRANTED_SPE1 = , // 
		EIB_TOKEN_GRANTED_SPE2 = , // 
		EIB_TOKEN_GRANTED_SPE3 = , // 
		EIB_TOKEN_GRANTED_SPE4 = , // 
		EIB_TOKEN_GRANTED_SPE5 = , // 
		EIB_TOKEN_GRANTED_SPE6 = , // 
		EIB_TOKEN_GRANTED_SPE7 = , // 
		EIB_RAG0_E_XIO_WASTED = , // 
		EIB_RAG0_O_XIO_WASTED = , // 
		EIB_RAG0_E_BANK_WASTED = , // 
		EIB_RAG0_O_BANK_WASTED = , // 
		EIB_RAGU_E_XIO_WASTED = , // 
		EIB_RAGU_O_XIO_WASTED = , // 
		EIB_RAGU_E_BANK_WASTED = , // 
		EIB_RAGU_O_BANK_WASTED = , // 
		EIB_RAG0_E_XIO_RAG1 = , // 
		EIB_RAG0_E_XIO_RAG2 = , // 
		EIB_RAG0_E_XIO_RAG3 = , // 
		EIB_RAG0_O_XIO_RAG1 = , // 
		EIB_RAG0_O_XIO_RAG2 = , // 
		EIB_RAG0_O_XIO_RAG3 = , // 
		EIB_RAG0_E_BANK_RAG1 = , // 
		EIB_RAG0_E_BANK_RAG2 = , // 
		EIB_RAG0_E_BANK_RAG3 = , // 
		EIB_RAG0_O_BANK_RAG1 = , // 
		EIB_RAG0_O_BANK_RAG2 = , // 
		EIB_RAG0_O_BANK_RAG3 = , // 
		EIB_RAG1_E_XIO_UNUSED = , // 
		EIB_RAG1_O_XIO_UNUSED = , // 
		EIB_RAG1_E_BANK_UNUSED = , // 
		EIB_RAG1_O_BANK_UNUSED = , // 
		EIB_TOKEN_GRANTED_IOC0 = , // 
		EIB_TOKEN_GRANTED_IOC1 = , // 
		EIB_RAG1_E_XIO_WASTED = , // 
		EIB_RAG1_O_XIO_WASTED = , // 
		EIB_RAG1_E_BANK_WASTED = , // 
		EIB_RAG1_O_BANK_WASTED = , // 
		EIB_RAG1_E_XIO_RAG0 = , // 
		EIB_RAG1_E_XIO_RAG2 = , // 
		EIB_RAG1_E_XIO_RAG3 = , // 
		EIB_RAG1_O_XIO_RAG0 = , // 
		EIB_RAG1_O_XIO_RAG2 = , // 
		EIB_RAG1_O_XIO_RAG3 = , // 
		EIB_RAG1_E_BANK_RAG0 = , // 
		EIB_RAG1_E_BANK_RAG2 = , // 
		EIB_RAG1_E_BANK_RAG3 = , // 
		EIB_RAG1_O_BANK_RAG0 = , // 
		EIB_RAG1_O_BANK_RAG2 = , // 
		EIB_RAG1_O_BANK_RAG3 = , // 
		EIB_RAGU_E_XIO_RAG1 = , // 
		EIB_RAGU_O_XIO_RAG1 = , // 
		EIB_RAGU_E_BANK_RAG1 = , // 
		EIB_RAGU_O_BANK_RAG1 = , // 
		EIB_RAG2_E_XIO_UNUSED = , // 
		EIB_RAG2_O_XIO_UNUSED = , // 
		EIB_RAG2_E_BANK_UNUSED = , // 
		EIB_RAG2_O_BANK_UNUSED = , // 
		EIB_RAG0_IOIF0_IN_TOKEN_UNUSED = , // 
		EIB_RAG0_IOIF0_OUT_TOKEN_UNUSED = , // 
		EIB_RAG0_IOIF1_IN_TOKEN_UNUSED = , // 
		EIB_RAG0_IOIF1_OUT_TOKEN_UNUSED = , // 
		EIB_RAG2_E_XIO_WASTED = , // 
		EIB_RAG2_O_XIO_WASTED = , // 
		EIB_RAG2_E_BANK_WASTED = , // 
		EIB_RAG2_O_BANK_WASTED = , // 
		EIB_RAG2_E_XIO_RAG0 = , // 
		EIB_RAG2_E_XIO_RAG1 = , // 
		EIB_RAG2_E_XIO_RAG3 = , // 
		EIB_RAG2_O_XIO_RAG0 = , // 
		EIB_RAG2_O_XIO_RAG1 = , // 
		EIB_RAG2_O_XIO_RAG3 = , // 
		EIB_RAG2_E_BANK_RAG0 = , // 
		EIB_RAG2_E_BANK_RAG1 = , // 
		EIB_RAG2_E_BANK_RAG3 = , // 
		EIB_RAG2_O_BANK_RAG0 = , // 
		EIB_RAG2_O_BANK_RAG1 = , // 
		EIB_RAG2_O_BANK_RAG3 = , // 
		EIB_RAG0_IOIF0_IN_TOKEN_WASTED = , // 
		EIB_RAG0_IOIF0_OUT_TOKEN_WASTED = , // 
		EIB_RAG0_IOIF1_IN_TOKEN_WASTED = , // 
		EIB_RAG0_IOIF1_OUT_TOKEN_WASTED = , // 
		EIB_RAG3_E_XIO_UNUSED = , // 
		EIB_RAG3_O_XIO_UNUSED = , // 
		EIB_RAG3_E_BANK_UNUSED = , // 
		EIB_RAG3_O_BANK_UNUSED = , // 
		EIB_RAG3_E_XIO_WASTED = , // 
		EIB_RAG3_O_XIO_WASTED = , // 
		EIB_RAG3_E_BANK_WASTED = , // 
		EIB_RAG3_O_BANK_WASTED = , // 
		EIB_RAG3_E_XIO_RAG0 = , // 
		EIB_RAG3_E_XIO_RAG1 = , // 
		EIB_RAG3_E_XIO_RAG2 = , // 
		EIB_RAG3_O_XIO_RAG0 = , // 
		EIB_RAG3_O_XIO_RAG1 = , // 
		EIB_RAG3_O_XIO_RAG2 = , // 
		EIB_RAG3_E_BANK_RAG0 = , // 
		EIB_RAG3_E_BANK_RAG1 = , // 
		EIB_RAG3_E_BANK_RAG2 = , // 
		EIB_RAG3_O_BANK_RAG0 = , // 
		EIB_RAG3_O_BANK_RAG1 = , // 
		EIB_RAG3_O_BANK_RAG2 = , // 
		MIC_XIO1_READ_CMD_Q_EMPTY = , // 
		MIC_XIO1_WRITE_CMD_Q_EMPTY = , // 
		MIC_XIO1_READ_CMD_Q_FULL = , // 
		MIC_XIO1_RESPONDS_READ_RETRY = , // 
		MIC_XIO1_WRITE_CMD_Q_FULL = , // 
		MIC_XIO1_RESPONDS_WRITE_RETRY = , // 
		MIC_XIO1_READ_CMD_DISPATCHED = , // 
		MIC_XIO1_WRITE_CMD_DISPATCHED = , // 
		MIC_XIO1_READ_MOD_WRITE_CMD_DISPATCHED = , // 
		MIC_XIO1_REFRESH_DISPATCHED = , // 
		MIC_XIO1_BYTE_MSK_WRITE_CMD_DISPATCHED = , // 
		MIC_XIO1_WRITE_CMD_DISPATCHED_AFTER_READ = , // 
		MIC_XIO1_READ_CMD_DISPATCHED_AFTER_WRITE = , // 
		MIC_XIO0_READ_CMD_Q_EMPTY = , // 
		MIC_XIO0_WRITE_CMD_Q_EMPTY = , // 
		MIC_XIO0_READ_CMD_Q_FULL = , // 
		MIC_XIO0_RESPONDS_READ_RETRY = , // 
		MIC_XIO0_WRITE_CMD_Q_FULL = , // 
		MIC_XIO0_RESPONDS_WRITE_RETRY = , // 
		MIC_XIO0_READ_CMD_DISPATCHED = , // 
		MIC_XIO0_WRITE_CMD_DISPATCHED = , // 
		MIC_XIO0_READ_MOD_WRITE_CMD_DISPATCHED = , // 
		MIC_XIO0_REFRESH_DISPATCHED = , // 
		MIC_XIO0_WRITE_CMD_DISPATCHED_AFTER_READ = , // 
		MIC_XIO0_READ_CMD_DISPATCHED_AFTER_WRITE = , // 
		MIC_XIO0_WRITE_CMD_DISPATCHED_2 = , // 
		MIC_XIO0_READ_MOD_WRITE_CMD_DISPATCHED_2 = , // 
		MIC_XIO0_REFRESH_DISPATCHED_2 = , // 
		MIC_XIO0_BYTE_MSK_WRITE_CMD_DISPATCHED = , // 
		BIF_IOIF0_TYPEA_DATA_PLG = , // 
		BIF_IOIF0_TYPEB_DATA_PLG = , // 
		BIF_IOIF0_IOIF_TYPEA_DATA_PLG = , // 
		BIF_IOIF0_IOIF_TYPEB_DATA_PLG = , // 
		BIF_IOIF0_DATA_PLG = , // 
		BIF_IOIF0_CMD_PLG = , // 
		BIF_IOIF0_TYPEA_TRANSFER = , // 
		BIF_IOIF0_TYPEB_TRANSFER = , // 
		BIF_IOIF0_CMD_GREDIT_ONLY_PLG = , // 
		BIF_IOIF0_DATA_CREDIT_ONLY_PLG = , // 
		BIF_IOIF0_NON_NULL_ENVLP_SENT = , // 
		BIF_IOIF0_NULL_ENVLP_SENT = , // 
		BIF_IOIF0_NO_VALID_DATA_SENT = , // 
		BIF_IOIF0_NORMAL_ENVLP_SENT = , // 
		BIF_IOIF0_LONG_ENVLP_SENT = , // 
		BIF_IOIF0_NULL_PLG_INSERTED = , // 
		BIF_IOIF0_OUTBOUND_ENV_ARRAY_FULL = , // 
		BIF_IOIF1_TYPEB_TRANSFER = , // 
		BIF_IOIF0_NULL_ENVLP_RECV = , // 
		BIF_IOIF0_CMD_PLG_2 = , // 
		BIF_IOIF0_CMD_GREDIT_ONLY_PLG_2 = , // 
		BIF_IOIF0_NORMAL_ENVLP_RECV = , // 
		BIF_IOIF0_LONG_ENVLP_RECV = , // 
		BIF_IOIF0_DATA_GREDIT_ONLY_PLG_2 = , // 
		BIF_IOIF0_NON_NULL_ENVLP = , // 
		BIF_IOIF0_DATA_GRANT_RECV = , // 
		BIF_IOIF0_DATA_PLG_2 = , // 
		BIF_IOIF0_TYPEA_TRANSFER_2 = , // 
		BIF_IOIF0_TYPEB_TRANSFER_2 = , // 
		BIF_IOIF1_NULL_ENVLP_RECV = , // 
		BIF_IOIF1_CMD_PLG_2 = , // 
		BIF_IOIF1_CMD_GREDIT_ONLY_PLG_2 = , // 
		BIF_IOIF1_NORMAL_ENVLP_RECV = , // 
		BIF_IOIF1_LONG_ENVLP_RECV = , // 
		BIF_IOIF1_DATA_GREDIT_ONLY_PLG_2 = , // 
		BIF_IOIF1_NON_NULL_ENVLP = , // 
		BIF_IOIF1_DATA_GRANT_RECV = , // 
		BIF_IOIF1_DATA_PLG_2 = , // 
		BIF_IOIF1_TYPEA_TRANSFER_2 = , // 
		BIF_IOIF1_TYPEB_TRANSFER_2 = , // 
		IOC_MMIO_READ_IOIF1 = , // 
		IOC_MMIO_WRITE_IOIF1 = , // 
		IOC_MMIO_READ_IOIF0 = , // 
		IOC_MMIO_WRITE_IOIF0 = , // 
		IOC_CMD_TO_IOIF0 = , // 
		IOC_CMD_TO_IOIF1 = , // 
		IOC_IOIF0_MATRIX3_OCCUPIED = , // 
		IOC_IOIF0_MATRIX4_OCCUPIED = , // 
		IOC_IOIF0_MATRIX5_OCCUPIED = , // 
		IOC_DMA_READ_IOIF0 = , // 
		IOC_DMA_WRITE_IOIF0 = , // 
		IOC_INTERRUPT_IOIF0 = , // 
		IOC_IOIF0_REQ_TOKEN_E_MEM = , // 
		IOC_IOIF0_REQ_TOKEN_O_MEM = , // 
		IOC_IOIF0_REQ_TOKEN_1357 = , // 
		IOC_IOIF0_REQ_TOKEN_9111315 = , // 
		IOC_IOIF0_REQ_TOKEN_16 = , // 
		IOC_IOIF0_REQ_TOKEN_17 = , // 
		IOC_IOIF0_REQ_TOKEN_18 = , // 
		IOC_IOIF0_REQ_TOKEN_19 = , // 
		IOC_IOPT_CACHE_HIT = , // 
		IOC_IOPT_CACHE_MISS = , // 
		IOC_IOST_CACHE_HIT = , // 
		IOC_IOST_CACHE_MISS = , // 
		IOC_INTERRUPT_FROM_SPU = , // 
		IOC_IIC_INTERRUPT_TO_PPU_TH0 = , // 
		IOC_IIC_INTERRUPT_TO_PPU_TH1 = , // 
		IOC_RECV_EXTERNAL_INTERRUPT_TO_TH0 = , // 
		IOC_RECV_EXTERNAL_INTERRUPT_TO_TH1 = , // 
		
	};
};