==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.6 seconds; current allocated memory: 323.789 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.958 seconds; peak allocated memory: 1.103 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 812.199 MB.
INFO: [HLS 200-10] Analyzing design file 'seg_7_driver/seg_7_driver.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.499 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into '__cxx_global_var_init' (seg_7_driver/seg_7_driver.h:8:3)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into '__cxx_global_var_init' (seg_7_driver/seg_7_driver.h:17:3)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into '__cxx_global_var_init' (seg_7_driver/seg_7_driver.h:16:3)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into '__cxx_global_var_init' (seg_7_driver/seg_7_driver.h:15:3)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into '__cxx_global_var_init' (seg_7_driver/seg_7_driver.h:14:3)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into '__cxx_global_var_init' (seg_7_driver/seg_7_driver.h:13:3)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into '__cxx_global_var_init' (seg_7_driver/seg_7_driver.h:12:3)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into '__cxx_global_var_init' (seg_7_driver/seg_7_driver.h:11:3)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into '__cxx_global_var_init' (seg_7_driver/seg_7_driver.h:10:3)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into '__cxx_global_var_init' (seg_7_driver/seg_7_driver.h:9:3)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:39:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:84:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:83:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:79:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:78:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:70:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:69:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:65:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:64:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:56:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:55:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:51:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:50:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:44:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:43:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:40:25)
INFO: [HLS 214-241] Aggregating scalar variable 'seg_7_enable' with compact=bit mode in 4-bits (seg_7_driver/seg_7_driver.cpp:14:0)
INFO: [HLS 214-241] Aggregating scalar variable 'seg_7_data' with compact=bit mode in 8-bits (seg_7_driver/seg_7_driver.cpp:14:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.21 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.102 GB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seg_7_driver/seg_7_driver.cpp:15:9) to (seg_7_driver/seg_7_driver.cpp:96:1) in function 'seg_7_driver'... converting 14 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seg_7_driver' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seg_7_driver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'seg_7_driver'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'seg_7_driver'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.102 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seg_7_driver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'seg_7_driver/refresh_signal' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seg_7_driver/digit1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seg_7_driver/digit2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seg_7_driver/digit3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seg_7_driver/digit4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seg_7_driver/seg_7_data' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'seg_7_data' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'seg_7_driver/seg_7_enable' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'seg_7_enable' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'seg_7_driver' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seg_7_driver' pipeline 'seg_7_driver' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seg_7_driver'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.102 GB.
INFO: [RTMG 210-279] Implementing memory 'seg_7_driver_seg_7_code_V_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.619 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.344 seconds; current allocated memory: 1.102 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for seg_7_driver.
INFO: [VLOG 209-307] Generating Verilog RTL for seg_7_driver.
INFO: [HLS 200-789] **** Estimated Fmax: 142.11 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 10.498 seconds; current allocated memory: 341.672 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.769 seconds; peak allocated memory: 1.102 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file seg_7_driver/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.177 seconds; current allocated memory: 368.539 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.408 seconds; peak allocated memory: 1.109 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./seg_7_driver/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name seg_7_driver seg_7_driver 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 6.254 seconds; current allocated memory: 0.406 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 24.972 seconds; peak allocated memory: 679.297 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./seg_7_driver/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name seg_7_driver seg_7_driver 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.669 seconds; current allocated memory: 0.277 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 22.539 seconds; peak allocated memory: 677.738 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./seg_7_driver/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name seg_7_driver seg_7_driver 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.065 seconds; current allocated memory: 678.074 MB.
INFO: [HLS 200-10] Analyzing design file 'seg_7_driver/seg_7_driver.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.937 seconds; current allocated memory: 679.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (D:/Aplicatii/Vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (D:/Aplicatii/Vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:39:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:83:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:78:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:69:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:64:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:55:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:50:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:43:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.556 seconds; current allocated memory: 680.914 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 680.914 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 689.848 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 696.340 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seg_7_driver/seg_7_driver.cpp:15:9) to (seg_7_driver/seg_7_driver.cpp:96:1) in function 'seg_7_driver'... converting 14 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 723.027 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 724.332 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seg_7_driver' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seg_7_driver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'seg_7_driver'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'seg_7_driver'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.311 seconds; current allocated memory: 724.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 724.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seg_7_driver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'seg_7_driver/refresh_signal' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seg_7_driver/digit1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seg_7_driver/digit2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seg_7_driver/digit3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seg_7_driver/digit4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seg_7_driver/seg_7_data' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'seg_7_data' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'seg_7_driver/seg_7_enable' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'seg_7_enable' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'seg_7_driver' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seg_7_driver' pipeline 'seg_7_driver' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seg_7_driver'.
INFO: [RTMG 210-279] Implementing memory 'seg_7_driver_seg_7_code_V_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.697 seconds; current allocated memory: 725.449 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.267 seconds; current allocated memory: 731.797 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.663 seconds; current allocated memory: 734.078 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for seg_7_driver.
INFO: [VLOG 209-307] Generating Verilog RTL for seg_7_driver.
INFO: [HLS 200-789] **** Estimated Fmax: 142.11 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 20.441 seconds; current allocated memory: 56.332 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 2 seconds. Total elapsed time: 37.937 seconds; peak allocated memory: 734.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./seg_7_driver/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name seg_7_driver seg_7_driver 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.418 seconds; current allocated memory: 0.332 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 23.557 seconds; peak allocated memory: 677.379 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./seg_7_driver/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name seg_7_driver seg_7_driver 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.526 seconds; current allocated memory: 0.324 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.564 seconds; peak allocated memory: 681.570 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./seg_7_driver/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name seg_7_driver seg_7_driver 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.653 seconds; current allocated memory: 11.727 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 24.719 seconds; peak allocated memory: 694.535 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./seg_7_driver/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name seg_7_driver seg_7_driver 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.045 seconds; current allocated memory: 677.098 MB.
INFO: [HLS 200-10] Analyzing design file 'seg_7_driver/seg_7_driver.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.247 seconds; current allocated memory: 678.230 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (D:/Aplicatii/Vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (D:/Aplicatii/Vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:84:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:79:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:70:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:65:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:56:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:51:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:44:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:40:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.919 seconds; current allocated memory: 678.969 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 678.969 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 687.969 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 694.242 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seg_7_driver/seg_7_driver.cpp:15:9) to (seg_7_driver/seg_7_driver.cpp:97:1) in function 'seg_7_driver'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 721.031 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 722.539 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seg_7_driver' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seg_7_driver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'seg_7_driver'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'seg_7_driver'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 722.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 722.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seg_7_driver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'seg_7_driver/refresh_signal' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seg_7_driver/digit1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seg_7_driver/digit2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seg_7_driver/seg_7_data' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'seg_7_data' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'seg_7_driver/seg_7_enable' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'seg_7_enable' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'seg_7_driver' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seg_7_driver' pipeline 'seg_7_driver' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seg_7_driver'.
INFO: [RTMG 210-279] Implementing memory 'seg_7_driver_seg_7_code_V_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 723.406 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.615 seconds; current allocated memory: 729.781 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 732.305 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for seg_7_driver.
INFO: [VLOG 209-307] Generating Verilog RTL for seg_7_driver.
INFO: [HLS 200-789] **** Estimated Fmax: 164.26 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.86 seconds; current allocated memory: 55.215 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 25.655 seconds; peak allocated memory: 732.387 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./seg_7_driver/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name seg_7_driver seg_7_driver 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.701 seconds; current allocated memory: 11.566 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 30.122 seconds; peak allocated memory: 688.703 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 40 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./seg_7_driver/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name seg_7_driver seg_7_driver 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.033 seconds; current allocated memory: 677.039 MB.
INFO: [HLS 200-10] Analyzing design file 'seg_7_driver/seg_7_driver.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.159 seconds; current allocated memory: 677.918 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (D:/Aplicatii/Vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (D:/Aplicatii/Vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:84:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:79:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:70:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:65:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:56:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:51:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:44:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:40:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.51 seconds; current allocated memory: 678.652 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 678.652 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 687.695 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 694.102 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seg_7_driver/seg_7_driver.cpp:15:9) to (seg_7_driver/seg_7_driver.cpp:97:1) in function 'seg_7_driver'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 720.320 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 721.855 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seg_7_driver' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seg_7_driver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'seg_7_driver'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'seg_7_driver'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 721.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 721.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seg_7_driver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'seg_7_driver/refresh_signal' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seg_7_driver/digit1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seg_7_driver/digit2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seg_7_driver/seg_7_data' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'seg_7_data' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'seg_7_driver/seg_7_enable' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'seg_7_enable' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'seg_7_driver' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seg_7_driver' pipeline 'seg_7_driver' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seg_7_driver'.
INFO: [RTMG 210-279] Implementing memory 'seg_7_driver_seg_7_code_V_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 722.691 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 729.363 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 731.664 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for seg_7_driver.
INFO: [VLOG 209-307] Generating Verilog RTL for seg_7_driver.
INFO: [HLS 200-789] **** Estimated Fmax: 164.26 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 10.791 seconds; current allocated memory: 54.629 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 24.389 seconds; peak allocated memory: 731.742 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 40 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./seg_7_driver/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name seg_7_driver seg_7_driver 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.799 seconds; current allocated memory: 11.941 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 29.067 seconds; peak allocated memory: 689.062 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 40 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./seg_7_driver/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name seg_7_driver seg_7_driver 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.517 seconds; current allocated memory: 0.340 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.712 seconds; peak allocated memory: 683.691 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 40 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./seg_7_driver/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name seg_7_driver seg_7_driver 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.043 seconds; current allocated memory: 676.953 MB.
INFO: [HLS 200-10] Analyzing design file 'seg_7_driver/seg_7_driver.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.093 seconds; current allocated memory: 677.855 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (D:/Aplicatii/Vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (D:/Aplicatii/Vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:83:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:78:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:69:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:64:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:55:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:50:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:43:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'seg_7_driver(bool, ap_uint<4>, ap_uint<4>, ap_uint<8>&, ap_uint<4>&)' (seg_7_driver/seg_7_driver.cpp:39:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.129 seconds; current allocated memory: 678.953 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 678.953 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 687.586 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 693.938 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seg_7_driver/seg_7_driver.cpp:14:9) to (seg_7_driver/seg_7_driver.cpp:96:1) in function 'seg_7_driver'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 720.984 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 721.723 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seg_7_driver' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seg_7_driver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'seg_7_driver'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'seg_7_driver'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 721.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 721.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seg_7_driver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'seg_7_driver/refresh_signal' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seg_7_driver/digit1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seg_7_driver/digit2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seg_7_driver/seg_7_data' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'seg_7_data' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'seg_7_driver/seg_7_enable' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'seg_7_enable' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'seg_7_driver' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seg_7_driver' pipeline 'seg_7_driver' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seg_7_driver'.
INFO: [RTMG 210-279] Implementing memory 'seg_7_driver_seg_7_code_V_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 723.211 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.557 seconds; current allocated memory: 729.477 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 731.855 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for seg_7_driver.
INFO: [VLOG 209-307] Generating Verilog RTL for seg_7_driver.
INFO: [HLS 200-789] **** Estimated Fmax: 164.26 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.8 seconds; current allocated memory: 55.230 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 23.282 seconds; peak allocated memory: 732.258 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 40 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./seg_7_driver/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name seg_7_driver seg_7_driver 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.677 seconds; current allocated memory: 11.250 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 29.04 seconds; peak allocated memory: 689.055 MB.
