Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c0676bd3aee244369f6b9c1439c50275 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_ip_behav xil_defaultlib.tb_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'pkt_chid_out' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/top_ip.v:199]
WARNING: [VRFC 10-3027] 'pkt_chid_out' was previously declared with a different range [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:78]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/top_ip.v" Line 21. Module top_ip doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v" Line 21. Module ctrl_stt_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/decoder_4to16.v" Line 21. Module decoder_4to16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/decoder_4to16.v" Line 21. Module decoder_4to16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/encoder_16to1.v" Line 20. Module encoder_16to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/encoder_16to4.v" Line 20. Module encoder_16to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/encoder_4to2.v" Line 20. Module encoder_4to2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/encoder_2to1.v" Line 20. Module encoder_2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/encoder_16to4.v" Line 20. Module encoder_16to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/bin_to_gray.v" Line 21. Module bin_to_gray doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/bin_to_gray.v" Line 21. Module bin_to_gray(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/bin_to_gray.v" Line 21. Module bin_to_gray(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/sync.v" Line 21. Module sync(DATA_WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/sync.v" Line 21. Module sync doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/sync.v" Line 21. Module sync(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/sync.v" Line 21. Module sync(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/gray_to_bin.v" Line 21. Module gray_to_bin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/gray_to_bin.v" Line 21. Module gray_to_bin(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/gray_to_bin.v" Line 21. Module gray_to_bin(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v" Line 21. Module transmitter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v" Line 21. Module receiver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/bin_to_gray.v" Line 21. Module bin_to_gray(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/bin_to_gray.v" Line 21. Module bin_to_gray doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/bin_to_gray.v" Line 21. Module bin_to_gray doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/sync.v" Line 21. Module sync(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/sync.v" Line 21. Module sync doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/sync.v" Line 21. Module sync doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/gray_to_bin.v" Line 21. Module gray_to_bin(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/gray_to_bin.v" Line 21. Module gray_to_bin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/gray_to_bin.v" Line 21. Module gray_to_bin doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_4to16
Compiling module xil_defaultlib.encoder_16to4
Compiling module xil_defaultlib.encoder_4to2
Compiling module xil_defaultlib.encoder_2to1
Compiling module xil_defaultlib.encoder_16to1
Compiling module xil_defaultlib.ctrl_stt_reg
Compiling module xil_defaultlib.bin_to_gray
Compiling module xil_defaultlib.bin_to_gray(DATA_WIDTH=16)
Compiling module xil_defaultlib.sync(DATA_WIDTH=1)
Compiling module xil_defaultlib.sync
Compiling module xil_defaultlib.sync(DATA_WIDTH=16)
Compiling module xil_defaultlib.gray_to_bin
Compiling module xil_defaultlib.gray_to_bin(DATA_WIDTH=16)
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.top_ip
Compiling module xil_defaultlib.tb_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_ip_behav
