I 000050 55 3571          1512668680315 structure
(_unit VHDL (adder16bit 0 8 (structure 0 16 ))
	(_version vb4)
	(_time 1512668680316 2017.12.07 12:44:40)
	(_source (\./../src/adder16bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1e4c4e194f494e08194f0c414e1d18181c1817191a)
	(_entity
		(_time 1512668680310)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(fulladder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal Sum ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
	)
	(_generate looplabel 0 32 (_for ~INTEGER~range~0~to~15~13 )
		(_generate start 0 34 (_if 0)
			(_instantiation start2 0 35 (_component fulladder )
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((Cin)(C))
					((Sum)(RESULT(_object 0)))
					((Cout)(Cout))
				)
				(_use (_implicit)
					(_port
						((A)(A))
						((B)(B))
						((Cin)(Cin))
						((Sum)(Sum))
						((Cout)(Cout))
					)
				)
			)
		)
		(_generate addMiddle 0 38 (_if 1)
			(_generate addMiddle2 0 39 (_if 2)
				(_instantiation middlebits 0 40 (_component fulladder )
					(_port
						((A)(A(_object 0)))
						((B)(B(_object 0)))
						((Cin)(i(_object 0)))
						((Sum)(RESULT(_object 0)))
						((Cout)(i(_index 3)))
					)
					(_use (_implicit)
						(_port
							((A)(A))
							((B)(B))
							((Cin)(Cin))
							((Sum)(Sum))
							((Cout)(Cout))
						)
					)
				)
			)
		)
		(_generate ending 0 44 (_if 4)
			(_instantiation finalbit 0 45 (_component fulladder )
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((Cin)(i(_object 0)))
					((Sum)(RESULT(_object 0)))
					((Cout)(Cout))
				)
				(_use (_implicit)
					(_port
						((A)(A))
						((B)(B))
						((Cin)(Cin))
						((Sum)(Sum))
						((Cout)(Cout))
					)
				)
			)
		)
		(_object
			(_constant (_internal bit ~INTEGER~range~0~to~15~13 0 32 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RESULT ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 32 (_scalar (_to (i 0)(i 15)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . structure 5 -1
	)
)
V 000047 55 888           1512668680815 behave
(_unit VHDL (and2gate 0 5 (behave 0 11 ))
	(_version vb4)
	(_time 1512668680816 2017.12.07 12:44:40)
	(_source (\./../src/and2Gate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 124040154545420110470548421516141714131447)
	(_entity
		(_time 1512668680811)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal O ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behave 1 -1
	)
)
V 000047 55 969           1512668680991 behave
(_unit VHDL (andgate 0 5 (behave 0 11 ))
	(_version vb4)
	(_time 1512668680992 2017.12.07 12:44:40)
	(_source (\./../src/andGate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code beececeabee9eea8b9ebafe5ebb8bbb8bfb8ebb8ba)
	(_entity
		(_time 1512668680986)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal O ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behave 1 -1
	)
)
I 000051 55 2592          1512668681111 STRUCTURAL
(_unit VHDL (fulladder 0 6 (structural 0 11 ))
	(_version vb4)
	(_time 1512668681112 2017.12.07 12:44:41)
	(_source (\./../src/fulladder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3b69693f6c6c3c2d6a6c2a616e3d3f3d3e3c393d3d)
	(_entity
		(_time 1512668681107)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(halfadder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
				(_port (_internal Sum ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation halfadd1 0 40 (_component halfadder )
		(_port
			((A)(A))
			((B)(B))
			((C)(i(0)))
			((Sum)(i(2)))
		)
		(_use (_implicit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Sum)(Sum))
			)
		)
	)
	(_instantiation halfadd2 0 41 (_component halfadder )
		(_port
			((A)(i(0)))
			((B)(Cin))
			((C)(i(1)))
			((Sum)(Sum))
		)
		(_use (_implicit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Sum)(Sum))
			)
		)
	)
	(_instantiation last 0 42 (_component orGate )
		(_port
			((A)(i(1)))
			((B)(i(2)))
			((O)(Cout))
		)
		(_use (_implicit)
			(_port
				((A)(A))
				((B)(B))
				((O)(O))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 2))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~2}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 1860          1512668681125 structure
(_unit VHDL (halfadder 0 6 (structure 0 12 ))
	(_version vb4)
	(_time 1512668681126 2017.12.07 12:44:41)
	(_source (\./../src/halfadder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4a1816481a1d4d5c4d1e5b101f4c4e4c4f4d484c42)
	(_entity
		(_time 1512668681121)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(and2Gate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation gate1 0 28 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((O)(sum))
		)
		(_use (_implicit)
			(_port
				((A)(A))
				((B)(B))
				((O)(O))
			)
		)
	)
	(_instantiation gate2 0 29 (_component and2Gate )
		(_port
			((A)(A))
			((B)(B))
			((O)(C))
		)
		(_use (_entity . and2Gate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal Sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000054 55 1253          1512668681141 behaviorModel
(_unit VHDL (multi16bit 0 5 (behaviormodel 0 12 ))
	(_version vb4)
	(_time 1512668681142 2017.12.07 12:44:41)
	(_source (\./../src/multi16bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5a085a580e0d5d4d5f5a43050a595c5c585c535d5e)
	(_entity
		(_time 1512668681135)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~UNSIGNED{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~UNSIGNED{15~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal B ~UNSIGNED{15~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal RESULT ~UNSIGNED{31~downto~0}~12 0 7 (_entity (_out ))))
		(_port (_internal overflow ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviorModel 1 -1
	)
)
V 000047 55 3823          1512668681275 behave
(_unit VHDL (multiplexer16bit 0 6 (behave 0 14 ))
	(_version vb4)
	(_time 1512668681276 2017.12.07 12:44:41)
	(_source (\./../src/multiplexer16bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e7b5e7b5e5b0e0f0e6b2febcb6e1b4e1e2e0efe1e2)
	(_entity
		(_time 1512668681270)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal state ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal outputState ~STD_LOGIC_VECTOR{2~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~SIGNED{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal RESULT ~SIGNED{31~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{31~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~137 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal int ~extSTD.STANDARD.INTEGER 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal i32 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i16 ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 60 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal unsignedi16 ~UNSIGNED{15~downto~0}~1312 0 62 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{31~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal unsignedi32 ~UNSIGNED{31~downto~0}~1314 0 63 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_process (_simple)(_target(5)(6)(7)(8)(9))(_sensitivity(0)(1)(2))(_read(6)(7)(8)(9)))))
			(line__89(_architecture 1 0 89 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 11754         1512668681380 struct
(_unit VHDL (multiplexer16bit 0 6 (struct 0 14 ))
	(_version vb4)
	(_time 1512668681381 2017.12.07 12:44:41)
	(_source (\./../src/multiplexer16bitstruct.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 441645474513435347405d1f1542174241434c4241)
	(_entity
		(_time 1512668681375)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(notGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(nandGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(adder16bit
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal RESULT ~STD_LOGIC_VECTOR{15~downto~0}~133 0 46 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(multi16bit
			(_object
				(_port (_internal A ~UNSIGNED{15~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal B ~UNSIGNED{15~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal RESULT ~UNSIGNED{31~downto~0}~13 0 18 (_entity (_out ))))
				(_port (_internal overflow ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(sub16bit
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal RESULT ~STD_LOGIC_VECTOR{15~downto~0}~137 0 54 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
	)
	(_instantiation nostate 0 77 (_component notGate )
		(_port
			((A)(S2))
			((O)(SN2))
		)
		(_use (_implicit)
			(_port
				((A)(A))
				((O)(O))
			)
		)
	)
	(_instantiation nostate1 0 78 (_component notGate )
		(_port
			((A)(S1))
			((O)(SN1))
		)
		(_use (_implicit)
			(_port
				((A)(A))
				((O)(O))
			)
		)
	)
	(_instantiation nostate2 0 79 (_component notGate )
		(_port
			((A)(S0))
			((O)(SN0))
		)
		(_use (_implicit)
			(_port
				((A)(A))
				((O)(O))
			)
		)
	)
	(_instantiation comp1 0 81 (_component nandGate )
		(_port
			((A)(S2))
			((B)(S1))
			((C)(S0))
			((F)(outty))
		)
		(_use (_implicit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((F)(F))
			)
		)
	)
	(_instantiation addbit 0 82 (_component adder16bit )
		(_port
			((A)(A))
			((B)(B))
			((C)(into))
			((RESULT)(i16))
			((Cout)(into))
		)
		(_use (_entity . adder16bit)
		)
	)
	(_instantiation comp2 0 87 (_component andGate )
		(_port
			((A)(S2))
			((B)(S1))
			((C)(SN0))
			((O)(outty))
		)
		(_use (_entity . andGate)
		)
	)
	(_instantiation multibit 0 90 (_component multi16bit )
		(_port
			((A)(multiA))
			((B)(multiB))
			((RESULT)(unsignedi32))
			((overflow)(overflow))
		)
		(_use (_entity . multi16bit)
		)
	)
	(_instantiation comp3 0 95 (_component andGate )
		(_port
			((A)(S2))
			((B)(SN1))
			((C)(S0))
			((O)(outty))
		)
		(_use (_entity . andGate)
		)
	)
	(_instantiation comp4 0 101 (_component andGate )
		(_port
			((A)(S2))
			((B)(SN1))
			((C)(SN0))
			((O)(outty))
		)
		(_use (_entity . andGate)
		)
	)
	(_instantiation comp5 0 106 (_component andGate )
		(_port
			((A)(SN2))
			((B)(S1))
			((C)(S0))
			((O)(outty))
		)
		(_use (_entity . andGate)
		)
	)
	(_instantiation subbit 0 107 (_component sub16bit )
		(_port
			((A)(A))
			((B)(B))
			((C)(into))
			((RESULT)(i16))
			((Cout)(into))
		)
		(_use (_implicit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((RESULT)(RESULT))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal state ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal outputState ~STD_LOGIC_VECTOR{2~downto~0}~122 0 9 (_entity (_out ))))
		(_port (_internal overflow ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~SIGNED{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal RESULT ~SIGNED{31~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{31~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal SN0 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal SN1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal SN2 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal outty ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal into ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal int ~extSTD.STANDARD.INTEGER 0 63 (_architecture (_uni ))))
		(_signal (_internal passA ~extSTD.STANDARD.INTEGER 0 63 (_architecture (_uni ))))
		(_signal (_internal passB ~extSTD.STANDARD.INTEGER 0 63 (_architecture (_uni ))))
		(_signal (_internal plus ~extSTD.STANDARD.INTEGER 0 63 (_architecture (_uni ))))
		(_signal (_internal sub ~extSTD.STANDARD.INTEGER 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal i32 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i16 ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 65 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal unsignedi16 ~UNSIGNED{15~downto~0}~1312 0 67 (_architecture (_uni ))))
		(_signal (_internal multiB ~UNSIGNED{15~downto~0}~1312 0 67 (_architecture (_uni ))))
		(_signal (_internal multiA ~UNSIGNED{15~downto~0}~1312 0 67 (_architecture (_uni ))))
		(_signal (_internal Addd ~UNSIGNED{15~downto~0}~1312 0 67 (_architecture (_uni ))))
		(_signal (_internal subb ~UNSIGNED{15~downto~0}~1312 0 67 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{31~downto~0}~1314 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal unsignedi32 ~UNSIGNED{31~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_process
			(line__72(_architecture 0 0 72 (_assignment (_simple)(_alias((S2)(state(0))))(_simpleassign BUF)(_target(6))(_sensitivity(2(0))))))
			(line__73(_architecture 1 0 73 (_assignment (_simple)(_alias((S1)(state(1))))(_simpleassign BUF)(_target(7))(_sensitivity(2(1))))))
			(line__74(_architecture 2 0 74 (_assignment (_simple)(_alias((S0)(state(2))))(_simpleassign BUF)(_target(8))(_sensitivity(2(2))))))
			(add1(_architecture 3 0 83 (_assignment (_simple)(_alias((Addd)(i16)))(_target(25))(_sensitivity(21)))))
			(add2(_architecture 4 0 84 (_assignment (_simple)(_target(18))(_sensitivity(25)))))
			(add3(_architecture 5 0 85 (_assignment (_simple)(_target(5))(_sensitivity(18)))))
			(convertvect2unsignedA(_architecture 6 0 88 (_assignment (_simple)(_alias((multiA)(A)))(_target(24))(_sensitivity(0)))))
			(convertvect2unsignedB(_architecture 7 0 89 (_assignment (_simple)(_alias((multiB)(B)))(_target(23))(_sensitivity(1)))))
			(convert2int(_architecture 8 0 91 (_assignment (_simple)(_target(15))(_sensitivity(27)))))
			(convert2ans(_architecture 9 0 92 (_assignment (_simple)(_target(5))(_sensitivity(15)))))
			(convert2intA(_architecture 10 0 96 (_assignment (_simple)(_alias((unsignedi16)(A)))(_target(22))(_sensitivity(0)))))
			(pushA(_architecture 11 0 97 (_assignment (_simple)(_target(16))(_sensitivity(22)))))
			(pushA2(_architecture 12 0 98 (_assignment (_simple)(_target(5))(_sensitivity(16)))))
			(convert2intB(_architecture 13 0 102 (_assignment (_simple)(_alias((unsignedi16)(B)))(_target(22))(_sensitivity(1)))))
			(pushB(_architecture 14 0 103 (_assignment (_simple)(_target(17))(_sensitivity(22)))))
			(pushB2(_architecture 15 0 104 (_assignment (_simple)(_target(5))(_sensitivity(17)))))
			(sub1(_architecture 16 0 108 (_assignment (_simple)(_alias((subb)(i16)))(_target(26))(_sensitivity(21)))))
			(sub2(_architecture 17 0 109 (_assignment (_simple)(_target(19))(_sensitivity(26)))))
			(sub3(_architecture 18 0 110 (_assignment (_simple)(_target(5))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . struct 19 -1
	)
)
V 000047 55 968           1512668681467 behave
(_unit VHDL (nandgate 0 5 (behave 0 11 ))
	(_version vb4)
	(_time 1512668681468 2017.12.07 12:44:41)
	(_source (\./../src/nandGate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a2f0a2f5a1f5a3b4a6f7b5f8f2a5a6a4a7a4f7a4a3)
	(_entity
		(_time 1512668681463)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behave 1 -1
	)
)
V 000047 55 803           1512668681564 behave
(_unit VHDL (notgate 0 5 (behave 0 11 ))
	(_version vb4)
	(_time 1512668681565 2017.12.07 12:44:41)
	(_source (\./../src/notGate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 00520306565650160755115b550605065506560704)
	(_entity
		(_time 1512668681560)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal O ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behave 1 -1
	)
)
V 000047 55 884           1512668681655 behave
(_unit VHDL (orgate 0 5 (behave 0 11 ))
	(_version vb4)
	(_time 1512668681656 2017.12.07 12:44:41)
	(_source (\./../src/orGate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5e0c5e5c09090d485f0a4a040a5808595c5859585f)
	(_entity
		(_time 1512668681651)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal O ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behave 1 -1
	)
)
V 000051 55 3295          1512668681759 structural
(_unit VHDL (sub16bit 0 7 (structural 0 15 ))
	(_version vb4)
	(_time 1512668681760 2017.12.07 12:44:41)
	(_source (\./../src/sub16bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code cb989e9f9c9c9dd8c899dd9198cdc2cccfccc8ccce)
	(_entity
		(_time 1512668681754)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(notGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(adder16bit
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal RESULT ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
	)
	(_generate looplabel 0 38 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation inverseData 0 39 (_component notGate )
			(_port
				((A)(B(_object 0)))
				((O)(i(_object 0)))
			)
			(_use (_entity . notGate)
			)
		)
		(_object
			(_constant (_internal bit ~INTEGER~range~0~to~15~13 0 38 (_architecture )))
		)
	)
	(_instantiation addnegativetoA 0 42 (_component adder16bit )
		(_port
			((A)(A))
			((B)(i))
			((C)(Cadd))
			((RESULT)(RESULT))
			((Cout)(Cout))
		)
		(_use (_entity . adder16bit)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RESULT ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_architecture (_uni ))))
		(_signal (_internal Cadd ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 3))))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 38 (_scalar (_to (i 0)(i 15)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000047 55 886           1512668681775 behave
(_unit VHDL (xorgate 0 5 (behave 0 11 ))
	(_version vb4)
	(_time 1512668681776 2017.12.07 12:44:41)
	(_source (\./../src/xorGate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code db888589df8d8dcddc8eca808edddedcd3dd8ddcd9)
	(_entity
		(_time 1512668681770)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal O ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behave 1 -1
	)
)
V 000047 55 11485         1512668682003 struct
(_unit VHDL (multiplexer16bit 0 6 (struct 0 14 ))
	(_version vb4)
	(_time 1512668682004 2017.12.07 12:44:42)
	(_source (\./../src/multiplexer16bitstruct.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b5e6e1e0b5e2b2a2b6b1aceee4b3e6b3b0b2bdb3b0)
	(_entity
		(_time 1512668681374)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(notGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(nandGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(adder16bit
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal RESULT ~STD_LOGIC_VECTOR{15~downto~0}~133 0 46 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(multi16bit
			(_object
				(_port (_internal A ~UNSIGNED{15~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal B ~UNSIGNED{15~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal RESULT ~UNSIGNED{31~downto~0}~13 0 18 (_entity (_out ))))
				(_port (_internal overflow ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(sub16bit
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal RESULT ~STD_LOGIC_VECTOR{15~downto~0}~137 0 54 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
	)
	(_instantiation nostate 0 77 (_component notGate )
		(_port
			((A)(S2))
			((O)(SN2))
		)
		(_use (_entity . notGate)
		)
	)
	(_instantiation nostate1 0 78 (_component notGate )
		(_port
			((A)(S1))
			((O)(SN1))
		)
		(_use (_entity . notGate)
		)
	)
	(_instantiation nostate2 0 79 (_component notGate )
		(_port
			((A)(S0))
			((O)(SN0))
		)
		(_use (_entity . notGate)
		)
	)
	(_instantiation comp1 0 81 (_component nandGate )
		(_port
			((A)(S2))
			((B)(S1))
			((C)(S0))
			((F)(outty))
		)
		(_use (_entity . nandGate)
		)
	)
	(_instantiation addbit 0 82 (_component adder16bit )
		(_port
			((A)(A))
			((B)(B))
			((C)(into))
			((RESULT)(i16))
			((Cout)(into))
		)
		(_use (_entity . adder16bit)
		)
	)
	(_instantiation comp2 0 87 (_component andGate )
		(_port
			((A)(S2))
			((B)(S1))
			((C)(SN0))
			((O)(outty))
		)
		(_use (_entity . andGate)
		)
	)
	(_instantiation multibit 0 90 (_component multi16bit )
		(_port
			((A)(multiA))
			((B)(multiB))
			((RESULT)(unsignedi32))
			((overflow)(overflow))
		)
		(_use (_entity . multi16bit)
		)
	)
	(_instantiation comp3 0 95 (_component andGate )
		(_port
			((A)(S2))
			((B)(SN1))
			((C)(S0))
			((O)(outty))
		)
		(_use (_entity . andGate)
		)
	)
	(_instantiation comp4 0 101 (_component andGate )
		(_port
			((A)(S2))
			((B)(SN1))
			((C)(SN0))
			((O)(outty))
		)
		(_use (_entity . andGate)
		)
	)
	(_instantiation comp5 0 106 (_component andGate )
		(_port
			((A)(SN2))
			((B)(S1))
			((C)(S0))
			((O)(outty))
		)
		(_use (_entity . andGate)
		)
	)
	(_instantiation subbit 0 107 (_component sub16bit )
		(_port
			((A)(A))
			((B)(B))
			((C)(into))
			((RESULT)(i16))
			((Cout)(into))
		)
		(_use (_entity . sub16bit)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal state ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal outputState ~STD_LOGIC_VECTOR{2~downto~0}~122 0 9 (_entity (_out ))))
		(_port (_internal overflow ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~SIGNED{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal RESULT ~SIGNED{31~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~UNSIGNED{31~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~133 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal SN0 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal SN1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal SN2 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal outty ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal into ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal int ~extSTD.STANDARD.INTEGER 0 63 (_architecture (_uni ))))
		(_signal (_internal passA ~extSTD.STANDARD.INTEGER 0 63 (_architecture (_uni ))))
		(_signal (_internal passB ~extSTD.STANDARD.INTEGER 0 63 (_architecture (_uni ))))
		(_signal (_internal plus ~extSTD.STANDARD.INTEGER 0 63 (_architecture (_uni ))))
		(_signal (_internal sub ~extSTD.STANDARD.INTEGER 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal i32 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i16 ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 65 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{15~downto~0}~1312 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal unsignedi16 ~UNSIGNED{15~downto~0}~1312 0 67 (_architecture (_uni ))))
		(_signal (_internal multiB ~UNSIGNED{15~downto~0}~1312 0 67 (_architecture (_uni ))))
		(_signal (_internal multiA ~UNSIGNED{15~downto~0}~1312 0 67 (_architecture (_uni ))))
		(_signal (_internal Addd ~UNSIGNED{15~downto~0}~1312 0 67 (_architecture (_uni ))))
		(_signal (_internal subb ~UNSIGNED{15~downto~0}~1312 0 67 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{31~downto~0}~1314 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal unsignedi32 ~UNSIGNED{31~downto~0}~1314 0 68 (_architecture (_uni ))))
		(_process
			(line__72(_architecture 0 0 72 (_assignment (_simple)(_alias((S2)(state(0))))(_simpleassign BUF)(_target(6))(_sensitivity(2(0))))))
			(line__73(_architecture 1 0 73 (_assignment (_simple)(_alias((S1)(state(1))))(_simpleassign BUF)(_target(7))(_sensitivity(2(1))))))
			(line__74(_architecture 2 0 74 (_assignment (_simple)(_alias((S0)(state(2))))(_simpleassign BUF)(_target(8))(_sensitivity(2(2))))))
			(add1(_architecture 3 0 83 (_assignment (_simple)(_alias((Addd)(i16)))(_target(25))(_sensitivity(21)))))
			(add2(_architecture 4 0 84 (_assignment (_simple)(_target(18))(_sensitivity(25)))))
			(add3(_architecture 5 0 85 (_assignment (_simple)(_target(5))(_sensitivity(18)))))
			(convertvect2unsignedA(_architecture 6 0 88 (_assignment (_simple)(_alias((multiA)(A)))(_target(24))(_sensitivity(0)))))
			(convertvect2unsignedB(_architecture 7 0 89 (_assignment (_simple)(_alias((multiB)(B)))(_target(23))(_sensitivity(1)))))
			(convert2int(_architecture 8 0 91 (_assignment (_simple)(_target(15))(_sensitivity(27)))))
			(convert2ans(_architecture 9 0 92 (_assignment (_simple)(_target(5))(_sensitivity(15)))))
			(convert2intA(_architecture 10 0 96 (_assignment (_simple)(_alias((unsignedi16)(A)))(_target(22))(_sensitivity(0)))))
			(pushA(_architecture 11 0 97 (_assignment (_simple)(_target(16))(_sensitivity(22)))))
			(pushA2(_architecture 12 0 98 (_assignment (_simple)(_target(5))(_sensitivity(16)))))
			(convert2intB(_architecture 13 0 102 (_assignment (_simple)(_alias((unsignedi16)(B)))(_target(22))(_sensitivity(1)))))
			(pushB(_architecture 14 0 103 (_assignment (_simple)(_target(17))(_sensitivity(22)))))
			(pushB2(_architecture 15 0 104 (_assignment (_simple)(_target(5))(_sensitivity(17)))))
			(sub1(_architecture 16 0 108 (_assignment (_simple)(_alias((subb)(i16)))(_target(26))(_sensitivity(21)))))
			(sub2(_architecture 17 0 109 (_assignment (_simple)(_target(19))(_sensitivity(26)))))
			(sub3(_architecture 18 0 110 (_assignment (_simple)(_target(5))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . struct 19 -1
	)
)
V 000050 55 3249          1512668682093 structure
(_unit VHDL (adder16bit 0 8 (structure 0 16 ))
	(_version vb4)
	(_time 1512668682094 2017.12.07 12:44:42)
	(_source (\./../src/adder16bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 13401314144443051442014c4310151511151a1417)
	(_entity
		(_time 1512668680309)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(fulladder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal Sum ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
	)
	(_generate looplabel 0 32 (_for ~INTEGER~range~0~to~15~13 )
		(_generate start 0 34 (_if 0)
			(_instantiation start2 0 35 (_component fulladder )
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((Cin)(C))
					((Sum)(RESULT(_object 0)))
					((Cout)(Cout))
				)
				(_use (_entity . fulladder)
				)
			)
		)
		(_generate addMiddle 0 38 (_if 1)
			(_generate addMiddle2 0 39 (_if 2)
				(_instantiation middlebits 0 40 (_component fulladder )
					(_port
						((A)(A(_object 0)))
						((B)(B(_object 0)))
						((Cin)(i(_object 0)))
						((Sum)(RESULT(_object 0)))
						((Cout)(i(_index 3)))
					)
					(_use (_entity . fulladder)
					)
				)
			)
		)
		(_generate ending 0 44 (_if 4)
			(_instantiation finalbit 0 45 (_component fulladder )
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((Cin)(i(_object 0)))
					((Sum)(RESULT(_object 0)))
					((Cout)(Cout))
				)
				(_use (_entity . fulladder)
				)
			)
		)
		(_object
			(_constant (_internal bit ~INTEGER~range~0~to~15~13 0 32 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RESULT ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 32 (_scalar (_to (i 0)(i 15)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . structure 5 -1
	)
)
V 000051 55 2406          1512668682177 STRUCTURAL
(_unit VHDL (fulladder 0 6 (structural 0 11 ))
	(_version vb4)
	(_time 1512668682178 2017.12.07 12:44:42)
	(_source (\./../src/fulladder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 61326660653666773036703b346765676466636767)
	(_entity
		(_time 1512668681106)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(halfadder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
				(_port (_internal Sum ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation halfadd1 0 40 (_component halfadder )
		(_port
			((A)(A))
			((B)(B))
			((C)(i(0)))
			((Sum)(i(2)))
		)
		(_use (_entity . halfadder)
		)
	)
	(_instantiation halfadd2 0 41 (_component halfadder )
		(_port
			((A)(i(0)))
			((B)(Cin))
			((C)(i(1)))
			((Sum)(Sum))
		)
		(_use (_entity . halfadder)
		)
	)
	(_instantiation last 0 42 (_component orGate )
		(_port
			((A)(i(1)))
			((B)(i(2)))
			((O)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 2))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~2}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 1809          1512668682186 structure
(_unit VHDL (halfadder 0 6 (structure 0 12 ))
	(_version vb4)
	(_time 1512668682187 2017.12.07 12:44:42)
	(_source (\./../src/halfadder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 71227870712676677625602b247775777476737779)
	(_entity
		(_time 1512668681120)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(and2Gate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation gate1 0 28 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((O)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation gate2 0 29 (_component and2Gate )
		(_port
			((A)(A))
			((B)(B))
			((O)(C))
		)
		(_use (_entity . and2Gate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal Sum ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000051 55 8292          1512668888950 Structural
(_unit VHDL (alu_16 0 6 (structural 0 15 ))
	(_version vb4)
	(_time 1512668888951 2017.12.07 12:48:08)
	(_source (\./../src/ALU_16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1e18161918484f0b4c1b0f4149181f184d191b1b48)
	(_entity
		(_time 1512668888945)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Adder_16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(Subtractor_16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~136 0 28 (_entity (_out ))))
				(_port (_internal SignBit ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(Multiplier_16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~138 0 35 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 35 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 36 (_entity (_out ))))
				(_port (_internal overflow ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(Multiplexer_8to1_by16
			(_object
				(_port (_internal D0 ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43 (_entity (_in ))))
				(_port (_internal D1 ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43 (_entity (_in ))))
				(_port (_internal D2 ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43 (_entity (_in ))))
				(_port (_internal D3 ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43 (_entity (_in ))))
				(_port (_internal D4 ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43 (_entity (_in ))))
				(_port (_internal D5 ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43 (_entity (_in ))))
				(_port (_internal D6 ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43 (_entity (_in ))))
				(_port (_internal D7 ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation adder 0 55 (_component Adder_16 )
		(_port
			((A)(A))
			((B)(B))
			((S)(AdderResult))
			((Cout)(overflowAdd))
		)
		(_use (_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_instantiation subtract 0 57 (_component Subtractor_16 )
		(_port
			((A)(A))
			((B)(B))
			((S)(SubtractorResult))
			((SignBit)(negativeSub))
		)
		(_use (_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((SignBit)(SignBit))
			)
		)
	)
	(_instantiation multiply 0 59 (_component Multiplier_16 )
		(_port
			((A)(A))
			((B)(B))
			((S)(MultiplierResult))
			((overflow)(overflowMult))
		)
		(_use (_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((overflow)(overflow))
			)
		)
	)
	(_instantiation mux 0 61 (_component Multiplexer_8to1_by16 )
		(_port
			((D0)(AdderResult))
			((D1)(MultiplierResult))
			((D2)(A))
			((D3)(B))
			((D4)(SubtractorResult))
			((D5)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((D6)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((D7)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((S0)(S0))
			((S1)(S1))
			((S2)(S2))
			((F)(Result))
		)
		(_use (_implicit)
			(_port
				((D0)(D0))
				((D1)(D1))
				((D2)(D2))
				((D3)(D3))
				((D4)(D4))
				((D5)(D5))
				((D6)(D6))
				((D7)(D7))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal AdderResult ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 49 (_architecture (_uni ))))
		(_signal (_internal SubtractorResult ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 49 (_architecture (_uni ))))
		(_signal (_internal MultiplierResult ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 49 (_architecture (_uni ))))
		(_signal (_internal Result ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 49 (_architecture (_uni ))))
		(_signal (_internal overflowAdd ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal overflowMult ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal negativeSub ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal zeros ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 51 (_architecture (_string \"0000000000000000"\))))
		(_process
			(line__63(_architecture 0 0 63 (_assignment (_simple)(_target(6(0)))(_sensitivity(3)(4)(5)(10(15))(13)))))
			(line__65(_architecture 1 0 65 (_assignment (_simple)(_target(6(1)))(_sensitivity(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))(10(8))(10(9))(10(10))(10(11))(10(12))(10(13))(10(14))(10(15))))))
			(line__67(_architecture 2 0 67 (_assignment (_simple)(_target(6(2)))(_sensitivity(3)(4)(5)(11)(12)))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((R)(Result)))(_target(2))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Structural 4 -1
	)
)
V 000051 55 7884          1512669957840 Structural
(_unit VHDL (alu_16 0 6 (structural 0 15 ))
	(_version vb4)
	(_time 1512669957841 2017.12.07 13:05:57)
	(_source (\./../src/ALU_16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 797a7078232f286c2b2b68262e7f787f2a7e7c7c2f)
	(_entity
		(_time 1512669184593)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16bit
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal RESULT ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(sub16bit
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal RESULT ~STD_LOGIC_VECTOR{15~downto~0}~136 0 30 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(multiplexer16bit
			(_object
				(_port (_internal D0 ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 47 (_entity (_in ))))
				(_port (_internal D1 ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 47 (_entity (_in ))))
				(_port (_internal D2 ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 47 (_entity (_in ))))
				(_port (_internal D3 ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 47 (_entity (_in ))))
				(_port (_internal D4 ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 47 (_entity (_in ))))
				(_port (_internal D5 ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 47 (_entity (_in ))))
				(_port (_internal D6 ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 47 (_entity (_in ))))
				(_port (_internal D7 ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 47 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation adder 0 59 (_component adder16bit )
		(_port
			((A)(A))
			((B)(B))
			((C)(overflowAdd))
			((RESULT)(AdderResult))
		)
		(_use (_entity . adder16bit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((RESULT)(RESULT))
				((Cout)(Cout))
			)
		)
	)
	(_instantiation subtract 0 61 (_component sub16bit )
		(_port
			((A)(A))
			((B)(B))
			((C)(negativeSub))
			((RESULT)(SubtractorResult))
		)
		(_use (_entity . sub16bit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((RESULT)(RESULT))
				((Cout)(Cout))
			)
		)
	)
	(_instantiation mux 0 65 (_component multiplexer16bit )
		(_port
			((D0)(AdderResult))
			((D1)(MultiplierResult))
			((D2)(A))
			((D3)(B))
			((D4)(SubtractorResult))
			((D5)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((D6)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((D7)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((S0)(S0))
			((S1)(S1))
			((S2)(S2))
			((F)(Result))
		)
		(_use (_implicit)
			(_port
				((D0)(D0))
				((D1)(D1))
				((D2)(D2))
				((D3)(D3))
				((D4)(D4))
				((D5)(D5))
				((D6)(D6))
				((D7)(D7))
				((S0)(S0))
				((S1)(S1))
				((S2)(S2))
				((F)(F))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal AdderResult ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 53 (_architecture (_uni ))))
		(_signal (_internal SubtractorResult ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 53 (_architecture (_uni ))))
		(_signal (_internal MultiplierResult ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 53 (_architecture (_uni ))))
		(_signal (_internal Result ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 53 (_architecture (_uni ))))
		(_signal (_internal overflowAdd ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal overflowMult ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal negativeSub ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal zeros ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 55 (_architecture (_string \"0000000000000000"\))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(6(0)))(_sensitivity(10(15))(13)(3)(4)(5)))))
			(line__69(_architecture 1 0 69 (_assignment (_simple)(_target(6(1)))(_sensitivity(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))(10(8))(10(9))(10(10))(10(11))(10(12))(10(13))(10(14))(10(15))))))
			(line__71(_architecture 2 0 71 (_assignment (_simple)(_target(6(2)))(_sensitivity(11)(12)(3)(4)(5)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_alias((R)(Result)))(_target(2))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Structural 4 -1
	)
)
V 000047 55 1269          1512670470100 behave
(_unit VHDL (programcounter 0 4 (behave 0 12 ))
	(_version vb4)
	(_time 1512670470101 2017.12.07 13:14:30)
	(_source (\./../src/ProgramCounter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 73767a737224716575776129237527757075257476)
	(_entity
		(_time 1512670470096)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal nextIns ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal PC ~STD_LOGIC_VECTOR{4~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behave 1 -1
	)
)
V 000047 55 559           1512769193528 behave
(_unit VHDL (notgate 0 5(behave 0 11))
	(_version vd0)
	(_time 1512769193529 2017.12.08 16:39:53)
	(_source (\./../src/notGate.vhd\))
	(_parameters tan)
	(_code 5909055a060f094f5e0c48020c5f5c5f0c5f0f5e5d)
	(_ent
		(_time 1512769193526)
	)
	(_object
		(_port (_int A -1 0 6(_ent(_in))))
		(_port (_int O -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
V 000047 55 600           1512769193568 behave
(_unit VHDL (xorgate 0 5(behave 0 11))
	(_version vd0)
	(_time 1512769193569 2017.12.08 16:39:53)
	(_source (\./../src/xorGate.vhd\))
	(_parameters tan)
	(_code 78297979262e2e6e7f2d69232d7e7d7f707e2e7f7a)
	(_ent
		(_time 1512769193565)
	)
	(_object
		(_port (_int A -1 0 6(_ent(_in))))
		(_port (_int B -1 0 6(_ent(_in))))
		(_port (_int O -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
V 000047 55 598           1512769193607 behave
(_unit VHDL (orgate 0 5(behave 0 11))
	(_version vd0)
	(_time 1512769193608 2017.12.08 16:39:53)
	(_source (\./../src/orGate.vhd\))
	(_parameters tan)
	(_code a7f7f8f1a2f0f4b1a6f3b3fdf3a1f1a0a5a1a0a1a6)
	(_ent
		(_time 1512769193604)
	)
	(_object
		(_port (_int A -1 0 6(_ent(_in))))
		(_port (_int B -1 0 6(_ent(_in))))
		(_port (_int O -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
V 000047 55 640           1512769193644 behave
(_unit VHDL (nandgate 0 5(behave 0 11))
	(_version vd0)
	(_time 1512769193645 2017.12.08 16:39:53)
	(_source (\./../src/nandGate.vhd\))
	(_parameters tan)
	(_code c6969a93c191c7d0c293d19c96c1c2c0c3c093c0c7)
	(_ent
		(_time 1512769193642)
	)
	(_object
		(_port (_int A -1 0 6(_ent(_in))))
		(_port (_int B -1 0 6(_ent(_in))))
		(_port (_int C -1 0 6(_ent(_in))))
		(_port (_int F -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment (_trgt(3))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
V 000047 55 602           1512769193692 behave
(_unit VHDL (and2gate 0 5(behave 0 11))
	(_version vd0)
	(_time 1512769193693 2017.12.08 16:39:53)
	(_source (\./../src/and2Gate.vhd\))
	(_parameters tan)
	(_code f5a5fda5a5a2a5e6f7a0e2afa5f2f1f3f0f3f4f3a0)
	(_ent
		(_time 1512769193689)
	)
	(_object
		(_port (_int A -1 0 6(_ent(_in))))
		(_port (_int B -1 0 6(_ent(_in))))
		(_port (_int O -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
V 000047 55 641           1512769193730 behave
(_unit VHDL (andgate 0 5(behave 0 11))
	(_version vd0)
	(_time 1512769193731 2017.12.08 16:39:53)
	(_source (\./../src/andGate.vhd\))
	(_parameters tan)
	(_code 24747420757374322371357f712221222522712220)
	(_ent
		(_time 1512769193728)
	)
	(_object
		(_port (_int A -1 0 6(_ent(_in))))
		(_port (_int B -1 0 6(_ent(_in))))
		(_port (_int C -1 0 6(_ent(_in))))
		(_port (_int O -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
V 000047 55 2166          1512769193771 behave
(_unit VHDL (multiplexer16bit 0 6(behave 0 14))
	(_version vd0)
	(_time 1512769193772 2017.12.08 16:39:53)
	(_source (\./../src/multiplexer16bit.vhd\))
	(_parameters tan)
	(_code 431346404514445442165a181245104546444b4546)
	(_ent
		(_time 1512769193768)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 7(_ent(_in))))
		(_port (_int B 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1 ((_dto i 2 i 0)))))
		(_port (_int state 1 0 8(_ent(_in))))
		(_port (_int outputState 1 0 9(_ent(_out))))
		(_type (_int ~SIGNED{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int RESULT 2 0 10(_ent(_out))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 18(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~133 0 47(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int int -2 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int i32 7 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 60(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i16 8 0 60(_arch(_uni))))
		(_type (_int ~UNSIGNED{15~downto~0}~138 0 62(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int unsignedi16 9 0 62(_arch(_uni))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 63(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int unsignedi32 10 0 63(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_prcs (_simple)(_trgt(5)(6)(7)(8)(9))(_sens(0)(1)(2))(_mon)(_read(6)(7)(8)(9)))))
			(line__89(_arch 1 0 89(_assignment (_trgt(4))(_sens(5))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behave 2 -1)
)
V 000051 55 1839          1512769193823 structural
(_unit VHDL (sub16bit 0 7(structural 0 15))
	(_version vd0)
	(_time 1512769193824 2017.12.08 16:39:53)
	(_source (\./../src/sub16bit.vhd\))
	(_parameters tan)
	(_code 82d3d08d85d5d49181d094d8d1848b858685818587)
	(_ent
		(_time 1512769193820)
	)
	(_comp
		(notGate
			(_object
				(_port (_int A -1 0 27(_ent (_in))))
				(_port (_int O -1 0 28(_ent (_out))))
			)
		)
		(adder16bit
			(_object
				(_port (_int A 1 0 18(_ent (_in))))
				(_port (_int B 1 0 18(_ent (_in))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int RESULT 1 0 20(_ent (_out))))
				(_port (_int Cout -1 0 21(_ent (_out))))
			)
		)
	)
	(_generate looplabel 0 38(_for 3 )
		(_inst inverseData 0 39(_comp notGate)
			(_port
				((A)(B(_object 0)))
				((O)(i(_object 0)))
			)
			(_use (_ent . notGate)
			)
		)
		(_object
			(_cnst (_int bit 3 0 38(_arch)))
		)
	)
	(_inst addnegativetoA 0 42(_comp adder16bit)
		(_port
			((A)(A))
			((B)(i))
			((C)(Cadd))
			((RESULT)(RESULT))
			((Cout)(Cout))
		)
		(_use (_ent . adder16bit)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_port (_int C -1 0 9(_ent(_in))))
		(_port (_int RESULT 0 0 10(_ent(_out))))
		(_port (_int Cout -1 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i 2 0 33(_arch(_uni))))
		(_sig (_int Cadd -1 0 34(_arch(_uni((i 3))))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 38(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000050 55 2290          1512769193831 structure
(_unit VHDL (adder16bit 0 8(structure 0 16))
	(_version vd0)
	(_time 1512769193832 2017.12.08 16:39:53)
	(_source (\./../src/adder16bit.vhd\))
	(_parameters tan)
	(_code 82d2d28c84d5d29485d390ddd281848480848b8586)
	(_ent
		(_time 1512769193828)
	)
	(_comp
		(fulladder
			(_object
				(_port (_int A -1 0 20(_ent (_in))))
				(_port (_int B -1 0 20(_ent (_in))))
				(_port (_int Cin -1 0 20(_ent (_in))))
				(_port (_int Sum -1 0 21(_ent (_out))))
				(_port (_int Cout -1 0 21(_ent (_out))))
			)
		)
	)
	(_generate looplabel 0 32(_for 2 )
		(_generate start 0 34(_if 0)
			(_inst start2 0 35(_comp fulladder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((Cin)(C))
					((Sum)(RESULT(_object 0)))
					((Cout)(Cout))
				)
				(_use (_ent . fulladder)
				)
			)
		)
		(_generate addMiddle 0 38(_if 1)
			(_generate addMiddle2 0 39(_if 2)
				(_inst middlebits 0 40(_comp fulladder)
					(_port
						((A)(A(_object 0)))
						((B)(B(_object 0)))
						((Cin)(i(_object 0)))
						((Sum)(RESULT(_object 0)))
						((Cout)(i(_index 3)))
					)
					(_use (_ent . fulladder)
					)
				)
			)
		)
		(_generate ending 0 44(_if 4)
			(_inst finalbit 0 45(_comp fulladder)
				(_port
					((A)(A(_object 0)))
					((B)(B(_object 0)))
					((Cin)(i(_object 0)))
					((Sum)(RESULT(_object 0)))
					((Cout)(Cout))
				)
				(_use (_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst (_int bit 2 0 32(_arch)))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 9(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_port (_int C -1 0 10(_ent(_in))))
		(_port (_int RESULT 0 0 11(_ent(_out))))
		(_port (_int Cout -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i 1 0 28(_arch(_uni((_others(i 2)))))))
		(_type (_int ~INTEGER~range~0~to~15~13 0 32(_scalar (_to i 0 i 15))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 5 -1)
)
V 000051 55 1543          1512769193870 STRUCTURAL
(_unit VHDL (fulladder 0 6(structural 0 11))
	(_version vd0)
	(_time 1512769193871 2017.12.08 16:39:53)
	(_source (\./../src/fulladder.vhd\))
	(_parameters tan)
	(_code b1e1e6e4b5e6b6a7e0e6a0ebe4b7b5b7b4b6b3b7b7)
	(_ent
		(_time 1512769193868)
	)
	(_comp
		(halfadder
			(_object
				(_port (_int A -1 0 33(_ent (_in))))
				(_port (_int B -1 0 33(_ent (_in))))
				(_port (_int C -1 0 34(_ent (_out))))
				(_port (_int Sum -1 0 34(_ent (_out))))
			)
		)
		(orGate
			(_object
				(_port (_int A -1 0 27(_ent (_in))))
				(_port (_int B -1 0 27(_ent (_in))))
				(_port (_int O -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst halfadd1 0 40(_comp halfadder)
		(_port
			((A)(A))
			((B)(B))
			((C)(i(0)))
			((Sum)(i(2)))
		)
		(_use (_ent . halfadder)
		)
	)
	(_inst halfadd2 0 41(_comp halfadder)
		(_port
			((A)(i(0)))
			((B)(Cin))
			((C)(i(1)))
			((Sum)(Sum))
		)
		(_use (_ent . halfadder)
		)
	)
	(_inst last 0 42(_comp orGate)
		(_port
			((A)(i(1)))
			((B)(i(2)))
			((O)(Cout))
		)
		(_use (_ent . orGate)
		)
	)
	(_object
		(_port (_int A -1 0 7(_ent(_in))))
		(_port (_int B -1 0 7(_ent(_in))))
		(_port (_int Cin -1 0 7(_ent(_in))))
		(_port (_int Sum -1 0 8(_ent(_out))))
		(_port (_int Cout -1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 12(_array -1 ((_to i 0 i 2)))))
		(_sig (_int i 0 0 12(_arch(_uni((_others(i 2)))))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
V 000050 55 1134          1512769193877 structure
(_unit VHDL (halfadder 0 6(structure 0 12))
	(_version vd0)
	(_time 1512769193878 2017.12.08 16:39:53)
	(_source (\./../src/halfadder.vhd\))
	(_parameters tan)
	(_code b1e1e8e5b1e6b6a7b6e5a0ebe4b7b5b7b4b6b3b7b9)
	(_ent
		(_time 1512769193875)
	)
	(_comp
		(xorGate
			(_object
				(_port (_int A -1 0 22(_ent (_in))))
				(_port (_int B -1 0 22(_ent (_in))))
				(_port (_int O -1 0 23(_ent (_out))))
			)
		)
		(and2Gate
			(_object
				(_port (_int A -1 0 16(_ent (_in))))
				(_port (_int B -1 0 16(_ent (_in))))
				(_port (_int O -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst gate1 0 28(_comp xorGate)
		(_port
			((A)(A))
			((B)(B))
			((O)(sum))
		)
		(_use (_ent . xorGate)
		)
	)
	(_inst gate2 0 29(_comp and2Gate)
		(_port
			((A)(A))
			((B)(B))
			((O)(C))
		)
		(_use (_ent . and2Gate)
		)
	)
	(_object
		(_port (_int A -1 0 7(_ent(_in))))
		(_port (_int B -1 0 7(_ent(_in))))
		(_port (_int C -1 0 8(_ent(_out))))
		(_port (_int Sum -1 0 8(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
V 000051 55 4108          1512769193886 Structural
(_unit VHDL (alu_16 0 5(structural 0 14))
	(_version vd0)
	(_time 1512769193887 2017.12.08 16:39:53)
	(_source (\./../src/ALU_16.vhd\))
	(_parameters tan)
	(_code c0909095939691d59295d19f97c6c1c693c7c5c596)
	(_ent
		(_time 1512769193883)
	)
	(_comp
		(adder16bit
			(_object
				(_port (_int A 2 0 17(_ent (_in))))
				(_port (_int B 2 0 17(_ent (_in))))
				(_port (_int C -1 0 18(_ent (_in))))
				(_port (_int RESULT 2 0 19(_ent (_out))))
				(_port (_int Cout -1 0 20(_ent (_out))))
			)
		)
		(sub16bit
			(_object
				(_port (_int A 3 0 26(_ent (_in))))
				(_port (_int B 3 0 26(_ent (_in))))
				(_port (_int C -1 0 27(_ent (_in))))
				(_port (_int RESULT 3 0 28(_ent (_out))))
				(_port (_int Cout -1 0 29(_ent (_out))))
			)
		)
		(multi16bit
			(_object
				(_port (_int A 4 0 37(_ent (_in))))
				(_port (_int B 4 0 37(_ent (_in))))
				(_port (_int RESULT 5 0 38(_ent (_out))))
				(_port (_int overflow -1 0 39(_ent (_out))))
			)
		)
	)
	(_inst adder 0 59(_comp adder16bit)
		(_port
			((A)(A))
			((B)(B))
			((C)(overflowAdd))
			((RESULT)(AdderResult))
		)
		(_use (_ent . adder16bit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((RESULT)(RESULT))
				((Cout)(Cout))
			)
		)
	)
	(_inst subtract 0 61(_comp sub16bit)
		(_port
			((A)(A))
			((B)(B))
			((C)(negativeSub))
			((RESULT)(SubtractorResult))
		)
		(_use (_ent . sub16bit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((RESULT)(RESULT))
				((Cout)(Cout))
			)
		)
	)
	(_inst multiply 0 63(_comp multi16bit)
		(_port
			((A)(A))
			((B)(B))
			((RESULT)(b32result))
			((overflow)(overflowMult))
		)
		(_use (_ent . multi16bit)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 7(_ent(_in))))
		(_port (_int B 0 0 7(_ent(_in))))
		(_port (_int R 0 0 8(_ent(_out))))
		(_port (_int S0 -1 0 9(_ent(_in))))
		(_port (_int S1 -1 0 9(_ent(_in))))
		(_port (_int S2 -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Status 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~SIGNED{31~downto~0}~13 0 48(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 52(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int b32result 9 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 53(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int AdderResult 10 0 53(_arch(_uni))))
		(_sig (_int SubtractorResult 10 0 53(_arch(_uni))))
		(_sig (_int MultiplierResult 10 0 53(_arch(_uni))))
		(_sig (_int Result 10 0 53(_arch(_uni))))
		(_sig (_int overflowAdd -1 0 54(_arch(_uni))))
		(_sig (_int overflowMult -1 0 54(_arch(_uni))))
		(_sig (_int negativeSub -1 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1313 0 55(_array -1 ((_dto i 15 i 0)))))
		(_cnst (_int zeros 11 0 55(_arch(_string \"0000000000000000"\))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment (_trgt(6(0)))(_sens(11(15))(14)(3)(4)(5)))))
			(line__73(_arch 1 0 73(_assignment (_trgt(6(1)))(_sens(11(0))(11(1))(11(2))(11(3))(11(4))(11(5))(11(6))(11(7))(11(8))(11(9))(11(10))(11(11))(11(12))(11(13))(11(14))(11(15))))))
			(line__76(_arch 2 0 76(_assignment (_trgt(6(2)))(_sens(12)(13)(3)(4)(5)))))
			(line__78(_arch 3 0 78(_assignment (_alias((R)(Result)))(_trgt(2))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 4 -1)
)
I 000047 55 795           1512769193923 behave
(_unit VHDL (programcounter 0 4(behave 0 13))
	(_version vd0)
	(_time 1512769193924 2017.12.08 16:39:53)
	(_source (\./../src/ProgramCounter.vhd\))
	(_parameters tan)
	(_code df8e8e8c8b88ddc9d9dbcd858fd98bd9dcd989d8da)
	(_ent
		(_time 1512769193921)
	)
	(_object
		(_port (_int clk -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int nextIns 0 0 7(_ent(_in))))
		(_port (_int PC 0 0 8(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
V 000047 55 1437          1512769193978 behave
(_unit VHDL (incremental 0 7(behave 0 14))
	(_version vd0)
	(_time 1512769193979 2017.12.08 16:39:53)
	(_source (\./../src/counterIncrement.vhd\))
	(_parameters tan)
	(_code 0e5e55080e5959190d591b540b080b085b090a080f)
	(_ent
		(_time 1512769193975)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int progcount 0 0 9(_ent(_in))))
		(_port (_int pcNext 0 0 10(_ent(_out))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 15(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int unsignpg 1 0 15(_arch(_uni))))
		(_sig (_int unsignpg2 1 0 16(_arch(_uni))))
		(_sig (_int numint -2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment (_alias((unsignpg)(progcount)))(_trgt(2))(_sens(0)))))
			(line__21(_arch 1 0 21(_assignment (_trgt(4))(_sens(2))(_mon))))
			(line__24(_arch 2 0 24(_assignment (_trgt(2))(_sens(4))(_mon))))
			(line__25(_arch 3 0 25(_assignment (_alias((pcNext)(unsignpg)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behave 4 -1)
)
V 000054 55 1131          1512769260390 behaviorModel
(_unit VHDL (multi16bit 0 5(behaviormodel 0 12))
	(_version vd0)
	(_time 1512769260391 2017.12.08 16:41:00)
	(_source (\./../src/multi16bit.vhd\))
	(_parameters tan)
	(_code 84d4858b85d38393818a9ddbd487828286828d8380)
	(_ent
		(_time 1512769193679)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 6(_ent(_in))))
		(_port (_int B 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int RESULT 1 0 7(_ent(_out))))
		(_port (_int overflow -1 0 8(_ent(_out))))
		(_type (_int ~SIGNED{31~downto~0}~13 0 13(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int temp 2 0 13(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4)(2)(3))(_sens(0)(1))(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (1 SIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behaviorModel 1 -1)
)
I 000047 55 6882          1512769274132 struct
(_unit VHDL (multiplexer16bit 0 6(struct 0 14))
	(_version vd0)
	(_time 1512769274133 2017.12.08 16:41:14)
	(_source (\./../src/multiplexer16bitstruct.vhd\))
	(_parameters tan)
	(_code 2b2e7b2e7c7c2c3c282f32707a2d782d2e2c232d2e)
	(_ent
		(_time 1512769193807)
	)
	(_comp
		(notGate
			(_object
				(_port (_int A -1 0 39(_ent (_in))))
				(_port (_int O -1 0 40(_ent (_out))))
			)
		)
		(nandGate
			(_object
				(_port (_int A -1 0 34(_ent (_in))))
				(_port (_int B -1 0 34(_ent (_in))))
				(_port (_int C -1 0 34(_ent (_in))))
				(_port (_int F -1 0 35(_ent (_out))))
			)
		)
		(adder16bit
			(_object
				(_port (_int A 5 0 44(_ent (_in))))
				(_port (_int B 5 0 44(_ent (_in))))
				(_port (_int C -1 0 45(_ent (_in))))
				(_port (_int RESULT 5 0 46(_ent (_out))))
				(_port (_int Cout -1 0 47(_ent (_out))))
			)
		)
		(andGate
			(_object
				(_port (_int A -1 0 29(_ent (_in))))
				(_port (_int B -1 0 29(_ent (_in))))
				(_port (_int C -1 0 29(_ent (_in))))
				(_port (_int O -1 0 30(_ent (_out))))
			)
		)
		(sub16bit
			(_object
				(_port (_int A 6 0 52(_ent (_in))))
				(_port (_int B 6 0 52(_ent (_in))))
				(_port (_int C -1 0 53(_ent (_in))))
				(_port (_int RESULT 6 0 54(_ent (_out))))
				(_port (_int Cout -1 0 55(_ent (_out))))
			)
		)
	)
	(_inst nostate 0 77(_comp notGate)
		(_port
			((A)(S2))
			((O)(SN2))
		)
		(_use (_ent . notGate)
		)
	)
	(_inst nostate1 0 78(_comp notGate)
		(_port
			((A)(S1))
			((O)(SN1))
		)
		(_use (_ent . notGate)
		)
	)
	(_inst nostate2 0 79(_comp notGate)
		(_port
			((A)(S0))
			((O)(SN0))
		)
		(_use (_ent . notGate)
		)
	)
	(_inst comp1 0 81(_comp nandGate)
		(_port
			((A)(S2))
			((B)(S1))
			((C)(S0))
			((F)(outty))
		)
		(_use (_ent . nandGate)
		)
	)
	(_inst addbit 0 82(_comp adder16bit)
		(_port
			((A)(A))
			((B)(B))
			((C)(into))
			((RESULT)(i16))
			((Cout)(into))
		)
		(_use (_ent . adder16bit)
		)
	)
	(_inst comp2 0 87(_comp andGate)
		(_port
			((A)(S2))
			((B)(S1))
			((C)(SN0))
			((O)(outty))
		)
		(_use (_ent . andGate)
		)
	)
	(_inst comp3 0 95(_comp andGate)
		(_port
			((A)(S2))
			((B)(SN1))
			((C)(S0))
			((O)(outty))
		)
		(_use (_ent . andGate)
		)
	)
	(_inst comp4 0 101(_comp andGate)
		(_port
			((A)(S2))
			((B)(SN1))
			((C)(SN0))
			((O)(outty))
		)
		(_use (_ent . andGate)
		)
	)
	(_inst comp5 0 106(_comp andGate)
		(_port
			((A)(SN2))
			((B)(S1))
			((C)(S0))
			((O)(outty))
		)
		(_use (_ent . andGate)
		)
	)
	(_inst subbit 0 107(_comp sub16bit)
		(_port
			((A)(A))
			((B)(B))
			((C)(into))
			((RESULT)(i16))
			((Cout)(into))
		)
		(_use (_ent . sub16bit)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 7(_ent(_in))))
		(_port (_int B 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1 ((_dto i 2 i 0)))))
		(_port (_int state 1 0 8(_ent(_in))))
		(_port (_int outputState 1 0 9(_ent(_out))))
		(_port (_int overflow -1 0 10(_ent(_out))))
		(_type (_int ~SIGNED{31~downto~0}~12 0 11(_array -1 ((_dto i 31 i 0)))))
		(_port (_int RESULT 2 0 11(_ent(_out))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 18(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~133 0 52(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int S2 -1 0 60(_arch(_uni((i 2))))))
		(_sig (_int S1 -1 0 60(_arch(_uni((i 2))))))
		(_sig (_int S0 -1 0 60(_arch(_uni((i 2))))))
		(_sig (_int SN0 -1 0 60(_arch(_uni((i 2))))))
		(_sig (_int SN1 -1 0 60(_arch(_uni((i 2))))))
		(_sig (_int SN2 -1 0 60(_arch(_uni((i 2))))))
		(_sig (_int outty -1 0 60(_arch(_uni((i 2))))))
		(_sig (_int into -1 0 60(_arch(_uni((i 2))))))
		(_sig (_int carry -1 0 60(_arch(_uni((i 2))))))
		(_sig (_int int -2 0 63(_arch(_uni))))
		(_sig (_int passA -2 0 63(_arch(_uni))))
		(_sig (_int passB -2 0 63(_arch(_uni))))
		(_sig (_int plus -2 0 63(_arch(_uni))))
		(_sig (_int sub -2 0 63(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int i32 7 0 64(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i16 8 0 65(_arch(_uni))))
		(_type (_int ~UNSIGNED{15~downto~0}~138 0 67(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int unsignedi16 9 0 67(_arch(_uni))))
		(_sig (_int multiB 9 0 67(_arch(_uni))))
		(_sig (_int multiA 9 0 67(_arch(_uni))))
		(_sig (_int Addd 9 0 67(_arch(_uni))))
		(_sig (_int subb 9 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 68(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int unsignedi32 10 0 68(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_alias((S2)(state(0))))(_simpleassign BUF)(_trgt(6))(_sens(2(0))))))
			(line__73(_arch 1 0 73(_assignment (_alias((S1)(state(1))))(_simpleassign BUF)(_trgt(7))(_sens(2(1))))))
			(line__74(_arch 2 0 74(_assignment (_alias((S0)(state(2))))(_simpleassign BUF)(_trgt(8))(_sens(2(2))))))
			(add1(_arch 3 0 83(_assignment (_alias((Addd)(i16)))(_trgt(25))(_sens(21)))))
			(add2(_arch 4 0 84(_assignment (_trgt(18))(_sens(25))(_mon))))
			(add3(_arch 5 0 85(_assignment (_trgt(5))(_sens(18))(_mon))))
			(convertvect2unsignedA(_arch 6 0 88(_assignment (_alias((multiA)(A)))(_trgt(24))(_sens(0)))))
			(convertvect2unsignedB(_arch 7 0 89(_assignment (_alias((multiB)(B)))(_trgt(23))(_sens(1)))))
			(convert2int(_arch 8 0 91(_assignment (_trgt(15))(_sens(27))(_mon))))
			(convert2ans(_arch 9 0 92(_assignment (_trgt(5))(_sens(15))(_mon))))
			(convert2intA(_arch 10 0 96(_assignment (_alias((unsignedi16)(A)))(_trgt(22))(_sens(0)))))
			(pushA(_arch 11 0 97(_assignment (_trgt(16))(_sens(22))(_mon))))
			(pushA2(_arch 12 0 98(_assignment (_trgt(5))(_sens(16))(_mon))))
			(convert2intB(_arch 13 0 102(_assignment (_alias((unsignedi16)(B)))(_trgt(22))(_sens(1)))))
			(pushB(_arch 14 0 103(_assignment (_trgt(17))(_sens(22))(_mon))))
			(pushB2(_arch 15 0 104(_assignment (_trgt(5))(_sens(17))(_mon))))
			(sub1(_arch 16 0 108(_assignment (_alias((subb)(i16)))(_trgt(26))(_sens(21)))))
			(sub2(_arch 17 0 109(_assignment (_trgt(19))(_sens(26))(_mon))))
			(sub3(_arch 18 0 110(_assignment (_trgt(5))(_sens(18))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . struct 19 -1)
)
V 000047 55 6882          1512769286097 struct
(_unit VHDL (multiplexer16bit 0 6(struct 0 14))
	(_version vd0)
	(_time 1512769286098 2017.12.08 16:41:26)
	(_source (\./../src/multiplexer16bitstruct.vhd\))
	(_parameters tan)
	(_code ebebbdb9bcbcecfce8eff2b0baedb8edeeece3edee)
	(_ent
		(_time 1512769193807)
	)
	(_comp
		(notGate
			(_object
				(_port (_int A -1 0 39(_ent (_in))))
				(_port (_int O -1 0 40(_ent (_out))))
			)
		)
		(nandGate
			(_object
				(_port (_int A -1 0 34(_ent (_in))))
				(_port (_int B -1 0 34(_ent (_in))))
				(_port (_int C -1 0 34(_ent (_in))))
				(_port (_int F -1 0 35(_ent (_out))))
			)
		)
		(adder16bit
			(_object
				(_port (_int A 5 0 44(_ent (_in))))
				(_port (_int B 5 0 44(_ent (_in))))
				(_port (_int C -1 0 45(_ent (_in))))
				(_port (_int RESULT 5 0 46(_ent (_out))))
				(_port (_int Cout -1 0 47(_ent (_out))))
			)
		)
		(andGate
			(_object
				(_port (_int A -1 0 29(_ent (_in))))
				(_port (_int B -1 0 29(_ent (_in))))
				(_port (_int C -1 0 29(_ent (_in))))
				(_port (_int O -1 0 30(_ent (_out))))
			)
		)
		(sub16bit
			(_object
				(_port (_int A 6 0 52(_ent (_in))))
				(_port (_int B 6 0 52(_ent (_in))))
				(_port (_int C -1 0 53(_ent (_in))))
				(_port (_int RESULT 6 0 54(_ent (_out))))
				(_port (_int Cout -1 0 55(_ent (_out))))
			)
		)
	)
	(_inst nostate 0 77(_comp notGate)
		(_port
			((A)(S2))
			((O)(SN2))
		)
		(_use (_ent . notGate)
		)
	)
	(_inst nostate1 0 78(_comp notGate)
		(_port
			((A)(S1))
			((O)(SN1))
		)
		(_use (_ent . notGate)
		)
	)
	(_inst nostate2 0 79(_comp notGate)
		(_port
			((A)(S0))
			((O)(SN0))
		)
		(_use (_ent . notGate)
		)
	)
	(_inst comp1 0 81(_comp nandGate)
		(_port
			((A)(S2))
			((B)(S1))
			((C)(S0))
			((F)(outty))
		)
		(_use (_ent . nandGate)
		)
	)
	(_inst addbit 0 82(_comp adder16bit)
		(_port
			((A)(A))
			((B)(B))
			((C)(into))
			((RESULT)(i16))
			((Cout)(into))
		)
		(_use (_ent . adder16bit)
		)
	)
	(_inst comp2 0 87(_comp andGate)
		(_port
			((A)(S2))
			((B)(S1))
			((C)(SN0))
			((O)(outty))
		)
		(_use (_ent . andGate)
		)
	)
	(_inst comp3 0 95(_comp andGate)
		(_port
			((A)(S2))
			((B)(SN1))
			((C)(S0))
			((O)(outty))
		)
		(_use (_ent . andGate)
		)
	)
	(_inst comp4 0 101(_comp andGate)
		(_port
			((A)(S2))
			((B)(SN1))
			((C)(SN0))
			((O)(outty))
		)
		(_use (_ent . andGate)
		)
	)
	(_inst comp5 0 106(_comp andGate)
		(_port
			((A)(SN2))
			((B)(S1))
			((C)(S0))
			((O)(outty))
		)
		(_use (_ent . andGate)
		)
	)
	(_inst subbit 0 107(_comp sub16bit)
		(_port
			((A)(A))
			((B)(B))
			((C)(into))
			((RESULT)(i16))
			((Cout)(into))
		)
		(_use (_ent . sub16bit)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 7(_ent(_in))))
		(_port (_int B 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1 ((_dto i 2 i 0)))))
		(_port (_int state 1 0 8(_ent(_in))))
		(_port (_int outputState 1 0 9(_ent(_out))))
		(_port (_int overflow -1 0 10(_ent(_out))))
		(_type (_int ~SIGNED{31~downto~0}~12 0 11(_array -1 ((_dto i 31 i 0)))))
		(_port (_int RESULT 2 0 11(_ent(_out))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 18(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~133 0 52(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int S2 -1 0 60(_arch(_uni((i 2))))))
		(_sig (_int S1 -1 0 60(_arch(_uni((i 2))))))
		(_sig (_int S0 -1 0 60(_arch(_uni((i 2))))))
		(_sig (_int SN0 -1 0 60(_arch(_uni((i 2))))))
		(_sig (_int SN1 -1 0 60(_arch(_uni((i 2))))))
		(_sig (_int SN2 -1 0 60(_arch(_uni((i 2))))))
		(_sig (_int outty -1 0 60(_arch(_uni((i 2))))))
		(_sig (_int into -1 0 60(_arch(_uni((i 2))))))
		(_sig (_int carry -1 0 60(_arch(_uni((i 2))))))
		(_sig (_int int -2 0 63(_arch(_uni))))
		(_sig (_int passA -2 0 63(_arch(_uni))))
		(_sig (_int passB -2 0 63(_arch(_uni))))
		(_sig (_int plus -2 0 63(_arch(_uni))))
		(_sig (_int sub -2 0 63(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int i32 7 0 64(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 65(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i16 8 0 65(_arch(_uni))))
		(_type (_int ~UNSIGNED{15~downto~0}~138 0 67(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int unsignedi16 9 0 67(_arch(_uni))))
		(_sig (_int multiB 9 0 67(_arch(_uni))))
		(_sig (_int multiA 9 0 67(_arch(_uni))))
		(_sig (_int Addd 9 0 67(_arch(_uni))))
		(_sig (_int subb 9 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 68(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int unsignedi32 10 0 68(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_alias((S2)(state(0))))(_simpleassign BUF)(_trgt(6))(_sens(2(0))))))
			(line__73(_arch 1 0 73(_assignment (_alias((S1)(state(1))))(_simpleassign BUF)(_trgt(7))(_sens(2(1))))))
			(line__74(_arch 2 0 74(_assignment (_alias((S0)(state(2))))(_simpleassign BUF)(_trgt(8))(_sens(2(2))))))
			(add1(_arch 3 0 83(_assignment (_alias((Addd)(i16)))(_trgt(25))(_sens(21)))))
			(add2(_arch 4 0 84(_assignment (_trgt(18))(_sens(25))(_mon))))
			(add3(_arch 5 0 85(_assignment (_trgt(5))(_sens(18))(_mon))))
			(convertvect2unsignedA(_arch 6 0 88(_assignment (_alias((multiA)(A)))(_trgt(24))(_sens(0)))))
			(convertvect2unsignedB(_arch 7 0 89(_assignment (_alias((multiB)(B)))(_trgt(23))(_sens(1)))))
			(convert2int(_arch 8 0 91(_assignment (_trgt(15))(_sens(27))(_mon))))
			(convert2ans(_arch 9 0 92(_assignment (_trgt(5))(_sens(15))(_mon))))
			(convert2intA(_arch 10 0 96(_assignment (_alias((unsignedi16)(A)))(_trgt(22))(_sens(0)))))
			(pushA(_arch 11 0 97(_assignment (_trgt(16))(_sens(22))(_mon))))
			(pushA2(_arch 12 0 98(_assignment (_trgt(5))(_sens(16))(_mon))))
			(convert2intB(_arch 13 0 102(_assignment (_alias((unsignedi16)(B)))(_trgt(22))(_sens(1)))))
			(pushB(_arch 14 0 103(_assignment (_trgt(17))(_sens(22))(_mon))))
			(pushB2(_arch 15 0 104(_assignment (_trgt(5))(_sens(17))(_mon))))
			(sub1(_arch 16 0 108(_assignment (_alias((subb)(i16)))(_trgt(26))(_sens(21)))))
			(sub2(_arch 17 0 109(_assignment (_trgt(19))(_sens(26))(_mon))))
			(sub3(_arch 18 0 110(_assignment (_trgt(5))(_sens(18))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . struct 19 -1)
)
V 000051 55 1431          1512769321395 behavioral
(_unit VHDL (ram 0 7(behavioral 0 17))
	(_version vd0)
	(_time 1512769321396 2017.12.08 16:42:01)
	(_source (\./../src/randomaccessmemory.vhd\))
	(_parameters tan)
	(_code cc9e9d999e9bccdbccc8dd96c9cbcecacdca98cbce)
	(_ent
		(_time 1512769321393)
	)
	(_object
		(_port (_int clk -1 0 9(_ent(_in)(_event))))
		(_port (_int write -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int address 0 0 11(_ent(_in))))
		(_port (_int inputData 0 0 12(_ent(_in))))
		(_port (_int outputData 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ramAddy 0 19(_array 1 ((_to i 0 i 255)))))
		(_sig (_int mem 2 0 20(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int readAddy 3 0 21(_arch(_uni))))
		(_prcs
			(RAMprocedure(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(4))(_sens(5)(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1163          1512769840311 behavioral
(_unit VHDL (registerfile 0 5(behavioral 0 15))
	(_version vd0)
	(_time 1512769840312 2017.12.08 16:50:40)
	(_source (\./../src/registerFile.vhd\))
	(_parameters tan)
	(_code d685d384d58185c0ded3c58d83d0d3d1d4d0d0d0df)
	(_ent
		(_time 1512769793965)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int regWrite -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data2Wrtie 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int write2Reg 1 0 9(_ent(_in))))
		(_port (_int register1 1 0 9(_ent(_in))))
		(_port (_int register2 1 0 9(_ent(_in))))
		(_port (_int register1Data 0 0 10(_ent(_out))))
		(_port (_int register2Data 0 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram 0 16(_array 2 ((_to i 0 i 15)))))
		(_sig (_int registerFile 3 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1359          1512769952668 behavioral
(_unit VHDL (registerfile 0 5(behavioral 0 15))
	(_version vd0)
	(_time 1512769952669 2017.12.08 16:52:32)
	(_source (\./../src/registerFile.vhd\))
	(_parameters tan)
	(_code bdb2eae9eceaeeabb5b2aee6e8bbb8babfbbbbbbb4)
	(_ent
		(_time 1512769952666)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int regWrite -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data2Write 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int write2Reg 1 0 9(_ent(_in))))
		(_port (_int register1 1 0 9(_ent(_in))))
		(_port (_int register2 1 0 9(_ent(_in))))
		(_port (_int register1Data 0 0 10(_ent(_out))))
		(_port (_int register2Data 0 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram 0 16(_array 2 ((_to i 0 i 15)))))
		(_sig (_int registerFile 3 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(8))(_sens(0))(_mon)(_read(1)(2)(3)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
V 000051 55 1503          1512770023479 behavioral
(_unit VHDL (registerfile 0 5(behavioral 0 15))
	(_version vd0)
	(_time 1512770023480 2017.12.08 16:53:43)
	(_source (\./../src/registerFile.vhd\))
	(_parameters tan)
	(_code 4a1c4b481e1d195c424459111f4c4f4d484c4c4c43)
	(_ent
		(_time 1512769952665)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int regWrite -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int data2Write 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int write2Reg 1 0 9(_ent(_in))))
		(_port (_int register1 1 0 9(_ent(_in))))
		(_port (_int register2 1 0 9(_ent(_in))))
		(_port (_int register1Data 0 0 10(_ent(_out))))
		(_port (_int register2Data 0 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ram 0 16(_array 2 ((_to i 0 i 15)))))
		(_sig (_int registerFile 3 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(8))(_sens(0))(_mon)(_read(1)(2)(3)(8)))))
			(line__25(_arch 1 0 25(_assignment (_trgt(6))(_sens(4)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment (_trgt(7))(_sens(5)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
