# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_top_layer_func_impl.v" \
"../../../../../cortex_m0.srcs/sources_1/new/tb_top_layer.v" \

# Do not sort compile order
nosort
