
*** Running xst
    with args -ifn "and_or_top.xst" -ofn "and_or_top.srp" -intstyle ise

Reading design: and_or_top.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:/Users/lamphejw/Desktop/Project 1/Project 1.srcs/sources_1/imports/Project 1/and_or_top.vhd" into library work
Parsing entity <and_or_top>.
Parsing architecture <Behavioral> of entity <and_or_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <and_or_top> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <and_or_top>.
    Related source file is "C:/Users/lamphejw/Desktop/Project 1/Project 1.srcs/sources_1/imports/Project 1/and_or_top.vhd".
    Summary:
	no macro.
Unit <and_or_top> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <and_or_top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block and_or_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 5.385ns

=========================================================================
