#  DESIGN AND SYSTEMVERILOG-BASED VERIFICATION OF A 4-LANE SIMD VECTOR PROCESSOR CORE
 Implemented a 4-lane SIMD processor core for arithmetic and logic operations. Verified RTL using a SystemVerilog testbench with constrained-random stimulus and functional coverage.
