$comment
	File created using the following command:
		vcd file bus_ula.msim.vcd -direction
$end
$date
	Wed Nov 02 18:33:47 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Block1_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 1 " clr $end
$var reg 1 # e $end
$var reg 4 $ i [3:0] $end
$var reg 1 % LD $end
$var wire 1 & o [3] $end
$var wire 1 ' o [2] $end
$var wire 1 ( o [1] $end
$var wire 1 ) o [0] $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 CLK~combout $end
$var wire 1 2 CLK~clkctrl_outclk $end
$var wire 1 3 clr~combout $end
$var wire 1 4 inst|inst|inst13~0_combout $end
$var wire 1 5 LD~combout $end
$var wire 1 6 inst|inst12|inst13~0_combout $end
$var wire 1 7 inst|inst|inst~regout $end
$var wire 1 8 inst|inst10|inst13~0_combout $end
$var wire 1 9 inst|inst10|inst~regout $end
$var wire 1 : inst|inst11|inst13~0_combout $end
$var wire 1 ; inst|inst11|inst~regout $end
$var wire 1 < inst|inst12|inst13~1_combout $end
$var wire 1 = inst|inst12|inst~regout $end
$var wire 1 > i~combout [3] $end
$var wire 1 ? i~combout [2] $end
$var wire 1 @ i~combout [1] $end
$var wire 1 A i~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
x"
0#
b111 $
1%
0)
0(
0'
0&
x*
0+
1,
x-
1.
1/
10
01
02
x3
04
15
16
07
x8
09
x:
0;
x<
0=
1A
1@
1?
0>
$end
#100000
1!
11
12
0*
x=
x;
x9
x)
x(
x'
#200000
0!
01
02
1*
#250000
b101 $
b100 $
0A
0@
0*
0<
0:
#300000
1!
11
12
1*
0=
0;
0)
0(
#400000
0!
01
02
0*
#500000
b1100 $
b1000 $
b1001 $
1!
1A
0?
1>
11
12
1*
x<
08
x4
#600000
0!
01
02
0*
#700000
1!
11
12
1*
x=
09
x7
x)
0'
x&
#750000
b1101 $
b1100 $
0A
1?
0*
0<
x8
#800000
0!
01
02
1*
#900000
1!
11
12
0*
0=
x9
0)
x'
#1000000
