#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: af320_af321_opt_compute_units.h
#include "af320_af321_opt_compute_units.h"

#include "hw_classes.h"

struct af32_af32_update_0_write0_to_af320_rd0_cache {
	// RAM Box: {[0, 1856], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write2_to_af320_rd1_cache {
	// RAM Box: {[2, 1858], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write20_to_af320_rd10_cache {
	// RAM Box: {[20, 1876], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write22_to_af320_rd11_cache {
	// RAM Box: {[22, 1878], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write24_to_af320_rd12_cache {
	// RAM Box: {[24, 1880], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write26_to_af320_rd13_cache {
	// RAM Box: {[26, 1882], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write28_to_af320_rd14_cache {
	// RAM Box: {[28, 1884], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write30_to_af320_rd15_cache {
	// RAM Box: {[30, 1886], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write32_to_af320_rd16_cache {
	// RAM Box: {[32, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write34_to_af320_rd17_cache {
	// RAM Box: {[34, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write36_to_af320_rd18_cache {
	// RAM Box: {[36, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write38_to_af320_rd19_cache {
	// RAM Box: {[38, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write4_to_af320_rd2_cache {
	// RAM Box: {[4, 1860], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write40_to_af320_rd20_cache {
	// RAM Box: {[40, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write42_to_af320_rd21_cache {
	// RAM Box: {[42, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write44_to_af320_rd22_cache {
	// RAM Box: {[44, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write46_to_af320_rd23_cache {
	// RAM Box: {[46, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write48_to_af320_rd24_cache {
	// RAM Box: {[48, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write50_to_af320_rd25_cache {
	// RAM Box: {[50, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write52_to_af320_rd26_cache {
	// RAM Box: {[52, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write54_to_af320_rd27_cache {
	// RAM Box: {[54, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write56_to_af320_rd28_cache {
	// RAM Box: {[56, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write58_to_af320_rd29_cache {
	// RAM Box: {[58, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write6_to_af320_rd3_cache {
	// RAM Box: {[6, 1862], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write60_to_af320_rd30_cache {
	// RAM Box: {[60, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write62_to_af320_rd31_cache {
	// RAM Box: {[62, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write8_to_af320_rd4_cache {
	// RAM Box: {[8, 1864], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write10_to_af320_rd5_cache {
	// RAM Box: {[10, 1866], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write12_to_af320_rd6_cache {
	// RAM Box: {[12, 1868], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write14_to_af320_rd7_cache {
	// RAM Box: {[14, 1870], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write16_to_af320_rd8_cache {
	// RAM Box: {[16, 1872], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write18_to_af320_rd9_cache {
	// RAM Box: {[18, 1874], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write1_to_af321_rd0_cache {
	// RAM Box: {[1, 1857], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write3_to_af321_rd1_cache {
	// RAM Box: {[3, 1859], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write21_to_af321_rd10_cache {
	// RAM Box: {[21, 1877], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write23_to_af321_rd11_cache {
	// RAM Box: {[23, 1879], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write25_to_af321_rd12_cache {
	// RAM Box: {[25, 1881], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write27_to_af321_rd13_cache {
	// RAM Box: {[27, 1883], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write29_to_af321_rd14_cache {
	// RAM Box: {[29, 1885], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write31_to_af321_rd15_cache {
	// RAM Box: {[31, 1887], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write33_to_af321_rd16_cache {
	// RAM Box: {[33, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write35_to_af321_rd17_cache {
	// RAM Box: {[35, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write37_to_af321_rd18_cache {
	// RAM Box: {[37, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write39_to_af321_rd19_cache {
	// RAM Box: {[39, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write5_to_af321_rd2_cache {
	// RAM Box: {[5, 1861], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write41_to_af321_rd20_cache {
	// RAM Box: {[41, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write43_to_af321_rd21_cache {
	// RAM Box: {[43, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write45_to_af321_rd22_cache {
	// RAM Box: {[45, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write47_to_af321_rd23_cache {
	// RAM Box: {[47, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write49_to_af321_rd24_cache {
	// RAM Box: {[49, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write51_to_af321_rd25_cache {
	// RAM Box: {[51, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write53_to_af321_rd26_cache {
	// RAM Box: {[53, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write55_to_af321_rd27_cache {
	// RAM Box: {[55, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write57_to_af321_rd28_cache {
	// RAM Box: {[57, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write59_to_af321_rd29_cache {
	// RAM Box: {[59, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write7_to_af321_rd3_cache {
	// RAM Box: {[7, 1863], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write61_to_af321_rd30_cache {
	// RAM Box: {[61, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write63_to_af321_rd31_cache {
	// RAM Box: {[63, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write9_to_af321_rd4_cache {
	// RAM Box: {[9, 1865], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write11_to_af321_rd5_cache {
	// RAM Box: {[11, 1867], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write13_to_af321_rd6_cache {
	// RAM Box: {[13, 1869], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write15_to_af321_rd7_cache {
	// RAM Box: {[15, 1871], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write17_to_af321_rd8_cache {
	// RAM Box: {[17, 1873], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_af32_update_0_write19_to_af321_rd9_cache {
	// RAM Box: {[19, 1875], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af32_cache {
  // # of banks: 64
  af32_af32_update_0_write0_to_af320_rd0_cache af32_af32_update_0_write0_to_af320_rd0;
  af32_af32_update_0_write2_to_af320_rd1_cache af32_af32_update_0_write2_to_af320_rd1;
  af32_af32_update_0_write20_to_af320_rd10_cache af32_af32_update_0_write20_to_af320_rd10;
  af32_af32_update_0_write22_to_af320_rd11_cache af32_af32_update_0_write22_to_af320_rd11;
  af32_af32_update_0_write24_to_af320_rd12_cache af32_af32_update_0_write24_to_af320_rd12;
  af32_af32_update_0_write26_to_af320_rd13_cache af32_af32_update_0_write26_to_af320_rd13;
  af32_af32_update_0_write28_to_af320_rd14_cache af32_af32_update_0_write28_to_af320_rd14;
  af32_af32_update_0_write30_to_af320_rd15_cache af32_af32_update_0_write30_to_af320_rd15;
  af32_af32_update_0_write32_to_af320_rd16_cache af32_af32_update_0_write32_to_af320_rd16;
  af32_af32_update_0_write34_to_af320_rd17_cache af32_af32_update_0_write34_to_af320_rd17;
  af32_af32_update_0_write36_to_af320_rd18_cache af32_af32_update_0_write36_to_af320_rd18;
  af32_af32_update_0_write38_to_af320_rd19_cache af32_af32_update_0_write38_to_af320_rd19;
  af32_af32_update_0_write4_to_af320_rd2_cache af32_af32_update_0_write4_to_af320_rd2;
  af32_af32_update_0_write40_to_af320_rd20_cache af32_af32_update_0_write40_to_af320_rd20;
  af32_af32_update_0_write42_to_af320_rd21_cache af32_af32_update_0_write42_to_af320_rd21;
  af32_af32_update_0_write44_to_af320_rd22_cache af32_af32_update_0_write44_to_af320_rd22;
  af32_af32_update_0_write46_to_af320_rd23_cache af32_af32_update_0_write46_to_af320_rd23;
  af32_af32_update_0_write48_to_af320_rd24_cache af32_af32_update_0_write48_to_af320_rd24;
  af32_af32_update_0_write50_to_af320_rd25_cache af32_af32_update_0_write50_to_af320_rd25;
  af32_af32_update_0_write52_to_af320_rd26_cache af32_af32_update_0_write52_to_af320_rd26;
  af32_af32_update_0_write54_to_af320_rd27_cache af32_af32_update_0_write54_to_af320_rd27;
  af32_af32_update_0_write56_to_af320_rd28_cache af32_af32_update_0_write56_to_af320_rd28;
  af32_af32_update_0_write58_to_af320_rd29_cache af32_af32_update_0_write58_to_af320_rd29;
  af32_af32_update_0_write6_to_af320_rd3_cache af32_af32_update_0_write6_to_af320_rd3;
  af32_af32_update_0_write60_to_af320_rd30_cache af32_af32_update_0_write60_to_af320_rd30;
  af32_af32_update_0_write62_to_af320_rd31_cache af32_af32_update_0_write62_to_af320_rd31;
  af32_af32_update_0_write8_to_af320_rd4_cache af32_af32_update_0_write8_to_af320_rd4;
  af32_af32_update_0_write10_to_af320_rd5_cache af32_af32_update_0_write10_to_af320_rd5;
  af32_af32_update_0_write12_to_af320_rd6_cache af32_af32_update_0_write12_to_af320_rd6;
  af32_af32_update_0_write14_to_af320_rd7_cache af32_af32_update_0_write14_to_af320_rd7;
  af32_af32_update_0_write16_to_af320_rd8_cache af32_af32_update_0_write16_to_af320_rd8;
  af32_af32_update_0_write18_to_af320_rd9_cache af32_af32_update_0_write18_to_af320_rd9;
  af32_af32_update_0_write1_to_af321_rd0_cache af32_af32_update_0_write1_to_af321_rd0;
  af32_af32_update_0_write3_to_af321_rd1_cache af32_af32_update_0_write3_to_af321_rd1;
  af32_af32_update_0_write21_to_af321_rd10_cache af32_af32_update_0_write21_to_af321_rd10;
  af32_af32_update_0_write23_to_af321_rd11_cache af32_af32_update_0_write23_to_af321_rd11;
  af32_af32_update_0_write25_to_af321_rd12_cache af32_af32_update_0_write25_to_af321_rd12;
  af32_af32_update_0_write27_to_af321_rd13_cache af32_af32_update_0_write27_to_af321_rd13;
  af32_af32_update_0_write29_to_af321_rd14_cache af32_af32_update_0_write29_to_af321_rd14;
  af32_af32_update_0_write31_to_af321_rd15_cache af32_af32_update_0_write31_to_af321_rd15;
  af32_af32_update_0_write33_to_af321_rd16_cache af32_af32_update_0_write33_to_af321_rd16;
  af32_af32_update_0_write35_to_af321_rd17_cache af32_af32_update_0_write35_to_af321_rd17;
  af32_af32_update_0_write37_to_af321_rd18_cache af32_af32_update_0_write37_to_af321_rd18;
  af32_af32_update_0_write39_to_af321_rd19_cache af32_af32_update_0_write39_to_af321_rd19;
  af32_af32_update_0_write5_to_af321_rd2_cache af32_af32_update_0_write5_to_af321_rd2;
  af32_af32_update_0_write41_to_af321_rd20_cache af32_af32_update_0_write41_to_af321_rd20;
  af32_af32_update_0_write43_to_af321_rd21_cache af32_af32_update_0_write43_to_af321_rd21;
  af32_af32_update_0_write45_to_af321_rd22_cache af32_af32_update_0_write45_to_af321_rd22;
  af32_af32_update_0_write47_to_af321_rd23_cache af32_af32_update_0_write47_to_af321_rd23;
  af32_af32_update_0_write49_to_af321_rd24_cache af32_af32_update_0_write49_to_af321_rd24;
  af32_af32_update_0_write51_to_af321_rd25_cache af32_af32_update_0_write51_to_af321_rd25;
  af32_af32_update_0_write53_to_af321_rd26_cache af32_af32_update_0_write53_to_af321_rd26;
  af32_af32_update_0_write55_to_af321_rd27_cache af32_af32_update_0_write55_to_af321_rd27;
  af32_af32_update_0_write57_to_af321_rd28_cache af32_af32_update_0_write57_to_af321_rd28;
  af32_af32_update_0_write59_to_af321_rd29_cache af32_af32_update_0_write59_to_af321_rd29;
  af32_af32_update_0_write7_to_af321_rd3_cache af32_af32_update_0_write7_to_af321_rd3;
  af32_af32_update_0_write61_to_af321_rd30_cache af32_af32_update_0_write61_to_af321_rd30;
  af32_af32_update_0_write63_to_af321_rd31_cache af32_af32_update_0_write63_to_af321_rd31;
  af32_af32_update_0_write9_to_af321_rd4_cache af32_af32_update_0_write9_to_af321_rd4;
  af32_af32_update_0_write11_to_af321_rd5_cache af32_af32_update_0_write11_to_af321_rd5;
  af32_af32_update_0_write13_to_af321_rd6_cache af32_af32_update_0_write13_to_af321_rd6;
  af32_af32_update_0_write15_to_af321_rd7_cache af32_af32_update_0_write15_to_af321_rd7;
  af32_af32_update_0_write17_to_af321_rd8_cache af32_af32_update_0_write17_to_af321_rd8;
  af32_af32_update_0_write19_to_af321_rd9_cache af32_af32_update_0_write19_to_af321_rd9;
};



inline void af32_af32_update_0_write0_write(hw_uint<16>& af32_af32_update_0_write0, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write0_to_af320_rd0.push(af32_af32_update_0_write0);
}

inline void af32_af32_update_0_write1_write(hw_uint<16>& af32_af32_update_0_write1, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write1_to_af321_rd0.push(af32_af32_update_0_write1);
}

inline void af32_af32_update_0_write10_write(hw_uint<16>& af32_af32_update_0_write10, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write10_to_af320_rd5.push(af32_af32_update_0_write10);
}

inline void af32_af32_update_0_write11_write(hw_uint<16>& af32_af32_update_0_write11, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write11_to_af321_rd5.push(af32_af32_update_0_write11);
}

inline void af32_af32_update_0_write12_write(hw_uint<16>& af32_af32_update_0_write12, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write12_to_af320_rd6.push(af32_af32_update_0_write12);
}

inline void af32_af32_update_0_write13_write(hw_uint<16>& af32_af32_update_0_write13, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write13_to_af321_rd6.push(af32_af32_update_0_write13);
}

inline void af32_af32_update_0_write14_write(hw_uint<16>& af32_af32_update_0_write14, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write14_to_af320_rd7.push(af32_af32_update_0_write14);
}

inline void af32_af32_update_0_write15_write(hw_uint<16>& af32_af32_update_0_write15, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write15_to_af321_rd7.push(af32_af32_update_0_write15);
}

inline void af32_af32_update_0_write16_write(hw_uint<16>& af32_af32_update_0_write16, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write16_to_af320_rd8.push(af32_af32_update_0_write16);
}

inline void af32_af32_update_0_write17_write(hw_uint<16>& af32_af32_update_0_write17, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write17_to_af321_rd8.push(af32_af32_update_0_write17);
}

inline void af32_af32_update_0_write18_write(hw_uint<16>& af32_af32_update_0_write18, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write18_to_af320_rd9.push(af32_af32_update_0_write18);
}

inline void af32_af32_update_0_write19_write(hw_uint<16>& af32_af32_update_0_write19, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write19_to_af321_rd9.push(af32_af32_update_0_write19);
}

inline void af32_af32_update_0_write2_write(hw_uint<16>& af32_af32_update_0_write2, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write2_to_af320_rd1.push(af32_af32_update_0_write2);
}

inline void af32_af32_update_0_write20_write(hw_uint<16>& af32_af32_update_0_write20, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write20_to_af320_rd10.push(af32_af32_update_0_write20);
}

inline void af32_af32_update_0_write21_write(hw_uint<16>& af32_af32_update_0_write21, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write21_to_af321_rd10.push(af32_af32_update_0_write21);
}

inline void af32_af32_update_0_write22_write(hw_uint<16>& af32_af32_update_0_write22, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write22_to_af320_rd11.push(af32_af32_update_0_write22);
}

inline void af32_af32_update_0_write23_write(hw_uint<16>& af32_af32_update_0_write23, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write23_to_af321_rd11.push(af32_af32_update_0_write23);
}

inline void af32_af32_update_0_write24_write(hw_uint<16>& af32_af32_update_0_write24, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write24_to_af320_rd12.push(af32_af32_update_0_write24);
}

inline void af32_af32_update_0_write25_write(hw_uint<16>& af32_af32_update_0_write25, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write25_to_af321_rd12.push(af32_af32_update_0_write25);
}

inline void af32_af32_update_0_write26_write(hw_uint<16>& af32_af32_update_0_write26, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write26_to_af320_rd13.push(af32_af32_update_0_write26);
}

inline void af32_af32_update_0_write27_write(hw_uint<16>& af32_af32_update_0_write27, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write27_to_af321_rd13.push(af32_af32_update_0_write27);
}

inline void af32_af32_update_0_write28_write(hw_uint<16>& af32_af32_update_0_write28, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write28_to_af320_rd14.push(af32_af32_update_0_write28);
}

inline void af32_af32_update_0_write29_write(hw_uint<16>& af32_af32_update_0_write29, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write29_to_af321_rd14.push(af32_af32_update_0_write29);
}

inline void af32_af32_update_0_write3_write(hw_uint<16>& af32_af32_update_0_write3, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write3_to_af321_rd1.push(af32_af32_update_0_write3);
}

inline void af32_af32_update_0_write30_write(hw_uint<16>& af32_af32_update_0_write30, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write30_to_af320_rd15.push(af32_af32_update_0_write30);
}

inline void af32_af32_update_0_write31_write(hw_uint<16>& af32_af32_update_0_write31, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write31_to_af321_rd15.push(af32_af32_update_0_write31);
}

inline void af32_af32_update_0_write32_write(hw_uint<16>& af32_af32_update_0_write32, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write32_to_af320_rd16.push(af32_af32_update_0_write32);
}

inline void af32_af32_update_0_write33_write(hw_uint<16>& af32_af32_update_0_write33, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write33_to_af321_rd16.push(af32_af32_update_0_write33);
}

inline void af32_af32_update_0_write34_write(hw_uint<16>& af32_af32_update_0_write34, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write34_to_af320_rd17.push(af32_af32_update_0_write34);
}

inline void af32_af32_update_0_write35_write(hw_uint<16>& af32_af32_update_0_write35, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write35_to_af321_rd17.push(af32_af32_update_0_write35);
}

inline void af32_af32_update_0_write36_write(hw_uint<16>& af32_af32_update_0_write36, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write36_to_af320_rd18.push(af32_af32_update_0_write36);
}

inline void af32_af32_update_0_write37_write(hw_uint<16>& af32_af32_update_0_write37, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write37_to_af321_rd18.push(af32_af32_update_0_write37);
}

inline void af32_af32_update_0_write38_write(hw_uint<16>& af32_af32_update_0_write38, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write38_to_af320_rd19.push(af32_af32_update_0_write38);
}

inline void af32_af32_update_0_write39_write(hw_uint<16>& af32_af32_update_0_write39, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write39_to_af321_rd19.push(af32_af32_update_0_write39);
}

inline void af32_af32_update_0_write4_write(hw_uint<16>& af32_af32_update_0_write4, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write4_to_af320_rd2.push(af32_af32_update_0_write4);
}

inline void af32_af32_update_0_write40_write(hw_uint<16>& af32_af32_update_0_write40, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write40_to_af320_rd20.push(af32_af32_update_0_write40);
}

inline void af32_af32_update_0_write41_write(hw_uint<16>& af32_af32_update_0_write41, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write41_to_af321_rd20.push(af32_af32_update_0_write41);
}

inline void af32_af32_update_0_write42_write(hw_uint<16>& af32_af32_update_0_write42, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write42_to_af320_rd21.push(af32_af32_update_0_write42);
}

inline void af32_af32_update_0_write43_write(hw_uint<16>& af32_af32_update_0_write43, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write43_to_af321_rd21.push(af32_af32_update_0_write43);
}

inline void af32_af32_update_0_write44_write(hw_uint<16>& af32_af32_update_0_write44, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write44_to_af320_rd22.push(af32_af32_update_0_write44);
}

inline void af32_af32_update_0_write45_write(hw_uint<16>& af32_af32_update_0_write45, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write45_to_af321_rd22.push(af32_af32_update_0_write45);
}

inline void af32_af32_update_0_write46_write(hw_uint<16>& af32_af32_update_0_write46, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write46_to_af320_rd23.push(af32_af32_update_0_write46);
}

inline void af32_af32_update_0_write47_write(hw_uint<16>& af32_af32_update_0_write47, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write47_to_af321_rd23.push(af32_af32_update_0_write47);
}

inline void af32_af32_update_0_write48_write(hw_uint<16>& af32_af32_update_0_write48, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write48_to_af320_rd24.push(af32_af32_update_0_write48);
}

inline void af32_af32_update_0_write49_write(hw_uint<16>& af32_af32_update_0_write49, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write49_to_af321_rd24.push(af32_af32_update_0_write49);
}

inline void af32_af32_update_0_write5_write(hw_uint<16>& af32_af32_update_0_write5, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write5_to_af321_rd2.push(af32_af32_update_0_write5);
}

inline void af32_af32_update_0_write50_write(hw_uint<16>& af32_af32_update_0_write50, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write50_to_af320_rd25.push(af32_af32_update_0_write50);
}

inline void af32_af32_update_0_write51_write(hw_uint<16>& af32_af32_update_0_write51, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write51_to_af321_rd25.push(af32_af32_update_0_write51);
}

inline void af32_af32_update_0_write52_write(hw_uint<16>& af32_af32_update_0_write52, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write52_to_af320_rd26.push(af32_af32_update_0_write52);
}

inline void af32_af32_update_0_write53_write(hw_uint<16>& af32_af32_update_0_write53, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write53_to_af321_rd26.push(af32_af32_update_0_write53);
}

inline void af32_af32_update_0_write54_write(hw_uint<16>& af32_af32_update_0_write54, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write54_to_af320_rd27.push(af32_af32_update_0_write54);
}

inline void af32_af32_update_0_write55_write(hw_uint<16>& af32_af32_update_0_write55, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write55_to_af321_rd27.push(af32_af32_update_0_write55);
}

inline void af32_af32_update_0_write56_write(hw_uint<16>& af32_af32_update_0_write56, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write56_to_af320_rd28.push(af32_af32_update_0_write56);
}

inline void af32_af32_update_0_write57_write(hw_uint<16>& af32_af32_update_0_write57, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write57_to_af321_rd28.push(af32_af32_update_0_write57);
}

inline void af32_af32_update_0_write58_write(hw_uint<16>& af32_af32_update_0_write58, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write58_to_af320_rd29.push(af32_af32_update_0_write58);
}

inline void af32_af32_update_0_write59_write(hw_uint<16>& af32_af32_update_0_write59, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write59_to_af321_rd29.push(af32_af32_update_0_write59);
}

inline void af32_af32_update_0_write6_write(hw_uint<16>& af32_af32_update_0_write6, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write6_to_af320_rd3.push(af32_af32_update_0_write6);
}

inline void af32_af32_update_0_write60_write(hw_uint<16>& af32_af32_update_0_write60, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write60_to_af320_rd30.push(af32_af32_update_0_write60);
}

inline void af32_af32_update_0_write61_write(hw_uint<16>& af32_af32_update_0_write61, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write61_to_af321_rd30.push(af32_af32_update_0_write61);
}

inline void af32_af32_update_0_write62_write(hw_uint<16>& af32_af32_update_0_write62, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write62_to_af320_rd31.push(af32_af32_update_0_write62);
}

inline void af32_af32_update_0_write63_write(hw_uint<16>& af32_af32_update_0_write63, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write63_to_af321_rd31.push(af32_af32_update_0_write63);
}

inline void af32_af32_update_0_write7_write(hw_uint<16>& af32_af32_update_0_write7, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write7_to_af321_rd3.push(af32_af32_update_0_write7);
}

inline void af32_af32_update_0_write8_write(hw_uint<16>& af32_af32_update_0_write8, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write8_to_af320_rd4.push(af32_af32_update_0_write8);
}

inline void af32_af32_update_0_write9_write(hw_uint<16>& af32_af32_update_0_write9, af32_cache& af32, int d0, int d1, int dynamic_address) {
  af32.af32_af32_update_0_write9_to_af321_rd4.push(af32_af32_update_0_write9);
}

inline hw_uint<16> af320_rd0_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd0 read pattern: { af320_update_0[d0, d1] -> af32[64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write0 = af32.af32_af32_update_0_write0_to_af320_rd0.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write0;
  return 0;
}

inline hw_uint<16> af320_rd1_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd1 read pattern: { af320_update_0[d0, d1] -> af32[2 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write2 = af32.af32_af32_update_0_write2_to_af320_rd1.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write2;
  return 0;
}

inline hw_uint<16> af320_rd10_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd10 read pattern: { af320_update_0[d0, d1] -> af32[20 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write20 = af32.af32_af32_update_0_write20_to_af320_rd10.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write20;
  return 0;
}

inline hw_uint<16> af320_rd11_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd11 read pattern: { af320_update_0[d0, d1] -> af32[22 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write22 = af32.af32_af32_update_0_write22_to_af320_rd11.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write22;
  return 0;
}

inline hw_uint<16> af320_rd12_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd12 read pattern: { af320_update_0[d0, d1] -> af32[24 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write24 = af32.af32_af32_update_0_write24_to_af320_rd12.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write24;
  return 0;
}

inline hw_uint<16> af320_rd13_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd13 read pattern: { af320_update_0[d0, d1] -> af32[26 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write26 = af32.af32_af32_update_0_write26_to_af320_rd13.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write26;
  return 0;
}

inline hw_uint<16> af320_rd14_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd14 read pattern: { af320_update_0[d0, d1] -> af32[28 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write28 = af32.af32_af32_update_0_write28_to_af320_rd14.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write28;
  return 0;
}

inline hw_uint<16> af320_rd15_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd15 read pattern: { af320_update_0[d0, d1] -> af32[30 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write30 = af32.af32_af32_update_0_write30_to_af320_rd15.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write30;
  return 0;
}

inline hw_uint<16> af320_rd16_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd16 read pattern: { af320_update_0[d0, d1] -> af32[32 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write32 = af32.af32_af32_update_0_write32_to_af320_rd16.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write32;
  return 0;
}

inline hw_uint<16> af320_rd17_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd17 read pattern: { af320_update_0[d0, d1] -> af32[34 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write34 = af32.af32_af32_update_0_write34_to_af320_rd17.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write34;
  return 0;
}

inline hw_uint<16> af320_rd18_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd18 read pattern: { af320_update_0[d0, d1] -> af32[36 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write36 = af32.af32_af32_update_0_write36_to_af320_rd18.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write36;
  return 0;
}

inline hw_uint<16> af320_rd19_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd19 read pattern: { af320_update_0[d0, d1] -> af32[38 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write38 = af32.af32_af32_update_0_write38_to_af320_rd19.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write38;
  return 0;
}

inline hw_uint<16> af320_rd2_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd2 read pattern: { af320_update_0[d0, d1] -> af32[4 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write4 = af32.af32_af32_update_0_write4_to_af320_rd2.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write4;
  return 0;
}

inline hw_uint<16> af320_rd20_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd20 read pattern: { af320_update_0[d0, d1] -> af32[40 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write40 = af32.af32_af32_update_0_write40_to_af320_rd20.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write40;
  return 0;
}

inline hw_uint<16> af320_rd21_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd21 read pattern: { af320_update_0[d0, d1] -> af32[42 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write42 = af32.af32_af32_update_0_write42_to_af320_rd21.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write42;
  return 0;
}

inline hw_uint<16> af320_rd22_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd22 read pattern: { af320_update_0[d0, d1] -> af32[44 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write44 = af32.af32_af32_update_0_write44_to_af320_rd22.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write44;
  return 0;
}

inline hw_uint<16> af320_rd23_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd23 read pattern: { af320_update_0[d0, d1] -> af32[46 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write46 = af32.af32_af32_update_0_write46_to_af320_rd23.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write46;
  return 0;
}

inline hw_uint<16> af320_rd24_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd24 read pattern: { af320_update_0[d0, d1] -> af32[48 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write48 = af32.af32_af32_update_0_write48_to_af320_rd24.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write48;
  return 0;
}

inline hw_uint<16> af320_rd25_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd25 read pattern: { af320_update_0[d0, d1] -> af32[50 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write50 = af32.af32_af32_update_0_write50_to_af320_rd25.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write50;
  return 0;
}

inline hw_uint<16> af320_rd26_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd26 read pattern: { af320_update_0[d0, d1] -> af32[52 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write52 = af32.af32_af32_update_0_write52_to_af320_rd26.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write52;
  return 0;
}

inline hw_uint<16> af320_rd27_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd27 read pattern: { af320_update_0[d0, d1] -> af32[54 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write54 = af32.af32_af32_update_0_write54_to_af320_rd27.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write54;
  return 0;
}

inline hw_uint<16> af320_rd28_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd28 read pattern: { af320_update_0[d0, d1] -> af32[56 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write56 = af32.af32_af32_update_0_write56_to_af320_rd28.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write56;
  return 0;
}

inline hw_uint<16> af320_rd29_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd29 read pattern: { af320_update_0[d0, d1] -> af32[58 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write58 = af32.af32_af32_update_0_write58_to_af320_rd29.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write58;
  return 0;
}

inline hw_uint<16> af320_rd3_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd3 read pattern: { af320_update_0[d0, d1] -> af32[6 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write6 = af32.af32_af32_update_0_write6_to_af320_rd3.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write6;
  return 0;
}

inline hw_uint<16> af320_rd30_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd30 read pattern: { af320_update_0[d0, d1] -> af32[60 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write60 = af32.af32_af32_update_0_write60_to_af320_rd30.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write60;
  return 0;
}

inline hw_uint<16> af320_rd31_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd31 read pattern: { af320_update_0[d0, d1] -> af32[62 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write62 = af32.af32_af32_update_0_write62_to_af320_rd31.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write62;
  return 0;
}

inline hw_uint<16> af320_rd4_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd4 read pattern: { af320_update_0[d0, d1] -> af32[8 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write8 = af32.af32_af32_update_0_write8_to_af320_rd4.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write8;
  return 0;
}

inline hw_uint<16> af320_rd5_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd5 read pattern: { af320_update_0[d0, d1] -> af32[10 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write10 = af32.af32_af32_update_0_write10_to_af320_rd5.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write10;
  return 0;
}

inline hw_uint<16> af320_rd6_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd6 read pattern: { af320_update_0[d0, d1] -> af32[12 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write12 = af32.af32_af32_update_0_write12_to_af320_rd6.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write12;
  return 0;
}

inline hw_uint<16> af320_rd7_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd7 read pattern: { af320_update_0[d0, d1] -> af32[14 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write14 = af32.af32_af32_update_0_write14_to_af320_rd7.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write14;
  return 0;
}

inline hw_uint<16> af320_rd8_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd8 read pattern: { af320_update_0[d0, d1] -> af32[16 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write16 = af32.af32_af32_update_0_write16_to_af320_rd8.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write16;
  return 0;
}

inline hw_uint<16> af320_rd9_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af320_rd9 read pattern: { af320_update_0[d0, d1] -> af32[18 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write18 = af32.af32_af32_update_0_write18_to_af320_rd9.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write18;
  return 0;
}

inline hw_uint<16> af321_rd0_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd0 read pattern: { af321_update_0[d0, d1] -> af32[1 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write1 = af32.af32_af32_update_0_write1_to_af321_rd0.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write1;
  return 0;
}

inline hw_uint<16> af321_rd1_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd1 read pattern: { af321_update_0[d0, d1] -> af32[3 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write3 = af32.af32_af32_update_0_write3_to_af321_rd1.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write3;
  return 0;
}

inline hw_uint<16> af321_rd10_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd10 read pattern: { af321_update_0[d0, d1] -> af32[21 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write21 = af32.af32_af32_update_0_write21_to_af321_rd10.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write21;
  return 0;
}

inline hw_uint<16> af321_rd11_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd11 read pattern: { af321_update_0[d0, d1] -> af32[23 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write23 = af32.af32_af32_update_0_write23_to_af321_rd11.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write23;
  return 0;
}

inline hw_uint<16> af321_rd12_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd12 read pattern: { af321_update_0[d0, d1] -> af32[25 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write25 = af32.af32_af32_update_0_write25_to_af321_rd12.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write25;
  return 0;
}

inline hw_uint<16> af321_rd13_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd13 read pattern: { af321_update_0[d0, d1] -> af32[27 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write27 = af32.af32_af32_update_0_write27_to_af321_rd13.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write27;
  return 0;
}

inline hw_uint<16> af321_rd14_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd14 read pattern: { af321_update_0[d0, d1] -> af32[29 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write29 = af32.af32_af32_update_0_write29_to_af321_rd14.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write29;
  return 0;
}

inline hw_uint<16> af321_rd15_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd15 read pattern: { af321_update_0[d0, d1] -> af32[31 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write31 = af32.af32_af32_update_0_write31_to_af321_rd15.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write31;
  return 0;
}

inline hw_uint<16> af321_rd16_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd16 read pattern: { af321_update_0[d0, d1] -> af32[33 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write33 = af32.af32_af32_update_0_write33_to_af321_rd16.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write33;
  return 0;
}

inline hw_uint<16> af321_rd17_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd17 read pattern: { af321_update_0[d0, d1] -> af32[35 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write35 = af32.af32_af32_update_0_write35_to_af321_rd17.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write35;
  return 0;
}

inline hw_uint<16> af321_rd18_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd18 read pattern: { af321_update_0[d0, d1] -> af32[37 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write37 = af32.af32_af32_update_0_write37_to_af321_rd18.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write37;
  return 0;
}

inline hw_uint<16> af321_rd19_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd19 read pattern: { af321_update_0[d0, d1] -> af32[39 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write39 = af32.af32_af32_update_0_write39_to_af321_rd19.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write39;
  return 0;
}

inline hw_uint<16> af321_rd2_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd2 read pattern: { af321_update_0[d0, d1] -> af32[5 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write5 = af32.af32_af32_update_0_write5_to_af321_rd2.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write5;
  return 0;
}

inline hw_uint<16> af321_rd20_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd20 read pattern: { af321_update_0[d0, d1] -> af32[41 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write41 = af32.af32_af32_update_0_write41_to_af321_rd20.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write41;
  return 0;
}

inline hw_uint<16> af321_rd21_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd21 read pattern: { af321_update_0[d0, d1] -> af32[43 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write43 = af32.af32_af32_update_0_write43_to_af321_rd21.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write43;
  return 0;
}

inline hw_uint<16> af321_rd22_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd22 read pattern: { af321_update_0[d0, d1] -> af32[45 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write45 = af32.af32_af32_update_0_write45_to_af321_rd22.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write45;
  return 0;
}

inline hw_uint<16> af321_rd23_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd23 read pattern: { af321_update_0[d0, d1] -> af32[47 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write47 = af32.af32_af32_update_0_write47_to_af321_rd23.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write47;
  return 0;
}

inline hw_uint<16> af321_rd24_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd24 read pattern: { af321_update_0[d0, d1] -> af32[49 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write49 = af32.af32_af32_update_0_write49_to_af321_rd24.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write49;
  return 0;
}

inline hw_uint<16> af321_rd25_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd25 read pattern: { af321_update_0[d0, d1] -> af32[51 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write51 = af32.af32_af32_update_0_write51_to_af321_rd25.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write51;
  return 0;
}

inline hw_uint<16> af321_rd26_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd26 read pattern: { af321_update_0[d0, d1] -> af32[53 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write53 = af32.af32_af32_update_0_write53_to_af321_rd26.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write53;
  return 0;
}

inline hw_uint<16> af321_rd27_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd27 read pattern: { af321_update_0[d0, d1] -> af32[55 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write55 = af32.af32_af32_update_0_write55_to_af321_rd27.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write55;
  return 0;
}

inline hw_uint<16> af321_rd28_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd28 read pattern: { af321_update_0[d0, d1] -> af32[57 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write57 = af32.af32_af32_update_0_write57_to_af321_rd28.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write57;
  return 0;
}

inline hw_uint<16> af321_rd29_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd29 read pattern: { af321_update_0[d0, d1] -> af32[59 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write59 = af32.af32_af32_update_0_write59_to_af321_rd29.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write59;
  return 0;
}

inline hw_uint<16> af321_rd3_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd3 read pattern: { af321_update_0[d0, d1] -> af32[7 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write7 = af32.af32_af32_update_0_write7_to_af321_rd3.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write7;
  return 0;
}

inline hw_uint<16> af321_rd30_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd30 read pattern: { af321_update_0[d0, d1] -> af32[61 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write61 = af32.af32_af32_update_0_write61_to_af321_rd30.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write61;
  return 0;
}

inline hw_uint<16> af321_rd31_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd31 read pattern: { af321_update_0[d0, d1] -> af32[63 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write63 = af32.af32_af32_update_0_write63_to_af321_rd31.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write63;
  return 0;
}

inline hw_uint<16> af321_rd4_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd4 read pattern: { af321_update_0[d0, d1] -> af32[9 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write9 = af32.af32_af32_update_0_write9_to_af321_rd4.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write9;
  return 0;
}

inline hw_uint<16> af321_rd5_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd5 read pattern: { af321_update_0[d0, d1] -> af32[11 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write11 = af32.af32_af32_update_0_write11_to_af321_rd5.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write11;
  return 0;
}

inline hw_uint<16> af321_rd6_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd6 read pattern: { af321_update_0[d0, d1] -> af32[13 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write13 = af32.af32_af32_update_0_write13_to_af321_rd6.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write13;
  return 0;
}

inline hw_uint<16> af321_rd7_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd7 read pattern: { af321_update_0[d0, d1] -> af32[15 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write15 = af32.af32_af32_update_0_write15_to_af321_rd7.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write15;
  return 0;
}

inline hw_uint<16> af321_rd8_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd8 read pattern: { af321_update_0[d0, d1] -> af32[17 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write17 = af32.af32_af32_update_0_write17_to_af321_rd8.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write17;
  return 0;
}

inline hw_uint<16> af321_rd9_select(af32_cache& af32, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af321_rd9 read pattern: { af321_update_0[d0, d1] -> af32[19 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_af32_af32_update_0_write19 = af32.af32_af32_update_0_write19_to_af321_rd9.peek(/* one reader or all rams */ 0);
  return value_af32_af32_update_0_write19;
  return 0;
}

// # of bundles = 3
// af320_update_0_read
//	af320_rd0
//	af320_rd1
//	af320_rd2
//	af320_rd3
//	af320_rd4
//	af320_rd5
//	af320_rd6
//	af320_rd7
//	af320_rd8
//	af320_rd9
//	af320_rd10
//	af320_rd11
//	af320_rd12
//	af320_rd13
//	af320_rd14
//	af320_rd15
//	af320_rd16
//	af320_rd17
//	af320_rd18
//	af320_rd19
//	af320_rd20
//	af320_rd21
//	af320_rd22
//	af320_rd23
//	af320_rd24
//	af320_rd25
//	af320_rd26
//	af320_rd27
//	af320_rd28
//	af320_rd29
//	af320_rd30
//	af320_rd31
inline hw_uint<512> af32_af320_update_0_read_bundle_read(af32_cache& af32, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // af320_rd0
    // af320_rd1
    // af320_rd2
    // af320_rd3
    // af320_rd4
    // af320_rd5
    // af320_rd6
    // af320_rd7
    // af320_rd8
    // af320_rd9
    // af320_rd10
    // af320_rd11
    // af320_rd12
    // af320_rd13
    // af320_rd14
    // af320_rd15
    // af320_rd16
    // af320_rd17
    // af320_rd18
    // af320_rd19
    // af320_rd20
    // af320_rd21
    // af320_rd22
    // af320_rd23
    // af320_rd24
    // af320_rd25
    // af320_rd26
    // af320_rd27
    // af320_rd28
    // af320_rd29
    // af320_rd30
    // af320_rd31

	hw_uint<512> result;
	hw_uint<16> af320_rd0_res = af320_rd0_select(af32, d0, d1, dynamic_address);
	set_at<0, 512>(result, af320_rd0_res);
	hw_uint<16> af320_rd1_res = af320_rd1_select(af32, d0, d1, dynamic_address);
	set_at<16, 512>(result, af320_rd1_res);
	hw_uint<16> af320_rd2_res = af320_rd2_select(af32, d0, d1, dynamic_address);
	set_at<32, 512>(result, af320_rd2_res);
	hw_uint<16> af320_rd3_res = af320_rd3_select(af32, d0, d1, dynamic_address);
	set_at<48, 512>(result, af320_rd3_res);
	hw_uint<16> af320_rd4_res = af320_rd4_select(af32, d0, d1, dynamic_address);
	set_at<64, 512>(result, af320_rd4_res);
	hw_uint<16> af320_rd5_res = af320_rd5_select(af32, d0, d1, dynamic_address);
	set_at<80, 512>(result, af320_rd5_res);
	hw_uint<16> af320_rd6_res = af320_rd6_select(af32, d0, d1, dynamic_address);
	set_at<96, 512>(result, af320_rd6_res);
	hw_uint<16> af320_rd7_res = af320_rd7_select(af32, d0, d1, dynamic_address);
	set_at<112, 512>(result, af320_rd7_res);
	hw_uint<16> af320_rd8_res = af320_rd8_select(af32, d0, d1, dynamic_address);
	set_at<128, 512>(result, af320_rd8_res);
	hw_uint<16> af320_rd9_res = af320_rd9_select(af32, d0, d1, dynamic_address);
	set_at<144, 512>(result, af320_rd9_res);
	hw_uint<16> af320_rd10_res = af320_rd10_select(af32, d0, d1, dynamic_address);
	set_at<160, 512>(result, af320_rd10_res);
	hw_uint<16> af320_rd11_res = af320_rd11_select(af32, d0, d1, dynamic_address);
	set_at<176, 512>(result, af320_rd11_res);
	hw_uint<16> af320_rd12_res = af320_rd12_select(af32, d0, d1, dynamic_address);
	set_at<192, 512>(result, af320_rd12_res);
	hw_uint<16> af320_rd13_res = af320_rd13_select(af32, d0, d1, dynamic_address);
	set_at<208, 512>(result, af320_rd13_res);
	hw_uint<16> af320_rd14_res = af320_rd14_select(af32, d0, d1, dynamic_address);
	set_at<224, 512>(result, af320_rd14_res);
	hw_uint<16> af320_rd15_res = af320_rd15_select(af32, d0, d1, dynamic_address);
	set_at<240, 512>(result, af320_rd15_res);
	hw_uint<16> af320_rd16_res = af320_rd16_select(af32, d0, d1, dynamic_address);
	set_at<256, 512>(result, af320_rd16_res);
	hw_uint<16> af320_rd17_res = af320_rd17_select(af32, d0, d1, dynamic_address);
	set_at<272, 512>(result, af320_rd17_res);
	hw_uint<16> af320_rd18_res = af320_rd18_select(af32, d0, d1, dynamic_address);
	set_at<288, 512>(result, af320_rd18_res);
	hw_uint<16> af320_rd19_res = af320_rd19_select(af32, d0, d1, dynamic_address);
	set_at<304, 512>(result, af320_rd19_res);
	hw_uint<16> af320_rd20_res = af320_rd20_select(af32, d0, d1, dynamic_address);
	set_at<320, 512>(result, af320_rd20_res);
	hw_uint<16> af320_rd21_res = af320_rd21_select(af32, d0, d1, dynamic_address);
	set_at<336, 512>(result, af320_rd21_res);
	hw_uint<16> af320_rd22_res = af320_rd22_select(af32, d0, d1, dynamic_address);
	set_at<352, 512>(result, af320_rd22_res);
	hw_uint<16> af320_rd23_res = af320_rd23_select(af32, d0, d1, dynamic_address);
	set_at<368, 512>(result, af320_rd23_res);
	hw_uint<16> af320_rd24_res = af320_rd24_select(af32, d0, d1, dynamic_address);
	set_at<384, 512>(result, af320_rd24_res);
	hw_uint<16> af320_rd25_res = af320_rd25_select(af32, d0, d1, dynamic_address);
	set_at<400, 512>(result, af320_rd25_res);
	hw_uint<16> af320_rd26_res = af320_rd26_select(af32, d0, d1, dynamic_address);
	set_at<416, 512>(result, af320_rd26_res);
	hw_uint<16> af320_rd27_res = af320_rd27_select(af32, d0, d1, dynamic_address);
	set_at<432, 512>(result, af320_rd27_res);
	hw_uint<16> af320_rd28_res = af320_rd28_select(af32, d0, d1, dynamic_address);
	set_at<448, 512>(result, af320_rd28_res);
	hw_uint<16> af320_rd29_res = af320_rd29_select(af32, d0, d1, dynamic_address);
	set_at<464, 512>(result, af320_rd29_res);
	hw_uint<16> af320_rd30_res = af320_rd30_select(af32, d0, d1, dynamic_address);
	set_at<480, 512>(result, af320_rd30_res);
	hw_uint<16> af320_rd31_res = af320_rd31_select(af32, d0, d1, dynamic_address);
	set_at<496, 512>(result, af320_rd31_res);
	return result;
}

// af321_update_0_read
//	af321_rd0
//	af321_rd1
//	af321_rd2
//	af321_rd3
//	af321_rd4
//	af321_rd5
//	af321_rd6
//	af321_rd7
//	af321_rd8
//	af321_rd9
//	af321_rd10
//	af321_rd11
//	af321_rd12
//	af321_rd13
//	af321_rd14
//	af321_rd15
//	af321_rd16
//	af321_rd17
//	af321_rd18
//	af321_rd19
//	af321_rd20
//	af321_rd21
//	af321_rd22
//	af321_rd23
//	af321_rd24
//	af321_rd25
//	af321_rd26
//	af321_rd27
//	af321_rd28
//	af321_rd29
//	af321_rd30
//	af321_rd31
inline hw_uint<512> af32_af321_update_0_read_bundle_read(af32_cache& af32, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // af321_rd0
    // af321_rd1
    // af321_rd2
    // af321_rd3
    // af321_rd4
    // af321_rd5
    // af321_rd6
    // af321_rd7
    // af321_rd8
    // af321_rd9
    // af321_rd10
    // af321_rd11
    // af321_rd12
    // af321_rd13
    // af321_rd14
    // af321_rd15
    // af321_rd16
    // af321_rd17
    // af321_rd18
    // af321_rd19
    // af321_rd20
    // af321_rd21
    // af321_rd22
    // af321_rd23
    // af321_rd24
    // af321_rd25
    // af321_rd26
    // af321_rd27
    // af321_rd28
    // af321_rd29
    // af321_rd30
    // af321_rd31

	hw_uint<512> result;
	hw_uint<16> af321_rd0_res = af321_rd0_select(af32, d0, d1, dynamic_address);
	set_at<0, 512>(result, af321_rd0_res);
	hw_uint<16> af321_rd1_res = af321_rd1_select(af32, d0, d1, dynamic_address);
	set_at<16, 512>(result, af321_rd1_res);
	hw_uint<16> af321_rd2_res = af321_rd2_select(af32, d0, d1, dynamic_address);
	set_at<32, 512>(result, af321_rd2_res);
	hw_uint<16> af321_rd3_res = af321_rd3_select(af32, d0, d1, dynamic_address);
	set_at<48, 512>(result, af321_rd3_res);
	hw_uint<16> af321_rd4_res = af321_rd4_select(af32, d0, d1, dynamic_address);
	set_at<64, 512>(result, af321_rd4_res);
	hw_uint<16> af321_rd5_res = af321_rd5_select(af32, d0, d1, dynamic_address);
	set_at<80, 512>(result, af321_rd5_res);
	hw_uint<16> af321_rd6_res = af321_rd6_select(af32, d0, d1, dynamic_address);
	set_at<96, 512>(result, af321_rd6_res);
	hw_uint<16> af321_rd7_res = af321_rd7_select(af32, d0, d1, dynamic_address);
	set_at<112, 512>(result, af321_rd7_res);
	hw_uint<16> af321_rd8_res = af321_rd8_select(af32, d0, d1, dynamic_address);
	set_at<128, 512>(result, af321_rd8_res);
	hw_uint<16> af321_rd9_res = af321_rd9_select(af32, d0, d1, dynamic_address);
	set_at<144, 512>(result, af321_rd9_res);
	hw_uint<16> af321_rd10_res = af321_rd10_select(af32, d0, d1, dynamic_address);
	set_at<160, 512>(result, af321_rd10_res);
	hw_uint<16> af321_rd11_res = af321_rd11_select(af32, d0, d1, dynamic_address);
	set_at<176, 512>(result, af321_rd11_res);
	hw_uint<16> af321_rd12_res = af321_rd12_select(af32, d0, d1, dynamic_address);
	set_at<192, 512>(result, af321_rd12_res);
	hw_uint<16> af321_rd13_res = af321_rd13_select(af32, d0, d1, dynamic_address);
	set_at<208, 512>(result, af321_rd13_res);
	hw_uint<16> af321_rd14_res = af321_rd14_select(af32, d0, d1, dynamic_address);
	set_at<224, 512>(result, af321_rd14_res);
	hw_uint<16> af321_rd15_res = af321_rd15_select(af32, d0, d1, dynamic_address);
	set_at<240, 512>(result, af321_rd15_res);
	hw_uint<16> af321_rd16_res = af321_rd16_select(af32, d0, d1, dynamic_address);
	set_at<256, 512>(result, af321_rd16_res);
	hw_uint<16> af321_rd17_res = af321_rd17_select(af32, d0, d1, dynamic_address);
	set_at<272, 512>(result, af321_rd17_res);
	hw_uint<16> af321_rd18_res = af321_rd18_select(af32, d0, d1, dynamic_address);
	set_at<288, 512>(result, af321_rd18_res);
	hw_uint<16> af321_rd19_res = af321_rd19_select(af32, d0, d1, dynamic_address);
	set_at<304, 512>(result, af321_rd19_res);
	hw_uint<16> af321_rd20_res = af321_rd20_select(af32, d0, d1, dynamic_address);
	set_at<320, 512>(result, af321_rd20_res);
	hw_uint<16> af321_rd21_res = af321_rd21_select(af32, d0, d1, dynamic_address);
	set_at<336, 512>(result, af321_rd21_res);
	hw_uint<16> af321_rd22_res = af321_rd22_select(af32, d0, d1, dynamic_address);
	set_at<352, 512>(result, af321_rd22_res);
	hw_uint<16> af321_rd23_res = af321_rd23_select(af32, d0, d1, dynamic_address);
	set_at<368, 512>(result, af321_rd23_res);
	hw_uint<16> af321_rd24_res = af321_rd24_select(af32, d0, d1, dynamic_address);
	set_at<384, 512>(result, af321_rd24_res);
	hw_uint<16> af321_rd25_res = af321_rd25_select(af32, d0, d1, dynamic_address);
	set_at<400, 512>(result, af321_rd25_res);
	hw_uint<16> af321_rd26_res = af321_rd26_select(af32, d0, d1, dynamic_address);
	set_at<416, 512>(result, af321_rd26_res);
	hw_uint<16> af321_rd27_res = af321_rd27_select(af32, d0, d1, dynamic_address);
	set_at<432, 512>(result, af321_rd27_res);
	hw_uint<16> af321_rd28_res = af321_rd28_select(af32, d0, d1, dynamic_address);
	set_at<448, 512>(result, af321_rd28_res);
	hw_uint<16> af321_rd29_res = af321_rd29_select(af32, d0, d1, dynamic_address);
	set_at<464, 512>(result, af321_rd29_res);
	hw_uint<16> af321_rd30_res = af321_rd30_select(af32, d0, d1, dynamic_address);
	set_at<480, 512>(result, af321_rd30_res);
	hw_uint<16> af321_rd31_res = af321_rd31_select(af32, d0, d1, dynamic_address);
	set_at<496, 512>(result, af321_rd31_res);
	return result;
}

// af32_update_0_write
//	af32_af32_update_0_write0
//	af32_af32_update_0_write1
//	af32_af32_update_0_write2
//	af32_af32_update_0_write3
//	af32_af32_update_0_write4
//	af32_af32_update_0_write5
//	af32_af32_update_0_write6
//	af32_af32_update_0_write7
//	af32_af32_update_0_write8
//	af32_af32_update_0_write9
//	af32_af32_update_0_write10
//	af32_af32_update_0_write11
//	af32_af32_update_0_write12
//	af32_af32_update_0_write13
//	af32_af32_update_0_write14
//	af32_af32_update_0_write15
//	af32_af32_update_0_write16
//	af32_af32_update_0_write17
//	af32_af32_update_0_write18
//	af32_af32_update_0_write19
//	af32_af32_update_0_write20
//	af32_af32_update_0_write21
//	af32_af32_update_0_write22
//	af32_af32_update_0_write23
//	af32_af32_update_0_write24
//	af32_af32_update_0_write25
//	af32_af32_update_0_write26
//	af32_af32_update_0_write27
//	af32_af32_update_0_write28
//	af32_af32_update_0_write29
//	af32_af32_update_0_write30
//	af32_af32_update_0_write31
//	af32_af32_update_0_write32
//	af32_af32_update_0_write33
//	af32_af32_update_0_write34
//	af32_af32_update_0_write35
//	af32_af32_update_0_write36
//	af32_af32_update_0_write37
//	af32_af32_update_0_write38
//	af32_af32_update_0_write39
//	af32_af32_update_0_write40
//	af32_af32_update_0_write41
//	af32_af32_update_0_write42
//	af32_af32_update_0_write43
//	af32_af32_update_0_write44
//	af32_af32_update_0_write45
//	af32_af32_update_0_write46
//	af32_af32_update_0_write47
//	af32_af32_update_0_write48
//	af32_af32_update_0_write49
//	af32_af32_update_0_write50
//	af32_af32_update_0_write51
//	af32_af32_update_0_write52
//	af32_af32_update_0_write53
//	af32_af32_update_0_write54
//	af32_af32_update_0_write55
//	af32_af32_update_0_write56
//	af32_af32_update_0_write57
//	af32_af32_update_0_write58
//	af32_af32_update_0_write59
//	af32_af32_update_0_write60
//	af32_af32_update_0_write61
//	af32_af32_update_0_write62
//	af32_af32_update_0_write63
inline void af32_af32_update_0_write_bundle_write(hw_uint<1024>& af32_update_0_write, af32_cache& af32, int d0, int d1, int dynamic_address) {
	hw_uint<16> af32_af32_update_0_write0_res = af32_update_0_write.extract<0, 15>();
	af32_af32_update_0_write0_write(af32_af32_update_0_write0_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write1_res = af32_update_0_write.extract<16, 31>();
	af32_af32_update_0_write1_write(af32_af32_update_0_write1_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write2_res = af32_update_0_write.extract<32, 47>();
	af32_af32_update_0_write2_write(af32_af32_update_0_write2_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write3_res = af32_update_0_write.extract<48, 63>();
	af32_af32_update_0_write3_write(af32_af32_update_0_write3_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write4_res = af32_update_0_write.extract<64, 79>();
	af32_af32_update_0_write4_write(af32_af32_update_0_write4_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write5_res = af32_update_0_write.extract<80, 95>();
	af32_af32_update_0_write5_write(af32_af32_update_0_write5_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write6_res = af32_update_0_write.extract<96, 111>();
	af32_af32_update_0_write6_write(af32_af32_update_0_write6_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write7_res = af32_update_0_write.extract<112, 127>();
	af32_af32_update_0_write7_write(af32_af32_update_0_write7_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write8_res = af32_update_0_write.extract<128, 143>();
	af32_af32_update_0_write8_write(af32_af32_update_0_write8_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write9_res = af32_update_0_write.extract<144, 159>();
	af32_af32_update_0_write9_write(af32_af32_update_0_write9_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write10_res = af32_update_0_write.extract<160, 175>();
	af32_af32_update_0_write10_write(af32_af32_update_0_write10_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write11_res = af32_update_0_write.extract<176, 191>();
	af32_af32_update_0_write11_write(af32_af32_update_0_write11_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write12_res = af32_update_0_write.extract<192, 207>();
	af32_af32_update_0_write12_write(af32_af32_update_0_write12_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write13_res = af32_update_0_write.extract<208, 223>();
	af32_af32_update_0_write13_write(af32_af32_update_0_write13_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write14_res = af32_update_0_write.extract<224, 239>();
	af32_af32_update_0_write14_write(af32_af32_update_0_write14_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write15_res = af32_update_0_write.extract<240, 255>();
	af32_af32_update_0_write15_write(af32_af32_update_0_write15_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write16_res = af32_update_0_write.extract<256, 271>();
	af32_af32_update_0_write16_write(af32_af32_update_0_write16_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write17_res = af32_update_0_write.extract<272, 287>();
	af32_af32_update_0_write17_write(af32_af32_update_0_write17_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write18_res = af32_update_0_write.extract<288, 303>();
	af32_af32_update_0_write18_write(af32_af32_update_0_write18_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write19_res = af32_update_0_write.extract<304, 319>();
	af32_af32_update_0_write19_write(af32_af32_update_0_write19_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write20_res = af32_update_0_write.extract<320, 335>();
	af32_af32_update_0_write20_write(af32_af32_update_0_write20_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write21_res = af32_update_0_write.extract<336, 351>();
	af32_af32_update_0_write21_write(af32_af32_update_0_write21_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write22_res = af32_update_0_write.extract<352, 367>();
	af32_af32_update_0_write22_write(af32_af32_update_0_write22_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write23_res = af32_update_0_write.extract<368, 383>();
	af32_af32_update_0_write23_write(af32_af32_update_0_write23_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write24_res = af32_update_0_write.extract<384, 399>();
	af32_af32_update_0_write24_write(af32_af32_update_0_write24_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write25_res = af32_update_0_write.extract<400, 415>();
	af32_af32_update_0_write25_write(af32_af32_update_0_write25_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write26_res = af32_update_0_write.extract<416, 431>();
	af32_af32_update_0_write26_write(af32_af32_update_0_write26_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write27_res = af32_update_0_write.extract<432, 447>();
	af32_af32_update_0_write27_write(af32_af32_update_0_write27_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write28_res = af32_update_0_write.extract<448, 463>();
	af32_af32_update_0_write28_write(af32_af32_update_0_write28_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write29_res = af32_update_0_write.extract<464, 479>();
	af32_af32_update_0_write29_write(af32_af32_update_0_write29_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write30_res = af32_update_0_write.extract<480, 495>();
	af32_af32_update_0_write30_write(af32_af32_update_0_write30_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write31_res = af32_update_0_write.extract<496, 511>();
	af32_af32_update_0_write31_write(af32_af32_update_0_write31_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write32_res = af32_update_0_write.extract<512, 527>();
	af32_af32_update_0_write32_write(af32_af32_update_0_write32_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write33_res = af32_update_0_write.extract<528, 543>();
	af32_af32_update_0_write33_write(af32_af32_update_0_write33_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write34_res = af32_update_0_write.extract<544, 559>();
	af32_af32_update_0_write34_write(af32_af32_update_0_write34_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write35_res = af32_update_0_write.extract<560, 575>();
	af32_af32_update_0_write35_write(af32_af32_update_0_write35_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write36_res = af32_update_0_write.extract<576, 591>();
	af32_af32_update_0_write36_write(af32_af32_update_0_write36_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write37_res = af32_update_0_write.extract<592, 607>();
	af32_af32_update_0_write37_write(af32_af32_update_0_write37_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write38_res = af32_update_0_write.extract<608, 623>();
	af32_af32_update_0_write38_write(af32_af32_update_0_write38_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write39_res = af32_update_0_write.extract<624, 639>();
	af32_af32_update_0_write39_write(af32_af32_update_0_write39_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write40_res = af32_update_0_write.extract<640, 655>();
	af32_af32_update_0_write40_write(af32_af32_update_0_write40_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write41_res = af32_update_0_write.extract<656, 671>();
	af32_af32_update_0_write41_write(af32_af32_update_0_write41_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write42_res = af32_update_0_write.extract<672, 687>();
	af32_af32_update_0_write42_write(af32_af32_update_0_write42_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write43_res = af32_update_0_write.extract<688, 703>();
	af32_af32_update_0_write43_write(af32_af32_update_0_write43_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write44_res = af32_update_0_write.extract<704, 719>();
	af32_af32_update_0_write44_write(af32_af32_update_0_write44_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write45_res = af32_update_0_write.extract<720, 735>();
	af32_af32_update_0_write45_write(af32_af32_update_0_write45_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write46_res = af32_update_0_write.extract<736, 751>();
	af32_af32_update_0_write46_write(af32_af32_update_0_write46_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write47_res = af32_update_0_write.extract<752, 767>();
	af32_af32_update_0_write47_write(af32_af32_update_0_write47_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write48_res = af32_update_0_write.extract<768, 783>();
	af32_af32_update_0_write48_write(af32_af32_update_0_write48_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write49_res = af32_update_0_write.extract<784, 799>();
	af32_af32_update_0_write49_write(af32_af32_update_0_write49_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write50_res = af32_update_0_write.extract<800, 815>();
	af32_af32_update_0_write50_write(af32_af32_update_0_write50_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write51_res = af32_update_0_write.extract<816, 831>();
	af32_af32_update_0_write51_write(af32_af32_update_0_write51_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write52_res = af32_update_0_write.extract<832, 847>();
	af32_af32_update_0_write52_write(af32_af32_update_0_write52_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write53_res = af32_update_0_write.extract<848, 863>();
	af32_af32_update_0_write53_write(af32_af32_update_0_write53_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write54_res = af32_update_0_write.extract<864, 879>();
	af32_af32_update_0_write54_write(af32_af32_update_0_write54_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write55_res = af32_update_0_write.extract<880, 895>();
	af32_af32_update_0_write55_write(af32_af32_update_0_write55_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write56_res = af32_update_0_write.extract<896, 911>();
	af32_af32_update_0_write56_write(af32_af32_update_0_write56_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write57_res = af32_update_0_write.extract<912, 927>();
	af32_af32_update_0_write57_write(af32_af32_update_0_write57_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write58_res = af32_update_0_write.extract<928, 943>();
	af32_af32_update_0_write58_write(af32_af32_update_0_write58_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write59_res = af32_update_0_write.extract<944, 959>();
	af32_af32_update_0_write59_write(af32_af32_update_0_write59_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write60_res = af32_update_0_write.extract<960, 975>();
	af32_af32_update_0_write60_write(af32_af32_update_0_write60_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write61_res = af32_update_0_write.extract<976, 991>();
	af32_af32_update_0_write61_write(af32_af32_update_0_write61_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write62_res = af32_update_0_write.extract<992, 1007>();
	af32_af32_update_0_write62_write(af32_af32_update_0_write62_res, af32, d0, d1, dynamic_address);
	hw_uint<16> af32_af32_update_0_write63_res = af32_update_0_write.extract<1008, 1023>();
	af32_af32_update_0_write63_write(af32_af32_update_0_write63_res, af32, d0, d1, dynamic_address);
}

#include "hw_classes.h"

struct in_off_chip0_in_off_chip0_update_0_write0_merged_banks_2_cache {
	// RAM Box: {[0, 928], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write1_merged_banks_2_cache {
	// RAM Box: {[1, 929], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write10_merged_banks_2_cache {
	// RAM Box: {[10, 938], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write11_merged_banks_2_cache {
	// RAM Box: {[11, 939], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write12_merged_banks_2_cache {
	// RAM Box: {[12, 940], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write13_merged_banks_2_cache {
	// RAM Box: {[13, 941], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write14_merged_banks_2_cache {
	// RAM Box: {[14, 942], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write15_merged_banks_2_cache {
	// RAM Box: {[15, 943], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write16_merged_banks_2_cache {
	// RAM Box: {[16, 944], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write17_merged_banks_2_cache {
	// RAM Box: {[17, 945], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write18_merged_banks_2_cache {
	// RAM Box: {[18, 946], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write19_merged_banks_2_cache {
	// RAM Box: {[19, 947], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write2_merged_banks_2_cache {
	// RAM Box: {[2, 930], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write20_merged_banks_2_cache {
	// RAM Box: {[20, 948], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write21_merged_banks_2_cache {
	// RAM Box: {[21, 949], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write22_merged_banks_2_cache {
	// RAM Box: {[22, 950], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write23_merged_banks_2_cache {
	// RAM Box: {[23, 951], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write24_merged_banks_2_cache {
	// RAM Box: {[24, 952], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write25_merged_banks_2_cache {
	// RAM Box: {[25, 953], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write26_merged_banks_2_cache {
	// RAM Box: {[26, 954], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write27_merged_banks_2_cache {
	// RAM Box: {[27, 955], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write28_merged_banks_2_cache {
	// RAM Box: {[28, 956], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write29_merged_banks_2_cache {
	// RAM Box: {[29, 957], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write3_merged_banks_2_cache {
	// RAM Box: {[3, 931], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write30_merged_banks_2_cache {
	// RAM Box: {[30, 958], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write31_merged_banks_2_cache {
	// RAM Box: {[31, 959], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write4_merged_banks_2_cache {
	// RAM Box: {[4, 932], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write5_merged_banks_2_cache {
	// RAM Box: {[5, 933], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write6_merged_banks_2_cache {
	// RAM Box: {[6, 934], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write7_merged_banks_2_cache {
	// RAM Box: {[7, 935], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write8_merged_banks_2_cache {
	// RAM Box: {[8, 936], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write9_merged_banks_2_cache {
	// RAM Box: {[9, 937], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_cache {
  // # of banks: 32
  in_off_chip0_in_off_chip0_update_0_write0_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write0_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write1_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write1_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write10_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write10_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write11_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write11_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write12_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write12_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write13_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write13_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write14_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write14_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write15_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write15_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write16_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write16_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write17_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write17_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write18_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write18_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write19_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write19_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write2_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write2_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write20_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write20_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write21_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write21_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write22_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write22_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write23_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write23_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write24_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write24_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write25_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write25_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write26_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write26_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write27_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write27_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write28_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write28_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write29_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write29_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write3_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write3_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write30_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write30_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write31_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write31_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write4_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write4_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write5_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write5_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write6_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write6_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write7_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write7_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write8_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write8_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write9_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write9_merged_banks_2;
};



inline void in_off_chip0_in_off_chip0_update_0_write0_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write0, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write0_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write0);
}

inline void in_off_chip0_in_off_chip0_update_0_write1_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write1, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write1_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write1);
}

inline void in_off_chip0_in_off_chip0_update_0_write10_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write10, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write10_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write10);
}

inline void in_off_chip0_in_off_chip0_update_0_write11_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write11, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write11_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write11);
}

inline void in_off_chip0_in_off_chip0_update_0_write12_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write12, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write12_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write12);
}

inline void in_off_chip0_in_off_chip0_update_0_write13_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write13, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write13_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write13);
}

inline void in_off_chip0_in_off_chip0_update_0_write14_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write14, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write14_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write14);
}

inline void in_off_chip0_in_off_chip0_update_0_write15_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write15, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write15_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write15);
}

inline void in_off_chip0_in_off_chip0_update_0_write16_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write16, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write16_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write16);
}

inline void in_off_chip0_in_off_chip0_update_0_write17_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write17, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write17_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write17);
}

inline void in_off_chip0_in_off_chip0_update_0_write18_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write18, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write18_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write18);
}

inline void in_off_chip0_in_off_chip0_update_0_write19_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write19, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write19_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write19);
}

inline void in_off_chip0_in_off_chip0_update_0_write2_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write2, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write2_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write2);
}

inline void in_off_chip0_in_off_chip0_update_0_write20_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write20, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write20_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write20);
}

inline void in_off_chip0_in_off_chip0_update_0_write21_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write21, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write21_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write21);
}

inline void in_off_chip0_in_off_chip0_update_0_write22_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write22, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write22_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write22);
}

inline void in_off_chip0_in_off_chip0_update_0_write23_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write23, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write23_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write23);
}

inline void in_off_chip0_in_off_chip0_update_0_write24_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write24, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write24_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write24);
}

inline void in_off_chip0_in_off_chip0_update_0_write25_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write25, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write25_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write25);
}

inline void in_off_chip0_in_off_chip0_update_0_write26_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write26, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write26_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write26);
}

inline void in_off_chip0_in_off_chip0_update_0_write27_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write27, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write27_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write27);
}

inline void in_off_chip0_in_off_chip0_update_0_write28_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write28, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write28_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write28);
}

inline void in_off_chip0_in_off_chip0_update_0_write29_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write29, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write29_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write29);
}

inline void in_off_chip0_in_off_chip0_update_0_write3_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write3, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write3_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write3);
}

inline void in_off_chip0_in_off_chip0_update_0_write30_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write30, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write30_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write30);
}

inline void in_off_chip0_in_off_chip0_update_0_write31_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write31, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write31_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write31);
}

inline void in_off_chip0_in_off_chip0_update_0_write4_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write4, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write4_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write4);
}

inline void in_off_chip0_in_off_chip0_update_0_write5_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write5, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write5_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write5);
}

inline void in_off_chip0_in_off_chip0_update_0_write6_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write6, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write6_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write6);
}

inline void in_off_chip0_in_off_chip0_update_0_write7_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write7, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write7_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write7);
}

inline void in_off_chip0_in_off_chip0_update_0_write8_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write8, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write8_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write8);
}

inline void in_off_chip0_in_off_chip0_update_0_write9_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write9, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write9_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write9);
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd0_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd0 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write0 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write0_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write0;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd1_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd1 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write0 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write0_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write0;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd10_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd10 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[5 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write5 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write5_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write5;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd11_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd11 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[5 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write5 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write5_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write5;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd12_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd12 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[6 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write6 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write6_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write6;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd13_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd13 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[6 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write6 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write6_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write6;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd14_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd14 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[7 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write7 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write7_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write7;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd15_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd15 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[7 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write7 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write7_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write7;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd16_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd16 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[8 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write8 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write8_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write8;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd17_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd17 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[8 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write8 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write8_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write8;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd18_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd18 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[9 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write9 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write9_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write9;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd19_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd19 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[9 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write9 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write9_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write9;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd2_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd2 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[1 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write1 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write1_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write1;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd20_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd20 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[10 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write10 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write10_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write10;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd21_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd21 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[10 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write10 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write10_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write10;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd22_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd22 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[11 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write11 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write11_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write11;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd23_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd23 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[11 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write11 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write11_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write11;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd24_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd24 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[12 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write12 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write12_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write12;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd25_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd25 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[12 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write12 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write12_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write12;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd26_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd26 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[13 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write13 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write13_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write13;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd27_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd27 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[13 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write13 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write13_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write13;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd28_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd28 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[14 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write14 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write14_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write14;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd29_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd29 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[14 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write14 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write14_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write14;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd3_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd3 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[1 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write1 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write1_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write1;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd30_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd30 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[15 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write15 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write15_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write15;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd31_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd31 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[15 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write15 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write15_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write15;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd32_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd32 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[16 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write16 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write16_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write16;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd33_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd33 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[16 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write16 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write16_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write16;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd34_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd34 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[17 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write17 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write17_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write17;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd35_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd35 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[17 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write17 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write17_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write17;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd36_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd36 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[18 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write18 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write18_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write18;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd37_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd37 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[18 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write18 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write18_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write18;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd38_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd38 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[19 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write19 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write19_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write19;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd39_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd39 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[19 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write19 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write19_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write19;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd4_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd4 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[2 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write2 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write2_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write2;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd40_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd40 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[20 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write20 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write20_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write20;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd41_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd41 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[20 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write20 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write20_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write20;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd42_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd42 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[21 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write21 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write21_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write21;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd43_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd43 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[21 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write21 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write21_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write21;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd44_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd44 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[22 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write22 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write22_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write22;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd45_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd45 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[22 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write22 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write22_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write22;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd46_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd46 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[23 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write23 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write23_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write23;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd47_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd47 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[23 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write23 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write23_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write23;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd48_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd48 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[24 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write24 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write24_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write24;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd49_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd49 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[24 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write24 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write24_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write24;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd5_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd5 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[2 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write2 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write2_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write2;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd50_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd50 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[25 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write25 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write25_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write25;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd51_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd51 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[25 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write25 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write25_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write25;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd52_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd52 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[26 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write26 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write26_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write26;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd53_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd53 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[26 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write26 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write26_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write26;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd54_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd54 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[27 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write27 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write27_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write27;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd55_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd55 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[27 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write27 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write27_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write27;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd56_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd56 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[28 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write28 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write28_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write28;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd57_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd57 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[28 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write28 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write28_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write28;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd58_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd58 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[29 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write29 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write29_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write29;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd59_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd59 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[29 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write29 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write29_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write29;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd6_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd6 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[3 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write3 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write3_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write3;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd60_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd60 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[30 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write30 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write30_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write30;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd61_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd61 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[30 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write30 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write30_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write30;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd62_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd62 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[31 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write31 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write31_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write31;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd63_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd63 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[31 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write31 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write31_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write31;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd7_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd7 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[3 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write3 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write3_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write3;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd8_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd8 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[4 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write4 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write4_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write4;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd9_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd9 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[4 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write4 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write4_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write4;
  return 0;
}

// # of bundles = 2
// in_off_chip0_oc_in_off_chip1_oc_update_0_read
//	in_off_chip0_oc_in_off_chip1_oc_rd0
//	in_off_chip0_oc_in_off_chip1_oc_rd1
//	in_off_chip0_oc_in_off_chip1_oc_rd2
//	in_off_chip0_oc_in_off_chip1_oc_rd3
//	in_off_chip0_oc_in_off_chip1_oc_rd4
//	in_off_chip0_oc_in_off_chip1_oc_rd5
//	in_off_chip0_oc_in_off_chip1_oc_rd6
//	in_off_chip0_oc_in_off_chip1_oc_rd7
//	in_off_chip0_oc_in_off_chip1_oc_rd8
//	in_off_chip0_oc_in_off_chip1_oc_rd9
//	in_off_chip0_oc_in_off_chip1_oc_rd10
//	in_off_chip0_oc_in_off_chip1_oc_rd11
//	in_off_chip0_oc_in_off_chip1_oc_rd12
//	in_off_chip0_oc_in_off_chip1_oc_rd13
//	in_off_chip0_oc_in_off_chip1_oc_rd14
//	in_off_chip0_oc_in_off_chip1_oc_rd15
//	in_off_chip0_oc_in_off_chip1_oc_rd16
//	in_off_chip0_oc_in_off_chip1_oc_rd17
//	in_off_chip0_oc_in_off_chip1_oc_rd18
//	in_off_chip0_oc_in_off_chip1_oc_rd19
//	in_off_chip0_oc_in_off_chip1_oc_rd20
//	in_off_chip0_oc_in_off_chip1_oc_rd21
//	in_off_chip0_oc_in_off_chip1_oc_rd22
//	in_off_chip0_oc_in_off_chip1_oc_rd23
//	in_off_chip0_oc_in_off_chip1_oc_rd24
//	in_off_chip0_oc_in_off_chip1_oc_rd25
//	in_off_chip0_oc_in_off_chip1_oc_rd26
//	in_off_chip0_oc_in_off_chip1_oc_rd27
//	in_off_chip0_oc_in_off_chip1_oc_rd28
//	in_off_chip0_oc_in_off_chip1_oc_rd29
//	in_off_chip0_oc_in_off_chip1_oc_rd30
//	in_off_chip0_oc_in_off_chip1_oc_rd31
//	in_off_chip0_oc_in_off_chip1_oc_rd32
//	in_off_chip0_oc_in_off_chip1_oc_rd33
//	in_off_chip0_oc_in_off_chip1_oc_rd34
//	in_off_chip0_oc_in_off_chip1_oc_rd35
//	in_off_chip0_oc_in_off_chip1_oc_rd36
//	in_off_chip0_oc_in_off_chip1_oc_rd37
//	in_off_chip0_oc_in_off_chip1_oc_rd38
//	in_off_chip0_oc_in_off_chip1_oc_rd39
//	in_off_chip0_oc_in_off_chip1_oc_rd40
//	in_off_chip0_oc_in_off_chip1_oc_rd41
//	in_off_chip0_oc_in_off_chip1_oc_rd42
//	in_off_chip0_oc_in_off_chip1_oc_rd43
//	in_off_chip0_oc_in_off_chip1_oc_rd44
//	in_off_chip0_oc_in_off_chip1_oc_rd45
//	in_off_chip0_oc_in_off_chip1_oc_rd46
//	in_off_chip0_oc_in_off_chip1_oc_rd47
//	in_off_chip0_oc_in_off_chip1_oc_rd48
//	in_off_chip0_oc_in_off_chip1_oc_rd49
//	in_off_chip0_oc_in_off_chip1_oc_rd50
//	in_off_chip0_oc_in_off_chip1_oc_rd51
//	in_off_chip0_oc_in_off_chip1_oc_rd52
//	in_off_chip0_oc_in_off_chip1_oc_rd53
//	in_off_chip0_oc_in_off_chip1_oc_rd54
//	in_off_chip0_oc_in_off_chip1_oc_rd55
//	in_off_chip0_oc_in_off_chip1_oc_rd56
//	in_off_chip0_oc_in_off_chip1_oc_rd57
//	in_off_chip0_oc_in_off_chip1_oc_rd58
//	in_off_chip0_oc_in_off_chip1_oc_rd59
//	in_off_chip0_oc_in_off_chip1_oc_rd60
//	in_off_chip0_oc_in_off_chip1_oc_rd61
//	in_off_chip0_oc_in_off_chip1_oc_rd62
//	in_off_chip0_oc_in_off_chip1_oc_rd63
inline hw_uint<1024> in_off_chip0_in_off_chip0_oc_in_off_chip1_oc_update_0_read_bundle_read(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 64
    // in_off_chip0_oc_in_off_chip1_oc_rd0
    // in_off_chip0_oc_in_off_chip1_oc_rd1
    // in_off_chip0_oc_in_off_chip1_oc_rd2
    // in_off_chip0_oc_in_off_chip1_oc_rd3
    // in_off_chip0_oc_in_off_chip1_oc_rd4
    // in_off_chip0_oc_in_off_chip1_oc_rd5
    // in_off_chip0_oc_in_off_chip1_oc_rd6
    // in_off_chip0_oc_in_off_chip1_oc_rd7
    // in_off_chip0_oc_in_off_chip1_oc_rd8
    // in_off_chip0_oc_in_off_chip1_oc_rd9
    // in_off_chip0_oc_in_off_chip1_oc_rd10
    // in_off_chip0_oc_in_off_chip1_oc_rd11
    // in_off_chip0_oc_in_off_chip1_oc_rd12
    // in_off_chip0_oc_in_off_chip1_oc_rd13
    // in_off_chip0_oc_in_off_chip1_oc_rd14
    // in_off_chip0_oc_in_off_chip1_oc_rd15
    // in_off_chip0_oc_in_off_chip1_oc_rd16
    // in_off_chip0_oc_in_off_chip1_oc_rd17
    // in_off_chip0_oc_in_off_chip1_oc_rd18
    // in_off_chip0_oc_in_off_chip1_oc_rd19
    // in_off_chip0_oc_in_off_chip1_oc_rd20
    // in_off_chip0_oc_in_off_chip1_oc_rd21
    // in_off_chip0_oc_in_off_chip1_oc_rd22
    // in_off_chip0_oc_in_off_chip1_oc_rd23
    // in_off_chip0_oc_in_off_chip1_oc_rd24
    // in_off_chip0_oc_in_off_chip1_oc_rd25
    // in_off_chip0_oc_in_off_chip1_oc_rd26
    // in_off_chip0_oc_in_off_chip1_oc_rd27
    // in_off_chip0_oc_in_off_chip1_oc_rd28
    // in_off_chip0_oc_in_off_chip1_oc_rd29
    // in_off_chip0_oc_in_off_chip1_oc_rd30
    // in_off_chip0_oc_in_off_chip1_oc_rd31
    // in_off_chip0_oc_in_off_chip1_oc_rd32
    // in_off_chip0_oc_in_off_chip1_oc_rd33
    // in_off_chip0_oc_in_off_chip1_oc_rd34
    // in_off_chip0_oc_in_off_chip1_oc_rd35
    // in_off_chip0_oc_in_off_chip1_oc_rd36
    // in_off_chip0_oc_in_off_chip1_oc_rd37
    // in_off_chip0_oc_in_off_chip1_oc_rd38
    // in_off_chip0_oc_in_off_chip1_oc_rd39
    // in_off_chip0_oc_in_off_chip1_oc_rd40
    // in_off_chip0_oc_in_off_chip1_oc_rd41
    // in_off_chip0_oc_in_off_chip1_oc_rd42
    // in_off_chip0_oc_in_off_chip1_oc_rd43
    // in_off_chip0_oc_in_off_chip1_oc_rd44
    // in_off_chip0_oc_in_off_chip1_oc_rd45
    // in_off_chip0_oc_in_off_chip1_oc_rd46
    // in_off_chip0_oc_in_off_chip1_oc_rd47
    // in_off_chip0_oc_in_off_chip1_oc_rd48
    // in_off_chip0_oc_in_off_chip1_oc_rd49
    // in_off_chip0_oc_in_off_chip1_oc_rd50
    // in_off_chip0_oc_in_off_chip1_oc_rd51
    // in_off_chip0_oc_in_off_chip1_oc_rd52
    // in_off_chip0_oc_in_off_chip1_oc_rd53
    // in_off_chip0_oc_in_off_chip1_oc_rd54
    // in_off_chip0_oc_in_off_chip1_oc_rd55
    // in_off_chip0_oc_in_off_chip1_oc_rd56
    // in_off_chip0_oc_in_off_chip1_oc_rd57
    // in_off_chip0_oc_in_off_chip1_oc_rd58
    // in_off_chip0_oc_in_off_chip1_oc_rd59
    // in_off_chip0_oc_in_off_chip1_oc_rd60
    // in_off_chip0_oc_in_off_chip1_oc_rd61
    // in_off_chip0_oc_in_off_chip1_oc_rd62
    // in_off_chip0_oc_in_off_chip1_oc_rd63

	hw_uint<1024> result;
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd0_res = in_off_chip0_oc_in_off_chip1_oc_rd0_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<0, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd0_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd1_res = in_off_chip0_oc_in_off_chip1_oc_rd1_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<16, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd1_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd2_res = in_off_chip0_oc_in_off_chip1_oc_rd2_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<32, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd2_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd3_res = in_off_chip0_oc_in_off_chip1_oc_rd3_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<48, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd3_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd4_res = in_off_chip0_oc_in_off_chip1_oc_rd4_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<64, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd4_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd5_res = in_off_chip0_oc_in_off_chip1_oc_rd5_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<80, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd5_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd6_res = in_off_chip0_oc_in_off_chip1_oc_rd6_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<96, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd6_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd7_res = in_off_chip0_oc_in_off_chip1_oc_rd7_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<112, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd7_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd8_res = in_off_chip0_oc_in_off_chip1_oc_rd8_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<128, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd8_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd9_res = in_off_chip0_oc_in_off_chip1_oc_rd9_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<144, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd9_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd10_res = in_off_chip0_oc_in_off_chip1_oc_rd10_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<160, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd10_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd11_res = in_off_chip0_oc_in_off_chip1_oc_rd11_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<176, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd11_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd12_res = in_off_chip0_oc_in_off_chip1_oc_rd12_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<192, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd12_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd13_res = in_off_chip0_oc_in_off_chip1_oc_rd13_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<208, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd13_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd14_res = in_off_chip0_oc_in_off_chip1_oc_rd14_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<224, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd14_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd15_res = in_off_chip0_oc_in_off_chip1_oc_rd15_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<240, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd15_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd16_res = in_off_chip0_oc_in_off_chip1_oc_rd16_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<256, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd16_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd17_res = in_off_chip0_oc_in_off_chip1_oc_rd17_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<272, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd17_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd18_res = in_off_chip0_oc_in_off_chip1_oc_rd18_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<288, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd18_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd19_res = in_off_chip0_oc_in_off_chip1_oc_rd19_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<304, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd19_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd20_res = in_off_chip0_oc_in_off_chip1_oc_rd20_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<320, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd20_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd21_res = in_off_chip0_oc_in_off_chip1_oc_rd21_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<336, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd21_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd22_res = in_off_chip0_oc_in_off_chip1_oc_rd22_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<352, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd22_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd23_res = in_off_chip0_oc_in_off_chip1_oc_rd23_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<368, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd23_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd24_res = in_off_chip0_oc_in_off_chip1_oc_rd24_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<384, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd24_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd25_res = in_off_chip0_oc_in_off_chip1_oc_rd25_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<400, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd25_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd26_res = in_off_chip0_oc_in_off_chip1_oc_rd26_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<416, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd26_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd27_res = in_off_chip0_oc_in_off_chip1_oc_rd27_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<432, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd27_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd28_res = in_off_chip0_oc_in_off_chip1_oc_rd28_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<448, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd28_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd29_res = in_off_chip0_oc_in_off_chip1_oc_rd29_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<464, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd29_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd30_res = in_off_chip0_oc_in_off_chip1_oc_rd30_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<480, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd30_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd31_res = in_off_chip0_oc_in_off_chip1_oc_rd31_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<496, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd31_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd32_res = in_off_chip0_oc_in_off_chip1_oc_rd32_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<512, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd32_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd33_res = in_off_chip0_oc_in_off_chip1_oc_rd33_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<528, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd33_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd34_res = in_off_chip0_oc_in_off_chip1_oc_rd34_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<544, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd34_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd35_res = in_off_chip0_oc_in_off_chip1_oc_rd35_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<560, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd35_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd36_res = in_off_chip0_oc_in_off_chip1_oc_rd36_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<576, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd36_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd37_res = in_off_chip0_oc_in_off_chip1_oc_rd37_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<592, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd37_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd38_res = in_off_chip0_oc_in_off_chip1_oc_rd38_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<608, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd38_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd39_res = in_off_chip0_oc_in_off_chip1_oc_rd39_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<624, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd39_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd40_res = in_off_chip0_oc_in_off_chip1_oc_rd40_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<640, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd40_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd41_res = in_off_chip0_oc_in_off_chip1_oc_rd41_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<656, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd41_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd42_res = in_off_chip0_oc_in_off_chip1_oc_rd42_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<672, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd42_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd43_res = in_off_chip0_oc_in_off_chip1_oc_rd43_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<688, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd43_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd44_res = in_off_chip0_oc_in_off_chip1_oc_rd44_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<704, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd44_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd45_res = in_off_chip0_oc_in_off_chip1_oc_rd45_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<720, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd45_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd46_res = in_off_chip0_oc_in_off_chip1_oc_rd46_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<736, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd46_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd47_res = in_off_chip0_oc_in_off_chip1_oc_rd47_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<752, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd47_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd48_res = in_off_chip0_oc_in_off_chip1_oc_rd48_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<768, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd48_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd49_res = in_off_chip0_oc_in_off_chip1_oc_rd49_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<784, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd49_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd50_res = in_off_chip0_oc_in_off_chip1_oc_rd50_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<800, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd50_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd51_res = in_off_chip0_oc_in_off_chip1_oc_rd51_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<816, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd51_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd52_res = in_off_chip0_oc_in_off_chip1_oc_rd52_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<832, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd52_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd53_res = in_off_chip0_oc_in_off_chip1_oc_rd53_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<848, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd53_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd54_res = in_off_chip0_oc_in_off_chip1_oc_rd54_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<864, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd54_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd55_res = in_off_chip0_oc_in_off_chip1_oc_rd55_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<880, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd55_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd56_res = in_off_chip0_oc_in_off_chip1_oc_rd56_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<896, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd56_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd57_res = in_off_chip0_oc_in_off_chip1_oc_rd57_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<912, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd57_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd58_res = in_off_chip0_oc_in_off_chip1_oc_rd58_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<928, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd58_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd59_res = in_off_chip0_oc_in_off_chip1_oc_rd59_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<944, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd59_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd60_res = in_off_chip0_oc_in_off_chip1_oc_rd60_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<960, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd60_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd61_res = in_off_chip0_oc_in_off_chip1_oc_rd61_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<976, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd61_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd62_res = in_off_chip0_oc_in_off_chip1_oc_rd62_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<992, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd62_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd63_res = in_off_chip0_oc_in_off_chip1_oc_rd63_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<1008, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd63_res);
	return result;
}

// in_off_chip0_update_0_write
//	in_off_chip0_in_off_chip0_update_0_write0
//	in_off_chip0_in_off_chip0_update_0_write1
//	in_off_chip0_in_off_chip0_update_0_write2
//	in_off_chip0_in_off_chip0_update_0_write3
//	in_off_chip0_in_off_chip0_update_0_write4
//	in_off_chip0_in_off_chip0_update_0_write5
//	in_off_chip0_in_off_chip0_update_0_write6
//	in_off_chip0_in_off_chip0_update_0_write7
//	in_off_chip0_in_off_chip0_update_0_write8
//	in_off_chip0_in_off_chip0_update_0_write9
//	in_off_chip0_in_off_chip0_update_0_write10
//	in_off_chip0_in_off_chip0_update_0_write11
//	in_off_chip0_in_off_chip0_update_0_write12
//	in_off_chip0_in_off_chip0_update_0_write13
//	in_off_chip0_in_off_chip0_update_0_write14
//	in_off_chip0_in_off_chip0_update_0_write15
//	in_off_chip0_in_off_chip0_update_0_write16
//	in_off_chip0_in_off_chip0_update_0_write17
//	in_off_chip0_in_off_chip0_update_0_write18
//	in_off_chip0_in_off_chip0_update_0_write19
//	in_off_chip0_in_off_chip0_update_0_write20
//	in_off_chip0_in_off_chip0_update_0_write21
//	in_off_chip0_in_off_chip0_update_0_write22
//	in_off_chip0_in_off_chip0_update_0_write23
//	in_off_chip0_in_off_chip0_update_0_write24
//	in_off_chip0_in_off_chip0_update_0_write25
//	in_off_chip0_in_off_chip0_update_0_write26
//	in_off_chip0_in_off_chip0_update_0_write27
//	in_off_chip0_in_off_chip0_update_0_write28
//	in_off_chip0_in_off_chip0_update_0_write29
//	in_off_chip0_in_off_chip0_update_0_write30
//	in_off_chip0_in_off_chip0_update_0_write31
inline void in_off_chip0_in_off_chip0_update_0_write_bundle_write(hw_uint<512>& in_off_chip0_update_0_write, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write0_res = in_off_chip0_update_0_write.extract<0, 15>();
	in_off_chip0_in_off_chip0_update_0_write0_write(in_off_chip0_in_off_chip0_update_0_write0_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write1_res = in_off_chip0_update_0_write.extract<16, 31>();
	in_off_chip0_in_off_chip0_update_0_write1_write(in_off_chip0_in_off_chip0_update_0_write1_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write2_res = in_off_chip0_update_0_write.extract<32, 47>();
	in_off_chip0_in_off_chip0_update_0_write2_write(in_off_chip0_in_off_chip0_update_0_write2_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write3_res = in_off_chip0_update_0_write.extract<48, 63>();
	in_off_chip0_in_off_chip0_update_0_write3_write(in_off_chip0_in_off_chip0_update_0_write3_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write4_res = in_off_chip0_update_0_write.extract<64, 79>();
	in_off_chip0_in_off_chip0_update_0_write4_write(in_off_chip0_in_off_chip0_update_0_write4_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write5_res = in_off_chip0_update_0_write.extract<80, 95>();
	in_off_chip0_in_off_chip0_update_0_write5_write(in_off_chip0_in_off_chip0_update_0_write5_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write6_res = in_off_chip0_update_0_write.extract<96, 111>();
	in_off_chip0_in_off_chip0_update_0_write6_write(in_off_chip0_in_off_chip0_update_0_write6_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write7_res = in_off_chip0_update_0_write.extract<112, 127>();
	in_off_chip0_in_off_chip0_update_0_write7_write(in_off_chip0_in_off_chip0_update_0_write7_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write8_res = in_off_chip0_update_0_write.extract<128, 143>();
	in_off_chip0_in_off_chip0_update_0_write8_write(in_off_chip0_in_off_chip0_update_0_write8_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write9_res = in_off_chip0_update_0_write.extract<144, 159>();
	in_off_chip0_in_off_chip0_update_0_write9_write(in_off_chip0_in_off_chip0_update_0_write9_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write10_res = in_off_chip0_update_0_write.extract<160, 175>();
	in_off_chip0_in_off_chip0_update_0_write10_write(in_off_chip0_in_off_chip0_update_0_write10_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write11_res = in_off_chip0_update_0_write.extract<176, 191>();
	in_off_chip0_in_off_chip0_update_0_write11_write(in_off_chip0_in_off_chip0_update_0_write11_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write12_res = in_off_chip0_update_0_write.extract<192, 207>();
	in_off_chip0_in_off_chip0_update_0_write12_write(in_off_chip0_in_off_chip0_update_0_write12_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write13_res = in_off_chip0_update_0_write.extract<208, 223>();
	in_off_chip0_in_off_chip0_update_0_write13_write(in_off_chip0_in_off_chip0_update_0_write13_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write14_res = in_off_chip0_update_0_write.extract<224, 239>();
	in_off_chip0_in_off_chip0_update_0_write14_write(in_off_chip0_in_off_chip0_update_0_write14_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write15_res = in_off_chip0_update_0_write.extract<240, 255>();
	in_off_chip0_in_off_chip0_update_0_write15_write(in_off_chip0_in_off_chip0_update_0_write15_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write16_res = in_off_chip0_update_0_write.extract<256, 271>();
	in_off_chip0_in_off_chip0_update_0_write16_write(in_off_chip0_in_off_chip0_update_0_write16_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write17_res = in_off_chip0_update_0_write.extract<272, 287>();
	in_off_chip0_in_off_chip0_update_0_write17_write(in_off_chip0_in_off_chip0_update_0_write17_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write18_res = in_off_chip0_update_0_write.extract<288, 303>();
	in_off_chip0_in_off_chip0_update_0_write18_write(in_off_chip0_in_off_chip0_update_0_write18_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write19_res = in_off_chip0_update_0_write.extract<304, 319>();
	in_off_chip0_in_off_chip0_update_0_write19_write(in_off_chip0_in_off_chip0_update_0_write19_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write20_res = in_off_chip0_update_0_write.extract<320, 335>();
	in_off_chip0_in_off_chip0_update_0_write20_write(in_off_chip0_in_off_chip0_update_0_write20_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write21_res = in_off_chip0_update_0_write.extract<336, 351>();
	in_off_chip0_in_off_chip0_update_0_write21_write(in_off_chip0_in_off_chip0_update_0_write21_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write22_res = in_off_chip0_update_0_write.extract<352, 367>();
	in_off_chip0_in_off_chip0_update_0_write22_write(in_off_chip0_in_off_chip0_update_0_write22_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write23_res = in_off_chip0_update_0_write.extract<368, 383>();
	in_off_chip0_in_off_chip0_update_0_write23_write(in_off_chip0_in_off_chip0_update_0_write23_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write24_res = in_off_chip0_update_0_write.extract<384, 399>();
	in_off_chip0_in_off_chip0_update_0_write24_write(in_off_chip0_in_off_chip0_update_0_write24_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write25_res = in_off_chip0_update_0_write.extract<400, 415>();
	in_off_chip0_in_off_chip0_update_0_write25_write(in_off_chip0_in_off_chip0_update_0_write25_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write26_res = in_off_chip0_update_0_write.extract<416, 431>();
	in_off_chip0_in_off_chip0_update_0_write26_write(in_off_chip0_in_off_chip0_update_0_write26_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write27_res = in_off_chip0_update_0_write.extract<432, 447>();
	in_off_chip0_in_off_chip0_update_0_write27_write(in_off_chip0_in_off_chip0_update_0_write27_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write28_res = in_off_chip0_update_0_write.extract<448, 463>();
	in_off_chip0_in_off_chip0_update_0_write28_write(in_off_chip0_in_off_chip0_update_0_write28_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write29_res = in_off_chip0_update_0_write.extract<464, 479>();
	in_off_chip0_in_off_chip0_update_0_write29_write(in_off_chip0_in_off_chip0_update_0_write29_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write30_res = in_off_chip0_update_0_write.extract<480, 495>();
	in_off_chip0_in_off_chip0_update_0_write30_write(in_off_chip0_in_off_chip0_update_0_write30_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write31_res = in_off_chip0_update_0_write.extract<496, 511>();
	in_off_chip0_in_off_chip0_update_0_write31_write(in_off_chip0_in_off_chip0_update_0_write31_res, in_off_chip0, d0, d1, dynamic_address);
}

#include "hw_classes.h"

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_to_af32_rd0_cache {
	// RAM Box: {[0, 1856], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_to_af32_rd1_cache {
	// RAM Box: {[1, 1857], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_to_af32_rd10_cache {
	// RAM Box: {[10, 1866], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_to_af32_rd11_cache {
	// RAM Box: {[11, 1867], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_to_af32_rd12_cache {
	// RAM Box: {[12, 1868], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_to_af32_rd13_cache {
	// RAM Box: {[13, 1869], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_to_af32_rd14_cache {
	// RAM Box: {[14, 1870], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_to_af32_rd15_cache {
	// RAM Box: {[15, 1871], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_to_af32_rd16_cache {
	// RAM Box: {[16, 1872], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_to_af32_rd17_cache {
	// RAM Box: {[17, 1873], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_to_af32_rd18_cache {
	// RAM Box: {[18, 1874], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_to_af32_rd19_cache {
	// RAM Box: {[19, 1875], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_to_af32_rd2_cache {
	// RAM Box: {[2, 1858], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_to_af32_rd20_cache {
	// RAM Box: {[20, 1876], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_to_af32_rd21_cache {
	// RAM Box: {[21, 1877], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_to_af32_rd22_cache {
	// RAM Box: {[22, 1878], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_to_af32_rd23_cache {
	// RAM Box: {[23, 1879], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_to_af32_rd24_cache {
	// RAM Box: {[24, 1880], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_to_af32_rd25_cache {
	// RAM Box: {[25, 1881], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_to_af32_rd26_cache {
	// RAM Box: {[26, 1882], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_to_af32_rd27_cache {
	// RAM Box: {[27, 1883], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_to_af32_rd28_cache {
	// RAM Box: {[28, 1884], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_to_af32_rd29_cache {
	// RAM Box: {[29, 1885], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_to_af32_rd3_cache {
	// RAM Box: {[3, 1859], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_to_af32_rd30_cache {
	// RAM Box: {[30, 1886], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_to_af32_rd31_cache {
	// RAM Box: {[31, 1887], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write32_to_af32_rd32_cache {
	// RAM Box: {[32, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write33_to_af32_rd33_cache {
	// RAM Box: {[33, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write34_to_af32_rd34_cache {
	// RAM Box: {[34, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write35_to_af32_rd35_cache {
	// RAM Box: {[35, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write36_to_af32_rd36_cache {
	// RAM Box: {[36, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write37_to_af32_rd37_cache {
	// RAM Box: {[37, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write38_to_af32_rd38_cache {
	// RAM Box: {[38, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write39_to_af32_rd39_cache {
	// RAM Box: {[39, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_to_af32_rd4_cache {
	// RAM Box: {[4, 1860], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write40_to_af32_rd40_cache {
	// RAM Box: {[40, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write41_to_af32_rd41_cache {
	// RAM Box: {[41, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write42_to_af32_rd42_cache {
	// RAM Box: {[42, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write43_to_af32_rd43_cache {
	// RAM Box: {[43, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write44_to_af32_rd44_cache {
	// RAM Box: {[44, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write45_to_af32_rd45_cache {
	// RAM Box: {[45, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write46_to_af32_rd46_cache {
	// RAM Box: {[46, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write47_to_af32_rd47_cache {
	// RAM Box: {[47, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write48_to_af32_rd48_cache {
	// RAM Box: {[48, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write49_to_af32_rd49_cache {
	// RAM Box: {[49, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_to_af32_rd5_cache {
	// RAM Box: {[5, 1861], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write50_to_af32_rd50_cache {
	// RAM Box: {[50, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write51_to_af32_rd51_cache {
	// RAM Box: {[51, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write52_to_af32_rd52_cache {
	// RAM Box: {[52, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write53_to_af32_rd53_cache {
	// RAM Box: {[53, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write54_to_af32_rd54_cache {
	// RAM Box: {[54, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write55_to_af32_rd55_cache {
	// RAM Box: {[55, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write56_to_af32_rd56_cache {
	// RAM Box: {[56, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write57_to_af32_rd57_cache {
	// RAM Box: {[57, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write58_to_af32_rd58_cache {
	// RAM Box: {[58, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write59_to_af32_rd59_cache {
	// RAM Box: {[59, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_to_af32_rd6_cache {
	// RAM Box: {[6, 1862], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write60_to_af32_rd60_cache {
	// RAM Box: {[60, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write61_to_af32_rd61_cache {
	// RAM Box: {[61, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write62_to_af32_rd62_cache {
	// RAM Box: {[62, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write63_to_af32_rd63_cache {
	// RAM Box: {[63, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_to_af32_rd7_cache {
	// RAM Box: {[7, 1863], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_to_af32_rd8_cache {
	// RAM Box: {[8, 1864], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_to_af32_rd9_cache {
	// RAM Box: {[9, 1865], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_cache {
  // # of banks: 64
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_to_af32_rd0_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_to_af32_rd0;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_to_af32_rd1_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_to_af32_rd1;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_to_af32_rd10_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_to_af32_rd10;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_to_af32_rd11_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_to_af32_rd11;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_to_af32_rd12_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_to_af32_rd12;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_to_af32_rd13_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_to_af32_rd13;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_to_af32_rd14_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_to_af32_rd14;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_to_af32_rd15_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_to_af32_rd15;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_to_af32_rd16_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_to_af32_rd16;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_to_af32_rd17_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_to_af32_rd17;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_to_af32_rd18_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_to_af32_rd18;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_to_af32_rd19_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_to_af32_rd19;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_to_af32_rd2_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_to_af32_rd2;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_to_af32_rd20_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_to_af32_rd20;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_to_af32_rd21_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_to_af32_rd21;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_to_af32_rd22_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_to_af32_rd22;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_to_af32_rd23_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_to_af32_rd23;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_to_af32_rd24_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_to_af32_rd24;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_to_af32_rd25_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_to_af32_rd25;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_to_af32_rd26_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_to_af32_rd26;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_to_af32_rd27_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_to_af32_rd27;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_to_af32_rd28_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_to_af32_rd28;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_to_af32_rd29_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_to_af32_rd29;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_to_af32_rd3_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_to_af32_rd3;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_to_af32_rd30_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_to_af32_rd30;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_to_af32_rd31_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_to_af32_rd31;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write32_to_af32_rd32_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write32_to_af32_rd32;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write33_to_af32_rd33_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write33_to_af32_rd33;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write34_to_af32_rd34_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write34_to_af32_rd34;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write35_to_af32_rd35_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write35_to_af32_rd35;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write36_to_af32_rd36_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write36_to_af32_rd36;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write37_to_af32_rd37_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write37_to_af32_rd37;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write38_to_af32_rd38_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write38_to_af32_rd38;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write39_to_af32_rd39_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write39_to_af32_rd39;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_to_af32_rd4_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_to_af32_rd4;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write40_to_af32_rd40_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write40_to_af32_rd40;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write41_to_af32_rd41_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write41_to_af32_rd41;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write42_to_af32_rd42_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write42_to_af32_rd42;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write43_to_af32_rd43_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write43_to_af32_rd43;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write44_to_af32_rd44_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write44_to_af32_rd44;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write45_to_af32_rd45_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write45_to_af32_rd45;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write46_to_af32_rd46_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write46_to_af32_rd46;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write47_to_af32_rd47_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write47_to_af32_rd47;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write48_to_af32_rd48_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write48_to_af32_rd48;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write49_to_af32_rd49_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write49_to_af32_rd49;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_to_af32_rd5_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_to_af32_rd5;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write50_to_af32_rd50_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write50_to_af32_rd50;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write51_to_af32_rd51_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write51_to_af32_rd51;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write52_to_af32_rd52_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write52_to_af32_rd52;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write53_to_af32_rd53_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write53_to_af32_rd53;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write54_to_af32_rd54_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write54_to_af32_rd54;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write55_to_af32_rd55_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write55_to_af32_rd55;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write56_to_af32_rd56_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write56_to_af32_rd56;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write57_to_af32_rd57_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write57_to_af32_rd57;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write58_to_af32_rd58_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write58_to_af32_rd58;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write59_to_af32_rd59_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write59_to_af32_rd59;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_to_af32_rd6_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_to_af32_rd6;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write60_to_af32_rd60_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write60_to_af32_rd60;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write61_to_af32_rd61_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write61_to_af32_rd61;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write62_to_af32_rd62_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write62_to_af32_rd62;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write63_to_af32_rd63_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write63_to_af32_rd63;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_to_af32_rd7_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_to_af32_rd7;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_to_af32_rd8_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_to_af32_rd8;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_to_af32_rd9_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_to_af32_rd9;
};



inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_to_af32_rd0.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_to_af32_rd1.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_to_af32_rd10.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_to_af32_rd11.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_to_af32_rd12.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_to_af32_rd13.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_to_af32_rd14.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_to_af32_rd15.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_to_af32_rd16.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_to_af32_rd17.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_to_af32_rd18.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_to_af32_rd19.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_to_af32_rd2.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_to_af32_rd20.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_to_af32_rd21.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_to_af32_rd22.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_to_af32_rd23.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_to_af32_rd24.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_to_af32_rd25.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_to_af32_rd26.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_to_af32_rd27.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_to_af32_rd28.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_to_af32_rd29.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_to_af32_rd3.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_to_af32_rd30.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_to_af32_rd31.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write32_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write32, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write32_to_af32_rd32.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write32);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write33_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write33, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write33_to_af32_rd33.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write33);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write34_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write34, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write34_to_af32_rd34.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write34);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write35_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write35, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write35_to_af32_rd35.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write35);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write36_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write36, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write36_to_af32_rd36.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write36);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write37_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write37, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write37_to_af32_rd37.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write37);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write38_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write38, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write38_to_af32_rd38.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write38);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write39_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write39, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write39_to_af32_rd39.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write39);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_to_af32_rd4.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write40_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write40, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write40_to_af32_rd40.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write40);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write41_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write41, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write41_to_af32_rd41.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write41);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write42_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write42, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write42_to_af32_rd42.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write42);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write43_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write43, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write43_to_af32_rd43.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write43);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write44_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write44, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write44_to_af32_rd44.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write44);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write45_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write45, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write45_to_af32_rd45.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write45);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write46_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write46, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write46_to_af32_rd46.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write46);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write47_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write47, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write47_to_af32_rd47.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write47);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write48_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write48, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write48_to_af32_rd48.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write48);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write49_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write49, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write49_to_af32_rd49.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write49);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_to_af32_rd5.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write50_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write50, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write50_to_af32_rd50.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write50);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write51_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write51, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write51_to_af32_rd51.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write51);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write52_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write52, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write52_to_af32_rd52.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write52);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write53_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write53, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write53_to_af32_rd53.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write53);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write54_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write54, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write54_to_af32_rd54.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write54);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write55_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write55, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write55_to_af32_rd55.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write55);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write56_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write56, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write56_to_af32_rd56.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write56);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write57_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write57, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write57_to_af32_rd57.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write57);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write58_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write58, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write58_to_af32_rd58.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write58);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write59_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write59, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write59_to_af32_rd59.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write59);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_to_af32_rd6.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write60_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write60, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write60_to_af32_rd60.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write60);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write61_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write61, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write61_to_af32_rd61.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write61);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write62_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write62, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write62_to_af32_rd62.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write62);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write63_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write63, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write63_to_af32_rd63.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write63);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_to_af32_rd7.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_to_af32_rd8.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_to_af32_rd9.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9);
}

inline hw_uint<16> af32_rd0_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd0 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_to_af32_rd0.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0;
  return 0;
}

inline hw_uint<16> af32_rd1_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd1 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[1 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_to_af32_rd1.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1;
  return 0;
}

inline hw_uint<16> af32_rd10_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd10 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[10 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_to_af32_rd10.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10;
  return 0;
}

inline hw_uint<16> af32_rd11_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd11 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[11 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_to_af32_rd11.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11;
  return 0;
}

inline hw_uint<16> af32_rd12_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd12 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[12 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_to_af32_rd12.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12;
  return 0;
}

inline hw_uint<16> af32_rd13_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd13 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[13 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_to_af32_rd13.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13;
  return 0;
}

inline hw_uint<16> af32_rd14_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd14 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[14 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_to_af32_rd14.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14;
  return 0;
}

inline hw_uint<16> af32_rd15_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd15 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[15 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_to_af32_rd15.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15;
  return 0;
}

inline hw_uint<16> af32_rd16_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd16 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[16 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_to_af32_rd16.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16;
  return 0;
}

inline hw_uint<16> af32_rd17_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd17 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[17 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_to_af32_rd17.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17;
  return 0;
}

inline hw_uint<16> af32_rd18_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd18 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[18 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_to_af32_rd18.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18;
  return 0;
}

inline hw_uint<16> af32_rd19_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd19 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[19 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_to_af32_rd19.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19;
  return 0;
}

inline hw_uint<16> af32_rd2_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd2 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[2 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_to_af32_rd2.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2;
  return 0;
}

inline hw_uint<16> af32_rd20_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd20 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[20 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_to_af32_rd20.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20;
  return 0;
}

inline hw_uint<16> af32_rd21_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd21 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[21 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_to_af32_rd21.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21;
  return 0;
}

inline hw_uint<16> af32_rd22_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd22 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[22 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_to_af32_rd22.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22;
  return 0;
}

inline hw_uint<16> af32_rd23_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd23 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[23 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_to_af32_rd23.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23;
  return 0;
}

inline hw_uint<16> af32_rd24_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd24 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[24 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_to_af32_rd24.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24;
  return 0;
}

inline hw_uint<16> af32_rd25_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd25 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[25 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_to_af32_rd25.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25;
  return 0;
}

inline hw_uint<16> af32_rd26_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd26 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[26 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_to_af32_rd26.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26;
  return 0;
}

inline hw_uint<16> af32_rd27_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd27 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[27 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_to_af32_rd27.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27;
  return 0;
}

inline hw_uint<16> af32_rd28_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd28 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[28 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_to_af32_rd28.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28;
  return 0;
}

inline hw_uint<16> af32_rd29_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd29 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[29 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_to_af32_rd29.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29;
  return 0;
}

inline hw_uint<16> af32_rd3_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd3 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[3 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_to_af32_rd3.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3;
  return 0;
}

inline hw_uint<16> af32_rd30_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd30 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[30 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_to_af32_rd30.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30;
  return 0;
}

inline hw_uint<16> af32_rd31_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd31 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[31 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_to_af32_rd31.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31;
  return 0;
}

inline hw_uint<16> af32_rd32_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd32 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[32 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write32 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write32_to_af32_rd32.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write32;
  return 0;
}

inline hw_uint<16> af32_rd33_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd33 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[33 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write33 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write33_to_af32_rd33.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write33;
  return 0;
}

inline hw_uint<16> af32_rd34_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd34 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[34 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write34 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write34_to_af32_rd34.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write34;
  return 0;
}

inline hw_uint<16> af32_rd35_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd35 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[35 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write35 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write35_to_af32_rd35.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write35;
  return 0;
}

inline hw_uint<16> af32_rd36_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd36 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[36 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write36 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write36_to_af32_rd36.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write36;
  return 0;
}

inline hw_uint<16> af32_rd37_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd37 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[37 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write37 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write37_to_af32_rd37.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write37;
  return 0;
}

inline hw_uint<16> af32_rd38_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd38 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[38 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write38 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write38_to_af32_rd38.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write38;
  return 0;
}

inline hw_uint<16> af32_rd39_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd39 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[39 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write39 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write39_to_af32_rd39.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write39;
  return 0;
}

inline hw_uint<16> af32_rd4_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd4 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[4 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_to_af32_rd4.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4;
  return 0;
}

inline hw_uint<16> af32_rd40_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd40 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[40 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write40 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write40_to_af32_rd40.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write40;
  return 0;
}

inline hw_uint<16> af32_rd41_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd41 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[41 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write41 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write41_to_af32_rd41.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write41;
  return 0;
}

inline hw_uint<16> af32_rd42_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd42 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[42 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write42 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write42_to_af32_rd42.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write42;
  return 0;
}

inline hw_uint<16> af32_rd43_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd43 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[43 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write43 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write43_to_af32_rd43.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write43;
  return 0;
}

inline hw_uint<16> af32_rd44_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd44 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[44 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write44 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write44_to_af32_rd44.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write44;
  return 0;
}

inline hw_uint<16> af32_rd45_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd45 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[45 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write45 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write45_to_af32_rd45.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write45;
  return 0;
}

inline hw_uint<16> af32_rd46_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd46 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[46 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write46 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write46_to_af32_rd46.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write46;
  return 0;
}

inline hw_uint<16> af32_rd47_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd47 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[47 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write47 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write47_to_af32_rd47.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write47;
  return 0;
}

inline hw_uint<16> af32_rd48_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd48 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[48 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write48 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write48_to_af32_rd48.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write48;
  return 0;
}

inline hw_uint<16> af32_rd49_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd49 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[49 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write49 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write49_to_af32_rd49.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write49;
  return 0;
}

inline hw_uint<16> af32_rd5_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd5 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[5 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_to_af32_rd5.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5;
  return 0;
}

inline hw_uint<16> af32_rd50_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd50 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[50 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write50 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write50_to_af32_rd50.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write50;
  return 0;
}

inline hw_uint<16> af32_rd51_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd51 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[51 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write51 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write51_to_af32_rd51.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write51;
  return 0;
}

inline hw_uint<16> af32_rd52_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd52 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[52 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write52 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write52_to_af32_rd52.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write52;
  return 0;
}

inline hw_uint<16> af32_rd53_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd53 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[53 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write53 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write53_to_af32_rd53.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write53;
  return 0;
}

inline hw_uint<16> af32_rd54_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd54 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[54 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write54 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write54_to_af32_rd54.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write54;
  return 0;
}

inline hw_uint<16> af32_rd55_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd55 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[55 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write55 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write55_to_af32_rd55.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write55;
  return 0;
}

inline hw_uint<16> af32_rd56_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd56 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[56 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write56 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write56_to_af32_rd56.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write56;
  return 0;
}

inline hw_uint<16> af32_rd57_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd57 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[57 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write57 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write57_to_af32_rd57.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write57;
  return 0;
}

inline hw_uint<16> af32_rd58_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd58 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[58 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write58 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write58_to_af32_rd58.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write58;
  return 0;
}

inline hw_uint<16> af32_rd59_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd59 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[59 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write59 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write59_to_af32_rd59.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write59;
  return 0;
}

inline hw_uint<16> af32_rd6_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd6 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[6 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_to_af32_rd6.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6;
  return 0;
}

inline hw_uint<16> af32_rd60_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd60 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[60 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write60 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write60_to_af32_rd60.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write60;
  return 0;
}

inline hw_uint<16> af32_rd61_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd61 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[61 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write61 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write61_to_af32_rd61.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write61;
  return 0;
}

inline hw_uint<16> af32_rd62_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd62 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[62 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write62 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write62_to_af32_rd62.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write62;
  return 0;
}

inline hw_uint<16> af32_rd63_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd63 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[63 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write63 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write63_to_af32_rd63.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write63;
  return 0;
}

inline hw_uint<16> af32_rd7_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd7 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[7 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_to_af32_rd7.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7;
  return 0;
}

inline hw_uint<16> af32_rd8_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd8 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[8 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_to_af32_rd8.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8;
  return 0;
}

inline hw_uint<16> af32_rd9_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af32_rd9 read pattern: { af32_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[9 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_to_af32_rd9.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9;
  return 0;
}

// # of bundles = 2
// af32_update_0_read
//	af32_rd0
//	af32_rd1
//	af32_rd2
//	af32_rd3
//	af32_rd4
//	af32_rd5
//	af32_rd6
//	af32_rd7
//	af32_rd8
//	af32_rd9
//	af32_rd10
//	af32_rd11
//	af32_rd12
//	af32_rd13
//	af32_rd14
//	af32_rd15
//	af32_rd16
//	af32_rd17
//	af32_rd18
//	af32_rd19
//	af32_rd20
//	af32_rd21
//	af32_rd22
//	af32_rd23
//	af32_rd24
//	af32_rd25
//	af32_rd26
//	af32_rd27
//	af32_rd28
//	af32_rd29
//	af32_rd30
//	af32_rd31
//	af32_rd32
//	af32_rd33
//	af32_rd34
//	af32_rd35
//	af32_rd36
//	af32_rd37
//	af32_rd38
//	af32_rd39
//	af32_rd40
//	af32_rd41
//	af32_rd42
//	af32_rd43
//	af32_rd44
//	af32_rd45
//	af32_rd46
//	af32_rd47
//	af32_rd48
//	af32_rd49
//	af32_rd50
//	af32_rd51
//	af32_rd52
//	af32_rd53
//	af32_rd54
//	af32_rd55
//	af32_rd56
//	af32_rd57
//	af32_rd58
//	af32_rd59
//	af32_rd60
//	af32_rd61
//	af32_rd62
//	af32_rd63
inline hw_uint<1024> in_off_chip0_oc_in_off_chip1_oc_af32_update_0_read_bundle_read(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 64
    // af32_rd0
    // af32_rd1
    // af32_rd2
    // af32_rd3
    // af32_rd4
    // af32_rd5
    // af32_rd6
    // af32_rd7
    // af32_rd8
    // af32_rd9
    // af32_rd10
    // af32_rd11
    // af32_rd12
    // af32_rd13
    // af32_rd14
    // af32_rd15
    // af32_rd16
    // af32_rd17
    // af32_rd18
    // af32_rd19
    // af32_rd20
    // af32_rd21
    // af32_rd22
    // af32_rd23
    // af32_rd24
    // af32_rd25
    // af32_rd26
    // af32_rd27
    // af32_rd28
    // af32_rd29
    // af32_rd30
    // af32_rd31
    // af32_rd32
    // af32_rd33
    // af32_rd34
    // af32_rd35
    // af32_rd36
    // af32_rd37
    // af32_rd38
    // af32_rd39
    // af32_rd40
    // af32_rd41
    // af32_rd42
    // af32_rd43
    // af32_rd44
    // af32_rd45
    // af32_rd46
    // af32_rd47
    // af32_rd48
    // af32_rd49
    // af32_rd50
    // af32_rd51
    // af32_rd52
    // af32_rd53
    // af32_rd54
    // af32_rd55
    // af32_rd56
    // af32_rd57
    // af32_rd58
    // af32_rd59
    // af32_rd60
    // af32_rd61
    // af32_rd62
    // af32_rd63

	hw_uint<1024> result;
	hw_uint<16> af32_rd0_res = af32_rd0_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<0, 1024>(result, af32_rd0_res);
	hw_uint<16> af32_rd1_res = af32_rd1_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<16, 1024>(result, af32_rd1_res);
	hw_uint<16> af32_rd2_res = af32_rd2_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<32, 1024>(result, af32_rd2_res);
	hw_uint<16> af32_rd3_res = af32_rd3_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<48, 1024>(result, af32_rd3_res);
	hw_uint<16> af32_rd4_res = af32_rd4_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<64, 1024>(result, af32_rd4_res);
	hw_uint<16> af32_rd5_res = af32_rd5_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<80, 1024>(result, af32_rd5_res);
	hw_uint<16> af32_rd6_res = af32_rd6_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<96, 1024>(result, af32_rd6_res);
	hw_uint<16> af32_rd7_res = af32_rd7_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<112, 1024>(result, af32_rd7_res);
	hw_uint<16> af32_rd8_res = af32_rd8_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<128, 1024>(result, af32_rd8_res);
	hw_uint<16> af32_rd9_res = af32_rd9_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<144, 1024>(result, af32_rd9_res);
	hw_uint<16> af32_rd10_res = af32_rd10_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<160, 1024>(result, af32_rd10_res);
	hw_uint<16> af32_rd11_res = af32_rd11_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<176, 1024>(result, af32_rd11_res);
	hw_uint<16> af32_rd12_res = af32_rd12_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<192, 1024>(result, af32_rd12_res);
	hw_uint<16> af32_rd13_res = af32_rd13_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<208, 1024>(result, af32_rd13_res);
	hw_uint<16> af32_rd14_res = af32_rd14_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<224, 1024>(result, af32_rd14_res);
	hw_uint<16> af32_rd15_res = af32_rd15_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<240, 1024>(result, af32_rd15_res);
	hw_uint<16> af32_rd16_res = af32_rd16_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<256, 1024>(result, af32_rd16_res);
	hw_uint<16> af32_rd17_res = af32_rd17_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<272, 1024>(result, af32_rd17_res);
	hw_uint<16> af32_rd18_res = af32_rd18_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<288, 1024>(result, af32_rd18_res);
	hw_uint<16> af32_rd19_res = af32_rd19_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<304, 1024>(result, af32_rd19_res);
	hw_uint<16> af32_rd20_res = af32_rd20_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<320, 1024>(result, af32_rd20_res);
	hw_uint<16> af32_rd21_res = af32_rd21_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<336, 1024>(result, af32_rd21_res);
	hw_uint<16> af32_rd22_res = af32_rd22_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<352, 1024>(result, af32_rd22_res);
	hw_uint<16> af32_rd23_res = af32_rd23_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<368, 1024>(result, af32_rd23_res);
	hw_uint<16> af32_rd24_res = af32_rd24_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<384, 1024>(result, af32_rd24_res);
	hw_uint<16> af32_rd25_res = af32_rd25_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<400, 1024>(result, af32_rd25_res);
	hw_uint<16> af32_rd26_res = af32_rd26_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<416, 1024>(result, af32_rd26_res);
	hw_uint<16> af32_rd27_res = af32_rd27_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<432, 1024>(result, af32_rd27_res);
	hw_uint<16> af32_rd28_res = af32_rd28_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<448, 1024>(result, af32_rd28_res);
	hw_uint<16> af32_rd29_res = af32_rd29_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<464, 1024>(result, af32_rd29_res);
	hw_uint<16> af32_rd30_res = af32_rd30_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<480, 1024>(result, af32_rd30_res);
	hw_uint<16> af32_rd31_res = af32_rd31_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<496, 1024>(result, af32_rd31_res);
	hw_uint<16> af32_rd32_res = af32_rd32_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<512, 1024>(result, af32_rd32_res);
	hw_uint<16> af32_rd33_res = af32_rd33_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<528, 1024>(result, af32_rd33_res);
	hw_uint<16> af32_rd34_res = af32_rd34_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<544, 1024>(result, af32_rd34_res);
	hw_uint<16> af32_rd35_res = af32_rd35_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<560, 1024>(result, af32_rd35_res);
	hw_uint<16> af32_rd36_res = af32_rd36_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<576, 1024>(result, af32_rd36_res);
	hw_uint<16> af32_rd37_res = af32_rd37_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<592, 1024>(result, af32_rd37_res);
	hw_uint<16> af32_rd38_res = af32_rd38_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<608, 1024>(result, af32_rd38_res);
	hw_uint<16> af32_rd39_res = af32_rd39_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<624, 1024>(result, af32_rd39_res);
	hw_uint<16> af32_rd40_res = af32_rd40_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<640, 1024>(result, af32_rd40_res);
	hw_uint<16> af32_rd41_res = af32_rd41_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<656, 1024>(result, af32_rd41_res);
	hw_uint<16> af32_rd42_res = af32_rd42_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<672, 1024>(result, af32_rd42_res);
	hw_uint<16> af32_rd43_res = af32_rd43_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<688, 1024>(result, af32_rd43_res);
	hw_uint<16> af32_rd44_res = af32_rd44_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<704, 1024>(result, af32_rd44_res);
	hw_uint<16> af32_rd45_res = af32_rd45_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<720, 1024>(result, af32_rd45_res);
	hw_uint<16> af32_rd46_res = af32_rd46_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<736, 1024>(result, af32_rd46_res);
	hw_uint<16> af32_rd47_res = af32_rd47_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<752, 1024>(result, af32_rd47_res);
	hw_uint<16> af32_rd48_res = af32_rd48_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<768, 1024>(result, af32_rd48_res);
	hw_uint<16> af32_rd49_res = af32_rd49_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<784, 1024>(result, af32_rd49_res);
	hw_uint<16> af32_rd50_res = af32_rd50_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<800, 1024>(result, af32_rd50_res);
	hw_uint<16> af32_rd51_res = af32_rd51_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<816, 1024>(result, af32_rd51_res);
	hw_uint<16> af32_rd52_res = af32_rd52_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<832, 1024>(result, af32_rd52_res);
	hw_uint<16> af32_rd53_res = af32_rd53_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<848, 1024>(result, af32_rd53_res);
	hw_uint<16> af32_rd54_res = af32_rd54_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<864, 1024>(result, af32_rd54_res);
	hw_uint<16> af32_rd55_res = af32_rd55_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<880, 1024>(result, af32_rd55_res);
	hw_uint<16> af32_rd56_res = af32_rd56_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<896, 1024>(result, af32_rd56_res);
	hw_uint<16> af32_rd57_res = af32_rd57_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<912, 1024>(result, af32_rd57_res);
	hw_uint<16> af32_rd58_res = af32_rd58_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<928, 1024>(result, af32_rd58_res);
	hw_uint<16> af32_rd59_res = af32_rd59_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<944, 1024>(result, af32_rd59_res);
	hw_uint<16> af32_rd60_res = af32_rd60_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<960, 1024>(result, af32_rd60_res);
	hw_uint<16> af32_rd61_res = af32_rd61_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<976, 1024>(result, af32_rd61_res);
	hw_uint<16> af32_rd62_res = af32_rd62_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<992, 1024>(result, af32_rd62_res);
	hw_uint<16> af32_rd63_res = af32_rd63_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<1008, 1024>(result, af32_rd63_res);
	return result;
}

// in_off_chip0_oc_in_off_chip1_oc_update_0_write
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write32
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write33
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write34
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write35
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write36
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write37
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write38
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write39
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write40
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write41
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write42
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write43
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write44
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write45
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write46
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write47
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write48
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write49
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write50
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write51
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write52
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write53
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write54
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write55
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write56
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write57
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write58
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write59
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write60
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write61
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write62
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write63
inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write_bundle_write(hw_uint<1024>& in_off_chip0_oc_in_off_chip1_oc_update_0_write, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<0, 15>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<16, 31>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<32, 47>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<48, 63>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<64, 79>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<80, 95>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<96, 111>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<112, 127>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<128, 143>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<144, 159>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<160, 175>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<176, 191>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<192, 207>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<208, 223>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<224, 239>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<240, 255>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<256, 271>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<272, 287>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<288, 303>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<304, 319>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<320, 335>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<336, 351>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<352, 367>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<368, 383>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<384, 399>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<400, 415>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<416, 431>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<432, 447>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<448, 463>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<464, 479>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<480, 495>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<496, 511>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write32_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<512, 527>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write32_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write32_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write33_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<528, 543>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write33_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write33_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write34_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<544, 559>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write34_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write34_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write35_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<560, 575>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write35_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write35_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write36_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<576, 591>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write36_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write36_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write37_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<592, 607>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write37_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write37_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write38_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<608, 623>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write38_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write38_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write39_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<624, 639>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write39_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write39_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write40_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<640, 655>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write40_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write40_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write41_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<656, 671>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write41_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write41_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write42_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<672, 687>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write42_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write42_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write43_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<688, 703>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write43_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write43_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write44_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<704, 719>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write44_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write44_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write45_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<720, 735>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write45_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write45_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write46_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<736, 751>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write46_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write46_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write47_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<752, 767>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write47_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write47_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write48_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<768, 783>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write48_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write48_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write49_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<784, 799>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write49_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write49_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write50_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<800, 815>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write50_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write50_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write51_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<816, 831>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write51_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write51_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write52_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<832, 847>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write52_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write52_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write53_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<848, 863>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write53_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write53_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write54_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<864, 879>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write54_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write54_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write55_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<880, 895>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write55_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write55_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write56_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<896, 911>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write56_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write56_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write57_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<912, 927>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write57_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write57_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write58_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<928, 943>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write58_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write58_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write59_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<944, 959>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write59_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write59_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write60_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<960, 975>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write60_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write60_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write61_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<976, 991>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write61_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write61_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write62_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<992, 1007>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write62_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write62_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write63_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<1008, 1023>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write63_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write63_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
}

#include "hw_classes.h"

struct in_off_chip1_in_off_chip1_update_0_write0_merged_banks_2_cache {
	// RAM Box: {[0, 928], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write1_merged_banks_2_cache {
	// RAM Box: {[1, 929], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write10_merged_banks_2_cache {
	// RAM Box: {[10, 938], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write11_merged_banks_2_cache {
	// RAM Box: {[11, 939], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write12_merged_banks_2_cache {
	// RAM Box: {[12, 940], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write13_merged_banks_2_cache {
	// RAM Box: {[13, 941], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write14_merged_banks_2_cache {
	// RAM Box: {[14, 942], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write15_merged_banks_2_cache {
	// RAM Box: {[15, 943], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write16_merged_banks_2_cache {
	// RAM Box: {[16, 944], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write17_merged_banks_2_cache {
	// RAM Box: {[17, 945], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write18_merged_banks_2_cache {
	// RAM Box: {[18, 946], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write19_merged_banks_2_cache {
	// RAM Box: {[19, 947], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write2_merged_banks_2_cache {
	// RAM Box: {[2, 930], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write20_merged_banks_2_cache {
	// RAM Box: {[20, 948], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write21_merged_banks_2_cache {
	// RAM Box: {[21, 949], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write22_merged_banks_2_cache {
	// RAM Box: {[22, 950], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write23_merged_banks_2_cache {
	// RAM Box: {[23, 951], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write24_merged_banks_2_cache {
	// RAM Box: {[24, 952], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write25_merged_banks_2_cache {
	// RAM Box: {[25, 953], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write26_merged_banks_2_cache {
	// RAM Box: {[26, 954], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write27_merged_banks_2_cache {
	// RAM Box: {[27, 955], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write28_merged_banks_2_cache {
	// RAM Box: {[28, 956], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write29_merged_banks_2_cache {
	// RAM Box: {[29, 957], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write3_merged_banks_2_cache {
	// RAM Box: {[3, 931], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write30_merged_banks_2_cache {
	// RAM Box: {[30, 958], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write31_merged_banks_2_cache {
	// RAM Box: {[31, 959], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write4_merged_banks_2_cache {
	// RAM Box: {[4, 932], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write5_merged_banks_2_cache {
	// RAM Box: {[5, 933], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write6_merged_banks_2_cache {
	// RAM Box: {[6, 934], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write7_merged_banks_2_cache {
	// RAM Box: {[7, 935], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write8_merged_banks_2_cache {
	// RAM Box: {[8, 936], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write9_merged_banks_2_cache {
	// RAM Box: {[9, 937], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
  // 0
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_cache {
  // # of banks: 32
  in_off_chip1_in_off_chip1_update_0_write0_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write0_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write1_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write1_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write10_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write10_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write11_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write11_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write12_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write12_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write13_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write13_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write14_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write14_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write15_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write15_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write16_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write16_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write17_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write17_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write18_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write18_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write19_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write19_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write2_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write2_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write20_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write20_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write21_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write21_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write22_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write22_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write23_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write23_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write24_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write24_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write25_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write25_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write26_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write26_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write27_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write27_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write28_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write28_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write29_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write29_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write3_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write3_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write30_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write30_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write31_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write31_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write4_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write4_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write5_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write5_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write6_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write6_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write7_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write7_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write8_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write8_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write9_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write9_merged_banks_2;
};



inline void in_off_chip1_in_off_chip1_update_0_write0_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write0, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write0_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write0);
}

inline void in_off_chip1_in_off_chip1_update_0_write1_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write1, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write1_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write1);
}

inline void in_off_chip1_in_off_chip1_update_0_write10_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write10, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write10_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write10);
}

inline void in_off_chip1_in_off_chip1_update_0_write11_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write11, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write11_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write11);
}

inline void in_off_chip1_in_off_chip1_update_0_write12_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write12, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write12_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write12);
}

inline void in_off_chip1_in_off_chip1_update_0_write13_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write13, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write13_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write13);
}

inline void in_off_chip1_in_off_chip1_update_0_write14_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write14, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write14_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write14);
}

inline void in_off_chip1_in_off_chip1_update_0_write15_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write15, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write15_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write15);
}

inline void in_off_chip1_in_off_chip1_update_0_write16_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write16, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write16_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write16);
}

inline void in_off_chip1_in_off_chip1_update_0_write17_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write17, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write17_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write17);
}

inline void in_off_chip1_in_off_chip1_update_0_write18_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write18, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write18_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write18);
}

inline void in_off_chip1_in_off_chip1_update_0_write19_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write19, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write19_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write19);
}

inline void in_off_chip1_in_off_chip1_update_0_write2_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write2, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write2_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write2);
}

inline void in_off_chip1_in_off_chip1_update_0_write20_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write20, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write20_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write20);
}

inline void in_off_chip1_in_off_chip1_update_0_write21_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write21, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write21_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write21);
}

inline void in_off_chip1_in_off_chip1_update_0_write22_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write22, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write22_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write22);
}

inline void in_off_chip1_in_off_chip1_update_0_write23_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write23, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write23_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write23);
}

inline void in_off_chip1_in_off_chip1_update_0_write24_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write24, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write24_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write24);
}

inline void in_off_chip1_in_off_chip1_update_0_write25_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write25, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write25_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write25);
}

inline void in_off_chip1_in_off_chip1_update_0_write26_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write26, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write26_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write26);
}

inline void in_off_chip1_in_off_chip1_update_0_write27_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write27, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write27_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write27);
}

inline void in_off_chip1_in_off_chip1_update_0_write28_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write28, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write28_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write28);
}

inline void in_off_chip1_in_off_chip1_update_0_write29_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write29, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write29_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write29);
}

inline void in_off_chip1_in_off_chip1_update_0_write3_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write3, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write3_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write3);
}

inline void in_off_chip1_in_off_chip1_update_0_write30_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write30, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write30_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write30);
}

inline void in_off_chip1_in_off_chip1_update_0_write31_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write31, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write31_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write31);
}

inline void in_off_chip1_in_off_chip1_update_0_write4_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write4, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write4_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write4);
}

inline void in_off_chip1_in_off_chip1_update_0_write5_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write5, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write5_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write5);
}

inline void in_off_chip1_in_off_chip1_update_0_write6_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write6, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write6_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write6);
}

inline void in_off_chip1_in_off_chip1_update_0_write7_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write7, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write7_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write7);
}

inline void in_off_chip1_in_off_chip1_update_0_write8_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write8, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write8_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write8);
}

inline void in_off_chip1_in_off_chip1_update_0_write9_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write9, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write9_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write9);
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd0_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd0 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write0 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write0_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write0;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd1_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd1 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write0 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write0_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write0;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd10_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd10 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[5 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write5 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write5_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write5;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd11_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd11 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[5 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write5 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write5_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write5;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd12_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd12 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[6 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write6 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write6_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write6;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd13_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd13 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[6 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write6 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write6_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write6;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd14_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd14 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[7 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write7 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write7_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write7;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd15_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd15 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[7 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write7 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write7_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write7;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd16_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd16 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[8 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write8 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write8_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write8;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd17_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd17 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[8 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write8 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write8_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write8;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd18_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd18 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[9 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write9 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write9_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write9;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd19_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd19 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[9 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write9 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write9_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write9;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd2_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd2 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[1 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write1 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write1_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write1;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd20_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd20 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[10 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write10 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write10_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write10;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd21_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd21 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[10 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write10 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write10_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write10;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd22_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd22 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[11 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write11 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write11_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write11;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd23_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd23 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[11 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write11 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write11_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write11;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd24_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd24 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[12 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write12 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write12_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write12;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd25_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd25 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[12 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write12 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write12_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write12;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd26_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd26 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[13 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write13 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write13_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write13;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd27_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd27 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[13 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write13 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write13_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write13;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd28_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd28 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[14 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write14 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write14_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write14;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd29_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd29 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[14 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write14 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write14_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write14;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd3_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd3 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[1 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write1 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write1_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write1;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd30_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd30 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[15 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write15 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write15_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write15;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd31_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd31 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[15 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write15 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write15_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write15;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd32_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd32 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[16 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write16 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write16_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write16;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd33_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd33 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[16 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write16 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write16_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write16;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd34_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd34 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[17 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write17 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write17_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write17;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd35_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd35 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[17 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write17 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write17_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write17;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd36_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd36 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[18 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write18 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write18_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write18;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd37_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd37 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[18 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write18 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write18_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write18;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd38_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd38 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[19 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write19 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write19_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write19;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd39_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd39 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[19 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write19 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write19_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write19;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd4_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd4 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[2 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write2 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write2_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write2;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd40_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd40 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[20 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write20 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write20_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write20;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd41_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd41 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[20 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write20 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write20_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write20;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd42_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd42 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[21 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write21 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write21_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write21;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd43_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd43 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[21 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write21 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write21_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write21;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd44_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd44 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[22 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write22 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write22_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write22;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd45_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd45 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[22 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write22 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write22_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write22;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd46_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd46 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[23 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write23 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write23_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write23;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd47_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd47 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[23 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write23 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write23_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write23;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd48_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd48 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[24 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write24 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write24_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write24;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd49_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd49 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[24 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write24 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write24_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write24;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd5_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd5 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[2 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write2 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write2_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write2;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd50_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd50 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[25 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write25 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write25_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write25;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd51_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd51 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[25 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write25 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write25_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write25;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd52_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd52 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[26 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write26 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write26_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write26;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd53_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd53 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[26 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write26 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write26_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write26;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd54_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd54 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[27 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write27 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write27_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write27;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd55_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd55 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[27 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write27 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write27_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write27;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd56_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd56 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[28 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write28 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write28_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write28;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd57_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd57 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[28 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write28 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write28_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write28;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd58_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd58 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[29 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write29 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write29_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write29;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd59_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd59 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[29 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write29 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write29_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write29;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd6_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd6 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[3 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write3 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write3_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write3;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd60_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd60 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[30 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write30 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write30_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write30;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd61_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd61 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[30 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write30 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write30_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write30;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd62_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd62 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[31 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write31 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write31_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write31;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd63_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd63 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[31 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write31 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write31_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write31;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd7_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd7 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[3 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write3 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write3_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write3;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd8_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd8 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[4 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write4 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write4_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write4;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd9_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd9 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[4 + 32d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write4 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write4_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write4;
  return 0;
}

// # of bundles = 2
// in_off_chip0_oc_in_off_chip1_oc_update_0_read
//	in_off_chip0_oc_in_off_chip1_oc_rd0
//	in_off_chip0_oc_in_off_chip1_oc_rd1
//	in_off_chip0_oc_in_off_chip1_oc_rd2
//	in_off_chip0_oc_in_off_chip1_oc_rd3
//	in_off_chip0_oc_in_off_chip1_oc_rd4
//	in_off_chip0_oc_in_off_chip1_oc_rd5
//	in_off_chip0_oc_in_off_chip1_oc_rd6
//	in_off_chip0_oc_in_off_chip1_oc_rd7
//	in_off_chip0_oc_in_off_chip1_oc_rd8
//	in_off_chip0_oc_in_off_chip1_oc_rd9
//	in_off_chip0_oc_in_off_chip1_oc_rd10
//	in_off_chip0_oc_in_off_chip1_oc_rd11
//	in_off_chip0_oc_in_off_chip1_oc_rd12
//	in_off_chip0_oc_in_off_chip1_oc_rd13
//	in_off_chip0_oc_in_off_chip1_oc_rd14
//	in_off_chip0_oc_in_off_chip1_oc_rd15
//	in_off_chip0_oc_in_off_chip1_oc_rd16
//	in_off_chip0_oc_in_off_chip1_oc_rd17
//	in_off_chip0_oc_in_off_chip1_oc_rd18
//	in_off_chip0_oc_in_off_chip1_oc_rd19
//	in_off_chip0_oc_in_off_chip1_oc_rd20
//	in_off_chip0_oc_in_off_chip1_oc_rd21
//	in_off_chip0_oc_in_off_chip1_oc_rd22
//	in_off_chip0_oc_in_off_chip1_oc_rd23
//	in_off_chip0_oc_in_off_chip1_oc_rd24
//	in_off_chip0_oc_in_off_chip1_oc_rd25
//	in_off_chip0_oc_in_off_chip1_oc_rd26
//	in_off_chip0_oc_in_off_chip1_oc_rd27
//	in_off_chip0_oc_in_off_chip1_oc_rd28
//	in_off_chip0_oc_in_off_chip1_oc_rd29
//	in_off_chip0_oc_in_off_chip1_oc_rd30
//	in_off_chip0_oc_in_off_chip1_oc_rd31
//	in_off_chip0_oc_in_off_chip1_oc_rd32
//	in_off_chip0_oc_in_off_chip1_oc_rd33
//	in_off_chip0_oc_in_off_chip1_oc_rd34
//	in_off_chip0_oc_in_off_chip1_oc_rd35
//	in_off_chip0_oc_in_off_chip1_oc_rd36
//	in_off_chip0_oc_in_off_chip1_oc_rd37
//	in_off_chip0_oc_in_off_chip1_oc_rd38
//	in_off_chip0_oc_in_off_chip1_oc_rd39
//	in_off_chip0_oc_in_off_chip1_oc_rd40
//	in_off_chip0_oc_in_off_chip1_oc_rd41
//	in_off_chip0_oc_in_off_chip1_oc_rd42
//	in_off_chip0_oc_in_off_chip1_oc_rd43
//	in_off_chip0_oc_in_off_chip1_oc_rd44
//	in_off_chip0_oc_in_off_chip1_oc_rd45
//	in_off_chip0_oc_in_off_chip1_oc_rd46
//	in_off_chip0_oc_in_off_chip1_oc_rd47
//	in_off_chip0_oc_in_off_chip1_oc_rd48
//	in_off_chip0_oc_in_off_chip1_oc_rd49
//	in_off_chip0_oc_in_off_chip1_oc_rd50
//	in_off_chip0_oc_in_off_chip1_oc_rd51
//	in_off_chip0_oc_in_off_chip1_oc_rd52
//	in_off_chip0_oc_in_off_chip1_oc_rd53
//	in_off_chip0_oc_in_off_chip1_oc_rd54
//	in_off_chip0_oc_in_off_chip1_oc_rd55
//	in_off_chip0_oc_in_off_chip1_oc_rd56
//	in_off_chip0_oc_in_off_chip1_oc_rd57
//	in_off_chip0_oc_in_off_chip1_oc_rd58
//	in_off_chip0_oc_in_off_chip1_oc_rd59
//	in_off_chip0_oc_in_off_chip1_oc_rd60
//	in_off_chip0_oc_in_off_chip1_oc_rd61
//	in_off_chip0_oc_in_off_chip1_oc_rd62
//	in_off_chip0_oc_in_off_chip1_oc_rd63
inline hw_uint<1024> in_off_chip1_in_off_chip0_oc_in_off_chip1_oc_update_0_read_bundle_read(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 64
    // in_off_chip0_oc_in_off_chip1_oc_rd0
    // in_off_chip0_oc_in_off_chip1_oc_rd1
    // in_off_chip0_oc_in_off_chip1_oc_rd2
    // in_off_chip0_oc_in_off_chip1_oc_rd3
    // in_off_chip0_oc_in_off_chip1_oc_rd4
    // in_off_chip0_oc_in_off_chip1_oc_rd5
    // in_off_chip0_oc_in_off_chip1_oc_rd6
    // in_off_chip0_oc_in_off_chip1_oc_rd7
    // in_off_chip0_oc_in_off_chip1_oc_rd8
    // in_off_chip0_oc_in_off_chip1_oc_rd9
    // in_off_chip0_oc_in_off_chip1_oc_rd10
    // in_off_chip0_oc_in_off_chip1_oc_rd11
    // in_off_chip0_oc_in_off_chip1_oc_rd12
    // in_off_chip0_oc_in_off_chip1_oc_rd13
    // in_off_chip0_oc_in_off_chip1_oc_rd14
    // in_off_chip0_oc_in_off_chip1_oc_rd15
    // in_off_chip0_oc_in_off_chip1_oc_rd16
    // in_off_chip0_oc_in_off_chip1_oc_rd17
    // in_off_chip0_oc_in_off_chip1_oc_rd18
    // in_off_chip0_oc_in_off_chip1_oc_rd19
    // in_off_chip0_oc_in_off_chip1_oc_rd20
    // in_off_chip0_oc_in_off_chip1_oc_rd21
    // in_off_chip0_oc_in_off_chip1_oc_rd22
    // in_off_chip0_oc_in_off_chip1_oc_rd23
    // in_off_chip0_oc_in_off_chip1_oc_rd24
    // in_off_chip0_oc_in_off_chip1_oc_rd25
    // in_off_chip0_oc_in_off_chip1_oc_rd26
    // in_off_chip0_oc_in_off_chip1_oc_rd27
    // in_off_chip0_oc_in_off_chip1_oc_rd28
    // in_off_chip0_oc_in_off_chip1_oc_rd29
    // in_off_chip0_oc_in_off_chip1_oc_rd30
    // in_off_chip0_oc_in_off_chip1_oc_rd31
    // in_off_chip0_oc_in_off_chip1_oc_rd32
    // in_off_chip0_oc_in_off_chip1_oc_rd33
    // in_off_chip0_oc_in_off_chip1_oc_rd34
    // in_off_chip0_oc_in_off_chip1_oc_rd35
    // in_off_chip0_oc_in_off_chip1_oc_rd36
    // in_off_chip0_oc_in_off_chip1_oc_rd37
    // in_off_chip0_oc_in_off_chip1_oc_rd38
    // in_off_chip0_oc_in_off_chip1_oc_rd39
    // in_off_chip0_oc_in_off_chip1_oc_rd40
    // in_off_chip0_oc_in_off_chip1_oc_rd41
    // in_off_chip0_oc_in_off_chip1_oc_rd42
    // in_off_chip0_oc_in_off_chip1_oc_rd43
    // in_off_chip0_oc_in_off_chip1_oc_rd44
    // in_off_chip0_oc_in_off_chip1_oc_rd45
    // in_off_chip0_oc_in_off_chip1_oc_rd46
    // in_off_chip0_oc_in_off_chip1_oc_rd47
    // in_off_chip0_oc_in_off_chip1_oc_rd48
    // in_off_chip0_oc_in_off_chip1_oc_rd49
    // in_off_chip0_oc_in_off_chip1_oc_rd50
    // in_off_chip0_oc_in_off_chip1_oc_rd51
    // in_off_chip0_oc_in_off_chip1_oc_rd52
    // in_off_chip0_oc_in_off_chip1_oc_rd53
    // in_off_chip0_oc_in_off_chip1_oc_rd54
    // in_off_chip0_oc_in_off_chip1_oc_rd55
    // in_off_chip0_oc_in_off_chip1_oc_rd56
    // in_off_chip0_oc_in_off_chip1_oc_rd57
    // in_off_chip0_oc_in_off_chip1_oc_rd58
    // in_off_chip0_oc_in_off_chip1_oc_rd59
    // in_off_chip0_oc_in_off_chip1_oc_rd60
    // in_off_chip0_oc_in_off_chip1_oc_rd61
    // in_off_chip0_oc_in_off_chip1_oc_rd62
    // in_off_chip0_oc_in_off_chip1_oc_rd63

	hw_uint<1024> result;
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd0_res = in_off_chip0_oc_in_off_chip1_oc_rd0_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<0, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd0_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd1_res = in_off_chip0_oc_in_off_chip1_oc_rd1_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<16, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd1_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd2_res = in_off_chip0_oc_in_off_chip1_oc_rd2_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<32, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd2_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd3_res = in_off_chip0_oc_in_off_chip1_oc_rd3_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<48, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd3_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd4_res = in_off_chip0_oc_in_off_chip1_oc_rd4_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<64, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd4_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd5_res = in_off_chip0_oc_in_off_chip1_oc_rd5_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<80, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd5_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd6_res = in_off_chip0_oc_in_off_chip1_oc_rd6_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<96, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd6_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd7_res = in_off_chip0_oc_in_off_chip1_oc_rd7_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<112, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd7_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd8_res = in_off_chip0_oc_in_off_chip1_oc_rd8_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<128, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd8_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd9_res = in_off_chip0_oc_in_off_chip1_oc_rd9_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<144, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd9_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd10_res = in_off_chip0_oc_in_off_chip1_oc_rd10_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<160, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd10_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd11_res = in_off_chip0_oc_in_off_chip1_oc_rd11_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<176, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd11_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd12_res = in_off_chip0_oc_in_off_chip1_oc_rd12_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<192, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd12_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd13_res = in_off_chip0_oc_in_off_chip1_oc_rd13_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<208, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd13_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd14_res = in_off_chip0_oc_in_off_chip1_oc_rd14_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<224, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd14_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd15_res = in_off_chip0_oc_in_off_chip1_oc_rd15_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<240, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd15_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd16_res = in_off_chip0_oc_in_off_chip1_oc_rd16_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<256, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd16_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd17_res = in_off_chip0_oc_in_off_chip1_oc_rd17_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<272, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd17_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd18_res = in_off_chip0_oc_in_off_chip1_oc_rd18_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<288, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd18_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd19_res = in_off_chip0_oc_in_off_chip1_oc_rd19_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<304, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd19_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd20_res = in_off_chip0_oc_in_off_chip1_oc_rd20_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<320, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd20_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd21_res = in_off_chip0_oc_in_off_chip1_oc_rd21_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<336, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd21_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd22_res = in_off_chip0_oc_in_off_chip1_oc_rd22_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<352, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd22_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd23_res = in_off_chip0_oc_in_off_chip1_oc_rd23_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<368, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd23_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd24_res = in_off_chip0_oc_in_off_chip1_oc_rd24_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<384, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd24_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd25_res = in_off_chip0_oc_in_off_chip1_oc_rd25_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<400, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd25_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd26_res = in_off_chip0_oc_in_off_chip1_oc_rd26_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<416, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd26_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd27_res = in_off_chip0_oc_in_off_chip1_oc_rd27_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<432, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd27_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd28_res = in_off_chip0_oc_in_off_chip1_oc_rd28_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<448, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd28_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd29_res = in_off_chip0_oc_in_off_chip1_oc_rd29_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<464, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd29_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd30_res = in_off_chip0_oc_in_off_chip1_oc_rd30_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<480, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd30_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd31_res = in_off_chip0_oc_in_off_chip1_oc_rd31_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<496, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd31_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd32_res = in_off_chip0_oc_in_off_chip1_oc_rd32_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<512, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd32_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd33_res = in_off_chip0_oc_in_off_chip1_oc_rd33_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<528, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd33_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd34_res = in_off_chip0_oc_in_off_chip1_oc_rd34_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<544, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd34_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd35_res = in_off_chip0_oc_in_off_chip1_oc_rd35_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<560, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd35_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd36_res = in_off_chip0_oc_in_off_chip1_oc_rd36_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<576, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd36_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd37_res = in_off_chip0_oc_in_off_chip1_oc_rd37_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<592, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd37_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd38_res = in_off_chip0_oc_in_off_chip1_oc_rd38_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<608, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd38_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd39_res = in_off_chip0_oc_in_off_chip1_oc_rd39_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<624, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd39_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd40_res = in_off_chip0_oc_in_off_chip1_oc_rd40_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<640, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd40_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd41_res = in_off_chip0_oc_in_off_chip1_oc_rd41_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<656, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd41_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd42_res = in_off_chip0_oc_in_off_chip1_oc_rd42_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<672, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd42_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd43_res = in_off_chip0_oc_in_off_chip1_oc_rd43_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<688, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd43_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd44_res = in_off_chip0_oc_in_off_chip1_oc_rd44_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<704, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd44_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd45_res = in_off_chip0_oc_in_off_chip1_oc_rd45_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<720, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd45_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd46_res = in_off_chip0_oc_in_off_chip1_oc_rd46_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<736, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd46_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd47_res = in_off_chip0_oc_in_off_chip1_oc_rd47_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<752, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd47_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd48_res = in_off_chip0_oc_in_off_chip1_oc_rd48_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<768, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd48_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd49_res = in_off_chip0_oc_in_off_chip1_oc_rd49_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<784, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd49_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd50_res = in_off_chip0_oc_in_off_chip1_oc_rd50_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<800, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd50_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd51_res = in_off_chip0_oc_in_off_chip1_oc_rd51_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<816, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd51_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd52_res = in_off_chip0_oc_in_off_chip1_oc_rd52_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<832, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd52_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd53_res = in_off_chip0_oc_in_off_chip1_oc_rd53_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<848, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd53_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd54_res = in_off_chip0_oc_in_off_chip1_oc_rd54_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<864, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd54_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd55_res = in_off_chip0_oc_in_off_chip1_oc_rd55_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<880, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd55_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd56_res = in_off_chip0_oc_in_off_chip1_oc_rd56_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<896, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd56_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd57_res = in_off_chip0_oc_in_off_chip1_oc_rd57_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<912, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd57_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd58_res = in_off_chip0_oc_in_off_chip1_oc_rd58_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<928, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd58_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd59_res = in_off_chip0_oc_in_off_chip1_oc_rd59_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<944, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd59_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd60_res = in_off_chip0_oc_in_off_chip1_oc_rd60_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<960, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd60_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd61_res = in_off_chip0_oc_in_off_chip1_oc_rd61_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<976, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd61_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd62_res = in_off_chip0_oc_in_off_chip1_oc_rd62_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<992, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd62_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd63_res = in_off_chip0_oc_in_off_chip1_oc_rd63_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<1008, 1024>(result, in_off_chip0_oc_in_off_chip1_oc_rd63_res);
	return result;
}

// in_off_chip1_update_0_write
//	in_off_chip1_in_off_chip1_update_0_write0
//	in_off_chip1_in_off_chip1_update_0_write1
//	in_off_chip1_in_off_chip1_update_0_write2
//	in_off_chip1_in_off_chip1_update_0_write3
//	in_off_chip1_in_off_chip1_update_0_write4
//	in_off_chip1_in_off_chip1_update_0_write5
//	in_off_chip1_in_off_chip1_update_0_write6
//	in_off_chip1_in_off_chip1_update_0_write7
//	in_off_chip1_in_off_chip1_update_0_write8
//	in_off_chip1_in_off_chip1_update_0_write9
//	in_off_chip1_in_off_chip1_update_0_write10
//	in_off_chip1_in_off_chip1_update_0_write11
//	in_off_chip1_in_off_chip1_update_0_write12
//	in_off_chip1_in_off_chip1_update_0_write13
//	in_off_chip1_in_off_chip1_update_0_write14
//	in_off_chip1_in_off_chip1_update_0_write15
//	in_off_chip1_in_off_chip1_update_0_write16
//	in_off_chip1_in_off_chip1_update_0_write17
//	in_off_chip1_in_off_chip1_update_0_write18
//	in_off_chip1_in_off_chip1_update_0_write19
//	in_off_chip1_in_off_chip1_update_0_write20
//	in_off_chip1_in_off_chip1_update_0_write21
//	in_off_chip1_in_off_chip1_update_0_write22
//	in_off_chip1_in_off_chip1_update_0_write23
//	in_off_chip1_in_off_chip1_update_0_write24
//	in_off_chip1_in_off_chip1_update_0_write25
//	in_off_chip1_in_off_chip1_update_0_write26
//	in_off_chip1_in_off_chip1_update_0_write27
//	in_off_chip1_in_off_chip1_update_0_write28
//	in_off_chip1_in_off_chip1_update_0_write29
//	in_off_chip1_in_off_chip1_update_0_write30
//	in_off_chip1_in_off_chip1_update_0_write31
inline void in_off_chip1_in_off_chip1_update_0_write_bundle_write(hw_uint<512>& in_off_chip1_update_0_write, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write0_res = in_off_chip1_update_0_write.extract<0, 15>();
	in_off_chip1_in_off_chip1_update_0_write0_write(in_off_chip1_in_off_chip1_update_0_write0_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write1_res = in_off_chip1_update_0_write.extract<16, 31>();
	in_off_chip1_in_off_chip1_update_0_write1_write(in_off_chip1_in_off_chip1_update_0_write1_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write2_res = in_off_chip1_update_0_write.extract<32, 47>();
	in_off_chip1_in_off_chip1_update_0_write2_write(in_off_chip1_in_off_chip1_update_0_write2_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write3_res = in_off_chip1_update_0_write.extract<48, 63>();
	in_off_chip1_in_off_chip1_update_0_write3_write(in_off_chip1_in_off_chip1_update_0_write3_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write4_res = in_off_chip1_update_0_write.extract<64, 79>();
	in_off_chip1_in_off_chip1_update_0_write4_write(in_off_chip1_in_off_chip1_update_0_write4_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write5_res = in_off_chip1_update_0_write.extract<80, 95>();
	in_off_chip1_in_off_chip1_update_0_write5_write(in_off_chip1_in_off_chip1_update_0_write5_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write6_res = in_off_chip1_update_0_write.extract<96, 111>();
	in_off_chip1_in_off_chip1_update_0_write6_write(in_off_chip1_in_off_chip1_update_0_write6_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write7_res = in_off_chip1_update_0_write.extract<112, 127>();
	in_off_chip1_in_off_chip1_update_0_write7_write(in_off_chip1_in_off_chip1_update_0_write7_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write8_res = in_off_chip1_update_0_write.extract<128, 143>();
	in_off_chip1_in_off_chip1_update_0_write8_write(in_off_chip1_in_off_chip1_update_0_write8_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write9_res = in_off_chip1_update_0_write.extract<144, 159>();
	in_off_chip1_in_off_chip1_update_0_write9_write(in_off_chip1_in_off_chip1_update_0_write9_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write10_res = in_off_chip1_update_0_write.extract<160, 175>();
	in_off_chip1_in_off_chip1_update_0_write10_write(in_off_chip1_in_off_chip1_update_0_write10_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write11_res = in_off_chip1_update_0_write.extract<176, 191>();
	in_off_chip1_in_off_chip1_update_0_write11_write(in_off_chip1_in_off_chip1_update_0_write11_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write12_res = in_off_chip1_update_0_write.extract<192, 207>();
	in_off_chip1_in_off_chip1_update_0_write12_write(in_off_chip1_in_off_chip1_update_0_write12_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write13_res = in_off_chip1_update_0_write.extract<208, 223>();
	in_off_chip1_in_off_chip1_update_0_write13_write(in_off_chip1_in_off_chip1_update_0_write13_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write14_res = in_off_chip1_update_0_write.extract<224, 239>();
	in_off_chip1_in_off_chip1_update_0_write14_write(in_off_chip1_in_off_chip1_update_0_write14_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write15_res = in_off_chip1_update_0_write.extract<240, 255>();
	in_off_chip1_in_off_chip1_update_0_write15_write(in_off_chip1_in_off_chip1_update_0_write15_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write16_res = in_off_chip1_update_0_write.extract<256, 271>();
	in_off_chip1_in_off_chip1_update_0_write16_write(in_off_chip1_in_off_chip1_update_0_write16_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write17_res = in_off_chip1_update_0_write.extract<272, 287>();
	in_off_chip1_in_off_chip1_update_0_write17_write(in_off_chip1_in_off_chip1_update_0_write17_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write18_res = in_off_chip1_update_0_write.extract<288, 303>();
	in_off_chip1_in_off_chip1_update_0_write18_write(in_off_chip1_in_off_chip1_update_0_write18_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write19_res = in_off_chip1_update_0_write.extract<304, 319>();
	in_off_chip1_in_off_chip1_update_0_write19_write(in_off_chip1_in_off_chip1_update_0_write19_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write20_res = in_off_chip1_update_0_write.extract<320, 335>();
	in_off_chip1_in_off_chip1_update_0_write20_write(in_off_chip1_in_off_chip1_update_0_write20_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write21_res = in_off_chip1_update_0_write.extract<336, 351>();
	in_off_chip1_in_off_chip1_update_0_write21_write(in_off_chip1_in_off_chip1_update_0_write21_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write22_res = in_off_chip1_update_0_write.extract<352, 367>();
	in_off_chip1_in_off_chip1_update_0_write22_write(in_off_chip1_in_off_chip1_update_0_write22_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write23_res = in_off_chip1_update_0_write.extract<368, 383>();
	in_off_chip1_in_off_chip1_update_0_write23_write(in_off_chip1_in_off_chip1_update_0_write23_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write24_res = in_off_chip1_update_0_write.extract<384, 399>();
	in_off_chip1_in_off_chip1_update_0_write24_write(in_off_chip1_in_off_chip1_update_0_write24_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write25_res = in_off_chip1_update_0_write.extract<400, 415>();
	in_off_chip1_in_off_chip1_update_0_write25_write(in_off_chip1_in_off_chip1_update_0_write25_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write26_res = in_off_chip1_update_0_write.extract<416, 431>();
	in_off_chip1_in_off_chip1_update_0_write26_write(in_off_chip1_in_off_chip1_update_0_write26_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write27_res = in_off_chip1_update_0_write.extract<432, 447>();
	in_off_chip1_in_off_chip1_update_0_write27_write(in_off_chip1_in_off_chip1_update_0_write27_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write28_res = in_off_chip1_update_0_write.extract<448, 463>();
	in_off_chip1_in_off_chip1_update_0_write28_write(in_off_chip1_in_off_chip1_update_0_write28_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write29_res = in_off_chip1_update_0_write.extract<464, 479>();
	in_off_chip1_in_off_chip1_update_0_write29_write(in_off_chip1_in_off_chip1_update_0_write29_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write30_res = in_off_chip1_update_0_write.extract<480, 495>();
	in_off_chip1_in_off_chip1_update_0_write30_write(in_off_chip1_in_off_chip1_update_0_write30_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write31_res = in_off_chip1_update_0_write.extract<496, 511>();
	in_off_chip1_in_off_chip1_update_0_write31_write(in_off_chip1_in_off_chip1_update_0_write31_res, in_off_chip1, d0, d1, dynamic_address);
}



// Operation logic
inline void af32_update_0(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, af32_cache& af32, int d0, int d1) {
  // Dynamic address computation

	// Consume: in_off_chip0_oc_in_off_chip1_oc
	auto in_off_chip0_oc_in_off_chip1_oc_0_c__0_value = in_off_chip0_oc_in_off_chip1_oc_af32_update_0_read_bundle_read(in_off_chip0_oc_in_off_chip1_oc/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_64(in_off_chip0_oc_in_off_chip1_oc_0_c__0_value);
	// Produce: af32
	af32_af32_update_0_write_bundle_write(/* arg names */compute_result, af32, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void af321_update_0(af32_cache& af32, HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */af321, int d0, int d1) {
  // Dynamic address computation

	// Consume: af32
	auto af32_0_c__0_value = af32_af321_update_0_read_bundle_read(af32/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_32(af32_0_c__0_value);
	// Produce: af321
	af321.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void af320_update_0(af32_cache& af32, HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */af320, int d0, int d1) {
  // Dynamic address computation

	// Consume: af32
	auto af32_0_c__0_value = af32_af320_update_0_read_bundle_read(af32/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_32(af32_0_c__0_value);
	// Produce: af320
	af320.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in_off_chip0_oc_in_off_chip1_oc_update_0(in_off_chip0_cache& in_off_chip0, in_off_chip1_cache& in_off_chip1, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1) {
  // Dynamic address computation

	// Consume: in_off_chip0
	auto in_off_chip0_0_c__0_value = in_off_chip0_in_off_chip0_oc_in_off_chip1_oc_update_0_read_bundle_read(in_off_chip0/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: in_off_chip1
	auto in_off_chip1_0_c__0_value = in_off_chip1_in_off_chip0_oc_in_off_chip1_oc_update_0_read_bundle_read(in_off_chip1/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = interleave_unrolled_64(in_off_chip0_0_c__0_value, in_off_chip1_0_c__0_value, d0);
	// Produce: in_off_chip0_oc_in_off_chip1_oc
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write_bundle_write(/* arg names */compute_result, in_off_chip0_oc_in_off_chip1_oc, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in_off_chip0_update_0(HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */in_off_chip0_oc, in_off_chip0_cache& in_off_chip0, int d0, int d1) {
  // Dynamic address computation

	// Consume: in_off_chip0_oc
	auto in_off_chip0_oc_0_c__0_value = in_off_chip0_oc.read();
	auto compute_result = id_unrolled_32(in_off_chip0_oc_0_c__0_value);
	// Produce: in_off_chip0
	in_off_chip0_in_off_chip0_update_0_write_bundle_write(/* arg names */compute_result, in_off_chip0, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in_off_chip1_update_0(HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */in_off_chip1_oc, in_off_chip1_cache& in_off_chip1, int d0, int d1) {
  // Dynamic address computation

	// Consume: in_off_chip1_oc
	auto in_off_chip1_oc_0_c__0_value = in_off_chip1_oc.read();
	auto compute_result = id_unrolled_32(in_off_chip1_oc_0_c__0_value);
	// Produce: in_off_chip1
	in_off_chip1_in_off_chip1_update_0_write_bundle_write(/* arg names */compute_result, in_off_chip1, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void af320_af321_opt(HWStream<hw_uint<512> >& /* get_args num ports = 32 */in_off_chip0_oc, HWStream<hw_uint<512> >& /* get_args num ports = 32 */in_off_chip1_oc, HWStream<hw_uint<512> >& /* get_args num ports = 32 */af320, HWStream<hw_uint<512> >& /* get_args num ports = 32 */af321) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("af320_af321_opt_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  af32_cache af32;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in_off_chip0_cache in_off_chip0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in_off_chip0_oc_in_off_chip1_oc_cache in_off_chip0_oc_in_off_chip1_oc;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in_off_chip1_cache in_off_chip1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079; af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079; af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079; in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079; in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079; af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
//   { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
// Condition for in_off_chip1_update_0(((-3 + i2 == 0) && (i1 >= 0) && (29 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { af321_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
// Condition for af321_update_0(((-6 + i2 == 0) && (i1 >= 0) && (29 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { af320_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
// Condition for af320_update_0(((-7 + i2 == 0) && (i1 >= 0) && (29 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
// Condition for in_off_chip0_update_0(((-1 + i2 == 0) && (i1 >= 0) && (29 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
// Condition for in_off_chip0_oc_in_off_chip1_oc_update_0(((-4 + i2 == 0) && (i1 >= 0) && (29 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { af32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
// Condition for af32_update_0(((-5 + i2 == 0) && (i1 >= 0) && (29 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))

  /*
  // Schedules...
    // af320_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*7]
    // af321_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*6]
    // af32_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*5]
    // in_off_chip0_oc_in_off_chip1_oc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*4]
    // in_off_chip0_oc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
    // in_off_chip0_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
    // in_off_chip1_oc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*2]
    // in_off_chip1_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*3]
for (int c0 = 0; c0 <= 1079; c0++) {
  for (int c1 = 0; c1 <= 29; c1++) {

#ifdef __VIVADO_SYNTH__
#pragma HLS pipeline II=1
#endif // __VIVADO_SYNTH__

    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      in_off_chip0_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      in_off_chip1_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      in_off_chip0_oc_in_off_chip1_oc_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      af32_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      af321_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      af320_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

  }
}

  */
	  // Schedules...
	    // af320_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*7]
	    // af321_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*6]
	    // af32_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*5]
	    // in_off_chip0_oc_in_off_chip1_oc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*4]
	    // in_off_chip0_oc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
	    // in_off_chip0_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
	    // in_off_chip1_oc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*2]
	    // in_off_chip1_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*3]
	for (int c0 = 0; c0 <= 1079; c0++) {
	  for (int c1 = 0; c1 <= 29; c1++) {
	
	#ifdef __VIVADO_SYNTH__
	#pragma HLS pipeline II=1
	#endif // __VIVADO_SYNTH__
	
	    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      in_off_chip0_update_0(in_off_chip0_oc /* buf name */, in_off_chip0, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      in_off_chip1_update_0(in_off_chip1_oc /* buf name */, in_off_chip1, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      in_off_chip0_oc_in_off_chip1_oc_update_0(in_off_chip0 /* buf name */, in_off_chip1 /* buf name */, in_off_chip0_oc_in_off_chip1_oc, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      af32_update_0(in_off_chip0_oc_in_off_chip1_oc /* buf name */, af32, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      af321_update_0(af32 /* buf name */, af321, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 29) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      af320_update_0(af32 /* buf name */, af320, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	  }
	}
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void af320_af321_opt_wrapper(HWStream<hw_uint<512> >& /* get_args num ports = 32 */in_off_chip0_oc, HWStream<hw_uint<512> >& /* get_args num ports = 32 */in_off_chip1_oc, HWStream<hw_uint<512> >& /* get_args num ports = 32 */af320, HWStream<hw_uint<512> >& /* get_args num ports = 32 */af321, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    af320_af321_opt(in_off_chip0_oc, in_off_chip1_oc, af320, af321);
  }
}
#ifdef __VIVADO_SYNTH__
  // { af320_update_0[root = 0, af320_0, af320_1] -> af320[0, 0] : 0 <= af320_0 <= 29 and 0 <= af320_1 <= 1079 }
const int af320_update_0_write_pipe0_num_transfers = 32400;
  // { af321_update_0[root = 0, af321_0, af321_1] -> af321[0, 0] : 0 <= af321_0 <= 29 and 0 <= af321_1 <= 1079 }
const int af321_update_0_write_pipe0_num_transfers = 32400;
  // { in_off_chip0_update_0[root = 0, in_off_chip0_0, in_off_chip0_1] -> in_off_chip0_oc[0, 0] : 0 <= in_off_chip0_0 <= 29 and 0 <= in_off_chip0_1 <= 1079 }
const int in_off_chip0_update_0_read_pipe0_num_transfers = 32400;
  // { in_off_chip1_update_0[root = 0, in_off_chip1_0, in_off_chip1_1] -> in_off_chip1_oc[0, 0] : 0 <= in_off_chip1_0 <= 29 and 0 <= in_off_chip1_1 <= 1079 }
const int in_off_chip1_update_0_read_pipe0_num_transfers = 32400;


extern "C" {

void af320_af321_opt_accel(hw_uint<512>* in_off_chip0_update_0_read_pipe0, hw_uint<512>* in_off_chip1_update_0_read_pipe0, hw_uint<512>* af320_update_0_write_pipe0, hw_uint<512>* af321_update_0_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = in_off_chip0_update_0_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = in_off_chip1_update_0_read_pipe0 offset = slave depth = 65536 bundle = gmem1
#pragma HLS INTERFACE m_axi port = af320_update_0_write_pipe0 offset = slave depth = 65536 bundle = gmem2
#pragma HLS INTERFACE m_axi port = af321_update_0_write_pipe0 offset = slave depth = 65536 bundle = gmem3

#pragma HLS INTERFACE s_axilite port = in_off_chip0_update_0_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = in_off_chip1_update_0_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = af320_update_0_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = af321_update_0_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<512> > in_off_chip0_update_0_read_pipe0_channel;
  static HWStream<hw_uint<512> > in_off_chip1_update_0_read_pipe0_channel;
  static HWStream<hw_uint<512> > af320_update_0_write_pipe0_channel;
  static HWStream<hw_uint<512> > af321_update_0_write_pipe0_channel;

  burst_read<512>(in_off_chip0_update_0_read_pipe0, in_off_chip0_update_0_read_pipe0_channel, in_off_chip0_update_0_read_pipe0_num_transfers*size);
  burst_read<512>(in_off_chip1_update_0_read_pipe0, in_off_chip1_update_0_read_pipe0_channel, in_off_chip1_update_0_read_pipe0_num_transfers*size);

  af320_af321_opt_wrapper(in_off_chip0_update_0_read_pipe0_channel, in_off_chip1_update_0_read_pipe0_channel, af320_update_0_write_pipe0_channel, af321_update_0_write_pipe0_channel, size);

  burst_write<512>(af320_update_0_write_pipe0, af320_update_0_write_pipe0_channel, af320_update_0_write_pipe0_num_transfers*size);
  burst_write<512>(af321_update_0_write_pipe0, af321_update_0_write_pipe0_channel, af321_update_0_write_pipe0_num_transfers*size);
}

}
extern "C" {

void af320_af321_opt_rdai(HWStream<hw_uint<512> >& in_off_chip0_update_0_read_pipe0, HWStream<hw_uint<512> >& in_off_chip1_update_0_read_pipe0, HWStream<hw_uint<512> >&  af320_update_0_write_pipe0, HWStream<hw_uint<512> >&  af321_update_0_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = in_off_chip0_update_0_read_pipe0
#pragma HLS INTERFACE axis register port = in_off_chip1_update_0_read_pipe0
#pragma HLS INTERFACE axis register port = af320_update_0_write_pipe0
#pragma HLS INTERFACE axis register port = af321_update_0_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  af320_af321_opt(in_off_chip0_update_0_read_pipe0, in_off_chip1_update_0_read_pipe0, af320_update_0_write_pipe0, af321_update_0_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

