Array size: 2 x 2 logic blocks.

Routing:

Net 0 (top^in~3)

SOURCE (1,3)  Pad: 4  
  OPIN (1,3)  Pad: 4  
 CHANX (1,2)  Track: 38  
 CHANY (1,1) to (1,2)  Track: 39  
 CHANX (1,0)  Track: 43  
 CHANY (0,1) to (0,2)  Track: 40  
 CHANX (1,1) to (2,1)  Track: 40  
  IPIN (1,1)  Pin: 8  
  SINK (1,1)  Class: 8  


Net 1 (top^in~0)

SOURCE (1,0)  Pad: 4  
  OPIN (1,0)  Pad: 4  
 CHANX (1,0)  Track: 10  
  IPIN (1,1)  Pin: 10  
  SINK (1,1)  Class: 10  


Net 2 (top^in~1)

SOURCE (3,1)  Pad: 4  
  OPIN (3,1)  Pad: 4  
 CHANY (2,1)  Track: 39  
 CHANX (1,0) to (2,0)  Track: 15  
  IPIN (1,1)  Pin: 14  
  SINK (1,1)  Class: 14  


Net 3 (top^in~2)

SOURCE (0,1)  Pad: 4  
  OPIN (0,1)  Pad: 4  
 CHANY (0,1) to (0,2)  Track: 16  
  IPIN (1,1)  Pin: 15  
  SINK (1,1)  Class: 15  


Net 4 (top^out~1)

SOURCE (1,1)  Class: 16  
  OPIN (1,1)  Pin: 16  
 CHANX (1,1)  Track: 13  
 CHANY (0,1)  Track: 51  
 CHANX (1,0) to (2,0)  Track: 0  
  IPIN (1,0)  Pad: 0  
  SINK (1,0)  Pad: 0  


Net 5 (top^out~0)

SOURCE (1,1)  Class: 17  
  OPIN (1,1)  Pin: 17  
 CHANY (1,1) to (1,2)  Track: 2  
 CHANX (1,1)  Track: 29  
 CHANY (0,1)  Track: 3  
  IPIN (0,1)  Pad: 0  
  SINK (0,1)  Pad: 0  
