{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669507453871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669507453881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 26 16:04:13 2022 " "Processing started: Sat Nov 26 16:04:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669507453881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507453881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tutorial -c tutorial " "Command: quartus_map --read_settings_files=on --write_settings_files=off tutorial -c tutorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507453881 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669507454767 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669507454767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/dnn_accel_system.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/dnn_accel_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system " "Found entity 1: dnn_accel_system" {  } { { "dnn_accel_system/synthesis/dnn_accel_system.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/dnn_accel_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/dnn_accel_system.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/dnn_accel_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system " "Found entity 1: dnn_accel_system" {  } { { "dnn_accel_system/synthesis/dnn_accel_system.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/dnn_accel_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "dnn_accel_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "dnn_accel_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_irq_mapper " "Found entity 1: dnn_accel_system_irq_mapper" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_irq_mapper.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0 " "Found entity 1: dnn_accel_system_mm_interconnect_0" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_avalon_st_adapter_003 " "Found entity 1: dnn_accel_system_mm_interconnect_0_avalon_st_adapter_003" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_003.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: dnn_accel_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: dnn_accel_system_mm_interconnect_0_avalon_st_adapter" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: dnn_accel_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: dnn_accel_system_mm_interconnect_0_rsp_mux_001" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461876 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_rsp_mux " "Found entity 1: dnn_accel_system_mm_interconnect_0_rsp_mux" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_rsp_demux " "Found entity 1: dnn_accel_system_mm_interconnect_0_rsp_demux" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: dnn_accel_system_mm_interconnect_0_cmd_mux_001" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_cmd_mux " "Found entity 1: dnn_accel_system_mm_interconnect_0_cmd_mux" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: dnn_accel_system_mm_interconnect_0_cmd_demux_001" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_cmd_demux " "Found entity 1: dnn_accel_system_mm_interconnect_0_cmd_demux" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461946 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461946 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461946 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461946 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669507461956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "dnn_accel_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669507461976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "dnn_accel_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "dnn_accel_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "dnn_accel_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "dnn_accel_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dnn_accel_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669507461986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dnn_accel_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669507461986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: dnn_accel_system_mm_interconnect_0_router_005_default_decode" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461996 ""} { "Info" "ISGN_ENTITY_NAME" "2 dnn_accel_system_mm_interconnect_0_router_005 " "Found entity 2: dnn_accel_system_mm_interconnect_0_router_005" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dnn_accel_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669507461996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dnn_accel_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669507461996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: dnn_accel_system_mm_interconnect_0_router_003_default_decode" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461996 ""} { "Info" "ISGN_ENTITY_NAME" "2 dnn_accel_system_mm_interconnect_0_router_003 " "Found entity 2: dnn_accel_system_mm_interconnect_0_router_003" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507461996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507461996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dnn_accel_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669507461996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dnn_accel_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669507461996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: dnn_accel_system_mm_interconnect_0_router_002_default_decode" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462006 ""} { "Info" "ISGN_ENTITY_NAME" "2 dnn_accel_system_mm_interconnect_0_router_002 " "Found entity 2: dnn_accel_system_mm_interconnect_0_router_002" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507462006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dnn_accel_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669507462006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dnn_accel_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669507462006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: dnn_accel_system_mm_interconnect_0_router_001_default_decode" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462006 ""} { "Info" "ISGN_ENTITY_NAME" "2 dnn_accel_system_mm_interconnect_0_router_001 " "Found entity 2: dnn_accel_system_mm_interconnect_0_router_001" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507462006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dnn_accel_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669507462016 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dnn_accel_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669507462016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_router_default_decode " "Found entity 1: dnn_accel_system_mm_interconnect_0_router_default_decode" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462016 ""} { "Info" "ISGN_ENTITY_NAME" "2 dnn_accel_system_mm_interconnect_0_router " "Found entity 2: dnn_accel_system_mm_interconnect_0_router" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507462016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "dnn_accel_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507462026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507462036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507462046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507462056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507462066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_sdram_input_efifo_module " "Found entity 1: dnn_accel_system_sdram_input_efifo_module" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462076 ""} { "Info" "ISGN_ENTITY_NAME" "2 dnn_accel_system_sdram " "Found entity 2: dnn_accel_system_sdram" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507462076 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dnn_accel_system_sdram_test_component.v(236) " "Verilog HDL warning at dnn_accel_system_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram_test_component.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669507462086 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dnn_accel_system_sdram_test_component.v(237) " "Verilog HDL warning at dnn_accel_system_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram_test_component.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669507462086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_sdram_test_component_ram_module " "Found entity 1: dnn_accel_system_sdram_test_component_ram_module" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram_test_component.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462086 ""} { "Info" "ISGN_ENTITY_NAME" "2 dnn_accel_system_sdram_test_component " "Found entity 2: dnn_accel_system_sdram_test_component" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram_test_component.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507462086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_pll_0 " "Found entity 1: dnn_accel_system_pll_0" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_pll_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507462096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_pio_0 " "Found entity 1: dnn_accel_system_pio_0" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_pio_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507462096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_onchip_memory2_0 " "Found entity 1: dnn_accel_system_onchip_memory2_0" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_onchip_memory2_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507462106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_nios2_qsys_0_register_bank_a_module " "Found entity 1: dnn_accel_system_nios2_qsys_0_register_bank_a_module" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462136 ""} { "Info" "ISGN_ENTITY_NAME" "2 dnn_accel_system_nios2_qsys_0_register_bank_b_module " "Found entity 2: dnn_accel_system_nios2_qsys_0_register_bank_b_module" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462136 ""} { "Info" "ISGN_ENTITY_NAME" "3 dnn_accel_system_nios2_qsys_0_nios2_oci_debug " "Found entity 3: dnn_accel_system_nios2_qsys_0_nios2_oci_debug" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462136 ""} { "Info" "ISGN_ENTITY_NAME" "4 dnn_accel_system_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: dnn_accel_system_nios2_qsys_0_ociram_sp_ram_module" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462136 ""} { "Info" "ISGN_ENTITY_NAME" "5 dnn_accel_system_nios2_qsys_0_nios2_ocimem " "Found entity 5: dnn_accel_system_nios2_qsys_0_nios2_ocimem" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462136 ""} { "Info" "ISGN_ENTITY_NAME" "6 dnn_accel_system_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: dnn_accel_system_nios2_qsys_0_nios2_avalon_reg" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462136 ""} { "Info" "ISGN_ENTITY_NAME" "7 dnn_accel_system_nios2_qsys_0_nios2_oci_break " "Found entity 7: dnn_accel_system_nios2_qsys_0_nios2_oci_break" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462136 ""} { "Info" "ISGN_ENTITY_NAME" "8 dnn_accel_system_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: dnn_accel_system_nios2_qsys_0_nios2_oci_xbrk" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462136 ""} { "Info" "ISGN_ENTITY_NAME" "9 dnn_accel_system_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: dnn_accel_system_nios2_qsys_0_nios2_oci_dbrk" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462136 ""} { "Info" "ISGN_ENTITY_NAME" "10 dnn_accel_system_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: dnn_accel_system_nios2_qsys_0_nios2_oci_itrace" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462136 ""} { "Info" "ISGN_ENTITY_NAME" "11 dnn_accel_system_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: dnn_accel_system_nios2_qsys_0_nios2_oci_td_mode" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462136 ""} { "Info" "ISGN_ENTITY_NAME" "12 dnn_accel_system_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: dnn_accel_system_nios2_qsys_0_nios2_oci_dtrace" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462136 ""} { "Info" "ISGN_ENTITY_NAME" "13 dnn_accel_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: dnn_accel_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462136 ""} { "Info" "ISGN_ENTITY_NAME" "14 dnn_accel_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: dnn_accel_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462136 ""} { "Info" "ISGN_ENTITY_NAME" "15 dnn_accel_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: dnn_accel_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462136 ""} { "Info" "ISGN_ENTITY_NAME" "16 dnn_accel_system_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: dnn_accel_system_nios2_qsys_0_nios2_oci_fifo" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462136 ""} { "Info" "ISGN_ENTITY_NAME" "17 dnn_accel_system_nios2_qsys_0_nios2_oci_pib " "Found entity 17: dnn_accel_system_nios2_qsys_0_nios2_oci_pib" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462136 ""} { "Info" "ISGN_ENTITY_NAME" "18 dnn_accel_system_nios2_qsys_0_nios2_oci_im " "Found entity 18: dnn_accel_system_nios2_qsys_0_nios2_oci_im" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462136 ""} { "Info" "ISGN_ENTITY_NAME" "19 dnn_accel_system_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: dnn_accel_system_nios2_qsys_0_nios2_performance_monitors" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462136 ""} { "Info" "ISGN_ENTITY_NAME" "20 dnn_accel_system_nios2_qsys_0_nios2_oci " "Found entity 20: dnn_accel_system_nios2_qsys_0_nios2_oci" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462136 ""} { "Info" "ISGN_ENTITY_NAME" "21 dnn_accel_system_nios2_qsys_0 " "Found entity 21: dnn_accel_system_nios2_qsys_0" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507462136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: dnn_accel_system_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507462146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: dnn_accel_system_nios2_qsys_0_jtag_debug_module_tck" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507462156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507462166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_nios2_qsys_0_oci_test_bench " "Found entity 1: dnn_accel_system_nios2_qsys_0_oci_test_bench" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507462166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_nios2_qsys_0_test_bench " "Found entity 1: dnn_accel_system_nios2_qsys_0_test_bench" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507462176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: dnn_accel_system_jtag_uart_0_sim_scfifo_w" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462196 ""} { "Info" "ISGN_ENTITY_NAME" "2 dnn_accel_system_jtag_uart_0_scfifo_w " "Found entity 2: dnn_accel_system_jtag_uart_0_scfifo_w" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462196 ""} { "Info" "ISGN_ENTITY_NAME" "3 dnn_accel_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: dnn_accel_system_jtag_uart_0_sim_scfifo_r" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462196 ""} { "Info" "ISGN_ENTITY_NAME" "4 dnn_accel_system_jtag_uart_0_scfifo_r " "Found entity 4: dnn_accel_system_jtag_uart_0_scfifo_r" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462196 ""} { "Info" "ISGN_ENTITY_NAME" "5 dnn_accel_system_jtag_uart_0 " "Found entity 5: dnn_accel_system_jtag_uart_0" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507462196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tutorial.sv 1 1 " "Found 1 design units, including 1 entities, in source file tutorial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tutorial " "Found entity 1: tutorial" {  } { { "tutorial.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/tutorial.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669507462196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507462196 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "dnn_accel_system_nios2_qsys_0.v(1617) " "Verilog HDL or VHDL warning at dnn_accel_system_nios2_qsys_0.v(1617): conditional expression evaluates to a constant" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669507462206 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "dnn_accel_system_nios2_qsys_0.v(1619) " "Verilog HDL or VHDL warning at dnn_accel_system_nios2_qsys_0.v(1619): conditional expression evaluates to a constant" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669507462206 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "dnn_accel_system_nios2_qsys_0.v(1777) " "Verilog HDL or VHDL warning at dnn_accel_system_nios2_qsys_0.v(1777): conditional expression evaluates to a constant" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669507462206 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "dnn_accel_system_nios2_qsys_0.v(2607) " "Verilog HDL or VHDL warning at dnn_accel_system_nios2_qsys_0.v(2607): conditional expression evaluates to a constant" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_qsys_0.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669507462216 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "dnn_accel_system_sdram.v(318) " "Verilog HDL or VHDL warning at dnn_accel_system_sdram.v(318): conditional expression evaluates to a constant" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669507462216 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "dnn_accel_system_sdram.v(328) " "Verilog HDL or VHDL warning at dnn_accel_system_sdram.v(328): conditional expression evaluates to a constant" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669507462216 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "dnn_accel_system_sdram.v(338) " "Verilog HDL or VHDL warning at dnn_accel_system_sdram.v(338): conditional expression evaluates to a constant" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669507462216 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "dnn_accel_system_sdram.v(682) " "Verilog HDL or VHDL warning at dnn_accel_system_sdram.v(682): conditional expression evaluates to a constant" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669507462216 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tutorial " "Elaborating entity \"tutorial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669507462326 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "sdram_dq tutorial.sv(23) " "Verilog HDL Port Connection error at tutorial.sv(23): output or inout port \"sdram_dq\" must be connected to a structural net expression" {  } { { "tutorial.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/tutorial.sv" 23 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1669507462326 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669507462326 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/output_files/tutorial.map.smsg " "Generated suppressed messages file C:/Users/weiya/OneDrive/Desktop/CPEN311/lab4/tutorials/output_files/tutorial.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507462406 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669507463236 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 26 16:04:23 2022 " "Processing ended: Sat Nov 26 16:04:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669507463236 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669507463236 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669507463236 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669507463236 ""}
