/home/william/Documentos/Electronica_Digital/Laboratorio01_1/Lab01_1.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /home/william/Documentos/Electronica_Digital/Laboratorio01_1/Lab01_1.vhd
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Lab01_1
-- Compiling architecture dataflow of Lab01_1

} {} {}} /home/william/Documentos/Electronica_Digital/Laboratorio01_1/testbench.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /home/william/Documentos/Electronica_Digital/Laboratorio01_1/testbench.vhd
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity testbench
-- Compiling architecture pr of testbench

} {} {}}
