{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651673639754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651673639754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 10:13:59 2022 " "Processing started: Wed May 04 10:13:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651673639754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651673639754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651673639754 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651673640123 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651673640123 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE10_LITE_Golden_Top.v " "Can't analyze file -- file DE10_LITE_Golden_Top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1651673646169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pinball.v 5 5 " "Found 5 design units, including 5 entities, in source file pinball.v" { { "Info" "ISGN_ENTITY_NAME" "1 pinball " "Found entity 1: pinball" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651673646172 ""} { "Info" "ISGN_ENTITY_NAME" "2 BCD " "Found entity 2: BCD" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651673646172 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec_to_7_seg " "Found entity 3: dec_to_7_seg" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651673646172 ""} { "Info" "ISGN_ENTITY_NAME" "4 re_monostable " "Found entity 4: re_monostable" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651673646172 ""} { "Info" "ISGN_ENTITY_NAME" "5 t_flip_flop " "Found entity 5: t_flip_flop" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651673646172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651673646172 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pinball.v(22) " "Verilog HDL Instantiation warning at pinball.v(22): instance has no name" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651673646172 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pinball.v(23) " "Verilog HDL Instantiation warning at pinball.v(23): instance has no name" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651673646172 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pinball.v(24) " "Verilog HDL Instantiation warning at pinball.v(24): instance has no name" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651673646172 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pinball.v(25) " "Verilog HDL Instantiation warning at pinball.v(25): instance has no name" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651673646173 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pinball.v(26) " "Verilog HDL Instantiation warning at pinball.v(26): instance has no name" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651673646173 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pinball " "Elaborating entity \"pinball\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651673646222 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pinball.v(49) " "Verilog HDL assignment warning at pinball.v(49): truncated value with size 32 to match size of target (16)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651673646223 "|pinball"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:score_con " "Elaborating entity \"BCD\" for hierarchy \"BCD:score_con\"" {  } { { "pinball.v" "score_con" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651673646236 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pinball.v(75) " "Verilog HDL assignment warning at pinball.v(75): truncated value with size 32 to match size of target (4)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651673646236 "|pinball|BCD:score_con"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pinball.v(73) " "Verilog HDL assignment warning at pinball.v(73): truncated value with size 32 to match size of target (4)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651673646237 "|pinball|BCD:score_con"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pinball.v(71) " "Verilog HDL assignment warning at pinball.v(71): truncated value with size 32 to match size of target (4)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651673646237 "|pinball|BCD:score_con"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pinball.v(69) " "Verilog HDL assignment warning at pinball.v(69): truncated value with size 32 to match size of target (4)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651673646238 "|pinball|BCD:score_con"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pinball.v(67) " "Verilog HDL assignment warning at pinball.v(67): truncated value with size 32 to match size of target (4)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651673646239 "|pinball|BCD:score_con"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_to_7_seg dec_to_7_seg:comb_3 " "Elaborating entity \"dec_to_7_seg\" for hierarchy \"dec_to_7_seg:comb_3\"" {  } { { "pinball.v" "comb_3" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651673646250 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec pinball.v(99) " "Verilog HDL Always Construct warning at pinball.v(99): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651673646250 "|pinball|dec_to_7_seg:comb_3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pinball.v(99) " "Verilog HDL Case Statement warning at pinball.v(99): incomplete case statement has no default case item" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 99 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651673646250 "|pinball|dec_to_7_seg:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dot pinball.v(131) " "Verilog HDL Always Construct warning at pinball.v(131): variable \"dot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651673646251 "|pinball|dec_to_7_seg:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segs pinball.v(98) " "Verilog HDL Always Construct warning at pinball.v(98): inferring latch(es) for variable \"segs\", which holds its previous value in one or more paths through the always construct" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651673646251 "|pinball|dec_to_7_seg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[0\] pinball.v(98) " "Inferred latch for \"segs\[0\]\" at pinball.v(98)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651673646251 "|pinball|dec_to_7_seg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[1\] pinball.v(98) " "Inferred latch for \"segs\[1\]\" at pinball.v(98)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651673646251 "|pinball|dec_to_7_seg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[2\] pinball.v(98) " "Inferred latch for \"segs\[2\]\" at pinball.v(98)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651673646251 "|pinball|dec_to_7_seg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[3\] pinball.v(98) " "Inferred latch for \"segs\[3\]\" at pinball.v(98)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651673646251 "|pinball|dec_to_7_seg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[4\] pinball.v(98) " "Inferred latch for \"segs\[4\]\" at pinball.v(98)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651673646251 "|pinball|dec_to_7_seg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[5\] pinball.v(98) " "Inferred latch for \"segs\[5\]\" at pinball.v(98)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651673646251 "|pinball|dec_to_7_seg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[6\] pinball.v(98) " "Inferred latch for \"segs\[6\]\" at pinball.v(98)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651673646251 "|pinball|dec_to_7_seg:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[7\] pinball.v(98) " "Inferred latch for \"segs\[7\]\" at pinball.v(98)" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651673646251 "|pinball|dec_to_7_seg:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "re_monostable re_monostable:reset_pulser " "Elaborating entity \"re_monostable\" for hierarchy \"re_monostable:reset_pulser\"" {  } { { "pinball.v" "reset_pulser" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651673646260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "dec_to_7_seg:comb_7\|segs\[7\] " "LATCH primitive \"dec_to_7_seg:comb_7\|segs\[7\]\" is permanently disabled" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1651673646332 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "dec_to_7_seg:comb_6\|segs\[7\] " "LATCH primitive \"dec_to_7_seg:comb_6\|segs\[7\]\" is permanently disabled" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1651673646333 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "dec_to_7_seg:comb_5\|segs\[7\] " "LATCH primitive \"dec_to_7_seg:comb_5\|segs\[7\]\" is permanently disabled" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1651673646333 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "dec_to_7_seg:comb_4\|segs\[7\] " "LATCH primitive \"dec_to_7_seg:comb_4\|segs\[7\]\" is permanently disabled" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1651673646333 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "dec_to_7_seg:comb_3\|segs\[7\] " "LATCH primitive \"dec_to_7_seg:comb_3\|segs\[7\]\" is permanently disabled" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1651673646333 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_7_seg:comb_3\|segs\[0\] " "LATCH primitive \"dec_to_7_seg:comb_3\|segs\[0\]\" is permanently enabled" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651673646588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_7_seg:comb_3\|segs\[1\] " "LATCH primitive \"dec_to_7_seg:comb_3\|segs\[1\]\" is permanently enabled" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651673646588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_7_seg:comb_3\|segs\[2\] " "LATCH primitive \"dec_to_7_seg:comb_3\|segs\[2\]\" is permanently enabled" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651673646588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_7_seg:comb_3\|segs\[3\] " "LATCH primitive \"dec_to_7_seg:comb_3\|segs\[3\]\" is permanently enabled" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651673646588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_7_seg:comb_3\|segs\[4\] " "LATCH primitive \"dec_to_7_seg:comb_3\|segs\[4\]\" is permanently enabled" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651673646588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_7_seg:comb_3\|segs\[5\] " "LATCH primitive \"dec_to_7_seg:comb_3\|segs\[5\]\" is permanently enabled" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651673646588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_to_7_seg:comb_3\|segs\[6\] " "LATCH primitive \"dec_to_7_seg:comb_3\|segs\[6\]\" is permanently enabled" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651673646588 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651673646766 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dec_to_7_seg:comb_7\|segs\[3\] dec_to_7_seg:comb_7\|segs\[0\] " "Duplicate LATCH primitive \"dec_to_7_seg:comb_7\|segs\[3\]\" merged with LATCH primitive \"dec_to_7_seg:comb_7\|segs\[0\]\"" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651673646770 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dec_to_7_seg:comb_7\|segs\[4\] dec_to_7_seg:comb_7\|segs\[0\] " "Duplicate LATCH primitive \"dec_to_7_seg:comb_7\|segs\[4\]\" merged with LATCH primitive \"dec_to_7_seg:comb_7\|segs\[0\]\"" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651673646770 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dec_to_7_seg:comb_7\|segs\[5\] dec_to_7_seg:comb_7\|segs\[2\] " "Duplicate LATCH primitive \"dec_to_7_seg:comb_7\|segs\[5\]\" merged with LATCH primitive \"dec_to_7_seg:comb_7\|segs\[2\]\"" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651673646770 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1651673646770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_7\|segs\[0\] " "Latch dec_to_7_seg:comb_7\|segs\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score\[2\] " "Ports D and ENA on the latch are fed by the same signal score\[2\]" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651673646771 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651673646771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_7\|segs\[1\] " "Latch dec_to_7_seg:comb_7\|segs\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score\[2\] " "Ports D and ENA on the latch are fed by the same signal score\[2\]" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651673646771 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651673646771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_7\|segs\[2\] " "Latch dec_to_7_seg:comb_7\|segs\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score\[2\] " "Ports D and ENA on the latch are fed by the same signal score\[2\]" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651673646771 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651673646771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_7\|segs\[6\] " "Latch dec_to_7_seg:comb_7\|segs\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score\[2\] " "Ports D and ENA on the latch are fed by the same signal score\[2\]" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651673646771 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651673646771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_6\|segs\[0\] " "Latch dec_to_7_seg:comb_6\|segs\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|ten\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|ten\[1\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651673646771 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651673646771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_6\|segs\[1\] " "Latch dec_to_7_seg:comb_6\|segs\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|ten\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|ten\[2\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651673646771 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651673646771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_6\|segs\[2\] " "Latch dec_to_7_seg:comb_6\|segs\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|ten\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|ten\[2\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651673646771 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651673646771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_6\|segs\[3\] " "Latch dec_to_7_seg:comb_6\|segs\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|ten\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|ten\[1\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651673646771 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651673646771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_6\|segs\[4\] " "Latch dec_to_7_seg:comb_6\|segs\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|ten\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|ten\[2\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651673646772 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651673646772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_6\|segs\[5\] " "Latch dec_to_7_seg:comb_6\|segs\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|ten\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|ten\[1\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651673646772 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651673646772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_6\|segs\[6\] " "Latch dec_to_7_seg:comb_6\|segs\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|ten\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|ten\[1\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651673646772 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651673646772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_5\|segs\[0\] " "Latch dec_to_7_seg:comb_5\|segs\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|hun\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|hun\[1\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651673646772 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651673646772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_5\|segs\[1\] " "Latch dec_to_7_seg:comb_5\|segs\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|hun\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|hun\[2\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651673646772 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651673646772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_5\|segs\[2\] " "Latch dec_to_7_seg:comb_5\|segs\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|hun\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|hun\[2\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651673646772 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651673646772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_5\|segs\[3\] " "Latch dec_to_7_seg:comb_5\|segs\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|hun\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|hun\[1\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651673646772 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651673646772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_5\|segs\[4\] " "Latch dec_to_7_seg:comb_5\|segs\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|hun\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|hun\[2\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651673646772 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651673646772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_5\|segs\[5\] " "Latch dec_to_7_seg:comb_5\|segs\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|hun\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|hun\[1\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651673646772 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651673646772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_5\|segs\[6\] " "Latch dec_to_7_seg:comb_5\|segs\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|hun\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|hun\[1\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651673646772 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651673646772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_4\|segs\[0\] " "Latch dec_to_7_seg:comb_4\|segs\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|tho\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|tho\[1\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651673646772 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651673646772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_4\|segs\[1\] " "Latch dec_to_7_seg:comb_4\|segs\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|tho\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|tho\[2\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651673646772 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651673646772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_4\|segs\[2\] " "Latch dec_to_7_seg:comb_4\|segs\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|tho\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|tho\[2\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651673646772 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651673646772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_4\|segs\[3\] " "Latch dec_to_7_seg:comb_4\|segs\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|tho\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|tho\[1\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651673646773 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651673646773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_4\|segs\[4\] " "Latch dec_to_7_seg:comb_4\|segs\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|tho\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|tho\[2\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651673646773 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651673646773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_4\|segs\[5\] " "Latch dec_to_7_seg:comb_4\|segs\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|tho\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|tho\[1\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651673646773 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651673646773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:comb_4\|segs\[6\] " "Latch dec_to_7_seg:comb_4\|segs\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:score_con\|tho\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:score_con\|tho\[1\]~synth" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651673646773 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651673646773 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651673648066 "|pinball|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651673648066 "|pinball|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651673648066 "|pinball|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651673648066 "|pinball|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651673648066 "|pinball|HEX4[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651673648066 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651673648122 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651673649352 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651673649352 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "258 " "Implemented 258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651673649396 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651673649396 ""} { "Info" "ICUT_CUT_TM_LCELLS" "215 " "Implemented 215 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651673649396 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651673649396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651673649412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 10:14:09 2022 " "Processing ended: Wed May 04 10:14:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651673649412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651673649412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651673649412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651673649412 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651673650469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651673650469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 10:14:10 2022 " "Processing started: Wed May 04 10:14:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651673650469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651673650469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651673650469 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651673650550 ""}
{ "Info" "0" "" "Project  = FinalProject" {  } {  } 0 0 "Project  = FinalProject" 0 0 "Fitter" 0 0 1651673650551 ""}
{ "Info" "0" "" "Revision = FinalProject" {  } {  } 0 0 "Revision = FinalProject" 0 0 "Fitter" 0 0 1651673650551 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651673650630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651673650630 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FinalProject 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"FinalProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651673650636 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651673650666 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651673650666 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651673650832 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651673650837 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1651673650927 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aidan/Documents/DigLabs/FinalProject/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651673650929 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aidan/Documents/DigLabs/FinalProject/" { { 0 { 0 ""} 0 580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651673650929 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aidan/Documents/DigLabs/FinalProject/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651673650929 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aidan/Documents/DigLabs/FinalProject/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651673650929 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aidan/Documents/DigLabs/FinalProject/" { { 0 { 0 ""} 0 586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651673650929 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aidan/Documents/DigLabs/FinalProject/" { { 0 { 0 ""} 0 588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651673650929 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aidan/Documents/DigLabs/FinalProject/" { { 0 { 0 ""} 0 590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651673650929 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aidan/Documents/DigLabs/FinalProject/" { { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651673650929 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1651673650929 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651673650929 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651673650929 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651673650929 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651673650929 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651673650930 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1651673651483 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinalProject.sdc " "Synopsys Design Constraints File file not found: 'FinalProject.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1651673651484 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1651673651484 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_4\|Mux7~0  from: dataa  to: combout " "Cell: comb_4\|Mux7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_4\|Mux7~0  from: datab  to: combout " "Cell: comb_4\|Mux7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|Mux7~0  from: dataa  to: combout " "Cell: comb_5\|Mux7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|Mux7~0  from: datab  to: combout " "Cell: comb_5\|Mux7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_6\|Mux7~0  from: dataa  to: combout " "Cell: comb_6\|Mux7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_6\|Mux7~0  from: datab  to: combout " "Cell: comb_6\|Mux7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~10  from: dataa  to: combout " "Cell: score_con\|hun~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~10  from: datab  to: combout " "Cell: score_con\|hun~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~10  from: datac  to: combout " "Cell: score_con\|hun~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~10  from: datad  to: combout " "Cell: score_con\|hun~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~11  from: dataa  to: combout " "Cell: score_con\|hun~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~11  from: datab  to: combout " "Cell: score_con\|hun~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~11  from: datac  to: combout " "Cell: score_con\|hun~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~11  from: datad  to: combout " "Cell: score_con\|hun~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~12  from: dataa  to: combout " "Cell: score_con\|hun~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~12  from: datab  to: combout " "Cell: score_con\|hun~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~12  from: datac  to: combout " "Cell: score_con\|hun~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~12  from: datad  to: combout " "Cell: score_con\|hun~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~13  from: dataa  to: combout " "Cell: score_con\|hun~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~13  from: datac  to: combout " "Cell: score_con\|hun~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~13  from: datad  to: combout " "Cell: score_con\|hun~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~14  from: dataa  to: combout " "Cell: score_con\|hun~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~14  from: datab  to: combout " "Cell: score_con\|hun~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~14  from: datad  to: combout " "Cell: score_con\|hun~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~15  from: datab  to: combout " "Cell: score_con\|hun~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~15  from: datac  to: combout " "Cell: score_con\|hun~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~15  from: datad  to: combout " "Cell: score_con\|hun~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~16  from: dataa  to: combout " "Cell: score_con\|hun~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~16  from: datab  to: combout " "Cell: score_con\|hun~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~16  from: datac  to: combout " "Cell: score_con\|hun~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~16  from: datad  to: combout " "Cell: score_con\|hun~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~17  from: dataa  to: combout " "Cell: score_con\|hun~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~17  from: datac  to: combout " "Cell: score_con\|hun~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~17  from: datad  to: combout " "Cell: score_con\|hun~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~18  from: dataa  to: combout " "Cell: score_con\|hun~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~18  from: datab  to: combout " "Cell: score_con\|hun~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~18  from: datad  to: combout " "Cell: score_con\|hun~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~19  from: datab  to: combout " "Cell: score_con\|hun~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~19  from: datac  to: combout " "Cell: score_con\|hun~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~19  from: datad  to: combout " "Cell: score_con\|hun~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~20  from: dataa  to: combout " "Cell: score_con\|hun~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~20  from: datab  to: combout " "Cell: score_con\|hun~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~20  from: datac  to: combout " "Cell: score_con\|hun~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~20  from: datad  to: combout " "Cell: score_con\|hun~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~22  from: datab  to: combout " "Cell: score_con\|hun~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~22  from: datac  to: combout " "Cell: score_con\|hun~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~22  from: datad  to: combout " "Cell: score_con\|hun~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~23  from: dataa  to: combout " "Cell: score_con\|hun~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~23  from: datab  to: combout " "Cell: score_con\|hun~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~23  from: datad  to: combout " "Cell: score_con\|hun~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~24  from: dataa  to: combout " "Cell: score_con\|hun~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~24  from: datac  to: combout " "Cell: score_con\|hun~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~24  from: datad  to: combout " "Cell: score_con\|hun~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~3  from: datab  to: combout " "Cell: score_con\|hun~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~4  from: datab  to: combout " "Cell: score_con\|hun~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~4  from: datac  to: combout " "Cell: score_con\|hun~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~4  from: datad  to: combout " "Cell: score_con\|hun~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~5  from: datab  to: combout " "Cell: score_con\|hun~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~5  from: datac  to: combout " "Cell: score_con\|hun~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~5  from: datad  to: combout " "Cell: score_con\|hun~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~6  from: dataa  to: combout " "Cell: score_con\|hun~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~6  from: datab  to: combout " "Cell: score_con\|hun~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~6  from: datad  to: combout " "Cell: score_con\|hun~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~7  from: dataa  to: combout " "Cell: score_con\|hun~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~7  from: datac  to: combout " "Cell: score_con\|hun~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~7  from: datad  to: combout " "Cell: score_con\|hun~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~8  from: dataa  to: combout " "Cell: score_con\|hun~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~8  from: datab  to: combout " "Cell: score_con\|hun~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~8  from: datad  to: combout " "Cell: score_con\|hun~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~9  from: datab  to: combout " "Cell: score_con\|hun~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~9  from: datac  to: combout " "Cell: score_con\|hun~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~9  from: datad  to: combout " "Cell: score_con\|hun~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~10  from: datad  to: combout " "Cell: score_con\|one~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~11  from: dataa  to: combout " "Cell: score_con\|one~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~12  from: dataa  to: combout " "Cell: score_con\|one~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~12  from: datac  to: combout " "Cell: score_con\|one~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~12  from: datad  to: combout " "Cell: score_con\|one~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~13  from: dataa  to: combout " "Cell: score_con\|one~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~13  from: datad  to: combout " "Cell: score_con\|one~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~14  from: datab  to: combout " "Cell: score_con\|one~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~14  from: datac  to: combout " "Cell: score_con\|one~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~15  from: datab  to: combout " "Cell: score_con\|one~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~15  from: datad  to: combout " "Cell: score_con\|one~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~16  from: dataa  to: combout " "Cell: score_con\|one~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~16  from: datac  to: combout " "Cell: score_con\|one~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~16  from: datad  to: combout " "Cell: score_con\|one~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~17  from: dataa  to: combout " "Cell: score_con\|one~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~17  from: datad  to: combout " "Cell: score_con\|one~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~18  from: datab  to: combout " "Cell: score_con\|one~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~18  from: datac  to: combout " "Cell: score_con\|one~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~19  from: datab  to: combout " "Cell: score_con\|one~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~19  from: datad  to: combout " "Cell: score_con\|one~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~20  from: dataa  to: combout " "Cell: score_con\|one~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~20  from: datac  to: combout " "Cell: score_con\|one~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~20  from: datad  to: combout " "Cell: score_con\|one~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~21  from: dataa  to: combout " "Cell: score_con\|one~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~21  from: datad  to: combout " "Cell: score_con\|one~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~22  from: datab  to: combout " "Cell: score_con\|one~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~22  from: datac  to: combout " "Cell: score_con\|one~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~23  from: datab  to: combout " "Cell: score_con\|one~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~23  from: datad  to: combout " "Cell: score_con\|one~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~24  from: dataa  to: combout " "Cell: score_con\|one~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~24  from: datac  to: combout " "Cell: score_con\|one~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~24  from: datad  to: combout " "Cell: score_con\|one~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~25  from: dataa  to: combout " "Cell: score_con\|one~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~25  from: datad  to: combout " "Cell: score_con\|one~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~26  from: datab  to: combout " "Cell: score_con\|one~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~26  from: datac  to: combout " "Cell: score_con\|one~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~27  from: datab  to: combout " "Cell: score_con\|one~27  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~27  from: datad  to: combout " "Cell: score_con\|one~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~28  from: dataa  to: combout " "Cell: score_con\|one~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~28  from: datac  to: combout " "Cell: score_con\|one~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~28  from: datad  to: combout " "Cell: score_con\|one~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~29  from: dataa  to: combout " "Cell: score_con\|one~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~29  from: datad  to: combout " "Cell: score_con\|one~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~30  from: datab  to: combout " "Cell: score_con\|one~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~30  from: datac  to: combout " "Cell: score_con\|one~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~31  from: datab  to: combout " "Cell: score_con\|one~31  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~31  from: datad  to: combout " "Cell: score_con\|one~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~32  from: dataa  to: combout " "Cell: score_con\|one~32  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~32  from: datac  to: combout " "Cell: score_con\|one~32  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~32  from: datad  to: combout " "Cell: score_con\|one~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~33  from: datab  to: combout " "Cell: score_con\|one~33  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~33  from: datac  to: combout " "Cell: score_con\|one~33  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~34  from: dataa  to: combout " "Cell: score_con\|one~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~34  from: datad  to: combout " "Cell: score_con\|one~34  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~35  from: datab  to: combout " "Cell: score_con\|one~35  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~35  from: datad  to: combout " "Cell: score_con\|one~35  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~36  from: dataa  to: combout " "Cell: score_con\|one~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~36  from: datad  to: combout " "Cell: score_con\|one~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~37  from: datab  to: combout " "Cell: score_con\|one~37  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~37  from: datad  to: combout " "Cell: score_con\|one~37  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~38  from: datab  to: combout " "Cell: score_con\|one~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~38  from: datac  to: combout " "Cell: score_con\|one~38  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~39  from: dataa  to: combout " "Cell: score_con\|one~39  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~39  from: datac  to: combout " "Cell: score_con\|one~39  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~39  from: datad  to: combout " "Cell: score_con\|one~39  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~40  from: dataa  to: combout " "Cell: score_con\|one~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~40  from: datac  to: combout " "Cell: score_con\|one~40  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~40  from: datad  to: combout " "Cell: score_con\|one~40  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~8  from: datab  to: combout " "Cell: score_con\|one~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~9  from: datac  to: combout " "Cell: score_con\|one~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~10  from: dataa  to: combout " "Cell: score_con\|ten~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~10  from: datab  to: combout " "Cell: score_con\|ten~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~10  from: datac  to: combout " "Cell: score_con\|ten~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~10  from: datad  to: combout " "Cell: score_con\|ten~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~12  from: dataa  to: combout " "Cell: score_con\|ten~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~12  from: datac  to: combout " "Cell: score_con\|ten~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~12  from: datad  to: combout " "Cell: score_con\|ten~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~13  from: dataa  to: combout " "Cell: score_con\|ten~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~13  from: datab  to: combout " "Cell: score_con\|ten~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~13  from: datad  to: combout " "Cell: score_con\|ten~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~14  from: datab  to: combout " "Cell: score_con\|ten~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~14  from: datac  to: combout " "Cell: score_con\|ten~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~14  from: datad  to: combout " "Cell: score_con\|ten~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~15  from: dataa  to: combout " "Cell: score_con\|ten~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~15  from: datab  to: combout " "Cell: score_con\|ten~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~15  from: datac  to: combout " "Cell: score_con\|ten~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~15  from: datad  to: combout " "Cell: score_con\|ten~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~16  from: dataa  to: combout " "Cell: score_con\|ten~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~16  from: datac  to: combout " "Cell: score_con\|ten~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~16  from: datad  to: combout " "Cell: score_con\|ten~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~17  from: dataa  to: combout " "Cell: score_con\|ten~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~17  from: datab  to: combout " "Cell: score_con\|ten~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~17  from: datad  to: combout " "Cell: score_con\|ten~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~18  from: datab  to: combout " "Cell: score_con\|ten~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~18  from: datac  to: combout " "Cell: score_con\|ten~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~18  from: datad  to: combout " "Cell: score_con\|ten~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~19  from: dataa  to: combout " "Cell: score_con\|ten~19  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~19  from: datab  to: combout " "Cell: score_con\|ten~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~19  from: datac  to: combout " "Cell: score_con\|ten~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~19  from: datad  to: combout " "Cell: score_con\|ten~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~20  from: dataa  to: combout " "Cell: score_con\|ten~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~20  from: datac  to: combout " "Cell: score_con\|ten~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~20  from: datad  to: combout " "Cell: score_con\|ten~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~21  from: dataa  to: combout " "Cell: score_con\|ten~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~21  from: datab  to: combout " "Cell: score_con\|ten~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~21  from: datad  to: combout " "Cell: score_con\|ten~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~22  from: datab  to: combout " "Cell: score_con\|ten~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~22  from: datac  to: combout " "Cell: score_con\|ten~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~22  from: datad  to: combout " "Cell: score_con\|ten~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~23  from: dataa  to: combout " "Cell: score_con\|ten~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~23  from: datab  to: combout " "Cell: score_con\|ten~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~23  from: datac  to: combout " "Cell: score_con\|ten~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~23  from: datad  to: combout " "Cell: score_con\|ten~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~24  from: dataa  to: combout " "Cell: score_con\|ten~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~24  from: datac  to: combout " "Cell: score_con\|ten~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~24  from: datad  to: combout " "Cell: score_con\|ten~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~25  from: dataa  to: combout " "Cell: score_con\|ten~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~25  from: datab  to: combout " "Cell: score_con\|ten~25  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~25  from: datad  to: combout " "Cell: score_con\|ten~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~26  from: datab  to: combout " "Cell: score_con\|ten~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~26  from: datac  to: combout " "Cell: score_con\|ten~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~26  from: datad  to: combout " "Cell: score_con\|ten~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~27  from: dataa  to: combout " "Cell: score_con\|ten~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~27  from: datab  to: combout " "Cell: score_con\|ten~27  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~27  from: datac  to: combout " "Cell: score_con\|ten~27  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~27  from: datad  to: combout " "Cell: score_con\|ten~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~28  from: dataa  to: combout " "Cell: score_con\|ten~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~28  from: datac  to: combout " "Cell: score_con\|ten~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~28  from: datad  to: combout " "Cell: score_con\|ten~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~29  from: dataa  to: combout " "Cell: score_con\|ten~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~29  from: datab  to: combout " "Cell: score_con\|ten~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~29  from: datad  to: combout " "Cell: score_con\|ten~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~30  from: datab  to: combout " "Cell: score_con\|ten~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~30  from: datac  to: combout " "Cell: score_con\|ten~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~30  from: datad  to: combout " "Cell: score_con\|ten~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~31  from: dataa  to: combout " "Cell: score_con\|ten~31  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~31  from: datab  to: combout " "Cell: score_con\|ten~31  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~31  from: datac  to: combout " "Cell: score_con\|ten~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~31  from: datad  to: combout " "Cell: score_con\|ten~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~33  from: datab  to: combout " "Cell: score_con\|ten~33  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~33  from: datac  to: combout " "Cell: score_con\|ten~33  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~33  from: datad  to: combout " "Cell: score_con\|ten~33  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~34  from: dataa  to: combout " "Cell: score_con\|ten~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~34  from: datac  to: combout " "Cell: score_con\|ten~34  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~34  from: datad  to: combout " "Cell: score_con\|ten~34  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~35  from: dataa  to: combout " "Cell: score_con\|ten~35  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~35  from: datab  to: combout " "Cell: score_con\|ten~35  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~35  from: datad  to: combout " "Cell: score_con\|ten~35  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~36  from: datab  to: combout " "Cell: score_con\|ten~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~36  from: datac  to: combout " "Cell: score_con\|ten~36  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~36  from: datad  to: combout " "Cell: score_con\|ten~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~37  from: dataa  to: combout " "Cell: score_con\|ten~37  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~37  from: datab  to: combout " "Cell: score_con\|ten~37  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~37  from: datad  to: combout " "Cell: score_con\|ten~37  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~38  from: dataa  to: combout " "Cell: score_con\|ten~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~38  from: datac  to: combout " "Cell: score_con\|ten~38  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~38  from: datad  to: combout " "Cell: score_con\|ten~38  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~42  from: dataa  to: combout " "Cell: score_con\|ten~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~42  from: datab  to: combout " "Cell: score_con\|ten~42  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~42  from: datac  to: combout " "Cell: score_con\|ten~42  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~42  from: datad  to: combout " "Cell: score_con\|ten~42  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~7  from: dataa  to: combout " "Cell: score_con\|ten~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~8  from: datac  to: combout " "Cell: score_con\|ten~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~9  from: dataa  to: combout " "Cell: score_con\|ten~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~0  from: dataa  to: combout " "Cell: score_con\|tho~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~0  from: datab  to: combout " "Cell: score_con\|tho~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~0  from: datac  to: combout " "Cell: score_con\|tho~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~0  from: datad  to: combout " "Cell: score_con\|tho~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~1  from: dataa  to: combout " "Cell: score_con\|tho~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~1  from: datab  to: combout " "Cell: score_con\|tho~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~1  from: datac  to: combout " "Cell: score_con\|tho~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~1  from: datad  to: combout " "Cell: score_con\|tho~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~2  from: dataa  to: combout " "Cell: score_con\|tho~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~2  from: datab  to: combout " "Cell: score_con\|tho~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~2  from: datac  to: combout " "Cell: score_con\|tho~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~2  from: datad  to: combout " "Cell: score_con\|tho~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~3  from: dataa  to: combout " "Cell: score_con\|tho~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~3  from: datac  to: combout " "Cell: score_con\|tho~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~3  from: datad  to: combout " "Cell: score_con\|tho~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~4  from: dataa  to: combout " "Cell: score_con\|tho~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~4  from: datab  to: combout " "Cell: score_con\|tho~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~4  from: datad  to: combout " "Cell: score_con\|tho~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~5  from: datab  to: combout " "Cell: score_con\|tho~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~5  from: datac  to: combout " "Cell: score_con\|tho~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~5  from: datad  to: combout " "Cell: score_con\|tho~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673651490 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1651673651490 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1651673651495 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1651673651495 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1651673651495 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651673651510 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score\[13\] " "Destination node score\[13\]" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aidan/Documents/DigLabs/FinalProject/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651673651510 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score\[14\] " "Destination node score\[14\]" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aidan/Documents/DigLabs/FinalProject/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651673651510 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score\[15\] " "Destination node score\[15\]" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aidan/Documents/DigLabs/FinalProject/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651673651510 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score\[12\] " "Destination node score\[12\]" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aidan/Documents/DigLabs/FinalProject/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651673651510 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score\[11\] " "Destination node score\[11\]" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aidan/Documents/DigLabs/FinalProject/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651673651510 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score\[9\] " "Destination node score\[9\]" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aidan/Documents/DigLabs/FinalProject/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651673651510 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score\[8\] " "Destination node score\[8\]" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aidan/Documents/DigLabs/FinalProject/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651673651510 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score\[7\] " "Destination node score\[7\]" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aidan/Documents/DigLabs/FinalProject/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651673651510 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score\[6\] " "Destination node score\[6\]" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aidan/Documents/DigLabs/FinalProject/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651673651510 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score\[5\] " "Destination node score\[5\]" {  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aidan/Documents/DigLabs/FinalProject/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651673651510 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1651673651510 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651673651510 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aidan/Documents/DigLabs/FinalProject/" { { 0 { 0 ""} 0 570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651673651510 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dec_to_7_seg:comb_4\|Mux7~0  " "Automatically promoted node dec_to_7_seg:comb_4\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651673651510 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aidan/Documents/DigLabs/FinalProject/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651673651510 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dec_to_7_seg:comb_5\|Mux7~0  " "Automatically promoted node dec_to_7_seg:comb_5\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651673651510 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aidan/Documents/DigLabs/FinalProject/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651673651510 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dec_to_7_seg:comb_6\|Mux7~0  " "Automatically promoted node dec_to_7_seg:comb_6\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651673651510 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aidan/Documents/DigLabs/FinalProject/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651673651510 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dec_to_7_seg:comb_7\|Mux7~0  " "Automatically promoted node dec_to_7_seg:comb_7\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651673651510 ""}  } { { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aidan/Documents/DigLabs/FinalProject/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651673651510 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651673651904 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651673651904 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651673651904 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651673651905 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651673651905 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1651673651906 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1651673651906 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651673651906 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651673651906 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1651673651906 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651673651906 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_CS_N " "Node \"GSENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[1\] " "Node \"GSENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[2\] " "Node \"GSENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SCLK " "Node \"GSENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDI " "Node \"GSENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDO " "Node \"GSENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[7\] " "Node \"HEX5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651673651962 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1651673651962 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651673651967 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1651673651976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651673652918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651673652997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651673653016 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651673654712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651673654712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651673655188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X67_Y44 X78_Y54 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54" {  } { { "loc" "" { Generic "C:/Users/Aidan/Documents/DigLabs/FinalProject/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54"} { { 12 { 0 ""} 67 44 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651673656532 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651673656532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651673658359 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651673658359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651673658362 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651673658558 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651673658566 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1651673658566 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651673658833 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651673658833 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1651673658833 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651673659111 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651673659482 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1651673659685 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 MAX 10 " "3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aidan/Documents/DigLabs/FinalProject/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651673659693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aidan/Documents/DigLabs/FinalProject/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651673659693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "pinball.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/FinalProject/pinball.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aidan/Documents/DigLabs/FinalProject/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651673659693 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1651673659693 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aidan/Documents/DigLabs/FinalProject/output_files/FinalProject.fit.smsg " "Generated suppressed messages file C:/Users/Aidan/Documents/DigLabs/FinalProject/output_files/FinalProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651673659746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 152 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 152 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5781 " "Peak virtual memory: 5781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651673660158 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 10:14:20 2022 " "Processing ended: Wed May 04 10:14:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651673660158 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651673660158 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651673660158 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651673660158 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651673661113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651673661113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 10:14:21 2022 " "Processing started: Wed May 04 10:14:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651673661113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651673661113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651673661113 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1651673661375 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1651673662707 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651673662816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651673663555 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 10:14:23 2022 " "Processing ended: Wed May 04 10:14:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651673663555 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651673663555 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651673663555 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651673663555 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651673664159 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651673664603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651673664603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 10:14:24 2022 " "Processing started: Wed May 04 10:14:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651673664603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651673664603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FinalProject -c FinalProject " "Command: quartus_sta FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651673664603 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651673664692 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651673664847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651673664847 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651673664879 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651673664879 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1651673665059 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinalProject.sdc " "Synopsys Design Constraints File file not found: 'FinalProject.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1651673665084 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651673665084 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MAX10_CLK1_50 MAX10_CLK1_50 " "create_clock -period 1.000 -name MAX10_CLK1_50 MAX10_CLK1_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651673665084 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name score\[10\] score\[10\] " "create_clock -period 1.000 -name score\[10\] score\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651673665084 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651673665084 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_4\|Mux7~0  from: datab  to: combout " "Cell: comb_4\|Mux7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_4\|Mux7~0  from: datac  to: combout " "Cell: comb_4\|Mux7~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|Mux7~0  from: dataa  to: combout " "Cell: comb_5\|Mux7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|Mux7~0  from: datac  to: combout " "Cell: comb_5\|Mux7~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_6\|Mux7~0  from: dataa  to: combout " "Cell: comb_6\|Mux7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_6\|Mux7~0  from: datab  to: combout " "Cell: comb_6\|Mux7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~10  from: dataa  to: combout " "Cell: score_con\|hun~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~10  from: datab  to: combout " "Cell: score_con\|hun~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~10  from: datac  to: combout " "Cell: score_con\|hun~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~10  from: datad  to: combout " "Cell: score_con\|hun~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~11  from: dataa  to: combout " "Cell: score_con\|hun~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~11  from: datab  to: combout " "Cell: score_con\|hun~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~11  from: datac  to: combout " "Cell: score_con\|hun~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~11  from: datad  to: combout " "Cell: score_con\|hun~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~12  from: dataa  to: combout " "Cell: score_con\|hun~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~12  from: datab  to: combout " "Cell: score_con\|hun~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~12  from: datac  to: combout " "Cell: score_con\|hun~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~12  from: datad  to: combout " "Cell: score_con\|hun~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~13  from: dataa  to: combout " "Cell: score_con\|hun~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~13  from: datab  to: combout " "Cell: score_con\|hun~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~13  from: datad  to: combout " "Cell: score_con\|hun~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~14  from: dataa  to: combout " "Cell: score_con\|hun~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~14  from: datab  to: combout " "Cell: score_con\|hun~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~14  from: datac  to: combout " "Cell: score_con\|hun~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~15  from: dataa  to: combout " "Cell: score_con\|hun~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~15  from: datab  to: combout " "Cell: score_con\|hun~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~15  from: datac  to: combout " "Cell: score_con\|hun~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~16  from: dataa  to: combout " "Cell: score_con\|hun~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~16  from: datab  to: combout " "Cell: score_con\|hun~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~16  from: datac  to: combout " "Cell: score_con\|hun~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~16  from: datad  to: combout " "Cell: score_con\|hun~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~17  from: dataa  to: combout " "Cell: score_con\|hun~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~17  from: datab  to: combout " "Cell: score_con\|hun~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~17  from: datad  to: combout " "Cell: score_con\|hun~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~18  from: dataa  to: combout " "Cell: score_con\|hun~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~18  from: datab  to: combout " "Cell: score_con\|hun~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~18  from: datac  to: combout " "Cell: score_con\|hun~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~19  from: datab  to: combout " "Cell: score_con\|hun~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~19  from: datac  to: combout " "Cell: score_con\|hun~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~19  from: datad  to: combout " "Cell: score_con\|hun~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~20  from: dataa  to: combout " "Cell: score_con\|hun~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~20  from: datab  to: combout " "Cell: score_con\|hun~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~20  from: datac  to: combout " "Cell: score_con\|hun~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~20  from: datad  to: combout " "Cell: score_con\|hun~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~22  from: dataa  to: combout " "Cell: score_con\|hun~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~22  from: datac  to: combout " "Cell: score_con\|hun~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~22  from: datad  to: combout " "Cell: score_con\|hun~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~23  from: dataa  to: combout " "Cell: score_con\|hun~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~23  from: datab  to: combout " "Cell: score_con\|hun~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~23  from: datac  to: combout " "Cell: score_con\|hun~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~24  from: dataa  to: combout " "Cell: score_con\|hun~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~24  from: datab  to: combout " "Cell: score_con\|hun~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~24  from: datad  to: combout " "Cell: score_con\|hun~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~3  from: datad  to: combout " "Cell: score_con\|hun~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~4  from: dataa  to: combout " "Cell: score_con\|hun~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~4  from: datab  to: combout " "Cell: score_con\|hun~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~4  from: datac  to: combout " "Cell: score_con\|hun~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~5  from: dataa  to: combout " "Cell: score_con\|hun~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~5  from: datab  to: combout " "Cell: score_con\|hun~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~5  from: datad  to: combout " "Cell: score_con\|hun~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~6  from: dataa  to: combout " "Cell: score_con\|hun~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~6  from: datab  to: combout " "Cell: score_con\|hun~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~6  from: datad  to: combout " "Cell: score_con\|hun~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~7  from: dataa  to: combout " "Cell: score_con\|hun~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~7  from: datab  to: combout " "Cell: score_con\|hun~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~7  from: datac  to: combout " "Cell: score_con\|hun~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~8  from: dataa  to: combout " "Cell: score_con\|hun~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~8  from: datab  to: combout " "Cell: score_con\|hun~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~8  from: datad  to: combout " "Cell: score_con\|hun~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~9  from: dataa  to: combout " "Cell: score_con\|hun~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~9  from: datac  to: combout " "Cell: score_con\|hun~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~9  from: datad  to: combout " "Cell: score_con\|hun~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~10  from: datad  to: combout " "Cell: score_con\|one~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~11  from: datad  to: combout " "Cell: score_con\|one~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~12  from: dataa  to: combout " "Cell: score_con\|one~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~12  from: datac  to: combout " "Cell: score_con\|one~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~12  from: datad  to: combout " "Cell: score_con\|one~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~13  from: datac  to: combout " "Cell: score_con\|one~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~13  from: datad  to: combout " "Cell: score_con\|one~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~14  from: datab  to: combout " "Cell: score_con\|one~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~14  from: datac  to: combout " "Cell: score_con\|one~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~15  from: datab  to: combout " "Cell: score_con\|one~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~15  from: datad  to: combout " "Cell: score_con\|one~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~16  from: datab  to: combout " "Cell: score_con\|one~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~16  from: datac  to: combout " "Cell: score_con\|one~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~16  from: datad  to: combout " "Cell: score_con\|one~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~17  from: datab  to: combout " "Cell: score_con\|one~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~17  from: datad  to: combout " "Cell: score_con\|one~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~18  from: datab  to: combout " "Cell: score_con\|one~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~18  from: datac  to: combout " "Cell: score_con\|one~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~19  from: datac  to: combout " "Cell: score_con\|one~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~19  from: datad  to: combout " "Cell: score_con\|one~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~20  from: dataa  to: combout " "Cell: score_con\|one~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~20  from: datac  to: combout " "Cell: score_con\|one~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~20  from: datad  to: combout " "Cell: score_con\|one~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~21  from: datac  to: combout " "Cell: score_con\|one~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~21  from: datad  to: combout " "Cell: score_con\|one~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~22  from: dataa  to: combout " "Cell: score_con\|one~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~22  from: datad  to: combout " "Cell: score_con\|one~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~23  from: dataa  to: combout " "Cell: score_con\|one~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~23  from: datac  to: combout " "Cell: score_con\|one~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~24  from: dataa  to: combout " "Cell: score_con\|one~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~24  from: datac  to: combout " "Cell: score_con\|one~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~24  from: datad  to: combout " "Cell: score_con\|one~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~25  from: datac  to: combout " "Cell: score_con\|one~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~25  from: datad  to: combout " "Cell: score_con\|one~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~26  from: dataa  to: combout " "Cell: score_con\|one~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~26  from: datac  to: combout " "Cell: score_con\|one~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~27  from: dataa  to: combout " "Cell: score_con\|one~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~27  from: datad  to: combout " "Cell: score_con\|one~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~28  from: datab  to: combout " "Cell: score_con\|one~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~28  from: datac  to: combout " "Cell: score_con\|one~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~28  from: datad  to: combout " "Cell: score_con\|one~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~29  from: dataa  to: combout " "Cell: score_con\|one~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~29  from: datac  to: combout " "Cell: score_con\|one~29  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~30  from: datac  to: combout " "Cell: score_con\|one~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~30  from: datad  to: combout " "Cell: score_con\|one~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~31  from: dataa  to: combout " "Cell: score_con\|one~31  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~31  from: datad  to: combout " "Cell: score_con\|one~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~32  from: datab  to: combout " "Cell: score_con\|one~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~32  from: datac  to: combout " "Cell: score_con\|one~32  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~32  from: datad  to: combout " "Cell: score_con\|one~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~33  from: datac  to: combout " "Cell: score_con\|one~33  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~33  from: datad  to: combout " "Cell: score_con\|one~33  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~34  from: dataa  to: combout " "Cell: score_con\|one~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~34  from: datad  to: combout " "Cell: score_con\|one~34  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~35  from: dataa  to: combout " "Cell: score_con\|one~35  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~35  from: datac  to: combout " "Cell: score_con\|one~35  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~36  from: datac  to: combout " "Cell: score_con\|one~36  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~36  from: datad  to: combout " "Cell: score_con\|one~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~37  from: datac  to: combout " "Cell: score_con\|one~37  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~37  from: datad  to: combout " "Cell: score_con\|one~37  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~38  from: dataa  to: combout " "Cell: score_con\|one~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~38  from: datac  to: combout " "Cell: score_con\|one~38  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~39  from: dataa  to: combout " "Cell: score_con\|one~39  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~39  from: datac  to: combout " "Cell: score_con\|one~39  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~39  from: datad  to: combout " "Cell: score_con\|one~39  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~40  from: dataa  to: combout " "Cell: score_con\|one~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~40  from: datac  to: combout " "Cell: score_con\|one~40  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~40  from: datad  to: combout " "Cell: score_con\|one~40  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~8  from: datab  to: combout " "Cell: score_con\|one~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~9  from: datad  to: combout " "Cell: score_con\|one~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~10  from: dataa  to: combout " "Cell: score_con\|ten~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~10  from: datab  to: combout " "Cell: score_con\|ten~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~10  from: datac  to: combout " "Cell: score_con\|ten~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~10  from: datad  to: combout " "Cell: score_con\|ten~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~12  from: dataa  to: combout " "Cell: score_con\|ten~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~12  from: datab  to: combout " "Cell: score_con\|ten~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~12  from: datac  to: combout " "Cell: score_con\|ten~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~13  from: dataa  to: combout " "Cell: score_con\|ten~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~13  from: datab  to: combout " "Cell: score_con\|ten~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~13  from: datad  to: combout " "Cell: score_con\|ten~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~14  from: datab  to: combout " "Cell: score_con\|ten~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~14  from: datac  to: combout " "Cell: score_con\|ten~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~14  from: datad  to: combout " "Cell: score_con\|ten~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~15  from: dataa  to: combout " "Cell: score_con\|ten~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~15  from: datab  to: combout " "Cell: score_con\|ten~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~15  from: datac  to: combout " "Cell: score_con\|ten~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~15  from: datad  to: combout " "Cell: score_con\|ten~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~16  from: dataa  to: combout " "Cell: score_con\|ten~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~16  from: datab  to: combout " "Cell: score_con\|ten~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~16  from: datad  to: combout " "Cell: score_con\|ten~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~17  from: dataa  to: combout " "Cell: score_con\|ten~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~17  from: datab  to: combout " "Cell: score_con\|ten~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~17  from: datac  to: combout " "Cell: score_con\|ten~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~18  from: datab  to: combout " "Cell: score_con\|ten~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~18  from: datac  to: combout " "Cell: score_con\|ten~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~18  from: datad  to: combout " "Cell: score_con\|ten~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~19  from: dataa  to: combout " "Cell: score_con\|ten~19  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~19  from: datab  to: combout " "Cell: score_con\|ten~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~19  from: datac  to: combout " "Cell: score_con\|ten~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~19  from: datad  to: combout " "Cell: score_con\|ten~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~20  from: dataa  to: combout " "Cell: score_con\|ten~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~20  from: datab  to: combout " "Cell: score_con\|ten~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~20  from: datad  to: combout " "Cell: score_con\|ten~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~21  from: dataa  to: combout " "Cell: score_con\|ten~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~21  from: datab  to: combout " "Cell: score_con\|ten~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~21  from: datac  to: combout " "Cell: score_con\|ten~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~22  from: dataa  to: combout " "Cell: score_con\|ten~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~22  from: datac  to: combout " "Cell: score_con\|ten~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~22  from: datad  to: combout " "Cell: score_con\|ten~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~23  from: dataa  to: combout " "Cell: score_con\|ten~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~23  from: datab  to: combout " "Cell: score_con\|ten~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~23  from: datac  to: combout " "Cell: score_con\|ten~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~23  from: datad  to: combout " "Cell: score_con\|ten~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~24  from: dataa  to: combout " "Cell: score_con\|ten~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~24  from: datab  to: combout " "Cell: score_con\|ten~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~24  from: datad  to: combout " "Cell: score_con\|ten~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~25  from: dataa  to: combout " "Cell: score_con\|ten~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~25  from: datac  to: combout " "Cell: score_con\|ten~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~25  from: datad  to: combout " "Cell: score_con\|ten~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~26  from: datab  to: combout " "Cell: score_con\|ten~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~26  from: datac  to: combout " "Cell: score_con\|ten~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~26  from: datad  to: combout " "Cell: score_con\|ten~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~27  from: dataa  to: combout " "Cell: score_con\|ten~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~27  from: datab  to: combout " "Cell: score_con\|ten~27  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~27  from: datac  to: combout " "Cell: score_con\|ten~27  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~27  from: datad  to: combout " "Cell: score_con\|ten~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~28  from: dataa  to: combout " "Cell: score_con\|ten~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~28  from: datab  to: combout " "Cell: score_con\|ten~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~28  from: datac  to: combout " "Cell: score_con\|ten~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~29  from: dataa  to: combout " "Cell: score_con\|ten~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~29  from: datab  to: combout " "Cell: score_con\|ten~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~29  from: datad  to: combout " "Cell: score_con\|ten~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~30  from: datab  to: combout " "Cell: score_con\|ten~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~30  from: datac  to: combout " "Cell: score_con\|ten~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~30  from: datad  to: combout " "Cell: score_con\|ten~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~31  from: dataa  to: combout " "Cell: score_con\|ten~31  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~31  from: datab  to: combout " "Cell: score_con\|ten~31  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~31  from: datac  to: combout " "Cell: score_con\|ten~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~31  from: datad  to: combout " "Cell: score_con\|ten~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~33  from: dataa  to: combout " "Cell: score_con\|ten~33  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~33  from: datac  to: combout " "Cell: score_con\|ten~33  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~33  from: datad  to: combout " "Cell: score_con\|ten~33  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~34  from: datab  to: combout " "Cell: score_con\|ten~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~34  from: datac  to: combout " "Cell: score_con\|ten~34  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~34  from: datad  to: combout " "Cell: score_con\|ten~34  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~35  from: dataa  to: combout " "Cell: score_con\|ten~35  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~35  from: datab  to: combout " "Cell: score_con\|ten~35  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~35  from: datad  to: combout " "Cell: score_con\|ten~35  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~36  from: datab  to: combout " "Cell: score_con\|ten~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~36  from: datac  to: combout " "Cell: score_con\|ten~36  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~36  from: datad  to: combout " "Cell: score_con\|ten~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~37  from: dataa  to: combout " "Cell: score_con\|ten~37  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~37  from: datab  to: combout " "Cell: score_con\|ten~37  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~37  from: datac  to: combout " "Cell: score_con\|ten~37  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~38  from: dataa  to: combout " "Cell: score_con\|ten~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~38  from: datab  to: combout " "Cell: score_con\|ten~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~38  from: datad  to: combout " "Cell: score_con\|ten~38  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~42  from: dataa  to: combout " "Cell: score_con\|ten~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~42  from: datab  to: combout " "Cell: score_con\|ten~42  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~42  from: datac  to: combout " "Cell: score_con\|ten~42  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~42  from: datad  to: combout " "Cell: score_con\|ten~42  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~7  from: datad  to: combout " "Cell: score_con\|ten~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~8  from: datad  to: combout " "Cell: score_con\|ten~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~9  from: datad  to: combout " "Cell: score_con\|ten~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~0  from: dataa  to: combout " "Cell: score_con\|tho~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~0  from: datab  to: combout " "Cell: score_con\|tho~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~0  from: datac  to: combout " "Cell: score_con\|tho~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~0  from: datad  to: combout " "Cell: score_con\|tho~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~1  from: dataa  to: combout " "Cell: score_con\|tho~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~1  from: datab  to: combout " "Cell: score_con\|tho~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~1  from: datac  to: combout " "Cell: score_con\|tho~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~1  from: datad  to: combout " "Cell: score_con\|tho~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~2  from: dataa  to: combout " "Cell: score_con\|tho~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~2  from: datab  to: combout " "Cell: score_con\|tho~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~2  from: datac  to: combout " "Cell: score_con\|tho~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~2  from: datad  to: combout " "Cell: score_con\|tho~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~3  from: datab  to: combout " "Cell: score_con\|tho~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~3  from: datac  to: combout " "Cell: score_con\|tho~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~3  from: datad  to: combout " "Cell: score_con\|tho~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~4  from: dataa  to: combout " "Cell: score_con\|tho~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~4  from: datab  to: combout " "Cell: score_con\|tho~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~4  from: datad  to: combout " "Cell: score_con\|tho~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~5  from: dataa  to: combout " "Cell: score_con\|tho~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~5  from: datab  to: combout " "Cell: score_con\|tho~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~5  from: datac  to: combout " "Cell: score_con\|tho~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665090 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651673665090 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1651673665093 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651673665094 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651673665094 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651673665106 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1651673665114 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651673665117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.508 " "Worst-case setup slack is -16.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.508            -355.996 score\[10\]  " "  -16.508            -355.996 score\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.937             -28.790 MAX10_CLK1_50  " "   -2.937             -28.790 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651673665121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.243 " "Worst-case hold slack is 0.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 MAX10_CLK1_50  " "    0.243               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 score\[10\]  " "    0.320               0.000 score\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651673665129 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651673665134 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651673665139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.526 " "Worst-case minimum pulse width slack is -3.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.526           -1882.831 score\[10\]  " "   -3.526           -1882.831 score\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -24.996 MAX10_CLK1_50  " "   -3.000             -24.996 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651673665143 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651673665157 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651673665177 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1651673665177 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651673665466 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_4\|Mux7~0  from: datab  to: combout " "Cell: comb_4\|Mux7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_4\|Mux7~0  from: datac  to: combout " "Cell: comb_4\|Mux7~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|Mux7~0  from: dataa  to: combout " "Cell: comb_5\|Mux7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|Mux7~0  from: datac  to: combout " "Cell: comb_5\|Mux7~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_6\|Mux7~0  from: dataa  to: combout " "Cell: comb_6\|Mux7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_6\|Mux7~0  from: datab  to: combout " "Cell: comb_6\|Mux7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~10  from: dataa  to: combout " "Cell: score_con\|hun~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~10  from: datab  to: combout " "Cell: score_con\|hun~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~10  from: datac  to: combout " "Cell: score_con\|hun~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~10  from: datad  to: combout " "Cell: score_con\|hun~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~11  from: dataa  to: combout " "Cell: score_con\|hun~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~11  from: datab  to: combout " "Cell: score_con\|hun~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~11  from: datac  to: combout " "Cell: score_con\|hun~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~11  from: datad  to: combout " "Cell: score_con\|hun~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~12  from: dataa  to: combout " "Cell: score_con\|hun~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~12  from: datab  to: combout " "Cell: score_con\|hun~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~12  from: datac  to: combout " "Cell: score_con\|hun~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~12  from: datad  to: combout " "Cell: score_con\|hun~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~13  from: dataa  to: combout " "Cell: score_con\|hun~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~13  from: datab  to: combout " "Cell: score_con\|hun~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~13  from: datad  to: combout " "Cell: score_con\|hun~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~14  from: dataa  to: combout " "Cell: score_con\|hun~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~14  from: datab  to: combout " "Cell: score_con\|hun~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~14  from: datac  to: combout " "Cell: score_con\|hun~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~15  from: dataa  to: combout " "Cell: score_con\|hun~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~15  from: datab  to: combout " "Cell: score_con\|hun~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~15  from: datac  to: combout " "Cell: score_con\|hun~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~16  from: dataa  to: combout " "Cell: score_con\|hun~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~16  from: datab  to: combout " "Cell: score_con\|hun~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~16  from: datac  to: combout " "Cell: score_con\|hun~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~16  from: datad  to: combout " "Cell: score_con\|hun~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~17  from: dataa  to: combout " "Cell: score_con\|hun~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~17  from: datab  to: combout " "Cell: score_con\|hun~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~17  from: datad  to: combout " "Cell: score_con\|hun~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~18  from: dataa  to: combout " "Cell: score_con\|hun~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~18  from: datab  to: combout " "Cell: score_con\|hun~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~18  from: datac  to: combout " "Cell: score_con\|hun~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~19  from: datab  to: combout " "Cell: score_con\|hun~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~19  from: datac  to: combout " "Cell: score_con\|hun~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~19  from: datad  to: combout " "Cell: score_con\|hun~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~20  from: dataa  to: combout " "Cell: score_con\|hun~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~20  from: datab  to: combout " "Cell: score_con\|hun~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~20  from: datac  to: combout " "Cell: score_con\|hun~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~20  from: datad  to: combout " "Cell: score_con\|hun~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~22  from: dataa  to: combout " "Cell: score_con\|hun~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~22  from: datac  to: combout " "Cell: score_con\|hun~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~22  from: datad  to: combout " "Cell: score_con\|hun~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~23  from: dataa  to: combout " "Cell: score_con\|hun~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~23  from: datab  to: combout " "Cell: score_con\|hun~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~23  from: datac  to: combout " "Cell: score_con\|hun~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~24  from: dataa  to: combout " "Cell: score_con\|hun~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~24  from: datab  to: combout " "Cell: score_con\|hun~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~24  from: datad  to: combout " "Cell: score_con\|hun~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~3  from: datad  to: combout " "Cell: score_con\|hun~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~4  from: dataa  to: combout " "Cell: score_con\|hun~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~4  from: datab  to: combout " "Cell: score_con\|hun~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~4  from: datac  to: combout " "Cell: score_con\|hun~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~5  from: dataa  to: combout " "Cell: score_con\|hun~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~5  from: datab  to: combout " "Cell: score_con\|hun~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~5  from: datad  to: combout " "Cell: score_con\|hun~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~6  from: dataa  to: combout " "Cell: score_con\|hun~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~6  from: datab  to: combout " "Cell: score_con\|hun~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~6  from: datad  to: combout " "Cell: score_con\|hun~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~7  from: dataa  to: combout " "Cell: score_con\|hun~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~7  from: datab  to: combout " "Cell: score_con\|hun~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~7  from: datac  to: combout " "Cell: score_con\|hun~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~8  from: dataa  to: combout " "Cell: score_con\|hun~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~8  from: datab  to: combout " "Cell: score_con\|hun~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~8  from: datad  to: combout " "Cell: score_con\|hun~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~9  from: dataa  to: combout " "Cell: score_con\|hun~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~9  from: datac  to: combout " "Cell: score_con\|hun~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~9  from: datad  to: combout " "Cell: score_con\|hun~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~10  from: datad  to: combout " "Cell: score_con\|one~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~11  from: datad  to: combout " "Cell: score_con\|one~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~12  from: dataa  to: combout " "Cell: score_con\|one~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~12  from: datac  to: combout " "Cell: score_con\|one~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~12  from: datad  to: combout " "Cell: score_con\|one~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~13  from: datac  to: combout " "Cell: score_con\|one~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~13  from: datad  to: combout " "Cell: score_con\|one~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~14  from: datab  to: combout " "Cell: score_con\|one~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~14  from: datac  to: combout " "Cell: score_con\|one~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~15  from: datab  to: combout " "Cell: score_con\|one~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~15  from: datad  to: combout " "Cell: score_con\|one~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~16  from: datab  to: combout " "Cell: score_con\|one~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~16  from: datac  to: combout " "Cell: score_con\|one~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~16  from: datad  to: combout " "Cell: score_con\|one~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~17  from: datab  to: combout " "Cell: score_con\|one~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~17  from: datad  to: combout " "Cell: score_con\|one~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~18  from: datab  to: combout " "Cell: score_con\|one~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~18  from: datac  to: combout " "Cell: score_con\|one~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~19  from: datac  to: combout " "Cell: score_con\|one~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~19  from: datad  to: combout " "Cell: score_con\|one~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~20  from: dataa  to: combout " "Cell: score_con\|one~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~20  from: datac  to: combout " "Cell: score_con\|one~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~20  from: datad  to: combout " "Cell: score_con\|one~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~21  from: datac  to: combout " "Cell: score_con\|one~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~21  from: datad  to: combout " "Cell: score_con\|one~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~22  from: dataa  to: combout " "Cell: score_con\|one~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~22  from: datad  to: combout " "Cell: score_con\|one~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~23  from: dataa  to: combout " "Cell: score_con\|one~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~23  from: datac  to: combout " "Cell: score_con\|one~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~24  from: dataa  to: combout " "Cell: score_con\|one~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~24  from: datac  to: combout " "Cell: score_con\|one~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~24  from: datad  to: combout " "Cell: score_con\|one~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~25  from: datac  to: combout " "Cell: score_con\|one~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~25  from: datad  to: combout " "Cell: score_con\|one~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~26  from: dataa  to: combout " "Cell: score_con\|one~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~26  from: datac  to: combout " "Cell: score_con\|one~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~27  from: dataa  to: combout " "Cell: score_con\|one~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~27  from: datad  to: combout " "Cell: score_con\|one~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~28  from: datab  to: combout " "Cell: score_con\|one~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~28  from: datac  to: combout " "Cell: score_con\|one~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~28  from: datad  to: combout " "Cell: score_con\|one~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~29  from: dataa  to: combout " "Cell: score_con\|one~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~29  from: datac  to: combout " "Cell: score_con\|one~29  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~30  from: datac  to: combout " "Cell: score_con\|one~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~30  from: datad  to: combout " "Cell: score_con\|one~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~31  from: dataa  to: combout " "Cell: score_con\|one~31  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~31  from: datad  to: combout " "Cell: score_con\|one~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~32  from: datab  to: combout " "Cell: score_con\|one~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~32  from: datac  to: combout " "Cell: score_con\|one~32  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~32  from: datad  to: combout " "Cell: score_con\|one~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~33  from: datac  to: combout " "Cell: score_con\|one~33  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~33  from: datad  to: combout " "Cell: score_con\|one~33  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~34  from: dataa  to: combout " "Cell: score_con\|one~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~34  from: datad  to: combout " "Cell: score_con\|one~34  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~35  from: dataa  to: combout " "Cell: score_con\|one~35  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~35  from: datac  to: combout " "Cell: score_con\|one~35  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~36  from: datac  to: combout " "Cell: score_con\|one~36  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~36  from: datad  to: combout " "Cell: score_con\|one~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~37  from: datac  to: combout " "Cell: score_con\|one~37  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~37  from: datad  to: combout " "Cell: score_con\|one~37  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~38  from: dataa  to: combout " "Cell: score_con\|one~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~38  from: datac  to: combout " "Cell: score_con\|one~38  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~39  from: dataa  to: combout " "Cell: score_con\|one~39  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~39  from: datac  to: combout " "Cell: score_con\|one~39  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~39  from: datad  to: combout " "Cell: score_con\|one~39  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~40  from: dataa  to: combout " "Cell: score_con\|one~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~40  from: datac  to: combout " "Cell: score_con\|one~40  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~40  from: datad  to: combout " "Cell: score_con\|one~40  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~8  from: datab  to: combout " "Cell: score_con\|one~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~9  from: datad  to: combout " "Cell: score_con\|one~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~10  from: dataa  to: combout " "Cell: score_con\|ten~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~10  from: datab  to: combout " "Cell: score_con\|ten~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~10  from: datac  to: combout " "Cell: score_con\|ten~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~10  from: datad  to: combout " "Cell: score_con\|ten~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~12  from: dataa  to: combout " "Cell: score_con\|ten~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~12  from: datab  to: combout " "Cell: score_con\|ten~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~12  from: datac  to: combout " "Cell: score_con\|ten~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~13  from: dataa  to: combout " "Cell: score_con\|ten~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~13  from: datab  to: combout " "Cell: score_con\|ten~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~13  from: datad  to: combout " "Cell: score_con\|ten~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~14  from: datab  to: combout " "Cell: score_con\|ten~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~14  from: datac  to: combout " "Cell: score_con\|ten~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~14  from: datad  to: combout " "Cell: score_con\|ten~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~15  from: dataa  to: combout " "Cell: score_con\|ten~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~15  from: datab  to: combout " "Cell: score_con\|ten~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~15  from: datac  to: combout " "Cell: score_con\|ten~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~15  from: datad  to: combout " "Cell: score_con\|ten~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~16  from: dataa  to: combout " "Cell: score_con\|ten~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~16  from: datab  to: combout " "Cell: score_con\|ten~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~16  from: datad  to: combout " "Cell: score_con\|ten~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~17  from: dataa  to: combout " "Cell: score_con\|ten~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~17  from: datab  to: combout " "Cell: score_con\|ten~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~17  from: datac  to: combout " "Cell: score_con\|ten~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~18  from: datab  to: combout " "Cell: score_con\|ten~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~18  from: datac  to: combout " "Cell: score_con\|ten~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~18  from: datad  to: combout " "Cell: score_con\|ten~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~19  from: dataa  to: combout " "Cell: score_con\|ten~19  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~19  from: datab  to: combout " "Cell: score_con\|ten~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~19  from: datac  to: combout " "Cell: score_con\|ten~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~19  from: datad  to: combout " "Cell: score_con\|ten~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~20  from: dataa  to: combout " "Cell: score_con\|ten~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~20  from: datab  to: combout " "Cell: score_con\|ten~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~20  from: datad  to: combout " "Cell: score_con\|ten~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~21  from: dataa  to: combout " "Cell: score_con\|ten~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~21  from: datab  to: combout " "Cell: score_con\|ten~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~21  from: datac  to: combout " "Cell: score_con\|ten~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~22  from: dataa  to: combout " "Cell: score_con\|ten~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~22  from: datac  to: combout " "Cell: score_con\|ten~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~22  from: datad  to: combout " "Cell: score_con\|ten~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~23  from: dataa  to: combout " "Cell: score_con\|ten~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~23  from: datab  to: combout " "Cell: score_con\|ten~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~23  from: datac  to: combout " "Cell: score_con\|ten~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~23  from: datad  to: combout " "Cell: score_con\|ten~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~24  from: dataa  to: combout " "Cell: score_con\|ten~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~24  from: datab  to: combout " "Cell: score_con\|ten~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~24  from: datad  to: combout " "Cell: score_con\|ten~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~25  from: dataa  to: combout " "Cell: score_con\|ten~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~25  from: datac  to: combout " "Cell: score_con\|ten~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~25  from: datad  to: combout " "Cell: score_con\|ten~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~26  from: datab  to: combout " "Cell: score_con\|ten~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~26  from: datac  to: combout " "Cell: score_con\|ten~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~26  from: datad  to: combout " "Cell: score_con\|ten~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~27  from: dataa  to: combout " "Cell: score_con\|ten~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~27  from: datab  to: combout " "Cell: score_con\|ten~27  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~27  from: datac  to: combout " "Cell: score_con\|ten~27  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~27  from: datad  to: combout " "Cell: score_con\|ten~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~28  from: dataa  to: combout " "Cell: score_con\|ten~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~28  from: datab  to: combout " "Cell: score_con\|ten~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~28  from: datac  to: combout " "Cell: score_con\|ten~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~29  from: dataa  to: combout " "Cell: score_con\|ten~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~29  from: datab  to: combout " "Cell: score_con\|ten~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~29  from: datad  to: combout " "Cell: score_con\|ten~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~30  from: datab  to: combout " "Cell: score_con\|ten~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~30  from: datac  to: combout " "Cell: score_con\|ten~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~30  from: datad  to: combout " "Cell: score_con\|ten~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~31  from: dataa  to: combout " "Cell: score_con\|ten~31  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~31  from: datab  to: combout " "Cell: score_con\|ten~31  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~31  from: datac  to: combout " "Cell: score_con\|ten~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~31  from: datad  to: combout " "Cell: score_con\|ten~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~33  from: dataa  to: combout " "Cell: score_con\|ten~33  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~33  from: datac  to: combout " "Cell: score_con\|ten~33  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~33  from: datad  to: combout " "Cell: score_con\|ten~33  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~34  from: datab  to: combout " "Cell: score_con\|ten~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~34  from: datac  to: combout " "Cell: score_con\|ten~34  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~34  from: datad  to: combout " "Cell: score_con\|ten~34  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~35  from: dataa  to: combout " "Cell: score_con\|ten~35  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~35  from: datab  to: combout " "Cell: score_con\|ten~35  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~35  from: datad  to: combout " "Cell: score_con\|ten~35  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~36  from: datab  to: combout " "Cell: score_con\|ten~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~36  from: datac  to: combout " "Cell: score_con\|ten~36  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~36  from: datad  to: combout " "Cell: score_con\|ten~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~37  from: dataa  to: combout " "Cell: score_con\|ten~37  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~37  from: datab  to: combout " "Cell: score_con\|ten~37  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~37  from: datac  to: combout " "Cell: score_con\|ten~37  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~38  from: dataa  to: combout " "Cell: score_con\|ten~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~38  from: datab  to: combout " "Cell: score_con\|ten~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~38  from: datad  to: combout " "Cell: score_con\|ten~38  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~42  from: dataa  to: combout " "Cell: score_con\|ten~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~42  from: datab  to: combout " "Cell: score_con\|ten~42  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~42  from: datac  to: combout " "Cell: score_con\|ten~42  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~42  from: datad  to: combout " "Cell: score_con\|ten~42  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~7  from: datad  to: combout " "Cell: score_con\|ten~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~8  from: datad  to: combout " "Cell: score_con\|ten~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~9  from: datad  to: combout " "Cell: score_con\|ten~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~0  from: dataa  to: combout " "Cell: score_con\|tho~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~0  from: datab  to: combout " "Cell: score_con\|tho~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~0  from: datac  to: combout " "Cell: score_con\|tho~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~0  from: datad  to: combout " "Cell: score_con\|tho~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~1  from: dataa  to: combout " "Cell: score_con\|tho~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~1  from: datab  to: combout " "Cell: score_con\|tho~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~1  from: datac  to: combout " "Cell: score_con\|tho~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~1  from: datad  to: combout " "Cell: score_con\|tho~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~2  from: dataa  to: combout " "Cell: score_con\|tho~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~2  from: datab  to: combout " "Cell: score_con\|tho~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~2  from: datac  to: combout " "Cell: score_con\|tho~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~2  from: datad  to: combout " "Cell: score_con\|tho~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~3  from: datab  to: combout " "Cell: score_con\|tho~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~3  from: datac  to: combout " "Cell: score_con\|tho~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~3  from: datad  to: combout " "Cell: score_con\|tho~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~4  from: dataa  to: combout " "Cell: score_con\|tho~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~4  from: datab  to: combout " "Cell: score_con\|tho~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~4  from: datad  to: combout " "Cell: score_con\|tho~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~5  from: dataa  to: combout " "Cell: score_con\|tho~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~5  from: datab  to: combout " "Cell: score_con\|tho~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~5  from: datac  to: combout " "Cell: score_con\|tho~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665514 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651673665514 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651673665518 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651673665530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.074 " "Worst-case setup slack is -15.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.074            -323.453 score\[10\]  " "  -15.074            -323.453 score\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.556             -24.682 MAX10_CLK1_50  " "   -2.556             -24.682 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651673665534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.252 " "Worst-case hold slack is 0.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 MAX10_CLK1_50  " "    0.252               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 score\[10\]  " "    0.378               0.000 score\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651673665543 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651673665548 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651673665552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.016 " "Worst-case minimum pulse width slack is -3.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.016           -1638.873 score\[10\]  " "   -3.016           -1638.873 score\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -24.996 MAX10_CLK1_50  " "   -3.000             -24.996 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651673665555 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651673665567 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_4\|Mux7~0  from: datab  to: combout " "Cell: comb_4\|Mux7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_4\|Mux7~0  from: datac  to: combout " "Cell: comb_4\|Mux7~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|Mux7~0  from: dataa  to: combout " "Cell: comb_5\|Mux7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|Mux7~0  from: datac  to: combout " "Cell: comb_5\|Mux7~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_6\|Mux7~0  from: dataa  to: combout " "Cell: comb_6\|Mux7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_6\|Mux7~0  from: datab  to: combout " "Cell: comb_6\|Mux7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~10  from: dataa  to: combout " "Cell: score_con\|hun~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~10  from: datab  to: combout " "Cell: score_con\|hun~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~10  from: datac  to: combout " "Cell: score_con\|hun~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~10  from: datad  to: combout " "Cell: score_con\|hun~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~11  from: dataa  to: combout " "Cell: score_con\|hun~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~11  from: datab  to: combout " "Cell: score_con\|hun~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~11  from: datac  to: combout " "Cell: score_con\|hun~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~11  from: datad  to: combout " "Cell: score_con\|hun~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~12  from: dataa  to: combout " "Cell: score_con\|hun~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~12  from: datab  to: combout " "Cell: score_con\|hun~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~12  from: datac  to: combout " "Cell: score_con\|hun~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~12  from: datad  to: combout " "Cell: score_con\|hun~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~13  from: dataa  to: combout " "Cell: score_con\|hun~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~13  from: datab  to: combout " "Cell: score_con\|hun~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~13  from: datad  to: combout " "Cell: score_con\|hun~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~14  from: dataa  to: combout " "Cell: score_con\|hun~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~14  from: datab  to: combout " "Cell: score_con\|hun~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~14  from: datac  to: combout " "Cell: score_con\|hun~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~15  from: dataa  to: combout " "Cell: score_con\|hun~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~15  from: datab  to: combout " "Cell: score_con\|hun~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~15  from: datac  to: combout " "Cell: score_con\|hun~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~16  from: dataa  to: combout " "Cell: score_con\|hun~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~16  from: datab  to: combout " "Cell: score_con\|hun~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~16  from: datac  to: combout " "Cell: score_con\|hun~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~16  from: datad  to: combout " "Cell: score_con\|hun~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~17  from: dataa  to: combout " "Cell: score_con\|hun~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~17  from: datab  to: combout " "Cell: score_con\|hun~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~17  from: datad  to: combout " "Cell: score_con\|hun~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~18  from: dataa  to: combout " "Cell: score_con\|hun~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~18  from: datab  to: combout " "Cell: score_con\|hun~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~18  from: datac  to: combout " "Cell: score_con\|hun~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~19  from: datab  to: combout " "Cell: score_con\|hun~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~19  from: datac  to: combout " "Cell: score_con\|hun~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~19  from: datad  to: combout " "Cell: score_con\|hun~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~20  from: dataa  to: combout " "Cell: score_con\|hun~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~20  from: datab  to: combout " "Cell: score_con\|hun~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~20  from: datac  to: combout " "Cell: score_con\|hun~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~20  from: datad  to: combout " "Cell: score_con\|hun~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~22  from: dataa  to: combout " "Cell: score_con\|hun~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~22  from: datac  to: combout " "Cell: score_con\|hun~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~22  from: datad  to: combout " "Cell: score_con\|hun~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~23  from: dataa  to: combout " "Cell: score_con\|hun~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~23  from: datab  to: combout " "Cell: score_con\|hun~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~23  from: datac  to: combout " "Cell: score_con\|hun~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~24  from: dataa  to: combout " "Cell: score_con\|hun~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~24  from: datab  to: combout " "Cell: score_con\|hun~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~24  from: datad  to: combout " "Cell: score_con\|hun~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~3  from: datad  to: combout " "Cell: score_con\|hun~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~4  from: dataa  to: combout " "Cell: score_con\|hun~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~4  from: datab  to: combout " "Cell: score_con\|hun~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~4  from: datac  to: combout " "Cell: score_con\|hun~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~5  from: dataa  to: combout " "Cell: score_con\|hun~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~5  from: datab  to: combout " "Cell: score_con\|hun~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~5  from: datad  to: combout " "Cell: score_con\|hun~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~6  from: dataa  to: combout " "Cell: score_con\|hun~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~6  from: datab  to: combout " "Cell: score_con\|hun~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~6  from: datad  to: combout " "Cell: score_con\|hun~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~7  from: dataa  to: combout " "Cell: score_con\|hun~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~7  from: datab  to: combout " "Cell: score_con\|hun~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~7  from: datac  to: combout " "Cell: score_con\|hun~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~8  from: dataa  to: combout " "Cell: score_con\|hun~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~8  from: datab  to: combout " "Cell: score_con\|hun~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~8  from: datad  to: combout " "Cell: score_con\|hun~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~9  from: dataa  to: combout " "Cell: score_con\|hun~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~9  from: datac  to: combout " "Cell: score_con\|hun~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|hun~9  from: datad  to: combout " "Cell: score_con\|hun~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~10  from: datad  to: combout " "Cell: score_con\|one~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~11  from: datad  to: combout " "Cell: score_con\|one~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~12  from: dataa  to: combout " "Cell: score_con\|one~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~12  from: datac  to: combout " "Cell: score_con\|one~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~12  from: datad  to: combout " "Cell: score_con\|one~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~13  from: datac  to: combout " "Cell: score_con\|one~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~13  from: datad  to: combout " "Cell: score_con\|one~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~14  from: datab  to: combout " "Cell: score_con\|one~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~14  from: datac  to: combout " "Cell: score_con\|one~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~15  from: datab  to: combout " "Cell: score_con\|one~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~15  from: datad  to: combout " "Cell: score_con\|one~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~16  from: datab  to: combout " "Cell: score_con\|one~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~16  from: datac  to: combout " "Cell: score_con\|one~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~16  from: datad  to: combout " "Cell: score_con\|one~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~17  from: datab  to: combout " "Cell: score_con\|one~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~17  from: datad  to: combout " "Cell: score_con\|one~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~18  from: datab  to: combout " "Cell: score_con\|one~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~18  from: datac  to: combout " "Cell: score_con\|one~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~19  from: datac  to: combout " "Cell: score_con\|one~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~19  from: datad  to: combout " "Cell: score_con\|one~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~20  from: dataa  to: combout " "Cell: score_con\|one~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~20  from: datac  to: combout " "Cell: score_con\|one~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~20  from: datad  to: combout " "Cell: score_con\|one~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~21  from: datac  to: combout " "Cell: score_con\|one~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~21  from: datad  to: combout " "Cell: score_con\|one~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~22  from: dataa  to: combout " "Cell: score_con\|one~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~22  from: datad  to: combout " "Cell: score_con\|one~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~23  from: dataa  to: combout " "Cell: score_con\|one~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~23  from: datac  to: combout " "Cell: score_con\|one~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~24  from: dataa  to: combout " "Cell: score_con\|one~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~24  from: datac  to: combout " "Cell: score_con\|one~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~24  from: datad  to: combout " "Cell: score_con\|one~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~25  from: datac  to: combout " "Cell: score_con\|one~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~25  from: datad  to: combout " "Cell: score_con\|one~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~26  from: dataa  to: combout " "Cell: score_con\|one~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~26  from: datac  to: combout " "Cell: score_con\|one~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~27  from: dataa  to: combout " "Cell: score_con\|one~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~27  from: datad  to: combout " "Cell: score_con\|one~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~28  from: datab  to: combout " "Cell: score_con\|one~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~28  from: datac  to: combout " "Cell: score_con\|one~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~28  from: datad  to: combout " "Cell: score_con\|one~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~29  from: dataa  to: combout " "Cell: score_con\|one~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~29  from: datac  to: combout " "Cell: score_con\|one~29  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~30  from: datac  to: combout " "Cell: score_con\|one~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~30  from: datad  to: combout " "Cell: score_con\|one~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~31  from: dataa  to: combout " "Cell: score_con\|one~31  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~31  from: datad  to: combout " "Cell: score_con\|one~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~32  from: datab  to: combout " "Cell: score_con\|one~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~32  from: datac  to: combout " "Cell: score_con\|one~32  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~32  from: datad  to: combout " "Cell: score_con\|one~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~33  from: datac  to: combout " "Cell: score_con\|one~33  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~33  from: datad  to: combout " "Cell: score_con\|one~33  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~34  from: dataa  to: combout " "Cell: score_con\|one~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~34  from: datad  to: combout " "Cell: score_con\|one~34  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~35  from: dataa  to: combout " "Cell: score_con\|one~35  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~35  from: datac  to: combout " "Cell: score_con\|one~35  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~36  from: datac  to: combout " "Cell: score_con\|one~36  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~36  from: datad  to: combout " "Cell: score_con\|one~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~37  from: datac  to: combout " "Cell: score_con\|one~37  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~37  from: datad  to: combout " "Cell: score_con\|one~37  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~38  from: dataa  to: combout " "Cell: score_con\|one~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~38  from: datac  to: combout " "Cell: score_con\|one~38  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~39  from: dataa  to: combout " "Cell: score_con\|one~39  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~39  from: datac  to: combout " "Cell: score_con\|one~39  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~39  from: datad  to: combout " "Cell: score_con\|one~39  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~40  from: dataa  to: combout " "Cell: score_con\|one~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~40  from: datac  to: combout " "Cell: score_con\|one~40  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~40  from: datad  to: combout " "Cell: score_con\|one~40  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~8  from: datab  to: combout " "Cell: score_con\|one~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|one~9  from: datad  to: combout " "Cell: score_con\|one~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~10  from: dataa  to: combout " "Cell: score_con\|ten~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~10  from: datab  to: combout " "Cell: score_con\|ten~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~10  from: datac  to: combout " "Cell: score_con\|ten~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~10  from: datad  to: combout " "Cell: score_con\|ten~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~12  from: dataa  to: combout " "Cell: score_con\|ten~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~12  from: datab  to: combout " "Cell: score_con\|ten~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~12  from: datac  to: combout " "Cell: score_con\|ten~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~13  from: dataa  to: combout " "Cell: score_con\|ten~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~13  from: datab  to: combout " "Cell: score_con\|ten~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~13  from: datad  to: combout " "Cell: score_con\|ten~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~14  from: datab  to: combout " "Cell: score_con\|ten~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~14  from: datac  to: combout " "Cell: score_con\|ten~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~14  from: datad  to: combout " "Cell: score_con\|ten~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~15  from: dataa  to: combout " "Cell: score_con\|ten~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~15  from: datab  to: combout " "Cell: score_con\|ten~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~15  from: datac  to: combout " "Cell: score_con\|ten~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~15  from: datad  to: combout " "Cell: score_con\|ten~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~16  from: dataa  to: combout " "Cell: score_con\|ten~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~16  from: datab  to: combout " "Cell: score_con\|ten~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~16  from: datad  to: combout " "Cell: score_con\|ten~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~17  from: dataa  to: combout " "Cell: score_con\|ten~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~17  from: datab  to: combout " "Cell: score_con\|ten~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~17  from: datac  to: combout " "Cell: score_con\|ten~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~18  from: datab  to: combout " "Cell: score_con\|ten~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~18  from: datac  to: combout " "Cell: score_con\|ten~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~18  from: datad  to: combout " "Cell: score_con\|ten~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~19  from: dataa  to: combout " "Cell: score_con\|ten~19  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~19  from: datab  to: combout " "Cell: score_con\|ten~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~19  from: datac  to: combout " "Cell: score_con\|ten~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~19  from: datad  to: combout " "Cell: score_con\|ten~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~20  from: dataa  to: combout " "Cell: score_con\|ten~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~20  from: datab  to: combout " "Cell: score_con\|ten~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~20  from: datad  to: combout " "Cell: score_con\|ten~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~21  from: dataa  to: combout " "Cell: score_con\|ten~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~21  from: datab  to: combout " "Cell: score_con\|ten~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~21  from: datac  to: combout " "Cell: score_con\|ten~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~22  from: dataa  to: combout " "Cell: score_con\|ten~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~22  from: datac  to: combout " "Cell: score_con\|ten~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~22  from: datad  to: combout " "Cell: score_con\|ten~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~23  from: dataa  to: combout " "Cell: score_con\|ten~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~23  from: datab  to: combout " "Cell: score_con\|ten~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~23  from: datac  to: combout " "Cell: score_con\|ten~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~23  from: datad  to: combout " "Cell: score_con\|ten~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~24  from: dataa  to: combout " "Cell: score_con\|ten~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~24  from: datab  to: combout " "Cell: score_con\|ten~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~24  from: datad  to: combout " "Cell: score_con\|ten~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~25  from: dataa  to: combout " "Cell: score_con\|ten~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~25  from: datac  to: combout " "Cell: score_con\|ten~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~25  from: datad  to: combout " "Cell: score_con\|ten~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~26  from: datab  to: combout " "Cell: score_con\|ten~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~26  from: datac  to: combout " "Cell: score_con\|ten~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~26  from: datad  to: combout " "Cell: score_con\|ten~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~27  from: dataa  to: combout " "Cell: score_con\|ten~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~27  from: datab  to: combout " "Cell: score_con\|ten~27  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~27  from: datac  to: combout " "Cell: score_con\|ten~27  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~27  from: datad  to: combout " "Cell: score_con\|ten~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~28  from: dataa  to: combout " "Cell: score_con\|ten~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~28  from: datab  to: combout " "Cell: score_con\|ten~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~28  from: datac  to: combout " "Cell: score_con\|ten~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~29  from: dataa  to: combout " "Cell: score_con\|ten~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~29  from: datab  to: combout " "Cell: score_con\|ten~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~29  from: datad  to: combout " "Cell: score_con\|ten~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~30  from: datab  to: combout " "Cell: score_con\|ten~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~30  from: datac  to: combout " "Cell: score_con\|ten~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~30  from: datad  to: combout " "Cell: score_con\|ten~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~31  from: dataa  to: combout " "Cell: score_con\|ten~31  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~31  from: datab  to: combout " "Cell: score_con\|ten~31  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~31  from: datac  to: combout " "Cell: score_con\|ten~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~31  from: datad  to: combout " "Cell: score_con\|ten~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~33  from: dataa  to: combout " "Cell: score_con\|ten~33  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~33  from: datac  to: combout " "Cell: score_con\|ten~33  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~33  from: datad  to: combout " "Cell: score_con\|ten~33  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~34  from: datab  to: combout " "Cell: score_con\|ten~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~34  from: datac  to: combout " "Cell: score_con\|ten~34  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~34  from: datad  to: combout " "Cell: score_con\|ten~34  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~35  from: dataa  to: combout " "Cell: score_con\|ten~35  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~35  from: datab  to: combout " "Cell: score_con\|ten~35  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~35  from: datad  to: combout " "Cell: score_con\|ten~35  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~36  from: datab  to: combout " "Cell: score_con\|ten~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~36  from: datac  to: combout " "Cell: score_con\|ten~36  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~36  from: datad  to: combout " "Cell: score_con\|ten~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~37  from: dataa  to: combout " "Cell: score_con\|ten~37  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~37  from: datab  to: combout " "Cell: score_con\|ten~37  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~37  from: datac  to: combout " "Cell: score_con\|ten~37  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~38  from: dataa  to: combout " "Cell: score_con\|ten~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~38  from: datab  to: combout " "Cell: score_con\|ten~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~38  from: datad  to: combout " "Cell: score_con\|ten~38  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~42  from: dataa  to: combout " "Cell: score_con\|ten~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~42  from: datab  to: combout " "Cell: score_con\|ten~42  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~42  from: datac  to: combout " "Cell: score_con\|ten~42  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~42  from: datad  to: combout " "Cell: score_con\|ten~42  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~7  from: datad  to: combout " "Cell: score_con\|ten~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~8  from: datad  to: combout " "Cell: score_con\|ten~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|ten~9  from: datad  to: combout " "Cell: score_con\|ten~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~0  from: dataa  to: combout " "Cell: score_con\|tho~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~0  from: datab  to: combout " "Cell: score_con\|tho~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~0  from: datac  to: combout " "Cell: score_con\|tho~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~0  from: datad  to: combout " "Cell: score_con\|tho~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~1  from: dataa  to: combout " "Cell: score_con\|tho~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~1  from: datab  to: combout " "Cell: score_con\|tho~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~1  from: datac  to: combout " "Cell: score_con\|tho~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~1  from: datad  to: combout " "Cell: score_con\|tho~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~2  from: dataa  to: combout " "Cell: score_con\|tho~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~2  from: datab  to: combout " "Cell: score_con\|tho~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~2  from: datac  to: combout " "Cell: score_con\|tho~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~2  from: datad  to: combout " "Cell: score_con\|tho~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~3  from: datab  to: combout " "Cell: score_con\|tho~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~3  from: datac  to: combout " "Cell: score_con\|tho~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~3  from: datad  to: combout " "Cell: score_con\|tho~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~4  from: dataa  to: combout " "Cell: score_con\|tho~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~4  from: datab  to: combout " "Cell: score_con\|tho~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~4  from: datad  to: combout " "Cell: score_con\|tho~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~5  from: dataa  to: combout " "Cell: score_con\|tho~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~5  from: datab  to: combout " "Cell: score_con\|tho~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: score_con\|tho~5  from: datac  to: combout " "Cell: score_con\|tho~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651673665687 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651673665687 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651673665691 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651673665694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.147 " "Worst-case setup slack is -8.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.147            -174.373 score\[10\]  " "   -8.147            -174.373 score\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.947              -8.195 MAX10_CLK1_50  " "   -0.947              -8.195 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651673665705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.135 " "Worst-case hold slack is -0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.135              -0.585 score\[10\]  " "   -0.135              -0.585 score\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 MAX10_CLK1_50  " "    0.063               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651673665712 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651673665718 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651673665721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -21.871 MAX10_CLK1_50  " "   -3.000             -21.871 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.699            -605.607 score\[10\]  " "   -1.699            -605.607 score\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651673665725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651673665725 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651673666469 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651673666470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651673666536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 10:14:26 2022 " "Processing ended: Wed May 04 10:14:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651673666536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651673666536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651673666536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651673666536 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1651673667471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651673667472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 10:14:27 2022 " "Processing started: Wed May 04 10:14:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651673667472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651673667472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651673667472 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1651673667862 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject.vo C:/Users/Aidan/Documents/DigLabs/FinalProject/simulation/modelsim/ simulation " "Generated file FinalProject.vo in folder \"C:/Users/Aidan/Documents/DigLabs/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651673667919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651673667948 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 10:14:27 2022 " "Processing ended: Wed May 04 10:14:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651673667948 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651673667948 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651673667948 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651673667948 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 247 s " "Quartus Prime Full Compilation was successful. 0 errors, 247 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651673668562 ""}
