// Seed: 3115851358
module module_0;
  wire id_1;
  assign module_2.type_28 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    inout uwire id_1,
    output tri0 id_2,
    output tri id_3,
    input tri0 id_4,
    input tri id_5,
    output wor id_6,
    input tri0 id_7
);
  assign id_6 = id_0;
  wire id_9;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    input uwire id_1,
    output wor id_2,
    output wor id_3,
    input tri1 id_4,
    input supply0 id_5,
    output tri1 id_6,
    output supply1 id_7,
    input uwire id_8,
    input uwire id_9,
    output uwire id_10,
    input wire id_11,
    output tri0 id_12,
    input supply0 id_13
);
  assign id_2.id_13 = 1;
  tri1 \id_15 ;
  assign id_2 = ~id_1;
  module_0 modCall_1 ();
  localparam id_16 = -1;
  wire id_17;
  assign id_6 = id_4;
  for (id_18 = -1 && id_16; -1'b0; \id_15 = 1 >= 1) tri1 id_19;
  id_20 :
  assert property (@(posedge id_9 or negedge -1 or id_1) id_19 * -1) id_19 = id_20;
endmodule
