|top
clk => clk.IN1
rst => _.IN1
rst => _.IN1
rst => framebuffer:_framebuffer.rst
r <= framebuffer:_framebuffer.vga_r
g <= framebuffer:_framebuffer.vga_g
b <= framebuffer:_framebuffer.vga_b
hs <= framebuffer:_framebuffer.vga_hs
vs <= framebuffer:_framebuffer.vga_vs


|top|pll:_pll
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|top|pll:_pll|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|pll:_pll|altpll:altpll_component|pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|top|draw_line:_draw_line
clk => dy[0].CLK
clk => dy[1].CLK
clk => dy[2].CLK
clk => dy[3].CLK
clk => dy[4].CLK
clk => dy[5].CLK
clk => dy[6].CLK
clk => dy[7].CLK
clk => dy[8].CLK
clk => dy[9].CLK
clk => dy[10].CLK
clk => dx[0].CLK
clk => dx[1].CLK
clk => dx[2].CLK
clk => dx[3].CLK
clk => dx[4].CLK
clk => dx[5].CLK
clk => dx[6].CLK
clk => dx[7].CLK
clk => dx[8].CLK
clk => dx[9].CLK
clk => dx[10].CLK
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => y[7]~reg0.CLK
clk => y[8]~reg0.CLK
clk => y[9]~reg0.CLK
clk => err[0].CLK
clk => err[1].CLK
clk => err[2].CLK
clk => err[3].CLK
clk => err[4].CLK
clk => err[5].CLK
clk => err[6].CLK
clk => err[7].CLK
clk => err[8].CLK
clk => err[9].CLK
clk => err[10].CLK
clk => x[0]~reg0.CLK
clk => x[1]~reg0.CLK
clk => x[2]~reg0.CLK
clk => x[3]~reg0.CLK
clk => x[4]~reg0.CLK
clk => x[5]~reg0.CLK
clk => x[6]~reg0.CLK
clk => x[7]~reg0.CLK
clk => x[8]~reg0.CLK
clk => x[9]~reg0.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
clk => done~reg0.CLK
clk => in_progress.CLK
rst => in_progress.OUTPUTSELECT
rst => done.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
start => dx.OUTPUTSELECT
start => dx.OUTPUTSELECT
start => dx.OUTPUTSELECT
start => dx.OUTPUTSELECT
start => dx.OUTPUTSELECT
start => dx.OUTPUTSELECT
start => dx.OUTPUTSELECT
start => dx.OUTPUTSELECT
start => dx.OUTPUTSELECT
start => dx.OUTPUTSELECT
start => dx.OUTPUTSELECT
start => dy.OUTPUTSELECT
start => dy.OUTPUTSELECT
start => dy.OUTPUTSELECT
start => dy.OUTPUTSELECT
start => dy.OUTPUTSELECT
start => dy.OUTPUTSELECT
start => dy.OUTPUTSELECT
start => dy.OUTPUTSELECT
start => dy.OUTPUTSELECT
start => dy.OUTPUTSELECT
start => dy.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
oe => drawing.IN1
oe => in_progress.OUTPUTSELECT
oe => done.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => state.OUTPUTSELECT
oe => x.OUTPUTSELECT
oe => x.OUTPUTSELECT
oe => x.OUTPUTSELECT
oe => x.OUTPUTSELECT
oe => x.OUTPUTSELECT
oe => x.OUTPUTSELECT
oe => x.OUTPUTSELECT
oe => x.OUTPUTSELECT
oe => x.OUTPUTSELECT
oe => x.OUTPUTSELECT
oe => err.OUTPUTSELECT
oe => err.OUTPUTSELECT
oe => err.OUTPUTSELECT
oe => err.OUTPUTSELECT
oe => err.OUTPUTSELECT
oe => err.OUTPUTSELECT
oe => err.OUTPUTSELECT
oe => err.OUTPUTSELECT
oe => err.OUTPUTSELECT
oe => err.OUTPUTSELECT
oe => err.OUTPUTSELECT
oe => y.OUTPUTSELECT
oe => y.OUTPUTSELECT
oe => y.OUTPUTSELECT
oe => y.OUTPUTSELECT
oe => y.OUTPUTSELECT
oe => y.OUTPUTSELECT
oe => y.OUTPUTSELECT
oe => y.OUTPUTSELECT
oe => y.OUTPUTSELECT
oe => y.OUTPUTSELECT
x0[0] => xa[0].DATAA
x0[0] => xb[0].DATAB
x0[1] => xa[1].DATAA
x0[1] => xb[1].DATAB
x0[2] => xa[2].DATAA
x0[2] => xb[2].DATAB
x0[3] => xa[3].DATAA
x0[3] => xb[3].DATAB
x0[4] => xa[4].DATAA
x0[4] => xb[4].DATAB
x0[5] => xa[5].DATAA
x0[5] => xb[5].DATAB
x0[6] => xa[6].DATAA
x0[6] => xb[6].DATAB
x0[7] => xa[7].DATAA
x0[7] => xb[7].DATAB
x0[8] => xa[8].DATAA
x0[8] => xb[8].DATAB
x0[9] => xa[9].DATAA
x0[9] => xb[9].DATAB
y0[0] => LessThan0.IN10
y0[0] => ya[0].DATAA
y0[0] => yb[0].DATAB
y0[1] => LessThan0.IN9
y0[1] => ya[1].DATAA
y0[1] => yb[1].DATAB
y0[2] => LessThan0.IN8
y0[2] => ya[2].DATAA
y0[2] => yb[2].DATAB
y0[3] => LessThan0.IN7
y0[3] => ya[3].DATAA
y0[3] => yb[3].DATAB
y0[4] => LessThan0.IN6
y0[4] => ya[4].DATAA
y0[4] => yb[4].DATAB
y0[5] => LessThan0.IN5
y0[5] => ya[5].DATAA
y0[5] => yb[5].DATAB
y0[6] => LessThan0.IN4
y0[6] => ya[6].DATAA
y0[6] => yb[6].DATAB
y0[7] => LessThan0.IN3
y0[7] => ya[7].DATAA
y0[7] => yb[7].DATAB
y0[8] => LessThan0.IN2
y0[8] => ya[8].DATAA
y0[8] => yb[8].DATAB
y0[9] => LessThan0.IN1
y0[9] => ya[9].DATAA
y0[9] => yb[9].DATAB
x1[0] => xa[0].DATAB
x1[0] => xb[0].DATAA
x1[1] => xa[1].DATAB
x1[1] => xb[1].DATAA
x1[2] => xa[2].DATAB
x1[2] => xb[2].DATAA
x1[3] => xa[3].DATAB
x1[3] => xb[3].DATAA
x1[4] => xa[4].DATAB
x1[4] => xb[4].DATAA
x1[5] => xa[5].DATAB
x1[5] => xb[5].DATAA
x1[6] => xa[6].DATAB
x1[6] => xb[6].DATAA
x1[7] => xa[7].DATAB
x1[7] => xb[7].DATAA
x1[8] => xa[8].DATAB
x1[8] => xb[8].DATAA
x1[9] => xa[9].DATAB
x1[9] => xb[9].DATAA
y1[0] => LessThan0.IN20
y1[0] => ya[0].DATAB
y1[0] => yb[0].DATAA
y1[1] => LessThan0.IN19
y1[1] => ya[1].DATAB
y1[1] => yb[1].DATAA
y1[2] => LessThan0.IN18
y1[2] => ya[2].DATAB
y1[2] => yb[2].DATAA
y1[3] => LessThan0.IN17
y1[3] => ya[3].DATAB
y1[3] => yb[3].DATAA
y1[4] => LessThan0.IN16
y1[4] => ya[4].DATAB
y1[4] => yb[4].DATAA
y1[5] => LessThan0.IN15
y1[5] => ya[5].DATAB
y1[5] => yb[5].DATAA
y1[6] => LessThan0.IN14
y1[6] => ya[6].DATAB
y1[6] => yb[6].DATAA
y1[7] => LessThan0.IN13
y1[7] => ya[7].DATAB
y1[7] => yb[7].DATAA
y1[8] => LessThan0.IN12
y1[8] => ya[8].DATAB
y1[8] => yb[8].DATAA
y1[9] => LessThan0.IN11
y1[9] => ya[9].DATAB
y1[9] => yb[9].DATAA
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawing <= drawing.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|framebuffer:_framebuffer
clk => framebuffer.we_a.CLK
clk => framebuffer.waddr_a[18].CLK
clk => framebuffer.waddr_a[17].CLK
clk => framebuffer.waddr_a[16].CLK
clk => framebuffer.waddr_a[15].CLK
clk => framebuffer.waddr_a[14].CLK
clk => framebuffer.waddr_a[13].CLK
clk => framebuffer.waddr_a[12].CLK
clk => framebuffer.waddr_a[11].CLK
clk => framebuffer.waddr_a[10].CLK
clk => framebuffer.waddr_a[9].CLK
clk => framebuffer.waddr_a[8].CLK
clk => framebuffer.waddr_a[7].CLK
clk => framebuffer.waddr_a[6].CLK
clk => framebuffer.waddr_a[5].CLK
clk => framebuffer.waddr_a[4].CLK
clk => framebuffer.waddr_a[3].CLK
clk => framebuffer.waddr_a[2].CLK
clk => framebuffer.waddr_a[1].CLK
clk => framebuffer.waddr_a[0].CLK
clk => framebuffer.data_a.CLK
clk => pixel_read.CLK
clk => v_sync.CLK
clk => h_sync.CLK
clk => v_reg[0].CLK
clk => v_reg[1].CLK
clk => v_reg[2].CLK
clk => v_reg[3].CLK
clk => v_reg[4].CLK
clk => v_reg[5].CLK
clk => v_reg[6].CLK
clk => v_reg[7].CLK
clk => v_reg[8].CLK
clk => v_reg[9].CLK
clk => h_reg[0].CLK
clk => h_reg[1].CLK
clk => h_reg[2].CLK
clk => h_reg[3].CLK
clk => h_reg[4].CLK
clk => h_reg[5].CLK
clk => h_reg[6].CLK
clk => h_reg[7].CLK
clk => h_reg[8].CLK
clk => h_reg[9].CLK
clk => h_reg[10].CLK
clk => framebuffer.CLK0
rst => v_sync.ACLR
rst => h_sync.ACLR
rst => v_reg[0].ACLR
rst => v_reg[1].ACLR
rst => v_reg[2].ACLR
rst => v_reg[3].ACLR
rst => v_reg[4].ACLR
rst => v_reg[5].ACLR
rst => v_reg[6].ACLR
rst => v_reg[7].ACLR
rst => v_reg[8].ACLR
rst => v_reg[9].ACLR
rst => h_reg[0].ACLR
rst => h_reg[1].ACLR
rst => h_reg[2].ACLR
rst => h_reg[3].ACLR
rst => h_reg[4].ACLR
rst => h_reg[5].ACLR
rst => h_reg[6].ACLR
rst => h_reg[7].ACLR
rst => h_reg[8].ACLR
rst => h_reg[9].ACLR
rst => h_reg[10].ACLR
x[0] => Mult0.IN20
x[1] => Mult0.IN19
x[2] => Mult0.IN18
x[3] => Mult0.IN17
x[4] => Mult0.IN16
x[5] => Mult0.IN15
x[6] => Mult0.IN14
x[7] => Mult0.IN13
x[8] => Mult0.IN12
x[9] => Mult0.IN11
x[10] => Mult0.IN10
y[0] => Add2.IN42
y[1] => Add2.IN41
y[2] => Add2.IN40
y[3] => Add2.IN39
y[4] => Add2.IN38
y[5] => Add2.IN37
y[6] => Add2.IN36
y[7] => Add2.IN35
y[8] => Add2.IN34
y[9] => Add2.IN33
pixel_color => framebuffer.data_a.DATAIN
pixel_color => framebuffer.DATAIN
pixel_write => framebuffer.we_a.DATAIN
pixel_write => framebuffer.WE
frame <= <GND>
line <= <GND>
in_display <= in_display.DB_MAX_OUTPUT_PORT_TYPE
vga_r <= <GND>
vga_g <= pixel_read.DB_MAX_OUTPUT_PORT_TYPE
vga_b <= <GND>
vga_hs <= h_sync.DB_MAX_OUTPUT_PORT_TYPE
vga_vs <= v_sync.DB_MAX_OUTPUT_PORT_TYPE


