|main_processador
SW17 => clk_to_machine.IN1
clk_27M => clock_generator:clk10.clock_in
clk_27M => clock_generator:clk50.clock_in
Key3 => processador_machine:mchn.clr_machine
SW[0] => DataRAM:RAM.address_b[0]
SW[1] => DataRAM:RAM.address_b[1]
SW[2] => DataRAM:RAM.address_b[2]
SW[3] => DataRAM:RAM.address_b[3]
SW[4] => DataRAM:RAM.address_b[4]
SW[5] => DataRAM:RAM.address_b[5]
SW[6] => DataRAM:RAM.address_b[6]
SW[7] => DataRAM:RAM.address_b[7]
Hex0[0] <= BinDisplay:display.Hex70[0]
Hex0[1] <= BinDisplay:display.Hex70[1]
Hex0[2] <= BinDisplay:display.Hex70[2]
Hex0[3] <= BinDisplay:display.Hex70[3]
Hex0[4] <= BinDisplay:display.Hex70[4]
Hex0[5] <= BinDisplay:display.Hex70[5]
Hex0[6] <= BinDisplay:display.Hex70[6]
Hex1[0] <= BinDisplay:display.Hex71[0]
Hex1[1] <= BinDisplay:display.Hex71[1]
Hex1[2] <= BinDisplay:display.Hex71[2]
Hex1[3] <= BinDisplay:display.Hex71[3]
Hex1[4] <= BinDisplay:display.Hex71[4]
Hex1[5] <= BinDisplay:display.Hex71[5]
Hex1[6] <= BinDisplay:display.Hex71[6]
Hex2[0] <= BinDisplay:display.Hex72[0]
Hex2[1] <= BinDisplay:display.Hex72[1]
Hex2[2] <= BinDisplay:display.Hex72[2]
Hex2[3] <= BinDisplay:display.Hex72[3]
Hex2[4] <= BinDisplay:display.Hex72[4]
Hex2[5] <= BinDisplay:display.Hex72[5]
Hex2[6] <= BinDisplay:display.Hex72[6]
Hex3[0] <= BinDisplay:display.Hex73[0]
Hex3[1] <= BinDisplay:display.Hex73[1]
Hex3[2] <= BinDisplay:display.Hex73[2]
Hex3[3] <= BinDisplay:display.Hex73[3]
Hex3[4] <= BinDisplay:display.Hex73[4]
Hex3[5] <= BinDisplay:display.Hex73[5]
Hex3[6] <= BinDisplay:display.Hex73[6]
Hex4[0] <= BinDisplay:display.Hex74[0]
Hex4[1] <= BinDisplay:display.Hex74[1]
Hex4[2] <= BinDisplay:display.Hex74[2]
Hex4[3] <= BinDisplay:display.Hex74[3]
Hex4[4] <= BinDisplay:display.Hex74[4]
Hex4[5] <= BinDisplay:display.Hex74[5]
Hex4[6] <= BinDisplay:display.Hex74[6]
Hex5[0] <= BinTo7Segment:stdsp.sevseg_out[0]
Hex5[1] <= BinTo7Segment:stdsp.sevseg_out[1]
Hex5[2] <= BinTo7Segment:stdsp.sevseg_out[2]
Hex5[3] <= BinTo7Segment:stdsp.sevseg_out[3]
Hex5[4] <= BinTo7Segment:stdsp.sevseg_out[4]
Hex5[5] <= BinTo7Segment:stdsp.sevseg_out[5]
Hex5[6] <= BinTo7Segment:stdsp.sevseg_out[6]


|main_processador|clock_generator:clk10
clock_in => clock_signal.CLK
clock_in => counter[0].CLK
clock_in => counter[1].CLK
clock_in => counter[2].CLK
clock_in => counter[3].CLK
clock_in => counter[4].CLK
clock_in => counter[5].CLK
clock_in => counter[6].CLK
clock_in => counter[7].CLK
clock_in => counter[8].CLK
clock_in => counter[9].CLK
clock_in => counter[10].CLK
clock_in => counter[11].CLK
clock_in => counter[12].CLK
clock_in => counter[13].CLK
clock_in => counter[14].CLK
clock_in => counter[15].CLK
clock_in => counter[16].CLK
clock_in => counter[17].CLK
clock_in => counter[18].CLK
clock_in => counter[19].CLK
clock_in => counter[20].CLK
clock_in => counter[21].CLK
clock_out <= clock_signal.DB_MAX_OUTPUT_PORT_TYPE


|main_processador|clock_generator:clk50
clock_in => clock_signal.CLK
clock_in => counter[0].CLK
clock_in => counter[1].CLK
clock_in => counter[2].CLK
clock_in => counter[3].CLK
clock_in => counter[4].CLK
clock_in => counter[5].CLK
clock_in => counter[6].CLK
clock_in => counter[7].CLK
clock_in => counter[8].CLK
clock_in => counter[9].CLK
clock_in => counter[10].CLK
clock_in => counter[11].CLK
clock_in => counter[12].CLK
clock_in => counter[13].CLK
clock_in => counter[14].CLK
clock_in => counter[15].CLK
clock_in => counter[16].CLK
clock_in => counter[17].CLK
clock_in => counter[18].CLK
clock_in => counter[19].CLK
clock_out <= clock_signal.DB_MAX_OUTPUT_PORT_TYPE


|main_processador|processador_machine:mchn
clock_machine => nbitreg:ir.clk
clock_machine => nbitcounter:pc.clock
clock_machine => nbit16registerbank:bnk.clk_bank
clock_machine => estado~1.DATAIN
clr_machine => estado~3.DATAIN
ROM_data[0] => nbitreg:ir.data_entry[0]
ROM_data[1] => nbitreg:ir.data_entry[1]
ROM_data[2] => nbitreg:ir.data_entry[2]
ROM_data[3] => nbitreg:ir.data_entry[3]
ROM_data[4] => nbitreg:ir.data_entry[4]
ROM_data[5] => nbitreg:ir.data_entry[5]
ROM_data[6] => nbitreg:ir.data_entry[6]
ROM_data[7] => nbitreg:ir.data_entry[7]
ROM_data[8] => nbitreg:ir.data_entry[8]
ROM_data[9] => nbitreg:ir.data_entry[9]
ROM_data[10] => nbitreg:ir.data_entry[10]
ROM_data[11] => nbitreg:ir.data_entry[11]
ROM_data[12] => nbitreg:ir.data_entry[12]
ROM_data[13] => nbitreg:ir.data_entry[13]
ROM_data[14] => nbitreg:ir.data_entry[14]
ROM_data[15] => nbitreg:ir.data_entry[15]
in_RAM_data[0] => nbitmux:mxdata.A_in[0]
in_RAM_data[1] => nbitmux:mxdata.A_in[1]
in_RAM_data[2] => nbitmux:mxdata.A_in[2]
in_RAM_data[3] => nbitmux:mxdata.A_in[3]
in_RAM_data[4] => nbitmux:mxdata.A_in[4]
in_RAM_data[5] => nbitmux:mxdata.A_in[5]
in_RAM_data[6] => nbitmux:mxdata.A_in[6]
in_RAM_data[7] => nbitmux:mxdata.A_in[7]
in_RAM_data[8] => nbitmux:mxdata.A_in[8]
in_RAM_data[9] => nbitmux:mxdata.A_in[9]
in_RAM_data[10] => nbitmux:mxdata.A_in[10]
in_RAM_data[11] => nbitmux:mxdata.A_in[11]
in_RAM_data[12] => nbitmux:mxdata.A_in[12]
in_RAM_data[13] => nbitmux:mxdata.A_in[13]
in_RAM_data[14] => nbitmux:mxdata.A_in[14]
in_RAM_data[15] => nbitmux:mxdata.A_in[15]
ROM_address[0] <= nbitcounter:pc.out_cont[0]
ROM_address[1] <= nbitcounter:pc.out_cont[1]
ROM_address[2] <= nbitcounter:pc.out_cont[2]
ROM_address[3] <= nbitcounter:pc.out_cont[3]
ROM_address[4] <= nbitcounter:pc.out_cont[4]
ROM_address[5] <= nbitcounter:pc.out_cont[5]
ROM_address[6] <= nbitcounter:pc.out_cont[6]
ROM_address[7] <= nbitcounter:pc.out_cont[7]
RAM_address[0] <= RAM_address.DB_MAX_OUTPUT_PORT_TYPE
RAM_address[1] <= RAM_address.DB_MAX_OUTPUT_PORT_TYPE
RAM_address[2] <= RAM_address.DB_MAX_OUTPUT_PORT_TYPE
RAM_address[3] <= RAM_address.DB_MAX_OUTPUT_PORT_TYPE
RAM_address[4] <= RAM_address.DB_MAX_OUTPUT_PORT_TYPE
RAM_address[5] <= RAM_address.DB_MAX_OUTPUT_PORT_TYPE
RAM_address[6] <= RAM_address.DB_MAX_OUTPUT_PORT_TYPE
RAM_address[7] <= RAM_address.DB_MAX_OUTPUT_PORT_TYPE
estado_hex[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
estado_hex[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
estado_hex[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
estado_hex[3] <= estado_hex[3].DB_MAX_OUTPUT_PORT_TYPE
out_RAM_data[0] <= out_RAM_data.DB_MAX_OUTPUT_PORT_TYPE
out_RAM_data[1] <= out_RAM_data.DB_MAX_OUTPUT_PORT_TYPE
out_RAM_data[2] <= out_RAM_data.DB_MAX_OUTPUT_PORT_TYPE
out_RAM_data[3] <= out_RAM_data.DB_MAX_OUTPUT_PORT_TYPE
out_RAM_data[4] <= out_RAM_data.DB_MAX_OUTPUT_PORT_TYPE
out_RAM_data[5] <= out_RAM_data.DB_MAX_OUTPUT_PORT_TYPE
out_RAM_data[6] <= out_RAM_data.DB_MAX_OUTPUT_PORT_TYPE
out_RAM_data[7] <= out_RAM_data.DB_MAX_OUTPUT_PORT_TYPE
out_RAM_data[8] <= out_RAM_data.DB_MAX_OUTPUT_PORT_TYPE
out_RAM_data[9] <= out_RAM_data.DB_MAX_OUTPUT_PORT_TYPE
out_RAM_data[10] <= out_RAM_data.DB_MAX_OUTPUT_PORT_TYPE
out_RAM_data[11] <= out_RAM_data.DB_MAX_OUTPUT_PORT_TYPE
out_RAM_data[12] <= out_RAM_data.DB_MAX_OUTPUT_PORT_TYPE
out_RAM_data[13] <= out_RAM_data.DB_MAX_OUTPUT_PORT_TYPE
out_RAM_data[14] <= out_RAM_data.DB_MAX_OUTPUT_PORT_TYPE
out_RAM_data[15] <= out_RAM_data.DB_MAX_OUTPUT_PORT_TYPE
RAM_write <= RAM_write.DB_MAX_OUTPUT_PORT_TYPE


|main_processador|processador_machine:mchn|nbitreg:ir
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_processador|processador_machine:mchn|nbitcounter:pc
clock => out_cont[0]~reg0.CLK
clock => out_cont[1]~reg0.CLK
clock => out_cont[2]~reg0.CLK
clock => out_cont[3]~reg0.CLK
clock => out_cont[4]~reg0.CLK
clock => out_cont[5]~reg0.CLK
clock => out_cont[6]~reg0.CLK
clock => out_cont[7]~reg0.CLK
clear => out_cont[0]~reg0.ACLR
clear => out_cont[1]~reg0.ACLR
clear => out_cont[2]~reg0.ACLR
clear => out_cont[3]~reg0.ACLR
clear => out_cont[4]~reg0.ACLR
clear => out_cont[5]~reg0.ACLR
clear => out_cont[6]~reg0.ACLR
clear => out_cont[7]~reg0.ACLR
enable => out_cont[0]~reg0.ENA
enable => out_cont[7]~reg0.ENA
enable => out_cont[6]~reg0.ENA
enable => out_cont[5]~reg0.ENA
enable => out_cont[4]~reg0.ENA
enable => out_cont[3]~reg0.ENA
enable => out_cont[2]~reg0.ENA
enable => out_cont[1]~reg0.ENA
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
out_cont[0] <= out_cont[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[1] <= out_cont[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[2] <= out_cont[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[3] <= out_cont[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[4] <= out_cont[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[5] <= out_cont[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[6] <= out_cont[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[7] <= out_cont[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_processador|processador_machine:mchn|nbit16registerbank:bnk
W_address[0] => Mux0.IN19
W_address[0] => Mux1.IN19
W_address[0] => Mux2.IN19
W_address[0] => Mux3.IN19
W_address[0] => Mux4.IN19
W_address[0] => Mux5.IN19
W_address[0] => Mux6.IN19
W_address[0] => Mux7.IN19
W_address[0] => Mux8.IN19
W_address[0] => Mux9.IN19
W_address[0] => Mux10.IN19
W_address[0] => Mux11.IN19
W_address[0] => Mux12.IN19
W_address[0] => Mux13.IN19
W_address[0] => Mux14.IN19
W_address[0] => Mux15.IN19
W_address[1] => Mux0.IN18
W_address[1] => Mux1.IN18
W_address[1] => Mux2.IN18
W_address[1] => Mux3.IN18
W_address[1] => Mux4.IN18
W_address[1] => Mux5.IN18
W_address[1] => Mux6.IN18
W_address[1] => Mux7.IN18
W_address[1] => Mux8.IN18
W_address[1] => Mux9.IN18
W_address[1] => Mux10.IN18
W_address[1] => Mux11.IN18
W_address[1] => Mux12.IN18
W_address[1] => Mux13.IN18
W_address[1] => Mux14.IN18
W_address[1] => Mux15.IN18
W_address[2] => Mux0.IN17
W_address[2] => Mux1.IN17
W_address[2] => Mux2.IN17
W_address[2] => Mux3.IN17
W_address[2] => Mux4.IN17
W_address[2] => Mux5.IN17
W_address[2] => Mux6.IN17
W_address[2] => Mux7.IN17
W_address[2] => Mux8.IN17
W_address[2] => Mux9.IN17
W_address[2] => Mux10.IN17
W_address[2] => Mux11.IN17
W_address[2] => Mux12.IN17
W_address[2] => Mux13.IN17
W_address[2] => Mux14.IN17
W_address[2] => Mux15.IN17
W_address[3] => Mux0.IN16
W_address[3] => Mux1.IN16
W_address[3] => Mux2.IN16
W_address[3] => Mux3.IN16
W_address[3] => Mux4.IN16
W_address[3] => Mux5.IN16
W_address[3] => Mux6.IN16
W_address[3] => Mux7.IN16
W_address[3] => Mux8.IN16
W_address[3] => Mux9.IN16
W_address[3] => Mux10.IN16
W_address[3] => Mux11.IN16
W_address[3] => Mux12.IN16
W_address[3] => Mux13.IN16
W_address[3] => Mux14.IN16
W_address[3] => Mux15.IN16
Ra_address[0] => Mux16.IN3
Ra_address[0] => Mux17.IN3
Ra_address[0] => Mux18.IN3
Ra_address[0] => Mux19.IN3
Ra_address[0] => Mux20.IN3
Ra_address[0] => Mux21.IN3
Ra_address[0] => Mux22.IN3
Ra_address[0] => Mux23.IN3
Ra_address[0] => Mux24.IN3
Ra_address[0] => Mux25.IN3
Ra_address[0] => Mux26.IN3
Ra_address[0] => Mux27.IN3
Ra_address[0] => Mux28.IN3
Ra_address[0] => Mux29.IN3
Ra_address[0] => Mux30.IN3
Ra_address[0] => Mux31.IN3
Ra_address[1] => Mux16.IN2
Ra_address[1] => Mux17.IN2
Ra_address[1] => Mux18.IN2
Ra_address[1] => Mux19.IN2
Ra_address[1] => Mux20.IN2
Ra_address[1] => Mux21.IN2
Ra_address[1] => Mux22.IN2
Ra_address[1] => Mux23.IN2
Ra_address[1] => Mux24.IN2
Ra_address[1] => Mux25.IN2
Ra_address[1] => Mux26.IN2
Ra_address[1] => Mux27.IN2
Ra_address[1] => Mux28.IN2
Ra_address[1] => Mux29.IN2
Ra_address[1] => Mux30.IN2
Ra_address[1] => Mux31.IN2
Ra_address[2] => Mux16.IN1
Ra_address[2] => Mux17.IN1
Ra_address[2] => Mux18.IN1
Ra_address[2] => Mux19.IN1
Ra_address[2] => Mux20.IN1
Ra_address[2] => Mux21.IN1
Ra_address[2] => Mux22.IN1
Ra_address[2] => Mux23.IN1
Ra_address[2] => Mux24.IN1
Ra_address[2] => Mux25.IN1
Ra_address[2] => Mux26.IN1
Ra_address[2] => Mux27.IN1
Ra_address[2] => Mux28.IN1
Ra_address[2] => Mux29.IN1
Ra_address[2] => Mux30.IN1
Ra_address[2] => Mux31.IN1
Ra_address[3] => Mux16.IN0
Ra_address[3] => Mux17.IN0
Ra_address[3] => Mux18.IN0
Ra_address[3] => Mux19.IN0
Ra_address[3] => Mux20.IN0
Ra_address[3] => Mux21.IN0
Ra_address[3] => Mux22.IN0
Ra_address[3] => Mux23.IN0
Ra_address[3] => Mux24.IN0
Ra_address[3] => Mux25.IN0
Ra_address[3] => Mux26.IN0
Ra_address[3] => Mux27.IN0
Ra_address[3] => Mux28.IN0
Ra_address[3] => Mux29.IN0
Ra_address[3] => Mux30.IN0
Ra_address[3] => Mux31.IN0
Rb_address[0] => Mux32.IN3
Rb_address[0] => Mux33.IN3
Rb_address[0] => Mux34.IN3
Rb_address[0] => Mux35.IN3
Rb_address[0] => Mux36.IN3
Rb_address[0] => Mux37.IN3
Rb_address[0] => Mux38.IN3
Rb_address[0] => Mux39.IN3
Rb_address[0] => Mux40.IN3
Rb_address[0] => Mux41.IN3
Rb_address[0] => Mux42.IN3
Rb_address[0] => Mux43.IN3
Rb_address[0] => Mux44.IN3
Rb_address[0] => Mux45.IN3
Rb_address[0] => Mux46.IN3
Rb_address[0] => Mux47.IN3
Rb_address[1] => Mux32.IN2
Rb_address[1] => Mux33.IN2
Rb_address[1] => Mux34.IN2
Rb_address[1] => Mux35.IN2
Rb_address[1] => Mux36.IN2
Rb_address[1] => Mux37.IN2
Rb_address[1] => Mux38.IN2
Rb_address[1] => Mux39.IN2
Rb_address[1] => Mux40.IN2
Rb_address[1] => Mux41.IN2
Rb_address[1] => Mux42.IN2
Rb_address[1] => Mux43.IN2
Rb_address[1] => Mux44.IN2
Rb_address[1] => Mux45.IN2
Rb_address[1] => Mux46.IN2
Rb_address[1] => Mux47.IN2
Rb_address[2] => Mux32.IN1
Rb_address[2] => Mux33.IN1
Rb_address[2] => Mux34.IN1
Rb_address[2] => Mux35.IN1
Rb_address[2] => Mux36.IN1
Rb_address[2] => Mux37.IN1
Rb_address[2] => Mux38.IN1
Rb_address[2] => Mux39.IN1
Rb_address[2] => Mux40.IN1
Rb_address[2] => Mux41.IN1
Rb_address[2] => Mux42.IN1
Rb_address[2] => Mux43.IN1
Rb_address[2] => Mux44.IN1
Rb_address[2] => Mux45.IN1
Rb_address[2] => Mux46.IN1
Rb_address[2] => Mux47.IN1
Rb_address[3] => Mux32.IN0
Rb_address[3] => Mux33.IN0
Rb_address[3] => Mux34.IN0
Rb_address[3] => Mux35.IN0
Rb_address[3] => Mux36.IN0
Rb_address[3] => Mux37.IN0
Rb_address[3] => Mux38.IN0
Rb_address[3] => Mux39.IN0
Rb_address[3] => Mux40.IN0
Rb_address[3] => Mux41.IN0
Rb_address[3] => Mux42.IN0
Rb_address[3] => Mux43.IN0
Rb_address[3] => Mux44.IN0
Rb_address[3] => Mux45.IN0
Rb_address[3] => Mux46.IN0
Rb_address[3] => Mux47.IN0
W_write => load_reg[15].OUTPUTSELECT
W_write => load_reg[14].OUTPUTSELECT
W_write => load_reg[13].OUTPUTSELECT
W_write => load_reg[12].OUTPUTSELECT
W_write => load_reg[11].OUTPUTSELECT
W_write => load_reg[10].OUTPUTSELECT
W_write => load_reg[9].OUTPUTSELECT
W_write => load_reg[8].OUTPUTSELECT
W_write => load_reg[7].OUTPUTSELECT
W_write => load_reg[6].OUTPUTSELECT
W_write => load_reg[5].OUTPUTSELECT
W_write => load_reg[4].OUTPUTSELECT
W_write => load_reg[3].OUTPUTSELECT
W_write => load_reg[2].OUTPUTSELECT
W_write => load_reg[1].OUTPUTSELECT
W_write => load_reg[0].OUTPUTSELECT
Ra_read => Ra_data.OUTPUTSELECT
Ra_read => Ra_data.OUTPUTSELECT
Ra_read => Ra_data.OUTPUTSELECT
Ra_read => Ra_data.OUTPUTSELECT
Ra_read => Ra_data.OUTPUTSELECT
Ra_read => Ra_data.OUTPUTSELECT
Ra_read => Ra_data.OUTPUTSELECT
Ra_read => Ra_data.OUTPUTSELECT
Ra_read => Ra_data.OUTPUTSELECT
Ra_read => Ra_data.OUTPUTSELECT
Ra_read => Ra_data.OUTPUTSELECT
Ra_read => Ra_data.OUTPUTSELECT
Ra_read => Ra_data.OUTPUTSELECT
Ra_read => Ra_data.OUTPUTSELECT
Ra_read => Ra_data.OUTPUTSELECT
Ra_read => Ra_data.OUTPUTSELECT
Rb_read => Rb_data.OUTPUTSELECT
Rb_read => Rb_data.OUTPUTSELECT
Rb_read => Rb_data.OUTPUTSELECT
Rb_read => Rb_data.OUTPUTSELECT
Rb_read => Rb_data.OUTPUTSELECT
Rb_read => Rb_data.OUTPUTSELECT
Rb_read => Rb_data.OUTPUTSELECT
Rb_read => Rb_data.OUTPUTSELECT
Rb_read => Rb_data.OUTPUTSELECT
Rb_read => Rb_data.OUTPUTSELECT
Rb_read => Rb_data.OUTPUTSELECT
Rb_read => Rb_data.OUTPUTSELECT
Rb_read => Rb_data.OUTPUTSELECT
Rb_read => Rb_data.OUTPUTSELECT
Rb_read => Rb_data.OUTPUTSELECT
Rb_read => Rb_data.OUTPUTSELECT
clr_bank => nbitreg:regfor:0:reg.clear
clr_bank => nbitreg:regfor:1:reg.clear
clr_bank => nbitreg:regfor:2:reg.clear
clr_bank => nbitreg:regfor:3:reg.clear
clr_bank => nbitreg:regfor:4:reg.clear
clr_bank => nbitreg:regfor:5:reg.clear
clr_bank => nbitreg:regfor:6:reg.clear
clr_bank => nbitreg:regfor:7:reg.clear
clr_bank => nbitreg:regfor:8:reg.clear
clr_bank => nbitreg:regfor:9:reg.clear
clr_bank => nbitreg:regfor:10:reg.clear
clr_bank => nbitreg:regfor:11:reg.clear
clr_bank => nbitreg:regfor:12:reg.clear
clr_bank => nbitreg:regfor:13:reg.clear
clr_bank => nbitreg:regfor:14:reg.clear
clr_bank => nbitreg:regfor:15:reg.clear
clk_bank => nbitreg:regfor:0:reg.clk
clk_bank => nbitreg:regfor:1:reg.clk
clk_bank => nbitreg:regfor:2:reg.clk
clk_bank => nbitreg:regfor:3:reg.clk
clk_bank => nbitreg:regfor:4:reg.clk
clk_bank => nbitreg:regfor:5:reg.clk
clk_bank => nbitreg:regfor:6:reg.clk
clk_bank => nbitreg:regfor:7:reg.clk
clk_bank => nbitreg:regfor:8:reg.clk
clk_bank => nbitreg:regfor:9:reg.clk
clk_bank => nbitreg:regfor:10:reg.clk
clk_bank => nbitreg:regfor:11:reg.clk
clk_bank => nbitreg:regfor:12:reg.clk
clk_bank => nbitreg:regfor:13:reg.clk
clk_bank => nbitreg:regfor:14:reg.clk
clk_bank => nbitreg:regfor:15:reg.clk
W_data[0] => nbitreg:regfor:0:reg.data_entry[0]
W_data[0] => nbitreg:regfor:1:reg.data_entry[0]
W_data[0] => nbitreg:regfor:2:reg.data_entry[0]
W_data[0] => nbitreg:regfor:3:reg.data_entry[0]
W_data[0] => nbitreg:regfor:4:reg.data_entry[0]
W_data[0] => nbitreg:regfor:5:reg.data_entry[0]
W_data[0] => nbitreg:regfor:6:reg.data_entry[0]
W_data[0] => nbitreg:regfor:7:reg.data_entry[0]
W_data[0] => nbitreg:regfor:8:reg.data_entry[0]
W_data[0] => nbitreg:regfor:9:reg.data_entry[0]
W_data[0] => nbitreg:regfor:10:reg.data_entry[0]
W_data[0] => nbitreg:regfor:11:reg.data_entry[0]
W_data[0] => nbitreg:regfor:12:reg.data_entry[0]
W_data[0] => nbitreg:regfor:13:reg.data_entry[0]
W_data[0] => nbitreg:regfor:14:reg.data_entry[0]
W_data[0] => nbitreg:regfor:15:reg.data_entry[0]
W_data[1] => nbitreg:regfor:0:reg.data_entry[1]
W_data[1] => nbitreg:regfor:1:reg.data_entry[1]
W_data[1] => nbitreg:regfor:2:reg.data_entry[1]
W_data[1] => nbitreg:regfor:3:reg.data_entry[1]
W_data[1] => nbitreg:regfor:4:reg.data_entry[1]
W_data[1] => nbitreg:regfor:5:reg.data_entry[1]
W_data[1] => nbitreg:regfor:6:reg.data_entry[1]
W_data[1] => nbitreg:regfor:7:reg.data_entry[1]
W_data[1] => nbitreg:regfor:8:reg.data_entry[1]
W_data[1] => nbitreg:regfor:9:reg.data_entry[1]
W_data[1] => nbitreg:regfor:10:reg.data_entry[1]
W_data[1] => nbitreg:regfor:11:reg.data_entry[1]
W_data[1] => nbitreg:regfor:12:reg.data_entry[1]
W_data[1] => nbitreg:regfor:13:reg.data_entry[1]
W_data[1] => nbitreg:regfor:14:reg.data_entry[1]
W_data[1] => nbitreg:regfor:15:reg.data_entry[1]
W_data[2] => nbitreg:regfor:0:reg.data_entry[2]
W_data[2] => nbitreg:regfor:1:reg.data_entry[2]
W_data[2] => nbitreg:regfor:2:reg.data_entry[2]
W_data[2] => nbitreg:regfor:3:reg.data_entry[2]
W_data[2] => nbitreg:regfor:4:reg.data_entry[2]
W_data[2] => nbitreg:regfor:5:reg.data_entry[2]
W_data[2] => nbitreg:regfor:6:reg.data_entry[2]
W_data[2] => nbitreg:regfor:7:reg.data_entry[2]
W_data[2] => nbitreg:regfor:8:reg.data_entry[2]
W_data[2] => nbitreg:regfor:9:reg.data_entry[2]
W_data[2] => nbitreg:regfor:10:reg.data_entry[2]
W_data[2] => nbitreg:regfor:11:reg.data_entry[2]
W_data[2] => nbitreg:regfor:12:reg.data_entry[2]
W_data[2] => nbitreg:regfor:13:reg.data_entry[2]
W_data[2] => nbitreg:regfor:14:reg.data_entry[2]
W_data[2] => nbitreg:regfor:15:reg.data_entry[2]
W_data[3] => nbitreg:regfor:0:reg.data_entry[3]
W_data[3] => nbitreg:regfor:1:reg.data_entry[3]
W_data[3] => nbitreg:regfor:2:reg.data_entry[3]
W_data[3] => nbitreg:regfor:3:reg.data_entry[3]
W_data[3] => nbitreg:regfor:4:reg.data_entry[3]
W_data[3] => nbitreg:regfor:5:reg.data_entry[3]
W_data[3] => nbitreg:regfor:6:reg.data_entry[3]
W_data[3] => nbitreg:regfor:7:reg.data_entry[3]
W_data[3] => nbitreg:regfor:8:reg.data_entry[3]
W_data[3] => nbitreg:regfor:9:reg.data_entry[3]
W_data[3] => nbitreg:regfor:10:reg.data_entry[3]
W_data[3] => nbitreg:regfor:11:reg.data_entry[3]
W_data[3] => nbitreg:regfor:12:reg.data_entry[3]
W_data[3] => nbitreg:regfor:13:reg.data_entry[3]
W_data[3] => nbitreg:regfor:14:reg.data_entry[3]
W_data[3] => nbitreg:regfor:15:reg.data_entry[3]
W_data[4] => nbitreg:regfor:0:reg.data_entry[4]
W_data[4] => nbitreg:regfor:1:reg.data_entry[4]
W_data[4] => nbitreg:regfor:2:reg.data_entry[4]
W_data[4] => nbitreg:regfor:3:reg.data_entry[4]
W_data[4] => nbitreg:regfor:4:reg.data_entry[4]
W_data[4] => nbitreg:regfor:5:reg.data_entry[4]
W_data[4] => nbitreg:regfor:6:reg.data_entry[4]
W_data[4] => nbitreg:regfor:7:reg.data_entry[4]
W_data[4] => nbitreg:regfor:8:reg.data_entry[4]
W_data[4] => nbitreg:regfor:9:reg.data_entry[4]
W_data[4] => nbitreg:regfor:10:reg.data_entry[4]
W_data[4] => nbitreg:regfor:11:reg.data_entry[4]
W_data[4] => nbitreg:regfor:12:reg.data_entry[4]
W_data[4] => nbitreg:regfor:13:reg.data_entry[4]
W_data[4] => nbitreg:regfor:14:reg.data_entry[4]
W_data[4] => nbitreg:regfor:15:reg.data_entry[4]
W_data[5] => nbitreg:regfor:0:reg.data_entry[5]
W_data[5] => nbitreg:regfor:1:reg.data_entry[5]
W_data[5] => nbitreg:regfor:2:reg.data_entry[5]
W_data[5] => nbitreg:regfor:3:reg.data_entry[5]
W_data[5] => nbitreg:regfor:4:reg.data_entry[5]
W_data[5] => nbitreg:regfor:5:reg.data_entry[5]
W_data[5] => nbitreg:regfor:6:reg.data_entry[5]
W_data[5] => nbitreg:regfor:7:reg.data_entry[5]
W_data[5] => nbitreg:regfor:8:reg.data_entry[5]
W_data[5] => nbitreg:regfor:9:reg.data_entry[5]
W_data[5] => nbitreg:regfor:10:reg.data_entry[5]
W_data[5] => nbitreg:regfor:11:reg.data_entry[5]
W_data[5] => nbitreg:regfor:12:reg.data_entry[5]
W_data[5] => nbitreg:regfor:13:reg.data_entry[5]
W_data[5] => nbitreg:regfor:14:reg.data_entry[5]
W_data[5] => nbitreg:regfor:15:reg.data_entry[5]
W_data[6] => nbitreg:regfor:0:reg.data_entry[6]
W_data[6] => nbitreg:regfor:1:reg.data_entry[6]
W_data[6] => nbitreg:regfor:2:reg.data_entry[6]
W_data[6] => nbitreg:regfor:3:reg.data_entry[6]
W_data[6] => nbitreg:regfor:4:reg.data_entry[6]
W_data[6] => nbitreg:regfor:5:reg.data_entry[6]
W_data[6] => nbitreg:regfor:6:reg.data_entry[6]
W_data[6] => nbitreg:regfor:7:reg.data_entry[6]
W_data[6] => nbitreg:regfor:8:reg.data_entry[6]
W_data[6] => nbitreg:regfor:9:reg.data_entry[6]
W_data[6] => nbitreg:regfor:10:reg.data_entry[6]
W_data[6] => nbitreg:regfor:11:reg.data_entry[6]
W_data[6] => nbitreg:regfor:12:reg.data_entry[6]
W_data[6] => nbitreg:regfor:13:reg.data_entry[6]
W_data[6] => nbitreg:regfor:14:reg.data_entry[6]
W_data[6] => nbitreg:regfor:15:reg.data_entry[6]
W_data[7] => nbitreg:regfor:0:reg.data_entry[7]
W_data[7] => nbitreg:regfor:1:reg.data_entry[7]
W_data[7] => nbitreg:regfor:2:reg.data_entry[7]
W_data[7] => nbitreg:regfor:3:reg.data_entry[7]
W_data[7] => nbitreg:regfor:4:reg.data_entry[7]
W_data[7] => nbitreg:regfor:5:reg.data_entry[7]
W_data[7] => nbitreg:regfor:6:reg.data_entry[7]
W_data[7] => nbitreg:regfor:7:reg.data_entry[7]
W_data[7] => nbitreg:regfor:8:reg.data_entry[7]
W_data[7] => nbitreg:regfor:9:reg.data_entry[7]
W_data[7] => nbitreg:regfor:10:reg.data_entry[7]
W_data[7] => nbitreg:regfor:11:reg.data_entry[7]
W_data[7] => nbitreg:regfor:12:reg.data_entry[7]
W_data[7] => nbitreg:regfor:13:reg.data_entry[7]
W_data[7] => nbitreg:regfor:14:reg.data_entry[7]
W_data[7] => nbitreg:regfor:15:reg.data_entry[7]
W_data[8] => nbitreg:regfor:0:reg.data_entry[8]
W_data[8] => nbitreg:regfor:1:reg.data_entry[8]
W_data[8] => nbitreg:regfor:2:reg.data_entry[8]
W_data[8] => nbitreg:regfor:3:reg.data_entry[8]
W_data[8] => nbitreg:regfor:4:reg.data_entry[8]
W_data[8] => nbitreg:regfor:5:reg.data_entry[8]
W_data[8] => nbitreg:regfor:6:reg.data_entry[8]
W_data[8] => nbitreg:regfor:7:reg.data_entry[8]
W_data[8] => nbitreg:regfor:8:reg.data_entry[8]
W_data[8] => nbitreg:regfor:9:reg.data_entry[8]
W_data[8] => nbitreg:regfor:10:reg.data_entry[8]
W_data[8] => nbitreg:regfor:11:reg.data_entry[8]
W_data[8] => nbitreg:regfor:12:reg.data_entry[8]
W_data[8] => nbitreg:regfor:13:reg.data_entry[8]
W_data[8] => nbitreg:regfor:14:reg.data_entry[8]
W_data[8] => nbitreg:regfor:15:reg.data_entry[8]
W_data[9] => nbitreg:regfor:0:reg.data_entry[9]
W_data[9] => nbitreg:regfor:1:reg.data_entry[9]
W_data[9] => nbitreg:regfor:2:reg.data_entry[9]
W_data[9] => nbitreg:regfor:3:reg.data_entry[9]
W_data[9] => nbitreg:regfor:4:reg.data_entry[9]
W_data[9] => nbitreg:regfor:5:reg.data_entry[9]
W_data[9] => nbitreg:regfor:6:reg.data_entry[9]
W_data[9] => nbitreg:regfor:7:reg.data_entry[9]
W_data[9] => nbitreg:regfor:8:reg.data_entry[9]
W_data[9] => nbitreg:regfor:9:reg.data_entry[9]
W_data[9] => nbitreg:regfor:10:reg.data_entry[9]
W_data[9] => nbitreg:regfor:11:reg.data_entry[9]
W_data[9] => nbitreg:regfor:12:reg.data_entry[9]
W_data[9] => nbitreg:regfor:13:reg.data_entry[9]
W_data[9] => nbitreg:regfor:14:reg.data_entry[9]
W_data[9] => nbitreg:regfor:15:reg.data_entry[9]
W_data[10] => nbitreg:regfor:0:reg.data_entry[10]
W_data[10] => nbitreg:regfor:1:reg.data_entry[10]
W_data[10] => nbitreg:regfor:2:reg.data_entry[10]
W_data[10] => nbitreg:regfor:3:reg.data_entry[10]
W_data[10] => nbitreg:regfor:4:reg.data_entry[10]
W_data[10] => nbitreg:regfor:5:reg.data_entry[10]
W_data[10] => nbitreg:regfor:6:reg.data_entry[10]
W_data[10] => nbitreg:regfor:7:reg.data_entry[10]
W_data[10] => nbitreg:regfor:8:reg.data_entry[10]
W_data[10] => nbitreg:regfor:9:reg.data_entry[10]
W_data[10] => nbitreg:regfor:10:reg.data_entry[10]
W_data[10] => nbitreg:regfor:11:reg.data_entry[10]
W_data[10] => nbitreg:regfor:12:reg.data_entry[10]
W_data[10] => nbitreg:regfor:13:reg.data_entry[10]
W_data[10] => nbitreg:regfor:14:reg.data_entry[10]
W_data[10] => nbitreg:regfor:15:reg.data_entry[10]
W_data[11] => nbitreg:regfor:0:reg.data_entry[11]
W_data[11] => nbitreg:regfor:1:reg.data_entry[11]
W_data[11] => nbitreg:regfor:2:reg.data_entry[11]
W_data[11] => nbitreg:regfor:3:reg.data_entry[11]
W_data[11] => nbitreg:regfor:4:reg.data_entry[11]
W_data[11] => nbitreg:regfor:5:reg.data_entry[11]
W_data[11] => nbitreg:regfor:6:reg.data_entry[11]
W_data[11] => nbitreg:regfor:7:reg.data_entry[11]
W_data[11] => nbitreg:regfor:8:reg.data_entry[11]
W_data[11] => nbitreg:regfor:9:reg.data_entry[11]
W_data[11] => nbitreg:regfor:10:reg.data_entry[11]
W_data[11] => nbitreg:regfor:11:reg.data_entry[11]
W_data[11] => nbitreg:regfor:12:reg.data_entry[11]
W_data[11] => nbitreg:regfor:13:reg.data_entry[11]
W_data[11] => nbitreg:regfor:14:reg.data_entry[11]
W_data[11] => nbitreg:regfor:15:reg.data_entry[11]
W_data[12] => nbitreg:regfor:0:reg.data_entry[12]
W_data[12] => nbitreg:regfor:1:reg.data_entry[12]
W_data[12] => nbitreg:regfor:2:reg.data_entry[12]
W_data[12] => nbitreg:regfor:3:reg.data_entry[12]
W_data[12] => nbitreg:regfor:4:reg.data_entry[12]
W_data[12] => nbitreg:regfor:5:reg.data_entry[12]
W_data[12] => nbitreg:regfor:6:reg.data_entry[12]
W_data[12] => nbitreg:regfor:7:reg.data_entry[12]
W_data[12] => nbitreg:regfor:8:reg.data_entry[12]
W_data[12] => nbitreg:regfor:9:reg.data_entry[12]
W_data[12] => nbitreg:regfor:10:reg.data_entry[12]
W_data[12] => nbitreg:regfor:11:reg.data_entry[12]
W_data[12] => nbitreg:regfor:12:reg.data_entry[12]
W_data[12] => nbitreg:regfor:13:reg.data_entry[12]
W_data[12] => nbitreg:regfor:14:reg.data_entry[12]
W_data[12] => nbitreg:regfor:15:reg.data_entry[12]
W_data[13] => nbitreg:regfor:0:reg.data_entry[13]
W_data[13] => nbitreg:regfor:1:reg.data_entry[13]
W_data[13] => nbitreg:regfor:2:reg.data_entry[13]
W_data[13] => nbitreg:regfor:3:reg.data_entry[13]
W_data[13] => nbitreg:regfor:4:reg.data_entry[13]
W_data[13] => nbitreg:regfor:5:reg.data_entry[13]
W_data[13] => nbitreg:regfor:6:reg.data_entry[13]
W_data[13] => nbitreg:regfor:7:reg.data_entry[13]
W_data[13] => nbitreg:regfor:8:reg.data_entry[13]
W_data[13] => nbitreg:regfor:9:reg.data_entry[13]
W_data[13] => nbitreg:regfor:10:reg.data_entry[13]
W_data[13] => nbitreg:regfor:11:reg.data_entry[13]
W_data[13] => nbitreg:regfor:12:reg.data_entry[13]
W_data[13] => nbitreg:regfor:13:reg.data_entry[13]
W_data[13] => nbitreg:regfor:14:reg.data_entry[13]
W_data[13] => nbitreg:regfor:15:reg.data_entry[13]
W_data[14] => nbitreg:regfor:0:reg.data_entry[14]
W_data[14] => nbitreg:regfor:1:reg.data_entry[14]
W_data[14] => nbitreg:regfor:2:reg.data_entry[14]
W_data[14] => nbitreg:regfor:3:reg.data_entry[14]
W_data[14] => nbitreg:regfor:4:reg.data_entry[14]
W_data[14] => nbitreg:regfor:5:reg.data_entry[14]
W_data[14] => nbitreg:regfor:6:reg.data_entry[14]
W_data[14] => nbitreg:regfor:7:reg.data_entry[14]
W_data[14] => nbitreg:regfor:8:reg.data_entry[14]
W_data[14] => nbitreg:regfor:9:reg.data_entry[14]
W_data[14] => nbitreg:regfor:10:reg.data_entry[14]
W_data[14] => nbitreg:regfor:11:reg.data_entry[14]
W_data[14] => nbitreg:regfor:12:reg.data_entry[14]
W_data[14] => nbitreg:regfor:13:reg.data_entry[14]
W_data[14] => nbitreg:regfor:14:reg.data_entry[14]
W_data[14] => nbitreg:regfor:15:reg.data_entry[14]
W_data[15] => nbitreg:regfor:0:reg.data_entry[15]
W_data[15] => nbitreg:regfor:1:reg.data_entry[15]
W_data[15] => nbitreg:regfor:2:reg.data_entry[15]
W_data[15] => nbitreg:regfor:3:reg.data_entry[15]
W_data[15] => nbitreg:regfor:4:reg.data_entry[15]
W_data[15] => nbitreg:regfor:5:reg.data_entry[15]
W_data[15] => nbitreg:regfor:6:reg.data_entry[15]
W_data[15] => nbitreg:regfor:7:reg.data_entry[15]
W_data[15] => nbitreg:regfor:8:reg.data_entry[15]
W_data[15] => nbitreg:regfor:9:reg.data_entry[15]
W_data[15] => nbitreg:regfor:10:reg.data_entry[15]
W_data[15] => nbitreg:regfor:11:reg.data_entry[15]
W_data[15] => nbitreg:regfor:12:reg.data_entry[15]
W_data[15] => nbitreg:regfor:13:reg.data_entry[15]
W_data[15] => nbitreg:regfor:14:reg.data_entry[15]
W_data[15] => nbitreg:regfor:15:reg.data_entry[15]
Ra_data[0] <= Ra_data.DB_MAX_OUTPUT_PORT_TYPE
Ra_data[1] <= Ra_data.DB_MAX_OUTPUT_PORT_TYPE
Ra_data[2] <= Ra_data.DB_MAX_OUTPUT_PORT_TYPE
Ra_data[3] <= Ra_data.DB_MAX_OUTPUT_PORT_TYPE
Ra_data[4] <= Ra_data.DB_MAX_OUTPUT_PORT_TYPE
Ra_data[5] <= Ra_data.DB_MAX_OUTPUT_PORT_TYPE
Ra_data[6] <= Ra_data.DB_MAX_OUTPUT_PORT_TYPE
Ra_data[7] <= Ra_data.DB_MAX_OUTPUT_PORT_TYPE
Ra_data[8] <= Ra_data.DB_MAX_OUTPUT_PORT_TYPE
Ra_data[9] <= Ra_data.DB_MAX_OUTPUT_PORT_TYPE
Ra_data[10] <= Ra_data.DB_MAX_OUTPUT_PORT_TYPE
Ra_data[11] <= Ra_data.DB_MAX_OUTPUT_PORT_TYPE
Ra_data[12] <= Ra_data.DB_MAX_OUTPUT_PORT_TYPE
Ra_data[13] <= Ra_data.DB_MAX_OUTPUT_PORT_TYPE
Ra_data[14] <= Ra_data.DB_MAX_OUTPUT_PORT_TYPE
Ra_data[15] <= Ra_data.DB_MAX_OUTPUT_PORT_TYPE
Rb_data[0] <= Rb_data.DB_MAX_OUTPUT_PORT_TYPE
Rb_data[1] <= Rb_data.DB_MAX_OUTPUT_PORT_TYPE
Rb_data[2] <= Rb_data.DB_MAX_OUTPUT_PORT_TYPE
Rb_data[3] <= Rb_data.DB_MAX_OUTPUT_PORT_TYPE
Rb_data[4] <= Rb_data.DB_MAX_OUTPUT_PORT_TYPE
Rb_data[5] <= Rb_data.DB_MAX_OUTPUT_PORT_TYPE
Rb_data[6] <= Rb_data.DB_MAX_OUTPUT_PORT_TYPE
Rb_data[7] <= Rb_data.DB_MAX_OUTPUT_PORT_TYPE
Rb_data[8] <= Rb_data.DB_MAX_OUTPUT_PORT_TYPE
Rb_data[9] <= Rb_data.DB_MAX_OUTPUT_PORT_TYPE
Rb_data[10] <= Rb_data.DB_MAX_OUTPUT_PORT_TYPE
Rb_data[11] <= Rb_data.DB_MAX_OUTPUT_PORT_TYPE
Rb_data[12] <= Rb_data.DB_MAX_OUTPUT_PORT_TYPE
Rb_data[13] <= Rb_data.DB_MAX_OUTPUT_PORT_TYPE
Rb_data[14] <= Rb_data.DB_MAX_OUTPUT_PORT_TYPE
Rb_data[15] <= Rb_data.DB_MAX_OUTPUT_PORT_TYPE


|main_processador|processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:0:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_processador|processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:1:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_processador|processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:2:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_processador|processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:3:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_processador|processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:4:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_processador|processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:5:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_processador|processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:6:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_processador|processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:7:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_processador|processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:8:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_processador|processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:9:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_processador|processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:10:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_processador|processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:11:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_processador|processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:12:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_processador|processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:13:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_processador|processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:14:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_processador|processador_machine:mchn|nbit16registerbank:bnk|nbitreg:\regfor:15:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_processador|processador_machine:mchn|nbitadder:ALU
A_in[0] => S_out.IN0
A_in[0] => inter_carry.IN0
A_in[0] => inter_carry.IN0
A_in[1] => S_out.IN0
A_in[1] => inter_carry.IN0
A_in[1] => inter_carry.IN1
A_in[2] => S_out.IN0
A_in[2] => inter_carry.IN0
A_in[2] => inter_carry.IN1
A_in[3] => S_out.IN0
A_in[3] => inter_carry.IN0
A_in[3] => inter_carry.IN1
A_in[4] => S_out.IN0
A_in[4] => inter_carry.IN0
A_in[4] => inter_carry.IN1
A_in[5] => S_out.IN0
A_in[5] => inter_carry.IN0
A_in[5] => inter_carry.IN1
A_in[6] => S_out.IN0
A_in[6] => inter_carry.IN0
A_in[6] => inter_carry.IN1
A_in[7] => S_out.IN0
A_in[7] => inter_carry.IN0
A_in[7] => inter_carry.IN1
A_in[8] => S_out.IN0
A_in[8] => inter_carry.IN0
A_in[8] => inter_carry.IN1
A_in[9] => S_out.IN0
A_in[9] => inter_carry.IN0
A_in[9] => inter_carry.IN1
A_in[10] => S_out.IN0
A_in[10] => inter_carry.IN0
A_in[10] => inter_carry.IN1
A_in[11] => S_out.IN0
A_in[11] => inter_carry.IN0
A_in[11] => inter_carry.IN1
A_in[12] => S_out.IN0
A_in[12] => inter_carry.IN0
A_in[12] => inter_carry.IN1
A_in[13] => S_out.IN0
A_in[13] => inter_carry.IN0
A_in[13] => inter_carry.IN1
A_in[14] => S_out.IN0
A_in[14] => inter_carry.IN0
A_in[14] => inter_carry.IN1
A_in[15] => S_out.IN0
A_in[15] => inter_carry.IN0
A_in[15] => inter_carry.IN1
B_in[0] => S_out.IN1
B_in[0] => inter_carry.IN1
B_in[0] => inter_carry.IN0
B_in[1] => S_out.IN1
B_in[1] => inter_carry.IN1
B_in[1] => inter_carry.IN1
B_in[2] => S_out.IN1
B_in[2] => inter_carry.IN1
B_in[2] => inter_carry.IN1
B_in[3] => S_out.IN1
B_in[3] => inter_carry.IN1
B_in[3] => inter_carry.IN1
B_in[4] => S_out.IN1
B_in[4] => inter_carry.IN1
B_in[4] => inter_carry.IN1
B_in[5] => S_out.IN1
B_in[5] => inter_carry.IN1
B_in[5] => inter_carry.IN1
B_in[6] => S_out.IN1
B_in[6] => inter_carry.IN1
B_in[6] => inter_carry.IN1
B_in[7] => S_out.IN1
B_in[7] => inter_carry.IN1
B_in[7] => inter_carry.IN1
B_in[8] => S_out.IN1
B_in[8] => inter_carry.IN1
B_in[8] => inter_carry.IN1
B_in[9] => S_out.IN1
B_in[9] => inter_carry.IN1
B_in[9] => inter_carry.IN1
B_in[10] => S_out.IN1
B_in[10] => inter_carry.IN1
B_in[10] => inter_carry.IN1
B_in[11] => S_out.IN1
B_in[11] => inter_carry.IN1
B_in[11] => inter_carry.IN1
B_in[12] => S_out.IN1
B_in[12] => inter_carry.IN1
B_in[12] => inter_carry.IN1
B_in[13] => S_out.IN1
B_in[13] => inter_carry.IN1
B_in[13] => inter_carry.IN1
B_in[14] => S_out.IN1
B_in[14] => inter_carry.IN1
B_in[14] => inter_carry.IN1
B_in[15] => S_out.IN1
B_in[15] => inter_carry.IN1
B_in[15] => inter_carry.IN1
carry_in => S_out.IN1
carry_in => inter_carry.IN1
carry_in => inter_carry.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= inter_carry.DB_MAX_OUTPUT_PORT_TYPE


|main_processador|processador_machine:mchn|nbitmux:mxdata
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_processador|DataROM:ROM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|main_processador|DataROM:ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2v71:auto_generated.address_a[0]
address_a[1] => altsyncram_2v71:auto_generated.address_a[1]
address_a[2] => altsyncram_2v71:auto_generated.address_a[2]
address_a[3] => altsyncram_2v71:auto_generated.address_a[3]
address_a[4] => altsyncram_2v71:auto_generated.address_a[4]
address_a[5] => altsyncram_2v71:auto_generated.address_a[5]
address_a[6] => altsyncram_2v71:auto_generated.address_a[6]
address_a[7] => altsyncram_2v71:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2v71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2v71:auto_generated.q_a[0]
q_a[1] <= altsyncram_2v71:auto_generated.q_a[1]
q_a[2] <= altsyncram_2v71:auto_generated.q_a[2]
q_a[3] <= altsyncram_2v71:auto_generated.q_a[3]
q_a[4] <= altsyncram_2v71:auto_generated.q_a[4]
q_a[5] <= altsyncram_2v71:auto_generated.q_a[5]
q_a[6] <= altsyncram_2v71:auto_generated.q_a[6]
q_a[7] <= altsyncram_2v71:auto_generated.q_a[7]
q_a[8] <= altsyncram_2v71:auto_generated.q_a[8]
q_a[9] <= altsyncram_2v71:auto_generated.q_a[9]
q_a[10] <= altsyncram_2v71:auto_generated.q_a[10]
q_a[11] <= altsyncram_2v71:auto_generated.q_a[11]
q_a[12] <= altsyncram_2v71:auto_generated.q_a[12]
q_a[13] <= altsyncram_2v71:auto_generated.q_a[13]
q_a[14] <= altsyncram_2v71:auto_generated.q_a[14]
q_a[15] <= altsyncram_2v71:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main_processador|DataROM:ROM|altsyncram:altsyncram_component|altsyncram_2v71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|main_processador|DataRAM:RAM
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_a[8] => altsyncram:altsyncram_component.data_a[8]
data_a[9] => altsyncram:altsyncram_component.data_a[9]
data_a[10] => altsyncram:altsyncram_component.data_a[10]
data_a[11] => altsyncram:altsyncram_component.data_a[11]
data_a[12] => altsyncram:altsyncram_component.data_a[12]
data_a[13] => altsyncram:altsyncram_component.data_a[13]
data_a[14] => altsyncram:altsyncram_component.data_a[14]
data_a[15] => altsyncram:altsyncram_component.data_a[15]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
data_b[8] => altsyncram:altsyncram_component.data_b[8]
data_b[9] => altsyncram:altsyncram_component.data_b[9]
data_b[10] => altsyncram:altsyncram_component.data_b[10]
data_b[11] => altsyncram:altsyncram_component.data_b[11]
data_b[12] => altsyncram:altsyncram_component.data_b[12]
data_b[13] => altsyncram:altsyncram_component.data_b[13]
data_b[14] => altsyncram:altsyncram_component.data_b[14]
data_b[15] => altsyncram:altsyncram_component.data_b[15]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]


|main_processador|DataRAM:RAM|altsyncram:altsyncram_component
wren_a => altsyncram_v492:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_v492:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_v492:auto_generated.data_a[0]
data_a[1] => altsyncram_v492:auto_generated.data_a[1]
data_a[2] => altsyncram_v492:auto_generated.data_a[2]
data_a[3] => altsyncram_v492:auto_generated.data_a[3]
data_a[4] => altsyncram_v492:auto_generated.data_a[4]
data_a[5] => altsyncram_v492:auto_generated.data_a[5]
data_a[6] => altsyncram_v492:auto_generated.data_a[6]
data_a[7] => altsyncram_v492:auto_generated.data_a[7]
data_a[8] => altsyncram_v492:auto_generated.data_a[8]
data_a[9] => altsyncram_v492:auto_generated.data_a[9]
data_a[10] => altsyncram_v492:auto_generated.data_a[10]
data_a[11] => altsyncram_v492:auto_generated.data_a[11]
data_a[12] => altsyncram_v492:auto_generated.data_a[12]
data_a[13] => altsyncram_v492:auto_generated.data_a[13]
data_a[14] => altsyncram_v492:auto_generated.data_a[14]
data_a[15] => altsyncram_v492:auto_generated.data_a[15]
data_b[0] => altsyncram_v492:auto_generated.data_b[0]
data_b[1] => altsyncram_v492:auto_generated.data_b[1]
data_b[2] => altsyncram_v492:auto_generated.data_b[2]
data_b[3] => altsyncram_v492:auto_generated.data_b[3]
data_b[4] => altsyncram_v492:auto_generated.data_b[4]
data_b[5] => altsyncram_v492:auto_generated.data_b[5]
data_b[6] => altsyncram_v492:auto_generated.data_b[6]
data_b[7] => altsyncram_v492:auto_generated.data_b[7]
data_b[8] => altsyncram_v492:auto_generated.data_b[8]
data_b[9] => altsyncram_v492:auto_generated.data_b[9]
data_b[10] => altsyncram_v492:auto_generated.data_b[10]
data_b[11] => altsyncram_v492:auto_generated.data_b[11]
data_b[12] => altsyncram_v492:auto_generated.data_b[12]
data_b[13] => altsyncram_v492:auto_generated.data_b[13]
data_b[14] => altsyncram_v492:auto_generated.data_b[14]
data_b[15] => altsyncram_v492:auto_generated.data_b[15]
address_a[0] => altsyncram_v492:auto_generated.address_a[0]
address_a[1] => altsyncram_v492:auto_generated.address_a[1]
address_a[2] => altsyncram_v492:auto_generated.address_a[2]
address_a[3] => altsyncram_v492:auto_generated.address_a[3]
address_a[4] => altsyncram_v492:auto_generated.address_a[4]
address_a[5] => altsyncram_v492:auto_generated.address_a[5]
address_a[6] => altsyncram_v492:auto_generated.address_a[6]
address_a[7] => altsyncram_v492:auto_generated.address_a[7]
address_b[0] => altsyncram_v492:auto_generated.address_b[0]
address_b[1] => altsyncram_v492:auto_generated.address_b[1]
address_b[2] => altsyncram_v492:auto_generated.address_b[2]
address_b[3] => altsyncram_v492:auto_generated.address_b[3]
address_b[4] => altsyncram_v492:auto_generated.address_b[4]
address_b[5] => altsyncram_v492:auto_generated.address_b[5]
address_b[6] => altsyncram_v492:auto_generated.address_b[6]
address_b[7] => altsyncram_v492:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v492:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_v492:auto_generated.q_a[0]
q_a[1] <= altsyncram_v492:auto_generated.q_a[1]
q_a[2] <= altsyncram_v492:auto_generated.q_a[2]
q_a[3] <= altsyncram_v492:auto_generated.q_a[3]
q_a[4] <= altsyncram_v492:auto_generated.q_a[4]
q_a[5] <= altsyncram_v492:auto_generated.q_a[5]
q_a[6] <= altsyncram_v492:auto_generated.q_a[6]
q_a[7] <= altsyncram_v492:auto_generated.q_a[7]
q_a[8] <= altsyncram_v492:auto_generated.q_a[8]
q_a[9] <= altsyncram_v492:auto_generated.q_a[9]
q_a[10] <= altsyncram_v492:auto_generated.q_a[10]
q_a[11] <= altsyncram_v492:auto_generated.q_a[11]
q_a[12] <= altsyncram_v492:auto_generated.q_a[12]
q_a[13] <= altsyncram_v492:auto_generated.q_a[13]
q_a[14] <= altsyncram_v492:auto_generated.q_a[14]
q_a[15] <= altsyncram_v492:auto_generated.q_a[15]
q_b[0] <= altsyncram_v492:auto_generated.q_b[0]
q_b[1] <= altsyncram_v492:auto_generated.q_b[1]
q_b[2] <= altsyncram_v492:auto_generated.q_b[2]
q_b[3] <= altsyncram_v492:auto_generated.q_b[3]
q_b[4] <= altsyncram_v492:auto_generated.q_b[4]
q_b[5] <= altsyncram_v492:auto_generated.q_b[5]
q_b[6] <= altsyncram_v492:auto_generated.q_b[6]
q_b[7] <= altsyncram_v492:auto_generated.q_b[7]
q_b[8] <= altsyncram_v492:auto_generated.q_b[8]
q_b[9] <= altsyncram_v492:auto_generated.q_b[9]
q_b[10] <= altsyncram_v492:auto_generated.q_b[10]
q_b[11] <= altsyncram_v492:auto_generated.q_b[11]
q_b[12] <= altsyncram_v492:auto_generated.q_b[12]
q_b[13] <= altsyncram_v492:auto_generated.q_b[13]
q_b[14] <= altsyncram_v492:auto_generated.q_b[14]
q_b[15] <= altsyncram_v492:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main_processador|DataRAM:RAM|altsyncram:altsyncram_component|altsyncram_v492:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE


|main_processador|BinDisplay:display
Bin[0] => BinBCD:BBCD.bin_in[0]
Bin[1] => BinBCD:BBCD.bin_in[1]
Bin[2] => BinBCD:BBCD.bin_in[2]
Bin[3] => BinBCD:BBCD.bin_in[3]
Bin[4] => BinBCD:BBCD.bin_in[4]
Bin[5] => BinBCD:BBCD.bin_in[5]
Bin[6] => BinBCD:BBCD.bin_in[6]
Bin[7] => BinBCD:BBCD.bin_in[7]
Bin[8] => BinBCD:BBCD.bin_in[8]
Bin[9] => BinBCD:BBCD.bin_in[9]
Bin[10] => BinBCD:BBCD.bin_in[10]
Bin[11] => BinBCD:BBCD.bin_in[11]
Bin[12] => BinBCD:BBCD.bin_in[12]
Bin[13] => BinBCD:BBCD.bin_in[13]
Bin[14] => BinBCD:BBCD.bin_in[14]
Bin[15] => BinBCD:BBCD.bin_in[15]
Hex70[0] <= BinTo7Segment:Hex00.sevseg_out[0]
Hex70[1] <= BinTo7Segment:Hex00.sevseg_out[1]
Hex70[2] <= BinTo7Segment:Hex00.sevseg_out[2]
Hex70[3] <= BinTo7Segment:Hex00.sevseg_out[3]
Hex70[4] <= BinTo7Segment:Hex00.sevseg_out[4]
Hex70[5] <= BinTo7Segment:Hex00.sevseg_out[5]
Hex70[6] <= BinTo7Segment:Hex00.sevseg_out[6]
Hex71[0] <= BinTo7Segment:Hex01.sevseg_out[0]
Hex71[1] <= BinTo7Segment:Hex01.sevseg_out[1]
Hex71[2] <= BinTo7Segment:Hex01.sevseg_out[2]
Hex71[3] <= BinTo7Segment:Hex01.sevseg_out[3]
Hex71[4] <= BinTo7Segment:Hex01.sevseg_out[4]
Hex71[5] <= BinTo7Segment:Hex01.sevseg_out[5]
Hex71[6] <= BinTo7Segment:Hex01.sevseg_out[6]
Hex72[0] <= BinTo7Segment:Hex02.sevseg_out[0]
Hex72[1] <= BinTo7Segment:Hex02.sevseg_out[1]
Hex72[2] <= BinTo7Segment:Hex02.sevseg_out[2]
Hex72[3] <= BinTo7Segment:Hex02.sevseg_out[3]
Hex72[4] <= BinTo7Segment:Hex02.sevseg_out[4]
Hex72[5] <= BinTo7Segment:Hex02.sevseg_out[5]
Hex72[6] <= BinTo7Segment:Hex02.sevseg_out[6]
Hex73[0] <= BinTo7Segment:Hex03.sevseg_out[0]
Hex73[1] <= BinTo7Segment:Hex03.sevseg_out[1]
Hex73[2] <= BinTo7Segment:Hex03.sevseg_out[2]
Hex73[3] <= BinTo7Segment:Hex03.sevseg_out[3]
Hex73[4] <= BinTo7Segment:Hex03.sevseg_out[4]
Hex73[5] <= BinTo7Segment:Hex03.sevseg_out[5]
Hex73[6] <= BinTo7Segment:Hex03.sevseg_out[6]
Hex74[0] <= BinTo7Segment:Hex04.sevseg_out[0]
Hex74[1] <= BinTo7Segment:Hex04.sevseg_out[1]
Hex74[2] <= BinTo7Segment:Hex04.sevseg_out[2]
Hex74[3] <= BinTo7Segment:Hex04.sevseg_out[3]
Hex74[4] <= BinTo7Segment:Hex04.sevseg_out[4]
Hex74[5] <= BinTo7Segment:Hex04.sevseg_out[5]
Hex74[6] <= BinTo7Segment:Hex04.sevseg_out[6]


|main_processador|BinDisplay:display|BinBCD:BBCD
bin_in[0] => HEX0[0].DATAIN
bin_in[1] => binbcdbox:Box11.binb_in[0]
bin_in[2] => binbcdbox:Box11.binb_in[1]
bin_in[3] => binbcdbox:Box08.binb_in[0]
bin_in[4] => binbcdbox:Box08.binb_in[1]
bin_in[5] => binbcdbox:Box05.binb_in[0]
bin_in[6] => binbcdbox:Box05.binb_in[1]
bin_in[7] => binbcdbox:Box03.binb_in[0]
bin_in[8] => binbcdbox:Box03.binb_in[1]
bin_in[9] => binbcdbox:Box01.binb_in[0]
bin_in[10] => binbcdbox:Box01.binb_in[1]
bin_in[11] => binbcdbox:Box00.binb_in[0]
bin_in[12] => binbcdbox:Box00.binb_in[1]
bin_in[13] => binbcdbox:Box00.binb_in[2]
bin_in[14] => binbcdbox:Box00.binb_in[3]
bin_in[15] => binbcdbox:Box00.binb_in[4]
HEX0[0] <= bin_in[0].DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= binbcdbox:Box11.Y[0]
HEX0[2] <= binbcdbox:Box11.Y[1]
HEX0[3] <= binbcdbox:Box11.Y[2]
HEX1[0] <= binbcdbox:Box11.Y[3]
HEX1[1] <= binbcdbox:Box14.Y[0]
HEX1[2] <= binbcdbox:Box14.Y[1]
HEX1[3] <= binbcdbox:Box14.Y[2]
HEX2[0] <= binbcdbox:Box14.Y[3]
HEX2[1] <= binbcdbox:Box13.Y[0]
HEX2[2] <= binbcdbox:Box13.Y[1]
HEX2[3] <= binbcdbox:Box13.Y[2]
HEX3[0] <= binbcdbox:Box13.Y[3]
HEX3[1] <= binbcdbox:Box15.Y[0]
HEX3[2] <= binbcdbox:Box15.Y[1]
HEX3[3] <= binbcdbox:Box15.Y[2]
HEX4[0] <= binbcdbox:Box15.Y[3]
HEX4[1] <= binbcdbox:Box12.Y[3]
HEX4[2] <= binbcdbox:Box12.Y[4]
HEX4[3] <= binbcdbox:Box12.Y[5]


|main_processador|BinDisplay:display|BinBCD:BBCD|binbcdbox:Box00
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_processador|BinDisplay:display|BinBCD:BBCD|binbcdbox:Box01
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_processador|BinDisplay:display|BinBCD:BBCD|binbcdbox:Box02
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_processador|BinDisplay:display|BinBCD:BBCD|binbcdbox:Box03
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_processador|BinDisplay:display|BinBCD:BBCD|binbcdbox:Box04
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_processador|BinDisplay:display|BinBCD:BBCD|binbcdbox:Box05
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_processador|BinDisplay:display|BinBCD:BBCD|binbcdbox:Box06
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_processador|BinDisplay:display|BinBCD:BBCD|binbcdbox:Box07
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_processador|BinDisplay:display|BinBCD:BBCD|binbcdbox:Box08
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_processador|BinDisplay:display|BinBCD:BBCD|binbcdbox:Box09
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_processador|BinDisplay:display|BinBCD:BBCD|binbcdbox:Box10
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_processador|BinDisplay:display|BinBCD:BBCD|binbcdbox:Box11
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_processador|BinDisplay:display|BinBCD:BBCD|binbcdbox:Box12
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_processador|BinDisplay:display|BinBCD:BBCD|binbcdbox:Box13
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_processador|BinDisplay:display|BinBCD:BBCD|binbcdbox:Box14
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_processador|BinDisplay:display|BinBCD:BBCD|binbcdbox:Box15
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_processador|BinDisplay:display|BinTo7Segment:Hex00
bin_in[0] => Mux0.IN19
bin_in[0] => Mux1.IN19
bin_in[0] => Mux2.IN19
bin_in[0] => Mux3.IN19
bin_in[0] => Mux4.IN19
bin_in[0] => Mux5.IN19
bin_in[0] => Mux6.IN19
bin_in[1] => Mux0.IN18
bin_in[1] => Mux1.IN18
bin_in[1] => Mux2.IN18
bin_in[1] => Mux3.IN18
bin_in[1] => Mux4.IN18
bin_in[1] => Mux5.IN18
bin_in[1] => Mux6.IN18
bin_in[2] => Mux0.IN17
bin_in[2] => Mux1.IN17
bin_in[2] => Mux2.IN17
bin_in[2] => Mux3.IN17
bin_in[2] => Mux4.IN17
bin_in[2] => Mux5.IN17
bin_in[2] => Mux6.IN17
bin_in[3] => Mux0.IN16
bin_in[3] => Mux1.IN16
bin_in[3] => Mux2.IN16
bin_in[3] => Mux3.IN16
bin_in[3] => Mux4.IN16
bin_in[3] => Mux5.IN16
bin_in[3] => Mux6.IN16
sevseg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main_processador|BinDisplay:display|BinTo7Segment:Hex01
bin_in[0] => Mux0.IN19
bin_in[0] => Mux1.IN19
bin_in[0] => Mux2.IN19
bin_in[0] => Mux3.IN19
bin_in[0] => Mux4.IN19
bin_in[0] => Mux5.IN19
bin_in[0] => Mux6.IN19
bin_in[1] => Mux0.IN18
bin_in[1] => Mux1.IN18
bin_in[1] => Mux2.IN18
bin_in[1] => Mux3.IN18
bin_in[1] => Mux4.IN18
bin_in[1] => Mux5.IN18
bin_in[1] => Mux6.IN18
bin_in[2] => Mux0.IN17
bin_in[2] => Mux1.IN17
bin_in[2] => Mux2.IN17
bin_in[2] => Mux3.IN17
bin_in[2] => Mux4.IN17
bin_in[2] => Mux5.IN17
bin_in[2] => Mux6.IN17
bin_in[3] => Mux0.IN16
bin_in[3] => Mux1.IN16
bin_in[3] => Mux2.IN16
bin_in[3] => Mux3.IN16
bin_in[3] => Mux4.IN16
bin_in[3] => Mux5.IN16
bin_in[3] => Mux6.IN16
sevseg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main_processador|BinDisplay:display|BinTo7Segment:Hex02
bin_in[0] => Mux0.IN19
bin_in[0] => Mux1.IN19
bin_in[0] => Mux2.IN19
bin_in[0] => Mux3.IN19
bin_in[0] => Mux4.IN19
bin_in[0] => Mux5.IN19
bin_in[0] => Mux6.IN19
bin_in[1] => Mux0.IN18
bin_in[1] => Mux1.IN18
bin_in[1] => Mux2.IN18
bin_in[1] => Mux3.IN18
bin_in[1] => Mux4.IN18
bin_in[1] => Mux5.IN18
bin_in[1] => Mux6.IN18
bin_in[2] => Mux0.IN17
bin_in[2] => Mux1.IN17
bin_in[2] => Mux2.IN17
bin_in[2] => Mux3.IN17
bin_in[2] => Mux4.IN17
bin_in[2] => Mux5.IN17
bin_in[2] => Mux6.IN17
bin_in[3] => Mux0.IN16
bin_in[3] => Mux1.IN16
bin_in[3] => Mux2.IN16
bin_in[3] => Mux3.IN16
bin_in[3] => Mux4.IN16
bin_in[3] => Mux5.IN16
bin_in[3] => Mux6.IN16
sevseg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main_processador|BinDisplay:display|BinTo7Segment:Hex03
bin_in[0] => Mux0.IN19
bin_in[0] => Mux1.IN19
bin_in[0] => Mux2.IN19
bin_in[0] => Mux3.IN19
bin_in[0] => Mux4.IN19
bin_in[0] => Mux5.IN19
bin_in[0] => Mux6.IN19
bin_in[1] => Mux0.IN18
bin_in[1] => Mux1.IN18
bin_in[1] => Mux2.IN18
bin_in[1] => Mux3.IN18
bin_in[1] => Mux4.IN18
bin_in[1] => Mux5.IN18
bin_in[1] => Mux6.IN18
bin_in[2] => Mux0.IN17
bin_in[2] => Mux1.IN17
bin_in[2] => Mux2.IN17
bin_in[2] => Mux3.IN17
bin_in[2] => Mux4.IN17
bin_in[2] => Mux5.IN17
bin_in[2] => Mux6.IN17
bin_in[3] => Mux0.IN16
bin_in[3] => Mux1.IN16
bin_in[3] => Mux2.IN16
bin_in[3] => Mux3.IN16
bin_in[3] => Mux4.IN16
bin_in[3] => Mux5.IN16
bin_in[3] => Mux6.IN16
sevseg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main_processador|BinDisplay:display|BinTo7Segment:Hex04
bin_in[0] => Mux0.IN19
bin_in[0] => Mux1.IN19
bin_in[0] => Mux2.IN19
bin_in[0] => Mux3.IN19
bin_in[0] => Mux4.IN19
bin_in[0] => Mux5.IN19
bin_in[0] => Mux6.IN19
bin_in[1] => Mux0.IN18
bin_in[1] => Mux1.IN18
bin_in[1] => Mux2.IN18
bin_in[1] => Mux3.IN18
bin_in[1] => Mux4.IN18
bin_in[1] => Mux5.IN18
bin_in[1] => Mux6.IN18
bin_in[2] => Mux0.IN17
bin_in[2] => Mux1.IN17
bin_in[2] => Mux2.IN17
bin_in[2] => Mux3.IN17
bin_in[2] => Mux4.IN17
bin_in[2] => Mux5.IN17
bin_in[2] => Mux6.IN17
bin_in[3] => Mux0.IN16
bin_in[3] => Mux1.IN16
bin_in[3] => Mux2.IN16
bin_in[3] => Mux3.IN16
bin_in[3] => Mux4.IN16
bin_in[3] => Mux5.IN16
bin_in[3] => Mux6.IN16
sevseg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main_processador|BinTo7Segment:stdsp
bin_in[0] => Mux0.IN19
bin_in[0] => Mux1.IN19
bin_in[0] => Mux2.IN19
bin_in[0] => Mux3.IN19
bin_in[0] => Mux4.IN19
bin_in[0] => Mux5.IN19
bin_in[0] => Mux6.IN19
bin_in[1] => Mux0.IN18
bin_in[1] => Mux1.IN18
bin_in[1] => Mux2.IN18
bin_in[1] => Mux3.IN18
bin_in[1] => Mux4.IN18
bin_in[1] => Mux5.IN18
bin_in[1] => Mux6.IN18
bin_in[2] => Mux0.IN17
bin_in[2] => Mux1.IN17
bin_in[2] => Mux2.IN17
bin_in[2] => Mux3.IN17
bin_in[2] => Mux4.IN17
bin_in[2] => Mux5.IN17
bin_in[2] => Mux6.IN17
bin_in[3] => Mux0.IN16
bin_in[3] => Mux1.IN16
bin_in[3] => Mux2.IN16
bin_in[3] => Mux3.IN16
bin_in[3] => Mux4.IN16
bin_in[3] => Mux5.IN16
bin_in[3] => Mux6.IN16
sevseg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


