AArch64 LB+addrs+WW
{
uint64_t a;
1:X6 = a;
uint64_t x;
0:X5 = x;
1:X4 = x;
uint64_t y;
0:X4 = y;
uint64_t z;
0:X6 = z;
1:X5 = z;
}
 P0              | P1              ;
 LDR X0, [X5]    | LDR X0, [X5]    ;
 EOR X1,X0,X0    | EOR X1,X0,X0    ;
 MOV X2, #1      | MOV X2, #1      ;
 STR X2, [X1,X4] | STR X2, [X1,X6] ;
 MOV X3, #1      | MOV X3, #1      ;
 STR X3, [X6]    | STR X3, [X4]    ;

exists
(0:X0=1 /\ 1:X0=1)
