// Seed: 3104758543
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  assign module_1.id_0 = 0;
  output wire id_1;
  logic [1 : 1] id_5;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd56,
    parameter id_4 = 32'd60
) (
    input tri _id_0,
    output tri1 id_1
    , id_6,
    input tri1 id_2,
    input supply0 id_3,
    input supply0 _id_4
);
  logic [id_4 : id_0] id_7 = id_3, id_8;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_6,
      id_6
  );
endmodule
