// Seed: 2113319075
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  assign module_1.type_11 = 0;
endmodule
macromodule module_1 (
    input wor id_0,
    output supply1 id_1,
    output tri0 id_2
);
  wire id_4 = id_4;
  wire id_5, id_6, id_7, id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_7 = -1 * -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_7,
      id_4
  );
  assign id_3[-1] = id_5 == id_6;
endmodule
