<def f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='273' type='bool llvm::TargetPassConfig::addGlobalInstructionSelect()'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='269'>/// This method should install a (global) instruction selector pass, which
  /// converts possibly generic instructions to fully target-specific
  /// instructions, thereby constraining all generic virtual registers to
  /// register classes.</doc>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1015' u='c' c='_ZN4llvm16TargetPassConfig17addCoreISelPassesEv'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='586' c='_ZN12_GLOBAL__N_117AArch64PassConfig26addGlobalInstructionSelectEv'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1112' c='_ZN12_GLOBAL__N_113GCNPassConfig26addGlobalInstructionSelectEv'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='489' c='_ZN12_GLOBAL__N_113ARMPassConfig26addGlobalInstructionSelectEv'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='337' c='_ZN12_GLOBAL__N_114MipsPassConfig26addGlobalInstructionSelectEv'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='570' c='_ZN12_GLOBAL__N_113PPCPassConfig26addGlobalInstructionSelectEv'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVTargetMachine.cpp' l='176' c='_ZN12_GLOBAL__N_115RISCVPassConfig26addGlobalInstructionSelectEv'/>
<ovr f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='466' c='_ZN12_GLOBAL__N_113X86PassConfig26addGlobalInstructionSelectEv'/>
