// Seed: 2559712661
module module_0;
  logic id_1;
  logic id_2;
  type_7(
      1'b0 & 1, id_0, id_1
  );
  assign id_2 = 1 - {1 == id_1{1}} ? id_1 : id_2 ? id_2 ^ id_0.id_1 : id_0;
  logic id_3;
  assign id_2 = id_1;
  logic id_4;
  assign id_3 = 1;
  assign id_2 = id_2;
endmodule
