// Seed: 1428078008
`define pp_0 0
module module_0;
  always @(negedge 1 or posedge 1) begin
    id_0 <= 1'b0;
  end
  type_4(
      .id_0(id_1),
      .id_1(id_1),
      .id_2(1'h0),
      .id_3(id_1),
      .id_4(id_1),
      .id_5(1 == {1{id_1}}),
      .id_6((1) | 1),
      .id_7(1),
      .id_8(1 | id_1)
  );
  assign id_1 = 1;
  type_5(
      1
  );
  logic id_2, id_3;
endmodule
`define pp_1 0
