
task_3_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002d8  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800046c  08000474  00010474  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800046c  0800046c  00010474  2**0
                  CONTENTS
  4 .ARM          00000000  0800046c  0800046c  00010474  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800046c  08000474  00010474  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800046c  0800046c  0001046c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000470  08000470  00010470  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010474  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010474  2**0
                  CONTENTS
 10 .bss          00000020  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000020  20000020  00020000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010474  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000104a4  2**0
                  CONTENTS, READONLY
 14 .debug_info   00000dce  00000000  00000000  000104e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000003c9  00000000  00000000  000112b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000000b0  00000000  00000000  00011680  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000070  00000000  00000000  00011730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00014e2b  00000000  00000000  000117a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000108b  00000000  00000000  000265cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000726b7  00000000  00000000  00027656  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000017c  00000000  00000000  00099d10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000072  00000000  00000000  00099e8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08000454 	.word	0x08000454

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	08000454 	.word	0x08000454

080001d4 <initialise_board>:
#include "initialise.h"
#include "stm32f303xc.h"

// code from lecture example W05-C-interrupt by Dr Stewart Worrall
// initialise the discovery board I/O (just outputs: inputs are selected by default)
void initialise_board() {
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
	// get a pointer to the second half word of the MODER register (for outputs pe8-15)
	uint16_t *led_output_registers = ((uint16_t *)&(GPIOE->MODER)) + 1;
 80001da:	4b06      	ldr	r3, [pc, #24]	; (80001f4 <initialise_board+0x20>)
 80001dc:	607b      	str	r3, [r7, #4]
	*led_output_registers = 0x5555;
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	f245 5255 	movw	r2, #21845	; 0x5555
 80001e4:	801a      	strh	r2, [r3, #0]
}
 80001e6:	bf00      	nop
 80001e8:	370c      	adds	r7, #12
 80001ea:	46bd      	mov	sp, r7
 80001ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001f0:	4770      	bx	lr
 80001f2:	bf00      	nop
 80001f4:	48001002 	.word	0x48001002

080001f8 <enable_clocks>:

// code from lecture example W05-C-interrupt by Dr Stewart Worrall
// enable the clocks for desired peripherals (GPIOA, C and E)
void enable_clocks() {
 80001f8:	b480      	push	{r7}
 80001fa:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOCEN | RCC_AHBENR_GPIOEEN;
 80001fc:	4b05      	ldr	r3, [pc, #20]	; (8000214 <enable_clocks+0x1c>)
 80001fe:	695b      	ldr	r3, [r3, #20]
 8000200:	4a04      	ldr	r2, [pc, #16]	; (8000214 <enable_clocks+0x1c>)
 8000202:	f443 1328 	orr.w	r3, r3, #2752512	; 0x2a0000
 8000206:	6153      	str	r3, [r2, #20]
}
 8000208:	bf00      	nop
 800020a:	46bd      	mov	sp, r7
 800020c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000210:	4770      	bx	lr
 8000212:	bf00      	nop
 8000214:	40021000 	.word	0x40021000

08000218 <TIM2_IRQHandler>:

// make a function pointer
void (*on_timer_overflow)() = 0x00;

// function called when interrupt is flagged for TIM2
void TIM2_IRQHandler() {
 8000218:	b580      	push	{r7, lr}
 800021a:	af00      	add	r7, sp, #0
    // Check if the interrupt is due to an overflow
    if (TIM2->SR & TIM_SR_UIF) {
 800021c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000220:	691b      	ldr	r3, [r3, #16]
 8000222:	f003 0301 	and.w	r3, r3, #1
 8000226:	2b00      	cmp	r3, #0
 8000228:	d00e      	beq.n	8000248 <TIM2_IRQHandler+0x30>
        // Clear the update interrupt flag
        TIM2->SR &= ~TIM_SR_UIF;
 800022a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800022e:	691b      	ldr	r3, [r3, #16]
 8000230:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000234:	f023 0301 	bic.w	r3, r3, #1
 8000238:	6113      	str	r3, [r2, #16]

        // Run the overflow handler
        if (on_timer_overflow != 0x00) { // make sure the handler is not null
 800023a:	4b04      	ldr	r3, [pc, #16]	; (800024c <TIM2_IRQHandler+0x34>)
 800023c:	681b      	ldr	r3, [r3, #0]
 800023e:	2b00      	cmp	r3, #0
 8000240:	d002      	beq.n	8000248 <TIM2_IRQHandler+0x30>
            on_timer_overflow();
 8000242:	4b02      	ldr	r3, [pc, #8]	; (800024c <TIM2_IRQHandler+0x34>)
 8000244:	681b      	ldr	r3, [r3, #0]
 8000246:	4798      	blx	r3
        }
    }
}
 8000248:	bf00      	nop
 800024a:	bd80      	pop	{r7, pc}
 800024c:	2000001c 	.word	0x2000001c

08000250 <chase_led>:


void chase_led(){
 8000250:	b480      	push	{r7}
 8000252:	b083      	sub	sp, #12
 8000254:	af00      	add	r7, sp, #0
	uint8_t *led_register = ((uint8_t*)&(GPIOE->ODR)) + 1;
 8000256:	4b0a      	ldr	r3, [pc, #40]	; (8000280 <chase_led+0x30>)
 8000258:	607b      	str	r3, [r7, #4]

	*led_register <<= 1;
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	781b      	ldrb	r3, [r3, #0]
 800025e:	005b      	lsls	r3, r3, #1
 8000260:	b2da      	uxtb	r2, r3
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	701a      	strb	r2, [r3, #0]
	if (*led_register == 0) {
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	781b      	ldrb	r3, [r3, #0]
 800026a:	2b00      	cmp	r3, #0
 800026c:	d102      	bne.n	8000274 <chase_led+0x24>
		*led_register = 1;
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	2201      	movs	r2, #1
 8000272:	701a      	strb	r2, [r3, #0]
	}
}
 8000274:	bf00      	nop
 8000276:	370c      	adds	r7, #12
 8000278:	46bd      	mov	sp, r7
 800027a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800027e:	4770      	bx	lr
 8000280:	48001015 	.word	0x48001015

08000284 <main>:

int main(void)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	b082      	sub	sp, #8
 8000288:	af00      	add	r7, sp, #0
	// enable components
	enable_clocks();
 800028a:	f7ff ffb5 	bl	80001f8 <enable_clocks>
	initialise_board();
 800028e:	f7ff ffa1 	bl	80001d4 <initialise_board>

	// set the interrupt handling function:
	on_timer_overflow = &chase_led;
 8000292:	4b05      	ldr	r3, [pc, #20]	; (80002a8 <main+0x24>)
 8000294:	4a05      	ldr	r2, [pc, #20]	; (80002ac <main+0x28>)
 8000296:	601a      	str	r2, [r3, #0]

	// initialise timer with set period between interrupts
	uint32_t period = 1000; // ms
 8000298:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800029c:	607b      	str	r3, [r7, #4]
	TIM2_interrupt_init(period);
 800029e:	6878      	ldr	r0, [r7, #4]
 80002a0:	f000 f84e 	bl	8000340 <TIM2_interrupt_init>

    /* Loop forever */
	for(;;);
 80002a4:	e7fe      	b.n	80002a4 <main+0x20>
 80002a6:	bf00      	nop
 80002a8:	2000001c 	.word	0x2000001c
 80002ac:	08000251 	.word	0x08000251

080002b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002b0:	b480      	push	{r7}
 80002b2:	b083      	sub	sp, #12
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	4603      	mov	r3, r0
 80002b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002be:	2b00      	cmp	r3, #0
 80002c0:	db0b      	blt.n	80002da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80002c2:	79fb      	ldrb	r3, [r7, #7]
 80002c4:	f003 021f 	and.w	r2, r3, #31
 80002c8:	4907      	ldr	r1, [pc, #28]	; (80002e8 <__NVIC_EnableIRQ+0x38>)
 80002ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ce:	095b      	lsrs	r3, r3, #5
 80002d0:	2001      	movs	r0, #1
 80002d2:	fa00 f202 	lsl.w	r2, r0, r2
 80002d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80002da:	bf00      	nop
 80002dc:	370c      	adds	r7, #12
 80002de:	46bd      	mov	sp, r7
 80002e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e4:	4770      	bx	lr
 80002e6:	bf00      	nop
 80002e8:	e000e100 	.word	0xe000e100

080002ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002ec:	b480      	push	{r7}
 80002ee:	b083      	sub	sp, #12
 80002f0:	af00      	add	r7, sp, #0
 80002f2:	4603      	mov	r3, r0
 80002f4:	6039      	str	r1, [r7, #0]
 80002f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	db0a      	blt.n	8000316 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000300:	683b      	ldr	r3, [r7, #0]
 8000302:	b2da      	uxtb	r2, r3
 8000304:	490c      	ldr	r1, [pc, #48]	; (8000338 <__NVIC_SetPriority+0x4c>)
 8000306:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800030a:	0112      	lsls	r2, r2, #4
 800030c:	b2d2      	uxtb	r2, r2
 800030e:	440b      	add	r3, r1
 8000310:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000314:	e00a      	b.n	800032c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000316:	683b      	ldr	r3, [r7, #0]
 8000318:	b2da      	uxtb	r2, r3
 800031a:	4908      	ldr	r1, [pc, #32]	; (800033c <__NVIC_SetPriority+0x50>)
 800031c:	79fb      	ldrb	r3, [r7, #7]
 800031e:	f003 030f 	and.w	r3, r3, #15
 8000322:	3b04      	subs	r3, #4
 8000324:	0112      	lsls	r2, r2, #4
 8000326:	b2d2      	uxtb	r2, r2
 8000328:	440b      	add	r3, r1
 800032a:	761a      	strb	r2, [r3, #24]
}
 800032c:	bf00      	nop
 800032e:	370c      	adds	r7, #12
 8000330:	46bd      	mov	sp, r7
 8000332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000336:	4770      	bx	lr
 8000338:	e000e100 	.word	0xe000e100
 800033c:	e000ed00 	.word	0xe000ed00

08000340 <TIM2_interrupt_init>:
 * - int period: desired period between actions in milliseconds
 *
 * Outputs:
 * - None */
void TIM2_interrupt_init(uint32_t period)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	b082      	sub	sp, #8
 8000344:	af00      	add	r7, sp, #0
 8000346:	6078      	str	r0, [r7, #4]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000348:	b672      	cpsid	i
}
 800034a:	bf00      	nop
	// disable other interrupts while initialising
	__disable_irq();

    // Enable TIM2 clock
    RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 800034c:	4b19      	ldr	r3, [pc, #100]	; (80003b4 <TIM2_interrupt_init+0x74>)
 800034e:	69db      	ldr	r3, [r3, #28]
 8000350:	4a18      	ldr	r2, [pc, #96]	; (80003b4 <TIM2_interrupt_init+0x74>)
 8000352:	f043 0301 	orr.w	r3, r3, #1
 8000356:	61d3      	str	r3, [r2, #28]

    // Configure TIM2
    TIM2->PSC = 8000 - 1; 			// Set prescaler, clock speed is now 1kHz
 8000358:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800035c:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000360:	629a      	str	r2, [r3, #40]	; 0x28
    TIM2->ARR = period; 			// Set auto-reload value
 8000362:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000366:	687b      	ldr	r3, [r7, #4]
 8000368:	62d3      	str	r3, [r2, #44]	; 0x2c
    TIM2->CR1 |= TIM_CR1_URS; 		// interrupt only flagged at over/underflow
 800036a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000374:	f043 0304 	orr.w	r3, r3, #4
 8000378:	6013      	str	r3, [r2, #0]
    TIM2->DIER |= TIM_DIER_UIE; 	// Enable update interrupt
 800037a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800037e:	68db      	ldr	r3, [r3, #12]
 8000380:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000384:	f043 0301 	orr.w	r3, r3, #1
 8000388:	60d3      	str	r3, [r2, #12]
    NVIC_SetPriority(TIM2_IRQn, 1); // Set priority
 800038a:	2101      	movs	r1, #1
 800038c:	201c      	movs	r0, #28
 800038e:	f7ff ffad 	bl	80002ec <__NVIC_SetPriority>
    NVIC_EnableIRQ(TIM2_IRQn); 		// Enable TIM2 IRQ
 8000392:	201c      	movs	r0, #28
 8000394:	f7ff ff8c 	bl	80002b0 <__NVIC_EnableIRQ>

    // Start TIM2
    TIM2->CR1 |= TIM_CR1_CEN;
 8000398:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800039c:	681b      	ldr	r3, [r3, #0]
 800039e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003a2:	f043 0301 	orr.w	r3, r3, #1
 80003a6:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80003a8:	b662      	cpsie	i
}
 80003aa:	bf00      	nop

	// Re-enable all interrupts (now that we are finished)
	__enable_irq();
}
 80003ac:	bf00      	nop
 80003ae:	3708      	adds	r7, #8
 80003b0:	46bd      	mov	sp, r7
 80003b2:	bd80      	pop	{r7, pc}
 80003b4:	40021000 	.word	0x40021000

080003b8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003b8:	480d      	ldr	r0, [pc, #52]	; (80003f0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003ba:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80003bc:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003c0:	480c      	ldr	r0, [pc, #48]	; (80003f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80003c2:	490d      	ldr	r1, [pc, #52]	; (80003f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80003c4:	4a0d      	ldr	r2, [pc, #52]	; (80003fc <LoopForever+0xe>)
  movs r3, #0
 80003c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003c8:	e002      	b.n	80003d0 <LoopCopyDataInit>

080003ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003ce:	3304      	adds	r3, #4

080003d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003d4:	d3f9      	bcc.n	80003ca <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003d6:	4a0a      	ldr	r2, [pc, #40]	; (8000400 <LoopForever+0x12>)
  ldr r4, =_ebss
 80003d8:	4c0a      	ldr	r4, [pc, #40]	; (8000404 <LoopForever+0x16>)
  movs r3, #0
 80003da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003dc:	e001      	b.n	80003e2 <LoopFillZerobss>

080003de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003e0:	3204      	adds	r2, #4

080003e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003e4:	d3fb      	bcc.n	80003de <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80003e6:	f000 f811 	bl	800040c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003ea:	f7ff ff4b 	bl	8000284 <main>

080003ee <LoopForever>:

LoopForever:
  b LoopForever
 80003ee:	e7fe      	b.n	80003ee <LoopForever>
  ldr   r0, =_estack
 80003f0:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 80003f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003f8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003fc:	08000474 	.word	0x08000474
  ldr r2, =_sbss
 8000400:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000404:	20000020 	.word	0x20000020

08000408 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000408:	e7fe      	b.n	8000408 <ADC1_2_IRQHandler>
	...

0800040c <__libc_init_array>:
 800040c:	b570      	push	{r4, r5, r6, lr}
 800040e:	4d0d      	ldr	r5, [pc, #52]	; (8000444 <__libc_init_array+0x38>)
 8000410:	4c0d      	ldr	r4, [pc, #52]	; (8000448 <__libc_init_array+0x3c>)
 8000412:	1b64      	subs	r4, r4, r5
 8000414:	10a4      	asrs	r4, r4, #2
 8000416:	2600      	movs	r6, #0
 8000418:	42a6      	cmp	r6, r4
 800041a:	d109      	bne.n	8000430 <__libc_init_array+0x24>
 800041c:	4d0b      	ldr	r5, [pc, #44]	; (800044c <__libc_init_array+0x40>)
 800041e:	4c0c      	ldr	r4, [pc, #48]	; (8000450 <__libc_init_array+0x44>)
 8000420:	f000 f818 	bl	8000454 <_init>
 8000424:	1b64      	subs	r4, r4, r5
 8000426:	10a4      	asrs	r4, r4, #2
 8000428:	2600      	movs	r6, #0
 800042a:	42a6      	cmp	r6, r4
 800042c:	d105      	bne.n	800043a <__libc_init_array+0x2e>
 800042e:	bd70      	pop	{r4, r5, r6, pc}
 8000430:	f855 3b04 	ldr.w	r3, [r5], #4
 8000434:	4798      	blx	r3
 8000436:	3601      	adds	r6, #1
 8000438:	e7ee      	b.n	8000418 <__libc_init_array+0xc>
 800043a:	f855 3b04 	ldr.w	r3, [r5], #4
 800043e:	4798      	blx	r3
 8000440:	3601      	adds	r6, #1
 8000442:	e7f2      	b.n	800042a <__libc_init_array+0x1e>
 8000444:	0800046c 	.word	0x0800046c
 8000448:	0800046c 	.word	0x0800046c
 800044c:	0800046c 	.word	0x0800046c
 8000450:	08000470 	.word	0x08000470

08000454 <_init>:
 8000454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000456:	bf00      	nop
 8000458:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800045a:	bc08      	pop	{r3}
 800045c:	469e      	mov	lr, r3
 800045e:	4770      	bx	lr

08000460 <_fini>:
 8000460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000462:	bf00      	nop
 8000464:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000466:	bc08      	pop	{r3}
 8000468:	469e      	mov	lr, r3
 800046a:	4770      	bx	lr
