<def f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='261' type='bool llvm::MCInstrDesc::hasOptionalDef() const'/>
<doc f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='259'>/// Set if this instruction has an optional definition, e.g.
  /// ARM instructions which can set condition code if &apos;s&apos; bit is set.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='1037' u='c' c='_ZN4llvm12InstrEmitter15EmitMachineNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S5_EEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='1413' u='c' c='_ZN12_GLOBAL__N_117ScheduleDAGRRList24DelayForLiveRegsBottomUpEPN4llvm5SUnitERNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/MCA/InstrBuilder.cpp' l='236' u='c' c='_ZN4llvm3mcaL14verifyOperandsERKNS_11MCInstrDescERKNS_6MCInstE'/>
<use f='llvm/llvm/lib/MCA/InstrBuilder.cpp' l='303' u='c' c='_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj'/>
<use f='llvm/llvm/lib/MCA/InstrBuilder.cpp' l='377' u='c' c='_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj'/>
<use f='llvm/llvm/lib/MCA/InstrBuilder.cpp' l='403' u='c' c='_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj'/>
<use f='llvm/llvm/lib/MCA/InstrBuilder.cpp' l='433' u='c' c='_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='3292' u='c' c='_ZNK4llvm16ARMBaseInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='3302' u='c' c='_ZNK4llvm16ARMBaseInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp' l='656' u='c' c='_ZN12_GLOBAL__N_116Thumb2SizeReduce13ReduceSpecialERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp' l='816' u='c' c='_ZN12_GLOBAL__N_116Thumb2SizeReduce13ReduceTo2AddrERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp' l='827' u='c' c='_ZN12_GLOBAL__N_116Thumb2SizeReduce13ReduceTo2AddrERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp' l='835' u='c' c='_ZN12_GLOBAL__N_116Thumb2SizeReduce13ReduceTo2AddrERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp' l='908' u='c' c='_ZN12_GLOBAL__N_116Thumb2SizeReduce14ReduceToNarrowERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp' l='919' u='c' c='_ZN12_GLOBAL__N_116Thumb2SizeReduce14ReduceToNarrowERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp' l='936' u='c' c='_ZN12_GLOBAL__N_116Thumb2SizeReduce14ReduceToNarrowERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp' l='941' u='c' c='_ZN12_GLOBAL__N_116Thumb2SizeReduce14ReduceToNarrowERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb'/>
