#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\va_math.vpi";
S_00000174e5219220 .scope module, "tb_TLcontroller" "tb_TLcontroller" 2 3;
 .timescale -9 -12;
v00000174e52243f0_0 .net "GREEN_NS", 0 0, v00000174e5237880_0;  1 drivers
v00000174e5224490_0 .net "GREEN_WE", 0 0, v00000174e51f2bf0_0;  1 drivers
v00000174e5224530_0 .net "RED_NS", 0 0, v00000174e5237920_0;  1 drivers
v00000174e52245d0_0 .net "RED_WE", 0 0, v00000174e5223f90_0;  1 drivers
v00000174e5287ae0_0 .net "YELLOW_NS", 0 0, v00000174e5224030_0;  1 drivers
v00000174e5287c20_0 .net "YELLOW_WE", 0 0, v00000174e52240d0_0;  1 drivers
v00000174e52877c0_0 .var "clear", 0 0;
v00000174e5287220_0 .var "clk", 0 0;
S_00000174e5237590 .scope module, "uut" "TLcontroller" 2 13, 3 1 0, S_00000174e5219220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /OUTPUT 1 "RED_NS";
    .port_info 3 /OUTPUT 1 "YELLOW_NS";
    .port_info 4 /OUTPUT 1 "GREEN_NS";
    .port_info 5 /OUTPUT 1 "RED_WE";
    .port_info 6 /OUTPUT 1 "YELLOW_WE";
    .port_info 7 /OUTPUT 1 "GREEN_WE";
P_00000174e5237720 .param/l "NS_ALL_RED" 0 3 11, C4<010>;
P_00000174e5237758 .param/l "NS_MOVE" 0 3 9, C4<000>;
P_00000174e5237790 .param/l "NS_WAIT" 0 3 10, C4<001>;
P_00000174e52377c8 .param/l "WE_ALL_RED" 0 3 14, C4<101>;
P_00000174e5237800 .param/l "WE_MOVE" 0 3 12, C4<011>;
P_00000174e5237838 .param/l "WE_WAIT" 0 3 13, C4<100>;
v00000174e5237880_0 .var "GREEN_NS", 0 0;
v00000174e51f2bf0_0 .var "GREEN_WE", 0 0;
v00000174e5237920_0 .var "RED_NS", 0 0;
v00000174e5223f90_0 .var "RED_WE", 0 0;
v00000174e5224030_0 .var "YELLOW_NS", 0 0;
v00000174e52240d0_0 .var "YELLOW_WE", 0 0;
v00000174e5224170_0 .net "clear", 0 0, v00000174e52877c0_0;  1 drivers
v00000174e5224210_0 .net "clk", 0 0, v00000174e5287220_0;  1 drivers
v00000174e52242b0_0 .var "current_state", 2 0;
v00000174e5224350_0 .var "timer", 32 0;
E_00000174e5216bd0 .event posedge, v00000174e5224170_0, v00000174e5224210_0;
E_00000174e5217410 .event anyedge, v00000174e52242b0_0;
    .scope S_00000174e5237590;
T_0 ;
    %wait E_00000174e5217410;
    %load/vec4 v00000174e52242b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000174e5237920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e5224030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e5237880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000174e5223f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e52240d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e51f2bf0_0, 0, 1;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e5237920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e5224030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000174e5237880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000174e5223f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e52240d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e51f2bf0_0, 0, 1;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e5237920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000174e5224030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e5237880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000174e5223f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e52240d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e51f2bf0_0, 0, 1;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000174e5237920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e5224030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e5237880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000174e5223f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e52240d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e51f2bf0_0, 0, 1;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000174e5237920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e5224030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e5237880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e5223f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e52240d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000174e51f2bf0_0, 0, 1;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000174e5237920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e5224030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e5237880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e5223f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000174e52240d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e51f2bf0_0, 0, 1;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000174e5237920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e5224030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e5237880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000174e5223f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e52240d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e51f2bf0_0, 0, 1;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000174e5237590;
T_1 ;
    %wait E_00000174e5216bd0;
    %load/vec4 v00000174e5224170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000174e52242b0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v00000174e5224350_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000174e52242b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.2 ;
    %load/vec4 v00000174e5224350_0;
    %cmpi/e 29, 0, 33;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000174e52242b0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v00000174e5224350_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v00000174e5224350_0;
    %addi 1, 0, 33;
    %assign/vec4 v00000174e5224350_0, 0;
T_1.10 ;
    %jmp T_1.8;
T_1.3 ;
    %load/vec4 v00000174e5224350_0;
    %cmpi/e 3, 0, 33;
    %jmp/0xz  T_1.11, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000174e52242b0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v00000174e5224350_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %load/vec4 v00000174e5224350_0;
    %addi 1, 0, 33;
    %assign/vec4 v00000174e5224350_0, 0;
T_1.12 ;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v00000174e5224350_0;
    %cmpi/e 3, 0, 33;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000174e52242b0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v00000174e5224350_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %load/vec4 v00000174e5224350_0;
    %addi 1, 0, 33;
    %assign/vec4 v00000174e5224350_0, 0;
T_1.14 ;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v00000174e5224350_0;
    %cmpi/e 29, 0, 33;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000174e52242b0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v00000174e5224350_0, 0;
    %jmp T_1.16;
T_1.15 ;
    %load/vec4 v00000174e5224350_0;
    %addi 1, 0, 33;
    %assign/vec4 v00000174e5224350_0, 0;
T_1.16 ;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v00000174e5224350_0;
    %cmpi/e 3, 0, 33;
    %jmp/0xz  T_1.17, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000174e52242b0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v00000174e5224350_0, 0;
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v00000174e5224350_0;
    %addi 1, 0, 33;
    %assign/vec4 v00000174e5224350_0, 0;
T_1.18 ;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v00000174e5224350_0;
    %cmpi/e 3, 0, 33;
    %jmp/0xz  T_1.19, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000174e52242b0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v00000174e5224350_0, 0;
    %jmp T_1.20;
T_1.19 ;
    %load/vec4 v00000174e5224350_0;
    %addi 1, 0, 33;
    %assign/vec4 v00000174e5224350_0, 0;
T_1.20 ;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000174e5219220;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e5287220_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000174e5219220;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v00000174e5287220_0;
    %inv;
    %store/vec4 v00000174e5287220_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000174e5219220;
T_4 ;
    %vpi_call 2 29 "$dumpfile", "controller_waveform.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000174e5219220 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000174e52877c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174e52877c0_0, 0, 1;
    %delay 760000, 0;
    %delay 760000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000174e52877c0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "TLC/tb_TLcontroller.v";
    "TLC/TLcontroller.v";
