/*
 * Copyright 2019 EMBEST
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/dts-v1/;

#include "imx8mm.dtsi"

/ {
	model = "Maaxboard Mini  board";
	compatible = "Avnet, Maaxboard Mini", "fsl,imx8mm";

	chosen {
		bootargs = "console=ttymxc1,115200 earlycon=ec_imx6q,0x30890000,115200";
		stdout-path = &uart2;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_usb1_power: regulator-usb-3v3 {
			compatible = "regulator-fixed";
			regulator-name = "usb1-power-en";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio1 12 GPIO_ACTIVE_HIGH>;
			off-on-delay = <1000>;
			startup-delay-us = <300>;
		};
	};

	backlight {
			compatible = "pwm-backlight";
			pwms = <&pwm4 0 40000 0>;
			brightness-levels = <0 8 32 64 96 128 160 192 224 255>;
			default-brightness-level = <8>;
			status = "okay";
	};

    wlan_pwrseq: sdio-pwrseq {
		compatible = "mmc-pwrseq-simple";
		reset-gpios = <&gpio2 19 GPIO_ACTIVE_LOW>;      /* WL_REG_ON */
	};

    bt_reset: bt-reset {
		compatible = "gpio-reset";
		reset-gpios = <&gpio5 29 GPIO_ACTIVE_LOW>;      /* BT_REG_ON */
		reset-delay-us = <1000>;
		reset-post-delay-ms = <40>;
		#reset-cells = <0>;
	};

	leds {
		compatible = "gpio-leds";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_leds>;
		status = "okay";

		sys_led {
				label = "sys_led";
				gpios = <&gpio3 2 0>;
				default-state = "on";
				linux,default-trigger = "heartbeat";
		};

		usr_led {
				label = "usr_led";
				gpios = <&gpio3 3 0>;
				default-state = "on";
		};

	};

    gpio_keys {
        compatible = "gpio-keys";
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_gpio_keys>;

        home {
            label = "home Button";
            gpios = <&gpio3 15 GPIO_ACTIVE_LOW>;
            linux,code = <KEY_HOMEPAGE>;
            wakeup-source;
        };

        back {
            label = "back Button";
            gpios = <&gpio3 1 GPIO_ACTIVE_LOW>;
            linux,code = <KEY_BACK>;
        };
	};
};

&clk {
	assigned-clocks = <&clk IMX8MM_AUDIO_PLL1>, <&clk IMX8MM_AUDIO_PLL2>;
	assigned-clock-rates = <786432000>, <722534400>;
};

&iomuxc {
	pinctrl-names = "default";

	imx8mm-evk {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				MX8MM_IOMUXC_GPIO1_IO12_GPIO1_IO12      0x02
				/* 40 pin sense Hat*/
				// Left
				MX8MM_IOMUXC_I2C2_SDA_GPIO5_IO17	0x16
				MX8MM_IOMUXC_I2C2_SCL_GPIO5_IO16	0x16
				MX8MM_IOMUXC_GPIO1_IO14_GPIO1_IO14	0x16
				MX8MM_IOMUXC_NAND_WE_B_GPIO3_IO17	0x16
				MX8MM_IOMUXC_NAND_CE3_B_GPIO3_IO4	0x16
				MX8MM_IOMUXC_NAND_WP_B_GPIO3_IO18	0x16
				MX8MM_IOMUXC_ECSPI1_MOSI_GPIO5_IO7	0x16
				MX8MM_IOMUXC_ECSPI1_MISO_GPIO5_IO8	0x16
				MX8MM_IOMUXC_ECSPI1_SCLK_GPIO5_IO6	0x16
				MX8MM_IOMUXC_I2C3_SDA_GPIO5_IO19	0x16
				MX8MM_IOMUXC_GPIO1_IO15_GPIO1_IO15	0x16
				MX8MM_IOMUXC_SAI2_MCLK_GPIO4_IO27	0x16
				MX8MM_IOMUXC_SPDIF_RX_GPIO5_IO4		0x16
				MX8MM_IOMUXC_SAI3_RXFS_GPIO4_IO28	0x16
				MX8MM_IOMUXC_GPIO1_IO10_GPIO1_IO10	0x16

				// Right
				MX8MM_IOMUXC_SAI3_TXC_GPIO5_IO0		0x16
				MX8MM_IOMUXC_UART4_RXD_GPIO5_IO28	0x16
				MX8MM_IOMUXC_ECSPI1_SS0_GPIO5_IO9	0x16
				MX8MM_IOMUXC_GPIO1_IO01_GPIO1_IO1	0x16
				MX8MM_IOMUXC_I2C3_SCL_GPIO5_IO18	0x16
				MX8MM_IOMUXC_SPDIF_EXT_CLK_GPIO5_IO5	0x16
				MX8MM_IOMUXC_NAND_READY_B_GPIO3_IO16	0x16
				MX8MM_IOMUXC_SAI3_RXD_GPIO4_IO30	0x16
				MX8MM_IOMUXC_SAI3_TXD_GPIO5_IO1		0x16
			>;
		};

		pinctrl_gpio_leds: gpio_ledsgrp {
			fsl,pins = <
				MX8MM_IOMUXC_NAND_CE1_B_GPIO3_IO2                0x19
				MX8MM_IOMUXC_NAND_CE2_B_GPIO3_IO3                0x19
			>;
		};

		pinctrl_gpio_keys: gpio_keysgrp {
			fsl,pins = <
				MX8MM_IOMUXC_NAND_RE_B_GPIO3_IO15   0x144
				MX8MM_IOMUXC_NAND_CE0_B_GPIO3_IO1   0x144
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX8MM_IOMUXC_I2C1_SCL_I2C1_SCL      0x400001c3
				MX8MM_IOMUXC_I2C1_SDA_I2C1_SDA      0x400001c3
			>;
		};

		pinctrl_i2c4: i2c4grp {
			fsl,pins = <
				MX8MM_IOMUXC_I2C4_SCL_I2C4_SCL			0x400001c3
				MX8MM_IOMUXC_I2C4_SDA_I2C4_SDA			0x400001c3
			>;
		};

		pinctrl_pmic: pmicirq {
			fsl,pins = <
				MX8MM_IOMUXC_GPIO1_IO03_GPIO1_IO3   0x41
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX8MM_IOMUXC_UART1_RXD_UART1_DCE_RX	0x140
				MX8MM_IOMUXC_UART1_TXD_UART1_DCE_TX	0x140
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX8MM_IOMUXC_UART2_RXD_UART2_DCE_RX	0x140
				MX8MM_IOMUXC_UART2_TXD_UART2_DCE_TX	0x140
			>;
		};

		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX8MM_IOMUXC_ECSPI2_SCLK_UART4_DCE_RX  0x140
				MX8MM_IOMUXC_ECSPI2_MOSI_UART4_DCE_TX  0x140
				MX8MM_IOMUXC_ECSPI2_MISO_UART4_DCE_CTS_B  0x140
				MX8MM_IOMUXC_ECSPI2_SS0_UART4_DCE_RTS_B  0x140
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK         0x190
				MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD         0x1d0
				MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0     0x1d0
				MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1     0x1d0
				MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2     0x1d0
				MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3     0x1d0
				MX8MM_IOMUXC_SD1_DATA4_USDHC1_DATA4     0x1d0
				MX8MM_IOMUXC_SD1_DATA5_USDHC1_DATA5     0x1d0
				MX8MM_IOMUXC_SD1_DATA6_USDHC1_DATA6     0x1d0
				MX8MM_IOMUXC_SD1_DATA7_USDHC1_DATA7     0x1d0
				MX8MM_IOMUXC_SD1_RESET_B_USDHC1_RESET_B 0x1d0
				MX8MM_IOMUXC_SD1_STROBE_USDHC1_STROBE   0x190
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK         0x194
				MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD         0x1d4
				MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0     0x1d4
				MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1     0x1d4
				MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2     0x1d4
				MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3     0x1d4
				MX8MM_IOMUXC_SD1_DATA4_USDHC1_DATA4     0x1d4
				MX8MM_IOMUXC_SD1_DATA5_USDHC1_DATA5     0x1d4
				MX8MM_IOMUXC_SD1_DATA6_USDHC1_DATA6     0x1d4
				MX8MM_IOMUXC_SD1_DATA7_USDHC1_DATA7     0x1d4
				MX8MM_IOMUXC_SD1_RESET_B_USDHC1_RESET_B 0x1d4
				MX8MM_IOMUXC_SD1_STROBE_USDHC1_STROBE   0x194
			>;
		};

        pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK         0x190
				MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD         0x1d0
				MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0     0x1d0
				MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1     0x1d0
				MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2     0x1d0
				MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3     0x1d0
			>;
		};

		pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
			fsl,pins = <
				MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK         0x194
				MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD         0x1d4
				MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0     0x1d4
				MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1     0x1d4
				MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2     0x1d4
				MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3     0x1d4
			>;
		};

        pinctrl_wlan_gpio: usdhc2grpwlan {
			fsl,pins = <
                MX8MM_IOMUXC_SD2_RESET_B_GPIO2_IO19     0x41 /* WL_REG_ON */
                MX8MM_IOMUXC_SD2_WP_GPIO2_IO20          0x41 /* WL_HOST_WAKE irq */
                MX8MM_IOMUXC_UART4_TXD_GPIO5_IO29       0x41 /* BT_REG_ON */
                MX8MM_IOMUXC_GPIO1_IO00_ANAMIX_REF_CLK_32K  0x141 /* SUSCLK_IN 32k */
			>;
		};

		pinctrl_mipi_dsi_en: mipi_dsi_en {
			fsl,pins = <
				MX8MM_IOMUXC_GPIO1_IO09_GPIO1_IO9	0x16 /*DSI_EN*/
			>;
		};

		pinctrl_pwm4: pwm4_grp {
			fsl,pins = <
					MX8MM_IOMUXC_SAI3_MCLK_PWM4_OUT  0x06
			>;
		};

		pinctrl_ts_ft5426: ft5426_pinsgrp {
			fsl,pins = <
				MX8MM_IOMUXC_SAI5_RXFS_GPIO3_IO19  0x19 /* DSI_TS_nINT */
				MX8MM_IOMUXC_SAI5_RXC_GPIO3_IO20   0x19 /* DSI_TS_RST */
			>;
		};

		pinctrl_fec1: fec1grp {
			fsl,pins = <
				MX8MM_IOMUXC_ENET_MDC_ENET1_MDC		0x3
				MX8MM_IOMUXC_ENET_MDIO_ENET1_MDIO	0x3
				MX8MM_IOMUXC_ENET_TD3_ENET1_RGMII_TD3	0x1f
				MX8MM_IOMUXC_ENET_TD2_ENET1_RGMII_TD2	0x1f
				MX8MM_IOMUXC_ENET_TD1_ENET1_RGMII_TD1	0x1f
				MX8MM_IOMUXC_ENET_TD0_ENET1_RGMII_TD0	0x1f
				MX8MM_IOMUXC_ENET_RD3_ENET1_RGMII_RD3	0x91
				MX8MM_IOMUXC_ENET_RD2_ENET1_RGMII_RD2	0x91
				MX8MM_IOMUXC_ENET_RD1_ENET1_RGMII_RD1	0x91
				MX8MM_IOMUXC_ENET_RD0_ENET1_RGMII_RD0	0x91
				MX8MM_IOMUXC_ENET_TXC_ENET1_RGMII_TXC	0x1f
				MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC	0x91
				MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x91
				MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x1f
				MX8MM_IOMUXC_GPIO1_IO07_GPIO1_IO7	0x19
			>;
		};

		pinctrl_csi_pwn: csi_pwn_grp {
			fsl,pins = <
				MX8MM_IOMUXC_SAI5_RXD1_GPIO3_IO22		0x19
			>;
		};

		pinctrl_csi_rst: csi_rst_grp {
			fsl,pins = <
				MX8MM_IOMUXC_SAI5_RXD0_GPIO3_IO21		0x19
			>;
		};
	};
};

&i2c1 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	pmic: bd71837@4b {
		reg = <0x4b>;
		compatible = "rohm,bd71840", "rohm,bd71837";
		/* PMIC BD71837 PMIC_nINT GPIO1_IO3 */
		pinctrl-0 = <&pinctrl_pmic>;
		gpio_intr = <&gpio1 3 GPIO_ACTIVE_LOW>;

		gpo {
			rohm,drv = <0x0C>;	/* 0b0000_1100 all gpos with cmos output mode */
		};

		regulators {
			#address-cells = <1>;
			#size-cells = <0>;

			bd71837,pmic-buck2-uses-i2c-dvs;
			bd71837,pmic-buck2-dvs-voltage = <1000000>, <900000>, <0>; /* VDD_ARM: Run-Idle */

			buck1_reg: regulator@0 {
				reg = <0>;
				regulator-compatible = "buck1";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1300000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <1250>;
			};

			buck2_reg: regulator@1 {
				reg = <1>;
				regulator-compatible = "buck2";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1300000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <1250>;
			};

			buck3_reg: regulator@2 {
				reg = <2>;
				regulator-compatible = "buck3";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck4_reg: regulator@3 {
				reg = <3>;
				regulator-compatible = "buck4";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1300000>;
			};

			buck5_reg: regulator@4 {
				reg = <4>;
				regulator-compatible = "buck5";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1350000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck6_reg: regulator@5 {
				reg = <5>;
				regulator-compatible = "buck6";
				regulator-min-microvolt = <3000000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck7_reg: regulator@6 {
				reg = <6>;
				regulator-compatible = "buck7";
				regulator-min-microvolt = <1605000>;
				regulator-max-microvolt = <1995000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck8_reg: regulator@7 {
				reg = <7>;
				regulator-compatible = "buck8";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo1_reg: regulator@8 {
				reg = <8>;
				regulator-compatible = "ldo1";
				regulator-min-microvolt = <3000000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo2_reg: regulator@9 {
				reg = <9>;
				regulator-compatible = "ldo2";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <900000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo3_reg: regulator@10 {
				reg = <10>;
				regulator-compatible = "ldo3";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo4_reg: regulator@11 {
				reg = <11>;
				regulator-compatible = "ldo4";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1800000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo6_reg: regulator@13 {
				reg = <13>;
				regulator-compatible = "ldo6";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1800000>;
				regulator-boot-on;
				regulator-always-on;
			};
		};
	};

	ov5640_mipi: ov5640_mipi@3c {
		compatible = "ovti,ov5640_mipi";
		reg = <0x3c>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_csi_pwn>, <&pinctrl_csi_rst>;
		clocks = <&clk IMX8MM_CLK_CLKO1>;
		clock-names = "csi_mclk";
		csi_id = <0>;
		pwn-gpios = <&gpio3 22 GPIO_ACTIVE_HIGH>;
		rst-gpios = <&gpio3 21 GPIO_ACTIVE_HIGH>;
		mclk = <24000000>;
		mclk_source = <0>;
		port {
			ov5640_mipi1_ep: endpoint {
				remote-endpoint = <&mipi1_sensor_ep>;
			};
		};
	};
};

&uart1 { /* console */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	assigned-clocks = <&clk IMX8MM_CLK_UART4>;
	assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
	fsl,uart-has-rtscts;
	resets = <&bt_reset>;
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_wlan_gpio>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_wlan_gpio>;
	bus-width = <4>;
	mmc-pwrseq = <&wlan_pwrseq>;
	no-1-8-v;
	non-removable;
	pm-ignore-notify;
	cap-power-off-card;
	status = "okay";

	#address-cells = <1>;
	#size-cells = <0>;
	brcmf: bcrmf@1 {
			reg = <1>;
			compatible = "brcm,bcm4329-fmac";
			interrupt-parent = <&gpio2>;
			interrupts = <20 IRQ_TYPE_LEVEL_LOW>;
			interrupt-names = "host-wake";
        };
};

&A53_0 {
	arm-supply = <&buck2_reg>;
};

/*
&gpu {
	status = "okay";
};

&vpu_g1 {
	status = "okay";
};

&vpu_g2 {
	status = "okay";
};

&vpu_h1 {
	status = "okay";
};
*/
&lcdif {
	status = "okay";
};

&mipi_dsi {
	status = "okay";

	panel@0 {
		compatible = "ilitek,ili9881c";
		reg = <0>;
		pinctrl-0 = <&pinctrl_mipi_dsi_en>;
		enable-gpio = <&gpio1 9 GPIO_ACTIVE_HIGH>;
		dsi-lanes = <2>;
		status = "okay";
	};
};

&pwm4 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_pwm4>;
        status = "okay";
};

&i2c4 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c4>;
	status = "okay";

	ft5426_ts@38 {
			compatible = "focaltech,fts";
			reg = <0x38>;
			pinctrl-0 = <&pinctrl_ts_ft5426>;

			interrupt-parent = <&gpio3>;
			interrupts = <19 2>;
			focaltech,reset-gpio = <&gpio3 20 0x01>;
			focaltech,irq-gpio = <&gpio3 19 0x02>;
			focaltech,max-touch-number = <10>;
			focaltech,panel-type = <0x54260002>;/* _FT5426 */
			focaltech,display-coords =  <0 0 720 1280>;
			focaltech,have-key;
			focaltech,key-number = <3>;
			focaltech,keys = <139 102 158>;
			focaltech,key-y-coord = <2000>;
			focaltech,key-x-coords = <200 600 800>;
	};
};

&usbotg1 {
	dr_mode = "host";
	picophy,pre-emp-curr-control = <3>;
	picophy,dc-vol-level-adjust = <7>;
	status = "okay";
};

&usbotg2 {
	dr_mode = "host";
	picophy,pre-emp-curr-control = <3>;
	picophy,dc-vol-level-adjust = <7>;
	status = "okay";
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy0>;
	fsl,magic-packet;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@4 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <4>;
			at803x,led-act-blind-workaround;
			at803x,eee-okay;
			at803x,vddio-1p8v;
		};
	};
};

&csi1_bridge {
	fsl,mipi-mode;
    /*fsl,two-8bit-sensor-mode;*/
	status = "okay";
	port {
		csi1_ep: endpoint {
			remote-endpoint = <&csi1_mipi_ep>;
		};
	};
};

&mipi_csi_1 {
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";
	port {
		mipi1_sensor_ep: endpoint1 {
			remote-endpoint = <&ov5640_mipi1_ep>;
			data-lanes = <2>;
			csis-hs-settle = <13>;
			csis-clk-settle = <2>;
			csis-wclk;
		};

		csi1_mipi_ep: endpoint2 {
			remote-endpoint = <&csi1_ep>;
		};
	};
};
