[{"_id":5090000,"paperCitations":{"ieee":[{"order":"1","displayText":"Yao Ma, Alex Leith, Mohamed-Slim Alouini, Xuemin Shen, \"Weighted-SNR-Based Fair Scheduling for Uplink OFDMA\", <i>Global Telecommunications Conference 2009. GLOBECOM 2009. IEEE</i>, pp. 1-6, 2009.","links":{"documentLink":"/document/5426227","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5426227","pdfSize":"184KB"},"title":"Weighted-SNR-Based Fair Scheduling for Uplink OFDMA"},{"order":"2","displayText":"Yao Ma, Khaled Letaief, Zhengdao Wang, Ross Murch, Zhiqiang Wu, \"Multiple Description Coding-Based Optimal Resource Allocation for OFDMA Multicast Service\", <i>Global Telecommunications Conference (GLOBECOM 2010) 2010 IEEE</i>, pp. 1-5, 2010.","links":{"documentLink":"/document/5684356","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5684356","pdfSize":"156KB"},"title":"Multiple Description Coding-Based Optimal Resource Allocation for OFDMA Multicast Service"},{"order":"3","displayText":"Shiying Han, Ying-Chang Liang, Boon-Hee Soong, Fengye Hu, \"Resource allocation for OFDMA/CDMA spectrum refarming system with passive infrastructure sharing\", <i>Signal and Information Processing (GlobalSIP) 2014 IEEE Global Conference on</i>, pp. 1155-1159, 2014.","links":{"documentLink":"/document/7032303","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7032303","pdfSize":"184KB"},"title":"Resource allocation for OFDMA/CDMA spectrum refarming system with passive infrastructure sharing"},{"order":"4","displayText":"Xiao Han, Huifang Chen, Lei Xie, Kuang Wang, \"A resource allocation scheme for the heterogeneous OFDMA system with Ad Hoc relay\", <i>Communication Technology (ICCT) 2011 IEEE 13th International Conference on</i>, pp. 637-641, 2011.","links":{"documentLink":"/document/6157954","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6157954","pdfSize":"211KB"},"title":"A resource allocation scheme for the heterogeneous OFDMA system with Ad Hoc relay"},{"order":"5","displayText":"B. Kharthika, G.M. Vigneswari, \"Performance resolution of cross-layer framework in WiMAX OFDMA\", <i>Information Communication and Embedded Systems (ICICES) 2013 International Conference on</i>, pp. 773-779, 2013.","links":{"documentLink":"/document/6508337","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6508337","pdfSize":"913KB"},"title":"Performance resolution of cross-layer framework in WiMAX OFDMA"},{"order":"6","displayText":"Hao Song, Xuming Fang, Cheng-Xiang Wang, \"Cost-Reliability Tradeoff in Licensed and Unlicensed Spectra Interoperable Networks With Guaranteed User Data Rate Requirements\", <i>Selected Areas in Communications IEEE Journal on</i>, vol. 35, no. 1, pp. 200-214, 2017.","links":{"documentLink":"/document/7756407","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7756407","pdfSize":"2361KB"},"title":"Cost-Reliability Tradeoff in Licensed and Unlicensed Spectra Interoperable Networks With Guaranteed User Data Rate Requirements"},{"order":"7","displayText":"Harald Burchardt, Harald Haas, \"Multicell cooperation: evolution of coordination and cooperation in large-scale networks\", <i>Wireless Communications IEEE</i>, vol. 20, no. 1, pp. 19-26, 2013.","links":{"documentLink":"/document/6472195","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6472195","pdfSize":"250KB"},"title":"Multicell cooperation: evolution of coordination and cooperation in large-scale networks"},{"order":"8","displayText":"Woo Jin Shin, Dong In Kim, \"Penalized iterative waterfilling algorithm for multi-cell and multi-user OFDMA systems\", <i>Personal Indoor and Mobile Radio Communications 2009 IEEE 20th International Symposium on</i>, pp. 2245-2249, 2009.","links":{"documentLink":"/document/5450204","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5450204","pdfSize":"284KB"},"title":"Penalized iterative waterfilling algorithm for multi-cell and multi-user OFDMA systems"},{"order":"9","displayText":"Erik G. Larsson, \"Optimal OFDMA Downlink Scheduling Under a Control Signaling Cost Constraint\", <i>Communications IEEE Transactions on</i>, vol. 58, no. 10, pp. 2776-2781, 2010.","links":{"documentLink":"/document/5560180","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5560180","pdfSize":"271KB"},"title":"Optimal OFDMA Downlink Scheduling Under a Control Signaling Cost Constraint"},{"order":"10","displayText":"Shiying Han, Ying-Chang Liang, Boon-Hee Soong, \"Robust Joint Resource Allocation for OFDMA-CDMA Spectrum Refarming System\", <i>Communications IEEE Transactions on</i>, vol. 64, no. 3, pp. 1291-1302, 2016.","links":{"documentLink":"/document/7378937","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7378937","pdfSize":"789KB"},"title":"Robust Joint Resource Allocation for OFDMA-CDMA Spectrum Refarming System"},{"order":"11","displayText":"Jia-Ming Liang, Jen-Jee Chen, You-Chiun Wang, Yu-Chee Tseng, \"A Cross-Layer Framework for Overhead Reduction Traffic Scheduling and Burst Allocation in IEEE 802.16 OFDMA Networks\", <i>Vehicular Technology IEEE Transactions on</i>, vol. 60, no. 4, pp. 1740-1755, 2011.","links":{"documentLink":"/document/5728943","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5728943","pdfSize":"1413KB"},"title":"A Cross-Layer Framework for Overhead Reduction, Traffic Scheduling, and Burst Allocation in IEEE 802.16 OFDMA Networks"},{"order":"12","displayText":"Alex Leith, Dong In Kim, Mohamed-Slim Alouini, Zhiqiang Wu, \"Distributed Optimization of a Multisubchannel Ad Hoc Cognitive Radio Network\", <i>Vehicular Technology IEEE Transactions on</i>, vol. 61, no. 4, pp. 1786-1800, 2012.","links":{"documentLink":"/document/6159101","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6159101","pdfSize":"617KB"},"title":"Distributed Optimization of a Multisubchannel Ad Hoc Cognitive Radio Network"},{"order":"13","displayText":"Miltiades C. Filippou, David Gesbert, George A. Ropokis, \"Optimal Combining of Instantaneous and Statistical CSI in the SIMO Interference Channel\", <i>Vehicular Technology Conference (VTC Spring) 2013 IEEE 77th</i>, pp. 1-5, 2013.","links":{"documentLink":"/document/6692676","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6692676","pdfSize":"174KB"},"title":"Optimal Combining of Instantaneous and Statistical CSI in the SIMO Interference Channel"},{"order":"14","displayText":"M. Kalil, A. Moubayed, A. Shami, A. Al-Dweik, \"Efficient Low-Complexity Scheduler for Wireless Resource Virtualization\", <i>Wireless Communications Letters IEEE</i>, vol. 5, no. 1, pp. 56-59, 2016.","links":{"documentLink":"/document/7307976","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7307976","pdfSize":"392KB"},"title":"Efficient Low-Complexity Scheduler for Wireless Resource Virtualization"}],"nonIeee":[{"order":"1","displayText":"Yanyan Shen, Gang Feng, Bo Yang, Xinping Guan, \"Resource allocation with proportional rate fairness in orthogonal frequency division multiple access relay networks\", <i>Wireless Communications and Mobile Computing</i>, vol. 14, pp. 269, 2014.","links":{"crossRefLink":"https://doi.org/10.1002/wcm.2184"},"title":"Resource allocation with proportional rate fairness in orthogonal frequency division multiple access relay networks"},{"order":"2","displayText":"Guanying Ru, Hongxiang Li, Yanhui Lu, Yong Cheng, Weiyao Lin, <i>Wireless Internet</i>, vol. 98, pp. 331, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-30493-4_33"},"title":""},{"order":"3","displayText":"Wee Kiat New, Chee-Onn Chow, Maode Ma, \"Resource management for symmetrical applications over heterogeneous services in IEEE 802.16\", <i>Wireless Networks</i>, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/s11276-016-1314-z"},"title":"Resource management for symmetrical applications over heterogeneous services in IEEE 802.16"},{"order":"4","displayText":"Xiao Han, Huifang Chen, Lei Xie, Kuang Wang, \"Resource Allocation Schemes for the Heterogeneous OFDMA System with Multiple Ad Hoc Relays\", <i>Wireless Personal Communications</i>, vol. 69, pp. 487, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/s11277-012-0585-7"},"title":"Resource Allocation Schemes for the Heterogeneous OFDMA System with Multiple Ad Hoc Relays"},{"order":"5","displayText":"Wee-Kiat New, Chee-Onn Chow, Maode Ma, \"Resource Management and QoS Provisioning for Duplex Services in IEEE 802.16\", <i>Wireless Personal Communications</i>, vol. 79, pp. 2005, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/s11277-014-1970-1"},"title":"Resource Management and QoS Provisioning for Duplex Services in IEEE 802.16"},{"order":"6","displayText":"D. Wu, L. Zhou, Y. Cai, \"Energy-efficient resource allocation for uplink orthogonal frequency division multiple access systems using correlated equilibrium\", <i>IET Communications</i>, vol. 6, pp. 659, 2012.","links":{"crossRefLink":"https://doi.org/10.1049/iet-com.2011.0625"},"title":"Energy-efficient resource allocation for uplink orthogonal frequency division multiple access systems using correlated equilibrium"},{"order":"7","displayText":"Harald Burchardt, Zubin Bharucha, Gunther Auer, Harald Haas, \"Uplink interference protection and scheduling for energy efficient OFDMA networks\", <i>EURASIP Journal on Wireless Communications and Networking</i>, vol. 2012, 2012.","links":{"crossRefLink":"https://doi.org/10.1186/1687-1499-2012-180"},"title":"Uplink interference protection and scheduling for energy efficient OFDMA networks"},{"order":"8","displayText":"Claudio Sacchi, Fabrizio Granelli, <i>Multiple Access Communications</i>, vol. 6235, pp. 235, 2010.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-15428-7_23"},"title":""}]},"formulaStrippedArticleTitle":"Rate-maximization scheduling schemes for uplink OFDMA","nonIeeeCitationCount":"8","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.435382S","lastupdate":"2021-10-05","title":"Rate-maximization scheduling schemes for uplink OFDMA","contentType":"periodicals","ieeeCitationCount":"14","publicationNumber":"7693"},{"_id":5090002,"paperCitations":{"ieee":[{"order":"1","displayText":"Meilong Jiang, Narayan Prasad, Xiaodong Wang, \"Design of high performance MIMO receivers for LTE/LTE-A uplink\", <i>Signals Systems and Computers (ASILOMAR) 2010 Conference Record of the Forty Fourth Asilomar Conference on</i>, pp. 1493-1497, 2010.","links":{"documentLink":"/document/5757785","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5757785","pdfSize":"445KB"},"title":"Design of high performance MIMO receivers for LTE/LTE-A uplink"},{"order":"2","displayText":"Meilong Jiang, Guosen Yue, Narayan Prasad, Sampath Rangarajan, \"Link adaptation in LTE-A uplink with Turbo SIC receivers and imperfect channel estimation\", <i>Information Sciences and Systems (CISS) 2011 45th Annual Conference on</i>, pp. 1-6, 2011.","links":{"documentLink":"/document/5766203","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5766203","pdfSize":"1445KB"},"title":"Link adaptation in LTE-A uplink with Turbo SIC receivers and imperfect channel estimation"},{"order":"3","displayText":"Qi Xu, ZheMing Duan, \"A fixed point of DFT/FFT for FPGA platform\", <i>Computer Science and Automation Engineering (CSAE) 2012 IEEE International Conference on</i>, vol. 1, pp. 279-282, 2012.","links":{"documentLink":"/document/6272597","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6272597","pdfSize":"148KB"},"title":"A fixed point of DFT/FFT for FPGA platform"},{"order":"4","displayText":"Narayan Prasad, Khalid Y. Kalbat, Xiaodong Wang, \"Optimally Efficient Max-Log APP Demodulation in MIMO Systems\", <i>Selected Topics in Signal Processing IEEE Journal of</i>, vol. 5, no. 8, pp. 1400-1414, 2011.","links":{"documentLink":"/document/6030908","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6030908","pdfSize":"926KB"},"title":"Optimally Efficient Max-Log APP Demodulation in MIMO Systems"},{"order":"5","displayText":"B. Dhivagar, Kiran Kuchi, K. Giridhar, \"An Iterative DFE Receiver for MIMO SC-FDMA Uplink\", <i>Communications Letters IEEE</i>, vol. 18, no. 12, pp. 2141-2144, 2014.","links":{"documentLink":"/document/6917203","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6917203","pdfSize":"566KB"},"title":"An Iterative DFE Receiver for MIMO SC-FDMA Uplink"},{"order":"6","displayText":"Neda Cvijetic, Narayan Prasad, Dayou Qian, Ting Wang, \"Block-Diagonal MIMO Equalization for Polarization-Multiplexed OFDM Transmission With Direct Detection\", <i>Photonics Technology Letters IEEE</i>, vol. 23, no. 12, pp. 792-794, 2011.","links":{"documentLink":"/document/5738318","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5738318","pdfSize":"368KB"},"title":"Block-Diagonal MIMO Equalization for Polarization-Multiplexed OFDM Transmission With Direct Detection"},{"order":"7","displayText":"B Dhivagar, Kiran Kuchi, K Giridhar, \"An iterative MIMO-DFE receiver with MLD for uplink SC-FDMA\", <i>Communications (NCC) 2013 National Conference on</i>, pp. 1-4, 2013.","links":{"documentLink":"/document/6487963","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6487963","pdfSize":"106KB"},"title":"An iterative MIMO-DFE receiver with MLD for uplink SC-FDMA"},{"order":"8","displayText":"Mark Geles, Amir Averbuch, Ofer Amrani, Doron Ezri, \"Performance Bounds for Maximum Likelihood Detection of Single Carrier FDMA\", <i>Communications IEEE Transactions on</i>, vol. 60, no. 7, pp. 1945-1952, 2012.","links":{"documentLink":"/document/6205655","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6205655","pdfSize":"232KB"},"title":"Performance Bounds for Maximum Likelihood Detection of Single Carrier FDMA"},{"order":"9","displayText":"Wei Peng, Fumiyuki Adachi, Xiaodong Wang, Tao Jiang, \"Spectrum Efficiency Analysis and Adaptive Transceiver Design for Single-Carrier Multiuser Transmission\", <i>Vehicular Technology IEEE Transactions on</i>, vol. 64, no. 8, pp. 3566-3577, 2015.","links":{"documentLink":"/document/6913530","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6913530","pdfSize":"803KB"},"title":"Spectrum Efficiency Analysis and Adaptive Transceiver Design for Single-Carrier Multiuser Transmission"},{"order":"10","displayText":"F. Pe\u00f1a-Campos, Ramon Parra-Michel, Valeri Kontorovich, \"A Low Complexity Multi-Carrier System Over Doubly Selective Channels Using Virtual-Trajectories Receiver\", <i>Wireless Communications IEEE Transactions on</i>, vol. 15, no. 8, pp. 5206-5217, 2016.","links":{"documentLink":"/document/7454782","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7454782","pdfSize":"2191KB"},"title":"A Low Complexity Multi-Carrier System Over Doubly Selective Channels Using Virtual-Trajectories Receiver"},{"order":"11","displayText":"Rapeepat Ratasuk, Amitava Ghosh, \"System Performance of Uplink Multi-User MIMO in LTE\", <i>Vehicular Technology Conference (VTC Fall) 2011 IEEE</i>, pp. 1-5, 2011.","links":{"documentLink":"/document/6093243","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6093243","pdfSize":"245KB"},"title":"System Performance of Uplink Multi-User MIMO in LTE"},{"order":"12","displayText":"Longhai Zhao, Xuejun Sha, Fu-Chun Zheng, Xuanli Wu, \"Achievable sum rates of MIMO SC-FDMA systems with different receivers\", <i>Wireless Communications and Networking Conference (WCNC) 2015 IEEE</i>, pp. 153-158, 2015.","links":{"documentLink":"/document/7127461","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7127461","pdfSize":"472KB"},"title":"Achievable sum rates of MIMO SC-FDMA systems with different receivers"},{"order":"13","displayText":"Neda Cvijetic, Narayan Prasad, Dayou Qian, Jennifer Howard, Ting Wang, \"Computationally-efficient DSP-based MIMO equalization for OSNR gains in 40Gb/s OFDMA-PON\", <i>Optical Fiber Communication Conference and Exposition (OFC/NFOEC) 2011 and the National Fiber Optic Engineers Conference</i>, pp. 1-3, 2011.","links":{"documentLink":"/document/5875593","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5875593","pdfSize":"114KB"},"title":"Computationally-efficient DSP-based MIMO equalization for OSNR gains in 40Gb/s OFDMA-PON"},{"order":"14","displayText":"Meilong Jiang, Narayan Prasad, Xiaodong Wang, \"Design of efficient receivers for DFT-S-OFDMA systems\", <i>Information Sciences and Systems 2009. CISS 2009. 43rd Annual Conference on</i>, pp. 557-562, 2009.","links":{"documentLink":"/document/5054782","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5054782","pdfSize":"3079KB"},"title":"Design of efficient receivers for DFT-S-OFDMA systems"}],"nonIeee":[{"order":"1","displayText":"Wei Peng, Qing F. Zhou, An Huang, Shaodan Ma, \"From frequency domain to time domain: performance analysis on cyclic prefixed multi-user single-carrier transmission\", <i>Science China Information Sciences</i>, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/s11432-015-5374-y"},"title":"From frequency domain to time domain: performance analysis on cyclic prefixed multi-user single-carrier transmission"},{"order":"2","displayText":"Ankush Kansal, Kulbir Singh, Rajiv Saxena, \"Bit error rate analysis of FrFT appended OFDM system\", <i>Optik - International Journal for Light and Electron Optics</i>, vol. 126, pp. 715, 2015.","links":{"crossRefLink":"https://doi.org/10.1016/j.ijleo.2015.02.038"},"title":"Bit error rate analysis of FrFT appended OFDM system"},{"order":"3","displayText":"Abdellatif Khelil, Larbi Talbi, Djamel Slimani, Jules LeBel, \"MRC SC-FDMA scheme performance evaluation based on measurements at 30\u00a0GHz for 5G communications\", <i>Physical Communication</i>, vol. 25, pp. 462, 2017.","links":{"crossRefLink":"https://doi.org/10.1016/j.phycom.2017.08.018"},"title":"MRC SC-FDMA scheme performance evaluation based on measurements at 30\u00a0GHz for 5G communications"},{"order":"4","displayText":"Minkyu Sung, Jaehoon Lee, Jichai Jeong, \"Improvement in the nonlinear tolerance for a DFT-spread CO-OFDM system using M-ASK modulation and Hermitian symmetry of a DFT\", <i>Optical Fiber Technology</i>, vol. 19, pp. 643, 2013.","links":{"crossRefLink":"https://doi.org/10.1016/j.yofte.2013.10.003"},"title":"Improvement in the nonlinear tolerance for a DFT-spread CO-OFDM system using M-ASK modulation and Hermitian symmetry of a DFT"},{"order":"5","displayText":"Fanggang Wang, Xiaodong Wang, \"Coherent Optical DFT-Spread OFDM\", <i>Advances in Optical Technologies</i>, vol. 2011, pp. 1, 2011.","links":{"crossRefLink":"https://doi.org/10.1155/2011/689289"},"title":"Coherent Optical DFT-Spread OFDM"},{"order":"6","displayText":"<i>SC-FDMA for Mobile Communications</i>, pp. 341, 2013.","links":{"crossRefLink":"https://doi.org/10.1201/b15157-18"},"title":""},{"order":"7","displayText":"Guifang Li, R. Schmogrow, P. C. Schindler, C. Koos, W. Freude, J. Leuthold, <i>Next-Generation Optical Communication: Components, Sub-Systems, and Systems III</i>, vol. 9009, pp. 900909, 2013.","links":{"crossRefLink":"https://doi.org/10.1117/12.2044388"},"title":""},{"order":"8","displayText":"Meilong JIANG, Narayan PRASAD, Yan XIN, Guosen YUE, Amir KHOJASTEPOUR, Le LIU, Takamichi INOUE, Kenji KOYANAGI, Yoshikazu KAKURA, \"Key Enabling Physical Layer Technologies for LTE-Advanced\", <i>IEICE Transactions on Communications</i>, vol. E92-B, pp. 1751, 2009.","links":{"crossRefLink":"https://doi.org/10.1587/transcom.E92.B.1751"},"title":"Key Enabling Physical Layer Technologies for LTE-Advanced"}]},"formulaStrippedArticleTitle":"Efficient receiver algorithms for DFT-spread OFDM systems","nonIeeeCitationCount":"8","contentTypeDisplay":"Journals","patentCitationCount":"6","mlTime":"PT0.345615S","lastupdate":"2021-10-02","title":"Efficient receiver algorithms for DFT-spread OFDM systems","contentType":"periodicals","ieeeCitationCount":"14","publicationNumber":"7693"},{"_id":5090005,"paperCitations":{"ieee":[{"order":"1","displayText":"Omid Abedi, Mustapha C.E. Yagoub, \"Efficient narrowband interference cancellation in ultra-wide-band rake receivers\", <i>Communications IET</i>, vol. 7, no. 1, pp. 57-64, 2013.","links":{"crossRefLink":"https://doi.org/10.1049/iet-com.2012.0188","pdfSize":"730KB"},"title":"Efficient narrowband interference cancellation in ultra-wide-band rake receivers"},{"order":"2","displayText":"Lin Mei, Xuejun Sha, Qinyu Zhang, Naitong Zhang, \"The concepts of hybrid-carrier scheme communication system\", <i>Communications and Networking in China (CHINACOM) 2011 6th International ICST Conference on</i>, pp. 26-33, 2011.","links":{"documentLink":"/document/6158114","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6158114","pdfSize":"456KB"},"title":"The concepts of hybrid-carrier scheme communication system"},{"order":"3","displayText":"Fengwei Liu, Hongzhi Zhao, Youxi Tang, \"An Eigen Domain Interference Rejection Combining Algorithm for Narrowband Interference Suppression\", <i>Communications Letters IEEE</i>, vol. 18, no. 5, pp. 813-816, 2014.","links":{"documentLink":"/document/6784151","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6784151","pdfSize":"368KB"},"title":"An Eigen Domain Interference Rejection Combining Algorithm for Narrowband Interference Suppression"},{"order":"4","displayText":"Fengwei Liu, Hongzhi Zhao, Xin Quan, Ying Liu, Youxi Tang, \"Eigen Domain Interference Rejection Combining Algorithm for MIMO Systems\", <i>Communications Letters IEEE</i>, vol. 20, no. 5, pp. 850-853, 2016.","links":{"documentLink":"/document/7426340","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7426340","pdfSize":"405KB"},"title":"Eigen Domain Interference Rejection Combining Algorithm for MIMO Systems"},{"order":"5","displayText":"Aniruddha Das, Bhaskar D. Rao, \"SNR and Noise Variance Estimation for MIMO Systems\", <i>Signal Processing IEEE Transactions on</i>, vol. 60, no. 8, pp. 3929-3941, 2012.","links":{"documentLink":"/document/6184327","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6184327","pdfSize":"3467KB"},"title":"SNR and Noise Variance Estimation for MIMO Systems"},{"order":"6","displayText":"Hongzhi Zhao, Fengwei Liu, Wenbo Guo, Youxi Tang, \"A reliable transmission scheme for MIMO systems in the presence of interference\", <i>Wireless and Optical Communication Conference (WOCC) 2016 25th</i>, pp. 1-5, 2016.","links":{"documentLink":"/document/7506551","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7506551","pdfSize":"125KB"},"title":"A reliable transmission scheme for MIMO systems in the presence of interference"},{"order":"7","displayText":"Hongzhi Zhao, Fengwei Liu, Wenbo Guo, Youxi Tang, \"Patameters estimation for interference rejection combining with inter-cell and narrowband interferences in SC-FDMA systems\", <i>Wireless and Optical Communication Conference (WOCC) 2016 25th</i>, pp. 1-5, 2016.","links":{"documentLink":"/document/7506611","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7506611","pdfSize":"103KB"},"title":"Patameters estimation for interference rejection combining with inter-cell and narrowband interferences in SC-FDMA systems"},{"order":"8","displayText":"Dan Wang, Qing Zhao, Lei Yang, \"Robust signal-to-noise ratio and noise variance estimation for single carrier frequency domain equalisation ultra-wideband wireless systems\", <i>Communications IET</i>, vol. 9, no. 13, pp. 1598-1605, 2015.","links":{"crossRefLink":"https://doi.org/10.1049/iet-com.2014.1000","pdfSize":"538KB"},"title":"Robust signal-to-noise ratio and noise variance estimation for single carrier frequency domain equalisation ultra-wideband wireless systems"}],"nonIeee":[{"order":"1","displayText":"D. Wang, L. Yang, \"Channel estimation for multi-antenna mobile worldwide interoperability for microwaves access downlink partial usage of subchannels systems\", <i>International Journal of Communication Systems</i>, vol. 27, pp. 4467, 2014.","links":{"crossRefLink":"https://doi.org/10.1002/dac.2626"},"title":"Channel estimation for multi-antenna mobile worldwide interoperability for microwaves access downlink partial usage of subchannels systems"},{"order":"2","displayText":"Hongzhi Zhao, Fengwei Liu, Youxi Tang, \"An Eigen Domain Transmission Scheme for MIMO Systems Under Narrowband Interference\", <i>Wireless Personal Communications</i>, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/s11277-017-4549-9"},"title":"An Eigen Domain Transmission Scheme for MIMO Systems Under Narrowband Interference"},{"order":"3","displayText":"So Ryoung Park, Iickho Song, Seokho Yoon, Taehun An, Hwang-Ki Min, \"On the sums of probability functions of order statistics\", <i>Journal of the Korean Statistical Society</i>, vol. 42, pp. 257, 2013.","links":{"crossRefLink":"https://doi.org/10.1016/j.jkss.2012.08.006"},"title":"On the sums of probability functions of order statistics"},{"order":"4","displayText":"Dan Wang, Lei Yang, \"Space-Time Diversity Schemes with Blind Channel Estimation for TH-PPM UWB MIMO Communications\", <i>Journal of Communications</i>, vol. 10, pp. 136, 2015.","links":{"crossRefLink":"https://doi.org/10.12720/jcm.10.2.136-144"},"title":"Space-Time Diversity Schemes with Blind Channel Estimation for TH-PPM UWB MIMO Communications"}]},"formulaStrippedArticleTitle":"Robust noise variance and channel estimation for SC-FDE UWB systems under narrowband interference","nonIeeeCitationCount":"4","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT4.126681S","lastupdate":"2021-11-07","title":"Robust noise variance and channel estimation for SC-FDE UWB systems under narrowband interference","contentType":"periodicals","ieeeCitationCount":"8","publicationNumber":"7693"},{"_id":5090006,"paperCitations":{"ieee":[{"order":"1","displayText":"Amina Piemontese, Nicol\u00f6 Mazzali, Giulio Colavolpe, \"Improving the spectral efficiency of FDM-CPM systems through packing and multiuser processing\", <i>Advanced satellite multimedia systems conference (asma) and the 11th signal processing for space communications workshop (spsc) 2010 5th</i>, pp. 106-113, 2010.","links":{"documentLink":"/document/5586912","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5586912","pdfSize":"400KB"},"title":"Improving the spectral efficiency of FDM-CPM systems through packing and multiuser processing"},{"order":"2","displayText":"Nele Noels, Marc Moeneclaey, Frederik Simoens, Daniel Delaruelle, \"Iterative receiver with reduced implementation complexity for phase noise affected BIC-CPM\", <i>Telecommunications (ICT) 2011 18th International Conference on</i>, pp. 351-356, 2011.","links":{"documentLink":"/document/5898949","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5898949","pdfSize":"313KB"},"title":"Iterative receiver with reduced implementation complexity for phase noise affected BIC-CPM"},{"order":"3","displayText":"Li Bing, Tor Aulin, Baoming Bai, \"Continuous phase modulated orthogonal multiple access scheme\", <i>Global Communications Conference (GLOBECOM) 2014 IEEE</i>, pp. 3886-3891, 2014.","links":{"documentLink":"/document/7037414","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7037414","pdfSize":"854KB"},"title":"Continuous phase modulated orthogonal multiple access scheme"},{"order":"4","displayText":"Li Bing, Tor Aulin, Baoming Bai, \"Single user detection of continuous phase modulated multiuser systems\", <i>Global Communications Conference (GLOBECOM) 2014 IEEE</i>, pp. 4008-4013, 2014.","links":{"documentLink":"/document/7037434","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7037434","pdfSize":"1012KB"},"title":"Single user detection of continuous phase modulated multiuser systems"},{"order":"5","displayText":"Bing Li, Baoming Bai, \"Low complexity iterative detection of CPM with strong and fast varying phase noise\", <i>High Mobility Wireless Communications (HMWC) 2013 International Workshop on</i>, pp. 24-28, 2013.","links":{"documentLink":"/document/6710306","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6710306","pdfSize":"1371KB"},"title":"Low complexity iterative detection of CPM with strong and fast varying phase noise"},{"order":"6","displayText":"Tarik Benaddi, Charly Poulliat, Marie-Laure Boucheret, Benjamin Gadat, Guy Lesthievent, \"Asymptotic analysis and design of LDPC codes for laurent-based optimal and suboptimal CPM receivers\", <i>Acoustics Speech and Signal Processing (ICASSP) 2014 IEEE International Conference on</i>, pp. 4274-4278, 2014.","links":{"documentLink":"/document/6854408","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6854408","pdfSize":"316KB"},"title":"Asymptotic analysis and design of LDPC codes for laurent-based optimal and suboptimal CPM receivers"},{"order":"7","displayText":"Nicol\u00f2 Mazzali, Giulio Colavolpe, Stefano Buzzi, \"CPM-based spread spectrum systems for multi-user communications\", <i>Communications (ICC) 2012 IEEE International Conference on</i>, pp. 2570-2574, 2012.","links":{"documentLink":"/document/6363826","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6363826","pdfSize":"205KB"},"title":"CPM-based spread spectrum systems for multi-user communications"},{"order":"8","displayText":"Li Bing, Tor Aulin, Baoming Bai, \"Spectrally-efficient FDMA-CPM systems\", <i>Communications (ICC) 2014 IEEE International Conference on</i>, pp. 5215-5220, 2014.","links":{"documentLink":"/document/6884149","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6884149","pdfSize":"4842KB"},"title":"Spectrally-efficient FDMA-CPM systems"},{"order":"9","displayText":"Tarik Benaddi, Charly Poulliat, Marie-Laure Boucheret, Benjamin Gadat, Guy Lesthievent, \"Protograph-based LDPC convolutional codes for Continuous phase modulation\", <i>Communications (ICC) 2015 IEEE International Conference on</i>, pp. 4454-4460, 2015.","links":{"documentLink":"/document/7249024","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7249024","pdfSize":"501KB"},"title":"Protograph-based LDPC convolutional codes for Continuous phase modulation"},{"order":"10","displayText":"Xue Rui, Xiao Chun-li, \"An improved iterative decoding method for LDPC coded CPM systems in Rayleigh fading channel\", <i>Communications and Information Technology (ICCIT) 2012 International Conference on</i>, pp. 341-346, 2012.","links":{"documentLink":"/document/6285821","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6285821","pdfSize":"759KB"},"title":"An improved iterative decoding method for LDPC coded CPM systems in Rayleigh fading channel"},{"order":"11","displayText":"Cheng Yu, He Yu, Chen Tingzheng, Lu Xiaofei, \"Coded CPM applying to SCCPM scheme\", <i>Industrial Electronics and Applications (ICIEA) 2017 12th IEEE Conference on</i>, pp. 211-213, 2017.","links":{"documentLink":"/document/8282843","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8282843","pdfSize":"114KB"},"title":"Coded CPM applying to SCCPM scheme"},{"order":"12","displayText":"Dongpei Liu, Hengzhu Liu, Li Zhou, Liyong Zhang, \"Pipeline sliding window max-log-MAP algorithm for CPM noncoherent detection\", <i>Software Engineering and Service Science (ICSESS) 2013 4th IEEE International Conference on</i>, pp. 824-827, 2013.","links":{"documentLink":"/document/6615432","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6615432","pdfSize":"964KB"},"title":"Pipeline sliding window max-log-MAP algorithm for CPM noncoherent detection"},{"order":"13","displayText":"Amina Piemontese, Giulio Colavolpe, \"A novel graph-based soft interference cancellation algorithm for FDM-CPM satellite systems\", <i>Information Theory 2009. ISIT 2009. IEEE International Symposium on</i>, pp. 2271-2275, 2009.","links":{"documentLink":"/document/5205894","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5205894","pdfSize":"550KB"},"title":"A novel graph-based soft interference cancellation algorithm for FDM-CPM satellite systems"},{"order":"14","displayText":"Tarik Benaddi, Charly Poulliat, Marie-Laure Boucheret, Benjamin Gadat, Guy Lesthievent, \"Design of unstructured and protograph-based LDPC coded continuous phase modulation\", <i>Information Theory (ISIT) 2014 IEEE International Symposium on</i>, pp. 1982-1986, 2014.","links":{"documentLink":"/document/6875180","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6875180","pdfSize":"544KB"},"title":"Design of unstructured and protograph-based LDPC coded continuous phase modulation"},{"order":"15","displayText":"Amina Piemontese, Alexandre Graell i Amat, Giulio Colavolpe, \"Information-theoretic analysis and practical coding schemes for spectrally efficient FDM-CPM systems\", <i>Turbo Codes and Iterative Information Processing (ISTC) 2010 6th International Symposium on</i>, pp. 275-279, 2010.","links":{"documentLink":"/document/5613855","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5613855","pdfSize":"814KB"},"title":"Information-theoretic analysis and practical coding schemes for spectrally efficient FDM-CPM systems"},{"order":"16","displayText":"Bing Li, Baoming Bai, Mengyu Huang, \"A robust noncoherent iterative detection algorithm for serially concatenated CPM\", <i>Turbo Codes and Iterative Information Processing (ISTC) 2010 6th International Symposium on</i>, pp. 334-338, 2010.","links":{"documentLink":"/document/5613893","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5613893","pdfSize":"1013KB"},"title":"A robust noncoherent iterative detection algorithm for serially concatenated CPM"},{"order":"17","displayText":"Messai Malek, Amis Karine, Guilloud Fr\u00e9d\u00e9ric, \"A low complexity iterative soft detection for bit interleaved coded CPM\", <i>Turbo Codes and Iterative Information Processing (ISTC) 2014 8th International Symposium on</i>, pp. 12-16, 2014.","links":{"documentLink":"/document/6955076","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6955076","pdfSize":"512KB"},"title":"A low complexity iterative soft detection for bit interleaved coded CPM"},{"order":"18","displayText":"V. Dantona, B. Lankl, \"EXIT-based evolutionary optimization of continuous phase modulation waveforms\", <i>Wireless Communication Systems (ISWCS) 2017 International Symposium on</i>, pp. 193-198, 2017.","links":{"documentLink":"/document/8108109","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8108109","pdfSize":"887KB"},"title":"EXIT-based evolutionary optimization of continuous phase modulation waveforms"},{"order":"19","displayText":"Alberto Perotti, Alberto Tarable, Sergio Benedetto, Guido Montorsi, \"Capacity-Achieving CPM Schemes\", <i>Information Theory IEEE Transactions on</i>, vol. 56, no. 4, pp. 1521-1541, 2010.","links":{"documentLink":"/document/5437449","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5437449","pdfSize":"3312KB"},"title":"Capacity-Achieving CPM Schemes"},{"order":"20","displayText":"Nele Noels, Marc Moeneclaey, Frederik Simoens, Daniel Delaruelle, \"A Low-Complexity Iterative Phase Noise Tracker for Bit-Interleaved Coded CPM Signals in AWGN\", <i>Signal Processing IEEE Transactions on</i>, vol. 59, no. 9, pp. 4271-4285, 2011.","links":{"documentLink":"/document/5875905","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5875905","pdfSize":"728KB"},"title":"A Low-Complexity Iterative Phase Noise Tracker for Bit-Interleaved Coded CPM Signals in AWGN"},{"order":"21","displayText":"Amina Piemontese, Giulio Colavolpe, \"A Novel Graph-Based Suboptimal Multiuser Detector for FDM-CPM Transmissions\", <i>Wireless Communications IEEE Transactions on</i>, vol. 9, no. 9, pp. 2812-2819, 2010.","links":{"documentLink":"/document/5529754","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5529754","pdfSize":"257KB"},"title":"A Novel Graph-Based Suboptimal Multiuser Detector for FDM-CPM Transmissions"},{"order":"22","displayText":"Nicolo Mazzali, Giulio Colavolpe, Stefano Buzzi, \"CPM-Based Spread Spectrum Systems for Multi-User Communications\", <i>Wireless Communications IEEE Transactions on</i>, vol. 12, no. 1, pp. 358-367, 2013.","links":{"documentLink":"/document/6378500","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6378500","pdfSize":"433KB"},"title":"CPM-Based Spread Spectrum Systems for Multi-User Communications"},{"order":"23","displayText":"Malek Messai, Karine Amis, Fr\u00e9d\u00e9ric Guilloud, \"On the Optimization of a PSP-Based CPM Detection\", <i>Wireless Communications IEEE Transactions on</i>, vol. 15, no. 3, pp. 2144-2154, 2016.","links":{"documentLink":"/document/7322273","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7322273","pdfSize":"938KB"},"title":"On the Optimization of a PSP-Based CPM Detection"},{"order":"24","displayText":"Li Bing, Tor Aulin, Baoming Bai, Hailin Zhang, \"Design and Performance Analysis of Multiuser CPM With Single User Detection\", <i>Wireless Communications IEEE Transactions on</i>, vol. 15, no. 6, pp. 4032-4044, 2016.","links":{"documentLink":"/document/7415998","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7415998","pdfSize":"1923KB"},"title":"Design and Performance Analysis of Multiuser CPM With Single User Detection"},{"order":"25","displayText":"Amina Piemontese, Alexandre Graell i Amat, Giulio Colavolpe, \"Frequency Packing and Multiuser Detection for CPMs: How to Improve the Spectral Efficiency of DVB-RCS2 Systems\", <i>Wireless Communications Letters IEEE</i>, vol. 2, no. 1, pp. 74-77, 2013.","links":{"documentLink":"/document/6362143","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6362143","pdfSize":"171KB"},"title":"Frequency Packing and Multiuser Detection for CPMs: How to Improve the Spectral Efficiency of DVB-RCS2 Systems"},{"order":"26","displayText":"Xiaojie Dai, Yafeng Zhan, Ruyuan Zhang, \"Optimization design of C2PM with short frame and its implementation\", <i>Wireless Communications and Networking Conference (WCNC) 2013 IEEE</i>, pp. 3879-3883, 2013.","links":{"documentLink":"/document/6555194","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6555194","pdfSize":"597KB"},"title":"Optimization design of C2PM with short frame and its implementation"},{"order":"27","displayText":"Li Bing, Tor Aulin, Baoming Bai, \"A simplified detector for FDMA-CPM systems\", <i>Wireless Communications and Networking Conference (WCNC) 2014 IEEE</i>, pp. 606-611, 2014.","links":{"documentLink":"/document/6952117","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6952117","pdfSize":"5889KB"},"title":"A simplified detector for FDMA-CPM systems"},{"order":"28","displayText":"Li Bing, Baoming Bai, Jinfang Dou, \"The power spectral density of multiuser continuous phase modulation systems\", <i>Wireless Communications & Signal Processing (WCSP) 2013 International Conference on</i>, pp. 1-5, 2013.","links":{"documentLink":"/document/6677135","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6677135","pdfSize":"1241KB"},"title":"The power spectral density of multiuser continuous phase modulation systems"},{"order":"29","displayText":"Zhenhai Jing, Baoming Bai, \"An Approximation Method of the Continuous Phase Encoder in the Concatenated Coded GMSK System\", <i>Wireless Communications Networking and Mobile Computing (WiCOM) 2010 6th International Conference on</i>, pp. 1-4, 2010.","links":{"documentLink":"/document/5600943","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5600943","pdfSize":"307KB"},"title":"An Approximation Method of the Continuous Phase Encoder in the Concatenated Coded GMSK System"},{"order":"30","displayText":"Rui Xue, Chun-li Xiao, \"Power and Bandwidth Efficient Q-Ary LDPC Coded Partial Response Continuous Phase Modulation\", <i>Wireless Communications Networking and Mobile Computing (WiCOM) 2012 8th International Conference on</i>, pp. 1-4, 2012.","links":{"documentLink":"/document/6478621","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6478621","pdfSize":"587KB"},"title":"Power and Bandwidth Efficient Q-Ary LDPC Coded Partial Response Continuous Phase Modulation"}],"nonIeee":[{"order":"1","displayText":"Amina Piemontese, Nicol\u00f2 Mazzali, Giulio Colavolpe, \"Improving the spectral efficiency of FDM-CPM systems through packing and multiuser processing\", <i>International Journal of Satellite Communications and Networking</i>, vol. 30, pp. 64, 2012.","links":{"crossRefLink":"https://doi.org/10.1002/sat.1006"},"title":"Improving the spectral efficiency of FDM-CPM systems through packing and multiuser processing"},{"order":"2","displayText":"Wenwen Wang, Saman S. Abeysekera, \"Joint data detection and channel estimation for coded and uncoded continuous phase modulation signals\", <i>Wireless Communications and Mobile Computing</i>, vol. 16, pp. 223, 2016.","links":{"crossRefLink":"https://doi.org/10.1002/wcm.2502"},"title":"Joint data detection and channel estimation for coded and uncoded continuous phase modulation signals"},{"order":"3","displayText":"Jaeyoung Kim, Myeongsu Kang, Md Shohidul Islam, Cheol-Hong Kim, Jong-Myon Kim, \"A fast and energy-efficient Hamming decoder for software-defined radio using graphics processing units\", <i>The Journal of Supercomputing</i>, vol. 71, pp. 2454, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s11227-015-1396-x"},"title":"A fast and energy-efficient Hamming decoder for software-defined radio using graphics processing units"},{"order":"4","displayText":"Zhaonan Chen, Hongxing Wang, Zhiyong Zhao, Xiguo Liu, \"Novel PSWF-Based Multidimensional Constellation Modulation for Broadband Satellite Communication\", <i>Wireless Personal Communications</i>, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/s11277-015-3167-7"},"title":"Novel PSWF-Based Multidimensional Constellation Modulation for Broadband Satellite Communication"},{"order":"5","displayText":"Bing Li, Baoming Bai, Tor Aulin, Qi Li, \"Advanced continuous phase modulation for high mobility communications\", <i>Chinese Science Bulletin</i>, vol. 59, pp. 4999, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/s11434-014-0595-9"},"title":"Advanced continuous phase modulation for high mobility communications"},{"order":"6","displayText":"Zhidong Xie, Dongming Bian, Jing Hu, Qian Sun, \"A novel modulation for mobile satellite communications\", <i>Journal of Electronics (China)</i>, vol. 28, pp. 174, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/s11767-011-0583-z"},"title":"A novel modulation for mobile satellite communications"},{"order":"7","displayText":"Xiying Liu, Shancheng Zhao, Xiao Ma, \"A low complexity detection/decoding algorithm for NB-LDPC coded PRCPM system\", <i>Physical Communication</i>, vol. 17, pp. 165, 2015.","links":{"crossRefLink":"https://doi.org/10.1016/j.phycom.2015.08.011"},"title":"A low complexity detection/decoding algorithm for NB-LDPC coded PRCPM system"},{"order":"8","displayText":"Wen-Chao Zhai, Zan Li, Jiang-Bo Si, Jun Bai, \"Improved dichotomous search frequency offset estimator for burst-mode continuous phase modulation\", <i>Chinese Physics B</i>, vol. 24, pp. 118402, 2015.","links":{"crossRefLink":"https://doi.org/10.1088/1674-1056/24/11/118402"},"title":"Improved dichotomous search frequency offset estimator for burst-mode continuous phase modulation"},{"order":"9","displayText":"Li Bing, Baoming Bai, \"Design of Simplified Maximum-Likelihood Receivers for Multiuser CPM Systems\", <i>The Scientific World Journal</i>, vol. 2014, pp. 1, 2014.","links":{"crossRefLink":"https://doi.org/10.1155/2014/174294"},"title":"Design of Simplified Maximum-Likelihood Receivers for Multiuser CPM Systems"},{"order":"10","displayText":"Rui Xue, Yanbo Sun, Qiang Wei, \"Dynamic iteration stopping algorithm for non-binary LDPC-coded high-order PRCPM in the Rayleigh fading channel\", <i>EURASIP Journal on Wireless Communications and Networking</i>, vol. 2016, 2016.","links":{"crossRefLink":"https://doi.org/10.1186/s13638-016-0562-z"},"title":"Dynamic iteration stopping algorithm for non-binary LDPC-coded high-order PRCPM in the Rayleigh fading channel"},{"order":"11","displayText":"Md Shohidul ISLAM, Jong-Myon KIM, \"Accelerating Extended Hamming Code Decoders on Graphic Processing Units for High Speed Communication\", <i>IEICE Transactions on Communications</i>, vol. E97.B, pp. 1050, 2014.","links":{"crossRefLink":"https://doi.org/10.1587/transcom.E97.B.1050"},"title":"Accelerating Extended Hamming Code Decoders on Graphic Processing Units for High Speed Communication"},{"order":"12","displayText":"Rui Xue, Yanbo Sun, Danfeng Zhao, \"CPM Signals for Satellite Navigation in the S and C Bands\", <i>Sensors</i>, vol. 15, pp. 13184, 2015.","links":{"crossRefLink":"https://doi.org/10.3390/s150613184"},"title":"CPM Signals for Satellite Navigation in the S and C Bands"},{"order":"13","displayText":"Xiao Jun Wu, Jin Hua Sun, \"Simulation and Performance Analysis of Symbol Interleaved Serially Concatenated Continuous Phase Modulation\", <i>Advanced Materials Research</i>, vol. 466-467, pp. 655, 2012.","links":{"crossRefLink":"https://doi.org/10.4028/www.scientific.net/AMR.466-467.655"},"title":"Simulation and Performance Analysis of Symbol Interleaved Serially Concatenated Continuous Phase Modulation"},{"order":"14","displayText":"Kayol Soares Mayer, Candice M\u00fcller, Fernando Cesar Comparsi de Castro, Maria Cristina Felippetto de Castro, \"A New CPFSK Demodulation Approach for Software Defined Radio\", <i>Journal of Circuits, Systems and Computers</i>, vol. 28, pp. 1950243, 2019.","links":{"crossRefLink":"https://doi.org/10.1142/S0218126619502438"},"title":"A New CPFSK Demodulation Approach for Software Defined Radio"},{"order":"15","displayText":"Richard Hsin-Hsyong YANG, Chia-Kun LEE, Shiunn-Jang CHERN, \"Performance Improvement of the Catastrophic CPM Scheme with New Split-Merged MNSED\", <i>IEICE Transactions on Communications</i>, vol. E102.B, pp. 2091, 2019.","links":{"crossRefLink":"https://doi.org/10.1587/transcom.2018EBP3143"},"title":"Performance Improvement of the Catastrophic CPM Scheme with New Split-Merged MNSED"},{"order":"16","displayText":"Linbo Su, Ningyan Wang, Yani Zhang, Guijin Xia, Yinghui Xue, Jiaoke Lv, \"Serially concatenated extended CPM scheme based on TDRSS\", <i>Journal of Physics: Conference Series</i>, vol. 1486, pp. 062003, 2020.","links":{"crossRefLink":"https://doi.org/10.1088/1742-6596/1486/6/062003"},"title":"Serially concatenated extended CPM scheme based on TDRSS"},{"order":"17","displayText":"Tarik Benaddi, Charly Poulliat, \"Spatially coupled turbo-coded continuous phase modulation: asymptotic analysis and optimization\", <i>EURASIP Journal on Wireless Communications and Networking</i>, vol. 2020, 2020.","links":{"crossRefLink":"https://doi.org/10.1186/s13638-020-01773-7"},"title":"Spatially coupled turbo-coded continuous phase modulation: asymptotic analysis and optimization"},{"order":"18","displayText":"Rui Xue, Tong Wang, Yanbo Sun, Huaiyu Tang, \"Optimized Design for NB-LDPC-Coded High-Order CPM: Power and Iterative Efficiencies\", <i>Symmetry</i>, vol. 12, pp. 1353, 2020.","links":{"crossRefLink":"https://doi.org/10.3390/sym12081353"},"title":"Optimized Design for NB-LDPC-Coded High-Order CPM: Power and Iterative Efficiencies"}]},"formulaStrippedArticleTitle":"Serially concatenated continuous phase modulation for satellite communications","nonIeeeCitationCount":"18","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.86507S","lastupdate":"2021-10-02","title":"Serially concatenated continuous phase modulation for satellite communications","contentType":"periodicals","ieeeCitationCount":"35","publicationNumber":"7693"},{"_id":5090008,"paperCitations":{"ieee":[{"order":"1","displayText":"Ahasanun Nessa, Michel Kadoch, Bo Rong, \"Fountain Coded Cooperative Communications for LTE-A Connected Heterogeneous M2M Network\", <i>Access IEEE</i>, vol. 4, pp. 5280-5292, 2016.","links":{"documentLink":"/document/7551214","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7551214","pdfSize":"4356KB"},"title":"Fountain Coded Cooperative Communications for LTE-A Connected Heterogeneous M2M Network"},{"order":"2","displayText":"Rahul Urgaonkar, Michael J. Neely, \"Optimal routing with mutual information accumulation in wireless networks\", <i>Signals Systems and Computers (ASILOMAR) 2011 Conference Record of the Forty Fifth Asilomar Conference on</i>, pp. 1602-1609, 2011.","links":{"documentLink":"/document/6190290","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6190290","pdfSize":"198KB"},"title":"Optimal routing with mutual information accumulation in wireless networks"},{"order":"3","displayText":"Ding Wang, M. Reza Soleymani, \"Cooperative communication system with systematic Raptor codes\", <i>Electrical & Computer Engineering (CCECE) 2012 25th IEEE Canadian Conference on</i>, pp. 1-6, 2012.","links":{"documentLink":"/document/6335051","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6335051","pdfSize":"973KB"},"title":"Cooperative communication system with systematic Raptor codes"},{"order":"4","displayText":"Semiha Tedik Ba\u015faran, G\u00fcne\u015f Karabulut Kurt, Murat Uysal, \u0130brahim Altunba\u015f, \"A tutorial on network coded cooperation\", <i>Communications Surveys & Tutorials IEEE</i>, vol. 18, no. 4, pp. 2970-2990, 2016.","links":{"documentLink":"/document/7464271","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7464271","pdfSize":"1577KB"},"title":"A tutorial on network coded cooperation"},{"order":"5","displayText":"Hassan Hamdoun, Pavel Loskot, Timothy O'Farrell, \"Implementation trade-offs of fountain codes in LTE and LTE-A\", <i>Communications and Networking in China (CHINACOM) 2012 7th International ICST Conference on</i>, pp. 419-424, 2012.","links":{"documentLink":"/document/6417519","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6417519","pdfSize":"374KB"},"title":"Implementation trade-offs of fountain codes in LTE and LTE-A"},{"order":"6","displayText":"Xiaopu Yu, Ying Li, Weiqiang Yang, \"Rateless spinal code for decode-and-forward relay channel\", <i>High Mobility Wireless Communications (HMWC) 2015 International Workshop on</i>, pp. 71-75, 2015.","links":{"documentLink":"/document/7354338","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7354338","pdfSize":"189KB"},"title":"Rateless spinal code for decode-and-forward relay channel"},{"order":"7","displayText":"K. Ishibashi, K. Ishii, H. Ochiai, \"Dynamic Turbo Coded Cooperation with Simple Power Detection\", <i>Communications (ICC) 2010 IEEE International Conference on</i>, pp. 1-6, 2010.","links":{"documentLink":"/document/5501951","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5501951","pdfSize":"261KB"},"title":"Dynamic Turbo Coded Cooperation with Simple Power Detection"},{"order":"8","displayText":"Ahasanun Nessa, Michel Kadoch, Bo Rong, \"Joint network channel fountain scheme for reliable communication in wireless networks\", <i>Computing Networking and Communications (ICNC) 2014 International Conference on</i>, pp. 206-210, 2014.","links":{"documentLink":"/document/6785332","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6785332","pdfSize":"1065KB"},"title":"Joint network channel fountain scheme for reliable communication in wireless networks"},{"order":"9","displayText":"Guo-hai Yu, Cheng-gui Wang, Ya-long Zhang, Bi Li, \"Performance of rateless codes in half-duplex collaborative relay networks\", <i>Communication Technology (ICCT) 2010 12th IEEE International Conference on</i>, pp. 971-974, 2010.","links":{"documentLink":"/document/5688569","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5688569","pdfSize":"536KB"},"title":"Performance of rateless codes in half-duplex collaborative relay networks"},{"order":"10","displayText":"Lei Zhang, Jianxin Liao, Jingyu Wang, Qi Qi, \"Cooperative wireless relay networks using partial rateless codes\", <i>Ubiquitous and Future Networks (ICUFN) 2014 Sixth International Conf on</i>, pp. 15-16, 2014.","links":{"documentLink":"/document/6876739","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6876739","pdfSize":"180KB"},"title":"Cooperative wireless relay networks using partial rateless codes"},{"order":"11","displayText":"Momin Uppal, Guosen Yue, Xiaodong Wang, Zixiang Xiong, \"A rateless coded protocol for half-duplex wireless relay channels\", <i>Information Theory Proceedings (ISIT) 2010 IEEE International Symposium on</i>, pp. 953-957, 2010.","links":{"documentLink":"/document/5513439","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5513439","pdfSize":"226KB"},"title":"A rateless coded protocol for half-duplex wireless relay channels"},{"order":"12","displayText":"Mahyar Shirvani Moghaddam, Babak Hossein Khalaj, \"Cross-layer rateless coding over wireless relay channel\", <i>Telecommunications (IST) 2010 5th International Symposium on</i>, pp. 351-355, 2010.","links":{"documentLink":"/document/5734051","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5734051","pdfSize":"1138KB"},"title":"Cross-layer rateless coding over wireless relay channel"},{"order":"13","displayText":"Mahyar Shirvani Moghaddam, Babak Hossein Khalaj, Ehsan Pasandshanjani, \"Cross-layer rateless coding over wireless relay networks\", <i>Wireless Communications and Mobile Computing Conference (IWCMC) 2011 7th International</i>, pp. 1545-1549, 2011.","links":{"documentLink":"/document/5982768","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5982768","pdfSize":"334KB"},"title":"Cross-layer rateless coding over wireless relay networks"},{"order":"14","displayText":"Xijun Wang, Juan Liu, Wei Chen, Zhigang Cao, \"CORE-4: Cognition oriented relaying exploiting 4-D spectrum holes\", <i>Wireless Communications and Mobile Computing Conference (IWCMC) 2011 7th International</i>, pp. 1982-1987, 2011.","links":{"documentLink":"/document/5982838","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5982838","pdfSize":"380KB"},"title":"CORE-4: Cognition oriented relaying exploiting 4-D spectrum holes"},{"order":"15","displayText":"Rui Cao, Liuqing Yang, \"Decomposed LT Codes for Cooperative Relay Communications\", <i>Selected Areas in Communications IEEE Journal on</i>, vol. 30, no. 2, pp. 407-414, 2012.","links":{"documentLink":"/document/6136825","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6136825","pdfSize":"462KB"},"title":"Decomposed LT Codes for Cooperative Relay Communications"},{"order":"16","displayText":"Rahul Urgaonkar, Michael J. Neely, \"Optimal Routing with Mutual Information Accumulation in Wireless Networks\", <i>Selected Areas in Communications IEEE Journal on</i>, vol. 30, no. 9, pp. 1730-1737, 2012.","links":{"documentLink":"/document/6311231","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6311231","pdfSize":"1332KB"},"title":"Optimal Routing with Mutual Information Accumulation in Wireless Networks"},{"order":"17","displayText":"Koji Ishibashi, Koji Ishii, Hideki Ochiai, \"Dynamic Coded Cooperation Using Multiple Turbo Codes in Wireless Relay Networks\", <i>Selected Topics in Signal Processing IEEE Journal of</i>, vol. 5, no. 1, pp. 197-207, 2011.","links":{"documentLink":"/document/5535103","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5535103","pdfSize":"595KB"},"title":"Dynamic Coded Cooperation Using Multiple Turbo Codes in Wireless Relay Networks"},{"order":"18","displayText":"Shiuan-Hao Kuo, Yong Liang Guan, Shih-Kai Lee, Mao-Chao Lin, \"A Design of Physical-Layer Raptor Codes for Wide SNR Ranges\", <i>Communications Letters IEEE</i>, vol. 18, no. 3, pp. 491-494, 2014.","links":{"documentLink":"/document/6784554","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6784554","pdfSize":"185KB"},"title":"A Design of Physical-Layer Raptor Codes for Wide SNR Ranges"},{"order":"19","displayText":"Xilin Cheng, Rui Cao, Liuqing Yang, \"Practical implementation of hybrid DLT codes for cooperative relay communications\", <i>MILITARY COMMUNICATIONS CONFERENCE 2012 - MILCOM 2012</i>, pp. 1-6, 2012.","links":{"documentLink":"/document/6415655","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6415655","pdfSize":"275KB"},"title":"Practical implementation of hybrid DLT codes for cooperative relay communications"},{"order":"20","displayText":"Sonam Jain, Sarbani Ghose, Ranjan Bose, \"Analyzing secrecy of delay-constrained system in cooperative relay environment using rateless codes\", <i>Communications (NCC) 2017 Twenty-third National Conference on</i>, pp. 1-6, 2017.","links":{"documentLink":"/document/8077143","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8077143","pdfSize":"311KB"},"title":"Analyzing secrecy of delay-constrained system in cooperative relay environment using rateless codes"},{"order":"21","displayText":"R. Ahmed, M. Stojanovic, M. Chitre, \"Random linear packet coding for broadcast networks\", <i>Oceans - St. John's 2014</i>, pp. 1-6, 2014.","links":{"documentLink":"/document/7003031","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7003031","pdfSize":"941KB"},"title":"Random linear packet coding for broadcast networks"},{"order":"22","displayText":"Anya Apavatjrut, Katia Jaffr\u00e8s-Runser, Claire Goursaud, Jean-Marie Gorce, \"Combining LT codes and XOR network coding for reliable and energy efficient transmissions in wireless sensor networks\", <i>Sarnoff Symposium (SARNOFF) 2012 35th IEEE</i>, pp. 1-6, 2012.","links":{"documentLink":"/document/6222736","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6222736","pdfSize":"213KB"},"title":"Combining LT codes and XOR network coding for reliable and energy efficient transmissions in wireless sensor networks"},{"order":"23","displayText":"Zheng Wang, Jie Luo, \"Fountain Communication using Concatenated Codes\", <i>Communications IEEE Transactions on</i>, vol. 61, no. 2, pp. 443-454, 2013.","links":{"documentLink":"/document/6341768","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6341768","pdfSize":"537KB"},"title":"Fountain Communication using Concatenated Codes"},{"order":"24","displayText":"Shuang Tian, Yonghui Li, Mahyar Shirvanimoghaddam, Branka Vucetic, \"A Physical-Layer Rateless Code for Wireless Channels\", <i>Communications IEEE Transactions on</i>, vol. 61, no. 6, pp. 2117-2127, 2013.","links":{"documentLink":"/document/6510026","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6510026","pdfSize":"539KB"},"title":"A Physical-Layer Rateless Code for Wireless Channels"},{"order":"25","displayText":"Mahyar Shirvanimoghaddam, Yonghui Li, Shuang Tian, Branka Vucetic, \"Distributed Raptor Coding for Erasure Channels: Partially and Fully Coded Cooperation\", <i>Communications IEEE Transactions on</i>, vol. 61, no. 9, pp. 3576-3589, 2013.","links":{"documentLink":"/document/6573235","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6573235","pdfSize":"731KB"},"title":"Distributed Raptor Coding for Erasure Channels: Partially and Fully Coded Cooperation"},{"order":"26","displayText":"Xilin Cheng, Rui Cao, Liuqing Yang, \"Stochastic Polynomial Decomposition-Based Energy-Efficient Hybrid DLT Codes\", <i>Communications IEEE Transactions on</i>, vol. 64, no. 12, pp. 4897-4909, 2016.","links":{"documentLink":"/document/7467460","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7467460","pdfSize":"1336KB"},"title":"Stochastic Polynomial Decomposition-Based Energy-Efficient Hybrid DLT Codes"},{"order":"27","displayText":"Momin Uppal, Zigui Yang, Anders Host-Madsen, Zixiang Xiong, \"Cooperation in the Low Power Regime for the MAC Using Multiplexed Rateless Codes\", <i>Signal Processing IEEE Transactions on</i>, vol. 58, no. 9, pp. 4720-4734, 2010.","links":{"documentLink":"/document/5482064","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5482064","pdfSize":"1227KB"},"title":"Cooperation in the Low Power Regime for the MAC Using Multiplexed Rateless Codes"},{"order":"28","displayText":"Momin Uppal, Guosen Yue, Xiaodong Wang, Zixiang Xiong, \"A Rateless Coded Protocol for Half-Duplex Wireless Relay Channels\", <i>Signal Processing IEEE Transactions on</i>, vol. 59, no. 1, pp. 209-222, 2011.","links":{"documentLink":"/document/5604326","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5604326","pdfSize":"1022KB"},"title":"A Rateless Coded Protocol for Half-Duplex Wireless Relay Channels"},{"order":"29","displayText":"Xijun Wang, Wei Chen, Zhigang Cao, \"SPARC: Superposition-Aided Rateless Coding in Wireless Relay Systems\", <i>Vehicular Technology IEEE Transactions on</i>, vol. 60, no. 9, pp. 4427-4438, 2011.","links":{"documentLink":"/document/6046147","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6046147","pdfSize":"631KB"},"title":"SPARC: Superposition-Aided Rateless Coding in Wireless Relay Systems"},{"order":"30","displayText":"Neelesh B. Mehta, Vinod Sharma, Gaurav Bansal, \"Performance Analysis of a Cooperative System with Rateless Codes and Buffered Relays\", <i>Wireless Communications IEEE Transactions on</i>, vol. 10, no. 4, pp. 1069-1081, 2011.","links":{"documentLink":"/document/5696846","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5696846","pdfSize":"398KB"},"title":"Performance Analysis of a Cooperative System with Rateless Codes and Buffered Relays"}],"nonIeee":[{"order":"1","displayText":"Xiangming Li, Tao Jiang, \"Fountain Codes Over GF(q)\", <i>Wireless Communications and Mobile Computing</i>, pp. n/a, 2011.","links":{"crossRefLink":"https://doi.org/10.1002/wcm.1189"},"title":"Fountain Codes Over GF(q)"},{"order":"2","displayText":"Xilin Cheng, Liuqing Yang, Xiang Cheng, <i>Cooperative OFDM Underwater Acoustic Communications</i>, pp. 1, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-33207-9_1"},"title":""},{"order":"3","displayText":"Qinghe Du, Wanyu Li, Houbing Song, <i>Wireless Algorithms, Systems, and Applications</i>, vol. 10251, pp. 509, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-60033-8_44"},"title":""},{"order":"4","displayText":"Xuyun Wang, Yan Dong, Feng Liu, Xiaoyan Wang, Rupeng Xie, <i>Wireless Algorithms, Systems, and Applications</i>, vol. 6843, pp. 380, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-23490-3_35"},"title":""},{"order":"5","displayText":"Kaiyan Zhu, Hongyu Wang, Fanglin Niu, Fengjiao Jiang, \"Decomposed LT Codes for Cooperative Communications\", <i>International Journal of Wireless Information Networks</i>, vol. 21, pp. 317, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/s10776-014-0249-5"},"title":"Decomposed LT Codes for Cooperative Communications"},{"order":"6","displayText":"Lei Yuan, Jie Pan, Keyan Deng, \"A modified design of Raptor codes for small message length\", <i>Wireless Networks</i>, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/s11276-018-1674-7"},"title":"A modified design of Raptor codes for small message length"},{"order":"7","displayText":"Tran Trung Duy, Hyung Yun Kong, \"Secondary Spectrum Access in Cognitive Radio Networks Using Rateless Codes over Rayleigh Fading Channels\", <i>Wireless Personal Communications</i>, vol. 77, pp. 963, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/s11277-013-1546-5"},"title":"Secondary Spectrum Access in Cognitive Radio Networks Using Rateless Codes over Rayleigh Fading Channels"},{"order":"8","displayText":"Seyed Masoud Mirrezaei, Karim Faez, Shahram Yousefi, \"Towards Fountain Codes\", <i>Wireless Personal Communications</i>, vol. 77, pp. 1533, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/s11277-013-1597-7"},"title":"Towards Fountain Codes"},{"order":"9","displayText":"Seyed Masoud Mirrezaei, Karim Faez, Shahram Yousefi, \"Towards Fountain Codes. Part II: Belief Propagation Decoding\", <i>Wireless Personal Communications</i>, vol. 77, pp. 1563, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/s11277-014-1646-x"},"title":"Towards Fountain Codes. Part II: Belief Propagation Decoding"},{"order":"10","displayText":"C. Poulliat, <i>Academic Press Library in Mobile and Wireless Communications</i>, pp. 369, 2014.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-396499-1.00008-X"},"title":""},{"order":"11","displayText":"Zouhair Al-qudah, Monther Alrwashdeh, Laith Al-Hawary, Mohammad Al Bataineh, \"On the capacity of a relay network with orthogonal components\", <i>AEU - International Journal of Electronics and Communications</i>, vol. 70, pp. 636, 2016.","links":{"crossRefLink":"https://doi.org/10.1016/j.aeue.2016.01.022"},"title":"On the capacity of a relay network with orthogonal components"},{"order":"12","displayText":"Mohammed Usman, \"Convolutional fountain distribution over fading wireless channels\", <i>International Journal of Electronics</i>, vol. 99, pp. 1037, 2012.","links":{"crossRefLink":"https://doi.org/10.1080/00207217.2011.651694"},"title":"Convolutional fountain distribution over fading wireless channels"},{"order":"13","displayText":"YULI ZHAO, FRANCIS C. M. LAU, ZHILIANG ZHU, HAI YU, \"SCALE-FREE LUBY TRANSFORM CODES\", <i>International Journal of Bifurcation and Chaos</i>, vol. 22, pp. 1250094, 2012.","links":{"crossRefLink":"https://doi.org/10.1142/S0218127412500940"},"title":"SCALE-FREE LUBY TRANSFORM CODES"},{"order":"14","displayText":"Ahasanun Nessa, Michel Kadoch, Bo Rong, \"Efficient and Reliable Communication in Wireless Relay Networks Using Joint Network Channel Fountain\", <i>Journal of Communications</i>, vol. 9, pp. 597, 2014.","links":{"crossRefLink":"https://doi.org/10.12720/jcm.9.8.597-606"},"title":"Efficient and Reliable Communication in Wireless Relay Networks Using Joint Network Channel Fountain"},{"order":"15","displayText":"Hyung-Yun Kong, \"Simple Bidirectional Transmission Protocols Cooperative Transmission using Network Coding and Digital Fountain Codes\", <i>The Journal of the Institute of Webcasting, Internet and Telecommunication</i>, vol. 13, pp. 23, 2013.","links":{"crossRefLink":"https://doi.org/10.7236/JIIBC.2013.13.4.23"},"title":"Simple Bidirectional Transmission Protocols Cooperative Transmission using Network Coding and Digital Fountain Codes"},{"order":"16","displayText":"Wenjun Yang, Qinghe Du, Zhiwei Liu, Meng Wang, Pinyi Ren, \"Development of Physical Layer Security Simulation Platform\", <i>Procedia Computer Science</i>, vol. 187, pp. 495, 2021.","links":{"crossRefLink":"https://doi.org/10.1016/j.procs.2021.04.089"},"title":"Development of Physical Layer Security Simulation Platform"},{"order":"17","displayText":"Khaled F. Hayajneh, \"Memory-Based LT Codes for Efficient 5G Networks and Beyond\", <i>Electronics</i>, vol. 10, pp. 3169, 2021.","links":{"crossRefLink":"https://doi.org/10.3390/electronics10243169"},"title":"Memory-Based LT Codes for Efficient 5G Networks and Beyond"}]},"formulaStrippedArticleTitle":"Fountain codes over fading relay channels","nonIeeeCitationCount":"17","contentTypeDisplay":"Journals","patentCitationCount":"1","mlTime":"PT0.578941S","lastupdate":"2021-12-21","title":"Fountain codes over fading relay channels","contentType":"periodicals","ieeeCitationCount":"40","publicationNumber":"7693"},{"_id":5090010,"paperCitations":{"ieee":[{"order":"1","displayText":"S.M. Azimi, \"Pareto optimal primary-secondary user dynamic spectrum leasing game\", <i>Electronics Letters</i>, vol. 50, no. 12, pp. 874-876, 2014.","links":{"crossRefLink":"https://doi.org/10.1049/el.2013.2732","pdfSize":"113KB"},"title":"Pareto optimal primary-secondary user dynamic spectrum leasing game"},{"order":"2","displayText":"Insook Kim, Dongwoo Kim, \"Optimal incentive design for collaborative primary-secondary transmission with primary data-rate constraints\", <i>Communications IET</i>, vol. 7, no. 17, pp. 1993-2003, 2013.","links":{"crossRefLink":"https://doi.org/10.1049/iet-com.2012.0826","pdfSize":"487KB"},"title":"Optimal incentive design for collaborative primary-secondary transmission with primary data-rate constraints"},{"order":"3","displayText":"Ahsan Saadat, Wei Ni, Rein Vesilo, \"Collaborative Spectrum Sharing Through Non-Collaborative Gaming for Next-Generation Small Cells\", <i>Access IEEE</i>, vol. 5, pp. 10182-10192, 2017.","links":{"documentLink":"/document/7938606","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7938606","pdfSize":"4748KB"},"title":"Collaborative Spectrum Sharing Through Non-Collaborative Gaming for Next-Generation Small Cells"},{"order":"4","displayText":"Sudharman K. Jayaweera, Carlos Mosquera, \"A dynamic spectrum leasing (DSL) framework for spectrum sharing in cognitive radio networks\", <i>Signals Systems and Computers 2009 Conference Record of the Forty-Third Asilomar Conference on</i>, pp. 1819-1823, 2009.","links":{"documentLink":"/document/5470212","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5470212","pdfSize":"250KB"},"title":"A dynamic spectrum leasing (DSL) framework for spectrum sharing in cognitive radio networks"},{"order":"5","displayText":"Yufei Zhu, Weidang Lu, Hong Peng, Xin Liu, Jingyu Hua, \"Primary and secondary QoS guranteed spectrum sharing protocol with optimal time allocation\", <i>Communications and Networking in China (ChinaCom) 2015 10th International Conference on</i>, pp. 393-398, 2015.","links":{"documentLink":"/document/7497972","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7497972","pdfSize":"258KB"},"title":"Primary and secondary QoS guranteed spectrum sharing protocol with optimal time allocation"},{"order":"6","displayText":"Ya-zhen Ren, Qin-yu Zhang, Pei-pei Chen, \"Cooperative and Non-cooperative WSPs in Dynamic Spectrum Leasing\", <i>Communications and Mobile Computing (CMC) 2011 Third International Conference on</i>, pp. 274-277, 2011.","links":{"documentLink":"/document/5931248","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5931248","pdfSize":"491KB"},"title":"Cooperative and Non-cooperative WSPs in Dynamic Spectrum Leasing"},{"order":"7","displayText":"Georgios I. Tsiropoulos, Octavia A. Dobre, Mohamed Hossam Ahmed, Kareem E. Baddour, \"Radio Resource Allocation Techniques for Efficient Spectrum Access in Cognitive Radio Networks\", <i>Communications Surveys & Tutorials IEEE</i>, vol. 18, no. 1, pp. 824-847, 2016.","links":{"documentLink":"/document/6926773","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6926773","pdfSize":"1389KB"},"title":"Radio Resource Allocation Techniques for Efficient Spectrum Access in Cognitive Radio Networks"},{"order":"8","displayText":"Manal El Tanab, Walaa Hamouda, \"Resource Allocation for Underlay Cognitive Radio Networks: A Survey\", <i>Communications Surveys & Tutorials IEEE</i>, vol. 19, no. 2, pp. 1249-1276, 2017.","links":{"documentLink":"/document/7748564","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7748564","pdfSize":"2789KB"},"title":"Resource Allocation for Underlay Cognitive Radio Networks: A Survey"},{"order":"9","displayText":"Lingjie Duan, Jianwei Huang, Biying Shou, \"Competition with Dynamic Spectrum Leasing\", <i>New Frontiers in Dynamic Spectrum 2010 IEEE Symposium on</i>, pp. 1-11, 2010.","links":{"documentLink":"/document/5457903","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5457903","pdfSize":"337KB"},"title":"Competition with Dynamic Spectrum Leasing"},{"order":"10","displayText":"Stefano Buzzi, Daniela Saturnino, \"A game-theoretic approach to energy-efficient power control in cognitive wireless networks\", <i>Wireless Conference (EW) 2010 European</i>, pp. 646-653, 2010.","links":{"documentLink":"/document/5483465","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5483465","pdfSize":"472KB"},"title":"A game-theoretic approach to energy-efficient power control in cognitive wireless networks"},{"order":"11","displayText":"Robert Murawski, Eylem Ekici, \"Backward-Compatible Dynamic Spectrum Leasing for 802.11-Based Wireless Networks\", <i>Global Telecommunications Conference (GLOBECOM 2010) 2010 IEEE</i>, pp. 1-6, 2010.","links":{"documentLink":"/document/5684073","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5684073","pdfSize":"188KB"},"title":"Backward-Compatible Dynamic Spectrum Leasing for 802.11-Based Wireless Networks"},{"order":"12","displayText":"Yichen Wang, Pinyi Ren, Qinghe Du, Chao Zhang, \"A Channel-Aggregation Diversity Based MAC Protocol in Power-Constrained Cognitive Ad Hoc Networks\", <i>Global Telecommunications Conference (GLOBECOM 2011) 2011 IEEE</i>, pp. 1-6, 2011.","links":{"documentLink":"/document/6133803","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6133803","pdfSize":"225KB"},"title":"A Channel-Aggregation Diversity Based MAC Protocol in Power-Constrained Cognitive Ad Hoc Networks"},{"order":"13","displayText":"Song He, Lingge Jiang, Chen He, \"A novel secondary user assisted relay mechanism in cognitive radio networks with multiple primary users\", <i>Global Communications Conference (GLOBECOM) 2012 IEEE</i>, pp. 1254-1259, 2012.","links":{"documentLink":"/document/6503285","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6503285","pdfSize":"439KB"},"title":"A novel secondary user assisted relay mechanism in cognitive radio networks with multiple primary users"},{"order":"14","displayText":"Naveed Ul Hassan, Sajjad Hussain, Chau Yuen, Lingjie Duan, \"Tradeoff between spectrum cost and quality of service in a cognitive radio network\", <i>Global Communications Conference (GLOBECOM) 2013 IEEE</i>, pp. 1179-1184, 2013.","links":{"documentLink":"/document/6831234","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6831234","pdfSize":"14324KB"},"title":"Tradeoff between spectrum cost and quality of service in a cognitive radio network"},{"order":"15","displayText":"Sudharman K. Jayaweera, Kamrul Hakim, Carlos Mosquera, \"A Game-Theoretic Framework for Dynamic Spectrum Leasing (DSL) in Cognitive Radios\", <i>GLOBECOM Workshops 2009 IEEE</i>, pp. 1-6, 2009.","links":{"documentLink":"/document/5360737","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5360737","pdfSize":"178KB"},"title":"A Game-Theoretic Framework for Dynamic Spectrum Leasing (DSL) in Cognitive Radios"},{"order":"16","displayText":"Mahmoud Alayesh, Nasir Ghani, \"Impacts of fast flat fading channel on the performance of a primary-secondary user power control game for cognitive radios\", <i>GLOBECOM Workshops (GC Wkshps) 2010 IEEE</i>, pp. 751-756, 2010.","links":{"documentLink":"/document/5700424","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5700424","pdfSize":"504KB"},"title":"Impacts of fast flat fading channel on the performance of a primary-secondary user power control game for cognitive radios"},{"order":"17","displayText":"N. Movahhedinia, A. Tizghadam, A. Leon-Garcia, \"A robust power control method for Cognitive Radio Networks\", <i>GLOBECOM Workshops (GC Wkshps) 2010 IEEE</i>, pp. 773-777, 2010.","links":{"documentLink":"/document/5700428","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5700428","pdfSize":"352KB"},"title":"A robust power control method for Cognitive Radio Networks"},{"order":"18","displayText":"Mahmoud Alayesh, Nasir Ghani, Mahmoud Qasaymeh, \"Performance of a primary-secondary user power control game for cognitive radios under Rayleigh fast fading channel\", <i>High-Capacity Optical Networks and Enabling Technologies (HONET) 2010</i>, pp. 227-231, 2010.","links":{"documentLink":"/document/5715778","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5715778","pdfSize":"150KB"},"title":"Performance of a primary-secondary user power control game for cognitive radios under Rayleigh fast fading channel"},{"order":"19","displayText":"Veeru Sharma, Vivek Bohara, \"Exploiting machine learning algorithms for cognitive radio\", <i>Advances in Computing Communications and Informatics (ICACCI 2014 International Conference on</i>, pp. 1554-1558, 2014.","links":{"documentLink":"/document/6968571","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6968571","pdfSize":"174KB"},"title":"Exploiting machine learning algorithms for cognitive radio"},{"order":"20","displayText":"K. Hakim, S. K. Jayaweera, C. Mosquera, \"Analysis of Linear Receivers in a DSL Game for Spectrum Sharing in Cognitive Radio Networks\", <i>Communications (ICC) 2010 IEEE International Conference on</i>, pp. 1-5, 2010.","links":{"documentLink":"/document/5502742","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5502742","pdfSize":"210KB"},"title":"Analysis of Linear Receivers in a DSL Game for Spectrum Sharing in Cognitive Radio Networks"},{"order":"21","displayText":"Indika A. M. Balapuwaduge, Amogh Rajanna, Mostafa Kaveh, Frank Y. Li, \"Performance evaluation of three dynamic channel access strategies for spectrum leasing in CRNs\", <i>Communications (ICC) 2015 IEEE International Conference on</i>, pp. 7570-7575, 2015.","links":{"documentLink":"/document/7249537","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7249537","pdfSize":"707KB"},"title":"Performance evaluation of three dynamic channel access strategies for spectrum leasing in CRNs"},{"order":"22","displayText":"Mahmoud A. Alayesh, Nasir Ghani, \"Game Theoretic Power Control under Rician Slow-Flat Fading Channels in Cognitive Radios Networks\", <i>Computer Communications and Networks (ICCCN) 2011 Proceedings of 20th International Conference on</i>, pp. 1-6, 2011.","links":{"documentLink":"/document/6005943","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6005943","pdfSize":"182KB"},"title":"Game Theoretic Power Control under Rician Slow-Flat Fading Channels in Cognitive Radios Networks"},{"order":"23","displayText":"Yuan Wu, Danny H.K. Tsang, Liping Qian, Limin Meng, \"Network-welfare maximization for Cognitive Radio Networks via optimal matching\", <i>Communications in China (ICCC) 2012 1st IEEE International Conference on</i>, pp. 584-589, 2012.","links":{"documentLink":"/document/6356952","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6356952","pdfSize":"252KB"},"title":"Network-welfare maximization for Cognitive Radio Networks via optimal matching"},{"order":"24","displayText":"Qionghua Zhu, Yuan Wu, Danny H. K. Tsang, Hong Peng, \"Cooperative spectrum sharing in cognitive radio networks with proactive primary system\", <i>Communications in China - Workshops (CIC/ICCC) 2013 IEEE/CIC International Conference on</i>, pp. 82-87, 2013.","links":{"documentLink":"/document/6670572","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6670572","pdfSize":"176KB"},"title":"Cooperative spectrum sharing in cognitive radio networks with proactive primary system"},{"order":"25","displayText":"Mahmoud A. Alayesh, Nasir Ghani, \"Cognitive radios power control game under Rayleigh slow fading channel\", <i>Communications and Information Technology (ICCIT) 2011 International Conference on</i>, pp. 193-198, 2011.","links":{"documentLink":"/document/5762678","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5762678","pdfSize":"447KB"},"title":"Cognitive radios power control game under Rayleigh slow fading channel"},{"order":"26","displayText":"Yao Zhang, Supeng Leng, Ming Zeng, \"An Auction-theoretic Spectrum Leasing Scheme for Cognitive Radio Networks\", <i>Computational Problem-Solving (ICCP) 2012 International Conference on</i>, pp. 29-34, 2012.","links":{"documentLink":"/document/6384264","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6384264","pdfSize":"225KB"},"title":"An Auction-theoretic Spectrum Leasing Scheme for Cognitive Radio Networks"},{"order":"27","displayText":"Aqeel Raza Syed, Kok-Lim Alvin Yau, \"Relay node selection for spectrum leasing in cognitive radio networks\", <i>Control System Computing and Engineering (ICCSCE) 2013 IEEE International Conference on</i>, pp. 85-89, 2013.","links":{"documentLink":"/document/6719937","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6719937","pdfSize":"841KB"},"title":"Relay node selection for spectrum leasing in cognitive radio networks"},{"order":"28","displayText":"Zhang Deng, Yitao Xu, Naichao Wang, \"Power control game via improved utility functions of primary-secondary user in cognitive radio networks\", <i>Computer Science and Network Technology (ICCSNT) 2011 International Conference on</i>, vol. 3, pp. 1460-1463, 2011.","links":{"documentLink":"/document/6182241","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6182241","pdfSize":"639KB"},"title":"Power control game via improved utility functions of primary-secondary user in cognitive radio networks"},{"order":"29","displayText":"Mario Maruenda-Hern\u00e1ndez, Fernando P\u00e9rez-Gonz\u00e1lez, Sudharman K. Jayaweera, \"A subspace-based policy enforcement method in dynamic spectrum leasing schemes\", <i>Communication Technology (ICCT) 2011 IEEE 13th International Conference on</i>, pp. 1118-1123, 2011.","links":{"documentLink":"/document/6158056","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6158056","pdfSize":"121KB"},"title":"A subspace-based policy enforcement method in dynamic spectrum leasing schemes"},{"order":"30","displayText":"G. El-howayek, S. K. Jayaweera, K. Hakim, G. V\u00e1zquez-Vilar, C. Mosquera, \"Dynamic Spectrum Leasing (DSL) in Dynamic Channels\", <i>Communications Workshops (ICC) 2010 IEEE International Conference on</i>, pp. 1-5, 2010.","links":{"documentLink":"/document/5503875","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5503875","pdfSize":"175KB"},"title":"Dynamic Spectrum Leasing (DSL) in Dynamic Channels"}],"nonIeee":[{"order":"1","displayText":"Maziar Nekovee, Peter Anker, <i>Cognitive Communications</i>, pp. 283, 2012.","links":{"crossRefLink":"https://doi.org/10.1002/9781118360316.ch11"},"title":""},{"order":"2","displayText":"<i>Signal Processing for Cognitive Radios</i>, pp. 721, 2014.","links":{"crossRefLink":"https://doi.org/10.1002/9781118824818.bref"},"title":""},{"order":"3","displayText":"Siavash Bayat, Raymond H.\u2009Y. Louie, Branka Vucetic, Yonghui Li, \"Dynamic decentralised algorithms for cognitive radio relay networks with multiple primary and secondary users utilising matching theory\", <i>Transactions on Emerging Telecommunications Technologies</i>, vol. 24, pp. 486, 2013.","links":{"crossRefLink":"https://doi.org/10.1002/ett.2663"},"title":"Dynamic decentralised algorithms for cognitive radio relay networks with multiple primary and secondary users utilising matching theory"},{"order":"4","displayText":"Peipei Chen, Qinyu Zhang, Yazhen Ren, <i>Wireless Internet</i>, vol. 98, pp. 458, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-30493-4_44"},"title":""},{"order":"5","displayText":"Mehdi Ghamari Adian, Hassan Aghaeinia, \"An auction-based approach for spectrum leasing in cooperative cognitive radio networks: when to lease and how much to be leased\", <i>Wireless Networks</i>, vol. 20, pp. 411, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/s11276-013-0612-y"},"title":"An auction-based approach for spectrum leasing in cooperative cognitive radio networks: when to lease and how much to be leased"},{"order":"6","displayText":"Mario L\u00f3pez-Mart\u00ednez, Juan J. Alcaraz, Javier Vales-Alonso, Joan Garcia-Haro, \"Automated spectrum trading mechanisms: understanding the big picture\", <i>Wireless Networks</i>, vol. 21, pp. 685, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s11276-014-0812-0"},"title":"Automated spectrum trading mechanisms: understanding the big picture"},{"order":"7","displayText":"Seyyed Mohammadreza Azimi, Mohammad Hossein Manshaei, Faramarz Hendessi, \"Cooperative primary\u2013secondary dynamic spectrum leasing game via decentralized bargaining\", <i>Wireless Networks</i>, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s11276-015-0999-8"},"title":"Cooperative primary\u2013secondary dynamic spectrum leasing game via decentralized bargaining"},{"order":"8","displayText":"Sabita Maharjan, Yan Zhang, Stein Gjessing, \"Economic Approaches for Cognitive Radio Networks: A Survey\", <i>Wireless Personal Communications</i>, vol. 57, pp. 33, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/s11277-010-0005-9"},"title":"Economic Approaches for Cognitive Radio Networks: A Survey"},{"order":"9","displayText":"Dong Li, \"Joint Power and Rate Control Combined with Adaptive Modulation in Cognitive Radio Networks\", <i>Wireless Personal Communications</i>, vol. 63, pp. 549, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/s11277-010-0149-7"},"title":"Joint Power and Rate Control Combined with Adaptive Modulation in Cognitive Radio Networks"},{"order":"10","displayText":"Hai-Lin Xiao, Shan Ouyang, \"Power Control and Allocation for MIMO Broadcast Channels in Cognitive Radio Networks\", <i>Wireless Personal Communications</i>, vol. 71, pp. 71, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/s11277-012-0796-y"},"title":"Power Control and Allocation for MIMO Broadcast Channels in Cognitive Radio Networks"},{"order":"11","displayText":"Haitao Xu, Xianwei Zhou, \"Differential Game Based Cooperative Power Control in Cognitive Radio Networks\", <i>Wireless Personal Communications</i>, vol. 73, pp. 651, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/s11277-013-1208-7"},"title":"Differential Game Based Cooperative Power Control in Cognitive Radio Networks"},{"order":"12","displayText":"Weng-jiang Feng, Rong Jiang, Peipei Han, Wanli Liao, Haochen He, \"Performance Analysis of Cognitive Radio Spectrum Access with Different Primary User Access Schemes\", <i>Wireless Personal Communications</i>, vol. 75, pp. 309, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/s11277-013-1364-9"},"title":"Performance Analysis of Cognitive Radio Spectrum Access with Different Primary User Access Schemes"},{"order":"13","displayText":"Weng-jiang Feng, Weiheng Jiang, \"Primary Network Interference Compensation-Based Dynamic Spectrum Leasing and Secondary Network Power Control\", <i>Wireless Personal Communications</i>, vol. 82, pp. 965, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s11277-014-2261-6"},"title":"Primary Network Interference Compensation-Based Dynamic Spectrum Leasing and Secondary Network Power Control"},{"order":"14","displayText":"Mehdi Ghamari Adian, \"A Coalitional and Two-Level Game Based Approach for Spectrum Leasing in MIMO Cooperative Cognitive Radio Networks\", <i>Wireless Personal Communications</i>, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/s11277-017-4198-z"},"title":"A Coalitional and Two-Level Game Based Approach for Spectrum Leasing in MIMO Cooperative Cognitive Radio Networks"},{"order":"15","displayText":"Si Chen, <i>Vehicular Communications and Networks</i>, pp. 127, 2015.","links":{"crossRefLink":"https://doi.org/10.1016/B978-1-78242-211-2.00007-6"},"title":""},{"order":"16","displayText":"Lei WANG, Xing-kun XU, Wen-jun XU, Zhi-qiang HE, Jia-ru LIN, \"Novel pricing model for spectrum leasing in secondary spectrum market\", <i>The Journal of China Universities of Posts and Telecommunications</i>, vol. 17, pp. 12, 2010.","links":{"crossRefLink":"https://doi.org/10.1016/S1005-8885(09)60501-X"},"title":"Novel pricing model for spectrum leasing in secondary spectrum market"},{"order":"17","displayText":"R. Murawski, E. Ekici, \"Utilizing dynamic spectrum leasing for cognitive radios in 802.11-based wireless networks\", <i>Computer Networks</i>, vol. 55, pp. 2646, 2011.","links":{"crossRefLink":"https://doi.org/10.1016/j.comnet.2011.05.011"},"title":"Utilizing dynamic spectrum leasing for cognitive radios in 802.11-based wireless networks"},{"order":"18","displayText":"Dingde Jiang, Yuanting Wang, Chunping Yao, Yang Han, \"An effective dynamic spectrum access algorithm for multi-hop cognitive wireless networks\", <i>Computer Networks</i>, vol. 84, pp. 1, 2015.","links":{"crossRefLink":"https://doi.org/10.1016/j.comnet.2015.04.003"},"title":"An effective dynamic spectrum access algorithm for multi-hop cognitive wireless networks"},{"order":"19","displayText":"Xun Xiao, Rui Zhang, Jianping Wang, Chunming Qiao, Kejie Lu, \"An optimal pricing scheme to improve transmission opportunities for a mobile virtual network operator\", <i>Computer Networks</i>, vol. 99, pp. 51, 2016.","links":{"crossRefLink":"https://doi.org/10.1016/j.comnet.2016.02.004"},"title":"An optimal pricing scheme to improve transmission opportunities for a mobile virtual network operator"},{"order":"20","displayText":"E. Pasandshanjani, B.H. Khalaj, \"Primary-secondary interaction modelling in cellular cognitive radio networks: A game-theoretic approach\", <i>IET Communications</i>, vol. 6, pp. 1212, 2012.","links":{"crossRefLink":"https://doi.org/10.1049/iet-com.2011.0224"},"title":"Primary-secondary interaction modelling in cellular cognitive radio networks: A game-theoretic approach"},{"order":"21","displayText":"Aqeel Raza Syed, Kok-Lim Alvin Yau, \"Spectrum Leasing in Cognitive Radio Networks: A Survey\", <i>International Journal of Distributed Sensor Networks</i>, vol. 10, pp. 329235, 2014.","links":{"crossRefLink":"https://doi.org/10.1155/2014/329235"},"title":"Spectrum Leasing in Cognitive Radio Networks: A Survey"},{"order":"22","displayText":"<i>Spectrum Sharing in Wireless Networks</i>, pp. 301, 2016.","links":{"crossRefLink":"https://doi.org/10.1201/9781315370422-13"},"title":""},{"order":"23","displayText":"<i>Spectrum Sharing in Wireless Networks</i>, pp. 75, 2016.","links":{"crossRefLink":"https://doi.org/10.1201/9781315370422-5"},"title":""},{"order":"24","displayText":"Anestis Tsakmalis, Symeon Chatzinotas, Bj\u00f6rn Ottersten, <i>Opportunities in 5G Networks</i>, pp. 217, 2016.","links":{"crossRefLink":"https://doi.org/10.1201/b19698-13"},"title":""},{"order":"25","displayText":"Young-Keum SONG, Dongwoo KIM, \"Interactive Admission and Power Control Protocol for Cooperative Spectrum Underlay in Distributed Cognitive Radio Networks\", <i>IEICE Transactions on Communications</i>, vol. E94-B, pp. 2785, 2011.","links":{"crossRefLink":"https://doi.org/10.1587/transcom.E94.B.2785"},"title":"Interactive Admission and Power Control Protocol for Cooperative Spectrum Underlay in Distributed Cognitive Radio Networks"},{"order":"26","displayText":"Chungang YANG, Jiandong LI, \"Pricing-Based Dynamic Spectrum Leasing: A Hierarchical Multi-Stage Stackelberg Game Perspective\", <i>IEICE Transactions on Communications</i>, vol. E96.B, pp. 1511, 2013.","links":{"crossRefLink":"https://doi.org/10.1587/transcom.E96.B.1511"},"title":"Pricing-Based Dynamic Spectrum Leasing: A Hierarchical Multi-Stage Stackelberg Game Perspective"},{"order":"27","displayText":"Ram Narayanan, Richard Pooler, Anthony Martone, Kyle Gallagher, Kelly Sherbondy, \"The Spectrum Analysis Solution (SAS) System: Theoretical Analysis Hardware Design and Implementation\", <i>Sensors</i>, vol. 18, pp. 652, 2018.","links":{"crossRefLink":"https://doi.org/10.3390/s18020652"},"title":"The Spectrum Analysis Solution (SAS) System: Theoretical Analysis, Hardware Design and Implementation"},{"order":"28","displayText":"Rong-hua Luo, Zhen Yang, \"Stackelberg Game-based Distributed Power Allocation Algorithm in Cognitive Radios\", <i>Journal of Electronics & Information Technology</i>, vol. 32, pp. 2964, 2011.","links":{"crossRefLink":"https://doi.org/10.3724/SP.J.1146.2010.00374"},"title":"Stackelberg Game-based Distributed Power Allocation Algorithm in Cognitive Radios"},{"order":"29","displayText":"Chungang Yang, Jiandong Li, <i>Handbook of Research on Software-Defined and Cognitive Radio Technologies for Dynamic Spectrum Management</i>, pp. 478, 2015.","links":{"crossRefLink":"https://doi.org/10.4018/978-1-4666-6571-2.ch018"},"title":""},{"order":"30","displayText":"Hailing Zhu, Andre Nel, Hendrik Ferreira, <i>Handbook of Research on Software-Defined and Cognitive Radio Technologies for Dynamic Spectrum Management</i>, pp. 884, 2015.","links":{"crossRefLink":"https://doi.org/10.4018/978-1-4666-6571-2.ch034"},"title":""}]},"formulaStrippedArticleTitle":"Dynamic spectrum leasing in cognitive radio networks via primary-secondary user power control games","nonIeeeCitationCount":"40","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT1.647705S","lastupdate":"2021-10-05","title":"Dynamic spectrum leasing in cognitive radio networks via primary-secondary user power control games","contentType":"periodicals","ieeeCitationCount":"101","publicationNumber":"7693"},{"_id":5090038,"paperCitations":{"ieee":[{"order":"1","displayText":"Emily Hill, Manuel Roldan-Vega, Jerry Alan Fails, Greg Mallet, \"NL-based query refinement and contextualized code search results: A user study\", <i>Software Maintenance Reengineering and Reverse Engineering (CSMR-WCRE) 2014 Software Evolution Week - IEEE Conference on</i>, pp. 34-43, 2014.","links":{"documentLink":"/document/6747190","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6747190","pdfSize":"423KB"},"title":"NL-based query refinement and contextualized code search results: A user study"},{"order":"2","displayText":"Annibale Panichella, Collin McMillan, Evan Moritz, Davide Palmieri, Rocco Oliveto, Denys Poshyvanyk, Andrea De Lucia, \"When and How Using Structural Information to Improve IR-Based Traceability Recovery\", <i>Software Maintenance and Reengineering (CSMR) 2013 17th European Conference on</i>, pp. 199-208, 2013.","links":{"documentLink":"/document/6498468","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6498468","pdfSize":"719KB"},"title":"When and How Using Structural Information to Improve IR-Based Traceability Recovery"},{"order":"3","displayText":"Andrea De Lucia, Massimiliano Di Penta, Rocco Oliveto, Annibale Panichella, Sebastiano Panichella, \"Improving IR-based Traceability Recovery Using Smoothing Filters\", <i>Program Comprehension (ICPC) 2011 IEEE 19th International Conference on</i>, pp. 21-30, 2011.","links":{"documentLink":"/document/5970160","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5970160","pdfSize":"1895KB"},"title":"Improving IR-based Traceability Recovery Using Smoothing Filters"},{"order":"4","displayText":"Anas Mahmoud, Nan Niu, Songhua Xu, \"A semantic relatedness approach for traceability link recovery\", <i>Program Comprehension (ICPC) 2012 IEEE 20th International Conference on</i>, pp. 183-192, 2012.","links":{"documentLink":"/document/6240487","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6240487","pdfSize":"1225KB"},"title":"A semantic relatedness approach for traceability link recovery"},{"order":"5","displayText":"Anas Mahmoud, \"Toward an effective automated tracing process\", <i>Program Comprehension (ICPC) 2012 IEEE 20th International Conference on</i>, pp. 269-272, 2012.","links":{"documentLink":"/document/6240502","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6240502","pdfSize":"302KB"},"title":"Toward an effective automated tracing process"},{"order":"6","displayText":"Samir Gupta, Sana Malik, Lori Pollock, K. Vijay-Shanker, \"Part-of-speech tagging of program identifiers for improved text-based software engineering tools\", <i>Program Comprehension (ICPC) 2013 IEEE 21st International Conference on</i>, pp. 3-12, 2013.","links":{"documentLink":"/document/6613828","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6613828","pdfSize":"224KB"},"title":"Part-of-speech tagging of program identifiers for improved text-based software engineering tools"},{"order":"7","displayText":"Andrea De Lucia, Rocco Oliveto, Genoveffa Tortora, \"The role of the coverage analysis during IR-based traceability recovery: A controlled experiment\", <i>Software Maintenance 2009. ICSM 2009. IEEE International Conference on</i>, pp. 371-380, 2009.","links":{"documentLink":"/document/5306317","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5306317","pdfSize":"1320KB"},"title":"The role of the coverage analysis during IR-based traceability recovery: A controlled experiment"},{"order":"8","displayText":"Malcom Gethers, Rocco Oliveto, Denys Poshyvanyk, Andrea De Lucia, \"On integrating orthogonal information retrieval methods to improve traceability recovery\", <i>Software Maintenance (ICSM) 2011 27th IEEE International Conference on</i>, pp. 133-142, 2011.","links":{"documentLink":"/document/6080780","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6080780","pdfSize":"687KB"},"title":"On integrating orthogonal information retrieval methods to improve traceability recovery"},{"order":"9","displayText":"Bogdan Dit, Evan Moritz, Mario Linares-V\u00e1squez, Denys Poshyvanyk, \"Supporting and Accelerating Reproducible Research in Software Maintenance Using TraceLab Component Library\", <i>Software Maintenance (ICSM) 2013 29th IEEE International Conference on</i>, pp. 330-339, 2013.","links":{"documentLink":"/document/6676904","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6676904","pdfSize":"509KB"},"title":"Supporting and Accelerating Reproducible Research in Software Maintenance Using TraceLab Component Library"},{"order":"10","displayText":"Wyatt Olney, Emily Hill, Chris Thurber, Bezalem Lemma, \"Part of Speech Tagging Java Method Names\", <i>Software Maintenance and Evolution (ICSME) 2016 IEEE International Conference on</i>, pp. 483-487, 2016.","links":{"documentLink":"/document/7816499","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7816499","pdfSize":"604KB"},"title":"Part of Speech Tagging Java Method Names"},{"order":"11","displayText":"Waleed Zogaan, Palak Sharma, Mehdi Mirahkorli, Venera Arnaoudova, \"Datasets from Fifteen Years of Automated Requirements Traceability Research: Current State Characteristics and Quality\", <i>Requirements Engineering Conference (RE) 2017 IEEE 25th International</i>, pp. 110-121, 2017.","links":{"documentLink":"/document/8048897","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8048897","pdfSize":"818KB"},"title":"Datasets from Fifteen Years of Automated Requirements Traceability Research: Current State, Characteristics, and Quality"},{"order":"12","displayText":"Annibale Panichella, Bogdan Dit, Rocco Oliveto, Massimiliano Di Penta, Denys Poshyvanyk, Andrea De Lucia, \"Parameterizing and Assembling IR-Based Solutions for SE Tasks Using Genetic Algorithms\", <i>Software Analysis Evolution and Reengineering (SANER) 2016 IEEE 23rd International Conference on</i>, vol. 1, pp. 314-325, 2016.","links":{"documentLink":"/document/7476653","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7476653","pdfSize":"790KB"},"title":"Parameterizing and Assembling IR-Based Solutions for SE Tasks Using Genetic Algorithms"},{"order":"13","displayText":"Emily Hill, Shivani Rao, Avinash Kak, \"On the Use of Stemming for Concern Location and Bug Localization in Java\", <i>Source Code Analysis and Manipulation (SCAM) 2012 IEEE 12th International Working Conference on</i>, pp. 184-193, 2012.","links":{"documentLink":"/document/6392117","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6392117","pdfSize":"222KB"},"title":"On the Use of Stemming for Concern Location and Bug Localization in Java"},{"order":"14","displayText":"Annibale Panichella, Andrea De Lucia, Andy Zaidman, \"Adaptive User Feedback for IR-Based Traceability Recovery\", <i>Software and Systems Traceability (SST) 2015 IEEE/ACM 8th International Symposium on</i>, pp. 15-21, 2015.","links":{"documentLink":"/document/7181523","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7181523","pdfSize":"223KB"},"title":"Adaptive User Feedback for IR-Based Traceability Recovery"},{"order":"15","displayText":"Davide Falessi, Giovanni Cantone, Gerardo Canfora, \"Empirical Principles and an Industrial Case Study in Retrieving Equivalent Requirements via Natural Language Processing Techniques\", <i>Software Engineering IEEE Transactions on</i>, vol. 39, no. 1, pp. 18-44, 2013.","links":{"documentLink":"/document/6112783","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6112783","pdfSize":"3881KB"},"title":"Empirical Principles and an Industrial Case Study in Retrieving Equivalent Requirements via Natural Language Processing Techniques"},{"order":"16","displayText":"Giovanni Capobianco, Andrea De Lucia, Rocco Oliveto, Annibale Panichella, Sebastiano Panichella, \"Traceability Recovery Using Numerical Analysis\", <i>Reverse Engineering 2009. WCRE '09. 16th Working Conference on</i>, pp. 195-204, 2009.","links":{"documentLink":"/document/5328823","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5328823","pdfSize":"1548KB"},"title":"Traceability Recovery Using Numerical Analysis"},{"order":"17","displayText":"Nasir Ali, Yann-Ga\u00ebl Gueheneuc, Giuliano Antoniol, \"Requirements Traceability for Object Oriented Systems by Partitioning Source Code\", <i>Reverse Engineering (WCRE) 2011 18th Working Conference on</i>, pp. 45-54, 2011.","links":{"documentLink":"/document/6079774","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6079774","pdfSize":"236KB"},"title":"Requirements Traceability for Object Oriented Systems by Partitioning Source Code"},{"order":"18","displayText":"Jaime Font, Lorena Arcega, \u00d8ystein Haugen, Carlos Cetina, \"Achieving Feature Location in Families of Models Through the Use of Search-Based Software Engineering\", <i>Evolutionary Computation IEEE Transactions on</i>, vol. 22, no. 3, pp. 363-377, 2018.","links":{"documentLink":"/document/8031348","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8031348","pdfSize":"1506KB"},"title":"Achieving Feature Location in Families of Models Through the Use of Search-Based Software Engineering"},{"order":"19","displayText":"Shiheng Wang, Tong Li, Zhen Yang, \"Exploring Semantics of Software Artifacts to Improve Requirements Traceability Recovery: A Hybrid Approach\", <i>Software Engineering Conference (APSEC) 2019 26th Asia-Pacific</i>, pp. 39-46, 2019.","links":{"documentLink":"/document/8945723","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8945723","pdfSize":"1717KB"},"title":"Exploring Semantics of Software Artifacts to Improve Requirements Traceability Recovery: A Hybrid Approach"}],"nonIeee":[{"order":"1","displayText":"Jorge Echeverr\u00eda, Francisca P\u00e9rez, \u00d3scar Pastor, Carlos Cetina, <i>Advances in Information Systems Development</i>, vol. 26, pp. 33, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-74817-7_3"},"title":""},{"order":"2","displayText":"Bogdan Dit, Evan Moritz, Mario Linares-V\u00e1squez, Denys Poshyvanyk, Jane Cleland-Huang, \"Supporting and accelerating reproducible empirical research in software evolution and maintenance using TraceLab Component Library\", <i>Empirical Software Engineering</i>, vol. 20, pp. 1198, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s10664-014-9339-3"},"title":"Supporting and accelerating reproducible empirical research in software evolution and maintenance using TraceLab Component Library"},{"order":"3","displayText":"Davide Falessi, Massimiliano Di Penta, Gerardo Canfora, Giovanni Cantone, \"Estimating the number of remaining links in traceability recovery\", <i>Empirical Software Engineering</i>, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/s10664-016-9460-6"},"title":"Estimating the number of remaining links in traceability recovery"},{"order":"4","displayText":"Bonita Sharif, John Meinken, Timothy Shaffer, Huzefa Kagdi, \"Eye movements in software traceability link recovery\", <i>Empirical Software Engineering</i>, vol. 22, pp. 1063, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/s10664-016-9486-9"},"title":"Eye movements in software traceability link recovery"},{"order":"5","displayText":"Ryo Kohsaka, Hikaru Matsuoka, \"Analysis of Japanese Municipalities With Geopark MAB and GIAHS Certification\", <i>SAGE Open</i>, vol. 5, pp. 215824401561751, 2015.","links":{"crossRefLink":"https://doi.org/10.1177/2158244015617517"},"title":"Analysis of Japanese Municipalities With Geopark, MAB, and GIAHS Certification"},{"order":"6","displayText":"Andrea De Lucia, Andrian Marcus, Rocco Oliveto, Denys Poshyvanyk, <i>Software and Systems Traceability</i>, pp. 71, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4471-2239-5_4"},"title":""},{"order":"7","displayText":"Jianwei Shao, Wei Wu, Peng Geng, <i>Computational Science and Its Applications \u2013 ICCSA 2013</i>, vol. 7975, pp. 547, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-39640-3_40"},"title":""},{"order":"8","displayText":"Haruhiko Kaiya, Sho Kono, Shinpei Ogata, Takao Okubo, Nobukazu Yoshioka, Hironori Washizaki, Kenji Kaijiri, <i>Advanced Information Systems Engineering Workshops</i>, vol. 178, pp. 343, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-07869-4_32"},"title":""},{"order":"9","displayText":"Wenbin Li, David Brown, Jane Huffman Hayes, Miroslaw Truszczynski, <i>Requirements Engineering: Foundation for Software Quality</i>, vol. 8396, pp. 168, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-05843-6_13"},"title":""},{"order":"10","displayText":"Ra\u00fal Lape\u00f1a, Francisca P\u00e9rez, Carlos Cetina, \u00d3scar Pastor, <i>Advanced Information Systems Engineering</i>, vol. 11483, pp. 261, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-030-21290-2_17"},"title":""},{"order":"11","displayText":"Markus Borg, Per Runeson, Anders Ard\u00f6, \"Recovering from a decade: a systematic mapping of information retrieval approaches to software traceability\", <i>Empirical Software Engineering</i>, vol. 19, pp. 1565, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/s10664-013-9255-y"},"title":"Recovering from a decade: a systematic mapping of information retrieval approaches to software traceability"},{"order":"12","displayText":"Gabriele Bavota, Andrea De Lucia, Rocco Oliveto, Genoveffa Tortora, \"Enhancing software artefact traceability recovery processes with link count information\", <i>Information and Software Technology</i>, vol. 56, pp. 163, 2014.","links":{"crossRefLink":"https://doi.org/10.1016/j.infsof.2013.08.004"},"title":"Enhancing software artefact traceability recovery processes with link count information"},{"order":"13","displayText":"Sima Zamani, Sai Peck Lee, Ramin Shokripour, John Anvik, \"A noun-based approach to feature location using time-aware term-weighting\", <i>Information and Software Technology</i>, vol. 56, pp. 991, 2014.","links":{"crossRefLink":"https://doi.org/10.1016/j.infsof.2014.03.007"},"title":"A noun-based approach to feature location using time-aware term-weighting"},{"order":"14","displayText":"Annibale Panichella, <i>Search-Based Software Engineering</i>, vol. 11664, pp. 11, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-030-27455-9_2"},"title":""},{"order":"15","displayText":"Shiheng Wang, Tong Li, Zhen Yang, <i>Applied Informatics</i>, vol. 1051, pp. 533, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-030-32475-9_38"},"title":""},{"order":"16","displayText":"Ra\u00fal Lape\u00f1a, Jaime Font, \u00d3scar Pastor, Carlos Cetina, \"Analyzing the impact of natural language processing over feature location in models\", <i>ACM SIGPLAN Notices</i>, vol. 52, pp. 63, 2017.","links":{"documentLink":"/document/8719638","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8719638"},"title":"Analyzing the impact of natural language processing over feature location in models"},{"order":"17","displayText":"Guilherme Gadelha, Franklin Ramalho, Tiago Massoni, \"Traceability recovery between bug reports and test cases-a Mozilla Firefox case study\", <i>Automated Software Engineering</i>, vol. 28, 2021.","links":{"crossRefLink":"https://doi.org/10.1007/s10515-021-00287-w"},"title":"Traceability recovery between bug reports and test cases-a Mozilla Firefox case study"}]},"formulaStrippedArticleTitle":"On the role of the nouns in IR-based traceability recovery","nonIeeeCitationCount":"17","contentTypeDisplay":"Conferences","patentCitationCount":"1","mlTime":"PT0.678513S","lastupdate":"2021-10-02","title":"On the role of the nouns in IR-based traceability recovery","contentType":"conferences","ieeeCitationCount":"19","publicationNumber":"5073941"},{"_id":5090089,"formulaStrippedArticleTitle":"Signal construction for high-speed access over copper wiring","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.009204S","lastupdate":"2021-12-18","title":"Signal construction for high-speed access over copper wiring","contentType":"conferences","ieeeCitationCount":"0","publicationNumber":"5075165"},{"_id":5090093,"paperCitations":{"nonIeee":[{"order":"1","displayText":"Igor Gertman, Eran Socher, \"Wideband transformer-coupled E-band power amplifier in 90\u00a0nm CMOS\", <i>International Journal of Microwave and Wireless Technologies</i>, vol. 5, pp. 71, 2013.","links":{"crossRefLink":"https://doi.org/10.1017/S1759078712000785"},"title":"Wideband transformer-coupled E-band power amplifier in 90\u00a0nm CMOS"}]},"formulaStrippedArticleTitle":"Design of an E-band high power amplifier for wireless high data rate communications","nonIeeeCitationCount":"1","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.01921S","lastupdate":"2021-12-18","title":"Design of an E-band high power amplifier for wireless high data rate communications","contentType":"conferences","ieeeCitationCount":"0","publicationNumber":"5075165"},{"_id":5090097,"formulaStrippedArticleTitle":"Design of adaptive MIMO system using linear dispersion code","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.011021S","lastupdate":"2021-07-23","title":"Design of adaptive MIMO system using linear dispersion code","contentType":"conferences","ieeeCitationCount":"0","publicationNumber":"5075165"},{"_id":5090115,"formulaStrippedArticleTitle":"On using FPGAS to accelerate the emulation of quantum computing","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.024713S","lastupdate":"2021-09-18","title":"On using FPGAS to accelerate the emulation of quantum computing","contentType":"conferences","ieeeCitationCount":"0","publicationNumber":"5075165"},{"_id":5090118,"formulaStrippedArticleTitle":"Fair-Priority-Expression-Based burst scheduling to enhance performance and fairness of shared dram systems","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.022417S","lastupdate":"2021-10-05","title":"Fair-Priority-Expression-Based burst scheduling to enhance performance and fairness of shared dram systems","contentType":"conferences","ieeeCitationCount":"0","publicationNumber":"5075165"},{"_id":5090120,"paperCitations":{"ieee":[{"order":"1","displayText":"Yuehong Gao, Yuming Jiang, Tao Lin, Xin Zhang, \"Performance bounds for a cognitive radio network with network calculus analysis\", <i>Network Infrastructure and Digital Content 2010 2nd IEEE International Conference on</i>, pp. 11-15, 2010.","links":{"documentLink":"/document/5659456","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5659456","pdfSize":"121KB"},"title":"Performance bounds for a cognitive radio network with network calculus analysis"},{"order":"2","displayText":"Stephanie Faint, Oktay \u00dcreten, Trida Willink, \"Impact of the number of sensors on the network cost and accuracy of the radio environment map\", <i>Electrical and Computer Engineering (CCECE) 2010 23rd Canadian Conference on</i>, pp. 1-5, 2010.","links":{"documentLink":"/document/5575188","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5575188","pdfSize":"308KB"},"title":"Impact of the number of sensors on the network cost and accuracy of the radio environment map"}]},"formulaStrippedArticleTitle":"Framework for performance evaluation of cognitive radio networks in heterogeneous environments","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.028176S","lastupdate":"2021-07-23","title":"Framework for performance evaluation of cognitive radio networks in heterogeneous environments","contentType":"conferences","ieeeCitationCount":"2","publicationNumber":"5075165"},{"_id":5090121,"paperCitations":{"ieee":[{"order":"1","displayText":"Q. Zhang, O. A. Dobre, S. Rajan, R. Inkol, E. Serpedin, \"Cyclostationarity Approach for the Recognition of Cyclically Prefixed Single Carrier Signals in Cognitive Radio\", <i>Communications (ICC) 2010 IEEE International Conference on</i>, pp. 1-6, 2010.","links":{"documentLink":"/document/5502699","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5502699","pdfSize":"357KB"},"title":"Cyclostationarity Approach for the Recognition of Cyclically Prefixed Single Carrier Signals in Cognitive Radio"},{"order":"2","displayText":"Octavia A. Dobre, Robert Inkol, \"Blind signal identification: Achievements trends and challenges\", <i>Communications (COMM) 2012 9th International Conference on</i>, pp. 349-352, 2012.","links":{"documentLink":"/document/6262564","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6262564","pdfSize":"234KB"},"title":"Blind signal identification: Achievements, trends, and challenges"},{"order":"3","displayText":"Q. Zhang, O. A. Dobre, S. Rajan, R. Inkol, \"Cyclostationarity Approach to Joint Blind Estimation of CP-SCLD Block Transmission Parameters for Cognitive Radio\", <i>New Frontiers in Dynamic Spectrum 2010 IEEE Symposium on</i>, pp. 1-5, 2010.","links":{"documentLink":"/document/5457875","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5457875","pdfSize":"334KB"},"title":"Cyclostationarity Approach to Joint Blind Estimation of CP-SCLD Block Transmission Parameters for Cognitive Radio"},{"order":"4","displayText":"Amy C. Malady, A. A. Beex, \"Detection of CPM based on second-order cyclostationarity\", <i>Signals Systems and Computers (ASILOMAR) 2010 Conference Record of the Forty Fourth Asilomar Conference on</i>, pp. 501-505, 2010.","links":{"documentLink":"/document/5757609","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5757609","pdfSize":"523KB"},"title":"Detection of CPM based on second-order cyclostationarity"},{"order":"5","displayText":"Doris Bao, Pasquale Daponte, Luca De Vito, Sergio Rapuano, \"Classification of future aeronautical communication signals\", <i>Metrology for Aerospace (MetroAeroSpace) 2014 IEEE</i>, pp. 570-575, 2014.","links":{"documentLink":"/document/6865990","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6865990","pdfSize":"919KB"},"title":"Classification of future aeronautical communication signals"},{"order":"6","displayText":"A. Punchihewa, Q. Zhang, O. A. Dobre, C. Spooner, S. Rajan, R. Inkol, \"On the Cyclostationarity of OFDM and Single Carrier Linearly Digitally Modulated Signals in Time Dispersive Channels: Theoretical Developments and Application\", <i>Wireless Communications IEEE Transactions on</i>, vol. 9, no. 8, pp. 2588-2599, 2010.","links":{"documentLink":"/document/5494773","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5494773","pdfSize":"2739KB"},"title":"On the Cyclostationarity of OFDM and Single Carrier Linearly Digitally Modulated Signals in Time Dispersive Channels: Theoretical Developments and Application"}],"nonIeee":[{"order":"1","displayText":"Yilong Chen, Changzhong Zhang, Zhuo Sun, <i>The Proceedings of the Second International Conference on Communications, Signal Processing, and Systems</i>, vol. 246, pp. 689, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-00536-2_79"},"title":""}]},"formulaStrippedArticleTitle":"On the second-order cyclostationarity for joint signal detection and classification in cognitive radio systems","nonIeeeCitationCount":"1","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.127362S","lastupdate":"2021-10-05","title":"On the second-order cyclostationarity for joint signal detection and classification in cognitive radio systems","contentType":"conferences","ieeeCitationCount":"6","publicationNumber":"5075165"},{"_id":5090122,"paperCitations":{"ieee":[{"order":"1","displayText":"Amirhossein Tabesh, Abbas Taherpour, Tamer Khattab, \"The effect of additional statistical side information on multiple antenna spectrum sensing\", <i>Global Communications Conference (GLOBECOM) 2012 IEEE</i>, pp. 1519-1525, 2012.","links":{"documentLink":"/document/6503329","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6503329","pdfSize":"2689KB"},"title":"The effect of additional statistical side information on multiple antenna spectrum sensing"},{"order":"2","displayText":"Alphan Salarvan, G\u00fcne\u015f Karabulut Kurt, \"Multi-antenna spectrum sensing for cognitive radio under Rayleigh channel\", <i>Computers and Communications (ISCC) 2012 IEEE Symposium on</i>, pp. 000780-000784, 2012.","links":{"documentLink":"/document/6249394","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6249394","pdfSize":"995KB"},"title":"Multi-antenna spectrum sensing for cognitive radio under Rayleigh channel"},{"order":"3","displayText":"Mohsen Hejazi, Bahman Abolhassani, \"Energy detection based spectrum sensing in cognitive radio networks over spatially-correlated channels\", <i>Industrial Electronics & Applications (ISIEA) 2010 IEEE Symposium on</i>, pp. 738-743, 2010.","links":{"documentLink":"/document/5679368","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5679368","pdfSize":"467KB"},"title":"Energy detection based spectrum sensing in cognitive radio networks over spatially-correlated channels"},{"order":"4","displayText":"Effariza Hanafi, Philippa A. Martin, Peter J. Smith, Alan J. Coulson, \"Extension of Quickest Spectrum Sensing to Multiple Antennas and Rayleigh Channels\", <i>Communications Letters IEEE</i>, vol. 17, no. 4, pp. 625-628, 2013.","links":{"documentLink":"/document/6511518","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6511518","pdfSize":"153KB"},"title":"Extension of Quickest Spectrum Sensing to Multiple Antennas and Rayleigh Channels"},{"order":"5","displayText":"Abd\u00fclkadir Can \u00c7akir, Halil \u1e8ei\u011f\u0307it, \"Channel effect on performance of energy based spectrum sensing in MIMO cognitive radio\", <i>Signal Processing and Communications Applications Conference (SIU) 2015 23th</i>, pp. 2086-2089, 2015.","links":{"documentLink":"/document/7130281","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7130281","pdfSize":"361KB"},"title":"Channel effect on performance of energy based spectrum sensing in MIMO cognitive radio"},{"order":"6","displayText":"Guowei Zhang, Ju Liu, Lei Chen, Lingyin Wang, \"Robust Sequential Spectrum Sensing Based on the Goodness-of-Fit Test\", <i>Wireless Communications Networking and Mobile Computing (WiCOM) 2010 6th International Conference on</i>, pp. 1-5, 2010.","links":{"documentLink":"/document/5600827","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5600827","pdfSize":"175KB"},"title":"Robust Sequential Spectrum Sensing Based on the Goodness-of-Fit Test"}]},"formulaStrippedArticleTitle":"Spectrum sensing using multiple antenna-aided energy detectors for cognitive radio","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.075223S","lastupdate":"2021-10-05","title":"Spectrum sensing using multiple antenna-aided energy detectors for cognitive radio","contentType":"conferences","ieeeCitationCount":"6","publicationNumber":"5075165"},{"_id":5090136,"paperCitations":{"ieee":[{"order":"1","displayText":"M. Binesh Marvasti, T. H. Szymanski, \"A power-area analysis of NoCs in FPGAs\", <i>SOC Conference (SOCC) 2012 IEEE International</i>, pp. 295-300, 2012.","links":{"documentLink":"/document/6398325","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6398325","pdfSize":"1236KB"},"title":"A power-area analysis of NoCs in FPGAs"},{"order":"2","displayText":"T.H. Szymanski, \"A low-jitter Guaranteed-Rate scheduling algorithm for crosspoint-buffered switches\", <i>Communications Computers and Signal Processing 2009. PacRim 2009. IEEE Pacific Rim Conference on</i>, pp. 682-690, 2009.","links":{"documentLink":"/document/5291289","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5291289","pdfSize":"255KB"},"title":"A low-jitter Guaranteed-Rate scheduling algorithm for crosspoint-buffered switches"}]},"formulaStrippedArticleTitle":"Power analysis of Input-Queued and Crosspoint-Queued crossbar switches","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.085647S","lastupdate":"2021-10-05","title":"Power analysis of Input-Queued and Crosspoint-Queued crossbar switches","contentType":"conferences","ieeeCitationCount":"2","publicationNumber":"5075165"},{"_id":5090140,"paperCitations":{"ieee":[{"order":"1","displayText":"Norman C. Beaulieu, Ramin Babaee, \"Novel Switching Schemes for Dual S+N Selection Diversity Combining\", <i>Global Telecommunications Conference (GLOBECOM 2010) 2010 IEEE</i>, pp. 1-6, 2010.","links":{"documentLink":"/document/5684222","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5684222","pdfSize":"313KB"},"title":"Novel Switching Schemes for Dual S+N Selection Diversity Combining"}]},"formulaStrippedArticleTitle":"The impact of noise on switching rates in dual selection combining diversity","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.031102S","lastupdate":"2021-07-23","title":"The impact of noise on switching rates in dual selection combining diversity","contentType":"conferences","ieeeCitationCount":"1","publicationNumber":"5075165"},{"_id":5090142,"formulaStrippedArticleTitle":"Implementation of coded cooperation using a kind of convolutional codes","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.008285S","lastupdate":"2021-12-18","title":"Implementation of coded cooperation using a kind of convolutional codes","contentType":"conferences","ieeeCitationCount":"0","publicationNumber":"5075165"},{"_id":5090144,"paperCitations":{"ieee":[{"order":"1","displayText":"X. G. Dai, S. W. Cheung, T. I. Yuk, \"Linear dispersion code with an orthogonal row structure for simplifying sphere decoding\", <i>Personal Indoor and Mobile Radio Communications 2009 IEEE 20th International Symposium on</i>, pp. 1762-1765, 2009.","links":{"documentLink":"/document/5449896","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5449896","pdfSize":"411KB"},"title":"Linear dispersion code with an orthogonal row structure for simplifying sphere decoding"},{"order":"2","displayText":"Li Wang, Hua Jiang, Lan Shao, Yicheng Lin, Wenbo Wang, \"A fast sphere decoding algorithm fully exploiting the orthogonality of STBC\", <i>Information Computing and Telecommunication 2009. YC-ICT '09. IEEE Youth Conference on</i>, pp. 355-358, 2009.","links":{"documentLink":"/document/5382348","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5382348","pdfSize":"1062KB"},"title":"A fast sphere decoding algorithm fully exploiting the orthogonality of STBC"}]},"formulaStrippedArticleTitle":"A new family of Linear Dispersion Code for fast Sphere Decoding","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.026375S","lastupdate":"2021-11-07","title":"A new family of Linear Dispersion Code for fast Sphere Decoding","contentType":"conferences","ieeeCitationCount":"2","publicationNumber":"5075165"},{"_id":5090146,"paperCitations":{"ieee":[{"order":"1","displayText":"Stefan Jorgensen, \"Intercluster beamforming using selection combining\", <i>Global Communications Conference (GLOBECOM) 2014 IEEE</i>, pp. 295-299, 2014.","links":{"documentLink":"/document/7036823","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7036823","pdfSize":"245KB"},"title":"Intercluster beamforming using selection combining"},{"order":"2","displayText":"Pongnarin Sriploy, Peerapong Uthansakul, Monthippa Uthansakul, \"Effect of path loss on the distributed beamforming for Wireless Sensor Networks\", <i>Electrical Engineering/Electronics Computer Telecommunications and Information Technology (ECTI-CON) 2013 10th International Conference on</i>, pp. 1-4, 2013.","links":{"documentLink":"/document/6559468","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6559468","pdfSize":"251KB"},"title":"Effect of path loss on the distributed beamforming for Wireless Sensor Networks"},{"order":"3","displayText":"N. N. N. Abd. Malik, M. Esa, S. K. Syed Yusof, S. A. Hamzah, \"Evaluation on optimum geometrical of linear node array for self-organization in a wireless sensor network\", <i>Applied Electromagnetics (APACE) 2010 IEEE Asia-Pacific Conference on</i>, pp. 1-5, 2010.","links":{"documentLink":"/document/5719748","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5719748","pdfSize":"233KB"},"title":"Evaluation on optimum geometrical of linear node array for self-organization in a wireless sensor network"},{"order":"4","displayText":"William A. Lintz, John C. McEachen, Murali Tummala, \"A Method for Determining Weight Reset Timing in a Wirelessly Networked Array with Independently Mobile Elements\", <i>Advanced Information Networking and Applications 2009. AINA '09. International Conference on</i>, pp. 914-920, 2009.","links":{"documentLink":"/document/5076296","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5076296","pdfSize":"467KB"},"title":"A Method for Determining Weight Reset Timing in a Wirelessly Networked Array with Independently Mobile Elements"},{"order":"5","displayText":"Neil J. A. Egarguin, David R. Jackson, Daniel Onofrei, Julien Leclerc, Aaron Becker, \"Adaptive Beamforming Using Scattering From a Drone Swarm\", <i>Wireless and Microwave Circuits and Systems (WMCS) 2020 IEEE Texas Symposium on</i>, pp. 1-6, 2020.","links":{"documentLink":"/document/9172335","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9172335","pdfSize":"566KB"},"title":"Adaptive Beamforming Using Scattering From a Drone Swarm"}]},"formulaStrippedArticleTitle":"Sensor beamforming with distributed mobile elements in a wireless sensor network","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.136218S","lastupdate":"2021-07-23","title":"Sensor beamforming with distributed mobile elements in a wireless sensor network","contentType":"conferences","ieeeCitationCount":"5","publicationNumber":"5075165"},{"_id":5090154,"paperCitations":{"ieee":[{"order":"1","displayText":"Amir Nasri, Robert Schober, \"Robust Lp-norm metric for BICM-OFDM cognitive radio systems\", <i>Electrical and Computer Engineering 2009. CCECE '09. Canadian Conference on</i>, pp. 359-362, 2009.","links":{"documentLink":"/document/5090154","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5090154","pdfSize":"256KB"},"title":"Robust Lp-norm metric for BICM-OFDM cognitive radio systems"}]},"formulaStrippedArticleTitle":"Robust L<inf>p</inf>-norm metric for BICM-OFDM cognitive radio systems","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.062034S","lastupdate":"2021-10-05","title":"Robust L<inf>p</inf>-norm metric for BICM-OFDM cognitive radio systems","contentType":"conferences","ieeeCitationCount":"1","publicationNumber":"5075165"},{"_id":5090165,"paperCitations":{"ieee":[{"order":"1","displayText":"Francisco Toapanta Hidalgo, Nathaly Orozco Garz\u00f3n, Henry Carvajal Mora, Jos\u00e9 Freire, \"On the Bit Error Rate of Opportunistic Wireless Systems that Employ Non-Square Quadrature Amplitude Modulations\", <i>Technical Chapters Meeting (ETCM)2019 IEEE Fourth Ecuador</i>, pp. 1-5, 2019.","links":{"documentLink":"/document/9014876","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9014876","pdfSize":"423KB"},"title":"On the Bit Error Rate of Opportunistic Wireless Systems that Employ Non-Square Quadrature Amplitude Modulations"}]},"formulaStrippedArticleTitle":"Error performance of 8-QAM trellis-coded MC-CDMA with controlled equalization over wireless channels","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.173375S","lastupdate":"2021-07-23","title":"Error performance of 8-QAM trellis-coded MC-CDMA with controlled equalization over wireless channels","contentType":"conferences","ieeeCitationCount":"1","publicationNumber":"5075165"},{"_id":5090170,"formulaStrippedArticleTitle":"A subchip multipath search method for DSSS system based on Fractional Fourier Transform","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.010662S","lastupdate":"2021-07-23","title":"A subchip multipath search method for DSSS system based on Fractional Fourier Transform","contentType":"conferences","ieeeCitationCount":"0","publicationNumber":"5075165"},{"_id":5090174,"formulaStrippedArticleTitle":"A dynamic spectrum access scheme for cognitive radio networks","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.006812S","lastupdate":"2021-09-18","title":"A dynamic spectrum access scheme for cognitive radio networks","contentType":"conferences","ieeeCitationCount":"0","publicationNumber":"5075165"},{"_id":5090177,"paperCitations":{"ieee":[{"order":"1","displayText":"Christopher D. W. Ward, Michael D. Naish, \"Scheduling active camera resources for multiple moving targets\", <i>Electrical and Computer Engineering 2009. CCECE '09. Canadian Conference on</i>, pp. 528-532, 2009.","links":{"documentLink":"/document/5090187","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5090187","pdfSize":"644KB"},"title":"Scheduling active camera resources for multiple moving targets"}]},"formulaStrippedArticleTitle":"A compactmodular active vision system formulti-target surveillance","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.066351S","lastupdate":"2021-07-23","title":"A compactmodular active vision system formulti-target surveillance","contentType":"conferences","ieeeCitationCount":"1","publicationNumber":"5075165"},{"_id":5090199,"formulaStrippedArticleTitle":"A computational method for outage probability exploiting spatial diversity without channel state information at transmitter","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.008952S","lastupdate":"2021-11-16","title":"A computational method for outage probability exploiting spatial diversity without channel state information at transmitter","contentType":"conferences","ieeeCitationCount":"0","publicationNumber":"5075165"},{"_id":5090226,"formulaStrippedArticleTitle":"Improved V-BLAST symbol detection using short block codes","paperCitations":{"ieee":[{"order":"1","displayText":"Michael Higuchi, Francois Chan, \"Improved V-BLAST symbol detection using short block codes\", <i>Electrical and Computer Engineering 2009. CCECE '09. Canadian Conference on</i>, pp. 735-738, 2009.","links":{"documentLink":"/document/5090226","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5090226","pdfSize":"538KB"},"title":"Improved V-BLAST symbol detection using short block codes"}]},"nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.023054S","lastupdate":"2021-10-05","title":"Improved V-BLAST symbol detection using short block codes","contentType":"conferences","ieeeCitationCount":"1","publicationNumber":"5075165"},{"_id":5090227,"formulaStrippedArticleTitle":"A quasi-orthogonal space-frequency coded ofdm system with time spreading and constellation rotation","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.035595S","lastupdate":"2021-10-02","title":"A quasi-orthogonal space-frequency coded ofdm system with time spreading and constellation rotation","contentType":"conferences","ieeeCitationCount":"0","publicationNumber":"5075165"},{"_id":5090228,"paperCitations":{"ieee":[{"order":"1","displayText":"L. N. T. Perera, H. M. V. R. Herath, \"Review of spectrum sensing in cognitive radio\", <i>Industrial and Information Systems (ICIIS) 2011 6th IEEE International Conference on</i>, pp. 7-12, 2011.","links":{"documentLink":"/document/6038031","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6038031","pdfSize":"397KB"},"title":"Review of spectrum sensing in cognitive radio"},{"order":"2","displayText":"Salam Al-Juboori, Xavier Fernando, \"Unified approach for performance analysis of Cognitive Radio Spectrum Sensing over correlated multipath fading channels\", <i>World of Wireless Mobile and Multimedia Networks (WoWMoM) 2015 IEEE 16th International Symposium on a</i>, pp. 1-6, 2015.","links":{"documentLink":"/document/7158194","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7158194","pdfSize":"421KB"},"title":"Unified approach for performance analysis of Cognitive Radio Spectrum Sensing over correlated multipath fading channels"},{"order":"3","displayText":"A. Annamalai, A. Olaluwe, \"On the energy detection of unknown signals in \u03ba-\u03bc and \u03b7-\u03bc fading channels with diversity receivers\", <i>Connected Vehicles and Expo (ICCVE) 2013 International Conference on</i>, pp. 127-132, 2013.","links":{"documentLink":"/document/6799781","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6799781","pdfSize":"223KB"},"title":"On the energy detection of unknown signals in \u03ba-\u03bc and \u03b7-\u03bc fading channels with diversity receivers"},{"order":"4","displayText":"Eyidayo Adebola, Annamalai Annamalai, \"Unified analysis of diversity average energy detectors over generalized fading channels\", <i>Connected Vehicles and Expo (ICCVE) 2013 International Conference on</i>, pp. 121-126, 2013.","links":{"documentLink":"/document/6799780","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6799780","pdfSize":"234KB"},"title":"Unified analysis of diversity average energy detectors over generalized fading channels"},{"order":"5","displayText":"A. Annamalai, A. Olaluwe, \"Energy detection of unknown deterministic signals in \u03ba-\u03bc and \u03b7-\u03bc generalized fading channels with diversity receivers\", <i>Computing Networking and Communications (ICNC) 2014 International Conference on</i>, pp. 761-765, 2014.","links":{"documentLink":"/document/6785432","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6785432","pdfSize":"289KB"},"title":"Energy detection of unknown deterministic signals in \u03ba-\u03bc and \u03b7-\u03bc generalized fading channels with diversity receivers"},{"order":"6","displayText":"Paschalis C. Sofotasios, Mulugeta K. Fikadu, Khuong Ho-Van, Mikko Valkama, \"Energy detection sensing of unknown signals over Weibull fading channels\", <i>Advanced Technologies for Communications (ATC) 2013 International Conference on</i>, pp. 414-419, 2013.","links":{"documentLink":"/document/6698147","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6698147","pdfSize":"172KB"},"title":"Energy detection sensing of unknown signals over Weibull fading channels"},{"order":"7","displayText":"Hussien Al-Hmood, Rafed Sabbar Abbas, A. Masrub, H. S. Al-Raweshidy, \"An estimation of primary user's SNR for spectrum sensing in cognitive radios\", <i>Innovative Computing Technology (INTECH) 2013 Third International Conference on</i>, pp. 479-484, 2013.","links":{"documentLink":"/document/6653638","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6653638","pdfSize":"195KB"},"title":"An estimation of primary user's SNR for spectrum sensing in cognitive radios"},{"order":"8","displayText":"Mustafa Namdar, Hac\u0131 \u0130lhan, L\u00fctfiye Durak-Ata, \"Spectrum sensing for cognitive radio with selection combining receiver antenna diversity\", <i>Signal Processing and Communications Applications Conference (SIU) 2013 21st</i>, pp. 1-4, 2013.","links":{"documentLink":"/document/6531289","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6531289","pdfSize":"307KB"},"title":"Spectrum sensing for cognitive radio with selection combining receiver antenna diversity"},{"order":"9","displayText":"D. Teguig, B. Scheers, V. Le Nir, \"Data fusion schemes for cooperative spectrum sensing in cognitive radio networks\", <i>Communications and Information Systems Conference (MCC) 2012 Military</i>, pp. 1-7, 2012.","links":{"documentLink":"/document/6387899","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6387899","pdfSize":"707KB"},"title":"Data fusion schemes for cooperative spectrum sensing in cognitive radio networks"},{"order":"10","displayText":"Rainer Moorfeld, Yun Lu, Adolf Finger, \"Energy detection with optimal symbol constellation for M-PAM in UWB fading channels\", <i>Ultra-Wideband (ICUWB) 2012 IEEE International Conference on</i>, pp. 397-401, 2012.","links":{"documentLink":"/document/6340446","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6340446","pdfSize":"482KB"},"title":"Energy detection with optimal symbol constellation for M-PAM in UWB fading channels"},{"order":"11","displayText":"S. Alam, A. Annamalai, \"Energy detector's performance analysis over the wireless channels with composite multipath fading and shadowing effects using the AUC approach\", <i>Consumer Communications and Networking Conference (CCNC) 2012 IEEE</i>, pp. 771-775, 2012.","links":{"documentLink":"/document/6181162","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6181162","pdfSize":"942KB"},"title":"Energy detector's performance analysis over the wireless channels with composite multipath fading and shadowing effects using the AUC approach"},{"order":"12","displayText":"S. Alam, O. Olabiyi, O. Odejide, A. Annamalai, \"Energy detector's performance evaluation in a relay based cognitive radio network: Area under the ROC curve (AUC) approach\", <i>GLOBECOM Workshops (GC Wkshps) 2011 IEEE</i>, pp. 338-342, 2011.","links":{"documentLink":"/document/6162466","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6162466","pdfSize":"203KB"},"title":"Energy detector's performance evaluation in a relay based cognitive radio network: Area under the ROC curve (AUC) approach"},{"order":"13","displayText":"Hongjian Sun, Arumugam Nallanathan, Jing Jiang, Cheng-Xiang Wang, \"Cooperative spectrum sensing with diversity reception in cognitive radios\", <i>Communications and Networking in China (CHINACOM) 2011 6th International ICST Conference on</i>, pp. 216-220, 2011.","links":{"documentLink":"/document/6158151","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6158151","pdfSize":"190KB"},"title":"Cooperative spectrum sensing with diversity reception in cognitive radios"},{"order":"14","displayText":"Hyun Gu Kang, Iickho Song, Seokho Yoon, Yun Hee Kim, \"A Class of Spectrum-Sensing Schemes for Cognitive Radio Under Impulsive Noise Circumstances: Structure and Performance in Nonfading and Fading Environments\", <i>Vehicular Technology IEEE Transactions on</i>, vol. 59, no. 9, pp. 4322-4339, 2010.","links":{"documentLink":"/document/5551247","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5551247","pdfSize":"717KB"},"title":"A Class of Spectrum-Sensing Schemes for Cognitive Radio Under Impulsive Noise Circumstances: Structure and Performance in Nonfading and Fading Environments"},{"order":"15","displayText":"Parag Moni Patangia, Niharika Barman, Rupaban Subadar, \"Energy Detection over Dual Correlated Nakagami-m Fading Channels using Selection Diversity Technique\", <i>Innovations in Electronics Signal Processing and Communication (IESC) 2019 2nd International Conference on</i>, pp. 283-286, 2019.","links":{"documentLink":"/document/8902397","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8902397","pdfSize":"555KB"},"title":"Energy Detection over Dual Correlated Nakagami-m Fading Channels using Selection Diversity Technique"},{"order":"16","displayText":"Zitong Liu, Guoru Ding, Zheng Wang, Shilian Zheng, Jiachen Sun, Qihui Wu, \"Cooperative Topology Sensing of Wireless Networks With Distributed Sensors\", <i>Cognitive Communications and Networking IEEE Transactions on</i>, vol. 7, no. 2, pp. 524-540, 2021.","links":{"documentLink":"/document/9178300","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9178300","pdfSize":"3185KB"},"title":"Cooperative Topology Sensing of Wireless Networks With Distributed Sensors"}],"nonIeee":[{"order":"1","displayText":"Noor Gul, Ijaz Mansoor Qureshi, Adnan Omar, Atif Elahi, Sajjad Khan, Boris Podobnik, \"History based forward and feedback mechanism in cooperative spectrum sensing including malicious users in cognitive radio network\", <i>PLOS ONE</i>, vol. 12, pp. e0183387, 2017.","links":{"crossRefLink":"https://doi.org/10.1371/journal.pone.0183387"},"title":"History based forward and feedback mechanism in cooperative spectrum sensing including malicious users in cognitive radio network"},{"order":"2","displayText":"M.O. Mughal, A. Razi, J.M. Kim, \"Tight upper bounds on average detection probability in cooperative relay networks with selection combiner\", <i>Transactions on Emerging Telecommunications Technologies</i>, vol. 26, pp. 340, 2015.","links":{"crossRefLink":"https://doi.org/10.1002/ett.2649"},"title":"Tight upper bounds on average detection probability in cooperative relay networks with selection combiner"},{"order":"3","displayText":"Masoud Moradkhani, Paeiz Azmi, Mohammad Ali Pourmina, \"Optimized Reliable Data Combining Cooperative Spectrum Sensing Method in Cognitive Radio Networks\", <i>Wireless Personal Communications</i>, vol. 74, pp. 569, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/s11277-013-1307-5"},"title":"Optimized Reliable Data Combining Cooperative Spectrum Sensing Method in Cognitive Radio Networks"},{"order":"4","displayText":"Zeljka Milanovi\u0107, Nicoletta Saulig, Ivan Marasovi\u0107, Damir Ser\u0161i\u0107, \"Spectrogram-based assessment of small SNR variations with application to medical electrodes\", <i>EURASIP Journal on Advances in Signal Processing</i>, vol. 2019, 2019.","links":{"crossRefLink":"https://doi.org/10.1186/s13634-019-0634-4"},"title":"Spectrogram-based assessment of small SNR variations, with application to medical electrodes"},{"order":"5","displayText":"Niharika Barman, Parag Moni Patangia, Rupaban Subadar, <i>Proceedings of the International Conference on Computing and Communication Systems</i>, vol. 24, pp. 207, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/978-981-10-6890-4_19"},"title":""},{"order":"6","displayText":"Narushan Pillay, Hongjun Xu, \"Eigenvalue-based spectrum sensing using the exact distribution of the maximum eigenvalue of a Wishart matrix\", <i>IET Signal Processing</i>, vol. 7, pp. 833, 2013.","links":{"crossRefLink":"https://doi.org/10.1049/iet-spr.2012.0320"},"title":"Eigenvalue-based spectrum sensing using the exact distribution of the maximum eigenvalue of a Wishart matrix"},{"order":"7","displayText":"Sagar Kavaiya, Dhaval K Patel, Yong Liang Guan, Sumei Sun, Yoong Choon Chang, Joanne Mun-Yee Lim, \"On the energy detection performance of multi-antenna correlated receiver for vehicular communication using MGF approach\", <i>IET Communications</i>, 2020.","links":{"crossRefLink":"https://doi.org/10.1049/iet-com.2019.1285"},"title":"On the energy detection performance of multi-antenna correlated receiver for vehicular communication using MGF approach"},{"order":"8","displayText":"Eyidayo Adebola, Annamalai Annamalai, \"Unified analysis of energy detectors with diversity reception in generalised fading channels\", <i>IET Communications</i>, vol. 8, pp. 3095, 2014.","links":{"crossRefLink":"https://doi.org/10.1049/iet-com.2014.0199"},"title":"Unified analysis of energy detectors with diversity reception in generalised fading channels"}]},"formulaStrippedArticleTitle":"On the energy detection of unknown deterministic signal over Nakagami channelswith selection combining","nonIeeeCitationCount":"8","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.392471S","lastupdate":"2021-11-07","title":"On the energy detection of unknown deterministic signal over Nakagami channelswith selection combining","contentType":"conferences","ieeeCitationCount":"16","publicationNumber":"5075165"},{"_id":5090230,"formulaStrippedArticleTitle":"Power allocation strategy for MIMO system based on beam-nulling","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.039297S","lastupdate":"2021-07-23","title":"Power allocation strategy for MIMO system based on beam-nulling","contentType":"conferences","ieeeCitationCount":"0","publicationNumber":"5075165"},{"_id":5090231,"formulaStrippedArticleTitle":"Doubly-selective MIMO-OFDM channel identification using superimposed training","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.040291S","lastupdate":"2022-01-15","title":"Doubly-selective MIMO-OFDM channel identification using superimposed training","contentType":"conferences","ieeeCitationCount":"0","publicationNumber":"5075165"},{"_id":5090232,"paperCitations":{"ieee":[{"order":"1","displayText":"Hung-Chin Jang, Yun-Jun Lee, \"QoS-constrained resource allocation scheduling for LTE network\", <i>Wireless and Pervasive Computing (ISWPC) 2013 International Symposium on</i>, pp. 1-6, 2013.","links":{"documentLink":"/document/6707440","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6707440","pdfSize":"3333KB"},"title":"QoS-constrained resource allocation scheduling for LTE network"},{"order":"2","displayText":"Rabie K. Almatarneh, Mohamed H. Ahmed, Octavia A. Dobre, \"Performance Analysis of Proportional Fair Scheduling in OFDMA Wireless Systems\", <i>Vehicular Technology Conference Fall (VTC 2010-Fall) 2010 IEEE 72nd</i>, pp. 1-5, 2010.","links":{"documentLink":"/document/5594591","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5594591","pdfSize":"245KB"},"title":"Performance Analysis of Proportional Fair Scheduling in OFDMA Wireless Systems"},{"order":"3","displayText":"Takayoshi Iwata, Kazuhiro Kimura, Hiroyuki Miyazaki, Tatsunori Obara, Fumiyuki Adachi, \"Capacity-Fairness Controllable Scheduling for Uplink Single-Carrier FDMA\", <i>Vehicular Technology Conference (VTC Fall) 2013 IEEE 78th</i>, pp. 1-5, 2013.","links":{"documentLink":"/document/6692122","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6692122","pdfSize":"367KB"},"title":"Capacity-Fairness Controllable Scheduling for Uplink Single-Carrier FDMA"},{"order":"4","displayText":"Huda Adibah Mohd Ramli, Kumbesan Sandrasegaran, Riyaj Basukala, Rachod Patachaianand, Minjie Xue, Cheng-Chung Lin, \"Resource allocation technique for video streaming applications in the LTE system\", <i>Wireless and Optical Communications Conference (WOCC) 2010 19th Annual</i>, pp. 1-5, 2010.","links":{"documentLink":"/document/5510666","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5510666","pdfSize":"438KB"},"title":"Resource allocation technique for video streaming applications in the LTE system"},{"order":"5","displayText":"Jalal Khamse-Ashari, Ioannis Lambadaris, Yiqiang Zhao, \"A game-theoretic approach to proportional fair resource sharing in 5G mobile networks\", <i>Communications (ICC) ICC 2020 - 2020 IEEE International Conference on</i>, pp. 1-5, 2020.","links":{"documentLink":"/document/9148626","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9148626","pdfSize":"152KB"},"title":"A game-theoretic approach to proportional fair resource sharing in 5G mobile networks"}],"nonIeee":[{"order":"1","displayText":"Hung-Chin Jang, Yun-Jun Lee, \"QoS-Constrained Resource Allocation Scheduling for LTE Network\", <i>International Journal of Wireless Networks and Broadband Technologies</i>, vol. 4, pp. 1, 2015.","links":{"crossRefLink":"https://doi.org/10.4018/ijwnbt.2015010101"},"title":"QoS-Constrained Resource Allocation Scheduling for LTE Network"}]},"formulaStrippedArticleTitle":"Frequency-time scheduling algorithm for OFDMA systems","nonIeeeCitationCount":"1","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.136696S","lastupdate":"2021-10-02","title":"Frequency-time scheduling algorithm for OFDMA systems","contentType":"conferences","ieeeCitationCount":"5","publicationNumber":"5075165"},{"_id":5090233,"paperCitations":{"ieee":[{"order":"1","displayText":"Ahmed Alahmadi, Mai Abdelhakim, Jian Ren, Tongtong Li, \"Mitigating primary user emulation attacks in cognitive radio networks using advanced encryption standard\", <i>Global Communications Conference (GLOBECOM) 2013 IEEE</i>, pp. 3229-3234, 2013.","links":{"documentLink":"/document/6831569","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6831569","pdfSize":"715KB"},"title":"Mitigating primary user emulation attacks in cognitive radio networks using advanced encryption standard"},{"order":"2","displayText":"Md. Jahidur Rahman, Xianbin Wang, Sung Ik Park, Heung Mook Kim, \"Robust synchronization technique for mobile DTV broadcasting system\", <i>Computer and Information Technology (ICCIT) 2010 13th International Conference on</i>, pp. 216-220, 2010.","links":{"documentLink":"/document/5723857","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5723857","pdfSize":"188KB"},"title":"Robust synchronization technique for mobile DTV broadcasting system"},{"order":"3","displayText":"Suyue Li, Jian Xiong, Lin Gui, Youyun Xu, \"A Generalized Analytical Solution to Channel Estimation With Intersymbol Interference Cancelation and Co-Channel Interference Cancelation for Single Input Single Output/Multiple Input Single Output Digital Terrestrial Multimedia Broadcasting Systems\", <i>Broadcasting IEEE Transactions on</i>, vol. 59, no. 1, pp. 116-128, 2013.","links":{"documentLink":"/document/6392904","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6392904","pdfSize":"12116KB"},"title":"A Generalized Analytical Solution to Channel Estimation With Intersymbol Interference Cancelation and Co-Channel Interference Cancelation for Single Input Single Output/Multiple Input Single Output Digital Terrestrial Multimedia Broadcasting Systems"},{"order":"4","displayText":"Ahmed Alahmadi, Mai Abdelhakim, Jian Ren, Tongtong Li, \"Defense Against Primary User Emulation Attacks in Cognitive Radio Networks Using Advanced Encryption Standard\", <i>Information Forensics and Security IEEE Transactions on</i>, vol. 9, no. 5, pp. 772-781, 2014.","links":{"documentLink":"/document/6763060","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6763060","pdfSize":"1685KB"},"title":"Defense Against Primary User Emulation Attacks in Cognitive Radio Networks Using Advanced Encryption Standard"},{"order":"5","displayText":"Md. Jahidur Rahman, \"Multi-Frame Synchronization for a DTV Receiver: CFO SFO and Error Performance Analysis\", <i>Systems Journal IEEE</i>, vol. 13, no. 3, pp. 2888-2897, 2019.","links":{"documentLink":"/document/8482494","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8482494","pdfSize":"1027KB"},"title":"Multi-Frame Synchronization for a DTV Receiver: CFO, SFO, and Error Performance Analysis"}]},"formulaStrippedArticleTitle":"Enhanced ATSC DTV channel estimation","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"3","mlTime":"PT0.134782S","lastupdate":"2021-11-20","title":"Enhanced ATSC DTV channel estimation","contentType":"conferences","ieeeCitationCount":"5","publicationNumber":"5075165"},{"_id":5090243,"paperCitations":{"ieee":[{"order":"1","displayText":"Hajer Abidi, Hassen Mekki, Khaled Ka\u00e2niche, Mohamed Chtourou, \"An overview of the robust approaches applied for 2D visual servoing\", <i>Systems Signals and Devices (SSD) 2012 9th International Multi-Conference on</i>, pp. 1-6, 2012.","links":{"documentLink":"/document/6197991","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6197991","pdfSize":"315KB"},"title":"An overview of the robust approaches applied for 2D visual servoing"}]},"formulaStrippedArticleTitle":"Sampling-based path planning for robust feature-based visual servoing","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.026846S","lastupdate":"2021-11-07","title":"Sampling-based path planning for robust feature-based visual servoing","contentType":"conferences","ieeeCitationCount":"1","publicationNumber":"5075165"},{"_id":5090249,"formulaStrippedArticleTitle":"Partner selection strategy for users with high speed in cooperative diversity systems","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.023488S","lastupdate":"2021-12-16","title":"Partner selection strategy for users with high speed in cooperative diversity systems","contentType":"conferences","ieeeCitationCount":"0","publicationNumber":"5075165"},{"_id":5090250,"paperCitations":{"ieee":[{"order":"1","displayText":"Yanjun Wu, Huali Wang, Lei Sun, Guangjie Xu, \"Simulation of CSS communication system in VLF atmospheric noise\", <i>Information Science and Technology (ICIST) 2013 International Conference on</i>, pp. 1580-1583, 2013.","links":{"documentLink":"/document/6747838","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6747838","pdfSize":"914KB"},"title":"Simulation of CSS communication system in VLF atmospheric noise"},{"order":"2","displayText":"Xin Qiu, Xue-jun Sha, Xiao-yan Ning, \"A multi-level orthogonal sequences design and implementation method\", <i>Signal Processing (ICSP) 2010 IEEE 10th International Conference on</i>, pp. 1793-1796, 2010.","links":{"documentLink":"/document/5656691","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5656691","pdfSize":"129KB"},"title":"A multi-level orthogonal sequences design and implementation method"},{"order":"3","displayText":"Domenico Gaglione, Carmine Clemente, Christos V. Ilioudis, Adriano Rosario Persico, Ian K. Proudler, John J. Soraghan, \"Fractional fourier based waveform for a joint radar-communication system\", <i>Radar Conference (RadarConf) 2016 IEEE</i>, pp. 1-6, 2016.","links":{"documentLink":"/document/7485314","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7485314","pdfSize":"5509KB"},"title":"Fractional fourier based waveform for a joint radar-communication system"}],"nonIeee":[{"order":"1","displayText":"Gang Fu, Yan Jun Wu, Qian He, \"Simulation of VLF CSS System in Atmospheric Noise\", <i>Applied Mechanics and Materials</i>, vol. 556-562, pp. 1874, 2014.","links":{"crossRefLink":"https://doi.org/10.4028/www.scientific.net/AMM.556-562.1874"},"title":"Simulation of VLF CSS System in Atmospheric Noise"},{"order":"2","displayText":"Yan Jun Wu, Gang Fu, Wen Jian Geng, \"Interference Suppression of VLF Communications in Atmospheric Noise\", <i>Advanced Materials Research</i>, vol. 989-994, pp. 4005, 2014.","links":{"crossRefLink":"https://doi.org/10.4028/www.scientific.net/AMR.989-994.4005"},"title":"Interference Suppression of VLF Communications in Atmospheric Noise"},{"order":"3","displayText":"Yan Jun Wu, Gang Fu, Qian He, \"Study of VLF Communication Technique Based on FRFT\", <i>Applied Mechanics and Materials</i>, vol. 556-562, pp. 5116, 2014.","links":{"crossRefLink":"https://doi.org/10.4028/www.scientific.net/AMM.556-562.5116"},"title":"Study of VLF Communication Technique Based on FRFT"},{"order":"4","displayText":"Fei Yuan, Zhen-yu Jia, En Cheng, \"Chirp-rate quasi-orthogonality based DSSS-CDMA system for underwater acoustic channel\", <i>Applied Acoustics</i>, vol. 161, pp. 107163, 2020.","links":{"crossRefLink":"https://doi.org/10.1016/j.apacoust.2019.107163"},"title":"Chirp-rate quasi-orthogonality based DSSS-CDMA system for underwater acoustic channel"}]},"formulaStrippedArticleTitle":"A new multiple-access method based on FRACTIONAL FOURIER TRANSFORM","nonIeeeCitationCount":"4","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.124621S","lastupdate":"2021-09-18","title":"A new multiple-access method based on FRACTIONAL FOURIER TRANSFORM","contentType":"conferences","ieeeCitationCount":"3","publicationNumber":"5075165"},{"_id":5090268,"paperCitations":{"ieee":[{"order":"1","displayText":"Temoor Saeed, Saad Ahmad Khan, Usman Tariq, Zubair Ahmad Khan, \"Predictive activation for localization using minimal data-fusion in MANETs\", <i>Information & Communication Technologies (ICICT) 2013 5th International Conference on</i>, pp. 1-6, 2013.","links":{"documentLink":"/document/6732778","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6732778","pdfSize":"2216KB"},"title":"Predictive activation for localization using minimal data-fusion in MANETs"},{"order":"2","displayText":"Nobuhiro Funabiki, Benjamin Morrell, Jeremy Nash, Ali-akbar Agha-mohammadi, \"Range-Aided Pose-Graph-Based SLAM: Applications of Deployable Ranging Beacons for Unknown Environment Exploration\", <i>Robotics and Automation Letters IEEE</i>, vol. 6, no. 1, pp. 48-55, 2021.","links":{"documentLink":"/document/9205317","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9205317","pdfSize":"2520KB"},"title":"Range-Aided Pose-Graph-Based SLAM: Applications of Deployable Ranging Beacons for Unknown Environment Exploration"}],"nonIeee":[{"order":"1","displayText":"Mong-Fong Horng, Yi-Ting Chen, Shu-Chuan Chu, Jeng-Shyang Pan, Bin-Yih Liao, <i>Computational Collective Intelligence. Technologies and Applications</i>, vol. 6421, pp. 109, 2010.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-16693-8_12"},"title":""},{"order":"2","displayText":"Tan N. LE, Jaewoon KIM, Yoan SHIN, \"TDoA Localization Based on Particle Swarm Optimization in UWB Systems\", <i>IEICE Transactions on Communications</i>, vol. E94-B, pp. 2013, 2011.","links":{"crossRefLink":"https://doi.org/10.1587/transcom.E94.B.2013"},"title":"TDoA Localization Based on Particle Swarm Optimization in UWB Systems"}]},"formulaStrippedArticleTitle":"A particle swarm optimization based multilateration algorithm for UWB sensor network","nonIeeeCitationCount":"2","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.095269S","lastupdate":"2021-11-07","title":"A particle swarm optimization based multilateration algorithm for UWB sensor network","contentType":"conferences","ieeeCitationCount":"2","publicationNumber":"5075165"},{"_id":5090269,"formulaStrippedArticleTitle":"Artificial neural network application in analog layout placement design","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"1","mlTime":"PT0.007275S","lastupdate":"2022-01-15","title":"Artificial neural network application in analog layout placement design","contentType":"conferences","ieeeCitationCount":"0","publicationNumber":"5075165"},{"_id":5090275,"paperCitations":{"ieee":[{"order":"1","displayText":"Chun Hu, Dezhi Zheng, Shangchun Fan, Jingjie Gong, \"Research and implementation of amplitude ratio calculating system for Coriolis Mass Flowmeter\", <i>Instrumentation and Control Technology (ISICT) 2012 8th IEEE International Symposium on</i>, pp. 147-152, 2012.","links":{"documentLink":"/document/6291599","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6291599","pdfSize":"763KB"},"title":"Research and implementation of amplitude ratio calculating system for Coriolis Mass Flowmeter"}]},"formulaStrippedArticleTitle":"The analysis of the discrete fractional Fourier transform algorithms","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.052336S","lastupdate":"2021-10-02","title":"The analysis of the discrete fractional Fourier transform algorithms","contentType":"conferences","ieeeCitationCount":"1","publicationNumber":"5075165"},{"_id":5090288,"paperCitations":{"ieee":[{"order":"1","displayText":"Akshay K. Rathore, Ashoka K. S. Bhat, Ramesh Oruganti, \"Analysis Design and Experimental Results of Wide Range ZVS Active-Clamped L-L Type Current-Fed DC/DC Converter for Fuel Cells to Utility Interface\", <i>Industrial Electronics IEEE Transactions on</i>, vol. 59, no. 1, pp. 473-485, 2012.","links":{"documentLink":"/document/5754575","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5754575","pdfSize":"1187KB"},"title":"Analysis, Design and Experimental Results of Wide Range ZVS Active-Clamped L-L Type Current-Fed DC/DC Converter for Fuel Cells to Utility Interface"},{"order":"2","displayText":"Akshay Kumar Rathore, \"High-frequency soft-switching current-fed inverter for off-grid micro-generation: Fuel cell application for rural electrification/development\", <i>Power Electronics and Applications (EPE 2011) Proceedings of the 2011-14th European Conference on</i>, pp. 1-10, 2011.","links":{"documentLink":"/document/6020441","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6020441","pdfSize":"429KB"},"title":"High-frequency soft-switching current-fed inverter for off-grid micro-generation: Fuel cell application for rural electrification/development"},{"order":"3","displayText":"Meriat Minnu Antony, Jayan M.V., \"A Study on a Compact Single Input Dual Output Non-isolated DC-DC Converter With Low Switching Stresses\", <i>Industrial Electronics and Applications (INDEL) 2020 International Symposium on</i>, pp. 1-6, 2020.","links":{"documentLink":"/document/9266210","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9266210","pdfSize":"1731KB"},"title":"A Study on a Compact Single Input Dual Output Non-isolated DC-DC Converter With Low Switching Stresses"}]},"formulaStrippedArticleTitle":"Small signal analysis and closed loop control design of L-L type active-clamped ZVS current-fed isolated DC-DC converter","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.062538S","lastupdate":"2021-12-18","title":"Small signal analysis and closed loop control design of L-L type active-clamped ZVS current-fed isolated DC-DC converter","contentType":"conferences","ieeeCitationCount":"3","publicationNumber":"5075165"},{"_id":5090294,"paperCitations":{"ieee":[{"order":"1","displayText":"Amir Hasanbegovic, Snorre Aunet, \"Proton beam characterization at Oslo Cyclotron Laboratory for radiation testing of electronic devices\", <i>Design and Diagnostics of Electronic Circuits & Systems (DDECS) 2013 IEEE 16th International Symposium on</i>, pp. 135-140, 2013.","links":{"documentLink":"/document/6549805","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6549805","pdfSize":"2761KB"},"title":"Proton beam characterization at Oslo Cyclotron Laboratory for radiation testing of electronic devices"},{"order":"2","displayText":"Chunhua Qi, Liyi Xiao, Mingxue Huo, Tianqi Wang, Rongsheng Zhang, Xuebing Cao, \"A 13T radiation-hardened memory cell for low-voltage operation and ultra-low power space applications\", <i>Quality Electronic Design (ISQED) 2017 18th International Symposium on</i>, pp. 161-165, 2017.","links":{"documentLink":"/document/7918310","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7918310","pdfSize":"232KB"},"title":"A 13T radiation-hardened memory cell for low-voltage operation and ultra-low power space applications"},{"order":"3","displayText":"Gaurav Sehgal, Nanda Kishore Yadav, \"A novel embedded design using High Performance and Low Leakage 6T SRAM Cell based on word decoding scheme at 90 nm technology\", <i>Green Computing Communication and Conservation of Energy (ICGCE) 2013 International Conference on</i>, pp. 23-27, 2013.","links":{"documentLink":"/document/6823393","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6823393","pdfSize":"901KB"},"title":"A novel embedded design using High Performance and Low Leakage 6T SRAM Cell based on word decoding scheme at 90 nm technology"},{"order":"4","displayText":"Yuri V. Katunin, Vladimir Ya. Stenin, \"The STG DICE Cell with the Decoder for Reading Data in Steady and Unsteady States for Hardened SRAM\", <i>Radiation and Its Effects on Components and Systems (RADECS) 2017 17th European Conference on</i>, pp. 1-8, 2017.","links":{"documentLink":"/document/8696115","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8696115","pdfSize":"411KB"},"title":"The STG DICE Cell with the Decoder for Reading Data in Steady and Unsteady States for Hardened SRAM"},{"order":"5","displayText":"Cleiton M. Marques, Cristina Meinhardt, Paulo F. Butzen, \"Soft Error Reliability of SRAM cells during the three operation states\", <i>Test Symposium (LATS) 2020 IEEE Latin-American</i>, pp. 1-6, 2020.","links":{"documentLink":"/document/9093684","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9093684","pdfSize":"634KB"},"title":"Soft Error Reliability of SRAM cells during the three operation states"}]},"formulaStrippedArticleTitle":"AN ultra low power fault tolerant SRAM design in 90nm CMOS","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.138456S","lastupdate":"2021-10-02","title":"AN ultra low power fault tolerant SRAM design in 90nm CMOS","contentType":"conferences","ieeeCitationCount":"5","publicationNumber":"5075165"},{"_id":5090295,"formulaStrippedArticleTitle":"Design and FPGA implementation of iterative decoders for codes on graphs","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.010278S","lastupdate":"2021-10-05","title":"Design and FPGA implementation of iterative decoders for codes on graphs","contentType":"conferences","ieeeCitationCount":"0","publicationNumber":"5075165"},{"_id":5090301,"paperCitations":{"ieee":[{"order":"1","displayText":"Sichun Wang, Robert Inkol, Sreeraman Rajan, Fran\u00e7ois Patenaude, \"The Okamoto lower bound for the normalized detection threshold of the FFT filter bank-based summation detector\", <i>Electrical and Computer Engineering (CCECE) 2010 23rd Canadian Conference on</i>, pp. 1-6, 2010.","links":{"documentLink":"/document/5575259","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5575259","pdfSize":"160KB"},"title":"The Okamoto lower bound for the normalized detection threshold of the FFT filter bank-based summation detector"},{"order":"2","displayText":"Sichun Wang, Robert Inkol, \"The probability of false alarm of the cross-spectrum based detector for a two-channel interferometer\", <i>Electrical and Computer Engineering (CCECE) 2011 24th Canadian Conference on</i>, pp. 000169-000174, 2011.","links":{"documentLink":"/document/6030432","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6030432","pdfSize":"225KB"},"title":"The probability of false alarm of the cross-spectrum based detector for a two-channel interferometer"},{"order":"3","displayText":"Sichun Wang, Robert Inkol, Sreeraman Rajan, Fran\u00e7ois Patenaude, \"A comparison of the normalized detection threshold for the overlapped and non-overlapped FFT summation detectors\", <i>Electrical and Computer Engineering (CCECE) 2011 24th Canadian Conference on</i>, pp. 000136-000141, 2011.","links":{"documentLink":"/document/6030425","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6030425","pdfSize":"199KB"},"title":"A comparison of the normalized detection threshold for the overlapped and non-overlapped FFT summation detectors"}]},"formulaStrippedArticleTitle":"Numerical computation of the normalized detection threshold for the FFT J-out-of-L detector","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.057763S","lastupdate":"2021-08-14","title":"Numerical computation of the normalized detection threshold for the FFT J-out-of-L detector","contentType":"conferences","ieeeCitationCount":"3","publicationNumber":"5075165"},{"_id":5090312,"paperCitations":{"ieee":[{"order":"1","displayText":"Adel M. Sharaf, Adel A. A. El-Gammal, \"Optimal self regulating stand-alone wave energy conversion scheme\", <i>Electrical Power & Energy Conference (EPEC) 2009 IEEE</i>, pp. 1-6, 2009.","links":{"documentLink":"/document/5420887","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5420887","pdfSize":"723KB"},"title":"Optimal self regulating stand-alone wave energy conversion scheme"},{"order":"2","displayText":"Adel M. Sharaf, Adel A.A. El-Gammal, \"A MOPSO Tri-loop Self Regulated Variable Structure Sliding Mode Self Regulating Coordinated Controller for Tidal Wave Energy Conversion\", <i>Computer Modeling and Simulation 2009. EMS '09. Third UKSim European Symposium on</i>, pp. 389-394, 2009.","links":{"documentLink":"/document/5358740","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5358740","pdfSize":"533KB"},"title":"A MOPSO Tri-loop Self Regulated Variable Structure Sliding Mode Self Regulating Coordinated Controller for Tidal Wave Energy Conversion"},{"order":"3","displayText":"Adel M. Sharaf, Adel A.A. El-Gammal, \"A MOPSO Self Regulating PID Dynamic Error Driven Controller for Tidal Wave Energy Conversion\", <i>Computer Modeling and Simulation 2009. EMS '09. Third UKSim European Symposium on</i>, pp. 412-417, 2009.","links":{"documentLink":"/document/5358744","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5358744","pdfSize":"538KB"},"title":"A MOPSO Self Regulating PID Dynamic Error Driven Controller for Tidal Wave Energy Conversion"},{"order":"4","displayText":"Adel M. Sharaf, Adel A.A. El-Gammal, \"Optimal Variable Structure Self Regulating PSO-Controller for Stand-Alone Wave Energy Conversion Scheme\", <i>Mathematical/Analytical Modelling and Computer Simulation (AMS) 2010 Fourth Asia International Conference on</i>, pp. 438-443, 2010.","links":{"documentLink":"/document/5489142","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5489142","pdfSize":"326KB"},"title":"Optimal Variable Structure Self Regulating PSO-Controller for Stand-Alone Wave Energy Conversion Scheme"}],"nonIeee":[{"order":"1","displayText":"Emre Ozkop, Ismail H. Altas, Adel M. Sharaf, \"A novel switched power filter-green plug (SPF-GP) scheme for wave energy systems\", <i>Renewable Energy</i>, vol. 44, pp. 340, 2012.","links":{"crossRefLink":"https://doi.org/10.1016/j.renene.2012.01.103"},"title":"A novel switched power filter-green plug (SPF-GP) scheme for wave energy systems"}]},"formulaStrippedArticleTitle":"A novel fuzzy logic tansigmoid controller for Wave Energy Converter-grid interface DC energy utilization farm","nonIeeeCitationCount":"1","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.077728S","lastupdate":"2021-10-02","title":"A novel fuzzy logic tansigmoid controller for Wave Energy Converter-grid interface DC energy utilization farm","contentType":"conferences","ieeeCitationCount":"4","publicationNumber":"5075165"},{"_id":5090314,"formulaStrippedArticleTitle":"Performance-constrained parasitic-aware retargeting and optimization of analog layouts","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.010564S","lastupdate":"2021-11-07","title":"Performance-constrained parasitic-aware retargeting and optimization of analog layouts","contentType":"conferences","ieeeCitationCount":"0","publicationNumber":"5075165"},{"_id":5090319,"formulaStrippedArticleTitle":"Efficiency optimization of WCDMA driven two-way Doherty power amplifiers over wide power range","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.02406S","lastupdate":"2021-10-05","title":"Efficiency optimization of WCDMA driven two-way Doherty power amplifiers over wide power range","contentType":"conferences","ieeeCitationCount":"0","publicationNumber":"5075165"},{"_id":5090331,"paperCitations":{"ieee":[{"order":"1","displayText":"Seyyed Hasan Moallempour, Seyyed Ahmad Razavi, Morteza Saheb Zamani, \"TSV reduction in homogeneous 3D FPGAs by logic resource and input pad replication\", <i>3D Systems Integration Conference (3DIC) 2011 IEEE International</i>, pp. 1-5, 2012.","links":{"documentLink":"/document/6263033","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6263033","pdfSize":"216KB"},"title":"TSV reduction in homogeneous 3D FPGAs by logic resource and input pad replication"},{"order":"2","displayText":"William Wahby, Ashish Dembla, Muhannad Bakir, \"Evaluation of 3DICs and fabrication of monolithic interlayer vias\", <i>3D Systems Integration Conference (3DIC) 2013 IEEE International</i>, pp. 1-6, 2013.","links":{"documentLink":"/document/6702378","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6702378","pdfSize":"795KB"},"title":"Evaluation of 3DICs and fabrication of monolithic interlayer vias"},{"order":"3","displayText":"Yuxiang Fu, Li Li, Yuang Zhang, Hongbing Pan, Feng Han, Kun Wang, \"Lateral asynchronous and vertical synchronous 3D Network on Chip with double pumped vertical links\", <i>ASIC (ASICON) 2015 IEEE 11th International Conference on</i>, pp. 1-4, 2015.","links":{"documentLink":"/document/7517184","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7517184","pdfSize":"228KB"},"title":"Lateral asynchronous and vertical synchronous 3D Network on Chip with double pumped vertical links"},{"order":"4","displayText":"Kwanyeob Chae, Saibal Mukhopadhyay, \"Tier-adaptive-voltage-scaling (TAVS): A methodology for post-silicon tuning of 3D ICs\", <i>Design Automation Conference (ASP-DAC) 2012 17th Asia and South Pacific</i>, pp. 277-282, 2012.","links":{"documentLink":"/document/6164958","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6164958","pdfSize":"386KB"},"title":"Tier-adaptive-voltage-scaling (TAVS): A methodology for post-silicon tuning of 3D ICs"},{"order":"5","displayText":"Khaled Salah, \"A TSV to TSV A TSV to Metal interconnects and A TSV to active device coupling capacitance: Analysis and recommendations\", <i>Design & Technology of Integrated Systems in Nanoscale Era (DTIS) 2015 10th International Conference on</i>, pp. 1-2, 2015.","links":{"documentLink":"/document/7127343","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7127343","pdfSize":"454KB"},"title":"A TSV to TSV, A TSV to Metal interconnects, and A TSV to active device coupling capacitance: Analysis and recommendations"},{"order":"6","displayText":"Jianhui Ling, Huiyun Li, Guoqing Xu, Liying Xiong, \"Stochastic wire-length model with TSV placement on periphery area\", <i>Electronics Packaging Technology Conference (EPTC) 2014 IEEE 16th</i>, pp. 5-10, 2014.","links":{"documentLink":"/document/7028291","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7028291","pdfSize":"252KB"},"title":"Stochastic wire-length model with TSV placement on periphery area"},{"order":"7","displayText":"Khaled Salah, Hani Ragai, Yehea Ismail, \"A macro-modeling approach for through silicon via\", <i>EUROCON 2013 IEEE</i>, pp. 1869-1872, 2013.","links":{"documentLink":"/document/6625232","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6625232","pdfSize":"480KB"},"title":"A macro-modeling approach for through silicon via"},{"order":"8","displayText":"Khaled Salah, Alaa El Rouby, Hani Ragai, Yehea Ismail, \"3D/TSV enabling technologies for SOC/NOC: Modeling and design challenges\", <i>Microelectronics (ICM) 2010 International Conference on</i>, pp. 268-271, 2010.","links":{"documentLink":"/document/5696135","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5696135","pdfSize":"834KB"},"title":"3D/TSV enabling technologies for SOC/NOC: Modeling and design challenges"},{"order":"9","displayText":"Yong Joong Hwang, Jae Hun Lee, Tae Hee Han, \"3D Network-on-Chip system communication using minimum number of TSVs\", <i>ICT Convergence (ICTC) 2011 International Conference on</i>, pp. 517-522, 2011.","links":{"documentLink":"/document/6082652","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6082652","pdfSize":"919KB"},"title":"3D Network-on-Chip system communication using minimum number of TSVs"},{"order":"10","displayText":"Chang Liu, Sung Kyu Lim, \"A study of signal integrity issues in through-silicon-via-based 3D ICs\", <i>Interconnect Technology Conference (IITC) 2010 International</i>, pp. 1-3, 2010.","links":{"documentLink":"/document/5510738","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5510738","pdfSize":"977KB"},"title":"A study of signal integrity issues in through-silicon-via-based 3D ICs"},{"order":"11","displayText":"Khaled Salah, Yehea Ismail, \"A novel dimensional analysis method for TSV modeling and analysis in three dimensional integrated circuits\", <i>Circuits and Systems (ISCAS) 2014 IEEE International Symposium on</i>, pp. 2764-2767, 2014.","links":{"documentLink":"/document/6865746","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6865746","pdfSize":"417KB"},"title":"A novel dimensional analysis method for TSV modeling and analysis in three dimensional integrated circuits"},{"order":"12","displayText":"Kaiyuan Yang, Dae Hyun Kim, Sung Kyu Lim, \"Design quality tradeoff studies for 3D ICs built with nano-scale TSVs and devices\", <i>Quality Electronic Design (ISQED) 2012 13th International Symposium on</i>, pp. 740-746, 2012.","links":{"documentLink":"/document/6187574","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6187574","pdfSize":"994KB"},"title":"Design quality tradeoff studies for 3D ICs built with nano-scale TSVs and devices"},{"order":"13","displayText":"Seungwon Kim, Seokhyung Kang, Ki Jin Han, Youngmin Kim, \"Novel adaptive power gating strategy of TSV-based multi-layer 3D IC\", <i>Quality Electronic Design (ISQED) 2015 16th International Symposium on</i>, pp. 537-541, 2015.","links":{"documentLink":"/document/7085483","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7085483","pdfSize":"432KB"},"title":"Novel adaptive power gating strategy of TSV-based multi-layer 3D IC"},{"order":"14","displayText":"Gopi Neela, Jeffrey Draper, \"Modeling the Impact of TSVs on Average Wire Length in 3DICs Using a Tier-Level Hierarchical Approach\", <i>VLSI (ISVLSI) 2014 IEEE Computer Society Annual Symposium on</i>, pp. 154-159, 2014.","links":{"documentLink":"/document/6903352","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6903352","pdfSize":"277KB"},"title":"Modeling the Impact of TSVs on Average Wire Length in 3DICs Using a Tier-Level Hierarchical Approach"},{"order":"15","displayText":"Amit Ranjan Trivedi, Saibal Mukhopadhyay, \"Through-Oxide-Via-Induced Back-Gate Effect in 3-D Integrated FDSOI Devices\", <i>Electron Device Letters IEEE</i>, vol. 32, no. 8, pp. 1020-1022, 2011.","links":{"documentLink":"/document/5936664","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5936664","pdfSize":"356KB"},"title":"Through-Oxide-Via-Induced Back-Gate Effect in 3-D Integrated FDSOI Devices"},{"order":"16","displayText":"Sundararaman Mohanram, David Brenner, Dhireesha Kudithipudi, \"Hierarchical optimization of TSV placement with inter-tier liquid cooling in 3D-IC MPSoCs\", <i>Semiconductor Thermal Measurement and Management Symposium (SEMI-THERM) 2013 29th Annual IEEE</i>, pp. 7-12, 2013.","links":{"documentLink":"/document/6526798","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6526798","pdfSize":"1814KB"},"title":"Hierarchical optimization of TSV placement with inter-tier liquid cooling in 3D-IC MPSoCs"},{"order":"17","displayText":"Takayuki Sekiguchi, Shuhei Amakawa, Noboru Ishihara, Kazuya Masu, \"An 8.9mW 25Gb/s inductorless 1:4 DEMUX in 90nm CMOS\", <i>SoC Design Conference (ISOCC) 2009 International</i>, pp. 404-407, 2009.","links":{"documentLink":"/document/5423868","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5423868","pdfSize":"598KB"},"title":"An 8.9mW 25Gb/s inductorless 1:4 DEMUX in 90nm CMOS"},{"order":"18","displayText":"Johann Knechtel, Igor L. Markov, Jens Lienig, \"Assembling 2-D Blocks Into 3-D Chips\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 31, no. 2, pp. 228-241, 2012.","links":{"documentLink":"/document/6132649","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6132649","pdfSize":"1505KB"},"title":"Assembling 2-D Blocks Into 3-D Chips"},{"order":"19","displayText":"Dae Hyun Kim, Saibal Mukhopadhyay, Sung Kyu Lim, \"TSV-Aware Interconnect Distribution Models for Prediction of Delay and Power Consumption of 3-D Stacked ICs\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 33, no. 9, pp. 1384-1395, 2014.","links":{"documentLink":"/document/6879634","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6879634","pdfSize":"3196KB"},"title":"TSV-Aware Interconnect Distribution Models for Prediction of Delay and Power Consumption of 3-D Stacked ICs"},{"order":"20","displayText":"Yu-Guang Chen, Wan-Yu Wen, Yiyu Shi, Wing-Kai Hon, Shih-Chieh Chang, \"Novel Spare TSV Deployment for 3-D ICs Considering Yield and Timing Constraints\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 34, no. 4, pp. 577-588, 2015.","links":{"documentLink":"/document/6998006","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6998006","pdfSize":"1961KB"},"title":"Novel Spare TSV Deployment for 3-D ICs Considering Yield and Timing Constraints"},{"order":"21","displayText":"Jaeil Lim, Hyunyul Lim, Sungho Kang, \"3-D Stacked DRAM Refresh Management With Guaranteed Data Reliability\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 34, no. 9, pp. 1455-1466, 2015.","links":{"documentLink":"/document/7061398","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7061398","pdfSize":"2671KB"},"title":"3-D Stacked DRAM Refresh Management With Guaranteed Data Reliability"},{"order":"22","displayText":"Dae Hyun Kim, Saibal Mukhopadhyay, Sung Kyu Lim, \"Fast and Accurate Analytical Modeling of Through-Silicon-Via Capacitive Coupling\", <i>Components Packaging and Manufacturing Technology IEEE Transactions on</i>, vol. 1, no. 2, pp. 168-180, 2011.","links":{"documentLink":"/document/5699376","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5699376","pdfSize":"1841KB"},"title":"Fast and Accurate Analytical Modeling of Through-Silicon-Via Capacitive Coupling"},{"order":"23","displayText":"Ahmed Alzahmi, Nahid Mirzaie, Gyung-Su Byun, \"3-D Power Delivery Network\u2019s Subblocks and Regulator Placement Optimized by Evolutionary Algorithm\", <i>Components Packaging and Manufacturing Technology IEEE Transactions on</i>, vol. 7, no. 12, pp. 2027-2035, 2017.","links":{"documentLink":"/document/8080155","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8080155","pdfSize":"3190KB"},"title":"3-D Power Delivery Network\u2019s Subblocks and Regulator Placement Optimized by Evolutionary Algorithm"},{"order":"24","displayText":"Wai-Kei Mak, Chris Chu, \"Rethinking the Wirelength Benefit of 3-D Integration\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 20, no. 12, pp. 2346-2351, 2012.","links":{"documentLink":"/document/6099638","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6099638","pdfSize":"377KB"},"title":"Rethinking the Wirelength Benefit of 3-D Integration"},{"order":"25","displayText":"Xiaowen Wu, Yaoyao Ye, Jiang Xu, Wei Zhang, Weichen Liu, Mahdi Nikdast, Xuan Wang, \"UNION: A Unified Inter/Intrachip Optical Network for Chip Multiprocessors\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 22, no. 5, pp. 1082-1095, 2014.","links":{"documentLink":"/document/6544298","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6544298","pdfSize":"1939KB"},"title":"UNION: A Unified Inter/Intrachip Optical Network for Chip Multiprocessors"},{"order":"26","displayText":"Gokul Kumar, Srikrishna Sitaraman, Jonghyun Cho, Venky Sundaram, Joungho Kim, Rao R. Tummala, \"Design and Demonstration of Power Delivery Networks With Effective Resonance Suppression in Double-Sided 3-D Glass Interposer Packages\", <i>Components Packaging and Manufacturing Technology IEEE Transactions on</i>, vol. 6, no. 1, pp. 87-99, 2016.","links":{"documentLink":"/document/7335603","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7335603","pdfSize":"6839KB"},"title":"Design and Demonstration of Power Delivery Networks With Effective Resonance Suppression in Double-Sided 3-D Glass Interposer Packages"},{"order":"27","displayText":"Yu-Guang Chen, Kuan-Yu Lai, Ming-Chao Lee, Yiyu Shi, Wing-Kai Hon, Shih-Chieh Chang, \"Yield and timing constrained spare TSV assignment for three-dimensional integrated circuits\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-4, 2014.","links":{"documentLink":"/document/6800319","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6800319","pdfSize":"318KB"},"title":"Yield and timing constrained spare TSV assignment for three-dimensional integrated circuits"},{"order":"28","displayText":"Dae Hyun Kim, Sung Kyu Lim, \"Design Quality Trade-Off Studies for 3-D ICs Built With Sub-Micron TSVs and Future Devices\", <i>Emerging and Selected Topics in Circuits and Systems IEEE Journal on</i>, vol. 2, no. 2, pp. 240-248, 2012.","links":{"documentLink":"/document/6194973","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6194973","pdfSize":"1488KB"},"title":"Design Quality Trade-Off Studies for 3-D ICs Built With Sub-Micron TSVs and Future Devices"},{"order":"29","displayText":"Dae Hyun Kim, Krit Athikulwongse, Sung Kyu Lim, \"A study of Through-Silicon-Via impact on the 3D stacked IC layout\", <i>Computer-Aided Design - Digest of Technical Papers 2009. ICCAD 2009. IEEE/ACM International Conference on</i>, pp. 674-680, 2009.","links":{"documentLink":"/document/5361224","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5361224","pdfSize":"649KB"},"title":"A study of Through-Silicon-Via impact on the 3D stacked IC layout"}],"nonIeee":[{"order":"1","displayText":"Seungwon Kim, Seokhyeong Kang, Ki Jin Han, Youngmin Kim, \"Novel Adaptive Power-Gating Strategy and Tapered TSV Structure in Multilayer 3D IC\", <i>ACM Transactions on Design Automation of Electronic Systems (TODAES)</i>, vol. 21, pp. 1, 2016.","links":{"documentLink":"/document/7597105","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7597105"},"title":"Novel Adaptive Power-Gating Strategy and Tapered TSV Structure in Multilayer 3D IC"},{"order":"2","displayText":"Seungwon Kim, Youngmin Kim, \"Analysis and reduction of the voltage noise of multi-layer 3D IC with multi-paired power delivery network\", <i>IEICE Electronics Express</i>, vol. 14, pp. 20170792, 2017.","links":{"crossRefLink":"https://doi.org/10.1587/elex.14.20170792"},"title":"Analysis and reduction of the voltage noise of multi-layer 3D IC with multi-paired power delivery network"},{"order":"3","displayText":"Suleyman Tosun, Vahid Babaei Ajabshir, \"Energy-aware partitioning of fault-tolerant irregular topologies for 3D network-on-chips\", <i>The Journal of Supercomputing</i>, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/s11227-018-2491-6"},"title":"Energy-aware partitioning of fault-tolerant irregular topologies for 3D network-on-chips"},{"order":"4","displayText":"","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-30572-6_9"},"title":""},{"order":"5","displayText":"Wim Bogaerts, Liu Liu, Gunther Roelkens, <i>Integrated Optical Interconnect Architectures for Embedded Systems</i>, pp. 27, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4419-6193-8_2"},"title":""},{"order":"6","displayText":"Shichun Qu, Yong Liu, <i>Wafer-Level Chip-Scale Packaging</i>, pp. 63, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4939-1556-9_4"},"title":""},{"order":"7","displayText":"Wim Bogaerts, <i>Advanced Interconnects for ULSI Technology</i>, pp. 503, 2012.","links":{"crossRefLink":"https://doi.org/10.1002/9781119963677.ch14"},"title":""},{"order":"8","displayText":"Hung Viet NGUYEN, Myunghwan RYU, Youngmin KIM, \"TSV Geometrical Variations and Optimization Metric with Repeaters for 3D IC\", <i>IEICE Transactions on Electronics</i>, vol. E95.C, pp. 1864, 2012.","links":{"crossRefLink":"https://doi.org/10.1587/transele.E95.C.1864"},"title":"TSV Geometrical Variations and Optimization Metric with Repeaters for 3D IC"},{"order":"9","displayText":"S.R. Hasan, W. Gul, O. Hasan, \"Clock domain crossing (CDC) in 3D-SICs: Semi QDI asynchronous vs loosely synchronous\", <i>Integration</i>, vol. 52, pp. 367, 2016.","links":{"crossRefLink":"https://doi.org/10.1016/j.vlsi.2015.05.002"},"title":"Clock domain crossing (CDC) in 3D-SICs: Semi QDI asynchronous vs loosely synchronous"},{"order":"10","displayText":"Khaoula Ait Belaid, H. Belahrach, H. Ayad, Ridha Ejbali, \"Genetic Algorithms and Particle Swarm Optimization Mechanisms for Through-Silicon Via (TSV) Noise Coupling\", <i>Applied Computational Intelligence and Soft Computing</i>, vol. 2021, pp. 1, 2021.","links":{"crossRefLink":"https://doi.org/10.1155/2021/8830395"},"title":"Genetic Algorithms and Particle Swarm Optimization Mechanisms for Through-Silicon Via (TSV) Noise Coupling"},{"order":"11","displayText":"Khaoula Ait Belaid, Hassan Belahrach, Hassan Ayad, Fatima Ez-zaki, <i>Digital Technologies and Applications</i>, vol. 211, pp. 1643, 2021.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-030-73882-2_149"},"title":""},{"order":"12","displayText":"H. Rahimi, H. Jahanirad, \"An evolutionary approach to implement logic circuits on three dimensional FPGAs\", <i>Expert Systems with Applications</i>, vol. 174, pp. 114780, 2021.","links":{"crossRefLink":"https://doi.org/10.1016/j.eswa.2021.114780"},"title":"An evolutionary approach to implement logic circuits on three dimensional FPGAs"}]},"formulaStrippedArticleTitle":"TSV-aware interconnect length and power prediction for 3D stacked ICs","nonIeeeCitationCount":"12","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.600207S","lastupdate":"2021-12-11","title":"TSV-aware interconnect length and power prediction for 3D stacked ICs","contentType":"conferences","ieeeCitationCount":"29","publicationNumber":"5069981"},{"_id":5090335,"paperCitations":{"ieee":[{"order":"1","displayText":"Alfonso Maurelli, \"Status and perspectives of embedded Non-Volatile memories\", <i>IC Design & Technology (ICICDT) 2013 International Conference on</i>, pp. 77-80, 2013.","links":{"documentLink":"/document/6563307","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6563307","pdfSize":"434KB"},"title":"Status and perspectives of embedded Non-Volatile memories"},{"order":"2","displayText":"H.-S. Philip Wong, Heng-Yuan Lee, Shimeng Yu, Yu-Sheng Chen, Yi Wu, Pang-Shiu Chen, Byoungil Lee, Frederick T. Chen, Ming-Jinn Tsai, \"Metal\u2013Oxide RRAM\", <i>Proceedings of the IEEE</i>, vol. 100, no. 6, pp. 1951-1970, 2012.","links":{"documentLink":"/document/6193402","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6193402","pdfSize":"2832KB"},"title":"Metal\u2013Oxide RRAM"}],"nonIeee":[{"order":"1","displayText":"Yibo Li, Zhongrui Wang, Rivu Midya, Qiangfei Xia, J Joshua Yang, \"Review of memristor devices in neuromorphic computing: materials sciences and device challenges\", <i>Journal of Physics D: Applied Physics</i>, vol. 51, pp. 503002, 2018.","links":{"crossRefLink":"https://doi.org/10.1088/1361-6463/aade3f"},"title":"Review of memristor devices in neuromorphic computing: materials sciences and device challenges"},{"order":"2","displayText":"Kaixuan Sun, Jingsheng Chen, Xiaobing Yan, \"The Future of Memristors: Materials Engineering and Neural Networks\", <i>Advanced Functional Materials</i>, pp. 2006773, 2020.","links":{"crossRefLink":"https://doi.org/10.1002/adfm.202006773"},"title":"The Future of Memristors: Materials Engineering and Neural Networks"},{"order":"3","displayText":"Sung-Eun Kim, Hong-Sub Lee, \"An electric field-assisted photochemical metal\u2013organic deposition allowing control of oxygen content for resistive switching in directly patterned TiOx films\", <i>Journal of the Korean Ceramic Society</i>, 2021.","links":{"crossRefLink":"https://doi.org/10.1007/s43207-021-00139-z"},"title":"An electric field-assisted photochemical metal\u2013organic deposition allowing control of oxygen content for resistive switching in directly patterned TiOx films"}]},"formulaStrippedArticleTitle":"Back-end-of-line integration approaches for resistive memories","nonIeeeCitationCount":"3","contentTypeDisplay":"Conferences","patentCitationCount":"2","mlTime":"PT0.04643S","lastupdate":"2021-12-16","title":"Back-end-of-line integration approaches for resistive memories","contentType":"conferences","ieeeCitationCount":"2","publicationNumber":"5069981"},{"_id":5090336,"paperCitations":{"ieee":[{"order":"1","displayText":"Yuji Awano, \"Graphene for VLSI: FET and interconnect applications\", <i>Electron Devices Meeting (IEDM) 2009 IEEE International</i>, pp. 1-4, 2009.","links":{"documentLink":"/document/5424381","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5424381","pdfSize":"709KB"},"title":"Graphene for VLSI: FET and interconnect applications"},{"order":"2","displayText":"Atheer Al-Shaggah, Mohammed Khasawneh, Abdoul Rjoub, \"Carbon Nano Tube Field Effect inverter: Delay time & power consumption analysis\", <i>Electrical and Electronics Engineering Conference (JIEEEC) 2015 9th Jordanian International</i>, pp. 1-4, 2015.","links":{"documentLink":"/document/7470750","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7470750","pdfSize":"728KB"},"title":"Carbon Nano Tube Field Effect inverter: Delay time & power consumption analysis"},{"order":"3","displayText":"Yuji Awano, Shintaro Sato, Mizuhisa Nihei, Tadashi Sakai, Yutaka Ohno, Takashi Mizutani, \"Carbon Nanotubes for VLSI: Interconnect and Transistor Applications\", <i>Proceedings of the IEEE</i>, vol. 98, no. 12, pp. 2015-2031, 2010.","links":{"documentLink":"/document/5609178","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5609178","pdfSize":"2103KB"},"title":"Carbon Nanotubes for VLSI: Interconnect and Transistor Applications"},{"order":"4","displayText":"Hong Li, Chuan Xu, Kaustav Banerjee, \"Carbon Nanomaterials: The Ideal Interconnect Technology for Next-Generation ICs\", <i>Design & Test of Computers IEEE</i>, vol. 27, no. 4, pp. 20-31, 2010.","links":{"documentLink":"/document/5440143","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5440143","pdfSize":"535KB"},"title":"Carbon Nanomaterials: The Ideal Interconnect Technology for Next-Generation ICs"},{"order":"5","displayText":"Hong Li, Navin Srivastava, Jun-Fa Mao, Wen-Yan Yin, Kaustav Banerjee, \"Carbon Nanotube Vias: Does Ballistic Electron\u2013Phonon Transport Imply Improved Performance and Reliability?\", <i>Electron Devices IEEE Transactions on</i>, vol. 58, no. 8, pp. 2689-2701, 2011.","links":{"documentLink":"/document/5948370","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5948370","pdfSize":"2069KB"},"title":"Carbon Nanotube Vias: Does Ballistic Electron\u2013Phonon Transport Imply Improved Performance and Reliability?"}],"nonIeee":[{"order":"1","displayText":"C. Zhang, R. Xie, B. Chen, J. Yang, G. Zhong, J. Robertson, \"High density carbon nanotube growth using a plasma pretreated catalyst\", <i>Carbon</i>, vol. 53, pp. 339, 2013.","links":{"crossRefLink":"https://doi.org/10.1016/j.carbon.2012.11.020"},"title":"High density carbon nanotube growth using a plasma pretreated catalyst"},{"order":"2","displayText":"M. Fayolle, J. Pontcharra, J. Dijon, A. Fournier, H. Okuno, E. Quesnel, V. Muffato, C. Jayet, J.F. Lugand, P. Gautier, L. Vandroux, S. Huet, H. Grampeix, K. Yckache, D. Mariolle, T. Billon, \"Innovative scheme for selective carbon nanotubes integration in via structures\", <i>Microelectronic Engineering</i>, vol. 88, pp. 833, 2011.","links":{"crossRefLink":"https://doi.org/10.1016/j.mee.2010.07.038"},"title":"Innovative scheme for selective carbon nanotubes integration in via structures"},{"order":"3","displayText":"Johannes Vanpaemel, Marleen H. van der Veen, Daire J. Cott, Masahito Sugiura, Inge Asselberghs, Stefan De Gendt, Philippe M. Vereecken, \"Dual Role of Hydrogen in Low Temperature Plasma Enhanced Carbon Nanotube Growth\", <i>The Journal of Physical Chemistry C</i>, vol. 119, pp. 18293, 2015.","links":{"crossRefLink":"https://doi.org/10.1021/acs.jpcc.5b04689"},"title":"Dual Role of Hydrogen in Low Temperature Plasma Enhanced Carbon Nanotube Growth"},{"order":"4","displayText":"T. T. Vo, C. Poulain, J. Dijon, A. Fournier, N. Chevalier, D. Mariolle, \"An experimental method to determine the resistance of a vertically aligned carbon nanotube forest in contact with a conductive layer\", <i>Journal of Applied Physics</i>, vol. 112, pp. 044901, 2012.","links":{"crossRefLink":"https://doi.org/10.1063/1.4742069"},"title":"An experimental method to determine the resistance of a vertically aligned carbon nanotube forest in contact with a conductive layer"}]},"formulaStrippedArticleTitle":"Fabrication of 70-nm-diameter carbon nanotube via interconnects by remote plasma-enhanced chemical vapor deposition and their electrical properties","nonIeeeCitationCount":"4","contentTypeDisplay":"Conferences","patentCitationCount":"1","mlTime":"PT0.134889S","lastupdate":"2021-09-18","title":"Fabrication of 70-nm-diameter carbon nanotube via interconnects by remote plasma-enhanced chemical vapor deposition and their electrical properties","contentType":"conferences","ieeeCitationCount":"5","publicationNumber":"5069981"},{"_id":5090354,"paperCitations":{"ieee":[{"order":"1","displayText":"Tomoji Nakamura, Hideki Kitada, Yoriko Mizushima, Nobuhide Maeda, Koji Fujimoto, Takayuki Ohba, \"Comparative study of side-wall roughness effects on leakage currents in through-silicon via interconnects\", <i>3D Systems Integration Conference (3DIC) 2011 IEEE International</i>, pp. 1-4, 2012.","links":{"documentLink":"/document/6262948","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6262948","pdfSize":"1408KB"},"title":"Comparative study of side-wall roughness effects on leakage currents in through-silicon via interconnects"},{"order":"2","displayText":"Osamu Nakatsuka, Hideki Kitada, Young Suk Kim, Yoriko Mizushima, Tomoji Nakamura, Takayuki Ohba, Shigeaki Zaima, \"Characterization of local strain around trough silicon via interconnects in wafer-on-wafer structures\", <i>3D Systems Integration Conference (3DIC) 2011 IEEE International</i>, pp. 1-4, 2012.","links":{"documentLink":"/document/6262971","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6262971","pdfSize":"414KB"},"title":"Characterization of local strain around trough silicon via interconnects in wafer-on-wafer structures"},{"order":"3","displayText":"Hideki Kitada, Hiroko Tashiro, Shoichi Miyahara, Takeshi Ishitsuka, Aki Dote, Shinji Tadaki, Tatsumi Nakada, Seiki Sakuyama, \"Study of MOSFET thermal stability with TSV in operation temperature using novel 3D-LSI stress analysis\", <i>3D Systems Integration Conference (3DIC) 2016 IEEE International</i>, pp. 1-4, 2016.","links":{"documentLink":"/document/7969997","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7969997","pdfSize":"617KB"},"title":"Study of MOSFET thermal stability with TSV in operation temperature using novel 3D-LSI stress analysis"},{"order":"4","displayText":"Hideki Kitada, Toshiya Akamatsu, Yoriko Mizushima, Takeshi Ishitsuka, Seiki Sakuyama, \"Thermal stress destruction analysis in low-k layer by via-last TSV structure\", <i>Electronic Components and Technology Conference (ECTC)  2015 IEEE 65th</i>, pp. 1840-1845, 2015.","links":{"documentLink":"/document/7159850","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7159850","pdfSize":"1496KB"},"title":"Thermal stress destruction analysis in low-k layer by via-last TSV structure"},{"order":"5","displayText":"Hideki Kitada, Hiroko Tashiro, Shoichi Miyahara, Aki Dote, Shinji Tadaki, Seiki Sakuyama, \"Thermal stress reliability of copper through silicon via interconnects for 3D logic devices\", <i>Electronics Packaging Technology Conference (EPTC) 2016 IEEE 18th</i>, pp. 115-119, 2016.","links":{"documentLink":"/document/7861455","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7861455","pdfSize":"902KB"},"title":"Thermal stress reliability of copper through silicon via interconnects for 3D logic devices"},{"order":"6","displayText":"Ching-I Chen, Fu-Chen Cheng, Chau-Jie Zhan, Tao-Chih Chang, \"Parameter study to the interposer stress analysis of fine pitch 3-D stack package\", <i>Microsystems Packaging Assembly and Circuits Technology Conference (IMPACT) 2010 5th International</i>, pp. 1-4, 2010.","links":{"documentLink":"/document/5699608","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5699608","pdfSize":"137KB"},"title":"Parameter study to the interposer stress analysis of fine pitch 3-D stack package"}],"nonIeee":[{"order":"1","displayText":"Hsin-En Cheng, Rong-Sheng Chen, \"Interval optimal design of 3-D TSV stacked chips package reliability by using the genetic algorithm method\", <i>Microelectronics Reliability</i>, vol. 54, pp. 2881, 2014.","links":{"crossRefLink":"https://doi.org/10.1016/j.microrel.2014.08.018"},"title":"Interval optimal design of 3-D TSV stacked chips package reliability by using the genetic algorithm method"},{"order":"2","displayText":"Takayuki Ohba, Youngsuk Kim, Yoriko Mizushima, Nobuhide Maeda, Koji Fujimoto, Shoichi Kodama, \"Review of wafer-level three-dimensional integration (3DI) using bumpless interconnects for tera-scale generation\", <i>IEICE Electronics Express</i>, vol. 12, pp. 20152002, 2015.","links":{"crossRefLink":"https://doi.org/10.1587/elex.12.20152002"},"title":"Review of wafer-level three-dimensional integration (3DI) using bumpless interconnects for tera-scale generation"},{"order":"3","displayText":"Yoriko Mizushima, Youngsuk Kim, Tomoji Nakamura, Ryuichi Sugie, Hideki Hashimoto, Akira Uedono, Takayuki Ohba, \"Impact of back-grinding-induced damage on Si wafer thinning for three-dimensional integration\", <i>Japanese Journal of Applied Physics</i>, vol. 53, pp. 05GE04, 2014.","links":{"crossRefLink":"https://doi.org/10.7567/JJAP.53.05GE04"},"title":"Impact of back-grinding-induced damage on Si wafer thinning for three-dimensional integration"},{"order":"4","displayText":"Ching I Chen, Yu Zhen Liu, Jian Wei Chen, \"The Reliability of Solder Joints in Fine Pitch 3-D Stack Package by Taguchi Method\", <i>Applied Mechanics and Materials</i>, vol. 229-231, pp. 434, 2012.","links":{"crossRefLink":"https://doi.org/10.4028/www.scientific.net/AMM.229-231.434"},"title":"The Reliability of Solder Joints in Fine Pitch 3-D Stack Package by Taguchi Method"},{"order":"5","displayText":"Dapeng Liu, Seungbae Park, \"Three-Dimensional and 2.5 Dimensional Interconnection Technology: State of the Art\", <i>Journal of Electronic Packaging</i>, vol. 136, pp. 014001, 2014.","links":{"crossRefLink":"https://doi.org/10.1115/1.4026615"},"title":"Three-Dimensional and 2.5 Dimensional Interconnection Technology: State of the Art"}]},"formulaStrippedArticleTitle":"Stress sensitivity analysis on TSV structure of wafer-on-a-wafer (WOW) by the finite element method (FEM)","nonIeeeCitationCount":"5","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.284789S","lastupdate":"2021-10-05","title":"Stress sensitivity analysis on TSV structure of wafer-on-a-wafer (WOW) by the finite element method (FEM)","contentType":"conferences","ieeeCitationCount":"6","publicationNumber":"5069981"},{"_id":5090410,"paperCitations":{"ieee":[{"order":"1","displayText":"Guopeng Zhang, Ru Wang, Shuanshuan Wu, Lin Chen, Bo Dai, Kun Yang, Liqiang Zhao, \"Joint Relay Selection and Resource Allocation for D2D-Enabled Cellular Communications\", <i>Computer and Information Technology; Ubiquitous Computing and Communications; Dependable Autonomic and Secure Computing; Pervasive Intelligence and Computing (CIT/IUCC/DASC/PICOM) 2015 IEEE International Conference on</i>, pp. 1186-1192, 2015.","links":{"documentLink":"/document/7363221","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7363221","pdfSize":"353KB"},"title":"Joint Relay Selection and Resource Allocation for D2D-Enabled Cellular Communications"},{"order":"2","displayText":"Qian Cao, H. Vicky Zhao, Yindi Jing, \"Relay power allocation and pricing in multi-user relay networks using game theory\", <i>Acoustics Speech and Signal Processing (ICASSP) 2012 IEEE International Conference on</i>, pp. 2893-2896, 2012.","links":{"documentLink":"/document/6288521","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6288521","pdfSize":"192KB"},"title":"Relay power allocation and pricing in multi-user relay networks using game theory"},{"order":"3","displayText":"Guopeng Zhang, Kun Yang, Peng Liu, Xiaodong Yang, Enjie Ding, \"Resource-exchange based cooperation stimulating mechanism for wireless ad hoc networks\", <i>Communications (ICC) 2012 IEEE International Conference on</i>, pp. 297-301, 2012.","links":{"documentLink":"/document/6363706","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6363706","pdfSize":"241KB"},"title":"Resource-exchange based cooperation stimulating mechanism for wireless ad hoc networks"},{"order":"4","displayText":"Wei Liu, Tao Luo, Xin He, Ke Deng, Guangxin Yue, \"Fair resource allocation for cooperative relay OFDMA networks\", <i>Communication Technology (ICCT) 2010 12th IEEE International Conference on</i>, pp. 1394-1398, 2010.","links":{"documentLink":"/document/5689021","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5689021","pdfSize":"849KB"},"title":"Fair resource allocation for cooperative relay OFDMA networks"},{"order":"5","displayText":"Hamzeh H. Omari, John N. Daigle, \"Cooperative transmission among ordinary users in wireless communication networks\", <i>Computers and Communications (ISCC) 2011 IEEE Symposium on</i>, pp. 478-484, 2011.","links":{"documentLink":"/document/5983883","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5983883","pdfSize":"209KB"},"title":"Cooperative transmission among ordinary users in wireless communication networks"},{"order":"6","displayText":"Guopeng Zhang, Kun Yang, Qingsong Hu, Peng Liu, Enjie Ding, \"Bargaining Game Theoretic Framework for Stimulating Cooperation in Wireless Cooperative Multicast Networks\", <i>Communications Letters IEEE</i>, vol. 16, no. 2, pp. 208-211, 2012.","links":{"documentLink":"/document/6093987","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6093987","pdfSize":"294KB"},"title":"Bargaining Game Theoretic Framework for Stimulating Cooperation in Wireless Cooperative Multicast Networks"},{"order":"7","displayText":"Guopeng Zhang, Kun Yang, Hsiao-Hwa Chen, \"Resource allocation for wireless cooperative networks: a unified cooperative bargaining game theoretic framework\", <i>Wireless Communications IEEE</i>, vol. 19, no. 2, pp. 38-43, 2012.","links":{"documentLink":"/document/6189411","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6189411","pdfSize":"229KB"},"title":"Resource allocation for wireless cooperative networks: a unified cooperative bargaining game theoretic framework"},{"order":"8","displayText":"Rukhsana Ruby, Victor C. M. Leung, David G. Michelson, \"Centralized and Game Theoretical Solutions of Joint Source and Relay Power Allocation for AF Relay Based Network\", <i>Communications IEEE Transactions on</i>, vol. 63, no. 8, pp. 2848-2863, 2015.","links":{"documentLink":"/document/7115923","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7115923","pdfSize":"779KB"},"title":"Centralized and Game Theoretical Solutions of Joint Source and Relay Power Allocation for AF Relay Based Network"},{"order":"9","displayText":"Qian Cao, H. Vicky Zhao, Yindi Jing, \"Power Allocation and Pricing in Multiuser Relay Networks Using Stackelberg and Bargaining Games\", <i>Vehicular Technology IEEE Transactions on</i>, vol. 61, no. 7, pp. 3177-3190, 2012.","links":{"documentLink":"/document/6215069","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6215069","pdfSize":"434KB"},"title":"Power Allocation and Pricing in Multiuser Relay Networks Using Stackelberg and Bargaining Games"},{"order":"10","displayText":"Guopeng Zhang, Kun Yang, Peng Liu, Enjie Ding, Yali Zhong, \"Joint Channel Bandwidth and Power Allocation Game for Selfish Cooperative Relaying Networks\", <i>Vehicular Technology IEEE Transactions on</i>, vol. 61, no. 9, pp. 4142-4156, 2012.","links":{"documentLink":"/document/6257502","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6257502","pdfSize":"586KB"},"title":"Joint Channel Bandwidth and Power Allocation Game for Selfish Cooperative Relaying Networks"},{"order":"11","displayText":"Mohammed W. Baidas, Allen B. MacKenzie, \"An Auction Mechanism for Power Allocation in Multi-Source Multi-Relay Cooperative Wireless Networks\", <i>Wireless Communications IEEE Transactions on</i>, vol. 11, no. 9, pp. 3250-3260, 2012.","links":{"documentLink":"/document/6247455","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6247455","pdfSize":"685KB"},"title":"An Auction Mechanism for Power Allocation in Multi-Source Multi-Relay Cooperative Wireless Networks"},{"order":"12","displayText":"Qian Cao, Yindi Jing, H. Vicky Zhao, \"Power Allocation in Multi-User Wireless Relay Networks through Bargaining\", <i>Wireless Communications IEEE Transactions on</i>, vol. 12, no. 6, pp. 2870-2882, 2013.","links":{"documentLink":"/document/6516002","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6516002","pdfSize":"433KB"},"title":"Power Allocation in Multi-User Wireless Relay Networks through Bargaining"},{"order":"13","displayText":"Farshad Shams, Giacomo Bacci, Marco Luise, \"Energy-Efficient Power Control for Multiple-Relay Cooperative Networks Using  $Q$-Learning\", <i>Wireless Communications IEEE Transactions on</i>, vol. 14, no. 3, pp. 1567-1580, 2015.","links":{"documentLink":"/document/6954557","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6954557","pdfSize":"1803KB"},"title":"Energy-Efficient Power Control for Multiple-Relay Cooperative Networks Using  $Q$-Learning"},{"order":"14","displayText":"Ye Zhong, Pan Cao, Eduard Jorswieck, \"Power trading in multi-cell multi-user relay-assisted uplink with private budget limits\", <i>Wireless Communications and Networking Conference (WCNC) 2014 IEEE</i>, pp. 75-80, 2014.","links":{"documentLink":"/document/6951925","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6951925","pdfSize":"359KB"},"title":"Power trading in multi-cell multi-user relay-assisted uplink with private budget limits"},{"order":"15","displayText":"Jianting Yue, Bo Yang, Xinping Guan, \"Fairness-guaranteed pricing and power allocation with a friendly jammer against eavesdropping\", <i>Wireless Communications & Signal Processing (WCSP) 2012 International Conference on</i>, pp. 1-6, 2012.","links":{"documentLink":"/document/6542898","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6542898","pdfSize":"165KB"},"title":"Fairness-guaranteed pricing and power allocation with a friendly jammer against eavesdropping"},{"order":"16","displayText":"Bowen Duan, Yueming Cai, Jianchao, Wendong Yang, \"Energy-efficient resource allocation in cooperative wireless networks using Nash bargaining solution\", <i>Wireless Communications & Signal Processing (WCSP) 2013 International Conference on</i>, pp. 1-5, 2013.","links":{"documentLink":"/document/6677214","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6677214","pdfSize":"253KB"},"title":"Energy-efficient resource allocation in cooperative wireless networks using Nash bargaining solution"},{"order":"17","displayText":"Kai Ma, Xinping Guan, Bin Zhao, \"Symmetrical cooperative strategies in wireless networks: A cooperative game approach\", <i>Control Conference (CCC) 2010 29th Chinese</i>, pp. 4175-4179, 2010.","links":{"documentLink":"/document/5573092","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5573092","pdfSize":"153KB"},"title":"Symmetrical cooperative strategies in wireless networks: A cooperative game approach"},{"order":"18","displayText":"Ilias Benkacem, Tarik Taleb, Miloud Bagaa, Hannu Flinck, \"Optimal VNFs Placement in CDN Slicing Over Multi-Cloud Environment\", <i>Selected Areas in Communications IEEE Journal on</i>, vol. 36, no. 3, pp. 616-627, 2018.","links":{"documentLink":"/document/8314673","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8314673","pdfSize":"2082KB"},"title":"Optimal VNFs Placement in CDN Slicing Over Multi-Cloud Environment"},{"order":"19","displayText":"Yujie Wen, Xiaotian Zhou, Fang Fang, Haixia Zhang, Dongfeng Yuan, \"Nash Bargaining Based Power Allocation and Relay Selection for Cooperative NOMA Aided Spectrum Sharing Systems\", <i>Computing Networking and Communications (ICNC) 2020 International Conference on</i>, pp. 1063-1068, 2020.","links":{"documentLink":"/document/9049711","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9049711","pdfSize":"447KB"},"title":"Nash Bargaining Based Power Allocation and Relay Selection for Cooperative NOMA Aided Spectrum Sharing Systems"},{"order":"20","displayText":"Xingran Chen, Saswati Sarkar, Mohammad Hassan Lotfi, \"The Interplay of Competition and Cooperation Among Service Providers (Part II)\", <i>Network Science and Engineering IEEE Transactions on</i>, vol. 7, no. 4, pp. 2815-2829, 2020.","links":{"documentLink":"/document/9115880","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9115880","pdfSize":"1859KB"},"title":"The Interplay of Competition and Cooperation Among Service Providers (Part II)"}],"nonIeee":[{"order":"1","displayText":"Guopeng Zhang, Ping Li, Dongdai Zhou, Kun Yang, Enjie Ding, \"Optimal power control for wireless cooperative relay networks: a cooperative game theoretic approach\", <i>International Journal of Communication Systems</i>, vol. 26, pp. 1395, 2013.","links":{"crossRefLink":"https://doi.org/10.1002/dac.2316"},"title":"Optimal power control for wireless cooperative relay networks: a cooperative game theoretic approach"},{"order":"2","displayText":"Shuanglin Huang, Jiaolong Wei, Jianjun Tan, \"A Novel Collaborative Partner Selection algorithm Based on Nash Bargaining Game and Hungarian Method for Wireless Networks\", <i>Journal of Communications</i>, vol. 10, pp. 124, 2015.","links":{"crossRefLink":"https://doi.org/10.12720/jcm.10.2.124-135"},"title":"A Novel Collaborative Partner Selection algorithm Based on Nash Bargaining Game and Hungarian Method for Wireless Networks"},{"order":"3","displayText":"Jingxian Wang, Yongmei Sun, Yuefeng Ji, \"QoS-based adaptive power control scheme for co-located WBANs: a cooperative bargaining game theoretic perspective\", <i>Wireless Networks</i>, vol. 24, pp. 3129, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/s11276-017-1521-2"},"title":"QoS-based adaptive power control scheme for co-located WBANs: a cooperative bargaining game theoretic perspective"},{"order":"4","displayText":"Guopeng Zhang, Kun Yang, Peng Liu, Dongdai Zhou, \"Fair and Efficient Spectrum Resource Allocation and Admission Control for Multi-user and Multi-relay Cellular Networks\", <i>Wireless Personal Communications</i>, vol. 78, pp. 347, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/s11277-014-1757-4"},"title":"Fair and Efficient Spectrum Resource Allocation and Admission Control for Multi-user and Multi-relay Cellular Networks"},{"order":"5","displayText":"EnJie Ding, GuoPeng Zhang, Peng Liu, Kun Yang, \"Energy-efficient power allocation for selfish cooperative communication networks using bargaining game\", <i>Science China Information Sciences</i>, vol. 55, pp. 795, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/s11432-011-4355-z"},"title":"Energy-efficient power allocation for selfish cooperative communication networks using bargaining game"},{"order":"6","displayText":"GuoPeng Zhang, EnJie Ding, Kun Yang, Peng Liu, \"A suboptimal joint bandwidth and power allocation for cooperative relay networks: a cooperative game theoretic approach\", <i>Science China Information Sciences</i>, vol. 56, pp. 1, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/s11432-011-4473-7"},"title":"A suboptimal joint bandwidth and power allocation for cooperative relay networks: a cooperative game theoretic approach"},{"order":"7","displayText":"Kai Ma, Xin-Ping Guan, Juan Wang, Xiao-Min Wei, \"Multi-user symmetric cooperation based on nash bargaining solution in cooperative relay networks\", <i>International Journal of Automation and Computing</i>, vol. 8, pp. 452, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/s11633-011-0603-3"},"title":"Multi-user symmetric cooperation based on nash bargaining solution in cooperative relay networks"},{"order":"8","displayText":"Guo-Peng Zhang, Ya-Li Zhong, En-Jie Ding, \"Game Theoretic subcarrier and power allocation for wireless OFDMA networks\", <i>International Journal of Automation and Computing</i>, vol. 9, pp. 414, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/s11633-012-0662-0"},"title":"Game Theoretic subcarrier and power allocation for wireless OFDMA networks"},{"order":"9","displayText":"Kai Ma, Xinping Guan, Bin Zhao, Juan Wang, \"A cooperation strategy based on bargaining solution in wireless sensor networks\", <i>Journal of Control Theory and Applications</i>, vol. 9, pp. 121, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/s11768-011-0228-7"},"title":"A cooperation strategy based on bargaining solution in wireless sensor networks"},{"order":"10","displayText":"Wei LIU, Tao LUO, Guang-xin YUE, \"Dynamic subcarrier and power allocation based on cooperative game theory in symmetric cooperative OFDMA networks\", <i>The Journal of China Universities of Posts and Telecommunications</i>, vol. 18, pp. 9, 2011.","links":{"crossRefLink":"https://doi.org/10.1016/S1005-8885(10)60039-8"},"title":"Dynamic subcarrier and power allocation based on cooperative game theory in symmetric cooperative OFDMA networks"},{"order":"11","displayText":"Eftychia G. Datsika, Angeliki V. Katsenou, Lisimachos P. Kondi, Evangelos Papapetrou, Konstantinos E. Parsopoulos, \"Joint Quality Enhancement and Power Control for Wireless Visual Sensor Networks based on the Nash Bargaining Solution\", <i>Digital Signal Processing</i>, 2016.","links":{"crossRefLink":"https://doi.org/10.1016/j.dsp.2015.12.016"},"title":"Joint Quality Enhancement and Power Control for Wireless Visual Sensor Networks based on the Nash Bargaining Solution"},{"order":"12","displayText":"Songsong Liu, Lazaors G. Papageorgiou, \"Fair Profit Distribution in Multi-echelon Supply Chains via Transfer Prices\", <i>Omega</i>, 2017.","links":{"crossRefLink":"https://doi.org/10.1016/j.omega.2017.08.010"},"title":"Fair Profit Distribution in Multi-echelon Supply Chains via Transfer Prices"},{"order":"13","displayText":"N. Zhou, H. Lin, X. Zhu, Y. Huang, \"Optimal resource allocation for orthogonal frequency division multiplexing-based multi-destination relay systems\", <i>IET Communications</i>, vol. 5, pp. 2075, 2011.","links":{"crossRefLink":"https://doi.org/10.1049/iet-com.2010.0922"},"title":"Optimal resource allocation for orthogonal frequency division multiplexing-based multi-destination relay systems"},{"order":"14","displayText":"Yindong Zhang, Liusheng Huang, Hongli Xu, Zhenguo Yang, \"An incentive energy-efficient routing for data gathering in wireless cooperative networks\", <i>Telecommunication Systems</i>, vol. 52, pp. 1977, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/s11235-011-9478-4"},"title":"An incentive energy-efficient routing for data gathering in wireless cooperative networks"},{"order":"15","displayText":"Wei Liu, Jing Min Tang, \"Dynamic Subcarrier and Power Allocation Based on Nash Bargaining Solution in Symmetric Cooperative OFDMA Networks\", <i>Advanced Materials Research</i>, vol. 187, pp. 510, 2011.","links":{"crossRefLink":"https://doi.org/10.4028/www.scientific.net/AMR.187.510"},"title":"Dynamic Subcarrier and Power Allocation Based on Nash Bargaining Solution in Symmetric Cooperative OFDMA Networks"}]},"formulaStrippedArticleTitle":"Fair resource sharing for cooperative relay networks using nash bargaining solutions","nonIeeeCitationCount":"15","contentTypeDisplay":"Journals","patentCitationCount":"1","mlTime":"PT0.418333S","lastupdate":"2021-11-20","title":"Fair resource sharing for cooperative relay networks using nash bargaining solutions","contentType":"periodicals","ieeeCitationCount":"20","publicationNumber":"4234"},{"_id":5090413,"paperCitations":{"ieee":[{"order":"1","displayText":"Chu Tien Dung, Vo Nguyen Quoc Bao, Nguyen Luong Nhat, Ho Van Cuu, \"Effect of imperfect CSI on secrecy performance of cluster based relaying networks\", <i>Advanced Technologies for Communications (ATC) 2016 International Conference on</i>, pp. 114-119, 2016.","links":{"documentLink":"/document/7764756","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7764756","pdfSize":"656KB"},"title":"Effect of imperfect CSI on secrecy performance of cluster based relaying networks"},{"order":"2","displayText":"Gayan Amarasuriya, Chintha Tellambura, Masoud Ardakani, \"Feedback Delay Effect on Dual-Hop MIMO AF Relaying with Antenna Selection\", <i>Global Telecommunications Conference (GLOBECOM 2010) 2010 IEEE</i>, pp. 1-5, 2010.","links":{"documentLink":"/document/5683391","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5683391","pdfSize":"192KB"},"title":"Feedback Delay Effect on Dual-Hop MIMO AF Relaying with Antenna Selection"},{"order":"3","displayText":"Fawaz S. Al-Qahtani, Caijun Zhong, Hussein Alnuweiri, Khaild A. Qaraqe, \"Performance Analysis of Partial Relay Selection with Feedback Delay in the Presence of Interference\", <i>Global Telecommunications Conference (GLOBECOM 2011) 2011 IEEE</i>, pp. 1-5, 2011.","links":{"documentLink":"/document/6133813","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6133813","pdfSize":"187KB"},"title":"Performance Analysis of Partial Relay Selection with Feedback Delay in the Presence of Interference"},{"order":"4","displayText":"Xuanming Wang, Xiaolin Zhang, Xiaojun Jing, Jie Zhang, \"A fusion diversity reception algorithm based on advanced D-S theory of evidence\", <i>Broadband Network and Multimedia Technology (IC-BNMT) 2011 4th IEEE International Conference on</i>, pp. 553-557, 2011.","links":{"documentLink":"/document/6155996","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6155996","pdfSize":"161KB"},"title":"A fusion diversity reception algorithm based on advanced D-S theory of evidence"},{"order":"5","displayText":"Redha M. Radaydeh, Mohamed-Slim Alouini, \"Transmit selection for imperfect threshold-based receive MRC in Rayleigh fading channels\", <i>Telecommunications (ICT) 2010 IEEE 17th International Conference on</i>, pp. 177-182, 2010.","links":{"documentLink":"/document/5478642","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5478642","pdfSize":"282KB"},"title":"Transmit selection for imperfect threshold-based receive MRC in Rayleigh fading channels"},{"order":"6","displayText":"Omid Moghimi Kandelusy, Seyed Mehdi Hosseini Andargoli, \"Outage analysis for kth worst user in multiuser spectrum sharing relay system in Nakagami-m fading environment\", <i>Electrical Engineering (ICEE) 2016 24th Iranian Conference on</i>, pp. 340-344, 2016.","links":{"documentLink":"/document/7585543","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7585543","pdfSize":"304KB"},"title":"Outage analysis for kth worst user in multiuser spectrum sharing relay system in Nakagami-m fading environment"},{"order":"7","displayText":"Himal A. Suraweera, Madushanka Soysa, Chintha Tellambura, Hari K. Garg, \"Performance Analysis of Partial Relay Selection With Feedback Delay\", <i>Signal Processing Letters IEEE</i>, vol. 17, no. 6, pp. 531-534, 2010.","links":{"documentLink":"/document/5431045","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5431045","pdfSize":"166KB"},"title":"Performance Analysis of Partial Relay Selection With Feedback Delay"},{"order":"8","displayText":"Salah Hessien, Fawaz S. Al-Qahtani, Redha M. Radaydeh, Caijun Zhong, Hussein Alnuweiri, \"On the Secrecy Enhancement With Low-Complexity Large-Scale Transmit Selection in MIMO Generalized Composite Fading\", <i>Wireless Communications Letters IEEE</i>, vol. 4, no. 4, pp. 429-432, 2015.","links":{"documentLink":"/document/7105857","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7105857","pdfSize":"449KB"},"title":"On the Secrecy Enhancement With Low-Complexity Large-Scale Transmit Selection in MIMO Generalized Composite Fading"},{"order":"9","displayText":"Fawaz S Al-Qahtani, Redha M. Radaydeh, Hussein Alnuweiri, \"Outage probability of dual-hop partial relay selection with feedback delay in the presence of interference\", <i>Personal Indoor and Mobile Radio Communications (PIMRC) 2011 IEEE 22nd International Symposium on</i>, pp. 1968-1972, 2011.","links":{"documentLink":"/document/6139855","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6139855","pdfSize":"203KB"},"title":"Outage probability of dual-hop partial relay selection with feedback delay in the presence of interference"},{"order":"10","displayText":"Redha M. Radaydeh, Mohamed-Slim Alouini, \"On the Performance of Arbitrary Transmit Selection for Threshold-Based Receive MRC with and without Co-Channel Interference\", <i>Communications IEEE Transactions on</i>, vol. 59, no. 11, pp. 3177-3191, 2011.","links":{"documentLink":"/document/6042299","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6042299","pdfSize":"672KB"},"title":"On the Performance of Arbitrary Transmit Selection for Threshold-Based Receive MRC with and without Co-Channel Interference"},{"order":"11","displayText":"Fawaz S. Al-Qahtani, Caijun Zhong, Hussein M. Alnuweiri, \"Opportunistic Relay Selection for Secrecy Enhancement in Cooperative Networks\", <i>Communications IEEE Transactions on</i>, vol. 63, no. 5, pp. 1756-1770, 2015.","links":{"documentLink":"/document/7060696","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7060696","pdfSize":"1990KB"},"title":"Opportunistic Relay Selection for Secrecy Enhancement in Cooperative Networks"},{"order":"12","displayText":"Fawaz S. Al-Qahtani, Redha M. Radaydeh, Salah Hessien, Trung Q. Duong, Hussein Alnuweiri, \"Underlay Cognitive Multihop MIMO Networks With and Without Receive Interference Cancellation\", <i>Communications IEEE Transactions on</i>, vol. 65, no. 4, pp. 1477-1493, 2017.","links":{"documentLink":"/document/7740912","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7740912","pdfSize":"1586KB"},"title":"Underlay Cognitive Multihop MIMO Networks With and Without Receive Interference Cancellation"},{"order":"13","displayText":"Amr A. AbdelNabi, Fawaz S. Al-Qahtani, Redha M. Radaydeh, Mohammad Shaqfeh, \"Hybrid Access Femtocells in Overlaid MIMO Cellular Networks With Transmit Selection Under Poisson Field Interference\", <i>Communications IEEE Transactions on</i>, vol. 66, no. 1, pp. 163-179, 2018.","links":{"documentLink":"/document/8048046","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8048046","pdfSize":"1566KB"},"title":"Hybrid Access Femtocells in Overlaid MIMO Cellular Networks With Transmit Selection Under Poisson Field Interference"},{"order":"14","displayText":"Jianwei Hu, Yueming Cai, Nan Yang, Weiwei Yang, \"A New Secure Transmission Scheme With Outdated Antenna Selection\", <i>Information Forensics and Security IEEE Transactions on</i>, vol. 10, no. 11, pp. 2435-2446, 2015.","links":{"documentLink":"/document/7177093","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7177093","pdfSize":"2019KB"},"title":"A New Secure Transmission Scheme With Outdated Antenna Selection"},{"order":"15","displayText":"Fawaz S. Al-Qahtani, Yuzhen Huang, Salah Hessien, Redha M. Radaydeh, Caijun Zhong, Hussein M. Alnuweiri, \"Secrecy Analysis of MIMO Wiretap Channels With Low-Complexity Receivers Under Imperfect Channel Estimation\", <i>Information Forensics and Security IEEE Transactions on</i>, vol. 12, no. 2, pp. 257-270, 2017.","links":{"documentLink":"/document/7556417","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7556417","pdfSize":"2453KB"},"title":"Secrecy Analysis of MIMO Wiretap Channels With Low-Complexity Receivers Under Imperfect Channel Estimation"},{"order":"16","displayText":"Fakhreddine Gaaloul, Redha Radaydeh, Mohamed-Slim Alouini, \"Comparison of Low-Complexity Diversity Schemes for Dual-Hop AF Relaying Systems\", <i>Vehicular Technology IEEE Transactions on</i>, vol. 61, no. 2, pp. 826-833, 2012.","links":{"documentLink":"/document/6054066","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6054066","pdfSize":"813KB"},"title":"Comparison of Low-Complexity Diversity Schemes for Dual-Hop AF Relaying Systems"},{"order":"17","displayText":"Ahmed H. Abd El-Malek, Fawaz S. Al-Qahtani, Trung Q. Duong, Salam A. Zummo, Hussein Alnuweiri, \"MIMO Cognitive Relay Networks With Correlated Antennas Over Rayleigh Fading Channels\", <i>Vehicular Technology IEEE Transactions on</i>, vol. 65, no. 7, pp. 5349-5363, 2016.","links":{"documentLink":"/document/7137690","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7137690","pdfSize":"1520KB"},"title":"MIMO Cognitive Relay Networks With Correlated Antennas Over Rayleigh Fading Channels"},{"order":"18","displayText":"Redha M. Radaydeh, Mohamed-Slim Alouini, \"Impact of Co-Channel Interference on the Performance of Adaptive Generalized Transmit Beamforming\", <i>Wireless Communications IEEE Transactions on</i>, vol. 10, no. 8, pp. 2616-2629, 2011.","links":{"documentLink":"/document/5910119","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5910119","pdfSize":"928KB"},"title":"Impact of Co-Channel Interference on the Performance of Adaptive Generalized Transmit Beamforming"},{"order":"19","displayText":"Fawaz S. Al-Qahtani, Caijun Zhong, Redha M. Radaydeh, Hussein Alnuweiri, \"Performance analysis of partial relay selection with feedback delay in the presence of interference in Nakagami-m fading channels\", <i>Wireless Communications and Networking Conference (WCNC) 2013 IEEE</i>, pp. 3693-3697, 2013.","links":{"documentLink":"/document/6555161","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6555161","pdfSize":"480KB"},"title":"Performance analysis of partial relay selection with feedback delay in the presence of interference in Nakagami-m fading channels"},{"order":"20","displayText":"Tran Manh Hoang, Xuan Nam Tran, Ba Cao Nguyen, Le The Dung, \"On the Performance of MIMO Full-Duplex Relaying System With SWIPT Under Outdated CSI\", <i>Vehicular Technology IEEE Transactions on</i>, vol. 69, no. 12, pp. 15580-15593, 2020.","links":{"documentLink":"/document/9286677","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9286677","pdfSize":"956KB"},"title":"On the Performance of MIMO Full-Duplex Relaying System With SWIPT Under Outdated CSI"}],"nonIeee":[{"order":"1","displayText":"Ahmed H. Abd El-Malek, Fawaz S. Al-Qahtani, Redha M. Radaydeh, Salam A. Zummo, Hussein Alnuweiri, \"Performance Analysis and Power Allocation for Underlay Cognitive MIMO Relaying Networks with Transmit Antenna Selection Under Antenna Correlation\", <i>Wireless Personal Communications</i>, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/s11277-016-3765-z"},"title":"Performance Analysis and Power Allocation for Underlay Cognitive MIMO Relaying Networks with Transmit Antenna Selection Under Antenna Correlation"},{"order":"2","displayText":"F. Gaaloul, R.M. Radaydeh, M.-S. Alouini, \"Switched diversity strategies for dual-hop amplify-and-forward relaying systems\", <i>IET Communications</i>, vol. 6, pp. 1651, 2012.","links":{"crossRefLink":"https://doi.org/10.1049/iet-com.2011.0725"},"title":"Switched diversity strategies for dual-hop amplify-and-forward relaying systems"},{"order":"3","displayText":"Jingjing Wang, Lingwei Xu, Xinli Dong, Wei Shi, Qiuna Niu, \"Performance Analysis of M2M Sensor Networks\", <i>International Journal of Distributed Sensor Networks</i>, vol. 12, pp. 8495097, 2016.","links":{"crossRefLink":"https://doi.org/10.1155/2016/8495097"},"title":"Performance Analysis of M2M Sensor Networks"},{"order":"4","displayText":"Jinlong Wang, Yuzhen Huang, Caijun Zhong, Fawaz Al-Qahtani, Qihui Wu, Yunpeng Cheng, \"Performance analysis of interference-limited dual-hop multiple antenna AF relaying systems with feedback delay\", <i>EURASIP Journal on Wireless Communications and Networking</i>, vol. 2013, 2013.","links":{"crossRefLink":"https://doi.org/10.1186/1687-1499-2013-284"},"title":"Performance analysis of interference-limited dual-hop multiple antenna AF relaying systems with feedback delay"}]},"formulaStrippedArticleTitle":"Impact of delayed arbitrary transmit antenna selection on the performance of rectangular QAM with receive MRC in fading channels","nonIeeeCitationCount":"4","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.504057S","lastupdate":"2021-10-02","title":"Impact of delayed arbitrary transmit antenna selection on the performance of rectangular QAM with receive MRC in fading channels","contentType":"periodicals","ieeeCitationCount":"20","publicationNumber":"4234"},{"_id":5090414,"paperCitations":{"ieee":[{"order":"1","displayText":"Tamal Chakraborty, Iti Saha Misra, Salil Kumar Sanyal, \"Selection of optimal transmission time in Cognitive Radio Network for efficient VoIP performance\", <i>Computers and Devices for Communication (CODEC) 2012 5th International Conference on</i>, pp. 1-4, 2012.","links":{"documentLink":"/document/6509230","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6509230","pdfSize":"301KB"},"title":"Selection of optimal transmission time in Cognitive Radio Network for efficient VoIP performance"},{"order":"2","displayText":"Jihoon Park, Przemyslaw Pawelczak, Danijela Cabric, \"To Buffer or to Switch: Design of Multichannel MAC for OSA Ad Hoc Networks\", <i>New Frontiers in Dynamic Spectrum 2010 IEEE Symposium on</i>, pp. 1-10, 2010.","links":{"documentLink":"/document/5457877","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5457877","pdfSize":"213KB"},"title":"To Buffer or to Switch: Design of Multichannel MAC for OSA Ad Hoc Networks"},{"order":"3","displayText":"Subodha Gunawardena, Weihua Zhuang, \"Voice Capacity of Cognitive Radio Networks for Both Centralized and Distributed Channel Access Control\", <i>Global Telecommunications Conference (GLOBECOM 2010) 2010 IEEE</i>, pp. 1-5, 2010.","links":{"documentLink":"/document/5683073","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5683073","pdfSize":"172KB"},"title":"Voice Capacity of Cognitive Radio Networks for Both Centralized and Distributed Channel Access Control"},{"order":"4","displayText":"Subodha Gunawardena, Weihua Zhuang, \"Service response time of elastic data traffic in cognitive radio networks with SPT service discipline\", <i>Global Communications Conference (GLOBECOM) 2012 IEEE</i>, pp. 5602-5607, 2012.","links":{"documentLink":"/document/6504013","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6504013","pdfSize":"397KB"},"title":"Service response time of elastic data traffic in cognitive radio networks with SPT service discipline"},{"order":"5","displayText":"Vineet Kumar, Aditya Trivedi, \"Capacity improvement for VoIP based two-tier CRN using space-time spectrum sensing\", <i>Advances in Computing and Communication Engineering (ICACCE) 2016 International Conference on</i>, pp. 153-158, 2016.","links":{"documentLink":"/document/8073740","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8073740","pdfSize":"447KB"},"title":"Capacity improvement for VoIP based two-tier CRN using space-time spectrum sensing"},{"order":"6","displayText":"S. Gunawardena, W. Zhuang, \"Voice Capacity of Cognitive Radio Networks\", <i>Communications (ICC) 2010 IEEE International Conference on</i>, pp. 1-5, 2010.","links":{"documentLink":"/document/5502635","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5502635","pdfSize":"166KB"},"title":"Voice Capacity of Cognitive Radio Networks"},{"order":"7","displayText":"Subodha Gunawardena, Weihua Zhuang, \"On-off voice capacity of single-hop cognitive radio networks with distributed channel access control\", <i>Communications (ICC) 2012 IEEE International Conference on</i>, pp. 5216-5220, 2012.","links":{"documentLink":"/document/6364115","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6364115","pdfSize":"224KB"},"title":"On-off voice capacity of single-hop cognitive radio networks with distributed channel access control"},{"order":"8","displayText":"Wenjiong Zhou, Jun Wang, Shaoqian Li, \"Effective capacity of a secondary user without channel side informatuon in Nakagami fading channels\", <i>Communications Circuits and Systems (ICCCAS) 2013 International Conference on</i>, vol. 1, pp. 17-20, 2013.","links":{"documentLink":"/document/6765176","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6765176","pdfSize":"296KB"},"title":"Effective capacity of a secondary user without channel side informatuon in Nakagami fading channels"},{"order":"9","displayText":"Abdelali El Bouchti, Abdelkrim Haqiq, \"Performance measures of CAC mechanism in OFDMA system using shadow server approximation\", <i>Multimedia Computing and Systems (ICMCS) 2012 International Conference on</i>, pp. 663-668, 2012.","links":{"documentLink":"/document/6320299","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6320299","pdfSize":"1310KB"},"title":"Performance measures of CAC mechanism in OFDMA system using shadow server approximation"},{"order":"10","displayText":"Salma Rattal, Abdelmajid Badri, Mohammed Moughit, \"A new SIP proxy prototype supporting H.323 protocol in OPNET Modeler\", <i>Multimedia Computing and Systems (ICMCS) 2014 International Conference on</i>, pp. 1095-1100, 2014.","links":{"documentLink":"/document/6911147","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6911147","pdfSize":"1520KB"},"title":"A new SIP proxy prototype supporting H.323 protocol in OPNET Modeler"},{"order":"11","displayText":"Dong Bi Zhu, Hui-Min Wang, Yi-Nan Xu, \"Performance Analysis of CSMA in an Unslotted Cognitive Radio Network under Non-saturation Condition\", <i>Instrumentation Measurement Computer Communication and Control (IMCCC) 2012 Second International Conference on</i>, pp. 1122-1126, 2012.","links":{"documentLink":"/document/6429100","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6429100","pdfSize":"365KB"},"title":"Performance Analysis of CSMA in an Unslotted Cognitive Radio Network under Non-saturation Condition"},{"order":"12","displayText":"Subodha Gunawardena, Weihua Zhuang, \"Service Response Time of Elastic Data Traffic in Cognitive Radio Networks\", <i>Selected Areas in Communications IEEE Journal on</i>, vol. 31, no. 3, pp. 559-570, 2013.","links":{"documentLink":"/document/6464646","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6464646","pdfSize":"560KB"},"title":"Service Response Time of Elastic Data Traffic in Cognitive Radio Networks"},{"order":"13","displayText":"Sandra Lirio Castellanos-Lopez, Felipe A. Cruz-Perez, Mario E. Rivero-Angeles, Genaro Hernandez-Valdez, \"Joint Connection Level and Packet Level Analysis of Cognitive Radio Networks with VoIP Traffic\", <i>Selected Areas in Communications IEEE Journal on</i>, vol. 32, no. 3, pp. 601-614, 2014.","links":{"documentLink":"/document/6678830","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6678830","pdfSize":"579KB"},"title":"Joint Connection Level and Packet Level Analysis of Cognitive Radio Networks with VoIP Traffic"},{"order":"14","displayText":"Tamal Chakraborty, Iti Saha Misra, Tanumay Manna, \"Design and Implementation of VoIP Based Two-Tier Cognitive Radio Network for Improved Spectrum Utilization\", <i>Systems Journal IEEE</i>, vol. 10, no. 1, pp. 370-381, 2016.","links":{"documentLink":"/document/7018940","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7018940","pdfSize":"1541KB"},"title":"Design and Implementation of VoIP Based Two-Tier Cognitive Radio Network for Improved Spectrum Utilization"},{"order":"15","displayText":"Abdelali El Bouchti, Said El Kafhali, Abdelkrim Haqiq, \"Queueing performance analysis of CAC scheme in OFDMA based WiMAX system\", <i>Next Generation Networks and Services (NGNS) 2011 3rd International Conference on</i>, pp. 62-67, 2011.","links":{"documentLink":"/document/6142554","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6142554","pdfSize":"465KB"},"title":"Queueing performance analysis of CAC scheme in OFDMA based WiMAX system"},{"order":"16","displayText":"S. Lirio Castellanos-Lopez, Felipe A. Cruz-P\u00e9rez, Mario E. Rivero-Angeles, Genaro Hernandez-Valdez, \"Performance comparison of VoIP cognitive radio networks under On/Off and poisson primary arrivals\", <i>Personal Indoor and Mobile Radio Communications (PIMRC) 2013 IEEE 24th International Symposium on</i>, pp. 3302-3307, 2013.","links":{"documentLink":"/document/6666717","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6666717","pdfSize":"318KB"},"title":"Performance comparison of VoIP cognitive radio networks under On/Off and poisson primary arrivals"},{"order":"17","displayText":"Abdelali El Bouchti, Abdelkrim Haqiq, Zhor Lhadi, \"Queueing analysis of multiple service classes in orthogonal frequency division multiple access based WiMAX system under connection admission control mechanisms\", <i>Broadband Networks and Fast Internet (RELABIRA) 2012 Symposium on</i>, pp. 83-90, 2012.","links":{"documentLink":"/document/6235100","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6235100","pdfSize":"427KB"},"title":"Queueing analysis of multiple service classes in orthogonal frequency division multiple access based WiMAX system under connection admission control mechanisms"},{"order":"18","displayText":"\"\", <i></i>.","links":{},"title":""},{"order":"19","displayText":"Jihoon Park, Przemyslaw Pawelczak, Danijela Cabric, \"Performance of Joint Spectrum Sensing and MAC Algorithms for Multichannel Opportunistic Spectrum Access Ad Hoc Networks\", <i>Mobile Computing IEEE Transactions on</i>, vol. 10, no. 7, pp. 1011-1027, 2011.","links":{"documentLink":"/document/5677544","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5677544","pdfSize":"1884KB"},"title":"Performance of Joint Spectrum Sensing and MAC Algorithms for Multichannel Opportunistic Spectrum Access Ad Hoc Networks"},{"order":"20","displayText":"Didem G\u00f6z\u00fcpek, Mordechai Shalom, Fatih Alag\u00f6z, \"A Graph-Theoretic Approach to Scheduling in Cognitive Radio Networks\", <i>Networking IEEE/ACM Transactions on</i>, vol. 23, no. 1, pp. 317-328, 2015.","links":{"documentLink":"/document/6725638","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6725638","pdfSize":"1759KB"},"title":"A Graph-Theoretic Approach to Scheduling in Cognitive Radio Networks"},{"order":"21","displayText":"Howon Lee, Dong-Ho Cho, \"Capacity Improvement and Analysis of VoIP Service in a Cognitive Radio System\", <i>Vehicular Technology IEEE Transactions on</i>, vol. 59, no. 4, pp. 1646-1651, 2010.","links":{"documentLink":"/document/5371859","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5371859","pdfSize":"344KB"},"title":"Capacity Improvement and Analysis of VoIP Service in a Cognitive Radio System"},{"order":"22","displayText":"Miguel Lopez-Benitez, Fernando Casadevall, \"Empirical Time-Dimension Model of Spectrum Use Based on a Discrete-Time Markov Chain With Deterministic and Stochastic Duty Cycle Models\", <i>Vehicular Technology IEEE Transactions on</i>, vol. 60, no. 6, pp. 2519-2533, 2011.","links":{"documentLink":"/document/5772032","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5772032","pdfSize":"1185KB"},"title":"Empirical Time-Dimension Model of Spectrum Use Based on a Discrete-Time Markov Chain With Deterministic and Stochastic Duty Cycle Models"},{"order":"23","displayText":"Subodha Gunawardena, Weihua Zhuang, \"Capacity Analysis and Call Admission Control in Distributed Cognitive Radio Networks\", <i>Wireless Communications IEEE Transactions on</i>, vol. 10, no. 9, pp. 3110-3120, 2011.","links":{"documentLink":"/document/5963795","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5963795","pdfSize":"402KB"},"title":"Capacity Analysis and Call Admission Control in Distributed Cognitive Radio Networks"},{"order":"24","displayText":"Tae Ok Kim, Attahiru S. Alfa, Bong Dae Choi, \"Performance Analysis of a CSMA/CA Based MAC Protocol for Cognitive Radio Networks\", <i>Vehicular Technology Conference Fall (VTC 2010-Fall) 2010 IEEE 72nd</i>, pp. 1-5, 2010.","links":{"documentLink":"/document/5594319","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5594319","pdfSize":"167KB"},"title":"Performance Analysis of a CSMA/CA Based MAC Protocol for Cognitive Radio Networks"},{"order":"25","displayText":"S. Lirio Castellanos-Lopez, Felipe A. Cruz-P\u00e9rez, Mario E. Rivero-Angeles, Genaro Hernandez-Valdez, \"Simplified joint call and packet level teletraffic analysis of CAC strategies for VoIP traffic in wireless networks\", <i>Wireless Communications and Networking Conference (WCNC) 2012 IEEE</i>, pp. 2905-2910, 2012.","links":{"documentLink":"/document/6214300","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6214300","pdfSize":"562KB"},"title":"Simplified joint call and packet level teletraffic analysis of CAC strategies for VoIP traffic in wireless networks"},{"order":"26","displayText":"Zengguang Wang, Tigang Jiang, Liqiang Jiang, Xiangjun He, \"VoIP Capacity Analysis in Cognitive Radio System with Single/Multiple Channels\", <i>Wireless Communications Networking and Mobile Computing (WiCOM) 2010 6th International Conference on</i>, pp. 1-4, 2010.","links":{"documentLink":"/document/5600795","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5600795","pdfSize":"258KB"},"title":"VoIP Capacity Analysis in Cognitive Radio System with Single/Multiple Channels"},{"order":"27","displayText":"Tamal Chakraborty, Atri Mukhopadhyay, Suman Bhunia, Iti Saha Misra, Salil Kumar Sanyal, \"Analysis and enhancement of QoS in cognitive radio network for efficient VoIP performance\", <i>Information and Communication Technologies (WICT) 2011 World Congress on</i>, pp. 904-909, 2011.","links":{"documentLink":"/document/6141368","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6141368","pdfSize":"440KB"},"title":"Analysis and enhancement of QoS in cognitive radio network for efficient VoIP performance"},{"order":"28","displayText":"S. Lirio Castellanos-Lopez, Felipe A. Cruz-P\u00e9rez, Mario E. Rivero-Angeles, Genaro Hernandez-Valdez, \"Impact of the primary resource occupancy information on the performance of cognitive radio networks with VoIP traffic\", <i>Cognitive Radio Oriented Wireless Networks and Communications (CROWNCOM) 2012 7th International ICST Conference on</i>, pp. 338-343, 2012.","links":{"documentLink":"/document/6333764","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6333764","pdfSize":"117KB"},"title":"Impact of the primary resource occupancy information on the performance of cognitive radio networks with VoIP traffic"}],"nonIeee":[{"order":"1","displayText":"YuHua Xu, JinLong Wang, QiHui Wu, \"Effective capacity region of two-user opportunistic spectrum access\", <i>Science China Information Sciences</i>, vol. 54, pp. 1928, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/s11432-011-4380-y"},"title":"Effective capacity region of two-user opportunistic spectrum access"},{"order":"2","displayText":"Tamal Chakraborty, Iti Saha Misra, Salil Kumar Sanyal, \"Proactive QoS Enhancement Technique for Efficient VoIP Performance over Wireless LAN and Cognitive Radio Network\", <i>Journal of Networks</i>, vol. 7, 2012.","links":{"crossRefLink":"https://doi.org/10.4304/jnw.7.12.1925-1942"},"title":"Proactive QoS Enhancement Technique for Efficient VoIP Performance over Wireless LAN and Cognitive Radio Network"},{"order":"3","displayText":"Yun Han Bae, Attahiru S. Alfa, Bong Dae Choi, \"Analysis of a contention-based opportunistic spectrum access under general channel activity model\", <i>Performance Evaluation</i>, vol. 68, pp. 271, 2011.","links":{"crossRefLink":"https://doi.org/10.1016/j.peva.2010.12.003"},"title":"Analysis of a contention-based opportunistic spectrum access under general channel activity model"},{"order":"4","displayText":"Jesmin Akhter, Md. Imdadul Islam, M.R. Amin, \"Performance Evaluation of the WiMAX Network under a Complete Partitioned User Group with a Traffic Shaping Algorithm\", <i>Journal of Information Processing Systems</i>, vol. 10, pp. 568, 2014.","links":{"crossRefLink":"https://doi.org/10.3745/JIPS.03.0016"},"title":"Performance Evaluation of the WiMAX Network under a Complete Partitioned User Group with a Traffic Shaping Algorithm"},{"order":"5","displayText":"Abdelali El Bouchti, Abdelkrim Haqiq, Said El Kafhali, \"Quality of Service Analysis and Queuing Performance Modeling of Orthogonal Frequency Division Multiple Access Based IEEE 802.16/WiMAX System\", <i>International Journal of Mobile Computing and Multimedia Communications</i>, vol. 4, pp. 54, 2012.","links":{"crossRefLink":"https://doi.org/10.4018/jmcmc.2012070104"},"title":"Quality of Service Analysis and Queuing Performance Modeling of Orthogonal Frequency Division Multiple Access Based IEEE 802.16/WiMAX System"},{"order":"6","displayText":"Deebak Bakkiam David, \"Analyzing Traffic Models Using IP Multimedia Server\u2013Client Systems for Consumer Wireless Multimedia System Devices\", <i>Proceedings of the National Academy of Sciences, India Section A: Physical Sciences</i>, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/s40010-017-0407-0"},"title":"Analyzing Traffic Models Using IP Multimedia Server\u2013Client Systems for Consumer Wireless Multimedia System Devices"},{"order":"7","displayText":"Dong Bi Zhu, Hui Min Wang, \"Performance Analysis of Unslotted CSMA with Hybrid Sensing in Multi-Channel Cognitive Radio Network\", <i>Advanced Materials Research</i>, vol. 846-847, pp. 624, 2013.","links":{"crossRefLink":"https://doi.org/10.4028/www.scientific.net/AMR.846-847.624"},"title":"Performance Analysis of Unslotted CSMA with Hybrid Sensing in Multi-Channel Cognitive Radio Network"}]},"formulaStrippedArticleTitle":"VoIP capacity analysis in cognitive radio system","nonIeeeCitationCount":"7","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.390392S","lastupdate":"2021-10-02","title":"VoIP capacity analysis in cognitive radio system","contentType":"periodicals","ieeeCitationCount":"28","publicationNumber":"4234"},{"_id":5090416,"paperCitations":{"ieee":[{"order":"1","displayText":"Mariano Vergara, Felix Antreich, Gianluigi Liva, Balazs Matuz, \"Multi-service data dissemination for space-based augmentation systems\", <i>Aerospace Conference 2013 IEEE</i>, pp. 1-7, 2013.","links":{"documentLink":"/document/6496948","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6496948","pdfSize":"452KB"},"title":"Multi-service data dissemination for space-based augmentation systems"},{"order":"2","displayText":"Xiaohu Ru, Zhitao Huang, Zheng Liu, Wenli Jiang, \"Frequency-domain distribution and band-width of unintentional modulation on pulse\", <i>Electronics Letters</i>, vol. 52, no. 22, pp. 1853-1855, 2016.","links":{"crossRefLink":"https://doi.org/10.1049/el.2016.0733","pdfSize":"207KB"},"title":"Frequency-domain distribution and band-width of unintentional modulation on pulse"},{"order":"3","displayText":"Xiaohu Ru, Chao Gao, Zheng Liu, Zhitao Huang, Wenli Jiang, \"Emitter identification based on the structure of unintentional modulation\", <i>Image and Signal Processing BioMedical Engineering and Informatics (CISP-BMEI) International Congress on</i>, pp. 998-1002, 2016.","links":{"documentLink":"/document/7852858","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7852858","pdfSize":"400KB"},"title":"Emitter identification based on the structure of unintentional modulation"},{"order":"4","displayText":"Yiming Lei, Mairtin O'Droma, \"Behavioural Analysis of Internal Mechanism of Nonlinear Distortion in OFDM Signal Systems\", <i>Global Telecommunications Conference 2009. GLOBECOM 2009. IEEE</i>, pp. 1-5, 2009.","links":{"documentLink":"/document/5425495","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5425495","pdfSize":"2243KB"},"title":"Behavioural Analysis of Internal Mechanism of Nonlinear Distortion in OFDM Signal Systems"},{"order":"5","displayText":"Ming Hui, Taijun Liu, Yan Ye, Haili Zhang, Dongya Shen, \"Behavior modeling for multi-carrier multi-mode power amplifiers using real-valued time-delay RBF networks\", <i>Electronics Communications and Control (ICECC) 2011 International Conference on</i>, pp. 2568-2571, 2011.","links":{"documentLink":"/document/6067572","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6067572","pdfSize":"1572KB"},"title":"Behavior modeling for multi-carrier multi-mode power amplifiers using real-valued time-delay RBF networks"},{"order":"6","displayText":"Paul O. Fisher, Said F. Al-Sarawi, \"Analog RF predistorter simulation using well-known behavioral models\", <i>Industrial Electronics and Applications (ICIEA) 2015 IEEE 10th Conference on</i>, pp. 1667-1671, 2015.","links":{"documentLink":"/document/7334377","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7334377","pdfSize":"1462KB"},"title":"Analog RF predistorter simulation using well-known behavioral models"},{"order":"7","displayText":"Lei Cheng, Xinhai Tong, Jiuyin Wu, Bo Kong, \"Analysis and simulation of HPAs' effects on satellite OFDM systems\", <i>Information Science and Technology (ICIST) 2013 International Conference on</i>, pp. 1212-1216, 2013.","links":{"documentLink":"/document/6747755","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6747755","pdfSize":"888KB"},"title":"Analysis and simulation of HPAs' effects on satellite OFDM systems"},{"order":"8","displayText":"Paul O. Fisher, Said F. Al-Sarawi, \"Improving the accuracy of SSPA device behavioral modeling\", <i>Information and Communication Technology Research (ICTRC) 2015 International Conference on</i>, pp. 278-281, 2015.","links":{"documentLink":"/document/7156476","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7156476","pdfSize":"226KB"},"title":"Improving the accuracy of SSPA device behavioral modeling"},{"order":"9","displayText":"Telmo R. Cunha, Pedro M. Lavrador, Eduardo G. Lima, Jos\u00e9 C. Pedro, \"Rational function-based model with memory for power amplifier behavioral modeling\", <i>Integrated Nonlinear Microwave and Millimetre-Wave Circuits (INMMIC) 2011 Workshop on</i>, pp. 1-4, 2011.","links":{"documentLink":"/document/5773328","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5773328","pdfSize":"215KB"},"title":"Rational function-based model with memory for power amplifier behavioral modeling"},{"order":"10","displayText":"Seung Hyeok Ahn, Sungho Choi, Eui-Rim Jeong, Yong H. Lee, \"Compensation for Power Amplifier Nonlinearity in the Presence of Local Oscillator Coupling Effects\", <i>Communications Letters IEEE</i>, vol. 16, no. 5, pp. 600-603, 2012.","links":{"documentLink":"/document/6168866","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6168866","pdfSize":"201KB"},"title":"Compensation for Power Amplifier Nonlinearity in the Presence of Local Oscillator Coupling Effects"},{"order":"11","displayText":"Mayada Younes, Fadhel M. Ghannouchi, \"Behavioral Modeling of Concurrent Dual-Band Transmitters Based on Radially-Pruned Volterra Model\", <i>Communications Letters IEEE</i>, vol. 19, no. 5, pp. 751-754, 2015.","links":{"documentLink":"/document/7042776","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7042776","pdfSize":"389KB"},"title":"Behavioral Modeling of Concurrent Dual-Band Transmitters Based on Radially-Pruned Volterra Model"},{"order":"12","displayText":"Mairtin O'Droma, Lei Yiming, \"A New Bessel-Fourier Memoryless Nonlinear Power Amplifier Behavioral Model\", <i>Microwave and Wireless Components Letters IEEE</i>, vol. 23, no. 1, pp. 25-27, 2013.","links":{"documentLink":"/document/6403578","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6403578","pdfSize":"536KB"},"title":"A New Bessel-Fourier Memoryless Nonlinear Power Amplifier Behavioral Model"},{"order":"13","displayText":"Thanh Nguyen, Tat-Nam Nguyen, Quoc-Binh Nguyen, \"Performance of a phase estimation method under different nonlinearities incurred by high power amplifiers in MIMO-STBC systems\", <i>Information and Computer Science 2017 4th NAFOSTED Conference on</i>, pp. 42-47, 2017.","links":{"documentLink":"/document/8108036","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8108036","pdfSize":"3254KB"},"title":"Performance of a phase estimation method under different nonlinearities incurred by high power amplifiers in MIMO-STBC systems"},{"order":"14","displayText":"J. C. Nu\u00f1ez-Perez, J.A. Sillas-Luna, J.R. Cardenas Valdez, J. A. Galaviz-Aguilar, E. Tlelo Cuautle, C. E. Vazquez-Lopez, L. Trujillo-Reyes, \"FPGA realization of RF-PA models with memory effects based on ANFIS\", <i>Power Electronics and Computing (ROPEC) 2016 IEEE International Autumn Meeting on</i>, pp. 1-6, 2016.","links":{"documentLink":"/document/7830638","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7830638","pdfSize":"641KB"},"title":"FPGA realization of RF-PA models with memory effects based on ANFIS"},{"order":"15","displayText":"Hideki Ochiai, \"An Analysis of Band-limited Communication Systems from Amplifier Efficiency and Distortion Perspective\", <i>Communications IEEE Transactions on</i>, vol. 61, no. 4, pp. 1460-1472, 2013.","links":{"documentLink":"/document/6457368","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6457368","pdfSize":"1102KB"},"title":"An Analysis of Band-limited Communication Systems from Amplifier Efficiency and Distortion Perspective"},{"order":"16","displayText":"Meenakshi Rawat, Karun Rawat, Fadhel M. Ghannouchi, Shubhrajit Bhattacharjee, Henry Leung, \"Generalized Rational Functions for Reduced-Complexity Behavioral Modeling and Digital Predistortion of Broadband Wireless Transmitters\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 63, no. 2, pp. 485-498, 2014.","links":{"documentLink":"/document/6588927","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6588927","pdfSize":"4965KB"},"title":"Generalized Rational Functions for Reduced-Complexity Behavioral Modeling and Digital Predistortion of Broadband Wireless Transmitters"},{"order":"17","displayText":"Paul O. Fisher, Said F. Al-Sarawi, \"An Optimized Segmented Quasi-Memoryless Nonlinear Behavioral Modeling Approach for RF Power Amplifiers\", <i>Microwave Theory and Techniques IEEE Transactions on</i>, vol. 66, no. 1, pp. 294-305, 2018.","links":{"documentLink":"/document/7987025","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7987025","pdfSize":"3122KB"},"title":"An Optimized Segmented Quasi-Memoryless Nonlinear Behavioral Modeling Approach for RF Power Amplifiers"},{"order":"18","displayText":"Ming Hui, Taijun Liu, Yan Ye, Juan Zhang, Dongya Shen, \"Multi-Carrier TD-SCDMA Power Amplifier Linearization with a Memory Polynomial Predistorter\", <i>Wireless Communications Networking and Mobile Computing (WiCOM) 2011 7th International Conference on</i>, pp. 1-4, 2011.","links":{"documentLink":"/document/6036664","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6036664","pdfSize":"881KB"},"title":"Multi-Carrier TD-SCDMA Power Amplifier Linearization with a Memory Polynomial Predistorter"},{"order":"19","displayText":"Paul O. Fisher, Said F. Al-Sarawi, \"Memoryless AM/AM Behavioral Model for RF Power Amplifiers\", <i>Computer Science and Engineering (APWC on CSE) 2016 3rd Asia-Pacific World Congress on</i>, pp. 131-138, 2016.","links":{"documentLink":"/document/7941951","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7941951","pdfSize":"544KB"},"title":"Memoryless AM/AM Behavioral Model for RF Power Amplifiers"},{"order":"20","displayText":"Zhiwen Zhu, Henry Leung, Xinping Huang, \"Challenges in Reconfigurable Radio Transceivers and Application of Nonlinear Signal Processing for RF Impairment Mitigation\", <i>Circuits and Systems Magazine IEEE</i>, vol. 13, no. 1, pp. 44-65, 2013.","links":{"documentLink":"/document/6468143","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6468143","pdfSize":"8941KB"},"title":"Challenges in Reconfigurable Radio Transceivers and Application of Nonlinear Signal Processing for RF Impairment Mitigation"},{"order":"21","displayText":"Arunprakash Jayaprakash, Hongzhi Chen, Pei Xiao, Barry G. Evans, Yingnan Zhang, Jing Yuan Li, Adegbenga B. Awoseyila, \"Analysis of Candidate Waveforms for Integrated Satellite-Terrestrial 5G Systems\", <i>5G World Forum (5GWF) 2019 IEEE 2nd</i>, pp. 636-641, 2019.","links":{"documentLink":"/document/8911721","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8911721","pdfSize":"482KB"},"title":"Analysis of Candidate Waveforms for Integrated Satellite-Terrestrial 5G Systems"},{"order":"22","displayText":"Arunprakash Jayaprakash, Barry G. Evans, Pei Xiao, Adegbenga B. Awoseyila, Yingnan Zhang, \"New Radio Numerology and Waveform Evaluation for Satellite Integration into 5G Terrestrial Network\", <i>Communications (ICC) ICC 2020 - 2020 IEEE International Conference on</i>, pp. 1-7, 2020.","links":{"documentLink":"/document/9149274","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9149274","pdfSize":"246KB"},"title":"New Radio Numerology and Waveform Evaluation for Satellite Integration into 5G Terrestrial Network"},{"order":"23","displayText":"Pablo Pascual Campo, Vesa Lampu, Lauri Anttila, Alberto Brihuega, Markus All\u00e9n, Yan Guo, Mikko Valkama, \"Closed-Loop Sign Algorithms for Low-Complexity Digital Predistortion: Methods and Performance\", <i>Microwave Theory and Techniques IEEE Transactions on</i>, vol. 69, no. 1, pp. 1048-1062, 2021.","links":{"documentLink":"/document/9280370","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9280370","pdfSize":"4201KB"},"title":"Closed-Loop Sign Algorithms for Low-Complexity Digital Predistortion: Methods and Performance"},{"order":"24","displayText":"Pablo Pascual Campo, Lauri Anttila, Dani Korpi, Mikko Valkama, \"Cascaded Spline-Based Models for Complex Nonlinear Systems: Methods and Applications\", <i>Signal Processing IEEE Transactions on</i>, vol. 69, pp. 370-384, 2021.","links":{"documentLink":"/document/9305958","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9305958","pdfSize":"2823KB"},"title":"Cascaded Spline-Based Models for Complex Nonlinear Systems: Methods and Applications"},{"order":"25","displayText":"Visa Tapio, Markku Juntti, \"Non-Linear Self-Interference Cancelation for Full-Duplex Transceivers Based on Hammerstein-Wiener Model\", <i>Communications Letters IEEE</i>, vol. 25, no. 11, pp. 3684-3688, 2021.","links":{"documentLink":"/document/9527240","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9527240","pdfSize":"989KB"},"title":"Non-Linear Self-Interference Cancelation for Full-Duplex Transceivers Based on Hammerstein-Wiener Model"},{"order":"26","displayText":"Yaojia Fan, Fei You, Jiayan Wu, Zehua Xiao, Jun Peng, Xuelei Chen, Qian He, \"Design of Millimeter-Wave 5G NR Signal Error Detection Module Based on CMOS\", <i>Microwave and Millimeter Wave Technology (ICMMT)2021 International Conference on</i>, pp. 1-3, 2021.","links":{"documentLink":"/document/9618226","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9618226","pdfSize":"1124KB"},"title":"Design of Millimeter-Wave 5G NR Signal Error Detection Module Based on CMOS"}],"nonIeee":[{"order":"1","displayText":"M\u00e1irt\u00edn O'Droma, Yiming Lei, <i>Microwave and Millimeter Wave Circuits and Systems</i>, pp. 1, 2012.","links":{"crossRefLink":"https://doi.org/10.1002/9781118405864.ch1"},"title":""},{"order":"2","displayText":"Jos\u00e9 Alejandro Galaviz-Aguilar, Patrick Roblin, Jos\u00e9 Ricardo C\u00e1rdenas-Valdez, Emigdio Z-Flores, Leonardo Trujillo, Jos\u00e9 Cruz Nu\u00f1ez-P\u00e9rez, Oliver Sch\u00fctze, \"Comparison of a genetic programming approach with ANFIS for power amplifier behavioral modeling and FPGA implementation\", <i>Soft Computing</i>, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/s00500-017-2941-8"},"title":"Comparison of a genetic programming approach with ANFIS for power amplifier behavioral modeling and FPGA implementation"},{"order":"3","displayText":"Haider Al-kanan, Xianzhen Yang, Fu Li, \"Saleh Model and Digital Predistortion for Power Amplifiers in Wireless Communications Using the Third-Order Intercept Point\", <i>Journal of Electronic Testing</i>, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/s10836-019-05801-3"},"title":"Saleh Model and Digital Predistortion for Power Amplifiers in Wireless Communications Using the Third-Order Intercept Point"},{"order":"4","displayText":"Haider Al-kanan, Xianzhen Yang, Fu Li, \"Improved estimation for Saleh model and predistortion of power amplifiers using 1-dB compression point\", <i>The Journal of Engineering</i>, 2019.","links":{"crossRefLink":"https://doi.org/10.1049/joe.2019.0973"},"title":"Improved estimation for Saleh model and predistortion of power amplifiers using 1-dB compression point"},{"order":"5","displayText":"Haider Al-Kanan, Fu Li, \"A Simplified Accuracy Enhancement to the Saleh AM/AM Modeling and Linearization of Solid-State RF Power Amplifiers\", <i>Electronics</i>, vol. 9, pp. 1806, 2020.","links":{"crossRefLink":"https://doi.org/10.3390/electronics9111806"},"title":"A Simplified Accuracy Enhancement to the Saleh AM/AM Modeling and Linearization of Solid-State RF Power Amplifiers"}]},"formulaStrippedArticleTitle":"New modified saleh models for memoryless nonlinear power amplifier behavioural modelling","nonIeeeCitationCount":"5","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.381404S","lastupdate":"2021-12-18","title":"New modified saleh models for memoryless nonlinear power amplifier behavioural modelling","contentType":"periodicals","ieeeCitationCount":"26","publicationNumber":"4234"},{"_id":5090417,"paperCitations":{"ieee":[{"order":"1","displayText":"Liu Shuyang, Li Jianping, \"A novel self-adaptive stopping criterion scheme for BICM-ID embedded turbo codes\", <i>Educational and Information Technology (ICEIT) 2010 International Conference on</i>, vol. 1, pp. V1-349-V1-352, 2010.","links":{"documentLink":"/document/5607680","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5607680","pdfSize":"1058KB"},"title":"A novel self-adaptive stopping criterion scheme for BICM-ID embedded turbo codes"},{"order":"2","displayText":"Brian Gestner, Wei Zhang, Xiaoli Ma, David V. Anderson, \"Lattice Reduction for MIMO Detection: From Theoretical Analysis to Hardware Realization\", <i>Circuits and Systems I: Regular Papers IEEE Transactions on</i>, vol. 58, no. 4, pp. 813-826, 2011.","links":{"documentLink":"/document/5638606","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5638606","pdfSize":"3072KB"},"title":"Lattice Reduction for MIMO Detection: From Theoretical Analysis to Hardware Realization"},{"order":"3","displayText":"Jinming Wen, Xiao-Wen Chang, \"Success Probability of the Babai Estimators for Box-Constrained Integer Linear Models\", <i>Information Theory IEEE Transactions on</i>, vol. 63, no. 1, pp. 631-648, 2017.","links":{"documentLink":"/document/7739984","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7739984","pdfSize":"2308KB"},"title":"Success Probability of the Babai Estimators for Box-Constrained Integer Linear Models"},{"order":"4","displayText":"Zheng Ma, Ming Zhao, QingChun Chen, Pingzhi Fan, \"MIMO detection for high-order QAM constellations based on successive decision feedback semidefinite relaxation\", <i>Signal Design and its Applications in Communications (IWSDA) 2011 Fifth International Workshop on</i>, pp. 173-176, 2011.","links":{"documentLink":"/document/6159418","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6159418","pdfSize":"837KB"},"title":"MIMO detection for high-order QAM constellations based on successive decision feedback semidefinite relaxation"}],"nonIeee":[{"order":"1","displayText":"Shuangshuang Han, Chintha Tellambura, Tao Cui, \"SNR-dependent radius control sphere detection for MIMO systems and relay networks\", <i>Transactions on Emerging Telecommunications Technologies</i>, vol. 26, pp. 389, 2015.","links":{"crossRefLink":"https://doi.org/10.1002/ett.2620"},"title":"SNR-dependent radius control sphere detection for MIMO systems and relay networks"},{"order":"2","displayText":"Madurakavi Karthikeyan, Djagadeesan Saraswady, \"Reduced complexity sphere decoding using probabilistic threshold based Schnorr\u2013Euchner enumeration\", <i>AEU - International Journal of Electronics and Communications</i>, 2016.","links":{"crossRefLink":"https://doi.org/10.1016/j.aeue.2016.01.007"},"title":"Reduced complexity sphere decoding using probabilistic threshold based Schnorr\u2013Euchner enumeration"},{"order":"3","displayText":"Liu Shuyang, Li Jianping, \"A Self-Adaptive Decoding Scheme for BICM-ID Embedded Turbo Codes\", <i>Physics Procedia</i>, vol. 24, pp. 1682, 2012.","links":{"crossRefLink":"https://doi.org/10.1016/j.phpro.2012.02.248"},"title":"A Self-Adaptive Decoding Scheme for BICM-ID Embedded Turbo Codes"},{"order":"4","displayText":"Madurakavi Karthikeyan, D. Saraswady, \"Performance Analysis of Layer Pruning on Sphere Decoding in MIMO Systems\", <i>ETRI Journal</i>, vol. 36, pp. 564, 2014.","links":{"crossRefLink":"https://doi.org/10.4218/etrij.14.0113.1182"},"title":"Performance Analysis of Layer Pruning on Sphere Decoding in MIMO Systems"},{"order":"5","displayText":"Fatemeh Eshagh Hosseini, Shahriar Shirvani Moghaddam, \"Controlling Initial and Final Radii to Achieve a Low-Complexity Sphere Decoding Technique in MIMO Channels\", <i>International Journal of Antennas and Propagation</i>, vol. 2012, pp. 1, 2012.","links":{"crossRefLink":"https://doi.org/10.1155/2012/192964"},"title":"Controlling Initial and Final Radii to Achieve a Low-Complexity Sphere Decoding Technique in MIMO Channels"}]},"formulaStrippedArticleTitle":"Stopping Criterion for Complexity Reduction of Sphere Decoding","nonIeeeCitationCount":"5","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.134509S","lastupdate":"2021-10-05","title":"Stopping Criterion for Complexity Reduction of Sphere Decoding","contentType":"periodicals","ieeeCitationCount":"4","publicationNumber":"4234"},{"_id":5090420,"paperCitations":{"ieee":[{"order":"1","displayText":"Eyidayo Adebola, Abiodun Olaluwe, Annamalai Annamalai, \"Partial area under the receiver operating characteristics curves of diversity-enabled energy detectors in generalised fading channels\", <i>Communications IET</i>, vol. 8, no. 9, pp. 1637-1647, 2014.","links":{"crossRefLink":"https://doi.org/10.1049/iet-com.2013.1070","pdfSize":"573KB"},"title":"Partial area under the receiver operating characteristics curves of diversity-enabled energy detectors in generalised fading channels"},{"order":"2","displayText":"Eyidayo Adebola, Annamalai Annamalai, \"Unified analysis of energy detectors with diversity reception in generalised fading channels\", <i>Communications IET</i>, vol. 8, no. 17, pp. 3095-3104, 2014.","links":{"crossRefLink":"https://doi.org/10.1049/iet-com.2014.0199","pdfSize":"553KB"},"title":"Unified analysis of energy detectors with diversity reception in generalised fading channels"},{"order":"3","displayText":"Annamalai Annamalai, Eyidayo Adebola, \"Asymptotic analysis of digital modulations in \u03ba\u2013\u03bc \u03b7\u2013\u03bc and \u03b1\u2013\u03bc fading channels\", <i>Communications IET</i>, vol. 8, no. 17, pp. 3081-3094, 2014.","links":{"crossRefLink":"https://doi.org/10.1049/iet-com.2014.0388","pdfSize":"726KB"},"title":"Asymptotic analysis of digital modulations in \u03ba\u2013\u03bc, \u03b7\u2013\u03bc and \u03b1\u2013\u03bc fading channels"},{"order":"4","displayText":"Tha'er F. Hailat, Haythem Bany Salameh, Taimour Aldalgamouni, \"Performance study of multi-hop communication systems with decode-and-forward relays over $alpha {-}mu $\u03b1\u2212\u03bc fading channels\", <i>Communications IET</i>, vol. 11, no. 10, pp. 1641-1648, 2017.","links":{"crossRefLink":"https://doi.org/10.1049/iet-com.2016.1220","pdfSize":"3609KB"},"title":"Performance study of multi-hop communication systems with decode-and-forward relays over $\\alpha {-}\\mu $\u03b1\u2212\u03bc fading channels"},{"order":"5","displayText":"Eyidayo Adebola, Annamalai Annamalai, \"Further results on the asymptotic analysis of digital communications in generalized fading channels\", <i>Wireless and Mobile 2014 IEEE Asia Pacific Conference on</i>, pp. 23-29, 2014.","links":{"documentLink":"/document/6920268","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6920268","pdfSize":"326KB"},"title":"Further results on the asymptotic analysis of digital communications in generalized fading channels"},{"order":"6","displayText":"Eyidayo Adebola, Annamalai Annamalai, \"Partial area under the receiver operating characteristics curve of energy detectors in fading channels\", <i>Wireless and Mobile 2014 IEEE Asia Pacific Conference on</i>, pp. 150-156, 2014.","links":{"documentLink":"/document/6920277","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6920277","pdfSize":"328KB"},"title":"Partial area under the receiver operating characteristics curve of energy detectors in fading channels"},{"order":"7","displayText":"Ehab Salahat, \"A unified performance analysis of wireless communications over \u03b7-\u03bb-\u03bc generalized fading channels\", <i>Consumer Communications and Networking Conference (CCNC) 2014 IEEE 11th</i>, pp. 593-598, 2014.","links":{"documentLink":"/document/6866632","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6866632","pdfSize":"393KB"},"title":"A unified performance analysis of wireless communications over \u03b7-\u03bb-\u03bc generalized fading channels"},{"order":"8","displayText":"Sanjeev Gurugopinath, S. Shobitha, \"Energy-based Bayesian spectrum sensing over \u03b1-\u03ba-\u03bc fading channels\", <i>Communication Systems and Networks (COMSNETS) 2017 9th International Conference on</i>, pp. 95-100, 2017.","links":{"documentLink":"/document/7945363","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7945363","pdfSize":"157KB"},"title":"Energy-based Bayesian spectrum sensing over \u03b1-\u03ba-\u03bc fading channels"},{"order":"9","displayText":"Galymzhan Nauryzbayev, Khaled M. Rabie, Mohamed Abdallah, Bamidele Adebisi, \"Ergodic Capacity Analysis of Wireless Powered AF Relaying Systems over alpha-\u00b5 Fading Channels\", <i>Global Communications Conference GLOBECOM 2017 - 2017 IEEE</i>, pp. 1-6, 2017.","links":{"documentLink":"/document/8254222","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8254222","pdfSize":"355KB"},"title":"Ergodic Capacity Analysis of Wireless Powered AF Relaying Systems over alpha-\u00b5 Fading Channels"},{"order":"10","displayText":"Ehab Salahat, Hani Saleh, \"Novel Average Bit Error Rate Analysis of generalized fading channels subject to Additive White Generalized Gaussian Noise\", <i>Signal and Information Processing (GlobalSIP) 2014 IEEE Global Conference on</i>, pp. 1107-1111, 2014.","links":{"documentLink":"/document/7032293","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7032293","pdfSize":"521KB"},"title":"Novel Average Bit Error Rate Analysis of generalized fading channels subject to Additive White Generalized Gaussian Noise"},{"order":"11","displayText":"Abhijeet Upadhya, Vivek K Dwivedi, \"Asymmetric mixed RF/FSO relaying over \u03b1-\u03bc fading channel\", <i>Computing Communication and Networking Technologies (ICCCNT) 2017 8th International Conference on</i>, pp. 1-5, 2017.","links":{"documentLink":"/document/8204021","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8204021","pdfSize":"540KB"},"title":"Asymmetric mixed RF/FSO relaying over \u03b1-\u03bc fading channel"},{"order":"12","displayText":"Jules M. Moualeu, Walaa Hamouda, \"Performance analysis of secure communications over \u03b1-\u03bc/\u03ba-\u03bc fading channels\", <i>Computer Engineering and Systems (ICCES) 2017 12th International Conference on</i>, pp. 473-478, 2017.","links":{"documentLink":"/document/8275354","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8275354","pdfSize":"339KB"},"title":"Performance analysis of secure communications over \u03b1-\u03bc/\u03ba-\u03bc fading channels"},{"order":"13","displayText":"Eyidayo Adebola, Abiodun Olaluwe, Annamalai Annamalai, \"On the marginal area under the receiver operating characteristics of diversity energy detectors in generalized fading channels\", <i>Computing Networking and Communications (ICNC) 2014 International Conference on</i>, pp. 639-643, 2014.","links":{"documentLink":"/document/6785411","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6785411","pdfSize":"374KB"},"title":"On the marginal area under the receiver operating characteristics of diversity energy detectors in generalized fading channels"},{"order":"14","displayText":"Osamah S. Badarneh, Ibrahem E. Atawi, Mohammed S. Aloqlah, \"An exact performance analysis for mobile communications over generalized fading channels\", <i>Computing Networking and Communications (ICNC) 2016 International Conference on</i>, pp. 1-5, 2016.","links":{"documentLink":"/document/7440691","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7440691","pdfSize":"281KB"},"title":"An exact performance analysis for mobile communications over generalized fading channels"},{"order":"15","displayText":"Eyidayo Adebola, Annamalai Annamalai, \"Unified analysis of diversity average energy detectors over generalized fading channels\", <i>Connected Vehicles and Expo (ICCVE) 2013 International Conference on</i>, pp. 121-126, 2013.","links":{"documentLink":"/document/6799780","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6799780","pdfSize":"234KB"},"title":"Unified analysis of diversity average energy detectors over generalized fading channels"},{"order":"16","displayText":"Meenu Jadon, Gauri Paliwal, \"A closed form expression for BER over \u201cAlpha-Mu\u201d fading based on novel MGF\", <i>Reliability Infocom Technologies and Optimization (ICRITO) (Trends and Future Directions) 2014 3rd International Conference on</i>, pp. 1-5, 2014.","links":{"documentLink":"/document/7014704","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7014704","pdfSize":"302KB"},"title":"A closed form expression for BER over \u201cAlpha-Mu\u201d fading based on novel MGF"},{"order":"17","displayText":"Refaat Mohamed, Mahmoud H. Ismail, Fatma A. Newagy, Hebat-Allah M. Mourad, \"Capacity of the alpha-mu fading channel with SC diversity under adaptive transmission techniques\", <i>Telecommunications (ICT) 2012 19th International Conference on</i>, pp. 1-6, 2012.","links":{"documentLink":"/document/6221291","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6221291","pdfSize":"463KB"},"title":"Capacity of the alpha-mu fading channel with SC diversity under adaptive transmission techniques"},{"order":"18","displayText":"S. Shobitha, Sanjeev Gurugopinath, \"Energy-based Bayesian spectrum sensing over \u03b1-\u03b7-\u03bc fading channels\", <i>India Conference (INDICON) 2016 IEEE Annual</i>, pp. 1-6, 2016.","links":{"documentLink":"/document/7838879","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7838879","pdfSize":"165KB"},"title":"Energy-based Bayesian spectrum sensing over \u03b1-\u03b7-\u03bc fading channels"},{"order":"19","displayText":"Refaat Mohamed, Mahmoud H. Ismail, Fatma A. Newagy, Hebat-Allah M. Mourad, \"Probability of error and ergodic capacity of switch-and-examine combining diversity over the \u03b1-\u03bc fading channel\", <i>Computers and Communications (ISCC) 2013 IEEE Symposium on</i>, pp. 000682-000687, 2013.","links":{"documentLink":"/document/6755027","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6755027","pdfSize":"913KB"},"title":"Probability of error and ergodic capacity of switch-and-examine combining diversity over the \u03b1-\u03bc fading channel"},{"order":"20","displayText":"Refaat Mohamed, Mahmoud H. Ismail, Hebat-Allah M. Mourad, \"Performance of dual selection and switch-and-stay combining diversity receivers over the \u03b1-\u03bc fading channel with co-channel interference\", <i>Signals Systems and Electronics (ISSSE) 2012 International Symposium on</i>, pp. 1-6, 2012.","links":{"documentLink":"/document/6374336","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6374336","pdfSize":"678KB"},"title":"Performance of dual selection and switch-and-stay combining diversity receivers over the \u03b1-\u03bc fading channel with co-channel interference"},{"order":"21","displayText":"Amer M. Magableh, Mustafa M. Matalgah, \"Channel characteristics of the generalized alpha-mu multipath fading model\", <i>Wireless Communications and Mobile Computing Conference (IWCMC) 2011 7th International</i>, pp. 1535-1538, 2011.","links":{"documentLink":"/document/5982766","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5982766","pdfSize":"508KB"},"title":"Channel characteristics of the generalized alpha-mu multipath fading model"},{"order":"22","displayText":"Amer M. Magableh, Mustafa M. Matalgah, \"Channel capacity of the generalized alpha-Mu multipath fading model under different adaptive transmission protocols\", <i>Wireless Communications and Mobile Computing Conference (IWCMC) 2012 8th International</i>, pp. 912-915, 2012.","links":{"documentLink":"/document/6314326","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6314326","pdfSize":"320KB"},"title":"Channel capacity of the generalized alpha-Mu multipath fading model under different adaptive transmission protocols"},{"order":"23","displayText":"Rodrigo Cogliatti, Rausley Adriano Amaral de Souza, Michel Daoud Yacoub, \"Practical Highly Efficient Algorithm for Generating \u03ba-\u03bc and \u03b7-\u03bc Variates and a Near-100% Efficient Algorithm for Generating \u03b1-\u03bc Variates\", <i>Communications Letters IEEE</i>, vol. 16, no. 11, pp. 1768-1771, 2012.","links":{"documentLink":"/document/6317097","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6317097","pdfSize":"213KB"},"title":"Practical, Highly Efficient Algorithm for Generating \u03ba-\u03bc and \u03b7-\u03bc Variates and a Near-100% Efficient Algorithm for Generating \u03b1-\u03bc Variates"},{"order":"24","displayText":"Sultangali Arzykulov, Galymzhan Nauryzbayev, Theodoros A. Tsiftsis, \"Underlay Cognitive Relaying System Over $alpha $ - $mu $ Fading Channels\", <i>Communications Letters IEEE</i>, vol. 21, no. 1, pp. 216-219, 2017.","links":{"documentLink":"/document/7589020","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7589020","pdfSize":"486KB"},"title":"Underlay Cognitive Relaying System Over $\\alpha $ - $\\mu $ Fading Channels"},{"order":"25","displayText":"Eyidayo Adebola, Annamalai Annamalai, \"Some new results on the asymptotic analysis for diversity receivers\", <i>Communications (MICC) 2015 IEEE 12th Malaysia International Conference on</i>, pp. 339-344, 2015.","links":{"documentLink":"/document/7725459","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7725459","pdfSize":"203KB"},"title":"Some new results on the asymptotic analysis for diversity receivers"},{"order":"26","displayText":"Gauri Paliwal, Meenu Jadon, S. Pratap Singh, \"A novel MGF based capacity over \u201cAlpha-Mu\u201d fading distribution\", <i>Medical Imaging m-Health and Emerging Communication Systems (MedCom) 2014 International Conference on</i>, pp. 306-310, 2014.","links":{"documentLink":"/document/7006023","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7006023","pdfSize":"347KB"},"title":"A novel MGF based capacity over \u201cAlpha-Mu\u201d fading distribution"},{"order":"27","displayText":"Hussien Al-Hmood, \"A mixture gamma distribution based performance analysis of switch and stay combining scheme over \u03b1 \u2014 \u03ba \u2014 \u03bc shadowed fading channels\", <i>New Trends in Information & Communications Technology Applications (NTICT) 2017 Annual Conference on</i>, pp. 292-297, 2017.","links":{"documentLink":"/document/7976096","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7976096","pdfSize":"423KB"},"title":"A mixture gamma distribution based performance analysis of switch and stay combining scheme over \u03b1 \u2014 \u03ba \u2014 \u03bc shadowed fading channels"},{"order":"28","displayText":"Petar Nikoli\u0107, Dragana Krsti\u0107, Goran Stamenovi\u0107, Aleksandar Stevanovi\u0107, \"The performance of complex SSC/MRC combiner in the presence of \u03b1-\u03bc fading\", <i>Telecommunication in Modern Satellite Cable and Broadcasting Services (TELSIKS) 2013 11th International Conference on</i>, vol. 02, pp. 601-604, 2013.","links":{"documentLink":"/document/6704450","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6704450","pdfSize":"315KB"},"title":"The performance of complex SSC/MRC combiner in the presence of \u03b1-\u03bc fading"},{"order":"29","displayText":"Vesh Raj Sharma Banjade, Chintha Tellambura, Hai Jiang, \"Performance of  $p$-Norm Detector in AWGN Fading and Diversity Reception\", <i>Vehicular Technology IEEE Transactions on</i>, vol. 63, no. 7, pp. 3209-3222, 2014.","links":{"documentLink":"/document/6704836","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6704836","pdfSize":"777KB"},"title":"Performance of  $p$-Norm Detector in AWGN, Fading, and Diversity Reception"},{"order":"30","displayText":"Moataz M. H. El Ayadi, Mahmoud H. Ismail, \"Novel Closed-Form Exact Expressions and Asymptotic Analysis for the Symbol Error Rate of Single- and Multiple-Branch MRC and EGC Receivers Over  $alpha$\u2013  $mu$ Fading\", <i>Vehicular Technology IEEE Transactions on</i>, vol. 63, no. 9, pp. 4277-4291, 2014.","links":{"documentLink":"/document/6786455","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6786455","pdfSize":"1458KB"},"title":"Novel Closed-Form Exact Expressions and Asymptotic Analysis for the Symbol Error Rate of Single- and Multiple-Branch MRC and EGC Receivers Over  $\\alpha$\u2013  $\\mu$ Fading"}],"nonIeee":[{"order":"1","displayText":"Amer M. Magableh, Mustafa M. Matalgah, \"Closed-form expressions for the average channel capacity of the\u03b1-\u03bcfading model under different adaptive transmission protocols\", <i>Wireless Communications and Mobile Computing</i>, vol. 15, pp. 192, 2015.","links":{"crossRefLink":"https://doi.org/10.1002/wcm.2332"},"title":"Closed-form expressions for the average channel capacity of the\u03b1-\u03bcfading model under different adaptive transmission protocols"},{"order":"2","displayText":"Taimour Aldalgamouni, Amer M. Magableh, Osamah S. Badarneh, \"Outage probability analysis of multi-hop relayed wireless networks over                 $$alpha -mu $$                                                                                                                            \u03b1                            -                            \u03bc                                                                         fading channels\", <i>Telecommunication Systems</i>, vol. 66, pp. 409, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/s11235-017-0295-2"},"title":"Outage probability analysis of multi-hop relayed wireless networks over                 $$\\alpha -\\mu $$                                                                                                                            \u03b1                            -                            \u03bc                                                                         fading channels"},{"order":"3","displayText":"Mahmoud H. Ismail, Refaat Mohamed, \"Outage Probability Analysis of Selection and Switch-and-Stay Combining Diversity Receivers Over the \u03b1\u2212\u03bc Fading Channel with Co-Channel Interference\", <i>Wireless Personal Communications</i>, vol. 71, pp. 2181, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/s11277-012-0930-x"},"title":"Outage Probability Analysis of Selection and Switch-and-Stay Combining Diversity Receivers Over the \u03b1\u2212\u03bc Fading Channel with Co-Channel Interference"},{"order":"4","displayText":"Moataz M. H. El\u00a0Ayadi, Mahmoud H. Ismail, \"Novel Tight Closed-Form Bounds for the Symbol Error Rate of EGC and MRC Diversity Receivers Employing Linear Modulations Over $$alpha -mu $$ \u03b1 - \u03bc Fading\", <i>Wireless Personal Communications</i>, vol. 77, pp. 571, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/s11277-013-1523-z"},"title":"Novel Tight Closed-Form Bounds for the Symbol Error Rate of EGC and MRC Diversity Receivers Employing Linear Modulations Over $$\\alpha -\\mu $$ \u03b1 - \u03bc Fading"},{"order":"5","displayText":"Hikmat Y. Darawsheh, Ali Jamoos, \"Performance Analysis of Energy Detector Over $$alpha -mu $$ \u03b1 - \u03bc Fading Channels with Selection Combining\", <i>Wireless Personal Communications</i>, vol. 77, pp. 1507, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/s11277-013-1595-9"},"title":"Performance Analysis of Energy Detector Over $$\\alpha -\\mu $$ \u03b1 - \u03bc Fading Channels with Selection Combining"},{"order":"6","displayText":"Nuri Kapucu, Mehmet Bilim, Ibrahim Develi, \"A Closed-Form MGF Expression of Instantaneous SNR for Weibull Fading Channels\", <i>Wireless Personal Communications</i>, vol. 77, pp. 1605, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/s11277-014-1599-0"},"title":"A Closed-Form MGF Expression of Instantaneous SNR for Weibull Fading Channels"},{"order":"7","displayText":"Refaat Mohamed, Mahmoud H. Ismail, Hebat-Allah M. Mourad, \"Average symbol error rate and ergodic capacity of switch-and-examine combining diversity receivers over the \u03b1-\u03bc fading channel\", <i>annals of telecommunications - annales des t\u00e9l\u00e9communications</i>, vol. 70, pp. 37, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s12243-014-0432-9"},"title":"Average symbol error rate and ergodic capacity of switch-and-examine combining diversity receivers over the \u03b1-\u03bc fading channel"},{"order":"8","displayText":"Osamah S. Badarneh, \"The -/- Composite Multipath-Shadowing D! istribution and its Connection with the Extended Generalized-K Distribution\", <i>AEU - International Journal of Electronics and Communications</i>, 2016.","links":{"crossRefLink":"https://doi.org/10.1016/j.aeue.2016.06.004"},"title":"The -/- Composite Multipath-Shadowing D! istribution and its Connection with the Extended Generalized-K Distribution"},{"order":"9","displayText":"Fares S. Almehmadi, Osamah S. Badarneh, \"On the Error Rate of Coherent Binary Modulation Techniques in Mobile Communication Systems over Generalized Fading Channels Impaired by Generalized Gaussian Noise\", <i>AEU - International Journal of Electronics and Communications</i>, 2017.","links":{"crossRefLink":"https://doi.org/10.1016/j.aeue.2017.07.021"},"title":"On the Error Rate of Coherent Binary Modulation Techniques in Mobile Communication Systems over Generalized Fading Channels Impaired by Generalized Gaussian Noise"},{"order":"10","displayText":"Furqan Jameel, Zara Hamid, Farhana Jabeen, Muhammad Awais Javed, \"Impact of Co-Channel Interference on the Performance of VANETs under                                                             \u03b1                                -                                \u03bc                                                     fading\", <i>AEU - International Journal of Electronics and Communications</i>, 2017.","links":{"crossRefLink":"https://doi.org/10.1016/j.aeue.2017.09.004"},"title":"Impact of Co-Channel Interference on the Performance of VANETs under                                                             \u03b1                                -                                \u03bc                                                     fading"},{"order":"11","displayText":"Amer M. Magableh, Taimour Aldalgamouni, Nemah M. Jafreh, \"Capacity analysis of dual-hop wireless communication systems over \u03b1\u2013\u03bc fading channels\", <i>Computers & Electrical Engineering</i>, vol. 40, pp. 399, 2014.","links":{"crossRefLink":"https://doi.org/10.1016/j.compeleceng.2013.04.018"},"title":"Capacity analysis of dual-hop wireless communication systems over \u03b1\u2013\u03bc fading channels"},{"order":"12","displayText":"Vaibhav Kumar, Achyut Sharma, Soumitra Debnath, Ranjan Gangopadhyay, \"Impact of Primary User Duty Cycle in Generalized Fading Channels on Spectrum Sensing in Cognitive Radio\", <i>Procedia Computer Science</i>, vol. 46, pp. 1196, 2015.","links":{"crossRefLink":"https://doi.org/10.1016/j.procs.2015.01.033"},"title":"Impact of Primary User Duty Cycle in Generalized Fading Channels on Spectrum Sensing in Cognitive Radio"},{"order":"13","displayText":"Amer M. Magableh, Taimour Aldalgamouni, Nemah M. Jafreh, \"Performance of dual-hop wireless communication systems over the\u03b1\u2013\u03bcfading channels\", <i>International Journal of Electronics</i>, vol. 101, pp. 808, 2014.","links":{"crossRefLink":"https://doi.org/10.1080/00207217.2013.803687"},"title":"Performance of dual-hop wireless communication systems over the\u03b1\u2013\u03bcfading channels"},{"order":"14","displayText":"Jos\u00e9 F. Paris, \"Advances in the Statistical Characterization of Fading: From 2005 to Present\", <i>International Journal of Antennas and Propagation</i>, vol. 2014, pp. 1, 2014.","links":{"crossRefLink":"https://doi.org/10.1155/2014/258308"},"title":"Advances in the Statistical Characterization of Fading: From 2005 to Present"},{"order":"15","displayText":"Rausley Adriano Amaral de Souza, Antonio Marcelo Oliveira Ribeiro, Dayan Adionel Guimar\u00e3es, \"On the Efficient Generation of\u03b1-\u03ba-\u03bcand\u03b1-\u03b7-\u03bcWhite Samples with Applications\", <i>International Journal of Antennas and Propagation</i>, vol. 2015, pp. 1, 2015.","links":{"crossRefLink":"https://doi.org/10.1155/2015/873890"},"title":"On the Efficient Generation of\u03b1-\u03ba-\u03bcand\u03b1-\u03b7-\u03bcWhite Samples with Applications"},{"order":"16","displayText":"Furqan Haider QURESHI, Qasim Umar KHAN, Shahzad Amin SHEIKH, Muhammad ZEESHAN, \"Symbol Error Probability Performance of Rectangular QAM with MRC Reception over Generalized <i>\u03b1</i>-<i>\u00b5</i> Fading Channels\", <i>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences</i>, vol. E101.A, pp. 577, 2018.","links":{"crossRefLink":"https://doi.org/10.1587/transfun.E101.A.577"},"title":"Symbol Error Probability Performance of Rectangular QAM with MRC Reception over Generalized <i>\u03b1</i>-<i>\u00b5</i> Fading Channels"},{"order":"17","displayText":"Dharmendra Sadhwani, Ram Narayan Yadav, Supriya Aggarwal, Deepak Kumar Raghuvanshi, \"Simple and accurate SEP approximation of hexagonal-QAM in AWGN channel and its application in parametric$alpha -mu $\u03b1\u2212\u03bc$eta -mu $\u03b7\u2212\u03bc$kappa -mu $\u03ba\u2212\u03bcfading and log-normal shadowing\", <i>IET Communications</i>, vol. 12, pp. 1454, 2018.","links":{"crossRefLink":"https://doi.org/10.1049/iet-com.2017.1007"},"title":"Simple and accurate SEP approximation of hexagonal-QAM in AWGN channel and its application in parametric$\\alpha -\\mu $\u03b1\u2212\u03bc,$\\eta -\\mu $\u03b7\u2212\u03bc,$\\kappa -\\mu $\u03ba\u2212\u03bcfading, and log-normal shadowing"},{"order":"18","displayText":"Alison de O. Moraes, Bruno C. Vani, Emanoel Costa, Mangalathayil A. Abdu, Eurico R. de Paula, Jonas Sousasantos, Jo\u00e3o F. G. Monico, Biagio Forte, Patr\u00edcia Mara de Siqueira Negreti, Milton Hirokazu Shimabukuro, \"GPS availability and positioning issues when the signal paths are aligned with ionospheric plasma bubbles\", <i>GPS Solutions</i>, vol. 22, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/s10291-018-0760-8"},"title":"GPS availability and positioning issues when the signal paths are aligned with ionospheric plasma bubbles"},{"order":"19","displayText":"Hari Shankar, Ankush Kansal, \"MGF\u2010based analysis of            \u03ba            \u2010            \u03bc            /gamma composite fading model for indoor off body communication\", <i>Transactions on Emerging Telecommunications Technologies</i>, vol. 30, pp. e3566, 2019.","links":{"crossRefLink":"https://doi.org/10.1002/ett.3566"},"title":"MGF\u2010based analysis of            \u03ba            \u2010            \u03bc            /gamma composite fading model for indoor off body communication"},{"order":"20","displayText":"Samriti Kalia, Alok Joshi, Anand Agrawal, \"Performance analysis of spatial modulation over generalized \u03b1\u2212\u03ba\u2212\u03bc fading distribution\", <i>Physical Communication</i>, 2019.","links":{"crossRefLink":"https://doi.org/10.1016/j.phycom.2019.04.010"},"title":"Performance analysis of spatial modulation over generalized \u03b1\u2212\u03ba\u2212\u03bc fading distribution"},{"order":"21","displayText":"Mehmet Bilim, \"Some New Results for Integrals Involving Gaussian Q-function and Their Applications to \u03b1\u2013\u00b5 and \u03b7\u2013\u00b5 Fading Channels\", <i>Wireless Personal Communications</i>, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/s11277-019-06901-1"},"title":"Some New Results for Integrals Involving Gaussian Q-function and Their Applications to \u03b1\u2013\u00b5 and \u03b7\u2013\u00b5 Fading Channels"},{"order":"22","displayText":"Jos\u00e9 David Vega S\u00e1nchez, Diana Pamela Moya Osorio, Edgar Eduardo Benitez Olivo, Hirley Alves, Martha Cecilia Paredes Paredes, Luis Urquiza Aguiar, \"On the statistics of the ratio of nonconstrained arbitrary            \u03b1            \u2010            \u03bc            random variables: A general framework and applications\", <i>Transactions on Emerging Telecommunications Technologies</i>, 2019.","links":{"crossRefLink":"https://doi.org/10.1002/ett.3832"},"title":"On the statistics of the ratio of nonconstrained arbitrary            \u03b1            \u2010            \u03bc            random variables: A general framework and applications"},{"order":"23","displayText":"Hugerles S. Silva, Marcelo S. Alencar, Wamberto J.L. Queiroz, Danilo B.T. Almeida, Francisco Madeiro, \"Bit Error Probability of M-QAM Under \u03b7-\u03bc or \u03ba-\u03bc Fading and Impulsive Noise Gated by a Signal Characterized by a Markov Process or Poisson Process\", <i>Digital Signal Processing</i>, pp. 102699, 2020.","links":{"crossRefLink":"https://doi.org/10.1016/j.dsp.2020.102699"},"title":"Bit Error Probability of M-QAM Under \u03b7-\u03bc or \u03ba-\u03bc Fading and Impulsive Noise Gated by a Signal Characterized by a Markov Process or Poisson Process"},{"order":"24","displayText":"J. T. Ferreira, A. Bekker, F. Marques, M. Laidlaw, \"An Enriched \u03b1\u2009\u2212\u2009\u03bc Model as Fading Candidate\", <i>Mathematical Problems in Engineering</i>, vol. 2020, pp. 1, 2020.","links":{"crossRefLink":"https://doi.org/10.1155/2020/5879413"},"title":"An Enriched \u03b1\u2009\u2212\u2009\u03bc Model as Fading Candidate"},{"order":"25","displayText":"A. A. Eyadeh, M. N. Al-Ta'ani, \"Performance Study of Wireless Systems with Switch and Stay Combining Diversity over \u03b1-\u03b7-\u03bc Fading Channels\", <i>Engineering, Technology & Applied Science Research</i>, vol. 9, pp. 5047, 2019.","links":{"crossRefLink":"https://doi.org/10.48084/etasr.3100"},"title":"Performance Study of Wireless Systems with Switch and Stay Combining Diversity over \u03b1-\u03b7-\u03bc Fading Channels"},{"order":"26","displayText":"Rajkishur Mudoi, \"ASER of SISO System with Rectangular QAM Scheme over \u03b1-\u03bc Fading Channels\", <i>International Journal of Electronics Letters</i>, 2020.","links":{"crossRefLink":"https://doi.org/10.1080/21681724.2020.1870718"},"title":"ASER of SISO System with Rectangular QAM Scheme over \u03b1-\u03bc Fading Channels"},{"order":"27","displayText":"Idika E. Okorie, Johnson Ohakwe, Bright O. Osu, Chris U. Onyemachi, \"\u03b1-Power transformed transformed power function distribution with applications\", <i>Heliyon</i>, pp. e08047, 2021.","links":{"crossRefLink":"https://doi.org/10.1016/j.heliyon.2021.e08047"},"title":"\u03b1-Power transformed transformed power function distribution with applications"}]},"formulaStrippedArticleTitle":"Moment generating function of the generalized \u03b1 - \u03bc distribution with applications","nonIeeeCitationCount":"27","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT1.004783S","lastupdate":"2021-10-05","title":"Moment generating function of the generalized \u03b1 - \u03bc distribution with applications","contentType":"periodicals","ieeeCitationCount":"53","publicationNumber":"4234"},{"_id":5090423,"paperCitations":{"ieee":[{"order":"1","displayText":"Manal El Tanab, Walaa Hamouda, \"Resource Allocation for Underlay Cognitive Radio Networks: A Survey\", <i>Communications Surveys & Tutorials IEEE</i>, vol. 19, no. 2, pp. 1249-1276, 2017.","links":{"documentLink":"/document/7748564","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7748564","pdfSize":"2789KB"},"title":"Resource Allocation for Underlay Cognitive Radio Networks: A Survey"},{"order":"2","displayText":"Mehdi Monemi, Mehdi Rasti, Ekram Hossain, \"Characterizing feasible interference region for underlay cognitive radio networks\", <i>Communications (ICC) 2015 IEEE International Conference on</i>, pp. 7603-7608, 2015.","links":{"documentLink":"/document/7249542","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7249542","pdfSize":"629KB"},"title":"Characterizing feasible interference region for underlay cognitive radio networks"},{"order":"3","displayText":"Mehdi Rasti, Monowar Hasan, Long Bao Le, Ekram Hossain, \"Distributed Uplink Power Control for Multi-Cell Cognitive Radio Networks\", <i>Communications IEEE Transactions on</i>, vol. 63, no. 3, pp. 628-642, 2015.","links":{"documentLink":"/document/7029065","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7029065","pdfSize":"2149KB"},"title":"Distributed Uplink Power Control for Multi-Cell Cognitive Radio Networks"},{"order":"4","displayText":"Mehdi Monemi, Mehdi Rasti, Ekram Hossain, \"On Joint Power and Admission Control in Underlay Cellular Cognitive Radio Networks\", <i>Wireless Communications IEEE Transactions on</i>, vol. 14, no. 1, pp. 265-278, 2015.","links":{"documentLink":"/document/6860251","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6860251","pdfSize":"1142KB"},"title":"On Joint Power and Admission Control in Underlay Cellular Cognitive Radio Networks"},{"order":"5","displayText":"Mehdi Monemi, Mehdi Rasti, Ekram Hossain, \"Low-Complexity SINR Feasibility Checking and Joint Power and Admission Control in Prioritized Multitier Cellular Networks\", <i>Wireless Communications IEEE Transactions on</i>, vol. 15, no. 3, pp. 2421-2434, 2016.","links":{"documentLink":"/document/7337463","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7337463","pdfSize":"1378KB"},"title":"Low-Complexity SINR Feasibility Checking and Joint Power and Admission Control in Prioritized Multitier Cellular Networks"},{"order":"6","displayText":"Wei-Sheng Lai, Tsung-Hui Chang, Ta-Sung Lee, \"Joint Power and Admission Control for Spectral and Energy Efficiency Maximization in Heterogeneous OFDMA Networks\", <i>Wireless Communications IEEE Transactions on</i>, vol. 15, no. 5, pp. 3531-3547, 2016.","links":{"documentLink":"/document/7394197","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7394197","pdfSize":"897KB"},"title":"Joint Power and Admission Control for Spectral and Energy Efficiency Maximization in Heterogeneous OFDMA Networks"},{"order":"7","displayText":"Mehdi Monemi, Mehdi Rasti, Ekram Hossain, \"On Characterization of Feasible Interference Regions in Cognitive Radio Networks\", <i>Communications IEEE Transactions on</i>, vol. 64, no. 2, pp. 511-524, 2016.","links":{"documentLink":"/document/7370801","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7370801","pdfSize":"1483KB"},"title":"On Characterization of Feasible Interference Regions in Cognitive Radio Networks"},{"order":"8","displayText":"Ines Aissa, Mounir Frikha, Sami Tabbane, \"A three steps admission control method for cognitive radio based on UWB control transmission\", <i>Communication Software and Networks (ICCSN) 2011 IEEE 3rd International Conference on</i>, pp. 107-111, 2011.","links":{"documentLink":"/document/6014014","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6014014","pdfSize":"1308KB"},"title":"A three steps admission control method for cognitive radio based on UWB control transmission"}],"nonIeee":[{"order":"1","displayText":"Feng Zhao, Hailin Xiao, \"Transmit power allocation algorithm in cognitive radio MISO system based QPSK constellation\", <i>IEEJ Transactions on Electrical and Electronic Engineering</i>, vol. 9, pp. 258, 2014.","links":{"crossRefLink":"https://doi.org/10.1002/tee.21964"},"title":"Transmit power allocation algorithm in cognitive radio MISO system based QPSK constellation"},{"order":"2","displayText":"Hai-Lin Xiao, Shan Ouyang, \"Power Control and Allocation for MIMO Broadcast Channels in Cognitive Radio Networks\", <i>Wireless Personal Communications</i>, vol. 71, pp. 71, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/s11277-012-0796-y"},"title":"Power Control and Allocation for MIMO Broadcast Channels in Cognitive Radio Networks"},{"order":"3","displayText":"Fahime Khoramnejad, Mehdi Rasti, Hossein Pedram, Mehdi Monemi, \"Efficient Joint Power and Admission Control in Underlay Cognitive Networks Using Benders\u2019 Decomposition Method\", <i>Computer Communications</i>, 2018.","links":{"crossRefLink":"https://doi.org/10.1016/j.comcom.2018.07.018"},"title":"Efficient Joint Power and Admission Control in Underlay Cognitive Networks Using Benders\u2019 Decomposition Method"},{"order":"4","displayText":"Amir Allahyari, Ali Jamshidi, Mostafa Derakhtian, \"Joint Power and Admission Control Based on Hybrid Users in Cognitive Radio Network\", <i>Signal Processing</i>, 2018.","links":{"crossRefLink":"https://doi.org/10.1016/j.sigpro.2018.09.011"},"title":"Joint Power and Admission Control Based on Hybrid Users in Cognitive Radio Network"},{"order":"5","displayText":"Amir Allahyari, Mostafa Derakhtian, Ali Jamshidi, \"Efficient Power and Admission Control in Multi-Cell Cognitive Radio Networks Employing Hybrid Users\", <i>Signal Processing</i>, pp. 107935, 2020.","links":{"crossRefLink":"https://doi.org/10.1016/j.sigpro.2020.107935"},"title":"Efficient Power and Admission Control in Multi-Cell Cognitive Radio Networks Employing Hybrid Users"},{"order":"6","displayText":"Ayman A. El-Saleh, Tareq M. Shami, Rosdiadee Nordin, Mohamad Y. Alias, Ibraheem Shayea, \"Multi-Objective Optimization of Joint Power and Admission Control in Cognitive Radio Networks Using Enhanced Swarm Intelligence\", <i>Electronics</i>, vol. 10, pp. 189, 2021.","links":{"crossRefLink":"https://doi.org/10.3390/electronics10020189"},"title":"Multi-Objective Optimization of Joint Power and Admission Control in Cognitive Radio Networks Using Enhanced Swarm Intelligence"}]},"formulaStrippedArticleTitle":"Low-complexity centralized joint power and admission control in cognitive radio networks","nonIeeeCitationCount":"6","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.094726S","lastupdate":"2021-10-02","title":"Low-complexity centralized joint power and admission control in cognitive radio networks","contentType":"periodicals","ieeeCitationCount":"8","publicationNumber":"4234"},{"_id":5090428,"paperCitations":{"ieee":[{"order":"1","displayText":"Hossein Falsafain, Sayyed Rasoul Mousavi, \"Stopping Set Elimination by Parity-Check Matrix Extension via Integer Linear Programming\", <i>Communications IEEE Transactions on</i>, vol. 63, no. 5, pp. 1533-1540, 2015.","links":{"documentLink":"/document/7073646","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7073646","pdfSize":"974KB"},"title":"Stopping Set Elimination by Parity-Check Matrix Extension via Integer Linear Programming"},{"order":"2","displayText":"Kuntal Deka, A. Rajesh, P. K. Bora, \"Additional check node to improve the performance of LDPC codes in the error floor region\", <i>Communications (NCC) 2012 National Conference on</i>, pp. 1-5, 2012.","links":{"documentLink":"/document/6176774","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6176774","pdfSize":"159KB"},"title":"Additional check node to improve the performance of LDPC codes in the error floor region"},{"order":"3","displayText":"Ungku Azmi Iskandar Ungku Chulan, Mardina Abdullah, Nor Fadzilah Abdullah, \"Toward the Prediction of Irreducible Error Floor in Space Time Trellis Code\", <i>Communications Letters IEEE</i>, vol. 21, no. 4, pp. 734-736, 2017.","links":{"documentLink":"/document/7811264","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7811264","pdfSize":"589KB"},"title":"Toward the Prediction of Irreducible Error Floor in Space Time Trellis Code"},{"order":"4","displayText":"Saejoon Kim, Jun Heo, Hyuncheol Park, \"Improved Stopping Set Elimination by Parity-Check Matrix Extension of LDPC Codes\", <i>Communications Letters IEEE</i>, vol. 15, no. 5, pp. 557-559, 2011.","links":{"documentLink":"/document/5741762","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5741762","pdfSize":"197KB"},"title":"Improved Stopping Set Elimination by Parity-Check Matrix Extension of LDPC Codes"},{"order":"5","displayText":"Jesus Martinez-Mateo, David Elkouss, Vicente Martin, \"Improved Construction of Irregular Progressive Edge-Growth Tanner Graphs\", <i>Communications Letters IEEE</i>, vol. 14, no. 12, pp. 1155-1157, 2010.","links":{"documentLink":"/document/5606185","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5606185","pdfSize":"195KB"},"title":"Improved Construction of Irregular Progressive Edge-Growth Tanner Graphs"},{"order":"6","displayText":"Dongming Yuan, Lu Li, Yuanan Liu, \"Lowering the error floors of low-density parity-check codes with additional check nodes\", <i>Information Theory Workshop (ITW) 2017 IEEE</i>, pp. 146-150, 2017.","links":{"documentLink":"/document/8277936","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8277936","pdfSize":"553KB"},"title":"Lowering the error floors of low-density parity-check codes with additional check nodes"},{"order":"7","displayText":"Tsung-Hsin Yeh, Wen-Yao Chen, Chung-Chin Lu, \"A construction of LDPC codes with low error floors\", <i>Advanced Technologies for Communications (ATC) 2013 International Conference on</i>, pp. 266-270, 2013.","links":{"documentLink":"/document/6698119","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6698119","pdfSize":"149KB"},"title":"A construction of LDPC codes with low error floors"},{"order":"8","displayText":"Reza Asvadi, Amir H. Banihashemi, Mahmoud Ahmadian-Attari, \"Lowering the Error Floor of LDPC Codes Using Cyclic Liftings\", <i>Information Theory IEEE Transactions on</i>, vol. 57, no. 4, pp. 2213-2224, 2011.","links":{"documentLink":"/document/5730557","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5730557","pdfSize":"1848KB"},"title":"Lowering the Error Floor of LDPC Codes Using Cyclic Liftings"},{"order":"9","displayText":"Bashirreza Karimi, Amir H. Banihashemi, \"Construction of Irregular Protograph-Based QC-LDPC Codes With Low Error Floor\", <i>Communications IEEE Transactions on</i>, vol. 69, no. 1, pp. 3-18, 2021.","links":{"documentLink":"/document/9211414","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9211414","pdfSize":"1643KB"},"title":"Construction of Irregular Protograph-Based QC-LDPC Codes With Low Error Floor"}],"nonIeee":[{"order":"1","displayText":"Xiaopeng JIAO, Jianjun MU, Fan FANG, Rong SUN, \"Lowering Error Floors of Irregular LDPC Codes by Combining Construction and Decoding\", <i>IEICE Transactions on Communications</i>, vol. E95-B, pp. 271, 2012.","links":{"crossRefLink":"https://doi.org/10.1587/transcom.E95.B.271"},"title":"Lowering Error Floors of Irregular LDPC Codes by Combining Construction and Decoding"},{"order":"2","displayText":"Jianjun MU, Xiaopeng JIAO, Jianguang LIU, Rong SUN, \"Parity-Check Matrix Extension to Lower the Error Floors of Irregular LDPC Codes\", <i>IEICE Transactions on Communications</i>, vol. E94-B, pp. 1725, 2011.","links":{"crossRefLink":"https://doi.org/10.1587/transcom.E94.B.1725"},"title":"Parity-Check Matrix Extension to Lower the Error Floors of Irregular LDPC Codes"}]},"formulaStrippedArticleTitle":"Eliminating small stopping sets in irregular low-density parity-check codes","nonIeeeCitationCount":"2","contentTypeDisplay":"Journals","patentCitationCount":"0","mlTime":"PT0.346868S","lastupdate":"2021-09-18","title":"Eliminating small stopping sets in irregular low-density parity-check codes","contentType":"periodicals","ieeeCitationCount":"9","publicationNumber":"4234"},{"_id":5090437,"paperCitations":{"ieee":[{"order":"1","displayText":"J. Santiago-Paz, D. Torres-Rom\u00e1n, P. Velarde-Alvarado, \"Detecting anomalies in network traffic using Entropy and Mahalanobis distance\", <i>Electrical Communications and Computers (CONIELECOMP) 2012 22nd International Conference on</i>, pp. 86-91, 2012.","links":{"documentLink":"/document/6189887","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6189887","pdfSize":"2679KB"},"title":"Detecting anomalies in network traffic using Entropy and Mahalanobis distance"},{"order":"2","displayText":"A. Ramamoorthi, T. Subbulakshmi, S. Mercy Shalinie, \"Real time detection and classification of DDoS attacks using enhanced SVM with string kernels\", <i>Recent Trends in Information Technology (ICRTIT) 2011 International Conference on</i>, pp. 91-96, 2011.","links":{"documentLink":"/document/5972281","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5972281","pdfSize":"304KB"},"title":"Real time detection and classification of DDoS attacks using enhanced SVM with string kernels"},{"order":"3","displayText":"S Dhivya, D Dhakchianandan, A Gowtham, P Kola Sujatha, A Kannan, \"Memory efficacious pattern matching intrusion detection system\", <i>Recent Trends in Information Technology (ICRTIT) 2013 International Conference on</i>, pp. 652-656, 2013.","links":{"documentLink":"/document/6844277","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6844277","pdfSize":"342KB"},"title":"Memory efficacious pattern matching intrusion detection system"},{"order":"4","displayText":"T. Subbulakshmi, K. BalaKrishnan, S. Mercy Shalinie, D. AnandKumar, V. GanapathiSubramanian, K. Kannathal, \"Detection of DDoS attacks using Enhanced Support Vector Machines with real time generated dataset\", <i>Advanced Computing (ICoAC) 2011 Third International Conference on</i>, pp. 17-22, 2011.","links":{"documentLink":"/document/6165212","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6165212","pdfSize":"156KB"},"title":"Detection of DDoS attacks using Enhanced Support Vector Machines with real time generated dataset"},{"order":"5","displayText":"Vishal Sharma, RAVINDER KUMAR, Wen-Huang Cheng, Mohammed Atiquzzaman, Kathiravan Srinivasan, Albert Y. Zomaya, \"NHAD: Neuro-Fuzzy Based Horizontal Anomaly Detection in Online Social Networks\", <i>Knowledge and Data Engineering IEEE Transactions on</i>, vol. 30, no. 11, pp. 2171-2184, 2018.","links":{"documentLink":"/document/8322278","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8322278","pdfSize":"1541KB"},"title":"NHAD: Neuro-Fuzzy Based Horizontal Anomaly Detection in Online Social Networks"},{"order":"6","displayText":"Mengkun Wu, He Huang, Yu-E Sun, Yang Du, Shigang Chen, Guoju Gao, \"ActiveKeeper: An Accurate and Efficient Algorithm for Finding Top-k Elephant Flows\", <i>Communications Letters IEEE</i>, vol. 25, no. 8, pp. 2545-2549, 2021.","links":{"documentLink":"/document/9424583","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9424583","pdfSize":"540KB"},"title":"ActiveKeeper: An Accurate and Efficient Algorithm for Finding Top-k Elephant Flows"}],"nonIeee":[{"order":"1","displayText":"Pablo Velarde-Alvarado, Alberto F. Mart\u00ednez-Herrera, Adalberto Iriarte-Solis, \"Using Entropy Spaces and Mixtures of Gaussian Distributions to Characterize Traffic Anomalies\", <i>Procedia Technology</i>, vol. 3, pp. 97, 2012.","links":{"crossRefLink":"https://doi.org/10.1016/j.protcy.2012.03.011"},"title":"Using Entropy Spaces and Mixtures of Gaussian Distributions to Characterize Traffic Anomalies"},{"order":"2","displayText":"P. Velarde-Alvarado, A. Martinez-Herrera, C. Vargas-Rosales, D. Torres-Roman, <i>Privacy, Intrusion Detection and Response</i>, pp. 94, 2012.","links":{"crossRefLink":"https://doi.org/10.4018/978-1-60960-836-1.ch004"},"title":""},{"order":"3","displayText":"Rafael Zempoaltecatl-Piedras, Pablo Velarde-Alvarado, Deni Torres-Roman, \"Entropy and Flow-based Approach for Anomalous Traffic Filtering\", <i>Procedia Technology</i>, vol. 7, pp. 360, 2013.","links":{"crossRefLink":"https://doi.org/10.1016/j.protcy.2013.04.045"},"title":"Entropy and Flow-based Approach for Anomalous Traffic Filtering"}]},"formulaStrippedArticleTitle":"Detecting anomalies in network traffic using the method of remaining elements","nonIeeeCitationCount":"3","contentTypeDisplay":"Journals","patentCitationCount":"3","mlTime":"PT0.10026S","lastupdate":"2021-10-05","title":"Detecting anomalies in network traffic using the method of remaining elements","contentType":"periodicals","ieeeCitationCount":"6","publicationNumber":"4234"},{"_id":5090529,"paperCitations":{"ieee":[{"order":"1","displayText":"Meenu Rani, S. B. Dhok, R. B. Deshmukh, \"A Systematic Review of Compressive Sensing: Concepts Implementations and Applications\", <i>Access IEEE</i>, vol. 6, pp. 4875-4894, 2018.","links":{"documentLink":"/document/8260873","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8260873","pdfSize":"12468KB"},"title":"A Systematic Review of Compressive Sensing: Concepts, Implementations and Applications"},{"order":"2","displayText":"Tingshan Huang, Nagarajan Kandasamy, Harish Sethu, \"Anomaly detection in computer systems using compressed measurements\", <i>Software Reliability Engineering (ISSRE) 2015 IEEE 26th International Symposium on</i>, pp. 1-11, 2015.","links":{"documentLink":"/document/7381794","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7381794","pdfSize":"371KB"},"title":"Anomaly detection in computer systems using compressed measurements"},{"order":"3","displayText":"Binwu Li, Yonggui Li, Yonggang Zhu, \"Compressive frequency estimation for frequency hopping signal\", <i>TENCON 2013 - 2013 IEEE Region 10 Conference (31194)</i>, pp. 1-4, 2013.","links":{"documentLink":"/document/6718897","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6718897","pdfSize":"491KB"},"title":"Compressive frequency estimation for frequency hopping signal"},{"order":"4","displayText":"Tingshan Huang, Nagarajan Kandasamy, Harish Sethu, Matthew C. Stamm, \"An Efficient Strategy for Online Performance Monitoring of Datacenters via Adaptive Sampling\", <i>Cloud Computing IEEE Transactions on</i>, vol. 7, no. 1, pp. 155-169, 2019.","links":{"documentLink":"/document/7553435","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7553435","pdfSize":"1531KB"},"title":"An Efficient Strategy for Online Performance Monitoring of Datacenters via Adaptive Sampling"}],"nonIeee":[{"order":"1","displayText":"Thomas Markovich, Samuel M. Blau, John Parkhill, Christoph Kreisbeck, Jacob N. Sanders, Xavier Andrade, Al\u00e1n Aspuru-Guzik, \"Accelerating the computation of bath spectral densities with super-resolution\", <i>Theoretical Chemistry Accounts</i>, vol. 135, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/s00214-016-1954-1"},"title":"Accelerating the computation of bath spectral densities with super-resolution"}]},"formulaStrippedArticleTitle":"On the Applicability of Compressive Sampling in Fine Grained Processor Performance Monitoring","nonIeeeCitationCount":"1","contentTypeDisplay":"Conferences","patentCitationCount":"3","mlTime":"PT0.091252S","lastupdate":"2021-11-20","title":"On the Applicability of Compressive Sampling in Fine Grained Processor Performance Monitoring","contentType":"conferences","ieeeCitationCount":"4","publicationNumber":"5090495"},{"_id":5090574,"paperCitations":{"ieee":[{"order":"1","displayText":"Yu Cai, Erich F. Haratsch, Onur Mutlu, Ken Mai, \"Error patterns in MLC NAND flash memory: Measurement characterization and analysis\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 521-526, 2012.","links":{"documentLink":"/document/6176524","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6176524","pdfSize":"425KB"},"title":"Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis"},{"order":"2","displayText":"Yoshiaki Deguchi, Tsukasa Tokutomi, Ken Takeuchi, \"System-level error correction by read-disturb error model of 1Xnm TLC NAND Flash memory for read-intensive enterprise solid-state drives (SSDs)\", <i>Reliability Physics Symposium (IRPS) 2016 IEEE International</i>, pp. MY-6-1-MY-6-4, 2016.","links":{"documentLink":"/document/7574622","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7574622","pdfSize":"355KB"},"title":"System-level error correction by read-disturb error model of 1Xnm TLC NAND Flash memory for read-intensive enterprise solid-state drives (SSDs)"},{"order":"3","displayText":"Cristian Zambelli, Piero Olivo, Luca Crippa, Alessia Marelli, Rino Micheloni, \"Uniform and concentrated read disturb effects in mid-1X TLC NAND flash memories for enterprise solid state drives\", <i>Reliability Physics Symposium (IRPS)2017 IEEE International</i>, pp. PM-5.1-PM-5.4, 2017.","links":{"documentLink":"/document/7936387","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7936387","pdfSize":"650KB"},"title":"Uniform and concentrated read disturb effects in mid-1X TLC NAND flash memories for enterprise solid state drives"},{"order":"4","displayText":"Lorenzo Zuolo, Cristian Zambelli, Rino Micheloni, Piero Olivo, \"Solid-State Drives: Memory Driven Design Methodologies for Optimal Performance\", <i>Proceedings of the IEEE</i>, vol. 105, no. 9, pp. 1589-1608, 2017.","links":{"documentLink":"/document/8007178","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8007178","pdfSize":"3393KB"},"title":"Solid-State Drives: Memory Driven Design Methodologies for Optimal Performance"},{"order":"5","displayText":"Byeong-In Choe, Jung-Kyu Lee, Byung-Gook Park, Jong-Ho Lee, \"Suppression of Read Disturb Fail Caused by Boosting Hot Carrier Injection Effect for 3-D Stack NAND Flash Memories\", <i>Electron Device Letters IEEE</i>, vol. 35, no. 1, pp. 42-44, 2014.","links":{"documentLink":"/document/6675824","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6675824","pdfSize":"763KB"},"title":"Suppression of Read Disturb Fail Caused by Boosting Hot Carrier Injection Effect for 3-D Stack NAND Flash Memories"},{"order":"6","displayText":"Yu Zhang, Lei Jin, Dandan Jiang, Xingqi Zou, Hongtao Liu, Zongliang Huo, \"A Novel Read Scheme for Read Disturbance Suppression in 3D NAND Flash Memory\", <i>Electron Device Letters IEEE</i>, vol. 38, no. 12, pp. 1669-1672, 2017.","links":{"documentLink":"/document/8078221","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8078221","pdfSize":"744KB"},"title":"A Novel Read Scheme for Read Disturbance Suppression in 3D NAND Flash Memory"},{"order":"7","displayText":"Wen-Jer Tsai, J. S. Huang, Ping-Hung Tsai, S. G. Yan, Cheng-Hsien Cheng, C. C. Cheng, Yin-Jen Chen, Chih-Hsiung Lee, Tzung-Ting Han, Tao-Cheng Lu, Kuang-Chao Chen, Chih-Yuan Lu, \"A Novel Low-Voltage Low-Power Programming Method for NAND Flash Cell by Utilizing Self-Boosting Channel Potential for Carrier Heating\", <i>Electron Devices IEEE Transactions on</i>, vol. 58, no. 6, pp. 1620-1627, 2011.","links":{"documentLink":"/document/5740325","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5740325","pdfSize":"1568KB"},"title":"A Novel Low-Voltage Low-Power Programming Method for NAND Flash Cell by Utilizing Self-Boosting Channel Potential for Carrier Heating"},{"order":"8","displayText":"Yoshiaki Deguchi, Shun Suzuki, Ken Takeuchi, \"Write and Read Frequency-Based Word-Line Batch  $V_{mathrm{TH}}$  Modulation for 2-D and 3-D-TLC NAND Flash Memories\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 53, no. 10, pp. 2917-2926, 2018.","links":{"documentLink":"/document/8424515","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8424515","pdfSize":"4337KB"},"title":"Write and Read Frequency-Based Word-Line Batch  $V_{\\mathrm{TH}}$  Modulation for 2-D and 3-D-TLC NAND Flash Memories"},{"order":"9","displayText":"Dae woong Kwon, Do-Bin Kim, Junil Lee, Sihyun Kim, Ryoongbin Lee, Jong-Ho Lee, Byung-Gook Park, \"Analysis on New Read Disturbance Induced by Hot Carrier Injections in 3-D Channel-Stacked NAND Flash Memory\", <i>Electron Devices IEEE Transactions on</i>, vol. 66, no. 8, pp. 3326-3330, 2019.","links":{"documentLink":"/document/8738845","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8738845","pdfSize":"1576KB"},"title":"Analysis on New Read Disturbance Induced by Hot Carrier Injections in 3-D Channel-Stacked NAND Flash Memory"},{"order":"10","displayText":"Yachen Kong, Meng Zhang, Xuepeng Zhan, Rui Cao, Jiezhi Chen, \"Retention Correlated Read Disturb Errors in 3-D Charge Trap NAND Flash Memory: Observations Analysis and Solutions\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 39, no. 11, pp. 4042-4051, 2020.","links":{"documentLink":"/document/9201496","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9201496","pdfSize":"2536KB"},"title":"Retention Correlated Read Disturb Errors in 3-D Charge Trap NAND Flash Memory: Observations, Analysis, and Solutions"}],"nonIeee":[{"order":"1","displayText":"Yusuke YAMAGA, Chihiro MATSUI, Yukiya SAKAKI, Ken TAKEUCHI, \"Reliability Analysis of Scaled NAND Flash Memory Based SSDs with Real Workload Characteristics by Using Real Usage-Based Precise Reliability Test\", <i>IEICE Transactions on Electronics</i>, vol. E101.C, pp. 243, 2018.","links":{"crossRefLink":"https://doi.org/10.1587/transele.E101.C.243"},"title":"Reliability Analysis of Scaled NAND Flash Memory Based SSDs with Real Workload Characteristics by Using Real Usage-Based Precise Reliability Test"},{"order":"2","displayText":"Yoshiaki Deguchi, Atsuro Kobayashi, Ken Takeuchi, \"Write/erase stress relaxation effect on data-retention and read-disturb errors in triple-level cell NAND flash memory with round-robin wear-leveling\", <i>Japanese Journal of Applied Physics</i>, vol. 56, pp. 04CE01, 2017.","links":{"crossRefLink":"https://doi.org/10.7567/JJAP.56.04CE01"},"title":"Write/erase stress relaxation effect on data-retention and read-disturb errors in triple-level cell NAND flash memory with round-robin wear-leveling"},{"order":"3","displayText":"C. Zambelli, P. Olivo, <i>Inside Solid State Drives (SSDs)</i>, vol. 37, pp. 205, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/978-981-13-0599-3_8"},"title":""},{"order":"4","displayText":"Kirk Prall, Nirmal Ramaswamy, Akira Goda, <i>Charge-Trapping Non-Volatile Memories</i>, pp. 37, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-15290-5_2"},"title":""},{"order":"5","displayText":"Sangmin Ahn, Hyungcheol Shin, \"Optimizing read disturb phenomenon with new read scheme by partial-boosting channel in 3-D NAND Flash memories\", <i>IEICE Electronics Express</i>, 2021.","links":{"crossRefLink":"https://doi.org/10.1587/elex.18.20210299"},"title":"Optimizing read disturb phenomenon with new read scheme by partial-boosting channel in 3-D NAND Flash memories"}]},"formulaStrippedArticleTitle":"A New Read-Disturb Failure Mechanism Caused by Boosting Hot-Carrier Injection Effect in MLC NAND Flash Memory","nonIeeeCitationCount":"5","contentTypeDisplay":"Conferences","patentCitationCount":"9","mlTime":"PT0.167217S","lastupdate":"2021-09-18","title":"A New Read-Disturb Failure Mechanism Caused by Boosting Hot-Carrier Injection Effect in MLC NAND Flash Memory","contentType":"conferences","ieeeCitationCount":"10","publicationNumber":"5090563"},{"_id":5090576,"paperCitations":{"ieee":[{"order":"1","displayText":"Sung-Min Joe, Min-Kyu Jeong, Bong-Su Jo, Kyoung-Rok Han, Sung-Kye Park, Jong-Ho Lee, \"The Effect of Adjacent Bit-Line Cell Interference on Random Telegraph Noise in nand Flash Memory Cell Strings\", <i>Electron Devices IEEE Transactions on</i>, vol. 59, no. 12, pp. 3568-3573, 2012.","links":{"documentLink":"/document/6329941","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6329941","pdfSize":"1504KB"},"title":"The Effect of Adjacent Bit-Line Cell Interference on Random Telegraph Noise in nand Flash Memory Cell Strings"}],"nonIeee":[{"order":"1","displayText":"Yong Jun Kim, Jun Geun Kang, Byungin Lee, Gyu-Seog Cho, Sung-Kye Park, Woo Young Choi, \"Effects of abnormal cell-to-cell interference on p-type floating gate and control gate NAND flash memory\", <i>Japanese Journal of Applied Physics</i>, vol. 53, pp. 04ED12, 2014.","links":{"crossRefLink":"https://doi.org/10.7567/JJAP.53.04ED12"},"title":"Effects of abnormal cell-to-cell interference on p-type floating gate and control gate NAND flash memory"},{"order":"2","displayText":"ChihYuan Lu, HangTing Lue, YiChou Chen, \"State-of-the-art flash memory devices and post-flash emerging memories\", <i>Science China Information Sciences</i>, vol. 54, pp. 1039, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/s11432-011-4221-z"},"title":"State-of-the-art flash memory devices and post-flash emerging memories"},{"order":"3","displayText":"Jong-Ho Lee, Sang-Goo Jung, \"NAND flash memory technology utilizing fringing electric field\", <i>Microelectronics Reliability</i>, vol. 52, pp. 662, 2012.","links":{"crossRefLink":"https://doi.org/10.1016/j.microrel.2011.09.029"},"title":"NAND flash memory technology utilizing fringing electric field"}]},"formulaStrippedArticleTitle":"A Study of Stored Charge Interference and Fringing Field Effects in Sub-30nm Charge-Trapping NAND Flash","nonIeeeCitationCount":"3","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.048515S","lastupdate":"2021-10-02","title":"A Study of Stored Charge Interference and Fringing Field Effects in Sub-30nm Charge-Trapping NAND Flash","contentType":"conferences","ieeeCitationCount":"1","publicationNumber":"5090563"},{"_id":5090577,"paperCitations":{"ieee":[{"order":"1","displayText":"Yangyin Chen, \"ReRAM: History Status and Future\", <i>Electron Devices IEEE Transactions on</i>, vol. 67, no. 4, pp. 1420-1433, 2020.","links":{"documentLink":"/document/8961211","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8961211","pdfSize":"4266KB"},"title":"ReRAM: History, Status, and Future"}],"nonIeee":[{"order":"1","displayText":"Pierre-Emmanuel Gaillardon, Ian O\u2019Connor, Fabien Clermidy, <i>Disruptive Logic Architectures and Technologies</i>, pp. 47, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4614-3058-2_3"},"title":""},{"order":"2","displayText":"Yuting Zhang, Swapnadeep Poddar, He Huang, Leilei Gu, Qianpeng Zhang, Yu Zhou, Shuai Yan, Sifan Zhang, Zhitang Song, Baoling Huang, Guozhen Shen, Zhiyong Fan, \"Three-dimensional perovskite nanowire array\u2013based ultrafast resistive RAM with ultralong data retention\", <i>Science Advances</i>, vol. 7, 2021.","links":{"crossRefLink":"https://doi.org/10.1126/sciadv.abg3788"},"title":"Three-dimensional perovskite nanowire array\u2013based ultrafast resistive RAM with ultralong data retention"}]},"formulaStrippedArticleTitle":"A Systematic Investigation of TiN/CuxO/Cu RRAM with Long Retention and Excellent Thermal Stability","nonIeeeCitationCount":"2","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.023018S","lastupdate":"2021-10-02","title":"A Systematic Investigation of TiN/CuxO/Cu RRAM with Long Retention and Excellent Thermal Stability","contentType":"conferences","ieeeCitationCount":"1","publicationNumber":"5090563"},{"_id":5090578,"paperCitations":{"ieee":[{"order":"1","displayText":"Dirk Wellekens, Pieter Blomme, Maarten Rosmeulen, Tom Schram, Antonio Cacciato, Ingrid Debusschere, Steven Van Aerde, Jan Van Houdt, \"An Ultra-Thin Hybrid Floating Gate Concept for Sub-20nm NAND Flash Technologies\", <i>Memory Workshop (IMW) 2011 3rd IEEE International</i>, pp. 1-4, 2011.","links":{"documentLink":"/document/5873198","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5873198","pdfSize":"394KB"},"title":"An Ultra-Thin Hybrid Floating Gate Concept for Sub-20nm NAND Flash Technologies"},{"order":"2","displayText":"L. Breuil, J. Lisoni, P. Blomme, G. Van den bosch, J. Van Houdt, \"A novel multilayer Inter-Gate Dielectric enabling up to 18V Program / Erase window for planar NAND flash\", <i>Memory Workshop (IMW) 2013 5th IEEE International</i>, pp. 68-71, 2013.","links":{"documentLink":"/document/6582100","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6582100","pdfSize":"604KB"},"title":"A novel multilayer Inter-Gate Dielectric enabling up to 18V Program / Erase window for planar NAND flash"},{"order":"3","displayText":"L. Sambuco Salomone, J. Lipovetzky, S.H. Carbonetto, M.A. Garcia-Inza, E.G. Redin, F. Campabadal, A. Faig\u00f3n, \"Pulsed capacitance-voltage measurements on Al2O3-based MOS capacitors\", <i>Micro-Nanoelectronics Technology and Applications (EAMTA) 2014 Argentine Conference on</i>, pp. 54-58, 2014.","links":{"documentLink":"/document/6906079","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6906079","pdfSize":"779KB"},"title":"Pulsed capacitance-voltage measurements on Al2O3-based MOS capacitors"},{"order":"4","displayText":"L. Sambuco Salomone, O. Beldarrain, F. Campabadal, A. Faig\u00f3n, \"Quantized bands model for the determination of the dielectric constant of high-\u03ba layers\", <i>Micro-Nanoelectronics Technology and Applications (EAMTA) 2015 Argentine School of</i>, pp. 43-46, 2015.","links":{"documentLink":"/document/7237377","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7237377","pdfSize":"556KB"},"title":"Quantized bands model for the determination of the dielectric constant of high-\u03ba layers"},{"order":"5","displayText":"L. Sambuco Salomone, F. Campabadal, M. I. Fern\u00e1ndez, J. Lipovetzky, S. H. Carbonetto, M. A. Garc\u00eda Inza, E. G. Redin, A. Faig\u00f3n, \"Radiation effects in Al2O3-based MOS capacitors\", <i>Micro-Nanoelectronics Technology and Applications (EAMTA) 2012 Argentine School of</i>, pp. 96-100, 2012.","links":{"documentLink":"/document/6297325","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6297325","pdfSize":"701KB"},"title":"Radiation effects in Al2O3-based MOS capacitors"}]},"formulaStrippedArticleTitle":"ALD-Al2O3 as an Inter-Poly Dielectric for a Product Demonstrator in a Proven eFlash Technology","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.102315S","lastupdate":"2021-10-02","title":"ALD-Al2O3 as an Inter-Poly Dielectric for a Product Demonstrator in a Proven eFlash Technology","contentType":"conferences","ieeeCitationCount":"5","publicationNumber":"5090563"},{"_id":5090580,"formulaStrippedArticleTitle":"Approaching the Information Theoretical Bound of Multi-Level NAND Flash Memory Storage Efficiency","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.021585S","lastupdate":"2021-09-18","title":"Approaching the Information Theoretical Bound of Multi-Level NAND Flash Memory Storage Efficiency","contentType":"conferences","ieeeCitationCount":"0","publicationNumber":"5090563"},{"_id":5090581,"paperCitations":{"ieee":[{"order":"1","displayText":"A. Subirats, A. Arreghini, L. Breuil, R. Degraeve, G. Van den bosch, D. Linten, A. Furnemont, \"Impact of discrete trapping in high pressure deuterium annealed and doped poly-Si channel 3D NAND macaroni\", <i>Reliability Physics Symposium (IRPS)2017 IEEE International</i>, pp. 5A-2.1-5A-2.6, 2017.","links":{"documentLink":"/document/7936319","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7936319","pdfSize":"410KB"},"title":"Impact of discrete trapping in high pressure deuterium annealed and doped poly-Si channel 3D NAND macaroni"},{"order":"2","displayText":"Rino Micheloni, Seiichi Aritome, Luca Crippa, \"Array Architectures for 3-D NAND Flash Memories\", <i>Proceedings of the IEEE</i>, vol. 105, no. 9, pp. 1634-1649, 2017.","links":{"documentLink":"/document/7932448","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7932448","pdfSize":"3231KB"},"title":"Array Architectures for 3-D NAND Flash Memories"},{"order":"3","displayText":"Jang-Gn Yun, Se Hwan Park, Byung-Gook Park, \"LAyer Selection by ERase (LASER) With an Etch-Through-Spacer Technique in a Bit-Line Stacked 3-D nand Flash Memory Array\", <i>Electron Devices IEEE Transactions on</i>, vol. 58, no. 7, pp. 1892-1897, 2011.","links":{"documentLink":"/document/5767550","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5767550","pdfSize":"1074KB"},"title":"LAyer Selection by ERase (LASER) With an Etch-Through-Spacer Technique in a Bit-Line Stacked 3-D nand Flash Memory Array"},{"order":"4","displayText":"Quan Nguyen-Gia, Myounggon Kang, Jongwook Jeon, Hyungcheol Shin, \"Characteristic Length of Macaroni Channel MOSFET\", <i>Electron Device Letters IEEE</i>, vol. 40, no. 11, pp. 1720-1723, 2019.","links":{"documentLink":"/document/8845996","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8845996","pdfSize":"1382KB"},"title":"Characteristic Length of Macaroni Channel MOSFET"},{"order":"5","displayText":"Kyul Ko, Jang Kyu Lee, Hyungcheol Shin, \"Variability-Aware Machine Learning Strategy for 3-D NAND Flash Memories\", <i>Electron Devices IEEE Transactions on</i>, vol. 67, no. 4, pp. 1575-1580, 2020.","links":{"documentLink":"/document/9013031","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9013031","pdfSize":"2249KB"},"title":"Variability-Aware Machine Learning Strategy for 3-D NAND Flash Memories"},{"order":"6","displayText":"Xinshuai Shen, Zhiliang Xia, Tao Yang, Lei Liu, Jinwen Dong, Wenxi Zhou, Chunlong Li, Zongliang Huo, \"Hydrogen Source and Diffusion Path for Poly-Si Channel Passivation in Xtacking 3D NAND Flash Memory\", <i>Electron Devices Society IEEE Journal of the</i>, vol. 8, pp. 1021-1024, 2020.","links":{"documentLink":"/document/9197603","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9197603","pdfSize":"730KB"},"title":"Hydrogen Source and Diffusion Path for Poly-Si Channel Passivation in Xtacking 3D NAND Flash Memory"},{"order":"7","displayText":"Hyungjun Jo, Hyungcheol Shin, \"New Read Schemes to Reduce Read Disturbance Due to HCI in Full Boosting Channel 3-D NAND Flash Memories\", <i>Silicon Nanoelectronics Workshop (SNW) 2021</i>, pp. 1-2, 2021.","links":{"documentLink":"/document/9499985","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9499985","pdfSize":"887KB"},"title":"New Read Schemes to Reduce Read Disturbance Due to HCI in Full Boosting Channel 3-D NAND Flash Memories"},{"order":"8","displayText":"Quan Nguyen-Gia, Hyungcheol Shin, \"A Potential Model of Triple Macaroni Channel MOSFETs in Subthreshold Region\", <i>Electron Devices IEEE Transactions on</i>, vol. 68, no. 9, pp. 4195-4200, 2021.","links":{"documentLink":"/document/9484394","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9484394","pdfSize":"2348KB"},"title":"A Potential Model of Triple Macaroni Channel MOSFETs in Subthreshold Region"}],"nonIeee":[{"order":"1","displayText":"Luca Crippa, Rino Micheloni, <i>3D Flash Memories</i>, pp. 85, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-94-017-7512-0_4"},"title":""},{"order":"2","displayText":"Bo Wang, Bin Gao, Huaqiang Wu, He Qian, \"New structure with SiO 2 -gate-dielectric select gates in vertical-channel three-dimensional (3D) NAND flash memory\", <i>Microelectronics Reliability</i>, vol. 78, pp. 80, 2017.","links":{"crossRefLink":"https://doi.org/10.1016/j.microrel.2017.08.001"},"title":"New structure with SiO 2 -gate-dielectric select gates in vertical-channel three-dimensional (3D) NAND flash memory"},{"order":"3","displayText":"Ko-Hui Lee, Horng-Chih Lin, Tiao-Yuan Huang, \"Novel gate-all-around polycrystalline silicon nanowire memory device with HfAlO charge-trapping layer\", <i>Japanese Journal of Applied Physics</i>, vol. 53, pp. 014001, 2014.","links":{"crossRefLink":"https://doi.org/10.7567/JJAP.53.014001"},"title":"Novel gate-all-around polycrystalline silicon nanowire memory device with HfAlO charge-trapping layer"},{"order":"4","displayText":" MojtabaJoodaki, \"Uprising Nano memories: Latest advances in monolithic three dimensional (3D) integrated flash memories\", <i>Microelectronic Engineering</i>, 2016.","links":{"crossRefLink":"https://doi.org/10.1016/j.mee.2016.07.009"},"title":"Uprising Nano memories: Latest advances in monolithic three dimensional (3D) integrated flash memories"},{"order":"5","displayText":"Rino Micheloni, Seiichi Aritome, Luca Crippa, <i>Inside Solid State Drives (SSDs)</i>, vol. 37, pp. 105, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/978-981-13-0599-3_5"},"title":""},{"order":"6","displayText":"Mojtaba Joodaki, <i>Selected Advances in Nanoelectronic Devices</i>, vol. 175, pp. 29, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-31350-9_3"},"title":""},{"order":"7","displayText":"Jang-Gn Yun, Seongjae Cho, Byung-Gook Park, \"Stacked-nanowire device with virtual source/drain (SD-VSD) for 3D NAND flash memory application\", <i>Solid-State Electronics</i>, vol. 64, pp. 42, 2011.","links":{"crossRefLink":"https://doi.org/10.1016/j.sse.2011.07.003"},"title":"Stacked-nanowire device with virtual source/drain (SD-VSD) for 3D NAND flash memory application"},{"order":"8","displayText":"Se Hwan PARK, Yoon KIM, Wandong KIM, Joo Yun SEO, Hyungjin KIM, Byung-Gook PARK, \"Novel Three Dimensional (3D) NAND Flash Memory Array Having Tied Bit-line and Ground Select Transistor (TiGer)\", <i>IEICE Transactions on Electronics</i>, vol. E95.C, pp. 837, 2012.","links":{"crossRefLink":"https://doi.org/10.1587/transele.E95.C.837"},"title":"Novel Three Dimensional (3D) NAND Flash Memory Array Having Tied Bit-line and Ground Select Transistor (TiGer)"}]},"formulaStrippedArticleTitle":"BiCS Flash as a Future 3D Non-Volatile Memory Technology for Ultra High Density Storage Devices","nonIeeeCitationCount":"8","contentTypeDisplay":"Conferences","patentCitationCount":"9","mlTime":"PT0.332181S","lastupdate":"2021-10-02","title":"BiCS Flash as a Future 3D Non-Volatile Memory Technology for Ultra High Density Storage Devices","contentType":"conferences","ieeeCitationCount":"8","publicationNumber":"5090563"},{"_id":5090583,"formulaStrippedArticleTitle":"Bottom Nitridation Engineering of Multi-Nitridation ONO Interpoly Dielectric for Highly Reliable and High Performance NAND Flash Memory","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.0221S","lastupdate":"2021-10-02","title":"Bottom Nitridation Engineering of Multi-Nitridation ONO Interpoly Dielectric for Highly Reliable and High Performance NAND Flash Memory","contentType":"conferences","ieeeCitationCount":"0","publicationNumber":"5090563"},{"_id":5090585,"formulaStrippedArticleTitle":"Comparative Assessment of GST and GeTe Materials for Application to Embedded Phase-Change Memory Devices","paperCitations":{"ieee":[{"order":"1","displayText":"Quentin Hubert, Carine Jahan, Alain Toffoli, Vincent Delaye, Dominique Lafond, Helen Grampeix, Barbara de Salvo, \"Detailed Analysis of the Role of Thin-${rm HfO}_{2}$ Interfacial Layer in ${rm Ge}_{2}{rm Sb}_{2}{rm Te}_{5}$-Based PCM\", <i>Electron Devices IEEE Transactions on</i>, vol. 60, no. 7, pp. 2268-2275, 2013.","links":{"documentLink":"/document/6529125","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6529125","pdfSize":"2699KB"},"title":"Detailed Analysis of the Role of Thin-${\\rm HfO}_{2}$ Interfacial Layer in ${\\rm Ge}_{2}{\\rm Sb}_{2}{\\rm Te}_{5}$-Based PCM"},{"order":"2","displayText":"E. K. Chua, C. C. Yeap, M. H. Li, K. G. Lim, L. T. Law, W. J. Wang, E. G. Yeo, F. Ernult, \"ZrO2 doped GeTe for aerospace applications\", <i>Non-Volatile Memory Technology Symposium (NVMTS) 2014 14th Annual</i>, pp. 1-4, 2014.","links":{"documentLink":"/document/7060842","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7060842","pdfSize":"1088KB"},"title":"ZrO2 doped GeTe for aerospace applications"},{"order":"3","displayText":"Yuchan Wang, Xiaogang Chen, Yan Cheng, Xilin Zhou, Shilong Lv, Yifeng Chen, Yueqing Wang, Mi Zhou, Houpeng Chen, Yiyun Zhang, Zhitang Song, Gaoming Feng, \"RESET Distribution Improvement of Phase Change Memory: The Impact of Pre-Programming\", <i>Electron Device Letters IEEE</i>, vol. 35, no. 5, pp. 536-538, 2014.","links":{"documentLink":"/document/6767089","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6767089","pdfSize":"1124KB"},"title":"RESET Distribution Improvement of Phase Change Memory: The Impact of Pre-Programming"},{"order":"4","displayText":"Wally Czubatyj, Stephen J. Hudgens, Charles Dennison, Carl Schell, Tyler Lowrey, \"Nanocomposite Phase-Change Memory Alloys for Very High Temperature Data Retention\", <i>Electron Device Letters IEEE</i>, vol. 31, no. 8, pp. 869-871, 2010.","links":{"documentLink":"/document/5498858","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5498858","pdfSize":"453KB"},"title":"Nanocomposite Phase-Change Memory Alloys for Very High Temperature Data Retention"},{"order":"5","displayText":"Luca Perniola, Veronique Sousa, Andrea Fantini, Edrisse Arbaoui, Audrey Bastard, Marilyn Armand, Alain Fargeix, Carine Jahan, Jean-Fran\u00e7ois Nodin, Alain Persico, Denis Blachier, Alain Toffoli, Sebastien Loubriat, Emanuel Gourvest, Giovanni Betti Beneventi, Helene Feldis, Sylvain Maitrejean, Sandrine Lhostis, Anne Roule, Olga Cueto, Gilles Reimbold, Ludovic Poupinet, Thierry Billon, Barbara De Salvo, Daniel Bensahel, Pascale Mazoyer, Roberto Annunziata, Paola Zuliani, Fabien Boulanger, \"Electrical Behavior of Phase-Change Memory Cells Based on GeTe\", <i>Electron Device Letters IEEE</i>, vol. 31, no. 5, pp. 488-490, 2010.","links":{"documentLink":"/document/5443508","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5443508","pdfSize":"499KB"},"title":"Electrical Behavior of Phase-Change Memory Cells Based on GeTe"},{"order":"6","displayText":"Cristian Zambelli, Gabriele Navarro, V\u00e9ronique Sousa, Ioan Lucian Prejbeanu, Luca Perniola, \"Phase Change and Magnetic Memories for Solid-State Drive Applications\", <i>Proceedings of the IEEE</i>, vol. 105, no. 9, pp. 1790-1811, 2017.","links":{"documentLink":"/document/7971925","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7971925","pdfSize":"2632KB"},"title":"Phase Change and Magnetic Memories for Solid-State Drive Applications"},{"order":"7","displayText":"Q. Hubert, C. Jahan, A. Toffoli, G. Navarro, S. Chandrashekar, P. Noe, D. Blachier, V. Sousa, L. Perniola, J.-F. Nodin, A. Persico, R. Kies, S. Maitrejean, A. Roule, E. Henaff, M. Tessaire, P. Zuliani, R. Annunziata, G. Pananakakis, G. Reimbold, B. De Salvo, \"Lowering the Reset Current and Power Consumption of Phase-Change Memories with Carbon-Doped Ge2Sb2Te5\", <i>Memory Workshop (IMW) 2012 4th IEEE International</i>, pp. 1-4, 2012.","links":{"documentLink":"/document/6213683","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6213683","pdfSize":"937KB"},"title":"Lowering the Reset Current and Power Consumption of Phase-Change Memories with Carbon-Doped Ge2Sb2Te5"},{"order":"8","displayText":"S. Maitrejean, S. Lhostis, S. Haukka, C. Jahan, E. Gourvest, R. Matero, T. Blomberg, A. Toffoli, A. Persico, C. Jayet, M. Veillerot, J.P. Barnes, F. Pierre, F. Fillot, L. Perniola, V. Sousa, H. Sprey, F. Boulanger, B. de Salvo, T. Billon, \"Demonstration of Phase Change Memories devices using Ge2Sb2Te5 films deposited by Atomic Layer Deposition\", <i>Interconnect Technology Conference and 2011 Materials for Advanced Metallization (IITC/MAM) 2011 IEEE International</i>, pp. 1-3, 2011.","links":{"documentLink":"/document/5940298","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5940298","pdfSize":"2164KB"},"title":"Demonstration of Phase Change Memories devices using Ge2Sb2Te5 films deposited by Atomic Layer Deposition"},{"order":"9","displayText":"A. Fantini, V. Sousa, L. Perniola, E. Gourvest, JC Bastien, S. Maitrejean, S. Braga, N. Pashkov, A. Bastard, B. Hyot, A. Roule, A. Persico, H. Feldis, C. Jahan, JF Nodin, D. Blachier, A. Toffoli, G. Reimbold, F. Fillot, F. Pierre, R. Annunziata, D. Benshael, P. Mazoyer, C. Vall\u00e9e, T. Billon, J. Hazart, B. De Salvo, F. Boulanger, \"N-doped GeTe as performance booster for embedded Phase-Change Memories\", <i>Electron Devices Meeting (IEDM) 2010 IEEE International</i>, pp. 29.1.1-29.1.4, 2010.","links":{"documentLink":"/document/5703441","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5703441","pdfSize":"871KB"},"title":"N-doped GeTe as performance booster for embedded Phase-Change Memories"},{"order":"10","displayText":"Q. Hubert, C. Jahan, A. Toffoli, G. Navarro, S. Chandrashekar, P. No\u00e9, V. Sousa, L. Perniola, J.-F. Nodin, A. Persico, S. Maitrejean, A. Roule, E. Henaff, M. Tessaire, P. Zuliani, R. Annunziata, G. Reimbold, G. Pananakakis, B. De Salvo, \"Carbon-doped Ge2Sb2Te5 phase-change memory devices featuring reduced RESET current and power consumption\", <i>Solid-State Device Research Conference (ESSDERC) 2012 Proceedings of the European</i>, pp. 286-289, 2012.","links":{"documentLink":"/document/6343389","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6343389","pdfSize":"913KB"},"title":"Carbon-doped Ge2Sb2Te5 phase-change memory devices featuring reduced RESET current and power consumption"},{"order":"11","displayText":"Jie Liu, \"Microscopic Origin of Electron Transport Properties and Ultrascalability of Amorphous Phase Change Material Germanium Telluride\", <i>Electron Devices IEEE Transactions on</i>, vol. 64, no. 5, pp. 2207-2215, 2017.","links":{"documentLink":"/document/7888977","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7888977","pdfSize":"2972KB"},"title":"Microscopic Origin of Electron Transport Properties and Ultrascalability of Amorphous Phase Change Material Germanium Telluride"},{"order":"12","displayText":"E. K. Chua, M. H. Li, K. G. Lim, C. C. Yeap, L. T. Law, W. J. Wang, E. G. Yeo, F. Ernult, \"Material and device performance of TiO2 doped GeTe for ruggedized memory applications\", <i>Electron Devices and Solid-State Circuits (EDSSC) 2015 IEEE International Conference on</i>, pp. 162-165, 2015.","links":{"documentLink":"/document/7285075","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7285075","pdfSize":"536KB"},"title":"Material and device performance of TiO2 doped GeTe for ruggedized memory applications"},{"order":"13","displayText":"Guokun Ma, Yuli He, Chunlei Liu, Hao Wang, Yi-Ting Tseng, Ting-Chang Chang, \"Realization of Storage and Synaptic Simulation Behaviors Based on Different Forming Modes\", <i>Electron Device Letters IEEE</i>, vol. 40, no. 8, pp. 1257-1260, 2019.","links":{"documentLink":"/document/8736754","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8736754","pdfSize":"1442KB"},"title":"Realization of Storage and Synaptic Simulation Behaviors Based on Different Forming Modes"},{"order":"14","displayText":"James Best, Gianluca Piazza, \"High Work Density Gete Mechanical Phase Change Actuator\", <i>Micro Electro Mechanical Systems (MEMS) 2019 IEEE 32nd International Conference on</i>, pp. 962-965, 2019.","links":{"documentLink":"/document/8870739","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8870739","pdfSize":"2715KB"},"title":"High Work Density Gete Mechanical Phase Change Actuator"}],"nonIeee":[{"order":"1","displayText":"M Aoukar, P D Szkutnik, D Jourde, B Pelissier, P Michallon, P No\u00e9, C Vall\u00e9e, \"Control of carbon content in amorphous GeTe films deposited by plasma enhanced chemical vapor deposition (PE-MOCVD) for phase-change random access memory applications\", <i>Journal of Physics D: Applied Physics</i>, vol. 48, pp. 265203, 2015.","links":{"crossRefLink":"https://doi.org/10.1088/0022-3727/48/26/265203"},"title":"Control of carbon content in amorphous GeTe films deposited by plasma enhanced chemical vapor deposition (PE-MOCVD) for phase-change random access memory applications"},{"order":"2","displayText":"Y Saito, Y Sutou, J Koike, \"Effects of Si addition on the crystallization behaviour of GeTe phase change materials\", <i>Journal of Physics D: Applied Physics</i>, vol. 45, pp. 405302, 2012.","links":{"crossRefLink":"https://doi.org/10.1088/0022-3727/45/40/405302"},"title":"Effects of Si addition on the crystallization behaviour of GeTe phase change materials"},{"order":"3","displayText":"Manan Suri, Olivier Bichler, Damien Querlioz, Boubacar Traor\u00e9, Olga Cueto, Luca Perniola, Veronique Sousa, Dominique Vuillaume, Christian Gamrat, Barbara DeSalvo, \"Physical aspects of low power synapses based on phase change memory devices\", <i>Journal of Applied Physics</i>, vol. 112, pp. 054904, 2012.","links":{"crossRefLink":"https://doi.org/10.1063/1.4749411"},"title":"Physical aspects of low power synapses based on phase change memory devices"},{"order":"4","displayText":"Jin Hwan Jeong, Jun Hyuk Park, Yeong Min Lee, Uk Hwang, Hyung Keun Kim, Deok Sin Kil, Doo Jin Choi, \"Study of Ge\u2013Sb\u2013Te and Ge\u2013Te cocktail sources to improve an efficiency of multi-line CVD for phase change memory\", <i>Materials Science in Semiconductor Processing</i>, vol. 40, pp. 50, 2015.","links":{"crossRefLink":"https://doi.org/10.1016/j.mssp.2015.06.027"},"title":"Study of Ge\u2013Sb\u2013Te and Ge\u2013Te cocktail sources to improve an efficiency of multi-line CVD for phase change memory"},{"order":"5","displayText":"Pierre-Emmanuel Gaillardon, Ian O\u2019Connor, Fabien Clermidy, <i>Disruptive Logic Architectures and Technologies</i>, pp. 47, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4614-3058-2_3"},"title":""},{"order":"6","displayText":"G. Betti Beneventi, L. Perniola, V. Sousa, E. Gourvest, S. Maitrejean, J.C. Bastien, A. Bastard, B. Hyot, A. Fargeix, C. Jahan, J.F. Nodin, A. Persico, A. Fantini, D. Blachier, A. Toffoli, S. Loubriat, A. Roule, S. Lhostis, H. Feldis, G. Reimbold, T. Billon, B. De Salvo, L. Larcher, P. Pavan, D. Bensahel, P. Mazoyer, R. Annunziata, P. Zuliani, F. Boulanger, \"Carbon-doped GeTe: A promising material for Phase-Change Memories\", <i>Solid-State Electronics</i>, vol. 65-66, pp. 197, 2011.","links":{"crossRefLink":"https://doi.org/10.1016/j.sse.2011.06.029"},"title":"Carbon-doped GeTe: A promising material for Phase-Change Memories"},{"order":"7","displayText":"S. Raoux, T.J. Ibm, <i>Advances in Non-Volatile Memory and Storage Technology</i>, pp. 161, 2014.","links":{"crossRefLink":"https://doi.org/10.1533/9780857098092.2.161"},"title":""},{"order":"8","displayText":"Damien T\u00e9r\u00e9b\u00e9nec, Niccolo Castellani, Nicolas Bernier, Vitomir Sever, Philippe Kowalczyk, Mathieu Bernard, Marie-Claire Cyrille, Nguyet-Phuong Tran, Fran\u00e7oise Hippert, Pierre No\u00e9, \"Improvement of Phase\u2010Change Memory Performance by Means of GeTe/Sb            2            Te            3            Superlattices\", <i>physica status solidi (RRL) \u2013 Rapid Research Letters</i>, pp. 2000538, 2021.","links":{"crossRefLink":"https://doi.org/10.1002/pssr.202000538"},"title":"Improvement of Phase\u2010Change Memory Performance by Means of GeTe/Sb            2            Te            3            Superlattices"}]},"nonIeeeCitationCount":"8","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.478517S","lastupdate":"2021-10-02","title":"Comparative Assessment of GST and GeTe Materials for Application to Embedded Phase-Change Memory Devices","contentType":"conferences","ieeeCitationCount":"14","publicationNumber":"5090563"},{"_id":5090586,"formulaStrippedArticleTitle":"Current Compliance-Free Resistive Switching in Nonstoichiometric CeOx Films for Nonvolatile Memory Application","paperCitations":{"ieee":[{"order":"1","displayText":"L.F. Liu, Y. Hou, D. Yu, B. Chen, B. Gao, Y. Tian, D.D. Han, Y. Wang, J.F. Kang, X. Zhang, \"Multilevel set/reset switching characteristics in Al/CeOx/Pt RRAM devices\", <i>Electron Devices and Solid State Circuit (EDSSC) 2012 IEEE International Conference on</i>, pp. 1-3, 2012.","links":{"documentLink":"/document/6482850","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6482850","pdfSize":"251KB"},"title":"Multilevel set/reset switching characteristics in Al/CeOx/Pt RRAM devices"},{"order":"2","displayText":"H.-S. Philip Wong, Heng-Yuan Lee, Shimeng Yu, Yu-Sheng Chen, Yi Wu, Pang-Shiu Chen, Byoungil Lee, Frederick T. Chen, Ming-Jinn Tsai, \"Metal\u2013Oxide RRAM\", <i>Proceedings of the IEEE</i>, vol. 100, no. 6, pp. 1951-1970, 2012.","links":{"documentLink":"/document/6193402","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6193402","pdfSize":"2832KB"},"title":"Metal\u2013Oxide RRAM"},{"order":"3","displayText":"B. Chen, B. Gao, S. W. Sheng, L. F. Liu, X. Y. Liu, Y. S. Chen, Y. Wang, R. Q. Han, B. Yu, J. F. Kang, \"A Novel Operation Scheme for Oxide-Based Resistive-Switching Memory Devices to Achieve Controlled Switching Behaviors\", <i>Electron Device Letters IEEE</i>, vol. 32, no. 3, pp. 282-284, 2011.","links":{"documentLink":"/document/5706341","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5706341","pdfSize":"438KB"},"title":"A Novel Operation Scheme for Oxide-Based Resistive-Switching Memory Devices to Achieve Controlled Switching Behaviors"},{"order":"4","displayText":"C. H. Cheng, Albert Chin, F. S. Yeh, \"Ultralow Switching Energy Ni/$hbox{GeO}_{x}$ /HfON/TaN RRAM\", <i>Electron Device Letters IEEE</i>, vol. 32, no. 3, pp. 366-368, 2011.","links":{"documentLink":"/document/5680574","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5680574","pdfSize":"289KB"},"title":"Ultralow Switching Energy Ni/$\\hbox{GeO}_{x}$ /HfON/TaN RRAM"},{"order":"5","displayText":"Bin Gao, Bing Sun, Haowei Zhang, Lifeng Liu, Xiaoyan Liu, Ruqi Han, Jinfeng Kang, Bin Yu, \"Unified Physical Model of Bipolar Oxide-Based Resistive Switching Memory\", <i>Electron Device Letters IEEE</i>, vol. 30, no. 12, pp. 1326-1328, 2009.","links":{"documentLink":"/document/5291772","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5291772","pdfSize":"281KB"},"title":"Unified Physical Model of Bipolar Oxide-Based Resistive Switching Memory"},{"order":"6","displayText":"Yangyin Chen, \"ReRAM: History Status and Future\", <i>Electron Devices IEEE Transactions on</i>, vol. 67, no. 4, pp. 1420-1433, 2020.","links":{"documentLink":"/document/8961211","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8961211","pdfSize":"4266KB"},"title":"ReRAM: History, Status, and Future"}],"nonIeee":[{"order":"1","displayText":"Moinuddin K. Qureshi, Sudhanva Gurumurthi, Bipin Rajendran, \"Phase Change Memory: From Devices to Systems\", <i>Synthesis Lectures on Computer Architecture</i>, vol. 6, pp. 1, 2011.","links":{"crossRefLink":"https://doi.org/10.2200/S00381ED1V01Y201109CAC018"},"title":"Phase Change Memory: From Devices to Systems"},{"order":"2","displayText":"Feng PAN, Chao CHEN, Zhi-shun WANG, Yu-chao YANG, Jing YANG, Fei ZENG, \"Nonvolatile resistive switching memories-characteristics mechanisms and challenges\", <i>Progress in Natural Science: Materials International</i>, vol. 20, pp. 1, 2010.","links":{"crossRefLink":"https://doi.org/10.1016/S1002-0071(12)60001-X"},"title":"Nonvolatile resistive switching memories-characteristics, mechanisms and challenges"},{"order":"3","displayText":"Rafael Schmitt, Jonathan Spring, Roman Korobko, Jennifer L.M. Rupp, \"Design of Oxygen Vacancy Configuration for Memristive Systems\", <i>ACS Nano</i>, vol. 11, pp. 8881, 2017.","links":{"crossRefLink":"https://doi.org/10.1021/acsnano.7b03116"},"title":"Design of Oxygen Vacancy Configuration for Memristive Systems"}]},"nonIeeeCitationCount":"3","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.123528S","lastupdate":"2021-10-05","title":"Current Compliance-Free Resistive Switching in Nonstoichiometric CeOx Films for Nonvolatile Memory Application","contentType":"conferences","ieeeCitationCount":"6","publicationNumber":"5090563"},{"_id":5090589,"paperCitations":{"ieee":[{"order":"1","displayText":"Yihan Chen, Kit Chu Kwong, Xinnan Lin, Zhitang Song, Mansun Chan, \"3-D Resistance Model for Phase-Change Memory Cell\", <i>Electron Devices IEEE Transactions on</i>, vol. 61, no. 12, pp. 4098-4104, 2014.","links":{"documentLink":"/document/6945360","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6945360","pdfSize":"2450KB"},"title":"3-D Resistance Model for Phase-Change Memory Cell"},{"order":"2","displayText":"Mattia Boniardi, Andrea Redaelli, Andrea Ghetti, Andrea L. Lacaita, \"Study of Cycling-Induced Parameter Variations in Phase Change Memory Cells\", <i>Electron Device Letters IEEE</i>, vol. 34, no. 7, pp. 882-884, 2013.","links":{"documentLink":"/document/6530619","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6530619","pdfSize":"334KB"},"title":"Study of Cycling-Induced Parameter Variations in Phase Change Memory Cells"},{"order":"3","displayText":"Yongjune Kim, Abhishek A. Sharma, Robert Mateescu, Seung-Hwan Song, Zvonimir Z. Bandic, James A. Bain, B. V. K. Vijaya Kumar, \"Locally Rewritable Codes for Resistive Memories\", <i>Selected Areas in Communications IEEE Journal on</i>, vol. 34, no. 9, pp. 2470-2485, 2016.","links":{"documentLink":"/document/7553558","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7553558","pdfSize":"1701KB"},"title":"Locally Rewritable Codes for Resistive Memories"},{"order":"4","displayText":"H.-S. Philip Wong, Simone Raoux, SangBum Kim, Jiale Liang, John P. Reifenberg, Bipin Rajendran, Mehdi Asheghi, Kenneth E. Goodson, \"Phase Change Memory\", <i>Proceedings of the IEEE</i>, vol. 98, no. 12, pp. 2201-2227, 2010.","links":{"documentLink":"/document/5609179","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5609179","pdfSize":"3987KB"},"title":"Phase Change Memory"},{"order":"5","displayText":"Pei-Ying Du, Jau-Yi Wu, Tzu-Hsuan Hsu, Ming-Hsiu Lee, Tien-Yen Wang, Huai-Yu Cheng, Erh-Kun Lai, Sheng-Chih Lai, Hsiang-Lan Lung, SangBum Kim, Matthew J. BrightSky, Yu Zhu, Surbhi Mittal, Roger Cheek, Simone Raoux, Eric A. Joseph, Alejandro Schrott, Jing Li, Chung Lam, \"The impact of melting during reset operation on the reliability of phase change memory\", <i>Reliability Physics Symposium (IRPS) 2012 IEEE International</i>, pp. 6C.2.1-6C.2.6, 2012.","links":{"documentLink":"/document/6241872","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6241872","pdfSize":"2434KB"},"title":"The impact of melting during reset operation on the reliability of phase change memory"},{"order":"6","displayText":"W.S. Khwa, J.Y. Wu, T.H. Su, M.H. Lee, H.P. Li, Y.Y. Chen, M. BrightSky, T.Y. Wang, T.H. Hsu, P.Y. Du, W.C. Chien, S. Kim, H.Y. Cheng, E.K. Lai, Y. Zhu, M.F. Chang, H.L. Lung, C. Lam, \"A Procedure to Reduce Cell Variation in Phase Change Memory for Improving Multi-Level-Cell Performances\", <i>Memory Workshop (IMW) 2015 IEEE International</i>, pp. 1-4, 2015.","links":{"documentLink":"/document/7150271","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7150271","pdfSize":"776KB"},"title":"A Procedure to Reduce Cell Variation in Phase Change Memory for Improving Multi-Level-Cell Performances"},{"order":"7","displayText":"W. Kim, M. BrightSky, T. Masuda, N. Sosa, S. Kim, R. Bruce, F. Carta, G. Fraczak, H. Y. Cheng, A. Ray, Y. Zhu, H. L. Lung, K. Suu, C. Lam, \"ALD-based confined PCM with a metallic liner toward unlimited endurance\", <i>Electron Devices Meeting (IEDM) 2016 IEEE International</i>, pp. 4.2.1-4.2.4, 2016.","links":{"documentLink":"/document/7838343","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7838343","pdfSize":"829KB"},"title":"ALD-based confined PCM with a metallic liner toward unlimited endurance"},{"order":"8","displayText":"W.S. Khwa, J.Y. Wu, T.H. Su, H.P. Li, M. BrightSky, T.Y. Wang, T.H. Hsu, P.Y. Du, S. Kim, W.C. Chien, H.Y. Cheng, R. Cheek, E.K. Lai, Y. Zhu, M.H. Lee, M. F. Chang, H.L. Lung, C. Lam, \"A novel inspection and annealing procedure to rejuvenate phase change memory from cycling-induced degradations for storage class memory applications\", <i>Electron Devices Meeting (IEDM) 2014 IEEE International</i>, pp. 29.8.1-29.8.4, 2014.","links":{"documentLink":"/document/7047138","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7047138","pdfSize":"1367KB"},"title":"A novel inspection and annealing procedure to rejuvenate phase change memory from cycling-induced degradations for storage class memory applications"},{"order":"9","displayText":"M.H. Lee, R. Cheek, C.F. Chen, Y. Zhu, J. Bruley, F.H. Baumann, Y.H. Shih, E.K. Lai, M. Breitwisch, A. Schrott, S. Raoux, E.A. Joseph, H.Y. Cheng, J.Y. Wu, H.L. Lung, C. Lam, \"The impact of hole-induced electromigration on the cycling endurance of phase change memory\", <i>Electron Devices Meeting (IEDM) 2010 IEEE International</i>, pp. 28.6.1-28.6.4, 2010.","links":{"documentLink":"/document/5703440","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5703440","pdfSize":"1219KB"},"title":"The impact of hole-induced electromigration on the cycling endurance of phase change memory"},{"order":"10","displayText":"Yongjune Kim, Abhishek A. Sharma, Robert Mateescu, Seung-Hwan Song, Zvonimir Z. Bandic, James A. Bain, B. V. K. Vijaya Kumar, \"Locally rewritable codes for resistive memories\", <i>Communications (ICC) 2016 IEEE International Conference on</i>, pp. 1-7, 2016.","links":{"documentLink":"/document/7510727","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7510727","pdfSize":"450KB"},"title":"Locally rewritable codes for resistive memories"},{"order":"11","displayText":"Eduard A. Cartier, Wanki Kim, Nanbo Gong, Tayfun Gokmen, Martin M. Frank, Douglas M. Bishop, Youngseok Kim, Seyoung Kim, Takashi Ando, Ernest Y. Wu, Praneet Adusumilli, John Rozen, Paul M. Solomon, Wilfried Haensch, Matthew J. BrightSky, Abu Sebastian, Geoffrey W. Burr, Vijay Narayanan, \"Reliability Challenges with Materials for Analog Computing\", <i>Reliability Physics Symposium (IRPS) 2019 IEEE International</i>, pp. 1-10, 2019.","links":{"documentLink":"/document/8720599","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8720599","pdfSize":"3369KB"},"title":"Reliability Challenges with Materials for Analog Computing"},{"order":"12","displayText":"Huifang Hu, Dayong Liu, Xuhui Chen, Deqi Dong, Xiaole Cui, Ming Liu, Xinnan Lin, Lining Zhang, Mansun Chan, \"A Compact Phase Change Memory Model With Dynamic State Variables\", <i>Electron Devices IEEE Transactions on</i>, vol. 67, no. 1, pp. 133-139, 2020.","links":{"documentLink":"/document/8935507","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8935507","pdfSize":"1523KB"},"title":"A Compact Phase Change Memory Model With Dynamic State Variables"},{"order":"13","displayText":"Yung-Huei Lee, P.J. Liao, Vincent Hou, Dawei Heh, Chih-Hung Nien, Wen-Hsien Kuo, Gary T. Chen, Shao-Ming Yu, Yu-Sheng Chen, Jau-Yi Wu, Xinyu Bao, Carlos H. Diaz, \"Composition Segregation of Ge-Rich GST and Its Effect on Reliability\", <i>Reliability Physics Symposium (IRPS) 2021 IEEE International</i>, pp. 1-6, 2021.","links":{"documentLink":"/document/9405168","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9405168","pdfSize":"1456KB"},"title":"Composition Segregation of Ge-Rich GST and Its Effect on Reliability"}],"nonIeee":[{"order":"1","displayText":"V\u00e9ronique Sousa, Gabriele Navarro, <i>Phase Change Memory</i>, pp. 181, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-69053-7_7"},"title":""},{"order":"2","displayText":"Qingyue Liu, Peter Varman, \"Ouroboros Wear Leveling for NVRAM Using Hierarchical Block Migration\", <i>ACM Transactions on Storage (TOS)</i>, vol. 13, pp. 1, 2017.","links":{"documentLink":"/document/8298915","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8298915"},"title":"Ouroboros Wear Leveling for NVRAM Using Hierarchical Block Migration"},{"order":"3","displayText":"Chiyui Ahn, Scott W. Fong, Yongsung Kim, Seunghyun Lee, Aditya Sood, Christopher M. Neumann, Mehdi Asheghi, Kenneth E. Goodson, Eric Pop, H.-S. Philip Wong, \"Energy-Efficient Phase-Change Memory with Graphene as a Thermal Barrier\", <i>Nano Letters</i>, vol. 15, pp. 6809, 2015.","links":{"crossRefLink":"https://doi.org/10.1021/acs.nanolett.5b02661"},"title":"Energy-Efficient Phase-Change Memory with Graphene as a Thermal Barrier"},{"order":"4","displayText":"Ashkan Behnam, Feng Xiong, Andrea Cappelli, Ning C. Wang, Enrique A. Carrion, Sungduk Hong, Yuan Dai, Austin S. Lyons, Edmond K. Chow, Enrico Piccinini, Carlo Jacoboni, Eric Pop, \"Nanoscale phase change memory with graphene ribbon electrodes\", <i>Applied Physics Letters</i>, vol. 107, pp. 123508, 2015.","links":{"crossRefLink":"https://doi.org/10.1063/1.4931491"},"title":"Nanoscale phase change memory with graphene ribbon electrodes"},{"order":"5","displayText":"J. H. Park, S. W. Kim, J. H. Kim, D. H. Ko, Z. Wu, D. Ahn, D. H. Ahn, J. M. Lee, S. B. Kang, S. Y. Choi, \"Enhancement of a cyclic endurance of phase change memory by application of a high-density C15(Ge21Sb36Te43) film\", <i>AIP Advances</i>, vol. 6, pp. 025013, 2016.","links":{"crossRefLink":"https://doi.org/10.1063/1.4942110"},"title":"Enhancement of a cyclic endurance of phase change memory by application of a high-density C15(Ge21Sb36Te43) film"},{"order":"6","displayText":"P.V. Ratnikov, A.P. Silin, \"Two-dimensional graphene electronics: current status and prospects\", <i>Uspekhi Fizicheskih Nauk</i>, vol. 188, pp. 1249, 2018.","links":{"crossRefLink":"https://doi.org/10.3367/UFNr.2017.11.038231"},"title":"Two-dimensional graphene electronics: current status and prospects"},{"order":"7","displayText":"Minho Choi, Heechae Choi, Jinho Ahn, Yong Tae Kim, \"Interface-Driven Phase Transition of Phase-Change Material\", <i>Crystal Growth & Design</i>, 2019.","links":{"crossRefLink":"https://doi.org/10.1021/acs.cgd.8b01690"},"title":"Interface-Driven Phase Transition of Phase-Change Material"},{"order":"8","displayText":"V\u00e9ronique Sousa, \"Chalcogenide materials and their application to Non-Volatile Memories\", <i>Microelectronic Engineering</i>, vol. 88, pp. 807, 2011.","links":{"crossRefLink":"https://doi.org/10.1016/j.mee.2010.06.042"},"title":"Chalcogenide materials and their application to Non-Volatile Memories"},{"order":"9","displayText":"S. Raoux, T.J. Ibm, <i>Advances in Non-Volatile Memory and Storage Technology</i>, pp. 161, 2014.","links":{"crossRefLink":"https://doi.org/10.1533/9780857098092.2.161"},"title":""},{"order":"10","displayText":"Huai-Yu Cheng, Fabio Carta, Wei-Chih Chien, Hsiang-Lan Lung, Matthew J BrightSky, \"3D cross-point phase-change memory for storage-class memory\", <i>Journal of Physics D: Applied Physics</i>, vol. 52, pp. 473002, 2019.","links":{"crossRefLink":"https://doi.org/10.1088/1361-6463/ab39a0"},"title":"3D cross-point phase-change memory for storage-class memory"},{"order":"11","displayText":"Dongfang Li, Weina Han, Yanping Yuan, Yan Zhao, Zhaochen Cheng, Jimin Chen, \"Tunable Optical Response Based on Au@GST Core\u2013Shell Hetero-nanostructures\", <i>ACS Applied Nano Materials</i>, 2021.","links":{"crossRefLink":"https://doi.org/10.1021/acsanm.1c01708"},"title":"Tunable Optical Response Based on Au@GST Core\u2013Shell Hetero-nanostructures"}]},"formulaStrippedArticleTitle":"Endurance Improvement of Ge2Sb2Te5-Based Phase Change Memory","nonIeeeCitationCount":"11","contentTypeDisplay":"Conferences","patentCitationCount":"4","mlTime":"PT0.305073S","lastupdate":"2021-10-02","title":"Endurance Improvement of Ge2Sb2Te5-Based Phase Change Memory","contentType":"conferences","ieeeCitationCount":"13","publicationNumber":"5090563"},{"_id":5090592,"formulaStrippedArticleTitle":"Fully Depleted Double-Gate 1T-DRAM Cell with NVM Function for High Performance and High Density Embedded DRAM","paperCitations":{"nonIeee":[{"order":"1","displayText":"Pascale Mazoyer, Sophie Puget, Germain Bossu, Pascal Masson, Philippe Lorenzini, Jean Michel Portal, \"Thin film embedded memory solutions\", <i>Current Applied Physics</i>, vol. 10, pp. e9, 2010.","links":{"crossRefLink":"https://doi.org/10.1016/j.cap.2009.12.003"},"title":"Thin film embedded memory solutions"}]},"nonIeeeCitationCount":"1","contentTypeDisplay":"Conferences","patentCitationCount":"2","mlTime":"PT0.038739S","lastupdate":"2021-10-02","title":"Fully Depleted Double-Gate 1T-DRAM Cell with NVM Function for High Performance and High Density Embedded DRAM","contentType":"conferences","ieeeCitationCount":"0","publicationNumber":"5090563"},{"_id":5090594,"paperCitations":{"ieee":[{"order":"1","displayText":"D. C. Gilmer, N. Goel, H. Park, C. Park, S. Verma, G. Bersuker, P. Lysaght, H.-H. Tseng, P. D. Kirsch, K. C. Saraswat, R. Jammy, \"Engineering the complete MANOS-type NVM stack for best in class retention performance\", <i>Electron Devices Meeting (IEDM) 2009 IEEE International</i>, pp. 1-4, 2009.","links":{"documentLink":"/document/5424331","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5424331","pdfSize":"1079KB"},"title":"Engineering the complete MANOS-type NVM stack for best in class retention performance"}],"nonIeee":[{"order":"1","displayText":"Chang Yong Kang, \"Barrier engineering in metal\u2013aluminum oxide\u2013nitride\u2013oxide\u2013silicon (MANOS) flash memory: Invited\", <i>Current Applied Physics</i>, vol. 10, pp. e27, 2010.","links":{"crossRefLink":"https://doi.org/10.1016/j.cap.2009.12.007"},"title":"Barrier engineering in metal\u2013aluminum oxide\u2013nitride\u2013oxide\u2013silicon (MANOS) flash memory: Invited"}]},"formulaStrippedArticleTitle":"High Work-Function Oxygen-Bearing Electrodes for Improved Performance in MANOS Charge-Trap NVM and MIM-DRAM Type Devices","nonIeeeCitationCount":"1","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.03825S","lastupdate":"2021-10-02","title":"High Work-Function Oxygen-Bearing Electrodes for Improved Performance in MANOS Charge-Trap NVM and MIM-DRAM Type Devices","contentType":"conferences","ieeeCitationCount":"1","publicationNumber":"5090563"},{"_id":5090596,"paperCitations":{"ieee":[{"order":"1","displayText":"ChangHyun Lee, Albert Fayrushin, Sunghoi Hur, Youngwoo Park, Jungdal Choi, Jeonghyuk Choi, Chilhee Chung, \"Physical Modeling and Analysis on Improved Endurance Behavior of P-Type Floating Gate NAND Flash Memory\", <i>Memory Workshop (IMW) 2012 4th IEEE International</i>, pp. 1-4, 2012.","links":{"documentLink":"/document/6213655","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6213655","pdfSize":"1318KB"},"title":"Physical Modeling and Analysis on Improved Endurance Behavior of P-Type Floating Gate NAND Flash Memory"},{"order":"2","displayText":"Shosuke Fujii, Ryota Fujitsuka, Katsuyuki Sekine, Haruka Kusai, Kiwamu Sakuma, Masato Koyama, \"Impact of program/erase stress induced hole current on data retention degradation for MONOS memories\", <i>Reliability Physics Symposium (IRPS) 2012 IEEE International</i>, pp. 2A.2.1-2A.2.5, 2012.","links":{"documentLink":"/document/6241772","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6241772","pdfSize":"395KB"},"title":"Impact of program/erase stress induced hole current on data retention degradation for MONOS memories"},{"order":"3","displayText":"Shosuke Fujii, Kiwamu Sakuma, \"MONOS specific interface state generation/recovery mechanisms and their impact on reliability properties\", <i>Reliability Physics Symposium (IRPS) 2013 IEEE International</i>, pp. 3B.5.1-3B.5.5, 2013.","links":{"documentLink":"/document/6531981","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6531981","pdfSize":"384KB"},"title":"MONOS specific interface state generation/recovery mechanisms and their impact on reliability properties"},{"order":"4","displayText":"G. Van den bosch, G. S. Kar, P. Blomme, A. Arreghini, A. Cacciato, L. Breuil, A. De Keersgieter, V. Paraschiv, C. Vrancken, B. Douhard, O. Richard, S. Van Aerde, I. Debusschere, J. Van Houdt, \"Highly Scaled Vertical Cylindrical SONOS Cell With Bilayer Polysilicon Channel for 3-D nand Flash Memory\", <i>Electron Device Letters IEEE</i>, vol. 32, no. 11, pp. 1501-1503, 2011.","links":{"documentLink":"/document/6024439","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6024439","pdfSize":"445KB"},"title":"Highly Scaled Vertical Cylindrical SONOS Cell With Bilayer Polysilicon Channel for 3-D nand Flash Memory"},{"order":"5","displayText":"X. D. Huang, Johnny K. O. Sin, P. T. Lai, \"Improved Charge-Trapping Characteristics of $ hbox{BaTiO}_{3}$ by Zr Doping for Nonvolatile Memory Applications\", <i>Electron Device Letters IEEE</i>, vol. 34, no. 4, pp. 499-501, 2013.","links":{"documentLink":"/document/6471738","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6471738","pdfSize":"689KB"},"title":"Improved Charge-Trapping Characteristics of $ \\hbox{BaTiO}_{3}$ by Zr Doping for Nonvolatile Memory Applications"},{"order":"6","displayText":"Xue Feng Zheng, Colin Robinson, Wei Dong Zhang, Jian Fu Zhang, Bogdan Govoreanu, Jan Van Houdt, \"Electron Trapping in HfAlO High-$kappa$ Stack for Flash Memory Applications: An Origin of $V_{rm th}$ Window Closure During Cycling Operations\", <i>Electron Devices IEEE Transactions on</i>, vol. 58, no. 5, pp. 1344-1351, 2011.","links":{"documentLink":"/document/5727942","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5727942","pdfSize":"429KB"},"title":"Electron Trapping in HfAlO High-$\\kappa$ Stack for Flash Memory Applications: An Origin of $V_{\\rm th}$ Window Closure During Cycling Operations"},{"order":"7","displayText":"A. Cacciato, A. Suhane, O. Richard, A. Arreghini, C. Adelmann, J. Swerts, A. Rothschild, G. Van Den Bosch, L. Breuil, H. Bender, M. Jurczak, I. Debusschere, J.A. Kittl, J. Van Houdt, \"Investigation of rare-earth aluminates as alternative trapping materials in Flash memories\", <i>Solid-State Device Research Conference (ESSDERC) 2010 Proceedings of the European</i>, pp. 436-439, 2010.","links":{"documentLink":"/document/5618186","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5618186","pdfSize":"734KB"},"title":"Investigation of rare-earth aluminates as alternative trapping materials in Flash memories"},{"order":"8","displayText":"Fengying Qiao, Antonio Arreghini, Pieter Blomme, Geert Van den bosch, Liyang Pan, Jun Xu, Jan Van Houdt, \"A proper approach to characterize retention-after-cycling in 3D-Flash devices\", <i>Microelectronic Test Structures (ICMTS) 2013 IEEE International Conference on</i>, pp. 187-191, 2013.","links":{"documentLink":"/document/6528169","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6528169","pdfSize":"857KB"},"title":"A proper approach to characterize retention-after-cycling in 3D-Flash devices"},{"order":"9","displayText":"A. Suhane, G. Van den bosch, A. Arreghini, L. Breuil, A. Cacciato, M. B. Zahid, I. Debusschere, K. De Meyer, J. Van Houdt, \"High Performance THANVaS Memories for MLC Charge Trap NAND Flash\", <i>Memory Workshop (IMW) 2011 3rd IEEE International</i>, pp. 1-4, 2011.","links":{"documentLink":"/document/5873210","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5873210","pdfSize":"897KB"},"title":"High Performance THANVaS Memories for MLC Charge Trap NAND Flash"},{"order":"10","displayText":"Zhiyuan Lun, Taihuan Wang, Lang Zeng, Kai Zhao, Xiaoyan Liu, Yi Wang, Jinfeng Kang, Gang Du, \"Simulation on endurance characteristic of charge trapping memory\", <i>Simulation of Semiconductor Processes and Devices (SISPAD) 2013 International Conference on</i>, pp. 292-295, 2013.","links":{"documentLink":"/document/6650632","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6650632","pdfSize":"1175KB"},"title":"Simulation on endurance characteristic of charge trapping memory"}],"nonIeee":[{"order":"1","displayText":"Dandan Jiang, Manhong Zhang, Zongliang Huo, Qin Wang, Jing Liu, Zhaoan Yu, Xiaonan Yang, Yong Wang, Bo Zhang, Junning Chen, Ming Liu, \"A study of cycling induced degradation mechanisms in Si nanocrystal memory devices\", <i>Nanotechnology</i>, vol. 22, pp. 254009, 2011.","links":{"crossRefLink":"https://doi.org/10.1088/0957-4484/22/25/254009"},"title":"A study of cycling induced degradation mechanisms in Si nanocrystal memory devices"},{"order":"2","displayText":"Nikolaos Nikolaou, Panagiotis Dimitrakis, Pascal Normand, Dimitrios Skarlatos, Konstantinos Giannakopoulos, Konstantina Mergia, Vassilios Ioannou-Sougleridis, Kaupo Kukli, Jaakko Niinist\u00f6, Kenichiro Mizohata, Mikko Ritala, Markku Leskel\u00e4, \"Inert ambient annealing effect on MANOS capacitor memory characteristics\", <i>Nanotechnology</i>, vol. 26, pp. 134004, 2015.","links":{"crossRefLink":"https://doi.org/10.1088/0957-4484/26/13/134004"},"title":"Inert ambient annealing effect on MANOS capacitor memory characteristics"},{"order":"3","displayText":"Hiroki Shirakawa, Masaaki Araidai, Katsumasa Kamiya, Kenji Shiraishi, \"Theoretical study of the atomistic behavior of O vacancy complexes with N and H atoms in the SiO2 layer of a metal\u2013oxide\u2013nitride\u2013oxide\u2013semiconductor memory: Physical origin of the irreversible threshold voltage shift observed in metal\u2013oxide\u2013nitride\u2013oxide\u2013semiconductor memories\", <i>Japanese Journal of Applied Physics</i>, vol. 57, pp. 081101, 2018.","links":{"crossRefLink":"https://doi.org/10.7567/JJAP.57.081101"},"title":"Theoretical study of the atomistic behavior of O vacancy complexes with N and H atoms in the SiO2 layer of a metal\u2013oxide\u2013nitride\u2013oxide\u2013semiconductor memory: Physical origin of the irreversible threshold voltage shift observed in metal\u2013oxide\u2013nitride\u2013oxide\u2013semiconductor memories"},{"order":"4","displayText":"A. Suhane, A. Cacciato, O. Richard, A. Arreghini, C. Adelmann, J. Swerts, O. Rothschild, G. Van den bosch, L. Breuil, H. Bender, M. Jurczak, I. Debusschere, J.A. Kittl, K. De Meyer, J. Van Houdt, \"Rare-earth aluminates as a charge trapping materials for NAND flash memories: Integration and electrical evaluation\", <i>Solid-State Electronics</i>, vol. 65-66, pp. 177, 2011.","links":{"crossRefLink":"https://doi.org/10.1016/j.sse.2011.06.013"},"title":"Rare-earth aluminates as a charge trapping materials for NAND flash memories: Integration and electrical evaluation"}]},"formulaStrippedArticleTitle":"Investigation of Window Instability in Program/Erase Cycling of TANOS NAND Flash Memory","nonIeeeCitationCount":"4","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.603669S","lastupdate":"2021-10-05","title":"Investigation of Window Instability in Program/Erase Cycling of TANOS NAND Flash Memory","contentType":"conferences","ieeeCitationCount":"10","publicationNumber":"5090563"},{"_id":5090598,"paperCitations":{"ieee":[{"order":"1","displayText":"A. Redaelli, L. Laurin, S. Lavizzari, C. Cupeta, G. Servalli, A. Benvenuti, \"High Ion/Ioff ratio BJT selector for 32 cell string Resistive RAM arrays\", <i>Solid State Device Research Conference (ESSDERC) 2014 44th European</i>, pp. 238-241, 2014.","links":{"documentLink":"/document/6948804","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6948804","pdfSize":"3942KB"},"title":"High Ion/Ioff ratio BJT selector for 32 cell string Resistive RAM arrays"},{"order":"2","displayText":"Fabio Pellizzer, Roberto Bez, \"\u201cPhase-Change Memories for nano-scale technology and design\u201d\", <i>IC Design & Technology (ICICDT) 2012 IEEE International Conference on</i>, pp. 1-4, 2012.","links":{"documentLink":"/document/6232857","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6232857","pdfSize":"1226KB"},"title":"\u201cPhase-Change Memories for nano-scale technology and design\u201d"},{"order":"3","displayText":"Roberto Bez, \"Chalcogenide PCM: a memory technology for next decade\", <i>Electron Devices Meeting (IEDM) 2009 IEEE International</i>, pp. 1-4, 2009.","links":{"documentLink":"/document/5424415","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5424415","pdfSize":"801KB"},"title":"Chalcogenide PCM: a memory technology for next decade"},{"order":"4","displayText":"F. Nardi, D. Ielmini, C. Cagli, S. Spiga, M. Fanciulli, L. Goux, D. J. Wouters, \"Sub-10 \u00b5A reset in NiO-based resistive switching memory (RRAM) cells\", <i>Memory Workshop (IMW) 2010 IEEE International</i>, pp. 1-4, 2010.","links":{"documentLink":"/document/5488317","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5488317","pdfSize":"601KB"},"title":"Sub-10 \u00b5A reset in NiO-based resistive switching memory (RRAM) cells"},{"order":"5","displayText":"R. Bez, S. Bossi, B. Gleixner, F. Pellizzer, A. Pirovano, G. Servalli, M. Tosi, \"Phase Change Memory development trends\", <i>Memory Workshop (IMW) 2010 IEEE International</i>, pp. 1-4, 2010.","links":{"documentLink":"/document/5488398","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5488398","pdfSize":"527KB"},"title":"Phase Change Memory development trends"},{"order":"6","displayText":"Kejie Huang, Rong Zhao, Wei He, Yong Lian, \"High-Density and High-Reliability Nonvolatile Field-Programmable Gate Array With Stacked 1D2R RRAM Array\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 24, no. 1, pp. 139-150, 2016.","links":{"documentLink":"/document/7024190","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7024190","pdfSize":"3087KB"},"title":"High-Density and High-Reliability Nonvolatile Field-Programmable Gate Array With Stacked 1D2R RRAM Array"},{"order":"7","displayText":"Federico Nardi, Simone Balatti, Stefano Larentis, David C. Gilmer, Daniele Ielmini, \"Complementary Switching in Oxide-Based Bipolar Resistive-Switching Random Memory\", <i>Electron Devices IEEE Transactions on</i>, vol. 60, no. 1, pp. 70-77, 2013.","links":{"documentLink":"/document/6361464","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6361464","pdfSize":"1362KB"},"title":"Complementary Switching in Oxide-Based Bipolar Resistive-Switching Random Memory"},{"order":"8","displayText":"F. Nardi, C. Cagli, D. Ielmini, S. Spiga, \"Reset Current Reduction and Set-Reset Instabilities in Unipolar NiO RRAM\", <i>Memory Workshop (IMW) 2011 3rd IEEE International</i>, pp. 1-4, 2011.","links":{"documentLink":"/document/5873236","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5873236","pdfSize":"2273KB"},"title":"Reset Current Reduction and Set-Reset Instabilities in Unipolar NiO RRAM"},{"order":"9","displayText":"H.-S. Philip Wong, Simone Raoux, SangBum Kim, Jiale Liang, John P. Reifenberg, Bipin Rajendran, Mehdi Asheghi, Kenneth E. Goodson, \"Phase Change Memory\", <i>Proceedings of the IEEE</i>, vol. 98, no. 12, pp. 2201-2227, 2010.","links":{"documentLink":"/document/5609179","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5609179","pdfSize":"3987KB"},"title":"Phase Change Memory"},{"order":"10","displayText":"H.-S. Philip Wong, Heng-Yuan Lee, Shimeng Yu, Yu-Sheng Chen, Yi Wu, Pang-Shiu Chen, Byoungil Lee, Frederick T. Chen, Ming-Jinn Tsai, \"Metal\u2013Oxide RRAM\", <i>Proceedings of the IEEE</i>, vol. 100, no. 6, pp. 1951-1970, 2012.","links":{"documentLink":"/document/6193402","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6193402","pdfSize":"2832KB"},"title":"Metal\u2013Oxide RRAM"},{"order":"11","displayText":"Fabio Pellizzer, Roberto Bez, \"Non-Volatile semiconductor memories for nano-scale technology\", <i>Nanotechnology (IEEE-NANO) 2010 10th IEEE Conference on</i>, pp. 21-24, 2010.","links":{"documentLink":"/document/5697736","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5697736","pdfSize":"829KB"},"title":"Non-Volatile semiconductor memories for nano-scale technology"},{"order":"12","displayText":"Mario Arcari, Giuseppe Scarpa, Paolo Lugli, Graziella Tallarida, N. Huby, E. Guziewicz, Tomasz A. Krajewski, M. Godlewski, \"2-D Finite-Element Modeling of ZnO Schottky Diodes With Large Ideality Factors\", <i>Electron Devices IEEE Transactions on</i>, vol. 59, no. 10, pp. 2762-2766, 2012.","links":{"documentLink":"/document/6261533","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6261533","pdfSize":"301KB"},"title":"2-D Finite-Element Modeling of ZnO Schottky Diodes With Large Ideality Factors"},{"order":"13","displayText":"Zhi-Cheng Liu, Lei Wang, \"Applications of Phase Change Materials in Electrical Regime From Conventional Storage Memory to Novel Neuromorphic Computing\", <i>Access IEEE</i>, vol. 8, pp. 76471-76499, 2020.","links":{"documentLink":"/document/9078803","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9078803","pdfSize":"5108KB"},"title":"Applications of Phase Change Materials in Electrical Regime From Conventional Storage Memory to Novel Neuromorphic Computing"}],"nonIeee":[{"order":"1","displayText":"KangWei Zhang, ShiBing Long, Qi Liu, HangBing L\u00fc, YingTao Li, Yan Wang, WenTai Lian, Ming Wang, Sen Zhang, Ming Liu, \"Progress in rectifying-based RRAM passive crossbar array\", <i>Science China Technological Sciences</i>, vol. 54, pp. 811, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/s11431-010-4240-9"},"title":"Progress in rectifying-based RRAM passive crossbar array"},{"order":"2","displayText":"Daniele Ielmini, Rainer Bruchhaus, Rainer Waser, \"Thermochemical resistive switching: materials mechanisms and scaling projections\", <i>Phase Transitions</i>, vol. 84, pp. 570, 2011.","links":{"crossRefLink":"https://doi.org/10.1080/01411594.2011.561478"},"title":"Thermochemical resistive switching: materials, mechanisms, and scaling projections"},{"order":"3","displayText":"Huaqiang Wu, Yan Liao, Bin Gao, Debanjan Jana, He Qian, <i>3D Flash Memories</i>, pp. 223, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-94-017-7512-0_8"},"title":""},{"order":"4","displayText":"Paolo Lugli, Ahmed Mahmoud, Gy\u00f6rgy Csaba, Michael Algasinger, Martin Stutzmann, Ulrich R\u00fchrmair, \"Physical unclonable functions based on crossbar arrays for cryptographic applications\", <i>International Journal of Circuit Theory and Applications</i>, vol. 41, pp. 619, 2013.","links":{"crossRefLink":"https://doi.org/10.1002/cta.1825"},"title":"Physical unclonable functions based on crossbar arrays for cryptographic applications"},{"order":"5","displayText":"Daniele Ielmini, <i>Nanoscale Applications for Information and Energy Systems</i>, pp. 169, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4614-5016-0_6"},"title":""},{"order":"6","displayText":"F. Nardi, D. Ielmini, C. Cagli, S. Spiga, M. Fanciulli, L. Goux, D.J. Wouters, \"Control of filament size and reduction of reset current below 10\u03bcA in NiO resistance switching memories\", <i>Solid-State Electronics</i>, vol. 58, pp. 42, 2011.","links":{"crossRefLink":"https://doi.org/10.1016/j.sse.2010.11.031"},"title":"Control of filament size and reduction of reset current below 10\u03bcA in NiO resistance switching memories"},{"order":"7","displayText":"Putu A. Dananjaya, Desmond J. J. Loy, Samuel C. W. Chow, Wen Siang Lew, \"Unidirectional Threshold Switching Induced by Cu Migration with High Selectivity and Ultralow OFF Current under Gradual Electroforming Treatment\", <i>ACS Applied Electronic Materials</i>, 2019.","links":{"crossRefLink":"https://doi.org/10.1021/acsaelm.9b00446"},"title":"Unidirectional Threshold Switching Induced by Cu Migration with High Selectivity and Ultralow OFF Current under Gradual Electroforming Treatment"},{"order":"8","displayText":"Lei Wang, Liang Tu, Jing Wen, \"Application of phase-change materials in memory taxonomy\", <i>Science and Technology of Advanced Materials</i>, vol. 18, pp. 406, 2017.","links":{"crossRefLink":"https://doi.org/10.1080/14686996.2017.1332455"},"title":"Application of phase-change materials in memory taxonomy"}]},"formulaStrippedArticleTitle":"Low Temperature Rectifying Junctions for Crossbar Non-Volatile Memory Devices","nonIeeeCitationCount":"8","contentTypeDisplay":"Conferences","patentCitationCount":"3","mlTime":"PT0.293933S","lastupdate":"2021-09-10","title":"Low Temperature Rectifying Junctions for Crossbar Non-Volatile Memory Devices","contentType":"conferences","ieeeCitationCount":"13","publicationNumber":"5090563"},{"_id":5090599,"paperCitations":{"ieee":[{"order":"1","displayText":"V. Jousseaume, A. Fantini, J.F. Nodin, C. Guedj, A. Persico, J. Buckley, S. Tirano, P. Lorenzi, R. Vignon, H. Feldis, S. Minoret, H. Grampeix, A. Roule, S. Favier, E. Martinez, P. Calka, N. Rochat, G. Auvert, J.P. Barnes, P. Gonon, C. Vall\u00e9e, L. Perniola, B. De Salvo, \"Comparative study of non-polar switching behaviors of NiO- and HfO2-based Oxide Resistive-RAMs\", <i>Memory Workshop (IMW) 2010 IEEE International</i>, pp. 1-4, 2010.","links":{"documentLink":"/document/5488316","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5488316","pdfSize":"943KB"},"title":"Comparative study of non-polar switching behaviors of NiO- and HfO2-based Oxide Resistive-RAMs"},{"order":"2","displayText":"Xiangyu Dong, Cong Xu, Yuan Xie, Norman P. Jouppi, \"NVSim: A Circuit-Level Performance Energy and Area Model for Emerging Nonvolatile Memory\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 31, no. 7, pp. 994-1007, 2012.","links":{"documentLink":"/document/6218223","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6218223","pdfSize":"5251KB"},"title":"NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory"},{"order":"3","displayText":"Jen-Chieh Liu, Chung-Wei Hsu, I-Ting Wang, Tuo-Hung Hou, \"Categorization of Multilevel-Cell Storage-Class Memory: An RRAM Example\", <i>Electron Devices IEEE Transactions on</i>, vol. 62, no. 8, pp. 2510-2516, 2015.","links":{"documentLink":"/document/7140778","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7140778","pdfSize":"3371KB"},"title":"Categorization of Multilevel-Cell Storage-Class Memory: An RRAM Example"},{"order":"4","displayText":"Jilan Lin, Lixue Xia, Zhenhua Zhu, Hanbo Sun, Yi Cai, Hui Gao, Ming Cheng, Xiaoming Chen, Yu Wang, Huazhong Yang, \"Rescuing memristor-based computing with non-linear resistance levels\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2018</i>, pp. 407-412, 2018.","links":{"documentLink":"/document/8342044","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8342044","pdfSize":"171KB"},"title":"Rescuing memristor-based computing with non-linear resistance levels"},{"order":"5","displayText":"Kaiyuan Guo, Jincheng Yu, Xuefei Ning, Yiming Hu, Yu Wang, Huazhong Yang, \"RRAM Based Buffer Design for Energy Efficient CNN Accelerator\", <i>VLSI (ISVLSI) 2018 IEEE Computer Society Annual Symposium on</i>, pp. 435-440, 2018.","links":{"documentLink":"/document/8429406","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8429406","pdfSize":"302KB"},"title":"RRAM Based Buffer Design for Energy Efficient CNN Accelerator"},{"order":"6","displayText":"Rodrigue Rizk, Dominick Rizk, Ashok Kumar, Magdy Bayoumi, \"Demystifying Emerging Nonvolatile Memory Technologies: Understanding Advantages Challenges Trends and Novel Applications\", <i>Circuits and Systems (ISCAS) 2019 IEEE International Symposium on</i>, pp. 1-5, 2019.","links":{"documentLink":"/document/8702390","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8702390","pdfSize":"495KB"},"title":"Demystifying Emerging Nonvolatile Memory Technologies: Understanding Advantages, Challenges, Trends, and Novel Applications"},{"order":"7","displayText":"Zhaonan Li, Baoyi Tian, Kan-Hao Xue, Biao Wang, Ming Xu, Hong Lu, Huajun Sun, Xiangshui Miao, \"Coexistence of Digital and Analog Resistive Switching With Low Operation Voltage in Oxygen-Gradient HfOx Memristors\", <i>Electron Device Letters IEEE</i>, vol. 40, no. 7, pp. 1068-1071, 2019.","links":{"documentLink":"/document/8720199","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8720199","pdfSize":"1611KB"},"title":"Coexistence of Digital and Analog Resistive Switching With Low Operation Voltage in Oxygen-Gradient HfOx Memristors"},{"order":"8","displayText":"Yangyin Chen, \"ReRAM: History Status and Future\", <i>Electron Devices IEEE Transactions on</i>, vol. 67, no. 4, pp. 1420-1433, 2020.","links":{"documentLink":"/document/8961211","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8961211","pdfSize":"4266KB"},"title":"ReRAM: History, Status, and Future"},{"order":"9","displayText":"Jilan Lin, Cheng-Da Wen, Xing Hu, Tianqi Tang, Ing-Chao Lin, Yu Wang, Yuan Xie, \"Rescuing RRAM-Based Computing From Static and Dynamic Faults\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 40, no. 10, pp. 2049-2062, 2021.","links":{"documentLink":"/document/9256298","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9256298","pdfSize":"2423KB"},"title":"Rescuing RRAM-Based Computing From Static and Dynamic Faults"}],"nonIeee":[{"order":"1","displayText":"Pierre-Emmanuel Gaillardon, Ian O\u2019Connor, Fabien Clermidy, <i>Disruptive Logic Architectures and Technologies</i>, pp. 47, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4614-3058-2_3"},"title":""},{"order":"2","displayText":"YingTao Li, ShiBing Long, Qi Liu, HangBing L\u00fc, Su Liu, Ming Liu, \"An overview of resistive random access memory devices\", <i>Chinese Science Bulletin</i>, vol. 56, pp. 3072, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/s11434-011-4671-0"},"title":"An overview of resistive random access memory devices"},{"order":"3","displayText":"H. Al-Bustami, B. P. Bloom, Amir Ziv, S. Goldring, S. Yochelis, R. Naaman, D. H. Waldeck, Y. Paltiel, \"Optical Multilevel Spin Bit Device Using Chiral Quantum Dots\", <i>Nano Letters</i>, 2020.","links":{"crossRefLink":"https://doi.org/10.1021/acs.nanolett.0c03445"},"title":"Optical Multilevel Spin Bit Device Using Chiral Quantum Dots"},{"order":"4","displayText":"Hwanwook Lee, Yongwoo Kwon, \"Analysis of Stuck Reset Failure in Phase\u2010Change Memory by Calculating Phase\u2010Change Stress using Finite Element Simulation\", <i>physica status solidi (RRL) \u2013 Rapid Research Letters</i>, vol. 15, pp. 2000419, 2021.","links":{"crossRefLink":"https://doi.org/10.1002/pssr.202000419"},"title":"Analysis of Stuck Reset Failure in Phase\u2010Change Memory by Calculating Phase\u2010Change Stress using Finite Element Simulation"}]},"formulaStrippedArticleTitle":"Multi-Level Operation of Fully CMOS Compatible WOX Resistive Random Access Memory (RRAM)","nonIeeeCitationCount":"4","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.31793S","lastupdate":"2021-10-05","title":"Multi-Level Operation of Fully CMOS Compatible WOX Resistive Random Access Memory (RRAM)","contentType":"conferences","ieeeCitationCount":"9","publicationNumber":"5090563"},{"_id":5090600,"paperCitations":{"ieee":[{"order":"1","displayText":"Srinivasa Aditya Bhattaru, Jacopo Tani, Christopher Carr, \"Cold testing of conductive bridging random access memory for space applications\", <i>Aerospace Conference 2017 IEEE</i>, pp. 1-10, 2017.","links":{"documentLink":"/document/7943828","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7943828","pdfSize":"2229KB"},"title":"Cold testing of conductive bridging random access memory for space applications"},{"order":"2","displayText":"Chaudhry Adnan Aslam, Yong Liang Guan, Kui Cai, \"Non-binary LDPC code with multiple memory reads for multi-level-cell (MLC) flash\", <i>Signal and Information Processing Association Annual Summit and Conference (APSIPA) 2014 Asia-Pacific</i>, pp. 1-9, 2014.","links":{"documentLink":"/document/7041532","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7041532","pdfSize":"376KB"},"title":"Non-binary LDPC code with multiple memory reads for multi-level-cell (MLC) flash"},{"order":"3","displayText":"Shuai Li, Xinjun Liu, Sanjoy Kumar Nandi, Dinesh Kumar Venkatachalam, Robert Glen Elliman, \"Temperature dependence of threshold switching in NbOx thin films\", <i>Optoelectronic and Microelectronic Materials & Devices (COMMAD) 2014 Conference on</i>, pp. 138-140, 2014.","links":{"documentLink":"/document/7038673","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7038673","pdfSize":"262KB"},"title":"Temperature dependence of threshold switching in NbOx thin films"},{"order":"4","displayText":"Yu Cai, Erich F. Haratsch, Onur Mutlu, Ken Mai, \"Error patterns in MLC NAND flash memory: Measurement characterization and analysis\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 521-526, 2012.","links":{"documentLink":"/document/6176524","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6176524","pdfSize":"425KB"},"title":"Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis"},{"order":"5","displayText":"Yu Cai, Gulay Yalcin, Onur Mutlu, Erich F. Haratsch, Adrian Cristal, Osman S. Unsal, Ken Mai, \"Flash correct-and-refresh: Retention-aware error management for increased flash memory lifetime\", <i>Computer Design (ICCD) 2012 IEEE 30th International Conference on</i>, pp. 94-101, 2012.","links":{"documentLink":"/document/6378623","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6378623","pdfSize":"1069KB"},"title":"Flash correct-and-refresh: Retention-aware error management for increased flash memory lifetime"},{"order":"6","displayText":"Hongfei Zou, Liyang Pan, \"A low hardware cost wear-leveling algorithm for application of smart mobile terminals\", <i>Software Engineering and Service Science (ICSESS) 2014 5th IEEE International Conference on</i>, pp. 1067-1071, 2014.","links":{"documentLink":"/document/6933750","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6933750","pdfSize":"358KB"},"title":"A low hardware cost wear-leveling algorithm for application of smart mobile terminals"},{"order":"7","displayText":"Liyan Qiao, Hefeng Wu, Debao Wei, Shiyuan Wang, \"A Joint Decoding Strategy of Non-binary LDPC Codes Based on Retention Error Characteristics for MLC NAND Flash Memories\", <i>Instrumentation & Measurement Computer Communication and Control (IMCCC) 2016 Sixth International Conference on</i>, pp. 183-188, 2016.","links":{"documentLink":"/document/7774762","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7774762","pdfSize":"209KB"},"title":"A Joint Decoding Strategy of Non-binary LDPC Codes Based on Retention Error Characteristics for MLC NAND Flash Memories"},{"order":"8","displayText":"Onur Mutlu, \"Memory scaling: A systems architecture perspective\", <i>Memory Workshop (IMW) 2013 5th IEEE International</i>, pp. 21-25, 2013.","links":{"documentLink":"/document/6582088","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6582088","pdfSize":"155KB"},"title":"Memory scaling: A systems architecture perspective"},{"order":"9","displayText":"Yin-Jen Chen, Lit Ho Chong, Shang-Wei Lin, Teng-Hao Yeh, Kuan-Fu Chen, Jyun-Siang Huang, Cheng-Hsien Cheng, Shaw-Hung Ku, Nian-Kai Zous, I-Jen Huang, Tzung-Ting Han, Tzu-Hsuan Hsu, Hang-Ting Lue, Ming-Shiang Chen, Wen-Pin Lu, Kuang-Chao Chen, Chih-Yuan Lu, \"Source/Drain dopant concentration induced reliability issues in charge trapping NAND flash cells\", <i>Reliability Physics Symposium (IRPS) 2010 IEEE International</i>, pp. 634-638, 2010.","links":{"documentLink":"/document/5488759","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5488759","pdfSize":"336KB"},"title":"Source/Drain dopant concentration induced reliability issues in charge trapping NAND flash cells"},{"order":"10","displayText":"Eun Suk Cho, Hyun Jung Kim, Byoung Taek Kim, Jai Hyuk Song, Du Heon Song, Jeong-Hyuk Choi, Kang-Deog Suh, Chilhee Chung, \"Optimal cell design for enhancing reliability characteristics for sub 30 nm NAND Flash memory\", <i>Reliability Physics Symposium (IRPS) 2010 IEEE International</i>, pp. 611-614, 2010.","links":{"documentLink":"/document/5488763","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5488763","pdfSize":"336KB"},"title":"Optimal cell design for enhancing reliability characteristics for sub 30 nm NAND Flash memory"},{"order":"11","displayText":"C. H. Lee, I. C. Yang, Chienying Lee, C. H. Cheng, L. H. Chong, K. F. Chen, J. S. Huang, S. H. Ku, N. K. Zous, I. J. Huang, T. T. Han, M. S. Chen, W. P. Lu, K. C. Chen, Tahui Wang, Chih-Yuan Lu, \"Junction optimization for Reliability issues in floating gate NAND flash cells\", <i>Reliability Physics Symposium (IRPS) 2011 IEEE International</i>, pp. 6B.3.1-6B.3.5, 2011.","links":{"documentLink":"/document/5784549","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5784549","pdfSize":"343KB"},"title":"Junction optimization for Reliability issues in floating gate NAND flash cells"},{"order":"12","displayText":"Hyunyoung Shim, Myoungkwan Cho, Kunok Ahn, Gihyun Bae, Sungwook Park, \"Novel integration technologies for improving reliability in NAND flash memory\", <i>Circuits and Systems (ISCAS) 2012 IEEE International Symposium on</i>, pp. 424-427, 2012.","links":{"documentLink":"/document/6272054","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6272054","pdfSize":"1104KB"},"title":"Novel integration technologies for improving reliability in NAND flash memory"},{"order":"13","displayText":"Yu Cai, Saugata Ghose, Erich F. Haratsch, Yixin Luo, Onur Mutlu, \"Error Characterization Mitigation and Recovery in Flash-Memory-Based Solid-State Drives\", <i>Proceedings of the IEEE</i>, vol. 105, no. 9, pp. 1666-1704, 2017.","links":{"documentLink":"/document/8013174","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8013174","pdfSize":"5439KB"},"title":"Error Characterization, Mitigation, and Recovery in Flash-Memory-Based Solid-State Drives"},{"order":"14","displayText":"Yixin Luo, Yu Cai, Saugata Ghose, Jongmoo Choi, Onur Mutlu, \"WARM: Improving NAND flash memory lifetime with write-hotness aware retention management\", <i>Mass Storage Systems and Technologies (MSST) 2015 31st Symposium on</i>, pp. 1-14, 2015.","links":{"documentLink":"/document/7208284","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7208284","pdfSize":"1481KB"},"title":"WARM: Improving NAND flash memory lifetime with write-hotness aware retention management"},{"order":"15","displayText":"Jun Geun Kang, Boram Han, Kyoung-Rok Han, Sung Jae Chung, Gyu-Seog Cho, Sung-Kye Park, Woo Young Choi, \"Dependency of NAND flash memory cells on random dopant fluctuation (RDF) effects\", <i>Non-Volatile Memory Technology Symposium (NVMTS) 2012 12th Annual</i>, pp. 37-40, 2012.","links":{"documentLink":"/document/6632858","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6632858","pdfSize":"354KB"},"title":"Dependency of NAND flash memory cells on random dopant fluctuation (RDF) effects"},{"order":"16","displayText":"Zih-Song Wang, Te-Yuan Yin, Tzung-Hua Ying, Ya-Jui Lee, Chieh-Yi Lu, Hideki Arakawa, Chrong Jung Lin, \"Impact of Moisture From Passivation on Endurance and Retention of NAND Flash Memory\", <i>Electron Devices IEEE Transactions on</i>, vol. 60, no. 1, pp. 254-259, 2013.","links":{"documentLink":"/document/6375804","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6375804","pdfSize":"1571KB"},"title":"Impact of Moisture From Passivation on Endurance and Retention of NAND Flash Memory"},{"order":"17","displayText":"Hung-Sheng Chang, Yuan-Hao Chang, Tei-Wei Kuo, Yu-Ming Chang, Hsiang-Pang Li, \"A disturbance-aware sub-block design to improve reliability of 3D MLC flash memory\", <i>Hardware/Software Codesign and System Synthesis (CODES+ISSS) 2016 International Conference on</i>, pp. 1-10, 2016.","links":{"documentLink":"/document/7750973","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7750973","pdfSize":"396KB"},"title":"A disturbance-aware sub-block design to improve reliability of 3D MLC flash memory"},{"order":"18","displayText":"Wookhyun Kwon, Jaeseok Jeon, Louis Hutin, Tsu-Jae King Liu, \"Electromechanical Diode Cell for Cross-Point Nonvolatile Memory Arrays\", <i>Electron Device Letters IEEE</i>, vol. 33, no. 2, pp. 131-133, 2012.","links":{"documentLink":"/document/6097020","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6097020","pdfSize":"517KB"},"title":"Electromechanical Diode Cell for Cross-Point Nonvolatile Memory Arrays"}],"nonIeee":[{"order":"1","displayText":"Balgeun YOO, Seongjin LEE, Youjip WON, \"Power Consumption Signature: Characterizing an SSD\", <i>IEICE Transactions on Information and Systems</i>, vol. E99.D, pp. 1796, 2016.","links":{"crossRefLink":"https://doi.org/10.1587/transinf.2015EDP7381"},"title":"Power Consumption Signature: Characterizing an SSD"},{"order":"2","displayText":"Byoung-Sung You, Jin-Su Park, Sang-Don Lee, Gwang-Ho Baek, Jae-Ho Lee, Min-Su Kim, Jong-Woo Kim, Hyun Chung, Eun-Seong Jang, Tae-Yoon Kim, \"A High Performance Co-design of 26 nm 64 Gb MLC NAND Flash Memory using the Dedicated NAND Flash Controller\", <i>JSTS:Journal of Semiconductor Technology and Science</i>, vol. 11, pp. 121, 2011.","links":{"crossRefLink":"https://doi.org/10.5573/JSTS.2011.11.2.121"},"title":"A High Performance Co-design of 26 nm 64 Gb MLC NAND Flash Memory using the Dedicated NAND Flash Controller"},{"order":"3","displayText":"Min-Che Hsieh, Yung-Wen Chin, Yu-Cheng Lin, Yu-Der Chih, Kan-Hsueh Tsai, Ming-Jinn Tsai, Ya-Chin King, Chrong Jung Lin, \"A new laterally conductive bridge random access memory by fully CMOS logic compatible process\", <i>Japanese Journal of Applied Physics</i>, vol. 53, pp. 04ED10, 2014.","links":{"crossRefLink":"https://doi.org/10.7567/JJAP.53.04ED10"},"title":"A new laterally conductive bridge random access memory by fully CMOS logic compatible process"},{"order":"4","displayText":"Yong Jun Kim, Jun Geun Kang, Byungin Lee, Gyu-Seog Cho, Sung-Kye Park, Woo Young Choi, \"Effects of abnormal cell-to-cell interference on p-type floating gate and control gate NAND flash memory\", <i>Japanese Journal of Applied Physics</i>, vol. 53, pp. 04ED12, 2014.","links":{"crossRefLink":"https://doi.org/10.7567/JJAP.53.04ED12"},"title":"Effects of abnormal cell-to-cell interference on p-type floating gate and control gate NAND flash memory"},{"order":"5","displayText":"Mojtaba Joodaki, <i>Selected Advances in Nanoelectronic Devices</i>, vol. 175, pp. 29, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-31350-9_3"},"title":""},{"order":"6","displayText":"R. Micheloni, L. Crippa, M. Picca, <i>Inside Solid State Drives (SSDs)</i>, vol. 37, pp. 61, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/978-94-007-5146-0_4"},"title":""},{"order":"7","displayText":"W. Kwon, <i>Advances in Non-Volatile Memory and Storage Technology</i>, pp. 415, 2014.","links":{"crossRefLink":"https://doi.org/10.1533/9780857098092.3.415"},"title":""},{"order":"8","displayText":"Haozhi Ma, Liyang Pan, Changlai Song, Zhongyi Gao, Dong Wu, Jun Xu, \"Word line program disturbance based data retention error recovery strategy for MLC NAND Flash\", <i>Solid-State Electronics</i>, vol. 109, pp. 1, 2015.","links":{"crossRefLink":"https://doi.org/10.1016/j.sse.2015.03.009"},"title":"Word line program disturbance based data retention error recovery strategy for MLC NAND Flash"},{"order":"9","displayText":"Yu Cai, Saugata Ghose, Erich F. Haratsch, Yixin Luo, Onur Mutlu, <i>Inside Solid State Drives (SSDs)</i>, vol. 37, pp. 233, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/978-981-13-0599-3_9"},"title":""},{"order":"10","displayText":"Rino Micheloni, Luca Crippa, M. Picca, <i>Inside Solid State Drives (SSDs)</i>, vol. 37, pp. 43, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/978-981-13-0599-3_3"},"title":""},{"order":"11","displayText":"Tsung-Ming Tsai, Yung-Fang Tan, Cheng-Hsien Wu, Chih-Cheng Yang, Wen-Chung Chen, Chun-Chu Lin, Pei-Yu Wu, Yong-Ci Zhang, Sheng-Yao Chou, Zi-Yu Chen, Tzu-Heng Lin, \"Impact of oxygen flow rate on performance of indium-tin-oxide-based RRAMs\", <i>Journal of Physics D: Applied Physics</i>, vol. 54, pp. 295103, 2021.","links":{"crossRefLink":"https://doi.org/10.1088/1361-6463/abf576"},"title":"Impact of oxygen flow rate on performance of indium-tin-oxide-based RRAMs"}]},"formulaStrippedArticleTitle":"NAND Flash Scaling Beyond 20nm","nonIeeeCitationCount":"11","contentTypeDisplay":"Conferences","patentCitationCount":"1","mlTime":"PT0.642506S","lastupdate":"2021-09-18","title":"NAND Flash Scaling Beyond 20nm","contentType":"conferences","ieeeCitationCount":"18","publicationNumber":"5090563"},{"_id":5090601,"paperCitations":{"ieee":[{"order":"1","displayText":"Ludovic Goux, Judit G. Lisoni, Xin Peng Wang, Malgorzata Jurczak, Dirk J. Wouters, \"Optimized Ni Oxidation in 80-nm Contact Holes for Integration of Forming-Free and Low-Power Ni/NiO/Ni Memory Cells\", <i>Electron Devices IEEE Transactions on</i>, vol. 56, no. 10, pp. 2363-2368, 2009.","links":{"documentLink":"/document/5223639","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5223639","pdfSize":"399KB"},"title":"Optimized Ni Oxidation in 80-nm Contact Holes for Integration of Forming-Free and Low-Power Ni/NiO/Ni Memory Cells"},{"order":"2","displayText":"Daniele Ielmini, Federico Nardi, Carlo Cagli, Andrea L. Lacaita, \"Size-Dependent Retention Time in NiO-Based Resistive-Switching Memories\", <i>Electron Device Letters IEEE</i>, vol. 31, no. 4, pp. 353-355, 2010.","links":{"documentLink":"/document/5424022","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5424022","pdfSize":"286KB"},"title":"Size-Dependent Retention Time in NiO-Based Resistive-Switching Memories"},{"order":"3","displayText":"Yangyin Chen, \"ReRAM: History Status and Future\", <i>Electron Devices IEEE Transactions on</i>, vol. 67, no. 4, pp. 1420-1433, 2020.","links":{"documentLink":"/document/8961211","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8961211","pdfSize":"4266KB"},"title":"ReRAM: History, Status, and Future"}]},"formulaStrippedArticleTitle":"On the Bipolar and Unipolar Switching Mechanisms Observed in NiO Memory Cells Made by Thermal Oxidation of Ni","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.143735S","lastupdate":"2021-10-05","title":"On the Bipolar and Unipolar Switching Mechanisms Observed in NiO Memory Cells Made by Thermal Oxidation of Ni","contentType":"conferences","ieeeCitationCount":"3","publicationNumber":"5090563"},{"_id":5090604,"paperCitations":{"ieee":[{"order":"1","displayText":"Tseng-Yi Chen, Yuan-Hao Chang, Shuo-Han Chen, Chih-Ching Kuo, Ming-Chang Yang, Hsin-Wen Wei, Wei-Kuan Shih, \"Enabling write-reduction strategy for journaling file systems over byte-addressable NVRAM\", <i>Design Automation Conference (DAC) 2017 54th ACM/EDAC/IEEE</i>, pp. 1-6, 2017.","links":{"documentLink":"/document/8060416","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8060416","pdfSize":"1048KB"},"title":"Enabling write-reduction strategy for journaling file systems over byte-addressable NVRAM"},{"order":"2","displayText":"Cristian Zambelli, Gabriele Navarro, V\u00e9ronique Sousa, Ioan Lucian Prejbeanu, Luca Perniola, \"Phase Change and Magnetic Memories for Solid-State Drive Applications\", <i>Proceedings of the IEEE</i>, vol. 105, no. 9, pp. 1790-1811, 2017.","links":{"documentLink":"/document/7971925","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7971925","pdfSize":"2632KB"},"title":"Phase Change and Magnetic Memories for Solid-State Drive Applications"},{"order":"3","displayText":"Kan Zhong, Duo Liu, Lingbo Long, Jinting Ren, Yang Li, Edwin Hsing-Mean Sha, \"Building NVRAM-Aware Swapping Through Code Migration in Mobile Devices\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 28, no. 11, pp. 3089-3099, 2017.","links":{"documentLink":"/document/7944530","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7944530","pdfSize":"1456KB"},"title":"Building NVRAM-Aware Swapping Through Code Migration in Mobile Devices"},{"order":"4","displayText":"Duo Liu, Kan Zhong, Xiao Zhu, Yang Li, Lingbo Long, Zili Shao, \"Non-Volatile Memory Based Page Swapping for Building High-Performance Mobile Devices\", <i>Computers IEEE Transactions on</i>, vol. 66, no. 11, pp. 1918-1931, 2017.","links":{"documentLink":"/document/7938390","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7938390","pdfSize":"1974KB"},"title":"Non-Volatile Memory Based Page Swapping for Building High-Performance Mobile Devices"},{"order":"5","displayText":"Yunjoo Park, Hyokyung Bahn, \"Challenges in memory subsystem design for future smartphone systems\", <i>Big Data and Smart Computing (BigComp) 2017 IEEE International Conference on</i>, pp. 255-260, 2017.","links":{"documentLink":"/document/7881707","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7881707","pdfSize":"429KB"},"title":"Challenges in memory subsystem design for future smartphone systems"},{"order":"6","displayText":"Chi-Sheng Shih, Pi-Cheng Hsiu, Yuan-Hao Chang, Tei-Wei Kuo, \"Framework designs to enhance reliable and timely services of disaster management systems\", <i>Computer-Aided Design (ICCAD) 2016 IEEE/ACM International Conference on</i>, pp. 1-8, 2016.","links":{"documentLink":"/document/7827684","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7827684","pdfSize":"549KB"},"title":"Framework designs to enhance reliable and timely services of disaster management systems"},{"order":"7","displayText":"Dong Hyun Kang, Young Ik Eom, \"FSLRU: a page cache algorithm for mobile devices with hybrid memory architecture\", <i>Consumer Electronics IEEE Transactions on</i>, vol. 62, no. 2, pp. 136-143, 2016.","links":{"documentLink":"/document/7514672","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7514672","pdfSize":"770KB"},"title":"FSLRU: a page cache algorithm for mobile devices with hybrid memory architecture"},{"order":"8","displayText":"Duo Liu, Kan Zhong, Tianzheng Wang, Yi Wang, Zili Shao, Edwin Hsing-Mean Sha, Jingling Xue, \"Durable Address Translation in PCM-Based Flash Storage Systems\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 28, no. 2, pp. 475-490, 2017.","links":{"documentLink":"/document/7501824","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7501824","pdfSize":"2856KB"},"title":"Durable Address Translation in PCM-Based Flash Storage Systems"},{"order":"9","displayText":"Sheng-Wei Cheng, Yuan-Hao Chang, Tseng-Yi Chen, Yu-Fen Chang, Hsin-Wen Wei, Wei-Kuan Shih, \"Efficient Warranty-Aware Wear Leveling for Embedded Systems With PCM Main Memory\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 24, no. 7, pp. 2535-2547, 2016.","links":{"documentLink":"/document/7387787","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7387787","pdfSize":"3320KB"},"title":"Efficient Warranty-Aware Wear Leveling for Embedded Systems With PCM Main Memory"},{"order":"10","displayText":"Hung-Sheng Chang, Yuan-Hao Chang, Tei-Wei Kuo, Hsiang-Pang Li, \"A light-weighted software-controlled cache for PCM-based main memory systems\", <i>Computer-Aided Design (ICCAD) 2015 IEEE/ACM International Conference on</i>, pp. 22-29, 2015.","links":{"documentLink":"/document/7372545","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7372545","pdfSize":"694KB"},"title":"A light-weighted software-controlled cache for PCM-based main memory systems"},{"order":"11","displayText":"Kan Zhong, Duo Liu, Liang Liang, Xiao Zhu, Linbo Long, Yi Wang, Edwin Hsing-Mean Sha, \"Energy-Efficient In-Memory Paging for Smartphones\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 35, no. 10, pp. 1577-1590, 2016.","links":{"documentLink":"/document/7368161","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7368161","pdfSize":"1996KB"},"title":"Energy-Efficient In-Memory Paging for Smartphones"},{"order":"12","displayText":"Dan Zhang, Duo Liu, Liang Liang, Lei Yao, Kan Zhong, Zili Shao, \"NV-CFS: NVRAM-Assisted Scheduling Optimization for Virtualized Mobile Systems\", <i>High Performance Computing and Communications (HPCC) 2015 IEEE 7th International Symposium on Cyberspace Safety and Security (CSS) 2015 IEEE 12th International Conferen on Embedded Software and Systems (ICESS) 2015 IEEE 17th International Conference on</i>, pp. 802-805, 2015.","links":{"documentLink":"/document/7336257","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7336257","pdfSize":"248KB"},"title":"NV-CFS: NVRAM-Assisted Scheduling Optimization for Virtualized Mobile Systems"},{"order":"13","displayText":"Kan Zhong, Xiao Zhu, Tianzheng Wang, Dan Zhang, Xianlu Luo, Duo Liu, Weichen Liu, Edwin H.-M. Sha, \"DR. Swap: Energy-efficient paging for smartphones\", <i>Low Power Electronics and Design (ISLPED) 2014 IEEE/ACM International Symposium on</i>, pp. 81-86, 2014.","links":{"documentLink":"/document/7298227","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7298227","pdfSize":"660KB"},"title":"DR. Swap: Energy-efficient paging for smartphones"},{"order":"14","displayText":"Hirotaka Kawata, Shuichi Oikawa, \"Experimental design of high performance non volatile main memory swapping using DRAM\", <i>Software Engineering Artificial Intelligence Networking and Parallel/Distributed Computing (SNPD) 2015 16th IEEE/ACIS International Conference on</i>, pp. 1-6, 2015.","links":{"documentLink":"/document/7176227","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7176227","pdfSize":"636KB"},"title":"Experimental design of high performance non volatile main memory swapping using DRAM"},{"order":"15","displayText":"Tseng-Yi Chen, Yuan-Hao Chang, Ming-Chang Yang, Yun-Jhu Chen, Hsin-Wen Wei, Wei-Kuan Shih, \"Multi-Grained Block Management to Enhance the Space Utilization of File Systems on PCM Storages\", <i>Computers IEEE Transactions on</i>, vol. 65, no. 6, pp. 1831-1845, 2016.","links":{"documentLink":"/document/7155504","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7155504","pdfSize":"3915KB"},"title":"Multi-Grained Block Management to Enhance the Space Utilization of File Systems on PCM Storages"},{"order":"16","displayText":"Sheng-Wei Cheng, Yu-Fen Chang, Yuan-Hao Chang, Hsin-Wen Wei, Wei-Kuan Shih, \"Warranty-aware page management for PCM-based embedded systems\", <i>Computer-Aided Design (ICCAD) 2014 IEEE/ACM International Conference on</i>, pp. 734-741, 2014.","links":{"documentLink":"/document/7001433","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7001433","pdfSize":"855KB"},"title":"Warranty-aware page management for PCM-based embedded systems"},{"order":"17","displayText":"Kan Zhong, Tianzheng Wang, Xiao Zhu, Linbo Long, Duo Liu, Weichen Liu, Zili Shao, Edwin H.-M. Sha, \"Building high-performance smartphones via non-volatile memory: The swap approach\", <i>Embedded Software (EMSOFT) 2014 International Conference on</i>, pp. 1-10, 2014.","links":{"documentLink":"/document/6986137","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6986137","pdfSize":"805KB"},"title":"Building high-performance smartphones via non-volatile memory: The swap approach"},{"order":"18","displayText":"Aviad Zuck, Oren Kishon, Sivan Toledo, \"LSDM: Improving the Performance of Mobile Storage with a Log-Structured Address Remapping Device Driver\", <i>Next Generation Mobile Apps Services and Technologies (NGMAST) 2014 Eighth International Conference on</i>, pp. 221-228, 2014.","links":{"documentLink":"/document/6982920","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6982920","pdfSize":"290KB"},"title":"LSDM: Improving the Performance of Mobile Storage with a Log-Structured Address Remapping Device Driver"},{"order":"19","displayText":"Bing-Jing Chang, Yuan-Hao Chang, Hung-Sheng Chang, Tei-Wei Kuo, Hsiang-Pang Li, \"A PCM translation layer for integrated memory and storage management\", <i>Hardware/Software Codesign and System Synthesis (CODES+ISSS) 2014 International Conference on</i>, pp. 1-10, 2014.","links":{"documentLink":"/document/6971822","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6971822","pdfSize":"349KB"},"title":"A PCM translation layer for integrated memory and storage management"},{"order":"20","displayText":"Yuan-Hao Chang, Tseng-Yi Chen, Yun-Jhu Chen, Hsin-Wen Wei, Wei-Kuan Shih, Zhao-Rong Lai, \"Optimizing space utilization of file systems on PCM-based storage devices\", <i>Non-Volatile Memory Systems and Applications Symposium (NVMSA) 2014 IEEE</i>, pp. 1-6, 2014.","links":{"documentLink":"/document/6927203","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6927203","pdfSize":"273KB"},"title":"Optimizing space utilization of file systems on PCM-based storage devices"},{"order":"21","displayText":"Duo Liu, Tianzheng Wang, Yi Wang, Zili Shao, Qingfeng Zhuge, Edwin H.-M. Sha, \"Application-Specific Wear Leveling for Extending Lifetime of Phase Change Memory in Embedded Systems\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 33, no. 10, pp. 1450-1462, 2014.","links":{"documentLink":"/document/6899774","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6899774","pdfSize":"2190KB"},"title":"Application-Specific Wear Leveling for Extending Lifetime of Phase Change Memory in Embedded Systems"},{"order":"22","displayText":"Dohee Kim, Eunji Lee, Sungyong Ahn, Hyokyung Bahn, \"Improving the storage performance of smartphones through journaling in non-volatile memory\", <i>Consumer Electronics IEEE Transactions on</i>, vol. 59, no. 3, pp. 556-561, 2013.","links":{"documentLink":"/document/6626238","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6626238","pdfSize":"301KB"},"title":"Improving the storage performance of smartphones through journaling in non-volatile memory"},{"order":"23","displayText":"G. Navarro, A. Persico, E. Henaff, F. Aussenac, P. No\u00e9, C. Jahan, L. Perniola, V. Sousa, E. Vianello, B. De Salvo, \"Electrical performances of SiO2-doped GeTe for phase-change memory applications\", <i>Reliability Physics Symposium (IRPS) 2013 IEEE International</i>, pp. MY.9.1-MY.9.5, 2013.","links":{"documentLink":"/document/6532100","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6532100","pdfSize":"715KB"},"title":"Electrical performances of SiO2-doped GeTe for phase-change memory applications"},{"order":"24","displayText":"Soyoon Lee, Hyokyung Bahn, Sam H. Noh, \"CLOCK-DWF: A Write-History-Aware Page Replacement Algorithm for Hybrid PCM and DRAM Memory Architectures\", <i>Computers IEEE Transactions on</i>, vol. 63, no. 9, pp. 2187-2200, 2014.","links":{"documentLink":"/document/6509382","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6509382","pdfSize":"2669KB"},"title":"CLOCK-DWF: A Write-History-Aware Page Replacement Algorithm for Hybrid PCM and DRAM Memory Architectures"},{"order":"25","displayText":"Zili Shao, Yongpan Liu, Yiran Chen, Tao Li, \"Utilizing PCM for Energy Optimization in Embedded Systems\", <i>VLSI (ISVLSI) 2012 IEEE Computer Society Annual Symposium on</i>, pp. 398-403, 2012.","links":{"documentLink":"/document/6296506","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6296506","pdfSize":"233KB"},"title":"Utilizing PCM for Energy Optimization in Embedded Systems"},{"order":"26","displayText":"Ning Lu, In-Sung Choi, So-Hyang Ko, Shin-Dug Kim, \"An Effective Hierarchical PRAM-SLC-MLC Hybrid Solid State Disk\", <i>Computer and Information Science (ICIS) 2012 IEEE/ACIS 11th International Conference on</i>, pp. 113-118, 2012.","links":{"documentLink":"/document/6211086","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6211086","pdfSize":"666KB"},"title":"An Effective Hierarchical PRAM-SLC-MLC Hybrid Solid State Disk"},{"order":"27","displayText":"A. Toffoli, Manan Suri, L. Perniola, A. Persico, C. Jahan, J.F. Nodin, V. Sousa, B. DeSalvo, G. Reimbold, \"Phase Change Memory advanced electrical characterization for conventional and alternative applications\", <i>Microelectronic Test Structures (ICMTS) 2012 IEEE International Conference on</i>, pp. 114-118, 2012.","links":{"documentLink":"/document/6190618","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6190618","pdfSize":"835KB"},"title":"Phase Change Memory advanced electrical characterization for conventional and alternative applications"},{"order":"28","displayText":"Kyu Ho Park, Youngwoo Park, Woomin Hwang, Ki-Woong Park, \"MN-Mate: Resource Management of Manycores with DRAM and Nonvolatile Memories\", <i>High Performance Computing and Communications (HPCC) 2010 12th IEEE International Conference on</i>, pp. 24-34, 2010.","links":{"documentLink":"/document/5581324","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5581324","pdfSize":"1239KB"},"title":"MN-Mate: Resource Management of Manycores with DRAM and Nonvolatile Memories"},{"order":"29","displayText":"Greg Atwood, \"Phase change memory: Development progress and system opportunities\", <i>Interconnect Technology Conference (IITC) 2010 International</i>, pp. 1-3, 2010.","links":{"documentLink":"/document/5510741","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5510741","pdfSize":"471KB"},"title":"Phase change memory: Development progress and system opportunities"},{"order":"30","displayText":"R. Bez, S. Bossi, B. Gleixner, F. Pellizzer, A. Pirovano, G. Servalli, M. Tosi, \"Phase Change Memory development trends\", <i>Memory Workshop (IMW) 2010 IEEE International</i>, pp. 1-4, 2010.","links":{"documentLink":"/document/5488398","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5488398","pdfSize":"527KB"},"title":"Phase Change Memory development trends"}]},"formulaStrippedArticleTitle":"Phase Change Memory: A New Memory Enables New Memory Usage Models","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"1","mlTime":"PT1.23667S","lastupdate":"2021-10-02","title":"Phase Change Memory: A New Memory Enables New Memory Usage Models","contentType":"conferences","ieeeCitationCount":"42","publicationNumber":"5090563"},{"_id":5090605,"formulaStrippedArticleTitle":"Relaxation Oscillation in GST-Based Phase Change Memory Devices","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.025526S","lastupdate":"2021-12-18","title":"Relaxation Oscillation in GST-Based Phase Change Memory Devices","contentType":"conferences","ieeeCitationCount":"0","publicationNumber":"5090563"},{"_id":5090606,"formulaStrippedArticleTitle":"Reliability of NiO-Based Resistive Switching Memory (ReRAM) Elements with Pillar W Bottom Electrode","paperCitations":{"ieee":[{"order":"1","displayText":"ChiaHua Ho, Cho-Lun Hsu, Chun-Chi Chen, Jan-Tsai Liu, Cheng-San Wu, Chien-Chao Huang, Chenming Hu, Fu-Liang Yang, \"9nm half-pitch functional resistive memory cell with &#60;1\u00b5A programming current using thermally oxidized sub-stoichiometric WOx film\", <i>Electron Devices Meeting (IEDM) 2010 IEEE International</i>, pp. 19.1.1-19.1.4, 2010.","links":{"documentLink":"/document/5703389","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5703389","pdfSize":"1001KB"},"title":"9nm half-pitch functional resistive memory cell with &#60;1\u00b5A programming current using thermally oxidized sub-stoichiometric WOx film"},{"order":"2","displayText":"O. Ginez, J.-M. Portal, Ch. Muller, \"Design and Test Challenges in Resistive Switching RAM (ReRAM): An Electrical Model for Defect Injections\", <i>Test Symposium 2009 14th IEEE European</i>, pp. 61-66, 2009.","links":{"documentLink":"/document/5170460","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5170460","pdfSize":"530KB"},"title":"Design and Test Challenges in Resistive Switching RAM (ReRAM): An Electrical Model for Defect Injections"},{"order":"3","displayText":"Jihan O. Capulong, Benjamin D. Briggs, Seann M. Bishop, Michael Q. Hovish, Richard J. Matyi, Nathaniel C. Cady, \"Effect of crystallinity on endurance and switching behavior of HfOx-based resistive memory devices\", <i>Integrated Reliability Workshop Final Report (IRW) 2012 IEEE International</i>, pp. 22-25, 2012.","links":{"documentLink":"/document/6468907","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6468907","pdfSize":"1705KB"},"title":"Effect of crystallinity on endurance and switching behavior of HfOx-based resistive memory devices"},{"order":"4","displayText":"Hee-Dong Kim, Ho-Myoung An, Tae Geun Kim, \"Ultrafast Resistive-Switching Phenomena Observed in NiN-Based ReRAM Cells\", <i>Electron Devices IEEE Transactions on</i>, vol. 59, no. 9, pp. 2302-2307, 2012.","links":{"documentLink":"/document/6221974","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6221974","pdfSize":"703KB"},"title":"Ultrafast Resistive-Switching Phenomena Observed in NiN-Based ReRAM Cells"},{"order":"5","displayText":"D. Ielmini, F. Nardi, C. Cagli, A. L. Lacaita, \"Trade-off between data retention and reset in NiO RRAMS\", <i>Reliability Physics Symposium (IRPS) 2010 IEEE International</i>, pp. 620-626, 2010.","links":{"documentLink":"/document/5488761","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5488761","pdfSize":"449KB"},"title":"Trade-off between data retention and reset in NiO RRAMS"},{"order":"6","displayText":"Yangyin Chen, \"ReRAM: History Status and Future\", <i>Electron Devices IEEE Transactions on</i>, vol. 67, no. 4, pp. 1420-1433, 2020.","links":{"documentLink":"/document/8961211","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8961211","pdfSize":"4266KB"},"title":"ReRAM: History, Status, and Future"}],"nonIeee":[{"order":"1","displayText":"F. Nardi, D. Ielmini, C. Cagli, S. Spiga, M. Fanciulli, L. Goux, D.J. Wouters, \"Control of filament size and reduction of reset current below 10\u03bcA in NiO resistance switching memories\", <i>Solid-State Electronics</i>, vol. 58, pp. 42, 2011.","links":{"crossRefLink":"https://doi.org/10.1016/j.sse.2010.11.031"},"title":"Control of filament size and reduction of reset current below 10\u03bcA in NiO resistance switching memories"}]},"nonIeeeCitationCount":"1","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.133065S","lastupdate":"2021-10-02","title":"Reliability of NiO-Based Resistive Switching Memory (ReRAM) Elements with Pillar W Bottom Electrode","contentType":"conferences","ieeeCitationCount":"6","publicationNumber":"5090563"},{"_id":5090607,"paperCitations":{"ieee":[{"order":"1","displayText":"P. Poliakov, P. Blomme, A. Vaglio Pret, M. Miranda Corbalan, J. Van Houdt, W. Dehaene, \"Bridging Lithography Processes with NAND Flash ECC Complexity\", <i>Memory Workshop (IMW) 2011 3rd IEEE International</i>, pp. 1-4, 2011.","links":{"documentLink":"/document/5873235","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5873235","pdfSize":"464KB"},"title":"Bridging Lithography Processes with NAND Flash ECC Complexity"},{"order":"2","displayText":"Udayan Ganguly, Theresa Guarini, Dirk Wellekens, Lucien Date, Yonah Cho, Aude Rothschild, Johanes Swenberg, \"Impact of Top-Surface Tunnel-Oxide Nitridation on Flash Memory Performance and Reliability\", <i>Electron Device Letters IEEE</i>, vol. 31, no. 2, pp. 123-125, 2010.","links":{"documentLink":"/document/5352225","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5352225","pdfSize":"411KB"},"title":"Impact of Top-Surface Tunnel-Oxide Nitridation on Flash Memory Performance and Reliability"},{"order":"3","displayText":"Pieter Blomme, Antonio Cacciato, Robin Degraeve, Sabrina Locorotondo, Christa Vrancken, Gouri Sankar Kar, Ingrid Debusschere, Jan Van Houdt, \"Monocrystalline Floating Gate Structure for Ultimate NAND Flash Scaling Towards the 12nm Node\", <i>Memory Workshop (IMW) 2012 4th IEEE International</i>, pp. 1-4, 2012.","links":{"documentLink":"/document/6213658","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6213658","pdfSize":"272KB"},"title":"Monocrystalline Floating Gate Structure for Ultimate NAND Flash Scaling Towards the 12nm Node"},{"order":"4","displayText":"P. Blomme, A. Cacciato, D. Wellekens, L. Breuil, M. Rosmeulen, G. S. Kar, S. Locorotondo, C. Vrancken, O. Richard, I. Debusschere, J. Van Houdt, \"Hybrid Floating Gate Cell for Sub-20-nm NAND Flash Memory Technology\", <i>Electron Device Letters IEEE</i>, vol. 33, no. 3, pp. 333-335, 2012.","links":{"documentLink":"/document/6151004","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6151004","pdfSize":"483KB"},"title":"Hybrid Floating Gate Cell for Sub-20-nm NAND Flash Memory Technology"},{"order":"5","displayText":"Pavel Poliakov, Pieter Blomme, Alessandro Vaglio Pret, Miguel Miranda Corbalan, Roel Gronheid, Diederik Verkest, Jan Van Houdt, Wim Dehaene, \"Induced Variability of Cell-to-Cell Interference by Line Edge Roughness in nand Flash Arrays\", <i>Electron Device Letters IEEE</i>, vol. 33, no. 2, pp. 164-166, 2012.","links":{"documentLink":"/document/6112176","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6112176","pdfSize":"490KB"},"title":"Induced Variability of Cell-to-Cell Interference by Line Edge Roughness in nand Flash Arrays"}]},"formulaStrippedArticleTitle":"Scalability of Fully Planar NAND Flash Memory Arrays Below 45nm","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.295171S","lastupdate":"2021-10-05","title":"Scalability of Fully Planar NAND Flash Memory Arrays Below 45nm","contentType":"conferences","ieeeCitationCount":"5","publicationNumber":"5090563"},{"_id":5090624,"paperCitations":{"ieee":[{"order":"1","displayText":"Suchi Johari, Arvind Kumar, Vivek Kumar Sehgal, \"Heterogeneous and Hybrid Clustered Topology for Networks-on-Chip\", <i>Computational Intelligence Communication Systems and Networks (CICSyN) 2015 7th International Conference on</i>, pp. 183-187, 2015.","links":{"documentLink":"/document/7311154","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7311154","pdfSize":"368KB"},"title":"Heterogeneous and Hybrid Clustered Topology for Networks-on-Chip"},{"order":"2","displayText":"Paolo Grani, \"From hybrid electro-photonic to all-optical on-chip interconnections for future CMPs\", <i>High Performance Computing & Simulation (HPCS) 2014 International Conference on</i>, pp. 999-1001, 2014.","links":{"documentLink":"/document/6903798","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6903798","pdfSize":"880KB"},"title":"From hybrid electro-photonic to all-optical on-chip interconnections for future CMPs"},{"order":"3","displayText":"M. Channoufi, P. Lecoy, R. Attia, B. Delacressonniere, \"Toward all optical interconnections in chip multiprocessor\", <i>Microelectronics (ICM) 2011 International Conference on</i>, pp. 1-6, 2011.","links":{"documentLink":"/document/6177416","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6177416","pdfSize":"938KB"},"title":"Toward all optical interconnections in chip multiprocessor"},{"order":"4","displayText":"Yue Wang, Zheng Chen, Ke Chen, Kang Wang, Huaxi Gu, \"An optimized optical router for mesh based Optical Networks-on-Chip\", <i>Optical Communications and Networks (ICOCN) 2015 14th International Conference on</i>, pp. 1-3, 2015.","links":{"documentLink":"/document/7203618","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7203618","pdfSize":"904KB"},"title":"An optimized optical router for mesh based Optical Networks-on-Chip"},{"order":"5","displayText":"Paolo Grani, Sandro Bartolini, Emanuele Furdiani, Luca Ramini, Davide Bertozzi, \"Integrated cross-layer solutions for enabling silicon photonics into future chip multiprocessors\", <i>Mixed-Signals Sensors and Systems Test Workshop (IMS3TW) 2014 19th International</i>, pp. 1-8, 2014.","links":{"documentLink":"/document/6997403","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6997403","pdfSize":"578KB"},"title":"Integrated cross-layer solutions for enabling silicon photonics into future chip multiprocessors"},{"order":"6","displayText":"Huaxi Gu, Kwai Hung Mo, Jiang Xu, Wei Zhang, \"A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip\", <i>VLSI 2009. ISVLSI '09. IEEE Computer Society Annual Symposium on</i>, pp. 19-24, 2009.","links":{"documentLink":"/document/5076377","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5076377","pdfSize":"456KB"},"title":"A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip"},{"order":"7","displayText":"Paolo Grani, Roberto Proietti, Stanley Cheung, S. J. Ben Yoo, \"Flat-Topology High-Throughput Compute Node With AWGR-Based Optical-Interconnects\", <i>Lightwave Technology Journal of</i>, vol. 34, no. 12, pp. 2959-2968, 2016.","links":{"documentLink":"/document/7361965","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7361965","pdfSize":"821KB"},"title":"Flat-Topology High-Throughput Compute Node With AWGR-Based Optical-Interconnects"},{"order":"8","displayText":"Sebastien Le Beux, Jelena Trajkovic, Ian O'Connor, Gabriela Nicolescu, Guy Bois, Pierre Paulin, \"Multi-Optical Network-on-Chip for Large Scale MPSoC\", <i>Embedded Systems Letters IEEE</i>, vol. 2, no. 3, pp. 77-80, 2010.","links":{"documentLink":"/document/5510105","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5510105","pdfSize":"669KB"},"title":"Multi-Optical Network-on-Chip for Large Scale MPSoC"},{"order":"9","displayText":"M. Channoufi, P. Lecoy, R. Attia, B. Delacressonniere, S. Garcia, \"Toward All Optical Interconnections in Chip Multiprocessor (2)\", <i>Reconfigurable Computing and FPGAs (ReConFig) 2011 International Conference on</i>, pp. 501-504, 2011.","links":{"documentLink":"/document/6128627","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6128627","pdfSize":"461KB"},"title":"Toward All Optical Interconnections in Chip Multiprocessor (2)"},{"order":"10","displayText":"Huaxi Gu, Jiang Xu, \"Design of 3D Optical Network on Chip\", <i>Photonics and Optoelectronics 2009. SOPO 2009. Symposium on</i>, pp. 1-4, 2009.","links":{"documentLink":"/document/5230071","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5230071","pdfSize":"277KB"},"title":"Design of 3D Optical Network on Chip"},{"order":"11","displayText":"Junhui Wang, Ming Zhu, Chao Peng, Lewen Zhou, Yue Qian, Wenhua Dou, \"Software-defined photonic network-on-chip\", <i>e-Technologies and Networks for Development (ICeND) 2014 Third International Conference on</i>, pp. 127-130, 2014.","links":{"documentLink":"/document/6991365","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6991365","pdfSize":"224KB"},"title":"Software-defined photonic network-on-chip"},{"order":"12","displayText":"Wei-Lun Zhao, Yi-Yuan Xie, Hong-Jun Che, Ye-Xiong Huang, Wei-Hua Xu, Xin Li, Jia-Chao Li, \"Performance improvement in mesh-based optical networks-on-chip\", <i>Embedded and Real-Time Computing Systems and Applications (RTCSA) 2014 IEEE 20th International Conference on</i>, pp. 1-6, 2014.","links":{"documentLink":"/document/6910560","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6910560","pdfSize":"583KB"},"title":"Performance improvement in mesh-based optical networks-on-chip"},{"order":"13","displayText":"Ke Chen, Huaxi Gu, Hui Li, Yawen Chen, Haibo Zhang, \"TWC-based approach for improving communication reliability in Optical Network-on-Chip\", <i>TENCON 2013 - 2013 IEEE Region 10 Conference (31194)</i>, pp. 1-4, 2013.","links":{"documentLink":"/document/6719009","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6719009","pdfSize":"601KB"},"title":"TWC-based approach for improving communication reliability in Optical Network-on-Chip"},{"order":"14","displayText":"Xianfang Tan, Mei Yang, Lei Zhang, Xiaohang Wang, Yingtao Jiang, \"A Hybrid Optoelectronic Networks-on-Chip Architecture\", <i>Lightwave Technology Journal of</i>, vol. 32, no. 5, pp. 991-998, 2014.","links":{"documentLink":"/document/6698322","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6698322","pdfSize":"7032KB"},"title":"A Hybrid Optoelectronic Networks-on-Chip Architecture"},{"order":"15","displayText":"Anja Boos, Luca Ramini, Ulf Schlichtmann, Davide Bertozzi, \"PROTON: An automatic place-and-route tool for optical Networks-on-Chip\", <i>Computer-Aided Design (ICCAD) 2013 IEEE/ACM International Conference on</i>, pp. 138-145, 2013.","links":{"documentLink":"/document/6691109","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6691109","pdfSize":"1876KB"},"title":"PROTON: An automatic place-and-route tool for optical Networks-on-Chip"},{"order":"16","displayText":"Mengjia Yan, Weiwei Fu, Chao Wang, Tianzhou Chen, Li Liu, \"Agent-Based Traffic Merging in Network-on-Chip\", <i>Parallel and Distributed Processing Symposium Workshops & PhD Forum (IPDPSW) 2013 IEEE 27th International</i>, pp. 649-658, 2013.","links":{"documentLink":"/document/6650941","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6650941","pdfSize":"329KB"},"title":"Agent-Based Traffic Merging in Network-on-Chip"},{"order":"17","displayText":"Junhui Wang, Gang Han, Baoliang Li, Jia Lu, Wenhua Dou, \"CPNoC: An Energy-Efficient Photonic Network-on-Chip\", <i>Advanced Information Networking and Applications Workshops (WAINA) 2013 27th International Conference on</i>, pp. 1571-1576, 2013.","links":{"documentLink":"/document/6550619","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6550619","pdfSize":"871KB"},"title":"CPNoC: An Energy-Efficient Photonic Network-on-Chip"},{"order":"18","displayText":"Junhui Wang, Baoliang Li, Quanyou Feng, Jia Lu, Wenhua Dou, \"A hierarchical butterfly-based photonic Network-on-Chip\", <i>Computer Science and Network Technology (ICCSNT) 2012 2nd International Conference on</i>, pp. 1978-1981, 2012.","links":{"documentLink":"/document/6526306","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6526306","pdfSize":"445KB"},"title":"A hierarchical butterfly-based photonic Network-on-Chip"},{"order":"19","displayText":"Yaoyao Ye, Jiang Xu, Baihan Huang, Xiaowen Wu, Wei Zhang, Xuan Wang, Mahdi Nikdast, Zhehui Wang, Weichen Liu, Zhe Wang, \"3-D Mesh-Based Optical Network-on-Chip for Multiprocessor System-on-Chip\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 32, no. 4, pp. 584-596, 2013.","links":{"documentLink":"/document/6480869","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6480869","pdfSize":"12319KB"},"title":"3-D Mesh-Based Optical Network-on-Chip for Multiprocessor System-on-Chip"},{"order":"20","displayText":"Junhui Wang, Baoliang Li, Quanyou Feng, Wenhua Dou, \"A Highly Scalable Butterfly-Based Photonic Network-on-Chip\", <i>Computer and Information Technology (CIT) 2012 IEEE 12th International Conference on</i>, pp. 33-37, 2012.","links":{"documentLink":"/document/6391870","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6391870","pdfSize":"437KB"},"title":"A Highly Scalable Butterfly-Based Photonic Network-on-Chip"},{"order":"21","displayText":"Meisam Abdollahi, Mohammad Khavari Tavana, Somayyeh Koohi, Shaahin Hessabi, \"ONC3: All-Optical NoC Based on Cube-Connected Cycles with Quasi-DOR Algorithm\", <i>Digital System Design (DSD) 2012 15th Euromicro Conference on</i>, pp. 296-303, 2012.","links":{"documentLink":"/document/6386904","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6386904","pdfSize":"463KB"},"title":"ONC3: All-Optical NoC Based on Cube-Connected Cycles with Quasi-DOR Algorithm"},{"order":"22","displayText":"Rui Min, Ruiqiang Ji, Qiaoshan Chen, Lei Zhang, Lin Yang, \"A Universal Method for Constructing N-Port Nonblocking Optical Router for Photonic Networks-On-Chip\", <i>Lightwave Technology Journal of</i>, vol. 30, no. 23, pp. 3736-3741, 2012.","links":{"documentLink":"/document/6353486","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6353486","pdfSize":"995KB"},"title":"A Universal Method for Constructing N-Port Nonblocking Optical Router for Photonic Networks-On-Chip"},{"order":"23","displayText":"Lin Yang, Ruiqiang Ji, Lei Zhang, Jianfeng Ding, Yonghui Tian, Ping Zhou, Yangyang Lu, Weiwei Zhu, \"Optical routers with ultra-low power consumption for photonic networks-on-chip\", <i>Lasers and Electro-Optics (CLEO) 2012 Conference on</i>, pp. 1-2, 2012.","links":{"documentLink":"/document/6325719","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6325719","pdfSize":"893KB"},"title":"Optical routers with ultra-low power consumption for photonic networks-on-chip"},{"order":"24","displayText":"Lei Zhang, Xianfang Tan, Mei Yang, Yingtao Jiang, Peng Liu, Jianyi Yang, \"Circuit-switched on-chip photonic interconnection network\", <i>Group IV Photonics (GFP) 2012 IEEE 9th International Conference on</i>, pp. 282-284, 2012.","links":{"documentLink":"/document/6324160","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6324160","pdfSize":"196KB"},"title":"Circuit-switched on-chip photonic interconnection network"},{"order":"25","displayText":"Hoda Aghaei Khouzani, Somayyeh Koohi, Shaahin Hessabi, \"Fully contention-free optical NoC based on wavelenght routing\", <i>Computer Architecture and Digital Systems (CADS) 2012 16th CSI International Symposium on</i>, pp. 81-86, 2012.","links":{"documentLink":"/document/6316424","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6316424","pdfSize":"223KB"},"title":"Fully contention-free optical NoC based on wavelenght routing"},{"order":"26","displayText":"Zhehui Wang, Jiang Xu, Xiaowen Wu, Yaoyao Ye, Wei Zhang, Weichen Liu, Mahdi Nikdast, Xuan Wang, Zhe Wang, \"A novel low-waveguide-crossing floorplan for fat tree based optical networks-on-chip\", <i>Optical Interconnects Conference 2012 IEEE</i>, pp. 100-101, 2012.","links":{"documentLink":"/document/6224427","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6224427","pdfSize":"213KB"},"title":"A novel low-waveguide-crossing floorplan for fat tree based optical networks-on-chip"},{"order":"27","displayText":"John Kim, Kiyoung Choi, Gabriel Loh, \"Exploiting New Interconnect Technologies in On-Chip Communication\", <i>Emerging and Selected Topics in Circuits and Systems IEEE Journal on</i>, vol. 2, no. 2, pp. 124-136, 2012.","links":{"documentLink":"/document/6212473","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6212473","pdfSize":"1026KB"},"title":"Exploiting New Interconnect Technologies in On-Chip Communication"},{"order":"28","displayText":"Christopher Batten, Ajay Joshi, Vladimir Stojanovic, Krste Asanovic, \"Designing Chip-Level Nanophotonic Interconnection Networks\", <i>Emerging and Selected Topics in Circuits and Systems IEEE Journal on</i>, vol. 2, no. 2, pp. 137-153, 2012.","links":{"documentLink":"/document/6211450","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6211450","pdfSize":"2067KB"},"title":"Designing Chip-Level Nanophotonic Interconnection Networks"},{"order":"29","displayText":"Yaoyao Ye, Jiang Xu, Xiaowen Wu, Wei Zhang, Xuan Wang, Mahdi Nikdast, Zhehui Wang, Weichen Liu, \"System-Level Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 21, no. 2, pp. 292-305, 2013.","links":{"documentLink":"/document/6146413","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6146413","pdfSize":"2427KB"},"title":"System-Level Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip"},{"order":"30","displayText":"Quanyou Feng, Dongson Ban, Huanzhong Li, Wenhua Dou, \"Optical burst switching for many-core processor-to-memory photonic networks\", <i>Computer Science & Education (ICCSE) 2011 6th International Conference on</i>, pp. 541-546, 2011.","links":{"documentLink":"/document/6028697","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6028697","pdfSize":"210KB"},"title":"Optical burst switching for many-core processor-to-memory photonic networks"}],"nonIeee":[{"order":"1","displayText":"K. Jayasree, B. Naresh Kumar Reddy, B. Srinuvasu Kumar, J. V. N. Ramesh, Pranose J. Edavoor, Mohd Kashif Zia Ansari, \"Poster: An Efficient Low Power & High Performance in MPSOC\", <i>Proceedings of the Third International Symposium on Women in Computing and Informatics</i>, pp. 708, 2015.","links":{"documentLink":"/document/7615994","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7615994"},"title":"Poster: An Efficient Low Power & High Performance in MPSOC"},{"order":"2","displayText":"Paolo Grani, Sandro Bartolini, \"Scalable Path-Setup Scheme for All-Optical Dynamic Circuit Switched NoCs in Cache Coherent CMPs\", <i>ACM Journal on Emerging Technologies in Computing Systems</i>, vol. 14, pp. 1, 2018.","links":{},"title":"Scalable Path-Setup Scheme for All-Optical Dynamic Circuit Switched NoCs in Cache Coherent CMPs"},{"order":"3","displayText":"Mengquan Li, Weichen Liu, Lei Yang, Peng Chen, Duo Liu, Nan Guan, \"Routing in optical network-on-chip: minimizing contention with guaranteed thermal reliability\", <i>Proceedings of the 24th Asia and South Pacific Design Automation Conference</i>, pp. 364, 2019.","links":{"documentLink":"/document/8825396","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8825396"},"title":"Routing in optical network-on-chip: minimizing contention with guaranteed thermal reliability"}]},"formulaStrippedArticleTitle":"A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip","nonIeeeCitationCount":"3","contentTypeDisplay":"Conferences","patentCitationCount":"2","mlTime":"PT1.032924S","lastupdate":"2021-10-02","title":"A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip","contentType":"conferences","ieeeCitationCount":"31","publicationNumber":"4926138"},{"_id":5090625,"paperCitations":{"ieee":[{"order":"1","displayText":"Omar Hammami, Mohamad Hairol Jabbar, \"NOC-based MPSoC design and implementation on FPGA: DCT application\", <i>Quality Electronic Design (ASQED) 2012 4th Asia Symposium on</i>, pp. 277-285, 2012.","links":{"documentLink":"/document/6320516","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6320516","pdfSize":"355KB"},"title":"NOC-based MPSoC design and implementation on FPGA: DCT application"},{"order":"2","displayText":"Pingqiang Zhou, Ping-Hung Yuh, Sachin S. Sapatnekar, \"Application-specific 3D Network-on-Chip design using simulated allocation\", <i>Design Automation Conference (ASP-DAC) 2010 15th Asia and South Pacific</i>, pp. 517-522, 2010.","links":{"documentLink":"/document/5419830","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5419830","pdfSize":"162KB"},"title":"Application-specific 3D Network-on-Chip design using simulated allocation"},{"order":"3","displayText":"Srinivasan Murali, Luca Benini, Giovanni De Micheli, \"Design of Networks on Chips for 3D ICs\", <i>Design Automation Conference (ASP-DAC) 2010 15th Asia and South Pacific</i>, pp. 167-168, 2010.","links":{"documentLink":"/document/5419902","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5419902","pdfSize":"172KB"},"title":"Design of Networks on Chips for 3D ICs"},{"order":"4","displayText":"Kan Wang, Sheqin Dong, \"Power optimization for application-specific 3D network-on-chip with multiple supply voltages\", <i>Design Automation Conference (ASP-DAC) 2013 18th Asia and South Pacific</i>, pp. 362-367, 2013.","links":{"documentLink":"/document/6509622","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6509622","pdfSize":"687KB"},"title":"Power optimization for application-specific 3D network-on-chip with multiple supply voltages"},{"order":"5","displayText":"Binjie Song, Shan Zeng, Yuchun Ma, Ning Xu, Yu Wang, \"Tree-Based Partitioning Approach for Network-on-Chip Synthesis\", <i>Computer-Aided Design and Computer Graphics (CAD/Graphics) 2011 12th International Conference on</i>, pp. 465-470, 2011.","links":{"documentLink":"/document/6062829","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6062829","pdfSize":"512KB"},"title":"Tree-Based Partitioning Approach for Network-on-Chip Synthesis"},{"order":"6","displayText":"Masoumeh Ebrahimi, Masoud Daneshtalab, Pasi Liljeberg, Hannu Tenhunen, \"Fault-tolerant method with distributed monitoring and management technique for 3D stacked meshes\", <i>Computer Architecture and Digital Systems (CADS) 2013 17th CSI International Symposium on</i>, pp. 93-98, 2013.","links":{"documentLink":"/document/6714243","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6714243","pdfSize":"382KB"},"title":"Fault-tolerant method with distributed monitoring and management technique for 3D stacked meshes"},{"order":"7","displayText":"Masoumeh Ebrahimi, Awet Yemane Weldezion, Masoud Daneshtalab, \"NoD: Network-on-Die as a standalone NoC for heterogeneous many-core systems in 2.5D ICs\", <i>Computer Architecture and Digital Systems (CADS) 2017 19th International Symposium on</i>, pp. 1-6, 2017.","links":{"documentLink":"/document/8310676","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8310676","pdfSize":"684KB"},"title":"NoD: Network-on-Die as a standalone NoC for heterogeneous many-core systems in 2.5D ICs"},{"order":"8","displayText":"Gul N. Khan, Anita Tino, \"Synthesis of NoC Interconnects for Multi-core Architectures\", <i>Complex Intelligent and Software Intensive Systems (CISIS) 2012 Sixth International Conference on</i>, pp. 432-437, 2012.","links":{"documentLink":"/document/6245638","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6245638","pdfSize":"505KB"},"title":"Synthesis of NoC Interconnects for Multi-core Architectures"},{"order":"9","displayText":"Atef Dorai, Virginie Fresse, El-Bay Bourennane, Abdellatif Mtibaa, \"A Novel Architecture for Inter-FPGA Traffic Collision Management\", <i>Computational Science and Engineering (CSE) 2014 IEEE 17th International Conference on</i>, pp. 487-495, 2014.","links":{"documentLink":"/document/7023626","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7023626","pdfSize":"536KB"},"title":"A Novel Architecture for Inter-FPGA Traffic Collision Management"},{"order":"10","displayText":"Haoyuan Ying, Ashok Jaiswal, Mohamed A Abd El Ghany, Thomas Hollstein, Klaus Hofmann, \"A simulation framework for 3-dimension Networks-on-chip with different vertical channel density configurations\", <i>Design and Diagnostics of Electronic Circuits & Systems (DDECS) 2012 IEEE 15th International Symposium on</i>, pp. 83-88, 2012.","links":{"documentLink":"/document/6219030","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6219030","pdfSize":"278KB"},"title":"A simulation framework for 3-dimension Networks-on-chip with different vertical channel density configurations"},{"order":"11","displayText":"Arash Barzinmehr, Suleyman Tosun, \"Energy-aware application-specific topology generation for 3D Network-on-Chips\", <i>Design and Diagnostics of Electronic Circuits & Systems (DDECS) 2017 IEEE 20th International Symposium on</i>, pp. 84-87, 2017.","links":{"documentLink":"/document/7934575","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7934575","pdfSize":"1300KB"},"title":"Energy-aware application-specific topology generation for 3D Network-on-Chips"},{"order":"12","displayText":"Radhika Jagtap, Sumeet S. Kumar, Rene van Leuken, \"A Methodology for Early Exploration of TSV Placement Topologies in 3D Stacked ICs\", <i>Digital System Design (DSD) 2012 15th Euromicro Conference on</i>, pp. 382-388, 2012.","links":{"documentLink":"/document/6386914","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6386914","pdfSize":"2759KB"},"title":"A Methodology for Early Exploration of TSV Placement Topologies in 3D Stacked ICs"},{"order":"13","displayText":"Michael Opoku Agyeman, Ali Ahmadinia, Alireza Shahrabi, \"Low power heterogeneous 3D Networks-on-Chip architectures\", <i>High Performance Computing and Simulation (HPCS) 2011 International Conference on</i>, pp. 533-538, 2011.","links":{"documentLink":"/document/5999871","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5999871","pdfSize":"715KB"},"title":"Low power heterogeneous 3D Networks-on-Chip architectures"},{"order":"14","displayText":"Klaus Hofmann, \"Network-on-Chip: Challenges for the interconnect and I/O-architecture\", <i>High Performance Computing and Simulation (HPCS) 2012 International Conference on</i>, pp. 252-253, 2012.","links":{"documentLink":"/document/6266920","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6266920","pdfSize":"206KB"},"title":"Network-on-Chip: Challenges for the interconnect and I/O-architecture"},{"order":"15","displayText":"Haoyuan Ying, Ashok Jaiswal, Klaus Hofmann, \"Deadlock-free routing algorithms for 3-dimension Networks-on-Chip with reduced vertical channel density topologies\", <i>High Performance Computing and Simulation (HPCS) 2012 International Conference on</i>, pp. 268-274, 2012.","links":{"documentLink":"/document/6266923","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6266923","pdfSize":"883KB"},"title":"Deadlock-free routing algorithms for 3-dimension Networks-on-Chip with reduced vertical channel density topologies"},{"order":"16","displayText":"Wooyoung Jang, Ou He, Jae-Seok Yang, David Z. Pan, \"Chemical-mechanical polishing aware application-specific 3D NoC design\", <i>Computer-Aided Design (ICCAD) 2011 IEEE/ACM International Conference on</i>, pp. 207-212, 2011.","links":{"documentLink":"/document/6105327","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6105327","pdfSize":"766KB"},"title":"Chemical-mechanical polishing aware application-specific 3D NoC design"},{"order":"17","displayText":"Yong Hu, Daniel M\u00fcller-Gritschneder, Martha Johanna Sepulveda, Guy Gogniat, Ulf Schlichtmann, \"Automatic ILP-based Firewall Insertion for Secure Application-Specific Networks-on-Chip\", <i>Interconnection Network Architectures: On-Chip Multi-Chip (INA-OCMC) 2015 Ninth International Workshop on</i>, pp. 9-12, 2015.","links":{"documentLink":"/document/7051996","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7051996","pdfSize":"216KB"},"title":"Automatic ILP-based Firewall Insertion for Secure Application-Specific Networks-on-Chip"},{"order":"18","displayText":"Virginie Fresse, Zhiwei Ge, Junyan Tan, Frederic Rousseau, \"Case study: Deployment of the 2D NoC on 3D for the generation of large emulation platforms\", <i>Image Processing Theory Tools and Applications (IPTA) 2012 3rd International Conference on</i>, pp. 435-441, 2012.","links":{"documentLink":"/document/6469515","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6469515","pdfSize":"728KB"},"title":"Case study: Deployment of the 2D NoC on 3D for the generation of large emulation platforms"},{"order":"19","displayText":"S\u00e9bastien Le Beux, Gabriela Nicolescu, Guy Bois, Pierre Paulin, \"A system-level exploration flow for optical network on chip (ONoC) in 3D MPSoC\", <i>Circuits and Systems (ISCAS) Proceedings of 2010 IEEE International Symposium on</i>, pp. 3613-3616, 2010.","links":{"documentLink":"/document/5537794","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5537794","pdfSize":"447KB"},"title":"A system-level exploration flow for optical network on chip (ONoC) in 3D MPSoC"},{"order":"20","displayText":"Igor Loi, Pol Marchal, Antonio Pullini, Luca Benini, \"3D NoCs \u2014 Unifying inter & intra chip communication\", <i>Circuits and Systems (ISCAS) Proceedings of 2010 IEEE International Symposium on</i>, pp. 3337-3340, 2010.","links":{"documentLink":"/document/5537895","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5537895","pdfSize":"642KB"},"title":"3D NoCs \u2014 Unifying inter & intra chip communication"},{"order":"21","displayText":"Wei Zhong, Song Chen, Fei Ma, Takeshi Yoshimura, Satoshi Goto, \"Floorplanning driven Network-on-Chip synthesis for 3-D SoCs\", <i>Circuits and Systems (ISCAS) 2011 IEEE International Symposium on</i>, pp. 1203-1206, 2011.","links":{"documentLink":"/document/5937785","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5937785","pdfSize":"237KB"},"title":"Floorplanning driven Network-on-Chip synthesis for 3-D SoCs"},{"order":"22","displayText":"Zhen Zhang, Shouyi Yin, Leibo Liu, Shaojun Wei, \"An inductive-coupling interconnected application-specific 3D NoC design\", <i>Circuits and Systems (ISCAS) 2013 IEEE International Symposium on</i>, pp. 550-553, 2013.","links":{"documentLink":"/document/6571902","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6571902","pdfSize":"801KB"},"title":"An inductive-coupling interconnected application-specific 3D NoC design"},{"order":"23","displayText":"Bo Huang, Song Chen, Wei Zhong, Takeshi Yoshimura, \"Topology-aware floorplanning for 3D application-specific Network-on-Chip synthesis\", <i>Circuits and Systems (ISCAS) 2013 IEEE International Symposium on</i>, pp. 1732-1735, 2013.","links":{"documentLink":"/document/6572199","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6572199","pdfSize":"665KB"},"title":"Topology-aware floorplanning for 3D application-specific Network-on-Chip synthesis"},{"order":"24","displayText":"Shashikanth Bobba, Pierre-Emmanuel Gaillardon, Ciprian Seiculescu, Vasilis F. Pavlidis, Giovanni De Micheli, \"3.5-D integration: A case study\", <i>Circuits and Systems (ISCAS) 2013 IEEE International Symposium on</i>, pp. 2087-2090, 2013.","links":{"documentLink":"/document/6572285","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6572285","pdfSize":"1131KB"},"title":"3.5-D integration: A case study"},{"order":"25","displayText":"Jinho Lee, Mingyang Zhu, Kiyoung Choi, Jung Ho Ahn, Rohit Sharma, \"3D network-on-chip with wireless links through inductive coupling\", <i>SoC Design Conference (ISOCC) 2011 International</i>, pp. 353-356, 2011.","links":{"documentLink":"/document/6138783","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6138783","pdfSize":"482KB"},"title":"3D network-on-chip with wireless links through inductive coupling"},{"order":"26","displayText":"Wei Zhong, Bei Yu, Song Chen, Takeshi Yoshimura, Sheqin Dong, Satoshi Goto, \"Application-specific Network-on-Chip synthesis: Cluster generation and network component insertion\", <i>Quality Electronic Design (ISQED) 2011 12th International Symposium on</i>, pp. 1-6, 2011.","links":{"documentLink":"/document/5770718","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5770718","pdfSize":"238KB"},"title":"Application-specific Network-on-Chip synthesis: Cluster generation and network component insertion"},{"order":"27","displayText":"Nishit Kapadia, Sudeep Pasricha, \"A co-synthesis methodology for power delivery and data interconnection networks in 3D ICs\", <i>Quality Electronic Design (ISQED) 2013 14th International Symposium on</i>, pp. 73-79, 2013.","links":{"documentLink":"/document/6523593","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6523593","pdfSize":"325KB"},"title":"A co-synthesis methodology for power delivery and data interconnection networks in 3D ICs"},{"order":"28","displayText":"Anish S. Kumar, M. Pawan Kumar, Srinivasan Murali, V. Kamakoti, Luca Benini, Giovanni De Micheli, \"A Simulation Based Buffer Sizing Algorithm for Network on Chips\", <i>VLSI (ISVLSI) 2011 IEEE Computer Society Annual Symposium on</i>, pp. 206-211, 2011.","links":{"documentLink":"/document/5992481","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5992481","pdfSize":"440KB"},"title":"A Simulation Based Buffer Sizing Algorithm for Network on Chips"},{"order":"29","displayText":"M. Pawan Kumar, Anish S. Kumar, Srinivasan Murali, Luca Benini, Kamakoti Veezhinathan, \"A Method for Integrating Network-on-Chip Topologies with 3D ICs\", <i>VLSI (ISVLSI) 2011 IEEE Computer Society Annual Symposium on</i>, pp. 60-65, 2011.","links":{"documentLink":"/document/5992460","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5992460","pdfSize":"629KB"},"title":"A Method for Integrating Network-on-Chip Topologies with 3D ICs"},{"order":"30","displayText":"Seyyed Hossein Seyyedaghaei Rezaei, Abbas Mazloumi, Mehdi Modarressi, Pejman Lotfi-Kamran, \"Dynamic Resource Sharing for High-Performance 3-D Networks-on-Chip\", <i>Computer Architecture Letters</i>, vol. 15, no. 1, pp. 5-8, 2016.","links":{"documentLink":"/document/7130569","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7130569","pdfSize":"378KB"},"title":"Dynamic Resource Sharing for High-Performance 3-D Networks-on-Chip"}],"nonIeee":[{"order":"1","displayText":"Dongjin Lee, Sourav Das, Janardhan Rao Doppa, Partha Pratim Pande, Krishnendu Chakrabarty, \"Performance and Thermal Tradeoffs for Energy-Efficient Monolithic 3D Network-on-Chip\", <i>ACM Transactions on Design Automation of Electronic Systems</i>, vol. 23, pp. 1, 2018.","links":{},"title":"Performance and Thermal Tradeoffs for Energy-Efficient Monolithic 3D Network-on-Chip"},{"order":"2","displayText":"Dongjin Lee, Sourav Das, Dae Hyun Kim, Janardhan Rao Doppa, Partha Pratim Pande, \"Design Space Exploration of 3D Network-on-Chip\", <i>ACM Journal on Emerging Technologies in Computing Systems</i>, vol. 14, pp. 1, 2018.","links":{},"title":"Design Space Exploration of 3D Network-on-Chip"},{"order":"3","displayText":"Ciprian Seiculescu, Srinivasan Murali, Luca Benini, Giovanni De Micheli, <i>3D Integration for NoC-based SoC Architectures</i>, pp. 193, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4419-7618-5_9"},"title":""},{"order":"4","displayText":"Ciprian Seiculescu, Srinivasan Murali, Luca Benini, Giovanni De Micheli, <i>Low Power Networks-on-Chip</i>, pp. 199, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4419-6911-8_8"},"title":""},{"order":"5","displayText":"Vasilis F. Pavlidis, Eby G. Friedman, <i>3D Integration for NoC-based SoC Architectures</i>, pp. 89, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4419-7618-5_5"},"title":""},{"order":"6","displayText":"Wei ZHONG, Takeshi YOSHIMURA, Bei YU, Song CHEN, Sheqin DONG, Satoshi GOTO, \"Cluster Generation and Network Component Insertion for Topology Synthesis of Application-Specific Network-on-Chips\", <i>IEICE Transactions on Electronics</i>, vol. E95-C, pp. 534, 2012.","links":{"crossRefLink":"https://doi.org/10.1587/transele.E95.C.534"},"title":"Cluster Generation and Network Component Insertion for Topology Synthesis of Application-Specific Network-on-Chips"},{"order":"7","displayText":"A. Mahdoum, \"Combined heuristics for synthesis of SOCs with time and power constraints\", <i>Computers & Electrical Engineering</i>, vol. 38, pp. 1687, 2012.","links":{"crossRefLink":"https://doi.org/10.1016/j.compeleceng.2012.07.008"},"title":"Combined heuristics for synthesis of SOCs with time and power constraints"},{"order":"8","displayText":"Xin Jiang, Ran Zhang, Takahiro Watanabe, \"An Efficient Algorithm for 3D NoC Architecture Optimization\", <i>IPSJ Transactions on System LSI Design Methodology</i>, vol. 6, pp. 34, 2013.","links":{"crossRefLink":"https://doi.org/10.2197/ipsjtsldm.6.34"},"title":"An Efficient Algorithm for 3D NoC Architecture Optimization"},{"order":"9","displayText":"Lei ZHOU, Ning WU, Xin CHEN, \"A Design Methodology for Three-Dimensional Hybrid NoC-Bus Architecture\", <i>IEICE Transactions on Electronics</i>, vol. E96.C, pp. 492, 2013.","links":{"crossRefLink":"https://doi.org/10.1587/transele.E96.C.492"},"title":"A Design Methodology for Three-Dimensional Hybrid NoC-Bus Architecture"},{"order":"10","displayText":"Wei ZHONG, Song CHEN, Bo HUANG, Takeshi YOSHIMURA, Satoshi GOTO, \"Floorplanning and Topology Synthesis for Application-Specific Network-on-Chips\", <i>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences</i>, vol. E96.A, pp. 1174, 2013.","links":{"crossRefLink":"https://doi.org/10.1587/transfun.E96.A.1174"},"title":"Floorplanning and Topology Synthesis for Application-Specific Network-on-Chips"},{"order":"11","displayText":"Jyothi Thomas John, Nikhil Dahare, Budamagunta Chaithanya, John Reuben, \"Communication Centric Floorplanning of NoC Based System on Chip\", <i>Procedia Computer Science</i>, vol. 93, pp. 259, 2016.","links":{"crossRefLink":"https://doi.org/10.1016/j.procs.2016.07.209"},"title":"Communication Centric Floorplanning of NoC Based System on Chip"},{"order":"12","displayText":"Kanchan Manna, Shivam Swami, Santanu Chattopadhyay, Indranil Sengupta, \"Integrated Through-Silicon Via Placement and Application Mapping for 3D Mesh-Based NoC Design\", <i>ACM Transactions on Embedded Computing Systems</i>, vol. 16, pp. 1, 2016.","links":{},"title":"Integrated Through-Silicon Via Placement and Application Mapping for 3D Mesh-Based NoC Design"},{"order":"13","displayText":"Kanchan Manna, Jimson Mathew, <i>Design and Test Strategies for 2D/3D Integration for NoC-based Multicore Architectures</i>, pp. 13, 2020.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-030-31310-4_2"},"title":""}]},"formulaStrippedArticleTitle":"SunFloor 3D: A tool for Networks On Chip topology synthesis for 3D systems on chips","nonIeeeCitationCount":"13","contentTypeDisplay":"Conferences","patentCitationCount":"1","mlTime":"PT0.604073S","lastupdate":"2021-09-18","title":"SunFloor 3D: A tool for Networks On Chip topology synthesis for 3D systems on chips","contentType":"conferences","ieeeCitationCount":"60","publicationNumber":"4926138"},{"_id":5090627,"paperCitations":{"ieee":[{"order":"1","displayText":"Yi He, Gensheng Chen, \"An inclusive fault model for Network-on-Chip\", <i>ASIC (ASICON) 2015 IEEE 11th International Conference on</i>, pp. 1-4, 2015.","links":{"documentLink":"/document/7516953","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7516953","pdfSize":"249KB"},"title":"An inclusive fault model for Network-on-Chip"},{"order":"2","displayText":"Yung-Chang Chang, Ching-Te Chiu, Shih-Yin Lin, Chung-Kai Liu, \"On the design and analysis of fault tolerant NoC architecture using spare routers\", <i>Design Automation Conference (ASP-DAC) 2011 16th Asia and South Pacific</i>, pp. 431-436, 2011.","links":{"documentLink":"/document/5722228","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5722228","pdfSize":"411KB"},"title":"On the design and analysis of fault tolerant NoC architecture using spare routers"},{"order":"3","displayText":"Cheng Liu, Lei Zhang, Yinhe Han, Xiaowei Li, \"A resilient on-chip router design through data path salvaging\", <i>Design Automation Conference (ASP-DAC) 2011 16th Asia and South Pacific</i>, pp. 437-442, 2011.","links":{"documentLink":"/document/5722230","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5722230","pdfSize":"144KB"},"title":"A resilient on-chip router design through data path salvaging"},{"order":"4","displayText":"Sudeep Pasricha, Yong Zou, \"NS-FTR: A fault tolerant routing scheme for networks on chip with permanent and runtime intermittent faults\", <i>Design Automation Conference (ASP-DAC) 2011 16th Asia and South Pacific</i>, pp. 443-448, 2011.","links":{"documentLink":"/document/5722231","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5722231","pdfSize":"359KB"},"title":"NS-FTR: A fault tolerant routing scheme for networks on chip with permanent and runtime intermittent faults"},{"order":"5","displayText":"Zhiliang Qian, Chi-Ying Tsui, \"A thermal-aware application specific routing algorithm for Network-on-Chip design\", <i>Design Automation Conference (ASP-DAC) 2011 16th Asia and South Pacific</i>, pp. 449-454, 2011.","links":{"documentLink":"/document/5722232","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5722232","pdfSize":"1553KB"},"title":"A thermal-aware application specific routing algorithm for Network-on-Chip design"},{"order":"6","displayText":"Masoumeh Ebrahimi, Masoud Daneshtalab, Juha Plosila, Farhad Mehdipour, \"MD: Minimal path-based fault-tolerant routing in on-Chip Networks\", <i>Design Automation Conference (ASP-DAC) 2013 18th Asia and South Pacific</i>, pp. 35-40, 2013.","links":{"documentLink":"/document/6509555","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6509555","pdfSize":"211KB"},"title":"MD: Minimal path-based fault-tolerant routing in on-Chip Networks"},{"order":"7","displayText":"Masashi Imai, Tomohiro Yoneda, \"Improving Dependability and Performance of Fully Asynchronous On-chip Networks\", <i>Asynchronous Circuits and Systems (ASYNC) 2011 17th IEEE International Symposium on</i>, pp. 65-76, 2011.","links":{"documentLink":"/document/5770570","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5770570","pdfSize":"306KB"},"title":"Improving Dependability and Performance of Fully Asynchronous On-chip Networks"},{"order":"8","displayText":"Masoumeh Ebrahimi, Masoud Daneshtalab, Pasi Liljeberg, Hannu Tenhunen, \"Fault-tolerant method with distributed monitoring and management technique for 3D stacked meshes\", <i>Computer Architecture and Digital Systems (CADS) 2013 17th CSI International Symposium on</i>, pp. 93-98, 2013.","links":{"documentLink":"/document/6714243","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6714243","pdfSize":"382KB"},"title":"Fault-tolerant method with distributed monitoring and management technique for 3D stacked meshes"},{"order":"9","displayText":"Vahid Babaei Ajabshir, Suleyman Tosun, \"Fault-Tolerant Routing for Irregular-Topology-Based Network-on-Chips\", <i>Computing and Networking (CANDAR) 2014 Second International Symposium on</i>, pp. 123-129, 2014.","links":{"documentLink":"/document/7052171","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7052171","pdfSize":"264KB"},"title":"Fault-Tolerant Routing for Irregular-Topology-Based Network-on-Chips"},{"order":"10","displayText":"Hamed S. Kia, Cristinel Ababei, \"A new fault-tolerant and congestion-aware adaptive routing algorithm for regular Networks-on-Chip\", <i>Evolutionary Computation (CEC) 2011 IEEE Congress on</i>, pp. 2465-2472, 2011.","links":{"documentLink":"/document/5949923","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5949923","pdfSize":"1005KB"},"title":"A new fault-tolerant and congestion-aware adaptive routing algorithm for regular Networks-on-Chip"},{"order":"11","displayText":"Mohammad Reza Kakoee, Valeria Bertacco, Luca Benini, \"ReliNoC: A reliable network for priority-based on-chip communication\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-6, 2011.","links":{"documentLink":"/document/5763112","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5763112","pdfSize":"289KB"},"title":"ReliNoC: A reliable network for priority-based on-chip communication"},{"order":"12","displayText":"Naoya Onizawa, Atsushi Matsumoto, Takahiro Hanyu, \"Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-6, 2011.","links":{"documentLink":"/document/5763132","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5763132","pdfSize":"789KB"},"title":"Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring"},{"order":"13","displayText":"Fabien Chaix, Dimiter Avresky, Nacer-Eddine Zergainoh, Michael Nicolaidis, \"A fault-tolerant deadlock-free adaptive routing for on chip interconnects\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-4, 2011.","links":{"documentLink":"/document/5763303","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5763303","pdfSize":"111KB"},"title":"A fault-tolerant deadlock-free adaptive routing for on chip interconnects"},{"order":"14","displayText":"Sara Akbari, Ali Shafiee, Mahmoud Fathy, Reza Berangi, \"AFRA: A low cost high performance reliable routing for 3D mesh NoCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 332-337, 2012.","links":{"documentLink":"/document/6176490","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6176490","pdfSize":"422KB"},"title":"AFRA: A low cost high performance reliable routing for 3D mesh NoCs"},{"order":"15","displayText":"Mojtaba Valinataj, Siamak Mohammadi, Juha Plosila, Pasi Liljeberg, \"A fault-tolerant and congestion-aware routing algorithm for Networks-on-Chip\", <i>Design and Diagnostics of Electronic Circuits and Systems (DDECS) 2010 IEEE 13th International Symposium on</i>, pp. 139-144, 2010.","links":{"documentLink":"/document/5491798","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5491798","pdfSize":"515KB"},"title":"A fault-tolerant and congestion-aware routing algorithm for Networks-on-Chip"},{"order":"16","displayText":"Mohammad-Hashem Haghbayan, Amir-Mohammad Rahmani, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen, \"Online testing of many-core systems in the Dark Silicon era\", <i>Design and Diagnostics of Electronic Circuits & Systems 17th International Symposium on</i>, pp. 141-146, 2014.","links":{"documentLink":"/document/6868778","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6868778","pdfSize":"2402KB"},"title":"Online testing of many-core systems in the Dark Silicon era"},{"order":"17","displayText":"Khalid Latif, Amir-Mohammad Rahmani, Ethiopia Nigussie, Hannu Tenhunen, Tiberiu Seceleanu, \"A Novel Topology-Independent Router Architecture to Enhance Reliability and Performance of Networks-on-Chip\", <i>Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) 2011 IEEE International Symposium on</i>, pp. 454-462, 2011.","links":{"documentLink":"/document/6104474","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6104474","pdfSize":"568KB"},"title":"A Novel Topology-Independent Router Architecture to Enhance Reliability and Performance of Networks-on-Chip"},{"order":"18","displayText":"Tomohiro Yoneda, Masashi Imai, \"Dependable routing in multi-chip NoC platforms for automotive applications\", <i>Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) 2012 IEEE International Symposium on</i>, pp. 217-224, 2012.","links":{"documentLink":"/document/6378227","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6378227","pdfSize":"291KB"},"title":"Dependable routing in multi-chip NoC platforms for automotive applications"},{"order":"19","displayText":"Manoj Kumar, Pankaj, Vijay Laxmi, Manoj Singh Gaur, Seok-Bum Ko, \"Reconfigurable distributed fault tolerant routing algorithm for on-chip networks\", <i>Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) 2013 IEEE International Symposium on</i>, pp. 290-295, 2013.","links":{"documentLink":"/document/6653621","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6653621","pdfSize":"2653KB"},"title":"Reconfigurable distributed fault tolerant routing algorithm for on-chip networks"},{"order":"20","displayText":"Mohammad-Hashem Haghbayan, Amir-Mohammad Rahmani, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen, \"Energy-efficient concurrent testing approach for many-core systems in the dark silicon age\", <i>Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) 2014 IEEE International Symposium on</i>, pp. 270-275, 2014.","links":{"documentLink":"/document/6962075","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6962075","pdfSize":"474KB"},"title":"Energy-efficient concurrent testing approach for many-core systems in the dark silicon age"},{"order":"21","displayText":"Masoumeh Ebrahimi, Junshi Wang, Letian Huang, Masoud Daneshtalab, Axel Jantsch, \"Rescuing healthy cores against disabled routers\", <i>Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) 2014 IEEE International Symposium on</i>, pp. 98-103, 2014.","links":{"documentLink":"/document/6962086","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6962086","pdfSize":"289KB"},"title":"Rescuing healthy cores against disabled routers"},{"order":"22","displayText":"Manoj Kumar, Vijay Laxmi, Manoj Singh Gaur, Masoud Daneshtalab, Masoumeh Ebrahimi, Mark Zwolinski, \"Fault tolerant and highly adaptive routing for 2D NoCs\", <i>Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) 2014 IEEE International Symposium on</i>, pp. 104-109, 2014.","links":{"documentLink":"/document/6962100","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6962100","pdfSize":"319KB"},"title":"Fault tolerant and highly adaptive routing for 2D NoCs"},{"order":"23","displayText":"Khalid Latif, Amir-Mohammad Rahmani, Kameswar Rao Vaddina, Tiberiu Seceleanu, Pasi Liljeberg, Hannu Tenhunen, \"Enhancing Performance Sustainability of Fault Tolerant Routing Algorithms in NoC-Based Architectures\", <i>Digital System Design (DSD) 2011 14th Euromicro Conference on</i>, pp. 626-633, 2011.","links":{"documentLink":"/document/6037469","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6037469","pdfSize":"360KB"},"title":"Enhancing Performance Sustainability of Fault Tolerant Routing Algorithms in NoC-Based Architectures"},{"order":"24","displayText":"Khalid Latif, Amir-Mohammad Rahmani, Tiberiu Seceleanu, Hannu Tenhunen, \"Designing a High Performance and Reliable Networks-on-Chip Using Network Interface Assisted Routing Strategy\", <i>Digital System Design (DSD) 2012 15th Euromicro Conference on</i>, pp. 34-41, 2012.","links":{"documentLink":"/document/6387012","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6387012","pdfSize":"492KB"},"title":"Designing a High Performance and Reliable Networks-on-Chip Using Network Interface Assisted Routing Strategy"},{"order":"25","displayText":"Masoumeh Ebrahimi, Masoud Daneshtalab, Juha Plosila, Hannu Tenhunen, \"MAFA: Adaptive Fault-Tolerant Routing Algorithm for Networks-on-Chip\", <i>Digital System Design (DSD) 2012 15th Euromicro Conference on</i>, pp. 201-207, 2012.","links":{"documentLink":"/document/6395726","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6395726","pdfSize":"365KB"},"title":"MAFA: Adaptive Fault-Tolerant Routing Algorithm for Networks-on-Chip"},{"order":"26","displayText":"Sadia Moriam, Gerhard P. Fettweis, \"Fault Tolerant Deadlock-Free Adaptive Routing Algorithms for Hexagonal Networks-on-Chip\", <i>Digital System Design (DSD) 2016 Euromicro Conference on</i>, pp. 131-137, 2016.","links":{"documentLink":"/document/7723545","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7723545","pdfSize":"198KB"},"title":"Fault Tolerant Deadlock-Free Adaptive Routing Algorithms for Hexagonal Networks-on-Chip"},{"order":"27","displayText":"Serif Yesil, Suleyman Tosun, Ozcan Ozturk, \"FPGA implementation of a fault-tolerant application-specific NoC design\", <i>Design and Technology of Integrated Systems in Nanoscale Era (DTIS) 2016 International Conference on</i>, pp. 1-6, 2016.","links":{"documentLink":"/document/7483876","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7483876","pdfSize":"244KB"},"title":"FPGA implementation of a fault-tolerant application-specific NoC design"},{"order":"28","displayText":"Dominic DiTomaso, Avinash Kodi, Ahmed Louri, \"QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 320-331, 2014.","links":{"documentLink":"/document/6835942","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6835942","pdfSize":"458KB"},"title":"QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers"},{"order":"29","displayText":"Aniruddh Ramrakhyani, Tushar Krishna, \"Static Bubble: A Framework for Deadlock-Free Irregular On-chip Topologies\", <i>High Performance Computer Architecture (HPCA) 2017 IEEE International Symposium on</i>, pp. 253-264, 2017.","links":{"documentLink":"/document/7920830","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7920830","pdfSize":"1046KB"},"title":"Static Bubble: A Framework for Deadlock-Free Irregular On-chip Topologies"},{"order":"30","displayText":"Francisco Trivi\u00f1o, Francisco J. Alfaro, Jos\u00e9 L. S\u00e1nchez, Jos\u00e9 Flich, \"A fast centralized computation routing algorithm for self-configuring NoC systems\", <i>High Performance Computing (HiPC) 2011 18th International Conference on</i>, pp. 1-10, 2011.","links":{"documentLink":"/document/6152732","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6152732","pdfSize":"789KB"},"title":"A fast centralized computation routing algorithm for self-configuring NoC systems"}],"nonIeee":[{"order":"1","displayText":"Masoumeh Ebrahimi, Masoud Daneshtalab, \"A Light-weight fault-tolerant routing algorithm tolerating faulty links and routers\", <i>Computing</i>, vol. 97, pp. 631, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s00607-013-0362-9"},"title":"A Light-weight fault-tolerant routing algorithm tolerating faulty links and routers"},{"order":"2","displayText":"Khanh N. Dang, Michael Meyer, Yuichi Okuyama, Abderazek Ben Abdallah, \"A low-overhead soft\u2013hard fault-tolerant architecture design and management scheme for reliable high-performance many-core 3D-NoC systems\", <i>The Journal of Supercomputing</i>, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/s11227-016-1951-0"},"title":"A low-overhead soft\u2013hard fault-tolerant architecture, design and management scheme for reliable high-performance many-core 3D-NoC systems"},{"order":"3","displayText":"Sandeep Kr Singh, Abir J. Mondal, Alak Majumder, \"Generation and Performance Evaluation of Reconfigurable Fault Tolerant Routing Algorithm for 2D-Mesh NoC\", <i>Procedia Computer Science</i>, vol. 57, pp. 232, 2015.","links":{"crossRefLink":"https://doi.org/10.1016/j.procs.2015.07.471"},"title":"Generation and Performance Evaluation of Reconfigurable Fault Tolerant Routing Algorithm for 2D-Mesh NoC"},{"order":"4","displayText":"Zhen Zhang, Wendelin Serwe, Jian Wu, Tomohiro Yoneda, Hao Zheng, Chris Myers, \"An improved fault-tolerant routing algorithm for a Network-on-Chip derived with formal analysis\", <i>Science of Computer Programming</i>, 2016.","links":{"crossRefLink":"https://doi.org/10.1016/j.scico.2016.01.002"},"title":"An improved fault-tolerant routing algorithm for a Network-on-Chip derived with formal analysis"},{"order":"5","displayText":"Hyungjun Kim, Siva Bhanu Krishna Boga, Arseniy Vitkovskiy, Stavros Hadjitheophanous, Paul V. Gratz, Vassos Soteriou, Maria K. Michael, \"Use It or Lose It: Proactive Deterministic Longevity in Future Chip Multiprocessors\", <i>ACM Transactions on Design Automation of Electronic Systems (TODAES)</i>, vol. 20, pp. 1, 2015.","links":{"documentLink":"/document/7595927","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7595927"},"title":"Use It or Lose It: Proactive, Deterministic Longevity in Future Chip Multiprocessors"},{"order":"6","displayText":"Armin Runge, \"Fault-tolerant Network-on-Chip based on Fault-aware Flits and Deflection Routing\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.","links":{"documentLink":"/document/7653683","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7653683"},"title":"Fault-tolerant Network-on-Chip based on Fault-aware Flits and Deflection Routing"},{"order":"7","displayText":"Mohammad Fattah, Antti Airola, Rachata Ausavarungnirun, Nima Mirzaei, Pasi Liljeberg, Juha Plosila, Siamak Mohammadi, Tapio Pahikkala, Onur Mutlu, Hannu Tenhunen, \"A Low-Overhead Fully-Distributed Guaranteed-Delivery Routing Algorithm for Faulty Network-on-Chips\", <i>Proceedings of the 9th International Symposium on Networks-on-Chip</i>, pp. 1, 2015.","links":{"documentLink":"/document/7653692","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7653692"},"title":"A Low-Overhead, Fully-Distributed, Guaranteed-Delivery Routing Algorithm for Faulty Network-on-Chips"},{"order":"8","displayText":"Alirad Malek, Ioannis Sourdis, Stavros Tzilis, Yifan He, Gerard Rauwerda, \"RQNoC: A Resilient Quality-of-Service Network-on-Chip with Service Redirection\", <i>ACM Transactions on Embedded Computing Systems (TECS)</i>, vol. 15, pp. 1, 2016.","links":{"documentLink":"/document/7597142","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7597142"},"title":"RQNoC: A Resilient Quality-of-Service Network-on-Chip with Service Redirection"},{"order":"9","displayText":"Sebastian Werner, Javier Navaridas, Mikel Luj\u00e1n, \"A Survey on Design Approaches to Circumvent Permanent Faults in Networks-on-Chip\", <i>ACM Computing Surveys</i>, vol. 48, pp. 1, 2016.","links":{"documentLink":"/document/7604380","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7604380"},"title":"A Survey on Design Approaches to Circumvent Permanent Faults in Networks-on-Chip"},{"order":"10","displayText":"Kypros Chrysanthou, Panayiotis Englezakis, Andreas Prodromou, Andreas Panteli, Chrysostomos Nicopoulos, Yiannakis Sazeides, Giorgos Dimitrakopoulos, \"An Online and Real-Time Fault Detection and Localization Mechanism for Network-on-Chip Architectures\", <i>ACM Transactions on Architecture and Code Optimization (TACO)</i>, vol. 13, pp. 1, 2016.","links":{"documentLink":"/document/7595573","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7595573"},"title":"An Online and Real-Time Fault Detection and Localization Mechanism for Network-on-Chip Architectures"},{"order":"11","displayText":"Katherine Shu-Min Li, Sying-Jyan Wang, \"Design Methodology of Fault-Tolerant Custom 3D Network-on-Chip\", <i>ACM Transactions on Design Automation of Electronic Systems (TODAES)</i>, vol. 22, pp. 1, 2017.","links":{"documentLink":"/document/7948120","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7948120"},"title":"Design Methodology of Fault-Tolerant Custom 3D Network-on-Chip"},{"order":"12","displayText":"Navonil Chatterjee, Suraj Paul, Santanu Chattopadhyay, \"Fault-Tolerant Dynamic Task Mapping and Scheduling for Network-on-Chip-Based Multicore Platform\", <i>ACM Transactions on Embedded Computing Systems</i>, vol. 16, pp. 1, 2017.","links":{},"title":"Fault-Tolerant Dynamic Task Mapping and Scheduling for Network-on-Chip-Based Multicore Platform"},{"order":"13","displayText":"Natalie Enright Jerger, Tushar Krishna, Li-Shiuan Peh, \"On-Chip Networks Second Edition\", <i>Synthesis Lectures on Computer Architecture</i>, vol. 12, pp. 1, 2017.","links":{"crossRefLink":"https://doi.org/10.2200/S00772ED1V01Y201704CAC040"},"title":"On-Chip Networks, Second Edition"},{"order":"14","displayText":"Anandeswari. S.A, Amsa Sangara Nayagi. P, \"Fault-Tolerant Dynamic Adaptive Routing in NoC\", <i>i-manager's Journal on Computer Science</i>, vol. 2, pp. 12, 2015.","links":{"crossRefLink":"https://doi.org/10.26634/jcom.2.4.3329"},"title":"Fault-Tolerant Dynamic Adaptive Routing in NoC"},{"order":"15","displayText":"Tomohiro Yoneda, Masashi Imai, Hiroshi Saito, Akira Mochizuki, Takahiro Hanyu, Kenji Kise, Yuichi Nakamura, <i>VLSI Design and Test for Systems Dependability</i>, pp. 607, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/978-4-431-56594-9_19"},"title":""},{"order":"16","displayText":"Poona Bahrebar, Dirk Stroobandt, \"Traffic-aware reconfigurable architecture for fault-tolerant 2D mesh NoCs\", <i>ACM SIGBED Review</i>, vol. 15, pp. 25, 2018.","links":{},"title":"Traffic-aware reconfigurable architecture for fault-tolerant 2D mesh NoCs"},{"order":"17","displayText":"Yan Cang Chen, Lun Guo Xie, \"Extending Fault Blocks to Avoid Livelock for a Logic-Based Distributed Fault-Tolerant Routing Algorithm of Networks-on-Chip\", <i>Advanced Materials Research</i>, vol. 485, pp. 536, 2012.","links":{"crossRefLink":"https://doi.org/10.4028/www.scientific.net/AMR.485.536"},"title":"Extending Fault Blocks to Avoid Livelock for a Logic-Based Distributed Fault-Tolerant Routing Algorithm of Networks-on-Chip"},{"order":"18","displayText":"Akshay B. P., Ganesh K. M., Thippeswamy D. R., Vishnu S. Bhat, Anitha Vijayakumar, Ananda Y. R., John Jose, <i>VLSI Design and Test</i>, vol. 892, pp. 495, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/978-981-13-5950-7_42"},"title":""},{"order":"19","displayText":"\u00c9rika Cota, Alexandre de Morais Amory, Marcelo Soares Lubaszewski, <i>Reliability, Availability and Serviceability of Networks-on-Chip</i>, pp. 175, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4614-0791-1_9"},"title":""},{"order":"20","displayText":"Qiaoyan Yu, Paul Ampadu, <i>Transient and Permanent Error Control for Networks-on-Chip</i>, pp. 1, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4614-0962-5_1"},"title":""},{"order":"21","displayText":"Sao-Jie Chen, Ying-Cherng Lan, Wen-Chung Tsai, Yu-Hen Hu, <i>Reconfigurable Networks-on-Chip</i>, pp. 157, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4419-9341-0_8"},"title":""},{"order":"22","displayText":"Paul Ampadu, Qiaoyan Yu, Bo Fu, <i>Design Technologies for Green and Sustainable Computing Systems</i>, pp. 23, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4614-4975-1_2"},"title":""},{"order":"23","displayText":"Binzhang Fu, Yinhe Han, Huawei Li, Xiaowei Li, <i>Routing Algorithms in Networks-on-Chip</i>, pp. 69, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4614-8274-1_4"},"title":""},{"order":"24","displayText":"Reyhaneh Jabbarvand Behrouz, Mehdi Modarressi, Hamid Sarbazi-Azad, <i>Routing Algorithms in Networks-on-Chip</i>, pp. 193, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4614-8274-1_8"},"title":""},{"order":"25","displayText":"Zhen Zhang, Wendelin Serwe, Jian Wu, Tomohiro Yoneda, Hao Zheng, Chris Myers, <i>Formal Methods for Industrial Critical Systems</i>, vol. 8718, pp. 48, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-10702-8_4"},"title":""},{"order":"26","displayText":"Binzhang FU, Yinhe HAN, Huawei LI, Xiaowei LI, \"A New Multiple-Round Dimension-Order Routing for Networks-on-Chip\", <i>IEICE Transactions on Information and Systems</i>, vol. E94-D, pp. 809, 2011.","links":{"crossRefLink":"https://doi.org/10.1587/transinf.E94.D.809"},"title":"A New Multiple-Round Dimension-Order Routing for Networks-on-Chip"},{"order":"27","displayText":"Claudia Rusu, Lorena Anghel, Dimiter Avresky, \"Adaptive inter-layer message routing in 3D networks-on-chip\", <i>Microprocessors and Microsystems</i>, vol. 35, pp. 613, 2011.","links":{"crossRefLink":"https://doi.org/10.1016/j.micpro.2011.06.008"},"title":"Adaptive inter-layer message routing in 3D networks-on-chip"},{"order":"28","displayText":"<i>Autonomic Networking-on-Chip</i>, vol. 20113844, pp. 215, 2011.","links":{"crossRefLink":"https://doi.org/10.1201/b11421-10"},"title":""},{"order":"29","displayText":"Wen-Chung Tsai, Kuo-Chih Chu, Yu-Hen Hu, Sao-Jie Chen, \"A scalable and fault-tolerant network routing scheme for many-core and multi-chip systems\", <i>Journal of Parallel and Distributed Computing</i>, vol. 72, pp. 1433, 2012.","links":{"crossRefLink":"https://doi.org/10.1016/j.jpdc.2012.01.015"},"title":"A scalable and fault-tolerant network routing scheme for many-core and multi-chip systems"},{"order":"30","displayText":"Gaocai Wang, Guojun Wang, Zhiguang Shan, \"Fault tolerance analysis of mesh networks with uniform versus nonuniform node failure probability\", <i>Information Processing Letters</i>, vol. 112, pp. 396, 2012.","links":{"crossRefLink":"https://doi.org/10.1016/j.ipl.2011.12.013"},"title":"Fault tolerance analysis of mesh networks with uniform versus nonuniform node failure probability"}]},"formulaStrippedArticleTitle":"A highly resilient routing algorithm for fault-tolerant NoCs","nonIeeeCitationCount":"41","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.906868S","lastupdate":"2021-10-05","title":"A highly resilient routing algorithm for fault-tolerant NoCs","contentType":"conferences","ieeeCitationCount":"98","publicationNumber":"4926138"},{"_id":5090628,"paperCitations":{"ieee":[{"order":"1","displayText":"Sean Whitty, Henning Sahlbach, Brady Hurlburt, Rolf Ernst, Wolfram Putzke-R\u00f6ming, \"Application-specific memory performance of a heterogeneous reconfigurable architecture\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 387-392, 2010.","links":{"documentLink":"/document/5457174","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5457174","pdfSize":"712KB"},"title":"Application-specific memory performance of a heterogeneous reconfigurable architecture"},{"order":"2","displayText":"Davide Rossi, Fabio Campi, Simone Spolzino, Stefano Pucillo, Roberto Guerrieri, \"A Heterogeneous Digital Signal Processor for Dynamically Reconfigurable Computing\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 45, no. 8, pp. 1615-1626, 2010.","links":{"documentLink":"/document/5518487","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5518487","pdfSize":"2487KB"},"title":"A Heterogeneous Digital Signal Processor for Dynamically Reconfigurable Computing"},{"order":"3","displayText":"Davide Rossi, Claudio Mucci, Fabio Campi, Simone Spolzino, Luca Vanzolini, Henning Sahlbach, Sean Whitty, Rolf Ernst, Wolfram Putzke-Roming, Roberto Guerrieri, \"Application Space Exploration of a Heterogeneous Run-Time Configurable Digital Signal Processor\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 21, no. 2, pp. 193-205, 2013.","links":{"documentLink":"/document/6156496","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6156496","pdfSize":"3464KB"},"title":"Application Space Exploration of a Heterogeneous Run-Time Configurable Digital Signal Processor"}],"nonIeee":[{"order":"1","displayText":"Henning Sahlbach, Wolfram Putzke-R\u00f6ming, Sean Whitty, Rolf Ernst, <i>Dynamic System Reconfiguration in Heterogeneous Platforms</i>, vol. 40, pp. 185, 2009.","links":{"crossRefLink":"https://doi.org/10.1007/978-90-481-2427-5_14"},"title":""},{"order":"2","displayText":"Arnaud Grasset, Philippe Millet, Philippe Bonnot, Sami Yehia, Wolfram Putzke-Roeming, Fabio Campi, Alberto Rosti, Michael Huebner, Nikolaos S. Voros, Davide Rossi, Henning Sahlbach, Rolf Ernst, \"The MORPHEUS Heterogeneous Dynamically Reconfigurable Platform\", <i>International Journal of Parallel Programming</i>, vol. 39, pp. 328, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/s10766-010-0160-3"},"title":"The MORPHEUS Heterogeneous Dynamically Reconfigurable Platform"},{"order":"3","displayText":"Arnaud Grasset, Paul Brelet, Philippe Millet, Philippe Bonnot, Fabio Campi, Nikolaos S. Voros, Michael H\u00fcbner, Matthias K\u00fchnle, Florian Thoma, Wolfram Putzke-Roeming, Axel Schneider, <i>Reconfigurable Computing</i>, pp. 53, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4614-0061-5_4"},"title":""}]},"formulaStrippedArticleTitle":"Mapping of a film grain removal algorithm to a heterogeneous reconfigurable architecture","nonIeeeCitationCount":"3","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.074076S","lastupdate":"2021-07-23","title":"Mapping of a film grain removal algorithm to a heterogeneous reconfigurable architecture","contentType":"conferences","ieeeCitationCount":"3","publicationNumber":"4926138"},{"_id":5090631,"paperCitations":{"ieee":[{"order":"1","displayText":"J. Lagos-Benites, M. Grosso, M. Sonza Reorda, G. Audisio, M. Pipponzi, M. Sabatini, V.A. Avantaggiati, \"An FPGA-Emulation-Based Platform for Characterization of Digital Baseband Communication Systems\", <i>Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) 2011 IEEE International Symposium on</i>, pp. 391-398, 2011.","links":{"documentLink":"/document/6104467","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6104467","pdfSize":"563KB"},"title":"An FPGA-Emulation-Based Platform for Characterization of Digital Baseband Communication Systems"},{"order":"2","displayText":"R. Saravanan, V. Saminadan, V. Thirunavukkarasu, \"VLSI implementation of BER measurement for wireless communication system\", <i>Innovations in Information Embedded and Communication Systems (ICIIECS) 2015 International Conference on</i>, pp. 1-5, 2015.","links":{"documentLink":"/document/7193074","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7193074","pdfSize":"1099KB"},"title":"VLSI implementation of BER measurement for wireless communication system"},{"order":"3","displayText":"Amirhossein Alimohammad, Saeed Fouladi Fard, \"A Compact Architecture for Simulation of Spatio-Temporally Correlated MIMO Fading Channels\", <i>Circuits and Systems I: Regular Papers IEEE Transactions on</i>, vol. 61, no. 4, pp. 1280-1288, 2014.","links":{"documentLink":"/document/6668989","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6668989","pdfSize":"1891KB"},"title":"A Compact Architecture for Simulation of Spatio-Temporally Correlated MIMO Fading Channels"},{"order":"4","displayText":"Amirhossein Alimohammad, Saeed Fouladi Fard, \"FPGA-Based Bit Error Rate Performance Measurement of Wireless Systems\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 22, no. 7, pp. 1583-1592, 2014.","links":{"documentLink":"/document/6583269","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6583269","pdfSize":"2037KB"},"title":"FPGA-Based Bit Error Rate Performance Measurement of Wireless Systems"},{"order":"5","displayText":"Qiang Li, Feng-Kui Gong, Guo Li, Pei-Yang Song, \"A Versatile FPGA-Based Multi-Rate and Multi-Channel Transmission Loss Tester\", <i>Communications (APCC) 2018 24th Asia-Pacific Conference on</i>, pp. 131-136, 2018.","links":{"documentLink":"/document/8633492","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8633492","pdfSize":"4670KB"},"title":"A Versatile FPGA-Based Multi-Rate and Multi-Channel Transmission Loss Tester"}]},"formulaStrippedArticleTitle":"A flexible layered architecture for accurate digital baseband algorithm development and verification","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.23376S","lastupdate":"2021-10-05","title":"A flexible layered architecture for accurate digital baseband algorithm development and verification","contentType":"conferences","ieeeCitationCount":"5","publicationNumber":"4926138"},{"_id":5090632,"formulaStrippedArticleTitle":"Lifetime reliability-aware task allocation and scheduling for MPSoC platforms","paperCitations":{"ieee":[{"order":"1","displayText":"Mohamad Imran Bin Bandan, Subhasis Bhattacharjee, Rishad A. Shafik, Dhiraj K. Pradhan, Jimson Mathew, \"Lifetime Reliability-Aware Checkpointing Mechanism: Modelling and Analysis\", <i>Electronic System Design (ISED) 2013 International Symposium on</i>, pp. 128-132, 2013.","links":{"documentLink":"/document/6808655","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6808655","pdfSize":"293KB"},"title":"Lifetime Reliability-Aware Checkpointing Mechanism: Modelling and Analysis"},{"order":"2","displayText":"Andrew B. Kahng, Siddhartha Nath, \"Optimal reliability-constrained overdrive frequency selection in multicore systems\", <i>Quality Electronic Design (ISQED) 2014 15th International Symposium on</i>, pp. 300-308, 2014.","links":{"documentLink":"/document/6783340","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6783340","pdfSize":"1904KB"},"title":"Optimal reliability-constrained overdrive frequency selection in multicore systems"},{"order":"3","displayText":"Lin Huang, Qiang Xu, \"Economic Analysis of Testing Homogeneous Manycore Chips\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 29, no. 8, pp. 1257-1270, 2010.","links":{"documentLink":"/document/5512694","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5512694","pdfSize":"6436KB"},"title":"Economic Analysis of Testing Homogeneous Manycore Chips"},{"order":"4","displayText":"\"\", <i></i>.","links":{},"title":""},{"order":"5","displayText":"Anju S. Pillai, Isha T.B., \"Optimal task allocation and scheduling for power saving in multiprocessor systems\", <i>Power and Energy Systems Conference: Towards Sustainable Energy 2014</i>, pp. 1-5, 2014.","links":{"documentLink":"/document/6805324","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6805324","pdfSize":"339KB"},"title":"Optimal task allocation and scheduling for power saving in multiprocessor systems"},{"order":"6","displayText":"Anup Das, Akash Kumar, Bharadwaj Veeravalli, \"Temperature aware energy-reliability trade-offs for mapping of throughput-constrained applications on multimedia MPSoCs\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.","links":{"documentLink":"/document/6800316","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6800316","pdfSize":"207KB"},"title":"Temperature aware energy-reliability trade-offs for mapping of throughput-constrained applications on multimedia MPSoCs"},{"order":"7","displayText":"Anup Das, Akash Kumar, Bharadwaj Veeravalli, \"Aging-aware hardware-software task partitioning for reliable reconfigurable multiprocessor systems\", <i>Compilers Architecture and Synthesis for Embedded Systems (CASES) 2013 International Conference on</i>, pp. 1-10, 2013.","links":{"documentLink":"/document/6662505","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6662505","pdfSize":"513KB"},"title":"Aging-aware hardware-software task partitioning for reliable reconfigurable multiprocessor systems"},{"order":"8","displayText":"C. Bolchini, M. Carminati, A. Miele, A. Das, A. Kumar, B. Veeravalli, \"Run-time mapping for reliable many-cores based on energy/performance trade-offs\", <i>Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) 2013 IEEE International Symposium on</i>, pp. 58-64, 2013.","links":{"documentLink":"/document/6653583","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6653583","pdfSize":"238KB"},"title":"Run-time mapping for reliable many-cores based on energy/performance trade-offs"},{"order":"9","displayText":"Bayan Nimer, Hakduran Koc, \"Improving reliability through task recomputation in heterogeneous multi-core embedded systems\", <i>Technological Advances in Electrical Electronics and Computer Engineering (TAEECE) 2013 International Conference on</i>, pp. 72-77, 2013.","links":{"documentLink":"/document/6557198","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6557198","pdfSize":"490KB"},"title":"Improving reliability through task recomputation in heterogeneous multi-core embedded systems"},{"order":"10","displayText":"Anup Das, Akash Kumar, Bharadwaj Veeravalli, \"Communication and migration energy aware design space exploration for multicore systems with intermittent faults\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 1631-1636, 2013.","links":{"documentLink":"/document/6513777","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6513777","pdfSize":"522KB"},"title":"Communication and migration energy aware design space exploration for multicore systems with intermittent faults"},{"order":"11","displayText":"Anup Das, Akash Kumar, Bharadwaj Veeravalli, \"Reliability-driven task mapping for lifetime extension of networks-on-chip based multiprocessor systems\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 689-694, 2013.","links":{"documentLink":"/document/6513595","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6513595","pdfSize":"459KB"},"title":"Reliability-driven task mapping for lifetime extension of networks-on-chip based multiprocessor systems"},{"order":"12","displayText":"J\u00f6rg Henkel, Thomas Ebi, Hussam Amrouch, Heba Khdr, \"Thermal management for dependable on-chip systems\", <i>Design Automation Conference (ASP-DAC) 2013 18th Asia and South Pacific</i>, pp. 113-118, 2013.","links":{"documentLink":"/document/6509582","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6509582","pdfSize":"216KB"},"title":"Thermal management for dependable on-chip systems"},{"order":"13","displayText":"Anup Das, Akash Kumar, Bharadwaj Veeravalli, \"Energy-Aware Communication and Remapping of Tasks for Reliable Multimedia Multiprocessor Systems\", <i>Parallel and Distributed Systems (ICPADS) 2012 IEEE 18th International Conference on</i>, pp. 564-571, 2012.","links":{"documentLink":"/document/6414458","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6414458","pdfSize":"441KB"},"title":"Energy-Aware Communication and Remapping of Tasks for Reliable Multimedia Multiprocessor Systems"},{"order":"14","displayText":"Mohsin Amin, Mihkel Tagel, Gert Jervan, Thomas Hollstein, \"Design methodology for fault-tolerant heterogeneous MPSoC under real-time constraints\", <i>Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC) 2012 7th International Workshop on</i>, pp. 1-6, 2012.","links":{"documentLink":"/document/6322901","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6322901","pdfSize":"613KB"},"title":"Design methodology for fault-tolerant heterogeneous MPSoC under real-time constraints"},{"order":"15","displayText":"Alejandro Masrur, Philipp Kindt, Martin Becker, Samarjit Chakraborty, Veit Kleeberger, Martin Barke, Ulf Schlichtmann, \"Schedulability Analysis for Processors with Aging-Aware Autonomic Frequency Scaling\", <i>Embedded and Real-Time Computing Systems and Applications (RTCSA) 2012 IEEE 18th International Conference on</i>, pp. 11-20, 2012.","links":{"documentLink":"/document/6301552","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6301552","pdfSize":"289KB"},"title":"Schedulability Analysis for Processors with Aging-Aware Autonomic Frequency Scaling"},{"order":"16","displayText":"Francesco Paterna, Andrea Acquaviva, Luca Benini, \"Aging-Aware Energy-Efficient Workload Allocation for Mobile Multimedia Platforms\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 24, no. 8, pp. 1489-1499, 2013.","links":{"documentLink":"/document/6295607","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6295607","pdfSize":"841KB"},"title":"Aging-Aware Energy-Efficient Workload Allocation for Mobile Multimedia Platforms"},{"order":"17","displayText":"Lin Huang, Feng Yuan, Qiang Xu, \"On Task Allocation and Scheduling for Lifetime Extension of Platform-Based MPSoC Designs\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 22, no. 12, pp. 2088-2099, 2011.","links":{"documentLink":"/document/5753887","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5753887","pdfSize":"1121KB"},"title":"On Task Allocation and Scheduling for Lifetime Extension of Platform-Based MPSoC Designs"},{"order":"18","displayText":"Lin Huang, Qiang Xu, \"Characterizing the lifetime reliability of manycore processors with core-level redundancy\", <i>Computer-Aided Design (ICCAD) 2010 IEEE/ACM International Conference on</i>, pp. 680-685, 2010.","links":{"documentLink":"/document/5654250","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5654250","pdfSize":"405KB"},"title":"Characterizing the lifetime reliability of manycore processors with core-level redundancy"},{"order":"19","displayText":"Lin Huang, Qiang Xu, \"Test economics for homogeneous manycore systems\", <i>Test Conference 2009. ITC 2009. International</i>, pp. 1-10, 2009.","links":{"documentLink":"/document/5355748","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5355748","pdfSize":"219KB"},"title":"Test economics for homogeneous manycore systems"},{"order":"20","displayText":"Francesco Paterna, Luca Benini, Andrea Acquaviva, Francesco Papariello, Giuseppe Desoli, \"Variability-tolerant workload allocation for MPSoC energy minimization under real-time constraints\", <i>Embedded Systems for Real-Time Multimedia 2009. ESTIMedia 2009. IEEE/ACM/IFIP 7th Workshop on</i>, pp. 134-142, 2009.","links":{"documentLink":"/document/5336824","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5336824","pdfSize":"343KB"},"title":"Variability-tolerant workload allocation for MPSoC energy minimization under real-time constraints"},{"order":"21","displayText":"Zois-Gerasimos Tasoulas, Ryan Guss, Iraklis Anagnostopoulos, \"Performance-Based and Aging-Aware Resource Allocation for Concurrent GPU Applications\", <i>Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) 2018 IEEE International Symposium on</i>, pp. 1-6, 2018.","links":{"documentLink":"/document/8602850","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8602850","pdfSize":"375KB"},"title":"Performance-Based and Aging-Aware Resource Allocation for Concurrent GPU Applications"},{"order":"22","displayText":"Ajinkya S. Bankar, Shi Sha, Vivek Chaturvedi, Gang Quan, \"Thermal Aware Lifetime Reliability Optimization for Automotive Distributed Computing Applications\", <i>Conference on Computer Design (ICCD) 2020 IEEE 38th International</i>, pp. 498-505, 2020.","links":{"documentLink":"/document/9283574","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9283574","pdfSize":"291KB"},"title":"Thermal Aware Lifetime Reliability Optimization for Automotive Distributed Computing Applications"}],"nonIeee":[{"order":"1","displayText":"Suleyman Tosun, \"Energy- and reliability-aware task scheduling onto heterogeneous MPSoC architectures\", <i>The Journal of Supercomputing</i>, vol. 62, pp. 265, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/s11227-011-0720-3"},"title":"Energy- and reliability-aware task scheduling onto heterogeneous MPSoC architectures"},{"order":"2","displayText":"Brett H. Meyer, Adam S. Hartman, Donald E. Thomas, \"Cost-effective lifetime and yield optimization for NoC-based MPSoCs\", <i>ACM Transactions on Design Automation of Electronic Systems</i>, vol. 19, pp. 1, 2014.","links":{"documentLink":"/document/7141036","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7141036"},"title":"Cost-effective lifetime and yield optimization for NoC-based MPSoCs"},{"order":"3","displayText":"Mohamed M. Sabry, David Atienza, Francky Catthoor, \"OCEAN\", <i>ACM Transactions on Embedded Computing Systems</i>, vol. 13, pp. 1, 2014.","links":{"documentLink":"/document/7150143","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7150143"},"title":"OCEAN"},{"order":"4","displayText":"Mohamad Imran bin Bandan, Subhasis Bhattacharjee, Dhiraj K. Pradhan, Jimson Mathew, \"Adaptive Checkpoint Interval Algorithm Considering Task Deadline and Lifetime Reliability for Real-Time System\", <i>Procedia Computer Science</i>, vol. 70, pp. 821, 2015.","links":{"crossRefLink":"https://doi.org/10.1016/j.procs.2015.10.124"},"title":"Adaptive Checkpoint Interval Algorithm Considering Task Deadline and Lifetime Reliability for Real-Time System"},{"order":"5","displayText":"Liang Wang, Xiaohang Wang, Ho-fung Leung, Terrence Mak, \"Throughput Optimization for Lifetime Budgeting in Many-Core Systems\", <i>Proceedings of the on Great Lakes Symposium on VLSI 2017</i>, pp. 451, 2017.","links":{"documentLink":"/document/7950160","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7950160"},"title":"Throughput Optimization for Lifetime Budgeting in Many-Core Systems"},{"order":"6","displayText":" Zhiyuan Yang, Caleb Serafy,  Tiantao Lu, Ankur Srivastava, \"Phase-driven learning-based dynamic reliability management for multi-core processors\", <i>2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC)</i>, pp. 1, 2017.","links":{"documentLink":"/document/8060418","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8060418"},"title":"Phase-driven learning-based dynamic reliability management for multi-core processors"},{"order":"7","displayText":"Anup Kumar Das, Akash Kumar, Bharadwaj Veeravalli, Francky Catthoor, <i>Reliable and Energy Efficient Streaming Multiprocessor Systems</i>, pp. 1, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-69374-3_1"},"title":""},{"order":"8","displayText":"Athena Abdi, Masoomeh Karami, Hamid R. Zarandi, \"Lifetime Reliability Enhancement in Multiprocessor Systems Through a Fine-Grained System-Level Approach\", <i>Journal of Circuits, Systems and Computers</i>, vol. 28, pp. 1950191, 2019.","links":{"crossRefLink":"https://doi.org/10.1142/S0218126619501913"},"title":"Lifetime Reliability Enhancement in Multiprocessor Systems Through a Fine-Grained System-Level Approach"},{"order":"9","displayText":"Hassan Salamy, \"Energy-Aware Schedules Under Chip Reliability Constraint for Multi-Processor Systems-on-a-Chip\", <i>Journal of Circuits, Systems and Computers</i>, vol. 29, pp. 2050135, 2020.","links":{"crossRefLink":"https://doi.org/10.1142/S0218126620501352"},"title":"Energy-Aware Schedules Under Chip Reliability Constraint for Multi-Processor Systems-on-a-Chip"},{"order":"10","displayText":"Rama Rani, Ritu Garg, \"A Survey of Thermal Management in Cloud Data Centre: Techniques and Open Issues\", <i>Wireless Personal Communications</i>, 2021.","links":{"crossRefLink":"https://doi.org/10.1007/s11277-020-08039-x"},"title":"A Survey of Thermal Management in Cloud Data Centre: Techniques and Open Issues"}]},"nonIeeeCitationCount":"10","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.50636S","lastupdate":"2021-10-02","title":"Lifetime reliability-aware task allocation and scheduling for MPSoC platforms","contentType":"conferences","ieeeCitationCount":"22","publicationNumber":"4926138"},{"_id":5090637,"paperCitations":{"ieee":[{"order":"1","displayText":"Yasuo Sato, Seiji Kajihara, Yukiya Miura, Tomokazu Yoneda, Satoshi Ohtake, Michiko Inoue, Hideo Fujiwara, \"A circuit failure prediction mechanism (DART) for high field reliability\", <i>ASIC 2009. ASICON '09. IEEE 8th International Conference on</i>, pp. 581-584, 2009.","links":{"documentLink":"/document/5351352","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5351352","pdfSize":"7038KB"},"title":"A circuit failure prediction mechanism (DART) for high field reliability"},{"order":"2","displayText":"Yasuo Sato, Hisato Yamaguchi, Makoto Matsuzono, Seiji Kajihara, \"Multi-cycle Test with Partial Observation on Scan-Based BIST Structure\", <i>Test Symposium (ATS) 2011 20th Asian</i>, pp. 54-59, 2011.","links":{"documentLink":"/document/6114513","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6114513","pdfSize":"289KB"},"title":"Multi-cycle Test with Partial Observation on Scan-Based BIST Structure"},{"order":"3","displayText":"Yasuo Sato, Seiji Kajihara, \"A Stochastic Model for NBTI-Induced LSI Degradation in Field\", <i>Test Symposium (ATS) 2013 22nd Asian</i>, pp. 183-188, 2013.","links":{"documentLink":"/document/6690638","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6690638","pdfSize":"577KB"},"title":"A Stochastic Model for NBTI-Induced LSI Degradation in Field"},{"order":"4","displayText":"Yousuke Miyake, Yasuo Sato, Seiji Kajihara, Yukiya Miura, \"Temperature and Voltage Estimation Using Ring-Oscillator-Based Monitor for Field Test\", <i>Test Symposium (ATS) 2014 IEEE 23rd Asian</i>, pp. 156-161, 2014.","links":{"documentLink":"/document/6979093","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6979093","pdfSize":"1105KB"},"title":"Temperature and Voltage Estimation Using Ring-Oscillator-Based Monitor for Field Test"},{"order":"5","displayText":"Valentin Gherman, Julien Massas, Samuel Evain, St\u00e9phane Chevobbe, Yannick Bonhomme, \"Error prediction based on concurrent self-test and reduced slack time\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-6, 2011.","links":{"documentLink":"/document/5763258","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5763258","pdfSize":"163KB"},"title":"Error prediction based on concurrent self-test and reduced slack time"},{"order":"6","displayText":"Fabian Oboril, Mehdi B. Tahoori, \"ExtraTime: Modeling and analysis of wearout due to transistor aging at microarchitecture-level\", <i>Dependable Systems and Networks (DSN) 2012 42nd Annual IEEE/IFIP International Conference on</i>, pp. 1-12, 2012.","links":{"documentLink":"/document/6263957","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6263957","pdfSize":"555KB"},"title":"ExtraTime: Modeling and analysis of wearout due to transistor aging at microarchitecture-level"},{"order":"7","displayText":"Ahmed Aldabbagh, Alistair Duffy, \"Ageing effects on power RF LDMOS reliability using the Transmission Line Matrix method\", <i>Electromagnetic Compatibility of Integrated Circuits (EMC Compo) 2015 10th International Workshop on the</i>, pp. 157-162, 2015.","links":{"documentLink":"/document/7358349","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7358349","pdfSize":"348KB"},"title":"Ageing effects on power RF LDMOS reliability using the Transmission Line Matrix method"},{"order":"8","displayText":"Fabian Oboril, Mehdi B. Tahoori, \"Reducing wearout in embedded processors using proactive fine-grain dynamic runtime adaptation\", <i>Test Symposium (ETS) 2012 17th IEEE European</i>, pp. 1-6, 2012.","links":{"documentLink":"/document/6233012","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6233012","pdfSize":"345KB"},"title":"Reducing wearout in embedded processors using proactive fine-grain dynamic runtime adaptation"},{"order":"9","displayText":"Hiroaki Konoura, Yukio Mitsuyama, Masanori Hashimoto, Takao Onoye, \"Implications of Reliability Enhancement Achieved by Fault Avoidance on Dynamically Reconfigurable Architectures\", <i>Field Programmable Logic and Applications (FPL) 2011 International Conference on</i>, pp. 189-194, 2011.","links":{"documentLink":"/document/6044807","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6044807","pdfSize":"1070KB"},"title":"Implications of Reliability Enhancement Achieved by Fault Avoidance on Dynamically Reconfigurable Architectures"},{"order":"10","displayText":"Milad Ghorbani Moghaddam, Alexandre Yamamoto, Cristinel Ababei, \"Investigation of DVFS based dynamic reliability management for chip multiprocessors\", <i>High Performance Computing & Simulation (HPCS) 2015 International Conference on</i>, pp. 563-568, 2015.","links":{"documentLink":"/document/7237093","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7237093","pdfSize":"662KB"},"title":"Investigation of DVFS based dynamic reliability management for chip multiprocessors"},{"order":"11","displayText":"A. Merentitis, A. Paschalis, D. Gizopoulos, N. Kranitis, \"Energy optimal on-line Self-Test of microprocessors in WSN nodes\", <i>Computer Design (ICCD) 2010 IEEE International Conference on</i>, pp. 376-383, 2010.","links":{"documentLink":"/document/5647693","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5647693","pdfSize":"1348KB"},"title":"Energy optimal on-line Self-Test of microprocessors in WSN nodes"},{"order":"12","displayText":"Taizhi Liu, Chang-Chih Chen, Jiadong Wu, Linda Milor, \"SRAM stability analysis for different cache configurations due to Bias Temperature Instability and Hot Carrier Injection\", <i>Computer Design (ICCD) 2016 IEEE 34th International Conference on</i>, pp. 225-232, 2016.","links":{"documentLink":"/document/7753284","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7753284","pdfSize":"532KB"},"title":"SRAM stability analysis for different cache configurations due to Bias Temperature Instability and Hot Carrier Injection"},{"order":"13","displayText":"A. Merentitis, D. Margaris, N. Kranitis, A. Paschalis, D. Gizopoulos, \"SBST for on-line detection of hard faults in multiprocessor applications under energy constraints\", <i>On-Line Testing Symposium (IOLTS) 2010 IEEE 16th International</i>, pp. 62-67, 2010.","links":{"documentLink":"/document/5560233","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5560233","pdfSize":"202KB"},"title":"SBST for on-line detection of hard faults in multiprocessor applications under energy constraints"},{"order":"14","displayText":"Hyunbean Yi, Tomokazu Yoneda, Michiko Inoue, Yasuo Sato, Seiji Kajihara, Hideo Fujiwara, \"Aging test strategy and adaptive test scheduling for SoC failure prediction\", <i>On-Line Testing Symposium (IOLTS) 2010 IEEE 16th International</i>, pp. 21-26, 2010.","links":{"documentLink":"/document/5560239","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5560239","pdfSize":"267KB"},"title":"Aging test strategy and adaptive test scheduling for SoC failure prediction"},{"order":"15","displayText":"Seiji Kajihara, Makoto Matsuzono, Hisato Yamaguchi, Yasuo Sato, Kohei Miyase, Xiaoqing Wen, \"On test pattern compaction with multi-cycle and multi-observation scan test\", <i>Communications and Information Technologies (ISCIT) 2010 International Symposium on</i>, pp. 723-726, 2010.","links":{"documentLink":"/document/5665084","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5665084","pdfSize":"97KB"},"title":"On test pattern compaction with multi-cycle and multi-observation scan test"},{"order":"16","displayText":"Imen Mansouri, Camille Jalier, Fabien Clermidy, Pascal Benoit, Lionel Torres, \"Implementation Analysis of a Dynamic Energy Management Approach Inspired by Game-Theory\", <i>VLSI (ISVLSI) 2010 IEEE Computer Society Annual Symposium on</i>, pp. 422-427, 2010.","links":{"documentLink":"/document/5572824","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5572824","pdfSize":"511KB"},"title":"Implementation Analysis of a Dynamic Energy Management Approach Inspired by Game-Theory"},{"order":"17","displayText":"Omer Khan, Sandip Kundu, \"Thread Relocation: A Runtime Architecture for Tolerating Hard Errors in Chip Multiprocessors\", <i>Computers IEEE Transactions on</i>, vol. 59, no. 5, pp. 651-665, 2010.","links":{"documentLink":"/document/5010431","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5010431","pdfSize":"3119KB"},"title":"Thread Relocation: A Runtime Architecture for Tolerating Hard Errors in Chip Multiprocessors"},{"order":"18","displayText":"Fabian Oboril, Mehdi B. Tahoori, \"Aging-Aware Design of Microprocessor Instruction Pipelines\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 33, no. 5, pp. 704-716, 2014.","links":{"documentLink":"/document/6800161","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6800161","pdfSize":"13552KB"},"title":"Aging-Aware Design of Microprocessor Instruction Pipelines"},{"order":"19","displayText":"Tuck-Boon Chan, Wei-Ting Jonas Chan, Andrew B. Kahng, \"On Aging-Aware Signoff for Circuits With Adaptive Voltage Scaling\", <i>Circuits and Systems I: Regular Papers IEEE Transactions on</i>, vol. 61, no. 10, pp. 2920-2930, 2014.","links":{"documentLink":"/document/6856239","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6856239","pdfSize":"2675KB"},"title":"On Aging-Aware Signoff for Circuits With Adaptive Voltage Scaling"},{"order":"20","displayText":"Omer Khan, Sandip Kundu, \"Hardware/Software Codesign Architecture for Online Testing in Chip Multiprocessors\", <i>Dependable and Secure Computing IEEE Transactions on</i>, vol. 8, no. 5, pp. 714-727, 2011.","links":{"documentLink":"/document/5714704","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5714704","pdfSize":"1866KB"},"title":"Hardware/Software Codesign Architecture for Online Testing in Chip Multiprocessors"},{"order":"21","displayText":"Yasuo Sato, Seiji Kajihara, Tomokazu Yoneda, Kazumi Hatayama, Michiko Inoue, Yukiya Miura, Satoshi Ohtake, Takumi Hasegawa, Motoyuki Sato, Kotaro Shimamura, \"DART: Dependable VLSI test architecture and its implementation\", <i>Test Conference (ITC) 2012 IEEE International</i>, pp. 1-10, 2012.","links":{"documentLink":"/document/6401581","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6401581","pdfSize":"1040KB"},"title":"DART: Dependable VLSI test architecture and its implementation"},{"order":"22","displayText":"Fabian Oboril, Mehdi B. Tahoori, \"Cross-layer approaches for an aging-aware design of nanoscale microprocessors: Dissertation summary: IEEE TTTC E.J. McCluskey doctoral thesis award competition finalist\", <i>Test Conference (ITC) 2015 IEEE International</i>, pp. 1-10, 2015.","links":{"documentLink":"/document/7342422","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7342422","pdfSize":"211KB"},"title":"Cross-layer approaches for an aging-aware design of nanoscale microprocessors: Dissertation summary: IEEE TTTC E.J. McCluskey doctoral thesis award competition finalist"},{"order":"23","displayText":"Sanjay V. Kumar, Chris H. Kim, Sachin S. Sapatnekar, \"Adaptive Techniques for Overcoming Performance Degradation Due to Aging in CMOS Circuits\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 19, no. 4, pp. 603-614, 2011.","links":{"documentLink":"/document/5371864","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5371864","pdfSize":"1129KB"},"title":"Adaptive Techniques for Overcoming Performance Degradation Due to Aging in CMOS Circuits"},{"order":"24","displayText":"Hyunbean Yi, Tomokazu Yoneda, Michiko Inoue, Yasuo Sato, Seiji Kajihara, Hideo Fujiwara, \"A Failure Prediction Strategy for Transistor Aging\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 20, no. 11, pp. 1951-1959, 2012.","links":{"documentLink":"/document/6036011","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6036011","pdfSize":"1739KB"},"title":"A Failure Prediction Strategy for Transistor Aging"},{"order":"25","displayText":"Yousuke Miyake, Yasuo Sato, Seiji Kajihara, Yukiya Miura, \"Temperature and Voltage Measurement for Field Test Using an Aging-Tolerant Monitor\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 24, no. 11, pp. 3282-3295, 2016.","links":{"documentLink":"/document/7440881","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7440881","pdfSize":"5653KB"},"title":"Temperature and Voltage Measurement for Field Test Using an Aging-Tolerant Monitor"},{"order":"26","displayText":"Alejandro Valero, Negar Miralaei, Salvador Petit, Julio Sahuquillo, Timothy M. Jones, \"On Microarchitectural Mechanisms for Cache Wearout Reduction\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 25, no. 3, pp. 857-871, 2017.","links":{"documentLink":"/document/7762198","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7762198","pdfSize":"3613KB"},"title":"On Microarchitectural Mechanisms for Cache Wearout Reduction"},{"order":"27","displayText":"Milad Ghorbani Moghaddam, Cristinel Ababei, \"Dynamic Lifetime Reliability Management for Chip Multiprocessors\", <i>Multi-Scale Computing Systems IEEE Transactions on</i>, vol. 4, no. 4, pp. 952-958, 2018.","links":{"documentLink":"/document/8466668","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8466668","pdfSize":"1527KB"},"title":"Dynamic Lifetime Reliability Management for Chip Multiprocessors"},{"order":"28","displayText":"Iraj Moghaddasi, Arash Fouman, Mostafa E. Salehi, Mehdi Kargahi, \"Instruction-Level NBTI Stress Estimation and Its Application in Runtime Aging Prediction for Embedded Processors\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 38, no. 8, pp. 1427-1437, 2019.","links":{"documentLink":"/document/8382210","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8382210","pdfSize":"1675KB"},"title":"Instruction-Level NBTI Stress Estimation and Its Application in Runtime Aging Prediction for Embedded Processors"},{"order":"29","displayText":"Iraj Moghaddasi, Mostafa Ersali Salehi Nasab, Mehdi Kargahi, \"Aging-Aware Instruction-Level Statistical Dynamic Timing Analysis for Embedded Processors\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 28, no. 2, pp. 433-442, 2020.","links":{"documentLink":"/document/8896887","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8896887","pdfSize":"2894KB"},"title":"Aging-Aware Instruction-Level Statistical Dynamic Timing Analysis for Embedded Processors"},{"order":"30","displayText":"Nicoleta Cucu Laurenciu, Sorin Dan Cotofana, \"Reliability Aware Design and Lifetime Management of Computing Platforms\", <i>Emerging Topics in Computing IEEE Transactions on</i>, vol. 8, no. 3, pp. 602-615, 2020.","links":{"documentLink":"/document/8093761","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8093761","pdfSize":"2207KB"},"title":"Reliability Aware Design and Lifetime Management of Computing Platforms"}],"nonIeee":[{"order":"1","displayText":"Navid Khoshavi, Rizwan A. Ashraf, Ronald F. DeMara, Saman Kiamehr, Fabian Oboril, Mehdi B. Tahoori, \"Contemporary CMOS aging mitigation techniques: Survey taxonomy and methods\", <i>Integration</i>, vol. 59, pp. 10, 2017.","links":{"crossRefLink":"https://doi.org/10.1016/j.vlsi.2017.03.013"},"title":"Contemporary CMOS aging mitigation techniques: Survey, taxonomy, and methods"},{"order":"2","displayText":"Fabian Oboril, Mehdi B. Tahoori, \"Exploiting Instruction Set Encoding for Aging-Aware Microprocessor Design\", <i>ACM Transactions on Design Automation of Electronic Systems (TODAES)</i>, vol. 21, pp. 1, 2015.","links":{"documentLink":"/document/7597047","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7597047"},"title":"Exploiting Instruction Set Encoding for Aging-Aware Microprocessor Design"},{"order":"3","displayText":"Alexandre Yasuo Yamamoto, Cristinel Ababei, \"Unified reliability estimation and management of NoC based chip multiprocessors\", <i>Microprocessors and Microsystems</i>, vol. 38, pp. 53, 2014.","links":{"crossRefLink":"https://doi.org/10.1016/j.micpro.2013.11.009"},"title":"Unified reliability estimation and management of NoC based chip multiprocessors"},{"order":"4","displayText":"Hiroaki KONOURA, Takashi IMAGAWA, Yukio MITSUYAMA, Masanori HASHIMOTO, Takao ONOYE, \"Comparative Evaluation of Lifetime Enhancement with Fault Avoidance on Dynamically Reconfigurable Devices\", <i>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences</i>, vol. E97.A, pp. 1468, 2014.","links":{"crossRefLink":"https://doi.org/10.1587/transfun.E97.A.1468"},"title":"Comparative Evaluation of Lifetime Enhancement with Fault Avoidance on Dynamically Reconfigurable Devices"},{"order":"5","displayText":"Sheldon Tan, Mehdi Tahoori, Taeyoung Kim, Shengcheng Wang, Zeyu Sun, Saman Kiamehr, <i>Long-Term Reliability of Nanometer VLSI Systems</i>, pp. 415, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-030-26172-6_20"},"title":""},{"order":"6","displayText":"Freddy Gabbay, Avi Mendelson, \"Asymmetric aging effect on modern microprocessors\", <i>Microelectronics Reliability</i>, vol. 119, pp. 114090, 2021.","links":{"crossRefLink":"https://doi.org/10.1016/j.microrel.2021.114090"},"title":"Asymmetric aging effect on modern microprocessors"}]},"formulaStrippedArticleTitle":"A self-adaptive system architecture to address transistor aging","nonIeeeCitationCount":"6","contentTypeDisplay":"Conferences","patentCitationCount":"3","mlTime":"PT0.753949S","lastupdate":"2021-09-18","title":"A self-adaptive system architecture to address transistor aging","contentType":"conferences","ieeeCitationCount":"30","publicationNumber":"4926138"},{"_id":5090643,"paperCitations":{"ieee":[{"order":"1","displayText":"Yu Pang, O. Sarbishei, K. Radecka, Zeljko Zilic, \"Challenges in verifying and optimizing fixed-point arithmetic-intensive designs\", <i>Automation Quality and Testing Robotics (AQTR) 2010 IEEE International Conference on</i>, vol. 2, pp. 1-6, 2010.","links":{"documentLink":"/document/5520840","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5520840","pdfSize":"392KB"},"title":"Challenges in verifying and optimizing fixed-point arithmetic-intensive designs"},{"order":"2","displayText":"O. Sarbishei, K. Radecka, \"Fixed-point accuracy analysis of datapaths with mixed CORDIC and polynomial computations\", <i>Design Automation Conference (ASP-DAC) 2012 17th Asia and South Pacific</i>, pp. 789-794, 2012.","links":{"documentLink":"/document/6165061","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6165061","pdfSize":"182KB"},"title":"Fixed-point accuracy analysis of datapaths with mixed CORDIC and polynomial computations"},{"order":"3","displayText":"J. P\u00e9rez, P. S\u00e1nchez, V. Fern\u00e1ndez, \"Optimizing Data-Flow Graphs with min/max adding and relational operations\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 1361-1364, 2010.","links":{"documentLink":"/document/5457022","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5457022","pdfSize":"257KB"},"title":"Optimizing Data-Flow Graphs with min/max, adding and relational operations"},{"order":"4","displayText":"Daniel Gomez-Prado, Dusung Kim, Maciej Ciesielski, Emmanuel Boutillon, \"Retiming arithmetic datapaths using Timed Taylor Expansion Diagrams\", <i>High Level Design Validation and Test Workshop (HLDVT) 2010 IEEE International</i>, pp. 33-39, 2010.","links":{"documentLink":"/document/5496664","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5496664","pdfSize":"420KB"},"title":"Retiming arithmetic datapaths using Timed Taylor Expansion Diagrams"},{"order":"5","displayText":"O. Sarbishei, K. Radecka, \"Analysis of precision for scaling the intermediate variables in fixed-point arithmetic circuits\", <i>Computer-Aided Design (ICCAD) 2010 IEEE/ACM International Conference on</i>, pp. 739-745, 2010.","links":{"documentLink":"/document/5654270","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5654270","pdfSize":"495KB"},"title":"Analysis of precision for scaling the intermediate variables in fixed-point arithmetic circuits"},{"order":"6","displayText":"Michael F. Dossis, \"Synthesis of provably-correct hardware with options\", <i>Electronics Circuits and Systems (ICECS) 2010 17th IEEE International Conference on</i>, pp. 631-634, 2010.","links":{"documentLink":"/document/5724591","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5724591","pdfSize":"581KB"},"title":"Synthesis of provably-correct hardware with options"},{"order":"7","displayText":"Michael F. Dossis, \"Automatic Generation of Massively Parallel Hardware from Control-Intensive Sequential Programs\", <i>VLSI (ISVLSI) 2010 IEEE Computer Society Annual Symposium on</i>, pp. 98-103, 2010.","links":{"documentLink":"/document/5571800","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5571800","pdfSize":"301KB"},"title":"Automatic Generation of Massively Parallel Hardware from Control-Intensive Sequential Programs"},{"order":"8","displayText":"Dimitrios Amanatidis, Michael Dossis, \"Use of Behavioral Synthesis to Implement a Cellular Neural Network for Image Processing Applications\", <i>Informatics (PCI) 2011 15th Panhellenic Conference on</i>, pp. 183-187, 2011.","links":{"documentLink":"/document/6065048","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6065048","pdfSize":"486KB"},"title":"Use of Behavioral Synthesis to Implement a Cellular Neural Network for Image Processing Applications"},{"order":"9","displayText":"Omid Sarbishei, Katarzyna Radecka, \"On the Fixed-Point Accuracy Analysis and Optimization of Polynomial Specifications\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 32, no. 6, pp. 831-844, 2013.","links":{"documentLink":"/document/6516678","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6516678","pdfSize":"315KB"},"title":"On the Fixed-Point Accuracy Analysis and Optimization of Polynomial Specifications"},{"order":"10","displayText":"Maciej Ciesielski, Jeremie Guillot, Daniel Gomez-Prado, Emmanuel Boutillon, \"High-Level Dataflow Transformations Using Taylor Expansion Diagrams\", <i>Design & Test of Computers IEEE</i>, vol. 26, no. 4, pp. 46-57, 2009.","links":{"documentLink":"/document/5209962","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5209962","pdfSize":"353KB"},"title":"High-Level Dataflow Transformations Using Taylor Expansion Diagrams"},{"order":"11","displayText":"Carlo Pascoe, Ryan Blanchard, Herman Lam, Greg Stitt, \"A FPGA-Pipelined High-Throughput Approach to Coarse-Grained Simulation of HPC Systems\", <i>High Performance Computing & Simulation (HPCS) 2019 International Conference on</i>, pp. 674-683, 2019.","links":{"documentLink":"/document/9188129","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9188129","pdfSize":"253KB"},"title":"A FPGA-Pipelined, High-Throughput Approach to Coarse-Grained Simulation of HPC Systems"}],"nonIeee":[{"order":"1","displayText":"Sivaram Gopalakrishnan, Priyank Kalla, <i>Advanced Techniques in Logic Synthesis, Optimizations and Applications</i>, pp. 251, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4419-7518-8_14"},"title":""}]},"formulaStrippedArticleTitle":"Optimizing data flow graphs to minimize hardware implementation","nonIeeeCitationCount":"1","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.187195S","lastupdate":"2021-07-23","title":"Optimizing data flow graphs to minimize hardware implementation","contentType":"conferences","ieeeCitationCount":"11","publicationNumber":"4926138"},{"_id":5090651,"paperCitations":{"ieee":[{"order":"1","displayText":"Sam Likun Xi, Hans Jacobson, Pradip Bose, Gu-Yeon Wei, David Brooks, \"Quantifying sources of error in McPAT and potential impacts on architectural studies\", <i>High Performance Computer Architecture (HPCA) 2015 IEEE 21st International Symposium on</i>, pp. 577-589, 2015.","links":{"documentLink":"/document/7056064","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7056064","pdfSize":"367KB"},"title":"Quantifying sources of error in McPAT and potential impacts on architectural studies"},{"order":"2","displayText":"Eric Cheng, Jacob Abraham, Pradip Bose, Alper Buyuktosunoglu, Keith Campbell, Deming Chen, Cheng-Yong Cher, Hyungmin Cho, Binh Le, Klas Lilja, Shahrzad Mirkhani, Kevin Skadron, Mircea Stan, Lukasz Szafaryn, Christos Vezyrtzis, Subhasish Mitra, \"Cross-Layer Resilience in Low-Voltage Digital Systems: Key Insights\", <i>Computer Design (ICCD) 2017 IEEE International Conference on</i>, pp. 593-596, 2017.","links":{"documentLink":"/document/8119276","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8119276","pdfSize":"176KB"},"title":"Cross-Layer Resilience in Low-Voltage Digital Systems: Key Insights"},{"order":"3","displayText":"George Papadimitriou, Manolis Kaliorakis, Athanasios Chatzidimitriou, Charalampos Magdalinos, Dimitris Gizopoulos, \"Voltage margins identification on commercial x86-64 multicore microprocessors\", <i>On-Line Testing and Robust System Design (IOLTS) 2017 IEEE 23rd International Symposium on</i>, pp. 51-56, 2017.","links":{"documentLink":"/document/8046198","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8046198","pdfSize":"234KB"},"title":"Voltage margins identification on commercial x86-64 multicore microprocessors"},{"order":"4","displayText":"Timothy N. Miller, Renji Thomas, Xiang Pan, Radu Teodorescu, \"VRSync: Characterizing and eliminating synchronization-induced voltage emergencies in many-core processors\", <i>Computer Architecture (ISCA) 2012 39th Annual International Symposium on</i>, pp. 249-260, 2012.","links":{"documentLink":"/document/6237022","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6237022","pdfSize":"1099KB"},"title":"VRSync: Characterizing and eliminating synchronization-induced voltage emergencies in many-core processors"},{"order":"5","displayText":"Rajesh JayashankaraShridevi, Dean Michael Ancajas, Koushik Chakraborty, Sanghamitra Roy, \"Tackling voltage emergencies in NoC through timing error resilience\", <i>Low Power Electronics and Design (ISLPED) 2015 IEEE/ACM International Symposium on</i>, pp. 104-109, 2015.","links":{"documentLink":"/document/7273498","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7273498","pdfSize":"865KB"},"title":"Tackling voltage emergencies in NoC through timing error resilience"},{"order":"6","displayText":"Renji Thomas, Naser Sedaghati, Radu Teodorescu, \"EmerGPU: Understanding and mitigating resonance-induced voltage noise in GPU architectures\", <i>Performance Analysis of Systems and Software (ISPASS) 2016 IEEE International Symposium on</i>, pp. 79-89, 2016.","links":{"documentLink":"/document/7482076","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7482076","pdfSize":"914KB"},"title":"EmerGPU: Understanding and mitigating resonance-induced voltage noise in GPU architectures"},{"order":"7","displayText":"Aaron Grenat, Sanjay Pant, Ravinder Rachala, Samuel Naffziger, \"5.6 Adaptive clocking system for improved power efficiency in a 28nm x86-64 microprocessor\", <i>Solid-State Circuits Conference Digest of Technical Papers (ISSCC) 2014 IEEE International</i>, pp. 106-107, 2014.","links":{"documentLink":"/document/6757358","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6757358","pdfSize":"1570KB"},"title":"5.6 Adaptive clocking system for improved power efficiency in a 28nm x86-64 microprocessor"},{"order":"8","displayText":"Abbas Rahimi, Luca Benini, Rajesh K. Gupta, \"Variability Mitigation in Nanometer CMOS Integrated Systems: A Survey of Techniques From Circuits to Software\", <i>Proceedings of the IEEE</i>, vol. 104, no. 7, pp. 1410-1448, 2016.","links":{"documentLink":"/document/7426722","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7426722","pdfSize":"4966KB"},"title":"Variability Mitigation in Nanometer CMOS Integrated Systems: A Survey of Techniques From Circuits to Software"},{"order":"9","displayText":"Kathryn Wilcox, Robert Cole, Harry R. Fair III, Kevin Gillespie, Aaron Grenat, Carson Henrion, Ravi Jotwani, Stephen Kosonocky, Benjamin Munger, Samuel Naffziger, Robert S. Orefice, Sanjay Pant, Donald A. Priore, Ravinder Rachala, Jonathan White, \"Steamroller Module and Adaptive Clocking System in 28 nm CMOS\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 50, no. 1, pp. 24-34, 2015.","links":{"documentLink":"/document/6926864","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6926864","pdfSize":"2808KB"},"title":"Steamroller Module and Adaptive Clocking System in 28 nm CMOS"},{"order":"10","displayText":"Manolis Kaliorakis, Athanasios Chatzidimitriou, George Papadimitriou, Dimitris Gizopoulos, \"Statistical Analysis of Multicore CPUs Operation in Scaled Voltage Conditions\", <i>Computer Architecture Letters</i>, vol. 17, no. 2, pp. 109-112, 2018.","links":{"documentLink":"/document/8270368","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8270368","pdfSize":"722KB"},"title":"Statistical Analysis of Multicore CPUs Operation in Scaled Voltage Conditions"},{"order":"11","displayText":"Yazhou Zu, Wei Huang, Indrani Paul, Vijay Janapa Reddi, \"Ti-states: Processor power management in the temperature inversion region\", <i>Microarchitecture (MICRO) 2016 49th Annual IEEE/ACM International Symposium on</i>, pp. 1-13, 2016.","links":{"documentLink":"/document/7783758","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7783758","pdfSize":"5227KB"},"title":"Ti-states: Processor power management in the temperature inversion region"},{"order":"12","displayText":"Tianyu Jia, Yuanbo Fan, Russ Joseph, Jie Gu, \"(Invited) Software-guided greybox design methodology with integrated power and clock management\", <i>Circuits and Systems (MWSCAS) 2017 IEEE 60th International Midwest Symposium on</i>, pp. 894-897, 2017.","links":{"documentLink":"/document/8053068","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8053068","pdfSize":"500KB"},"title":"(Invited) Software-guided greybox design methodology with integrated power and clock management"},{"order":"13","displayText":"Vijay Janapa Reddi, David Brooks, \"Resilient Architectures via Collaborative Design: Maximizing Commodity Processor Performance in the Presence of Variations\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 30, no. 10, pp. 1429-1445, 2011.","links":{"documentLink":"/document/6022007","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6022007","pdfSize":"998KB"},"title":"Resilient Architectures via Collaborative Design: Maximizing Commodity Processor Performance in the Presence of Variations"},{"order":"14","displayText":"Yuxin Bai, Yanwei Song, Mahdi Nazm Bojnordi, Alexander Shapiro, Eby G. Friedman, Engin Ipek, \"Back to the Future: Current-Mode Processor in the Era of Deeply Scaled CMOS\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 24, no. 4, pp. 1266-1279, 2016.","links":{"documentLink":"/document/7208871","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7208871","pdfSize":"5206KB"},"title":"Back to the Future: Current-Mode Processor in the Era of Deeply Scaled CMOS"},{"order":"15","displayText":"Prabal Basu, Rajesh Jayashankara Shridevi, Koushik Chakraborty, Sanghamitra Roy, \"IcoNoClast: Tackling Voltage Noise in the NoC Power Supply Through Flow-Control and Routing Algorithms\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 25, no. 7, pp. 2035-2044, 2017.","links":{"documentLink":"/document/7882680","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7882680","pdfSize":"3267KB"},"title":"IcoNoClast: Tackling Voltage Noise in the NoC Power Supply Through Flow-Control and Routing Algorithms"},{"order":"16","displayText":"Abbas Rahimi, Luca Benini, Rajesh K. Gupta, \"Hierarchically Focused Guardbanding: An adaptive approach to mitigate PVT variations and aging\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 1695-1700, 2013.","links":{"documentLink":"/document/6513788","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6513788","pdfSize":"1231KB"},"title":"Hierarchically Focused Guardbanding: An adaptive approach to mitigate PVT variations and aging"},{"order":"17","displayText":"Abbas Rahimi, Andrea Marongiu, Paolo Burgio, Rajesh K. Gupta, Luca Benini, \"Variation-tolerant OpenMP tasking on tightly-coupled processor clusters\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 541-546, 2013.","links":{"documentLink":"/document/6513567","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6513567","pdfSize":"1438KB"},"title":"Variation-tolerant OpenMP tasking on tightly-coupled processor clusters"},{"order":"18","displayText":"Xing Hu, Guihai Yan, Yu Hu, Xiaowei Li, \"Orchestrator: A low-cost solution to reduce voltage emergencies for multi-threaded applications\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 208-213, 2013.","links":{"documentLink":"/document/6513502","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6513502","pdfSize":"336KB"},"title":"Orchestrator: A low-cost solution to reduce voltage emergencies for multi-threaded applications"},{"order":"19","displayText":"Daniel Williams, Aprotim Sanyal, Dan Upton, Jason Mars, Sudeep Ghosh, Kim Hazelwood, \"A cross-layer approach to heterogeneity and reliability\", <i>Formal Methods and Models for Co-Design 2009. MEMOCODE '09. 7th IEEE/ACM International Conference on</i>, pp. 88-97, 2009.","links":{"documentLink":"/document/5185384","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5185384","pdfSize":"335KB"},"title":"A cross-layer approach to heterogeneity and reliability"},{"order":"20","displayText":"Vijay Janapa Reddi, Meeta S. Gupta, Glenn Holloway, Gu-Yeon Wei, Michael D. Smith, David Brooks, \"Voltage emergency prediction: Using signatures to reduce operating margins\", <i>High Performance Computer Architecture 2009. HPCA 2009. IEEE 15th International Symposium on</i>, pp. 18-29, 2009.","links":{"documentLink":"/document/4798233","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=4798233","pdfSize":"426KB"},"title":"Voltage emergency prediction: Using signatures to reduce operating margins"},{"order":"21","displayText":"Dimitris Gizopoulos, George Papadimitriou, Athanasios Chatzidimitriou, Vijay Janapa Reddi, Behzad Salami, Osman S. Unsal, Adrian Cristal Kestelman, Jingwen Leng, \"Modern Hardware Margins: CPUs GPUs FPGAs Recent System-Level Studies\", <i>On-Line Testing and Robust System Design (IOLTS ) 2019 IEEE 25th International Symposium on</i>, pp. 129-134, 2019.","links":{"documentLink":"/document/8854386","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8854386","pdfSize":"652KB"},"title":"Modern Hardware Margins: CPUs, GPUs, FPGAs Recent System-Level Studies"},{"order":"22","displayText":"George Papadimitriou, Athanasios Chatzidimitriou, Dimitris Gizopoulos, Vijay Janapa Reddi, Jingwen Leng, Behzad Salami, Osman Sabri Unsal, Adrian Cristal Kestelman, \"Exceeding Conservative Limits: A Consolidated Analysis on Modern Hardware Margins\", <i>Device and Materials Reliability IEEE Transactions on</i>, vol. 20, no. 2, pp. 341-350, 2020.","links":{"documentLink":"/document/9076808","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9076808","pdfSize":"1650KB"},"title":"Exceeding Conservative Limits: A Consolidated Analysis on Modern Hardware Margins"},{"order":"23","displayText":"Panagiota Nikolaou, Yiannakis Sazeides, \"Identification of an Entire Workload's CPU-Vmin from the n-First Seconds of its Execution Based on Performance Counters\", <i>Performance Analysis of Systems and Software (ISPASS) 2020 IEEE International Symposium on</i>, pp. 296-305, 2020.","links":{"documentLink":"/document/9238609","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9238609","pdfSize":"1089KB"},"title":"Identification of an Entire Workload's CPU-Vmin from the n-First Seconds of its Execution Based on Performance Counters"},{"order":"24","displayText":"An Zou, Jingwen Leng, Xin He, Yazhou Zu, Christopher D. Gill, Vijay Janapa Reddi, Xuan Zhang, \"Voltage-Stacked Power Delivery Systems: Reliability Efficiency and Power Management\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 39, no. 12, pp. 5142-5155, 2020.","links":{"documentLink":"/document/8970359","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8970359","pdfSize":"2167KB"},"title":"Voltage-Stacked Power Delivery Systems: Reliability, Efficiency, and Power Management"}],"nonIeee":[{"order":"1","displayText":"Vijay Janapa Reddi, Meeta Sharma Gupta, \"Resilient Architecture Design for Voltage Variation\", <i>Synthesis Lectures on Computer Architecture</i>, vol. 8, pp. 1, 2013.","links":{"crossRefLink":"https://doi.org/10.2200/S00486ED1V01Y201303CAC022"},"title":"Resilient Architecture Design for Voltage Variation"},{"order":"2","displayText":"Meeta S. Gupta, Pradip Bose, <i>Low-Power Variation-Tolerant Design in Nanometer Silicon</i>, pp. 211, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4419-7418-1_7"},"title":""},{"order":"3","displayText":" Xiaochen Liu,  Shupeng Sun,  Pingqiang Zhou,  Xin Li,  Haifeng Qian, Haifena Qian, \"A statistical methodology for noise sensor placement and full-chip voltage map generation\", <i>2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC)</i>, pp. 1, 2015.","links":{"documentLink":"/document/7167278","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7167278"},"title":"A statistical methodology for noise sensor placement and full-chip voltage map generation"}]},"formulaStrippedArticleTitle":"An event-guided approach to reducing voltage noise in processors","nonIeeeCitationCount":"3","contentTypeDisplay":"Conferences","patentCitationCount":"2","mlTime":"PT0.644718S","lastupdate":"2021-09-10","title":"An event-guided approach to reducing voltage noise in processors","contentType":"conferences","ieeeCitationCount":"24","publicationNumber":"4926138"},{"_id":5090653,"paperCitations":{"ieee":[{"order":"1","displayText":"Harry Sidiropoulos, Kostas Siozios, Dimitrios Soudris, \"A Framework for Architecture-Level Exploration of Communication Intensive Applications onto 3-D FPGAs\", <i>Field Programmable Logic and Applications (FPL) 2011 International Conference on</i>, pp. 30-33, 2011.","links":{"documentLink":"/document/6044780","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6044780","pdfSize":"480KB"},"title":"A Framework for Architecture-Level Exploration of Communication Intensive Applications onto 3-D FPGAs"},{"order":"2","displayText":"K. Siozios, A. Papanikolaou, D. Soudris, \"CAD tools for designing 3D integrated systems\", <i>Circuits and Systems (ISCAS) 2011 IEEE International Symposium on</i>, pp. 2229-2232, 2011.","links":{"documentLink":"/document/5938044","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5938044","pdfSize":"655KB"},"title":"CAD tools for designing 3D integrated systems"},{"order":"3","displayText":"Kostas Siozios, Dimitrios Soudris, \"A Tabu-Based Partitioning and Layer Assignment Algorithm for 3-D FPGAs\", <i>Embedded Systems Letters IEEE</i>, vol. 3, no. 3, pp. 97-100, 2011.","links":{"documentLink":"/document/5961607","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5961607","pdfSize":"587KB"},"title":"A Tabu-Based Partitioning and Layer Assignment Algorithm for 3-D FPGAs"}],"nonIeee":[{"order":"1","displayText":"Harry Sidiropoulos, Kostas Siozios, Dimitrios Soudris, <i>Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation</i>, vol. 6951, pp. 298, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-24154-3_30"},"title":""},{"order":"2","displayText":"Harry Sidiropoulos, Kostas Siozios, Dimitrios Soudris, \"A novel 3-D FPGA architecture targeting communication intensive applications\", <i>Journal of Systems Architecture</i>, vol. 60, pp. 32, 2014.","links":{"crossRefLink":"https://doi.org/10.1016/j.sysarc.2013.09.012"},"title":"A novel 3-D FPGA architecture targeting communication intensive applications"}]},"formulaStrippedArticleTitle":"A software-supported methodology for exploring interconnection architectures targeting 3-D FPGAs","nonIeeeCitationCount":"2","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.090829S","lastupdate":"2021-10-05","title":"A software-supported methodology for exploring interconnection architectures targeting 3-D FPGAs","contentType":"conferences","ieeeCitationCount":"3","publicationNumber":"4926138"},{"_id":5090655,"formulaStrippedArticleTitle":"Exploration of power reduction and performance enhancement in LEON3 processor with ESL reprogrammable eFPGA in processor pipeline and as a co-processor","paperCitations":{"ieee":[{"order":"1","displayText":"Ahmed Karim Ben Salem, Slim Ben Othman, Moktar Bouain, Slim Ben Saoud, \"Exploring SoPC technology and RTOS issues for industrial motor control\", <i>Design & Technology of Integrated Systems in Nanoscale Era (DTIS) 2012 7th International Conference on</i>, pp. 1-6, 2012.","links":{"documentLink":"/document/6232970","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6232970","pdfSize":"669KB"},"title":"Exploring SoPC technology and RTOS issues for industrial motor control"},{"order":"2","displayText":"Leandro M\u00f6ller, Peter Fischer, Fernando Moraes, Leandro Soares Indrusiak, Manfred Glesner, \"Improving QoS of Multi-layer Networks-on-Chip with Partial and Dynamic Reconfiguration of Routers\", <i>Field Programmable Logic and Applications (FPL) 2010 International Conference on</i>, pp. 229-233, 2010.","links":{"documentLink":"/document/5694252","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5694252","pdfSize":"512KB"},"title":"Improving QoS of Multi-layer Networks-on-Chip with Partial and Dynamic Reconfiguration of Routers"},{"order":"3","displayText":"Hala A. Farouk, Mahmoud T. El-Hadidi, Ahmed Abou El Farag, \"GALS-Based LPSP: Implementation of a Novel Architecture for Low Power High Performance Security Processors\", <i>Parallel and Distributed Processing Workshops and Phd Forum (IPDPSW) 2011 IEEE International Symposium on</i>, pp. 542-550, 2011.","links":{"documentLink":"/document/6008875","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6008875","pdfSize":"1004KB"},"title":"GALS-Based LPSP: Implementation of a Novel Architecture for Low Power High Performance Security Processors"},{"order":"4","displayText":"Thomas Coenen, Jochen Schleifer, Oliver Wei\u00df, Tobias G. Noll, \"Interconnect routing of embedded FPGAs using standard VLSI routing tools\", <i>System on Chip (SoC) 2010 International Symposium on</i>, pp. 121-124, 2010.","links":{"documentLink":"/document/5625549","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5625549","pdfSize":"218KB"},"title":"Interconnect routing of embedded FPGAs using standard VLSI routing tools"},{"order":"5","displayText":"Yoann Guillemenet, Syed Zahid Ahmed, Lionel Torres, Alexandre Martheley, Julien Eydoux, Jean-Baptiste Cuelle, Laurent Roug\u00e9, Gilles Sassatelli, \"MRAM Based eFPGAs: Programming and Silicon Flows Exploration Environments MRAM Current State in Industry and Its Unique Potentials for FPGAs\", <i>Reconfigurable Computing and FPGAs 2009. ReConFig '09. International Conference on</i>, pp. 18-23, 2009.","links":{"documentLink":"/document/5382021","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5382021","pdfSize":"1049KB"},"title":"MRAM Based eFPGAs: Programming and Silicon Flows, Exploration Environments, MRAM Current State in Industry and Its Unique Potentials for FPGAs"},{"order":"6","displayText":"Hajer Saidi, Mariem Turki, Zied Marrakchi, Abdulfattah Obeid, Mohamed Abid, \"Implementation of Reed Solomon Encoder on Low-Latency Embedded FPGA in Flexible SoC based on ARM Processor\", <i>Mobile Computing (IWCMC) 2020 International Wireless Communications and</i>, pp. 1347-1352, 2020.","links":{"documentLink":"/document/9148349","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9148349","pdfSize":"1844KB"},"title":"Implementation of Reed Solomon Encoder on Low-Latency Embedded FPGA in Flexible SoC based on ARM Processor"},{"order":"7","displayText":"Hajer Saidi, Mariem Turki, Zied Marrakchi, Abdulfattah Obeid, Mohamed Abid, \"Novel Synthesizable eFPGA based on Island Network with Multilevel Switch Boxes\", <i>Computer Systems and Applications (AICCSA) 2020 IEEE/ACS 17th International Conference on</i>, pp. 1-6, 2020.","links":{"documentLink":"/document/9316515","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9316515","pdfSize":"1277KB"},"title":"Novel Synthesizable eFPGA based on Island Network with Multilevel Switch Boxes"}],"nonIeee":[{"order":"1","displayText":"HALA A. FAROUK, MAHMOUD T. EL-HADIDI, AHMED ABOU EL-FARAG, \"GALS-based LPSP: Performance Analysis of a Novel Architecture for Low Power High Performance Security Processors\", <i>International Journal of Networking and Computing</i>, vol. 2, pp. 56, 2012.","links":{"crossRefLink":"https://doi.org/10.15803/ijnc.2.1_56"},"title":"GALS-based LPSP: Performance Analysis of a Novel Architecture for Low Power High Performance Security Processors"}]},"nonIeeeCitationCount":"1","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.216232S","lastupdate":"2021-10-05","title":"Exploration of power reduction and performance enhancement in LEON3 processor with ESL reprogrammable eFPGA in processor pipeline and as a co-processor","contentType":"conferences","ieeeCitationCount":"7","publicationNumber":"4926138"},{"_id":5090657,"paperCitations":{"ieee":[{"order":"1","displayText":"Bin Xue, Prosenjit Chatterjee, Sandeep K. Shukla, \"Simplification of C-RTL equivalent checking for fused multiply add unit using intermediate models\", <i>Design Automation Conference (ASP-DAC) 2013 18th Asia and South Pacific</i>, pp. 723-728, 2013.","links":{"documentLink":"/document/6509686","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6509686","pdfSize":"611KB"},"title":"Simplification of C-RTL equivalent checking for fused multiply add unit using intermediate models"},{"order":"2","displayText":"Alexander Finder, Jan-Philipp Witte, G\u00f6rschwin Fey, \"Debugging HDL designs based on functional equivalences with high-level specifications\", <i>Design and Diagnostics of Electronic Circuits & Systems (DDECS) 2013 IEEE 16th International Symposium on</i>, pp. 60-65, 2013.","links":{"documentLink":"/document/6549789","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6549789","pdfSize":"225KB"},"title":"Debugging HDL designs based on functional equivalences with high-level specifications"},{"order":"3","displayText":"Niels Thole, Heinz Riener, Gorschwin Fey, \"Equivalence checking on ESL utilizing a priori knowledge\", <i>Specification and Design Languages (FDL) 2016 Forum on</i>, pp. 1-8, 2016.","links":{"documentLink":"/document/7880367","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7880367","pdfSize":"284KB"},"title":"Equivalence checking on ESL utilizing a priori knowledge"},{"order":"4","displayText":"Carlos Ivan Castro Marquez, Marius Strum, Wang Jiang Chau, \"Functional verification of complete sequential behaviors: A formal treatment of discrepancies between system-level and RTL descriptions\", <i>Design and Test Symposium (IDT) 2013 8th International</i>, pp. 1-6, 2013.","links":{"documentLink":"/document/6727074","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6727074","pdfSize":"309KB"},"title":"Functional verification of complete sequential behaviors: A formal treatment of discrepancies between system-level and RTL descriptions"},{"order":"5","displayText":"Cunxi Yu, Walter Brown, Maciej Ciesielski, \"Verification of arithmetic datapath designs using word-level approach \u2014 A case study\", <i>Circuits and Systems (ISCAS) 2015 IEEE International Symposium on</i>, pp. 1862-1865, 2015.","links":{"documentLink":"/document/7169020","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7169020","pdfSize":"371KB"},"title":"Verification of arithmetic datapath designs using word-level approach \u2014 A case study"},{"order":"6","displayText":"Rajdeep Mukherjee, Daniel Kroening, Tom Melham, Mandayam Srivas, \"Equivalence Checking Using Trace Partitioning\", <i>VLSI (ISVLSI) 2015 IEEE Computer Society Annual Symposium on</i>, pp. 13-18, 2015.","links":{"documentLink":"/document/7308671","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7308671","pdfSize":"175KB"},"title":"Equivalence Checking Using Trace Partitioning"},{"order":"7","displayText":"Carlos Ivan Castro Marquez, Marius Strum, Wang Jiang Chau, \"Formal equivalence checking between high-level and RTL hardware designs\", <i>Test Workshop (LATW) 2013 14th Latin American</i>, pp. 1-6, 2013.","links":{"documentLink":"/document/6562666","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6562666","pdfSize":"1314KB"},"title":"Formal equivalence checking between high-level and RTL hardware designs"},{"order":"8","displayText":"Carlos Ivan Castro Marquez, Marius Strum, Wang Jiang Chau, \"A unified sequential equivalence checking approach to verify high-level functionality and protocol specification implementations in RTL designs\", <i>Test Workshop - LATW 2014 15th Latin American</i>, pp. 1-6, 2014.","links":{"documentLink":"/document/6841905","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6841905","pdfSize":"460KB"},"title":"A unified sequential equivalence checking approach to verify high-level functionality and protocol specification implementations in RTL designs"},{"order":"9","displayText":"Alan Leung, Dimitar Bounov, Sorin Lerner, \"C-to-Verilog translation validation\", <i>Formal Methods and Models for Codesign (MEMOCODE) 2015 ACM/IEEE International Conference on</i>, pp. 42-47, 2015.","links":{"documentLink":"/document/7340466","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7340466","pdfSize":"304KB"},"title":"C-to-Verilog translation validation"},{"order":"10","displayText":"Luk\u00e1 Charv\u00e1t, Ales Smrcka, Tom\u00e1 Vojnar, \"Using Formal Verification of Parameterized Systems in RAW Hazard Analysis in Microprocessors\", <i>Microprocessor Test and Verification Workshop (MTV) 2014 15th International</i>, pp. 83-89, 2014.","links":{"documentLink":"/document/7087240","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7087240","pdfSize":"248KB"},"title":"Using Formal Verification of Parameterized Systems in RAW Hazard Analysis in Microprocessors"},{"order":"11","displayText":"Brian Keng, Sean Safarpour, Andreas Veneris, \"Bounded Model Debugging\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 29, no. 11, pp. 1790-1803, 2010.","links":{"documentLink":"/document/5605322","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5605322","pdfSize":"438KB"},"title":"Bounded Model Debugging"},{"order":"12","displayText":"Jason Cong, Bin Liu, Stephen Neuendorffer, Juanjo Noguera, Kees Vissers, Zhiru Zhang, \"High-Level Synthesis for FPGAs: From Prototyping to Deployment\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 30, no. 4, pp. 473-491, 2011.","links":{"documentLink":"/document/5737854","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5737854","pdfSize":"1664KB"},"title":"High-Level Synthesis for FPGAs: From Prototyping to Deployment"},{"order":"13","displayText":"Joakim Urdahl, Dominik Stoffel, Wolfgang Kunz, \"Path Predicate Abstraction for Sound System-Level Models of RT-Level Circuit Designs\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 33, no. 2, pp. 291-304, 2014.","links":{"documentLink":"/document/6714585","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6714585","pdfSize":"2989KB"},"title":"Path Predicate Abstraction for Sound System-Level Models of RT-Level Circuit Designs"},{"order":"14","displayText":"Cynthia Sturton, Rohit Sinha, Thurston H. Y. Dang, Sakshi Jain, Michael McCoyd, Wei Yang Tan, Petros Maniatis, Sanjit A. Seshia, David Wagner, \"Symbolic software model validation\", <i>Formal Methods and Models for Codesign (MEMOCODE) 2013 Eleventh IEEE/ACM International Conference on</i>, pp. 97-108, 2013.","links":{"documentLink":"/document/6670946","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6670946","pdfSize":"418KB"},"title":"Symbolic software model validation"},{"order":"15","displayText":"Kecheng Hao, Sandip Ray, Fei Xie, \"Equivalence checking for function pipelining in behavioral synthesis\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.","links":{"documentLink":"/document/6800364","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6800364","pdfSize":"196KB"},"title":"Equivalence checking for function pipelining in behavioral synthesis"},{"order":"16","displayText":"Tobias Ludwig, Joakim Urdahl, Dominik Stoffel, Wolfgang Kunz, \"Properties First\u2014Correct-By-Construction RTL Design in System-Level Design Flows\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 39, no. 10, pp. 3093-3106, 2020.","links":{"documentLink":"/document/8759950","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8759950","pdfSize":"1596KB"},"title":"Properties First\u2014Correct-By-Construction RTL Design in System-Level Design Flows"},{"order":"17","displayText":"Aarthi R, Aishwarya C, Akash M U, Krupasankar P, Yadukrishnan G, Anita J P, \"Property Driven Design based Verification for Register Transfer Level Hardware\", <i>Communication and Electronics Systems (ICCES) 2021 6th International Conference on</i>, pp. 1322-1328, 2021.","links":{"documentLink":"/document/9489148","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9489148","pdfSize":"3414KB"},"title":"Property Driven Design based Verification for Register Transfer Level Hardware"}],"nonIeee":[{"order":"1","displayText":"Rajdeep Mukherjee, Saurabh Joshi, Andreas Griesmayer, Daniel Kroening, Tom Melham, <i>FM 2016: Formal Methods</i>, vol. 9995, pp. 551, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-48989-6_33"},"title":""},{"order":"2","displayText":"Supratik Chakraborty, Ashutosh Gupta, Rahul Jain, <i>Verification, Model Checking, and Abstract Interpretation</i>, vol. 10145, pp. 131, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-52234-0_8"},"title":""},{"order":"3","displayText":"Krishnamani Kalyan, <i>Formal Methods for Safety and Security</i>, pp. 85, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/978-981-10-4121-1_8"},"title":""},{"order":"4","displayText":"Carlos Ivan Castro Marquez, Marius Strum, Wang Jiang Chau, \"A Unified Sequential Equivalence Checking Methodology to Verify RTL Designs with High-Level Functional and Protocol Specification Models\", <i>Journal of Electronic Testing</i>, vol. 31, pp. 255, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s10836-015-5528-2"},"title":"A Unified Sequential Equivalence Checking Methodology to Verify RTL Designs with High-Level Functional and Protocol Specification Models"},{"order":"5","displayText":"Luk\u00e1\u0161 Charv\u00e1t, Ale\u0161 Smr\u010dka, Tom\u00e1\u0161 Vojnar, \"HADES: Microprocessor Hazard Analysis via Formal Verification of Parameterized Systems\", <i>Electronic Proceedings in Theoretical Computer Science</i>, vol. 233, pp. 87, 2016.","links":{"crossRefLink":"https://doi.org/10.4204/EPTCS.233.9"},"title":"HADES: Microprocessor Hazard Analysis via Formal Verification of Parameterized Systems"},{"order":"6","displayText":"Luk\u00e1\u0161 Charv\u00e1t, Ale\u0161 Smr\u010dka, Tom\u00e1\u0161 Vojnar, <i>Computer Aided Systems Theory - EUROCAST 2013</i>, vol. 8111, pp. 460, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-53856-8_58"},"title":""},{"order":"7","displayText":"Luk\u00e1\u0161 Charv\u00e1t, Ale\u0161 Smr\u010dka, Tom\u00e1\u0161 Vojnar, <i>Computer Aided Systems Theory \u2013 EUROCAST 2015</i>, vol. 9520, pp. 605, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-27340-2_75"},"title":""},{"order":"8","displayText":"Bijan Alizadeh, Payman Behnam, \"Formal equivalence verification and debugging techniques with auto-correction mechanism for RTL designs\", <i>Microprocessors and Microsystems</i>, vol. 37, pp. 1108, 2013.","links":{"crossRefLink":"https://doi.org/10.1016/j.micpro.2013.10.002"},"title":"Formal equivalence verification and debugging techniques with auto-correction mechanism for RTL designs"},{"order":"9","displayText":"Luk\u00e1\u0161 Charv\u00e1t, Ale\u0161 Smr\u010dka, Tom\u00e1\u0161 Vojnar, \"Utilizing parametric systems for detection of pipeline hazards\", <i>International Journal on Software Tools for Technology Transfer</i>, 2020.","links":{"crossRefLink":"https://doi.org/10.1007/s10009-020-00591-y"},"title":"Utilizing parametric systems for detection of pipeline hazards"}]},"formulaStrippedArticleTitle":"Solver technology for system-level to RTL equivalence checking","nonIeeeCitationCount":"9","contentTypeDisplay":"Conferences","patentCitationCount":"2","mlTime":"PT0.948226S","lastupdate":"2021-09-10","title":"Solver technology for system-level to RTL equivalence checking","contentType":"conferences","ieeeCitationCount":"17","publicationNumber":"4926138"},{"_id":5090661,"paperCitations":{"ieee":[{"order":"1","displayText":"Fawnizu Azmadi Hussin, Thomas Edison Chua Yu, Tomokazu Yoneda, Hideo Fujiwara, \"RedSOCs-3D: Thermal-safe test scheduling for 3D-stacked SOC\", <i>Circuits and Systems (APCCAS) 2010 IEEE Asia Pacific Conference on</i>, pp. 264-267, 2010.","links":{"documentLink":"/document/5774922","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5774922","pdfSize":"266KB"},"title":"RedSOCs-3D: Thermal-safe test scheduling for 3D-stacked SOC"},{"order":"2","displayText":"Dong Xiang, Kele Shen, Yangdong Deng, \"A Thermal-Driven Test Application Scheme for 3-Dimensional ICs\", <i>Test Symposium (ATS) 2012 IEEE 21st Asian</i>, pp. 101-106, 2012.","links":{"documentLink":"/document/6394183","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6394183","pdfSize":"458KB"},"title":"A Thermal-Driven Test Application Scheme for 3-Dimensional ICs"},{"order":"3","displayText":"Kele Shen, Dong Xiang, Zhou Jiang, \"Dual-Speed TAM Optimization of 3D SoCs for Mid-bond and Post-bond Testing\", <i>Test Symposium (ATS) 2014 IEEE 23rd Asian</i>, pp. 7-12, 2014.","links":{"documentLink":"/document/6979069","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6979069","pdfSize":"225KB"},"title":"Dual-Speed TAM Optimization of 3D SoCs for Mid-bond and Post-bond Testing"},{"order":"4","displayText":"Yu-Wei Lee, Nur A. Touba, \"Unified 3D test architecture for variable test data bandwidth across pre-bond partial stack and post-bond test\", <i>Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) 2013 IEEE International Symposium on</i>, pp. 184-189, 2013.","links":{"documentLink":"/document/6653604","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6653604","pdfSize":"1136KB"},"title":"Unified 3D test architecture for variable test data bandwidth across pre-bond, partial stack, and post-bond test"},{"order":"5","displayText":"Chun-Chuan Chi, Erik Jan Marinissen, Sandeep Kumar Goel, Cheng-Wen Wu, \"DfT Architecture for 3D-SICs with Multiple Towers\", <i>Test Symposium (ETS) 2011 16th IEEE European</i>, pp. 51-56, 2011.","links":{"documentLink":"/document/5957922","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5957922","pdfSize":"483KB"},"title":"DfT Architecture for 3D-SICs with Multiple Towers"},{"order":"6","displayText":"Jean Durupt, Pascal Vivet, Juergen Schloeffel, \"IJTAG supported 3D DFT using chiplet-footprints for testing multi-chips active interposer system\", <i>Test Symposium (ETS) 2016 21th IEEE European</i>, pp. 1-6, 2016.","links":{"documentLink":"/document/7519310","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7519310","pdfSize":"2511KB"},"title":"IJTAG supported 3D DFT using chiplet-footprints for testing multi-chips active interposer system"},{"order":"7","displayText":"Panagiotis Georgiou, Fotios Vartziotis, Xrysovalantis Kavousianos, Krishnendu Chakrabarty, \"Two-dimensional time-division multiplexing for 3D-SoCs\", <i>Test Symposium (ETS) 2016 21th IEEE European</i>, pp. 1-6, 2016.","links":{"documentLink":"/document/7519312","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7519312","pdfSize":"644KB"},"title":"Two-dimensional time-division multiplexing for 3D-SoCs"},{"order":"8","displayText":"Brandon Noia, Sandeep Kumar Goel, Krishnendu Chakrabarty, Erik Jan Marinissen, Jouke Verbree, \"Test-architecture optimization for TSV-based 3D stacked ICs\", <i>Test Symposium (ETS) 2010 15th IEEE European</i>, pp. 24-29, 2010.","links":{"documentLink":"/document/5512787","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5512787","pdfSize":"588KB"},"title":"Test-architecture optimization for TSV-based 3D stacked ICs"},{"order":"9","displayText":"Li Jiang, Rong Ye, Qiang Xu, \"Yield enhancement for 3D-stacked memory by redundancy sharing across dies\", <i>Computer-Aided Design (ICCAD) 2010 IEEE/ACM International Conference on</i>, pp. 230-234, 2010.","links":{"documentLink":"/document/5654160","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5654160","pdfSize":"338KB"},"title":"Yield enhancement for 3D-stacked memory by redundancy sharing across dies"},{"order":"10","displayText":"Brandon Noia, Krishnendu Chakrabarty, Yuan Xie, \"Test-wrapper optimization for embedded cores in TSV-based three-dimensional SOCs\", <i>Computer Design 2009. ICCD 2009. IEEE International Conference on</i>, pp. 70-77, 2009.","links":{"documentLink":"/document/5413172","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5413172","pdfSize":"625KB"},"title":"Test-wrapper optimization for embedded cores in TSV-based three-dimensional SOCs"},{"order":"11","displayText":"Dean L. Lewis, Shreepad Panth, Xin Zhao, Sung Kyu Lim, Hsien-Hsin S. Lee, \"Designing 3D test wrappers for pre-bond and post-bond test of 3D embedded cores\", <i>Computer Design (ICCD) 2011 IEEE 29th International Conference on</i>, pp. 90-95, 2011.","links":{"documentLink":"/document/6081381","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6081381","pdfSize":"1267KB"},"title":"Designing 3D test wrappers for pre-bond and post-bond test of 3D embedded cores"},{"order":"12","displayText":"Indira Rawat, M. K. Gupta, Virendra Singh, \"Temperature and time efficient parallel test scheduling for 3D stacked SoCs\", <i>Research in Computational Intelligence and Communication Networks (ICRCICN) 2015 IEEE International Conference on</i>, pp. 306-311, 2015.","links":{"documentLink":"/document/7434255","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7434255","pdfSize":"725KB"},"title":"Temperature and time efficient parallel test scheduling for 3D stacked SoCs"},{"order":"13","displayText":"Mottaqiallah Taouil, Mihai Lefter, Said Hamdioui, \"Exploring test opportunities for memory and interconnects in 3D ICs\", <i>Design and Test Symposium (IDT) 2013 8th International</i>, pp. 1-6, 2013.","links":{"documentLink":"/document/6727132","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6727132","pdfSize":"986KB"},"title":"Exploring test opportunities for memory and interconnects in 3D ICs"},{"order":"14","displayText":"Krishnendu Chakrabarty, Sergej Deutsch, Himanshu Thapliyal, Fangming Ye, \"TSV defects and TSV-induced circuit failures: The third dimension in test and design-for-test\", <i>Reliability Physics Symposium (IRPS) 2012 IEEE International</i>, pp. 5F.1.1-5F.1.12, 2012.","links":{"documentLink":"/document/6241859","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6241859","pdfSize":"3261KB"},"title":"TSV defects and TSV-induced circuit failures: The third dimension in test and design-for-test"},{"order":"15","displayText":"Surajit Kumar Roy, Sourav Ghosh, Hafizur Rahaman, Chandan Giri, \"Test Wrapper Design for 3D System-on-Chip Using Optimized Number of TSVs\", <i>Electronic System Design (ISED) 2010 International Symposium on</i>, pp. 197-202, 2010.","links":{"documentLink":"/document/5715175","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5715175","pdfSize":"217KB"},"title":"Test Wrapper Design for 3D System-on-Chip Using Optimized Number of TSVs"},{"order":"16","displayText":"Surajit Kumar Roy, Chandan Giri, Arnab Chakraborty, Subhro Mukherjee, Debesh K. Das, Hafizur Rahaman, \"Optimizing Test Architecture for TSV Based 3D Stacked ICs Using Hard SOCs\", <i>Electronic System Design (ISED) 2011 International Symposium on</i>, pp. 230-235, 2011.","links":{"documentLink":"/document/6117356","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6117356","pdfSize":"216KB"},"title":"Optimizing Test Architecture for TSV Based 3D Stacked ICs Using Hard SOCs"},{"order":"17","displayText":"Surajit Kumar Roy, Sobitri Chatterjee, Chandan Giri, \"Identifying Faulty TSVs in 3D Stacked IC during Pre-bond Testing\", <i>Electronic System Design (ISED) 2012 International Symposium on</i>, pp. 162-166, 2012.","links":{"documentLink":"/document/6526576","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6526576","pdfSize":"392KB"},"title":"Identifying Faulty TSVs in 3D Stacked IC during Pre-bond Testing"},{"order":"18","displayText":"Ming-Hsuan Hsu, Chun-Hua Cheng, Shih-Hsu Huang, \"3D IC test scheduling with test pads considered\", <i>Next-Generation Electronics (ISNE) 2016 5th International Symposium on</i>, pp. 1-2, 2016.","links":{"documentLink":"/document/7543363","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7543363","pdfSize":"242KB"},"title":"3D IC test scheduling with test pads considered"},{"order":"19","displayText":"Dean L. Lewis, Hsien-Hsin S. Lee, \"Testing Circuit-Partitioned 3D IC Designs\", <i>VLSI 2009. ISVLSI '09. IEEE Computer Society Annual Symposium on</i>, pp. 139-144, 2009.","links":{"documentLink":"/document/5076397","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5076397","pdfSize":"6602KB"},"title":"Testing Circuit-Partitioned 3D IC Designs"},{"order":"20","displayText":"Surajit Kumar Roy, Chandan Giri, Sourav Ghosh, Hafizur Rahaman, \"Optimizing Test Wrapper for Embedded Cores Using TSV Based 3D SOCs\", <i>VLSI (ISVLSI) 2011 IEEE Computer Society Annual Symposium on</i>, pp. 31-36, 2011.","links":{"documentLink":"/document/5992475","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5992475","pdfSize":"197KB"},"title":"Optimizing Test Wrapper for Embedded Cores Using TSV Based 3D SOCs"},{"order":"21","displayText":"Kele Shen, Dong Xiang, Zhou Jiang, \"Cost-Effective Test Optimized Scheme of TSV-Based 3D SoCs for Pre-Bond Test\", <i>VLSI (ISVLSI) 2014 IEEE Computer Society Annual Symposium on</i>, pp. 208-213, 2014.","links":{"documentLink":"/document/6903361","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6903361","pdfSize":"847KB"},"title":"Cost-Effective Test Optimized Scheme of TSV-Based 3D SoCs for Pre-Bond Test"},{"order":"22","displayText":"Yassine Fkih, Pascal Vivet, Bruno Rouzeyre, Marie-Lise Flottes, Giorgio Di Natale, Juergen Schloeffel, \"2D to 3D Test Pattern Retargeting Using IEEE P1687 Based 3D DFT Architectures\", <i>VLSI (ISVLSI) 2014 IEEE Computer Society Annual Symposium on</i>, pp. 386-391, 2014.","links":{"documentLink":"/document/6903394","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6903394","pdfSize":"238KB"},"title":"2D to 3D Test Pattern Retargeting Using IEEE P1687 Based 3D DFT Architectures"},{"order":"23","displayText":"Rashid Rashidzadeh, Iftekhar Ibne Basith, \"A test probe for TSV using resonant inductive coupling\", <i>Teletraffic Congress (ITC) 2013 25th International</i>, pp. 1-10, 2013.","links":{"documentLink":"/document/6917153","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6917153","pdfSize":"1245KB"},"title":"A test probe for TSV using resonant inductive coupling"},{"order":"24","displayText":"Brandon Noia, Krishnendu Chakrabarty, Erik Jan Marinissen, \"Optimization methods for post-bond die-internal/external testing in 3D stacked ICs\", <i>Test Conference (ITC) 2010 IEEE International</i>, pp. 1-9, 2010.","links":{"documentLink":"/document/5699219","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5699219","pdfSize":"1203KB"},"title":"Optimization methods for post-bond die-internal/external testing in 3D stacked ICs"},{"order":"25","displayText":"Brandon Noia, Krishnendu Chakrabarty, \"Pre-bond probing of TSVs in 3D stacked ICs\", <i>Test Conference (ITC) 2011 IEEE International</i>, pp. 1-10, 2011.","links":{"documentLink":"/document/6139179","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6139179","pdfSize":"2031KB"},"title":"Pre-bond probing of TSVs in 3D stacked ICs"},{"order":"26","displayText":"Chun-Chuan Chi, Erik Jan Marinissen, Sandeep Kumar Goel, Cheng-Wen Wu, \"Post-bond testing of 2.5D-SICs and 3D-SICs containing a passive silicon interposer base\", <i>Test Conference (ITC) 2011 IEEE International</i>, pp. 1-10, 2011.","links":{"documentLink":"/document/6139181","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6139181","pdfSize":"912KB"},"title":"Post-bond testing of 2.5D-SICs and 3D-SICs containing a passive silicon interposer base"},{"order":"27","displayText":"Brandon Noia, Shreepad Panth, Krishnendu Chakrabarty, Sung Kyu Lim, \"Scan test of die logic in 3D ICs using TSV probing\", <i>Test Conference (ITC) 2012 IEEE International</i>, pp. 1-8, 2012.","links":{"documentLink":"/document/6401568","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6401568","pdfSize":"566KB"},"title":"Scan test of die logic in 3D ICs using TSV probing"},{"order":"28","displayText":"Sergej Deutsch, Krishnendu Chakrabarty, Erik Jan Marinissen, \"Uncertainty-aware robust optimization of test-access architectures for 3D stacked ICs\", <i>Test Conference (ITC) 2013 IEEE International</i>, pp. 1-10, 2013.","links":{"documentLink":"/document/6651905","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6651905","pdfSize":"323KB"},"title":"Uncertainty-aware robust optimization of test-access architectures for 3D stacked ICs"},{"order":"29","displayText":"Rashid Rashidzadeh, Iftekhar Ibne Basith, \"A test probe for TSV using resonant inductive coupling\", <i>Test Conference (ITC) 2013 IEEE International</i>, pp. 1-6, 2013.","links":{"documentLink":"/document/6874619","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6874619","pdfSize":"1556KB"},"title":"A test probe for TSV using resonant inductive coupling"},{"order":"30","displayText":"Rashid Rashidzadeh, Iftekhar Ibne Basith, \"A test probe for TSV using resonant inductive coupling\", <i>Test Conference (ITC) 2014 IEEE International</i>, pp. 1-10, 2014.","links":{"documentLink":"/document/7035367","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7035367","pdfSize":"1549KB"},"title":"A test probe for TSV using resonant inductive coupling"}],"nonIeee":[{"order":"1","displayText":"Surajit Kumar Roy, Chandan Giri, Hafizur Rahaman, \"Optimization of Test Wrapper for TSV Based 3D SOCs\", <i>Journal of Electronic Testing</i>, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/s10836-016-5610-4"},"title":"Optimization of Test Wrapper for TSV Based 3D SOCs"},{"order":"2","displayText":"Breeta SenGupta, Dimitar Nikolov, Urban Ingelsson, Erik Larsson, \"Test Planning for Core-based Integrated Circuits under Power Constraints\", <i>Journal of Electronic Testing</i>, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/s10836-016-5638-5"},"title":"Test Planning for Core-based Integrated Circuits under Power Constraints"},{"order":"3","displayText":"Jingjing Zheng, Zhihang Shen, Huaien Gao, Bianna Chen, Weida Zheng, Xiaoming Xiong, \"An Improved SoC Test Scheduling Method Based on Simulated Annealing Algorithm\", <i>Journal of Physics: Conference Series</i>, vol. 806, pp. 012011, 2017.","links":{"crossRefLink":"https://doi.org/10.1088/1742-6596/806/1/012011"},"title":"An Improved SoC Test Scheduling Method Based on Simulated Annealing Algorithm"},{"order":"4","displayText":"Kele Shen, Dong Xiang, Zhou Jiang, \"Reconfigured test architecture optimization for TSV-based three-dimensional SoCs\", <i>IEICE Electronics Express</i>, vol. 11, pp. 20140661, 2014.","links":{"crossRefLink":"https://doi.org/10.1587/elex.11.20140661"},"title":"Reconfigured test architecture optimization for TSV-based three-dimensional SoCs"},{"order":"5","displayText":"Muhammad Adil Ansari, Jihun Jung, Dooyoung Kim, Sungju Park, \"Time-multiplexed test access architecture for stacked integrated circuits\", <i>IEICE Electronics Express</i>, vol. 13, pp. 20160314, 2016.","links":{"crossRefLink":"https://doi.org/10.1587/elex.13.20160314"},"title":"Time-multiplexed test access architecture for stacked integrated circuits"},{"order":"6","displayText":"Erik Jan Marinissen, <i>3D Integration for NoC-based SoC Architectures</i>, pp. 47, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4419-7618-5_3"},"title":""},{"order":"7","displayText":"Yiyu Shi, Yang Shang, Hao Yu, Shauki Elassaad, <i>Advanced Flip Chip Packaging</i>, pp. 341, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4419-5768-9_8"},"title":""},{"order":"8","displayText":"Brandon Noia, Krishnendu Chakrabarty, <i>Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs</i>, pp. 81, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-02378-6_4"},"title":""},{"order":"9","displayText":"Xiaoxia Wu, Yibo Chen, Krishnendu Chakrabarty,  Yuan Xie, \"Test-access mechanism optimization for core-based three-dimensional SOCs\", <i>Microelectronics Journal</i>, vol. 41, pp. 601, 2010.","links":{"crossRefLink":"https://doi.org/10.1016/j.mejo.2010.06.015"},"title":"Test-access mechanism optimization for core-based three-dimensional SOCs"},{"order":"10","displayText":"Brandon Noia, Krishnendu Chakrabarty, Erik Jan Marinissen, \"Optimization Methods for Post-Bond Testing of 3D Stacked ICs\", <i>Journal of Electronic Testing</i>, vol. 28, pp. 103, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/s10836-011-5233-8"},"title":"Optimization Methods for Post-Bond Testing of 3D Stacked ICs"},{"order":"11","displayText":"Erik Jan Marinissen, Chun-Chuan Chi, Mario Konijnenburg, Jouke Verbree, \"A DfT Architecture for 3D-SICs Based on a Standardizable Die Wrapper\", <i>Journal of Electronic Testing</i>, vol. 28, pp. 73, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/s10836-011-5269-9"},"title":"A DfT Architecture for 3D-SICs Based on a Standardizable Die Wrapper"},{"order":"12","displayText":"Kele SHEN, Zhigang YU, Zhou JIANG, \"An Optimization Mechanism for Mid-Bond Testing of TSV-Based 3D SoCs\", <i>IEICE Transactions on Electronics</i>, vol. E99.C, pp. 308, 2016.","links":{"crossRefLink":"https://doi.org/10.1587/transele.E99.C.308"},"title":"An Optimization Mechanism for Mid-Bond Testing of TSV-Based 3D SoCs"}]},"formulaStrippedArticleTitle":"Test architecture design and optimization for three-dimensional SoCs","nonIeeeCitationCount":"12","contentTypeDisplay":"Conferences","patentCitationCount":"2","mlTime":"PT0.942143S","lastupdate":"2021-09-10","title":"Test architecture design and optimization for three-dimensional SoCs","contentType":"conferences","ieeeCitationCount":"56","publicationNumber":"4926138"},{"_id":5090662,"paperCitations":{"ieee":[{"order":"1","displayText":"Federico Ciccozzi, Tiberiu Seceleanu, Diarmuid Corcoran, Detlef Scholle, \"UML-Based Development of Embedded Real-Time Software on Multi-Core in Practice: Lessons Learned and Future Perspectives\", <i>Access IEEE</i>, vol. 4, pp. 6528-6540, 2016.","links":{"documentLink":"/document/7555390","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7555390","pdfSize":"3546KB"},"title":"UML-Based Development of Embedded Real-Time Software on Multi-Core in Practice: Lessons Learned and Future Perspectives"},{"order":"2","displayText":"Ryo Kawahara, Kenta Nakamura, Kouichi Ono, Takeo Nakada, Yoshifumi Sakamoto, \"Coarse-grained simulation method for performance evaluation a of shared memory system\", <i>Design Automation Conference (ASP-DAC) 2011 16th Asia and South Pacific</i>, pp. 413-418, 2011.","links":{"documentLink":"/document/5722225","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5722225","pdfSize":"537KB"},"title":"Coarse-grained simulation method for performance evaluation a of shared memory system"},{"order":"3","displayText":"Hehua Yan, Jiafu Wan, Di Li, Yuqing Tu, Ping Zhang, \"Codesign of networked control systems: A review from different perspectives\", <i>Cyber Technology in Automation Control and Intelligent Systems (CYBER) 2011 IEEE International Conference on</i>, pp. 84-90, 2011.","links":{"documentLink":"/document/6011769","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6011769","pdfSize":"179KB"},"title":"Codesign of networked control systems: A review from different perspectives"},{"order":"4","displayText":"Alexander Stanik, Matthias Hovestadt, Odej Kao, \"Hardware as a Service (HaaS): Physical and virtual hardware on demand\", <i>Cloud Computing Technology and Science (CloudCom) 2012 IEEE 4th International Conference on</i>, pp. 149-154, 2012.","links":{"documentLink":"/document/6427579","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6427579","pdfSize":"525KB"},"title":"Hardware as a Service (HaaS): Physical and virtual hardware on demand"},{"order":"5","displayText":"Imran Rafiq Quadri, Samy Meftali, Jean-Luc Dekeyser, \"Designing dynamically reconfigurable SoCs: From UML MARTE models to automatic code generation\", <i>Design and Architectures for Signal and Image Processing (DASIP) 2010 Conference on</i>, pp. 68-75, 2010.","links":{"documentLink":"/document/5706248","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5706248","pdfSize":"2611KB"},"title":"Designing dynamically reconfigurable SoCs: From UML MARTE models to automatic code generation"},{"order":"6","displayText":"Sana Cherif, Chiraz Trabelsi, Samy Meftali, Jean-Luc Dekeyser, \"High level design of adaptive distributed controller for partial dynamic reconfiguration in FPGA\", <i>Design and Architectures for Signal and Image Processing (DASIP) 2011 Conference on</i>, pp. 1-8, 2011.","links":{"documentLink":"/document/6136896","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6136896","pdfSize":"1415KB"},"title":"High level design of adaptive distributed controller for partial dynamic reconfiguration in FPGA"},{"order":"7","displayText":"Gilberto Ochoa, El-Bay Bourennane, Hassan Rabah, Ouassila Labbani, \"High-level modelling and automatic generation of dynamicaly reconfigurable systems\", <i>Design and Architectures for Signal and Image Processing (DASIP) 2011 Conference on</i>, pp. 1-8, 2011.","links":{"documentLink":"/document/6136900","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6136900","pdfSize":"1449KB"},"title":"High-level modelling and automatic generation of dynamicaly reconfigurable systems"},{"order":"8","displayText":"Jorgiano Vidal, Florent de Lamotte, Guy Gogniat, Jean-Philippe Diguet, Philippe Soulard, \"UML design for dynamically reconfigurable multiprocessor embedded systems\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 1195-1200, 2010.","links":{"documentLink":"/document/5456989","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5456989","pdfSize":"157KB"},"title":"UML design for dynamically reconfigurable multiprocessor embedded systems"},{"order":"9","displayText":"Jorgiano Vidal, Florent de Lamotte, Guy Gogniat, Jean-Philippe Diguet, Sebastien Guillet, \"Dynamic applications on reconfigurable systems: From UML model design to FPGAs implementation\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-4, 2011.","links":{"documentLink":"/document/5763315","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5763315","pdfSize":"280KB"},"title":"Dynamic applications on reconfigurable systems: From UML model design to FPGAs implementation"},{"order":"10","displayText":"Sana Cherif, Imran Rafiq Quadri, Samy Meftali, Jean-Luc Dekeyser, \"Modeling Reconfigurable Systems-on-Chips with UML MARTE Profile: An Exploratory Analysis\", <i>Digital System Design: Architectures Methods and Tools (DSD) 2010 13th Euromicro Conference on</i>, pp. 706-713, 2010.","links":{"documentLink":"/document/5615429","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5615429","pdfSize":"1269KB"},"title":"Modeling Reconfigurable Systems-on-Chips with UML MARTE Profile: An Exploratory Analysis"},{"order":"11","displayText":"F. Herrera, H. Posadas, E. Villar, D. Calvo, \"Enhanced IP-XACT Platform Descriptions for Automatic Generation from UML/MARTE of Fast Performance Models for DSE\", <i>Digital System Design (DSD) 2012 15th Euromicro Conference on</i>, pp. 692-699, 2012.","links":{"documentLink":"/document/6386959","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6386959","pdfSize":"453KB"},"title":"Enhanced IP-XACT Platform Descriptions for Automatic Generation from UML/MARTE of Fast Performance Models for DSE"},{"order":"12","displayText":"Bailey Miller, Frank VahicK, Tony Givargis, \"Application-specific codesign platform generation for digital mockups in cyber-physical systems\", <i>Electronic System Level Synthesis Conference (ESLsyn) 2011</i>, pp. 1-6, 2011.","links":{"documentLink":"/document/5952295","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5952295","pdfSize":"707KB"},"title":"Application-specific codesign platform generation for digital mockups in cyber-physical systems"},{"order":"13","displayText":"Federico Ciccozzi, Mikael Sj\u00f6din, \"Enhancing the generation of correct-by-construction code from design models for complex embedded systems\", <i>Emerging Technologies & Factory Automation (ETFA) 2012 IEEE 17th Conference on</i>, pp. 1-4, 2012.","links":{"documentLink":"/document/6489716","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6489716","pdfSize":"307KB"},"title":"Enhancing the generation of correct-by-construction code from design models for complex embedded systems"},{"order":"14","displayText":"Brahim Hamid, Adel Ziani, \"An Environment for Design Software and Hardware Aspects of Clock Synchronization and Communication in DRTES\", <i>Embedded and Ubiquitous Computing (EUC) 2010 IEEE/IFIP 8th International Conference on</i>, pp. 60-67, 2010.","links":{"documentLink":"/document/5703499","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5703499","pdfSize":"494KB"},"title":"An Environment for Design Software and Hardware Aspects of Clock Synchronization and Communication in DRTES"},{"order":"15","displayText":"M. V\u00e4lja, N. Honeth, M. Buschle, R. Lagerstr\u00f6m, K. K. Sasi, S. Nithin, \"An archimate based analysis of microgrid control system architectures\", <i>Embedded Systems (ICES) 2014 International Conference on</i>, pp. 297-301, 2014.","links":{"documentLink":"/document/6953179","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6953179","pdfSize":"1108KB"},"title":"An archimate based analysis of microgrid control system architectures"},{"order":"16","displayText":"S. Guillet, F. de Lamotte, N. Le Griguer, \u00c9. Rutten, J.-P. Diguet, G. Gogniat, \"Modeling and synthesis of a Dynamic and Partial Reconfiguration controller\", <i>Field Programmable Logic and Applications (FPL) 2012 22nd International Conference on</i>, pp. 703-706, 2012.","links":{"documentLink":"/document/6339157","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6339157","pdfSize":"366KB"},"title":"Modeling and synthesis of a Dynamic and Partial Reconfiguration controller"},{"order":"17","displayText":"Pablo Pe\u00f1il, Hector Posadas, Eugenio Villar, \"Formal Modeling for UML/MARTE Concurrency Resources\", <i>Engineering of Complex Computer Systems (ICECCS) 2010 15th IEEE International Conference on</i>, pp. 343-348, 2010.","links":{"documentLink":"/document/5628586","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5628586","pdfSize":"424KB"},"title":"Formal Modeling for UML/MARTE Concurrency Resources"},{"order":"18","displayText":"Jorgiano Vidal, Florent de Lamotte, Guy Gogniat, Jean-Philippe Diguet, Philippe Soulard, \"IP reuse in an MDA MPSoPC co-design approach\", <i>Microelectronics (ICM) 2009 International Conference on</i>, pp. 256-259, 2009.","links":{"documentLink":"/document/5418638","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5418638","pdfSize":"488KB"},"title":"IP reuse in an MDA MPSoPC co-design approach"},{"order":"19","displayText":"Marcela Leite, Cristiano D. Vasconcellos, Marco Aur\u00e9lio Wehrmeister, \"Enhancing automatic generation of VHDL descriptions from UML/MARTE models\", <i>Industrial Informatics (INDIN) 2014 12th IEEE International Conference on</i>, pp. 152-157, 2014.","links":{"documentLink":"/document/6945500","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6945500","pdfSize":"1056KB"},"title":"Enhancing automatic generation of VHDL descriptions from UML/MARTE models"},{"order":"20","displayText":"Gilberto Ochoa-Ruiz, Ouassila Labbani-Narsis, El-Bay Bourennane, Phillipe Soulard, \"Model-Driven Approach for Automatic Dynamic Partially Reconfigurable IP Customization\", <i>Parallel and Distributed Processing Symposium Workshops & PhD Forum (IPDPSW) 2012 IEEE 26th International</i>, pp. 407-412, 2012.","links":{"documentLink":"/document/6270670","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6270670","pdfSize":"1249KB"},"title":"Model-Driven Approach for Automatic Dynamic Partially Reconfigurable IP Customization"},{"order":"21","displayText":"Muhammad Rashid, Muhammad Waseem Anwar, Aamir M. Khan, \"Identification of trends for model based development of embedded systems\", <i>Programming and Systems (ISPS) 2015 12th International Symposium on</i>, pp. 1-8, 2015.","links":{"documentLink":"/document/7245004","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7245004","pdfSize":"3441KB"},"title":"Identification of trends for model based development of embedded systems"},{"order":"22","displayText":"Federico Ciccozzi, Antonio Cicchetti, Mikael Sj\u00f6din, \"On the Generation of Full-Fledged Code from UML Profiles and ALF for Complex Systems\", <i>Information Technology - New Generations (ITNG) 2015 12th International Conference on</i>, pp. 81-88, 2015.","links":{"documentLink":"/document/7113453","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7113453","pdfSize":"563KB"},"title":"On the Generation of Full-Fledged Code from UML Profiles and ALF for Complex Systems"},{"order":"23","displayText":"Nicolas Hili, Christian Fabre, Ivan Llopard, Sophie Dupuy Chessa, Dominique Rieu, \"Model-Based Platform Composition for Embedded System Design\", <i>Embedded Multicore/Manycore SoCs (MCSoc) 2014 IEEE 8th International Symposium on</i>, pp. 157-164, 2014.","links":{"documentLink":"/document/6949467","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6949467","pdfSize":"335KB"},"title":"Model-Based Platform Composition for Embedded System Design"},{"order":"24","displayText":"Yves Roudier, Muhammad Sabir Idrees, Ludovic Apvrille, \"Towards the model-driven engineering of security requirements for embedded systems\", <i>Model-Driven Requirements Engineering (MoDRE) 2013 International Workshop on</i>, pp. 55-64, 2013.","links":{"documentLink":"/document/6597264","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6597264","pdfSize":"370KB"},"title":"Towards the model-driven engineering of security requirements for embedded systems"},{"order":"25","displayText":"Daniel Knorreck, Ludovic Apvrille, Renaud Pacalet, \"Formal system-level design space exploration\", <i>New Technologies of Distributed Systems (NOTERE) 2010 10th Annual International Conference on</i>, pp. 1-8, 2010.","links":{"documentLink":"/document/5536852","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5536852","pdfSize":"356KB"},"title":"Formal system-level design space exploration"},{"order":"26","displayText":"G. Magureanu, M. Gavrilescu, D. Pescaru, A. Doboli, \"UML support for optimizing the goals of distributed control in traffic management applications\", <i>Robotic and Sensors Environments (ROSE) 2010 IEEE International Workshop on</i>, pp. 1-6, 2010.","links":{"documentLink":"/document/5675288","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5675288","pdfSize":"816KB"},"title":"UML support for optimizing the goals of distributed control in traffic management applications"},{"order":"27","displayText":"Ciprian Teodorov, Damien Picard, Lo\u00efc Lagadec, \"FPGA physical-design automation using Model-Driven Engineering\", <i>Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC) 2011 6th International Workshop on</i>, pp. 1-6, 2011.","links":{"documentLink":"/document/5981495","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5981495","pdfSize":"526KB"},"title":"FPGA physical-design automation using Model-Driven Engineering"},{"order":"28","displayText":"Leandro Soares Indrusiak, Imran Quadri, Ian Gray, Neil Audsley, Andrey Sadovykh, \"A MARTE subset to enable application-platform co-simulation and schedulability analysis of NoC-based embedded systems\", <i>Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC) 2012 7th International Workshop on</i>, pp. 1-7, 2012.","links":{"documentLink":"/document/6322898","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6322898","pdfSize":"277KB"},"title":"A MARTE subset to enable application-platform co-simulation and schedulability analysis of NoC-based embedded systems"},{"order":"29","displayText":"Daniela Genius, Ludovic Apvrille, \"System-level design for communication-centric task farm applications\", <i>Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC) 2017 12th International Symposium on</i>, pp. 1-8, 2017.","links":{"documentLink":"/document/8016145","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8016145","pdfSize":"213KB"},"title":"System-level design for communication-centric task farm applications"},{"order":"30","displayText":"Sebastien Guillet, Florent de Lamotte, Eric Rutten, Guy Gogniat, Jean-Philippe Diguet, \"Modeling and Formal Control of Partial Dynamic Reconfiguration\", <i>Reconfigurable Computing and FPGAs (ReConFig) 2010 International Conference on</i>, pp. 31-36, 2010.","links":{"documentLink":"/document/5695277","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5695277","pdfSize":"391KB"},"title":"Modeling and Formal Control of Partial Dynamic Reconfiguration"}],"nonIeee":[{"order":"1","displayText":"Fernando Herrera, Julio Medina, Eugenio Villar, <i>Handbook of Hardware/Software Codesign</i>, pp. 141, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-94-017-7267-9_6"},"title":""},{"order":"2","displayText":"Fernando Herrera, Julio Medina, Eugenio Villar, <i>Handbook of Hardware/Software Codesign</i>, pp. 1, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-94-017-7358-4_6-1"},"title":""},{"order":"3","displayText":"Muhammad Zohaib Iqbal, Shaukat Ali, Tao Yue, Lionel Briand, \"Applying UML/MARTE on industrial projects: challenges experiences and guidelines\", <i>Software & Systems Modeling</i>, vol. 14, pp. 1367, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s10270-014-0405-5"},"title":"Applying UML/MARTE on industrial projects: challenges, experiences, and guidelines"},{"order":"4","displayText":"Marcela Leite, Marco Aur\u00e9lio Wehrmeister, \"System-level design based on UML/MARTE for FPGA-based embedded real-time systems\", <i>Design Automation for Embedded Systems</i>, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/s10617-016-9172-6"},"title":"System-level design based on UML/MARTE for FPGA-based embedded real-time systems"},{"order":"5","displayText":"M. Rodr\u00edguez Fern\u00e1ndez, I. Gonz\u00e1lez Alonso, E. Zalama Casanova, \"Improving the Interoperability in the Digital Home Through the Automatic Generation of Software Adapters from a SysML Model\", <i>Journal of Intelligent & Robotic Systems</i>, vol. 86, pp. 511, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/s10846-016-0419-z"},"title":"Improving the Interoperability in the Digital Home Through the Automatic Generation of Software Adapters from a SysML Model"},{"order":"6","displayText":"Adel Mahfoudhi, Walid Karamti, \"Transformation process of RTS scheduling analysis requirements from UML/MARTE to dynamic priority time Petri Nets\", <i>The Journal of Supercomputing</i>, vol. 71, pp. 3637, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s11227-015-1455-3"},"title":"Transformation process of RTS scheduling analysis requirements from UML/MARTE to dynamic priority time Petri Nets"},{"order":"7","displayText":"Sol Pedre, Tom\u00e1\u0161 Krajn\u00edk, El\u00edas Todorovich, Patricia Borensztejn, \"Accelerating embedded image processing for real time: a case study\", <i>Journal of Real-Time Image Processing</i>, vol. 11, pp. 349, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/s11554-013-0353-2"},"title":"Accelerating embedded image processing for real time: a case study"},{"order":"8","displayText":"C. Hartmann, K. H\u00e4ublein, M. Reichenbach, D. Fey, \"IPAS: a design framework for analysis synthesis and optimization of image processing applications for heterogenous computing architectures\", <i>Journal of Real-Time Image Processing</i>, vol. 14, pp. 549, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/s11554-016-0587-x"},"title":"IPAS: a design framework for analysis, synthesis and optimization of image processing applications for heterogenous computing architectures"},{"order":"9","displayText":"Hamed Tabkhi, Robert Bushey, Gunar Schirner, \"Conceptual Abstraction Levels (CALs) for managing design complexity of market-oriented MPSoCs\", <i>Microprocessors and Microsystems</i>, vol. 39, pp. 704, 2015.","links":{"crossRefLink":"https://doi.org/10.1016/j.micpro.2015.07.016"},"title":"Conceptual Abstraction Levels (CALs) for managing design complexity of market-oriented MPSoCs"},{"order":"10","displayText":"Andrei Costa, Simone Cavalheiro, Luciana Foss, Leila Ribeiro, <i>Proceedings of the 30th Annual ACM Symposium on Applied Computing - SAC '15</i>, pp. 1547, 2015.","links":{},"title":""},{"order":"11","displayText":"Xin An, Eric Rutten, Jean-Philippe Diguet, Abdoulaye Gamati&#233;, \"Model-Based Design of Correct Controllers for Dynamically Reconfigurable Architectures\", <i>ACM Transactions on Embedded Computing Systems (TECS)</i>, vol. 15, pp. 1, 2016.","links":{"documentLink":"/document/7597608","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7597608"},"title":"Model-Based Design of Correct Controllers for Dynamically Reconfigurable Architectures"},{"order":"12","displayText":"Hanen Chenini, Jean Pierre D\u00e9rutin, Romuald Aufr\u00e8re, Roland Chapuis, \"Parallel embedded processor architecture for FPGA-based image processing using parallel software skeletons\", <i>EURASIP Journal on Advances in Signal Processing</i>, vol. 2013, 2013.","links":{"crossRefLink":"https://doi.org/10.1186/1687-6180-2013-153"},"title":"Parallel embedded processor architecture for FPGA-based image processing using parallel software skeletons"},{"order":"13","displayText":"Letitia W. Li, Daniela Genius, Ludovic Apvrille, <i>Model-Driven Engineering and Software Development</i>, vol. 880, pp. 47, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-94764-8_3"},"title":""},{"order":"14","displayText":"Gabor Karsai, <i>Leveraging Applications of Formal Methods, Verification and Validation. Modeling</i>, vol. 11244, pp. 295, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-030-03418-4_18"},"title":""},{"order":"15","displayText":"Andrea Enrici, Ludovic Apvrille, Renaud Pacalet, <i>Model-Driven Engineering Languages and Systems</i>, vol. 8767, pp. 370, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-11653-2_23"},"title":""},{"order":"16","displayText":"Ludovic Apvrille, Yves Roudier, <i>Model-Driven Engineering and Software Development</i>, vol. 580, pp. 293, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-27869-8_17"},"title":""},{"order":"17","displayText":"Sebastien Le Beux, Laurent Moss, Philippe Marquet, Jean-Luc Dekeyser, <i>Algorithm-Architecture Matching for Signal and Image Processing</i>, vol. 73, pp. 253, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-90-481-9965-5_12"},"title":""},{"order":"18","displayText":"Pablo Pe\u00f1il, Fernando Herrera, Eugenio Villar, <i>System Specification and Design Languages</i>, vol. 106, pp. 239, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4614-1427-8_15"},"title":""},{"order":"19","displayText":"Daniel Knorreck, Ludovic Apvrille, Renaud Pacalet, \"Formal system-level design space exploration\", <i>Concurrency and Computation: Practice and Experience</i>, vol. 25, pp. 250, 2013.","links":{"crossRefLink":"https://doi.org/10.1002/cpe.2802"},"title":"Formal system-level design space exploration"},{"order":"20","displayText":"Imran Rafiq Quadri, Abdoulaye Gamati\u00e9, Pierre Boulet, Samy Meftali, Jean-Luc Dekeyser, \"Expressing embedded systems configurations at high abstraction levels with UML MARTE profile: Advantages limitations and alternatives\", <i>Journal of Systems Architecture</i>, vol. 58, pp. 178, 2012.","links":{"crossRefLink":"https://doi.org/10.1016/j.sysarc.2012.01.001"},"title":"Expressing embedded systems configurations at high abstraction levels with UML MARTE profile: Advantages, limitations and alternatives"},{"order":"21","displayText":"Muhammad Zohaib Iqbal, Andrea Arcuri, Lionel Briand, \"Environment modeling and simulation for automated testing of soft real-time embedded software\", <i>Software & Systems Modeling</i>, vol. 14, pp. 483, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s10270-013-0328-6"},"title":"Environment modeling and simulation for automated testing of soft real-time embedded software"},{"order":"22","displayText":"Fernando Herrera, H\u00e9ctor Posadas, Pablo Pe\u00f1il, Eugenio Villar, Francisco Ferrero, Ra\u00fal Valencia, Gianluca Palermo, \"The COMPLEX methodology for UML/MARTE Modeling and design space exploration of embedded systems\", <i>Journal of Systems Architecture</i>, vol. 60, pp. 55, 2014.","links":{"crossRefLink":"https://doi.org/10.1016/j.sysarc.2013.10.003"},"title":"The COMPLEX methodology for UML/MARTE Modeling and design space exploration of embedded systems"},{"order":"23","displayText":"F. Herrera, P. Pe&#241;il, E. Villar, \"A model-based single-source approach to design-space exploration and synthesis of mixed-criticality systems\", <i>Proceedings of the 18th International Workshop on Software and Compilers for Embedded Systems</i>, pp. 88, 2015.","links":{"documentLink":"/document/7643518","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7643518"},"title":"A model-based, single-source approach to design-space exploration and synthesis of mixed-criticality systems"},{"order":"24","displayText":"H\u00e9ctor Posadas, Pablo Pe\u00f1il, Alejandro Nicol\u00e1s, Eugenio Villar, \"Automatic synthesis of communication and concurrency for exploring component-based system implementations considering UML channel semantics\", <i>Journal of Systems Architecture</i>, vol. 61, pp. 341, 2015.","links":{"crossRefLink":"https://doi.org/10.1016/j.sysarc.2015.07.002"},"title":"Automatic synthesis of communication and concurrency for exploring component-based system implementations considering UML channel semantics"},{"order":"25","displayText":"David de la Fuente, Jes\u00fas Barba, Juli\u00e1n Caba, Pablo Pe\u00f1il, Juan Carlos L\u00f3pez, Pablo S\u00e1nchez, <i>Languages, Design Methods, and Tools for Electronic System Design</i>, vol. 385, pp. 51, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-31723-6_3"},"title":""},{"order":"26","displayText":"Min Zhang, Yunhui Ying, \"Towards SMT-based LTL model checking of clock constraint specification language for real-time and embedded systems\", <i>Proceedings of the 18th ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems</i>, pp. 61, 2017.","links":{"documentLink":"/document/7971220","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7971220"},"title":"Towards SMT-based LTL model checking of clock constraint specification language for real-time and embedded systems"},{"order":"27","displayText":"Min Zhang, Yunhui Ying, \"Towards SMT-based LTL model checking of clock constraint specification language for real-time and embedded systems\", <i>ACM SIGPLAN Notices</i>, vol. 52, pp. 61, 2017.","links":{"documentLink":"/document/8169526","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8169526"},"title":"Towards SMT-based LTL model checking of clock constraint specification language for real-time and embedded systems"},{"order":"28","displayText":"Rahul Bhadani, Matt Bunting, Jonathan Sprinkle, <i>Complexity Challenges in Cyber Physical Systems</i>, pp. 255, 2019.","links":{"crossRefLink":"https://doi.org/10.1002/9781119552482.ch10"},"title":""},{"order":"29","displayText":"Daniela Genius, Rodrigo Cort\u00e9s Porto, Ludovic Apvrille, Fran\u00e7ois P\u00eacheux, <i>Model-Driven Engineering and Software Development</i>, vol. 1161, pp. 201, 2020.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-030-37873-8_9"},"title":""},{"order":"30","displayText":"Mar\u00eda Rodr\u00edguez, Eduardo Zalama, Ignacio Gonz\u00e1lez, \"Integraci\u00f3n autom\u00e1tica de dispositivos en el Hogar Digital a trav\u00e9s de la generaci\u00f3n de adaptadores dirigida por modelos\", <i>Revista Iberoamericana de Autom\u00e1tica e Inform\u00e1tica Industrial RIAI</i>, vol. 13, pp. 363, 2016.","links":{"crossRefLink":"https://doi.org/10.1016/j.riai.2016.03.007"},"title":"Integraci\u00f3n autom\u00e1tica de dispositivos en el Hogar Digital a trav\u00e9s de la generaci\u00f3n de adaptadores dirigida por modelos"}]},"formulaStrippedArticleTitle":"A co-design approach for embedded system modeling and code generation with UML and MARTE","nonIeeeCitationCount":"32","contentTypeDisplay":"Conferences","patentCitationCount":"1","mlTime":"PT0.737185S","lastupdate":"2021-10-02","title":"A co-design approach for embedded system modeling and code generation with UML and MARTE","contentType":"conferences","ieeeCitationCount":"44","publicationNumber":"4926138"},{"_id":5090667,"paperCitations":{"ieee":[{"order":"1","displayText":"F.F Zakaria, Naa Latif, Shaiful Jahari Hashim, P. Ehkan, F.Z. Rokhani, \"Cooperative virtual channel router for adaptive hardwired FPGA network-on-chip\", <i>Circuits and Systems (APCCAS) 2016 IEEE Asia Pacific Conference on</i>, pp. 358-361, 2016.","links":{"documentLink":"/document/7803975","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7803975","pdfSize":"281KB"},"title":"Cooperative virtual channel router for adaptive hardwired FPGA network-on-chip"},{"order":"2","displayText":"Sudeep Pasricha, Shirish Bahirat, \"OPAL: A multi-layer hybrid photonic NoC for 3D ICs\", <i>Design Automation Conference (ASP-DAC) 2011 16th Asia and South Pacific</i>, pp. 345-350, 2011.","links":{"documentLink":"/document/5722211","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5722211","pdfSize":"462KB"},"title":"OPAL: A multi-layer hybrid photonic NoC for 3D ICs"},{"order":"3","displayText":"Hung K. Nguyen, Xuan-Tu Tran, \"Design and implementation of a hybrid switching router for the reconfigurable Network-on-Chip\", <i>Advanced Technologies for Communications (ATC) 2016 International Conference on</i>, pp. 328-333, 2016.","links":{"documentLink":"/document/7764800","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7764800","pdfSize":"349KB"},"title":"Design and implementation of a hybrid switching router for the reconfigurable Network-on-Chip"},{"order":"4","displayText":"Mohamed Bakhouya, \"Towards a bio-inspired architecture for autonomic network-on-chip\", <i>High Performance Computing and Simulation (HPCS) 2010 International Conference on</i>, pp. 491-497, 2010.","links":{"documentLink":"/document/5547088","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5547088","pdfSize":"434KB"},"title":"Towards a bio-inspired architecture for autonomic network-on-chip"},{"order":"5","displayText":"Mohamed Bakhouya, Abderrahim Chariete, Jaafar Gaber, Maxime Wack, Smail Niar, Eric Coatanea, \"Performance evaluation of a flow control algorithm for Network-on-Chip\", <i>High Performance Computing and Simulation (HPCS) 2012 International Conference on</i>, pp. 281-287, 2012.","links":{"documentLink":"/document/6266925","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6266925","pdfSize":"705KB"},"title":"Performance evaluation of a flow control algorithm for Network-on-Chip"},{"order":"6","displayText":"Animesh Jain, Ritesh Parikh, Valeria Bertacco, \"High-radix on-chip networks with low-radix routers\", <i>Computer-Aided Design (ICCAD) 2014 IEEE/ACM International Conference on</i>, pp. 289-294, 2014.","links":{"documentLink":"/document/7001365","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7001365","pdfSize":"872KB"},"title":"High-radix on-chip networks with low-radix routers"},{"order":"7","displayText":"Arseniy Vitkovskiy, Vassos Soteriou, Chrysostomos Nicopoulos, \"A fine-grained link-level fault-tolerant mechanism for networks-on-chip\", <i>Computer Design (ICCD) 2010 IEEE International Conference on</i>, pp. 447-454, 2010.","links":{"documentLink":"/document/5647663","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5647663","pdfSize":"741KB"},"title":"A fine-grained link-level fault-tolerant mechanism for networks-on-chip"},{"order":"8","displayText":"Costas Iordanou, Vassos Soteriou, Konstantinos Aisopos, \"Hermes: Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips\", <i>Computer Design (ICCD) 2014 32nd IEEE International Conference on</i>, pp. 424-431, 2014.","links":{"documentLink":"/document/6974715","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6974715","pdfSize":"1245KB"},"title":"Hermes: Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips"},{"order":"9","displayText":"Thi-Thuy Nguyen, Thanh-Vu Le-Van, Hung K. Nguyen, Xuan-Tu Tran, \"Routing-path tracking and updating mechanism in reconfigurable Network-on-Chips\", <i>IC Design and Technology (ICICDT) 2016 International Conference on</i>, pp. 1-4, 2016.","links":{"documentLink":"/document/7723632","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7723632","pdfSize":"891KB"},"title":"Routing-path tracking and updating mechanism in reconfigurable Network-on-Chips"},{"order":"10","displayText":"D\u00e9bora Matos, Caroline Concatto, Anelise Kologeski, Luigi Carro, Fernanda Kastensmidt, Altamiro Susin, M\u00e1rcio Kreutz, \"Monitor-adapter coupling for NOC performance tuning\", <i>Embedded Computer Systems (SAMOS) 2010 International Conference on</i>, pp. 193-199, 2010.","links":{"documentLink":"/document/5642065","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5642065","pdfSize":"942KB"},"title":"Monitor-adapter coupling for NOC performance tuning"},{"order":"11","displayText":"Shirish Bahirat, Sudeep Pasricha, \"UC-PHOTON: A novel hybrid photonic network-on-chip for multiple use-case applications\", <i>Quality Electronic Design (ISQED) 2010 11th International Symposium on</i>, pp. 721-729, 2010.","links":{"documentLink":"/document/5450500","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5450500","pdfSize":"597KB"},"title":"UC-PHOTON: A novel hybrid photonic network-on-chip for multiple use-case applications"},{"order":"12","displayText":"Alexander Logvinenko, Carsten Gremzow, Dietmar Tutsch, \"RecMIN: A reconfiguration architecture for network on chip\", <i>Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC) 2013 8th International Workshop on</i>, pp. 1-6, 2013.","links":{"documentLink":"/document/6581547","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6581547","pdfSize":"408KB"},"title":"RecMIN: A reconfiguration architecture for network on chip"},{"order":"13","displayText":"Ritesh Parikh, Valeria Bertacco, \"Resource Conscious Diagnosis and Reconfiguration for NoC Permanent Faults\", <i>Computers IEEE Transactions on</i>, vol. 65, no. 7, pp. 2241-2256, 2016.","links":{"documentLink":"/document/7271040","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7271040","pdfSize":"2380KB"},"title":"Resource Conscious Diagnosis and Reconfiguration for NoC Permanent Faults"},{"order":"14","displayText":"Ying-Cherng Lan, Hsiao-An Lin, Shih-Hsin Lo, Yu Hen Hu, Sao-Jie Chen, \"A Bidirectional NoC (BiNoC) Architecture With Dynamic Self-Reconfigurable Channel\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 30, no. 3, pp. 427-440, 2011.","links":{"documentLink":"/document/5715603","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5715603","pdfSize":"1426KB"},"title":"A Bidirectional NoC (BiNoC) Architecture With Dynamic Self-Reconfigurable Channel"},{"order":"15","displayText":"Zhiliang Qian, Syed Mohsin Abbas, Chi-Ying Tsui, \"FSNoC: A Flit-Level Speedup Scheme for Network on-Chips Using Self-Reconfigurable Bidirectional Channels\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 23, no. 9, pp. 1854-1867, 2015.","links":{"documentLink":"/document/6902815","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6902815","pdfSize":"4129KB"},"title":"FSNoC: A Flit-Level Speedup Scheme for Network on-Chips Using Self-Reconfigurable Bidirectional Channels"},{"order":"16","displayText":"Ying Fei Teh, ZhiLiang Qian, Chi-Ying Tsui, \"A fault-tolerant NoC using combined link sharing and partial fault link utilization scheme\", <i>VLSI and System-on-Chip (VLSI-SoC) 2011 IEEE/IFIP 19th International Conference on</i>, pp. 296-301, 2011.","links":{"documentLink":"/document/6081595","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6081595","pdfSize":"941KB"},"title":"A fault-tolerant NoC using combined link sharing and partial fault link utilization scheme"},{"order":"17","displayText":"Xiongqing Zhong, Peilei Bao, Huaxi Gu, Na Zhang, Ke Chen, \"A new approach to fault-tolerant routing algorithm on SLmesh\", <i>Communication Technology (ICCT) 2012 IEEE 14th International Conference on</i>, pp. 1038-1042, 2012.","links":{"documentLink":"/document/6511429","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6511429","pdfSize":"101KB"},"title":"A new approach to fault-tolerant routing algorithm on SLmesh"},{"order":"18","displayText":"Marios Evripidou, Chrysostomos Nicopoulos, Vassos Soteriou, Jongman Kim, \"Virtualizing Virtual Channels for Increased Network-on-Chip Robustness and Upgradeability\", <i>VLSI (ISVLSI) 2012 IEEE Computer Society Annual Symposium on</i>, pp. 21-26, 2012.","links":{"documentLink":"/document/6296442","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6296442","pdfSize":"237KB"},"title":"Virtualizing Virtual Channels for Increased Network-on-Chip Robustness and Upgradeability"},{"order":"19","displayText":"Arseniy Vitkovskiy, Vassos Soteriou, Chrysostomos Nicopoulos, \"A Dynamically Adjusting Gracefully Degrading Link-Level Fault-Tolerant Mechanism for NoCs\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 31, no. 8, pp. 1235-1248, 2012.","links":{"documentLink":"/document/6238398","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6238398","pdfSize":"8786KB"},"title":"A Dynamically Adjusting Gracefully Degrading Link-Level Fault-Tolerant Mechanism for NoCs"},{"order":"20","displayText":"Zhiliang Qian, Ying Fei Teh, Chi-Ying Tsui, \"A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 1295-1300, 2012.","links":{"documentLink":"/document/6176692","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6176692","pdfSize":"1418KB"},"title":"A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels"},{"order":"21","displayText":"Andrea Pellegrini, Valeria Bertacco, \"Cardio: Adaptive CMPs for reliability through dynamic introspective operation\", <i>High Level Design Validation and Test Workshop (HLDVT) 2011 IEEE International</i>, pp. 98-105, 2011.","links":{"documentLink":"/document/6113983","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6113983","pdfSize":"837KB"},"title":"Cardio: Adaptive CMPs for reliability through dynamic introspective operation"},{"order":"22","displayText":"D\u00e9bora Matos, Caroline Concatto, M\u00e1rcio Kreutz, Fernanda Kastensmidt, Luigi Carro, Altamiro Susin, \"Reconfigurable Routers for Low Power and High Performance\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 19, no. 11, pp. 2045-2057, 2011.","links":{"documentLink":"/document/5585851","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5585851","pdfSize":"1524KB"},"title":"Reconfigurable Routers for Low Power and High Performance"},{"order":"23","displayText":"Oscar Garnica, Juan Lanchares, Jos\u00e9 Ignacio Hidalgo, \"Optimal Runtime Algorithm to Improve Fault Tolerance of Bus-Based Reconfigurable Designs\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 28, no. 4, pp. 914-925, 2020.","links":{"documentLink":"/document/8968745","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8968745","pdfSize":"1528KB"},"title":"Optimal Runtime Algorithm to Improve Fault Tolerance of Bus-Based Reconfigurable Designs"}],"nonIeee":[{"order":"1","displayText":"A. Chariete, M. Bakhouya, J. Gaber, M. Wack, \"A design space exploration methodology for customizing on-chip communication architectures: Towards fractal NoCs\", <i>Integration</i>, vol. 50, pp. 158, 2015.","links":{"crossRefLink":"https://doi.org/10.1016/j.vlsi.2014.11.007"},"title":"A design space exploration methodology for customizing on-chip communication architectures: Towards fractal NoCs"},{"order":"2","displayText":"Jingyang Zhu, Zhiliang Qian, Chi-Ying Tsui, \"BiLink: A high performance NoC router architecture using bi-directional link with double data rate\", <i>Integration</i>, vol. 55, pp. 30, 2016.","links":{"crossRefLink":"https://doi.org/10.1016/j.vlsi.2016.02.006"},"title":"BiLink: A high performance NoC router architecture using bi-directional link with double data rate"},{"order":"3","displayText":"Zhenqi Wei, Peilin Liu, Rongdi Sun, Zunquan Zhou, Ke Jin, Dajiang Zhou, \"HyDMA: Low-Latency Inter-Core DMA Based on A Hybrid Packet-Circuit Switching Network-on-Chip\", <i>IEICE Electronics Express</i>, 2016.","links":{"crossRefLink":"https://doi.org/10.1587/elex.13.20160529"},"title":"HyDMA: Low-Latency Inter-Core DMA Based on A Hybrid Packet-Circuit Switching Network-on-Chip"},{"order":"4","displayText":"Sao-Jie Chen, Ying-Cherng Lan, Wen-Chung Tsai, Yu-Hen Hu, <i>Reconfigurable Networks-on-Chip</i>, pp. 91, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4419-9341-0_6"},"title":""},{"order":"5","displayText":"<i>Autonomic Networking-on-Chip</i>, vol. 20113844, pp. 215, 2011.","links":{"crossRefLink":"https://doi.org/10.1201/b11421-10"},"title":""},{"order":"6","displayText":"Swamy D. Ponpandi, Akhilesh Tyagi, \"User satisfaction aware routing and energy modeling of polymorphic network on chip architecture\", <i>Computers & Electrical Engineering</i>, vol. 40, pp. 260, 2014.","links":{"crossRefLink":"https://doi.org/10.1016/j.compeleceng.2014.08.012"},"title":"User satisfaction aware routing and energy modeling of polymorphic network on chip architecture"}]},"formulaStrippedArticleTitle":"Configurable links for runtime adaptive on-chip communication","nonIeeeCitationCount":"6","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT1.188856S","lastupdate":"2021-10-02","title":"Configurable links for runtime adaptive on-chip communication","contentType":"conferences","ieeeCitationCount":"23","publicationNumber":"4926138"},{"_id":5090673,"paperCitations":{"ieee":[{"order":"1","displayText":"Chi-Jih Shih, Shih-An Hsieh, Yi-Chang Lu, James Chien-Mo Li, Tzong-Lin Wu, Krishnendu Chakrabarty, \"Test Generation of Path Delay Faults Induced by Defects in Power TSV\", <i>Test Symposium (ATS) 2013 22nd Asian</i>, pp. 43-48, 2013.","links":{"documentLink":"/document/6690612","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6690612","pdfSize":"507KB"},"title":"Test Generation of Path Delay Faults Induced by Defects in Power TSV"},{"order":"2","displayText":"Ching-Hwa Cheng, Ming-Hsuan Wu, Pin-Jui Lai, Chia-Hao Ku, \"A digitalized management mechanism for low-cost low-power multiple-voltage 3D designs\", <i>Dependable Systems and Networks Workshops (DSN-W) 2011 IEEE/IFIP 41st International Conference on</i>, pp. 65-68, 2011.","links":{"documentLink":"/document/5958837","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5958837","pdfSize":"1170KB"},"title":"A digitalized management mechanism for low-cost low-power multiple-voltage 3D designs"},{"order":"3","displayText":"Waqar Ahmad, Rajeev Kumar Kanth, Qiang Chen, Li-Rong Zheng, Hannu Tenhunen, \"Power distribution TSVs induced core switching noise\", <i>Electrical Design of Advanced Packaging & Systems Symposium (EDAPS) 2010 IEEE</i>, pp. 1-4, 2010.","links":{"documentLink":"/document/5683008","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5683008","pdfSize":"391KB"},"title":"Power distribution TSVs induced core switching noise"},{"order":"4","displayText":"Waqar Ahmad, Qiang Chen, Li-Rong Zheng, Hannu Tenhunen, \"Peak-to-peak switching noise and LC resonance on a power distribution TSV pair\", <i>Electrical Performance of Electronic Packaging and Systems (EPEPS) 2010 IEEE 19th Conference on</i>, pp. 173-176, 2010.","links":{"documentLink":"/document/5642574","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5642574","pdfSize":"426KB"},"title":"Peak-to-peak switching noise and LC resonance on a power distribution TSV pair"},{"order":"5","displayText":"Yunna Sun, Di Niu, Yan Wang, Guifu Ding, Hui-Yeol Kim, \"The thermal mechanical reliability induced by the integrated circuits fabrication process\", <i>Electronic Packaging Technology (ICEPT) 2015 16th International Conference on</i>, pp. 810-815, 2015.","links":{"documentLink":"/document/7236705","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7236705","pdfSize":"1959KB"},"title":"The thermal mechanical reliability induced by the integrated circuits fabrication process"},{"order":"6","displayText":"Young Jin Park, Min Zeng, Byeong-seok Lee, Jeong-A Lee, Seung Gu Kang, Cheol Hong Kim, \"Thermal Analysis for 3D Multi-core Processors with Dynamic Frequency Scaling\", <i>Computer and Information Science (ICIS) 2010 IEEE/ACIS 9th International Conference on</i>, pp. 69-74, 2010.","links":{"documentLink":"/document/5593122","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5593122","pdfSize":"383KB"},"title":"Thermal Analysis for 3D Multi-core Processors with Dynamic Frequency Scaling"},{"order":"7","displayText":"Chih-han Hsu, Shanq-Jang Ruan, Ying-Jung Chen, Tsang-Chi Kan, \"Reliability consideration with rectangle- and double-signal through silicon vias insertion in 3D thermal-aware floorplanning\", <i>Quality Electronic Design (ISQED) 2013 14th International Symposium on</i>, pp. 316-321, 2013.","links":{"documentLink":"/document/6523628","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6523628","pdfSize":"471KB"},"title":"Reliability consideration with rectangle- and double-signal through silicon vias insertion in 3D thermal-aware floorplanning"},{"order":"8","displayText":"Waqar Ahmad, Qiang Chen, Li-Rong Zheng, Hannu Tenhunen, \"Modeling of peak-to-peak switching noise along a vertical chain of power distribution TSV pairs in a 3D stack of ICs interconnected through TSVs\", <i>NORCHIP 2010</i>, pp. 1-6, 2010.","links":{"documentLink":"/document/5669473","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5669473","pdfSize":"304KB"},"title":"Modeling of peak-to-peak switching noise along a vertical chain of power distribution TSV pairs in a 3D stack of ICs interconnected through TSVs"},{"order":"9","displayText":"Xin Zhao, Michael R. Scheuermann, Sung Kyu Lim, \"Analysis and Modeling of DC Current Crowding for TSV-Based 3-D Connections and Power Integrity\", <i>Components Packaging and Manufacturing Technology IEEE Transactions on</i>, vol. 4, no. 1, pp. 123-133, 2014.","links":{"documentLink":"/document/6587742","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6587742","pdfSize":"3246KB"},"title":"Analysis and Modeling of DC Current Crowding for TSV-Based 3-D Connections and Power Integrity"},{"order":"10","displayText":"Ang-Chih Hsieh, TingTing Hwang, \"TSV Redundancy: Architecture and Design Issues in 3-D IC\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 20, no. 4, pp. 711-722, 2012.","links":{"documentLink":"/document/5714743","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5714743","pdfSize":"1365KB"},"title":"TSV Redundancy: Architecture and Design Issues in 3-D IC"},{"order":"11","displayText":"Koh Johguchi, Teruyoshi Hatanaka, Koichi Ishida, Tadashi Yasufuku, Makoto Takamiya, Takayasu Sakurai, Ken Takeuchi, \"Through-Silicon Via Design for a 3-D Solid-State Drive System With Boost Converter in a Package\", <i>Components Packaging and Manufacturing Technology IEEE Transactions on</i>, vol. 1, no. 2, pp. 269-277, 2011.","links":{"documentLink":"/document/5739083","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5739083","pdfSize":"1205KB"},"title":"Through-Silicon Via Design for a 3-D Solid-State Drive System With Boost Converter in a Package"}],"nonIeee":[{"order":"1","displayText":"Sung Kyu Lim, <i>Design for High Performance, Low Power, and Reliable 3D Integrated Circuits</i>, pp. 205, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4419-9542-1_8"},"title":""},{"order":"2","displayText":"Claudia Rusu, Lorena Anghel, Dimiter Avresky, \"Adaptive inter-layer message routing in 3D networks-on-chip\", <i>Microprocessors and Microsystems</i>, vol. 35, pp. 613, 2011.","links":{"crossRefLink":"https://doi.org/10.1016/j.micpro.2011.06.008"},"title":"Adaptive inter-layer message routing in 3D networks-on-chip"},{"order":"3","displayText":"Ismail Akturk, Ozcan Ozturk, \"Reliability-Aware Heterogeneous 3D Chip Multiprocessor Design\", <i>Journal of Electronic Testing</i>, vol. 29, pp. 177, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/s10836-013-5373-0"},"title":"Reliability-Aware Heterogeneous 3D Chip Multiprocessor Design"}]},"formulaStrippedArticleTitle":"Reliability aware through silicon via planning for 3D stacked ICs","nonIeeeCitationCount":"3","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.29596S","lastupdate":"2021-10-02","title":"Reliability aware through silicon via planning for 3D stacked ICs","contentType":"conferences","ieeeCitationCount":"11","publicationNumber":"4926138"},{"_id":5090676,"formulaStrippedArticleTitle":"Bitstream relocation with local clock domains for partially reconfigurable FPGAs","paperCitations":{"ieee":[{"order":"1","displayText":"Xabier Iturbe, Khaled Benkrid, Raul Torrego, Ali Ebrahim, Tughrul Arslan, \"Online clock routing in Xilinx FPGAs for high-performance and reliability\", <i>Adaptive Hardware and Systems (AHS) 2012 NASA/ESA Conference on</i>, pp. 85-91, 2012.","links":{"documentLink":"/document/6268634","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6268634","pdfSize":"727KB"},"title":"Online clock routing in Xilinx FPGAs for high-performance and reliability"},{"order":"2","displayText":"Abelardo Jara-Berrocal, Ann Gordon-Ross, \"An integrated development toolset and implementation methodology for partially reconfigurable system-on-chips\", <i>Application-Specific Systems Architectures and Processors (ASAP) 2011 IEEE International Conference on</i>, pp. 219-222, 2011.","links":{"documentLink":"/document/6043272","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6043272","pdfSize":"1269KB"},"title":"An integrated development toolset and implementation methodology for partially reconfigurable system-on-chips"},{"order":"3","displayText":"X. Iturbe, K. Benkrid, T. Arslan, I. Martinez, M. Azkarate, M. D. Santambrogio, \"A Roadmap for Autonomous Fault-Tolerant Systems\", <i>Design and Architectures for Signal and Image Processing (DASIP) 2010 Conference on</i>, pp. 311-321, 2010.","links":{"documentLink":"/document/5706281","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5706281","pdfSize":"654KB"},"title":"A Roadmap for Autonomous Fault-Tolerant Systems"},{"order":"4","displayText":"Julian Caba, Julio D. Dondo, Fernando Rincon, Jesus Barba, Juan C. Lopez, \"Development Flow for FPGA-Based Scalable Reconfigurable Systems\", <i>Digital System Design (DSD) 2013 Euromicro Conference on</i>, pp. 666-669, 2013.","links":{"documentLink":"/document/6628343","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6628343","pdfSize":"263KB"},"title":"Development Flow for FPGA-Based Scalable Reconfigurable Systems"},{"order":"5","displayText":"Victor M. Gon\u00e7alves Martins, Jo\u00e3o Gabriel Reis, Hor\u00e1cio C.C. Neto, Eduardo Augusto Bezerra, \"Designing Partial Bitstreams for Multiple Xilinx FPGA Partitions\", <i>Field-Programmable Custom Computing Machines (FCCM) 2015 IEEE 23rd Annual International Symposium on</i>, pp. 256-259, 2015.","links":{"documentLink":"/document/7160085","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7160085","pdfSize":"220KB"},"title":"Designing Partial Bitstreams for Multiple Xilinx FPGA Partitions"},{"order":"6","displayText":"Adam Jacobs, Alan D. George, Grzegorz Cieslewski, \"Reconfigurable fault tolerance: A framework for environmentally adaptive fault mitigation in space\", <i>Field Programmable Logic and Applications 2009. FPL 2009. International Conference on</i>, pp. 199-204, 2009.","links":{"documentLink":"/document/5272313","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5272313","pdfSize":"714KB"},"title":"Reconfigurable fault tolerance: A framework for environmentally adaptive fault mitigation in space"},{"order":"7","displayText":"Christophe Huriaux, Olivier Sentieys, Russell Tessier, \"FPGA architecture support for heterogeneous relocatable partial bitstreams\", <i>Field Programmable Logic and Applications (FPL) 2014 24th International Conference on</i>, pp. 1-6, 2014.","links":{"documentLink":"/document/6927494","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6927494","pdfSize":"207KB"},"title":"FPGA architecture support for heterogeneous, relocatable partial bitstreams"},{"order":"8","displayText":"Marwa Hannachi, Hassan Rabah, Slavisa Jovanovic, Abdessalem Ben Abdelali, Abdellatif Mtibaa, \"Efficient relocation of variable-sized hardware tasks for FPGA-based adaptive systems\", <i>Microelectronics (ICM) 2014 26th International Conference on</i>, pp. 224-227, 2014.","links":{"documentLink":"/document/7071847","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7071847","pdfSize":"1029KB"},"title":"Efficient relocation of variable-sized hardware tasks for FPGA-based adaptive systems"},{"order":"9","displayText":"Christian Schuck, Bastian Haetzer, Michael Hubner, Jurgen Becker, \"Online Routing of FPGA Clock Networks for Module Relocation in Partial Reconfigurable Multi Clock Designs\", <i>Parallel and Distributed Processing Workshops and Phd Forum (IPDPSW) 2011 IEEE International Symposium on</i>, pp. 181-188, 2011.","links":{"documentLink":"/document/6008835","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6008835","pdfSize":"752KB"},"title":"Online Routing of FPGA Clock Networks for Module Relocation in Partial Reconfigurable Multi Clock Designs"},{"order":"10","displayText":"M.D. Santambrogio, F. Cancare, R. Cattaneo, S. Bhandariy, D. Sciuto, \"An Enhanced Relocation Manager to Speedup Core Allocation in FPGA-based Reconfigurable Systems\", <i>Parallel and Distributed Processing Symposium Workshops & PhD Forum (IPDPSW) 2012 IEEE 26th International</i>, pp. 336-343, 2012.","links":{"documentLink":"/document/6270660","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6270660","pdfSize":"1498KB"},"title":"An Enhanced Relocation Manager to Speedup Core Allocation in FPGA-based Reconfigurable Systems"},{"order":"11","displayText":"Teresa G. Cervero, Juli\u00e1n Caba, Sebasti\u00e1n L\u00f3pez, Julio Daniel Dondo, Roberto Sarmiento, Fernando Rinc\u00f3n, Juan L\u00f3pez, \"A Scalable and Dynamically Reconfigurable FPGA-Based Embedded System for Real-Time Hyperspectral Unmixing\", <i>Selected Topics in Applied Earth Observations and Remote Sensing IEEE Journal of</i>, vol. 8, no. 6, pp. 2894-2911, 2015.","links":{"documentLink":"/document/6897942","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6897942","pdfSize":"2041KB"},"title":"A Scalable and Dynamically Reconfigurable FPGA-Based Embedded System for Real-Time Hyperspectral Unmixing"},{"order":"12","displayText":"Jochen Strunk, Johannes Hiltscher, Wolfgang Rehm, Heiko Schick, \"Communication Architectures for Run-Time Reconfigurable Modules in a 2-D Mesh on FPGAs\", <i>Reconfigurable Computing and FPGAs (ReConFig) 2010 International Conference on</i>, pp. 49-54, 2010.","links":{"documentLink":"/document/5695280","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5695280","pdfSize":"251KB"},"title":"Communication Architectures for Run-Time Reconfigurable Modules in a 2-D Mesh on FPGAs"}],"nonIeee":[{"order":"1","displayText":"David de la Fuente, Jes\u00fas Barba, Juli\u00e1n Caba, Pablo Pe\u00f1il, Juan Carlos L\u00f3pez, Pablo S\u00e1nchez, <i>Languages, Design Methods, and Tools for Electronic System Design</i>, vol. 385, pp. 51, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-31723-6_3"},"title":""},{"order":"2","displayText":"Sascha M\u00fchlbach, Andreas Koch, <i>Reconfigurable Computing: Architectures, Tools and Applications</i>, vol. 6578, pp. 328, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-19475-7_35"},"title":""},{"order":"3","displayText":"Fran\u00e7ois Duhem, Fabrice Muller, Robin Bonamy, S\u00e9bastien Bilavarn, \"FoRTReSS: a flow for design space exploration of partially reconfigurable systems\", <i>Design Automation for Embedded Systems</i>, vol. 19, pp. 301, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s10617-015-9160-2"},"title":"FoRTReSS: a flow for design space exploration of partially reconfigurable systems"},{"order":"4","displayText":"Ming Liu, Zhonghai Lu, Wolfgang Kuehn, Axel Jantsch, \"A Survey of FPGA Dynamic Reconfiguration Design Methodology and Applications\", <i>International Journal of Embedded and Real-Time Communication Systems</i>, vol. 3, pp. 23, 2012.","links":{"crossRefLink":"https://doi.org/10.4018/jertcs.2012040102"},"title":"A Survey of FPGA Dynamic Reconfiguration Design Methodology and Applications"},{"order":"5","displayText":"Aurelio Morales-Villanueva, Ann Gordon-Ross, <i>Reconfigurable Computing: Architectures, Tools and Applications</i>, vol. 7806, pp. 185, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-36812-7_18"},"title":""},{"order":"6","displayText":"Sascha M\u00fchlbach, Andreas Koch, \"NetStage/DPR: A self-reconfiguring platform for active and passive network security operations\", <i>Microprocessors and Microsystems</i>, vol. 36, pp. 632, 2012.","links":{"crossRefLink":"https://doi.org/10.1016/j.micpro.2012.05.013"},"title":"NetStage/DPR: A self-reconfiguring platform for active and passive network security operations"}]},"nonIeeeCitationCount":"6","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.268488S","lastupdate":"2021-10-05","title":"Bitstream relocation with local clock domains for partially reconfigurable FPGAs","contentType":"conferences","ieeeCitationCount":"12","publicationNumber":"4926138"},{"_id":5090684,"paperCitations":{"ieee":[{"order":"1","displayText":"Nan Wang, Hengxiao Wang, Yue Jin, Jiongyao Ye, \"Integrating operation scheduling and binding for functional unit power-gating in high-level synthesis\", <i>ASIC (ASICON) 2017 IEEE 12th International Conference on</i>, pp. 1129-1132, 2017.","links":{"documentLink":"/document/8252679","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8252679","pdfSize":"194KB"},"title":"Integrating operation scheduling and binding for functional unit power-gating in high-level synthesis"},{"order":"2","displayText":"Andrey V. Korshunov, Pavel S. Volobuev, \"Active-mode leakage power optimization using state-preserving techniques\", <i>Design & Test Symposium (EWDTS) 2014 East-West</i>, pp. 1-4, 2014.","links":{"documentLink":"/document/7027066","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7027066","pdfSize":"308KB"},"title":"Active-mode leakage power optimization using state-preserving techniques"},{"order":"3","displayText":"A Rudraiah, K Jagannadha Naidu, Kittur Harish Mallikarjun, \"Semicustom power gating design\", <i>Signal Processing Communication Computing and Networking Technologies (ICSCCN) 2011 International Conference on</i>, pp. 471-474, 2011.","links":{"documentLink":"/document/6024596","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6024596","pdfSize":"900KB"},"title":"Semicustom power gating design"},{"order":"4","displayText":"Leticia Bolzani, Andrea Calimera, Alberto Macii, Enrico Macii, Massimo Poncino, \"Placement-aware clustering for integrated clock and power gating\", <i>Circuits and Systems 2009. ISCAS 2009. IEEE International Symposium on</i>, pp. 1723-1726, 2009.","links":{"documentLink":"/document/5118107","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5118107","pdfSize":"772KB"},"title":"Placement-aware clustering for integrated clock and power gating"},{"order":"5","displayText":"Li Li, Ken Choi, Haiqing Nan, \"Effective algorithm for integrating clock gating and power gating to reduce dynamic and active leakage power simultaneously\", <i>Quality Electronic Design (ISQED) 2011 12th International Symposium on</i>, pp. 1-6, 2011.","links":{"documentLink":"/document/5770706","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5770706","pdfSize":"349KB"},"title":"Effective algorithm for integrating clock gating and power gating to reduce dynamic and active leakage power simultaneously"},{"order":"6","displayText":"G. Indumathi, K.V. Ramakrishnan, \"Study and Analysis of Power Optimization Techniques for Embedded Systems\", <i>VLSI (ISVLSI) 2011 IEEE Computer Society Annual Symposium on</i>, pp. 365-366, 2011.","links":{"documentLink":"/document/5992548","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5992548","pdfSize":"530KB"},"title":"Study and Analysis of Power Optimization Techniques for Embedded Systems"},{"order":"7","displayText":"Juan S. P. Giraldo, Luigi Carro, Stephan Wong, Antonio C. S. Beck, \"Leveraging Compiler Support on VLIW Processors for Efficient Power Gating\", <i>VLSI (ISVLSI) 2016 IEEE Computer Society Annual Symposium on</i>, pp. 502-507, 2016.","links":{"documentLink":"/document/7560248","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7560248","pdfSize":"278KB"},"title":"Leveraging Compiler Support on VLIW Processors for Efficient Power Gating"},{"order":"8","displayText":"Li Li, Ken Choi, Ho Joon Lee, \"Power efficient data retention logic design in the integration of power gating and clock gating\", <i>Circuits and Systems (MWSCAS) 2011 IEEE 54th International Midwest Symposium on</i>, pp. 1-4, 2011.","links":{"documentLink":"/document/6026677","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6026677","pdfSize":"611KB"},"title":"Power efficient data retention logic design in the integration of power gating and clock gating"},{"order":"9","displayText":"Juan S. P. Giraldo, Anderson L. Sartor, Luigi Carro, Stephan Wong, Antonio C. S. Beck, \"Evaluation of energy savings on a VLIW processor through dynamic issue-width adaptation\", <i>Rapid System Prototyping (RSP) 2015 International Symposium on</i>, pp. 11-17, 2015.","links":{"documentLink":"/document/7416540","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7416540","pdfSize":"529KB"},"title":"Evaluation of energy savings on a VLIW processor through dynamic issue-width adaptation"},{"order":"10","displayText":"Venkat Krishnan Balasubramanian, Hao Xu, Ranga Vemuri, \"Design automation flow for voltage adaptive optimum granularity LITHE for sequential circuits\", <i>SOC Conference (SOCC) 2013 IEEE 26th International</i>, pp. 355-360, 2013.","links":{"documentLink":"/document/6749715","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6749715","pdfSize":"2188KB"},"title":"Design automation flow for voltage adaptive optimum granularity LITHE for sequential circuits"},{"order":"11","displayText":"Jun Seomun, Insup Shin, Youngsoo Shin, \"Synthesis of Active-Mode Power-Gating Circuits\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 31, no. 3, pp. 391-403, 2012.","links":{"documentLink":"/document/6152781","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6152781","pdfSize":"9250KB"},"title":"Synthesis of Active-Mode Power-Gating Circuits"},{"order":"12","displayText":"Xin Man, Shinji Kimura, \"Comparison of optimized multi-stage clock gating with structural gating approach\", <i>TENCON 2011 - 2011 IEEE Region 10 Conference</i>, pp. 651-656, 2011.","links":{"documentLink":"/document/6129188","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6129188","pdfSize":"1013KB"},"title":"Comparison of optimized multi-stage clock gating with structural gating approach"},{"order":"13","displayText":"Li Li, Ken Choi, Haiqing Nan, \"Activity-Driven Fine-Grained Clock Gating and Run Time Power Gating Integration\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 21, no. 8, pp. 1540-1544, 2013.","links":{"documentLink":"/document/6291802","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6291802","pdfSize":"358KB"},"title":"Activity-Driven Fine-Grained Clock Gating and Run Time Power Gating Integration"},{"order":"14","displayText":"Andrew B. Kahng, Seokhyeong Kang, Bongil Park, \"Active-mode leakage reduction with data-retained power gating\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 1209-1214, 2013.","links":{"documentLink":"/document/6513697","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6513697","pdfSize":"437KB"},"title":"Active-mode leakage reduction with data-retained power gating"},{"order":"15","displayText":"Shrinidhi Udupi, Joakim Urdahl, Dominik Stoffel, Wolfgang Kunz, \"Exploiting Hardware Unobservability for Low-Power Design and Safety Analysis in Formal Verification-Driven Design Flows\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 27, no. 6, pp. 1262-1275, 2019.","links":{"documentLink":"/document/8689360","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8689360","pdfSize":"3496KB"},"title":"Exploiting Hardware Unobservability for Low-Power Design and Safety Analysis in Formal Verification-Driven Design Flows"},{"order":"16","displayText":"Rachel N. Agnes Shiny, B. Fahimunnisha, S. Akilandeswari, S. Joyes Venula, \"Integration of Clock Gating and Power Gating in Digital Circuits\", <i>Advanced Computing & Communication Systems (ICACCS) 2019 5th International Conference on</i>, pp. 704-707, 2019.","links":{"documentLink":"/document/8728370","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8728370","pdfSize":"3047KB"},"title":"Integration of Clock Gating and Power Gating in Digital Circuits"}],"nonIeee":[{"order":"1","displayText":"Valentino Peluso, Roberto G. Rizzo, Andrea Calimera, Enrico Macii, Massimo Alioto, <i>VLSI-SoC: System-on-Chip in the Nanoscale Era \u2013 Design, Verification and Reliability</i>, vol. 508, pp. 152, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-67104-8_8"},"title":""},{"order":"2","displayText":"Karthikeyan Lingasubramanian, Andrea Calimera, Alberto Macii, Enrico Macii, Massimo Poncino, <i>Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation</i>, vol. 6951, pp. 214, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-24154-3_22"},"title":""},{"order":"3","displayText":"Nan Wang, Song Chen, Zhiyuan Ma, Xiaofeng Ling, Yu Zhu, \"Integrating operation scheduling and binding for functional unit power-gating in high-level synthesis\", <i>Integration</i>, vol. 65, pp. 308, 2019.","links":{"crossRefLink":"https://doi.org/10.1016/j.vlsi.2017.11.008"},"title":"Integrating operation scheduling and binding for functional unit power-gating in high-level synthesis"},{"order":"4","displayText":"Nan Wang, Wei Zhong, Song Chen, Zhiyuan Ma, Xiaofeng Ling, Yu Zhu, \"Power-gating-aware scheduling with effective hardware resources optimization\", <i>Integration</i>, vol. 61, pp. 167, 2018.","links":{"crossRefLink":"https://doi.org/10.1016/j.vlsi.2017.12.005"},"title":"Power-gating-aware scheduling with effective hardware resources optimization"},{"order":"5","displayText":"Tiantao Lu, Ankur Srivastava, \"Low-Power Clock Tree Synthesis for 3D-ICs\", <i>ACM Transactions on Design Automation of Electronic Systems (TODAES)</i>, vol. 22, pp. 1, 2017.","links":{"documentLink":"/document/7924054","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7924054"},"title":"Low-Power Clock Tree Synthesis for 3D-ICs"},{"order":"6","displayText":"Gaurang Upasani, Andrea Calimera, Alberto Macii, Enrico Macii, Massimo Poncino, <i>Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation</i>, vol. 5953, pp. 227, 2010.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-11802-9_27"},"title":""},{"order":"7","displayText":"Abhishek Nag, Subhajit Das, Sambhu Nath Pradhan, \"Low-Power FSM Synthesis Based on Automated Power and Clock Gating Technique\", <i>Journal of Circuits, Systems and Computers</i>, vol. 28, pp. 1920003, 2019.","links":{"crossRefLink":"https://doi.org/10.1142/S0218126619200032"},"title":"Low-Power FSM Synthesis Based on Automated Power and Clock Gating Technique"},{"order":"8","displayText":"Xin MAN, Takashi HORIYAMA, Shinji KIMURA, \"Automatic Multi-Stage Clock Gating Optimization Using ILP Formulation\", <i>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences</i>, vol. E95.A, pp. 1347, 2012.","links":{"crossRefLink":"https://doi.org/10.1587/transfun.E95.A.1347"},"title":"Automatic Multi-Stage Clock Gating Optimization Using ILP Formulation"},{"order":"9","displayText":"Priyanka Choudhury, Abhishek Nag, Debanjali Nath, Sambhu Nath Pradhan, \"CG-in-PG architecture implementation for power reduction in FSMs\", <i>International Journal of Electronics Letters</i>, vol. 2, pp. 180, 2014.","links":{"crossRefLink":"https://doi.org/10.1080/21681724.2014.894136"},"title":"CG-in-PG architecture implementation for power reduction in FSMs"},{"order":"10","displayText":"Priyanka Choudhury, Kanchan Manna, Vivek Rai, Sambhu Nath Pradhan, \"Thermal-Aware Partitioning and Encoding of Power-Gated FSM\", <i>Journal of Circuits, Systems and Computers</i>, vol. 28, pp. 1950144, 2019.","links":{"crossRefLink":"https://doi.org/10.1142/S0218126619501445"},"title":"Thermal-Aware Partitioning and Encoding of Power-Gated FSM"},{"order":"11","displayText":"Davide Zoni, William Fornaciari, \"Modeling DVFS and Power-Gating Actuators for Cycle-Accurate NoC-Based Simulators\", <i>ACM Journal on Emerging Technologies in Computing Systems (JETC)</i>, vol. 12, pp. 1, 2015.","links":{"documentLink":"/document/7602155","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7602155"},"title":"Modeling DVFS and Power-Gating Actuators for Cycle-Accurate NoC-Based Simulators"}]},"formulaStrippedArticleTitle":"Enabling concurrent clock and power gating in an industrial design flow","nonIeeeCitationCount":"11","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.435678S","lastupdate":"2021-10-05","title":"Enabling concurrent clock and power gating in an industrial design flow","contentType":"conferences","ieeeCitationCount":"16","publicationNumber":"4926138"},{"_id":5090687,"paperCitations":{"ieee":[{"order":"1","displayText":"Julen Gomez-Cornejo, Aitzol Zuloaga, Uli Kretzschmar, Unai Bidarte, Jaime Jimenez, \"Fast context reloading lockstep approach for SEUs mitigation in a FPGA soft core processor\", <i>Industrial Electronics Society IECON 2013 - 39th Annual Conference of the IEEE</i>, pp. 2261-2266, 2013.","links":{"documentLink":"/document/6699483","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6699483","pdfSize":"222KB"},"title":"Fast context reloading lockstep approach for SEUs mitigation in a FPGA soft core processor"},{"order":"2","displayText":"Mihalis Psarakis, Alexandros Vavousis, Cristiana Bolchini, Antonio Miele, \"Design and implementation of a self-healing processor on SRAM-based FPGAs\", <i>Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) 2014 IEEE International Symposium on</i>, pp. 165-170, 2014.","links":{"documentLink":"/document/6962076","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6962076","pdfSize":"598KB"},"title":"Design and implementation of a self-healing processor on SRAM-based FPGAs"},{"order":"3","displayText":"Enshan Yang, Keheng Huang, Yu Hu, Xiaowei Li, Jian Gong, Hongjin Liu, Bo Liu, \"HHC: Hierarchical hardware checkpointing to accelerate fault recovery for SRAM-based FPGAs\", <i>On-Line Testing Symposium (IOLTS) 2013 IEEE 19th International</i>, pp. 193-198, 2013.","links":{"documentLink":"/document/6604078","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6604078","pdfSize":"196KB"},"title":"HHC: Hierarchical hardware checkpointing to accelerate fault recovery for SRAM-based FPGAs"},{"order":"4","displayText":"Aitzan Sari, Mihalis Psarakis, Dimitris Gizopoulos, \"Combining checkpointing and scrubbing in FPGA-based real-time systems\", <i>VLSI Test Symposium (VTS) 2013 IEEE 31st</i>, pp. 1-6, 2013.","links":{"documentLink":"/document/6548910","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6548910","pdfSize":"332KB"},"title":"Combining checkpointing and scrubbing in FPGA-based real-time systems"},{"order":"5","displayText":"Masashi Imai, Tomohiro Yoneda, \"Duplicated Execution Method for NoC-based Multiple Processor Systems with Restricted Private Memories\", <i>Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) 2011 IEEE International Symposium on</i>, pp. 463-471, 2011.","links":{"documentLink":"/document/6104475","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6104475","pdfSize":"201KB"},"title":"Duplicated Execution Method for NoC-based Multiple Processor Systems with Restricted Private Memories"},{"order":"6","displayText":"Matteo Sonza Reorda, Massimo Violante, Cristina Meinhardt, Ricardo Reis, \"An On-board Data-Handling Computer for Deep-Space Exploration Built Using Commercial-Off-the-Shelf SRAM-Based FPGAs\", <i>Defect and Fault Tolerance in VLSI Systems 2009. DFT '09. 24th IEEE International Symposium on</i>, pp. 254-262, 2009.","links":{"documentLink":"/document/5372248","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5372248","pdfSize":"790KB"},"title":"An On-board Data-Handling Computer for Deep-Space Exploration Built Using Commercial-Off-the-Shelf SRAM-Based FPGAs"},{"order":"7","displayText":"Paulo R. C. Villa, Rodrigo Travessini, Fabian L. Vargas, Eduardo A. Bezerra, \"Processor checkpoint recovery for transient faults in critical applications\", <i>Test Symposium (LATS) 2018 IEEE 19th Latin-American</i>, pp. 1-6, 2018.","links":{"documentLink":"/document/8349674","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8349674","pdfSize":"358KB"},"title":"Processor checkpoint recovery for transient faults in critical applications"},{"order":"8","displayText":"Server Kasap, Eduardo Weber W\u00e4chter, Xiaojun Zhai, Shoaib Ehsan, Klaus Mcdonald-Maier, \"Survey of Soft Error Mitigation Techniques Applied to LEON3 Soft Processors on SRAM-Based FPGAs\", <i>Access IEEE</i>, vol. 8, pp. 28646-28658, 2020.","links":{"documentLink":"/document/8970484","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8970484","pdfSize":"4014KB"},"title":"Survey of Soft Error Mitigation Techniques Applied to LEON3 Soft Processors on SRAM-Based FPGAs"}],"nonIeee":[{"order":"1","displayText":"\u00c1dria Barros de Oliveira, Lucas Antunes Tambara, Fernanda Lima Kastensmidt, <i>Applied Reconfigurable Computing</i>, vol. 10216, pp. 189, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-56258-2_17"},"title":""},{"order":"2","displayText":"Paulo R. C. Villa, Rodrigo Travessini, Roger C. Goerl, Fabian L. Vargas, Eduardo A. Bezerra, \"Fault Tolerant Soft-Core Processor Architecture Based on Temporal Redundancy\", <i>Journal of Electronic Testing</i>, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/s10836-019-05778-z"},"title":"Fault Tolerant Soft-Core Processor Architecture Based on Temporal Redundancy"},{"order":"3","displayText":"Ediz Cetin, Oliver Diessel, Tuo Li, Jude A. Ambrose, Thomas Fisk, Sri Parameswaran, Andrew G. Dempster, <i>FPGAs and Parallel Architectures for Aerospace Applications</i>, pp. 33, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-14352-1_3"},"title":""},{"order":"4","displayText":"Masashi IMAI, Tomohiro YONEDA, \"Fault Diagnosis and Reconfiguration Method for Network-on-Chip Based Multiple Processor Systems with Restricted Private Memories\", <i>IEICE Transactions on Information and Systems</i>, vol. E96.D, pp. 1914, 2013.","links":{"crossRefLink":"https://doi.org/10.1587/transinf.E96.D.1914"},"title":"Fault Diagnosis and Reconfiguration Method for Network-on-Chip Based Multiple Processor Systems with Restricted Private Memories"},{"order":"5","displayText":"Cristiana Bolchini, Maria K. Michael, Antonio Miele, Stelios Neophytou, <i>Dependable Multicore Architectures at Nanoscale</i>, pp. 37, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-54422-9_2"},"title":""}]},"formulaStrippedArticleTitle":"A low-cost SEE mitigation solution for soft-processors embedded in Systems on Pogrammable Chips","nonIeeeCitationCount":"5","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.251021S","lastupdate":"2021-07-23","title":"A low-cost SEE mitigation solution for soft-processors embedded in Systems on Pogrammable Chips","contentType":"conferences","ieeeCitationCount":"8","publicationNumber":"4926138"},{"_id":5090690,"paperCitations":{"nonIeee":[{"order":"1","displayText":"Johann Hauer, Stefan M\u00f6dl, Harald Neubauer, Matthias Oberst, Matthias V\u00f6lker, Haiyan Zhou, <i>Microelectronic Systems</i>, pp. 29, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-23071-4_4"},"title":""},{"order":"2","displayText":"Syed Arsalan Jawed, Junaid Ali Qureshi, Moaaz Ahmed, Atia Shafique, Abdul Hameed, Waqar Ahmed Qureshi, Muhammad Irfan Kazim, \"A generic low-noise CMOS readout interface for 64\u00a0\u00d7\u00a064 imaging array with on-chip ADC\", <i>Analog Integrated Circuits and Signal Processing</i>, vol. 73, pp. 273, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/s10470-012-9918-4"},"title":"A generic low-noise CMOS readout interface for 64\u00a0\u00d7\u00a064 imaging array with on-chip ADC"},{"order":"3","displayText":"Jose \u00c1. D\u00edaz-Madrid, Gin\u00e9s Dom\u00e9nech-Asensi, Jos\u00e9 J. Mart\u00ednez-\u00c1lvarez, Juan Zapata-P\u00e9rez, Ram\u00f3n Ruiz-Merino, \"Joint Implementation of the Sharing OTA and Bias Current Regulation Techniques in an 11-Bit 10\u00a0MS/s Pipelined ADC\", <i>Circuits, Systems, and Signal Processing</i>, 2020.","links":{"crossRefLink":"https://doi.org/10.1007/s00034-020-01493-9"},"title":"Joint Implementation of the Sharing OTA and Bias Current Regulation Techniques in an 11-Bit 10\u00a0MS/s Pipelined ADC"}]},"formulaStrippedArticleTitle":"Power reduction of a 12-bit 40-MS/s pipeline ADC exploiting partial amplifier sharing","nonIeeeCitationCount":"3","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.039068S","lastupdate":"2021-09-18","title":"Power reduction of a 12-bit 40-MS/s pipeline ADC exploiting partial amplifier sharing","contentType":"conferences","ieeeCitationCount":"0","publicationNumber":"4926138"},{"_id":5090694,"formulaStrippedArticleTitle":"Impact of voltage scaling on nanoscale SRAM reliability","paperCitations":{"ieee":[{"order":"1","displayText":"Andrey Mokhov, Victor Khomenko, Danil Sokolov, Alex Yakovlev, \"On Dual-Rail Control Logic for Enhanced Circuit Robustness\", <i>Application of Concurrency to System Design (ACSD) 2012 12th International Conference on</i>, pp. 112-121, 2012.","links":{"documentLink":"/document/6253462","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6253462","pdfSize":"832KB"},"title":"On Dual-Rail Control Logic for Enhanced Circuit Robustness"},{"order":"2","displayText":"Vikas Chandra, \"Quantifying workload dependent reliability in embedded processors\", <i>Design Automation Conference (ASP-DAC) 2014 19th Asia and South Pacific</i>, pp. 474-477, 2014.","links":{"documentLink":"/document/6742936","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6742936","pdfSize":"467KB"},"title":"Quantifying workload dependent reliability in embedded processors"},{"order":"3","displayText":"Seyedeh Golsana Ghaemi, Amir Mahdi Hosseini Monazzah, Hamed Farbeh, Seyed Ghassem Miremadi, \"LATED: Lifetime-Aware Tag for Enduring Design\", <i>Dependable Computing Conference (EDCC) 2015 Eleventh European</i>, pp. 97-107, 2015.","links":{"documentLink":"/document/7371958","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7371958","pdfSize":"423KB"},"title":"LATED: Lifetime-Aware Tag for Enduring Design"},{"order":"4","displayText":"Shrikanth Ganapathy, Ramon Canal, Dan Alexandrescu, Enrico Costenaro, Antonio Gonzalez, Antonio Rubio, \"A novel variation-tolerant 4T-DRAM cell with enhanced soft-error tolerance\", <i>Computer Design (ICCD) 2012 IEEE 30th International Conference on</i>, pp. 472-477, 2012.","links":{"documentLink":"/document/6378681","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6378681","pdfSize":"1073KB"},"title":"A novel variation-tolerant 4T-DRAM cell with enhanced soft-error tolerance"},{"order":"5","displayText":"Innocent Agbo, Seyab Khan, Said Hamdioui, \"BTI impact on SRAM sense amplifier\", <i>Design and Test Symposium (IDT) 2013 8th International</i>, pp. 1-6, 2013.","links":{"documentLink":"/document/6727094","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6727094","pdfSize":"203KB"},"title":"BTI impact on SRAM sense amplifier"},{"order":"6","displayText":"N. Eftaxiopoulos, N. Axelos, G. Zervakis, K. Tsoumanis, K. Pekmestzi, \"An independent dual gate SOI FinFET soft-error resilient memory cell\", <i>Design & Test Symposium (IDT) 2014 9th International</i>, pp. 39-44, 2014.","links":{"documentLink":"/document/7038584","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7038584","pdfSize":"173KB"},"title":"An independent dual gate SOI FinFET soft-error resilient memory cell"},{"order":"7","displayText":"N. Axelos, N. Eftaxiopoulos, G. Zervakis, K. Tsoumanis, K. Pekmestzi, \"FF-DICE: An 8T soft-error tolerant cell using Independent Dual Gate SOI FinFETs\", <i>On-Line Testing Symposium (IOLTS) 2014 IEEE 20th International</i>, pp. 200-201, 2014.","links":{"documentLink":"/document/6873696","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6873696","pdfSize":"137KB"},"title":"FF-DICE: An 8T soft-error tolerant cell using Independent Dual Gate SOI FinFETs"},{"order":"8","displayText":"Nikolaos Eftaxiopoulos, Nicholas Axelos, Kiamal Pekmestzi, \"Low leakage radiation tolerant CAM/TCAM cell\", <i>On-Line Testing Symposium (IOLTS) 2015 IEEE 21st International</i>, pp. 206-211, 2015.","links":{"documentLink":"/document/7229860","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7229860","pdfSize":"170KB"},"title":"Low leakage radiation tolerant CAM/TCAM cell"},{"order":"9","displayText":"Daeyeon Kim, Vikas Chandra, Robert Aitken, David Blaauw, Dennis Sylvester, \"Variation-aware static and dynamic writability analysis for voltage-scaled bit-interleaved 8-T SRAMs\", <i>Low Power Electronics and Design (ISLPED) 2011 International Symposium on</i>, pp. 145-150, 2011.","links":{"documentLink":"/document/5993627","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5993627","pdfSize":"671KB"},"title":"Variation-aware static and dynamic writability analysis for voltage-scaled bit-interleaved 8-T SRAMs"},{"order":"10","displayText":"Rishad A. Shafik, Bashir M. Al-Hashimi, Jimson Mathew, Dhiraj Pradhan, Saraju P. Mohanty, \"RAEF: A Power Normalized System-Level Reliability Analysis and Estimation Framework\", <i>VLSI (ISVLSI) 2012 IEEE Computer Society Annual Symposium on</i>, pp. 189-194, 2012.","links":{"documentLink":"/document/6296471","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6296471","pdfSize":"627KB"},"title":"RAEF: A Power Normalized System-Level Reliability Analysis and Estimation Framework"},{"order":"11","displayText":"Nikolaos Eftaxiopoulos, Nicholas Axelos, Kiamal Pekmestzi, \"DONUT: A Double Node Upset Tolerant Latch\", <i>VLSI (ISVLSI) 2015 IEEE Computer Society Annual Symposium on</i>, pp. 509-514, 2015.","links":{"documentLink":"/document/7309622","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7309622","pdfSize":"246KB"},"title":"DONUT: A Double Node Upset Tolerant Latch"},{"order":"12","displayText":"Aparna Mandke Dani, Bharadwaj Amrutur, Y. N. Srikant, \"Toward a Scalable Working Set Size Estimation Method and Its Application for Chip Multiprocessors\", <i>Computers IEEE Transactions on</i>, vol. 63, no. 6, pp. 1567-1579, 2014.","links":{"documentLink":"/document/6375705","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6375705","pdfSize":"1872KB"},"title":"Toward a Scalable Working Set Size Estimation Method and Its Application for Chip Multiprocessors"},{"order":"13","displayText":"Sheng Yang, Saqib Khursheed, Bashir M. Al-Hashimi, David Flynn, Sachin Idgunji, \"Reliable State Retention-Based Embedded Processors Through Monitoring and Recovery\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 30, no. 12, pp. 1773-1785, 2011.","links":{"documentLink":"/document/6071090","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6071090","pdfSize":"848KB"},"title":"Reliable State Retention-Based Embedded Processors Through Monitoring and Recovery"},{"order":"14","displayText":"Mojtaba Ebrahimi, Adrian Evans, Mehdi B. Tahoori, Enrico Costenaro, Dan Alexandrescu, Vikas Chandra, Razi Seyyedi, \"Comprehensive Analysis of Sequential and Combinational Soft Errors in an Embedded Processor\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 34, no. 10, pp. 1586-1599, 2015.","links":{"documentLink":"/document/7086043","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7086043","pdfSize":"2540KB"},"title":"Comprehensive Analysis of Sequential and Combinational Soft Errors in an Embedded Processor"},{"order":"15","displayText":"Deepak Baranwal, Digvijay Singh, Khanusiya Soyeb, Sidhartha Sankar Rout, Sujay Deb, \"Reliability Enhancement of SoCs Based on Dynamic Memory Access Profiling in Conjunction with PVT Monitoring\", <i>VLSI Design (VLSID) 2015 28th International Conference on</i>, pp. 541-546, 2015.","links":{"documentLink":"/document/7031791","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7031791","pdfSize":"559KB"},"title":"Reliability Enhancement of SoCs Based on Dynamic Memory Access Profiling in Conjunction with PVT Monitoring"},{"order":"16","displayText":"Innocent Agbo, Mottaqiallah Taouil, Said Hamdioui, Halil Kukner, Pieter Weckx, Praveen Raghavan, Francky Catthoor, \"Integral impact of BTI and voltage temperature variation on SRAM sense amplifier\", <i>VLSI Test Symposium (VTS) 2015 IEEE 33rd</i>, pp. 1-6, 2015.","links":{"documentLink":"/document/7116291","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7116291","pdfSize":"635KB"},"title":"Integral impact of BTI and voltage temperature variation on SRAM sense amplifier"},{"order":"17","displayText":"Hussam Amrouch, Seyed Borna Ehsani, Andreas Gerstlauer, J\u00f6rg Henkel, \"On the Efficiency of Voltage Overscaling under Temperature and Aging Effects\", <i>Computers IEEE Transactions on</i>, vol. 68, no. 11, pp. 1647-1662, 2019.","links":{"documentLink":"/document/8713926","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8713926","pdfSize":"2942KB"},"title":"On the Efficiency of Voltage Overscaling under Temperature and Aging Effects"}],"nonIeee":[{"order":"1","displayText":"Krishna Seshan, <i>Handbook of Thin Film Deposition</i>, pp. 43, 2018.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-812311-9.00003-7"},"title":""},{"order":"2","displayText":"Hong Gang Zhou, Qiang Song, Chun Yu Peng, Shou Biao Tan, \"A New 10T SRAM Cell with Improved Read/Write Margin and No Half Select Disturb for Bit-Interleaving Architecture\", <i>Applied Mechanics and Materials</i>, vol. 263-266, pp. 9, 2012.","links":{"crossRefLink":"https://doi.org/10.4028/www.scientific.net/AMM.263-266.9"},"title":"A New 10T SRAM Cell with Improved Read/Write Margin and No Half Select Disturb for Bit-Interleaving Architecture"},{"order":"3","displayText":"Saqib Khursheed, Bashir M. Al-Hashimi, <i>Power-Aware Testing and Test Strategies for Low Power Devices</i>, pp. 243, 2010.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4419-0928-2_8"},"title":""},{"order":"4","displayText":"Rishad A. Shafik, Bashir M. Al-Hashimi, Krishnendu Chakrabarty, <i>Energy-Efficient Fault-Tolerant Systems</i>, pp. 169, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4614-4193-9_5"},"title":""},{"order":"5","displayText":"Hui Xu, Xuan Liu, Guo Yu, Huaguo Liang, Zhengfeng Huang, \"LIHL: Design of a Novel Loop Interlocked Hardened Latch\", <i>Electronics</i>, vol. 10, pp. 2090, 2021.","links":{"crossRefLink":"https://doi.org/10.3390/electronics10172090"},"title":"LIHL: Design of a Novel Loop Interlocked Hardened Latch"}]},"nonIeeeCitationCount":"5","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.525566S","lastupdate":"2021-10-02","title":"Impact of voltage scaling on nanoscale SRAM reliability","contentType":"conferences","ieeeCitationCount":"17","publicationNumber":"4926138"},{"_id":5090695,"paperCitations":{"ieee":[{"order":"1","displayText":"Irfan F. Mir, Alistair A. McEwan, \"A high performance reconfigurable flash management framework\", <i>Information Science Electronics and Electrical Engineering (ISEEE) 2014 International Conference on</i>, vol. 2, pp. 1216-1220, 2014.","links":{"documentLink":"/document/6947863","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6947863","pdfSize":"269KB"},"title":"A high performance reconfigurable flash management framework"},{"order":"2","displayText":"Renhai Chen, Yi Wang, Jingtong Hu, Duo Liu, Zili Shao, Yong Guan, \"Virtual-machine metadata optimization for I/O traffic reduction in mobile virtualization\", <i>Non-Volatile Memory Systems and Applications Symposium (NVMSA) 2014 IEEE</i>, pp. 1-2, 2014.","links":{"documentLink":"/document/6927204","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6927204","pdfSize":"207KB"},"title":"Virtual-machine metadata optimization for I/O traffic reduction in mobile virtualization"},{"order":"3","displayText":"Cheng Li-xin, Yue Yang, Liu Yun-yun, Ka Lok Man, Nan Zhang, \"A research on the storage structure and reconstruction algorithm of Meta data during the startup process of solid state storage systems\", <i>SoC Design Conference (ISOCC) 2013 International</i>, pp. 263-266, 2013.","links":{"documentLink":"/document/6864023","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6864023","pdfSize":"190KB"},"title":"A research on the storage structure and reconstruction algorithm of Meta data during the startup process of solid state storage systems"},{"order":"4","displayText":"Wei Wang, Youyou Lu, Jiwu Shu, \"p-OFTL: An object-based semantic-aware parallel flash translation layer\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.","links":{"documentLink":"/document/6800371","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6800371","pdfSize":"525KB"},"title":"p-OFTL: An object-based semantic-aware parallel flash translation layer"},{"order":"5","displayText":"Saeideh Alinezhad Chamazcoti, Seyed Ghassem Miremadi, Hossein Asadi, \"On endurance of erasure codes in SSD-based storage systems\", <i>Computer Architecture and Digital Systems (CADS) 2013 17th CSI International Symposium on</i>, pp. 67-72, 2013.","links":{"documentLink":"/document/6714239","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6714239","pdfSize":"818KB"},"title":"On endurance of erasure codes in SSD-based storage systems"},{"order":"6","displayText":"Young-Sik Lee, Sang-Hoon Kim, Jin-Soo Kim, Jaesoo Lee, Chanik Park, Seungryoul Maeng, \"OSSD: A case for object-based solid state drives\", <i>Mass Storage Systems and Technologies (MSST) 2013 IEEE 29th Symposium on</i>, pp. 1-13, 2013.","links":{"documentLink":"/document/6558448","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6558448","pdfSize":"292KB"},"title":"OSSD: A case for object-based solid state drives"},{"order":"7","displayText":"Jingtong Hu, Qingfeng Zhuge, Chun Jason Xue, Wei-Che Tseng, Shouzhen Gu, Edwin H.-M. Sha, \"Scheduling to Optimize Cache Utilization for Non-Volatile Main Memories\", <i>Computers IEEE Transactions on</i>, vol. 63, no. 8, pp. 2039-2051, 2014.","links":{"documentLink":"/document/6409835","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6409835","pdfSize":"2279KB"},"title":"Scheduling to Optimize Cache Utilization for Non-Volatile Main Memories"},{"order":"8","displayText":"Zhiyong Xu, Ruixuan Li, Cheng-Zhong Xu, \"CAST: A page-level FTL with compact address mapping and parallel data blocks\", <i>Performance Computing and Communications Conference (IPCCC) 2012 IEEE 31st International</i>, pp. 142-151, 2012.","links":{"documentLink":"/document/6407747","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6407747","pdfSize":"432KB"},"title":"CAST: A page-level FTL with compact address mapping and parallel data blocks"},{"order":"9","displayText":"Ying-Chieh Lee, Chin-Ting Kuo, Li-Pin Chang, \"Design and Implementation of a Virtual Platform of Solid-State Disks\", <i>Embedded Systems Letters IEEE</i>, vol. 4, no. 4, pp. 90-93, 2012.","links":{"documentLink":"/document/6272317","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6272317","pdfSize":"634KB"},"title":"Design and Implementation of a Virtual Platform of Solid-State Disks"},{"order":"10","displayText":"Irfan F. Mir, Alistair A. McEwan, \"A fast age distribution convergence mechanism in an SSD array for highly reliable flash-based storage systems\", <i>Communication Software and Networks (ICCSN) 2011 IEEE 3rd International Conference on</i>, pp. 521-525, 2011.","links":{"documentLink":"/document/6014624","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6014624","pdfSize":"1489KB"},"title":"A fast age distribution convergence mechanism in an SSD array for highly reliable flash-based storage systems"}]},"formulaStrippedArticleTitle":"A file-system-aware FTL design for flash-memory storage systems","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"21","mlTime":"PT0.220401S","lastupdate":"2021-10-02","title":"A file-system-aware FTL design for flash-memory storage systems","contentType":"conferences","ieeeCitationCount":"10","publicationNumber":"4926138"},{"_id":5090696,"paperCitations":{"ieee":[{"order":"1","displayText":"Alexandre P. Ferreira, Miao Zhou, Santiago Bock, Bruce Childers, Rami Melhem, Daniel Moss\u00e9, \"Increasing PCM main memory lifetime\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 914-919, 2010.","links":{"documentLink":"/document/5456923","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5456923","pdfSize":"274KB"},"title":"Increasing PCM main memory lifetime"},{"order":"2","displayText":"Alexandre P. Ferreira, Santiago Bock, Bruce Childers, Rami Melhem, Daniel Moss\u00e9, \"Impact of process variation on endurance algorithms for wear-prone memories\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-6, 2011.","links":{"documentLink":"/document/5763156","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5763156","pdfSize":"191KB"},"title":"Impact of process variation on endurance algorithms for wear-prone memories"},{"order":"3","displayText":"Hoda Aghaei Khouzani, Chengmo Yang, \"Towards a Scalable and Write-Free Multi-version Checkpointing Scheme in Solid State Drives\", <i>Dependable Systems and Networks (DSN) 2016 46th Annual IEEE/IFIP International Conference on</i>, pp. 37-48, 2016.","links":{"documentLink":"/document/7579728","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7579728","pdfSize":"322KB"},"title":"Towards a Scalable and Write-Free Multi-version Checkpointing Scheme in Solid State Drives"},{"order":"4","displayText":"Min Huang, Yi Wang, Liyan Qiao, Duo Liu, Zili Shao, \"SmartBackup: An Efficient and Reliable Backup Strategy for Solid State Drives with Backup Capacitors\", <i>High Performance Computing and Communications (HPCC) 2015 IEEE 7th International Symposium on Cyberspace Safety and Security (CSS) 2015 IEEE 12th International Conferen on Embedded Software and Systems (ICESS) 2015 IEEE 17th International Conference on</i>, pp. 746-751, 2015.","links":{"documentLink":"/document/7336247","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7336247","pdfSize":"540KB"},"title":"SmartBackup: An Efficient and Reliable Backup Strategy for Solid State Drives with Backup Capacitors"},{"order":"5","displayText":"Mingdi Xue, Chundong Wang, Qingsong Wei, Jun Yang, Cheng Chen, \"NVM-Accelerated Metadata Management for Flash-Based SSDs\", <i>Cloud Computing Research and Innovations (ICCCRI) 2016 International Conference on</i>, pp. 134-139, 2016.","links":{"documentLink":"/document/7600189","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7600189","pdfSize":"274KB"},"title":"NVM-Accelerated Metadata Management for Flash-Based SSDs"},{"order":"6","displayText":"S. Di Carlo, S. Galfano, M. Indaco, P. Prinetto, \"Ef3S: An evaluation framework for flash-based systems\", <i>On-Line Testing Symposium (IOLTS) 2013 IEEE 19th International</i>, pp. 199-204, 2013.","links":{"documentLink":"/document/6604079","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6604079","pdfSize":"341KB"},"title":"Ef3S: An evaluation framework for flash-based systems"},{"order":"7","displayText":"Yi Wang, Min Huang, Zili Shao, Henry C. B. Chan, Luis Angel D. Bathen, Nikil D. Dutt, \"A Reliability-Aware Address Mapping Strategy for NAND Flash Memory Storage Systems\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 33, no. 11, pp. 1623-1631, 2014.","links":{"documentLink":"/document/6926929","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6926929","pdfSize":"934KB"},"title":"A Reliability-Aware Address Mapping Strategy for NAND Flash Memory Storage Systems"},{"order":"8","displayText":"Yi Wang, Zili Shao, Henry C. B. Chan, Luis Angel D. Bathen, Nikil D. Dutt, \"A Reliability Enhanced Address Mapping Strategy for Three-Dimensional (3-D) NAND Flash Memory\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 22, no. 11, pp. 2402-2410, 2014.","links":{"documentLink":"/document/6678650","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6678650","pdfSize":"1010KB"},"title":"A Reliability Enhanced Address Mapping Strategy for Three-Dimensional (3-D) NAND Flash Memory"},{"order":"9","displayText":"Yi Wang, Luis Angel D. Bathen, Nikil D. Dutt, Zili Shao, \"Meta-Cure: A reliability enhancement strategy for metadata in NAND flash memory storage systems\", <i>Design Automation Conference (DAC) 2012 49th ACM/EDAC/IEEE</i>, pp. 214-219, 2012.","links":{"documentLink":"/document/6241513","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6241513","pdfSize":"462KB"},"title":"Meta-Cure: A reliability enhancement strategy for metadata in NAND flash memory storage systems"},{"order":"10","displayText":"Weifeng Zhang, Jiajia Ni, Libo Liu, Qingmao Hu, \"Symmetric Triangle Network for Object Detection Within X-ray Baggage Security Imagery\", <i>Neural Networks (IJCNN) 2021 International Joint Conference on</i>, pp. 1-7, 2021.","links":{"documentLink":"/document/9533991","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9533991","pdfSize":"3631KB"},"title":"Symmetric Triangle Network for Object Detection Within X-ray Baggage Security Imagery"}]},"formulaStrippedArticleTitle":"FSAF: File system aware flash translation layer for NAND Flash Memories","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"5","mlTime":"PT0.335277S","lastupdate":"2021-09-22","title":"FSAF: File system aware flash translation layer for NAND Flash Memories","contentType":"conferences","ieeeCitationCount":"10","publicationNumber":"4926138"},{"_id":5090700,"paperCitations":{"ieee":[{"order":"1","displayText":"Masoud Daneshtalab, Masoumeh Ebrahimi, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen, \"CMIT \u2014 A novel cluster-based topology for 3D stacked architectures\", <i>3D Systems Integration Conference (3DIC) 2010 IEEE International</i>, pp. 1-5, 2010.","links":{"documentLink":"/document/5751452","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5751452","pdfSize":"153KB"},"title":"CMIT \u2014 A novel cluster-based topology for 3D stacked architectures"},{"order":"2","displayText":"Masoud Daneshtalab, Masoumeh Ebrahimi, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen, \"Memory-efficient logic layer communication platform for 3D-stacked memory-on-processor architectures\", <i>3D Systems Integration Conference (3DIC) 2011 IEEE International</i>, pp. 1-8, 2012.","links":{"documentLink":"/document/6263024","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6263024","pdfSize":"291KB"},"title":"Memory-efficient logic layer communication platform for 3D-stacked memory-on-processor architectures"},{"order":"3","displayText":"Farhad Mehdipour, Krishna Chaitanya Nunna, Lovic Gauthier, Koji Inoue, Kazuaki Murakami, \"A thermal-aware mapping algorithm for reducing peak temperature of an accelerator deployed in a 3D stack\", <i>3D Systems Integration Conference (3DIC) 2011 IEEE International</i>, pp. 1-4, 2012.","links":{"documentLink":"/document/6263034","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6263034","pdfSize":"496KB"},"title":"A thermal-aware mapping algorithm for reducing peak temperature of an accelerator deployed in a 3D stack"},{"order":"4","displayText":"Masoud Daneshtalab, Masoumeh Ebrahimi, Juha Plosila, \"HIBS \u2014 Novel inter-layer bus structure for stacked architectures\", <i>3D Systems Integration Conference (3DIC) 2011 IEEE International</i>, pp. 1-7, 2012.","links":{"documentLink":"/document/6263037","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6263037","pdfSize":"160KB"},"title":"HIBS \u2014 Novel inter-layer bus structure for stacked architectures"},{"order":"5","displayText":"Jeren Samandari-Rad, Matthew Guthaus, Richard Hughey, \"Confronting the Variability Issues Affecting the Performance of Next-Generation SRAM Design to Optimize and Predict the Speed and Yield\", <i>Access IEEE</i>, vol. 2, pp. 577-601, 2014.","links":{"documentLink":"/document/6815646","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6815646","pdfSize":"8155KB"},"title":"Confronting the Variability Issues Affecting the Performance of Next-Generation SRAM Design to Optimize and Predict the Speed and Yield"},{"order":"6","displayText":"Jeren Samandari-Rad, Richard Hughey, \"Power/Energy Minimization Techniques for Variability-Aware High-Performance 16-nm 6T-SRAM\", <i>Access IEEE</i>, vol. 4, pp. 594-613, 2016.","links":{"documentLink":"/document/7390154","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7390154","pdfSize":"6267KB"},"title":"Power/Energy Minimization Techniques for Variability-Aware High-Performance 16-nm 6T-SRAM"},{"order":"7","displayText":"Jesus Camacho, Jose Flich, \"HPC-Mesh: A Homogeneous Parallel Concentrated Mesh for Fault-Tolerance and Energy Savings\", <i>Architectures for Networking and Communications Systems (ANCS) 2011 Seventh ACM/IEEE Symposium on</i>, pp. 69-80, 2011.","links":{"documentLink":"/document/6062713","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6062713","pdfSize":"1944KB"},"title":"HPC-Mesh: A Homogeneous Parallel Concentrated Mesh for Fault-Tolerance and Energy Savings"},{"order":"8","displayText":"Kuan-Ju Chen, Chin-Hung Peng, Feipei Lai, \"Star-type architecture with low transmission latency for a 2D mesh NOC\", <i>Circuits and Systems (APCCAS) 2010 IEEE Asia Pacific Conference on</i>, pp. 919-922, 2010.","links":{"documentLink":"/document/5774875","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5774875","pdfSize":"456KB"},"title":"Star-type architecture with low transmission latency for a 2D mesh NOC"},{"order":"9","displayText":"Mehdi Modarressi, Hamid Sarbazi-Azad, \"Reconfigurable Cluster-Based Networks-on-Chip for Application-Specific MPSoCs\", <i>Application-Specific Systems Architectures and Processors (ASAP) 2012 IEEE 23rd International Conference on</i>, pp. 153-156, 2012.","links":{"documentLink":"/document/6341466","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6341466","pdfSize":"524KB"},"title":"Reconfigurable Cluster-Based Networks-on-Chip for Application-Specific MPSoCs"},{"order":"10","displayText":"Yuanyuan Li, Ning Xu, Yuchun Ma, Jinian Bian, \"Incremental 3D NoC synthesis based on physical-aware router merging algorithm\", <i>ASIC (ASICON) 2013 IEEE 10th International Conference on</i>, pp. 1-4, 2013.","links":{"documentLink":"/document/6811920","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6811920","pdfSize":"229KB"},"title":"Incremental 3D NoC synthesis based on physical-aware router merging algorithm"},{"order":"11","displayText":"Jiajia Jiao, Yuzhuo Fu, \"A cost-effective method for masking transient errors in NoC flit type\", <i>ASIC (ASICON) 2013 IEEE 10th International Conference on</i>, pp. 1-4, 2013.","links":{"documentLink":"/document/6811961","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6811961","pdfSize":"406KB"},"title":"A cost-effective method for masking transient errors in NoC flit type"},{"order":"12","displayText":"Yiou Chen, Xiang Ling, Jianhao Hu, \"A dynamic and low latency wireless NoC architecture\", <i>ASIC (ASICON) 2015 IEEE 11th International Conference on</i>, pp. 1-3, 2015.","links":{"documentLink":"/document/7517176","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7517176","pdfSize":"175KB"},"title":"A dynamic and low latency wireless NoC architecture"},{"order":"13","displayText":"Andrew B. Kahng, Bill Lin, Kambiz Samadi, \"Improved on-chip router analytical power and area modeling\", <i>Design Automation Conference (ASP-DAC) 2010 15th Asia and South Pacific</i>, pp. 241-246, 2010.","links":{"documentLink":"/document/5419887","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5419887","pdfSize":"178KB"},"title":"Improved on-chip router analytical power and area modeling"},{"order":"14","displayText":"Sudeep Pasricha, Shirish Bahirat, \"OPAL: A multi-layer hybrid photonic NoC for 3D ICs\", <i>Design Automation Conference (ASP-DAC) 2011 16th Asia and South Pacific</i>, pp. 345-350, 2011.","links":{"documentLink":"/document/5722211","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5722211","pdfSize":"462KB"},"title":"OPAL: A multi-layer hybrid photonic NoC for 3D ICs"},{"order":"15","displayText":"Sudeep Pasricha, Yong Zou, \"NS-FTR: A fault tolerant routing scheme for networks on chip with permanent and runtime intermittent faults\", <i>Design Automation Conference (ASP-DAC) 2011 16th Asia and South Pacific</i>, pp. 443-448, 2011.","links":{"documentLink":"/document/5722231","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5722231","pdfSize":"359KB"},"title":"NS-FTR: A fault tolerant routing scheme for networks on chip with permanent and runtime intermittent faults"},{"order":"16","displayText":"Jinho Lee, Kiyoung Choi, \"Memory-aware mapping and scheduling of tasks and communications on many-core SoC\", <i>Design Automation Conference (ASP-DAC) 2012 17th Asia and South Pacific</i>, pp. 419-424, 2012.","links":{"documentLink":"/document/6164985","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6164985","pdfSize":"369KB"},"title":"Memory-aware mapping and scheduling of tasks and communications on many-core SoC"},{"order":"17","displayText":"Lian Zeng, Takahiro Watanabe, \"A performance enhanced dual-switch Network-on-Chip architecture\", <i>Design Automation Conference (ASP-DAC) 2015 20th Asia and South Pacific</i>, pp. 69-74, 2015.","links":{"documentLink":"/document/7058983","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7058983","pdfSize":"946KB"},"title":"A performance enhanced dual-switch Network-on-Chip architecture"},{"order":"18","displayText":"Alexander Shpiner, Erez Kantor, Pu Li, Israel Cidon, Isaac Keslassy, \"On the capacity of bufferless Networks-on-Chip\", <i>Communication Control and Computing (Allerton) 2012 50th Annual Allerton Conference on</i>, pp. 770-777, 2012.","links":{"documentLink":"/document/6483296","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6483296","pdfSize":"492KB"},"title":"On the capacity of bufferless Networks-on-Chip"},{"order":"19","displayText":"K. Tatas, C. Chrysostomou, \"A novel fuzzy logic based bufferless routing algorithm for low-power NoCs\", <i>Future Internet Communications (BCFIC) 2012 2nd Baltic Congress on</i>, pp. 106-112, 2012.","links":{"documentLink":"/document/6217988","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6217988","pdfSize":"604KB"},"title":"A novel fuzzy logic based bufferless routing algorithm for low-power NoCs"},{"order":"20","displayText":"Binjie Song, Shan Zeng, Yuchun Ma, Ning Xu, Yu Wang, \"Tree-Based Partitioning Approach for Network-on-Chip Synthesis\", <i>Computer-Aided Design and Computer Graphics (CAD/Graphics) 2011 12th International Conference on</i>, pp. 465-470, 2011.","links":{"documentLink":"/document/6062829","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6062829","pdfSize":"512KB"},"title":"Tree-Based Partitioning Approach for Network-on-Chip Synthesis"},{"order":"21","displayText":"Thomas Canhao Xu, Ville Lepp\u00e4nen, Martti Forsell, \"Exploration of a Heterogeneous Concentrated-Sparse On-Chip Interconnect for Energy Efficient Multicore Architecture\", <i>Computer and Information Technology (CIT) 2014 IEEE International Conference on</i>, pp. 204-211, 2014.","links":{"documentLink":"/document/6984655","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6984655","pdfSize":"505KB"},"title":"Exploration of a Heterogeneous Concentrated-Sparse On-Chip Interconnect for Energy Efficient Multicore Architecture"},{"order":"22","displayText":"Ehsan Atoofian, \"Adaptive Snoop Granularity and Transactional Snoop Filtering in Hardware Transactional Memory\", <i>Electrical and Computer Engineering Canadian Journal of</i>, vol. 37, no. 2, pp. 76-85, 2014.","links":{"documentLink":"/document/6863727","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6863727","pdfSize":"1961KB"},"title":"Adaptive Snoop Granularity and Transactional Snoop Filtering in Hardware Transactional Memory"},{"order":"23","displayText":"Feng Wang, Xiantuo Tang, Zuocheng Xing, Hengzhu Liu, \"UniMESH: The light-weight unidirectional channel Network-on-Chip in 2D mesh topology\", <i>Electronics Communications and Computers (CONIELECOMP) 2015 International Conference on</i>, pp. 104-109, 2015.","links":{"documentLink":"/document/7086934","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7086934","pdfSize":"646KB"},"title":"UniMESH: The light-weight unidirectional channel Network-on-Chip in 2D mesh topology"},{"order":"24","displayText":"Hokeun Kim, Liangpeng Guo, Edward A. Lee, Alberto Sangiovanni-Vincentelli, \"A tool integration approach for architectural exploration of aircraft electric power systems\", <i>Cyber-Physical Systems Networks and Applications (CPSNA) 2013 IEEE 1st International Conference on</i>, pp. 38-43, 2013.","links":{"documentLink":"/document/6614244","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6614244","pdfSize":"571KB"},"title":"A tool integration approach for architectural exploration of aircraft electric power systems"},{"order":"25","displayText":"Virginie Fresse, Catherine Combes, Hatem Belhasseb, \"Mathematical Models Applied to On-Chip Network on FPGA for Resource Estimation\", <i>Computational Science and Engineering (CSE) 2014 IEEE 17th International Conference on</i>, pp. 496-504, 2014.","links":{"documentLink":"/document/7023627","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7023627","pdfSize":"1106KB"},"title":"Mathematical Models Applied to On-Chip Network on FPGA for Resource Estimation"},{"order":"26","displayText":"Jiajia Jiao, Yuzhuo Fu, Yaoyi Wu, \"Multi-application Specified Link Removal Strategy for Network on Chip\", <i>Computational Sciences and Optimization (CSO) 2011 Fourth International Joint Conference on</i>, pp. 520-524, 2011.","links":{"documentLink":"/document/5957716","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5957716","pdfSize":"314KB"},"title":"Multi-application Specified Link Removal Strategy for Network on Chip"},{"order":"27","displayText":"Thomas Canhao Xu, Ville Lepp\u00e4nen, Martti Forsell, \"DSNOC: A Hybrid Dense-Sparse Network-on-Chip Architecture for Efficient Scalable Computing\", <i>Dependable Autonomic and Secure Computing (DASC) 2013 IEEE 11th International Conference on</i>, pp. 528-535, 2013.","links":{"documentLink":"/document/6844419","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6844419","pdfSize":"475KB"},"title":"DSNOC: A Hybrid Dense-Sparse Network-on-Chip Architecture for Efficient Scalable Computing"},{"order":"28","displayText":"Alexandre M. Amory, Luciano C. Ost, C\u00e9sar A. M. Marcon, Fernando G. Moraes, Marcelo S. Lubaszewski, \"Evaluating energy consumption of homogeneous MPSoCs using spare tiles\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-4, 2011.","links":{"documentLink":"/document/5763304","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5763304","pdfSize":"241KB"},"title":"Evaluating energy consumption of homogeneous MPSoCs using spare tiles"},{"order":"29","displayText":"Kshitij Bhardwaj, Koushik Chakraborty, Sanghamitra Roy, \"An MILP-based aging-aware routing algorithm for NoCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 326-331, 2012.","links":{"documentLink":"/document/6176489","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6176489","pdfSize":"1073KB"},"title":"An MILP-based aging-aware routing algorithm for NoCs"},{"order":"30","displayText":"Liang Guang, Ethiopia Nigussie, Juha Plosila, Jouni Isoaho, Hannu Tenhunen, \"HLS-DoNoC: High-level simulator for dynamically organizational NoCs\", <i>Design and Diagnostics of Electronic Circuits & Systems (DDECS) 2012 IEEE 15th International Symposium on</i>, pp. 89-94, 2012.","links":{"documentLink":"/document/6219031","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6219031","pdfSize":"1341KB"},"title":"HLS-DoNoC: High-level simulator for dynamically organizational NoCs"}],"nonIeee":[{"order":"1","displayText":"Sergi Abadal, Ignacio Llatser, Albert Mestres, Josep Sol\u00e9-Pareta, Eduard Alarc\u00f3n, Albert Cabellos-Aparicio, <i>Modeling, Methodologies and Tools for Molecular and Nano-scale Communications</i>, vol. 9, pp. 293, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-50688-3_13"},"title":""},{"order":"2","displayText":"Boris Grot, Stephen W. Keckler, Onur Mutlu, <i>Computer Architecture</i>, vol. 6161, pp. 357, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-24322-6_28"},"title":""},{"order":"3","displayText":"Abbas Dehghani, Kamal Jamshidi, \"A fault-tolerant hierarchical hybrid mesh-based wireless network-on-chip architecture for multicore platforms\", <i>The Journal of Supercomputing</i>, vol. 71, pp. 3116, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s11227-015-1430-z"},"title":"A fault-tolerant hierarchical hybrid mesh-based wireless network-on-chip architecture for multicore platforms"},{"order":"4","displayText":"Pejman Lotfi-Kamran, \"Per-packet global congestion estimation for fast packet delivery in networks-on-chip\", <i>The Journal of Supercomputing</i>, vol. 71, pp. 3419, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s11227-015-1439-3"},"title":"Per-packet global congestion estimation for fast packet delivery in networks-on-chip"},{"order":"5","displayText":"Amir Fadakar Noghondar, Midia Reshadi, \"A low-cost and latency bypass channel-based on-chip network\", <i>The Journal of Supercomputing</i>, vol. 71, pp. 3770, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s11227-015-1466-0"},"title":"A low-cost and latency bypass channel-based on-chip network"},{"order":"6","displayText":"R. Morris, A.K. Kodi, A. Louri, <i>Optical Interconnects for Data Centers</i>, pp. 223, 2017.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-08-100512-5.00009-7"},"title":""},{"order":"7","displayText":"Masoumeh Ebrahimi, Masoud Daneshtalab, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen, \"Cluster-based topologies for 3D Networks-on-Chip using advanced inter-layer bus architecture\", <i>Journal of Computer and System Sciences</i>, vol. 79, pp. 475, 2013.","links":{"crossRefLink":"https://doi.org/10.1016/j.jcss.2012.09.005"},"title":"Cluster-based topologies for 3D Networks-on-Chip using advanced inter-layer bus architecture"},{"order":"8","displayText":"Feng Wang, Xiantuo Tang, Zuocheng Xing, \"Applying partial power-gating to bit-sliced network-on-chip\", <i>Microelectronics Journal</i>, vol. 46, pp. 1002, 2015.","links":{"crossRefLink":"https://doi.org/10.1016/j.mejo.2015.09.001"},"title":"Applying partial power-gating to bit-sliced network-on-chip"},{"order":"9","displayText":"Yaniv Ben-Itzhak, Israel Cidon, Avinoam Kolodny, \"Average latency and link utilization analysis of heterogeneous wormhole NoCs\", <i>Integration, the VLSI Journal</i>, vol. 51, pp. 92, 2015.","links":{"crossRefLink":"https://doi.org/10.1016/j.vlsi.2015.07.002"},"title":"Average latency and link utilization analysis of heterogeneous wormhole NoCs"},{"order":"10","displayText":"Ritesh Parikh, Valeria Bertacco, \"ForEVeR\", <i>ACM Transactions on Embedded Computing Systems</i>, vol. 13, pp. 1, 2014.","links":{"documentLink":"/document/7149868","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7149868"},"title":"ForEVeR"},{"order":"11","displayText":"Abbas Dehghani, Kamal Jamshidi, \"A Novel Approach to Optimize Fault-Tolerant Hybrid Wireless Network-on-Chip Architectures\", <i>ACM Journal on Emerging Technologies in Computing Systems (JETC)</i>, vol. 12, pp. 1, 2016.","links":{"documentLink":"/document/7602183","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7602183"},"title":"A Novel Approach to Optimize Fault-Tolerant Hybrid Wireless Network-on-Chip Architectures"},{"order":"12","displayText":"Alirad Malek, Ioannis Sourdis, Stavros Tzilis, Yifan He, Gerard Rauwerda, \"RQNoC: A Resilient Quality-of-Service Network-on-Chip with Service Redirection\", <i>ACM Transactions on Embedded Computing Systems (TECS)</i>, vol. 15, pp. 1, 2016.","links":{"documentLink":"/document/7597142","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7597142"},"title":"RQNoC: A Resilient Quality-of-Service Network-on-Chip with Service Redirection"},{"order":"13","displayText":"Navonil Chatterjee, Suraj Paul, Santanu Chattopadhyay, \"Fault-Tolerant Dynamic Task Mapping and Scheduling for Network-on-Chip-Based Multicore Platform\", <i>ACM Transactions on Embedded Computing Systems</i>, vol. 16, pp. 1, 2017.","links":{},"title":"Fault-Tolerant Dynamic Task Mapping and Scheduling for Network-on-Chip-Based Multicore Platform"},{"order":"14","displayText":"Mingyu Gao, Jing Pu, Xuan Yang, Mark Horowitz, Christos Kozyrakis, \"TETRIS: Scalable and Efficient Neural Network Acceleration with 3D Memory\", <i>ACM SIGOPS Operating Systems Review</i>, vol. 51, pp. 751, 2017.","links":{"documentLink":"/document/7948282","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7948282"},"title":"TETRIS: Scalable and Efficient Neural Network Acceleration with 3D Memory"},{"order":"15","displayText":"Mingyu Gao, Jing Pu, Xuan Yang, Mark Horowitz, Christos Kozyrakis, \"TETRIS: Scalable and Efficient Neural Network Acceleration with 3D Memory\", <i>ACM SIGPLAN Notices</i>, vol. 52, pp. 751, 2017.","links":{"documentLink":"/document/7948446","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7948446"},"title":"TETRIS: Scalable and Efficient Neural Network Acceleration with 3D Memory"},{"order":"16","displayText":"Mingyu Gao, Jing Pu, Xuan Yang, Mark Horowitz, Christos Kozyrakis, \"TETRIS: Scalable and Efficient Neural Network Acceleration with 3D Memory\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 45, pp. 751, 2017.","links":{"documentLink":"/document/7948358","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7948358"},"title":"TETRIS: Scalable and Efficient Neural Network Acceleration with 3D Memory"},{"order":"17","displayText":"Chang-Lin Li, Jae Hoon Lee, Joon-Sung Yang, Tae Hee Han, \"Communication-aware custom topology generation for VFI network-on-chip\", <i>IEICE Electronics Express</i>, vol. 11, pp. 20140716, 2014.","links":{"crossRefLink":"https://doi.org/10.1587/elex.11.20140716"},"title":"Communication-aware custom topology generation for VFI network-on-chip"},{"order":"18","displayText":"Taotao Zhang, Ning Wu, Lei Zhou, Fang Zhou, \"BTorus: A novel thermal-traffic balanced NoC topology\", <i>IEICE Electronics Express</i>, vol. 12, pp. 20150234, 2015.","links":{"crossRefLink":"https://doi.org/10.1587/elex.12.20150234"},"title":"BTorus: A novel thermal-traffic balanced NoC topology"},{"order":"19","displayText":"Xin JIANG, Xiangyang LEI, Lian ZENG, Takahiro WATANABE, \"High Performance Virtual Channel Based Fully Adaptive 3D NoC Routing for Congestion and Thermal Problem\", <i>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences</i>, vol. E100.A, pp. 2379, 2017.","links":{"crossRefLink":"https://doi.org/10.1587/transfun.E100.A.2379"},"title":"High Performance Virtual Channel Based Fully Adaptive 3D NoC Routing for Congestion and Thermal Problem"},{"order":"20","displayText":"Yuan HE, Masaaki KONDO, Takashi NAKADA, Hiroshi SASAKI, Shinobu MIWA, Hiroshi NAKAMURA, \"A Runtime Optimization Selection Framework to Realize Energy Efficient Networks-on-Chip\", <i>IEICE Transactions on Information and Systems</i>, vol. E99.D, pp. 2881, 2016.","links":{"crossRefLink":"https://doi.org/10.1587/transinf.2016PAP0026"},"title":"A Runtime Optimization Selection Framework to Realize Energy Efficient Networks-on-Chip"},{"order":"21","displayText":"Natalie Enright Jerger, Tushar Krishna, Li-Shiuan Peh, \"On-Chip Networks Second Edition\", <i>Synthesis Lectures on Computer Architecture</i>, vol. 12, pp. 1, 2017.","links":{"crossRefLink":"https://doi.org/10.2200/S00772ED1V01Y201704CAC040"},"title":"On-Chip Networks, Second Edition"},{"order":"22","displayText":"Liang Guang, Ethiopia Nigussie, Juha Plosila, Hannu Tenhunen, \"Dual Monitoring Communication for Self-Aware Network-on-Chip\", <i>International Journal of Adaptive, Resilient and Autonomic Systems</i>, vol. 3, pp. 72, 2012.","links":{"crossRefLink":"https://doi.org/10.4018/jaras.2012070105"},"title":"Dual Monitoring Communication for Self-Aware Network-on-Chip"},{"order":"23","displayText":"Parisa Khadem Hamedani, Natalie Enright Jerger, Shaahin Hessabi, Hamid Sarbazi-Azad, \"Exploration of Temperature Constraints for Thermal-Aware Mapping of 3D Networks-on-Chip\", <i>International Journal of Adaptive, Resilient and Autonomic Systems</i>, vol. 4, pp. 42, 2013.","links":{"crossRefLink":"https://doi.org/10.4018/jaras.2013070103"},"title":"Exploration of Temperature Constraints for Thermal-Aware Mapping of 3D Networks-on-Chip"},{"order":"24","displayText":"Abbas Dehghani, Keyvan RahimiZadeh, \"Design and performance evaluation of Mesh-of-Tree-based hierarchical wireless network-on-chip for multicore systems\", <i>Journal of Parallel and Distributed Computing</i>, 2018.","links":{"crossRefLink":"https://doi.org/10.1016/j.jpdc.2018.09.008"},"title":"Design and performance evaluation of Mesh-of-Tree-based hierarchical wireless network-on-chip for multicore systems"},{"order":"25","displayText":"Nishit Kapadia, Sudeep Pasricha, \"A framework for low power synthesis of interconnection networks-on-chip with multiple voltage islands\", <i>Integration</i>, vol. 45, pp. 271, 2012.","links":{"crossRefLink":"https://doi.org/10.1016/j.vlsi.2011.11.010"},"title":"A framework for low power synthesis of interconnection networks-on-chip with multiple voltage islands"},{"order":"26","displayText":"Mwaffaq Otoom, Pedro Trancoso, Mohammad A. Alzubaidi, Hisham Almasaeid, \"Machine Learning-Based Energy Optimization for Parallel Program Execution on Multicore Chips\", <i>Arabian Journal for Science and Engineering</i>, vol. 43, pp. 7343, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/s13369-018-3079-4"},"title":"Machine Learning-Based Energy Optimization for Parallel Program Execution on Multicore Chips"},{"order":"27","displayText":"Jiajia Jiao, JiaBin Wang, Dezhi Han, \"A place-aware redundancy methodology for multi-cell upsets mitigation in NoC\", <i>IEICE Electronics Express</i>, vol. 15, pp. 20180777, 2018.","links":{"crossRefLink":"https://doi.org/10.1587/elex.15.20180777"},"title":"A place-aware redundancy methodology for multi-cell upsets mitigation in NoC"},{"order":"28","displayText":"Venkataramesh Bontupalli, Chris Yakopcic, Raqibul Hasan, Tarek M. Taha, \"Efficient Memristor-Based Architecture for Intrusion Detection and High-Speed Packet Classification\", <i>ACM Journal on Emerging Technologies in Computing Systems</i>, vol. 14, pp. 1, 2018.","links":{},"title":"Efficient Memristor-Based Architecture for Intrusion Detection and High-Speed Packet Classification"},{"order":"29","displayText":"Stefan Schuermans, Rainer Leupers, <i>Power Estimation on Electronic System Level using Linear Power Models</i>, pp. 17, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-030-01875-7_2"},"title":""},{"order":"30","displayText":"P. Veda Bhanu, Pranav Venkatesh Kulkarni, Soumya J, \"Fault-Tolerant Network-on-Chip Design with Flexible Spare Core Placement\", <i>ACM Journal on Emerging Technologies in Computing Systems</i>, vol. 15, pp. 1, 2019.","links":{},"title":"Fault-Tolerant Network-on-Chip Design with Flexible Spare Core Placement"}]},"formulaStrippedArticleTitle":"ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration","nonIeeeCitationCount":"123","contentTypeDisplay":"Conferences","patentCitationCount":"1","mlTime":"PT1.262117S","lastupdate":"2021-10-05","title":"ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration","contentType":"conferences","ieeeCitationCount":"305","publicationNumber":"4926138"},{"_id":5090704,"paperCitations":{"ieee":[{"order":"1","displayText":"Leibin Ni, Yuhao Wang, Hao Yu, Wei Yang, Chuliang Weng, Junfeng Zhao, \"An energy-efficient matrix multiplication accelerator by distributed in-memory computing on binary RRAM crossbar\", <i>Design Automation Conference (ASP-DAC) 2016 21st Asia and South Pacific</i>, pp. 280-285, 2016.","links":{"documentLink":"/document/7428024","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7428024","pdfSize":"465KB"},"title":"An energy-efficient matrix multiplication accelerator by distributed in-memory computing on binary RRAM crossbar"},{"order":"2","displayText":"Hiwa Mahmoudi, Viktor Sverdlov, Siegfried Selberherr, \"MTJ-based implication logic gates and circuit architecture for large-scale spintronic stateful logic systems\", <i>Solid-State Device Research Conference (ESSDERC) 2012 Proceedings of the European</i>, pp. 254-257, 2012.","links":{"documentLink":"/document/6343381","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6343381","pdfSize":"1074KB"},"title":"MTJ-based implication logic gates and circuit architecture for large-scale spintronic stateful logic systems"},{"order":"3","displayText":"Vladimir Hahanov, Dmitry Shcherbin, Wajeb Gharibi, Igor Iemelianov, \"\u00abQuantum\u00bb processor for digital systems analysis\", <i>East-West Design & Test Symposium (EWDTS) 2015 IEEE</i>, pp. 1-7, 2015.","links":{"documentLink":"/document/7493179","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7493179","pdfSize":"928KB"},"title":"\u00abQuantum\u00bb processor for digital systems analysis"},{"order":"4","displayText":"Wajeb Gharibi, Eugenia Litvinova, Vladimir Hahanov, Ivan Hahanov, \"\u00abQuantum\u00bb structures for digital systems synthesis\", <i>East-West Design & Test Symposium (EWDTS) 2015 IEEE</i>, pp. 1-7, 2015.","links":{"documentLink":"/document/7493180","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7493180","pdfSize":"1098KB"},"title":"\u00abQuantum\u00bb structures for digital systems synthesis"},{"order":"5","displayText":"Ivan Hahanov, Igor Iemelianov, Wajeb Gharibi, Tamer Bani Amer, \"QuaSim \u2014 Cloud service for digital circuits simulation\", <i>East-West Design & Test Symposium (EWDTS) 2016 IEEE</i>, pp. 1-8, 2016.","links":{"documentLink":"/document/7807667","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7807667","pdfSize":"980KB"},"title":"QuaSim \u2014 Cloud service for digital circuits simulation"},{"order":"6","displayText":"Luca Montesi, Zeljko Zilic, Takahiro Hanyu, Daisuke Suzuki, \"Building Blocks to Use in Innovative Non-volatile FPGA Architecture Based on MTJs\", <i>VLSI (ISVLSI) 2012 IEEE Computer Society Annual Symposium on</i>, pp. 302-307, 2012.","links":{"documentLink":"/document/6296490","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6296490","pdfSize":"405KB"},"title":"Building Blocks to Use in Innovative Non-volatile FPGA Architecture Based on MTJs"},{"order":"7","displayText":"Farhana Parveen, Zhezhi He, Shaahin Angizi, Deliang Fan, \"Hybrid Polymorphic Logic Gate with 5-Terminal Magnetic Domain Wall Motion Device\", <i>VLSI (ISVLSI) 2017 IEEE Computer Society Annual Symposium on</i>, pp. 152-157, 2017.","links":{"documentLink":"/document/7987511","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7987511","pdfSize":"747KB"},"title":"Hybrid Polymorphic Logic Gate with 5-Terminal Magnetic Domain Wall Motion Device"},{"order":"8","displayText":"Yeongkyo Seo, Kon-Woo Kwon, Xuanyao Fong, Kaushik Roy, \"High Performance and Energy-Efficient On-Chip Cache Using Dual Port (1R/1W) Spin-Orbit Torque MRAM\", <i>Emerging and Selected Topics in Circuits and Systems IEEE Journal on</i>, vol. 6, no. 3, pp. 293-304, 2016.","links":{"documentLink":"/document/7450676","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7450676","pdfSize":"2422KB"},"title":"High Performance and Energy-Efficient On-Chip Cache Using Dual Port (1R/1W) Spin-Orbit Torque MRAM"},{"order":"9","displayText":"Supreet Jeloka, Naveen Bharathwaj Akesh, Dennis Sylvester, David Blaauw, \"A 28 nm Configurable Memory (TCAM/BCAM/SRAM) Using Push-Rule 6T Bit Cell Enabling Logic-in-Memory\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 51, no. 4, pp. 1009-1021, 2016.","links":{"documentLink":"/document/7400984","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7400984","pdfSize":"3265KB"},"title":"A 28 nm Configurable Memory (TCAM/BCAM/SRAM) Using Push-Rule 6T Bit Cell Enabling Logic-in-Memory"},{"order":"10","displayText":"Viktor Sverdlov, Hiwa Mahmoudi, Alexander Makarov, Siegfried Selberherr, \"Magnetic tunnel junctions for future memory and logic-in-memory applications\", <i>Mixed Design of Integrated Circuits & Systems (MIXDES) 2014 Proceedings of the 21st International Conference</i>, pp. 30-33, 2014.","links":{"documentLink":"/document/6872146","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6872146","pdfSize":"445KB"},"title":"Magnetic tunnel junctions for future memory and logic-in-memory applications"},{"order":"11","displayText":"Kai Yang, Robert Karam, Swarup Bhunia, \"Interleaved logic-in-memory architecture for energy-efficient fine-grained data processing\", <i>Circuits and Systems (MWSCAS) 2017 IEEE 60th International Midwest Symposium on</i>, pp. 409-412, 2017.","links":{"documentLink":"/document/8052947","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8052947","pdfSize":"583KB"},"title":"Interleaved logic-in-memory architecture for energy-efficient fine-grained data processing"},{"order":"12","displayText":"Kejie Huang, Rong Zhao, Yong Lian, \"STT-MRAM based low power synchronous non-volatile logic with timing demultiplexing\", <i>Nanoscale Architectures (NANOARCH) 2014 IEEE/ACM International Symposium on</i>, pp. 31-36, 2014.","links":{"documentLink":"/document/6880495","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6880495","pdfSize":"260KB"},"title":"STT-MRAM based low power synchronous non-volatile logic with timing demultiplexing"},{"order":"13","displayText":"Salin Junsangsri, Fabrizio Lombardi, \"AOI-based data-centric circuits for near-memory processing\", <i>Nanoscale Architectures (NANOARCH) 2017 IEEE/ACM International Symposium on</i>, pp. 7-12, 2017.","links":{"documentLink":"/document/8053735","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8053735","pdfSize":"380KB"},"title":"AOI-based data-centric circuits for near-memory processing"},{"order":"14","displayText":"Pierre Schamberger, Zhonghai Lu, Xianyang Jiang, Meikang Qiu, \"Modeling and Power Evaluation of On-Chip Router Components in Spintronics\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 51-58, 2012.","links":{"documentLink":"/document/6209262","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6209262","pdfSize":"359KB"},"title":"Modeling and Power Evaluation of On-Chip Router Components in Spintronics"},{"order":"15","displayText":"Kejie Huang, Rong Zhao, \"Low power computing using STT-MRAM\", <i>Non-Volatile Memory Technology Symposium (NVMTS) 2014 14th Annual</i>, pp. 1-6, 2014.","links":{"documentLink":"/document/7060834","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7060834","pdfSize":"1467KB"},"title":"Low power computing using STT-MRAM"},{"order":"16","displayText":"Hiwa Mahmoudi, Thomas Windbacher, Viktor Sverdlov, Siegfried Selberherr, \"Design and applications of magnetic tunnel junction based logic circuits\", <i>Ph.D. Research in Microelectronics and Electronics (PRIME) 2013 9th Conference on</i>, pp. 157-160, 2013.","links":{"documentLink":"/document/6603122","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6603122","pdfSize":"381KB"},"title":"Design and applications of magnetic tunnel junction based logic circuits"},{"order":"17","displayText":"Hiwa Mahmoudi, Thomas Windbacher, Viktor Sverdlov, Siegfried Selberherr, \"Performance analysis and comparison of two 1T/1MTJ-based logic gates\", <i>Simulation of Semiconductor Processes and Devices (SISPAD) 2013 International Conference on</i>, pp. 163-166, 2013.","links":{"documentLink":"/document/6650600","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6650600","pdfSize":"2825KB"},"title":"Performance analysis and comparison of two 1T/1MTJ-based logic gates"},{"order":"18","displayText":"Kejie Huang, Rong Zhao, Yong Lian, \"A Low Power and High Sensing Margin Non-Volatile Full Adder Using Racetrack Memory\", <i>Circuits and Systems I: Regular Papers IEEE Transactions on</i>, vol. 62, no. 4, pp. 1109-1116, 2015.","links":{"documentLink":"/document/7042845","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7042845","pdfSize":"1608KB"},"title":"A Low Power and High Sensing Margin Non-Volatile Full Adder Using Racetrack Memory"},{"order":"19","displayText":"Yuhao Wang, Leibin Ni, Chip-Hong Chang, Hao Yu, \"DW-AES: A Domain-Wall Nanowire-Based AES for High Throughput and Energy-Efficient Data Encryption in Non-Volatile Memory\", <i>Information Forensics and Security IEEE Transactions on</i>, vol. 11, no. 11, pp. 2426-2440, 2016.","links":{"documentLink":"/document/7484726","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7484726","pdfSize":"3508KB"},"title":"DW-AES: A Domain-Wall Nanowire-Based AES for High Throughput and Energy-Efficient Data Encryption in Non-Volatile Memory"},{"order":"20","displayText":"Hiwa Mahmoudi, Thomas Windbacher, Viktor Sverdlov, Siegfried Selberherr, \"Reliability Analysis and Comparison of Implication and Reprogrammable Logic Gates in Magnetic Tunnel Junction Logic Circuits\", <i>Magnetics IEEE Transactions on</i>, vol. 49, no. 12, pp. 5620-5628, 2013.","links":{"documentLink":"/document/6579774","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6579774","pdfSize":"1030KB"},"title":"Reliability Analysis and Comparison of Implication and Reprogrammable Logic Gates in Magnetic Tunnel Junction Logic Circuits"},{"order":"21","displayText":"Yuhao Wang, Hao Yu, Leibin Ni, Guang-Bin Huang, Mei Yan, Chuliang Weng, Wei Yang, Junfeng Zhao, \"An Energy-Efficient Nonvolatile In-Memory Computing Architecture for Extreme Learning Machine by Domain-Wall Nanowire Devices\", <i>Nanotechnology IEEE Transactions on</i>, vol. 14, no. 6, pp. 998-1012, 2015.","links":{"documentLink":"/document/7128727","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7128727","pdfSize":"1856KB"},"title":"An Energy-Efficient Nonvolatile In-Memory Computing Architecture for Extreme Learning Machine by Domain-Wall Nanowire Devices"},{"order":"22","displayText":"Kejie Huang, Rong Zhao, \"Magnetic Domain-Wall Racetrack Memory-Based Nonvolatile Logic for Low-Power Computing and Fast Run-Time-Reconfiguration\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 24, no. 9, pp. 2861-2872, 2016.","links":{"documentLink":"/document/7407400","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7407400","pdfSize":"2749KB"},"title":"Magnetic Domain-Wall Racetrack Memory-Based Nonvolatile Logic for Low-Power Computing and Fast Run-Time-Reconfiguration"},{"order":"23","displayText":"Shubham Jain, Ashish Ranjan, Kaushik Roy, Anand Raghunathan, \"Computing in Memory With Spin-Transfer Torque Magnetic RAM\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 26, no. 3, pp. 470-483, 2018.","links":{"documentLink":"/document/8241447","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8241447","pdfSize":"3518KB"},"title":"Computing in Memory With Spin-Transfer Torque Magnetic RAM"},{"order":"24","displayText":"Hiwa Mahmoudi, Thomas Windbacher, Viktor Sverdlov, Siegfried Selberherr, \"High performance MRAM-based stateful logic\", <i>Ultimate Integration on Silicon (ULIS) 2014 15th International Conference on</i>, pp. 117-120, 2014.","links":{"documentLink":"/document/6813912","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6813912","pdfSize":"560KB"},"title":"High performance MRAM-based stateful logic"},{"order":"25","displayText":"Maha Kooli, Henri-Pierre Charles, Cl\u00e9ment Touzet, Bastien Giraud, Jean-Philippe No\u00ebl, \"Software Platform Dedicated for In-Memory Computing Circuit Evaluation\", <i>Rapid System Prototyping (RSP) 2017 International Symposium on</i>, pp. 43-49, 2017.","links":{"documentLink":"/document/8547806","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8547806","pdfSize":"793KB"},"title":"Software Platform Dedicated for In-Memory Computing Circuit Evaluation"},{"order":"26","displayText":"Xunzhao Yin, Xiaoming Chen, Michael Niemier, Xiaobo Sharon Hu, \"Ferroelectric FETs-Based Nonvolatile Logic-in-Memory Circuits\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 27, no. 1, pp. 159-172, 2019.","links":{"documentLink":"/document/8481585","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8481585","pdfSize":"4125KB"},"title":"Ferroelectric FETs-Based Nonvolatile Logic-in-Memory Circuits"},{"order":"27","displayText":"Edouard Giacomin, Tzofnat Greenberg-Toledo, Shahar Kvatinsky, Pierre-Emmanuel Gaillardon, \"A Robust Digital RRAM-Based Convolutional Block for Low-Power Image Processing and Learning Applications\", <i>Circuits and Systems I: Regular Papers IEEE Transactions on</i>, vol. 66, no. 2, pp. 643-654, 2019.","links":{"documentLink":"/document/8486748","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8486748","pdfSize":"3670KB"},"title":"A Robust Digital RRAM-Based Convolutional Block for Low-Power Image Processing and Learning Applications"},{"order":"28","displayText":"Masoud Zabihi, Zamshed Iqbal Chowdhury, Zhengyang Zhao, Ulya R. Karpuzcu, Jian-Ping Wang, Sachin S. Sapatnekar, \"In-Memory Processing on the Spintronic CRAM: From Hardware Design to Application Mapping\", <i>Computers IEEE Transactions on</i>, vol. 68, no. 8, pp. 1159-1173, 2019.","links":{"documentLink":"/document/8416761","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8416761","pdfSize":"1700KB"},"title":"In-Memory Processing on the Spintronic CRAM: From Hardware Design to Application Mapping"},{"order":"29","displayText":"Prashanth Barla, Vinod Kumar Joshi, Somashekara Bhat, \"A Novel Low Power and Reduced Transistor Count Magnetic Arithmetic Logic Unit Using Hybrid STT-MTJ/CMOS Circuit\", <i>Access IEEE</i>, vol. 8, pp. 6876-6889, 2020.","links":{"documentLink":"/document/8949515","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8949515","pdfSize":"1747KB"},"title":"A Novel Low Power and Reduced Transistor Count Magnetic Arithmetic Logic Unit Using Hybrid STT-MTJ/CMOS Circuit"},{"order":"30","displayText":"Shaahin Angizi, Zhezhi He, An Chen, Deliang Fan, \"Hybrid Spin-CMOS Polymorphic Logic Gate With Application in In-Memory Computing\", <i>Magnetics IEEE Transactions on</i>, vol. 56, no. 2, pp. 1-15, 2020.","links":{"documentLink":"/document/8956045","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8956045","pdfSize":"3857KB"},"title":"Hybrid Spin-CMOS Polymorphic Logic Gate With Application in In-Memory Computing"}],"nonIeee":[{"order":"1","displayText":"Hao Yu, Leibin Ni, Hantao Huang, <i>Advances in Memristors, Memristive Devices and Systems</i>, vol. 701, pp. 275, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-51724-7_12"},"title":""},{"order":"2","displayText":"Ivan Hahanov, Igor Iemelianov, Mykhailo Liubarskyi, Vladimir Hahanov, <i>Cyber Physical Computing for IoT-driven Services</i>, pp. 71, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-54825-8_4"},"title":""},{"order":"3","displayText":"Ivan Hahanov, Tamer Bani Amer, Igor Iemelianov, Mykhailo Liubarskyi, Vladimir Hahanov, <i>Cyber Physical Computing for IoT-driven Services</i>, pp. 135, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-54825-8_6"},"title":""},{"order":"4","displayText":"Alexander Makarov, Thomas Windbacher, Viktor Sverdlov, Siegfried Selberherr, \"CMOS-compatible spintronic devices: a review\", <i>Semiconductor Science and Technology</i>, vol. 31, pp. 113006, 2016.","links":{"crossRefLink":"https://doi.org/10.1088/0268-1242/31/11/113006"},"title":"CMOS-compatible spintronic devices: a review"},{"order":"5","displayText":"Kejie Huang, Rong Zhao, Yong Lian, <i>Proceedings of the 2014 IEEE/ACM International Symposium on Nanoscale Architectures - NANOARCH ''14</i>, pp. 31, 2014.","links":{"documentLink":"/document/7653524","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7653524"},"title":""},{"order":"6","displayText":"Leibin Ni, Hantao Huang, Zichuan Liu, Rajiv V. Joshi, Hao Yu, \"Distributed In-Memory Computing on Binary RRAM Crossbar\", <i>ACM Journal on Emerging Technologies in Computing Systems</i>, vol. 13, pp. 1, 2017.","links":{},"title":"Distributed In-Memory Computing on Binary RRAM Crossbar"},{"order":"7","displayText":"Hao Yu, Leibin Ni, Yuhao Wang, \"Non-Volatile In-Memory Computing by Spintronics\", <i>Synthesis Lectures on Emerging Engineering Technologies</i>, vol. 2, pp. 1, 2016.","links":{"crossRefLink":"https://doi.org/10.2200/S00736ED1V01Y201609EET008"},"title":"Non-Volatile In-Memory Computing by Spintronics"},{"order":"8","displayText":"Xiaotao Jia, You Wang, Zhe Huang, Yue Zhang, Jianlei Yang, Yuanzhuo Qu, Bruce F. Cockburn, Jie Han, Weisheng Zhao, <i>Stochastic Computing: Techniques and Applications</i>, pp. 165, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-030-03730-7_9"},"title":""},{"order":"9","displayText":"Hiwa Mahmoudi, Thomas Windbacher, Viktor Sverdlov, Siegfried Selberherr, \"Implication logic gates using spin-transfer-torque-operated magnetic tunnel junctions for intrinsic logic-in-memory\", <i>Solid-State Electronics</i>, vol. 84, pp. 191, 2013.","links":{"crossRefLink":"https://doi.org/10.1016/j.sse.2013.02.017"},"title":"Implication logic gates using spin-transfer-torque-operated magnetic tunnel junctions for intrinsic logic-in-memory"},{"order":"10","displayText":"Jian-Ping Wang, Mahdi Jamaliz, Angeline Klemm Smith, Zhengyang Zhao, <i>Nanomagnetic and Spintronic Devices for Energy-Efficient Memory and Computing</i>, pp. 133, 2016.","links":{"crossRefLink":"https://doi.org/10.1002/9781118869239.ch5"},"title":""},{"order":"11","displayText":"M. Andrighetti, G. Turvani, G. Santoro, M. Vacca, M. Ruo Roch, M. Graziano, M. Zamboni, <i>Applications in Electronics Pervading Industry, Environment and Society</i>, vol. 627, pp. 173, 2020.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-030-37277-4_20"},"title":""},{"order":"12","displayText":"Bahar Asgari, Mahdi Fazeli, Ahmad Patooghy, Seyed Vahid Azhari, \"Micro-architectural approach to the efficient employment of STTRAM cells in a microprocessor register file\", <i>IET Computers & Digital Techniques</i>, vol. 11, pp. 1, 2017.","links":{"crossRefLink":"https://doi.org/10.1049/iet-cdt.2015.0155"},"title":"Micro-architectural approach to the efficient employment of STTRAM cells in a microprocessor register file"},{"order":"13","displayText":"Prashanth Barla, Vinod Kumar Joshi, Somashekara Bhat, \"Spintronic devices: a promising alternative to CMOS devices\", <i>Journal of Computational Electronics</i>, 2021.","links":{"crossRefLink":"https://doi.org/10.1007/s10825-020-01648-6"},"title":"Spintronic devices: a promising alternative to CMOS devices"},{"order":"14","displayText":"Zhongjian Bian, Xiaofeng Hong, Yanan Guo, Lirida Naviner, Wei Ge, Hao Cai, \"Investigation of PVT-Aware STT-MRAM Sensing Circuits for Low-VDD Scenario\", <i>Micromachines</i>, vol. 12, pp. 551, 2021.","links":{"crossRefLink":"https://doi.org/10.3390/mi12050551"},"title":"Investigation of PVT-Aware STT-MRAM Sensing Circuits for Low-VDD Scenario"},{"order":"15","displayText":"Prashanth Barla, Vinod Kumar Joshi, Somashekara Bhat, \"Design and analysis of SHE-assisted STT MTJ/CMOS logic gates\", <i>Journal of Computational Electronics</i>, 2021.","links":{"crossRefLink":"https://doi.org/10.1007/s10825-021-01759-8"},"title":"Design and analysis of SHE-assisted STT MTJ/CMOS logic gates"}]},"formulaStrippedArticleTitle":"MTJ-based nonvolatile logic-in-memory circuit, future prospects and issues","nonIeeeCitationCount":"15","contentTypeDisplay":"Conferences","patentCitationCount":"3","mlTime":"PT0.715908S","lastupdate":"2021-10-02","title":"MTJ-based nonvolatile logic-in-memory circuit, future prospects and issues","contentType":"conferences","ieeeCitationCount":"36","publicationNumber":"4926138"},{"_id":5090706,"formulaStrippedArticleTitle":"Reconfigurable circuit design with nanomaterials","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"96","mlTime":"PT0.027975S","lastupdate":"2021-12-18","title":"Reconfigurable circuit design with nanomaterials","contentType":"conferences","ieeeCitationCount":"0","publicationNumber":"4926138"},{"_id":5090708,"formulaStrippedArticleTitle":"Optimizing the HW/SW boundary of an ECC SoC design using control hierarchy and distributed storage","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.008507S","lastupdate":"2021-12-16","title":"Optimizing the HW/SW boundary of an ECC SoC design using control hierarchy and distributed storage","contentType":"conferences","ieeeCitationCount":"0","publicationNumber":"4926138"},{"_id":5090716,"paperCitations":{"ieee":[{"order":"1","displayText":"Karthik Tanikella, Yohan Koy, Reiley Jeyapaul, Kyoungwoo Lee, Aviral Shrivastava, \"gemV: A validated toolset for the early exploration of system reliability\", <i>Application-specific Systems Architectures and Processors (ASAP) 2016 IEEE 27th International Conference on</i>, pp. 159-163, 2016.","links":{"documentLink":"/document/7760786","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7760786","pdfSize":"869KB"},"title":"gemV: A validated toolset for the early exploration of system reliability"},{"order":"2","displayText":"Mojtaba Ebrahimi, Liang Chen, Hossein Asadi, Mehdi B. Tahoori, \"CLASS: Combined logic and architectural soft error sensitivity analysis\", <i>Design Automation Conference (ASP-DAC) 2013 18th Asia and South Pacific</i>, pp. 601-607, 2013.","links":{"documentLink":"/document/6509664","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6509664","pdfSize":"370KB"},"title":"CLASS: Combined logic and architectural soft error sensitivity analysis"},{"order":"3","displayText":"Tun Li, Dan Zhu, Sikun Li, Yang Guo, \"Application specified soft error failure rate analysis using sequential equivalence checking techniques\", <i>Design Automation Conference (ASP-DAC) 2013 18th Asia and South Pacific</i>, pp. 608-613, 2013.","links":{"documentLink":"/document/6509665","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6509665","pdfSize":"200KB"},"title":"Application specified soft error failure rate analysis using sequential equivalence checking techniques"},{"order":"4","displayText":"Shahrzad Mirkhani, Hyungmin Cho, Subhasish Mitra, Jacob A. Abraham, \"Rethinking error injection for effective resilience\", <i>Design Automation Conference (ASP-DAC) 2014 19th Asia and South Pacific</i>, pp. 390-393, 2014.","links":{"documentLink":"/document/6742922","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6742922","pdfSize":"197KB"},"title":"Rethinking error injection for effective resilience"},{"order":"5","displayText":"Mojtaba Ebrahimi, Razi Seyyedi, Liang Chen, Mehdi B. Tahoori, \"Event-driven transient error propagation: A scalable and accurate soft error rate estimation approach\", <i>Design Automation Conference (ASP-DAC) 2015 20th Asia and South Pacific</i>, pp. 743-748, 2015.","links":{"documentLink":"/document/7059099","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7059099","pdfSize":"926KB"},"title":"Event-driven transient error propagation: A scalable and accurate soft error rate estimation approach"},{"order":"6","displayText":"Liang Dai, Huiyun Li, Guoqing Xu, Liying Xiong, \"A Statistical Model to Predict Success Rate of Ion Fault Injection Attacks for Cryptographic ICs\", <i>Computational Intelligence and Security (CIS) 2014 Tenth International Conference on</i>, pp. 430-434, 2014.","links":{"documentLink":"/document/7016932","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7016932","pdfSize":"814KB"},"title":"A Statistical Model to Predict Success Rate of Ion Fault Injection Attacks for Cryptographic ICs"},{"order":"7","displayText":"Mojtaba Ebrahimi, Nour Sayed, Maryam Rashvand, Mehdi B. Tahoori, \"Fault injection acceleration by architectural importance sampling\", <i>Hardware/Software Codesign and System Synthesis (CODES+ISSS) 2015 International Conference on</i>, pp. 212-219, 2015.","links":{"documentLink":"/document/7331384","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7331384","pdfSize":"257KB"},"title":"Fault injection acceleration by architectural importance sampling"},{"order":"8","displayText":"Firas Kaddachi, Maha Kooli, Giorgio Di Natale, Alberto Bosio, Mojtaba Ebrahimi, Mehdi Tahoori, \"System-level reliability evaluation through cache-aware software-based fault injection\", <i>Design and Diagnostics of Electronic Circuits & Systems (DDECS) 2016 IEEE 19th International Symposium on</i>, pp. 1-6, 2016.","links":{"documentLink":"/document/7482446","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7482446","pdfSize":"1389KB"},"title":"System-level reliability evaluation through cache-aware software-based fault injection"},{"order":"9","displayText":"Athanasios Chatzidimitriou, Manolis Kaliorakis, Dimitris Gizopoulos, Maurizio Iacaruso, Mauro Pipponzi, Riccardo Mariani, Stefano Di Carlo, \"RT Level vs. Microarchitecture-Level Reliability Assessment: Case Study on ARM(R) Cortex(R)-A9 CPU\", <i>Dependable Systems and Networks Workshop (DSN-W) 2017 47th Annual IEEE/IFIP International Conference on</i>, pp. 117-120, 2017.","links":{"documentLink":"/document/8023713","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8023713","pdfSize":"199KB"},"title":"RT Level vs. Microarchitecture-Level Reliability Assessment: Case Study on ARM(R) Cortex(R)-A9 CPU"},{"order":"10","displayText":"Konstantinos Parasyris, Georgios Tziantzoulis, Christos D. Antonopoulos, Nikolaos Bellas, \"GemFI: A Fault Injection Tool for Studying the Behavior of Applications on Unreliable Substrates\", <i>Dependable Systems and Networks (DSN) 2014 44th Annual IEEE/IFIP International Conference on</i>, pp. 622-629, 2014.","links":{"documentLink":"/document/6903616","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6903616","pdfSize":"1138KB"},"title":"GemFI: A Fault Injection Tool for Studying the Behavior of Applications on Unreliable Substrates"},{"order":"11","displayText":"Horst Schirmeier, Christoph Borchert, Olaf Spinczyk, \"Avoiding Pitfalls in Fault-Injection Based Comparison of Program Susceptibility to Soft Errors\", <i>Dependable Systems and Networks (DSN) 2015 45th Annual IEEE/IFIP International Conference on</i>, pp. 319-330, 2015.","links":{"documentLink":"/document/7266861","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7266861","pdfSize":"467KB"},"title":"Avoiding Pitfalls in Fault-Injection Based Comparison of Program Susceptibility to Soft Errors"},{"order":"12","displayText":"Oscar Bailan, Umberto Rossi, Anne Wantens, Jean-Marc Daveau, Salvatore Nappi, Philippe Roche, \"Verification of soft error detection mechanism through fault injection on hardware emulation platform\", <i>Dependable Systems and Networks Workshops (DSN-W) 2010 International Conference on</i>, pp. 113-118, 2010.","links":{"documentLink":"/document/5542611","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5542611","pdfSize":"344KB"},"title":"Verification of soft error detection mechanism through fault injection on hardware emulation platform"},{"order":"13","displayText":"P. Vanhauwaert, P. Maistri, R. Leveugle, A. Papadimitriou, D. H\u00e9ly, V. Beroulle, \"On error models for RTL security evaluations\", <i>Design & Technology of Integrated Systems In Nanoscale Era (DTIS) 2014 9th IEEE International Conference On</i>, pp. 1-6, 2014.","links":{"documentLink":"/document/6850666","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6850666","pdfSize":"281KB"},"title":"On error models for RTL security evaluations"},{"order":"14","displayText":"Horst Schirmeier, Lars Rademacher, Olaf Spinczyk, \"Smart-hopping: Highly efficient ISA-level fault injection on real hardware\", <i>Test Symposium (ETS) 2014 19th IEEE European</i>, pp. 1-6, 2014.","links":{"documentLink":"/document/6847803","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6847803","pdfSize":"417KB"},"title":"Smart-hopping: Highly efficient ISA-level fault injection on real hardware"},{"order":"15","displayText":"A. Vallero, A. Savino, S. Tselonis, N. Foutris, M. Kaliorakis, G. Politano, D. Gizopoulos, S. Di Carlo, \"A Bayesian model for system level reliability estimation\", <i>Test Symposium (ETS) 2015 20th IEEE European</i>, pp. 1-2, 2015.","links":{"documentLink":"/document/7138745","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7138745","pdfSize":"321KB"},"title":"A Bayesian model for system level reliability estimation"},{"order":"16","displayText":"Faramarz Khosravi, Hamed Farbeh, Mahdi Fazeli, Seyed Ghassem Miremadi, \"Low Cost Concurrent Error Detection for On-Chip Memory Based Embedded Processors\", <i>Embedded and Ubiquitous Computing (EUC) 2011 IFIP 9th International Conference on</i>, pp. 114-119, 2011.","links":{"documentLink":"/document/6104515","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6104515","pdfSize":"356KB"},"title":"Low Cost Concurrent Error Detection for On-Chip Memory Based Embedded Processors"},{"order":"17","displayText":"Gadi Aleksandrowicz, Eli Arbel, Roderick Bloem, Timon Ter Braak, Sergei Devadze, Goerschwin Fey, Maksim Jenihhin, Artur Jutman, Hans G. Kerkhoff, Robert Konighofer, Jan Malburg, Shiri Moran, Jaan Raik, Gerard Rauwerda, Heinz Riener, Franz Rock, Konstantin Shibin, Kim Sunesen, Jinbo Wan, Yong Zhao, \"Designing reliable cyber-physical systems overview associated to the special session at FDL'16\", <i>Specification and Design Languages (FDL) 2016 Forum on</i>, pp. 1-8, 2016.","links":{"documentLink":"/document/7880382","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7880382","pdfSize":"2287KB"},"title":"Designing reliable cyber-physical systems overview associated to the special session at FDL'16"},{"order":"18","displayText":"Tuo Li, Muhammad Shafique, Semeen Rehman, Jude Angelo Ambrose, J\u00f6rg Henkel, Sri Parameswaran, \"DHASER: Dynamic heterogeneous adaptation for soft-error resiliency in ASIP-based multi-core systems\", <i>Computer-Aided Design (ICCAD) 2013 IEEE/ACM International Conference on</i>, pp. 646-653, 2013.","links":{"documentLink":"/document/6691184","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6691184","pdfSize":"774KB"},"title":"DHASER: Dynamic heterogeneous adaptation for soft-error resiliency in ASIP-based multi-core systems"},{"order":"19","displayText":"Eli Arbel, Shlomit Koyfman, Prabhakar Kudva, Shiri Moran, \"Automated detection and verification of parity-protected memory elements\", <i>Computer-Aided Design (ICCAD) 2014 IEEE/ACM International Conference on</i>, pp. 1-8, 2014.","links":{"documentLink":"/document/7001322","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7001322","pdfSize":"679KB"},"title":"Automated detection and verification of parity-protected memory elements"},{"order":"20","displayText":"Nikos Foutris, Dimitris Gizopoulos, John Kalamatianos, Vilas Sridharan, \"Assessing the impact of hard faults in performance components of modern microprocessors\", <i>Computer Design (ICCD) 2013 IEEE 31st International Conference on</i>, pp. 207-214, 2013.","links":{"documentLink":"/document/6657044","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6657044","pdfSize":"610KB"},"title":"Assessing the impact of hard faults in performance components of modern microprocessors"},{"order":"21","displayText":"M. Azkarate-askasua, I. Martinez, X. Iturbe, R. Obermaisser, \"Dependability assessment of the time-triggered SoC prototype using FPGA fault injection\", <i>IECON 2011 - 37th Annual Conference on IEEE Industrial Electronics Society</i>, pp. 2802-2807, 2011.","links":{"documentLink":"/document/6119756","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6119756","pdfSize":"346KB"},"title":"Dependability assessment of the time-triggered SoC prototype using FPGA fault injection"},{"order":"22","displayText":"Nikos Foutris, Dimitris Gizopoulos, John Kalamatianos, Vilas Sridharan, \"Measuring the performance impact of permanent faults in modern microprocessor architectures\", <i>On-Line Testing Symposium (IOLTS) 2013 IEEE 19th International</i>, pp. 181-184, 2013.","links":{"documentLink":"/document/6604075","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6604075","pdfSize":"1672KB"},"title":"Measuring the performance impact of permanent faults in modern microprocessor architectures"},{"order":"23","displayText":"David May, Walter Stechele, \"Improving the significance of probabilistic circuit fault emulations\", <i>On-Line Testing Symposium (IOLTS) 2014 IEEE 20th International</i>, pp. 128-133, 2014.","links":{"documentLink":"/document/6873684","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6873684","pdfSize":"285KB"},"title":"Improving the significance of probabilistic circuit fault emulations"},{"order":"24","displayText":"A. Vallero, A. Savino, S. Tselonis, N. Foutris, M. Kaliorakis, G. Politano, D. Gizopoulos, S. Di Carlo, \"Bayesian network early reliability evaluation analysis for both permanent and transient faults\", <i>On-Line Testing Symposium (IOLTS) 2015 IEEE 21st International</i>, pp. 7-12, 2015.","links":{"documentLink":"/document/7229819","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7229819","pdfSize":"193KB"},"title":"Bayesian network early reliability evaluation analysis for both permanent and transient faults"},{"order":"25","displayText":"Maha Kooli, Giorgio Di Natale, Alberto Bosio, \"Cache-aware reliability evaluation through LLVM-based analysis and fault injection\", <i>On-Line Testing and Robust System Design (IOLTS) 2016 IEEE 22nd International Symposium on</i>, pp. 19-22, 2016.","links":{"documentLink":"/document/7604663","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7604663","pdfSize":"133KB"},"title":"Cache-aware reliability evaluation through LLVM-based analysis and fault injection"},{"order":"26","displayText":"Romain Champon, Vincent Beroulle, Athanasios Papadimitriou, David H\u00e9ly, Gilles Gen\u00e9vrier, Fr\u00e9d\u00e9ric C\u00e9zilly, \"Comparison of RTL fault models for the robustness evaluation of aerospace FPGA devices\", <i>On-Line Testing and Robust System Design (IOLTS) 2016 IEEE 22nd International Symposium on</i>, pp. 23-24, 2016.","links":{"documentLink":"/document/7604664","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7604664","pdfSize":"153KB"},"title":"Comparison of RTL fault models for the robustness evaluation of aerospace FPGA devices"},{"order":"27","displayText":"Alessandro Vallero, Dimitris Gizopoulos, Stefano Di Carlo, \"SIFI: AMD southern islands GPU microarchitectural level fault injector\", <i>On-Line Testing and Robust System Design (IOLTS) 2017 IEEE 23rd International Symposium on</i>, pp. 138-144, 2017.","links":{"documentLink":"/document/8046209","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8046209","pdfSize":"1451KB"},"title":"SIFI: AMD southern islands GPU microarchitectural level fault injector"},{"order":"28","displayText":"Athanasios Chatzidimitriou, Dimitris Gizopoulos, \"Anatomy of microarchitecture-level reliability assessment: Throughput and accuracy\", <i>Performance Analysis of Systems and Software (ISPASS) 2016 IEEE International Symposium on</i>, pp. 69-78, 2016.","links":{"documentLink":"/document/7482075","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7482075","pdfSize":"393KB"},"title":"Anatomy of microarchitecture-level reliability assessment: Throughput and accuracy"},{"order":"29","displayText":"Sotiris Tselonis, Dimitris Gizopoulos, \"GUFI: A framework for GPUs reliability assessment\", <i>Performance Analysis of Systems and Software (ISPASS) 2016 IEEE International Symposium on</i>, pp. 90-100, 2016.","links":{"documentLink":"/document/7482077","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7482077","pdfSize":"319KB"},"title":"GUFI: A framework for GPUs reliability assessment"},{"order":"30","displayText":"R. Leveugle, A. Chahed, P. Maistri, A. Papadimitriou, D. Hely, V. Beroulle, \"On fault injections for early security evaluation vs. laser-based attacks\", <i>Verification and Security Workshop (IVSW) IEEE International</i>, pp. 1-6, 2016.","links":{"documentLink":"/document/7566603","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7566603","pdfSize":"137KB"},"title":"On fault injections for early security evaluation vs. laser-based attacks"}],"nonIeee":[{"order":"1","displayText":"Navid Rajabpour, Yasser Sedaghat, <i>Computer Safety, Reliability, and Security</i>, vol. 9337, pp. 457, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-24255-2_33"},"title":""},{"order":"2","displayText":"Sanem Arslan, Haluk Rahmi Topcuoglu, Mahmut Taylan Kandemir, Oguz Tosun, <i>Architecture of Computing Systems \u2013 ARCS 2016</i>, vol. 9637, pp. 375, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-30695-7_28"},"title":""},{"order":"3","displayText":"Gadi Aleksandrowicz, Eli Arbel, Roderick Bloem, Timon D. ter Braak, Sergei Devadze, Goerschwin Fey, Maksim Jenihhin, Artur Jutman, Hans G. Kerkhoff, Robert K\u00f6nighofer, Shlomit Koyfman, Jan Malburg, Shiri Moran, Jaan Raik, Gerard Rauwerda, Heinz Riener, Franz R\u00f6ck, Konstantin Shibin, Kim Sunesen, Jinbo Wan, Yong Zhao, <i>Languages, Design Methods, and Tools for Electronic System Design</i>, vol. 454, pp. 15, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-62920-9_2"},"title":""},{"order":"4","displayText":"Sanem Arslan, Haluk Rahmi Topcuoglu, Mahmut Taylan Kandemir, Oguz Tosun, \"Asymmetrically reliable caches for multicore architectures under performance and energy constraints\", <i>Cluster Computing</i>, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/s10586-016-0641-2"},"title":"Asymmetrically reliable caches for multicore architectures under performance and energy constraints"},{"order":"5","displayText":"Serhiy Avramenko, Matteo Sonza Reorda, Massimo Violante, G\u00f6rschwin Fey, \"A High-Level Approach to Analyze the Effects of Soft Errors on Lossless Compression Algorithms\", <i>Journal of Electronic Testing</i>, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/s10836-016-5637-6"},"title":"A High-Level Approach to Analyze the Effects of Soft Errors on Lossless Compression Algorithms"},{"order":"6","displayText":"Kai Cong, Li Lei, Zhenkun Yang, Fei Xie, \"Automatic fault injection for driver robustness testing\", <i>Proceedings of the 2015 International Symposium on Software Testing and Analysis</i>, pp. 361, 2015.","links":{"documentLink":"/document/7668133","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7668133"},"title":"Automatic fault injection for driver robustness testing"},{"order":"7","displayText":"Qiang Guan, Nathan DeBardeleben, Sean Blanchard, Song Fu, Claude H. Davis IV, William M. Jones, <i>Innovative Research and Applications in Next-Generation High Performance Computing</i>, pp. 277, 2016.","links":{"crossRefLink":"https://doi.org/10.4018/978-1-5225-0287-6.ch011"},"title":""},{"order":"8","displayText":"Maha Kooli, Giorgio Di Natale, Alberto Bosio, \"Memory-Aware Design Space Exploration for Reliability Evaluation in Computing Systems\", <i>Journal of Electronic Testing</i>, vol. 35, pp. 145, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/s10836-019-05785-0"},"title":"Memory-Aware Design Space Exploration for Reliability Evaluation in Computing Systems"},{"order":"9","displayText":"Horst Schirmeier, Christoph Borchert, Olaf Spinczyk, <i>Computer Safety, Reliability, and Security</i>, vol. 8666, pp. 17, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-10506-2_2"},"title":""},{"order":"10","displayText":"Gennaro S. Rodrigues, \u00c1dria Barros de Oliveira, Fernanda Lima Kastensmidt, Vincent Pouget, Alberto Bosio, \"Assessing the Reliability of Successive Approximate Computing Algorithms under Fault Injection\", <i>Journal of Electronic Testing</i>, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/s10836-019-05806-y"},"title":"Assessing the Reliability of Successive Approximate Computing Algorithms under Fault Injection"},{"order":"11","displayText":"Hossein Asadi, Alireza Haghdoost, Morteza Ramezani, Nima Elyasi, Amirali Baniasadi, \"CEDAR: Modeling impact of component error derating and read frequency on system-level vulnerability in high-performance processors\", <i>Microelectronics Reliability</i>, vol. 54, pp. 1009, 2014.","links":{"crossRefLink":"https://doi.org/10.1016/j.microrel.2014.01.007"},"title":"CEDAR: Modeling impact of component error derating and read frequency on system-level vulnerability in high-performance processors"},{"order":"12","displayText":"Qiang Guan, Nathan DeBardeleben, Sean Blanchard, Song Fu, \"Empirical Studies of the Soft Error Susceptibility ofSorting Algorithms to Statistical Fault Injection\", <i>Proceedings of the 5th Workshop on Fault Tolerance for HPC at eXtreme Scale</i>, pp. 35, 2015.","links":{"documentLink":"/document/7685272","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7685272"},"title":"Empirical Studies of the Soft Error Susceptibility ofSorting Algorithms to Statistical Fault Injection"},{"order":"13","displayText":"Johann Heyszl, Ralph Nyberg, Ralph Nyberg, Johann Heyszl, Dietmar Heinz, Georg Sigl, \"Enhancing fault emulation of transient faults by separating combinational and sequential fault propagation\", <i>2016 International Great Lakes Symposium on VLSI (GLSVLSI)</i>, pp. 209, 2016.","links":{"documentLink":"/document/7543226","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7543226"},"title":"Enhancing fault emulation of transient faults by separating combinational and sequential fault propagation"},{"order":"14","displayText":"Mojtaba Ebrahimi, Mehdi B. Tahoori, \"Invited: Cross-layer approaches for soft error modeling and mitigation\", <i>2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC)</i>, pp. 1, 2016.","links":{"documentLink":"/document/7544269","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7544269"},"title":"Invited: Cross-layer approaches for soft error modeling and mitigation"},{"order":"15","displayText":"Moslem Didehban, Aviral Shrivastava, \"nZDC: A compiler technique for near Zero Silent Data Corruption\", <i>2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC)</i>, pp. 1, 2016.","links":{"documentLink":"/document/7544291","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7544291"},"title":"nZDC: A compiler technique for near Zero Silent Data Corruption"},{"order":"16","displayText":"Konstantinos Parasyris, Vassilis Vassiliadis, Christos D. Antonopoulos, Spyros Lalis, Nikolaos Bellas, \"Significance-Aware Program Execution on Unreliable Hardware\", <i>ACM Transactions on Architecture and Code Optimization (TACO)</i>, vol. 14, pp. 1, 2017.","links":{"documentLink":"/document/7940295","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7940295"},"title":"Significance-Aware Program Execution on Unreliable Hardware"},{"order":"17","displayText":"Manolis Kaliorakis, Dimitris Gizopoulos, Ramon Canal, Antonio Gonzalez, \"MeRLiN\", <i>ACM SIGARCH Computer Architecture News</i>, vol. 45, pp. 241, 2017.","links":{},"title":"MeRLiN"},{"order":"18","displayText":"Kai Wu, Wenqian Dong, Qiang Guan, Nathan DeBardeleben, Dong Li, <i>Proceedings of the 47th International Conference on Parallel Processing  - ICPP 2018</i>, pp. 1, 2018.","links":{},"title":""},{"order":"19","displayText":"Abdulrahman Mahmoud, Radha Venkatagiri, Khalique Ahmed, Sasa Misailovic, Darko Marinov, Christopher W. Fletcher, Sarita V. Adve, \"Minotaur: Adapting Software Testing Techniques for Hardware Errors\", <i>Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems</i>, pp. 1087, 2019.","links":{"documentLink":"/document/8776408","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8776408"},"title":"Minotaur: Adapting Software Testing Techniques for Hardware Errors"},{"order":"20","displayText":"Alexander Aponte-Moreno, Felipe Restrepo-Calle, Cesar Pedraza, \"Using Approximate Computing and Selective Hardening for the Reduction of Overheads in the Design of Radiation-Induced Fault-Tolerant Systems\", <i>Electronics</i>, vol. 8, pp. 1539, 2019.","links":{"crossRefLink":"https://doi.org/10.3390/electronics8121539"},"title":"Using Approximate Computing and Selective Hardening for the Reduction of Overheads in the Design of Radiation-Induced Fault-Tolerant Systems"},{"order":"21","displayText":"B. Deveautour, A. Virazel, P. Girard, V. Gherman, \"On Using Approximate Computing to Build an Error Detection Scheme for Arithmetic Circuits\", <i>Journal of Electronic Testing</i>, vol. 36, pp. 33, 2020.","links":{"crossRefLink":"https://doi.org/10.1007/s10836-020-05858-5"},"title":"On Using Approximate Computing to Build an Error Detection Scheme for Arithmetic Circuits"},{"order":"22","displayText":"Christoph Schorn, Thomas Elsken, Sebastian Vogel, Armin Runge, Andre Guntoro, Gerd Ascheid, \"Automated design of error-resilient and hardware-efficient deep neural networks\", <i>Neural Computing and Applications</i>, 2020.","links":{"crossRefLink":"https://doi.org/10.1007/s00521-020-04969-6"},"title":"Automated design of error-resilient and hardware-efficient deep neural networks"},{"order":"23","displayText":"Corrado De Sio, Sarah Azimi, Luca Sterpone, <i>Architecture of Computing Systems \u2013 ARCS 2020</i>, vol. 12155, pp. 215, 2020.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-030-52794-5_16"},"title":""},{"order":"24","displayText":"Dong-Woo Lee, Jong-Whoa Na, \"Study of the monte\u2013carlo fault injection simulator to measure a fault derating\", <i>IET Computers & Digital Techniques</i>, vol. 13, pp. 218, 2019.","links":{"crossRefLink":"https://doi.org/10.1049/iet-cdt.2018.5009"},"title":"Study of the monte\u2013carlo fault injection simulator to measure a fault derating"},{"order":"25","displayText":"Fernando Fernandes dos Santos, Luigi Carro, Paolo Rech, \"Kernel and layer vulnerability factor to evaluate object detection reliability in GPUs\", <i>IET Computers & Digital Techniques</i>, 2018.","links":{"crossRefLink":"https://doi.org/10.1049/iet-cdt.2018.5026"},"title":"Kernel and layer vulnerability factor to evaluate object detection reliability in GPUs"},{"order":"26","displayText":"Geancarlo Abich, Rafael Garibotti, Vitor Bandeira, Felipe da Rosa, Jonas Gava, Felipe Bortolon, Guilherme Medeiros, Fernando G. Moraes, Ricardo Reis, Luciano Ost, \"Evaluation of the soft error assessment consistency of a JIT\u2010based virtual platform simulator\", <i>IET Computers & Digital Techniques</i>, vol. 15, pp. 125, 2021.","links":{"crossRefLink":"https://doi.org/10.1049/cdt2.12017"},"title":"Evaluation of the soft error assessment consistency of a JIT\u2010based virtual platform simulator"},{"order":"27","displayText":"I\u015f\u0131l \u00d6z, Sanem Arslan, \"Predicting the Soft Error Vulnerability of Parallel Applications Using Machine Learning\", <i>International Journal of Parallel Programming</i>, 2021.","links":{"crossRefLink":"https://doi.org/10.1007/s10766-021-00707-0"},"title":"Predicting the Soft Error Vulnerability of Parallel Applications Using Machine Learning"},{"order":"28","displayText":"James Marshall, Robert Gifford, Gedare Bloom, Gabriel Parmer, Rahul Simha, \"Precise Cache Profiling for Studying Radiation Effects\", <i>ACM Transactions on Embedded Computing Systems</i>, vol. 20, pp. 1, 2021.","links":{},"title":"Precise Cache Profiling for Studying Radiation Effects"},{"order":"29","displayText":"Sanem Arslan, Osman Unsal, \"Efficient selective replication of critical code regions for SDC mitigation leveraging redundant multithreading\", <i>The Journal of Supercomputing</i>, 2021.","links":{"crossRefLink":"https://doi.org/10.1007/s11227-021-03804-6"},"title":"Efficient selective replication of critical code regions for SDC mitigation leveraging redundant multithreading"},{"order":"30","displayText":"","links":{"crossRefLink":"https://doi.org/10.1007/978-3-030-81641-4_11"},"title":""}]},"formulaStrippedArticleTitle":"Statistical fault injection: Quantified error and confidence","nonIeeeCitationCount":"32","contentTypeDisplay":"Conferences","patentCitationCount":"2","mlTime":"PT0.924S","lastupdate":"2021-10-02","title":"Statistical fault injection: Quantified error and confidence","contentType":"conferences","ieeeCitationCount":"105","publicationNumber":"4926138"},{"_id":5090717,"paperCitations":{"ieee":[{"order":"1","displayText":"Tzu-Jung Huang, Chien-Chung Ho, Po-Chun Huang, Yuan-Hao Chang, Che-Wei Chang, Tei-Wei Kuo, \"Current-aware scheduling for flash storage devices\", <i>Embedded and Real-Time Computing Systems and Applications (RTCSA) 2014 IEEE 20th International Conference on</i>, pp. 1-10, 2014.","links":{"documentLink":"/document/6910534","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6910534","pdfSize":"1841KB"},"title":"Current-aware scheduling for flash storage devices"},{"order":"2","displayText":"Yu-Ming Chang, Yuan-Hao Chang, Tei-Wei Kuo, Hsiang-Pang Li, Yung-Chun Li, \"A disturb-alleviation scheme for 3D flash memory\", <i>Computer-Aided Design (ICCAD) 2013 IEEE/ACM International Conference on</i>, pp. 421-428, 2013.","links":{"documentLink":"/document/6691152","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6691152","pdfSize":"934KB"},"title":"A disturb-alleviation scheme for 3D flash memory"},{"order":"3","displayText":"Chien-Chung Ho, Po-Chun Huang, Yuan-Hao Chang, Tei-Wei Kuo, \"A DRAM-flash index for native flash file systems\", <i>Hardware/Software Codesign and System Synthesis (CODES+ISSS) 2013 International Conference on</i>, pp. 1-10, 2013.","links":{"documentLink":"/document/6658990","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6658990","pdfSize":"1262KB"},"title":"A DRAM-flash index for native flash file systems"},{"order":"4","displayText":"Jen-Wei Hsieh, Yu-Cheng Zheng, Yong-Sheng Peng, Po-Hung Yeh, \"VAST: Virtually Associative Sector Translation for MLC Storage Systems\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 32, no. 8, pp. 1137-1150, 2013.","links":{"documentLink":"/document/6559102","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6559102","pdfSize":"4530KB"},"title":"VAST: Virtually Associative Sector Translation for MLC Storage Systems"},{"order":"5","displayText":"Chao Sun, Kousuke Miyaji, Koh Johguchi, Ken Takeuchi, \"A High Performance and Energy-Efficient Cold Data Eviction Algorithm for 3D-TSV Hybrid ReRAM/MLC NAND SSD\", <i>Circuits and Systems I: Regular Papers IEEE Transactions on</i>, vol. 61, no. 2, pp. 382-392, 2014.","links":{"documentLink":"/document/6552209","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6552209","pdfSize":"2567KB"},"title":"A High Performance and Energy-Efficient Cold Data Eviction Algorithm for 3D-TSV Hybrid ReRAM/MLC NAND SSD"},{"order":"6","displayText":"Xavier Jimenez, David Novo, Paolo Ienne, \"Phoenix: Reviving MLC blocks as SLC to extend NAND flash devices lifetime\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 226-229, 2013.","links":{"documentLink":"/document/6513505","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6513505","pdfSize":"324KB"},"title":"Phoenix: Reviving MLC blocks as SLC to extend NAND flash devices lifetime"},{"order":"7","displayText":"Qi Zhang, Xuandong Li, Linzhang Wang, Tian Zhang, Yi Wang, Zili Shao, \"Optimizing translation information management in NAND flash memory storage systems\", <i>Design Automation Conference (ASP-DAC) 2013 18th Asia and South Pacific</i>, pp. 326-331, 2013.","links":{"documentLink":"/document/6509616","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6509616","pdfSize":"235KB"},"title":"Optimizing translation information management in NAND flash memory storage systems"},{"order":"8","displayText":"Gyudong Shim, Sung Kyu Park, Kyu Ho Park, \"MNK: Configurable Hybrid Flash Translation Layer for Multi-Channel SSD\", <i>Computational Science and Engineering (CSE) 2012 IEEE 15th International Conference on</i>, pp. 445-452, 2012.","links":{"documentLink":"/document/6417327","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6417327","pdfSize":"215KB"},"title":"MNK: Configurable Hybrid Flash Translation Layer for Multi-Channel SSD"},{"order":"9","displayText":"Zhiyong Xu, Ruixuan Li, Cheng-Zhong Xu, \"CAST: A page-level FTL with compact address mapping and parallel data blocks\", <i>Performance Computing and Communications Conference (IPCCC) 2012 IEEE 31st International</i>, pp. 142-151, 2012.","links":{"documentLink":"/document/6407747","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6407747","pdfSize":"432KB"},"title":"CAST: A page-level FTL with compact address mapping and parallel data blocks"},{"order":"10","displayText":"Sang-Hoon Park, Dong-gun Kim, Kwanhu Bang, Hyuk-Jun Lee, Sungjoo Yoo, Eui-Young Chung, \"An Adaptive Idle-Time Exploiting Method for Low Latency NAND Flash-Based Storage Devices\", <i>Computers IEEE Transactions on</i>, vol. 63, no. 5, pp. 1085-1096, 2014.","links":{"documentLink":"/document/6363445","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6363445","pdfSize":"1904KB"},"title":"An Adaptive Idle-Time Exploiting Method for Low Latency NAND Flash-Based Storage Devices"},{"order":"11","displayText":"Chundong Wang, Weng-Fai Wong, \"ADAPT: Efficient workload-sensitive flash management based on adaptation prediction and aggregation\", <i>Mass Storage Systems and Technologies (MSST) 2012 IEEE 28th Symposium on</i>, pp. 1-12, 2012.","links":{"documentLink":"/document/6232388","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6232388","pdfSize":"708KB"},"title":"ADAPT: Efficient workload-sensitive flash management based on adaptation, prediction and aggregation"},{"order":"12","displayText":"Zhiwei Qin, Yi Wang, Duo Liu, Zili Shao, \"Real-Time Flash Translation Layer for NAND Flash Memory Storage Systems\", <i>Real-Time and Embedded Technology and Applications Symposium (RTAS) 2012 IEEE 18th</i>, pp. 35-44, 2012.","links":{"documentLink":"/document/6200076","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6200076","pdfSize":"425KB"},"title":"Real-Time Flash Translation Layer for NAND Flash Memory Storage Systems"},{"order":"13","displayText":"Guangjun Xie, Guangzhi Xu, Gang Wang, Xiaoguang Liu, Rui Cao, Yan Gao, \"hUBI: An Optimized Hybrid Mapping Scheme for NAND Flash-Based SSDs\", <i>Trust Security and Privacy in Computing and Communications (TrustCom) 2011 IEEE 10th International Conference on</i>, pp. 1015-1022, 2011.","links":{"documentLink":"/document/6120932","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6120932","pdfSize":"254KB"},"title":"hUBI: An Optimized Hybrid Mapping Scheme for NAND Flash-Based SSDs"},{"order":"14","displayText":"Duo Liu, Yi Wang, Zhiwei Qin, Zili Shao, Yong Guan, \"A Space Reuse Strategy for Flash Translation Layers in SLC NAND Flash Memory Storage Systems\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 20, no. 6, pp. 1094-1107, 2012.","links":{"documentLink":"/document/5766800","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5766800","pdfSize":"1607KB"},"title":"A Space Reuse Strategy for Flash Translation Layers in SLC NAND Flash Memory Storage Systems"}],"nonIeee":[{"order":"1","displayText":"Xavier Jimenez, David Novo, Paolo Ienne, \"Libra: Software-Controlled Cell Bit-Density to Balance Wear in NAND Flash\", <i>ACM Transactions on Embedded Computing Systems (TECS)</i>, vol. 14, pp. 1, 2015.","links":{"documentLink":"/document/7595850","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7595850"},"title":"Libra: Software-Controlled Cell Bit-Density to Balance Wear in NAND Flash"},{"order":"2","displayText":"Chien-Chung Ho, Yu-Ming Chang, Yuan-Hao Chang, Tei-Wei Kuo, \"An SLC-Like Programming Scheme for MLC Flash Memory\", <i>ACM Transactions on Storage</i>, vol. 14, pp. 1, 2018.","links":{},"title":"An SLC-Like Programming Scheme for MLC Flash Memory"}]},"formulaStrippedArticleTitle":"KAST: K-associative sector translation for NAND flash memory in real-time systems","nonIeeeCitationCount":"2","contentTypeDisplay":"Conferences","patentCitationCount":"2","mlTime":"PT0.29791S","lastupdate":"2021-09-18","title":"KAST: K-associative sector translation for NAND flash memory in real-time systems","contentType":"conferences","ieeeCitationCount":"14","publicationNumber":"4926138"},{"_id":5090727,"paperCitations":{"ieee":[{"order":"1","displayText":"Carles Hern\u00e1ndez, Federico Silla, Jos\u00e9 Duato, \"A methodology for the characterization of process variation in NoC links\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 685-690, 2010.","links":{"documentLink":"/document/5457113","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5457113","pdfSize":"420KB"},"title":"A methodology for the characterization of process variation in NoC links"},{"order":"2","displayText":"Davide Bertozzi, Luca Benini, \"A retrospective look at xpipes: The exciting ride from a design experience to a design platform for nanoscale networks-on-chip\", <i>Computer Design (ICCD) 2012 IEEE 30th International Conference on</i>, pp. 43-44, 2012.","links":{"documentLink":"/document/6378614","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6378614","pdfSize":"647KB"},"title":"A retrospective look at xpipes: The exciting ride from a design experience to a design platform for nanoscale networks-on-chip"},{"order":"3","displayText":"Yimu Wang, Yun Pan, Yanchen Long, Xiaolang Yan, Ruohong Huan, \"An on-line reconfigurable four-ary tree-based network on chip for distributed particle filters\", <i>Computer Science and Network Technology (ICCSNT) 2012 2nd International Conference on</i>, pp. 2102-2106, 2012.","links":{"documentLink":"/document/6526333","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6526333","pdfSize":"620KB"},"title":"An on-line reconfigurable four-ary tree-based network on chip for distributed particle filters"},{"order":"4","displayText":"Marco Ferraresi, Giuseppina Gobbo, Daniele Ludovici, Davide Bertozzi, \"Bringing Network-on-Chip links to 45nm\", <i>System on Chip (SoC) 2011 International Symposium on</i>, pp. 122-127, 2011.","links":{"documentLink":"/document/6089686","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6089686","pdfSize":"540KB"},"title":"Bringing Network-on-Chip links to 45nm"},{"order":"5","displayText":"C. Hern\u00e1ndez, A. Roca, F. Silla, J. Flich, J. Duato, \"Improving the Performance of GALS-Based NoCs in the Presence of Process Variation\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 35-42, 2010.","links":{"documentLink":"/document/5507565","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5507565","pdfSize":"404KB"},"title":"Improving the Performance of GALS-Based NoCs in the Presence of Process Variation"},{"order":"6","displayText":"Yu-Hsiang Kao, Najla Alfaraj, Ming Yang, H. Jonathan Chao, \"Design of High-Radix Clos Network-on-Chip\", <i>Networks-on-Chip (NOCS) 2010 Fourth ACM/IEEE International Symposium on</i>, pp. 181-188, 2010.","links":{"documentLink":"/document/5507549","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5507549","pdfSize":"670KB"},"title":"Design of High-Radix Clos Network-on-Chip"},{"order":"7","displayText":"Luca Ramini, Davide Bertozzi, Luca P. Carloni, \"Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 185-192, 2012.","links":{"documentLink":"/document/6209278","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6209278","pdfSize":"995KB"},"title":"Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints"},{"order":"8","displayText":"Raghavendra Pradyumna Pothukuchi, Amin Ansari, Bhargava Gopireddy, Josep Torrellas, \"Sthira: A Formal Approach to Minimize Voltage Guardbands under Variation in Networks-on-Chip for Energy Efficiency\", <i>Parallel Architectures and Compilation Techniques (PACT) 2017 26th International Conference on</i>, pp. 260-272, 2017.","links":{"documentLink":"/document/8091250","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8091250","pdfSize":"1845KB"},"title":"Sthira: A Formal Approach to Minimize Voltage Guardbands under Variation in Networks-on-Chip for Energy Efficiency"},{"order":"9","displayText":"S. Rodrigo, C. Hern\u00e1ndez, J. Flich, F. Silla, J. Duato, S. Medardoni, D. Bertozzi, A. Mej\u00eda, D. Dai, \"Yield-oriented evaluation methodology of network-on-chip routing implementations\", <i>System-on-Chip 2009. SOC 2009. International Symposium on</i>, pp. 100-105, 2009.","links":{"documentLink":"/document/5335667","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5335667","pdfSize":"582KB"},"title":"Yield-oriented evaluation methodology of network-on-chip routing implementations"},{"order":"10","displayText":"Zhehui Wang, Jiang Xu, Xiaowen Wu, Yaoyao Ye, Wei Zhang, Mahdi Nikdast, Xuan Wang, Zhe Wang, \"Floorplan Optimization of Fat-Tree-Based Networks-on-Chip for Chip Multiprocessors\", <i>Computers IEEE Transactions on</i>, vol. 63, no. 6, pp. 1446-1459, 2014.","links":{"documentLink":"/document/6392822","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6392822","pdfSize":"3035KB"},"title":"Floorplan Optimization of Fat-Tree-Based Networks-on-Chip for Chip Multiprocessors"},{"order":"11","displayText":"Pejman Lotfi-Kamran, Mehdi Modarressi, Hamid Sarbazi-Azad, \"An Efficient Hybrid-Switched Network-on-Chip for Chip Multiprocessors\", <i>Computers IEEE Transactions on</i>, vol. 65, no. 5, pp. 1656-1662, 2016.","links":{"documentLink":"/document/7134730","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7134730","pdfSize":"597KB"},"title":"An Efficient Hybrid-Switched Network-on-Chip for Chip Multiprocessors"},{"order":"12","displayText":"Yu-Hsiang Kao, Ming Yang, N. Sertac Artan, H. Jonathan Chao, \"CNoC: High-Radix Clos Network-on-Chip\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 30, no. 12, pp. 1897-1910, 2011.","links":{"documentLink":"/document/6071084","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6071084","pdfSize":"917KB"},"title":"CNoC: High-Radix Clos Network-on-Chip"},{"order":"13","displayText":"Phi-Hung Pham, Junyoung Song, Jongsun Park, Chulwoo Kim, \"Design and Implementation of an On-Chip Permutation Network for Multiprocessor System-On-Chip\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 21, no. 1, pp. 173-177, 2013.","links":{"documentLink":"/document/6133316","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6133316","pdfSize":"910KB"},"title":"Design and Implementation of an On-Chip Permutation Network for Multiprocessor System-On-Chip"},{"order":"14","displayText":"Nilmini Abeyratne, Reetuparna Das, Qingkun Li, Korey Sewell, Bharan Giridhar, Ronald G. Dreslinski, David Blaauw, Trevor Mudge, \"Scaling towards kilo-core processors with asymmetric high-radix topologies\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 496-507, 2013.","links":{"documentLink":"/document/6522344","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6522344","pdfSize":"3071KB"},"title":"Scaling towards kilo-core processors with asymmetric high-radix topologies"},{"order":"15","displayText":"Luca Ramini, Paolo Grani, Sandro Bartolini, Davide Bertozzi, \"Contrasting wavelength-routed optical NoC topologies for power-efficient 3d-stacked multicore processors using physical-layer analysis\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 1589-1594, 2013.","links":{"documentLink":"/document/6513769","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6513769","pdfSize":"2027KB"},"title":"Contrasting wavelength-routed optical NoC topologies for power-efficient 3d-stacked multicore processors using physical-layer analysis"},{"order":"16","displayText":"Antoni Roca, Carles Hern'ndez, Jos\u00e9 Flich, Federico Silla, Jos\u00e9 Duato, \"Enabling High-Performance Crossbars through a Floorplan-Aware Design\", <i>Parallel Processing (ICPP) 2012 41st International Conference on</i>, pp. 269-278, 2012.","links":{"documentLink":"/document/6337588","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6337588","pdfSize":"368KB"},"title":"Enabling High-Performance Crossbars through a Floorplan-Aware Design"},{"order":"17","displayText":"Liulin Zhong, Jiayi Sheng, Ming'e Jing, Zhiyi Yu, Xiaoyang Zeng, Dian Zhou, \"An optimized mapping algorithm based on Simulated Annealing for regular NoC architecture\", <i>ASIC (ASICON) 2011 IEEE 9th International Conference on</i>, pp. 389-392, 2011.","links":{"documentLink":"/document/6157203","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6157203","pdfSize":"973KB"},"title":"An optimized mapping algorithm based on Simulated Annealing for regular NoC architecture"}],"nonIeee":[{"order":"1","displayText":"Oscar Almer, Nigel Topham, Bj\u00f6rn Franke, <i>Architecture of Computing Systems - ARCS 2011</i>, vol. 6566, pp. 243, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-19137-4_21"},"title":""},{"order":"2","displayText":"Jos&#233; L. Abell&#225;n, Chao Chen, Ajay Joshi, \"Electro-Photonic NoC Designs for Kilocore Systems\", <i>ACM Journal on Emerging Technologies in Computing Systems (JETC)</i>, vol. 13, pp. 1, 2017.","links":{"documentLink":"/document/7874688","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7874688"},"title":"Electro-Photonic NoC Designs for Kilocore Systems"},{"order":"3","displayText":"<i>Designing Network On-Chip Architectures in the Nanoscale Era</i>, vol. 20104840, pp. 443, 2010.","links":{"crossRefLink":"https://doi.org/10.1201/b10477-18"},"title":""},{"order":"4","displayText":"Aamir Zia, Sachhidh Kannan, H. Jonathan Chao, Garrett S. Rose, \"3D NOC for many-core processors\", <i>Microelectronics Journal</i>, vol. 42, pp. 1380, 2011.","links":{"crossRefLink":"https://doi.org/10.1016/j.mejo.2011.09.013"},"title":"3D NOC for many-core processors"},{"order":"5","displayText":"Davide Bertozzi, Alessandro Strano, Daniele Ludovici, Francisco Gilabert, <i>Advanced Circuits for Emerging Technologies</i>, pp. 353, 2012.","links":{"crossRefLink":"https://doi.org/10.1002/9781118181508.ch14"},"title":""},{"order":"6","displayText":"Ran Manevich, Leon Polishuk, Israel Cidon, Avinoam Kolodny, \"Designing single-cycle long links in hierarchical NoCs\", <i>Microprocessors and Microsystems</i>, vol. 38, pp. 814, 2014.","links":{"crossRefLink":"https://doi.org/10.1016/j.micpro.2014.05.005"},"title":"Designing single-cycle long links in hierarchical NoCs"}]},"formulaStrippedArticleTitle":"Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints","nonIeeeCitationCount":"6","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.381845S","lastupdate":"2021-10-05","title":"Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints","contentType":"conferences","ieeeCitationCount":"17","publicationNumber":"4926138"},{"_id":5090742,"paperCitations":{"ieee":[{"order":"1","displayText":"M. Haykel Ben Jamaa, Kartik Mohanram, Giovanni De Micheli, \"Power consumption of logic circuits in ambipolar carbon nanotube technology\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 303-306, 2010.","links":{"documentLink":"/document/5457189","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5457189","pdfSize":"187KB"},"title":"Power consumption of logic circuits in ambipolar carbon nanotube technology"},{"order":"2","displayText":"N. Yakymets, K. Jabeur, I. O'Connor, S. Le Beux, \"Interconnect topology for cell matrices based on low-power nanoscale devices\", <i>Faible Tension Faible Consommation (FTFC) 2011</i>, pp. 99-102, 2011.","links":{"documentLink":"/document/5948929","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5948929","pdfSize":"482KB"},"title":"Interconnect topology for cell matrices based on low-power nanoscale devices"},{"order":"3","displayText":"Davide Sacchetto, Michele De Marchi, Giovanni De Micheli, Yusuf Leblebici, \"Alternative design methodologies for the next generation logic switch\", <i>Computer-Aided Design (ICCAD) 2011 IEEE/ACM International Conference on</i>, pp. 231-234, 2011.","links":{"documentLink":"/document/6105331","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6105331","pdfSize":"998KB"},"title":"Alternative design methodologies for the next generation logic switch"},{"order":"4","displayText":"Pilin Junsangsri, Fabrizio Lombardi, \"A memristor-based memory cell using ambipolar operation\", <i>Computer Design (ICCD) 2011 IEEE 29th International Conference on</i>, pp. 148-153, 2011.","links":{"documentLink":"/document/6081390","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6081390","pdfSize":"871KB"},"title":"A memristor-based memory cell using ambipolar operation"},{"order":"5","displayText":"I. O'Connor, K. Jabeur, D. Navarro, N. Yakymets, P.E. Gaillardon, M.H. Ben Jamaa, F. Clermidy, \"Logic cells and interconnect strategies for nanoscale reconfigurable computing fabrics\", <i>Electronics Circuits and Systems (ICECS) 2010 17th IEEE International Conference on</i>, pp. 66-69, 2010.","links":{"documentLink":"/document/5724455","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5724455","pdfSize":"829KB"},"title":"Logic cells and interconnect strategies for nanoscale reconfigurable computing fabrics"},{"order":"6","displayText":"Michele De Marchi, Shashikanth Bobba, M. Haykel Ben Jamaa, Giovanni De Micheli, \"Synthesis of regular computational fabrics with ambipolar CNTFET technology\", <i>Electronics Circuits and Systems (ICECS) 2010 17th IEEE International Conference on</i>, pp. 70-73, 2010.","links":{"documentLink":"/document/5724456","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5724456","pdfSize":"673KB"},"title":"Synthesis of regular computational fabrics with ambipolar CNTFET technology"},{"order":"7","displayText":"Pierre-Emmanuel Gaillardon, Mehdi Hasan, Anirban Saha, Luca Amar\u00fa, Ross Walker, Berardi Sensale Rodriguez, \"Digital analog and RF design opportunities of three-independent-gate transistors\", <i>Circuits and Systems (ISCAS) 2016 IEEE International Symposium on</i>, pp. 405-408, 2016.","links":{"documentLink":"/document/7527256","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7527256","pdfSize":"1101KB"},"title":"Digital, analog and RF design opportunities of three-independent-gate transistors"},{"order":"8","displayText":"Nataliya Yakymets, Ian O'Connor, Kotb Jabeur, Sebastien Le Beux, \"Multi-Level Mapping of Nanocomputer Architectures Based on Hardware Reuse\", <i>Emerging and Selected Topics in Circuits and Systems IEEE Journal on</i>, vol. 5, no. 1, pp. 88-97, 2015.","links":{"documentLink":"/document/7038227","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7038227","pdfSize":"1702KB"},"title":"Multi-Level Mapping of Nanocomputer Architectures Based on Hardware Reuse"},{"order":"9","displayText":"Xuebei Yang, Kartik Mohanram, \"Modeling and Performance Investigation of the Double-Gate Carbon Nanotube Transistor\", <i>Electron Device Letters IEEE</i>, vol. 32, no. 3, pp. 231-233, 2011.","links":{"documentLink":"/document/5680580","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5680580","pdfSize":"397KB"},"title":"Modeling and Performance Investigation of the Double-Gate Carbon Nanotube Transistor"},{"order":"10","displayText":"Davide Sacchetto, Yusuf Leblebici, Giovanni De Micheli, \"Ambipolar Gate-Controllable SiNW FETs for Configurable Logic Circuits With Improved Expressive Capability\", <i>Electron Device Letters IEEE</i>, vol. 33, no. 2, pp. 143-145, 2012.","links":{"documentLink":"/document/6104354","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6104354","pdfSize":"278KB"},"title":"Ambipolar Gate-Controllable SiNW FETs for Configurable Logic Circuits With Improved Expressive Capability"},{"order":"11","displayText":"Pilin Junsangsri, Fabrizio Lombardi, \"A novel hybrid design of a memory cell using a memristor and ambipolar transistors\", <i>Nanotechnology (IEEE-NANO) 2011 11th IEEE Conference on</i>, pp. 748-753, 2011.","links":{"documentLink":"/document/6144310","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6144310","pdfSize":"908KB"},"title":"A novel hybrid design of a memory cell using a memristor and ambipolar transistors"},{"order":"12","displayText":"Pilin Junsangsri, Jie Han, Fabrizio Lombardi, \"A memristor-based memory cell with no refresh\", <i>Nanotechnology (IEEE-NANO) 2014 IEEE 14th International Conference on</i>, pp. 947-950, 2014.","links":{"documentLink":"/document/6967951","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6967951","pdfSize":"776KB"},"title":"A memristor-based memory cell with no refresh"},{"order":"13","displayText":"Michele De Marchi, M. Haykel Ben Jamaa, Giovanni De Micheli, \"Regular fabric design with ambipolar CNTFETs for FPGA and structured ASIC applications\", <i>Nanoscale Architectures (NANOARCH) 2010 IEEE/ACM International Symposium on</i>, pp. 65-70, 2010.","links":{"documentLink":"/document/5510923","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5510923","pdfSize":"309KB"},"title":"Regular fabric design with ambipolar CNTFETs for FPGA and structured ASIC applications"},{"order":"14","displayText":"K. Jabeur, D. Navarro, I. O'Connor, P. E. Gaillardon, M. H. Ben Jamaa, F. Clermidy, \"Reducing transistor count in clocked standard cells with ambipolar double-gate FETs\", <i>Nanoscale Architectures (NANOARCH) 2010 IEEE/ACM International Symposium on</i>, pp. 47-52, 2010.","links":{"documentLink":"/document/5510928","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5510928","pdfSize":"1125KB"},"title":"Reducing transistor count in clocked standard cells with ambipolar double-gate FETs"},{"order":"15","displayText":"Pierre-Emmanuel Gaillardon, M. Haykel Ben-Jamaa, Fabien Clermidy, Ian O'Connor, \"Ultra-fine grain FPGAs: A granularity study\", <i>Nanoscale Architectures (NANOARCH) 2011 IEEE/ACM International Symposium on</i>, pp. 9-15, 2011.","links":{"documentLink":"/document/5941477","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5941477","pdfSize":"596KB"},"title":"Ultra-fine grain FPGAs: A granularity study"},{"order":"16","displayText":"K. Jabeur, N. Yakymets, I. O'Connor, S. Le Beux, \"Ambipolar double-gate FET binary-decision- diagram (Am-BDD) for reconfigurable logic cells\", <i>Nanoscale Architectures (NANOARCH) 2011 IEEE/ACM International Symposium on</i>, pp. 162-168, 2011.","links":{"documentLink":"/document/5941499","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5941499","pdfSize":"1984KB"},"title":"Ambipolar double-gate FET binary-decision- diagram (Am-BDD) for reconfigurable logic cells"},{"order":"17","displayText":"Nataliya Yakymets, Kotb Jabeur, Ian O'Connor, S\u00e9bastien Le Beux, \"Mapping methodology and analysis of matrix-based nanocomputer architectures\", <i>New Circuits and Systems Conference (NEWCAS) 2011 IEEE 9th International</i>, pp. 25-28, 2011.","links":{"documentLink":"/document/5981210","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5981210","pdfSize":"3365KB"},"title":"Mapping methodology and analysis of matrix-based nanocomputer architectures"},{"order":"18","displayText":"Nataliya Yakymets, S\u00e9bastien Le Beux, Kotb Jabeur, Ian O'Connor, \"Multi-objective mapping for matrix-based nanocomputer architectures\", <i>Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC) 2011 6th International Workshop on</i>, pp. 1-7, 2011.","links":{"documentLink":"/document/5981504","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5981504","pdfSize":"827KB"},"title":"Multi-objective mapping for matrix-based nanocomputer architectures"},{"order":"19","displayText":"Houda Ghabri, Dalenda Ben Aissa, Hekmet Samet, Abdennaceur Kachouri, \"Full adder design based on reconfigurable ambipolar CNTFET cell\", <i>Smart Monitored and Controlled Cities (SM2C) 2017 International Conference on</i>, pp. 23-26, 2017.","links":{"documentLink":"/document/8071844","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8071844","pdfSize":"388KB"},"title":"Full adder design based on reconfigurable ambipolar CNTFET cell"},{"order":"20","displayText":"M. Haykel Ben-Jamaa, Kartik Mohanram, Giovanni De Micheli, \"An Efficient Gate Library for Ambipolar CNTFET Logic\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 30, no. 2, pp. 242-255, 2011.","links":{"documentLink":"/document/5690255","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5690255","pdfSize":"1422KB"},"title":"An Efficient Gate Library for Ambipolar CNTFET Logic"},{"order":"21","displayText":"Andrew Marshall, \"Thoughts on Possible Future Charge-Based Technologies for Nano-Electronics\", <i>Circuits and Systems I: Regular Papers IEEE Transactions on</i>, vol. 61, no. 11, pp. 3057-3065, 2014.","links":{"documentLink":"/document/6866931","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6866931","pdfSize":"1208KB"},"title":"Thoughts on Possible Future Charge-Based Technologies for Nano-Electronics"},{"order":"22","displayText":"Shashikanth Bobba, Giovanni De Micheli, \"Layout Technique for Double-Gate Silicon Nanowire FETs With an Efficient Sea-of-Tiles Architecture\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 23, no. 10, pp. 2103-2115, 2015.","links":{"documentLink":"/document/6918540","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6918540","pdfSize":"5146KB"},"title":"Layout Technique for Double-Gate Silicon Nanowire FETs With an Efficient Sea-of-Tiles Architecture"},{"order":"23","displayText":"Pierre-Emmanuel Gaillardon, Hassan Ghasemzadeh, Giovanni De Micheli, \"Vertically-stacked silicon nanowire transistors with controllable polarity: A robustness study\", <i>Test Workshop (LATW) 2013 14th Latin American</i>, pp. 1-6, 2013.","links":{"documentLink":"/document/6562673","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6562673","pdfSize":"658KB"},"title":"Vertically-stacked silicon nanowire transistors with controllable polarity: A robustness study"},{"order":"24","displayText":"Pierre-Emmanuel Gaillardon, Luca Gaetano Amar\u00f9, Shashikanth Bobba, Michele De Marchi, Davide Sacchetto, Yusuf Leblebici, Giovanni De Micheli, \"Vertically-stacked double-gate nanowire FETs with controllable polarity: From devices to regular ASICs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 625-630, 2013.","links":{"documentLink":"/document/6513583","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6513583","pdfSize":"2290KB"},"title":"Vertically-stacked double-gate nanowire FETs with controllable polarity: From devices to regular ASICs"},{"order":"25","displayText":"Kotb Jabeur, Ian O'Connor, David Navarro, S\u00e9bastien Beux, \"Ambipolar double gate CNTFETs based reconfigurable Logic cells\", <i>Nanoscale Architectures (NANOARCH) 2012 IEEE/ACM International Symposium on</i>, pp. 7-13, 2012.","links":{"documentLink":"/document/6464137","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6464137","pdfSize":"368KB"},"title":"Ambipolar double gate CNTFETs based reconfigurable Logic cells"},{"order":"26","displayText":"Jorge Romero-Gonz\u00e1lez, Pierre- Emmanuel Gaillardon, \"An Efficient Adder Architecture with Three- Independent-Gate Field-Effect Transistors\", <i>Rebooting Computing (ICRC) 2018 IEEE International Conference on</i>, pp. 1-8, 2018.","links":{"documentLink":"/document/8638608","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8638608","pdfSize":"1381KB"},"title":"An Efficient Adder Architecture with Three- Independent-Gate Field-Effect Transistors"},{"order":"27","displayText":"Xianglong Li, Yabin Sun, Xiaojin Li, Yanling Shi, Ziyu Liu, \"Electronic Assessment of Novel Arch-Shaped Asymmetrical Reconfigurable Field-Effect Transistor\", <i>Electron Devices IEEE Transactions on</i>, vol. 67, no. 4, pp. 1894-1901, 2020.","links":{"documentLink":"/document/9018250","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9018250","pdfSize":"2474KB"},"title":"Electronic Assessment of Novel Arch-Shaped Asymmetrical Reconfigurable Field-Effect Transistor"}],"nonIeee":[{"order":"1","displayText":"Majid Rezazadeh, Farshad Safaei, Mahsa Moazez, \"Flattening: An efficient approach to improving the performance of conventional MINs\", <i>Microelectronics Journal</i>, vol. 46, pp. 875, 2015.","links":{"crossRefLink":"https://doi.org/10.1016/j.mejo.2015.07.003"},"title":"Flattening: An efficient approach to improving the performance of conventional MINs"},{"order":"2","displayText":"Walter M Weber, Thomas Mikolajick, \"Silicon and germanium nanowire electronics: physics of conventional and unconventional transistors\", <i>Reports on Progress in Physics</i>, vol. 80, pp. 066502, 2017.","links":{"crossRefLink":"https://doi.org/10.1088/1361-6633/aa56f0"},"title":"Silicon and germanium nanowire electronics: physics of conventional and unconventional transistors"},{"order":"3","displayText":"T Mikolajick, A Heinzig, J Trommer, T Baldauf, W M Weber, \"The RFET\u2014a reconfigurable nanowire transistor and its application to novel electronic circuits and systems\", <i>Semiconductor Science and Technology</i>, vol. 32, pp. 043001, 2017.","links":{"crossRefLink":"https://doi.org/10.1088/1361-6641/aa5581"},"title":"The RFET\u2014a reconfigurable nanowire transistor and its application to novel electronic circuits and systems"},{"order":"4","displayText":"Alexander A. Orlikovsky, V. Rakitin, A. Rakitin, <i>International Conference on Micro- and Nano-Electronics 2014</i>, vol. 9440, pp. 944012, 2014.","links":{"crossRefLink":"https://doi.org/10.1117/12.2179602"},"title":""},{"order":"5","displayText":"Davide Sacchetto, Veronica Savu, Giovanni De Micheli, J\u00fcrgen Brugger, Yusuf Leblebici, \"Ambipolar silicon nanowire FETs with stenciled-deposited metal gate\", <i>Microelectronic Engineering</i>, vol. 88, pp. 2732, 2011.","links":{"crossRefLink":"https://doi.org/10.1016/j.mee.2010.12.117"},"title":"Ambipolar silicon nanowire FETs with stenciled-deposited metal gate"},{"order":"6","displayText":"Kartik Mohanram, Xuebei Yang, <i>Nanoelectronic Circuit Design</i>, pp. 349, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4419-7609-3_10"},"title":""},{"order":"7","displayText":"M. Haykel Ben Jamaa, <i>Regular Nanofabrics in Emerging Technologies</i>, vol. 82, pp. 155, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-94-007-0650-7_5"},"title":""},{"order":"8","displayText":"Pierre-Emmanuel Gaillardon, Ian O\u2019Connor, Fabien Clermidy, <i>Disruptive Logic Architectures and Technologies</i>, pp. 17, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4614-3058-2_2"},"title":""},{"order":"9","displayText":"K. Jabeur, I. O\u2019Connor, N. Yakymets, \"Functions classification approach to generate reconfigurable fine-grain logic based on Ambipolar Independent Double Gate FET (Am-IDGFET)\", <i>Microelectronics Journal</i>, vol. 44, pp. 1316, 2013.","links":{"crossRefLink":"https://doi.org/10.1016/j.mejo.2013.09.001"},"title":"Functions classification approach to generate reconfigurable fine-grain logic based on Ambipolar Independent Double Gate FET (Am-IDGFET)"},{"order":"10","displayText":"Kotb Jabeur, Ian O''Connor, S\u00e9bastien Le Beux, David Navarro, <i>Proceedings of the 2012 IEEE/ACM International Symposium on Nanoscale Architectures - NANOARCH ''12</i>, pp. 7, 2012.","links":{"documentLink":"/document/6464137","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6464137"},"title":""},{"order":"11","displayText":"Pilin Junsangsri, Fabrizio Lombardi, Jie Han, \"A Ternary Content Addressable Cell Using a Single Phase Change Memory (PCM)\", <i>Proceedings of the 25th edition on Great Lakes Symposium on VLSI</i>, pp. 259, 2015.","links":{"documentLink":"/document/7683682","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7683682"},"title":"A Ternary Content Addressable Cell Using a Single Phase Change Memory (PCM)"},{"order":"12","displayText":"Pierre-Emmanuel Gaillardon, Edith Beigne, Suzanne Lesecq, Giovanni De Micheli, \"A Survey on Low-Power Techniques with Emerging Technologies\", <i>ACM Journal on Emerging Technologies in Computing Systems</i>, vol. 12, pp. 1, 2015.","links":{"documentLink":"/document/7601899","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7601899"},"title":"A Survey on Low-Power Techniques with Emerging Technologies"},{"order":"13","displayText":"S. Smalley, P. Darancet, J. R. Guest, J. A. Smerdon, \"Monolayer and Bilayer Perfluoropentacene on Cu(111)\", <i>The Journal of Physical Chemistry C</i>, 2019.","links":{"crossRefLink":"https://doi.org/10.1021/acs.jpcc.9b09670"},"title":"Monolayer and Bilayer Perfluoropentacene on Cu(111)"}]},"formulaStrippedArticleTitle":"Novel library of logic gates with ambipolar CNTFETs: Opportunities for multi-level logic synthesis","nonIeeeCitationCount":"13","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT1.025454S","lastupdate":"2021-10-05","title":"Novel library of logic gates with ambipolar CNTFETs: Opportunities for multi-level logic synthesis","contentType":"conferences","ieeeCitationCount":"27","publicationNumber":"4926138"},{"_id":5090744,"formulaStrippedArticleTitle":"Evaluation on FPGA of triple rail logic robustness against DPA and DEMA","paperCitations":{"ieee":[{"order":"1","displayText":"Lyonel Barthe, Pascal Benoit, Lionel Torres, \"Investigation of a Masking Countermeasure against Side-Channel Attacks for RISC-based Processor Architectures\", <i>Field Programmable Logic and Applications (FPL) 2010 International Conference on</i>, pp. 139-144, 2010.","links":{"documentLink":"/document/5694234","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5694234","pdfSize":"1012KB"},"title":"Investigation of a Masking Countermeasure against Side-Channel Attacks for RISC-based Processor Architectures"},{"order":"2","displayText":"Rafael Soares, Ney Calazans, Fernando Moraes, Philippe Maurine, Lionel Torres, \"A Robust Architectural Approach for Cryptographic Algorithms Using GALS Pipelines\", <i>Design & Test of Computers IEEE</i>, vol. 28, no. 5, pp. 62-71, 2011.","links":{"documentLink":"/document/5871565","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5871565","pdfSize":"1036KB"},"title":"A Robust Architectural Approach for Cryptographic Algorithms Using GALS Pipelines"},{"order":"3","displayText":"Alexander Wild, Amir Moradi, Tim G\u00fcneysu, \"GliFreD: Glitch-Free Duplication Towards Power-Equalized Circuits on FPGAs\", <i>Computers IEEE Transactions on</i>, vol. 67, no. 3, pp. 375-387, 2018.","links":{"documentLink":"/document/7827086","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7827086","pdfSize":"1915KB"},"title":"GliFreD: Glitch-Free Duplication Towards Power-Equalized Circuits on FPGAs"},{"order":"4","displayText":"Florent Bruguier, Pascal Benoit, Lionel Torres, Lyonel Barthe, Morgan Bourree, Victor Lomne, \"Cost-Effective Design Strategies for Securing Embedded Processors\", <i>Emerging Topics in Computing IEEE Transactions on</i>, vol. 4, no. 1, pp. 60-72, 2016.","links":{"documentLink":"/document/7050262","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7050262","pdfSize":"10338KB"},"title":"Cost-Effective Design Strategies for Securing Embedded Processors"},{"order":"5","displayText":"Debayan Das, Mayukh Nath, Baibhab Chatterjee, Santosh Ghosh, Shreyas Sen, \"STELLAR: A Generic EM Side-Channel Attack Protection through Ground-Up Root-cause Analysis\", <i>Hardware Oriented Security and Trust (HOST) 2019 IEEE International Symposium on</i>, pp. 11-20, 2019.","links":{"documentLink":"/document/8740839","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8740839","pdfSize":"1073KB"},"title":"STELLAR: A Generic EM Side-Channel Attack Protection through Ground-Up Root-cause Analysis"}],"nonIeee":[{"order":"1","displayText":"Maik Ender, Alexander Wild, Amir Moradi, <i>Constructive Side-Channel Analysis and Secure Design</i>, vol. 10348, pp. 83, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-64647-3_6"},"title":""},{"order":"2","displayText":"Bruno Vaquie, Sebastien Tiran, Philippe Maurine, <i>Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation</i>, vol. 6951, pp. 331, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-24154-3_33"},"title":""},{"order":"3","displayText":"Vincent Immler, Robert Specht, Florian Unterstein, \"Your rails cannot hide from localized EM: how dual-rail logic fails on FPGAs\u2014extended version\", <i>Journal of Cryptographic Engineering</i>, vol. 8, pp. 125, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/s13389-018-0185-x"},"title":"Your rails cannot hide from localized EM: how dual-rail logic fails on FPGAs\u2014extended version"},{"order":"4","displayText":"Amir Moradi, Vincent Immler, <i>Advanced Information Systems Engineering</i>, vol. 7908, pp. 598, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-662-44709-3_33"},"title":""},{"order":"5","displayText":"Alexander Wild, Amir Moradi, Tim G\u00fcneysu, <i>Constructive Side-Channel Analysis and Secure Design</i>, vol. 9064, pp. 81, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-21476-4_6"},"title":""},{"order":"6","displayText":"Amir Moradi, Alexander Wild, <i>Cryptographic Hardware and Embedded Systems -- CHES 2015</i>, vol. 9293, pp. 453, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-662-48324-4_23"},"title":""},{"order":"7","displayText":"Vincent Immler, Robert Specht, Florian Unterstein, <i>Cryptographic Hardware and Embedded Systems \u2013 CHES 2017</i>, vol. 10529, pp. 403, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-66787-4_20"},"title":""}]},"nonIeeeCitationCount":"7","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.161808S","lastupdate":"2021-10-05","title":"Evaluation on FPGA of triple rail logic robustness against DPA and DEMA","contentType":"conferences","ieeeCitationCount":"5","publicationNumber":"4926138"},{"_id":5090745,"paperCitations":{"ieee":[{"order":"1","displayText":"Emna Amouri, Zied Marrakchi, Habib Mehrez, \"Controlled placement and routing techniques to improve timing balance of WDDL designs in Mesh-based FPGA\", <i>Circuits and Systems (APCCAS) 2010 IEEE Asia Pacific Conference on</i>, pp. 296-299, 2010.","links":{"documentLink":"/document/5774878","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5774878","pdfSize":"144KB"},"title":"Controlled placement and routing techniques to improve timing balance of WDDL designs in Mesh-based FPGA"},{"order":"2","displayText":"Houssem Maghrebi, Sylvain Guilley, Emmanuel Prouff, Jean-Luc Danger, \"Register leakage masking using Gray code\", <i>Hardware-Oriented Security and Trust (HOST) 2012 IEEE International Symposium on</i>, pp. 37-42, 2012.","links":{"documentLink":"/document/6224316","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6224316","pdfSize":"362KB"},"title":"Register leakage masking using Gray code"},{"order":"3","displayText":"Nguyen Ngoc Mai-Khanh, Tetsuya Iizuka, Shigeru Nakajima, Kunihiro Asada, \"High-sensitivity micro-magnetic probe for the applications of safety and security\", <i>Integrated Circuits Design and Verification (ICDV) 2017 7th International Conference on</i>, pp. 10-15, 2017.","links":{"documentLink":"/document/8188628","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8188628","pdfSize":"1358KB"},"title":"High-sensitivity micro-magnetic probe for the applications of safety and security"},{"order":"4","displayText":"Jean-Luc Danger, Sylvain Guilley, Shivam Bhasin, Maxime Nassar, \"Overview of Dual rail with Precharge logic styles to thwart implementation-level attacks on hardware cryptoprocessors\", <i>Signals Circuits and Systems (SCS) 2009 3rd International Conference on</i>, pp. 1-8, 2009.","links":{"documentLink":"/document/5412599","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5412599","pdfSize":"370KB"},"title":"Overview of Dual rail with Precharge logic styles to thwart implementation-level attacks on hardware cryptoprocessors"},{"order":"5","displayText":"Robert Specht, Johann Heyszl, Georg Sigl, \"Investigating measurement methods for high-resolution electromagnetic field side-channel analysis\", <i>Integrated Circuits (ISIC) 2014 14th International Symposium on</i>, pp. 21-24, 2014.","links":{"documentLink":"/document/7029532","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7029532","pdfSize":"2774KB"},"title":"Investigating measurement methods for high-resolution electromagnetic field side-channel analysis"},{"order":"6","displayText":"Ziyad Almohaimeed, Mihai Sima, \"Secured-by-Design FPGA against Early Evaluation\", <i>VLSI (ISVLSI) 2017 IEEE Computer Society Annual Symposium on</i>, pp. 206-212, 2017.","links":{"documentLink":"/document/7987520","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7987520","pdfSize":"199KB"},"title":"Secured-by-Design FPGA against Early Evaluation"},{"order":"7","displayText":"Laurent Sauvage, Sylvain Guilley, Florent Flament, Jean-Luc Danger, Yves Mathieu, \"Cross-Correlation Cartography\", <i>Reconfigurable Computing and FPGAs (ReConFig) 2010 International Conference on</i>, pp. 268-273, 2010.","links":{"documentLink":"/document/5695317","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5695317","pdfSize":"1127KB"},"title":"Cross-Correlation Cartography"},{"order":"8","displayText":"Nguyen Ngoc Mai-Khanh, Tetsuya Iizuka, Akihiko Sasaki, Makoto Yamada, Osamu Morita, Kunihiro Asada, \"High-resolution measurement of magnetic field generated from cryptographic LSIs\", <i>Sensors Applications Symposium (SAS) 2014 IEEE</i>, pp. 111-114, 2014.","links":{"documentLink":"/document/6798928","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6798928","pdfSize":"1554KB"},"title":"High-resolution measurement of magnetic field generated from cryptographic LSIs"},{"order":"9","displayText":"Nguyen Ngoc Mai-Khanh, Tetsuya Iizuka, Akihiko Sasaki, Makoto Yamada, Osamu Morita, Kunihiro Asada, \"A Near-Field Magnetic Sensing System With High-Spatial Resolution and Application for Security of Cryptographic LSIs\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 64, no. 4, pp. 840-848, 2015.","links":{"documentLink":"/document/7050353","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7050353","pdfSize":"3706KB"},"title":"A Near-Field Magnetic Sensing System With High-Spatial Resolution and Application for Security of Cryptographic LSIs"},{"order":"10","displayText":"Yehuda Rudin, Itamar Levi, Alexander Fish, Osnat Keren, \"FPGA Implementation of pAsynch Design Paradigm\", <i>Technologies Mobility and Security (NTMS) 2019 10th IFIP International Conference on New</i>, pp. 1-5, 2019.","links":{"documentLink":"/document/8763813","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8763813","pdfSize":"713KB"},"title":"FPGA Implementation of pAsynch Design Paradigm"},{"order":"11","displayText":"David Zooker, Or Ohev Shalom, Yoav Weizman, Alexander Fish, Osnat Keren, \"Toward Secured FPGA: Silicon Proven CLB With Reduced Information Leakage\", <i>Solid-State Circuits Letters IEEE</i>, vol. 3, pp. 146-149, 2020.","links":{"documentLink":"/document/9139327","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9139327","pdfSize":"1313KB"},"title":"Toward Secured FPGA: Silicon Proven CLB With Reduced Information Leakage"},{"order":"12","displayText":"Seyedeh Sharareh Mirzargar, Mirjana Stojilovi\u0107, \"Physical Side-Channel Attacks and Covert Communication on FPGAs: A Survey\", <i>Field Programmable Logic and Applications (FPL) 2019 29th International Conference on</i>, pp. 202-210, 2019.","links":{"documentLink":"/document/8892083","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8892083","pdfSize":"1005KB"},"title":"Physical Side-Channel Attacks and Covert Communication on FPGAs: A Survey"},{"order":"13","displayText":"Alessandro Barenghi, William Fornaciari, Gerardo Pelosi, Davide Zoni, \"Scramble Suit: A Profile Differentiation Countermeasure to Prevent Template Attacks\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 39, no. 9, pp. 1778-1791, 2020.","links":{"documentLink":"/document/8755310","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8755310","pdfSize":"2579KB"},"title":"Scramble Suit: A Profile Differentiation Countermeasure to Prevent Template Attacks"}],"nonIeee":[{"order":"1","displayText":"Pascal Sasdrich, Michael Hutter, <i>Constructive Side-Channel Analysis and Secure Design</i>, vol. 10815, pp. 207, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-89641-0_12"},"title":""},{"order":"2","displayText":"Vincent Immler, Robert Specht, Florian Unterstein, \"Your rails cannot hide from localized EM: how dual-rail logic fails on FPGAs\u2014extended version\", <i>Journal of Cryptographic Engineering</i>, vol. 8, pp. 125, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/s13389-018-0185-x"},"title":"Your rails cannot hide from localized EM: how dual-rail logic fails on FPGAs\u2014extended version"},{"order":"3","displayText":"John Barron, Todd R. Andel, Yong Kim, <i>Information Systems, Technology and Management</i>, vol. 285, pp. 372, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-29166-1_33"},"title":""},{"order":"4","displayText":"Anh-Tuan Hoang, Takeshi Fujino, \"Intra-Masking Dual-Rail Memory on LUT Implementation for SCA-Resistant AES on FPGA\", <i>ACM Transactions on Reconfigurable Technology and Systems (TRETS)</i>, vol. 7, pp. 1, 2014.","links":{"documentLink":"/document/7148799","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7148799"},"title":"Intra-Masking Dual-Rail Memory on LUT Implementation for SCA-Resistant AES on FPGA"},{"order":"5","displayText":"Vincent Immler, Robert Specht, Florian Unterstein, <i>Cryptographic Hardware and Embedded Systems \u2013 CHES 2017</i>, vol. 10529, pp. 403, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-66787-4_20"},"title":""}]},"formulaStrippedArticleTitle":"Successful attack on an FPGA-based WDDL DES cryptoprocessor without place and route constraints","nonIeeeCitationCount":"5","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.460178S","lastupdate":"2021-09-18","title":"Successful attack on an FPGA-based WDDL DES cryptoprocessor without place and route constraints","contentType":"conferences","ieeeCitationCount":"13","publicationNumber":"4926138"},{"_id":5090749,"formulaStrippedArticleTitle":"A new speculative addition architecture suitable for two's complement operations","paperCitations":{"ieee":[{"order":"1","displayText":"Kai Du, Peter Varman, Kartik Mohanram, \"High performance reliable variable latency carry select addition\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 1257-1262, 2012.","links":{"documentLink":"/document/6176685","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6176685","pdfSize":"272KB"},"title":"High performance reliable variable latency carry select addition"},{"order":"2","displayText":"Alessandro Cilardo, Edoardo Fusella, Luca Gallo, Antonino Mazzeo, \"Automated synthesis of FPGA-based heterogeneous interconnect topologies\", <i>Field Programmable Logic and Applications (FPL) 2013 23rd International Conference on</i>, pp. 1-8, 2013.","links":{"documentLink":"/document/6645494","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6645494","pdfSize":"338KB"},"title":"Automated synthesis of FPGA-based heterogeneous interconnect topologies"},{"order":"3","displayText":"Alessandro Cilardo, \"Variable-latency signed addition on FPGAs\", <i>Field Programmable Logic and Applications (FPL) 2015 25th International Conference on</i>, pp. 1-6, 2015.","links":{"documentLink":"/document/7293957","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7293957","pdfSize":"302KB"},"title":"Variable-latency signed addition on FPGAs"},{"order":"4","displayText":"Muhammad Bilal, Shahid Masud, \"FIR filter implementation through Speculative Sub-Expression Sharing in image data\", <i>Acoustics Speech and Signal Processing (ICASSP) 2010 IEEE International Conference on</i>, pp. 1582-1585, 2010.","links":{"documentLink":"/document/5495531","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5495531","pdfSize":"240KB"},"title":"FIR filter implementation through Speculative Sub-Expression Sharing in image data"},{"order":"5","displayText":"Alberto A. Del Barrio, Rom\u00e1n Hermida, Seda O. Memik, \"Exploring the energy efficiency of Multispeculative Adders\", <i>Computer Design (ICCD) 2013 IEEE 31st International Conference on</i>, pp. 309-315, 2013.","links":{"documentLink":"/document/6657058","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6657058","pdfSize":"533KB"},"title":"Exploring the energy efficiency of Multispeculative Adders"},{"order":"6","displayText":"Darjn Esposito, Gerardo Castellano, Davide De Caro, Ettore Napoli, Nicola Petra, Antonio G. M. Strollo, \"Approximate adder with output correction for error tolerant applications and Gaussian distributed inputs\", <i>Circuits and Systems (ISCAS) 2016 IEEE International Symposium on</i>, pp. 1970-1973, 2016.","links":{"documentLink":"/document/7538961","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7538961","pdfSize":"711KB"},"title":"Approximate adder with output correction for error tolerant applications and Gaussian distributed inputs"},{"order":"7","displayText":"Mario Barbareschi, Federico Iannucci, Antonino Mazzeo, \"A Pruning Technique for B&B Based Design Exploration of Approximate Computing Variants\", <i>VLSI (ISVLSI) 2016 IEEE Computer Society Annual Symposium on</i>, pp. 707-712, 2016.","links":{"documentLink":"/document/7560284","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7560284","pdfSize":"242KB"},"title":"A Pruning Technique for B&B Based Design Exploration of Approximate Computing Variants"},{"order":"8","displayText":"Alberto A. Del Barrio, Rom\u00e1n Hermida, Seda Ogrenci Memik, \"A Partial Carry-Save On-the-Fly Correction Multispeculative Multiplier\", <i>Computers IEEE Transactions on</i>, vol. 65, no. 11, pp. 3251-3264, 2016.","links":{"documentLink":"/document/7406747","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7406747","pdfSize":"1543KB"},"title":"A Partial Carry-Save On-the-Fly Correction Multispeculative Multiplier"},{"order":"9","displayText":"Alberto A. Del Barrio, Seda Ogrenci Memik, Mar\u00eda C. Molina, Jos\u00e9 M. Mendias, Rom\u00e1n Hermida, \"A Distributed Controller for Managing Speculative Functional Units in High Level Synthesis\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 30, no. 3, pp. 350-363, 2011.","links":{"documentLink":"/document/5715599","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5715599","pdfSize":"1555KB"},"title":"A Distributed Controller for Managing Speculative Functional Units in High Level Synthesis"},{"order":"10","displayText":"Alberto A. Del Barrio, Rom\u00e1n Hermida, Seda Ogrenci Memik, Jos\u00e9 M. Mendias, Mar\u00eda C. Molina, \"Multispeculative Addition Applied to Datapath Synthesis\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 31, no. 12, pp. 1817-1830, 2012.","links":{"documentLink":"/document/6349430","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6349430","pdfSize":"9973KB"},"title":"Multispeculative Addition Applied to Datapath Synthesis"},{"order":"11","displayText":"Shin-Kai Chen, Chih-Wei Liu, Tsung-Yi Wu, An-Chi Tsai, \"Design and Implementation of High-Speed and Energy-Efficient Variable-Latency Speculating Booth Multiplier (VLSBM)\", <i>Circuits and Systems I: Regular Papers IEEE Transactions on</i>, vol. 60, no. 10, pp. 2631-2643, 2013.","links":{"documentLink":"/document/6609115","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6609115","pdfSize":"3025KB"},"title":"Design and Implementation of High-Speed and Energy-Efficient Variable-Latency Speculating Booth Multiplier (VLSBM)"},{"order":"12","displayText":"Alessandro Cilardo, Davide De Caro, Nicola Petra, Francesco Caserta, Nicola Mazzocca, Ettore Napoli, Antonio Giuseppe Maria Strollo, \"High Speed Speculative Multipliers Based on Speculative Carry-Save Tree\", <i>Circuits and Systems I: Regular Papers IEEE Transactions on</i>, vol. 61, no. 12, pp. 3426-3435, 2014.","links":{"documentLink":"/document/6898886","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6898886","pdfSize":"2050KB"},"title":"High Speed Speculative Multipliers Based on Speculative Carry-Save Tree"},{"order":"13","displayText":"Darjn Esposito, Davide De Caro, Ettore Napoli, Nicola Petra, Antonio Giuseppe Maria Strollo, \"Variable Latency Speculative Han-Carlson Adder\", <i>Circuits and Systems I: Regular Papers IEEE Transactions on</i>, vol. 62, no. 5, pp. 1353-1361, 2015.","links":{"documentLink":"/document/7080926","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7080926","pdfSize":"2022KB"},"title":"Variable Latency Speculative Han-Carlson Adder"},{"order":"14","displayText":"Darjn Esposito, Davide De Caro, Antonio Giuseppe Maria Strollo, \"Variable Latency Speculative Parallel Prefix Adders for Unsigned and Signed Operands\", <i>Circuits and Systems I: Regular Papers IEEE Transactions on</i>, vol. 63, no. 8, pp. 1200-1209, 2016.","links":{"documentLink":"/document/7508416","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7508416","pdfSize":"2289KB"},"title":"Variable Latency Speculative Parallel Prefix Adders for Unsigned and Signed Operands"},{"order":"15","displayText":"Alessandro Cilardo, Nicola Mazzocca, Paolo Prinetto, \"Exploring a New Dimension in Code Mobility for Ubiquitous Embedded Systems\", <i>Ubiquitous Intelligence and Computing 2013 IEEE 10th International Conference on and 10th International Conference on Autonomic and Trusted Computing (UIC/ATC)</i>, pp. 56-63, 2013.","links":{"documentLink":"/document/6726191","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6726191","pdfSize":"799KB"},"title":"Exploring a New Dimension in Code Mobility for Ubiquitous Embedded Systems"},{"order":"16","displayText":"Mario Barbareschi, Federico Iannucci, Antonino Mazzeo, \"Automatic Design Space Exploration of Approximate Algorithms for Big Data Applications\", <i>Advanced Information Networking and Applications Workshops (WAINA) 2016 30th International Conference on</i>, pp. 40-45, 2016.","links":{"documentLink":"/document/7471170","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7471170","pdfSize":"271KB"},"title":"Automatic Design Space Exploration of Approximate Algorithms for Big Data Applications"},{"order":"17","displayText":"Alessandro Cilardo, Luca Gallo, Antonino Mazzeo, Nicola Mazzocca, \"Efficient and scalable OpenMP-based system-level design\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 988-991, 2013.","links":{"documentLink":"/document/6513652","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6513652","pdfSize":"172KB"},"title":"Efficient and scalable OpenMP-based system-level design"},{"order":"18","displayText":"Alberto A. Del Barrio, Roman Hermida, Seda Ogrenci Memik, Jose M. Mendias, Maria C. Molina, \"Multispeculative additive trees in High-Level Synthesis\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 188-193, 2013.","links":{"documentLink":"/document/6513498","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6513498","pdfSize":"449KB"},"title":"Multispeculative additive trees in High-Level Synthesis"},{"order":"19","displayText":"Rizwan Amir, Ammar Hasan, Osman Hasan, \"Approximate Sphere Decoding Based Model Predictive Control of Cascaded H-Bridge Inverters\", <i>Compatibility Power Electronics and Power Engineering (CPE-POWERENG) 2019 IEEE 13th International Conference on</i>, pp. 1-6, 2019.","links":{"documentLink":"/document/8862374","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8862374","pdfSize":"220KB"},"title":"Approximate Sphere Decoding Based Model Predictive Control of Cascaded H-Bridge Inverters"},{"order":"20","displayText":"Toshinori Sato, Tomoaki Ukezono, \"Correcting Sign Calculation Errors in Configurable Approximations\", <i>Circuits and Systems (APCCAS) 2019 IEEE Asia Pacific Conference on</i>, pp. 190-193, 2019.","links":{"documentLink":"/document/8953155","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8953155","pdfSize":"318KB"},"title":"Correcting Sign Calculation Errors in Configurable Approximations"},{"order":"21","displayText":"B. Supritha, Kiran Mannem, B.Veera Reddy, K. Jamal, Manchalla.O.V.P. Kumar, \"High speed and efficient ALU using modified booth multiplier\", <i>I-SMAC (IoT in Social Mobile Analytics and Cloud) (I-SMAC) 2020 Fourth International Conference on</i>, pp. 1196-1200, 2020.","links":{"documentLink":"/document/9243417","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9243417","pdfSize":"1193KB"},"title":"High speed and efficient ALU using modified booth multiplier"}],"nonIeee":[{"order":"1","displayText":"Tong-Yu Hsieh, Chih-Hao Wang, Chun-Wei Kuo, Shu-Yu Huang, Tsung-Liang Chih, \"Performance Degradation Tolerance Analysis and Design for Effective Yield Enhancement\", <i>Journal of Electronic Testing</i>, vol. 31, pp. 427, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s10836-015-5546-0"},"title":"Performance Degradation Tolerance Analysis and Design for Effective Yield Enhancement"},{"order":"2","displayText":"Alessandro Cilardo, Luca Gallo, Nicola Mazzocca, \"Design space exploration for high-level synthesis of multi-threaded applications\", <i>Journal of Systems Architecture</i>, vol. 59, pp. 1171, 2013.","links":{"crossRefLink":"https://doi.org/10.1016/j.sysarc.2013.08.005"},"title":"Design space exploration for high-level synthesis of multi-threaded applications"},{"order":"3","displayText":"Alessandro Cilardo, Dario Socci, Nicola Mazzocca, \"ASP-based optimized mapping in a simulink-to-MPSoC design flow\", <i>Journal of Systems Architecture</i>, vol. 60, pp. 108, 2014.","links":{"crossRefLink":"https://doi.org/10.1016/j.sysarc.2013.10.004"},"title":"ASP-based optimized mapping in a simulink-to-MPSoC design flow"},{"order":"4","displayText":"Junjun Hu, Zhijing Li, Meng Yang, Zixin Huang, Weikang Qian, \"A high-accuracy approximate adder with correct sign calculation\", <i>Integration</i>, vol. 65, pp. 370, 2019.","links":{"crossRefLink":"https://doi.org/10.1016/j.vlsi.2017.09.003"},"title":"A high-accuracy approximate adder with correct sign calculation"},{"order":"5","displayText":"Yinan SUN, Yongpan LIU, Zhibo WANG, Huazhong YANG, \"Multistage Function Speculation Adders\", <i>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences</i>, vol. E98.A, pp. 954, 2015.","links":{"crossRefLink":"https://doi.org/10.1587/transfun.E98.A.954"},"title":"Multistage Function Speculation Adders"},{"order":"6","displayText":"Fereshteh Jafarzadehpour, Amir Sabbagh Molahosseini, Azadeh Alsadat Emrani Zarandi, Leonel Sousa, \"New energy-efficient hybrid wide-operand adder architecture\", <i>IET Circuits, Devices & Systems</i>, 2019.","links":{"crossRefLink":"https://doi.org/10.1049/iet-cds.2019.0084"},"title":"New energy-efficient hybrid wide-operand adder architecture"},{"order":"7","displayText":"Garima Thakur, Harsh Sohal, Shruti Jain, \"A Novel ASIC-Based Variable Latency Speculative Parallel Prefix Adder for Image Processing Application\", <i>Circuits, Systems, and Signal Processing</i>, 2021.","links":{"crossRefLink":"https://doi.org/10.1007/s00034-021-01741-6"},"title":"A Novel ASIC-Based Variable Latency Speculative Parallel Prefix Adder for Image Processing Application"}]},"nonIeeeCitationCount":"7","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.517163S","lastupdate":"2021-09-18","title":"A new speculative addition architecture suitable for two's complement operations","contentType":"conferences","ieeeCitationCount":"21","publicationNumber":"4926138"},{"_id":5090754,"paperCitations":{"ieee":[{"order":"1","displayText":"Sangyoung Kim, Sukdong Kim, Rhee Man Kil, Hee Yong Youn, \"Cgroup-aware load balancing in heterogeneous multi-processor scheduler\", <i>Information and Communication Technology Convergence (ICTC) 2016 International Conference on</i>, pp. 21-26, 2016.","links":{"documentLink":"/document/7763425","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7763425","pdfSize":"564KB"},"title":"Cgroup-aware load balancing in heterogeneous multi-processor scheduler"},{"order":"2","displayText":"Jian-Jia Chen, Andreas Schranzhofer, Lothar Thiele, \"Energy minimization for periodic real-time tasks on heterogeneous processing units\", <i>Parallel & Distributed Processing 2009. IPDPS 2009. IEEE International Symposium on</i>, pp. 1-12, 2009.","links":{"documentLink":"/document/5161024","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5161024","pdfSize":"258KB"},"title":"Energy minimization for periodic real-time tasks on heterogeneous processing units"},{"order":"3","displayText":"Jian-Jia Chen, Lothar Thiele, \"Task Partitioning and Platform Synthesis for Energy Efficiency\", <i>Embedded and Real-Time Computing Systems and Applications 2009. RTCSA '09. 15th IEEE International Conference on</i>, pp. 393-402, 2009.","links":{"documentLink":"/document/5279703","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5279703","pdfSize":"258KB"},"title":"Task Partitioning and Platform Synthesis for Energy Efficiency"},{"order":"4","displayText":"Arvind Kandhalu, Junsung Kim, Karthik Lakshmanan, Ragunathan Rajkumar, \"Energy-Aware Partitioned Fixed-Priority Scheduling for Chip Multi-processors\", <i>Embedded and Real-Time Computing Systems and Applications (RTCSA) 2011 IEEE 17th International Conference on</i>, vol. 1, pp. 93-102, 2011.","links":{"documentLink":"/document/6029833","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6029833","pdfSize":"574KB"},"title":"Energy-Aware Partitioned Fixed-Priority Scheduling for Chip Multi-processors"},{"order":"5","displayText":"Eduardo Valentin, Rosiane de Freitas, Raimundo Barreto, \"Reaching Optimum Solutions for the Low Power Hard Real-Time Task Allocation on Multiple Heterogeneous Processors Problem\", <i>Computing Systems Engineering (SBESC) 2016 VI Brazilian Symposium on</i>, pp. 128-135, 2016.","links":{"documentLink":"/document/7828295","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7828295","pdfSize":"193KB"},"title":"Reaching Optimum Solutions for the Low Power Hard Real-Time Task Allocation on Multiple Heterogeneous Processors Problem"},{"order":"6","displayText":"Alexei Colin, Arvind Kandhalu, Ragunathan Rajkumar, \"Energy-efficient allocation of real-time applications onto Heterogeneous Processors\", <i>Embedded and Real-Time Computing Systems and Applications (RTCSA) 2014 IEEE 20th International Conference on</i>, pp. 1-10, 2014.","links":{"documentLink":"/document/6910506","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6910506","pdfSize":"1995KB"},"title":"Energy-efficient allocation of real-time applications onto Heterogeneous Processors"},{"order":"7","displayText":"Xiaoke Qin, Prabhat Mishra, \"TECS: Temperature- and Energy-Constrained Scheduling for Multicore Systems\", <i>VLSI Design and 2014 13th International Conference on Embedded Systems 2014 27th International Conference on</i>, pp. 216-221, 2014.","links":{"documentLink":"/document/6733133","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6733133","pdfSize":"240KB"},"title":"TECS: Temperature- and Energy-Constrained Scheduling for Multicore Systems"},{"order":"8","displayText":"Muhammad Ali Awan, Stefan M. Petters, \"Energy-aware partitioning of tasks onto a heterogeneous multi-core platform\", <i>Real-Time and Embedded Technology and Applications Symposium (RTAS) 2013 IEEE 19th</i>, pp. 205-214, 2013.","links":{"documentLink":"/document/6531093","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6531093","pdfSize":"419KB"},"title":"Energy-aware partitioning of tasks onto a heterogeneous multi-core platform"},{"order":"9","displayText":"Dawei Li, Jie Wu, \"Energy-Aware Scheduling for Frame-Based Tasks on Heterogeneous Multiprocessor Platforms\", <i>Parallel Processing (ICPP) 2012 41st International Conference on</i>, pp. 430-439, 2012.","links":{"documentLink":"/document/6337604","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6337604","pdfSize":"339KB"},"title":"Energy-Aware Scheduling for Frame-Based Tasks on Heterogeneous Multiprocessor Platforms"},{"order":"10","displayText":"Jabran Khan, S\u00e9bastien Bilavarn, C\u00e9cile Belleudy, \"Energy analysis of a DVFS based power strategy on ARM platforms\", <i>Faible Tension Faible Consommation (FTFC) 2012 IEEE</i>, pp. 1-4, 2012.","links":{"documentLink":"/document/6231734","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6231734","pdfSize":"872KB"},"title":"Energy analysis of a DVFS based power strategy on ARM platforms"},{"order":"11","displayText":"Yi Wang, Duo Liu, Zhiwei Qin, Zili Shao, \"Optimally Removing Intercore Communication Overhead for Streaming Applications on MPSoCs\", <i>Computers IEEE Transactions on</i>, vol. 62, no. 2, pp. 336-350, 2013.","links":{"documentLink":"/document/6109236","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6109236","pdfSize":"2021KB"},"title":"Optimally Removing Intercore Communication Overhead for Streaming Applications on MPSoCs"}],"nonIeee":[{"order":"1","displayText":"Suleyman Tosun, \"Energy- and reliability-aware task scheduling onto heterogeneous MPSoC architectures\", <i>The Journal of Supercomputing</i>, vol. 62, pp. 265, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/s11227-011-0720-3"},"title":"Energy- and reliability-aware task scheduling onto heterogeneous MPSoC architectures"},{"order":"2","displayText":"Mason Thammawichai, Eric C. Kerrigan, \"Energy-efficient real-time scheduling for two-type heterogeneous multiprocessors\", <i>Real-Time Systems</i>, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/s11241-017-9291-6"},"title":"Energy-efficient real-time scheduling for two-type heterogeneous multiprocessors"},{"order":"3","displayText":"Nagma Khattar, Jagpreet Sidhu, Jaiteg Singh, \"Toward energy-efficient cloud computing: a survey of dynamic power management and heuristics-based optimization techniques\", <i>The Journal of Supercomputing</i>, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/s11227-019-02764-2"},"title":"Toward energy-efficient cloud computing: a survey of dynamic power management and heuristics-based optimization techniques"},{"order":"4","displayText":"F. Bolanos, F. Rivera, J.E. Aedo, N. Bagherzadeh, \"From UML specifications to mapping and scheduling of tasks into a NoC with reliability considerations\", <i>Journal of Systems Architecture</i>, vol. 59, pp. 429, 2013.","links":{"crossRefLink":"https://doi.org/10.1016/j.sysarc.2013.04.009"},"title":"From UML specifications to mapping and scheduling of tasks into a NoC, with reliability considerations"},{"order":"5","displayText":"T. Renugadevi, K. Geetha, Natarajan Prabaharan, Pierluigi Siano, \"Carbon-Efficient Virtual Machine Placement Based on Dynamic Voltage Frequency Scaling in Geo-Distributed Cloud Data Centers\", <i>Applied Sciences</i>, vol. 10, pp. 2701, 2020.","links":{"crossRefLink":"https://doi.org/10.3390/app10082701"},"title":"Carbon-Efficient Virtual Machine Placement Based on Dynamic Voltage Frequency Scaling in Geo-Distributed Cloud Data Centers"}]},"formulaStrippedArticleTitle":"An approximation scheme for energy-efficient scheduling of real-time tasks in heterogeneous multiprocessor systems","nonIeeeCitationCount":"5","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.24392S","lastupdate":"2021-09-18","title":"An approximation scheme for energy-efficient scheduling of real-time tasks in heterogeneous multiprocessor systems","contentType":"conferences","ieeeCitationCount":"11","publicationNumber":"4926138"},{"_id":5090757,"paperCitations":{"nonIeee":[{"order":"1","displayText":"Sudip Kundu, Pradip Mandal, \"An efficient method of Pareto-optimal front generation for analog circuits\", <i>Analog Integrated Circuits and Signal Processing</i>, vol. 94, pp. 289, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/s10470-017-1073-5"},"title":"An efficient method of Pareto-optimal front generation for analog circuits"},{"order":"2","displayText":"Martin A. Trefzer, James A. Walker, Simon J. Bale, Andy M. Tyrrell, \"Fighting stochastic variability in a D-type flip-flop with transistor-level reconfiguration\", <i>IET Computers & Digital Techniques</i>, vol. 9, pp. 190, 2015.","links":{"crossRefLink":"https://doi.org/10.1049/iet-cdt.2014.0146"},"title":"Fighting stochastic variability in a D-type flip-flop with transistor-level reconfiguration"}]},"formulaStrippedArticleTitle":"Improved performance and variation modelling for hierarchical-based optimisation of analogue integrated circuits","nonIeeeCitationCount":"2","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.017629S","lastupdate":"2021-10-05","title":"Improved performance and variation modelling for hierarchical-based optimisation of analogue integrated circuits","contentType":"conferences","ieeeCitationCount":"0","publicationNumber":"4926138"},{"_id":5090761,"paperCitations":{"ieee":[{"order":"1","displayText":"Chuhan Min, Jie Guo, Hai Li, Yiran Chen, \"Extending the lifetime of object-based NAND flash device with STT-RAM/DRAM hybrid buffer\", <i>Design Automation Conference (ASP-DAC) 2017 22nd Asia and South Pacific</i>, pp. 764-769, 2017.","links":{"documentLink":"/document/7858416","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7858416","pdfSize":"420KB"},"title":"Extending the lifetime of object-based NAND flash device with STT-RAM/DRAM hybrid buffer"},{"order":"2","displayText":"Jonathan D. Harms, Farbod Ebrahimi, Xiaofeng Yao, Jian-Ping Wang, \"SPICE Macromodel of Spin-Torque-Transfer-Operated Magnetic Tunnel Junctions\", <i>Electron Devices IEEE Transactions on</i>, vol. 57, no. 6, pp. 1425-1430, 2010.","links":{"documentLink":"/document/5464332","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5464332","pdfSize":"543KB"},"title":"SPICE Macromodel of Spin-Torque-Transfer-Operated Magnetic Tunnel Junctions"},{"order":"3","displayText":"Lei Yao, Duo Liu, Kan Zhong, Linbo Long, Zili Shao, \"TLC-FTL: Workload-Aware Flash Translation Layer for TLC/SLC Dual-Mode Flash Memory in Embedded Systems\", <i>High Performance Computing and Communications (HPCC) 2015 IEEE 7th International Symposium on Cyberspace Safety and Security (CSS) 2015 IEEE 12th International Conferen on Embedded Software and Systems (ICESS) 2015 IEEE 17th International Conference on</i>, pp. 831-834, 2015.","links":{"documentLink":"/document/7336264","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7336264","pdfSize":"223KB"},"title":"TLC-FTL: Workload-Aware Flash Translation Layer for TLC/SLC Dual-Mode Flash Memory in Embedded Systems"},{"order":"4","displayText":"Vasily A. Sartakov, R\u00fcdiger Kapitza, \"NV-Hypervisor: Hypervisor-Based Persistence for Virtual Machines\", <i>Dependable Systems and Networks (DSN) 2014 44th Annual IEEE/IFIP International Conference on</i>, pp. 654-659, 2014.","links":{"documentLink":"/document/6903620","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6903620","pdfSize":"174KB"},"title":"NV-Hypervisor: Hypervisor-Based Persistence for Virtual Machines"},{"order":"5","displayText":"Hadar Dagan, Aviv Shapira, Adam Teman, Anatoli Mordakhay, Samuel Jameson, Evgeny Pikhay, Vladislav Dayan, Yakov Roizin, Eran Socher, Alexander Fish, \"A Low-Power Low-Cost 24 GHz RFID Tag With a C-Flash Based Embedded Memory\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 49, no. 9, pp. 1942-1957, 2014.","links":{"documentLink":"/document/6832604","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6832604","pdfSize":"3653KB"},"title":"A Low-Power Low-Cost 24 GHz RFID Tag With a C-Flash Based Embedded Memory"},{"order":"6","displayText":"Bin Jiao, Ning Deng, Jie Yu, Yue Bai, Minghao Wu, Ye Zhang, He Qian, Huaqiang Wu, \"Resisitive switching variability study on 1T1R AlOx/WOx-based RRAM array\", <i>Electron Devices and Solid-State Circuits (EDSSC) 2013 IEEE International Conference of</i>, pp. 1-2, 2013.","links":{"documentLink":"/document/6628071","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6628071","pdfSize":"752KB"},"title":"Resisitive switching variability study on 1T1R AlOx/WOx-based RRAM array"},{"order":"7","displayText":"J. Janesky, N.D. Rizzo, D Houssameddine, R. Whig, F.B. Mancoff, M DeHerrera, J.J Sun, M. Schneider, H.J. Chia, S. Aggarwal, K. Nagel, S. Deshpande, T. Andre, S. Alam, C.H. Tan, J.M. Slaughter, S. Hellmold, P. LoPresti, \"Device performance in a fully functional 800MHz DDR3 spin torque magnetic random access memory\", <i>Memory Workshop (IMW) 2013 5th IEEE International</i>, pp. 17-20, 2013.","links":{"documentLink":"/document/6582086","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6582086","pdfSize":"281KB"},"title":"Device performance in a fully functional 800MHz DDR3 spin torque magnetic random access memory"},{"order":"8","displayText":"Hiwa Mahmoudi, Viktor Sverdlov, Siegfried Selberherr, \"MTJ-based implication logic gates and circuit architecture for large-scale spintronic stateful logic systems\", <i>Solid-State Device Research Conference (ESSDERC) 2012 Proceedings of the European</i>, pp. 254-257, 2012.","links":{"documentLink":"/document/6343381","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6343381","pdfSize":"1074KB"},"title":"MTJ-based implication logic gates and circuit architecture for large-scale spintronic stateful logic systems"},{"order":"9","displayText":"Yi-Chung Chen, Hai Li, Wei Zhang, Robinson E. Pino, \"The 3-D Stacking Bipolar RRAM for High Density\", <i>Nanotechnology IEEE Transactions on</i>, vol. 11, no. 5, pp. 948-956, 2012.","links":{"documentLink":"/document/6241434","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6241434","pdfSize":"744KB"},"title":"The 3-D Stacking Bipolar RRAM for High Density"},{"order":"10","displayText":"Yiran Chen, Hai Li, Xiaobin Wang, Wenzhong Zhu, Wei Xu, Tong Zhang, \"A 130 nm 1.2 V/3.3 V 16 Kb Spin-Transfer Torque Random Access Memory With Nondestructive Self-Reference Sensing Scheme\", <i>Solid-State Circuits IEEE Journal of</i>, vol. 47, no. 2, pp. 560-573, 2012.","links":{"documentLink":"/document/6071019","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6071019","pdfSize":"2534KB"},"title":"A 130 nm 1.2 V/3.3 V 16 Kb Spin-Transfer Torque Random Access Memory With Nondestructive Self-Reference Sensing Scheme"},{"order":"11","displayText":"Zhenyu Sun, Hai Li, Yiran Chen, Xiaobin Wang, \"Voltage Driven Nondestructive Self-Reference Sensing Scheme of Spin-Transfer Torque Memory\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 20, no. 11, pp. 2020-2030, 2012.","links":{"documentLink":"/document/6036210","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6036210","pdfSize":"2206KB"},"title":"Voltage Driven Nondestructive Self-Reference Sensing Scheme of Spin-Transfer Torque Memory"},{"order":"12","displayText":"Yiran Chen, Weng-Fai Wong, Hai Li, Cheng-Kok Koh, \"Processor caches built using multi-level spin-transfer torque RAM cells\", <i>Low Power Electronics and Design (ISLPED) 2011 International Symposium on</i>, pp. 73-78, 2011.","links":{"documentLink":"/document/5993610","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5993610","pdfSize":"1294KB"},"title":"Processor caches built using multi-level spin-transfer torque RAM cells"},{"order":"13","displayText":"Zhenyu Sun, Hai Li, Yiran Chen, Xiaobin Wang, \"Variation tolerant sensing scheme of Spin-Transfer Torque Memory for yield improvement\", <i>Computer-Aided Design (ICCAD) 2010 IEEE/ACM International Conference on</i>, pp. 432-437, 2010.","links":{"documentLink":"/document/5653720","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5653720","pdfSize":"319KB"},"title":"Variation tolerant sensing scheme of Spin-Transfer Torque Memory for yield improvement"}]},"formulaStrippedArticleTitle":"An overview of non-volatile memory technology and the implication for tools and architectures","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"1","mlTime":"PT0.381123S","lastupdate":"2021-10-02","title":"An overview of non-volatile memory technology and the implication for tools and architectures","contentType":"conferences","ieeeCitationCount":"13","publicationNumber":"4926138"},{"_id":5090762,"paperCitations":{"ieee":[{"order":"1","displayText":"Shouzhen Gu, Qingfeng Zhuge, Jingtong Hu, Juan Yi, Edwin H.M. Sha, \"Minimum-cost data allocation with guaranteed probability on multiple types of memory\", <i>Embedded and Real-Time Computing Systems and Applications (RTCSA) 2014 IEEE 20th International Conference on</i>, pp. 1-9, 2014.","links":{"documentLink":"/document/6910510","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6910510","pdfSize":"135KB"},"title":"Minimum-cost data allocation with guaranteed probability on multiple types of memory"},{"order":"2","displayText":"Sophiane Senni, Lionel Torres, Gilles Sassatelli, Anastasiia Bukto, Bruno Mussard, \"Power efficient Thermally Assisted Switching Magnetic memory based memory systems\", <i>Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC) 2014 9th International Symposium on</i>, pp. 1-6, 2014.","links":{"documentLink":"/document/6861357","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6861357","pdfSize":"1142KB"},"title":"Power efficient Thermally Assisted Switching Magnetic memory based memory systems"},{"order":"3","displayText":"Xuanyao Fong, Kaushik Roy, \"Robust low-power multi-terminal STT-MRAM\", <i>Non-Volatile Memory Technology Symposium (NVMTS) 2013 13th</i>, pp. 1-4, 2013.","links":{"documentLink":"/document/6851056","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6851056","pdfSize":"232KB"},"title":"Robust low-power multi-terminal STT-MRAM"},{"order":"4","displayText":"Junwhan Ahn, Sungjoo Yoo, Kiyoung Choi, \"DASCA: Dead Write Prediction Assisted STT-RAM Cache Architecture\", <i>High Performance Computer Architecture (HPCA) 2014 IEEE 20th International Symposium on</i>, pp. 25-36, 2014.","links":{"documentLink":"/document/6835944","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6835944","pdfSize":"306KB"},"title":"DASCA: Dead Write Prediction Assisted STT-RAM Cache Architecture"},{"order":"5","displayText":"Tianzhou Chen, Jinglei Meng, Jianliang Ma, Baixing Quan, Jianzhong Wu, \"Phase Based and Application Based Dynamic Encoding Scheme for Multi-level Cell STT-RAM\", <i>High Performance Computing and Communications & 2013 IEEE International Conference on Embedded and Ubiquitous Computing (HPCC_EUC) 2013 IEEE 10th International Conference on</i>, pp. 1-8, 2013.","links":{"documentLink":"/document/6825538","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6825538","pdfSize":"803KB"},"title":"Phase Based and Application Based Dynamic Encoding Scheme for Multi-level Cell STT-RAM"},{"order":"6","displayText":"Nikolaos Strikos, Vasileios Kontorinis, Xiangyu Dong, Houman Homayoun, Dean Tullsen, \"Low-current probabilistic writes for power-efficient STT-RAM caches\", <i>Computer Design (ICCD) 2013 IEEE 31st International Conference on</i>, pp. 511-514, 2013.","links":{"documentLink":"/document/6657095","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6657095","pdfSize":"130KB"},"title":"Low-current probabilistic writes for power-efficient STT-RAM caches"},{"order":"7","displayText":"Junwhan Ahn, Sungjoo Yoo, Kiyoung Choi, \"Write intensity prediction for energy-efficient non-volatile caches\", <i>Low Power Electronics and Design (ISLPED) 2013 IEEE International Symposium on</i>, pp. 223-228, 2013.","links":{"documentLink":"/document/6629298","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6629298","pdfSize":"795KB"},"title":"Write intensity prediction for energy-efficient non-volatile caches"},{"order":"8","displayText":"Baixing Quan, Tiefei Zhang, Tianzhou Chen, Jianzhong Wu, \"Prediction table based management policy for STT-RAM and SRAM hybrid cache\", <i>Computing and Convergence Technology (ICCCT) 2012 7th International Conference on</i>, pp. 1092-1097, 2012.","links":{"documentLink":"/document/6530498","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6530498","pdfSize":"752KB"},"title":"Prediction table based management policy for STT-RAM and SRAM hybrid cache"},{"order":"9","displayText":"Jingtong Hu, Qingfeng Zhuge, Chun Jason Xue, Wei-Che Tseng, Shouzhen Gu, Edwin H.-M. Sha, \"Scheduling to Optimize Cache Utilization for Non-Volatile Main Memories\", <i>Computers IEEE Transactions on</i>, vol. 63, no. 8, pp. 2039-2051, 2014.","links":{"documentLink":"/document/6409835","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6409835","pdfSize":"2279KB"},"title":"Scheduling to Optimize Cache Utilization for Non-Volatile Main Memories"},{"order":"10","displayText":"Sanchuan Guo, Zhenyu Liu, Dongsheng Wang, Haixia Wang, Guohong Li, \"Wear-Resistant Hybrid Cache Architecture with Phase Change Memory\", <i>Networking Architecture and Storage (NAS) 2012 IEEE 7th International Conference on</i>, pp. 268-272, 2012.","links":{"documentLink":"/document/6310902","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6310902","pdfSize":"184KB"},"title":"Wear-Resistant Hybrid Cache Architecture with Phase Change Memory"},{"order":"11","displayText":"Xiuyuan Bi, Hai Li, Jae-Joon Kim, \"Analysis and Optimization of Thermal Effect on STT-RAM Based 3-D Stacked Cache Design\", <i>VLSI (ISVLSI) 2012 IEEE Computer Society Annual Symposium on</i>, pp. 374-379, 2012.","links":{"documentLink":"/document/6296502","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6296502","pdfSize":"474KB"},"title":"Analysis and Optimization of Thermal Effect on STT-RAM Based 3-D Stacked Cache Design"},{"order":"12","displayText":"Jingtong Hu, Chun Jason Xue, Qingfeng Zhuge, Wei-Che Tseng, Edwin H.-M. Sha, \"Data Allocation Optimization for Hybrid Scratch Pad Memory With SRAM and Nonvolatile Memory\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 21, no. 6, pp. 1094-1102, 2013.","links":{"documentLink":"/document/6248275","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6248275","pdfSize":"469KB"},"title":"Data Allocation Optimization for Hybrid Scratch Pad Memory With SRAM and Nonvolatile Memory"},{"order":"13","displayText":"Taciano Perez, Ney Laert Vilar Calazans, C\u00e9sar A. F. De Rose, \"A preliminary study on system-level impact of persistent main memory\", <i>Quality Electronic Design (ISQED) 2012 13th International Symposium on</i>, pp. 84-90, 2012.","links":{"documentLink":"/document/6187478","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6187478","pdfSize":"192KB"},"title":"A preliminary study on system-level impact of persistent main memory"},{"order":"14","displayText":"Amin Jadidi, Mohammad Arjomand, Hamid Sarbazi-Azad, \"High-endurance and performance-efficient design of hybrid cache architectures through adaptive line replacement\", <i>Low Power Electronics and Design (ISLPED) 2011 International Symposium on</i>, pp. 79-84, 2011.","links":{"documentLink":"/document/5993611","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5993611","pdfSize":"1193KB"},"title":"High-endurance and performance-efficient design of hybrid cache architectures through adaptive line replacement"},{"order":"15","displayText":"Beomjun Kim, Prashant J. Nair, Seokin Hong, \"ADAM: Adaptive Block Placement with Metadata Embedding for Hybrid Caches\", <i>Conference on Computer Design (ICCD) 2020 IEEE 38th International</i>, pp. 421-424, 2020.","links":{"documentLink":"/document/9283587","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9283587","pdfSize":"611KB"},"title":"ADAM: Adaptive Block Placement with Metadata Embedding for Hybrid Caches"}],"nonIeee":[{"order":"1","displayText":"Ju-Hee Choi, Gi-Ho Park, \"Adaptive replacement policy for hybrid cache architecture\", <i>IEICE Electronics Express</i>, vol. 11, pp. 20140946, 2014.","links":{"crossRefLink":"https://doi.org/10.1587/elex.11.20140946"},"title":"Adaptive replacement policy for hybrid cache architecture"},{"order":"2","displayText":"Nour Sayed, Longfei Mao, Rajendra Bishnoi, Mehdi B. Tahoori, \"Compiler-Assisted and Profiling-Based Analysis for Fast and Efficient STT-MRAM On-Chip Cache Design\", <i>ACM Transactions on Design Automation of Electronic Systems</i>, vol. 24, pp. 1, 2019.","links":{},"title":"Compiler-Assisted and Profiling-Based Analysis for Fast and Efficient STT-MRAM On-Chip Cache Design"},{"order":"3","displayText":"Rabab Bouziane, Erven Rohou, Abdoulaye Gamati&#233;, \"Compile-Time Silent-Store Elimination for Energy Efficiency: an Analytic Evaluation for Non-Volatile Cache Memory\", <i>Proceedings of the Rapido'18 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools</i>, pp. 1, 2018.","links":{"documentLink":"/document/8347735","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8347735"},"title":"Compile-Time Silent-Store Elimination for Energy Efficiency: an Analytic Evaluation for Non-Volatile Cache Memory"}]},"formulaStrippedArticleTitle":"Power and performance of read-write aware Hybrid Caches with non-volatile memories","nonIeeeCitationCount":"3","contentTypeDisplay":"Conferences","patentCitationCount":"1","mlTime":"PT0.396973S","lastupdate":"2021-10-05","title":"Power and performance of read-write aware Hybrid Caches with non-volatile memories","contentType":"conferences","ieeeCitationCount":"15","publicationNumber":"4926138"},{"_id":5090784,"paperCitations":{"ieee":[{"order":"1","displayText":"Johanna Ketonen, Markku Juntti, Joseph R. Cavallaro, \"Performance\u2014Complexity Comparison of Receivers for a LTE MIMO\u2013OFDM System\", <i>Signal Processing IEEE Transactions on</i>, vol. 58, no. 6, pp. 3360-3372, 2010.","links":{"documentLink":"/document/5419994","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5419994","pdfSize":"1511KB"},"title":"Performance\u2014Complexity Comparison of Receivers for a LTE MIMO\u2013OFDM System"},{"order":"2","displayText":"Mojtaba Mahdavi, Mahdi Shabany, \"Novel MIMO Detection Algorithm for High-Order Constellations in the Complex Domain\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 21, no. 5, pp. 834-847, 2013.","links":{"documentLink":"/document/6200359","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6200359","pdfSize":"1900KB"},"title":"Novel MIMO Detection Algorithm for High-Order Constellations in the Complex Domain"},{"order":"3","displayText":"C. Balakrishnan, R. Poornima, \"Minimum PED based K best algorithm for high performance MIMO detector\", <i>Advanced Computing and Communication Systems (ICACCS) 2013 International Conference on</i>, pp. 1-7, 2013.","links":{"documentLink":"/document/6938742","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6938742","pdfSize":"483KB"},"title":"Minimum PED based K best algorithm for high performance MIMO detector"},{"order":"4","displayText":"Q. Qi, C. Chakrabarti, \"Parallel high throughput soft-output sphere decoder\", <i>Signal Processing Systems (SIPS) 2010 IEEE Workshop on</i>, pp. 174-179, 2010.","links":{"documentLink":"/document/5624783","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5624783","pdfSize":"154KB"},"title":"Parallel high throughput soft-output sphere decoder"}],"nonIeee":[{"order":"1","displayText":"Poornima Ramasamy, Mahabub Basha Ahmedkhan, Mounika Rangasamy, \"Design and FPGA-Implementation of Minimum PED Based K-Best Algorithm in MIMO Detector\", <i>Circuits and Systems</i>, vol. 07, pp. 612, 2016.","links":{"crossRefLink":"https://doi.org/10.4236/cs.2016.76052"},"title":"Design and FPGA-Implementation of Minimum PED Based K-Best Algorithm in MIMO Detector"},{"order":"2","displayText":"Qi Qi, Chaitali Chakrabarti, \"Parallel High Throughput Soft-Output Sphere Decoding Algorithm\", <i>Journal of Signal Processing Systems</i>, vol. 68, pp. 217, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/s11265-011-0602-1"},"title":"Parallel High Throughput Soft-Output Sphere Decoding Algorithm"},{"order":"3","displayText":"M. Tamagnone, M. Martina, G. Masera, \"An application specific instruction set processor based implementation for signal detection in multiple antenna systems\", <i>Microprocessors and Microsystems</i>, vol. 36, pp. 245, 2012.","links":{"crossRefLink":"https://doi.org/10.1016/j.micpro.2011.11.003"},"title":"An application specific instruction set processor based implementation for signal detection in multiple antenna systems"}]},"formulaStrippedArticleTitle":"Systolic like soft-detection architecture for 4\u00d74 64-QAM MIMO system","nonIeeeCitationCount":"3","contentTypeDisplay":"Conferences","patentCitationCount":"1","mlTime":"PT0.223042S","lastupdate":"2021-09-10","title":"Systolic like soft-detection architecture for 4\u00d74 64-QAM MIMO system","contentType":"conferences","ieeeCitationCount":"4","publicationNumber":"4926138"},{"_id":5090787,"paperCitations":{"ieee":[{"order":"1","displayText":"O. Tasdizen, H. Kukner, A. Akin, I. Hamzaoglu, \"A high performance reconfigurable Motion Estimation hardware architecture\", <i>Design Automation & Test in Europe Conference & Exhibition 2009. DATE '09.</i>, pp. 882-885, 2009.","links":{"documentLink":"/document/5090787","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5090787","pdfSize":"206KB"},"title":"A high performance reconfigurable Motion Estimation hardware architecture"},{"order":"2","displayText":"A. Akin, G. Sayilar, I. Hamzaoglu, \"A reconfigurable hardware for one bit transform based multiple reference frame Motion Estimation\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 393-398, 2010.","links":{"documentLink":"/document/5457171","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5457171","pdfSize":"428KB"},"title":"A reconfigurable hardware for one bit transform based multiple reference frame Motion Estimation"},{"order":"3","displayText":"Ozgur Tasdizen, Ilker Hamzaoglu, \"A Reconfigurable Frame Interpolation Hardware Architecture for High Definition Video\", <i>Digital System Design Architectures Methods and Tools 2009. DSD '09. 12th Euromicro Conference on</i>, pp. 714-719, 2009.","links":{"documentLink":"/document/5350150","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5350150","pdfSize":"331KB"},"title":"A Reconfigurable Frame Interpolation Hardware Architecture for High Definition Video"},{"order":"4","displayText":"Ozgur Tasdizen, Abdulkadir Akin, Halil Kukner, Ilker Hamzaoglu, \"Dynamically variable step search motion estimation algorithm and a dynamically reconfigurable hardware for its implementation\", <i>Consumer Electronics IEEE Transactions on</i>, vol. 55, no. 3, pp. 1645-1653, 2009.","links":{"documentLink":"/document/5278038","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5278038","pdfSize":"403KB"},"title":"Dynamically variable step search motion estimation algorithm and a dynamically reconfigurable hardware for its implementation"},{"order":"5","displayText":"Xing Wen, Oscar C. Au, Jiang Xu, Lu Fang, Run Cha, Jiali Li, \"A highly data reusable and standard-compliant motion estimation hardware architecture\", <i>Multimedia and Expo (ICME) 2010 IEEE International Conference on</i>, pp. 220-225, 2010.","links":{"documentLink":"/document/5583300","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5583300","pdfSize":"959KB"},"title":"A highly data reusable and standard-compliant motion estimation hardware architecture"},{"order":"6","displayText":"Abdulkadir Akin, Yigit Dogan, Ilker Hamzaoglu, \"High performance hardware architectures for one bit transform based motion estimation\", <i>Consumer Electronics IEEE Transactions on</i>, vol. 55, no. 2, pp. 941-949, 2009.","links":{"documentLink":"/document/5174478","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5174478","pdfSize":"613KB"},"title":"High performance hardware architectures for one bit transform based motion estimation"},{"order":"7","displayText":"Abdulkadir Akin, Yigit Dogan, Ilker Hamzaoglu, \"A High Performance Hardware Architecture for One Bit Transform Based Motion Estimation\", <i>Digital System Design Architectures Methods and Tools 2009. DSD '09. 12th Euromicro Conference on</i>, pp. 691-698, 2009.","links":{"documentLink":"/document/5350151","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5350151","pdfSize":"490KB"},"title":"A High Performance Hardware Architecture for One Bit Transform Based Motion Estimation"}]},"formulaStrippedArticleTitle":"A high performance reconfigurable Motion Estimation hardware architecture","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"10","mlTime":"PT0.175769S","lastupdate":"2021-09-10","title":"A high performance reconfigurable Motion Estimation hardware architecture","contentType":"conferences","ieeeCitationCount":"7","publicationNumber":"4926138"},{"_id":5090795,"formulaStrippedArticleTitle":"Process Variation Aware SRAM/Cache for aggressive voltage-frequency scaling","paperCitations":{"ieee":[{"order":"1","displayText":"Nikil Dutt, Puneet Gupta, Alex Nicolau, Luis Angel D. Bathen, Mark Gottscho, \"Variability-aware memory management for nanoscale computing\", <i>Design Automation Conference (ASP-DAC) 2013 18th Asia and South Pacific</i>, pp. 125-132, 2013.","links":{"documentLink":"/document/6509584","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6509584","pdfSize":"886KB"},"title":"Variability-aware memory management for nanoscale computing"},{"order":"2","displayText":"Liviu Agnola, Mircea Vl\u0103du\u0163iu, Mihai Udrescu, \"Self-Adaptive mechanism for cache memory reliability improvement\", <i>Design and Diagnostics of Electronic Circuits and Systems (DDECS) 2010 IEEE 13th International Symposium on</i>, pp. 117-118, 2010.","links":{"documentLink":"/document/5491807","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5491807","pdfSize":"450KB"},"title":"Self-Adaptive mechanism for cache memory reliability improvement"},{"order":"3","displayText":"Liviu Agnola, Mircea Vl\u0103du\u0163iu, Mihai Udrescu, Lucian Prodan, \"Improving performance of robust Self Adaptive Caches by optimizing the switching algorithm\", <i>Design and Diagnostics of Electronic Circuits & Systems (DDECS) 2011 IEEE 14th International Symposium on</i>, pp. 297-300, 2011.","links":{"documentLink":"/document/5783099","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5783099","pdfSize":"1676KB"},"title":"Improving performance of robust Self Adaptive Caches by optimizing the switching algorithm"},{"order":"4","displayText":"Abbas BanaiyanMofrad, Houam Homayoun, Vasileios Kontorinis, Dean Tullsen, Nikil Dutt, \"REMEDIATE: A scalable fault-tolerant architecture for low-power NUCA cache in tiled CMPs\", <i>Green Computing Conference (IGCC) 2013 International</i>, pp. 1-10, 2013.","links":{"documentLink":"/document/6604500","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6604500","pdfSize":"1667KB"},"title":"REMEDIATE: A scalable fault-tolerant architecture for low-power NUCA cache in tiled CMPs"},{"order":"5","displayText":"Hossein Aghababa, Mahmoud Zangeneh, Ali Afzali-Kusha, Behjat Forouzandeh, \"Statistical delay modeling of read operation of SRAMs due to channel length variation\", <i>Circuits and Systems (ISCAS) Proceedings of 2010 IEEE International Symposium on</i>, pp. 2502-2505, 2010.","links":{"documentLink":"/document/5537134","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5537134","pdfSize":"321KB"},"title":"Statistical delay modeling of read operation of SRAMs due to channel length variation"},{"order":"6","displayText":"Avesta Sasan, Houman Homayoun, Kiarash Amiri, Ahmed Eltawil, Fadi Kudahi, \"History & Variation Trained Cache (HVT-Cache): A process variation aware and fine grain voltage scalable cache with active access history monitoring\", <i>Quality Electronic Design (ISQED) 2012 13th International Symposium on</i>, pp. 498-505, 2012.","links":{"documentLink":"/document/6187540","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6187540","pdfSize":"275KB"},"title":"History & Variation Trained Cache (HVT-Cache): A process variation aware and fine grain voltage scalable cache with active access history monitoring"},{"order":"7","displayText":"Luis Angel D. Bathen, Nikil D. Dutt, \"Software Controlled Memories for Scalable Many-Core Architectures\", <i>Embedded and Real-Time Computing Systems and Applications (RTCSA) 2012 IEEE 18th International Conference on</i>, pp. 1-10, 2012.","links":{"documentLink":"/document/6301551","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6301551","pdfSize":"3045KB"},"title":"Software Controlled Memories for Scalable Many-Core Architectures"},{"order":"8","displayText":"Liviu Agnola, Mircea Vl\u0103du\u0163iu, Mihai Udrescu, Lucian Prodan, \"Improving performance and area overhead by reducing the switching table for Self Adaptive cache Memories\", <i>Design and Technology in Electronic Packaging (SIITME) 2011 IEEE 17th International Symposium for</i>, pp. 173-178, 2011.","links":{"documentLink":"/document/6102712","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6102712","pdfSize":"1189KB"},"title":"Improving performance and area overhead by reducing the switching table for Self Adaptive cache Memories"},{"order":"9","displayText":"Joonho Kong, Farinaz Koushanfar, Sung Woo Chung, \"An Energy-Efficient Last-Level Cache Architecture for Process Variation-Tolerant 3D Microprocessors\", <i>Computers IEEE Transactions on</i>, vol. 64, no. 9, pp. 2460-2475, 2015.","links":{"documentLink":"/document/6977972","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6977972","pdfSize":"2157KB"},"title":"An Energy-Efficient Last-Level Cache Architecture for Process Variation-Tolerant 3D Microprocessors"},{"order":"10","displayText":"Avesta Sasan, Kiarash Amiri, Houman Homayoun, Ahmed M. Eltawil, Fadi J. Kurdahi, \"Variation Trained Drowsy Cache (VTD-Cache): A History Trained Variation Aware Drowsy Cache for Fine Grain Voltage Scaling\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 20, no. 4, pp. 630-642, 2012.","links":{"documentLink":"/document/5712204","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5712204","pdfSize":"2405KB"},"title":"Variation Trained Drowsy Cache (VTD-Cache): A History Trained Variation Aware Drowsy Cache for Fine Grain Voltage Scaling"},{"order":"11","displayText":"Joonho Kong, Yan Pan, Serkan Ozdemir, Anitha Mohan, Gokhan Memik, Sung Woo Chung, \"Fine-Grain Voltage Tuned Cache Architecture for Yield Management Under Process Variations\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 20, no. 8, pp. 1532-1536, 2012.","links":{"documentLink":"/document/5945008","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5945008","pdfSize":"416KB"},"title":"Fine-Grain Voltage Tuned Cache Architecture for Yield Management Under Process Variations"},{"order":"12","displayText":"Younggeun Choi, Sungjoo Yoo, Sunggu Lee, Jung Ho Ahn, Kangmin Lee, \"MAEPER: Matching Access and Error Patterns With Error-Free Resource for Low Vcc L1 Cache\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 21, no. 6, pp. 1013-1026, 2013.","links":{"documentLink":"/document/6264107","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6264107","pdfSize":"853KB"},"title":"MAEPER: Matching Access and Error Patterns With Error-Free Resource for Low Vcc L1 Cache"},{"order":"13","displayText":"Mohsen Raji, Behnam Ghavami, Hamid R. Zarandi, Hossein Pedram, \"Assessment of nano-scale Muller C-elements under variability based on a new fault model\", <i>Computer Architecture and Digital Systems (CADS) 2012 16th CSI International Symposium on</i>, pp. 121-126, 2012.","links":{"documentLink":"/document/6316431","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6316431","pdfSize":"178KB"},"title":"Assessment of nano-scale Muller C-elements under variability based on a new fault model"},{"order":"14","displayText":"Ali Mirzaeian, Houman Homayoun, Avesta Sasan, \"TCD-NPE: A Re-configurable and Efficient Neural Processing Engine Powered by Novel Temporal-Carry-deferring MACs\", <i>ReConFigurable Computing and FPGAs (ReConFig) 2019 International Conference on</i>, pp. 1-8, 2019.","links":{"documentLink":"/document/8994751","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8994751","pdfSize":"1188KB"},"title":"TCD-NPE: A Re-configurable and Efficient Neural Processing Engine, Powered by Novel Temporal-Carry-deferring MACs"},{"order":"15","displayText":"Ali Mirzaeian, Houman Homayoun, Avesta Sasan, \"NESTA: Hamming Weight Compression-Based Neural Proc. EngineAli Mirzaeian\", <i>Design Automation Conference (ASP-DAC) 2020 25th Asia and South Pacific</i>, pp. 530-537, 2020.","links":{"documentLink":"/document/9045135","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9045135","pdfSize":"2171KB"},"title":"NESTA: Hamming Weight Compression-Based Neural Proc. EngineAli Mirzaeian"}],"nonIeee":[{"order":"1","displayText":"Dongha Jung, Hokyoon Lee, Seon Wook Kim, \"Lowering Minimum Supply Voltage for Power-Efficient Cache Design by Exploiting Data Redundancy\", <i>ACM Transactions on Design Automation of Electronic Systems (TODAES)</i>, vol. 21, pp. 1, 2015.","links":{"documentLink":"/document/7597053","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7597053"},"title":"Lowering Minimum Supply Voltage for Power-Efficient Cache Design by Exploiting Data Redundancy"},{"order":"2","displayText":"Luis Angel D. Bathen, Nikil D. Dutt, \"Embedded RAIDs-on-chip for bus-based chip-multiprocessors\", <i>ACM Transactions on Embedded Computing Systems</i>, vol. 13, pp. 1, 2014.","links":{"documentLink":"/document/7150089","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7150089"},"title":"Embedded RAIDs-on-chip for bus-based chip-multiprocessors"},{"order":"3","displayText":"Luis Angel D. Bathen, Nikil D. Dutt, \"SPMCloud\", <i>ACM Transactions on Design Automation of Electronic Systems</i>, vol. 19, pp. 1, 2014.","links":{"documentLink":"/document/7141047","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7141047"},"title":"SPMCloud"}]},"nonIeeeCitationCount":"3","contentTypeDisplay":"Conferences","patentCitationCount":"2","mlTime":"PT0.383634S","lastupdate":"2021-10-05","title":"Process Variation Aware SRAM/Cache for aggressive voltage-frequency scaling","contentType":"conferences","ieeeCitationCount":"15","publicationNumber":"4926138"},{"_id":5090796,"formulaStrippedArticleTitle":"Single ended 6T SRAM with isolated read-port for low-power embedded systems","paperCitations":{"ieee":[{"order":"1","displayText":"Arun Ramnath Ramani, Ken Choi, \"A novel 9T SRAM design in sub-threshold region\", <i>Electro/Information Technology (EIT) 2011 IEEE International Conference on</i>, pp. 1-6, 2011.","links":{"documentLink":"/document/5978615","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5978615","pdfSize":"240KB"},"title":"A novel 9T SRAM design in sub-threshold region"},{"order":"2","displayText":"Jawar Singh, Dilip S. Aswar, Saraju P. Mohanty, Dhiraj K. Pradhan, \"A 2-port 6T SRAM bitcell design with multi-port capabilities at reduced area overhead\", <i>Quality Electronic Design (ISQED) 2010 11th International Symposium on</i>, pp. 131-138, 2010.","links":{"documentLink":"/document/5450397","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5450397","pdfSize":"10160KB"},"title":"A 2-port 6T SRAM bitcell design with multi-port capabilities at reduced area overhead"},{"order":"3","displayText":"Mamatha Samson, Satyam Mandavalli, \"Adiabatic 5T SRAM\", <i>Electronic System Design (ISED) 2011 International Symposium on</i>, pp. 267-272, 2011.","links":{"documentLink":"/document/6117362","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6117362","pdfSize":"236KB"},"title":"Adiabatic 5T SRAM"},{"order":"4","displayText":"Wei Shi, Weixia Xu, Hongguang Ren, Qiang Dou, Zhiying Wang, Li Shen, Cong Liu, \"A novel shared-buffer router for network-on-chip based on Hierarchical Bit-line Buffer\", <i>Computer Design (ICCD) 2011 IEEE 29th International Conference on</i>, pp. 267-272, 2011.","links":{"documentLink":"/document/6081407","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6081407","pdfSize":"1620KB"},"title":"A novel shared-buffer router for network-on-chip based on Hierarchical Bit-line Buffer"},{"order":"5","displayText":"Luo Sun, Jimson Mathew, Rishad A. Shafik, Dhiraj K. Pradhan, Zhen Li, \"A low power and robust carbon nanotube 6T SRAM design with metallic tolerance\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-4, 2014.","links":{"documentLink":"/document/6800326","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6800326","pdfSize":"102KB"},"title":"A low power and robust carbon nanotube 6T SRAM design with metallic tolerance"},{"order":"6","displayText":"A. Ricketts, J. Singh, K. Ramakrishnan, N. Vijaykrishnan, D. K. Pradhan, \"Investigating the impact of NBTI on different power saving cache strategies\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 592-597, 2010.","links":{"documentLink":"/document/5457137","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5457137","pdfSize":"304KB"},"title":"Investigating the impact of NBTI on different power saving cache strategies"},{"order":"7","displayText":"Han Xu, Ziru Li, Fei Qiao, Qi Wei, Xinjun Liu, Huazhong Yang, \"CDS-RSRAM: a Reconfigurable SRAM Architecture to Reduce Read Power with Column Data Segmentation\", <i>Quality Electronic Design (ISQED) 2020 21st International Symposium on</i>, pp. 52-59, 2020.","links":{"documentLink":"/document/9136993","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9136993","pdfSize":"806KB"},"title":"CDS-RSRAM: a Reconfigurable SRAM Architecture to Reduce Read Power with Column Data Segmentation"}],"nonIeee":[{"order":"1","displayText":"Jawar Singh, Saraju P. Mohanty, Dhiraj K. Pradhan, <i>Robust SRAM Designs and Analysis</i>, pp. 137, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4614-0818-5_6"},"title":""},{"order":"2","displayText":"Saraju P. Mohanty, Jawar Singh, Elias Kougianos, Dhiraj K. Pradhan, \"Statistical DOE\u2013ILP based power\u2013performance\u2013process (P3) optimization of nano-CMOS SRAM\", <i>Integration</i>, vol. 45, pp. 33, 2012.","links":{"crossRefLink":"https://doi.org/10.1016/j.vlsi.2011.07.001"},"title":"Statistical DOE\u2013ILP based power\u2013performance\u2013process (P3) optimization of nano-CMOS SRAM"},{"order":"3","displayText":"Jawar Singh, Saraju P. Mohanty, Dhiraj K. Pradhan, <i>Robust SRAM Designs and Analysis</i>, pp. 57, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4614-0818-5_3"},"title":""},{"order":"4","displayText":"Jawar Singh, N. Vijaykrishnan, \"A highly reliable NBTI Resilient 6T SRAM cell\", <i>Microelectronics Reliability</i>, vol. 53, pp. 565, 2013.","links":{"crossRefLink":"https://doi.org/10.1016/j.microrel.2012.11.003"},"title":"A highly reliable NBTI Resilient 6T SRAM cell"},{"order":"5","displayText":"P. Upadhyay, R. Kar, D. Mandal, S.P. Ghoshal, \"A design of low swing and multi threshold voltage based low power 12T SRAM cell\", <i>Computers & Electrical Engineering</i>, vol. 45, pp. 108, 2015.","links":{"crossRefLink":"https://doi.org/10.1016/j.compeleceng.2014.10.020"},"title":"A design of low swing and multi threshold voltage based low power 12T SRAM cell"}]},"nonIeeeCitationCount":"5","contentTypeDisplay":"Conferences","patentCitationCount":"1","mlTime":"PT0.107747S","lastupdate":"2021-10-05","title":"Single ended 6T SRAM with isolated read-port for low-power embedded systems","contentType":"conferences","ieeeCitationCount":"7","publicationNumber":"4926138"},{"_id":5090797,"paperCitations":{"ieee":[{"order":"1","displayText":"Manil Dev Gomony, Christian Weis, Benny Akesson, Norbert Wehn, Kees Goossens, \"DRAM selection and configuration for real-time mobile systems\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 51-56, 2012.","links":{"documentLink":"/document/6176432","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6176432","pdfSize":"384KB"},"title":"DRAM selection and configuration for real-time mobile systems"},{"order":"2","displayText":"Christian Weis, Igor Loi, Luca Benini, Norbert Wehn, \"An energy efficient DRAM subsystem for 3D integrated SoCs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 1138-1141, 2012.","links":{"documentLink":"/document/6176668","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6176668","pdfSize":"751KB"},"title":"An energy efficient DRAM subsystem for 3D integrated SoCs"},{"order":"3","displayText":"Zhongqi Li, Ruijin Zhou, Tao Li, \"Exploring high-performance and energy proportional interface for phase change memory systems\", <i>High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on</i>, pp. 210-221, 2013.","links":{"documentLink":"/document/6522320","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6522320","pdfSize":"675KB"},"title":"Exploring high-performance and energy proportional interface for phase change memory systems"},{"order":"4","displayText":"Ioannis Koutras, Antonis Papanikolaou, George Economakos, Dimitrios Soudris, \"BIT-width exploration over 3D architectures using high-level synthesis\", <i>Electronics Circuits and Systems (ICECS) 2010 17th IEEE International Conference on</i>, pp. 535-538, 2010.","links":{"documentLink":"/document/5724567","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5724567","pdfSize":"609KB"},"title":"BIT-width exploration over 3D architectures using high-level synthesis"},{"order":"5","displayText":"Mariam Sadaka, Ionut Radu, Lea Di Cioccio, \"3D integration: Advantages enabling technologies & applications\", <i>IC Design and Technology (ICICDT) 2010 IEEE International Conference on</i>, pp. 106-109, 2010.","links":{"documentLink":"/document/5510283","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5510283","pdfSize":"287KB"},"title":"3D integration: Advantages, enabling technologies & applications"},{"order":"6","displayText":"Christian Weis, Norbert Wehn, Loi Igor, Luca Benini, \"Design space exploration for 3D-stacked DRAMs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-6, 2011.","links":{"documentLink":"/document/5763068","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5763068","pdfSize":"215KB"},"title":"Design space exploration for 3D-stacked DRAMs"},{"order":"7","displayText":"S\u00e9bastien Le Beux, Gabriela Nicolescu, Guy Bois, Pierre Paulin, \"A system-level exploration flow for optical network on chip (ONoC) in 3D MPSoC\", <i>Circuits and Systems (ISCAS) Proceedings of 2010 IEEE International Symposium on</i>, pp. 3613-3616, 2010.","links":{"documentLink":"/document/5537794","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5537794","pdfSize":"447KB"},"title":"A system-level exploration flow for optical network on chip (ONoC) in 3D MPSoC"},{"order":"8","displayText":"Christian Weis, Igor Loi, Luca Benini, Norbert Wehn, \"Exploration and Optimization of 3-D Integrated DRAM Subsystems\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 32, no. 4, pp. 597-610, 2013.","links":{"documentLink":"/document/6480866","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6480866","pdfSize":"13099KB"},"title":"Exploration and Optimization of 3-D Integrated DRAM Subsystems"},{"order":"9","displayText":"Murugesan Mariappan, Yasuhiko Imai, Shigeru Kimura, Takafumi Fukushima, Ji-Choel Bea, Hisashi Kino, Kang-Wook Lee, Tetsu Tanaka, Mitsumasa Koyanagi, \"Deteriorated Device Characteristics in 3D-LSI Caused by Distorted Silicon Lattice\", <i>Electron Devices IEEE Transactions on</i>, vol. 61, no. 2, pp. 540-547, 2014.","links":{"documentLink":"/document/6701183","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6701183","pdfSize":"1255KB"},"title":"Deteriorated Device Characteristics in 3D-LSI Caused by Distorted Silicon Lattice"},{"order":"10","displayText":"Marco Facchini, Pol Marchal, Francky Catthoor, Wim Dehaene, \"An RDL-configurable 3D memory tier to replace on-chip SRAM\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 291-294, 2010.","links":{"documentLink":"/document/5457194","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5457194","pdfSize":"1343KB"},"title":"An RDL-configurable 3D memory tier to replace on-chip SRAM"},{"order":"11","displayText":"S.Q. Gu, U. Ray, Y. Li, A. Chandrasekaran, B. Henderson, M. Nowak, \"3D TSV integration technology challenges for high volume production from fabless supply chain aspect\", <i>Interconnect Technology Conference (IITC) 2010 International</i>, pp. 1-3, 2010.","links":{"documentLink":"/document/5510309","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5510309","pdfSize":"392KB"},"title":"3D TSV integration technology challenges for high volume production from fabless supply chain aspect"},{"order":"12","displayText":"D. Dutoit, E. Guthmuller, I. Miro-Panades, \"3D integration for power-efficient computing\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 779-784, 2013.","links":{"documentLink":"/document/6513612","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6513612","pdfSize":"1180KB"},"title":"3D integration for power-efficient computing"},{"order":"13","displayText":"Karthik Chandrasekar, Christian Weis, Benny Akesson, Norbert Wehn, Kees Goossens, \"System and circuit level power modeling of energy-efficient 3D-stacked wide I/O DRAMs\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 236-241, 2013.","links":{"documentLink":"/document/6513507","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6513507","pdfSize":"1315KB"},"title":"System and circuit level power modeling of energy-efficient 3D-stacked wide I/O DRAMs"},{"order":"14","displayText":"Yann Guillou, Anne-Marie Dutron, \"3D IC products using TSV for mobile phone applications: An industrial perpective\", <i>Microelectronics and Packaging Conference 2009. EMPC 2009. European</i>, pp. 1-6, 2009.","links":{"documentLink":"/document/5272851","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5272851","pdfSize":"1343KB"},"title":"3D IC products using TSV for mobile phone applications: An industrial perpective"}],"nonIeee":[{"order":"1","displayText":"Trevor Carlson, Marco Facchini, <i>Three Dimensional System Integration</i>, pp. 187, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4419-0962-6_8"},"title":""},{"order":"2","displayText":"S\u00e9bastien Le Beux, Jelena Trajkovic, Ian O\u2019Connor, Gabriela Nicolescu, Guy Bois, Pierre Paulin, <i>Integrated Optical Interconnect Architectures for Embedded Systems</i>, pp. 241, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4419-6193-8_8"},"title":""},{"order":"3","displayText":"Tong Zhang, Yangyang Pan, Yiran Li, <i>Handbook of Signal Processing Systems</i>, pp. 835, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4614-6859-2_26"},"title":""},{"order":"4","displayText":"Yiran Li, Yang Liu, Tong Zhang, \"Exploiting three-dimensional (3D) memory stacking to improve image data access efficiency for motion estimation accelerators\", <i>Signal Processing: Image Communication</i>, vol. 25, pp. 335, 2010.","links":{"crossRefLink":"https://doi.org/10.1016/j.image.2010.04.002"},"title":"Exploiting three-dimensional (3D) memory stacking to improve image data access efficiency for motion estimation accelerators"},{"order":"5","displayText":"Georg Kimmich, <i>Chips 2020</i>, pp. 251, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-23096-7_12"},"title":""},{"order":"6","displayText":"A. Vignon, S. Cosemans, K. Maex, W. Dehaene, \"A low leakage 500MHz 2T embedded dynamic memory with integrated semi-transparent refresh\", <i>Solid-State Electronics</i>, vol. 75, pp. 55, 2012.","links":{"crossRefLink":"https://doi.org/10.1016/j.sse.2012.05.036"},"title":"A low leakage 500MHz 2T embedded dynamic memory with integrated semi-transparent refresh"},{"order":"7","displayText":"Yuang Zhang, Li Li, Zhonghai Lu, Axel Jantsch, Minglun Gao, Hongbing Pan, Feng Han, \"A survey of memory architecture for 3D chip multi-processors\", <i>Microprocessors and Microsystems</i>, vol. 38, pp. 415, 2014.","links":{"crossRefLink":"https://doi.org/10.1016/j.micpro.2014.03.007"},"title":"A survey of memory architecture for 3D chip multi-processors"}]},"formulaStrippedArticleTitle":"System-level power/performance evaluation of 3D stacked DRAMs for mobile applications","nonIeeeCitationCount":"7","contentTypeDisplay":"Conferences","patentCitationCount":"2","mlTime":"PT0.332547S","lastupdate":"2021-09-18","title":"System-level power/performance evaluation of 3D stacked DRAMs for mobile applications","contentType":"conferences","ieeeCitationCount":"14","publicationNumber":"4926138"},{"_id":5090798,"paperCitations":{"ieee":[{"order":"1","displayText":"Ciprian Seiculescu, Srinivasan Murali, Luca Benini, Giovanni De Micheli, \"SunFloor 3D: A Tool for Networks on Chip Topology Synthesis for 3-D Systems on Chips\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 29, no. 12, pp. 1987-2000, 2010.","links":{"documentLink":"/document/5621033","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5621033","pdfSize":"1716KB"},"title":"SunFloor 3D: A Tool for Networks on Chip Topology Synthesis for 3-D Systems on Chips"},{"order":"2","displayText":"Anselme Vignon, Stefan Cosemans, Wim Dehaene, \"A low leakage 500MHz 2T embedded dynamic memory with integrated semi-transparent refresh\", <i>ESSCIRC (ESSCIRC) 2011 Proceedings of the</i>, pp. 523-526, 2011.","links":{"documentLink":"/document/6044937","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6044937","pdfSize":"738KB"},"title":"A low leakage 500MHz 2T embedded dynamic memory with integrated semi-transparent refresh"}],"nonIeee":[{"order":"1","displayText":"T. Thorolfsson, N. Moezzi-Madani, P.D. Franzon, \"Reconfigurable five-layer three-dimensional integrated memory-on-logic synthetic aperture radar processor\", <i>IET Computers & Digital Techniques</i>, vol. 5, pp. 198, 2011.","links":{"crossRefLink":"https://doi.org/10.1049/iet-cdt.2009.0106"},"title":"Reconfigurable five-layer three-dimensional integrated memory-on-logic synthetic aperture radar processor"},{"order":"2","displayText":"A. Vignon, S. Cosemans, K. Maex, W. Dehaene, \"A low leakage 500MHz 2T embedded dynamic memory with integrated semi-transparent refresh\", <i>Solid-State Electronics</i>, vol. 75, pp. 55, 2012.","links":{"crossRefLink":"https://doi.org/10.1016/j.sse.2012.05.036"},"title":"A low leakage 500MHz 2T embedded dynamic memory with integrated semi-transparent refresh"},{"order":"3","displayText":"Yuang Zhang, Li Li, Zhonghai Lu, Axel Jantsch, Minglun Gao, Hongbing Pan, Feng Han, \"A survey of memory architecture for 3D chip multi-processors\", <i>Microprocessors and Microsystems</i>, vol. 38, pp. 415, 2014.","links":{"crossRefLink":"https://doi.org/10.1016/j.micpro.2014.03.007"},"title":"A survey of memory architecture for 3D chip multi-processors"}]},"formulaStrippedArticleTitle":"A novel DRAM architecture as a low leakage alternative for SRAM caches in a 3D interconnect context.","nonIeeeCitationCount":"3","contentTypeDisplay":"Conferences","patentCitationCount":"2","mlTime":"PT0.073105S","lastupdate":"2021-09-18","title":"A novel DRAM architecture as a low leakage alternative for SRAM caches in a 3D interconnect context.","contentType":"conferences","ieeeCitationCount":"2","publicationNumber":"4926138"},{"_id":5090829,"paperCitations":{"ieee":[{"order":"1","displayText":"Yu Pang, O. Sarbishei, K. Radecka, Zeljko Zilic, \"Challenges in verifying and optimizing fixed-point arithmetic-intensive designs\", <i>Automation Quality and Testing Robotics (AQTR) 2010 IEEE International Conference on</i>, vol. 2, pp. 1-6, 2010.","links":{"documentLink":"/document/5520840","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5520840","pdfSize":"392KB"},"title":"Challenges in verifying and optimizing fixed-point arithmetic-intensive designs"},{"order":"2","displayText":"Yu Pang, Katarzyna Radecka, Zeljko Zilic, \"An efficient hybrid engine to perform range analysis and allocate integer bit-widths for arithmetic circuits\", <i>Design Automation Conference (ASP-DAC) 2011 16th Asia and South Pacific</i>, pp. 455-460, 2011.","links":{"documentLink":"/document/5722233","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5722233","pdfSize":"196KB"},"title":"An efficient hybrid engine to perform range analysis and allocate integer bit-widths for arithmetic circuits"},{"order":"3","displayText":"David Boland, George A. Constantinides, \"Automated Precision Analysis: A Polynomial Algebraic Approach\", <i>Field-Programmable Custom Computing Machines (FCCM) 2010 18th IEEE Annual International Symposium on</i>, pp. 157-164, 2010.","links":{"documentLink":"/document/5474056","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5474056","pdfSize":"336KB"},"title":"Automated Precision Analysis: A Polynomial Algebraic Approach"},{"order":"4","displayText":"Gary C.T. Chow, K.W. Kwok, Wayne Luk, Philip Leong, \"Mixed Precision Processing in Reconfigurable Systems\", <i>Field-Programmable Custom Computing Machines (FCCM) 2011 IEEE 19th Annual International Symposium on</i>, pp. 17-24, 2011.","links":{"documentLink":"/document/5771241","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5771241","pdfSize":"355KB"},"title":"Mixed Precision Processing in Reconfigurable Systems"},{"order":"5","displayText":"O. Sarbishei, Y. Pang, K. Radecka, \"Analysis of range and precision for fixed-point linear arithmetic circuits with feedbacks\", <i>High Level Design Validation and Test Workshop (HLDVT) 2010 IEEE International</i>, pp. 25-32, 2010.","links":{"documentLink":"/document/5496667","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5496667","pdfSize":"580KB"},"title":"Analysis of range and precision for fixed-point linear arithmetic circuits with feedbacks"},{"order":"6","displayText":"Adam B. Kinsman, Nicola Nicolici, \"Computational bit-width allocation for operations in vector calculus\", <i>Computer Design 2009. ICCD 2009. IEEE International Conference on</i>, pp. 433-438, 2009.","links":{"documentLink":"/document/5413121","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5413121","pdfSize":"522KB"},"title":"Computational bit-width allocation for operations in vector calculus"},{"order":"7","displayText":"Wei-Ting J. Chan, Andrew B. Kahng, Seokhyeong Kang, Rakesh Kumar, John Sartori, \"Statistical analysis and modeling for error composition in approximate computation circuits\", <i>Computer Design (ICCD) 2013 IEEE 31st International Conference on</i>, pp. 47-53, 2013.","links":{"documentLink":"/document/6657024","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6657024","pdfSize":"914KB"},"title":"Statistical analysis and modeling for error composition in approximate computation circuits"},{"order":"8","displayText":"Rupak Majumdar, Indranil Saha, Zilong Wang, \"Systematic testing for control applications\", <i>Formal Methods and Models for Codesign (MEMOCODE) 2010 8th IEEE/ACM International Conference on</i>, pp. 1-10, 2010.","links":{"documentLink":"/document/5558629","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5558629","pdfSize":"389KB"},"title":"Systematic testing for control applications"},{"order":"9","displayText":"Adam B. Kinsman, Nicola Nicolici, \"Bit-Width Allocation for Hardware Accelerators for Scientific Computing Using SAT-Modulo Theory\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 29, no. 3, pp. 405-413, 2010.","links":{"documentLink":"/document/5419231","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5419231","pdfSize":"342KB"},"title":"Bit-Width Allocation for Hardware Accelerators for Scientific Computing Using SAT-Modulo Theory"},{"order":"10","displayText":"Yu Pang, Kartazyna Radecka, Zeljko Zilic, \"Optimization of Imprecise Circuits Represented by Taylor Series and Real-Valued Polynomials\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 29, no. 8, pp. 1177-1190, 2010.","links":{"documentLink":"/document/5512688","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5512688","pdfSize":"5426KB"},"title":"Optimization of Imprecise Circuits Represented by Taylor Series and Real-Valued Polynomials"},{"order":"11","displayText":"David Boland, George A. Constantinides, \"Bounding Variable Values and Round-Off Effects Using Handelman Representations\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 30, no. 11, pp. 1691-1704, 2011.","links":{"documentLink":"/document/6046164","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6046164","pdfSize":"553KB"},"title":"Bounding Variable Values and Round-Off Effects Using Handelman Representations"},{"order":"12","displayText":"Shervin Vakili, J. M. Pierre Langlois, Guy Bois, \"Enhanced Precision Analysis for Accuracy-Aware Bit-Width Optimization Using Affine Arithmetic\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 32, no. 12, pp. 1853-1865, 2013.","links":{"documentLink":"/document/6663240","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6663240","pdfSize":"710KB"},"title":"Enhanced Precision Analysis for Accuracy-Aware Bit-Width Optimization Using Affine Arithmetic"},{"order":"13","displayText":"Mahdieh Grailoo, Bijan Alizadeh, Behjat Forouzandeh, \"UAFEA: Unified Analytical Framework for IA/AA-Based Error Analysis of Fixed-Point Polynomial Specifications\", <i>Circuits and Systems II: Express Briefs IEEE Transactions on</i>, vol. 63, no. 10, pp. 994-998, 2016.","links":{"documentLink":"/document/7426802","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7426802","pdfSize":"725KB"},"title":"UAFEA: Unified Analytical Framework for IA/AA-Based Error Analysis of Fixed-Point Polynomial Specifications"},{"order":"14","displayText":"Rivan Zhang, Arvind Rajan, Ye Chow Kuang, Melanie Po-Leen Ooi, Serge N. Demidenko, \"Towards implementing uncertainty propagation in probabilistic floating-point computation error bounding\", <i>Instrumentation and Measurement Technology Conference (I2MTC) 2018 IEEE International</i>, pp. 1-6, 2018.","links":{"documentLink":"/document/8409672","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8409672","pdfSize":"1526KB"},"title":"Towards implementing uncertainty propagation in probabilistic floating-point computation error bounding"},{"order":"15","displayText":"Samuel Coward, Theo Drane, Yoav Harel, \"Automatic Design Space Exploration for an Error Tolerant Application\", <i>Computer Arithmetic (ARITH) 2020 IEEE 27th Symposium on</i>, pp. 117-120, 2020.","links":{"documentLink":"/document/9154483","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9154483","pdfSize":"788KB"},"title":"Automatic Design Space Exploration for an Error Tolerant Application"}],"nonIeee":[{"order":"1","displayText":"Anson H. T. Tse, Gary C. T. Chow, Qiwei Jin, David B. Thomas, Wayne Luk, <i>Reconfigurable Computing: Architectures, Tools and Applications</i>, vol. 7199, pp. 251, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-28365-9_21"},"title":""},{"order":"2","displayText":"David Menendez, Santosh Nagarakatte, Aarti Gupta, <i>Static Analysis</i>, vol. 9837, pp. 317, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-662-53413-7_16"},"title":""},{"order":"3","displayText":"Eva Darulova, Viktor Kuncak, \"Towards a Compiler for Reals\", <i>ACM Transactions on Programming Languages and Systems (TOPLAS)</i>, vol. 39, pp. 1, 2017.","links":{"documentLink":"/document/7924124","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7924124"},"title":"Towards a Compiler for Reals"},{"order":"4","displayText":"Linsheng Zhang, Yan Zhang, Wenbiao Zhou, \"Tradeoff between Approximation Accuracy and Complexity for Range Analysis using Affine Arithmetic\", <i>Journal of Signal Processing Systems</i>, vol. 61, pp. 279, 2010.","links":{"crossRefLink":"https://doi.org/10.1007/s11265-010-0452-2"},"title":"Tradeoff between Approximation Accuracy and Complexity for Range Analysis using Affine Arithmetic"},{"order":"5","displayText":"Arlen Cox, Sriram Sankaranarayanan, Bor-Yuh Evan Chang, <i>Tools and Algorithms for the Construction and Analysis of Systems</i>, vol. 7214, pp. 33, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-28756-5_4"},"title":""},{"order":"6","displayText":"Yu Pang, Yafeng Yan, Junchao Wang, Zhilong He, Ting Liu, \"Using Arithmetic Transform to Calculate Ranges of Arithmetic Datapaths\", <i>Journal of Computers</i>, vol. 7, 2012.","links":{"crossRefLink":"https://doi.org/10.4304/jcp.7.12.2906-2912"},"title":"Using Arithmetic Transform to Calculate Ranges of Arithmetic Datapaths"},{"order":"7","displayText":"Arlen Cox, Sriram Sankaranarayanan, Bor-Yuh Evan Chang, \"A bit too precise? Verification of quantized digital filters\", <i>International Journal on Software Tools for Technology Transfer</i>, vol. 16, pp. 175, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/s10009-013-0279-9"},"title":"A bit too precise? Verification of quantized digital filters"},{"order":"8","displayText":"Wei-Fan Chiang, Ganesh Gopalakrishnan, Zvonimir Rakamaric, Alexey Solovyev, \"Efficient search for inputs causing high floating-point errors\", <i>ACM SIGPLAN Notices</i>, vol. 49, pp. 43, 2014.","links":{"documentLink":"/document/7599149","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7599149"},"title":"Efficient search for inputs causing high floating-point errors"},{"order":"9","displayText":"Mahmoud Salamati, Rocco Salvia, Eva Darulova, Sadegh Soudjani, Rupak Majumdar, \"Memory-Efficient Mixed-Precision Implementations for Robust Explicit Model Predictive Control\", <i>ACM Transactions on Embedded Computing Systems</i>, vol. 18, pp. 1, 2019.","links":{},"title":"Memory-Efficient Mixed-Precision Implementations for Robust Explicit Model Predictive Control"}]},"formulaStrippedArticleTitle":"Finite Precision bit-width allocation using SAT-Modulo Theory","nonIeeeCitationCount":"9","contentTypeDisplay":"Conferences","patentCitationCount":"1","mlTime":"PT0.356308S","lastupdate":"2021-10-05","title":"Finite Precision bit-width allocation using SAT-Modulo Theory","contentType":"conferences","ieeeCitationCount":"15","publicationNumber":"4926138"},{"_id":5090831,"paperCitations":{"ieee":[{"order":"1","displayText":"Fran\u00e7ois Serre, Markus P\u00fcschel, \"Optimal Streamed Linear Permutations\", <i>Computer Arithmetic (ARITH) 2017 IEEE 24th Symposium on</i>, pp. 60-61, 2017.","links":{"documentLink":"/document/8023065","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8023065","pdfSize":"543KB"},"title":"Optimal Streamed Linear Permutations"},{"order":"2","displayText":"Berkin Ak\u0131n, Franz Franchetti, James C. Hoe, \"Understanding the design space of DRAM-optimized hardware FFT accelerators\", <i>Application-specific Systems Architectures and Processors (ASAP) 2014 IEEE 25th International Conference on</i>, pp. 248-255, 2014.","links":{"documentLink":"/document/6868669","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6868669","pdfSize":"229KB"},"title":"Understanding the design space of DRAM-optimized hardware FFT accelerators"},{"order":"3","displayText":"Ren Chen, Viktor K. Prasanna, \"Automatic generation of high throughput energy efficient streaming architectures for arbitrary fixed permutations\", <i>Field Programmable Logic and Applications (FPL) 2015 25th International Conference on</i>, pp. 1-8, 2015.","links":{"documentLink":"/document/7293944","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7293944","pdfSize":"1484KB"},"title":"Automatic generation of high throughput energy efficient streaming architectures for arbitrary fixed permutations"},{"order":"4","displayText":"Ren Chen, Viktor K. Prasanna, \"Optimizing interconnection complexity for realizing fixed permutation in data and signal processing algorithms\", <i>Field Programmable Logic and Applications (FPL) 2016 26th International Conference on</i>, pp. 1-9, 2016.","links":{"documentLink":"/document/7577333","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7577333","pdfSize":"1612KB"},"title":"Optimizing interconnection complexity for realizing fixed permutation in data and signal processing algorithms"},{"order":"5","displayText":"Eduardo G. Pereira, Leiva C. Oliveira, Marcos R.A. Morais, Antonio M.N. Lima, H. Neff, \"Implementation of a FPGA-based data acquisition and processing system for image sensors employed in SPR biosensing\", <i>Instrumentation and Measurement Technology Conference (I2MTC) Proceedings 2014 IEEE International</i>, pp. 884-889, 2014.","links":{"documentLink":"/document/6860869","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6860869","pdfSize":"561KB"},"title":"Implementation of a FPGA-based data acquisition and processing system for image sensors employed in SPR biosensing"},{"order":"6","displayText":"Peter A. Milder, Franz Franchetti, James C. Hoe, Markus P\u00fcschel, \"Hardware implementation of the discrete fourier transform with non-power-of-two problem size\", <i>Acoustics Speech and Signal Processing (ICASSP) 2010 IEEE International Conference on</i>, pp. 1546-1549, 2010.","links":{"documentLink":"/document/5495517","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5495517","pdfSize":"470KB"},"title":"Hardware implementation of the discrete fourier transform with non-power-of-two problem size"},{"order":"7","displayText":"Joar Sohl, Jian Wang, Andr\u00e9as Karlsson, Dake Liu, \"Automatic Permutation for Arbitrary Static Access Patterns\", <i>Parallel and Distributed Processing with Applications (ISPA) 2012 IEEE 10th International Symposium on</i>, pp. 215-222, 2012.","links":{"documentLink":"/document/6280295","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6280295","pdfSize":"239KB"},"title":"Automatic Permutation for Arbitrary Static Access Patterns"},{"order":"8","displayText":"Thaddeus Koehn, Peter Athanas, \"Automating structured matrix-matrix multiplication for stream processing\", <i>ReConFigurable Computing and FPGAs (ReConFig) 2016 International Conference on</i>, pp. 1-6, 2016.","links":{"documentLink":"/document/7857158","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7857158","pdfSize":"334KB"},"title":"Automating structured matrix-matrix multiplication for stream processing"},{"order":"9","displayText":"Andreas Becher, Stefan Wildermann, Moritz M\u00fchlenthaler, J\u00fcrgen Teich, \"ReOrder: Runtime datapath generation for high-throughput multi-stream processing\", <i>ReConFigurable Computing and FPGAs (ReConFig) 2016 International Conference on</i>, pp. 1-8, 2016.","links":{"documentLink":"/document/7857185","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7857185","pdfSize":"343KB"},"title":"ReOrder: Runtime datapath generation for high-throughput multi-stream processing"},{"order":"10","displayText":"Ren Chen, Viktor K. Prasanna, \"Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 28, no. 11, pp. 3100-3113, 2017.","links":{"documentLink":"/document/7930437","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7930437","pdfSize":"1810KB"},"title":"Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA"},{"order":"11","displayText":"Franz Franchetti, Tze Meng Low, Doru Thom Popovici, Richard M. Veras, Daniele G. Spampinato, Jeremy R. Johnson, Markus P\u00fcschel, James C. Hoe, Jos\u00e9 M. F. Moura, \"SPIRAL: Extreme Performance Portability\", <i>Proceedings of the IEEE</i>, vol. 106, no. 11, pp. 1935-1968, 2018.","links":{"documentLink":"/document/8510983","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8510983","pdfSize":"6785KB"},"title":"SPIRAL: Extreme Performance Portability"},{"order":"12","displayText":"Fran\u00e7ois Serre, Markus P\u00fcschel, \"In Search of the Optimal Walsh-hadamard Transform for Streamed Parallel Processing\", <i>Acoustics Speech and Signal Processing (ICASSP) ICASSP 2019 - 2019 IEEE International Conference on</i>, pp. 1532-1536, 2019.","links":{"documentLink":"/document/8682213","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8682213","pdfSize":"265KB"},"title":"In Search of the Optimal Walsh-hadamard Transform for Streamed Parallel Processing"}],"nonIeee":[{"order":"1","displayText":"Berkin Akin, Franz Franchetti, James C. Hoe, \"FFTs with Near-Optimal Memory Access Through Block Data Layouts: Algorithm Architecture and Design Automation\", <i>Journal of Signal Processing Systems</i>, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s11265-015-1018-0"},"title":"FFTs with Near-Optimal Memory Access Through Block Data Layouts: Algorithm, Architecture and Design Automation"}]},"formulaStrippedArticleTitle":"Automatic generation of streaming datapaths for arbitrary fixed permutations","nonIeeeCitationCount":"1","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.249419S","lastupdate":"2021-11-07","title":"Automatic generation of streaming datapaths for arbitrary fixed permutations","contentType":"conferences","ieeeCitationCount":"12","publicationNumber":"4926138"},{"_id":5090832,"formulaStrippedArticleTitle":"SEU-aware resource binding for modular redundancy based designs on FPGAs","paperCitations":{"ieee":[{"order":"1","displayText":"Gibran Limi Jaya, Shoushun Chen, Siek Liter, \"A dual redundancy radiation-hardened Flip-Flop based on C-element in 65nm process\", <i>Integrated Circuits (ISIC) 2016 International Symposium on</i>, pp. 1-4, 2016.","links":{"documentLink":"/document/7829721","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7829721","pdfSize":"616KB"},"title":"A dual redundancy radiation-hardened Flip-Flop based on C-element in 65nm process"},{"order":"2","displayText":"Christian Fibich, Martin Horauer, Roman Obermaisser, \"HLshield: a reliability enhancement framework for high-level synthesis\", <i>Industrial Embedded Systems (SIES) 2017 12th IEEE International Symposium on</i>, pp. 1-10, 2017.","links":{"documentLink":"/document/7993378","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7993378","pdfSize":"508KB"},"title":"HLshield: a reliability enhancement framework for high-level synthesis"},{"order":"3","displayText":"Shahin Golshan, Hessam Kooti, Elaheh Bozorgzadeh, \"SEU-Aware High-Level Data Path Synthesis and Layout Generation on SRAM-Based FPGAs\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 30, no. 6, pp. 829-840, 2011.","links":{"documentLink":"/document/5768130","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5768130","pdfSize":"804KB"},"title":"SEU-Aware High-Level Data Path Synthesis and Layout Generation on SRAM-Based FPGAs"},{"order":"4","displayText":"Zana Ghaderi, Seyed Ghassem Miremadi, Hossein Asadi, Mahdi Fazeli, \"HAFTA: Highly Available Fault-Tolerant Architecture to Protect SRAM-Based Reconfigurable Devices Against Multiple Bit Upsets\", <i>Device and Materials Reliability IEEE Transactions on</i>, vol. 13, no. 1, pp. 203-212, 2013.","links":{"documentLink":"/document/6359894","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6359894","pdfSize":"1142KB"},"title":"HAFTA: Highly Available Fault-Tolerant Architecture to Protect SRAM-Based Reconfigurable Devices Against Multiple Bit Upsets"}],"nonIeee":[{"order":"1","displayText":"Kazuhito ITO, Yuto ISHIHARA, Shinichi NISHIZAWA, \"Minimization of Vote Operations for Soft Error Detection in DMR Design with Error Correction by Operation Re-Execution\", <i>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences</i>, vol. E101.A, pp. 2271, 2018.","links":{"crossRefLink":"https://doi.org/10.1587/transfun.E101.A.2271"},"title":"Minimization of Vote Operations for Soft Error Detection in DMR Design with Error Correction by Operation Re-Execution"},{"order":"2","displayText":"Kazuhito ITO, \"Energy Minimization of Double Modular Redundant Conditional Processing by Common Condition Dependency\", <i>IEICE Transactions on Electronics</i>, vol. E103.C, pp. 181, 2020.","links":{"crossRefLink":"https://doi.org/10.1587/transele.2019CDS0001"},"title":"Energy Minimization of Double Modular Redundant Conditional Processing by Common Condition Dependency"}]},"nonIeeeCitationCount":"2","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.102163S","lastupdate":"2021-10-05","title":"SEU-aware resource binding for modular redundancy based designs on FPGAs","contentType":"conferences","ieeeCitationCount":"4","publicationNumber":"4926138"},{"_id":5090845,"paperCitations":{"ieee":[{"order":"1","displayText":"Bogdan Pasca, \"Correctly rounded floating-point division for DSP-enabled FPGAs\", <i>Field Programmable Logic and Applications (FPL) 2012 22nd International Conference on</i>, pp. 249-254, 2012.","links":{"documentLink":"/document/6339189","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6339189","pdfSize":"648KB"},"title":"Correctly rounded floating-point division for DSP-enabled FPGAs"},{"order":"2","displayText":"Shubham N. Mahalank, Keertikumar B. Malagund, R. M. Banakar, \"Design space exploration for IoT based traffic density indication system\", <i>Recent Trends in Information Technology (ICRTIT) 2016 International Conference on</i>, pp. 1-6, 2016.","links":{"documentLink":"/document/7569528","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7569528","pdfSize":"689KB"},"title":"Design space exploration for IoT based traffic density indication system"},{"order":"3","displayText":"Jones Y. Mori, Andr\u00e9 Werner, Florian Fricke, Michael H\u00fcebner, \"A Rapid Prototyping Method to Reduce the Design Time in Commercial High-Level Synthesis Tools\", <i>Parallel and Distributed Processing Symposium Workshops 2016 IEEE International</i>, pp. 253-258, 2016.","links":{"documentLink":"/document/7529875","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7529875","pdfSize":"298KB"},"title":"A Rapid Prototyping Method to Reduce the Design Time in Commercial High-Level Synthesis Tools"},{"order":"4","displayText":"Chandan Karfa, Sheetal Jain, \"On multi-cycle path support in model based high-level synthesis\", <i>Students' Technology Symposium (TechSym) 2014 IEEE</i>, pp. 253-258, 2014.","links":{"documentLink":"/document/6808056","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6808056","pdfSize":"965KB"},"title":"On multi-cycle path support in model based high-level synthesis"}],"nonIeee":[{"order":"1","displayText":"Christophe Alias, Bogdan Pasca, Alexandru Plesco, \"FPGA-specific synthesis of loop-nests with pipelined computational cores\", <i>Microprocessors and Microsystems</i>, vol. 36, pp. 606, 2012.","links":{"crossRefLink":"https://doi.org/10.1016/j.micpro.2012.06.009"},"title":"FPGA-specific synthesis of loop-nests with pipelined computational cores"},{"order":"2","displayText":"Marco Bassoli, Valentina Bianchi, Ilaria De Munari, <i>Applications in Electronics Pervading Industry, Environment and Society</i>, vol. 627, pp. 163, 2020.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-030-37277-4_19"},"title":""}]},"formulaStrippedArticleTitle":"Model Based Design needs high level synthesis - A collection of high level synthesis techniques to improve productivity and quality of results for model based electronic design","nonIeeeCitationCount":"2","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.131071S","lastupdate":"2021-07-23","title":"Model Based Design needs high level synthesis - A collection of high level synthesis techniques to improve productivity and quality of results for model based electronic design","contentType":"conferences","ieeeCitationCount":"4","publicationNumber":"4926138"},{"_id":5090850,"paperCitations":{"ieee":[{"order":"1","displayText":"Luca Sterpone, Boyang Du, \"Analysis and mitigation of single event effects on flash-based FPGAS\", <i>Test Symposium (ETS) 2014 19th IEEE European</i>, pp. 1-6, 2014.","links":{"documentLink":"/document/6847804","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6847804","pdfSize":"705KB"},"title":"Analysis and mitigation of single event effects on flash-based FPGAS"},{"order":"2","displayText":"L. Sterpone, S. Azimi, B. Du, \"A selective mapper for the mitigation of SETs on rad-hard RTG4 flash-based FPGAs\", <i>Radiation and Its Effects on Components and Systems (RADECS) 2016 16th European Conference on</i>, pp. 1-4, 2016.","links":{"documentLink":"/document/8093152","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8093152","pdfSize":"610KB"},"title":"A selective mapper for the mitigation of SETs on rad-hard RTG4 flash-based FPGAs"},{"order":"3","displayText":"L. Sterpone, N. Battezzati, F. Lima Kastensmidt, Raul Chipana, \"An Analytical Model of the Propagation Induced Pulse Broadening (PIPB) Effects on Single Event Transient in Flash-Based FPGAs\", <i>Nuclear Science IEEE Transactions on</i>, vol. 58, no. 5, pp. 2333-2340, 2011.","links":{"documentLink":"/document/5991970","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5991970","pdfSize":"789KB"},"title":"An Analytical Model of the Propagation Induced Pulse Broadening (PIPB) Effects on Single Event Transient in Flash-Based FPGAs"}],"nonIeee":[{"order":"1","displayText":"Zhen-Lei Yang, Xiao-Hui Wang, Hong Su, Jie Liu, Tian-Qi Liu, Kai Xi, Bin Wang, Song Gu, Qian-Shun She, \"Experimental study on heavy ion single-event effects in flash-based FPGAs\", <i>Nuclear Science and Techniques</i>, vol. 27, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/s41365-016-0015-8"},"title":"Experimental study on heavy ion single-event effects in flash-based FPGAs"},{"order":"2","displayText":"Eduardo Chielle, Fernanda Lima Kastensmidt, Sergio Cuenca-Asensi, <i>FPGAs and Parallel Architectures for Aerospace Applications</i>, pp. 279, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-14352-1_18"},"title":""}]},"formulaStrippedArticleTitle":"A study of the Single Event Effects impact on functional mapping within Flash-based FPGAs","nonIeeeCitationCount":"2","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.338162S","lastupdate":"2021-07-23","title":"A study of the Single Event Effects impact on functional mapping within Flash-based FPGAs","contentType":"conferences","ieeeCitationCount":"3","publicationNumber":"4926138"},{"_id":5090854,"paperCitations":{"ieee":[{"order":"1","displayText":"Peter Hailes, Lei Xu, Robert G. Maunder, Bashir M. Al-Hashimi, Lajos Hanzo, \"A Survey of FPGA-Based LDPC Decoders\", <i>Communications Surveys & Tutorials IEEE</i>, vol. 18, no. 2, pp. 1098-1122, 2016.","links":{"documentLink":"/document/7360870","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7360870","pdfSize":"4680KB"},"title":"A Survey of FPGA-Based LDPC Decoders"},{"order":"2","displayText":"Carlo Condo, Guido Masera, \"Unified turbo/LDPC code decoder architecture for deep-space communications\", <i>Aerospace and Electronic Systems IEEE Transactions on</i>, vol. 50, no. 4, pp. 3115-3125, 2014.","links":{"documentLink":"/document/6978902","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6978902","pdfSize":"677KB"},"title":"Unified turbo/LDPC code decoder architecture for deep-space communications"},{"order":"3","displayText":"Hai Tian, Dan-Feng Zhao, Yun-Fan Yang, Rui Xue, \"Research of LT Code Based on Key Information Feedback in Deep Space Communication\", <i>Access IEEE</i>, vol. 8, pp. 103956-103972, 2020.","links":{"documentLink":"/document/9107245","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9107245","pdfSize":"3987KB"},"title":"Research of LT Code Based on Key Information Feedback in Deep Space Communication"},{"order":"4","displayText":"V\u00edctor Fern\u00e1ndez, Carlos Abad, \u00c1ngel \u00c1lvarez, \u00cd\u00f1igo Ugarte, Pablo S\u00e1nchez, \"Pre-Silicon FEC Decoding Verification on SoC FPGAs\", <i>Communications Letters IEEE</i>, vol. 25, no. 1, pp. 127-131, 2021.","links":{"documentLink":"/document/9201078","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9201078","pdfSize":"1088KB"},"title":"Pre-Silicon FEC Decoding Verification on SoC FPGAs"}],"nonIeee":[{"order":"1","displayText":"Tianjiao Xie, Bo Li, Mao Yang, Zhongjiang Yan, \"Memory Compact High-Speed QC-LDPC Decoder Based on FPGA\", <i>Xibei Gongye Daxue Xuebao/Journal of Northwestern Polytechnical University</i>, vol. 37, pp. 515, 2019.","links":{"crossRefLink":"https://doi.org/10.1051/jnwpu/20193730515"},"title":"Memory Compact High-Speed QC-LDPC Decoder Based on FPGA"}]},"formulaStrippedArticleTitle":"A generic architecture of CCSDS Low Density Parity Check decoder for near-earth applications","nonIeeeCitationCount":"1","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.095177S","lastupdate":"2021-10-05","title":"A generic architecture of CCSDS Low Density Parity Check decoder for near-earth applications","contentType":"conferences","ieeeCitationCount":"4","publicationNumber":"4926138"},{"_id":5090857,"paperCitations":{"ieee":[{"order":"1","displayText":"Joo-Yul Park, Ki-Seok Chung, \"LDPC decoding for CMMB utilizing OpenMP and CUDA parallelization\", <i>Communications (APCC) 2011 17th Asia-Pacific Conference on</i>, pp. 910-914, 2011.","links":{"documentLink":"/document/6152939","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6152939","pdfSize":"177KB"},"title":"LDPC decoding for CMMB utilizing OpenMP and CUDA parallelization"},{"order":"2","displayText":"Guangfei Zhang, Yifei Jiang, Wenxiang Wang, Menghao Su, \"A Laxity-Aware Memory Access Scheduler for High Performance Multimedia SoC\", <i>Computer and Information Technology (CIT) 2011 IEEE 11th International Conference on</i>, pp. 603-608, 2011.","links":{"documentLink":"/document/6036832","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6036832","pdfSize":"504KB"},"title":"A Laxity-Aware Memory Access Scheduler for High Performance Multimedia SoC"},{"order":"3","displayText":"Sven Goossens, Jasper Kuijsten, Benny Akesson, Kees Goossens, \"A reconfigurable real-time SDRAM controller for mixed time-criticality systems\", <i>Hardware/Software Codesign and System Synthesis (CODES+ISSS) 2013 International Conference on</i>, pp. 1-10, 2013.","links":{"documentLink":"/document/6658989","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6658989","pdfSize":"1217KB"},"title":"A reconfigurable real-time SDRAM controller for mixed time-criticality systems"},{"order":"4","displayText":"Benny Akesson, Kees Goossens, \"Architectures and modeling of predictable memory controllers for improved system integration\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-6, 2011.","links":{"documentLink":"/document/5763145","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5763145","pdfSize":"103KB"},"title":"Architectures and modeling of predictable memory controllers for improved system integration"},{"order":"5","displayText":"Pieter van der Wolf, Jeroen Geuzebroek, \"SoC infrastructures for predictable system integration\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-6, 2011.","links":{"documentLink":"/document/5763146","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5763146","pdfSize":"440KB"},"title":"SoC infrastructures for predictable system integration"},{"order":"6","displayText":"Manil Dev Gomony, Christian Weis, Benny Akesson, Norbert Wehn, Kees Goossens, \"DRAM selection and configuration for real-time mobile systems\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 51-56, 2012.","links":{"documentLink":"/document/6176432","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6176432","pdfSize":"384KB"},"title":"DRAM selection and configuration for real-time mobile systems"},{"order":"7","displayText":"Sven Goossens, Tim Kouters, Benny Akesson, Kees Goossens, \"Memory-map selection for firm real-time SDRAM controllers\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 828-831, 2012.","links":{"documentLink":"/document/6176609","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6176609","pdfSize":"120KB"},"title":"Memory-map selection for firm real-time SDRAM controllers"},{"order":"8","displayText":"Cor Meenderinck, Anca Molnos, Kees Goossens, \"Composable Virtual Memory for an Embedded SoC\", <i>Digital System Design (DSD) 2012 15th Euromicro Conference on</i>, pp. 766-773, 2012.","links":{"documentLink":"/document/6386971","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6386971","pdfSize":"1378KB"},"title":"Composable Virtual Memory for an Embedded SoC"},{"order":"9","displayText":"Sahar Foroutan, Benny Akesson, Kees Goossens, Frederic Petrot, \"A General Framework for Average-Case Performance Analysis of Shared Resources\", <i>Digital System Design (DSD) 2013 Euromicro Conference on</i>, pp. 78-85, 2013.","links":{"documentLink":"/document/6628263","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6628263","pdfSize":"449KB"},"title":"A General Framework for Average-Case Performance Analysis of Shared Resources"},{"order":"10","displayText":"R.M.W. Frijns, A.L.J. Kamp, S. Stuijk, J.P.M. Voeten, M. Bontekoe, K.J.A. Gemei, H. Corporaal, \"Dataflow-Based Multi-ASIP Platform Approach for Digital Control Applications\", <i>Digital System Design (DSD) 2013 Euromicro Conference on</i>, pp. 811-814, 2013.","links":{"documentLink":"/document/6628363","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6628363","pdfSize":"173KB"},"title":"Dataflow-Based Multi-ASIP Platform Approach for Digital Control Applications"},{"order":"11","displayText":"Yonghui Li, Benny Akesson, Kees Goossens, \"Dynamic Command Scheduling for Real-Time Memory Controllers\", <i>Real-Time Systems (ECRTS) 2014 26th Euromicro Conference on</i>, pp. 3-14, 2014.","links":{"documentLink":"/document/6932585","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6932585","pdfSize":"818KB"},"title":"Dynamic Command Scheduling for Real-Time Memory Controllers"},{"order":"12","displayText":"Richard Neill, Luca P. Carloni, Alexander Shabarshin, Valeriy Sigaev, Serguei Tcherepanov, \"Embedded Processor Virtualization for Broadband Grid Computing\", <i>Grid Computing (GRID) 2011 12th IEEE/ACM International Conference on</i>, pp. 145-156, 2011.","links":{"documentLink":"/document/6076510","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6076510","pdfSize":"1029KB"},"title":"Embedded Processor Virtualization for Broadband Grid Computing"},{"order":"13","displayText":"Nicola Concer, Andrea Vesco, Riccardo Scopigno, Luca P. Carloni, \"A dynamic and distributed TDM slot-scheduling protocol for QoS-oriented Networks-on-Chip\", <i>Computer Design (ICCD) 2011 IEEE 29th International Conference on</i>, pp. 31-38, 2011.","links":{"documentLink":"/document/6081372","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6081372","pdfSize":"3014KB"},"title":"A dynamic and distributed TDM slot-scheduling protocol for QoS-oriented Networks-on-Chip"},{"order":"14","displayText":"Ivan Beretta, Vincenzo Rana, David Atienza, Donatella Sciuto, \"Run-time mapping of applications on FPGA-based reconfigurable systems\", <i>Circuits and Systems (ISCAS) 2010 IEEE International Symposium on</i>, pp. 3329-3332, 2010.","links":{"documentLink":"/document/5537893","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5537893","pdfSize":"342KB"},"title":"Run-time mapping of applications on FPGA-based reconfigurable systems"},{"order":"15","displayText":"Jeronimo Castrillon, Aamer Shah, Luis Gabriel Murillo, Rainer Leupers, Gerd Ascheid, \"Backend for virtual platforms with hardware scheduler in the MAPS framework\", <i>Circuits and Systems (LASCAS) 2011 IEEE Second Latin American Symposium on</i>, pp. 1-4, 2011.","links":{"documentLink":"/document/5750280","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5750280","pdfSize":"325KB"},"title":"Backend for virtual platforms with hardware scheduler in the MAPS framework"},{"order":"16","displayText":"Richard Neill, Luca P. Carloni, \"A scalable architecture for intrusion-detection systems based on a broadband network of embedded set-top boxes\", <i>Circuits and Systems (MWSCAS) 2011 IEEE 54th International Midwest Symposium on</i>, pp. 1-4, 2011.","links":{"documentLink":"/document/6026626","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6026626","pdfSize":"696KB"},"title":"A scalable architecture for intrusion-detection systems based on a broadband network of embedded set-top boxes"},{"order":"17","displayText":"Benny Akesson, Anna Minaeva, Premysl Sucha, Andrew Nelson, Zdenek Hanzalek, \"An efficient configuration methodology for time-division multiplexed single resources\", <i>Real-Time and Embedded Technology and Applications Symposium (RTAS) 2015 IEEE</i>, pp. 161-171, 2015.","links":{"documentLink":"/document/7108439","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7108439","pdfSize":"877KB"},"title":"An efficient configuration methodology for time-division multiplexed single resources"},{"order":"18","displayText":"Yonghui Li, Benny Akesson, Kai Lampka, Kees Goossens, \"Modeling and Verification of Dynamic Command Scheduling for Real-Time Memory Controllers\", <i>Real-Time and Embedded Technology and Applications Symposium (RTAS) 2016 IEEE</i>, pp. 1-12, 2016.","links":{"documentLink":"/document/7461341","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7461341","pdfSize":"877KB"},"title":"Modeling and Verification of Dynamic Command Scheduling for Real-Time Memory Controllers"},{"order":"19","displayText":"Benny Akesson, Liesbeth Steffens, Kees Goossens, \"Efficient Service Allocation in Hardware Using Credit-Controlled Static-Priority Arbitration\", <i>Embedded and Real-Time Computing Systems and Applications 2009. RTCSA '09. 15th IEEE International Conference on</i>, pp. 59-68, 2009.","links":{"documentLink":"/document/5279999","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5279999","pdfSize":"573KB"},"title":"Efficient Service Allocation in Hardware Using Credit-Controlled Static-Priority Arbitration"},{"order":"20","displayText":"Benny Akesson, Williston Hayes, Kees Goossens, \"Automatic Generation of Efficient Predictable Memory Patterns\", <i>Embedded and Real-Time Computing Systems and Applications (RTCSA) 2011 IEEE 17th International Conference on</i>, vol. 1, pp. 177-184, 2011.","links":{"documentLink":"/document/6029846","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6029846","pdfSize":"491KB"},"title":"Automatic Generation of Efficient Predictable Memory Patterns"},{"order":"21","displayText":"Sven Goossens, Karthik Chandrasekar, Benny Akesson, Kees Goossens, \"Power/Performance Trade-Offs in Real-Time SDRAM Command Scheduling\", <i>Computers IEEE Transactions on</i>, vol. 65, no. 6, pp. 1882-1895, 2016.","links":{"documentLink":"/document/7169527","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7169527","pdfSize":"1235KB"},"title":"Power/Performance Trade-Offs in Real-Time SDRAM Command Scheduling"},{"order":"22","displayText":"Manil Dev Gomony, Jamie Garside, Benny Akesson, Neil Audsley, Kees Goossens, \"A Globally Arbitrated Memory Tree for Mixed-Time-Criticality Systems\", <i>Computers IEEE Transactions on</i>, vol. 66, no. 2, pp. 212-225, 2017.","links":{"documentLink":"/document/7523935","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7523935","pdfSize":"1034KB"},"title":"A Globally Arbitrated Memory Tree for Mixed-Time-Criticality Systems"},{"order":"23","displayText":"Nicola Concer, Luciano Bononi, Michael Soulie, Riccardo Locatelli, Luca P. Carloni, \"The Connection-Then-Credit Flow Control Protocol for Heterogeneous Multicore Systems-on-Chip\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 29, no. 6, pp. 869-882, 2010.","links":{"documentLink":"/document/5467323","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5467323","pdfSize":"5900KB"},"title":"The Connection-Then-Credit Flow Control Protocol for Heterogeneous Multicore Systems-on-Chip"},{"order":"24","displayText":"Young Jin Yoon, Nicola Concer, Michele Petracca, Luca P. Carloni, \"Virtual Channels and Multiple Physical Networks: Two Alternatives to Improve NoC Performance\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 32, no. 12, pp. 1906-1919, 2013.","links":{"documentLink":"/document/6663237","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6663237","pdfSize":"1145KB"},"title":"Virtual Channels and Multiple Physical Networks: Two Alternatives to Improve NoC Performance"},{"order":"25","displayText":"Jeronimo Castrillon, Rainer Leupers, Gerd Ascheid, \"MAPS: Mapping Concurrent Dataflow Applications to Heterogeneous MPSoCs\", <i>Industrial Informatics IEEE Transactions on</i>, vol. 9, no. 1, pp. 527-545, 2013.","links":{"documentLink":"/document/6062671","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6062671","pdfSize":"3158KB"},"title":"MAPS: Mapping Concurrent Dataflow Applications to Heterogeneous MPSoCs"},{"order":"26","displayText":"Manil Dev Gomony, Benny Akesson, Kees Goossens, \"Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.","links":{"documentLink":"/document/6800263","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6800263","pdfSize":"421KB"},"title":"Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems"},{"order":"27","displayText":"Manil Dev Gomony, Benny Akesson, Kees Goossens, \"Architecture and optimal configuration of a real-time multi-channel memory controller\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 1307-1312, 2013.","links":{"documentLink":"/document/6513716","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6513716","pdfSize":"396KB"},"title":"Architecture and optimal configuration of a real-time multi-channel memory controller"},{"order":"28","displayText":"Francesco Paterna, Luca Benini, Andrea Acquaviva, Francesco Papariello, Giuseppe Desoli, \"Variability-tolerant workload allocation for MPSoC energy minimization under real-time constraints\", <i>Embedded Systems for Real-Time Multimedia 2009. ESTIMedia 2009. IEEE/ACM/IFIP 7th Workshop on</i>, pp. 134-142, 2009.","links":{"documentLink":"/document/5336824","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5336824","pdfSize":"343KB"},"title":"Variability-tolerant workload allocation for MPSoC energy minimization under real-time constraints"}],"nonIeee":[{"order":"1","displayText":"Dakshina Dasari, Vincent Nelis, Benny Akesson, \"A framework for memory contention analysis in multi-core platforms\", <i>Real-Time Systems</i>, vol. 52, pp. 272, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/s11241-015-9229-9"},"title":"A framework for memory contention analysis in multi-core platforms"},{"order":"2","displayText":"Yonghui Li, Benny Akesson, Kees Goossens, \"Architecture and analysis of a dynamically-scheduled real-time memory controller\", <i>Real-Time Systems</i>, vol. 52, pp. 675, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/s11241-015-9235-y"},"title":"Architecture and analysis of a dynamically-scheduled real-time memory controller"},{"order":"3","displayText":"Manil Dev Gomony, Benny Akesson, Kees Goossens, \"A Real-Time Multichannel Memory Controller and Optimal Mapping of Memory Clients to Memory Channels\", <i>ACM Transactions on Embedded Computing Systems</i>, vol. 14, pp. 1, 2015.","links":{"documentLink":"/document/7595847","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7595847"},"title":"A Real-Time Multichannel Memory Controller and Optimal Mapping of Memory Clients to Memory Channels"},{"order":"4","displayText":"Ioannis Christoforakis, Maria Astrinaki, George Kornaros, \"Towards architectural support for bandwidth management in mixed-critical embedded systems\", <i>ACM SIGBED Review</i>, vol. 14, pp. 21, 2018.","links":{},"title":"Towards architectural support for bandwidth management in mixed-critical embedded systems"},{"order":"5","displayText":"Andreas Hansson, Kees Goossens, <i>On-Chip Interconnect with aelite</i>, pp. 157, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4419-6865-4_8"},"title":""},{"order":"6","displayText":"Sven Goossens, Karthik Chandrasekar, Benny Akesson, Kees Goossens, <i>Memory Controllers for Mixed-Time-Criticality Systems</i>, pp. 17, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-32094-6_2"},"title":""},{"order":"7","displayText":"","links":{},"title":""}]},"formulaStrippedArticleTitle":"Heterogeneous multi-core platform for consumer multimedia applications","nonIeeeCitationCount":"7","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.530663S","lastupdate":"2021-10-05","title":"Heterogeneous multi-core platform for consumer multimedia applications","contentType":"conferences","ieeeCitationCount":"28","publicationNumber":"4926138"},{"_id":5090858,"paperCitations":{"ieee":[{"order":"1","displayText":"Mohammed Sultan Mohammed, Gheith A. Abandah, \"Communication characteristics of parallel shared-memory multicore applications\", <i>Applied Electrical Engineering and Computing Technologies (AEECT) 2015 IEEE Jordan Conference on</i>, pp. 1-6, 2015.","links":{"documentLink":"/document/7360553","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7360553","pdfSize":"1236KB"},"title":"Communication characteristics of parallel shared-memory multicore applications"},{"order":"2","displayText":"Joo-Yul Park, Ki-Seok Chung, \"LDPC decoding for CMMB utilizing OpenMP and CUDA parallelization\", <i>Communications (APCC) 2011 17th Asia-Pacific Conference on</i>, pp. 910-914, 2011.","links":{"documentLink":"/document/6152939","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6152939","pdfSize":"177KB"},"title":"LDPC decoding for CMMB utilizing OpenMP and CUDA parallelization"},{"order":"3","displayText":"Alex Bui, Kwang-Ting Cheng, Jason Cong, Luminita Vese, Yi-Chu Wang, Bo Yuan, Yi Zou, \"Platform characterization for Domain-Specific Computing\", <i>Design Automation Conference (ASP-DAC) 2012 17th Asia and South Pacific</i>, pp. 94-99, 2012.","links":{"documentLink":"/document/6165071","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6165071","pdfSize":"882KB"},"title":"Platform characterization for Domain-Specific Computing"},{"order":"4","displayText":"Matthieu Texier, Rapha\u00ebl David, Karim Ben Chehida, Olivier Sentieys, \"Graphic rendering application profiling on a shared memory MPSOC architecture\", <i>Design and Architectures for Signal and Image Processing (DASIP) 2011 Conference on</i>, pp. 1-7, 2011.","links":{"documentLink":"/document/6136864","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6136864","pdfSize":"760KB"},"title":"Graphic rendering application profiling on a shared memory MPSOC architecture"},{"order":"5","displayText":"Camille Jalier, Didier Lattard, Ahmed Amine Jerraya, Gilles Sassatelli, Pascal Benoit, Lionel Torres, \"Heterogeneous vs homogeneous MPSoC approaches for a Mobile LTE modem\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2010</i>, pp. 184-189, 2010.","links":{"documentLink":"/document/5457213","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5457213","pdfSize":"403KB"},"title":"Heterogeneous vs homogeneous MPSoC approaches for a Mobile LTE modem"},{"order":"6","displayText":"Benny Akesson, Kees Goossens, \"Architectures and modeling of predictable memory controllers for improved system integration\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-6, 2011.","links":{"documentLink":"/document/5763145","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5763145","pdfSize":"103KB"},"title":"Architectures and modeling of predictable memory controllers for improved system integration"},{"order":"7","displayText":"Pieter van der Wolf, Jeroen Geuzebroek, \"SoC infrastructures for predictable system integration\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-6, 2011.","links":{"documentLink":"/document/5763146","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5763146","pdfSize":"440KB"},"title":"SoC infrastructures for predictable system integration"},{"order":"8","displayText":"Micha\u00ebl Adriaansen, Mark Wijtvliet, Roel Jordans, Luc Waeijen, Henk Corporaal, \"Code Generation for Reconfigurable Explicit Datapath Architectures with LLVM\", <i>Digital System Design (DSD) 2016 Euromicro Conference on</i>, pp. 30-37, 2016.","links":{"documentLink":"/document/7723532","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7723532","pdfSize":"191KB"},"title":"Code Generation for Reconfigurable Explicit Datapath Architectures with LLVM"},{"order":"9","displayText":"Kanishkan Vadivel, Mark Wijtvliet, Roel Jordans, Henk Corporaal, \"Loop Overhead Reduction Techniques for Coarse Grained Reconfigurable Architectures\", <i>Digital System Design (DSD) 2017 Euromicro Conference on</i>, pp. 14-21, 2017.","links":{"documentLink":"/document/8049762","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8049762","pdfSize":"328KB"},"title":"Loop Overhead Reduction Techniques for Coarse Grained Reconfigurable Architectures"},{"order":"10","displayText":"Yonghui Li, Benny Akesson, Kees Goossens, \"Dynamic Command Scheduling for Real-Time Memory Controllers\", <i>Real-Time Systems (ECRTS) 2014 26th Euromicro Conference on</i>, pp. 3-14, 2014.","links":{"documentLink":"/document/6932585","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6932585","pdfSize":"818KB"},"title":"Dynamic Command Scheduling for Real-Time Memory Controllers"},{"order":"11","displayText":"Bo Yang, Liang Guang, Thomas Canhao Xu, Tero S\u00e4ntti, Juna Plosila, \"Multi-application mapping algorithm for Network-on-Chip platforms\", <i>Electrical and Electronics Engineers in Israel (IEEEI) 2010 IEEE 26th Convention of</i>, pp. 000540-000544, 2010.","links":{"documentLink":"/document/5662160","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5662160","pdfSize":"524KB"},"title":"Multi-application mapping algorithm for Network-on-Chip platforms"},{"order":"12","displayText":"Marc Belleville, Olivier Thomas, Alexandre Valentian, Fabien Clermidy, \"Design challenges for nano-scale devices\", <i>Solid-State Device Research Conference (ESSDERC) 2012 Proceedings of the European</i>, pp. 69-72, 2012.","links":{"documentLink":"/document/6343335","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6343335","pdfSize":"434KB"},"title":"Design challenges for nano-scale devices"},{"order":"13","displayText":"Shadi Traboulsi, Wenlong Zhang, Daivd Szczesny, Anas Showk, Attila Bilgic, \"An energy-efficient hardware accelerator for Robust Header Compression in LTE-Advanced terminals\", <i>Field Programmable Logic and Applications (FPL) 2012 22nd International Conference on</i>, pp. 691-694, 2012.","links":{"documentLink":"/document/6339154","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6339154","pdfSize":"768KB"},"title":"An energy-efficient hardware accelerator for Robust Header Compression in LTE-Advanced terminals"},{"order":"14","displayText":"Zhenzhi Wu, Dake Liu, Zheng Yang, Qingying Wang, Wei Zhou, \"FPGA implementation of a multi-algorithm parallel FEC for SDR platforms\", <i>Field Programmable Logic and Applications (FPL) 2014 24th International Conference on</i>, pp. 1-6, 2014.","links":{"documentLink":"/document/6927446","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6927446","pdfSize":"835KB"},"title":"FPGA implementation of a multi-algorithm parallel FEC for SDR platforms"},{"order":"15","displayText":"Richard Neill, Luca P. Carloni, Alexander Shabarshin, Valeriy Sigaev, Serguei Tcherepanov, \"Embedded Processor Virtualization for Broadband Grid Computing\", <i>Grid Computing (GRID) 2011 12th IEEE/ACM International Conference on</i>, pp. 145-156, 2011.","links":{"documentLink":"/document/6076510","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6076510","pdfSize":"1029KB"},"title":"Embedded Processor Virtualization for Broadband Grid Computing"},{"order":"16","displayText":"Nicola Concer, Andrea Vesco, Riccardo Scopigno, Luca P. Carloni, \"A dynamic and distributed TDM slot-scheduling protocol for QoS-oriented Networks-on-Chip\", <i>Computer Design (ICCD) 2011 IEEE 29th International Conference on</i>, pp. 31-38, 2011.","links":{"documentLink":"/document/6081372","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6081372","pdfSize":"3014KB"},"title":"A dynamic and distributed TDM slot-scheduling protocol for QoS-oriented Networks-on-Chip"},{"order":"17","displayText":"Anh T. Tran, Bevan M. Baas, \"RoShaQ: High-performance on-chip router with shared queues\", <i>Computer Design (ICCD) 2011 IEEE 29th International Conference on</i>, pp. 232-238, 2011.","links":{"documentLink":"/document/6081402","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6081402","pdfSize":"1194KB"},"title":"RoShaQ: High-performance on-chip router with shared queues"},{"order":"18","displayText":"Fabien Clermidy, Christian Bernard, Romain Lemaire, J\u00e9r\u00f4me Martin, Ivan Miro-Panades, Yvain Thonnart, Pascal Vivet, Norbert Wehn, \"MAGALI: A Network-on-Chip based multi-core system-on-chip for MIMO 4G SDR\", <i>IC Design and Technology (ICICDT) 2010 IEEE International Conference on</i>, pp. 74-77, 2010.","links":{"documentLink":"/document/5510291","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5510291","pdfSize":"121KB"},"title":"MAGALI: A Network-on-Chip based multi-core system-on-chip for MIMO 4G SDR"},{"order":"19","displayText":"Camille Jalier, Didier Lattard, Gilles Sassatelli, Pascal Benoit, Lionel Torres, \"Flexible and distributed real-time control on a 4G telecom MPSoC\", <i>Circuits and Systems (ISCAS) Proceedings of 2010 IEEE International Symposium on</i>, pp. 3961-3964, 2010.","links":{"documentLink":"/document/5537660","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5537660","pdfSize":"410KB"},"title":"Flexible and distributed real-time control on a 4G telecom MPSoC"},{"order":"20","displayText":"Fabien Clermidy, Christian Bernard, Romain Lemaire, Jerome Martin, Ivan Miro-Panades, Yvain Thonnart, Pascal Vivet, Norbert Wehn, \"A 477mW NoC-based digital baseband for MIMO 4G SDR\", <i>Solid-State Circuits Conference Digest of Technical Papers (ISSCC) 2010 IEEE International</i>, pp. 278-279, 2010.","links":{"documentLink":"/document/5433920","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5433920","pdfSize":"989KB"},"title":"A 477mW NoC-based digital baseband for MIMO 4G SDR"},{"order":"21","displayText":"Firew Siyoum, Marc Geilen, Orlando Moreira, Rick Nas, Henk Corporaal, \"Analyzing synchronous dataflow scenarios for dynamic software-defined radio applications\", <i>System on Chip (SoC) 2011 International Symposium on</i>, pp. 14-21, 2011.","links":{"documentLink":"/document/6089222","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6089222","pdfSize":"274KB"},"title":"Analyzing synchronous dataflow scenarios for dynamic software-defined radio applications"},{"order":"22","displayText":"Jeroen Declerck, Prabhat Avasare, Miguel Glassee, Amir Amin, Erik Umans, Andy Dewilde, Praveen Raghavan, Martin Palkovic, \"A flexible platform architecture for Gbps wireless communication\", <i>System on Chip (SoC) 2012 International Symposium on</i>, pp. 1-6, 2012.","links":{"documentLink":"/document/6376349","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6376349","pdfSize":"722KB"},"title":"A flexible platform architecture for Gbps wireless communication"},{"order":"23","displayText":"Stefan Scholl, Stefan Weithoffer, Norbert Wehn, \"Advanced iterative channel coding schemes: When Shannon meets Moore\", <i>Turbo Codes and Iterative Information Processing (ISTC) 2016 9th International Symposium on</i>, pp. 406-411, 2016.","links":{"documentLink":"/document/7593146","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7593146","pdfSize":"3284KB"},"title":"Advanced iterative channel coding schemes: When Shannon meets Moore"},{"order":"24","displayText":"Camille Jalier, Didier Lattard, Gilles Sassatelli, Pascal Benoit, Lionel Torres, \"A Homogeneous MPSoC with Dynamic Task Mapping for Software Defined Radio\", <i>VLSI (ISVLSI) 2010 IEEE Computer Society Annual Symposium on</i>, pp. 345-350, 2010.","links":{"documentLink":"/document/5572799","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5572799","pdfSize":"863KB"},"title":"A Homogeneous MPSoC with Dynamic Task Mapping for Software Defined Radio"},{"order":"25","displayText":"Roberto Airoldi, Jari Nurmi, \"Design & implementation of software defined radios on a homogeneous multi-processor architecture\", <i>VLSI (ISVLSI) 2013 IEEE Computer Society Annual Symposium on</i>, pp. 215-216, 2013.","links":{"documentLink":"/document/6654646","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6654646","pdfSize":"530KB"},"title":"Design & implementation of software defined radios on a homogeneous multi-processor architecture"},{"order":"26","displayText":"Ami Marowka, \"Back to Thin-Core Massively Parallel Processors\", <i>Computer</i>, vol. 44, no. 12, pp. 49-54, 2011.","links":{"documentLink":"/document/5765903","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5765903","pdfSize":"773KB"},"title":"Back to Thin-Core Massively Parallel Processors"},{"order":"27","displayText":"Ismael Gomez, Vuk Marojevic, Antoni Gelonch, \"Aloe: An open-source SDR execution environment with cognitive computing resource management capabilities\", <i>Communications Magazine IEEE</i>, vol. 49, no. 9, pp. 76-83, 2011.","links":{"documentLink":"/document/6011737","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6011737","pdfSize":"273KB"},"title":"Aloe: An open-source SDR execution environment with cognitive computing resource management capabilities"},{"order":"28","displayText":"Peter Smulders, \"The road to 100 Gb/s wireless and beyond: basic issues and key directions\", <i>Communications Magazine IEEE</i>, vol. 51, no. 12, pp. 86-91, 2013.","links":{"documentLink":"/document/6685762","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6685762","pdfSize":"190KB"},"title":"The road to 100 Gb/s wireless and beyond: basic issues and key directions"},{"order":"29","displayText":"Ismael Gomez, Vuk Marojevic, Jordi Bracke, Antoni Gelonch, \"Performance and overhead analysis of the ALOE middleware for SDR\", <i>MILITARY COMMUNICATIONS CONFERENCE 2010 - MILCOM 2010</i>, pp. 1134-1139, 2010.","links":{"documentLink":"/document/5680093","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5680093","pdfSize":"120KB"},"title":"Performance and overhead analysis of the ALOE middleware for SDR"},{"order":"30","displayText":"Tomoya Suzuki, Hideki Yamada, Toshiyuki Yamagishi, Daisuke Takeda, Koji Horisaki, Tom Vander Aa, Toshio Fujisawa, Liesbet Perre, Yasuo Unekawa, \"High-Throughput Low-Power Software-Defined Radio Using Reconfigurable Processors\", <i>Micro IEEE</i>, vol. 31, no. 6, pp. 19-28, 2011.","links":{"documentLink":"/document/6060793","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6060793","pdfSize":"1438KB"},"title":"High-Throughput, Low-Power Software-Defined Radio Using Reconfigurable Processors"}],"nonIeee":[{"order":"1","displayText":"Liang Guang, Ethiopia Nigussie, Juha Plosila, Jouni Isoaho, Hannu Tenhunen, \"Survey of Self-Adaptive NoCs with Energy-Efficiency and Dependability\", <i>International Journal of Embedded and Real-Time Communication Systems</i>, vol. 3, pp. 1, 2012.","links":{"crossRefLink":"https://doi.org/10.4018/jertcs.2012040101"},"title":"Survey of Self-Adaptive NoCs with Energy-Efficiency and Dependability"},{"order":"2","displayText":"Prabhat Avasare, Jeroen Declerck, Miguel Glassee, Amir Amin, Erik Umans, Praveen Raghavan, Martin Palkovic, \"Design Flow for Silicon Chip Implementing Novel Platform Architecture for Wireless Communication\", <i>International Journal of Embedded and Real-Time Communication Systems</i>, vol. 4, pp. 42, 2013.","links":{"crossRefLink":"https://doi.org/10.4018/jertcs.2013010103"},"title":"Design Flow for Silicon Chip Implementing Novel Platform Architecture for Wireless Communication"},{"order":"3","displayText":"Gregor Sievers, Boris H\u00fcbener, Johannes Ax, Martin Flasskamp, Wayne Kelly, Thorsten Jungeblut, Mario Porrmann, <i>Computing Platforms for Software-Defined Radio</i>, pp. 29, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-49679-5_3"},"title":""},{"order":"4","displayText":"Anthony Brandon, Joost Hoozemans, Jeroen van Straten, Stephan Wong, <i>Architecture of Computing Systems - ARCS 2017</i>, vol. 10172, pp. 177, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-54999-6_14"},"title":""},{"order":"5","displayText":"Hatam Abdoli, Hooman Nikmehr, Naser Movahedinia, Florent de Dinechin, \"Improving Energy Efficiency of OFDM Using Adaptive Precision Reconfigurable FFT\", <i>Circuits, Systems, and Signal Processing</i>, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/s00034-016-0435-z"},"title":"Improving Energy Efficiency of OFDM Using Adaptive Precision Reconfigurable FFT"},{"order":"6","displayText":"Kun-Lun Luo, Ming-Hsueh Wu, Chun-Lung Hsu, Chen-An Chen, \"Built-In Self-Test Design for the 3D-Stacked Wide-I/O DRAM\", <i>Journal of Electronic Testing</i>, vol. 32, pp. 111, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/s10836-016-5570-8"},"title":"Built-In Self-Test Design for the 3D-Stacked Wide-I/O DRAM"},{"order":"7","displayText":"Dakshina Dasari, Vincent Nelis, Benny Akesson, \"A framework for memory contention analysis in multi-core platforms\", <i>Real-Time Systems</i>, vol. 52, pp. 272, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/s11241-015-9229-9"},"title":"A framework for memory contention analysis in multi-core platforms"},{"order":"8","displayText":"Yonghui Li, Benny Akesson, Kees Goossens, \"Architecture and analysis of a dynamically-scheduled real-time memory controller\", <i>Real-Time Systems</i>, vol. 52, pp. 675, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/s11241-015-9235-y"},"title":"Architecture and analysis of a dynamically-scheduled real-time memory controller"},{"order":"9","displayText":"Zhenzhi Wu, Chen Gong, Dake Liu, \"Computational Complexity Analysis of FEC Decoding on SDR Platforms\", <i>Journal of Signal Processing Systems</i>, vol. 89, pp. 209, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/s11265-016-1184-8"},"title":"Computational Complexity Analysis of FEC Decoding on SDR Platforms"},{"order":"10","displayText":"Lu\u00eds Ot\u00e1vio Mataveli, Celso de Almeida, \"Complexity Reduction of Convolutional and Turbo Decoding Based on Reliability Thresholds\", <i>Wireless Personal Communications</i>, vol. 82, pp. 1279, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s11277-015-2282-9"},"title":"Complexity Reduction of Convolutional and Turbo Decoding Based on Reliability Thresholds"},{"order":"11","displayText":"David Szczesny, Sebastian Hessel, Anas Showk, Attila Bilgic, Uwe Hildebrand, Valerio Frascolla, <i>Innovations in Embedded and Real-Time Systems Engineering for Communication</i>, pp. 122, 2012.","links":{"crossRefLink":"https://doi.org/10.4018/978-1-4666-0912-9.ch007"},"title":""},{"order":"12","displayText":"David Szczesny, Sebastian Hessel, Anas Showk, Attila Bilgic, Uwe Hildebrand, Valerio Frascolla, \"Joint Uplink and Downlink Performance Profiling of LTE Protocol Processing on a Mobile Platform\", <i>International Journal of Embedded and Real-Time Communication Systems</i>, vol. 1, pp. 0, 2010.","links":{"crossRefLink":"https://doi.org/10.4018/jertcs.2010100102"},"title":"Joint Uplink and Downlink Performance Profiling of LTE Protocol Processing on a Mobile Platform"},{"order":"13","displayText":"Wataru Nakayama, \"Study on Heat Conduction in a Simulated Multicore Processor Chip\u2014Part II: Case Studies\", <i>Journal of Electronic Packaging</i>, vol. 135, pp. 021003, 2013.","links":{"crossRefLink":"https://doi.org/10.1115/1.4023292"},"title":"Study on Heat Conduction in a Simulated Multicore Processor Chip\u2014Part II: Case Studies"},{"order":"14","displayText":"Stefan Wallentowitz, Thomas Wild, Andreas Herkersdorf, <i>Architecture of Computing Systems \u2013 ARCS 2013</i>, vol. 7767, pp. 280, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-36424-2_24"},"title":""},{"order":"15","displayText":"Benny Akesson, Anca Molnos, Andreas Hansson, Jude Ambrose Angelo, Kees Goossens, <i>Multiprocessor System-on-Chip</i>, pp. 25, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4419-6460-1_2"},"title":""},{"order":"16","displayText":"Andreas Hansson, Kees Goossens, <i>On-Chip Interconnect with aelite</i>, pp. 1, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4419-6865-4_1"},"title":""},{"order":"17","displayText":"Robert Fasthuber, Francky Catthoor, Praveen Raghavan, Frederik Naessens, <i>Energy-Efficient Communication Processors</i>, pp. 1, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4614-4992-8_1"},"title":""},{"order":"18","displayText":"Robert Fasthuber, Francky Catthoor, Praveen Raghavan, Frederik Naessens, <i>Energy-Efficient Communication Processors</i>, pp. 25, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4614-4992-8_2"},"title":""},{"order":"19","displayText":"Robert Fasthuber, Francky Catthoor, Praveen Raghavan, Frederik Naessens, <i>Energy-Efficient Communication Processors</i>, pp. 219, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4614-4992-8_6"},"title":""},{"order":"20","displayText":"Robert Fasthuber, Francky Catthoor, Praveen Raghavan, Frederik Naessens, <i>Energy-Efficient Communication Processors</i>, pp. 171, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4614-4992-8_5"},"title":""},{"order":"21","displayText":"Frank Kienle, <i>Architectures for Baseband Signal Processing</i>, pp. 1, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4614-8030-3_1"},"title":""},{"order":"22","displayText":"Frank Kienle, <i>Architectures for Baseband Signal Processing</i>, pp. 211, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4614-8030-3_9"},"title":""},{"order":"23","displayText":"Xiaoming Dai, Zhenyu Zhang, Linglong Dai, Baoming Bai, \"A Low-Complexity Hardware-Friendly DFT-Based Channel Estimator for the LTE Uplink Channel\", <i>Wireless Personal Communications</i>, vol. 97, pp. 4813, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/s11277-017-4752-8"},"title":"A Low-Complexity Hardware-Friendly DFT-Based Channel Estimator for the LTE Uplink Channel"},{"order":"24","displayText":"Haris Javaid, Sri Parameswaran, <i>Pipelined Multiprocessor System-on-Chip for Multimedia</i>, pp. 1, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-01113-4_1"},"title":""},{"order":"25","displayText":"Bo Yang, Liang Guang, Tero S\u00e4ntti, Juha Plosila, \"Mapping multiple applications with unbounded and bounded number of cores on many-core networks-on-chip\", <i>Microprocessors and Microsystems</i>, vol. 37, pp. 460, 2013.","links":{"crossRefLink":"https://doi.org/10.1016/j.micpro.2012.08.005"},"title":"Mapping multiple applications with unbounded and bounded number of cores on many-core networks-on-chip"},{"order":"26","displayText":"Jose Nunez-Yanez, Geza Lore, \"Enabling accurate modeling of power and energy consumption in an ARM-based System-on-Chip\", <i>Microprocessors and Microsystems</i>, vol. 37, pp. 319, 2013.","links":{"crossRefLink":"https://doi.org/10.1016/j.micpro.2012.12.004"},"title":"Enabling accurate modeling of power and energy consumption in an ARM-based System-on-Chip"},{"order":"27","displayText":"Marc Belleville, Olivier Thomas, Alexandre Valentian, Fabien Clermidy, \"Designing digital circuits with nano-scale devices: Challenges and opportunities\", <i>Solid-State Electronics</i>, vol. 84, pp. 38, 2013.","links":{"crossRefLink":"https://doi.org/10.1016/j.sse.2013.02.030"},"title":"Designing digital circuits with nano-scale devices: Challenges and opportunities"},{"order":"28","displayText":"Yifan He, Dongrui She, Sander Stuijk, Henk Corporaal, \"Efficient communication support in predictable heterogeneous MPSoC designs for streaming applications\", <i>Journal of Systems Architecture</i>, vol. 59, pp. 878, 2013.","links":{"crossRefLink":"https://doi.org/10.1016/j.sysarc.2013.04.005"},"title":"Efficient communication support in predictable heterogeneous MPSoC designs for streaming applications"},{"order":"29","displayText":"Anthony Barreteau, S\u00e9bastien Le Nours, Olivier Pasquier, \"A Case Study of Simulation and Performance Evaluationof a SDR Baseband Architecture\", <i>Journal of Signal Processing Systems</i>, vol. 73, pp. 267, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/s11265-013-0764-0"},"title":"A Case Study of Simulation and Performance Evaluationof a SDR Baseband Architecture"},{"order":"30","displayText":"Davit Mirzoyan, Benny Akesson, Sander Stuijk, Kees Goossens, \"Maximizing the Number of Good Dies for Streaming Applications in NoC-Based MPSoCs Under Process Variation\", <i>ACM Transactions on Embedded Computing Systems (TECS)</i>, vol. 14, pp. 1, 2015.","links":{"documentLink":"/document/7596537","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7596537"},"title":"Maximizing the Number of Good Dies for Streaming Applications in NoC-Based MPSoCs Under Process Variation"}]},"formulaStrippedArticleTitle":"Multi-core for mobile phones","nonIeeeCitationCount":"32","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT1.089736S","lastupdate":"2021-10-05","title":"Multi-core for mobile phones","contentType":"conferences","ieeeCitationCount":"77","publicationNumber":"4926138"},{"_id":5090864,"paperCitations":{"ieee":[{"order":"1","displayText":"Chen Liao, Shiyan Hu, \"Physical-Level Synthesis for Digital Lab-On-a-Chip Considering Variation Contamination and Defect\", <i>NanoBioscience IEEE Transactions on</i>, vol. 13, no. 1, pp. 3-11, 2014.","links":{"documentLink":"/document/6750135","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6750135","pdfSize":"1470KB"},"title":"Physical-Level Synthesis for Digital Lab-On-a-Chip Considering Variation, Contamination, and Defect"},{"order":"2","displayText":"Pranab Roy, Hafizur Rahaman, Parthasarathi Gupta, Parthasarathi Dasgupta, \"A new customized testing technique using a novel design of droplet motion detector for digital microfluidic Biochip systems\", <i>Advances in Computing Communications and Informatics (ICACCI) 2013 International Conference on</i>, pp. 897-902, 2013.","links":{"documentLink":"/document/6637295","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6637295","pdfSize":"1035KB"},"title":"A new customized testing technique using a novel design of droplet motion detector for digital microfluidic Biochip systems"},{"order":"3","displayText":"Pranab Roy, Pampa Howladar, Rupam Bhattacharjee, Hafizur Rahaman, Parthasarathi Dasgupta, \"A new cross contamination aware routing method with intelligent path exploration in digital microfluidic biochips\", <i>Design & Technology of Integrated Systems in Nanoscale Era (DTIS) 2013 8th International Conference on</i>, pp. 50-55, 2013.","links":{"documentLink":"/document/6527777","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6527777","pdfSize":"2262KB"},"title":"A new cross contamination aware routing method with intelligent path exploration in digital microfluidic biochips"},{"order":"4","displayText":"Indrajit Pan, Soumyajit Chatterjee, Tuhina Samanta, \"Droplet routing and wash droplet scheduling algorithm to remove cross-contamination in digital microfluidic biochip\", <i>Intelligent Systems Design and Applications (ISDA) 2012 12th International Conference on</i>, pp. 155-160, 2012.","links":{"documentLink":"/document/6416529","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6416529","pdfSize":"511KB"},"title":"Droplet routing and wash droplet scheduling algorithm to remove cross-contamination in digital microfluidic biochip"},{"order":"5","displayText":"Debasis Mitra, Sarmishtha Ghoshal, Hafizur Rahaman, Krishnendu Chakrabarty, Bhargab B. Bhattacharya, \"Automated path planning for washing in digital microfluidic biochips\", <i>Automation Science and Engineering (CASE) 2012 IEEE International Conference on</i>, pp. 115-120, 2012.","links":{"documentLink":"/document/6386419","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6386419","pdfSize":"156KB"},"title":"Automated path planning for washing in digital microfluidic biochips"}],"nonIeee":[{"order":"1","displayText":"Jyotiranjan Swain, Sumanta Pyne, <i>VLSI Design and Test</i>, vol. 892, pp. 242, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/978-981-13-5950-7_21"},"title":""},{"order":"2","displayText":"Indrajit Pan, Ritwik Mukherjee, Hafizur Rahaman, Tuhina Samanta, Parthasarathi Dasgupta, \"Optimization algorithms for the design of digital microfluidic biochips: A survey\", <i>Computers & Electrical Engineering</i>, vol. 39, pp. 112, 2013.","links":{"crossRefLink":"https://doi.org/10.1016/j.compeleceng.2012.10.003"},"title":"Optimization algorithms for the design of digital microfluidic biochips: A survey"}]},"formulaStrippedArticleTitle":"Cross-contamination avoidance for droplet routing in digital microfluidic biochips","nonIeeeCitationCount":"2","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.113669S","lastupdate":"2021-10-05","title":"Cross-contamination avoidance for droplet routing in digital microfluidic biochips","contentType":"conferences","ieeeCitationCount":"5","publicationNumber":"4926138"},{"_id":5090867,"paperCitations":{"ieee":[{"order":"1","displayText":"Joao Andrade, Nithin George, Kimon Karras, David Novo, Frederico Pratas, Leonel Sousa, Paolo Ienne, Gabriel Falcao, Vitor Silva, \"Design Space Exploration of LDPC Decoders Using High-Level Synthesis\", <i>Access IEEE</i>, vol. 5, pp. 14600-14615, 2017.","links":{"documentLink":"/document/7981329","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7981329","pdfSize":"4815KB"},"title":"Design Space Exploration of LDPC Decoders Using High-Level Synthesis"},{"order":"2","displayText":"Florent Berthelot, Francois Charot, Charles Wagner, Christophe Wolinski, \"Design Methodology for a High Performance Robust DVB-S2 Decoder Implementation\", <i>Digital System Design: Architectures Methods and Tools (DSD) 2010 13th Euromicro Conference on</i>, pp. 667-674, 2010.","links":{"documentLink":"/document/5615527","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5615527","pdfSize":"783KB"},"title":"Design Methodology for a High Performance Robust DVB-S2 Decoder Implementation"},{"order":"3","displayText":"Jos\u00e9 Flich, Giovanni Agosta, Philipp Ampletzer, David Atienza Alonso, Carlo Brandolese, Etienne Cappe, Alessandro Cilardo, Leon Dragi\u0107, Alexandre Dray, Alen Duspara, William Fornaciari, Gerald Guillaume, Ynse Hoornenborg, Arman Iranfar, Mario Kova\u010d, Simone Libutti, Bruno Maitre, Jos\u00e9 Maria Mart\u00ednez, Giuseppe Massari, Hrvoje Mlinari\u0107, Ermis Papastefanakis, Tom\u00e1s Picornell, Igor Pilji\u0107, Anna Pupykina, Federico Reghenzani, Isabelle Staub, Rafael Tornero, Marina Zapater, Davide Zoni, \"MANGO: Exploring Manycore Architectures for Next-GeneratiOn HPC Systems\", <i>Digital System Design (DSD) 2017 Euromicro Conference on</i>, pp. 478-485, 2017.","links":{"documentLink":"/document/8049828","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8049828","pdfSize":"1367KB"},"title":"MANGO: Exploring Manycore Architectures for Next-GeneratiOn HPC Systems"},{"order":"4","displayText":"Frederico Pratas, Joao Andrade, Gabriel Falcao, Vitor Silva, Leonel Sousa, \"Open the Gates: Using High-level Synthesis towards programmable LDPC decoders on FPGAs\", <i>Global Conference on Signal and Information Processing (GlobalSIP) 2013 IEEE</i>, pp. 1274-1277, 2013.","links":{"documentLink":"/document/6737141","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6737141","pdfSize":"487KB"},"title":"Open the Gates: Using High-level Synthesis towards programmable LDPC decoders on FPGAs"},{"order":"5","displayText":"Emmanuel Boutillon, Yangyang Tang, C\u00e9dric Marchand, Pierre Bomel, \"Hardware Discrete Channel Emulator\", <i>High Performance Computing and Simulation (HPCS) 2010 International Conference on</i>, pp. 452-458, 2010.","links":{"documentLink":"/document/5547099","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5547099","pdfSize":"414KB"},"title":"Hardware Discrete Channel Emulator"},{"order":"6","displayText":"Gabriel Falcao, Joao Andrade, Vitor Silva, Leonel Sousa, \"Real-time DVB-S2 LDPC decoding on many-core GPU accelerators\", <i>Acoustics Speech and Signal Processing (ICASSP) 2011 IEEE International Conference on</i>, pp. 1685-1688, 2011.","links":{"documentLink":"/document/5946824","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5946824","pdfSize":"639KB"},"title":"Real-time DVB-S2 LDPC decoding on many-core GPU accelerators"},{"order":"7","displayText":"Soonyoung Kang, Jaekyun Moon, \"Parallel LDPC decoder implementation on GPU based on unbalanced memory coalescing\", <i>Communications (ICC) 2012 IEEE International Conference on</i>, pp. 3692-3697, 2012.","links":{"documentLink":"/document/6363991","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6363991","pdfSize":"147KB"},"title":"Parallel LDPC decoder implementation on GPU based on unbalanced memory coalescing"},{"order":"8","displayText":"Christina Gimmler, Frank Kienle, Christian Weis, Norbert Wehn, Matthias Alles, \"ASIC design of a Gbit/s LDPC decoder for iterative MIMO systems\", <i>Computing Networking and Communications (ICNC) 2012 International Conference on</i>, pp. 192-197, 2012.","links":{"documentLink":"/document/6167409","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6167409","pdfSize":"265KB"},"title":"ASIC design of a Gbit/s LDPC decoder for iterative MIMO systems"},{"order":"9","displayText":"Andreas Diavastos, Panayiotis Petrides, Gabriel Falcao, Pedro Trancoso, \"LDPC Decoding on the Intel SCC\", <i>Parallel Distributed and Network-Based Processing (PDP) 2012 20th Euromicro International Conference on</i>, pp. 57-65, 2012.","links":{"documentLink":"/document/6169530","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6169530","pdfSize":"1364KB"},"title":"LDPC Decoding on the Intel SCC"},{"order":"10","displayText":"Purushotham Murugappa, Vianney Lapotre, Amer Baghdadi, Michel Jezequel, \"Rapid design and prototyping of a reconfigurable decoder architecture for QC-LDPC codes\", <i>Rapid System Prototyping (RSP) 2013 International Symposium on</i>, pp. 87-93, 2013.","links":{"documentLink":"/document/6683963","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6683963","pdfSize":"1262KB"},"title":"Rapid design and prototyping of a reconfigurable decoder architecture for QC-LDPC codes"},{"order":"11","displayText":"C\u00e9dric Marchand, Laura Conde-Canencia, Emmanuel Boutillon, \"Architecture and finite precision optimization for layered LDPC decoders\", <i>Signal Processing Systems (SIPS) 2010 IEEE Workshop on</i>, pp. 350-355, 2010.","links":{"documentLink":"/document/5624816","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5624816","pdfSize":"451KB"},"title":"Architecture and finite precision optimization for layered LDPC decoders"},{"order":"12","displayText":"Denise C. Alves, Cesar G. Chaves, Eduardo R. de Lima, Gabriel S. da Silva, Augusto F. R. Queiroz, \"FPGA implementation of a FEC decoding subsystem for a DVB-S2 receiver\", <i>Programmable Logic (SPL) 2014 IX Southern Conference on</i>, pp. 1-6, 2014.","links":{"documentLink":"/document/7002218","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7002218","pdfSize":"282KB"},"title":"FPGA implementation of a FEC decoding subsystem for a DVB-S2 receiver"},{"order":"13","displayText":"C. Marchand, L. Conde-Canencia, E. Boutillon, \"High-speed conflict-free layered LDPC decoder for the DVB-S2 -T2 AND -C2 standards\", <i>Signal Processing Systems (SiPS) 2013 IEEE Workshop on</i>, pp. 118-123, 2013.","links":{"documentLink":"/document/6674491","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6674491","pdfSize":"166KB"},"title":"High-speed conflict-free layered LDPC decoder for the DVB-S2, -T2 AND -C2 standards"},{"order":"14","displayText":"C\u00e9dric Marchand, Emmanuel Boutillon, \"LDPC decoder architecture for DVB-S2 and DVB-S2X standards\", <i>Signal Processing Systems (SiPS) 2015 IEEE Workshop on</i>, pp. 1-5, 2015.","links":{"documentLink":"/document/7345034","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7345034","pdfSize":"610KB"},"title":"LDPC decoder architecture for DVB-S2 and DVB-S2X standards"},{"order":"15","displayText":"Kai Zhang, Xinming Huang, Zhongfeng Wang, \"A dual-rate LDPC decoder for china multimedia mobile broadcasting systems\", <i>Consumer Electronics IEEE Transactions on</i>, vol. 56, no. 2, pp. 399-407, 2010.","links":{"documentLink":"/document/5505946","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5505946","pdfSize":"1823KB"},"title":"A dual-rate LDPC decoder for china multimedia mobile broadcasting systems"},{"order":"16","displayText":"Frank Kienle, Norbert Wehn, Heinrich Meyr, \"On Complexity Energy- and Implementation-Efficiency of Channel Decoders\", <i>Communications IEEE Transactions on</i>, vol. 59, no. 12, pp. 3301-3310, 2011.","links":{"documentLink":"/document/6029342","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6029342","pdfSize":"1010KB"},"title":"On Complexity, Energy- and Implementation-Efficiency of Channel Decoders"},{"order":"17","displayText":"Huang-Chang Lee, Mao-Ruei Li, Jyun-Kai Hu, Po-Chiao Chou, Yeong-Luh Ueng, \"Optimization Techniques for the Efficient Implementation of High-Rate Layered QC-LDPC Decoders\", <i>Circuits and Systems I: Regular Papers IEEE Transactions on</i>, vol. 64, no. 2, pp. 457-470, 2017.","links":{"documentLink":"/document/7725494","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7725494","pdfSize":"2995KB"},"title":"Optimization Techniques for the Efficient Implementation of High-Rate Layered QC-LDPC Decoders"},{"order":"18","displayText":"Yang Sun, Joseph R. Cavallaro, \"VLSI Architecture for Layered Decoding of QC-LDPC Codes With High Circulant Weight\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 21, no. 10, pp. 1960-1964, 2013.","links":{"documentLink":"/document/6338364","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6338364","pdfSize":"361KB"},"title":"VLSI Architecture for Layered Decoding of QC-LDPC Codes With High Circulant Weight"},{"order":"19","displayText":"Jonghong Kim, Wonyong Sung, \"Rate-0.96 LDPC Decoding VLSI for Soft-Decision Error Correction of NAND Flash Memory\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 22, no. 5, pp. 1004-1015, 2014.","links":{"documentLink":"/document/6547748","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6547748","pdfSize":"3401KB"},"title":"Rate-0.96 LDPC Decoding VLSI for Soft-Decision Error Correction of NAND Flash Memory"},{"order":"20","displayText":"Xiongxin Zhao, Zhixiang Chen, Xiao Peng, Dajiang Zhou, Satoshi Goto, \"DVB-T2 LDPC decoder with perfect conflict resolution\", <i>VLSI Design Automation and Test (VLSI-DAT) 2012 International Symposium on</i>, pp. 1-4, 2012.","links":{"documentLink":"/document/6212664","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6212664","pdfSize":"331KB"},"title":"DVB-T2 LDPC decoder with perfect conflict resolution"},{"order":"21","displayText":"J.-C. Sibel, M. Crussiere, J.-F. Helard, \"Analysis of Decoding Failures of DVB-S2 LDPC Codes\", <i>Vehicular Technology Conference (VTC Fall) 2014 IEEE 80th</i>, pp. 1-6, 2014.","links":{"documentLink":"/document/6965878","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6965878","pdfSize":"161KB"},"title":"Analysis of Decoding Failures of DVB-S2 LDPC Codes"},{"order":"22","displayText":"Changde He, Congwei Liao, Yinan Liang, Shengdong Zhang, \"A New Integrated Gate Driver with Shift Register Circuits Employing 4 Clocks for 14.1-inch TFT-LCD\", <i>Electrical and Control Engineering (ICECE) 2010 International Conference on</i>, pp. 149-152, 2010.","links":{"documentLink":"/document/5630789","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5630789","pdfSize":"627KB"},"title":"A New Integrated Gate Driver with Shift Register Circuits Employing 4 Clocks for 14.1-inch TFT-LCD"},{"order":"23","displayText":"Francisco L\u00e1zaro Blasco, Chen Tang, \"Implementation of a Multi-User Detector for satellite return links on a GPU platform\", <i>Advanced Satellite Multimedia Systems Conference and the 13th Signal Processing for Space Communications Workshop (ASMS/SPSC) 2014 7th</i>, pp. 66-72, 2014.","links":{"documentLink":"/document/6934525","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6934525","pdfSize":"622KB"},"title":"Implementation of a Multi-User Detector for satellite return links on a GPU platform"},{"order":"24","displayText":"Sarah J. Johnson, Vikram A. Chandrasetty, Andrew M. Lance, \"Repeat-accumulate codes for reconciliation in continuous variable quantum key distribution\", <i>Communications Theory Workshop (AusCTW) 2016 Australian</i>, pp. 18-23, 2016.","links":{"documentLink":"/document/7433603","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7433603","pdfSize":"245KB"},"title":"Repeat-accumulate codes for reconciliation in continuous variable quantum key distribution"},{"order":"25","displayText":"Ahmed A. Emran, Maha Elsabrouty, Osamu Muta, Hiroshi Furukawa, \"Optimized quantization and scaling of layered LDPC scaled min-sum decoder\", <i>Information Theory (ISIT) 2015 IEEE International Symposium on</i>, pp. 2668-2672, 2015.","links":{"documentLink":"/document/7282940","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7282940","pdfSize":"338KB"},"title":"Optimized quantization and scaling of layered LDPC scaled min-sum decoder"},{"order":"26","displayText":"Vladimir L. Petrovi\u0107, Milo\u0161 M. Markovi\u0107, Dragomir M. El Mezeni, Lazar V. Saranovac, Andreja Rado\u0161evi\u0107, \"Flexible High Throughput QC-LDPC Decoder With Perfect Pipeline Conflicts Resolution and Efficient Hardware Utilization\", <i>Circuits and Systems I: Regular Papers IEEE Transactions on</i>, vol. 67, no. 12, pp. 5454-5467, 2020.","links":{"documentLink":"/document/9179021","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9179021","pdfSize":"3750KB"},"title":"Flexible High Throughput QC-LDPC Decoder With Perfect Pipeline Conflicts Resolution and Efficient Hardware Utilization"}],"nonIeee":[{"order":"1","displayText":"Gabriel Falcao, Marco Gomes, Vitor Silva, Leonel Sousa, Joao Cacheira, \"Configurable M-factor VLSI DVB-S2 LDPC decoder architecture with optimized memory tiling design\", <i>EURASIP Journal on Wireless Communications and Networking</i>, vol. 2012, 2012.","links":{"crossRefLink":"https://doi.org/10.1186/1687-1499-2012-98"},"title":"Configurable M-factor VLSI DVB-S2 LDPC decoder architecture with optimized memory tiling design"},{"order":"2","displayText":"Frank Kienle, <i>Architectures for Baseband Signal Processing</i>, pp. 185, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4614-8030-3_8"},"title":""},{"order":"3","displayText":"Frank Kienle, <i>Architectures for Baseband Signal Processing</i>, pp. 67, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4614-8030-3_4"},"title":""},{"order":"4","displayText":"Frank Kienle, <i>Architectures for Baseband Signal Processing</i>, pp. 211, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4614-8030-3_9"},"title":""},{"order":"5","displayText":"Yan YING, Dan BAO, Zhiyi YU, Xiaoyang ZENG, Yun CHEN, \"A Cost-Efficient LDPC Decoder for DVB-S2 with the Solution to Address Conflict Issue\", <i>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences</i>, vol. E93-A, pp. 1415, 2010.","links":{"crossRefLink":"https://doi.org/10.1587/transfun.E93.A.1415"},"title":"A Cost-Efficient LDPC Decoder for DVB-S2 with the Solution to Address Conflict Issue"},{"order":"6","displayText":"C\u00e9dric Marchand, Laura Conde-Canencia, Emmanuel Boutillon, \"Architecture and Finite Precision Optimization for Layered LDPC Decoders\", <i>Journal of Signal Processing Systems</i>, vol. 65, pp. 185, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/s11265-011-0604-z"},"title":"Architecture and Finite Precision Optimization for Layered LDPC Decoders"},{"order":"7","displayText":"Frank Kienle, <i>Architectures for Baseband Signal Processing</i>, pp. 147, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4614-8030-3_7"},"title":""}]},"formulaStrippedArticleTitle":"A novel LDPC decoder for DVB-S2 IP","nonIeeeCitationCount":"7","contentTypeDisplay":"Conferences","patentCitationCount":"6","mlTime":"PT0.415721S","lastupdate":"2021-09-18","title":"A novel LDPC decoder for DVB-S2 IP","contentType":"conferences","ieeeCitationCount":"26","publicationNumber":"4926138"},{"_id":5090868,"formulaStrippedArticleTitle":"A flexible floating-point wavelet transform and wavelet packet processor","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.019878S","lastupdate":"2021-10-05","title":"A flexible floating-point wavelet transform and wavelet packet processor","contentType":"conferences","ieeeCitationCount":"0","publicationNumber":"4926138"},{"_id":5090871,"paperCitations":{"ieee":[{"order":"1","displayText":"James Williamson, Yinghai Lu, Li Shang, Hai Zhou, Xuan Zeng, \"Parallel cross-layer optimization of high-level synthesis and physical design\", <i>Design Automation Conference (ASP-DAC) 2011 16th Asia and South Pacific</i>, pp. 467-472, 2011.","links":{"documentLink":"/document/5722235","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5722235","pdfSize":"165KB"},"title":"Parallel cross-layer optimization of high-level synthesis and physical design"},{"order":"2","displayText":"Lalith Suresh, Navaneeth Rameshan, M. S. Gaur, Mark Zwolinski, Vijay Laxmi, \"Acceleration of Functional Validation Using GPGPU\", <i>Electronic Design Test and Application (DELTA) 2011 Sixth IEEE International Symposium on</i>, pp. 211-216, 2011.","links":{"documentLink":"/document/5729569","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5729569","pdfSize":"341KB"},"title":"Acceleration of Functional Validation Using GPGPU"},{"order":"3","displayText":"Mozhgan K. Chimeh, Paul Cockshott, \"Optimising simulation data structures for the Xeon Phi\", <i>High Performance Computing & Simulation (HPCS) 2016 International Conference on</i>, pp. 364-371, 2016.","links":{"documentLink":"/document/7568358","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7568358","pdfSize":"321KB"},"title":"Optimising simulation data structures for the Xeon Phi"},{"order":"4","displayText":"Hao Qian, Yangdong Deng, \"Accelerating RTL simulation with GPUs\", <i>Computer-Aided Design (ICCAD) 2011 IEEE/ACM International Conference on</i>, pp. 687-693, 2011.","links":{"documentLink":"/document/6105404","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6105404","pdfSize":"2097KB"},"title":"Accelerating RTL simulation with GPUs"},{"order":"5","displayText":"Hunta H.-W. Wang, Louis Y.-Z. Lin, Ryan H.-M. Huang, Charles H.-P. Wen, \"CASTA: CUDA-Accelerated Static Timing Analysis for VLSI Designs\", <i>Parallel Processing (ICPP) 2014 43rd International Conference on</i>, pp. 192-200, 2014.","links":{"documentLink":"/document/6957228","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6957228","pdfSize":"509KB"},"title":"CASTA: CUDA-Accelerated Static Timing Analysis for VLSI Designs"},{"order":"6","displayText":"Swaroop Nunna, Unmesh D. Bordoloi, Samarjit Chakraborty, Petru Eles, Zebo Peng, \"Exploiting GPU On-chip Shared Memory for Accelerating Schedulability Analysis\", <i>Electronic System Design (ISED) 2010 International Symposium on</i>, pp. 147-152, 2010.","links":{"documentLink":"/document/5715166","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5715166","pdfSize":"385KB"},"title":"Exploiting GPU On-chip Shared Memory for Accelerating Schedulability Analysis"},{"order":"7","displayText":"Matthew Beckler, R. D. Shawn Blanton, \"GPU-accelerated fault dictionary generation for the TRAX fault model\", <i>Test Conference in Asia (ITC-Asia) 2017 International</i>, pp. 34-39, 2017.","links":{"documentLink":"/document/8097107","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8097107","pdfSize":"127KB"},"title":"GPU-accelerated fault dictionary generation for the TRAX fault model"},{"order":"8","displayText":"Elsa Gonsiorowski, Christopher Carothers, Carl Tropper, \"Modeling Large Scale Circuits Using Massively Parallel Discrete-Event Simulation\", <i>Modeling Analysis & Simulation of Computer and Telecommunication Systems (MASCOTS) 2012 IEEE 20th International Symposium on</i>, pp. 127-133, 2012.","links":{"documentLink":"/document/6298172","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6298172","pdfSize":"225KB"},"title":"Modeling Large Scale Circuits Using Massively Parallel Discrete-Event Simulation"},{"order":"9","displayText":"Bo-Cheng Charles Lai, Hsien-Kai Kuo, Jing-Yang Jou, \"A Cache Hierarchy Aware Thread Mapping Methodology for GPGPUs\", <i>Computers IEEE Transactions on</i>, vol. 64, no. 4, pp. 884-898, 2015.","links":{"documentLink":"/document/6747979","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6747979","pdfSize":"2546KB"},"title":"A Cache Hierarchy Aware Thread Mapping Methodology for GPGPUs"},{"order":"10","displayText":"Min Li, Michael S. Hsiao, \"3-D Parallel Fault Simulation With GPGPU\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 30, no. 10, pp. 1545-1555, 2011.","links":{"documentLink":"/document/6022009","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6022009","pdfSize":"622KB"},"title":"3-D Parallel Fault Simulation With GPGPU"},{"order":"11","displayText":"Eric Schneider, Michael A. Kochte, Stefan Holst, Xiaoqing Wen, Hans-Joachim Wunderlich, \"GPU-Accelerated Simulation of Small Delay Faults\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 36, no. 5, pp. 829-841, 2017.","links":{"documentLink":"/document/7556264","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7556264","pdfSize":"1624KB"},"title":"GPU-Accelerated Simulation of Small Delay Faults"},{"order":"12","displayText":"Huawei Li, Dawen Xu, Yinhe Han, Kwang-Ting Cheng, Xiaowei Li, \"nGFSIM : A GPU-based fault simulator for 1-to-n detection and its applications\", <i>Test Conference (ITC) 2010 IEEE International</i>, pp. 1-10, 2010.","links":{"documentLink":"/document/5699235","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5699235","pdfSize":"403KB"},"title":"nGFSIM : A GPU-based fault simulator for 1-to-n detection and its applications"},{"order":"13","displayText":"Matthew Beckler, R. D. Blanton, \"Fault simulation acceleration for TRAX dictionary construction using GPUs\", <i>Test Conference (ITC) 2017 IEEE International</i>, pp. 1-9, 2017.","links":{"documentLink":"/document/8242078","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8242078","pdfSize":"137KB"},"title":"Fault simulation acceleration for TRAX dictionary construction using GPUs"},{"order":"14","displayText":"Eric Schneider, Hans-Joachim Wunderlich, \"High-Throughput Transistor-Level Fault Simulation on GPUs\", <i>Asian Test Symposium (ATS) 2016 IEEE 25th</i>, pp. 150-155, 2016.","links":{"documentLink":"/document/7796104","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7796104","pdfSize":"313KB"},"title":"High-Throughput Transistor-Level Fault Simulation on GPUs"},{"order":"15","displayText":"Zhang Yuxuan, Wei Tingcun, Kai Yaowen, Fan Xiaoya, Zhang Meng, Zhao Lili, \"Logic simulation acceleration based on GPU\", <i>Mixed Design of Integrated Circuits and Systems (MIXDES) 2011 Proceedings of the 18th International Conference</i>, pp. 608-613, 2011.","links":{"documentLink":"/document/6015997","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6015997","pdfSize":"311KB"},"title":"Logic simulation acceleration based on GPU"},{"order":"16","displayText":"Yinghai Lu, Hai Zhou, Li Shang, Xuan Zeng, \"Multicore Parallelization of Min-Cost Flow for CAD Applications\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 29, no. 10, pp. 1546-1557, 2010.","links":{"documentLink":"/document/5580222","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5580222","pdfSize":"1157KB"},"title":"Multicore Parallelization of Min-Cost Flow for CAD Applications"},{"order":"17","displayText":"Vinicius N. Possani, Alan Mishchenko, Renato P. Ribas, Andre I. Reis, \"Parallel Combinational Equivalence Checking\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 39, no. 10, pp. 3081-3092, 2020.","links":{"documentLink":"/document/8862936","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8862936","pdfSize":"1881KB"},"title":"Parallel Combinational Equivalence Checking"},{"order":"18","displayText":"Liyang Lai, Qiting Zhang, Hans Tsai, Wu-Tung Cheng, \"GPU-based Hybrid Parallel Logic Simulation for Scan Patterns\", <i>Test Conference in Asia (ITC-Asia) 2020 IEEE International</i>, pp. 118-123, 2020.","links":{"documentLink":"/document/9226572","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9226572","pdfSize":"370KB"},"title":"GPU-based Hybrid Parallel Logic Simulation for Scan Patterns"},{"order":"19","displayText":"Zhanwei Zhong, Guoliang Li, Qinfu Yang, Krishnendu Chakrabarty, \"Access-Time Minimization for the IJTAG Network Using Data Broadcast and Hardware Parallelism\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 40, no. 1, pp. 185-198, 2021.","links":{"documentLink":"/document/9080123","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9080123","pdfSize":"2679KB"},"title":"Access-Time Minimization for the IJTAG Network Using Data Broadcast and Hardware Parallelism"},{"order":"20","displayText":"Hua-Ren Li, Hsing-Chung Liang, \"GPU-based ATPG System by Scaling Memory Usage and Reducing Data Transfer\", <i>Test Symposium (ETS) 2021 IEEE European</i>, pp. 1-2, 2021.","links":{"documentLink":"/document/9465466","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9465466","pdfSize":"2171KB"},"title":"GPU-based ATPG System by Scaling Memory Usage and Reducing Data Transfer"}],"nonIeee":[{"order":"1","displayText":"Jos\u00e9 Monteiro, Rakesh Patel, Vivek Tiwari, <i>Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology</i>, pp. 57, 2016.","links":{"crossRefLink":"https://doi.org/10.1201/b19714-5"},"title":""},{"order":"2","displayText":"Hao Qian, Yangdong Deng, Bo Wang, Shuai Mu, \"Towards accelerating irregular EDA applications with GPUs\", <i>Integration</i>, vol. 45, pp. 46, 2012.","links":{"crossRefLink":"https://doi.org/10.1016/j.vlsi.2011.05.004"},"title":"Towards accelerating irregular EDA applications with GPUs"},{"order":"3","displayText":"Ming Ming Peng, Ji Shun Kuang, \"A GPU-Based Fault Simulator for Small-Delay Faults\", <i>Advanced Materials Research</i>, vol. 753-755, pp. 2235, 2013.","links":{"crossRefLink":"https://doi.org/10.4028/www.scientific.net/AMR.753-755.2235"},"title":"A GPU-Based Fault Simulator for Small-Delay Faults"},{"order":"4","displayText":"Yangdong Deng, Yuhao Zhu, Wang Bo, <i>GPU Solutions to Multi-scale Problems in Science and Engineering</i>, pp. 517, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-16405-7_32"},"title":""},{"order":"5","displayText":"Unmesh D. Bordoloi, Samarjit Chakraborty, \"GPU-based Acceleration of System-level Design Tasks\", <i>International Journal of Parallel Programming</i>, vol. 38, pp. 225, 2010.","links":{"crossRefLink":"https://doi.org/10.1007/s10766-009-0125-6"},"title":"GPU-based Acceleration of System-level Design Tasks"},{"order":"6","displayText":"Alper Sen, Baris Aksanli, Murat Bozkurt, \"Speeding Up Cycle Based Logic Simulation Using Graphics Processing Units\", <i>International Journal of Parallel Programming</i>, vol. 39, pp. 639, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/s10766-011-0164-7"},"title":"Speeding Up Cycle Based Logic Simulation Using Graphics Processing Units"},{"order":"7","displayText":"Fanchao Wang, Hanbin Zhu, Pranjay Popli, Yao Xiao, Paul Bodgan, Shahin Nazarian, \"Accelerating Coverage Directed Test Generation for Functional Verification: A Neural Network-based Framework\", <i>Proceedings of the 2018 on Great Lakes Symposium on VLSI</i>, pp. 207, 2018.","links":{"documentLink":"/document/8413505","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8413505"},"title":"Accelerating Coverage Directed Test Generation for Functional Verification: A Neural Network-based Framework"}]},"formulaStrippedArticleTitle":"GCS: High-performance gate-level simulation with GPGPUs","nonIeeeCitationCount":"7","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.920247S","lastupdate":"2021-10-05","title":"GCS: High-performance gate-level simulation with GPGPUs","contentType":"conferences","ieeeCitationCount":"20","publicationNumber":"4926138"},{"_id":5090873,"paperCitations":{"ieee":[{"order":"1","displayText":"Chen-Wei Lin, Hao-Yu Yang, Chin-Yuan Huang, Hung-Hsin Chen, Mango C.-T. Chao, \"Detecting stability faults in sub-threshold SRAMs\", <i>Computer-Aided Design (ICCAD) 2011 IEEE/ACM International Conference on</i>, pp. 28-33, 2011.","links":{"documentLink":"/document/6105301","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6105301","pdfSize":"481KB"},"title":"Detecting stability faults in sub-threshold SRAMs"},{"order":"2","displayText":"Chen-Wei Lin, Hung-Hsin Chen, Hao-Yu Yang, Chin-Yuan Huang, Mango C.-T. Chao, Rei-Fu Huang, \"Fault Models and Test Methods for Subthreshold SRAMs\", <i>Computers IEEE Transactions on</i>, vol. 62, no. 3, pp. 468-481, 2013.","links":{"documentLink":"/document/6112749","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6112749","pdfSize":"2047KB"},"title":"Fault Models and Test Methods for Subthreshold SRAMs"},{"order":"3","displayText":"Chen-Wei Lin, Chin-Yuan Huang, Mango C.-T. Chao, \"Testing of a low-VMIN data-aware dynamic-supply 8T SRAM\", <i>VLSI Test Symposium (VTS) 2013 IEEE 31st</i>, pp. 1-6, 2013.","links":{"documentLink":"/document/6548895","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6548895","pdfSize":"241KB"},"title":"Testing of a low-VMIN data-aware dynamic-supply 8T SRAM"},{"order":"4","displayText":"Hao-Yu Yang, Chi-Min Chang, Mango C.-T. Chao, Rei-Fu Huang, Shih-Chin Lin, \"Testing Methodology of Embedded DRAMs\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 20, no. 9, pp. 1715-1728, 2012.","links":{"documentLink":"/document/5981413","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5981413","pdfSize":"2005KB"},"title":"Testing Methodology of Embedded DRAMs"},{"order":"5","displayText":"Chen-Wei Lin, Hung-Hsin Chen, Hao-Yu Yang, Mango C.-T. Chao, Rei-Fu Huang, \"Fault models and test methods for subthreshold SRAMs\", <i>Test Conference (ITC) 2010 IEEE International</i>, pp. 1-10, 2010.","links":{"documentLink":"/document/5699245","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5699245","pdfSize":"443KB"},"title":"Fault models and test methods for subthreshold SRAMs"},{"order":"6","displayText":"Josef Kinseher, Leonardo B. Zordan, Ilia Polian, Andreas Leininger, \"Improving SRAM test quality by leveraging self-timed circuits\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2016</i>, pp. 984-989, 2016.","links":{"documentLink":"/document/7459450","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7459450","pdfSize":"493KB"},"title":"Improving SRAM test quality by leveraging self-timed circuits"},{"order":"7","displayText":"Josef Kinseher, Moritz Voelker, Ilia Polian, \"Improving Testability and Reliability of Advanced SRAM Architectures\", <i>Emerging Topics in Computing IEEE Transactions on</i>, vol. 7, no. 3, pp. 456-467, 2019.","links":{"documentLink":"/document/7870663","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7870663","pdfSize":"2355KB"},"title":"Improving Testability and Reliability of Advanced SRAM Architectures"},{"order":"8","displayText":"Guilherme Cardoso Medeiros, Cemil Cem G\u00fcrsoy, Lizhou Wu, Moritz Fieback, Maksim Jenihhin, Mottaqiallah Taouil, Said Hamdioui, \"A DFT Scheme to Improve Coverage of Hard-to-Detect Faults in FinFET SRAMs\", <i>2020 Design Automation & Test in Europe Conference & Exhibition (DATE)</i>, pp. 792-797, 2020.","links":{"documentLink":"/document/9116278","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9116278","pdfSize":"622KB"},"title":"A DFT Scheme to Improve Coverage of Hard-to-Detect Faults in FinFET SRAMs"},{"order":"9","displayText":"Sheetal Barekar, Madan Mali, \"On-Chip Area and Test Time Effective Weak Resistive Open Defect Detection Technique for Cache Memory\", <i>Circuits and System (LASCAS) 2021 IEEE 12th Latin America Symposium on</i>, pp. 1-4, 2021.","links":{"documentLink":"/document/9459175","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9459175","pdfSize":"928KB"},"title":"On-Chip Area and Test Time Effective Weak Resistive Open Defect Detection Technique for Cache Memory"}],"nonIeee":[{"order":"1","displayText":"Aswin Raghav Krishna, Seetharam Narasimhan, Xinmu Wang, Swarup Bhunia, <i>Cryptographic Hardware and Embedded Systems \u2013 CHES 2011</i>, vol. 6917, pp. 407, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-23951-9_27"},"title":""}]},"formulaStrippedArticleTitle":"A new design-for-test technique for SRAM core-cell stability faults","nonIeeeCitationCount":"1","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.175446S","lastupdate":"2021-08-14","title":"A new design-for-test technique for SRAM core-cell stability faults","contentType":"conferences","ieeeCitationCount":"9","publicationNumber":"4926138"},{"_id":5090882,"paperCitations":{"ieee":[{"order":"1","displayText":"Samir Kouro, Mariusz Malinowski, K. Gopakumar, Josep Pou, Leopoldo G. Franquelo, Bin Wu, Jose Rodriguez, Marcelo A. P\u00e9rez, Jose I. Leon, \"Recent Advances and Industrial Applications of Multilevel Converters\", <i>Industrial Electronics IEEE Transactions on</i>, vol. 57, no. 8, pp. 2553-2580, 2010.","links":{"documentLink":"/document/5482117","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5482117","pdfSize":"2188KB"},"title":"Recent Advances and Industrial Applications of Multilevel Converters"},{"order":"2","displayText":"Chun Wei Lin, Bing Shiun Hsieh, Ying Xu Tsai, \"A dimming technique for light emitting diode\", <i>Electron Devices and Solid State Circuit (EDSSC) 2012 IEEE International Conference on</i>, pp. 1-3, 2012.","links":{"documentLink":"/document/6482824","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6482824","pdfSize":"248KB"},"title":"A dimming technique for light emitting diode"},{"order":"3","displayText":"Iman Shahosseini, Elie Lefeuvre, Johan Moulin, Emile Martincic, Marion Woytasik, Ga\u00ebl Pillonnet, Guy Lemarquand, \"Planar Microcoil Optimization of MEMS Electrodynamic Microspeakers\", <i>Magnetics IEEE Transactions on</i>, vol. 49, no. 8, pp. 4843-4850, 2013.","links":{"documentLink":"/document/6459033","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6459033","pdfSize":"1014KB"},"title":"Planar Microcoil Optimization of MEMS Electrodynamic Microspeakers"},{"order":"4","displayText":"Iman Shahosseini, Elie Lefeuvre, Johan Moulin, Emile Martincic, Marion Woytasik, Guy Lemarquand, \"Optimization and Microfabrication of High Performance Silicon-Based MEMS Microspeaker\", <i>Sensors Journal IEEE</i>, vol. 13, no. 1, pp. 273-284, 2013.","links":{"documentLink":"/document/6280591","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6280591","pdfSize":"1334KB"},"title":"Optimization and Microfabrication of High Performance Silicon-Based MEMS Microspeaker"},{"order":"5","displayText":"Chongfei Jin, Meng Tong Tan, Kye Yak See, \"High-efficiency filterless Class D amplifier with peak detector\", <i>Devices Circuits and Systems (ICCDCS) 2012 8th International Caribbean Conference on</i>, pp. 1-4, 2012.","links":{"documentLink":"/document/6188910","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6188910","pdfSize":"1182KB"},"title":"High-efficiency filterless Class D amplifier with peak detector"}]},"formulaStrippedArticleTitle":"Enhanced design of filterless class-D audio amplifier","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.064277S","lastupdate":"2021-10-02","title":"Enhanced design of filterless class-D audio amplifier","contentType":"conferences","ieeeCitationCount":"5","publicationNumber":"4926138"},{"_id":5090885,"paperCitations":{"ieee":[{"order":"1","displayText":"Paul Bogdan, Radu Marculescu, Siddharth Jain, Rafael Tornero Gavila, \"An Optimal Control Approach to Power Management for Multi-Voltage and Frequency Islands Multiprocessor Platforms under Highly Variable Workloads\", <i>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</i>, pp. 35-42, 2012.","links":{"documentLink":"/document/6209260","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6209260","pdfSize":"504KB"},"title":"An Optimal Control Approach to Power Management for Multi-Voltage and Frequency Islands Multiprocessor Platforms under Highly Variable Workloads"},{"order":"2","displayText":"Piotr Zaj\u0105c, Melvin Galicia, Cezary Maj, Andrzej Napieralski, \"Investigation of localized thermal vias for temperature reduction in 3D multicore processors\", <i>Mixed Design of Integrated Circuits & Systems (MIXDES) 2015 22nd International Conference</i>, pp. 426-430, 2015.","links":{"documentLink":"/document/7208556","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7208556","pdfSize":"1217KB"},"title":"Investigation of localized thermal vias for temperature reduction in 3D multicore processors"},{"order":"3","displayText":"Vivek Chaturvedi, Amit Kumar Singh, Wei Zhang, Thambipillai Srikanthan, \"Thermal-aware task scheduling for peak temperature minimization under periodic constraint for 3D-MPSoCs\", <i>Rapid System Prototyping (RSP) 2014 25th IEEE International Symposium on</i>, pp. 107-113, 2014.","links":{"documentLink":"/document/6966900","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6966900","pdfSize":"1043KB"},"title":"Thermal-aware task scheduling for peak temperature minimization under periodic constraint for 3D-MPSoCs"},{"order":"4","displayText":"Kameswar Rao Vaddina, Tamoghna Mitra, Pasi Liljeberg, Juha Plosila, \"Thermal modelling of 3D multicore systems in a flip-chip package\", <i>SOC Conference (SOCC) 2010 IEEE International</i>, pp. 379-383, 2010.","links":{"documentLink":"/document/5784700","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5784700","pdfSize":"1381KB"},"title":"Thermal modelling of 3D multicore systems in a flip-chip package"},{"order":"5","displayText":"Han Wang, Yuzhuo Fu, Ting Liu, Jiafang Wang, \"Thermal management via task scheduling for 3D NoC based multi-processor\", <i>SoC Design Conference (ISOCC) 2010 International</i>, pp. 440-444, 2010.","links":{"documentLink":"/document/5682875","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5682875","pdfSize":"277KB"},"title":"Thermal management via task scheduling for 3D NoC based multi-processor"},{"order":"6","displayText":"Kyungsu Kang, Jongpil Jung, Chong-Min Kyung, \"Performance maximization of 3D-stacked cache memory on DVFS-enabled processor\", <i>SoC Design Conference (ISOCC) 2010 International</i>, pp. 47-50, 2010.","links":{"documentLink":"/document/5682975","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5682975","pdfSize":"625KB"},"title":"Performance maximization of 3D-stacked cache memory on DVFS-enabled processor"},{"order":"7","displayText":"Kyungsu Kang, Jungsoo Kim, Sungjoo Yoo, Chong-Min Kyung, \"Runtime Power Management of 3-D Multi-Core Architectures Under Peak Power and Temperature Constraints\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 30, no. 6, pp. 905-918, 2011.","links":{"documentLink":"/document/5768133","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5768133","pdfSize":"860KB"},"title":"Runtime Power Management of 3-D Multi-Core Architectures Under Peak Power and Temperature Constraints"},{"order":"8","displayText":"Mohamed M. Sabry, Ayse K. Coskun, David Atienza, Tajana \u0160imuni\u0107 Rosing, Thomas Brunschwiler, \"Energy-Efficient Multiobjective Thermal Control for Liquid-Cooled 3-D Stacked Architectures\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 30, no. 12, pp. 1883-1896, 2011.","links":{"documentLink":"/document/6071089","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6071089","pdfSize":"876KB"},"title":"Energy-Efficient Multiobjective Thermal Control for Liquid-Cooled 3-D Stacked Architectures"},{"order":"9","displayText":"Tiantao Lu, Caleb Serafy, Zhiyuan Yang, Sandeep Kumar Samal, Sung Kyu Lim, Ankur Srivastava, \"TSV-Based 3-D ICs: Design Methods and Tools\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 36, no. 10, pp. 1593-1619, 2017.","links":{"documentLink":"/document/7849155","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7849155","pdfSize":"2542KB"},"title":"TSV-Based 3-D ICs: Design Methods and Tools"},{"order":"10","displayText":"Ranjita Dash, Jos\u00e9 L. Risco-Mart\u00edn, Ashok Kumar Turuk, Jos\u00e9 L. Ayala, Vinod Pangracious, Amartya Majumdar, \"A Bio-Inspired Hybrid Thermal Management Approach for 3-D Network-on-Chip Systems\", <i>NanoBioscience IEEE Transactions on</i>, vol. 16, no. 8, pp. 727-743, 2017.","links":{"documentLink":"/document/7927745","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7927745","pdfSize":"5258KB"},"title":"A Bio-Inspired Hybrid Thermal Management Approach for 3-D Network-on-Chip Systems"},{"order":"11","displayText":"Andrea Bartolini, Matteo Cacciari, Andrea Tilli, Luca Benini, \"Thermal and Energy Management of High-Performance Multicores: Distributed and Self-Calibrating Model-Predictive Controller\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 24, no. 1, pp. 170-183, 2013.","links":{"documentLink":"/document/6178247","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6178247","pdfSize":"3442KB"},"title":"Thermal and Energy Management of High-Performance Multicores: Distributed and Self-Calibrating Model-Predictive Controller"},{"order":"12","displayText":"Koushik Chakraborty, Sanghamitra Roy, \"Stack Aware Threshold Voltage Assignment in 3-D Multicore Designs\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 20, no. 3, pp. 512-522, 2012.","links":{"documentLink":"/document/5706399","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5706399","pdfSize":"861KB"},"title":"Stack Aware Threshold Voltage Assignment in 3-D Multicore Designs"},{"order":"13","displayText":"Yuanqing Cheng, Lei Zhang, Yinhe Han, Xiaowei Li, \"Thermal-Constrained Task Allocation for Interconnect Energy Reduction in 3-D Homogeneous MPSoCs\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 21, no. 2, pp. 239-249, 2013.","links":{"documentLink":"/document/6153046","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6153046","pdfSize":"1770KB"},"title":"Thermal-Constrained Task Allocation for Interconnect Energy Reduction in 3-D Homogeneous MPSoCs"},{"order":"14","displayText":"Ioannis Savidis, Boris Vaisband, Eby G. Friedman, \"Experimental Analysis of Thermal Coupling in 3-D Integrated Circuits\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 23, no. 10, pp. 2077-2089, 2015.","links":{"documentLink":"/document/6942204","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6942204","pdfSize":"7274KB"},"title":"Experimental Analysis of Thermal Coupling in 3-D Integrated Circuits"},{"order":"15","displayText":"Jintao Zheng, Ning Wu, Lei Zhou, Yunfei Ye, Ke Sun, \"DFSB-Based Thermal Management Scheme for 3-D NoC-Bus Architectures\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 24, no. 3, pp. 920-931, 2016.","links":{"documentLink":"/document/7154503","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7154503","pdfSize":"3227KB"},"title":"DFSB-Based Thermal Management Scheme for 3-D NoC-Bus Architectures"},{"order":"16","displayText":"Amit Kumar Singh, Muhammad Shafique, Akash Kumar, J\u00f6rg Henkel, \"Analysis and Mapping for Thermal and Energy Efficiency of 3-D Video Processing on 3-D Multicore Processors\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 24, no. 8, pp. 2745-2758, 2016.","links":{"documentLink":"/document/7399408","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7399408","pdfSize":"4406KB"},"title":"Analysis and Mapping for Thermal and Energy Efficiency of 3-D Video Processing on 3-D Multicore Processors"},{"order":"17","displayText":"Ganapati Bhat, Gaurav Singla, Ali K. Unver, Umit Y. Ogras, \"Algorithmic Optimization of Thermal and Power Management for Heterogeneous Mobile Platforms\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 26, no. 3, pp. 544-557, 2018.","links":{"documentLink":"/document/8120141","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8120141","pdfSize":"3292KB"},"title":"Algorithmic Optimization of Thermal and Power Management for Heterogeneous Mobile Platforms"},{"order":"18","displayText":"Chien-Hui Liao, Yu-Ze Lin, Charles H.-P. Wen, \"Dynamic voltage assignment for thermal-constrained task scheduler on 3D multi-core processors\", <i>VLSI Design Automation and Test (VLSI-DAT) 2015 International Symposium on</i>, pp. 1-4, 2015.","links":{"documentLink":"/document/7114495","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7114495","pdfSize":"1163KB"},"title":"Dynamic voltage assignment for thermal-constrained task scheduler on 3D multi-core processors"},{"order":"19","displayText":"Jie Meng, Tiansheng Zhang, Ayse K. Coskun, \"Dynamic cache pooling for improving energy efficiency in 3D stacked multicore processors\", <i>Very Large Scale Integration (VLSI-SoC) 2013 IFIP/IEEE 21st International Conference on</i>, pp. 210-215, 2013.","links":{"documentLink":"/document/6673277","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6673277","pdfSize":"507KB"},"title":"Dynamic cache pooling for improving energy efficiency in 3D stacked multicore processors"},{"order":"20","displayText":"Ranjita Kumari Dash, Jose L. Risco-Martin, Ashok Kumar Turuk, Jose L. Ayala, \"Bio-inspired thermal management techniques for three dimensional heterogeneous stacked network-on-chip systems\", <i>Bio-engineering for Smart Technologies (BioSMART) 2016 International Conference on</i>, pp. 1-4, 2016.","links":{"documentLink":"/document/7835601","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7835601","pdfSize":"658KB"},"title":"Bio-inspired thermal management techniques for three dimensional heterogeneous stacked network-on-chip systems"},{"order":"21","displayText":"Priyanka Mitra, \"TARAS: A topology agnostic routing algorithm using segmentation strategy for 3D NoC\", <i>Computing Communication and Automation (ICCCA) 2016 International Conference on</i>, pp. 1606-1611, 2016.","links":{"documentLink":"/document/7813981","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7813981","pdfSize":"2566KB"},"title":"TARAS: A topology agnostic routing algorithm using segmentation strategy for 3D NoC"},{"order":"22","displayText":"Chiao-Ling Lung, Yi-Lun Ho, Ding-Ming Kwai, Shih-Chieh Chang, \"Thermal-aware on-line task allocation for 3D multi-core processor throughput optimization\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-6, 2011.","links":{"documentLink":"/document/5763008","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5763008","pdfSize":"471KB"},"title":"Thermal-aware on-line task allocation for 3D multi-core processor throughput optimization"},{"order":"23","displayText":"Mohamed M. Sabry, Arvind Sridhar, David Atienza, Yuksel Temiz, Yusuf Leblebici, Sylwia Szczukiewicz, Navid Borhani, John R. Thome, Thomas Brunschwiler, Bruno Michel, \"Towards thermally-aware design of 3D MPSoCs with inter-tier cooling\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</i>, pp. 1-6, 2011.","links":{"documentLink":"/document/5763237","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5763237","pdfSize":"311KB"},"title":"Towards thermally-aware design of 3D MPSoCs with inter-tier cooling"},{"order":"24","displayText":"Jie Meng, Ayse K. Coskun, \"Analysis and runtime management of 3D systems with stacked DRAM for boosting energy efficiency\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 611-616, 2012.","links":{"documentLink":"/document/6176545","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6176545","pdfSize":"889KB"},"title":"Analysis and runtime management of 3D systems with stacked DRAM for boosting energy efficiency"},{"order":"25","displayText":"Kameswar Rao Vaddina, Amir-Mohammad Rahmani, Khalid Latif, Pasi Liljeberg, Juha Plosila, \"Thermal Analysis of Job Allocation and Scheduling Schemes for 3D Stacked NoC's\", <i>Digital System Design (DSD) 2011 14th Euromicro Conference on</i>, pp. 643-648, 2011.","links":{"documentLink":"/document/6037471","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6037471","pdfSize":"781KB"},"title":"Thermal Analysis of Job Allocation and Scheduling Schemes for 3D Stacked NoC's"},{"order":"26","displayText":"Amir-Mohammad Rahmani, Kameswar Rao Vaddina, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen, \"Power and Thermal Analysis of Stacked Mesh 3D NoC Using AdaptiveXYZ Routing Algorithm\", <i>Digital System Design (DSD) 2012 15th Euromicro Conference on</i>, pp. 208-215, 2012.","links":{"documentLink":"/document/6386893","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6386893","pdfSize":"2706KB"},"title":"Power and Thermal Analysis of Stacked Mesh 3D NoC Using AdaptiveXYZ Routing Algorithm"},{"order":"27","displayText":"Marco Cox, Amit Kumar Singh, Akash Kumar, Henk Corporaal, \"Thermal-aware mapping of streaming applications on 3D Multi-Processor Systems\", <i>Embedded Systems for Real-time Multimedia (ESTIMedia) 2013 IEEE 11th Symposium on</i>, pp. 11-20, 2013.","links":{"documentLink":"/document/6704498","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6704498","pdfSize":"561KB"},"title":"Thermal-aware mapping of streaming applications on 3D Multi-Processor Systems"},{"order":"28","displayText":"Jiayin Li, Meikang Qiu, Jianwei Niu, Tianzhou Chen, Yongxin Zhu, \"Real-Time Constrained Task Scheduling in 3D Chip Multiprocessor to Reduce Peak Temperature\", <i>Embedded and Ubiquitous Computing (EUC) 2010 IEEE/IFIP 8th International Conference on</i>, pp. 170-176, 2010.","links":{"documentLink":"/document/5703513","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5703513","pdfSize":"766KB"},"title":"Real-Time Constrained Task Scheduling in 3D Chip Multiprocessor to Reduce Peak Temperature"},{"order":"29","displayText":"Xin Li, Zhiping Jia, Lei Ju, \"Slack-Time-Aware Energy Efficient Scheduling for Multiprocessor SoCs\", <i>High Performance Computing and Communications & 2013 IEEE International Conference on Embedded and Ubiquitous Computing (HPCC_EUC) 2013 IEEE 10th International Conference on</i>, pp. 278-285, 2013.","links":{"documentLink":"/document/6831930","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6831930","pdfSize":"422KB"},"title":"Slack-Time-Aware Energy Efficient Scheduling for Multiprocessor SoCs"},{"order":"30","displayText":"Luguang Wang, Zhiping Jia, Xin Li, Yang Li, Meikang Qiu, \"Dynamic temperature-aware task scheduling based on sliding window model for MPSoCs\", <i>Advanced Computer Control (ICACC) 2011 3rd International Conference on</i>, pp. 98-103, 2011.","links":{"documentLink":"/document/6016375","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6016375","pdfSize":"873KB"},"title":"Dynamic temperature-aware task scheduling based on sliding window model for MPSoCs"}],"nonIeee":[{"order":"1","displayText":"Amit Kumar Singh, Piotr Dziurzanski, Hashan Roshantha Mendis, Leandro Soares Indrusiak, \"A Survey and Comparative Study of Hard and Soft Real-Time Dynamic Resource Allocation Strategies for Multi-/Many-Core Systems\", <i>ACM Computing Surveys</i>, vol. 50, pp. 1, 2017.","links":{},"title":"A Survey and Comparative Study of Hard and Soft Real-Time Dynamic Resource Allocation Strategies for Multi-/Many-Core Systems"},{"order":"2","displayText":"<i>Real-Time Embedded Systems</i>, pp. 187, 2011.","links":{"crossRefLink":"https://doi.org/10.1201/b10935-12"},"title":""},{"order":"3","displayText":"Bj&ouml;rn Sander, Andreas Bernauer, Wolfgang Rosenstiel, \"Design and Run-time Reliability at the Electronic System Level\", <i>IPSJ Transactions on System LSI Design Methodology</i>, vol. 3, pp. 140, 2010.","links":{"crossRefLink":"https://doi.org/10.2197/ipsjtsldm.3.140"},"title":"Design and Run-time Reliability at the Electronic System Level"},{"order":"4","displayText":"Yang Ge, Qinru Qiu, <i>Energy-Aware Systems and Networking for Sustainable Initiatives</i>, pp. 59, 2012.","links":{"crossRefLink":"https://doi.org/10.4018/978-1-4666-1842-8.ch004"},"title":""},{"order":"5","displayText":"Juan M. Cebri\u00e1n, Juan L. Arag\u00f3n, Stefanos Kaxiras, <i>Euro-Par 2011 Parallel Processing</i>, vol. 6852, pp. 295, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-23400-2_28"},"title":""},{"order":"6","displayText":"Thomas Ebi, Holm Rauchfuss, Andreas Herkersdorf, J\u00f6rg Henkel, <i>Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation</i>, vol. 6951, pp. 112, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-24154-3_12"},"title":""},{"order":"7","displayText":"Ozcan Ozturk, Ismail Akturk, Ismail Kadayif, Suleyman Tosun, \"Energy reduction in 3D NoCs through communication optimization\", <i>Computing</i>, vol. 97, pp. 593, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s00607-013-0378-1"},"title":"Energy reduction in 3D NoCs through communication optimization"},{"order":"8","displayText":"Nima Aghaee, Zebo Peng, Petru Eles, \"A Test-Ordering Based Temperature-Cycling Acceleration Technique for 3D Stacked ICs\", <i>Journal of Electronic Testing</i>, vol. 31, pp. 503, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s10836-015-5541-5"},"title":"A Test-Ordering Based Temperature-Cycling Acceleration Technique for 3D Stacked ICs"},{"order":"9","displayText":"Fatemeh Tavakkoli, Siavash Ebrahimi, Shujuan Wang, Kambiz Vafai, \"Analysis of critical thermal issues in 3D integrated circuits\", <i>International Journal of Heat and Mass Transfer</i>, vol. 97, pp. 337, 2016.","links":{"crossRefLink":"https://doi.org/10.1016/j.ijheatmasstransfer.2016.02.010"},"title":"Analysis of critical thermal issues in 3D integrated circuits"},{"order":"10","displayText":"Dongjin Lee, Sourav Das, Janardhan Rao Doppa, Partha Pratim Pande, Krishnendu Chakrabarty, \"Performance and Thermal Tradeoffs for Energy-Efficient Monolithic 3D Network-on-Chip\", <i>ACM Transactions on Design Automation of Electronic Systems</i>, vol. 23, pp. 1, 2018.","links":{},"title":"Performance and Thermal Tradeoffs for Energy-Efficient Monolithic 3D Network-on-Chip"},{"order":"11","displayText":"Jungsoo Kim, Mohamed M. Sabry, Martino Ruggiero, David Atienza, <i>Handbook on Data Centers</i>, pp. 857, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4939-2092-1_29"},"title":""},{"order":"12","displayText":"Daniel Kearney, Thierry Hilt, Pascale Pham, \"A liquid cooling solution for temperature redistribution in 3D IC architectures\", <i>Microelectronics Journal</i>, vol. 43, pp. 602, 2012.","links":{"crossRefLink":"https://doi.org/10.1016/j.mejo.2011.03.012"},"title":"A liquid cooling solution for temperature redistribution in 3D IC architectures"},{"order":"13","displayText":"Claudia Rusu, Lorena Anghel, Dimiter Avresky, \"Adaptive inter-layer message routing in 3D networks-on-chip\", <i>Microprocessors and Microsystems</i>, vol. 35, pp. 613, 2011.","links":{"crossRefLink":"https://doi.org/10.1016/j.micpro.2011.06.008"},"title":"Adaptive inter-layer message routing in 3D networks-on-chip"},{"order":"14","displayText":"Ay\u015fe K\u0131v\u0131lc\u0131m Co\u015fkun, Jos\u00e9 L. Ayala, David Atienza, Tajana Simunic Rosing, <i>VLSI-SoC: Technologies for Systems Integration</i>, vol. 360, pp. 34, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-23120-9_3"},"title":""},{"order":"15","displayText":"Aamir Zia, Sachhidh Kannan, H. Jonathan Chao, Garrett S. Rose, \"3D NOC for many-core processors\", <i>Microelectronics Journal</i>, vol. 42, pp. 1380, 2011.","links":{"crossRefLink":"https://doi.org/10.1016/j.mejo.2011.09.013"},"title":"3D NOC for many-core processors"},{"order":"16","displayText":"Daniel Kearney, Thierry Hilt, Pascale Pham, \"A numerical hydrodynamic and thermal characterization of an inter-strata liquid cooling solution for 3D ICs\", <i>Microsystem Technologies</i>, vol. 18, pp. 225, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/s00542-011-1376-x"},"title":"A numerical hydrodynamic and thermal characterization of an inter-strata liquid cooling solution for 3D ICs"},{"order":"17","displayText":"Wataru Nakayama, \"Study on Heat Conduction in a Simulated Multicore Processor Chip\u2014Part I: Analytical Modeling\", <i>Journal of Electronic Packaging</i>, vol. 135, pp. 021002, 2013.","links":{"crossRefLink":"https://doi.org/10.1115/1.4023291"},"title":"Study on Heat Conduction in a Simulated Multicore Processor Chip\u2014Part I: Analytical Modeling"},{"order":"18","displayText":"Kameswar Rao Vaddina, Amir-Mohammad Rahmani, Mohammad Fattah, Pasi Liljeberg, Juha Plosila, \"Design space exploration of thermal-aware many-core systems\", <i>Journal of Systems Architecture</i>, vol. 59, pp. 1197, 2013.","links":{"crossRefLink":"https://doi.org/10.1016/j.sysarc.2013.08.007"},"title":"Design space exploration of thermal-aware many-core systems"},{"order":"19","displayText":"Kameswar Rao Vaddina, Pasi Liljeberg, Juha Plosila, \"Exploration of Temperature-Aware Placement Approaches in 2D and 3D Stacked Systems\", <i>International Journal of Adaptive, Resilient and Autonomic Systems</i>, vol. 4, pp. 61, 2013.","links":{"crossRefLink":"https://doi.org/10.4018/jaras.2013070104"},"title":"Exploration of Temperature-Aware Placement Approaches in 2D and 3D Stacked Systems"},{"order":"20","displayText":"Song Jin, Yu Wang, Tongna Liu, \"On optimizing system energy of voltage\u2013frequency island based 3-D multi-core SoCs under thermal constraints\", <i>Integration</i>, vol. 48, pp. 36, 2015.","links":{"crossRefLink":"https://doi.org/10.1016/j.vlsi.2014.05.001"},"title":"On optimizing system energy of voltage\u2013frequency island based 3-D multi-core SoCs under thermal constraints"},{"order":"21","displayText":"Xuefei Han, Yogendra K. Joshi, \"Compact Model-Based Microfluidic Controller for Energy Efficient Thermal Management Using Single Tier and Three-Dimensional Stacked Pin-Fin Enhanced Microgap\", <i>Journal of Electronic Packaging</i>, vol. 137, pp. 011008, 2014.","links":{"crossRefLink":"https://doi.org/10.1115/1.4028574"},"title":"Compact Model-Based Microfluidic Controller for Energy Efficient Thermal Management Using Single Tier and Three-Dimensional Stacked Pin-Fin Enhanced Microgap"},{"order":"22","displayText":"Norbert Druml, Manuel Menghin, Christian Steger, Armin Krieg, Andreas Genser, Josef Haid, Holger Bock, Johannes Grinschgl, <i>Handbook of Research on Embedded Systems Design</i>, pp. 102, 2014.","links":{"crossRefLink":"https://doi.org/10.4018/978-1-4666-6194-3.ch005"},"title":""},{"order":"23","displayText":"Xiaohang Wang, Baoxin Zhao, Terrence Mak, Mei Yang, Yingtao Jiang, Masoud Daneshtalab, \"An efficient runtime power allocation scheme for many-core systems inspired from auction theory\", <i>Integration</i>, vol. 50, pp. 147, 2015.","links":{"crossRefLink":"https://doi.org/10.1016/j.vlsi.2014.11.001"},"title":"An efficient runtime power allocation scheme for many-core systems inspired from auction theory"},{"order":"24","displayText":"Muhammad Tayyab Chaudhry, Teck Chaw Ling, Atif Manzoor, Syed Asad Hussain, Jongwon Kim, \"Thermal-Aware Scheduling in Green Data Centers\", <i>ACM Computing Surveys</i>, vol. 47, pp. 1, 2015.","links":{"documentLink":"/document/7604389","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7604389"},"title":"Thermal-Aware Scheduling in Green Data Centers"},{"order":"25","displayText":"David Gonzalez Cuadrado, Amy Marconnet, Guillermo Paniagua, \"Inverse Conduction Heat Transfer and Kriging Interpolation Applied to Temperature Sensor Location in Microchips\", <i>Journal of Electronic Packaging</i>, vol. 140, 2018.","links":{"crossRefLink":"https://doi.org/10.1115/1.4039026"},"title":"Inverse Conduction Heat Transfer and Kriging Interpolation Applied to Temperature Sensor Location in Microchips"},{"order":"26","displayText":"Piotr Zajac, Melvin Galicia, Cezary Maj, Andrzej Napieralski, \"Impact of floorplanning and thermal vias placement on temperature in 2D and 3D processors\", <i>Microelectronics Journal</i>, vol. 52, pp. 40, 2016.","links":{"crossRefLink":"https://doi.org/10.1016/j.mejo.2016.02.013"},"title":"Impact of floorplanning and thermal vias placement on temperature in 2D and 3D processors"},{"order":"27","displayText":"Yi-Jung Chen, Chia-Lin Yang, Pin-Sheng Lin, Yi-Chang Lu, \"Opportunities of synergistically adjusting voltage-frequency levels of cores and DRAMs in CMPs with 3d-stacked DRAMs for efficient thermal control\", <i>ACM SIGAPP Applied Computing Review</i>, vol. 16, pp. 26, 2016.","links":{"documentLink":"/document/7599884","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7599884"},"title":"Opportunities of synergistically adjusting voltage-frequency levels of cores and DRAMs in CMPs with 3d-stacked DRAMs for efficient thermal control"},{"order":"28","displayText":"Chia-Yin Liu, Cheng-En Wu, Yi-Jung Chen, \"Thermal-aware task and data co-allocation for multi-processor system-on-chips with 3D-stacked memories\", <i>Proceedings of the 2018 Conference on Research in Adaptive and Convergent Systems</i>, pp. 243, 2018.","links":{"documentLink":"/document/8763047","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8763047"},"title":"Thermal-aware task and data co-allocation for multi-processor system-on-chips with 3D-stacked memories"},{"order":"29","displayText":"Shi Sha, Ajinkya S. Bankar, Xiaokun Yang, Wujie Wen, Gang Quan, \"On Fundamental Principles for Thermal-Aware Design on Periodic Real-Time Multi-Core Systems\", <i>ACM Transactions on Design Automation of Electronic Systems</i>, vol. 25, pp. 1, 2020.","links":{},"title":"On Fundamental Principles for Thermal-Aware Design on Periodic Real-Time Multi-Core Systems"},{"order":"30","displayText":"Neda Hassanpour, Shaahin Hessabi, Parisa Khadem Hamedani, \"Temperature control in three-network on chips using task migration\", <i>IET Computers & Digital Techniques</i>, vol. 7, pp. 274, 2013.","links":{"crossRefLink":"https://doi.org/10.1049/iet-cdt.2013.0016"},"title":"Temperature control in three-network on chips using task migration"}]},"formulaStrippedArticleTitle":"Dynamic thermal management in 3D multicore architectures","nonIeeeCitationCount":"33","contentTypeDisplay":"Conferences","patentCitationCount":"3","mlTime":"PT0.807684S","lastupdate":"2021-10-05","title":"Dynamic thermal management in 3D multicore architectures","contentType":"conferences","ieeeCitationCount":"65","publicationNumber":"4926138"},{"_id":5090889,"paperCitations":{"ieee":[{"order":"1","displayText":"Youhua Shi, Kenta Tokumitsu, Nozomu Togawa, Masao Yanagisawa, Tatsuo Ohtsuki, \"VLSI implementation of a fast intra prediction algorithm for H.264/AVC encoding\", <i>Circuits and Systems (APCCAS) 2010 IEEE Asia Pacific Conference on</i>, pp. 1139-1142, 2010.","links":{"documentLink":"/document/5774925","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5774925","pdfSize":"1327KB"},"title":"VLSI implementation of a fast intra prediction algorithm for H.264/AVC encoding"},{"order":"2","displayText":"Huailu Ren, Yibo Fan, Xinhua Chen, Xiaoyang Zeng, \"A 16-pixel parallel architecture with block-level/mode-level co-reordering approach for intra prediction in 4k\u00d72k H.264/AVC video encoder\", <i>Design Automation Conference (ASP-DAC) 2012 17th Asia and South Pacific</i>, pp. 801-806, 2012.","links":{"documentLink":"/document/6165065","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6165065","pdfSize":"627KB"},"title":"A 16-pixel parallel architecture with block-level/mode-level co-reordering approach for intra prediction in 4k\u00d72k H.264/AVC video encoder"},{"order":"3","displayText":"Ziyi Hu, Jianhong Peng, Xu Zhang, Lei Zhao, Xin'an Wang, \"Implementation of intra prediction in H.264 based on a novel design methodology\", <i>Computer Science and Automation Engineering (CSAE) 2011 IEEE International Conference on</i>, vol. 2, pp. 650-655, 2011.","links":{"documentLink":"/document/5952553","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5952553","pdfSize":"376KB"},"title":"Implementation of intra prediction in H.264 based on a novel design methodology"},{"order":"4","displayText":"Eianca Silveira, Cl\u00e1udio Diniz, Mateus Beck Fonseca, Eduardo Costa, \"SATD hardware architecture based on 8\u00d78 Hadamard Transform for HEVC encoder\", <i>Electronics Circuits and Systems (ICECS) 2015 IEEE International Conference on</i>, pp. 576-579, 2015.","links":{"documentLink":"/document/7440382","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7440382","pdfSize":"346KB"},"title":"SATD hardware architecture based on 8\u00d78 Hadamard Transform for HEVC encoder"},{"order":"5","displayText":"Muhammad Usman Karim Khan, Muhammad Shafique, J\u00f6rg Henkel, \"An adaptive complexity reduction scheme with fast prediction unit decision for HEVC intra encoding\", <i>Image Processing (ICIP) 2013 20th IEEE International Conference on</i>, pp. 1578-1582, 2013.","links":{"documentLink":"/document/6738325","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6738325","pdfSize":"459KB"},"title":"An adaptive complexity reduction scheme with fast prediction unit decision for HEVC intra encoding"},{"order":"6","displayText":"Hossam Amer, Ab Al-Hadi Ab Rahman, Ihab Amer, Christophe Lucarz, Marco Mattavelli, \"Methodology and technique to improve throughput of FPGA-based Cal dataflow programs: Case study of the RVC MPEG-4 SP Intra decoder\", <i>Signal Processing Systems (SiPS) 2011 IEEE Workshop on</i>, pp. 186-191, 2011.","links":{"documentLink":"/document/6088972","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6088972","pdfSize":"411KB"},"title":"Methodology and technique to improve throughput of FPGA-based Cal dataflow programs: Case study of the RVC MPEG-4 SP Intra decoder"},{"order":"7","displayText":"Muhammad Nadeem, Stephan Wong, Georgi Kuzmanov, \"An efficient realization of forward integer transform in H.264/AVC intra-frame encoder\", <i>Embedded Computer Systems (SAMOS) 2010 International Conference on</i>, pp. 71-78, 2010.","links":{"documentLink":"/document/5642092","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5642092","pdfSize":"396KB"},"title":"An efficient realization of forward integer transform in H.264/AVC intra-frame encoder"},{"order":"8","displayText":"Cl\u00e1udio Diniz, Bruno Zatt, Cristiano Thiele, Altamiro Susin, Sergio Bampi, Felipe Sampaio, Daniel Palomino, Luciano Agostini, \"A high throughput H.264/AVC intra-frame encoding loop architecture for HD1080p\", <i>Circuits and Systems (ISCAS) 2011 IEEE International Symposium on</i>, pp. 579-582, 2011.","links":{"documentLink":"/document/5937631","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5937631","pdfSize":"313KB"},"title":"A high throughput H.264/AVC intra-frame encoding loop architecture for HD1080p"},{"order":"9","displayText":"Muhammad Nadeem, Stephan Wong, Georgi Kuzmanov, \"An efficient hardware design for intra-prediction in H.264/AVC decoder\", <i>Electronics Communications and Photonics Conference (SIECPC) 2011 Saudi International</i>, pp. 1-6, 2011.","links":{"documentLink":"/document/5876914","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5876914","pdfSize":"154KB"},"title":"An efficient hardware design for intra-prediction in H.264/AVC decoder"},{"order":"10","displayText":"Cl\u00e1udio Machado Diniz, Altamiro Amadeu Susin, Sergio Bampi, \"FPGA design of H.264/AVC intra-frame prediction architecture for high resolution video encoding\", <i>Programmable Logic (SPL) 2012 VIII Southern Conference on</i>, pp. 1-6, 2012.","links":{"documentLink":"/document/6211778","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6211778","pdfSize":"602KB"},"title":"FPGA design of H.264/AVC intra-frame prediction architecture for high resolution video encoding"},{"order":"11","displayText":"Muhammad Usman Karim Khan, Muhammad Shafique, J\u00f6rg Henkel, \"Fast hierarchical intra angular mode selection for high efficiency video coding\", <i>Image Processing (ICIP) 2014 IEEE International Conference on</i>, pp. 3681-3685, 2014.","links":{"documentLink":"/document/7025747","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7025747","pdfSize":"425KB"},"title":"Fast hierarchical intra angular mode selection for high efficiency video coding"}],"nonIeee":[{"order":"1","displayText":"Jun Yang, Xue Xiang Wang, Hao Liu, \"Intra 4*4 Mode Architecture Design in H.264/AVC Intra Prediction\", <i>Applied Mechanics and Materials</i>, vol. 182-183, pp. 378, 2012.","links":{"crossRefLink":"https://doi.org/10.4028/www.scientific.net/AMM.182-183.378"},"title":"Intra 4*4 Mode Architecture Design in H.264/AVC Intra Prediction"},{"order":"2","displayText":"Ziyi Hu, Jianhong Peng, Xin\u2019an Wang, Teng Wang, <i>2011 International Conference in Electrics, Communication and Automatic Control Proceedings</i>, pp. 739, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4419-8849-2_93"},"title":""},{"order":"3","displayText":"Jianwen Chen, John Villasenor, Yun He, Gang Luo, \"Parallel fast inter mode decision for H.264/AVC encoding\", <i>Journal of Visual Communication and Image Representation</i>, vol. 24, pp. 1443, 2013.","links":{"crossRefLink":"https://doi.org/10.1016/j.jvcir.2013.10.003"},"title":"Parallel fast inter mode decision for H.264/AVC encoding"}]},"formulaStrippedArticleTitle":"A parallel approach for high performance hardware design of intra prediction in H.264/AVC Video Codec","nonIeeeCitationCount":"3","contentTypeDisplay":"Conferences","patentCitationCount":"2","mlTime":"PT0.201329S","lastupdate":"2021-09-10","title":"A parallel approach for high performance hardware design of intra prediction in H.264/AVC Video Codec","contentType":"conferences","ieeeCitationCount":"11","publicationNumber":"4926138"},{"_id":5090901,"paperCitations":{"ieee":[{"order":"1","displayText":"Kathrin Rosvall, Ingo Sander, \"A constraint-based design space exploration framework for real-time applications on MPSoCs\", <i>Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</i>, pp. 1-6, 2014.","links":{"documentLink":"/document/6800540","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6800540","pdfSize":"413KB"},"title":"A constraint-based design space exploration framework for real-time applications on MPSoCs"},{"order":"2","displayText":"Olfat El-Mahi, Gilles Pesant, Gabriela Nicolescu, Giovanni Beltrame, \"Embedded system verification through constraint-based scheduling\", <i>Rapid System Prototyping (RSP) 2013 International Symposium on</i>, pp. 73-79, 2013.","links":{"documentLink":"/document/6683961","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6683961","pdfSize":"509KB"},"title":"Embedded system verification through constraint-based scheduling"},{"order":"3","displayText":"Yi Wang, Zili Shao, Henry C.B. Chan, Duo Liu, Yong Guan, \"Memory-Aware Task Scheduling with Communication Overhead Minimization for Streaming Applications on Bus-Based Multiprocessor System-on-Chips\", <i>Parallel and Distributed Systems IEEE Transactions on</i>, vol. 25, no. 7, pp. 1797-1807, 2014.","links":{"documentLink":"/document/6552194","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6552194","pdfSize":"673KB"},"title":"Memory-Aware Task Scheduling with Communication Overhead Minimization for Streaming Applications on Bus-Based Multiprocessor System-on-Chips"},{"order":"4","displayText":"Lih-Yih Chiou, Liang-Ying Lu, Bo-Chi Lin, Alan P. Su, \"Buffer size minimization method considering mix-clock domains and discontinuous data access\", <i>Circuits and Systems (APCCAS) 2012 IEEE Asia Pacific Conference on</i>, pp. 380-383, 2012.","links":{"documentLink":"/document/6419051","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6419051","pdfSize":"513KB"},"title":"Buffer size minimization method considering mix-clock domains and discontinuous data access"},{"order":"5","displayText":"Shuvra S. Bhattacharyya, William Plishker, Nimish Sane, Chung-Ching Shen, Hsiang-Huang Wu, \"Modeling and optimization of dynamic signal processing in resource-aware sensor networks\", <i>Advanced Video and Signal-Based Surveillance (AVSS) 2011 8th IEEE International Conference on</i>, pp. 449-454, 2011.","links":{"documentLink":"/document/6027374","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6027374","pdfSize":"637KB"},"title":"Modeling and optimization of dynamic signal processing in resource-aware sensor networks"}],"nonIeee":[{"order":"1","displayText":"Kathrin Rosvall, Nima Khalilzad, George Ungureanu, Ingo Sander, \"Throughput Propagation in Constraint-Based Design Space Exploration for Mixed-Criticality Systems\", <i>Proceedings of the 9th Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools</i>, pp. 1, 2017.","links":{"documentLink":"/document/8019115","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8019115"},"title":"Throughput Propagation in Constraint-Based Design Space Exploration for Mixed-Criticality Systems"}]},"formulaStrippedArticleTitle":"Buffer minimization of real-time streaming applications scheduling on hybrid CPU/FPGA architectures","nonIeeeCitationCount":"1","contentTypeDisplay":"Conferences","patentCitationCount":"2","mlTime":"PT0.1315S","lastupdate":"2021-09-10","title":"Buffer minimization of real-time streaming applications scheduling on hybrid CPU/FPGA architectures","contentType":"conferences","ieeeCitationCount":"5","publicationNumber":"4926138"},{"_id":5090904,"paperCitations":{"ieee":[{"order":"1","displayText":"Sungmin Bae, Krishnan Ramakrishnan, Narayanan Vijaykrishnan, \"A Novel Low Area Overhead Body Bias FPGA Architecture for Low Power Applications\", <i>VLSI 2009. ISVLSI '09. IEEE Computer Society Annual Symposium on</i>, pp. 193-198, 2009.","links":{"documentLink":"/document/5076406","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5076406","pdfSize":"426KB"},"title":"A Novel Low Area Overhead Body Bias FPGA Architecture for Low Power Applications"}]},"formulaStrippedArticleTitle":"Exploiting clock skew scheduling for FPGA","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.058142S","lastupdate":"2021-10-02","title":"Exploiting clock skew scheduling for FPGA","contentType":"conferences","ieeeCitationCount":"1","publicationNumber":"4926138"},{"_id":5090905,"paperCitations":{"ieee":[{"order":"1","displayText":"Xiaoheng Chen, Jingyu Kang, Shu Lin, Venkatesh Akella, \"Memory System Optimization for FPGA-Based Implementation of Quasi-Cyclic LDPC Codes Decoders\", <i>Circuits and Systems I: Regular Papers IEEE Transactions on</i>, vol. 58, no. 1, pp. 98-111, 2011.","links":{"documentLink":"/document/5535207","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5535207","pdfSize":"794KB"},"title":"Memory System Optimization for FPGA-Based Implementation of Quasi-Cyclic LDPC Codes Decoders"},{"order":"2","displayText":"Lijun Zhang, Ying Jiang, \"A low-hardware consumption FPGA based configurable LDPC decoder\", <i>Intelligent Signal Processing and Communications Systems (ISPACS) 2013 International Symposium on</i>, pp. 221-224, 2013.","links":{"documentLink":"/document/6704550","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6704550","pdfSize":"285KB"},"title":"A low-hardware consumption FPGA based configurable LDPC decoder"},{"order":"3","displayText":"Fabi\u00e1n Angarita, Vicente Torres, Asunci\u00f3n P\u00e9rez-Pascual, Javier Valls, \"High-throughput FPGA-based emulator for structured LDPC codes\", <i>Electronics Circuits and Systems (ICECS) 2012 19th IEEE International Conference on</i>, pp. 404-407, 2012.","links":{"documentLink":"/document/6463664","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6463664","pdfSize":"413KB"},"title":"High-throughput FPGA-based emulator for structured LDPC codes"},{"order":"4","displayText":"Burak Unal, Md Sahil Hassan, Joshua Mack, Nirmal Kumbhare, Ali Akoglu, \"Design of High Throughput FPGA-Based Testbed for Accelerating Error Characterization of LDPC Codes\", <i>ReConFigurable Computing and FPGAs (ReConFig) 2019 International Conference on</i>, pp. 1-8, 2019.","links":{"documentLink":"/document/8994785","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8994785","pdfSize":"254KB"},"title":"Design of High Throughput FPGA-Based Testbed for Accelerating Error Characterization of LDPC Codes"}]},"formulaStrippedArticleTitle":"Accelerating FPGA-based emulation of quasi-cyclic LDPC codes with vector processing","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.070388S","lastupdate":"2021-09-18","title":"Accelerating FPGA-based emulation of quasi-cyclic LDPC codes with vector processing","contentType":"conferences","ieeeCitationCount":"4","publicationNumber":"4926138"},{"_id":5090921,"paperCitations":{"ieee":[{"order":"1","displayText":"Robert Fasthuber, Min Li, David Novo, Praveen Raghavan, Liesbet Van Der Perre, Francky Catthoor, \"Novel energy-efficient scalable soft-output SSFE MIMO detector architectures\", <i>Systems Architectures Modeling and Simulation 2009. SAMOS '09. International Symposium on</i>, pp. 165-171, 2009.","links":{"documentLink":"/document/5289228","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5289228","pdfSize":"407KB"},"title":"Novel energy-efficient scalable soft-output SSFE MIMO detector architectures"}]},"formulaStrippedArticleTitle":"Algorithm-architecture co-design of soft-output ML MIMO detector for parallel application specific instruction set processors","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.047042S","lastupdate":"2021-10-05","title":"Algorithm-architecture co-design of soft-output ML MIMO detector for parallel application specific instruction set processors","contentType":"conferences","ieeeCitationCount":"1","publicationNumber":"4926138"},{"_id":5090922,"paperCitations":{"ieee":[{"order":"1","displayText":"Zhiguo Liu, Ni Zhang, Qiu Tang, Ningning Song, Zengming Yu, Hongbin Zhang, \"Saving Energy on Processor Micro-Architecture Level for Big Data Stream Mobile Computing\", <i>Data Science in Cyberspace (DSC) 2017 IEEE Second International Conference on</i>, pp. 7-13, 2017.","links":{"documentLink":"/document/8005449","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8005449","pdfSize":"511KB"},"title":"Saving Energy on Processor Micro-Architecture Level for Big Data Stream Mobile Computing"},{"order":"2","displayText":"Michael De Nil, Ben Busze, Alex Young, Dries Neirynck, Hans Pflug, Kathleen Philips, Jos Huisken, Jan Stuyt, Harmke de Groot, \"Low power IEEE 802.15.4a UWB digital Rx baseband architecture\", <i>Ultra-Wideband (ICUWB) 2010 IEEE International Conference on</i>, vol. 1, pp. 1-4, 2010.","links":{"documentLink":"/document/5614622","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5614622","pdfSize":"970KB"},"title":"Low power IEEE 802.15.4a UWB digital Rx baseband architecture"},{"order":"3","displayText":"C. Schmidt-Knorreck, R. Pacalet, A. Minwegen, U. Deidersen, T. Kempf, R. Knopp, G. Ascheid, \"Flexible front-end processing for software defined radio applications using application specific instruction-set processors\", <i>Design and Architectures for Signal and Image Processing (DASIP) 2012 Conference on</i>, pp. 1-8, 2012.","links":{"documentLink":"/document/6385365","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6385365","pdfSize":"273KB"},"title":"Flexible front-end processing for software defined radio applications using application specific instruction-set processors"},{"order":"4","displayText":"Shahriar Shahabuddin, Aarne M\u00e4mmel\u00e4, Markku Juntti, Olli Silv\u00e9n, \"ASIP for 5G and Beyond: Opportunities and Vision\", <i>Circuits and Systems II: Express Briefs IEEE Transactions on</i>, vol. 68, no. 3, pp. 851-857, 2021.","links":{"documentLink":"/document/9319703","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9319703","pdfSize":"542KB"},"title":"ASIP for 5G and Beyond: Opportunities and Vision"}]},"formulaStrippedArticleTitle":"A low-power ASIP for IEEE 802.15.4a ultra-wideband impulse radio baseband processing","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.056735S","lastupdate":"2021-11-07","title":"A low-power ASIP for IEEE 802.15.4a ultra-wideband impulse radio baseband processing","contentType":"conferences","ieeeCitationCount":"4","publicationNumber":"4926138"},{"_id":5090923,"paperCitations":{"ieee":[{"order":"1","displayText":"Mostafa Rizk, Amer Baghdadi, Michel J\u00e9z\u00e9quel, Yasser Mohanna, Youssef Atat, \"Quantization and fixed-point arithmetic for MIMO MMSE-IC linear turbo-equalization\", <i>Microelectronics (ICM) 2013 25th International Conference on</i>, pp. 1-4, 2013.","links":{"documentLink":"/document/6735008","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6735008","pdfSize":"1340KB"},"title":"Quantization and fixed-point arithmetic for MIMO MMSE-IC linear turbo-equalization"},{"order":"2","displayText":"Mostafa Rizk, Amer Baghdadi, Michel J\u00e9z\u00e9quel, Yasser Mohanna, Youssef Atat, \"Design and prototyping flow of NISC-based flexible MIMO turbo-equalizer\", <i>Rapid System Prototyping (RSP) 2014 25th IEEE International Symposium on</i>, pp. 16-21, 2014.","links":{"documentLink":"/document/6966687","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6966687","pdfSize":"1085KB"},"title":"Design and prototyping flow of NISC-based flexible MIMO turbo-equalizer"},{"order":"3","displayText":"Robert Fasthuber, Praveen Raghavan, Liesbet Van der Perre, Francky Catthoor, \"A Scalable MIMO Detector Processor With Near-ASIC Energy Efficiency\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 23, no. 10, pp. 1973-1986, 2015.","links":{"documentLink":"/document/6924747","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6924747","pdfSize":"2695KB"},"title":"A Scalable MIMO Detector Processor With Near-ASIC Energy Efficiency"},{"order":"4","displayText":"Micaela Troglia Gamba, Guido Masera, Amer Baghdadi, \"Iterative MIMO detection: Flexibility and convergence analysis of Soft-Input Soft-Output List Sphere Decoding and Linear MMSE detection\", <i>Software Telecommunications and Computer Networks (SoftCOM) 2010 International Conference on</i>, pp. 175-179, 2010.","links":{"documentLink":"/document/5623694","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5623694","pdfSize":"172KB"},"title":"Iterative MIMO detection: Flexibility and convergence analysis of Soft-Input Soft-Output List Sphere Decoding and Linear MMSE detection"},{"order":"5","displayText":"Atif Raza Jafri, Amer Baghdadi, Michel J\u00e9z\u00e9quel, \"Rapid Prototyping of ASIP-based Flexible MMSE-IC Linear Equalizer\", <i>Rapid System Prototyping 2009. RSP '09. IEEE/IFIP International Symposium on</i>, pp. 130-133, 2009.","links":{"documentLink":"/document/5158510","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5158510","pdfSize":"1338KB"},"title":"Rapid Prototyping of ASIP-based Flexible MMSE-IC Linear Equalizer"},{"order":"6","displayText":"Muhammad Waqas, Atif Raza Jafri, Amer Baghdadi, M. Najam-ul-Islam, \"Rapid Prototyping of Parameterized Rotated and Cyclic Q Delayed Constellations Demapper\", <i>Rapid System Prototyping (RSP) 2018 International Symposium on</i>, pp. 29-35, 2018.","links":{"documentLink":"/document/8631988","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8631988","pdfSize":"1462KB"},"title":"Rapid Prototyping of Parameterized Rotated and Cyclic Q Delayed Constellations Demapper"},{"order":"7","displayText":"Jinfeng Li, Y. Rosa Zheng, \"Hardware Implementation of Single-carrier Time-domain Turbo Equalization for Severe Multipath Acoustic Communication Channels\", <i>Global Oceans 2020: Singapore \u2013 U.S. Gulf Coast</i>, pp. 1-7, 2020.","links":{"documentLink":"/document/9389170","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9389170","pdfSize":"615KB"},"title":"Hardware Implementation of Single-carrier Time-domain Turbo Equalization for Severe Multipath Acoustic Communication Channels"}],"nonIeee":[{"order":"1","displayText":"Robert Fasthuber, Min Li, David Novo, Praveen Raghavan, Liesbet Van Der Perre, Francky Catthoor, \"Exploration of Soft-Output MIMO Detector Implementations on Massive Parallel Processors\", <i>Journal of Signal Processing Systems</i>, vol. 64, pp. 75, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/s11265-010-0499-0"},"title":"Exploration of Soft-Output MIMO Detector Implementations on Massive Parallel Processors"},{"order":"2","displayText":"Robert Fasthuber, Francky Catthoor, Praveen Raghavan, Frederik Naessens, <i>Energy-Efficient Communication Processors</i>, pp. 137, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/978-1-4614-4992-8_4"},"title":""},{"order":"3","displayText":"C. Gimmler-Dumont, N. Wehn, \"An energy efficient weakly programmable MIMO detector architecture\", <i>Advances in Radio Science</i>, vol. 11, pp. 131, 2013.","links":{"crossRefLink":"https://doi.org/10.5194/ars-11-131-2013"},"title":"An energy efficient weakly programmable MIMO detector architecture"},{"order":"4","displayText":"Christina Gimmler-Dumont, Norbert Wehn, \"A Cross-Layer Reliability Design Methodology for Efficient Dependable Wireless Receivers\", <i>ACM Transactions on Embedded Computing Systems</i>, vol. 13, pp. 1, 2014.","links":{"documentLink":"/document/7150142","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7150142"},"title":"A Cross-Layer Reliability Design Methodology for Efficient, Dependable Wireless Receivers"},{"order":"5","displayText":"Mostafa Rizk, Amer Baghdadi, Michel Jezequel, Yasser Mohanna, Youssef Atat, \"No-instruction-set-computer design experience of flexible and efficient architectures for digital communication applications: two case studies on MIMO turbo detection and universal turbo demapping\", <i>Design Automation for Embedded Systems</i>, 2021.","links":{"crossRefLink":"https://doi.org/10.1007/s10617-021-09245-x"},"title":"No-instruction-set-computer design experience of flexible and efficient architectures for digital communication applications: two case studies on MIMO turbo detection and universal turbo demapping"},{"order":"6","displayText":"Mostafa Rizk, Amer Baghdadi, Michel J\u00e9z\u00e9quel, Youssef Atat, Yasser Mohanna, \"NISC-Based MIMO MMSE Detector\", <i>Journal of Circuits, Systems and Computers</i>, vol. 30, pp. 2150069, 2021.","links":{"crossRefLink":"https://doi.org/10.1142/S0218126621500699"},"title":"NISC-Based MIMO MMSE Detector"}]},"formulaStrippedArticleTitle":"ASIP-based flexible MMSE-IC Linear Equalizer for MIMO turbo-equalization applications","nonIeeeCitationCount":"6","contentTypeDisplay":"Conferences","patentCitationCount":"1","mlTime":"PT0.214731S","lastupdate":"2021-09-10","title":"ASIP-based flexible MMSE-IC Linear Equalizer for MIMO turbo-equalization applications","contentType":"conferences","ieeeCitationCount":"7","publicationNumber":"4926138"},{"_id":5090924,"paperCitations":{"ieee":[{"order":"1","displayText":"Josep Soler-Garrido, Daisuke Takeda, Yoshimasa Egashira, \"Experimental Evaluation of an IEEE 802.11n Wireless LAN System Employing Lattice Reduction Aided MIMO Detection\", <i>Global Telecommunications Conference (GLOBECOM 2010) 2010 IEEE</i>, pp. 1-5, 2010.","links":{"documentLink":"/document/5683387","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5683387","pdfSize":"465KB"},"title":"Experimental Evaluation of an IEEE 802.11n Wireless LAN System Employing Lattice Reduction Aided MIMO Detection"},{"order":"2","displayText":"Josep Soler-Garrido, David Milford, Magnus Sandell, Henning Vetter, \"Implementation and evaluation of a high-performance MIMO detector for wireless LAN systems\", <i>Consumer Electronics IEEE Transactions on</i>, vol. 57, no. 4, pp. 1519-1527, 2011.","links":{"documentLink":"/document/6131120","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6131120","pdfSize":"1308KB"},"title":"Implementation and evaluation of a high-performance MIMO detector for wireless LAN systems"},{"order":"3","displayText":"Brian Gestner, Wei Zhang, Xiaoli Ma, David V. Anderson, \"Lattice Reduction for MIMO Detection: From Theoretical Analysis to Hardware Realization\", <i>Circuits and Systems I: Regular Papers IEEE Transactions on</i>, vol. 58, no. 4, pp. 813-826, 2011.","links":{"documentLink":"/document/5638606","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5638606","pdfSize":"3072KB"},"title":"Lattice Reduction for MIMO Detection: From Theoretical Analysis to Hardware Realization"},{"order":"4","displayText":"Brian Gestner, Xiaoli Ma, David V. Anderson, \"Incremental Lattice Reduction: Motivation Theory and Practical Implementation\", <i>Wireless Communications IEEE Transactions on</i>, vol. 11, no. 1, pp. 188-198, 2012.","links":{"documentLink":"/document/6101589","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6101589","pdfSize":"631KB"},"title":"Incremental Lattice Reduction: Motivation, Theory, and Practical Implementation"},{"order":"5","displayText":"Ubaid Ahmad, Amir Amin, Min Li, Sofie Pollin, Liesbet Van Der Perre, Francky Catthoor, \"Scalable Block-Based Parallel Lattice Reduction Algorithm for an SDR Baseband Processor\", <i>Communications (ICC) 2011 IEEE International Conference on</i>, pp. 1-5, 2011.","links":{"documentLink":"/document/5963386","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5963386","pdfSize":"244KB"},"title":"Scalable Block-Based Parallel Lattice Reduction Algorithm for an SDR Baseband Processor"}]},"formulaStrippedArticleTitle":"Implementation of a reduced-lattice MIMO detector for OFDM Systems","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"1","mlTime":"PT0.161649S","lastupdate":"2021-09-10","title":"Implementation of a reduced-lattice MIMO detector for OFDM Systems","contentType":"conferences","ieeeCitationCount":"5","publicationNumber":"4926138"},{"_id":5090929,"paperCitations":{"ieee":[{"order":"1","displayText":"S. Narasimhan, S. Paul, R. S. Chakraborty, F. Wolff, C. Papachristou, D. J. Weyer, S. Bhunia, \"System level self-healing for parametric yield and reliability improvement under power bound\", <i>Adaptive Hardware and Systems (AHS) 2010 NASA/ESA Conference on</i>, pp. 52-58, 2010.","links":{"documentLink":"/document/5546231","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5546231","pdfSize":"539KB"},"title":"System level self-healing for parametric yield and reliability improvement under power bound"},{"order":"2","displayText":"Abhilash Goyal, Madhavan Swaminathan, Abhijit Chatterjee, \"Self-Calibrating Embedded RF Down-Conversion Mixers\", <i>Asian Test Symposium 2009. ATS '09.</i>, pp. 249-254, 2009.","links":{"documentLink":"/document/5359342","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5359342","pdfSize":"674KB"},"title":"Self-Calibrating Embedded RF Down-Conversion Mixers"},{"order":"3","displayText":"Abhilash Goyal, Madhavan Swaminathan, Abhijit Chatterjee, \"RF substrates yield improvement using package-chip co-design and on-chip calibration\", <i>Electrical Design of Advanced Packaging & Systems Symposium (EDAPS) 2010 IEEE</i>, pp. 1-4, 2010.","links":{"documentLink":"/document/5683018","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5683018","pdfSize":"1076KB"},"title":"RF substrates yield improvement using package-chip co-design and on-chip calibration"},{"order":"4","displayText":"A. Chatterjee, D. Han, V. Natarajan, S. Devarakond, S. Sen, H. Choi, R. Senguttuvan, S. Bhattacharya, A. Goyal, D. Lee, M. Swaminathan, \"Iterative built-in testing and tuning of mixed-signal/RF systems\", <i>Computer Design 2009. ICCD 2009. IEEE International Conference on</i>, pp. 319-326, 2009.","links":{"documentLink":"/document/5413136","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5413136","pdfSize":"908KB"},"title":"Iterative built-in testing and tuning of mixed-signal/RF systems"},{"order":"5","displayText":"Suvadeep Banerjee, Man Prakash Gupta, Aritra Banerjee, Satish Kumar, Abhijit Chatterjee, \"Digitally-compatible ring oscillator frequency driven tuning of CN-TFT amplifiers: Performance compensation under statistical and morphological variations\", <i>Mixed-Signal Testing Workshop (IMSTW) 2015 20th International</i>, pp. 1-6, 2015.","links":{"documentLink":"/document/7177860","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7177860","pdfSize":"766KB"},"title":"Digitally-compatible ring oscillator frequency driven tuning of CN-TFT amplifiers: Performance compensation under statistical and morphological variations"},{"order":"6","displayText":"Abhilash Goyal, Madhavan Swaminathan, Abhijit Chatterjee, \"3D-ICs with self-healing capability for thermal effects in RF circuits\", <i>Quality Electronic Design (ISQED) 2014 15th International Symposium on</i>, pp. 179-183, 2014.","links":{"documentLink":"/document/6783322","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6783322","pdfSize":"429KB"},"title":"3D-ICs with self-healing capability for thermal effects in RF circuits"},{"order":"7","displayText":"Abhilash Goyal, Madhavan Swaminathan, Abhijit Chatterjee, \"Self-correcting self-testing circuits and systems for post-manufacturing yield improvement\", <i>Circuits and Systems (MWSCAS) 2011 IEEE 54th International Midwest Symposium on</i>, pp. 1-4, 2011.","links":{"documentLink":"/document/6026669","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6026669","pdfSize":"1236KB"},"title":"Self-correcting, self-testing circuits and systems for post-manufacturing yield improvement"},{"order":"8","displayText":"John Liaperdos, Angela Arapoyanni, Yiorgos Tsiatouhas, \"Adjustable RF Mixers' Alternate Test Efficiency Optimization by the Reduction of Test Observables\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 32, no. 9, pp. 1383-1394, 2013.","links":{"documentLink":"/document/6582596","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6582596","pdfSize":"1039KB"},"title":"Adjustable RF Mixers' Alternate Test Efficiency Optimization by the Reduction of Test Observables"},{"order":"9","displayText":"Debashis Banerjee, Barry Muldrey, Xian Wang, Shreyas Sen, Abhijit Chatterjee, \"Self-Learning RF Receiver Systems: Process Aware Real-Time Adaptation to Channel Conditions for Low Power Operation\", <i>Circuits and Systems I: Regular Papers IEEE Transactions on</i>, vol. 64, no. 1, pp. 195-207, 2017.","links":{"documentLink":"/document/7733155","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7733155","pdfSize":"3156KB"},"title":"Self-Learning RF Receiver Systems: Process Aware Real-Time Adaptation to Channel Conditions for Low Power Operation"},{"order":"10","displayText":"Nathan Kupp, He Huang, Petros Drineas, Yiorgos Makris, \"Post-production performance calibration in analog/RF devices\", <i>Test Conference (ITC) 2010 IEEE International</i>, pp. 1-10, 2010.","links":{"documentLink":"/document/5699225","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5699225","pdfSize":"3674KB"},"title":"Post-production performance calibration in analog/RF devices"},{"order":"11","displayText":"John Liaperdos, Angela Arapoyanni, Yiorgos Tsiatouhas, \"A Built-In Voltage Measurement Technique for the Calibration of RF Mixers\", <i>Instrumentation and Measurement IEEE Transactions on</i>, vol. 62, no. 4, pp. 732-742, 2013.","links":{"documentLink":"/document/6472072","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6472072","pdfSize":"7184KB"},"title":"A Built-In Voltage Measurement Technique for the Calibration of RF Mixers"},{"order":"12","displayText":"Jenny Yi-Chun Liu, Roc Berenguer, Mau-Chung Frank Chang, \"Millimeter-Wave Self-Healing Power Amplifier With Adaptive Amplitude and Phase Linearization in 65-nm CMOS\", <i>Microwave Theory and Techniques IEEE Transactions on</i>, vol. 60, no. 5, pp. 1342-1352, 2012.","links":{"documentLink":"/document/6175127","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6175127","pdfSize":"2011KB"},"title":"Millimeter-Wave Self-Healing Power Amplifier With Adaptive Amplitude and Phase Linearization in 65-nm CMOS"},{"order":"13","displayText":"Abhilash Goyal, Madhavan Swaminathan, Abhijit Chatterjee, Duane C. Howard, John D. Cressler, \"A New Self-Healing Methodology for RF Amplifier Circuits Based on Oscillation Principles\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 20, no. 10, pp. 1835-1848, 2012.","links":{"documentLink":"/document/6104211","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6104211","pdfSize":"2541KB"},"title":"A New Self-Healing Methodology for RF Amplifier Circuits Based on Oscillation Principles"}],"nonIeee":[{"order":"1","displayText":"John Liaperdos, Angela Arapoyanni, Yiorgos Tsiatouhas, \"State reduction for efficient digital calibration of analog/RF integrated circuits\", <i>Analog Integrated Circuits and Signal Processing</i>, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/s10470-016-0880-4"},"title":"State reduction for efficient digital calibration of analog/RF integrated circuits"},{"order":"2","displayText":"Abhilash Goyal, Madhavan Swaminathan, Abhijit Chatterjee, \"Low-Cost Specification Based Testing of RF Amplifier Circuits using Oscillation Principles\", <i>Journal of Electronic Testing</i>, vol. 26, pp. 13, 2010.","links":{"crossRefLink":"https://doi.org/10.1007/s10836-009-5126-2"},"title":"Low-Cost Specification Based Testing of RF Amplifier Circuits using Oscillation Principles"},{"order":"3","displayText":"John Liaperdos, Angela Arapoyanni, Yiorgos Tsiatouhas, \"A test and calibration strategy for adjustable RF circuits\", <i>Analog Integrated Circuits and Signal Processing</i>, vol. 74, pp. 175, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/s10470-012-9981-x"},"title":"A test and calibration strategy for adjustable RF circuits"}]},"formulaStrippedArticleTitle":"A novel self-healing methodology for RF Amplifier circuits based on oscillation principles","nonIeeeCitationCount":"3","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.476785S","lastupdate":"2021-11-07","title":"A novel self-healing methodology for RF Amplifier circuits based on oscillation principles","contentType":"conferences","ieeeCitationCount":"13","publicationNumber":"4926138"},{"_id":5090937,"paperCitations":{"ieee":[{"order":"1","displayText":"Kai Du, Peter Varman, Kartik Mohanram, \"High performance reliable variable latency carry select addition\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2012</i>, pp. 1257-1262, 2012.","links":{"documentLink":"/document/6176685","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6176685","pdfSize":"272KB"},"title":"High performance reliable variable latency carry select addition"},{"order":"2","displayText":"Bijan Alizadeh, Masahiro Fujita, \"A debugging method for repairing post-silicon bugs of high performance processors in the fields\", <i>Field-Programmable Technology (FPT) 2010 International Conference on</i>, pp. 328-331, 2010.","links":{"documentLink":"/document/5681434","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5681434","pdfSize":"117KB"},"title":"A debugging method for repairing post-silicon bugs of high performance processors in the fields"},{"order":"3","displayText":"Kai Du, Peter Varman, Kartik Mohanram, \"Static window addition: A new paradigm for the design of variable latency adders\", <i>Computer Design (ICCD) 2011 IEEE 29th International Conference on</i>, pp. 455-456, 2011.","links":{"documentLink":"/document/6081446","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6081446","pdfSize":"574KB"},"title":"Static window addition: A new paradigm for the design of variable latency adders"},{"order":"4","displayText":"Alberto A. Del Barrio, Rom\u00e1n Hermida, Seda O. Memik, \"Exploring the energy efficiency of Multispeculative Adders\", <i>Computer Design (ICCD) 2013 IEEE 31st International Conference on</i>, pp. 309-315, 2013.","links":{"documentLink":"/document/6657058","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6657058","pdfSize":"533KB"},"title":"Exploring the energy efficiency of Multispeculative Adders"},{"order":"5","displayText":"Yongpan Liu, Yinan Sun, Yihao Zhu, Huazhong Yang, \"Design methodology of variable latency adders with multistage function speculation\", <i>Quality Electronic Design (ISQED) 2010 11th International Symposium on</i>, pp. 824-830, 2010.","links":{"documentLink":"/document/5450484","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5450484","pdfSize":"6347KB"},"title":"Design methodology of variable latency adders with multistage function speculation"},{"order":"6","displayText":"Bijan Alizadeh, Masahiro Fujita, \"Debugging and optimizing high performance superscalar out-of-order processors using formal verification techniques\", <i>Quality Electronic Design (ISQED) 2011 12th International Symposium on</i>, pp. 1-6, 2011.","links":{"documentLink":"/document/5770740","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5770740","pdfSize":"157KB"},"title":"Debugging and optimizing high performance superscalar out-of-order processors using formal verification techniques"},{"order":"7","displayText":"Sahand Salamat, Mehrnaz Ahmadi, Bijan Alizadeh, Masahiro Fujita, \"Systematic approximate logic optimization using don't care conditions\", <i>Quality Electronic Design (ISQED) 2017 18th International Symposium on</i>, pp. 419-425, 2017.","links":{"documentLink":"/document/7918352","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7918352","pdfSize":"528KB"},"title":"Systematic approximate logic optimization using don't care conditions"},{"order":"8","displayText":"Ing-Chao Lin, Yu-Hung Cho, Yi-Ming Yang, \"Aging-Aware Reliable Multiplier Design With Adaptive Hold Logic\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 23, no. 3, pp. 544-556, 2015.","links":{"documentLink":"/document/6807819","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6807819","pdfSize":"3911KB"},"title":"Aging-Aware Reliable Multiplier Design With Adaptive Hold Logic"},{"order":"9","displayText":"Ing-Chao Lin, Yi-Ming Yang, Cheng-Chian Lin, \"High-Performance Low-Power Carry Speculative Addition With Variable Latency\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 23, no. 9, pp. 1591-1603, 2015.","links":{"documentLink":"/document/6913000","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6913000","pdfSize":"8052KB"},"title":"High-Performance Low-Power Carry Speculative Addition With Variable Latency"},{"order":"10","displayText":"Subhashinee A, Rajasekaran C, \"Carry speculative adder with variable latency for low power VLSI\", <i>Wireless Communications Signal Processing and Networking (WiSPNET) International Conference on</i>, pp. 2400-2402, 2016.","links":{"documentLink":"/document/7566572","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7566572","pdfSize":"799KB"},"title":"Carry speculative adder with variable latency for low power VLSI"},{"order":"11","displayText":"Chang-Lin Tsai, Chao-Wei Cheng, Ning-Chi Huang, Kai-Chiang Wu, \"Analysis and optimization of variable-latency designs in the presence of timing variability\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2017</i>, pp. 1219-1224, 2017.","links":{"documentLink":"/document/7927174","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7927174","pdfSize":"455KB"},"title":"Analysis and optimization of variable-latency designs in the presence of timing variability"},{"order":"12","displayText":"Tay-Jyi Lin, Ting-Yu Shyu, \"Speculative Lookahead for Energy-Efficient Microprocessors\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 24, no. 1, pp. 50-57, 2016.","links":{"documentLink":"/document/7042335","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7042335","pdfSize":"1878KB"},"title":"Speculative Lookahead for Energy-Efficient Microprocessors"},{"order":"13","displayText":"Swagath Venkataramani, Kaushik Roy, Anand Raghunathan, \"Substitute-and-simplify: A unified design paradigm for approximate and quality configurable circuits\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 1367-1372, 2013.","links":{"documentLink":"/document/6513726","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6513726","pdfSize":"417KB"},"title":"Substitute-and-simplify: A unified design paradigm for approximate and quality configurable circuits"},{"order":"14","displayText":"Alberto A. Del Barrio, Roman Hermida, Seda Ogrenci Memik, Jose M. Mendias, Maria C. Molina, \"Multispeculative additive trees in High-Level Synthesis\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2013</i>, pp. 188-193, 2013.","links":{"documentLink":"/document/6513498","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6513498","pdfSize":"449KB"},"title":"Multispeculative additive trees in High-Level Synthesis"},{"order":"15","displayText":"Mehrnaz Ahmadi, Sahand Salamat, Bijan Alizadeh, \"A Dynamic Timing Error Avoidance Technique Using Prediction Logic in High-Performance Designs\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 27, no. 3, pp. 734-737, 2019.","links":{"documentLink":"/document/8552460","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8552460","pdfSize":"1169KB"},"title":"A Dynamic Timing Error Avoidance Technique Using Prediction Logic in High-Performance Designs"},{"order":"16","displayText":"Ning-Chi Huang, Szu-Ying Chen, Kai-Chiang Wu, \"Sensor-Based Approximate Adder Design for Accelerating Error-Tolerant and Deep-Learning Applications\", <i>Design Automation & Test in Europe Conference & Exhibition (DATE) 2019</i>, pp. 692-697, 2019.","links":{"documentLink":"/document/8714949","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8714949","pdfSize":"425KB"},"title":"Sensor-Based Approximate Adder Design for Accelerating Error-Tolerant and Deep-Learning Applications"},{"order":"17","displayText":"Ning-Chi Huang, Yu-Guang Chen, Kai-Chiang Wu, \"Exploration and Exploitation of Dual Timing Margins for Improving Power Efficiency of Variable-Latency Designs\", <i>VLSI (ISVLSI) 2019 IEEE Computer Society Annual Symposium on</i>, pp. 218-223, 2019.","links":{"documentLink":"/document/8839460","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8839460","pdfSize":"307KB"},"title":"Exploration and Exploitation of Dual Timing Margins for Improving Power Efficiency of Variable-Latency Designs"}],"nonIeee":[{"order":"1","displayText":"Tong-Yu Hsieh, Chih-Hao Wang, Chun-Wei Kuo, Shu-Yu Huang, Tsung-Liang Chih, \"Performance Degradation Tolerance Analysis and Design for Effective Yield Enhancement\", <i>Journal of Electronic Testing</i>, vol. 31, pp. 427, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/s10836-015-5546-0"},"title":"Performance Degradation Tolerance Analysis and Design for Effective Yield Enhancement"},{"order":"2","displayText":"Alberto A. Del Barrio, Rom\u00e1n Hermida, Seda Ogrenci Memik, Jos\u00e9 M. Mend\u00edas, Mar\u00eda C. Molina, \"Improving circuit performance with multispeculative additive trees in high-level synthesis\", <i>Microelectronics Journal</i>, vol. 45, pp. 1470, 2014.","links":{"crossRefLink":"https://doi.org/10.1016/j.mejo.2014.06.005"},"title":"Improving circuit performance with multispeculative additive trees in high-level synthesis"},{"order":"3","displayText":"Mario R. Casu, Paolo Mantovani, \"A synchronous latency-insensitive RISC for better than worst-case design\", <i>Integration</i>, vol. 48, pp. 72, 2015.","links":{"crossRefLink":"https://doi.org/10.1016/j.vlsi.2014.01.003"},"title":"A synchronous latency-insensitive RISC for better than worst-case design"},{"order":"4","displayText":"Abhishek Kumar, <i>Artificial Intelligence Paradigms for Smart Cyber-Physical Systems</i>, pp. 229, 2021.","links":{"crossRefLink":"https://doi.org/10.4018/978-1-7998-5101-1.ch011"},"title":""}]},"formulaStrippedArticleTitle":"Variable-latency design by function speculation","nonIeeeCitationCount":"4","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.472302S","lastupdate":"2021-09-18","title":"Variable-latency design by function speculation","contentType":"conferences","ieeeCitationCount":"17","publicationNumber":"4926138"},{"_id":5090958,"paperCitations":{"ieee":[{"order":"1","displayText":"Claudiu Pozna, Radu-Emil Precup, L\u00e1szl\u00f3 T. K\u00f3czy, Nicusor Minculete, \u00c1ron Ballagi, \"A cooperation scenario for multiagent systems\", <i>AFRICON 2011</i>, pp. 1-6, 2011.","links":{"documentLink":"/document/6071961","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6071961","pdfSize":"681KB"},"title":"A cooperation scenario for multiagent systems"},{"order":"2","displayText":"Patricia K. Sheridan, Pawel Kosicki, Chen Liu, Goldie Nejat, Beno Benhabib, \"On-line task allocation for the robotic interception of multiple targets in dynamic settings\", <i>Advanced Intelligent Mechatronics (AIM) 2010 IEEE/ASME International Conference on</i>, pp. 291-296, 2010.","links":{"documentLink":"/document/5695786","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5695786","pdfSize":"234KB"},"title":"On-line task allocation for the robotic interception of multiple targets in dynamic settings"},{"order":"3","displayText":"Yong Jiang, Jianguo Li, Xin Guo, Zhi Jiang, Ou Wang, \"Motion trajectory control of underground intelligent scraper based on particle swarm optimization\", <i>Chinese Automation Congress (CAC) 2017</i>, pp. 2287-2291, 2017.","links":{"documentLink":"/document/8243156","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8243156","pdfSize":"687KB"},"title":"Motion trajectory control of underground intelligent scraper based on particle swarm optimization"},{"order":"4","displayText":"B.B.V.L. Deepak, Dayal R. Parhi, \"Target seeking behaviour of an intelligent mobile robot using advanced particle swarm optimization\", <i>Control Automation Robotics and Embedded Systems (CARE) 2013 International Conference on</i>, pp. 1-6, 2013.","links":{"documentLink":"/document/6733749","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6733749","pdfSize":"537KB"},"title":"Target seeking behaviour of an intelligent mobile robot using advanced particle swarm optimization"},{"order":"5","displayText":"Zhongyang Zheng, Ying Tan, \"Group explosion strategy for searching multiple targets using swarm robotic\", <i>Evolutionary Computation (CEC) 2013 IEEE Congress on</i>, pp. 821-828, 2013.","links":{"documentLink":"/document/6557653","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6557653","pdfSize":"1780KB"},"title":"Group explosion strategy for searching multiple targets using swarm robotic"},{"order":"6","displayText":"Zhongyang Zheng, Junzhi Li, Jie Li, Ying Tan, \"Avoiding decoys in multiple targets searching problems using swarm robotics\", <i>Evolutionary Computation (CEC) 2014 IEEE Congress on</i>, pp. 784-791, 2014.","links":{"documentLink":"/document/6900376","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6900376","pdfSize":"576KB"},"title":"Avoiding decoys in multiple targets searching problems using swarm robotics"},{"order":"7","displayText":"Medria K. D. Hardhienata, V. Ugrinovskii, Kathryn E. Merrick, \"Task allocation under communication constraints using motivated particle swarm optimization\", <i>Evolutionary Computation (CEC) 2014 IEEE Congress on</i>, pp. 3135-3142, 2014.","links":{"documentLink":"/document/6900560","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6900560","pdfSize":"424KB"},"title":"Task allocation under communication constraints using motivated particle swarm optimization"},{"order":"8","displayText":"Stefan Preitl, Radu-Emil Precup, Claudia-Adina Dragos, Mircea-Bogdan Radac, \"Tuning of 2-DOF fuzzy PI(D) controllers. Laboratory applications\", <i>Computational Intelligence and Informatics (CINTI) 2010 11th International Symposium on</i>, pp. 237-242, 2010.","links":{"documentLink":"/document/5672242","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5672242","pdfSize":"448KB"},"title":"Tuning of 2-DOF fuzzy PI(D) controllers. Laboratory applications"},{"order":"9","displayText":"Philip Necsulescu, Klaus Schilling, \"Automation of a multiple robot self-organizing multi-hop mobile ad-hoc network (MANET) using signal strength\", <i>Instrumentation and Measurement Technology Conference (I2MTC) 2015 IEEE International</i>, pp. 505-510, 2015.","links":{"documentLink":"/document/7151319","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7151319","pdfSize":"819KB"},"title":"Automation of a multiple robot self-organizing multi-hop mobile ad-hoc network (MANET) using signal strength"},{"order":"10","displayText":"S. R. Jondhale, R. S. Deshpande, S. M. Walke, A. S. Jondhale, \"Issues and challenges in RSSI based target localization and tracking in wireless sensor networks\", <i>Automatic Control and Dynamic Optimization Techniques (ICACDOT) International Conference on</i>, pp. 594-598, 2016.","links":{"documentLink":"/document/7877655","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7877655","pdfSize":"349KB"},"title":"Issues and challenges in RSSI based target localization and tracking in wireless sensor networks"},{"order":"11","displayText":"Sandor Biro, Radu-Emil Precup, Doru Todinca, \"Double inverted pendulum control by linear quadratic regulator and reinforcement learning\", <i>Computational Cybernetics and Technical Informatics (ICCC-CONTI) 2010 International Joint Conference on</i>, pp. 159-164, 2010.","links":{"documentLink":"/document/5491309","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5491309","pdfSize":"360KB"},"title":"Double inverted pendulum control by linear quadratic regulator and reinforcement learning"},{"order":"12","displayText":"Sherif Tolba, Reda Ammar, \"Taking swarms to the field: AUV reorientation algorithm for PSO realization\", <i>Signal Processing and Information Technology (ISSPIT) 2015 IEEE International Symposium on</i>, pp. 116-121, 2015.","links":{"documentLink":"/document/7394251","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7394251","pdfSize":"608KB"},"title":"Taking swarms to the field: AUV reorientation algorithm for PSO realization"},{"order":"13","displayText":"Claudiu Pozna, Radu-Emil Precup, Nicusor Minculete, Csaba Antonya, Claudia-Adina Dragos, \"Properties of classes subclasses and objects in an abstraction model\", <i>Robotics in Alpe-Adria-Danube Region (RAAD) 2010 IEEE 19th International Workshop on</i>, pp. 291-296, 2010.","links":{"documentLink":"/document/5524569","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5524569","pdfSize":"266KB"},"title":"Properties of classes, subclasses and objects in an abstraction model"},{"order":"14","displayText":"Jie Li, Ying Tan, \"The multi-target search problem with environmental restrictions in swarm robotics\", <i>Robotics and Biomimetics (ROBIO) 2014 IEEE International Conference on</i>, pp. 2685-2690, 2014.","links":{"documentLink":"/document/7090748","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7090748","pdfSize":"760KB"},"title":"The multi-target search problem with environmental restrictions in swarm robotics"},{"order":"15","displayText":"Chase Greenhagen, Timothy Krentz, Janelle Wigal, Sami Khorbotly, \"A real-life robotic application of the particle swarm optimization algorithm\", <i>Swarm/Human Blended Intelligence Workshop (SHBI) 2016</i>, pp. 1-5, 2016.","links":{"documentLink":"/document/7780281","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7780281","pdfSize":"627KB"},"title":"A real-life robotic application of the particle swarm optimization algorithm"},{"order":"16","displayText":"Qian Zhu, Alei Liang, Haibing Guan, \"A PSO-inspired multi-robot search algorithm independent of global information\", <i>Swarm Intelligence (SIS) 2011 IEEE Symposium on</i>, pp. 1-7, 2011.","links":{"documentLink":"/document/5952586","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5952586","pdfSize":"372KB"},"title":"A PSO-inspired multi-robot search algorithm independent of global information"},{"order":"17","displayText":"Claudia-Adina Dragos, Stefan Preitl, Radu-Emil Precup, Raul-Gherasim Bulzan, Emil M. Petriu, Jozsef K. Tar, \"Experiments in fuzzy control of a Magnetic Levitation System laboratory equipment\", <i>Intelligent Systems and Informatics (SISY) 2010 8th International Symposium on</i>, pp. 601-606, 2010.","links":{"documentLink":"/document/5647164","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5647164","pdfSize":"512KB"},"title":"Experiments in fuzzy control of a Magnetic Levitation System laboratory equipment"},{"order":"18","displayText":"C. Pozna, L.-T. K\u00f3czy, R.-E. Precup, \u00c1. Ballagi, \"A Kantian pattern of knowledge the observation representation\", <i>Intelligent Systems and Informatics (SISY) 2010 8th International Symposium on</i>, pp. 405-412, 2010.","links":{"documentLink":"/document/5647371","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5647371","pdfSize":"533KB"},"title":"A Kantian pattern of knowledge, the observation representation"},{"order":"19","displayText":"Claudiu Pozna, Janos Kovacs, Radu-Emil Precup, Peter Foldesi, \"Cooperation in multiagent systems\", <i>Intelligent Systems and Informatics (SISY) 2011 IEEE 9th International Symposium on</i>, pp. 195-200, 2011.","links":{"documentLink":"/document/6034321","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6034321","pdfSize":"301KB"},"title":"Cooperation in multiagent systems"},{"order":"20","displayText":"Zhongyang Zheng, Jie Li, Junzhi Li, Ying Tan, \"Improved group explosion strategy for searching multiple targets using swarm robotics\", <i>Systems Man and Cybernetics (SMC) 2014 IEEE International Conference on</i>, pp. 246-251, 2014.","links":{"documentLink":"/document/6973915","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6973915","pdfSize":"254KB"},"title":"Improved group explosion strategy for searching multiple targets using swarm robotics"},{"order":"21","displayText":"Dibyendu Roy, Madhubanti Maitra, Samar Bhattacharya, \"Study of formation control and obstacle avoidance of swarm robots using evolutionary algorithms\", <i>Systems Man and Cybernetics (SMC) 2016 IEEE International Conference on</i>, pp. 003154-003159, 2016.","links":{"documentLink":"/document/7844719","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7844719","pdfSize":"466KB"},"title":"Study of formation control and obstacle avoidance of swarm robots using evolutionary algorithms"},{"order":"22","displayText":"Rui Zou, Vijay Kalivarapu, Eliot Winer, James Oliver, Sourabh Bhattacharya, \"Particle Swarm Optimization-Based Source Seeking\", <i>Automation Science and Engineering IEEE Transactions on</i>, vol. 12, no. 3, pp. 865-875, 2015.","links":{"documentLink":"/document/7124544","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7124544","pdfSize":"2008KB"},"title":"Particle Swarm Optimization-Based Source Seeking"},{"order":"23","displayText":"Radu-Emil Precup, Radu-Codru\u0163 David, Emil M. Petriu, Stefan Preitl, Mircea-Bogdan Radac, \"Fuzzy Control Systems With Reduced Parametric Sensitivity Based on Simulated Annealing\", <i>Industrial Electronics IEEE Transactions on</i>, vol. 59, no. 8, pp. 3049-3061, 2012.","links":{"documentLink":"/document/5735223","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5735223","pdfSize":"405KB"},"title":"Fuzzy Control Systems With Reduced Parametric Sensitivity Based on Simulated Annealing"},{"order":"24","displayText":"Aleksander Malinowski, Hao Yu, \"Comparison of Embedded System Design for Industrial Applications\", <i>Industrial Informatics IEEE Transactions on</i>, vol. 7, no. 2, pp. 244-254, 2011.","links":{"documentLink":"/document/5755132","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5755132","pdfSize":"1659KB"},"title":"Comparison of Embedded System Design for Industrial Applications"},{"order":"25","displayText":"Claudiu Pozna, Radu-Emil Precup, \"Results concerning a new pattern of human knowledge\", <i>Cognitive Infocommunications (CogInfoCom) 2011 2nd International Conference on</i>, pp. 1-18, 2011.","links":{"documentLink":"/document/5999489","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5999489","pdfSize":"328KB"},"title":"Results concerning a new pattern of human knowledge"},{"order":"26","displayText":"Muhammad S. A. Khan, Mohammad S. Hasan, Tarem Ahmed, \"A New Multi-Robot Search Algorithm Using Probabilistic Finite State Machine and Lennard-Jones Potential Function\", <i>Robotics and Biomimetics (ROBIO) 2018 IEEE International Conference on</i>, pp. 850-855, 2018.","links":{"documentLink":"/document/8665082","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8665082","pdfSize":"165KB"},"title":"A New Multi-Robot Search Algorithm Using Probabilistic Finite State Machine and Lennard-Jones Potential Function"},{"order":"27","displayText":"Jian Yang, Xin Wang, Peter Bauer, \"Extended PSO Based Collaborative Searching for Robotic Swarms With Practical Constraints\", <i>Access IEEE</i>, vol. 7, pp. 76328-76341, 2019.","links":{"documentLink":"/document/8733044","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8733044","pdfSize":"19269KB"},"title":"Extended PSO Based Collaborative Searching for Robotic Swarms With Practical Constraints"},{"order":"28","displayText":"Qirong Tang, Fangchao Yu, Zhipeng Xu, Peter Eberhard, \"Swarm Robots Search for Multiple Targets\", <i>Access IEEE</i>, vol. 8, pp. 92814-92826, 2020.","links":{"documentLink":"/document/9091812","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9091812","pdfSize":"3138KB"},"title":"Swarm Robots Search for Multiple Targets"},{"order":"29","displayText":"Yanzhi Du, \"A Novel Approach for Swarm Robotic Target Searches Based on the DPSO Algorithm\", <i>Access IEEE</i>, vol. 8, pp. 226484-226505, 2020.","links":{"documentLink":"/document/9296203","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9296203","pdfSize":"2313KB"},"title":"A Novel Approach for Swarm Robotic Target Searches Based on the DPSO Algorithm"}],"nonIeee":[{"order":"1","displayText":"Qirong Tang, Fangchao Yu, Lu Ding, <i>Advances in Swarm Intelligence</i>, vol. 9713, pp. 470, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-41009-8_51"},"title":""},{"order":"2","displayText":"Cheuk Ho Yuen, Kam Tim Woo, <i>Advances in Swarm Intelligence</i>, vol. 10386, pp. 167, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-61833-3_18"},"title":""},{"order":"3","displayText":"B. B. V. L. Deepak, Dayal R. Parhi, B. M. V. A. Raju, \"Advance Particle Swarm Optimization-Based Navigational Controller For Mobile Robot\", <i>Arabian Journal for Science and Engineering</i>, vol. 39, pp. 6477, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/s13369-014-1154-z"},"title":"Advance Particle Swarm Optimization-Based Navigational Controller For Mobile Robot"},{"order":"4","displayText":"Masoud Dadgar, Shahram Jafari, Ali Hamzeh, \"A PSO-based multi-robot cooperation method for target searching in unknown environments\", <i>Neurocomputing</i>, vol. 177, pp. 62, 2016.","links":{"crossRefLink":"https://doi.org/10.1016/j.neucom.2015.11.007"},"title":"A PSO-based multi-robot cooperation method for target searching in unknown environments"},{"order":"5","displayText":"Madhubhashi Senanayake, Ilankaikone Senthooran, Jan Carlo Barca, Hoam Chung, Joarder Kamruzzaman, Manzur Murshed, \"Search and tracking algorithms for swarms of robots: A survey\", <i>Robotics and Autonomous Systems</i>, 2015.","links":{"crossRefLink":"https://doi.org/10.1016/j.robot.2015.08.010"},"title":"Search and tracking algorithms for swarms of robots: A survey"},{"order":"6","displayText":"Paolo Stegagno, Caterina Massidda, Heinrich H. B\u00fclthoff, <i>Proceedings of the 30th Annual ACM Symposium on Applied Computing - SAC '15</i>, pp. 307, 2015.","links":{},"title":""},{"order":"7","displayText":"Upma Jain, W. Wilfred Godfrey, Ritu Tiwari, \"A Hybridization of Gravitational Search Algorithm and Particle Swarm Optimization for Odor Source Localization\", <i>International Journal of Robotics Applications and Technologies</i>, vol. 5, pp. 20, 2017.","links":{"crossRefLink":"https://doi.org/10.4018/IJRAT.2017010102"},"title":"A Hybridization of Gravitational Search Algorithm and Particle Swarm Optimization for Odor Source Localization"},{"order":"8","displayText":"Upma Jain, Ritu Tiwari, W. Wilfred Godfrey, <i>Novel Design and Applications of Robotics Technologies</i>, pp. 276, 2019.","links":{"crossRefLink":"https://doi.org/10.4018/978-1-5225-5276-5.ch010"},"title":""},{"order":"9","displayText":"Hannaneh Najd Ataei, Koorush Ziarati, Mohammad Eghtesad, <i>Recent Trends in Applied Artificial Intelligence</i>, vol. 7906, pp. 312, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-38577-3_32"},"title":""},{"order":"10","displayText":"Ying Tan, <i>Fireworks Algorithm</i>, pp. 285, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-662-46353-6_17"},"title":""},{"order":"11","displayText":"Qirong Tang, Peter Eberhard, \"A PSO-based algorithm designed for a swarm of mobile robots\", <i>Structural and Multidisciplinary Optimization</i>, vol. 44, pp. 483, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/s00158-010-0618-3"},"title":"A PSO-based algorithm designed for a swarm of mobile robots"},{"order":"12","displayText":"Q. Tang, P. Eberhard, \"Cooperative Motion of Swarm Mobile Robots Based on Particle Swarm Optimization and Multibody System Dynamics\", <i>Mechanics Based Design of Structures and Machines</i>, vol. 39, pp. 179, 2011.","links":{"crossRefLink":"https://doi.org/10.1080/15397734.2011.550855"},"title":"Cooperative Motion of Swarm Mobile Robots Based on Particle Swarm Optimization and Multibody System Dynamics"},{"order":"13","displayText":"B. Deepak, Dayal Parhi, \"PSO based path planner of an autonomous mobile robot\", <i>Open Computer Science</i>, vol. 2, 2012.","links":{"crossRefLink":"https://doi.org/10.2478/s13537-012-0009-5"},"title":"PSO based path planner of an autonomous mobile robot"},{"order":"14","displayText":"Upma Jain, W. Wilfred Godfrey, Ritu Tiwari, <i>Robotic Systems</i>, pp. 1519, 2020.","links":{"crossRefLink":"https://doi.org/10.4018/978-1-7998-1754-3.ch072"},"title":""},{"order":"15","displayText":"S. H. Alsamhi, Ou Ma, Mohd. Samar Ansari, \"Convergence of Machine Learning and Robotics Communication in Collaborative Assembly: Mobility Connectivity and Future Perspectives\", <i>Journal of Intelligent & Robotic Systems</i>, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/s10846-019-01079-x"},"title":"Convergence of Machine Learning and Robotics Communication in Collaborative Assembly: Mobility, Connectivity and Future Perspectives"},{"order":"16","displayText":"Stanis\u0142aw Skrzypecki, Zbigniew Tarapata, Dariusz Pierzcha\u0142a, <i>Modelling and Simulation for Autonomous Systems</i>, vol. 11995, pp. 11, 2020.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-030-43890-6_2"},"title":""},{"order":"17","displayText":"Xinjie He, Shaowu Zhou, Hongqiang Zhang, Lianghong Wu, You Zhou, Yujuan He, Mao Wang, \"Multiobjective coordinated search algorithm for swarm of UAVs based on 3D-simplified virtual forced model\", <i>International Journal of Systems Science</i>, vol. 51, pp. 2635, 2020.","links":{"crossRefLink":"https://doi.org/10.1080/00207721.2020.1799110"},"title":"Multiobjective coordinated search algorithm for swarm of UAVs based on 3D-simplified virtual forced model"},{"order":"18","displayText":"Vikram Garg, \"Cooperative Multi-robot Target Searching and Tracking Using Velocity Inspired Robotic Fruit Fly Algorithm\", <i>SN Computer Science</i>, vol. 2, 2021.","links":{"crossRefLink":"https://doi.org/10.1007/s42979-021-00880-6"},"title":"Cooperative Multi-robot Target Searching and Tracking Using Velocity Inspired Robotic Fruit Fly Algorithm"},{"order":"19","displayText":"Saurabh Singh, Namita Tiwari, <i>Internet of Things and Connected Technologies</i>, vol. 1382, pp. 354, 2021.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-030-76736-5_33"},"title":""},{"order":"20","displayText":"You Zhou, Anhua Chen, Xinjie He, Xiaohui Bian, \"Multi-Target Coordinated Search Algorithm for Swarm Robotics Considering Practical Constraints\", <i>Frontiers in Neurorobotics</i>, vol. 15, 2021.","links":{"crossRefLink":"https://doi.org/10.3389/fnbot.2021.753052"},"title":"Multi-Target Coordinated Search Algorithm for Swarm Robotics Considering Practical Constraints"}]},"formulaStrippedArticleTitle":"Multi-robot, multi-target Particle Swarm Optimization search in noisy wireless environments","nonIeeeCitationCount":"20","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.783549S","lastupdate":"2021-12-06","title":"Multi-robot, multi-target Particle Swarm Optimization search in noisy wireless environments","contentType":"conferences","ieeeCitationCount":"29","publicationNumber":"5075460"},{"_id":5090963,"paperCitations":{"ieee":[{"order":"1","displayText":"Xiaokang Ye, Xuefeng Yin, Xuesong Cai, Antonio P\u00e9rez Yuste, Hongliang Xu, \"Neural-Network-Assisted UE Localization Using Radio-Channel Fingerprints in LTE Networks\", <i>Access IEEE</i>, vol. 5, pp. 12071-12087, 2017.","links":{"documentLink":"/document/7938617","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7938617","pdfSize":"6761KB"},"title":"Neural-Network-Assisted UE Localization Using Radio-Channel Fingerprints in LTE Networks"},{"order":"2","displayText":"Nam Pham, Hao Yu, Bogdan M. Wilamowski, \"Neural Network Trainer through Computer Networks\", <i>Advanced Information Networking and Applications (AINA) 2010 24th IEEE International Conference on</i>, pp. 1203-1209, 2010.","links":{"documentLink":"/document/5474851","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5474851","pdfSize":"478KB"},"title":"Neural Network Trainer through Computer Networks"},{"order":"3","displayText":"Nam Pham, Bogdan M. Wilamowski, A. Malimowski, \"Computer networks as human system interface\", <i>Human System Interactions (HSI) 2010 3rd Conference on</i>, pp. 182-188, 2010.","links":{"documentLink":"/document/5514568","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5514568","pdfSize":"257KB"},"title":"Computer networks as human system interface"},{"order":"4","displayText":"Hao Yu, Wilamowski Auburn, \"Fast and efficient and training of neural networks\", <i>Human System Interactions (HSI) 2010 3rd Conference on</i>, pp. 175-181, 2010.","links":{"documentLink":"/document/5514571","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5514571","pdfSize":"302KB"},"title":"Fast and efficient and training of neural networks"},{"order":"5","displayText":"Hao Yu, Tiantian Xie, Michael Hamilton, Bogdan Wilamowski, \"Comparison of different neural network architectures for digit image recognition\", <i>Human System Interactions (HSI) 2011 4th International Conference on</i>, pp. 98-103, 2011.","links":{"documentLink":"/document/5937350","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5937350","pdfSize":"828KB"},"title":"Comparison of different neural network architectures for digit image recognition"},{"order":"6","displayText":"David Hunter, Bogdan Wilamowski, \"Parallel Multi-Layer neural network architecture with improved efficiency\", <i>Human System Interactions (HSI) 2011 4th International Conference on</i>, pp. 299-304, 2011.","links":{"documentLink":"/document/5937382","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5937382","pdfSize":"808KB"},"title":"Parallel Multi-Layer neural network architecture with improved efficiency"},{"order":"7","displayText":"Mumtazimah Mohamad, Md Yazid Mohamad Saman, Muhammad Suzuri Hitam, \"A framework for multiprocessor neural networks systems\", <i>ICT Convergence (ICTC) 2012 International Conference on</i>, pp. 44-48, 2012.","links":{"documentLink":"/document/6386775","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6386775","pdfSize":"156KB"},"title":"A framework for multiprocessor neural networks systems"},{"order":"8","displayText":"Hao Yu, Tiantian Xie, Bogdan Wilamowski, \"Recent advances in industrial control\", <i>IECON 2011 - 37th Annual Conference on IEEE Industrial Electronics Society</i>, pp. 4626-4631, 2011.","links":{"documentLink":"/document/6120073","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6120073","pdfSize":"243KB"},"title":"Recent advances in industrial control"},{"order":"9","displayText":"Xing Wu, Hao Yu, Tiantian Xie, Michael S. Pukish, \"Current trends in industrial control\", <i>IECON 2012 - 38th Annual Conference on IEEE Industrial Electronics Society</i>, pp. 6274-6279, 2012.","links":{"documentLink":"/document/6389023","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6389023","pdfSize":"175KB"},"title":"Current trends in industrial control"},{"order":"10","displayText":"Tiantian Xie, Hao Yu, Bogdan Wilamowski, \"Comparison between traditional neural networks and radial basis function networks\", <i>Industrial Electronics (ISIE) 2011 IEEE International Symposium on</i>, pp. 1194-1199, 2011.","links":{"documentLink":"/document/5984328","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5984328","pdfSize":"601KB"},"title":"Comparison between traditional neural networks and radial basis function networks"},{"order":"11","displayText":"Bogdan M. Wilamowski, \"Neural network architectures and learning algorithms\", <i>Industrial Electronics Magazine IEEE</i>, vol. 3, no. 4, pp. 56-63, 2009.","links":{"documentLink":"/document/5352485","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5352485","pdfSize":"3120KB"},"title":"Neural network architectures and learning algorithms"},{"order":"12","displayText":"Anahita Ghazvini, Mohd Zakree Bin Ahmad Nazri, Siti Norul Huda Sheikh Abdullah, Md Nawawi Junoh, Zainal Abidin bin Kasim, \"Biography commercial serial crime analysis using enhanced dynamic neural network\", <i>Soft Computing and Pattern Recognition (SoCPaR) 2015 7th International Conference of</i>, pp. 334-339, 2015.","links":{"documentLink":"/document/7492769","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7492769","pdfSize":"619KB"},"title":"Biography commercial serial crime analysis using enhanced dynamic neural network"},{"order":"13","displayText":"Hao Yu, Tiantian Xie, Stanis\u0142aw Paszczynski, Bogdan M. Wilamowski, \"Advantages of Radial Basis Function Networks for Dynamic System Design\", <i>Industrial Electronics IEEE Transactions on</i>, vol. 58, no. 12, pp. 5438-5450, 2011.","links":{"documentLink":"/document/5983440","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5983440","pdfSize":"2625KB"},"title":"Advantages of Radial Basis Function Networks for Dynamic System Design"},{"order":"14","displayText":"Aleksander Malinowski, Hao Yu, \"Comparison of Embedded System Design for Industrial Applications\", <i>Industrial Informatics IEEE Transactions on</i>, vol. 7, no. 2, pp. 244-254, 2011.","links":{"documentLink":"/document/5755132","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5755132","pdfSize":"1659KB"},"title":"Comparison of Embedded System Design for Industrial Applications"},{"order":"15","displayText":"David Hunter, Hao Yu, Michael S. Pukish, III, Janusz Kolbusz, Bogdan M. Wilamowski, \"Selection of Proper Neural Network Sizes and Architectures\u2014A Comparative Study\", <i>Industrial Informatics IEEE Transactions on</i>, vol. 8, no. 2, pp. 228-240, 2012.","links":{"documentLink":"/document/6152147","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6152147","pdfSize":"4675KB"},"title":"Selection of Proper Neural Network Sizes and Architectures\u2014A Comparative Study"},{"order":"16","displayText":"Bogdan M. Wilamowski, Hao Yu, \"Improved Computation for Levenberg\u2013Marquardt Training\", <i>Neural Networks IEEE Transactions on</i>, vol. 21, no. 6, pp. 930-937, 2010.","links":{"documentLink":"/document/5451114","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5451114","pdfSize":"645KB"},"title":"Improved Computation for Levenberg\u2013Marquardt Training"},{"order":"17","displayText":"Tiantian Xie, Hao Yu, Joel Hewlett, Pawe\u0142 Rozycki, Bogdan Wilamowski, \"Fast and Efficient Second-Order Method for Training Radial Basis Function Networks\", <i>Neural Networks and Learning Systems IEEE Transactions on</i>, vol. 23, no. 4, pp. 609-619, 2012.","links":{"documentLink":"/document/6151168","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6151168","pdfSize":"994KB"},"title":"Fast and Efficient Second-Order Method for Training Radial Basis Function Networks"},{"order":"18","displayText":"Seong-Ho Kwon, Hyo-Sung Ahn, \"Sensor failure detection identification and accommodation using neural network and fuzzy voter\", <i>Control Automation and Systems (ICCAS) 2017 17th International Conference on</i>, pp. 139-144, 2017.","links":{"documentLink":"/document/8204431","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8204431","pdfSize":"512KB"},"title":"Sensor failure detection, identification and accommodation using neural network and fuzzy voter"},{"order":"19","displayText":"Wafaa Sayed, Tawfik Ismail, Khaled Elsayed, \"A Neural Network-Based VLC Indoor Positioning System for Moving Users\", <i>Smart Applications Communications and Networking (SmartNets) 2019 International Conference on</i>, pp. 1-6, 2019.","links":{"documentLink":"/document/9069785","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9069785","pdfSize":"260KB"},"title":"A Neural Network-Based VLC Indoor Positioning System for Moving Users"}],"nonIeee":[{"order":"1","displayText":"H. Yu, B. M. Wilamowski, <i>Human \u2013 Computer Systems Interaction: Backgrounds and Applications 2</i>, vol. 99, pp. 463, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-23172-8_30"},"title":""},{"order":"2","displayText":"T. T. Xie, H. Yu, B. M. Wilamowski, <i>Human \u2013 Computer Systems Interaction: Backgrounds and Applications 2</i>, vol. 99, pp. 313, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-23172-8_21"},"title":""},{"order":"3","displayText":"N. Pham, B. M. Wilamowski, A. Malinowski, <i>Human \u2013 Computer Systems Interaction: Backgrounds and Applications 2</i>, vol. 98, pp. 239, 2012.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-23187-2_15"},"title":""},{"order":"4","displayText":"Dar\u00edo Baptista, Fernando Morgado-Dias, \"A survey of artificial neural network training tools\", <i>Neural Computing and Applications</i>, vol. 23, pp. 609, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/s00521-013-1408-9"},"title":"A survey of artificial neural network training tools"}]},"formulaStrippedArticleTitle":"Efficient and reliable training of neural networks","nonIeeeCitationCount":"4","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.526902S","lastupdate":"2021-10-02","title":"Efficient and reliable training of neural networks","contentType":"conferences","ieeeCitationCount":"19","publicationNumber":"5075460"},{"_id":5091011,"formulaStrippedArticleTitle":"A parameterizable Handel-C neural network implementation for FPGA","nonIeeeCitationCount":"0","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.029785S","lastupdate":"2021-10-05","title":"A parameterizable Handel-C neural network implementation for FPGA","contentType":"conferences","ieeeCitationCount":"0","publicationNumber":"5075460"},{"_id":5091051,"paperCitations":{"ieee":[{"order":"1","displayText":"Saroj Biswas, Frank Ferrese, Qing Dong, Li Bai, \"Resilient consensus control for linear systems in a noisy environment\", <i>American Control Conference (ACC) 2012</i>, pp. 5862-5867, 2012.","links":{"documentLink":"/document/6314994","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6314994","pdfSize":"264KB"},"title":"Resilient consensus control for linear systems in a noisy environment"},{"order":"2","displayText":"Seddik M. Djouadi, Alexander M. Melin, Erik M. Ferragut, Jason A. Laska, Jin Dong, \"Finite energy and bounded attacks on control system sensor signals\", <i>American Control Conference (ACC) 2014</i>, pp. 1716-1722, 2014.","links":{"documentLink":"/document/6859001","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6859001","pdfSize":"293KB"},"title":"Finite energy and bounded attacks on control system sensor signals"},{"order":"3","displayText":"Semyon M. Meerkov, Maruthi T. Ravichandran, \"Combating curse of dimensionality in resilient monitoring systems: Condition for lossless decentralized inferences\", <i>American Control Conference (ACC) 2016</i>, pp. 6381-6386, 2016.","links":{"documentLink":"/document/7526673","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7526673","pdfSize":"188KB"},"title":"Combating curse of dimensionality in resilient monitoring systems: Condition for lossless decentralized inferences"},{"order":"4","displayText":"Khushboo Mittal, James P. Wilson, Brian P. Baillie, Shalabh Gupta, George M. Bollas, Peter B. Luh, \"Supervisory Control for Resilient Chiller Plants Under Condenser Fouling\", <i>Access IEEE</i>, vol. 5, pp. 14028-14046, 2017.","links":{"documentLink":"/document/7979513","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7979513","pdfSize":"3015KB"},"title":"Supervisory Control for Resilient Chiller Plants Under Condenser Fouling"},{"order":"5","displayText":"Tua A. Tamba, Yul Y. Nazaruddin, Bin Hu, \"Resilient control under denial-of-service via dynamic event triggering\", <i>Control Conference (ASCC) 2017 11th Asian</i>, pp. 1749-1754, 2017.","links":{"documentLink":"/document/8287438","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8287438","pdfSize":"266KB"},"title":"Resilient control under denial-of-service via dynamic event triggering"},{"order":"6","displayText":"Dohwan Kim, Yuchang Won, Yongsoon Eun, Kyung-Joon Park, \"W-Simplex: Resilient network and control co-design under wireless channel uncertainty in cyber-physical systems\", <i>Control Technology and Applications (CCTA) 2017 IEEE Conference on</i>, pp. 49-54, 2017.","links":{"documentLink":"/document/8062439","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8062439","pdfSize":"927KB"},"title":"W-Simplex: Resilient network and control co-design under wireless channel uncertainty in cyber-physical systems"},{"order":"7","displayText":"Quanyan Zhu, Tamer Ba\u015far, \"Robust and resilient control design for cyber-physical systems with an application to power systems\", <i>Decision and Control and European Control Conference (CDC-ECC) 2011 50th IEEE Conference on</i>, pp. 4066-4071, 2011.","links":{"documentLink":"/document/6161031","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6161031","pdfSize":"368KB"},"title":"Robust and resilient control design for cyber-physical systems with an application to power systems"},{"order":"8","displayText":"Lichun Li, Bin Hu, Michael Lemmon, \"Resilient event triggered systems with limited communication\", <i>Decision and Control (CDC) 2012 IEEE 51st Annual Conference on</i>, pp. 6577-6582, 2012.","links":{"documentLink":"/document/6426151","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6426151","pdfSize":"267KB"},"title":"Resilient event triggered systems with limited communication"},{"order":"9","displayText":"Sam Nazari, Bahram Shafai, Amirreza Oghbaee, \"Design of attack tolerant detection topologies for distributed systems\", <i>Decision and Control (CDC) 2017 IEEE 56th Annual Conference on</i>, pp. 5385-5390, 2017.","links":{"documentLink":"/document/8264457","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8264457","pdfSize":"183KB"},"title":"Design of attack tolerant detection topologies for distributed systems"},{"order":"10","displayText":"M R Lokesh, Y.S Kumaraswamy, \"Healing process towards resiliency in cyber-physical system: A modified danger theory based artifical immune recogization2 algorithm approach\", <i>Computer Graphics Vision and Information Security (CGVIS) 2015 IEEE International Conference on</i>, pp. 226-232, 2015.","links":{"documentLink":"/document/7449926","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7449926","pdfSize":"1007KB"},"title":"Healing process towards resiliency in cyber-physical system: A modified danger theory based artifical immune recogization2 algorithm approach"},{"order":"11","displayText":"Ondrej Linda, Milos Manic, Todd Vollmer, Jason Wright, \"Fuzzy logic based anomaly detection for embedded network security cyber sensor\", <i>Computational Intelligence in Cyber Security (CICS) 2011 IEEE Symposium on</i>, pp. 202-209, 2011.","links":{"documentLink":"/document/5949392","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5949392","pdfSize":"301KB"},"title":"Fuzzy logic based anomaly detection for embedded network security cyber sensor"},{"order":"12","displayText":"Tomonori Sadamoto, Henrik Sandberg, Bart Besselink, Takayuki Ishizaki, Jun-ichi Imura, Karl Henrik Johansson, \"Weak resilience of networked control systems\", <i>Control Conference (ECC) 2016 European</i>, pp. 977-982, 2016.","links":{"documentLink":"/document/7810416","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7810416","pdfSize":"1454KB"},"title":"Weak resilience of networked control systems"},{"order":"13","displayText":"Craig G. Rieger, Kevin L. Moore, Thomas L. Baldwin, \"Resilient control systems: A multi-agent dynamic systems perspective\", <i>Electro/Information Technology (EIT) 2013 IEEE International Conference on</i>, pp. 1-16, 2013.","links":{"documentLink":"/document/6632721","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6632721","pdfSize":"1060KB"},"title":"Resilient control systems: A multi-agent dynamic systems perspective"},{"order":"14","displayText":"Alexander Melin, Roger Kisner, David Fugate, Timothy McIntyre, \"Minimum state awareness for resilient control systems under cyber-attack\", <i>Future of Instrumentation International Workshop (FIIW) 2012</i>, pp. 1-4, 2012.","links":{"documentLink":"/document/6378329","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6378329","pdfSize":"709KB"},"title":"Minimum state awareness for resilient control systems under cyber-attack"},{"order":"15","displayText":"Kevin McCarty, Milos Manic, Shane Cherry, Miles McQueen, \"A temporal-spatial data fusion architecture for monitoring complex systems\", <i>Human System Interactions (HSI) 2010 3rd Conference on</i>, pp. 101-106, 2010.","links":{"documentLink":"/document/5514583","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5514583","pdfSize":"759KB"},"title":"A temporal-spatial data fusion architecture for monitoring complex systems"},{"order":"16","displayText":"Tua A. Tamba, Yul Y. Nazaruddin, \"Event-triggered resilient control of a class of cyber-physical systems under denial-of-service\", <i>Instrumentation Control and Automation (ICA) 2017 5th International Conference on</i>, pp. 41-46, 2017.","links":{"documentLink":"/document/8068410","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8068410","pdfSize":"791KB"},"title":"Event-triggered resilient control of a class of cyber-physical systems under denial-of-service"},{"order":"17","displayText":"Kiriakos Kiriakidis, Tracie Severson, Brian Connett, \"Detecting and Isolating Attacks of Deception in Networked Control Systems\", <i>Autonomic Computing (ICAC) 2016 IEEE International Conference on</i>, pp. 269-274, 2016.","links":{"documentLink":"/document/7573151","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7573151","pdfSize":"226KB"},"title":"Detecting and Isolating Attacks of Deception in Networked Control Systems"},{"order":"18","displayText":"Miles McQueen, \"Software and human vulnerabilities\", <i>IECON 2010 - 36th Annual Conference on IEEE Industrial Electronics Society</i>, pp. 1-85, 2010.","links":{"documentLink":"/document/5675325","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5675325","pdfSize":"4240KB"},"title":"Software and human vulnerabilities"},{"order":"19","displayText":"F\u00e1bio Janu\u00e1rio, Alberto Cardoso, Paulo Gil, \"Multi-agent approach for resilience enhancement in wireless sensor and actuator networks\", <i>Fuzzy Systems Association and 9th International Conference on Soft Computing and Intelligent Systems (IFSA-SCIS) 2017 Joint 17th World Congress of International</i>, pp. 1-6, 2017.","links":{"documentLink":"/document/8023328","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8023328","pdfSize":"844KB"},"title":"Multi-agent approach for resilience enhancement in wireless sensor and actuator networks"},{"order":"20","displayText":"Ondrej Linda, Milos Manic, Annarita Giani, Miles McQueen, \"Multi-criteria based staging of Optimal PMU Placement using Fuzzy Weighted Average\", <i>Industrial Electronics (ISIE) 2013 IEEE International Symposium on</i>, pp. 1-8, 2013.","links":{"documentLink":"/document/6563646","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6563646","pdfSize":"959KB"},"title":"Multi-criteria based staging of Optimal PMU Placement using Fuzzy Weighted Average"},{"order":"21","displayText":"Ondrej Linda, Dumidu Wijayasekara, Milos Manic, Miles McQueen, \"Optimal placement of Phasor Measurement Units in power grids using Memetic Algorithms\", <i>Industrial Electronics (ISIE) 2014 IEEE 23rd International Symposium on</i>, pp. 2035-2041, 2014.","links":{"documentLink":"/document/6864930","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6864930","pdfSize":"970KB"},"title":"Optimal placement of Phasor Measurement Units in power grids using Memetic Algorithms"},{"order":"22","displayText":"Kris Villez, Venkat Venkatasubramanian, Humberto Garcia, Craig Rieger, Tim Spinner, Raghunathan Rengaswamy, \"Achieving resilience in critical infrastructures: A case study for a nuclear power plant cooling loop\", <i>Resilient Control Systems (ISRCS) 2010 3rd International Symposium on</i>, pp. 49-52, 2010.","links":{"documentLink":"/document/5602159","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5602159","pdfSize":"352KB"},"title":"Achieving resilience in critical infrastructures: A case study for a nuclear power plant cooling loop"},{"order":"23","displayText":"Venkat Venkatasubramanian, Tanu Malik, Arun Giridhar, Kris Villez, Raghvendra Prasad, Aviral Shukla, Craig Rieger, Keith Daum, Miles McQueen, \"RNEDE: Resilient network design environment\", <i>Resilient Control Systems (ISRCS) 2010 3rd International Symposium on</i>, pp. 72-75, 2010.","links":{"documentLink":"/document/5603105","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5603105","pdfSize":"717KB"},"title":"RNEDE: Resilient network design environment"},{"order":"24","displayText":"Craig G. Rieger, \"Notional examples and benchmark aspects of a resilient control system\", <i>Resilient Control Systems (ISRCS) 2010 3rd International Symposium on</i>, pp. 64-71, 2010.","links":{"documentLink":"/document/5603123","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5603123","pdfSize":"1636KB"},"title":"Notional examples and benchmark aspects of a resilient control system"},{"order":"25","displayText":"Dong Wei, Kun Ji, \"Resilient industrial control system (RICS): Concepts formulation metrics and insights\", <i>Resilient Control Systems (ISRCS) 2010 3rd International Symposium on</i>, pp. 15-22, 2010.","links":{"documentLink":"/document/5603480","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5603480","pdfSize":"752KB"},"title":"Resilient industrial control system (RICS): Concepts, formulation, metrics, and insights"},{"order":"26","displayText":"Seyyed Hossein Mousavi, Bijan Ranjbar Sahraei, Navid Noroozi, Faridoon Shabaninia, \"Indirect adaptive interval type-2 fuzzy output feedback controller for MIMO nonlinear systems\", <i>Resilient Control Systems (ISRCS) 2010 3rd International Symposium on</i>, pp. 95-100, 2010.","links":{"documentLink":"/document/5604028","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5604028","pdfSize":"529KB"},"title":"Indirect adaptive interval type-2 fuzzy output feedback controller for MIMO nonlinear systems"},{"order":"27","displayText":"Quanyan Zhu, Craig Rieger, Tamer Ba\u015far, \"A hierarchical security architecture for cyber-physical systems\", <i>Resilient Control Systems (ISRCS) 2011 4th International Symposium on</i>, pp. 15-20, 2011.","links":{"documentLink":"/document/6016081","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6016081","pdfSize":"666KB"},"title":"A hierarchical security architecture for cyber-physical systems"},{"order":"28","displayText":"Ondrej Linda, Milos Manic, Jim Alves-Foss, Todd Vollmer, \"Towards resilient critical infrastructures: Application of Type-2 Fuzzy Logic in embedded network security cyber sensor\", <i>Resilient Control Systems (ISRCS) 2011 4th International Symposium on</i>, pp. 26-32, 2011.","links":{"documentLink":"/document/6016083","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6016083","pdfSize":"927KB"},"title":"Towards resilient critical infrastructures: Application of Type-2 Fuzzy Logic in embedded network security cyber sensor"},{"order":"29","displayText":"Ondrej Linda, Milos Manic, Timothy R. McJunkin, \"Anomaly detection for resilient control systems using fuzzy-neural data fusion engine\", <i>Resilient Control Systems (ISRCS) 2011 4th International Symposium on</i>, pp. 35-41, 2011.","links":{"documentLink":"/document/6016085","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6016085","pdfSize":"989KB"},"title":"Anomaly detection for resilient control systems using fuzzy-neural data fusion engine"},{"order":"30","displayText":"Kris Villez, Akshya Gupta, Venkat Venkatasubramanian, Craig Rieger, \"Resilient design of recharging station networks for electric transportation vehicles\", <i>Resilient Control Systems (ISRCS) 2011 4th International Symposium on</i>, pp. 55-60, 2011.","links":{"documentLink":"/document/6016089","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6016089","pdfSize":"1655KB"},"title":"Resilient design of recharging station networks for electric transportation vehicles"}],"nonIeee":[{"order":"1","displayText":"Mark Jackson, John S. Fitzgerald, <i>Software Engineering and Formal Methods</i>, vol. 10729, pp. 361, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-74781-1_25"},"title":""},{"order":"2","displayText":"Micha\u0142 Szynkiewicz, Marek Nowicki, <i>Parallel Processing and Applied Mathematics</i>, vol. 10778, pp. 298, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-78054-2_28"},"title":""},{"order":"3","displayText":"Hong-Tao Sun, Chen Peng, Peng Zhou, Zhi-Wen Wang, \"A brief overview on secure control of networked systems\", <i>Advances in Manufacturing</i>, 2017.","links":{"crossRefLink":"https://doi.org/10.1007/s40436-017-0189-2"},"title":"A brief overview on secure control of networked systems"},{"order":"4","displayText":"Andr\u00e9 Teixeira, Friederich Kupzog, Henrik Sandberg, Karl H. Johansson, <i>Smart Grid Security</i>, pp. 149, 2015.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-802122-4.00006-7"},"title":""},{"order":"5","displayText":"Christopher W. Zobel, Lara Khansa, \"Quantifying Cyberinfrastructure Resilience against Multi-Event Attacks\", <i>Decision Sciences</i>, vol. 43, pp. 687, 2012.","links":{"crossRefLink":"https://doi.org/10.1111/j.1540-5915.2012.00364.x"},"title":"Quantifying Cyberinfrastructure Resilience against Multi-Event Attacks"},{"order":"6","displayText":"Quanyan Zhu, Dong Wei, Kun Ji, <i>Cyber Security for Industrial Control Systems</i>, pp. 151, 2016.","links":{"crossRefLink":"https://doi.org/10.1201/b19629-9"},"title":""},{"order":"7","displayText":"<i>From Action Systems to Distributed Systems</i>, pp. 247, 2016.","links":{"crossRefLink":"https://doi.org/10.1201/b20053-23"},"title":""},{"order":"8","displayText":"Ling Fang, Yoriyuki Yamagata, Yutaka Oiwa, \"Evaluation of A Resilience Embedded System Using Probabilistic Model-Checking\", <i>Electronic Proceedings in Theoretical Computer Science</i>, vol. 150, pp. 35, 2014.","links":{"crossRefLink":"https://doi.org/10.4204/EPTCS.150.4"},"title":"Evaluation of A Resilience Embedded System Using Probabilistic Model-Checking"},{"order":"9","displayText":"F\u00e1bio Emanuel Pais Janu\u00e1rio, Joaquim Leit\u00e3o, Alberto Cardoso, Paulo Gil, <i>Multi-agent Systems</i>, 2017.","links":{"crossRefLink":"https://doi.org/10.5772/intechopen.69356"},"title":""},{"order":"10","displayText":"Sanda Florentina Mihalache, Emil Pricop, Jaouhar Fattahi, <i>Power Systems Resilience</i>, pp. 269, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-94442-5_11"},"title":""},{"order":"11","displayText":"Ondrej Bastan, Tomas Benesl, Petr Fiedler, \"Resiliency the Path to Safety II\", <i>IFAC-PapersOnLine</i>, vol. 51, pp. 468, 2018.","links":{"crossRefLink":"https://doi.org/10.1016/j.ifacol.2018.07.105"},"title":"Resiliency, the Path to Safety II"},{"order":"12","displayText":"Ondrej Linda, Milos Manic, Miles McQueen, <i>Critical Information Infrastructures Security</i>, vol. 7722, pp. 46, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-41485-5_5"},"title":""},{"order":"13","displayText":"Barry M. Horowitz, <i>Artificial Intelligence for the Internet of Everything</i>, pp. 87, 2019.","links":{"crossRefLink":"https://doi.org/10.1016/B978-0-12-817636-8.00005-3"},"title":""},{"order":"14","displayText":"Fei Tao, Qinglin Qi, Lihui Wang, A.Y.C. Nee, \"Digital Twins and Cyber\u2013Physical Systems toward Smart Manufacturing and Industry 4.0: Correlation and Comparison\", <i>Engineering</i>, 2019.","links":{"crossRefLink":"https://doi.org/10.1016/j.eng.2019.01.014"},"title":"Digital Twins and Cyber\u2013Physical Systems toward Smart Manufacturing and Industry 4.0: Correlation and Comparison"},{"order":"15","displayText":"F\u00e1bio Janu\u00e1rio, Alberto Cardoso, Paulo Gil, <i>Technological Innovation for Collective Awareness Systems</i>, vol. 423, pp. 129, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-642-54734-8_15"},"title":""},{"order":"16","displayText":"Gianpio Benincasa, Giuseppe D\u2019Aniello, Matteo Gaeta, Vincenzo Loia, Francesco Orciuoli, <i>Intelligent Distributed Computing VIII</i>, vol. 570, pp. 453, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-10422-5_47"},"title":""},{"order":"17","displayText":"David Lawrence, Didier Buchs, Armin Wellig, <i>Software Engineering for Resilient Systems</i>, vol. 8785, pp. 139, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-12241-0_11"},"title":""},{"order":"18","displayText":"Manuela L. Bujorianu, Nir Piterman, <i>Cyber Physical Systems. Design, Modeling, and Evaluation</i>, vol. 9361, pp. 67, 2015.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-25141-7_6"},"title":""},{"order":"19","displayText":"Rengarajan Srinivasan, Duncan McFarlane, Alan Thorne, <i>Service Orientation in Holonic and Multi-Agent Manufacturing</i>, vol. 640, pp. 125, 2016.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-319-30337-6_12"},"title":""},{"order":"20","displayText":"Kris Villez, Babji Srinivasan, Raghunathan Rengaswamy, Shankar Narasimhan, Venkat Venkatasubramanian, \"Kalman-based strategies for Fault Detection and Identification (FDI): Extensions and critical evaluation for a buffer tank system\", <i>Computers & Chemical Engineering</i>, vol. 35, pp. 806, 2011.","links":{"crossRefLink":"https://doi.org/10.1016/j.compchemeng.2011.01.045"},"title":"Kalman-based strategies for Fault Detection and Identification (FDI): Extensions and critical evaluation for a buffer tank system"},{"order":"21","displayText":"Kun Ji, Dong Wei, \"Resilient control for wireless networked control systems\", <i>International Journal of Control, Automation and Systems</i>, vol. 9, pp. 285, 2011.","links":{"crossRefLink":"https://doi.org/10.1007/s12555-011-0210-7"},"title":"Resilient control for wireless networked control systems"},{"order":"22","displayText":"Junnan Song, Shalabh Gupta, \"CARE: Cooperative Autonomy for Resilience and Efficiency of robot teams for complete coverage of unknown environments under robot failures\", <i>Autonomous Robots</i>, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/s10514-019-09870-3"},"title":"CARE: Cooperative Autonomy for Resilience and Efficiency of robot teams for complete coverage of unknown environments under robot failures"},{"order":"23","displayText":"Kimon P. Valavanis, \"The Entropy Based Approach to Modeling and Evaluating Autonomy and Intelligence of Robotic Systems\", <i>Journal of Intelligent & Robotic Systems</i>, vol. 91, pp. 7, 2018.","links":{"crossRefLink":"https://doi.org/10.1007/s10846-018-0905-6"},"title":"The Entropy Based Approach to Modeling and Evaluating Autonomy and Intelligence of Robotic Systems"},{"order":"24","displayText":"Timothy R. McJunkin, Craig Rieger, <i>Industrial Control Systems Security and Resiliency</i>, vol. 75, pp. 255, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-030-18214-4_12"},"title":""},{"order":"25","displayText":"Dohwan Kim, Yuchang Won, Yongsoon Eun, Kyung\u2010Joon Park, \"Resilient architecture for network and control co\u2010design under wireless channel uncertainty in cyber\u2010physical systems\", <i>Transactions on Emerging Telecommunications Technologies</i>, vol. 30, pp. e3499, 2019.","links":{"crossRefLink":"https://doi.org/10.1002/ett.3499"},"title":"Resilient architecture for network and control co\u2010design under wireless channel uncertainty in cyber\u2010physical systems"},{"order":"26","displayText":"BooJoong Kang, David Umsonst, Mario Faschang, Christian Seitl, Ivo Friedberg, Friederich Kupzog, Henrik Sandberg, Kieran McLaughlin, <i>Critical Information Infrastructures Security</i>, vol. 11777, pp. 97, 2020.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-030-37670-3_8"},"title":""},{"order":"27","displayText":"Jiajun Shen, Xiangshen Ye, Dongqin Feng, \"A game-theoretic method for resilient control design in industrial multi-agent CPSs with Markovian and coupled dynamics\", <i>International Journal of Control</i>, pp. 1, 2020.","links":{"crossRefLink":"https://doi.org/10.1080/00207179.2020.1750707"},"title":"A game-theoretic method for resilient control design in industrial multi-agent CPSs with Markovian and coupled dynamics"},{"order":"28","displayText":"Quanyan Zhu, Zhiheng Xu, <i>Cross-Layer Design for Secure and Resilient Cyber-Physical Systems</i>, vol. 81, pp. 25, 2020.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-030-60251-2_4"},"title":""},{"order":"29","displayText":"Linyu Yu, Dong Ye, Zhaowei Sun, \"Finite-time resilient attitude coordination control for multiple rigid spacecraft with communication link faults\", <i>Aerospace Science and Technology</i>, pp. 106560, 2021.","links":{"crossRefLink":"https://doi.org/10.1016/j.ast.2021.106560"},"title":"Finite-time resilient attitude coordination control for multiple rigid spacecraft with communication link faults"},{"order":"30","displayText":"Alma Y. Alanis, Jesus G. Alvarez, \"Real\u2010time model\u2010free resilient control for discrete nonlinear systems\", <i>Asian Journal of Control</i>, 2021.","links":{"crossRefLink":"https://doi.org/10.1002/asjc.2564"},"title":"Real\u2010time model\u2010free resilient control for discrete nonlinear systems"}]},"formulaStrippedArticleTitle":"Resilient control systems: Next generation design research","nonIeeeCitationCount":"36","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.641839S","lastupdate":"2022-01-08","title":"Resilient control systems: Next generation design research","contentType":"conferences","ieeeCitationCount":"93","publicationNumber":"5075460"},{"_id":5091055,"paperCitations":{"ieee":[{"order":"1","displayText":"Todd Vollmer, Milos Manic, \"Computationally efficient Neural Network Intrusion Security Awareness\", <i>Resilient Control Systems 2009. ISRCS '09. 2nd International Symposium on</i>, pp. 25-30, 2009.","links":{"documentLink":"/document/5251357","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5251357","pdfSize":"297KB"},"title":"Computationally efficient Neural Network Intrusion Security Awareness"}],"nonIeee":[{"order":"1","displayText":"Nawal A. Elfeshawy, Osama S. Faragallah, \"Divided two-part adaptive intrusion detection system\", <i>Wireless Networks</i>, vol. 19, pp. 301, 2013.","links":{"crossRefLink":"https://doi.org/10.1007/s11276-012-0467-7"},"title":"Divided two-part adaptive intrusion detection system"}]},"formulaStrippedArticleTitle":"Human interface for cyber security anomaly detection systems","nonIeeeCitationCount":"1","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.056422S","lastupdate":"2021-10-02","title":"Human interface for cyber security anomaly detection systems","contentType":"conferences","ieeeCitationCount":"1","publicationNumber":"5075460"},{"_id":5091080,"paperCitations":{"ieee":[{"order":"1","displayText":"Maxim M. Nazarov, Alexander P. Shkurinov, Fr\u00e9d\u00e9ric Garet, Jean-Louis Coutaz, \"Characterization of Highly Doped Si Through the Excitation of THz Surface Plasmons\", <i>Terahertz Science and Technology IEEE Transactions on</i>, vol. 5, no. 4, pp. 680-686, 2015.","links":{"documentLink":"/document/7153578","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7153578","pdfSize":"850KB"},"title":"Characterization of Highly Doped Si Through the Excitation of THz Surface Plasmons"}],"nonIeee":[{"order":"1","displayText":"K. J. Willis, J. S. Ayubi-Moak, S. C. Hagness, I. Knezevic, \"Global modeling of carrier-field dynamics in semiconductors using EMC\u2013FDTD\", <i>Journal of Computational Electronics</i>, vol. 8, pp. 153, 2009.","links":{"crossRefLink":"https://doi.org/10.1007/s10825-009-0280-4"},"title":"Global modeling of carrier-field dynamics in semiconductors using EMC\u2013FDTD"}]},"formulaStrippedArticleTitle":"A Global EMC-FDTD Simulation Tool for High-Frequency Carrier Transport in Semiconductors","nonIeeeCitationCount":"1","contentTypeDisplay":"Conferences","patentCitationCount":"0","mlTime":"PT0.041063S","lastupdate":"2021-10-02","title":"A Global EMC-FDTD Simulation Tool for High-Frequency Carrier Transport in Semiconductors","contentType":"conferences","ieeeCitationCount":"1","publicationNumber":"5091069"},{"_id":5091093,"paperCitations":{"ieee":[{"order":"1","displayText":"Marco Vacca, Fabrizio Cairo, Giovanna Turvani, Fabrizio Riente, Maurizio Zamboni, Mariagrazia Graziano, \"Virtual Clocking for NanoMagnet Logic\", <i>Nanotechnology IEEE Transactions on</i>, vol. 15, no. 6, pp. 962-970, 2016.","links":{"documentLink":"/document/7592884","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7592884","pdfSize":"877KB"},"title":"Virtual Clocking for NanoMagnet Logic"},{"order":"2","displayText":"Yalcin Yilmaz, Pinaki Mazumder, \"Nonvolatile Nanopipelining Logic Using Multiferroic Single-Domain Nanomagnets\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 21, no. 7, pp. 1181-1188, 2013.","links":{"documentLink":"/document/6263314","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6263314","pdfSize":"1075KB"},"title":"Nonvolatile Nanopipelining Logic Using Multiferroic Single-Domain Nanomagnets"},{"order":"3","displayText":"Marco Vacca, Juanchi Wang, Mariagrazia Graziano, Massimo Ruo Roch, Maurizio Zamboni, \"Feedbacks in QCA: A Quantitative Approach\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 23, no. 10, pp. 2233-2243, 2015.","links":{"documentLink":"/document/6918526","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6918526","pdfSize":"2522KB"},"title":"Feedbacks in QCA: A Quantitative Approach"},{"order":"4","displayText":"Giovanni Causapruno, Fabrizio Riente, Giovanna Turvani, Marco Vacca, Massino Ruo Roch, Maurizio Zamboni, Mariagrazia Graziano, \"Reconfigurable Systolic Array: From Architecture to Physical Design for NML\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 24, no. 11, pp. 3208-3217, 2016.","links":{"documentLink":"/document/7454779","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7454779","pdfSize":"2824KB"},"title":"Reconfigurable Systolic Array: From Architecture to Physical Design for NML"},{"order":"5","displayText":"G. Turvani, A. Tohti, M. Bollo, F. Riente, M. Vacca, M. Graziano, M. Zamboni, \"Physical design and testing of Nano Magnetic architectures\", <i>Design & Technology of Integrated Systems In Nanoscale Era (DTIS) 2014 9th IEEE International Conference On</i>, pp. 1-6, 2014.","links":{"documentLink":"/document/6850676","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6850676","pdfSize":"2416KB"},"title":"Physical design and testing of Nano Magnetic architectures"},{"order":"6","displayText":"G. Causapruno, U. Garlando, F. Cairo, M. Zamboni, M. Graziano, \"A Reconfigurable Array Architecture for NML\", <i>VLSI (ISVLSI) 2016 IEEE Computer Society Annual Symposium on</i>, pp. 99-104, 2016.","links":{"documentLink":"/document/7560180","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7560180","pdfSize":"580KB"},"title":"A Reconfigurable Array Architecture for NML"},{"order":"7","displayText":"Yalcin Yilmaz, Pinaki Mazumder, \"Nanopipelining of NML using multiferroic single-domain nanomagnets\", <i>Nanotechnology (IEEE-NANO) 2011 11th IEEE Conference on</i>, pp. 436-440, 2011.","links":{"documentLink":"/document/6144546","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6144546","pdfSize":"522KB"},"title":"Nanopipelining of NML using multiferroic single-domain nanomagnets"},{"order":"8","displayText":"Xueming Ju, Josef Kiermaier, Andrea Savo, Markus Becherer, Stephan Breitkreutz, Irina Eichwald, Doris Schmitt-Landsiedel, Wolfgang Porod, Paolo Lugli, Gy\u00f6rgy Csaba, \"Modeling interaction between Co/Pt nanomagnets and Permalloy domain wall for Nanomagnet Logic\", <i>Nanotechnology (IEEE-NANO) 2012 12th IEEE Conference on</i>, pp. 1-5, 2012.","links":{"documentLink":"/document/6322193","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6322193","pdfSize":"1251KB"},"title":"Modeling interaction between Co/Pt nanomagnets and Permalloy domain wall for Nanomagnet Logic"},{"order":"9","displayText":"M. Vacca, D. Vighetti, M. Mascarino, L.G. Amaru, M. Graziano, M. Zamboni, \"Magnetic QCA Majority Voter feasibility analysis\", <i>Ph.D. Research in Microelectronics and Electronics (PRIME) 2011 7th Conference on</i>, pp. 229-232, 2011.","links":{"documentLink":"/document/5966275","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5966275","pdfSize":"601KB"},"title":"Magnetic QCA Majority Voter feasibility analysis"},{"order":"10","displayText":"Antonino Ferrara, Umberto Garlando, Luca Gnoli, Giulia Santoro, Maurizio Zamboni, \"3D design of a pNML random access memory\", <i>Ph.D. Research in Microelectronics and Electronics (PRIME) 2017 13th Conference on</i>, pp. 5-8, 2017.","links":{"documentLink":"/document/7974093","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7974093","pdfSize":"1698KB"},"title":"3D design of a pNML random access memory"},{"order":"11","displayText":"Marco Vacca, Mariagrazia Graziano, Maurizio Zamboni, \"Majority Voter Full Characterization for Nanomagnet Logic Circuits\", <i>Nanotechnology IEEE Transactions on</i>, vol. 11, no. 5, pp. 940-947, 2012.","links":{"documentLink":"/document/6237531","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6237531","pdfSize":"981KB"},"title":"Majority Voter Full Characterization for Nanomagnet Logic Circuits"},{"order":"12","displayText":"Marco Vacca, Mariagrazia Graziano, Luca Di Crescenzo, Alessandro Chiolerio, Andrea Lamberti, Davide Balma, Giancarlo Canavese, Federica Celegato, Emanuele Enrico, Paola Tiberto, Luca Boarino, Maurizio Zamboni, \"Magnetoelastic Clock System for Nanomagnet Logic\", <i>Nanotechnology IEEE Transactions on</i>, vol. 13, no. 5, pp. 963-973, 2014.","links":{"documentLink":"/document/6846334","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6846334","pdfSize":"726KB"},"title":"Magnetoelastic Clock System for Nanomagnet Logic"},{"order":"13","displayText":"Fabrizio Riente, Daniel Melis, Marco Vacca, \"Exploring the 3-D Integrability of Perpendicular Nanomagnet Logic Technology\", <i>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</i>, vol. 27, no. 7, pp. 1711-1719, 2019.","links":{"documentLink":"/document/8685778","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8685778","pdfSize":"4426KB"},"title":"Exploring the 3-D Integrability of Perpendicular Nanomagnet Logic Technology"}],"nonIeee":[{"order":"1","displayText":"Marco Vacca, Mariagrazia Graziano, Juanchi Wang, Fabrizio Cairo, Giovanni Causapruno, Gianvito Urgese, Andrea Biroli, Maurizio Zamboni, <i>Field-Coupled Nanocomputing</i>, vol. 8280, pp. 223, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-662-43722-3_10"},"title":""},{"order":"2","displayText":"Marco Vacca, Mariagrazia Graziano, Alessandro Chiolerio, Andrea Lamberti, Marco Laurenti, Davide Balma, Emanuele Enrico, Federica Celegato, Paola Tiberto, Luca Boarino, Maurizio Zamboni, <i>Field-Coupled Nanocomputing</i>, vol. 8280, pp. 73, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-662-43722-3_5"},"title":""},{"order":"3","displayText":"Marco Vacca, Mariagrazia Graziano, Alessandro Chiolerio, Andrea Lamberti, Marco Laurenti, Davide Balma, Emanuele Enrico, Federica Celegato, Paola Tiberto, Luca Boarino, Maurizio Zamboni, <i>Field-Coupled Nanocomputing</i>, pp. 73, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-662-45908-9_5"},"title":""},{"order":"4","displayText":"Marco Vacca, Mariagrazia Graziano, Juanchi Wang, Fabrizio Cairo, Giovanni Causapruno, Gianvito Urgese, Andrea Biroli, Maurizio Zamboni, <i>Field-Coupled Nanocomputing</i>, pp. 223, 2014.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-662-45908-9_10"},"title":""}]},"formulaStrippedArticleTitle":"Clocking Schemes for Field Coupled Devices from Magnetic Multilayers","nonIeeeCitationCount":"4","contentTypeDisplay":"Conferences","patentCitationCount":"1","mlTime":"PT0.347846S","lastupdate":"2021-09-10","title":"Clocking Schemes for Field Coupled Devices from Magnetic Multilayers","contentType":"conferences","ieeeCitationCount":"13","publicationNumber":"5091069"},{"_id":5091124,"paperCitations":{"ieee":[{"order":"1","displayText":"Kelin J. Kuhn, Mark Y. Liu, Harold Kennel, \"Technology options for 22nm and beyond\", <i>Junction Technology (IWJT) 2010 International Workshop on</i>, pp. 1-6, 2010.","links":{"documentLink":"/document/5475000","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5475000","pdfSize":"654KB"},"title":"Technology options for 22nm and beyond"},{"order":"2","displayText":"Swaroop Ghosh, Kaushik Roy, \"Parameter Variation Tolerance and Error Resiliency: New Design Paradigm for the Nanoscale Era\", <i>Proceedings of the IEEE</i>, vol. 98, no. 10, pp. 1718-1751, 2010.","links":{"documentLink":"/document/5551169","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5551169","pdfSize":"3248KB"},"title":"Parameter Variation Tolerance and Error Resiliency: New Design Paradigm for the Nanoscale Era"},{"order":"3","displayText":"Vachan Kumar, Azad Naeemi, \"An overview of 3D integrated circuits\", <i>Numerical Electromagnetic and Multiphysics Modeling and Optimization for RF Microwave and Terahertz Applications (NEMO) 2017 IEEE MTT-S International Conference on</i>, pp. 311-313, 2017.","links":{"documentLink":"/document/7964270","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=7964270","pdfSize":"198KB"},"title":"An overview of 3D integrated circuits"},{"order":"4","displayText":"Joakim Alvbrant, J Jacob Wikner, \"Study and simulation of an example redundant FIR filter\", <i>NORCHIP 2012</i>, pp. 1-4, 2012.","links":{"documentLink":"/document/6403121","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6403121","pdfSize":"697KB"},"title":"Study and simulation of an example redundant FIR filter"},{"order":"5","displayText":"Mani Vaidyanathan, \"Electronics From the Bottom Up: Strategies for Teaching Nanoelectronics at the Undergraduate Level\", <i>Education IEEE Transactions on</i>, vol. 54, no. 1, pp. 77-86, 2011.","links":{"documentLink":"/document/5439696","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5439696","pdfSize":"465KB"},"title":"Electronics From the Bottom Up: Strategies for Teaching Nanoelectronics at the Undergraduate Level"},{"order":"6","displayText":"Jie Zhang, Albert Lin, Nishant Patil, Hai Wei, Lan Wei, H.-S. Philip Wong, Subhasish Mitra, \"Carbon Nanotube Robust Digital VLSI\", <i>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</i>, vol. 31, no. 4, pp. 453-471, 2012.","links":{"documentLink":"/document/6171056","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=6171056","pdfSize":"8263KB"},"title":"Carbon Nanotube Robust Digital VLSI"},{"order":"7","displayText":"Kelin J. Kuhn, Martin D. Giles, David Becher, Pramod Kolar, Avner Kornfeld, Roza Kotlyar, Sean T. Ma, Atul Maheshwari, Sivakumar Mudanai, \"Process Technology Variation\", <i>Electron Devices IEEE Transactions on</i>, vol. 58, no. 8, pp. 2197-2208, 2011.","links":{"documentLink":"/document/5755188","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=5755188","pdfSize":"2188KB"},"title":"Process Technology Variation"},{"order":"8","displayText":"S. Vidya, Sandhya V. Kamat, A.R. Khan, V. Venkatesh, \"3D FinFET for Next Generation Nano Devices\", <i>Current Trends towards Converging Technologies (ICCTCT) 2018 International Conference on</i>, pp. 1-9, 2018.","links":{"documentLink":"/document/8550967","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=8550967","pdfSize":"2586KB"},"title":"3D FinFET for Next Generation Nano Devices"},{"order":"9","displayText":"Brendan Reidy, Golareh Jalilvand, Tengfei Jiang, Ramtin Zand, \"TSV Extrusion Morphology Classification Using Deep Convolutional Neural Networks\", <i>Machine Learning and Applications (ICMLA) 2020 19th IEEE International Conference on</i>, pp. 1468-1474, 2020.","links":{"documentLink":"/document/9356292","pdfLink":"/stamp/stamp.jsp?tp=&arnumber=9356292","pdfSize":"1937KB"},"title":"TSV Extrusion Morphology Classification Using Deep Convolutional Neural Networks"}],"nonIeee":[{"order":"1","displayText":"<i>Compact Models for Integrated Circuit Design</i>, pp. 477, 2015.","links":{"crossRefLink":"https://doi.org/10.1201/b19117-14"},"title":""},{"order":"2","displayText":"Fahimeh Rabieefar, Daryoosh Dideban, \"Utilizing Graphene Nano-Ribbon Transistor in Data Converters: A Comparative Study\", <i>ECS Journal of Solid State Science and Technology</i>, vol. 8, pp. M30, 2019.","links":{"crossRefLink":"https://doi.org/10.1149/2.0161903jss"},"title":"Utilizing Graphene Nano-Ribbon Transistor in Data Converters: A Comparative Study"},{"order":"3","displayText":"Georgios Zervakis, <i>IoT for Smart Grids</i>, pp. 163, 2019.","links":{"crossRefLink":"https://doi.org/10.1007/978-3-030-03640-9_9"},"title":""},{"order":"4","displayText":"Zhoufeng Ying, Chenghao Feng, Zheng Zhao, Shounak Dhar, Hamed Dalir, Jiaqi Gu, Yue Cheng, Richard Soref, David Z. Pan, Ray T. Chen, \"Electronic-photonic arithmetic logic unit for high-speed computing\", <i>Nature Communications</i>, vol. 11, 2020.","links":{"crossRefLink":"https://doi.org/10.1038/s41467-020-16057-3"},"title":"Electronic-photonic arithmetic logic unit for high-speed computing"},{"order":"5","displayText":"Supriya Karmakar, Faquir C. Jain, \"Ternary static random access memory using quantum dot gate field-effect transistor\", <i>IET Micro & Nano Letters</i>, vol. 10, pp. 621, 2015.","links":{"crossRefLink":"https://doi.org/10.1049/mnl.2015.0200"},"title":"Ternary static random access memory using quantum dot gate field-effect transistor"},{"order":"6","displayText":"Hamed Sarbazi, Reza Sabbaghi\u2010Nadooshan, Alireza Hassanzadeh, \"A            CNT            based            VCO            with extremely low phase noise and wide frequency range for            PLL            application\", <i>International Journal of Numerical Modelling: Electronic Networks, Devices and Fields</i>, 2021.","links":{"crossRefLink":"https://doi.org/10.1002/jnm.2891"},"title":"A            CNT            based            VCO            with extremely low phase noise and wide frequency range for            PLL            application"},{"order":"7","displayText":"Deep Banerjee, Saman Azhari, Yuki Usami, Hirofumi Tanaka, \"Room temperature demonstration of in-materio reservoir computing for optimizing Boolean function with single-walled carbon nanotube/porphyrin-polyoxometalate composite\", <i>Applied Physics Express</i>, vol. 14, pp. 105003, 2021.","links":{"crossRefLink":"https://doi.org/10.35848/1882-0786/ac24db"},"title":"Room temperature demonstration of in-materio reservoir computing for optimizing Boolean function with single-walled carbon nanotube/porphyrin-polyoxometalate composite"}]},"formulaStrippedArticleTitle":"Moore's Law Past 32nm: Future Challenges in Device Scaling","nonIeeeCitationCount":"7","contentTypeDisplay":"Conferences","patentCitationCount":"6","mlTime":"PT0.432531S","lastupdate":"2021-11-07","title":"Moore's Law Past 32nm: Future Challenges in Device Scaling","contentType":"conferences","ieeeCitationCount":"9","publicationNumber":"5091069"}]