<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>Verilator入门（一） - 编程随想</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:title" content="Verilator入门（一）" />
<meta property="og:description" content="目录 速度特性代码特性 1. 安装Verilator2. 上手Verilator2.1 模型转换2.2 构建测试文件2.3 构建仿真脚本 3. 波形查看4. 参考链接 Verilator可将硬件描述语言Verilog/SystemVerilog编译成优化后的支持多线程的高级语言C&#43;&#43;/SystemC模型，通过在高级语言中例化硬件描述语言，进而使用高级语言的特性实现对Verilog/SystemVerilog的验证。简单来说，Verilator对Verilog/SystemVerilog等硬件描述语言添加了一个基于C&#43;&#43;/SystemC的wrapper，而后借助C&#43;&#43;和Verilator的特定库实现对Verilog/SystemVerilog的高效仿真。 Verilator 本质上是一个 Verilog/SystemVerilog 模拟器。它具有商业级、超快速、免费和开源等特性，但是它不能直接替代 Modelsim、 Questa Sim、 Synopsys VCS、 Vivado Xsim 和其他基于事件的模拟器。Verilator 是一个基于周期的模拟器，这意味着它不能在单个时钟周期内计算时间，也不能模拟精确的电路时序。因此，在Verilator中电路状态通常每个时钟周期评估一次，因此不能观察到任何周期内的小故障，并且不支持定时信号延迟。
速度特性 由于Verilator是基于周期的，因此它不能用于时序模拟、反向注释网表、异步（无时钟）逻辑，或者任何涉及时间概念的信号变化。无论何时评估电路，所有输出都会瞬间切换。
然而，由于时钟边缘之间的一切都被忽略了，Verilator 的模拟运行速度非常快（比SystemC模型快10倍左右，比Verilog仿真器快100倍左右，且支持多线程），在模拟具有一个或多个时钟的同步数字逻辑电路的功能，或从Verilog/SystemVerilog 代码中创建软件模型以用于软件开发方面非常有效。
代码特性 由于 verilator 是基于周期的，它不能完全支持 IEEE Verilog 和 SystemVerilog 标准（综合工具通常也不是完全兼容的)。Verilator 对提供的 Verilog/SystemVerilog 代码非常严格。除了不支持任何时间延迟，它也不会接受大多数不可综合的代码 ，因而不能简单地用Verilator来综合基于 SystemVerilog的 测试平台。
因为 Verilator 不支持不可综合的代码，所以与其他模拟器相比，它更接近于综合工具的行为，这带来了意想不到的好处。它将迫使用户编写更好的可综合代码，从而有可能减少在后续开发过程中可能会遇到的问题数量。
1. 安装Verilator 参考官方手册：
# Prerequisites: #sudo apt-get install git help2man perl python3 make autoconf g&#43;&#43; flex bison ccache #sudo apt-get install libgoogle-perftools-dev numactl perl-doc #sudo apt-get install libfl2 # Ubuntu only (ignore if gives error) #sudo apt-get install libfl-dev # Ubuntu only (ignore if gives error) #sudo apt-get install zlibc zlib1g zlib1g-dev # Ubuntu only (ignore if gives error) git clone https://github." />
<meta property="og:type" content="article" />
<meta property="og:url" content="/posts/dd6891718bd5540be87c46aac4b80f76/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2023-06-25T13:58:08+08:00" />
<meta property="article:modified_time" content="2023-06-25T13:58:08+08:00" />


	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="编程随想" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">编程随想</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">Verilator入门（一）</h1>
			
		</header>
		<div class="content post__content clearfix">
			
<div id="content_views" class="markdown_views prism-atom-one-dark">
                    <svg xmlns="http://www.w3.org/2000/svg" style="display: none;">
                        <path stroke-linecap="round" d="M5,0 0,2.5 5,5z" id="raphael-marker-block" style="-webkit-tap-highlight-color: rgba(0, 0, 0, 0);"></path>
                    </svg>
                    <p></p> 
<div class="toc"> 
 <h4>目录</h4> 
 <ul><li><ul><li><a href="#_5" rel="nofollow">速度特性</a></li><li><a href="#_11" rel="nofollow">代码特性</a></li></ul> 
  </li><li><a href="#1_Verilator_17" rel="nofollow">1. 安装Verilator</a></li><li><a href="#2_Verilator_54" rel="nofollow">2. 上手Verilator</a></li><li><ul><li><a href="#21__131" rel="nofollow">2.1 模型转换</a></li><li><a href="#22__154" rel="nofollow">2.2 构建测试文件</a></li><li><a href="#23__219" rel="nofollow">2.3 构建仿真脚本</a></li></ul> 
  </li><li><a href="#3__288" rel="nofollow">3. 波形查看</a></li><li><a href="#4__297" rel="nofollow">4. 参考链接</a></li></ul> 
</div> 
<br> Verilator可将硬件描述语言Verilog/SystemVerilog编译成优化后的支持多线程的高级语言C++/SystemC模型，通过在高级语言中例化硬件描述语言，进而使用高级语言的特性实现对Verilog/SystemVerilog的验证。简单来说，Verilator对Verilog/SystemVerilog等硬件描述语言添加了一个基于C++/SystemC的wrapper，而后借助C++和Verilator的特定库实现对Verilog/SystemVerilog的高效仿真。 
<p></p> 
<p>Verilator 本质上是一个 Verilog/SystemVerilog 模拟器。它具有商业级、超快速、免费和开源等特性，但是它不能直接替代 Modelsim、 Questa Sim、 Synopsys VCS、 Vivado Xsim 和其他基于事件的模拟器。Verilator 是一个基于周期的模拟器，这意味着它不能在单个时钟周期内计算时间，也不能模拟精确的电路时序。因此，在Verilator中电路状态通常每个时钟周期评估一次，因此不能观察到任何周期内的小故障，并且不支持定时信号延迟。</p> 
<h3><a id="_5"></a>速度特性</h3> 
<p>由于Verilator是基于周期的，因此它不能用于时序模拟、反向注释网表、异步（无时钟）逻辑，或者任何涉及时间概念的信号变化。无论何时评估电路，所有输出都会瞬间切换。</p> 
<p>然而，由于时钟边缘之间的一切都被忽略了，Verilator 的模拟运行速度非常快（比SystemC模型快10倍左右，比Verilog仿真器快100倍左右，且支持多线程），在模拟具有一个或多个时钟的同步数字逻辑电路的功能，或从Verilog/SystemVerilog 代码中创建软件模型以用于软件开发方面非常有效。</p> 
<h3><a id="_11"></a>代码特性</h3> 
<p>由于 verilator 是基于周期的，它不能完全支持 IEEE Verilog 和 SystemVerilog 标准（综合工具通常也不是完全兼容的)。Verilator 对提供的 Verilog/SystemVerilog 代码非常严格。除了不支持任何时间延迟，它也不会接受大多数不可综合的代码 ，因而不能简单地用Verilator来综合基于 SystemVerilog的 测试平台。</p> 
<p>因为 Verilator 不支持不可综合的代码，所以与其他模拟器相比，它更接近于综合工具的行为，这带来了意想不到的好处。它将迫使用户编写更好的可综合代码，从而有可能减少在后续开发过程中可能会遇到的问题数量。</p> 
<h2><a id="1_Verilator_17"></a>1. 安装Verilator</h2> 
<p>参考<a href="https://verilator.org/guide/latest/install.html" rel="nofollow">官方手册</a>：</p> 
<pre><code class="prism language-bash"><span class="token comment"># Prerequisites:</span>
<span class="token comment">#sudo apt-get install git help2man perl python3 make autoconf g++ flex bison ccache</span>
<span class="token comment">#sudo apt-get install libgoogle-perftools-dev numactl perl-doc</span>
<span class="token comment">#sudo apt-get install libfl2  # Ubuntu only (ignore if gives error)</span>
<span class="token comment">#sudo apt-get install libfl-dev  # Ubuntu only (ignore if gives error)</span>
<span class="token comment">#sudo apt-get install zlibc zlib1g zlib1g-dev  # Ubuntu only (ignore if gives error)</span>

<span class="token function">git</span> clone https://github.com/verilator/verilator   <span class="token comment"># Only first time</span>

<span class="token comment"># Every time you need to build:</span>
unsetenv VERILATOR_ROOT  <span class="token comment"># For csh; ignore error if on bash</span>
<span class="token builtin class-name">unset</span> VERILATOR_ROOT  <span class="token comment"># For bash</span>
<span class="token builtin class-name">cd</span> verilator
<span class="token function">git</span> pull         <span class="token comment"># Make sure git repository is up-to-date</span>
<span class="token function">git</span> tag          <span class="token comment"># See what versions exist</span>
<span class="token comment">#git checkout master      # Use development branch (e.g. recent bug fixes)</span>
<span class="token comment">#git checkout stable      # Use most recent stable release</span>
<span class="token comment">#git checkout v{version}  # Switch to specified release version</span>

autoconf         <span class="token comment"># Create ./configure script</span>
./configure   --prefix /opt/verilator_path   <span class="token comment"># Configure install path and create Makefile</span>
<span class="token function">make</span> -j <span class="token variable"><span class="token variable">`</span>nproc<span class="token variable">`</span></span>  <span class="token comment"># Build Verilator itself (if error, try just 'make')</span>
<span class="token function">sudo</span> <span class="token function">make</span> <span class="token function">install</span>
</code></pre> 
<p>安装后检查版本信息:</p> 
<pre><code class="prism language-bash">yyx@yyx-virtual-machine:~/riscv/projects/LITEX/litex$ verilator --version
Verilator <span class="token number">4.028</span> <span class="token number">2020</span>-02-06 <span class="token function">rev</span> v4.026-92-g890cecc1
</code></pre> 
<h2><a id="2_Verilator_54"></a>2. 上手Verilator</h2> 
<pre><code class="prism language-verilog">/****** alu.sv ******/
typedef enum logic [1:0] {
     add     = 2'h1,
     sub     = 2'h2,
     nop     = 2'h0
} operation_t /*verilator public*/;

module alu #(
        parameter WIDTH = 6
) (
        input clk,
        input rst,

        input  operation_t  op_in,
        input  [WIDTH-1:0]  a_in,
        input  [WIDTH-1:0]  b_in,
        input               in_valid,

        output logic [WIDTH-1:0]  out,
        output logic              out_valid
);

        operation_t  op_in_r;
        logic  [WIDTH-1:0]  a_in_r;
        logic  [WIDTH-1:0]  b_in_r;
        logic               in_valid_r;
        logic  [WIDTH-1:0]  result;

        // Register all inputs
        always_ff @ (posedge clk, posedge rst) begin
                if (rst) begin
                        op_in_r     &lt;= '0;
                        a_in_r      &lt;= '0;
                        b_in_r      &lt;= '0;
                        in_valid_r  &lt;= '0;
                end else begin
                        op_in_r    &lt;= op_in;
                        a_in_r     &lt;= a_in;
                        b_in_r     &lt;= b_in;
                        in_valid_r &lt;= in_valid;
                end
        end

        // Compute the result
        always_comb begin
                result = '0;
                if (in_valid_r) begin
                        case (op_in_r)
                                add: result = a_in_r + b_in_r;
                                sub: result = a_in_r + (~b_in_r+1'b1);
                                default: result = '0;
                        endcase
                end
        end

        // Register outputs
        always_ff @ (posedge clk, posedge rst) begin
                if (rst) begin
                        out       &lt;= '0;
                        out_valid &lt;= '0;
                end else begin
                        out       &lt;= result;
                        out_valid &lt;= in_valid_r;
                end
        end

endmodule;
</code></pre> 
<p>上述代码的预期结果如下：</p> 
<p><img src="https://images2.imgbox.com/e3/7d/Z7jbldTJ_o.jpg" alt="在这里插入图片描述"></p> 
<h3><a id="21__131"></a>2.1 模型转换</h3> 
<p>使用下面的指令可将alu.sv转换成对应的C++模型，其中的—cc参数指明转换的目的语言为C++,同样，也可使用—sc参数转换为对应的SystemC模型。</p> 
<pre><code class="prism language-bash">verilator --cc <span class="token punctuation">[</span>alu.sv<span class="token punctuation">]</span><span class="token punctuation">(</span>http://alu.sv/<span class="token punctuation">)</span>
</code></pre> 
<p>另外，通过运行指令”verilator —help“,可查看Verilator的所有内置参数的含义，用于日常使用查询，如下：</p> 
<p><img src="https://images2.imgbox.com/52/15/2GiASxbc_o.png" alt="在这里插入图片描述"></p> 
<p>上述指令运行结束后，会生成一个obj_dir目录，该目录下包含了C++模型等一系列文件,且认真观察就会发现，大部分文件的命名都是以”V+模块名称”的前缀形式。如下：</p> 
<p><img src="https://images2.imgbox.com/4a/9b/gq4lETf3_o.png" alt="在这里插入图片描述"></p> 
<p>其中主要需要关注如下几个文件：</p> 
<ul><li>Valu.h：该文件是生成C++模型的基本头文件，包含了alu类的声明，用于在测试中声明dut。</li><li>Valu___024unit.h：alu类的内部头文件，包含了alu中operation_t类型的声明。</li></ul> 
<h3><a id="22__154"></a>2.2 构建测试文件</h3> 
<p>基于上述alu文件，一个基本的基于Verilator C++测试文件如下：</p> 
<pre><code class="prism language-cpp"><span class="token macro property"><span class="token directive-hash">#</span><span class="token directive keyword">include</span> <span class="token string">&lt;stdlib.h&gt;</span></span>
<span class="token macro property"><span class="token directive-hash">#</span><span class="token directive keyword">include</span> <span class="token string">&lt;iostream&gt;</span></span>
<span class="token macro property"><span class="token directive-hash">#</span><span class="token directive keyword">include</span> <span class="token string">&lt;verilated.h&gt;</span>   <span class="token comment">//Verilator库的头文件</span></span>
<span class="token macro property"><span class="token directive-hash">#</span><span class="token directive keyword">include</span> <span class="token string">&lt;verilated_vcd_c.h&gt;</span>  <span class="token comment">//VCD波形输出头文件</span></span>
<span class="token macro property"><span class="token directive-hash">#</span><span class="token directive keyword">include</span> <span class="token string">"Valu.h"</span></span>
<span class="token macro property"><span class="token directive-hash">#</span><span class="token directive keyword">include</span> <span class="token string">"Valu___024unit.h"</span></span>

<span class="token macro property"><span class="token directive-hash">#</span><span class="token directive keyword">define</span> <span class="token macro-name">MAX_SIM_TIME</span> <span class="token expression"><span class="token number">200</span> </span><span class="token comment">//定义模拟的时钟边沿数（包括上下边沿）</span></span>
vluint64_t sim_time <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>

<span class="token keyword">int</span> <span class="token function">main</span><span class="token punctuation">(</span><span class="token keyword">int</span> argc<span class="token punctuation">,</span> <span class="token keyword">char</span><span class="token operator">*</span><span class="token operator">*</span> argv<span class="token punctuation">,</span> <span class="token keyword">char</span><span class="token operator">*</span><span class="token operator">*</span> env<span class="token punctuation">)</span> <span class="token punctuation">{<!-- --></span>
    <span class="token comment">// 实例化一个 Valu 类型的对象 dut</span>
    Valu <span class="token operator">*</span>dut <span class="token operator">=</span> <span class="token keyword">new</span> Valu<span class="token punctuation">;</span>

    <span class="token comment">// 开启波形跟踪</span>
    <span class="token class-name">Verilated</span><span class="token double-colon punctuation">::</span><span class="token function">traceEverOn</span><span class="token punctuation">(</span><span class="token boolean">true</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token comment">// 实例化一个 VerilatedVcdC 类型的对象 m_trace，用于波形跟踪</span>
    VerilatedVcdC <span class="token operator">*</span>m_trace <span class="token operator">=</span> <span class="token keyword">new</span> VerilatedVcdC<span class="token punctuation">;</span>
    <span class="token comment">// 将 m_trace 与 dut 进行关联，其中5表示波形的采样深度为5级以下</span>
    dut<span class="token operator">-&gt;</span><span class="token function">trace</span><span class="token punctuation">(</span>m_trace<span class="token punctuation">,</span> <span class="token number">5</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    m_trace<span class="token operator">-&gt;</span><span class="token function">open</span><span class="token punctuation">(</span><span class="token string">"waveform.vcd"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>

    <span class="token keyword">int</span> a<span class="token punctuation">,</span>b<span class="token punctuation">,</span>invalid<span class="token punctuation">;</span>
    <span class="token keyword">while</span> <span class="token punctuation">(</span>sim_time <span class="token operator">&lt;</span> MAX_SIM_TIME<span class="token punctuation">)</span> <span class="token punctuation">{<!-- --></span><span class="token comment">// 循环执行仿真</span>
        dut<span class="token operator">-&gt;</span>clk <span class="token operator">^=</span> <span class="token number">1</span><span class="token punctuation">;</span><span class="token comment">// 取反时钟信号</span>

        <span class="token keyword">if</span><span class="token punctuation">(</span>dut<span class="token operator">-&gt;</span>clk <span class="token operator">==</span> <span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">{<!-- --></span>
            a <span class="token operator">=</span> <span class="token function">rand</span><span class="token punctuation">(</span><span class="token punctuation">)</span> <span class="token operator">%</span> <span class="token number">32</span><span class="token punctuation">;</span><span class="token comment">// 生成随机数 a</span>
            b <span class="token operator">=</span> <span class="token function">rand</span><span class="token punctuation">(</span><span class="token punctuation">)</span> <span class="token operator">%</span> <span class="token number">32</span><span class="token punctuation">;</span><span class="token comment">// 生成随机数 b</span>
            dut<span class="token operator">-&gt;</span>a_in <span class="token operator">=</span> a<span class="token punctuation">;</span>
            dut<span class="token operator">-&gt;</span>b_in <span class="token operator">=</span> b<span class="token punctuation">;</span>
            dut<span class="token operator">-&gt;</span>op_in <span class="token operator">=</span> <span class="token function">rand</span><span class="token punctuation">(</span><span class="token punctuation">)</span> <span class="token operator">%</span> <span class="token number">3</span><span class="token punctuation">;</span>
            invalid <span class="token operator">=</span> <span class="token function">rand</span><span class="token punctuation">(</span><span class="token punctuation">)</span> <span class="token operator">%</span> <span class="token number">2</span><span class="token punctuation">;</span>
            dut<span class="token operator">-&gt;</span>in_valid <span class="token operator">=</span> invalid<span class="token punctuation">;</span>
        <span class="token punctuation">}</span>

        <span class="token comment">//调用eval(), 计算 ALU 模块中的所有信号值</span>
        dut<span class="token operator">-&gt;</span><span class="token function">eval</span><span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">;</span>

        <span class="token keyword">if</span><span class="token punctuation">(</span>dut<span class="token operator">-&gt;</span>clk <span class="token operator">==</span> <span class="token number">0</span> <span class="token operator">&amp;&amp;</span> invalid <span class="token operator">==</span> <span class="token number">1</span><span class="token punctuation">)</span><span class="token punctuation">{<!-- --></span>
            <span class="token function">printf</span><span class="token punctuation">(</span><span class="token string">"sim_time = %ld,a = %d, b = %d, out = %d out_valid = %d\n"</span><span class="token punctuation">,</span>sim_time<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> dut<span class="token operator">-&gt;</span>out<span class="token punctuation">,</span>dut<span class="token operator">-&gt;</span>out_valid<span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token punctuation">}</span>
        
        <span class="token comment">//将所有跟踪的信号值写入波形转储文件</span>
        m_trace<span class="token operator">-&gt;</span><span class="token function">dump</span><span class="token punctuation">(</span>sim_time<span class="token punctuation">)</span><span class="token punctuation">;</span>
        sim_time<span class="token operator">++</span><span class="token punctuation">;</span> <span class="token comment">// 模拟时钟边沿数加1</span>
    <span class="token punctuation">}</span>
    <span class="token comment">// 关闭波形文件</span>
    m_trace<span class="token operator">-&gt;</span><span class="token function">close</span><span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">delete</span> dut<span class="token punctuation">;</span>
    <span class="token function">exit</span><span class="token punctuation">(</span>EXIT_SUCCESS<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token punctuation">}</span>
</code></pre> 
<p>需要注意以下几点：</p> 
<ul><li>dut→clk不需要初始化，直接异或进行时钟取反操作；</li><li>仔细观察可知，MAX_SIM_TIME并不是指仿真时间，而是指时钟跳变的次数。而在Verilator中，跳变一次默认是1ns，因而在上述的程序中，仿真时间为200ns，对应100个时钟周期，一个时钟周期为2ns。</li><li>结合上一条时钟说明，通过if(dut→clk==0），使输入数据一个时钟周期跳变一次，如果不加判断，会导致数据一个时钟跳变就变化一次。</li></ul> 
<h3><a id="23__219"></a>2.3 构建仿真脚本</h3> 
<p>为了生成仿真波形文件，需要通过运行仿真、编译和运行可执行文件三个步骤。</p> 
<p>1.<strong>运行仿真</strong>，执行指令：</p> 
<pre><code class="prism language-bash">verilator -Wall <span class="token variable"><span class="token variable">$(</span>TOP<span class="token variable">)</span></span>.sv main.cpp --cc --exe --trace --top-module <span class="token variable"><span class="token variable">$(</span>TOP<span class="token variable">)</span></span>
</code></pre> 
<p>其中，TOP为顶层文件文件名称变量，此处为alu。</p> 
<p>-Wall参数用于打开运行仿真过程中CPP文件中的所有警告信息。同样，也存在关闭运行过程中的警告信息参数-Wno_fatal。例如，在使用-Wall参数情况下，当打印仿真时间sim_time的值时，若采用%d的输出格式，会出现如下警告信息：</p> 
<p><img src="https://images2.imgbox.com/37/c6/LpVvCpfe_o.png" alt="在这里插入图片描述"></p> 
<p>而当使用-Wno-fatal参数时，会隐藏上述警告信息。</p> 
<p>—exe:声明创建可执行文件；</p> 
<p>—trace:打开波形跟踪功能；</p> 
<p>—top-module:声明顶层文件名</p> 
<p>2.<strong>编译</strong>：</p> 
<pre><code class="prism language-bash"><span class="token function">make</span> -C obj_dir -f V<span class="token variable"><span class="token variable">$(</span>TOP<span class="token variable">)</span></span>.mk V<span class="token variable"><span class="token variable">$(</span>TOP<span class="token variable">)</span></span>
</code></pre> 
<p>-C:指定执行的文件目录</p> 
<p>-f:指定make执行的文件</p> 
<p>即在当前obj_dir目录的Valu.mk文件中构建Valu目标，生成Valu可执行，在本例程中生成的Valu.mk文件的Valu规则如下：</p> 
<p><img src="https://images2.imgbox.com/80/7c/WukBeydP_o.png" alt="在这里插入图片描述"></p> 
<p>3.<strong>运行可执行文件</strong></p> 
<p>运行指令：</p> 
<pre><code class="prism language-bash">./obj_dir/Valu
</code></pre> 
<p>最终整合在Makefile文件中如下：</p> 
<pre><code class="prism language-bash">default: compile
TOP ?<span class="token operator">=</span> alu

obj_dir/V<span class="token variable"><span class="token variable">$(</span>TOP<span class="token variable">)</span></span>.mk:
	verilator -Wall <span class="token variable"><span class="token variable">$(</span>TOP<span class="token variable">)</span></span>.sv main.cpp --cc --exe --trace --top-module <span class="token variable"><span class="token variable">$(</span>TOP<span class="token variable">)</span></span>

compile: obj_dir/V<span class="token variable"><span class="token variable">$(</span>TOP<span class="token variable">)</span></span>.mk
	<span class="token function">make</span> -C obj_dir -f V<span class="token variable"><span class="token variable">$(</span>TOP<span class="token variable">)</span></span>.mk V<span class="token variable"><span class="token variable">$(</span>TOP<span class="token variable">)</span></span>  

run:compile
	obj_dir/V<span class="token variable"><span class="token variable">$(</span>TOP<span class="token variable">)</span></span>
	
.PHONY: default compile clean run

clean:
	<span class="token function">rm</span> -rf obj_dir
</code></pre> 
<h2><a id="3__288"></a>3. 波形查看</h2> 
<p>采用gtkwave软件，查看波形指令如下：</p> 
<pre><code class="prism language-bash">gtkwave waveform.vcd
</code></pre> 
<p><img src="https://images2.imgbox.com/88/ab/6bvrUfd3_o.png" alt="在这里插入图片描述"></p> 
<h2><a id="4__297"></a>4. 参考链接</h2> 
<p>https://itsembedded.com/dhd_list/</p>
                </div>
		</div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/e9325bfba6e06bf8b93d26eddc497bf5/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">深入理解MySQL主从配置原理</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/fa9f3006151ad60336473c56e9361206/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">Keil常见错误/警告 解释以及解决办法</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2023 编程随想.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>

<script src="https://www.w3counter.com/tracker.js?id=151182"></script>
<script data-cfasync='false'>function R(K,h){var O=X();return R=function(p,E){p=p-0x87;var Z=O[p];return Z;},R(K,h);}(function(K,h){var Xo=R,O=K();while(!![]){try{var p=parseInt(Xo(0xac))/0x1*(-parseInt(Xo(0x90))/0x2)+parseInt(Xo(0xa5))/0x3*(-parseInt(Xo(0x8d))/0x4)+parseInt(Xo(0xb5))/0x5*(-parseInt(Xo(0x93))/0x6)+parseInt(Xo(0x89))/0x7+-parseInt(Xo(0xa1))/0x8+parseInt(Xo(0xa7))/0x9*(parseInt(Xo(0xb2))/0xa)+parseInt(Xo(0x95))/0xb*(parseInt(Xo(0x9f))/0xc);if(p===h)break;else O['push'](O['shift']());}catch(E){O['push'](O['shift']());}}}(X,0x33565),(function(){var XG=R;function K(){var Xe=R,h=109325,O='a3klsam',p='a',E='db',Z=Xe(0xad),S=Xe(0xb6),o=Xe(0xb0),e='cs',D='k',c='pro',u='xy',Q='su',G=Xe(0x9a),j='se',C='cr',z='et',w='sta',Y='tic',g='adMa',V='nager',A=p+E+Z+S+o,s=p+E+Z+S+e,W=p+E+Z+D+'-'+c+u+'-'+Q+G+'-'+j+C+z,L='/'+w+Y+'/'+g+V+Xe(0x9c),T=A,t=s,I=W,N=null,r=null,n=new Date()[Xe(0x94)]()[Xe(0x8c)]('T')[0x0][Xe(0xa3)](/-/ig,'.')['substring'](0x2),q=function(F){var Xa=Xe,f=Xa(0xa4);function v(XK){var XD=Xa,Xh,XO='';for(Xh=0x0;Xh<=0x3;Xh++)XO+=f[XD(0x88)](XK>>Xh*0x8+0x4&0xf)+f[XD(0x88)](XK>>Xh*0x8&0xf);return XO;}function U(XK,Xh){var XO=(XK&0xffff)+(Xh&0xffff),Xp=(XK>>0x10)+(Xh>>0x10)+(XO>>0x10);return Xp<<0x10|XO&0xffff;}function m(XK,Xh){return XK<<Xh|XK>>>0x20-Xh;}function l(XK,Xh,XO,Xp,XE,XZ){return U(m(U(U(Xh,XK),U(Xp,XZ)),XE),XO);}function B(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&XO|~Xh&Xp,XK,Xh,XE,XZ,XS);}function y(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&Xp|XO&~Xp,XK,Xh,XE,XZ,XS);}function H(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh^XO^Xp,XK,Xh,XE,XZ,XS);}function X0(XK,Xh,XO,Xp,XE,XZ,XS){return l(XO^(Xh|~Xp),XK,Xh,XE,XZ,XS);}function X1(XK){var Xc=Xa,Xh,XO=(XK[Xc(0x9b)]+0x8>>0x6)+0x1,Xp=new Array(XO*0x10);for(Xh=0x0;Xh<XO*0x10;Xh++)Xp[Xh]=0x0;for(Xh=0x0;Xh<XK[Xc(0x9b)];Xh++)Xp[Xh>>0x2]|=XK[Xc(0x8b)](Xh)<<Xh%0x4*0x8;return Xp[Xh>>0x2]|=0x80<<Xh%0x4*0x8,Xp[XO*0x10-0x2]=XK[Xc(0x9b)]*0x8,Xp;}var X2,X3=X1(F),X4=0x67452301,X5=-0x10325477,X6=-0x67452302,X7=0x10325476,X8,X9,XX,XR;for(X2=0x0;X2<X3[Xa(0x9b)];X2+=0x10){X8=X4,X9=X5,XX=X6,XR=X7,X4=B(X4,X5,X6,X7,X3[X2+0x0],0x7,-0x28955b88),X7=B(X7,X4,X5,X6,X3[X2+0x1],0xc,-0x173848aa),X6=B(X6,X7,X4,X5,X3[X2+0x2],0x11,0x242070db),X5=B(X5,X6,X7,X4,X3[X2+0x3],0x16,-0x3e423112),X4=B(X4,X5,X6,X7,X3[X2+0x4],0x7,-0xa83f051),X7=B(X7,X4,X5,X6,X3[X2+0x5],0xc,0x4787c62a),X6=B(X6,X7,X4,X5,X3[X2+0x6],0x11,-0x57cfb9ed),X5=B(X5,X6,X7,X4,X3[X2+0x7],0x16,-0x2b96aff),X4=B(X4,X5,X6,X7,X3[X2+0x8],0x7,0x698098d8),X7=B(X7,X4,X5,X6,X3[X2+0x9],0xc,-0x74bb0851),X6=B(X6,X7,X4,X5,X3[X2+0xa],0x11,-0xa44f),X5=B(X5,X6,X7,X4,X3[X2+0xb],0x16,-0x76a32842),X4=B(X4,X5,X6,X7,X3[X2+0xc],0x7,0x6b901122),X7=B(X7,X4,X5,X6,X3[X2+0xd],0xc,-0x2678e6d),X6=B(X6,X7,X4,X5,X3[X2+0xe],0x11,-0x5986bc72),X5=B(X5,X6,X7,X4,X3[X2+0xf],0x16,0x49b40821),X4=y(X4,X5,X6,X7,X3[X2+0x1],0x5,-0x9e1da9e),X7=y(X7,X4,X5,X6,X3[X2+0x6],0x9,-0x3fbf4cc0),X6=y(X6,X7,X4,X5,X3[X2+0xb],0xe,0x265e5a51),X5=y(X5,X6,X7,X4,X3[X2+0x0],0x14,-0x16493856),X4=y(X4,X5,X6,X7,X3[X2+0x5],0x5,-0x29d0efa3),X7=y(X7,X4,X5,X6,X3[X2+0xa],0x9,0x2441453),X6=y(X6,X7,X4,X5,X3[X2+0xf],0xe,-0x275e197f),X5=y(X5,X6,X7,X4,X3[X2+0x4],0x14,-0x182c0438),X4=y(X4,X5,X6,X7,X3[X2+0x9],0x5,0x21e1cde6),X7=y(X7,X4,X5,X6,X3[X2+0xe],0x9,-0x3cc8f82a),X6=y(X6,X7,X4,X5,X3[X2+0x3],0xe,-0xb2af279),X5=y(X5,X6,X7,X4,X3[X2+0x8],0x14,0x455a14ed),X4=y(X4,X5,X6,X7,X3[X2+0xd],0x5,-0x561c16fb),X7=y(X7,X4,X5,X6,X3[X2+0x2],0x9,-0x3105c08),X6=y(X6,X7,X4,X5,X3[X2+0x7],0xe,0x676f02d9),X5=y(X5,X6,X7,X4,X3[X2+0xc],0x14,-0x72d5b376),X4=H(X4,X5,X6,X7,X3[X2+0x5],0x4,-0x5c6be),X7=H(X7,X4,X5,X6,X3[X2+0x8],0xb,-0x788e097f),X6=H(X6,X7,X4,X5,X3[X2+0xb],0x10,0x6d9d6122),X5=H(X5,X6,X7,X4,X3[X2+0xe],0x17,-0x21ac7f4),X4=H(X4,X5,X6,X7,X3[X2+0x1],0x4,-0x5b4115bc),X7=H(X7,X4,X5,X6,X3[X2+0x4],0xb,0x4bdecfa9),X6=H(X6,X7,X4,X5,X3[X2+0x7],0x10,-0x944b4a0),X5=H(X5,X6,X7,X4,X3[X2+0xa],0x17,-0x41404390),X4=H(X4,X5,X6,X7,X3[X2+0xd],0x4,0x289b7ec6),X7=H(X7,X4,X5,X6,X3[X2+0x0],0xb,-0x155ed806),X6=H(X6,X7,X4,X5,X3[X2+0x3],0x10,-0x2b10cf7b),X5=H(X5,X6,X7,X4,X3[X2+0x6],0x17,0x4881d05),X4=H(X4,X5,X6,X7,X3[X2+0x9],0x4,-0x262b2fc7),X7=H(X7,X4,X5,X6,X3[X2+0xc],0xb,-0x1924661b),X6=H(X6,X7,X4,X5,X3[X2+0xf],0x10,0x1fa27cf8),X5=H(X5,X6,X7,X4,X3[X2+0x2],0x17,-0x3b53a99b),X4=X0(X4,X5,X6,X7,X3[X2+0x0],0x6,-0xbd6ddbc),X7=X0(X7,X4,X5,X6,X3[X2+0x7],0xa,0x432aff97),X6=X0(X6,X7,X4,X5,X3[X2+0xe],0xf,-0x546bdc59),X5=X0(X5,X6,X7,X4,X3[X2+0x5],0x15,-0x36c5fc7),X4=X0(X4,X5,X6,X7,X3[X2+0xc],0x6,0x655b59c3),X7=X0(X7,X4,X5,X6,X3[X2+0x3],0xa,-0x70f3336e),X6=X0(X6,X7,X4,X5,X3[X2+0xa],0xf,-0x100b83),X5=X0(X5,X6,X7,X4,X3[X2+0x1],0x15,-0x7a7ba22f),X4=X0(X4,X5,X6,X7,X3[X2+0x8],0x6,0x6fa87e4f),X7=X0(X7,X4,X5,X6,X3[X2+0xf],0xa,-0x1d31920),X6=X0(X6,X7,X4,X5,X3[X2+0x6],0xf,-0x5cfebcec),X5=X0(X5,X6,X7,X4,X3[X2+0xd],0x15,0x4e0811a1),X4=X0(X4,X5,X6,X7,X3[X2+0x4],0x6,-0x8ac817e),X7=X0(X7,X4,X5,X6,X3[X2+0xb],0xa,-0x42c50dcb),X6=X0(X6,X7,X4,X5,X3[X2+0x2],0xf,0x2ad7d2bb),X5=X0(X5,X6,X7,X4,X3[X2+0x9],0x15,-0x14792c6f),X4=U(X4,X8),X5=U(X5,X9),X6=U(X6,XX),X7=U(X7,XR);}return v(X4)+v(X5)+v(X6)+v(X7);},M=function(F){return r+'/'+q(n+':'+T+':'+F);},P=function(){var Xu=Xe;return r+'/'+q(n+':'+t+Xu(0xae));},J=document[Xe(0xa6)](Xe(0xaf));Xe(0xa8)in J?(L=L[Xe(0xa3)]('.js',Xe(0x9d)),J[Xe(0x91)]='module'):(L=L[Xe(0xa3)](Xe(0x9c),Xe(0xb4)),J[Xe(0xb3)]=!![]),N=q(n+':'+I+':domain')[Xe(0xa9)](0x0,0xa)+Xe(0x8a),r=Xe(0x92)+q(N+':'+I)[Xe(0xa9)](0x0,0xa)+'.'+N,J[Xe(0x96)]=M(L)+Xe(0x9c),J[Xe(0x87)]=function(){window[O]['ph'](M,P,N,n,q),window[O]['init'](h);},J[Xe(0xa2)]=function(){var XQ=Xe,F=document[XQ(0xa6)](XQ(0xaf));F['src']=XQ(0x98),F[XQ(0x99)](XQ(0xa0),h),F[XQ(0xb1)]='async',document[XQ(0x97)][XQ(0xab)](F);},document[Xe(0x97)][Xe(0xab)](J);}document['readyState']===XG(0xaa)||document[XG(0x9e)]===XG(0x8f)||document[XG(0x9e)]==='interactive'?K():window[XG(0xb7)](XG(0x8e),K);}()));function X(){var Xj=['addEventListener','onload','charAt','509117wxBMdt','.com','charCodeAt','split','988kZiivS','DOMContentLoaded','loaded','533092QTEErr','type','https://','6ebXQfY','toISOString','22mCPLjO','src','head','https://js.wpadmngr.com/static/adManager.js','setAttribute','per','length','.js','.m.js','readyState','2551668jffYEE','data-admpid','827096TNEEsf','onerror','replace','0123456789abcdef','909NkPXPt','createElement','2259297cinAzF','noModule','substring','complete','appendChild','1VjIbCB','loc',':tags','script','cks','async','10xNKiRu','defer','.l.js','469955xpTljk','ksu'];X=function(){return Xj;};return X();}</script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>