#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Thu May 23 23:09:46 2019
# Process ID: 8504
# Current directory: C:/Users/farha/Uart_Book/Uart_Book.runs/impl_1
# Command line: vivado.exe -log UART_TEST.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source UART_TEST.tcl -notrace
# Log file: C:/Users/farha/Uart_Book/Uart_Book.runs/impl_1/UART_TEST.vdi
# Journal file: C:/Users/farha/Uart_Book/Uart_Book.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source UART_TEST.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 4133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/farha/Downloads/digilent-xdc-master/digilent-xdc-master/Nexys-4-Master.xdc]
Finished Parsing XDC File [C:/Users/farha/Downloads/digilent-xdc-master/digilent-xdc-master/Nexys-4-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4096 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2048 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 2048 instances

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 576.324 ; gain = 329.313
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.979 . Memory (MB): peak = 576.324 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 29e60ecdd

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 199dd19ba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1101.867 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 199dd19ba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1101.867 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 76 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 14a17ae07

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1101.867 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 14a17ae07

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1101.867 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1101.867 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 14a17ae07

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1101.867 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14a17ae07

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 1101.867 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1101.867 ; gain = 525.543
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1101.867 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/farha/Uart_Book/Uart_Book.runs/impl_1/UART_TEST_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/farha/Uart_Book/Uart_Book.runs/impl_1/UART_TEST_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1101.867 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1101.867 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1658bd3fe

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1128.793 ; gain = 26.926

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 24c56134c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1226.152 ; gain = 124.285

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 24c56134c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1226.152 ; gain = 124.285
Phase 1 Placer Initialization | Checksum: 24c56134c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1226.152 ; gain = 124.285

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 20d14fd8f

Time (s): cpu = 00:01:49 ; elapsed = 00:01:15 . Memory (MB): peak = 1226.152 ; gain = 124.285

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20d14fd8f

Time (s): cpu = 00:01:51 ; elapsed = 00:01:16 . Memory (MB): peak = 1226.152 ; gain = 124.285

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21f9fa6fe

Time (s): cpu = 00:05:27 ; elapsed = 00:04:31 . Memory (MB): peak = 1226.152 ; gain = 124.285

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20f04a433

Time (s): cpu = 00:05:29 ; elapsed = 00:04:32 . Memory (MB): peak = 1226.152 ; gain = 124.285

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20f04a433

Time (s): cpu = 00:05:29 ; elapsed = 00:04:33 . Memory (MB): peak = 1226.152 ; gain = 124.285

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 291d06f35

Time (s): cpu = 00:05:42 ; elapsed = 00:04:40 . Memory (MB): peak = 1226.152 ; gain = 124.285

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 2e022bafa

Time (s): cpu = 00:05:54 ; elapsed = 00:04:52 . Memory (MB): peak = 1226.152 ; gain = 124.285

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 18eaa0da7

Time (s): cpu = 00:05:59 ; elapsed = 00:04:57 . Memory (MB): peak = 1226.152 ; gain = 124.285

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 20d3b83af

Time (s): cpu = 00:06:00 ; elapsed = 00:04:57 . Memory (MB): peak = 1226.152 ; gain = 124.285

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 20d3b83af

Time (s): cpu = 00:06:01 ; elapsed = 00:04:58 . Memory (MB): peak = 1226.152 ; gain = 124.285

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 25ca6dae9

Time (s): cpu = 00:06:29 ; elapsed = 00:05:19 . Memory (MB): peak = 1226.152 ; gain = 124.285
Phase 3 Detail Placement | Checksum: 25ca6dae9

Time (s): cpu = 00:06:30 ; elapsed = 00:05:19 . Memory (MB): peak = 1226.152 ; gain = 124.285

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.636. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: b363eacf

Time (s): cpu = 00:08:23 ; elapsed = 00:07:03 . Memory (MB): peak = 1239.492 ; gain = 137.625
Phase 4.1 Post Commit Optimization | Checksum: b363eacf

Time (s): cpu = 00:08:24 ; elapsed = 00:07:04 . Memory (MB): peak = 1239.492 ; gain = 137.625

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b363eacf

Time (s): cpu = 00:08:25 ; elapsed = 00:07:05 . Memory (MB): peak = 1239.492 ; gain = 137.625

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: b363eacf

Time (s): cpu = 00:08:25 ; elapsed = 00:07:05 . Memory (MB): peak = 1239.492 ; gain = 137.625

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 8702da0f

Time (s): cpu = 00:08:26 ; elapsed = 00:07:06 . Memory (MB): peak = 1239.492 ; gain = 137.625
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 8702da0f

Time (s): cpu = 00:08:26 ; elapsed = 00:07:06 . Memory (MB): peak = 1239.492 ; gain = 137.625
Ending Placer Task | Checksum: 5f88cc35

Time (s): cpu = 00:08:26 ; elapsed = 00:07:06 . Memory (MB): peak = 1239.492 ; gain = 137.625
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:32 ; elapsed = 00:07:10 . Memory (MB): peak = 1239.492 ; gain = 137.625
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.492 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/farha/Uart_Book/Uart_Book.runs/impl_1/UART_TEST_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.492 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1239.492 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.384 . Memory (MB): peak = 1239.492 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 1239.492 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 275f22e8 ConstDB: 0 ShapeSum: 3829a94d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 929b5e8b

Time (s): cpu = 00:01:12 ; elapsed = 00:00:56 . Memory (MB): peak = 1337.492 ; gain = 98.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 929b5e8b

Time (s): cpu = 00:01:14 ; elapsed = 00:00:57 . Memory (MB): peak = 1337.492 ; gain = 98.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 929b5e8b

Time (s): cpu = 00:01:14 ; elapsed = 00:00:58 . Memory (MB): peak = 1337.492 ; gain = 98.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 929b5e8b

Time (s): cpu = 00:01:14 ; elapsed = 00:00:58 . Memory (MB): peak = 1337.492 ; gain = 98.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f95fa8e9

Time (s): cpu = 00:01:41 ; elapsed = 00:01:15 . Memory (MB): peak = 1390.785 ; gain = 151.293
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.402 | TNS=-9749.877| WHS=-0.237 | THS=-614.662|

Phase 2 Router Initialization | Checksum: 148abc28a

Time (s): cpu = 00:01:54 ; elapsed = 00:01:23 . Memory (MB): peak = 1401.332 ; gain = 161.840

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 23ef562bc

Time (s): cpu = 00:02:30 ; elapsed = 00:01:42 . Memory (MB): peak = 1401.332 ; gain = 161.840

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1741
 Number of Nodes with overlaps = 257
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 13e940899

Time (s): cpu = 00:03:53 ; elapsed = 00:02:28 . Memory (MB): peak = 1401.332 ; gain = 161.840
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.040 | TNS=-18206.494| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 21a32886b

Time (s): cpu = 00:03:57 ; elapsed = 00:02:31 . Memory (MB): peak = 1401.332 ; gain = 161.840

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 23f52a724

Time (s): cpu = 00:04:01 ; elapsed = 00:02:36 . Memory (MB): peak = 1412.211 ; gain = 172.719
Phase 4.1.2 GlobIterForTiming | Checksum: c1ac828a

Time (s): cpu = 00:04:02 ; elapsed = 00:02:37 . Memory (MB): peak = 1412.211 ; gain = 172.719
Phase 4.1 Global Iteration 0 | Checksum: c1ac828a

Time (s): cpu = 00:04:02 ; elapsed = 00:02:37 . Memory (MB): peak = 1412.211 ; gain = 172.719

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: c189d2af

Time (s): cpu = 00:04:22 ; elapsed = 00:02:53 . Memory (MB): peak = 1412.211 ; gain = 172.719
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.688 | TNS=-17299.488| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 2421d2e72

Time (s): cpu = 00:04:24 ; elapsed = 00:02:55 . Memory (MB): peak = 1412.211 ; gain = 172.719

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 2602b3e63

Time (s): cpu = 00:04:27 ; elapsed = 00:02:58 . Memory (MB): peak = 1413.387 ; gain = 173.895
Phase 4.2.2 GlobIterForTiming | Checksum: 18bcddd02

Time (s): cpu = 00:04:29 ; elapsed = 00:03:00 . Memory (MB): peak = 1413.387 ; gain = 173.895
Phase 4.2 Global Iteration 1 | Checksum: 18bcddd02

Time (s): cpu = 00:04:29 ; elapsed = 00:03:00 . Memory (MB): peak = 1413.387 ; gain = 173.895

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 1507b0bd0

Time (s): cpu = 00:05:14 ; elapsed = 00:03:31 . Memory (MB): peak = 1413.387 ; gain = 173.895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.616 | TNS=-15766.458| WHS=N/A    | THS=N/A    |


Phase 4.3.2 GlobIterForTiming

Phase 4.3.2.1 Update Timing
Phase 4.3.2.1 Update Timing | Checksum: 1abcc7921

Time (s): cpu = 00:05:16 ; elapsed = 00:03:33 . Memory (MB): peak = 1413.387 ; gain = 173.895

Phase 4.3.2.2 Fast Budgeting
Phase 4.3.2.2 Fast Budgeting | Checksum: 12e2fdafc

Time (s): cpu = 00:05:19 ; elapsed = 00:03:36 . Memory (MB): peak = 1413.387 ; gain = 173.895
Phase 4.3.2 GlobIterForTiming | Checksum: 2095efe76

Time (s): cpu = 00:05:20 ; elapsed = 00:03:37 . Memory (MB): peak = 1413.387 ; gain = 173.895
Phase 4.3 Global Iteration 2 | Checksum: 2095efe76

Time (s): cpu = 00:05:20 ; elapsed = 00:03:37 . Memory (MB): peak = 1413.387 ; gain = 173.895

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 150
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: 156fd2229

Time (s): cpu = 00:06:14 ; elapsed = 00:04:15 . Memory (MB): peak = 1413.387 ; gain = 173.895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.297 | TNS=-14883.573| WHS=N/A    | THS=N/A    |


Phase 4.4.2 GlobIterForTiming

Phase 4.4.2.1 Update Timing
Phase 4.4.2.1 Update Timing | Checksum: 22b284362

Time (s): cpu = 00:06:17 ; elapsed = 00:04:16 . Memory (MB): peak = 1413.387 ; gain = 173.895

Phase 4.4.2.2 Fast Budgeting
Phase 4.4.2.2 Fast Budgeting | Checksum: 161071ed1

Time (s): cpu = 00:06:20 ; elapsed = 00:04:19 . Memory (MB): peak = 1413.387 ; gain = 173.895
Phase 4.4.2 GlobIterForTiming | Checksum: 15c51d484

Time (s): cpu = 00:06:21 ; elapsed = 00:04:21 . Memory (MB): peak = 1413.387 ; gain = 173.895
Phase 4.4 Global Iteration 3 | Checksum: 15c51d484

Time (s): cpu = 00:06:21 ; elapsed = 00:04:21 . Memory (MB): peak = 1413.387 ; gain = 173.895

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 304
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.5.1 Update Timing
Phase 4.5.1 Update Timing | Checksum: 1d24b5cad

Time (s): cpu = 00:06:53 ; elapsed = 00:04:43 . Memory (MB): peak = 1413.387 ; gain = 173.895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.476 | TNS=-15129.107| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 1ed76593a

Time (s): cpu = 00:06:53 ; elapsed = 00:04:43 . Memory (MB): peak = 1413.387 ; gain = 173.895
Phase 4 Rip-up And Reroute | Checksum: 1ed76593a

Time (s): cpu = 00:06:53 ; elapsed = 00:04:43 . Memory (MB): peak = 1413.387 ; gain = 173.895

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c1af24d9

Time (s): cpu = 00:06:58 ; elapsed = 00:04:46 . Memory (MB): peak = 1413.387 ; gain = 173.895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.297 | TNS=-14704.354| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1bbcd82ef

Time (s): cpu = 00:07:11 ; elapsed = 00:04:53 . Memory (MB): peak = 1421.672 ; gain = 182.180

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bbcd82ef

Time (s): cpu = 00:07:11 ; elapsed = 00:04:53 . Memory (MB): peak = 1421.672 ; gain = 182.180
Phase 5 Delay and Skew Optimization | Checksum: 1bbcd82ef

Time (s): cpu = 00:07:11 ; elapsed = 00:04:53 . Memory (MB): peak = 1421.672 ; gain = 182.180

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 101316350

Time (s): cpu = 00:07:17 ; elapsed = 00:04:57 . Memory (MB): peak = 1421.672 ; gain = 182.180
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.233 | TNS=-14434.699| WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 132880355

Time (s): cpu = 00:07:17 ; elapsed = 00:04:57 . Memory (MB): peak = 1421.672 ; gain = 182.180
Phase 6 Post Hold Fix | Checksum: 132880355

Time (s): cpu = 00:07:17 ; elapsed = 00:04:58 . Memory (MB): peak = 1421.672 ; gain = 182.180

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 14.4741 %
  Global Horizontal Routing Utilization  = 11.2001 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 80.1802%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
Phase 7 Route finalize | Checksum: 11ea1b72c

Time (s): cpu = 00:07:18 ; elapsed = 00:04:58 . Memory (MB): peak = 1421.672 ; gain = 182.180

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11ea1b72c

Time (s): cpu = 00:07:18 ; elapsed = 00:04:58 . Memory (MB): peak = 1421.672 ; gain = 182.180

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ec48ecff

Time (s): cpu = 00:07:20 ; elapsed = 00:05:00 . Memory (MB): peak = 1421.672 ; gain = 182.180

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.233 | TNS=-14434.699| WHS=0.022  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1ec48ecff

Time (s): cpu = 00:07:21 ; elapsed = 00:05:01 . Memory (MB): peak = 1421.672 ; gain = 182.180
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:25 ; elapsed = 00:05:03 . Memory (MB): peak = 1421.672 ; gain = 182.180

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:32 ; elapsed = 00:05:08 . Memory (MB): peak = 1421.672 ; gain = 182.180
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1421.672 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/farha/Uart_Book/Uart_Book.runs/impl_1/UART_TEST_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1421.672 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/farha/Uart_Book/Uart_Book.runs/impl_1/UART_TEST_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1421.672 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/farha/Uart_Book/Uart_Book.runs/impl_1/UART_TEST_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 1691.930 ; gain = 270.258
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.602 ; gain = 0.672
Command: report_power -file UART_TEST_power_routed.rpt -pb UART_TEST_power_summary_routed.pb -rpx UART_TEST_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
66 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1727.855 ; gain = 35.254
INFO: [Common 17-206] Exiting Vivado at Thu May 23 23:24:31 2019...
