#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jan 29 19:31:09 2019
# Process ID: 8056
# Current directory: C:/Users/Jesus Luciano/Desktop/Computer_Architecture/ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9276 C:\Users\Jesus Luciano\Desktop\Computer_Architecture\ALU\ALU.xpr
# Log file: C:/Users/Jesus Luciano/Desktop/Computer_Architecture/ALU/vivado.log
# Journal file: C:/Users/Jesus Luciano/Desktop/Computer_Architecture/ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Jesus Luciano/Desktop/Computer_Architecture/ALU/ALU.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 835.555 ; gain = 136.551
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU32_TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/ALU/ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU32_TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/ALU/ALU.srcs/sim_1/new/MIPS_ALU32_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32_TestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/ALU/ALU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d64ee33e72ef4df7a38db63fee052d5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU32_TestBench_behav xil_defaultlib.ALU32_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.ALU32_TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU32_TestBench_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jesus -notrace
couldn't read file "C:/Users/Jesus": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 29 20:00:10 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 875.742 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU32_TestBench_behav -key {Behavioral:sim_1:Functional:ALU32_TestBench} -tclbatch {ALU32_TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ALU32_TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
 
***********************************************************************
   C E C B    4 4 0    A_L_U    T e s t b e n c h      R e s u l t s   
***********************************************************************
 
PASS S tests
t=  21.0 ps  S=00000025, T=0000001d  Op= 0 || Yhi=00000000  Ylo=00000025   c=x v=x n=0 z=0
t=  31.0 ps  S=0000020d, T=ffffffe3  Op= 0 || Yhi=00000000  Ylo=0000020d   c=x v=x n=0 z=0
t=  41.0 ps  S=ffffffc9, T=0000000d  Op= 0 || Yhi=00000000  Ylo=ffffffc9   c=x v=x n=1 z=0
t=  51.0 ps  S=ffffff9c, T=ffffff9d  Op= 0 || Yhi=00000000  Ylo=ffffff9c   c=x v=x n=1 z=0

PASS T tests
t=  61.0 ps  S=00000025, T=0000001d  Op= 1 || Yhi=00000000  Ylo=0000001d   c=x v=x n=0 z=0
t=  71.0 ps  S=0000020d, T=ffffffe3  Op= 1 || Yhi=00000000  Ylo=ffffffe3   c=x v=x n=1 z=0
t=  81.0 ps  S=ffffffc9, T=0000000d  Op= 1 || Yhi=00000000  Ylo=0000000d   c=x v=x n=0 z=0
t=  91.0 ps  S=ffffff9c, T=ffffff9d  Op= 1 || Yhi=00000000  Ylo=ffffff9d   c=x v=x n=1 z=0

ADD tests
t= 101.0 ps  S=00000025, T=0000001d  Op= 2 || Yhi=00000000  Ylo=00000042   c=0 v=0 n=0 z=0
t= 111.0 ps  S=0000020d, T=ffffffe3  Op= 2 || Yhi=00000000  Ylo=000001f0   c=1 v=0 n=0 z=0
t= 121.0 ps  S=ffffffc9, T=0000000d  Op= 2 || Yhi=00000000  Ylo=ffffffd6   c=0 v=0 n=1 z=0
t= 131.0 ps  S=ffffff9c, T=ffffff9d  Op= 2 || Yhi=00000000  Ylo=ffffff39   c=1 v=0 n=1 z=0

ADDU tests
t= 141.0 ps  S=00000025, T=0000001d  Op= 3 || Yhi=00000000  Ylo=00000042   c=0 v=0 n=0 z=0
t= 151.0 ps  S=0000020d, T=ffffffe3  Op= 3 || Yhi=00000000  Ylo=000001f0   c=1 v=1 n=0 z=0
t= 161.0 ps  S=ffffffc9, T=0000000d  Op= 3 || Yhi=00000000  Ylo=ffffffd6   c=0 v=0 n=0 z=0
t= 171.0 ps  S=ffffff9c, T=ffffff9d  Op= 3 || Yhi=00000000  Ylo=ffffff39   c=1 v=1 n=0 z=0

SUB tests
t= 181.0 ps  S=00000025, T=0000001d  Op= 4 || Yhi=00000000  Ylo=00000008   c=0 v=0 n=0 z=0
t= 191.0 ps  S=0000020d, T=ffffffe3  Op= 4 || Yhi=00000000  Ylo=0000022a   c=1 v=0 n=0 z=0
t= 201.0 ps  S=ffffffc9, T=0000000d  Op= 4 || Yhi=00000000  Ylo=ffffffbc   c=0 v=0 n=1 z=0
t= 211.0 ps  S=ffffff9c, T=ffffff9d  Op= 4 || Yhi=00000000  Ylo=ffffffff   c=1 v=0 n=1 z=0

SUBU tests
t= 221.0 ps  S=00000025, T=0000001d  Op= 5 || Yhi=00000000  Ylo=00000008   c=0 v=0 n=0 z=0
t= 231.0 ps  S=0000020d, T=ffffffe3  Op= 5 || Yhi=00000000  Ylo=0000022a   c=1 v=1 n=0 z=0
t= 241.0 ps  S=ffffffc9, T=0000000d  Op= 5 || Yhi=00000000  Ylo=ffffffbc   c=0 v=0 n=0 z=0
t= 251.0 ps  S=ffffff9c, T=ffffff9d  Op= 5 || Yhi=00000000  Ylo=ffffffff   c=1 v=1 n=0 z=0

SLT tests
t= 261.0 ps  S=00000025, T=0000001d  Op= 6 || Yhi=00000000  Ylo=00000000   c=x v=x n=0 z=1
t= 271.0 ps  S=0000020d, T=ffffffe3  Op= 6 || Yhi=00000000  Ylo=00000001   c=x v=x n=0 z=0
t= 281.0 ps  S=ffffffc9, T=0000000d  Op= 6 || Yhi=00000000  Ylo=00000000   c=x v=x n=0 z=1
t= 291.0 ps  S=ffffff9c, T=ffffff9d  Op= 6 || Yhi=00000000  Ylo=00000001   c=x v=x n=0 z=0

SLTU tests
t= 301.0 ps  S=00000025, T=0000001d  Op= 7 || Yhi=00000000  Ylo=00000000   c=x v=x n=0 z=1
t= 311.0 ps  S=0000020d, T=ffffffe3  Op= 7 || Yhi=00000000  Ylo=00000001   c=x v=x n=0 z=0
t= 321.0 ps  S=ffffffc9, T=0000000d  Op= 7 || Yhi=00000000  Ylo=00000000   c=x v=x n=0 z=1
t= 331.0 ps  S=ffffff9c, T=ffffff9d  Op= 7 || Yhi=00000000  Ylo=00000001   c=x v=x n=0 z=0

AND test
t= 341.0 ps  S=f0f03c3c, T=bf0ff5f5  Op= 8 || Yhi=00000000  Ylo=b0003434   c=x v=x n=1 z=0

OR test
t= 351.0 ps  S=f0f03c3c, T=bf0ff5f5  Op= 9 || Yhi=00000000  Ylo=fffffdfd   c=x v=x n=1 z=0

XOR test
t= 361.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=10 || Yhi=00000000  Ylo=4fffc9c9   c=x v=x n=0 z=0

NOR test
t= 371.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=11 || Yhi=00000000  Ylo=00000202   c=x v=x n=0 z=0

SRL test
t= 381.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=12 || Yhi=00000000  Ylo=5f87fafa   c=1 v=x n=0 z=0

SRA test
t= 391.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=13 || Yhi=00000000  Ylo=df87fafa   c=1 v=x n=1 z=0

SLL test
t= 401.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=14 || Yhi=00000000  Ylo=7e1febea   c=1 v=x n=0 z=0

INC test
t= 411.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=15 || Yhi=00000000  Ylo=f0f03c3d   c=0 v=0 n=1 z=0

INC4 test
t= 421.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=16 || Yhi=00000000  Ylo=f0f03c40   c=0 v=0 n=1 z=0

DEC test
t= 431.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=17 || Yhi=00000000  Ylo=f0f03c3b   c=0 v=0 n=1 z=0

DEC4 test
t= 441.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=18 || Yhi=00000000  Ylo=f0f03c38   c=0 v=0 n=1 z=0

ZEROS test
t= 451.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=19 || Yhi=00000000  Ylo=00000000   c=x v=x n=0 z=1

ONES test
t= 461.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=20 || Yhi=00000000  Ylo=ffffffff   c=x v=x n=1 z=0

SP_INIT test
t= 471.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=21 || Yhi=00000000  Ylo=000003fc   c=x v=x n=0 z=0

ANDI test
t= 481.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=22 || Yhi=00000000  Ylo=00003434   c=x v=x n=0 z=0

ORI test
t= 491.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=23 || Yhi=00000000  Ylo=f0f0fdfd   c=x v=x n=1 z=0

LUI test
t= 501.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=24 || Yhi=00000000  Ylo=f5f50000   c=x v=x n=1 z=0

XORI test
t= 511.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=25 || Yhi=00000000  Ylo=f0f0c9c9   c=x v=x n=1 z=0

MULT tests
t= 526.0 ps  S=00000025, T=0000001d  Op=30 || Yhi=00000000  Ylo=00000431   c=x v=x n=0 z=0
t= 536.0 ps  S=0000020d, T=ffffffe3  Op=30 || Yhi=ffffffff  Ylo=ffffc487   c=x v=x n=1 z=0
t= 546.0 ps  S=ffffffc9, T=0000000d  Op=30 || Yhi=ffffffff  Ylo=fffffd35   c=x v=x n=1 z=0
t= 556.0 ps  S=ffffff9d, T=ffffff9c  Op=30 || Yhi=00000000  Ylo=000026ac   c=x v=x n=0 z=0

DIV tests
t= 566.0 ps  S=00000025, T=0000001d  Op=31 || Yhi=00000008  Ylo=00000001   c=x v=x n=0 z=0
t= 576.0 ps  S=0000020d, T=ffffffe3  Op=31 || Yhi=00000003  Ylo=ffffffee   c=x v=x n=1 z=0
t= 586.0 ps  S=ffffffc9, T=0000000d  Op=31 || Yhi=fffffffd  Ylo=fffffffc   c=x v=x n=1 z=0
t= 596.0 ps  S=ffffff9d, T=ffffff9c  Op=31 || Yhi=ffffff9d  Ylo=00000000   c=x v=x n=0 z=1

$finish called at time : 596 ns : File "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/ALU/ALU.srcs/sim_1/new/MIPS_ALU32_TB.v" Line 199
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU32_TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 880.336 ; gain = 4.594
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU32_TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/ALU/ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU32_TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/ALU/ALU.srcs/sim_1/new/MIPS_ALU32_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32_TestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/ALU/ALU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d64ee33e72ef4df7a38db63fee052d5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU32_TestBench_behav xil_defaultlib.ALU32_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.ALU32_TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU32_TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU32_TestBench_behav -key {Behavioral:sim_1:Functional:ALU32_TestBench} -tclbatch {ALU32_TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ALU32_TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
 
***********************************************************************
   C E C B    4 4 0    A_L_U    T e s t b e n c h      R e s u l t s   
***********************************************************************
 
PASS S tests
t=  21.0 ps  S=00000025, T=0000001d  Op= 0 || Yhi=00000000  Ylo=00000025   c=x v=x n=0 z=0
t=  31.0 ps  S=0000020d, T=ffffffe3  Op= 0 || Yhi=00000000  Ylo=0000020d   c=x v=x n=0 z=0
t=  41.0 ps  S=ffffffc9, T=0000000d  Op= 0 || Yhi=00000000  Ylo=ffffffc9   c=x v=x n=1 z=0
t=  51.0 ps  S=ffffff9c, T=ffffff9d  Op= 0 || Yhi=00000000  Ylo=ffffff9c   c=x v=x n=1 z=0

PASS T tests
t=  61.0 ps  S=00000025, T=0000001d  Op= 1 || Yhi=00000000  Ylo=0000001d   c=x v=x n=0 z=0
t=  71.0 ps  S=0000020d, T=ffffffe3  Op= 1 || Yhi=00000000  Ylo=ffffffe3   c=x v=x n=1 z=0
t=  81.0 ps  S=ffffffc9, T=0000000d  Op= 1 || Yhi=00000000  Ylo=0000000d   c=x v=x n=0 z=0
t=  91.0 ps  S=ffffff9c, T=ffffff9d  Op= 1 || Yhi=00000000  Ylo=ffffff9d   c=x v=x n=1 z=0

ADD tests
t= 101.0 ps  S=00000025, T=0000001d  Op= 2 || Yhi=00000000  Ylo=00000042   c=0 v=0 n=0 z=0
t= 111.0 ps  S=0000020d, T=ffffffe3  Op= 2 || Yhi=00000000  Ylo=000001f0   c=1 v=0 n=0 z=0
t= 121.0 ps  S=ffffffc9, T=0000000d  Op= 2 || Yhi=00000000  Ylo=ffffffd6   c=0 v=0 n=1 z=0
t= 131.0 ps  S=ffffff9c, T=ffffff9d  Op= 2 || Yhi=00000000  Ylo=ffffff39   c=1 v=0 n=1 z=0

ADDU tests
t= 141.0 ps  S=00000025, T=0000001d  Op= 3 || Yhi=00000000  Ylo=00000042   c=0 v=0 n=0 z=0
t= 151.0 ps  S=0000020d, T=ffffffe3  Op= 3 || Yhi=00000000  Ylo=000001f0   c=1 v=1 n=0 z=0
t= 161.0 ps  S=ffffffc9, T=0000000d  Op= 3 || Yhi=00000000  Ylo=ffffffd6   c=0 v=0 n=0 z=0
t= 171.0 ps  S=ffffff9c, T=ffffff9d  Op= 3 || Yhi=00000000  Ylo=ffffff39   c=1 v=1 n=0 z=0

SUB tests
t= 181.0 ps  S=00000025, T=0000001d  Op= 4 || Yhi=00000000  Ylo=00000008   c=0 v=0 n=0 z=0
t= 191.0 ps  S=0000020d, T=ffffffe3  Op= 4 || Yhi=00000000  Ylo=0000022a   c=1 v=0 n=0 z=0
t= 201.0 ps  S=ffffffc9, T=0000000d  Op= 4 || Yhi=00000000  Ylo=ffffffbc   c=0 v=0 n=1 z=0
t= 211.0 ps  S=ffffff9c, T=ffffff9d  Op= 4 || Yhi=00000000  Ylo=ffffffff   c=1 v=0 n=1 z=0

SUBU tests
t= 221.0 ps  S=00000025, T=0000001d  Op= 5 || Yhi=00000000  Ylo=00000008   c=0 v=0 n=0 z=0
t= 231.0 ps  S=0000020d, T=ffffffe3  Op= 5 || Yhi=00000000  Ylo=0000022a   c=1 v=1 n=0 z=0
t= 241.0 ps  S=ffffffc9, T=0000000d  Op= 5 || Yhi=00000000  Ylo=ffffffbc   c=0 v=0 n=0 z=0
t= 251.0 ps  S=ffffff9c, T=ffffff9d  Op= 5 || Yhi=00000000  Ylo=ffffffff   c=1 v=1 n=0 z=0

SLT tests
t= 261.0 ps  S=00000025, T=0000001d  Op= 6 || Yhi=00000000  Ylo=00000000   c=x v=x n=0 z=1
t= 271.0 ps  S=0000020d, T=ffffffe3  Op= 6 || Yhi=00000000  Ylo=00000000   c=x v=x n=0 z=1
t= 281.0 ps  S=ffffffc9, T=0000000d  Op= 6 || Yhi=00000000  Ylo=00000001   c=x v=x n=0 z=0
t= 291.0 ps  S=ffffff9c, T=ffffff9d  Op= 6 || Yhi=00000000  Ylo=00000001   c=x v=x n=0 z=0

SLTU tests
t= 301.0 ps  S=00000025, T=0000001d  Op= 7 || Yhi=00000000  Ylo=00000000   c=x v=x n=0 z=1
t= 311.0 ps  S=0000020d, T=ffffffe3  Op= 7 || Yhi=00000000  Ylo=00000001   c=x v=x n=0 z=0
t= 321.0 ps  S=ffffffc9, T=0000000d  Op= 7 || Yhi=00000000  Ylo=00000000   c=x v=x n=0 z=1
t= 331.0 ps  S=ffffff9c, T=ffffff9d  Op= 7 || Yhi=00000000  Ylo=00000001   c=x v=x n=0 z=0

AND test
t= 341.0 ps  S=f0f03c3c, T=bf0ff5f5  Op= 8 || Yhi=00000000  Ylo=b0003434   c=x v=x n=1 z=0

OR test
t= 351.0 ps  S=f0f03c3c, T=bf0ff5f5  Op= 9 || Yhi=00000000  Ylo=fffffdfd   c=x v=x n=1 z=0

XOR test
t= 361.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=10 || Yhi=00000000  Ylo=4fffc9c9   c=x v=x n=0 z=0

NOR test
t= 371.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=11 || Yhi=00000000  Ylo=00000202   c=x v=x n=0 z=0

SRL test
t= 381.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=12 || Yhi=00000000  Ylo=5f87fafa   c=1 v=x n=0 z=0

SRA test
t= 391.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=13 || Yhi=00000000  Ylo=df87fafa   c=1 v=x n=1 z=0

SLL test
t= 401.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=14 || Yhi=00000000  Ylo=7e1febea   c=1 v=x n=0 z=0

INC test
t= 411.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=15 || Yhi=00000000  Ylo=f0f03c3d   c=0 v=0 n=1 z=0

INC4 test
t= 421.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=16 || Yhi=00000000  Ylo=f0f03c40   c=0 v=0 n=1 z=0

DEC test
t= 431.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=17 || Yhi=00000000  Ylo=f0f03c3b   c=0 v=0 n=1 z=0

DEC4 test
t= 441.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=18 || Yhi=00000000  Ylo=f0f03c38   c=0 v=0 n=1 z=0

ZEROS test
t= 451.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=19 || Yhi=00000000  Ylo=00000000   c=x v=x n=0 z=1

ONES test
t= 461.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=20 || Yhi=00000000  Ylo=ffffffff   c=x v=x n=1 z=0

SP_INIT test
t= 471.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=21 || Yhi=00000000  Ylo=000003fc   c=x v=x n=0 z=0

ANDI test
t= 481.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=22 || Yhi=00000000  Ylo=00003434   c=x v=x n=0 z=0

ORI test
t= 491.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=23 || Yhi=00000000  Ylo=f0f0fdfd   c=x v=x n=1 z=0

LUI test
t= 501.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=24 || Yhi=00000000  Ylo=f5f50000   c=x v=x n=1 z=0

XORI test
t= 511.0 ps  S=f0f03c3c, T=bf0ff5f5  Op=25 || Yhi=00000000  Ylo=f0f0c9c9   c=x v=x n=1 z=0

MULT tests
t= 526.0 ps  S=00000025, T=0000001d  Op=30 || Yhi=00000000  Ylo=00000431   c=x v=x n=0 z=0
t= 536.0 ps  S=0000020d, T=ffffffe3  Op=30 || Yhi=ffffffff  Ylo=ffffc487   c=x v=x n=1 z=0
t= 546.0 ps  S=ffffffc9, T=0000000d  Op=30 || Yhi=ffffffff  Ylo=fffffd35   c=x v=x n=1 z=0
t= 556.0 ps  S=ffffff9d, T=ffffff9c  Op=30 || Yhi=00000000  Ylo=000026ac   c=x v=x n=0 z=0

DIV tests
t= 566.0 ps  S=00000025, T=0000001d  Op=31 || Yhi=00000008  Ylo=00000001   c=x v=x n=0 z=0
t= 576.0 ps  S=0000020d, T=ffffffe3  Op=31 || Yhi=00000003  Ylo=ffffffee   c=x v=x n=1 z=0
t= 586.0 ps  S=ffffffc9, T=0000000d  Op=31 || Yhi=fffffffd  Ylo=fffffffc   c=x v=x n=1 z=0
t= 596.0 ps  S=ffffff9d, T=ffffff9c  Op=31 || Yhi=ffffff9d  Ylo=00000000   c=x v=x n=0 z=1

$finish called at time : 596 ns : File "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/ALU/ALU.srcs/sim_1/new/MIPS_ALU32_TB.v" Line 199
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU32_TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 887.262 ; gain = 0.844
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/ALU/ALU.srcs/sources_1/new/alu_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/ALU/ALU.srcs/sim_1/new/MIPS_ALU32_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/ALU/ALU.srcs/sources_1/new/MPY_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/ALU/ALU.srcs/sources_1/new/MIPS_32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/ALU/ALU.srcs/sources_1/new/DIV_32.v:]
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 29 21:17:40 2019...
