// Seed: 2996135894
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  generate
    for (id_18 = id_9; id_3 - ~1 && id_11 && 1; id_1 = 1 == 1) begin : LABEL_0
      id_19(
          .id_0(1'b0), .id_1(1'b0)
      );
      always @(posedge 1) id_14 = 1 <-> 1;
    end
    assign id_13[1] = 1;
  endgenerate
  module_0 modCall_1 (
      id_1,
      id_3,
      id_6,
      id_5,
      id_1,
      id_3,
      id_4
  );
endmodule
