Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Sep 24 15:55:09 2022
| Host         : Andrey-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_tactico_timing_summary_routed.rpt -pb top_tactico_timing_summary_routed.pb -rpx top_tactico_timing_summary_routed.rpx -warn_on_violation
| Design       : top_tactico
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: pmodALS/machine_pmodALS/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pmodALS/machine_pmodALS/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pmodALS/machine_pmodALS/FSM_onehot_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1260 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     89.246        0.000                      0                 2553        0.010        0.000                      0                 2553        2.633        0.000                       0                  1266  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk_100Mhz_pi       {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK    {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK     {0.000 25.000}       50.000          20.000          
sys_clk_pin         {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK_1  {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK_1   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz_pi                                                                                                                                                         3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK         89.246        0.000                      0                 2553        0.236        0.000                      0                 2553       49.500        0.000                       0                  1262  
  clkfbout_WCLK                                                                                                                                                       2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK_1       89.262        0.000                      0                 2553        0.236        0.000                      0                 2553       49.500        0.000                       0                  1262  
  clkfbout_WCLK_1                                                                                                                                                     2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_10MHZ_WCLK_1  CLK_10MHZ_WCLK         89.246        0.000                      0                 2553        0.010        0.000                      0                 2553  
CLK_10MHZ_WCLK    CLK_10MHZ_WCLK_1       89.246        0.000                      0                 2553        0.010        0.000                      0                 2553  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_pi
  To Clock:  clk_100Mhz_pi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz_pi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       89.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             89.246ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_pmodALS1/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.517ns  (logic 1.945ns (18.493%)  route 8.572ns (81.507%))
  Logic Levels:           6  (LUT2=2 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.491     4.054    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X32Y142        MUXF7 (Prop_muxf7_S_O)       0.296     4.350 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_19/O
                         net (fo=1, routed)           0.000     4.350    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_19_n_0
    SLICE_X32Y142        MUXF8 (Prop_muxf8_I0_O)      0.104     4.454 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_8/O
                         net (fo=1, routed)           1.342     5.796    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_8_n_0
    SLICE_X13Y148        LUT6 (Prop_lut6_I5_O)        0.316     6.112 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[5]_i_3/O
                         net (fo=1, routed)           0.000     6.112    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[5]_i_3_n_0
    SLICE_X13Y148        MUXF7 (Prop_muxf7_I0_O)      0.212     6.324 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_2/O
                         net (fo=2, routed)           1.475     7.799    interface_spi/memoria_ram/memoria_1/hold_ctrl_reg_1
    SLICE_X11Y138        LUT2 (Prop_lut2_I0_O)        0.299     8.098 r  interface_spi/memoria_ram/memoria_1/state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.098    pmodALS/module_pmodALS1/D[1]
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.508    97.969    pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[1]/C
                         clock pessimism             -0.429    97.540    
                         clock uncertainty           -0.226    97.314    
    SLICE_X11Y138        FDRE (Setup_fdre_C_D)        0.031    97.345    pmodALS/module_pmodALS1/state_reg[1]
  -------------------------------------------------------------------
                         required time                         97.345    
                         arrival time                          -8.098    
  -------------------------------------------------------------------
                         slack                                 89.246    

Slack (MET) :             89.417ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_pmodALS1/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.345ns  (logic 1.960ns (18.947%)  route 8.385ns (81.053%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.538     4.101    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X30Y145        MUXF7 (Prop_muxf7_S_O)       0.314     4.415 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_19/O
                         net (fo=1, routed)           0.000     4.415    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_19_n_0
    SLICE_X30Y145        MUXF8 (Prop_muxf8_I0_O)      0.098     4.513 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_8/O
                         net (fo=1, routed)           1.508     6.021    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_8_n_0
    SLICE_X11Y150        LUT6 (Prop_lut6_I5_O)        0.319     6.340 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[4]_i_3/O
                         net (fo=1, routed)           0.000     6.340    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[4]_i_3_n_0
    SLICE_X11Y150        MUXF7 (Prop_muxf7_I0_O)      0.212     6.552 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_2/O
                         net (fo=2, routed)           1.075     7.627    interface_spi/memoria_ram/memoria_1/hold_ctrl_reg_2
    SLICE_X11Y138        LUT3 (Prop_lut3_I0_O)        0.299     7.926 r  interface_spi/memoria_ram/memoria_1/state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.926    pmodALS/module_pmodALS1/D[0]
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.508    97.969    pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[0]/C
                         clock pessimism             -0.429    97.540    
                         clock uncertainty           -0.226    97.314    
    SLICE_X11Y138        FDRE (Setup_fdre_C_D)        0.029    97.343    pmodALS/module_pmodALS1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         97.343    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 89.417    

Slack (MET) :             89.465ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_pmodALS1/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.343ns  (logic 1.973ns (19.076%)  route 8.370ns (80.924%))
  Logic Levels:           6  (LUT2=2 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.680     4.244    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X33Y142        MUXF7 (Prop_muxf7_S_O)       0.296     4.540 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_21/O
                         net (fo=1, routed)           0.000     4.540    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_21_n_0
    SLICE_X33Y142        MUXF8 (Prop_muxf8_I0_O)      0.104     4.644 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_9/O
                         net (fo=1, routed)           1.223     5.867    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_9_n_0
    SLICE_X9Y146         LUT6 (Prop_lut6_I5_O)        0.316     6.183 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[7]_i_4/O
                         net (fo=1, routed)           0.000     6.183    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[7]_i_4_n_0
    SLICE_X9Y146         MUXF7 (Prop_muxf7_I0_O)      0.212     6.395 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_3/O
                         net (fo=2, routed)           1.202     7.597    interface_spi/memoria_ram/memoria_1/hold_ctrl_reg
    SLICE_X11Y138        LUT2 (Prop_lut2_I0_O)        0.327     7.924 r  interface_spi/memoria_ram/memoria_1/state[3]_i_2/O
                         net (fo=1, routed)           0.000     7.924    pmodALS/module_pmodALS1/D[3]
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.508    97.969    pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[3]/C
                         clock pessimism             -0.429    97.540    
                         clock uncertainty           -0.226    97.314    
    SLICE_X11Y138        FDRE (Setup_fdre_C_D)        0.075    97.389    pmodALS/module_pmodALS1/state_reg[3]
  -------------------------------------------------------------------
                         required time                         97.389    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                 89.465    

Slack (MET) :             89.692ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        9.814ns  (logic 1.934ns (19.707%)  route 7.880ns (80.293%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.349     3.912    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X31Y145        MUXF7 (Prop_muxf7_S_O)       0.296     4.208 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_19/O
                         net (fo=1, routed)           0.000     4.208    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_19_n_0
    SLICE_X31Y145        MUXF8 (Prop_muxf8_I0_O)      0.104     4.312 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_8/O
                         net (fo=1, routed)           0.933     5.245    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_8_n_0
    SLICE_X14Y150        LUT6 (Prop_lut6_I5_O)        0.316     5.561 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[2]_i_3/O
                         net (fo=1, routed)           0.000     5.561    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[2]_i_3_n_0
    SLICE_X14Y150        MUXF7 (Prop_muxf7_I0_O)      0.209     5.770 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_2/O
                         net (fo=2, routed)           0.993     6.763    interface_spi/master_race_spi/control_spi/reg_shift_mosi_reg[2]
    SLICE_X9Y143         LUT3 (Prop_lut3_I0_O)        0.291     7.054 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[2]_i_1/O
                         net (fo=1, routed)           0.340     7.395    interface_spi/master_race_spi/reg_mosi/p_1_in[1]
    SLICE_X10Y143        FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.511    97.972    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X10Y143        FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]/C
                         clock pessimism             -0.429    97.543    
                         clock uncertainty           -0.226    97.317    
    SLICE_X10Y143        FDRE (Setup_fdre_C_D)       -0.230    97.087    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]
  -------------------------------------------------------------------
                         required time                         97.087    
                         arrival time                          -7.395    
  -------------------------------------------------------------------
                         slack                                 89.692    

Slack (MET) :             89.755ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.024ns  (logic 1.985ns (19.802%)  route 8.039ns (80.198%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 97.967 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         5.405     4.968    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X10Y145        MUXF7 (Prop_muxf7_S_O)       0.314     5.282 r  interface_spi/memoria_ram/memoria_1/state_reg[4]_i_17/O
                         net (fo=1, routed)           0.000     5.282    interface_spi/memoria_ram/memoria_1/state_reg[4]_i_17_n_0
    SLICE_X10Y145        MUXF8 (Prop_muxf8_I0_O)      0.098     5.380 r  interface_spi/memoria_ram/memoria_1/state_reg[4]_i_7/O
                         net (fo=1, routed)           0.432     5.813    interface_spi/memoria_ram/memoria_1/state_reg[4]_i_7_n_0
    SLICE_X9Y146         LUT6 (Prop_lut6_I3_O)        0.319     6.132 r  interface_spi/memoria_ram/memoria_1/state[4]_i_3/O
                         net (fo=1, routed)           0.000     6.132    interface_spi/memoria_ram/memoria_1/state[4]_i_3_n_0
    SLICE_X9Y146         MUXF7 (Prop_muxf7_I0_O)      0.238     6.370 r  interface_spi/memoria_ram/memoria_1/state_reg[4]_i_2/O
                         net (fo=2, routed)           0.938     7.307    interface_spi/master_race_spi/reg_mosi/dato_ram[0]
    SLICE_X9Y140         LUT5 (Prop_lut5_I1_O)        0.298     7.605 r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi[0]_i_1/O
                         net (fo=1, routed)           0.000     7.605    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi[0]_i_1_n_0
    SLICE_X9Y140         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.506    97.967    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X9Y140         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]/C
                         clock pessimism             -0.411    97.556    
                         clock uncertainty           -0.226    97.330    
    SLICE_X9Y140         FDRE (Setup_fdre_C_D)        0.031    97.361    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]
  -------------------------------------------------------------------
                         required time                         97.361    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 89.755    

Slack (MET) :             89.760ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_pmodALS1/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.048ns  (logic 1.966ns (19.565%)  route 8.082ns (80.435%))
  Logic Levels:           6  (LUT2=2 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.444     4.007    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X31Y142        MUXF7 (Prop_muxf7_S_O)       0.296     4.303 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_19/O
                         net (fo=1, routed)           0.000     4.303    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_19_n_0
    SLICE_X31Y142        MUXF8 (Prop_muxf8_I0_O)      0.104     4.407 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_8/O
                         net (fo=1, routed)           1.151     5.559    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_8_n_0
    SLICE_X10Y149        LUT6 (Prop_lut6_I5_O)        0.316     5.875 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[6]_i_3/O
                         net (fo=1, routed)           0.000     5.875    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[6]_i_3_n_0
    SLICE_X10Y149        MUXF7 (Prop_muxf7_I0_O)      0.209     6.084 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_2/O
                         net (fo=2, routed)           1.222     7.306    interface_spi/memoria_ram/memoria_1/hold_ctrl_reg_0
    SLICE_X11Y138        LUT2 (Prop_lut2_I0_O)        0.323     7.629 r  interface_spi/memoria_ram/memoria_1/state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.629    pmodALS/module_pmodALS1/D[2]
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.508    97.969    pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[2]/C
                         clock pessimism             -0.429    97.540    
                         clock uncertainty           -0.226    97.314    
    SLICE_X11Y138        FDRE (Setup_fdre_C_D)        0.075    97.389    pmodALS/module_pmodALS1/state_reg[2]
  -------------------------------------------------------------------
                         required time                         97.389    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                 89.760    

Slack (MET) :             89.791ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.025ns  (logic 1.960ns (19.551%)  route 8.065ns (80.449%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.538     4.101    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X30Y145        MUXF7 (Prop_muxf7_S_O)       0.314     4.415 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_19/O
                         net (fo=1, routed)           0.000     4.415    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_19_n_0
    SLICE_X30Y145        MUXF8 (Prop_muxf8_I0_O)      0.098     4.513 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_8/O
                         net (fo=1, routed)           1.508     6.021    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_8_n_0
    SLICE_X11Y150        LUT6 (Prop_lut6_I5_O)        0.319     6.340 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[4]_i_3/O
                         net (fo=1, routed)           0.000     6.340    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[4]_i_3_n_0
    SLICE_X11Y150        MUXF7 (Prop_muxf7_I0_O)      0.212     6.552 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_2/O
                         net (fo=2, routed)           0.755     7.307    interface_spi/master_race_spi/control_spi/reg_shift_mosi_reg[4]
    SLICE_X10Y147        LUT3 (Prop_lut3_I0_O)        0.299     7.606 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[4]_i_1/O
                         net (fo=1, routed)           0.000     7.606    interface_spi/master_race_spi/reg_mosi/p_1_in[3]
    SLICE_X10Y147        FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.512    97.973    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X10Y147        FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/C
                         clock pessimism             -0.429    97.544    
                         clock uncertainty           -0.226    97.318    
    SLICE_X10Y147        FDRE (Setup_fdre_C_D)        0.079    97.397    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]
  -------------------------------------------------------------------
                         required time                         97.397    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                 89.791    

Slack (MET) :             89.848ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_pmodALS1/state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        9.961ns  (logic 1.983ns (19.907%)  route 7.978ns (80.093%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 97.970 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         5.103     4.666    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X8Y147         MUXF7 (Prop_muxf7_S_O)       0.314     4.980 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_17/O
                         net (fo=1, routed)           0.000     4.980    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_17_n_0
    SLICE_X8Y147         MUXF8 (Prop_muxf8_I0_O)      0.098     5.078 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_7/O
                         net (fo=1, routed)           0.439     5.518    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_7_n_0
    SLICE_X10Y148        LUT6 (Prop_lut6_I3_O)        0.319     5.837 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[1]_i_3/O
                         net (fo=1, routed)           0.000     5.837    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[1]_i_3_n_0
    SLICE_X10Y148        MUXF7 (Prop_muxf7_I0_O)      0.209     6.046 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_2/O
                         net (fo=2, routed)           1.172     7.217    interface_spi/memoria_ram/memoria_1/hold_ctrl_reg_5
    SLICE_X11Y139        LUT3 (Prop_lut3_I0_O)        0.325     7.542 r  interface_spi/memoria_ram/memoria_1/state[5]_i_1/O
                         net (fo=1, routed)           0.000     7.542    pmodALS/module_pmodALS1/D[5]
    SLICE_X11Y139        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.509    97.970    pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X11Y139        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[5]/C
                         clock pessimism             -0.429    97.541    
                         clock uncertainty           -0.226    97.315    
    SLICE_X11Y139        FDRE (Setup_fdre_C_D)        0.075    97.390    pmodALS/module_pmodALS1/state_reg[5]
  -------------------------------------------------------------------
                         required time                         97.390    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 89.848    

Slack (MET) :             89.869ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_pmodALS1/state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        9.895ns  (logic 1.940ns (19.605%)  route 7.955ns (80.395%))
  Logic Levels:           6  (LUT2=2 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 97.970 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.349     3.912    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X31Y145        MUXF7 (Prop_muxf7_S_O)       0.296     4.208 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_19/O
                         net (fo=1, routed)           0.000     4.208    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_19_n_0
    SLICE_X31Y145        MUXF8 (Prop_muxf8_I0_O)      0.104     4.312 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_8/O
                         net (fo=1, routed)           0.933     5.245    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_8_n_0
    SLICE_X14Y150        LUT6 (Prop_lut6_I5_O)        0.316     5.561 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[2]_i_3/O
                         net (fo=1, routed)           0.000     5.561    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[2]_i_3_n_0
    SLICE_X14Y150        MUXF7 (Prop_muxf7_I0_O)      0.209     5.770 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_2/O
                         net (fo=2, routed)           1.409     7.179    interface_spi/memoria_ram/memoria_1/hold_ctrl_reg_4
    SLICE_X11Y139        LUT2 (Prop_lut2_I0_O)        0.297     7.476 r  interface_spi/memoria_ram/memoria_1/state[6]_i_1/O
                         net (fo=1, routed)           0.000     7.476    pmodALS/module_pmodALS1/D[6]
    SLICE_X11Y139        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.509    97.970    pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X11Y139        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[6]/C
                         clock pessimism             -0.429    97.541    
                         clock uncertainty           -0.226    97.315    
    SLICE_X11Y139        FDRE (Setup_fdre_C_D)        0.031    97.346    pmodALS/module_pmodALS1/state_reg[6]
  -------------------------------------------------------------------
                         required time                         97.346    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                 89.869    

Slack (MET) :             90.022ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        9.833ns  (logic 1.971ns (20.045%)  route 7.862ns (79.955%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.491     4.054    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X32Y142        MUXF7 (Prop_muxf7_S_O)       0.296     4.350 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_19/O
                         net (fo=1, routed)           0.000     4.350    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_19_n_0
    SLICE_X32Y142        MUXF8 (Prop_muxf8_I0_O)      0.104     4.454 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_8/O
                         net (fo=1, routed)           1.342     5.796    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_8_n_0
    SLICE_X13Y148        LUT6 (Prop_lut6_I5_O)        0.316     6.112 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[5]_i_3/O
                         net (fo=1, routed)           0.000     6.112    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[5]_i_3_n_0
    SLICE_X13Y148        MUXF7 (Prop_muxf7_I0_O)      0.212     6.324 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_2/O
                         net (fo=2, routed)           0.765     7.089    interface_spi/master_race_spi/control_spi/reg_shift_mosi_reg[5]
    SLICE_X10Y147        LUT3 (Prop_lut3_I0_O)        0.325     7.414 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[5]_i_1/O
                         net (fo=1, routed)           0.000     7.414    interface_spi/master_race_spi/reg_mosi/p_1_in[4]
    SLICE_X10Y147        FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.512    97.973    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X10Y147        FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]/C
                         clock pessimism             -0.429    97.544    
                         clock uncertainty           -0.226    97.318    
    SLICE_X10Y147        FDRE (Setup_fdre_C_D)        0.118    97.436    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]
  -------------------------------------------------------------------
                         required time                         97.436    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                 90.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/control_spi/rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/registro_control/state_reg[22]_inv/D
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.674%)  route 0.147ns (41.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.565    -0.547    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X8Y136         FDRE                                         r  interface_spi/master_race_spi/control_spi/rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.164    -0.383 f  interface_spi/master_race_spi/control_spi/rx_reg[6]/Q
                         net (fo=2, routed)           0.147    -0.236    interface_spi/master_race_spi/control_spi/rx[6]
    SLICE_X9Y136         LUT3 (Prop_lut3_I0_O)        0.045    -0.191 r  interface_spi/master_race_spi/control_spi/state[22]_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.191    interface_spi/registro_control/state_reg[22]_inv_1
    SLICE_X9Y136         FDSE                                         r  interface_spi/registro_control/state_reg[22]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.835    -0.317    interface_spi/registro_control/CLK_10MHZ
    SLICE_X9Y136         FDSE                                         r  interface_spi/registro_control/state_reg[22]_inv/C
                         clock pessimism             -0.217    -0.534    
    SLICE_X9Y136         FDSE (Hold_fdse_C_D)         0.107    -0.427    interface_spi/registro_control/state_reg[22]_inv
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/control_spi/rx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/registro_control/state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.885%)  route 0.158ns (43.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.565    -0.547    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X8Y136         FDRE                                         r  interface_spi/master_race_spi/control_spi/rx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  interface_spi/master_race_spi/control_spi/rx_reg[4]/Q
                         net (fo=3, routed)           0.158    -0.225    interface_spi/master_race_spi/control_spi/rx[4]
    SLICE_X9Y136         LUT3 (Prop_lut3_I2_O)        0.045    -0.180 r  interface_spi/master_race_spi/control_spi/state[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    interface_spi/registro_control/state_reg[20]_0
    SLICE_X9Y136         FDRE                                         r  interface_spi/registro_control/state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.835    -0.317    interface_spi/registro_control/CLK_10MHZ
    SLICE_X9Y136         FDRE                                         r  interface_spi/registro_control/state_reg[20]/C
                         clock pessimism             -0.217    -0.534    
    SLICE_X9Y136         FDRE (Hold_fdre_C_D)         0.107    -0.427    interface_spi/registro_control/state_reg[20]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/control_spi/rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/control_spi/rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.566    -0.546    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X8Y137         FDRE                                         r  interface_spi/master_race_spi/control_spi/rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  interface_spi/master_race_spi/control_spi/rx_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.195    interface_spi/master_race_spi/control_spi/rx[0]
    SLICE_X8Y137         LUT5 (Prop_lut5_I1_O)        0.043    -0.152 r  interface_spi/master_race_spi/control_spi/rx[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    interface_spi/master_race_spi/control_spi/rx[1]_i_1_n_0
    SLICE_X8Y137         FDRE                                         r  interface_spi/master_race_spi/control_spi/rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.836    -0.316    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X8Y137         FDRE                                         r  interface_spi/master_race_spi/control_spi/rx_reg[1]/C
                         clock pessimism             -0.230    -0.546    
    SLICE_X8Y137         FDRE (Hold_fdre_C_D)         0.131    -0.415    interface_spi/master_race_spi/control_spi/rx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/clk_divider_spi/clk_fp_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/clk_divider_spi/clk_fp_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.588    -0.524    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X6Y120         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  interface_spi/master_race_spi/clk_divider_spi/clk_fp_reg/Q
                         net (fo=4, routed)           0.175    -0.185    interface_spi/master_race_spi/clk_divider_spi/clk_fp
    SLICE_X6Y120         LUT5 (Prop_lut5_I4_O)        0.045    -0.140 r  interface_spi/master_race_spi/clk_divider_spi/clk_fp_i_1/O
                         net (fo=1, routed)           0.000    -0.140    interface_spi/master_race_spi/clk_divider_spi/clk_fp_i_1_n_0
    SLICE_X6Y120         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.856    -0.295    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X6Y120         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fp_reg/C
                         clock pessimism             -0.229    -0.524    
    SLICE_X6Y120         FDRE (Hold_fdre_C_D)         0.120    -0.404    interface_spi/master_race_spi/clk_divider_spi/clk_fp_reg
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.591    -0.521    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X6Y117         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.164    -0.357 f  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.182    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[0]
    SLICE_X6Y117         LUT2 (Prop_lut2_I0_O)        0.045    -0.137 r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_1[0]
    SLICE_X6Y117         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.859    -0.292    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X6Y117         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/C
                         clock pessimism             -0.229    -0.521    
    SLICE_X6Y117         FDRE (Hold_fdre_C_D)         0.120    -0.401    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pmodALS/module_clk1s/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_clk1s/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.590    -0.522    pmodALS/module_clk1s/CLK_10MHZ
    SLICE_X7Y131         FDRE                                         r  pmodALS/module_clk1s/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pmodALS/module_clk1s/counter_reg[14]/Q
                         net (fo=2, routed)           0.120    -0.261    pmodALS/module_clk1s/counter_reg[14]
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.150 r  pmodALS/module_clk1s/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.150    pmodALS/module_clk1s/counter_reg[12]_i_1_n_5
    SLICE_X7Y131         FDRE                                         r  pmodALS/module_clk1s/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.859    -0.293    pmodALS/module_clk1s/CLK_10MHZ
    SLICE_X7Y131         FDRE                                         r  pmodALS/module_clk1s/counter_reg[14]/C
                         clock pessimism             -0.229    -0.522    
    SLICE_X7Y131         FDRE (Hold_fdre_C_D)         0.105    -0.417    pmodALS/module_clk1s/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pmodALS/module_clk1s/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_clk1s/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.592    -0.520    pmodALS/module_clk1s/CLK_10MHZ
    SLICE_X7Y133         FDRE                                         r  pmodALS/module_clk1s/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  pmodALS/module_clk1s/counter_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.259    pmodALS/module_clk1s/counter_reg[22]
    SLICE_X7Y133         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.148 r  pmodALS/module_clk1s/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.148    pmodALS/module_clk1s/counter_reg[20]_i_1_n_5
    SLICE_X7Y133         FDRE                                         r  pmodALS/module_clk1s/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.860    -0.291    pmodALS/module_clk1s/CLK_10MHZ
    SLICE_X7Y133         FDRE                                         r  pmodALS/module_clk1s/counter_reg[22]/C
                         clock pessimism             -0.229    -0.520    
    SLICE_X7Y133         FDRE (Hold_fdre_C_D)         0.105    -0.415    pmodALS/module_clk1s/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.559    -0.553    seg7_control/CLK_10MHZ
    SLICE_X9Y128         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  seg7_control/digit_timer_reg[10]/Q
                         net (fo=2, routed)           0.120    -0.292    seg7_control/digit_timer_reg[10]
    SLICE_X9Y128         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.181 r  seg7_control/digit_timer_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.181    seg7_control/digit_timer_reg[8]_i_1_n_5
    SLICE_X9Y128         FDRE                                         r  seg7_control/digit_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.828    -0.324    seg7_control/CLK_10MHZ
    SLICE_X9Y128         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
                         clock pessimism             -0.229    -0.553    
    SLICE_X9Y128         FDRE (Hold_fdre_C_D)         0.105    -0.448    seg7_control/digit_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.561    -0.551    seg7_control/CLK_10MHZ
    SLICE_X9Y130         FDRE                                         r  seg7_control/digit_timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  seg7_control/digit_timer_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.290    seg7_control/digit_timer_reg[18]
    SLICE_X9Y130         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.179 r  seg7_control/digit_timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.179    seg7_control/digit_timer_reg[16]_i_1_n_5
    SLICE_X9Y130         FDRE                                         r  seg7_control/digit_timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.322    seg7_control/CLK_10MHZ
    SLICE_X9Y130         FDRE                                         r  seg7_control/digit_timer_reg[18]/C
                         clock pessimism             -0.229    -0.551    
    SLICE_X9Y130         FDRE (Hold_fdre_C_D)         0.105    -0.446    seg7_control/digit_timer_reg[18]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pmodALS/module_clk1s/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_clk1s/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.591    -0.521    pmodALS/module_clk1s/CLK_10MHZ
    SLICE_X7Y132         FDRE                                         r  pmodALS/module_clk1s/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  pmodALS/module_clk1s/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.260    pmodALS/module_clk1s/counter_reg[18]
    SLICE_X7Y132         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.149 r  pmodALS/module_clk1s/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.149    pmodALS/module_clk1s/counter_reg[16]_i_1_n_5
    SLICE_X7Y132         FDRE                                         r  pmodALS/module_clk1s/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.859    -0.292    pmodALS/module_clk1s/CLK_10MHZ
    SLICE_X7Y132         FDRE                                         r  pmodALS/module_clk1s/counter_reg[18]/C
                         clock pessimism             -0.229    -0.521    
    SLICE_X7Y132         FDRE (Hold_fdre_C_D)         0.105    -0.416    pmodALS/module_clk1s/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X0Y120    interface_spi/master_race_spi/clk_divider_spi/counter_reg[17]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X0Y119    interface_spi/master_race_spi/clk_divider_spi/counter_reg[18]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X0Y118    interface_spi/master_race_spi/clk_divider_spi/counter_reg[19]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X0Y115    interface_spi/master_race_spi/clk_divider_spi/counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X0Y120    interface_spi/master_race_spi/clk_divider_spi/counter_reg[20]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X0Y121    interface_spi/master_race_spi/clk_divider_spi/counter_reg[21]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X0Y119    interface_spi/master_race_spi/clk_divider_spi/counter_reg[22]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X0Y120    interface_spi/master_race_spi/clk_divider_spi/counter_reg[23]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X3Y154    interface_spi/memoria_ram/memoria_1/memoria_reg[91][0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X3Y154    interface_spi/memoria_ram/memoria_1/memoria_reg[91][1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X3Y154    interface_spi/memoria_ram/memoria_1/memoria_reg[91][3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X3Y154    interface_spi/memoria_ram/memoria_1/memoria_reg[91][7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y154    interface_spi/memoria_ram/memoria_1/memoria_reg[93][0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X12Y142   interface_spi/memoria_ram/memoria_1/memoria_reg[17][3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X12Y142   interface_spi/memoria_ram/memoria_1/memoria_reg[17][5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y154    interface_spi/memoria_ram/memoria_1/memoria_reg[93][1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y154    interface_spi/memoria_ram/memoria_1/memoria_reg[93][3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y154    interface_spi/memoria_ram/memoria_1/memoria_reg[93][7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y120    interface_spi/master_race_spi/clk_divider_spi/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y119    interface_spi/master_race_spi/clk_divider_spi/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y119    interface_spi/master_race_spi/clk_divider_spi/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y115    interface_spi/master_race_spi/clk_divider_spi/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y115    interface_spi/master_race_spi/clk_divider_spi/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y120    interface_spi/master_race_spi/clk_divider_spi/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y121    interface_spi/master_race_spi/clk_divider_spi/counter_reg[21]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y121    interface_spi/master_race_spi/clk_divider_spi/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y119    interface_spi/master_race_spi/clk_divider_spi/counter_reg[22]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y119    interface_spi/master_race_spi/clk_divider_spi/counter_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK
  To Clock:  clkfbout_WCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       89.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             89.262ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_pmodALS1/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.517ns  (logic 1.945ns (18.493%)  route 8.572ns (81.507%))
  Logic Levels:           6  (LUT2=2 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.491     4.054    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X32Y142        MUXF7 (Prop_muxf7_S_O)       0.296     4.350 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_19/O
                         net (fo=1, routed)           0.000     4.350    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_19_n_0
    SLICE_X32Y142        MUXF8 (Prop_muxf8_I0_O)      0.104     4.454 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_8/O
                         net (fo=1, routed)           1.342     5.796    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_8_n_0
    SLICE_X13Y148        LUT6 (Prop_lut6_I5_O)        0.316     6.112 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[5]_i_3/O
                         net (fo=1, routed)           0.000     6.112    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[5]_i_3_n_0
    SLICE_X13Y148        MUXF7 (Prop_muxf7_I0_O)      0.212     6.324 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_2/O
                         net (fo=2, routed)           1.475     7.799    interface_spi/memoria_ram/memoria_1/hold_ctrl_reg_1
    SLICE_X11Y138        LUT2 (Prop_lut2_I0_O)        0.299     8.098 r  interface_spi/memoria_ram/memoria_1/state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.098    pmodALS/module_pmodALS1/D[1]
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.508    97.969    pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[1]/C
                         clock pessimism             -0.429    97.540    
                         clock uncertainty           -0.211    97.329    
    SLICE_X11Y138        FDRE (Setup_fdre_C_D)        0.031    97.360    pmodALS/module_pmodALS1/state_reg[1]
  -------------------------------------------------------------------
                         required time                         97.360    
                         arrival time                          -8.098    
  -------------------------------------------------------------------
                         slack                                 89.262    

Slack (MET) :             89.433ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_pmodALS1/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.345ns  (logic 1.960ns (18.947%)  route 8.385ns (81.053%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.538     4.101    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X30Y145        MUXF7 (Prop_muxf7_S_O)       0.314     4.415 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_19/O
                         net (fo=1, routed)           0.000     4.415    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_19_n_0
    SLICE_X30Y145        MUXF8 (Prop_muxf8_I0_O)      0.098     4.513 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_8/O
                         net (fo=1, routed)           1.508     6.021    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_8_n_0
    SLICE_X11Y150        LUT6 (Prop_lut6_I5_O)        0.319     6.340 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[4]_i_3/O
                         net (fo=1, routed)           0.000     6.340    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[4]_i_3_n_0
    SLICE_X11Y150        MUXF7 (Prop_muxf7_I0_O)      0.212     6.552 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_2/O
                         net (fo=2, routed)           1.075     7.627    interface_spi/memoria_ram/memoria_1/hold_ctrl_reg_2
    SLICE_X11Y138        LUT3 (Prop_lut3_I0_O)        0.299     7.926 r  interface_spi/memoria_ram/memoria_1/state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.926    pmodALS/module_pmodALS1/D[0]
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.508    97.969    pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[0]/C
                         clock pessimism             -0.429    97.540    
                         clock uncertainty           -0.211    97.329    
    SLICE_X11Y138        FDRE (Setup_fdre_C_D)        0.029    97.358    pmodALS/module_pmodALS1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         97.358    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 89.433    

Slack (MET) :             89.481ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_pmodALS1/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.343ns  (logic 1.973ns (19.076%)  route 8.370ns (80.924%))
  Logic Levels:           6  (LUT2=2 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.680     4.244    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X33Y142        MUXF7 (Prop_muxf7_S_O)       0.296     4.540 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_21/O
                         net (fo=1, routed)           0.000     4.540    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_21_n_0
    SLICE_X33Y142        MUXF8 (Prop_muxf8_I0_O)      0.104     4.644 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_9/O
                         net (fo=1, routed)           1.223     5.867    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_9_n_0
    SLICE_X9Y146         LUT6 (Prop_lut6_I5_O)        0.316     6.183 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[7]_i_4/O
                         net (fo=1, routed)           0.000     6.183    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[7]_i_4_n_0
    SLICE_X9Y146         MUXF7 (Prop_muxf7_I0_O)      0.212     6.395 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_3/O
                         net (fo=2, routed)           1.202     7.597    interface_spi/memoria_ram/memoria_1/hold_ctrl_reg
    SLICE_X11Y138        LUT2 (Prop_lut2_I0_O)        0.327     7.924 r  interface_spi/memoria_ram/memoria_1/state[3]_i_2/O
                         net (fo=1, routed)           0.000     7.924    pmodALS/module_pmodALS1/D[3]
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.508    97.969    pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[3]/C
                         clock pessimism             -0.429    97.540    
                         clock uncertainty           -0.211    97.329    
    SLICE_X11Y138        FDRE (Setup_fdre_C_D)        0.075    97.404    pmodALS/module_pmodALS1/state_reg[3]
  -------------------------------------------------------------------
                         required time                         97.404    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                 89.481    

Slack (MET) :             89.708ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        9.814ns  (logic 1.934ns (19.707%)  route 7.880ns (80.293%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.349     3.912    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X31Y145        MUXF7 (Prop_muxf7_S_O)       0.296     4.208 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_19/O
                         net (fo=1, routed)           0.000     4.208    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_19_n_0
    SLICE_X31Y145        MUXF8 (Prop_muxf8_I0_O)      0.104     4.312 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_8/O
                         net (fo=1, routed)           0.933     5.245    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_8_n_0
    SLICE_X14Y150        LUT6 (Prop_lut6_I5_O)        0.316     5.561 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[2]_i_3/O
                         net (fo=1, routed)           0.000     5.561    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[2]_i_3_n_0
    SLICE_X14Y150        MUXF7 (Prop_muxf7_I0_O)      0.209     5.770 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_2/O
                         net (fo=2, routed)           0.993     6.763    interface_spi/master_race_spi/control_spi/reg_shift_mosi_reg[2]
    SLICE_X9Y143         LUT3 (Prop_lut3_I0_O)        0.291     7.054 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[2]_i_1/O
                         net (fo=1, routed)           0.340     7.395    interface_spi/master_race_spi/reg_mosi/p_1_in[1]
    SLICE_X10Y143        FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.511    97.972    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X10Y143        FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]/C
                         clock pessimism             -0.429    97.543    
                         clock uncertainty           -0.211    97.332    
    SLICE_X10Y143        FDRE (Setup_fdre_C_D)       -0.230    97.102    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]
  -------------------------------------------------------------------
                         required time                         97.102    
                         arrival time                          -7.395    
  -------------------------------------------------------------------
                         slack                                 89.708    

Slack (MET) :             89.771ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.024ns  (logic 1.985ns (19.802%)  route 8.039ns (80.198%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 97.967 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         5.405     4.968    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X10Y145        MUXF7 (Prop_muxf7_S_O)       0.314     5.282 r  interface_spi/memoria_ram/memoria_1/state_reg[4]_i_17/O
                         net (fo=1, routed)           0.000     5.282    interface_spi/memoria_ram/memoria_1/state_reg[4]_i_17_n_0
    SLICE_X10Y145        MUXF8 (Prop_muxf8_I0_O)      0.098     5.380 r  interface_spi/memoria_ram/memoria_1/state_reg[4]_i_7/O
                         net (fo=1, routed)           0.432     5.813    interface_spi/memoria_ram/memoria_1/state_reg[4]_i_7_n_0
    SLICE_X9Y146         LUT6 (Prop_lut6_I3_O)        0.319     6.132 r  interface_spi/memoria_ram/memoria_1/state[4]_i_3/O
                         net (fo=1, routed)           0.000     6.132    interface_spi/memoria_ram/memoria_1/state[4]_i_3_n_0
    SLICE_X9Y146         MUXF7 (Prop_muxf7_I0_O)      0.238     6.370 r  interface_spi/memoria_ram/memoria_1/state_reg[4]_i_2/O
                         net (fo=2, routed)           0.938     7.307    interface_spi/master_race_spi/reg_mosi/dato_ram[0]
    SLICE_X9Y140         LUT5 (Prop_lut5_I1_O)        0.298     7.605 r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi[0]_i_1/O
                         net (fo=1, routed)           0.000     7.605    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi[0]_i_1_n_0
    SLICE_X9Y140         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.506    97.967    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X9Y140         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]/C
                         clock pessimism             -0.411    97.556    
                         clock uncertainty           -0.211    97.345    
    SLICE_X9Y140         FDRE (Setup_fdre_C_D)        0.031    97.376    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]
  -------------------------------------------------------------------
                         required time                         97.376    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 89.771    

Slack (MET) :             89.775ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_pmodALS1/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.048ns  (logic 1.966ns (19.565%)  route 8.082ns (80.435%))
  Logic Levels:           6  (LUT2=2 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.444     4.007    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X31Y142        MUXF7 (Prop_muxf7_S_O)       0.296     4.303 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_19/O
                         net (fo=1, routed)           0.000     4.303    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_19_n_0
    SLICE_X31Y142        MUXF8 (Prop_muxf8_I0_O)      0.104     4.407 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_8/O
                         net (fo=1, routed)           1.151     5.559    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_8_n_0
    SLICE_X10Y149        LUT6 (Prop_lut6_I5_O)        0.316     5.875 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[6]_i_3/O
                         net (fo=1, routed)           0.000     5.875    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[6]_i_3_n_0
    SLICE_X10Y149        MUXF7 (Prop_muxf7_I0_O)      0.209     6.084 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_2/O
                         net (fo=2, routed)           1.222     7.306    interface_spi/memoria_ram/memoria_1/hold_ctrl_reg_0
    SLICE_X11Y138        LUT2 (Prop_lut2_I0_O)        0.323     7.629 r  interface_spi/memoria_ram/memoria_1/state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.629    pmodALS/module_pmodALS1/D[2]
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.508    97.969    pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[2]/C
                         clock pessimism             -0.429    97.540    
                         clock uncertainty           -0.211    97.329    
    SLICE_X11Y138        FDRE (Setup_fdre_C_D)        0.075    97.404    pmodALS/module_pmodALS1/state_reg[2]
  -------------------------------------------------------------------
                         required time                         97.404    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                 89.775    

Slack (MET) :             89.806ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.025ns  (logic 1.960ns (19.551%)  route 8.065ns (80.449%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.538     4.101    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X30Y145        MUXF7 (Prop_muxf7_S_O)       0.314     4.415 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_19/O
                         net (fo=1, routed)           0.000     4.415    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_19_n_0
    SLICE_X30Y145        MUXF8 (Prop_muxf8_I0_O)      0.098     4.513 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_8/O
                         net (fo=1, routed)           1.508     6.021    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_8_n_0
    SLICE_X11Y150        LUT6 (Prop_lut6_I5_O)        0.319     6.340 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[4]_i_3/O
                         net (fo=1, routed)           0.000     6.340    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[4]_i_3_n_0
    SLICE_X11Y150        MUXF7 (Prop_muxf7_I0_O)      0.212     6.552 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_2/O
                         net (fo=2, routed)           0.755     7.307    interface_spi/master_race_spi/control_spi/reg_shift_mosi_reg[4]
    SLICE_X10Y147        LUT3 (Prop_lut3_I0_O)        0.299     7.606 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[4]_i_1/O
                         net (fo=1, routed)           0.000     7.606    interface_spi/master_race_spi/reg_mosi/p_1_in[3]
    SLICE_X10Y147        FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.512    97.973    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X10Y147        FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/C
                         clock pessimism             -0.429    97.544    
                         clock uncertainty           -0.211    97.333    
    SLICE_X10Y147        FDRE (Setup_fdre_C_D)        0.079    97.412    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]
  -------------------------------------------------------------------
                         required time                         97.412    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                 89.806    

Slack (MET) :             89.863ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_pmodALS1/state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        9.961ns  (logic 1.983ns (19.907%)  route 7.978ns (80.093%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 97.970 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         5.103     4.666    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X8Y147         MUXF7 (Prop_muxf7_S_O)       0.314     4.980 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_17/O
                         net (fo=1, routed)           0.000     4.980    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_17_n_0
    SLICE_X8Y147         MUXF8 (Prop_muxf8_I0_O)      0.098     5.078 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_7/O
                         net (fo=1, routed)           0.439     5.518    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_7_n_0
    SLICE_X10Y148        LUT6 (Prop_lut6_I3_O)        0.319     5.837 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[1]_i_3/O
                         net (fo=1, routed)           0.000     5.837    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[1]_i_3_n_0
    SLICE_X10Y148        MUXF7 (Prop_muxf7_I0_O)      0.209     6.046 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_2/O
                         net (fo=2, routed)           1.172     7.217    interface_spi/memoria_ram/memoria_1/hold_ctrl_reg_5
    SLICE_X11Y139        LUT3 (Prop_lut3_I0_O)        0.325     7.542 r  interface_spi/memoria_ram/memoria_1/state[5]_i_1/O
                         net (fo=1, routed)           0.000     7.542    pmodALS/module_pmodALS1/D[5]
    SLICE_X11Y139        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.509    97.970    pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X11Y139        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[5]/C
                         clock pessimism             -0.429    97.541    
                         clock uncertainty           -0.211    97.330    
    SLICE_X11Y139        FDRE (Setup_fdre_C_D)        0.075    97.405    pmodALS/module_pmodALS1/state_reg[5]
  -------------------------------------------------------------------
                         required time                         97.405    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 89.863    

Slack (MET) :             89.885ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_pmodALS1/state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        9.895ns  (logic 1.940ns (19.605%)  route 7.955ns (80.395%))
  Logic Levels:           6  (LUT2=2 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 97.970 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.349     3.912    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X31Y145        MUXF7 (Prop_muxf7_S_O)       0.296     4.208 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_19/O
                         net (fo=1, routed)           0.000     4.208    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_19_n_0
    SLICE_X31Y145        MUXF8 (Prop_muxf8_I0_O)      0.104     4.312 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_8/O
                         net (fo=1, routed)           0.933     5.245    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_8_n_0
    SLICE_X14Y150        LUT6 (Prop_lut6_I5_O)        0.316     5.561 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[2]_i_3/O
                         net (fo=1, routed)           0.000     5.561    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[2]_i_3_n_0
    SLICE_X14Y150        MUXF7 (Prop_muxf7_I0_O)      0.209     5.770 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_2/O
                         net (fo=2, routed)           1.409     7.179    interface_spi/memoria_ram/memoria_1/hold_ctrl_reg_4
    SLICE_X11Y139        LUT2 (Prop_lut2_I0_O)        0.297     7.476 r  interface_spi/memoria_ram/memoria_1/state[6]_i_1/O
                         net (fo=1, routed)           0.000     7.476    pmodALS/module_pmodALS1/D[6]
    SLICE_X11Y139        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.509    97.970    pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X11Y139        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[6]/C
                         clock pessimism             -0.429    97.541    
                         clock uncertainty           -0.211    97.330    
    SLICE_X11Y139        FDRE (Setup_fdre_C_D)        0.031    97.361    pmodALS/module_pmodALS1/state_reg[6]
  -------------------------------------------------------------------
                         required time                         97.361    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                 89.885    

Slack (MET) :             90.038ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        9.833ns  (logic 1.971ns (20.045%)  route 7.862ns (79.955%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.491     4.054    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X32Y142        MUXF7 (Prop_muxf7_S_O)       0.296     4.350 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_19/O
                         net (fo=1, routed)           0.000     4.350    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_19_n_0
    SLICE_X32Y142        MUXF8 (Prop_muxf8_I0_O)      0.104     4.454 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_8/O
                         net (fo=1, routed)           1.342     5.796    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_8_n_0
    SLICE_X13Y148        LUT6 (Prop_lut6_I5_O)        0.316     6.112 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[5]_i_3/O
                         net (fo=1, routed)           0.000     6.112    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[5]_i_3_n_0
    SLICE_X13Y148        MUXF7 (Prop_muxf7_I0_O)      0.212     6.324 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_2/O
                         net (fo=2, routed)           0.765     7.089    interface_spi/master_race_spi/control_spi/reg_shift_mosi_reg[5]
    SLICE_X10Y147        LUT3 (Prop_lut3_I0_O)        0.325     7.414 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[5]_i_1/O
                         net (fo=1, routed)           0.000     7.414    interface_spi/master_race_spi/reg_mosi/p_1_in[4]
    SLICE_X10Y147        FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.512    97.973    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X10Y147        FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]/C
                         clock pessimism             -0.429    97.544    
                         clock uncertainty           -0.211    97.333    
    SLICE_X10Y147        FDRE (Setup_fdre_C_D)        0.118    97.451    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]
  -------------------------------------------------------------------
                         required time                         97.451    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                 90.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/control_spi/rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/registro_control/state_reg[22]_inv/D
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.674%)  route 0.147ns (41.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.565    -0.547    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X8Y136         FDRE                                         r  interface_spi/master_race_spi/control_spi/rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.164    -0.383 f  interface_spi/master_race_spi/control_spi/rx_reg[6]/Q
                         net (fo=2, routed)           0.147    -0.236    interface_spi/master_race_spi/control_spi/rx[6]
    SLICE_X9Y136         LUT3 (Prop_lut3_I0_O)        0.045    -0.191 r  interface_spi/master_race_spi/control_spi/state[22]_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.191    interface_spi/registro_control/state_reg[22]_inv_1
    SLICE_X9Y136         FDSE                                         r  interface_spi/registro_control/state_reg[22]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.835    -0.317    interface_spi/registro_control/CLK_10MHZ
    SLICE_X9Y136         FDSE                                         r  interface_spi/registro_control/state_reg[22]_inv/C
                         clock pessimism             -0.217    -0.534    
    SLICE_X9Y136         FDSE (Hold_fdse_C_D)         0.107    -0.427    interface_spi/registro_control/state_reg[22]_inv
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/control_spi/rx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/registro_control/state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.885%)  route 0.158ns (43.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.565    -0.547    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X8Y136         FDRE                                         r  interface_spi/master_race_spi/control_spi/rx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  interface_spi/master_race_spi/control_spi/rx_reg[4]/Q
                         net (fo=3, routed)           0.158    -0.225    interface_spi/master_race_spi/control_spi/rx[4]
    SLICE_X9Y136         LUT3 (Prop_lut3_I2_O)        0.045    -0.180 r  interface_spi/master_race_spi/control_spi/state[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    interface_spi/registro_control/state_reg[20]_0
    SLICE_X9Y136         FDRE                                         r  interface_spi/registro_control/state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.835    -0.317    interface_spi/registro_control/CLK_10MHZ
    SLICE_X9Y136         FDRE                                         r  interface_spi/registro_control/state_reg[20]/C
                         clock pessimism             -0.217    -0.534    
    SLICE_X9Y136         FDRE (Hold_fdre_C_D)         0.107    -0.427    interface_spi/registro_control/state_reg[20]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/control_spi/rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/control_spi/rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.566    -0.546    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X8Y137         FDRE                                         r  interface_spi/master_race_spi/control_spi/rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  interface_spi/master_race_spi/control_spi/rx_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.195    interface_spi/master_race_spi/control_spi/rx[0]
    SLICE_X8Y137         LUT5 (Prop_lut5_I1_O)        0.043    -0.152 r  interface_spi/master_race_spi/control_spi/rx[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    interface_spi/master_race_spi/control_spi/rx[1]_i_1_n_0
    SLICE_X8Y137         FDRE                                         r  interface_spi/master_race_spi/control_spi/rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.836    -0.316    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X8Y137         FDRE                                         r  interface_spi/master_race_spi/control_spi/rx_reg[1]/C
                         clock pessimism             -0.230    -0.546    
    SLICE_X8Y137         FDRE (Hold_fdre_C_D)         0.131    -0.415    interface_spi/master_race_spi/control_spi/rx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/clk_divider_spi/clk_fp_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/clk_divider_spi/clk_fp_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.588    -0.524    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X6Y120         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  interface_spi/master_race_spi/clk_divider_spi/clk_fp_reg/Q
                         net (fo=4, routed)           0.175    -0.185    interface_spi/master_race_spi/clk_divider_spi/clk_fp
    SLICE_X6Y120         LUT5 (Prop_lut5_I4_O)        0.045    -0.140 r  interface_spi/master_race_spi/clk_divider_spi/clk_fp_i_1/O
                         net (fo=1, routed)           0.000    -0.140    interface_spi/master_race_spi/clk_divider_spi/clk_fp_i_1_n_0
    SLICE_X6Y120         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.856    -0.295    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X6Y120         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fp_reg/C
                         clock pessimism             -0.229    -0.524    
    SLICE_X6Y120         FDRE (Hold_fdre_C_D)         0.120    -0.404    interface_spi/master_race_spi/clk_divider_spi/clk_fp_reg
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.591    -0.521    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X6Y117         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.164    -0.357 f  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.182    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[0]
    SLICE_X6Y117         LUT2 (Prop_lut2_I0_O)        0.045    -0.137 r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_1[0]
    SLICE_X6Y117         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.859    -0.292    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X6Y117         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/C
                         clock pessimism             -0.229    -0.521    
    SLICE_X6Y117         FDRE (Hold_fdre_C_D)         0.120    -0.401    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pmodALS/module_clk1s/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_clk1s/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.590    -0.522    pmodALS/module_clk1s/CLK_10MHZ
    SLICE_X7Y131         FDRE                                         r  pmodALS/module_clk1s/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pmodALS/module_clk1s/counter_reg[14]/Q
                         net (fo=2, routed)           0.120    -0.261    pmodALS/module_clk1s/counter_reg[14]
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.150 r  pmodALS/module_clk1s/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.150    pmodALS/module_clk1s/counter_reg[12]_i_1_n_5
    SLICE_X7Y131         FDRE                                         r  pmodALS/module_clk1s/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.859    -0.293    pmodALS/module_clk1s/CLK_10MHZ
    SLICE_X7Y131         FDRE                                         r  pmodALS/module_clk1s/counter_reg[14]/C
                         clock pessimism             -0.229    -0.522    
    SLICE_X7Y131         FDRE (Hold_fdre_C_D)         0.105    -0.417    pmodALS/module_clk1s/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pmodALS/module_clk1s/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_clk1s/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.592    -0.520    pmodALS/module_clk1s/CLK_10MHZ
    SLICE_X7Y133         FDRE                                         r  pmodALS/module_clk1s/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  pmodALS/module_clk1s/counter_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.259    pmodALS/module_clk1s/counter_reg[22]
    SLICE_X7Y133         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.148 r  pmodALS/module_clk1s/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.148    pmodALS/module_clk1s/counter_reg[20]_i_1_n_5
    SLICE_X7Y133         FDRE                                         r  pmodALS/module_clk1s/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.860    -0.291    pmodALS/module_clk1s/CLK_10MHZ
    SLICE_X7Y133         FDRE                                         r  pmodALS/module_clk1s/counter_reg[22]/C
                         clock pessimism             -0.229    -0.520    
    SLICE_X7Y133         FDRE (Hold_fdre_C_D)         0.105    -0.415    pmodALS/module_clk1s/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.559    -0.553    seg7_control/CLK_10MHZ
    SLICE_X9Y128         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  seg7_control/digit_timer_reg[10]/Q
                         net (fo=2, routed)           0.120    -0.292    seg7_control/digit_timer_reg[10]
    SLICE_X9Y128         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.181 r  seg7_control/digit_timer_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.181    seg7_control/digit_timer_reg[8]_i_1_n_5
    SLICE_X9Y128         FDRE                                         r  seg7_control/digit_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.828    -0.324    seg7_control/CLK_10MHZ
    SLICE_X9Y128         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
                         clock pessimism             -0.229    -0.553    
    SLICE_X9Y128         FDRE (Hold_fdre_C_D)         0.105    -0.448    seg7_control/digit_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.561    -0.551    seg7_control/CLK_10MHZ
    SLICE_X9Y130         FDRE                                         r  seg7_control/digit_timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  seg7_control/digit_timer_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.290    seg7_control/digit_timer_reg[18]
    SLICE_X9Y130         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.179 r  seg7_control/digit_timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.179    seg7_control/digit_timer_reg[16]_i_1_n_5
    SLICE_X9Y130         FDRE                                         r  seg7_control/digit_timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.322    seg7_control/CLK_10MHZ
    SLICE_X9Y130         FDRE                                         r  seg7_control/digit_timer_reg[18]/C
                         clock pessimism             -0.229    -0.551    
    SLICE_X9Y130         FDRE (Hold_fdre_C_D)         0.105    -0.446    seg7_control/digit_timer_reg[18]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pmodALS/module_clk1s/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_clk1s/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.591    -0.521    pmodALS/module_clk1s/CLK_10MHZ
    SLICE_X7Y132         FDRE                                         r  pmodALS/module_clk1s/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  pmodALS/module_clk1s/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.260    pmodALS/module_clk1s/counter_reg[18]
    SLICE_X7Y132         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.149 r  pmodALS/module_clk1s/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.149    pmodALS/module_clk1s/counter_reg[16]_i_1_n_5
    SLICE_X7Y132         FDRE                                         r  pmodALS/module_clk1s/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.859    -0.292    pmodALS/module_clk1s/CLK_10MHZ
    SLICE_X7Y132         FDRE                                         r  pmodALS/module_clk1s/counter_reg[18]/C
                         clock pessimism             -0.229    -0.521    
    SLICE_X7Y132         FDRE (Hold_fdre_C_D)         0.105    -0.416    pmodALS/module_clk1s/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X0Y120    interface_spi/master_race_spi/clk_divider_spi/counter_reg[17]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X0Y119    interface_spi/master_race_spi/clk_divider_spi/counter_reg[18]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X0Y118    interface_spi/master_race_spi/clk_divider_spi/counter_reg[19]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X0Y115    interface_spi/master_race_spi/clk_divider_spi/counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X0Y120    interface_spi/master_race_spi/clk_divider_spi/counter_reg[20]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X0Y121    interface_spi/master_race_spi/clk_divider_spi/counter_reg[21]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X0Y119    interface_spi/master_race_spi/clk_divider_spi/counter_reg[22]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X0Y120    interface_spi/master_race_spi/clk_divider_spi/counter_reg[23]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X3Y154    interface_spi/memoria_ram/memoria_1/memoria_reg[91][0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X3Y154    interface_spi/memoria_ram/memoria_1/memoria_reg[91][1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X3Y154    interface_spi/memoria_ram/memoria_1/memoria_reg[91][3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X3Y154    interface_spi/memoria_ram/memoria_1/memoria_reg[91][7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y154    interface_spi/memoria_ram/memoria_1/memoria_reg[93][0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X12Y142   interface_spi/memoria_ram/memoria_1/memoria_reg[17][3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X12Y142   interface_spi/memoria_ram/memoria_1/memoria_reg[17][5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y154    interface_spi/memoria_ram/memoria_1/memoria_reg[93][1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y154    interface_spi/memoria_ram/memoria_1/memoria_reg[93][3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y154    interface_spi/memoria_ram/memoria_1/memoria_reg[93][7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y120    interface_spi/master_race_spi/clk_divider_spi/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y119    interface_spi/master_race_spi/clk_divider_spi/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y119    interface_spi/master_race_spi/clk_divider_spi/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y115    interface_spi/master_race_spi/clk_divider_spi/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y115    interface_spi/master_race_spi/clk_divider_spi/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y120    interface_spi/master_race_spi/clk_divider_spi/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y121    interface_spi/master_race_spi/clk_divider_spi/counter_reg[21]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y121    interface_spi/master_race_spi/clk_divider_spi/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y119    interface_spi/master_race_spi/clk_divider_spi/counter_reg[22]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X0Y119    interface_spi/master_race_spi/clk_divider_spi/counter_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK_1
  To Clock:  clkfbout_WCLK_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       89.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             89.246ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_pmodALS1/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.517ns  (logic 1.945ns (18.493%)  route 8.572ns (81.507%))
  Logic Levels:           6  (LUT2=2 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.491     4.054    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X32Y142        MUXF7 (Prop_muxf7_S_O)       0.296     4.350 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_19/O
                         net (fo=1, routed)           0.000     4.350    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_19_n_0
    SLICE_X32Y142        MUXF8 (Prop_muxf8_I0_O)      0.104     4.454 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_8/O
                         net (fo=1, routed)           1.342     5.796    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_8_n_0
    SLICE_X13Y148        LUT6 (Prop_lut6_I5_O)        0.316     6.112 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[5]_i_3/O
                         net (fo=1, routed)           0.000     6.112    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[5]_i_3_n_0
    SLICE_X13Y148        MUXF7 (Prop_muxf7_I0_O)      0.212     6.324 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_2/O
                         net (fo=2, routed)           1.475     7.799    interface_spi/memoria_ram/memoria_1/hold_ctrl_reg_1
    SLICE_X11Y138        LUT2 (Prop_lut2_I0_O)        0.299     8.098 r  interface_spi/memoria_ram/memoria_1/state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.098    pmodALS/module_pmodALS1/D[1]
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.508    97.969    pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[1]/C
                         clock pessimism             -0.429    97.540    
                         clock uncertainty           -0.226    97.314    
    SLICE_X11Y138        FDRE (Setup_fdre_C_D)        0.031    97.345    pmodALS/module_pmodALS1/state_reg[1]
  -------------------------------------------------------------------
                         required time                         97.345    
                         arrival time                          -8.098    
  -------------------------------------------------------------------
                         slack                                 89.246    

Slack (MET) :             89.417ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_pmodALS1/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.345ns  (logic 1.960ns (18.947%)  route 8.385ns (81.053%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.538     4.101    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X30Y145        MUXF7 (Prop_muxf7_S_O)       0.314     4.415 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_19/O
                         net (fo=1, routed)           0.000     4.415    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_19_n_0
    SLICE_X30Y145        MUXF8 (Prop_muxf8_I0_O)      0.098     4.513 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_8/O
                         net (fo=1, routed)           1.508     6.021    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_8_n_0
    SLICE_X11Y150        LUT6 (Prop_lut6_I5_O)        0.319     6.340 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[4]_i_3/O
                         net (fo=1, routed)           0.000     6.340    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[4]_i_3_n_0
    SLICE_X11Y150        MUXF7 (Prop_muxf7_I0_O)      0.212     6.552 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_2/O
                         net (fo=2, routed)           1.075     7.627    interface_spi/memoria_ram/memoria_1/hold_ctrl_reg_2
    SLICE_X11Y138        LUT3 (Prop_lut3_I0_O)        0.299     7.926 r  interface_spi/memoria_ram/memoria_1/state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.926    pmodALS/module_pmodALS1/D[0]
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.508    97.969    pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[0]/C
                         clock pessimism             -0.429    97.540    
                         clock uncertainty           -0.226    97.314    
    SLICE_X11Y138        FDRE (Setup_fdre_C_D)        0.029    97.343    pmodALS/module_pmodALS1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         97.343    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 89.417    

Slack (MET) :             89.465ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_pmodALS1/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.343ns  (logic 1.973ns (19.076%)  route 8.370ns (80.924%))
  Logic Levels:           6  (LUT2=2 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.680     4.244    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X33Y142        MUXF7 (Prop_muxf7_S_O)       0.296     4.540 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_21/O
                         net (fo=1, routed)           0.000     4.540    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_21_n_0
    SLICE_X33Y142        MUXF8 (Prop_muxf8_I0_O)      0.104     4.644 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_9/O
                         net (fo=1, routed)           1.223     5.867    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_9_n_0
    SLICE_X9Y146         LUT6 (Prop_lut6_I5_O)        0.316     6.183 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[7]_i_4/O
                         net (fo=1, routed)           0.000     6.183    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[7]_i_4_n_0
    SLICE_X9Y146         MUXF7 (Prop_muxf7_I0_O)      0.212     6.395 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_3/O
                         net (fo=2, routed)           1.202     7.597    interface_spi/memoria_ram/memoria_1/hold_ctrl_reg
    SLICE_X11Y138        LUT2 (Prop_lut2_I0_O)        0.327     7.924 r  interface_spi/memoria_ram/memoria_1/state[3]_i_2/O
                         net (fo=1, routed)           0.000     7.924    pmodALS/module_pmodALS1/D[3]
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.508    97.969    pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[3]/C
                         clock pessimism             -0.429    97.540    
                         clock uncertainty           -0.226    97.314    
    SLICE_X11Y138        FDRE (Setup_fdre_C_D)        0.075    97.389    pmodALS/module_pmodALS1/state_reg[3]
  -------------------------------------------------------------------
                         required time                         97.389    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                 89.465    

Slack (MET) :             89.692ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        9.814ns  (logic 1.934ns (19.707%)  route 7.880ns (80.293%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.349     3.912    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X31Y145        MUXF7 (Prop_muxf7_S_O)       0.296     4.208 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_19/O
                         net (fo=1, routed)           0.000     4.208    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_19_n_0
    SLICE_X31Y145        MUXF8 (Prop_muxf8_I0_O)      0.104     4.312 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_8/O
                         net (fo=1, routed)           0.933     5.245    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_8_n_0
    SLICE_X14Y150        LUT6 (Prop_lut6_I5_O)        0.316     5.561 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[2]_i_3/O
                         net (fo=1, routed)           0.000     5.561    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[2]_i_3_n_0
    SLICE_X14Y150        MUXF7 (Prop_muxf7_I0_O)      0.209     5.770 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_2/O
                         net (fo=2, routed)           0.993     6.763    interface_spi/master_race_spi/control_spi/reg_shift_mosi_reg[2]
    SLICE_X9Y143         LUT3 (Prop_lut3_I0_O)        0.291     7.054 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[2]_i_1/O
                         net (fo=1, routed)           0.340     7.395    interface_spi/master_race_spi/reg_mosi/p_1_in[1]
    SLICE_X10Y143        FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.511    97.972    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X10Y143        FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]/C
                         clock pessimism             -0.429    97.543    
                         clock uncertainty           -0.226    97.317    
    SLICE_X10Y143        FDRE (Setup_fdre_C_D)       -0.230    97.087    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]
  -------------------------------------------------------------------
                         required time                         97.087    
                         arrival time                          -7.395    
  -------------------------------------------------------------------
                         slack                                 89.692    

Slack (MET) :             89.755ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.024ns  (logic 1.985ns (19.802%)  route 8.039ns (80.198%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 97.967 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         5.405     4.968    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X10Y145        MUXF7 (Prop_muxf7_S_O)       0.314     5.282 r  interface_spi/memoria_ram/memoria_1/state_reg[4]_i_17/O
                         net (fo=1, routed)           0.000     5.282    interface_spi/memoria_ram/memoria_1/state_reg[4]_i_17_n_0
    SLICE_X10Y145        MUXF8 (Prop_muxf8_I0_O)      0.098     5.380 r  interface_spi/memoria_ram/memoria_1/state_reg[4]_i_7/O
                         net (fo=1, routed)           0.432     5.813    interface_spi/memoria_ram/memoria_1/state_reg[4]_i_7_n_0
    SLICE_X9Y146         LUT6 (Prop_lut6_I3_O)        0.319     6.132 r  interface_spi/memoria_ram/memoria_1/state[4]_i_3/O
                         net (fo=1, routed)           0.000     6.132    interface_spi/memoria_ram/memoria_1/state[4]_i_3_n_0
    SLICE_X9Y146         MUXF7 (Prop_muxf7_I0_O)      0.238     6.370 r  interface_spi/memoria_ram/memoria_1/state_reg[4]_i_2/O
                         net (fo=2, routed)           0.938     7.307    interface_spi/master_race_spi/reg_mosi/dato_ram[0]
    SLICE_X9Y140         LUT5 (Prop_lut5_I1_O)        0.298     7.605 r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi[0]_i_1/O
                         net (fo=1, routed)           0.000     7.605    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi[0]_i_1_n_0
    SLICE_X9Y140         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.506    97.967    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X9Y140         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]/C
                         clock pessimism             -0.411    97.556    
                         clock uncertainty           -0.226    97.330    
    SLICE_X9Y140         FDRE (Setup_fdre_C_D)        0.031    97.361    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]
  -------------------------------------------------------------------
                         required time                         97.361    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 89.755    

Slack (MET) :             89.760ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_pmodALS1/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.048ns  (logic 1.966ns (19.565%)  route 8.082ns (80.435%))
  Logic Levels:           6  (LUT2=2 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.444     4.007    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X31Y142        MUXF7 (Prop_muxf7_S_O)       0.296     4.303 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_19/O
                         net (fo=1, routed)           0.000     4.303    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_19_n_0
    SLICE_X31Y142        MUXF8 (Prop_muxf8_I0_O)      0.104     4.407 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_8/O
                         net (fo=1, routed)           1.151     5.559    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_8_n_0
    SLICE_X10Y149        LUT6 (Prop_lut6_I5_O)        0.316     5.875 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[6]_i_3/O
                         net (fo=1, routed)           0.000     5.875    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[6]_i_3_n_0
    SLICE_X10Y149        MUXF7 (Prop_muxf7_I0_O)      0.209     6.084 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_2/O
                         net (fo=2, routed)           1.222     7.306    interface_spi/memoria_ram/memoria_1/hold_ctrl_reg_0
    SLICE_X11Y138        LUT2 (Prop_lut2_I0_O)        0.323     7.629 r  interface_spi/memoria_ram/memoria_1/state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.629    pmodALS/module_pmodALS1/D[2]
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.508    97.969    pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[2]/C
                         clock pessimism             -0.429    97.540    
                         clock uncertainty           -0.226    97.314    
    SLICE_X11Y138        FDRE (Setup_fdre_C_D)        0.075    97.389    pmodALS/module_pmodALS1/state_reg[2]
  -------------------------------------------------------------------
                         required time                         97.389    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                 89.760    

Slack (MET) :             89.791ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        10.025ns  (logic 1.960ns (19.551%)  route 8.065ns (80.449%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.538     4.101    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X30Y145        MUXF7 (Prop_muxf7_S_O)       0.314     4.415 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_19/O
                         net (fo=1, routed)           0.000     4.415    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_19_n_0
    SLICE_X30Y145        MUXF8 (Prop_muxf8_I0_O)      0.098     4.513 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_8/O
                         net (fo=1, routed)           1.508     6.021    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_8_n_0
    SLICE_X11Y150        LUT6 (Prop_lut6_I5_O)        0.319     6.340 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[4]_i_3/O
                         net (fo=1, routed)           0.000     6.340    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[4]_i_3_n_0
    SLICE_X11Y150        MUXF7 (Prop_muxf7_I0_O)      0.212     6.552 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_2/O
                         net (fo=2, routed)           0.755     7.307    interface_spi/master_race_spi/control_spi/reg_shift_mosi_reg[4]
    SLICE_X10Y147        LUT3 (Prop_lut3_I0_O)        0.299     7.606 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[4]_i_1/O
                         net (fo=1, routed)           0.000     7.606    interface_spi/master_race_spi/reg_mosi/p_1_in[3]
    SLICE_X10Y147        FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.512    97.973    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X10Y147        FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/C
                         clock pessimism             -0.429    97.544    
                         clock uncertainty           -0.226    97.318    
    SLICE_X10Y147        FDRE (Setup_fdre_C_D)        0.079    97.397    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]
  -------------------------------------------------------------------
                         required time                         97.397    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                 89.791    

Slack (MET) :             89.848ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_pmodALS1/state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        9.961ns  (logic 1.983ns (19.907%)  route 7.978ns (80.093%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 97.970 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         5.103     4.666    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X8Y147         MUXF7 (Prop_muxf7_S_O)       0.314     4.980 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_17/O
                         net (fo=1, routed)           0.000     4.980    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_17_n_0
    SLICE_X8Y147         MUXF8 (Prop_muxf8_I0_O)      0.098     5.078 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_7/O
                         net (fo=1, routed)           0.439     5.518    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_7_n_0
    SLICE_X10Y148        LUT6 (Prop_lut6_I3_O)        0.319     5.837 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[1]_i_3/O
                         net (fo=1, routed)           0.000     5.837    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[1]_i_3_n_0
    SLICE_X10Y148        MUXF7 (Prop_muxf7_I0_O)      0.209     6.046 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_2/O
                         net (fo=2, routed)           1.172     7.217    interface_spi/memoria_ram/memoria_1/hold_ctrl_reg_5
    SLICE_X11Y139        LUT3 (Prop_lut3_I0_O)        0.325     7.542 r  interface_spi/memoria_ram/memoria_1/state[5]_i_1/O
                         net (fo=1, routed)           0.000     7.542    pmodALS/module_pmodALS1/D[5]
    SLICE_X11Y139        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.509    97.970    pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X11Y139        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[5]/C
                         clock pessimism             -0.429    97.541    
                         clock uncertainty           -0.226    97.315    
    SLICE_X11Y139        FDRE (Setup_fdre_C_D)        0.075    97.390    pmodALS/module_pmodALS1/state_reg[5]
  -------------------------------------------------------------------
                         required time                         97.390    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 89.848    

Slack (MET) :             89.869ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_pmodALS1/state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        9.895ns  (logic 1.940ns (19.605%)  route 7.955ns (80.395%))
  Logic Levels:           6  (LUT2=2 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 97.970 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.349     3.912    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X31Y145        MUXF7 (Prop_muxf7_S_O)       0.296     4.208 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_19/O
                         net (fo=1, routed)           0.000     4.208    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_19_n_0
    SLICE_X31Y145        MUXF8 (Prop_muxf8_I0_O)      0.104     4.312 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_8/O
                         net (fo=1, routed)           0.933     5.245    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_8_n_0
    SLICE_X14Y150        LUT6 (Prop_lut6_I5_O)        0.316     5.561 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[2]_i_3/O
                         net (fo=1, routed)           0.000     5.561    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[2]_i_3_n_0
    SLICE_X14Y150        MUXF7 (Prop_muxf7_I0_O)      0.209     5.770 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_2/O
                         net (fo=2, routed)           1.409     7.179    interface_spi/memoria_ram/memoria_1/hold_ctrl_reg_4
    SLICE_X11Y139        LUT2 (Prop_lut2_I0_O)        0.297     7.476 r  interface_spi/memoria_ram/memoria_1/state[6]_i_1/O
                         net (fo=1, routed)           0.000     7.476    pmodALS/module_pmodALS1/D[6]
    SLICE_X11Y139        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.509    97.970    pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X11Y139        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[6]/C
                         clock pessimism             -0.429    97.541    
                         clock uncertainty           -0.226    97.315    
    SLICE_X11Y139        FDRE (Setup_fdre_C_D)        0.031    97.346    pmodALS/module_pmodALS1/state_reg[6]
  -------------------------------------------------------------------
                         required time                         97.346    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                 89.869    

Slack (MET) :             90.022ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        9.833ns  (logic 1.971ns (20.045%)  route 7.862ns (79.955%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.491     4.054    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X32Y142        MUXF7 (Prop_muxf7_S_O)       0.296     4.350 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_19/O
                         net (fo=1, routed)           0.000     4.350    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_19_n_0
    SLICE_X32Y142        MUXF8 (Prop_muxf8_I0_O)      0.104     4.454 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_8/O
                         net (fo=1, routed)           1.342     5.796    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_8_n_0
    SLICE_X13Y148        LUT6 (Prop_lut6_I5_O)        0.316     6.112 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[5]_i_3/O
                         net (fo=1, routed)           0.000     6.112    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[5]_i_3_n_0
    SLICE_X13Y148        MUXF7 (Prop_muxf7_I0_O)      0.212     6.324 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_2/O
                         net (fo=2, routed)           0.765     7.089    interface_spi/master_race_spi/control_spi/reg_shift_mosi_reg[5]
    SLICE_X10Y147        LUT3 (Prop_lut3_I0_O)        0.325     7.414 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[5]_i_1/O
                         net (fo=1, routed)           0.000     7.414    interface_spi/master_race_spi/reg_mosi/p_1_in[4]
    SLICE_X10Y147        FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.512    97.973    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X10Y147        FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]/C
                         clock pessimism             -0.429    97.544    
                         clock uncertainty           -0.226    97.318    
    SLICE_X10Y147        FDRE (Setup_fdre_C_D)        0.118    97.436    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]
  -------------------------------------------------------------------
                         required time                         97.436    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                 90.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/control_spi/rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/registro_control/state_reg[22]_inv/D
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.674%)  route 0.147ns (41.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.565    -0.547    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X8Y136         FDRE                                         r  interface_spi/master_race_spi/control_spi/rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.164    -0.383 f  interface_spi/master_race_spi/control_spi/rx_reg[6]/Q
                         net (fo=2, routed)           0.147    -0.236    interface_spi/master_race_spi/control_spi/rx[6]
    SLICE_X9Y136         LUT3 (Prop_lut3_I0_O)        0.045    -0.191 r  interface_spi/master_race_spi/control_spi/state[22]_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.191    interface_spi/registro_control/state_reg[22]_inv_1
    SLICE_X9Y136         FDSE                                         r  interface_spi/registro_control/state_reg[22]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.835    -0.317    interface_spi/registro_control/CLK_10MHZ
    SLICE_X9Y136         FDSE                                         r  interface_spi/registro_control/state_reg[22]_inv/C
                         clock pessimism             -0.217    -0.534    
                         clock uncertainty            0.226    -0.308    
    SLICE_X9Y136         FDSE (Hold_fdse_C_D)         0.107    -0.201    interface_spi/registro_control/state_reg[22]_inv
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/control_spi/rx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/registro_control/state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.885%)  route 0.158ns (43.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.565    -0.547    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X8Y136         FDRE                                         r  interface_spi/master_race_spi/control_spi/rx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  interface_spi/master_race_spi/control_spi/rx_reg[4]/Q
                         net (fo=3, routed)           0.158    -0.225    interface_spi/master_race_spi/control_spi/rx[4]
    SLICE_X9Y136         LUT3 (Prop_lut3_I2_O)        0.045    -0.180 r  interface_spi/master_race_spi/control_spi/state[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    interface_spi/registro_control/state_reg[20]_0
    SLICE_X9Y136         FDRE                                         r  interface_spi/registro_control/state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.835    -0.317    interface_spi/registro_control/CLK_10MHZ
    SLICE_X9Y136         FDRE                                         r  interface_spi/registro_control/state_reg[20]/C
                         clock pessimism             -0.217    -0.534    
                         clock uncertainty            0.226    -0.308    
    SLICE_X9Y136         FDRE (Hold_fdre_C_D)         0.107    -0.201    interface_spi/registro_control/state_reg[20]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/control_spi/rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/control_spi/rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.566    -0.546    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X8Y137         FDRE                                         r  interface_spi/master_race_spi/control_spi/rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  interface_spi/master_race_spi/control_spi/rx_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.195    interface_spi/master_race_spi/control_spi/rx[0]
    SLICE_X8Y137         LUT5 (Prop_lut5_I1_O)        0.043    -0.152 r  interface_spi/master_race_spi/control_spi/rx[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    interface_spi/master_race_spi/control_spi/rx[1]_i_1_n_0
    SLICE_X8Y137         FDRE                                         r  interface_spi/master_race_spi/control_spi/rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.836    -0.316    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X8Y137         FDRE                                         r  interface_spi/master_race_spi/control_spi/rx_reg[1]/C
                         clock pessimism             -0.230    -0.546    
                         clock uncertainty            0.226    -0.320    
    SLICE_X8Y137         FDRE (Hold_fdre_C_D)         0.131    -0.189    interface_spi/master_race_spi/control_spi/rx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/clk_divider_spi/clk_fp_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/clk_divider_spi/clk_fp_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.588    -0.524    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X6Y120         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  interface_spi/master_race_spi/clk_divider_spi/clk_fp_reg/Q
                         net (fo=4, routed)           0.175    -0.185    interface_spi/master_race_spi/clk_divider_spi/clk_fp
    SLICE_X6Y120         LUT5 (Prop_lut5_I4_O)        0.045    -0.140 r  interface_spi/master_race_spi/clk_divider_spi/clk_fp_i_1/O
                         net (fo=1, routed)           0.000    -0.140    interface_spi/master_race_spi/clk_divider_spi/clk_fp_i_1_n_0
    SLICE_X6Y120         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.856    -0.295    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X6Y120         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fp_reg/C
                         clock pessimism             -0.229    -0.524    
                         clock uncertainty            0.226    -0.298    
    SLICE_X6Y120         FDRE (Hold_fdre_C_D)         0.120    -0.178    interface_spi/master_race_spi/clk_divider_spi/clk_fp_reg
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.591    -0.521    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X6Y117         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.164    -0.357 f  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.182    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[0]
    SLICE_X6Y117         LUT2 (Prop_lut2_I0_O)        0.045    -0.137 r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_1[0]
    SLICE_X6Y117         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.859    -0.292    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X6Y117         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/C
                         clock pessimism             -0.229    -0.521    
                         clock uncertainty            0.226    -0.295    
    SLICE_X6Y117         FDRE (Hold_fdre_C_D)         0.120    -0.175    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 pmodALS/module_clk1s/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_clk1s/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.590    -0.522    pmodALS/module_clk1s/CLK_10MHZ
    SLICE_X7Y131         FDRE                                         r  pmodALS/module_clk1s/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pmodALS/module_clk1s/counter_reg[14]/Q
                         net (fo=2, routed)           0.120    -0.261    pmodALS/module_clk1s/counter_reg[14]
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.150 r  pmodALS/module_clk1s/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.150    pmodALS/module_clk1s/counter_reg[12]_i_1_n_5
    SLICE_X7Y131         FDRE                                         r  pmodALS/module_clk1s/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.859    -0.293    pmodALS/module_clk1s/CLK_10MHZ
    SLICE_X7Y131         FDRE                                         r  pmodALS/module_clk1s/counter_reg[14]/C
                         clock pessimism             -0.229    -0.522    
                         clock uncertainty            0.226    -0.296    
    SLICE_X7Y131         FDRE (Hold_fdre_C_D)         0.105    -0.191    pmodALS/module_clk1s/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 pmodALS/module_clk1s/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_clk1s/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.592    -0.520    pmodALS/module_clk1s/CLK_10MHZ
    SLICE_X7Y133         FDRE                                         r  pmodALS/module_clk1s/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  pmodALS/module_clk1s/counter_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.259    pmodALS/module_clk1s/counter_reg[22]
    SLICE_X7Y133         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.148 r  pmodALS/module_clk1s/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.148    pmodALS/module_clk1s/counter_reg[20]_i_1_n_5
    SLICE_X7Y133         FDRE                                         r  pmodALS/module_clk1s/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.860    -0.291    pmodALS/module_clk1s/CLK_10MHZ
    SLICE_X7Y133         FDRE                                         r  pmodALS/module_clk1s/counter_reg[22]/C
                         clock pessimism             -0.229    -0.520    
                         clock uncertainty            0.226    -0.294    
    SLICE_X7Y133         FDRE (Hold_fdre_C_D)         0.105    -0.189    pmodALS/module_clk1s/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.559    -0.553    seg7_control/CLK_10MHZ
    SLICE_X9Y128         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  seg7_control/digit_timer_reg[10]/Q
                         net (fo=2, routed)           0.120    -0.292    seg7_control/digit_timer_reg[10]
    SLICE_X9Y128         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.181 r  seg7_control/digit_timer_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.181    seg7_control/digit_timer_reg[8]_i_1_n_5
    SLICE_X9Y128         FDRE                                         r  seg7_control/digit_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.828    -0.324    seg7_control/CLK_10MHZ
    SLICE_X9Y128         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
                         clock pessimism             -0.229    -0.553    
                         clock uncertainty            0.226    -0.327    
    SLICE_X9Y128         FDRE (Hold_fdre_C_D)         0.105    -0.222    seg7_control/digit_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.561    -0.551    seg7_control/CLK_10MHZ
    SLICE_X9Y130         FDRE                                         r  seg7_control/digit_timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  seg7_control/digit_timer_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.290    seg7_control/digit_timer_reg[18]
    SLICE_X9Y130         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.179 r  seg7_control/digit_timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.179    seg7_control/digit_timer_reg[16]_i_1_n_5
    SLICE_X9Y130         FDRE                                         r  seg7_control/digit_timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.322    seg7_control/CLK_10MHZ
    SLICE_X9Y130         FDRE                                         r  seg7_control/digit_timer_reg[18]/C
                         clock pessimism             -0.229    -0.551    
                         clock uncertainty            0.226    -0.325    
    SLICE_X9Y130         FDRE (Hold_fdre_C_D)         0.105    -0.220    seg7_control/digit_timer_reg[18]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 pmodALS/module_clk1s/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_clk1s/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.591    -0.521    pmodALS/module_clk1s/CLK_10MHZ
    SLICE_X7Y132         FDRE                                         r  pmodALS/module_clk1s/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  pmodALS/module_clk1s/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.260    pmodALS/module_clk1s/counter_reg[18]
    SLICE_X7Y132         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.149 r  pmodALS/module_clk1s/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.149    pmodALS/module_clk1s/counter_reg[16]_i_1_n_5
    SLICE_X7Y132         FDRE                                         r  pmodALS/module_clk1s/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.859    -0.292    pmodALS/module_clk1s/CLK_10MHZ
    SLICE_X7Y132         FDRE                                         r  pmodALS/module_clk1s/counter_reg[18]/C
                         clock pessimism             -0.229    -0.521    
                         clock uncertainty            0.226    -0.295    
    SLICE_X7Y132         FDRE (Hold_fdre_C_D)         0.105    -0.190    pmodALS/module_clk1s/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.041    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       89.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             89.246ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_pmodALS1/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.517ns  (logic 1.945ns (18.493%)  route 8.572ns (81.507%))
  Logic Levels:           6  (LUT2=2 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.491     4.054    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X32Y142        MUXF7 (Prop_muxf7_S_O)       0.296     4.350 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_19/O
                         net (fo=1, routed)           0.000     4.350    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_19_n_0
    SLICE_X32Y142        MUXF8 (Prop_muxf8_I0_O)      0.104     4.454 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_8/O
                         net (fo=1, routed)           1.342     5.796    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_8_n_0
    SLICE_X13Y148        LUT6 (Prop_lut6_I5_O)        0.316     6.112 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[5]_i_3/O
                         net (fo=1, routed)           0.000     6.112    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[5]_i_3_n_0
    SLICE_X13Y148        MUXF7 (Prop_muxf7_I0_O)      0.212     6.324 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_2/O
                         net (fo=2, routed)           1.475     7.799    interface_spi/memoria_ram/memoria_1/hold_ctrl_reg_1
    SLICE_X11Y138        LUT2 (Prop_lut2_I0_O)        0.299     8.098 r  interface_spi/memoria_ram/memoria_1/state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.098    pmodALS/module_pmodALS1/D[1]
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.508    97.969    pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[1]/C
                         clock pessimism             -0.429    97.540    
                         clock uncertainty           -0.226    97.314    
    SLICE_X11Y138        FDRE (Setup_fdre_C_D)        0.031    97.345    pmodALS/module_pmodALS1/state_reg[1]
  -------------------------------------------------------------------
                         required time                         97.345    
                         arrival time                          -8.098    
  -------------------------------------------------------------------
                         slack                                 89.246    

Slack (MET) :             89.417ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_pmodALS1/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.345ns  (logic 1.960ns (18.947%)  route 8.385ns (81.053%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.538     4.101    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X30Y145        MUXF7 (Prop_muxf7_S_O)       0.314     4.415 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_19/O
                         net (fo=1, routed)           0.000     4.415    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_19_n_0
    SLICE_X30Y145        MUXF8 (Prop_muxf8_I0_O)      0.098     4.513 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_8/O
                         net (fo=1, routed)           1.508     6.021    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_8_n_0
    SLICE_X11Y150        LUT6 (Prop_lut6_I5_O)        0.319     6.340 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[4]_i_3/O
                         net (fo=1, routed)           0.000     6.340    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[4]_i_3_n_0
    SLICE_X11Y150        MUXF7 (Prop_muxf7_I0_O)      0.212     6.552 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_2/O
                         net (fo=2, routed)           1.075     7.627    interface_spi/memoria_ram/memoria_1/hold_ctrl_reg_2
    SLICE_X11Y138        LUT3 (Prop_lut3_I0_O)        0.299     7.926 r  interface_spi/memoria_ram/memoria_1/state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.926    pmodALS/module_pmodALS1/D[0]
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.508    97.969    pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[0]/C
                         clock pessimism             -0.429    97.540    
                         clock uncertainty           -0.226    97.314    
    SLICE_X11Y138        FDRE (Setup_fdre_C_D)        0.029    97.343    pmodALS/module_pmodALS1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         97.343    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 89.417    

Slack (MET) :             89.465ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_pmodALS1/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.343ns  (logic 1.973ns (19.076%)  route 8.370ns (80.924%))
  Logic Levels:           6  (LUT2=2 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.680     4.244    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X33Y142        MUXF7 (Prop_muxf7_S_O)       0.296     4.540 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_21/O
                         net (fo=1, routed)           0.000     4.540    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_21_n_0
    SLICE_X33Y142        MUXF8 (Prop_muxf8_I0_O)      0.104     4.644 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_9/O
                         net (fo=1, routed)           1.223     5.867    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_9_n_0
    SLICE_X9Y146         LUT6 (Prop_lut6_I5_O)        0.316     6.183 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[7]_i_4/O
                         net (fo=1, routed)           0.000     6.183    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[7]_i_4_n_0
    SLICE_X9Y146         MUXF7 (Prop_muxf7_I0_O)      0.212     6.395 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[7]_i_3/O
                         net (fo=2, routed)           1.202     7.597    interface_spi/memoria_ram/memoria_1/hold_ctrl_reg
    SLICE_X11Y138        LUT2 (Prop_lut2_I0_O)        0.327     7.924 r  interface_spi/memoria_ram/memoria_1/state[3]_i_2/O
                         net (fo=1, routed)           0.000     7.924    pmodALS/module_pmodALS1/D[3]
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.508    97.969    pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[3]/C
                         clock pessimism             -0.429    97.540    
                         clock uncertainty           -0.226    97.314    
    SLICE_X11Y138        FDRE (Setup_fdre_C_D)        0.075    97.389    pmodALS/module_pmodALS1/state_reg[3]
  -------------------------------------------------------------------
                         required time                         97.389    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                 89.465    

Slack (MET) :             89.692ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        9.814ns  (logic 1.934ns (19.707%)  route 7.880ns (80.293%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.349     3.912    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X31Y145        MUXF7 (Prop_muxf7_S_O)       0.296     4.208 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_19/O
                         net (fo=1, routed)           0.000     4.208    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_19_n_0
    SLICE_X31Y145        MUXF8 (Prop_muxf8_I0_O)      0.104     4.312 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_8/O
                         net (fo=1, routed)           0.933     5.245    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_8_n_0
    SLICE_X14Y150        LUT6 (Prop_lut6_I5_O)        0.316     5.561 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[2]_i_3/O
                         net (fo=1, routed)           0.000     5.561    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[2]_i_3_n_0
    SLICE_X14Y150        MUXF7 (Prop_muxf7_I0_O)      0.209     5.770 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_2/O
                         net (fo=2, routed)           0.993     6.763    interface_spi/master_race_spi/control_spi/reg_shift_mosi_reg[2]
    SLICE_X9Y143         LUT3 (Prop_lut3_I0_O)        0.291     7.054 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[2]_i_1/O
                         net (fo=1, routed)           0.340     7.395    interface_spi/master_race_spi/reg_mosi/p_1_in[1]
    SLICE_X10Y143        FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.511    97.972    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X10Y143        FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]/C
                         clock pessimism             -0.429    97.543    
                         clock uncertainty           -0.226    97.317    
    SLICE_X10Y143        FDRE (Setup_fdre_C_D)       -0.230    97.087    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[2]
  -------------------------------------------------------------------
                         required time                         97.087    
                         arrival time                          -7.395    
  -------------------------------------------------------------------
                         slack                                 89.692    

Slack (MET) :             89.755ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.024ns  (logic 1.985ns (19.802%)  route 8.039ns (80.198%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 97.967 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         5.405     4.968    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X10Y145        MUXF7 (Prop_muxf7_S_O)       0.314     5.282 r  interface_spi/memoria_ram/memoria_1/state_reg[4]_i_17/O
                         net (fo=1, routed)           0.000     5.282    interface_spi/memoria_ram/memoria_1/state_reg[4]_i_17_n_0
    SLICE_X10Y145        MUXF8 (Prop_muxf8_I0_O)      0.098     5.380 r  interface_spi/memoria_ram/memoria_1/state_reg[4]_i_7/O
                         net (fo=1, routed)           0.432     5.813    interface_spi/memoria_ram/memoria_1/state_reg[4]_i_7_n_0
    SLICE_X9Y146         LUT6 (Prop_lut6_I3_O)        0.319     6.132 r  interface_spi/memoria_ram/memoria_1/state[4]_i_3/O
                         net (fo=1, routed)           0.000     6.132    interface_spi/memoria_ram/memoria_1/state[4]_i_3_n_0
    SLICE_X9Y146         MUXF7 (Prop_muxf7_I0_O)      0.238     6.370 r  interface_spi/memoria_ram/memoria_1/state_reg[4]_i_2/O
                         net (fo=2, routed)           0.938     7.307    interface_spi/master_race_spi/reg_mosi/dato_ram[0]
    SLICE_X9Y140         LUT5 (Prop_lut5_I1_O)        0.298     7.605 r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi[0]_i_1/O
                         net (fo=1, routed)           0.000     7.605    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi[0]_i_1_n_0
    SLICE_X9Y140         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.506    97.967    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X9Y140         FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]/C
                         clock pessimism             -0.411    97.556    
                         clock uncertainty           -0.226    97.330    
    SLICE_X9Y140         FDRE (Setup_fdre_C_D)        0.031    97.361    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[0]
  -------------------------------------------------------------------
                         required time                         97.361    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 89.755    

Slack (MET) :             89.760ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_pmodALS1/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.048ns  (logic 1.966ns (19.565%)  route 8.082ns (80.435%))
  Logic Levels:           6  (LUT2=2 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.444     4.007    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X31Y142        MUXF7 (Prop_muxf7_S_O)       0.296     4.303 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_19/O
                         net (fo=1, routed)           0.000     4.303    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_19_n_0
    SLICE_X31Y142        MUXF8 (Prop_muxf8_I0_O)      0.104     4.407 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_8/O
                         net (fo=1, routed)           1.151     5.559    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_8_n_0
    SLICE_X10Y149        LUT6 (Prop_lut6_I5_O)        0.316     5.875 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[6]_i_3/O
                         net (fo=1, routed)           0.000     5.875    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[6]_i_3_n_0
    SLICE_X10Y149        MUXF7 (Prop_muxf7_I0_O)      0.209     6.084 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[6]_i_2/O
                         net (fo=2, routed)           1.222     7.306    interface_spi/memoria_ram/memoria_1/hold_ctrl_reg_0
    SLICE_X11Y138        LUT2 (Prop_lut2_I0_O)        0.323     7.629 r  interface_spi/memoria_ram/memoria_1/state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.629    pmodALS/module_pmodALS1/D[2]
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.508    97.969    pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X11Y138        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[2]/C
                         clock pessimism             -0.429    97.540    
                         clock uncertainty           -0.226    97.314    
    SLICE_X11Y138        FDRE (Setup_fdre_C_D)        0.075    97.389    pmodALS/module_pmodALS1/state_reg[2]
  -------------------------------------------------------------------
                         required time                         97.389    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                 89.760    

Slack (MET) :             89.791ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.025ns  (logic 1.960ns (19.551%)  route 8.065ns (80.449%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.538     4.101    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X30Y145        MUXF7 (Prop_muxf7_S_O)       0.314     4.415 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_19/O
                         net (fo=1, routed)           0.000     4.415    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_19_n_0
    SLICE_X30Y145        MUXF8 (Prop_muxf8_I0_O)      0.098     4.513 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_8/O
                         net (fo=1, routed)           1.508     6.021    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_8_n_0
    SLICE_X11Y150        LUT6 (Prop_lut6_I5_O)        0.319     6.340 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[4]_i_3/O
                         net (fo=1, routed)           0.000     6.340    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[4]_i_3_n_0
    SLICE_X11Y150        MUXF7 (Prop_muxf7_I0_O)      0.212     6.552 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[4]_i_2/O
                         net (fo=2, routed)           0.755     7.307    interface_spi/master_race_spi/control_spi/reg_shift_mosi_reg[4]
    SLICE_X10Y147        LUT3 (Prop_lut3_I0_O)        0.299     7.606 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[4]_i_1/O
                         net (fo=1, routed)           0.000     7.606    interface_spi/master_race_spi/reg_mosi/p_1_in[3]
    SLICE_X10Y147        FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.512    97.973    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X10Y147        FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/C
                         clock pessimism             -0.429    97.544    
                         clock uncertainty           -0.226    97.318    
    SLICE_X10Y147        FDRE (Setup_fdre_C_D)        0.079    97.397    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]
  -------------------------------------------------------------------
                         required time                         97.397    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                 89.791    

Slack (MET) :             89.848ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_pmodALS1/state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        9.961ns  (logic 1.983ns (19.907%)  route 7.978ns (80.093%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 97.970 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         5.103     4.666    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X8Y147         MUXF7 (Prop_muxf7_S_O)       0.314     4.980 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_17/O
                         net (fo=1, routed)           0.000     4.980    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_17_n_0
    SLICE_X8Y147         MUXF8 (Prop_muxf8_I0_O)      0.098     5.078 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_7/O
                         net (fo=1, routed)           0.439     5.518    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_7_n_0
    SLICE_X10Y148        LUT6 (Prop_lut6_I3_O)        0.319     5.837 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[1]_i_3/O
                         net (fo=1, routed)           0.000     5.837    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[1]_i_3_n_0
    SLICE_X10Y148        MUXF7 (Prop_muxf7_I0_O)      0.209     6.046 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[1]_i_2/O
                         net (fo=2, routed)           1.172     7.217    interface_spi/memoria_ram/memoria_1/hold_ctrl_reg_5
    SLICE_X11Y139        LUT3 (Prop_lut3_I0_O)        0.325     7.542 r  interface_spi/memoria_ram/memoria_1/state[5]_i_1/O
                         net (fo=1, routed)           0.000     7.542    pmodALS/module_pmodALS1/D[5]
    SLICE_X11Y139        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.509    97.970    pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X11Y139        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[5]/C
                         clock pessimism             -0.429    97.541    
                         clock uncertainty           -0.226    97.315    
    SLICE_X11Y139        FDRE (Setup_fdre_C_D)        0.075    97.390    pmodALS/module_pmodALS1/state_reg[5]
  -------------------------------------------------------------------
                         required time                         97.390    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 89.848    

Slack (MET) :             89.869ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_pmodALS1/state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        9.895ns  (logic 1.940ns (19.605%)  route 7.955ns (80.395%))
  Logic Levels:           6  (LUT2=2 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 97.970 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.349     3.912    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X31Y145        MUXF7 (Prop_muxf7_S_O)       0.296     4.208 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_19/O
                         net (fo=1, routed)           0.000     4.208    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_19_n_0
    SLICE_X31Y145        MUXF8 (Prop_muxf8_I0_O)      0.104     4.312 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_8/O
                         net (fo=1, routed)           0.933     5.245    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_8_n_0
    SLICE_X14Y150        LUT6 (Prop_lut6_I5_O)        0.316     5.561 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[2]_i_3/O
                         net (fo=1, routed)           0.000     5.561    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[2]_i_3_n_0
    SLICE_X14Y150        MUXF7 (Prop_muxf7_I0_O)      0.209     5.770 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[2]_i_2/O
                         net (fo=2, routed)           1.409     7.179    interface_spi/memoria_ram/memoria_1/hold_ctrl_reg_4
    SLICE_X11Y139        LUT2 (Prop_lut2_I0_O)        0.297     7.476 r  interface_spi/memoria_ram/memoria_1/state[6]_i_1/O
                         net (fo=1, routed)           0.000     7.476    pmodALS/module_pmodALS1/D[6]
    SLICE_X11Y139        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.509    97.970    pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X11Y139        FDRE                                         r  pmodALS/module_pmodALS1/state_reg[6]/C
                         clock pessimism             -0.429    97.541    
                         clock uncertainty           -0.226    97.315    
    SLICE_X11Y139        FDRE (Setup_fdre_C_D)        0.031    97.346    pmodALS/module_pmodALS1/state_reg[6]
  -------------------------------------------------------------------
                         required time                         97.346    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                 89.869    

Slack (MET) :             90.022ns  (required time - arrival time)
  Source:                 interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        9.833ns  (logic 1.971ns (20.045%)  route 7.862ns (79.955%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.628    -2.419    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X9Y139         FDRE                                         r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.419    -2.000 r  interface_spi/master_race_spi/control_spi/hold_ctrl_reg/Q
                         net (fo=168, routed)         1.264    -0.736    interface_spi/master_race_spi/control_spi/hold_ctrl
    SLICE_X3Y143         LUT2 (Prop_lut2_I0_O)        0.299    -0.437 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[7]_i_31/O
                         net (fo=128, routed)         4.491     4.054    interface_spi/memoria_ram/memoria_1/addr_ram[2]
    SLICE_X32Y142        MUXF7 (Prop_muxf7_S_O)       0.296     4.350 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_19/O
                         net (fo=1, routed)           0.000     4.350    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_19_n_0
    SLICE_X32Y142        MUXF8 (Prop_muxf8_I0_O)      0.104     4.454 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_8/O
                         net (fo=1, routed)           1.342     5.796    interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_8_n_0
    SLICE_X13Y148        LUT6 (Prop_lut6_I5_O)        0.316     6.112 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi[5]_i_3/O
                         net (fo=1, routed)           0.000     6.112    interface_spi/memoria_ram/memoria_1/reg_shift_mosi[5]_i_3_n_0
    SLICE_X13Y148        MUXF7 (Prop_muxf7_I0_O)      0.212     6.324 r  interface_spi/memoria_ram/memoria_1/reg_shift_mosi_reg[5]_i_2/O
                         net (fo=2, routed)           0.765     7.089    interface_spi/master_race_spi/control_spi/reg_shift_mosi_reg[5]
    SLICE_X10Y147        LUT3 (Prop_lut3_I0_O)        0.325     7.414 r  interface_spi/master_race_spi/control_spi/reg_shift_mosi[5]_i_1/O
                         net (fo=1, routed)           0.000     7.414    interface_spi/master_race_spi/reg_mosi/p_1_in[4]
    SLICE_X10Y147        FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        1.512    97.973    interface_spi/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X10Y147        FDRE                                         r  interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]/C
                         clock pessimism             -0.429    97.544    
                         clock uncertainty           -0.226    97.318    
    SLICE_X10Y147        FDRE (Setup_fdre_C_D)        0.118    97.436    interface_spi/master_race_spi/reg_mosi/reg_shift_mosi_reg[5]
  -------------------------------------------------------------------
                         required time                         97.436    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                 90.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/control_spi/rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/registro_control/state_reg[22]_inv/D
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.674%)  route 0.147ns (41.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.565    -0.547    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X8Y136         FDRE                                         r  interface_spi/master_race_spi/control_spi/rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.164    -0.383 f  interface_spi/master_race_spi/control_spi/rx_reg[6]/Q
                         net (fo=2, routed)           0.147    -0.236    interface_spi/master_race_spi/control_spi/rx[6]
    SLICE_X9Y136         LUT3 (Prop_lut3_I0_O)        0.045    -0.191 r  interface_spi/master_race_spi/control_spi/state[22]_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.191    interface_spi/registro_control/state_reg[22]_inv_1
    SLICE_X9Y136         FDSE                                         r  interface_spi/registro_control/state_reg[22]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.835    -0.317    interface_spi/registro_control/CLK_10MHZ
    SLICE_X9Y136         FDSE                                         r  interface_spi/registro_control/state_reg[22]_inv/C
                         clock pessimism             -0.217    -0.534    
                         clock uncertainty            0.226    -0.308    
    SLICE_X9Y136         FDSE (Hold_fdse_C_D)         0.107    -0.201    interface_spi/registro_control/state_reg[22]_inv
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/control_spi/rx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/registro_control/state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.885%)  route 0.158ns (43.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.565    -0.547    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X8Y136         FDRE                                         r  interface_spi/master_race_spi/control_spi/rx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  interface_spi/master_race_spi/control_spi/rx_reg[4]/Q
                         net (fo=3, routed)           0.158    -0.225    interface_spi/master_race_spi/control_spi/rx[4]
    SLICE_X9Y136         LUT3 (Prop_lut3_I2_O)        0.045    -0.180 r  interface_spi/master_race_spi/control_spi/state[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    interface_spi/registro_control/state_reg[20]_0
    SLICE_X9Y136         FDRE                                         r  interface_spi/registro_control/state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.835    -0.317    interface_spi/registro_control/CLK_10MHZ
    SLICE_X9Y136         FDRE                                         r  interface_spi/registro_control/state_reg[20]/C
                         clock pessimism             -0.217    -0.534    
                         clock uncertainty            0.226    -0.308    
    SLICE_X9Y136         FDRE (Hold_fdre_C_D)         0.107    -0.201    interface_spi/registro_control/state_reg[20]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/control_spi/rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/control_spi/rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.566    -0.546    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X8Y137         FDRE                                         r  interface_spi/master_race_spi/control_spi/rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  interface_spi/master_race_spi/control_spi/rx_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.195    interface_spi/master_race_spi/control_spi/rx[0]
    SLICE_X8Y137         LUT5 (Prop_lut5_I1_O)        0.043    -0.152 r  interface_spi/master_race_spi/control_spi/rx[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    interface_spi/master_race_spi/control_spi/rx[1]_i_1_n_0
    SLICE_X8Y137         FDRE                                         r  interface_spi/master_race_spi/control_spi/rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.836    -0.316    interface_spi/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X8Y137         FDRE                                         r  interface_spi/master_race_spi/control_spi/rx_reg[1]/C
                         clock pessimism             -0.230    -0.546    
                         clock uncertainty            0.226    -0.320    
    SLICE_X8Y137         FDRE (Hold_fdre_C_D)         0.131    -0.189    interface_spi/master_race_spi/control_spi/rx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/clk_divider_spi/clk_fp_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/clk_divider_spi/clk_fp_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.588    -0.524    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X6Y120         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  interface_spi/master_race_spi/clk_divider_spi/clk_fp_reg/Q
                         net (fo=4, routed)           0.175    -0.185    interface_spi/master_race_spi/clk_divider_spi/clk_fp
    SLICE_X6Y120         LUT5 (Prop_lut5_I4_O)        0.045    -0.140 r  interface_spi/master_race_spi/clk_divider_spi/clk_fp_i_1/O
                         net (fo=1, routed)           0.000    -0.140    interface_spi/master_race_spi/clk_divider_spi/clk_fp_i_1_n_0
    SLICE_X6Y120         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.856    -0.295    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X6Y120         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/clk_fp_reg/C
                         clock pessimism             -0.229    -0.524    
                         clock uncertainty            0.226    -0.298    
    SLICE_X6Y120         FDRE (Hold_fdre_C_D)         0.120    -0.178    interface_spi/master_race_spi/clk_divider_spi/clk_fp_reg
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.591    -0.521    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X6Y117         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.164    -0.357 f  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.182    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[0]
    SLICE_X6Y117         LUT2 (Prop_lut2_I0_O)        0.045    -0.137 r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_1[0]
    SLICE_X6Y117         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.859    -0.292    interface_spi/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X6Y117         FDRE                                         r  interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/C
                         clock pessimism             -0.229    -0.521    
                         clock uncertainty            0.226    -0.295    
    SLICE_X6Y117         FDRE (Hold_fdre_C_D)         0.120    -0.175    interface_spi/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 pmodALS/module_clk1s/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_clk1s/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.590    -0.522    pmodALS/module_clk1s/CLK_10MHZ
    SLICE_X7Y131         FDRE                                         r  pmodALS/module_clk1s/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pmodALS/module_clk1s/counter_reg[14]/Q
                         net (fo=2, routed)           0.120    -0.261    pmodALS/module_clk1s/counter_reg[14]
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.150 r  pmodALS/module_clk1s/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.150    pmodALS/module_clk1s/counter_reg[12]_i_1_n_5
    SLICE_X7Y131         FDRE                                         r  pmodALS/module_clk1s/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.859    -0.293    pmodALS/module_clk1s/CLK_10MHZ
    SLICE_X7Y131         FDRE                                         r  pmodALS/module_clk1s/counter_reg[14]/C
                         clock pessimism             -0.229    -0.522    
                         clock uncertainty            0.226    -0.296    
    SLICE_X7Y131         FDRE (Hold_fdre_C_D)         0.105    -0.191    pmodALS/module_clk1s/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 pmodALS/module_clk1s/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_clk1s/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.592    -0.520    pmodALS/module_clk1s/CLK_10MHZ
    SLICE_X7Y133         FDRE                                         r  pmodALS/module_clk1s/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  pmodALS/module_clk1s/counter_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.259    pmodALS/module_clk1s/counter_reg[22]
    SLICE_X7Y133         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.148 r  pmodALS/module_clk1s/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.148    pmodALS/module_clk1s/counter_reg[20]_i_1_n_5
    SLICE_X7Y133         FDRE                                         r  pmodALS/module_clk1s/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.860    -0.291    pmodALS/module_clk1s/CLK_10MHZ
    SLICE_X7Y133         FDRE                                         r  pmodALS/module_clk1s/counter_reg[22]/C
                         clock pessimism             -0.229    -0.520    
                         clock uncertainty            0.226    -0.294    
    SLICE_X7Y133         FDRE (Hold_fdre_C_D)         0.105    -0.189    pmodALS/module_clk1s/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.559    -0.553    seg7_control/CLK_10MHZ
    SLICE_X9Y128         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  seg7_control/digit_timer_reg[10]/Q
                         net (fo=2, routed)           0.120    -0.292    seg7_control/digit_timer_reg[10]
    SLICE_X9Y128         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.181 r  seg7_control/digit_timer_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.181    seg7_control/digit_timer_reg[8]_i_1_n_5
    SLICE_X9Y128         FDRE                                         r  seg7_control/digit_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.828    -0.324    seg7_control/CLK_10MHZ
    SLICE_X9Y128         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
                         clock pessimism             -0.229    -0.553    
                         clock uncertainty            0.226    -0.327    
    SLICE_X9Y128         FDRE (Hold_fdre_C_D)         0.105    -0.222    seg7_control/digit_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.561    -0.551    seg7_control/CLK_10MHZ
    SLICE_X9Y130         FDRE                                         r  seg7_control/digit_timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  seg7_control/digit_timer_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.290    seg7_control/digit_timer_reg[18]
    SLICE_X9Y130         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.179 r  seg7_control/digit_timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.179    seg7_control/digit_timer_reg[16]_i_1_n_5
    SLICE_X9Y130         FDRE                                         r  seg7_control/digit_timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.322    seg7_control/CLK_10MHZ
    SLICE_X9Y130         FDRE                                         r  seg7_control/digit_timer_reg[18]/C
                         clock pessimism             -0.229    -0.551    
                         clock uncertainty            0.226    -0.325    
    SLICE_X9Y130         FDRE (Hold_fdre_C_D)         0.105    -0.220    seg7_control/digit_timer_reg[18]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 pmodALS/module_clk1s/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pmodALS/module_clk1s/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.591    -0.521    pmodALS/module_clk1s/CLK_10MHZ
    SLICE_X7Y132         FDRE                                         r  pmodALS/module_clk1s/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  pmodALS/module_clk1s/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.260    pmodALS/module_clk1s/counter_reg[18]
    SLICE_X7Y132         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.149 r  pmodALS/module_clk1s/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.149    pmodALS/module_clk1s/counter_reg[16]_i_1_n_5
    SLICE_X7Y132         FDRE                                         r  pmodALS/module_clk1s/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=1260, routed)        0.859    -0.292    pmodALS/module_clk1s/CLK_10MHZ
    SLICE_X7Y132         FDRE                                         r  pmodALS/module_clk1s/counter_reg[18]/C
                         clock pessimism             -0.229    -0.521    
                         clock uncertainty            0.226    -0.295    
    SLICE_X7Y132         FDRE (Hold_fdre_C_D)         0.105    -0.190    pmodALS/module_clk1s/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.041    





