Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 23:59:58 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_2/post_synth_timing_summary.rpt
| Design       : td_fused_top_tdf3_accum_2
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.519        0.000                      0                  121        0.258        0.000                      0                  121        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.519        0.000                      0                  121        0.258        0.000                      0                  121        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_01_reg_55_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.479ns  (logic 2.790ns (29.433%)  route 6.689ns (70.567%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.704     0.704    hadd_16ns_16ns_16_2_full_dsp_1_U258/ap_clk
                         FDRE                                         r  hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.393     1.097 f  hadd_16ns_16ns_16_2_full_dsp_1_U258/din0_buf1_reg[1]/Q
                         net (fo=4, unplaced)         0.543     1.640    hadd_16ns_16ns_16_2_full_dsp_1_U258/td_fused_top_ap_hadd_0_full_dsp_16_u/u_FPAddSub/AlignModule/Q[1]
                         LUT4 (Prop_lut4_I1_O)        0.215     1.855 r  hadd_16ns_16ns_16_2_full_dsp_1_U258/td_fused_top_ap_hadd_0_full_dsp_16_u/u_FPAddSub/AlignModule/MaxAB_carry_i_4/O
                         net (fo=1, unplaced)         0.000     1.855    hadd_16ns_16ns_16_2_full_dsp_1_U258/td_fused_top_ap_hadd_0_full_dsp_16_u/u_FPAddSub/AlignModule/MaxAB_carry_i_4_n_2
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.428     2.283 r  hadd_16ns_16ns_16_2_full_dsp_1_U258/td_fused_top_ap_hadd_0_full_dsp_16_u/u_FPAddSub/AlignModule/MaxAB_carry/CO[3]
                         net (fo=1, unplaced)         0.007     2.290    hadd_16ns_16ns_16_2_full_dsp_1_U258/td_fused_top_ap_hadd_0_full_dsp_16_u/u_FPAddSub/AlignModule/MaxAB_carry_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.382 r  hadd_16ns_16ns_16_2_full_dsp_1_U258/td_fused_top_ap_hadd_0_full_dsp_16_u/u_FPAddSub/AlignModule/MaxAB_carry__0/CO[3]
                         net (fo=50, unplaced)        0.766     3.148    hadd_16ns_16ns_16_2_full_dsp_1_U258/u_FPAddSub/MaxAB_1
                         LUT6 (Prop_lut6_I5_O)        0.097     3.245 r  hadd_16ns_16ns_16_2_full_dsp_1_U258/sum_01_reg_55[9]_i_36/O
                         net (fo=1, unplaced)         0.301     3.546    hadd_16ns_16ns_16_2_full_dsp_1_U258/sum_01_reg_55[9]_i_36_n_2
                         LUT3 (Prop_lut3_I2_O)        0.097     3.643 r  hadd_16ns_16ns_16_2_full_dsp_1_U258/sum_01_reg_55[9]_i_33/O
                         net (fo=5, unplaced)         0.329     3.972    hadd_16ns_16ns_16_2_full_dsp_1_U258/sum_01_reg_55[9]_i_33_n_2
                         LUT3 (Prop_lut3_I0_O)        0.102     4.074 f  hadd_16ns_16ns_16_2_full_dsp_1_U258/sum_01_reg_55[9]_i_27/O
                         net (fo=11, unplaced)        0.347     4.421    hadd_16ns_16ns_16_2_full_dsp_1_U258/sum_01_reg_55[9]_i_27_n_2
                         LUT6 (Prop_lut6_I2_O)        0.097     4.518 r  hadd_16ns_16ns_16_2_full_dsp_1_U258/sum_01_reg_55[5]_i_26/O
                         net (fo=2, unplaced)         0.312     4.830    hadd_16ns_16ns_16_2_full_dsp_1_U258/sum_01_reg_55[5]_i_26_n_2
                         LUT6 (Prop_lut6_I4_O)        0.097     4.927 r  hadd_16ns_16ns_16_2_full_dsp_1_U258/sum_01_reg_55[2]_i_9/O
                         net (fo=4, unplaced)         0.325     5.252    hadd_16ns_16ns_16_2_full_dsp_1_U258/sum_01_reg_55[2]_i_9_n_2
                         LUT6 (Prop_lut6_I1_O)        0.097     5.349 r  hadd_16ns_16ns_16_2_full_dsp_1_U258/sum_01_reg_55[2]_i_4/O
                         net (fo=2, unplaced)         0.312     5.661    hadd_16ns_16ns_16_2_full_dsp_1_U258/sum_01_reg_55[2]_i_4_n_2
                         LUT6 (Prop_lut6_I0_O)        0.097     5.758 r  hadd_16ns_16ns_16_2_full_dsp_1_U258/sum_01_reg_55[2]_i_6/O
                         net (fo=1, unplaced)         0.000     5.758    hadd_16ns_16ns_16_2_full_dsp_1_U258/sum_01_reg_55[2]_i_6_n_2
                         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266     6.024 r  hadd_16ns_16ns_16_2_full_dsp_1_U258/sum_01_reg_55_reg[2]_i_2/O[3]
                         net (fo=10, unplaced)        0.743     6.767    td_fused_top_ap_hadd_0_full_dsp_16_u/u_FPAddSub/pipe_5[7]
                         LUT6 (Prop_lut6_I3_O)        0.222     6.989 r  sum_01_reg_55[9]_i_18/O
                         net (fo=1, unplaced)         0.840     7.829    sum_01_reg_55[9]_i_18_n_2
                         LUT6 (Prop_lut6_I3_O)        0.097     7.926 f  sum_01_reg_55[9]_i_5/O
                         net (fo=11, unplaced)        0.331     8.257    sum_01_reg_55[9]_i_5_n_2
                         LUT2 (Prop_lut2_I1_O)        0.097     8.354 r  sum_01_reg_55[8]_i_2/O
                         net (fo=19, unplaced)        0.360     8.714    sum_01_reg_55[8]_i_2_n_2
                         LUT6 (Prop_lut6_I2_O)        0.097     8.811 r  sum_01_reg_55[15]_i_4/O
                         net (fo=1, unplaced)         0.301     9.112    sum_01_reg_55[15]_i_4_n_2
                         LUT5 (Prop_lut5_I0_O)        0.102     9.214 f  sum_01_reg_55[15]_i_2/O
                         net (fo=6, unplaced)         0.872    10.086    hadd_16ns_16ns_16_2_full_dsp_1_U258/sum_01_reg_55_reg[15]
                         LUT6 (Prop_lut6_I0_O)        0.097    10.183 r  hadd_16ns_16ns_16_2_full_dsp_1_U258/sum_01_reg_55[14]_i_1/O
                         net (fo=1, unplaced)         0.000    10.183    hadd_16ns_16ns_16_2_full_dsp_1_U258_n_3
                         FDRE                                         r  sum_01_reg_55_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.669    10.669    ap_clk
                         FDRE                                         r  sum_01_reg_55_reg[14]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_D)        0.069    10.702    sum_01_reg_55_reg[14]
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                  0.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 add_ln57_reg_91_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_1_1_reg_44_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.322%)  route 0.127ns (43.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.411     0.411    ap_clk
                         FDRE                                         r  add_ln57_reg_91_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.575 r  add_ln57_reg_91_reg[0]/Q
                         net (fo=1, unplaced)         0.127     0.702    add_ln57_reg_91[0]
                         FDRE                                         r  i_1_1_reg_44_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76, unset)           0.432     0.432    ap_clk
                         FDRE                                         r  i_1_1_reg_44_reg[0]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.012     0.444    i_1_1_reg_44_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.444    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                accum_in_14_preg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                accum_in_14_preg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                accum_in_14_preg_reg[0]/C



