#include <pch.h>
#include <string>
#include "cpu.h"

/* The Dissassembler will go through the CPU and decode or dissasemble machine code
   It will the take that Machine code and convert it into something more readable
   known as Assembly. For example here we have our cpu decoder which will get called
   at a specified location and it will take whatever machine instruction is at that location
   and convert the machine string into an Assembly One*/


void disassemble_special() {
	switch (cpu::state.code & 0x3f) {
	case 0x00: printf("sll    r%02d, r%02d, #%d\n", cpu::decoder::rd(), cpu::decoder::rt(), cpu::decoder::sa()); break;

	case 0x02: printf("srl    r%02d, r%02d, #%d\n", cpu::decoder::rd(), cpu::decoder::rt(), cpu::decoder::sa()); break;
	case 0x03: printf("sra    r%02d, r%02d, #%d\n", cpu::decoder::rd(), cpu::decoder::rt(), cpu::decoder::sa()); break;
	case 0x04: printf("sllv   r%02d, r%02d, r%02d\n", cpu::decoder::rd(), cpu::decoder::rt(), cpu::decoder::rs()); break;

	case 0x06: printf("srlv   r%02d, r%02d, r%02d\n", cpu::decoder::rd(), cpu::decoder::rt(), cpu::decoder::rs()); break;
	case 0x07: printf("srav   r%02d, r%02d, r%02d\n", cpu::decoder::rd(), cpu::decoder::rt(), cpu::decoder::rs()); break;
	case 0x08: printf("jr     r%02d\n", cpu::decoder::rs()); break;
	case 0x09: printf("jalr   r%02d, r%02d\n", cpu::decoder::rd(), cpu::decoder::rs()); break;

	case 0x0c: printf("syscall\n"); break;
	case 0x0d: printf("break\n"); break;

	case 0x10: printf("mfhi   r%02d\n", cpu::decoder::rs()); break;
	case 0x11: printf("mthi   r%02d\n", cpu::decoder::rs()); break;
	case 0x12: printf("mflo   r%02d\n", cpu::decoder::rs()); break;
	case 0x13: printf("mtlo   r%02d\n", cpu::decoder::rs()); break;

	case 0x18: printf("mult   r%02d, r%02d\n", cpu::decoder::rs(), cpu::decoder::rt()); break;
	case 0x19: printf("multu  r%02d, r%02d\n", cpu::decoder::rs(), cpu::decoder::rt()); break;
	case 0x1a: printf("div    r%02d, r%02d\n", cpu::decoder::rs(), cpu::decoder::rt()); break;
	case 0x1b: printf("divu   r%02d, r%02d\n", cpu::decoder::rs(), cpu::decoder::rt()); break;

	case 0x20: printf("add    r%02d, r%02d, r%02d\n", cpu::decoder::rd(), cpu::decoder::rs(), cpu::decoder::rt()); break;
	case 0x21: printf("addu   r%02d, r%02d, r%02d\n", cpu::decoder::rd(), cpu::decoder::rs(), cpu::decoder::rt()); break;
	case 0x22: printf("sub    r%02d, r%02d, r%02d\n", cpu::decoder::rd(), cpu::decoder::rs(), cpu::decoder::rt()); break;
	case 0x23: printf("subu   r%02d, r%02d, r%02d\n", cpu::decoder::rd(), cpu::decoder::rs(), cpu::decoder::rt()); break;
	case 0x24: printf("and    r%02d, r%02d, r%02d\n", cpu::decoder::rd(), cpu::decoder::rs(), cpu::decoder::rt()); break;
	case 0x25: printf("or     r%02d, r%02d, r%02d\n", cpu::decoder::rd(), cpu::decoder::rs(), cpu::decoder::rt()); break;
	case 0x26: printf("xor    r%02d, r%02d, r%02d\n", cpu::decoder::rd(), cpu::decoder::rs(), cpu::decoder::rt()); break;
	case 0x27: printf("nor    r%02d, r%02d, r%02d\n", cpu::decoder::rd(), cpu::decoder::rs(), cpu::decoder::rt()); break;

	case 0x2a: printf("slt    r%02d, r%02d, r%02d\n", cpu::decoder::rd(), cpu::decoder::rs(), cpu::decoder::rt()); break;
	case 0x2b: printf("sltu   r%02d, r%02d, r%02d\n", cpu::decoder::rd(), cpu::decoder::rs(), cpu::decoder::rt()); break;

	default:
		printf("unknown (0x%08x)\n", cpu::state.code);
		break;
	}
}

void disassemble_reg_imm() {
	auto pc = cpu::state.regs.this_pc;

	switch (cpu::decoder::rt()) {
	case 0x00: printf("bltz   r%02d, #0x%08x\n", cpu::decoder::rs(), pc + 4 + (cpu::decoder::iconst() << 2)); break;
	case 0x01: printf("bgez   r%02d, #0x%08x\n", cpu::decoder::rs(), pc + 4 + (cpu::decoder::iconst() << 2)); break;

	case 0x10: printf("bltzal r%02d, #0x%08x\n", cpu::decoder::rs(), pc + 4 + (cpu::decoder::iconst() << 2)); break;
	case 0x11: printf("bgezal r%02d, #0x%08x\n", cpu::decoder::rs(), pc + 4 + (cpu::decoder::iconst() << 2)); break;

	default:
		printf("unknown (0x%08x)\n", cpu::state.code);
		break;
	}
}

void cpu::disassemble() {
	auto pc = state.regs.this_pc;

	printf("0x%08x | ", pc);

	switch ((cpu::state.code >> 26) & 0x3f) {
	case 0x00: return disassemble_special();
	case 0x01: return disassemble_reg_imm();

	case 0x02: printf("j      0x%08x\n", (pc & ~0x0fffffff) | ((cpu::state.code << 2) & 0x0fffffff)); break;
	case 0x03: printf("jal    0x%08x\n", (pc & ~0x0fffffff) | ((cpu::state.code << 2) & 0x0fffffff)); break;

	case 0x04: printf("beq    r%02d, r%02d, #0x%08x\n", cpu::decoder::rs(), cpu::decoder::rt(), pc + 4 + (cpu::decoder::iconst() << 2)); break;
	case 0x05: printf("bne    r%02d, r%02d, #0x%08x\n", cpu::decoder::rs(), cpu::decoder::rt(), pc + 4 + (cpu::decoder::iconst() << 2)); break;
	case 0x06: printf("blez   r%02d, #0x%08x\n", cpu::decoder::rs(), pc + 4 + (cpu::decoder::iconst() << 2)); break;
	case 0x07: printf("bgtz   r%02d, #0x%08x\n", cpu::decoder::rs(), pc + 4 + (cpu::decoder::iconst() << 2)); break;

	case 0x08: printf("addi   r%02d, r%02d, #0x%08x\n", cpu::decoder::rt(), cpu::decoder::rs(), cpu::decoder::iconst()); break;
	case 0x09: printf("addiu  r%02d, r%02d, #0x%08x\n", cpu::decoder::rt(), cpu::decoder::rs(), cpu::decoder::iconst()); break;
	case 0x0a: printf("slti   r%02d, r%02d, #0x%08x\n", cpu::decoder::rt(), cpu::decoder::rs(), cpu::decoder::iconst()); break;
	case 0x0b: printf("sltiu  r%02d, r%02d, #0x%08x\n", cpu::decoder::rt(), cpu::decoder::rs(), cpu::decoder::iconst()); break;
	case 0x0c: printf("andi   r%02d, r%02d, #0x%04x\n", cpu::decoder::rt(), cpu::decoder::rs(), cpu::decoder::uconst()); break;
	case 0x0d: printf("ori    r%02d, r%02d, #0x%04x\n", cpu::decoder::rt(), cpu::decoder::rs(), cpu::decoder::uconst()); break;
	case 0x0e: printf("xori   r%02d, r%02d, #0x%04x\n", cpu::decoder::rt(), cpu::decoder::rs(), cpu::decoder::uconst()); break;
	case 0x0f: printf("lui    r%02d, #0x%04x\n", cpu::decoder::rt(), cpu::decoder::uconst()); break;

	case 0x10:
	case 0x11:
	case 0x12:
	case 0x13: {
		auto co = (cpu::state.code >> 26) & 3;

		switch (cpu::decoder::rs()) {
		case 0x00: printf("mfc%d   r%02d, r%02d\n", co, cpu::decoder::rt(), cpu::decoder::rd()); break;
		case 0x04: printf("mtc%d   r%02d, r%02d\n", co, cpu::decoder::rt(), cpu::decoder::rd()); break;

		case 0x10:
			switch ((cpu::state.code >> 0) & 0x3f) {
			case 0x10: printf("rfe\n"); break;

			default:
				printf("unknown (0x%08x)\n", cpu::state.code);
				break;
			}
			break;

		default:
			printf("unknown (0x%08x)\n", cpu::state.code);
			break;
		}

		break;
	}

	case 0x20: printf("lb     r%02d, #%08x(r%02d)\n", cpu::decoder::rt(), cpu::decoder::iconst(), cpu::decoder::rs()); break;
	case 0x21: printf("lh     r%02d, #%08x(r%02d)\n", cpu::decoder::rt(), cpu::decoder::iconst(), cpu::decoder::rs()); break;
	case 0x22: printf("lwl    r%02d, #%08x(r%02d)\n", cpu::decoder::rt(), cpu::decoder::iconst(), cpu::decoder::rs()); break;
	case 0x23: printf("lw     r%02d, #%08x(r%02d)\n", cpu::decoder::rt(), cpu::decoder::iconst(), cpu::decoder::rs()); break;
	case 0x24: printf("lbu    r%02d, #%08x(r%02d)\n", cpu::decoder::rt(), cpu::decoder::iconst(), cpu::decoder::rs()); break;
	case 0x25: printf("lhu    r%02d, #%08x(r%02d)\n", cpu::decoder::rt(), cpu::decoder::iconst(), cpu::decoder::rs()); break;
	case 0x26: printf("lwr    r%02d, #%08x(r%02d)\n", cpu::decoder::rt(), cpu::decoder::iconst(), cpu::decoder::rs()); break;

	case 0x28: printf("sb     r%02d, #%08x(r%02d)\n", cpu::decoder::rt(), cpu::decoder::iconst(), cpu::decoder::rs()); break;
	case 0x29: printf("sh     r%02d, #%08x(r%02d)\n", cpu::decoder::rt(), cpu::decoder::iconst(), cpu::decoder::rs()); break;
	case 0x2a: printf("swl    r%02d, #%08x(r%02d)\n", cpu::decoder::rt(), cpu::decoder::iconst(), cpu::decoder::rs()); break;
	case 0x2b: printf("sw     r%02d, #%08x(r%02d)\n", cpu::decoder::rt(), cpu::decoder::iconst(), cpu::decoder::rs()); break;

	case 0x2e: printf("swr    r%02d, #%08x(r%02d)\n", cpu::decoder::rt(), cpu::decoder::iconst(), cpu::decoder::rs()); break;

	default:
		printf("unknown (0x%08x)\n", cpu::state.code);
		break;
	}
}














	










