"C:/Users/Duncan/git/ForthCPU/impl1/tests/alu_tests.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/impl1/source/registers.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/impl1/source/alu.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/impl1/source/forth_cpu.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/impl1/source/instruction_decode.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/impl1/source/register.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/impl1/source/register_file.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/impl1/tests/data_sources_testbench.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/impl1/tests/forth_cpu_testbench.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/impl1/tests/instruction_decoder_testbench.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/impl1/tests/register_file_testbench.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/impl1/tests/register_testbench.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/impl1/tests/regs_testbench.v=work,System Verilog"
