Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu May 28 16:02:30 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   207 |
|    Minimum number of control sets                        |   207 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   102 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   207 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     3 |
| >= 16              |   181 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           16563 |         4227 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              91 |           40 |
| Yes          | No                    | No                     |             439 |          103 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             893 |          291 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                   |                                                                          Enable Signal                                                                         |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1              |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[3][0]                                                                                                            | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/diffMinQ[5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/diffMaxQ[5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/rdDataQ                                                                                                                    |                                                                                                                                                       |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/ppQ[30]_i_1_n_0                                                                                                                          | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/rdDataQ                                                                                                                    | design_1_i/top_0/inst/AxiSupporter1/rdDataQ[15]_i_1_n_0                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/rdDataQ                                                                                                                    | design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_1_n_0                                                                                               |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        |                                                                                                                                                       |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        |                                                                                                                                                       |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_7                                                                                                             |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_20                                                                                                            |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_8                                                                                                             |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_9                                                                                                             |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[2]_1                                                                                                             |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_18                                                                                                            |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_17                                                                                                            |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_16                                                                                                            |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_15                                                                                                            |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_14                                                                                                            |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_13                                                                                                            |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_12                                                                                                            |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_11                                                                                                            |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_10                                                                                                            |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_5                                                                                                             |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_19                                                                                                            |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_21                                                                                                            |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_22                                                                                                            |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_23                                                                                                            |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_24                                                                                                            |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_25                                                                                                            |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_26                                                                                                            |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_27                                                                                                            |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_28                                                                                                            |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_29                                                                                                            |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_30                                                                                                            |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_31                                                                                                            |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_32                                                                                                            |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_33                                                                                                            |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_34                                                                                                            |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_35                                                                                                            |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_6                                                                                                             |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[2][0]                                                                                                            | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/state_reg[2]_0[0]                                                                                                          | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/S_AXI_AWADDR[11][0]                                                                                                        | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/top_0/inst/AxiSupporter1/state_reg[3]_1[0]                                                                                                          | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                       |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                       |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                                       |               10 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                       |               11 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |               15 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |               11 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/rmsAccD                                                                                                                    | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |               28 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/varD                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |               40 |            108 |
|  design_1_i/top_0/inst/virusEnQ[88]              |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ[68]              |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ[86]              |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ[84]              |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ[82]              |                                                                                                                                                                |                                                                                                                                                       |               34 |            128 |
|  design_1_i/top_0/inst/virusEnQ[80]              |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ[78]              |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ[76]              |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ[74]              |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ[72]              |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ[66]              |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ[62]              |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ[64]              |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ[90]              |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ[92]              |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ[94]              |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[0]_rep_n_0   |                                                                                                                                                                |                                                                                                                                                       |               35 |            128 |
|  design_1_i/top_0/inst/virusEnQ[96]              |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ[98]              |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ[100]             |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ[102]             |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ[104]             |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ[106]             |                                                                                                                                                                |                                                                                                                                                       |               34 |            128 |
|  design_1_i/top_0/inst/virusEnQ[108]             |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ[112]             |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ[114]             |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ[118]             |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ[127]             |                                                                                                                                                                |                                                                                                                                                       |               34 |            128 |
|  design_1_i/top_0/inst/virusEnQ[31]              |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ[9]               |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ[5]               |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ[3]               |                                                                                                                                                                |                                                                                                                                                       |               34 |            128 |
|  design_1_i/top_0/inst/virusEnQ[7]               |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ[11]              |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ[13]              |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ[15]              |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ[19]              |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ[17]              |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ[21]              |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ[23]              |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ[25]              |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ[27]              |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ[29]              |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ[70]              |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ[33]              |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ[35]              |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ[37]              |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ[39]              |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ[41]              |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ[43]              |                                                                                                                                                                |                                                                                                                                                       |               35 |            128 |
|  design_1_i/top_0/inst/virusEnQ[45]              |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ[47]              |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ[49]              |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ[51]              |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ[53]              |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ[55]              |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ[57]              |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ[59]              |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[1]_rep_n_0   |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[125]_rep_n_0 |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[126]_rep_n_0 |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[26]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[14]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[18]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[12]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[16]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[28]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[20]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[124]_rep_n_0 |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[22]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[24]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[2]_rep_n_0   |                                                                                                                                                                |                                                                                                                                                       |               35 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[32]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[30]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[38]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[36]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[34]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[120]_rep_n_0 |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[107]_rep_n_0 |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[103]_rep_n_0 |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[113]_rep_n_0 |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[110]_rep_n_0 |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[10]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[109]_rep_n_0 |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[101]_rep_n_0 |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[105]_rep_n_0 |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[42]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[111]_rep_n_0 |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[116]_rep_n_0 |                                                                                                                                                                |                                                                                                                                                       |               34 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[115]_rep_n_0 |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[119]_rep_n_0 |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[117]_rep_n_0 |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[122]_rep_n_0 |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[121]_rep_n_0 |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[123]_rep_n_0 |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[87]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/E[0]                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |               47 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[77]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[75]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[73]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[79]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[83]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[81]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[89]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[6]_rep_n_0   |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[85]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               34 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[91]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[8]_rep_n_0   |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[97]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[95]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[93]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[99]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  | design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep_0[0]                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |               48 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[56]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[40]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[48]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[46]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[44]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[4]_rep_n_0   |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[52]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[50]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               34 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[58]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[71]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[54]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[69]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[67]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[63]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               32 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[60]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[61]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/top_0/inst/virusEnQ_reg[65]_rep_n_0  |                                                                                                                                                                |                                                                                                                                                       |               33 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                |                                                                                                                                                       |               50 |            179 |
|  design_1_i/clk_wiz_0/inst/clk_out1              | design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0                                                                                                                    | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |               76 |            255 |
+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


