Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec  6 17:17:11 2022
| Host         : DESKTOP-89C8E5B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.371     -136.759                    100                 1659        0.163        0.000                      0                 1659        1.525        0.000                       0                   666  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.776}        5.551           180.148         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -3.371     -136.759                    100                 1659        0.163        0.000                      0                 1659        1.525        0.000                       0                   666  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          100  Failing Endpoints,  Worst Slack       -3.371ns,  Total Violation     -136.759ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.525ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.371ns  (required time - arrival time)
  Source:                 datapath_inst/loss_module1/reg6_inst/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Destination:            datapath_inst/loss_module1/reg6_inst/output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.551ns  (clk rise@5.551ns - clk rise@0.000ns)
  Data Path Delay:        8.970ns  (logic 3.770ns (42.028%)  route 5.200ns (57.972%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 10.065 - 5.551 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.753     5.033    datapath_inst/loss_module1/reg6_inst/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  datapath_inst/loss_module1/reg6_inst/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     5.551 r  datapath_inst/loss_module1/reg6_inst/output_reg[2]/Q
                         net (fo=2, routed)           0.818     6.368    datapath_inst/loss_module1/reg6_inst/Q[0]
    SLICE_X7Y43          LUT2 (Prop_lut2_I0_O)        0.124     6.492 r  datapath_inst/loss_module1/reg6_inst/divide_loss_carry_i_2/O
                         net (fo=1, routed)           0.000     6.492    datapath_inst/loss_module1/reg6_inst_n_22
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.890 r  datapath_inst/loss_module1/divide_loss_carry/CO[3]
                         net (fo=1, routed)           0.000     6.890    datapath_inst/loss_module1/divide_loss_carry_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  datapath_inst/loss_module1/divide_loss_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.004    datapath_inst/loss_module1/divide_loss_carry__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.317 r  datapath_inst/loss_module1/divide_loss_carry__1/O[3]
                         net (fo=50, routed)          1.384     8.701    datapath_inst/loss_module1/ROM_inst2/divide_loss[9]
    SLICE_X6Y46          LUT6 (Prop_lut6_I1_O)        0.306     9.007 f  datapath_inst/loss_module1/ROM_inst2/output[0]_i_51/O
                         net (fo=1, routed)           0.733     9.741    datapath_inst/loss_module1/ROM_inst2/output[0]_i_51_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.124     9.865 f  datapath_inst/loss_module1/ROM_inst2/output[0]_i_39/O
                         net (fo=1, routed)           1.008    10.872    datapath_inst/loss_module1/ROM_inst2/output[0]_i_39_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.124    10.996 f  datapath_inst/loss_module1/ROM_inst2/output[0]_i_18/O
                         net (fo=1, routed)           0.000    10.996    datapath_inst/loss_module1/ROM_inst2/output[0]_i_18_n_0
    SLICE_X11Y41         MUXF7 (Prop_muxf7_I1_O)      0.245    11.241 f  datapath_inst/loss_module1/ROM_inst2/output_reg[0]_i_7/O
                         net (fo=1, routed)           0.000    11.241    datapath_inst/loss_module1/ROM_inst2/output_reg[0]_i_7_n_0
    SLICE_X11Y41         MUXF8 (Prop_muxf8_I0_O)      0.104    11.345 f  datapath_inst/loss_module1/ROM_inst2/output_reg[0]_i_3/O
                         net (fo=1, routed)           0.594    11.939    datapath_inst/loss_module1/reg6_inst/output_reg[3]_1
    SLICE_X10Y42         LUT5 (Prop_lut5_I2_O)        0.316    12.255 f  datapath_inst/loss_module1/reg6_inst/output[0]_i_1__1/O
                         net (fo=8, routed)           0.325    12.580    datapath_inst/loss_module1/reg6_inst/SMA_loss[0]
    SLICE_X11Y43         LUT4 (Prop_lut4_I3_O)        0.124    12.704 r  datapath_inst/loss_module1/reg6_inst/multOp__0_carry_i_3__0/O
                         net (fo=1, routed)           0.339    13.043    datapath_inst/loss_module1/reg6_inst_n_49
    SLICE_X8Y43          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.563 r  datapath_inst/loss_module1/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.563    datapath_inst/loss_module1/multOp__0_carry_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.680 r  datapath_inst/loss_module1/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.680    datapath_inst/loss_module1/multOp__0_carry__0_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.003 r  datapath_inst/loss_module1/multOp__0_carry__1/O[1]
                         net (fo=1, routed)           0.000    14.003    datapath_inst/loss_module1/reg6_inst/D[9]
    SLICE_X8Y45          FDRE                                         r  datapath_inst/loss_module1/reg6_inst/output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.551     5.551 r  
    AA9                                               0.000     5.551 r  clk (IN)
                         net (fo=0)                   0.000     5.551    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     6.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.397    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.577    10.065    datapath_inst/loss_module1/reg6_inst/clk_IBUF_BUFG
    SLICE_X8Y45          FDRE                                         r  datapath_inst/loss_module1/reg6_inst/output_reg[11]/C
                         clock pessimism              0.494    10.559    
                         clock uncertainty           -0.035    10.523    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.109    10.632    datapath_inst/loss_module1/reg6_inst/output_reg[11]
  -------------------------------------------------------------------
                         required time                         10.632    
                         arrival time                         -14.003    
  -------------------------------------------------------------------
                         slack                                 -3.371    

Slack (VIOLATED) :        -3.363ns  (required time - arrival time)
  Source:                 datapath_inst/loss_module1/reg6_inst/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Destination:            datapath_inst/loss_module1/reg6_inst/output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.551ns  (clk rise@5.551ns - clk rise@0.000ns)
  Data Path Delay:        8.962ns  (logic 3.762ns (41.976%)  route 5.200ns (58.024%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 10.065 - 5.551 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.753     5.033    datapath_inst/loss_module1/reg6_inst/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  datapath_inst/loss_module1/reg6_inst/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     5.551 r  datapath_inst/loss_module1/reg6_inst/output_reg[2]/Q
                         net (fo=2, routed)           0.818     6.368    datapath_inst/loss_module1/reg6_inst/Q[0]
    SLICE_X7Y43          LUT2 (Prop_lut2_I0_O)        0.124     6.492 r  datapath_inst/loss_module1/reg6_inst/divide_loss_carry_i_2/O
                         net (fo=1, routed)           0.000     6.492    datapath_inst/loss_module1/reg6_inst_n_22
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.890 r  datapath_inst/loss_module1/divide_loss_carry/CO[3]
                         net (fo=1, routed)           0.000     6.890    datapath_inst/loss_module1/divide_loss_carry_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  datapath_inst/loss_module1/divide_loss_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.004    datapath_inst/loss_module1/divide_loss_carry__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.317 r  datapath_inst/loss_module1/divide_loss_carry__1/O[3]
                         net (fo=50, routed)          1.384     8.701    datapath_inst/loss_module1/ROM_inst2/divide_loss[9]
    SLICE_X6Y46          LUT6 (Prop_lut6_I1_O)        0.306     9.007 f  datapath_inst/loss_module1/ROM_inst2/output[0]_i_51/O
                         net (fo=1, routed)           0.733     9.741    datapath_inst/loss_module1/ROM_inst2/output[0]_i_51_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.124     9.865 f  datapath_inst/loss_module1/ROM_inst2/output[0]_i_39/O
                         net (fo=1, routed)           1.008    10.872    datapath_inst/loss_module1/ROM_inst2/output[0]_i_39_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.124    10.996 f  datapath_inst/loss_module1/ROM_inst2/output[0]_i_18/O
                         net (fo=1, routed)           0.000    10.996    datapath_inst/loss_module1/ROM_inst2/output[0]_i_18_n_0
    SLICE_X11Y41         MUXF7 (Prop_muxf7_I1_O)      0.245    11.241 f  datapath_inst/loss_module1/ROM_inst2/output_reg[0]_i_7/O
                         net (fo=1, routed)           0.000    11.241    datapath_inst/loss_module1/ROM_inst2/output_reg[0]_i_7_n_0
    SLICE_X11Y41         MUXF8 (Prop_muxf8_I0_O)      0.104    11.345 f  datapath_inst/loss_module1/ROM_inst2/output_reg[0]_i_3/O
                         net (fo=1, routed)           0.594    11.939    datapath_inst/loss_module1/reg6_inst/output_reg[3]_1
    SLICE_X10Y42         LUT5 (Prop_lut5_I2_O)        0.316    12.255 f  datapath_inst/loss_module1/reg6_inst/output[0]_i_1__1/O
                         net (fo=8, routed)           0.325    12.580    datapath_inst/loss_module1/reg6_inst/SMA_loss[0]
    SLICE_X11Y43         LUT4 (Prop_lut4_I3_O)        0.124    12.704 r  datapath_inst/loss_module1/reg6_inst/multOp__0_carry_i_3__0/O
                         net (fo=1, routed)           0.339    13.043    datapath_inst/loss_module1/reg6_inst_n_49
    SLICE_X8Y43          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.563 r  datapath_inst/loss_module1/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.563    datapath_inst/loss_module1/multOp__0_carry_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.680 r  datapath_inst/loss_module1/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.680    datapath_inst/loss_module1/multOp__0_carry__0_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.995 r  datapath_inst/loss_module1/multOp__0_carry__1/O[3]
                         net (fo=1, routed)           0.000    13.995    datapath_inst/loss_module1/reg6_inst/D[11]
    SLICE_X8Y45          FDRE                                         r  datapath_inst/loss_module1/reg6_inst/output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.551     5.551 r  
    AA9                                               0.000     5.551 r  clk (IN)
                         net (fo=0)                   0.000     5.551    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     6.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.397    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.577    10.065    datapath_inst/loss_module1/reg6_inst/clk_IBUF_BUFG
    SLICE_X8Y45          FDRE                                         r  datapath_inst/loss_module1/reg6_inst/output_reg[13]/C
                         clock pessimism              0.494    10.559    
                         clock uncertainty           -0.035    10.523    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.109    10.632    datapath_inst/loss_module1/reg6_inst/output_reg[13]
  -------------------------------------------------------------------
                         required time                         10.632    
                         arrival time                         -13.995    
  -------------------------------------------------------------------
                         slack                                 -3.363    

Slack (VIOLATED) :        -3.316ns  (required time - arrival time)
  Source:                 datapath_inst/div_block1/reg10_GainOut/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Destination:            datapath_inst/gain_module1/reg3_inst/output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.551ns  (clk rise@5.551ns - clk rise@0.000ns)
  Data Path Delay:        8.870ns  (logic 3.975ns (44.815%)  route 4.895ns (55.185%))
  Logic Levels:           14  (CARRY4=7 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 10.064 - 5.551 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.751     5.031    datapath_inst/div_block1/reg10_GainOut/clk_IBUF_BUFG
    SLICE_X19Y40         FDRE                                         r  datapath_inst/div_block1/reg10_GainOut/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.456     5.487 r  datapath_inst/div_block1/reg10_GainOut/output_reg[0]/Q
                         net (fo=6, routed)           0.663     6.150    datapath_inst/gain_module1/output_reg[1][0]
    SLICE_X16Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.700 r  datapath_inst/gain_module1/divide_gain_carry/CO[3]
                         net (fo=1, routed)           0.000     6.700    datapath_inst/gain_module1/divide_gain_carry_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.817 r  datapath_inst/gain_module1/divide_gain_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.817    datapath_inst/gain_module1/divide_gain_carry__0_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.934 r  datapath_inst/gain_module1/divide_gain_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.934    datapath_inst/gain_module1/divide_gain_carry__1_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.257 r  datapath_inst/gain_module1/divide_gain_carry__2/O[1]
                         net (fo=50, routed)          0.865     8.122    datapath_inst/gain_module1/ROM_inst2/divide_gain[11]
    SLICE_X18Y41         LUT6 (Prop_lut6_I4_O)        0.306     8.428 f  datapath_inst/gain_module1/ROM_inst2/output[6]_i_3/O
                         net (fo=9, routed)           0.899     9.327    datapath_inst/gain_module1/ROM_inst2/output_reg[6]
    SLICE_X15Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.451 f  datapath_inst/gain_module1/ROM_inst2/output[3]_i_11/O
                         net (fo=3, routed)           0.741    10.191    datapath_inst/gain_module1/ROM_inst2/output[3]_i_11_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I3_O)        0.124    10.315 f  datapath_inst/gain_module1/ROM_inst2/output[0]_i_14/O
                         net (fo=1, routed)           0.000    10.315    datapath_inst/gain_module1/ROM_inst2/output[0]_i_14_n_0
    SLICE_X14Y40         MUXF7 (Prop_muxf7_I1_O)      0.247    10.562 f  datapath_inst/gain_module1/ROM_inst2/output_reg[0]_i_5/O
                         net (fo=1, routed)           0.000    10.562    datapath_inst/gain_module1/ROM_inst2/output_reg[0]_i_5_n_0
    SLICE_X14Y40         MUXF8 (Prop_muxf8_I0_O)      0.098    10.660 f  datapath_inst/gain_module1/ROM_inst2/output_reg[0]_i_2/O
                         net (fo=1, routed)           0.575    11.235    datapath_inst/gain_module1/reg3_inst/output_reg[3]_0
    SLICE_X18Y41         LUT5 (Prop_lut5_I0_O)        0.319    11.554 f  datapath_inst/gain_module1/reg3_inst/output[0]_i_1__0/O
                         net (fo=8, routed)           0.337    11.892    datapath_inst/gain_module1/reg3_inst/output_reg[0]
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.016 r  datapath_inst/gain_module1/reg3_inst/multOp__0_carry_i_3/O
                         net (fo=1, routed)           0.815    12.830    datapath_inst/gain_module1/reg3_inst_n_6
    SLICE_X17Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.622    13.452 r  datapath_inst/gain_module1/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.452    datapath_inst/gain_module1/multOp__0_carry_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.566 r  datapath_inst/gain_module1/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.566    datapath_inst/gain_module1/multOp__0_carry__0_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.900 r  datapath_inst/gain_module1/multOp__0_carry__1/O[1]
                         net (fo=1, routed)           0.000    13.900    datapath_inst/gain_module1/reg3_inst/D[9]
    SLICE_X17Y42         FDRE                                         r  datapath_inst/gain_module1/reg3_inst/output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.551     5.551 r  
    AA9                                               0.000     5.551 r  clk (IN)
                         net (fo=0)                   0.000     5.551    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     6.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.397    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.576    10.064    datapath_inst/gain_module1/reg3_inst/clk_IBUF_BUFG
    SLICE_X17Y42         FDRE                                         r  datapath_inst/gain_module1/reg3_inst/output_reg[11]/C
                         clock pessimism              0.494    10.558    
                         clock uncertainty           -0.035    10.522    
    SLICE_X17Y42         FDRE (Setup_fdre_C_D)        0.062    10.584    datapath_inst/gain_module1/reg3_inst/output_reg[11]
  -------------------------------------------------------------------
                         required time                         10.584    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 -3.316    

Slack (VIOLATED) :        -3.295ns  (required time - arrival time)
  Source:                 datapath_inst/div_block1/reg10_GainOut/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Destination:            datapath_inst/gain_module1/reg3_inst/output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.551ns  (clk rise@5.551ns - clk rise@0.000ns)
  Data Path Delay:        8.849ns  (logic 3.954ns (44.684%)  route 4.895ns (55.315%))
  Logic Levels:           14  (CARRY4=7 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 10.064 - 5.551 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.751     5.031    datapath_inst/div_block1/reg10_GainOut/clk_IBUF_BUFG
    SLICE_X19Y40         FDRE                                         r  datapath_inst/div_block1/reg10_GainOut/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.456     5.487 r  datapath_inst/div_block1/reg10_GainOut/output_reg[0]/Q
                         net (fo=6, routed)           0.663     6.150    datapath_inst/gain_module1/output_reg[1][0]
    SLICE_X16Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.700 r  datapath_inst/gain_module1/divide_gain_carry/CO[3]
                         net (fo=1, routed)           0.000     6.700    datapath_inst/gain_module1/divide_gain_carry_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.817 r  datapath_inst/gain_module1/divide_gain_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.817    datapath_inst/gain_module1/divide_gain_carry__0_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.934 r  datapath_inst/gain_module1/divide_gain_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.934    datapath_inst/gain_module1/divide_gain_carry__1_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.257 r  datapath_inst/gain_module1/divide_gain_carry__2/O[1]
                         net (fo=50, routed)          0.865     8.122    datapath_inst/gain_module1/ROM_inst2/divide_gain[11]
    SLICE_X18Y41         LUT6 (Prop_lut6_I4_O)        0.306     8.428 f  datapath_inst/gain_module1/ROM_inst2/output[6]_i_3/O
                         net (fo=9, routed)           0.899     9.327    datapath_inst/gain_module1/ROM_inst2/output_reg[6]
    SLICE_X15Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.451 f  datapath_inst/gain_module1/ROM_inst2/output[3]_i_11/O
                         net (fo=3, routed)           0.741    10.191    datapath_inst/gain_module1/ROM_inst2/output[3]_i_11_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I3_O)        0.124    10.315 f  datapath_inst/gain_module1/ROM_inst2/output[0]_i_14/O
                         net (fo=1, routed)           0.000    10.315    datapath_inst/gain_module1/ROM_inst2/output[0]_i_14_n_0
    SLICE_X14Y40         MUXF7 (Prop_muxf7_I1_O)      0.247    10.562 f  datapath_inst/gain_module1/ROM_inst2/output_reg[0]_i_5/O
                         net (fo=1, routed)           0.000    10.562    datapath_inst/gain_module1/ROM_inst2/output_reg[0]_i_5_n_0
    SLICE_X14Y40         MUXF8 (Prop_muxf8_I0_O)      0.098    10.660 f  datapath_inst/gain_module1/ROM_inst2/output_reg[0]_i_2/O
                         net (fo=1, routed)           0.575    11.235    datapath_inst/gain_module1/reg3_inst/output_reg[3]_0
    SLICE_X18Y41         LUT5 (Prop_lut5_I0_O)        0.319    11.554 f  datapath_inst/gain_module1/reg3_inst/output[0]_i_1__0/O
                         net (fo=8, routed)           0.337    11.892    datapath_inst/gain_module1/reg3_inst/output_reg[0]
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.016 r  datapath_inst/gain_module1/reg3_inst/multOp__0_carry_i_3/O
                         net (fo=1, routed)           0.815    12.830    datapath_inst/gain_module1/reg3_inst_n_6
    SLICE_X17Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.622    13.452 r  datapath_inst/gain_module1/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.452    datapath_inst/gain_module1/multOp__0_carry_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.566 r  datapath_inst/gain_module1/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.566    datapath_inst/gain_module1/multOp__0_carry__0_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.879 r  datapath_inst/gain_module1/multOp__0_carry__1/O[3]
                         net (fo=1, routed)           0.000    13.879    datapath_inst/gain_module1/reg3_inst/D[11]
    SLICE_X17Y42         FDRE                                         r  datapath_inst/gain_module1/reg3_inst/output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.551     5.551 r  
    AA9                                               0.000     5.551 r  clk (IN)
                         net (fo=0)                   0.000     5.551    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     6.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.397    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.576    10.064    datapath_inst/gain_module1/reg3_inst/clk_IBUF_BUFG
    SLICE_X17Y42         FDRE                                         r  datapath_inst/gain_module1/reg3_inst/output_reg[13]/C
                         clock pessimism              0.494    10.558    
                         clock uncertainty           -0.035    10.522    
    SLICE_X17Y42         FDRE (Setup_fdre_C_D)        0.062    10.584    datapath_inst/gain_module1/reg3_inst/output_reg[13]
  -------------------------------------------------------------------
                         required time                         10.584    
                         arrival time                         -13.879    
  -------------------------------------------------------------------
                         slack                                 -3.295    

Slack (VIOLATED) :        -3.287ns  (required time - arrival time)
  Source:                 datapath_inst/loss_module1/reg6_inst/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Destination:            datapath_inst/loss_module1/reg6_inst/output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.551ns  (clk rise@5.551ns - clk rise@0.000ns)
  Data Path Delay:        8.886ns  (logic 3.686ns (41.480%)  route 5.200ns (58.520%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 10.065 - 5.551 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.753     5.033    datapath_inst/loss_module1/reg6_inst/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  datapath_inst/loss_module1/reg6_inst/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     5.551 r  datapath_inst/loss_module1/reg6_inst/output_reg[2]/Q
                         net (fo=2, routed)           0.818     6.368    datapath_inst/loss_module1/reg6_inst/Q[0]
    SLICE_X7Y43          LUT2 (Prop_lut2_I0_O)        0.124     6.492 r  datapath_inst/loss_module1/reg6_inst/divide_loss_carry_i_2/O
                         net (fo=1, routed)           0.000     6.492    datapath_inst/loss_module1/reg6_inst_n_22
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.890 r  datapath_inst/loss_module1/divide_loss_carry/CO[3]
                         net (fo=1, routed)           0.000     6.890    datapath_inst/loss_module1/divide_loss_carry_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  datapath_inst/loss_module1/divide_loss_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.004    datapath_inst/loss_module1/divide_loss_carry__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.317 r  datapath_inst/loss_module1/divide_loss_carry__1/O[3]
                         net (fo=50, routed)          1.384     8.701    datapath_inst/loss_module1/ROM_inst2/divide_loss[9]
    SLICE_X6Y46          LUT6 (Prop_lut6_I1_O)        0.306     9.007 f  datapath_inst/loss_module1/ROM_inst2/output[0]_i_51/O
                         net (fo=1, routed)           0.733     9.741    datapath_inst/loss_module1/ROM_inst2/output[0]_i_51_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.124     9.865 f  datapath_inst/loss_module1/ROM_inst2/output[0]_i_39/O
                         net (fo=1, routed)           1.008    10.872    datapath_inst/loss_module1/ROM_inst2/output[0]_i_39_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.124    10.996 f  datapath_inst/loss_module1/ROM_inst2/output[0]_i_18/O
                         net (fo=1, routed)           0.000    10.996    datapath_inst/loss_module1/ROM_inst2/output[0]_i_18_n_0
    SLICE_X11Y41         MUXF7 (Prop_muxf7_I1_O)      0.245    11.241 f  datapath_inst/loss_module1/ROM_inst2/output_reg[0]_i_7/O
                         net (fo=1, routed)           0.000    11.241    datapath_inst/loss_module1/ROM_inst2/output_reg[0]_i_7_n_0
    SLICE_X11Y41         MUXF8 (Prop_muxf8_I0_O)      0.104    11.345 f  datapath_inst/loss_module1/ROM_inst2/output_reg[0]_i_3/O
                         net (fo=1, routed)           0.594    11.939    datapath_inst/loss_module1/reg6_inst/output_reg[3]_1
    SLICE_X10Y42         LUT5 (Prop_lut5_I2_O)        0.316    12.255 f  datapath_inst/loss_module1/reg6_inst/output[0]_i_1__1/O
                         net (fo=8, routed)           0.325    12.580    datapath_inst/loss_module1/reg6_inst/SMA_loss[0]
    SLICE_X11Y43         LUT4 (Prop_lut4_I3_O)        0.124    12.704 r  datapath_inst/loss_module1/reg6_inst/multOp__0_carry_i_3__0/O
                         net (fo=1, routed)           0.339    13.043    datapath_inst/loss_module1/reg6_inst_n_49
    SLICE_X8Y43          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.563 r  datapath_inst/loss_module1/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.563    datapath_inst/loss_module1/multOp__0_carry_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.680 r  datapath_inst/loss_module1/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.680    datapath_inst/loss_module1/multOp__0_carry__0_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.919 r  datapath_inst/loss_module1/multOp__0_carry__1/O[2]
                         net (fo=1, routed)           0.000    13.919    datapath_inst/loss_module1/reg6_inst/D[10]
    SLICE_X8Y45          FDRE                                         r  datapath_inst/loss_module1/reg6_inst/output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.551     5.551 r  
    AA9                                               0.000     5.551 r  clk (IN)
                         net (fo=0)                   0.000     5.551    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     6.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.397    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.577    10.065    datapath_inst/loss_module1/reg6_inst/clk_IBUF_BUFG
    SLICE_X8Y45          FDRE                                         r  datapath_inst/loss_module1/reg6_inst/output_reg[12]/C
                         clock pessimism              0.494    10.559    
                         clock uncertainty           -0.035    10.523    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.109    10.632    datapath_inst/loss_module1/reg6_inst/output_reg[12]
  -------------------------------------------------------------------
                         required time                         10.632    
                         arrival time                         -13.919    
  -------------------------------------------------------------------
                         slack                                 -3.287    

Slack (VIOLATED) :        -3.267ns  (required time - arrival time)
  Source:                 datapath_inst/loss_module1/reg6_inst/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Destination:            datapath_inst/loss_module1/reg6_inst/output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.551ns  (clk rise@5.551ns - clk rise@0.000ns)
  Data Path Delay:        8.866ns  (logic 3.666ns (41.348%)  route 5.200ns (58.652%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 10.065 - 5.551 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.753     5.033    datapath_inst/loss_module1/reg6_inst/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  datapath_inst/loss_module1/reg6_inst/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     5.551 r  datapath_inst/loss_module1/reg6_inst/output_reg[2]/Q
                         net (fo=2, routed)           0.818     6.368    datapath_inst/loss_module1/reg6_inst/Q[0]
    SLICE_X7Y43          LUT2 (Prop_lut2_I0_O)        0.124     6.492 r  datapath_inst/loss_module1/reg6_inst/divide_loss_carry_i_2/O
                         net (fo=1, routed)           0.000     6.492    datapath_inst/loss_module1/reg6_inst_n_22
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.890 r  datapath_inst/loss_module1/divide_loss_carry/CO[3]
                         net (fo=1, routed)           0.000     6.890    datapath_inst/loss_module1/divide_loss_carry_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  datapath_inst/loss_module1/divide_loss_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.004    datapath_inst/loss_module1/divide_loss_carry__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.317 r  datapath_inst/loss_module1/divide_loss_carry__1/O[3]
                         net (fo=50, routed)          1.384     8.701    datapath_inst/loss_module1/ROM_inst2/divide_loss[9]
    SLICE_X6Y46          LUT6 (Prop_lut6_I1_O)        0.306     9.007 f  datapath_inst/loss_module1/ROM_inst2/output[0]_i_51/O
                         net (fo=1, routed)           0.733     9.741    datapath_inst/loss_module1/ROM_inst2/output[0]_i_51_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.124     9.865 f  datapath_inst/loss_module1/ROM_inst2/output[0]_i_39/O
                         net (fo=1, routed)           1.008    10.872    datapath_inst/loss_module1/ROM_inst2/output[0]_i_39_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.124    10.996 f  datapath_inst/loss_module1/ROM_inst2/output[0]_i_18/O
                         net (fo=1, routed)           0.000    10.996    datapath_inst/loss_module1/ROM_inst2/output[0]_i_18_n_0
    SLICE_X11Y41         MUXF7 (Prop_muxf7_I1_O)      0.245    11.241 f  datapath_inst/loss_module1/ROM_inst2/output_reg[0]_i_7/O
                         net (fo=1, routed)           0.000    11.241    datapath_inst/loss_module1/ROM_inst2/output_reg[0]_i_7_n_0
    SLICE_X11Y41         MUXF8 (Prop_muxf8_I0_O)      0.104    11.345 f  datapath_inst/loss_module1/ROM_inst2/output_reg[0]_i_3/O
                         net (fo=1, routed)           0.594    11.939    datapath_inst/loss_module1/reg6_inst/output_reg[3]_1
    SLICE_X10Y42         LUT5 (Prop_lut5_I2_O)        0.316    12.255 f  datapath_inst/loss_module1/reg6_inst/output[0]_i_1__1/O
                         net (fo=8, routed)           0.325    12.580    datapath_inst/loss_module1/reg6_inst/SMA_loss[0]
    SLICE_X11Y43         LUT4 (Prop_lut4_I3_O)        0.124    12.704 r  datapath_inst/loss_module1/reg6_inst/multOp__0_carry_i_3__0/O
                         net (fo=1, routed)           0.339    13.043    datapath_inst/loss_module1/reg6_inst_n_49
    SLICE_X8Y43          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.563 r  datapath_inst/loss_module1/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.563    datapath_inst/loss_module1/multOp__0_carry_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.680 r  datapath_inst/loss_module1/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.680    datapath_inst/loss_module1/multOp__0_carry__0_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.899 r  datapath_inst/loss_module1/multOp__0_carry__1/O[0]
                         net (fo=1, routed)           0.000    13.899    datapath_inst/loss_module1/reg6_inst/D[8]
    SLICE_X8Y45          FDRE                                         r  datapath_inst/loss_module1/reg6_inst/output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.551     5.551 r  
    AA9                                               0.000     5.551 r  clk (IN)
                         net (fo=0)                   0.000     5.551    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     6.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.397    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.577    10.065    datapath_inst/loss_module1/reg6_inst/clk_IBUF_BUFG
    SLICE_X8Y45          FDRE                                         r  datapath_inst/loss_module1/reg6_inst/output_reg[10]/C
                         clock pessimism              0.494    10.559    
                         clock uncertainty           -0.035    10.523    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.109    10.632    datapath_inst/loss_module1/reg6_inst/output_reg[10]
  -------------------------------------------------------------------
                         required time                         10.632    
                         arrival time                         -13.899    
  -------------------------------------------------------------------
                         slack                                 -3.267    

Slack (VIOLATED) :        -3.254ns  (required time - arrival time)
  Source:                 datapath_inst/loss_module1/reg6_inst/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Destination:            datapath_inst/loss_module1/reg6_inst/output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.551ns  (clk rise@5.551ns - clk rise@0.000ns)
  Data Path Delay:        8.853ns  (logic 3.653ns (41.262%)  route 5.200ns (58.738%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 10.065 - 5.551 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.753     5.033    datapath_inst/loss_module1/reg6_inst/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  datapath_inst/loss_module1/reg6_inst/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     5.551 r  datapath_inst/loss_module1/reg6_inst/output_reg[2]/Q
                         net (fo=2, routed)           0.818     6.368    datapath_inst/loss_module1/reg6_inst/Q[0]
    SLICE_X7Y43          LUT2 (Prop_lut2_I0_O)        0.124     6.492 r  datapath_inst/loss_module1/reg6_inst/divide_loss_carry_i_2/O
                         net (fo=1, routed)           0.000     6.492    datapath_inst/loss_module1/reg6_inst_n_22
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.890 r  datapath_inst/loss_module1/divide_loss_carry/CO[3]
                         net (fo=1, routed)           0.000     6.890    datapath_inst/loss_module1/divide_loss_carry_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  datapath_inst/loss_module1/divide_loss_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.004    datapath_inst/loss_module1/divide_loss_carry__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.317 r  datapath_inst/loss_module1/divide_loss_carry__1/O[3]
                         net (fo=50, routed)          1.384     8.701    datapath_inst/loss_module1/ROM_inst2/divide_loss[9]
    SLICE_X6Y46          LUT6 (Prop_lut6_I1_O)        0.306     9.007 f  datapath_inst/loss_module1/ROM_inst2/output[0]_i_51/O
                         net (fo=1, routed)           0.733     9.741    datapath_inst/loss_module1/ROM_inst2/output[0]_i_51_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.124     9.865 f  datapath_inst/loss_module1/ROM_inst2/output[0]_i_39/O
                         net (fo=1, routed)           1.008    10.872    datapath_inst/loss_module1/ROM_inst2/output[0]_i_39_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.124    10.996 f  datapath_inst/loss_module1/ROM_inst2/output[0]_i_18/O
                         net (fo=1, routed)           0.000    10.996    datapath_inst/loss_module1/ROM_inst2/output[0]_i_18_n_0
    SLICE_X11Y41         MUXF7 (Prop_muxf7_I1_O)      0.245    11.241 f  datapath_inst/loss_module1/ROM_inst2/output_reg[0]_i_7/O
                         net (fo=1, routed)           0.000    11.241    datapath_inst/loss_module1/ROM_inst2/output_reg[0]_i_7_n_0
    SLICE_X11Y41         MUXF8 (Prop_muxf8_I0_O)      0.104    11.345 f  datapath_inst/loss_module1/ROM_inst2/output_reg[0]_i_3/O
                         net (fo=1, routed)           0.594    11.939    datapath_inst/loss_module1/reg6_inst/output_reg[3]_1
    SLICE_X10Y42         LUT5 (Prop_lut5_I2_O)        0.316    12.255 f  datapath_inst/loss_module1/reg6_inst/output[0]_i_1__1/O
                         net (fo=8, routed)           0.325    12.580    datapath_inst/loss_module1/reg6_inst/SMA_loss[0]
    SLICE_X11Y43         LUT4 (Prop_lut4_I3_O)        0.124    12.704 r  datapath_inst/loss_module1/reg6_inst/multOp__0_carry_i_3__0/O
                         net (fo=1, routed)           0.339    13.043    datapath_inst/loss_module1/reg6_inst_n_49
    SLICE_X8Y43          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.563 r  datapath_inst/loss_module1/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.563    datapath_inst/loss_module1/multOp__0_carry_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.886 r  datapath_inst/loss_module1/multOp__0_carry__0/O[1]
                         net (fo=1, routed)           0.000    13.886    datapath_inst/loss_module1/reg6_inst/D[5]
    SLICE_X8Y44          FDRE                                         r  datapath_inst/loss_module1/reg6_inst/output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.551     5.551 r  
    AA9                                               0.000     5.551 r  clk (IN)
                         net (fo=0)                   0.000     5.551    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     6.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.397    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.577    10.065    datapath_inst/loss_module1/reg6_inst/clk_IBUF_BUFG
    SLICE_X8Y44          FDRE                                         r  datapath_inst/loss_module1/reg6_inst/output_reg[7]/C
                         clock pessimism              0.494    10.559    
                         clock uncertainty           -0.035    10.523    
    SLICE_X8Y44          FDRE (Setup_fdre_C_D)        0.109    10.632    datapath_inst/loss_module1/reg6_inst/output_reg[7]
  -------------------------------------------------------------------
                         required time                         10.632    
                         arrival time                         -13.886    
  -------------------------------------------------------------------
                         slack                                 -3.254    

Slack (VIOLATED) :        -3.246ns  (required time - arrival time)
  Source:                 datapath_inst/loss_module1/reg6_inst/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Destination:            datapath_inst/loss_module1/reg6_inst/output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.551ns  (clk rise@5.551ns - clk rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 3.645ns (41.209%)  route 5.200ns (58.791%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 10.065 - 5.551 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.753     5.033    datapath_inst/loss_module1/reg6_inst/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  datapath_inst/loss_module1/reg6_inst/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     5.551 r  datapath_inst/loss_module1/reg6_inst/output_reg[2]/Q
                         net (fo=2, routed)           0.818     6.368    datapath_inst/loss_module1/reg6_inst/Q[0]
    SLICE_X7Y43          LUT2 (Prop_lut2_I0_O)        0.124     6.492 r  datapath_inst/loss_module1/reg6_inst/divide_loss_carry_i_2/O
                         net (fo=1, routed)           0.000     6.492    datapath_inst/loss_module1/reg6_inst_n_22
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.890 r  datapath_inst/loss_module1/divide_loss_carry/CO[3]
                         net (fo=1, routed)           0.000     6.890    datapath_inst/loss_module1/divide_loss_carry_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  datapath_inst/loss_module1/divide_loss_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.004    datapath_inst/loss_module1/divide_loss_carry__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.317 r  datapath_inst/loss_module1/divide_loss_carry__1/O[3]
                         net (fo=50, routed)          1.384     8.701    datapath_inst/loss_module1/ROM_inst2/divide_loss[9]
    SLICE_X6Y46          LUT6 (Prop_lut6_I1_O)        0.306     9.007 f  datapath_inst/loss_module1/ROM_inst2/output[0]_i_51/O
                         net (fo=1, routed)           0.733     9.741    datapath_inst/loss_module1/ROM_inst2/output[0]_i_51_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.124     9.865 f  datapath_inst/loss_module1/ROM_inst2/output[0]_i_39/O
                         net (fo=1, routed)           1.008    10.872    datapath_inst/loss_module1/ROM_inst2/output[0]_i_39_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.124    10.996 f  datapath_inst/loss_module1/ROM_inst2/output[0]_i_18/O
                         net (fo=1, routed)           0.000    10.996    datapath_inst/loss_module1/ROM_inst2/output[0]_i_18_n_0
    SLICE_X11Y41         MUXF7 (Prop_muxf7_I1_O)      0.245    11.241 f  datapath_inst/loss_module1/ROM_inst2/output_reg[0]_i_7/O
                         net (fo=1, routed)           0.000    11.241    datapath_inst/loss_module1/ROM_inst2/output_reg[0]_i_7_n_0
    SLICE_X11Y41         MUXF8 (Prop_muxf8_I0_O)      0.104    11.345 f  datapath_inst/loss_module1/ROM_inst2/output_reg[0]_i_3/O
                         net (fo=1, routed)           0.594    11.939    datapath_inst/loss_module1/reg6_inst/output_reg[3]_1
    SLICE_X10Y42         LUT5 (Prop_lut5_I2_O)        0.316    12.255 f  datapath_inst/loss_module1/reg6_inst/output[0]_i_1__1/O
                         net (fo=8, routed)           0.325    12.580    datapath_inst/loss_module1/reg6_inst/SMA_loss[0]
    SLICE_X11Y43         LUT4 (Prop_lut4_I3_O)        0.124    12.704 r  datapath_inst/loss_module1/reg6_inst/multOp__0_carry_i_3__0/O
                         net (fo=1, routed)           0.339    13.043    datapath_inst/loss_module1/reg6_inst_n_49
    SLICE_X8Y43          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.563 r  datapath_inst/loss_module1/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.563    datapath_inst/loss_module1/multOp__0_carry_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.878 r  datapath_inst/loss_module1/multOp__0_carry__0/O[3]
                         net (fo=1, routed)           0.000    13.878    datapath_inst/loss_module1/reg6_inst/D[7]
    SLICE_X8Y44          FDRE                                         r  datapath_inst/loss_module1/reg6_inst/output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.551     5.551 r  
    AA9                                               0.000     5.551 r  clk (IN)
                         net (fo=0)                   0.000     5.551    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     6.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.397    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.577    10.065    datapath_inst/loss_module1/reg6_inst/clk_IBUF_BUFG
    SLICE_X8Y44          FDRE                                         r  datapath_inst/loss_module1/reg6_inst/output_reg[9]/C
                         clock pessimism              0.494    10.559    
                         clock uncertainty           -0.035    10.523    
    SLICE_X8Y44          FDRE (Setup_fdre_C_D)        0.109    10.632    datapath_inst/loss_module1/reg6_inst/output_reg[9]
  -------------------------------------------------------------------
                         required time                         10.632    
                         arrival time                         -13.878    
  -------------------------------------------------------------------
                         slack                                 -3.246    

Slack (VIOLATED) :        -3.221ns  (required time - arrival time)
  Source:                 datapath_inst/div_block1/reg10_GainOut/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Destination:            datapath_inst/gain_module1/reg3_inst/output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.551ns  (clk rise@5.551ns - clk rise@0.000ns)
  Data Path Delay:        8.775ns  (logic 3.880ns (44.218%)  route 4.895ns (55.782%))
  Logic Levels:           14  (CARRY4=7 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 10.064 - 5.551 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.751     5.031    datapath_inst/div_block1/reg10_GainOut/clk_IBUF_BUFG
    SLICE_X19Y40         FDRE                                         r  datapath_inst/div_block1/reg10_GainOut/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.456     5.487 r  datapath_inst/div_block1/reg10_GainOut/output_reg[0]/Q
                         net (fo=6, routed)           0.663     6.150    datapath_inst/gain_module1/output_reg[1][0]
    SLICE_X16Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.700 r  datapath_inst/gain_module1/divide_gain_carry/CO[3]
                         net (fo=1, routed)           0.000     6.700    datapath_inst/gain_module1/divide_gain_carry_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.817 r  datapath_inst/gain_module1/divide_gain_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.817    datapath_inst/gain_module1/divide_gain_carry__0_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.934 r  datapath_inst/gain_module1/divide_gain_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.934    datapath_inst/gain_module1/divide_gain_carry__1_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.257 r  datapath_inst/gain_module1/divide_gain_carry__2/O[1]
                         net (fo=50, routed)          0.865     8.122    datapath_inst/gain_module1/ROM_inst2/divide_gain[11]
    SLICE_X18Y41         LUT6 (Prop_lut6_I4_O)        0.306     8.428 f  datapath_inst/gain_module1/ROM_inst2/output[6]_i_3/O
                         net (fo=9, routed)           0.899     9.327    datapath_inst/gain_module1/ROM_inst2/output_reg[6]
    SLICE_X15Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.451 f  datapath_inst/gain_module1/ROM_inst2/output[3]_i_11/O
                         net (fo=3, routed)           0.741    10.191    datapath_inst/gain_module1/ROM_inst2/output[3]_i_11_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I3_O)        0.124    10.315 f  datapath_inst/gain_module1/ROM_inst2/output[0]_i_14/O
                         net (fo=1, routed)           0.000    10.315    datapath_inst/gain_module1/ROM_inst2/output[0]_i_14_n_0
    SLICE_X14Y40         MUXF7 (Prop_muxf7_I1_O)      0.247    10.562 f  datapath_inst/gain_module1/ROM_inst2/output_reg[0]_i_5/O
                         net (fo=1, routed)           0.000    10.562    datapath_inst/gain_module1/ROM_inst2/output_reg[0]_i_5_n_0
    SLICE_X14Y40         MUXF8 (Prop_muxf8_I0_O)      0.098    10.660 f  datapath_inst/gain_module1/ROM_inst2/output_reg[0]_i_2/O
                         net (fo=1, routed)           0.575    11.235    datapath_inst/gain_module1/reg3_inst/output_reg[3]_0
    SLICE_X18Y41         LUT5 (Prop_lut5_I0_O)        0.319    11.554 f  datapath_inst/gain_module1/reg3_inst/output[0]_i_1__0/O
                         net (fo=8, routed)           0.337    11.892    datapath_inst/gain_module1/reg3_inst/output_reg[0]
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.016 r  datapath_inst/gain_module1/reg3_inst/multOp__0_carry_i_3/O
                         net (fo=1, routed)           0.815    12.830    datapath_inst/gain_module1/reg3_inst_n_6
    SLICE_X17Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.622    13.452 r  datapath_inst/gain_module1/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.452    datapath_inst/gain_module1/multOp__0_carry_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.566 r  datapath_inst/gain_module1/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.566    datapath_inst/gain_module1/multOp__0_carry__0_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.805 r  datapath_inst/gain_module1/multOp__0_carry__1/O[2]
                         net (fo=1, routed)           0.000    13.805    datapath_inst/gain_module1/reg3_inst/D[10]
    SLICE_X17Y42         FDRE                                         r  datapath_inst/gain_module1/reg3_inst/output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.551     5.551 r  
    AA9                                               0.000     5.551 r  clk (IN)
                         net (fo=0)                   0.000     5.551    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     6.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.397    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.576    10.064    datapath_inst/gain_module1/reg3_inst/clk_IBUF_BUFG
    SLICE_X17Y42         FDRE                                         r  datapath_inst/gain_module1/reg3_inst/output_reg[12]/C
                         clock pessimism              0.494    10.558    
                         clock uncertainty           -0.035    10.522    
    SLICE_X17Y42         FDRE (Setup_fdre_C_D)        0.062    10.584    datapath_inst/gain_module1/reg3_inst/output_reg[12]
  -------------------------------------------------------------------
                         required time                         10.584    
                         arrival time                         -13.805    
  -------------------------------------------------------------------
                         slack                                 -3.221    

Slack (VIOLATED) :        -3.205ns  (required time - arrival time)
  Source:                 datapath_inst/div_block1/reg10_GainOut/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Destination:            datapath_inst/gain_module1/reg3_inst/output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.551ns  (clk rise@5.551ns - clk rise@0.000ns)
  Data Path Delay:        8.759ns  (logic 3.864ns (44.116%)  route 4.895ns (55.884%))
  Logic Levels:           14  (CARRY4=7 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 10.064 - 5.551 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.751     5.031    datapath_inst/div_block1/reg10_GainOut/clk_IBUF_BUFG
    SLICE_X19Y40         FDRE                                         r  datapath_inst/div_block1/reg10_GainOut/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.456     5.487 r  datapath_inst/div_block1/reg10_GainOut/output_reg[0]/Q
                         net (fo=6, routed)           0.663     6.150    datapath_inst/gain_module1/output_reg[1][0]
    SLICE_X16Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.700 r  datapath_inst/gain_module1/divide_gain_carry/CO[3]
                         net (fo=1, routed)           0.000     6.700    datapath_inst/gain_module1/divide_gain_carry_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.817 r  datapath_inst/gain_module1/divide_gain_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.817    datapath_inst/gain_module1/divide_gain_carry__0_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.934 r  datapath_inst/gain_module1/divide_gain_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.934    datapath_inst/gain_module1/divide_gain_carry__1_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.257 r  datapath_inst/gain_module1/divide_gain_carry__2/O[1]
                         net (fo=50, routed)          0.865     8.122    datapath_inst/gain_module1/ROM_inst2/divide_gain[11]
    SLICE_X18Y41         LUT6 (Prop_lut6_I4_O)        0.306     8.428 f  datapath_inst/gain_module1/ROM_inst2/output[6]_i_3/O
                         net (fo=9, routed)           0.899     9.327    datapath_inst/gain_module1/ROM_inst2/output_reg[6]
    SLICE_X15Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.451 f  datapath_inst/gain_module1/ROM_inst2/output[3]_i_11/O
                         net (fo=3, routed)           0.741    10.191    datapath_inst/gain_module1/ROM_inst2/output[3]_i_11_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I3_O)        0.124    10.315 f  datapath_inst/gain_module1/ROM_inst2/output[0]_i_14/O
                         net (fo=1, routed)           0.000    10.315    datapath_inst/gain_module1/ROM_inst2/output[0]_i_14_n_0
    SLICE_X14Y40         MUXF7 (Prop_muxf7_I1_O)      0.247    10.562 f  datapath_inst/gain_module1/ROM_inst2/output_reg[0]_i_5/O
                         net (fo=1, routed)           0.000    10.562    datapath_inst/gain_module1/ROM_inst2/output_reg[0]_i_5_n_0
    SLICE_X14Y40         MUXF8 (Prop_muxf8_I0_O)      0.098    10.660 f  datapath_inst/gain_module1/ROM_inst2/output_reg[0]_i_2/O
                         net (fo=1, routed)           0.575    11.235    datapath_inst/gain_module1/reg3_inst/output_reg[3]_0
    SLICE_X18Y41         LUT5 (Prop_lut5_I0_O)        0.319    11.554 f  datapath_inst/gain_module1/reg3_inst/output[0]_i_1__0/O
                         net (fo=8, routed)           0.337    11.892    datapath_inst/gain_module1/reg3_inst/output_reg[0]
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.016 r  datapath_inst/gain_module1/reg3_inst/multOp__0_carry_i_3/O
                         net (fo=1, routed)           0.815    12.830    datapath_inst/gain_module1/reg3_inst_n_6
    SLICE_X17Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.622    13.452 r  datapath_inst/gain_module1/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.452    datapath_inst/gain_module1/multOp__0_carry_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.566 r  datapath_inst/gain_module1/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.566    datapath_inst/gain_module1/multOp__0_carry__0_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.789 r  datapath_inst/gain_module1/multOp__0_carry__1/O[0]
                         net (fo=1, routed)           0.000    13.789    datapath_inst/gain_module1/reg3_inst/D[8]
    SLICE_X17Y42         FDRE                                         r  datapath_inst/gain_module1/reg3_inst/output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.551     5.551 r  
    AA9                                               0.000     5.551 r  clk (IN)
                         net (fo=0)                   0.000     5.551    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     6.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.397    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.576    10.064    datapath_inst/gain_module1/reg3_inst/clk_IBUF_BUFG
    SLICE_X17Y42         FDRE                                         r  datapath_inst/gain_module1/reg3_inst/output_reg[10]/C
                         clock pessimism              0.494    10.558    
                         clock uncertainty           -0.035    10.522    
    SLICE_X17Y42         FDRE (Setup_fdre_C_D)        0.062    10.584    datapath_inst/gain_module1/reg3_inst/output_reg[10]
  -------------------------------------------------------------------
                         required time                         10.584    
                         arrival time                         -13.789    
  -------------------------------------------------------------------
                         slack                                 -3.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 datapath_inst/div_block1/Divider_Rs/datapath/shift_reg1/qt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Destination:            datapath_inst/div_block1/reg3/output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.584     1.509    datapath_inst/div_block1/Divider_Rs/datapath/shift_reg1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  datapath_inst/div_block1/Divider_Rs/datapath/shift_reg1/qt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  datapath_inst/div_block1/Divider_Rs/datapath/shift_reg1/qt_reg[10]/Q
                         net (fo=1, routed)           0.117     1.766    datapath_inst/div_block1/reg3/D[10]
    SLICE_X14Y29         FDRE                                         r  datapath_inst/div_block1/reg3/output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.852     2.025    datapath_inst/div_block1/reg3/clk_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  datapath_inst/div_block1/reg3/output_reg[10]/C
                         clock pessimism             -0.482     1.544    
    SLICE_X14Y29         FDRE (Hold_fdre_C_D)         0.060     1.604    datapath_inst/div_block1/reg3/output_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 datapath_inst/div_block1/Divider_Rs/datapath/shift_reg2/qt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Destination:            datapath_inst/div_block1/Divider_Rs/datapath/shift_reg2/qt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.590     1.515    datapath_inst/div_block1/Divider_Rs/datapath/shift_reg2/clk_IBUF_BUFG
    SLICE_X19Y37         FDRE                                         r  datapath_inst/div_block1/Divider_Rs/datapath/shift_reg2/qt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  datapath_inst/div_block1/Divider_Rs/datapath/shift_reg2/qt_reg[0]/Q
                         net (fo=1, routed)           0.110     1.766    datapath_inst/div_block1/Divider_Rs/datapath/shift_reg2/qt_reg_n_0_[0]
    SLICE_X19Y36         FDRE                                         r  datapath_inst/div_block1/Divider_Rs/datapath/shift_reg2/qt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.858     2.031    datapath_inst/div_block1/Divider_Rs/datapath/shift_reg2/clk_IBUF_BUFG
    SLICE_X19Y36         FDRE                                         r  datapath_inst/div_block1/Divider_Rs/datapath/shift_reg2/qt_reg[1]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X19Y36         FDRE (Hold_fdre_C_D)         0.070     1.599    datapath_inst/div_block1/Divider_Rs/datapath/shift_reg2/qt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 datapath_inst/div_block1/Divider_Rs/datapath/shift_reg6/qt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Destination:            datapath_inst/div_block1/Divider_Rs/datapath/shift_reg6/qt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.587     1.512    datapath_inst/div_block1/Divider_Rs/datapath/shift_reg6/clk_IBUF_BUFG
    SLICE_X13Y31         FDRE                                         r  datapath_inst/div_block1/Divider_Rs/datapath/shift_reg6/qt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  datapath_inst/div_block1/Divider_Rs/datapath/shift_reg6/qt_reg[0]/Q
                         net (fo=1, routed)           0.110     1.763    datapath_inst/div_block1/Divider_Rs/datapath/shift_reg6/qt_reg_n_0_[0]
    SLICE_X13Y30         FDRE                                         r  datapath_inst/div_block1/Divider_Rs/datapath/shift_reg6/qt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.853     2.026    datapath_inst/div_block1/Divider_Rs/datapath/shift_reg6/clk_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  datapath_inst/div_block1/Divider_Rs/datapath/shift_reg6/qt_reg[1]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X13Y30         FDRE (Hold_fdre_C_D)         0.070     1.595    datapath_inst/div_block1/Divider_Rs/datapath/shift_reg6/qt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 datapath_inst/div_block1/Divider_Rs/datapath/shift_reg1/qt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Destination:            datapath_inst/div_block1/Divider_Rs/datapath/shift_reg1/qt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.586     1.511    datapath_inst/div_block1/Divider_Rs/datapath/shift_reg1/clk_IBUF_BUFG
    SLICE_X17Y31         FDRE                                         r  datapath_inst/div_block1/Divider_Rs/datapath/shift_reg1/qt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  datapath_inst/div_block1/Divider_Rs/datapath/shift_reg1/qt_reg[8]/Q
                         net (fo=1, routed)           0.116     1.768    datapath_inst/div_block1/Divider_Rs/datapath/shift_reg1/qt_reg_n_0_[8]
    SLICE_X17Y29         FDRE                                         r  datapath_inst/div_block1/Divider_Rs/datapath/shift_reg1/qt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.852     2.025    datapath_inst/div_block1/Divider_Rs/datapath/shift_reg1/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  datapath_inst/div_block1/Divider_Rs/datapath/shift_reg1/qt_reg[9]/C
                         clock pessimism             -0.503     1.523    
    SLICE_X17Y29         FDRE (Hold_fdre_C_D)         0.066     1.589    datapath_inst/div_block1/Divider_Rs/datapath/shift_reg1/qt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 datapath_inst/div_block1/Divider_Rs/datapath/shift_reg3/qt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Destination:            datapath_inst/div_block1/reg3/output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.584     1.509    datapath_inst/div_block1/Divider_Rs/datapath/shift_reg3/clk_IBUF_BUFG
    SLICE_X19Y29         FDRE                                         r  datapath_inst/div_block1/Divider_Rs/datapath/shift_reg3/qt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  datapath_inst/div_block1/Divider_Rs/datapath/shift_reg3/qt_reg[8]/Q
                         net (fo=1, routed)           0.116     1.766    datapath_inst/div_block1/reg3/D[8]
    SLICE_X19Y27         FDRE                                         r  datapath_inst/div_block1/reg3/output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.850     2.023    datapath_inst/div_block1/reg3/clk_IBUF_BUFG
    SLICE_X19Y27         FDRE                                         r  datapath_inst/div_block1/reg3/output_reg[8]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X19Y27         FDRE (Hold_fdre_C_D)         0.066     1.587    datapath_inst/div_block1/reg3/output_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 datapath_inst/div_block1/Divider_Rs/datapath/shift_reg3/qt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Destination:            datapath_inst/div_block1/Divider_Rs/datapath/shift_reg3/qt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.584     1.509    datapath_inst/div_block1/Divider_Rs/datapath/shift_reg3/clk_IBUF_BUFG
    SLICE_X16Y29         FDRE                                         r  datapath_inst/div_block1/Divider_Rs/datapath/shift_reg3/qt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  datapath_inst/div_block1/Divider_Rs/datapath/shift_reg3/qt_reg[6]/Q
                         net (fo=1, routed)           0.101     1.774    datapath_inst/div_block1/Divider_Rs/datapath/shift_reg3/qt_reg_n_0_[6]
    SLICE_X19Y29         FDRE                                         r  datapath_inst/div_block1/Divider_Rs/datapath/shift_reg3/qt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.852     2.025    datapath_inst/div_block1/Divider_Rs/datapath/shift_reg3/clk_IBUF_BUFG
    SLICE_X19Y29         FDRE                                         r  datapath_inst/div_block1/Divider_Rs/datapath/shift_reg3/qt_reg[7]/C
                         clock pessimism             -0.503     1.523    
    SLICE_X19Y29         FDRE (Hold_fdre_C_D)         0.070     1.593    datapath_inst/div_block1/Divider_Rs/datapath/shift_reg3/qt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 datapath_inst/div_block1/Divider_Rs/datapath/reg99/output_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Destination:            datapath_inst/div_block1/Divider_Rs/datapath/reg1010/output_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.613     1.538    datapath_inst/div_block1/Divider_Rs/datapath/reg99/clk_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  datapath_inst/div_block1/Divider_Rs/datapath/reg99/output_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  datapath_inst/div_block1/Divider_Rs/datapath/reg99/output_reg[14]/Q
                         net (fo=4, routed)           0.121     1.800    datapath_inst/div_block1/Divider_Rs/datapath/reg1010/output_reg[17]_0[3]
    SLICE_X7Y26          FDRE                                         r  datapath_inst/div_block1/Divider_Rs/datapath/reg1010/output_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.877     2.050    datapath_inst/div_block1/Divider_Rs/datapath/reg1010/clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  datapath_inst/div_block1/Divider_Rs/datapath/reg1010/output_reg[14]/C
                         clock pessimism             -0.502     1.549    
    SLICE_X7Y26          FDRE (Hold_fdre_C_D)         0.070     1.619    datapath_inst/div_block1/Divider_Rs/datapath/reg1010/output_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 datapath_inst/div_block1/Divider_Rs/datapath/reg1010/output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Destination:            datapath_inst/div_block1/Divider_Rs/datapath/reg1111/output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.701%)  route 0.112ns (44.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.611     1.536    datapath_inst/div_block1/Divider_Rs/datapath/reg1010/clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  datapath_inst/div_block1/Divider_Rs/datapath/reg1010/output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  datapath_inst/div_block1/Divider_Rs/datapath/reg1010/output_reg[13]/Q
                         net (fo=4, routed)           0.112     1.789    datapath_inst/div_block1/Divider_Rs/datapath/reg1111/D[2]
    SLICE_X4Y26          FDRE                                         r  datapath_inst/div_block1/Divider_Rs/datapath/reg1111/output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.877     2.050    datapath_inst/div_block1/Divider_Rs/datapath/reg1111/clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  datapath_inst/div_block1/Divider_Rs/datapath/reg1111/output_reg[13]/C
                         clock pessimism             -0.502     1.549    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.059     1.608    datapath_inst/div_block1/Divider_Rs/datapath/reg1111/output_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 datapath_inst/div_block1/Divider_Rs/datapath/shift_reg3/qt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Destination:            datapath_inst/div_block1/Divider_Rs/datapath/shift_reg3/qt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.193%)  route 0.113ns (40.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.590     1.515    datapath_inst/div_block1/Divider_Rs/datapath/shift_reg3/clk_IBUF_BUFG
    SLICE_X14Y36         FDRE                                         r  datapath_inst/div_block1/Divider_Rs/datapath/shift_reg3/qt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  datapath_inst/div_block1/Divider_Rs/datapath/shift_reg3/qt_reg[0]/Q
                         net (fo=1, routed)           0.113     1.792    datapath_inst/div_block1/Divider_Rs/datapath/shift_reg3/qt_reg_n_0_[0]
    SLICE_X16Y35         FDRE                                         r  datapath_inst/div_block1/Divider_Rs/datapath/shift_reg3/qt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.858     2.031    datapath_inst/div_block1/Divider_Rs/datapath/shift_reg3/clk_IBUF_BUFG
    SLICE_X16Y35         FDRE                                         r  datapath_inst/div_block1/Divider_Rs/datapath/shift_reg3/qt_reg[1]/C
                         clock pessimism             -0.482     1.550    
    SLICE_X16Y35         FDRE (Hold_fdre_C_D)         0.059     1.609    datapath_inst/div_block1/Divider_Rs/datapath/shift_reg3/qt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 datapath_inst/div_block1/Divider_Rs/datapath/reg1010/output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Destination:            datapath_inst/div_block1/Divider_Rs/datapath/reg1111/output_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.776ns period=5.551ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.153%)  route 0.124ns (46.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.613     1.538    datapath_inst/div_block1/Divider_Rs/datapath/reg1010/clk_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  datapath_inst/div_block1/Divider_Rs/datapath/reg1010/output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  datapath_inst/div_block1/Divider_Rs/datapath/reg1010/output_reg[17]/Q
                         net (fo=4, routed)           0.124     1.803    datapath_inst/div_block1/Divider_Rs/datapath/reg1111/D[6]
    SLICE_X4Y26          FDRE                                         r  datapath_inst/div_block1/Divider_Rs/datapath/reg1111/output_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.877     2.050    datapath_inst/div_block1/Divider_Rs/datapath/reg1111/clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  datapath_inst/div_block1/Divider_Rs/datapath/reg1111/output_reg[17]/C
                         clock pessimism             -0.502     1.549    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.063     1.612    datapath_inst/div_block1/Divider_Rs/datapath/reg1111/output_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.776 }
Period(ns):         5.551
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         5.551       3.396      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         5.551       4.551      SLICE_X1Y23    controller_inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.551       4.551      SLICE_X0Y33    controller_inst/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.551       4.551      SLICE_X7Y34    controller_inst/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.551       4.551      SLICE_X3Y22    controller_inst/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         5.551       4.551      SLICE_X6Y25    datapath_inst/div_block1/Divider_Rs/Contrl_inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.551       4.551      SLICE_X7Y33    datapath_inst/div_block1/Divider_Rs/Contrl_inst/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.551       4.551      SLICE_X7Y25    datapath_inst/div_block1/Divider_Rs/Contrl_inst/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.551       4.551      SLICE_X7Y27    datapath_inst/div_block1/Divider_Rs/datapath/reg99/output_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.551       4.551      SLICE_X7Y28    datapath_inst/div_block1/Divider_Rs/datapath/reg99/output_reg[15]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.775       1.525      SLICE_X2Y32    datapath_inst/RAM_A/ram_memory_reg_128_191_15_17/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.775       1.525      SLICE_X2Y32    datapath_inst/RAM_A/ram_memory_reg_128_191_15_17/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.775       1.525      SLICE_X2Y32    datapath_inst/RAM_A/ram_memory_reg_128_191_15_17/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.775       1.525      SLICE_X2Y32    datapath_inst/RAM_A/ram_memory_reg_128_191_15_17/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.775       1.525      SLICE_X0Y32    datapath_inst/RAM_A/ram_memory_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.775       1.525      SLICE_X0Y32    datapath_inst/RAM_A/ram_memory_reg_0_63_15_17/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.775       1.525      SLICE_X0Y32    datapath_inst/RAM_A/ram_memory_reg_0_63_15_17/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.775       1.525      SLICE_X0Y32    datapath_inst/RAM_A/ram_memory_reg_0_63_15_17/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.775       1.525      SLICE_X0Y28    datapath_inst/RAM_A/ram_memory_reg_0_63_9_11/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.775       1.525      SLICE_X0Y28    datapath_inst/RAM_A/ram_memory_reg_0_63_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         2.776       1.526      SLICE_X2Y23    datapath_inst/RAM_A/ram_memory_reg_192_255_19_19/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.776       1.526      SLICE_X2Y23    datapath_inst/RAM_A/ram_memory_reg_192_255_19_19/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.776       1.526      SLICE_X4Y23    datapath_inst/RAM_A/ram_memory_reg_192_255_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.776       1.526      SLICE_X4Y23    datapath_inst/RAM_A/ram_memory_reg_192_255_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.776       1.526      SLICE_X4Y23    datapath_inst/RAM_A/ram_memory_reg_192_255_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.776       1.526      SLICE_X4Y23    datapath_inst/RAM_A/ram_memory_reg_192_255_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         2.776       1.526      SLICE_X2Y27    datapath_inst/RAM_A/ram_memory_reg_128_191_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         2.776       1.526      SLICE_X2Y27    datapath_inst/RAM_A/ram_memory_reg_128_191_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         2.776       1.526      SLICE_X2Y27    datapath_inst/RAM_A/ram_memory_reg_128_191_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         2.776       1.526      SLICE_X2Y27    datapath_inst/RAM_A/ram_memory_reg_128_191_12_14/RAMD/CLK



