Classic Timing Analyzer report for TrafficLight
Sat Nov 16 09:32:30 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                   ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------+---------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                   ; To                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------+---------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 24.354 ns                        ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3] ; led1[0]                         ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 425.89 MHz ( period = 2.348 ns ) ; ChiaTan:U1_chia_tan|counter[0]                         ; ChiaTan:U1_chia_tan|counter[25] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                        ;                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------+---------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                 ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 425.89 MHz ( period = 2.348 ns )                    ; ChiaTan:U1_chia_tan|counter[0]                       ; ChiaTan:U1_chia_tan|counter[25]                        ; clk        ; clk      ; None                        ; None                      ; 2.162 ns                ;
; N/A                                     ; 444.05 MHz ( period = 2.252 ns )                    ; ChiaTan:U1_chia_tan|counter[0]                       ; ChiaTan:U1_chia_tan|counter[24]                        ; clk        ; clk      ; None                        ; None                      ; 2.066 ns                ;
; N/A                                     ; 451.06 MHz ( period = 2.217 ns )                    ; ChiaTan:U1_chia_tan|counter[0]                       ; ChiaTan:U1_chia_tan|counter[23]                        ; clk        ; clk      ; None                        ; None                      ; 2.031 ns                ;
; N/A                                     ; 458.30 MHz ( period = 2.182 ns )                    ; ChiaTan:U1_chia_tan|counter[0]                       ; ChiaTan:U1_chia_tan|counter[22]                        ; clk        ; clk      ; None                        ; None                      ; 1.996 ns                ;
; N/A                                     ; 465.77 MHz ( period = 2.147 ns )                    ; ChiaTan:U1_chia_tan|counter[0]                       ; ChiaTan:U1_chia_tan|counter[21]                        ; clk        ; clk      ; None                        ; None                      ; 1.961 ns                ;
; N/A                                     ; 473.48 MHz ( period = 2.112 ns )                    ; ChiaTan:U1_chia_tan|counter[0]                       ; ChiaTan:U1_chia_tan|counter[20]                        ; clk        ; clk      ; None                        ; None                      ; 1.926 ns                ;
; N/A                                     ; 481.46 MHz ( period = 2.077 ns )                    ; ChiaTan:U1_chia_tan|counter[0]                       ; ChiaTan:U1_chia_tan|counter[19]                        ; clk        ; clk      ; None                        ; None                      ; 1.891 ns                ;
; N/A                                     ; 489.72 MHz ( period = 2.042 ns )                    ; ChiaTan:U1_chia_tan|counter[0]                       ; ChiaTan:U1_chia_tan|counter[18]                        ; clk        ; clk      ; None                        ; None                      ; 1.856 ns                ;
; N/A                                     ; 498.26 MHz ( period = 2.007 ns )                    ; ChiaTan:U1_chia_tan|counter[0]                       ; ChiaTan:U1_chia_tan|counter[17]                        ; clk        ; clk      ; None                        ; None                      ; 1.821 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[1]                       ; ChiaTan:U1_chia_tan|counter[25]                        ; clk        ; clk      ; None                        ; None                      ; 1.772 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[2]                       ; ChiaTan:U1_chia_tan|counter[25]                        ; clk        ; clk      ; None                        ; None                      ; 1.737 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[3]                       ; ChiaTan:U1_chia_tan|counter[25]                        ; clk        ; clk      ; None                        ; None                      ; 1.702 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[1]                       ; ChiaTan:U1_chia_tan|counter[24]                        ; clk        ; clk      ; None                        ; None                      ; 1.676 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[4]                       ; ChiaTan:U1_chia_tan|counter[25]                        ; clk        ; clk      ; None                        ; None                      ; 1.667 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[2] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[0]   ; clk        ; clk      ; None                        ; None                      ; 1.641 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[2] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|state[1]     ; clk        ; clk      ; None                        ; None                      ; 1.637 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[2] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[3]   ; clk        ; clk      ; None                        ; None                      ; 1.637 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[1]                       ; ChiaTan:U1_chia_tan|counter[23]                        ; clk        ; clk      ; None                        ; None                      ; 1.641 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[2]                       ; ChiaTan:U1_chia_tan|counter[24]                        ; clk        ; clk      ; None                        ; None                      ; 1.641 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[5]                       ; ChiaTan:U1_chia_tan|counter[25]                        ; clk        ; clk      ; None                        ; None                      ; 1.632 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[0]                       ; ChiaTan:U1_chia_tan|counter[16]                        ; clk        ; clk      ; None                        ; None                      ; 1.621 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[1]                       ; ChiaTan:U1_chia_tan|counter[22]                        ; clk        ; clk      ; None                        ; None                      ; 1.606 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[2]                       ; ChiaTan:U1_chia_tan|counter[23]                        ; clk        ; clk      ; None                        ; None                      ; 1.606 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[3]                       ; ChiaTan:U1_chia_tan|counter[24]                        ; clk        ; clk      ; None                        ; None                      ; 1.606 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[6]                       ; ChiaTan:U1_chia_tan|counter[25]                        ; clk        ; clk      ; None                        ; None                      ; 1.597 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[0]                       ; ChiaTan:U1_chia_tan|counter[15]                        ; clk        ; clk      ; None                        ; None                      ; 1.586 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[1]                       ; ChiaTan:U1_chia_tan|counter[21]                        ; clk        ; clk      ; None                        ; None                      ; 1.571 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[2]                       ; ChiaTan:U1_chia_tan|counter[22]                        ; clk        ; clk      ; None                        ; None                      ; 1.571 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[3]                       ; ChiaTan:U1_chia_tan|counter[23]                        ; clk        ; clk      ; None                        ; None                      ; 1.571 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[4]                       ; ChiaTan:U1_chia_tan|counter[24]                        ; clk        ; clk      ; None                        ; None                      ; 1.571 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[7]                       ; ChiaTan:U1_chia_tan|counter[25]                        ; clk        ; clk      ; None                        ; None                      ; 1.562 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[0]                       ; ChiaTan:U1_chia_tan|counter[14]                        ; clk        ; clk      ; None                        ; None                      ; 1.551 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[2]                       ; ChiaTan:U1_chia_tan|counter[21]                        ; clk        ; clk      ; None                        ; None                      ; 1.536 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[3]                       ; ChiaTan:U1_chia_tan|counter[22]                        ; clk        ; clk      ; None                        ; None                      ; 1.536 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[1]                       ; ChiaTan:U1_chia_tan|counter[20]                        ; clk        ; clk      ; None                        ; None                      ; 1.536 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[4]                       ; ChiaTan:U1_chia_tan|counter[23]                        ; clk        ; clk      ; None                        ; None                      ; 1.536 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[5]                       ; ChiaTan:U1_chia_tan|counter[24]                        ; clk        ; clk      ; None                        ; None                      ; 1.536 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[0]                       ; ChiaTan:U1_chia_tan|counter[13]                        ; clk        ; clk      ; None                        ; None                      ; 1.516 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[3] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3] ; clk        ; clk      ; None                        ; None                      ; 1.514 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[2] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[2] ; clk        ; clk      ; None                        ; None                      ; 1.507 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[3]                       ; ChiaTan:U1_chia_tan|counter[21]                        ; clk        ; clk      ; None                        ; None                      ; 1.501 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[4]                       ; ChiaTan:U1_chia_tan|counter[22]                        ; clk        ; clk      ; None                        ; None                      ; 1.501 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[1]                       ; ChiaTan:U1_chia_tan|counter[19]                        ; clk        ; clk      ; None                        ; None                      ; 1.501 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[2]                       ; ChiaTan:U1_chia_tan|counter[20]                        ; clk        ; clk      ; None                        ; None                      ; 1.501 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[5]                       ; ChiaTan:U1_chia_tan|counter[23]                        ; clk        ; clk      ; None                        ; None                      ; 1.501 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[6]                       ; ChiaTan:U1_chia_tan|counter[24]                        ; clk        ; clk      ; None                        ; None                      ; 1.501 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[8]                       ; ChiaTan:U1_chia_tan|counter[25]                        ; clk        ; clk      ; None                        ; None                      ; 1.500 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[0]                       ; ChiaTan:U1_chia_tan|counter[12]                        ; clk        ; clk      ; None                        ; None                      ; 1.481 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[2] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|state[0]     ; clk        ; clk      ; None                        ; None                      ; 1.483 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[2] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[4]   ; clk        ; clk      ; None                        ; None                      ; 1.481 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[3] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[0]   ; clk        ; clk      ; None                        ; None                      ; 1.473 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[3] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|state[1]     ; clk        ; clk      ; None                        ; None                      ; 1.469 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[3] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[3]   ; clk        ; clk      ; None                        ; None                      ; 1.469 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[4]                       ; ChiaTan:U1_chia_tan|counter[21]                        ; clk        ; clk      ; None                        ; None                      ; 1.466 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[5]                       ; ChiaTan:U1_chia_tan|counter[22]                        ; clk        ; clk      ; None                        ; None                      ; 1.466 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[2]                       ; ChiaTan:U1_chia_tan|counter[19]                        ; clk        ; clk      ; None                        ; None                      ; 1.466 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[3]                       ; ChiaTan:U1_chia_tan|counter[20]                        ; clk        ; clk      ; None                        ; None                      ; 1.466 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[6]                       ; ChiaTan:U1_chia_tan|counter[23]                        ; clk        ; clk      ; None                        ; None                      ; 1.466 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[1]                       ; ChiaTan:U1_chia_tan|counter[18]                        ; clk        ; clk      ; None                        ; None                      ; 1.466 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[7]                       ; ChiaTan:U1_chia_tan|counter[24]                        ; clk        ; clk      ; None                        ; None                      ; 1.466 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[0]                       ; ChiaTan:U1_chia_tan|counter[11]                        ; clk        ; clk      ; None                        ; None                      ; 1.446 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[2] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[2]   ; clk        ; clk      ; None                        ; None                      ; 1.449 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[2] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[5]   ; clk        ; clk      ; None                        ; None                      ; 1.448 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[2] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[1]   ; clk        ; clk      ; None                        ; None                      ; 1.447 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[5]                       ; ChiaTan:U1_chia_tan|counter[21]                        ; clk        ; clk      ; None                        ; None                      ; 1.431 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[6]                       ; ChiaTan:U1_chia_tan|counter[22]                        ; clk        ; clk      ; None                        ; None                      ; 1.431 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[3]                       ; ChiaTan:U1_chia_tan|counter[19]                        ; clk        ; clk      ; None                        ; None                      ; 1.431 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[4]                       ; ChiaTan:U1_chia_tan|counter[20]                        ; clk        ; clk      ; None                        ; None                      ; 1.431 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[7]                       ; ChiaTan:U1_chia_tan|counter[23]                        ; clk        ; clk      ; None                        ; None                      ; 1.431 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[2]                       ; ChiaTan:U1_chia_tan|counter[18]                        ; clk        ; clk      ; None                        ; None                      ; 1.431 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[9]                       ; ChiaTan:U1_chia_tan|counter[25]                        ; clk        ; clk      ; None                        ; None                      ; 1.431 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[1]                       ; ChiaTan:U1_chia_tan|counter[17]                        ; clk        ; clk      ; None                        ; None                      ; 1.431 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[0]                       ; ChiaTan:U1_chia_tan|counter[10]                        ; clk        ; clk      ; None                        ; None                      ; 1.411 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|state[0]   ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[4]   ; clk        ; clk      ; None                        ; None                      ; 1.412 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[8]                       ; ChiaTan:U1_chia_tan|counter[24]                        ; clk        ; clk      ; None                        ; None                      ; 1.404 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[6]                       ; ChiaTan:U1_chia_tan|counter[21]                        ; clk        ; clk      ; None                        ; None                      ; 1.396 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[7]                       ; ChiaTan:U1_chia_tan|counter[22]                        ; clk        ; clk      ; None                        ; None                      ; 1.396 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[4]                       ; ChiaTan:U1_chia_tan|counter[19]                        ; clk        ; clk      ; None                        ; None                      ; 1.396 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[5]                       ; ChiaTan:U1_chia_tan|counter[20]                        ; clk        ; clk      ; None                        ; None                      ; 1.396 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[3]                       ; ChiaTan:U1_chia_tan|counter[18]                        ; clk        ; clk      ; None                        ; None                      ; 1.396 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[10]                      ; ChiaTan:U1_chia_tan|counter[25]                        ; clk        ; clk      ; None                        ; None                      ; 1.396 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[2]                       ; ChiaTan:U1_chia_tan|counter[17]                        ; clk        ; clk      ; None                        ; None                      ; 1.396 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[0] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[0]   ; clk        ; clk      ; None                        ; None                      ; 1.387 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[0] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|state[1]     ; clk        ; clk      ; None                        ; None                      ; 1.383 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[0] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[3]   ; clk        ; clk      ; None                        ; None                      ; 1.383 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[0]                       ; ChiaTan:U1_chia_tan|counter[9]                         ; clk        ; clk      ; None                        ; None                      ; 1.376 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[5] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[0]   ; clk        ; clk      ; None                        ; None                      ; 1.380 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[5] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|state[1]     ; clk        ; clk      ; None                        ; None                      ; 1.376 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[5] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[3]   ; clk        ; clk      ; None                        ; None                      ; 1.376 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|state[1]   ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[4]   ; clk        ; clk      ; None                        ; None                      ; 1.369 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[8]                       ; ChiaTan:U1_chia_tan|counter[23]                        ; clk        ; clk      ; None                        ; None                      ; 1.369 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[7]                       ; ChiaTan:U1_chia_tan|counter[21]                        ; clk        ; clk      ; None                        ; None                      ; 1.361 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[5]                       ; ChiaTan:U1_chia_tan|counter[19]                        ; clk        ; clk      ; None                        ; None                      ; 1.361 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[6]                       ; ChiaTan:U1_chia_tan|counter[20]                        ; clk        ; clk      ; None                        ; None                      ; 1.361 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[4]                       ; ChiaTan:U1_chia_tan|counter[18]                        ; clk        ; clk      ; None                        ; None                      ; 1.361 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[11]                      ; ChiaTan:U1_chia_tan|counter[25]                        ; clk        ; clk      ; None                        ; None                      ; 1.361 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[3]                       ; ChiaTan:U1_chia_tan|counter[17]                        ; clk        ; clk      ; None                        ; None                      ; 1.361 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[9]                       ; ChiaTan:U1_chia_tan|counter[24]                        ; clk        ; clk      ; None                        ; None                      ; 1.335 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[8]                       ; ChiaTan:U1_chia_tan|counter[22]                        ; clk        ; clk      ; None                        ; None                      ; 1.334 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[6]                       ; ChiaTan:U1_chia_tan|counter[19]                        ; clk        ; clk      ; None                        ; None                      ; 1.326 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[7]                       ; ChiaTan:U1_chia_tan|counter[20]                        ; clk        ; clk      ; None                        ; None                      ; 1.326 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[5]                       ; ChiaTan:U1_chia_tan|counter[18]                        ; clk        ; clk      ; None                        ; None                      ; 1.326 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[12]                      ; ChiaTan:U1_chia_tan|counter[25]                        ; clk        ; clk      ; None                        ; None                      ; 1.326 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[4]                       ; ChiaTan:U1_chia_tan|counter[17]                        ; clk        ; clk      ; None                        ; None                      ; 1.326 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[0] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[4]   ; clk        ; clk      ; None                        ; None                      ; 1.316 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[3] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|state[0]     ; clk        ; clk      ; None                        ; None                      ; 1.315 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[3] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[4]   ; clk        ; clk      ; None                        ; None                      ; 1.313 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[9]                       ; ChiaTan:U1_chia_tan|counter[23]                        ; clk        ; clk      ; None                        ; None                      ; 1.300 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[10]                      ; ChiaTan:U1_chia_tan|counter[24]                        ; clk        ; clk      ; None                        ; None                      ; 1.300 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[8]                       ; ChiaTan:U1_chia_tan|counter[21]                        ; clk        ; clk      ; None                        ; None                      ; 1.299 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[7]                       ; ChiaTan:U1_chia_tan|counter[19]                        ; clk        ; clk      ; None                        ; None                      ; 1.291 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[6]                       ; ChiaTan:U1_chia_tan|counter[18]                        ; clk        ; clk      ; None                        ; None                      ; 1.291 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[13]                      ; ChiaTan:U1_chia_tan|counter[25]                        ; clk        ; clk      ; None                        ; None                      ; 1.291 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[5]                       ; ChiaTan:U1_chia_tan|counter[17]                        ; clk        ; clk      ; None                        ; None                      ; 1.291 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[0]                       ; ChiaTan:U1_chia_tan|counter[8]                         ; clk        ; clk      ; None                        ; None                      ; 1.280 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[0] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[1]   ; clk        ; clk      ; None                        ; None                      ; 1.284 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[0] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[5]   ; clk        ; clk      ; None                        ; None                      ; 1.283 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[3] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[2]   ; clk        ; clk      ; None                        ; None                      ; 1.281 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[3] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[5]   ; clk        ; clk      ; None                        ; None                      ; 1.280 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[3] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[1]   ; clk        ; clk      ; None                        ; None                      ; 1.279 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[1] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[4]   ; clk        ; clk      ; None                        ; None                      ; 1.276 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[4] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[4] ; clk        ; clk      ; None                        ; None                      ; 1.274 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[9]                       ; ChiaTan:U1_chia_tan|counter[22]                        ; clk        ; clk      ; None                        ; None                      ; 1.265 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[10]                      ; ChiaTan:U1_chia_tan|counter[23]                        ; clk        ; clk      ; None                        ; None                      ; 1.265 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[11]                      ; ChiaTan:U1_chia_tan|counter[24]                        ; clk        ; clk      ; None                        ; None                      ; 1.265 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[8]                       ; ChiaTan:U1_chia_tan|counter[20]                        ; clk        ; clk      ; None                        ; None                      ; 1.264 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[7]                       ; ChiaTan:U1_chia_tan|counter[18]                        ; clk        ; clk      ; None                        ; None                      ; 1.256 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[14]                      ; ChiaTan:U1_chia_tan|counter[25]                        ; clk        ; clk      ; None                        ; None                      ; 1.256 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[6]                       ; ChiaTan:U1_chia_tan|counter[17]                        ; clk        ; clk      ; None                        ; None                      ; 1.256 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[0]                       ; ChiaTan:U1_chia_tan|counter[7]                         ; clk        ; clk      ; None                        ; None                      ; 1.245 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[1] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[3]   ; clk        ; clk      ; None                        ; None                      ; 1.250 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[1] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[5]   ; clk        ; clk      ; None                        ; None                      ; 1.243 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[1]                       ; ChiaTan:U1_chia_tan|counter[16]                        ; clk        ; clk      ; None                        ; None                      ; 1.231 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[4] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[0]   ; clk        ; clk      ; None                        ; None                      ; 1.230 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[0] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|state[0]     ; clk        ; clk      ; None                        ; None                      ; 1.229 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[4] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|state[1]     ; clk        ; clk      ; None                        ; None                      ; 1.226 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[4] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[3]   ; clk        ; clk      ; None                        ; None                      ; 1.226 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[9]                       ; ChiaTan:U1_chia_tan|counter[21]                        ; clk        ; clk      ; None                        ; None                      ; 1.230 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[10]                      ; ChiaTan:U1_chia_tan|counter[22]                        ; clk        ; clk      ; None                        ; None                      ; 1.230 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[11]                      ; ChiaTan:U1_chia_tan|counter[23]                        ; clk        ; clk      ; None                        ; None                      ; 1.230 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[12]                      ; ChiaTan:U1_chia_tan|counter[24]                        ; clk        ; clk      ; None                        ; None                      ; 1.230 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[8]                       ; ChiaTan:U1_chia_tan|counter[19]                        ; clk        ; clk      ; None                        ; None                      ; 1.229 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[5] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|state[0]     ; clk        ; clk      ; None                        ; None                      ; 1.222 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[5] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[4]   ; clk        ; clk      ; None                        ; None                      ; 1.220 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[15]                      ; ChiaTan:U1_chia_tan|counter[25]                        ; clk        ; clk      ; None                        ; None                      ; 1.221 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[7]                       ; ChiaTan:U1_chia_tan|counter[17]                        ; clk        ; clk      ; None                        ; None                      ; 1.221 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[1] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[1]   ; clk        ; clk      ; None                        ; None                      ; 1.216 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[0]                       ; ChiaTan:U1_chia_tan|counter[6]                         ; clk        ; clk      ; None                        ; None                      ; 1.210 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[2]                       ; ChiaTan:U1_chia_tan|counter[16]                        ; clk        ; clk      ; None                        ; None                      ; 1.196 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[1]                       ; ChiaTan:U1_chia_tan|counter[15]                        ; clk        ; clk      ; None                        ; None                      ; 1.196 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[0] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[2]   ; clk        ; clk      ; None                        ; None                      ; 1.195 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[16]                      ; ChiaTan:U1_chia_tan|counter[25]                        ; clk        ; clk      ; None                        ; None                      ; 1.198 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[10]                      ; ChiaTan:U1_chia_tan|counter[21]                        ; clk        ; clk      ; None                        ; None                      ; 1.195 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[11]                      ; ChiaTan:U1_chia_tan|counter[22]                        ; clk        ; clk      ; None                        ; None                      ; 1.195 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[9]                       ; ChiaTan:U1_chia_tan|counter[20]                        ; clk        ; clk      ; None                        ; None                      ; 1.195 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[12]                      ; ChiaTan:U1_chia_tan|counter[23]                        ; clk        ; clk      ; None                        ; None                      ; 1.195 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[13]                      ; ChiaTan:U1_chia_tan|counter[24]                        ; clk        ; clk      ; None                        ; None                      ; 1.195 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[8]                       ; ChiaTan:U1_chia_tan|counter[18]                        ; clk        ; clk      ; None                        ; None                      ; 1.194 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[4] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[4]   ; clk        ; clk      ; None                        ; None                      ; 1.189 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[5] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[2]   ; clk        ; clk      ; None                        ; None                      ; 1.188 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[5] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[5]   ; clk        ; clk      ; None                        ; None                      ; 1.187 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[5] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[1]   ; clk        ; clk      ; None                        ; None                      ; 1.186 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[0]                       ; ChiaTan:U1_chia_tan|counter[5]                         ; clk        ; clk      ; None                        ; None                      ; 1.175 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[4] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[5]   ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[5] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[5] ; clk        ; clk      ; None                        ; None                      ; 1.181 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[3]                       ; ChiaTan:U1_chia_tan|counter[16]                        ; clk        ; clk      ; None                        ; None                      ; 1.161 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[1]                       ; ChiaTan:U1_chia_tan|counter[14]                        ; clk        ; clk      ; None                        ; None                      ; 1.161 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[2]                       ; ChiaTan:U1_chia_tan|counter[15]                        ; clk        ; clk      ; None                        ; None                      ; 1.161 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[11]                      ; ChiaTan:U1_chia_tan|counter[21]                        ; clk        ; clk      ; None                        ; None                      ; 1.160 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[12]                      ; ChiaTan:U1_chia_tan|counter[22]                        ; clk        ; clk      ; None                        ; None                      ; 1.160 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[9]                       ; ChiaTan:U1_chia_tan|counter[19]                        ; clk        ; clk      ; None                        ; None                      ; 1.160 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[10]                      ; ChiaTan:U1_chia_tan|counter[20]                        ; clk        ; clk      ; None                        ; None                      ; 1.160 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[13]                      ; ChiaTan:U1_chia_tan|counter[23]                        ; clk        ; clk      ; None                        ; None                      ; 1.160 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[14]                      ; ChiaTan:U1_chia_tan|counter[24]                        ; clk        ; clk      ; None                        ; None                      ; 1.160 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[8]                       ; ChiaTan:U1_chia_tan|counter[17]                        ; clk        ; clk      ; None                        ; None                      ; 1.159 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[0]                       ; ChiaTan:U1_chia_tan|counter[4]                         ; clk        ; clk      ; None                        ; None                      ; 1.140 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[1] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[2]   ; clk        ; clk      ; None                        ; None                      ; 1.139 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[1] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[0]   ; clk        ; clk      ; None                        ; None                      ; 1.130 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[1] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|state[1]     ; clk        ; clk      ; None                        ; None                      ; 1.126 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[1]                       ; ChiaTan:U1_chia_tan|counter[13]                        ; clk        ; clk      ; None                        ; None                      ; 1.126 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[4]                       ; ChiaTan:U1_chia_tan|counter[16]                        ; clk        ; clk      ; None                        ; None                      ; 1.126 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[2]                       ; ChiaTan:U1_chia_tan|counter[14]                        ; clk        ; clk      ; None                        ; None                      ; 1.126 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[3]                       ; ChiaTan:U1_chia_tan|counter[15]                        ; clk        ; clk      ; None                        ; None                      ; 1.126 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[12]                      ; ChiaTan:U1_chia_tan|counter[21]                        ; clk        ; clk      ; None                        ; None                      ; 1.125 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[13]                      ; ChiaTan:U1_chia_tan|counter[22]                        ; clk        ; clk      ; None                        ; None                      ; 1.125 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[10]                      ; ChiaTan:U1_chia_tan|counter[19]                        ; clk        ; clk      ; None                        ; None                      ; 1.125 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[11]                      ; ChiaTan:U1_chia_tan|counter[20]                        ; clk        ; clk      ; None                        ; None                      ; 1.125 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[14]                      ; ChiaTan:U1_chia_tan|counter[23]                        ; clk        ; clk      ; None                        ; None                      ; 1.125 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[9]                       ; ChiaTan:U1_chia_tan|counter[18]                        ; clk        ; clk      ; None                        ; None                      ; 1.125 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[15]                      ; ChiaTan:U1_chia_tan|counter[24]                        ; clk        ; clk      ; None                        ; None                      ; 1.125 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[0]                       ; ChiaTan:U1_chia_tan|counter[3]                         ; clk        ; clk      ; None                        ; None                      ; 1.105 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[1] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[1] ; clk        ; clk      ; None                        ; None                      ; 1.105 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[16]                      ; ChiaTan:U1_chia_tan|counter[24]                        ; clk        ; clk      ; None                        ; None                      ; 1.102 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[3]                       ; ChiaTan:U1_chia_tan|slow_clk                           ; clk        ; clk      ; None                        ; None                      ; 2.056 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|counter[0] ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[0] ; clk        ; clk      ; None                        ; None                      ; 1.094 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[2]                       ; ChiaTan:U1_chia_tan|counter[13]                        ; clk        ; clk      ; None                        ; None                      ; 1.091 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[5]                       ; ChiaTan:U1_chia_tan|counter[16]                        ; clk        ; clk      ; None                        ; None                      ; 1.091 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[1]                       ; ChiaTan:U1_chia_tan|counter[12]                        ; clk        ; clk      ; None                        ; None                      ; 1.091 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[3]                       ; ChiaTan:U1_chia_tan|counter[14]                        ; clk        ; clk      ; None                        ; None                      ; 1.091 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ChiaTan:U1_chia_tan|counter[4]                       ; ChiaTan:U1_chia_tan|counter[15]                        ; clk        ; clk      ; None                        ; None                      ; 1.091 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                      ;                                                        ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                               ;
+-------+--------------+------------+--------------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                                   ; To      ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------+---------+------------+
; N/A   ; None         ; 24.354 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3] ; led1[0] ; clk        ;
; N/A   ; None         ; 23.837 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3] ; led1[6] ; clk        ;
; N/A   ; None         ; 23.799 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3] ; led1[7] ; clk        ;
; N/A   ; None         ; 23.748 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3] ; led1[3] ; clk        ;
; N/A   ; None         ; 23.655 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3] ; led1[5] ; clk        ;
; N/A   ; None         ; 23.631 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3] ; led1[2] ; clk        ;
; N/A   ; None         ; 23.627 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3] ; led1[1] ; clk        ;
; N/A   ; None         ; 23.357 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3] ; led1[4] ; clk        ;
; N/A   ; None         ; 22.953 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[4] ; led1[0] ; clk        ;
; N/A   ; None         ; 22.436 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[4] ; led1[6] ; clk        ;
; N/A   ; None         ; 22.415 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[5] ; led1[0] ; clk        ;
; N/A   ; None         ; 22.398 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[4] ; led1[7] ; clk        ;
; N/A   ; None         ; 22.347 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[4] ; led1[3] ; clk        ;
; N/A   ; None         ; 22.254 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[4] ; led1[5] ; clk        ;
; N/A   ; None         ; 22.230 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[4] ; led1[2] ; clk        ;
; N/A   ; None         ; 22.226 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[4] ; led1[1] ; clk        ;
; N/A   ; None         ; 21.956 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[4] ; led1[4] ; clk        ;
; N/A   ; None         ; 21.898 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[5] ; led1[6] ; clk        ;
; N/A   ; None         ; 21.860 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[5] ; led1[7] ; clk        ;
; N/A   ; None         ; 21.809 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[5] ; led1[3] ; clk        ;
; N/A   ; None         ; 21.716 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[5] ; led1[5] ; clk        ;
; N/A   ; None         ; 21.692 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[5] ; led1[2] ; clk        ;
; N/A   ; None         ; 21.688 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[5] ; led1[1] ; clk        ;
; N/A   ; None         ; 21.418 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[5] ; led1[4] ; clk        ;
; N/A   ; None         ; 19.664 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[2] ; led1[0] ; clk        ;
; N/A   ; None         ; 19.147 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[2] ; led1[6] ; clk        ;
; N/A   ; None         ; 19.109 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[2] ; led1[7] ; clk        ;
; N/A   ; None         ; 19.058 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[2] ; led1[3] ; clk        ;
; N/A   ; None         ; 18.965 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[2] ; led1[5] ; clk        ;
; N/A   ; None         ; 18.941 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[2] ; led1[2] ; clk        ;
; N/A   ; None         ; 18.937 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[2] ; led1[1] ; clk        ;
; N/A   ; None         ; 18.667 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[2] ; led1[4] ; clk        ;
; N/A   ; None         ; 17.959 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[1] ; led1[0] ; clk        ;
; N/A   ; None         ; 17.692 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3] ; led0[0] ; clk        ;
; N/A   ; None         ; 17.571 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3] ; led0[5] ; clk        ;
; N/A   ; None         ; 17.547 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3] ; led0[4] ; clk        ;
; N/A   ; None         ; 17.530 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3] ; led0[2] ; clk        ;
; N/A   ; None         ; 17.460 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3] ; led0[1] ; clk        ;
; N/A   ; None         ; 17.442 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[1] ; led1[6] ; clk        ;
; N/A   ; None         ; 17.404 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[1] ; led1[7] ; clk        ;
; N/A   ; None         ; 17.353 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[1] ; led1[3] ; clk        ;
; N/A   ; None         ; 17.260 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[1] ; led1[5] ; clk        ;
; N/A   ; None         ; 17.257 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3] ; led0[6] ; clk        ;
; N/A   ; None         ; 17.236 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[1] ; led1[2] ; clk        ;
; N/A   ; None         ; 17.232 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[1] ; led1[1] ; clk        ;
; N/A   ; None         ; 16.962 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[1] ; led1[4] ; clk        ;
; N/A   ; None         ; 16.535 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[5] ; led0[0] ; clk        ;
; N/A   ; None         ; 16.414 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[5] ; led0[5] ; clk        ;
; N/A   ; None         ; 16.390 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[5] ; led0[4] ; clk        ;
; N/A   ; None         ; 16.373 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[5] ; led0[2] ; clk        ;
; N/A   ; None         ; 16.303 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[5] ; led0[1] ; clk        ;
; N/A   ; None         ; 16.100 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[5] ; led0[6] ; clk        ;
; N/A   ; None         ; 16.047 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3] ; led0[3] ; clk        ;
; N/A   ; None         ; 15.920 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[0] ; led1[0] ; clk        ;
; N/A   ; None         ; 15.768 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[4] ; led0[0] ; clk        ;
; N/A   ; None         ; 15.674 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[2] ; led0[0] ; clk        ;
; N/A   ; None         ; 15.647 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[4] ; led0[5] ; clk        ;
; N/A   ; None         ; 15.623 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[4] ; led0[4] ; clk        ;
; N/A   ; None         ; 15.606 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[4] ; led0[2] ; clk        ;
; N/A   ; None         ; 15.553 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[2] ; led0[5] ; clk        ;
; N/A   ; None         ; 15.536 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[4] ; led0[1] ; clk        ;
; N/A   ; None         ; 15.529 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[2] ; led0[4] ; clk        ;
; N/A   ; None         ; 15.512 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[2] ; led0[2] ; clk        ;
; N/A   ; None         ; 15.442 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[2] ; led0[1] ; clk        ;
; N/A   ; None         ; 15.403 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[0] ; led1[6] ; clk        ;
; N/A   ; None         ; 15.365 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[0] ; led1[7] ; clk        ;
; N/A   ; None         ; 15.333 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[4] ; led0[6] ; clk        ;
; N/A   ; None         ; 15.314 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[0] ; led1[3] ; clk        ;
; N/A   ; None         ; 15.239 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[2] ; led0[6] ; clk        ;
; N/A   ; None         ; 15.221 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[0] ; led1[5] ; clk        ;
; N/A   ; None         ; 15.197 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[0] ; led1[2] ; clk        ;
; N/A   ; None         ; 15.193 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[0] ; led1[1] ; clk        ;
; N/A   ; None         ; 14.923 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[0] ; led1[4] ; clk        ;
; N/A   ; None         ; 14.890 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[5] ; led0[3] ; clk        ;
; N/A   ; None         ; 14.123 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[4] ; led0[3] ; clk        ;
; N/A   ; None         ; 14.029 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[2] ; led0[3] ; clk        ;
; N/A   ; None         ; 13.581 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[1] ; led0[0] ; clk        ;
; N/A   ; None         ; 13.460 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[1] ; led0[5] ; clk        ;
; N/A   ; None         ; 13.436 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[1] ; led0[4] ; clk        ;
; N/A   ; None         ; 13.419 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[1] ; led0[2] ; clk        ;
; N/A   ; None         ; 13.349 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[1] ; led0[1] ; clk        ;
; N/A   ; None         ; 13.146 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[1] ; led0[6] ; clk        ;
; N/A   ; None         ; 12.395 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[0] ; led0[0] ; clk        ;
; N/A   ; None         ; 12.274 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[0] ; led0[5] ; clk        ;
; N/A   ; None         ; 12.250 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[0] ; led0[4] ; clk        ;
; N/A   ; None         ; 12.233 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[0] ; led0[2] ; clk        ;
; N/A   ; None         ; 12.163 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[0] ; led0[1] ; clk        ;
; N/A   ; None         ; 11.960 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[0] ; led0[6] ; clk        ;
; N/A   ; None         ; 11.936 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[1] ; led0[3] ; clk        ;
; N/A   ; None         ; 11.495 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|state[0]     ; red     ; clk        ;
; N/A   ; None         ; 11.077 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|state[0]     ; yellow  ; clk        ;
; N/A   ; None         ; 11.034 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|state[1]     ; yellow  ; clk        ;
; N/A   ; None         ; 10.907 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|state[1]     ; red     ; clk        ;
; N/A   ; None         ; 10.750 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[0] ; led0[3] ; clk        ;
; N/A   ; None         ; 10.105 ns  ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|state[0]     ; green   ; clk        ;
; N/A   ; None         ; 9.958 ns   ; DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|state[1]     ; green   ; clk        ;
+-------+--------------+------------+--------------------------------------------------------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Nov 16 09:32:30 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TrafficLight -c TrafficLight --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "ChiaTan:U1_chia_tan|slow_clk" as buffer
Info: Clock "clk" has Internal fmax of 425.89 MHz between source register "ChiaTan:U1_chia_tan|counter[0]" and destination register "ChiaTan:U1_chia_tan|counter[25]" (period= 2.348 ns)
    Info: + Longest register to register delay is 2.162 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y19_N19; Fanout = 4; REG Node = 'ChiaTan:U1_chia_tan|counter[0]'
        Info: 2: + IC(0.539 ns) + CELL(0.309 ns) = 0.848 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan|Add0~2'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.883 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan|Add0~6'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.918 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan|Add0~10'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.953 ns; Loc. = LCCOMB_X33_Y18_N6; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan|Add0~14'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.988 ns; Loc. = LCCOMB_X33_Y18_N8; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan|Add0~18'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.023 ns; Loc. = LCCOMB_X33_Y18_N10; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan|Add0~22'
        Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 1.058 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan|Add0~26'
        Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 1.154 ns; Loc. = LCCOMB_X33_Y18_N14; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan|Add0~30'
        Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 1.189 ns; Loc. = LCCOMB_X33_Y18_N16; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan|Add0~34'
        Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 1.224 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan|Add0~38'
        Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 1.259 ns; Loc. = LCCOMB_X33_Y18_N20; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan|Add0~42'
        Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 1.294 ns; Loc. = LCCOMB_X33_Y18_N22; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan|Add0~46'
        Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 1.329 ns; Loc. = LCCOMB_X33_Y18_N24; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan|Add0~50'
        Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 1.364 ns; Loc. = LCCOMB_X33_Y18_N26; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan|Add0~54'
        Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 1.399 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan|Add0~58'
        Info: 17: + IC(0.000 ns) + CELL(0.200 ns) = 1.599 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan|Add0~62'
        Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 1.634 ns; Loc. = LCCOMB_X33_Y17_N0; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan|Add0~66'
        Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 1.669 ns; Loc. = LCCOMB_X33_Y17_N2; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan|Add0~70'
        Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 1.704 ns; Loc. = LCCOMB_X33_Y17_N4; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan|Add0~74'
        Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 1.739 ns; Loc. = LCCOMB_X33_Y17_N6; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan|Add0~78'
        Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 1.774 ns; Loc. = LCCOMB_X33_Y17_N8; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan|Add0~82'
        Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 1.809 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan|Add0~86'
        Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 1.844 ns; Loc. = LCCOMB_X33_Y17_N12; Fanout = 2; COMB Node = 'ChiaTan:U1_chia_tan|Add0~90'
        Info: 25: + IC(0.000 ns) + CELL(0.096 ns) = 1.940 ns; Loc. = LCCOMB_X33_Y17_N14; Fanout = 1; COMB Node = 'ChiaTan:U1_chia_tan|Add0~94'
        Info: 26: + IC(0.000 ns) + CELL(0.125 ns) = 2.065 ns; Loc. = LCCOMB_X33_Y17_N16; Fanout = 1; COMB Node = 'ChiaTan:U1_chia_tan|Add0~97'
        Info: 27: + IC(0.000 ns) + CELL(0.097 ns) = 2.162 ns; Loc. = LCFF_X33_Y17_N17; Fanout = 2; REG Node = 'ChiaTan:U1_chia_tan|counter[25]'
        Info: Total cell delay = 1.623 ns ( 75.07 % )
        Info: Total interconnect delay = 0.539 ns ( 24.93 % )
    Info: - Smallest clock skew is -0.002 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.479 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X33_Y17_N17; Fanout = 2; REG Node = 'ChiaTan:U1_chia_tan|counter[25]'
            Info: Total cell delay = 1.472 ns ( 59.38 % )
            Info: Total interconnect delay = 1.007 ns ( 40.62 % )
        Info: - Longest clock path from clock "clk" to source register is 2.481 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X33_Y19_N19; Fanout = 4; REG Node = 'ChiaTan:U1_chia_tan|counter[0]'
            Info: Total cell delay = 1.472 ns ( 59.33 % )
            Info: Total interconnect delay = 1.009 ns ( 40.67 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "clk" to destination pin "led1[0]" through register "DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3]" is 24.354 ns
    Info: + Longest clock path from clock "clk" to source register is 6.468 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.966 ns) + CELL(0.712 ns) = 3.532 ns; Loc. = LCFF_X33_Y17_N21; Fanout = 2; REG Node = 'ChiaTan:U1_chia_tan|slow_clk'
        Info: 3: + IC(1.633 ns) + CELL(0.000 ns) = 5.165 ns; Loc. = CLKCTRL_G10; Fanout = 14; COMB Node = 'ChiaTan:U1_chia_tan|slow_clk~clkctrl'
        Info: 4: + IC(0.685 ns) + CELL(0.618 ns) = 6.468 ns; Loc. = LCFF_X34_Y7_N1; Fanout = 8; REG Node = 'DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3]'
        Info: Total cell delay = 2.184 ns ( 33.77 % )
        Info: Total interconnect delay = 4.284 ns ( 66.23 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 17.792 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y7_N1; Fanout = 8; REG Node = 'DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den|time_left[3]'
        Info: 2: + IC(2.112 ns) + CELL(0.545 ns) = 2.657 ns; Loc. = LCCOMB_X37_Y26_N2; Fanout = 2; COMB Node = 'HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[1]~6'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.692 ns; Loc. = LCCOMB_X37_Y26_N4; Fanout = 2; COMB Node = 'HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[2]~10'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.727 ns; Loc. = LCCOMB_X37_Y26_N6; Fanout = 1; COMB Node = 'HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[3]~14'
        Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 2.852 ns; Loc. = LCCOMB_X37_Y26_N8; Fanout = 12; COMB Node = 'HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|add_sub_3_result_int[4]~17'
        Info: 6: + IC(2.077 ns) + CELL(0.346 ns) = 5.275 ns; Loc. = LCCOMB_X34_Y7_N24; Fanout = 2; COMB Node = 'HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[16]~3'
        Info: 7: + IC(2.013 ns) + CELL(0.516 ns) = 7.804 ns; Loc. = LCCOMB_X37_Y26_N18; Fanout = 2; COMB Node = 'HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~14'
        Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 7.839 ns; Loc. = LCCOMB_X37_Y26_N20; Fanout = 1; COMB Node = 'HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~18'
        Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 7.874 ns; Loc. = LCCOMB_X37_Y26_N22; Fanout = 1; COMB Node = 'HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~22'
        Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 7.999 ns; Loc. = LCCOMB_X37_Y26_N24; Fanout = 10; COMB Node = 'HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~25'
        Info: 11: + IC(2.083 ns) + CELL(0.516 ns) = 10.598 ns; Loc. = LCCOMB_X34_Y7_N12; Fanout = 2; COMB Node = 'HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~10'
        Info: 12: + IC(0.000 ns) + CELL(0.124 ns) = 10.722 ns; Loc. = LCCOMB_X34_Y7_N14; Fanout = 2; COMB Node = 'HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~14'
        Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 10.757 ns; Loc. = LCCOMB_X34_Y7_N16; Fanout = 1; COMB Node = 'HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~18'
        Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 10.792 ns; Loc. = LCCOMB_X34_Y7_N18; Fanout = 1; COMB Node = 'HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~22'
        Info: 15: + IC(0.000 ns) + CELL(0.125 ns) = 10.917 ns; Loc. = LCCOMB_X34_Y7_N20; Fanout = 4; COMB Node = 'HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_6~25'
        Info: 16: + IC(0.324 ns) + CELL(0.366 ns) = 11.607 ns; Loc. = LCCOMB_X34_Y7_N30; Fanout = 8; COMB Node = 'HienThiSo:U4_hien_thi_so|lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[26]~9'
        Info: 17: + IC(1.463 ns) + CELL(0.366 ns) = 13.436 ns; Loc. = LCCOMB_X39_Y17_N0; Fanout = 1; COMB Node = 'HienThiSo:U4_hien_thi_so|WideOr15~0'
        Info: 18: + IC(2.242 ns) + CELL(2.114 ns) = 17.792 ns; Loc. = PIN_P17; Fanout = 0; PIN Node = 'led1[0]'
        Info: Total cell delay = 5.478 ns ( 30.79 % )
        Info: Total interconnect delay = 12.314 ns ( 69.21 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Sat Nov 16 09:32:30 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


