Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 09:12:33 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_32_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 Delay1No16_instance/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.744ns (22.525%)  route 2.559ns (77.475%))
  Logic Levels:           9  (CARRY8=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 6.235 - 4.000 ) 
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.812ns (routing 0.711ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.646ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=12951, routed)       1.812     2.763    Delay1No16_instance/clk_IBUF_BUFG
    SLICE_X135Y420       FDCE                                         r  Delay1No16_instance/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y420       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.842 r  Delay1No16_instance/Y_reg[2]/Q
                         net (fo=4, routed)           0.947     3.789    Delay1No16_instance/Q[2]
    SLICE_X123Y464       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     3.840 r  Delay1No16_instance/geqOp_carry_i_15__0/O
                         net (fo=1, routed)           0.009     3.849    Sum1_1_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X123Y464       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.035 r  Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.061    Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X123Y465       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.076 r  Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.102    Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X123Y466       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.154 r  Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.291     4.445    Delay1No17_instance/CO[0]
    SLICE_X125Y471       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     4.480 f  Delay1No17_instance/shiftedFracY_d1[45]_i_3__0/O
                         net (fo=32, routed)          0.414     4.894    Delay1No17_instance/eqOp
    SLICE_X120Y461       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     4.944 r  Delay1No17_instance/shiftedFracY_d1[36]_i_3__0/O
                         net (fo=4, routed)           0.221     5.165    Delay1No17_instance/shiftedFracY_d1[36]_i_3__0_n_0
    SLICE_X122Y462       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     5.290 r  Delay1No17_instance/shiftedFracY_d1[9]_i_2__0/O
                         net (fo=4, routed)           0.285     5.575    Delay1No17_instance/Sum1_1_impl_instance/level2[10]
    SLICE_X121Y470       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     5.675 r  Delay1No17_instance/shiftedFracY_d1[33]_i_4__0/O
                         net (fo=2, routed)           0.268     5.943    Delay1No16_instance/Y_reg[26]_0[10]
    SLICE_X118Y468       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     5.994 r  Delay1No16_instance/shiftedFracY_d1[17]_i_1__0/O
                         net (fo=1, routed)           0.072     6.066    Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY[6]
    SLICE_X118Y468       FDRE                                         r  Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=12951, routed)       1.575     6.235    Sum1_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X118Y468       FDRE                                         r  Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[17]/C
                         clock pessimism              0.410     6.645    
                         clock uncertainty           -0.035     6.609    
    SLICE_X118Y468       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.634    Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[17]
  -------------------------------------------------------------------
                         required time                          6.634    
                         arrival time                          -6.066    
  -------------------------------------------------------------------
                         slack                                  0.569    




