{
  "module_name": "smuio_9_0_sh_mask.h",
  "hash_id": "979d007d61d0c58d839794f984e2776547a4a8ac398be7f02826b2a1e0b1a93a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/smuio/smuio_9_0_sh_mask.h",
  "human_readable_source": " \n#ifndef _smuio_9_0_SH_MASK_HEADER\n#define _smuio_9_0_SH_MASK_HEADER\n\n\n\n\n#define ROM_CNTL__CLOCK_GATING_EN__SHIFT                                                                      0x0\n#define ROM_CNTL__CLOCK_GATING_EN_MASK                                                                        0x00000001L\n\n#define ROM_STATUS__ROM_BUSY__SHIFT                                                                           0x0\n#define ROM_STATUS__ROM_BUSY_MASK                                                                             0x00000001L\n\n#define CGTT_ROM_CLK_CTRL0__ON_DELAY__SHIFT                                                                   0x0\n#define CGTT_ROM_CLK_CTRL0__OFF_HYSTERESIS__SHIFT                                                             0x4\n#define CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE1__SHIFT                                                             0x1e\n#define CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE0__SHIFT                                                             0x1f\n#define CGTT_ROM_CLK_CTRL0__ON_DELAY_MASK                                                                     0x0000000FL\n#define CGTT_ROM_CLK_CTRL0__OFF_HYSTERESIS_MASK                                                               0x00000FF0L\n#define CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE1_MASK                                                               0x40000000L\n#define CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE0_MASK                                                               0x80000000L\n\n#define ROM_INDEX__ROM_INDEX__SHIFT                                                                           0x0\n#define ROM_INDEX__ROM_INDEX_MASK                                                                             0x00FFFFFFL\n\n#define ROM_DATA__ROM_DATA__SHIFT                                                                             0x0\n#define ROM_DATA__ROM_DATA_MASK                                                                               0xFFFFFFFFL\n\n#define ROM_START__ROM_START__SHIFT                                                                           0x0\n#define ROM_START__ROM_START_MASK                                                                             0x00FFFFFFL\n\n#define ROM_SW_CNTL__DATA_SIZE__SHIFT                                                                         0x0\n#define ROM_SW_CNTL__COMMAND_SIZE__SHIFT                                                                      0x10\n#define ROM_SW_CNTL__ROM_SW_RETURN_DATA_ENABLE__SHIFT                                                         0x12\n#define ROM_SW_CNTL__DATA_SIZE_MASK                                                                           0x0000FFFFL\n#define ROM_SW_CNTL__COMMAND_SIZE_MASK                                                                        0x00030000L\n#define ROM_SW_CNTL__ROM_SW_RETURN_DATA_ENABLE_MASK                                                           0x00040000L\n\n#define ROM_SW_STATUS__ROM_SW_DONE__SHIFT                                                                     0x0\n#define ROM_SW_STATUS__ROM_SW_DONE_MASK                                                                       0x00000001L\n\n#define ROM_SW_COMMAND__ROM_SW_INSTRUCTION__SHIFT                                                             0x0\n#define ROM_SW_COMMAND__ROM_SW_ADDRESS__SHIFT                                                                 0x8\n#define ROM_SW_COMMAND__ROM_SW_INSTRUCTION_MASK                                                               0x000000FFL\n#define ROM_SW_COMMAND__ROM_SW_ADDRESS_MASK                                                                   0xFFFFFF00L\n\n#define ROM_SW_DATA_1__ROM_SW_DATA__SHIFT                                                                     0x0\n#define ROM_SW_DATA_1__ROM_SW_DATA_MASK                                                                       0xFFFFFFFFL\n\n#define ROM_SW_DATA_2__ROM_SW_DATA__SHIFT                                                                     0x0\n#define ROM_SW_DATA_2__ROM_SW_DATA_MASK                                                                       0xFFFFFFFFL\n\n#define ROM_SW_DATA_3__ROM_SW_DATA__SHIFT                                                                     0x0\n#define ROM_SW_DATA_3__ROM_SW_DATA_MASK                                                                       0xFFFFFFFFL\n\n#define ROM_SW_DATA_4__ROM_SW_DATA__SHIFT                                                                     0x0\n#define ROM_SW_DATA_4__ROM_SW_DATA_MASK                                                                       0xFFFFFFFFL\n\n#define ROM_SW_DATA_5__ROM_SW_DATA__SHIFT                                                                     0x0\n#define ROM_SW_DATA_5__ROM_SW_DATA_MASK                                                                       0xFFFFFFFFL\n\n#define ROM_SW_DATA_6__ROM_SW_DATA__SHIFT                                                                     0x0\n#define ROM_SW_DATA_6__ROM_SW_DATA_MASK                                                                       0xFFFFFFFFL\n\n#define ROM_SW_DATA_7__ROM_SW_DATA__SHIFT                                                                     0x0\n#define ROM_SW_DATA_7__ROM_SW_DATA_MASK                                                                       0xFFFFFFFFL\n\n#define ROM_SW_DATA_8__ROM_SW_DATA__SHIFT                                                                     0x0\n#define ROM_SW_DATA_8__ROM_SW_DATA_MASK                                                                       0xFFFFFFFFL\n\n#define ROM_SW_DATA_9__ROM_SW_DATA__SHIFT                                                                     0x0\n#define ROM_SW_DATA_9__ROM_SW_DATA_MASK                                                                       0xFFFFFFFFL\n\n#define ROM_SW_DATA_10__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_10__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_11__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_11__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_12__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_12__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_13__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_13__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_14__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_14__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_15__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_15__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_16__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_16__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_17__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_17__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_18__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_18__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_19__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_19__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_20__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_20__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_21__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_21__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_22__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_22__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_23__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_23__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_24__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_24__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_25__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_25__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_26__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_26__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_27__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_27__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_28__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_28__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_29__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_29__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_30__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_30__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_31__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_31__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_32__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_32__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_33__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_33__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_34__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_34__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_35__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_35__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_36__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_36__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_37__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_37__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_38__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_38__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_39__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_39__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_40__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_40__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_41__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_41__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_42__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_42__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_43__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_43__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_44__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_44__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_45__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_45__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_46__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_46__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_47__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_47__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_48__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_48__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_49__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_49__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_50__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_50__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_51__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_51__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_52__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_52__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_53__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_53__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_54__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_54__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_55__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_55__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_56__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_56__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_57__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_57__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_58__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_58__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_59__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_59__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_60__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_60__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_61__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_61__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_62__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_62__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_63__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_63__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n\n#define ROM_SW_DATA_64__ROM_SW_DATA__SHIFT                                                                    0x0\n#define ROM_SW_DATA_64__ROM_SW_DATA_MASK                                                                      0xFFFFFFFFL\n \n#define SMUSVI0_PLANE0_CURRENTVID__CURRENT_SVI0_PLANE0_VID__SHIFT                                             0x18\n#define SMUSVI0_PLANE0_CURRENTVID__CURRENT_SVI0_PLANE0_VID_MASK                                               0xFF000000L\n\n#define SMUSVI0_TEL_PLANE0__SVI0_PLANE0_VDDCOR__SHIFT                                                         0x10\n#define SMUSVI0_TEL_PLANE0__SVI0_PLANE0_VDDCOR_MASK                                                           0x01FF0000L\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}