m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/home/Documents/Fpga_proj/q_5_16b/simulation/modelsim
vq_5_16b
!s110 1571359643
!i10b 1
!s100 hBVUo7bcP<4;2gKnZ^D=>3
IL3BiP2^gMen]3F?X4cE<N3
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1571359638
8C:/Users/home/Documents/Fpga_proj/q_5_16b/q_5_16b.v
FC:/Users/home/Documents/Fpga_proj/q_5_16b/q_5_16b.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1571359643.000000
!s107 C:/Users/home/Documents/Fpga_proj/q_5_16b/q_5_16b.v|
!s90 -##implicit##push_minusfile_path##|C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-O0|-vlog01compat|-work|work|+incdir+C:/Users/home/Documents/Fpga_proj/q_5_16b|C:/Users/home/Documents/Fpga_proj/q_5_16b/q_5_16b.v|
Z3 !s101 -O0 -O0
!i113 1
o-O0 -O0 -vlog01compat -work work
!s92 -O0 -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_16b
Z4 tDisableOpt 1 CvgOpt 0
vq_5_16b_tb
!s110 1571359698
!i10b 1
!s100 2^]9OX]EikgloB=nYka>71
IGBLME6TM=k;CzF0S:i0ne2
R1
R0
w1571359696
8C:/Users/home/Documents/Fpga_proj/q_5_16b/q_5_16b_tb.v
FC:/Users/home/Documents/Fpga_proj/q_5_16b/q_5_16b_tb.v
L0 1
R2
r1
!s85 0
31
!s108 1571359698.000000
!s107 C:/Users/home/Documents/Fpga_proj/q_5_16b/q_5_16b_tb.v|
!s90 -##implicit##push_minusfile_path##|C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-O0|-work|work|C:/Users/home/Documents/Fpga_proj/q_5_16b/q_5_16b_tb.v|
R3
!i113 1
o-O0 -O0 -work work
R4
