
*** Running vivado
    with args -log global_controller.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source global_controller.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source global_controller.tcl -notrace
Command: synth_design -top global_controller -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6212 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 324.590 ; gain = 76.559
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'global_controller' [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/global_controller.vhd:53]
WARNING: [Synth 8-614] signal 'stack_reg' is read in the process but is not in the sensitivity list [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/global_controller.vhd:129]
WARNING: [Synth 8-614] signal 'clear' is read in the process but is not in the sensitivity list [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/global_controller.vhd:129]
WARNING: [Synth 8-614] signal 'fil_on' is read in the process but is not in the sensitivity list [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/global_controller.vhd:129]
WARNING: [Synth 8-614] signal 's_type' is read in the process but is not in the sensitivity list [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/global_controller.vhd:129]
WARNING: [Synth 8-614] signal 'filter_out' is read in the process but is not in the sensitivity list [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/global_controller.vhd:129]
INFO: [Synth 8-3491] module 'clk_wiz_12' declared at 'C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.runs/synth_1/.Xil/Vivado-12248-pc-b042-04/realtime/clk_wiz_12_stub.vhdl:5' bound to instance 'U1' of component 'clk_wiz_12' [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/global_controller.vhd:221]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_12' [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.runs/synth_1/.Xil/Vivado-12248-pc-b042-04/realtime/clk_wiz_12_stub.vhdl:13]
INFO: [Synth 8-3491] module 'audio_interface' declared at 'C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/audio_interface.vhd:34' bound to instance 'U2' of component 'audio_interface' [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/global_controller.vhd:225]
INFO: [Synth 8-638] synthesizing module 'audio_interface' [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/audio_interface.vhd:58]
INFO: [Synth 8-3491] module 'en_4_cycles' declared at 'C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/en_4_cycles.vhd:34' bound to instance 'U1' of component 'en_4_cycles' [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/audio_interface.vhd:96]
INFO: [Synth 8-638] synthesizing module 'en_4_cycles' [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/en_4_cycles.vhd:42]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/en_4_cycles.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'en_4_cycles' (1#1) [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/en_4_cycles.vhd:42]
INFO: [Synth 8-3491] module 'FSMD_microphone' declared at 'C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd:35' bound to instance 'U2' of component 'fsmd_microphone' [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/audio_interface.vhd:102]
INFO: [Synth 8-638] synthesizing module 'FSMD_microphone' [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element sample_out_ready_next_reg was removed.  [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'FSMD_microphone' (2#1) [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd:44]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/pwm.vhd:35' bound to instance 'U3' of component 'pwm' [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/audio_interface.vhd:110]
INFO: [Synth 8-638] synthesizing module 'pwm' [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'pwm' (3#1) [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'audio_interface' (4#1) [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/audio_interface.vhd:58]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.runs/synth_1/.Xil/Vivado-12248-pc-b042-04/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'U3' of component 'blk_mem_gen_0' [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/global_controller.vhd:240]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.runs/synth_1/.Xil/Vivado-12248-pc-b042-04/realtime/blk_mem_gen_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'fir_filter' declared at 'C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd:35' bound to instance 'U4' of component 'fir_filter' [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/global_controller.vhd:248]
INFO: [Synth 8-638] synthesizing module 'fir_filter' [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd:45]
INFO: [Synth 8-3491] module 'ctrl_fsm' declared at 'C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/ctrl_fsm.vhd:34' bound to instance 'UUT_fsm' of component 'ctrl_fsm' [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd:119]
INFO: [Synth 8-638] synthesizing module 'ctrl_fsm' [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/ctrl_fsm.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'ctrl_fsm' (5#1) [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/ctrl_fsm.vhd:44]
INFO: [Synth 8-3491] module 'fir_implementation' declared at 'C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/fir_implementation.vhd:34' bound to instance 'UUT_data_route' of component 'fir_implementation' [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd:128]
INFO: [Synth 8-638] synthesizing module 'fir_implementation' [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/fir_implementation.vhd:54]
INFO: [Synth 8-3491] module 'mux8' declared at 'C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/mux8.vhd:34' bound to instance 'UUT_M1' of component 'mux8' [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/fir_implementation.vhd:100]
INFO: [Synth 8-638] synthesizing module 'mux8' [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/mux8.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'mux8' (6#1) [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/mux8.vhd:49]
INFO: [Synth 8-3491] module 'mux8' declared at 'C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/mux8.vhd:34' bound to instance 'UUT_M2' of component 'mux8' [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/fir_implementation.vhd:111]
INFO: [Synth 8-3491] module 'mux8' declared at 'C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/mux8.vhd:34' bound to instance 'UUT_M3' of component 'mux8' [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/fir_implementation.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'fir_implementation' (7#1) [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/fir_implementation.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element c_3_reg was removed.  [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd:109]
WARNING: [Synth 8-6014] Unused sequential element c_4_reg was removed.  [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'fir_filter' (8#1) [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'global_controller' (9#1) [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/global_controller.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 364.668 ; gain = 116.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 364.668 ; gain = 116.637
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.runs/synth_1/.Xil/Vivado-12248-pc-b042-04/dcp5/clk_12megas_in_context.xdc] for cell 'U1'
Finished Parsing XDC File [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.runs/synth_1/.Xil/Vivado-12248-pc-b042-04/dcp5/clk_12megas_in_context.xdc] for cell 'U1'
Parsing XDC File [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.runs/synth_1/.Xil/Vivado-12248-pc-b042-04/dcp7/blk_mem_gen_0_in_context.xdc] for cell 'U3'
Finished Parsing XDC File [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.runs/synth_1/.Xil/Vivado-12248-pc-b042-04/dcp7/blk_mem_gen_0_in_context.xdc] for cell 'U3'
Parsing XDC File [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/constrs_1/imports/dsed_audio/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/constrs_1/imports/dsed_audio/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/constrs_1/imports/dsed_audio/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/global_controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/global_controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 677.902 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 677.902 ; gain = 429.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 677.902 ; gain = 429.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_sys. (constraint file  C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.runs/synth_1/.Xil/Vivado-12248-pc-b042-04/dcp5/clk_12megas_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_sys. (constraint file  C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.runs/synth_1/.Xil/Vivado-12248-pc-b042-04/dcp5/clk_12megas_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for U1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U3. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 677.902 ; gain = 429.871
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "dato2_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fst_cycle_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sample_out_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sample_req_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ctrl_fsm'
WARNING: [Synth 8-6014] Unused sequential element state_reg_reg was removed.  [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/ctrl_fsm.vhd:53]
INFO: [Synth 8-5544] ROM "sample_out_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element r3_state_reg was removed.  [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/fir_implementation.vhd:89]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/global_controller.vhd:140]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'global_controller'
WARNING: [Synth 8-6014] Unused sequential element state_reg_reg was removed.  [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/global_controller.vhd:117]
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element state_reg_reg was removed.  [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/ctrl_fsm.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element state_reg_reg was removed.  [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/ctrl_fsm.vhd:53]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                     s_0 |                              001 |                              001
                     s_1 |                              010 |                              010
                     s_2 |                              011 |                              011
                     s_3 |                              100 |                              100
                     s_4 |                              101 |                              101
                     s_5 |                              110 |                              110
                     s_6 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'ctrl_fsm'
WARNING: [Synth 8-6014] Unused sequential element state_reg_reg was removed.  [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/ctrl_fsm.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element state_reg_reg was removed.  [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/global_controller.vhd:117]
WARNING: [Synth 8-6014] Unused sequential element state_reg_reg was removed.  [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/global_controller.vhd:117]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                    play |                              001 |                              001
                     fil |                              010 |                              110
                     rep |                              011 |                              010
                 rev_rep |                              100 |                              011
                     clr |                              101 |                              101
                     rec |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'global_controller'
WARNING: [Synth 8-6014] Unused sequential element state_reg_reg was removed.  [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/global_controller.vhd:117]
WARNING: [Synth 8-327] inferring latch for variable 'stack_next_reg' [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/global_controller.vhd:123]
WARNING: [Synth 8-327] inferring latch for variable 'filter_in_reg' [C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/global_controller.vhd:207]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 677.902 ; gain = 429.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 11    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   7 Input     19 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 5     
	   7 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module global_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   7 Input     19 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 9     
Module en_4_cycles 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 3     
Module FSMD_microphone 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ctrl_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module fir_implementation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
Module fir_filter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U2/U2/fst_cycle_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U2/U2/state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U2/U3/sample_req_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design global_controller has port micro_LR driven by constant 1
WARNING: [Synth 8-3917] design global_controller has port jack_sd driven by constant 1
WARNING: [Synth 8-3332] Sequential element (U4/UUT_data_route/r3_state_reg[6]) is unused and will be removed from module global_controller.
WARNING: [Synth 8-3332] Sequential element (U4/UUT_data_route/r3_state_reg[5]) is unused and will be removed from module global_controller.
WARNING: [Synth 8-3332] Sequential element (U4/UUT_data_route/r3_state_reg[4]) is unused and will be removed from module global_controller.
WARNING: [Synth 8-3332] Sequential element (U4/UUT_data_route/r3_state_reg[3]) is unused and will be removed from module global_controller.
WARNING: [Synth 8-3332] Sequential element (U4/UUT_data_route/r3_state_reg[2]) is unused and will be removed from module global_controller.
WARNING: [Synth 8-3332] Sequential element (U4/UUT_data_route/r3_state_reg[1]) is unused and will be removed from module global_controller.
WARNING: [Synth 8-3332] Sequential element (U4/UUT_data_route/r3_state_reg[0]) is unused and will be removed from module global_controller.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 677.902 ; gain = 429.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'U1/clk_out1' to pin 'U1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 677.902 ; gain = 429.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 677.902 ; gain = 429.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 677.902 ; gain = 429.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 677.902 ; gain = 429.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 677.902 ; gain = 429.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 677.902 ; gain = 429.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 677.902 ; gain = 429.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 677.902 ; gain = 429.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 677.902 ; gain = 429.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_12    |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_0_bbox |     1|
|2     |clk_wiz_12_bbox    |     1|
|3     |CARRY4             |    21|
|4     |LUT1               |     7|
|5     |LUT2               |    64|
|6     |LUT3               |    32|
|7     |LUT4               |    42|
|8     |LUT5               |    83|
|9     |LUT6               |   116|
|10    |FDCE               |    13|
|11    |FDRE               |   151|
|12    |FDSE               |     1|
|13    |LD                 |    27|
|14    |IBUF               |     7|
|15    |OBUF               |     5|
+------+-------------------+------+

Report Instance Areas: 
+------+-------------------+-------------------+------+
|      |Instance           |Module             |Cells |
+------+-------------------+-------------------+------+
|1     |top                |                   |   578|
|2     |  U2               |audio_interface    |   160|
|3     |    U1             |en_4_cycles        |     6|
|4     |    U2             |FSMD_microphone    |   115|
|5     |    U3             |pwm                |    39|
|6     |  U4               |fir_filter         |   220|
|7     |    UUT_data_route |fir_implementation |    84|
|8     |    UUT_fsm        |ctrl_fsm           |    96|
+------+-------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 677.902 ; gain = 429.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 677.902 ; gain = 116.637
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 677.902 ; gain = 429.871
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  LD => LDCE: 27 instances

64 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 677.902 ; gain = 436.766
INFO: [Common 17-1381] The checkpoint 'C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.runs/synth_1/global_controller.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 677.902 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 17 13:27:57 2021...
