data = {
 'file_state'         :
{
 'file_path'        : '/home/eda/Project/risc-v/core/rooth.v'
,'last_modify_time' : 1656761854
}
,'code_inf_list'      :
[
{
 'logic_line_range'       : [0, -1]
,'real_line_range'        : [0, -1]
,'file_path'              : '/home/eda/Project/risc-v/core/rooth.v'
,'real_code_line_boundry' :
[]
}
]
,'module_inf_list'    :
[
{
 'module_name_sr'    : 
{
 'str'   : 'rooth'
,'range' : (15,7,15,11)
}
,'module_line_range' : (15,109)
,'inst_inf_list'     : 
[
{
 'submodule_name_sr' : 
{
 'str'   : 'inst_mem'
,'range' : (55,0,55,7)
}
,'inst_name_sr'      : 
{
 'str'   : 'u_inst_mem_0'
,'range' : (55,9,55,20)
}
,'inst_line_range'   : (55,58)
,'parm_cnt_inf_list' : 
[]
,'iocnt_inf_list'    : 
[
{
 'sub_name_sr'    : 
{
 'str'   : 'curr_pc_i'
,'range' : (56,5,56,13)
}
,'cnt_name_range' : (56,36,56,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'inst_o'
,'range' : (57,5,57,10)
}
,'cnt_name_range' : (57,36,57,66)
}
]
}
,
{
 'submodule_name_sr' : 
{
 'str'   : 'pc_reg'
,'range' : (60,0,60,5)
}
,'inst_name_sr'      : 
{
 'str'   : 'u_pc_reg0'
,'range' : (60,7,60,15)
}
,'inst_line_range'   : (60,66)
,'parm_cnt_inf_list' : 
[]
,'iocnt_inf_list'    : 
[
{
 'sub_name_sr'    : 
{
 'str'   : 'clk'
,'range' : (61,5,61,7)
}
,'cnt_name_range' : (61,36,61,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'rst_n'
,'range' : (62,5,62,9)
}
,'cnt_name_range' : (62,36,62,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'ena_o'
,'range' : (63,5,63,9)
}
,'cnt_name_range' : (63,36,63,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'next_pc_i'
,'range' : (64,5,64,13)
}
,'cnt_name_range' : (64,36,64,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'curr_pc_o'
,'range' : (65,5,65,13)
}
,'cnt_name_range' : (65,36,65,66)
}
]
}
,
{
 'submodule_name_sr' : 
{
 'str'   : 'mux_pc'
,'range' : (68,0,68,5)
}
,'inst_name_sr'      : 
{
 'str'   : 'u_mux_pc_0'
,'range' : (68,7,68,16)
}
,'inst_line_range'   : (68,76)
,'parm_cnt_inf_list' : 
[]
,'iocnt_inf_list'    : 
[
{
 'sub_name_sr'    : 
{
 'str'   : 'ena_i'
,'range' : (69,5,69,9)
}
,'cnt_name_range' : (69,36,69,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'branch_i'
,'range' : (70,5,70,12)
}
,'cnt_name_range' : (70,36,70,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'zero_i'
,'range' : (71,5,71,10)
}
,'cnt_name_range' : (71,36,71,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'jump_i'
,'range' : (72,5,72,10)
}
,'cnt_name_range' : (72,36,72,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'imm_i'
,'range' : (73,5,73,9)
}
,'cnt_name_range' : (73,36,73,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'curr_pc_i'
,'range' : (74,5,74,13)
}
,'cnt_name_range' : (74,36,74,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'next_pc_o'
,'range' : (75,5,75,13)
}
,'cnt_name_range' : (75,36,75,66)
}
]
}
,
{
 'submodule_name_sr' : 
{
 'str'   : 'ctrl'
,'range' : (78,0,78,3)
}
,'inst_name_sr'      : 
{
 'str'   : 'u_ctrl_0'
,'range' : (78,5,78,12)
}
,'inst_line_range'   : (78,89)
,'parm_cnt_inf_list' : 
[]
,'iocnt_inf_list'    : 
[
{
 'sub_name_sr'    : 
{
 'str'   : 'inst_i'
,'range' : (79,5,79,10)
}
,'cnt_name_range' : (79,36,79,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'branch_o'
,'range' : (80,5,80,12)
}
,'cnt_name_range' : (80,36,80,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'jump_o'
,'range' : (81,5,81,10)
}
,'cnt_name_range' : (81,36,81,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'reg_wr_en_o'
,'range' : (82,5,82,15)
}
,'cnt_name_range' : (82,36,82,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'reg_wr_adder_o'
,'range' : (83,5,83,18)
}
,'cnt_name_range' : (83,36,83,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'reg1_rd_adder_o'
,'range' : (84,5,84,19)
}
,'cnt_name_range' : (84,36,84,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'reg2_rd_adder_o'
,'range' : (85,5,85,19)
}
,'cnt_name_range' : (85,36,85,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'imm_gen_op_o'
,'range' : (86,5,86,16)
}
,'cnt_name_range' : (86,36,86,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'alu_op_o'
,'range' : (87,5,87,12)
}
,'cnt_name_range' : (87,36,87,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'alu_src_sel_o'
,'range' : (88,5,88,17)
}
,'cnt_name_range' : (88,36,88,66)
}
]
}
,
{
 'submodule_name_sr' : 
{
 'str'   : 'imm_gen'
,'range' : (91,0,91,6)
}
,'inst_name_sr'      : 
{
 'str'   : 'u_imm_gen_0'
,'range' : (91,8,91,18)
}
,'inst_line_range'   : (91,95)
,'parm_cnt_inf_list' : 
[]
,'iocnt_inf_list'    : 
[
{
 'sub_name_sr'    : 
{
 'str'   : 'inst_i'
,'range' : (92,5,92,10)
}
,'cnt_name_range' : (92,36,92,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'imm_gen_op_i'
,'range' : (93,5,93,16)
}
,'cnt_name_range' : (93,36,93,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'imm_o'
,'range' : (94,5,94,9)
}
,'cnt_name_range' : (94,36,94,66)
}
]
}
,
{
 'submodule_name_sr' : 
{
 'str'   : 'regs_array'
,'range' : (97,0,97,9)
}
,'inst_name_sr'      : 
{
 'str'   : 'u_regs_array_0'
,'range' : (97,11,97,24)
}
,'inst_line_range'   : (97,107)
,'parm_cnt_inf_list' : 
[]
,'iocnt_inf_list'    : 
[
{
 'sub_name_sr'    : 
{
 'str'   : 'clk'
,'range' : (98,5,98,7)
}
,'cnt_name_range' : (98,36,98,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'rst_n'
,'range' : (99,5,99,9)
}
,'cnt_name_range' : (99,36,99,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'reg_wr_en_i'
,'range' : (100,5,100,15)
}
,'cnt_name_range' : (100,36,100,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'reg_wr_adder_i'
,'range' : (101,5,101,18)
}
,'cnt_name_range' : (101,36,101,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'reg_wr_data_i'
,'range' : (102,5,102,17)
}
,'cnt_name_range' : (102,36,102,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'reg1_rd_adder_i'
,'range' : (103,5,103,19)
}
,'cnt_name_range' : (103,36,103,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'reg1_rd_data_o'
,'range' : (104,5,104,18)
}
,'cnt_name_range' : (104,36,104,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'reg2_rd_adder_i'
,'range' : (105,5,105,19)
}
,'cnt_name_range' : (105,36,105,66)
}
,
{
 'sub_name_sr'    : 
{
 'str'   : 'reg2_rd_data_o'
,'range' : (106,5,106,18)
}
,'cnt_name_range' : (106,36,106,66)
}
]
}
]
,'parm_inf_list'     : 
[]
,'io_inf_list'       : 
[
{
 'name_sr' : 
{
 'str'   : 'clk'
,'range' : (16,28,16,30)
}
,'type'    : 1
}
,
{
 'name_sr' : 
{
 'str'   : 'rst_n'
,'range' : (17,28,17,32)
}
,'type'    : 1
}
,
{
 'name_sr' : 
{
 'str'   : 'zero'
,'range' : (19,28,19,31)
}
,'type'    : 1
}
,
{
 'name_sr' : 
{
 'str'   : 'reg_wr_data'
,'range' : (20,28,20,38)
}
,'type'    : 1
}
]
,'code_inf_list'     : 
[
{
 'logic_line_range'       : [15, 109]
,'real_line_range'        : [15, 109]
,'file_path'              : '/home/eda/Project/risc-v/core/rooth.v'
,'real_code_line_boundry' :
[
[15, 5, 1]
,
[20, 2, 1]
,
[57, 2, 1]
,
[65, 2, 1]
,
[75, 2, 1]
,
[88, 2, 1]
,
[94, 2, 1]
,
[106, 2, 1]
]
}
]
}
]
,'macro_inf_list'     :
[]
,'wild_inst_inf_list' :
[]
}
