TimeQuest Timing Analyzer report for animation
Thu Apr 04 15:44:41 2013
Quartus II 64-Bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'fsm:inst19|y_Q.I'
 12. Slow Model Setup: 'score:inst8|freq_divider_1hz:comb_3|out'
 13. Slow Model Setup: 'CLOCK_50'
 14. Slow Model Setup: 'inst14|mypll|altpll_component|pll|clk[0]'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'inst14|mypll|altpll_component|pll|clk[0]'
 17. Slow Model Hold: 'score:inst8|freq_divider_1hz:comb_3|out'
 18. Slow Model Hold: 'fsm:inst19|y_Q.I'
 19. Slow Model Recovery: 'fsm:inst19|y_Q.I'
 20. Slow Model Recovery: 'CLOCK_50'
 21. Slow Model Removal: 'CLOCK_50'
 22. Slow Model Removal: 'fsm:inst19|y_Q.I'
 23. Slow Model Minimum Pulse Width: 'score:inst8|freq_divider_1hz:comb_3|out'
 24. Slow Model Minimum Pulse Width: 'fsm:inst19|y_Q.I'
 25. Slow Model Minimum Pulse Width: 'CLOCK_50'
 26. Slow Model Minimum Pulse Width: 'inst14|mypll|altpll_component|pll|clk[0]'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Fast Model Setup Summary
 32. Fast Model Hold Summary
 33. Fast Model Recovery Summary
 34. Fast Model Removal Summary
 35. Fast Model Minimum Pulse Width Summary
 36. Fast Model Setup: 'fsm:inst19|y_Q.I'
 37. Fast Model Setup: 'score:inst8|freq_divider_1hz:comb_3|out'
 38. Fast Model Setup: 'CLOCK_50'
 39. Fast Model Setup: 'inst14|mypll|altpll_component|pll|clk[0]'
 40. Fast Model Hold: 'CLOCK_50'
 41. Fast Model Hold: 'inst14|mypll|altpll_component|pll|clk[0]'
 42. Fast Model Hold: 'score:inst8|freq_divider_1hz:comb_3|out'
 43. Fast Model Hold: 'fsm:inst19|y_Q.I'
 44. Fast Model Recovery: 'fsm:inst19|y_Q.I'
 45. Fast Model Recovery: 'CLOCK_50'
 46. Fast Model Removal: 'CLOCK_50'
 47. Fast Model Removal: 'fsm:inst19|y_Q.I'
 48. Fast Model Minimum Pulse Width: 'score:inst8|freq_divider_1hz:comb_3|out'
 49. Fast Model Minimum Pulse Width: 'fsm:inst19|y_Q.I'
 50. Fast Model Minimum Pulse Width: 'CLOCK_50'
 51. Fast Model Minimum Pulse Width: 'inst14|mypll|altpll_component|pll|clk[0]'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Setup Transfers
 62. Hold Transfers
 63. Recovery Transfers
 64. Removal Transfers
 65. Report TCCS
 66. Report RSKM
 67. Unconstrained Paths
 68. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version ;
; Revision Name      ; animation                                                        ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C35F672C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                         ;
+------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------+----------------------------------------------+
; Clock Name                               ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                     ; Targets                                      ;
+------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------+----------------------------------------------+
; CLOCK_50                                 ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                            ; { CLOCK_50 }                                 ;
; fsm:inst19|y_Q.I                         ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                            ; { fsm:inst19|y_Q.I }                         ;
; inst14|mypll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst14|mypll|altpll_component|pll|inclk[0] ; { inst14|mypll|altpll_component|pll|clk[0] } ;
; score:inst8|freq_divider_1hz:comb_3|out  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                            ; { score:inst8|freq_divider_1hz:comb_3|out }  ;
+------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                        ;
+------------+-----------------+------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                               ; Note ;
+------------+-----------------+------------------------------------------+------+
; 88.45 MHz  ; 88.45 MHz       ; CLOCK_50                                 ;      ;
; 119.52 MHz ; 119.52 MHz      ; inst14|mypll|altpll_component|pll|clk[0] ;      ;
; 379.22 MHz ; 379.22 MHz      ; score:inst8|freq_divider_1hz:comb_3|out  ;      ;
+------------+-----------------+------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------+
; Slow Model Setup Summary                                           ;
+------------------------------------------+---------+---------------+
; Clock                                    ; Slack   ; End Point TNS ;
+------------------------------------------+---------+---------------+
; fsm:inst19|y_Q.I                         ; -11.298 ; -11.298       ;
; score:inst8|freq_divider_1hz:comb_3|out  ; -1.661  ; -26.333       ;
; CLOCK_50                                 ; -1.109  ; -3.326        ;
; inst14|mypll|altpll_component|pll|clk[0] ; 31.633  ; 0.000         ;
+------------------------------------------+---------+---------------+


+-------------------------------------------------------------------+
; Slow Model Hold Summary                                           ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK_50                                 ; -2.520 ; -4.755        ;
; inst14|mypll|altpll_component|pll|clk[0] ; 0.516  ; 0.000         ;
; score:inst8|freq_divider_1hz:comb_3|out  ; 0.526  ; 0.000         ;
; fsm:inst19|y_Q.I                         ; 5.562  ; 0.000         ;
+------------------------------------------+--------+---------------+


+-------------------------------------------+
; Slow Model Recovery Summary               ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; fsm:inst19|y_Q.I ; -4.443 ; -4.443        ;
; CLOCK_50         ; 17.950 ; 0.000         ;
+------------------+--------+---------------+


+------------------------------------------+
; Slow Model Removal Summary               ;
+------------------+-------+---------------+
; Clock            ; Slack ; End Point TNS ;
+------------------+-------+---------------+
; CLOCK_50         ; 1.735 ; 0.000         ;
; fsm:inst19|y_Q.I ; 3.877 ; 0.000         ;
+------------------+-------+---------------+


+-------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; score:inst8|freq_divider_1hz:comb_3|out  ; -0.500 ; -16.000       ;
; fsm:inst19|y_Q.I                         ; 0.500  ; 0.000         ;
; CLOCK_50                                 ; 7.620  ; 0.000         ;
; inst14|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'fsm:inst19|y_Q.I'                                                                                                       ;
+---------+----------------------------+--------------------------+--------------+------------------+--------------+------------+------------+
; Slack   ; From Node                  ; To Node                  ; Launch Clock ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------+--------------------------+--------------+------------------+--------------+------------+------------+
; -11.298 ; offsetHeli:inst27|out[2]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.499     ; 9.023      ;
; -11.129 ; offsetHeli:inst27|out[1]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.499     ; 8.854      ;
; -11.102 ; counter:inst|x[0]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.503     ; 8.823      ;
; -11.095 ; counter:inst|x[1]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.503     ; 8.816      ;
; -11.079 ; offsetHeli:inst28|out[0]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.503     ; 8.800      ;
; -10.943 ; offsetHeli:inst27|out[3]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.499     ; 8.668      ;
; -10.900 ; offsetHeli:inst27|out[4]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.499     ; 8.625      ;
; -10.836 ; counter:inst|x[2]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.503     ; 8.557      ;
; -10.796 ; counter:inst|x[3]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.503     ; 8.517      ;
; -10.679 ; counter:inst|x[4]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.503     ; 8.400      ;
; -10.641 ; offsetBlocks:inst26|out[0] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.523     ; 8.342      ;
; -10.623 ; counter:inst|y[0]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.491     ; 8.356      ;
; -10.567 ; offsetBlocks:inst26|out[2] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.523     ; 8.268      ;
; -10.562 ; offsetBlocks:inst26|out[1] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.523     ; 8.263      ;
; -10.524 ; counterA:inst3|x[1]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.510     ; 8.238      ;
; -10.516 ; offsetHeli:inst27|out[5]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.499     ; 8.241      ;
; -10.498 ; offsetHeli:inst28|out[2]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.503     ; 8.219      ;
; -10.472 ; counter:inst|y[2]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.490     ; 8.206      ;
; -10.427 ; offsetBlocks:inst26|out[4] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.523     ; 8.128      ;
; -10.358 ; counterC:inst5|x[0]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.517     ; 8.065      ;
; -10.356 ; counterA:inst3|x[0]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.510     ; 8.070      ;
; -10.301 ; counter:inst|y[1]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.490     ; 8.035      ;
; -10.301 ; offsetHeli:inst28|out[3]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.503     ; 8.022      ;
; -10.300 ; counter:inst|x[5]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.503     ; 8.021      ;
; -10.285 ; offsetHeli:inst28|out[1]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.495     ; 8.014      ;
; -10.238 ; offsetBlocks:inst26|out[3] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.523     ; 7.939      ;
; -10.173 ; counterB:inst20|x[0]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.522     ; 7.875      ;
; -10.165 ; offsetHeli:inst28|out[4]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.503     ; 7.886      ;
; -10.133 ; counterB:inst20|x[1]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.522     ; 7.835      ;
; -10.130 ; counter:inst|y[4]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.490     ; 7.864      ;
; -10.124 ; offsetHeli:inst27|out[6]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.499     ; 7.849      ;
; -10.115 ; counterC:inst5|x[3]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.517     ; 7.822      ;
; -10.072 ; counterC:inst5|x[1]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.517     ; 7.779      ;
; -10.051 ; offsetBlocks:inst26|out[5] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.523     ; 7.752      ;
; -10.032 ; offsetHeli:inst28|out[5]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.503     ; 7.753      ;
; -9.970  ; counter:inst|y[3]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.490     ; 7.704      ;
; -9.938  ; counterC:inst5|x[2]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.517     ; 7.645      ;
; -9.917  ; counter:inst|x[6]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.503     ; 7.638      ;
; -9.891  ; offsetBlocks:inst26|out[6] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.523     ; 7.592      ;
; -9.831  ; counterA:inst3|x[2]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.510     ; 7.545      ;
; -9.795  ; counterA:inst3|x[3]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.510     ; 7.509      ;
; -9.742  ; counterC:inst5|x[4]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.517     ; 7.449      ;
; -9.706  ; counterB:inst20|x[2]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.522     ; 7.408      ;
; -9.688  ; counterA:inst3|x[4]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.510     ; 7.402      ;
; -9.614  ; counterA:inst3|x[5]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.510     ; 7.328      ;
; -9.484  ; counter:inst|y[5]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.490     ; 7.218      ;
; -9.391  ; counterB:inst20|x[3]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.522     ; 7.093      ;
; -9.383  ; offsetHeli:inst27|out[7]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.499     ; 7.108      ;
; -9.323  ; counterC:inst5|x[5]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.517     ; 7.030      ;
; -9.225  ; counterA:inst3|x[6]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.510     ; 6.939      ;
; -9.082  ; counterB:inst20|x[4]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.522     ; 6.784      ;
; -9.029  ; offsetHeli:inst28|out[6]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.503     ; 6.750      ;
; -9.006  ; counter:inst|y[6]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.490     ; 6.740      ;
; -9.000  ; counterC:inst5|x[6]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.517     ; 6.707      ;
; -8.964  ; counterB:inst20|x[5]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.522     ; 6.666      ;
; -8.948  ; offsetBlocks:inst26|out[7] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.523     ; 6.649      ;
; -8.934  ; counter:inst|x[7]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.503     ; 6.655      ;
; -8.779  ; counterA:inst3|x[7]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.510     ; 6.493      ;
; -8.550  ; counterB:inst20|x[6]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.522     ; 6.252      ;
; -8.490  ; counterC:inst5|y[1]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.486     ; 6.228      ;
; -8.462  ; counterC:inst5|y[2]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.486     ; 6.200      ;
; -8.307  ; counterC:inst5|x[7]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.517     ; 6.014      ;
; -8.219  ; counterB:inst20|x[7]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.522     ; 5.921      ;
; -8.203  ; counterC:inst5|y[3]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.486     ; 5.941      ;
; -8.178  ; counterA:inst3|y[3]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.496     ; 5.906      ;
; -8.155  ; counterC:inst5|y[4]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.486     ; 5.893      ;
; -8.096  ; counterC:inst5|y[0]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.486     ; 5.834      ;
; -8.039  ; counterC:inst5|y[5]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.486     ; 5.777      ;
; -8.013  ; counterA:inst3|y[1]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.496     ; 5.741      ;
; -7.997  ; counterB:inst20|y[1]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.516     ; 5.705      ;
; -7.961  ; counterA:inst3|y[4]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.496     ; 5.689      ;
; -7.910  ; counterB:inst20|y[2]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.516     ; 5.618      ;
; -7.867  ; counterB:inst20|y[4]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.516     ; 5.575      ;
; -7.849  ; counterA:inst3|y[2]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.496     ; 5.577      ;
; -7.772  ; counterB:inst20|y[3]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.516     ; 5.480      ;
; -7.717  ; counterB:inst20|y[5]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.516     ; 5.425      ;
; -7.578  ; counterA:inst3|y[5]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.496     ; 5.306      ;
; -7.572  ; counterC:inst5|y[6]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.486     ; 5.310      ;
; -7.498  ; counterA:inst3|y[0]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.496     ; 5.226      ;
; -7.413  ; counterB:inst20|y[0]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.516     ; 5.121      ;
; -7.234  ; counterA:inst3|y[6]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.496     ; 4.962      ;
; -6.936  ; counterB:inst20|y[6]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.516     ; 4.644      ;
+---------+----------------------------+--------------------------+--------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'score:inst8|freq_divider_1hz:comb_3|out'                                                                                                                        ;
+--------+--------------------------+-------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node           ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.661 ; mux_all:inst29|collision ; score:inst8|Q[1]  ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.995      ; 3.192      ;
; -1.661 ; mux_all:inst29|collision ; score:inst8|Q[15] ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.995      ; 3.192      ;
; -1.661 ; mux_all:inst29|collision ; score:inst8|Q[14] ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.995      ; 3.192      ;
; -1.661 ; mux_all:inst29|collision ; score:inst8|Q[5]  ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.995      ; 3.192      ;
; -1.661 ; mux_all:inst29|collision ; score:inst8|Q[13] ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.995      ; 3.192      ;
; -1.661 ; mux_all:inst29|collision ; score:inst8|Q[4]  ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.995      ; 3.192      ;
; -1.661 ; mux_all:inst29|collision ; score:inst8|Q[10] ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.995      ; 3.192      ;
; -1.661 ; mux_all:inst29|collision ; score:inst8|Q[12] ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.995      ; 3.192      ;
; -1.661 ; mux_all:inst29|collision ; score:inst8|Q[11] ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.995      ; 3.192      ;
; -1.661 ; mux_all:inst29|collision ; score:inst8|Q[2]  ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.995      ; 3.192      ;
; -1.661 ; mux_all:inst29|collision ; score:inst8|Q[3]  ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.995      ; 3.192      ;
; -1.661 ; mux_all:inst29|collision ; score:inst8|Q[8]  ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.995      ; 3.192      ;
; -1.661 ; mux_all:inst29|collision ; score:inst8|Q[9]  ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.995      ; 3.192      ;
; -1.661 ; mux_all:inst29|collision ; score:inst8|Q[6]  ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.995      ; 3.192      ;
; -1.661 ; mux_all:inst29|collision ; score:inst8|Q[7]  ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.995      ; 3.192      ;
; -1.637 ; score:inst8|Q[1]         ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.673      ;
; -1.566 ; score:inst8|Q[1]         ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.602      ;
; -1.543 ; score:inst8|Q[2]         ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.579      ;
; -1.495 ; score:inst8|Q[1]         ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.531      ;
; -1.472 ; score:inst8|Q[2]         ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.508      ;
; -1.427 ; score:inst8|Q[0]         ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.463      ;
; -1.424 ; score:inst8|Q[1]         ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.460      ;
; -1.418 ; mux_all:inst29|collision ; score:inst8|Q[0]  ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.995      ; 2.949      ;
; -1.401 ; score:inst8|Q[2]         ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.437      ;
; -1.397 ; score:inst8|Q[4]         ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.433      ;
; -1.356 ; score:inst8|Q[0]         ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.392      ;
; -1.353 ; score:inst8|Q[1]         ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.389      ;
; -1.330 ; score:inst8|Q[2]         ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.366      ;
; -1.326 ; score:inst8|Q[4]         ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.362      ;
; -1.298 ; score:inst8|Q[0]         ; score:inst8|Q[0]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.334      ;
; -1.288 ; score:inst8|Q[3]         ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.324      ;
; -1.285 ; score:inst8|Q[0]         ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.321      ;
; -1.282 ; score:inst8|Q[1]         ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.318      ;
; -1.262 ; score:inst8|Q[6]         ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.298      ;
; -1.259 ; score:inst8|Q[2]         ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.295      ;
; -1.255 ; score:inst8|Q[4]         ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.291      ;
; -1.217 ; score:inst8|Q[3]         ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.253      ;
; -1.214 ; score:inst8|Q[0]         ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.250      ;
; -1.211 ; score:inst8|Q[1]         ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.247      ;
; -1.191 ; score:inst8|Q[6]         ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.227      ;
; -1.188 ; score:inst8|Q[2]         ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.224      ;
; -1.184 ; score:inst8|Q[4]         ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.220      ;
; -1.146 ; score:inst8|Q[5]         ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.182      ;
; -1.146 ; score:inst8|Q[3]         ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.182      ;
; -1.143 ; score:inst8|Q[0]         ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.179      ;
; -1.120 ; score:inst8|Q[6]         ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.156      ;
; -1.117 ; score:inst8|Q[2]         ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.153      ;
; -1.113 ; score:inst8|Q[4]         ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.149      ;
; -1.075 ; score:inst8|Q[5]         ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.111      ;
; -1.075 ; score:inst8|Q[3]         ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.111      ;
; -1.072 ; score:inst8|Q[0]         ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.108      ;
; -1.052 ; score:inst8|Q[1]         ; score:inst8|Q[8]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.088      ;
; -1.049 ; score:inst8|Q[6]         ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.085      ;
; -1.042 ; score:inst8|Q[4]         ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.078      ;
; -1.037 ; score:inst8|Q[7]         ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.073      ;
; -1.004 ; score:inst8|Q[5]         ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.040      ;
; -1.004 ; score:inst8|Q[3]         ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.040      ;
; -1.001 ; score:inst8|Q[0]         ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.037      ;
; -0.981 ; score:inst8|Q[1]         ; score:inst8|Q[7]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.017      ;
; -0.978 ; score:inst8|Q[6]         ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.014      ;
; -0.971 ; score:inst8|Q[4]         ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.007      ;
; -0.966 ; score:inst8|Q[7]         ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 2.002      ;
; -0.958 ; score:inst8|Q[2]         ; score:inst8|Q[8]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.994      ;
; -0.945 ; score:inst8|Q[8]         ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.981      ;
; -0.933 ; score:inst8|Q[5]         ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.969      ;
; -0.933 ; score:inst8|Q[3]         ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.969      ;
; -0.910 ; score:inst8|Q[1]         ; score:inst8|Q[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.946      ;
; -0.907 ; score:inst8|Q[6]         ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.943      ;
; -0.895 ; score:inst8|Q[7]         ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.931      ;
; -0.887 ; score:inst8|Q[2]         ; score:inst8|Q[7]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.923      ;
; -0.876 ; score:inst8|Q[10]        ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.912      ;
; -0.874 ; score:inst8|Q[8]         ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.910      ;
; -0.862 ; score:inst8|Q[5]         ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.898      ;
; -0.862 ; score:inst8|Q[3]         ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.898      ;
; -0.842 ; score:inst8|Q[0]         ; score:inst8|Q[8]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.878      ;
; -0.839 ; score:inst8|Q[1]         ; score:inst8|Q[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.875      ;
; -0.836 ; score:inst8|Q[6]         ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.872      ;
; -0.824 ; score:inst8|Q[7]         ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.860      ;
; -0.817 ; score:inst8|Q[9]         ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.853      ;
; -0.816 ; score:inst8|Q[2]         ; score:inst8|Q[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.852      ;
; -0.812 ; score:inst8|Q[4]         ; score:inst8|Q[8]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.848      ;
; -0.805 ; score:inst8|Q[10]        ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.841      ;
; -0.803 ; score:inst8|Q[8]         ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.839      ;
; -0.791 ; score:inst8|Q[5]         ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.827      ;
; -0.777 ; score:inst8|Q[12]        ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.813      ;
; -0.771 ; score:inst8|Q[0]         ; score:inst8|Q[7]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.807      ;
; -0.768 ; score:inst8|Q[1]         ; score:inst8|Q[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.804      ;
; -0.753 ; score:inst8|Q[7]         ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.789      ;
; -0.746 ; score:inst8|Q[9]         ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.782      ;
; -0.745 ; score:inst8|Q[2]         ; score:inst8|Q[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.781      ;
; -0.741 ; score:inst8|Q[4]         ; score:inst8|Q[7]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.777      ;
; -0.734 ; score:inst8|Q[10]        ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.770      ;
; -0.732 ; score:inst8|Q[8]         ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.768      ;
; -0.720 ; score:inst8|Q[5]         ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.756      ;
; -0.706 ; score:inst8|Q[12]        ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.742      ;
; -0.703 ; score:inst8|Q[3]         ; score:inst8|Q[8]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.739      ;
; -0.700 ; score:inst8|Q[0]         ; score:inst8|Q[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.736      ;
; -0.697 ; score:inst8|Q[1]         ; score:inst8|Q[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.733      ;
; -0.682 ; score:inst8|Q[7]         ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.718      ;
; -0.677 ; score:inst8|Q[6]         ; score:inst8|Q[8]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.713      ;
+--------+--------------------------+-------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                ;
+--------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                                                                                                                ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -1.109 ; score:inst8|Q[6]         ; levels:inst25|level[2]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.695      ;
; -1.109 ; score:inst8|Q[6]         ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.695      ;
; -1.108 ; score:inst8|Q[6]         ; levels:inst25|level[1]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.694      ;
; -1.080 ; score:inst8|Q[0]         ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.666      ;
; -1.001 ; score:inst8|Q[8]         ; levels:inst25|level[2]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.587      ;
; -1.001 ; score:inst8|Q[8]         ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.587      ;
; -1.000 ; score:inst8|Q[8]         ; levels:inst25|level[1]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.586      ;
; -0.991 ; score:inst8|Q[9]         ; levels:inst25|level[2]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.577      ;
; -0.991 ; score:inst8|Q[9]         ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.577      ;
; -0.990 ; score:inst8|Q[9]         ; levels:inst25|level[1]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.576      ;
; -0.883 ; score:inst8|Q[2]         ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.469      ;
; -0.816 ; score:inst8|Q[10]        ; levels:inst25|level[2]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.402      ;
; -0.816 ; score:inst8|Q[10]        ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.402      ;
; -0.815 ; score:inst8|Q[10]        ; levels:inst25|level[1]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.401      ;
; -0.779 ; score:inst8|Q[7]         ; levels:inst25|level[2]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.365      ;
; -0.779 ; score:inst8|Q[7]         ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.365      ;
; -0.778 ; score:inst8|Q[7]         ; levels:inst25|level[1]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.364      ;
; -0.760 ; score:inst8|Q[1]         ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.346      ;
; -0.724 ; score:inst8|Q[15]        ; levels:inst25|level[2]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.310      ;
; -0.724 ; score:inst8|Q[15]        ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.310      ;
; -0.723 ; score:inst8|Q[15]        ; levels:inst25|level[1]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.309      ;
; -0.666 ; score:inst8|Q[4]         ; levels:inst25|level[2]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.252      ;
; -0.666 ; score:inst8|Q[4]         ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.252      ;
; -0.665 ; score:inst8|Q[4]         ; levels:inst25|level[1]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.251      ;
; -0.608 ; score:inst8|Q[3]         ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.194      ;
; -0.600 ; score:inst8|Q[12]        ; levels:inst25|level[2]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.186      ;
; -0.600 ; score:inst8|Q[12]        ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.186      ;
; -0.599 ; score:inst8|Q[12]        ; levels:inst25|level[1]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.185      ;
; -0.537 ; score:inst8|Q[14]        ; levels:inst25|level[2]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.123      ;
; -0.537 ; score:inst8|Q[14]        ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.123      ;
; -0.536 ; score:inst8|Q[14]        ; levels:inst25|level[1]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.122      ;
; -0.498 ; score:inst8|Q[11]        ; levels:inst25|level[2]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.084      ;
; -0.498 ; score:inst8|Q[11]        ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.084      ;
; -0.497 ; score:inst8|Q[11]        ; levels:inst25|level[1]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 2.083      ;
; -0.311 ; score:inst8|Q[5]         ; levels:inst25|level[2]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 1.897      ;
; -0.311 ; score:inst8|Q[5]         ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 1.897      ;
; -0.310 ; score:inst8|Q[5]         ; levels:inst25|level[1]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 1.896      ;
; -0.226 ; score:inst8|Q[13]        ; levels:inst25|level[2]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 1.812      ;
; -0.226 ; score:inst8|Q[13]        ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 1.812      ;
; -0.225 ; score:inst8|Q[13]        ; levels:inst25|level[1]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.550      ; 1.811      ;
; 1.103  ; mux_all:inst29|collision ; fsm:inst19|y_Q.A                                                                                                                       ; fsm:inst19|y_Q.I                        ; CLOCK_50    ; 0.500        ; 1.511      ; 0.944      ;
; 2.505  ; fsm:inst19|y_Q.I         ; fsm:inst19|y_Q.A                                                                                                                       ; fsm:inst19|y_Q.I                        ; CLOCK_50    ; 0.500        ; 2.661      ; 0.942      ;
; 2.790  ; fsm:inst19|y_Q.I         ; fsm:inst19|y_Q.I                                                                                                                       ; fsm:inst19|y_Q.I                        ; CLOCK_50    ; 0.500        ; 2.661      ; 0.657      ;
; 3.005  ; fsm:inst19|y_Q.I         ; fsm:inst19|y_Q.A                                                                                                                       ; fsm:inst19|y_Q.I                        ; CLOCK_50    ; 1.000        ; 2.661      ; 0.942      ;
; 3.290  ; fsm:inst19|y_Q.I         ; fsm:inst19|y_Q.I                                                                                                                       ; fsm:inst19|y_Q.I                        ; CLOCK_50    ; 1.000        ; 2.661      ; 0.657      ;
; 8.694  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~portb_we_reg         ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.091      ; 11.362     ;
; 8.711  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.103      ; 11.357     ;
; 8.721  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_we_reg        ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.110      ; 11.354     ;
; 8.809  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.086      ; 11.242     ;
; 8.809  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.070      ; 11.226     ;
; 8.809  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.086      ; 11.242     ;
; 8.809  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.086      ; 11.242     ;
; 8.809  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.086      ; 11.242     ;
; 8.809  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.086      ; 11.242     ;
; 8.809  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.086      ; 11.242     ;
; 8.809  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.086      ; 11.242     ;
; 8.809  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.086      ; 11.242     ;
; 8.809  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.086      ; 11.242     ;
; 8.809  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.086      ; 11.242     ;
; 8.809  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.086      ; 11.242     ;
; 8.809  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.086      ; 11.242     ;
; 8.809  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.086      ; 11.242     ;
; 8.829  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_we_reg         ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.098      ; 11.234     ;
; 8.829  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_datain_reg0    ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.082      ; 11.218     ;
; 8.829  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg0   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.098      ; 11.234     ;
; 8.829  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg1   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.098      ; 11.234     ;
; 8.829  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg2   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.098      ; 11.234     ;
; 8.829  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg3   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.098      ; 11.234     ;
; 8.829  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg4   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.098      ; 11.234     ;
; 8.829  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg5   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.098      ; 11.234     ;
; 8.829  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg6   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.098      ; 11.234     ;
; 8.829  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg7   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.098      ; 11.234     ;
; 8.829  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg8   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.098      ; 11.234     ;
; 8.829  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg9   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.098      ; 11.234     ;
; 8.829  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg10  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.098      ; 11.234     ;
; 8.829  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg11  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.098      ; 11.234     ;
; 8.829  ; counter:inst|y[0]        ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~portb_we_reg         ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.103      ; 11.239     ;
; 8.841  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_we_reg         ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.103      ; 11.227     ;
; 8.841  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_datain_reg0    ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.087      ; 11.211     ;
; 8.841  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_address_reg0   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.103      ; 11.227     ;
; 8.841  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_address_reg1   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.103      ; 11.227     ;
; 8.841  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_address_reg2   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.103      ; 11.227     ;
; 8.841  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_address_reg3   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.103      ; 11.227     ;
; 8.841  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_address_reg4   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.103      ; 11.227     ;
; 8.841  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_address_reg5   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.103      ; 11.227     ;
; 8.841  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_address_reg6   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.103      ; 11.227     ;
; 8.841  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_address_reg7   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.103      ; 11.227     ;
; 8.841  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_address_reg8   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.103      ; 11.227     ;
; 8.841  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_address_reg9   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.103      ; 11.227     ;
; 8.841  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_address_reg10  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.103      ; 11.227     ;
; 8.841  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_address_reg11  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.103      ; 11.227     ;
; 8.846  ; counter:inst|y[0]        ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.115      ; 11.234     ;
; 8.851  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~portb_datain_reg0    ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.075      ; 11.189     ;
; 8.851  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~portb_address_reg0   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.091      ; 11.205     ;
; 8.851  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~portb_address_reg1   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.091      ; 11.205     ;
; 8.851  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~portb_address_reg2   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.091      ; 11.205     ;
; 8.851  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~portb_address_reg3   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.091      ; 11.205     ;
; 8.851  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~portb_address_reg4   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.091      ; 11.205     ;
; 8.851  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~portb_address_reg5   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.091      ; 11.205     ;
; 8.851  ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~portb_address_reg6   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.091      ; 11.205     ;
+--------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst14|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                                                                                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 31.633 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg0  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.402      ;
; 31.633 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg1  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.402      ;
; 31.633 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg2  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.402      ;
; 31.633 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg3  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.402      ;
; 31.633 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg4  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.402      ;
; 31.633 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg5  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.402      ;
; 31.633 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg6  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.402      ;
; 31.633 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg7  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.402      ;
; 31.633 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg8  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.402      ;
; 31.633 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg9  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.402      ;
; 31.633 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg10 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.402      ;
; 31.633 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg11 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.402      ;
; 31.669 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg0  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.359      ;
; 31.669 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg1  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.359      ;
; 31.669 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg2  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.359      ;
; 31.669 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg3  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.359      ;
; 31.669 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg4  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.359      ;
; 31.669 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg5  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.359      ;
; 31.669 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg6  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.359      ;
; 31.669 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg7  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.359      ;
; 31.669 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg8  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.359      ;
; 31.669 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg9  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.359      ;
; 31.669 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg10 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.359      ;
; 31.669 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg11 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.359      ;
; 31.824 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg0  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.211      ;
; 31.824 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg1  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.211      ;
; 31.824 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg2  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.211      ;
; 31.824 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg3  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.211      ;
; 31.824 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg4  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.211      ;
; 31.824 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg5  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.211      ;
; 31.824 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg6  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.211      ;
; 31.824 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg7  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.211      ;
; 31.824 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg8  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.211      ;
; 31.824 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg9  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.211      ;
; 31.824 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg10 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.211      ;
; 31.824 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg11 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.211      ;
; 31.860 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg0  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.168      ;
; 31.860 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg1  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.168      ;
; 31.860 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg2  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.168      ;
; 31.860 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg3  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.168      ;
; 31.860 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg4  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.168      ;
; 31.860 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg5  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.168      ;
; 31.860 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg6  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.168      ;
; 31.860 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg7  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.168      ;
; 31.860 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg8  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.168      ;
; 31.860 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg9  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.168      ;
; 31.860 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg10 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.168      ;
; 31.860 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg11 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.168      ;
; 31.881 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg0  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.154      ;
; 31.881 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg1  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.154      ;
; 31.881 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg2  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.154      ;
; 31.881 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg3  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.154      ;
; 31.881 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg4  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.154      ;
; 31.881 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg5  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.154      ;
; 31.881 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg6  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.154      ;
; 31.881 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg7  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.154      ;
; 31.881 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg8  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.154      ;
; 31.881 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg9  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.154      ;
; 31.881 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg10 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.154      ;
; 31.881 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg11 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.154      ;
; 31.909 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg0  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.126      ;
; 31.909 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg1  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.126      ;
; 31.909 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg2  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.126      ;
; 31.909 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg3  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.126      ;
; 31.909 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg4  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.126      ;
; 31.909 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg5  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.126      ;
; 31.909 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg6  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.126      ;
; 31.909 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg7  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.126      ;
; 31.909 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg8  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.126      ;
; 31.909 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg9  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.126      ;
; 31.909 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg10 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.126      ;
; 31.909 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg11 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.126      ;
; 31.917 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg0  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.111      ;
; 31.917 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg1  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.111      ;
; 31.917 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg2  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.111      ;
; 31.917 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg3  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.111      ;
; 31.917 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg4  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.111      ;
; 31.917 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg5  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.111      ;
; 31.917 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg6  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.111      ;
; 31.917 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg7  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.111      ;
; 31.917 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg8  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.111      ;
; 31.917 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg9  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.111      ;
; 31.917 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg10 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.111      ;
; 31.917 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg11 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 8.111      ;
; 31.927 ; vga_adapter:inst14|vga_controller:controller|yCounter[3] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg0  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.108      ;
; 31.927 ; vga_adapter:inst14|vga_controller:controller|yCounter[3] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg1  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.108      ;
; 31.927 ; vga_adapter:inst14|vga_controller:controller|yCounter[3] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg2  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.108      ;
; 31.927 ; vga_adapter:inst14|vga_controller:controller|yCounter[3] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg3  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.108      ;
; 31.927 ; vga_adapter:inst14|vga_controller:controller|yCounter[3] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg4  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.108      ;
; 31.927 ; vga_adapter:inst14|vga_controller:controller|yCounter[3] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg5  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.108      ;
; 31.927 ; vga_adapter:inst14|vga_controller:controller|yCounter[3] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg6  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.108      ;
; 31.927 ; vga_adapter:inst14|vga_controller:controller|yCounter[3] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg7  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.108      ;
; 31.927 ; vga_adapter:inst14|vga_controller:controller|yCounter[3] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg8  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.108      ;
; 31.927 ; vga_adapter:inst14|vga_controller:controller|yCounter[3] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg9  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.108      ;
; 31.927 ; vga_adapter:inst14|vga_controller:controller|yCounter[3] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg10 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.108      ;
; 31.927 ; vga_adapter:inst14|vga_controller:controller|yCounter[3] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg11 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.108      ;
; 31.941 ; vga_adapter:inst14|vga_controller:controller|yCounter[5] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg0  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.094      ;
; 31.941 ; vga_adapter:inst14|vga_controller:controller|yCounter[5] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg1  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.094      ;
; 31.941 ; vga_adapter:inst14|vga_controller:controller|yCounter[5] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg2  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.094      ;
; 31.941 ; vga_adapter:inst14|vga_controller:controller|yCounter[5] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg3  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.094      ;
+--------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                             ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -2.520 ; fsm:inst19|y_Q.I                              ; fsm:inst19|y_Q.I                              ; fsm:inst19|y_Q.I                        ; CLOCK_50    ; 0.000        ; 2.661      ; 0.657      ;
; -2.235 ; fsm:inst19|y_Q.I                              ; fsm:inst19|y_Q.A                              ; fsm:inst19|y_Q.I                        ; CLOCK_50    ; 0.000        ; 2.661      ; 0.942      ;
; -2.020 ; fsm:inst19|y_Q.I                              ; fsm:inst19|y_Q.I                              ; fsm:inst19|y_Q.I                        ; CLOCK_50    ; -0.500       ; 2.661      ; 0.657      ;
; -1.735 ; fsm:inst19|y_Q.I                              ; fsm:inst19|y_Q.A                              ; fsm:inst19|y_Q.I                        ; CLOCK_50    ; -0.500       ; 2.661      ; 0.942      ;
; -0.333 ; mux_all:inst29|collision                      ; fsm:inst19|y_Q.A                              ; fsm:inst19|y_Q.I                        ; CLOCK_50    ; -0.500       ; 1.511      ; 0.944      ;
; 0.391  ; fsm:inst19|y_Q.C                              ; fsm:inst19|y_Q.C                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fsm:inst19|y_Q.G                              ; fsm:inst19|y_Q.G                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fsm:inst19|y_Q.B                              ; fsm:inst19|y_Q.B                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fsm:inst19|y_Q.F                              ; fsm:inst19|y_Q.F                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fsm:inst19|y_Q.Z                              ; fsm:inst19|y_Q.Z                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fsm:inst19|y_Q.X                              ; fsm:inst19|y_Q.X                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fsm:inst19|y_Q.D                              ; fsm:inst19|y_Q.D                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; delayer:inst1|count[0]                        ; delayer:inst1|count[0]                        ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; counter:inst|color[1]                         ; counter:inst|color[1]                         ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; counterA:inst3|color[0]                       ; counterA:inst3|color[0]                       ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; counterB:inst20|color[0]                      ; counterB:inst20|color[0]                      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; counterC:inst5|color[0]                       ; counterC:inst5|color[0]                       ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.448  ; score:inst8|Q[14]                             ; levels:inst25|level[1]                        ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 0.000        ; 0.550      ; 1.264      ;
; 0.499  ; score:inst8|Q[14]                             ; levels:inst25|level[2]                        ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 0.000        ; 0.550      ; 1.315      ;
; 0.526  ; offsetHeli:inst28|out[6]                      ; offsetHeli:inst28|out[6]                      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.533  ; counterB:inst20|done                          ; fsm:inst19|y_Q.X                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.535  ; counterB:inst20|done                          ; fsm:inst19|y_Q.Z                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.801      ;
; 0.539  ; delayer:inst1|count[24]                       ; delayer:inst1|count[24]                       ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.542  ; counterC:inst5|done                           ; fsm:inst19|y_Q.D                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.808      ;
; 0.543  ; counterC:inst5|done                           ; fsm:inst19|y_Q.H                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.809      ;
; 0.589  ; counterA:inst3|y[6]                           ; counterA:inst3|y[6]                           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.855      ;
; 0.635  ; score:inst8|Q[15]                             ; levels:inst25|level[1]                        ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 0.000        ; 0.550      ; 1.451      ;
; 0.674  ; score:inst8|Q[15]                             ; levels:inst25|level[2]                        ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 0.000        ; 0.550      ; 1.490      ;
; 0.708  ; fsm:inst19|y_Q.B                              ; fsm:inst19|y_Q.C                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.974      ;
; 0.739  ; counterB:inst20|y[6]                          ; counterB:inst20|y[6]                          ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.005      ;
; 0.752  ; score:inst8|Q[4]                              ; levels:inst25|level[1]                        ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 0.000        ; 0.550      ; 1.568      ;
; 0.756  ; score:inst8|Q[4]                              ; levels:inst25|level[0]                        ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 0.000        ; 0.550      ; 1.572      ;
; 0.766  ; score:inst8|Q[4]                              ; levels:inst25|level[2]                        ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 0.000        ; 0.550      ; 1.582      ;
; 0.789  ; counterC:inst5|done                           ; fsm:inst19|y_Q.X                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.055      ;
; 0.791  ; counterC:inst5|done                           ; fsm:inst19|y_Q.Z                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.057      ;
; 0.794  ; counterA:inst3|x[4]                           ; counterA:inst3|x[4]                           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.060      ;
; 0.796  ; delayer:inst1|count[13]                       ; delayer:inst1|count[13]                       ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.062      ;
; 0.797  ; score:inst8|freq_divider_1hz:comb_3|count[13] ; score:inst8|freq_divider_1hz:comb_3|count[13] ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.063      ;
; 0.797  ; counterA:inst3|y[2]                           ; counterA:inst3|y[2]                           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.063      ;
; 0.799  ; delayer:inst1|count[4]                        ; delayer:inst1|count[4]                        ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; delayer:inst1|count[1]                        ; delayer:inst1|count[1]                        ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.803  ; counterA:inst3|x[1]                           ; counterA:inst3|x[1]                           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.803  ; offsetBlocks:inst26|out[0]                    ; offsetBlocks:inst26|out[0]                    ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.804  ; score:inst8|freq_divider_1hz:comb_3|count[6]  ; score:inst8|freq_divider_1hz:comb_3|count[6]  ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.070      ;
; 0.805  ; score:inst8|freq_divider_1hz:comb_3|count[8]  ; score:inst8|freq_divider_1hz:comb_3|count[8]  ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; counterB:inst20|y[1]                          ; counterB:inst20|y[1]                          ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; offsetHeli:inst27|out[7]                      ; offsetHeli:inst27|out[7]                      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; counter:inst|y[1]                             ; counter:inst|y[1]                             ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; counterA:inst3|x[0]                           ; counterA:inst3|x[0]                           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; score:inst8|freq_divider_1hz:comb_3|count[4]  ; score:inst8|freq_divider_1hz:comb_3|count[4]  ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; score:inst8|freq_divider_1hz:comb_3|count[10] ; score:inst8|freq_divider_1hz:comb_3|count[10] ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; score:inst8|freq_divider_1hz:comb_3|count[1]  ; score:inst8|freq_divider_1hz:comb_3|count[1]  ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; offsetHeli:inst28|out[4]                      ; offsetHeli:inst28|out[4]                      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; offsetHeli:inst28|out[2]                      ; offsetHeli:inst28|out[2]                      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; offsetHeli:inst27|out[4]                      ; offsetHeli:inst27|out[4]                      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; offsetHeli:inst27|out[2]                      ; offsetHeli:inst27|out[2]                      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.807  ; score:inst8|freq_divider_1hz:comb_3|count[14] ; score:inst8|freq_divider_1hz:comb_3|count[14] ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.073      ;
; 0.808  ; delayer:inst1|count[6]                        ; delayer:inst1|count[6]                        ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.074      ;
; 0.809  ; score:inst8|freq_divider_1hz:comb_3|count[22] ; score:inst8|freq_divider_1hz:comb_3|count[22] ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.809  ; delayer:inst1|count[8]                        ; delayer:inst1|count[8]                        ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.810  ; score:inst8|freq_divider_1hz:comb_3|count[11] ; score:inst8|freq_divider_1hz:comb_3|count[11] ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; offsetBlocks:inst26|out[4]                    ; offsetBlocks:inst26|out[4]                    ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; delayer:inst1|count[10]                       ; delayer:inst1|count[10]                       ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; delayer:inst1|count[11]                       ; delayer:inst1|count[11]                       ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.811  ; score:inst8|freq_divider_1hz:comb_3|count[12] ; score:inst8|freq_divider_1hz:comb_3|count[12] ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.077      ;
; 0.811  ; delayer:inst1|count[14]                       ; delayer:inst1|count[14]                       ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.077      ;
; 0.812  ; counter:inst|y[3]                             ; counter:inst|y[3]                             ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.078      ;
; 0.812  ; offsetBlocks:inst26|out[1]                    ; offsetBlocks:inst26|out[1]                    ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.078      ;
; 0.813  ; score:inst8|freq_divider_1hz:comb_3|count[24] ; score:inst8|freq_divider_1hz:comb_3|count[24] ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813  ; score:inst8|freq_divider_1hz:comb_3|count[15] ; score:inst8|freq_divider_1hz:comb_3|count[15] ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813  ; counter:inst|y[5]                             ; counter:inst|y[5]                             ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813  ; delayer:inst1|count[22]                       ; delayer:inst1|count[22]                       ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813  ; delayer:inst1|count[15]                       ; delayer:inst1|count[15]                       ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; score:inst8|freq_divider_1hz:comb_3|count[17] ; score:inst8|freq_divider_1hz:comb_3|count[17] ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; delayer:inst1|count[17]                       ; delayer:inst1|count[17]                       ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; delayer:inst1|count[12]                       ; delayer:inst1|count[12]                       ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.815  ; score:inst8|freq_divider_1hz:comb_3|count[20] ; score:inst8|freq_divider_1hz:comb_3|count[20] ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.081      ;
; 0.815  ; delayer:inst1|count[20]                       ; delayer:inst1|count[20]                       ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.081      ;
; 0.816  ; counterC:inst5|x[6]                           ; counterC:inst5|x[6]                           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.082      ;
; 0.816  ; fsm:inst19|y_Q.F                              ; fsm:inst19|y_Q.G                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.082      ;
; 0.817  ; counterB:inst20|x[6]                          ; counterB:inst20|x[6]                          ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.083      ;
; 0.817  ; counterB:inst20|x[3]                          ; counterB:inst20|x[3]                          ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.083      ;
; 0.818  ; offsetBlocks:inst26|out[2]                    ; offsetBlocks:inst26|out[2]                    ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.084      ;
; 0.818  ; fsm:inst19|y_Q.E                              ; fsm:inst19|y_Q.F                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.084      ;
; 0.820  ; counterA:inst3|x[2]                           ; counterA:inst3|x[2]                           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.086      ;
; 0.821  ; offsetBlocks:inst26|out[7]                    ; offsetBlocks:inst26|out[7]                    ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.087      ;
; 0.822  ; counterB:inst20|y[3]                          ; counterB:inst20|y[3]                          ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.088      ;
; 0.822  ; counterA:inst3|x[7]                           ; counterA:inst3|x[7]                           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.088      ;
; 0.823  ; counterB:inst20|y[5]                          ; counterB:inst20|y[5]                          ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.089      ;
; 0.823  ; counterB:inst20|x[4]                          ; counterB:inst20|x[4]                          ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.089      ;
; 0.825  ; counterC:inst5|y[0]                           ; counterC:inst5|y[0]                           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.091      ;
; 0.825  ; fsm:inst19|y_Q.A                              ; fsm:inst19|y_Q.B                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.091      ;
; 0.827  ; counterB:inst20|y[4]                          ; counterB:inst20|y[4]                          ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.093      ;
; 0.827  ; offsetBlocks:inst26|out[3]                    ; offsetBlocks:inst26|out[3]                    ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.093      ;
; 0.827  ; counterA:inst3|done                           ; fsm:inst19|y_Q.F                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.093      ;
; 0.828  ; offsetBlocks:inst26|out[5]                    ; offsetBlocks:inst26|out[5]                    ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.094      ;
; 0.828  ; delayer:inst1|count[3]                        ; delayer:inst1|count[3]                        ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.094      ;
; 0.828  ; delayer:inst1|count[2]                        ; delayer:inst1|count[2]                        ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.094      ;
; 0.829  ; counterA:inst3|x[6]                           ; counterA:inst3|x[6]                           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.095      ;
; 0.829  ; counterA:inst3|done                           ; fsm:inst19|y_Q.B                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.095      ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst14|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.516 ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[0]             ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.518 ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[1] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[1]             ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.523 ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[2]             ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.549 ; vga_adapter:inst14|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:inst14|vga_controller:controller|VGA_HS1                                                                                  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.815      ;
; 0.681 ; vga_adapter:inst14|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:inst14|vga_controller:controller|VGA_HS1                                                                                  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.947      ;
; 0.726 ; vga_adapter:inst14|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:inst14|vga_controller:controller|VGA_VS1                                                                                  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.991      ;
; 0.728 ; vga_adapter:inst14|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:inst14|vga_controller:controller|VGA_BLANK1                                                                               ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.995      ;
; 0.803 ; vga_adapter:inst14|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[2]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.069      ;
; 0.821 ; vga_adapter:inst14|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[4]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.087      ;
; 0.821 ; vga_adapter:inst14|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[5]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.087      ;
; 0.825 ; vga_adapter:inst14|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[7]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.091      ;
; 0.835 ; vga_adapter:inst14|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[1]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; vga_adapter:inst14|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[0]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; vga_adapter:inst14|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:inst14|vga_controller:controller|VGA_VS1                                                                                  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.100      ;
; 0.841 ; vga_adapter:inst14|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[4]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; vga_adapter:inst14|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[6]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.844 ; vga_adapter:inst14|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[3]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.110      ;
; 0.845 ; vga_adapter:inst14|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[8]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.111      ;
; 0.849 ; vga_adapter:inst14|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[1]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.115      ;
; 0.852 ; vga_adapter:inst14|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[7]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.118      ;
; 0.926 ; vga_adapter:inst14|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[9]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.192      ;
; 0.954 ; vga_adapter:inst14|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg3  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.251      ;
; 0.956 ; vga_adapter:inst14|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[9]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.222      ;
; 0.963 ; vga_adapter:inst14|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg2  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.260      ;
; 0.964 ; vga_adapter:inst14|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg0  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.261      ;
; 1.025 ; vga_adapter:inst14|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[6]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.291      ;
; 1.034 ; vga_adapter:inst14|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:inst14|vga_controller:controller|VGA_HS1                                                                                  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.300      ;
; 1.187 ; vga_adapter:inst14|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:inst14|vga_controller:controller|VGA_BLANK1                                                                               ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.451      ;
; 1.190 ; vga_adapter:inst14|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:inst14|vga_controller:controller|VGA_HS                                                                                   ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.461      ;
; 1.194 ; vga_adapter:inst14|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:inst14|vga_controller:controller|VGA_VS                                                                                   ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.466      ;
; 1.196 ; vga_adapter:inst14|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:inst14|vga_controller:controller|VGA_BLANK                                                                                ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.466      ;
; 1.196 ; vga_adapter:inst14|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[6]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.462      ;
; 1.203 ; vga_adapter:inst14|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:inst14|vga_controller:controller|VGA_HS1                                                                                  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.469      ;
; 1.204 ; vga_adapter:inst14|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[6]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.470      ;
; 1.208 ; vga_adapter:inst14|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[8]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.474      ;
; 1.211 ; vga_adapter:inst14|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[2]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.477      ;
; 1.221 ; vga_adapter:inst14|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[2]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.487      ;
; 1.221 ; vga_adapter:inst14|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[1]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.487      ;
; 1.227 ; vga_adapter:inst14|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[5]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.493      ;
; 1.228 ; vga_adapter:inst14|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.535      ;
; 1.228 ; vga_adapter:inst14|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[7]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.494      ;
; 1.230 ; vga_adapter:inst14|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[4]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.496      ;
; 1.232 ; vga_adapter:inst14|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg2  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.546      ;
; 1.235 ; vga_adapter:inst14|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg2  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.092      ; 1.561      ;
; 1.236 ; vga_adapter:inst14|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[1]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.502      ;
; 1.237 ; vga_adapter:inst14|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.544      ;
; 1.241 ; vga_adapter:inst14|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.548      ;
; 1.245 ; vga_adapter:inst14|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg0  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.559      ;
; 1.260 ; vga_adapter:inst14|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg0  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.581      ;
; 1.267 ; vga_adapter:inst14|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[7]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.533      ;
; 1.268 ; vga_adapter:inst14|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg3  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.589      ;
; 1.275 ; vga_adapter:inst14|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg3  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.589      ;
; 1.275 ; vga_adapter:inst14|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[6]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.541      ;
; 1.275 ; vga_adapter:inst14|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[7]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.541      ;
; 1.278 ; vga_adapter:inst14|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[3]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.544      ;
; 1.282 ; vga_adapter:inst14|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[4]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.548      ;
; 1.292 ; vga_adapter:inst14|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[2]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.558      ;
; 1.295 ; vga_adapter:inst14|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg2  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.616      ;
; 1.298 ; vga_adapter:inst14|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[6]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.564      ;
; 1.299 ; vga_adapter:inst14|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[8]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.565      ;
; 1.318 ; vga_adapter:inst14|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg0  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.092      ; 1.644      ;
; 1.338 ; vga_adapter:inst14|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[3]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.604      ;
; 1.346 ; vga_adapter:inst14|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[7]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.612      ;
; 1.346 ; vga_adapter:inst14|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[8]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.612      ;
; 1.348 ; vga_adapter:inst14|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[4]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.614      ;
; 1.349 ; vga_adapter:inst14|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[4]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.615      ;
; 1.351 ; vga_adapter:inst14|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[0]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.617      ;
; 1.351 ; vga_adapter:inst14|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[3]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.617      ;
; 1.352 ; vga_adapter:inst14|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[5]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.618      ;
; 1.353 ; vga_adapter:inst14|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[5]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.619      ;
; 1.369 ; vga_adapter:inst14|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[7]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.635      ;
; 1.372 ; vga_adapter:inst14|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[6]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.638      ;
; 1.379 ; vga_adapter:inst14|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[0]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.645      ;
; 1.380 ; vga_adapter:inst14|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[3]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.646      ;
; 1.406 ; vga_adapter:inst14|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:inst14|vga_controller:controller|VGA_VS1                                                                                  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.671      ;
; 1.411 ; vga_adapter:inst14|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[7]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.677      ;
; 1.419 ; vga_adapter:inst14|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:inst14|vga_controller:controller|VGA_BLANK1                                                                               ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.686      ;
; 1.419 ; vga_adapter:inst14|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[5]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.685      ;
; 1.424 ; vga_adapter:inst14|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[6]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.690      ;
; 1.439 ; vga_adapter:inst14|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[8]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.705      ;
; 1.440 ; vga_adapter:inst14|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[8]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.706      ;
; 1.441 ; vga_adapter:inst14|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[5]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.707      ;
; 1.443 ; vga_adapter:inst14|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[7]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.709      ;
; 1.451 ; vga_adapter:inst14|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[4]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.717      ;
; 1.451 ; vga_adapter:inst14|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[3]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.717      ;
; 1.461 ; vga_adapter:inst14|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg4  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.782      ;
; 1.465 ; vga_adapter:inst14|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[4]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.731      ;
; 1.467 ; vga_adapter:inst14|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg1  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.788      ;
; 1.482 ; vga_adapter:inst14|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[0]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.748      ;
; 1.482 ; vga_adapter:inst14|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[3]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.748      ;
; 1.488 ; vga_adapter:inst14|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:inst14|vga_controller:controller|VGA_HS1                                                                                  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.754      ;
; 1.489 ; vga_adapter:inst14|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:inst14|vga_controller:controller|VGA_BLANK1                                                                               ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.753      ;
; 1.490 ; vga_adapter:inst14|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[6]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.756      ;
; 1.491 ; vga_adapter:inst14|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[6]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.757      ;
; 1.495 ; vga_adapter:inst14|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[7]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.761      ;
; 1.522 ; vga_adapter:inst14|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[4]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.788      ;
; 1.536 ; vga_adapter:inst14|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[5]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.802      ;
; 1.537 ; vga_adapter:inst14|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[4]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.803      ;
; 1.546 ; vga_adapter:inst14|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg3  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.092      ; 1.872      ;
; 1.561 ; vga_adapter:inst14|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[7]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.827      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'score:inst8|freq_divider_1hz:comb_3|out'                                                                                                                 ;
+-------+-------------------+-------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.526 ; score:inst8|Q[15] ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.792      ;
; 0.803 ; score:inst8|Q[0]  ; score:inst8|Q[1]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.069      ;
; 0.806 ; score:inst8|Q[5]  ; score:inst8|Q[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; score:inst8|Q[3]  ; score:inst8|Q[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.072      ;
; 0.814 ; score:inst8|Q[8]  ; score:inst8|Q[8]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.080      ;
; 0.836 ; score:inst8|Q[7]  ; score:inst8|Q[7]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.102      ;
; 0.838 ; score:inst8|Q[13] ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; score:inst8|Q[11] ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.104      ;
; 0.846 ; score:inst8|Q[9]  ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.112      ;
; 0.979 ; score:inst8|Q[10] ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.245      ;
; 0.986 ; score:inst8|Q[4]  ; score:inst8|Q[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.252      ;
; 0.990 ; score:inst8|Q[2]  ; score:inst8|Q[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.256      ;
; 0.993 ; score:inst8|Q[6]  ; score:inst8|Q[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.259      ;
; 1.009 ; score:inst8|Q[1]  ; score:inst8|Q[1]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.275      ;
; 1.019 ; score:inst8|Q[14] ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.285      ;
; 1.019 ; score:inst8|Q[12] ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.285      ;
; 1.186 ; score:inst8|Q[0]  ; score:inst8|Q[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.452      ;
; 1.189 ; score:inst8|Q[3]  ; score:inst8|Q[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; score:inst8|Q[5]  ; score:inst8|Q[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.455      ;
; 1.222 ; score:inst8|Q[7]  ; score:inst8|Q[8]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.488      ;
; 1.224 ; score:inst8|Q[13] ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; score:inst8|Q[11] ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.490      ;
; 1.232 ; score:inst8|Q[9]  ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.498      ;
; 1.257 ; score:inst8|Q[0]  ; score:inst8|Q[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.523      ;
; 1.260 ; score:inst8|Q[3]  ; score:inst8|Q[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; score:inst8|Q[5]  ; score:inst8|Q[7]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.526      ;
; 1.289 ; score:inst8|Q[8]  ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.555      ;
; 1.295 ; score:inst8|Q[13] ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; score:inst8|Q[11] ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.561      ;
; 1.303 ; score:inst8|Q[9]  ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.569      ;
; 1.328 ; score:inst8|Q[0]  ; score:inst8|Q[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.594      ;
; 1.331 ; score:inst8|Q[3]  ; score:inst8|Q[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.597      ;
; 1.331 ; score:inst8|Q[5]  ; score:inst8|Q[8]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.597      ;
; 1.360 ; score:inst8|Q[8]  ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.626      ;
; 1.362 ; score:inst8|Q[10] ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.628      ;
; 1.366 ; score:inst8|Q[11] ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.632      ;
; 1.369 ; score:inst8|Q[4]  ; score:inst8|Q[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.635      ;
; 1.373 ; score:inst8|Q[2]  ; score:inst8|Q[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.639      ;
; 1.374 ; score:inst8|Q[9]  ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.640      ;
; 1.376 ; score:inst8|Q[6]  ; score:inst8|Q[7]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.642      ;
; 1.381 ; score:inst8|Q[7]  ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.647      ;
; 1.396 ; score:inst8|Q[1]  ; score:inst8|Q[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.662      ;
; 1.399 ; score:inst8|Q[0]  ; score:inst8|Q[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.665      ;
; 1.402 ; score:inst8|Q[3]  ; score:inst8|Q[7]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.668      ;
; 1.405 ; score:inst8|Q[14] ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.671      ;
; 1.405 ; score:inst8|Q[12] ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.671      ;
; 1.431 ; score:inst8|Q[8]  ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.697      ;
; 1.433 ; score:inst8|Q[10] ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.699      ;
; 1.437 ; score:inst8|Q[11] ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.703      ;
; 1.440 ; score:inst8|Q[4]  ; score:inst8|Q[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.706      ;
; 1.444 ; score:inst8|Q[2]  ; score:inst8|Q[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.710      ;
; 1.445 ; score:inst8|Q[9]  ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.711      ;
; 1.447 ; score:inst8|Q[6]  ; score:inst8|Q[8]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.713      ;
; 1.452 ; score:inst8|Q[7]  ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.718      ;
; 1.467 ; score:inst8|Q[1]  ; score:inst8|Q[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.733      ;
; 1.470 ; score:inst8|Q[0]  ; score:inst8|Q[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.736      ;
; 1.473 ; score:inst8|Q[3]  ; score:inst8|Q[8]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.739      ;
; 1.476 ; score:inst8|Q[12] ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.742      ;
; 1.490 ; score:inst8|Q[5]  ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.756      ;
; 1.502 ; score:inst8|Q[8]  ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.768      ;
; 1.504 ; score:inst8|Q[10] ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.770      ;
; 1.511 ; score:inst8|Q[4]  ; score:inst8|Q[7]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.777      ;
; 1.515 ; score:inst8|Q[2]  ; score:inst8|Q[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.781      ;
; 1.516 ; score:inst8|Q[9]  ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.782      ;
; 1.523 ; score:inst8|Q[7]  ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.789      ;
; 1.538 ; score:inst8|Q[1]  ; score:inst8|Q[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.804      ;
; 1.541 ; score:inst8|Q[0]  ; score:inst8|Q[7]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.807      ;
; 1.547 ; score:inst8|Q[12] ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.813      ;
; 1.561 ; score:inst8|Q[5]  ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.827      ;
; 1.573 ; score:inst8|Q[8]  ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.839      ;
; 1.575 ; score:inst8|Q[10] ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.841      ;
; 1.582 ; score:inst8|Q[4]  ; score:inst8|Q[8]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.848      ;
; 1.586 ; score:inst8|Q[2]  ; score:inst8|Q[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.852      ;
; 1.587 ; score:inst8|Q[9]  ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.853      ;
; 1.594 ; score:inst8|Q[7]  ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.860      ;
; 1.606 ; score:inst8|Q[6]  ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.872      ;
; 1.609 ; score:inst8|Q[1]  ; score:inst8|Q[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.875      ;
; 1.612 ; score:inst8|Q[0]  ; score:inst8|Q[8]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.878      ;
; 1.632 ; score:inst8|Q[3]  ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.898      ;
; 1.632 ; score:inst8|Q[5]  ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.898      ;
; 1.644 ; score:inst8|Q[8]  ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.910      ;
; 1.646 ; score:inst8|Q[10] ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.912      ;
; 1.657 ; score:inst8|Q[2]  ; score:inst8|Q[7]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.923      ;
; 1.665 ; score:inst8|Q[7]  ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.931      ;
; 1.677 ; score:inst8|Q[6]  ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.943      ;
; 1.680 ; score:inst8|Q[1]  ; score:inst8|Q[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.946      ;
; 1.703 ; score:inst8|Q[3]  ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.969      ;
; 1.703 ; score:inst8|Q[5]  ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.969      ;
; 1.715 ; score:inst8|Q[8]  ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.981      ;
; 1.728 ; score:inst8|Q[2]  ; score:inst8|Q[8]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 1.994      ;
; 1.736 ; score:inst8|Q[7]  ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 2.002      ;
; 1.741 ; score:inst8|Q[4]  ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 2.007      ;
; 1.748 ; score:inst8|Q[6]  ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 2.014      ;
; 1.751 ; score:inst8|Q[1]  ; score:inst8|Q[7]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 2.017      ;
; 1.771 ; score:inst8|Q[0]  ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 2.037      ;
; 1.774 ; score:inst8|Q[3]  ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 2.040      ;
; 1.774 ; score:inst8|Q[5]  ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 2.040      ;
; 1.807 ; score:inst8|Q[7]  ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 2.073      ;
; 1.812 ; score:inst8|Q[4]  ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 2.078      ;
; 1.819 ; score:inst8|Q[6]  ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 2.085      ;
+-------+-------------------+-------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'fsm:inst19|y_Q.I'                                                                                                      ;
+-------+----------------------------+--------------------------+--------------+------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                  ; Launch Clock ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+--------------------------+--------------+------------------+--------------+------------+------------+
; 5.562 ; counterB:inst20|y[6]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.516     ; 3.546      ;
; 5.594 ; counterA:inst3|y[6]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.496     ; 3.598      ;
; 6.027 ; counterB:inst20|y[4]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.516     ; 4.011      ;
; 6.072 ; counterA:inst3|y[4]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.496     ; 4.076      ;
; 6.083 ; counterB:inst20|y[3]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.516     ; 4.067      ;
; 6.182 ; counterB:inst20|y[2]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.516     ; 4.166      ;
; 6.191 ; counterC:inst5|y[6]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.486     ; 4.205      ;
; 6.226 ; counterA:inst3|y[2]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.496     ; 4.230      ;
; 6.231 ; counterB:inst20|y[5]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.516     ; 4.215      ;
; 6.237 ; counterC:inst5|y[4]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.486     ; 4.251      ;
; 6.261 ; counterA:inst3|y[5]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.496     ; 4.265      ;
; 6.325 ; counterB:inst20|y[1]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.516     ; 4.309      ;
; 6.328 ; counterC:inst5|y[5]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.486     ; 4.342      ;
; 6.341 ; counterB:inst20|y[0]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.516     ; 4.325      ;
; 6.377 ; counterA:inst3|y[0]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.496     ; 4.381      ;
; 6.395 ; offsetBlocks:inst26|out[7] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.523     ; 4.372      ;
; 6.532 ; counterA:inst3|y[1]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.496     ; 4.536      ;
; 6.591 ; counter:inst|y[6]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.490     ; 4.601      ;
; 6.600 ; counterB:inst20|x[7]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.522     ; 4.578      ;
; 6.607 ; counterA:inst3|y[3]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.496     ; 4.611      ;
; 6.614 ; offsetHeli:inst28|out[6]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.503     ; 4.611      ;
; 6.656 ; counterC:inst5|y[0]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.486     ; 4.670      ;
; 6.737 ; counterC:inst5|y[3]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.486     ; 4.751      ;
; 6.762 ; counter:inst|y[5]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.490     ; 4.772      ;
; 6.771 ; counterC:inst5|y[1]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.486     ; 4.785      ;
; 6.786 ; counterC:inst5|y[2]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.486     ; 4.800      ;
; 6.816 ; offsetBlocks:inst26|out[6] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.523     ; 4.793      ;
; 6.888 ; offsetBlocks:inst26|out[5] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.523     ; 4.865      ;
; 6.892 ; counter:inst|y[3]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.490     ; 4.902      ;
; 6.909 ; counterB:inst20|x[6]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.522     ; 4.887      ;
; 7.011 ; counterB:inst20|x[5]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.522     ; 4.989      ;
; 7.014 ; offsetHeli:inst28|out[1]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.495     ; 5.019      ;
; 7.019 ; counterA:inst3|x[7]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.510     ; 5.009      ;
; 7.030 ; counter:inst|y[1]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.490     ; 5.040      ;
; 7.031 ; offsetBlocks:inst26|out[3] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.523     ; 5.008      ;
; 7.090 ; counterB:inst20|x[4]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.522     ; 5.068      ;
; 7.092 ; counter:inst|y[4]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.490     ; 5.102      ;
; 7.126 ; offsetBlocks:inst26|out[4] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.523     ; 5.103      ;
; 7.127 ; offsetHeli:inst28|out[4]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.503     ; 5.124      ;
; 7.129 ; offsetBlocks:inst26|out[1] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.523     ; 5.106      ;
; 7.164 ; counterB:inst20|x[3]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.522     ; 5.142      ;
; 7.217 ; counterC:inst5|x[7]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.517     ; 5.200      ;
; 7.223 ; offsetHeli:inst28|out[3]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.503     ; 5.220      ;
; 7.224 ; counterB:inst20|x[2]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.522     ; 5.202      ;
; 7.227 ; counter:inst|y[2]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.490     ; 5.237      ;
; 7.253 ; offsetHeli:inst28|out[2]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.503     ; 5.250      ;
; 7.266 ; offsetBlocks:inst26|out[2] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.523     ; 5.243      ;
; 7.272 ; counter:inst|x[7]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.503     ; 5.269      ;
; 7.309 ; offsetHeli:inst28|out[5]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.503     ; 5.306      ;
; 7.339 ; counterB:inst20|x[1]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.522     ; 5.317      ;
; 7.352 ; counter:inst|y[0]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.491     ; 5.361      ;
; 7.379 ; counterB:inst20|x[0]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.522     ; 5.357      ;
; 7.433 ; offsetBlocks:inst26|out[0] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.523     ; 5.410      ;
; 7.438 ; counterA:inst3|x[6]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.510     ; 5.428      ;
; 7.487 ; offsetHeli:inst28|out[0]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.503     ; 5.484      ;
; 7.506 ; counterA:inst3|x[5]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.510     ; 5.496      ;
; 7.546 ; counterA:inst3|x[4]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.510     ; 5.536      ;
; 7.653 ; counterA:inst3|x[3]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.510     ; 5.643      ;
; 7.689 ; counterA:inst3|x[2]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.510     ; 5.679      ;
; 7.721 ; offsetHeli:inst27|out[7]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.499     ; 5.722      ;
; 7.863 ; counterA:inst3|x[0]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.510     ; 5.853      ;
; 7.897 ; counterC:inst5|x[6]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.517     ; 5.880      ;
; 7.903 ; counterC:inst5|x[5]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.517     ; 5.886      ;
; 7.938 ; counter:inst|x[6]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.503     ; 5.935      ;
; 8.009 ; counter:inst|x[5]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.503     ; 6.006      ;
; 8.010 ; counterC:inst5|x[4]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.517     ; 5.993      ;
; 8.080 ; counter:inst|x[4]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.503     ; 6.077      ;
; 8.087 ; counterC:inst5|x[0]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.517     ; 6.070      ;
; 8.148 ; offsetHeli:inst27|out[6]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.499     ; 6.149      ;
; 8.155 ; counterC:inst5|x[2]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.517     ; 6.138      ;
; 8.181 ; counter:inst|x[3]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.503     ; 6.178      ;
; 8.192 ; counterA:inst3|x[1]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.510     ; 6.182      ;
; 8.221 ; counter:inst|x[2]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.503     ; 6.218      ;
; 8.225 ; offsetHeli:inst27|out[5]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.499     ; 6.226      ;
; 8.263 ; counterC:inst5|x[1]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.517     ; 6.246      ;
; 8.301 ; offsetHeli:inst27|out[4]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.499     ; 6.302      ;
; 8.328 ; offsetHeli:inst27|out[3]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.499     ; 6.329      ;
; 8.332 ; counterC:inst5|x[3]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.517     ; 6.315      ;
; 8.480 ; counter:inst|x[1]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.503     ; 6.477      ;
; 8.487 ; counter:inst|x[0]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.503     ; 6.484      ;
; 8.514 ; offsetHeli:inst27|out[1]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.499     ; 6.515      ;
; 8.683 ; offsetHeli:inst27|out[2]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.499     ; 6.684      ;
+-------+----------------------------+--------------------------+--------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'fsm:inst19|y_Q.I'                                                                                         ;
+--------+------------------+--------------------------+--------------+------------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                  ; Launch Clock ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+--------------------------+--------------+------------------+--------------+------------+------------+
; -4.443 ; fsm:inst19|y_Q.C ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.511     ; 2.156      ;
; -4.374 ; fsm:inst19|y_Q.Z ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.487     ; 2.111      ;
; -4.367 ; fsm:inst19|y_Q.E ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.511     ; 2.080      ;
; -4.349 ; fsm:inst19|y_Q.G ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.511     ; 2.062      ;
; -4.290 ; fsm:inst19|y_Q.X ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.487     ; 2.027      ;
; -4.269 ; fsm:inst19|y_Q.A ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.511     ; 1.982      ;
; -4.262 ; fsm:inst19|y_Q.B ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.511     ; 1.975      ;
; -4.153 ; fsm:inst19|y_Q.F ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.511     ; 1.866      ;
+--------+------------------+--------------------------+--------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                           ;
+--------+------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 17.950 ; fsm:inst19|y_Q.D ; delayer:inst1|done      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.086      ;
; 18.016 ; fsm:inst19|y_Q.D ; delayer:inst1|count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 2.036      ;
; 18.016 ; fsm:inst19|y_Q.D ; delayer:inst1|count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 2.036      ;
; 18.016 ; fsm:inst19|y_Q.D ; delayer:inst1|count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 2.036      ;
; 18.016 ; fsm:inst19|y_Q.D ; delayer:inst1|count[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 2.036      ;
; 18.016 ; fsm:inst19|y_Q.D ; delayer:inst1|count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 2.036      ;
; 18.016 ; fsm:inst19|y_Q.D ; delayer:inst1|count[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 2.036      ;
; 18.016 ; fsm:inst19|y_Q.D ; delayer:inst1|count[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 2.036      ;
; 18.016 ; fsm:inst19|y_Q.D ; delayer:inst1|count[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 2.036      ;
; 18.016 ; fsm:inst19|y_Q.D ; delayer:inst1|count[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 2.036      ;
; 18.016 ; fsm:inst19|y_Q.D ; delayer:inst1|count[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 2.036      ;
; 18.016 ; fsm:inst19|y_Q.D ; delayer:inst1|count[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 2.036      ;
; 18.016 ; fsm:inst19|y_Q.D ; delayer:inst1|count[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 2.036      ;
; 18.016 ; fsm:inst19|y_Q.D ; delayer:inst1|count[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 2.036      ;
; 18.035 ; fsm:inst19|y_Q.D ; delayer:inst1|count[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 2.022      ;
; 18.035 ; fsm:inst19|y_Q.D ; delayer:inst1|count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 2.022      ;
; 18.035 ; fsm:inst19|y_Q.D ; delayer:inst1|count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 2.022      ;
; 18.035 ; fsm:inst19|y_Q.D ; delayer:inst1|count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 2.022      ;
; 18.035 ; fsm:inst19|y_Q.D ; delayer:inst1|count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 2.022      ;
; 18.035 ; fsm:inst19|y_Q.D ; delayer:inst1|count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 2.022      ;
; 18.035 ; fsm:inst19|y_Q.D ; delayer:inst1|count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 2.022      ;
; 18.035 ; fsm:inst19|y_Q.D ; delayer:inst1|count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 2.022      ;
; 18.035 ; fsm:inst19|y_Q.D ; delayer:inst1|count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 2.022      ;
; 18.035 ; fsm:inst19|y_Q.D ; delayer:inst1|count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 2.022      ;
; 18.035 ; fsm:inst19|y_Q.D ; delayer:inst1|count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 2.022      ;
; 18.035 ; fsm:inst19|y_Q.D ; delayer:inst1|count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 2.022      ;
+--------+------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                           ;
+-------+------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 1.735 ; fsm:inst19|y_Q.D ; delayer:inst1|count[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.022      ;
; 1.735 ; fsm:inst19|y_Q.D ; delayer:inst1|count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.022      ;
; 1.735 ; fsm:inst19|y_Q.D ; delayer:inst1|count[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.022      ;
; 1.735 ; fsm:inst19|y_Q.D ; delayer:inst1|count[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.022      ;
; 1.735 ; fsm:inst19|y_Q.D ; delayer:inst1|count[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.022      ;
; 1.735 ; fsm:inst19|y_Q.D ; delayer:inst1|count[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.022      ;
; 1.735 ; fsm:inst19|y_Q.D ; delayer:inst1|count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.022      ;
; 1.735 ; fsm:inst19|y_Q.D ; delayer:inst1|count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.022      ;
; 1.735 ; fsm:inst19|y_Q.D ; delayer:inst1|count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.022      ;
; 1.735 ; fsm:inst19|y_Q.D ; delayer:inst1|count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.022      ;
; 1.735 ; fsm:inst19|y_Q.D ; delayer:inst1|count[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.022      ;
; 1.735 ; fsm:inst19|y_Q.D ; delayer:inst1|count[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.022      ;
; 1.754 ; fsm:inst19|y_Q.D ; delayer:inst1|count[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 2.036      ;
; 1.754 ; fsm:inst19|y_Q.D ; delayer:inst1|count[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 2.036      ;
; 1.754 ; fsm:inst19|y_Q.D ; delayer:inst1|count[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 2.036      ;
; 1.754 ; fsm:inst19|y_Q.D ; delayer:inst1|count[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 2.036      ;
; 1.754 ; fsm:inst19|y_Q.D ; delayer:inst1|count[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 2.036      ;
; 1.754 ; fsm:inst19|y_Q.D ; delayer:inst1|count[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 2.036      ;
; 1.754 ; fsm:inst19|y_Q.D ; delayer:inst1|count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 2.036      ;
; 1.754 ; fsm:inst19|y_Q.D ; delayer:inst1|count[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 2.036      ;
; 1.754 ; fsm:inst19|y_Q.D ; delayer:inst1|count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 2.036      ;
; 1.754 ; fsm:inst19|y_Q.D ; delayer:inst1|count[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 2.036      ;
; 1.754 ; fsm:inst19|y_Q.D ; delayer:inst1|count[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 2.036      ;
; 1.754 ; fsm:inst19|y_Q.D ; delayer:inst1|count[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 2.036      ;
; 1.754 ; fsm:inst19|y_Q.D ; delayer:inst1|count[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 2.036      ;
; 1.820 ; fsm:inst19|y_Q.D ; delayer:inst1|done      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.086      ;
+-------+------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'fsm:inst19|y_Q.I'                                                                                         ;
+-------+------------------+--------------------------+--------------+------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                  ; Launch Clock ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+--------------------------+--------------+------------------+--------------+------------+------------+
; 3.877 ; fsm:inst19|y_Q.F ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.511     ; 1.866      ;
; 3.986 ; fsm:inst19|y_Q.B ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.511     ; 1.975      ;
; 3.993 ; fsm:inst19|y_Q.A ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.511     ; 1.982      ;
; 4.014 ; fsm:inst19|y_Q.X ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.487     ; 2.027      ;
; 4.073 ; fsm:inst19|y_Q.G ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.511     ; 2.062      ;
; 4.091 ; fsm:inst19|y_Q.E ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.511     ; 2.080      ;
; 4.098 ; fsm:inst19|y_Q.Z ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.487     ; 2.111      ;
; 4.167 ; fsm:inst19|y_Q.C ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.511     ; 2.156      ;
+-------+------------------+--------------------------+--------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'score:inst8|freq_divider_1hz:comb_3|out'                                                                            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[10]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[10]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[11]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[11]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[12]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[12]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[13]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[13]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[14]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[14]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[15]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[15]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[5]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[5]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[6]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[6]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[7]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[7]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[8]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[8]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[9]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[9]                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[10]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[10]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[11]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[11]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[12]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[12]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[13]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[13]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[14]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[14]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[15]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[15]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[8]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[8]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[9]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[9]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|comb_3|out|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|comb_3|out|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|comb_3|out~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|comb_3|out~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|comb_3|out~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|comb_3|out~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'fsm:inst19|y_Q.I'                                                                  ;
+-------+--------------+----------------+------------------+------------------+------------+--------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                   ;
+-------+--------------+----------------+------------------+------------------+------------+--------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm:inst19|y_Q.I ; Rise       ; inst19|y_Q.I|regout      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm:inst19|y_Q.I ; Rise       ; inst19|y_Q.I|regout      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm:inst19|y_Q.I ; Rise       ; inst29|collision|datab   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm:inst19|y_Q.I ; Rise       ; inst29|collision|datab   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm:inst19|y_Q.I ; Fall       ; mux_all:inst29|collision ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm:inst19|y_Q.I ; Fall       ; mux_all:inst29|collision ;
+-------+--------------+----------------+------------------+------------------+------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst14|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; SW[*]     ; CLOCK_50                                ; 1.908  ; 1.908  ; Rise       ; CLOCK_50                                ;
;  SW[0]    ; CLOCK_50                                ; 1.908  ; 1.908  ; Rise       ; CLOCK_50                                ;
;  SW[1]    ; CLOCK_50                                ; -0.052 ; -0.052 ; Rise       ; CLOCK_50                                ;
; SW[*]     ; score:inst8|freq_divider_1hz:comb_3|out ; 2.135  ; 2.135  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out ;
;  SW[0]    ; score:inst8|freq_divider_1hz:comb_3|out ; 2.135  ; 2.135  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; SW[*]     ; CLOCK_50                                ; 1.244  ; 1.244  ; Rise       ; CLOCK_50                                ;
;  SW[0]    ; CLOCK_50                                ; 1.244  ; 1.244  ; Rise       ; CLOCK_50                                ;
;  SW[1]    ; CLOCK_50                                ; 0.282  ; 0.282  ; Rise       ; CLOCK_50                                ;
; SW[*]     ; score:inst8|freq_divider_1hz:comb_3|out ; -1.486 ; -1.486 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out ;
;  SW[0]    ; score:inst8|freq_divider_1hz:comb_3|out ; -1.486 ; -1.486 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+-----------+-----------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-----------+-----------------------------------------+--------+--------+------------+------------------------------------------+
; HEX4[*]   ; CLOCK_50                                ; 11.633 ; 11.633 ; Rise       ; CLOCK_50                                 ;
;  HEX4[0]  ; CLOCK_50                                ; 11.590 ; 11.590 ; Rise       ; CLOCK_50                                 ;
;  HEX4[1]  ; CLOCK_50                                ; 11.633 ; 11.633 ; Rise       ; CLOCK_50                                 ;
;  HEX4[2]  ; CLOCK_50                                ; 11.519 ; 11.519 ; Rise       ; CLOCK_50                                 ;
;  HEX4[3]  ; CLOCK_50                                ; 11.314 ; 11.314 ; Rise       ; CLOCK_50                                 ;
;  HEX4[4]  ; CLOCK_50                                ; 11.318 ; 11.318 ; Rise       ; CLOCK_50                                 ;
;  HEX4[5]  ; CLOCK_50                                ; 11.359 ; 11.359 ; Rise       ; CLOCK_50                                 ;
;  HEX4[6]  ; CLOCK_50                                ; 11.505 ; 11.505 ; Rise       ; CLOCK_50                                 ;
; LEDG[*]   ; fsm:inst19|y_Q.I                        ; 6.009  ; 6.009  ; Fall       ; fsm:inst19|y_Q.I                         ;
;  LEDG[0]  ; fsm:inst19|y_Q.I                        ; 6.009  ; 6.009  ; Fall       ; fsm:inst19|y_Q.I                         ;
; VGA_B[*]  ; CLOCK_50                                ; 9.041  ; 9.041  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50                                ; 9.041  ; 9.041  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50                                ; 9.041  ; 9.041  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50                                ; 9.019  ; 9.019  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50                                ; 9.009  ; 9.009  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50                                ; 8.822  ; 8.822  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50                                ; 8.812  ; 8.812  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50                                ; 8.792  ; 8.792  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50                                ; 8.792  ; 8.792  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50                                ; 9.012  ; 9.012  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50                                ; 9.012  ; 9.012  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50                                ; 4.813  ; 4.813  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                                ; 2.937  ;        ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50                                ; 8.530  ; 8.530  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50                                ; 8.530  ; 8.530  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50                                ; 8.530  ; 8.530  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50                                ; 8.520  ; 8.520  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50                                ; 8.520  ; 8.520  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50                                ; 8.254  ; 8.254  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50                                ; 8.254  ; 8.254  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50                                ; 8.214  ; 8.214  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50                                ; 8.234  ; 8.234  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50                                ; 8.492  ; 8.492  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50                                ; 8.492  ; 8.492  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50                                ; 4.823  ; 4.823  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50                                ; 8.687  ; 8.687  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50                                ; 8.687  ; 8.687  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50                                ; 8.667  ; 8.667  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50                                ; 8.667  ; 8.667  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50                                ; 8.671  ; 8.671  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50                                ; 8.671  ; 8.671  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50                                ; 8.681  ; 8.681  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50                                ; 8.413  ; 8.413  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50                                ; 8.423  ; 8.423  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50                                ; 8.403  ; 8.403  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50                                ; 8.403  ; 8.403  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50                                ; 4.785  ; 4.785  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                                ;        ; 2.937  ; Fall       ; inst14|mypll|altpll_component|pll|clk[0] ;
; HEX0[*]   ; score:inst8|freq_divider_1hz:comb_3|out ; 9.291  ; 9.291  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[0]  ; score:inst8|freq_divider_1hz:comb_3|out ; 8.526  ; 8.526  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[1]  ; score:inst8|freq_divider_1hz:comb_3|out ; 9.218  ; 9.218  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; 9.291  ; 9.291  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; 9.203  ; 9.203  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; 9.213  ; 9.213  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; 9.207  ; 9.207  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; 8.538  ; 8.538  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
; HEX1[*]   ; score:inst8|freq_divider_1hz:comb_3|out ; 7.439  ; 7.439  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[0]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.039  ; 7.039  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[1]  ; score:inst8|freq_divider_1hz:comb_3|out ; 6.994  ; 6.994  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.195  ; 7.195  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.192  ; 7.192  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.211  ; 7.211  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.439  ; 7.439  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.153  ; 7.153  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
; HEX2[*]   ; score:inst8|freq_divider_1hz:comb_3|out ; 7.302  ; 7.302  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[0]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.302  ; 7.302  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[1]  ; score:inst8|freq_divider_1hz:comb_3|out ; 6.953  ; 6.953  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.035  ; 7.035  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.001  ; 7.001  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.188  ; 7.188  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.258  ; 7.258  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.296  ; 7.296  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
; HEX3[*]   ; score:inst8|freq_divider_1hz:comb_3|out ; 7.365  ; 7.365  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[0]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.227  ; 7.227  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[1]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.066  ; 7.066  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.106  ; 7.106  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.067  ; 7.067  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.112  ; 7.112  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.317  ; 7.317  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.365  ; 7.365  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
+-----------+-----------------------------------------+--------+--------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+-----------+-----------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+-----------------------------------------+-------+-------+------------+------------------------------------------+
; HEX4[*]   ; CLOCK_50                                ; 9.106 ; 9.106 ; Rise       ; CLOCK_50                                 ;
;  HEX4[0]  ; CLOCK_50                                ; 9.398 ; 9.398 ; Rise       ; CLOCK_50                                 ;
;  HEX4[1]  ; CLOCK_50                                ; 9.400 ; 9.400 ; Rise       ; CLOCK_50                                 ;
;  HEX4[2]  ; CLOCK_50                                ; 9.285 ; 9.285 ; Rise       ; CLOCK_50                                 ;
;  HEX4[3]  ; CLOCK_50                                ; 9.106 ; 9.106 ; Rise       ; CLOCK_50                                 ;
;  HEX4[4]  ; CLOCK_50                                ; 9.116 ; 9.116 ; Rise       ; CLOCK_50                                 ;
;  HEX4[5]  ; CLOCK_50                                ; 9.129 ; 9.129 ; Rise       ; CLOCK_50                                 ;
;  HEX4[6]  ; CLOCK_50                                ; 9.285 ; 9.285 ; Rise       ; CLOCK_50                                 ;
; LEDG[*]   ; fsm:inst19|y_Q.I                        ; 6.009 ; 6.009 ; Fall       ; fsm:inst19|y_Q.I                         ;
;  LEDG[0]  ; fsm:inst19|y_Q.I                        ; 6.009 ; 6.009 ; Fall       ; fsm:inst19|y_Q.I                         ;
; VGA_B[*]  ; CLOCK_50                                ; 5.501 ; 5.501 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50                                ; 5.750 ; 5.750 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50                                ; 5.750 ; 5.750 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50                                ; 5.728 ; 5.728 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50                                ; 5.718 ; 5.718 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50                                ; 5.531 ; 5.531 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50                                ; 5.521 ; 5.521 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50                                ; 5.501 ; 5.501 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50                                ; 5.501 ; 5.501 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50                                ; 5.721 ; 5.721 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50                                ; 5.721 ; 5.721 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50                                ; 4.813 ; 4.813 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                                ; 2.937 ;       ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50                                ; 5.842 ; 5.842 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50                                ; 6.158 ; 6.158 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50                                ; 6.158 ; 6.158 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50                                ; 6.148 ; 6.148 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50                                ; 6.148 ; 6.148 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50                                ; 5.882 ; 5.882 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50                                ; 5.882 ; 5.882 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50                                ; 5.842 ; 5.842 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50                                ; 5.862 ; 5.862 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50                                ; 6.120 ; 6.120 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50                                ; 6.120 ; 6.120 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50                                ; 4.823 ; 4.823 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50                                ; 5.631 ; 5.631 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50                                ; 5.915 ; 5.915 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50                                ; 5.895 ; 5.895 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50                                ; 5.895 ; 5.895 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50                                ; 5.899 ; 5.899 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50                                ; 5.899 ; 5.899 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50                                ; 5.909 ; 5.909 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50                                ; 5.641 ; 5.641 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50                                ; 5.651 ; 5.651 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50                                ; 5.631 ; 5.631 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50                                ; 5.631 ; 5.631 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50                                ; 4.785 ; 4.785 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                                ;       ; 2.937 ; Fall       ; inst14|mypll|altpll_component|pll|clk[0] ;
; HEX0[*]   ; score:inst8|freq_divider_1hz:comb_3|out ; 8.009 ; 8.009 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[0]  ; score:inst8|freq_divider_1hz:comb_3|out ; 8.009 ; 8.009 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[1]  ; score:inst8|freq_divider_1hz:comb_3|out ; 8.698 ; 8.698 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; 8.794 ; 8.794 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; 8.684 ; 8.684 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; 8.692 ; 8.692 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; 8.689 ; 8.689 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; 8.017 ; 8.017 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
; HEX1[*]   ; score:inst8|freq_divider_1hz:comb_3|out ; 6.223 ; 6.223 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[0]  ; score:inst8|freq_divider_1hz:comb_3|out ; 6.587 ; 6.587 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[1]  ; score:inst8|freq_divider_1hz:comb_3|out ; 6.546 ; 6.546 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; 6.223 ; 6.223 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; 6.229 ; 6.229 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; 6.243 ; 6.243 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; 6.468 ; 6.468 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; 6.701 ; 6.701 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
; HEX2[*]   ; score:inst8|freq_divider_1hz:comb_3|out ; 6.433 ; 6.433 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[0]  ; score:inst8|freq_divider_1hz:comb_3|out ; 6.783 ; 6.783 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[1]  ; score:inst8|freq_divider_1hz:comb_3|out ; 6.433 ; 6.433 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; 6.514 ; 6.514 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; 6.481 ; 6.481 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; 6.670 ; 6.670 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; 6.737 ; 6.737 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; 6.776 ; 6.776 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
; HEX3[*]   ; score:inst8|freq_divider_1hz:comb_3|out ; 6.468 ; 6.468 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[0]  ; score:inst8|freq_divider_1hz:comb_3|out ; 6.623 ; 6.623 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[1]  ; score:inst8|freq_divider_1hz:comb_3|out ; 6.469 ; 6.469 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; 6.511 ; 6.511 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; 6.468 ; 6.468 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; 6.511 ; 6.511 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; 6.714 ; 6.714 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; 6.771 ; 6.771 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
+-----------+-----------------------------------------+-------+-------+------------+------------------------------------------+


+-------------------------------------------------------------------+
; Fast Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; fsm:inst19|y_Q.I                         ; -4.978 ; -4.978        ;
; score:inst8|freq_divider_1hz:comb_3|out  ; -0.279 ; -4.287        ;
; CLOCK_50                                 ; 0.112  ; 0.000         ;
; inst14|mypll|altpll_component|pll|clk[0] ; 36.068 ; 0.000         ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast Model Hold Summary                                           ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK_50                                 ; -1.564 ; -3.042        ;
; inst14|mypll|altpll_component|pll|clk[0] ; 0.238  ; 0.000         ;
; score:inst8|freq_divider_1hz:comb_3|out  ; 0.240  ; 0.000         ;
; fsm:inst19|y_Q.I                         ; 3.174  ; 0.000         ;
+------------------------------------------+--------+---------------+


+-------------------------------------------+
; Fast Model Recovery Summary               ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; fsm:inst19|y_Q.I ; -2.154 ; -2.154        ;
; CLOCK_50         ; 18.933 ; 0.000         ;
+------------------+--------+---------------+


+------------------------------------------+
; Fast Model Removal Summary               ;
+------------------+-------+---------------+
; Clock            ; Slack ; End Point TNS ;
+------------------+-------+---------------+
; CLOCK_50         ; 0.897 ; 0.000         ;
; fsm:inst19|y_Q.I ; 2.451 ; 0.000         ;
+------------------+-------+---------------+


+-------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; score:inst8|freq_divider_1hz:comb_3|out  ; -0.500 ; -16.000       ;
; fsm:inst19|y_Q.I                         ; 0.500  ; 0.000         ;
; CLOCK_50                                 ; 7.620  ; 0.000         ;
; inst14|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'fsm:inst19|y_Q.I'                                                                                                      ;
+--------+----------------------------+--------------------------+--------------+------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                  ; Launch Clock ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+--------------------------+--------------+------------------+--------------+------------+------------+
; -4.978 ; offsetHeli:inst27|out[2]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.098     ; 3.816      ;
; -4.909 ; counter:inst|x[0]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.100     ; 3.745      ;
; -4.907 ; offsetHeli:inst27|out[1]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.098     ; 3.745      ;
; -4.901 ; offsetHeli:inst28|out[0]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.100     ; 3.737      ;
; -4.894 ; counter:inst|x[1]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.100     ; 3.730      ;
; -4.819 ; offsetHeli:inst27|out[3]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.098     ; 3.657      ;
; -4.791 ; offsetHeli:inst27|out[4]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.098     ; 3.629      ;
; -4.774 ; counter:inst|x[2]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.100     ; 3.610      ;
; -4.761 ; offsetBlocks:inst26|out[0] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.118     ; 3.579      ;
; -4.748 ; counter:inst|x[3]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.100     ; 3.584      ;
; -4.725 ; offsetBlocks:inst26|out[1] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.118     ; 3.543      ;
; -4.718 ; offsetBlocks:inst26|out[2] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.118     ; 3.536      ;
; -4.710 ; counter:inst|y[0]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.091     ; 3.555      ;
; -4.694 ; counter:inst|x[4]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.100     ; 3.530      ;
; -4.691 ; counterA:inst3|x[1]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.108     ; 3.519      ;
; -4.661 ; offsetHeli:inst28|out[2]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.100     ; 3.497      ;
; -4.655 ; offsetHeli:inst27|out[5]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.098     ; 3.493      ;
; -4.649 ; offsetBlocks:inst26|out[4] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.118     ; 3.467      ;
; -4.642 ; counter:inst|y[2]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.089     ; 3.489      ;
; -4.628 ; counterC:inst5|x[0]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.114     ; 3.450      ;
; -4.622 ; counterA:inst3|x[0]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.108     ; 3.450      ;
; -4.597 ; counterB:inst20|x[0]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.119     ; 3.414      ;
; -4.572 ; offsetBlocks:inst26|out[3] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.118     ; 3.390      ;
; -4.571 ; counterB:inst20|x[1]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.119     ; 3.388      ;
; -4.569 ; offsetHeli:inst28|out[3]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.100     ; 3.405      ;
; -4.566 ; counter:inst|y[1]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.089     ; 3.413      ;
; -4.566 ; offsetHeli:inst28|out[1]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.092     ; 3.410      ;
; -4.559 ; counter:inst|x[5]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.100     ; 3.395      ;
; -4.527 ; counterC:inst5|x[3]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.114     ; 3.349      ;
; -4.511 ; offsetHeli:inst27|out[6]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.098     ; 3.349      ;
; -4.510 ; offsetHeli:inst28|out[4]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.100     ; 3.346      ;
; -4.496 ; counterC:inst5|x[1]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.114     ; 3.318      ;
; -4.491 ; offsetBlocks:inst26|out[5] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.118     ; 3.309      ;
; -4.488 ; counter:inst|y[4]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.089     ; 3.335      ;
; -4.479 ; offsetHeli:inst28|out[5]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.100     ; 3.315      ;
; -4.448 ; offsetBlocks:inst26|out[6] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.118     ; 3.266      ;
; -4.447 ; counterC:inst5|x[2]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.114     ; 3.269      ;
; -4.422 ; counter:inst|x[6]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.100     ; 3.258      ;
; -4.422 ; counter:inst|y[3]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.089     ; 3.269      ;
; -4.416 ; counterB:inst20|x[2]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.119     ; 3.233      ;
; -4.388 ; counterA:inst3|x[2]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.108     ; 3.216      ;
; -4.366 ; counterA:inst3|x[3]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.108     ; 3.194      ;
; -4.350 ; counterC:inst5|x[4]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.114     ; 3.172      ;
; -4.317 ; counterA:inst3|x[4]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.108     ; 3.145      ;
; -4.283 ; counterA:inst3|x[5]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.108     ; 3.111      ;
; -4.237 ; counter:inst|y[5]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.089     ; 3.084      ;
; -4.224 ; offsetHeli:inst27|out[7]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.098     ; 3.062      ;
; -4.216 ; counterB:inst20|x[3]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.119     ; 3.033      ;
; -4.208 ; counterC:inst5|x[5]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.114     ; 3.030      ;
; -4.143 ; counterA:inst3|x[6]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.108     ; 2.971      ;
; -4.092 ; counterC:inst5|x[6]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.114     ; 2.914      ;
; -4.089 ; offsetBlocks:inst26|out[7] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.118     ; 2.907      ;
; -4.078 ; counterB:inst20|x[4]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.119     ; 2.895      ;
; -4.076 ; offsetHeli:inst28|out[6]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.100     ; 2.912      ;
; -4.060 ; counter:inst|y[6]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.089     ; 2.907      ;
; -4.025 ; counterB:inst20|x[5]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.119     ; 2.842      ;
; -4.024 ; counter:inst|x[7]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.100     ; 2.860      ;
; -3.983 ; counterA:inst3|x[7]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.108     ; 2.811      ;
; -3.879 ; counterB:inst20|x[6]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.119     ; 2.696      ;
; -3.841 ; counterC:inst5|y[1]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.084     ; 2.693      ;
; -3.841 ; counterC:inst5|y[2]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.084     ; 2.693      ;
; -3.825 ; counterC:inst5|x[7]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.114     ; 2.647      ;
; -3.761 ; counterB:inst20|x[7]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.119     ; 2.578      ;
; -3.721 ; counterA:inst3|y[3]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.095     ; 2.562      ;
; -3.715 ; counterC:inst5|y[0]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.084     ; 2.567      ;
; -3.712 ; counterC:inst5|y[3]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.084     ; 2.564      ;
; -3.692 ; counterC:inst5|y[4]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.084     ; 2.544      ;
; -3.685 ; counterC:inst5|y[5]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.084     ; 2.537      ;
; -3.644 ; counterA:inst3|y[1]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.095     ; 2.485      ;
; -3.642 ; counterB:inst20|y[1]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.112     ; 2.466      ;
; -3.636 ; counterA:inst3|y[4]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.095     ; 2.477      ;
; -3.618 ; counterB:inst20|y[2]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.112     ; 2.442      ;
; -3.618 ; counterB:inst20|y[4]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.112     ; 2.442      ;
; -3.573 ; counterA:inst3|y[2]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.095     ; 2.414      ;
; -3.532 ; counterB:inst20|y[3]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.112     ; 2.356      ;
; -3.527 ; counterB:inst20|y[5]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.112     ; 2.351      ;
; -3.488 ; counterC:inst5|y[6]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.084     ; 2.340      ;
; -3.478 ; counterA:inst3|y[5]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.095     ; 2.319      ;
; -3.445 ; counterA:inst3|y[0]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.095     ; 2.286      ;
; -3.425 ; counterB:inst20|y[0]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.112     ; 2.249      ;
; -3.354 ; counterA:inst3|y[6]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.095     ; 2.195      ;
; -3.182 ; counterB:inst20|y[6]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.112     ; 2.006      ;
+--------+----------------------------+--------------------------+--------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'score:inst8|freq_divider_1hz:comb_3|out'                                                                                                                        ;
+--------+--------------------------+-------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node           ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.279 ; mux_all:inst29|collision ; score:inst8|Q[1]  ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.807      ; 1.618      ;
; -0.279 ; mux_all:inst29|collision ; score:inst8|Q[15] ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.807      ; 1.618      ;
; -0.279 ; mux_all:inst29|collision ; score:inst8|Q[14] ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.807      ; 1.618      ;
; -0.279 ; mux_all:inst29|collision ; score:inst8|Q[5]  ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.807      ; 1.618      ;
; -0.279 ; mux_all:inst29|collision ; score:inst8|Q[13] ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.807      ; 1.618      ;
; -0.279 ; mux_all:inst29|collision ; score:inst8|Q[4]  ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.807      ; 1.618      ;
; -0.279 ; mux_all:inst29|collision ; score:inst8|Q[10] ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.807      ; 1.618      ;
; -0.279 ; mux_all:inst29|collision ; score:inst8|Q[12] ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.807      ; 1.618      ;
; -0.279 ; mux_all:inst29|collision ; score:inst8|Q[11] ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.807      ; 1.618      ;
; -0.279 ; mux_all:inst29|collision ; score:inst8|Q[2]  ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.807      ; 1.618      ;
; -0.279 ; mux_all:inst29|collision ; score:inst8|Q[3]  ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.807      ; 1.618      ;
; -0.279 ; mux_all:inst29|collision ; score:inst8|Q[8]  ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.807      ; 1.618      ;
; -0.279 ; mux_all:inst29|collision ; score:inst8|Q[9]  ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.807      ; 1.618      ;
; -0.279 ; mux_all:inst29|collision ; score:inst8|Q[6]  ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.807      ; 1.618      ;
; -0.279 ; mux_all:inst29|collision ; score:inst8|Q[7]  ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.807      ; 1.618      ;
; -0.222 ; score:inst8|Q[1]         ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.254      ;
; -0.187 ; score:inst8|Q[1]         ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.219      ;
; -0.183 ; score:inst8|Q[2]         ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.215      ;
; -0.152 ; score:inst8|Q[1]         ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.184      ;
; -0.148 ; score:inst8|Q[2]         ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.180      ;
; -0.132 ; score:inst8|Q[0]         ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.164      ;
; -0.117 ; score:inst8|Q[1]         ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.149      ;
; -0.113 ; score:inst8|Q[2]         ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.145      ;
; -0.110 ; score:inst8|Q[4]         ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.142      ;
; -0.102 ; mux_all:inst29|collision ; score:inst8|Q[0]  ; fsm:inst19|y_Q.I                        ; score:inst8|freq_divider_1hz:comb_3|out ; 0.500        ; 0.807      ; 1.441      ;
; -0.097 ; score:inst8|Q[0]         ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.129      ;
; -0.082 ; score:inst8|Q[1]         ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.114      ;
; -0.078 ; score:inst8|Q[0]         ; score:inst8|Q[0]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.110      ;
; -0.078 ; score:inst8|Q[2]         ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.110      ;
; -0.075 ; score:inst8|Q[4]         ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.107      ;
; -0.062 ; score:inst8|Q[3]         ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.094      ;
; -0.062 ; score:inst8|Q[0]         ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.094      ;
; -0.047 ; score:inst8|Q[1]         ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.079      ;
; -0.044 ; score:inst8|Q[6]         ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.076      ;
; -0.043 ; score:inst8|Q[2]         ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.075      ;
; -0.040 ; score:inst8|Q[4]         ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.072      ;
; -0.027 ; score:inst8|Q[3]         ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.059      ;
; -0.027 ; score:inst8|Q[0]         ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.059      ;
; -0.012 ; score:inst8|Q[1]         ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.044      ;
; -0.009 ; score:inst8|Q[6]         ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.041      ;
; -0.008 ; score:inst8|Q[2]         ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.040      ;
; -0.005 ; score:inst8|Q[4]         ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.037      ;
; 0.007  ; score:inst8|Q[5]         ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.025      ;
; 0.008  ; score:inst8|Q[3]         ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.024      ;
; 0.008  ; score:inst8|Q[0]         ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.024      ;
; 0.026  ; score:inst8|Q[6]         ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.006      ;
; 0.027  ; score:inst8|Q[2]         ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.005      ;
; 0.030  ; score:inst8|Q[4]         ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 1.002      ;
; 0.042  ; score:inst8|Q[5]         ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.990      ;
; 0.043  ; score:inst8|Q[3]         ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.989      ;
; 0.043  ; score:inst8|Q[0]         ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.989      ;
; 0.061  ; score:inst8|Q[6]         ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.971      ;
; 0.065  ; score:inst8|Q[4]         ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.967      ;
; 0.066  ; score:inst8|Q[7]         ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.966      ;
; 0.077  ; score:inst8|Q[5]         ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.955      ;
; 0.078  ; score:inst8|Q[3]         ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.954      ;
; 0.078  ; score:inst8|Q[0]         ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.954      ;
; 0.082  ; score:inst8|Q[1]         ; score:inst8|Q[8]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.950      ;
; 0.096  ; score:inst8|Q[6]         ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.936      ;
; 0.100  ; score:inst8|Q[4]         ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.932      ;
; 0.101  ; score:inst8|Q[7]         ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.931      ;
; 0.112  ; score:inst8|Q[5]         ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.920      ;
; 0.113  ; score:inst8|Q[8]         ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.919      ;
; 0.113  ; score:inst8|Q[3]         ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.919      ;
; 0.117  ; score:inst8|Q[1]         ; score:inst8|Q[7]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.915      ;
; 0.121  ; score:inst8|Q[2]         ; score:inst8|Q[8]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.911      ;
; 0.131  ; score:inst8|Q[6]         ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.901      ;
; 0.136  ; score:inst8|Q[7]         ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.896      ;
; 0.147  ; score:inst8|Q[5]         ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.885      ;
; 0.148  ; score:inst8|Q[8]         ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.884      ;
; 0.148  ; score:inst8|Q[3]         ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.884      ;
; 0.152  ; score:inst8|Q[1]         ; score:inst8|Q[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.880      ;
; 0.156  ; score:inst8|Q[2]         ; score:inst8|Q[7]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.876      ;
; 0.166  ; score:inst8|Q[10]        ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.866      ;
; 0.166  ; score:inst8|Q[6]         ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.866      ;
; 0.171  ; score:inst8|Q[7]         ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.861      ;
; 0.172  ; score:inst8|Q[0]         ; score:inst8|Q[8]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.860      ;
; 0.182  ; score:inst8|Q[5]         ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.850      ;
; 0.183  ; score:inst8|Q[8]         ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.849      ;
; 0.187  ; score:inst8|Q[1]         ; score:inst8|Q[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.845      ;
; 0.191  ; score:inst8|Q[9]         ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.841      ;
; 0.191  ; score:inst8|Q[2]         ; score:inst8|Q[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.841      ;
; 0.194  ; score:inst8|Q[4]         ; score:inst8|Q[8]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.838      ;
; 0.201  ; score:inst8|Q[10]        ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.831      ;
; 0.206  ; score:inst8|Q[7]         ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.826      ;
; 0.207  ; score:inst8|Q[0]         ; score:inst8|Q[7]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.825      ;
; 0.217  ; score:inst8|Q[12]        ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.815      ;
; 0.217  ; score:inst8|Q[5]         ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.815      ;
; 0.218  ; score:inst8|Q[8]         ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.814      ;
; 0.222  ; score:inst8|Q[1]         ; score:inst8|Q[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.810      ;
; 0.226  ; score:inst8|Q[9]         ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.806      ;
; 0.226  ; score:inst8|Q[2]         ; score:inst8|Q[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.806      ;
; 0.229  ; score:inst8|Q[4]         ; score:inst8|Q[7]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.803      ;
; 0.236  ; score:inst8|Q[10]        ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.796      ;
; 0.241  ; score:inst8|Q[7]         ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.791      ;
; 0.242  ; score:inst8|Q[3]         ; score:inst8|Q[8]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.790      ;
; 0.242  ; score:inst8|Q[0]         ; score:inst8|Q[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.790      ;
; 0.252  ; score:inst8|Q[12]        ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.780      ;
; 0.253  ; score:inst8|Q[8]         ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.779      ;
; 0.257  ; score:inst8|Q[1]         ; score:inst8|Q[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 1.000        ; 0.000      ; 0.775      ;
+--------+--------------------------+-------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                ;
+--------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                                                                                                                ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; 0.112  ; score:inst8|Q[0]         ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 1.253      ;
; 0.164  ; score:inst8|Q[6]         ; levels:inst25|level[2]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 1.201      ;
; 0.164  ; score:inst8|Q[6]         ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 1.201      ;
; 0.165  ; score:inst8|Q[6]         ; levels:inst25|level[1]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 1.200      ;
; 0.179  ; score:inst8|Q[8]         ; levels:inst25|level[2]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 1.186      ;
; 0.179  ; score:inst8|Q[8]         ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 1.186      ;
; 0.180  ; score:inst8|Q[8]         ; levels:inst25|level[1]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 1.185      ;
; 0.188  ; score:inst8|Q[9]         ; levels:inst25|level[2]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 1.177      ;
; 0.188  ; score:inst8|Q[9]         ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 1.177      ;
; 0.189  ; score:inst8|Q[9]         ; levels:inst25|level[1]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 1.176      ;
; 0.203  ; score:inst8|Q[2]         ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 1.162      ;
; 0.270  ; score:inst8|Q[10]        ; levels:inst25|level[2]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 1.095      ;
; 0.270  ; score:inst8|Q[10]        ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 1.095      ;
; 0.271  ; score:inst8|Q[10]        ; levels:inst25|level[1]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 1.094      ;
; 0.275  ; score:inst8|Q[1]         ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 1.090      ;
; 0.281  ; score:inst8|Q[15]        ; levels:inst25|level[2]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 1.084      ;
; 0.281  ; score:inst8|Q[15]        ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 1.084      ;
; 0.282  ; score:inst8|Q[15]        ; levels:inst25|level[1]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 1.083      ;
; 0.302  ; score:inst8|Q[7]         ; levels:inst25|level[2]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 1.063      ;
; 0.302  ; score:inst8|Q[7]         ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 1.063      ;
; 0.303  ; score:inst8|Q[7]         ; levels:inst25|level[1]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 1.062      ;
; 0.320  ; score:inst8|Q[4]         ; levels:inst25|level[2]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 1.045      ;
; 0.320  ; score:inst8|Q[4]         ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 1.045      ;
; 0.321  ; score:inst8|Q[4]         ; levels:inst25|level[1]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 1.044      ;
; 0.342  ; score:inst8|Q[3]         ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 1.023      ;
; 0.353  ; score:inst8|Q[12]        ; levels:inst25|level[2]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 1.012      ;
; 0.353  ; score:inst8|Q[12]        ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 1.012      ;
; 0.354  ; score:inst8|Q[12]        ; levels:inst25|level[1]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 1.011      ;
; 0.380  ; score:inst8|Q[14]        ; levels:inst25|level[2]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 0.985      ;
; 0.380  ; score:inst8|Q[14]        ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 0.985      ;
; 0.381  ; score:inst8|Q[14]        ; levels:inst25|level[1]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 0.984      ;
; 0.426  ; score:inst8|Q[11]        ; levels:inst25|level[2]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 0.939      ;
; 0.426  ; score:inst8|Q[11]        ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 0.939      ;
; 0.427  ; score:inst8|Q[11]        ; levels:inst25|level[1]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 0.938      ;
; 0.470  ; score:inst8|Q[5]         ; levels:inst25|level[2]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 0.895      ;
; 0.470  ; score:inst8|Q[5]         ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 0.895      ;
; 0.471  ; score:inst8|Q[5]         ; levels:inst25|level[1]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 0.894      ;
; 0.506  ; score:inst8|Q[13]        ; levels:inst25|level[2]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 0.859      ;
; 0.506  ; score:inst8|Q[13]        ; levels:inst25|level[0]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 0.859      ;
; 0.507  ; score:inst8|Q[13]        ; levels:inst25|level[1]                                                                                                                 ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 1.000        ; 0.333      ; 0.858      ;
; 1.230  ; mux_all:inst29|collision ; fsm:inst19|y_Q.A                                                                                                                       ; fsm:inst19|y_Q.I                        ; CLOCK_50    ; 0.500        ; 1.107      ; 0.409      ;
; 1.858  ; fsm:inst19|y_Q.I         ; fsm:inst19|y_Q.A                                                                                                                       ; fsm:inst19|y_Q.I                        ; CLOCK_50    ; 0.500        ; 1.638      ; 0.453      ;
; 1.944  ; fsm:inst19|y_Q.I         ; fsm:inst19|y_Q.I                                                                                                                       ; fsm:inst19|y_Q.I                        ; CLOCK_50    ; 0.500        ; 1.638      ; 0.367      ;
; 2.358  ; fsm:inst19|y_Q.I         ; fsm:inst19|y_Q.A                                                                                                                       ; fsm:inst19|y_Q.I                        ; CLOCK_50    ; 1.000        ; 1.638      ; 0.453      ;
; 2.444  ; fsm:inst19|y_Q.I         ; fsm:inst19|y_Q.I                                                                                                                       ; fsm:inst19|y_Q.I                        ; CLOCK_50    ; 1.000        ; 1.638      ; 0.367      ;
; 15.024 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.082      ; 5.057      ;
; 15.034 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_we_reg        ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.088      ; 5.053      ;
; 15.040 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~portb_we_reg         ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.072      ; 5.031      ;
; 15.040 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.066      ; 5.025      ;
; 15.040 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.064      ; 5.023      ;
; 15.040 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.066      ; 5.025      ;
; 15.040 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.066      ; 5.025      ;
; 15.040 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.066      ; 5.025      ;
; 15.040 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.066      ; 5.025      ;
; 15.040 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.066      ; 5.025      ;
; 15.040 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.066      ; 5.025      ;
; 15.040 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.066      ; 5.025      ;
; 15.040 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.066      ; 5.025      ;
; 15.040 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.066      ; 5.025      ;
; 15.040 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.066      ; 5.025      ;
; 15.040 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.066      ; 5.025      ;
; 15.040 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.066      ; 5.025      ;
; 15.088 ; counter:inst|y[0]        ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.091      ; 5.002      ;
; 15.098 ; counter:inst|y[0]        ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_we_reg        ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.097      ; 4.998      ;
; 15.104 ; counter:inst|y[0]        ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~portb_we_reg         ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.081      ; 4.976      ;
; 15.104 ; counter:inst|y[0]        ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.075      ; 4.970      ;
; 15.104 ; counter:inst|y[0]        ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.073      ; 4.968      ;
; 15.104 ; counter:inst|y[0]        ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.075      ; 4.970      ;
; 15.104 ; counter:inst|y[0]        ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.075      ; 4.970      ;
; 15.104 ; counter:inst|y[0]        ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.075      ; 4.970      ;
; 15.104 ; counter:inst|y[0]        ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.075      ; 4.970      ;
; 15.104 ; counter:inst|y[0]        ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.075      ; 4.970      ;
; 15.104 ; counter:inst|y[0]        ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.075      ; 4.970      ;
; 15.104 ; counter:inst|y[0]        ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.075      ; 4.970      ;
; 15.104 ; counter:inst|y[0]        ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.075      ; 4.970      ;
; 15.104 ; counter:inst|y[0]        ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.075      ; 4.970      ;
; 15.104 ; counter:inst|y[0]        ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.075      ; 4.970      ;
; 15.104 ; counter:inst|y[0]        ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.075      ; 4.970      ;
; 15.104 ; counter:inst|y[0]        ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.075      ; 4.970      ;
; 15.110 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_we_reg         ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.079      ; 4.968      ;
; 15.110 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_datain_reg0    ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.077      ; 4.966      ;
; 15.110 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg0   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.079      ; 4.968      ;
; 15.110 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg1   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.079      ; 4.968      ;
; 15.110 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg2   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.079      ; 4.968      ;
; 15.110 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg3   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.079      ; 4.968      ;
; 15.110 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg4   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.079      ; 4.968      ;
; 15.110 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg5   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.079      ; 4.968      ;
; 15.110 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg6   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.079      ; 4.968      ;
; 15.110 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg7   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.079      ; 4.968      ;
; 15.110 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg8   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.079      ; 4.968      ;
; 15.110 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg9   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.079      ; 4.968      ;
; 15.110 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg10  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.079      ; 4.968      ;
; 15.110 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg11  ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.079      ; 4.968      ;
; 15.115 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_we_reg         ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.083      ; 4.967      ;
; 15.115 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_datain_reg0    ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.081      ; 4.965      ;
; 15.115 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_address_reg0   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.083      ; 4.967      ;
; 15.115 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_address_reg1   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.083      ; 4.967      ;
; 15.115 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_address_reg2   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.083      ; 4.967      ;
; 15.115 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_address_reg3   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.083      ; 4.967      ;
; 15.115 ; offsetHeli:inst28|out[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_address_reg4   ; CLOCK_50                                ; CLOCK_50    ; 20.000       ; 0.083      ; 4.967      ;
+--------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst14|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                                                                                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 36.068 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg0  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 4.008      ;
; 36.068 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg1  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 4.008      ;
; 36.068 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg2  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 4.008      ;
; 36.068 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg3  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 4.008      ;
; 36.068 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg4  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 4.008      ;
; 36.068 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg5  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 4.008      ;
; 36.068 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg6  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 4.008      ;
; 36.068 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg7  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 4.008      ;
; 36.068 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg8  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 4.008      ;
; 36.068 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg9  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 4.008      ;
; 36.068 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg10 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 4.008      ;
; 36.068 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg11 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 4.008      ;
; 36.084 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg0  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.985      ;
; 36.084 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg1  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.985      ;
; 36.084 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg2  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.985      ;
; 36.084 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg3  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.985      ;
; 36.084 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg4  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.985      ;
; 36.084 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg5  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.985      ;
; 36.084 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg6  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.985      ;
; 36.084 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg7  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.985      ;
; 36.084 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg8  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.985      ;
; 36.084 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg9  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.985      ;
; 36.084 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg10 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.985      ;
; 36.084 ; vga_adapter:inst14|vga_controller:controller|yCounter[4] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg11 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.985      ;
; 36.154 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg0  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.922      ;
; 36.154 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg1  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.922      ;
; 36.154 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg2  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.922      ;
; 36.154 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg3  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.922      ;
; 36.154 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg4  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.922      ;
; 36.154 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg5  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.922      ;
; 36.154 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg6  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.922      ;
; 36.154 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg7  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.922      ;
; 36.154 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg8  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.922      ;
; 36.154 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg9  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.922      ;
; 36.154 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg10 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.922      ;
; 36.154 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg11 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.922      ;
; 36.170 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg0  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.899      ;
; 36.170 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg1  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.899      ;
; 36.170 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg2  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.899      ;
; 36.170 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg3  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.899      ;
; 36.170 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg4  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.899      ;
; 36.170 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg5  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.899      ;
; 36.170 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg6  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.899      ;
; 36.170 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg7  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.899      ;
; 36.170 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg8  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.899      ;
; 36.170 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg9  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.899      ;
; 36.170 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg10 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.899      ;
; 36.170 ; vga_adapter:inst14|vga_controller:controller|yCounter[6] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg11 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.899      ;
; 36.180 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg0  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.896      ;
; 36.180 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg1  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.896      ;
; 36.180 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg2  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.896      ;
; 36.180 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg3  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.896      ;
; 36.180 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg4  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.896      ;
; 36.180 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg5  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.896      ;
; 36.180 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg6  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.896      ;
; 36.180 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg7  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.896      ;
; 36.180 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg8  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.896      ;
; 36.180 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg9  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.896      ;
; 36.180 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg10 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.896      ;
; 36.180 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg11 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.896      ;
; 36.189 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg0  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.887      ;
; 36.189 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg1  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.887      ;
; 36.189 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg2  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.887      ;
; 36.189 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg3  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.887      ;
; 36.189 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg4  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.887      ;
; 36.189 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg5  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.887      ;
; 36.189 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg6  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.887      ;
; 36.189 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg7  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.887      ;
; 36.189 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg8  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.887      ;
; 36.189 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg9  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.887      ;
; 36.189 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg10 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.887      ;
; 36.189 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg11 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.887      ;
; 36.196 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg0  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.873      ;
; 36.196 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg1  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.873      ;
; 36.196 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg2  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.873      ;
; 36.196 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg3  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.873      ;
; 36.196 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg4  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.873      ;
; 36.196 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg5  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.873      ;
; 36.196 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg6  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.873      ;
; 36.196 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg7  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.873      ;
; 36.196 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg8  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.873      ;
; 36.196 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg9  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.873      ;
; 36.196 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg10 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.873      ;
; 36.196 ; vga_adapter:inst14|vga_controller:controller|yCounter[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg11 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.873      ;
; 36.202 ; vga_adapter:inst14|vga_controller:controller|yCounter[5] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg0  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.874      ;
; 36.202 ; vga_adapter:inst14|vga_controller:controller|yCounter[5] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg1  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.874      ;
; 36.202 ; vga_adapter:inst14|vga_controller:controller|yCounter[5] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg2  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.874      ;
; 36.202 ; vga_adapter:inst14|vga_controller:controller|yCounter[5] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg3  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.874      ;
; 36.202 ; vga_adapter:inst14|vga_controller:controller|yCounter[5] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg4  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.874      ;
; 36.202 ; vga_adapter:inst14|vga_controller:controller|yCounter[5] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg5  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.874      ;
; 36.202 ; vga_adapter:inst14|vga_controller:controller|yCounter[5] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg6  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.874      ;
; 36.202 ; vga_adapter:inst14|vga_controller:controller|yCounter[5] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg7  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.874      ;
; 36.202 ; vga_adapter:inst14|vga_controller:controller|yCounter[5] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg8  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.874      ;
; 36.202 ; vga_adapter:inst14|vga_controller:controller|yCounter[5] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg9  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.874      ;
; 36.202 ; vga_adapter:inst14|vga_controller:controller|yCounter[5] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg10 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.874      ;
; 36.202 ; vga_adapter:inst14|vga_controller:controller|yCounter[5] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg11 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.874      ;
; 36.205 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg0  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.864      ;
; 36.205 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg1  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.864      ;
; 36.205 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg2  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.864      ;
; 36.205 ; vga_adapter:inst14|vga_controller:controller|yCounter[7] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg3  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.864      ;
+--------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                             ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -1.564 ; fsm:inst19|y_Q.I                              ; fsm:inst19|y_Q.I                              ; fsm:inst19|y_Q.I                        ; CLOCK_50    ; 0.000        ; 1.638      ; 0.367      ;
; -1.478 ; fsm:inst19|y_Q.I                              ; fsm:inst19|y_Q.A                              ; fsm:inst19|y_Q.I                        ; CLOCK_50    ; 0.000        ; 1.638      ; 0.453      ;
; -1.064 ; fsm:inst19|y_Q.I                              ; fsm:inst19|y_Q.I                              ; fsm:inst19|y_Q.I                        ; CLOCK_50    ; -0.500       ; 1.638      ; 0.367      ;
; -0.978 ; fsm:inst19|y_Q.I                              ; fsm:inst19|y_Q.A                              ; fsm:inst19|y_Q.I                        ; CLOCK_50    ; -0.500       ; 1.638      ; 0.453      ;
; -0.350 ; mux_all:inst29|collision                      ; fsm:inst19|y_Q.A                              ; fsm:inst19|y_Q.I                        ; CLOCK_50    ; -0.500       ; 1.107      ; 0.409      ;
; 0.145  ; score:inst8|Q[14]                             ; levels:inst25|level[2]                        ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 0.000        ; 0.333      ; 0.630      ;
; 0.145  ; score:inst8|Q[14]                             ; levels:inst25|level[1]                        ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 0.000        ; 0.333      ; 0.630      ;
; 0.208  ; score:inst8|Q[15]                             ; levels:inst25|level[2]                        ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 0.000        ; 0.333      ; 0.693      ;
; 0.209  ; score:inst8|Q[15]                             ; levels:inst25|level[1]                        ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 0.000        ; 0.333      ; 0.694      ;
; 0.215  ; fsm:inst19|y_Q.C                              ; fsm:inst19|y_Q.C                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fsm:inst19|y_Q.G                              ; fsm:inst19|y_Q.G                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fsm:inst19|y_Q.B                              ; fsm:inst19|y_Q.B                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fsm:inst19|y_Q.F                              ; fsm:inst19|y_Q.F                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fsm:inst19|y_Q.Z                              ; fsm:inst19|y_Q.Z                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fsm:inst19|y_Q.X                              ; fsm:inst19|y_Q.X                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fsm:inst19|y_Q.D                              ; fsm:inst19|y_Q.D                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; delayer:inst1|count[0]                        ; delayer:inst1|count[0]                        ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; counter:inst|color[1]                         ; counter:inst|color[1]                         ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; counterA:inst3|color[0]                       ; counterA:inst3|color[0]                       ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; counterB:inst20|color[0]                      ; counterB:inst20|color[0]                      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; counterC:inst5|color[0]                       ; counterC:inst5|color[0]                       ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.241  ; offsetHeli:inst28|out[6]                      ; offsetHeli:inst28|out[6]                      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.245  ; counterB:inst20|done                          ; fsm:inst19|y_Q.X                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.247  ; counterB:inst20|done                          ; fsm:inst19|y_Q.Z                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.249  ; delayer:inst1|count[24]                       ; delayer:inst1|count[24]                       ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.252  ; counterC:inst5|done                           ; fsm:inst19|y_Q.H                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.404      ;
; 0.252  ; counterC:inst5|done                           ; fsm:inst19|y_Q.D                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.404      ;
; 0.252  ; score:inst8|Q[4]                              ; levels:inst25|level[1]                        ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 0.000        ; 0.333      ; 0.737      ;
; 0.253  ; score:inst8|Q[4]                              ; levels:inst25|level[0]                        ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 0.000        ; 0.333      ; 0.738      ;
; 0.261  ; score:inst8|Q[4]                              ; levels:inst25|level[2]                        ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 0.000        ; 0.333      ; 0.746      ;
; 0.274  ; counterA:inst3|y[6]                           ; counterA:inst3|y[6]                           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.426      ;
; 0.308  ; score:inst8|Q[13]                             ; levels:inst25|level[1]                        ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 0.000        ; 0.333      ; 0.793      ;
; 0.312  ; score:inst8|Q[13]                             ; levels:inst25|level[0]                        ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 0.000        ; 0.333      ; 0.797      ;
; 0.316  ; score:inst8|Q[14]                             ; levels:inst25|level[0]                        ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 0.000        ; 0.333      ; 0.801      ;
; 0.322  ; fsm:inst19|y_Q.B                              ; fsm:inst19|y_Q.C                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.474      ;
; 0.324  ; score:inst8|Q[13]                             ; levels:inst25|level[2]                        ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 0.000        ; 0.333      ; 0.809      ;
; 0.339  ; counterB:inst20|y[6]                          ; counterB:inst20|y[6]                          ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.491      ;
; 0.349  ; score:inst8|Q[5]                              ; levels:inst25|level[1]                        ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 0.000        ; 0.333      ; 0.834      ;
; 0.349  ; score:inst8|Q[5]                              ; levels:inst25|level[0]                        ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 0.000        ; 0.333      ; 0.834      ;
; 0.357  ; score:inst8|freq_divider_1hz:comb_3|count[13] ; score:inst8|freq_divider_1hz:comb_3|count[13] ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; delayer:inst1|count[13]                       ; delayer:inst1|count[13]                       ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; score:inst8|Q[5]                              ; levels:inst25|level[2]                        ; score:inst8|freq_divider_1hz:comb_3|out ; CLOCK_50    ; 0.000        ; 0.333      ; 0.842      ;
; 0.358  ; counterA:inst3|x[1]                           ; counterA:inst3|x[1]                           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; counterA:inst3|x[0]                           ; counterA:inst3|x[0]                           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; delayer:inst1|count[4]                        ; delayer:inst1|count[4]                        ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; counterB:inst20|y[1]                          ; counterB:inst20|y[1]                          ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; counter:inst|y[1]                             ; counter:inst|y[1]                             ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; offsetHeli:inst28|out[2]                      ; offsetHeli:inst28|out[2]                      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; offsetHeli:inst27|out[2]                      ; offsetHeli:inst27|out[2]                      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; score:inst8|freq_divider_1hz:comb_3|count[6]  ; score:inst8|freq_divider_1hz:comb_3|count[6]  ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; offsetHeli:inst28|out[4]                      ; offsetHeli:inst28|out[4]                      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; offsetHeli:inst27|out[7]                      ; offsetHeli:inst27|out[7]                      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; offsetHeli:inst27|out[4]                      ; offsetHeli:inst27|out[4]                      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; offsetBlocks:inst26|out[1]                    ; offsetBlocks:inst26|out[1]                    ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; offsetBlocks:inst26|out[0]                    ; offsetBlocks:inst26|out[0]                    ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; score:inst8|freq_divider_1hz:comb_3|count[8]  ; score:inst8|freq_divider_1hz:comb_3|count[8]  ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; delayer:inst1|count[1]                        ; delayer:inst1|count[1]                        ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; score:inst8|freq_divider_1hz:comb_3|count[4]  ; score:inst8|freq_divider_1hz:comb_3|count[4]  ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; score:inst8|freq_divider_1hz:comb_3|count[11] ; score:inst8|freq_divider_1hz:comb_3|count[11] ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; score:inst8|freq_divider_1hz:comb_3|count[10] ; score:inst8|freq_divider_1hz:comb_3|count[10] ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; score:inst8|freq_divider_1hz:comb_3|count[12] ; score:inst8|freq_divider_1hz:comb_3|count[12] ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; score:inst8|freq_divider_1hz:comb_3|count[14] ; score:inst8|freq_divider_1hz:comb_3|count[14] ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; offsetBlocks:inst26|out[4]                    ; offsetBlocks:inst26|out[4]                    ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; score:inst8|freq_divider_1hz:comb_3|count[22] ; score:inst8|freq_divider_1hz:comb_3|count[22] ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; score:inst8|freq_divider_1hz:comb_3|count[1]  ; score:inst8|freq_divider_1hz:comb_3|count[1]  ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; counter:inst|y[3]                             ; counter:inst|y[3]                             ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; delayer:inst1|count[8]                        ; delayer:inst1|count[8]                        ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; delayer:inst1|count[6]                        ; delayer:inst1|count[6]                        ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; score:inst8|freq_divider_1hz:comb_3|count[24] ; score:inst8|freq_divider_1hz:comb_3|count[24] ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; counter:inst|y[5]                             ; counter:inst|y[5]                             ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; delayer:inst1|count[14]                       ; delayer:inst1|count[14]                       ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; delayer:inst1|count[12]                       ; delayer:inst1|count[12]                       ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; delayer:inst1|count[10]                       ; delayer:inst1|count[10]                       ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; delayer:inst1|count[11]                       ; delayer:inst1|count[11]                       ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; delayer:inst1|count[22]                       ; delayer:inst1|count[22]                       ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; offsetBlocks:inst26|out[2]                    ; offsetBlocks:inst26|out[2]                    ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; score:inst8|freq_divider_1hz:comb_3|count[15] ; score:inst8|freq_divider_1hz:comb_3|count[15] ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; counterB:inst20|x[3]                          ; counterB:inst20|x[3]                          ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; delayer:inst1|count[20]                       ; delayer:inst1|count[20]                       ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; delayer:inst1|count[17]                       ; delayer:inst1|count[17]                       ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; delayer:inst1|count[15]                       ; delayer:inst1|count[15]                       ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; delayer:inst1|count[3]                        ; delayer:inst1|count[3]                        ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; delayer:inst1|count[2]                        ; delayer:inst1|count[2]                        ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; score:inst8|freq_divider_1hz:comb_3|count[17] ; score:inst8|freq_divider_1hz:comb_3|count[17] ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; score:inst8|freq_divider_1hz:comb_3|count[20] ; score:inst8|freq_divider_1hz:comb_3|count[20] ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; offsetBlocks:inst26|out[7]                    ; offsetBlocks:inst26|out[7]                    ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; counterB:inst20|x[6]                          ; counterB:inst20|x[6]                          ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; counterA:inst3|x[2]                           ; counterA:inst3|x[2]                           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; offsetHeli:inst28|out[3]                      ; offsetHeli:inst28|out[3]                      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; counterA:inst3|x[4]                           ; counterA:inst3|x[4]                           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; counterC:inst5|done                           ; fsm:inst19|y_Q.X                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; counterB:inst20|y[5]                          ; counterB:inst20|y[5]                          ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; counterB:inst20|y[3]                          ; counterB:inst20|y[3]                          ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; counterA:inst3|x[7]                           ; counterA:inst3|x[7]                           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; counterB:inst20|y[0]                          ; counterB:inst20|y[0]                          ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; counterA:inst3|y[2]                           ; counterA:inst3|y[2]                           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; offsetHeli:inst27|out[3]                      ; offsetHeli:inst27|out[3]                      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; counterC:inst5|done                           ; fsm:inst19|y_Q.Z                              ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; offsetHeli:inst27|out[6]                      ; offsetHeli:inst27|out[6]                      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; offsetHeli:inst27|out[5]                      ; offsetHeli:inst27|out[5]                      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst14|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.238 ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[1] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[1]             ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[0] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[0]             ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.241 ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[2] ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[2]             ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.274 ; vga_adapter:inst14|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:inst14|vga_controller:controller|VGA_HS1                                                                                  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.426      ;
; 0.306 ; vga_adapter:inst14|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:inst14|vga_controller:controller|VGA_HS1                                                                                  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.458      ;
; 0.333 ; vga_adapter:inst14|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:inst14|vga_controller:controller|VGA_VS1                                                                                  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.484      ;
; 0.333 ; vga_adapter:inst14|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:inst14|vga_controller:controller|VGA_BLANK1                                                                               ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.486      ;
; 0.359 ; vga_adapter:inst14|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[2]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.368 ; vga_adapter:inst14|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[4]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; vga_adapter:inst14|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[5]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; vga_adapter:inst14|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[1]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; vga_adapter:inst14|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[0]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; vga_adapter:inst14|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[7]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; vga_adapter:inst14|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:inst14|vga_controller:controller|VGA_VS1                                                                                  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.523      ;
; 0.373 ; vga_adapter:inst14|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[4]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; vga_adapter:inst14|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[6]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; vga_adapter:inst14|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[3]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; vga_adapter:inst14|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[8]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.378 ; vga_adapter:inst14|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[1]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.380 ; vga_adapter:inst14|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[7]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.408 ; vga_adapter:inst14|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[9]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.560      ;
; 0.412 ; vga_adapter:inst14|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg3  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.619      ;
; 0.416 ; vga_adapter:inst14|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg0  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.623      ;
; 0.417 ; vga_adapter:inst14|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg2  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.624      ;
; 0.428 ; vga_adapter:inst14|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[9]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.580      ;
; 0.457 ; vga_adapter:inst14|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[6]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.609      ;
; 0.461 ; vga_adapter:inst14|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:inst14|vga_controller:controller|VGA_HS1                                                                                  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.613      ;
; 0.504 ; vga_adapter:inst14|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[6]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.656      ;
; 0.507 ; vga_adapter:inst14|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[6]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.509 ; vga_adapter:inst14|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[2]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; vga_adapter:inst14|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[1]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; vga_adapter:inst14|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[8]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.513 ; vga_adapter:inst14|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[5]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.665      ;
; 0.514 ; vga_adapter:inst14|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[7]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; vga_adapter:inst14|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[4]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.667      ;
; 0.519 ; vga_adapter:inst14|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[1]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.671      ;
; 0.527 ; vga_adapter:inst14|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:inst14|vga_controller:controller|VGA_HS1                                                                                  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.679      ;
; 0.530 ; vga_adapter:inst14|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.531 ; vga_adapter:inst14|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[2]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; vga_adapter:inst14|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:inst14|vga_controller:controller|VGA_HS                                                                                   ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.687      ;
; 0.535 ; vga_adapter:inst14|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg2  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 0.758      ;
; 0.535 ; vga_adapter:inst14|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.751      ;
; 0.535 ; vga_adapter:inst14|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:inst14|vga_controller:controller|VGA_VS                                                                                   ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.692      ;
; 0.536 ; vga_adapter:inst14|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:inst14|vga_controller:controller|VGA_BLANK                                                                                ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.691      ;
; 0.537 ; vga_adapter:inst14|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg2  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.096      ; 0.771      ;
; 0.537 ; vga_adapter:inst14|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0 ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.753      ;
; 0.539 ; vga_adapter:inst14|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[7]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.691      ;
; 0.541 ; vga_adapter:inst14|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg0  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 0.764      ;
; 0.541 ; vga_adapter:inst14|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[6]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.693      ;
; 0.542 ; vga_adapter:inst14|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[7]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.694      ;
; 0.544 ; vga_adapter:inst14|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[2]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.548 ; vga_adapter:inst14|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[6]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.700      ;
; 0.549 ; vga_adapter:inst14|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg0  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.091      ; 0.778      ;
; 0.549 ; vga_adapter:inst14|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[8]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.701      ;
; 0.552 ; vga_adapter:inst14|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[3]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.704      ;
; 0.555 ; vga_adapter:inst14|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:inst14|vga_controller:controller|VGA_BLANK1                                                                               ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.705      ;
; 0.555 ; vga_adapter:inst14|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[4]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.707      ;
; 0.557 ; vga_adapter:inst14|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg3  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.091      ; 0.786      ;
; 0.558 ; vga_adapter:inst14|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg3  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 0.781      ;
; 0.571 ; vga_adapter:inst14|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg2  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.091      ; 0.800      ;
; 0.576 ; vga_adapter:inst14|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[7]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.728      ;
; 0.577 ; vga_adapter:inst14|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[8]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.729      ;
; 0.583 ; vga_adapter:inst14|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[7]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.735      ;
; 0.585 ; vga_adapter:inst14|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[6]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.737      ;
; 0.587 ; vga_adapter:inst14|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[4]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.739      ;
; 0.588 ; vga_adapter:inst14|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg0  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.096      ; 0.822      ;
; 0.590 ; vga_adapter:inst14|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[3]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.742      ;
; 0.590 ; vga_adapter:inst14|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[0]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.742      ;
; 0.590 ; vga_adapter:inst14|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[5]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.742      ;
; 0.593 ; vga_adapter:inst14|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[4]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.745      ;
; 0.597 ; vga_adapter:inst14|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[7]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.749      ;
; 0.603 ; vga_adapter:inst14|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[3]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.755      ;
; 0.606 ; vga_adapter:inst14|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[3]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.758      ;
; 0.616 ; vga_adapter:inst14|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[5]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.768      ;
; 0.618 ; vga_adapter:inst14|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[8]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.770      ;
; 0.620 ; vga_adapter:inst14|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[7]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.772      ;
; 0.622 ; vga_adapter:inst14|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[0]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.774      ;
; 0.625 ; vga_adapter:inst14|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[6]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.777      ;
; 0.628 ; vga_adapter:inst14|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[5]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.780      ;
; 0.630 ; vga_adapter:inst14|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:inst14|vga_controller:controller|VGA_BLANK1                                                                               ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.783      ;
; 0.632 ; vga_adapter:inst14|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[8]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.638 ; vga_adapter:inst14|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg4  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.091      ; 0.867      ;
; 0.638 ; vga_adapter:inst14|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[4]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.638 ; vga_adapter:inst14|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[3]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.640 ; vga_adapter:inst14|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg1  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.091      ; 0.869      ;
; 0.640 ; vga_adapter:inst14|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:inst14|vga_controller:controller|VGA_VS1                                                                                  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.791      ;
; 0.642 ; vga_adapter:inst14|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[3]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.642 ; vga_adapter:inst14|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[0]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.647 ; vga_adapter:inst14|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[4]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.657 ; vga_adapter:inst14|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[6]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.809      ;
; 0.658 ; vga_adapter:inst14|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:inst14|vga_controller:controller|VGA_BLANK1                                                                               ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.808      ;
; 0.660 ; vga_adapter:inst14|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:inst14|vga_controller:controller|VGA_HS1                                                                                  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.812      ;
; 0.660 ; vga_adapter:inst14|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[7]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.812      ;
; 0.663 ; vga_adapter:inst14|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[6]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.815      ;
; 0.666 ; vga_adapter:inst14|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[5]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.818      ;
; 0.673 ; vga_adapter:inst14|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:inst14|vga_controller:controller|xCounter[4]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.825      ;
; 0.675 ; vga_adapter:inst14|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg3  ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.096      ; 0.909      ;
; 0.681 ; vga_adapter:inst14|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[9]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.833      ;
; 0.682 ; vga_adapter:inst14|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[5]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.834      ;
; 0.683 ; vga_adapter:inst14|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:inst14|vga_controller:controller|yCounter[4]                                                                              ; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.835      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'score:inst8|freq_divider_1hz:comb_3|out'                                                                                                                 ;
+-------+-------------------+-------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.240 ; score:inst8|Q[15] ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.392      ;
; 0.360 ; score:inst8|Q[3]  ; score:inst8|Q[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; score:inst8|Q[5]  ; score:inst8|Q[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; score:inst8|Q[0]  ; score:inst8|Q[1]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; score:inst8|Q[8]  ; score:inst8|Q[8]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.516      ;
; 0.370 ; score:inst8|Q[7]  ; score:inst8|Q[7]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; score:inst8|Q[11] ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; score:inst8|Q[13] ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; score:inst8|Q[9]  ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.526      ;
; 0.436 ; score:inst8|Q[10] ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.588      ;
; 0.443 ; score:inst8|Q[4]  ; score:inst8|Q[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.595      ;
; 0.446 ; score:inst8|Q[2]  ; score:inst8|Q[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.598      ;
; 0.447 ; score:inst8|Q[6]  ; score:inst8|Q[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.599      ;
; 0.448 ; score:inst8|Q[1]  ; score:inst8|Q[1]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.600      ;
; 0.453 ; score:inst8|Q[12] ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.605      ;
; 0.454 ; score:inst8|Q[14] ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.606      ;
; 0.498 ; score:inst8|Q[3]  ; score:inst8|Q[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; score:inst8|Q[0]  ; score:inst8|Q[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; score:inst8|Q[5]  ; score:inst8|Q[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.651      ;
; 0.510 ; score:inst8|Q[7]  ; score:inst8|Q[8]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.662      ;
; 0.511 ; score:inst8|Q[11] ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; score:inst8|Q[13] ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.664      ;
; 0.514 ; score:inst8|Q[9]  ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.666      ;
; 0.533 ; score:inst8|Q[0]  ; score:inst8|Q[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; score:inst8|Q[3]  ; score:inst8|Q[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; score:inst8|Q[5]  ; score:inst8|Q[7]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.686      ;
; 0.546 ; score:inst8|Q[11] ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; score:inst8|Q[13] ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.699      ;
; 0.549 ; score:inst8|Q[9]  ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.701      ;
; 0.557 ; score:inst8|Q[8]  ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.709      ;
; 0.568 ; score:inst8|Q[0]  ; score:inst8|Q[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.720      ;
; 0.568 ; score:inst8|Q[3]  ; score:inst8|Q[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.720      ;
; 0.569 ; score:inst8|Q[5]  ; score:inst8|Q[8]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.721      ;
; 0.574 ; score:inst8|Q[10] ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.726      ;
; 0.581 ; score:inst8|Q[11] ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.733      ;
; 0.581 ; score:inst8|Q[4]  ; score:inst8|Q[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.733      ;
; 0.584 ; score:inst8|Q[9]  ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; score:inst8|Q[2]  ; score:inst8|Q[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.736      ;
; 0.585 ; score:inst8|Q[6]  ; score:inst8|Q[7]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.737      ;
; 0.588 ; score:inst8|Q[1]  ; score:inst8|Q[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.740      ;
; 0.592 ; score:inst8|Q[8]  ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.744      ;
; 0.593 ; score:inst8|Q[12] ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.745      ;
; 0.594 ; score:inst8|Q[14] ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.746      ;
; 0.603 ; score:inst8|Q[0]  ; score:inst8|Q[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.755      ;
; 0.603 ; score:inst8|Q[3]  ; score:inst8|Q[7]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.755      ;
; 0.604 ; score:inst8|Q[7]  ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.756      ;
; 0.609 ; score:inst8|Q[10] ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.761      ;
; 0.616 ; score:inst8|Q[11] ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.768      ;
; 0.616 ; score:inst8|Q[4]  ; score:inst8|Q[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.768      ;
; 0.619 ; score:inst8|Q[9]  ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.771      ;
; 0.619 ; score:inst8|Q[2]  ; score:inst8|Q[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.771      ;
; 0.620 ; score:inst8|Q[6]  ; score:inst8|Q[8]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.772      ;
; 0.623 ; score:inst8|Q[1]  ; score:inst8|Q[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.775      ;
; 0.627 ; score:inst8|Q[8]  ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.779      ;
; 0.628 ; score:inst8|Q[12] ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.780      ;
; 0.638 ; score:inst8|Q[0]  ; score:inst8|Q[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.790      ;
; 0.638 ; score:inst8|Q[3]  ; score:inst8|Q[8]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.790      ;
; 0.639 ; score:inst8|Q[7]  ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.791      ;
; 0.644 ; score:inst8|Q[10] ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.796      ;
; 0.651 ; score:inst8|Q[4]  ; score:inst8|Q[7]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.803      ;
; 0.654 ; score:inst8|Q[9]  ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.806      ;
; 0.654 ; score:inst8|Q[2]  ; score:inst8|Q[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.806      ;
; 0.658 ; score:inst8|Q[1]  ; score:inst8|Q[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.810      ;
; 0.662 ; score:inst8|Q[8]  ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.814      ;
; 0.663 ; score:inst8|Q[5]  ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.815      ;
; 0.663 ; score:inst8|Q[12] ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.815      ;
; 0.673 ; score:inst8|Q[0]  ; score:inst8|Q[7]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.825      ;
; 0.674 ; score:inst8|Q[7]  ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.826      ;
; 0.679 ; score:inst8|Q[10] ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.831      ;
; 0.686 ; score:inst8|Q[4]  ; score:inst8|Q[8]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.838      ;
; 0.689 ; score:inst8|Q[9]  ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.841      ;
; 0.689 ; score:inst8|Q[2]  ; score:inst8|Q[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.841      ;
; 0.693 ; score:inst8|Q[1]  ; score:inst8|Q[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.845      ;
; 0.697 ; score:inst8|Q[8]  ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.849      ;
; 0.698 ; score:inst8|Q[5]  ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.850      ;
; 0.708 ; score:inst8|Q[0]  ; score:inst8|Q[8]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.860      ;
; 0.709 ; score:inst8|Q[7]  ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.861      ;
; 0.714 ; score:inst8|Q[6]  ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.866      ;
; 0.714 ; score:inst8|Q[10] ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.866      ;
; 0.724 ; score:inst8|Q[2]  ; score:inst8|Q[7]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.876      ;
; 0.728 ; score:inst8|Q[1]  ; score:inst8|Q[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.880      ;
; 0.732 ; score:inst8|Q[8]  ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.884      ;
; 0.732 ; score:inst8|Q[3]  ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.884      ;
; 0.733 ; score:inst8|Q[5]  ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.885      ;
; 0.744 ; score:inst8|Q[7]  ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.896      ;
; 0.749 ; score:inst8|Q[6]  ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.901      ;
; 0.759 ; score:inst8|Q[2]  ; score:inst8|Q[8]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.911      ;
; 0.763 ; score:inst8|Q[1]  ; score:inst8|Q[7]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.915      ;
; 0.767 ; score:inst8|Q[8]  ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.919      ;
; 0.767 ; score:inst8|Q[3]  ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.919      ;
; 0.768 ; score:inst8|Q[5]  ; score:inst8|Q[12] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.920      ;
; 0.779 ; score:inst8|Q[7]  ; score:inst8|Q[14] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.931      ;
; 0.780 ; score:inst8|Q[4]  ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.932      ;
; 0.784 ; score:inst8|Q[6]  ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.936      ;
; 0.798 ; score:inst8|Q[1]  ; score:inst8|Q[8]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.950      ;
; 0.802 ; score:inst8|Q[0]  ; score:inst8|Q[9]  ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.954      ;
; 0.802 ; score:inst8|Q[3]  ; score:inst8|Q[11] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.954      ;
; 0.803 ; score:inst8|Q[5]  ; score:inst8|Q[13] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.955      ;
; 0.814 ; score:inst8|Q[7]  ; score:inst8|Q[15] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.966      ;
; 0.815 ; score:inst8|Q[4]  ; score:inst8|Q[10] ; score:inst8|freq_divider_1hz:comb_3|out ; score:inst8|freq_divider_1hz:comb_3|out ; 0.000        ; 0.000      ; 0.967      ;
+-------+-------------------+-------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'fsm:inst19|y_Q.I'                                                                                                      ;
+-------+----------------------------+--------------------------+--------------+------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                  ; Launch Clock ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+--------------------------+--------------+------------------+--------------+------------+------------+
; 3.174 ; counterB:inst20|y[6]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.112     ; 1.562      ;
; 3.179 ; counterA:inst3|y[6]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.095     ; 1.584      ;
; 3.356 ; counterB:inst20|y[4]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.112     ; 1.744      ;
; 3.357 ; counterA:inst3|y[4]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.095     ; 1.762      ;
; 3.380 ; counterB:inst20|y[3]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.112     ; 1.768      ;
; 3.423 ; counterB:inst20|y[2]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.112     ; 1.811      ;
; 3.432 ; counterA:inst3|y[2]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.095     ; 1.837      ;
; 3.440 ; counterA:inst3|y[5]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.095     ; 1.845      ;
; 3.456 ; counterC:inst5|y[6]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.084     ; 1.872      ;
; 3.471 ; counterB:inst20|y[5]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.112     ; 1.859      ;
; 3.488 ; counterC:inst5|y[4]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.084     ; 1.904      ;
; 3.501 ; counterB:inst20|y[0]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.112     ; 1.889      ;
; 3.508 ; counterA:inst3|y[0]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.095     ; 1.913      ;
; 3.513 ; counterC:inst5|y[5]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.084     ; 1.929      ;
; 3.516 ; counterB:inst20|y[1]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.112     ; 1.904      ;
; 3.539 ; offsetBlocks:inst26|out[7] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.118     ; 1.921      ;
; 3.568 ; counterA:inst3|y[1]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.095     ; 1.973      ;
; 3.598 ; counterA:inst3|y[3]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.095     ; 2.003      ;
; 3.606 ; counter:inst|y[6]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.089     ; 2.017      ;
; 3.622 ; offsetHeli:inst28|out[6]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.100     ; 2.022      ;
; 3.628 ; counterB:inst20|x[7]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.119     ; 2.009      ;
; 3.636 ; counterC:inst5|y[0]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.084     ; 2.052      ;
; 3.651 ; counter:inst|y[5]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.089     ; 2.062      ;
; 3.657 ; counterC:inst5|y[3]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.084     ; 2.073      ;
; 3.684 ; counterC:inst5|y[1]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.084     ; 2.100      ;
; 3.692 ; counterC:inst5|y[2]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.084     ; 2.108      ;
; 3.693 ; offsetBlocks:inst26|out[6] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.118     ; 2.075      ;
; 3.715 ; counter:inst|y[3]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.089     ; 2.126      ;
; 3.728 ; offsetBlocks:inst26|out[5] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.118     ; 2.110      ;
; 3.742 ; counterB:inst20|x[6]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.119     ; 2.123      ;
; 3.785 ; counterB:inst20|x[5]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.119     ; 2.166      ;
; 3.786 ; counterA:inst3|x[7]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.108     ; 2.178      ;
; 3.787 ; counter:inst|y[1]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.089     ; 2.198      ;
; 3.787 ; offsetHeli:inst28|out[1]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.092     ; 2.195      ;
; 3.799 ; counter:inst|y[4]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.089     ; 2.210      ;
; 3.800 ; offsetBlocks:inst26|out[3] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.118     ; 2.182      ;
; 3.821 ; offsetHeli:inst28|out[4]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.100     ; 2.221      ;
; 3.824 ; counterB:inst20|x[4]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.119     ; 2.205      ;
; 3.835 ; offsetBlocks:inst26|out[4] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.118     ; 2.217      ;
; 3.850 ; offsetBlocks:inst26|out[1] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.118     ; 2.232      ;
; 3.859 ; counterB:inst20|x[3]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.119     ; 2.240      ;
; 3.862 ; offsetHeli:inst28|out[3]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.100     ; 2.262      ;
; 3.863 ; counter:inst|y[2]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.089     ; 2.274      ;
; 3.882 ; offsetHeli:inst28|out[2]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.100     ; 2.282      ;
; 3.889 ; counterB:inst20|x[2]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.119     ; 2.270      ;
; 3.895 ; offsetHeli:inst28|out[5]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.100     ; 2.295      ;
; 3.903 ; offsetBlocks:inst26|out[2] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.118     ; 2.285      ;
; 3.908 ; counterC:inst5|x[7]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.114     ; 2.294      ;
; 3.925 ; counter:inst|x[7]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.100     ; 2.325      ;
; 3.931 ; counter:inst|y[0]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.091     ; 2.340      ;
; 3.938 ; counterA:inst3|x[6]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.108     ; 2.330      ;
; 3.941 ; counterB:inst20|x[1]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.119     ; 2.322      ;
; 3.967 ; counterB:inst20|x[0]       ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.119     ; 2.348      ;
; 3.969 ; counterA:inst3|x[5]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.108     ; 2.361      ;
; 3.987 ; offsetBlocks:inst26|out[0] ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.118     ; 2.369      ;
; 3.995 ; offsetHeli:inst28|out[0]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.100     ; 2.395      ;
; 3.996 ; counterA:inst3|x[4]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.108     ; 2.388      ;
; 4.045 ; counterA:inst3|x[3]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.108     ; 2.437      ;
; 4.067 ; counterA:inst3|x[2]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.108     ; 2.459      ;
; 4.125 ; offsetHeli:inst27|out[7]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.098     ; 2.527      ;
; 4.159 ; counterC:inst5|x[6]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.114     ; 2.545      ;
; 4.160 ; counterA:inst3|x[0]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.108     ; 2.552      ;
; 4.176 ; counterC:inst5|x[5]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.114     ; 2.562      ;
; 4.186 ; counter:inst|x[6]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.100     ; 2.586      ;
; 4.219 ; counterC:inst5|x[4]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.114     ; 2.605      ;
; 4.220 ; counter:inst|x[5]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.100     ; 2.620      ;
; 4.255 ; counter:inst|x[4]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.100     ; 2.655      ;
; 4.273 ; counterC:inst5|x[0]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.114     ; 2.659      ;
; 4.277 ; offsetHeli:inst27|out[6]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.098     ; 2.679      ;
; 4.285 ; counterA:inst3|x[1]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.108     ; 2.677      ;
; 4.294 ; counterC:inst5|x[2]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.114     ; 2.680      ;
; 4.300 ; counter:inst|x[3]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.100     ; 2.700      ;
; 4.316 ; offsetHeli:inst27|out[5]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.098     ; 2.718      ;
; 4.326 ; counter:inst|x[2]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.100     ; 2.726      ;
; 4.334 ; counterC:inst5|x[1]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.114     ; 2.720      ;
; 4.352 ; offsetHeli:inst27|out[4]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.098     ; 2.754      ;
; 4.371 ; offsetHeli:inst27|out[3]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.098     ; 2.773      ;
; 4.372 ; counterC:inst5|x[3]        ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.114     ; 2.758      ;
; 4.446 ; counter:inst|x[1]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.100     ; 2.846      ;
; 4.459 ; offsetHeli:inst27|out[1]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.098     ; 2.861      ;
; 4.461 ; counter:inst|x[0]          ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.100     ; 2.861      ;
; 4.530 ; offsetHeli:inst27|out[2]   ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.098     ; 2.932      ;
+-------+----------------------------+--------------------------+--------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'fsm:inst19|y_Q.I'                                                                                         ;
+--------+------------------+--------------------------+--------------+------------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                  ; Launch Clock ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+--------------------------+--------------+------------------+--------------+------------+------------+
; -2.154 ; fsm:inst19|y_Q.C ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.107     ; 0.983      ;
; -2.129 ; fsm:inst19|y_Q.E ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.107     ; 0.958      ;
; -2.118 ; fsm:inst19|y_Q.Z ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.085     ; 0.969      ;
; -2.109 ; fsm:inst19|y_Q.G ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.107     ; 0.938      ;
; -2.099 ; fsm:inst19|y_Q.A ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.107     ; 0.928      ;
; -2.079 ; fsm:inst19|y_Q.X ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.085     ; 0.930      ;
; -2.071 ; fsm:inst19|y_Q.B ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.107     ; 0.900      ;
; -2.015 ; fsm:inst19|y_Q.F ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; 0.500        ; -1.107     ; 0.844      ;
+--------+------------------+--------------------------+--------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                           ;
+--------+------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 18.933 ; fsm:inst19|y_Q.D ; delayer:inst1|done      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.099      ;
; 18.971 ; fsm:inst19|y_Q.D ; delayer:inst1|count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 1.077      ;
; 18.971 ; fsm:inst19|y_Q.D ; delayer:inst1|count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 1.077      ;
; 18.971 ; fsm:inst19|y_Q.D ; delayer:inst1|count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 1.077      ;
; 18.971 ; fsm:inst19|y_Q.D ; delayer:inst1|count[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 1.077      ;
; 18.971 ; fsm:inst19|y_Q.D ; delayer:inst1|count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 1.077      ;
; 18.971 ; fsm:inst19|y_Q.D ; delayer:inst1|count[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 1.077      ;
; 18.971 ; fsm:inst19|y_Q.D ; delayer:inst1|count[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 1.077      ;
; 18.971 ; fsm:inst19|y_Q.D ; delayer:inst1|count[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 1.077      ;
; 18.971 ; fsm:inst19|y_Q.D ; delayer:inst1|count[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 1.077      ;
; 18.971 ; fsm:inst19|y_Q.D ; delayer:inst1|count[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 1.077      ;
; 18.971 ; fsm:inst19|y_Q.D ; delayer:inst1|count[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 1.077      ;
; 18.971 ; fsm:inst19|y_Q.D ; delayer:inst1|count[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 1.077      ;
; 18.971 ; fsm:inst19|y_Q.D ; delayer:inst1|count[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 1.077      ;
; 18.983 ; fsm:inst19|y_Q.D ; delayer:inst1|count[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 1.070      ;
; 18.983 ; fsm:inst19|y_Q.D ; delayer:inst1|count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 1.070      ;
; 18.983 ; fsm:inst19|y_Q.D ; delayer:inst1|count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 1.070      ;
; 18.983 ; fsm:inst19|y_Q.D ; delayer:inst1|count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 1.070      ;
; 18.983 ; fsm:inst19|y_Q.D ; delayer:inst1|count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 1.070      ;
; 18.983 ; fsm:inst19|y_Q.D ; delayer:inst1|count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 1.070      ;
; 18.983 ; fsm:inst19|y_Q.D ; delayer:inst1|count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 1.070      ;
; 18.983 ; fsm:inst19|y_Q.D ; delayer:inst1|count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 1.070      ;
; 18.983 ; fsm:inst19|y_Q.D ; delayer:inst1|count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 1.070      ;
; 18.983 ; fsm:inst19|y_Q.D ; delayer:inst1|count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 1.070      ;
; 18.983 ; fsm:inst19|y_Q.D ; delayer:inst1|count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 1.070      ;
; 18.983 ; fsm:inst19|y_Q.D ; delayer:inst1|count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 1.070      ;
+--------+------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                           ;
+-------+------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.897 ; fsm:inst19|y_Q.D ; delayer:inst1|count[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.070      ;
; 0.897 ; fsm:inst19|y_Q.D ; delayer:inst1|count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.070      ;
; 0.897 ; fsm:inst19|y_Q.D ; delayer:inst1|count[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.070      ;
; 0.897 ; fsm:inst19|y_Q.D ; delayer:inst1|count[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.070      ;
; 0.897 ; fsm:inst19|y_Q.D ; delayer:inst1|count[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.070      ;
; 0.897 ; fsm:inst19|y_Q.D ; delayer:inst1|count[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.070      ;
; 0.897 ; fsm:inst19|y_Q.D ; delayer:inst1|count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.070      ;
; 0.897 ; fsm:inst19|y_Q.D ; delayer:inst1|count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.070      ;
; 0.897 ; fsm:inst19|y_Q.D ; delayer:inst1|count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.070      ;
; 0.897 ; fsm:inst19|y_Q.D ; delayer:inst1|count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.070      ;
; 0.897 ; fsm:inst19|y_Q.D ; delayer:inst1|count[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.070      ;
; 0.897 ; fsm:inst19|y_Q.D ; delayer:inst1|count[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.070      ;
; 0.909 ; fsm:inst19|y_Q.D ; delayer:inst1|count[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.077      ;
; 0.909 ; fsm:inst19|y_Q.D ; delayer:inst1|count[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.077      ;
; 0.909 ; fsm:inst19|y_Q.D ; delayer:inst1|count[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.077      ;
; 0.909 ; fsm:inst19|y_Q.D ; delayer:inst1|count[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.077      ;
; 0.909 ; fsm:inst19|y_Q.D ; delayer:inst1|count[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.077      ;
; 0.909 ; fsm:inst19|y_Q.D ; delayer:inst1|count[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.077      ;
; 0.909 ; fsm:inst19|y_Q.D ; delayer:inst1|count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.077      ;
; 0.909 ; fsm:inst19|y_Q.D ; delayer:inst1|count[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.077      ;
; 0.909 ; fsm:inst19|y_Q.D ; delayer:inst1|count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.077      ;
; 0.909 ; fsm:inst19|y_Q.D ; delayer:inst1|count[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.077      ;
; 0.909 ; fsm:inst19|y_Q.D ; delayer:inst1|count[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.077      ;
; 0.909 ; fsm:inst19|y_Q.D ; delayer:inst1|count[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.077      ;
; 0.909 ; fsm:inst19|y_Q.D ; delayer:inst1|count[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.077      ;
; 0.947 ; fsm:inst19|y_Q.D ; delayer:inst1|done      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.099      ;
+-------+------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'fsm:inst19|y_Q.I'                                                                                         ;
+-------+------------------+--------------------------+--------------+------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                  ; Launch Clock ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+--------------------------+--------------+------------------+--------------+------------+------------+
; 2.451 ; fsm:inst19|y_Q.F ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.107     ; 0.844      ;
; 2.507 ; fsm:inst19|y_Q.B ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.107     ; 0.900      ;
; 2.515 ; fsm:inst19|y_Q.X ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.085     ; 0.930      ;
; 2.535 ; fsm:inst19|y_Q.A ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.107     ; 0.928      ;
; 2.545 ; fsm:inst19|y_Q.G ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.107     ; 0.938      ;
; 2.554 ; fsm:inst19|y_Q.Z ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.085     ; 0.969      ;
; 2.565 ; fsm:inst19|y_Q.E ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.107     ; 0.958      ;
; 2.590 ; fsm:inst19|y_Q.C ; mux_all:inst29|collision ; CLOCK_50     ; fsm:inst19|y_Q.I ; -0.500       ; -1.107     ; 0.983      ;
+-------+------------------+--------------------------+--------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'score:inst8|freq_divider_1hz:comb_3|out'                                                                            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[10]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[10]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[11]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[11]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[12]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[12]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[13]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[13]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[14]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[14]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[15]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[15]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[5]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[5]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[6]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[6]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[7]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[7]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[8]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[8]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[9]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; score:inst8|Q[9]                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[10]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[10]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[11]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[11]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[12]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[12]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[13]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[13]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[14]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[14]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[15]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[15]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[8]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[8]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[9]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|Q[9]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|comb_3|out|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|comb_3|out|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|comb_3|out~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|comb_3|out~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|comb_3|out~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; score:inst8|freq_divider_1hz:comb_3|out ; Rise       ; inst8|comb_3|out~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'fsm:inst19|y_Q.I'                                                                  ;
+-------+--------------+----------------+------------------+------------------+------------+--------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                   ;
+-------+--------------+----------------+------------------+------------------+------------+--------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm:inst19|y_Q.I ; Rise       ; inst19|y_Q.I|regout      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm:inst19|y_Q.I ; Rise       ; inst19|y_Q.I|regout      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm:inst19|y_Q.I ; Rise       ; inst29|collision|datab   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm:inst19|y_Q.I ; Rise       ; inst29|collision|datab   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm:inst19|y_Q.I ; Fall       ; mux_all:inst29|collision ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm:inst19|y_Q.I ; Fall       ; mux_all:inst29|collision ;
+-------+--------------+----------------+------------------+------------------+------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst14|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst14|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; SW[*]     ; CLOCK_50                                ; 0.564  ; 0.564  ; Rise       ; CLOCK_50                                ;
;  SW[0]    ; CLOCK_50                                ; 0.564  ; 0.564  ; Rise       ; CLOCK_50                                ;
;  SW[1]    ; CLOCK_50                                ; -0.309 ; -0.309 ; Rise       ; CLOCK_50                                ;
; SW[*]     ; score:inst8|freq_divider_1hz:comb_3|out ; 0.804  ; 0.804  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out ;
;  SW[0]    ; score:inst8|freq_divider_1hz:comb_3|out ; 0.804  ; 0.804  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; SW[*]     ; CLOCK_50                                ; 0.911  ; 0.911  ; Rise       ; CLOCK_50                                ;
;  SW[0]    ; CLOCK_50                                ; 0.911  ; 0.911  ; Rise       ; CLOCK_50                                ;
;  SW[1]    ; CLOCK_50                                ; 0.429  ; 0.429  ; Rise       ; CLOCK_50                                ;
; SW[*]     ; score:inst8|freq_divider_1hz:comb_3|out ; -0.424 ; -0.424 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out ;
;  SW[0]    ; score:inst8|freq_divider_1hz:comb_3|out ; -0.424 ; -0.424 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+-----------+-----------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+-----------------------------------------+-------+-------+------------+------------------------------------------+
; HEX4[*]   ; CLOCK_50                                ; 6.206 ; 6.206 ; Rise       ; CLOCK_50                                 ;
;  HEX4[0]  ; CLOCK_50                                ; 6.199 ; 6.199 ; Rise       ; CLOCK_50                                 ;
;  HEX4[1]  ; CLOCK_50                                ; 6.206 ; 6.206 ; Rise       ; CLOCK_50                                 ;
;  HEX4[2]  ; CLOCK_50                                ; 6.160 ; 6.160 ; Rise       ; CLOCK_50                                 ;
;  HEX4[3]  ; CLOCK_50                                ; 6.063 ; 6.063 ; Rise       ; CLOCK_50                                 ;
;  HEX4[4]  ; CLOCK_50                                ; 6.077 ; 6.077 ; Rise       ; CLOCK_50                                 ;
;  HEX4[5]  ; CLOCK_50                                ; 6.082 ; 6.082 ; Rise       ; CLOCK_50                                 ;
;  HEX4[6]  ; CLOCK_50                                ; 6.144 ; 6.144 ; Rise       ; CLOCK_50                                 ;
; LEDG[*]   ; fsm:inst19|y_Q.I                        ; 3.115 ; 3.115 ; Fall       ; fsm:inst19|y_Q.I                         ;
;  LEDG[0]  ; fsm:inst19|y_Q.I                        ; 3.115 ; 3.115 ; Fall       ; fsm:inst19|y_Q.I                         ;
; VGA_B[*]  ; CLOCK_50                                ; 4.354 ; 4.354 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50                                ; 4.354 ; 4.354 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50                                ; 4.354 ; 4.354 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50                                ; 4.333 ; 4.333 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50                                ; 4.323 ; 4.323 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50                                ; 4.274 ; 4.274 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50                                ; 4.264 ; 4.264 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50                                ; 4.244 ; 4.244 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50                                ; 4.244 ; 4.244 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50                                ; 4.337 ; 4.337 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50                                ; 4.337 ; 4.337 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50                                ; 2.434 ; 2.434 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                                ; 1.473 ;       ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50                                ; 4.098 ; 4.098 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50                                ; 4.098 ; 4.098 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50                                ; 4.098 ; 4.098 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50                                ; 4.088 ; 4.088 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50                                ; 4.088 ; 4.088 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50                                ; 3.972 ; 3.972 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50                                ; 3.972 ; 3.972 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50                                ; 3.932 ; 3.932 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50                                ; 3.952 ; 3.952 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50                                ; 4.075 ; 4.075 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50                                ; 4.075 ; 4.075 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50                                ; 2.443 ; 2.443 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50                                ; 4.181 ; 4.181 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50                                ; 4.181 ; 4.181 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50                                ; 4.161 ; 4.161 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50                                ; 4.161 ; 4.161 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50                                ; 4.167 ; 4.167 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50                                ; 4.167 ; 4.167 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50                                ; 4.177 ; 4.177 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50                                ; 4.042 ; 4.042 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50                                ; 4.052 ; 4.052 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50                                ; 4.032 ; 4.032 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50                                ; 4.032 ; 4.032 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50                                ; 2.413 ; 2.413 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                                ;       ; 1.473 ; Fall       ; inst14|mypll|altpll_component|pll|clk[0] ;
; HEX0[*]   ; score:inst8|freq_divider_1hz:comb_3|out ; 4.927 ; 4.927 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[0]  ; score:inst8|freq_divider_1hz:comb_3|out ; 4.638 ; 4.638 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[1]  ; score:inst8|freq_divider_1hz:comb_3|out ; 4.861 ; 4.861 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; 4.927 ; 4.927 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; 4.860 ; 4.860 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; 4.868 ; 4.868 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; 4.861 ; 4.861 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; 4.596 ; 4.596 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
; HEX1[*]   ; score:inst8|freq_divider_1hz:comb_3|out ; 3.983 ; 3.983 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[0]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.860 ; 3.860 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[1]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.831 ; 3.831 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.873 ; 3.873 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.876 ; 3.876 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.892 ; 3.892 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.983 ; 3.983 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.868 ; 3.868 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
; HEX2[*]   ; score:inst8|freq_divider_1hz:comb_3|out ; 3.932 ; 3.932 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[0]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.932 ; 3.932 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[1]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.755 ; 3.755 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.820 ; 3.820 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.804 ; 3.804 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.875 ; 3.875 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.904 ; 3.904 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.926 ; 3.926 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
; HEX3[*]   ; score:inst8|freq_divider_1hz:comb_3|out ; 3.958 ; 3.958 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[0]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.893 ; 3.893 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[1]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.831 ; 3.831 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.854 ; 3.854 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.830 ; 3.830 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.855 ; 3.855 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.925 ; 3.925 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.958 ; 3.958 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
+-----------+-----------------------------------------+-------+-------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+-----------+-----------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+-----------------------------------------+-------+-------+------------+------------------------------------------+
; HEX4[*]   ; CLOCK_50                                ; 4.995 ; 4.995 ; Rise       ; CLOCK_50                                 ;
;  HEX4[0]  ; CLOCK_50                                ; 5.132 ; 5.132 ; Rise       ; CLOCK_50                                 ;
;  HEX4[1]  ; CLOCK_50                                ; 5.138 ; 5.138 ; Rise       ; CLOCK_50                                 ;
;  HEX4[2]  ; CLOCK_50                                ; 5.088 ; 5.088 ; Rise       ; CLOCK_50                                 ;
;  HEX4[3]  ; CLOCK_50                                ; 4.995 ; 4.995 ; Rise       ; CLOCK_50                                 ;
;  HEX4[4]  ; CLOCK_50                                ; 5.013 ; 5.013 ; Rise       ; CLOCK_50                                 ;
;  HEX4[5]  ; CLOCK_50                                ; 5.017 ; 5.017 ; Rise       ; CLOCK_50                                 ;
;  HEX4[6]  ; CLOCK_50                                ; 5.088 ; 5.088 ; Rise       ; CLOCK_50                                 ;
; LEDG[*]   ; fsm:inst19|y_Q.I                        ; 3.115 ; 3.115 ; Fall       ; fsm:inst19|y_Q.I                         ;
;  LEDG[0]  ; fsm:inst19|y_Q.I                        ; 3.115 ; 3.115 ; Fall       ; fsm:inst19|y_Q.I                         ;
; VGA_B[*]  ; CLOCK_50                                ; 2.707 ; 2.707 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50                                ; 2.817 ; 2.817 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50                                ; 2.817 ; 2.817 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50                                ; 2.796 ; 2.796 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50                                ; 2.786 ; 2.786 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50                                ; 2.737 ; 2.737 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50                                ; 2.727 ; 2.727 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50                                ; 2.707 ; 2.707 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50                                ; 2.707 ; 2.707 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50                                ; 2.800 ; 2.800 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50                                ; 2.800 ; 2.800 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50                                ; 2.434 ; 2.434 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                                ; 1.473 ;       ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50                                ; 2.856 ; 2.856 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50                                ; 3.022 ; 3.022 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50                                ; 3.022 ; 3.022 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50                                ; 3.012 ; 3.012 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50                                ; 3.012 ; 3.012 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50                                ; 2.896 ; 2.896 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50                                ; 2.896 ; 2.896 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50                                ; 2.856 ; 2.856 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50                                ; 2.876 ; 2.876 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50                                ; 2.999 ; 2.999 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50                                ; 2.999 ; 2.999 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50                                ; 2.443 ; 2.443 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50                                ; 2.769 ; 2.769 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50                                ; 2.918 ; 2.918 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50                                ; 2.898 ; 2.898 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50                                ; 2.898 ; 2.898 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50                                ; 2.904 ; 2.904 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50                                ; 2.904 ; 2.904 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50                                ; 2.914 ; 2.914 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50                                ; 2.779 ; 2.779 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50                                ; 2.789 ; 2.789 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50                                ; 2.769 ; 2.769 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50                                ; 2.769 ; 2.769 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50                                ; 2.413 ; 2.413 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                                ;       ; 1.473 ; Fall       ; inst14|mypll|altpll_component|pll|clk[0] ;
; HEX0[*]   ; score:inst8|freq_divider_1hz:comb_3|out ; 4.369 ; 4.369 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[0]  ; score:inst8|freq_divider_1hz:comb_3|out ; 4.407 ; 4.407 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[1]  ; score:inst8|freq_divider_1hz:comb_3|out ; 4.633 ; 4.633 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; 4.695 ; 4.695 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; 4.634 ; 4.634 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; 4.637 ; 4.637 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; 4.629 ; 4.629 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; 4.369 ; 4.369 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
; HEX1[*]   ; score:inst8|freq_divider_1hz:comb_3|out ; 3.448 ; 3.448 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[0]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.652 ; 3.652 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[1]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.630 ; 3.630 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.448 ; 3.448 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.452 ; 3.452 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.467 ; 3.467 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.558 ; 3.558 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.668 ; 3.668 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
; HEX2[*]   ; score:inst8|freq_divider_1hz:comb_3|out ; 3.537 ; 3.537 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[0]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.714 ; 3.714 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[1]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.537 ; 3.537 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.602 ; 3.602 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.585 ; 3.585 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.658 ; 3.658 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.686 ; 3.686 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.707 ; 3.707 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
; HEX3[*]   ; score:inst8|freq_divider_1hz:comb_3|out ; 3.573 ; 3.573 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[0]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.623 ; 3.623 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[1]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.573 ; 3.573 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.600 ; 3.600 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.575 ; 3.575 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.597 ; 3.597 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.665 ; 3.665 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.706 ; 3.706 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
+-----------+-----------------------------------------+-------+-------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                     ;
+-------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                     ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                          ; -11.298 ; -2.520 ; -4.443   ; 0.897   ; -0.500              ;
;  CLOCK_50                                 ; -1.109  ; -2.520 ; 17.950   ; 0.897   ; 7.620               ;
;  fsm:inst19|y_Q.I                         ; -11.298 ; 3.174  ; -4.443   ; 2.451   ; 0.500               ;
;  inst14|mypll|altpll_component|pll|clk[0] ; 31.633  ; 0.238  ; N/A      ; N/A     ; 17.873              ;
;  score:inst8|freq_divider_1hz:comb_3|out  ; -1.661  ; 0.240  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                           ; -40.957 ; -4.755 ; -4.443   ; 0.0     ; -16.0               ;
;  CLOCK_50                                 ; -3.326  ; -4.755 ; 0.000    ; 0.000   ; 0.000               ;
;  fsm:inst19|y_Q.I                         ; -11.298 ; 0.000  ; -4.443   ; 0.000   ; 0.000               ;
;  inst14|mypll|altpll_component|pll|clk[0] ; 0.000   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  score:inst8|freq_divider_1hz:comb_3|out  ; -26.333 ; 0.000  ; N/A      ; N/A     ; -16.000             ;
+-------------------------------------------+---------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; SW[*]     ; CLOCK_50                                ; 1.908  ; 1.908  ; Rise       ; CLOCK_50                                ;
;  SW[0]    ; CLOCK_50                                ; 1.908  ; 1.908  ; Rise       ; CLOCK_50                                ;
;  SW[1]    ; CLOCK_50                                ; -0.052 ; -0.052 ; Rise       ; CLOCK_50                                ;
; SW[*]     ; score:inst8|freq_divider_1hz:comb_3|out ; 2.135  ; 2.135  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out ;
;  SW[0]    ; score:inst8|freq_divider_1hz:comb_3|out ; 2.135  ; 2.135  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; SW[*]     ; CLOCK_50                                ; 1.244  ; 1.244  ; Rise       ; CLOCK_50                                ;
;  SW[0]    ; CLOCK_50                                ; 1.244  ; 1.244  ; Rise       ; CLOCK_50                                ;
;  SW[1]    ; CLOCK_50                                ; 0.429  ; 0.429  ; Rise       ; CLOCK_50                                ;
; SW[*]     ; score:inst8|freq_divider_1hz:comb_3|out ; -0.424 ; -0.424 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out ;
;  SW[0]    ; score:inst8|freq_divider_1hz:comb_3|out ; -0.424 ; -0.424 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+-----------+-----------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-----------+-----------------------------------------+--------+--------+------------+------------------------------------------+
; HEX4[*]   ; CLOCK_50                                ; 11.633 ; 11.633 ; Rise       ; CLOCK_50                                 ;
;  HEX4[0]  ; CLOCK_50                                ; 11.590 ; 11.590 ; Rise       ; CLOCK_50                                 ;
;  HEX4[1]  ; CLOCK_50                                ; 11.633 ; 11.633 ; Rise       ; CLOCK_50                                 ;
;  HEX4[2]  ; CLOCK_50                                ; 11.519 ; 11.519 ; Rise       ; CLOCK_50                                 ;
;  HEX4[3]  ; CLOCK_50                                ; 11.314 ; 11.314 ; Rise       ; CLOCK_50                                 ;
;  HEX4[4]  ; CLOCK_50                                ; 11.318 ; 11.318 ; Rise       ; CLOCK_50                                 ;
;  HEX4[5]  ; CLOCK_50                                ; 11.359 ; 11.359 ; Rise       ; CLOCK_50                                 ;
;  HEX4[6]  ; CLOCK_50                                ; 11.505 ; 11.505 ; Rise       ; CLOCK_50                                 ;
; LEDG[*]   ; fsm:inst19|y_Q.I                        ; 6.009  ; 6.009  ; Fall       ; fsm:inst19|y_Q.I                         ;
;  LEDG[0]  ; fsm:inst19|y_Q.I                        ; 6.009  ; 6.009  ; Fall       ; fsm:inst19|y_Q.I                         ;
; VGA_B[*]  ; CLOCK_50                                ; 9.041  ; 9.041  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50                                ; 9.041  ; 9.041  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50                                ; 9.041  ; 9.041  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50                                ; 9.019  ; 9.019  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50                                ; 9.009  ; 9.009  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50                                ; 8.822  ; 8.822  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50                                ; 8.812  ; 8.812  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50                                ; 8.792  ; 8.792  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50                                ; 8.792  ; 8.792  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50                                ; 9.012  ; 9.012  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50                                ; 9.012  ; 9.012  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50                                ; 4.813  ; 4.813  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                                ; 2.937  ;        ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50                                ; 8.530  ; 8.530  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50                                ; 8.530  ; 8.530  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50                                ; 8.530  ; 8.530  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50                                ; 8.520  ; 8.520  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50                                ; 8.520  ; 8.520  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50                                ; 8.254  ; 8.254  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50                                ; 8.254  ; 8.254  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50                                ; 8.214  ; 8.214  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50                                ; 8.234  ; 8.234  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50                                ; 8.492  ; 8.492  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50                                ; 8.492  ; 8.492  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50                                ; 4.823  ; 4.823  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50                                ; 8.687  ; 8.687  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50                                ; 8.687  ; 8.687  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50                                ; 8.667  ; 8.667  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50                                ; 8.667  ; 8.667  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50                                ; 8.671  ; 8.671  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50                                ; 8.671  ; 8.671  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50                                ; 8.681  ; 8.681  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50                                ; 8.413  ; 8.413  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50                                ; 8.423  ; 8.423  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50                                ; 8.403  ; 8.403  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50                                ; 8.403  ; 8.403  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50                                ; 4.785  ; 4.785  ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                                ;        ; 2.937  ; Fall       ; inst14|mypll|altpll_component|pll|clk[0] ;
; HEX0[*]   ; score:inst8|freq_divider_1hz:comb_3|out ; 9.291  ; 9.291  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[0]  ; score:inst8|freq_divider_1hz:comb_3|out ; 8.526  ; 8.526  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[1]  ; score:inst8|freq_divider_1hz:comb_3|out ; 9.218  ; 9.218  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; 9.291  ; 9.291  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; 9.203  ; 9.203  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; 9.213  ; 9.213  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; 9.207  ; 9.207  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; 8.538  ; 8.538  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
; HEX1[*]   ; score:inst8|freq_divider_1hz:comb_3|out ; 7.439  ; 7.439  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[0]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.039  ; 7.039  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[1]  ; score:inst8|freq_divider_1hz:comb_3|out ; 6.994  ; 6.994  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.195  ; 7.195  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.192  ; 7.192  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.211  ; 7.211  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.439  ; 7.439  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.153  ; 7.153  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
; HEX2[*]   ; score:inst8|freq_divider_1hz:comb_3|out ; 7.302  ; 7.302  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[0]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.302  ; 7.302  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[1]  ; score:inst8|freq_divider_1hz:comb_3|out ; 6.953  ; 6.953  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.035  ; 7.035  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.001  ; 7.001  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.188  ; 7.188  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.258  ; 7.258  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.296  ; 7.296  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
; HEX3[*]   ; score:inst8|freq_divider_1hz:comb_3|out ; 7.365  ; 7.365  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[0]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.227  ; 7.227  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[1]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.066  ; 7.066  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.106  ; 7.106  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.067  ; 7.067  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.112  ; 7.112  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.317  ; 7.317  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; 7.365  ; 7.365  ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
+-----------+-----------------------------------------+--------+--------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+-----------+-----------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+-----------------------------------------+-------+-------+------------+------------------------------------------+
; HEX4[*]   ; CLOCK_50                                ; 4.995 ; 4.995 ; Rise       ; CLOCK_50                                 ;
;  HEX4[0]  ; CLOCK_50                                ; 5.132 ; 5.132 ; Rise       ; CLOCK_50                                 ;
;  HEX4[1]  ; CLOCK_50                                ; 5.138 ; 5.138 ; Rise       ; CLOCK_50                                 ;
;  HEX4[2]  ; CLOCK_50                                ; 5.088 ; 5.088 ; Rise       ; CLOCK_50                                 ;
;  HEX4[3]  ; CLOCK_50                                ; 4.995 ; 4.995 ; Rise       ; CLOCK_50                                 ;
;  HEX4[4]  ; CLOCK_50                                ; 5.013 ; 5.013 ; Rise       ; CLOCK_50                                 ;
;  HEX4[5]  ; CLOCK_50                                ; 5.017 ; 5.017 ; Rise       ; CLOCK_50                                 ;
;  HEX4[6]  ; CLOCK_50                                ; 5.088 ; 5.088 ; Rise       ; CLOCK_50                                 ;
; LEDG[*]   ; fsm:inst19|y_Q.I                        ; 3.115 ; 3.115 ; Fall       ; fsm:inst19|y_Q.I                         ;
;  LEDG[0]  ; fsm:inst19|y_Q.I                        ; 3.115 ; 3.115 ; Fall       ; fsm:inst19|y_Q.I                         ;
; VGA_B[*]  ; CLOCK_50                                ; 2.707 ; 2.707 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50                                ; 2.817 ; 2.817 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50                                ; 2.817 ; 2.817 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50                                ; 2.796 ; 2.796 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50                                ; 2.786 ; 2.786 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50                                ; 2.737 ; 2.737 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50                                ; 2.727 ; 2.727 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50                                ; 2.707 ; 2.707 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50                                ; 2.707 ; 2.707 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50                                ; 2.800 ; 2.800 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50                                ; 2.800 ; 2.800 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50                                ; 2.434 ; 2.434 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                                ; 1.473 ;       ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50                                ; 2.856 ; 2.856 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50                                ; 3.022 ; 3.022 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50                                ; 3.022 ; 3.022 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50                                ; 3.012 ; 3.012 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50                                ; 3.012 ; 3.012 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50                                ; 2.896 ; 2.896 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50                                ; 2.896 ; 2.896 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50                                ; 2.856 ; 2.856 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50                                ; 2.876 ; 2.876 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50                                ; 2.999 ; 2.999 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50                                ; 2.999 ; 2.999 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50                                ; 2.443 ; 2.443 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50                                ; 2.769 ; 2.769 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50                                ; 2.918 ; 2.918 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50                                ; 2.898 ; 2.898 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50                                ; 2.898 ; 2.898 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50                                ; 2.904 ; 2.904 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50                                ; 2.904 ; 2.904 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50                                ; 2.914 ; 2.914 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50                                ; 2.779 ; 2.779 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50                                ; 2.789 ; 2.789 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50                                ; 2.769 ; 2.769 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50                                ; 2.769 ; 2.769 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50                                ; 2.413 ; 2.413 ; Rise       ; inst14|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                                ;       ; 1.473 ; Fall       ; inst14|mypll|altpll_component|pll|clk[0] ;
; HEX0[*]   ; score:inst8|freq_divider_1hz:comb_3|out ; 4.369 ; 4.369 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[0]  ; score:inst8|freq_divider_1hz:comb_3|out ; 4.407 ; 4.407 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[1]  ; score:inst8|freq_divider_1hz:comb_3|out ; 4.633 ; 4.633 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; 4.695 ; 4.695 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; 4.634 ; 4.634 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; 4.637 ; 4.637 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; 4.629 ; 4.629 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX0[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; 4.369 ; 4.369 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
; HEX1[*]   ; score:inst8|freq_divider_1hz:comb_3|out ; 3.448 ; 3.448 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[0]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.652 ; 3.652 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[1]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.630 ; 3.630 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.448 ; 3.448 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.452 ; 3.452 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.467 ; 3.467 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.558 ; 3.558 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX1[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.668 ; 3.668 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
; HEX2[*]   ; score:inst8|freq_divider_1hz:comb_3|out ; 3.537 ; 3.537 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[0]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.714 ; 3.714 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[1]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.537 ; 3.537 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.602 ; 3.602 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.585 ; 3.585 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.658 ; 3.658 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.686 ; 3.686 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX2[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.707 ; 3.707 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
; HEX3[*]   ; score:inst8|freq_divider_1hz:comb_3|out ; 3.573 ; 3.573 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[0]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.623 ; 3.623 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[1]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.573 ; 3.573 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[2]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.600 ; 3.600 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[3]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.575 ; 3.575 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[4]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.597 ; 3.597 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[5]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.665 ; 3.665 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
;  HEX3[6]  ; score:inst8|freq_divider_1hz:comb_3|out ; 3.706 ; 3.706 ; Rise       ; score:inst8|freq_divider_1hz:comb_3|out  ;
+-----------+-----------------------------------------+-------+-------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                 ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                 ; CLOCK_50                                 ; 1859251  ; 0        ; 0        ; 0        ;
; fsm:inst19|y_Q.I                         ; CLOCK_50                                 ; 2        ; 3        ; 0        ; 0        ;
; score:inst8|freq_divider_1hz:comb_3|out  ; CLOCK_50                                 ; 76       ; 0        ; 0        ; 0        ;
; CLOCK_50                                 ; fsm:inst19|y_Q.I                         ; 0        ; 0        ; 13614    ; 0        ;
; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 33618    ; 0        ; 0        ; 0        ;
; fsm:inst19|y_Q.I                         ; score:inst8|freq_divider_1hz:comb_3|out  ; 0        ; 16       ; 0        ; 0        ;
; score:inst8|freq_divider_1hz:comb_3|out  ; score:inst8|freq_divider_1hz:comb_3|out  ; 136      ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                  ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                 ; CLOCK_50                                 ; 1859251  ; 0        ; 0        ; 0        ;
; fsm:inst19|y_Q.I                         ; CLOCK_50                                 ; 2        ; 3        ; 0        ; 0        ;
; score:inst8|freq_divider_1hz:comb_3|out  ; CLOCK_50                                 ; 76       ; 0        ; 0        ; 0        ;
; CLOCK_50                                 ; fsm:inst19|y_Q.I                         ; 0        ; 0        ; 13614    ; 0        ;
; inst14|mypll|altpll_component|pll|clk[0] ; inst14|mypll|altpll_component|pll|clk[0] ; 33618    ; 0        ; 0        ; 0        ;
; fsm:inst19|y_Q.I                         ; score:inst8|freq_divider_1hz:comb_3|out  ; 0        ; 16       ; 0        ; 0        ;
; score:inst8|freq_divider_1hz:comb_3|out  ; score:inst8|freq_divider_1hz:comb_3|out  ; 136      ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------+
; Recovery Transfers                                                        ;
+------------+------------------+----------+----------+----------+----------+
; From Clock ; To Clock         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50         ; 26       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; fsm:inst19|y_Q.I ; 0        ; 0        ; 8        ; 0        ;
+------------+------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------+
; Removal Transfers                                                         ;
+------------+------------------+----------+----------+----------+----------+
; From Clock ; To Clock         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50         ; 26       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; fsm:inst19|y_Q.I ; 0        ; 0        ; 8        ; 0        ;
+------------+------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 194   ; 194  ;
; Unconstrained Output Ports      ; 70    ; 70   ;
; Unconstrained Output Port Paths ; 378   ; 378  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version
    Info: Processing started: Thu Apr 04 15:44:29 2013
Info: Command: quartus_sta animation -c animation
Info: qsta_default_script.tcl version: #1
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "inst29|collision|combout" is a latch
    Warning (335094): Node "inst29|doneCheck|combout" is a latch
Critical Warning (332012): Synopsys Design Constraints File file not found: 'animation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {inst14|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst14|mypll|altpll_component|pll|clk[0]} {inst14|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name score:inst8|freq_divider_1hz:comb_3|out score:inst8|freq_divider_1hz:comb_3|out
    Info (332105): create_clock -period 1.000 -name fsm:inst19|y_Q.I fsm:inst19|y_Q.I
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -11.298
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.298       -11.298 fsm:inst19|y_Q.I 
    Info (332119):    -1.661       -26.333 score:inst8|freq_divider_1hz:comb_3|out 
    Info (332119):    -1.109        -3.326 CLOCK_50 
    Info (332119):    31.633         0.000 inst14|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -2.520
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.520        -4.755 CLOCK_50 
    Info (332119):     0.516         0.000 inst14|mypll|altpll_component|pll|clk[0] 
    Info (332119):     0.526         0.000 score:inst8|freq_divider_1hz:comb_3|out 
    Info (332119):     5.562         0.000 fsm:inst19|y_Q.I 
Info (332146): Worst-case recovery slack is -4.443
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.443        -4.443 fsm:inst19|y_Q.I 
    Info (332119):    17.950         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.735
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.735         0.000 CLOCK_50 
    Info (332119):     3.877         0.000 fsm:inst19|y_Q.I 
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -16.000 score:inst8|freq_divider_1hz:comb_3|out 
    Info (332119):     0.500         0.000 fsm:inst19|y_Q.I 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 inst14|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 72 output pins without output pin load capacitance assignment
    Info (306007): Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_BLANK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_SYNC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.978
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.978        -4.978 fsm:inst19|y_Q.I 
    Info (332119):    -0.279        -4.287 score:inst8|freq_divider_1hz:comb_3|out 
    Info (332119):     0.112         0.000 CLOCK_50 
    Info (332119):    36.068         0.000 inst14|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.564
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.564        -3.042 CLOCK_50 
    Info (332119):     0.238         0.000 inst14|mypll|altpll_component|pll|clk[0] 
    Info (332119):     0.240         0.000 score:inst8|freq_divider_1hz:comb_3|out 
    Info (332119):     3.174         0.000 fsm:inst19|y_Q.I 
Info (332146): Worst-case recovery slack is -2.154
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.154        -2.154 fsm:inst19|y_Q.I 
    Info (332119):    18.933         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.897
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.897         0.000 CLOCK_50 
    Info (332119):     2.451         0.000 fsm:inst19|y_Q.I 
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -16.000 score:inst8|freq_divider_1hz:comb_3|out 
    Info (332119):     0.500         0.000 fsm:inst19|y_Q.I 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 inst14|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 401 megabytes
    Info: Processing ended: Thu Apr 04 15:44:41 2013
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:05


