# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do register64.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:27 on Oct 14,2021
# vlog -reportprogress 300 ./register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 16:54:27 on Oct 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:27 on Oct 14,2021
# vlog -reportprogress 300 ./eD_FF.sv 
# -- Compiling module eD_FF
# -- Compiling module eD_FF_testbench
# 
# Top level modules:
# 	eD_FF_testbench
# End time: 16:54:27 on Oct 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:27 on Oct 14,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 16:54:27 on Oct 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work register64_testbench 
# Start time: 16:54:27 on Oct 14,2021
# Loading sv_std.std
# Loading work.register64_testbench
# Loading work.register64
# Loading work.eD_FF
# Loading work.mux2_1
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./register64.sv(42)
#    Time: 1850 ps  Iteration: 1  Instance: /register64_testbench
# Break in Module register64_testbench at ./register64.sv line 42
