m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw7/FSM/simulation/modelsim
Etop_mealy
Z1 w1637934219
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 2
R0
Z4 8C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw7/FSM/top_mealy.vhd
Z5 FC:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw7/FSM/top_mealy.vhd
l0
L4 1
VN_DXIkTMZ;a=84QdzP`ng3
!s100 <>8NU3a295KDUMAVSg7?H0
Z6 OV;C;2020.1;71
31
Z7 !s110 1637935664
!i10b 1
Z8 !s108 1637935664.000000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw7/FSM/top_mealy.vhd|
Z10 !s107 C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw7/FSM/top_mealy.vhd|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1 CvgOpt 0
Abehav
R2
R3
DEx4 work 9 top_mealy 0 22 N_DXIkTMZ;a=84QdzP`ng3
!i122 2
l15
L11 41
V:3:gkkP[8BJ]kUj<Q0J6g0
!s100 U`Z^QbRn_WoM3DaKXkV?_3
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Etop_mealy_tb
Z13 w1637910335
R2
R3
!i122 3
R0
Z14 8C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw7/FSM/top_mealy_tb.vhdl
Z15 FC:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw7/FSM/top_mealy_tb.vhdl
l0
L5 1
VnP]<Ed^Hm028oMPO@P2ng2
!s100 ZBkQcZ3PNkQQb;lP=h`m42
R6
31
R7
!i10b 1
R8
Z16 !s90 -reportprogress|300|-93|-work|work|C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw7/FSM/top_mealy_tb.vhdl|
Z17 !s107 C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw7/FSM/top_mealy_tb.vhdl|
!i113 1
R11
R12
Atb
R2
R3
Z18 DEx4 work 12 top_mealy_tb 0 22 nP]<Ed^Hm028oMPO@P2ng2
!i122 3
l26
Z19 L8 71
Z20 V7zF>18Nf>MT24Ti^?NR:Z2
Z21 !s100 fNQ]oPLB5BdbDJ08_zI=P0
R6
31
R7
!i10b 1
R8
R16
R17
!i113 1
R11
R12
