{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560781603036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560781603039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 16:26:42 2019 " "Processing started: Mon Jun 17 16:26:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560781603039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560781603039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off net_decoder -c net_decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off net_decoder -c net_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560781603039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560781603575 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560781603576 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd " "Can't analyze file -- file ../../../../Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1560781618372 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd " "Can't analyze file -- file ../../../../Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1560781618374 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfadd.vhd " "Can't analyze file -- file ../../../../Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfadd.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1560781618375 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd " "Can't analyze file -- file ../../../../Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1560781618376 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd " "Can't analyze file -- file ../../../../Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1560781618377 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoderTb.vhd " "Can't analyze file -- file ../../../../Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoderTb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1560781618378 ""}
{ "Warning" "WSGN_SEARCH_FILE" "net_decoder.vhd 2 1 " "Using design file net_decoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 net_decoder-rtl " "Found design unit 1: net_decoder-rtl" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560781619045 ""} { "Info" "ISGN_ENTITY_NAME" "1 net_decoder " "Found entity 1: net_decoder" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560781619045 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1560781619045 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "net_decoder " "Elaborating entity \"net_decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560781619051 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pkt32bseg_o net_decoder.vhd(17) " "VHDL Signal Declaration warning at net_decoder.vhd(17): used implicit default value for signal \"pkt32bseg_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1560781619058 "|net_decoder"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[0\] GND " "Pin \"pkt32bseg_o\[0\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[1\] GND " "Pin \"pkt32bseg_o\[1\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[2\] GND " "Pin \"pkt32bseg_o\[2\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[3\] GND " "Pin \"pkt32bseg_o\[3\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[4\] GND " "Pin \"pkt32bseg_o\[4\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[5\] GND " "Pin \"pkt32bseg_o\[5\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[6\] GND " "Pin \"pkt32bseg_o\[6\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[7\] GND " "Pin \"pkt32bseg_o\[7\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[8\] GND " "Pin \"pkt32bseg_o\[8\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[9\] GND " "Pin \"pkt32bseg_o\[9\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[10\] GND " "Pin \"pkt32bseg_o\[10\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[11\] GND " "Pin \"pkt32bseg_o\[11\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[12\] GND " "Pin \"pkt32bseg_o\[12\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[13\] GND " "Pin \"pkt32bseg_o\[13\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[14\] GND " "Pin \"pkt32bseg_o\[14\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[15\] GND " "Pin \"pkt32bseg_o\[15\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[16\] GND " "Pin \"pkt32bseg_o\[16\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[17\] GND " "Pin \"pkt32bseg_o\[17\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[18\] GND " "Pin \"pkt32bseg_o\[18\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[19\] GND " "Pin \"pkt32bseg_o\[19\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[20\] GND " "Pin \"pkt32bseg_o\[20\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[21\] GND " "Pin \"pkt32bseg_o\[21\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[22\] GND " "Pin \"pkt32bseg_o\[22\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[23\] GND " "Pin \"pkt32bseg_o\[23\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[24\] GND " "Pin \"pkt32bseg_o\[24\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[25\] GND " "Pin \"pkt32bseg_o\[25\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[26\] GND " "Pin \"pkt32bseg_o\[26\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[27\] GND " "Pin \"pkt32bseg_o\[27\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[28\] GND " "Pin \"pkt32bseg_o\[28\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[29\] GND " "Pin \"pkt32bseg_o\[29\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[30\] GND " "Pin \"pkt32bseg_o\[30\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[31\] GND " "Pin \"pkt32bseg_o\[31\]\" is stuck at GND" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560781619976 "|net_decoder|pkt32bseg_o[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1560781619976 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560781620516 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560781620516 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "66 " "Design contains 66 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[0\] " "No output dependent on input pin \"pkt32bseg_i\[0\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[1\] " "No output dependent on input pin \"pkt32bseg_i\[1\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[2\] " "No output dependent on input pin \"pkt32bseg_i\[2\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[3\] " "No output dependent on input pin \"pkt32bseg_i\[3\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[4\] " "No output dependent on input pin \"pkt32bseg_i\[4\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[5\] " "No output dependent on input pin \"pkt32bseg_i\[5\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[6\] " "No output dependent on input pin \"pkt32bseg_i\[6\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[7\] " "No output dependent on input pin \"pkt32bseg_i\[7\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[8\] " "No output dependent on input pin \"pkt32bseg_i\[8\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[9\] " "No output dependent on input pin \"pkt32bseg_i\[9\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[10\] " "No output dependent on input pin \"pkt32bseg_i\[10\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[11\] " "No output dependent on input pin \"pkt32bseg_i\[11\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[12\] " "No output dependent on input pin \"pkt32bseg_i\[12\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[13\] " "No output dependent on input pin \"pkt32bseg_i\[13\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[14\] " "No output dependent on input pin \"pkt32bseg_i\[14\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[15\] " "No output dependent on input pin \"pkt32bseg_i\[15\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[16\] " "No output dependent on input pin \"pkt32bseg_i\[16\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[17\] " "No output dependent on input pin \"pkt32bseg_i\[17\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[18\] " "No output dependent on input pin \"pkt32bseg_i\[18\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[19\] " "No output dependent on input pin \"pkt32bseg_i\[19\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[20\] " "No output dependent on input pin \"pkt32bseg_i\[20\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[21\] " "No output dependent on input pin \"pkt32bseg_i\[21\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[22\] " "No output dependent on input pin \"pkt32bseg_i\[22\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[23\] " "No output dependent on input pin \"pkt32bseg_i\[23\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[24\] " "No output dependent on input pin \"pkt32bseg_i\[24\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[25\] " "No output dependent on input pin \"pkt32bseg_i\[25\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[26\] " "No output dependent on input pin \"pkt32bseg_i\[26\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[27\] " "No output dependent on input pin \"pkt32bseg_i\[27\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[28\] " "No output dependent on input pin \"pkt32bseg_i\[28\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[29\] " "No output dependent on input pin \"pkt32bseg_i\[29\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[30\] " "No output dependent on input pin \"pkt32bseg_i\[30\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[31\] " "No output dependent on input pin \"pkt32bseg_i\[31\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|pkt32bseg_i[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[0\] " "No output dependent on input pin \"coeffs_in\[0\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[1\] " "No output dependent on input pin \"coeffs_in\[1\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[2\] " "No output dependent on input pin \"coeffs_in\[2\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[3\] " "No output dependent on input pin \"coeffs_in\[3\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[4\] " "No output dependent on input pin \"coeffs_in\[4\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[5\] " "No output dependent on input pin \"coeffs_in\[5\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[6\] " "No output dependent on input pin \"coeffs_in\[6\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[7\] " "No output dependent on input pin \"coeffs_in\[7\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[8\] " "No output dependent on input pin \"coeffs_in\[8\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[9\] " "No output dependent on input pin \"coeffs_in\[9\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[10\] " "No output dependent on input pin \"coeffs_in\[10\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[11\] " "No output dependent on input pin \"coeffs_in\[11\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[12\] " "No output dependent on input pin \"coeffs_in\[12\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[13\] " "No output dependent on input pin \"coeffs_in\[13\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[14\] " "No output dependent on input pin \"coeffs_in\[14\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[15\] " "No output dependent on input pin \"coeffs_in\[15\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[16\] " "No output dependent on input pin \"coeffs_in\[16\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[17\] " "No output dependent on input pin \"coeffs_in\[17\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[18\] " "No output dependent on input pin \"coeffs_in\[18\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[19\] " "No output dependent on input pin \"coeffs_in\[19\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[20\] " "No output dependent on input pin \"coeffs_in\[20\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[21\] " "No output dependent on input pin \"coeffs_in\[21\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[22\] " "No output dependent on input pin \"coeffs_in\[22\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[23\] " "No output dependent on input pin \"coeffs_in\[23\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[24\] " "No output dependent on input pin \"coeffs_in\[24\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[25\] " "No output dependent on input pin \"coeffs_in\[25\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[26\] " "No output dependent on input pin \"coeffs_in\[26\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[27\] " "No output dependent on input pin \"coeffs_in\[27\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[28\] " "No output dependent on input pin \"coeffs_in\[28\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[29\] " "No output dependent on input pin \"coeffs_in\[29\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[30\] " "No output dependent on input pin \"coeffs_in\[30\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "coeffs_in\[31\] " "No output dependent on input pin \"coeffs_in\[31\]\"" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560781620704 "|net_decoder|coeffs_in[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1560781620704 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560781620707 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560781620707 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560781620707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1022 " "Peak virtual memory: 1022 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560781620724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 16:27:00 2019 " "Processing ended: Mon Jun 17 16:27:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560781620724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560781620724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560781620724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560781620724 ""}
