[INF:CM0023] Creating log file ../../../../build/regression/YosysBigSimAes/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:CP0300] Compilation...

[INF:CP0303] rtl/aes_cipher_top.v:48:1: Compile module "work@aes_cipher_top".

[INF:CP0303] rtl/aes_key_expand_128.v:42:1: Compile module "work@aes_key_expand_128".

[INF:CP0303] rtl/aes_rcon.v:42:1: Compile module "work@aes_rcon".

[INF:CP0303] rtl/aes_sbox.v:43:1: Compile module "work@aes_sbox".

[INF:CP0303] sim/bench.v:70:1: Compile module "work@testbench".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] sim/bench.v:70:1: Top level module "work@testbench".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 4.

[NTE:EL0510] Nb instances: 44.

[NTE:EL0511] Nb leaf instances: 40.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                            13
array_net                                          1
assign_stmt                                        1
assignment                                       636
begin                                             21
bit_select                                       287
case_item                                        267
case_stmt                                          2
constant                                        2588
cont_assign                                       62
delay_control                                      4
design                                             1
event_control                                     21
for_stmt                                           1
forever_stmt                                       1
func_call                                         18
function                                           3
if_else                                            2
if_stmt                                            4
initial                                            3
int_typespec                                       3
integer_typespec                                   2
integer_var                                        3
io_decl                                            6
logic_net                                        495
logic_typespec                                   285
logic_var                                         15
module                                            93
operation                                        229
packed_array_typespec                              3
part_select                                      178
port                                             126
range                                            532
ref_obj                                         1338
ref_var                                            1
repeat                                             3
sys_func_call                                     20
while_stmt                                         1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ../../../../build/regression/YosysBigSimAes/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 5
