metadata:
  id: pasm2_wrlut_c22a80b7
  version: 1.0
  extraction_date: |
    2025-09-06T14:31:46.426809
  source:
    document: P2 Instructions v35
    type: csv
    row: 221
    type: csv
    row: 221
    type: csv
    row: 221
layer1_csv:
  mnemonic: WRLUT
  syntax: |
    WRLUT   {#}D,{#}S/P
  group: Lookup Table
  encoding: EEEE 1100001 1LI DDDDDDDDD SSSSSSSSS
  alias: .
  description: Write D to LUT address {#}S/PTRx.
  interrupt_shield: false
  timing:
    cog_exec_8_cogs: 2
    cog_exec_16_cogs: 2

layer3_silicon_doc:
  extraction_date: 2025-09-06T14:38:48.030708
  narratives:
    - source: architectural_context
      type: architectural_note
      content: |
        Hub memory access uses egg-beater rotation. Each cog gets a turn every 8 clocks. Hub window alignment affects timing (13-20 clocks typical).
layer2_datasheet:
  extraction_date: 2025-09-06T21:15:50.304303
  source: P2 Datasheet v35
  timing:
    raw: 2
    base_cycles: 2
    type: fixed
layer3_narrative:
  source: P2 Instructions CSV v35
  description: "Write D to LUT address {#}S/PTRx."
  syntax: "WRLUT   {#}D,{#}S/P"
