vertex CGRA0.PE_0_0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_0_0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_0_0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_0_0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_0_0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_0_0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_0_0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_0_0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_0_0.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_0_0.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_0_0.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_0_0.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_0_0.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_0_0.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_0_0.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_0_0.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_0_0.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_0_0.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_0_0.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_0_0.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_0_0.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_0.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_0.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_0.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_0.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_0.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_0.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_0.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_0.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_0.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_0.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_0.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_0.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_0.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_0.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_0.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_0.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_0.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_0.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_0.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_0.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_0.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_0.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_0_1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_0_1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_0_1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_0_1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_0_1.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_0_1.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_0_1.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_0_1.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_0_1.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_0_1.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_0_1.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_0_1.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_0_1.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_0_1.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_0_1.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_0_1.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_0_1.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_0_1.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_0_1.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_0_1.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_1.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_1.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_1.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_1.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_1.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_1.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_1.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_1.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_1.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_1.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_1.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_1.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_1.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_1.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_1.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_1.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_1.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_1.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_1.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_1.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_1.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_1.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_0_2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_0_2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_0_2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_0_2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_0_2.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_0_2.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_0_2.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_0_2.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_0_2.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_0_2.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_0_2.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_0_2.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_0_2.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_0_2.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_0_2.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_0_2.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_0_2.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_0_2.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_0_2.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_0_2.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_2.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_2.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_2.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_2.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_2.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_2.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_2.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_2.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_2.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_2.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_2.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_2.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_2.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_2.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_2.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_2.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_2.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_2.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_2.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_2.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_2.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_2.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_3.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_0_3.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_0_3.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_0_3.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_0_3.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_0_3.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_0_3.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_0_3.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_0_3.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_0_3.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_0_3.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_0_3.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_0_3.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_0_3.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_0_3.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_0_3.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_0_3.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_0_3.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_0_3.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_0_3.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_0_3.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_3.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_3.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_3.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_3.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_3.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_3.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_3.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_3.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_3.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_3.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_3.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_3.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_3.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_3.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_3.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_3.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_3.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_3.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_3.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_3.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_3.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_3.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_4.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_0_4.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_0_4.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_0_4.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_0_4.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_0_4.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_0_4.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_0_4.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_0_4.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_0_4.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_0_4.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_0_4.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_0_4.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_0_4.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_0_4.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_0_4.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_0_4.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_0_4.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_0_4.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_0_4.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_0_4.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_4.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_4.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_4.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_4.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_4.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_4.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_4.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_4.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_4.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_4.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_4.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_4.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_4.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_4.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_4.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_4.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_4.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_4.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_4.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_4.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_4.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_4.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_5.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_0_5.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_0_5.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_0_5.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_0_5.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_0_5.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_0_5.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_0_5.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_0_5.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_0_5.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_0_5.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_0_5.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_0_5.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_0_5.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_0_5.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_0_5.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_0_5.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_0_5.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_0_5.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_0_5.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_0_5.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_5.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_5.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_5.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_5.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_5.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_5.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_5.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_5.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_5.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_5.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_5.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_5.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_5.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_5.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_5.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_5.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_5.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_5.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_5.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_5.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_5.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_5.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_6.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_0_6.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_0_6.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_0_6.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_0_6.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_0_6.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_0_6.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_0_6.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_0_6.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_0_6.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_0_6.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_0_6.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_0_6.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_0_6.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_0_6.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_0_6.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_0_6.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_0_6.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_0_6.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_0_6.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_0_6.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_6.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_6.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_6.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_6.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_6.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_6.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_6.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_6.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_6.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_6.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_6.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_6.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_6.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_6.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_6.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_6.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_6.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_6.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_6.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_6.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_6.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_6.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_7.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_0_7.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_0_7.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_0_7.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_0_7.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_0_7.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_0_7.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_0_7.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_0_7.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_0_7.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_0_7.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_0_7.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_0_7.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_0_7.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_0_7.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_0_7.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_0_7.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_0_7.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_0_7.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_0_7.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_0_7.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_7.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_7.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_7.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_7.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_7.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_7.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_7.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_7.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_7.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_7.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_7.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_7.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_7.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_7.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_7.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_7.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_7.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_7.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_7.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_7.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_7.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_7.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_8.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_0_8.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_0_8.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_0_8.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_0_8.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_0_8.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_0_8.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_0_8.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_0_8.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_0_8.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_0_8.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_0_8.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_0_8.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_0_8.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_0_8.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_0_8.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_0_8.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_0_8.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_0_8.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_0_8.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_0_8.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_8.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_8.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_8.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_8.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_8.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_8.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_8.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_8.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_8.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_8.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_8.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_8.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_8.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_8.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_8.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_8.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_8.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_8.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_8.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_8.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_8.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_8.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_9.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_0_9.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_0_9.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_0_9.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_0_9.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_0_9.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_0_9.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_0_9.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_0_9.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_0_9.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_0_9.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_0_9.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_0_9.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_0_9.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_0_9.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_0_9.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_0_9.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_0_9.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_0_9.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_0_9.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_0_9.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_9.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_9.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_9.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_9.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_9.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_9.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_9.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_9.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_9.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_9.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_9.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_9.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_9.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_9.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_9.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_0_9.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_9.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_9.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_9.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_9.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_9.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_0_9.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_1_0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_1_0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_1_0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_1_0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_1_0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_1_0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_1_0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_1_0.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_1_0.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_1_0.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_1_0.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_1_0.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_1_0.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_1_0.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_1_0.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_1_0.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_1_0.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_1_0.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_1_0.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_1_0.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_0.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_0.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_0.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_0.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_0.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_0.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_0.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_0.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_0.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_0.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_0.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_0.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_0.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_0.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_0.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_0.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_0.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_0.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_0.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_0.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_0.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_0.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_1_1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_1_1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_1_1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_1_1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_1_1.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_1_1.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_1_1.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_1_1.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_1_1.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_1_1.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_1_1.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_1_1.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_1_1.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_1_1.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_1_1.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_1_1.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_1_1.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_1_1.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_1_1.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_1_1.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_1.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_1.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_1.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_1.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_1.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_1.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_1.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_1.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_1.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_1.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_1.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_1.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_1.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_1.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_1.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_1.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_1.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_1.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_1.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_1.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_1.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_1.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_1_2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_1_2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_1_2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_1_2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_1_2.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_1_2.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_1_2.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_1_2.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_1_2.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_1_2.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_1_2.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_1_2.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_1_2.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_1_2.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_1_2.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_1_2.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_1_2.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_1_2.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_1_2.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_1_2.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_2.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_2.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_2.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_2.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_2.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_2.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_2.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_2.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_2.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_2.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_2.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_2.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_2.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_2.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_2.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_2.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_2.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_2.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_2.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_2.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_2.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_2.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_3.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_1_3.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_1_3.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_1_3.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_1_3.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_1_3.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_1_3.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_1_3.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_1_3.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_1_3.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_1_3.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_1_3.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_1_3.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_1_3.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_1_3.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_1_3.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_1_3.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_1_3.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_1_3.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_1_3.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_1_3.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_3.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_3.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_3.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_3.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_3.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_3.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_3.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_3.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_3.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_3.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_3.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_3.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_3.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_3.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_3.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_3.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_3.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_3.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_3.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_3.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_3.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_3.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_4.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_1_4.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_1_4.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_1_4.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_1_4.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_1_4.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_1_4.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_1_4.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_1_4.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_1_4.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_1_4.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_1_4.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_1_4.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_1_4.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_1_4.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_1_4.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_1_4.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_1_4.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_1_4.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_1_4.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_1_4.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_4.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_4.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_4.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_4.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_4.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_4.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_4.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_4.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_4.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_4.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_4.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_4.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_4.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_4.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_4.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_4.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_4.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_4.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_4.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_4.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_4.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_4.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_5.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_1_5.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_1_5.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_1_5.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_1_5.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_1_5.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_1_5.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_1_5.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_1_5.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_1_5.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_1_5.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_1_5.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_1_5.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_1_5.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_1_5.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_1_5.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_1_5.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_1_5.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_1_5.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_1_5.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_1_5.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_5.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_5.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_5.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_5.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_5.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_5.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_5.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_5.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_5.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_5.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_5.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_5.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_5.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_5.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_5.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_5.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_5.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_5.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_5.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_5.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_5.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_5.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_6.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_1_6.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_1_6.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_1_6.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_1_6.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_1_6.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_1_6.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_1_6.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_1_6.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_1_6.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_1_6.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_1_6.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_1_6.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_1_6.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_1_6.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_1_6.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_1_6.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_1_6.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_1_6.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_1_6.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_1_6.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_6.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_6.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_6.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_6.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_6.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_6.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_6.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_6.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_6.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_6.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_6.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_6.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_6.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_6.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_6.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_6.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_6.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_6.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_6.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_6.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_6.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_6.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_7.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_1_7.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_1_7.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_1_7.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_1_7.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_1_7.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_1_7.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_1_7.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_1_7.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_1_7.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_1_7.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_1_7.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_1_7.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_1_7.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_1_7.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_1_7.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_1_7.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_1_7.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_1_7.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_1_7.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_1_7.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_7.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_7.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_7.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_7.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_7.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_7.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_7.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_7.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_7.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_7.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_7.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_7.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_7.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_7.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_7.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_7.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_7.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_7.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_7.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_7.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_7.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_7.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_8.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_1_8.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_1_8.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_1_8.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_1_8.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_1_8.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_1_8.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_1_8.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_1_8.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_1_8.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_1_8.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_1_8.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_1_8.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_1_8.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_1_8.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_1_8.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_1_8.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_1_8.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_1_8.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_1_8.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_1_8.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_8.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_8.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_8.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_8.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_8.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_8.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_8.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_8.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_8.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_8.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_8.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_8.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_8.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_8.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_8.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_8.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_8.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_8.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_8.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_8.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_8.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_8.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_9.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_1_9.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_1_9.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_1_9.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_1_9.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_1_9.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_1_9.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_1_9.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_1_9.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_1_9.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_1_9.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_1_9.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_1_9.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_1_9.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_1_9.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_1_9.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_1_9.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_1_9.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_1_9.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_1_9.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_1_9.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_9.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_9.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_9.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_9.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_9.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_9.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_9.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_9.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_9.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_9.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_9.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_9.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_9.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_9.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_9.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_1_9.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_9.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_9.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_9.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_9.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_9.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_1_9.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_2_0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_2_0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_2_0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_2_0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_2_0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_2_0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_2_0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_2_0.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_2_0.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_2_0.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_2_0.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_2_0.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_2_0.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_2_0.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_2_0.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_2_0.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_2_0.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_2_0.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_2_0.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_2_0.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_0.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_0.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_0.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_0.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_0.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_0.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_0.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_0.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_0.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_0.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_0.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_0.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_0.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_0.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_0.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_0.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_0.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_0.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_0.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_0.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_0.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_0.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_2_1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_2_1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_2_1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_2_1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_2_1.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_2_1.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_2_1.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_2_1.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_2_1.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_2_1.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_2_1.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_2_1.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_2_1.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_2_1.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_2_1.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_2_1.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_2_1.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_2_1.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_2_1.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_2_1.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_1.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_1.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_1.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_1.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_1.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_1.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_1.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_1.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_1.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_1.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_1.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_1.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_1.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_1.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_1.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_1.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_1.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_1.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_1.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_1.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_1.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_1.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_2_2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_2_2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_2_2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_2_2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_2_2.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_2_2.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_2_2.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_2_2.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_2_2.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_2_2.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_2_2.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_2_2.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_2_2.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_2_2.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_2_2.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_2_2.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_2_2.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_2_2.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_2_2.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_2_2.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_2.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_2.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_2.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_2.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_2.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_2.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_2.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_2.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_2.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_2.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_2.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_2.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_2.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_2.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_2.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_2.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_2.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_2.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_2.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_2.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_2.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_2.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_3.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_2_3.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_2_3.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_2_3.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_2_3.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_2_3.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_2_3.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_2_3.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_2_3.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_2_3.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_2_3.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_2_3.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_2_3.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_2_3.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_2_3.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_2_3.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_2_3.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_2_3.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_2_3.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_2_3.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_2_3.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_3.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_3.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_3.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_3.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_3.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_3.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_3.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_3.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_3.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_3.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_3.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_3.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_3.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_3.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_3.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_3.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_3.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_3.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_3.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_3.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_3.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_3.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_4.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_2_4.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_2_4.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_2_4.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_2_4.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_2_4.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_2_4.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_2_4.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_2_4.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_2_4.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_2_4.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_2_4.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_2_4.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_2_4.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_2_4.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_2_4.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_2_4.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_2_4.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_2_4.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_2_4.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_2_4.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_4.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_4.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_4.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_4.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_4.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_4.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_4.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_4.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_4.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_4.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_4.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_4.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_4.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_4.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_4.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_4.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_4.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_4.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_4.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_4.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_4.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_4.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_5.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_2_5.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_2_5.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_2_5.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_2_5.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_2_5.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_2_5.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_2_5.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_2_5.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_2_5.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_2_5.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_2_5.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_2_5.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_2_5.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_2_5.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_2_5.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_2_5.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_2_5.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_2_5.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_2_5.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_2_5.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_5.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_5.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_5.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_5.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_5.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_5.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_5.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_5.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_5.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_5.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_5.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_5.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_5.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_5.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_5.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_5.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_5.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_5.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_5.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_5.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_5.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_5.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_6.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_2_6.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_2_6.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_2_6.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_2_6.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_2_6.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_2_6.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_2_6.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_2_6.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_2_6.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_2_6.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_2_6.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_2_6.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_2_6.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_2_6.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_2_6.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_2_6.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_2_6.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_2_6.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_2_6.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_2_6.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_6.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_6.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_6.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_6.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_6.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_6.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_6.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_6.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_6.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_6.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_6.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_6.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_6.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_6.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_6.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_6.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_6.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_6.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_6.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_6.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_6.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_6.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_7.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_2_7.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_2_7.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_2_7.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_2_7.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_2_7.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_2_7.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_2_7.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_2_7.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_2_7.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_2_7.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_2_7.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_2_7.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_2_7.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_2_7.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_2_7.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_2_7.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_2_7.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_2_7.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_2_7.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_2_7.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_7.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_7.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_7.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_7.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_7.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_7.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_7.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_7.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_7.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_7.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_7.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_7.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_7.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_7.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_7.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_7.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_7.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_7.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_7.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_7.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_7.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_7.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_8.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_2_8.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_2_8.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_2_8.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_2_8.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_2_8.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_2_8.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_2_8.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_2_8.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_2_8.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_2_8.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_2_8.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_2_8.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_2_8.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_2_8.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_2_8.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_2_8.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_2_8.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_2_8.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_2_8.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_2_8.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_8.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_8.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_8.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_8.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_8.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_8.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_8.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_8.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_8.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_8.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_8.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_8.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_8.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_8.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_8.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_8.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_8.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_8.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_8.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_8.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_8.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_8.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_9.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_2_9.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_2_9.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_2_9.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_2_9.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_2_9.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_2_9.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_2_9.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_2_9.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_2_9.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_2_9.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_2_9.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_2_9.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_2_9.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_2_9.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_2_9.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_2_9.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_2_9.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_2_9.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_2_9.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_2_9.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_9.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_9.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_9.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_9.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_9.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_9.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_9.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_9.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_9.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_9.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_9.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_9.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_9.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_9.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_9.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_2_9.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_9.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_9.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_9.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_9.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_9.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_2_9.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_3_0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_3_0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_3_0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_3_0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_3_0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_3_0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_3_0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_3_0.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_3_0.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_3_0.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_3_0.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_3_0.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_3_0.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_3_0.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_3_0.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_3_0.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_3_0.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_3_0.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_3_0.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_3_0.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_0.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_0.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_0.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_0.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_0.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_0.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_0.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_0.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_0.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_0.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_0.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_0.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_0.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_0.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_0.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_0.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_0.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_0.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_0.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_0.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_0.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_0.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_3_1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_3_1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_3_1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_3_1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_3_1.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_3_1.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_3_1.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_3_1.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_3_1.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_3_1.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_3_1.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_3_1.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_3_1.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_3_1.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_3_1.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_3_1.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_3_1.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_3_1.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_3_1.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_3_1.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_1.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_1.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_1.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_1.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_1.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_1.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_1.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_1.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_1.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_1.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_1.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_1.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_1.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_1.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_1.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_1.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_1.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_1.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_1.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_1.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_1.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_1.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_3_2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_3_2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_3_2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_3_2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_3_2.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_3_2.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_3_2.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_3_2.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_3_2.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_3_2.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_3_2.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_3_2.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_3_2.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_3_2.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_3_2.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_3_2.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_3_2.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_3_2.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_3_2.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_3_2.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_2.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_2.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_2.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_2.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_2.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_2.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_2.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_2.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_2.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_2.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_2.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_2.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_2.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_2.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_2.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_2.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_2.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_2.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_2.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_2.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_2.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_2.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_3.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_3_3.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_3_3.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_3_3.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_3_3.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_3_3.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_3_3.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_3_3.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_3_3.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_3_3.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_3_3.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_3_3.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_3_3.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_3_3.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_3_3.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_3_3.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_3_3.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_3_3.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_3_3.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_3_3.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_3_3.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_3.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_3.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_3.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_3.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_3.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_3.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_3.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_3.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_3.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_3.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_3.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_3.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_3.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_3.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_3.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_3.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_3.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_3.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_3.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_3.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_3.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_3.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_4.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_3_4.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_3_4.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_3_4.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_3_4.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_3_4.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_3_4.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_3_4.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_3_4.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_3_4.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_3_4.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_3_4.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_3_4.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_3_4.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_3_4.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_3_4.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_3_4.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_3_4.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_3_4.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_3_4.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_3_4.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_4.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_4.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_4.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_4.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_4.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_4.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_4.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_4.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_4.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_4.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_4.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_4.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_4.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_4.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_4.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_4.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_4.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_4.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_4.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_4.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_4.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_4.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_5.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_3_5.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_3_5.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_3_5.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_3_5.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_3_5.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_3_5.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_3_5.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_3_5.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_3_5.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_3_5.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_3_5.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_3_5.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_3_5.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_3_5.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_3_5.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_3_5.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_3_5.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_3_5.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_3_5.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_3_5.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_5.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_5.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_5.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_5.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_5.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_5.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_5.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_5.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_5.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_5.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_5.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_5.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_5.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_5.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_5.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_5.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_5.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_5.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_5.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_5.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_5.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_5.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_6.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_3_6.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_3_6.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_3_6.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_3_6.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_3_6.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_3_6.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_3_6.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_3_6.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_3_6.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_3_6.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_3_6.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_3_6.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_3_6.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_3_6.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_3_6.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_3_6.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_3_6.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_3_6.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_3_6.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_3_6.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_6.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_6.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_6.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_6.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_6.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_6.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_6.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_6.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_6.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_6.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_6.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_6.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_6.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_6.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_6.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_6.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_6.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_6.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_6.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_6.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_6.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_6.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_7.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_3_7.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_3_7.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_3_7.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_3_7.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_3_7.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_3_7.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_3_7.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_3_7.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_3_7.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_3_7.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_3_7.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_3_7.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_3_7.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_3_7.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_3_7.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_3_7.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_3_7.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_3_7.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_3_7.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_3_7.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_7.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_7.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_7.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_7.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_7.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_7.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_7.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_7.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_7.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_7.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_7.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_7.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_7.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_7.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_7.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_7.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_7.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_7.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_7.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_7.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_7.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_7.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_8.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_3_8.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_3_8.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_3_8.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_3_8.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_3_8.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_3_8.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_3_8.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_3_8.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_3_8.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_3_8.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_3_8.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_3_8.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_3_8.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_3_8.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_3_8.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_3_8.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_3_8.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_3_8.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_3_8.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_3_8.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_8.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_8.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_8.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_8.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_8.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_8.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_8.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_8.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_8.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_8.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_8.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_8.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_8.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_8.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_8.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_8.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_8.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_8.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_8.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_8.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_8.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_8.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_9.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_3_9.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_3_9.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_3_9.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_3_9.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_3_9.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_3_9.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_3_9.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_3_9.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_3_9.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_3_9.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_3_9.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_3_9.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_3_9.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_3_9.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_3_9.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_3_9.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_3_9.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_3_9.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_3_9.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_3_9.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_9.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_9.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_9.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_9.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_9.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_9.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_9.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_9.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_9.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_9.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_9.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_9.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_9.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_9.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_9.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_3_9.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_9.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_9.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_9.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_9.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_9.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_3_9.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_4_0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_4_0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_4_0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_4_0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_4_0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_4_0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_4_0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_4_0.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_4_0.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_4_0.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_4_0.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_4_0.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_4_0.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_4_0.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_4_0.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_4_0.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_4_0.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_4_0.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_4_0.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_4_0.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_0.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_0.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_0.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_0.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_0.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_0.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_0.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_0.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_0.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_0.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_0.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_0.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_0.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_0.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_0.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_0.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_0.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_0.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_0.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_0.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_0.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_0.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_4_1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_4_1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_4_1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_4_1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_4_1.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_4_1.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_4_1.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_4_1.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_4_1.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_4_1.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_4_1.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_4_1.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_4_1.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_4_1.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_4_1.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_4_1.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_4_1.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_4_1.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_4_1.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_4_1.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_1.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_1.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_1.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_1.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_1.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_1.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_1.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_1.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_1.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_1.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_1.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_1.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_1.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_1.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_1.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_1.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_1.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_1.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_1.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_1.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_1.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_1.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_4_2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_4_2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_4_2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_4_2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_4_2.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_4_2.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_4_2.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_4_2.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_4_2.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_4_2.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_4_2.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_4_2.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_4_2.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_4_2.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_4_2.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_4_2.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_4_2.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_4_2.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_4_2.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_4_2.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_2.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_2.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_2.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_2.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_2.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_2.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_2.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_2.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_2.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_2.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_2.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_2.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_2.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_2.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_2.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_2.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_2.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_2.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_2.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_2.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_2.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_2.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_3.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_4_3.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_4_3.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_4_3.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_4_3.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_4_3.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_4_3.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_4_3.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_4_3.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_4_3.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_4_3.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_4_3.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_4_3.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_4_3.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_4_3.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_4_3.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_4_3.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_4_3.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_4_3.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_4_3.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_4_3.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_3.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_3.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_3.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_3.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_3.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_3.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_3.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_3.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_3.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_3.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_3.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_3.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_3.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_3.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_3.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_3.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_3.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_3.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_3.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_3.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_3.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_3.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_4.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_4_4.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_4_4.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_4_4.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_4_4.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_4_4.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_4_4.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_4_4.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_4_4.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_4_4.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_4_4.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_4_4.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_4_4.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_4_4.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_4_4.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_4_4.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_4_4.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_4_4.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_4_4.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_4_4.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_4_4.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_4.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_4.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_4.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_4.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_4.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_4.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_4.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_4.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_4.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_4.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_4.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_4.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_4.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_4.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_4.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_4.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_4.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_4.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_4.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_4.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_4.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_4.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_5.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_4_5.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_4_5.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_4_5.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_4_5.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_4_5.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_4_5.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_4_5.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_4_5.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_4_5.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_4_5.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_4_5.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_4_5.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_4_5.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_4_5.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_4_5.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_4_5.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_4_5.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_4_5.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_4_5.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_4_5.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_5.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_5.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_5.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_5.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_5.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_5.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_5.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_5.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_5.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_5.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_5.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_5.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_5.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_5.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_5.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_5.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_5.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_5.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_5.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_5.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_5.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_5.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_6.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_4_6.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_4_6.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_4_6.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_4_6.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_4_6.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_4_6.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_4_6.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_4_6.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_4_6.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_4_6.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_4_6.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_4_6.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_4_6.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_4_6.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_4_6.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_4_6.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_4_6.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_4_6.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_4_6.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_4_6.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_6.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_6.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_6.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_6.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_6.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_6.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_6.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_6.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_6.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_6.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_6.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_6.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_6.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_6.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_6.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_6.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_6.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_6.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_6.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_6.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_6.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_6.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_7.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_4_7.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_4_7.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_4_7.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_4_7.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_4_7.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_4_7.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_4_7.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_4_7.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_4_7.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_4_7.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_4_7.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_4_7.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_4_7.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_4_7.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_4_7.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_4_7.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_4_7.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_4_7.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_4_7.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_4_7.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_7.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_7.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_7.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_7.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_7.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_7.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_7.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_7.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_7.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_7.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_7.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_7.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_7.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_7.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_7.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_7.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_7.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_7.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_7.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_7.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_7.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_7.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_8.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_4_8.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_4_8.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_4_8.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_4_8.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_4_8.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_4_8.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_4_8.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_4_8.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_4_8.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_4_8.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_4_8.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_4_8.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_4_8.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_4_8.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_4_8.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_4_8.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_4_8.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_4_8.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_4_8.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_4_8.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_8.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_8.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_8.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_8.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_8.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_8.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_8.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_8.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_8.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_8.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_8.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_8.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_8.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_8.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_8.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_8.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_8.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_8.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_8.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_8.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_8.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_8.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_9.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_4_9.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_4_9.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_4_9.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_4_9.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_4_9.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_4_9.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_4_9.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_4_9.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_4_9.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_4_9.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_4_9.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_4_9.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_4_9.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_4_9.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_4_9.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_4_9.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_4_9.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_4_9.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_4_9.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_4_9.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_9.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_9.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_9.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_9.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_9.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_9.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_9.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_9.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_9.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_9.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_9.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_9.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_9.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_9.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_9.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_4_9.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_9.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_9.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_9.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_9.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_9.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_4_9.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_5_0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_5_0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_5_0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_5_0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_5_0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_5_0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_5_0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_5_0.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_5_0.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_5_0.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_5_0.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_5_0.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_5_0.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_5_0.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_5_0.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_5_0.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_5_0.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_5_0.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_5_0.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_5_0.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_0.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_0.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_0.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_0.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_0.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_0.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_0.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_0.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_0.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_0.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_0.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_0.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_0.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_0.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_0.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_0.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_0.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_0.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_0.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_0.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_0.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_0.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_5_1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_5_1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_5_1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_5_1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_5_1.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_5_1.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_5_1.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_5_1.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_5_1.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_5_1.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_5_1.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_5_1.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_5_1.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_5_1.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_5_1.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_5_1.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_5_1.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_5_1.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_5_1.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_5_1.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_1.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_1.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_1.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_1.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_1.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_1.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_1.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_1.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_1.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_1.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_1.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_1.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_1.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_1.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_1.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_1.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_1.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_1.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_1.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_1.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_1.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_1.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_5_2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_5_2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_5_2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_5_2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_5_2.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_5_2.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_5_2.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_5_2.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_5_2.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_5_2.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_5_2.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_5_2.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_5_2.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_5_2.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_5_2.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_5_2.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_5_2.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_5_2.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_5_2.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_5_2.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_2.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_2.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_2.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_2.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_2.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_2.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_2.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_2.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_2.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_2.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_2.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_2.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_2.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_2.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_2.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_2.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_2.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_2.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_2.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_2.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_2.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_2.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_3.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_5_3.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_5_3.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_5_3.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_5_3.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_5_3.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_5_3.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_5_3.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_5_3.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_5_3.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_5_3.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_5_3.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_5_3.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_5_3.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_5_3.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_5_3.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_5_3.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_5_3.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_5_3.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_5_3.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_5_3.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_3.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_3.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_3.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_3.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_3.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_3.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_3.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_3.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_3.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_3.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_3.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_3.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_3.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_3.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_3.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_3.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_3.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_3.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_3.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_3.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_3.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_3.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_4.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_5_4.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_5_4.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_5_4.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_5_4.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_5_4.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_5_4.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_5_4.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_5_4.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_5_4.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_5_4.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_5_4.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_5_4.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_5_4.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_5_4.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_5_4.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_5_4.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_5_4.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_5_4.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_5_4.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_5_4.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_4.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_4.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_4.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_4.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_4.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_4.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_4.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_4.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_4.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_4.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_4.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_4.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_4.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_4.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_4.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_4.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_4.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_4.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_4.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_4.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_4.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_4.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_5.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_5_5.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_5_5.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_5_5.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_5_5.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_5_5.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_5_5.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_5_5.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_5_5.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_5_5.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_5_5.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_5_5.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_5_5.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_5_5.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_5_5.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_5_5.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_5_5.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_5_5.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_5_5.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_5_5.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_5_5.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_5.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_5.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_5.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_5.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_5.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_5.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_5.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_5.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_5.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_5.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_5.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_5.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_5.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_5.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_5.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_5.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_5.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_5.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_5.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_5.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_5.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_5.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_6.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_5_6.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_5_6.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_5_6.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_5_6.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_5_6.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_5_6.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_5_6.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_5_6.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_5_6.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_5_6.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_5_6.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_5_6.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_5_6.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_5_6.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_5_6.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_5_6.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_5_6.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_5_6.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_5_6.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_5_6.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_6.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_6.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_6.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_6.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_6.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_6.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_6.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_6.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_6.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_6.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_6.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_6.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_6.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_6.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_6.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_6.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_6.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_6.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_6.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_6.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_6.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_6.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_7.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_5_7.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_5_7.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_5_7.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_5_7.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_5_7.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_5_7.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_5_7.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_5_7.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_5_7.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_5_7.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_5_7.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_5_7.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_5_7.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_5_7.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_5_7.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_5_7.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_5_7.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_5_7.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_5_7.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_5_7.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_7.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_7.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_7.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_7.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_7.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_7.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_7.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_7.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_7.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_7.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_7.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_7.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_7.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_7.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_7.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_7.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_7.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_7.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_7.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_7.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_7.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_7.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_8.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_5_8.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_5_8.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_5_8.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_5_8.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_5_8.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_5_8.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_5_8.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_5_8.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_5_8.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_5_8.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_5_8.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_5_8.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_5_8.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_5_8.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_5_8.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_5_8.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_5_8.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_5_8.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_5_8.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_5_8.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_8.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_8.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_8.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_8.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_8.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_8.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_8.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_8.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_8.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_8.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_8.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_8.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_8.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_8.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_8.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_8.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_8.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_8.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_8.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_8.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_8.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_8.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_9.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_5_9.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_5_9.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_5_9.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_5_9.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_5_9.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_5_9.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_5_9.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_5_9.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_5_9.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_5_9.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_5_9.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_5_9.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_5_9.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_5_9.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_5_9.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_5_9.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_5_9.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_5_9.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_5_9.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_5_9.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_9.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_9.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_9.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_9.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_9.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_9.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_9.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_9.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_9.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_9.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_9.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_9.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_9.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_9.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_9.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_5_9.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_9.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_9.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_9.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_9.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_9.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_5_9.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_6_0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_6_0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_6_0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_6_0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_6_0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_6_0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_6_0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_6_0.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_6_0.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_6_0.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_6_0.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_6_0.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_6_0.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_6_0.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_6_0.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_6_0.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_6_0.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_6_0.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_6_0.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_6_0.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_0.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_0.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_0.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_0.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_0.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_0.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_0.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_0.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_0.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_0.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_0.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_0.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_0.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_0.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_0.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_0.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_0.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_0.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_0.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_0.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_0.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_0.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_6_1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_6_1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_6_1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_6_1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_6_1.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_6_1.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_6_1.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_6_1.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_6_1.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_6_1.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_6_1.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_6_1.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_6_1.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_6_1.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_6_1.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_6_1.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_6_1.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_6_1.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_6_1.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_6_1.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_1.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_1.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_1.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_1.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_1.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_1.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_1.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_1.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_1.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_1.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_1.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_1.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_1.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_1.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_1.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_1.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_1.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_1.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_1.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_1.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_1.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_1.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_6_2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_6_2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_6_2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_6_2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_6_2.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_6_2.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_6_2.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_6_2.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_6_2.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_6_2.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_6_2.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_6_2.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_6_2.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_6_2.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_6_2.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_6_2.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_6_2.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_6_2.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_6_2.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_6_2.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_2.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_2.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_2.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_2.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_2.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_2.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_2.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_2.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_2.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_2.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_2.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_2.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_2.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_2.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_2.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_2.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_2.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_2.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_2.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_2.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_2.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_2.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_3.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_6_3.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_6_3.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_6_3.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_6_3.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_6_3.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_6_3.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_6_3.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_6_3.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_6_3.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_6_3.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_6_3.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_6_3.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_6_3.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_6_3.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_6_3.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_6_3.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_6_3.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_6_3.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_6_3.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_6_3.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_3.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_3.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_3.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_3.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_3.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_3.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_3.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_3.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_3.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_3.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_3.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_3.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_3.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_3.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_3.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_3.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_3.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_3.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_3.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_3.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_3.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_3.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_4.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_6_4.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_6_4.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_6_4.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_6_4.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_6_4.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_6_4.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_6_4.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_6_4.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_6_4.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_6_4.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_6_4.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_6_4.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_6_4.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_6_4.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_6_4.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_6_4.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_6_4.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_6_4.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_6_4.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_6_4.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_4.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_4.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_4.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_4.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_4.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_4.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_4.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_4.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_4.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_4.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_4.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_4.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_4.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_4.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_4.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_4.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_4.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_4.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_4.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_4.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_4.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_4.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_5.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_6_5.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_6_5.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_6_5.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_6_5.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_6_5.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_6_5.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_6_5.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_6_5.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_6_5.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_6_5.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_6_5.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_6_5.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_6_5.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_6_5.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_6_5.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_6_5.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_6_5.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_6_5.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_6_5.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_6_5.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_5.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_5.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_5.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_5.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_5.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_5.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_5.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_5.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_5.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_5.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_5.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_5.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_5.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_5.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_5.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_5.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_5.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_5.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_5.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_5.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_5.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_5.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_6.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_6_6.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_6_6.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_6_6.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_6_6.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_6_6.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_6_6.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_6_6.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_6_6.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_6_6.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_6_6.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_6_6.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_6_6.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_6_6.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_6_6.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_6_6.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_6_6.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_6_6.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_6_6.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_6_6.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_6_6.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_6.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_6.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_6.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_6.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_6.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_6.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_6.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_6.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_6.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_6.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_6.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_6.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_6.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_6.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_6.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_6.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_6.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_6.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_6.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_6.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_6.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_6.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_7.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_6_7.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_6_7.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_6_7.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_6_7.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_6_7.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_6_7.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_6_7.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_6_7.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_6_7.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_6_7.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_6_7.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_6_7.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_6_7.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_6_7.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_6_7.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_6_7.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_6_7.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_6_7.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_6_7.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_6_7.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_7.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_7.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_7.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_7.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_7.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_7.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_7.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_7.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_7.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_7.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_7.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_7.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_7.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_7.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_7.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_7.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_7.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_7.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_7.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_7.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_7.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_7.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_8.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_6_8.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_6_8.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_6_8.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_6_8.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_6_8.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_6_8.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_6_8.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_6_8.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_6_8.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_6_8.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_6_8.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_6_8.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_6_8.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_6_8.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_6_8.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_6_8.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_6_8.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_6_8.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_6_8.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_6_8.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_8.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_8.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_8.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_8.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_8.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_8.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_8.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_8.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_8.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_8.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_8.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_8.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_8.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_8.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_8.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_8.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_8.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_8.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_8.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_8.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_8.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_8.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_9.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_6_9.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_6_9.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_6_9.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_6_9.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_6_9.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_6_9.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_6_9.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_6_9.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_6_9.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_6_9.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_6_9.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_6_9.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_6_9.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_6_9.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_6_9.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_6_9.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_6_9.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_6_9.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_6_9.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_6_9.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_9.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_9.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_9.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_9.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_9.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_9.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_9.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_9.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_9.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_9.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_9.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_9.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_9.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_9.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_9.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_6_9.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_9.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_9.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_9.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_9.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_9.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_6_9.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_7_0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_7_0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_7_0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_7_0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_7_0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_7_0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_7_0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_7_0.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_7_0.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_7_0.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_7_0.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_7_0.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_7_0.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_7_0.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_7_0.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_7_0.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_7_0.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_7_0.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_7_0.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_7_0.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_0.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_0.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_0.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_0.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_0.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_0.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_0.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_0.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_0.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_0.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_0.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_0.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_0.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_0.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_0.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_0.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_0.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_0.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_0.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_0.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_0.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_0.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_7_1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_7_1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_7_1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_7_1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_7_1.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_7_1.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_7_1.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_7_1.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_7_1.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_7_1.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_7_1.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_7_1.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_7_1.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_7_1.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_7_1.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_7_1.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_7_1.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_7_1.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_7_1.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_7_1.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_1.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_1.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_1.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_1.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_1.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_1.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_1.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_1.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_1.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_1.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_1.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_1.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_1.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_1.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_1.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_1.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_1.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_1.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_1.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_1.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_1.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_1.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_7_2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_7_2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_7_2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_7_2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_7_2.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_7_2.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_7_2.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_7_2.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_7_2.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_7_2.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_7_2.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_7_2.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_7_2.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_7_2.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_7_2.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_7_2.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_7_2.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_7_2.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_7_2.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_7_2.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_2.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_2.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_2.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_2.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_2.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_2.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_2.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_2.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_2.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_2.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_2.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_2.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_2.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_2.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_2.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_2.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_2.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_2.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_2.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_2.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_2.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_2.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_3.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_7_3.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_7_3.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_7_3.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_7_3.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_7_3.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_7_3.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_7_3.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_7_3.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_7_3.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_7_3.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_7_3.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_7_3.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_7_3.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_7_3.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_7_3.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_7_3.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_7_3.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_7_3.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_7_3.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_7_3.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_3.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_3.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_3.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_3.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_3.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_3.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_3.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_3.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_3.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_3.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_3.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_3.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_3.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_3.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_3.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_3.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_3.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_3.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_3.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_3.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_3.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_3.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_4.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_7_4.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_7_4.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_7_4.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_7_4.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_7_4.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_7_4.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_7_4.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_7_4.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_7_4.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_7_4.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_7_4.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_7_4.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_7_4.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_7_4.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_7_4.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_7_4.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_7_4.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_7_4.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_7_4.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_7_4.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_4.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_4.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_4.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_4.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_4.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_4.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_4.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_4.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_4.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_4.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_4.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_4.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_4.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_4.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_4.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_4.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_4.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_4.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_4.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_4.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_4.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_4.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_5.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_7_5.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_7_5.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_7_5.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_7_5.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_7_5.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_7_5.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_7_5.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_7_5.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_7_5.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_7_5.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_7_5.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_7_5.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_7_5.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_7_5.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_7_5.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_7_5.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_7_5.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_7_5.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_7_5.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_7_5.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_5.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_5.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_5.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_5.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_5.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_5.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_5.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_5.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_5.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_5.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_5.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_5.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_5.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_5.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_5.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_5.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_5.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_5.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_5.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_5.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_5.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_5.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_6.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_7_6.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_7_6.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_7_6.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_7_6.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_7_6.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_7_6.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_7_6.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_7_6.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_7_6.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_7_6.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_7_6.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_7_6.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_7_6.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_7_6.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_7_6.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_7_6.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_7_6.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_7_6.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_7_6.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_7_6.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_6.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_6.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_6.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_6.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_6.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_6.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_6.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_6.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_6.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_6.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_6.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_6.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_6.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_6.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_6.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_6.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_6.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_6.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_6.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_6.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_6.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_6.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_7.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_7_7.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_7_7.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_7_7.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_7_7.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_7_7.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_7_7.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_7_7.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_7_7.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_7_7.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_7_7.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_7_7.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_7_7.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_7_7.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_7_7.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_7_7.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_7_7.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_7_7.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_7_7.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_7_7.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_7_7.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_7.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_7.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_7.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_7.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_7.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_7.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_7.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_7.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_7.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_7.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_7.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_7.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_7.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_7.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_7.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_7.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_7.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_7.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_7.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_7.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_7.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_7.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_8.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_7_8.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_7_8.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_7_8.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_7_8.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_7_8.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_7_8.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_7_8.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_7_8.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_7_8.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_7_8.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_7_8.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_7_8.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_7_8.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_7_8.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_7_8.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_7_8.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_7_8.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_7_8.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_7_8.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_7_8.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_8.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_8.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_8.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_8.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_8.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_8.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_8.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_8.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_8.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_8.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_8.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_8.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_8.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_8.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_8.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_8.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_8.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_8.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_8.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_8.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_8.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_8.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_9.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_7_9.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_7_9.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_7_9.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_7_9.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_7_9.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_7_9.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_7_9.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_7_9.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_7_9.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_7_9.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_7_9.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_7_9.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_7_9.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_7_9.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_7_9.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_7_9.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_7_9.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_7_9.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_7_9.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_7_9.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_9.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_9.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_9.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_9.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_9.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_9.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_9.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_9.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_9.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_9.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_9.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_9.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_9.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_9.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_9.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_7_9.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_9.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_9.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_9.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_9.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_9.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_7_9.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_8_0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_8_0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_8_0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_8_0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_8_0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_8_0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_8_0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_8_0.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_8_0.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_8_0.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_8_0.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_8_0.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_8_0.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_8_0.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_8_0.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_8_0.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_8_0.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_8_0.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_8_0.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_8_0.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_0.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_0.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_0.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_0.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_0.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_0.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_0.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_0.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_0.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_0.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_0.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_0.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_0.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_0.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_0.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_0.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_0.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_0.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_0.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_0.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_0.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_0.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_8_1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_8_1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_8_1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_8_1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_8_1.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_8_1.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_8_1.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_8_1.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_8_1.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_8_1.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_8_1.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_8_1.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_8_1.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_8_1.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_8_1.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_8_1.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_8_1.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_8_1.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_8_1.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_8_1.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_1.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_1.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_1.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_1.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_1.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_1.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_1.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_1.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_1.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_1.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_1.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_1.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_1.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_1.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_1.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_1.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_1.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_1.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_1.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_1.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_1.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_1.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_8_2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_8_2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_8_2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_8_2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_8_2.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_8_2.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_8_2.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_8_2.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_8_2.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_8_2.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_8_2.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_8_2.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_8_2.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_8_2.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_8_2.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_8_2.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_8_2.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_8_2.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_8_2.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_8_2.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_2.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_2.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_2.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_2.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_2.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_2.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_2.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_2.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_2.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_2.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_2.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_2.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_2.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_2.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_2.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_2.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_2.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_2.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_2.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_2.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_2.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_2.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_3.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_8_3.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_8_3.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_8_3.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_8_3.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_8_3.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_8_3.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_8_3.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_8_3.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_8_3.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_8_3.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_8_3.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_8_3.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_8_3.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_8_3.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_8_3.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_8_3.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_8_3.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_8_3.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_8_3.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_8_3.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_3.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_3.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_3.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_3.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_3.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_3.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_3.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_3.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_3.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_3.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_3.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_3.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_3.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_3.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_3.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_3.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_3.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_3.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_3.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_3.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_3.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_3.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_4.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_8_4.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_8_4.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_8_4.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_8_4.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_8_4.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_8_4.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_8_4.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_8_4.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_8_4.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_8_4.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_8_4.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_8_4.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_8_4.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_8_4.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_8_4.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_8_4.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_8_4.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_8_4.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_8_4.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_8_4.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_4.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_4.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_4.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_4.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_4.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_4.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_4.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_4.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_4.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_4.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_4.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_4.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_4.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_4.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_4.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_4.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_4.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_4.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_4.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_4.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_4.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_4.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_5.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_8_5.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_8_5.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_8_5.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_8_5.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_8_5.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_8_5.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_8_5.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_8_5.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_8_5.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_8_5.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_8_5.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_8_5.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_8_5.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_8_5.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_8_5.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_8_5.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_8_5.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_8_5.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_8_5.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_8_5.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_5.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_5.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_5.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_5.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_5.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_5.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_5.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_5.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_5.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_5.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_5.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_5.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_5.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_5.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_5.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_5.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_5.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_5.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_5.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_5.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_5.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_5.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_6.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_8_6.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_8_6.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_8_6.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_8_6.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_8_6.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_8_6.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_8_6.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_8_6.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_8_6.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_8_6.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_8_6.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_8_6.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_8_6.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_8_6.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_8_6.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_8_6.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_8_6.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_8_6.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_8_6.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_8_6.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_6.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_6.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_6.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_6.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_6.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_6.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_6.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_6.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_6.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_6.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_6.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_6.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_6.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_6.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_6.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_6.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_6.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_6.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_6.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_6.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_6.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_6.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_7.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_8_7.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_8_7.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_8_7.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_8_7.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_8_7.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_8_7.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_8_7.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_8_7.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_8_7.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_8_7.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_8_7.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_8_7.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_8_7.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_8_7.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_8_7.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_8_7.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_8_7.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_8_7.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_8_7.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_8_7.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_7.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_7.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_7.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_7.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_7.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_7.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_7.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_7.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_7.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_7.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_7.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_7.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_7.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_7.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_7.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_7.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_7.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_7.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_7.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_7.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_7.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_7.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_8.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_8_8.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_8_8.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_8_8.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_8_8.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_8_8.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_8_8.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_8_8.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_8_8.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_8_8.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_8_8.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_8_8.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_8_8.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_8_8.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_8_8.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_8_8.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_8_8.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_8_8.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_8_8.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_8_8.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_8_8.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_8.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_8.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_8.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_8.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_8.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_8.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_8.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_8.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_8.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_8.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_8.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_8.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_8.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_8.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_8.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_8.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_8.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_8.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_8.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_8.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_8.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_8.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_9.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_8_9.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_8_9.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_8_9.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_8_9.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_8_9.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_8_9.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_8_9.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_8_9.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_8_9.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_8_9.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_8_9.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_8_9.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_8_9.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_8_9.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_8_9.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_8_9.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_8_9.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_8_9.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_8_9.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_8_9.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_9.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_9.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_9.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_9.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_9.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_9.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_9.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_9.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_9.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_9.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_9.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_9.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_9.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_9.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_9.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_8_9.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_9.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_9.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_9.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_9.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_9.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_8_9.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_9_0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_9_0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_9_0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_9_0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_9_0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_9_0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_9_0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_9_0.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_9_0.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_9_0.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_9_0.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_9_0.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_9_0.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_9_0.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_9_0.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_9_0.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_9_0.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_9_0.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_9_0.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_9_0.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_0.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_0.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_0.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_0.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_0.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_0.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_0.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_0.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_0.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_0.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_0.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_0.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_0.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_0.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_0.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_0.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_0.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_0.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_0.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_0.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_0.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_0.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_9_1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_9_1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_9_1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_9_1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_9_1.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_9_1.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_9_1.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_9_1.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_9_1.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_9_1.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_9_1.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_9_1.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_9_1.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_9_1.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_9_1.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_9_1.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_9_1.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_9_1.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_9_1.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_9_1.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_1.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_1.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_1.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_1.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_1.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_1.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_1.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_1.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_1.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_1.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_1.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_1.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_1.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_1.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_1.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_1.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_1.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_1.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_1.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_1.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_1.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_1.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_9_2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_9_2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_9_2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_9_2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_9_2.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_9_2.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_9_2.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_9_2.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_9_2.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_9_2.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_9_2.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_9_2.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_9_2.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_9_2.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_9_2.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_9_2.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_9_2.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_9_2.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_9_2.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_9_2.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_2.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_2.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_2.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_2.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_2.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_2.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_2.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_2.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_2.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_2.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_2.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_2.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_2.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_2.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_2.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_2.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_2.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_2.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_2.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_2.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_2.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_2.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_3.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_9_3.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_9_3.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_9_3.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_9_3.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_9_3.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_9_3.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_9_3.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_9_3.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_9_3.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_9_3.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_9_3.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_9_3.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_9_3.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_9_3.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_9_3.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_9_3.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_9_3.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_9_3.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_9_3.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_9_3.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_3.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_3.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_3.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_3.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_3.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_3.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_3.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_3.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_3.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_3.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_3.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_3.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_3.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_3.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_3.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_3.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_3.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_3.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_3.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_3.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_3.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_3.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_4.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_9_4.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_9_4.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_9_4.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_9_4.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_9_4.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_9_4.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_9_4.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_9_4.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_9_4.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_9_4.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_9_4.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_9_4.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_9_4.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_9_4.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_9_4.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_9_4.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_9_4.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_9_4.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_9_4.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_9_4.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_4.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_4.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_4.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_4.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_4.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_4.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_4.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_4.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_4.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_4.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_4.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_4.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_4.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_4.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_4.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_4.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_4.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_4.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_4.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_4.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_4.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_4.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_5.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_9_5.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_9_5.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_9_5.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_9_5.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_9_5.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_9_5.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_9_5.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_9_5.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_9_5.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_9_5.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_9_5.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_9_5.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_9_5.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_9_5.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_9_5.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_9_5.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_9_5.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_9_5.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_9_5.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_9_5.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_5.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_5.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_5.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_5.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_5.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_5.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_5.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_5.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_5.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_5.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_5.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_5.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_5.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_5.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_5.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_5.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_5.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_5.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_5.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_5.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_5.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_5.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_6.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_9_6.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_9_6.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_9_6.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_9_6.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_9_6.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_9_6.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_9_6.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_9_6.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_9_6.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_9_6.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_9_6.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_9_6.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_9_6.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_9_6.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_9_6.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_9_6.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_9_6.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_9_6.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_9_6.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_9_6.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_6.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_6.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_6.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_6.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_6.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_6.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_6.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_6.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_6.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_6.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_6.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_6.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_6.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_6.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_6.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_6.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_6.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_6.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_6.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_6.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_6.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_6.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_7.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_9_7.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_9_7.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_9_7.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_9_7.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_9_7.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_9_7.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_9_7.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_9_7.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_9_7.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_9_7.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_9_7.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_9_7.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_9_7.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_9_7.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_9_7.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_9_7.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_9_7.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_9_7.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_9_7.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_9_7.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_7.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_7.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_7.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_7.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_7.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_7.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_7.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_7.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_7.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_7.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_7.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_7.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_7.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_7.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_7.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_7.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_7.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_7.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_7.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_7.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_7.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_7.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_8.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_9_8.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_9_8.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_9_8.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_9_8.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_9_8.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_9_8.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_9_8.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_9_8.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_9_8.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_9_8.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_9_8.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_9_8.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_9_8.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_9_8.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_9_8.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_9_8.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_9_8.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_9_8.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_9_8.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_9_8.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_8.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_8.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_8.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_8.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_8.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_8.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_8.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_8.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_8.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_8.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_8.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_8.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_8.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_8.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_8.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_8.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_8.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_8.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_8.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_8.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_8.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_8.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_9.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in0
vertex CGRA0.PE_9_9.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in1
vertex CGRA0.PE_9_9.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in2
vertex CGRA0.PE_9_9.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE0.in3
vertex CGRA0.PE_9_9.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out0
vertex CGRA0.PE_9_9.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out1
vertex CGRA0.PE_9_9.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out2
vertex CGRA0.PE_9_9.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE0.out3
vertex CGRA0.PE_9_9.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_9_9.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_9_9.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_9_9.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_9_9.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_9_9.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_9_9.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_9_9.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_9_9.REG0
    attr type str REG
    attr device str REG
    attr unit str REG
vertex CGRA0.PE_9_9.REG0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in0
vertex CGRA0.PE_9_9.REG0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str REG.in1
vertex CGRA0.PE_9_9.REG0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str REG.out0
vertex CGRA0.PE_9_9.SW0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_9.SW0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_9.SW0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_9.SW0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_9.SW0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_9.SW0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_9.SW0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str CROSSBAR_PE.in6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_9.SW0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out0
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_9.SW0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out1
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_9.SW0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out2
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_9.SW0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out3
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_9.SW0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out4
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_9.SW0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out5
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_9.SW0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out6
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_9.SW0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out7
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_9.SW0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str CROSSBAR_PE.out8
    attr switch str CROSSBAR_PE
vertex CGRA0.PE_9_9.FULLCONN_ALU0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_9.FULLCONN_ALU0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_9.FULLCONN_ALU0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in2
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_9.FULLCONN_ALU0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLCONN_ALU.in3
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_9.FULLCONN_ALU0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out0
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_9.FULLCONN_ALU0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out1
    attr switch str FULLCONN_ALU
vertex CGRA0.PE_9_9.FULLCONN_ALU0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLCONN_ALU.out2
    attr switch str FULLCONN_ALU
vertex CGRA0.mem_0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in0
vertex CGRA0.mem_0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in1
vertex CGRA0.mem_0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in2
vertex CGRA0.mem_0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in3
vertex CGRA0.mem_0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in4
vertex CGRA0.mem_0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in5
vertex CGRA0.mem_0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in6
vertex CGRA0.mem_0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in7
vertex CGRA0.mem_0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in8
vertex CGRA0.mem_0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in9
vertex CGRA0.mem_0.in10
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in10
vertex CGRA0.mem_0.in11
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in11
vertex CGRA0.mem_0.in12
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in12
vertex CGRA0.mem_0.in13
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in13
vertex CGRA0.mem_0.in14
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in14
vertex CGRA0.mem_0.in15
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in15
vertex CGRA0.mem_0.in16
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in16
vertex CGRA0.mem_0.in17
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in17
vertex CGRA0.mem_0.in18
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in18
vertex CGRA0.mem_0.in19
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in19
vertex CGRA0.mem_0.in20
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in20
vertex CGRA0.mem_0.in21
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in21
vertex CGRA0.mem_0.in22
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in22
vertex CGRA0.mem_0.in23
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in23
vertex CGRA0.mem_0.in24
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in24
vertex CGRA0.mem_0.in25
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in25
vertex CGRA0.mem_0.in26
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in26
vertex CGRA0.mem_0.in27
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in27
vertex CGRA0.mem_0.in28
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in28
vertex CGRA0.mem_0.in29
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in29
vertex CGRA0.mem_0.in30
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in30
vertex CGRA0.mem_0.in31
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in31
vertex CGRA0.mem_0.in32
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in32
vertex CGRA0.mem_0.in33
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in33
vertex CGRA0.mem_0.in34
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in34
vertex CGRA0.mem_0.in35
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in35
vertex CGRA0.mem_0.in36
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in36
vertex CGRA0.mem_0.in37
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in37
vertex CGRA0.mem_0.in38
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in38
vertex CGRA0.mem_0.in39
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in39
vertex CGRA0.mem_0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str MEMORY.out0
vertex CGRA0.mem_0.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str MEMORY.out1
vertex CGRA0.mem_0.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str MEMORY.out2
vertex CGRA0.mem_0.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str MEMORY.out3
vertex CGRA0.mem_0.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str MEMORY.out4
vertex CGRA0.mem_0.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str MEMORY.out5
vertex CGRA0.mem_0.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str MEMORY.out6
vertex CGRA0.mem_0.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str MEMORY.out7
vertex CGRA0.mem_0.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str MEMORY.out8
vertex CGRA0.mem_0.out9
    attr type str __MODULE_OUTPUT_PORT__
    attr device str MEMORY.out9
vertex CGRA0.mem_0.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex CGRA0.mem_0.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex CGRA0.mem_0.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex CGRA0.mem_0.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex CGRA0.mem_0.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex CGRA0.mem_0.MEM1
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex CGRA0.mem_0.MEM1.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex CGRA0.mem_0.MEM1.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex CGRA0.mem_0.MEM1.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex CGRA0.mem_0.MEM1.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex CGRA0.mem_0.MEM2
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex CGRA0.mem_0.MEM2.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex CGRA0.mem_0.MEM2.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex CGRA0.mem_0.MEM2.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex CGRA0.mem_0.MEM2.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex CGRA0.mem_0.MEM3
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex CGRA0.mem_0.MEM3.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex CGRA0.mem_0.MEM3.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex CGRA0.mem_0.MEM3.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex CGRA0.mem_0.MEM3.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex CGRA0.mem_0.MEM4
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex CGRA0.mem_0.MEM4.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex CGRA0.mem_0.MEM4.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex CGRA0.mem_0.MEM4.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex CGRA0.mem_0.MEM4.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex CGRA0.mem_0.MEM5
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex CGRA0.mem_0.MEM5.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex CGRA0.mem_0.MEM5.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex CGRA0.mem_0.MEM5.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex CGRA0.mem_0.MEM5.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex CGRA0.mem_0.MEM6
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex CGRA0.mem_0.MEM6.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex CGRA0.mem_0.MEM6.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex CGRA0.mem_0.MEM6.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex CGRA0.mem_0.MEM6.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex CGRA0.mem_0.MEM7
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex CGRA0.mem_0.MEM7.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex CGRA0.mem_0.MEM7.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex CGRA0.mem_0.MEM7.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex CGRA0.mem_0.MEM7.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex CGRA0.mem_0.MEM8
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex CGRA0.mem_0.MEM8.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex CGRA0.mem_0.MEM8.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex CGRA0.mem_0.MEM8.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex CGRA0.mem_0.MEM8.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex CGRA0.mem_0.MEM9
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex CGRA0.mem_0.MEM9.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex CGRA0.mem_0.MEM9.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex CGRA0.mem_0.MEM9.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex CGRA0.mem_0.MEM9.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex CGRA0.mem_0.SW_0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in1
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in2
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in3
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in4
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_5X1.out0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in1
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in2
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in3
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in4
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_5X1.out0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in1
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in2
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in3
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in4
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_5X1.out0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_3.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_3.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in1
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_3.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in2
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_3.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in3
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_3.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in4
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_3.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_5X1.out0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_4.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_4.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in1
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_4.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in2
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_4.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in3
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_4.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in4
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_4.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_5X1.out0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_5.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_5.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in1
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_5.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in2
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_5.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in3
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_5.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in4
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_5.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_5X1.out0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_6.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_6.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in1
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_6.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in2
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_6.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in3
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_6.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in4
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_6.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_5X1.out0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_7.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_7.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in1
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_7.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in2
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_7.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in3
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_7.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in4
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_7.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_5X1.out0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_8.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_8.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in1
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_8.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in2
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_8.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in3
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_8.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in4
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_8.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_5X1.out0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_9.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_9.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in1
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_9.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in2
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_9.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in3
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_9.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in4
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_9.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_5X1.out0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_0.SW_0_to_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_0_to_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_1_to_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_2_to_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_3_to_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_4_to_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_5_to_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_6_to_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_7_to_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_8_to_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_0.SW_9_to_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in0
vertex CGRA0.mem_10.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in1
vertex CGRA0.mem_10.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in2
vertex CGRA0.mem_10.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in3
vertex CGRA0.mem_10.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in4
vertex CGRA0.mem_10.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in5
vertex CGRA0.mem_10.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in6
vertex CGRA0.mem_10.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in7
vertex CGRA0.mem_10.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in8
vertex CGRA0.mem_10.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in9
vertex CGRA0.mem_10.in10
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in10
vertex CGRA0.mem_10.in11
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in11
vertex CGRA0.mem_10.in12
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in12
vertex CGRA0.mem_10.in13
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in13
vertex CGRA0.mem_10.in14
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in14
vertex CGRA0.mem_10.in15
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in15
vertex CGRA0.mem_10.in16
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in16
vertex CGRA0.mem_10.in17
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in17
vertex CGRA0.mem_10.in18
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in18
vertex CGRA0.mem_10.in19
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in19
vertex CGRA0.mem_10.in20
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in20
vertex CGRA0.mem_10.in21
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in21
vertex CGRA0.mem_10.in22
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in22
vertex CGRA0.mem_10.in23
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in23
vertex CGRA0.mem_10.in24
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in24
vertex CGRA0.mem_10.in25
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in25
vertex CGRA0.mem_10.in26
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in26
vertex CGRA0.mem_10.in27
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in27
vertex CGRA0.mem_10.in28
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in28
vertex CGRA0.mem_10.in29
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in29
vertex CGRA0.mem_10.in30
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in30
vertex CGRA0.mem_10.in31
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in31
vertex CGRA0.mem_10.in32
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in32
vertex CGRA0.mem_10.in33
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in33
vertex CGRA0.mem_10.in34
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in34
vertex CGRA0.mem_10.in35
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in35
vertex CGRA0.mem_10.in36
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in36
vertex CGRA0.mem_10.in37
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in37
vertex CGRA0.mem_10.in38
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in38
vertex CGRA0.mem_10.in39
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in39
vertex CGRA0.mem_10.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str MEMORY.out0
vertex CGRA0.mem_10.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str MEMORY.out1
vertex CGRA0.mem_10.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str MEMORY.out2
vertex CGRA0.mem_10.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str MEMORY.out3
vertex CGRA0.mem_10.out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str MEMORY.out4
vertex CGRA0.mem_10.out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str MEMORY.out5
vertex CGRA0.mem_10.out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str MEMORY.out6
vertex CGRA0.mem_10.out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str MEMORY.out7
vertex CGRA0.mem_10.out8
    attr type str __MODULE_OUTPUT_PORT__
    attr device str MEMORY.out8
vertex CGRA0.mem_10.out9
    attr type str __MODULE_OUTPUT_PORT__
    attr device str MEMORY.out9
vertex CGRA0.mem_10.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex CGRA0.mem_10.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex CGRA0.mem_10.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex CGRA0.mem_10.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex CGRA0.mem_10.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex CGRA0.mem_10.MEM1
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex CGRA0.mem_10.MEM1.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex CGRA0.mem_10.MEM1.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex CGRA0.mem_10.MEM1.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex CGRA0.mem_10.MEM1.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex CGRA0.mem_10.MEM2
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex CGRA0.mem_10.MEM2.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex CGRA0.mem_10.MEM2.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex CGRA0.mem_10.MEM2.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex CGRA0.mem_10.MEM2.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex CGRA0.mem_10.MEM3
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex CGRA0.mem_10.MEM3.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex CGRA0.mem_10.MEM3.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex CGRA0.mem_10.MEM3.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex CGRA0.mem_10.MEM3.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex CGRA0.mem_10.MEM4
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex CGRA0.mem_10.MEM4.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex CGRA0.mem_10.MEM4.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex CGRA0.mem_10.MEM4.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex CGRA0.mem_10.MEM4.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex CGRA0.mem_10.MEM5
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex CGRA0.mem_10.MEM5.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex CGRA0.mem_10.MEM5.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex CGRA0.mem_10.MEM5.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex CGRA0.mem_10.MEM5.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex CGRA0.mem_10.MEM6
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex CGRA0.mem_10.MEM6.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex CGRA0.mem_10.MEM6.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex CGRA0.mem_10.MEM6.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex CGRA0.mem_10.MEM6.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex CGRA0.mem_10.MEM7
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex CGRA0.mem_10.MEM7.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex CGRA0.mem_10.MEM7.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex CGRA0.mem_10.MEM7.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex CGRA0.mem_10.MEM7.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex CGRA0.mem_10.MEM8
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex CGRA0.mem_10.MEM8.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex CGRA0.mem_10.MEM8.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex CGRA0.mem_10.MEM8.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex CGRA0.mem_10.MEM8.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex CGRA0.mem_10.MEM9
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex CGRA0.mem_10.MEM9.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex CGRA0.mem_10.MEM9.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex CGRA0.mem_10.MEM9.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex CGRA0.mem_10.MEM9.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex CGRA0.mem_10.SW_0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in1
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in2
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in3
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in4
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_5X1.out0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in1
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in2
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in3
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in4
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_5X1.out0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in1
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in2
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in3
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in4
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_5X1.out0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_3.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_3.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in1
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_3.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in2
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_3.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in3
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_3.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in4
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_3.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_5X1.out0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_4.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_4.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in1
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_4.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in2
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_4.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in3
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_4.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in4
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_4.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_5X1.out0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_5.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_5.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in1
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_5.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in2
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_5.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in3
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_5.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in4
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_5.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_5X1.out0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_6.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_6.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in1
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_6.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in2
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_6.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in3
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_6.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in4
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_6.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_5X1.out0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_7.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_7.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in1
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_7.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in2
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_7.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in3
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_7.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in4
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_7.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_5X1.out0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_8.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_8.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in1
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_8.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in2
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_8.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in3
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_8.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in4
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_8.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_5X1.out0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_9.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_9.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in1
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_9.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in2
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_9.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in3
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_9.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_5X1.in4
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_9.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_5X1.out0
    attr switch str FULLYCONN_5X1
vertex CGRA0.mem_10.SW_0_to_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_0_to_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_1_to_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_2_to_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_3_to_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_4_to_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_5_to_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_6_to_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_7_to_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_8_to_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in0
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in1
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in2
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in3
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in4
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in5
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in6
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in7
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in8
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_MEM.in9
    attr switch str FULLYCONN_MEM
vertex CGRA0.mem_10.SW_9_to_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_MEM.out0
    attr switch str FULLYCONN_MEM
vertex CGRA0.io0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in0
vertex CGRA0.io0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in1
vertex CGRA0.io0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in2
vertex CGRA0.io0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in3
vertex CGRA0.io0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in4
vertex CGRA0.io0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str IOPAD.out0
vertex CGRA0.io0.IO0
    attr type str IO
    attr device str IO
    attr unit str IO
vertex CGRA0.io0.IO0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in0
vertex CGRA0.io0.IO0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str IO.out0
vertex CGRA0.io0.SW_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in0
    attr switch str FULLYCONN_IO
vertex CGRA0.io0.SW_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in1
    attr switch str FULLYCONN_IO
vertex CGRA0.io0.SW_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in2
    attr switch str FULLYCONN_IO
vertex CGRA0.io0.SW_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in3
    attr switch str FULLYCONN_IO
vertex CGRA0.io0.SW_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in4
    attr switch str FULLYCONN_IO
vertex CGRA0.io0.SW_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_IO.out0
    attr switch str FULLYCONN_IO
vertex CGRA0.io1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in0
vertex CGRA0.io1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in1
vertex CGRA0.io1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in2
vertex CGRA0.io1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in3
vertex CGRA0.io1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in4
vertex CGRA0.io1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str IOPAD.out0
vertex CGRA0.io1.IO0
    attr type str IO
    attr device str IO
    attr unit str IO
vertex CGRA0.io1.IO0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in0
vertex CGRA0.io1.IO0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str IO.out0
vertex CGRA0.io1.SW_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in0
    attr switch str FULLYCONN_IO
vertex CGRA0.io1.SW_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in1
    attr switch str FULLYCONN_IO
vertex CGRA0.io1.SW_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in2
    attr switch str FULLYCONN_IO
vertex CGRA0.io1.SW_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in3
    attr switch str FULLYCONN_IO
vertex CGRA0.io1.SW_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in4
    attr switch str FULLYCONN_IO
vertex CGRA0.io1.SW_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_IO.out0
    attr switch str FULLYCONN_IO
vertex CGRA0.io2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in0
vertex CGRA0.io2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in1
vertex CGRA0.io2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in2
vertex CGRA0.io2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in3
vertex CGRA0.io2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in4
vertex CGRA0.io2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str IOPAD.out0
vertex CGRA0.io2.IO0
    attr type str IO
    attr device str IO
    attr unit str IO
vertex CGRA0.io2.IO0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in0
vertex CGRA0.io2.IO0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str IO.out0
vertex CGRA0.io2.SW_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in0
    attr switch str FULLYCONN_IO
vertex CGRA0.io2.SW_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in1
    attr switch str FULLYCONN_IO
vertex CGRA0.io2.SW_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in2
    attr switch str FULLYCONN_IO
vertex CGRA0.io2.SW_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in3
    attr switch str FULLYCONN_IO
vertex CGRA0.io2.SW_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in4
    attr switch str FULLYCONN_IO
vertex CGRA0.io2.SW_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_IO.out0
    attr switch str FULLYCONN_IO
vertex CGRA0.io3.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in0
vertex CGRA0.io3.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in1
vertex CGRA0.io3.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in2
vertex CGRA0.io3.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in3
vertex CGRA0.io3.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in4
vertex CGRA0.io3.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str IOPAD.out0
vertex CGRA0.io3.IO0
    attr type str IO
    attr device str IO
    attr unit str IO
vertex CGRA0.io3.IO0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in0
vertex CGRA0.io3.IO0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str IO.out0
vertex CGRA0.io3.SW_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in0
    attr switch str FULLYCONN_IO
vertex CGRA0.io3.SW_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in1
    attr switch str FULLYCONN_IO
vertex CGRA0.io3.SW_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in2
    attr switch str FULLYCONN_IO
vertex CGRA0.io3.SW_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in3
    attr switch str FULLYCONN_IO
vertex CGRA0.io3.SW_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in4
    attr switch str FULLYCONN_IO
vertex CGRA0.io3.SW_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_IO.out0
    attr switch str FULLYCONN_IO
vertex CGRA0.io4.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in0
vertex CGRA0.io4.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in1
vertex CGRA0.io4.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in2
vertex CGRA0.io4.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in3
vertex CGRA0.io4.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in4
vertex CGRA0.io4.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str IOPAD.out0
vertex CGRA0.io4.IO0
    attr type str IO
    attr device str IO
    attr unit str IO
vertex CGRA0.io4.IO0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in0
vertex CGRA0.io4.IO0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str IO.out0
vertex CGRA0.io4.SW_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in0
    attr switch str FULLYCONN_IO
vertex CGRA0.io4.SW_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in1
    attr switch str FULLYCONN_IO
vertex CGRA0.io4.SW_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in2
    attr switch str FULLYCONN_IO
vertex CGRA0.io4.SW_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in3
    attr switch str FULLYCONN_IO
vertex CGRA0.io4.SW_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in4
    attr switch str FULLYCONN_IO
vertex CGRA0.io4.SW_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_IO.out0
    attr switch str FULLYCONN_IO
vertex CGRA0.io5.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in0
vertex CGRA0.io5.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in1
vertex CGRA0.io5.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in2
vertex CGRA0.io5.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in3
vertex CGRA0.io5.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in4
vertex CGRA0.io5.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str IOPAD.out0
vertex CGRA0.io5.IO0
    attr type str IO
    attr device str IO
    attr unit str IO
vertex CGRA0.io5.IO0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in0
vertex CGRA0.io5.IO0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str IO.out0
vertex CGRA0.io5.SW_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in0
    attr switch str FULLYCONN_IO
vertex CGRA0.io5.SW_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in1
    attr switch str FULLYCONN_IO
vertex CGRA0.io5.SW_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in2
    attr switch str FULLYCONN_IO
vertex CGRA0.io5.SW_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in3
    attr switch str FULLYCONN_IO
vertex CGRA0.io5.SW_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in4
    attr switch str FULLYCONN_IO
vertex CGRA0.io5.SW_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_IO.out0
    attr switch str FULLYCONN_IO
vertex CGRA0.io6.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in0
vertex CGRA0.io6.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in1
vertex CGRA0.io6.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in2
vertex CGRA0.io6.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in3
vertex CGRA0.io6.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in4
vertex CGRA0.io6.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str IOPAD.out0
vertex CGRA0.io6.IO0
    attr type str IO
    attr device str IO
    attr unit str IO
vertex CGRA0.io6.IO0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in0
vertex CGRA0.io6.IO0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str IO.out0
vertex CGRA0.io6.SW_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in0
    attr switch str FULLYCONN_IO
vertex CGRA0.io6.SW_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in1
    attr switch str FULLYCONN_IO
vertex CGRA0.io6.SW_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in2
    attr switch str FULLYCONN_IO
vertex CGRA0.io6.SW_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in3
    attr switch str FULLYCONN_IO
vertex CGRA0.io6.SW_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in4
    attr switch str FULLYCONN_IO
vertex CGRA0.io6.SW_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_IO.out0
    attr switch str FULLYCONN_IO
vertex CGRA0.io7.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in0
vertex CGRA0.io7.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in1
vertex CGRA0.io7.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in2
vertex CGRA0.io7.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in3
vertex CGRA0.io7.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in4
vertex CGRA0.io7.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str IOPAD.out0
vertex CGRA0.io7.IO0
    attr type str IO
    attr device str IO
    attr unit str IO
vertex CGRA0.io7.IO0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in0
vertex CGRA0.io7.IO0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str IO.out0
vertex CGRA0.io7.SW_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in0
    attr switch str FULLYCONN_IO
vertex CGRA0.io7.SW_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in1
    attr switch str FULLYCONN_IO
vertex CGRA0.io7.SW_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in2
    attr switch str FULLYCONN_IO
vertex CGRA0.io7.SW_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in3
    attr switch str FULLYCONN_IO
vertex CGRA0.io7.SW_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in4
    attr switch str FULLYCONN_IO
vertex CGRA0.io7.SW_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_IO.out0
    attr switch str FULLYCONN_IO
vertex CGRA0.io8.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in0
vertex CGRA0.io8.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in1
vertex CGRA0.io8.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in2
vertex CGRA0.io8.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in3
vertex CGRA0.io8.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in4
vertex CGRA0.io8.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str IOPAD.out0
vertex CGRA0.io8.IO0
    attr type str IO
    attr device str IO
    attr unit str IO
vertex CGRA0.io8.IO0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in0
vertex CGRA0.io8.IO0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str IO.out0
vertex CGRA0.io8.SW_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in0
    attr switch str FULLYCONN_IO
vertex CGRA0.io8.SW_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in1
    attr switch str FULLYCONN_IO
vertex CGRA0.io8.SW_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in2
    attr switch str FULLYCONN_IO
vertex CGRA0.io8.SW_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in3
    attr switch str FULLYCONN_IO
vertex CGRA0.io8.SW_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in4
    attr switch str FULLYCONN_IO
vertex CGRA0.io8.SW_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_IO.out0
    attr switch str FULLYCONN_IO
vertex CGRA0.io9.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in0
vertex CGRA0.io9.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in1
vertex CGRA0.io9.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in2
vertex CGRA0.io9.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in3
vertex CGRA0.io9.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in4
vertex CGRA0.io9.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str IOPAD.out0
vertex CGRA0.io9.IO0
    attr type str IO
    attr device str IO
    attr unit str IO
vertex CGRA0.io9.IO0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in0
vertex CGRA0.io9.IO0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str IO.out0
vertex CGRA0.io9.SW_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in0
    attr switch str FULLYCONN_IO
vertex CGRA0.io9.SW_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in1
    attr switch str FULLYCONN_IO
vertex CGRA0.io9.SW_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in2
    attr switch str FULLYCONN_IO
vertex CGRA0.io9.SW_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in3
    attr switch str FULLYCONN_IO
vertex CGRA0.io9.SW_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_IO.in4
    attr switch str FULLYCONN_IO
vertex CGRA0.io9.SW_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_IO.out0
    attr switch str FULLYCONN_IO
edge CGRA0.PE_0_0.in0 CGRA0.PE_0_0.SW0.in0
edge CGRA0.PE_0_0.in1 CGRA0.PE_0_0.SW0.in1
edge CGRA0.PE_0_0.in2 CGRA0.PE_0_0.SW0.in2
edge CGRA0.PE_0_0.in3 CGRA0.PE_0_0.SW0.in3
edge CGRA0.PE_0_0.out0 CGRA0.io0.in0
edge CGRA0.PE_0_0.out0 CGRA0.mem_0.in0
edge CGRA0.PE_0_0.out0 CGRA0.mem_10.in0
edge CGRA0.PE_0_0.out1 CGRA0.PE_0_1.in1
edge CGRA0.PE_0_0.out1 CGRA0.io0.in1
edge CGRA0.PE_0_0.out1 CGRA0.mem_0.in1
edge CGRA0.PE_0_0.out1 CGRA0.mem_10.in1
edge CGRA0.PE_0_0.out2 CGRA0.PE_1_0.in2
edge CGRA0.PE_0_0.out2 CGRA0.io0.in2
edge CGRA0.PE_0_0.out2 CGRA0.mem_0.in2
edge CGRA0.PE_0_0.out2 CGRA0.mem_10.in2
edge CGRA0.PE_0_0.out3 CGRA0.io0.in3
edge CGRA0.PE_0_0.out3 CGRA0.mem_0.in3
edge CGRA0.PE_0_0.out3 CGRA0.mem_10.in3
edge CGRA0.PE_0_0.ALU0 CGRA0.PE_0_0.ALU0.out0
edge CGRA0.PE_0_0.ALU0.in0 CGRA0.PE_0_0.ALU0
edge CGRA0.PE_0_0.ALU0.in1 CGRA0.PE_0_0.ALU0
edge CGRA0.PE_0_0.ALU0.in2 CGRA0.PE_0_0.ALU0
edge CGRA0.PE_0_0.ALU0.out0 CGRA0.PE_0_0.SW0.in4
edge CGRA0.PE_0_0.CONST0 CGRA0.PE_0_0.CONST0.out0
edge CGRA0.PE_0_0.CONST0.in0 CGRA0.PE_0_0.CONST0
edge CGRA0.PE_0_0.CONST0.out0 CGRA0.PE_0_0.SW0.in5
edge CGRA0.PE_0_0.CONST0.out0 CGRA0.PE_0_0.FULLCONN_ALU0.in3
edge CGRA0.PE_0_0.REG0 CGRA0.PE_0_0.REG0.out0
edge CGRA0.PE_0_0.REG0.in0 CGRA0.PE_0_0.REG0
edge CGRA0.PE_0_0.REG0.in1 CGRA0.PE_0_0.REG0
edge CGRA0.PE_0_0.REG0.out0 CGRA0.PE_0_0.SW0.in5
edge CGRA0.PE_0_0.REG0.out0 CGRA0.PE_0_0.SW0.in6
edge CGRA0.PE_0_0.SW0.in0 CGRA0.PE_0_0.SW0.out0
edge CGRA0.PE_0_0.SW0.in0 CGRA0.PE_0_0.SW0.out1
edge CGRA0.PE_0_0.SW0.in0 CGRA0.PE_0_0.SW0.out2
edge CGRA0.PE_0_0.SW0.in0 CGRA0.PE_0_0.SW0.out3
edge CGRA0.PE_0_0.SW0.in0 CGRA0.PE_0_0.SW0.out4
edge CGRA0.PE_0_0.SW0.in0 CGRA0.PE_0_0.SW0.out5
edge CGRA0.PE_0_0.SW0.in0 CGRA0.PE_0_0.SW0.out6
edge CGRA0.PE_0_0.SW0.in0 CGRA0.PE_0_0.SW0.out7
edge CGRA0.PE_0_0.SW0.in0 CGRA0.PE_0_0.SW0.out8
edge CGRA0.PE_0_0.SW0.in0 CGRA0.PE_0_0.SW0.out0
edge CGRA0.PE_0_0.SW0.in0 CGRA0.PE_0_0.SW0.out1
edge CGRA0.PE_0_0.SW0.in0 CGRA0.PE_0_0.SW0.out2
edge CGRA0.PE_0_0.SW0.in0 CGRA0.PE_0_0.SW0.out3
edge CGRA0.PE_0_0.SW0.in1 CGRA0.PE_0_0.SW0.out0
edge CGRA0.PE_0_0.SW0.in1 CGRA0.PE_0_0.SW0.out1
edge CGRA0.PE_0_0.SW0.in1 CGRA0.PE_0_0.SW0.out2
edge CGRA0.PE_0_0.SW0.in1 CGRA0.PE_0_0.SW0.out3
edge CGRA0.PE_0_0.SW0.in1 CGRA0.PE_0_0.SW0.out4
edge CGRA0.PE_0_0.SW0.in1 CGRA0.PE_0_0.SW0.out5
edge CGRA0.PE_0_0.SW0.in1 CGRA0.PE_0_0.SW0.out6
edge CGRA0.PE_0_0.SW0.in1 CGRA0.PE_0_0.SW0.out7
edge CGRA0.PE_0_0.SW0.in1 CGRA0.PE_0_0.SW0.out8
edge CGRA0.PE_0_0.SW0.in1 CGRA0.PE_0_0.SW0.out0
edge CGRA0.PE_0_0.SW0.in1 CGRA0.PE_0_0.SW0.out1
edge CGRA0.PE_0_0.SW0.in1 CGRA0.PE_0_0.SW0.out2
edge CGRA0.PE_0_0.SW0.in1 CGRA0.PE_0_0.SW0.out3
edge CGRA0.PE_0_0.SW0.in2 CGRA0.PE_0_0.SW0.out0
edge CGRA0.PE_0_0.SW0.in2 CGRA0.PE_0_0.SW0.out1
edge CGRA0.PE_0_0.SW0.in2 CGRA0.PE_0_0.SW0.out2
edge CGRA0.PE_0_0.SW0.in2 CGRA0.PE_0_0.SW0.out3
edge CGRA0.PE_0_0.SW0.in2 CGRA0.PE_0_0.SW0.out4
edge CGRA0.PE_0_0.SW0.in2 CGRA0.PE_0_0.SW0.out5
edge CGRA0.PE_0_0.SW0.in2 CGRA0.PE_0_0.SW0.out6
edge CGRA0.PE_0_0.SW0.in2 CGRA0.PE_0_0.SW0.out7
edge CGRA0.PE_0_0.SW0.in2 CGRA0.PE_0_0.SW0.out8
edge CGRA0.PE_0_0.SW0.in2 CGRA0.PE_0_0.SW0.out0
edge CGRA0.PE_0_0.SW0.in2 CGRA0.PE_0_0.SW0.out1
edge CGRA0.PE_0_0.SW0.in2 CGRA0.PE_0_0.SW0.out2
edge CGRA0.PE_0_0.SW0.in2 CGRA0.PE_0_0.SW0.out3
edge CGRA0.PE_0_0.SW0.in3 CGRA0.PE_0_0.SW0.out0
edge CGRA0.PE_0_0.SW0.in3 CGRA0.PE_0_0.SW0.out1
edge CGRA0.PE_0_0.SW0.in3 CGRA0.PE_0_0.SW0.out2
edge CGRA0.PE_0_0.SW0.in3 CGRA0.PE_0_0.SW0.out3
edge CGRA0.PE_0_0.SW0.in3 CGRA0.PE_0_0.SW0.out4
edge CGRA0.PE_0_0.SW0.in3 CGRA0.PE_0_0.SW0.out5
edge CGRA0.PE_0_0.SW0.in3 CGRA0.PE_0_0.SW0.out6
edge CGRA0.PE_0_0.SW0.in3 CGRA0.PE_0_0.SW0.out7
edge CGRA0.PE_0_0.SW0.in3 CGRA0.PE_0_0.SW0.out8
edge CGRA0.PE_0_0.SW0.in3 CGRA0.PE_0_0.SW0.out0
edge CGRA0.PE_0_0.SW0.in3 CGRA0.PE_0_0.SW0.out1
edge CGRA0.PE_0_0.SW0.in3 CGRA0.PE_0_0.SW0.out2
edge CGRA0.PE_0_0.SW0.in3 CGRA0.PE_0_0.SW0.out3
edge CGRA0.PE_0_0.SW0.in4 CGRA0.PE_0_0.SW0.out0
edge CGRA0.PE_0_0.SW0.in4 CGRA0.PE_0_0.SW0.out1
edge CGRA0.PE_0_0.SW0.in4 CGRA0.PE_0_0.SW0.out2
edge CGRA0.PE_0_0.SW0.in4 CGRA0.PE_0_0.SW0.out3
edge CGRA0.PE_0_0.SW0.in4 CGRA0.PE_0_0.SW0.out4
edge CGRA0.PE_0_0.SW0.in4 CGRA0.PE_0_0.SW0.out5
edge CGRA0.PE_0_0.SW0.in4 CGRA0.PE_0_0.SW0.out6
edge CGRA0.PE_0_0.SW0.in4 CGRA0.PE_0_0.SW0.out7
edge CGRA0.PE_0_0.SW0.in4 CGRA0.PE_0_0.SW0.out8
edge CGRA0.PE_0_0.SW0.in5 CGRA0.PE_0_0.SW0.out0
edge CGRA0.PE_0_0.SW0.in5 CGRA0.PE_0_0.SW0.out1
edge CGRA0.PE_0_0.SW0.in5 CGRA0.PE_0_0.SW0.out2
edge CGRA0.PE_0_0.SW0.in5 CGRA0.PE_0_0.SW0.out3
edge CGRA0.PE_0_0.SW0.in5 CGRA0.PE_0_0.SW0.out4
edge CGRA0.PE_0_0.SW0.in5 CGRA0.PE_0_0.SW0.out5
edge CGRA0.PE_0_0.SW0.in5 CGRA0.PE_0_0.SW0.out6
edge CGRA0.PE_0_0.SW0.in5 CGRA0.PE_0_0.SW0.out7
edge CGRA0.PE_0_0.SW0.in5 CGRA0.PE_0_0.SW0.out8
edge CGRA0.PE_0_0.SW0.in6 CGRA0.PE_0_0.SW0.out0
edge CGRA0.PE_0_0.SW0.in6 CGRA0.PE_0_0.SW0.out1
edge CGRA0.PE_0_0.SW0.in6 CGRA0.PE_0_0.SW0.out2
edge CGRA0.PE_0_0.SW0.in6 CGRA0.PE_0_0.SW0.out3
edge CGRA0.PE_0_0.SW0.in6 CGRA0.PE_0_0.SW0.out4
edge CGRA0.PE_0_0.SW0.in6 CGRA0.PE_0_0.SW0.out5
edge CGRA0.PE_0_0.SW0.in6 CGRA0.PE_0_0.SW0.out6
edge CGRA0.PE_0_0.SW0.in6 CGRA0.PE_0_0.SW0.out7
edge CGRA0.PE_0_0.SW0.in6 CGRA0.PE_0_0.SW0.out8
edge CGRA0.PE_0_0.SW0.out0 CGRA0.PE_0_0.out0
edge CGRA0.PE_0_0.SW0.out1 CGRA0.PE_0_0.out1
edge CGRA0.PE_0_0.SW0.out2 CGRA0.PE_0_0.out2
edge CGRA0.PE_0_0.SW0.out3 CGRA0.PE_0_0.out3
edge CGRA0.PE_0_0.SW0.out4 CGRA0.PE_0_0.FULLCONN_ALU0.in0
edge CGRA0.PE_0_0.SW0.out5 CGRA0.PE_0_0.FULLCONN_ALU0.in1
edge CGRA0.PE_0_0.SW0.out5 CGRA0.PE_0_0.REG0.in0
edge CGRA0.PE_0_0.SW0.out6 CGRA0.PE_0_0.FULLCONN_ALU0.in2
edge CGRA0.PE_0_0.SW0.out6 CGRA0.PE_0_0.REG0.in1
edge CGRA0.PE_0_0.SW0.out7 CGRA0.PE_0_0.REG0.in0
edge CGRA0.PE_0_0.SW0.out8 CGRA0.PE_0_0.REG0.in1
edge CGRA0.PE_0_0.FULLCONN_ALU0.in0 CGRA0.PE_0_0.FULLCONN_ALU0.out0
edge CGRA0.PE_0_0.FULLCONN_ALU0.in0 CGRA0.PE_0_0.FULLCONN_ALU0.out1
edge CGRA0.PE_0_0.FULLCONN_ALU0.in0 CGRA0.PE_0_0.FULLCONN_ALU0.out2
edge CGRA0.PE_0_0.FULLCONN_ALU0.in1 CGRA0.PE_0_0.FULLCONN_ALU0.out0
edge CGRA0.PE_0_0.FULLCONN_ALU0.in1 CGRA0.PE_0_0.FULLCONN_ALU0.out1
edge CGRA0.PE_0_0.FULLCONN_ALU0.in1 CGRA0.PE_0_0.FULLCONN_ALU0.out2
edge CGRA0.PE_0_0.FULLCONN_ALU0.in2 CGRA0.PE_0_0.FULLCONN_ALU0.out0
edge CGRA0.PE_0_0.FULLCONN_ALU0.in2 CGRA0.PE_0_0.FULLCONN_ALU0.out1
edge CGRA0.PE_0_0.FULLCONN_ALU0.in2 CGRA0.PE_0_0.FULLCONN_ALU0.out2
edge CGRA0.PE_0_0.FULLCONN_ALU0.in3 CGRA0.PE_0_0.FULLCONN_ALU0.out0
edge CGRA0.PE_0_0.FULLCONN_ALU0.in3 CGRA0.PE_0_0.FULLCONN_ALU0.out1
edge CGRA0.PE_0_0.FULLCONN_ALU0.in3 CGRA0.PE_0_0.FULLCONN_ALU0.out2
edge CGRA0.PE_0_0.FULLCONN_ALU0.out0 CGRA0.PE_0_0.ALU0.in0
edge CGRA0.PE_0_0.FULLCONN_ALU0.out1 CGRA0.PE_0_0.ALU0.in1
edge CGRA0.PE_0_0.FULLCONN_ALU0.out2 CGRA0.PE_0_0.ALU0.in2
edge CGRA0.PE_0_1.in0 CGRA0.PE_0_1.SW0.in0
edge CGRA0.PE_0_1.in1 CGRA0.PE_0_1.SW0.in1
edge CGRA0.PE_0_1.in2 CGRA0.PE_0_1.SW0.in2
edge CGRA0.PE_0_1.in3 CGRA0.PE_0_1.SW0.in3
edge CGRA0.PE_0_1.out0 CGRA0.io1.in0
edge CGRA0.PE_0_1.out0 CGRA0.mem_0.in0
edge CGRA0.PE_0_1.out0 CGRA0.mem_10.in0
edge CGRA0.PE_0_1.out1 CGRA0.PE_0_2.in1
edge CGRA0.PE_0_1.out1 CGRA0.io1.in1
edge CGRA0.PE_0_1.out1 CGRA0.mem_0.in1
edge CGRA0.PE_0_1.out1 CGRA0.mem_10.in1
edge CGRA0.PE_0_1.out2 CGRA0.PE_1_1.in2
edge CGRA0.PE_0_1.out2 CGRA0.io1.in2
edge CGRA0.PE_0_1.out2 CGRA0.mem_0.in2
edge CGRA0.PE_0_1.out2 CGRA0.mem_10.in2
edge CGRA0.PE_0_1.out3 CGRA0.PE_0_0.in3
edge CGRA0.PE_0_1.out3 CGRA0.io1.in3
edge CGRA0.PE_0_1.out3 CGRA0.mem_0.in3
edge CGRA0.PE_0_1.out3 CGRA0.mem_10.in3
edge CGRA0.PE_0_1.ALU0 CGRA0.PE_0_1.ALU0.out0
edge CGRA0.PE_0_1.ALU0.in0 CGRA0.PE_0_1.ALU0
edge CGRA0.PE_0_1.ALU0.in1 CGRA0.PE_0_1.ALU0
edge CGRA0.PE_0_1.ALU0.in2 CGRA0.PE_0_1.ALU0
edge CGRA0.PE_0_1.ALU0.out0 CGRA0.PE_0_1.SW0.in4
edge CGRA0.PE_0_1.CONST0 CGRA0.PE_0_1.CONST0.out0
edge CGRA0.PE_0_1.CONST0.in0 CGRA0.PE_0_1.CONST0
edge CGRA0.PE_0_1.CONST0.out0 CGRA0.PE_0_1.SW0.in5
edge CGRA0.PE_0_1.CONST0.out0 CGRA0.PE_0_1.FULLCONN_ALU0.in3
edge CGRA0.PE_0_1.REG0 CGRA0.PE_0_1.REG0.out0
edge CGRA0.PE_0_1.REG0.in0 CGRA0.PE_0_1.REG0
edge CGRA0.PE_0_1.REG0.in1 CGRA0.PE_0_1.REG0
edge CGRA0.PE_0_1.REG0.out0 CGRA0.PE_0_1.SW0.in5
edge CGRA0.PE_0_1.REG0.out0 CGRA0.PE_0_1.SW0.in6
edge CGRA0.PE_0_1.SW0.in0 CGRA0.PE_0_1.SW0.out0
edge CGRA0.PE_0_1.SW0.in0 CGRA0.PE_0_1.SW0.out1
edge CGRA0.PE_0_1.SW0.in0 CGRA0.PE_0_1.SW0.out2
edge CGRA0.PE_0_1.SW0.in0 CGRA0.PE_0_1.SW0.out3
edge CGRA0.PE_0_1.SW0.in0 CGRA0.PE_0_1.SW0.out4
edge CGRA0.PE_0_1.SW0.in0 CGRA0.PE_0_1.SW0.out5
edge CGRA0.PE_0_1.SW0.in0 CGRA0.PE_0_1.SW0.out6
edge CGRA0.PE_0_1.SW0.in0 CGRA0.PE_0_1.SW0.out7
edge CGRA0.PE_0_1.SW0.in0 CGRA0.PE_0_1.SW0.out8
edge CGRA0.PE_0_1.SW0.in0 CGRA0.PE_0_1.SW0.out0
edge CGRA0.PE_0_1.SW0.in0 CGRA0.PE_0_1.SW0.out1
edge CGRA0.PE_0_1.SW0.in0 CGRA0.PE_0_1.SW0.out2
edge CGRA0.PE_0_1.SW0.in0 CGRA0.PE_0_1.SW0.out3
edge CGRA0.PE_0_1.SW0.in1 CGRA0.PE_0_1.SW0.out0
edge CGRA0.PE_0_1.SW0.in1 CGRA0.PE_0_1.SW0.out1
edge CGRA0.PE_0_1.SW0.in1 CGRA0.PE_0_1.SW0.out2
edge CGRA0.PE_0_1.SW0.in1 CGRA0.PE_0_1.SW0.out3
edge CGRA0.PE_0_1.SW0.in1 CGRA0.PE_0_1.SW0.out4
edge CGRA0.PE_0_1.SW0.in1 CGRA0.PE_0_1.SW0.out5
edge CGRA0.PE_0_1.SW0.in1 CGRA0.PE_0_1.SW0.out6
edge CGRA0.PE_0_1.SW0.in1 CGRA0.PE_0_1.SW0.out7
edge CGRA0.PE_0_1.SW0.in1 CGRA0.PE_0_1.SW0.out8
edge CGRA0.PE_0_1.SW0.in1 CGRA0.PE_0_1.SW0.out0
edge CGRA0.PE_0_1.SW0.in1 CGRA0.PE_0_1.SW0.out1
edge CGRA0.PE_0_1.SW0.in1 CGRA0.PE_0_1.SW0.out2
edge CGRA0.PE_0_1.SW0.in1 CGRA0.PE_0_1.SW0.out3
edge CGRA0.PE_0_1.SW0.in2 CGRA0.PE_0_1.SW0.out0
edge CGRA0.PE_0_1.SW0.in2 CGRA0.PE_0_1.SW0.out1
edge CGRA0.PE_0_1.SW0.in2 CGRA0.PE_0_1.SW0.out2
edge CGRA0.PE_0_1.SW0.in2 CGRA0.PE_0_1.SW0.out3
edge CGRA0.PE_0_1.SW0.in2 CGRA0.PE_0_1.SW0.out4
edge CGRA0.PE_0_1.SW0.in2 CGRA0.PE_0_1.SW0.out5
edge CGRA0.PE_0_1.SW0.in2 CGRA0.PE_0_1.SW0.out6
edge CGRA0.PE_0_1.SW0.in2 CGRA0.PE_0_1.SW0.out7
edge CGRA0.PE_0_1.SW0.in2 CGRA0.PE_0_1.SW0.out8
edge CGRA0.PE_0_1.SW0.in2 CGRA0.PE_0_1.SW0.out0
edge CGRA0.PE_0_1.SW0.in2 CGRA0.PE_0_1.SW0.out1
edge CGRA0.PE_0_1.SW0.in2 CGRA0.PE_0_1.SW0.out2
edge CGRA0.PE_0_1.SW0.in2 CGRA0.PE_0_1.SW0.out3
edge CGRA0.PE_0_1.SW0.in3 CGRA0.PE_0_1.SW0.out0
edge CGRA0.PE_0_1.SW0.in3 CGRA0.PE_0_1.SW0.out1
edge CGRA0.PE_0_1.SW0.in3 CGRA0.PE_0_1.SW0.out2
edge CGRA0.PE_0_1.SW0.in3 CGRA0.PE_0_1.SW0.out3
edge CGRA0.PE_0_1.SW0.in3 CGRA0.PE_0_1.SW0.out4
edge CGRA0.PE_0_1.SW0.in3 CGRA0.PE_0_1.SW0.out5
edge CGRA0.PE_0_1.SW0.in3 CGRA0.PE_0_1.SW0.out6
edge CGRA0.PE_0_1.SW0.in3 CGRA0.PE_0_1.SW0.out7
edge CGRA0.PE_0_1.SW0.in3 CGRA0.PE_0_1.SW0.out8
edge CGRA0.PE_0_1.SW0.in3 CGRA0.PE_0_1.SW0.out0
edge CGRA0.PE_0_1.SW0.in3 CGRA0.PE_0_1.SW0.out1
edge CGRA0.PE_0_1.SW0.in3 CGRA0.PE_0_1.SW0.out2
edge CGRA0.PE_0_1.SW0.in3 CGRA0.PE_0_1.SW0.out3
edge CGRA0.PE_0_1.SW0.in4 CGRA0.PE_0_1.SW0.out0
edge CGRA0.PE_0_1.SW0.in4 CGRA0.PE_0_1.SW0.out1
edge CGRA0.PE_0_1.SW0.in4 CGRA0.PE_0_1.SW0.out2
edge CGRA0.PE_0_1.SW0.in4 CGRA0.PE_0_1.SW0.out3
edge CGRA0.PE_0_1.SW0.in4 CGRA0.PE_0_1.SW0.out4
edge CGRA0.PE_0_1.SW0.in4 CGRA0.PE_0_1.SW0.out5
edge CGRA0.PE_0_1.SW0.in4 CGRA0.PE_0_1.SW0.out6
edge CGRA0.PE_0_1.SW0.in4 CGRA0.PE_0_1.SW0.out7
edge CGRA0.PE_0_1.SW0.in4 CGRA0.PE_0_1.SW0.out8
edge CGRA0.PE_0_1.SW0.in5 CGRA0.PE_0_1.SW0.out0
edge CGRA0.PE_0_1.SW0.in5 CGRA0.PE_0_1.SW0.out1
edge CGRA0.PE_0_1.SW0.in5 CGRA0.PE_0_1.SW0.out2
edge CGRA0.PE_0_1.SW0.in5 CGRA0.PE_0_1.SW0.out3
edge CGRA0.PE_0_1.SW0.in5 CGRA0.PE_0_1.SW0.out4
edge CGRA0.PE_0_1.SW0.in5 CGRA0.PE_0_1.SW0.out5
edge CGRA0.PE_0_1.SW0.in5 CGRA0.PE_0_1.SW0.out6
edge CGRA0.PE_0_1.SW0.in5 CGRA0.PE_0_1.SW0.out7
edge CGRA0.PE_0_1.SW0.in5 CGRA0.PE_0_1.SW0.out8
edge CGRA0.PE_0_1.SW0.in6 CGRA0.PE_0_1.SW0.out0
edge CGRA0.PE_0_1.SW0.in6 CGRA0.PE_0_1.SW0.out1
edge CGRA0.PE_0_1.SW0.in6 CGRA0.PE_0_1.SW0.out2
edge CGRA0.PE_0_1.SW0.in6 CGRA0.PE_0_1.SW0.out3
edge CGRA0.PE_0_1.SW0.in6 CGRA0.PE_0_1.SW0.out4
edge CGRA0.PE_0_1.SW0.in6 CGRA0.PE_0_1.SW0.out5
edge CGRA0.PE_0_1.SW0.in6 CGRA0.PE_0_1.SW0.out6
edge CGRA0.PE_0_1.SW0.in6 CGRA0.PE_0_1.SW0.out7
edge CGRA0.PE_0_1.SW0.in6 CGRA0.PE_0_1.SW0.out8
edge CGRA0.PE_0_1.SW0.out0 CGRA0.PE_0_1.out0
edge CGRA0.PE_0_1.SW0.out1 CGRA0.PE_0_1.out1
edge CGRA0.PE_0_1.SW0.out2 CGRA0.PE_0_1.out2
edge CGRA0.PE_0_1.SW0.out3 CGRA0.PE_0_1.out3
edge CGRA0.PE_0_1.SW0.out4 CGRA0.PE_0_1.FULLCONN_ALU0.in0
edge CGRA0.PE_0_1.SW0.out5 CGRA0.PE_0_1.FULLCONN_ALU0.in1
edge CGRA0.PE_0_1.SW0.out5 CGRA0.PE_0_1.REG0.in0
edge CGRA0.PE_0_1.SW0.out6 CGRA0.PE_0_1.FULLCONN_ALU0.in2
edge CGRA0.PE_0_1.SW0.out6 CGRA0.PE_0_1.REG0.in1
edge CGRA0.PE_0_1.SW0.out7 CGRA0.PE_0_1.REG0.in0
edge CGRA0.PE_0_1.SW0.out8 CGRA0.PE_0_1.REG0.in1
edge CGRA0.PE_0_1.FULLCONN_ALU0.in0 CGRA0.PE_0_1.FULLCONN_ALU0.out0
edge CGRA0.PE_0_1.FULLCONN_ALU0.in0 CGRA0.PE_0_1.FULLCONN_ALU0.out1
edge CGRA0.PE_0_1.FULLCONN_ALU0.in0 CGRA0.PE_0_1.FULLCONN_ALU0.out2
edge CGRA0.PE_0_1.FULLCONN_ALU0.in1 CGRA0.PE_0_1.FULLCONN_ALU0.out0
edge CGRA0.PE_0_1.FULLCONN_ALU0.in1 CGRA0.PE_0_1.FULLCONN_ALU0.out1
edge CGRA0.PE_0_1.FULLCONN_ALU0.in1 CGRA0.PE_0_1.FULLCONN_ALU0.out2
edge CGRA0.PE_0_1.FULLCONN_ALU0.in2 CGRA0.PE_0_1.FULLCONN_ALU0.out0
edge CGRA0.PE_0_1.FULLCONN_ALU0.in2 CGRA0.PE_0_1.FULLCONN_ALU0.out1
edge CGRA0.PE_0_1.FULLCONN_ALU0.in2 CGRA0.PE_0_1.FULLCONN_ALU0.out2
edge CGRA0.PE_0_1.FULLCONN_ALU0.in3 CGRA0.PE_0_1.FULLCONN_ALU0.out0
edge CGRA0.PE_0_1.FULLCONN_ALU0.in3 CGRA0.PE_0_1.FULLCONN_ALU0.out1
edge CGRA0.PE_0_1.FULLCONN_ALU0.in3 CGRA0.PE_0_1.FULLCONN_ALU0.out2
edge CGRA0.PE_0_1.FULLCONN_ALU0.out0 CGRA0.PE_0_1.ALU0.in0
edge CGRA0.PE_0_1.FULLCONN_ALU0.out1 CGRA0.PE_0_1.ALU0.in1
edge CGRA0.PE_0_1.FULLCONN_ALU0.out2 CGRA0.PE_0_1.ALU0.in2
edge CGRA0.PE_0_2.in0 CGRA0.PE_0_2.SW0.in0
edge CGRA0.PE_0_2.in1 CGRA0.PE_0_2.SW0.in1
edge CGRA0.PE_0_2.in2 CGRA0.PE_0_2.SW0.in2
edge CGRA0.PE_0_2.in3 CGRA0.PE_0_2.SW0.in3
edge CGRA0.PE_0_2.out0 CGRA0.io2.in0
edge CGRA0.PE_0_2.out0 CGRA0.mem_0.in0
edge CGRA0.PE_0_2.out0 CGRA0.mem_10.in0
edge CGRA0.PE_0_2.out1 CGRA0.PE_0_3.in1
edge CGRA0.PE_0_2.out1 CGRA0.io2.in1
edge CGRA0.PE_0_2.out1 CGRA0.mem_0.in1
edge CGRA0.PE_0_2.out1 CGRA0.mem_10.in1
edge CGRA0.PE_0_2.out2 CGRA0.PE_1_2.in2
edge CGRA0.PE_0_2.out2 CGRA0.io2.in2
edge CGRA0.PE_0_2.out2 CGRA0.mem_0.in2
edge CGRA0.PE_0_2.out2 CGRA0.mem_10.in2
edge CGRA0.PE_0_2.out3 CGRA0.PE_0_1.in3
edge CGRA0.PE_0_2.out3 CGRA0.io2.in3
edge CGRA0.PE_0_2.out3 CGRA0.mem_0.in3
edge CGRA0.PE_0_2.out3 CGRA0.mem_10.in3
edge CGRA0.PE_0_2.ALU0 CGRA0.PE_0_2.ALU0.out0
edge CGRA0.PE_0_2.ALU0.in0 CGRA0.PE_0_2.ALU0
edge CGRA0.PE_0_2.ALU0.in1 CGRA0.PE_0_2.ALU0
edge CGRA0.PE_0_2.ALU0.in2 CGRA0.PE_0_2.ALU0
edge CGRA0.PE_0_2.ALU0.out0 CGRA0.PE_0_2.SW0.in4
edge CGRA0.PE_0_2.CONST0 CGRA0.PE_0_2.CONST0.out0
edge CGRA0.PE_0_2.CONST0.in0 CGRA0.PE_0_2.CONST0
edge CGRA0.PE_0_2.CONST0.out0 CGRA0.PE_0_2.SW0.in5
edge CGRA0.PE_0_2.CONST0.out0 CGRA0.PE_0_2.FULLCONN_ALU0.in3
edge CGRA0.PE_0_2.REG0 CGRA0.PE_0_2.REG0.out0
edge CGRA0.PE_0_2.REG0.in0 CGRA0.PE_0_2.REG0
edge CGRA0.PE_0_2.REG0.in1 CGRA0.PE_0_2.REG0
edge CGRA0.PE_0_2.REG0.out0 CGRA0.PE_0_2.SW0.in5
edge CGRA0.PE_0_2.REG0.out0 CGRA0.PE_0_2.SW0.in6
edge CGRA0.PE_0_2.SW0.in0 CGRA0.PE_0_2.SW0.out0
edge CGRA0.PE_0_2.SW0.in0 CGRA0.PE_0_2.SW0.out1
edge CGRA0.PE_0_2.SW0.in0 CGRA0.PE_0_2.SW0.out2
edge CGRA0.PE_0_2.SW0.in0 CGRA0.PE_0_2.SW0.out3
edge CGRA0.PE_0_2.SW0.in0 CGRA0.PE_0_2.SW0.out4
edge CGRA0.PE_0_2.SW0.in0 CGRA0.PE_0_2.SW0.out5
edge CGRA0.PE_0_2.SW0.in0 CGRA0.PE_0_2.SW0.out6
edge CGRA0.PE_0_2.SW0.in0 CGRA0.PE_0_2.SW0.out7
edge CGRA0.PE_0_2.SW0.in0 CGRA0.PE_0_2.SW0.out8
edge CGRA0.PE_0_2.SW0.in0 CGRA0.PE_0_2.SW0.out0
edge CGRA0.PE_0_2.SW0.in0 CGRA0.PE_0_2.SW0.out1
edge CGRA0.PE_0_2.SW0.in0 CGRA0.PE_0_2.SW0.out2
edge CGRA0.PE_0_2.SW0.in0 CGRA0.PE_0_2.SW0.out3
edge CGRA0.PE_0_2.SW0.in1 CGRA0.PE_0_2.SW0.out0
edge CGRA0.PE_0_2.SW0.in1 CGRA0.PE_0_2.SW0.out1
edge CGRA0.PE_0_2.SW0.in1 CGRA0.PE_0_2.SW0.out2
edge CGRA0.PE_0_2.SW0.in1 CGRA0.PE_0_2.SW0.out3
edge CGRA0.PE_0_2.SW0.in1 CGRA0.PE_0_2.SW0.out4
edge CGRA0.PE_0_2.SW0.in1 CGRA0.PE_0_2.SW0.out5
edge CGRA0.PE_0_2.SW0.in1 CGRA0.PE_0_2.SW0.out6
edge CGRA0.PE_0_2.SW0.in1 CGRA0.PE_0_2.SW0.out7
edge CGRA0.PE_0_2.SW0.in1 CGRA0.PE_0_2.SW0.out8
edge CGRA0.PE_0_2.SW0.in1 CGRA0.PE_0_2.SW0.out0
edge CGRA0.PE_0_2.SW0.in1 CGRA0.PE_0_2.SW0.out1
edge CGRA0.PE_0_2.SW0.in1 CGRA0.PE_0_2.SW0.out2
edge CGRA0.PE_0_2.SW0.in1 CGRA0.PE_0_2.SW0.out3
edge CGRA0.PE_0_2.SW0.in2 CGRA0.PE_0_2.SW0.out0
edge CGRA0.PE_0_2.SW0.in2 CGRA0.PE_0_2.SW0.out1
edge CGRA0.PE_0_2.SW0.in2 CGRA0.PE_0_2.SW0.out2
edge CGRA0.PE_0_2.SW0.in2 CGRA0.PE_0_2.SW0.out3
edge CGRA0.PE_0_2.SW0.in2 CGRA0.PE_0_2.SW0.out4
edge CGRA0.PE_0_2.SW0.in2 CGRA0.PE_0_2.SW0.out5
edge CGRA0.PE_0_2.SW0.in2 CGRA0.PE_0_2.SW0.out6
edge CGRA0.PE_0_2.SW0.in2 CGRA0.PE_0_2.SW0.out7
edge CGRA0.PE_0_2.SW0.in2 CGRA0.PE_0_2.SW0.out8
edge CGRA0.PE_0_2.SW0.in2 CGRA0.PE_0_2.SW0.out0
edge CGRA0.PE_0_2.SW0.in2 CGRA0.PE_0_2.SW0.out1
edge CGRA0.PE_0_2.SW0.in2 CGRA0.PE_0_2.SW0.out2
edge CGRA0.PE_0_2.SW0.in2 CGRA0.PE_0_2.SW0.out3
edge CGRA0.PE_0_2.SW0.in3 CGRA0.PE_0_2.SW0.out0
edge CGRA0.PE_0_2.SW0.in3 CGRA0.PE_0_2.SW0.out1
edge CGRA0.PE_0_2.SW0.in3 CGRA0.PE_0_2.SW0.out2
edge CGRA0.PE_0_2.SW0.in3 CGRA0.PE_0_2.SW0.out3
edge CGRA0.PE_0_2.SW0.in3 CGRA0.PE_0_2.SW0.out4
edge CGRA0.PE_0_2.SW0.in3 CGRA0.PE_0_2.SW0.out5
edge CGRA0.PE_0_2.SW0.in3 CGRA0.PE_0_2.SW0.out6
edge CGRA0.PE_0_2.SW0.in3 CGRA0.PE_0_2.SW0.out7
edge CGRA0.PE_0_2.SW0.in3 CGRA0.PE_0_2.SW0.out8
edge CGRA0.PE_0_2.SW0.in3 CGRA0.PE_0_2.SW0.out0
edge CGRA0.PE_0_2.SW0.in3 CGRA0.PE_0_2.SW0.out1
edge CGRA0.PE_0_2.SW0.in3 CGRA0.PE_0_2.SW0.out2
edge CGRA0.PE_0_2.SW0.in3 CGRA0.PE_0_2.SW0.out3
edge CGRA0.PE_0_2.SW0.in4 CGRA0.PE_0_2.SW0.out0
edge CGRA0.PE_0_2.SW0.in4 CGRA0.PE_0_2.SW0.out1
edge CGRA0.PE_0_2.SW0.in4 CGRA0.PE_0_2.SW0.out2
edge CGRA0.PE_0_2.SW0.in4 CGRA0.PE_0_2.SW0.out3
edge CGRA0.PE_0_2.SW0.in4 CGRA0.PE_0_2.SW0.out4
edge CGRA0.PE_0_2.SW0.in4 CGRA0.PE_0_2.SW0.out5
edge CGRA0.PE_0_2.SW0.in4 CGRA0.PE_0_2.SW0.out6
edge CGRA0.PE_0_2.SW0.in4 CGRA0.PE_0_2.SW0.out7
edge CGRA0.PE_0_2.SW0.in4 CGRA0.PE_0_2.SW0.out8
edge CGRA0.PE_0_2.SW0.in5 CGRA0.PE_0_2.SW0.out0
edge CGRA0.PE_0_2.SW0.in5 CGRA0.PE_0_2.SW0.out1
edge CGRA0.PE_0_2.SW0.in5 CGRA0.PE_0_2.SW0.out2
edge CGRA0.PE_0_2.SW0.in5 CGRA0.PE_0_2.SW0.out3
edge CGRA0.PE_0_2.SW0.in5 CGRA0.PE_0_2.SW0.out4
edge CGRA0.PE_0_2.SW0.in5 CGRA0.PE_0_2.SW0.out5
edge CGRA0.PE_0_2.SW0.in5 CGRA0.PE_0_2.SW0.out6
edge CGRA0.PE_0_2.SW0.in5 CGRA0.PE_0_2.SW0.out7
edge CGRA0.PE_0_2.SW0.in5 CGRA0.PE_0_2.SW0.out8
edge CGRA0.PE_0_2.SW0.in6 CGRA0.PE_0_2.SW0.out0
edge CGRA0.PE_0_2.SW0.in6 CGRA0.PE_0_2.SW0.out1
edge CGRA0.PE_0_2.SW0.in6 CGRA0.PE_0_2.SW0.out2
edge CGRA0.PE_0_2.SW0.in6 CGRA0.PE_0_2.SW0.out3
edge CGRA0.PE_0_2.SW0.in6 CGRA0.PE_0_2.SW0.out4
edge CGRA0.PE_0_2.SW0.in6 CGRA0.PE_0_2.SW0.out5
edge CGRA0.PE_0_2.SW0.in6 CGRA0.PE_0_2.SW0.out6
edge CGRA0.PE_0_2.SW0.in6 CGRA0.PE_0_2.SW0.out7
edge CGRA0.PE_0_2.SW0.in6 CGRA0.PE_0_2.SW0.out8
edge CGRA0.PE_0_2.SW0.out0 CGRA0.PE_0_2.out0
edge CGRA0.PE_0_2.SW0.out1 CGRA0.PE_0_2.out1
edge CGRA0.PE_0_2.SW0.out2 CGRA0.PE_0_2.out2
edge CGRA0.PE_0_2.SW0.out3 CGRA0.PE_0_2.out3
edge CGRA0.PE_0_2.SW0.out4 CGRA0.PE_0_2.FULLCONN_ALU0.in0
edge CGRA0.PE_0_2.SW0.out5 CGRA0.PE_0_2.FULLCONN_ALU0.in1
edge CGRA0.PE_0_2.SW0.out5 CGRA0.PE_0_2.REG0.in0
edge CGRA0.PE_0_2.SW0.out6 CGRA0.PE_0_2.FULLCONN_ALU0.in2
edge CGRA0.PE_0_2.SW0.out6 CGRA0.PE_0_2.REG0.in1
edge CGRA0.PE_0_2.SW0.out7 CGRA0.PE_0_2.REG0.in0
edge CGRA0.PE_0_2.SW0.out8 CGRA0.PE_0_2.REG0.in1
edge CGRA0.PE_0_2.FULLCONN_ALU0.in0 CGRA0.PE_0_2.FULLCONN_ALU0.out0
edge CGRA0.PE_0_2.FULLCONN_ALU0.in0 CGRA0.PE_0_2.FULLCONN_ALU0.out1
edge CGRA0.PE_0_2.FULLCONN_ALU0.in0 CGRA0.PE_0_2.FULLCONN_ALU0.out2
edge CGRA0.PE_0_2.FULLCONN_ALU0.in1 CGRA0.PE_0_2.FULLCONN_ALU0.out0
edge CGRA0.PE_0_2.FULLCONN_ALU0.in1 CGRA0.PE_0_2.FULLCONN_ALU0.out1
edge CGRA0.PE_0_2.FULLCONN_ALU0.in1 CGRA0.PE_0_2.FULLCONN_ALU0.out2
edge CGRA0.PE_0_2.FULLCONN_ALU0.in2 CGRA0.PE_0_2.FULLCONN_ALU0.out0
edge CGRA0.PE_0_2.FULLCONN_ALU0.in2 CGRA0.PE_0_2.FULLCONN_ALU0.out1
edge CGRA0.PE_0_2.FULLCONN_ALU0.in2 CGRA0.PE_0_2.FULLCONN_ALU0.out2
edge CGRA0.PE_0_2.FULLCONN_ALU0.in3 CGRA0.PE_0_2.FULLCONN_ALU0.out0
edge CGRA0.PE_0_2.FULLCONN_ALU0.in3 CGRA0.PE_0_2.FULLCONN_ALU0.out1
edge CGRA0.PE_0_2.FULLCONN_ALU0.in3 CGRA0.PE_0_2.FULLCONN_ALU0.out2
edge CGRA0.PE_0_2.FULLCONN_ALU0.out0 CGRA0.PE_0_2.ALU0.in0
edge CGRA0.PE_0_2.FULLCONN_ALU0.out1 CGRA0.PE_0_2.ALU0.in1
edge CGRA0.PE_0_2.FULLCONN_ALU0.out2 CGRA0.PE_0_2.ALU0.in2
edge CGRA0.PE_0_3.in0 CGRA0.PE_0_3.SW0.in0
edge CGRA0.PE_0_3.in1 CGRA0.PE_0_3.SW0.in1
edge CGRA0.PE_0_3.in2 CGRA0.PE_0_3.SW0.in2
edge CGRA0.PE_0_3.in3 CGRA0.PE_0_3.SW0.in3
edge CGRA0.PE_0_3.out0 CGRA0.io3.in0
edge CGRA0.PE_0_3.out0 CGRA0.mem_0.in0
edge CGRA0.PE_0_3.out0 CGRA0.mem_10.in0
edge CGRA0.PE_0_3.out1 CGRA0.PE_0_4.in1
edge CGRA0.PE_0_3.out1 CGRA0.io3.in1
edge CGRA0.PE_0_3.out1 CGRA0.mem_0.in1
edge CGRA0.PE_0_3.out1 CGRA0.mem_10.in1
edge CGRA0.PE_0_3.out2 CGRA0.PE_1_3.in2
edge CGRA0.PE_0_3.out2 CGRA0.io3.in2
edge CGRA0.PE_0_3.out2 CGRA0.mem_0.in2
edge CGRA0.PE_0_3.out2 CGRA0.mem_10.in2
edge CGRA0.PE_0_3.out3 CGRA0.PE_0_2.in3
edge CGRA0.PE_0_3.out3 CGRA0.io3.in3
edge CGRA0.PE_0_3.out3 CGRA0.mem_0.in3
edge CGRA0.PE_0_3.out3 CGRA0.mem_10.in3
edge CGRA0.PE_0_3.ALU0 CGRA0.PE_0_3.ALU0.out0
edge CGRA0.PE_0_3.ALU0.in0 CGRA0.PE_0_3.ALU0
edge CGRA0.PE_0_3.ALU0.in1 CGRA0.PE_0_3.ALU0
edge CGRA0.PE_0_3.ALU0.in2 CGRA0.PE_0_3.ALU0
edge CGRA0.PE_0_3.ALU0.out0 CGRA0.PE_0_3.SW0.in4
edge CGRA0.PE_0_3.CONST0 CGRA0.PE_0_3.CONST0.out0
edge CGRA0.PE_0_3.CONST0.in0 CGRA0.PE_0_3.CONST0
edge CGRA0.PE_0_3.CONST0.out0 CGRA0.PE_0_3.SW0.in5
edge CGRA0.PE_0_3.CONST0.out0 CGRA0.PE_0_3.FULLCONN_ALU0.in3
edge CGRA0.PE_0_3.REG0 CGRA0.PE_0_3.REG0.out0
edge CGRA0.PE_0_3.REG0.in0 CGRA0.PE_0_3.REG0
edge CGRA0.PE_0_3.REG0.in1 CGRA0.PE_0_3.REG0
edge CGRA0.PE_0_3.REG0.out0 CGRA0.PE_0_3.SW0.in5
edge CGRA0.PE_0_3.REG0.out0 CGRA0.PE_0_3.SW0.in6
edge CGRA0.PE_0_3.SW0.in0 CGRA0.PE_0_3.SW0.out0
edge CGRA0.PE_0_3.SW0.in0 CGRA0.PE_0_3.SW0.out1
edge CGRA0.PE_0_3.SW0.in0 CGRA0.PE_0_3.SW0.out2
edge CGRA0.PE_0_3.SW0.in0 CGRA0.PE_0_3.SW0.out3
edge CGRA0.PE_0_3.SW0.in0 CGRA0.PE_0_3.SW0.out4
edge CGRA0.PE_0_3.SW0.in0 CGRA0.PE_0_3.SW0.out5
edge CGRA0.PE_0_3.SW0.in0 CGRA0.PE_0_3.SW0.out6
edge CGRA0.PE_0_3.SW0.in0 CGRA0.PE_0_3.SW0.out7
edge CGRA0.PE_0_3.SW0.in0 CGRA0.PE_0_3.SW0.out8
edge CGRA0.PE_0_3.SW0.in0 CGRA0.PE_0_3.SW0.out0
edge CGRA0.PE_0_3.SW0.in0 CGRA0.PE_0_3.SW0.out1
edge CGRA0.PE_0_3.SW0.in0 CGRA0.PE_0_3.SW0.out2
edge CGRA0.PE_0_3.SW0.in0 CGRA0.PE_0_3.SW0.out3
edge CGRA0.PE_0_3.SW0.in1 CGRA0.PE_0_3.SW0.out0
edge CGRA0.PE_0_3.SW0.in1 CGRA0.PE_0_3.SW0.out1
edge CGRA0.PE_0_3.SW0.in1 CGRA0.PE_0_3.SW0.out2
edge CGRA0.PE_0_3.SW0.in1 CGRA0.PE_0_3.SW0.out3
edge CGRA0.PE_0_3.SW0.in1 CGRA0.PE_0_3.SW0.out4
edge CGRA0.PE_0_3.SW0.in1 CGRA0.PE_0_3.SW0.out5
edge CGRA0.PE_0_3.SW0.in1 CGRA0.PE_0_3.SW0.out6
edge CGRA0.PE_0_3.SW0.in1 CGRA0.PE_0_3.SW0.out7
edge CGRA0.PE_0_3.SW0.in1 CGRA0.PE_0_3.SW0.out8
edge CGRA0.PE_0_3.SW0.in1 CGRA0.PE_0_3.SW0.out0
edge CGRA0.PE_0_3.SW0.in1 CGRA0.PE_0_3.SW0.out1
edge CGRA0.PE_0_3.SW0.in1 CGRA0.PE_0_3.SW0.out2
edge CGRA0.PE_0_3.SW0.in1 CGRA0.PE_0_3.SW0.out3
edge CGRA0.PE_0_3.SW0.in2 CGRA0.PE_0_3.SW0.out0
edge CGRA0.PE_0_3.SW0.in2 CGRA0.PE_0_3.SW0.out1
edge CGRA0.PE_0_3.SW0.in2 CGRA0.PE_0_3.SW0.out2
edge CGRA0.PE_0_3.SW0.in2 CGRA0.PE_0_3.SW0.out3
edge CGRA0.PE_0_3.SW0.in2 CGRA0.PE_0_3.SW0.out4
edge CGRA0.PE_0_3.SW0.in2 CGRA0.PE_0_3.SW0.out5
edge CGRA0.PE_0_3.SW0.in2 CGRA0.PE_0_3.SW0.out6
edge CGRA0.PE_0_3.SW0.in2 CGRA0.PE_0_3.SW0.out7
edge CGRA0.PE_0_3.SW0.in2 CGRA0.PE_0_3.SW0.out8
edge CGRA0.PE_0_3.SW0.in2 CGRA0.PE_0_3.SW0.out0
edge CGRA0.PE_0_3.SW0.in2 CGRA0.PE_0_3.SW0.out1
edge CGRA0.PE_0_3.SW0.in2 CGRA0.PE_0_3.SW0.out2
edge CGRA0.PE_0_3.SW0.in2 CGRA0.PE_0_3.SW0.out3
edge CGRA0.PE_0_3.SW0.in3 CGRA0.PE_0_3.SW0.out0
edge CGRA0.PE_0_3.SW0.in3 CGRA0.PE_0_3.SW0.out1
edge CGRA0.PE_0_3.SW0.in3 CGRA0.PE_0_3.SW0.out2
edge CGRA0.PE_0_3.SW0.in3 CGRA0.PE_0_3.SW0.out3
edge CGRA0.PE_0_3.SW0.in3 CGRA0.PE_0_3.SW0.out4
edge CGRA0.PE_0_3.SW0.in3 CGRA0.PE_0_3.SW0.out5
edge CGRA0.PE_0_3.SW0.in3 CGRA0.PE_0_3.SW0.out6
edge CGRA0.PE_0_3.SW0.in3 CGRA0.PE_0_3.SW0.out7
edge CGRA0.PE_0_3.SW0.in3 CGRA0.PE_0_3.SW0.out8
edge CGRA0.PE_0_3.SW0.in3 CGRA0.PE_0_3.SW0.out0
edge CGRA0.PE_0_3.SW0.in3 CGRA0.PE_0_3.SW0.out1
edge CGRA0.PE_0_3.SW0.in3 CGRA0.PE_0_3.SW0.out2
edge CGRA0.PE_0_3.SW0.in3 CGRA0.PE_0_3.SW0.out3
edge CGRA0.PE_0_3.SW0.in4 CGRA0.PE_0_3.SW0.out0
edge CGRA0.PE_0_3.SW0.in4 CGRA0.PE_0_3.SW0.out1
edge CGRA0.PE_0_3.SW0.in4 CGRA0.PE_0_3.SW0.out2
edge CGRA0.PE_0_3.SW0.in4 CGRA0.PE_0_3.SW0.out3
edge CGRA0.PE_0_3.SW0.in4 CGRA0.PE_0_3.SW0.out4
edge CGRA0.PE_0_3.SW0.in4 CGRA0.PE_0_3.SW0.out5
edge CGRA0.PE_0_3.SW0.in4 CGRA0.PE_0_3.SW0.out6
edge CGRA0.PE_0_3.SW0.in4 CGRA0.PE_0_3.SW0.out7
edge CGRA0.PE_0_3.SW0.in4 CGRA0.PE_0_3.SW0.out8
edge CGRA0.PE_0_3.SW0.in5 CGRA0.PE_0_3.SW0.out0
edge CGRA0.PE_0_3.SW0.in5 CGRA0.PE_0_3.SW0.out1
edge CGRA0.PE_0_3.SW0.in5 CGRA0.PE_0_3.SW0.out2
edge CGRA0.PE_0_3.SW0.in5 CGRA0.PE_0_3.SW0.out3
edge CGRA0.PE_0_3.SW0.in5 CGRA0.PE_0_3.SW0.out4
edge CGRA0.PE_0_3.SW0.in5 CGRA0.PE_0_3.SW0.out5
edge CGRA0.PE_0_3.SW0.in5 CGRA0.PE_0_3.SW0.out6
edge CGRA0.PE_0_3.SW0.in5 CGRA0.PE_0_3.SW0.out7
edge CGRA0.PE_0_3.SW0.in5 CGRA0.PE_0_3.SW0.out8
edge CGRA0.PE_0_3.SW0.in6 CGRA0.PE_0_3.SW0.out0
edge CGRA0.PE_0_3.SW0.in6 CGRA0.PE_0_3.SW0.out1
edge CGRA0.PE_0_3.SW0.in6 CGRA0.PE_0_3.SW0.out2
edge CGRA0.PE_0_3.SW0.in6 CGRA0.PE_0_3.SW0.out3
edge CGRA0.PE_0_3.SW0.in6 CGRA0.PE_0_3.SW0.out4
edge CGRA0.PE_0_3.SW0.in6 CGRA0.PE_0_3.SW0.out5
edge CGRA0.PE_0_3.SW0.in6 CGRA0.PE_0_3.SW0.out6
edge CGRA0.PE_0_3.SW0.in6 CGRA0.PE_0_3.SW0.out7
edge CGRA0.PE_0_3.SW0.in6 CGRA0.PE_0_3.SW0.out8
edge CGRA0.PE_0_3.SW0.out0 CGRA0.PE_0_3.out0
edge CGRA0.PE_0_3.SW0.out1 CGRA0.PE_0_3.out1
edge CGRA0.PE_0_3.SW0.out2 CGRA0.PE_0_3.out2
edge CGRA0.PE_0_3.SW0.out3 CGRA0.PE_0_3.out3
edge CGRA0.PE_0_3.SW0.out4 CGRA0.PE_0_3.FULLCONN_ALU0.in0
edge CGRA0.PE_0_3.SW0.out5 CGRA0.PE_0_3.FULLCONN_ALU0.in1
edge CGRA0.PE_0_3.SW0.out5 CGRA0.PE_0_3.REG0.in0
edge CGRA0.PE_0_3.SW0.out6 CGRA0.PE_0_3.FULLCONN_ALU0.in2
edge CGRA0.PE_0_3.SW0.out6 CGRA0.PE_0_3.REG0.in1
edge CGRA0.PE_0_3.SW0.out7 CGRA0.PE_0_3.REG0.in0
edge CGRA0.PE_0_3.SW0.out8 CGRA0.PE_0_3.REG0.in1
edge CGRA0.PE_0_3.FULLCONN_ALU0.in0 CGRA0.PE_0_3.FULLCONN_ALU0.out0
edge CGRA0.PE_0_3.FULLCONN_ALU0.in0 CGRA0.PE_0_3.FULLCONN_ALU0.out1
edge CGRA0.PE_0_3.FULLCONN_ALU0.in0 CGRA0.PE_0_3.FULLCONN_ALU0.out2
edge CGRA0.PE_0_3.FULLCONN_ALU0.in1 CGRA0.PE_0_3.FULLCONN_ALU0.out0
edge CGRA0.PE_0_3.FULLCONN_ALU0.in1 CGRA0.PE_0_3.FULLCONN_ALU0.out1
edge CGRA0.PE_0_3.FULLCONN_ALU0.in1 CGRA0.PE_0_3.FULLCONN_ALU0.out2
edge CGRA0.PE_0_3.FULLCONN_ALU0.in2 CGRA0.PE_0_3.FULLCONN_ALU0.out0
edge CGRA0.PE_0_3.FULLCONN_ALU0.in2 CGRA0.PE_0_3.FULLCONN_ALU0.out1
edge CGRA0.PE_0_3.FULLCONN_ALU0.in2 CGRA0.PE_0_3.FULLCONN_ALU0.out2
edge CGRA0.PE_0_3.FULLCONN_ALU0.in3 CGRA0.PE_0_3.FULLCONN_ALU0.out0
edge CGRA0.PE_0_3.FULLCONN_ALU0.in3 CGRA0.PE_0_3.FULLCONN_ALU0.out1
edge CGRA0.PE_0_3.FULLCONN_ALU0.in3 CGRA0.PE_0_3.FULLCONN_ALU0.out2
edge CGRA0.PE_0_3.FULLCONN_ALU0.out0 CGRA0.PE_0_3.ALU0.in0
edge CGRA0.PE_0_3.FULLCONN_ALU0.out1 CGRA0.PE_0_3.ALU0.in1
edge CGRA0.PE_0_3.FULLCONN_ALU0.out2 CGRA0.PE_0_3.ALU0.in2
edge CGRA0.PE_0_4.in0 CGRA0.PE_0_4.SW0.in0
edge CGRA0.PE_0_4.in1 CGRA0.PE_0_4.SW0.in1
edge CGRA0.PE_0_4.in2 CGRA0.PE_0_4.SW0.in2
edge CGRA0.PE_0_4.in3 CGRA0.PE_0_4.SW0.in3
edge CGRA0.PE_0_4.out0 CGRA0.io4.in0
edge CGRA0.PE_0_4.out0 CGRA0.mem_0.in0
edge CGRA0.PE_0_4.out0 CGRA0.mem_10.in0
edge CGRA0.PE_0_4.out1 CGRA0.PE_0_5.in1
edge CGRA0.PE_0_4.out1 CGRA0.io4.in1
edge CGRA0.PE_0_4.out1 CGRA0.mem_0.in1
edge CGRA0.PE_0_4.out1 CGRA0.mem_10.in1
edge CGRA0.PE_0_4.out2 CGRA0.PE_1_4.in2
edge CGRA0.PE_0_4.out2 CGRA0.io4.in2
edge CGRA0.PE_0_4.out2 CGRA0.mem_0.in2
edge CGRA0.PE_0_4.out2 CGRA0.mem_10.in2
edge CGRA0.PE_0_4.out3 CGRA0.PE_0_3.in3
edge CGRA0.PE_0_4.out3 CGRA0.io4.in3
edge CGRA0.PE_0_4.out3 CGRA0.mem_0.in3
edge CGRA0.PE_0_4.out3 CGRA0.mem_10.in3
edge CGRA0.PE_0_4.ALU0 CGRA0.PE_0_4.ALU0.out0
edge CGRA0.PE_0_4.ALU0.in0 CGRA0.PE_0_4.ALU0
edge CGRA0.PE_0_4.ALU0.in1 CGRA0.PE_0_4.ALU0
edge CGRA0.PE_0_4.ALU0.in2 CGRA0.PE_0_4.ALU0
edge CGRA0.PE_0_4.ALU0.out0 CGRA0.PE_0_4.SW0.in4
edge CGRA0.PE_0_4.CONST0 CGRA0.PE_0_4.CONST0.out0
edge CGRA0.PE_0_4.CONST0.in0 CGRA0.PE_0_4.CONST0
edge CGRA0.PE_0_4.CONST0.out0 CGRA0.PE_0_4.SW0.in5
edge CGRA0.PE_0_4.CONST0.out0 CGRA0.PE_0_4.FULLCONN_ALU0.in3
edge CGRA0.PE_0_4.REG0 CGRA0.PE_0_4.REG0.out0
edge CGRA0.PE_0_4.REG0.in0 CGRA0.PE_0_4.REG0
edge CGRA0.PE_0_4.REG0.in1 CGRA0.PE_0_4.REG0
edge CGRA0.PE_0_4.REG0.out0 CGRA0.PE_0_4.SW0.in5
edge CGRA0.PE_0_4.REG0.out0 CGRA0.PE_0_4.SW0.in6
edge CGRA0.PE_0_4.SW0.in0 CGRA0.PE_0_4.SW0.out0
edge CGRA0.PE_0_4.SW0.in0 CGRA0.PE_0_4.SW0.out1
edge CGRA0.PE_0_4.SW0.in0 CGRA0.PE_0_4.SW0.out2
edge CGRA0.PE_0_4.SW0.in0 CGRA0.PE_0_4.SW0.out3
edge CGRA0.PE_0_4.SW0.in0 CGRA0.PE_0_4.SW0.out4
edge CGRA0.PE_0_4.SW0.in0 CGRA0.PE_0_4.SW0.out5
edge CGRA0.PE_0_4.SW0.in0 CGRA0.PE_0_4.SW0.out6
edge CGRA0.PE_0_4.SW0.in0 CGRA0.PE_0_4.SW0.out7
edge CGRA0.PE_0_4.SW0.in0 CGRA0.PE_0_4.SW0.out8
edge CGRA0.PE_0_4.SW0.in0 CGRA0.PE_0_4.SW0.out0
edge CGRA0.PE_0_4.SW0.in0 CGRA0.PE_0_4.SW0.out1
edge CGRA0.PE_0_4.SW0.in0 CGRA0.PE_0_4.SW0.out2
edge CGRA0.PE_0_4.SW0.in0 CGRA0.PE_0_4.SW0.out3
edge CGRA0.PE_0_4.SW0.in1 CGRA0.PE_0_4.SW0.out0
edge CGRA0.PE_0_4.SW0.in1 CGRA0.PE_0_4.SW0.out1
edge CGRA0.PE_0_4.SW0.in1 CGRA0.PE_0_4.SW0.out2
edge CGRA0.PE_0_4.SW0.in1 CGRA0.PE_0_4.SW0.out3
edge CGRA0.PE_0_4.SW0.in1 CGRA0.PE_0_4.SW0.out4
edge CGRA0.PE_0_4.SW0.in1 CGRA0.PE_0_4.SW0.out5
edge CGRA0.PE_0_4.SW0.in1 CGRA0.PE_0_4.SW0.out6
edge CGRA0.PE_0_4.SW0.in1 CGRA0.PE_0_4.SW0.out7
edge CGRA0.PE_0_4.SW0.in1 CGRA0.PE_0_4.SW0.out8
edge CGRA0.PE_0_4.SW0.in1 CGRA0.PE_0_4.SW0.out0
edge CGRA0.PE_0_4.SW0.in1 CGRA0.PE_0_4.SW0.out1
edge CGRA0.PE_0_4.SW0.in1 CGRA0.PE_0_4.SW0.out2
edge CGRA0.PE_0_4.SW0.in1 CGRA0.PE_0_4.SW0.out3
edge CGRA0.PE_0_4.SW0.in2 CGRA0.PE_0_4.SW0.out0
edge CGRA0.PE_0_4.SW0.in2 CGRA0.PE_0_4.SW0.out1
edge CGRA0.PE_0_4.SW0.in2 CGRA0.PE_0_4.SW0.out2
edge CGRA0.PE_0_4.SW0.in2 CGRA0.PE_0_4.SW0.out3
edge CGRA0.PE_0_4.SW0.in2 CGRA0.PE_0_4.SW0.out4
edge CGRA0.PE_0_4.SW0.in2 CGRA0.PE_0_4.SW0.out5
edge CGRA0.PE_0_4.SW0.in2 CGRA0.PE_0_4.SW0.out6
edge CGRA0.PE_0_4.SW0.in2 CGRA0.PE_0_4.SW0.out7
edge CGRA0.PE_0_4.SW0.in2 CGRA0.PE_0_4.SW0.out8
edge CGRA0.PE_0_4.SW0.in2 CGRA0.PE_0_4.SW0.out0
edge CGRA0.PE_0_4.SW0.in2 CGRA0.PE_0_4.SW0.out1
edge CGRA0.PE_0_4.SW0.in2 CGRA0.PE_0_4.SW0.out2
edge CGRA0.PE_0_4.SW0.in2 CGRA0.PE_0_4.SW0.out3
edge CGRA0.PE_0_4.SW0.in3 CGRA0.PE_0_4.SW0.out0
edge CGRA0.PE_0_4.SW0.in3 CGRA0.PE_0_4.SW0.out1
edge CGRA0.PE_0_4.SW0.in3 CGRA0.PE_0_4.SW0.out2
edge CGRA0.PE_0_4.SW0.in3 CGRA0.PE_0_4.SW0.out3
edge CGRA0.PE_0_4.SW0.in3 CGRA0.PE_0_4.SW0.out4
edge CGRA0.PE_0_4.SW0.in3 CGRA0.PE_0_4.SW0.out5
edge CGRA0.PE_0_4.SW0.in3 CGRA0.PE_0_4.SW0.out6
edge CGRA0.PE_0_4.SW0.in3 CGRA0.PE_0_4.SW0.out7
edge CGRA0.PE_0_4.SW0.in3 CGRA0.PE_0_4.SW0.out8
edge CGRA0.PE_0_4.SW0.in3 CGRA0.PE_0_4.SW0.out0
edge CGRA0.PE_0_4.SW0.in3 CGRA0.PE_0_4.SW0.out1
edge CGRA0.PE_0_4.SW0.in3 CGRA0.PE_0_4.SW0.out2
edge CGRA0.PE_0_4.SW0.in3 CGRA0.PE_0_4.SW0.out3
edge CGRA0.PE_0_4.SW0.in4 CGRA0.PE_0_4.SW0.out0
edge CGRA0.PE_0_4.SW0.in4 CGRA0.PE_0_4.SW0.out1
edge CGRA0.PE_0_4.SW0.in4 CGRA0.PE_0_4.SW0.out2
edge CGRA0.PE_0_4.SW0.in4 CGRA0.PE_0_4.SW0.out3
edge CGRA0.PE_0_4.SW0.in4 CGRA0.PE_0_4.SW0.out4
edge CGRA0.PE_0_4.SW0.in4 CGRA0.PE_0_4.SW0.out5
edge CGRA0.PE_0_4.SW0.in4 CGRA0.PE_0_4.SW0.out6
edge CGRA0.PE_0_4.SW0.in4 CGRA0.PE_0_4.SW0.out7
edge CGRA0.PE_0_4.SW0.in4 CGRA0.PE_0_4.SW0.out8
edge CGRA0.PE_0_4.SW0.in5 CGRA0.PE_0_4.SW0.out0
edge CGRA0.PE_0_4.SW0.in5 CGRA0.PE_0_4.SW0.out1
edge CGRA0.PE_0_4.SW0.in5 CGRA0.PE_0_4.SW0.out2
edge CGRA0.PE_0_4.SW0.in5 CGRA0.PE_0_4.SW0.out3
edge CGRA0.PE_0_4.SW0.in5 CGRA0.PE_0_4.SW0.out4
edge CGRA0.PE_0_4.SW0.in5 CGRA0.PE_0_4.SW0.out5
edge CGRA0.PE_0_4.SW0.in5 CGRA0.PE_0_4.SW0.out6
edge CGRA0.PE_0_4.SW0.in5 CGRA0.PE_0_4.SW0.out7
edge CGRA0.PE_0_4.SW0.in5 CGRA0.PE_0_4.SW0.out8
edge CGRA0.PE_0_4.SW0.in6 CGRA0.PE_0_4.SW0.out0
edge CGRA0.PE_0_4.SW0.in6 CGRA0.PE_0_4.SW0.out1
edge CGRA0.PE_0_4.SW0.in6 CGRA0.PE_0_4.SW0.out2
edge CGRA0.PE_0_4.SW0.in6 CGRA0.PE_0_4.SW0.out3
edge CGRA0.PE_0_4.SW0.in6 CGRA0.PE_0_4.SW0.out4
edge CGRA0.PE_0_4.SW0.in6 CGRA0.PE_0_4.SW0.out5
edge CGRA0.PE_0_4.SW0.in6 CGRA0.PE_0_4.SW0.out6
edge CGRA0.PE_0_4.SW0.in6 CGRA0.PE_0_4.SW0.out7
edge CGRA0.PE_0_4.SW0.in6 CGRA0.PE_0_4.SW0.out8
edge CGRA0.PE_0_4.SW0.out0 CGRA0.PE_0_4.out0
edge CGRA0.PE_0_4.SW0.out1 CGRA0.PE_0_4.out1
edge CGRA0.PE_0_4.SW0.out2 CGRA0.PE_0_4.out2
edge CGRA0.PE_0_4.SW0.out3 CGRA0.PE_0_4.out3
edge CGRA0.PE_0_4.SW0.out4 CGRA0.PE_0_4.FULLCONN_ALU0.in0
edge CGRA0.PE_0_4.SW0.out5 CGRA0.PE_0_4.FULLCONN_ALU0.in1
edge CGRA0.PE_0_4.SW0.out5 CGRA0.PE_0_4.REG0.in0
edge CGRA0.PE_0_4.SW0.out6 CGRA0.PE_0_4.FULLCONN_ALU0.in2
edge CGRA0.PE_0_4.SW0.out6 CGRA0.PE_0_4.REG0.in1
edge CGRA0.PE_0_4.SW0.out7 CGRA0.PE_0_4.REG0.in0
edge CGRA0.PE_0_4.SW0.out8 CGRA0.PE_0_4.REG0.in1
edge CGRA0.PE_0_4.FULLCONN_ALU0.in0 CGRA0.PE_0_4.FULLCONN_ALU0.out0
edge CGRA0.PE_0_4.FULLCONN_ALU0.in0 CGRA0.PE_0_4.FULLCONN_ALU0.out1
edge CGRA0.PE_0_4.FULLCONN_ALU0.in0 CGRA0.PE_0_4.FULLCONN_ALU0.out2
edge CGRA0.PE_0_4.FULLCONN_ALU0.in1 CGRA0.PE_0_4.FULLCONN_ALU0.out0
edge CGRA0.PE_0_4.FULLCONN_ALU0.in1 CGRA0.PE_0_4.FULLCONN_ALU0.out1
edge CGRA0.PE_0_4.FULLCONN_ALU0.in1 CGRA0.PE_0_4.FULLCONN_ALU0.out2
edge CGRA0.PE_0_4.FULLCONN_ALU0.in2 CGRA0.PE_0_4.FULLCONN_ALU0.out0
edge CGRA0.PE_0_4.FULLCONN_ALU0.in2 CGRA0.PE_0_4.FULLCONN_ALU0.out1
edge CGRA0.PE_0_4.FULLCONN_ALU0.in2 CGRA0.PE_0_4.FULLCONN_ALU0.out2
edge CGRA0.PE_0_4.FULLCONN_ALU0.in3 CGRA0.PE_0_4.FULLCONN_ALU0.out0
edge CGRA0.PE_0_4.FULLCONN_ALU0.in3 CGRA0.PE_0_4.FULLCONN_ALU0.out1
edge CGRA0.PE_0_4.FULLCONN_ALU0.in3 CGRA0.PE_0_4.FULLCONN_ALU0.out2
edge CGRA0.PE_0_4.FULLCONN_ALU0.out0 CGRA0.PE_0_4.ALU0.in0
edge CGRA0.PE_0_4.FULLCONN_ALU0.out1 CGRA0.PE_0_4.ALU0.in1
edge CGRA0.PE_0_4.FULLCONN_ALU0.out2 CGRA0.PE_0_4.ALU0.in2
edge CGRA0.PE_0_5.in0 CGRA0.PE_0_5.SW0.in0
edge CGRA0.PE_0_5.in1 CGRA0.PE_0_5.SW0.in1
edge CGRA0.PE_0_5.in2 CGRA0.PE_0_5.SW0.in2
edge CGRA0.PE_0_5.in3 CGRA0.PE_0_5.SW0.in3
edge CGRA0.PE_0_5.out0 CGRA0.io5.in0
edge CGRA0.PE_0_5.out0 CGRA0.mem_0.in0
edge CGRA0.PE_0_5.out0 CGRA0.mem_10.in0
edge CGRA0.PE_0_5.out1 CGRA0.PE_0_6.in1
edge CGRA0.PE_0_5.out1 CGRA0.io5.in1
edge CGRA0.PE_0_5.out1 CGRA0.mem_0.in1
edge CGRA0.PE_0_5.out1 CGRA0.mem_10.in1
edge CGRA0.PE_0_5.out2 CGRA0.PE_1_5.in2
edge CGRA0.PE_0_5.out2 CGRA0.io5.in2
edge CGRA0.PE_0_5.out2 CGRA0.mem_0.in2
edge CGRA0.PE_0_5.out2 CGRA0.mem_10.in2
edge CGRA0.PE_0_5.out3 CGRA0.PE_0_4.in3
edge CGRA0.PE_0_5.out3 CGRA0.io5.in3
edge CGRA0.PE_0_5.out3 CGRA0.mem_0.in3
edge CGRA0.PE_0_5.out3 CGRA0.mem_10.in3
edge CGRA0.PE_0_5.ALU0 CGRA0.PE_0_5.ALU0.out0
edge CGRA0.PE_0_5.ALU0.in0 CGRA0.PE_0_5.ALU0
edge CGRA0.PE_0_5.ALU0.in1 CGRA0.PE_0_5.ALU0
edge CGRA0.PE_0_5.ALU0.in2 CGRA0.PE_0_5.ALU0
edge CGRA0.PE_0_5.ALU0.out0 CGRA0.PE_0_5.SW0.in4
edge CGRA0.PE_0_5.CONST0 CGRA0.PE_0_5.CONST0.out0
edge CGRA0.PE_0_5.CONST0.in0 CGRA0.PE_0_5.CONST0
edge CGRA0.PE_0_5.CONST0.out0 CGRA0.PE_0_5.SW0.in5
edge CGRA0.PE_0_5.CONST0.out0 CGRA0.PE_0_5.FULLCONN_ALU0.in3
edge CGRA0.PE_0_5.REG0 CGRA0.PE_0_5.REG0.out0
edge CGRA0.PE_0_5.REG0.in0 CGRA0.PE_0_5.REG0
edge CGRA0.PE_0_5.REG0.in1 CGRA0.PE_0_5.REG0
edge CGRA0.PE_0_5.REG0.out0 CGRA0.PE_0_5.SW0.in5
edge CGRA0.PE_0_5.REG0.out0 CGRA0.PE_0_5.SW0.in6
edge CGRA0.PE_0_5.SW0.in0 CGRA0.PE_0_5.SW0.out0
edge CGRA0.PE_0_5.SW0.in0 CGRA0.PE_0_5.SW0.out1
edge CGRA0.PE_0_5.SW0.in0 CGRA0.PE_0_5.SW0.out2
edge CGRA0.PE_0_5.SW0.in0 CGRA0.PE_0_5.SW0.out3
edge CGRA0.PE_0_5.SW0.in0 CGRA0.PE_0_5.SW0.out4
edge CGRA0.PE_0_5.SW0.in0 CGRA0.PE_0_5.SW0.out5
edge CGRA0.PE_0_5.SW0.in0 CGRA0.PE_0_5.SW0.out6
edge CGRA0.PE_0_5.SW0.in0 CGRA0.PE_0_5.SW0.out7
edge CGRA0.PE_0_5.SW0.in0 CGRA0.PE_0_5.SW0.out8
edge CGRA0.PE_0_5.SW0.in0 CGRA0.PE_0_5.SW0.out0
edge CGRA0.PE_0_5.SW0.in0 CGRA0.PE_0_5.SW0.out1
edge CGRA0.PE_0_5.SW0.in0 CGRA0.PE_0_5.SW0.out2
edge CGRA0.PE_0_5.SW0.in0 CGRA0.PE_0_5.SW0.out3
edge CGRA0.PE_0_5.SW0.in1 CGRA0.PE_0_5.SW0.out0
edge CGRA0.PE_0_5.SW0.in1 CGRA0.PE_0_5.SW0.out1
edge CGRA0.PE_0_5.SW0.in1 CGRA0.PE_0_5.SW0.out2
edge CGRA0.PE_0_5.SW0.in1 CGRA0.PE_0_5.SW0.out3
edge CGRA0.PE_0_5.SW0.in1 CGRA0.PE_0_5.SW0.out4
edge CGRA0.PE_0_5.SW0.in1 CGRA0.PE_0_5.SW0.out5
edge CGRA0.PE_0_5.SW0.in1 CGRA0.PE_0_5.SW0.out6
edge CGRA0.PE_0_5.SW0.in1 CGRA0.PE_0_5.SW0.out7
edge CGRA0.PE_0_5.SW0.in1 CGRA0.PE_0_5.SW0.out8
edge CGRA0.PE_0_5.SW0.in1 CGRA0.PE_0_5.SW0.out0
edge CGRA0.PE_0_5.SW0.in1 CGRA0.PE_0_5.SW0.out1
edge CGRA0.PE_0_5.SW0.in1 CGRA0.PE_0_5.SW0.out2
edge CGRA0.PE_0_5.SW0.in1 CGRA0.PE_0_5.SW0.out3
edge CGRA0.PE_0_5.SW0.in2 CGRA0.PE_0_5.SW0.out0
edge CGRA0.PE_0_5.SW0.in2 CGRA0.PE_0_5.SW0.out1
edge CGRA0.PE_0_5.SW0.in2 CGRA0.PE_0_5.SW0.out2
edge CGRA0.PE_0_5.SW0.in2 CGRA0.PE_0_5.SW0.out3
edge CGRA0.PE_0_5.SW0.in2 CGRA0.PE_0_5.SW0.out4
edge CGRA0.PE_0_5.SW0.in2 CGRA0.PE_0_5.SW0.out5
edge CGRA0.PE_0_5.SW0.in2 CGRA0.PE_0_5.SW0.out6
edge CGRA0.PE_0_5.SW0.in2 CGRA0.PE_0_5.SW0.out7
edge CGRA0.PE_0_5.SW0.in2 CGRA0.PE_0_5.SW0.out8
edge CGRA0.PE_0_5.SW0.in2 CGRA0.PE_0_5.SW0.out0
edge CGRA0.PE_0_5.SW0.in2 CGRA0.PE_0_5.SW0.out1
edge CGRA0.PE_0_5.SW0.in2 CGRA0.PE_0_5.SW0.out2
edge CGRA0.PE_0_5.SW0.in2 CGRA0.PE_0_5.SW0.out3
edge CGRA0.PE_0_5.SW0.in3 CGRA0.PE_0_5.SW0.out0
edge CGRA0.PE_0_5.SW0.in3 CGRA0.PE_0_5.SW0.out1
edge CGRA0.PE_0_5.SW0.in3 CGRA0.PE_0_5.SW0.out2
edge CGRA0.PE_0_5.SW0.in3 CGRA0.PE_0_5.SW0.out3
edge CGRA0.PE_0_5.SW0.in3 CGRA0.PE_0_5.SW0.out4
edge CGRA0.PE_0_5.SW0.in3 CGRA0.PE_0_5.SW0.out5
edge CGRA0.PE_0_5.SW0.in3 CGRA0.PE_0_5.SW0.out6
edge CGRA0.PE_0_5.SW0.in3 CGRA0.PE_0_5.SW0.out7
edge CGRA0.PE_0_5.SW0.in3 CGRA0.PE_0_5.SW0.out8
edge CGRA0.PE_0_5.SW0.in3 CGRA0.PE_0_5.SW0.out0
edge CGRA0.PE_0_5.SW0.in3 CGRA0.PE_0_5.SW0.out1
edge CGRA0.PE_0_5.SW0.in3 CGRA0.PE_0_5.SW0.out2
edge CGRA0.PE_0_5.SW0.in3 CGRA0.PE_0_5.SW0.out3
edge CGRA0.PE_0_5.SW0.in4 CGRA0.PE_0_5.SW0.out0
edge CGRA0.PE_0_5.SW0.in4 CGRA0.PE_0_5.SW0.out1
edge CGRA0.PE_0_5.SW0.in4 CGRA0.PE_0_5.SW0.out2
edge CGRA0.PE_0_5.SW0.in4 CGRA0.PE_0_5.SW0.out3
edge CGRA0.PE_0_5.SW0.in4 CGRA0.PE_0_5.SW0.out4
edge CGRA0.PE_0_5.SW0.in4 CGRA0.PE_0_5.SW0.out5
edge CGRA0.PE_0_5.SW0.in4 CGRA0.PE_0_5.SW0.out6
edge CGRA0.PE_0_5.SW0.in4 CGRA0.PE_0_5.SW0.out7
edge CGRA0.PE_0_5.SW0.in4 CGRA0.PE_0_5.SW0.out8
edge CGRA0.PE_0_5.SW0.in5 CGRA0.PE_0_5.SW0.out0
edge CGRA0.PE_0_5.SW0.in5 CGRA0.PE_0_5.SW0.out1
edge CGRA0.PE_0_5.SW0.in5 CGRA0.PE_0_5.SW0.out2
edge CGRA0.PE_0_5.SW0.in5 CGRA0.PE_0_5.SW0.out3
edge CGRA0.PE_0_5.SW0.in5 CGRA0.PE_0_5.SW0.out4
edge CGRA0.PE_0_5.SW0.in5 CGRA0.PE_0_5.SW0.out5
edge CGRA0.PE_0_5.SW0.in5 CGRA0.PE_0_5.SW0.out6
edge CGRA0.PE_0_5.SW0.in5 CGRA0.PE_0_5.SW0.out7
edge CGRA0.PE_0_5.SW0.in5 CGRA0.PE_0_5.SW0.out8
edge CGRA0.PE_0_5.SW0.in6 CGRA0.PE_0_5.SW0.out0
edge CGRA0.PE_0_5.SW0.in6 CGRA0.PE_0_5.SW0.out1
edge CGRA0.PE_0_5.SW0.in6 CGRA0.PE_0_5.SW0.out2
edge CGRA0.PE_0_5.SW0.in6 CGRA0.PE_0_5.SW0.out3
edge CGRA0.PE_0_5.SW0.in6 CGRA0.PE_0_5.SW0.out4
edge CGRA0.PE_0_5.SW0.in6 CGRA0.PE_0_5.SW0.out5
edge CGRA0.PE_0_5.SW0.in6 CGRA0.PE_0_5.SW0.out6
edge CGRA0.PE_0_5.SW0.in6 CGRA0.PE_0_5.SW0.out7
edge CGRA0.PE_0_5.SW0.in6 CGRA0.PE_0_5.SW0.out8
edge CGRA0.PE_0_5.SW0.out0 CGRA0.PE_0_5.out0
edge CGRA0.PE_0_5.SW0.out1 CGRA0.PE_0_5.out1
edge CGRA0.PE_0_5.SW0.out2 CGRA0.PE_0_5.out2
edge CGRA0.PE_0_5.SW0.out3 CGRA0.PE_0_5.out3
edge CGRA0.PE_0_5.SW0.out4 CGRA0.PE_0_5.FULLCONN_ALU0.in0
edge CGRA0.PE_0_5.SW0.out5 CGRA0.PE_0_5.FULLCONN_ALU0.in1
edge CGRA0.PE_0_5.SW0.out5 CGRA0.PE_0_5.REG0.in0
edge CGRA0.PE_0_5.SW0.out6 CGRA0.PE_0_5.FULLCONN_ALU0.in2
edge CGRA0.PE_0_5.SW0.out6 CGRA0.PE_0_5.REG0.in1
edge CGRA0.PE_0_5.SW0.out7 CGRA0.PE_0_5.REG0.in0
edge CGRA0.PE_0_5.SW0.out8 CGRA0.PE_0_5.REG0.in1
edge CGRA0.PE_0_5.FULLCONN_ALU0.in0 CGRA0.PE_0_5.FULLCONN_ALU0.out0
edge CGRA0.PE_0_5.FULLCONN_ALU0.in0 CGRA0.PE_0_5.FULLCONN_ALU0.out1
edge CGRA0.PE_0_5.FULLCONN_ALU0.in0 CGRA0.PE_0_5.FULLCONN_ALU0.out2
edge CGRA0.PE_0_5.FULLCONN_ALU0.in1 CGRA0.PE_0_5.FULLCONN_ALU0.out0
edge CGRA0.PE_0_5.FULLCONN_ALU0.in1 CGRA0.PE_0_5.FULLCONN_ALU0.out1
edge CGRA0.PE_0_5.FULLCONN_ALU0.in1 CGRA0.PE_0_5.FULLCONN_ALU0.out2
edge CGRA0.PE_0_5.FULLCONN_ALU0.in2 CGRA0.PE_0_5.FULLCONN_ALU0.out0
edge CGRA0.PE_0_5.FULLCONN_ALU0.in2 CGRA0.PE_0_5.FULLCONN_ALU0.out1
edge CGRA0.PE_0_5.FULLCONN_ALU0.in2 CGRA0.PE_0_5.FULLCONN_ALU0.out2
edge CGRA0.PE_0_5.FULLCONN_ALU0.in3 CGRA0.PE_0_5.FULLCONN_ALU0.out0
edge CGRA0.PE_0_5.FULLCONN_ALU0.in3 CGRA0.PE_0_5.FULLCONN_ALU0.out1
edge CGRA0.PE_0_5.FULLCONN_ALU0.in3 CGRA0.PE_0_5.FULLCONN_ALU0.out2
edge CGRA0.PE_0_5.FULLCONN_ALU0.out0 CGRA0.PE_0_5.ALU0.in0
edge CGRA0.PE_0_5.FULLCONN_ALU0.out1 CGRA0.PE_0_5.ALU0.in1
edge CGRA0.PE_0_5.FULLCONN_ALU0.out2 CGRA0.PE_0_5.ALU0.in2
edge CGRA0.PE_0_6.in0 CGRA0.PE_0_6.SW0.in0
edge CGRA0.PE_0_6.in1 CGRA0.PE_0_6.SW0.in1
edge CGRA0.PE_0_6.in2 CGRA0.PE_0_6.SW0.in2
edge CGRA0.PE_0_6.in3 CGRA0.PE_0_6.SW0.in3
edge CGRA0.PE_0_6.out0 CGRA0.io6.in0
edge CGRA0.PE_0_6.out0 CGRA0.mem_0.in0
edge CGRA0.PE_0_6.out0 CGRA0.mem_10.in0
edge CGRA0.PE_0_6.out1 CGRA0.PE_0_7.in1
edge CGRA0.PE_0_6.out1 CGRA0.io6.in1
edge CGRA0.PE_0_6.out1 CGRA0.mem_0.in1
edge CGRA0.PE_0_6.out1 CGRA0.mem_10.in1
edge CGRA0.PE_0_6.out2 CGRA0.PE_1_6.in2
edge CGRA0.PE_0_6.out2 CGRA0.io6.in2
edge CGRA0.PE_0_6.out2 CGRA0.mem_0.in2
edge CGRA0.PE_0_6.out2 CGRA0.mem_10.in2
edge CGRA0.PE_0_6.out3 CGRA0.PE_0_5.in3
edge CGRA0.PE_0_6.out3 CGRA0.io6.in3
edge CGRA0.PE_0_6.out3 CGRA0.mem_0.in3
edge CGRA0.PE_0_6.out3 CGRA0.mem_10.in3
edge CGRA0.PE_0_6.ALU0 CGRA0.PE_0_6.ALU0.out0
edge CGRA0.PE_0_6.ALU0.in0 CGRA0.PE_0_6.ALU0
edge CGRA0.PE_0_6.ALU0.in1 CGRA0.PE_0_6.ALU0
edge CGRA0.PE_0_6.ALU0.in2 CGRA0.PE_0_6.ALU0
edge CGRA0.PE_0_6.ALU0.out0 CGRA0.PE_0_6.SW0.in4
edge CGRA0.PE_0_6.CONST0 CGRA0.PE_0_6.CONST0.out0
edge CGRA0.PE_0_6.CONST0.in0 CGRA0.PE_0_6.CONST0
edge CGRA0.PE_0_6.CONST0.out0 CGRA0.PE_0_6.SW0.in5
edge CGRA0.PE_0_6.CONST0.out0 CGRA0.PE_0_6.FULLCONN_ALU0.in3
edge CGRA0.PE_0_6.REG0 CGRA0.PE_0_6.REG0.out0
edge CGRA0.PE_0_6.REG0.in0 CGRA0.PE_0_6.REG0
edge CGRA0.PE_0_6.REG0.in1 CGRA0.PE_0_6.REG0
edge CGRA0.PE_0_6.REG0.out0 CGRA0.PE_0_6.SW0.in5
edge CGRA0.PE_0_6.REG0.out0 CGRA0.PE_0_6.SW0.in6
edge CGRA0.PE_0_6.SW0.in0 CGRA0.PE_0_6.SW0.out0
edge CGRA0.PE_0_6.SW0.in0 CGRA0.PE_0_6.SW0.out1
edge CGRA0.PE_0_6.SW0.in0 CGRA0.PE_0_6.SW0.out2
edge CGRA0.PE_0_6.SW0.in0 CGRA0.PE_0_6.SW0.out3
edge CGRA0.PE_0_6.SW0.in0 CGRA0.PE_0_6.SW0.out4
edge CGRA0.PE_0_6.SW0.in0 CGRA0.PE_0_6.SW0.out5
edge CGRA0.PE_0_6.SW0.in0 CGRA0.PE_0_6.SW0.out6
edge CGRA0.PE_0_6.SW0.in0 CGRA0.PE_0_6.SW0.out7
edge CGRA0.PE_0_6.SW0.in0 CGRA0.PE_0_6.SW0.out8
edge CGRA0.PE_0_6.SW0.in0 CGRA0.PE_0_6.SW0.out0
edge CGRA0.PE_0_6.SW0.in0 CGRA0.PE_0_6.SW0.out1
edge CGRA0.PE_0_6.SW0.in0 CGRA0.PE_0_6.SW0.out2
edge CGRA0.PE_0_6.SW0.in0 CGRA0.PE_0_6.SW0.out3
edge CGRA0.PE_0_6.SW0.in1 CGRA0.PE_0_6.SW0.out0
edge CGRA0.PE_0_6.SW0.in1 CGRA0.PE_0_6.SW0.out1
edge CGRA0.PE_0_6.SW0.in1 CGRA0.PE_0_6.SW0.out2
edge CGRA0.PE_0_6.SW0.in1 CGRA0.PE_0_6.SW0.out3
edge CGRA0.PE_0_6.SW0.in1 CGRA0.PE_0_6.SW0.out4
edge CGRA0.PE_0_6.SW0.in1 CGRA0.PE_0_6.SW0.out5
edge CGRA0.PE_0_6.SW0.in1 CGRA0.PE_0_6.SW0.out6
edge CGRA0.PE_0_6.SW0.in1 CGRA0.PE_0_6.SW0.out7
edge CGRA0.PE_0_6.SW0.in1 CGRA0.PE_0_6.SW0.out8
edge CGRA0.PE_0_6.SW0.in1 CGRA0.PE_0_6.SW0.out0
edge CGRA0.PE_0_6.SW0.in1 CGRA0.PE_0_6.SW0.out1
edge CGRA0.PE_0_6.SW0.in1 CGRA0.PE_0_6.SW0.out2
edge CGRA0.PE_0_6.SW0.in1 CGRA0.PE_0_6.SW0.out3
edge CGRA0.PE_0_6.SW0.in2 CGRA0.PE_0_6.SW0.out0
edge CGRA0.PE_0_6.SW0.in2 CGRA0.PE_0_6.SW0.out1
edge CGRA0.PE_0_6.SW0.in2 CGRA0.PE_0_6.SW0.out2
edge CGRA0.PE_0_6.SW0.in2 CGRA0.PE_0_6.SW0.out3
edge CGRA0.PE_0_6.SW0.in2 CGRA0.PE_0_6.SW0.out4
edge CGRA0.PE_0_6.SW0.in2 CGRA0.PE_0_6.SW0.out5
edge CGRA0.PE_0_6.SW0.in2 CGRA0.PE_0_6.SW0.out6
edge CGRA0.PE_0_6.SW0.in2 CGRA0.PE_0_6.SW0.out7
edge CGRA0.PE_0_6.SW0.in2 CGRA0.PE_0_6.SW0.out8
edge CGRA0.PE_0_6.SW0.in2 CGRA0.PE_0_6.SW0.out0
edge CGRA0.PE_0_6.SW0.in2 CGRA0.PE_0_6.SW0.out1
edge CGRA0.PE_0_6.SW0.in2 CGRA0.PE_0_6.SW0.out2
edge CGRA0.PE_0_6.SW0.in2 CGRA0.PE_0_6.SW0.out3
edge CGRA0.PE_0_6.SW0.in3 CGRA0.PE_0_6.SW0.out0
edge CGRA0.PE_0_6.SW0.in3 CGRA0.PE_0_6.SW0.out1
edge CGRA0.PE_0_6.SW0.in3 CGRA0.PE_0_6.SW0.out2
edge CGRA0.PE_0_6.SW0.in3 CGRA0.PE_0_6.SW0.out3
edge CGRA0.PE_0_6.SW0.in3 CGRA0.PE_0_6.SW0.out4
edge CGRA0.PE_0_6.SW0.in3 CGRA0.PE_0_6.SW0.out5
edge CGRA0.PE_0_6.SW0.in3 CGRA0.PE_0_6.SW0.out6
edge CGRA0.PE_0_6.SW0.in3 CGRA0.PE_0_6.SW0.out7
edge CGRA0.PE_0_6.SW0.in3 CGRA0.PE_0_6.SW0.out8
edge CGRA0.PE_0_6.SW0.in3 CGRA0.PE_0_6.SW0.out0
edge CGRA0.PE_0_6.SW0.in3 CGRA0.PE_0_6.SW0.out1
edge CGRA0.PE_0_6.SW0.in3 CGRA0.PE_0_6.SW0.out2
edge CGRA0.PE_0_6.SW0.in3 CGRA0.PE_0_6.SW0.out3
edge CGRA0.PE_0_6.SW0.in4 CGRA0.PE_0_6.SW0.out0
edge CGRA0.PE_0_6.SW0.in4 CGRA0.PE_0_6.SW0.out1
edge CGRA0.PE_0_6.SW0.in4 CGRA0.PE_0_6.SW0.out2
edge CGRA0.PE_0_6.SW0.in4 CGRA0.PE_0_6.SW0.out3
edge CGRA0.PE_0_6.SW0.in4 CGRA0.PE_0_6.SW0.out4
edge CGRA0.PE_0_6.SW0.in4 CGRA0.PE_0_6.SW0.out5
edge CGRA0.PE_0_6.SW0.in4 CGRA0.PE_0_6.SW0.out6
edge CGRA0.PE_0_6.SW0.in4 CGRA0.PE_0_6.SW0.out7
edge CGRA0.PE_0_6.SW0.in4 CGRA0.PE_0_6.SW0.out8
edge CGRA0.PE_0_6.SW0.in5 CGRA0.PE_0_6.SW0.out0
edge CGRA0.PE_0_6.SW0.in5 CGRA0.PE_0_6.SW0.out1
edge CGRA0.PE_0_6.SW0.in5 CGRA0.PE_0_6.SW0.out2
edge CGRA0.PE_0_6.SW0.in5 CGRA0.PE_0_6.SW0.out3
edge CGRA0.PE_0_6.SW0.in5 CGRA0.PE_0_6.SW0.out4
edge CGRA0.PE_0_6.SW0.in5 CGRA0.PE_0_6.SW0.out5
edge CGRA0.PE_0_6.SW0.in5 CGRA0.PE_0_6.SW0.out6
edge CGRA0.PE_0_6.SW0.in5 CGRA0.PE_0_6.SW0.out7
edge CGRA0.PE_0_6.SW0.in5 CGRA0.PE_0_6.SW0.out8
edge CGRA0.PE_0_6.SW0.in6 CGRA0.PE_0_6.SW0.out0
edge CGRA0.PE_0_6.SW0.in6 CGRA0.PE_0_6.SW0.out1
edge CGRA0.PE_0_6.SW0.in6 CGRA0.PE_0_6.SW0.out2
edge CGRA0.PE_0_6.SW0.in6 CGRA0.PE_0_6.SW0.out3
edge CGRA0.PE_0_6.SW0.in6 CGRA0.PE_0_6.SW0.out4
edge CGRA0.PE_0_6.SW0.in6 CGRA0.PE_0_6.SW0.out5
edge CGRA0.PE_0_6.SW0.in6 CGRA0.PE_0_6.SW0.out6
edge CGRA0.PE_0_6.SW0.in6 CGRA0.PE_0_6.SW0.out7
edge CGRA0.PE_0_6.SW0.in6 CGRA0.PE_0_6.SW0.out8
edge CGRA0.PE_0_6.SW0.out0 CGRA0.PE_0_6.out0
edge CGRA0.PE_0_6.SW0.out1 CGRA0.PE_0_6.out1
edge CGRA0.PE_0_6.SW0.out2 CGRA0.PE_0_6.out2
edge CGRA0.PE_0_6.SW0.out3 CGRA0.PE_0_6.out3
edge CGRA0.PE_0_6.SW0.out4 CGRA0.PE_0_6.FULLCONN_ALU0.in0
edge CGRA0.PE_0_6.SW0.out5 CGRA0.PE_0_6.FULLCONN_ALU0.in1
edge CGRA0.PE_0_6.SW0.out5 CGRA0.PE_0_6.REG0.in0
edge CGRA0.PE_0_6.SW0.out6 CGRA0.PE_0_6.FULLCONN_ALU0.in2
edge CGRA0.PE_0_6.SW0.out6 CGRA0.PE_0_6.REG0.in1
edge CGRA0.PE_0_6.SW0.out7 CGRA0.PE_0_6.REG0.in0
edge CGRA0.PE_0_6.SW0.out8 CGRA0.PE_0_6.REG0.in1
edge CGRA0.PE_0_6.FULLCONN_ALU0.in0 CGRA0.PE_0_6.FULLCONN_ALU0.out0
edge CGRA0.PE_0_6.FULLCONN_ALU0.in0 CGRA0.PE_0_6.FULLCONN_ALU0.out1
edge CGRA0.PE_0_6.FULLCONN_ALU0.in0 CGRA0.PE_0_6.FULLCONN_ALU0.out2
edge CGRA0.PE_0_6.FULLCONN_ALU0.in1 CGRA0.PE_0_6.FULLCONN_ALU0.out0
edge CGRA0.PE_0_6.FULLCONN_ALU0.in1 CGRA0.PE_0_6.FULLCONN_ALU0.out1
edge CGRA0.PE_0_6.FULLCONN_ALU0.in1 CGRA0.PE_0_6.FULLCONN_ALU0.out2
edge CGRA0.PE_0_6.FULLCONN_ALU0.in2 CGRA0.PE_0_6.FULLCONN_ALU0.out0
edge CGRA0.PE_0_6.FULLCONN_ALU0.in2 CGRA0.PE_0_6.FULLCONN_ALU0.out1
edge CGRA0.PE_0_6.FULLCONN_ALU0.in2 CGRA0.PE_0_6.FULLCONN_ALU0.out2
edge CGRA0.PE_0_6.FULLCONN_ALU0.in3 CGRA0.PE_0_6.FULLCONN_ALU0.out0
edge CGRA0.PE_0_6.FULLCONN_ALU0.in3 CGRA0.PE_0_6.FULLCONN_ALU0.out1
edge CGRA0.PE_0_6.FULLCONN_ALU0.in3 CGRA0.PE_0_6.FULLCONN_ALU0.out2
edge CGRA0.PE_0_6.FULLCONN_ALU0.out0 CGRA0.PE_0_6.ALU0.in0
edge CGRA0.PE_0_6.FULLCONN_ALU0.out1 CGRA0.PE_0_6.ALU0.in1
edge CGRA0.PE_0_6.FULLCONN_ALU0.out2 CGRA0.PE_0_6.ALU0.in2
edge CGRA0.PE_0_7.in0 CGRA0.PE_0_7.SW0.in0
edge CGRA0.PE_0_7.in1 CGRA0.PE_0_7.SW0.in1
edge CGRA0.PE_0_7.in2 CGRA0.PE_0_7.SW0.in2
edge CGRA0.PE_0_7.in3 CGRA0.PE_0_7.SW0.in3
edge CGRA0.PE_0_7.out0 CGRA0.io7.in0
edge CGRA0.PE_0_7.out0 CGRA0.mem_0.in0
edge CGRA0.PE_0_7.out0 CGRA0.mem_10.in0
edge CGRA0.PE_0_7.out1 CGRA0.PE_0_8.in1
edge CGRA0.PE_0_7.out1 CGRA0.io7.in1
edge CGRA0.PE_0_7.out1 CGRA0.mem_0.in1
edge CGRA0.PE_0_7.out1 CGRA0.mem_10.in1
edge CGRA0.PE_0_7.out2 CGRA0.PE_1_7.in2
edge CGRA0.PE_0_7.out2 CGRA0.io7.in2
edge CGRA0.PE_0_7.out2 CGRA0.mem_0.in2
edge CGRA0.PE_0_7.out2 CGRA0.mem_10.in2
edge CGRA0.PE_0_7.out3 CGRA0.PE_0_6.in3
edge CGRA0.PE_0_7.out3 CGRA0.io7.in3
edge CGRA0.PE_0_7.out3 CGRA0.mem_0.in3
edge CGRA0.PE_0_7.out3 CGRA0.mem_10.in3
edge CGRA0.PE_0_7.ALU0 CGRA0.PE_0_7.ALU0.out0
edge CGRA0.PE_0_7.ALU0.in0 CGRA0.PE_0_7.ALU0
edge CGRA0.PE_0_7.ALU0.in1 CGRA0.PE_0_7.ALU0
edge CGRA0.PE_0_7.ALU0.in2 CGRA0.PE_0_7.ALU0
edge CGRA0.PE_0_7.ALU0.out0 CGRA0.PE_0_7.SW0.in4
edge CGRA0.PE_0_7.CONST0 CGRA0.PE_0_7.CONST0.out0
edge CGRA0.PE_0_7.CONST0.in0 CGRA0.PE_0_7.CONST0
edge CGRA0.PE_0_7.CONST0.out0 CGRA0.PE_0_7.SW0.in5
edge CGRA0.PE_0_7.CONST0.out0 CGRA0.PE_0_7.FULLCONN_ALU0.in3
edge CGRA0.PE_0_7.REG0 CGRA0.PE_0_7.REG0.out0
edge CGRA0.PE_0_7.REG0.in0 CGRA0.PE_0_7.REG0
edge CGRA0.PE_0_7.REG0.in1 CGRA0.PE_0_7.REG0
edge CGRA0.PE_0_7.REG0.out0 CGRA0.PE_0_7.SW0.in5
edge CGRA0.PE_0_7.REG0.out0 CGRA0.PE_0_7.SW0.in6
edge CGRA0.PE_0_7.SW0.in0 CGRA0.PE_0_7.SW0.out0
edge CGRA0.PE_0_7.SW0.in0 CGRA0.PE_0_7.SW0.out1
edge CGRA0.PE_0_7.SW0.in0 CGRA0.PE_0_7.SW0.out2
edge CGRA0.PE_0_7.SW0.in0 CGRA0.PE_0_7.SW0.out3
edge CGRA0.PE_0_7.SW0.in0 CGRA0.PE_0_7.SW0.out4
edge CGRA0.PE_0_7.SW0.in0 CGRA0.PE_0_7.SW0.out5
edge CGRA0.PE_0_7.SW0.in0 CGRA0.PE_0_7.SW0.out6
edge CGRA0.PE_0_7.SW0.in0 CGRA0.PE_0_7.SW0.out7
edge CGRA0.PE_0_7.SW0.in0 CGRA0.PE_0_7.SW0.out8
edge CGRA0.PE_0_7.SW0.in0 CGRA0.PE_0_7.SW0.out0
edge CGRA0.PE_0_7.SW0.in0 CGRA0.PE_0_7.SW0.out1
edge CGRA0.PE_0_7.SW0.in0 CGRA0.PE_0_7.SW0.out2
edge CGRA0.PE_0_7.SW0.in0 CGRA0.PE_0_7.SW0.out3
edge CGRA0.PE_0_7.SW0.in1 CGRA0.PE_0_7.SW0.out0
edge CGRA0.PE_0_7.SW0.in1 CGRA0.PE_0_7.SW0.out1
edge CGRA0.PE_0_7.SW0.in1 CGRA0.PE_0_7.SW0.out2
edge CGRA0.PE_0_7.SW0.in1 CGRA0.PE_0_7.SW0.out3
edge CGRA0.PE_0_7.SW0.in1 CGRA0.PE_0_7.SW0.out4
edge CGRA0.PE_0_7.SW0.in1 CGRA0.PE_0_7.SW0.out5
edge CGRA0.PE_0_7.SW0.in1 CGRA0.PE_0_7.SW0.out6
edge CGRA0.PE_0_7.SW0.in1 CGRA0.PE_0_7.SW0.out7
edge CGRA0.PE_0_7.SW0.in1 CGRA0.PE_0_7.SW0.out8
edge CGRA0.PE_0_7.SW0.in1 CGRA0.PE_0_7.SW0.out0
edge CGRA0.PE_0_7.SW0.in1 CGRA0.PE_0_7.SW0.out1
edge CGRA0.PE_0_7.SW0.in1 CGRA0.PE_0_7.SW0.out2
edge CGRA0.PE_0_7.SW0.in1 CGRA0.PE_0_7.SW0.out3
edge CGRA0.PE_0_7.SW0.in2 CGRA0.PE_0_7.SW0.out0
edge CGRA0.PE_0_7.SW0.in2 CGRA0.PE_0_7.SW0.out1
edge CGRA0.PE_0_7.SW0.in2 CGRA0.PE_0_7.SW0.out2
edge CGRA0.PE_0_7.SW0.in2 CGRA0.PE_0_7.SW0.out3
edge CGRA0.PE_0_7.SW0.in2 CGRA0.PE_0_7.SW0.out4
edge CGRA0.PE_0_7.SW0.in2 CGRA0.PE_0_7.SW0.out5
edge CGRA0.PE_0_7.SW0.in2 CGRA0.PE_0_7.SW0.out6
edge CGRA0.PE_0_7.SW0.in2 CGRA0.PE_0_7.SW0.out7
edge CGRA0.PE_0_7.SW0.in2 CGRA0.PE_0_7.SW0.out8
edge CGRA0.PE_0_7.SW0.in2 CGRA0.PE_0_7.SW0.out0
edge CGRA0.PE_0_7.SW0.in2 CGRA0.PE_0_7.SW0.out1
edge CGRA0.PE_0_7.SW0.in2 CGRA0.PE_0_7.SW0.out2
edge CGRA0.PE_0_7.SW0.in2 CGRA0.PE_0_7.SW0.out3
edge CGRA0.PE_0_7.SW0.in3 CGRA0.PE_0_7.SW0.out0
edge CGRA0.PE_0_7.SW0.in3 CGRA0.PE_0_7.SW0.out1
edge CGRA0.PE_0_7.SW0.in3 CGRA0.PE_0_7.SW0.out2
edge CGRA0.PE_0_7.SW0.in3 CGRA0.PE_0_7.SW0.out3
edge CGRA0.PE_0_7.SW0.in3 CGRA0.PE_0_7.SW0.out4
edge CGRA0.PE_0_7.SW0.in3 CGRA0.PE_0_7.SW0.out5
edge CGRA0.PE_0_7.SW0.in3 CGRA0.PE_0_7.SW0.out6
edge CGRA0.PE_0_7.SW0.in3 CGRA0.PE_0_7.SW0.out7
edge CGRA0.PE_0_7.SW0.in3 CGRA0.PE_0_7.SW0.out8
edge CGRA0.PE_0_7.SW0.in3 CGRA0.PE_0_7.SW0.out0
edge CGRA0.PE_0_7.SW0.in3 CGRA0.PE_0_7.SW0.out1
edge CGRA0.PE_0_7.SW0.in3 CGRA0.PE_0_7.SW0.out2
edge CGRA0.PE_0_7.SW0.in3 CGRA0.PE_0_7.SW0.out3
edge CGRA0.PE_0_7.SW0.in4 CGRA0.PE_0_7.SW0.out0
edge CGRA0.PE_0_7.SW0.in4 CGRA0.PE_0_7.SW0.out1
edge CGRA0.PE_0_7.SW0.in4 CGRA0.PE_0_7.SW0.out2
edge CGRA0.PE_0_7.SW0.in4 CGRA0.PE_0_7.SW0.out3
edge CGRA0.PE_0_7.SW0.in4 CGRA0.PE_0_7.SW0.out4
edge CGRA0.PE_0_7.SW0.in4 CGRA0.PE_0_7.SW0.out5
edge CGRA0.PE_0_7.SW0.in4 CGRA0.PE_0_7.SW0.out6
edge CGRA0.PE_0_7.SW0.in4 CGRA0.PE_0_7.SW0.out7
edge CGRA0.PE_0_7.SW0.in4 CGRA0.PE_0_7.SW0.out8
edge CGRA0.PE_0_7.SW0.in5 CGRA0.PE_0_7.SW0.out0
edge CGRA0.PE_0_7.SW0.in5 CGRA0.PE_0_7.SW0.out1
edge CGRA0.PE_0_7.SW0.in5 CGRA0.PE_0_7.SW0.out2
edge CGRA0.PE_0_7.SW0.in5 CGRA0.PE_0_7.SW0.out3
edge CGRA0.PE_0_7.SW0.in5 CGRA0.PE_0_7.SW0.out4
edge CGRA0.PE_0_7.SW0.in5 CGRA0.PE_0_7.SW0.out5
edge CGRA0.PE_0_7.SW0.in5 CGRA0.PE_0_7.SW0.out6
edge CGRA0.PE_0_7.SW0.in5 CGRA0.PE_0_7.SW0.out7
edge CGRA0.PE_0_7.SW0.in5 CGRA0.PE_0_7.SW0.out8
edge CGRA0.PE_0_7.SW0.in6 CGRA0.PE_0_7.SW0.out0
edge CGRA0.PE_0_7.SW0.in6 CGRA0.PE_0_7.SW0.out1
edge CGRA0.PE_0_7.SW0.in6 CGRA0.PE_0_7.SW0.out2
edge CGRA0.PE_0_7.SW0.in6 CGRA0.PE_0_7.SW0.out3
edge CGRA0.PE_0_7.SW0.in6 CGRA0.PE_0_7.SW0.out4
edge CGRA0.PE_0_7.SW0.in6 CGRA0.PE_0_7.SW0.out5
edge CGRA0.PE_0_7.SW0.in6 CGRA0.PE_0_7.SW0.out6
edge CGRA0.PE_0_7.SW0.in6 CGRA0.PE_0_7.SW0.out7
edge CGRA0.PE_0_7.SW0.in6 CGRA0.PE_0_7.SW0.out8
edge CGRA0.PE_0_7.SW0.out0 CGRA0.PE_0_7.out0
edge CGRA0.PE_0_7.SW0.out1 CGRA0.PE_0_7.out1
edge CGRA0.PE_0_7.SW0.out2 CGRA0.PE_0_7.out2
edge CGRA0.PE_0_7.SW0.out3 CGRA0.PE_0_7.out3
edge CGRA0.PE_0_7.SW0.out4 CGRA0.PE_0_7.FULLCONN_ALU0.in0
edge CGRA0.PE_0_7.SW0.out5 CGRA0.PE_0_7.FULLCONN_ALU0.in1
edge CGRA0.PE_0_7.SW0.out5 CGRA0.PE_0_7.REG0.in0
edge CGRA0.PE_0_7.SW0.out6 CGRA0.PE_0_7.FULLCONN_ALU0.in2
edge CGRA0.PE_0_7.SW0.out6 CGRA0.PE_0_7.REG0.in1
edge CGRA0.PE_0_7.SW0.out7 CGRA0.PE_0_7.REG0.in0
edge CGRA0.PE_0_7.SW0.out8 CGRA0.PE_0_7.REG0.in1
edge CGRA0.PE_0_7.FULLCONN_ALU0.in0 CGRA0.PE_0_7.FULLCONN_ALU0.out0
edge CGRA0.PE_0_7.FULLCONN_ALU0.in0 CGRA0.PE_0_7.FULLCONN_ALU0.out1
edge CGRA0.PE_0_7.FULLCONN_ALU0.in0 CGRA0.PE_0_7.FULLCONN_ALU0.out2
edge CGRA0.PE_0_7.FULLCONN_ALU0.in1 CGRA0.PE_0_7.FULLCONN_ALU0.out0
edge CGRA0.PE_0_7.FULLCONN_ALU0.in1 CGRA0.PE_0_7.FULLCONN_ALU0.out1
edge CGRA0.PE_0_7.FULLCONN_ALU0.in1 CGRA0.PE_0_7.FULLCONN_ALU0.out2
edge CGRA0.PE_0_7.FULLCONN_ALU0.in2 CGRA0.PE_0_7.FULLCONN_ALU0.out0
edge CGRA0.PE_0_7.FULLCONN_ALU0.in2 CGRA0.PE_0_7.FULLCONN_ALU0.out1
edge CGRA0.PE_0_7.FULLCONN_ALU0.in2 CGRA0.PE_0_7.FULLCONN_ALU0.out2
edge CGRA0.PE_0_7.FULLCONN_ALU0.in3 CGRA0.PE_0_7.FULLCONN_ALU0.out0
edge CGRA0.PE_0_7.FULLCONN_ALU0.in3 CGRA0.PE_0_7.FULLCONN_ALU0.out1
edge CGRA0.PE_0_7.FULLCONN_ALU0.in3 CGRA0.PE_0_7.FULLCONN_ALU0.out2
edge CGRA0.PE_0_7.FULLCONN_ALU0.out0 CGRA0.PE_0_7.ALU0.in0
edge CGRA0.PE_0_7.FULLCONN_ALU0.out1 CGRA0.PE_0_7.ALU0.in1
edge CGRA0.PE_0_7.FULLCONN_ALU0.out2 CGRA0.PE_0_7.ALU0.in2
edge CGRA0.PE_0_8.in0 CGRA0.PE_0_8.SW0.in0
edge CGRA0.PE_0_8.in1 CGRA0.PE_0_8.SW0.in1
edge CGRA0.PE_0_8.in2 CGRA0.PE_0_8.SW0.in2
edge CGRA0.PE_0_8.in3 CGRA0.PE_0_8.SW0.in3
edge CGRA0.PE_0_8.out0 CGRA0.io8.in0
edge CGRA0.PE_0_8.out0 CGRA0.mem_0.in0
edge CGRA0.PE_0_8.out0 CGRA0.mem_10.in0
edge CGRA0.PE_0_8.out1 CGRA0.PE_0_9.in1
edge CGRA0.PE_0_8.out1 CGRA0.io8.in1
edge CGRA0.PE_0_8.out1 CGRA0.mem_0.in1
edge CGRA0.PE_0_8.out1 CGRA0.mem_10.in1
edge CGRA0.PE_0_8.out2 CGRA0.PE_1_8.in2
edge CGRA0.PE_0_8.out2 CGRA0.io8.in2
edge CGRA0.PE_0_8.out2 CGRA0.mem_0.in2
edge CGRA0.PE_0_8.out2 CGRA0.mem_10.in2
edge CGRA0.PE_0_8.out3 CGRA0.PE_0_7.in3
edge CGRA0.PE_0_8.out3 CGRA0.io8.in3
edge CGRA0.PE_0_8.out3 CGRA0.mem_0.in3
edge CGRA0.PE_0_8.out3 CGRA0.mem_10.in3
edge CGRA0.PE_0_8.ALU0 CGRA0.PE_0_8.ALU0.out0
edge CGRA0.PE_0_8.ALU0.in0 CGRA0.PE_0_8.ALU0
edge CGRA0.PE_0_8.ALU0.in1 CGRA0.PE_0_8.ALU0
edge CGRA0.PE_0_8.ALU0.in2 CGRA0.PE_0_8.ALU0
edge CGRA0.PE_0_8.ALU0.out0 CGRA0.PE_0_8.SW0.in4
edge CGRA0.PE_0_8.CONST0 CGRA0.PE_0_8.CONST0.out0
edge CGRA0.PE_0_8.CONST0.in0 CGRA0.PE_0_8.CONST0
edge CGRA0.PE_0_8.CONST0.out0 CGRA0.PE_0_8.SW0.in5
edge CGRA0.PE_0_8.CONST0.out0 CGRA0.PE_0_8.FULLCONN_ALU0.in3
edge CGRA0.PE_0_8.REG0 CGRA0.PE_0_8.REG0.out0
edge CGRA0.PE_0_8.REG0.in0 CGRA0.PE_0_8.REG0
edge CGRA0.PE_0_8.REG0.in1 CGRA0.PE_0_8.REG0
edge CGRA0.PE_0_8.REG0.out0 CGRA0.PE_0_8.SW0.in5
edge CGRA0.PE_0_8.REG0.out0 CGRA0.PE_0_8.SW0.in6
edge CGRA0.PE_0_8.SW0.in0 CGRA0.PE_0_8.SW0.out0
edge CGRA0.PE_0_8.SW0.in0 CGRA0.PE_0_8.SW0.out1
edge CGRA0.PE_0_8.SW0.in0 CGRA0.PE_0_8.SW0.out2
edge CGRA0.PE_0_8.SW0.in0 CGRA0.PE_0_8.SW0.out3
edge CGRA0.PE_0_8.SW0.in0 CGRA0.PE_0_8.SW0.out4
edge CGRA0.PE_0_8.SW0.in0 CGRA0.PE_0_8.SW0.out5
edge CGRA0.PE_0_8.SW0.in0 CGRA0.PE_0_8.SW0.out6
edge CGRA0.PE_0_8.SW0.in0 CGRA0.PE_0_8.SW0.out7
edge CGRA0.PE_0_8.SW0.in0 CGRA0.PE_0_8.SW0.out8
edge CGRA0.PE_0_8.SW0.in0 CGRA0.PE_0_8.SW0.out0
edge CGRA0.PE_0_8.SW0.in0 CGRA0.PE_0_8.SW0.out1
edge CGRA0.PE_0_8.SW0.in0 CGRA0.PE_0_8.SW0.out2
edge CGRA0.PE_0_8.SW0.in0 CGRA0.PE_0_8.SW0.out3
edge CGRA0.PE_0_8.SW0.in1 CGRA0.PE_0_8.SW0.out0
edge CGRA0.PE_0_8.SW0.in1 CGRA0.PE_0_8.SW0.out1
edge CGRA0.PE_0_8.SW0.in1 CGRA0.PE_0_8.SW0.out2
edge CGRA0.PE_0_8.SW0.in1 CGRA0.PE_0_8.SW0.out3
edge CGRA0.PE_0_8.SW0.in1 CGRA0.PE_0_8.SW0.out4
edge CGRA0.PE_0_8.SW0.in1 CGRA0.PE_0_8.SW0.out5
edge CGRA0.PE_0_8.SW0.in1 CGRA0.PE_0_8.SW0.out6
edge CGRA0.PE_0_8.SW0.in1 CGRA0.PE_0_8.SW0.out7
edge CGRA0.PE_0_8.SW0.in1 CGRA0.PE_0_8.SW0.out8
edge CGRA0.PE_0_8.SW0.in1 CGRA0.PE_0_8.SW0.out0
edge CGRA0.PE_0_8.SW0.in1 CGRA0.PE_0_8.SW0.out1
edge CGRA0.PE_0_8.SW0.in1 CGRA0.PE_0_8.SW0.out2
edge CGRA0.PE_0_8.SW0.in1 CGRA0.PE_0_8.SW0.out3
edge CGRA0.PE_0_8.SW0.in2 CGRA0.PE_0_8.SW0.out0
edge CGRA0.PE_0_8.SW0.in2 CGRA0.PE_0_8.SW0.out1
edge CGRA0.PE_0_8.SW0.in2 CGRA0.PE_0_8.SW0.out2
edge CGRA0.PE_0_8.SW0.in2 CGRA0.PE_0_8.SW0.out3
edge CGRA0.PE_0_8.SW0.in2 CGRA0.PE_0_8.SW0.out4
edge CGRA0.PE_0_8.SW0.in2 CGRA0.PE_0_8.SW0.out5
edge CGRA0.PE_0_8.SW0.in2 CGRA0.PE_0_8.SW0.out6
edge CGRA0.PE_0_8.SW0.in2 CGRA0.PE_0_8.SW0.out7
edge CGRA0.PE_0_8.SW0.in2 CGRA0.PE_0_8.SW0.out8
edge CGRA0.PE_0_8.SW0.in2 CGRA0.PE_0_8.SW0.out0
edge CGRA0.PE_0_8.SW0.in2 CGRA0.PE_0_8.SW0.out1
edge CGRA0.PE_0_8.SW0.in2 CGRA0.PE_0_8.SW0.out2
edge CGRA0.PE_0_8.SW0.in2 CGRA0.PE_0_8.SW0.out3
edge CGRA0.PE_0_8.SW0.in3 CGRA0.PE_0_8.SW0.out0
edge CGRA0.PE_0_8.SW0.in3 CGRA0.PE_0_8.SW0.out1
edge CGRA0.PE_0_8.SW0.in3 CGRA0.PE_0_8.SW0.out2
edge CGRA0.PE_0_8.SW0.in3 CGRA0.PE_0_8.SW0.out3
edge CGRA0.PE_0_8.SW0.in3 CGRA0.PE_0_8.SW0.out4
edge CGRA0.PE_0_8.SW0.in3 CGRA0.PE_0_8.SW0.out5
edge CGRA0.PE_0_8.SW0.in3 CGRA0.PE_0_8.SW0.out6
edge CGRA0.PE_0_8.SW0.in3 CGRA0.PE_0_8.SW0.out7
edge CGRA0.PE_0_8.SW0.in3 CGRA0.PE_0_8.SW0.out8
edge CGRA0.PE_0_8.SW0.in3 CGRA0.PE_0_8.SW0.out0
edge CGRA0.PE_0_8.SW0.in3 CGRA0.PE_0_8.SW0.out1
edge CGRA0.PE_0_8.SW0.in3 CGRA0.PE_0_8.SW0.out2
edge CGRA0.PE_0_8.SW0.in3 CGRA0.PE_0_8.SW0.out3
edge CGRA0.PE_0_8.SW0.in4 CGRA0.PE_0_8.SW0.out0
edge CGRA0.PE_0_8.SW0.in4 CGRA0.PE_0_8.SW0.out1
edge CGRA0.PE_0_8.SW0.in4 CGRA0.PE_0_8.SW0.out2
edge CGRA0.PE_0_8.SW0.in4 CGRA0.PE_0_8.SW0.out3
edge CGRA0.PE_0_8.SW0.in4 CGRA0.PE_0_8.SW0.out4
edge CGRA0.PE_0_8.SW0.in4 CGRA0.PE_0_8.SW0.out5
edge CGRA0.PE_0_8.SW0.in4 CGRA0.PE_0_8.SW0.out6
edge CGRA0.PE_0_8.SW0.in4 CGRA0.PE_0_8.SW0.out7
edge CGRA0.PE_0_8.SW0.in4 CGRA0.PE_0_8.SW0.out8
edge CGRA0.PE_0_8.SW0.in5 CGRA0.PE_0_8.SW0.out0
edge CGRA0.PE_0_8.SW0.in5 CGRA0.PE_0_8.SW0.out1
edge CGRA0.PE_0_8.SW0.in5 CGRA0.PE_0_8.SW0.out2
edge CGRA0.PE_0_8.SW0.in5 CGRA0.PE_0_8.SW0.out3
edge CGRA0.PE_0_8.SW0.in5 CGRA0.PE_0_8.SW0.out4
edge CGRA0.PE_0_8.SW0.in5 CGRA0.PE_0_8.SW0.out5
edge CGRA0.PE_0_8.SW0.in5 CGRA0.PE_0_8.SW0.out6
edge CGRA0.PE_0_8.SW0.in5 CGRA0.PE_0_8.SW0.out7
edge CGRA0.PE_0_8.SW0.in5 CGRA0.PE_0_8.SW0.out8
edge CGRA0.PE_0_8.SW0.in6 CGRA0.PE_0_8.SW0.out0
edge CGRA0.PE_0_8.SW0.in6 CGRA0.PE_0_8.SW0.out1
edge CGRA0.PE_0_8.SW0.in6 CGRA0.PE_0_8.SW0.out2
edge CGRA0.PE_0_8.SW0.in6 CGRA0.PE_0_8.SW0.out3
edge CGRA0.PE_0_8.SW0.in6 CGRA0.PE_0_8.SW0.out4
edge CGRA0.PE_0_8.SW0.in6 CGRA0.PE_0_8.SW0.out5
edge CGRA0.PE_0_8.SW0.in6 CGRA0.PE_0_8.SW0.out6
edge CGRA0.PE_0_8.SW0.in6 CGRA0.PE_0_8.SW0.out7
edge CGRA0.PE_0_8.SW0.in6 CGRA0.PE_0_8.SW0.out8
edge CGRA0.PE_0_8.SW0.out0 CGRA0.PE_0_8.out0
edge CGRA0.PE_0_8.SW0.out1 CGRA0.PE_0_8.out1
edge CGRA0.PE_0_8.SW0.out2 CGRA0.PE_0_8.out2
edge CGRA0.PE_0_8.SW0.out3 CGRA0.PE_0_8.out3
edge CGRA0.PE_0_8.SW0.out4 CGRA0.PE_0_8.FULLCONN_ALU0.in0
edge CGRA0.PE_0_8.SW0.out5 CGRA0.PE_0_8.FULLCONN_ALU0.in1
edge CGRA0.PE_0_8.SW0.out5 CGRA0.PE_0_8.REG0.in0
edge CGRA0.PE_0_8.SW0.out6 CGRA0.PE_0_8.FULLCONN_ALU0.in2
edge CGRA0.PE_0_8.SW0.out6 CGRA0.PE_0_8.REG0.in1
edge CGRA0.PE_0_8.SW0.out7 CGRA0.PE_0_8.REG0.in0
edge CGRA0.PE_0_8.SW0.out8 CGRA0.PE_0_8.REG0.in1
edge CGRA0.PE_0_8.FULLCONN_ALU0.in0 CGRA0.PE_0_8.FULLCONN_ALU0.out0
edge CGRA0.PE_0_8.FULLCONN_ALU0.in0 CGRA0.PE_0_8.FULLCONN_ALU0.out1
edge CGRA0.PE_0_8.FULLCONN_ALU0.in0 CGRA0.PE_0_8.FULLCONN_ALU0.out2
edge CGRA0.PE_0_8.FULLCONN_ALU0.in1 CGRA0.PE_0_8.FULLCONN_ALU0.out0
edge CGRA0.PE_0_8.FULLCONN_ALU0.in1 CGRA0.PE_0_8.FULLCONN_ALU0.out1
edge CGRA0.PE_0_8.FULLCONN_ALU0.in1 CGRA0.PE_0_8.FULLCONN_ALU0.out2
edge CGRA0.PE_0_8.FULLCONN_ALU0.in2 CGRA0.PE_0_8.FULLCONN_ALU0.out0
edge CGRA0.PE_0_8.FULLCONN_ALU0.in2 CGRA0.PE_0_8.FULLCONN_ALU0.out1
edge CGRA0.PE_0_8.FULLCONN_ALU0.in2 CGRA0.PE_0_8.FULLCONN_ALU0.out2
edge CGRA0.PE_0_8.FULLCONN_ALU0.in3 CGRA0.PE_0_8.FULLCONN_ALU0.out0
edge CGRA0.PE_0_8.FULLCONN_ALU0.in3 CGRA0.PE_0_8.FULLCONN_ALU0.out1
edge CGRA0.PE_0_8.FULLCONN_ALU0.in3 CGRA0.PE_0_8.FULLCONN_ALU0.out2
edge CGRA0.PE_0_8.FULLCONN_ALU0.out0 CGRA0.PE_0_8.ALU0.in0
edge CGRA0.PE_0_8.FULLCONN_ALU0.out1 CGRA0.PE_0_8.ALU0.in1
edge CGRA0.PE_0_8.FULLCONN_ALU0.out2 CGRA0.PE_0_8.ALU0.in2
edge CGRA0.PE_0_9.in0 CGRA0.PE_0_9.SW0.in0
edge CGRA0.PE_0_9.in1 CGRA0.PE_0_9.SW0.in1
edge CGRA0.PE_0_9.in2 CGRA0.PE_0_9.SW0.in2
edge CGRA0.PE_0_9.in3 CGRA0.PE_0_9.SW0.in3
edge CGRA0.PE_0_9.out0 CGRA0.io9.in0
edge CGRA0.PE_0_9.out0 CGRA0.mem_0.in0
edge CGRA0.PE_0_9.out0 CGRA0.mem_10.in0
edge CGRA0.PE_0_9.out1 CGRA0.io9.in1
edge CGRA0.PE_0_9.out1 CGRA0.mem_0.in1
edge CGRA0.PE_0_9.out1 CGRA0.mem_10.in1
edge CGRA0.PE_0_9.out2 CGRA0.PE_1_9.in2
edge CGRA0.PE_0_9.out2 CGRA0.io9.in2
edge CGRA0.PE_0_9.out2 CGRA0.mem_0.in2
edge CGRA0.PE_0_9.out2 CGRA0.mem_10.in2
edge CGRA0.PE_0_9.out3 CGRA0.PE_0_8.in3
edge CGRA0.PE_0_9.out3 CGRA0.io9.in3
edge CGRA0.PE_0_9.out3 CGRA0.mem_0.in3
edge CGRA0.PE_0_9.out3 CGRA0.mem_10.in3
edge CGRA0.PE_0_9.ALU0 CGRA0.PE_0_9.ALU0.out0
edge CGRA0.PE_0_9.ALU0.in0 CGRA0.PE_0_9.ALU0
edge CGRA0.PE_0_9.ALU0.in1 CGRA0.PE_0_9.ALU0
edge CGRA0.PE_0_9.ALU0.in2 CGRA0.PE_0_9.ALU0
edge CGRA0.PE_0_9.ALU0.out0 CGRA0.PE_0_9.SW0.in4
edge CGRA0.PE_0_9.CONST0 CGRA0.PE_0_9.CONST0.out0
edge CGRA0.PE_0_9.CONST0.in0 CGRA0.PE_0_9.CONST0
edge CGRA0.PE_0_9.CONST0.out0 CGRA0.PE_0_9.SW0.in5
edge CGRA0.PE_0_9.CONST0.out0 CGRA0.PE_0_9.FULLCONN_ALU0.in3
edge CGRA0.PE_0_9.REG0 CGRA0.PE_0_9.REG0.out0
edge CGRA0.PE_0_9.REG0.in0 CGRA0.PE_0_9.REG0
edge CGRA0.PE_0_9.REG0.in1 CGRA0.PE_0_9.REG0
edge CGRA0.PE_0_9.REG0.out0 CGRA0.PE_0_9.SW0.in5
edge CGRA0.PE_0_9.REG0.out0 CGRA0.PE_0_9.SW0.in6
edge CGRA0.PE_0_9.SW0.in0 CGRA0.PE_0_9.SW0.out0
edge CGRA0.PE_0_9.SW0.in0 CGRA0.PE_0_9.SW0.out1
edge CGRA0.PE_0_9.SW0.in0 CGRA0.PE_0_9.SW0.out2
edge CGRA0.PE_0_9.SW0.in0 CGRA0.PE_0_9.SW0.out3
edge CGRA0.PE_0_9.SW0.in0 CGRA0.PE_0_9.SW0.out4
edge CGRA0.PE_0_9.SW0.in0 CGRA0.PE_0_9.SW0.out5
edge CGRA0.PE_0_9.SW0.in0 CGRA0.PE_0_9.SW0.out6
edge CGRA0.PE_0_9.SW0.in0 CGRA0.PE_0_9.SW0.out7
edge CGRA0.PE_0_9.SW0.in0 CGRA0.PE_0_9.SW0.out8
edge CGRA0.PE_0_9.SW0.in0 CGRA0.PE_0_9.SW0.out0
edge CGRA0.PE_0_9.SW0.in0 CGRA0.PE_0_9.SW0.out1
edge CGRA0.PE_0_9.SW0.in0 CGRA0.PE_0_9.SW0.out2
edge CGRA0.PE_0_9.SW0.in0 CGRA0.PE_0_9.SW0.out3
edge CGRA0.PE_0_9.SW0.in1 CGRA0.PE_0_9.SW0.out0
edge CGRA0.PE_0_9.SW0.in1 CGRA0.PE_0_9.SW0.out1
edge CGRA0.PE_0_9.SW0.in1 CGRA0.PE_0_9.SW0.out2
edge CGRA0.PE_0_9.SW0.in1 CGRA0.PE_0_9.SW0.out3
edge CGRA0.PE_0_9.SW0.in1 CGRA0.PE_0_9.SW0.out4
edge CGRA0.PE_0_9.SW0.in1 CGRA0.PE_0_9.SW0.out5
edge CGRA0.PE_0_9.SW0.in1 CGRA0.PE_0_9.SW0.out6
edge CGRA0.PE_0_9.SW0.in1 CGRA0.PE_0_9.SW0.out7
edge CGRA0.PE_0_9.SW0.in1 CGRA0.PE_0_9.SW0.out8
edge CGRA0.PE_0_9.SW0.in1 CGRA0.PE_0_9.SW0.out0
edge CGRA0.PE_0_9.SW0.in1 CGRA0.PE_0_9.SW0.out1
edge CGRA0.PE_0_9.SW0.in1 CGRA0.PE_0_9.SW0.out2
edge CGRA0.PE_0_9.SW0.in1 CGRA0.PE_0_9.SW0.out3
edge CGRA0.PE_0_9.SW0.in2 CGRA0.PE_0_9.SW0.out0
edge CGRA0.PE_0_9.SW0.in2 CGRA0.PE_0_9.SW0.out1
edge CGRA0.PE_0_9.SW0.in2 CGRA0.PE_0_9.SW0.out2
edge CGRA0.PE_0_9.SW0.in2 CGRA0.PE_0_9.SW0.out3
edge CGRA0.PE_0_9.SW0.in2 CGRA0.PE_0_9.SW0.out4
edge CGRA0.PE_0_9.SW0.in2 CGRA0.PE_0_9.SW0.out5
edge CGRA0.PE_0_9.SW0.in2 CGRA0.PE_0_9.SW0.out6
edge CGRA0.PE_0_9.SW0.in2 CGRA0.PE_0_9.SW0.out7
edge CGRA0.PE_0_9.SW0.in2 CGRA0.PE_0_9.SW0.out8
edge CGRA0.PE_0_9.SW0.in2 CGRA0.PE_0_9.SW0.out0
edge CGRA0.PE_0_9.SW0.in2 CGRA0.PE_0_9.SW0.out1
edge CGRA0.PE_0_9.SW0.in2 CGRA0.PE_0_9.SW0.out2
edge CGRA0.PE_0_9.SW0.in2 CGRA0.PE_0_9.SW0.out3
edge CGRA0.PE_0_9.SW0.in3 CGRA0.PE_0_9.SW0.out0
edge CGRA0.PE_0_9.SW0.in3 CGRA0.PE_0_9.SW0.out1
edge CGRA0.PE_0_9.SW0.in3 CGRA0.PE_0_9.SW0.out2
edge CGRA0.PE_0_9.SW0.in3 CGRA0.PE_0_9.SW0.out3
edge CGRA0.PE_0_9.SW0.in3 CGRA0.PE_0_9.SW0.out4
edge CGRA0.PE_0_9.SW0.in3 CGRA0.PE_0_9.SW0.out5
edge CGRA0.PE_0_9.SW0.in3 CGRA0.PE_0_9.SW0.out6
edge CGRA0.PE_0_9.SW0.in3 CGRA0.PE_0_9.SW0.out7
edge CGRA0.PE_0_9.SW0.in3 CGRA0.PE_0_9.SW0.out8
edge CGRA0.PE_0_9.SW0.in3 CGRA0.PE_0_9.SW0.out0
edge CGRA0.PE_0_9.SW0.in3 CGRA0.PE_0_9.SW0.out1
edge CGRA0.PE_0_9.SW0.in3 CGRA0.PE_0_9.SW0.out2
edge CGRA0.PE_0_9.SW0.in3 CGRA0.PE_0_9.SW0.out3
edge CGRA0.PE_0_9.SW0.in4 CGRA0.PE_0_9.SW0.out0
edge CGRA0.PE_0_9.SW0.in4 CGRA0.PE_0_9.SW0.out1
edge CGRA0.PE_0_9.SW0.in4 CGRA0.PE_0_9.SW0.out2
edge CGRA0.PE_0_9.SW0.in4 CGRA0.PE_0_9.SW0.out3
edge CGRA0.PE_0_9.SW0.in4 CGRA0.PE_0_9.SW0.out4
edge CGRA0.PE_0_9.SW0.in4 CGRA0.PE_0_9.SW0.out5
edge CGRA0.PE_0_9.SW0.in4 CGRA0.PE_0_9.SW0.out6
edge CGRA0.PE_0_9.SW0.in4 CGRA0.PE_0_9.SW0.out7
edge CGRA0.PE_0_9.SW0.in4 CGRA0.PE_0_9.SW0.out8
edge CGRA0.PE_0_9.SW0.in5 CGRA0.PE_0_9.SW0.out0
edge CGRA0.PE_0_9.SW0.in5 CGRA0.PE_0_9.SW0.out1
edge CGRA0.PE_0_9.SW0.in5 CGRA0.PE_0_9.SW0.out2
edge CGRA0.PE_0_9.SW0.in5 CGRA0.PE_0_9.SW0.out3
edge CGRA0.PE_0_9.SW0.in5 CGRA0.PE_0_9.SW0.out4
edge CGRA0.PE_0_9.SW0.in5 CGRA0.PE_0_9.SW0.out5
edge CGRA0.PE_0_9.SW0.in5 CGRA0.PE_0_9.SW0.out6
edge CGRA0.PE_0_9.SW0.in5 CGRA0.PE_0_9.SW0.out7
edge CGRA0.PE_0_9.SW0.in5 CGRA0.PE_0_9.SW0.out8
edge CGRA0.PE_0_9.SW0.in6 CGRA0.PE_0_9.SW0.out0
edge CGRA0.PE_0_9.SW0.in6 CGRA0.PE_0_9.SW0.out1
edge CGRA0.PE_0_9.SW0.in6 CGRA0.PE_0_9.SW0.out2
edge CGRA0.PE_0_9.SW0.in6 CGRA0.PE_0_9.SW0.out3
edge CGRA0.PE_0_9.SW0.in6 CGRA0.PE_0_9.SW0.out4
edge CGRA0.PE_0_9.SW0.in6 CGRA0.PE_0_9.SW0.out5
edge CGRA0.PE_0_9.SW0.in6 CGRA0.PE_0_9.SW0.out6
edge CGRA0.PE_0_9.SW0.in6 CGRA0.PE_0_9.SW0.out7
edge CGRA0.PE_0_9.SW0.in6 CGRA0.PE_0_9.SW0.out8
edge CGRA0.PE_0_9.SW0.out0 CGRA0.PE_0_9.out0
edge CGRA0.PE_0_9.SW0.out1 CGRA0.PE_0_9.out1
edge CGRA0.PE_0_9.SW0.out2 CGRA0.PE_0_9.out2
edge CGRA0.PE_0_9.SW0.out3 CGRA0.PE_0_9.out3
edge CGRA0.PE_0_9.SW0.out4 CGRA0.PE_0_9.FULLCONN_ALU0.in0
edge CGRA0.PE_0_9.SW0.out5 CGRA0.PE_0_9.FULLCONN_ALU0.in1
edge CGRA0.PE_0_9.SW0.out5 CGRA0.PE_0_9.REG0.in0
edge CGRA0.PE_0_9.SW0.out6 CGRA0.PE_0_9.FULLCONN_ALU0.in2
edge CGRA0.PE_0_9.SW0.out6 CGRA0.PE_0_9.REG0.in1
edge CGRA0.PE_0_9.SW0.out7 CGRA0.PE_0_9.REG0.in0
edge CGRA0.PE_0_9.SW0.out8 CGRA0.PE_0_9.REG0.in1
edge CGRA0.PE_0_9.FULLCONN_ALU0.in0 CGRA0.PE_0_9.FULLCONN_ALU0.out0
edge CGRA0.PE_0_9.FULLCONN_ALU0.in0 CGRA0.PE_0_9.FULLCONN_ALU0.out1
edge CGRA0.PE_0_9.FULLCONN_ALU0.in0 CGRA0.PE_0_9.FULLCONN_ALU0.out2
edge CGRA0.PE_0_9.FULLCONN_ALU0.in1 CGRA0.PE_0_9.FULLCONN_ALU0.out0
edge CGRA0.PE_0_9.FULLCONN_ALU0.in1 CGRA0.PE_0_9.FULLCONN_ALU0.out1
edge CGRA0.PE_0_9.FULLCONN_ALU0.in1 CGRA0.PE_0_9.FULLCONN_ALU0.out2
edge CGRA0.PE_0_9.FULLCONN_ALU0.in2 CGRA0.PE_0_9.FULLCONN_ALU0.out0
edge CGRA0.PE_0_9.FULLCONN_ALU0.in2 CGRA0.PE_0_9.FULLCONN_ALU0.out1
edge CGRA0.PE_0_9.FULLCONN_ALU0.in2 CGRA0.PE_0_9.FULLCONN_ALU0.out2
edge CGRA0.PE_0_9.FULLCONN_ALU0.in3 CGRA0.PE_0_9.FULLCONN_ALU0.out0
edge CGRA0.PE_0_9.FULLCONN_ALU0.in3 CGRA0.PE_0_9.FULLCONN_ALU0.out1
edge CGRA0.PE_0_9.FULLCONN_ALU0.in3 CGRA0.PE_0_9.FULLCONN_ALU0.out2
edge CGRA0.PE_0_9.FULLCONN_ALU0.out0 CGRA0.PE_0_9.ALU0.in0
edge CGRA0.PE_0_9.FULLCONN_ALU0.out1 CGRA0.PE_0_9.ALU0.in1
edge CGRA0.PE_0_9.FULLCONN_ALU0.out2 CGRA0.PE_0_9.ALU0.in2
edge CGRA0.PE_1_0.in0 CGRA0.PE_1_0.SW0.in0
edge CGRA0.PE_1_0.in1 CGRA0.PE_1_0.SW0.in1
edge CGRA0.PE_1_0.in2 CGRA0.PE_1_0.SW0.in2
edge CGRA0.PE_1_0.in3 CGRA0.PE_1_0.SW0.in3
edge CGRA0.PE_1_0.out0 CGRA0.PE_0_0.in0
edge CGRA0.PE_1_0.out0 CGRA0.mem_0.in4
edge CGRA0.PE_1_0.out0 CGRA0.mem_10.in4
edge CGRA0.PE_1_0.out1 CGRA0.PE_1_1.in1
edge CGRA0.PE_1_0.out1 CGRA0.mem_0.in5
edge CGRA0.PE_1_0.out1 CGRA0.mem_10.in5
edge CGRA0.PE_1_0.out2 CGRA0.PE_2_0.in2
edge CGRA0.PE_1_0.out2 CGRA0.mem_0.in6
edge CGRA0.PE_1_0.out2 CGRA0.mem_10.in6
edge CGRA0.PE_1_0.out3 CGRA0.mem_0.in7
edge CGRA0.PE_1_0.out3 CGRA0.mem_10.in7
edge CGRA0.PE_1_0.ALU0 CGRA0.PE_1_0.ALU0.out0
edge CGRA0.PE_1_0.ALU0.in0 CGRA0.PE_1_0.ALU0
edge CGRA0.PE_1_0.ALU0.in1 CGRA0.PE_1_0.ALU0
edge CGRA0.PE_1_0.ALU0.in2 CGRA0.PE_1_0.ALU0
edge CGRA0.PE_1_0.ALU0.out0 CGRA0.PE_1_0.SW0.in4
edge CGRA0.PE_1_0.CONST0 CGRA0.PE_1_0.CONST0.out0
edge CGRA0.PE_1_0.CONST0.in0 CGRA0.PE_1_0.CONST0
edge CGRA0.PE_1_0.CONST0.out0 CGRA0.PE_1_0.SW0.in5
edge CGRA0.PE_1_0.CONST0.out0 CGRA0.PE_1_0.FULLCONN_ALU0.in3
edge CGRA0.PE_1_0.REG0 CGRA0.PE_1_0.REG0.out0
edge CGRA0.PE_1_0.REG0.in0 CGRA0.PE_1_0.REG0
edge CGRA0.PE_1_0.REG0.in1 CGRA0.PE_1_0.REG0
edge CGRA0.PE_1_0.REG0.out0 CGRA0.PE_1_0.SW0.in5
edge CGRA0.PE_1_0.REG0.out0 CGRA0.PE_1_0.SW0.in6
edge CGRA0.PE_1_0.SW0.in0 CGRA0.PE_1_0.SW0.out0
edge CGRA0.PE_1_0.SW0.in0 CGRA0.PE_1_0.SW0.out1
edge CGRA0.PE_1_0.SW0.in0 CGRA0.PE_1_0.SW0.out2
edge CGRA0.PE_1_0.SW0.in0 CGRA0.PE_1_0.SW0.out3
edge CGRA0.PE_1_0.SW0.in0 CGRA0.PE_1_0.SW0.out4
edge CGRA0.PE_1_0.SW0.in0 CGRA0.PE_1_0.SW0.out5
edge CGRA0.PE_1_0.SW0.in0 CGRA0.PE_1_0.SW0.out6
edge CGRA0.PE_1_0.SW0.in0 CGRA0.PE_1_0.SW0.out7
edge CGRA0.PE_1_0.SW0.in0 CGRA0.PE_1_0.SW0.out8
edge CGRA0.PE_1_0.SW0.in0 CGRA0.PE_1_0.SW0.out0
edge CGRA0.PE_1_0.SW0.in0 CGRA0.PE_1_0.SW0.out1
edge CGRA0.PE_1_0.SW0.in0 CGRA0.PE_1_0.SW0.out2
edge CGRA0.PE_1_0.SW0.in0 CGRA0.PE_1_0.SW0.out3
edge CGRA0.PE_1_0.SW0.in1 CGRA0.PE_1_0.SW0.out0
edge CGRA0.PE_1_0.SW0.in1 CGRA0.PE_1_0.SW0.out1
edge CGRA0.PE_1_0.SW0.in1 CGRA0.PE_1_0.SW0.out2
edge CGRA0.PE_1_0.SW0.in1 CGRA0.PE_1_0.SW0.out3
edge CGRA0.PE_1_0.SW0.in1 CGRA0.PE_1_0.SW0.out4
edge CGRA0.PE_1_0.SW0.in1 CGRA0.PE_1_0.SW0.out5
edge CGRA0.PE_1_0.SW0.in1 CGRA0.PE_1_0.SW0.out6
edge CGRA0.PE_1_0.SW0.in1 CGRA0.PE_1_0.SW0.out7
edge CGRA0.PE_1_0.SW0.in1 CGRA0.PE_1_0.SW0.out8
edge CGRA0.PE_1_0.SW0.in1 CGRA0.PE_1_0.SW0.out0
edge CGRA0.PE_1_0.SW0.in1 CGRA0.PE_1_0.SW0.out1
edge CGRA0.PE_1_0.SW0.in1 CGRA0.PE_1_0.SW0.out2
edge CGRA0.PE_1_0.SW0.in1 CGRA0.PE_1_0.SW0.out3
edge CGRA0.PE_1_0.SW0.in2 CGRA0.PE_1_0.SW0.out0
edge CGRA0.PE_1_0.SW0.in2 CGRA0.PE_1_0.SW0.out1
edge CGRA0.PE_1_0.SW0.in2 CGRA0.PE_1_0.SW0.out2
edge CGRA0.PE_1_0.SW0.in2 CGRA0.PE_1_0.SW0.out3
edge CGRA0.PE_1_0.SW0.in2 CGRA0.PE_1_0.SW0.out4
edge CGRA0.PE_1_0.SW0.in2 CGRA0.PE_1_0.SW0.out5
edge CGRA0.PE_1_0.SW0.in2 CGRA0.PE_1_0.SW0.out6
edge CGRA0.PE_1_0.SW0.in2 CGRA0.PE_1_0.SW0.out7
edge CGRA0.PE_1_0.SW0.in2 CGRA0.PE_1_0.SW0.out8
edge CGRA0.PE_1_0.SW0.in2 CGRA0.PE_1_0.SW0.out0
edge CGRA0.PE_1_0.SW0.in2 CGRA0.PE_1_0.SW0.out1
edge CGRA0.PE_1_0.SW0.in2 CGRA0.PE_1_0.SW0.out2
edge CGRA0.PE_1_0.SW0.in2 CGRA0.PE_1_0.SW0.out3
edge CGRA0.PE_1_0.SW0.in3 CGRA0.PE_1_0.SW0.out0
edge CGRA0.PE_1_0.SW0.in3 CGRA0.PE_1_0.SW0.out1
edge CGRA0.PE_1_0.SW0.in3 CGRA0.PE_1_0.SW0.out2
edge CGRA0.PE_1_0.SW0.in3 CGRA0.PE_1_0.SW0.out3
edge CGRA0.PE_1_0.SW0.in3 CGRA0.PE_1_0.SW0.out4
edge CGRA0.PE_1_0.SW0.in3 CGRA0.PE_1_0.SW0.out5
edge CGRA0.PE_1_0.SW0.in3 CGRA0.PE_1_0.SW0.out6
edge CGRA0.PE_1_0.SW0.in3 CGRA0.PE_1_0.SW0.out7
edge CGRA0.PE_1_0.SW0.in3 CGRA0.PE_1_0.SW0.out8
edge CGRA0.PE_1_0.SW0.in3 CGRA0.PE_1_0.SW0.out0
edge CGRA0.PE_1_0.SW0.in3 CGRA0.PE_1_0.SW0.out1
edge CGRA0.PE_1_0.SW0.in3 CGRA0.PE_1_0.SW0.out2
edge CGRA0.PE_1_0.SW0.in3 CGRA0.PE_1_0.SW0.out3
edge CGRA0.PE_1_0.SW0.in4 CGRA0.PE_1_0.SW0.out0
edge CGRA0.PE_1_0.SW0.in4 CGRA0.PE_1_0.SW0.out1
edge CGRA0.PE_1_0.SW0.in4 CGRA0.PE_1_0.SW0.out2
edge CGRA0.PE_1_0.SW0.in4 CGRA0.PE_1_0.SW0.out3
edge CGRA0.PE_1_0.SW0.in4 CGRA0.PE_1_0.SW0.out4
edge CGRA0.PE_1_0.SW0.in4 CGRA0.PE_1_0.SW0.out5
edge CGRA0.PE_1_0.SW0.in4 CGRA0.PE_1_0.SW0.out6
edge CGRA0.PE_1_0.SW0.in4 CGRA0.PE_1_0.SW0.out7
edge CGRA0.PE_1_0.SW0.in4 CGRA0.PE_1_0.SW0.out8
edge CGRA0.PE_1_0.SW0.in5 CGRA0.PE_1_0.SW0.out0
edge CGRA0.PE_1_0.SW0.in5 CGRA0.PE_1_0.SW0.out1
edge CGRA0.PE_1_0.SW0.in5 CGRA0.PE_1_0.SW0.out2
edge CGRA0.PE_1_0.SW0.in5 CGRA0.PE_1_0.SW0.out3
edge CGRA0.PE_1_0.SW0.in5 CGRA0.PE_1_0.SW0.out4
edge CGRA0.PE_1_0.SW0.in5 CGRA0.PE_1_0.SW0.out5
edge CGRA0.PE_1_0.SW0.in5 CGRA0.PE_1_0.SW0.out6
edge CGRA0.PE_1_0.SW0.in5 CGRA0.PE_1_0.SW0.out7
edge CGRA0.PE_1_0.SW0.in5 CGRA0.PE_1_0.SW0.out8
edge CGRA0.PE_1_0.SW0.in6 CGRA0.PE_1_0.SW0.out0
edge CGRA0.PE_1_0.SW0.in6 CGRA0.PE_1_0.SW0.out1
edge CGRA0.PE_1_0.SW0.in6 CGRA0.PE_1_0.SW0.out2
edge CGRA0.PE_1_0.SW0.in6 CGRA0.PE_1_0.SW0.out3
edge CGRA0.PE_1_0.SW0.in6 CGRA0.PE_1_0.SW0.out4
edge CGRA0.PE_1_0.SW0.in6 CGRA0.PE_1_0.SW0.out5
edge CGRA0.PE_1_0.SW0.in6 CGRA0.PE_1_0.SW0.out6
edge CGRA0.PE_1_0.SW0.in6 CGRA0.PE_1_0.SW0.out7
edge CGRA0.PE_1_0.SW0.in6 CGRA0.PE_1_0.SW0.out8
edge CGRA0.PE_1_0.SW0.out0 CGRA0.PE_1_0.out0
edge CGRA0.PE_1_0.SW0.out1 CGRA0.PE_1_0.out1
edge CGRA0.PE_1_0.SW0.out2 CGRA0.PE_1_0.out2
edge CGRA0.PE_1_0.SW0.out3 CGRA0.PE_1_0.out3
edge CGRA0.PE_1_0.SW0.out4 CGRA0.PE_1_0.FULLCONN_ALU0.in0
edge CGRA0.PE_1_0.SW0.out5 CGRA0.PE_1_0.FULLCONN_ALU0.in1
edge CGRA0.PE_1_0.SW0.out5 CGRA0.PE_1_0.REG0.in0
edge CGRA0.PE_1_0.SW0.out6 CGRA0.PE_1_0.FULLCONN_ALU0.in2
edge CGRA0.PE_1_0.SW0.out6 CGRA0.PE_1_0.REG0.in1
edge CGRA0.PE_1_0.SW0.out7 CGRA0.PE_1_0.REG0.in0
edge CGRA0.PE_1_0.SW0.out8 CGRA0.PE_1_0.REG0.in1
edge CGRA0.PE_1_0.FULLCONN_ALU0.in0 CGRA0.PE_1_0.FULLCONN_ALU0.out0
edge CGRA0.PE_1_0.FULLCONN_ALU0.in0 CGRA0.PE_1_0.FULLCONN_ALU0.out1
edge CGRA0.PE_1_0.FULLCONN_ALU0.in0 CGRA0.PE_1_0.FULLCONN_ALU0.out2
edge CGRA0.PE_1_0.FULLCONN_ALU0.in1 CGRA0.PE_1_0.FULLCONN_ALU0.out0
edge CGRA0.PE_1_0.FULLCONN_ALU0.in1 CGRA0.PE_1_0.FULLCONN_ALU0.out1
edge CGRA0.PE_1_0.FULLCONN_ALU0.in1 CGRA0.PE_1_0.FULLCONN_ALU0.out2
edge CGRA0.PE_1_0.FULLCONN_ALU0.in2 CGRA0.PE_1_0.FULLCONN_ALU0.out0
edge CGRA0.PE_1_0.FULLCONN_ALU0.in2 CGRA0.PE_1_0.FULLCONN_ALU0.out1
edge CGRA0.PE_1_0.FULLCONN_ALU0.in2 CGRA0.PE_1_0.FULLCONN_ALU0.out2
edge CGRA0.PE_1_0.FULLCONN_ALU0.in3 CGRA0.PE_1_0.FULLCONN_ALU0.out0
edge CGRA0.PE_1_0.FULLCONN_ALU0.in3 CGRA0.PE_1_0.FULLCONN_ALU0.out1
edge CGRA0.PE_1_0.FULLCONN_ALU0.in3 CGRA0.PE_1_0.FULLCONN_ALU0.out2
edge CGRA0.PE_1_0.FULLCONN_ALU0.out0 CGRA0.PE_1_0.ALU0.in0
edge CGRA0.PE_1_0.FULLCONN_ALU0.out1 CGRA0.PE_1_0.ALU0.in1
edge CGRA0.PE_1_0.FULLCONN_ALU0.out2 CGRA0.PE_1_0.ALU0.in2
edge CGRA0.PE_1_1.in0 CGRA0.PE_1_1.SW0.in0
edge CGRA0.PE_1_1.in1 CGRA0.PE_1_1.SW0.in1
edge CGRA0.PE_1_1.in2 CGRA0.PE_1_1.SW0.in2
edge CGRA0.PE_1_1.in3 CGRA0.PE_1_1.SW0.in3
edge CGRA0.PE_1_1.out0 CGRA0.PE_0_1.in0
edge CGRA0.PE_1_1.out0 CGRA0.mem_0.in4
edge CGRA0.PE_1_1.out0 CGRA0.mem_10.in4
edge CGRA0.PE_1_1.out1 CGRA0.PE_1_2.in1
edge CGRA0.PE_1_1.out1 CGRA0.mem_0.in5
edge CGRA0.PE_1_1.out1 CGRA0.mem_10.in5
edge CGRA0.PE_1_1.out2 CGRA0.PE_2_1.in2
edge CGRA0.PE_1_1.out2 CGRA0.mem_0.in6
edge CGRA0.PE_1_1.out2 CGRA0.mem_10.in6
edge CGRA0.PE_1_1.out3 CGRA0.PE_1_0.in3
edge CGRA0.PE_1_1.out3 CGRA0.mem_0.in7
edge CGRA0.PE_1_1.out3 CGRA0.mem_10.in7
edge CGRA0.PE_1_1.ALU0 CGRA0.PE_1_1.ALU0.out0
edge CGRA0.PE_1_1.ALU0.in0 CGRA0.PE_1_1.ALU0
edge CGRA0.PE_1_1.ALU0.in1 CGRA0.PE_1_1.ALU0
edge CGRA0.PE_1_1.ALU0.in2 CGRA0.PE_1_1.ALU0
edge CGRA0.PE_1_1.ALU0.out0 CGRA0.PE_1_1.SW0.in4
edge CGRA0.PE_1_1.CONST0 CGRA0.PE_1_1.CONST0.out0
edge CGRA0.PE_1_1.CONST0.in0 CGRA0.PE_1_1.CONST0
edge CGRA0.PE_1_1.CONST0.out0 CGRA0.PE_1_1.SW0.in5
edge CGRA0.PE_1_1.CONST0.out0 CGRA0.PE_1_1.FULLCONN_ALU0.in3
edge CGRA0.PE_1_1.REG0 CGRA0.PE_1_1.REG0.out0
edge CGRA0.PE_1_1.REG0.in0 CGRA0.PE_1_1.REG0
edge CGRA0.PE_1_1.REG0.in1 CGRA0.PE_1_1.REG0
edge CGRA0.PE_1_1.REG0.out0 CGRA0.PE_1_1.SW0.in5
edge CGRA0.PE_1_1.REG0.out0 CGRA0.PE_1_1.SW0.in6
edge CGRA0.PE_1_1.SW0.in0 CGRA0.PE_1_1.SW0.out0
edge CGRA0.PE_1_1.SW0.in0 CGRA0.PE_1_1.SW0.out1
edge CGRA0.PE_1_1.SW0.in0 CGRA0.PE_1_1.SW0.out2
edge CGRA0.PE_1_1.SW0.in0 CGRA0.PE_1_1.SW0.out3
edge CGRA0.PE_1_1.SW0.in0 CGRA0.PE_1_1.SW0.out4
edge CGRA0.PE_1_1.SW0.in0 CGRA0.PE_1_1.SW0.out5
edge CGRA0.PE_1_1.SW0.in0 CGRA0.PE_1_1.SW0.out6
edge CGRA0.PE_1_1.SW0.in0 CGRA0.PE_1_1.SW0.out7
edge CGRA0.PE_1_1.SW0.in0 CGRA0.PE_1_1.SW0.out8
edge CGRA0.PE_1_1.SW0.in0 CGRA0.PE_1_1.SW0.out0
edge CGRA0.PE_1_1.SW0.in0 CGRA0.PE_1_1.SW0.out1
edge CGRA0.PE_1_1.SW0.in0 CGRA0.PE_1_1.SW0.out2
edge CGRA0.PE_1_1.SW0.in0 CGRA0.PE_1_1.SW0.out3
edge CGRA0.PE_1_1.SW0.in1 CGRA0.PE_1_1.SW0.out0
edge CGRA0.PE_1_1.SW0.in1 CGRA0.PE_1_1.SW0.out1
edge CGRA0.PE_1_1.SW0.in1 CGRA0.PE_1_1.SW0.out2
edge CGRA0.PE_1_1.SW0.in1 CGRA0.PE_1_1.SW0.out3
edge CGRA0.PE_1_1.SW0.in1 CGRA0.PE_1_1.SW0.out4
edge CGRA0.PE_1_1.SW0.in1 CGRA0.PE_1_1.SW0.out5
edge CGRA0.PE_1_1.SW0.in1 CGRA0.PE_1_1.SW0.out6
edge CGRA0.PE_1_1.SW0.in1 CGRA0.PE_1_1.SW0.out7
edge CGRA0.PE_1_1.SW0.in1 CGRA0.PE_1_1.SW0.out8
edge CGRA0.PE_1_1.SW0.in1 CGRA0.PE_1_1.SW0.out0
edge CGRA0.PE_1_1.SW0.in1 CGRA0.PE_1_1.SW0.out1
edge CGRA0.PE_1_1.SW0.in1 CGRA0.PE_1_1.SW0.out2
edge CGRA0.PE_1_1.SW0.in1 CGRA0.PE_1_1.SW0.out3
edge CGRA0.PE_1_1.SW0.in2 CGRA0.PE_1_1.SW0.out0
edge CGRA0.PE_1_1.SW0.in2 CGRA0.PE_1_1.SW0.out1
edge CGRA0.PE_1_1.SW0.in2 CGRA0.PE_1_1.SW0.out2
edge CGRA0.PE_1_1.SW0.in2 CGRA0.PE_1_1.SW0.out3
edge CGRA0.PE_1_1.SW0.in2 CGRA0.PE_1_1.SW0.out4
edge CGRA0.PE_1_1.SW0.in2 CGRA0.PE_1_1.SW0.out5
edge CGRA0.PE_1_1.SW0.in2 CGRA0.PE_1_1.SW0.out6
edge CGRA0.PE_1_1.SW0.in2 CGRA0.PE_1_1.SW0.out7
edge CGRA0.PE_1_1.SW0.in2 CGRA0.PE_1_1.SW0.out8
edge CGRA0.PE_1_1.SW0.in2 CGRA0.PE_1_1.SW0.out0
edge CGRA0.PE_1_1.SW0.in2 CGRA0.PE_1_1.SW0.out1
edge CGRA0.PE_1_1.SW0.in2 CGRA0.PE_1_1.SW0.out2
edge CGRA0.PE_1_1.SW0.in2 CGRA0.PE_1_1.SW0.out3
edge CGRA0.PE_1_1.SW0.in3 CGRA0.PE_1_1.SW0.out0
edge CGRA0.PE_1_1.SW0.in3 CGRA0.PE_1_1.SW0.out1
edge CGRA0.PE_1_1.SW0.in3 CGRA0.PE_1_1.SW0.out2
edge CGRA0.PE_1_1.SW0.in3 CGRA0.PE_1_1.SW0.out3
edge CGRA0.PE_1_1.SW0.in3 CGRA0.PE_1_1.SW0.out4
edge CGRA0.PE_1_1.SW0.in3 CGRA0.PE_1_1.SW0.out5
edge CGRA0.PE_1_1.SW0.in3 CGRA0.PE_1_1.SW0.out6
edge CGRA0.PE_1_1.SW0.in3 CGRA0.PE_1_1.SW0.out7
edge CGRA0.PE_1_1.SW0.in3 CGRA0.PE_1_1.SW0.out8
edge CGRA0.PE_1_1.SW0.in3 CGRA0.PE_1_1.SW0.out0
edge CGRA0.PE_1_1.SW0.in3 CGRA0.PE_1_1.SW0.out1
edge CGRA0.PE_1_1.SW0.in3 CGRA0.PE_1_1.SW0.out2
edge CGRA0.PE_1_1.SW0.in3 CGRA0.PE_1_1.SW0.out3
edge CGRA0.PE_1_1.SW0.in4 CGRA0.PE_1_1.SW0.out0
edge CGRA0.PE_1_1.SW0.in4 CGRA0.PE_1_1.SW0.out1
edge CGRA0.PE_1_1.SW0.in4 CGRA0.PE_1_1.SW0.out2
edge CGRA0.PE_1_1.SW0.in4 CGRA0.PE_1_1.SW0.out3
edge CGRA0.PE_1_1.SW0.in4 CGRA0.PE_1_1.SW0.out4
edge CGRA0.PE_1_1.SW0.in4 CGRA0.PE_1_1.SW0.out5
edge CGRA0.PE_1_1.SW0.in4 CGRA0.PE_1_1.SW0.out6
edge CGRA0.PE_1_1.SW0.in4 CGRA0.PE_1_1.SW0.out7
edge CGRA0.PE_1_1.SW0.in4 CGRA0.PE_1_1.SW0.out8
edge CGRA0.PE_1_1.SW0.in5 CGRA0.PE_1_1.SW0.out0
edge CGRA0.PE_1_1.SW0.in5 CGRA0.PE_1_1.SW0.out1
edge CGRA0.PE_1_1.SW0.in5 CGRA0.PE_1_1.SW0.out2
edge CGRA0.PE_1_1.SW0.in5 CGRA0.PE_1_1.SW0.out3
edge CGRA0.PE_1_1.SW0.in5 CGRA0.PE_1_1.SW0.out4
edge CGRA0.PE_1_1.SW0.in5 CGRA0.PE_1_1.SW0.out5
edge CGRA0.PE_1_1.SW0.in5 CGRA0.PE_1_1.SW0.out6
edge CGRA0.PE_1_1.SW0.in5 CGRA0.PE_1_1.SW0.out7
edge CGRA0.PE_1_1.SW0.in5 CGRA0.PE_1_1.SW0.out8
edge CGRA0.PE_1_1.SW0.in6 CGRA0.PE_1_1.SW0.out0
edge CGRA0.PE_1_1.SW0.in6 CGRA0.PE_1_1.SW0.out1
edge CGRA0.PE_1_1.SW0.in6 CGRA0.PE_1_1.SW0.out2
edge CGRA0.PE_1_1.SW0.in6 CGRA0.PE_1_1.SW0.out3
edge CGRA0.PE_1_1.SW0.in6 CGRA0.PE_1_1.SW0.out4
edge CGRA0.PE_1_1.SW0.in6 CGRA0.PE_1_1.SW0.out5
edge CGRA0.PE_1_1.SW0.in6 CGRA0.PE_1_1.SW0.out6
edge CGRA0.PE_1_1.SW0.in6 CGRA0.PE_1_1.SW0.out7
edge CGRA0.PE_1_1.SW0.in6 CGRA0.PE_1_1.SW0.out8
edge CGRA0.PE_1_1.SW0.out0 CGRA0.PE_1_1.out0
edge CGRA0.PE_1_1.SW0.out1 CGRA0.PE_1_1.out1
edge CGRA0.PE_1_1.SW0.out2 CGRA0.PE_1_1.out2
edge CGRA0.PE_1_1.SW0.out3 CGRA0.PE_1_1.out3
edge CGRA0.PE_1_1.SW0.out4 CGRA0.PE_1_1.FULLCONN_ALU0.in0
edge CGRA0.PE_1_1.SW0.out5 CGRA0.PE_1_1.FULLCONN_ALU0.in1
edge CGRA0.PE_1_1.SW0.out5 CGRA0.PE_1_1.REG0.in0
edge CGRA0.PE_1_1.SW0.out6 CGRA0.PE_1_1.FULLCONN_ALU0.in2
edge CGRA0.PE_1_1.SW0.out6 CGRA0.PE_1_1.REG0.in1
edge CGRA0.PE_1_1.SW0.out7 CGRA0.PE_1_1.REG0.in0
edge CGRA0.PE_1_1.SW0.out8 CGRA0.PE_1_1.REG0.in1
edge CGRA0.PE_1_1.FULLCONN_ALU0.in0 CGRA0.PE_1_1.FULLCONN_ALU0.out0
edge CGRA0.PE_1_1.FULLCONN_ALU0.in0 CGRA0.PE_1_1.FULLCONN_ALU0.out1
edge CGRA0.PE_1_1.FULLCONN_ALU0.in0 CGRA0.PE_1_1.FULLCONN_ALU0.out2
edge CGRA0.PE_1_1.FULLCONN_ALU0.in1 CGRA0.PE_1_1.FULLCONN_ALU0.out0
edge CGRA0.PE_1_1.FULLCONN_ALU0.in1 CGRA0.PE_1_1.FULLCONN_ALU0.out1
edge CGRA0.PE_1_1.FULLCONN_ALU0.in1 CGRA0.PE_1_1.FULLCONN_ALU0.out2
edge CGRA0.PE_1_1.FULLCONN_ALU0.in2 CGRA0.PE_1_1.FULLCONN_ALU0.out0
edge CGRA0.PE_1_1.FULLCONN_ALU0.in2 CGRA0.PE_1_1.FULLCONN_ALU0.out1
edge CGRA0.PE_1_1.FULLCONN_ALU0.in2 CGRA0.PE_1_1.FULLCONN_ALU0.out2
edge CGRA0.PE_1_1.FULLCONN_ALU0.in3 CGRA0.PE_1_1.FULLCONN_ALU0.out0
edge CGRA0.PE_1_1.FULLCONN_ALU0.in3 CGRA0.PE_1_1.FULLCONN_ALU0.out1
edge CGRA0.PE_1_1.FULLCONN_ALU0.in3 CGRA0.PE_1_1.FULLCONN_ALU0.out2
edge CGRA0.PE_1_1.FULLCONN_ALU0.out0 CGRA0.PE_1_1.ALU0.in0
edge CGRA0.PE_1_1.FULLCONN_ALU0.out1 CGRA0.PE_1_1.ALU0.in1
edge CGRA0.PE_1_1.FULLCONN_ALU0.out2 CGRA0.PE_1_1.ALU0.in2
edge CGRA0.PE_1_2.in0 CGRA0.PE_1_2.SW0.in0
edge CGRA0.PE_1_2.in1 CGRA0.PE_1_2.SW0.in1
edge CGRA0.PE_1_2.in2 CGRA0.PE_1_2.SW0.in2
edge CGRA0.PE_1_2.in3 CGRA0.PE_1_2.SW0.in3
edge CGRA0.PE_1_2.out0 CGRA0.PE_0_2.in0
edge CGRA0.PE_1_2.out0 CGRA0.mem_0.in4
edge CGRA0.PE_1_2.out0 CGRA0.mem_10.in4
edge CGRA0.PE_1_2.out1 CGRA0.PE_1_3.in1
edge CGRA0.PE_1_2.out1 CGRA0.mem_0.in5
edge CGRA0.PE_1_2.out1 CGRA0.mem_10.in5
edge CGRA0.PE_1_2.out2 CGRA0.PE_2_2.in2
edge CGRA0.PE_1_2.out2 CGRA0.mem_0.in6
edge CGRA0.PE_1_2.out2 CGRA0.mem_10.in6
edge CGRA0.PE_1_2.out3 CGRA0.PE_1_1.in3
edge CGRA0.PE_1_2.out3 CGRA0.mem_0.in7
edge CGRA0.PE_1_2.out3 CGRA0.mem_10.in7
edge CGRA0.PE_1_2.ALU0 CGRA0.PE_1_2.ALU0.out0
edge CGRA0.PE_1_2.ALU0.in0 CGRA0.PE_1_2.ALU0
edge CGRA0.PE_1_2.ALU0.in1 CGRA0.PE_1_2.ALU0
edge CGRA0.PE_1_2.ALU0.in2 CGRA0.PE_1_2.ALU0
edge CGRA0.PE_1_2.ALU0.out0 CGRA0.PE_1_2.SW0.in4
edge CGRA0.PE_1_2.CONST0 CGRA0.PE_1_2.CONST0.out0
edge CGRA0.PE_1_2.CONST0.in0 CGRA0.PE_1_2.CONST0
edge CGRA0.PE_1_2.CONST0.out0 CGRA0.PE_1_2.SW0.in5
edge CGRA0.PE_1_2.CONST0.out0 CGRA0.PE_1_2.FULLCONN_ALU0.in3
edge CGRA0.PE_1_2.REG0 CGRA0.PE_1_2.REG0.out0
edge CGRA0.PE_1_2.REG0.in0 CGRA0.PE_1_2.REG0
edge CGRA0.PE_1_2.REG0.in1 CGRA0.PE_1_2.REG0
edge CGRA0.PE_1_2.REG0.out0 CGRA0.PE_1_2.SW0.in5
edge CGRA0.PE_1_2.REG0.out0 CGRA0.PE_1_2.SW0.in6
edge CGRA0.PE_1_2.SW0.in0 CGRA0.PE_1_2.SW0.out0
edge CGRA0.PE_1_2.SW0.in0 CGRA0.PE_1_2.SW0.out1
edge CGRA0.PE_1_2.SW0.in0 CGRA0.PE_1_2.SW0.out2
edge CGRA0.PE_1_2.SW0.in0 CGRA0.PE_1_2.SW0.out3
edge CGRA0.PE_1_2.SW0.in0 CGRA0.PE_1_2.SW0.out4
edge CGRA0.PE_1_2.SW0.in0 CGRA0.PE_1_2.SW0.out5
edge CGRA0.PE_1_2.SW0.in0 CGRA0.PE_1_2.SW0.out6
edge CGRA0.PE_1_2.SW0.in0 CGRA0.PE_1_2.SW0.out7
edge CGRA0.PE_1_2.SW0.in0 CGRA0.PE_1_2.SW0.out8
edge CGRA0.PE_1_2.SW0.in0 CGRA0.PE_1_2.SW0.out0
edge CGRA0.PE_1_2.SW0.in0 CGRA0.PE_1_2.SW0.out1
edge CGRA0.PE_1_2.SW0.in0 CGRA0.PE_1_2.SW0.out2
edge CGRA0.PE_1_2.SW0.in0 CGRA0.PE_1_2.SW0.out3
edge CGRA0.PE_1_2.SW0.in1 CGRA0.PE_1_2.SW0.out0
edge CGRA0.PE_1_2.SW0.in1 CGRA0.PE_1_2.SW0.out1
edge CGRA0.PE_1_2.SW0.in1 CGRA0.PE_1_2.SW0.out2
edge CGRA0.PE_1_2.SW0.in1 CGRA0.PE_1_2.SW0.out3
edge CGRA0.PE_1_2.SW0.in1 CGRA0.PE_1_2.SW0.out4
edge CGRA0.PE_1_2.SW0.in1 CGRA0.PE_1_2.SW0.out5
edge CGRA0.PE_1_2.SW0.in1 CGRA0.PE_1_2.SW0.out6
edge CGRA0.PE_1_2.SW0.in1 CGRA0.PE_1_2.SW0.out7
edge CGRA0.PE_1_2.SW0.in1 CGRA0.PE_1_2.SW0.out8
edge CGRA0.PE_1_2.SW0.in1 CGRA0.PE_1_2.SW0.out0
edge CGRA0.PE_1_2.SW0.in1 CGRA0.PE_1_2.SW0.out1
edge CGRA0.PE_1_2.SW0.in1 CGRA0.PE_1_2.SW0.out2
edge CGRA0.PE_1_2.SW0.in1 CGRA0.PE_1_2.SW0.out3
edge CGRA0.PE_1_2.SW0.in2 CGRA0.PE_1_2.SW0.out0
edge CGRA0.PE_1_2.SW0.in2 CGRA0.PE_1_2.SW0.out1
edge CGRA0.PE_1_2.SW0.in2 CGRA0.PE_1_2.SW0.out2
edge CGRA0.PE_1_2.SW0.in2 CGRA0.PE_1_2.SW0.out3
edge CGRA0.PE_1_2.SW0.in2 CGRA0.PE_1_2.SW0.out4
edge CGRA0.PE_1_2.SW0.in2 CGRA0.PE_1_2.SW0.out5
edge CGRA0.PE_1_2.SW0.in2 CGRA0.PE_1_2.SW0.out6
edge CGRA0.PE_1_2.SW0.in2 CGRA0.PE_1_2.SW0.out7
edge CGRA0.PE_1_2.SW0.in2 CGRA0.PE_1_2.SW0.out8
edge CGRA0.PE_1_2.SW0.in2 CGRA0.PE_1_2.SW0.out0
edge CGRA0.PE_1_2.SW0.in2 CGRA0.PE_1_2.SW0.out1
edge CGRA0.PE_1_2.SW0.in2 CGRA0.PE_1_2.SW0.out2
edge CGRA0.PE_1_2.SW0.in2 CGRA0.PE_1_2.SW0.out3
edge CGRA0.PE_1_2.SW0.in3 CGRA0.PE_1_2.SW0.out0
edge CGRA0.PE_1_2.SW0.in3 CGRA0.PE_1_2.SW0.out1
edge CGRA0.PE_1_2.SW0.in3 CGRA0.PE_1_2.SW0.out2
edge CGRA0.PE_1_2.SW0.in3 CGRA0.PE_1_2.SW0.out3
edge CGRA0.PE_1_2.SW0.in3 CGRA0.PE_1_2.SW0.out4
edge CGRA0.PE_1_2.SW0.in3 CGRA0.PE_1_2.SW0.out5
edge CGRA0.PE_1_2.SW0.in3 CGRA0.PE_1_2.SW0.out6
edge CGRA0.PE_1_2.SW0.in3 CGRA0.PE_1_2.SW0.out7
edge CGRA0.PE_1_2.SW0.in3 CGRA0.PE_1_2.SW0.out8
edge CGRA0.PE_1_2.SW0.in3 CGRA0.PE_1_2.SW0.out0
edge CGRA0.PE_1_2.SW0.in3 CGRA0.PE_1_2.SW0.out1
edge CGRA0.PE_1_2.SW0.in3 CGRA0.PE_1_2.SW0.out2
edge CGRA0.PE_1_2.SW0.in3 CGRA0.PE_1_2.SW0.out3
edge CGRA0.PE_1_2.SW0.in4 CGRA0.PE_1_2.SW0.out0
edge CGRA0.PE_1_2.SW0.in4 CGRA0.PE_1_2.SW0.out1
edge CGRA0.PE_1_2.SW0.in4 CGRA0.PE_1_2.SW0.out2
edge CGRA0.PE_1_2.SW0.in4 CGRA0.PE_1_2.SW0.out3
edge CGRA0.PE_1_2.SW0.in4 CGRA0.PE_1_2.SW0.out4
edge CGRA0.PE_1_2.SW0.in4 CGRA0.PE_1_2.SW0.out5
edge CGRA0.PE_1_2.SW0.in4 CGRA0.PE_1_2.SW0.out6
edge CGRA0.PE_1_2.SW0.in4 CGRA0.PE_1_2.SW0.out7
edge CGRA0.PE_1_2.SW0.in4 CGRA0.PE_1_2.SW0.out8
edge CGRA0.PE_1_2.SW0.in5 CGRA0.PE_1_2.SW0.out0
edge CGRA0.PE_1_2.SW0.in5 CGRA0.PE_1_2.SW0.out1
edge CGRA0.PE_1_2.SW0.in5 CGRA0.PE_1_2.SW0.out2
edge CGRA0.PE_1_2.SW0.in5 CGRA0.PE_1_2.SW0.out3
edge CGRA0.PE_1_2.SW0.in5 CGRA0.PE_1_2.SW0.out4
edge CGRA0.PE_1_2.SW0.in5 CGRA0.PE_1_2.SW0.out5
edge CGRA0.PE_1_2.SW0.in5 CGRA0.PE_1_2.SW0.out6
edge CGRA0.PE_1_2.SW0.in5 CGRA0.PE_1_2.SW0.out7
edge CGRA0.PE_1_2.SW0.in5 CGRA0.PE_1_2.SW0.out8
edge CGRA0.PE_1_2.SW0.in6 CGRA0.PE_1_2.SW0.out0
edge CGRA0.PE_1_2.SW0.in6 CGRA0.PE_1_2.SW0.out1
edge CGRA0.PE_1_2.SW0.in6 CGRA0.PE_1_2.SW0.out2
edge CGRA0.PE_1_2.SW0.in6 CGRA0.PE_1_2.SW0.out3
edge CGRA0.PE_1_2.SW0.in6 CGRA0.PE_1_2.SW0.out4
edge CGRA0.PE_1_2.SW0.in6 CGRA0.PE_1_2.SW0.out5
edge CGRA0.PE_1_2.SW0.in6 CGRA0.PE_1_2.SW0.out6
edge CGRA0.PE_1_2.SW0.in6 CGRA0.PE_1_2.SW0.out7
edge CGRA0.PE_1_2.SW0.in6 CGRA0.PE_1_2.SW0.out8
edge CGRA0.PE_1_2.SW0.out0 CGRA0.PE_1_2.out0
edge CGRA0.PE_1_2.SW0.out1 CGRA0.PE_1_2.out1
edge CGRA0.PE_1_2.SW0.out2 CGRA0.PE_1_2.out2
edge CGRA0.PE_1_2.SW0.out3 CGRA0.PE_1_2.out3
edge CGRA0.PE_1_2.SW0.out4 CGRA0.PE_1_2.FULLCONN_ALU0.in0
edge CGRA0.PE_1_2.SW0.out5 CGRA0.PE_1_2.FULLCONN_ALU0.in1
edge CGRA0.PE_1_2.SW0.out5 CGRA0.PE_1_2.REG0.in0
edge CGRA0.PE_1_2.SW0.out6 CGRA0.PE_1_2.FULLCONN_ALU0.in2
edge CGRA0.PE_1_2.SW0.out6 CGRA0.PE_1_2.REG0.in1
edge CGRA0.PE_1_2.SW0.out7 CGRA0.PE_1_2.REG0.in0
edge CGRA0.PE_1_2.SW0.out8 CGRA0.PE_1_2.REG0.in1
edge CGRA0.PE_1_2.FULLCONN_ALU0.in0 CGRA0.PE_1_2.FULLCONN_ALU0.out0
edge CGRA0.PE_1_2.FULLCONN_ALU0.in0 CGRA0.PE_1_2.FULLCONN_ALU0.out1
edge CGRA0.PE_1_2.FULLCONN_ALU0.in0 CGRA0.PE_1_2.FULLCONN_ALU0.out2
edge CGRA0.PE_1_2.FULLCONN_ALU0.in1 CGRA0.PE_1_2.FULLCONN_ALU0.out0
edge CGRA0.PE_1_2.FULLCONN_ALU0.in1 CGRA0.PE_1_2.FULLCONN_ALU0.out1
edge CGRA0.PE_1_2.FULLCONN_ALU0.in1 CGRA0.PE_1_2.FULLCONN_ALU0.out2
edge CGRA0.PE_1_2.FULLCONN_ALU0.in2 CGRA0.PE_1_2.FULLCONN_ALU0.out0
edge CGRA0.PE_1_2.FULLCONN_ALU0.in2 CGRA0.PE_1_2.FULLCONN_ALU0.out1
edge CGRA0.PE_1_2.FULLCONN_ALU0.in2 CGRA0.PE_1_2.FULLCONN_ALU0.out2
edge CGRA0.PE_1_2.FULLCONN_ALU0.in3 CGRA0.PE_1_2.FULLCONN_ALU0.out0
edge CGRA0.PE_1_2.FULLCONN_ALU0.in3 CGRA0.PE_1_2.FULLCONN_ALU0.out1
edge CGRA0.PE_1_2.FULLCONN_ALU0.in3 CGRA0.PE_1_2.FULLCONN_ALU0.out2
edge CGRA0.PE_1_2.FULLCONN_ALU0.out0 CGRA0.PE_1_2.ALU0.in0
edge CGRA0.PE_1_2.FULLCONN_ALU0.out1 CGRA0.PE_1_2.ALU0.in1
edge CGRA0.PE_1_2.FULLCONN_ALU0.out2 CGRA0.PE_1_2.ALU0.in2
edge CGRA0.PE_1_3.in0 CGRA0.PE_1_3.SW0.in0
edge CGRA0.PE_1_3.in1 CGRA0.PE_1_3.SW0.in1
edge CGRA0.PE_1_3.in2 CGRA0.PE_1_3.SW0.in2
edge CGRA0.PE_1_3.in3 CGRA0.PE_1_3.SW0.in3
edge CGRA0.PE_1_3.out0 CGRA0.PE_0_3.in0
edge CGRA0.PE_1_3.out0 CGRA0.mem_0.in4
edge CGRA0.PE_1_3.out0 CGRA0.mem_10.in4
edge CGRA0.PE_1_3.out1 CGRA0.PE_1_4.in1
edge CGRA0.PE_1_3.out1 CGRA0.mem_0.in5
edge CGRA0.PE_1_3.out1 CGRA0.mem_10.in5
edge CGRA0.PE_1_3.out2 CGRA0.PE_2_3.in2
edge CGRA0.PE_1_3.out2 CGRA0.mem_0.in6
edge CGRA0.PE_1_3.out2 CGRA0.mem_10.in6
edge CGRA0.PE_1_3.out3 CGRA0.PE_1_2.in3
edge CGRA0.PE_1_3.out3 CGRA0.mem_0.in7
edge CGRA0.PE_1_3.out3 CGRA0.mem_10.in7
edge CGRA0.PE_1_3.ALU0 CGRA0.PE_1_3.ALU0.out0
edge CGRA0.PE_1_3.ALU0.in0 CGRA0.PE_1_3.ALU0
edge CGRA0.PE_1_3.ALU0.in1 CGRA0.PE_1_3.ALU0
edge CGRA0.PE_1_3.ALU0.in2 CGRA0.PE_1_3.ALU0
edge CGRA0.PE_1_3.ALU0.out0 CGRA0.PE_1_3.SW0.in4
edge CGRA0.PE_1_3.CONST0 CGRA0.PE_1_3.CONST0.out0
edge CGRA0.PE_1_3.CONST0.in0 CGRA0.PE_1_3.CONST0
edge CGRA0.PE_1_3.CONST0.out0 CGRA0.PE_1_3.SW0.in5
edge CGRA0.PE_1_3.CONST0.out0 CGRA0.PE_1_3.FULLCONN_ALU0.in3
edge CGRA0.PE_1_3.REG0 CGRA0.PE_1_3.REG0.out0
edge CGRA0.PE_1_3.REG0.in0 CGRA0.PE_1_3.REG0
edge CGRA0.PE_1_3.REG0.in1 CGRA0.PE_1_3.REG0
edge CGRA0.PE_1_3.REG0.out0 CGRA0.PE_1_3.SW0.in5
edge CGRA0.PE_1_3.REG0.out0 CGRA0.PE_1_3.SW0.in6
edge CGRA0.PE_1_3.SW0.in0 CGRA0.PE_1_3.SW0.out0
edge CGRA0.PE_1_3.SW0.in0 CGRA0.PE_1_3.SW0.out1
edge CGRA0.PE_1_3.SW0.in0 CGRA0.PE_1_3.SW0.out2
edge CGRA0.PE_1_3.SW0.in0 CGRA0.PE_1_3.SW0.out3
edge CGRA0.PE_1_3.SW0.in0 CGRA0.PE_1_3.SW0.out4
edge CGRA0.PE_1_3.SW0.in0 CGRA0.PE_1_3.SW0.out5
edge CGRA0.PE_1_3.SW0.in0 CGRA0.PE_1_3.SW0.out6
edge CGRA0.PE_1_3.SW0.in0 CGRA0.PE_1_3.SW0.out7
edge CGRA0.PE_1_3.SW0.in0 CGRA0.PE_1_3.SW0.out8
edge CGRA0.PE_1_3.SW0.in0 CGRA0.PE_1_3.SW0.out0
edge CGRA0.PE_1_3.SW0.in0 CGRA0.PE_1_3.SW0.out1
edge CGRA0.PE_1_3.SW0.in0 CGRA0.PE_1_3.SW0.out2
edge CGRA0.PE_1_3.SW0.in0 CGRA0.PE_1_3.SW0.out3
edge CGRA0.PE_1_3.SW0.in1 CGRA0.PE_1_3.SW0.out0
edge CGRA0.PE_1_3.SW0.in1 CGRA0.PE_1_3.SW0.out1
edge CGRA0.PE_1_3.SW0.in1 CGRA0.PE_1_3.SW0.out2
edge CGRA0.PE_1_3.SW0.in1 CGRA0.PE_1_3.SW0.out3
edge CGRA0.PE_1_3.SW0.in1 CGRA0.PE_1_3.SW0.out4
edge CGRA0.PE_1_3.SW0.in1 CGRA0.PE_1_3.SW0.out5
edge CGRA0.PE_1_3.SW0.in1 CGRA0.PE_1_3.SW0.out6
edge CGRA0.PE_1_3.SW0.in1 CGRA0.PE_1_3.SW0.out7
edge CGRA0.PE_1_3.SW0.in1 CGRA0.PE_1_3.SW0.out8
edge CGRA0.PE_1_3.SW0.in1 CGRA0.PE_1_3.SW0.out0
edge CGRA0.PE_1_3.SW0.in1 CGRA0.PE_1_3.SW0.out1
edge CGRA0.PE_1_3.SW0.in1 CGRA0.PE_1_3.SW0.out2
edge CGRA0.PE_1_3.SW0.in1 CGRA0.PE_1_3.SW0.out3
edge CGRA0.PE_1_3.SW0.in2 CGRA0.PE_1_3.SW0.out0
edge CGRA0.PE_1_3.SW0.in2 CGRA0.PE_1_3.SW0.out1
edge CGRA0.PE_1_3.SW0.in2 CGRA0.PE_1_3.SW0.out2
edge CGRA0.PE_1_3.SW0.in2 CGRA0.PE_1_3.SW0.out3
edge CGRA0.PE_1_3.SW0.in2 CGRA0.PE_1_3.SW0.out4
edge CGRA0.PE_1_3.SW0.in2 CGRA0.PE_1_3.SW0.out5
edge CGRA0.PE_1_3.SW0.in2 CGRA0.PE_1_3.SW0.out6
edge CGRA0.PE_1_3.SW0.in2 CGRA0.PE_1_3.SW0.out7
edge CGRA0.PE_1_3.SW0.in2 CGRA0.PE_1_3.SW0.out8
edge CGRA0.PE_1_3.SW0.in2 CGRA0.PE_1_3.SW0.out0
edge CGRA0.PE_1_3.SW0.in2 CGRA0.PE_1_3.SW0.out1
edge CGRA0.PE_1_3.SW0.in2 CGRA0.PE_1_3.SW0.out2
edge CGRA0.PE_1_3.SW0.in2 CGRA0.PE_1_3.SW0.out3
edge CGRA0.PE_1_3.SW0.in3 CGRA0.PE_1_3.SW0.out0
edge CGRA0.PE_1_3.SW0.in3 CGRA0.PE_1_3.SW0.out1
edge CGRA0.PE_1_3.SW0.in3 CGRA0.PE_1_3.SW0.out2
edge CGRA0.PE_1_3.SW0.in3 CGRA0.PE_1_3.SW0.out3
edge CGRA0.PE_1_3.SW0.in3 CGRA0.PE_1_3.SW0.out4
edge CGRA0.PE_1_3.SW0.in3 CGRA0.PE_1_3.SW0.out5
edge CGRA0.PE_1_3.SW0.in3 CGRA0.PE_1_3.SW0.out6
edge CGRA0.PE_1_3.SW0.in3 CGRA0.PE_1_3.SW0.out7
edge CGRA0.PE_1_3.SW0.in3 CGRA0.PE_1_3.SW0.out8
edge CGRA0.PE_1_3.SW0.in3 CGRA0.PE_1_3.SW0.out0
edge CGRA0.PE_1_3.SW0.in3 CGRA0.PE_1_3.SW0.out1
edge CGRA0.PE_1_3.SW0.in3 CGRA0.PE_1_3.SW0.out2
edge CGRA0.PE_1_3.SW0.in3 CGRA0.PE_1_3.SW0.out3
edge CGRA0.PE_1_3.SW0.in4 CGRA0.PE_1_3.SW0.out0
edge CGRA0.PE_1_3.SW0.in4 CGRA0.PE_1_3.SW0.out1
edge CGRA0.PE_1_3.SW0.in4 CGRA0.PE_1_3.SW0.out2
edge CGRA0.PE_1_3.SW0.in4 CGRA0.PE_1_3.SW0.out3
edge CGRA0.PE_1_3.SW0.in4 CGRA0.PE_1_3.SW0.out4
edge CGRA0.PE_1_3.SW0.in4 CGRA0.PE_1_3.SW0.out5
edge CGRA0.PE_1_3.SW0.in4 CGRA0.PE_1_3.SW0.out6
edge CGRA0.PE_1_3.SW0.in4 CGRA0.PE_1_3.SW0.out7
edge CGRA0.PE_1_3.SW0.in4 CGRA0.PE_1_3.SW0.out8
edge CGRA0.PE_1_3.SW0.in5 CGRA0.PE_1_3.SW0.out0
edge CGRA0.PE_1_3.SW0.in5 CGRA0.PE_1_3.SW0.out1
edge CGRA0.PE_1_3.SW0.in5 CGRA0.PE_1_3.SW0.out2
edge CGRA0.PE_1_3.SW0.in5 CGRA0.PE_1_3.SW0.out3
edge CGRA0.PE_1_3.SW0.in5 CGRA0.PE_1_3.SW0.out4
edge CGRA0.PE_1_3.SW0.in5 CGRA0.PE_1_3.SW0.out5
edge CGRA0.PE_1_3.SW0.in5 CGRA0.PE_1_3.SW0.out6
edge CGRA0.PE_1_3.SW0.in5 CGRA0.PE_1_3.SW0.out7
edge CGRA0.PE_1_3.SW0.in5 CGRA0.PE_1_3.SW0.out8
edge CGRA0.PE_1_3.SW0.in6 CGRA0.PE_1_3.SW0.out0
edge CGRA0.PE_1_3.SW0.in6 CGRA0.PE_1_3.SW0.out1
edge CGRA0.PE_1_3.SW0.in6 CGRA0.PE_1_3.SW0.out2
edge CGRA0.PE_1_3.SW0.in6 CGRA0.PE_1_3.SW0.out3
edge CGRA0.PE_1_3.SW0.in6 CGRA0.PE_1_3.SW0.out4
edge CGRA0.PE_1_3.SW0.in6 CGRA0.PE_1_3.SW0.out5
edge CGRA0.PE_1_3.SW0.in6 CGRA0.PE_1_3.SW0.out6
edge CGRA0.PE_1_3.SW0.in6 CGRA0.PE_1_3.SW0.out7
edge CGRA0.PE_1_3.SW0.in6 CGRA0.PE_1_3.SW0.out8
edge CGRA0.PE_1_3.SW0.out0 CGRA0.PE_1_3.out0
edge CGRA0.PE_1_3.SW0.out1 CGRA0.PE_1_3.out1
edge CGRA0.PE_1_3.SW0.out2 CGRA0.PE_1_3.out2
edge CGRA0.PE_1_3.SW0.out3 CGRA0.PE_1_3.out3
edge CGRA0.PE_1_3.SW0.out4 CGRA0.PE_1_3.FULLCONN_ALU0.in0
edge CGRA0.PE_1_3.SW0.out5 CGRA0.PE_1_3.FULLCONN_ALU0.in1
edge CGRA0.PE_1_3.SW0.out5 CGRA0.PE_1_3.REG0.in0
edge CGRA0.PE_1_3.SW0.out6 CGRA0.PE_1_3.FULLCONN_ALU0.in2
edge CGRA0.PE_1_3.SW0.out6 CGRA0.PE_1_3.REG0.in1
edge CGRA0.PE_1_3.SW0.out7 CGRA0.PE_1_3.REG0.in0
edge CGRA0.PE_1_3.SW0.out8 CGRA0.PE_1_3.REG0.in1
edge CGRA0.PE_1_3.FULLCONN_ALU0.in0 CGRA0.PE_1_3.FULLCONN_ALU0.out0
edge CGRA0.PE_1_3.FULLCONN_ALU0.in0 CGRA0.PE_1_3.FULLCONN_ALU0.out1
edge CGRA0.PE_1_3.FULLCONN_ALU0.in0 CGRA0.PE_1_3.FULLCONN_ALU0.out2
edge CGRA0.PE_1_3.FULLCONN_ALU0.in1 CGRA0.PE_1_3.FULLCONN_ALU0.out0
edge CGRA0.PE_1_3.FULLCONN_ALU0.in1 CGRA0.PE_1_3.FULLCONN_ALU0.out1
edge CGRA0.PE_1_3.FULLCONN_ALU0.in1 CGRA0.PE_1_3.FULLCONN_ALU0.out2
edge CGRA0.PE_1_3.FULLCONN_ALU0.in2 CGRA0.PE_1_3.FULLCONN_ALU0.out0
edge CGRA0.PE_1_3.FULLCONN_ALU0.in2 CGRA0.PE_1_3.FULLCONN_ALU0.out1
edge CGRA0.PE_1_3.FULLCONN_ALU0.in2 CGRA0.PE_1_3.FULLCONN_ALU0.out2
edge CGRA0.PE_1_3.FULLCONN_ALU0.in3 CGRA0.PE_1_3.FULLCONN_ALU0.out0
edge CGRA0.PE_1_3.FULLCONN_ALU0.in3 CGRA0.PE_1_3.FULLCONN_ALU0.out1
edge CGRA0.PE_1_3.FULLCONN_ALU0.in3 CGRA0.PE_1_3.FULLCONN_ALU0.out2
edge CGRA0.PE_1_3.FULLCONN_ALU0.out0 CGRA0.PE_1_3.ALU0.in0
edge CGRA0.PE_1_3.FULLCONN_ALU0.out1 CGRA0.PE_1_3.ALU0.in1
edge CGRA0.PE_1_3.FULLCONN_ALU0.out2 CGRA0.PE_1_3.ALU0.in2
edge CGRA0.PE_1_4.in0 CGRA0.PE_1_4.SW0.in0
edge CGRA0.PE_1_4.in1 CGRA0.PE_1_4.SW0.in1
edge CGRA0.PE_1_4.in2 CGRA0.PE_1_4.SW0.in2
edge CGRA0.PE_1_4.in3 CGRA0.PE_1_4.SW0.in3
edge CGRA0.PE_1_4.out0 CGRA0.PE_0_4.in0
edge CGRA0.PE_1_4.out0 CGRA0.mem_0.in4
edge CGRA0.PE_1_4.out0 CGRA0.mem_10.in4
edge CGRA0.PE_1_4.out1 CGRA0.PE_1_5.in1
edge CGRA0.PE_1_4.out1 CGRA0.mem_0.in5
edge CGRA0.PE_1_4.out1 CGRA0.mem_10.in5
edge CGRA0.PE_1_4.out2 CGRA0.PE_2_4.in2
edge CGRA0.PE_1_4.out2 CGRA0.mem_0.in6
edge CGRA0.PE_1_4.out2 CGRA0.mem_10.in6
edge CGRA0.PE_1_4.out3 CGRA0.PE_1_3.in3
edge CGRA0.PE_1_4.out3 CGRA0.mem_0.in7
edge CGRA0.PE_1_4.out3 CGRA0.mem_10.in7
edge CGRA0.PE_1_4.ALU0 CGRA0.PE_1_4.ALU0.out0
edge CGRA0.PE_1_4.ALU0.in0 CGRA0.PE_1_4.ALU0
edge CGRA0.PE_1_4.ALU0.in1 CGRA0.PE_1_4.ALU0
edge CGRA0.PE_1_4.ALU0.in2 CGRA0.PE_1_4.ALU0
edge CGRA0.PE_1_4.ALU0.out0 CGRA0.PE_1_4.SW0.in4
edge CGRA0.PE_1_4.CONST0 CGRA0.PE_1_4.CONST0.out0
edge CGRA0.PE_1_4.CONST0.in0 CGRA0.PE_1_4.CONST0
edge CGRA0.PE_1_4.CONST0.out0 CGRA0.PE_1_4.SW0.in5
edge CGRA0.PE_1_4.CONST0.out0 CGRA0.PE_1_4.FULLCONN_ALU0.in3
edge CGRA0.PE_1_4.REG0 CGRA0.PE_1_4.REG0.out0
edge CGRA0.PE_1_4.REG0.in0 CGRA0.PE_1_4.REG0
edge CGRA0.PE_1_4.REG0.in1 CGRA0.PE_1_4.REG0
edge CGRA0.PE_1_4.REG0.out0 CGRA0.PE_1_4.SW0.in5
edge CGRA0.PE_1_4.REG0.out0 CGRA0.PE_1_4.SW0.in6
edge CGRA0.PE_1_4.SW0.in0 CGRA0.PE_1_4.SW0.out0
edge CGRA0.PE_1_4.SW0.in0 CGRA0.PE_1_4.SW0.out1
edge CGRA0.PE_1_4.SW0.in0 CGRA0.PE_1_4.SW0.out2
edge CGRA0.PE_1_4.SW0.in0 CGRA0.PE_1_4.SW0.out3
edge CGRA0.PE_1_4.SW0.in0 CGRA0.PE_1_4.SW0.out4
edge CGRA0.PE_1_4.SW0.in0 CGRA0.PE_1_4.SW0.out5
edge CGRA0.PE_1_4.SW0.in0 CGRA0.PE_1_4.SW0.out6
edge CGRA0.PE_1_4.SW0.in0 CGRA0.PE_1_4.SW0.out7
edge CGRA0.PE_1_4.SW0.in0 CGRA0.PE_1_4.SW0.out8
edge CGRA0.PE_1_4.SW0.in0 CGRA0.PE_1_4.SW0.out0
edge CGRA0.PE_1_4.SW0.in0 CGRA0.PE_1_4.SW0.out1
edge CGRA0.PE_1_4.SW0.in0 CGRA0.PE_1_4.SW0.out2
edge CGRA0.PE_1_4.SW0.in0 CGRA0.PE_1_4.SW0.out3
edge CGRA0.PE_1_4.SW0.in1 CGRA0.PE_1_4.SW0.out0
edge CGRA0.PE_1_4.SW0.in1 CGRA0.PE_1_4.SW0.out1
edge CGRA0.PE_1_4.SW0.in1 CGRA0.PE_1_4.SW0.out2
edge CGRA0.PE_1_4.SW0.in1 CGRA0.PE_1_4.SW0.out3
edge CGRA0.PE_1_4.SW0.in1 CGRA0.PE_1_4.SW0.out4
edge CGRA0.PE_1_4.SW0.in1 CGRA0.PE_1_4.SW0.out5
edge CGRA0.PE_1_4.SW0.in1 CGRA0.PE_1_4.SW0.out6
edge CGRA0.PE_1_4.SW0.in1 CGRA0.PE_1_4.SW0.out7
edge CGRA0.PE_1_4.SW0.in1 CGRA0.PE_1_4.SW0.out8
edge CGRA0.PE_1_4.SW0.in1 CGRA0.PE_1_4.SW0.out0
edge CGRA0.PE_1_4.SW0.in1 CGRA0.PE_1_4.SW0.out1
edge CGRA0.PE_1_4.SW0.in1 CGRA0.PE_1_4.SW0.out2
edge CGRA0.PE_1_4.SW0.in1 CGRA0.PE_1_4.SW0.out3
edge CGRA0.PE_1_4.SW0.in2 CGRA0.PE_1_4.SW0.out0
edge CGRA0.PE_1_4.SW0.in2 CGRA0.PE_1_4.SW0.out1
edge CGRA0.PE_1_4.SW0.in2 CGRA0.PE_1_4.SW0.out2
edge CGRA0.PE_1_4.SW0.in2 CGRA0.PE_1_4.SW0.out3
edge CGRA0.PE_1_4.SW0.in2 CGRA0.PE_1_4.SW0.out4
edge CGRA0.PE_1_4.SW0.in2 CGRA0.PE_1_4.SW0.out5
edge CGRA0.PE_1_4.SW0.in2 CGRA0.PE_1_4.SW0.out6
edge CGRA0.PE_1_4.SW0.in2 CGRA0.PE_1_4.SW0.out7
edge CGRA0.PE_1_4.SW0.in2 CGRA0.PE_1_4.SW0.out8
edge CGRA0.PE_1_4.SW0.in2 CGRA0.PE_1_4.SW0.out0
edge CGRA0.PE_1_4.SW0.in2 CGRA0.PE_1_4.SW0.out1
edge CGRA0.PE_1_4.SW0.in2 CGRA0.PE_1_4.SW0.out2
edge CGRA0.PE_1_4.SW0.in2 CGRA0.PE_1_4.SW0.out3
edge CGRA0.PE_1_4.SW0.in3 CGRA0.PE_1_4.SW0.out0
edge CGRA0.PE_1_4.SW0.in3 CGRA0.PE_1_4.SW0.out1
edge CGRA0.PE_1_4.SW0.in3 CGRA0.PE_1_4.SW0.out2
edge CGRA0.PE_1_4.SW0.in3 CGRA0.PE_1_4.SW0.out3
edge CGRA0.PE_1_4.SW0.in3 CGRA0.PE_1_4.SW0.out4
edge CGRA0.PE_1_4.SW0.in3 CGRA0.PE_1_4.SW0.out5
edge CGRA0.PE_1_4.SW0.in3 CGRA0.PE_1_4.SW0.out6
edge CGRA0.PE_1_4.SW0.in3 CGRA0.PE_1_4.SW0.out7
edge CGRA0.PE_1_4.SW0.in3 CGRA0.PE_1_4.SW0.out8
edge CGRA0.PE_1_4.SW0.in3 CGRA0.PE_1_4.SW0.out0
edge CGRA0.PE_1_4.SW0.in3 CGRA0.PE_1_4.SW0.out1
edge CGRA0.PE_1_4.SW0.in3 CGRA0.PE_1_4.SW0.out2
edge CGRA0.PE_1_4.SW0.in3 CGRA0.PE_1_4.SW0.out3
edge CGRA0.PE_1_4.SW0.in4 CGRA0.PE_1_4.SW0.out0
edge CGRA0.PE_1_4.SW0.in4 CGRA0.PE_1_4.SW0.out1
edge CGRA0.PE_1_4.SW0.in4 CGRA0.PE_1_4.SW0.out2
edge CGRA0.PE_1_4.SW0.in4 CGRA0.PE_1_4.SW0.out3
edge CGRA0.PE_1_4.SW0.in4 CGRA0.PE_1_4.SW0.out4
edge CGRA0.PE_1_4.SW0.in4 CGRA0.PE_1_4.SW0.out5
edge CGRA0.PE_1_4.SW0.in4 CGRA0.PE_1_4.SW0.out6
edge CGRA0.PE_1_4.SW0.in4 CGRA0.PE_1_4.SW0.out7
edge CGRA0.PE_1_4.SW0.in4 CGRA0.PE_1_4.SW0.out8
edge CGRA0.PE_1_4.SW0.in5 CGRA0.PE_1_4.SW0.out0
edge CGRA0.PE_1_4.SW0.in5 CGRA0.PE_1_4.SW0.out1
edge CGRA0.PE_1_4.SW0.in5 CGRA0.PE_1_4.SW0.out2
edge CGRA0.PE_1_4.SW0.in5 CGRA0.PE_1_4.SW0.out3
edge CGRA0.PE_1_4.SW0.in5 CGRA0.PE_1_4.SW0.out4
edge CGRA0.PE_1_4.SW0.in5 CGRA0.PE_1_4.SW0.out5
edge CGRA0.PE_1_4.SW0.in5 CGRA0.PE_1_4.SW0.out6
edge CGRA0.PE_1_4.SW0.in5 CGRA0.PE_1_4.SW0.out7
edge CGRA0.PE_1_4.SW0.in5 CGRA0.PE_1_4.SW0.out8
edge CGRA0.PE_1_4.SW0.in6 CGRA0.PE_1_4.SW0.out0
edge CGRA0.PE_1_4.SW0.in6 CGRA0.PE_1_4.SW0.out1
edge CGRA0.PE_1_4.SW0.in6 CGRA0.PE_1_4.SW0.out2
edge CGRA0.PE_1_4.SW0.in6 CGRA0.PE_1_4.SW0.out3
edge CGRA0.PE_1_4.SW0.in6 CGRA0.PE_1_4.SW0.out4
edge CGRA0.PE_1_4.SW0.in6 CGRA0.PE_1_4.SW0.out5
edge CGRA0.PE_1_4.SW0.in6 CGRA0.PE_1_4.SW0.out6
edge CGRA0.PE_1_4.SW0.in6 CGRA0.PE_1_4.SW0.out7
edge CGRA0.PE_1_4.SW0.in6 CGRA0.PE_1_4.SW0.out8
edge CGRA0.PE_1_4.SW0.out0 CGRA0.PE_1_4.out0
edge CGRA0.PE_1_4.SW0.out1 CGRA0.PE_1_4.out1
edge CGRA0.PE_1_4.SW0.out2 CGRA0.PE_1_4.out2
edge CGRA0.PE_1_4.SW0.out3 CGRA0.PE_1_4.out3
edge CGRA0.PE_1_4.SW0.out4 CGRA0.PE_1_4.FULLCONN_ALU0.in0
edge CGRA0.PE_1_4.SW0.out5 CGRA0.PE_1_4.FULLCONN_ALU0.in1
edge CGRA0.PE_1_4.SW0.out5 CGRA0.PE_1_4.REG0.in0
edge CGRA0.PE_1_4.SW0.out6 CGRA0.PE_1_4.FULLCONN_ALU0.in2
edge CGRA0.PE_1_4.SW0.out6 CGRA0.PE_1_4.REG0.in1
edge CGRA0.PE_1_4.SW0.out7 CGRA0.PE_1_4.REG0.in0
edge CGRA0.PE_1_4.SW0.out8 CGRA0.PE_1_4.REG0.in1
edge CGRA0.PE_1_4.FULLCONN_ALU0.in0 CGRA0.PE_1_4.FULLCONN_ALU0.out0
edge CGRA0.PE_1_4.FULLCONN_ALU0.in0 CGRA0.PE_1_4.FULLCONN_ALU0.out1
edge CGRA0.PE_1_4.FULLCONN_ALU0.in0 CGRA0.PE_1_4.FULLCONN_ALU0.out2
edge CGRA0.PE_1_4.FULLCONN_ALU0.in1 CGRA0.PE_1_4.FULLCONN_ALU0.out0
edge CGRA0.PE_1_4.FULLCONN_ALU0.in1 CGRA0.PE_1_4.FULLCONN_ALU0.out1
edge CGRA0.PE_1_4.FULLCONN_ALU0.in1 CGRA0.PE_1_4.FULLCONN_ALU0.out2
edge CGRA0.PE_1_4.FULLCONN_ALU0.in2 CGRA0.PE_1_4.FULLCONN_ALU0.out0
edge CGRA0.PE_1_4.FULLCONN_ALU0.in2 CGRA0.PE_1_4.FULLCONN_ALU0.out1
edge CGRA0.PE_1_4.FULLCONN_ALU0.in2 CGRA0.PE_1_4.FULLCONN_ALU0.out2
edge CGRA0.PE_1_4.FULLCONN_ALU0.in3 CGRA0.PE_1_4.FULLCONN_ALU0.out0
edge CGRA0.PE_1_4.FULLCONN_ALU0.in3 CGRA0.PE_1_4.FULLCONN_ALU0.out1
edge CGRA0.PE_1_4.FULLCONN_ALU0.in3 CGRA0.PE_1_4.FULLCONN_ALU0.out2
edge CGRA0.PE_1_4.FULLCONN_ALU0.out0 CGRA0.PE_1_4.ALU0.in0
edge CGRA0.PE_1_4.FULLCONN_ALU0.out1 CGRA0.PE_1_4.ALU0.in1
edge CGRA0.PE_1_4.FULLCONN_ALU0.out2 CGRA0.PE_1_4.ALU0.in2
edge CGRA0.PE_1_5.in0 CGRA0.PE_1_5.SW0.in0
edge CGRA0.PE_1_5.in1 CGRA0.PE_1_5.SW0.in1
edge CGRA0.PE_1_5.in2 CGRA0.PE_1_5.SW0.in2
edge CGRA0.PE_1_5.in3 CGRA0.PE_1_5.SW0.in3
edge CGRA0.PE_1_5.out0 CGRA0.PE_0_5.in0
edge CGRA0.PE_1_5.out0 CGRA0.mem_0.in4
edge CGRA0.PE_1_5.out0 CGRA0.mem_10.in4
edge CGRA0.PE_1_5.out1 CGRA0.PE_1_6.in1
edge CGRA0.PE_1_5.out1 CGRA0.mem_0.in5
edge CGRA0.PE_1_5.out1 CGRA0.mem_10.in5
edge CGRA0.PE_1_5.out2 CGRA0.PE_2_5.in2
edge CGRA0.PE_1_5.out2 CGRA0.mem_0.in6
edge CGRA0.PE_1_5.out2 CGRA0.mem_10.in6
edge CGRA0.PE_1_5.out3 CGRA0.PE_1_4.in3
edge CGRA0.PE_1_5.out3 CGRA0.mem_0.in7
edge CGRA0.PE_1_5.out3 CGRA0.mem_10.in7
edge CGRA0.PE_1_5.ALU0 CGRA0.PE_1_5.ALU0.out0
edge CGRA0.PE_1_5.ALU0.in0 CGRA0.PE_1_5.ALU0
edge CGRA0.PE_1_5.ALU0.in1 CGRA0.PE_1_5.ALU0
edge CGRA0.PE_1_5.ALU0.in2 CGRA0.PE_1_5.ALU0
edge CGRA0.PE_1_5.ALU0.out0 CGRA0.PE_1_5.SW0.in4
edge CGRA0.PE_1_5.CONST0 CGRA0.PE_1_5.CONST0.out0
edge CGRA0.PE_1_5.CONST0.in0 CGRA0.PE_1_5.CONST0
edge CGRA0.PE_1_5.CONST0.out0 CGRA0.PE_1_5.SW0.in5
edge CGRA0.PE_1_5.CONST0.out0 CGRA0.PE_1_5.FULLCONN_ALU0.in3
edge CGRA0.PE_1_5.REG0 CGRA0.PE_1_5.REG0.out0
edge CGRA0.PE_1_5.REG0.in0 CGRA0.PE_1_5.REG0
edge CGRA0.PE_1_5.REG0.in1 CGRA0.PE_1_5.REG0
edge CGRA0.PE_1_5.REG0.out0 CGRA0.PE_1_5.SW0.in5
edge CGRA0.PE_1_5.REG0.out0 CGRA0.PE_1_5.SW0.in6
edge CGRA0.PE_1_5.SW0.in0 CGRA0.PE_1_5.SW0.out0
edge CGRA0.PE_1_5.SW0.in0 CGRA0.PE_1_5.SW0.out1
edge CGRA0.PE_1_5.SW0.in0 CGRA0.PE_1_5.SW0.out2
edge CGRA0.PE_1_5.SW0.in0 CGRA0.PE_1_5.SW0.out3
edge CGRA0.PE_1_5.SW0.in0 CGRA0.PE_1_5.SW0.out4
edge CGRA0.PE_1_5.SW0.in0 CGRA0.PE_1_5.SW0.out5
edge CGRA0.PE_1_5.SW0.in0 CGRA0.PE_1_5.SW0.out6
edge CGRA0.PE_1_5.SW0.in0 CGRA0.PE_1_5.SW0.out7
edge CGRA0.PE_1_5.SW0.in0 CGRA0.PE_1_5.SW0.out8
edge CGRA0.PE_1_5.SW0.in0 CGRA0.PE_1_5.SW0.out0
edge CGRA0.PE_1_5.SW0.in0 CGRA0.PE_1_5.SW0.out1
edge CGRA0.PE_1_5.SW0.in0 CGRA0.PE_1_5.SW0.out2
edge CGRA0.PE_1_5.SW0.in0 CGRA0.PE_1_5.SW0.out3
edge CGRA0.PE_1_5.SW0.in1 CGRA0.PE_1_5.SW0.out0
edge CGRA0.PE_1_5.SW0.in1 CGRA0.PE_1_5.SW0.out1
edge CGRA0.PE_1_5.SW0.in1 CGRA0.PE_1_5.SW0.out2
edge CGRA0.PE_1_5.SW0.in1 CGRA0.PE_1_5.SW0.out3
edge CGRA0.PE_1_5.SW0.in1 CGRA0.PE_1_5.SW0.out4
edge CGRA0.PE_1_5.SW0.in1 CGRA0.PE_1_5.SW0.out5
edge CGRA0.PE_1_5.SW0.in1 CGRA0.PE_1_5.SW0.out6
edge CGRA0.PE_1_5.SW0.in1 CGRA0.PE_1_5.SW0.out7
edge CGRA0.PE_1_5.SW0.in1 CGRA0.PE_1_5.SW0.out8
edge CGRA0.PE_1_5.SW0.in1 CGRA0.PE_1_5.SW0.out0
edge CGRA0.PE_1_5.SW0.in1 CGRA0.PE_1_5.SW0.out1
edge CGRA0.PE_1_5.SW0.in1 CGRA0.PE_1_5.SW0.out2
edge CGRA0.PE_1_5.SW0.in1 CGRA0.PE_1_5.SW0.out3
edge CGRA0.PE_1_5.SW0.in2 CGRA0.PE_1_5.SW0.out0
edge CGRA0.PE_1_5.SW0.in2 CGRA0.PE_1_5.SW0.out1
edge CGRA0.PE_1_5.SW0.in2 CGRA0.PE_1_5.SW0.out2
edge CGRA0.PE_1_5.SW0.in2 CGRA0.PE_1_5.SW0.out3
edge CGRA0.PE_1_5.SW0.in2 CGRA0.PE_1_5.SW0.out4
edge CGRA0.PE_1_5.SW0.in2 CGRA0.PE_1_5.SW0.out5
edge CGRA0.PE_1_5.SW0.in2 CGRA0.PE_1_5.SW0.out6
edge CGRA0.PE_1_5.SW0.in2 CGRA0.PE_1_5.SW0.out7
edge CGRA0.PE_1_5.SW0.in2 CGRA0.PE_1_5.SW0.out8
edge CGRA0.PE_1_5.SW0.in2 CGRA0.PE_1_5.SW0.out0
edge CGRA0.PE_1_5.SW0.in2 CGRA0.PE_1_5.SW0.out1
edge CGRA0.PE_1_5.SW0.in2 CGRA0.PE_1_5.SW0.out2
edge CGRA0.PE_1_5.SW0.in2 CGRA0.PE_1_5.SW0.out3
edge CGRA0.PE_1_5.SW0.in3 CGRA0.PE_1_5.SW0.out0
edge CGRA0.PE_1_5.SW0.in3 CGRA0.PE_1_5.SW0.out1
edge CGRA0.PE_1_5.SW0.in3 CGRA0.PE_1_5.SW0.out2
edge CGRA0.PE_1_5.SW0.in3 CGRA0.PE_1_5.SW0.out3
edge CGRA0.PE_1_5.SW0.in3 CGRA0.PE_1_5.SW0.out4
edge CGRA0.PE_1_5.SW0.in3 CGRA0.PE_1_5.SW0.out5
edge CGRA0.PE_1_5.SW0.in3 CGRA0.PE_1_5.SW0.out6
edge CGRA0.PE_1_5.SW0.in3 CGRA0.PE_1_5.SW0.out7
edge CGRA0.PE_1_5.SW0.in3 CGRA0.PE_1_5.SW0.out8
edge CGRA0.PE_1_5.SW0.in3 CGRA0.PE_1_5.SW0.out0
edge CGRA0.PE_1_5.SW0.in3 CGRA0.PE_1_5.SW0.out1
edge CGRA0.PE_1_5.SW0.in3 CGRA0.PE_1_5.SW0.out2
edge CGRA0.PE_1_5.SW0.in3 CGRA0.PE_1_5.SW0.out3
edge CGRA0.PE_1_5.SW0.in4 CGRA0.PE_1_5.SW0.out0
edge CGRA0.PE_1_5.SW0.in4 CGRA0.PE_1_5.SW0.out1
edge CGRA0.PE_1_5.SW0.in4 CGRA0.PE_1_5.SW0.out2
edge CGRA0.PE_1_5.SW0.in4 CGRA0.PE_1_5.SW0.out3
edge CGRA0.PE_1_5.SW0.in4 CGRA0.PE_1_5.SW0.out4
edge CGRA0.PE_1_5.SW0.in4 CGRA0.PE_1_5.SW0.out5
edge CGRA0.PE_1_5.SW0.in4 CGRA0.PE_1_5.SW0.out6
edge CGRA0.PE_1_5.SW0.in4 CGRA0.PE_1_5.SW0.out7
edge CGRA0.PE_1_5.SW0.in4 CGRA0.PE_1_5.SW0.out8
edge CGRA0.PE_1_5.SW0.in5 CGRA0.PE_1_5.SW0.out0
edge CGRA0.PE_1_5.SW0.in5 CGRA0.PE_1_5.SW0.out1
edge CGRA0.PE_1_5.SW0.in5 CGRA0.PE_1_5.SW0.out2
edge CGRA0.PE_1_5.SW0.in5 CGRA0.PE_1_5.SW0.out3
edge CGRA0.PE_1_5.SW0.in5 CGRA0.PE_1_5.SW0.out4
edge CGRA0.PE_1_5.SW0.in5 CGRA0.PE_1_5.SW0.out5
edge CGRA0.PE_1_5.SW0.in5 CGRA0.PE_1_5.SW0.out6
edge CGRA0.PE_1_5.SW0.in5 CGRA0.PE_1_5.SW0.out7
edge CGRA0.PE_1_5.SW0.in5 CGRA0.PE_1_5.SW0.out8
edge CGRA0.PE_1_5.SW0.in6 CGRA0.PE_1_5.SW0.out0
edge CGRA0.PE_1_5.SW0.in6 CGRA0.PE_1_5.SW0.out1
edge CGRA0.PE_1_5.SW0.in6 CGRA0.PE_1_5.SW0.out2
edge CGRA0.PE_1_5.SW0.in6 CGRA0.PE_1_5.SW0.out3
edge CGRA0.PE_1_5.SW0.in6 CGRA0.PE_1_5.SW0.out4
edge CGRA0.PE_1_5.SW0.in6 CGRA0.PE_1_5.SW0.out5
edge CGRA0.PE_1_5.SW0.in6 CGRA0.PE_1_5.SW0.out6
edge CGRA0.PE_1_5.SW0.in6 CGRA0.PE_1_5.SW0.out7
edge CGRA0.PE_1_5.SW0.in6 CGRA0.PE_1_5.SW0.out8
edge CGRA0.PE_1_5.SW0.out0 CGRA0.PE_1_5.out0
edge CGRA0.PE_1_5.SW0.out1 CGRA0.PE_1_5.out1
edge CGRA0.PE_1_5.SW0.out2 CGRA0.PE_1_5.out2
edge CGRA0.PE_1_5.SW0.out3 CGRA0.PE_1_5.out3
edge CGRA0.PE_1_5.SW0.out4 CGRA0.PE_1_5.FULLCONN_ALU0.in0
edge CGRA0.PE_1_5.SW0.out5 CGRA0.PE_1_5.FULLCONN_ALU0.in1
edge CGRA0.PE_1_5.SW0.out5 CGRA0.PE_1_5.REG0.in0
edge CGRA0.PE_1_5.SW0.out6 CGRA0.PE_1_5.FULLCONN_ALU0.in2
edge CGRA0.PE_1_5.SW0.out6 CGRA0.PE_1_5.REG0.in1
edge CGRA0.PE_1_5.SW0.out7 CGRA0.PE_1_5.REG0.in0
edge CGRA0.PE_1_5.SW0.out8 CGRA0.PE_1_5.REG0.in1
edge CGRA0.PE_1_5.FULLCONN_ALU0.in0 CGRA0.PE_1_5.FULLCONN_ALU0.out0
edge CGRA0.PE_1_5.FULLCONN_ALU0.in0 CGRA0.PE_1_5.FULLCONN_ALU0.out1
edge CGRA0.PE_1_5.FULLCONN_ALU0.in0 CGRA0.PE_1_5.FULLCONN_ALU0.out2
edge CGRA0.PE_1_5.FULLCONN_ALU0.in1 CGRA0.PE_1_5.FULLCONN_ALU0.out0
edge CGRA0.PE_1_5.FULLCONN_ALU0.in1 CGRA0.PE_1_5.FULLCONN_ALU0.out1
edge CGRA0.PE_1_5.FULLCONN_ALU0.in1 CGRA0.PE_1_5.FULLCONN_ALU0.out2
edge CGRA0.PE_1_5.FULLCONN_ALU0.in2 CGRA0.PE_1_5.FULLCONN_ALU0.out0
edge CGRA0.PE_1_5.FULLCONN_ALU0.in2 CGRA0.PE_1_5.FULLCONN_ALU0.out1
edge CGRA0.PE_1_5.FULLCONN_ALU0.in2 CGRA0.PE_1_5.FULLCONN_ALU0.out2
edge CGRA0.PE_1_5.FULLCONN_ALU0.in3 CGRA0.PE_1_5.FULLCONN_ALU0.out0
edge CGRA0.PE_1_5.FULLCONN_ALU0.in3 CGRA0.PE_1_5.FULLCONN_ALU0.out1
edge CGRA0.PE_1_5.FULLCONN_ALU0.in3 CGRA0.PE_1_5.FULLCONN_ALU0.out2
edge CGRA0.PE_1_5.FULLCONN_ALU0.out0 CGRA0.PE_1_5.ALU0.in0
edge CGRA0.PE_1_5.FULLCONN_ALU0.out1 CGRA0.PE_1_5.ALU0.in1
edge CGRA0.PE_1_5.FULLCONN_ALU0.out2 CGRA0.PE_1_5.ALU0.in2
edge CGRA0.PE_1_6.in0 CGRA0.PE_1_6.SW0.in0
edge CGRA0.PE_1_6.in1 CGRA0.PE_1_6.SW0.in1
edge CGRA0.PE_1_6.in2 CGRA0.PE_1_6.SW0.in2
edge CGRA0.PE_1_6.in3 CGRA0.PE_1_6.SW0.in3
edge CGRA0.PE_1_6.out0 CGRA0.PE_0_6.in0
edge CGRA0.PE_1_6.out0 CGRA0.mem_0.in4
edge CGRA0.PE_1_6.out0 CGRA0.mem_10.in4
edge CGRA0.PE_1_6.out1 CGRA0.PE_1_7.in1
edge CGRA0.PE_1_6.out1 CGRA0.mem_0.in5
edge CGRA0.PE_1_6.out1 CGRA0.mem_10.in5
edge CGRA0.PE_1_6.out2 CGRA0.PE_2_6.in2
edge CGRA0.PE_1_6.out2 CGRA0.mem_0.in6
edge CGRA0.PE_1_6.out2 CGRA0.mem_10.in6
edge CGRA0.PE_1_6.out3 CGRA0.PE_1_5.in3
edge CGRA0.PE_1_6.out3 CGRA0.mem_0.in7
edge CGRA0.PE_1_6.out3 CGRA0.mem_10.in7
edge CGRA0.PE_1_6.ALU0 CGRA0.PE_1_6.ALU0.out0
edge CGRA0.PE_1_6.ALU0.in0 CGRA0.PE_1_6.ALU0
edge CGRA0.PE_1_6.ALU0.in1 CGRA0.PE_1_6.ALU0
edge CGRA0.PE_1_6.ALU0.in2 CGRA0.PE_1_6.ALU0
edge CGRA0.PE_1_6.ALU0.out0 CGRA0.PE_1_6.SW0.in4
edge CGRA0.PE_1_6.CONST0 CGRA0.PE_1_6.CONST0.out0
edge CGRA0.PE_1_6.CONST0.in0 CGRA0.PE_1_6.CONST0
edge CGRA0.PE_1_6.CONST0.out0 CGRA0.PE_1_6.SW0.in5
edge CGRA0.PE_1_6.CONST0.out0 CGRA0.PE_1_6.FULLCONN_ALU0.in3
edge CGRA0.PE_1_6.REG0 CGRA0.PE_1_6.REG0.out0
edge CGRA0.PE_1_6.REG0.in0 CGRA0.PE_1_6.REG0
edge CGRA0.PE_1_6.REG0.in1 CGRA0.PE_1_6.REG0
edge CGRA0.PE_1_6.REG0.out0 CGRA0.PE_1_6.SW0.in5
edge CGRA0.PE_1_6.REG0.out0 CGRA0.PE_1_6.SW0.in6
edge CGRA0.PE_1_6.SW0.in0 CGRA0.PE_1_6.SW0.out0
edge CGRA0.PE_1_6.SW0.in0 CGRA0.PE_1_6.SW0.out1
edge CGRA0.PE_1_6.SW0.in0 CGRA0.PE_1_6.SW0.out2
edge CGRA0.PE_1_6.SW0.in0 CGRA0.PE_1_6.SW0.out3
edge CGRA0.PE_1_6.SW0.in0 CGRA0.PE_1_6.SW0.out4
edge CGRA0.PE_1_6.SW0.in0 CGRA0.PE_1_6.SW0.out5
edge CGRA0.PE_1_6.SW0.in0 CGRA0.PE_1_6.SW0.out6
edge CGRA0.PE_1_6.SW0.in0 CGRA0.PE_1_6.SW0.out7
edge CGRA0.PE_1_6.SW0.in0 CGRA0.PE_1_6.SW0.out8
edge CGRA0.PE_1_6.SW0.in0 CGRA0.PE_1_6.SW0.out0
edge CGRA0.PE_1_6.SW0.in0 CGRA0.PE_1_6.SW0.out1
edge CGRA0.PE_1_6.SW0.in0 CGRA0.PE_1_6.SW0.out2
edge CGRA0.PE_1_6.SW0.in0 CGRA0.PE_1_6.SW0.out3
edge CGRA0.PE_1_6.SW0.in1 CGRA0.PE_1_6.SW0.out0
edge CGRA0.PE_1_6.SW0.in1 CGRA0.PE_1_6.SW0.out1
edge CGRA0.PE_1_6.SW0.in1 CGRA0.PE_1_6.SW0.out2
edge CGRA0.PE_1_6.SW0.in1 CGRA0.PE_1_6.SW0.out3
edge CGRA0.PE_1_6.SW0.in1 CGRA0.PE_1_6.SW0.out4
edge CGRA0.PE_1_6.SW0.in1 CGRA0.PE_1_6.SW0.out5
edge CGRA0.PE_1_6.SW0.in1 CGRA0.PE_1_6.SW0.out6
edge CGRA0.PE_1_6.SW0.in1 CGRA0.PE_1_6.SW0.out7
edge CGRA0.PE_1_6.SW0.in1 CGRA0.PE_1_6.SW0.out8
edge CGRA0.PE_1_6.SW0.in1 CGRA0.PE_1_6.SW0.out0
edge CGRA0.PE_1_6.SW0.in1 CGRA0.PE_1_6.SW0.out1
edge CGRA0.PE_1_6.SW0.in1 CGRA0.PE_1_6.SW0.out2
edge CGRA0.PE_1_6.SW0.in1 CGRA0.PE_1_6.SW0.out3
edge CGRA0.PE_1_6.SW0.in2 CGRA0.PE_1_6.SW0.out0
edge CGRA0.PE_1_6.SW0.in2 CGRA0.PE_1_6.SW0.out1
edge CGRA0.PE_1_6.SW0.in2 CGRA0.PE_1_6.SW0.out2
edge CGRA0.PE_1_6.SW0.in2 CGRA0.PE_1_6.SW0.out3
edge CGRA0.PE_1_6.SW0.in2 CGRA0.PE_1_6.SW0.out4
edge CGRA0.PE_1_6.SW0.in2 CGRA0.PE_1_6.SW0.out5
edge CGRA0.PE_1_6.SW0.in2 CGRA0.PE_1_6.SW0.out6
edge CGRA0.PE_1_6.SW0.in2 CGRA0.PE_1_6.SW0.out7
edge CGRA0.PE_1_6.SW0.in2 CGRA0.PE_1_6.SW0.out8
edge CGRA0.PE_1_6.SW0.in2 CGRA0.PE_1_6.SW0.out0
edge CGRA0.PE_1_6.SW0.in2 CGRA0.PE_1_6.SW0.out1
edge CGRA0.PE_1_6.SW0.in2 CGRA0.PE_1_6.SW0.out2
edge CGRA0.PE_1_6.SW0.in2 CGRA0.PE_1_6.SW0.out3
edge CGRA0.PE_1_6.SW0.in3 CGRA0.PE_1_6.SW0.out0
edge CGRA0.PE_1_6.SW0.in3 CGRA0.PE_1_6.SW0.out1
edge CGRA0.PE_1_6.SW0.in3 CGRA0.PE_1_6.SW0.out2
edge CGRA0.PE_1_6.SW0.in3 CGRA0.PE_1_6.SW0.out3
edge CGRA0.PE_1_6.SW0.in3 CGRA0.PE_1_6.SW0.out4
edge CGRA0.PE_1_6.SW0.in3 CGRA0.PE_1_6.SW0.out5
edge CGRA0.PE_1_6.SW0.in3 CGRA0.PE_1_6.SW0.out6
edge CGRA0.PE_1_6.SW0.in3 CGRA0.PE_1_6.SW0.out7
edge CGRA0.PE_1_6.SW0.in3 CGRA0.PE_1_6.SW0.out8
edge CGRA0.PE_1_6.SW0.in3 CGRA0.PE_1_6.SW0.out0
edge CGRA0.PE_1_6.SW0.in3 CGRA0.PE_1_6.SW0.out1
edge CGRA0.PE_1_6.SW0.in3 CGRA0.PE_1_6.SW0.out2
edge CGRA0.PE_1_6.SW0.in3 CGRA0.PE_1_6.SW0.out3
edge CGRA0.PE_1_6.SW0.in4 CGRA0.PE_1_6.SW0.out0
edge CGRA0.PE_1_6.SW0.in4 CGRA0.PE_1_6.SW0.out1
edge CGRA0.PE_1_6.SW0.in4 CGRA0.PE_1_6.SW0.out2
edge CGRA0.PE_1_6.SW0.in4 CGRA0.PE_1_6.SW0.out3
edge CGRA0.PE_1_6.SW0.in4 CGRA0.PE_1_6.SW0.out4
edge CGRA0.PE_1_6.SW0.in4 CGRA0.PE_1_6.SW0.out5
edge CGRA0.PE_1_6.SW0.in4 CGRA0.PE_1_6.SW0.out6
edge CGRA0.PE_1_6.SW0.in4 CGRA0.PE_1_6.SW0.out7
edge CGRA0.PE_1_6.SW0.in4 CGRA0.PE_1_6.SW0.out8
edge CGRA0.PE_1_6.SW0.in5 CGRA0.PE_1_6.SW0.out0
edge CGRA0.PE_1_6.SW0.in5 CGRA0.PE_1_6.SW0.out1
edge CGRA0.PE_1_6.SW0.in5 CGRA0.PE_1_6.SW0.out2
edge CGRA0.PE_1_6.SW0.in5 CGRA0.PE_1_6.SW0.out3
edge CGRA0.PE_1_6.SW0.in5 CGRA0.PE_1_6.SW0.out4
edge CGRA0.PE_1_6.SW0.in5 CGRA0.PE_1_6.SW0.out5
edge CGRA0.PE_1_6.SW0.in5 CGRA0.PE_1_6.SW0.out6
edge CGRA0.PE_1_6.SW0.in5 CGRA0.PE_1_6.SW0.out7
edge CGRA0.PE_1_6.SW0.in5 CGRA0.PE_1_6.SW0.out8
edge CGRA0.PE_1_6.SW0.in6 CGRA0.PE_1_6.SW0.out0
edge CGRA0.PE_1_6.SW0.in6 CGRA0.PE_1_6.SW0.out1
edge CGRA0.PE_1_6.SW0.in6 CGRA0.PE_1_6.SW0.out2
edge CGRA0.PE_1_6.SW0.in6 CGRA0.PE_1_6.SW0.out3
edge CGRA0.PE_1_6.SW0.in6 CGRA0.PE_1_6.SW0.out4
edge CGRA0.PE_1_6.SW0.in6 CGRA0.PE_1_6.SW0.out5
edge CGRA0.PE_1_6.SW0.in6 CGRA0.PE_1_6.SW0.out6
edge CGRA0.PE_1_6.SW0.in6 CGRA0.PE_1_6.SW0.out7
edge CGRA0.PE_1_6.SW0.in6 CGRA0.PE_1_6.SW0.out8
edge CGRA0.PE_1_6.SW0.out0 CGRA0.PE_1_6.out0
edge CGRA0.PE_1_6.SW0.out1 CGRA0.PE_1_6.out1
edge CGRA0.PE_1_6.SW0.out2 CGRA0.PE_1_6.out2
edge CGRA0.PE_1_6.SW0.out3 CGRA0.PE_1_6.out3
edge CGRA0.PE_1_6.SW0.out4 CGRA0.PE_1_6.FULLCONN_ALU0.in0
edge CGRA0.PE_1_6.SW0.out5 CGRA0.PE_1_6.FULLCONN_ALU0.in1
edge CGRA0.PE_1_6.SW0.out5 CGRA0.PE_1_6.REG0.in0
edge CGRA0.PE_1_6.SW0.out6 CGRA0.PE_1_6.FULLCONN_ALU0.in2
edge CGRA0.PE_1_6.SW0.out6 CGRA0.PE_1_6.REG0.in1
edge CGRA0.PE_1_6.SW0.out7 CGRA0.PE_1_6.REG0.in0
edge CGRA0.PE_1_6.SW0.out8 CGRA0.PE_1_6.REG0.in1
edge CGRA0.PE_1_6.FULLCONN_ALU0.in0 CGRA0.PE_1_6.FULLCONN_ALU0.out0
edge CGRA0.PE_1_6.FULLCONN_ALU0.in0 CGRA0.PE_1_6.FULLCONN_ALU0.out1
edge CGRA0.PE_1_6.FULLCONN_ALU0.in0 CGRA0.PE_1_6.FULLCONN_ALU0.out2
edge CGRA0.PE_1_6.FULLCONN_ALU0.in1 CGRA0.PE_1_6.FULLCONN_ALU0.out0
edge CGRA0.PE_1_6.FULLCONN_ALU0.in1 CGRA0.PE_1_6.FULLCONN_ALU0.out1
edge CGRA0.PE_1_6.FULLCONN_ALU0.in1 CGRA0.PE_1_6.FULLCONN_ALU0.out2
edge CGRA0.PE_1_6.FULLCONN_ALU0.in2 CGRA0.PE_1_6.FULLCONN_ALU0.out0
edge CGRA0.PE_1_6.FULLCONN_ALU0.in2 CGRA0.PE_1_6.FULLCONN_ALU0.out1
edge CGRA0.PE_1_6.FULLCONN_ALU0.in2 CGRA0.PE_1_6.FULLCONN_ALU0.out2
edge CGRA0.PE_1_6.FULLCONN_ALU0.in3 CGRA0.PE_1_6.FULLCONN_ALU0.out0
edge CGRA0.PE_1_6.FULLCONN_ALU0.in3 CGRA0.PE_1_6.FULLCONN_ALU0.out1
edge CGRA0.PE_1_6.FULLCONN_ALU0.in3 CGRA0.PE_1_6.FULLCONN_ALU0.out2
edge CGRA0.PE_1_6.FULLCONN_ALU0.out0 CGRA0.PE_1_6.ALU0.in0
edge CGRA0.PE_1_6.FULLCONN_ALU0.out1 CGRA0.PE_1_6.ALU0.in1
edge CGRA0.PE_1_6.FULLCONN_ALU0.out2 CGRA0.PE_1_6.ALU0.in2
edge CGRA0.PE_1_7.in0 CGRA0.PE_1_7.SW0.in0
edge CGRA0.PE_1_7.in1 CGRA0.PE_1_7.SW0.in1
edge CGRA0.PE_1_7.in2 CGRA0.PE_1_7.SW0.in2
edge CGRA0.PE_1_7.in3 CGRA0.PE_1_7.SW0.in3
edge CGRA0.PE_1_7.out0 CGRA0.PE_0_7.in0
edge CGRA0.PE_1_7.out0 CGRA0.mem_0.in4
edge CGRA0.PE_1_7.out0 CGRA0.mem_10.in4
edge CGRA0.PE_1_7.out1 CGRA0.PE_1_8.in1
edge CGRA0.PE_1_7.out1 CGRA0.mem_0.in5
edge CGRA0.PE_1_7.out1 CGRA0.mem_10.in5
edge CGRA0.PE_1_7.out2 CGRA0.PE_2_7.in2
edge CGRA0.PE_1_7.out2 CGRA0.mem_0.in6
edge CGRA0.PE_1_7.out2 CGRA0.mem_10.in6
edge CGRA0.PE_1_7.out3 CGRA0.PE_1_6.in3
edge CGRA0.PE_1_7.out3 CGRA0.mem_0.in7
edge CGRA0.PE_1_7.out3 CGRA0.mem_10.in7
edge CGRA0.PE_1_7.ALU0 CGRA0.PE_1_7.ALU0.out0
edge CGRA0.PE_1_7.ALU0.in0 CGRA0.PE_1_7.ALU0
edge CGRA0.PE_1_7.ALU0.in1 CGRA0.PE_1_7.ALU0
edge CGRA0.PE_1_7.ALU0.in2 CGRA0.PE_1_7.ALU0
edge CGRA0.PE_1_7.ALU0.out0 CGRA0.PE_1_7.SW0.in4
edge CGRA0.PE_1_7.CONST0 CGRA0.PE_1_7.CONST0.out0
edge CGRA0.PE_1_7.CONST0.in0 CGRA0.PE_1_7.CONST0
edge CGRA0.PE_1_7.CONST0.out0 CGRA0.PE_1_7.SW0.in5
edge CGRA0.PE_1_7.CONST0.out0 CGRA0.PE_1_7.FULLCONN_ALU0.in3
edge CGRA0.PE_1_7.REG0 CGRA0.PE_1_7.REG0.out0
edge CGRA0.PE_1_7.REG0.in0 CGRA0.PE_1_7.REG0
edge CGRA0.PE_1_7.REG0.in1 CGRA0.PE_1_7.REG0
edge CGRA0.PE_1_7.REG0.out0 CGRA0.PE_1_7.SW0.in5
edge CGRA0.PE_1_7.REG0.out0 CGRA0.PE_1_7.SW0.in6
edge CGRA0.PE_1_7.SW0.in0 CGRA0.PE_1_7.SW0.out0
edge CGRA0.PE_1_7.SW0.in0 CGRA0.PE_1_7.SW0.out1
edge CGRA0.PE_1_7.SW0.in0 CGRA0.PE_1_7.SW0.out2
edge CGRA0.PE_1_7.SW0.in0 CGRA0.PE_1_7.SW0.out3
edge CGRA0.PE_1_7.SW0.in0 CGRA0.PE_1_7.SW0.out4
edge CGRA0.PE_1_7.SW0.in0 CGRA0.PE_1_7.SW0.out5
edge CGRA0.PE_1_7.SW0.in0 CGRA0.PE_1_7.SW0.out6
edge CGRA0.PE_1_7.SW0.in0 CGRA0.PE_1_7.SW0.out7
edge CGRA0.PE_1_7.SW0.in0 CGRA0.PE_1_7.SW0.out8
edge CGRA0.PE_1_7.SW0.in0 CGRA0.PE_1_7.SW0.out0
edge CGRA0.PE_1_7.SW0.in0 CGRA0.PE_1_7.SW0.out1
edge CGRA0.PE_1_7.SW0.in0 CGRA0.PE_1_7.SW0.out2
edge CGRA0.PE_1_7.SW0.in0 CGRA0.PE_1_7.SW0.out3
edge CGRA0.PE_1_7.SW0.in1 CGRA0.PE_1_7.SW0.out0
edge CGRA0.PE_1_7.SW0.in1 CGRA0.PE_1_7.SW0.out1
edge CGRA0.PE_1_7.SW0.in1 CGRA0.PE_1_7.SW0.out2
edge CGRA0.PE_1_7.SW0.in1 CGRA0.PE_1_7.SW0.out3
edge CGRA0.PE_1_7.SW0.in1 CGRA0.PE_1_7.SW0.out4
edge CGRA0.PE_1_7.SW0.in1 CGRA0.PE_1_7.SW0.out5
edge CGRA0.PE_1_7.SW0.in1 CGRA0.PE_1_7.SW0.out6
edge CGRA0.PE_1_7.SW0.in1 CGRA0.PE_1_7.SW0.out7
edge CGRA0.PE_1_7.SW0.in1 CGRA0.PE_1_7.SW0.out8
edge CGRA0.PE_1_7.SW0.in1 CGRA0.PE_1_7.SW0.out0
edge CGRA0.PE_1_7.SW0.in1 CGRA0.PE_1_7.SW0.out1
edge CGRA0.PE_1_7.SW0.in1 CGRA0.PE_1_7.SW0.out2
edge CGRA0.PE_1_7.SW0.in1 CGRA0.PE_1_7.SW0.out3
edge CGRA0.PE_1_7.SW0.in2 CGRA0.PE_1_7.SW0.out0
edge CGRA0.PE_1_7.SW0.in2 CGRA0.PE_1_7.SW0.out1
edge CGRA0.PE_1_7.SW0.in2 CGRA0.PE_1_7.SW0.out2
edge CGRA0.PE_1_7.SW0.in2 CGRA0.PE_1_7.SW0.out3
edge CGRA0.PE_1_7.SW0.in2 CGRA0.PE_1_7.SW0.out4
edge CGRA0.PE_1_7.SW0.in2 CGRA0.PE_1_7.SW0.out5
edge CGRA0.PE_1_7.SW0.in2 CGRA0.PE_1_7.SW0.out6
edge CGRA0.PE_1_7.SW0.in2 CGRA0.PE_1_7.SW0.out7
edge CGRA0.PE_1_7.SW0.in2 CGRA0.PE_1_7.SW0.out8
edge CGRA0.PE_1_7.SW0.in2 CGRA0.PE_1_7.SW0.out0
edge CGRA0.PE_1_7.SW0.in2 CGRA0.PE_1_7.SW0.out1
edge CGRA0.PE_1_7.SW0.in2 CGRA0.PE_1_7.SW0.out2
edge CGRA0.PE_1_7.SW0.in2 CGRA0.PE_1_7.SW0.out3
edge CGRA0.PE_1_7.SW0.in3 CGRA0.PE_1_7.SW0.out0
edge CGRA0.PE_1_7.SW0.in3 CGRA0.PE_1_7.SW0.out1
edge CGRA0.PE_1_7.SW0.in3 CGRA0.PE_1_7.SW0.out2
edge CGRA0.PE_1_7.SW0.in3 CGRA0.PE_1_7.SW0.out3
edge CGRA0.PE_1_7.SW0.in3 CGRA0.PE_1_7.SW0.out4
edge CGRA0.PE_1_7.SW0.in3 CGRA0.PE_1_7.SW0.out5
edge CGRA0.PE_1_7.SW0.in3 CGRA0.PE_1_7.SW0.out6
edge CGRA0.PE_1_7.SW0.in3 CGRA0.PE_1_7.SW0.out7
edge CGRA0.PE_1_7.SW0.in3 CGRA0.PE_1_7.SW0.out8
edge CGRA0.PE_1_7.SW0.in3 CGRA0.PE_1_7.SW0.out0
edge CGRA0.PE_1_7.SW0.in3 CGRA0.PE_1_7.SW0.out1
edge CGRA0.PE_1_7.SW0.in3 CGRA0.PE_1_7.SW0.out2
edge CGRA0.PE_1_7.SW0.in3 CGRA0.PE_1_7.SW0.out3
edge CGRA0.PE_1_7.SW0.in4 CGRA0.PE_1_7.SW0.out0
edge CGRA0.PE_1_7.SW0.in4 CGRA0.PE_1_7.SW0.out1
edge CGRA0.PE_1_7.SW0.in4 CGRA0.PE_1_7.SW0.out2
edge CGRA0.PE_1_7.SW0.in4 CGRA0.PE_1_7.SW0.out3
edge CGRA0.PE_1_7.SW0.in4 CGRA0.PE_1_7.SW0.out4
edge CGRA0.PE_1_7.SW0.in4 CGRA0.PE_1_7.SW0.out5
edge CGRA0.PE_1_7.SW0.in4 CGRA0.PE_1_7.SW0.out6
edge CGRA0.PE_1_7.SW0.in4 CGRA0.PE_1_7.SW0.out7
edge CGRA0.PE_1_7.SW0.in4 CGRA0.PE_1_7.SW0.out8
edge CGRA0.PE_1_7.SW0.in5 CGRA0.PE_1_7.SW0.out0
edge CGRA0.PE_1_7.SW0.in5 CGRA0.PE_1_7.SW0.out1
edge CGRA0.PE_1_7.SW0.in5 CGRA0.PE_1_7.SW0.out2
edge CGRA0.PE_1_7.SW0.in5 CGRA0.PE_1_7.SW0.out3
edge CGRA0.PE_1_7.SW0.in5 CGRA0.PE_1_7.SW0.out4
edge CGRA0.PE_1_7.SW0.in5 CGRA0.PE_1_7.SW0.out5
edge CGRA0.PE_1_7.SW0.in5 CGRA0.PE_1_7.SW0.out6
edge CGRA0.PE_1_7.SW0.in5 CGRA0.PE_1_7.SW0.out7
edge CGRA0.PE_1_7.SW0.in5 CGRA0.PE_1_7.SW0.out8
edge CGRA0.PE_1_7.SW0.in6 CGRA0.PE_1_7.SW0.out0
edge CGRA0.PE_1_7.SW0.in6 CGRA0.PE_1_7.SW0.out1
edge CGRA0.PE_1_7.SW0.in6 CGRA0.PE_1_7.SW0.out2
edge CGRA0.PE_1_7.SW0.in6 CGRA0.PE_1_7.SW0.out3
edge CGRA0.PE_1_7.SW0.in6 CGRA0.PE_1_7.SW0.out4
edge CGRA0.PE_1_7.SW0.in6 CGRA0.PE_1_7.SW0.out5
edge CGRA0.PE_1_7.SW0.in6 CGRA0.PE_1_7.SW0.out6
edge CGRA0.PE_1_7.SW0.in6 CGRA0.PE_1_7.SW0.out7
edge CGRA0.PE_1_7.SW0.in6 CGRA0.PE_1_7.SW0.out8
edge CGRA0.PE_1_7.SW0.out0 CGRA0.PE_1_7.out0
edge CGRA0.PE_1_7.SW0.out1 CGRA0.PE_1_7.out1
edge CGRA0.PE_1_7.SW0.out2 CGRA0.PE_1_7.out2
edge CGRA0.PE_1_7.SW0.out3 CGRA0.PE_1_7.out3
edge CGRA0.PE_1_7.SW0.out4 CGRA0.PE_1_7.FULLCONN_ALU0.in0
edge CGRA0.PE_1_7.SW0.out5 CGRA0.PE_1_7.FULLCONN_ALU0.in1
edge CGRA0.PE_1_7.SW0.out5 CGRA0.PE_1_7.REG0.in0
edge CGRA0.PE_1_7.SW0.out6 CGRA0.PE_1_7.FULLCONN_ALU0.in2
edge CGRA0.PE_1_7.SW0.out6 CGRA0.PE_1_7.REG0.in1
edge CGRA0.PE_1_7.SW0.out7 CGRA0.PE_1_7.REG0.in0
edge CGRA0.PE_1_7.SW0.out8 CGRA0.PE_1_7.REG0.in1
edge CGRA0.PE_1_7.FULLCONN_ALU0.in0 CGRA0.PE_1_7.FULLCONN_ALU0.out0
edge CGRA0.PE_1_7.FULLCONN_ALU0.in0 CGRA0.PE_1_7.FULLCONN_ALU0.out1
edge CGRA0.PE_1_7.FULLCONN_ALU0.in0 CGRA0.PE_1_7.FULLCONN_ALU0.out2
edge CGRA0.PE_1_7.FULLCONN_ALU0.in1 CGRA0.PE_1_7.FULLCONN_ALU0.out0
edge CGRA0.PE_1_7.FULLCONN_ALU0.in1 CGRA0.PE_1_7.FULLCONN_ALU0.out1
edge CGRA0.PE_1_7.FULLCONN_ALU0.in1 CGRA0.PE_1_7.FULLCONN_ALU0.out2
edge CGRA0.PE_1_7.FULLCONN_ALU0.in2 CGRA0.PE_1_7.FULLCONN_ALU0.out0
edge CGRA0.PE_1_7.FULLCONN_ALU0.in2 CGRA0.PE_1_7.FULLCONN_ALU0.out1
edge CGRA0.PE_1_7.FULLCONN_ALU0.in2 CGRA0.PE_1_7.FULLCONN_ALU0.out2
edge CGRA0.PE_1_7.FULLCONN_ALU0.in3 CGRA0.PE_1_7.FULLCONN_ALU0.out0
edge CGRA0.PE_1_7.FULLCONN_ALU0.in3 CGRA0.PE_1_7.FULLCONN_ALU0.out1
edge CGRA0.PE_1_7.FULLCONN_ALU0.in3 CGRA0.PE_1_7.FULLCONN_ALU0.out2
edge CGRA0.PE_1_7.FULLCONN_ALU0.out0 CGRA0.PE_1_7.ALU0.in0
edge CGRA0.PE_1_7.FULLCONN_ALU0.out1 CGRA0.PE_1_7.ALU0.in1
edge CGRA0.PE_1_7.FULLCONN_ALU0.out2 CGRA0.PE_1_7.ALU0.in2
edge CGRA0.PE_1_8.in0 CGRA0.PE_1_8.SW0.in0
edge CGRA0.PE_1_8.in1 CGRA0.PE_1_8.SW0.in1
edge CGRA0.PE_1_8.in2 CGRA0.PE_1_8.SW0.in2
edge CGRA0.PE_1_8.in3 CGRA0.PE_1_8.SW0.in3
edge CGRA0.PE_1_8.out0 CGRA0.PE_0_8.in0
edge CGRA0.PE_1_8.out0 CGRA0.mem_0.in4
edge CGRA0.PE_1_8.out0 CGRA0.mem_10.in4
edge CGRA0.PE_1_8.out1 CGRA0.PE_1_9.in1
edge CGRA0.PE_1_8.out1 CGRA0.mem_0.in5
edge CGRA0.PE_1_8.out1 CGRA0.mem_10.in5
edge CGRA0.PE_1_8.out2 CGRA0.PE_2_8.in2
edge CGRA0.PE_1_8.out2 CGRA0.mem_0.in6
edge CGRA0.PE_1_8.out2 CGRA0.mem_10.in6
edge CGRA0.PE_1_8.out3 CGRA0.PE_1_7.in3
edge CGRA0.PE_1_8.out3 CGRA0.mem_0.in7
edge CGRA0.PE_1_8.out3 CGRA0.mem_10.in7
edge CGRA0.PE_1_8.ALU0 CGRA0.PE_1_8.ALU0.out0
edge CGRA0.PE_1_8.ALU0.in0 CGRA0.PE_1_8.ALU0
edge CGRA0.PE_1_8.ALU0.in1 CGRA0.PE_1_8.ALU0
edge CGRA0.PE_1_8.ALU0.in2 CGRA0.PE_1_8.ALU0
edge CGRA0.PE_1_8.ALU0.out0 CGRA0.PE_1_8.SW0.in4
edge CGRA0.PE_1_8.CONST0 CGRA0.PE_1_8.CONST0.out0
edge CGRA0.PE_1_8.CONST0.in0 CGRA0.PE_1_8.CONST0
edge CGRA0.PE_1_8.CONST0.out0 CGRA0.PE_1_8.SW0.in5
edge CGRA0.PE_1_8.CONST0.out0 CGRA0.PE_1_8.FULLCONN_ALU0.in3
edge CGRA0.PE_1_8.REG0 CGRA0.PE_1_8.REG0.out0
edge CGRA0.PE_1_8.REG0.in0 CGRA0.PE_1_8.REG0
edge CGRA0.PE_1_8.REG0.in1 CGRA0.PE_1_8.REG0
edge CGRA0.PE_1_8.REG0.out0 CGRA0.PE_1_8.SW0.in5
edge CGRA0.PE_1_8.REG0.out0 CGRA0.PE_1_8.SW0.in6
edge CGRA0.PE_1_8.SW0.in0 CGRA0.PE_1_8.SW0.out0
edge CGRA0.PE_1_8.SW0.in0 CGRA0.PE_1_8.SW0.out1
edge CGRA0.PE_1_8.SW0.in0 CGRA0.PE_1_8.SW0.out2
edge CGRA0.PE_1_8.SW0.in0 CGRA0.PE_1_8.SW0.out3
edge CGRA0.PE_1_8.SW0.in0 CGRA0.PE_1_8.SW0.out4
edge CGRA0.PE_1_8.SW0.in0 CGRA0.PE_1_8.SW0.out5
edge CGRA0.PE_1_8.SW0.in0 CGRA0.PE_1_8.SW0.out6
edge CGRA0.PE_1_8.SW0.in0 CGRA0.PE_1_8.SW0.out7
edge CGRA0.PE_1_8.SW0.in0 CGRA0.PE_1_8.SW0.out8
edge CGRA0.PE_1_8.SW0.in0 CGRA0.PE_1_8.SW0.out0
edge CGRA0.PE_1_8.SW0.in0 CGRA0.PE_1_8.SW0.out1
edge CGRA0.PE_1_8.SW0.in0 CGRA0.PE_1_8.SW0.out2
edge CGRA0.PE_1_8.SW0.in0 CGRA0.PE_1_8.SW0.out3
edge CGRA0.PE_1_8.SW0.in1 CGRA0.PE_1_8.SW0.out0
edge CGRA0.PE_1_8.SW0.in1 CGRA0.PE_1_8.SW0.out1
edge CGRA0.PE_1_8.SW0.in1 CGRA0.PE_1_8.SW0.out2
edge CGRA0.PE_1_8.SW0.in1 CGRA0.PE_1_8.SW0.out3
edge CGRA0.PE_1_8.SW0.in1 CGRA0.PE_1_8.SW0.out4
edge CGRA0.PE_1_8.SW0.in1 CGRA0.PE_1_8.SW0.out5
edge CGRA0.PE_1_8.SW0.in1 CGRA0.PE_1_8.SW0.out6
edge CGRA0.PE_1_8.SW0.in1 CGRA0.PE_1_8.SW0.out7
edge CGRA0.PE_1_8.SW0.in1 CGRA0.PE_1_8.SW0.out8
edge CGRA0.PE_1_8.SW0.in1 CGRA0.PE_1_8.SW0.out0
edge CGRA0.PE_1_8.SW0.in1 CGRA0.PE_1_8.SW0.out1
edge CGRA0.PE_1_8.SW0.in1 CGRA0.PE_1_8.SW0.out2
edge CGRA0.PE_1_8.SW0.in1 CGRA0.PE_1_8.SW0.out3
edge CGRA0.PE_1_8.SW0.in2 CGRA0.PE_1_8.SW0.out0
edge CGRA0.PE_1_8.SW0.in2 CGRA0.PE_1_8.SW0.out1
edge CGRA0.PE_1_8.SW0.in2 CGRA0.PE_1_8.SW0.out2
edge CGRA0.PE_1_8.SW0.in2 CGRA0.PE_1_8.SW0.out3
edge CGRA0.PE_1_8.SW0.in2 CGRA0.PE_1_8.SW0.out4
edge CGRA0.PE_1_8.SW0.in2 CGRA0.PE_1_8.SW0.out5
edge CGRA0.PE_1_8.SW0.in2 CGRA0.PE_1_8.SW0.out6
edge CGRA0.PE_1_8.SW0.in2 CGRA0.PE_1_8.SW0.out7
edge CGRA0.PE_1_8.SW0.in2 CGRA0.PE_1_8.SW0.out8
edge CGRA0.PE_1_8.SW0.in2 CGRA0.PE_1_8.SW0.out0
edge CGRA0.PE_1_8.SW0.in2 CGRA0.PE_1_8.SW0.out1
edge CGRA0.PE_1_8.SW0.in2 CGRA0.PE_1_8.SW0.out2
edge CGRA0.PE_1_8.SW0.in2 CGRA0.PE_1_8.SW0.out3
edge CGRA0.PE_1_8.SW0.in3 CGRA0.PE_1_8.SW0.out0
edge CGRA0.PE_1_8.SW0.in3 CGRA0.PE_1_8.SW0.out1
edge CGRA0.PE_1_8.SW0.in3 CGRA0.PE_1_8.SW0.out2
edge CGRA0.PE_1_8.SW0.in3 CGRA0.PE_1_8.SW0.out3
edge CGRA0.PE_1_8.SW0.in3 CGRA0.PE_1_8.SW0.out4
edge CGRA0.PE_1_8.SW0.in3 CGRA0.PE_1_8.SW0.out5
edge CGRA0.PE_1_8.SW0.in3 CGRA0.PE_1_8.SW0.out6
edge CGRA0.PE_1_8.SW0.in3 CGRA0.PE_1_8.SW0.out7
edge CGRA0.PE_1_8.SW0.in3 CGRA0.PE_1_8.SW0.out8
edge CGRA0.PE_1_8.SW0.in3 CGRA0.PE_1_8.SW0.out0
edge CGRA0.PE_1_8.SW0.in3 CGRA0.PE_1_8.SW0.out1
edge CGRA0.PE_1_8.SW0.in3 CGRA0.PE_1_8.SW0.out2
edge CGRA0.PE_1_8.SW0.in3 CGRA0.PE_1_8.SW0.out3
edge CGRA0.PE_1_8.SW0.in4 CGRA0.PE_1_8.SW0.out0
edge CGRA0.PE_1_8.SW0.in4 CGRA0.PE_1_8.SW0.out1
edge CGRA0.PE_1_8.SW0.in4 CGRA0.PE_1_8.SW0.out2
edge CGRA0.PE_1_8.SW0.in4 CGRA0.PE_1_8.SW0.out3
edge CGRA0.PE_1_8.SW0.in4 CGRA0.PE_1_8.SW0.out4
edge CGRA0.PE_1_8.SW0.in4 CGRA0.PE_1_8.SW0.out5
edge CGRA0.PE_1_8.SW0.in4 CGRA0.PE_1_8.SW0.out6
edge CGRA0.PE_1_8.SW0.in4 CGRA0.PE_1_8.SW0.out7
edge CGRA0.PE_1_8.SW0.in4 CGRA0.PE_1_8.SW0.out8
edge CGRA0.PE_1_8.SW0.in5 CGRA0.PE_1_8.SW0.out0
edge CGRA0.PE_1_8.SW0.in5 CGRA0.PE_1_8.SW0.out1
edge CGRA0.PE_1_8.SW0.in5 CGRA0.PE_1_8.SW0.out2
edge CGRA0.PE_1_8.SW0.in5 CGRA0.PE_1_8.SW0.out3
edge CGRA0.PE_1_8.SW0.in5 CGRA0.PE_1_8.SW0.out4
edge CGRA0.PE_1_8.SW0.in5 CGRA0.PE_1_8.SW0.out5
edge CGRA0.PE_1_8.SW0.in5 CGRA0.PE_1_8.SW0.out6
edge CGRA0.PE_1_8.SW0.in5 CGRA0.PE_1_8.SW0.out7
edge CGRA0.PE_1_8.SW0.in5 CGRA0.PE_1_8.SW0.out8
edge CGRA0.PE_1_8.SW0.in6 CGRA0.PE_1_8.SW0.out0
edge CGRA0.PE_1_8.SW0.in6 CGRA0.PE_1_8.SW0.out1
edge CGRA0.PE_1_8.SW0.in6 CGRA0.PE_1_8.SW0.out2
edge CGRA0.PE_1_8.SW0.in6 CGRA0.PE_1_8.SW0.out3
edge CGRA0.PE_1_8.SW0.in6 CGRA0.PE_1_8.SW0.out4
edge CGRA0.PE_1_8.SW0.in6 CGRA0.PE_1_8.SW0.out5
edge CGRA0.PE_1_8.SW0.in6 CGRA0.PE_1_8.SW0.out6
edge CGRA0.PE_1_8.SW0.in6 CGRA0.PE_1_8.SW0.out7
edge CGRA0.PE_1_8.SW0.in6 CGRA0.PE_1_8.SW0.out8
edge CGRA0.PE_1_8.SW0.out0 CGRA0.PE_1_8.out0
edge CGRA0.PE_1_8.SW0.out1 CGRA0.PE_1_8.out1
edge CGRA0.PE_1_8.SW0.out2 CGRA0.PE_1_8.out2
edge CGRA0.PE_1_8.SW0.out3 CGRA0.PE_1_8.out3
edge CGRA0.PE_1_8.SW0.out4 CGRA0.PE_1_8.FULLCONN_ALU0.in0
edge CGRA0.PE_1_8.SW0.out5 CGRA0.PE_1_8.FULLCONN_ALU0.in1
edge CGRA0.PE_1_8.SW0.out5 CGRA0.PE_1_8.REG0.in0
edge CGRA0.PE_1_8.SW0.out6 CGRA0.PE_1_8.FULLCONN_ALU0.in2
edge CGRA0.PE_1_8.SW0.out6 CGRA0.PE_1_8.REG0.in1
edge CGRA0.PE_1_8.SW0.out7 CGRA0.PE_1_8.REG0.in0
edge CGRA0.PE_1_8.SW0.out8 CGRA0.PE_1_8.REG0.in1
edge CGRA0.PE_1_8.FULLCONN_ALU0.in0 CGRA0.PE_1_8.FULLCONN_ALU0.out0
edge CGRA0.PE_1_8.FULLCONN_ALU0.in0 CGRA0.PE_1_8.FULLCONN_ALU0.out1
edge CGRA0.PE_1_8.FULLCONN_ALU0.in0 CGRA0.PE_1_8.FULLCONN_ALU0.out2
edge CGRA0.PE_1_8.FULLCONN_ALU0.in1 CGRA0.PE_1_8.FULLCONN_ALU0.out0
edge CGRA0.PE_1_8.FULLCONN_ALU0.in1 CGRA0.PE_1_8.FULLCONN_ALU0.out1
edge CGRA0.PE_1_8.FULLCONN_ALU0.in1 CGRA0.PE_1_8.FULLCONN_ALU0.out2
edge CGRA0.PE_1_8.FULLCONN_ALU0.in2 CGRA0.PE_1_8.FULLCONN_ALU0.out0
edge CGRA0.PE_1_8.FULLCONN_ALU0.in2 CGRA0.PE_1_8.FULLCONN_ALU0.out1
edge CGRA0.PE_1_8.FULLCONN_ALU0.in2 CGRA0.PE_1_8.FULLCONN_ALU0.out2
edge CGRA0.PE_1_8.FULLCONN_ALU0.in3 CGRA0.PE_1_8.FULLCONN_ALU0.out0
edge CGRA0.PE_1_8.FULLCONN_ALU0.in3 CGRA0.PE_1_8.FULLCONN_ALU0.out1
edge CGRA0.PE_1_8.FULLCONN_ALU0.in3 CGRA0.PE_1_8.FULLCONN_ALU0.out2
edge CGRA0.PE_1_8.FULLCONN_ALU0.out0 CGRA0.PE_1_8.ALU0.in0
edge CGRA0.PE_1_8.FULLCONN_ALU0.out1 CGRA0.PE_1_8.ALU0.in1
edge CGRA0.PE_1_8.FULLCONN_ALU0.out2 CGRA0.PE_1_8.ALU0.in2
edge CGRA0.PE_1_9.in0 CGRA0.PE_1_9.SW0.in0
edge CGRA0.PE_1_9.in1 CGRA0.PE_1_9.SW0.in1
edge CGRA0.PE_1_9.in2 CGRA0.PE_1_9.SW0.in2
edge CGRA0.PE_1_9.in3 CGRA0.PE_1_9.SW0.in3
edge CGRA0.PE_1_9.out0 CGRA0.PE_0_9.in0
edge CGRA0.PE_1_9.out0 CGRA0.mem_0.in4
edge CGRA0.PE_1_9.out0 CGRA0.mem_10.in4
edge CGRA0.PE_1_9.out1 CGRA0.mem_0.in5
edge CGRA0.PE_1_9.out1 CGRA0.mem_10.in5
edge CGRA0.PE_1_9.out2 CGRA0.PE_2_9.in2
edge CGRA0.PE_1_9.out2 CGRA0.mem_0.in6
edge CGRA0.PE_1_9.out2 CGRA0.mem_10.in6
edge CGRA0.PE_1_9.out3 CGRA0.PE_1_8.in3
edge CGRA0.PE_1_9.out3 CGRA0.mem_0.in7
edge CGRA0.PE_1_9.out3 CGRA0.mem_10.in7
edge CGRA0.PE_1_9.ALU0 CGRA0.PE_1_9.ALU0.out0
edge CGRA0.PE_1_9.ALU0.in0 CGRA0.PE_1_9.ALU0
edge CGRA0.PE_1_9.ALU0.in1 CGRA0.PE_1_9.ALU0
edge CGRA0.PE_1_9.ALU0.in2 CGRA0.PE_1_9.ALU0
edge CGRA0.PE_1_9.ALU0.out0 CGRA0.PE_1_9.SW0.in4
edge CGRA0.PE_1_9.CONST0 CGRA0.PE_1_9.CONST0.out0
edge CGRA0.PE_1_9.CONST0.in0 CGRA0.PE_1_9.CONST0
edge CGRA0.PE_1_9.CONST0.out0 CGRA0.PE_1_9.SW0.in5
edge CGRA0.PE_1_9.CONST0.out0 CGRA0.PE_1_9.FULLCONN_ALU0.in3
edge CGRA0.PE_1_9.REG0 CGRA0.PE_1_9.REG0.out0
edge CGRA0.PE_1_9.REG0.in0 CGRA0.PE_1_9.REG0
edge CGRA0.PE_1_9.REG0.in1 CGRA0.PE_1_9.REG0
edge CGRA0.PE_1_9.REG0.out0 CGRA0.PE_1_9.SW0.in5
edge CGRA0.PE_1_9.REG0.out0 CGRA0.PE_1_9.SW0.in6
edge CGRA0.PE_1_9.SW0.in0 CGRA0.PE_1_9.SW0.out0
edge CGRA0.PE_1_9.SW0.in0 CGRA0.PE_1_9.SW0.out1
edge CGRA0.PE_1_9.SW0.in0 CGRA0.PE_1_9.SW0.out2
edge CGRA0.PE_1_9.SW0.in0 CGRA0.PE_1_9.SW0.out3
edge CGRA0.PE_1_9.SW0.in0 CGRA0.PE_1_9.SW0.out4
edge CGRA0.PE_1_9.SW0.in0 CGRA0.PE_1_9.SW0.out5
edge CGRA0.PE_1_9.SW0.in0 CGRA0.PE_1_9.SW0.out6
edge CGRA0.PE_1_9.SW0.in0 CGRA0.PE_1_9.SW0.out7
edge CGRA0.PE_1_9.SW0.in0 CGRA0.PE_1_9.SW0.out8
edge CGRA0.PE_1_9.SW0.in0 CGRA0.PE_1_9.SW0.out0
edge CGRA0.PE_1_9.SW0.in0 CGRA0.PE_1_9.SW0.out1
edge CGRA0.PE_1_9.SW0.in0 CGRA0.PE_1_9.SW0.out2
edge CGRA0.PE_1_9.SW0.in0 CGRA0.PE_1_9.SW0.out3
edge CGRA0.PE_1_9.SW0.in1 CGRA0.PE_1_9.SW0.out0
edge CGRA0.PE_1_9.SW0.in1 CGRA0.PE_1_9.SW0.out1
edge CGRA0.PE_1_9.SW0.in1 CGRA0.PE_1_9.SW0.out2
edge CGRA0.PE_1_9.SW0.in1 CGRA0.PE_1_9.SW0.out3
edge CGRA0.PE_1_9.SW0.in1 CGRA0.PE_1_9.SW0.out4
edge CGRA0.PE_1_9.SW0.in1 CGRA0.PE_1_9.SW0.out5
edge CGRA0.PE_1_9.SW0.in1 CGRA0.PE_1_9.SW0.out6
edge CGRA0.PE_1_9.SW0.in1 CGRA0.PE_1_9.SW0.out7
edge CGRA0.PE_1_9.SW0.in1 CGRA0.PE_1_9.SW0.out8
edge CGRA0.PE_1_9.SW0.in1 CGRA0.PE_1_9.SW0.out0
edge CGRA0.PE_1_9.SW0.in1 CGRA0.PE_1_9.SW0.out1
edge CGRA0.PE_1_9.SW0.in1 CGRA0.PE_1_9.SW0.out2
edge CGRA0.PE_1_9.SW0.in1 CGRA0.PE_1_9.SW0.out3
edge CGRA0.PE_1_9.SW0.in2 CGRA0.PE_1_9.SW0.out0
edge CGRA0.PE_1_9.SW0.in2 CGRA0.PE_1_9.SW0.out1
edge CGRA0.PE_1_9.SW0.in2 CGRA0.PE_1_9.SW0.out2
edge CGRA0.PE_1_9.SW0.in2 CGRA0.PE_1_9.SW0.out3
edge CGRA0.PE_1_9.SW0.in2 CGRA0.PE_1_9.SW0.out4
edge CGRA0.PE_1_9.SW0.in2 CGRA0.PE_1_9.SW0.out5
edge CGRA0.PE_1_9.SW0.in2 CGRA0.PE_1_9.SW0.out6
edge CGRA0.PE_1_9.SW0.in2 CGRA0.PE_1_9.SW0.out7
edge CGRA0.PE_1_9.SW0.in2 CGRA0.PE_1_9.SW0.out8
edge CGRA0.PE_1_9.SW0.in2 CGRA0.PE_1_9.SW0.out0
edge CGRA0.PE_1_9.SW0.in2 CGRA0.PE_1_9.SW0.out1
edge CGRA0.PE_1_9.SW0.in2 CGRA0.PE_1_9.SW0.out2
edge CGRA0.PE_1_9.SW0.in2 CGRA0.PE_1_9.SW0.out3
edge CGRA0.PE_1_9.SW0.in3 CGRA0.PE_1_9.SW0.out0
edge CGRA0.PE_1_9.SW0.in3 CGRA0.PE_1_9.SW0.out1
edge CGRA0.PE_1_9.SW0.in3 CGRA0.PE_1_9.SW0.out2
edge CGRA0.PE_1_9.SW0.in3 CGRA0.PE_1_9.SW0.out3
edge CGRA0.PE_1_9.SW0.in3 CGRA0.PE_1_9.SW0.out4
edge CGRA0.PE_1_9.SW0.in3 CGRA0.PE_1_9.SW0.out5
edge CGRA0.PE_1_9.SW0.in3 CGRA0.PE_1_9.SW0.out6
edge CGRA0.PE_1_9.SW0.in3 CGRA0.PE_1_9.SW0.out7
edge CGRA0.PE_1_9.SW0.in3 CGRA0.PE_1_9.SW0.out8
edge CGRA0.PE_1_9.SW0.in3 CGRA0.PE_1_9.SW0.out0
edge CGRA0.PE_1_9.SW0.in3 CGRA0.PE_1_9.SW0.out1
edge CGRA0.PE_1_9.SW0.in3 CGRA0.PE_1_9.SW0.out2
edge CGRA0.PE_1_9.SW0.in3 CGRA0.PE_1_9.SW0.out3
edge CGRA0.PE_1_9.SW0.in4 CGRA0.PE_1_9.SW0.out0
edge CGRA0.PE_1_9.SW0.in4 CGRA0.PE_1_9.SW0.out1
edge CGRA0.PE_1_9.SW0.in4 CGRA0.PE_1_9.SW0.out2
edge CGRA0.PE_1_9.SW0.in4 CGRA0.PE_1_9.SW0.out3
edge CGRA0.PE_1_9.SW0.in4 CGRA0.PE_1_9.SW0.out4
edge CGRA0.PE_1_9.SW0.in4 CGRA0.PE_1_9.SW0.out5
edge CGRA0.PE_1_9.SW0.in4 CGRA0.PE_1_9.SW0.out6
edge CGRA0.PE_1_9.SW0.in4 CGRA0.PE_1_9.SW0.out7
edge CGRA0.PE_1_9.SW0.in4 CGRA0.PE_1_9.SW0.out8
edge CGRA0.PE_1_9.SW0.in5 CGRA0.PE_1_9.SW0.out0
edge CGRA0.PE_1_9.SW0.in5 CGRA0.PE_1_9.SW0.out1
edge CGRA0.PE_1_9.SW0.in5 CGRA0.PE_1_9.SW0.out2
edge CGRA0.PE_1_9.SW0.in5 CGRA0.PE_1_9.SW0.out3
edge CGRA0.PE_1_9.SW0.in5 CGRA0.PE_1_9.SW0.out4
edge CGRA0.PE_1_9.SW0.in5 CGRA0.PE_1_9.SW0.out5
edge CGRA0.PE_1_9.SW0.in5 CGRA0.PE_1_9.SW0.out6
edge CGRA0.PE_1_9.SW0.in5 CGRA0.PE_1_9.SW0.out7
edge CGRA0.PE_1_9.SW0.in5 CGRA0.PE_1_9.SW0.out8
edge CGRA0.PE_1_9.SW0.in6 CGRA0.PE_1_9.SW0.out0
edge CGRA0.PE_1_9.SW0.in6 CGRA0.PE_1_9.SW0.out1
edge CGRA0.PE_1_9.SW0.in6 CGRA0.PE_1_9.SW0.out2
edge CGRA0.PE_1_9.SW0.in6 CGRA0.PE_1_9.SW0.out3
edge CGRA0.PE_1_9.SW0.in6 CGRA0.PE_1_9.SW0.out4
edge CGRA0.PE_1_9.SW0.in6 CGRA0.PE_1_9.SW0.out5
edge CGRA0.PE_1_9.SW0.in6 CGRA0.PE_1_9.SW0.out6
edge CGRA0.PE_1_9.SW0.in6 CGRA0.PE_1_9.SW0.out7
edge CGRA0.PE_1_9.SW0.in6 CGRA0.PE_1_9.SW0.out8
edge CGRA0.PE_1_9.SW0.out0 CGRA0.PE_1_9.out0
edge CGRA0.PE_1_9.SW0.out1 CGRA0.PE_1_9.out1
edge CGRA0.PE_1_9.SW0.out2 CGRA0.PE_1_9.out2
edge CGRA0.PE_1_9.SW0.out3 CGRA0.PE_1_9.out3
edge CGRA0.PE_1_9.SW0.out4 CGRA0.PE_1_9.FULLCONN_ALU0.in0
edge CGRA0.PE_1_9.SW0.out5 CGRA0.PE_1_9.FULLCONN_ALU0.in1
edge CGRA0.PE_1_9.SW0.out5 CGRA0.PE_1_9.REG0.in0
edge CGRA0.PE_1_9.SW0.out6 CGRA0.PE_1_9.FULLCONN_ALU0.in2
edge CGRA0.PE_1_9.SW0.out6 CGRA0.PE_1_9.REG0.in1
edge CGRA0.PE_1_9.SW0.out7 CGRA0.PE_1_9.REG0.in0
edge CGRA0.PE_1_9.SW0.out8 CGRA0.PE_1_9.REG0.in1
edge CGRA0.PE_1_9.FULLCONN_ALU0.in0 CGRA0.PE_1_9.FULLCONN_ALU0.out0
edge CGRA0.PE_1_9.FULLCONN_ALU0.in0 CGRA0.PE_1_9.FULLCONN_ALU0.out1
edge CGRA0.PE_1_9.FULLCONN_ALU0.in0 CGRA0.PE_1_9.FULLCONN_ALU0.out2
edge CGRA0.PE_1_9.FULLCONN_ALU0.in1 CGRA0.PE_1_9.FULLCONN_ALU0.out0
edge CGRA0.PE_1_9.FULLCONN_ALU0.in1 CGRA0.PE_1_9.FULLCONN_ALU0.out1
edge CGRA0.PE_1_9.FULLCONN_ALU0.in1 CGRA0.PE_1_9.FULLCONN_ALU0.out2
edge CGRA0.PE_1_9.FULLCONN_ALU0.in2 CGRA0.PE_1_9.FULLCONN_ALU0.out0
edge CGRA0.PE_1_9.FULLCONN_ALU0.in2 CGRA0.PE_1_9.FULLCONN_ALU0.out1
edge CGRA0.PE_1_9.FULLCONN_ALU0.in2 CGRA0.PE_1_9.FULLCONN_ALU0.out2
edge CGRA0.PE_1_9.FULLCONN_ALU0.in3 CGRA0.PE_1_9.FULLCONN_ALU0.out0
edge CGRA0.PE_1_9.FULLCONN_ALU0.in3 CGRA0.PE_1_9.FULLCONN_ALU0.out1
edge CGRA0.PE_1_9.FULLCONN_ALU0.in3 CGRA0.PE_1_9.FULLCONN_ALU0.out2
edge CGRA0.PE_1_9.FULLCONN_ALU0.out0 CGRA0.PE_1_9.ALU0.in0
edge CGRA0.PE_1_9.FULLCONN_ALU0.out1 CGRA0.PE_1_9.ALU0.in1
edge CGRA0.PE_1_9.FULLCONN_ALU0.out2 CGRA0.PE_1_9.ALU0.in2
edge CGRA0.PE_2_0.in0 CGRA0.PE_2_0.SW0.in0
edge CGRA0.PE_2_0.in1 CGRA0.PE_2_0.SW0.in1
edge CGRA0.PE_2_0.in2 CGRA0.PE_2_0.SW0.in2
edge CGRA0.PE_2_0.in3 CGRA0.PE_2_0.SW0.in3
edge CGRA0.PE_2_0.out0 CGRA0.PE_1_0.in0
edge CGRA0.PE_2_0.out0 CGRA0.mem_0.in8
edge CGRA0.PE_2_0.out0 CGRA0.mem_10.in8
edge CGRA0.PE_2_0.out1 CGRA0.PE_2_1.in1
edge CGRA0.PE_2_0.out1 CGRA0.mem_0.in9
edge CGRA0.PE_2_0.out1 CGRA0.mem_10.in9
edge CGRA0.PE_2_0.out2 CGRA0.PE_3_0.in2
edge CGRA0.PE_2_0.out2 CGRA0.mem_0.in10
edge CGRA0.PE_2_0.out2 CGRA0.mem_10.in10
edge CGRA0.PE_2_0.out3 CGRA0.mem_0.in11
edge CGRA0.PE_2_0.out3 CGRA0.mem_10.in11
edge CGRA0.PE_2_0.ALU0 CGRA0.PE_2_0.ALU0.out0
edge CGRA0.PE_2_0.ALU0.in0 CGRA0.PE_2_0.ALU0
edge CGRA0.PE_2_0.ALU0.in1 CGRA0.PE_2_0.ALU0
edge CGRA0.PE_2_0.ALU0.in2 CGRA0.PE_2_0.ALU0
edge CGRA0.PE_2_0.ALU0.out0 CGRA0.PE_2_0.SW0.in4
edge CGRA0.PE_2_0.CONST0 CGRA0.PE_2_0.CONST0.out0
edge CGRA0.PE_2_0.CONST0.in0 CGRA0.PE_2_0.CONST0
edge CGRA0.PE_2_0.CONST0.out0 CGRA0.PE_2_0.SW0.in5
edge CGRA0.PE_2_0.CONST0.out0 CGRA0.PE_2_0.FULLCONN_ALU0.in3
edge CGRA0.PE_2_0.REG0 CGRA0.PE_2_0.REG0.out0
edge CGRA0.PE_2_0.REG0.in0 CGRA0.PE_2_0.REG0
edge CGRA0.PE_2_0.REG0.in1 CGRA0.PE_2_0.REG0
edge CGRA0.PE_2_0.REG0.out0 CGRA0.PE_2_0.SW0.in5
edge CGRA0.PE_2_0.REG0.out0 CGRA0.PE_2_0.SW0.in6
edge CGRA0.PE_2_0.SW0.in0 CGRA0.PE_2_0.SW0.out0
edge CGRA0.PE_2_0.SW0.in0 CGRA0.PE_2_0.SW0.out1
edge CGRA0.PE_2_0.SW0.in0 CGRA0.PE_2_0.SW0.out2
edge CGRA0.PE_2_0.SW0.in0 CGRA0.PE_2_0.SW0.out3
edge CGRA0.PE_2_0.SW0.in0 CGRA0.PE_2_0.SW0.out4
edge CGRA0.PE_2_0.SW0.in0 CGRA0.PE_2_0.SW0.out5
edge CGRA0.PE_2_0.SW0.in0 CGRA0.PE_2_0.SW0.out6
edge CGRA0.PE_2_0.SW0.in0 CGRA0.PE_2_0.SW0.out7
edge CGRA0.PE_2_0.SW0.in0 CGRA0.PE_2_0.SW0.out8
edge CGRA0.PE_2_0.SW0.in0 CGRA0.PE_2_0.SW0.out0
edge CGRA0.PE_2_0.SW0.in0 CGRA0.PE_2_0.SW0.out1
edge CGRA0.PE_2_0.SW0.in0 CGRA0.PE_2_0.SW0.out2
edge CGRA0.PE_2_0.SW0.in0 CGRA0.PE_2_0.SW0.out3
edge CGRA0.PE_2_0.SW0.in1 CGRA0.PE_2_0.SW0.out0
edge CGRA0.PE_2_0.SW0.in1 CGRA0.PE_2_0.SW0.out1
edge CGRA0.PE_2_0.SW0.in1 CGRA0.PE_2_0.SW0.out2
edge CGRA0.PE_2_0.SW0.in1 CGRA0.PE_2_0.SW0.out3
edge CGRA0.PE_2_0.SW0.in1 CGRA0.PE_2_0.SW0.out4
edge CGRA0.PE_2_0.SW0.in1 CGRA0.PE_2_0.SW0.out5
edge CGRA0.PE_2_0.SW0.in1 CGRA0.PE_2_0.SW0.out6
edge CGRA0.PE_2_0.SW0.in1 CGRA0.PE_2_0.SW0.out7
edge CGRA0.PE_2_0.SW0.in1 CGRA0.PE_2_0.SW0.out8
edge CGRA0.PE_2_0.SW0.in1 CGRA0.PE_2_0.SW0.out0
edge CGRA0.PE_2_0.SW0.in1 CGRA0.PE_2_0.SW0.out1
edge CGRA0.PE_2_0.SW0.in1 CGRA0.PE_2_0.SW0.out2
edge CGRA0.PE_2_0.SW0.in1 CGRA0.PE_2_0.SW0.out3
edge CGRA0.PE_2_0.SW0.in2 CGRA0.PE_2_0.SW0.out0
edge CGRA0.PE_2_0.SW0.in2 CGRA0.PE_2_0.SW0.out1
edge CGRA0.PE_2_0.SW0.in2 CGRA0.PE_2_0.SW0.out2
edge CGRA0.PE_2_0.SW0.in2 CGRA0.PE_2_0.SW0.out3
edge CGRA0.PE_2_0.SW0.in2 CGRA0.PE_2_0.SW0.out4
edge CGRA0.PE_2_0.SW0.in2 CGRA0.PE_2_0.SW0.out5
edge CGRA0.PE_2_0.SW0.in2 CGRA0.PE_2_0.SW0.out6
edge CGRA0.PE_2_0.SW0.in2 CGRA0.PE_2_0.SW0.out7
edge CGRA0.PE_2_0.SW0.in2 CGRA0.PE_2_0.SW0.out8
edge CGRA0.PE_2_0.SW0.in2 CGRA0.PE_2_0.SW0.out0
edge CGRA0.PE_2_0.SW0.in2 CGRA0.PE_2_0.SW0.out1
edge CGRA0.PE_2_0.SW0.in2 CGRA0.PE_2_0.SW0.out2
edge CGRA0.PE_2_0.SW0.in2 CGRA0.PE_2_0.SW0.out3
edge CGRA0.PE_2_0.SW0.in3 CGRA0.PE_2_0.SW0.out0
edge CGRA0.PE_2_0.SW0.in3 CGRA0.PE_2_0.SW0.out1
edge CGRA0.PE_2_0.SW0.in3 CGRA0.PE_2_0.SW0.out2
edge CGRA0.PE_2_0.SW0.in3 CGRA0.PE_2_0.SW0.out3
edge CGRA0.PE_2_0.SW0.in3 CGRA0.PE_2_0.SW0.out4
edge CGRA0.PE_2_0.SW0.in3 CGRA0.PE_2_0.SW0.out5
edge CGRA0.PE_2_0.SW0.in3 CGRA0.PE_2_0.SW0.out6
edge CGRA0.PE_2_0.SW0.in3 CGRA0.PE_2_0.SW0.out7
edge CGRA0.PE_2_0.SW0.in3 CGRA0.PE_2_0.SW0.out8
edge CGRA0.PE_2_0.SW0.in3 CGRA0.PE_2_0.SW0.out0
edge CGRA0.PE_2_0.SW0.in3 CGRA0.PE_2_0.SW0.out1
edge CGRA0.PE_2_0.SW0.in3 CGRA0.PE_2_0.SW0.out2
edge CGRA0.PE_2_0.SW0.in3 CGRA0.PE_2_0.SW0.out3
edge CGRA0.PE_2_0.SW0.in4 CGRA0.PE_2_0.SW0.out0
edge CGRA0.PE_2_0.SW0.in4 CGRA0.PE_2_0.SW0.out1
edge CGRA0.PE_2_0.SW0.in4 CGRA0.PE_2_0.SW0.out2
edge CGRA0.PE_2_0.SW0.in4 CGRA0.PE_2_0.SW0.out3
edge CGRA0.PE_2_0.SW0.in4 CGRA0.PE_2_0.SW0.out4
edge CGRA0.PE_2_0.SW0.in4 CGRA0.PE_2_0.SW0.out5
edge CGRA0.PE_2_0.SW0.in4 CGRA0.PE_2_0.SW0.out6
edge CGRA0.PE_2_0.SW0.in4 CGRA0.PE_2_0.SW0.out7
edge CGRA0.PE_2_0.SW0.in4 CGRA0.PE_2_0.SW0.out8
edge CGRA0.PE_2_0.SW0.in5 CGRA0.PE_2_0.SW0.out0
edge CGRA0.PE_2_0.SW0.in5 CGRA0.PE_2_0.SW0.out1
edge CGRA0.PE_2_0.SW0.in5 CGRA0.PE_2_0.SW0.out2
edge CGRA0.PE_2_0.SW0.in5 CGRA0.PE_2_0.SW0.out3
edge CGRA0.PE_2_0.SW0.in5 CGRA0.PE_2_0.SW0.out4
edge CGRA0.PE_2_0.SW0.in5 CGRA0.PE_2_0.SW0.out5
edge CGRA0.PE_2_0.SW0.in5 CGRA0.PE_2_0.SW0.out6
edge CGRA0.PE_2_0.SW0.in5 CGRA0.PE_2_0.SW0.out7
edge CGRA0.PE_2_0.SW0.in5 CGRA0.PE_2_0.SW0.out8
edge CGRA0.PE_2_0.SW0.in6 CGRA0.PE_2_0.SW0.out0
edge CGRA0.PE_2_0.SW0.in6 CGRA0.PE_2_0.SW0.out1
edge CGRA0.PE_2_0.SW0.in6 CGRA0.PE_2_0.SW0.out2
edge CGRA0.PE_2_0.SW0.in6 CGRA0.PE_2_0.SW0.out3
edge CGRA0.PE_2_0.SW0.in6 CGRA0.PE_2_0.SW0.out4
edge CGRA0.PE_2_0.SW0.in6 CGRA0.PE_2_0.SW0.out5
edge CGRA0.PE_2_0.SW0.in6 CGRA0.PE_2_0.SW0.out6
edge CGRA0.PE_2_0.SW0.in6 CGRA0.PE_2_0.SW0.out7
edge CGRA0.PE_2_0.SW0.in6 CGRA0.PE_2_0.SW0.out8
edge CGRA0.PE_2_0.SW0.out0 CGRA0.PE_2_0.out0
edge CGRA0.PE_2_0.SW0.out1 CGRA0.PE_2_0.out1
edge CGRA0.PE_2_0.SW0.out2 CGRA0.PE_2_0.out2
edge CGRA0.PE_2_0.SW0.out3 CGRA0.PE_2_0.out3
edge CGRA0.PE_2_0.SW0.out4 CGRA0.PE_2_0.FULLCONN_ALU0.in0
edge CGRA0.PE_2_0.SW0.out5 CGRA0.PE_2_0.FULLCONN_ALU0.in1
edge CGRA0.PE_2_0.SW0.out5 CGRA0.PE_2_0.REG0.in0
edge CGRA0.PE_2_0.SW0.out6 CGRA0.PE_2_0.FULLCONN_ALU0.in2
edge CGRA0.PE_2_0.SW0.out6 CGRA0.PE_2_0.REG0.in1
edge CGRA0.PE_2_0.SW0.out7 CGRA0.PE_2_0.REG0.in0
edge CGRA0.PE_2_0.SW0.out8 CGRA0.PE_2_0.REG0.in1
edge CGRA0.PE_2_0.FULLCONN_ALU0.in0 CGRA0.PE_2_0.FULLCONN_ALU0.out0
edge CGRA0.PE_2_0.FULLCONN_ALU0.in0 CGRA0.PE_2_0.FULLCONN_ALU0.out1
edge CGRA0.PE_2_0.FULLCONN_ALU0.in0 CGRA0.PE_2_0.FULLCONN_ALU0.out2
edge CGRA0.PE_2_0.FULLCONN_ALU0.in1 CGRA0.PE_2_0.FULLCONN_ALU0.out0
edge CGRA0.PE_2_0.FULLCONN_ALU0.in1 CGRA0.PE_2_0.FULLCONN_ALU0.out1
edge CGRA0.PE_2_0.FULLCONN_ALU0.in1 CGRA0.PE_2_0.FULLCONN_ALU0.out2
edge CGRA0.PE_2_0.FULLCONN_ALU0.in2 CGRA0.PE_2_0.FULLCONN_ALU0.out0
edge CGRA0.PE_2_0.FULLCONN_ALU0.in2 CGRA0.PE_2_0.FULLCONN_ALU0.out1
edge CGRA0.PE_2_0.FULLCONN_ALU0.in2 CGRA0.PE_2_0.FULLCONN_ALU0.out2
edge CGRA0.PE_2_0.FULLCONN_ALU0.in3 CGRA0.PE_2_0.FULLCONN_ALU0.out0
edge CGRA0.PE_2_0.FULLCONN_ALU0.in3 CGRA0.PE_2_0.FULLCONN_ALU0.out1
edge CGRA0.PE_2_0.FULLCONN_ALU0.in3 CGRA0.PE_2_0.FULLCONN_ALU0.out2
edge CGRA0.PE_2_0.FULLCONN_ALU0.out0 CGRA0.PE_2_0.ALU0.in0
edge CGRA0.PE_2_0.FULLCONN_ALU0.out1 CGRA0.PE_2_0.ALU0.in1
edge CGRA0.PE_2_0.FULLCONN_ALU0.out2 CGRA0.PE_2_0.ALU0.in2
edge CGRA0.PE_2_1.in0 CGRA0.PE_2_1.SW0.in0
edge CGRA0.PE_2_1.in1 CGRA0.PE_2_1.SW0.in1
edge CGRA0.PE_2_1.in2 CGRA0.PE_2_1.SW0.in2
edge CGRA0.PE_2_1.in3 CGRA0.PE_2_1.SW0.in3
edge CGRA0.PE_2_1.out0 CGRA0.PE_1_1.in0
edge CGRA0.PE_2_1.out0 CGRA0.mem_0.in8
edge CGRA0.PE_2_1.out0 CGRA0.mem_10.in8
edge CGRA0.PE_2_1.out1 CGRA0.PE_2_2.in1
edge CGRA0.PE_2_1.out1 CGRA0.mem_0.in9
edge CGRA0.PE_2_1.out1 CGRA0.mem_10.in9
edge CGRA0.PE_2_1.out2 CGRA0.PE_3_1.in2
edge CGRA0.PE_2_1.out2 CGRA0.mem_0.in10
edge CGRA0.PE_2_1.out2 CGRA0.mem_10.in10
edge CGRA0.PE_2_1.out3 CGRA0.PE_2_0.in3
edge CGRA0.PE_2_1.out3 CGRA0.mem_0.in11
edge CGRA0.PE_2_1.out3 CGRA0.mem_10.in11
edge CGRA0.PE_2_1.ALU0 CGRA0.PE_2_1.ALU0.out0
edge CGRA0.PE_2_1.ALU0.in0 CGRA0.PE_2_1.ALU0
edge CGRA0.PE_2_1.ALU0.in1 CGRA0.PE_2_1.ALU0
edge CGRA0.PE_2_1.ALU0.in2 CGRA0.PE_2_1.ALU0
edge CGRA0.PE_2_1.ALU0.out0 CGRA0.PE_2_1.SW0.in4
edge CGRA0.PE_2_1.CONST0 CGRA0.PE_2_1.CONST0.out0
edge CGRA0.PE_2_1.CONST0.in0 CGRA0.PE_2_1.CONST0
edge CGRA0.PE_2_1.CONST0.out0 CGRA0.PE_2_1.SW0.in5
edge CGRA0.PE_2_1.CONST0.out0 CGRA0.PE_2_1.FULLCONN_ALU0.in3
edge CGRA0.PE_2_1.REG0 CGRA0.PE_2_1.REG0.out0
edge CGRA0.PE_2_1.REG0.in0 CGRA0.PE_2_1.REG0
edge CGRA0.PE_2_1.REG0.in1 CGRA0.PE_2_1.REG0
edge CGRA0.PE_2_1.REG0.out0 CGRA0.PE_2_1.SW0.in5
edge CGRA0.PE_2_1.REG0.out0 CGRA0.PE_2_1.SW0.in6
edge CGRA0.PE_2_1.SW0.in0 CGRA0.PE_2_1.SW0.out0
edge CGRA0.PE_2_1.SW0.in0 CGRA0.PE_2_1.SW0.out1
edge CGRA0.PE_2_1.SW0.in0 CGRA0.PE_2_1.SW0.out2
edge CGRA0.PE_2_1.SW0.in0 CGRA0.PE_2_1.SW0.out3
edge CGRA0.PE_2_1.SW0.in0 CGRA0.PE_2_1.SW0.out4
edge CGRA0.PE_2_1.SW0.in0 CGRA0.PE_2_1.SW0.out5
edge CGRA0.PE_2_1.SW0.in0 CGRA0.PE_2_1.SW0.out6
edge CGRA0.PE_2_1.SW0.in0 CGRA0.PE_2_1.SW0.out7
edge CGRA0.PE_2_1.SW0.in0 CGRA0.PE_2_1.SW0.out8
edge CGRA0.PE_2_1.SW0.in0 CGRA0.PE_2_1.SW0.out0
edge CGRA0.PE_2_1.SW0.in0 CGRA0.PE_2_1.SW0.out1
edge CGRA0.PE_2_1.SW0.in0 CGRA0.PE_2_1.SW0.out2
edge CGRA0.PE_2_1.SW0.in0 CGRA0.PE_2_1.SW0.out3
edge CGRA0.PE_2_1.SW0.in1 CGRA0.PE_2_1.SW0.out0
edge CGRA0.PE_2_1.SW0.in1 CGRA0.PE_2_1.SW0.out1
edge CGRA0.PE_2_1.SW0.in1 CGRA0.PE_2_1.SW0.out2
edge CGRA0.PE_2_1.SW0.in1 CGRA0.PE_2_1.SW0.out3
edge CGRA0.PE_2_1.SW0.in1 CGRA0.PE_2_1.SW0.out4
edge CGRA0.PE_2_1.SW0.in1 CGRA0.PE_2_1.SW0.out5
edge CGRA0.PE_2_1.SW0.in1 CGRA0.PE_2_1.SW0.out6
edge CGRA0.PE_2_1.SW0.in1 CGRA0.PE_2_1.SW0.out7
edge CGRA0.PE_2_1.SW0.in1 CGRA0.PE_2_1.SW0.out8
edge CGRA0.PE_2_1.SW0.in1 CGRA0.PE_2_1.SW0.out0
edge CGRA0.PE_2_1.SW0.in1 CGRA0.PE_2_1.SW0.out1
edge CGRA0.PE_2_1.SW0.in1 CGRA0.PE_2_1.SW0.out2
edge CGRA0.PE_2_1.SW0.in1 CGRA0.PE_2_1.SW0.out3
edge CGRA0.PE_2_1.SW0.in2 CGRA0.PE_2_1.SW0.out0
edge CGRA0.PE_2_1.SW0.in2 CGRA0.PE_2_1.SW0.out1
edge CGRA0.PE_2_1.SW0.in2 CGRA0.PE_2_1.SW0.out2
edge CGRA0.PE_2_1.SW0.in2 CGRA0.PE_2_1.SW0.out3
edge CGRA0.PE_2_1.SW0.in2 CGRA0.PE_2_1.SW0.out4
edge CGRA0.PE_2_1.SW0.in2 CGRA0.PE_2_1.SW0.out5
edge CGRA0.PE_2_1.SW0.in2 CGRA0.PE_2_1.SW0.out6
edge CGRA0.PE_2_1.SW0.in2 CGRA0.PE_2_1.SW0.out7
edge CGRA0.PE_2_1.SW0.in2 CGRA0.PE_2_1.SW0.out8
edge CGRA0.PE_2_1.SW0.in2 CGRA0.PE_2_1.SW0.out0
edge CGRA0.PE_2_1.SW0.in2 CGRA0.PE_2_1.SW0.out1
edge CGRA0.PE_2_1.SW0.in2 CGRA0.PE_2_1.SW0.out2
edge CGRA0.PE_2_1.SW0.in2 CGRA0.PE_2_1.SW0.out3
edge CGRA0.PE_2_1.SW0.in3 CGRA0.PE_2_1.SW0.out0
edge CGRA0.PE_2_1.SW0.in3 CGRA0.PE_2_1.SW0.out1
edge CGRA0.PE_2_1.SW0.in3 CGRA0.PE_2_1.SW0.out2
edge CGRA0.PE_2_1.SW0.in3 CGRA0.PE_2_1.SW0.out3
edge CGRA0.PE_2_1.SW0.in3 CGRA0.PE_2_1.SW0.out4
edge CGRA0.PE_2_1.SW0.in3 CGRA0.PE_2_1.SW0.out5
edge CGRA0.PE_2_1.SW0.in3 CGRA0.PE_2_1.SW0.out6
edge CGRA0.PE_2_1.SW0.in3 CGRA0.PE_2_1.SW0.out7
edge CGRA0.PE_2_1.SW0.in3 CGRA0.PE_2_1.SW0.out8
edge CGRA0.PE_2_1.SW0.in3 CGRA0.PE_2_1.SW0.out0
edge CGRA0.PE_2_1.SW0.in3 CGRA0.PE_2_1.SW0.out1
edge CGRA0.PE_2_1.SW0.in3 CGRA0.PE_2_1.SW0.out2
edge CGRA0.PE_2_1.SW0.in3 CGRA0.PE_2_1.SW0.out3
edge CGRA0.PE_2_1.SW0.in4 CGRA0.PE_2_1.SW0.out0
edge CGRA0.PE_2_1.SW0.in4 CGRA0.PE_2_1.SW0.out1
edge CGRA0.PE_2_1.SW0.in4 CGRA0.PE_2_1.SW0.out2
edge CGRA0.PE_2_1.SW0.in4 CGRA0.PE_2_1.SW0.out3
edge CGRA0.PE_2_1.SW0.in4 CGRA0.PE_2_1.SW0.out4
edge CGRA0.PE_2_1.SW0.in4 CGRA0.PE_2_1.SW0.out5
edge CGRA0.PE_2_1.SW0.in4 CGRA0.PE_2_1.SW0.out6
edge CGRA0.PE_2_1.SW0.in4 CGRA0.PE_2_1.SW0.out7
edge CGRA0.PE_2_1.SW0.in4 CGRA0.PE_2_1.SW0.out8
edge CGRA0.PE_2_1.SW0.in5 CGRA0.PE_2_1.SW0.out0
edge CGRA0.PE_2_1.SW0.in5 CGRA0.PE_2_1.SW0.out1
edge CGRA0.PE_2_1.SW0.in5 CGRA0.PE_2_1.SW0.out2
edge CGRA0.PE_2_1.SW0.in5 CGRA0.PE_2_1.SW0.out3
edge CGRA0.PE_2_1.SW0.in5 CGRA0.PE_2_1.SW0.out4
edge CGRA0.PE_2_1.SW0.in5 CGRA0.PE_2_1.SW0.out5
edge CGRA0.PE_2_1.SW0.in5 CGRA0.PE_2_1.SW0.out6
edge CGRA0.PE_2_1.SW0.in5 CGRA0.PE_2_1.SW0.out7
edge CGRA0.PE_2_1.SW0.in5 CGRA0.PE_2_1.SW0.out8
edge CGRA0.PE_2_1.SW0.in6 CGRA0.PE_2_1.SW0.out0
edge CGRA0.PE_2_1.SW0.in6 CGRA0.PE_2_1.SW0.out1
edge CGRA0.PE_2_1.SW0.in6 CGRA0.PE_2_1.SW0.out2
edge CGRA0.PE_2_1.SW0.in6 CGRA0.PE_2_1.SW0.out3
edge CGRA0.PE_2_1.SW0.in6 CGRA0.PE_2_1.SW0.out4
edge CGRA0.PE_2_1.SW0.in6 CGRA0.PE_2_1.SW0.out5
edge CGRA0.PE_2_1.SW0.in6 CGRA0.PE_2_1.SW0.out6
edge CGRA0.PE_2_1.SW0.in6 CGRA0.PE_2_1.SW0.out7
edge CGRA0.PE_2_1.SW0.in6 CGRA0.PE_2_1.SW0.out8
edge CGRA0.PE_2_1.SW0.out0 CGRA0.PE_2_1.out0
edge CGRA0.PE_2_1.SW0.out1 CGRA0.PE_2_1.out1
edge CGRA0.PE_2_1.SW0.out2 CGRA0.PE_2_1.out2
edge CGRA0.PE_2_1.SW0.out3 CGRA0.PE_2_1.out3
edge CGRA0.PE_2_1.SW0.out4 CGRA0.PE_2_1.FULLCONN_ALU0.in0
edge CGRA0.PE_2_1.SW0.out5 CGRA0.PE_2_1.FULLCONN_ALU0.in1
edge CGRA0.PE_2_1.SW0.out5 CGRA0.PE_2_1.REG0.in0
edge CGRA0.PE_2_1.SW0.out6 CGRA0.PE_2_1.FULLCONN_ALU0.in2
edge CGRA0.PE_2_1.SW0.out6 CGRA0.PE_2_1.REG0.in1
edge CGRA0.PE_2_1.SW0.out7 CGRA0.PE_2_1.REG0.in0
edge CGRA0.PE_2_1.SW0.out8 CGRA0.PE_2_1.REG0.in1
edge CGRA0.PE_2_1.FULLCONN_ALU0.in0 CGRA0.PE_2_1.FULLCONN_ALU0.out0
edge CGRA0.PE_2_1.FULLCONN_ALU0.in0 CGRA0.PE_2_1.FULLCONN_ALU0.out1
edge CGRA0.PE_2_1.FULLCONN_ALU0.in0 CGRA0.PE_2_1.FULLCONN_ALU0.out2
edge CGRA0.PE_2_1.FULLCONN_ALU0.in1 CGRA0.PE_2_1.FULLCONN_ALU0.out0
edge CGRA0.PE_2_1.FULLCONN_ALU0.in1 CGRA0.PE_2_1.FULLCONN_ALU0.out1
edge CGRA0.PE_2_1.FULLCONN_ALU0.in1 CGRA0.PE_2_1.FULLCONN_ALU0.out2
edge CGRA0.PE_2_1.FULLCONN_ALU0.in2 CGRA0.PE_2_1.FULLCONN_ALU0.out0
edge CGRA0.PE_2_1.FULLCONN_ALU0.in2 CGRA0.PE_2_1.FULLCONN_ALU0.out1
edge CGRA0.PE_2_1.FULLCONN_ALU0.in2 CGRA0.PE_2_1.FULLCONN_ALU0.out2
edge CGRA0.PE_2_1.FULLCONN_ALU0.in3 CGRA0.PE_2_1.FULLCONN_ALU0.out0
edge CGRA0.PE_2_1.FULLCONN_ALU0.in3 CGRA0.PE_2_1.FULLCONN_ALU0.out1
edge CGRA0.PE_2_1.FULLCONN_ALU0.in3 CGRA0.PE_2_1.FULLCONN_ALU0.out2
edge CGRA0.PE_2_1.FULLCONN_ALU0.out0 CGRA0.PE_2_1.ALU0.in0
edge CGRA0.PE_2_1.FULLCONN_ALU0.out1 CGRA0.PE_2_1.ALU0.in1
edge CGRA0.PE_2_1.FULLCONN_ALU0.out2 CGRA0.PE_2_1.ALU0.in2
edge CGRA0.PE_2_2.in0 CGRA0.PE_2_2.SW0.in0
edge CGRA0.PE_2_2.in1 CGRA0.PE_2_2.SW0.in1
edge CGRA0.PE_2_2.in2 CGRA0.PE_2_2.SW0.in2
edge CGRA0.PE_2_2.in3 CGRA0.PE_2_2.SW0.in3
edge CGRA0.PE_2_2.out0 CGRA0.PE_1_2.in0
edge CGRA0.PE_2_2.out0 CGRA0.mem_0.in8
edge CGRA0.PE_2_2.out0 CGRA0.mem_10.in8
edge CGRA0.PE_2_2.out1 CGRA0.PE_2_3.in1
edge CGRA0.PE_2_2.out1 CGRA0.mem_0.in9
edge CGRA0.PE_2_2.out1 CGRA0.mem_10.in9
edge CGRA0.PE_2_2.out2 CGRA0.PE_3_2.in2
edge CGRA0.PE_2_2.out2 CGRA0.mem_0.in10
edge CGRA0.PE_2_2.out2 CGRA0.mem_10.in10
edge CGRA0.PE_2_2.out3 CGRA0.PE_2_1.in3
edge CGRA0.PE_2_2.out3 CGRA0.mem_0.in11
edge CGRA0.PE_2_2.out3 CGRA0.mem_10.in11
edge CGRA0.PE_2_2.ALU0 CGRA0.PE_2_2.ALU0.out0
edge CGRA0.PE_2_2.ALU0.in0 CGRA0.PE_2_2.ALU0
edge CGRA0.PE_2_2.ALU0.in1 CGRA0.PE_2_2.ALU0
edge CGRA0.PE_2_2.ALU0.in2 CGRA0.PE_2_2.ALU0
edge CGRA0.PE_2_2.ALU0.out0 CGRA0.PE_2_2.SW0.in4
edge CGRA0.PE_2_2.CONST0 CGRA0.PE_2_2.CONST0.out0
edge CGRA0.PE_2_2.CONST0.in0 CGRA0.PE_2_2.CONST0
edge CGRA0.PE_2_2.CONST0.out0 CGRA0.PE_2_2.SW0.in5
edge CGRA0.PE_2_2.CONST0.out0 CGRA0.PE_2_2.FULLCONN_ALU0.in3
edge CGRA0.PE_2_2.REG0 CGRA0.PE_2_2.REG0.out0
edge CGRA0.PE_2_2.REG0.in0 CGRA0.PE_2_2.REG0
edge CGRA0.PE_2_2.REG0.in1 CGRA0.PE_2_2.REG0
edge CGRA0.PE_2_2.REG0.out0 CGRA0.PE_2_2.SW0.in5
edge CGRA0.PE_2_2.REG0.out0 CGRA0.PE_2_2.SW0.in6
edge CGRA0.PE_2_2.SW0.in0 CGRA0.PE_2_2.SW0.out0
edge CGRA0.PE_2_2.SW0.in0 CGRA0.PE_2_2.SW0.out1
edge CGRA0.PE_2_2.SW0.in0 CGRA0.PE_2_2.SW0.out2
edge CGRA0.PE_2_2.SW0.in0 CGRA0.PE_2_2.SW0.out3
edge CGRA0.PE_2_2.SW0.in0 CGRA0.PE_2_2.SW0.out4
edge CGRA0.PE_2_2.SW0.in0 CGRA0.PE_2_2.SW0.out5
edge CGRA0.PE_2_2.SW0.in0 CGRA0.PE_2_2.SW0.out6
edge CGRA0.PE_2_2.SW0.in0 CGRA0.PE_2_2.SW0.out7
edge CGRA0.PE_2_2.SW0.in0 CGRA0.PE_2_2.SW0.out8
edge CGRA0.PE_2_2.SW0.in0 CGRA0.PE_2_2.SW0.out0
edge CGRA0.PE_2_2.SW0.in0 CGRA0.PE_2_2.SW0.out1
edge CGRA0.PE_2_2.SW0.in0 CGRA0.PE_2_2.SW0.out2
edge CGRA0.PE_2_2.SW0.in0 CGRA0.PE_2_2.SW0.out3
edge CGRA0.PE_2_2.SW0.in1 CGRA0.PE_2_2.SW0.out0
edge CGRA0.PE_2_2.SW0.in1 CGRA0.PE_2_2.SW0.out1
edge CGRA0.PE_2_2.SW0.in1 CGRA0.PE_2_2.SW0.out2
edge CGRA0.PE_2_2.SW0.in1 CGRA0.PE_2_2.SW0.out3
edge CGRA0.PE_2_2.SW0.in1 CGRA0.PE_2_2.SW0.out4
edge CGRA0.PE_2_2.SW0.in1 CGRA0.PE_2_2.SW0.out5
edge CGRA0.PE_2_2.SW0.in1 CGRA0.PE_2_2.SW0.out6
edge CGRA0.PE_2_2.SW0.in1 CGRA0.PE_2_2.SW0.out7
edge CGRA0.PE_2_2.SW0.in1 CGRA0.PE_2_2.SW0.out8
edge CGRA0.PE_2_2.SW0.in1 CGRA0.PE_2_2.SW0.out0
edge CGRA0.PE_2_2.SW0.in1 CGRA0.PE_2_2.SW0.out1
edge CGRA0.PE_2_2.SW0.in1 CGRA0.PE_2_2.SW0.out2
edge CGRA0.PE_2_2.SW0.in1 CGRA0.PE_2_2.SW0.out3
edge CGRA0.PE_2_2.SW0.in2 CGRA0.PE_2_2.SW0.out0
edge CGRA0.PE_2_2.SW0.in2 CGRA0.PE_2_2.SW0.out1
edge CGRA0.PE_2_2.SW0.in2 CGRA0.PE_2_2.SW0.out2
edge CGRA0.PE_2_2.SW0.in2 CGRA0.PE_2_2.SW0.out3
edge CGRA0.PE_2_2.SW0.in2 CGRA0.PE_2_2.SW0.out4
edge CGRA0.PE_2_2.SW0.in2 CGRA0.PE_2_2.SW0.out5
edge CGRA0.PE_2_2.SW0.in2 CGRA0.PE_2_2.SW0.out6
edge CGRA0.PE_2_2.SW0.in2 CGRA0.PE_2_2.SW0.out7
edge CGRA0.PE_2_2.SW0.in2 CGRA0.PE_2_2.SW0.out8
edge CGRA0.PE_2_2.SW0.in2 CGRA0.PE_2_2.SW0.out0
edge CGRA0.PE_2_2.SW0.in2 CGRA0.PE_2_2.SW0.out1
edge CGRA0.PE_2_2.SW0.in2 CGRA0.PE_2_2.SW0.out2
edge CGRA0.PE_2_2.SW0.in2 CGRA0.PE_2_2.SW0.out3
edge CGRA0.PE_2_2.SW0.in3 CGRA0.PE_2_2.SW0.out0
edge CGRA0.PE_2_2.SW0.in3 CGRA0.PE_2_2.SW0.out1
edge CGRA0.PE_2_2.SW0.in3 CGRA0.PE_2_2.SW0.out2
edge CGRA0.PE_2_2.SW0.in3 CGRA0.PE_2_2.SW0.out3
edge CGRA0.PE_2_2.SW0.in3 CGRA0.PE_2_2.SW0.out4
edge CGRA0.PE_2_2.SW0.in3 CGRA0.PE_2_2.SW0.out5
edge CGRA0.PE_2_2.SW0.in3 CGRA0.PE_2_2.SW0.out6
edge CGRA0.PE_2_2.SW0.in3 CGRA0.PE_2_2.SW0.out7
edge CGRA0.PE_2_2.SW0.in3 CGRA0.PE_2_2.SW0.out8
edge CGRA0.PE_2_2.SW0.in3 CGRA0.PE_2_2.SW0.out0
edge CGRA0.PE_2_2.SW0.in3 CGRA0.PE_2_2.SW0.out1
edge CGRA0.PE_2_2.SW0.in3 CGRA0.PE_2_2.SW0.out2
edge CGRA0.PE_2_2.SW0.in3 CGRA0.PE_2_2.SW0.out3
edge CGRA0.PE_2_2.SW0.in4 CGRA0.PE_2_2.SW0.out0
edge CGRA0.PE_2_2.SW0.in4 CGRA0.PE_2_2.SW0.out1
edge CGRA0.PE_2_2.SW0.in4 CGRA0.PE_2_2.SW0.out2
edge CGRA0.PE_2_2.SW0.in4 CGRA0.PE_2_2.SW0.out3
edge CGRA0.PE_2_2.SW0.in4 CGRA0.PE_2_2.SW0.out4
edge CGRA0.PE_2_2.SW0.in4 CGRA0.PE_2_2.SW0.out5
edge CGRA0.PE_2_2.SW0.in4 CGRA0.PE_2_2.SW0.out6
edge CGRA0.PE_2_2.SW0.in4 CGRA0.PE_2_2.SW0.out7
edge CGRA0.PE_2_2.SW0.in4 CGRA0.PE_2_2.SW0.out8
edge CGRA0.PE_2_2.SW0.in5 CGRA0.PE_2_2.SW0.out0
edge CGRA0.PE_2_2.SW0.in5 CGRA0.PE_2_2.SW0.out1
edge CGRA0.PE_2_2.SW0.in5 CGRA0.PE_2_2.SW0.out2
edge CGRA0.PE_2_2.SW0.in5 CGRA0.PE_2_2.SW0.out3
edge CGRA0.PE_2_2.SW0.in5 CGRA0.PE_2_2.SW0.out4
edge CGRA0.PE_2_2.SW0.in5 CGRA0.PE_2_2.SW0.out5
edge CGRA0.PE_2_2.SW0.in5 CGRA0.PE_2_2.SW0.out6
edge CGRA0.PE_2_2.SW0.in5 CGRA0.PE_2_2.SW0.out7
edge CGRA0.PE_2_2.SW0.in5 CGRA0.PE_2_2.SW0.out8
edge CGRA0.PE_2_2.SW0.in6 CGRA0.PE_2_2.SW0.out0
edge CGRA0.PE_2_2.SW0.in6 CGRA0.PE_2_2.SW0.out1
edge CGRA0.PE_2_2.SW0.in6 CGRA0.PE_2_2.SW0.out2
edge CGRA0.PE_2_2.SW0.in6 CGRA0.PE_2_2.SW0.out3
edge CGRA0.PE_2_2.SW0.in6 CGRA0.PE_2_2.SW0.out4
edge CGRA0.PE_2_2.SW0.in6 CGRA0.PE_2_2.SW0.out5
edge CGRA0.PE_2_2.SW0.in6 CGRA0.PE_2_2.SW0.out6
edge CGRA0.PE_2_2.SW0.in6 CGRA0.PE_2_2.SW0.out7
edge CGRA0.PE_2_2.SW0.in6 CGRA0.PE_2_2.SW0.out8
edge CGRA0.PE_2_2.SW0.out0 CGRA0.PE_2_2.out0
edge CGRA0.PE_2_2.SW0.out1 CGRA0.PE_2_2.out1
edge CGRA0.PE_2_2.SW0.out2 CGRA0.PE_2_2.out2
edge CGRA0.PE_2_2.SW0.out3 CGRA0.PE_2_2.out3
edge CGRA0.PE_2_2.SW0.out4 CGRA0.PE_2_2.FULLCONN_ALU0.in0
edge CGRA0.PE_2_2.SW0.out5 CGRA0.PE_2_2.FULLCONN_ALU0.in1
edge CGRA0.PE_2_2.SW0.out5 CGRA0.PE_2_2.REG0.in0
edge CGRA0.PE_2_2.SW0.out6 CGRA0.PE_2_2.FULLCONN_ALU0.in2
edge CGRA0.PE_2_2.SW0.out6 CGRA0.PE_2_2.REG0.in1
edge CGRA0.PE_2_2.SW0.out7 CGRA0.PE_2_2.REG0.in0
edge CGRA0.PE_2_2.SW0.out8 CGRA0.PE_2_2.REG0.in1
edge CGRA0.PE_2_2.FULLCONN_ALU0.in0 CGRA0.PE_2_2.FULLCONN_ALU0.out0
edge CGRA0.PE_2_2.FULLCONN_ALU0.in0 CGRA0.PE_2_2.FULLCONN_ALU0.out1
edge CGRA0.PE_2_2.FULLCONN_ALU0.in0 CGRA0.PE_2_2.FULLCONN_ALU0.out2
edge CGRA0.PE_2_2.FULLCONN_ALU0.in1 CGRA0.PE_2_2.FULLCONN_ALU0.out0
edge CGRA0.PE_2_2.FULLCONN_ALU0.in1 CGRA0.PE_2_2.FULLCONN_ALU0.out1
edge CGRA0.PE_2_2.FULLCONN_ALU0.in1 CGRA0.PE_2_2.FULLCONN_ALU0.out2
edge CGRA0.PE_2_2.FULLCONN_ALU0.in2 CGRA0.PE_2_2.FULLCONN_ALU0.out0
edge CGRA0.PE_2_2.FULLCONN_ALU0.in2 CGRA0.PE_2_2.FULLCONN_ALU0.out1
edge CGRA0.PE_2_2.FULLCONN_ALU0.in2 CGRA0.PE_2_2.FULLCONN_ALU0.out2
edge CGRA0.PE_2_2.FULLCONN_ALU0.in3 CGRA0.PE_2_2.FULLCONN_ALU0.out0
edge CGRA0.PE_2_2.FULLCONN_ALU0.in3 CGRA0.PE_2_2.FULLCONN_ALU0.out1
edge CGRA0.PE_2_2.FULLCONN_ALU0.in3 CGRA0.PE_2_2.FULLCONN_ALU0.out2
edge CGRA0.PE_2_2.FULLCONN_ALU0.out0 CGRA0.PE_2_2.ALU0.in0
edge CGRA0.PE_2_2.FULLCONN_ALU0.out1 CGRA0.PE_2_2.ALU0.in1
edge CGRA0.PE_2_2.FULLCONN_ALU0.out2 CGRA0.PE_2_2.ALU0.in2
edge CGRA0.PE_2_3.in0 CGRA0.PE_2_3.SW0.in0
edge CGRA0.PE_2_3.in1 CGRA0.PE_2_3.SW0.in1
edge CGRA0.PE_2_3.in2 CGRA0.PE_2_3.SW0.in2
edge CGRA0.PE_2_3.in3 CGRA0.PE_2_3.SW0.in3
edge CGRA0.PE_2_3.out0 CGRA0.PE_1_3.in0
edge CGRA0.PE_2_3.out0 CGRA0.mem_0.in8
edge CGRA0.PE_2_3.out0 CGRA0.mem_10.in8
edge CGRA0.PE_2_3.out1 CGRA0.PE_2_4.in1
edge CGRA0.PE_2_3.out1 CGRA0.mem_0.in9
edge CGRA0.PE_2_3.out1 CGRA0.mem_10.in9
edge CGRA0.PE_2_3.out2 CGRA0.PE_3_3.in2
edge CGRA0.PE_2_3.out2 CGRA0.mem_0.in10
edge CGRA0.PE_2_3.out2 CGRA0.mem_10.in10
edge CGRA0.PE_2_3.out3 CGRA0.PE_2_2.in3
edge CGRA0.PE_2_3.out3 CGRA0.mem_0.in11
edge CGRA0.PE_2_3.out3 CGRA0.mem_10.in11
edge CGRA0.PE_2_3.ALU0 CGRA0.PE_2_3.ALU0.out0
edge CGRA0.PE_2_3.ALU0.in0 CGRA0.PE_2_3.ALU0
edge CGRA0.PE_2_3.ALU0.in1 CGRA0.PE_2_3.ALU0
edge CGRA0.PE_2_3.ALU0.in2 CGRA0.PE_2_3.ALU0
edge CGRA0.PE_2_3.ALU0.out0 CGRA0.PE_2_3.SW0.in4
edge CGRA0.PE_2_3.CONST0 CGRA0.PE_2_3.CONST0.out0
edge CGRA0.PE_2_3.CONST0.in0 CGRA0.PE_2_3.CONST0
edge CGRA0.PE_2_3.CONST0.out0 CGRA0.PE_2_3.SW0.in5
edge CGRA0.PE_2_3.CONST0.out0 CGRA0.PE_2_3.FULLCONN_ALU0.in3
edge CGRA0.PE_2_3.REG0 CGRA0.PE_2_3.REG0.out0
edge CGRA0.PE_2_3.REG0.in0 CGRA0.PE_2_3.REG0
edge CGRA0.PE_2_3.REG0.in1 CGRA0.PE_2_3.REG0
edge CGRA0.PE_2_3.REG0.out0 CGRA0.PE_2_3.SW0.in5
edge CGRA0.PE_2_3.REG0.out0 CGRA0.PE_2_3.SW0.in6
edge CGRA0.PE_2_3.SW0.in0 CGRA0.PE_2_3.SW0.out0
edge CGRA0.PE_2_3.SW0.in0 CGRA0.PE_2_3.SW0.out1
edge CGRA0.PE_2_3.SW0.in0 CGRA0.PE_2_3.SW0.out2
edge CGRA0.PE_2_3.SW0.in0 CGRA0.PE_2_3.SW0.out3
edge CGRA0.PE_2_3.SW0.in0 CGRA0.PE_2_3.SW0.out4
edge CGRA0.PE_2_3.SW0.in0 CGRA0.PE_2_3.SW0.out5
edge CGRA0.PE_2_3.SW0.in0 CGRA0.PE_2_3.SW0.out6
edge CGRA0.PE_2_3.SW0.in0 CGRA0.PE_2_3.SW0.out7
edge CGRA0.PE_2_3.SW0.in0 CGRA0.PE_2_3.SW0.out8
edge CGRA0.PE_2_3.SW0.in0 CGRA0.PE_2_3.SW0.out0
edge CGRA0.PE_2_3.SW0.in0 CGRA0.PE_2_3.SW0.out1
edge CGRA0.PE_2_3.SW0.in0 CGRA0.PE_2_3.SW0.out2
edge CGRA0.PE_2_3.SW0.in0 CGRA0.PE_2_3.SW0.out3
edge CGRA0.PE_2_3.SW0.in1 CGRA0.PE_2_3.SW0.out0
edge CGRA0.PE_2_3.SW0.in1 CGRA0.PE_2_3.SW0.out1
edge CGRA0.PE_2_3.SW0.in1 CGRA0.PE_2_3.SW0.out2
edge CGRA0.PE_2_3.SW0.in1 CGRA0.PE_2_3.SW0.out3
edge CGRA0.PE_2_3.SW0.in1 CGRA0.PE_2_3.SW0.out4
edge CGRA0.PE_2_3.SW0.in1 CGRA0.PE_2_3.SW0.out5
edge CGRA0.PE_2_3.SW0.in1 CGRA0.PE_2_3.SW0.out6
edge CGRA0.PE_2_3.SW0.in1 CGRA0.PE_2_3.SW0.out7
edge CGRA0.PE_2_3.SW0.in1 CGRA0.PE_2_3.SW0.out8
edge CGRA0.PE_2_3.SW0.in1 CGRA0.PE_2_3.SW0.out0
edge CGRA0.PE_2_3.SW0.in1 CGRA0.PE_2_3.SW0.out1
edge CGRA0.PE_2_3.SW0.in1 CGRA0.PE_2_3.SW0.out2
edge CGRA0.PE_2_3.SW0.in1 CGRA0.PE_2_3.SW0.out3
edge CGRA0.PE_2_3.SW0.in2 CGRA0.PE_2_3.SW0.out0
edge CGRA0.PE_2_3.SW0.in2 CGRA0.PE_2_3.SW0.out1
edge CGRA0.PE_2_3.SW0.in2 CGRA0.PE_2_3.SW0.out2
edge CGRA0.PE_2_3.SW0.in2 CGRA0.PE_2_3.SW0.out3
edge CGRA0.PE_2_3.SW0.in2 CGRA0.PE_2_3.SW0.out4
edge CGRA0.PE_2_3.SW0.in2 CGRA0.PE_2_3.SW0.out5
edge CGRA0.PE_2_3.SW0.in2 CGRA0.PE_2_3.SW0.out6
edge CGRA0.PE_2_3.SW0.in2 CGRA0.PE_2_3.SW0.out7
edge CGRA0.PE_2_3.SW0.in2 CGRA0.PE_2_3.SW0.out8
edge CGRA0.PE_2_3.SW0.in2 CGRA0.PE_2_3.SW0.out0
edge CGRA0.PE_2_3.SW0.in2 CGRA0.PE_2_3.SW0.out1
edge CGRA0.PE_2_3.SW0.in2 CGRA0.PE_2_3.SW0.out2
edge CGRA0.PE_2_3.SW0.in2 CGRA0.PE_2_3.SW0.out3
edge CGRA0.PE_2_3.SW0.in3 CGRA0.PE_2_3.SW0.out0
edge CGRA0.PE_2_3.SW0.in3 CGRA0.PE_2_3.SW0.out1
edge CGRA0.PE_2_3.SW0.in3 CGRA0.PE_2_3.SW0.out2
edge CGRA0.PE_2_3.SW0.in3 CGRA0.PE_2_3.SW0.out3
edge CGRA0.PE_2_3.SW0.in3 CGRA0.PE_2_3.SW0.out4
edge CGRA0.PE_2_3.SW0.in3 CGRA0.PE_2_3.SW0.out5
edge CGRA0.PE_2_3.SW0.in3 CGRA0.PE_2_3.SW0.out6
edge CGRA0.PE_2_3.SW0.in3 CGRA0.PE_2_3.SW0.out7
edge CGRA0.PE_2_3.SW0.in3 CGRA0.PE_2_3.SW0.out8
edge CGRA0.PE_2_3.SW0.in3 CGRA0.PE_2_3.SW0.out0
edge CGRA0.PE_2_3.SW0.in3 CGRA0.PE_2_3.SW0.out1
edge CGRA0.PE_2_3.SW0.in3 CGRA0.PE_2_3.SW0.out2
edge CGRA0.PE_2_3.SW0.in3 CGRA0.PE_2_3.SW0.out3
edge CGRA0.PE_2_3.SW0.in4 CGRA0.PE_2_3.SW0.out0
edge CGRA0.PE_2_3.SW0.in4 CGRA0.PE_2_3.SW0.out1
edge CGRA0.PE_2_3.SW0.in4 CGRA0.PE_2_3.SW0.out2
edge CGRA0.PE_2_3.SW0.in4 CGRA0.PE_2_3.SW0.out3
edge CGRA0.PE_2_3.SW0.in4 CGRA0.PE_2_3.SW0.out4
edge CGRA0.PE_2_3.SW0.in4 CGRA0.PE_2_3.SW0.out5
edge CGRA0.PE_2_3.SW0.in4 CGRA0.PE_2_3.SW0.out6
edge CGRA0.PE_2_3.SW0.in4 CGRA0.PE_2_3.SW0.out7
edge CGRA0.PE_2_3.SW0.in4 CGRA0.PE_2_3.SW0.out8
edge CGRA0.PE_2_3.SW0.in5 CGRA0.PE_2_3.SW0.out0
edge CGRA0.PE_2_3.SW0.in5 CGRA0.PE_2_3.SW0.out1
edge CGRA0.PE_2_3.SW0.in5 CGRA0.PE_2_3.SW0.out2
edge CGRA0.PE_2_3.SW0.in5 CGRA0.PE_2_3.SW0.out3
edge CGRA0.PE_2_3.SW0.in5 CGRA0.PE_2_3.SW0.out4
edge CGRA0.PE_2_3.SW0.in5 CGRA0.PE_2_3.SW0.out5
edge CGRA0.PE_2_3.SW0.in5 CGRA0.PE_2_3.SW0.out6
edge CGRA0.PE_2_3.SW0.in5 CGRA0.PE_2_3.SW0.out7
edge CGRA0.PE_2_3.SW0.in5 CGRA0.PE_2_3.SW0.out8
edge CGRA0.PE_2_3.SW0.in6 CGRA0.PE_2_3.SW0.out0
edge CGRA0.PE_2_3.SW0.in6 CGRA0.PE_2_3.SW0.out1
edge CGRA0.PE_2_3.SW0.in6 CGRA0.PE_2_3.SW0.out2
edge CGRA0.PE_2_3.SW0.in6 CGRA0.PE_2_3.SW0.out3
edge CGRA0.PE_2_3.SW0.in6 CGRA0.PE_2_3.SW0.out4
edge CGRA0.PE_2_3.SW0.in6 CGRA0.PE_2_3.SW0.out5
edge CGRA0.PE_2_3.SW0.in6 CGRA0.PE_2_3.SW0.out6
edge CGRA0.PE_2_3.SW0.in6 CGRA0.PE_2_3.SW0.out7
edge CGRA0.PE_2_3.SW0.in6 CGRA0.PE_2_3.SW0.out8
edge CGRA0.PE_2_3.SW0.out0 CGRA0.PE_2_3.out0
edge CGRA0.PE_2_3.SW0.out1 CGRA0.PE_2_3.out1
edge CGRA0.PE_2_3.SW0.out2 CGRA0.PE_2_3.out2
edge CGRA0.PE_2_3.SW0.out3 CGRA0.PE_2_3.out3
edge CGRA0.PE_2_3.SW0.out4 CGRA0.PE_2_3.FULLCONN_ALU0.in0
edge CGRA0.PE_2_3.SW0.out5 CGRA0.PE_2_3.FULLCONN_ALU0.in1
edge CGRA0.PE_2_3.SW0.out5 CGRA0.PE_2_3.REG0.in0
edge CGRA0.PE_2_3.SW0.out6 CGRA0.PE_2_3.FULLCONN_ALU0.in2
edge CGRA0.PE_2_3.SW0.out6 CGRA0.PE_2_3.REG0.in1
edge CGRA0.PE_2_3.SW0.out7 CGRA0.PE_2_3.REG0.in0
edge CGRA0.PE_2_3.SW0.out8 CGRA0.PE_2_3.REG0.in1
edge CGRA0.PE_2_3.FULLCONN_ALU0.in0 CGRA0.PE_2_3.FULLCONN_ALU0.out0
edge CGRA0.PE_2_3.FULLCONN_ALU0.in0 CGRA0.PE_2_3.FULLCONN_ALU0.out1
edge CGRA0.PE_2_3.FULLCONN_ALU0.in0 CGRA0.PE_2_3.FULLCONN_ALU0.out2
edge CGRA0.PE_2_3.FULLCONN_ALU0.in1 CGRA0.PE_2_3.FULLCONN_ALU0.out0
edge CGRA0.PE_2_3.FULLCONN_ALU0.in1 CGRA0.PE_2_3.FULLCONN_ALU0.out1
edge CGRA0.PE_2_3.FULLCONN_ALU0.in1 CGRA0.PE_2_3.FULLCONN_ALU0.out2
edge CGRA0.PE_2_3.FULLCONN_ALU0.in2 CGRA0.PE_2_3.FULLCONN_ALU0.out0
edge CGRA0.PE_2_3.FULLCONN_ALU0.in2 CGRA0.PE_2_3.FULLCONN_ALU0.out1
edge CGRA0.PE_2_3.FULLCONN_ALU0.in2 CGRA0.PE_2_3.FULLCONN_ALU0.out2
edge CGRA0.PE_2_3.FULLCONN_ALU0.in3 CGRA0.PE_2_3.FULLCONN_ALU0.out0
edge CGRA0.PE_2_3.FULLCONN_ALU0.in3 CGRA0.PE_2_3.FULLCONN_ALU0.out1
edge CGRA0.PE_2_3.FULLCONN_ALU0.in3 CGRA0.PE_2_3.FULLCONN_ALU0.out2
edge CGRA0.PE_2_3.FULLCONN_ALU0.out0 CGRA0.PE_2_3.ALU0.in0
edge CGRA0.PE_2_3.FULLCONN_ALU0.out1 CGRA0.PE_2_3.ALU0.in1
edge CGRA0.PE_2_3.FULLCONN_ALU0.out2 CGRA0.PE_2_3.ALU0.in2
edge CGRA0.PE_2_4.in0 CGRA0.PE_2_4.SW0.in0
edge CGRA0.PE_2_4.in1 CGRA0.PE_2_4.SW0.in1
edge CGRA0.PE_2_4.in2 CGRA0.PE_2_4.SW0.in2
edge CGRA0.PE_2_4.in3 CGRA0.PE_2_4.SW0.in3
edge CGRA0.PE_2_4.out0 CGRA0.PE_1_4.in0
edge CGRA0.PE_2_4.out0 CGRA0.mem_0.in8
edge CGRA0.PE_2_4.out0 CGRA0.mem_10.in8
edge CGRA0.PE_2_4.out1 CGRA0.PE_2_5.in1
edge CGRA0.PE_2_4.out1 CGRA0.mem_0.in9
edge CGRA0.PE_2_4.out1 CGRA0.mem_10.in9
edge CGRA0.PE_2_4.out2 CGRA0.PE_3_4.in2
edge CGRA0.PE_2_4.out2 CGRA0.mem_0.in10
edge CGRA0.PE_2_4.out2 CGRA0.mem_10.in10
edge CGRA0.PE_2_4.out3 CGRA0.PE_2_3.in3
edge CGRA0.PE_2_4.out3 CGRA0.mem_0.in11
edge CGRA0.PE_2_4.out3 CGRA0.mem_10.in11
edge CGRA0.PE_2_4.ALU0 CGRA0.PE_2_4.ALU0.out0
edge CGRA0.PE_2_4.ALU0.in0 CGRA0.PE_2_4.ALU0
edge CGRA0.PE_2_4.ALU0.in1 CGRA0.PE_2_4.ALU0
edge CGRA0.PE_2_4.ALU0.in2 CGRA0.PE_2_4.ALU0
edge CGRA0.PE_2_4.ALU0.out0 CGRA0.PE_2_4.SW0.in4
edge CGRA0.PE_2_4.CONST0 CGRA0.PE_2_4.CONST0.out0
edge CGRA0.PE_2_4.CONST0.in0 CGRA0.PE_2_4.CONST0
edge CGRA0.PE_2_4.CONST0.out0 CGRA0.PE_2_4.SW0.in5
edge CGRA0.PE_2_4.CONST0.out0 CGRA0.PE_2_4.FULLCONN_ALU0.in3
edge CGRA0.PE_2_4.REG0 CGRA0.PE_2_4.REG0.out0
edge CGRA0.PE_2_4.REG0.in0 CGRA0.PE_2_4.REG0
edge CGRA0.PE_2_4.REG0.in1 CGRA0.PE_2_4.REG0
edge CGRA0.PE_2_4.REG0.out0 CGRA0.PE_2_4.SW0.in5
edge CGRA0.PE_2_4.REG0.out0 CGRA0.PE_2_4.SW0.in6
edge CGRA0.PE_2_4.SW0.in0 CGRA0.PE_2_4.SW0.out0
edge CGRA0.PE_2_4.SW0.in0 CGRA0.PE_2_4.SW0.out1
edge CGRA0.PE_2_4.SW0.in0 CGRA0.PE_2_4.SW0.out2
edge CGRA0.PE_2_4.SW0.in0 CGRA0.PE_2_4.SW0.out3
edge CGRA0.PE_2_4.SW0.in0 CGRA0.PE_2_4.SW0.out4
edge CGRA0.PE_2_4.SW0.in0 CGRA0.PE_2_4.SW0.out5
edge CGRA0.PE_2_4.SW0.in0 CGRA0.PE_2_4.SW0.out6
edge CGRA0.PE_2_4.SW0.in0 CGRA0.PE_2_4.SW0.out7
edge CGRA0.PE_2_4.SW0.in0 CGRA0.PE_2_4.SW0.out8
edge CGRA0.PE_2_4.SW0.in0 CGRA0.PE_2_4.SW0.out0
edge CGRA0.PE_2_4.SW0.in0 CGRA0.PE_2_4.SW0.out1
edge CGRA0.PE_2_4.SW0.in0 CGRA0.PE_2_4.SW0.out2
edge CGRA0.PE_2_4.SW0.in0 CGRA0.PE_2_4.SW0.out3
edge CGRA0.PE_2_4.SW0.in1 CGRA0.PE_2_4.SW0.out0
edge CGRA0.PE_2_4.SW0.in1 CGRA0.PE_2_4.SW0.out1
edge CGRA0.PE_2_4.SW0.in1 CGRA0.PE_2_4.SW0.out2
edge CGRA0.PE_2_4.SW0.in1 CGRA0.PE_2_4.SW0.out3
edge CGRA0.PE_2_4.SW0.in1 CGRA0.PE_2_4.SW0.out4
edge CGRA0.PE_2_4.SW0.in1 CGRA0.PE_2_4.SW0.out5
edge CGRA0.PE_2_4.SW0.in1 CGRA0.PE_2_4.SW0.out6
edge CGRA0.PE_2_4.SW0.in1 CGRA0.PE_2_4.SW0.out7
edge CGRA0.PE_2_4.SW0.in1 CGRA0.PE_2_4.SW0.out8
edge CGRA0.PE_2_4.SW0.in1 CGRA0.PE_2_4.SW0.out0
edge CGRA0.PE_2_4.SW0.in1 CGRA0.PE_2_4.SW0.out1
edge CGRA0.PE_2_4.SW0.in1 CGRA0.PE_2_4.SW0.out2
edge CGRA0.PE_2_4.SW0.in1 CGRA0.PE_2_4.SW0.out3
edge CGRA0.PE_2_4.SW0.in2 CGRA0.PE_2_4.SW0.out0
edge CGRA0.PE_2_4.SW0.in2 CGRA0.PE_2_4.SW0.out1
edge CGRA0.PE_2_4.SW0.in2 CGRA0.PE_2_4.SW0.out2
edge CGRA0.PE_2_4.SW0.in2 CGRA0.PE_2_4.SW0.out3
edge CGRA0.PE_2_4.SW0.in2 CGRA0.PE_2_4.SW0.out4
edge CGRA0.PE_2_4.SW0.in2 CGRA0.PE_2_4.SW0.out5
edge CGRA0.PE_2_4.SW0.in2 CGRA0.PE_2_4.SW0.out6
edge CGRA0.PE_2_4.SW0.in2 CGRA0.PE_2_4.SW0.out7
edge CGRA0.PE_2_4.SW0.in2 CGRA0.PE_2_4.SW0.out8
edge CGRA0.PE_2_4.SW0.in2 CGRA0.PE_2_4.SW0.out0
edge CGRA0.PE_2_4.SW0.in2 CGRA0.PE_2_4.SW0.out1
edge CGRA0.PE_2_4.SW0.in2 CGRA0.PE_2_4.SW0.out2
edge CGRA0.PE_2_4.SW0.in2 CGRA0.PE_2_4.SW0.out3
edge CGRA0.PE_2_4.SW0.in3 CGRA0.PE_2_4.SW0.out0
edge CGRA0.PE_2_4.SW0.in3 CGRA0.PE_2_4.SW0.out1
edge CGRA0.PE_2_4.SW0.in3 CGRA0.PE_2_4.SW0.out2
edge CGRA0.PE_2_4.SW0.in3 CGRA0.PE_2_4.SW0.out3
edge CGRA0.PE_2_4.SW0.in3 CGRA0.PE_2_4.SW0.out4
edge CGRA0.PE_2_4.SW0.in3 CGRA0.PE_2_4.SW0.out5
edge CGRA0.PE_2_4.SW0.in3 CGRA0.PE_2_4.SW0.out6
edge CGRA0.PE_2_4.SW0.in3 CGRA0.PE_2_4.SW0.out7
edge CGRA0.PE_2_4.SW0.in3 CGRA0.PE_2_4.SW0.out8
edge CGRA0.PE_2_4.SW0.in3 CGRA0.PE_2_4.SW0.out0
edge CGRA0.PE_2_4.SW0.in3 CGRA0.PE_2_4.SW0.out1
edge CGRA0.PE_2_4.SW0.in3 CGRA0.PE_2_4.SW0.out2
edge CGRA0.PE_2_4.SW0.in3 CGRA0.PE_2_4.SW0.out3
edge CGRA0.PE_2_4.SW0.in4 CGRA0.PE_2_4.SW0.out0
edge CGRA0.PE_2_4.SW0.in4 CGRA0.PE_2_4.SW0.out1
edge CGRA0.PE_2_4.SW0.in4 CGRA0.PE_2_4.SW0.out2
edge CGRA0.PE_2_4.SW0.in4 CGRA0.PE_2_4.SW0.out3
edge CGRA0.PE_2_4.SW0.in4 CGRA0.PE_2_4.SW0.out4
edge CGRA0.PE_2_4.SW0.in4 CGRA0.PE_2_4.SW0.out5
edge CGRA0.PE_2_4.SW0.in4 CGRA0.PE_2_4.SW0.out6
edge CGRA0.PE_2_4.SW0.in4 CGRA0.PE_2_4.SW0.out7
edge CGRA0.PE_2_4.SW0.in4 CGRA0.PE_2_4.SW0.out8
edge CGRA0.PE_2_4.SW0.in5 CGRA0.PE_2_4.SW0.out0
edge CGRA0.PE_2_4.SW0.in5 CGRA0.PE_2_4.SW0.out1
edge CGRA0.PE_2_4.SW0.in5 CGRA0.PE_2_4.SW0.out2
edge CGRA0.PE_2_4.SW0.in5 CGRA0.PE_2_4.SW0.out3
edge CGRA0.PE_2_4.SW0.in5 CGRA0.PE_2_4.SW0.out4
edge CGRA0.PE_2_4.SW0.in5 CGRA0.PE_2_4.SW0.out5
edge CGRA0.PE_2_4.SW0.in5 CGRA0.PE_2_4.SW0.out6
edge CGRA0.PE_2_4.SW0.in5 CGRA0.PE_2_4.SW0.out7
edge CGRA0.PE_2_4.SW0.in5 CGRA0.PE_2_4.SW0.out8
edge CGRA0.PE_2_4.SW0.in6 CGRA0.PE_2_4.SW0.out0
edge CGRA0.PE_2_4.SW0.in6 CGRA0.PE_2_4.SW0.out1
edge CGRA0.PE_2_4.SW0.in6 CGRA0.PE_2_4.SW0.out2
edge CGRA0.PE_2_4.SW0.in6 CGRA0.PE_2_4.SW0.out3
edge CGRA0.PE_2_4.SW0.in6 CGRA0.PE_2_4.SW0.out4
edge CGRA0.PE_2_4.SW0.in6 CGRA0.PE_2_4.SW0.out5
edge CGRA0.PE_2_4.SW0.in6 CGRA0.PE_2_4.SW0.out6
edge CGRA0.PE_2_4.SW0.in6 CGRA0.PE_2_4.SW0.out7
edge CGRA0.PE_2_4.SW0.in6 CGRA0.PE_2_4.SW0.out8
edge CGRA0.PE_2_4.SW0.out0 CGRA0.PE_2_4.out0
edge CGRA0.PE_2_4.SW0.out1 CGRA0.PE_2_4.out1
edge CGRA0.PE_2_4.SW0.out2 CGRA0.PE_2_4.out2
edge CGRA0.PE_2_4.SW0.out3 CGRA0.PE_2_4.out3
edge CGRA0.PE_2_4.SW0.out4 CGRA0.PE_2_4.FULLCONN_ALU0.in0
edge CGRA0.PE_2_4.SW0.out5 CGRA0.PE_2_4.FULLCONN_ALU0.in1
edge CGRA0.PE_2_4.SW0.out5 CGRA0.PE_2_4.REG0.in0
edge CGRA0.PE_2_4.SW0.out6 CGRA0.PE_2_4.FULLCONN_ALU0.in2
edge CGRA0.PE_2_4.SW0.out6 CGRA0.PE_2_4.REG0.in1
edge CGRA0.PE_2_4.SW0.out7 CGRA0.PE_2_4.REG0.in0
edge CGRA0.PE_2_4.SW0.out8 CGRA0.PE_2_4.REG0.in1
edge CGRA0.PE_2_4.FULLCONN_ALU0.in0 CGRA0.PE_2_4.FULLCONN_ALU0.out0
edge CGRA0.PE_2_4.FULLCONN_ALU0.in0 CGRA0.PE_2_4.FULLCONN_ALU0.out1
edge CGRA0.PE_2_4.FULLCONN_ALU0.in0 CGRA0.PE_2_4.FULLCONN_ALU0.out2
edge CGRA0.PE_2_4.FULLCONN_ALU0.in1 CGRA0.PE_2_4.FULLCONN_ALU0.out0
edge CGRA0.PE_2_4.FULLCONN_ALU0.in1 CGRA0.PE_2_4.FULLCONN_ALU0.out1
edge CGRA0.PE_2_4.FULLCONN_ALU0.in1 CGRA0.PE_2_4.FULLCONN_ALU0.out2
edge CGRA0.PE_2_4.FULLCONN_ALU0.in2 CGRA0.PE_2_4.FULLCONN_ALU0.out0
edge CGRA0.PE_2_4.FULLCONN_ALU0.in2 CGRA0.PE_2_4.FULLCONN_ALU0.out1
edge CGRA0.PE_2_4.FULLCONN_ALU0.in2 CGRA0.PE_2_4.FULLCONN_ALU0.out2
edge CGRA0.PE_2_4.FULLCONN_ALU0.in3 CGRA0.PE_2_4.FULLCONN_ALU0.out0
edge CGRA0.PE_2_4.FULLCONN_ALU0.in3 CGRA0.PE_2_4.FULLCONN_ALU0.out1
edge CGRA0.PE_2_4.FULLCONN_ALU0.in3 CGRA0.PE_2_4.FULLCONN_ALU0.out2
edge CGRA0.PE_2_4.FULLCONN_ALU0.out0 CGRA0.PE_2_4.ALU0.in0
edge CGRA0.PE_2_4.FULLCONN_ALU0.out1 CGRA0.PE_2_4.ALU0.in1
edge CGRA0.PE_2_4.FULLCONN_ALU0.out2 CGRA0.PE_2_4.ALU0.in2
edge CGRA0.PE_2_5.in0 CGRA0.PE_2_5.SW0.in0
edge CGRA0.PE_2_5.in1 CGRA0.PE_2_5.SW0.in1
edge CGRA0.PE_2_5.in2 CGRA0.PE_2_5.SW0.in2
edge CGRA0.PE_2_5.in3 CGRA0.PE_2_5.SW0.in3
edge CGRA0.PE_2_5.out0 CGRA0.PE_1_5.in0
edge CGRA0.PE_2_5.out0 CGRA0.mem_0.in8
edge CGRA0.PE_2_5.out0 CGRA0.mem_10.in8
edge CGRA0.PE_2_5.out1 CGRA0.PE_2_6.in1
edge CGRA0.PE_2_5.out1 CGRA0.mem_0.in9
edge CGRA0.PE_2_5.out1 CGRA0.mem_10.in9
edge CGRA0.PE_2_5.out2 CGRA0.PE_3_5.in2
edge CGRA0.PE_2_5.out2 CGRA0.mem_0.in10
edge CGRA0.PE_2_5.out2 CGRA0.mem_10.in10
edge CGRA0.PE_2_5.out3 CGRA0.PE_2_4.in3
edge CGRA0.PE_2_5.out3 CGRA0.mem_0.in11
edge CGRA0.PE_2_5.out3 CGRA0.mem_10.in11
edge CGRA0.PE_2_5.ALU0 CGRA0.PE_2_5.ALU0.out0
edge CGRA0.PE_2_5.ALU0.in0 CGRA0.PE_2_5.ALU0
edge CGRA0.PE_2_5.ALU0.in1 CGRA0.PE_2_5.ALU0
edge CGRA0.PE_2_5.ALU0.in2 CGRA0.PE_2_5.ALU0
edge CGRA0.PE_2_5.ALU0.out0 CGRA0.PE_2_5.SW0.in4
edge CGRA0.PE_2_5.CONST0 CGRA0.PE_2_5.CONST0.out0
edge CGRA0.PE_2_5.CONST0.in0 CGRA0.PE_2_5.CONST0
edge CGRA0.PE_2_5.CONST0.out0 CGRA0.PE_2_5.SW0.in5
edge CGRA0.PE_2_5.CONST0.out0 CGRA0.PE_2_5.FULLCONN_ALU0.in3
edge CGRA0.PE_2_5.REG0 CGRA0.PE_2_5.REG0.out0
edge CGRA0.PE_2_5.REG0.in0 CGRA0.PE_2_5.REG0
edge CGRA0.PE_2_5.REG0.in1 CGRA0.PE_2_5.REG0
edge CGRA0.PE_2_5.REG0.out0 CGRA0.PE_2_5.SW0.in5
edge CGRA0.PE_2_5.REG0.out0 CGRA0.PE_2_5.SW0.in6
edge CGRA0.PE_2_5.SW0.in0 CGRA0.PE_2_5.SW0.out0
edge CGRA0.PE_2_5.SW0.in0 CGRA0.PE_2_5.SW0.out1
edge CGRA0.PE_2_5.SW0.in0 CGRA0.PE_2_5.SW0.out2
edge CGRA0.PE_2_5.SW0.in0 CGRA0.PE_2_5.SW0.out3
edge CGRA0.PE_2_5.SW0.in0 CGRA0.PE_2_5.SW0.out4
edge CGRA0.PE_2_5.SW0.in0 CGRA0.PE_2_5.SW0.out5
edge CGRA0.PE_2_5.SW0.in0 CGRA0.PE_2_5.SW0.out6
edge CGRA0.PE_2_5.SW0.in0 CGRA0.PE_2_5.SW0.out7
edge CGRA0.PE_2_5.SW0.in0 CGRA0.PE_2_5.SW0.out8
edge CGRA0.PE_2_5.SW0.in0 CGRA0.PE_2_5.SW0.out0
edge CGRA0.PE_2_5.SW0.in0 CGRA0.PE_2_5.SW0.out1
edge CGRA0.PE_2_5.SW0.in0 CGRA0.PE_2_5.SW0.out2
edge CGRA0.PE_2_5.SW0.in0 CGRA0.PE_2_5.SW0.out3
edge CGRA0.PE_2_5.SW0.in1 CGRA0.PE_2_5.SW0.out0
edge CGRA0.PE_2_5.SW0.in1 CGRA0.PE_2_5.SW0.out1
edge CGRA0.PE_2_5.SW0.in1 CGRA0.PE_2_5.SW0.out2
edge CGRA0.PE_2_5.SW0.in1 CGRA0.PE_2_5.SW0.out3
edge CGRA0.PE_2_5.SW0.in1 CGRA0.PE_2_5.SW0.out4
edge CGRA0.PE_2_5.SW0.in1 CGRA0.PE_2_5.SW0.out5
edge CGRA0.PE_2_5.SW0.in1 CGRA0.PE_2_5.SW0.out6
edge CGRA0.PE_2_5.SW0.in1 CGRA0.PE_2_5.SW0.out7
edge CGRA0.PE_2_5.SW0.in1 CGRA0.PE_2_5.SW0.out8
edge CGRA0.PE_2_5.SW0.in1 CGRA0.PE_2_5.SW0.out0
edge CGRA0.PE_2_5.SW0.in1 CGRA0.PE_2_5.SW0.out1
edge CGRA0.PE_2_5.SW0.in1 CGRA0.PE_2_5.SW0.out2
edge CGRA0.PE_2_5.SW0.in1 CGRA0.PE_2_5.SW0.out3
edge CGRA0.PE_2_5.SW0.in2 CGRA0.PE_2_5.SW0.out0
edge CGRA0.PE_2_5.SW0.in2 CGRA0.PE_2_5.SW0.out1
edge CGRA0.PE_2_5.SW0.in2 CGRA0.PE_2_5.SW0.out2
edge CGRA0.PE_2_5.SW0.in2 CGRA0.PE_2_5.SW0.out3
edge CGRA0.PE_2_5.SW0.in2 CGRA0.PE_2_5.SW0.out4
edge CGRA0.PE_2_5.SW0.in2 CGRA0.PE_2_5.SW0.out5
edge CGRA0.PE_2_5.SW0.in2 CGRA0.PE_2_5.SW0.out6
edge CGRA0.PE_2_5.SW0.in2 CGRA0.PE_2_5.SW0.out7
edge CGRA0.PE_2_5.SW0.in2 CGRA0.PE_2_5.SW0.out8
edge CGRA0.PE_2_5.SW0.in2 CGRA0.PE_2_5.SW0.out0
edge CGRA0.PE_2_5.SW0.in2 CGRA0.PE_2_5.SW0.out1
edge CGRA0.PE_2_5.SW0.in2 CGRA0.PE_2_5.SW0.out2
edge CGRA0.PE_2_5.SW0.in2 CGRA0.PE_2_5.SW0.out3
edge CGRA0.PE_2_5.SW0.in3 CGRA0.PE_2_5.SW0.out0
edge CGRA0.PE_2_5.SW0.in3 CGRA0.PE_2_5.SW0.out1
edge CGRA0.PE_2_5.SW0.in3 CGRA0.PE_2_5.SW0.out2
edge CGRA0.PE_2_5.SW0.in3 CGRA0.PE_2_5.SW0.out3
edge CGRA0.PE_2_5.SW0.in3 CGRA0.PE_2_5.SW0.out4
edge CGRA0.PE_2_5.SW0.in3 CGRA0.PE_2_5.SW0.out5
edge CGRA0.PE_2_5.SW0.in3 CGRA0.PE_2_5.SW0.out6
edge CGRA0.PE_2_5.SW0.in3 CGRA0.PE_2_5.SW0.out7
edge CGRA0.PE_2_5.SW0.in3 CGRA0.PE_2_5.SW0.out8
edge CGRA0.PE_2_5.SW0.in3 CGRA0.PE_2_5.SW0.out0
edge CGRA0.PE_2_5.SW0.in3 CGRA0.PE_2_5.SW0.out1
edge CGRA0.PE_2_5.SW0.in3 CGRA0.PE_2_5.SW0.out2
edge CGRA0.PE_2_5.SW0.in3 CGRA0.PE_2_5.SW0.out3
edge CGRA0.PE_2_5.SW0.in4 CGRA0.PE_2_5.SW0.out0
edge CGRA0.PE_2_5.SW0.in4 CGRA0.PE_2_5.SW0.out1
edge CGRA0.PE_2_5.SW0.in4 CGRA0.PE_2_5.SW0.out2
edge CGRA0.PE_2_5.SW0.in4 CGRA0.PE_2_5.SW0.out3
edge CGRA0.PE_2_5.SW0.in4 CGRA0.PE_2_5.SW0.out4
edge CGRA0.PE_2_5.SW0.in4 CGRA0.PE_2_5.SW0.out5
edge CGRA0.PE_2_5.SW0.in4 CGRA0.PE_2_5.SW0.out6
edge CGRA0.PE_2_5.SW0.in4 CGRA0.PE_2_5.SW0.out7
edge CGRA0.PE_2_5.SW0.in4 CGRA0.PE_2_5.SW0.out8
edge CGRA0.PE_2_5.SW0.in5 CGRA0.PE_2_5.SW0.out0
edge CGRA0.PE_2_5.SW0.in5 CGRA0.PE_2_5.SW0.out1
edge CGRA0.PE_2_5.SW0.in5 CGRA0.PE_2_5.SW0.out2
edge CGRA0.PE_2_5.SW0.in5 CGRA0.PE_2_5.SW0.out3
edge CGRA0.PE_2_5.SW0.in5 CGRA0.PE_2_5.SW0.out4
edge CGRA0.PE_2_5.SW0.in5 CGRA0.PE_2_5.SW0.out5
edge CGRA0.PE_2_5.SW0.in5 CGRA0.PE_2_5.SW0.out6
edge CGRA0.PE_2_5.SW0.in5 CGRA0.PE_2_5.SW0.out7
edge CGRA0.PE_2_5.SW0.in5 CGRA0.PE_2_5.SW0.out8
edge CGRA0.PE_2_5.SW0.in6 CGRA0.PE_2_5.SW0.out0
edge CGRA0.PE_2_5.SW0.in6 CGRA0.PE_2_5.SW0.out1
edge CGRA0.PE_2_5.SW0.in6 CGRA0.PE_2_5.SW0.out2
edge CGRA0.PE_2_5.SW0.in6 CGRA0.PE_2_5.SW0.out3
edge CGRA0.PE_2_5.SW0.in6 CGRA0.PE_2_5.SW0.out4
edge CGRA0.PE_2_5.SW0.in6 CGRA0.PE_2_5.SW0.out5
edge CGRA0.PE_2_5.SW0.in6 CGRA0.PE_2_5.SW0.out6
edge CGRA0.PE_2_5.SW0.in6 CGRA0.PE_2_5.SW0.out7
edge CGRA0.PE_2_5.SW0.in6 CGRA0.PE_2_5.SW0.out8
edge CGRA0.PE_2_5.SW0.out0 CGRA0.PE_2_5.out0
edge CGRA0.PE_2_5.SW0.out1 CGRA0.PE_2_5.out1
edge CGRA0.PE_2_5.SW0.out2 CGRA0.PE_2_5.out2
edge CGRA0.PE_2_5.SW0.out3 CGRA0.PE_2_5.out3
edge CGRA0.PE_2_5.SW0.out4 CGRA0.PE_2_5.FULLCONN_ALU0.in0
edge CGRA0.PE_2_5.SW0.out5 CGRA0.PE_2_5.FULLCONN_ALU0.in1
edge CGRA0.PE_2_5.SW0.out5 CGRA0.PE_2_5.REG0.in0
edge CGRA0.PE_2_5.SW0.out6 CGRA0.PE_2_5.FULLCONN_ALU0.in2
edge CGRA0.PE_2_5.SW0.out6 CGRA0.PE_2_5.REG0.in1
edge CGRA0.PE_2_5.SW0.out7 CGRA0.PE_2_5.REG0.in0
edge CGRA0.PE_2_5.SW0.out8 CGRA0.PE_2_5.REG0.in1
edge CGRA0.PE_2_5.FULLCONN_ALU0.in0 CGRA0.PE_2_5.FULLCONN_ALU0.out0
edge CGRA0.PE_2_5.FULLCONN_ALU0.in0 CGRA0.PE_2_5.FULLCONN_ALU0.out1
edge CGRA0.PE_2_5.FULLCONN_ALU0.in0 CGRA0.PE_2_5.FULLCONN_ALU0.out2
edge CGRA0.PE_2_5.FULLCONN_ALU0.in1 CGRA0.PE_2_5.FULLCONN_ALU0.out0
edge CGRA0.PE_2_5.FULLCONN_ALU0.in1 CGRA0.PE_2_5.FULLCONN_ALU0.out1
edge CGRA0.PE_2_5.FULLCONN_ALU0.in1 CGRA0.PE_2_5.FULLCONN_ALU0.out2
edge CGRA0.PE_2_5.FULLCONN_ALU0.in2 CGRA0.PE_2_5.FULLCONN_ALU0.out0
edge CGRA0.PE_2_5.FULLCONN_ALU0.in2 CGRA0.PE_2_5.FULLCONN_ALU0.out1
edge CGRA0.PE_2_5.FULLCONN_ALU0.in2 CGRA0.PE_2_5.FULLCONN_ALU0.out2
edge CGRA0.PE_2_5.FULLCONN_ALU0.in3 CGRA0.PE_2_5.FULLCONN_ALU0.out0
edge CGRA0.PE_2_5.FULLCONN_ALU0.in3 CGRA0.PE_2_5.FULLCONN_ALU0.out1
edge CGRA0.PE_2_5.FULLCONN_ALU0.in3 CGRA0.PE_2_5.FULLCONN_ALU0.out2
edge CGRA0.PE_2_5.FULLCONN_ALU0.out0 CGRA0.PE_2_5.ALU0.in0
edge CGRA0.PE_2_5.FULLCONN_ALU0.out1 CGRA0.PE_2_5.ALU0.in1
edge CGRA0.PE_2_5.FULLCONN_ALU0.out2 CGRA0.PE_2_5.ALU0.in2
edge CGRA0.PE_2_6.in0 CGRA0.PE_2_6.SW0.in0
edge CGRA0.PE_2_6.in1 CGRA0.PE_2_6.SW0.in1
edge CGRA0.PE_2_6.in2 CGRA0.PE_2_6.SW0.in2
edge CGRA0.PE_2_6.in3 CGRA0.PE_2_6.SW0.in3
edge CGRA0.PE_2_6.out0 CGRA0.PE_1_6.in0
edge CGRA0.PE_2_6.out0 CGRA0.mem_0.in8
edge CGRA0.PE_2_6.out0 CGRA0.mem_10.in8
edge CGRA0.PE_2_6.out1 CGRA0.PE_2_7.in1
edge CGRA0.PE_2_6.out1 CGRA0.mem_0.in9
edge CGRA0.PE_2_6.out1 CGRA0.mem_10.in9
edge CGRA0.PE_2_6.out2 CGRA0.PE_3_6.in2
edge CGRA0.PE_2_6.out2 CGRA0.mem_0.in10
edge CGRA0.PE_2_6.out2 CGRA0.mem_10.in10
edge CGRA0.PE_2_6.out3 CGRA0.PE_2_5.in3
edge CGRA0.PE_2_6.out3 CGRA0.mem_0.in11
edge CGRA0.PE_2_6.out3 CGRA0.mem_10.in11
edge CGRA0.PE_2_6.ALU0 CGRA0.PE_2_6.ALU0.out0
edge CGRA0.PE_2_6.ALU0.in0 CGRA0.PE_2_6.ALU0
edge CGRA0.PE_2_6.ALU0.in1 CGRA0.PE_2_6.ALU0
edge CGRA0.PE_2_6.ALU0.in2 CGRA0.PE_2_6.ALU0
edge CGRA0.PE_2_6.ALU0.out0 CGRA0.PE_2_6.SW0.in4
edge CGRA0.PE_2_6.CONST0 CGRA0.PE_2_6.CONST0.out0
edge CGRA0.PE_2_6.CONST0.in0 CGRA0.PE_2_6.CONST0
edge CGRA0.PE_2_6.CONST0.out0 CGRA0.PE_2_6.SW0.in5
edge CGRA0.PE_2_6.CONST0.out0 CGRA0.PE_2_6.FULLCONN_ALU0.in3
edge CGRA0.PE_2_6.REG0 CGRA0.PE_2_6.REG0.out0
edge CGRA0.PE_2_6.REG0.in0 CGRA0.PE_2_6.REG0
edge CGRA0.PE_2_6.REG0.in1 CGRA0.PE_2_6.REG0
edge CGRA0.PE_2_6.REG0.out0 CGRA0.PE_2_6.SW0.in5
edge CGRA0.PE_2_6.REG0.out0 CGRA0.PE_2_6.SW0.in6
edge CGRA0.PE_2_6.SW0.in0 CGRA0.PE_2_6.SW0.out0
edge CGRA0.PE_2_6.SW0.in0 CGRA0.PE_2_6.SW0.out1
edge CGRA0.PE_2_6.SW0.in0 CGRA0.PE_2_6.SW0.out2
edge CGRA0.PE_2_6.SW0.in0 CGRA0.PE_2_6.SW0.out3
edge CGRA0.PE_2_6.SW0.in0 CGRA0.PE_2_6.SW0.out4
edge CGRA0.PE_2_6.SW0.in0 CGRA0.PE_2_6.SW0.out5
edge CGRA0.PE_2_6.SW0.in0 CGRA0.PE_2_6.SW0.out6
edge CGRA0.PE_2_6.SW0.in0 CGRA0.PE_2_6.SW0.out7
edge CGRA0.PE_2_6.SW0.in0 CGRA0.PE_2_6.SW0.out8
edge CGRA0.PE_2_6.SW0.in0 CGRA0.PE_2_6.SW0.out0
edge CGRA0.PE_2_6.SW0.in0 CGRA0.PE_2_6.SW0.out1
edge CGRA0.PE_2_6.SW0.in0 CGRA0.PE_2_6.SW0.out2
edge CGRA0.PE_2_6.SW0.in0 CGRA0.PE_2_6.SW0.out3
edge CGRA0.PE_2_6.SW0.in1 CGRA0.PE_2_6.SW0.out0
edge CGRA0.PE_2_6.SW0.in1 CGRA0.PE_2_6.SW0.out1
edge CGRA0.PE_2_6.SW0.in1 CGRA0.PE_2_6.SW0.out2
edge CGRA0.PE_2_6.SW0.in1 CGRA0.PE_2_6.SW0.out3
edge CGRA0.PE_2_6.SW0.in1 CGRA0.PE_2_6.SW0.out4
edge CGRA0.PE_2_6.SW0.in1 CGRA0.PE_2_6.SW0.out5
edge CGRA0.PE_2_6.SW0.in1 CGRA0.PE_2_6.SW0.out6
edge CGRA0.PE_2_6.SW0.in1 CGRA0.PE_2_6.SW0.out7
edge CGRA0.PE_2_6.SW0.in1 CGRA0.PE_2_6.SW0.out8
edge CGRA0.PE_2_6.SW0.in1 CGRA0.PE_2_6.SW0.out0
edge CGRA0.PE_2_6.SW0.in1 CGRA0.PE_2_6.SW0.out1
edge CGRA0.PE_2_6.SW0.in1 CGRA0.PE_2_6.SW0.out2
edge CGRA0.PE_2_6.SW0.in1 CGRA0.PE_2_6.SW0.out3
edge CGRA0.PE_2_6.SW0.in2 CGRA0.PE_2_6.SW0.out0
edge CGRA0.PE_2_6.SW0.in2 CGRA0.PE_2_6.SW0.out1
edge CGRA0.PE_2_6.SW0.in2 CGRA0.PE_2_6.SW0.out2
edge CGRA0.PE_2_6.SW0.in2 CGRA0.PE_2_6.SW0.out3
edge CGRA0.PE_2_6.SW0.in2 CGRA0.PE_2_6.SW0.out4
edge CGRA0.PE_2_6.SW0.in2 CGRA0.PE_2_6.SW0.out5
edge CGRA0.PE_2_6.SW0.in2 CGRA0.PE_2_6.SW0.out6
edge CGRA0.PE_2_6.SW0.in2 CGRA0.PE_2_6.SW0.out7
edge CGRA0.PE_2_6.SW0.in2 CGRA0.PE_2_6.SW0.out8
edge CGRA0.PE_2_6.SW0.in2 CGRA0.PE_2_6.SW0.out0
edge CGRA0.PE_2_6.SW0.in2 CGRA0.PE_2_6.SW0.out1
edge CGRA0.PE_2_6.SW0.in2 CGRA0.PE_2_6.SW0.out2
edge CGRA0.PE_2_6.SW0.in2 CGRA0.PE_2_6.SW0.out3
edge CGRA0.PE_2_6.SW0.in3 CGRA0.PE_2_6.SW0.out0
edge CGRA0.PE_2_6.SW0.in3 CGRA0.PE_2_6.SW0.out1
edge CGRA0.PE_2_6.SW0.in3 CGRA0.PE_2_6.SW0.out2
edge CGRA0.PE_2_6.SW0.in3 CGRA0.PE_2_6.SW0.out3
edge CGRA0.PE_2_6.SW0.in3 CGRA0.PE_2_6.SW0.out4
edge CGRA0.PE_2_6.SW0.in3 CGRA0.PE_2_6.SW0.out5
edge CGRA0.PE_2_6.SW0.in3 CGRA0.PE_2_6.SW0.out6
edge CGRA0.PE_2_6.SW0.in3 CGRA0.PE_2_6.SW0.out7
edge CGRA0.PE_2_6.SW0.in3 CGRA0.PE_2_6.SW0.out8
edge CGRA0.PE_2_6.SW0.in3 CGRA0.PE_2_6.SW0.out0
edge CGRA0.PE_2_6.SW0.in3 CGRA0.PE_2_6.SW0.out1
edge CGRA0.PE_2_6.SW0.in3 CGRA0.PE_2_6.SW0.out2
edge CGRA0.PE_2_6.SW0.in3 CGRA0.PE_2_6.SW0.out3
edge CGRA0.PE_2_6.SW0.in4 CGRA0.PE_2_6.SW0.out0
edge CGRA0.PE_2_6.SW0.in4 CGRA0.PE_2_6.SW0.out1
edge CGRA0.PE_2_6.SW0.in4 CGRA0.PE_2_6.SW0.out2
edge CGRA0.PE_2_6.SW0.in4 CGRA0.PE_2_6.SW0.out3
edge CGRA0.PE_2_6.SW0.in4 CGRA0.PE_2_6.SW0.out4
edge CGRA0.PE_2_6.SW0.in4 CGRA0.PE_2_6.SW0.out5
edge CGRA0.PE_2_6.SW0.in4 CGRA0.PE_2_6.SW0.out6
edge CGRA0.PE_2_6.SW0.in4 CGRA0.PE_2_6.SW0.out7
edge CGRA0.PE_2_6.SW0.in4 CGRA0.PE_2_6.SW0.out8
edge CGRA0.PE_2_6.SW0.in5 CGRA0.PE_2_6.SW0.out0
edge CGRA0.PE_2_6.SW0.in5 CGRA0.PE_2_6.SW0.out1
edge CGRA0.PE_2_6.SW0.in5 CGRA0.PE_2_6.SW0.out2
edge CGRA0.PE_2_6.SW0.in5 CGRA0.PE_2_6.SW0.out3
edge CGRA0.PE_2_6.SW0.in5 CGRA0.PE_2_6.SW0.out4
edge CGRA0.PE_2_6.SW0.in5 CGRA0.PE_2_6.SW0.out5
edge CGRA0.PE_2_6.SW0.in5 CGRA0.PE_2_6.SW0.out6
edge CGRA0.PE_2_6.SW0.in5 CGRA0.PE_2_6.SW0.out7
edge CGRA0.PE_2_6.SW0.in5 CGRA0.PE_2_6.SW0.out8
edge CGRA0.PE_2_6.SW0.in6 CGRA0.PE_2_6.SW0.out0
edge CGRA0.PE_2_6.SW0.in6 CGRA0.PE_2_6.SW0.out1
edge CGRA0.PE_2_6.SW0.in6 CGRA0.PE_2_6.SW0.out2
edge CGRA0.PE_2_6.SW0.in6 CGRA0.PE_2_6.SW0.out3
edge CGRA0.PE_2_6.SW0.in6 CGRA0.PE_2_6.SW0.out4
edge CGRA0.PE_2_6.SW0.in6 CGRA0.PE_2_6.SW0.out5
edge CGRA0.PE_2_6.SW0.in6 CGRA0.PE_2_6.SW0.out6
edge CGRA0.PE_2_6.SW0.in6 CGRA0.PE_2_6.SW0.out7
edge CGRA0.PE_2_6.SW0.in6 CGRA0.PE_2_6.SW0.out8
edge CGRA0.PE_2_6.SW0.out0 CGRA0.PE_2_6.out0
edge CGRA0.PE_2_6.SW0.out1 CGRA0.PE_2_6.out1
edge CGRA0.PE_2_6.SW0.out2 CGRA0.PE_2_6.out2
edge CGRA0.PE_2_6.SW0.out3 CGRA0.PE_2_6.out3
edge CGRA0.PE_2_6.SW0.out4 CGRA0.PE_2_6.FULLCONN_ALU0.in0
edge CGRA0.PE_2_6.SW0.out5 CGRA0.PE_2_6.FULLCONN_ALU0.in1
edge CGRA0.PE_2_6.SW0.out5 CGRA0.PE_2_6.REG0.in0
edge CGRA0.PE_2_6.SW0.out6 CGRA0.PE_2_6.FULLCONN_ALU0.in2
edge CGRA0.PE_2_6.SW0.out6 CGRA0.PE_2_6.REG0.in1
edge CGRA0.PE_2_6.SW0.out7 CGRA0.PE_2_6.REG0.in0
edge CGRA0.PE_2_6.SW0.out8 CGRA0.PE_2_6.REG0.in1
edge CGRA0.PE_2_6.FULLCONN_ALU0.in0 CGRA0.PE_2_6.FULLCONN_ALU0.out0
edge CGRA0.PE_2_6.FULLCONN_ALU0.in0 CGRA0.PE_2_6.FULLCONN_ALU0.out1
edge CGRA0.PE_2_6.FULLCONN_ALU0.in0 CGRA0.PE_2_6.FULLCONN_ALU0.out2
edge CGRA0.PE_2_6.FULLCONN_ALU0.in1 CGRA0.PE_2_6.FULLCONN_ALU0.out0
edge CGRA0.PE_2_6.FULLCONN_ALU0.in1 CGRA0.PE_2_6.FULLCONN_ALU0.out1
edge CGRA0.PE_2_6.FULLCONN_ALU0.in1 CGRA0.PE_2_6.FULLCONN_ALU0.out2
edge CGRA0.PE_2_6.FULLCONN_ALU0.in2 CGRA0.PE_2_6.FULLCONN_ALU0.out0
edge CGRA0.PE_2_6.FULLCONN_ALU0.in2 CGRA0.PE_2_6.FULLCONN_ALU0.out1
edge CGRA0.PE_2_6.FULLCONN_ALU0.in2 CGRA0.PE_2_6.FULLCONN_ALU0.out2
edge CGRA0.PE_2_6.FULLCONN_ALU0.in3 CGRA0.PE_2_6.FULLCONN_ALU0.out0
edge CGRA0.PE_2_6.FULLCONN_ALU0.in3 CGRA0.PE_2_6.FULLCONN_ALU0.out1
edge CGRA0.PE_2_6.FULLCONN_ALU0.in3 CGRA0.PE_2_6.FULLCONN_ALU0.out2
edge CGRA0.PE_2_6.FULLCONN_ALU0.out0 CGRA0.PE_2_6.ALU0.in0
edge CGRA0.PE_2_6.FULLCONN_ALU0.out1 CGRA0.PE_2_6.ALU0.in1
edge CGRA0.PE_2_6.FULLCONN_ALU0.out2 CGRA0.PE_2_6.ALU0.in2
edge CGRA0.PE_2_7.in0 CGRA0.PE_2_7.SW0.in0
edge CGRA0.PE_2_7.in1 CGRA0.PE_2_7.SW0.in1
edge CGRA0.PE_2_7.in2 CGRA0.PE_2_7.SW0.in2
edge CGRA0.PE_2_7.in3 CGRA0.PE_2_7.SW0.in3
edge CGRA0.PE_2_7.out0 CGRA0.PE_1_7.in0
edge CGRA0.PE_2_7.out0 CGRA0.mem_0.in8
edge CGRA0.PE_2_7.out0 CGRA0.mem_10.in8
edge CGRA0.PE_2_7.out1 CGRA0.PE_2_8.in1
edge CGRA0.PE_2_7.out1 CGRA0.mem_0.in9
edge CGRA0.PE_2_7.out1 CGRA0.mem_10.in9
edge CGRA0.PE_2_7.out2 CGRA0.PE_3_7.in2
edge CGRA0.PE_2_7.out2 CGRA0.mem_0.in10
edge CGRA0.PE_2_7.out2 CGRA0.mem_10.in10
edge CGRA0.PE_2_7.out3 CGRA0.PE_2_6.in3
edge CGRA0.PE_2_7.out3 CGRA0.mem_0.in11
edge CGRA0.PE_2_7.out3 CGRA0.mem_10.in11
edge CGRA0.PE_2_7.ALU0 CGRA0.PE_2_7.ALU0.out0
edge CGRA0.PE_2_7.ALU0.in0 CGRA0.PE_2_7.ALU0
edge CGRA0.PE_2_7.ALU0.in1 CGRA0.PE_2_7.ALU0
edge CGRA0.PE_2_7.ALU0.in2 CGRA0.PE_2_7.ALU0
edge CGRA0.PE_2_7.ALU0.out0 CGRA0.PE_2_7.SW0.in4
edge CGRA0.PE_2_7.CONST0 CGRA0.PE_2_7.CONST0.out0
edge CGRA0.PE_2_7.CONST0.in0 CGRA0.PE_2_7.CONST0
edge CGRA0.PE_2_7.CONST0.out0 CGRA0.PE_2_7.SW0.in5
edge CGRA0.PE_2_7.CONST0.out0 CGRA0.PE_2_7.FULLCONN_ALU0.in3
edge CGRA0.PE_2_7.REG0 CGRA0.PE_2_7.REG0.out0
edge CGRA0.PE_2_7.REG0.in0 CGRA0.PE_2_7.REG0
edge CGRA0.PE_2_7.REG0.in1 CGRA0.PE_2_7.REG0
edge CGRA0.PE_2_7.REG0.out0 CGRA0.PE_2_7.SW0.in5
edge CGRA0.PE_2_7.REG0.out0 CGRA0.PE_2_7.SW0.in6
edge CGRA0.PE_2_7.SW0.in0 CGRA0.PE_2_7.SW0.out0
edge CGRA0.PE_2_7.SW0.in0 CGRA0.PE_2_7.SW0.out1
edge CGRA0.PE_2_7.SW0.in0 CGRA0.PE_2_7.SW0.out2
edge CGRA0.PE_2_7.SW0.in0 CGRA0.PE_2_7.SW0.out3
edge CGRA0.PE_2_7.SW0.in0 CGRA0.PE_2_7.SW0.out4
edge CGRA0.PE_2_7.SW0.in0 CGRA0.PE_2_7.SW0.out5
edge CGRA0.PE_2_7.SW0.in0 CGRA0.PE_2_7.SW0.out6
edge CGRA0.PE_2_7.SW0.in0 CGRA0.PE_2_7.SW0.out7
edge CGRA0.PE_2_7.SW0.in0 CGRA0.PE_2_7.SW0.out8
edge CGRA0.PE_2_7.SW0.in0 CGRA0.PE_2_7.SW0.out0
edge CGRA0.PE_2_7.SW0.in0 CGRA0.PE_2_7.SW0.out1
edge CGRA0.PE_2_7.SW0.in0 CGRA0.PE_2_7.SW0.out2
edge CGRA0.PE_2_7.SW0.in0 CGRA0.PE_2_7.SW0.out3
edge CGRA0.PE_2_7.SW0.in1 CGRA0.PE_2_7.SW0.out0
edge CGRA0.PE_2_7.SW0.in1 CGRA0.PE_2_7.SW0.out1
edge CGRA0.PE_2_7.SW0.in1 CGRA0.PE_2_7.SW0.out2
edge CGRA0.PE_2_7.SW0.in1 CGRA0.PE_2_7.SW0.out3
edge CGRA0.PE_2_7.SW0.in1 CGRA0.PE_2_7.SW0.out4
edge CGRA0.PE_2_7.SW0.in1 CGRA0.PE_2_7.SW0.out5
edge CGRA0.PE_2_7.SW0.in1 CGRA0.PE_2_7.SW0.out6
edge CGRA0.PE_2_7.SW0.in1 CGRA0.PE_2_7.SW0.out7
edge CGRA0.PE_2_7.SW0.in1 CGRA0.PE_2_7.SW0.out8
edge CGRA0.PE_2_7.SW0.in1 CGRA0.PE_2_7.SW0.out0
edge CGRA0.PE_2_7.SW0.in1 CGRA0.PE_2_7.SW0.out1
edge CGRA0.PE_2_7.SW0.in1 CGRA0.PE_2_7.SW0.out2
edge CGRA0.PE_2_7.SW0.in1 CGRA0.PE_2_7.SW0.out3
edge CGRA0.PE_2_7.SW0.in2 CGRA0.PE_2_7.SW0.out0
edge CGRA0.PE_2_7.SW0.in2 CGRA0.PE_2_7.SW0.out1
edge CGRA0.PE_2_7.SW0.in2 CGRA0.PE_2_7.SW0.out2
edge CGRA0.PE_2_7.SW0.in2 CGRA0.PE_2_7.SW0.out3
edge CGRA0.PE_2_7.SW0.in2 CGRA0.PE_2_7.SW0.out4
edge CGRA0.PE_2_7.SW0.in2 CGRA0.PE_2_7.SW0.out5
edge CGRA0.PE_2_7.SW0.in2 CGRA0.PE_2_7.SW0.out6
edge CGRA0.PE_2_7.SW0.in2 CGRA0.PE_2_7.SW0.out7
edge CGRA0.PE_2_7.SW0.in2 CGRA0.PE_2_7.SW0.out8
edge CGRA0.PE_2_7.SW0.in2 CGRA0.PE_2_7.SW0.out0
edge CGRA0.PE_2_7.SW0.in2 CGRA0.PE_2_7.SW0.out1
edge CGRA0.PE_2_7.SW0.in2 CGRA0.PE_2_7.SW0.out2
edge CGRA0.PE_2_7.SW0.in2 CGRA0.PE_2_7.SW0.out3
edge CGRA0.PE_2_7.SW0.in3 CGRA0.PE_2_7.SW0.out0
edge CGRA0.PE_2_7.SW0.in3 CGRA0.PE_2_7.SW0.out1
edge CGRA0.PE_2_7.SW0.in3 CGRA0.PE_2_7.SW0.out2
edge CGRA0.PE_2_7.SW0.in3 CGRA0.PE_2_7.SW0.out3
edge CGRA0.PE_2_7.SW0.in3 CGRA0.PE_2_7.SW0.out4
edge CGRA0.PE_2_7.SW0.in3 CGRA0.PE_2_7.SW0.out5
edge CGRA0.PE_2_7.SW0.in3 CGRA0.PE_2_7.SW0.out6
edge CGRA0.PE_2_7.SW0.in3 CGRA0.PE_2_7.SW0.out7
edge CGRA0.PE_2_7.SW0.in3 CGRA0.PE_2_7.SW0.out8
edge CGRA0.PE_2_7.SW0.in3 CGRA0.PE_2_7.SW0.out0
edge CGRA0.PE_2_7.SW0.in3 CGRA0.PE_2_7.SW0.out1
edge CGRA0.PE_2_7.SW0.in3 CGRA0.PE_2_7.SW0.out2
edge CGRA0.PE_2_7.SW0.in3 CGRA0.PE_2_7.SW0.out3
edge CGRA0.PE_2_7.SW0.in4 CGRA0.PE_2_7.SW0.out0
edge CGRA0.PE_2_7.SW0.in4 CGRA0.PE_2_7.SW0.out1
edge CGRA0.PE_2_7.SW0.in4 CGRA0.PE_2_7.SW0.out2
edge CGRA0.PE_2_7.SW0.in4 CGRA0.PE_2_7.SW0.out3
edge CGRA0.PE_2_7.SW0.in4 CGRA0.PE_2_7.SW0.out4
edge CGRA0.PE_2_7.SW0.in4 CGRA0.PE_2_7.SW0.out5
edge CGRA0.PE_2_7.SW0.in4 CGRA0.PE_2_7.SW0.out6
edge CGRA0.PE_2_7.SW0.in4 CGRA0.PE_2_7.SW0.out7
edge CGRA0.PE_2_7.SW0.in4 CGRA0.PE_2_7.SW0.out8
edge CGRA0.PE_2_7.SW0.in5 CGRA0.PE_2_7.SW0.out0
edge CGRA0.PE_2_7.SW0.in5 CGRA0.PE_2_7.SW0.out1
edge CGRA0.PE_2_7.SW0.in5 CGRA0.PE_2_7.SW0.out2
edge CGRA0.PE_2_7.SW0.in5 CGRA0.PE_2_7.SW0.out3
edge CGRA0.PE_2_7.SW0.in5 CGRA0.PE_2_7.SW0.out4
edge CGRA0.PE_2_7.SW0.in5 CGRA0.PE_2_7.SW0.out5
edge CGRA0.PE_2_7.SW0.in5 CGRA0.PE_2_7.SW0.out6
edge CGRA0.PE_2_7.SW0.in5 CGRA0.PE_2_7.SW0.out7
edge CGRA0.PE_2_7.SW0.in5 CGRA0.PE_2_7.SW0.out8
edge CGRA0.PE_2_7.SW0.in6 CGRA0.PE_2_7.SW0.out0
edge CGRA0.PE_2_7.SW0.in6 CGRA0.PE_2_7.SW0.out1
edge CGRA0.PE_2_7.SW0.in6 CGRA0.PE_2_7.SW0.out2
edge CGRA0.PE_2_7.SW0.in6 CGRA0.PE_2_7.SW0.out3
edge CGRA0.PE_2_7.SW0.in6 CGRA0.PE_2_7.SW0.out4
edge CGRA0.PE_2_7.SW0.in6 CGRA0.PE_2_7.SW0.out5
edge CGRA0.PE_2_7.SW0.in6 CGRA0.PE_2_7.SW0.out6
edge CGRA0.PE_2_7.SW0.in6 CGRA0.PE_2_7.SW0.out7
edge CGRA0.PE_2_7.SW0.in6 CGRA0.PE_2_7.SW0.out8
edge CGRA0.PE_2_7.SW0.out0 CGRA0.PE_2_7.out0
edge CGRA0.PE_2_7.SW0.out1 CGRA0.PE_2_7.out1
edge CGRA0.PE_2_7.SW0.out2 CGRA0.PE_2_7.out2
edge CGRA0.PE_2_7.SW0.out3 CGRA0.PE_2_7.out3
edge CGRA0.PE_2_7.SW0.out4 CGRA0.PE_2_7.FULLCONN_ALU0.in0
edge CGRA0.PE_2_7.SW0.out5 CGRA0.PE_2_7.FULLCONN_ALU0.in1
edge CGRA0.PE_2_7.SW0.out5 CGRA0.PE_2_7.REG0.in0
edge CGRA0.PE_2_7.SW0.out6 CGRA0.PE_2_7.FULLCONN_ALU0.in2
edge CGRA0.PE_2_7.SW0.out6 CGRA0.PE_2_7.REG0.in1
edge CGRA0.PE_2_7.SW0.out7 CGRA0.PE_2_7.REG0.in0
edge CGRA0.PE_2_7.SW0.out8 CGRA0.PE_2_7.REG0.in1
edge CGRA0.PE_2_7.FULLCONN_ALU0.in0 CGRA0.PE_2_7.FULLCONN_ALU0.out0
edge CGRA0.PE_2_7.FULLCONN_ALU0.in0 CGRA0.PE_2_7.FULLCONN_ALU0.out1
edge CGRA0.PE_2_7.FULLCONN_ALU0.in0 CGRA0.PE_2_7.FULLCONN_ALU0.out2
edge CGRA0.PE_2_7.FULLCONN_ALU0.in1 CGRA0.PE_2_7.FULLCONN_ALU0.out0
edge CGRA0.PE_2_7.FULLCONN_ALU0.in1 CGRA0.PE_2_7.FULLCONN_ALU0.out1
edge CGRA0.PE_2_7.FULLCONN_ALU0.in1 CGRA0.PE_2_7.FULLCONN_ALU0.out2
edge CGRA0.PE_2_7.FULLCONN_ALU0.in2 CGRA0.PE_2_7.FULLCONN_ALU0.out0
edge CGRA0.PE_2_7.FULLCONN_ALU0.in2 CGRA0.PE_2_7.FULLCONN_ALU0.out1
edge CGRA0.PE_2_7.FULLCONN_ALU0.in2 CGRA0.PE_2_7.FULLCONN_ALU0.out2
edge CGRA0.PE_2_7.FULLCONN_ALU0.in3 CGRA0.PE_2_7.FULLCONN_ALU0.out0
edge CGRA0.PE_2_7.FULLCONN_ALU0.in3 CGRA0.PE_2_7.FULLCONN_ALU0.out1
edge CGRA0.PE_2_7.FULLCONN_ALU0.in3 CGRA0.PE_2_7.FULLCONN_ALU0.out2
edge CGRA0.PE_2_7.FULLCONN_ALU0.out0 CGRA0.PE_2_7.ALU0.in0
edge CGRA0.PE_2_7.FULLCONN_ALU0.out1 CGRA0.PE_2_7.ALU0.in1
edge CGRA0.PE_2_7.FULLCONN_ALU0.out2 CGRA0.PE_2_7.ALU0.in2
edge CGRA0.PE_2_8.in0 CGRA0.PE_2_8.SW0.in0
edge CGRA0.PE_2_8.in1 CGRA0.PE_2_8.SW0.in1
edge CGRA0.PE_2_8.in2 CGRA0.PE_2_8.SW0.in2
edge CGRA0.PE_2_8.in3 CGRA0.PE_2_8.SW0.in3
edge CGRA0.PE_2_8.out0 CGRA0.PE_1_8.in0
edge CGRA0.PE_2_8.out0 CGRA0.mem_0.in8
edge CGRA0.PE_2_8.out0 CGRA0.mem_10.in8
edge CGRA0.PE_2_8.out1 CGRA0.PE_2_9.in1
edge CGRA0.PE_2_8.out1 CGRA0.mem_0.in9
edge CGRA0.PE_2_8.out1 CGRA0.mem_10.in9
edge CGRA0.PE_2_8.out2 CGRA0.PE_3_8.in2
edge CGRA0.PE_2_8.out2 CGRA0.mem_0.in10
edge CGRA0.PE_2_8.out2 CGRA0.mem_10.in10
edge CGRA0.PE_2_8.out3 CGRA0.PE_2_7.in3
edge CGRA0.PE_2_8.out3 CGRA0.mem_0.in11
edge CGRA0.PE_2_8.out3 CGRA0.mem_10.in11
edge CGRA0.PE_2_8.ALU0 CGRA0.PE_2_8.ALU0.out0
edge CGRA0.PE_2_8.ALU0.in0 CGRA0.PE_2_8.ALU0
edge CGRA0.PE_2_8.ALU0.in1 CGRA0.PE_2_8.ALU0
edge CGRA0.PE_2_8.ALU0.in2 CGRA0.PE_2_8.ALU0
edge CGRA0.PE_2_8.ALU0.out0 CGRA0.PE_2_8.SW0.in4
edge CGRA0.PE_2_8.CONST0 CGRA0.PE_2_8.CONST0.out0
edge CGRA0.PE_2_8.CONST0.in0 CGRA0.PE_2_8.CONST0
edge CGRA0.PE_2_8.CONST0.out0 CGRA0.PE_2_8.SW0.in5
edge CGRA0.PE_2_8.CONST0.out0 CGRA0.PE_2_8.FULLCONN_ALU0.in3
edge CGRA0.PE_2_8.REG0 CGRA0.PE_2_8.REG0.out0
edge CGRA0.PE_2_8.REG0.in0 CGRA0.PE_2_8.REG0
edge CGRA0.PE_2_8.REG0.in1 CGRA0.PE_2_8.REG0
edge CGRA0.PE_2_8.REG0.out0 CGRA0.PE_2_8.SW0.in5
edge CGRA0.PE_2_8.REG0.out0 CGRA0.PE_2_8.SW0.in6
edge CGRA0.PE_2_8.SW0.in0 CGRA0.PE_2_8.SW0.out0
edge CGRA0.PE_2_8.SW0.in0 CGRA0.PE_2_8.SW0.out1
edge CGRA0.PE_2_8.SW0.in0 CGRA0.PE_2_8.SW0.out2
edge CGRA0.PE_2_8.SW0.in0 CGRA0.PE_2_8.SW0.out3
edge CGRA0.PE_2_8.SW0.in0 CGRA0.PE_2_8.SW0.out4
edge CGRA0.PE_2_8.SW0.in0 CGRA0.PE_2_8.SW0.out5
edge CGRA0.PE_2_8.SW0.in0 CGRA0.PE_2_8.SW0.out6
edge CGRA0.PE_2_8.SW0.in0 CGRA0.PE_2_8.SW0.out7
edge CGRA0.PE_2_8.SW0.in0 CGRA0.PE_2_8.SW0.out8
edge CGRA0.PE_2_8.SW0.in0 CGRA0.PE_2_8.SW0.out0
edge CGRA0.PE_2_8.SW0.in0 CGRA0.PE_2_8.SW0.out1
edge CGRA0.PE_2_8.SW0.in0 CGRA0.PE_2_8.SW0.out2
edge CGRA0.PE_2_8.SW0.in0 CGRA0.PE_2_8.SW0.out3
edge CGRA0.PE_2_8.SW0.in1 CGRA0.PE_2_8.SW0.out0
edge CGRA0.PE_2_8.SW0.in1 CGRA0.PE_2_8.SW0.out1
edge CGRA0.PE_2_8.SW0.in1 CGRA0.PE_2_8.SW0.out2
edge CGRA0.PE_2_8.SW0.in1 CGRA0.PE_2_8.SW0.out3
edge CGRA0.PE_2_8.SW0.in1 CGRA0.PE_2_8.SW0.out4
edge CGRA0.PE_2_8.SW0.in1 CGRA0.PE_2_8.SW0.out5
edge CGRA0.PE_2_8.SW0.in1 CGRA0.PE_2_8.SW0.out6
edge CGRA0.PE_2_8.SW0.in1 CGRA0.PE_2_8.SW0.out7
edge CGRA0.PE_2_8.SW0.in1 CGRA0.PE_2_8.SW0.out8
edge CGRA0.PE_2_8.SW0.in1 CGRA0.PE_2_8.SW0.out0
edge CGRA0.PE_2_8.SW0.in1 CGRA0.PE_2_8.SW0.out1
edge CGRA0.PE_2_8.SW0.in1 CGRA0.PE_2_8.SW0.out2
edge CGRA0.PE_2_8.SW0.in1 CGRA0.PE_2_8.SW0.out3
edge CGRA0.PE_2_8.SW0.in2 CGRA0.PE_2_8.SW0.out0
edge CGRA0.PE_2_8.SW0.in2 CGRA0.PE_2_8.SW0.out1
edge CGRA0.PE_2_8.SW0.in2 CGRA0.PE_2_8.SW0.out2
edge CGRA0.PE_2_8.SW0.in2 CGRA0.PE_2_8.SW0.out3
edge CGRA0.PE_2_8.SW0.in2 CGRA0.PE_2_8.SW0.out4
edge CGRA0.PE_2_8.SW0.in2 CGRA0.PE_2_8.SW0.out5
edge CGRA0.PE_2_8.SW0.in2 CGRA0.PE_2_8.SW0.out6
edge CGRA0.PE_2_8.SW0.in2 CGRA0.PE_2_8.SW0.out7
edge CGRA0.PE_2_8.SW0.in2 CGRA0.PE_2_8.SW0.out8
edge CGRA0.PE_2_8.SW0.in2 CGRA0.PE_2_8.SW0.out0
edge CGRA0.PE_2_8.SW0.in2 CGRA0.PE_2_8.SW0.out1
edge CGRA0.PE_2_8.SW0.in2 CGRA0.PE_2_8.SW0.out2
edge CGRA0.PE_2_8.SW0.in2 CGRA0.PE_2_8.SW0.out3
edge CGRA0.PE_2_8.SW0.in3 CGRA0.PE_2_8.SW0.out0
edge CGRA0.PE_2_8.SW0.in3 CGRA0.PE_2_8.SW0.out1
edge CGRA0.PE_2_8.SW0.in3 CGRA0.PE_2_8.SW0.out2
edge CGRA0.PE_2_8.SW0.in3 CGRA0.PE_2_8.SW0.out3
edge CGRA0.PE_2_8.SW0.in3 CGRA0.PE_2_8.SW0.out4
edge CGRA0.PE_2_8.SW0.in3 CGRA0.PE_2_8.SW0.out5
edge CGRA0.PE_2_8.SW0.in3 CGRA0.PE_2_8.SW0.out6
edge CGRA0.PE_2_8.SW0.in3 CGRA0.PE_2_8.SW0.out7
edge CGRA0.PE_2_8.SW0.in3 CGRA0.PE_2_8.SW0.out8
edge CGRA0.PE_2_8.SW0.in3 CGRA0.PE_2_8.SW0.out0
edge CGRA0.PE_2_8.SW0.in3 CGRA0.PE_2_8.SW0.out1
edge CGRA0.PE_2_8.SW0.in3 CGRA0.PE_2_8.SW0.out2
edge CGRA0.PE_2_8.SW0.in3 CGRA0.PE_2_8.SW0.out3
edge CGRA0.PE_2_8.SW0.in4 CGRA0.PE_2_8.SW0.out0
edge CGRA0.PE_2_8.SW0.in4 CGRA0.PE_2_8.SW0.out1
edge CGRA0.PE_2_8.SW0.in4 CGRA0.PE_2_8.SW0.out2
edge CGRA0.PE_2_8.SW0.in4 CGRA0.PE_2_8.SW0.out3
edge CGRA0.PE_2_8.SW0.in4 CGRA0.PE_2_8.SW0.out4
edge CGRA0.PE_2_8.SW0.in4 CGRA0.PE_2_8.SW0.out5
edge CGRA0.PE_2_8.SW0.in4 CGRA0.PE_2_8.SW0.out6
edge CGRA0.PE_2_8.SW0.in4 CGRA0.PE_2_8.SW0.out7
edge CGRA0.PE_2_8.SW0.in4 CGRA0.PE_2_8.SW0.out8
edge CGRA0.PE_2_8.SW0.in5 CGRA0.PE_2_8.SW0.out0
edge CGRA0.PE_2_8.SW0.in5 CGRA0.PE_2_8.SW0.out1
edge CGRA0.PE_2_8.SW0.in5 CGRA0.PE_2_8.SW0.out2
edge CGRA0.PE_2_8.SW0.in5 CGRA0.PE_2_8.SW0.out3
edge CGRA0.PE_2_8.SW0.in5 CGRA0.PE_2_8.SW0.out4
edge CGRA0.PE_2_8.SW0.in5 CGRA0.PE_2_8.SW0.out5
edge CGRA0.PE_2_8.SW0.in5 CGRA0.PE_2_8.SW0.out6
edge CGRA0.PE_2_8.SW0.in5 CGRA0.PE_2_8.SW0.out7
edge CGRA0.PE_2_8.SW0.in5 CGRA0.PE_2_8.SW0.out8
edge CGRA0.PE_2_8.SW0.in6 CGRA0.PE_2_8.SW0.out0
edge CGRA0.PE_2_8.SW0.in6 CGRA0.PE_2_8.SW0.out1
edge CGRA0.PE_2_8.SW0.in6 CGRA0.PE_2_8.SW0.out2
edge CGRA0.PE_2_8.SW0.in6 CGRA0.PE_2_8.SW0.out3
edge CGRA0.PE_2_8.SW0.in6 CGRA0.PE_2_8.SW0.out4
edge CGRA0.PE_2_8.SW0.in6 CGRA0.PE_2_8.SW0.out5
edge CGRA0.PE_2_8.SW0.in6 CGRA0.PE_2_8.SW0.out6
edge CGRA0.PE_2_8.SW0.in6 CGRA0.PE_2_8.SW0.out7
edge CGRA0.PE_2_8.SW0.in6 CGRA0.PE_2_8.SW0.out8
edge CGRA0.PE_2_8.SW0.out0 CGRA0.PE_2_8.out0
edge CGRA0.PE_2_8.SW0.out1 CGRA0.PE_2_8.out1
edge CGRA0.PE_2_8.SW0.out2 CGRA0.PE_2_8.out2
edge CGRA0.PE_2_8.SW0.out3 CGRA0.PE_2_8.out3
edge CGRA0.PE_2_8.SW0.out4 CGRA0.PE_2_8.FULLCONN_ALU0.in0
edge CGRA0.PE_2_8.SW0.out5 CGRA0.PE_2_8.FULLCONN_ALU0.in1
edge CGRA0.PE_2_8.SW0.out5 CGRA0.PE_2_8.REG0.in0
edge CGRA0.PE_2_8.SW0.out6 CGRA0.PE_2_8.FULLCONN_ALU0.in2
edge CGRA0.PE_2_8.SW0.out6 CGRA0.PE_2_8.REG0.in1
edge CGRA0.PE_2_8.SW0.out7 CGRA0.PE_2_8.REG0.in0
edge CGRA0.PE_2_8.SW0.out8 CGRA0.PE_2_8.REG0.in1
edge CGRA0.PE_2_8.FULLCONN_ALU0.in0 CGRA0.PE_2_8.FULLCONN_ALU0.out0
edge CGRA0.PE_2_8.FULLCONN_ALU0.in0 CGRA0.PE_2_8.FULLCONN_ALU0.out1
edge CGRA0.PE_2_8.FULLCONN_ALU0.in0 CGRA0.PE_2_8.FULLCONN_ALU0.out2
edge CGRA0.PE_2_8.FULLCONN_ALU0.in1 CGRA0.PE_2_8.FULLCONN_ALU0.out0
edge CGRA0.PE_2_8.FULLCONN_ALU0.in1 CGRA0.PE_2_8.FULLCONN_ALU0.out1
edge CGRA0.PE_2_8.FULLCONN_ALU0.in1 CGRA0.PE_2_8.FULLCONN_ALU0.out2
edge CGRA0.PE_2_8.FULLCONN_ALU0.in2 CGRA0.PE_2_8.FULLCONN_ALU0.out0
edge CGRA0.PE_2_8.FULLCONN_ALU0.in2 CGRA0.PE_2_8.FULLCONN_ALU0.out1
edge CGRA0.PE_2_8.FULLCONN_ALU0.in2 CGRA0.PE_2_8.FULLCONN_ALU0.out2
edge CGRA0.PE_2_8.FULLCONN_ALU0.in3 CGRA0.PE_2_8.FULLCONN_ALU0.out0
edge CGRA0.PE_2_8.FULLCONN_ALU0.in3 CGRA0.PE_2_8.FULLCONN_ALU0.out1
edge CGRA0.PE_2_8.FULLCONN_ALU0.in3 CGRA0.PE_2_8.FULLCONN_ALU0.out2
edge CGRA0.PE_2_8.FULLCONN_ALU0.out0 CGRA0.PE_2_8.ALU0.in0
edge CGRA0.PE_2_8.FULLCONN_ALU0.out1 CGRA0.PE_2_8.ALU0.in1
edge CGRA0.PE_2_8.FULLCONN_ALU0.out2 CGRA0.PE_2_8.ALU0.in2
edge CGRA0.PE_2_9.in0 CGRA0.PE_2_9.SW0.in0
edge CGRA0.PE_2_9.in1 CGRA0.PE_2_9.SW0.in1
edge CGRA0.PE_2_9.in2 CGRA0.PE_2_9.SW0.in2
edge CGRA0.PE_2_9.in3 CGRA0.PE_2_9.SW0.in3
edge CGRA0.PE_2_9.out0 CGRA0.PE_1_9.in0
edge CGRA0.PE_2_9.out0 CGRA0.mem_0.in8
edge CGRA0.PE_2_9.out0 CGRA0.mem_10.in8
edge CGRA0.PE_2_9.out1 CGRA0.mem_0.in9
edge CGRA0.PE_2_9.out1 CGRA0.mem_10.in9
edge CGRA0.PE_2_9.out2 CGRA0.PE_3_9.in2
edge CGRA0.PE_2_9.out2 CGRA0.mem_0.in10
edge CGRA0.PE_2_9.out2 CGRA0.mem_10.in10
edge CGRA0.PE_2_9.out3 CGRA0.PE_2_8.in3
edge CGRA0.PE_2_9.out3 CGRA0.mem_0.in11
edge CGRA0.PE_2_9.out3 CGRA0.mem_10.in11
edge CGRA0.PE_2_9.ALU0 CGRA0.PE_2_9.ALU0.out0
edge CGRA0.PE_2_9.ALU0.in0 CGRA0.PE_2_9.ALU0
edge CGRA0.PE_2_9.ALU0.in1 CGRA0.PE_2_9.ALU0
edge CGRA0.PE_2_9.ALU0.in2 CGRA0.PE_2_9.ALU0
edge CGRA0.PE_2_9.ALU0.out0 CGRA0.PE_2_9.SW0.in4
edge CGRA0.PE_2_9.CONST0 CGRA0.PE_2_9.CONST0.out0
edge CGRA0.PE_2_9.CONST0.in0 CGRA0.PE_2_9.CONST0
edge CGRA0.PE_2_9.CONST0.out0 CGRA0.PE_2_9.SW0.in5
edge CGRA0.PE_2_9.CONST0.out0 CGRA0.PE_2_9.FULLCONN_ALU0.in3
edge CGRA0.PE_2_9.REG0 CGRA0.PE_2_9.REG0.out0
edge CGRA0.PE_2_9.REG0.in0 CGRA0.PE_2_9.REG0
edge CGRA0.PE_2_9.REG0.in1 CGRA0.PE_2_9.REG0
edge CGRA0.PE_2_9.REG0.out0 CGRA0.PE_2_9.SW0.in5
edge CGRA0.PE_2_9.REG0.out0 CGRA0.PE_2_9.SW0.in6
edge CGRA0.PE_2_9.SW0.in0 CGRA0.PE_2_9.SW0.out0
edge CGRA0.PE_2_9.SW0.in0 CGRA0.PE_2_9.SW0.out1
edge CGRA0.PE_2_9.SW0.in0 CGRA0.PE_2_9.SW0.out2
edge CGRA0.PE_2_9.SW0.in0 CGRA0.PE_2_9.SW0.out3
edge CGRA0.PE_2_9.SW0.in0 CGRA0.PE_2_9.SW0.out4
edge CGRA0.PE_2_9.SW0.in0 CGRA0.PE_2_9.SW0.out5
edge CGRA0.PE_2_9.SW0.in0 CGRA0.PE_2_9.SW0.out6
edge CGRA0.PE_2_9.SW0.in0 CGRA0.PE_2_9.SW0.out7
edge CGRA0.PE_2_9.SW0.in0 CGRA0.PE_2_9.SW0.out8
edge CGRA0.PE_2_9.SW0.in0 CGRA0.PE_2_9.SW0.out0
edge CGRA0.PE_2_9.SW0.in0 CGRA0.PE_2_9.SW0.out1
edge CGRA0.PE_2_9.SW0.in0 CGRA0.PE_2_9.SW0.out2
edge CGRA0.PE_2_9.SW0.in0 CGRA0.PE_2_9.SW0.out3
edge CGRA0.PE_2_9.SW0.in1 CGRA0.PE_2_9.SW0.out0
edge CGRA0.PE_2_9.SW0.in1 CGRA0.PE_2_9.SW0.out1
edge CGRA0.PE_2_9.SW0.in1 CGRA0.PE_2_9.SW0.out2
edge CGRA0.PE_2_9.SW0.in1 CGRA0.PE_2_9.SW0.out3
edge CGRA0.PE_2_9.SW0.in1 CGRA0.PE_2_9.SW0.out4
edge CGRA0.PE_2_9.SW0.in1 CGRA0.PE_2_9.SW0.out5
edge CGRA0.PE_2_9.SW0.in1 CGRA0.PE_2_9.SW0.out6
edge CGRA0.PE_2_9.SW0.in1 CGRA0.PE_2_9.SW0.out7
edge CGRA0.PE_2_9.SW0.in1 CGRA0.PE_2_9.SW0.out8
edge CGRA0.PE_2_9.SW0.in1 CGRA0.PE_2_9.SW0.out0
edge CGRA0.PE_2_9.SW0.in1 CGRA0.PE_2_9.SW0.out1
edge CGRA0.PE_2_9.SW0.in1 CGRA0.PE_2_9.SW0.out2
edge CGRA0.PE_2_9.SW0.in1 CGRA0.PE_2_9.SW0.out3
edge CGRA0.PE_2_9.SW0.in2 CGRA0.PE_2_9.SW0.out0
edge CGRA0.PE_2_9.SW0.in2 CGRA0.PE_2_9.SW0.out1
edge CGRA0.PE_2_9.SW0.in2 CGRA0.PE_2_9.SW0.out2
edge CGRA0.PE_2_9.SW0.in2 CGRA0.PE_2_9.SW0.out3
edge CGRA0.PE_2_9.SW0.in2 CGRA0.PE_2_9.SW0.out4
edge CGRA0.PE_2_9.SW0.in2 CGRA0.PE_2_9.SW0.out5
edge CGRA0.PE_2_9.SW0.in2 CGRA0.PE_2_9.SW0.out6
edge CGRA0.PE_2_9.SW0.in2 CGRA0.PE_2_9.SW0.out7
edge CGRA0.PE_2_9.SW0.in2 CGRA0.PE_2_9.SW0.out8
edge CGRA0.PE_2_9.SW0.in2 CGRA0.PE_2_9.SW0.out0
edge CGRA0.PE_2_9.SW0.in2 CGRA0.PE_2_9.SW0.out1
edge CGRA0.PE_2_9.SW0.in2 CGRA0.PE_2_9.SW0.out2
edge CGRA0.PE_2_9.SW0.in2 CGRA0.PE_2_9.SW0.out3
edge CGRA0.PE_2_9.SW0.in3 CGRA0.PE_2_9.SW0.out0
edge CGRA0.PE_2_9.SW0.in3 CGRA0.PE_2_9.SW0.out1
edge CGRA0.PE_2_9.SW0.in3 CGRA0.PE_2_9.SW0.out2
edge CGRA0.PE_2_9.SW0.in3 CGRA0.PE_2_9.SW0.out3
edge CGRA0.PE_2_9.SW0.in3 CGRA0.PE_2_9.SW0.out4
edge CGRA0.PE_2_9.SW0.in3 CGRA0.PE_2_9.SW0.out5
edge CGRA0.PE_2_9.SW0.in3 CGRA0.PE_2_9.SW0.out6
edge CGRA0.PE_2_9.SW0.in3 CGRA0.PE_2_9.SW0.out7
edge CGRA0.PE_2_9.SW0.in3 CGRA0.PE_2_9.SW0.out8
edge CGRA0.PE_2_9.SW0.in3 CGRA0.PE_2_9.SW0.out0
edge CGRA0.PE_2_9.SW0.in3 CGRA0.PE_2_9.SW0.out1
edge CGRA0.PE_2_9.SW0.in3 CGRA0.PE_2_9.SW0.out2
edge CGRA0.PE_2_9.SW0.in3 CGRA0.PE_2_9.SW0.out3
edge CGRA0.PE_2_9.SW0.in4 CGRA0.PE_2_9.SW0.out0
edge CGRA0.PE_2_9.SW0.in4 CGRA0.PE_2_9.SW0.out1
edge CGRA0.PE_2_9.SW0.in4 CGRA0.PE_2_9.SW0.out2
edge CGRA0.PE_2_9.SW0.in4 CGRA0.PE_2_9.SW0.out3
edge CGRA0.PE_2_9.SW0.in4 CGRA0.PE_2_9.SW0.out4
edge CGRA0.PE_2_9.SW0.in4 CGRA0.PE_2_9.SW0.out5
edge CGRA0.PE_2_9.SW0.in4 CGRA0.PE_2_9.SW0.out6
edge CGRA0.PE_2_9.SW0.in4 CGRA0.PE_2_9.SW0.out7
edge CGRA0.PE_2_9.SW0.in4 CGRA0.PE_2_9.SW0.out8
edge CGRA0.PE_2_9.SW0.in5 CGRA0.PE_2_9.SW0.out0
edge CGRA0.PE_2_9.SW0.in5 CGRA0.PE_2_9.SW0.out1
edge CGRA0.PE_2_9.SW0.in5 CGRA0.PE_2_9.SW0.out2
edge CGRA0.PE_2_9.SW0.in5 CGRA0.PE_2_9.SW0.out3
edge CGRA0.PE_2_9.SW0.in5 CGRA0.PE_2_9.SW0.out4
edge CGRA0.PE_2_9.SW0.in5 CGRA0.PE_2_9.SW0.out5
edge CGRA0.PE_2_9.SW0.in5 CGRA0.PE_2_9.SW0.out6
edge CGRA0.PE_2_9.SW0.in5 CGRA0.PE_2_9.SW0.out7
edge CGRA0.PE_2_9.SW0.in5 CGRA0.PE_2_9.SW0.out8
edge CGRA0.PE_2_9.SW0.in6 CGRA0.PE_2_9.SW0.out0
edge CGRA0.PE_2_9.SW0.in6 CGRA0.PE_2_9.SW0.out1
edge CGRA0.PE_2_9.SW0.in6 CGRA0.PE_2_9.SW0.out2
edge CGRA0.PE_2_9.SW0.in6 CGRA0.PE_2_9.SW0.out3
edge CGRA0.PE_2_9.SW0.in6 CGRA0.PE_2_9.SW0.out4
edge CGRA0.PE_2_9.SW0.in6 CGRA0.PE_2_9.SW0.out5
edge CGRA0.PE_2_9.SW0.in6 CGRA0.PE_2_9.SW0.out6
edge CGRA0.PE_2_9.SW0.in6 CGRA0.PE_2_9.SW0.out7
edge CGRA0.PE_2_9.SW0.in6 CGRA0.PE_2_9.SW0.out8
edge CGRA0.PE_2_9.SW0.out0 CGRA0.PE_2_9.out0
edge CGRA0.PE_2_9.SW0.out1 CGRA0.PE_2_9.out1
edge CGRA0.PE_2_9.SW0.out2 CGRA0.PE_2_9.out2
edge CGRA0.PE_2_9.SW0.out3 CGRA0.PE_2_9.out3
edge CGRA0.PE_2_9.SW0.out4 CGRA0.PE_2_9.FULLCONN_ALU0.in0
edge CGRA0.PE_2_9.SW0.out5 CGRA0.PE_2_9.FULLCONN_ALU0.in1
edge CGRA0.PE_2_9.SW0.out5 CGRA0.PE_2_9.REG0.in0
edge CGRA0.PE_2_9.SW0.out6 CGRA0.PE_2_9.FULLCONN_ALU0.in2
edge CGRA0.PE_2_9.SW0.out6 CGRA0.PE_2_9.REG0.in1
edge CGRA0.PE_2_9.SW0.out7 CGRA0.PE_2_9.REG0.in0
edge CGRA0.PE_2_9.SW0.out8 CGRA0.PE_2_9.REG0.in1
edge CGRA0.PE_2_9.FULLCONN_ALU0.in0 CGRA0.PE_2_9.FULLCONN_ALU0.out0
edge CGRA0.PE_2_9.FULLCONN_ALU0.in0 CGRA0.PE_2_9.FULLCONN_ALU0.out1
edge CGRA0.PE_2_9.FULLCONN_ALU0.in0 CGRA0.PE_2_9.FULLCONN_ALU0.out2
edge CGRA0.PE_2_9.FULLCONN_ALU0.in1 CGRA0.PE_2_9.FULLCONN_ALU0.out0
edge CGRA0.PE_2_9.FULLCONN_ALU0.in1 CGRA0.PE_2_9.FULLCONN_ALU0.out1
edge CGRA0.PE_2_9.FULLCONN_ALU0.in1 CGRA0.PE_2_9.FULLCONN_ALU0.out2
edge CGRA0.PE_2_9.FULLCONN_ALU0.in2 CGRA0.PE_2_9.FULLCONN_ALU0.out0
edge CGRA0.PE_2_9.FULLCONN_ALU0.in2 CGRA0.PE_2_9.FULLCONN_ALU0.out1
edge CGRA0.PE_2_9.FULLCONN_ALU0.in2 CGRA0.PE_2_9.FULLCONN_ALU0.out2
edge CGRA0.PE_2_9.FULLCONN_ALU0.in3 CGRA0.PE_2_9.FULLCONN_ALU0.out0
edge CGRA0.PE_2_9.FULLCONN_ALU0.in3 CGRA0.PE_2_9.FULLCONN_ALU0.out1
edge CGRA0.PE_2_9.FULLCONN_ALU0.in3 CGRA0.PE_2_9.FULLCONN_ALU0.out2
edge CGRA0.PE_2_9.FULLCONN_ALU0.out0 CGRA0.PE_2_9.ALU0.in0
edge CGRA0.PE_2_9.FULLCONN_ALU0.out1 CGRA0.PE_2_9.ALU0.in1
edge CGRA0.PE_2_9.FULLCONN_ALU0.out2 CGRA0.PE_2_9.ALU0.in2
edge CGRA0.PE_3_0.in0 CGRA0.PE_3_0.SW0.in0
edge CGRA0.PE_3_0.in1 CGRA0.PE_3_0.SW0.in1
edge CGRA0.PE_3_0.in2 CGRA0.PE_3_0.SW0.in2
edge CGRA0.PE_3_0.in3 CGRA0.PE_3_0.SW0.in3
edge CGRA0.PE_3_0.out0 CGRA0.PE_2_0.in0
edge CGRA0.PE_3_0.out0 CGRA0.mem_0.in12
edge CGRA0.PE_3_0.out0 CGRA0.mem_10.in12
edge CGRA0.PE_3_0.out1 CGRA0.PE_3_1.in1
edge CGRA0.PE_3_0.out1 CGRA0.mem_0.in13
edge CGRA0.PE_3_0.out1 CGRA0.mem_10.in13
edge CGRA0.PE_3_0.out2 CGRA0.PE_4_0.in2
edge CGRA0.PE_3_0.out2 CGRA0.mem_0.in14
edge CGRA0.PE_3_0.out2 CGRA0.mem_10.in14
edge CGRA0.PE_3_0.out3 CGRA0.mem_0.in15
edge CGRA0.PE_3_0.out3 CGRA0.mem_10.in15
edge CGRA0.PE_3_0.ALU0 CGRA0.PE_3_0.ALU0.out0
edge CGRA0.PE_3_0.ALU0.in0 CGRA0.PE_3_0.ALU0
edge CGRA0.PE_3_0.ALU0.in1 CGRA0.PE_3_0.ALU0
edge CGRA0.PE_3_0.ALU0.in2 CGRA0.PE_3_0.ALU0
edge CGRA0.PE_3_0.ALU0.out0 CGRA0.PE_3_0.SW0.in4
edge CGRA0.PE_3_0.CONST0 CGRA0.PE_3_0.CONST0.out0
edge CGRA0.PE_3_0.CONST0.in0 CGRA0.PE_3_0.CONST0
edge CGRA0.PE_3_0.CONST0.out0 CGRA0.PE_3_0.SW0.in5
edge CGRA0.PE_3_0.CONST0.out0 CGRA0.PE_3_0.FULLCONN_ALU0.in3
edge CGRA0.PE_3_0.REG0 CGRA0.PE_3_0.REG0.out0
edge CGRA0.PE_3_0.REG0.in0 CGRA0.PE_3_0.REG0
edge CGRA0.PE_3_0.REG0.in1 CGRA0.PE_3_0.REG0
edge CGRA0.PE_3_0.REG0.out0 CGRA0.PE_3_0.SW0.in5
edge CGRA0.PE_3_0.REG0.out0 CGRA0.PE_3_0.SW0.in6
edge CGRA0.PE_3_0.SW0.in0 CGRA0.PE_3_0.SW0.out0
edge CGRA0.PE_3_0.SW0.in0 CGRA0.PE_3_0.SW0.out1
edge CGRA0.PE_3_0.SW0.in0 CGRA0.PE_3_0.SW0.out2
edge CGRA0.PE_3_0.SW0.in0 CGRA0.PE_3_0.SW0.out3
edge CGRA0.PE_3_0.SW0.in0 CGRA0.PE_3_0.SW0.out4
edge CGRA0.PE_3_0.SW0.in0 CGRA0.PE_3_0.SW0.out5
edge CGRA0.PE_3_0.SW0.in0 CGRA0.PE_3_0.SW0.out6
edge CGRA0.PE_3_0.SW0.in0 CGRA0.PE_3_0.SW0.out7
edge CGRA0.PE_3_0.SW0.in0 CGRA0.PE_3_0.SW0.out8
edge CGRA0.PE_3_0.SW0.in0 CGRA0.PE_3_0.SW0.out0
edge CGRA0.PE_3_0.SW0.in0 CGRA0.PE_3_0.SW0.out1
edge CGRA0.PE_3_0.SW0.in0 CGRA0.PE_3_0.SW0.out2
edge CGRA0.PE_3_0.SW0.in0 CGRA0.PE_3_0.SW0.out3
edge CGRA0.PE_3_0.SW0.in1 CGRA0.PE_3_0.SW0.out0
edge CGRA0.PE_3_0.SW0.in1 CGRA0.PE_3_0.SW0.out1
edge CGRA0.PE_3_0.SW0.in1 CGRA0.PE_3_0.SW0.out2
edge CGRA0.PE_3_0.SW0.in1 CGRA0.PE_3_0.SW0.out3
edge CGRA0.PE_3_0.SW0.in1 CGRA0.PE_3_0.SW0.out4
edge CGRA0.PE_3_0.SW0.in1 CGRA0.PE_3_0.SW0.out5
edge CGRA0.PE_3_0.SW0.in1 CGRA0.PE_3_0.SW0.out6
edge CGRA0.PE_3_0.SW0.in1 CGRA0.PE_3_0.SW0.out7
edge CGRA0.PE_3_0.SW0.in1 CGRA0.PE_3_0.SW0.out8
edge CGRA0.PE_3_0.SW0.in1 CGRA0.PE_3_0.SW0.out0
edge CGRA0.PE_3_0.SW0.in1 CGRA0.PE_3_0.SW0.out1
edge CGRA0.PE_3_0.SW0.in1 CGRA0.PE_3_0.SW0.out2
edge CGRA0.PE_3_0.SW0.in1 CGRA0.PE_3_0.SW0.out3
edge CGRA0.PE_3_0.SW0.in2 CGRA0.PE_3_0.SW0.out0
edge CGRA0.PE_3_0.SW0.in2 CGRA0.PE_3_0.SW0.out1
edge CGRA0.PE_3_0.SW0.in2 CGRA0.PE_3_0.SW0.out2
edge CGRA0.PE_3_0.SW0.in2 CGRA0.PE_3_0.SW0.out3
edge CGRA0.PE_3_0.SW0.in2 CGRA0.PE_3_0.SW0.out4
edge CGRA0.PE_3_0.SW0.in2 CGRA0.PE_3_0.SW0.out5
edge CGRA0.PE_3_0.SW0.in2 CGRA0.PE_3_0.SW0.out6
edge CGRA0.PE_3_0.SW0.in2 CGRA0.PE_3_0.SW0.out7
edge CGRA0.PE_3_0.SW0.in2 CGRA0.PE_3_0.SW0.out8
edge CGRA0.PE_3_0.SW0.in2 CGRA0.PE_3_0.SW0.out0
edge CGRA0.PE_3_0.SW0.in2 CGRA0.PE_3_0.SW0.out1
edge CGRA0.PE_3_0.SW0.in2 CGRA0.PE_3_0.SW0.out2
edge CGRA0.PE_3_0.SW0.in2 CGRA0.PE_3_0.SW0.out3
edge CGRA0.PE_3_0.SW0.in3 CGRA0.PE_3_0.SW0.out0
edge CGRA0.PE_3_0.SW0.in3 CGRA0.PE_3_0.SW0.out1
edge CGRA0.PE_3_0.SW0.in3 CGRA0.PE_3_0.SW0.out2
edge CGRA0.PE_3_0.SW0.in3 CGRA0.PE_3_0.SW0.out3
edge CGRA0.PE_3_0.SW0.in3 CGRA0.PE_3_0.SW0.out4
edge CGRA0.PE_3_0.SW0.in3 CGRA0.PE_3_0.SW0.out5
edge CGRA0.PE_3_0.SW0.in3 CGRA0.PE_3_0.SW0.out6
edge CGRA0.PE_3_0.SW0.in3 CGRA0.PE_3_0.SW0.out7
edge CGRA0.PE_3_0.SW0.in3 CGRA0.PE_3_0.SW0.out8
edge CGRA0.PE_3_0.SW0.in3 CGRA0.PE_3_0.SW0.out0
edge CGRA0.PE_3_0.SW0.in3 CGRA0.PE_3_0.SW0.out1
edge CGRA0.PE_3_0.SW0.in3 CGRA0.PE_3_0.SW0.out2
edge CGRA0.PE_3_0.SW0.in3 CGRA0.PE_3_0.SW0.out3
edge CGRA0.PE_3_0.SW0.in4 CGRA0.PE_3_0.SW0.out0
edge CGRA0.PE_3_0.SW0.in4 CGRA0.PE_3_0.SW0.out1
edge CGRA0.PE_3_0.SW0.in4 CGRA0.PE_3_0.SW0.out2
edge CGRA0.PE_3_0.SW0.in4 CGRA0.PE_3_0.SW0.out3
edge CGRA0.PE_3_0.SW0.in4 CGRA0.PE_3_0.SW0.out4
edge CGRA0.PE_3_0.SW0.in4 CGRA0.PE_3_0.SW0.out5
edge CGRA0.PE_3_0.SW0.in4 CGRA0.PE_3_0.SW0.out6
edge CGRA0.PE_3_0.SW0.in4 CGRA0.PE_3_0.SW0.out7
edge CGRA0.PE_3_0.SW0.in4 CGRA0.PE_3_0.SW0.out8
edge CGRA0.PE_3_0.SW0.in5 CGRA0.PE_3_0.SW0.out0
edge CGRA0.PE_3_0.SW0.in5 CGRA0.PE_3_0.SW0.out1
edge CGRA0.PE_3_0.SW0.in5 CGRA0.PE_3_0.SW0.out2
edge CGRA0.PE_3_0.SW0.in5 CGRA0.PE_3_0.SW0.out3
edge CGRA0.PE_3_0.SW0.in5 CGRA0.PE_3_0.SW0.out4
edge CGRA0.PE_3_0.SW0.in5 CGRA0.PE_3_0.SW0.out5
edge CGRA0.PE_3_0.SW0.in5 CGRA0.PE_3_0.SW0.out6
edge CGRA0.PE_3_0.SW0.in5 CGRA0.PE_3_0.SW0.out7
edge CGRA0.PE_3_0.SW0.in5 CGRA0.PE_3_0.SW0.out8
edge CGRA0.PE_3_0.SW0.in6 CGRA0.PE_3_0.SW0.out0
edge CGRA0.PE_3_0.SW0.in6 CGRA0.PE_3_0.SW0.out1
edge CGRA0.PE_3_0.SW0.in6 CGRA0.PE_3_0.SW0.out2
edge CGRA0.PE_3_0.SW0.in6 CGRA0.PE_3_0.SW0.out3
edge CGRA0.PE_3_0.SW0.in6 CGRA0.PE_3_0.SW0.out4
edge CGRA0.PE_3_0.SW0.in6 CGRA0.PE_3_0.SW0.out5
edge CGRA0.PE_3_0.SW0.in6 CGRA0.PE_3_0.SW0.out6
edge CGRA0.PE_3_0.SW0.in6 CGRA0.PE_3_0.SW0.out7
edge CGRA0.PE_3_0.SW0.in6 CGRA0.PE_3_0.SW0.out8
edge CGRA0.PE_3_0.SW0.out0 CGRA0.PE_3_0.out0
edge CGRA0.PE_3_0.SW0.out1 CGRA0.PE_3_0.out1
edge CGRA0.PE_3_0.SW0.out2 CGRA0.PE_3_0.out2
edge CGRA0.PE_3_0.SW0.out3 CGRA0.PE_3_0.out3
edge CGRA0.PE_3_0.SW0.out4 CGRA0.PE_3_0.FULLCONN_ALU0.in0
edge CGRA0.PE_3_0.SW0.out5 CGRA0.PE_3_0.FULLCONN_ALU0.in1
edge CGRA0.PE_3_0.SW0.out5 CGRA0.PE_3_0.REG0.in0
edge CGRA0.PE_3_0.SW0.out6 CGRA0.PE_3_0.FULLCONN_ALU0.in2
edge CGRA0.PE_3_0.SW0.out6 CGRA0.PE_3_0.REG0.in1
edge CGRA0.PE_3_0.SW0.out7 CGRA0.PE_3_0.REG0.in0
edge CGRA0.PE_3_0.SW0.out8 CGRA0.PE_3_0.REG0.in1
edge CGRA0.PE_3_0.FULLCONN_ALU0.in0 CGRA0.PE_3_0.FULLCONN_ALU0.out0
edge CGRA0.PE_3_0.FULLCONN_ALU0.in0 CGRA0.PE_3_0.FULLCONN_ALU0.out1
edge CGRA0.PE_3_0.FULLCONN_ALU0.in0 CGRA0.PE_3_0.FULLCONN_ALU0.out2
edge CGRA0.PE_3_0.FULLCONN_ALU0.in1 CGRA0.PE_3_0.FULLCONN_ALU0.out0
edge CGRA0.PE_3_0.FULLCONN_ALU0.in1 CGRA0.PE_3_0.FULLCONN_ALU0.out1
edge CGRA0.PE_3_0.FULLCONN_ALU0.in1 CGRA0.PE_3_0.FULLCONN_ALU0.out2
edge CGRA0.PE_3_0.FULLCONN_ALU0.in2 CGRA0.PE_3_0.FULLCONN_ALU0.out0
edge CGRA0.PE_3_0.FULLCONN_ALU0.in2 CGRA0.PE_3_0.FULLCONN_ALU0.out1
edge CGRA0.PE_3_0.FULLCONN_ALU0.in2 CGRA0.PE_3_0.FULLCONN_ALU0.out2
edge CGRA0.PE_3_0.FULLCONN_ALU0.in3 CGRA0.PE_3_0.FULLCONN_ALU0.out0
edge CGRA0.PE_3_0.FULLCONN_ALU0.in3 CGRA0.PE_3_0.FULLCONN_ALU0.out1
edge CGRA0.PE_3_0.FULLCONN_ALU0.in3 CGRA0.PE_3_0.FULLCONN_ALU0.out2
edge CGRA0.PE_3_0.FULLCONN_ALU0.out0 CGRA0.PE_3_0.ALU0.in0
edge CGRA0.PE_3_0.FULLCONN_ALU0.out1 CGRA0.PE_3_0.ALU0.in1
edge CGRA0.PE_3_0.FULLCONN_ALU0.out2 CGRA0.PE_3_0.ALU0.in2
edge CGRA0.PE_3_1.in0 CGRA0.PE_3_1.SW0.in0
edge CGRA0.PE_3_1.in1 CGRA0.PE_3_1.SW0.in1
edge CGRA0.PE_3_1.in2 CGRA0.PE_3_1.SW0.in2
edge CGRA0.PE_3_1.in3 CGRA0.PE_3_1.SW0.in3
edge CGRA0.PE_3_1.out0 CGRA0.PE_2_1.in0
edge CGRA0.PE_3_1.out0 CGRA0.mem_0.in12
edge CGRA0.PE_3_1.out0 CGRA0.mem_10.in12
edge CGRA0.PE_3_1.out1 CGRA0.PE_3_2.in1
edge CGRA0.PE_3_1.out1 CGRA0.mem_0.in13
edge CGRA0.PE_3_1.out1 CGRA0.mem_10.in13
edge CGRA0.PE_3_1.out2 CGRA0.PE_4_1.in2
edge CGRA0.PE_3_1.out2 CGRA0.mem_0.in14
edge CGRA0.PE_3_1.out2 CGRA0.mem_10.in14
edge CGRA0.PE_3_1.out3 CGRA0.PE_3_0.in3
edge CGRA0.PE_3_1.out3 CGRA0.mem_0.in15
edge CGRA0.PE_3_1.out3 CGRA0.mem_10.in15
edge CGRA0.PE_3_1.ALU0 CGRA0.PE_3_1.ALU0.out0
edge CGRA0.PE_3_1.ALU0.in0 CGRA0.PE_3_1.ALU0
edge CGRA0.PE_3_1.ALU0.in1 CGRA0.PE_3_1.ALU0
edge CGRA0.PE_3_1.ALU0.in2 CGRA0.PE_3_1.ALU0
edge CGRA0.PE_3_1.ALU0.out0 CGRA0.PE_3_1.SW0.in4
edge CGRA0.PE_3_1.CONST0 CGRA0.PE_3_1.CONST0.out0
edge CGRA0.PE_3_1.CONST0.in0 CGRA0.PE_3_1.CONST0
edge CGRA0.PE_3_1.CONST0.out0 CGRA0.PE_3_1.SW0.in5
edge CGRA0.PE_3_1.CONST0.out0 CGRA0.PE_3_1.FULLCONN_ALU0.in3
edge CGRA0.PE_3_1.REG0 CGRA0.PE_3_1.REG0.out0
edge CGRA0.PE_3_1.REG0.in0 CGRA0.PE_3_1.REG0
edge CGRA0.PE_3_1.REG0.in1 CGRA0.PE_3_1.REG0
edge CGRA0.PE_3_1.REG0.out0 CGRA0.PE_3_1.SW0.in5
edge CGRA0.PE_3_1.REG0.out0 CGRA0.PE_3_1.SW0.in6
edge CGRA0.PE_3_1.SW0.in0 CGRA0.PE_3_1.SW0.out0
edge CGRA0.PE_3_1.SW0.in0 CGRA0.PE_3_1.SW0.out1
edge CGRA0.PE_3_1.SW0.in0 CGRA0.PE_3_1.SW0.out2
edge CGRA0.PE_3_1.SW0.in0 CGRA0.PE_3_1.SW0.out3
edge CGRA0.PE_3_1.SW0.in0 CGRA0.PE_3_1.SW0.out4
edge CGRA0.PE_3_1.SW0.in0 CGRA0.PE_3_1.SW0.out5
edge CGRA0.PE_3_1.SW0.in0 CGRA0.PE_3_1.SW0.out6
edge CGRA0.PE_3_1.SW0.in0 CGRA0.PE_3_1.SW0.out7
edge CGRA0.PE_3_1.SW0.in0 CGRA0.PE_3_1.SW0.out8
edge CGRA0.PE_3_1.SW0.in0 CGRA0.PE_3_1.SW0.out0
edge CGRA0.PE_3_1.SW0.in0 CGRA0.PE_3_1.SW0.out1
edge CGRA0.PE_3_1.SW0.in0 CGRA0.PE_3_1.SW0.out2
edge CGRA0.PE_3_1.SW0.in0 CGRA0.PE_3_1.SW0.out3
edge CGRA0.PE_3_1.SW0.in1 CGRA0.PE_3_1.SW0.out0
edge CGRA0.PE_3_1.SW0.in1 CGRA0.PE_3_1.SW0.out1
edge CGRA0.PE_3_1.SW0.in1 CGRA0.PE_3_1.SW0.out2
edge CGRA0.PE_3_1.SW0.in1 CGRA0.PE_3_1.SW0.out3
edge CGRA0.PE_3_1.SW0.in1 CGRA0.PE_3_1.SW0.out4
edge CGRA0.PE_3_1.SW0.in1 CGRA0.PE_3_1.SW0.out5
edge CGRA0.PE_3_1.SW0.in1 CGRA0.PE_3_1.SW0.out6
edge CGRA0.PE_3_1.SW0.in1 CGRA0.PE_3_1.SW0.out7
edge CGRA0.PE_3_1.SW0.in1 CGRA0.PE_3_1.SW0.out8
edge CGRA0.PE_3_1.SW0.in1 CGRA0.PE_3_1.SW0.out0
edge CGRA0.PE_3_1.SW0.in1 CGRA0.PE_3_1.SW0.out1
edge CGRA0.PE_3_1.SW0.in1 CGRA0.PE_3_1.SW0.out2
edge CGRA0.PE_3_1.SW0.in1 CGRA0.PE_3_1.SW0.out3
edge CGRA0.PE_3_1.SW0.in2 CGRA0.PE_3_1.SW0.out0
edge CGRA0.PE_3_1.SW0.in2 CGRA0.PE_3_1.SW0.out1
edge CGRA0.PE_3_1.SW0.in2 CGRA0.PE_3_1.SW0.out2
edge CGRA0.PE_3_1.SW0.in2 CGRA0.PE_3_1.SW0.out3
edge CGRA0.PE_3_1.SW0.in2 CGRA0.PE_3_1.SW0.out4
edge CGRA0.PE_3_1.SW0.in2 CGRA0.PE_3_1.SW0.out5
edge CGRA0.PE_3_1.SW0.in2 CGRA0.PE_3_1.SW0.out6
edge CGRA0.PE_3_1.SW0.in2 CGRA0.PE_3_1.SW0.out7
edge CGRA0.PE_3_1.SW0.in2 CGRA0.PE_3_1.SW0.out8
edge CGRA0.PE_3_1.SW0.in2 CGRA0.PE_3_1.SW0.out0
edge CGRA0.PE_3_1.SW0.in2 CGRA0.PE_3_1.SW0.out1
edge CGRA0.PE_3_1.SW0.in2 CGRA0.PE_3_1.SW0.out2
edge CGRA0.PE_3_1.SW0.in2 CGRA0.PE_3_1.SW0.out3
edge CGRA0.PE_3_1.SW0.in3 CGRA0.PE_3_1.SW0.out0
edge CGRA0.PE_3_1.SW0.in3 CGRA0.PE_3_1.SW0.out1
edge CGRA0.PE_3_1.SW0.in3 CGRA0.PE_3_1.SW0.out2
edge CGRA0.PE_3_1.SW0.in3 CGRA0.PE_3_1.SW0.out3
edge CGRA0.PE_3_1.SW0.in3 CGRA0.PE_3_1.SW0.out4
edge CGRA0.PE_3_1.SW0.in3 CGRA0.PE_3_1.SW0.out5
edge CGRA0.PE_3_1.SW0.in3 CGRA0.PE_3_1.SW0.out6
edge CGRA0.PE_3_1.SW0.in3 CGRA0.PE_3_1.SW0.out7
edge CGRA0.PE_3_1.SW0.in3 CGRA0.PE_3_1.SW0.out8
edge CGRA0.PE_3_1.SW0.in3 CGRA0.PE_3_1.SW0.out0
edge CGRA0.PE_3_1.SW0.in3 CGRA0.PE_3_1.SW0.out1
edge CGRA0.PE_3_1.SW0.in3 CGRA0.PE_3_1.SW0.out2
edge CGRA0.PE_3_1.SW0.in3 CGRA0.PE_3_1.SW0.out3
edge CGRA0.PE_3_1.SW0.in4 CGRA0.PE_3_1.SW0.out0
edge CGRA0.PE_3_1.SW0.in4 CGRA0.PE_3_1.SW0.out1
edge CGRA0.PE_3_1.SW0.in4 CGRA0.PE_3_1.SW0.out2
edge CGRA0.PE_3_1.SW0.in4 CGRA0.PE_3_1.SW0.out3
edge CGRA0.PE_3_1.SW0.in4 CGRA0.PE_3_1.SW0.out4
edge CGRA0.PE_3_1.SW0.in4 CGRA0.PE_3_1.SW0.out5
edge CGRA0.PE_3_1.SW0.in4 CGRA0.PE_3_1.SW0.out6
edge CGRA0.PE_3_1.SW0.in4 CGRA0.PE_3_1.SW0.out7
edge CGRA0.PE_3_1.SW0.in4 CGRA0.PE_3_1.SW0.out8
edge CGRA0.PE_3_1.SW0.in5 CGRA0.PE_3_1.SW0.out0
edge CGRA0.PE_3_1.SW0.in5 CGRA0.PE_3_1.SW0.out1
edge CGRA0.PE_3_1.SW0.in5 CGRA0.PE_3_1.SW0.out2
edge CGRA0.PE_3_1.SW0.in5 CGRA0.PE_3_1.SW0.out3
edge CGRA0.PE_3_1.SW0.in5 CGRA0.PE_3_1.SW0.out4
edge CGRA0.PE_3_1.SW0.in5 CGRA0.PE_3_1.SW0.out5
edge CGRA0.PE_3_1.SW0.in5 CGRA0.PE_3_1.SW0.out6
edge CGRA0.PE_3_1.SW0.in5 CGRA0.PE_3_1.SW0.out7
edge CGRA0.PE_3_1.SW0.in5 CGRA0.PE_3_1.SW0.out8
edge CGRA0.PE_3_1.SW0.in6 CGRA0.PE_3_1.SW0.out0
edge CGRA0.PE_3_1.SW0.in6 CGRA0.PE_3_1.SW0.out1
edge CGRA0.PE_3_1.SW0.in6 CGRA0.PE_3_1.SW0.out2
edge CGRA0.PE_3_1.SW0.in6 CGRA0.PE_3_1.SW0.out3
edge CGRA0.PE_3_1.SW0.in6 CGRA0.PE_3_1.SW0.out4
edge CGRA0.PE_3_1.SW0.in6 CGRA0.PE_3_1.SW0.out5
edge CGRA0.PE_3_1.SW0.in6 CGRA0.PE_3_1.SW0.out6
edge CGRA0.PE_3_1.SW0.in6 CGRA0.PE_3_1.SW0.out7
edge CGRA0.PE_3_1.SW0.in6 CGRA0.PE_3_1.SW0.out8
edge CGRA0.PE_3_1.SW0.out0 CGRA0.PE_3_1.out0
edge CGRA0.PE_3_1.SW0.out1 CGRA0.PE_3_1.out1
edge CGRA0.PE_3_1.SW0.out2 CGRA0.PE_3_1.out2
edge CGRA0.PE_3_1.SW0.out3 CGRA0.PE_3_1.out3
edge CGRA0.PE_3_1.SW0.out4 CGRA0.PE_3_1.FULLCONN_ALU0.in0
edge CGRA0.PE_3_1.SW0.out5 CGRA0.PE_3_1.FULLCONN_ALU0.in1
edge CGRA0.PE_3_1.SW0.out5 CGRA0.PE_3_1.REG0.in0
edge CGRA0.PE_3_1.SW0.out6 CGRA0.PE_3_1.FULLCONN_ALU0.in2
edge CGRA0.PE_3_1.SW0.out6 CGRA0.PE_3_1.REG0.in1
edge CGRA0.PE_3_1.SW0.out7 CGRA0.PE_3_1.REG0.in0
edge CGRA0.PE_3_1.SW0.out8 CGRA0.PE_3_1.REG0.in1
edge CGRA0.PE_3_1.FULLCONN_ALU0.in0 CGRA0.PE_3_1.FULLCONN_ALU0.out0
edge CGRA0.PE_3_1.FULLCONN_ALU0.in0 CGRA0.PE_3_1.FULLCONN_ALU0.out1
edge CGRA0.PE_3_1.FULLCONN_ALU0.in0 CGRA0.PE_3_1.FULLCONN_ALU0.out2
edge CGRA0.PE_3_1.FULLCONN_ALU0.in1 CGRA0.PE_3_1.FULLCONN_ALU0.out0
edge CGRA0.PE_3_1.FULLCONN_ALU0.in1 CGRA0.PE_3_1.FULLCONN_ALU0.out1
edge CGRA0.PE_3_1.FULLCONN_ALU0.in1 CGRA0.PE_3_1.FULLCONN_ALU0.out2
edge CGRA0.PE_3_1.FULLCONN_ALU0.in2 CGRA0.PE_3_1.FULLCONN_ALU0.out0
edge CGRA0.PE_3_1.FULLCONN_ALU0.in2 CGRA0.PE_3_1.FULLCONN_ALU0.out1
edge CGRA0.PE_3_1.FULLCONN_ALU0.in2 CGRA0.PE_3_1.FULLCONN_ALU0.out2
edge CGRA0.PE_3_1.FULLCONN_ALU0.in3 CGRA0.PE_3_1.FULLCONN_ALU0.out0
edge CGRA0.PE_3_1.FULLCONN_ALU0.in3 CGRA0.PE_3_1.FULLCONN_ALU0.out1
edge CGRA0.PE_3_1.FULLCONN_ALU0.in3 CGRA0.PE_3_1.FULLCONN_ALU0.out2
edge CGRA0.PE_3_1.FULLCONN_ALU0.out0 CGRA0.PE_3_1.ALU0.in0
edge CGRA0.PE_3_1.FULLCONN_ALU0.out1 CGRA0.PE_3_1.ALU0.in1
edge CGRA0.PE_3_1.FULLCONN_ALU0.out2 CGRA0.PE_3_1.ALU0.in2
edge CGRA0.PE_3_2.in0 CGRA0.PE_3_2.SW0.in0
edge CGRA0.PE_3_2.in1 CGRA0.PE_3_2.SW0.in1
edge CGRA0.PE_3_2.in2 CGRA0.PE_3_2.SW0.in2
edge CGRA0.PE_3_2.in3 CGRA0.PE_3_2.SW0.in3
edge CGRA0.PE_3_2.out0 CGRA0.PE_2_2.in0
edge CGRA0.PE_3_2.out0 CGRA0.mem_0.in12
edge CGRA0.PE_3_2.out0 CGRA0.mem_10.in12
edge CGRA0.PE_3_2.out1 CGRA0.PE_3_3.in1
edge CGRA0.PE_3_2.out1 CGRA0.mem_0.in13
edge CGRA0.PE_3_2.out1 CGRA0.mem_10.in13
edge CGRA0.PE_3_2.out2 CGRA0.PE_4_2.in2
edge CGRA0.PE_3_2.out2 CGRA0.mem_0.in14
edge CGRA0.PE_3_2.out2 CGRA0.mem_10.in14
edge CGRA0.PE_3_2.out3 CGRA0.PE_3_1.in3
edge CGRA0.PE_3_2.out3 CGRA0.mem_0.in15
edge CGRA0.PE_3_2.out3 CGRA0.mem_10.in15
edge CGRA0.PE_3_2.ALU0 CGRA0.PE_3_2.ALU0.out0
edge CGRA0.PE_3_2.ALU0.in0 CGRA0.PE_3_2.ALU0
edge CGRA0.PE_3_2.ALU0.in1 CGRA0.PE_3_2.ALU0
edge CGRA0.PE_3_2.ALU0.in2 CGRA0.PE_3_2.ALU0
edge CGRA0.PE_3_2.ALU0.out0 CGRA0.PE_3_2.SW0.in4
edge CGRA0.PE_3_2.CONST0 CGRA0.PE_3_2.CONST0.out0
edge CGRA0.PE_3_2.CONST0.in0 CGRA0.PE_3_2.CONST0
edge CGRA0.PE_3_2.CONST0.out0 CGRA0.PE_3_2.SW0.in5
edge CGRA0.PE_3_2.CONST0.out0 CGRA0.PE_3_2.FULLCONN_ALU0.in3
edge CGRA0.PE_3_2.REG0 CGRA0.PE_3_2.REG0.out0
edge CGRA0.PE_3_2.REG0.in0 CGRA0.PE_3_2.REG0
edge CGRA0.PE_3_2.REG0.in1 CGRA0.PE_3_2.REG0
edge CGRA0.PE_3_2.REG0.out0 CGRA0.PE_3_2.SW0.in5
edge CGRA0.PE_3_2.REG0.out0 CGRA0.PE_3_2.SW0.in6
edge CGRA0.PE_3_2.SW0.in0 CGRA0.PE_3_2.SW0.out0
edge CGRA0.PE_3_2.SW0.in0 CGRA0.PE_3_2.SW0.out1
edge CGRA0.PE_3_2.SW0.in0 CGRA0.PE_3_2.SW0.out2
edge CGRA0.PE_3_2.SW0.in0 CGRA0.PE_3_2.SW0.out3
edge CGRA0.PE_3_2.SW0.in0 CGRA0.PE_3_2.SW0.out4
edge CGRA0.PE_3_2.SW0.in0 CGRA0.PE_3_2.SW0.out5
edge CGRA0.PE_3_2.SW0.in0 CGRA0.PE_3_2.SW0.out6
edge CGRA0.PE_3_2.SW0.in0 CGRA0.PE_3_2.SW0.out7
edge CGRA0.PE_3_2.SW0.in0 CGRA0.PE_3_2.SW0.out8
edge CGRA0.PE_3_2.SW0.in0 CGRA0.PE_3_2.SW0.out0
edge CGRA0.PE_3_2.SW0.in0 CGRA0.PE_3_2.SW0.out1
edge CGRA0.PE_3_2.SW0.in0 CGRA0.PE_3_2.SW0.out2
edge CGRA0.PE_3_2.SW0.in0 CGRA0.PE_3_2.SW0.out3
edge CGRA0.PE_3_2.SW0.in1 CGRA0.PE_3_2.SW0.out0
edge CGRA0.PE_3_2.SW0.in1 CGRA0.PE_3_2.SW0.out1
edge CGRA0.PE_3_2.SW0.in1 CGRA0.PE_3_2.SW0.out2
edge CGRA0.PE_3_2.SW0.in1 CGRA0.PE_3_2.SW0.out3
edge CGRA0.PE_3_2.SW0.in1 CGRA0.PE_3_2.SW0.out4
edge CGRA0.PE_3_2.SW0.in1 CGRA0.PE_3_2.SW0.out5
edge CGRA0.PE_3_2.SW0.in1 CGRA0.PE_3_2.SW0.out6
edge CGRA0.PE_3_2.SW0.in1 CGRA0.PE_3_2.SW0.out7
edge CGRA0.PE_3_2.SW0.in1 CGRA0.PE_3_2.SW0.out8
edge CGRA0.PE_3_2.SW0.in1 CGRA0.PE_3_2.SW0.out0
edge CGRA0.PE_3_2.SW0.in1 CGRA0.PE_3_2.SW0.out1
edge CGRA0.PE_3_2.SW0.in1 CGRA0.PE_3_2.SW0.out2
edge CGRA0.PE_3_2.SW0.in1 CGRA0.PE_3_2.SW0.out3
edge CGRA0.PE_3_2.SW0.in2 CGRA0.PE_3_2.SW0.out0
edge CGRA0.PE_3_2.SW0.in2 CGRA0.PE_3_2.SW0.out1
edge CGRA0.PE_3_2.SW0.in2 CGRA0.PE_3_2.SW0.out2
edge CGRA0.PE_3_2.SW0.in2 CGRA0.PE_3_2.SW0.out3
edge CGRA0.PE_3_2.SW0.in2 CGRA0.PE_3_2.SW0.out4
edge CGRA0.PE_3_2.SW0.in2 CGRA0.PE_3_2.SW0.out5
edge CGRA0.PE_3_2.SW0.in2 CGRA0.PE_3_2.SW0.out6
edge CGRA0.PE_3_2.SW0.in2 CGRA0.PE_3_2.SW0.out7
edge CGRA0.PE_3_2.SW0.in2 CGRA0.PE_3_2.SW0.out8
edge CGRA0.PE_3_2.SW0.in2 CGRA0.PE_3_2.SW0.out0
edge CGRA0.PE_3_2.SW0.in2 CGRA0.PE_3_2.SW0.out1
edge CGRA0.PE_3_2.SW0.in2 CGRA0.PE_3_2.SW0.out2
edge CGRA0.PE_3_2.SW0.in2 CGRA0.PE_3_2.SW0.out3
edge CGRA0.PE_3_2.SW0.in3 CGRA0.PE_3_2.SW0.out0
edge CGRA0.PE_3_2.SW0.in3 CGRA0.PE_3_2.SW0.out1
edge CGRA0.PE_3_2.SW0.in3 CGRA0.PE_3_2.SW0.out2
edge CGRA0.PE_3_2.SW0.in3 CGRA0.PE_3_2.SW0.out3
edge CGRA0.PE_3_2.SW0.in3 CGRA0.PE_3_2.SW0.out4
edge CGRA0.PE_3_2.SW0.in3 CGRA0.PE_3_2.SW0.out5
edge CGRA0.PE_3_2.SW0.in3 CGRA0.PE_3_2.SW0.out6
edge CGRA0.PE_3_2.SW0.in3 CGRA0.PE_3_2.SW0.out7
edge CGRA0.PE_3_2.SW0.in3 CGRA0.PE_3_2.SW0.out8
edge CGRA0.PE_3_2.SW0.in3 CGRA0.PE_3_2.SW0.out0
edge CGRA0.PE_3_2.SW0.in3 CGRA0.PE_3_2.SW0.out1
edge CGRA0.PE_3_2.SW0.in3 CGRA0.PE_3_2.SW0.out2
edge CGRA0.PE_3_2.SW0.in3 CGRA0.PE_3_2.SW0.out3
edge CGRA0.PE_3_2.SW0.in4 CGRA0.PE_3_2.SW0.out0
edge CGRA0.PE_3_2.SW0.in4 CGRA0.PE_3_2.SW0.out1
edge CGRA0.PE_3_2.SW0.in4 CGRA0.PE_3_2.SW0.out2
edge CGRA0.PE_3_2.SW0.in4 CGRA0.PE_3_2.SW0.out3
edge CGRA0.PE_3_2.SW0.in4 CGRA0.PE_3_2.SW0.out4
edge CGRA0.PE_3_2.SW0.in4 CGRA0.PE_3_2.SW0.out5
edge CGRA0.PE_3_2.SW0.in4 CGRA0.PE_3_2.SW0.out6
edge CGRA0.PE_3_2.SW0.in4 CGRA0.PE_3_2.SW0.out7
edge CGRA0.PE_3_2.SW0.in4 CGRA0.PE_3_2.SW0.out8
edge CGRA0.PE_3_2.SW0.in5 CGRA0.PE_3_2.SW0.out0
edge CGRA0.PE_3_2.SW0.in5 CGRA0.PE_3_2.SW0.out1
edge CGRA0.PE_3_2.SW0.in5 CGRA0.PE_3_2.SW0.out2
edge CGRA0.PE_3_2.SW0.in5 CGRA0.PE_3_2.SW0.out3
edge CGRA0.PE_3_2.SW0.in5 CGRA0.PE_3_2.SW0.out4
edge CGRA0.PE_3_2.SW0.in5 CGRA0.PE_3_2.SW0.out5
edge CGRA0.PE_3_2.SW0.in5 CGRA0.PE_3_2.SW0.out6
edge CGRA0.PE_3_2.SW0.in5 CGRA0.PE_3_2.SW0.out7
edge CGRA0.PE_3_2.SW0.in5 CGRA0.PE_3_2.SW0.out8
edge CGRA0.PE_3_2.SW0.in6 CGRA0.PE_3_2.SW0.out0
edge CGRA0.PE_3_2.SW0.in6 CGRA0.PE_3_2.SW0.out1
edge CGRA0.PE_3_2.SW0.in6 CGRA0.PE_3_2.SW0.out2
edge CGRA0.PE_3_2.SW0.in6 CGRA0.PE_3_2.SW0.out3
edge CGRA0.PE_3_2.SW0.in6 CGRA0.PE_3_2.SW0.out4
edge CGRA0.PE_3_2.SW0.in6 CGRA0.PE_3_2.SW0.out5
edge CGRA0.PE_3_2.SW0.in6 CGRA0.PE_3_2.SW0.out6
edge CGRA0.PE_3_2.SW0.in6 CGRA0.PE_3_2.SW0.out7
edge CGRA0.PE_3_2.SW0.in6 CGRA0.PE_3_2.SW0.out8
edge CGRA0.PE_3_2.SW0.out0 CGRA0.PE_3_2.out0
edge CGRA0.PE_3_2.SW0.out1 CGRA0.PE_3_2.out1
edge CGRA0.PE_3_2.SW0.out2 CGRA0.PE_3_2.out2
edge CGRA0.PE_3_2.SW0.out3 CGRA0.PE_3_2.out3
edge CGRA0.PE_3_2.SW0.out4 CGRA0.PE_3_2.FULLCONN_ALU0.in0
edge CGRA0.PE_3_2.SW0.out5 CGRA0.PE_3_2.FULLCONN_ALU0.in1
edge CGRA0.PE_3_2.SW0.out5 CGRA0.PE_3_2.REG0.in0
edge CGRA0.PE_3_2.SW0.out6 CGRA0.PE_3_2.FULLCONN_ALU0.in2
edge CGRA0.PE_3_2.SW0.out6 CGRA0.PE_3_2.REG0.in1
edge CGRA0.PE_3_2.SW0.out7 CGRA0.PE_3_2.REG0.in0
edge CGRA0.PE_3_2.SW0.out8 CGRA0.PE_3_2.REG0.in1
edge CGRA0.PE_3_2.FULLCONN_ALU0.in0 CGRA0.PE_3_2.FULLCONN_ALU0.out0
edge CGRA0.PE_3_2.FULLCONN_ALU0.in0 CGRA0.PE_3_2.FULLCONN_ALU0.out1
edge CGRA0.PE_3_2.FULLCONN_ALU0.in0 CGRA0.PE_3_2.FULLCONN_ALU0.out2
edge CGRA0.PE_3_2.FULLCONN_ALU0.in1 CGRA0.PE_3_2.FULLCONN_ALU0.out0
edge CGRA0.PE_3_2.FULLCONN_ALU0.in1 CGRA0.PE_3_2.FULLCONN_ALU0.out1
edge CGRA0.PE_3_2.FULLCONN_ALU0.in1 CGRA0.PE_3_2.FULLCONN_ALU0.out2
edge CGRA0.PE_3_2.FULLCONN_ALU0.in2 CGRA0.PE_3_2.FULLCONN_ALU0.out0
edge CGRA0.PE_3_2.FULLCONN_ALU0.in2 CGRA0.PE_3_2.FULLCONN_ALU0.out1
edge CGRA0.PE_3_2.FULLCONN_ALU0.in2 CGRA0.PE_3_2.FULLCONN_ALU0.out2
edge CGRA0.PE_3_2.FULLCONN_ALU0.in3 CGRA0.PE_3_2.FULLCONN_ALU0.out0
edge CGRA0.PE_3_2.FULLCONN_ALU0.in3 CGRA0.PE_3_2.FULLCONN_ALU0.out1
edge CGRA0.PE_3_2.FULLCONN_ALU0.in3 CGRA0.PE_3_2.FULLCONN_ALU0.out2
edge CGRA0.PE_3_2.FULLCONN_ALU0.out0 CGRA0.PE_3_2.ALU0.in0
edge CGRA0.PE_3_2.FULLCONN_ALU0.out1 CGRA0.PE_3_2.ALU0.in1
edge CGRA0.PE_3_2.FULLCONN_ALU0.out2 CGRA0.PE_3_2.ALU0.in2
edge CGRA0.PE_3_3.in0 CGRA0.PE_3_3.SW0.in0
edge CGRA0.PE_3_3.in1 CGRA0.PE_3_3.SW0.in1
edge CGRA0.PE_3_3.in2 CGRA0.PE_3_3.SW0.in2
edge CGRA0.PE_3_3.in3 CGRA0.PE_3_3.SW0.in3
edge CGRA0.PE_3_3.out0 CGRA0.PE_2_3.in0
edge CGRA0.PE_3_3.out0 CGRA0.mem_0.in12
edge CGRA0.PE_3_3.out0 CGRA0.mem_10.in12
edge CGRA0.PE_3_3.out1 CGRA0.PE_3_4.in1
edge CGRA0.PE_3_3.out1 CGRA0.mem_0.in13
edge CGRA0.PE_3_3.out1 CGRA0.mem_10.in13
edge CGRA0.PE_3_3.out2 CGRA0.PE_4_3.in2
edge CGRA0.PE_3_3.out2 CGRA0.mem_0.in14
edge CGRA0.PE_3_3.out2 CGRA0.mem_10.in14
edge CGRA0.PE_3_3.out3 CGRA0.PE_3_2.in3
edge CGRA0.PE_3_3.out3 CGRA0.mem_0.in15
edge CGRA0.PE_3_3.out3 CGRA0.mem_10.in15
edge CGRA0.PE_3_3.ALU0 CGRA0.PE_3_3.ALU0.out0
edge CGRA0.PE_3_3.ALU0.in0 CGRA0.PE_3_3.ALU0
edge CGRA0.PE_3_3.ALU0.in1 CGRA0.PE_3_3.ALU0
edge CGRA0.PE_3_3.ALU0.in2 CGRA0.PE_3_3.ALU0
edge CGRA0.PE_3_3.ALU0.out0 CGRA0.PE_3_3.SW0.in4
edge CGRA0.PE_3_3.CONST0 CGRA0.PE_3_3.CONST0.out0
edge CGRA0.PE_3_3.CONST0.in0 CGRA0.PE_3_3.CONST0
edge CGRA0.PE_3_3.CONST0.out0 CGRA0.PE_3_3.SW0.in5
edge CGRA0.PE_3_3.CONST0.out0 CGRA0.PE_3_3.FULLCONN_ALU0.in3
edge CGRA0.PE_3_3.REG0 CGRA0.PE_3_3.REG0.out0
edge CGRA0.PE_3_3.REG0.in0 CGRA0.PE_3_3.REG0
edge CGRA0.PE_3_3.REG0.in1 CGRA0.PE_3_3.REG0
edge CGRA0.PE_3_3.REG0.out0 CGRA0.PE_3_3.SW0.in5
edge CGRA0.PE_3_3.REG0.out0 CGRA0.PE_3_3.SW0.in6
edge CGRA0.PE_3_3.SW0.in0 CGRA0.PE_3_3.SW0.out0
edge CGRA0.PE_3_3.SW0.in0 CGRA0.PE_3_3.SW0.out1
edge CGRA0.PE_3_3.SW0.in0 CGRA0.PE_3_3.SW0.out2
edge CGRA0.PE_3_3.SW0.in0 CGRA0.PE_3_3.SW0.out3
edge CGRA0.PE_3_3.SW0.in0 CGRA0.PE_3_3.SW0.out4
edge CGRA0.PE_3_3.SW0.in0 CGRA0.PE_3_3.SW0.out5
edge CGRA0.PE_3_3.SW0.in0 CGRA0.PE_3_3.SW0.out6
edge CGRA0.PE_3_3.SW0.in0 CGRA0.PE_3_3.SW0.out7
edge CGRA0.PE_3_3.SW0.in0 CGRA0.PE_3_3.SW0.out8
edge CGRA0.PE_3_3.SW0.in0 CGRA0.PE_3_3.SW0.out0
edge CGRA0.PE_3_3.SW0.in0 CGRA0.PE_3_3.SW0.out1
edge CGRA0.PE_3_3.SW0.in0 CGRA0.PE_3_3.SW0.out2
edge CGRA0.PE_3_3.SW0.in0 CGRA0.PE_3_3.SW0.out3
edge CGRA0.PE_3_3.SW0.in1 CGRA0.PE_3_3.SW0.out0
edge CGRA0.PE_3_3.SW0.in1 CGRA0.PE_3_3.SW0.out1
edge CGRA0.PE_3_3.SW0.in1 CGRA0.PE_3_3.SW0.out2
edge CGRA0.PE_3_3.SW0.in1 CGRA0.PE_3_3.SW0.out3
edge CGRA0.PE_3_3.SW0.in1 CGRA0.PE_3_3.SW0.out4
edge CGRA0.PE_3_3.SW0.in1 CGRA0.PE_3_3.SW0.out5
edge CGRA0.PE_3_3.SW0.in1 CGRA0.PE_3_3.SW0.out6
edge CGRA0.PE_3_3.SW0.in1 CGRA0.PE_3_3.SW0.out7
edge CGRA0.PE_3_3.SW0.in1 CGRA0.PE_3_3.SW0.out8
edge CGRA0.PE_3_3.SW0.in1 CGRA0.PE_3_3.SW0.out0
edge CGRA0.PE_3_3.SW0.in1 CGRA0.PE_3_3.SW0.out1
edge CGRA0.PE_3_3.SW0.in1 CGRA0.PE_3_3.SW0.out2
edge CGRA0.PE_3_3.SW0.in1 CGRA0.PE_3_3.SW0.out3
edge CGRA0.PE_3_3.SW0.in2 CGRA0.PE_3_3.SW0.out0
edge CGRA0.PE_3_3.SW0.in2 CGRA0.PE_3_3.SW0.out1
edge CGRA0.PE_3_3.SW0.in2 CGRA0.PE_3_3.SW0.out2
edge CGRA0.PE_3_3.SW0.in2 CGRA0.PE_3_3.SW0.out3
edge CGRA0.PE_3_3.SW0.in2 CGRA0.PE_3_3.SW0.out4
edge CGRA0.PE_3_3.SW0.in2 CGRA0.PE_3_3.SW0.out5
edge CGRA0.PE_3_3.SW0.in2 CGRA0.PE_3_3.SW0.out6
edge CGRA0.PE_3_3.SW0.in2 CGRA0.PE_3_3.SW0.out7
edge CGRA0.PE_3_3.SW0.in2 CGRA0.PE_3_3.SW0.out8
edge CGRA0.PE_3_3.SW0.in2 CGRA0.PE_3_3.SW0.out0
edge CGRA0.PE_3_3.SW0.in2 CGRA0.PE_3_3.SW0.out1
edge CGRA0.PE_3_3.SW0.in2 CGRA0.PE_3_3.SW0.out2
edge CGRA0.PE_3_3.SW0.in2 CGRA0.PE_3_3.SW0.out3
edge CGRA0.PE_3_3.SW0.in3 CGRA0.PE_3_3.SW0.out0
edge CGRA0.PE_3_3.SW0.in3 CGRA0.PE_3_3.SW0.out1
edge CGRA0.PE_3_3.SW0.in3 CGRA0.PE_3_3.SW0.out2
edge CGRA0.PE_3_3.SW0.in3 CGRA0.PE_3_3.SW0.out3
edge CGRA0.PE_3_3.SW0.in3 CGRA0.PE_3_3.SW0.out4
edge CGRA0.PE_3_3.SW0.in3 CGRA0.PE_3_3.SW0.out5
edge CGRA0.PE_3_3.SW0.in3 CGRA0.PE_3_3.SW0.out6
edge CGRA0.PE_3_3.SW0.in3 CGRA0.PE_3_3.SW0.out7
edge CGRA0.PE_3_3.SW0.in3 CGRA0.PE_3_3.SW0.out8
edge CGRA0.PE_3_3.SW0.in3 CGRA0.PE_3_3.SW0.out0
edge CGRA0.PE_3_3.SW0.in3 CGRA0.PE_3_3.SW0.out1
edge CGRA0.PE_3_3.SW0.in3 CGRA0.PE_3_3.SW0.out2
edge CGRA0.PE_3_3.SW0.in3 CGRA0.PE_3_3.SW0.out3
edge CGRA0.PE_3_3.SW0.in4 CGRA0.PE_3_3.SW0.out0
edge CGRA0.PE_3_3.SW0.in4 CGRA0.PE_3_3.SW0.out1
edge CGRA0.PE_3_3.SW0.in4 CGRA0.PE_3_3.SW0.out2
edge CGRA0.PE_3_3.SW0.in4 CGRA0.PE_3_3.SW0.out3
edge CGRA0.PE_3_3.SW0.in4 CGRA0.PE_3_3.SW0.out4
edge CGRA0.PE_3_3.SW0.in4 CGRA0.PE_3_3.SW0.out5
edge CGRA0.PE_3_3.SW0.in4 CGRA0.PE_3_3.SW0.out6
edge CGRA0.PE_3_3.SW0.in4 CGRA0.PE_3_3.SW0.out7
edge CGRA0.PE_3_3.SW0.in4 CGRA0.PE_3_3.SW0.out8
edge CGRA0.PE_3_3.SW0.in5 CGRA0.PE_3_3.SW0.out0
edge CGRA0.PE_3_3.SW0.in5 CGRA0.PE_3_3.SW0.out1
edge CGRA0.PE_3_3.SW0.in5 CGRA0.PE_3_3.SW0.out2
edge CGRA0.PE_3_3.SW0.in5 CGRA0.PE_3_3.SW0.out3
edge CGRA0.PE_3_3.SW0.in5 CGRA0.PE_3_3.SW0.out4
edge CGRA0.PE_3_3.SW0.in5 CGRA0.PE_3_3.SW0.out5
edge CGRA0.PE_3_3.SW0.in5 CGRA0.PE_3_3.SW0.out6
edge CGRA0.PE_3_3.SW0.in5 CGRA0.PE_3_3.SW0.out7
edge CGRA0.PE_3_3.SW0.in5 CGRA0.PE_3_3.SW0.out8
edge CGRA0.PE_3_3.SW0.in6 CGRA0.PE_3_3.SW0.out0
edge CGRA0.PE_3_3.SW0.in6 CGRA0.PE_3_3.SW0.out1
edge CGRA0.PE_3_3.SW0.in6 CGRA0.PE_3_3.SW0.out2
edge CGRA0.PE_3_3.SW0.in6 CGRA0.PE_3_3.SW0.out3
edge CGRA0.PE_3_3.SW0.in6 CGRA0.PE_3_3.SW0.out4
edge CGRA0.PE_3_3.SW0.in6 CGRA0.PE_3_3.SW0.out5
edge CGRA0.PE_3_3.SW0.in6 CGRA0.PE_3_3.SW0.out6
edge CGRA0.PE_3_3.SW0.in6 CGRA0.PE_3_3.SW0.out7
edge CGRA0.PE_3_3.SW0.in6 CGRA0.PE_3_3.SW0.out8
edge CGRA0.PE_3_3.SW0.out0 CGRA0.PE_3_3.out0
edge CGRA0.PE_3_3.SW0.out1 CGRA0.PE_3_3.out1
edge CGRA0.PE_3_3.SW0.out2 CGRA0.PE_3_3.out2
edge CGRA0.PE_3_3.SW0.out3 CGRA0.PE_3_3.out3
edge CGRA0.PE_3_3.SW0.out4 CGRA0.PE_3_3.FULLCONN_ALU0.in0
edge CGRA0.PE_3_3.SW0.out5 CGRA0.PE_3_3.FULLCONN_ALU0.in1
edge CGRA0.PE_3_3.SW0.out5 CGRA0.PE_3_3.REG0.in0
edge CGRA0.PE_3_3.SW0.out6 CGRA0.PE_3_3.FULLCONN_ALU0.in2
edge CGRA0.PE_3_3.SW0.out6 CGRA0.PE_3_3.REG0.in1
edge CGRA0.PE_3_3.SW0.out7 CGRA0.PE_3_3.REG0.in0
edge CGRA0.PE_3_3.SW0.out8 CGRA0.PE_3_3.REG0.in1
edge CGRA0.PE_3_3.FULLCONN_ALU0.in0 CGRA0.PE_3_3.FULLCONN_ALU0.out0
edge CGRA0.PE_3_3.FULLCONN_ALU0.in0 CGRA0.PE_3_3.FULLCONN_ALU0.out1
edge CGRA0.PE_3_3.FULLCONN_ALU0.in0 CGRA0.PE_3_3.FULLCONN_ALU0.out2
edge CGRA0.PE_3_3.FULLCONN_ALU0.in1 CGRA0.PE_3_3.FULLCONN_ALU0.out0
edge CGRA0.PE_3_3.FULLCONN_ALU0.in1 CGRA0.PE_3_3.FULLCONN_ALU0.out1
edge CGRA0.PE_3_3.FULLCONN_ALU0.in1 CGRA0.PE_3_3.FULLCONN_ALU0.out2
edge CGRA0.PE_3_3.FULLCONN_ALU0.in2 CGRA0.PE_3_3.FULLCONN_ALU0.out0
edge CGRA0.PE_3_3.FULLCONN_ALU0.in2 CGRA0.PE_3_3.FULLCONN_ALU0.out1
edge CGRA0.PE_3_3.FULLCONN_ALU0.in2 CGRA0.PE_3_3.FULLCONN_ALU0.out2
edge CGRA0.PE_3_3.FULLCONN_ALU0.in3 CGRA0.PE_3_3.FULLCONN_ALU0.out0
edge CGRA0.PE_3_3.FULLCONN_ALU0.in3 CGRA0.PE_3_3.FULLCONN_ALU0.out1
edge CGRA0.PE_3_3.FULLCONN_ALU0.in3 CGRA0.PE_3_3.FULLCONN_ALU0.out2
edge CGRA0.PE_3_3.FULLCONN_ALU0.out0 CGRA0.PE_3_3.ALU0.in0
edge CGRA0.PE_3_3.FULLCONN_ALU0.out1 CGRA0.PE_3_3.ALU0.in1
edge CGRA0.PE_3_3.FULLCONN_ALU0.out2 CGRA0.PE_3_3.ALU0.in2
edge CGRA0.PE_3_4.in0 CGRA0.PE_3_4.SW0.in0
edge CGRA0.PE_3_4.in1 CGRA0.PE_3_4.SW0.in1
edge CGRA0.PE_3_4.in2 CGRA0.PE_3_4.SW0.in2
edge CGRA0.PE_3_4.in3 CGRA0.PE_3_4.SW0.in3
edge CGRA0.PE_3_4.out0 CGRA0.PE_2_4.in0
edge CGRA0.PE_3_4.out0 CGRA0.mem_0.in12
edge CGRA0.PE_3_4.out0 CGRA0.mem_10.in12
edge CGRA0.PE_3_4.out1 CGRA0.PE_3_5.in1
edge CGRA0.PE_3_4.out1 CGRA0.mem_0.in13
edge CGRA0.PE_3_4.out1 CGRA0.mem_10.in13
edge CGRA0.PE_3_4.out2 CGRA0.PE_4_4.in2
edge CGRA0.PE_3_4.out2 CGRA0.mem_0.in14
edge CGRA0.PE_3_4.out2 CGRA0.mem_10.in14
edge CGRA0.PE_3_4.out3 CGRA0.PE_3_3.in3
edge CGRA0.PE_3_4.out3 CGRA0.mem_0.in15
edge CGRA0.PE_3_4.out3 CGRA0.mem_10.in15
edge CGRA0.PE_3_4.ALU0 CGRA0.PE_3_4.ALU0.out0
edge CGRA0.PE_3_4.ALU0.in0 CGRA0.PE_3_4.ALU0
edge CGRA0.PE_3_4.ALU0.in1 CGRA0.PE_3_4.ALU0
edge CGRA0.PE_3_4.ALU0.in2 CGRA0.PE_3_4.ALU0
edge CGRA0.PE_3_4.ALU0.out0 CGRA0.PE_3_4.SW0.in4
edge CGRA0.PE_3_4.CONST0 CGRA0.PE_3_4.CONST0.out0
edge CGRA0.PE_3_4.CONST0.in0 CGRA0.PE_3_4.CONST0
edge CGRA0.PE_3_4.CONST0.out0 CGRA0.PE_3_4.SW0.in5
edge CGRA0.PE_3_4.CONST0.out0 CGRA0.PE_3_4.FULLCONN_ALU0.in3
edge CGRA0.PE_3_4.REG0 CGRA0.PE_3_4.REG0.out0
edge CGRA0.PE_3_4.REG0.in0 CGRA0.PE_3_4.REG0
edge CGRA0.PE_3_4.REG0.in1 CGRA0.PE_3_4.REG0
edge CGRA0.PE_3_4.REG0.out0 CGRA0.PE_3_4.SW0.in5
edge CGRA0.PE_3_4.REG0.out0 CGRA0.PE_3_4.SW0.in6
edge CGRA0.PE_3_4.SW0.in0 CGRA0.PE_3_4.SW0.out0
edge CGRA0.PE_3_4.SW0.in0 CGRA0.PE_3_4.SW0.out1
edge CGRA0.PE_3_4.SW0.in0 CGRA0.PE_3_4.SW0.out2
edge CGRA0.PE_3_4.SW0.in0 CGRA0.PE_3_4.SW0.out3
edge CGRA0.PE_3_4.SW0.in0 CGRA0.PE_3_4.SW0.out4
edge CGRA0.PE_3_4.SW0.in0 CGRA0.PE_3_4.SW0.out5
edge CGRA0.PE_3_4.SW0.in0 CGRA0.PE_3_4.SW0.out6
edge CGRA0.PE_3_4.SW0.in0 CGRA0.PE_3_4.SW0.out7
edge CGRA0.PE_3_4.SW0.in0 CGRA0.PE_3_4.SW0.out8
edge CGRA0.PE_3_4.SW0.in0 CGRA0.PE_3_4.SW0.out0
edge CGRA0.PE_3_4.SW0.in0 CGRA0.PE_3_4.SW0.out1
edge CGRA0.PE_3_4.SW0.in0 CGRA0.PE_3_4.SW0.out2
edge CGRA0.PE_3_4.SW0.in0 CGRA0.PE_3_4.SW0.out3
edge CGRA0.PE_3_4.SW0.in1 CGRA0.PE_3_4.SW0.out0
edge CGRA0.PE_3_4.SW0.in1 CGRA0.PE_3_4.SW0.out1
edge CGRA0.PE_3_4.SW0.in1 CGRA0.PE_3_4.SW0.out2
edge CGRA0.PE_3_4.SW0.in1 CGRA0.PE_3_4.SW0.out3
edge CGRA0.PE_3_4.SW0.in1 CGRA0.PE_3_4.SW0.out4
edge CGRA0.PE_3_4.SW0.in1 CGRA0.PE_3_4.SW0.out5
edge CGRA0.PE_3_4.SW0.in1 CGRA0.PE_3_4.SW0.out6
edge CGRA0.PE_3_4.SW0.in1 CGRA0.PE_3_4.SW0.out7
edge CGRA0.PE_3_4.SW0.in1 CGRA0.PE_3_4.SW0.out8
edge CGRA0.PE_3_4.SW0.in1 CGRA0.PE_3_4.SW0.out0
edge CGRA0.PE_3_4.SW0.in1 CGRA0.PE_3_4.SW0.out1
edge CGRA0.PE_3_4.SW0.in1 CGRA0.PE_3_4.SW0.out2
edge CGRA0.PE_3_4.SW0.in1 CGRA0.PE_3_4.SW0.out3
edge CGRA0.PE_3_4.SW0.in2 CGRA0.PE_3_4.SW0.out0
edge CGRA0.PE_3_4.SW0.in2 CGRA0.PE_3_4.SW0.out1
edge CGRA0.PE_3_4.SW0.in2 CGRA0.PE_3_4.SW0.out2
edge CGRA0.PE_3_4.SW0.in2 CGRA0.PE_3_4.SW0.out3
edge CGRA0.PE_3_4.SW0.in2 CGRA0.PE_3_4.SW0.out4
edge CGRA0.PE_3_4.SW0.in2 CGRA0.PE_3_4.SW0.out5
edge CGRA0.PE_3_4.SW0.in2 CGRA0.PE_3_4.SW0.out6
edge CGRA0.PE_3_4.SW0.in2 CGRA0.PE_3_4.SW0.out7
edge CGRA0.PE_3_4.SW0.in2 CGRA0.PE_3_4.SW0.out8
edge CGRA0.PE_3_4.SW0.in2 CGRA0.PE_3_4.SW0.out0
edge CGRA0.PE_3_4.SW0.in2 CGRA0.PE_3_4.SW0.out1
edge CGRA0.PE_3_4.SW0.in2 CGRA0.PE_3_4.SW0.out2
edge CGRA0.PE_3_4.SW0.in2 CGRA0.PE_3_4.SW0.out3
edge CGRA0.PE_3_4.SW0.in3 CGRA0.PE_3_4.SW0.out0
edge CGRA0.PE_3_4.SW0.in3 CGRA0.PE_3_4.SW0.out1
edge CGRA0.PE_3_4.SW0.in3 CGRA0.PE_3_4.SW0.out2
edge CGRA0.PE_3_4.SW0.in3 CGRA0.PE_3_4.SW0.out3
edge CGRA0.PE_3_4.SW0.in3 CGRA0.PE_3_4.SW0.out4
edge CGRA0.PE_3_4.SW0.in3 CGRA0.PE_3_4.SW0.out5
edge CGRA0.PE_3_4.SW0.in3 CGRA0.PE_3_4.SW0.out6
edge CGRA0.PE_3_4.SW0.in3 CGRA0.PE_3_4.SW0.out7
edge CGRA0.PE_3_4.SW0.in3 CGRA0.PE_3_4.SW0.out8
edge CGRA0.PE_3_4.SW0.in3 CGRA0.PE_3_4.SW0.out0
edge CGRA0.PE_3_4.SW0.in3 CGRA0.PE_3_4.SW0.out1
edge CGRA0.PE_3_4.SW0.in3 CGRA0.PE_3_4.SW0.out2
edge CGRA0.PE_3_4.SW0.in3 CGRA0.PE_3_4.SW0.out3
edge CGRA0.PE_3_4.SW0.in4 CGRA0.PE_3_4.SW0.out0
edge CGRA0.PE_3_4.SW0.in4 CGRA0.PE_3_4.SW0.out1
edge CGRA0.PE_3_4.SW0.in4 CGRA0.PE_3_4.SW0.out2
edge CGRA0.PE_3_4.SW0.in4 CGRA0.PE_3_4.SW0.out3
edge CGRA0.PE_3_4.SW0.in4 CGRA0.PE_3_4.SW0.out4
edge CGRA0.PE_3_4.SW0.in4 CGRA0.PE_3_4.SW0.out5
edge CGRA0.PE_3_4.SW0.in4 CGRA0.PE_3_4.SW0.out6
edge CGRA0.PE_3_4.SW0.in4 CGRA0.PE_3_4.SW0.out7
edge CGRA0.PE_3_4.SW0.in4 CGRA0.PE_3_4.SW0.out8
edge CGRA0.PE_3_4.SW0.in5 CGRA0.PE_3_4.SW0.out0
edge CGRA0.PE_3_4.SW0.in5 CGRA0.PE_3_4.SW0.out1
edge CGRA0.PE_3_4.SW0.in5 CGRA0.PE_3_4.SW0.out2
edge CGRA0.PE_3_4.SW0.in5 CGRA0.PE_3_4.SW0.out3
edge CGRA0.PE_3_4.SW0.in5 CGRA0.PE_3_4.SW0.out4
edge CGRA0.PE_3_4.SW0.in5 CGRA0.PE_3_4.SW0.out5
edge CGRA0.PE_3_4.SW0.in5 CGRA0.PE_3_4.SW0.out6
edge CGRA0.PE_3_4.SW0.in5 CGRA0.PE_3_4.SW0.out7
edge CGRA0.PE_3_4.SW0.in5 CGRA0.PE_3_4.SW0.out8
edge CGRA0.PE_3_4.SW0.in6 CGRA0.PE_3_4.SW0.out0
edge CGRA0.PE_3_4.SW0.in6 CGRA0.PE_3_4.SW0.out1
edge CGRA0.PE_3_4.SW0.in6 CGRA0.PE_3_4.SW0.out2
edge CGRA0.PE_3_4.SW0.in6 CGRA0.PE_3_4.SW0.out3
edge CGRA0.PE_3_4.SW0.in6 CGRA0.PE_3_4.SW0.out4
edge CGRA0.PE_3_4.SW0.in6 CGRA0.PE_3_4.SW0.out5
edge CGRA0.PE_3_4.SW0.in6 CGRA0.PE_3_4.SW0.out6
edge CGRA0.PE_3_4.SW0.in6 CGRA0.PE_3_4.SW0.out7
edge CGRA0.PE_3_4.SW0.in6 CGRA0.PE_3_4.SW0.out8
edge CGRA0.PE_3_4.SW0.out0 CGRA0.PE_3_4.out0
edge CGRA0.PE_3_4.SW0.out1 CGRA0.PE_3_4.out1
edge CGRA0.PE_3_4.SW0.out2 CGRA0.PE_3_4.out2
edge CGRA0.PE_3_4.SW0.out3 CGRA0.PE_3_4.out3
edge CGRA0.PE_3_4.SW0.out4 CGRA0.PE_3_4.FULLCONN_ALU0.in0
edge CGRA0.PE_3_4.SW0.out5 CGRA0.PE_3_4.FULLCONN_ALU0.in1
edge CGRA0.PE_3_4.SW0.out5 CGRA0.PE_3_4.REG0.in0
edge CGRA0.PE_3_4.SW0.out6 CGRA0.PE_3_4.FULLCONN_ALU0.in2
edge CGRA0.PE_3_4.SW0.out6 CGRA0.PE_3_4.REG0.in1
edge CGRA0.PE_3_4.SW0.out7 CGRA0.PE_3_4.REG0.in0
edge CGRA0.PE_3_4.SW0.out8 CGRA0.PE_3_4.REG0.in1
edge CGRA0.PE_3_4.FULLCONN_ALU0.in0 CGRA0.PE_3_4.FULLCONN_ALU0.out0
edge CGRA0.PE_3_4.FULLCONN_ALU0.in0 CGRA0.PE_3_4.FULLCONN_ALU0.out1
edge CGRA0.PE_3_4.FULLCONN_ALU0.in0 CGRA0.PE_3_4.FULLCONN_ALU0.out2
edge CGRA0.PE_3_4.FULLCONN_ALU0.in1 CGRA0.PE_3_4.FULLCONN_ALU0.out0
edge CGRA0.PE_3_4.FULLCONN_ALU0.in1 CGRA0.PE_3_4.FULLCONN_ALU0.out1
edge CGRA0.PE_3_4.FULLCONN_ALU0.in1 CGRA0.PE_3_4.FULLCONN_ALU0.out2
edge CGRA0.PE_3_4.FULLCONN_ALU0.in2 CGRA0.PE_3_4.FULLCONN_ALU0.out0
edge CGRA0.PE_3_4.FULLCONN_ALU0.in2 CGRA0.PE_3_4.FULLCONN_ALU0.out1
edge CGRA0.PE_3_4.FULLCONN_ALU0.in2 CGRA0.PE_3_4.FULLCONN_ALU0.out2
edge CGRA0.PE_3_4.FULLCONN_ALU0.in3 CGRA0.PE_3_4.FULLCONN_ALU0.out0
edge CGRA0.PE_3_4.FULLCONN_ALU0.in3 CGRA0.PE_3_4.FULLCONN_ALU0.out1
edge CGRA0.PE_3_4.FULLCONN_ALU0.in3 CGRA0.PE_3_4.FULLCONN_ALU0.out2
edge CGRA0.PE_3_4.FULLCONN_ALU0.out0 CGRA0.PE_3_4.ALU0.in0
edge CGRA0.PE_3_4.FULLCONN_ALU0.out1 CGRA0.PE_3_4.ALU0.in1
edge CGRA0.PE_3_4.FULLCONN_ALU0.out2 CGRA0.PE_3_4.ALU0.in2
edge CGRA0.PE_3_5.in0 CGRA0.PE_3_5.SW0.in0
edge CGRA0.PE_3_5.in1 CGRA0.PE_3_5.SW0.in1
edge CGRA0.PE_3_5.in2 CGRA0.PE_3_5.SW0.in2
edge CGRA0.PE_3_5.in3 CGRA0.PE_3_5.SW0.in3
edge CGRA0.PE_3_5.out0 CGRA0.PE_2_5.in0
edge CGRA0.PE_3_5.out0 CGRA0.mem_0.in12
edge CGRA0.PE_3_5.out0 CGRA0.mem_10.in12
edge CGRA0.PE_3_5.out1 CGRA0.PE_3_6.in1
edge CGRA0.PE_3_5.out1 CGRA0.mem_0.in13
edge CGRA0.PE_3_5.out1 CGRA0.mem_10.in13
edge CGRA0.PE_3_5.out2 CGRA0.PE_4_5.in2
edge CGRA0.PE_3_5.out2 CGRA0.mem_0.in14
edge CGRA0.PE_3_5.out2 CGRA0.mem_10.in14
edge CGRA0.PE_3_5.out3 CGRA0.PE_3_4.in3
edge CGRA0.PE_3_5.out3 CGRA0.mem_0.in15
edge CGRA0.PE_3_5.out3 CGRA0.mem_10.in15
edge CGRA0.PE_3_5.ALU0 CGRA0.PE_3_5.ALU0.out0
edge CGRA0.PE_3_5.ALU0.in0 CGRA0.PE_3_5.ALU0
edge CGRA0.PE_3_5.ALU0.in1 CGRA0.PE_3_5.ALU0
edge CGRA0.PE_3_5.ALU0.in2 CGRA0.PE_3_5.ALU0
edge CGRA0.PE_3_5.ALU0.out0 CGRA0.PE_3_5.SW0.in4
edge CGRA0.PE_3_5.CONST0 CGRA0.PE_3_5.CONST0.out0
edge CGRA0.PE_3_5.CONST0.in0 CGRA0.PE_3_5.CONST0
edge CGRA0.PE_3_5.CONST0.out0 CGRA0.PE_3_5.SW0.in5
edge CGRA0.PE_3_5.CONST0.out0 CGRA0.PE_3_5.FULLCONN_ALU0.in3
edge CGRA0.PE_3_5.REG0 CGRA0.PE_3_5.REG0.out0
edge CGRA0.PE_3_5.REG0.in0 CGRA0.PE_3_5.REG0
edge CGRA0.PE_3_5.REG0.in1 CGRA0.PE_3_5.REG0
edge CGRA0.PE_3_5.REG0.out0 CGRA0.PE_3_5.SW0.in5
edge CGRA0.PE_3_5.REG0.out0 CGRA0.PE_3_5.SW0.in6
edge CGRA0.PE_3_5.SW0.in0 CGRA0.PE_3_5.SW0.out0
edge CGRA0.PE_3_5.SW0.in0 CGRA0.PE_3_5.SW0.out1
edge CGRA0.PE_3_5.SW0.in0 CGRA0.PE_3_5.SW0.out2
edge CGRA0.PE_3_5.SW0.in0 CGRA0.PE_3_5.SW0.out3
edge CGRA0.PE_3_5.SW0.in0 CGRA0.PE_3_5.SW0.out4
edge CGRA0.PE_3_5.SW0.in0 CGRA0.PE_3_5.SW0.out5
edge CGRA0.PE_3_5.SW0.in0 CGRA0.PE_3_5.SW0.out6
edge CGRA0.PE_3_5.SW0.in0 CGRA0.PE_3_5.SW0.out7
edge CGRA0.PE_3_5.SW0.in0 CGRA0.PE_3_5.SW0.out8
edge CGRA0.PE_3_5.SW0.in0 CGRA0.PE_3_5.SW0.out0
edge CGRA0.PE_3_5.SW0.in0 CGRA0.PE_3_5.SW0.out1
edge CGRA0.PE_3_5.SW0.in0 CGRA0.PE_3_5.SW0.out2
edge CGRA0.PE_3_5.SW0.in0 CGRA0.PE_3_5.SW0.out3
edge CGRA0.PE_3_5.SW0.in1 CGRA0.PE_3_5.SW0.out0
edge CGRA0.PE_3_5.SW0.in1 CGRA0.PE_3_5.SW0.out1
edge CGRA0.PE_3_5.SW0.in1 CGRA0.PE_3_5.SW0.out2
edge CGRA0.PE_3_5.SW0.in1 CGRA0.PE_3_5.SW0.out3
edge CGRA0.PE_3_5.SW0.in1 CGRA0.PE_3_5.SW0.out4
edge CGRA0.PE_3_5.SW0.in1 CGRA0.PE_3_5.SW0.out5
edge CGRA0.PE_3_5.SW0.in1 CGRA0.PE_3_5.SW0.out6
edge CGRA0.PE_3_5.SW0.in1 CGRA0.PE_3_5.SW0.out7
edge CGRA0.PE_3_5.SW0.in1 CGRA0.PE_3_5.SW0.out8
edge CGRA0.PE_3_5.SW0.in1 CGRA0.PE_3_5.SW0.out0
edge CGRA0.PE_3_5.SW0.in1 CGRA0.PE_3_5.SW0.out1
edge CGRA0.PE_3_5.SW0.in1 CGRA0.PE_3_5.SW0.out2
edge CGRA0.PE_3_5.SW0.in1 CGRA0.PE_3_5.SW0.out3
edge CGRA0.PE_3_5.SW0.in2 CGRA0.PE_3_5.SW0.out0
edge CGRA0.PE_3_5.SW0.in2 CGRA0.PE_3_5.SW0.out1
edge CGRA0.PE_3_5.SW0.in2 CGRA0.PE_3_5.SW0.out2
edge CGRA0.PE_3_5.SW0.in2 CGRA0.PE_3_5.SW0.out3
edge CGRA0.PE_3_5.SW0.in2 CGRA0.PE_3_5.SW0.out4
edge CGRA0.PE_3_5.SW0.in2 CGRA0.PE_3_5.SW0.out5
edge CGRA0.PE_3_5.SW0.in2 CGRA0.PE_3_5.SW0.out6
edge CGRA0.PE_3_5.SW0.in2 CGRA0.PE_3_5.SW0.out7
edge CGRA0.PE_3_5.SW0.in2 CGRA0.PE_3_5.SW0.out8
edge CGRA0.PE_3_5.SW0.in2 CGRA0.PE_3_5.SW0.out0
edge CGRA0.PE_3_5.SW0.in2 CGRA0.PE_3_5.SW0.out1
edge CGRA0.PE_3_5.SW0.in2 CGRA0.PE_3_5.SW0.out2
edge CGRA0.PE_3_5.SW0.in2 CGRA0.PE_3_5.SW0.out3
edge CGRA0.PE_3_5.SW0.in3 CGRA0.PE_3_5.SW0.out0
edge CGRA0.PE_3_5.SW0.in3 CGRA0.PE_3_5.SW0.out1
edge CGRA0.PE_3_5.SW0.in3 CGRA0.PE_3_5.SW0.out2
edge CGRA0.PE_3_5.SW0.in3 CGRA0.PE_3_5.SW0.out3
edge CGRA0.PE_3_5.SW0.in3 CGRA0.PE_3_5.SW0.out4
edge CGRA0.PE_3_5.SW0.in3 CGRA0.PE_3_5.SW0.out5
edge CGRA0.PE_3_5.SW0.in3 CGRA0.PE_3_5.SW0.out6
edge CGRA0.PE_3_5.SW0.in3 CGRA0.PE_3_5.SW0.out7
edge CGRA0.PE_3_5.SW0.in3 CGRA0.PE_3_5.SW0.out8
edge CGRA0.PE_3_5.SW0.in3 CGRA0.PE_3_5.SW0.out0
edge CGRA0.PE_3_5.SW0.in3 CGRA0.PE_3_5.SW0.out1
edge CGRA0.PE_3_5.SW0.in3 CGRA0.PE_3_5.SW0.out2
edge CGRA0.PE_3_5.SW0.in3 CGRA0.PE_3_5.SW0.out3
edge CGRA0.PE_3_5.SW0.in4 CGRA0.PE_3_5.SW0.out0
edge CGRA0.PE_3_5.SW0.in4 CGRA0.PE_3_5.SW0.out1
edge CGRA0.PE_3_5.SW0.in4 CGRA0.PE_3_5.SW0.out2
edge CGRA0.PE_3_5.SW0.in4 CGRA0.PE_3_5.SW0.out3
edge CGRA0.PE_3_5.SW0.in4 CGRA0.PE_3_5.SW0.out4
edge CGRA0.PE_3_5.SW0.in4 CGRA0.PE_3_5.SW0.out5
edge CGRA0.PE_3_5.SW0.in4 CGRA0.PE_3_5.SW0.out6
edge CGRA0.PE_3_5.SW0.in4 CGRA0.PE_3_5.SW0.out7
edge CGRA0.PE_3_5.SW0.in4 CGRA0.PE_3_5.SW0.out8
edge CGRA0.PE_3_5.SW0.in5 CGRA0.PE_3_5.SW0.out0
edge CGRA0.PE_3_5.SW0.in5 CGRA0.PE_3_5.SW0.out1
edge CGRA0.PE_3_5.SW0.in5 CGRA0.PE_3_5.SW0.out2
edge CGRA0.PE_3_5.SW0.in5 CGRA0.PE_3_5.SW0.out3
edge CGRA0.PE_3_5.SW0.in5 CGRA0.PE_3_5.SW0.out4
edge CGRA0.PE_3_5.SW0.in5 CGRA0.PE_3_5.SW0.out5
edge CGRA0.PE_3_5.SW0.in5 CGRA0.PE_3_5.SW0.out6
edge CGRA0.PE_3_5.SW0.in5 CGRA0.PE_3_5.SW0.out7
edge CGRA0.PE_3_5.SW0.in5 CGRA0.PE_3_5.SW0.out8
edge CGRA0.PE_3_5.SW0.in6 CGRA0.PE_3_5.SW0.out0
edge CGRA0.PE_3_5.SW0.in6 CGRA0.PE_3_5.SW0.out1
edge CGRA0.PE_3_5.SW0.in6 CGRA0.PE_3_5.SW0.out2
edge CGRA0.PE_3_5.SW0.in6 CGRA0.PE_3_5.SW0.out3
edge CGRA0.PE_3_5.SW0.in6 CGRA0.PE_3_5.SW0.out4
edge CGRA0.PE_3_5.SW0.in6 CGRA0.PE_3_5.SW0.out5
edge CGRA0.PE_3_5.SW0.in6 CGRA0.PE_3_5.SW0.out6
edge CGRA0.PE_3_5.SW0.in6 CGRA0.PE_3_5.SW0.out7
edge CGRA0.PE_3_5.SW0.in6 CGRA0.PE_3_5.SW0.out8
edge CGRA0.PE_3_5.SW0.out0 CGRA0.PE_3_5.out0
edge CGRA0.PE_3_5.SW0.out1 CGRA0.PE_3_5.out1
edge CGRA0.PE_3_5.SW0.out2 CGRA0.PE_3_5.out2
edge CGRA0.PE_3_5.SW0.out3 CGRA0.PE_3_5.out3
edge CGRA0.PE_3_5.SW0.out4 CGRA0.PE_3_5.FULLCONN_ALU0.in0
edge CGRA0.PE_3_5.SW0.out5 CGRA0.PE_3_5.FULLCONN_ALU0.in1
edge CGRA0.PE_3_5.SW0.out5 CGRA0.PE_3_5.REG0.in0
edge CGRA0.PE_3_5.SW0.out6 CGRA0.PE_3_5.FULLCONN_ALU0.in2
edge CGRA0.PE_3_5.SW0.out6 CGRA0.PE_3_5.REG0.in1
edge CGRA0.PE_3_5.SW0.out7 CGRA0.PE_3_5.REG0.in0
edge CGRA0.PE_3_5.SW0.out8 CGRA0.PE_3_5.REG0.in1
edge CGRA0.PE_3_5.FULLCONN_ALU0.in0 CGRA0.PE_3_5.FULLCONN_ALU0.out0
edge CGRA0.PE_3_5.FULLCONN_ALU0.in0 CGRA0.PE_3_5.FULLCONN_ALU0.out1
edge CGRA0.PE_3_5.FULLCONN_ALU0.in0 CGRA0.PE_3_5.FULLCONN_ALU0.out2
edge CGRA0.PE_3_5.FULLCONN_ALU0.in1 CGRA0.PE_3_5.FULLCONN_ALU0.out0
edge CGRA0.PE_3_5.FULLCONN_ALU0.in1 CGRA0.PE_3_5.FULLCONN_ALU0.out1
edge CGRA0.PE_3_5.FULLCONN_ALU0.in1 CGRA0.PE_3_5.FULLCONN_ALU0.out2
edge CGRA0.PE_3_5.FULLCONN_ALU0.in2 CGRA0.PE_3_5.FULLCONN_ALU0.out0
edge CGRA0.PE_3_5.FULLCONN_ALU0.in2 CGRA0.PE_3_5.FULLCONN_ALU0.out1
edge CGRA0.PE_3_5.FULLCONN_ALU0.in2 CGRA0.PE_3_5.FULLCONN_ALU0.out2
edge CGRA0.PE_3_5.FULLCONN_ALU0.in3 CGRA0.PE_3_5.FULLCONN_ALU0.out0
edge CGRA0.PE_3_5.FULLCONN_ALU0.in3 CGRA0.PE_3_5.FULLCONN_ALU0.out1
edge CGRA0.PE_3_5.FULLCONN_ALU0.in3 CGRA0.PE_3_5.FULLCONN_ALU0.out2
edge CGRA0.PE_3_5.FULLCONN_ALU0.out0 CGRA0.PE_3_5.ALU0.in0
edge CGRA0.PE_3_5.FULLCONN_ALU0.out1 CGRA0.PE_3_5.ALU0.in1
edge CGRA0.PE_3_5.FULLCONN_ALU0.out2 CGRA0.PE_3_5.ALU0.in2
edge CGRA0.PE_3_6.in0 CGRA0.PE_3_6.SW0.in0
edge CGRA0.PE_3_6.in1 CGRA0.PE_3_6.SW0.in1
edge CGRA0.PE_3_6.in2 CGRA0.PE_3_6.SW0.in2
edge CGRA0.PE_3_6.in3 CGRA0.PE_3_6.SW0.in3
edge CGRA0.PE_3_6.out0 CGRA0.PE_2_6.in0
edge CGRA0.PE_3_6.out0 CGRA0.mem_0.in12
edge CGRA0.PE_3_6.out0 CGRA0.mem_10.in12
edge CGRA0.PE_3_6.out1 CGRA0.PE_3_7.in1
edge CGRA0.PE_3_6.out1 CGRA0.mem_0.in13
edge CGRA0.PE_3_6.out1 CGRA0.mem_10.in13
edge CGRA0.PE_3_6.out2 CGRA0.PE_4_6.in2
edge CGRA0.PE_3_6.out2 CGRA0.mem_0.in14
edge CGRA0.PE_3_6.out2 CGRA0.mem_10.in14
edge CGRA0.PE_3_6.out3 CGRA0.PE_3_5.in3
edge CGRA0.PE_3_6.out3 CGRA0.mem_0.in15
edge CGRA0.PE_3_6.out3 CGRA0.mem_10.in15
edge CGRA0.PE_3_6.ALU0 CGRA0.PE_3_6.ALU0.out0
edge CGRA0.PE_3_6.ALU0.in0 CGRA0.PE_3_6.ALU0
edge CGRA0.PE_3_6.ALU0.in1 CGRA0.PE_3_6.ALU0
edge CGRA0.PE_3_6.ALU0.in2 CGRA0.PE_3_6.ALU0
edge CGRA0.PE_3_6.ALU0.out0 CGRA0.PE_3_6.SW0.in4
edge CGRA0.PE_3_6.CONST0 CGRA0.PE_3_6.CONST0.out0
edge CGRA0.PE_3_6.CONST0.in0 CGRA0.PE_3_6.CONST0
edge CGRA0.PE_3_6.CONST0.out0 CGRA0.PE_3_6.SW0.in5
edge CGRA0.PE_3_6.CONST0.out0 CGRA0.PE_3_6.FULLCONN_ALU0.in3
edge CGRA0.PE_3_6.REG0 CGRA0.PE_3_6.REG0.out0
edge CGRA0.PE_3_6.REG0.in0 CGRA0.PE_3_6.REG0
edge CGRA0.PE_3_6.REG0.in1 CGRA0.PE_3_6.REG0
edge CGRA0.PE_3_6.REG0.out0 CGRA0.PE_3_6.SW0.in5
edge CGRA0.PE_3_6.REG0.out0 CGRA0.PE_3_6.SW0.in6
edge CGRA0.PE_3_6.SW0.in0 CGRA0.PE_3_6.SW0.out0
edge CGRA0.PE_3_6.SW0.in0 CGRA0.PE_3_6.SW0.out1
edge CGRA0.PE_3_6.SW0.in0 CGRA0.PE_3_6.SW0.out2
edge CGRA0.PE_3_6.SW0.in0 CGRA0.PE_3_6.SW0.out3
edge CGRA0.PE_3_6.SW0.in0 CGRA0.PE_3_6.SW0.out4
edge CGRA0.PE_3_6.SW0.in0 CGRA0.PE_3_6.SW0.out5
edge CGRA0.PE_3_6.SW0.in0 CGRA0.PE_3_6.SW0.out6
edge CGRA0.PE_3_6.SW0.in0 CGRA0.PE_3_6.SW0.out7
edge CGRA0.PE_3_6.SW0.in0 CGRA0.PE_3_6.SW0.out8
edge CGRA0.PE_3_6.SW0.in0 CGRA0.PE_3_6.SW0.out0
edge CGRA0.PE_3_6.SW0.in0 CGRA0.PE_3_6.SW0.out1
edge CGRA0.PE_3_6.SW0.in0 CGRA0.PE_3_6.SW0.out2
edge CGRA0.PE_3_6.SW0.in0 CGRA0.PE_3_6.SW0.out3
edge CGRA0.PE_3_6.SW0.in1 CGRA0.PE_3_6.SW0.out0
edge CGRA0.PE_3_6.SW0.in1 CGRA0.PE_3_6.SW0.out1
edge CGRA0.PE_3_6.SW0.in1 CGRA0.PE_3_6.SW0.out2
edge CGRA0.PE_3_6.SW0.in1 CGRA0.PE_3_6.SW0.out3
edge CGRA0.PE_3_6.SW0.in1 CGRA0.PE_3_6.SW0.out4
edge CGRA0.PE_3_6.SW0.in1 CGRA0.PE_3_6.SW0.out5
edge CGRA0.PE_3_6.SW0.in1 CGRA0.PE_3_6.SW0.out6
edge CGRA0.PE_3_6.SW0.in1 CGRA0.PE_3_6.SW0.out7
edge CGRA0.PE_3_6.SW0.in1 CGRA0.PE_3_6.SW0.out8
edge CGRA0.PE_3_6.SW0.in1 CGRA0.PE_3_6.SW0.out0
edge CGRA0.PE_3_6.SW0.in1 CGRA0.PE_3_6.SW0.out1
edge CGRA0.PE_3_6.SW0.in1 CGRA0.PE_3_6.SW0.out2
edge CGRA0.PE_3_6.SW0.in1 CGRA0.PE_3_6.SW0.out3
edge CGRA0.PE_3_6.SW0.in2 CGRA0.PE_3_6.SW0.out0
edge CGRA0.PE_3_6.SW0.in2 CGRA0.PE_3_6.SW0.out1
edge CGRA0.PE_3_6.SW0.in2 CGRA0.PE_3_6.SW0.out2
edge CGRA0.PE_3_6.SW0.in2 CGRA0.PE_3_6.SW0.out3
edge CGRA0.PE_3_6.SW0.in2 CGRA0.PE_3_6.SW0.out4
edge CGRA0.PE_3_6.SW0.in2 CGRA0.PE_3_6.SW0.out5
edge CGRA0.PE_3_6.SW0.in2 CGRA0.PE_3_6.SW0.out6
edge CGRA0.PE_3_6.SW0.in2 CGRA0.PE_3_6.SW0.out7
edge CGRA0.PE_3_6.SW0.in2 CGRA0.PE_3_6.SW0.out8
edge CGRA0.PE_3_6.SW0.in2 CGRA0.PE_3_6.SW0.out0
edge CGRA0.PE_3_6.SW0.in2 CGRA0.PE_3_6.SW0.out1
edge CGRA0.PE_3_6.SW0.in2 CGRA0.PE_3_6.SW0.out2
edge CGRA0.PE_3_6.SW0.in2 CGRA0.PE_3_6.SW0.out3
edge CGRA0.PE_3_6.SW0.in3 CGRA0.PE_3_6.SW0.out0
edge CGRA0.PE_3_6.SW0.in3 CGRA0.PE_3_6.SW0.out1
edge CGRA0.PE_3_6.SW0.in3 CGRA0.PE_3_6.SW0.out2
edge CGRA0.PE_3_6.SW0.in3 CGRA0.PE_3_6.SW0.out3
edge CGRA0.PE_3_6.SW0.in3 CGRA0.PE_3_6.SW0.out4
edge CGRA0.PE_3_6.SW0.in3 CGRA0.PE_3_6.SW0.out5
edge CGRA0.PE_3_6.SW0.in3 CGRA0.PE_3_6.SW0.out6
edge CGRA0.PE_3_6.SW0.in3 CGRA0.PE_3_6.SW0.out7
edge CGRA0.PE_3_6.SW0.in3 CGRA0.PE_3_6.SW0.out8
edge CGRA0.PE_3_6.SW0.in3 CGRA0.PE_3_6.SW0.out0
edge CGRA0.PE_3_6.SW0.in3 CGRA0.PE_3_6.SW0.out1
edge CGRA0.PE_3_6.SW0.in3 CGRA0.PE_3_6.SW0.out2
edge CGRA0.PE_3_6.SW0.in3 CGRA0.PE_3_6.SW0.out3
edge CGRA0.PE_3_6.SW0.in4 CGRA0.PE_3_6.SW0.out0
edge CGRA0.PE_3_6.SW0.in4 CGRA0.PE_3_6.SW0.out1
edge CGRA0.PE_3_6.SW0.in4 CGRA0.PE_3_6.SW0.out2
edge CGRA0.PE_3_6.SW0.in4 CGRA0.PE_3_6.SW0.out3
edge CGRA0.PE_3_6.SW0.in4 CGRA0.PE_3_6.SW0.out4
edge CGRA0.PE_3_6.SW0.in4 CGRA0.PE_3_6.SW0.out5
edge CGRA0.PE_3_6.SW0.in4 CGRA0.PE_3_6.SW0.out6
edge CGRA0.PE_3_6.SW0.in4 CGRA0.PE_3_6.SW0.out7
edge CGRA0.PE_3_6.SW0.in4 CGRA0.PE_3_6.SW0.out8
edge CGRA0.PE_3_6.SW0.in5 CGRA0.PE_3_6.SW0.out0
edge CGRA0.PE_3_6.SW0.in5 CGRA0.PE_3_6.SW0.out1
edge CGRA0.PE_3_6.SW0.in5 CGRA0.PE_3_6.SW0.out2
edge CGRA0.PE_3_6.SW0.in5 CGRA0.PE_3_6.SW0.out3
edge CGRA0.PE_3_6.SW0.in5 CGRA0.PE_3_6.SW0.out4
edge CGRA0.PE_3_6.SW0.in5 CGRA0.PE_3_6.SW0.out5
edge CGRA0.PE_3_6.SW0.in5 CGRA0.PE_3_6.SW0.out6
edge CGRA0.PE_3_6.SW0.in5 CGRA0.PE_3_6.SW0.out7
edge CGRA0.PE_3_6.SW0.in5 CGRA0.PE_3_6.SW0.out8
edge CGRA0.PE_3_6.SW0.in6 CGRA0.PE_3_6.SW0.out0
edge CGRA0.PE_3_6.SW0.in6 CGRA0.PE_3_6.SW0.out1
edge CGRA0.PE_3_6.SW0.in6 CGRA0.PE_3_6.SW0.out2
edge CGRA0.PE_3_6.SW0.in6 CGRA0.PE_3_6.SW0.out3
edge CGRA0.PE_3_6.SW0.in6 CGRA0.PE_3_6.SW0.out4
edge CGRA0.PE_3_6.SW0.in6 CGRA0.PE_3_6.SW0.out5
edge CGRA0.PE_3_6.SW0.in6 CGRA0.PE_3_6.SW0.out6
edge CGRA0.PE_3_6.SW0.in6 CGRA0.PE_3_6.SW0.out7
edge CGRA0.PE_3_6.SW0.in6 CGRA0.PE_3_6.SW0.out8
edge CGRA0.PE_3_6.SW0.out0 CGRA0.PE_3_6.out0
edge CGRA0.PE_3_6.SW0.out1 CGRA0.PE_3_6.out1
edge CGRA0.PE_3_6.SW0.out2 CGRA0.PE_3_6.out2
edge CGRA0.PE_3_6.SW0.out3 CGRA0.PE_3_6.out3
edge CGRA0.PE_3_6.SW0.out4 CGRA0.PE_3_6.FULLCONN_ALU0.in0
edge CGRA0.PE_3_6.SW0.out5 CGRA0.PE_3_6.FULLCONN_ALU0.in1
edge CGRA0.PE_3_6.SW0.out5 CGRA0.PE_3_6.REG0.in0
edge CGRA0.PE_3_6.SW0.out6 CGRA0.PE_3_6.FULLCONN_ALU0.in2
edge CGRA0.PE_3_6.SW0.out6 CGRA0.PE_3_6.REG0.in1
edge CGRA0.PE_3_6.SW0.out7 CGRA0.PE_3_6.REG0.in0
edge CGRA0.PE_3_6.SW0.out8 CGRA0.PE_3_6.REG0.in1
edge CGRA0.PE_3_6.FULLCONN_ALU0.in0 CGRA0.PE_3_6.FULLCONN_ALU0.out0
edge CGRA0.PE_3_6.FULLCONN_ALU0.in0 CGRA0.PE_3_6.FULLCONN_ALU0.out1
edge CGRA0.PE_3_6.FULLCONN_ALU0.in0 CGRA0.PE_3_6.FULLCONN_ALU0.out2
edge CGRA0.PE_3_6.FULLCONN_ALU0.in1 CGRA0.PE_3_6.FULLCONN_ALU0.out0
edge CGRA0.PE_3_6.FULLCONN_ALU0.in1 CGRA0.PE_3_6.FULLCONN_ALU0.out1
edge CGRA0.PE_3_6.FULLCONN_ALU0.in1 CGRA0.PE_3_6.FULLCONN_ALU0.out2
edge CGRA0.PE_3_6.FULLCONN_ALU0.in2 CGRA0.PE_3_6.FULLCONN_ALU0.out0
edge CGRA0.PE_3_6.FULLCONN_ALU0.in2 CGRA0.PE_3_6.FULLCONN_ALU0.out1
edge CGRA0.PE_3_6.FULLCONN_ALU0.in2 CGRA0.PE_3_6.FULLCONN_ALU0.out2
edge CGRA0.PE_3_6.FULLCONN_ALU0.in3 CGRA0.PE_3_6.FULLCONN_ALU0.out0
edge CGRA0.PE_3_6.FULLCONN_ALU0.in3 CGRA0.PE_3_6.FULLCONN_ALU0.out1
edge CGRA0.PE_3_6.FULLCONN_ALU0.in3 CGRA0.PE_3_6.FULLCONN_ALU0.out2
edge CGRA0.PE_3_6.FULLCONN_ALU0.out0 CGRA0.PE_3_6.ALU0.in0
edge CGRA0.PE_3_6.FULLCONN_ALU0.out1 CGRA0.PE_3_6.ALU0.in1
edge CGRA0.PE_3_6.FULLCONN_ALU0.out2 CGRA0.PE_3_6.ALU0.in2
edge CGRA0.PE_3_7.in0 CGRA0.PE_3_7.SW0.in0
edge CGRA0.PE_3_7.in1 CGRA0.PE_3_7.SW0.in1
edge CGRA0.PE_3_7.in2 CGRA0.PE_3_7.SW0.in2
edge CGRA0.PE_3_7.in3 CGRA0.PE_3_7.SW0.in3
edge CGRA0.PE_3_7.out0 CGRA0.PE_2_7.in0
edge CGRA0.PE_3_7.out0 CGRA0.mem_0.in12
edge CGRA0.PE_3_7.out0 CGRA0.mem_10.in12
edge CGRA0.PE_3_7.out1 CGRA0.PE_3_8.in1
edge CGRA0.PE_3_7.out1 CGRA0.mem_0.in13
edge CGRA0.PE_3_7.out1 CGRA0.mem_10.in13
edge CGRA0.PE_3_7.out2 CGRA0.PE_4_7.in2
edge CGRA0.PE_3_7.out2 CGRA0.mem_0.in14
edge CGRA0.PE_3_7.out2 CGRA0.mem_10.in14
edge CGRA0.PE_3_7.out3 CGRA0.PE_3_6.in3
edge CGRA0.PE_3_7.out3 CGRA0.mem_0.in15
edge CGRA0.PE_3_7.out3 CGRA0.mem_10.in15
edge CGRA0.PE_3_7.ALU0 CGRA0.PE_3_7.ALU0.out0
edge CGRA0.PE_3_7.ALU0.in0 CGRA0.PE_3_7.ALU0
edge CGRA0.PE_3_7.ALU0.in1 CGRA0.PE_3_7.ALU0
edge CGRA0.PE_3_7.ALU0.in2 CGRA0.PE_3_7.ALU0
edge CGRA0.PE_3_7.ALU0.out0 CGRA0.PE_3_7.SW0.in4
edge CGRA0.PE_3_7.CONST0 CGRA0.PE_3_7.CONST0.out0
edge CGRA0.PE_3_7.CONST0.in0 CGRA0.PE_3_7.CONST0
edge CGRA0.PE_3_7.CONST0.out0 CGRA0.PE_3_7.SW0.in5
edge CGRA0.PE_3_7.CONST0.out0 CGRA0.PE_3_7.FULLCONN_ALU0.in3
edge CGRA0.PE_3_7.REG0 CGRA0.PE_3_7.REG0.out0
edge CGRA0.PE_3_7.REG0.in0 CGRA0.PE_3_7.REG0
edge CGRA0.PE_3_7.REG0.in1 CGRA0.PE_3_7.REG0
edge CGRA0.PE_3_7.REG0.out0 CGRA0.PE_3_7.SW0.in5
edge CGRA0.PE_3_7.REG0.out0 CGRA0.PE_3_7.SW0.in6
edge CGRA0.PE_3_7.SW0.in0 CGRA0.PE_3_7.SW0.out0
edge CGRA0.PE_3_7.SW0.in0 CGRA0.PE_3_7.SW0.out1
edge CGRA0.PE_3_7.SW0.in0 CGRA0.PE_3_7.SW0.out2
edge CGRA0.PE_3_7.SW0.in0 CGRA0.PE_3_7.SW0.out3
edge CGRA0.PE_3_7.SW0.in0 CGRA0.PE_3_7.SW0.out4
edge CGRA0.PE_3_7.SW0.in0 CGRA0.PE_3_7.SW0.out5
edge CGRA0.PE_3_7.SW0.in0 CGRA0.PE_3_7.SW0.out6
edge CGRA0.PE_3_7.SW0.in0 CGRA0.PE_3_7.SW0.out7
edge CGRA0.PE_3_7.SW0.in0 CGRA0.PE_3_7.SW0.out8
edge CGRA0.PE_3_7.SW0.in0 CGRA0.PE_3_7.SW0.out0
edge CGRA0.PE_3_7.SW0.in0 CGRA0.PE_3_7.SW0.out1
edge CGRA0.PE_3_7.SW0.in0 CGRA0.PE_3_7.SW0.out2
edge CGRA0.PE_3_7.SW0.in0 CGRA0.PE_3_7.SW0.out3
edge CGRA0.PE_3_7.SW0.in1 CGRA0.PE_3_7.SW0.out0
edge CGRA0.PE_3_7.SW0.in1 CGRA0.PE_3_7.SW0.out1
edge CGRA0.PE_3_7.SW0.in1 CGRA0.PE_3_7.SW0.out2
edge CGRA0.PE_3_7.SW0.in1 CGRA0.PE_3_7.SW0.out3
edge CGRA0.PE_3_7.SW0.in1 CGRA0.PE_3_7.SW0.out4
edge CGRA0.PE_3_7.SW0.in1 CGRA0.PE_3_7.SW0.out5
edge CGRA0.PE_3_7.SW0.in1 CGRA0.PE_3_7.SW0.out6
edge CGRA0.PE_3_7.SW0.in1 CGRA0.PE_3_7.SW0.out7
edge CGRA0.PE_3_7.SW0.in1 CGRA0.PE_3_7.SW0.out8
edge CGRA0.PE_3_7.SW0.in1 CGRA0.PE_3_7.SW0.out0
edge CGRA0.PE_3_7.SW0.in1 CGRA0.PE_3_7.SW0.out1
edge CGRA0.PE_3_7.SW0.in1 CGRA0.PE_3_7.SW0.out2
edge CGRA0.PE_3_7.SW0.in1 CGRA0.PE_3_7.SW0.out3
edge CGRA0.PE_3_7.SW0.in2 CGRA0.PE_3_7.SW0.out0
edge CGRA0.PE_3_7.SW0.in2 CGRA0.PE_3_7.SW0.out1
edge CGRA0.PE_3_7.SW0.in2 CGRA0.PE_3_7.SW0.out2
edge CGRA0.PE_3_7.SW0.in2 CGRA0.PE_3_7.SW0.out3
edge CGRA0.PE_3_7.SW0.in2 CGRA0.PE_3_7.SW0.out4
edge CGRA0.PE_3_7.SW0.in2 CGRA0.PE_3_7.SW0.out5
edge CGRA0.PE_3_7.SW0.in2 CGRA0.PE_3_7.SW0.out6
edge CGRA0.PE_3_7.SW0.in2 CGRA0.PE_3_7.SW0.out7
edge CGRA0.PE_3_7.SW0.in2 CGRA0.PE_3_7.SW0.out8
edge CGRA0.PE_3_7.SW0.in2 CGRA0.PE_3_7.SW0.out0
edge CGRA0.PE_3_7.SW0.in2 CGRA0.PE_3_7.SW0.out1
edge CGRA0.PE_3_7.SW0.in2 CGRA0.PE_3_7.SW0.out2
edge CGRA0.PE_3_7.SW0.in2 CGRA0.PE_3_7.SW0.out3
edge CGRA0.PE_3_7.SW0.in3 CGRA0.PE_3_7.SW0.out0
edge CGRA0.PE_3_7.SW0.in3 CGRA0.PE_3_7.SW0.out1
edge CGRA0.PE_3_7.SW0.in3 CGRA0.PE_3_7.SW0.out2
edge CGRA0.PE_3_7.SW0.in3 CGRA0.PE_3_7.SW0.out3
edge CGRA0.PE_3_7.SW0.in3 CGRA0.PE_3_7.SW0.out4
edge CGRA0.PE_3_7.SW0.in3 CGRA0.PE_3_7.SW0.out5
edge CGRA0.PE_3_7.SW0.in3 CGRA0.PE_3_7.SW0.out6
edge CGRA0.PE_3_7.SW0.in3 CGRA0.PE_3_7.SW0.out7
edge CGRA0.PE_3_7.SW0.in3 CGRA0.PE_3_7.SW0.out8
edge CGRA0.PE_3_7.SW0.in3 CGRA0.PE_3_7.SW0.out0
edge CGRA0.PE_3_7.SW0.in3 CGRA0.PE_3_7.SW0.out1
edge CGRA0.PE_3_7.SW0.in3 CGRA0.PE_3_7.SW0.out2
edge CGRA0.PE_3_7.SW0.in3 CGRA0.PE_3_7.SW0.out3
edge CGRA0.PE_3_7.SW0.in4 CGRA0.PE_3_7.SW0.out0
edge CGRA0.PE_3_7.SW0.in4 CGRA0.PE_3_7.SW0.out1
edge CGRA0.PE_3_7.SW0.in4 CGRA0.PE_3_7.SW0.out2
edge CGRA0.PE_3_7.SW0.in4 CGRA0.PE_3_7.SW0.out3
edge CGRA0.PE_3_7.SW0.in4 CGRA0.PE_3_7.SW0.out4
edge CGRA0.PE_3_7.SW0.in4 CGRA0.PE_3_7.SW0.out5
edge CGRA0.PE_3_7.SW0.in4 CGRA0.PE_3_7.SW0.out6
edge CGRA0.PE_3_7.SW0.in4 CGRA0.PE_3_7.SW0.out7
edge CGRA0.PE_3_7.SW0.in4 CGRA0.PE_3_7.SW0.out8
edge CGRA0.PE_3_7.SW0.in5 CGRA0.PE_3_7.SW0.out0
edge CGRA0.PE_3_7.SW0.in5 CGRA0.PE_3_7.SW0.out1
edge CGRA0.PE_3_7.SW0.in5 CGRA0.PE_3_7.SW0.out2
edge CGRA0.PE_3_7.SW0.in5 CGRA0.PE_3_7.SW0.out3
edge CGRA0.PE_3_7.SW0.in5 CGRA0.PE_3_7.SW0.out4
edge CGRA0.PE_3_7.SW0.in5 CGRA0.PE_3_7.SW0.out5
edge CGRA0.PE_3_7.SW0.in5 CGRA0.PE_3_7.SW0.out6
edge CGRA0.PE_3_7.SW0.in5 CGRA0.PE_3_7.SW0.out7
edge CGRA0.PE_3_7.SW0.in5 CGRA0.PE_3_7.SW0.out8
edge CGRA0.PE_3_7.SW0.in6 CGRA0.PE_3_7.SW0.out0
edge CGRA0.PE_3_7.SW0.in6 CGRA0.PE_3_7.SW0.out1
edge CGRA0.PE_3_7.SW0.in6 CGRA0.PE_3_7.SW0.out2
edge CGRA0.PE_3_7.SW0.in6 CGRA0.PE_3_7.SW0.out3
edge CGRA0.PE_3_7.SW0.in6 CGRA0.PE_3_7.SW0.out4
edge CGRA0.PE_3_7.SW0.in6 CGRA0.PE_3_7.SW0.out5
edge CGRA0.PE_3_7.SW0.in6 CGRA0.PE_3_7.SW0.out6
edge CGRA0.PE_3_7.SW0.in6 CGRA0.PE_3_7.SW0.out7
edge CGRA0.PE_3_7.SW0.in6 CGRA0.PE_3_7.SW0.out8
edge CGRA0.PE_3_7.SW0.out0 CGRA0.PE_3_7.out0
edge CGRA0.PE_3_7.SW0.out1 CGRA0.PE_3_7.out1
edge CGRA0.PE_3_7.SW0.out2 CGRA0.PE_3_7.out2
edge CGRA0.PE_3_7.SW0.out3 CGRA0.PE_3_7.out3
edge CGRA0.PE_3_7.SW0.out4 CGRA0.PE_3_7.FULLCONN_ALU0.in0
edge CGRA0.PE_3_7.SW0.out5 CGRA0.PE_3_7.FULLCONN_ALU0.in1
edge CGRA0.PE_3_7.SW0.out5 CGRA0.PE_3_7.REG0.in0
edge CGRA0.PE_3_7.SW0.out6 CGRA0.PE_3_7.FULLCONN_ALU0.in2
edge CGRA0.PE_3_7.SW0.out6 CGRA0.PE_3_7.REG0.in1
edge CGRA0.PE_3_7.SW0.out7 CGRA0.PE_3_7.REG0.in0
edge CGRA0.PE_3_7.SW0.out8 CGRA0.PE_3_7.REG0.in1
edge CGRA0.PE_3_7.FULLCONN_ALU0.in0 CGRA0.PE_3_7.FULLCONN_ALU0.out0
edge CGRA0.PE_3_7.FULLCONN_ALU0.in0 CGRA0.PE_3_7.FULLCONN_ALU0.out1
edge CGRA0.PE_3_7.FULLCONN_ALU0.in0 CGRA0.PE_3_7.FULLCONN_ALU0.out2
edge CGRA0.PE_3_7.FULLCONN_ALU0.in1 CGRA0.PE_3_7.FULLCONN_ALU0.out0
edge CGRA0.PE_3_7.FULLCONN_ALU0.in1 CGRA0.PE_3_7.FULLCONN_ALU0.out1
edge CGRA0.PE_3_7.FULLCONN_ALU0.in1 CGRA0.PE_3_7.FULLCONN_ALU0.out2
edge CGRA0.PE_3_7.FULLCONN_ALU0.in2 CGRA0.PE_3_7.FULLCONN_ALU0.out0
edge CGRA0.PE_3_7.FULLCONN_ALU0.in2 CGRA0.PE_3_7.FULLCONN_ALU0.out1
edge CGRA0.PE_3_7.FULLCONN_ALU0.in2 CGRA0.PE_3_7.FULLCONN_ALU0.out2
edge CGRA0.PE_3_7.FULLCONN_ALU0.in3 CGRA0.PE_3_7.FULLCONN_ALU0.out0
edge CGRA0.PE_3_7.FULLCONN_ALU0.in3 CGRA0.PE_3_7.FULLCONN_ALU0.out1
edge CGRA0.PE_3_7.FULLCONN_ALU0.in3 CGRA0.PE_3_7.FULLCONN_ALU0.out2
edge CGRA0.PE_3_7.FULLCONN_ALU0.out0 CGRA0.PE_3_7.ALU0.in0
edge CGRA0.PE_3_7.FULLCONN_ALU0.out1 CGRA0.PE_3_7.ALU0.in1
edge CGRA0.PE_3_7.FULLCONN_ALU0.out2 CGRA0.PE_3_7.ALU0.in2
edge CGRA0.PE_3_8.in0 CGRA0.PE_3_8.SW0.in0
edge CGRA0.PE_3_8.in1 CGRA0.PE_3_8.SW0.in1
edge CGRA0.PE_3_8.in2 CGRA0.PE_3_8.SW0.in2
edge CGRA0.PE_3_8.in3 CGRA0.PE_3_8.SW0.in3
edge CGRA0.PE_3_8.out0 CGRA0.PE_2_8.in0
edge CGRA0.PE_3_8.out0 CGRA0.mem_0.in12
edge CGRA0.PE_3_8.out0 CGRA0.mem_10.in12
edge CGRA0.PE_3_8.out1 CGRA0.PE_3_9.in1
edge CGRA0.PE_3_8.out1 CGRA0.mem_0.in13
edge CGRA0.PE_3_8.out1 CGRA0.mem_10.in13
edge CGRA0.PE_3_8.out2 CGRA0.PE_4_8.in2
edge CGRA0.PE_3_8.out2 CGRA0.mem_0.in14
edge CGRA0.PE_3_8.out2 CGRA0.mem_10.in14
edge CGRA0.PE_3_8.out3 CGRA0.PE_3_7.in3
edge CGRA0.PE_3_8.out3 CGRA0.mem_0.in15
edge CGRA0.PE_3_8.out3 CGRA0.mem_10.in15
edge CGRA0.PE_3_8.ALU0 CGRA0.PE_3_8.ALU0.out0
edge CGRA0.PE_3_8.ALU0.in0 CGRA0.PE_3_8.ALU0
edge CGRA0.PE_3_8.ALU0.in1 CGRA0.PE_3_8.ALU0
edge CGRA0.PE_3_8.ALU0.in2 CGRA0.PE_3_8.ALU0
edge CGRA0.PE_3_8.ALU0.out0 CGRA0.PE_3_8.SW0.in4
edge CGRA0.PE_3_8.CONST0 CGRA0.PE_3_8.CONST0.out0
edge CGRA0.PE_3_8.CONST0.in0 CGRA0.PE_3_8.CONST0
edge CGRA0.PE_3_8.CONST0.out0 CGRA0.PE_3_8.SW0.in5
edge CGRA0.PE_3_8.CONST0.out0 CGRA0.PE_3_8.FULLCONN_ALU0.in3
edge CGRA0.PE_3_8.REG0 CGRA0.PE_3_8.REG0.out0
edge CGRA0.PE_3_8.REG0.in0 CGRA0.PE_3_8.REG0
edge CGRA0.PE_3_8.REG0.in1 CGRA0.PE_3_8.REG0
edge CGRA0.PE_3_8.REG0.out0 CGRA0.PE_3_8.SW0.in5
edge CGRA0.PE_3_8.REG0.out0 CGRA0.PE_3_8.SW0.in6
edge CGRA0.PE_3_8.SW0.in0 CGRA0.PE_3_8.SW0.out0
edge CGRA0.PE_3_8.SW0.in0 CGRA0.PE_3_8.SW0.out1
edge CGRA0.PE_3_8.SW0.in0 CGRA0.PE_3_8.SW0.out2
edge CGRA0.PE_3_8.SW0.in0 CGRA0.PE_3_8.SW0.out3
edge CGRA0.PE_3_8.SW0.in0 CGRA0.PE_3_8.SW0.out4
edge CGRA0.PE_3_8.SW0.in0 CGRA0.PE_3_8.SW0.out5
edge CGRA0.PE_3_8.SW0.in0 CGRA0.PE_3_8.SW0.out6
edge CGRA0.PE_3_8.SW0.in0 CGRA0.PE_3_8.SW0.out7
edge CGRA0.PE_3_8.SW0.in0 CGRA0.PE_3_8.SW0.out8
edge CGRA0.PE_3_8.SW0.in0 CGRA0.PE_3_8.SW0.out0
edge CGRA0.PE_3_8.SW0.in0 CGRA0.PE_3_8.SW0.out1
edge CGRA0.PE_3_8.SW0.in0 CGRA0.PE_3_8.SW0.out2
edge CGRA0.PE_3_8.SW0.in0 CGRA0.PE_3_8.SW0.out3
edge CGRA0.PE_3_8.SW0.in1 CGRA0.PE_3_8.SW0.out0
edge CGRA0.PE_3_8.SW0.in1 CGRA0.PE_3_8.SW0.out1
edge CGRA0.PE_3_8.SW0.in1 CGRA0.PE_3_8.SW0.out2
edge CGRA0.PE_3_8.SW0.in1 CGRA0.PE_3_8.SW0.out3
edge CGRA0.PE_3_8.SW0.in1 CGRA0.PE_3_8.SW0.out4
edge CGRA0.PE_3_8.SW0.in1 CGRA0.PE_3_8.SW0.out5
edge CGRA0.PE_3_8.SW0.in1 CGRA0.PE_3_8.SW0.out6
edge CGRA0.PE_3_8.SW0.in1 CGRA0.PE_3_8.SW0.out7
edge CGRA0.PE_3_8.SW0.in1 CGRA0.PE_3_8.SW0.out8
edge CGRA0.PE_3_8.SW0.in1 CGRA0.PE_3_8.SW0.out0
edge CGRA0.PE_3_8.SW0.in1 CGRA0.PE_3_8.SW0.out1
edge CGRA0.PE_3_8.SW0.in1 CGRA0.PE_3_8.SW0.out2
edge CGRA0.PE_3_8.SW0.in1 CGRA0.PE_3_8.SW0.out3
edge CGRA0.PE_3_8.SW0.in2 CGRA0.PE_3_8.SW0.out0
edge CGRA0.PE_3_8.SW0.in2 CGRA0.PE_3_8.SW0.out1
edge CGRA0.PE_3_8.SW0.in2 CGRA0.PE_3_8.SW0.out2
edge CGRA0.PE_3_8.SW0.in2 CGRA0.PE_3_8.SW0.out3
edge CGRA0.PE_3_8.SW0.in2 CGRA0.PE_3_8.SW0.out4
edge CGRA0.PE_3_8.SW0.in2 CGRA0.PE_3_8.SW0.out5
edge CGRA0.PE_3_8.SW0.in2 CGRA0.PE_3_8.SW0.out6
edge CGRA0.PE_3_8.SW0.in2 CGRA0.PE_3_8.SW0.out7
edge CGRA0.PE_3_8.SW0.in2 CGRA0.PE_3_8.SW0.out8
edge CGRA0.PE_3_8.SW0.in2 CGRA0.PE_3_8.SW0.out0
edge CGRA0.PE_3_8.SW0.in2 CGRA0.PE_3_8.SW0.out1
edge CGRA0.PE_3_8.SW0.in2 CGRA0.PE_3_8.SW0.out2
edge CGRA0.PE_3_8.SW0.in2 CGRA0.PE_3_8.SW0.out3
edge CGRA0.PE_3_8.SW0.in3 CGRA0.PE_3_8.SW0.out0
edge CGRA0.PE_3_8.SW0.in3 CGRA0.PE_3_8.SW0.out1
edge CGRA0.PE_3_8.SW0.in3 CGRA0.PE_3_8.SW0.out2
edge CGRA0.PE_3_8.SW0.in3 CGRA0.PE_3_8.SW0.out3
edge CGRA0.PE_3_8.SW0.in3 CGRA0.PE_3_8.SW0.out4
edge CGRA0.PE_3_8.SW0.in3 CGRA0.PE_3_8.SW0.out5
edge CGRA0.PE_3_8.SW0.in3 CGRA0.PE_3_8.SW0.out6
edge CGRA0.PE_3_8.SW0.in3 CGRA0.PE_3_8.SW0.out7
edge CGRA0.PE_3_8.SW0.in3 CGRA0.PE_3_8.SW0.out8
edge CGRA0.PE_3_8.SW0.in3 CGRA0.PE_3_8.SW0.out0
edge CGRA0.PE_3_8.SW0.in3 CGRA0.PE_3_8.SW0.out1
edge CGRA0.PE_3_8.SW0.in3 CGRA0.PE_3_8.SW0.out2
edge CGRA0.PE_3_8.SW0.in3 CGRA0.PE_3_8.SW0.out3
edge CGRA0.PE_3_8.SW0.in4 CGRA0.PE_3_8.SW0.out0
edge CGRA0.PE_3_8.SW0.in4 CGRA0.PE_3_8.SW0.out1
edge CGRA0.PE_3_8.SW0.in4 CGRA0.PE_3_8.SW0.out2
edge CGRA0.PE_3_8.SW0.in4 CGRA0.PE_3_8.SW0.out3
edge CGRA0.PE_3_8.SW0.in4 CGRA0.PE_3_8.SW0.out4
edge CGRA0.PE_3_8.SW0.in4 CGRA0.PE_3_8.SW0.out5
edge CGRA0.PE_3_8.SW0.in4 CGRA0.PE_3_8.SW0.out6
edge CGRA0.PE_3_8.SW0.in4 CGRA0.PE_3_8.SW0.out7
edge CGRA0.PE_3_8.SW0.in4 CGRA0.PE_3_8.SW0.out8
edge CGRA0.PE_3_8.SW0.in5 CGRA0.PE_3_8.SW0.out0
edge CGRA0.PE_3_8.SW0.in5 CGRA0.PE_3_8.SW0.out1
edge CGRA0.PE_3_8.SW0.in5 CGRA0.PE_3_8.SW0.out2
edge CGRA0.PE_3_8.SW0.in5 CGRA0.PE_3_8.SW0.out3
edge CGRA0.PE_3_8.SW0.in5 CGRA0.PE_3_8.SW0.out4
edge CGRA0.PE_3_8.SW0.in5 CGRA0.PE_3_8.SW0.out5
edge CGRA0.PE_3_8.SW0.in5 CGRA0.PE_3_8.SW0.out6
edge CGRA0.PE_3_8.SW0.in5 CGRA0.PE_3_8.SW0.out7
edge CGRA0.PE_3_8.SW0.in5 CGRA0.PE_3_8.SW0.out8
edge CGRA0.PE_3_8.SW0.in6 CGRA0.PE_3_8.SW0.out0
edge CGRA0.PE_3_8.SW0.in6 CGRA0.PE_3_8.SW0.out1
edge CGRA0.PE_3_8.SW0.in6 CGRA0.PE_3_8.SW0.out2
edge CGRA0.PE_3_8.SW0.in6 CGRA0.PE_3_8.SW0.out3
edge CGRA0.PE_3_8.SW0.in6 CGRA0.PE_3_8.SW0.out4
edge CGRA0.PE_3_8.SW0.in6 CGRA0.PE_3_8.SW0.out5
edge CGRA0.PE_3_8.SW0.in6 CGRA0.PE_3_8.SW0.out6
edge CGRA0.PE_3_8.SW0.in6 CGRA0.PE_3_8.SW0.out7
edge CGRA0.PE_3_8.SW0.in6 CGRA0.PE_3_8.SW0.out8
edge CGRA0.PE_3_8.SW0.out0 CGRA0.PE_3_8.out0
edge CGRA0.PE_3_8.SW0.out1 CGRA0.PE_3_8.out1
edge CGRA0.PE_3_8.SW0.out2 CGRA0.PE_3_8.out2
edge CGRA0.PE_3_8.SW0.out3 CGRA0.PE_3_8.out3
edge CGRA0.PE_3_8.SW0.out4 CGRA0.PE_3_8.FULLCONN_ALU0.in0
edge CGRA0.PE_3_8.SW0.out5 CGRA0.PE_3_8.FULLCONN_ALU0.in1
edge CGRA0.PE_3_8.SW0.out5 CGRA0.PE_3_8.REG0.in0
edge CGRA0.PE_3_8.SW0.out6 CGRA0.PE_3_8.FULLCONN_ALU0.in2
edge CGRA0.PE_3_8.SW0.out6 CGRA0.PE_3_8.REG0.in1
edge CGRA0.PE_3_8.SW0.out7 CGRA0.PE_3_8.REG0.in0
edge CGRA0.PE_3_8.SW0.out8 CGRA0.PE_3_8.REG0.in1
edge CGRA0.PE_3_8.FULLCONN_ALU0.in0 CGRA0.PE_3_8.FULLCONN_ALU0.out0
edge CGRA0.PE_3_8.FULLCONN_ALU0.in0 CGRA0.PE_3_8.FULLCONN_ALU0.out1
edge CGRA0.PE_3_8.FULLCONN_ALU0.in0 CGRA0.PE_3_8.FULLCONN_ALU0.out2
edge CGRA0.PE_3_8.FULLCONN_ALU0.in1 CGRA0.PE_3_8.FULLCONN_ALU0.out0
edge CGRA0.PE_3_8.FULLCONN_ALU0.in1 CGRA0.PE_3_8.FULLCONN_ALU0.out1
edge CGRA0.PE_3_8.FULLCONN_ALU0.in1 CGRA0.PE_3_8.FULLCONN_ALU0.out2
edge CGRA0.PE_3_8.FULLCONN_ALU0.in2 CGRA0.PE_3_8.FULLCONN_ALU0.out0
edge CGRA0.PE_3_8.FULLCONN_ALU0.in2 CGRA0.PE_3_8.FULLCONN_ALU0.out1
edge CGRA0.PE_3_8.FULLCONN_ALU0.in2 CGRA0.PE_3_8.FULLCONN_ALU0.out2
edge CGRA0.PE_3_8.FULLCONN_ALU0.in3 CGRA0.PE_3_8.FULLCONN_ALU0.out0
edge CGRA0.PE_3_8.FULLCONN_ALU0.in3 CGRA0.PE_3_8.FULLCONN_ALU0.out1
edge CGRA0.PE_3_8.FULLCONN_ALU0.in3 CGRA0.PE_3_8.FULLCONN_ALU0.out2
edge CGRA0.PE_3_8.FULLCONN_ALU0.out0 CGRA0.PE_3_8.ALU0.in0
edge CGRA0.PE_3_8.FULLCONN_ALU0.out1 CGRA0.PE_3_8.ALU0.in1
edge CGRA0.PE_3_8.FULLCONN_ALU0.out2 CGRA0.PE_3_8.ALU0.in2
edge CGRA0.PE_3_9.in0 CGRA0.PE_3_9.SW0.in0
edge CGRA0.PE_3_9.in1 CGRA0.PE_3_9.SW0.in1
edge CGRA0.PE_3_9.in2 CGRA0.PE_3_9.SW0.in2
edge CGRA0.PE_3_9.in3 CGRA0.PE_3_9.SW0.in3
edge CGRA0.PE_3_9.out0 CGRA0.PE_2_9.in0
edge CGRA0.PE_3_9.out0 CGRA0.mem_0.in12
edge CGRA0.PE_3_9.out0 CGRA0.mem_10.in12
edge CGRA0.PE_3_9.out1 CGRA0.mem_0.in13
edge CGRA0.PE_3_9.out1 CGRA0.mem_10.in13
edge CGRA0.PE_3_9.out2 CGRA0.PE_4_9.in2
edge CGRA0.PE_3_9.out2 CGRA0.mem_0.in14
edge CGRA0.PE_3_9.out2 CGRA0.mem_10.in14
edge CGRA0.PE_3_9.out3 CGRA0.PE_3_8.in3
edge CGRA0.PE_3_9.out3 CGRA0.mem_0.in15
edge CGRA0.PE_3_9.out3 CGRA0.mem_10.in15
edge CGRA0.PE_3_9.ALU0 CGRA0.PE_3_9.ALU0.out0
edge CGRA0.PE_3_9.ALU0.in0 CGRA0.PE_3_9.ALU0
edge CGRA0.PE_3_9.ALU0.in1 CGRA0.PE_3_9.ALU0
edge CGRA0.PE_3_9.ALU0.in2 CGRA0.PE_3_9.ALU0
edge CGRA0.PE_3_9.ALU0.out0 CGRA0.PE_3_9.SW0.in4
edge CGRA0.PE_3_9.CONST0 CGRA0.PE_3_9.CONST0.out0
edge CGRA0.PE_3_9.CONST0.in0 CGRA0.PE_3_9.CONST0
edge CGRA0.PE_3_9.CONST0.out0 CGRA0.PE_3_9.SW0.in5
edge CGRA0.PE_3_9.CONST0.out0 CGRA0.PE_3_9.FULLCONN_ALU0.in3
edge CGRA0.PE_3_9.REG0 CGRA0.PE_3_9.REG0.out0
edge CGRA0.PE_3_9.REG0.in0 CGRA0.PE_3_9.REG0
edge CGRA0.PE_3_9.REG0.in1 CGRA0.PE_3_9.REG0
edge CGRA0.PE_3_9.REG0.out0 CGRA0.PE_3_9.SW0.in5
edge CGRA0.PE_3_9.REG0.out0 CGRA0.PE_3_9.SW0.in6
edge CGRA0.PE_3_9.SW0.in0 CGRA0.PE_3_9.SW0.out0
edge CGRA0.PE_3_9.SW0.in0 CGRA0.PE_3_9.SW0.out1
edge CGRA0.PE_3_9.SW0.in0 CGRA0.PE_3_9.SW0.out2
edge CGRA0.PE_3_9.SW0.in0 CGRA0.PE_3_9.SW0.out3
edge CGRA0.PE_3_9.SW0.in0 CGRA0.PE_3_9.SW0.out4
edge CGRA0.PE_3_9.SW0.in0 CGRA0.PE_3_9.SW0.out5
edge CGRA0.PE_3_9.SW0.in0 CGRA0.PE_3_9.SW0.out6
edge CGRA0.PE_3_9.SW0.in0 CGRA0.PE_3_9.SW0.out7
edge CGRA0.PE_3_9.SW0.in0 CGRA0.PE_3_9.SW0.out8
edge CGRA0.PE_3_9.SW0.in0 CGRA0.PE_3_9.SW0.out0
edge CGRA0.PE_3_9.SW0.in0 CGRA0.PE_3_9.SW0.out1
edge CGRA0.PE_3_9.SW0.in0 CGRA0.PE_3_9.SW0.out2
edge CGRA0.PE_3_9.SW0.in0 CGRA0.PE_3_9.SW0.out3
edge CGRA0.PE_3_9.SW0.in1 CGRA0.PE_3_9.SW0.out0
edge CGRA0.PE_3_9.SW0.in1 CGRA0.PE_3_9.SW0.out1
edge CGRA0.PE_3_9.SW0.in1 CGRA0.PE_3_9.SW0.out2
edge CGRA0.PE_3_9.SW0.in1 CGRA0.PE_3_9.SW0.out3
edge CGRA0.PE_3_9.SW0.in1 CGRA0.PE_3_9.SW0.out4
edge CGRA0.PE_3_9.SW0.in1 CGRA0.PE_3_9.SW0.out5
edge CGRA0.PE_3_9.SW0.in1 CGRA0.PE_3_9.SW0.out6
edge CGRA0.PE_3_9.SW0.in1 CGRA0.PE_3_9.SW0.out7
edge CGRA0.PE_3_9.SW0.in1 CGRA0.PE_3_9.SW0.out8
edge CGRA0.PE_3_9.SW0.in1 CGRA0.PE_3_9.SW0.out0
edge CGRA0.PE_3_9.SW0.in1 CGRA0.PE_3_9.SW0.out1
edge CGRA0.PE_3_9.SW0.in1 CGRA0.PE_3_9.SW0.out2
edge CGRA0.PE_3_9.SW0.in1 CGRA0.PE_3_9.SW0.out3
edge CGRA0.PE_3_9.SW0.in2 CGRA0.PE_3_9.SW0.out0
edge CGRA0.PE_3_9.SW0.in2 CGRA0.PE_3_9.SW0.out1
edge CGRA0.PE_3_9.SW0.in2 CGRA0.PE_3_9.SW0.out2
edge CGRA0.PE_3_9.SW0.in2 CGRA0.PE_3_9.SW0.out3
edge CGRA0.PE_3_9.SW0.in2 CGRA0.PE_3_9.SW0.out4
edge CGRA0.PE_3_9.SW0.in2 CGRA0.PE_3_9.SW0.out5
edge CGRA0.PE_3_9.SW0.in2 CGRA0.PE_3_9.SW0.out6
edge CGRA0.PE_3_9.SW0.in2 CGRA0.PE_3_9.SW0.out7
edge CGRA0.PE_3_9.SW0.in2 CGRA0.PE_3_9.SW0.out8
edge CGRA0.PE_3_9.SW0.in2 CGRA0.PE_3_9.SW0.out0
edge CGRA0.PE_3_9.SW0.in2 CGRA0.PE_3_9.SW0.out1
edge CGRA0.PE_3_9.SW0.in2 CGRA0.PE_3_9.SW0.out2
edge CGRA0.PE_3_9.SW0.in2 CGRA0.PE_3_9.SW0.out3
edge CGRA0.PE_3_9.SW0.in3 CGRA0.PE_3_9.SW0.out0
edge CGRA0.PE_3_9.SW0.in3 CGRA0.PE_3_9.SW0.out1
edge CGRA0.PE_3_9.SW0.in3 CGRA0.PE_3_9.SW0.out2
edge CGRA0.PE_3_9.SW0.in3 CGRA0.PE_3_9.SW0.out3
edge CGRA0.PE_3_9.SW0.in3 CGRA0.PE_3_9.SW0.out4
edge CGRA0.PE_3_9.SW0.in3 CGRA0.PE_3_9.SW0.out5
edge CGRA0.PE_3_9.SW0.in3 CGRA0.PE_3_9.SW0.out6
edge CGRA0.PE_3_9.SW0.in3 CGRA0.PE_3_9.SW0.out7
edge CGRA0.PE_3_9.SW0.in3 CGRA0.PE_3_9.SW0.out8
edge CGRA0.PE_3_9.SW0.in3 CGRA0.PE_3_9.SW0.out0
edge CGRA0.PE_3_9.SW0.in3 CGRA0.PE_3_9.SW0.out1
edge CGRA0.PE_3_9.SW0.in3 CGRA0.PE_3_9.SW0.out2
edge CGRA0.PE_3_9.SW0.in3 CGRA0.PE_3_9.SW0.out3
edge CGRA0.PE_3_9.SW0.in4 CGRA0.PE_3_9.SW0.out0
edge CGRA0.PE_3_9.SW0.in4 CGRA0.PE_3_9.SW0.out1
edge CGRA0.PE_3_9.SW0.in4 CGRA0.PE_3_9.SW0.out2
edge CGRA0.PE_3_9.SW0.in4 CGRA0.PE_3_9.SW0.out3
edge CGRA0.PE_3_9.SW0.in4 CGRA0.PE_3_9.SW0.out4
edge CGRA0.PE_3_9.SW0.in4 CGRA0.PE_3_9.SW0.out5
edge CGRA0.PE_3_9.SW0.in4 CGRA0.PE_3_9.SW0.out6
edge CGRA0.PE_3_9.SW0.in4 CGRA0.PE_3_9.SW0.out7
edge CGRA0.PE_3_9.SW0.in4 CGRA0.PE_3_9.SW0.out8
edge CGRA0.PE_3_9.SW0.in5 CGRA0.PE_3_9.SW0.out0
edge CGRA0.PE_3_9.SW0.in5 CGRA0.PE_3_9.SW0.out1
edge CGRA0.PE_3_9.SW0.in5 CGRA0.PE_3_9.SW0.out2
edge CGRA0.PE_3_9.SW0.in5 CGRA0.PE_3_9.SW0.out3
edge CGRA0.PE_3_9.SW0.in5 CGRA0.PE_3_9.SW0.out4
edge CGRA0.PE_3_9.SW0.in5 CGRA0.PE_3_9.SW0.out5
edge CGRA0.PE_3_9.SW0.in5 CGRA0.PE_3_9.SW0.out6
edge CGRA0.PE_3_9.SW0.in5 CGRA0.PE_3_9.SW0.out7
edge CGRA0.PE_3_9.SW0.in5 CGRA0.PE_3_9.SW0.out8
edge CGRA0.PE_3_9.SW0.in6 CGRA0.PE_3_9.SW0.out0
edge CGRA0.PE_3_9.SW0.in6 CGRA0.PE_3_9.SW0.out1
edge CGRA0.PE_3_9.SW0.in6 CGRA0.PE_3_9.SW0.out2
edge CGRA0.PE_3_9.SW0.in6 CGRA0.PE_3_9.SW0.out3
edge CGRA0.PE_3_9.SW0.in6 CGRA0.PE_3_9.SW0.out4
edge CGRA0.PE_3_9.SW0.in6 CGRA0.PE_3_9.SW0.out5
edge CGRA0.PE_3_9.SW0.in6 CGRA0.PE_3_9.SW0.out6
edge CGRA0.PE_3_9.SW0.in6 CGRA0.PE_3_9.SW0.out7
edge CGRA0.PE_3_9.SW0.in6 CGRA0.PE_3_9.SW0.out8
edge CGRA0.PE_3_9.SW0.out0 CGRA0.PE_3_9.out0
edge CGRA0.PE_3_9.SW0.out1 CGRA0.PE_3_9.out1
edge CGRA0.PE_3_9.SW0.out2 CGRA0.PE_3_9.out2
edge CGRA0.PE_3_9.SW0.out3 CGRA0.PE_3_9.out3
edge CGRA0.PE_3_9.SW0.out4 CGRA0.PE_3_9.FULLCONN_ALU0.in0
edge CGRA0.PE_3_9.SW0.out5 CGRA0.PE_3_9.FULLCONN_ALU0.in1
edge CGRA0.PE_3_9.SW0.out5 CGRA0.PE_3_9.REG0.in0
edge CGRA0.PE_3_9.SW0.out6 CGRA0.PE_3_9.FULLCONN_ALU0.in2
edge CGRA0.PE_3_9.SW0.out6 CGRA0.PE_3_9.REG0.in1
edge CGRA0.PE_3_9.SW0.out7 CGRA0.PE_3_9.REG0.in0
edge CGRA0.PE_3_9.SW0.out8 CGRA0.PE_3_9.REG0.in1
edge CGRA0.PE_3_9.FULLCONN_ALU0.in0 CGRA0.PE_3_9.FULLCONN_ALU0.out0
edge CGRA0.PE_3_9.FULLCONN_ALU0.in0 CGRA0.PE_3_9.FULLCONN_ALU0.out1
edge CGRA0.PE_3_9.FULLCONN_ALU0.in0 CGRA0.PE_3_9.FULLCONN_ALU0.out2
edge CGRA0.PE_3_9.FULLCONN_ALU0.in1 CGRA0.PE_3_9.FULLCONN_ALU0.out0
edge CGRA0.PE_3_9.FULLCONN_ALU0.in1 CGRA0.PE_3_9.FULLCONN_ALU0.out1
edge CGRA0.PE_3_9.FULLCONN_ALU0.in1 CGRA0.PE_3_9.FULLCONN_ALU0.out2
edge CGRA0.PE_3_9.FULLCONN_ALU0.in2 CGRA0.PE_3_9.FULLCONN_ALU0.out0
edge CGRA0.PE_3_9.FULLCONN_ALU0.in2 CGRA0.PE_3_9.FULLCONN_ALU0.out1
edge CGRA0.PE_3_9.FULLCONN_ALU0.in2 CGRA0.PE_3_9.FULLCONN_ALU0.out2
edge CGRA0.PE_3_9.FULLCONN_ALU0.in3 CGRA0.PE_3_9.FULLCONN_ALU0.out0
edge CGRA0.PE_3_9.FULLCONN_ALU0.in3 CGRA0.PE_3_9.FULLCONN_ALU0.out1
edge CGRA0.PE_3_9.FULLCONN_ALU0.in3 CGRA0.PE_3_9.FULLCONN_ALU0.out2
edge CGRA0.PE_3_9.FULLCONN_ALU0.out0 CGRA0.PE_3_9.ALU0.in0
edge CGRA0.PE_3_9.FULLCONN_ALU0.out1 CGRA0.PE_3_9.ALU0.in1
edge CGRA0.PE_3_9.FULLCONN_ALU0.out2 CGRA0.PE_3_9.ALU0.in2
edge CGRA0.PE_4_0.in0 CGRA0.PE_4_0.SW0.in0
edge CGRA0.PE_4_0.in1 CGRA0.PE_4_0.SW0.in1
edge CGRA0.PE_4_0.in2 CGRA0.PE_4_0.SW0.in2
edge CGRA0.PE_4_0.in3 CGRA0.PE_4_0.SW0.in3
edge CGRA0.PE_4_0.out0 CGRA0.PE_3_0.in0
edge CGRA0.PE_4_0.out0 CGRA0.mem_0.in16
edge CGRA0.PE_4_0.out0 CGRA0.mem_10.in16
edge CGRA0.PE_4_0.out1 CGRA0.PE_4_1.in1
edge CGRA0.PE_4_0.out1 CGRA0.mem_0.in17
edge CGRA0.PE_4_0.out1 CGRA0.mem_10.in17
edge CGRA0.PE_4_0.out2 CGRA0.PE_5_0.in2
edge CGRA0.PE_4_0.out2 CGRA0.mem_0.in18
edge CGRA0.PE_4_0.out2 CGRA0.mem_10.in18
edge CGRA0.PE_4_0.out3 CGRA0.mem_0.in19
edge CGRA0.PE_4_0.out3 CGRA0.mem_10.in19
edge CGRA0.PE_4_0.ALU0 CGRA0.PE_4_0.ALU0.out0
edge CGRA0.PE_4_0.ALU0.in0 CGRA0.PE_4_0.ALU0
edge CGRA0.PE_4_0.ALU0.in1 CGRA0.PE_4_0.ALU0
edge CGRA0.PE_4_0.ALU0.in2 CGRA0.PE_4_0.ALU0
edge CGRA0.PE_4_0.ALU0.out0 CGRA0.PE_4_0.SW0.in4
edge CGRA0.PE_4_0.CONST0 CGRA0.PE_4_0.CONST0.out0
edge CGRA0.PE_4_0.CONST0.in0 CGRA0.PE_4_0.CONST0
edge CGRA0.PE_4_0.CONST0.out0 CGRA0.PE_4_0.SW0.in5
edge CGRA0.PE_4_0.CONST0.out0 CGRA0.PE_4_0.FULLCONN_ALU0.in3
edge CGRA0.PE_4_0.REG0 CGRA0.PE_4_0.REG0.out0
edge CGRA0.PE_4_0.REG0.in0 CGRA0.PE_4_0.REG0
edge CGRA0.PE_4_0.REG0.in1 CGRA0.PE_4_0.REG0
edge CGRA0.PE_4_0.REG0.out0 CGRA0.PE_4_0.SW0.in5
edge CGRA0.PE_4_0.REG0.out0 CGRA0.PE_4_0.SW0.in6
edge CGRA0.PE_4_0.SW0.in0 CGRA0.PE_4_0.SW0.out0
edge CGRA0.PE_4_0.SW0.in0 CGRA0.PE_4_0.SW0.out1
edge CGRA0.PE_4_0.SW0.in0 CGRA0.PE_4_0.SW0.out2
edge CGRA0.PE_4_0.SW0.in0 CGRA0.PE_4_0.SW0.out3
edge CGRA0.PE_4_0.SW0.in0 CGRA0.PE_4_0.SW0.out4
edge CGRA0.PE_4_0.SW0.in0 CGRA0.PE_4_0.SW0.out5
edge CGRA0.PE_4_0.SW0.in0 CGRA0.PE_4_0.SW0.out6
edge CGRA0.PE_4_0.SW0.in0 CGRA0.PE_4_0.SW0.out7
edge CGRA0.PE_4_0.SW0.in0 CGRA0.PE_4_0.SW0.out8
edge CGRA0.PE_4_0.SW0.in0 CGRA0.PE_4_0.SW0.out0
edge CGRA0.PE_4_0.SW0.in0 CGRA0.PE_4_0.SW0.out1
edge CGRA0.PE_4_0.SW0.in0 CGRA0.PE_4_0.SW0.out2
edge CGRA0.PE_4_0.SW0.in0 CGRA0.PE_4_0.SW0.out3
edge CGRA0.PE_4_0.SW0.in1 CGRA0.PE_4_0.SW0.out0
edge CGRA0.PE_4_0.SW0.in1 CGRA0.PE_4_0.SW0.out1
edge CGRA0.PE_4_0.SW0.in1 CGRA0.PE_4_0.SW0.out2
edge CGRA0.PE_4_0.SW0.in1 CGRA0.PE_4_0.SW0.out3
edge CGRA0.PE_4_0.SW0.in1 CGRA0.PE_4_0.SW0.out4
edge CGRA0.PE_4_0.SW0.in1 CGRA0.PE_4_0.SW0.out5
edge CGRA0.PE_4_0.SW0.in1 CGRA0.PE_4_0.SW0.out6
edge CGRA0.PE_4_0.SW0.in1 CGRA0.PE_4_0.SW0.out7
edge CGRA0.PE_4_0.SW0.in1 CGRA0.PE_4_0.SW0.out8
edge CGRA0.PE_4_0.SW0.in1 CGRA0.PE_4_0.SW0.out0
edge CGRA0.PE_4_0.SW0.in1 CGRA0.PE_4_0.SW0.out1
edge CGRA0.PE_4_0.SW0.in1 CGRA0.PE_4_0.SW0.out2
edge CGRA0.PE_4_0.SW0.in1 CGRA0.PE_4_0.SW0.out3
edge CGRA0.PE_4_0.SW0.in2 CGRA0.PE_4_0.SW0.out0
edge CGRA0.PE_4_0.SW0.in2 CGRA0.PE_4_0.SW0.out1
edge CGRA0.PE_4_0.SW0.in2 CGRA0.PE_4_0.SW0.out2
edge CGRA0.PE_4_0.SW0.in2 CGRA0.PE_4_0.SW0.out3
edge CGRA0.PE_4_0.SW0.in2 CGRA0.PE_4_0.SW0.out4
edge CGRA0.PE_4_0.SW0.in2 CGRA0.PE_4_0.SW0.out5
edge CGRA0.PE_4_0.SW0.in2 CGRA0.PE_4_0.SW0.out6
edge CGRA0.PE_4_0.SW0.in2 CGRA0.PE_4_0.SW0.out7
edge CGRA0.PE_4_0.SW0.in2 CGRA0.PE_4_0.SW0.out8
edge CGRA0.PE_4_0.SW0.in2 CGRA0.PE_4_0.SW0.out0
edge CGRA0.PE_4_0.SW0.in2 CGRA0.PE_4_0.SW0.out1
edge CGRA0.PE_4_0.SW0.in2 CGRA0.PE_4_0.SW0.out2
edge CGRA0.PE_4_0.SW0.in2 CGRA0.PE_4_0.SW0.out3
edge CGRA0.PE_4_0.SW0.in3 CGRA0.PE_4_0.SW0.out0
edge CGRA0.PE_4_0.SW0.in3 CGRA0.PE_4_0.SW0.out1
edge CGRA0.PE_4_0.SW0.in3 CGRA0.PE_4_0.SW0.out2
edge CGRA0.PE_4_0.SW0.in3 CGRA0.PE_4_0.SW0.out3
edge CGRA0.PE_4_0.SW0.in3 CGRA0.PE_4_0.SW0.out4
edge CGRA0.PE_4_0.SW0.in3 CGRA0.PE_4_0.SW0.out5
edge CGRA0.PE_4_0.SW0.in3 CGRA0.PE_4_0.SW0.out6
edge CGRA0.PE_4_0.SW0.in3 CGRA0.PE_4_0.SW0.out7
edge CGRA0.PE_4_0.SW0.in3 CGRA0.PE_4_0.SW0.out8
edge CGRA0.PE_4_0.SW0.in3 CGRA0.PE_4_0.SW0.out0
edge CGRA0.PE_4_0.SW0.in3 CGRA0.PE_4_0.SW0.out1
edge CGRA0.PE_4_0.SW0.in3 CGRA0.PE_4_0.SW0.out2
edge CGRA0.PE_4_0.SW0.in3 CGRA0.PE_4_0.SW0.out3
edge CGRA0.PE_4_0.SW0.in4 CGRA0.PE_4_0.SW0.out0
edge CGRA0.PE_4_0.SW0.in4 CGRA0.PE_4_0.SW0.out1
edge CGRA0.PE_4_0.SW0.in4 CGRA0.PE_4_0.SW0.out2
edge CGRA0.PE_4_0.SW0.in4 CGRA0.PE_4_0.SW0.out3
edge CGRA0.PE_4_0.SW0.in4 CGRA0.PE_4_0.SW0.out4
edge CGRA0.PE_4_0.SW0.in4 CGRA0.PE_4_0.SW0.out5
edge CGRA0.PE_4_0.SW0.in4 CGRA0.PE_4_0.SW0.out6
edge CGRA0.PE_4_0.SW0.in4 CGRA0.PE_4_0.SW0.out7
edge CGRA0.PE_4_0.SW0.in4 CGRA0.PE_4_0.SW0.out8
edge CGRA0.PE_4_0.SW0.in5 CGRA0.PE_4_0.SW0.out0
edge CGRA0.PE_4_0.SW0.in5 CGRA0.PE_4_0.SW0.out1
edge CGRA0.PE_4_0.SW0.in5 CGRA0.PE_4_0.SW0.out2
edge CGRA0.PE_4_0.SW0.in5 CGRA0.PE_4_0.SW0.out3
edge CGRA0.PE_4_0.SW0.in5 CGRA0.PE_4_0.SW0.out4
edge CGRA0.PE_4_0.SW0.in5 CGRA0.PE_4_0.SW0.out5
edge CGRA0.PE_4_0.SW0.in5 CGRA0.PE_4_0.SW0.out6
edge CGRA0.PE_4_0.SW0.in5 CGRA0.PE_4_0.SW0.out7
edge CGRA0.PE_4_0.SW0.in5 CGRA0.PE_4_0.SW0.out8
edge CGRA0.PE_4_0.SW0.in6 CGRA0.PE_4_0.SW0.out0
edge CGRA0.PE_4_0.SW0.in6 CGRA0.PE_4_0.SW0.out1
edge CGRA0.PE_4_0.SW0.in6 CGRA0.PE_4_0.SW0.out2
edge CGRA0.PE_4_0.SW0.in6 CGRA0.PE_4_0.SW0.out3
edge CGRA0.PE_4_0.SW0.in6 CGRA0.PE_4_0.SW0.out4
edge CGRA0.PE_4_0.SW0.in6 CGRA0.PE_4_0.SW0.out5
edge CGRA0.PE_4_0.SW0.in6 CGRA0.PE_4_0.SW0.out6
edge CGRA0.PE_4_0.SW0.in6 CGRA0.PE_4_0.SW0.out7
edge CGRA0.PE_4_0.SW0.in6 CGRA0.PE_4_0.SW0.out8
edge CGRA0.PE_4_0.SW0.out0 CGRA0.PE_4_0.out0
edge CGRA0.PE_4_0.SW0.out1 CGRA0.PE_4_0.out1
edge CGRA0.PE_4_0.SW0.out2 CGRA0.PE_4_0.out2
edge CGRA0.PE_4_0.SW0.out3 CGRA0.PE_4_0.out3
edge CGRA0.PE_4_0.SW0.out4 CGRA0.PE_4_0.FULLCONN_ALU0.in0
edge CGRA0.PE_4_0.SW0.out5 CGRA0.PE_4_0.FULLCONN_ALU0.in1
edge CGRA0.PE_4_0.SW0.out5 CGRA0.PE_4_0.REG0.in0
edge CGRA0.PE_4_0.SW0.out6 CGRA0.PE_4_0.FULLCONN_ALU0.in2
edge CGRA0.PE_4_0.SW0.out6 CGRA0.PE_4_0.REG0.in1
edge CGRA0.PE_4_0.SW0.out7 CGRA0.PE_4_0.REG0.in0
edge CGRA0.PE_4_0.SW0.out8 CGRA0.PE_4_0.REG0.in1
edge CGRA0.PE_4_0.FULLCONN_ALU0.in0 CGRA0.PE_4_0.FULLCONN_ALU0.out0
edge CGRA0.PE_4_0.FULLCONN_ALU0.in0 CGRA0.PE_4_0.FULLCONN_ALU0.out1
edge CGRA0.PE_4_0.FULLCONN_ALU0.in0 CGRA0.PE_4_0.FULLCONN_ALU0.out2
edge CGRA0.PE_4_0.FULLCONN_ALU0.in1 CGRA0.PE_4_0.FULLCONN_ALU0.out0
edge CGRA0.PE_4_0.FULLCONN_ALU0.in1 CGRA0.PE_4_0.FULLCONN_ALU0.out1
edge CGRA0.PE_4_0.FULLCONN_ALU0.in1 CGRA0.PE_4_0.FULLCONN_ALU0.out2
edge CGRA0.PE_4_0.FULLCONN_ALU0.in2 CGRA0.PE_4_0.FULLCONN_ALU0.out0
edge CGRA0.PE_4_0.FULLCONN_ALU0.in2 CGRA0.PE_4_0.FULLCONN_ALU0.out1
edge CGRA0.PE_4_0.FULLCONN_ALU0.in2 CGRA0.PE_4_0.FULLCONN_ALU0.out2
edge CGRA0.PE_4_0.FULLCONN_ALU0.in3 CGRA0.PE_4_0.FULLCONN_ALU0.out0
edge CGRA0.PE_4_0.FULLCONN_ALU0.in3 CGRA0.PE_4_0.FULLCONN_ALU0.out1
edge CGRA0.PE_4_0.FULLCONN_ALU0.in3 CGRA0.PE_4_0.FULLCONN_ALU0.out2
edge CGRA0.PE_4_0.FULLCONN_ALU0.out0 CGRA0.PE_4_0.ALU0.in0
edge CGRA0.PE_4_0.FULLCONN_ALU0.out1 CGRA0.PE_4_0.ALU0.in1
edge CGRA0.PE_4_0.FULLCONN_ALU0.out2 CGRA0.PE_4_0.ALU0.in2
edge CGRA0.PE_4_1.in0 CGRA0.PE_4_1.SW0.in0
edge CGRA0.PE_4_1.in1 CGRA0.PE_4_1.SW0.in1
edge CGRA0.PE_4_1.in2 CGRA0.PE_4_1.SW0.in2
edge CGRA0.PE_4_1.in3 CGRA0.PE_4_1.SW0.in3
edge CGRA0.PE_4_1.out0 CGRA0.PE_3_1.in0
edge CGRA0.PE_4_1.out0 CGRA0.mem_0.in16
edge CGRA0.PE_4_1.out0 CGRA0.mem_10.in16
edge CGRA0.PE_4_1.out1 CGRA0.PE_4_2.in1
edge CGRA0.PE_4_1.out1 CGRA0.mem_0.in17
edge CGRA0.PE_4_1.out1 CGRA0.mem_10.in17
edge CGRA0.PE_4_1.out2 CGRA0.PE_5_1.in2
edge CGRA0.PE_4_1.out2 CGRA0.mem_0.in18
edge CGRA0.PE_4_1.out2 CGRA0.mem_10.in18
edge CGRA0.PE_4_1.out3 CGRA0.PE_4_0.in3
edge CGRA0.PE_4_1.out3 CGRA0.mem_0.in19
edge CGRA0.PE_4_1.out3 CGRA0.mem_10.in19
edge CGRA0.PE_4_1.ALU0 CGRA0.PE_4_1.ALU0.out0
edge CGRA0.PE_4_1.ALU0.in0 CGRA0.PE_4_1.ALU0
edge CGRA0.PE_4_1.ALU0.in1 CGRA0.PE_4_1.ALU0
edge CGRA0.PE_4_1.ALU0.in2 CGRA0.PE_4_1.ALU0
edge CGRA0.PE_4_1.ALU0.out0 CGRA0.PE_4_1.SW0.in4
edge CGRA0.PE_4_1.CONST0 CGRA0.PE_4_1.CONST0.out0
edge CGRA0.PE_4_1.CONST0.in0 CGRA0.PE_4_1.CONST0
edge CGRA0.PE_4_1.CONST0.out0 CGRA0.PE_4_1.SW0.in5
edge CGRA0.PE_4_1.CONST0.out0 CGRA0.PE_4_1.FULLCONN_ALU0.in3
edge CGRA0.PE_4_1.REG0 CGRA0.PE_4_1.REG0.out0
edge CGRA0.PE_4_1.REG0.in0 CGRA0.PE_4_1.REG0
edge CGRA0.PE_4_1.REG0.in1 CGRA0.PE_4_1.REG0
edge CGRA0.PE_4_1.REG0.out0 CGRA0.PE_4_1.SW0.in5
edge CGRA0.PE_4_1.REG0.out0 CGRA0.PE_4_1.SW0.in6
edge CGRA0.PE_4_1.SW0.in0 CGRA0.PE_4_1.SW0.out0
edge CGRA0.PE_4_1.SW0.in0 CGRA0.PE_4_1.SW0.out1
edge CGRA0.PE_4_1.SW0.in0 CGRA0.PE_4_1.SW0.out2
edge CGRA0.PE_4_1.SW0.in0 CGRA0.PE_4_1.SW0.out3
edge CGRA0.PE_4_1.SW0.in0 CGRA0.PE_4_1.SW0.out4
edge CGRA0.PE_4_1.SW0.in0 CGRA0.PE_4_1.SW0.out5
edge CGRA0.PE_4_1.SW0.in0 CGRA0.PE_4_1.SW0.out6
edge CGRA0.PE_4_1.SW0.in0 CGRA0.PE_4_1.SW0.out7
edge CGRA0.PE_4_1.SW0.in0 CGRA0.PE_4_1.SW0.out8
edge CGRA0.PE_4_1.SW0.in0 CGRA0.PE_4_1.SW0.out0
edge CGRA0.PE_4_1.SW0.in0 CGRA0.PE_4_1.SW0.out1
edge CGRA0.PE_4_1.SW0.in0 CGRA0.PE_4_1.SW0.out2
edge CGRA0.PE_4_1.SW0.in0 CGRA0.PE_4_1.SW0.out3
edge CGRA0.PE_4_1.SW0.in1 CGRA0.PE_4_1.SW0.out0
edge CGRA0.PE_4_1.SW0.in1 CGRA0.PE_4_1.SW0.out1
edge CGRA0.PE_4_1.SW0.in1 CGRA0.PE_4_1.SW0.out2
edge CGRA0.PE_4_1.SW0.in1 CGRA0.PE_4_1.SW0.out3
edge CGRA0.PE_4_1.SW0.in1 CGRA0.PE_4_1.SW0.out4
edge CGRA0.PE_4_1.SW0.in1 CGRA0.PE_4_1.SW0.out5
edge CGRA0.PE_4_1.SW0.in1 CGRA0.PE_4_1.SW0.out6
edge CGRA0.PE_4_1.SW0.in1 CGRA0.PE_4_1.SW0.out7
edge CGRA0.PE_4_1.SW0.in1 CGRA0.PE_4_1.SW0.out8
edge CGRA0.PE_4_1.SW0.in1 CGRA0.PE_4_1.SW0.out0
edge CGRA0.PE_4_1.SW0.in1 CGRA0.PE_4_1.SW0.out1
edge CGRA0.PE_4_1.SW0.in1 CGRA0.PE_4_1.SW0.out2
edge CGRA0.PE_4_1.SW0.in1 CGRA0.PE_4_1.SW0.out3
edge CGRA0.PE_4_1.SW0.in2 CGRA0.PE_4_1.SW0.out0
edge CGRA0.PE_4_1.SW0.in2 CGRA0.PE_4_1.SW0.out1
edge CGRA0.PE_4_1.SW0.in2 CGRA0.PE_4_1.SW0.out2
edge CGRA0.PE_4_1.SW0.in2 CGRA0.PE_4_1.SW0.out3
edge CGRA0.PE_4_1.SW0.in2 CGRA0.PE_4_1.SW0.out4
edge CGRA0.PE_4_1.SW0.in2 CGRA0.PE_4_1.SW0.out5
edge CGRA0.PE_4_1.SW0.in2 CGRA0.PE_4_1.SW0.out6
edge CGRA0.PE_4_1.SW0.in2 CGRA0.PE_4_1.SW0.out7
edge CGRA0.PE_4_1.SW0.in2 CGRA0.PE_4_1.SW0.out8
edge CGRA0.PE_4_1.SW0.in2 CGRA0.PE_4_1.SW0.out0
edge CGRA0.PE_4_1.SW0.in2 CGRA0.PE_4_1.SW0.out1
edge CGRA0.PE_4_1.SW0.in2 CGRA0.PE_4_1.SW0.out2
edge CGRA0.PE_4_1.SW0.in2 CGRA0.PE_4_1.SW0.out3
edge CGRA0.PE_4_1.SW0.in3 CGRA0.PE_4_1.SW0.out0
edge CGRA0.PE_4_1.SW0.in3 CGRA0.PE_4_1.SW0.out1
edge CGRA0.PE_4_1.SW0.in3 CGRA0.PE_4_1.SW0.out2
edge CGRA0.PE_4_1.SW0.in3 CGRA0.PE_4_1.SW0.out3
edge CGRA0.PE_4_1.SW0.in3 CGRA0.PE_4_1.SW0.out4
edge CGRA0.PE_4_1.SW0.in3 CGRA0.PE_4_1.SW0.out5
edge CGRA0.PE_4_1.SW0.in3 CGRA0.PE_4_1.SW0.out6
edge CGRA0.PE_4_1.SW0.in3 CGRA0.PE_4_1.SW0.out7
edge CGRA0.PE_4_1.SW0.in3 CGRA0.PE_4_1.SW0.out8
edge CGRA0.PE_4_1.SW0.in3 CGRA0.PE_4_1.SW0.out0
edge CGRA0.PE_4_1.SW0.in3 CGRA0.PE_4_1.SW0.out1
edge CGRA0.PE_4_1.SW0.in3 CGRA0.PE_4_1.SW0.out2
edge CGRA0.PE_4_1.SW0.in3 CGRA0.PE_4_1.SW0.out3
edge CGRA0.PE_4_1.SW0.in4 CGRA0.PE_4_1.SW0.out0
edge CGRA0.PE_4_1.SW0.in4 CGRA0.PE_4_1.SW0.out1
edge CGRA0.PE_4_1.SW0.in4 CGRA0.PE_4_1.SW0.out2
edge CGRA0.PE_4_1.SW0.in4 CGRA0.PE_4_1.SW0.out3
edge CGRA0.PE_4_1.SW0.in4 CGRA0.PE_4_1.SW0.out4
edge CGRA0.PE_4_1.SW0.in4 CGRA0.PE_4_1.SW0.out5
edge CGRA0.PE_4_1.SW0.in4 CGRA0.PE_4_1.SW0.out6
edge CGRA0.PE_4_1.SW0.in4 CGRA0.PE_4_1.SW0.out7
edge CGRA0.PE_4_1.SW0.in4 CGRA0.PE_4_1.SW0.out8
edge CGRA0.PE_4_1.SW0.in5 CGRA0.PE_4_1.SW0.out0
edge CGRA0.PE_4_1.SW0.in5 CGRA0.PE_4_1.SW0.out1
edge CGRA0.PE_4_1.SW0.in5 CGRA0.PE_4_1.SW0.out2
edge CGRA0.PE_4_1.SW0.in5 CGRA0.PE_4_1.SW0.out3
edge CGRA0.PE_4_1.SW0.in5 CGRA0.PE_4_1.SW0.out4
edge CGRA0.PE_4_1.SW0.in5 CGRA0.PE_4_1.SW0.out5
edge CGRA0.PE_4_1.SW0.in5 CGRA0.PE_4_1.SW0.out6
edge CGRA0.PE_4_1.SW0.in5 CGRA0.PE_4_1.SW0.out7
edge CGRA0.PE_4_1.SW0.in5 CGRA0.PE_4_1.SW0.out8
edge CGRA0.PE_4_1.SW0.in6 CGRA0.PE_4_1.SW0.out0
edge CGRA0.PE_4_1.SW0.in6 CGRA0.PE_4_1.SW0.out1
edge CGRA0.PE_4_1.SW0.in6 CGRA0.PE_4_1.SW0.out2
edge CGRA0.PE_4_1.SW0.in6 CGRA0.PE_4_1.SW0.out3
edge CGRA0.PE_4_1.SW0.in6 CGRA0.PE_4_1.SW0.out4
edge CGRA0.PE_4_1.SW0.in6 CGRA0.PE_4_1.SW0.out5
edge CGRA0.PE_4_1.SW0.in6 CGRA0.PE_4_1.SW0.out6
edge CGRA0.PE_4_1.SW0.in6 CGRA0.PE_4_1.SW0.out7
edge CGRA0.PE_4_1.SW0.in6 CGRA0.PE_4_1.SW0.out8
edge CGRA0.PE_4_1.SW0.out0 CGRA0.PE_4_1.out0
edge CGRA0.PE_4_1.SW0.out1 CGRA0.PE_4_1.out1
edge CGRA0.PE_4_1.SW0.out2 CGRA0.PE_4_1.out2
edge CGRA0.PE_4_1.SW0.out3 CGRA0.PE_4_1.out3
edge CGRA0.PE_4_1.SW0.out4 CGRA0.PE_4_1.FULLCONN_ALU0.in0
edge CGRA0.PE_4_1.SW0.out5 CGRA0.PE_4_1.FULLCONN_ALU0.in1
edge CGRA0.PE_4_1.SW0.out5 CGRA0.PE_4_1.REG0.in0
edge CGRA0.PE_4_1.SW0.out6 CGRA0.PE_4_1.FULLCONN_ALU0.in2
edge CGRA0.PE_4_1.SW0.out6 CGRA0.PE_4_1.REG0.in1
edge CGRA0.PE_4_1.SW0.out7 CGRA0.PE_4_1.REG0.in0
edge CGRA0.PE_4_1.SW0.out8 CGRA0.PE_4_1.REG0.in1
edge CGRA0.PE_4_1.FULLCONN_ALU0.in0 CGRA0.PE_4_1.FULLCONN_ALU0.out0
edge CGRA0.PE_4_1.FULLCONN_ALU0.in0 CGRA0.PE_4_1.FULLCONN_ALU0.out1
edge CGRA0.PE_4_1.FULLCONN_ALU0.in0 CGRA0.PE_4_1.FULLCONN_ALU0.out2
edge CGRA0.PE_4_1.FULLCONN_ALU0.in1 CGRA0.PE_4_1.FULLCONN_ALU0.out0
edge CGRA0.PE_4_1.FULLCONN_ALU0.in1 CGRA0.PE_4_1.FULLCONN_ALU0.out1
edge CGRA0.PE_4_1.FULLCONN_ALU0.in1 CGRA0.PE_4_1.FULLCONN_ALU0.out2
edge CGRA0.PE_4_1.FULLCONN_ALU0.in2 CGRA0.PE_4_1.FULLCONN_ALU0.out0
edge CGRA0.PE_4_1.FULLCONN_ALU0.in2 CGRA0.PE_4_1.FULLCONN_ALU0.out1
edge CGRA0.PE_4_1.FULLCONN_ALU0.in2 CGRA0.PE_4_1.FULLCONN_ALU0.out2
edge CGRA0.PE_4_1.FULLCONN_ALU0.in3 CGRA0.PE_4_1.FULLCONN_ALU0.out0
edge CGRA0.PE_4_1.FULLCONN_ALU0.in3 CGRA0.PE_4_1.FULLCONN_ALU0.out1
edge CGRA0.PE_4_1.FULLCONN_ALU0.in3 CGRA0.PE_4_1.FULLCONN_ALU0.out2
edge CGRA0.PE_4_1.FULLCONN_ALU0.out0 CGRA0.PE_4_1.ALU0.in0
edge CGRA0.PE_4_1.FULLCONN_ALU0.out1 CGRA0.PE_4_1.ALU0.in1
edge CGRA0.PE_4_1.FULLCONN_ALU0.out2 CGRA0.PE_4_1.ALU0.in2
edge CGRA0.PE_4_2.in0 CGRA0.PE_4_2.SW0.in0
edge CGRA0.PE_4_2.in1 CGRA0.PE_4_2.SW0.in1
edge CGRA0.PE_4_2.in2 CGRA0.PE_4_2.SW0.in2
edge CGRA0.PE_4_2.in3 CGRA0.PE_4_2.SW0.in3
edge CGRA0.PE_4_2.out0 CGRA0.PE_3_2.in0
edge CGRA0.PE_4_2.out0 CGRA0.mem_0.in16
edge CGRA0.PE_4_2.out0 CGRA0.mem_10.in16
edge CGRA0.PE_4_2.out1 CGRA0.PE_4_3.in1
edge CGRA0.PE_4_2.out1 CGRA0.mem_0.in17
edge CGRA0.PE_4_2.out1 CGRA0.mem_10.in17
edge CGRA0.PE_4_2.out2 CGRA0.PE_5_2.in2
edge CGRA0.PE_4_2.out2 CGRA0.mem_0.in18
edge CGRA0.PE_4_2.out2 CGRA0.mem_10.in18
edge CGRA0.PE_4_2.out3 CGRA0.PE_4_1.in3
edge CGRA0.PE_4_2.out3 CGRA0.mem_0.in19
edge CGRA0.PE_4_2.out3 CGRA0.mem_10.in19
edge CGRA0.PE_4_2.ALU0 CGRA0.PE_4_2.ALU0.out0
edge CGRA0.PE_4_2.ALU0.in0 CGRA0.PE_4_2.ALU0
edge CGRA0.PE_4_2.ALU0.in1 CGRA0.PE_4_2.ALU0
edge CGRA0.PE_4_2.ALU0.in2 CGRA0.PE_4_2.ALU0
edge CGRA0.PE_4_2.ALU0.out0 CGRA0.PE_4_2.SW0.in4
edge CGRA0.PE_4_2.CONST0 CGRA0.PE_4_2.CONST0.out0
edge CGRA0.PE_4_2.CONST0.in0 CGRA0.PE_4_2.CONST0
edge CGRA0.PE_4_2.CONST0.out0 CGRA0.PE_4_2.SW0.in5
edge CGRA0.PE_4_2.CONST0.out0 CGRA0.PE_4_2.FULLCONN_ALU0.in3
edge CGRA0.PE_4_2.REG0 CGRA0.PE_4_2.REG0.out0
edge CGRA0.PE_4_2.REG0.in0 CGRA0.PE_4_2.REG0
edge CGRA0.PE_4_2.REG0.in1 CGRA0.PE_4_2.REG0
edge CGRA0.PE_4_2.REG0.out0 CGRA0.PE_4_2.SW0.in5
edge CGRA0.PE_4_2.REG0.out0 CGRA0.PE_4_2.SW0.in6
edge CGRA0.PE_4_2.SW0.in0 CGRA0.PE_4_2.SW0.out0
edge CGRA0.PE_4_2.SW0.in0 CGRA0.PE_4_2.SW0.out1
edge CGRA0.PE_4_2.SW0.in0 CGRA0.PE_4_2.SW0.out2
edge CGRA0.PE_4_2.SW0.in0 CGRA0.PE_4_2.SW0.out3
edge CGRA0.PE_4_2.SW0.in0 CGRA0.PE_4_2.SW0.out4
edge CGRA0.PE_4_2.SW0.in0 CGRA0.PE_4_2.SW0.out5
edge CGRA0.PE_4_2.SW0.in0 CGRA0.PE_4_2.SW0.out6
edge CGRA0.PE_4_2.SW0.in0 CGRA0.PE_4_2.SW0.out7
edge CGRA0.PE_4_2.SW0.in0 CGRA0.PE_4_2.SW0.out8
edge CGRA0.PE_4_2.SW0.in0 CGRA0.PE_4_2.SW0.out0
edge CGRA0.PE_4_2.SW0.in0 CGRA0.PE_4_2.SW0.out1
edge CGRA0.PE_4_2.SW0.in0 CGRA0.PE_4_2.SW0.out2
edge CGRA0.PE_4_2.SW0.in0 CGRA0.PE_4_2.SW0.out3
edge CGRA0.PE_4_2.SW0.in1 CGRA0.PE_4_2.SW0.out0
edge CGRA0.PE_4_2.SW0.in1 CGRA0.PE_4_2.SW0.out1
edge CGRA0.PE_4_2.SW0.in1 CGRA0.PE_4_2.SW0.out2
edge CGRA0.PE_4_2.SW0.in1 CGRA0.PE_4_2.SW0.out3
edge CGRA0.PE_4_2.SW0.in1 CGRA0.PE_4_2.SW0.out4
edge CGRA0.PE_4_2.SW0.in1 CGRA0.PE_4_2.SW0.out5
edge CGRA0.PE_4_2.SW0.in1 CGRA0.PE_4_2.SW0.out6
edge CGRA0.PE_4_2.SW0.in1 CGRA0.PE_4_2.SW0.out7
edge CGRA0.PE_4_2.SW0.in1 CGRA0.PE_4_2.SW0.out8
edge CGRA0.PE_4_2.SW0.in1 CGRA0.PE_4_2.SW0.out0
edge CGRA0.PE_4_2.SW0.in1 CGRA0.PE_4_2.SW0.out1
edge CGRA0.PE_4_2.SW0.in1 CGRA0.PE_4_2.SW0.out2
edge CGRA0.PE_4_2.SW0.in1 CGRA0.PE_4_2.SW0.out3
edge CGRA0.PE_4_2.SW0.in2 CGRA0.PE_4_2.SW0.out0
edge CGRA0.PE_4_2.SW0.in2 CGRA0.PE_4_2.SW0.out1
edge CGRA0.PE_4_2.SW0.in2 CGRA0.PE_4_2.SW0.out2
edge CGRA0.PE_4_2.SW0.in2 CGRA0.PE_4_2.SW0.out3
edge CGRA0.PE_4_2.SW0.in2 CGRA0.PE_4_2.SW0.out4
edge CGRA0.PE_4_2.SW0.in2 CGRA0.PE_4_2.SW0.out5
edge CGRA0.PE_4_2.SW0.in2 CGRA0.PE_4_2.SW0.out6
edge CGRA0.PE_4_2.SW0.in2 CGRA0.PE_4_2.SW0.out7
edge CGRA0.PE_4_2.SW0.in2 CGRA0.PE_4_2.SW0.out8
edge CGRA0.PE_4_2.SW0.in2 CGRA0.PE_4_2.SW0.out0
edge CGRA0.PE_4_2.SW0.in2 CGRA0.PE_4_2.SW0.out1
edge CGRA0.PE_4_2.SW0.in2 CGRA0.PE_4_2.SW0.out2
edge CGRA0.PE_4_2.SW0.in2 CGRA0.PE_4_2.SW0.out3
edge CGRA0.PE_4_2.SW0.in3 CGRA0.PE_4_2.SW0.out0
edge CGRA0.PE_4_2.SW0.in3 CGRA0.PE_4_2.SW0.out1
edge CGRA0.PE_4_2.SW0.in3 CGRA0.PE_4_2.SW0.out2
edge CGRA0.PE_4_2.SW0.in3 CGRA0.PE_4_2.SW0.out3
edge CGRA0.PE_4_2.SW0.in3 CGRA0.PE_4_2.SW0.out4
edge CGRA0.PE_4_2.SW0.in3 CGRA0.PE_4_2.SW0.out5
edge CGRA0.PE_4_2.SW0.in3 CGRA0.PE_4_2.SW0.out6
edge CGRA0.PE_4_2.SW0.in3 CGRA0.PE_4_2.SW0.out7
edge CGRA0.PE_4_2.SW0.in3 CGRA0.PE_4_2.SW0.out8
edge CGRA0.PE_4_2.SW0.in3 CGRA0.PE_4_2.SW0.out0
edge CGRA0.PE_4_2.SW0.in3 CGRA0.PE_4_2.SW0.out1
edge CGRA0.PE_4_2.SW0.in3 CGRA0.PE_4_2.SW0.out2
edge CGRA0.PE_4_2.SW0.in3 CGRA0.PE_4_2.SW0.out3
edge CGRA0.PE_4_2.SW0.in4 CGRA0.PE_4_2.SW0.out0
edge CGRA0.PE_4_2.SW0.in4 CGRA0.PE_4_2.SW0.out1
edge CGRA0.PE_4_2.SW0.in4 CGRA0.PE_4_2.SW0.out2
edge CGRA0.PE_4_2.SW0.in4 CGRA0.PE_4_2.SW0.out3
edge CGRA0.PE_4_2.SW0.in4 CGRA0.PE_4_2.SW0.out4
edge CGRA0.PE_4_2.SW0.in4 CGRA0.PE_4_2.SW0.out5
edge CGRA0.PE_4_2.SW0.in4 CGRA0.PE_4_2.SW0.out6
edge CGRA0.PE_4_2.SW0.in4 CGRA0.PE_4_2.SW0.out7
edge CGRA0.PE_4_2.SW0.in4 CGRA0.PE_4_2.SW0.out8
edge CGRA0.PE_4_2.SW0.in5 CGRA0.PE_4_2.SW0.out0
edge CGRA0.PE_4_2.SW0.in5 CGRA0.PE_4_2.SW0.out1
edge CGRA0.PE_4_2.SW0.in5 CGRA0.PE_4_2.SW0.out2
edge CGRA0.PE_4_2.SW0.in5 CGRA0.PE_4_2.SW0.out3
edge CGRA0.PE_4_2.SW0.in5 CGRA0.PE_4_2.SW0.out4
edge CGRA0.PE_4_2.SW0.in5 CGRA0.PE_4_2.SW0.out5
edge CGRA0.PE_4_2.SW0.in5 CGRA0.PE_4_2.SW0.out6
edge CGRA0.PE_4_2.SW0.in5 CGRA0.PE_4_2.SW0.out7
edge CGRA0.PE_4_2.SW0.in5 CGRA0.PE_4_2.SW0.out8
edge CGRA0.PE_4_2.SW0.in6 CGRA0.PE_4_2.SW0.out0
edge CGRA0.PE_4_2.SW0.in6 CGRA0.PE_4_2.SW0.out1
edge CGRA0.PE_4_2.SW0.in6 CGRA0.PE_4_2.SW0.out2
edge CGRA0.PE_4_2.SW0.in6 CGRA0.PE_4_2.SW0.out3
edge CGRA0.PE_4_2.SW0.in6 CGRA0.PE_4_2.SW0.out4
edge CGRA0.PE_4_2.SW0.in6 CGRA0.PE_4_2.SW0.out5
edge CGRA0.PE_4_2.SW0.in6 CGRA0.PE_4_2.SW0.out6
edge CGRA0.PE_4_2.SW0.in6 CGRA0.PE_4_2.SW0.out7
edge CGRA0.PE_4_2.SW0.in6 CGRA0.PE_4_2.SW0.out8
edge CGRA0.PE_4_2.SW0.out0 CGRA0.PE_4_2.out0
edge CGRA0.PE_4_2.SW0.out1 CGRA0.PE_4_2.out1
edge CGRA0.PE_4_2.SW0.out2 CGRA0.PE_4_2.out2
edge CGRA0.PE_4_2.SW0.out3 CGRA0.PE_4_2.out3
edge CGRA0.PE_4_2.SW0.out4 CGRA0.PE_4_2.FULLCONN_ALU0.in0
edge CGRA0.PE_4_2.SW0.out5 CGRA0.PE_4_2.FULLCONN_ALU0.in1
edge CGRA0.PE_4_2.SW0.out5 CGRA0.PE_4_2.REG0.in0
edge CGRA0.PE_4_2.SW0.out6 CGRA0.PE_4_2.FULLCONN_ALU0.in2
edge CGRA0.PE_4_2.SW0.out6 CGRA0.PE_4_2.REG0.in1
edge CGRA0.PE_4_2.SW0.out7 CGRA0.PE_4_2.REG0.in0
edge CGRA0.PE_4_2.SW0.out8 CGRA0.PE_4_2.REG0.in1
edge CGRA0.PE_4_2.FULLCONN_ALU0.in0 CGRA0.PE_4_2.FULLCONN_ALU0.out0
edge CGRA0.PE_4_2.FULLCONN_ALU0.in0 CGRA0.PE_4_2.FULLCONN_ALU0.out1
edge CGRA0.PE_4_2.FULLCONN_ALU0.in0 CGRA0.PE_4_2.FULLCONN_ALU0.out2
edge CGRA0.PE_4_2.FULLCONN_ALU0.in1 CGRA0.PE_4_2.FULLCONN_ALU0.out0
edge CGRA0.PE_4_2.FULLCONN_ALU0.in1 CGRA0.PE_4_2.FULLCONN_ALU0.out1
edge CGRA0.PE_4_2.FULLCONN_ALU0.in1 CGRA0.PE_4_2.FULLCONN_ALU0.out2
edge CGRA0.PE_4_2.FULLCONN_ALU0.in2 CGRA0.PE_4_2.FULLCONN_ALU0.out0
edge CGRA0.PE_4_2.FULLCONN_ALU0.in2 CGRA0.PE_4_2.FULLCONN_ALU0.out1
edge CGRA0.PE_4_2.FULLCONN_ALU0.in2 CGRA0.PE_4_2.FULLCONN_ALU0.out2
edge CGRA0.PE_4_2.FULLCONN_ALU0.in3 CGRA0.PE_4_2.FULLCONN_ALU0.out0
edge CGRA0.PE_4_2.FULLCONN_ALU0.in3 CGRA0.PE_4_2.FULLCONN_ALU0.out1
edge CGRA0.PE_4_2.FULLCONN_ALU0.in3 CGRA0.PE_4_2.FULLCONN_ALU0.out2
edge CGRA0.PE_4_2.FULLCONN_ALU0.out0 CGRA0.PE_4_2.ALU0.in0
edge CGRA0.PE_4_2.FULLCONN_ALU0.out1 CGRA0.PE_4_2.ALU0.in1
edge CGRA0.PE_4_2.FULLCONN_ALU0.out2 CGRA0.PE_4_2.ALU0.in2
edge CGRA0.PE_4_3.in0 CGRA0.PE_4_3.SW0.in0
edge CGRA0.PE_4_3.in1 CGRA0.PE_4_3.SW0.in1
edge CGRA0.PE_4_3.in2 CGRA0.PE_4_3.SW0.in2
edge CGRA0.PE_4_3.in3 CGRA0.PE_4_3.SW0.in3
edge CGRA0.PE_4_3.out0 CGRA0.PE_3_3.in0
edge CGRA0.PE_4_3.out0 CGRA0.mem_0.in16
edge CGRA0.PE_4_3.out0 CGRA0.mem_10.in16
edge CGRA0.PE_4_3.out1 CGRA0.PE_4_4.in1
edge CGRA0.PE_4_3.out1 CGRA0.mem_0.in17
edge CGRA0.PE_4_3.out1 CGRA0.mem_10.in17
edge CGRA0.PE_4_3.out2 CGRA0.PE_5_3.in2
edge CGRA0.PE_4_3.out2 CGRA0.mem_0.in18
edge CGRA0.PE_4_3.out2 CGRA0.mem_10.in18
edge CGRA0.PE_4_3.out3 CGRA0.PE_4_2.in3
edge CGRA0.PE_4_3.out3 CGRA0.mem_0.in19
edge CGRA0.PE_4_3.out3 CGRA0.mem_10.in19
edge CGRA0.PE_4_3.ALU0 CGRA0.PE_4_3.ALU0.out0
edge CGRA0.PE_4_3.ALU0.in0 CGRA0.PE_4_3.ALU0
edge CGRA0.PE_4_3.ALU0.in1 CGRA0.PE_4_3.ALU0
edge CGRA0.PE_4_3.ALU0.in2 CGRA0.PE_4_3.ALU0
edge CGRA0.PE_4_3.ALU0.out0 CGRA0.PE_4_3.SW0.in4
edge CGRA0.PE_4_3.CONST0 CGRA0.PE_4_3.CONST0.out0
edge CGRA0.PE_4_3.CONST0.in0 CGRA0.PE_4_3.CONST0
edge CGRA0.PE_4_3.CONST0.out0 CGRA0.PE_4_3.SW0.in5
edge CGRA0.PE_4_3.CONST0.out0 CGRA0.PE_4_3.FULLCONN_ALU0.in3
edge CGRA0.PE_4_3.REG0 CGRA0.PE_4_3.REG0.out0
edge CGRA0.PE_4_3.REG0.in0 CGRA0.PE_4_3.REG0
edge CGRA0.PE_4_3.REG0.in1 CGRA0.PE_4_3.REG0
edge CGRA0.PE_4_3.REG0.out0 CGRA0.PE_4_3.SW0.in5
edge CGRA0.PE_4_3.REG0.out0 CGRA0.PE_4_3.SW0.in6
edge CGRA0.PE_4_3.SW0.in0 CGRA0.PE_4_3.SW0.out0
edge CGRA0.PE_4_3.SW0.in0 CGRA0.PE_4_3.SW0.out1
edge CGRA0.PE_4_3.SW0.in0 CGRA0.PE_4_3.SW0.out2
edge CGRA0.PE_4_3.SW0.in0 CGRA0.PE_4_3.SW0.out3
edge CGRA0.PE_4_3.SW0.in0 CGRA0.PE_4_3.SW0.out4
edge CGRA0.PE_4_3.SW0.in0 CGRA0.PE_4_3.SW0.out5
edge CGRA0.PE_4_3.SW0.in0 CGRA0.PE_4_3.SW0.out6
edge CGRA0.PE_4_3.SW0.in0 CGRA0.PE_4_3.SW0.out7
edge CGRA0.PE_4_3.SW0.in0 CGRA0.PE_4_3.SW0.out8
edge CGRA0.PE_4_3.SW0.in0 CGRA0.PE_4_3.SW0.out0
edge CGRA0.PE_4_3.SW0.in0 CGRA0.PE_4_3.SW0.out1
edge CGRA0.PE_4_3.SW0.in0 CGRA0.PE_4_3.SW0.out2
edge CGRA0.PE_4_3.SW0.in0 CGRA0.PE_4_3.SW0.out3
edge CGRA0.PE_4_3.SW0.in1 CGRA0.PE_4_3.SW0.out0
edge CGRA0.PE_4_3.SW0.in1 CGRA0.PE_4_3.SW0.out1
edge CGRA0.PE_4_3.SW0.in1 CGRA0.PE_4_3.SW0.out2
edge CGRA0.PE_4_3.SW0.in1 CGRA0.PE_4_3.SW0.out3
edge CGRA0.PE_4_3.SW0.in1 CGRA0.PE_4_3.SW0.out4
edge CGRA0.PE_4_3.SW0.in1 CGRA0.PE_4_3.SW0.out5
edge CGRA0.PE_4_3.SW0.in1 CGRA0.PE_4_3.SW0.out6
edge CGRA0.PE_4_3.SW0.in1 CGRA0.PE_4_3.SW0.out7
edge CGRA0.PE_4_3.SW0.in1 CGRA0.PE_4_3.SW0.out8
edge CGRA0.PE_4_3.SW0.in1 CGRA0.PE_4_3.SW0.out0
edge CGRA0.PE_4_3.SW0.in1 CGRA0.PE_4_3.SW0.out1
edge CGRA0.PE_4_3.SW0.in1 CGRA0.PE_4_3.SW0.out2
edge CGRA0.PE_4_3.SW0.in1 CGRA0.PE_4_3.SW0.out3
edge CGRA0.PE_4_3.SW0.in2 CGRA0.PE_4_3.SW0.out0
edge CGRA0.PE_4_3.SW0.in2 CGRA0.PE_4_3.SW0.out1
edge CGRA0.PE_4_3.SW0.in2 CGRA0.PE_4_3.SW0.out2
edge CGRA0.PE_4_3.SW0.in2 CGRA0.PE_4_3.SW0.out3
edge CGRA0.PE_4_3.SW0.in2 CGRA0.PE_4_3.SW0.out4
edge CGRA0.PE_4_3.SW0.in2 CGRA0.PE_4_3.SW0.out5
edge CGRA0.PE_4_3.SW0.in2 CGRA0.PE_4_3.SW0.out6
edge CGRA0.PE_4_3.SW0.in2 CGRA0.PE_4_3.SW0.out7
edge CGRA0.PE_4_3.SW0.in2 CGRA0.PE_4_3.SW0.out8
edge CGRA0.PE_4_3.SW0.in2 CGRA0.PE_4_3.SW0.out0
edge CGRA0.PE_4_3.SW0.in2 CGRA0.PE_4_3.SW0.out1
edge CGRA0.PE_4_3.SW0.in2 CGRA0.PE_4_3.SW0.out2
edge CGRA0.PE_4_3.SW0.in2 CGRA0.PE_4_3.SW0.out3
edge CGRA0.PE_4_3.SW0.in3 CGRA0.PE_4_3.SW0.out0
edge CGRA0.PE_4_3.SW0.in3 CGRA0.PE_4_3.SW0.out1
edge CGRA0.PE_4_3.SW0.in3 CGRA0.PE_4_3.SW0.out2
edge CGRA0.PE_4_3.SW0.in3 CGRA0.PE_4_3.SW0.out3
edge CGRA0.PE_4_3.SW0.in3 CGRA0.PE_4_3.SW0.out4
edge CGRA0.PE_4_3.SW0.in3 CGRA0.PE_4_3.SW0.out5
edge CGRA0.PE_4_3.SW0.in3 CGRA0.PE_4_3.SW0.out6
edge CGRA0.PE_4_3.SW0.in3 CGRA0.PE_4_3.SW0.out7
edge CGRA0.PE_4_3.SW0.in3 CGRA0.PE_4_3.SW0.out8
edge CGRA0.PE_4_3.SW0.in3 CGRA0.PE_4_3.SW0.out0
edge CGRA0.PE_4_3.SW0.in3 CGRA0.PE_4_3.SW0.out1
edge CGRA0.PE_4_3.SW0.in3 CGRA0.PE_4_3.SW0.out2
edge CGRA0.PE_4_3.SW0.in3 CGRA0.PE_4_3.SW0.out3
edge CGRA0.PE_4_3.SW0.in4 CGRA0.PE_4_3.SW0.out0
edge CGRA0.PE_4_3.SW0.in4 CGRA0.PE_4_3.SW0.out1
edge CGRA0.PE_4_3.SW0.in4 CGRA0.PE_4_3.SW0.out2
edge CGRA0.PE_4_3.SW0.in4 CGRA0.PE_4_3.SW0.out3
edge CGRA0.PE_4_3.SW0.in4 CGRA0.PE_4_3.SW0.out4
edge CGRA0.PE_4_3.SW0.in4 CGRA0.PE_4_3.SW0.out5
edge CGRA0.PE_4_3.SW0.in4 CGRA0.PE_4_3.SW0.out6
edge CGRA0.PE_4_3.SW0.in4 CGRA0.PE_4_3.SW0.out7
edge CGRA0.PE_4_3.SW0.in4 CGRA0.PE_4_3.SW0.out8
edge CGRA0.PE_4_3.SW0.in5 CGRA0.PE_4_3.SW0.out0
edge CGRA0.PE_4_3.SW0.in5 CGRA0.PE_4_3.SW0.out1
edge CGRA0.PE_4_3.SW0.in5 CGRA0.PE_4_3.SW0.out2
edge CGRA0.PE_4_3.SW0.in5 CGRA0.PE_4_3.SW0.out3
edge CGRA0.PE_4_3.SW0.in5 CGRA0.PE_4_3.SW0.out4
edge CGRA0.PE_4_3.SW0.in5 CGRA0.PE_4_3.SW0.out5
edge CGRA0.PE_4_3.SW0.in5 CGRA0.PE_4_3.SW0.out6
edge CGRA0.PE_4_3.SW0.in5 CGRA0.PE_4_3.SW0.out7
edge CGRA0.PE_4_3.SW0.in5 CGRA0.PE_4_3.SW0.out8
edge CGRA0.PE_4_3.SW0.in6 CGRA0.PE_4_3.SW0.out0
edge CGRA0.PE_4_3.SW0.in6 CGRA0.PE_4_3.SW0.out1
edge CGRA0.PE_4_3.SW0.in6 CGRA0.PE_4_3.SW0.out2
edge CGRA0.PE_4_3.SW0.in6 CGRA0.PE_4_3.SW0.out3
edge CGRA0.PE_4_3.SW0.in6 CGRA0.PE_4_3.SW0.out4
edge CGRA0.PE_4_3.SW0.in6 CGRA0.PE_4_3.SW0.out5
edge CGRA0.PE_4_3.SW0.in6 CGRA0.PE_4_3.SW0.out6
edge CGRA0.PE_4_3.SW0.in6 CGRA0.PE_4_3.SW0.out7
edge CGRA0.PE_4_3.SW0.in6 CGRA0.PE_4_3.SW0.out8
edge CGRA0.PE_4_3.SW0.out0 CGRA0.PE_4_3.out0
edge CGRA0.PE_4_3.SW0.out1 CGRA0.PE_4_3.out1
edge CGRA0.PE_4_3.SW0.out2 CGRA0.PE_4_3.out2
edge CGRA0.PE_4_3.SW0.out3 CGRA0.PE_4_3.out3
edge CGRA0.PE_4_3.SW0.out4 CGRA0.PE_4_3.FULLCONN_ALU0.in0
edge CGRA0.PE_4_3.SW0.out5 CGRA0.PE_4_3.FULLCONN_ALU0.in1
edge CGRA0.PE_4_3.SW0.out5 CGRA0.PE_4_3.REG0.in0
edge CGRA0.PE_4_3.SW0.out6 CGRA0.PE_4_3.FULLCONN_ALU0.in2
edge CGRA0.PE_4_3.SW0.out6 CGRA0.PE_4_3.REG0.in1
edge CGRA0.PE_4_3.SW0.out7 CGRA0.PE_4_3.REG0.in0
edge CGRA0.PE_4_3.SW0.out8 CGRA0.PE_4_3.REG0.in1
edge CGRA0.PE_4_3.FULLCONN_ALU0.in0 CGRA0.PE_4_3.FULLCONN_ALU0.out0
edge CGRA0.PE_4_3.FULLCONN_ALU0.in0 CGRA0.PE_4_3.FULLCONN_ALU0.out1
edge CGRA0.PE_4_3.FULLCONN_ALU0.in0 CGRA0.PE_4_3.FULLCONN_ALU0.out2
edge CGRA0.PE_4_3.FULLCONN_ALU0.in1 CGRA0.PE_4_3.FULLCONN_ALU0.out0
edge CGRA0.PE_4_3.FULLCONN_ALU0.in1 CGRA0.PE_4_3.FULLCONN_ALU0.out1
edge CGRA0.PE_4_3.FULLCONN_ALU0.in1 CGRA0.PE_4_3.FULLCONN_ALU0.out2
edge CGRA0.PE_4_3.FULLCONN_ALU0.in2 CGRA0.PE_4_3.FULLCONN_ALU0.out0
edge CGRA0.PE_4_3.FULLCONN_ALU0.in2 CGRA0.PE_4_3.FULLCONN_ALU0.out1
edge CGRA0.PE_4_3.FULLCONN_ALU0.in2 CGRA0.PE_4_3.FULLCONN_ALU0.out2
edge CGRA0.PE_4_3.FULLCONN_ALU0.in3 CGRA0.PE_4_3.FULLCONN_ALU0.out0
edge CGRA0.PE_4_3.FULLCONN_ALU0.in3 CGRA0.PE_4_3.FULLCONN_ALU0.out1
edge CGRA0.PE_4_3.FULLCONN_ALU0.in3 CGRA0.PE_4_3.FULLCONN_ALU0.out2
edge CGRA0.PE_4_3.FULLCONN_ALU0.out0 CGRA0.PE_4_3.ALU0.in0
edge CGRA0.PE_4_3.FULLCONN_ALU0.out1 CGRA0.PE_4_3.ALU0.in1
edge CGRA0.PE_4_3.FULLCONN_ALU0.out2 CGRA0.PE_4_3.ALU0.in2
edge CGRA0.PE_4_4.in0 CGRA0.PE_4_4.SW0.in0
edge CGRA0.PE_4_4.in1 CGRA0.PE_4_4.SW0.in1
edge CGRA0.PE_4_4.in2 CGRA0.PE_4_4.SW0.in2
edge CGRA0.PE_4_4.in3 CGRA0.PE_4_4.SW0.in3
edge CGRA0.PE_4_4.out0 CGRA0.PE_3_4.in0
edge CGRA0.PE_4_4.out0 CGRA0.mem_0.in16
edge CGRA0.PE_4_4.out0 CGRA0.mem_10.in16
edge CGRA0.PE_4_4.out1 CGRA0.PE_4_5.in1
edge CGRA0.PE_4_4.out1 CGRA0.mem_0.in17
edge CGRA0.PE_4_4.out1 CGRA0.mem_10.in17
edge CGRA0.PE_4_4.out2 CGRA0.PE_5_4.in2
edge CGRA0.PE_4_4.out2 CGRA0.mem_0.in18
edge CGRA0.PE_4_4.out2 CGRA0.mem_10.in18
edge CGRA0.PE_4_4.out3 CGRA0.PE_4_3.in3
edge CGRA0.PE_4_4.out3 CGRA0.mem_0.in19
edge CGRA0.PE_4_4.out3 CGRA0.mem_10.in19
edge CGRA0.PE_4_4.ALU0 CGRA0.PE_4_4.ALU0.out0
edge CGRA0.PE_4_4.ALU0.in0 CGRA0.PE_4_4.ALU0
edge CGRA0.PE_4_4.ALU0.in1 CGRA0.PE_4_4.ALU0
edge CGRA0.PE_4_4.ALU0.in2 CGRA0.PE_4_4.ALU0
edge CGRA0.PE_4_4.ALU0.out0 CGRA0.PE_4_4.SW0.in4
edge CGRA0.PE_4_4.CONST0 CGRA0.PE_4_4.CONST0.out0
edge CGRA0.PE_4_4.CONST0.in0 CGRA0.PE_4_4.CONST0
edge CGRA0.PE_4_4.CONST0.out0 CGRA0.PE_4_4.SW0.in5
edge CGRA0.PE_4_4.CONST0.out0 CGRA0.PE_4_4.FULLCONN_ALU0.in3
edge CGRA0.PE_4_4.REG0 CGRA0.PE_4_4.REG0.out0
edge CGRA0.PE_4_4.REG0.in0 CGRA0.PE_4_4.REG0
edge CGRA0.PE_4_4.REG0.in1 CGRA0.PE_4_4.REG0
edge CGRA0.PE_4_4.REG0.out0 CGRA0.PE_4_4.SW0.in5
edge CGRA0.PE_4_4.REG0.out0 CGRA0.PE_4_4.SW0.in6
edge CGRA0.PE_4_4.SW0.in0 CGRA0.PE_4_4.SW0.out0
edge CGRA0.PE_4_4.SW0.in0 CGRA0.PE_4_4.SW0.out1
edge CGRA0.PE_4_4.SW0.in0 CGRA0.PE_4_4.SW0.out2
edge CGRA0.PE_4_4.SW0.in0 CGRA0.PE_4_4.SW0.out3
edge CGRA0.PE_4_4.SW0.in0 CGRA0.PE_4_4.SW0.out4
edge CGRA0.PE_4_4.SW0.in0 CGRA0.PE_4_4.SW0.out5
edge CGRA0.PE_4_4.SW0.in0 CGRA0.PE_4_4.SW0.out6
edge CGRA0.PE_4_4.SW0.in0 CGRA0.PE_4_4.SW0.out7
edge CGRA0.PE_4_4.SW0.in0 CGRA0.PE_4_4.SW0.out8
edge CGRA0.PE_4_4.SW0.in0 CGRA0.PE_4_4.SW0.out0
edge CGRA0.PE_4_4.SW0.in0 CGRA0.PE_4_4.SW0.out1
edge CGRA0.PE_4_4.SW0.in0 CGRA0.PE_4_4.SW0.out2
edge CGRA0.PE_4_4.SW0.in0 CGRA0.PE_4_4.SW0.out3
edge CGRA0.PE_4_4.SW0.in1 CGRA0.PE_4_4.SW0.out0
edge CGRA0.PE_4_4.SW0.in1 CGRA0.PE_4_4.SW0.out1
edge CGRA0.PE_4_4.SW0.in1 CGRA0.PE_4_4.SW0.out2
edge CGRA0.PE_4_4.SW0.in1 CGRA0.PE_4_4.SW0.out3
edge CGRA0.PE_4_4.SW0.in1 CGRA0.PE_4_4.SW0.out4
edge CGRA0.PE_4_4.SW0.in1 CGRA0.PE_4_4.SW0.out5
edge CGRA0.PE_4_4.SW0.in1 CGRA0.PE_4_4.SW0.out6
edge CGRA0.PE_4_4.SW0.in1 CGRA0.PE_4_4.SW0.out7
edge CGRA0.PE_4_4.SW0.in1 CGRA0.PE_4_4.SW0.out8
edge CGRA0.PE_4_4.SW0.in1 CGRA0.PE_4_4.SW0.out0
edge CGRA0.PE_4_4.SW0.in1 CGRA0.PE_4_4.SW0.out1
edge CGRA0.PE_4_4.SW0.in1 CGRA0.PE_4_4.SW0.out2
edge CGRA0.PE_4_4.SW0.in1 CGRA0.PE_4_4.SW0.out3
edge CGRA0.PE_4_4.SW0.in2 CGRA0.PE_4_4.SW0.out0
edge CGRA0.PE_4_4.SW0.in2 CGRA0.PE_4_4.SW0.out1
edge CGRA0.PE_4_4.SW0.in2 CGRA0.PE_4_4.SW0.out2
edge CGRA0.PE_4_4.SW0.in2 CGRA0.PE_4_4.SW0.out3
edge CGRA0.PE_4_4.SW0.in2 CGRA0.PE_4_4.SW0.out4
edge CGRA0.PE_4_4.SW0.in2 CGRA0.PE_4_4.SW0.out5
edge CGRA0.PE_4_4.SW0.in2 CGRA0.PE_4_4.SW0.out6
edge CGRA0.PE_4_4.SW0.in2 CGRA0.PE_4_4.SW0.out7
edge CGRA0.PE_4_4.SW0.in2 CGRA0.PE_4_4.SW0.out8
edge CGRA0.PE_4_4.SW0.in2 CGRA0.PE_4_4.SW0.out0
edge CGRA0.PE_4_4.SW0.in2 CGRA0.PE_4_4.SW0.out1
edge CGRA0.PE_4_4.SW0.in2 CGRA0.PE_4_4.SW0.out2
edge CGRA0.PE_4_4.SW0.in2 CGRA0.PE_4_4.SW0.out3
edge CGRA0.PE_4_4.SW0.in3 CGRA0.PE_4_4.SW0.out0
edge CGRA0.PE_4_4.SW0.in3 CGRA0.PE_4_4.SW0.out1
edge CGRA0.PE_4_4.SW0.in3 CGRA0.PE_4_4.SW0.out2
edge CGRA0.PE_4_4.SW0.in3 CGRA0.PE_4_4.SW0.out3
edge CGRA0.PE_4_4.SW0.in3 CGRA0.PE_4_4.SW0.out4
edge CGRA0.PE_4_4.SW0.in3 CGRA0.PE_4_4.SW0.out5
edge CGRA0.PE_4_4.SW0.in3 CGRA0.PE_4_4.SW0.out6
edge CGRA0.PE_4_4.SW0.in3 CGRA0.PE_4_4.SW0.out7
edge CGRA0.PE_4_4.SW0.in3 CGRA0.PE_4_4.SW0.out8
edge CGRA0.PE_4_4.SW0.in3 CGRA0.PE_4_4.SW0.out0
edge CGRA0.PE_4_4.SW0.in3 CGRA0.PE_4_4.SW0.out1
edge CGRA0.PE_4_4.SW0.in3 CGRA0.PE_4_4.SW0.out2
edge CGRA0.PE_4_4.SW0.in3 CGRA0.PE_4_4.SW0.out3
edge CGRA0.PE_4_4.SW0.in4 CGRA0.PE_4_4.SW0.out0
edge CGRA0.PE_4_4.SW0.in4 CGRA0.PE_4_4.SW0.out1
edge CGRA0.PE_4_4.SW0.in4 CGRA0.PE_4_4.SW0.out2
edge CGRA0.PE_4_4.SW0.in4 CGRA0.PE_4_4.SW0.out3
edge CGRA0.PE_4_4.SW0.in4 CGRA0.PE_4_4.SW0.out4
edge CGRA0.PE_4_4.SW0.in4 CGRA0.PE_4_4.SW0.out5
edge CGRA0.PE_4_4.SW0.in4 CGRA0.PE_4_4.SW0.out6
edge CGRA0.PE_4_4.SW0.in4 CGRA0.PE_4_4.SW0.out7
edge CGRA0.PE_4_4.SW0.in4 CGRA0.PE_4_4.SW0.out8
edge CGRA0.PE_4_4.SW0.in5 CGRA0.PE_4_4.SW0.out0
edge CGRA0.PE_4_4.SW0.in5 CGRA0.PE_4_4.SW0.out1
edge CGRA0.PE_4_4.SW0.in5 CGRA0.PE_4_4.SW0.out2
edge CGRA0.PE_4_4.SW0.in5 CGRA0.PE_4_4.SW0.out3
edge CGRA0.PE_4_4.SW0.in5 CGRA0.PE_4_4.SW0.out4
edge CGRA0.PE_4_4.SW0.in5 CGRA0.PE_4_4.SW0.out5
edge CGRA0.PE_4_4.SW0.in5 CGRA0.PE_4_4.SW0.out6
edge CGRA0.PE_4_4.SW0.in5 CGRA0.PE_4_4.SW0.out7
edge CGRA0.PE_4_4.SW0.in5 CGRA0.PE_4_4.SW0.out8
edge CGRA0.PE_4_4.SW0.in6 CGRA0.PE_4_4.SW0.out0
edge CGRA0.PE_4_4.SW0.in6 CGRA0.PE_4_4.SW0.out1
edge CGRA0.PE_4_4.SW0.in6 CGRA0.PE_4_4.SW0.out2
edge CGRA0.PE_4_4.SW0.in6 CGRA0.PE_4_4.SW0.out3
edge CGRA0.PE_4_4.SW0.in6 CGRA0.PE_4_4.SW0.out4
edge CGRA0.PE_4_4.SW0.in6 CGRA0.PE_4_4.SW0.out5
edge CGRA0.PE_4_4.SW0.in6 CGRA0.PE_4_4.SW0.out6
edge CGRA0.PE_4_4.SW0.in6 CGRA0.PE_4_4.SW0.out7
edge CGRA0.PE_4_4.SW0.in6 CGRA0.PE_4_4.SW0.out8
edge CGRA0.PE_4_4.SW0.out0 CGRA0.PE_4_4.out0
edge CGRA0.PE_4_4.SW0.out1 CGRA0.PE_4_4.out1
edge CGRA0.PE_4_4.SW0.out2 CGRA0.PE_4_4.out2
edge CGRA0.PE_4_4.SW0.out3 CGRA0.PE_4_4.out3
edge CGRA0.PE_4_4.SW0.out4 CGRA0.PE_4_4.FULLCONN_ALU0.in0
edge CGRA0.PE_4_4.SW0.out5 CGRA0.PE_4_4.FULLCONN_ALU0.in1
edge CGRA0.PE_4_4.SW0.out5 CGRA0.PE_4_4.REG0.in0
edge CGRA0.PE_4_4.SW0.out6 CGRA0.PE_4_4.FULLCONN_ALU0.in2
edge CGRA0.PE_4_4.SW0.out6 CGRA0.PE_4_4.REG0.in1
edge CGRA0.PE_4_4.SW0.out7 CGRA0.PE_4_4.REG0.in0
edge CGRA0.PE_4_4.SW0.out8 CGRA0.PE_4_4.REG0.in1
edge CGRA0.PE_4_4.FULLCONN_ALU0.in0 CGRA0.PE_4_4.FULLCONN_ALU0.out0
edge CGRA0.PE_4_4.FULLCONN_ALU0.in0 CGRA0.PE_4_4.FULLCONN_ALU0.out1
edge CGRA0.PE_4_4.FULLCONN_ALU0.in0 CGRA0.PE_4_4.FULLCONN_ALU0.out2
edge CGRA0.PE_4_4.FULLCONN_ALU0.in1 CGRA0.PE_4_4.FULLCONN_ALU0.out0
edge CGRA0.PE_4_4.FULLCONN_ALU0.in1 CGRA0.PE_4_4.FULLCONN_ALU0.out1
edge CGRA0.PE_4_4.FULLCONN_ALU0.in1 CGRA0.PE_4_4.FULLCONN_ALU0.out2
edge CGRA0.PE_4_4.FULLCONN_ALU0.in2 CGRA0.PE_4_4.FULLCONN_ALU0.out0
edge CGRA0.PE_4_4.FULLCONN_ALU0.in2 CGRA0.PE_4_4.FULLCONN_ALU0.out1
edge CGRA0.PE_4_4.FULLCONN_ALU0.in2 CGRA0.PE_4_4.FULLCONN_ALU0.out2
edge CGRA0.PE_4_4.FULLCONN_ALU0.in3 CGRA0.PE_4_4.FULLCONN_ALU0.out0
edge CGRA0.PE_4_4.FULLCONN_ALU0.in3 CGRA0.PE_4_4.FULLCONN_ALU0.out1
edge CGRA0.PE_4_4.FULLCONN_ALU0.in3 CGRA0.PE_4_4.FULLCONN_ALU0.out2
edge CGRA0.PE_4_4.FULLCONN_ALU0.out0 CGRA0.PE_4_4.ALU0.in0
edge CGRA0.PE_4_4.FULLCONN_ALU0.out1 CGRA0.PE_4_4.ALU0.in1
edge CGRA0.PE_4_4.FULLCONN_ALU0.out2 CGRA0.PE_4_4.ALU0.in2
edge CGRA0.PE_4_5.in0 CGRA0.PE_4_5.SW0.in0
edge CGRA0.PE_4_5.in1 CGRA0.PE_4_5.SW0.in1
edge CGRA0.PE_4_5.in2 CGRA0.PE_4_5.SW0.in2
edge CGRA0.PE_4_5.in3 CGRA0.PE_4_5.SW0.in3
edge CGRA0.PE_4_5.out0 CGRA0.PE_3_5.in0
edge CGRA0.PE_4_5.out0 CGRA0.mem_0.in16
edge CGRA0.PE_4_5.out0 CGRA0.mem_10.in16
edge CGRA0.PE_4_5.out1 CGRA0.PE_4_6.in1
edge CGRA0.PE_4_5.out1 CGRA0.mem_0.in17
edge CGRA0.PE_4_5.out1 CGRA0.mem_10.in17
edge CGRA0.PE_4_5.out2 CGRA0.PE_5_5.in2
edge CGRA0.PE_4_5.out2 CGRA0.mem_0.in18
edge CGRA0.PE_4_5.out2 CGRA0.mem_10.in18
edge CGRA0.PE_4_5.out3 CGRA0.PE_4_4.in3
edge CGRA0.PE_4_5.out3 CGRA0.mem_0.in19
edge CGRA0.PE_4_5.out3 CGRA0.mem_10.in19
edge CGRA0.PE_4_5.ALU0 CGRA0.PE_4_5.ALU0.out0
edge CGRA0.PE_4_5.ALU0.in0 CGRA0.PE_4_5.ALU0
edge CGRA0.PE_4_5.ALU0.in1 CGRA0.PE_4_5.ALU0
edge CGRA0.PE_4_5.ALU0.in2 CGRA0.PE_4_5.ALU0
edge CGRA0.PE_4_5.ALU0.out0 CGRA0.PE_4_5.SW0.in4
edge CGRA0.PE_4_5.CONST0 CGRA0.PE_4_5.CONST0.out0
edge CGRA0.PE_4_5.CONST0.in0 CGRA0.PE_4_5.CONST0
edge CGRA0.PE_4_5.CONST0.out0 CGRA0.PE_4_5.SW0.in5
edge CGRA0.PE_4_5.CONST0.out0 CGRA0.PE_4_5.FULLCONN_ALU0.in3
edge CGRA0.PE_4_5.REG0 CGRA0.PE_4_5.REG0.out0
edge CGRA0.PE_4_5.REG0.in0 CGRA0.PE_4_5.REG0
edge CGRA0.PE_4_5.REG0.in1 CGRA0.PE_4_5.REG0
edge CGRA0.PE_4_5.REG0.out0 CGRA0.PE_4_5.SW0.in5
edge CGRA0.PE_4_5.REG0.out0 CGRA0.PE_4_5.SW0.in6
edge CGRA0.PE_4_5.SW0.in0 CGRA0.PE_4_5.SW0.out0
edge CGRA0.PE_4_5.SW0.in0 CGRA0.PE_4_5.SW0.out1
edge CGRA0.PE_4_5.SW0.in0 CGRA0.PE_4_5.SW0.out2
edge CGRA0.PE_4_5.SW0.in0 CGRA0.PE_4_5.SW0.out3
edge CGRA0.PE_4_5.SW0.in0 CGRA0.PE_4_5.SW0.out4
edge CGRA0.PE_4_5.SW0.in0 CGRA0.PE_4_5.SW0.out5
edge CGRA0.PE_4_5.SW0.in0 CGRA0.PE_4_5.SW0.out6
edge CGRA0.PE_4_5.SW0.in0 CGRA0.PE_4_5.SW0.out7
edge CGRA0.PE_4_5.SW0.in0 CGRA0.PE_4_5.SW0.out8
edge CGRA0.PE_4_5.SW0.in0 CGRA0.PE_4_5.SW0.out0
edge CGRA0.PE_4_5.SW0.in0 CGRA0.PE_4_5.SW0.out1
edge CGRA0.PE_4_5.SW0.in0 CGRA0.PE_4_5.SW0.out2
edge CGRA0.PE_4_5.SW0.in0 CGRA0.PE_4_5.SW0.out3
edge CGRA0.PE_4_5.SW0.in1 CGRA0.PE_4_5.SW0.out0
edge CGRA0.PE_4_5.SW0.in1 CGRA0.PE_4_5.SW0.out1
edge CGRA0.PE_4_5.SW0.in1 CGRA0.PE_4_5.SW0.out2
edge CGRA0.PE_4_5.SW0.in1 CGRA0.PE_4_5.SW0.out3
edge CGRA0.PE_4_5.SW0.in1 CGRA0.PE_4_5.SW0.out4
edge CGRA0.PE_4_5.SW0.in1 CGRA0.PE_4_5.SW0.out5
edge CGRA0.PE_4_5.SW0.in1 CGRA0.PE_4_5.SW0.out6
edge CGRA0.PE_4_5.SW0.in1 CGRA0.PE_4_5.SW0.out7
edge CGRA0.PE_4_5.SW0.in1 CGRA0.PE_4_5.SW0.out8
edge CGRA0.PE_4_5.SW0.in1 CGRA0.PE_4_5.SW0.out0
edge CGRA0.PE_4_5.SW0.in1 CGRA0.PE_4_5.SW0.out1
edge CGRA0.PE_4_5.SW0.in1 CGRA0.PE_4_5.SW0.out2
edge CGRA0.PE_4_5.SW0.in1 CGRA0.PE_4_5.SW0.out3
edge CGRA0.PE_4_5.SW0.in2 CGRA0.PE_4_5.SW0.out0
edge CGRA0.PE_4_5.SW0.in2 CGRA0.PE_4_5.SW0.out1
edge CGRA0.PE_4_5.SW0.in2 CGRA0.PE_4_5.SW0.out2
edge CGRA0.PE_4_5.SW0.in2 CGRA0.PE_4_5.SW0.out3
edge CGRA0.PE_4_5.SW0.in2 CGRA0.PE_4_5.SW0.out4
edge CGRA0.PE_4_5.SW0.in2 CGRA0.PE_4_5.SW0.out5
edge CGRA0.PE_4_5.SW0.in2 CGRA0.PE_4_5.SW0.out6
edge CGRA0.PE_4_5.SW0.in2 CGRA0.PE_4_5.SW0.out7
edge CGRA0.PE_4_5.SW0.in2 CGRA0.PE_4_5.SW0.out8
edge CGRA0.PE_4_5.SW0.in2 CGRA0.PE_4_5.SW0.out0
edge CGRA0.PE_4_5.SW0.in2 CGRA0.PE_4_5.SW0.out1
edge CGRA0.PE_4_5.SW0.in2 CGRA0.PE_4_5.SW0.out2
edge CGRA0.PE_4_5.SW0.in2 CGRA0.PE_4_5.SW0.out3
edge CGRA0.PE_4_5.SW0.in3 CGRA0.PE_4_5.SW0.out0
edge CGRA0.PE_4_5.SW0.in3 CGRA0.PE_4_5.SW0.out1
edge CGRA0.PE_4_5.SW0.in3 CGRA0.PE_4_5.SW0.out2
edge CGRA0.PE_4_5.SW0.in3 CGRA0.PE_4_5.SW0.out3
edge CGRA0.PE_4_5.SW0.in3 CGRA0.PE_4_5.SW0.out4
edge CGRA0.PE_4_5.SW0.in3 CGRA0.PE_4_5.SW0.out5
edge CGRA0.PE_4_5.SW0.in3 CGRA0.PE_4_5.SW0.out6
edge CGRA0.PE_4_5.SW0.in3 CGRA0.PE_4_5.SW0.out7
edge CGRA0.PE_4_5.SW0.in3 CGRA0.PE_4_5.SW0.out8
edge CGRA0.PE_4_5.SW0.in3 CGRA0.PE_4_5.SW0.out0
edge CGRA0.PE_4_5.SW0.in3 CGRA0.PE_4_5.SW0.out1
edge CGRA0.PE_4_5.SW0.in3 CGRA0.PE_4_5.SW0.out2
edge CGRA0.PE_4_5.SW0.in3 CGRA0.PE_4_5.SW0.out3
edge CGRA0.PE_4_5.SW0.in4 CGRA0.PE_4_5.SW0.out0
edge CGRA0.PE_4_5.SW0.in4 CGRA0.PE_4_5.SW0.out1
edge CGRA0.PE_4_5.SW0.in4 CGRA0.PE_4_5.SW0.out2
edge CGRA0.PE_4_5.SW0.in4 CGRA0.PE_4_5.SW0.out3
edge CGRA0.PE_4_5.SW0.in4 CGRA0.PE_4_5.SW0.out4
edge CGRA0.PE_4_5.SW0.in4 CGRA0.PE_4_5.SW0.out5
edge CGRA0.PE_4_5.SW0.in4 CGRA0.PE_4_5.SW0.out6
edge CGRA0.PE_4_5.SW0.in4 CGRA0.PE_4_5.SW0.out7
edge CGRA0.PE_4_5.SW0.in4 CGRA0.PE_4_5.SW0.out8
edge CGRA0.PE_4_5.SW0.in5 CGRA0.PE_4_5.SW0.out0
edge CGRA0.PE_4_5.SW0.in5 CGRA0.PE_4_5.SW0.out1
edge CGRA0.PE_4_5.SW0.in5 CGRA0.PE_4_5.SW0.out2
edge CGRA0.PE_4_5.SW0.in5 CGRA0.PE_4_5.SW0.out3
edge CGRA0.PE_4_5.SW0.in5 CGRA0.PE_4_5.SW0.out4
edge CGRA0.PE_4_5.SW0.in5 CGRA0.PE_4_5.SW0.out5
edge CGRA0.PE_4_5.SW0.in5 CGRA0.PE_4_5.SW0.out6
edge CGRA0.PE_4_5.SW0.in5 CGRA0.PE_4_5.SW0.out7
edge CGRA0.PE_4_5.SW0.in5 CGRA0.PE_4_5.SW0.out8
edge CGRA0.PE_4_5.SW0.in6 CGRA0.PE_4_5.SW0.out0
edge CGRA0.PE_4_5.SW0.in6 CGRA0.PE_4_5.SW0.out1
edge CGRA0.PE_4_5.SW0.in6 CGRA0.PE_4_5.SW0.out2
edge CGRA0.PE_4_5.SW0.in6 CGRA0.PE_4_5.SW0.out3
edge CGRA0.PE_4_5.SW0.in6 CGRA0.PE_4_5.SW0.out4
edge CGRA0.PE_4_5.SW0.in6 CGRA0.PE_4_5.SW0.out5
edge CGRA0.PE_4_5.SW0.in6 CGRA0.PE_4_5.SW0.out6
edge CGRA0.PE_4_5.SW0.in6 CGRA0.PE_4_5.SW0.out7
edge CGRA0.PE_4_5.SW0.in6 CGRA0.PE_4_5.SW0.out8
edge CGRA0.PE_4_5.SW0.out0 CGRA0.PE_4_5.out0
edge CGRA0.PE_4_5.SW0.out1 CGRA0.PE_4_5.out1
edge CGRA0.PE_4_5.SW0.out2 CGRA0.PE_4_5.out2
edge CGRA0.PE_4_5.SW0.out3 CGRA0.PE_4_5.out3
edge CGRA0.PE_4_5.SW0.out4 CGRA0.PE_4_5.FULLCONN_ALU0.in0
edge CGRA0.PE_4_5.SW0.out5 CGRA0.PE_4_5.FULLCONN_ALU0.in1
edge CGRA0.PE_4_5.SW0.out5 CGRA0.PE_4_5.REG0.in0
edge CGRA0.PE_4_5.SW0.out6 CGRA0.PE_4_5.FULLCONN_ALU0.in2
edge CGRA0.PE_4_5.SW0.out6 CGRA0.PE_4_5.REG0.in1
edge CGRA0.PE_4_5.SW0.out7 CGRA0.PE_4_5.REG0.in0
edge CGRA0.PE_4_5.SW0.out8 CGRA0.PE_4_5.REG0.in1
edge CGRA0.PE_4_5.FULLCONN_ALU0.in0 CGRA0.PE_4_5.FULLCONN_ALU0.out0
edge CGRA0.PE_4_5.FULLCONN_ALU0.in0 CGRA0.PE_4_5.FULLCONN_ALU0.out1
edge CGRA0.PE_4_5.FULLCONN_ALU0.in0 CGRA0.PE_4_5.FULLCONN_ALU0.out2
edge CGRA0.PE_4_5.FULLCONN_ALU0.in1 CGRA0.PE_4_5.FULLCONN_ALU0.out0
edge CGRA0.PE_4_5.FULLCONN_ALU0.in1 CGRA0.PE_4_5.FULLCONN_ALU0.out1
edge CGRA0.PE_4_5.FULLCONN_ALU0.in1 CGRA0.PE_4_5.FULLCONN_ALU0.out2
edge CGRA0.PE_4_5.FULLCONN_ALU0.in2 CGRA0.PE_4_5.FULLCONN_ALU0.out0
edge CGRA0.PE_4_5.FULLCONN_ALU0.in2 CGRA0.PE_4_5.FULLCONN_ALU0.out1
edge CGRA0.PE_4_5.FULLCONN_ALU0.in2 CGRA0.PE_4_5.FULLCONN_ALU0.out2
edge CGRA0.PE_4_5.FULLCONN_ALU0.in3 CGRA0.PE_4_5.FULLCONN_ALU0.out0
edge CGRA0.PE_4_5.FULLCONN_ALU0.in3 CGRA0.PE_4_5.FULLCONN_ALU0.out1
edge CGRA0.PE_4_5.FULLCONN_ALU0.in3 CGRA0.PE_4_5.FULLCONN_ALU0.out2
edge CGRA0.PE_4_5.FULLCONN_ALU0.out0 CGRA0.PE_4_5.ALU0.in0
edge CGRA0.PE_4_5.FULLCONN_ALU0.out1 CGRA0.PE_4_5.ALU0.in1
edge CGRA0.PE_4_5.FULLCONN_ALU0.out2 CGRA0.PE_4_5.ALU0.in2
edge CGRA0.PE_4_6.in0 CGRA0.PE_4_6.SW0.in0
edge CGRA0.PE_4_6.in1 CGRA0.PE_4_6.SW0.in1
edge CGRA0.PE_4_6.in2 CGRA0.PE_4_6.SW0.in2
edge CGRA0.PE_4_6.in3 CGRA0.PE_4_6.SW0.in3
edge CGRA0.PE_4_6.out0 CGRA0.PE_3_6.in0
edge CGRA0.PE_4_6.out0 CGRA0.mem_0.in16
edge CGRA0.PE_4_6.out0 CGRA0.mem_10.in16
edge CGRA0.PE_4_6.out1 CGRA0.PE_4_7.in1
edge CGRA0.PE_4_6.out1 CGRA0.mem_0.in17
edge CGRA0.PE_4_6.out1 CGRA0.mem_10.in17
edge CGRA0.PE_4_6.out2 CGRA0.PE_5_6.in2
edge CGRA0.PE_4_6.out2 CGRA0.mem_0.in18
edge CGRA0.PE_4_6.out2 CGRA0.mem_10.in18
edge CGRA0.PE_4_6.out3 CGRA0.PE_4_5.in3
edge CGRA0.PE_4_6.out3 CGRA0.mem_0.in19
edge CGRA0.PE_4_6.out3 CGRA0.mem_10.in19
edge CGRA0.PE_4_6.ALU0 CGRA0.PE_4_6.ALU0.out0
edge CGRA0.PE_4_6.ALU0.in0 CGRA0.PE_4_6.ALU0
edge CGRA0.PE_4_6.ALU0.in1 CGRA0.PE_4_6.ALU0
edge CGRA0.PE_4_6.ALU0.in2 CGRA0.PE_4_6.ALU0
edge CGRA0.PE_4_6.ALU0.out0 CGRA0.PE_4_6.SW0.in4
edge CGRA0.PE_4_6.CONST0 CGRA0.PE_4_6.CONST0.out0
edge CGRA0.PE_4_6.CONST0.in0 CGRA0.PE_4_6.CONST0
edge CGRA0.PE_4_6.CONST0.out0 CGRA0.PE_4_6.SW0.in5
edge CGRA0.PE_4_6.CONST0.out0 CGRA0.PE_4_6.FULLCONN_ALU0.in3
edge CGRA0.PE_4_6.REG0 CGRA0.PE_4_6.REG0.out0
edge CGRA0.PE_4_6.REG0.in0 CGRA0.PE_4_6.REG0
edge CGRA0.PE_4_6.REG0.in1 CGRA0.PE_4_6.REG0
edge CGRA0.PE_4_6.REG0.out0 CGRA0.PE_4_6.SW0.in5
edge CGRA0.PE_4_6.REG0.out0 CGRA0.PE_4_6.SW0.in6
edge CGRA0.PE_4_6.SW0.in0 CGRA0.PE_4_6.SW0.out0
edge CGRA0.PE_4_6.SW0.in0 CGRA0.PE_4_6.SW0.out1
edge CGRA0.PE_4_6.SW0.in0 CGRA0.PE_4_6.SW0.out2
edge CGRA0.PE_4_6.SW0.in0 CGRA0.PE_4_6.SW0.out3
edge CGRA0.PE_4_6.SW0.in0 CGRA0.PE_4_6.SW0.out4
edge CGRA0.PE_4_6.SW0.in0 CGRA0.PE_4_6.SW0.out5
edge CGRA0.PE_4_6.SW0.in0 CGRA0.PE_4_6.SW0.out6
edge CGRA0.PE_4_6.SW0.in0 CGRA0.PE_4_6.SW0.out7
edge CGRA0.PE_4_6.SW0.in0 CGRA0.PE_4_6.SW0.out8
edge CGRA0.PE_4_6.SW0.in0 CGRA0.PE_4_6.SW0.out0
edge CGRA0.PE_4_6.SW0.in0 CGRA0.PE_4_6.SW0.out1
edge CGRA0.PE_4_6.SW0.in0 CGRA0.PE_4_6.SW0.out2
edge CGRA0.PE_4_6.SW0.in0 CGRA0.PE_4_6.SW0.out3
edge CGRA0.PE_4_6.SW0.in1 CGRA0.PE_4_6.SW0.out0
edge CGRA0.PE_4_6.SW0.in1 CGRA0.PE_4_6.SW0.out1
edge CGRA0.PE_4_6.SW0.in1 CGRA0.PE_4_6.SW0.out2
edge CGRA0.PE_4_6.SW0.in1 CGRA0.PE_4_6.SW0.out3
edge CGRA0.PE_4_6.SW0.in1 CGRA0.PE_4_6.SW0.out4
edge CGRA0.PE_4_6.SW0.in1 CGRA0.PE_4_6.SW0.out5
edge CGRA0.PE_4_6.SW0.in1 CGRA0.PE_4_6.SW0.out6
edge CGRA0.PE_4_6.SW0.in1 CGRA0.PE_4_6.SW0.out7
edge CGRA0.PE_4_6.SW0.in1 CGRA0.PE_4_6.SW0.out8
edge CGRA0.PE_4_6.SW0.in1 CGRA0.PE_4_6.SW0.out0
edge CGRA0.PE_4_6.SW0.in1 CGRA0.PE_4_6.SW0.out1
edge CGRA0.PE_4_6.SW0.in1 CGRA0.PE_4_6.SW0.out2
edge CGRA0.PE_4_6.SW0.in1 CGRA0.PE_4_6.SW0.out3
edge CGRA0.PE_4_6.SW0.in2 CGRA0.PE_4_6.SW0.out0
edge CGRA0.PE_4_6.SW0.in2 CGRA0.PE_4_6.SW0.out1
edge CGRA0.PE_4_6.SW0.in2 CGRA0.PE_4_6.SW0.out2
edge CGRA0.PE_4_6.SW0.in2 CGRA0.PE_4_6.SW0.out3
edge CGRA0.PE_4_6.SW0.in2 CGRA0.PE_4_6.SW0.out4
edge CGRA0.PE_4_6.SW0.in2 CGRA0.PE_4_6.SW0.out5
edge CGRA0.PE_4_6.SW0.in2 CGRA0.PE_4_6.SW0.out6
edge CGRA0.PE_4_6.SW0.in2 CGRA0.PE_4_6.SW0.out7
edge CGRA0.PE_4_6.SW0.in2 CGRA0.PE_4_6.SW0.out8
edge CGRA0.PE_4_6.SW0.in2 CGRA0.PE_4_6.SW0.out0
edge CGRA0.PE_4_6.SW0.in2 CGRA0.PE_4_6.SW0.out1
edge CGRA0.PE_4_6.SW0.in2 CGRA0.PE_4_6.SW0.out2
edge CGRA0.PE_4_6.SW0.in2 CGRA0.PE_4_6.SW0.out3
edge CGRA0.PE_4_6.SW0.in3 CGRA0.PE_4_6.SW0.out0
edge CGRA0.PE_4_6.SW0.in3 CGRA0.PE_4_6.SW0.out1
edge CGRA0.PE_4_6.SW0.in3 CGRA0.PE_4_6.SW0.out2
edge CGRA0.PE_4_6.SW0.in3 CGRA0.PE_4_6.SW0.out3
edge CGRA0.PE_4_6.SW0.in3 CGRA0.PE_4_6.SW0.out4
edge CGRA0.PE_4_6.SW0.in3 CGRA0.PE_4_6.SW0.out5
edge CGRA0.PE_4_6.SW0.in3 CGRA0.PE_4_6.SW0.out6
edge CGRA0.PE_4_6.SW0.in3 CGRA0.PE_4_6.SW0.out7
edge CGRA0.PE_4_6.SW0.in3 CGRA0.PE_4_6.SW0.out8
edge CGRA0.PE_4_6.SW0.in3 CGRA0.PE_4_6.SW0.out0
edge CGRA0.PE_4_6.SW0.in3 CGRA0.PE_4_6.SW0.out1
edge CGRA0.PE_4_6.SW0.in3 CGRA0.PE_4_6.SW0.out2
edge CGRA0.PE_4_6.SW0.in3 CGRA0.PE_4_6.SW0.out3
edge CGRA0.PE_4_6.SW0.in4 CGRA0.PE_4_6.SW0.out0
edge CGRA0.PE_4_6.SW0.in4 CGRA0.PE_4_6.SW0.out1
edge CGRA0.PE_4_6.SW0.in4 CGRA0.PE_4_6.SW0.out2
edge CGRA0.PE_4_6.SW0.in4 CGRA0.PE_4_6.SW0.out3
edge CGRA0.PE_4_6.SW0.in4 CGRA0.PE_4_6.SW0.out4
edge CGRA0.PE_4_6.SW0.in4 CGRA0.PE_4_6.SW0.out5
edge CGRA0.PE_4_6.SW0.in4 CGRA0.PE_4_6.SW0.out6
edge CGRA0.PE_4_6.SW0.in4 CGRA0.PE_4_6.SW0.out7
edge CGRA0.PE_4_6.SW0.in4 CGRA0.PE_4_6.SW0.out8
edge CGRA0.PE_4_6.SW0.in5 CGRA0.PE_4_6.SW0.out0
edge CGRA0.PE_4_6.SW0.in5 CGRA0.PE_4_6.SW0.out1
edge CGRA0.PE_4_6.SW0.in5 CGRA0.PE_4_6.SW0.out2
edge CGRA0.PE_4_6.SW0.in5 CGRA0.PE_4_6.SW0.out3
edge CGRA0.PE_4_6.SW0.in5 CGRA0.PE_4_6.SW0.out4
edge CGRA0.PE_4_6.SW0.in5 CGRA0.PE_4_6.SW0.out5
edge CGRA0.PE_4_6.SW0.in5 CGRA0.PE_4_6.SW0.out6
edge CGRA0.PE_4_6.SW0.in5 CGRA0.PE_4_6.SW0.out7
edge CGRA0.PE_4_6.SW0.in5 CGRA0.PE_4_6.SW0.out8
edge CGRA0.PE_4_6.SW0.in6 CGRA0.PE_4_6.SW0.out0
edge CGRA0.PE_4_6.SW0.in6 CGRA0.PE_4_6.SW0.out1
edge CGRA0.PE_4_6.SW0.in6 CGRA0.PE_4_6.SW0.out2
edge CGRA0.PE_4_6.SW0.in6 CGRA0.PE_4_6.SW0.out3
edge CGRA0.PE_4_6.SW0.in6 CGRA0.PE_4_6.SW0.out4
edge CGRA0.PE_4_6.SW0.in6 CGRA0.PE_4_6.SW0.out5
edge CGRA0.PE_4_6.SW0.in6 CGRA0.PE_4_6.SW0.out6
edge CGRA0.PE_4_6.SW0.in6 CGRA0.PE_4_6.SW0.out7
edge CGRA0.PE_4_6.SW0.in6 CGRA0.PE_4_6.SW0.out8
edge CGRA0.PE_4_6.SW0.out0 CGRA0.PE_4_6.out0
edge CGRA0.PE_4_6.SW0.out1 CGRA0.PE_4_6.out1
edge CGRA0.PE_4_6.SW0.out2 CGRA0.PE_4_6.out2
edge CGRA0.PE_4_6.SW0.out3 CGRA0.PE_4_6.out3
edge CGRA0.PE_4_6.SW0.out4 CGRA0.PE_4_6.FULLCONN_ALU0.in0
edge CGRA0.PE_4_6.SW0.out5 CGRA0.PE_4_6.FULLCONN_ALU0.in1
edge CGRA0.PE_4_6.SW0.out5 CGRA0.PE_4_6.REG0.in0
edge CGRA0.PE_4_6.SW0.out6 CGRA0.PE_4_6.FULLCONN_ALU0.in2
edge CGRA0.PE_4_6.SW0.out6 CGRA0.PE_4_6.REG0.in1
edge CGRA0.PE_4_6.SW0.out7 CGRA0.PE_4_6.REG0.in0
edge CGRA0.PE_4_6.SW0.out8 CGRA0.PE_4_6.REG0.in1
edge CGRA0.PE_4_6.FULLCONN_ALU0.in0 CGRA0.PE_4_6.FULLCONN_ALU0.out0
edge CGRA0.PE_4_6.FULLCONN_ALU0.in0 CGRA0.PE_4_6.FULLCONN_ALU0.out1
edge CGRA0.PE_4_6.FULLCONN_ALU0.in0 CGRA0.PE_4_6.FULLCONN_ALU0.out2
edge CGRA0.PE_4_6.FULLCONN_ALU0.in1 CGRA0.PE_4_6.FULLCONN_ALU0.out0
edge CGRA0.PE_4_6.FULLCONN_ALU0.in1 CGRA0.PE_4_6.FULLCONN_ALU0.out1
edge CGRA0.PE_4_6.FULLCONN_ALU0.in1 CGRA0.PE_4_6.FULLCONN_ALU0.out2
edge CGRA0.PE_4_6.FULLCONN_ALU0.in2 CGRA0.PE_4_6.FULLCONN_ALU0.out0
edge CGRA0.PE_4_6.FULLCONN_ALU0.in2 CGRA0.PE_4_6.FULLCONN_ALU0.out1
edge CGRA0.PE_4_6.FULLCONN_ALU0.in2 CGRA0.PE_4_6.FULLCONN_ALU0.out2
edge CGRA0.PE_4_6.FULLCONN_ALU0.in3 CGRA0.PE_4_6.FULLCONN_ALU0.out0
edge CGRA0.PE_4_6.FULLCONN_ALU0.in3 CGRA0.PE_4_6.FULLCONN_ALU0.out1
edge CGRA0.PE_4_6.FULLCONN_ALU0.in3 CGRA0.PE_4_6.FULLCONN_ALU0.out2
edge CGRA0.PE_4_6.FULLCONN_ALU0.out0 CGRA0.PE_4_6.ALU0.in0
edge CGRA0.PE_4_6.FULLCONN_ALU0.out1 CGRA0.PE_4_6.ALU0.in1
edge CGRA0.PE_4_6.FULLCONN_ALU0.out2 CGRA0.PE_4_6.ALU0.in2
edge CGRA0.PE_4_7.in0 CGRA0.PE_4_7.SW0.in0
edge CGRA0.PE_4_7.in1 CGRA0.PE_4_7.SW0.in1
edge CGRA0.PE_4_7.in2 CGRA0.PE_4_7.SW0.in2
edge CGRA0.PE_4_7.in3 CGRA0.PE_4_7.SW0.in3
edge CGRA0.PE_4_7.out0 CGRA0.PE_3_7.in0
edge CGRA0.PE_4_7.out0 CGRA0.mem_0.in16
edge CGRA0.PE_4_7.out0 CGRA0.mem_10.in16
edge CGRA0.PE_4_7.out1 CGRA0.PE_4_8.in1
edge CGRA0.PE_4_7.out1 CGRA0.mem_0.in17
edge CGRA0.PE_4_7.out1 CGRA0.mem_10.in17
edge CGRA0.PE_4_7.out2 CGRA0.PE_5_7.in2
edge CGRA0.PE_4_7.out2 CGRA0.mem_0.in18
edge CGRA0.PE_4_7.out2 CGRA0.mem_10.in18
edge CGRA0.PE_4_7.out3 CGRA0.PE_4_6.in3
edge CGRA0.PE_4_7.out3 CGRA0.mem_0.in19
edge CGRA0.PE_4_7.out3 CGRA0.mem_10.in19
edge CGRA0.PE_4_7.ALU0 CGRA0.PE_4_7.ALU0.out0
edge CGRA0.PE_4_7.ALU0.in0 CGRA0.PE_4_7.ALU0
edge CGRA0.PE_4_7.ALU0.in1 CGRA0.PE_4_7.ALU0
edge CGRA0.PE_4_7.ALU0.in2 CGRA0.PE_4_7.ALU0
edge CGRA0.PE_4_7.ALU0.out0 CGRA0.PE_4_7.SW0.in4
edge CGRA0.PE_4_7.CONST0 CGRA0.PE_4_7.CONST0.out0
edge CGRA0.PE_4_7.CONST0.in0 CGRA0.PE_4_7.CONST0
edge CGRA0.PE_4_7.CONST0.out0 CGRA0.PE_4_7.SW0.in5
edge CGRA0.PE_4_7.CONST0.out0 CGRA0.PE_4_7.FULLCONN_ALU0.in3
edge CGRA0.PE_4_7.REG0 CGRA0.PE_4_7.REG0.out0
edge CGRA0.PE_4_7.REG0.in0 CGRA0.PE_4_7.REG0
edge CGRA0.PE_4_7.REG0.in1 CGRA0.PE_4_7.REG0
edge CGRA0.PE_4_7.REG0.out0 CGRA0.PE_4_7.SW0.in5
edge CGRA0.PE_4_7.REG0.out0 CGRA0.PE_4_7.SW0.in6
edge CGRA0.PE_4_7.SW0.in0 CGRA0.PE_4_7.SW0.out0
edge CGRA0.PE_4_7.SW0.in0 CGRA0.PE_4_7.SW0.out1
edge CGRA0.PE_4_7.SW0.in0 CGRA0.PE_4_7.SW0.out2
edge CGRA0.PE_4_7.SW0.in0 CGRA0.PE_4_7.SW0.out3
edge CGRA0.PE_4_7.SW0.in0 CGRA0.PE_4_7.SW0.out4
edge CGRA0.PE_4_7.SW0.in0 CGRA0.PE_4_7.SW0.out5
edge CGRA0.PE_4_7.SW0.in0 CGRA0.PE_4_7.SW0.out6
edge CGRA0.PE_4_7.SW0.in0 CGRA0.PE_4_7.SW0.out7
edge CGRA0.PE_4_7.SW0.in0 CGRA0.PE_4_7.SW0.out8
edge CGRA0.PE_4_7.SW0.in0 CGRA0.PE_4_7.SW0.out0
edge CGRA0.PE_4_7.SW0.in0 CGRA0.PE_4_7.SW0.out1
edge CGRA0.PE_4_7.SW0.in0 CGRA0.PE_4_7.SW0.out2
edge CGRA0.PE_4_7.SW0.in0 CGRA0.PE_4_7.SW0.out3
edge CGRA0.PE_4_7.SW0.in1 CGRA0.PE_4_7.SW0.out0
edge CGRA0.PE_4_7.SW0.in1 CGRA0.PE_4_7.SW0.out1
edge CGRA0.PE_4_7.SW0.in1 CGRA0.PE_4_7.SW0.out2
edge CGRA0.PE_4_7.SW0.in1 CGRA0.PE_4_7.SW0.out3
edge CGRA0.PE_4_7.SW0.in1 CGRA0.PE_4_7.SW0.out4
edge CGRA0.PE_4_7.SW0.in1 CGRA0.PE_4_7.SW0.out5
edge CGRA0.PE_4_7.SW0.in1 CGRA0.PE_4_7.SW0.out6
edge CGRA0.PE_4_7.SW0.in1 CGRA0.PE_4_7.SW0.out7
edge CGRA0.PE_4_7.SW0.in1 CGRA0.PE_4_7.SW0.out8
edge CGRA0.PE_4_7.SW0.in1 CGRA0.PE_4_7.SW0.out0
edge CGRA0.PE_4_7.SW0.in1 CGRA0.PE_4_7.SW0.out1
edge CGRA0.PE_4_7.SW0.in1 CGRA0.PE_4_7.SW0.out2
edge CGRA0.PE_4_7.SW0.in1 CGRA0.PE_4_7.SW0.out3
edge CGRA0.PE_4_7.SW0.in2 CGRA0.PE_4_7.SW0.out0
edge CGRA0.PE_4_7.SW0.in2 CGRA0.PE_4_7.SW0.out1
edge CGRA0.PE_4_7.SW0.in2 CGRA0.PE_4_7.SW0.out2
edge CGRA0.PE_4_7.SW0.in2 CGRA0.PE_4_7.SW0.out3
edge CGRA0.PE_4_7.SW0.in2 CGRA0.PE_4_7.SW0.out4
edge CGRA0.PE_4_7.SW0.in2 CGRA0.PE_4_7.SW0.out5
edge CGRA0.PE_4_7.SW0.in2 CGRA0.PE_4_7.SW0.out6
edge CGRA0.PE_4_7.SW0.in2 CGRA0.PE_4_7.SW0.out7
edge CGRA0.PE_4_7.SW0.in2 CGRA0.PE_4_7.SW0.out8
edge CGRA0.PE_4_7.SW0.in2 CGRA0.PE_4_7.SW0.out0
edge CGRA0.PE_4_7.SW0.in2 CGRA0.PE_4_7.SW0.out1
edge CGRA0.PE_4_7.SW0.in2 CGRA0.PE_4_7.SW0.out2
edge CGRA0.PE_4_7.SW0.in2 CGRA0.PE_4_7.SW0.out3
edge CGRA0.PE_4_7.SW0.in3 CGRA0.PE_4_7.SW0.out0
edge CGRA0.PE_4_7.SW0.in3 CGRA0.PE_4_7.SW0.out1
edge CGRA0.PE_4_7.SW0.in3 CGRA0.PE_4_7.SW0.out2
edge CGRA0.PE_4_7.SW0.in3 CGRA0.PE_4_7.SW0.out3
edge CGRA0.PE_4_7.SW0.in3 CGRA0.PE_4_7.SW0.out4
edge CGRA0.PE_4_7.SW0.in3 CGRA0.PE_4_7.SW0.out5
edge CGRA0.PE_4_7.SW0.in3 CGRA0.PE_4_7.SW0.out6
edge CGRA0.PE_4_7.SW0.in3 CGRA0.PE_4_7.SW0.out7
edge CGRA0.PE_4_7.SW0.in3 CGRA0.PE_4_7.SW0.out8
edge CGRA0.PE_4_7.SW0.in3 CGRA0.PE_4_7.SW0.out0
edge CGRA0.PE_4_7.SW0.in3 CGRA0.PE_4_7.SW0.out1
edge CGRA0.PE_4_7.SW0.in3 CGRA0.PE_4_7.SW0.out2
edge CGRA0.PE_4_7.SW0.in3 CGRA0.PE_4_7.SW0.out3
edge CGRA0.PE_4_7.SW0.in4 CGRA0.PE_4_7.SW0.out0
edge CGRA0.PE_4_7.SW0.in4 CGRA0.PE_4_7.SW0.out1
edge CGRA0.PE_4_7.SW0.in4 CGRA0.PE_4_7.SW0.out2
edge CGRA0.PE_4_7.SW0.in4 CGRA0.PE_4_7.SW0.out3
edge CGRA0.PE_4_7.SW0.in4 CGRA0.PE_4_7.SW0.out4
edge CGRA0.PE_4_7.SW0.in4 CGRA0.PE_4_7.SW0.out5
edge CGRA0.PE_4_7.SW0.in4 CGRA0.PE_4_7.SW0.out6
edge CGRA0.PE_4_7.SW0.in4 CGRA0.PE_4_7.SW0.out7
edge CGRA0.PE_4_7.SW0.in4 CGRA0.PE_4_7.SW0.out8
edge CGRA0.PE_4_7.SW0.in5 CGRA0.PE_4_7.SW0.out0
edge CGRA0.PE_4_7.SW0.in5 CGRA0.PE_4_7.SW0.out1
edge CGRA0.PE_4_7.SW0.in5 CGRA0.PE_4_7.SW0.out2
edge CGRA0.PE_4_7.SW0.in5 CGRA0.PE_4_7.SW0.out3
edge CGRA0.PE_4_7.SW0.in5 CGRA0.PE_4_7.SW0.out4
edge CGRA0.PE_4_7.SW0.in5 CGRA0.PE_4_7.SW0.out5
edge CGRA0.PE_4_7.SW0.in5 CGRA0.PE_4_7.SW0.out6
edge CGRA0.PE_4_7.SW0.in5 CGRA0.PE_4_7.SW0.out7
edge CGRA0.PE_4_7.SW0.in5 CGRA0.PE_4_7.SW0.out8
edge CGRA0.PE_4_7.SW0.in6 CGRA0.PE_4_7.SW0.out0
edge CGRA0.PE_4_7.SW0.in6 CGRA0.PE_4_7.SW0.out1
edge CGRA0.PE_4_7.SW0.in6 CGRA0.PE_4_7.SW0.out2
edge CGRA0.PE_4_7.SW0.in6 CGRA0.PE_4_7.SW0.out3
edge CGRA0.PE_4_7.SW0.in6 CGRA0.PE_4_7.SW0.out4
edge CGRA0.PE_4_7.SW0.in6 CGRA0.PE_4_7.SW0.out5
edge CGRA0.PE_4_7.SW0.in6 CGRA0.PE_4_7.SW0.out6
edge CGRA0.PE_4_7.SW0.in6 CGRA0.PE_4_7.SW0.out7
edge CGRA0.PE_4_7.SW0.in6 CGRA0.PE_4_7.SW0.out8
edge CGRA0.PE_4_7.SW0.out0 CGRA0.PE_4_7.out0
edge CGRA0.PE_4_7.SW0.out1 CGRA0.PE_4_7.out1
edge CGRA0.PE_4_7.SW0.out2 CGRA0.PE_4_7.out2
edge CGRA0.PE_4_7.SW0.out3 CGRA0.PE_4_7.out3
edge CGRA0.PE_4_7.SW0.out4 CGRA0.PE_4_7.FULLCONN_ALU0.in0
edge CGRA0.PE_4_7.SW0.out5 CGRA0.PE_4_7.FULLCONN_ALU0.in1
edge CGRA0.PE_4_7.SW0.out5 CGRA0.PE_4_7.REG0.in0
edge CGRA0.PE_4_7.SW0.out6 CGRA0.PE_4_7.FULLCONN_ALU0.in2
edge CGRA0.PE_4_7.SW0.out6 CGRA0.PE_4_7.REG0.in1
edge CGRA0.PE_4_7.SW0.out7 CGRA0.PE_4_7.REG0.in0
edge CGRA0.PE_4_7.SW0.out8 CGRA0.PE_4_7.REG0.in1
edge CGRA0.PE_4_7.FULLCONN_ALU0.in0 CGRA0.PE_4_7.FULLCONN_ALU0.out0
edge CGRA0.PE_4_7.FULLCONN_ALU0.in0 CGRA0.PE_4_7.FULLCONN_ALU0.out1
edge CGRA0.PE_4_7.FULLCONN_ALU0.in0 CGRA0.PE_4_7.FULLCONN_ALU0.out2
edge CGRA0.PE_4_7.FULLCONN_ALU0.in1 CGRA0.PE_4_7.FULLCONN_ALU0.out0
edge CGRA0.PE_4_7.FULLCONN_ALU0.in1 CGRA0.PE_4_7.FULLCONN_ALU0.out1
edge CGRA0.PE_4_7.FULLCONN_ALU0.in1 CGRA0.PE_4_7.FULLCONN_ALU0.out2
edge CGRA0.PE_4_7.FULLCONN_ALU0.in2 CGRA0.PE_4_7.FULLCONN_ALU0.out0
edge CGRA0.PE_4_7.FULLCONN_ALU0.in2 CGRA0.PE_4_7.FULLCONN_ALU0.out1
edge CGRA0.PE_4_7.FULLCONN_ALU0.in2 CGRA0.PE_4_7.FULLCONN_ALU0.out2
edge CGRA0.PE_4_7.FULLCONN_ALU0.in3 CGRA0.PE_4_7.FULLCONN_ALU0.out0
edge CGRA0.PE_4_7.FULLCONN_ALU0.in3 CGRA0.PE_4_7.FULLCONN_ALU0.out1
edge CGRA0.PE_4_7.FULLCONN_ALU0.in3 CGRA0.PE_4_7.FULLCONN_ALU0.out2
edge CGRA0.PE_4_7.FULLCONN_ALU0.out0 CGRA0.PE_4_7.ALU0.in0
edge CGRA0.PE_4_7.FULLCONN_ALU0.out1 CGRA0.PE_4_7.ALU0.in1
edge CGRA0.PE_4_7.FULLCONN_ALU0.out2 CGRA0.PE_4_7.ALU0.in2
edge CGRA0.PE_4_8.in0 CGRA0.PE_4_8.SW0.in0
edge CGRA0.PE_4_8.in1 CGRA0.PE_4_8.SW0.in1
edge CGRA0.PE_4_8.in2 CGRA0.PE_4_8.SW0.in2
edge CGRA0.PE_4_8.in3 CGRA0.PE_4_8.SW0.in3
edge CGRA0.PE_4_8.out0 CGRA0.PE_3_8.in0
edge CGRA0.PE_4_8.out0 CGRA0.mem_0.in16
edge CGRA0.PE_4_8.out0 CGRA0.mem_10.in16
edge CGRA0.PE_4_8.out1 CGRA0.PE_4_9.in1
edge CGRA0.PE_4_8.out1 CGRA0.mem_0.in17
edge CGRA0.PE_4_8.out1 CGRA0.mem_10.in17
edge CGRA0.PE_4_8.out2 CGRA0.PE_5_8.in2
edge CGRA0.PE_4_8.out2 CGRA0.mem_0.in18
edge CGRA0.PE_4_8.out2 CGRA0.mem_10.in18
edge CGRA0.PE_4_8.out3 CGRA0.PE_4_7.in3
edge CGRA0.PE_4_8.out3 CGRA0.mem_0.in19
edge CGRA0.PE_4_8.out3 CGRA0.mem_10.in19
edge CGRA0.PE_4_8.ALU0 CGRA0.PE_4_8.ALU0.out0
edge CGRA0.PE_4_8.ALU0.in0 CGRA0.PE_4_8.ALU0
edge CGRA0.PE_4_8.ALU0.in1 CGRA0.PE_4_8.ALU0
edge CGRA0.PE_4_8.ALU0.in2 CGRA0.PE_4_8.ALU0
edge CGRA0.PE_4_8.ALU0.out0 CGRA0.PE_4_8.SW0.in4
edge CGRA0.PE_4_8.CONST0 CGRA0.PE_4_8.CONST0.out0
edge CGRA0.PE_4_8.CONST0.in0 CGRA0.PE_4_8.CONST0
edge CGRA0.PE_4_8.CONST0.out0 CGRA0.PE_4_8.SW0.in5
edge CGRA0.PE_4_8.CONST0.out0 CGRA0.PE_4_8.FULLCONN_ALU0.in3
edge CGRA0.PE_4_8.REG0 CGRA0.PE_4_8.REG0.out0
edge CGRA0.PE_4_8.REG0.in0 CGRA0.PE_4_8.REG0
edge CGRA0.PE_4_8.REG0.in1 CGRA0.PE_4_8.REG0
edge CGRA0.PE_4_8.REG0.out0 CGRA0.PE_4_8.SW0.in5
edge CGRA0.PE_4_8.REG0.out0 CGRA0.PE_4_8.SW0.in6
edge CGRA0.PE_4_8.SW0.in0 CGRA0.PE_4_8.SW0.out0
edge CGRA0.PE_4_8.SW0.in0 CGRA0.PE_4_8.SW0.out1
edge CGRA0.PE_4_8.SW0.in0 CGRA0.PE_4_8.SW0.out2
edge CGRA0.PE_4_8.SW0.in0 CGRA0.PE_4_8.SW0.out3
edge CGRA0.PE_4_8.SW0.in0 CGRA0.PE_4_8.SW0.out4
edge CGRA0.PE_4_8.SW0.in0 CGRA0.PE_4_8.SW0.out5
edge CGRA0.PE_4_8.SW0.in0 CGRA0.PE_4_8.SW0.out6
edge CGRA0.PE_4_8.SW0.in0 CGRA0.PE_4_8.SW0.out7
edge CGRA0.PE_4_8.SW0.in0 CGRA0.PE_4_8.SW0.out8
edge CGRA0.PE_4_8.SW0.in0 CGRA0.PE_4_8.SW0.out0
edge CGRA0.PE_4_8.SW0.in0 CGRA0.PE_4_8.SW0.out1
edge CGRA0.PE_4_8.SW0.in0 CGRA0.PE_4_8.SW0.out2
edge CGRA0.PE_4_8.SW0.in0 CGRA0.PE_4_8.SW0.out3
edge CGRA0.PE_4_8.SW0.in1 CGRA0.PE_4_8.SW0.out0
edge CGRA0.PE_4_8.SW0.in1 CGRA0.PE_4_8.SW0.out1
edge CGRA0.PE_4_8.SW0.in1 CGRA0.PE_4_8.SW0.out2
edge CGRA0.PE_4_8.SW0.in1 CGRA0.PE_4_8.SW0.out3
edge CGRA0.PE_4_8.SW0.in1 CGRA0.PE_4_8.SW0.out4
edge CGRA0.PE_4_8.SW0.in1 CGRA0.PE_4_8.SW0.out5
edge CGRA0.PE_4_8.SW0.in1 CGRA0.PE_4_8.SW0.out6
edge CGRA0.PE_4_8.SW0.in1 CGRA0.PE_4_8.SW0.out7
edge CGRA0.PE_4_8.SW0.in1 CGRA0.PE_4_8.SW0.out8
edge CGRA0.PE_4_8.SW0.in1 CGRA0.PE_4_8.SW0.out0
edge CGRA0.PE_4_8.SW0.in1 CGRA0.PE_4_8.SW0.out1
edge CGRA0.PE_4_8.SW0.in1 CGRA0.PE_4_8.SW0.out2
edge CGRA0.PE_4_8.SW0.in1 CGRA0.PE_4_8.SW0.out3
edge CGRA0.PE_4_8.SW0.in2 CGRA0.PE_4_8.SW0.out0
edge CGRA0.PE_4_8.SW0.in2 CGRA0.PE_4_8.SW0.out1
edge CGRA0.PE_4_8.SW0.in2 CGRA0.PE_4_8.SW0.out2
edge CGRA0.PE_4_8.SW0.in2 CGRA0.PE_4_8.SW0.out3
edge CGRA0.PE_4_8.SW0.in2 CGRA0.PE_4_8.SW0.out4
edge CGRA0.PE_4_8.SW0.in2 CGRA0.PE_4_8.SW0.out5
edge CGRA0.PE_4_8.SW0.in2 CGRA0.PE_4_8.SW0.out6
edge CGRA0.PE_4_8.SW0.in2 CGRA0.PE_4_8.SW0.out7
edge CGRA0.PE_4_8.SW0.in2 CGRA0.PE_4_8.SW0.out8
edge CGRA0.PE_4_8.SW0.in2 CGRA0.PE_4_8.SW0.out0
edge CGRA0.PE_4_8.SW0.in2 CGRA0.PE_4_8.SW0.out1
edge CGRA0.PE_4_8.SW0.in2 CGRA0.PE_4_8.SW0.out2
edge CGRA0.PE_4_8.SW0.in2 CGRA0.PE_4_8.SW0.out3
edge CGRA0.PE_4_8.SW0.in3 CGRA0.PE_4_8.SW0.out0
edge CGRA0.PE_4_8.SW0.in3 CGRA0.PE_4_8.SW0.out1
edge CGRA0.PE_4_8.SW0.in3 CGRA0.PE_4_8.SW0.out2
edge CGRA0.PE_4_8.SW0.in3 CGRA0.PE_4_8.SW0.out3
edge CGRA0.PE_4_8.SW0.in3 CGRA0.PE_4_8.SW0.out4
edge CGRA0.PE_4_8.SW0.in3 CGRA0.PE_4_8.SW0.out5
edge CGRA0.PE_4_8.SW0.in3 CGRA0.PE_4_8.SW0.out6
edge CGRA0.PE_4_8.SW0.in3 CGRA0.PE_4_8.SW0.out7
edge CGRA0.PE_4_8.SW0.in3 CGRA0.PE_4_8.SW0.out8
edge CGRA0.PE_4_8.SW0.in3 CGRA0.PE_4_8.SW0.out0
edge CGRA0.PE_4_8.SW0.in3 CGRA0.PE_4_8.SW0.out1
edge CGRA0.PE_4_8.SW0.in3 CGRA0.PE_4_8.SW0.out2
edge CGRA0.PE_4_8.SW0.in3 CGRA0.PE_4_8.SW0.out3
edge CGRA0.PE_4_8.SW0.in4 CGRA0.PE_4_8.SW0.out0
edge CGRA0.PE_4_8.SW0.in4 CGRA0.PE_4_8.SW0.out1
edge CGRA0.PE_4_8.SW0.in4 CGRA0.PE_4_8.SW0.out2
edge CGRA0.PE_4_8.SW0.in4 CGRA0.PE_4_8.SW0.out3
edge CGRA0.PE_4_8.SW0.in4 CGRA0.PE_4_8.SW0.out4
edge CGRA0.PE_4_8.SW0.in4 CGRA0.PE_4_8.SW0.out5
edge CGRA0.PE_4_8.SW0.in4 CGRA0.PE_4_8.SW0.out6
edge CGRA0.PE_4_8.SW0.in4 CGRA0.PE_4_8.SW0.out7
edge CGRA0.PE_4_8.SW0.in4 CGRA0.PE_4_8.SW0.out8
edge CGRA0.PE_4_8.SW0.in5 CGRA0.PE_4_8.SW0.out0
edge CGRA0.PE_4_8.SW0.in5 CGRA0.PE_4_8.SW0.out1
edge CGRA0.PE_4_8.SW0.in5 CGRA0.PE_4_8.SW0.out2
edge CGRA0.PE_4_8.SW0.in5 CGRA0.PE_4_8.SW0.out3
edge CGRA0.PE_4_8.SW0.in5 CGRA0.PE_4_8.SW0.out4
edge CGRA0.PE_4_8.SW0.in5 CGRA0.PE_4_8.SW0.out5
edge CGRA0.PE_4_8.SW0.in5 CGRA0.PE_4_8.SW0.out6
edge CGRA0.PE_4_8.SW0.in5 CGRA0.PE_4_8.SW0.out7
edge CGRA0.PE_4_8.SW0.in5 CGRA0.PE_4_8.SW0.out8
edge CGRA0.PE_4_8.SW0.in6 CGRA0.PE_4_8.SW0.out0
edge CGRA0.PE_4_8.SW0.in6 CGRA0.PE_4_8.SW0.out1
edge CGRA0.PE_4_8.SW0.in6 CGRA0.PE_4_8.SW0.out2
edge CGRA0.PE_4_8.SW0.in6 CGRA0.PE_4_8.SW0.out3
edge CGRA0.PE_4_8.SW0.in6 CGRA0.PE_4_8.SW0.out4
edge CGRA0.PE_4_8.SW0.in6 CGRA0.PE_4_8.SW0.out5
edge CGRA0.PE_4_8.SW0.in6 CGRA0.PE_4_8.SW0.out6
edge CGRA0.PE_4_8.SW0.in6 CGRA0.PE_4_8.SW0.out7
edge CGRA0.PE_4_8.SW0.in6 CGRA0.PE_4_8.SW0.out8
edge CGRA0.PE_4_8.SW0.out0 CGRA0.PE_4_8.out0
edge CGRA0.PE_4_8.SW0.out1 CGRA0.PE_4_8.out1
edge CGRA0.PE_4_8.SW0.out2 CGRA0.PE_4_8.out2
edge CGRA0.PE_4_8.SW0.out3 CGRA0.PE_4_8.out3
edge CGRA0.PE_4_8.SW0.out4 CGRA0.PE_4_8.FULLCONN_ALU0.in0
edge CGRA0.PE_4_8.SW0.out5 CGRA0.PE_4_8.FULLCONN_ALU0.in1
edge CGRA0.PE_4_8.SW0.out5 CGRA0.PE_4_8.REG0.in0
edge CGRA0.PE_4_8.SW0.out6 CGRA0.PE_4_8.FULLCONN_ALU0.in2
edge CGRA0.PE_4_8.SW0.out6 CGRA0.PE_4_8.REG0.in1
edge CGRA0.PE_4_8.SW0.out7 CGRA0.PE_4_8.REG0.in0
edge CGRA0.PE_4_8.SW0.out8 CGRA0.PE_4_8.REG0.in1
edge CGRA0.PE_4_8.FULLCONN_ALU0.in0 CGRA0.PE_4_8.FULLCONN_ALU0.out0
edge CGRA0.PE_4_8.FULLCONN_ALU0.in0 CGRA0.PE_4_8.FULLCONN_ALU0.out1
edge CGRA0.PE_4_8.FULLCONN_ALU0.in0 CGRA0.PE_4_8.FULLCONN_ALU0.out2
edge CGRA0.PE_4_8.FULLCONN_ALU0.in1 CGRA0.PE_4_8.FULLCONN_ALU0.out0
edge CGRA0.PE_4_8.FULLCONN_ALU0.in1 CGRA0.PE_4_8.FULLCONN_ALU0.out1
edge CGRA0.PE_4_8.FULLCONN_ALU0.in1 CGRA0.PE_4_8.FULLCONN_ALU0.out2
edge CGRA0.PE_4_8.FULLCONN_ALU0.in2 CGRA0.PE_4_8.FULLCONN_ALU0.out0
edge CGRA0.PE_4_8.FULLCONN_ALU0.in2 CGRA0.PE_4_8.FULLCONN_ALU0.out1
edge CGRA0.PE_4_8.FULLCONN_ALU0.in2 CGRA0.PE_4_8.FULLCONN_ALU0.out2
edge CGRA0.PE_4_8.FULLCONN_ALU0.in3 CGRA0.PE_4_8.FULLCONN_ALU0.out0
edge CGRA0.PE_4_8.FULLCONN_ALU0.in3 CGRA0.PE_4_8.FULLCONN_ALU0.out1
edge CGRA0.PE_4_8.FULLCONN_ALU0.in3 CGRA0.PE_4_8.FULLCONN_ALU0.out2
edge CGRA0.PE_4_8.FULLCONN_ALU0.out0 CGRA0.PE_4_8.ALU0.in0
edge CGRA0.PE_4_8.FULLCONN_ALU0.out1 CGRA0.PE_4_8.ALU0.in1
edge CGRA0.PE_4_8.FULLCONN_ALU0.out2 CGRA0.PE_4_8.ALU0.in2
edge CGRA0.PE_4_9.in0 CGRA0.PE_4_9.SW0.in0
edge CGRA0.PE_4_9.in1 CGRA0.PE_4_9.SW0.in1
edge CGRA0.PE_4_9.in2 CGRA0.PE_4_9.SW0.in2
edge CGRA0.PE_4_9.in3 CGRA0.PE_4_9.SW0.in3
edge CGRA0.PE_4_9.out0 CGRA0.PE_3_9.in0
edge CGRA0.PE_4_9.out0 CGRA0.mem_0.in16
edge CGRA0.PE_4_9.out0 CGRA0.mem_10.in16
edge CGRA0.PE_4_9.out1 CGRA0.mem_0.in17
edge CGRA0.PE_4_9.out1 CGRA0.mem_10.in17
edge CGRA0.PE_4_9.out2 CGRA0.PE_5_9.in2
edge CGRA0.PE_4_9.out2 CGRA0.mem_0.in18
edge CGRA0.PE_4_9.out2 CGRA0.mem_10.in18
edge CGRA0.PE_4_9.out3 CGRA0.PE_4_8.in3
edge CGRA0.PE_4_9.out3 CGRA0.mem_0.in19
edge CGRA0.PE_4_9.out3 CGRA0.mem_10.in19
edge CGRA0.PE_4_9.ALU0 CGRA0.PE_4_9.ALU0.out0
edge CGRA0.PE_4_9.ALU0.in0 CGRA0.PE_4_9.ALU0
edge CGRA0.PE_4_9.ALU0.in1 CGRA0.PE_4_9.ALU0
edge CGRA0.PE_4_9.ALU0.in2 CGRA0.PE_4_9.ALU0
edge CGRA0.PE_4_9.ALU0.out0 CGRA0.PE_4_9.SW0.in4
edge CGRA0.PE_4_9.CONST0 CGRA0.PE_4_9.CONST0.out0
edge CGRA0.PE_4_9.CONST0.in0 CGRA0.PE_4_9.CONST0
edge CGRA0.PE_4_9.CONST0.out0 CGRA0.PE_4_9.SW0.in5
edge CGRA0.PE_4_9.CONST0.out0 CGRA0.PE_4_9.FULLCONN_ALU0.in3
edge CGRA0.PE_4_9.REG0 CGRA0.PE_4_9.REG0.out0
edge CGRA0.PE_4_9.REG0.in0 CGRA0.PE_4_9.REG0
edge CGRA0.PE_4_9.REG0.in1 CGRA0.PE_4_9.REG0
edge CGRA0.PE_4_9.REG0.out0 CGRA0.PE_4_9.SW0.in5
edge CGRA0.PE_4_9.REG0.out0 CGRA0.PE_4_9.SW0.in6
edge CGRA0.PE_4_9.SW0.in0 CGRA0.PE_4_9.SW0.out0
edge CGRA0.PE_4_9.SW0.in0 CGRA0.PE_4_9.SW0.out1
edge CGRA0.PE_4_9.SW0.in0 CGRA0.PE_4_9.SW0.out2
edge CGRA0.PE_4_9.SW0.in0 CGRA0.PE_4_9.SW0.out3
edge CGRA0.PE_4_9.SW0.in0 CGRA0.PE_4_9.SW0.out4
edge CGRA0.PE_4_9.SW0.in0 CGRA0.PE_4_9.SW0.out5
edge CGRA0.PE_4_9.SW0.in0 CGRA0.PE_4_9.SW0.out6
edge CGRA0.PE_4_9.SW0.in0 CGRA0.PE_4_9.SW0.out7
edge CGRA0.PE_4_9.SW0.in0 CGRA0.PE_4_9.SW0.out8
edge CGRA0.PE_4_9.SW0.in0 CGRA0.PE_4_9.SW0.out0
edge CGRA0.PE_4_9.SW0.in0 CGRA0.PE_4_9.SW0.out1
edge CGRA0.PE_4_9.SW0.in0 CGRA0.PE_4_9.SW0.out2
edge CGRA0.PE_4_9.SW0.in0 CGRA0.PE_4_9.SW0.out3
edge CGRA0.PE_4_9.SW0.in1 CGRA0.PE_4_9.SW0.out0
edge CGRA0.PE_4_9.SW0.in1 CGRA0.PE_4_9.SW0.out1
edge CGRA0.PE_4_9.SW0.in1 CGRA0.PE_4_9.SW0.out2
edge CGRA0.PE_4_9.SW0.in1 CGRA0.PE_4_9.SW0.out3
edge CGRA0.PE_4_9.SW0.in1 CGRA0.PE_4_9.SW0.out4
edge CGRA0.PE_4_9.SW0.in1 CGRA0.PE_4_9.SW0.out5
edge CGRA0.PE_4_9.SW0.in1 CGRA0.PE_4_9.SW0.out6
edge CGRA0.PE_4_9.SW0.in1 CGRA0.PE_4_9.SW0.out7
edge CGRA0.PE_4_9.SW0.in1 CGRA0.PE_4_9.SW0.out8
edge CGRA0.PE_4_9.SW0.in1 CGRA0.PE_4_9.SW0.out0
edge CGRA0.PE_4_9.SW0.in1 CGRA0.PE_4_9.SW0.out1
edge CGRA0.PE_4_9.SW0.in1 CGRA0.PE_4_9.SW0.out2
edge CGRA0.PE_4_9.SW0.in1 CGRA0.PE_4_9.SW0.out3
edge CGRA0.PE_4_9.SW0.in2 CGRA0.PE_4_9.SW0.out0
edge CGRA0.PE_4_9.SW0.in2 CGRA0.PE_4_9.SW0.out1
edge CGRA0.PE_4_9.SW0.in2 CGRA0.PE_4_9.SW0.out2
edge CGRA0.PE_4_9.SW0.in2 CGRA0.PE_4_9.SW0.out3
edge CGRA0.PE_4_9.SW0.in2 CGRA0.PE_4_9.SW0.out4
edge CGRA0.PE_4_9.SW0.in2 CGRA0.PE_4_9.SW0.out5
edge CGRA0.PE_4_9.SW0.in2 CGRA0.PE_4_9.SW0.out6
edge CGRA0.PE_4_9.SW0.in2 CGRA0.PE_4_9.SW0.out7
edge CGRA0.PE_4_9.SW0.in2 CGRA0.PE_4_9.SW0.out8
edge CGRA0.PE_4_9.SW0.in2 CGRA0.PE_4_9.SW0.out0
edge CGRA0.PE_4_9.SW0.in2 CGRA0.PE_4_9.SW0.out1
edge CGRA0.PE_4_9.SW0.in2 CGRA0.PE_4_9.SW0.out2
edge CGRA0.PE_4_9.SW0.in2 CGRA0.PE_4_9.SW0.out3
edge CGRA0.PE_4_9.SW0.in3 CGRA0.PE_4_9.SW0.out0
edge CGRA0.PE_4_9.SW0.in3 CGRA0.PE_4_9.SW0.out1
edge CGRA0.PE_4_9.SW0.in3 CGRA0.PE_4_9.SW0.out2
edge CGRA0.PE_4_9.SW0.in3 CGRA0.PE_4_9.SW0.out3
edge CGRA0.PE_4_9.SW0.in3 CGRA0.PE_4_9.SW0.out4
edge CGRA0.PE_4_9.SW0.in3 CGRA0.PE_4_9.SW0.out5
edge CGRA0.PE_4_9.SW0.in3 CGRA0.PE_4_9.SW0.out6
edge CGRA0.PE_4_9.SW0.in3 CGRA0.PE_4_9.SW0.out7
edge CGRA0.PE_4_9.SW0.in3 CGRA0.PE_4_9.SW0.out8
edge CGRA0.PE_4_9.SW0.in3 CGRA0.PE_4_9.SW0.out0
edge CGRA0.PE_4_9.SW0.in3 CGRA0.PE_4_9.SW0.out1
edge CGRA0.PE_4_9.SW0.in3 CGRA0.PE_4_9.SW0.out2
edge CGRA0.PE_4_9.SW0.in3 CGRA0.PE_4_9.SW0.out3
edge CGRA0.PE_4_9.SW0.in4 CGRA0.PE_4_9.SW0.out0
edge CGRA0.PE_4_9.SW0.in4 CGRA0.PE_4_9.SW0.out1
edge CGRA0.PE_4_9.SW0.in4 CGRA0.PE_4_9.SW0.out2
edge CGRA0.PE_4_9.SW0.in4 CGRA0.PE_4_9.SW0.out3
edge CGRA0.PE_4_9.SW0.in4 CGRA0.PE_4_9.SW0.out4
edge CGRA0.PE_4_9.SW0.in4 CGRA0.PE_4_9.SW0.out5
edge CGRA0.PE_4_9.SW0.in4 CGRA0.PE_4_9.SW0.out6
edge CGRA0.PE_4_9.SW0.in4 CGRA0.PE_4_9.SW0.out7
edge CGRA0.PE_4_9.SW0.in4 CGRA0.PE_4_9.SW0.out8
edge CGRA0.PE_4_9.SW0.in5 CGRA0.PE_4_9.SW0.out0
edge CGRA0.PE_4_9.SW0.in5 CGRA0.PE_4_9.SW0.out1
edge CGRA0.PE_4_9.SW0.in5 CGRA0.PE_4_9.SW0.out2
edge CGRA0.PE_4_9.SW0.in5 CGRA0.PE_4_9.SW0.out3
edge CGRA0.PE_4_9.SW0.in5 CGRA0.PE_4_9.SW0.out4
edge CGRA0.PE_4_9.SW0.in5 CGRA0.PE_4_9.SW0.out5
edge CGRA0.PE_4_9.SW0.in5 CGRA0.PE_4_9.SW0.out6
edge CGRA0.PE_4_9.SW0.in5 CGRA0.PE_4_9.SW0.out7
edge CGRA0.PE_4_9.SW0.in5 CGRA0.PE_4_9.SW0.out8
edge CGRA0.PE_4_9.SW0.in6 CGRA0.PE_4_9.SW0.out0
edge CGRA0.PE_4_9.SW0.in6 CGRA0.PE_4_9.SW0.out1
edge CGRA0.PE_4_9.SW0.in6 CGRA0.PE_4_9.SW0.out2
edge CGRA0.PE_4_9.SW0.in6 CGRA0.PE_4_9.SW0.out3
edge CGRA0.PE_4_9.SW0.in6 CGRA0.PE_4_9.SW0.out4
edge CGRA0.PE_4_9.SW0.in6 CGRA0.PE_4_9.SW0.out5
edge CGRA0.PE_4_9.SW0.in6 CGRA0.PE_4_9.SW0.out6
edge CGRA0.PE_4_9.SW0.in6 CGRA0.PE_4_9.SW0.out7
edge CGRA0.PE_4_9.SW0.in6 CGRA0.PE_4_9.SW0.out8
edge CGRA0.PE_4_9.SW0.out0 CGRA0.PE_4_9.out0
edge CGRA0.PE_4_9.SW0.out1 CGRA0.PE_4_9.out1
edge CGRA0.PE_4_9.SW0.out2 CGRA0.PE_4_9.out2
edge CGRA0.PE_4_9.SW0.out3 CGRA0.PE_4_9.out3
edge CGRA0.PE_4_9.SW0.out4 CGRA0.PE_4_9.FULLCONN_ALU0.in0
edge CGRA0.PE_4_9.SW0.out5 CGRA0.PE_4_9.FULLCONN_ALU0.in1
edge CGRA0.PE_4_9.SW0.out5 CGRA0.PE_4_9.REG0.in0
edge CGRA0.PE_4_9.SW0.out6 CGRA0.PE_4_9.FULLCONN_ALU0.in2
edge CGRA0.PE_4_9.SW0.out6 CGRA0.PE_4_9.REG0.in1
edge CGRA0.PE_4_9.SW0.out7 CGRA0.PE_4_9.REG0.in0
edge CGRA0.PE_4_9.SW0.out8 CGRA0.PE_4_9.REG0.in1
edge CGRA0.PE_4_9.FULLCONN_ALU0.in0 CGRA0.PE_4_9.FULLCONN_ALU0.out0
edge CGRA0.PE_4_9.FULLCONN_ALU0.in0 CGRA0.PE_4_9.FULLCONN_ALU0.out1
edge CGRA0.PE_4_9.FULLCONN_ALU0.in0 CGRA0.PE_4_9.FULLCONN_ALU0.out2
edge CGRA0.PE_4_9.FULLCONN_ALU0.in1 CGRA0.PE_4_9.FULLCONN_ALU0.out0
edge CGRA0.PE_4_9.FULLCONN_ALU0.in1 CGRA0.PE_4_9.FULLCONN_ALU0.out1
edge CGRA0.PE_4_9.FULLCONN_ALU0.in1 CGRA0.PE_4_9.FULLCONN_ALU0.out2
edge CGRA0.PE_4_9.FULLCONN_ALU0.in2 CGRA0.PE_4_9.FULLCONN_ALU0.out0
edge CGRA0.PE_4_9.FULLCONN_ALU0.in2 CGRA0.PE_4_9.FULLCONN_ALU0.out1
edge CGRA0.PE_4_9.FULLCONN_ALU0.in2 CGRA0.PE_4_9.FULLCONN_ALU0.out2
edge CGRA0.PE_4_9.FULLCONN_ALU0.in3 CGRA0.PE_4_9.FULLCONN_ALU0.out0
edge CGRA0.PE_4_9.FULLCONN_ALU0.in3 CGRA0.PE_4_9.FULLCONN_ALU0.out1
edge CGRA0.PE_4_9.FULLCONN_ALU0.in3 CGRA0.PE_4_9.FULLCONN_ALU0.out2
edge CGRA0.PE_4_9.FULLCONN_ALU0.out0 CGRA0.PE_4_9.ALU0.in0
edge CGRA0.PE_4_9.FULLCONN_ALU0.out1 CGRA0.PE_4_9.ALU0.in1
edge CGRA0.PE_4_9.FULLCONN_ALU0.out2 CGRA0.PE_4_9.ALU0.in2
edge CGRA0.PE_5_0.in0 CGRA0.PE_5_0.SW0.in0
edge CGRA0.PE_5_0.in1 CGRA0.PE_5_0.SW0.in1
edge CGRA0.PE_5_0.in2 CGRA0.PE_5_0.SW0.in2
edge CGRA0.PE_5_0.in3 CGRA0.PE_5_0.SW0.in3
edge CGRA0.PE_5_0.out0 CGRA0.PE_4_0.in0
edge CGRA0.PE_5_0.out0 CGRA0.mem_0.in20
edge CGRA0.PE_5_0.out0 CGRA0.mem_10.in20
edge CGRA0.PE_5_0.out1 CGRA0.PE_5_1.in1
edge CGRA0.PE_5_0.out1 CGRA0.mem_0.in21
edge CGRA0.PE_5_0.out1 CGRA0.mem_10.in21
edge CGRA0.PE_5_0.out2 CGRA0.PE_6_0.in2
edge CGRA0.PE_5_0.out2 CGRA0.mem_0.in22
edge CGRA0.PE_5_0.out2 CGRA0.mem_10.in22
edge CGRA0.PE_5_0.out3 CGRA0.mem_0.in23
edge CGRA0.PE_5_0.out3 CGRA0.mem_10.in23
edge CGRA0.PE_5_0.ALU0 CGRA0.PE_5_0.ALU0.out0
edge CGRA0.PE_5_0.ALU0.in0 CGRA0.PE_5_0.ALU0
edge CGRA0.PE_5_0.ALU0.in1 CGRA0.PE_5_0.ALU0
edge CGRA0.PE_5_0.ALU0.in2 CGRA0.PE_5_0.ALU0
edge CGRA0.PE_5_0.ALU0.out0 CGRA0.PE_5_0.SW0.in4
edge CGRA0.PE_5_0.CONST0 CGRA0.PE_5_0.CONST0.out0
edge CGRA0.PE_5_0.CONST0.in0 CGRA0.PE_5_0.CONST0
edge CGRA0.PE_5_0.CONST0.out0 CGRA0.PE_5_0.SW0.in5
edge CGRA0.PE_5_0.CONST0.out0 CGRA0.PE_5_0.FULLCONN_ALU0.in3
edge CGRA0.PE_5_0.REG0 CGRA0.PE_5_0.REG0.out0
edge CGRA0.PE_5_0.REG0.in0 CGRA0.PE_5_0.REG0
edge CGRA0.PE_5_0.REG0.in1 CGRA0.PE_5_0.REG0
edge CGRA0.PE_5_0.REG0.out0 CGRA0.PE_5_0.SW0.in5
edge CGRA0.PE_5_0.REG0.out0 CGRA0.PE_5_0.SW0.in6
edge CGRA0.PE_5_0.SW0.in0 CGRA0.PE_5_0.SW0.out0
edge CGRA0.PE_5_0.SW0.in0 CGRA0.PE_5_0.SW0.out1
edge CGRA0.PE_5_0.SW0.in0 CGRA0.PE_5_0.SW0.out2
edge CGRA0.PE_5_0.SW0.in0 CGRA0.PE_5_0.SW0.out3
edge CGRA0.PE_5_0.SW0.in0 CGRA0.PE_5_0.SW0.out4
edge CGRA0.PE_5_0.SW0.in0 CGRA0.PE_5_0.SW0.out5
edge CGRA0.PE_5_0.SW0.in0 CGRA0.PE_5_0.SW0.out6
edge CGRA0.PE_5_0.SW0.in0 CGRA0.PE_5_0.SW0.out7
edge CGRA0.PE_5_0.SW0.in0 CGRA0.PE_5_0.SW0.out8
edge CGRA0.PE_5_0.SW0.in0 CGRA0.PE_5_0.SW0.out0
edge CGRA0.PE_5_0.SW0.in0 CGRA0.PE_5_0.SW0.out1
edge CGRA0.PE_5_0.SW0.in0 CGRA0.PE_5_0.SW0.out2
edge CGRA0.PE_5_0.SW0.in0 CGRA0.PE_5_0.SW0.out3
edge CGRA0.PE_5_0.SW0.in1 CGRA0.PE_5_0.SW0.out0
edge CGRA0.PE_5_0.SW0.in1 CGRA0.PE_5_0.SW0.out1
edge CGRA0.PE_5_0.SW0.in1 CGRA0.PE_5_0.SW0.out2
edge CGRA0.PE_5_0.SW0.in1 CGRA0.PE_5_0.SW0.out3
edge CGRA0.PE_5_0.SW0.in1 CGRA0.PE_5_0.SW0.out4
edge CGRA0.PE_5_0.SW0.in1 CGRA0.PE_5_0.SW0.out5
edge CGRA0.PE_5_0.SW0.in1 CGRA0.PE_5_0.SW0.out6
edge CGRA0.PE_5_0.SW0.in1 CGRA0.PE_5_0.SW0.out7
edge CGRA0.PE_5_0.SW0.in1 CGRA0.PE_5_0.SW0.out8
edge CGRA0.PE_5_0.SW0.in1 CGRA0.PE_5_0.SW0.out0
edge CGRA0.PE_5_0.SW0.in1 CGRA0.PE_5_0.SW0.out1
edge CGRA0.PE_5_0.SW0.in1 CGRA0.PE_5_0.SW0.out2
edge CGRA0.PE_5_0.SW0.in1 CGRA0.PE_5_0.SW0.out3
edge CGRA0.PE_5_0.SW0.in2 CGRA0.PE_5_0.SW0.out0
edge CGRA0.PE_5_0.SW0.in2 CGRA0.PE_5_0.SW0.out1
edge CGRA0.PE_5_0.SW0.in2 CGRA0.PE_5_0.SW0.out2
edge CGRA0.PE_5_0.SW0.in2 CGRA0.PE_5_0.SW0.out3
edge CGRA0.PE_5_0.SW0.in2 CGRA0.PE_5_0.SW0.out4
edge CGRA0.PE_5_0.SW0.in2 CGRA0.PE_5_0.SW0.out5
edge CGRA0.PE_5_0.SW0.in2 CGRA0.PE_5_0.SW0.out6
edge CGRA0.PE_5_0.SW0.in2 CGRA0.PE_5_0.SW0.out7
edge CGRA0.PE_5_0.SW0.in2 CGRA0.PE_5_0.SW0.out8
edge CGRA0.PE_5_0.SW0.in2 CGRA0.PE_5_0.SW0.out0
edge CGRA0.PE_5_0.SW0.in2 CGRA0.PE_5_0.SW0.out1
edge CGRA0.PE_5_0.SW0.in2 CGRA0.PE_5_0.SW0.out2
edge CGRA0.PE_5_0.SW0.in2 CGRA0.PE_5_0.SW0.out3
edge CGRA0.PE_5_0.SW0.in3 CGRA0.PE_5_0.SW0.out0
edge CGRA0.PE_5_0.SW0.in3 CGRA0.PE_5_0.SW0.out1
edge CGRA0.PE_5_0.SW0.in3 CGRA0.PE_5_0.SW0.out2
edge CGRA0.PE_5_0.SW0.in3 CGRA0.PE_5_0.SW0.out3
edge CGRA0.PE_5_0.SW0.in3 CGRA0.PE_5_0.SW0.out4
edge CGRA0.PE_5_0.SW0.in3 CGRA0.PE_5_0.SW0.out5
edge CGRA0.PE_5_0.SW0.in3 CGRA0.PE_5_0.SW0.out6
edge CGRA0.PE_5_0.SW0.in3 CGRA0.PE_5_0.SW0.out7
edge CGRA0.PE_5_0.SW0.in3 CGRA0.PE_5_0.SW0.out8
edge CGRA0.PE_5_0.SW0.in3 CGRA0.PE_5_0.SW0.out0
edge CGRA0.PE_5_0.SW0.in3 CGRA0.PE_5_0.SW0.out1
edge CGRA0.PE_5_0.SW0.in3 CGRA0.PE_5_0.SW0.out2
edge CGRA0.PE_5_0.SW0.in3 CGRA0.PE_5_0.SW0.out3
edge CGRA0.PE_5_0.SW0.in4 CGRA0.PE_5_0.SW0.out0
edge CGRA0.PE_5_0.SW0.in4 CGRA0.PE_5_0.SW0.out1
edge CGRA0.PE_5_0.SW0.in4 CGRA0.PE_5_0.SW0.out2
edge CGRA0.PE_5_0.SW0.in4 CGRA0.PE_5_0.SW0.out3
edge CGRA0.PE_5_0.SW0.in4 CGRA0.PE_5_0.SW0.out4
edge CGRA0.PE_5_0.SW0.in4 CGRA0.PE_5_0.SW0.out5
edge CGRA0.PE_5_0.SW0.in4 CGRA0.PE_5_0.SW0.out6
edge CGRA0.PE_5_0.SW0.in4 CGRA0.PE_5_0.SW0.out7
edge CGRA0.PE_5_0.SW0.in4 CGRA0.PE_5_0.SW0.out8
edge CGRA0.PE_5_0.SW0.in5 CGRA0.PE_5_0.SW0.out0
edge CGRA0.PE_5_0.SW0.in5 CGRA0.PE_5_0.SW0.out1
edge CGRA0.PE_5_0.SW0.in5 CGRA0.PE_5_0.SW0.out2
edge CGRA0.PE_5_0.SW0.in5 CGRA0.PE_5_0.SW0.out3
edge CGRA0.PE_5_0.SW0.in5 CGRA0.PE_5_0.SW0.out4
edge CGRA0.PE_5_0.SW0.in5 CGRA0.PE_5_0.SW0.out5
edge CGRA0.PE_5_0.SW0.in5 CGRA0.PE_5_0.SW0.out6
edge CGRA0.PE_5_0.SW0.in5 CGRA0.PE_5_0.SW0.out7
edge CGRA0.PE_5_0.SW0.in5 CGRA0.PE_5_0.SW0.out8
edge CGRA0.PE_5_0.SW0.in6 CGRA0.PE_5_0.SW0.out0
edge CGRA0.PE_5_0.SW0.in6 CGRA0.PE_5_0.SW0.out1
edge CGRA0.PE_5_0.SW0.in6 CGRA0.PE_5_0.SW0.out2
edge CGRA0.PE_5_0.SW0.in6 CGRA0.PE_5_0.SW0.out3
edge CGRA0.PE_5_0.SW0.in6 CGRA0.PE_5_0.SW0.out4
edge CGRA0.PE_5_0.SW0.in6 CGRA0.PE_5_0.SW0.out5
edge CGRA0.PE_5_0.SW0.in6 CGRA0.PE_5_0.SW0.out6
edge CGRA0.PE_5_0.SW0.in6 CGRA0.PE_5_0.SW0.out7
edge CGRA0.PE_5_0.SW0.in6 CGRA0.PE_5_0.SW0.out8
edge CGRA0.PE_5_0.SW0.out0 CGRA0.PE_5_0.out0
edge CGRA0.PE_5_0.SW0.out1 CGRA0.PE_5_0.out1
edge CGRA0.PE_5_0.SW0.out2 CGRA0.PE_5_0.out2
edge CGRA0.PE_5_0.SW0.out3 CGRA0.PE_5_0.out3
edge CGRA0.PE_5_0.SW0.out4 CGRA0.PE_5_0.FULLCONN_ALU0.in0
edge CGRA0.PE_5_0.SW0.out5 CGRA0.PE_5_0.FULLCONN_ALU0.in1
edge CGRA0.PE_5_0.SW0.out5 CGRA0.PE_5_0.REG0.in0
edge CGRA0.PE_5_0.SW0.out6 CGRA0.PE_5_0.FULLCONN_ALU0.in2
edge CGRA0.PE_5_0.SW0.out6 CGRA0.PE_5_0.REG0.in1
edge CGRA0.PE_5_0.SW0.out7 CGRA0.PE_5_0.REG0.in0
edge CGRA0.PE_5_0.SW0.out8 CGRA0.PE_5_0.REG0.in1
edge CGRA0.PE_5_0.FULLCONN_ALU0.in0 CGRA0.PE_5_0.FULLCONN_ALU0.out0
edge CGRA0.PE_5_0.FULLCONN_ALU0.in0 CGRA0.PE_5_0.FULLCONN_ALU0.out1
edge CGRA0.PE_5_0.FULLCONN_ALU0.in0 CGRA0.PE_5_0.FULLCONN_ALU0.out2
edge CGRA0.PE_5_0.FULLCONN_ALU0.in1 CGRA0.PE_5_0.FULLCONN_ALU0.out0
edge CGRA0.PE_5_0.FULLCONN_ALU0.in1 CGRA0.PE_5_0.FULLCONN_ALU0.out1
edge CGRA0.PE_5_0.FULLCONN_ALU0.in1 CGRA0.PE_5_0.FULLCONN_ALU0.out2
edge CGRA0.PE_5_0.FULLCONN_ALU0.in2 CGRA0.PE_5_0.FULLCONN_ALU0.out0
edge CGRA0.PE_5_0.FULLCONN_ALU0.in2 CGRA0.PE_5_0.FULLCONN_ALU0.out1
edge CGRA0.PE_5_0.FULLCONN_ALU0.in2 CGRA0.PE_5_0.FULLCONN_ALU0.out2
edge CGRA0.PE_5_0.FULLCONN_ALU0.in3 CGRA0.PE_5_0.FULLCONN_ALU0.out0
edge CGRA0.PE_5_0.FULLCONN_ALU0.in3 CGRA0.PE_5_0.FULLCONN_ALU0.out1
edge CGRA0.PE_5_0.FULLCONN_ALU0.in3 CGRA0.PE_5_0.FULLCONN_ALU0.out2
edge CGRA0.PE_5_0.FULLCONN_ALU0.out0 CGRA0.PE_5_0.ALU0.in0
edge CGRA0.PE_5_0.FULLCONN_ALU0.out1 CGRA0.PE_5_0.ALU0.in1
edge CGRA0.PE_5_0.FULLCONN_ALU0.out2 CGRA0.PE_5_0.ALU0.in2
edge CGRA0.PE_5_1.in0 CGRA0.PE_5_1.SW0.in0
edge CGRA0.PE_5_1.in1 CGRA0.PE_5_1.SW0.in1
edge CGRA0.PE_5_1.in2 CGRA0.PE_5_1.SW0.in2
edge CGRA0.PE_5_1.in3 CGRA0.PE_5_1.SW0.in3
edge CGRA0.PE_5_1.out0 CGRA0.PE_4_1.in0
edge CGRA0.PE_5_1.out0 CGRA0.mem_0.in20
edge CGRA0.PE_5_1.out0 CGRA0.mem_10.in20
edge CGRA0.PE_5_1.out1 CGRA0.PE_5_2.in1
edge CGRA0.PE_5_1.out1 CGRA0.mem_0.in21
edge CGRA0.PE_5_1.out1 CGRA0.mem_10.in21
edge CGRA0.PE_5_1.out2 CGRA0.PE_6_1.in2
edge CGRA0.PE_5_1.out2 CGRA0.mem_0.in22
edge CGRA0.PE_5_1.out2 CGRA0.mem_10.in22
edge CGRA0.PE_5_1.out3 CGRA0.PE_5_0.in3
edge CGRA0.PE_5_1.out3 CGRA0.mem_0.in23
edge CGRA0.PE_5_1.out3 CGRA0.mem_10.in23
edge CGRA0.PE_5_1.ALU0 CGRA0.PE_5_1.ALU0.out0
edge CGRA0.PE_5_1.ALU0.in0 CGRA0.PE_5_1.ALU0
edge CGRA0.PE_5_1.ALU0.in1 CGRA0.PE_5_1.ALU0
edge CGRA0.PE_5_1.ALU0.in2 CGRA0.PE_5_1.ALU0
edge CGRA0.PE_5_1.ALU0.out0 CGRA0.PE_5_1.SW0.in4
edge CGRA0.PE_5_1.CONST0 CGRA0.PE_5_1.CONST0.out0
edge CGRA0.PE_5_1.CONST0.in0 CGRA0.PE_5_1.CONST0
edge CGRA0.PE_5_1.CONST0.out0 CGRA0.PE_5_1.SW0.in5
edge CGRA0.PE_5_1.CONST0.out0 CGRA0.PE_5_1.FULLCONN_ALU0.in3
edge CGRA0.PE_5_1.REG0 CGRA0.PE_5_1.REG0.out0
edge CGRA0.PE_5_1.REG0.in0 CGRA0.PE_5_1.REG0
edge CGRA0.PE_5_1.REG0.in1 CGRA0.PE_5_1.REG0
edge CGRA0.PE_5_1.REG0.out0 CGRA0.PE_5_1.SW0.in5
edge CGRA0.PE_5_1.REG0.out0 CGRA0.PE_5_1.SW0.in6
edge CGRA0.PE_5_1.SW0.in0 CGRA0.PE_5_1.SW0.out0
edge CGRA0.PE_5_1.SW0.in0 CGRA0.PE_5_1.SW0.out1
edge CGRA0.PE_5_1.SW0.in0 CGRA0.PE_5_1.SW0.out2
edge CGRA0.PE_5_1.SW0.in0 CGRA0.PE_5_1.SW0.out3
edge CGRA0.PE_5_1.SW0.in0 CGRA0.PE_5_1.SW0.out4
edge CGRA0.PE_5_1.SW0.in0 CGRA0.PE_5_1.SW0.out5
edge CGRA0.PE_5_1.SW0.in0 CGRA0.PE_5_1.SW0.out6
edge CGRA0.PE_5_1.SW0.in0 CGRA0.PE_5_1.SW0.out7
edge CGRA0.PE_5_1.SW0.in0 CGRA0.PE_5_1.SW0.out8
edge CGRA0.PE_5_1.SW0.in0 CGRA0.PE_5_1.SW0.out0
edge CGRA0.PE_5_1.SW0.in0 CGRA0.PE_5_1.SW0.out1
edge CGRA0.PE_5_1.SW0.in0 CGRA0.PE_5_1.SW0.out2
edge CGRA0.PE_5_1.SW0.in0 CGRA0.PE_5_1.SW0.out3
edge CGRA0.PE_5_1.SW0.in1 CGRA0.PE_5_1.SW0.out0
edge CGRA0.PE_5_1.SW0.in1 CGRA0.PE_5_1.SW0.out1
edge CGRA0.PE_5_1.SW0.in1 CGRA0.PE_5_1.SW0.out2
edge CGRA0.PE_5_1.SW0.in1 CGRA0.PE_5_1.SW0.out3
edge CGRA0.PE_5_1.SW0.in1 CGRA0.PE_5_1.SW0.out4
edge CGRA0.PE_5_1.SW0.in1 CGRA0.PE_5_1.SW0.out5
edge CGRA0.PE_5_1.SW0.in1 CGRA0.PE_5_1.SW0.out6
edge CGRA0.PE_5_1.SW0.in1 CGRA0.PE_5_1.SW0.out7
edge CGRA0.PE_5_1.SW0.in1 CGRA0.PE_5_1.SW0.out8
edge CGRA0.PE_5_1.SW0.in1 CGRA0.PE_5_1.SW0.out0
edge CGRA0.PE_5_1.SW0.in1 CGRA0.PE_5_1.SW0.out1
edge CGRA0.PE_5_1.SW0.in1 CGRA0.PE_5_1.SW0.out2
edge CGRA0.PE_5_1.SW0.in1 CGRA0.PE_5_1.SW0.out3
edge CGRA0.PE_5_1.SW0.in2 CGRA0.PE_5_1.SW0.out0
edge CGRA0.PE_5_1.SW0.in2 CGRA0.PE_5_1.SW0.out1
edge CGRA0.PE_5_1.SW0.in2 CGRA0.PE_5_1.SW0.out2
edge CGRA0.PE_5_1.SW0.in2 CGRA0.PE_5_1.SW0.out3
edge CGRA0.PE_5_1.SW0.in2 CGRA0.PE_5_1.SW0.out4
edge CGRA0.PE_5_1.SW0.in2 CGRA0.PE_5_1.SW0.out5
edge CGRA0.PE_5_1.SW0.in2 CGRA0.PE_5_1.SW0.out6
edge CGRA0.PE_5_1.SW0.in2 CGRA0.PE_5_1.SW0.out7
edge CGRA0.PE_5_1.SW0.in2 CGRA0.PE_5_1.SW0.out8
edge CGRA0.PE_5_1.SW0.in2 CGRA0.PE_5_1.SW0.out0
edge CGRA0.PE_5_1.SW0.in2 CGRA0.PE_5_1.SW0.out1
edge CGRA0.PE_5_1.SW0.in2 CGRA0.PE_5_1.SW0.out2
edge CGRA0.PE_5_1.SW0.in2 CGRA0.PE_5_1.SW0.out3
edge CGRA0.PE_5_1.SW0.in3 CGRA0.PE_5_1.SW0.out0
edge CGRA0.PE_5_1.SW0.in3 CGRA0.PE_5_1.SW0.out1
edge CGRA0.PE_5_1.SW0.in3 CGRA0.PE_5_1.SW0.out2
edge CGRA0.PE_5_1.SW0.in3 CGRA0.PE_5_1.SW0.out3
edge CGRA0.PE_5_1.SW0.in3 CGRA0.PE_5_1.SW0.out4
edge CGRA0.PE_5_1.SW0.in3 CGRA0.PE_5_1.SW0.out5
edge CGRA0.PE_5_1.SW0.in3 CGRA0.PE_5_1.SW0.out6
edge CGRA0.PE_5_1.SW0.in3 CGRA0.PE_5_1.SW0.out7
edge CGRA0.PE_5_1.SW0.in3 CGRA0.PE_5_1.SW0.out8
edge CGRA0.PE_5_1.SW0.in3 CGRA0.PE_5_1.SW0.out0
edge CGRA0.PE_5_1.SW0.in3 CGRA0.PE_5_1.SW0.out1
edge CGRA0.PE_5_1.SW0.in3 CGRA0.PE_5_1.SW0.out2
edge CGRA0.PE_5_1.SW0.in3 CGRA0.PE_5_1.SW0.out3
edge CGRA0.PE_5_1.SW0.in4 CGRA0.PE_5_1.SW0.out0
edge CGRA0.PE_5_1.SW0.in4 CGRA0.PE_5_1.SW0.out1
edge CGRA0.PE_5_1.SW0.in4 CGRA0.PE_5_1.SW0.out2
edge CGRA0.PE_5_1.SW0.in4 CGRA0.PE_5_1.SW0.out3
edge CGRA0.PE_5_1.SW0.in4 CGRA0.PE_5_1.SW0.out4
edge CGRA0.PE_5_1.SW0.in4 CGRA0.PE_5_1.SW0.out5
edge CGRA0.PE_5_1.SW0.in4 CGRA0.PE_5_1.SW0.out6
edge CGRA0.PE_5_1.SW0.in4 CGRA0.PE_5_1.SW0.out7
edge CGRA0.PE_5_1.SW0.in4 CGRA0.PE_5_1.SW0.out8
edge CGRA0.PE_5_1.SW0.in5 CGRA0.PE_5_1.SW0.out0
edge CGRA0.PE_5_1.SW0.in5 CGRA0.PE_5_1.SW0.out1
edge CGRA0.PE_5_1.SW0.in5 CGRA0.PE_5_1.SW0.out2
edge CGRA0.PE_5_1.SW0.in5 CGRA0.PE_5_1.SW0.out3
edge CGRA0.PE_5_1.SW0.in5 CGRA0.PE_5_1.SW0.out4
edge CGRA0.PE_5_1.SW0.in5 CGRA0.PE_5_1.SW0.out5
edge CGRA0.PE_5_1.SW0.in5 CGRA0.PE_5_1.SW0.out6
edge CGRA0.PE_5_1.SW0.in5 CGRA0.PE_5_1.SW0.out7
edge CGRA0.PE_5_1.SW0.in5 CGRA0.PE_5_1.SW0.out8
edge CGRA0.PE_5_1.SW0.in6 CGRA0.PE_5_1.SW0.out0
edge CGRA0.PE_5_1.SW0.in6 CGRA0.PE_5_1.SW0.out1
edge CGRA0.PE_5_1.SW0.in6 CGRA0.PE_5_1.SW0.out2
edge CGRA0.PE_5_1.SW0.in6 CGRA0.PE_5_1.SW0.out3
edge CGRA0.PE_5_1.SW0.in6 CGRA0.PE_5_1.SW0.out4
edge CGRA0.PE_5_1.SW0.in6 CGRA0.PE_5_1.SW0.out5
edge CGRA0.PE_5_1.SW0.in6 CGRA0.PE_5_1.SW0.out6
edge CGRA0.PE_5_1.SW0.in6 CGRA0.PE_5_1.SW0.out7
edge CGRA0.PE_5_1.SW0.in6 CGRA0.PE_5_1.SW0.out8
edge CGRA0.PE_5_1.SW0.out0 CGRA0.PE_5_1.out0
edge CGRA0.PE_5_1.SW0.out1 CGRA0.PE_5_1.out1
edge CGRA0.PE_5_1.SW0.out2 CGRA0.PE_5_1.out2
edge CGRA0.PE_5_1.SW0.out3 CGRA0.PE_5_1.out3
edge CGRA0.PE_5_1.SW0.out4 CGRA0.PE_5_1.FULLCONN_ALU0.in0
edge CGRA0.PE_5_1.SW0.out5 CGRA0.PE_5_1.FULLCONN_ALU0.in1
edge CGRA0.PE_5_1.SW0.out5 CGRA0.PE_5_1.REG0.in0
edge CGRA0.PE_5_1.SW0.out6 CGRA0.PE_5_1.FULLCONN_ALU0.in2
edge CGRA0.PE_5_1.SW0.out6 CGRA0.PE_5_1.REG0.in1
edge CGRA0.PE_5_1.SW0.out7 CGRA0.PE_5_1.REG0.in0
edge CGRA0.PE_5_1.SW0.out8 CGRA0.PE_5_1.REG0.in1
edge CGRA0.PE_5_1.FULLCONN_ALU0.in0 CGRA0.PE_5_1.FULLCONN_ALU0.out0
edge CGRA0.PE_5_1.FULLCONN_ALU0.in0 CGRA0.PE_5_1.FULLCONN_ALU0.out1
edge CGRA0.PE_5_1.FULLCONN_ALU0.in0 CGRA0.PE_5_1.FULLCONN_ALU0.out2
edge CGRA0.PE_5_1.FULLCONN_ALU0.in1 CGRA0.PE_5_1.FULLCONN_ALU0.out0
edge CGRA0.PE_5_1.FULLCONN_ALU0.in1 CGRA0.PE_5_1.FULLCONN_ALU0.out1
edge CGRA0.PE_5_1.FULLCONN_ALU0.in1 CGRA0.PE_5_1.FULLCONN_ALU0.out2
edge CGRA0.PE_5_1.FULLCONN_ALU0.in2 CGRA0.PE_5_1.FULLCONN_ALU0.out0
edge CGRA0.PE_5_1.FULLCONN_ALU0.in2 CGRA0.PE_5_1.FULLCONN_ALU0.out1
edge CGRA0.PE_5_1.FULLCONN_ALU0.in2 CGRA0.PE_5_1.FULLCONN_ALU0.out2
edge CGRA0.PE_5_1.FULLCONN_ALU0.in3 CGRA0.PE_5_1.FULLCONN_ALU0.out0
edge CGRA0.PE_5_1.FULLCONN_ALU0.in3 CGRA0.PE_5_1.FULLCONN_ALU0.out1
edge CGRA0.PE_5_1.FULLCONN_ALU0.in3 CGRA0.PE_5_1.FULLCONN_ALU0.out2
edge CGRA0.PE_5_1.FULLCONN_ALU0.out0 CGRA0.PE_5_1.ALU0.in0
edge CGRA0.PE_5_1.FULLCONN_ALU0.out1 CGRA0.PE_5_1.ALU0.in1
edge CGRA0.PE_5_1.FULLCONN_ALU0.out2 CGRA0.PE_5_1.ALU0.in2
edge CGRA0.PE_5_2.in0 CGRA0.PE_5_2.SW0.in0
edge CGRA0.PE_5_2.in1 CGRA0.PE_5_2.SW0.in1
edge CGRA0.PE_5_2.in2 CGRA0.PE_5_2.SW0.in2
edge CGRA0.PE_5_2.in3 CGRA0.PE_5_2.SW0.in3
edge CGRA0.PE_5_2.out0 CGRA0.PE_4_2.in0
edge CGRA0.PE_5_2.out0 CGRA0.mem_0.in20
edge CGRA0.PE_5_2.out0 CGRA0.mem_10.in20
edge CGRA0.PE_5_2.out1 CGRA0.PE_5_3.in1
edge CGRA0.PE_5_2.out1 CGRA0.mem_0.in21
edge CGRA0.PE_5_2.out1 CGRA0.mem_10.in21
edge CGRA0.PE_5_2.out2 CGRA0.PE_6_2.in2
edge CGRA0.PE_5_2.out2 CGRA0.mem_0.in22
edge CGRA0.PE_5_2.out2 CGRA0.mem_10.in22
edge CGRA0.PE_5_2.out3 CGRA0.PE_5_1.in3
edge CGRA0.PE_5_2.out3 CGRA0.mem_0.in23
edge CGRA0.PE_5_2.out3 CGRA0.mem_10.in23
edge CGRA0.PE_5_2.ALU0 CGRA0.PE_5_2.ALU0.out0
edge CGRA0.PE_5_2.ALU0.in0 CGRA0.PE_5_2.ALU0
edge CGRA0.PE_5_2.ALU0.in1 CGRA0.PE_5_2.ALU0
edge CGRA0.PE_5_2.ALU0.in2 CGRA0.PE_5_2.ALU0
edge CGRA0.PE_5_2.ALU0.out0 CGRA0.PE_5_2.SW0.in4
edge CGRA0.PE_5_2.CONST0 CGRA0.PE_5_2.CONST0.out0
edge CGRA0.PE_5_2.CONST0.in0 CGRA0.PE_5_2.CONST0
edge CGRA0.PE_5_2.CONST0.out0 CGRA0.PE_5_2.SW0.in5
edge CGRA0.PE_5_2.CONST0.out0 CGRA0.PE_5_2.FULLCONN_ALU0.in3
edge CGRA0.PE_5_2.REG0 CGRA0.PE_5_2.REG0.out0
edge CGRA0.PE_5_2.REG0.in0 CGRA0.PE_5_2.REG0
edge CGRA0.PE_5_2.REG0.in1 CGRA0.PE_5_2.REG0
edge CGRA0.PE_5_2.REG0.out0 CGRA0.PE_5_2.SW0.in5
edge CGRA0.PE_5_2.REG0.out0 CGRA0.PE_5_2.SW0.in6
edge CGRA0.PE_5_2.SW0.in0 CGRA0.PE_5_2.SW0.out0
edge CGRA0.PE_5_2.SW0.in0 CGRA0.PE_5_2.SW0.out1
edge CGRA0.PE_5_2.SW0.in0 CGRA0.PE_5_2.SW0.out2
edge CGRA0.PE_5_2.SW0.in0 CGRA0.PE_5_2.SW0.out3
edge CGRA0.PE_5_2.SW0.in0 CGRA0.PE_5_2.SW0.out4
edge CGRA0.PE_5_2.SW0.in0 CGRA0.PE_5_2.SW0.out5
edge CGRA0.PE_5_2.SW0.in0 CGRA0.PE_5_2.SW0.out6
edge CGRA0.PE_5_2.SW0.in0 CGRA0.PE_5_2.SW0.out7
edge CGRA0.PE_5_2.SW0.in0 CGRA0.PE_5_2.SW0.out8
edge CGRA0.PE_5_2.SW0.in0 CGRA0.PE_5_2.SW0.out0
edge CGRA0.PE_5_2.SW0.in0 CGRA0.PE_5_2.SW0.out1
edge CGRA0.PE_5_2.SW0.in0 CGRA0.PE_5_2.SW0.out2
edge CGRA0.PE_5_2.SW0.in0 CGRA0.PE_5_2.SW0.out3
edge CGRA0.PE_5_2.SW0.in1 CGRA0.PE_5_2.SW0.out0
edge CGRA0.PE_5_2.SW0.in1 CGRA0.PE_5_2.SW0.out1
edge CGRA0.PE_5_2.SW0.in1 CGRA0.PE_5_2.SW0.out2
edge CGRA0.PE_5_2.SW0.in1 CGRA0.PE_5_2.SW0.out3
edge CGRA0.PE_5_2.SW0.in1 CGRA0.PE_5_2.SW0.out4
edge CGRA0.PE_5_2.SW0.in1 CGRA0.PE_5_2.SW0.out5
edge CGRA0.PE_5_2.SW0.in1 CGRA0.PE_5_2.SW0.out6
edge CGRA0.PE_5_2.SW0.in1 CGRA0.PE_5_2.SW0.out7
edge CGRA0.PE_5_2.SW0.in1 CGRA0.PE_5_2.SW0.out8
edge CGRA0.PE_5_2.SW0.in1 CGRA0.PE_5_2.SW0.out0
edge CGRA0.PE_5_2.SW0.in1 CGRA0.PE_5_2.SW0.out1
edge CGRA0.PE_5_2.SW0.in1 CGRA0.PE_5_2.SW0.out2
edge CGRA0.PE_5_2.SW0.in1 CGRA0.PE_5_2.SW0.out3
edge CGRA0.PE_5_2.SW0.in2 CGRA0.PE_5_2.SW0.out0
edge CGRA0.PE_5_2.SW0.in2 CGRA0.PE_5_2.SW0.out1
edge CGRA0.PE_5_2.SW0.in2 CGRA0.PE_5_2.SW0.out2
edge CGRA0.PE_5_2.SW0.in2 CGRA0.PE_5_2.SW0.out3
edge CGRA0.PE_5_2.SW0.in2 CGRA0.PE_5_2.SW0.out4
edge CGRA0.PE_5_2.SW0.in2 CGRA0.PE_5_2.SW0.out5
edge CGRA0.PE_5_2.SW0.in2 CGRA0.PE_5_2.SW0.out6
edge CGRA0.PE_5_2.SW0.in2 CGRA0.PE_5_2.SW0.out7
edge CGRA0.PE_5_2.SW0.in2 CGRA0.PE_5_2.SW0.out8
edge CGRA0.PE_5_2.SW0.in2 CGRA0.PE_5_2.SW0.out0
edge CGRA0.PE_5_2.SW0.in2 CGRA0.PE_5_2.SW0.out1
edge CGRA0.PE_5_2.SW0.in2 CGRA0.PE_5_2.SW0.out2
edge CGRA0.PE_5_2.SW0.in2 CGRA0.PE_5_2.SW0.out3
edge CGRA0.PE_5_2.SW0.in3 CGRA0.PE_5_2.SW0.out0
edge CGRA0.PE_5_2.SW0.in3 CGRA0.PE_5_2.SW0.out1
edge CGRA0.PE_5_2.SW0.in3 CGRA0.PE_5_2.SW0.out2
edge CGRA0.PE_5_2.SW0.in3 CGRA0.PE_5_2.SW0.out3
edge CGRA0.PE_5_2.SW0.in3 CGRA0.PE_5_2.SW0.out4
edge CGRA0.PE_5_2.SW0.in3 CGRA0.PE_5_2.SW0.out5
edge CGRA0.PE_5_2.SW0.in3 CGRA0.PE_5_2.SW0.out6
edge CGRA0.PE_5_2.SW0.in3 CGRA0.PE_5_2.SW0.out7
edge CGRA0.PE_5_2.SW0.in3 CGRA0.PE_5_2.SW0.out8
edge CGRA0.PE_5_2.SW0.in3 CGRA0.PE_5_2.SW0.out0
edge CGRA0.PE_5_2.SW0.in3 CGRA0.PE_5_2.SW0.out1
edge CGRA0.PE_5_2.SW0.in3 CGRA0.PE_5_2.SW0.out2
edge CGRA0.PE_5_2.SW0.in3 CGRA0.PE_5_2.SW0.out3
edge CGRA0.PE_5_2.SW0.in4 CGRA0.PE_5_2.SW0.out0
edge CGRA0.PE_5_2.SW0.in4 CGRA0.PE_5_2.SW0.out1
edge CGRA0.PE_5_2.SW0.in4 CGRA0.PE_5_2.SW0.out2
edge CGRA0.PE_5_2.SW0.in4 CGRA0.PE_5_2.SW0.out3
edge CGRA0.PE_5_2.SW0.in4 CGRA0.PE_5_2.SW0.out4
edge CGRA0.PE_5_2.SW0.in4 CGRA0.PE_5_2.SW0.out5
edge CGRA0.PE_5_2.SW0.in4 CGRA0.PE_5_2.SW0.out6
edge CGRA0.PE_5_2.SW0.in4 CGRA0.PE_5_2.SW0.out7
edge CGRA0.PE_5_2.SW0.in4 CGRA0.PE_5_2.SW0.out8
edge CGRA0.PE_5_2.SW0.in5 CGRA0.PE_5_2.SW0.out0
edge CGRA0.PE_5_2.SW0.in5 CGRA0.PE_5_2.SW0.out1
edge CGRA0.PE_5_2.SW0.in5 CGRA0.PE_5_2.SW0.out2
edge CGRA0.PE_5_2.SW0.in5 CGRA0.PE_5_2.SW0.out3
edge CGRA0.PE_5_2.SW0.in5 CGRA0.PE_5_2.SW0.out4
edge CGRA0.PE_5_2.SW0.in5 CGRA0.PE_5_2.SW0.out5
edge CGRA0.PE_5_2.SW0.in5 CGRA0.PE_5_2.SW0.out6
edge CGRA0.PE_5_2.SW0.in5 CGRA0.PE_5_2.SW0.out7
edge CGRA0.PE_5_2.SW0.in5 CGRA0.PE_5_2.SW0.out8
edge CGRA0.PE_5_2.SW0.in6 CGRA0.PE_5_2.SW0.out0
edge CGRA0.PE_5_2.SW0.in6 CGRA0.PE_5_2.SW0.out1
edge CGRA0.PE_5_2.SW0.in6 CGRA0.PE_5_2.SW0.out2
edge CGRA0.PE_5_2.SW0.in6 CGRA0.PE_5_2.SW0.out3
edge CGRA0.PE_5_2.SW0.in6 CGRA0.PE_5_2.SW0.out4
edge CGRA0.PE_5_2.SW0.in6 CGRA0.PE_5_2.SW0.out5
edge CGRA0.PE_5_2.SW0.in6 CGRA0.PE_5_2.SW0.out6
edge CGRA0.PE_5_2.SW0.in6 CGRA0.PE_5_2.SW0.out7
edge CGRA0.PE_5_2.SW0.in6 CGRA0.PE_5_2.SW0.out8
edge CGRA0.PE_5_2.SW0.out0 CGRA0.PE_5_2.out0
edge CGRA0.PE_5_2.SW0.out1 CGRA0.PE_5_2.out1
edge CGRA0.PE_5_2.SW0.out2 CGRA0.PE_5_2.out2
edge CGRA0.PE_5_2.SW0.out3 CGRA0.PE_5_2.out3
edge CGRA0.PE_5_2.SW0.out4 CGRA0.PE_5_2.FULLCONN_ALU0.in0
edge CGRA0.PE_5_2.SW0.out5 CGRA0.PE_5_2.FULLCONN_ALU0.in1
edge CGRA0.PE_5_2.SW0.out5 CGRA0.PE_5_2.REG0.in0
edge CGRA0.PE_5_2.SW0.out6 CGRA0.PE_5_2.FULLCONN_ALU0.in2
edge CGRA0.PE_5_2.SW0.out6 CGRA0.PE_5_2.REG0.in1
edge CGRA0.PE_5_2.SW0.out7 CGRA0.PE_5_2.REG0.in0
edge CGRA0.PE_5_2.SW0.out8 CGRA0.PE_5_2.REG0.in1
edge CGRA0.PE_5_2.FULLCONN_ALU0.in0 CGRA0.PE_5_2.FULLCONN_ALU0.out0
edge CGRA0.PE_5_2.FULLCONN_ALU0.in0 CGRA0.PE_5_2.FULLCONN_ALU0.out1
edge CGRA0.PE_5_2.FULLCONN_ALU0.in0 CGRA0.PE_5_2.FULLCONN_ALU0.out2
edge CGRA0.PE_5_2.FULLCONN_ALU0.in1 CGRA0.PE_5_2.FULLCONN_ALU0.out0
edge CGRA0.PE_5_2.FULLCONN_ALU0.in1 CGRA0.PE_5_2.FULLCONN_ALU0.out1
edge CGRA0.PE_5_2.FULLCONN_ALU0.in1 CGRA0.PE_5_2.FULLCONN_ALU0.out2
edge CGRA0.PE_5_2.FULLCONN_ALU0.in2 CGRA0.PE_5_2.FULLCONN_ALU0.out0
edge CGRA0.PE_5_2.FULLCONN_ALU0.in2 CGRA0.PE_5_2.FULLCONN_ALU0.out1
edge CGRA0.PE_5_2.FULLCONN_ALU0.in2 CGRA0.PE_5_2.FULLCONN_ALU0.out2
edge CGRA0.PE_5_2.FULLCONN_ALU0.in3 CGRA0.PE_5_2.FULLCONN_ALU0.out0
edge CGRA0.PE_5_2.FULLCONN_ALU0.in3 CGRA0.PE_5_2.FULLCONN_ALU0.out1
edge CGRA0.PE_5_2.FULLCONN_ALU0.in3 CGRA0.PE_5_2.FULLCONN_ALU0.out2
edge CGRA0.PE_5_2.FULLCONN_ALU0.out0 CGRA0.PE_5_2.ALU0.in0
edge CGRA0.PE_5_2.FULLCONN_ALU0.out1 CGRA0.PE_5_2.ALU0.in1
edge CGRA0.PE_5_2.FULLCONN_ALU0.out2 CGRA0.PE_5_2.ALU0.in2
edge CGRA0.PE_5_3.in0 CGRA0.PE_5_3.SW0.in0
edge CGRA0.PE_5_3.in1 CGRA0.PE_5_3.SW0.in1
edge CGRA0.PE_5_3.in2 CGRA0.PE_5_3.SW0.in2
edge CGRA0.PE_5_3.in3 CGRA0.PE_5_3.SW0.in3
edge CGRA0.PE_5_3.out0 CGRA0.PE_4_3.in0
edge CGRA0.PE_5_3.out0 CGRA0.mem_0.in20
edge CGRA0.PE_5_3.out0 CGRA0.mem_10.in20
edge CGRA0.PE_5_3.out1 CGRA0.PE_5_4.in1
edge CGRA0.PE_5_3.out1 CGRA0.mem_0.in21
edge CGRA0.PE_5_3.out1 CGRA0.mem_10.in21
edge CGRA0.PE_5_3.out2 CGRA0.PE_6_3.in2
edge CGRA0.PE_5_3.out2 CGRA0.mem_0.in22
edge CGRA0.PE_5_3.out2 CGRA0.mem_10.in22
edge CGRA0.PE_5_3.out3 CGRA0.PE_5_2.in3
edge CGRA0.PE_5_3.out3 CGRA0.mem_0.in23
edge CGRA0.PE_5_3.out3 CGRA0.mem_10.in23
edge CGRA0.PE_5_3.ALU0 CGRA0.PE_5_3.ALU0.out0
edge CGRA0.PE_5_3.ALU0.in0 CGRA0.PE_5_3.ALU0
edge CGRA0.PE_5_3.ALU0.in1 CGRA0.PE_5_3.ALU0
edge CGRA0.PE_5_3.ALU0.in2 CGRA0.PE_5_3.ALU0
edge CGRA0.PE_5_3.ALU0.out0 CGRA0.PE_5_3.SW0.in4
edge CGRA0.PE_5_3.CONST0 CGRA0.PE_5_3.CONST0.out0
edge CGRA0.PE_5_3.CONST0.in0 CGRA0.PE_5_3.CONST0
edge CGRA0.PE_5_3.CONST0.out0 CGRA0.PE_5_3.SW0.in5
edge CGRA0.PE_5_3.CONST0.out0 CGRA0.PE_5_3.FULLCONN_ALU0.in3
edge CGRA0.PE_5_3.REG0 CGRA0.PE_5_3.REG0.out0
edge CGRA0.PE_5_3.REG0.in0 CGRA0.PE_5_3.REG0
edge CGRA0.PE_5_3.REG0.in1 CGRA0.PE_5_3.REG0
edge CGRA0.PE_5_3.REG0.out0 CGRA0.PE_5_3.SW0.in5
edge CGRA0.PE_5_3.REG0.out0 CGRA0.PE_5_3.SW0.in6
edge CGRA0.PE_5_3.SW0.in0 CGRA0.PE_5_3.SW0.out0
edge CGRA0.PE_5_3.SW0.in0 CGRA0.PE_5_3.SW0.out1
edge CGRA0.PE_5_3.SW0.in0 CGRA0.PE_5_3.SW0.out2
edge CGRA0.PE_5_3.SW0.in0 CGRA0.PE_5_3.SW0.out3
edge CGRA0.PE_5_3.SW0.in0 CGRA0.PE_5_3.SW0.out4
edge CGRA0.PE_5_3.SW0.in0 CGRA0.PE_5_3.SW0.out5
edge CGRA0.PE_5_3.SW0.in0 CGRA0.PE_5_3.SW0.out6
edge CGRA0.PE_5_3.SW0.in0 CGRA0.PE_5_3.SW0.out7
edge CGRA0.PE_5_3.SW0.in0 CGRA0.PE_5_3.SW0.out8
edge CGRA0.PE_5_3.SW0.in0 CGRA0.PE_5_3.SW0.out0
edge CGRA0.PE_5_3.SW0.in0 CGRA0.PE_5_3.SW0.out1
edge CGRA0.PE_5_3.SW0.in0 CGRA0.PE_5_3.SW0.out2
edge CGRA0.PE_5_3.SW0.in0 CGRA0.PE_5_3.SW0.out3
edge CGRA0.PE_5_3.SW0.in1 CGRA0.PE_5_3.SW0.out0
edge CGRA0.PE_5_3.SW0.in1 CGRA0.PE_5_3.SW0.out1
edge CGRA0.PE_5_3.SW0.in1 CGRA0.PE_5_3.SW0.out2
edge CGRA0.PE_5_3.SW0.in1 CGRA0.PE_5_3.SW0.out3
edge CGRA0.PE_5_3.SW0.in1 CGRA0.PE_5_3.SW0.out4
edge CGRA0.PE_5_3.SW0.in1 CGRA0.PE_5_3.SW0.out5
edge CGRA0.PE_5_3.SW0.in1 CGRA0.PE_5_3.SW0.out6
edge CGRA0.PE_5_3.SW0.in1 CGRA0.PE_5_3.SW0.out7
edge CGRA0.PE_5_3.SW0.in1 CGRA0.PE_5_3.SW0.out8
edge CGRA0.PE_5_3.SW0.in1 CGRA0.PE_5_3.SW0.out0
edge CGRA0.PE_5_3.SW0.in1 CGRA0.PE_5_3.SW0.out1
edge CGRA0.PE_5_3.SW0.in1 CGRA0.PE_5_3.SW0.out2
edge CGRA0.PE_5_3.SW0.in1 CGRA0.PE_5_3.SW0.out3
edge CGRA0.PE_5_3.SW0.in2 CGRA0.PE_5_3.SW0.out0
edge CGRA0.PE_5_3.SW0.in2 CGRA0.PE_5_3.SW0.out1
edge CGRA0.PE_5_3.SW0.in2 CGRA0.PE_5_3.SW0.out2
edge CGRA0.PE_5_3.SW0.in2 CGRA0.PE_5_3.SW0.out3
edge CGRA0.PE_5_3.SW0.in2 CGRA0.PE_5_3.SW0.out4
edge CGRA0.PE_5_3.SW0.in2 CGRA0.PE_5_3.SW0.out5
edge CGRA0.PE_5_3.SW0.in2 CGRA0.PE_5_3.SW0.out6
edge CGRA0.PE_5_3.SW0.in2 CGRA0.PE_5_3.SW0.out7
edge CGRA0.PE_5_3.SW0.in2 CGRA0.PE_5_3.SW0.out8
edge CGRA0.PE_5_3.SW0.in2 CGRA0.PE_5_3.SW0.out0
edge CGRA0.PE_5_3.SW0.in2 CGRA0.PE_5_3.SW0.out1
edge CGRA0.PE_5_3.SW0.in2 CGRA0.PE_5_3.SW0.out2
edge CGRA0.PE_5_3.SW0.in2 CGRA0.PE_5_3.SW0.out3
edge CGRA0.PE_5_3.SW0.in3 CGRA0.PE_5_3.SW0.out0
edge CGRA0.PE_5_3.SW0.in3 CGRA0.PE_5_3.SW0.out1
edge CGRA0.PE_5_3.SW0.in3 CGRA0.PE_5_3.SW0.out2
edge CGRA0.PE_5_3.SW0.in3 CGRA0.PE_5_3.SW0.out3
edge CGRA0.PE_5_3.SW0.in3 CGRA0.PE_5_3.SW0.out4
edge CGRA0.PE_5_3.SW0.in3 CGRA0.PE_5_3.SW0.out5
edge CGRA0.PE_5_3.SW0.in3 CGRA0.PE_5_3.SW0.out6
edge CGRA0.PE_5_3.SW0.in3 CGRA0.PE_5_3.SW0.out7
edge CGRA0.PE_5_3.SW0.in3 CGRA0.PE_5_3.SW0.out8
edge CGRA0.PE_5_3.SW0.in3 CGRA0.PE_5_3.SW0.out0
edge CGRA0.PE_5_3.SW0.in3 CGRA0.PE_5_3.SW0.out1
edge CGRA0.PE_5_3.SW0.in3 CGRA0.PE_5_3.SW0.out2
edge CGRA0.PE_5_3.SW0.in3 CGRA0.PE_5_3.SW0.out3
edge CGRA0.PE_5_3.SW0.in4 CGRA0.PE_5_3.SW0.out0
edge CGRA0.PE_5_3.SW0.in4 CGRA0.PE_5_3.SW0.out1
edge CGRA0.PE_5_3.SW0.in4 CGRA0.PE_5_3.SW0.out2
edge CGRA0.PE_5_3.SW0.in4 CGRA0.PE_5_3.SW0.out3
edge CGRA0.PE_5_3.SW0.in4 CGRA0.PE_5_3.SW0.out4
edge CGRA0.PE_5_3.SW0.in4 CGRA0.PE_5_3.SW0.out5
edge CGRA0.PE_5_3.SW0.in4 CGRA0.PE_5_3.SW0.out6
edge CGRA0.PE_5_3.SW0.in4 CGRA0.PE_5_3.SW0.out7
edge CGRA0.PE_5_3.SW0.in4 CGRA0.PE_5_3.SW0.out8
edge CGRA0.PE_5_3.SW0.in5 CGRA0.PE_5_3.SW0.out0
edge CGRA0.PE_5_3.SW0.in5 CGRA0.PE_5_3.SW0.out1
edge CGRA0.PE_5_3.SW0.in5 CGRA0.PE_5_3.SW0.out2
edge CGRA0.PE_5_3.SW0.in5 CGRA0.PE_5_3.SW0.out3
edge CGRA0.PE_5_3.SW0.in5 CGRA0.PE_5_3.SW0.out4
edge CGRA0.PE_5_3.SW0.in5 CGRA0.PE_5_3.SW0.out5
edge CGRA0.PE_5_3.SW0.in5 CGRA0.PE_5_3.SW0.out6
edge CGRA0.PE_5_3.SW0.in5 CGRA0.PE_5_3.SW0.out7
edge CGRA0.PE_5_3.SW0.in5 CGRA0.PE_5_3.SW0.out8
edge CGRA0.PE_5_3.SW0.in6 CGRA0.PE_5_3.SW0.out0
edge CGRA0.PE_5_3.SW0.in6 CGRA0.PE_5_3.SW0.out1
edge CGRA0.PE_5_3.SW0.in6 CGRA0.PE_5_3.SW0.out2
edge CGRA0.PE_5_3.SW0.in6 CGRA0.PE_5_3.SW0.out3
edge CGRA0.PE_5_3.SW0.in6 CGRA0.PE_5_3.SW0.out4
edge CGRA0.PE_5_3.SW0.in6 CGRA0.PE_5_3.SW0.out5
edge CGRA0.PE_5_3.SW0.in6 CGRA0.PE_5_3.SW0.out6
edge CGRA0.PE_5_3.SW0.in6 CGRA0.PE_5_3.SW0.out7
edge CGRA0.PE_5_3.SW0.in6 CGRA0.PE_5_3.SW0.out8
edge CGRA0.PE_5_3.SW0.out0 CGRA0.PE_5_3.out0
edge CGRA0.PE_5_3.SW0.out1 CGRA0.PE_5_3.out1
edge CGRA0.PE_5_3.SW0.out2 CGRA0.PE_5_3.out2
edge CGRA0.PE_5_3.SW0.out3 CGRA0.PE_5_3.out3
edge CGRA0.PE_5_3.SW0.out4 CGRA0.PE_5_3.FULLCONN_ALU0.in0
edge CGRA0.PE_5_3.SW0.out5 CGRA0.PE_5_3.FULLCONN_ALU0.in1
edge CGRA0.PE_5_3.SW0.out5 CGRA0.PE_5_3.REG0.in0
edge CGRA0.PE_5_3.SW0.out6 CGRA0.PE_5_3.FULLCONN_ALU0.in2
edge CGRA0.PE_5_3.SW0.out6 CGRA0.PE_5_3.REG0.in1
edge CGRA0.PE_5_3.SW0.out7 CGRA0.PE_5_3.REG0.in0
edge CGRA0.PE_5_3.SW0.out8 CGRA0.PE_5_3.REG0.in1
edge CGRA0.PE_5_3.FULLCONN_ALU0.in0 CGRA0.PE_5_3.FULLCONN_ALU0.out0
edge CGRA0.PE_5_3.FULLCONN_ALU0.in0 CGRA0.PE_5_3.FULLCONN_ALU0.out1
edge CGRA0.PE_5_3.FULLCONN_ALU0.in0 CGRA0.PE_5_3.FULLCONN_ALU0.out2
edge CGRA0.PE_5_3.FULLCONN_ALU0.in1 CGRA0.PE_5_3.FULLCONN_ALU0.out0
edge CGRA0.PE_5_3.FULLCONN_ALU0.in1 CGRA0.PE_5_3.FULLCONN_ALU0.out1
edge CGRA0.PE_5_3.FULLCONN_ALU0.in1 CGRA0.PE_5_3.FULLCONN_ALU0.out2
edge CGRA0.PE_5_3.FULLCONN_ALU0.in2 CGRA0.PE_5_3.FULLCONN_ALU0.out0
edge CGRA0.PE_5_3.FULLCONN_ALU0.in2 CGRA0.PE_5_3.FULLCONN_ALU0.out1
edge CGRA0.PE_5_3.FULLCONN_ALU0.in2 CGRA0.PE_5_3.FULLCONN_ALU0.out2
edge CGRA0.PE_5_3.FULLCONN_ALU0.in3 CGRA0.PE_5_3.FULLCONN_ALU0.out0
edge CGRA0.PE_5_3.FULLCONN_ALU0.in3 CGRA0.PE_5_3.FULLCONN_ALU0.out1
edge CGRA0.PE_5_3.FULLCONN_ALU0.in3 CGRA0.PE_5_3.FULLCONN_ALU0.out2
edge CGRA0.PE_5_3.FULLCONN_ALU0.out0 CGRA0.PE_5_3.ALU0.in0
edge CGRA0.PE_5_3.FULLCONN_ALU0.out1 CGRA0.PE_5_3.ALU0.in1
edge CGRA0.PE_5_3.FULLCONN_ALU0.out2 CGRA0.PE_5_3.ALU0.in2
edge CGRA0.PE_5_4.in0 CGRA0.PE_5_4.SW0.in0
edge CGRA0.PE_5_4.in1 CGRA0.PE_5_4.SW0.in1
edge CGRA0.PE_5_4.in2 CGRA0.PE_5_4.SW0.in2
edge CGRA0.PE_5_4.in3 CGRA0.PE_5_4.SW0.in3
edge CGRA0.PE_5_4.out0 CGRA0.PE_4_4.in0
edge CGRA0.PE_5_4.out0 CGRA0.mem_0.in20
edge CGRA0.PE_5_4.out0 CGRA0.mem_10.in20
edge CGRA0.PE_5_4.out1 CGRA0.PE_5_5.in1
edge CGRA0.PE_5_4.out1 CGRA0.mem_0.in21
edge CGRA0.PE_5_4.out1 CGRA0.mem_10.in21
edge CGRA0.PE_5_4.out2 CGRA0.PE_6_4.in2
edge CGRA0.PE_5_4.out2 CGRA0.mem_0.in22
edge CGRA0.PE_5_4.out2 CGRA0.mem_10.in22
edge CGRA0.PE_5_4.out3 CGRA0.PE_5_3.in3
edge CGRA0.PE_5_4.out3 CGRA0.mem_0.in23
edge CGRA0.PE_5_4.out3 CGRA0.mem_10.in23
edge CGRA0.PE_5_4.ALU0 CGRA0.PE_5_4.ALU0.out0
edge CGRA0.PE_5_4.ALU0.in0 CGRA0.PE_5_4.ALU0
edge CGRA0.PE_5_4.ALU0.in1 CGRA0.PE_5_4.ALU0
edge CGRA0.PE_5_4.ALU0.in2 CGRA0.PE_5_4.ALU0
edge CGRA0.PE_5_4.ALU0.out0 CGRA0.PE_5_4.SW0.in4
edge CGRA0.PE_5_4.CONST0 CGRA0.PE_5_4.CONST0.out0
edge CGRA0.PE_5_4.CONST0.in0 CGRA0.PE_5_4.CONST0
edge CGRA0.PE_5_4.CONST0.out0 CGRA0.PE_5_4.SW0.in5
edge CGRA0.PE_5_4.CONST0.out0 CGRA0.PE_5_4.FULLCONN_ALU0.in3
edge CGRA0.PE_5_4.REG0 CGRA0.PE_5_4.REG0.out0
edge CGRA0.PE_5_4.REG0.in0 CGRA0.PE_5_4.REG0
edge CGRA0.PE_5_4.REG0.in1 CGRA0.PE_5_4.REG0
edge CGRA0.PE_5_4.REG0.out0 CGRA0.PE_5_4.SW0.in5
edge CGRA0.PE_5_4.REG0.out0 CGRA0.PE_5_4.SW0.in6
edge CGRA0.PE_5_4.SW0.in0 CGRA0.PE_5_4.SW0.out0
edge CGRA0.PE_5_4.SW0.in0 CGRA0.PE_5_4.SW0.out1
edge CGRA0.PE_5_4.SW0.in0 CGRA0.PE_5_4.SW0.out2
edge CGRA0.PE_5_4.SW0.in0 CGRA0.PE_5_4.SW0.out3
edge CGRA0.PE_5_4.SW0.in0 CGRA0.PE_5_4.SW0.out4
edge CGRA0.PE_5_4.SW0.in0 CGRA0.PE_5_4.SW0.out5
edge CGRA0.PE_5_4.SW0.in0 CGRA0.PE_5_4.SW0.out6
edge CGRA0.PE_5_4.SW0.in0 CGRA0.PE_5_4.SW0.out7
edge CGRA0.PE_5_4.SW0.in0 CGRA0.PE_5_4.SW0.out8
edge CGRA0.PE_5_4.SW0.in0 CGRA0.PE_5_4.SW0.out0
edge CGRA0.PE_5_4.SW0.in0 CGRA0.PE_5_4.SW0.out1
edge CGRA0.PE_5_4.SW0.in0 CGRA0.PE_5_4.SW0.out2
edge CGRA0.PE_5_4.SW0.in0 CGRA0.PE_5_4.SW0.out3
edge CGRA0.PE_5_4.SW0.in1 CGRA0.PE_5_4.SW0.out0
edge CGRA0.PE_5_4.SW0.in1 CGRA0.PE_5_4.SW0.out1
edge CGRA0.PE_5_4.SW0.in1 CGRA0.PE_5_4.SW0.out2
edge CGRA0.PE_5_4.SW0.in1 CGRA0.PE_5_4.SW0.out3
edge CGRA0.PE_5_4.SW0.in1 CGRA0.PE_5_4.SW0.out4
edge CGRA0.PE_5_4.SW0.in1 CGRA0.PE_5_4.SW0.out5
edge CGRA0.PE_5_4.SW0.in1 CGRA0.PE_5_4.SW0.out6
edge CGRA0.PE_5_4.SW0.in1 CGRA0.PE_5_4.SW0.out7
edge CGRA0.PE_5_4.SW0.in1 CGRA0.PE_5_4.SW0.out8
edge CGRA0.PE_5_4.SW0.in1 CGRA0.PE_5_4.SW0.out0
edge CGRA0.PE_5_4.SW0.in1 CGRA0.PE_5_4.SW0.out1
edge CGRA0.PE_5_4.SW0.in1 CGRA0.PE_5_4.SW0.out2
edge CGRA0.PE_5_4.SW0.in1 CGRA0.PE_5_4.SW0.out3
edge CGRA0.PE_5_4.SW0.in2 CGRA0.PE_5_4.SW0.out0
edge CGRA0.PE_5_4.SW0.in2 CGRA0.PE_5_4.SW0.out1
edge CGRA0.PE_5_4.SW0.in2 CGRA0.PE_5_4.SW0.out2
edge CGRA0.PE_5_4.SW0.in2 CGRA0.PE_5_4.SW0.out3
edge CGRA0.PE_5_4.SW0.in2 CGRA0.PE_5_4.SW0.out4
edge CGRA0.PE_5_4.SW0.in2 CGRA0.PE_5_4.SW0.out5
edge CGRA0.PE_5_4.SW0.in2 CGRA0.PE_5_4.SW0.out6
edge CGRA0.PE_5_4.SW0.in2 CGRA0.PE_5_4.SW0.out7
edge CGRA0.PE_5_4.SW0.in2 CGRA0.PE_5_4.SW0.out8
edge CGRA0.PE_5_4.SW0.in2 CGRA0.PE_5_4.SW0.out0
edge CGRA0.PE_5_4.SW0.in2 CGRA0.PE_5_4.SW0.out1
edge CGRA0.PE_5_4.SW0.in2 CGRA0.PE_5_4.SW0.out2
edge CGRA0.PE_5_4.SW0.in2 CGRA0.PE_5_4.SW0.out3
edge CGRA0.PE_5_4.SW0.in3 CGRA0.PE_5_4.SW0.out0
edge CGRA0.PE_5_4.SW0.in3 CGRA0.PE_5_4.SW0.out1
edge CGRA0.PE_5_4.SW0.in3 CGRA0.PE_5_4.SW0.out2
edge CGRA0.PE_5_4.SW0.in3 CGRA0.PE_5_4.SW0.out3
edge CGRA0.PE_5_4.SW0.in3 CGRA0.PE_5_4.SW0.out4
edge CGRA0.PE_5_4.SW0.in3 CGRA0.PE_5_4.SW0.out5
edge CGRA0.PE_5_4.SW0.in3 CGRA0.PE_5_4.SW0.out6
edge CGRA0.PE_5_4.SW0.in3 CGRA0.PE_5_4.SW0.out7
edge CGRA0.PE_5_4.SW0.in3 CGRA0.PE_5_4.SW0.out8
edge CGRA0.PE_5_4.SW0.in3 CGRA0.PE_5_4.SW0.out0
edge CGRA0.PE_5_4.SW0.in3 CGRA0.PE_5_4.SW0.out1
edge CGRA0.PE_5_4.SW0.in3 CGRA0.PE_5_4.SW0.out2
edge CGRA0.PE_5_4.SW0.in3 CGRA0.PE_5_4.SW0.out3
edge CGRA0.PE_5_4.SW0.in4 CGRA0.PE_5_4.SW0.out0
edge CGRA0.PE_5_4.SW0.in4 CGRA0.PE_5_4.SW0.out1
edge CGRA0.PE_5_4.SW0.in4 CGRA0.PE_5_4.SW0.out2
edge CGRA0.PE_5_4.SW0.in4 CGRA0.PE_5_4.SW0.out3
edge CGRA0.PE_5_4.SW0.in4 CGRA0.PE_5_4.SW0.out4
edge CGRA0.PE_5_4.SW0.in4 CGRA0.PE_5_4.SW0.out5
edge CGRA0.PE_5_4.SW0.in4 CGRA0.PE_5_4.SW0.out6
edge CGRA0.PE_5_4.SW0.in4 CGRA0.PE_5_4.SW0.out7
edge CGRA0.PE_5_4.SW0.in4 CGRA0.PE_5_4.SW0.out8
edge CGRA0.PE_5_4.SW0.in5 CGRA0.PE_5_4.SW0.out0
edge CGRA0.PE_5_4.SW0.in5 CGRA0.PE_5_4.SW0.out1
edge CGRA0.PE_5_4.SW0.in5 CGRA0.PE_5_4.SW0.out2
edge CGRA0.PE_5_4.SW0.in5 CGRA0.PE_5_4.SW0.out3
edge CGRA0.PE_5_4.SW0.in5 CGRA0.PE_5_4.SW0.out4
edge CGRA0.PE_5_4.SW0.in5 CGRA0.PE_5_4.SW0.out5
edge CGRA0.PE_5_4.SW0.in5 CGRA0.PE_5_4.SW0.out6
edge CGRA0.PE_5_4.SW0.in5 CGRA0.PE_5_4.SW0.out7
edge CGRA0.PE_5_4.SW0.in5 CGRA0.PE_5_4.SW0.out8
edge CGRA0.PE_5_4.SW0.in6 CGRA0.PE_5_4.SW0.out0
edge CGRA0.PE_5_4.SW0.in6 CGRA0.PE_5_4.SW0.out1
edge CGRA0.PE_5_4.SW0.in6 CGRA0.PE_5_4.SW0.out2
edge CGRA0.PE_5_4.SW0.in6 CGRA0.PE_5_4.SW0.out3
edge CGRA0.PE_5_4.SW0.in6 CGRA0.PE_5_4.SW0.out4
edge CGRA0.PE_5_4.SW0.in6 CGRA0.PE_5_4.SW0.out5
edge CGRA0.PE_5_4.SW0.in6 CGRA0.PE_5_4.SW0.out6
edge CGRA0.PE_5_4.SW0.in6 CGRA0.PE_5_4.SW0.out7
edge CGRA0.PE_5_4.SW0.in6 CGRA0.PE_5_4.SW0.out8
edge CGRA0.PE_5_4.SW0.out0 CGRA0.PE_5_4.out0
edge CGRA0.PE_5_4.SW0.out1 CGRA0.PE_5_4.out1
edge CGRA0.PE_5_4.SW0.out2 CGRA0.PE_5_4.out2
edge CGRA0.PE_5_4.SW0.out3 CGRA0.PE_5_4.out3
edge CGRA0.PE_5_4.SW0.out4 CGRA0.PE_5_4.FULLCONN_ALU0.in0
edge CGRA0.PE_5_4.SW0.out5 CGRA0.PE_5_4.FULLCONN_ALU0.in1
edge CGRA0.PE_5_4.SW0.out5 CGRA0.PE_5_4.REG0.in0
edge CGRA0.PE_5_4.SW0.out6 CGRA0.PE_5_4.FULLCONN_ALU0.in2
edge CGRA0.PE_5_4.SW0.out6 CGRA0.PE_5_4.REG0.in1
edge CGRA0.PE_5_4.SW0.out7 CGRA0.PE_5_4.REG0.in0
edge CGRA0.PE_5_4.SW0.out8 CGRA0.PE_5_4.REG0.in1
edge CGRA0.PE_5_4.FULLCONN_ALU0.in0 CGRA0.PE_5_4.FULLCONN_ALU0.out0
edge CGRA0.PE_5_4.FULLCONN_ALU0.in0 CGRA0.PE_5_4.FULLCONN_ALU0.out1
edge CGRA0.PE_5_4.FULLCONN_ALU0.in0 CGRA0.PE_5_4.FULLCONN_ALU0.out2
edge CGRA0.PE_5_4.FULLCONN_ALU0.in1 CGRA0.PE_5_4.FULLCONN_ALU0.out0
edge CGRA0.PE_5_4.FULLCONN_ALU0.in1 CGRA0.PE_5_4.FULLCONN_ALU0.out1
edge CGRA0.PE_5_4.FULLCONN_ALU0.in1 CGRA0.PE_5_4.FULLCONN_ALU0.out2
edge CGRA0.PE_5_4.FULLCONN_ALU0.in2 CGRA0.PE_5_4.FULLCONN_ALU0.out0
edge CGRA0.PE_5_4.FULLCONN_ALU0.in2 CGRA0.PE_5_4.FULLCONN_ALU0.out1
edge CGRA0.PE_5_4.FULLCONN_ALU0.in2 CGRA0.PE_5_4.FULLCONN_ALU0.out2
edge CGRA0.PE_5_4.FULLCONN_ALU0.in3 CGRA0.PE_5_4.FULLCONN_ALU0.out0
edge CGRA0.PE_5_4.FULLCONN_ALU0.in3 CGRA0.PE_5_4.FULLCONN_ALU0.out1
edge CGRA0.PE_5_4.FULLCONN_ALU0.in3 CGRA0.PE_5_4.FULLCONN_ALU0.out2
edge CGRA0.PE_5_4.FULLCONN_ALU0.out0 CGRA0.PE_5_4.ALU0.in0
edge CGRA0.PE_5_4.FULLCONN_ALU0.out1 CGRA0.PE_5_4.ALU0.in1
edge CGRA0.PE_5_4.FULLCONN_ALU0.out2 CGRA0.PE_5_4.ALU0.in2
edge CGRA0.PE_5_5.in0 CGRA0.PE_5_5.SW0.in0
edge CGRA0.PE_5_5.in1 CGRA0.PE_5_5.SW0.in1
edge CGRA0.PE_5_5.in2 CGRA0.PE_5_5.SW0.in2
edge CGRA0.PE_5_5.in3 CGRA0.PE_5_5.SW0.in3
edge CGRA0.PE_5_5.out0 CGRA0.PE_4_5.in0
edge CGRA0.PE_5_5.out0 CGRA0.mem_0.in20
edge CGRA0.PE_5_5.out0 CGRA0.mem_10.in20
edge CGRA0.PE_5_5.out1 CGRA0.PE_5_6.in1
edge CGRA0.PE_5_5.out1 CGRA0.mem_0.in21
edge CGRA0.PE_5_5.out1 CGRA0.mem_10.in21
edge CGRA0.PE_5_5.out2 CGRA0.PE_6_5.in2
edge CGRA0.PE_5_5.out2 CGRA0.mem_0.in22
edge CGRA0.PE_5_5.out2 CGRA0.mem_10.in22
edge CGRA0.PE_5_5.out3 CGRA0.PE_5_4.in3
edge CGRA0.PE_5_5.out3 CGRA0.mem_0.in23
edge CGRA0.PE_5_5.out3 CGRA0.mem_10.in23
edge CGRA0.PE_5_5.ALU0 CGRA0.PE_5_5.ALU0.out0
edge CGRA0.PE_5_5.ALU0.in0 CGRA0.PE_5_5.ALU0
edge CGRA0.PE_5_5.ALU0.in1 CGRA0.PE_5_5.ALU0
edge CGRA0.PE_5_5.ALU0.in2 CGRA0.PE_5_5.ALU0
edge CGRA0.PE_5_5.ALU0.out0 CGRA0.PE_5_5.SW0.in4
edge CGRA0.PE_5_5.CONST0 CGRA0.PE_5_5.CONST0.out0
edge CGRA0.PE_5_5.CONST0.in0 CGRA0.PE_5_5.CONST0
edge CGRA0.PE_5_5.CONST0.out0 CGRA0.PE_5_5.SW0.in5
edge CGRA0.PE_5_5.CONST0.out0 CGRA0.PE_5_5.FULLCONN_ALU0.in3
edge CGRA0.PE_5_5.REG0 CGRA0.PE_5_5.REG0.out0
edge CGRA0.PE_5_5.REG0.in0 CGRA0.PE_5_5.REG0
edge CGRA0.PE_5_5.REG0.in1 CGRA0.PE_5_5.REG0
edge CGRA0.PE_5_5.REG0.out0 CGRA0.PE_5_5.SW0.in5
edge CGRA0.PE_5_5.REG0.out0 CGRA0.PE_5_5.SW0.in6
edge CGRA0.PE_5_5.SW0.in0 CGRA0.PE_5_5.SW0.out0
edge CGRA0.PE_5_5.SW0.in0 CGRA0.PE_5_5.SW0.out1
edge CGRA0.PE_5_5.SW0.in0 CGRA0.PE_5_5.SW0.out2
edge CGRA0.PE_5_5.SW0.in0 CGRA0.PE_5_5.SW0.out3
edge CGRA0.PE_5_5.SW0.in0 CGRA0.PE_5_5.SW0.out4
edge CGRA0.PE_5_5.SW0.in0 CGRA0.PE_5_5.SW0.out5
edge CGRA0.PE_5_5.SW0.in0 CGRA0.PE_5_5.SW0.out6
edge CGRA0.PE_5_5.SW0.in0 CGRA0.PE_5_5.SW0.out7
edge CGRA0.PE_5_5.SW0.in0 CGRA0.PE_5_5.SW0.out8
edge CGRA0.PE_5_5.SW0.in0 CGRA0.PE_5_5.SW0.out0
edge CGRA0.PE_5_5.SW0.in0 CGRA0.PE_5_5.SW0.out1
edge CGRA0.PE_5_5.SW0.in0 CGRA0.PE_5_5.SW0.out2
edge CGRA0.PE_5_5.SW0.in0 CGRA0.PE_5_5.SW0.out3
edge CGRA0.PE_5_5.SW0.in1 CGRA0.PE_5_5.SW0.out0
edge CGRA0.PE_5_5.SW0.in1 CGRA0.PE_5_5.SW0.out1
edge CGRA0.PE_5_5.SW0.in1 CGRA0.PE_5_5.SW0.out2
edge CGRA0.PE_5_5.SW0.in1 CGRA0.PE_5_5.SW0.out3
edge CGRA0.PE_5_5.SW0.in1 CGRA0.PE_5_5.SW0.out4
edge CGRA0.PE_5_5.SW0.in1 CGRA0.PE_5_5.SW0.out5
edge CGRA0.PE_5_5.SW0.in1 CGRA0.PE_5_5.SW0.out6
edge CGRA0.PE_5_5.SW0.in1 CGRA0.PE_5_5.SW0.out7
edge CGRA0.PE_5_5.SW0.in1 CGRA0.PE_5_5.SW0.out8
edge CGRA0.PE_5_5.SW0.in1 CGRA0.PE_5_5.SW0.out0
edge CGRA0.PE_5_5.SW0.in1 CGRA0.PE_5_5.SW0.out1
edge CGRA0.PE_5_5.SW0.in1 CGRA0.PE_5_5.SW0.out2
edge CGRA0.PE_5_5.SW0.in1 CGRA0.PE_5_5.SW0.out3
edge CGRA0.PE_5_5.SW0.in2 CGRA0.PE_5_5.SW0.out0
edge CGRA0.PE_5_5.SW0.in2 CGRA0.PE_5_5.SW0.out1
edge CGRA0.PE_5_5.SW0.in2 CGRA0.PE_5_5.SW0.out2
edge CGRA0.PE_5_5.SW0.in2 CGRA0.PE_5_5.SW0.out3
edge CGRA0.PE_5_5.SW0.in2 CGRA0.PE_5_5.SW0.out4
edge CGRA0.PE_5_5.SW0.in2 CGRA0.PE_5_5.SW0.out5
edge CGRA0.PE_5_5.SW0.in2 CGRA0.PE_5_5.SW0.out6
edge CGRA0.PE_5_5.SW0.in2 CGRA0.PE_5_5.SW0.out7
edge CGRA0.PE_5_5.SW0.in2 CGRA0.PE_5_5.SW0.out8
edge CGRA0.PE_5_5.SW0.in2 CGRA0.PE_5_5.SW0.out0
edge CGRA0.PE_5_5.SW0.in2 CGRA0.PE_5_5.SW0.out1
edge CGRA0.PE_5_5.SW0.in2 CGRA0.PE_5_5.SW0.out2
edge CGRA0.PE_5_5.SW0.in2 CGRA0.PE_5_5.SW0.out3
edge CGRA0.PE_5_5.SW0.in3 CGRA0.PE_5_5.SW0.out0
edge CGRA0.PE_5_5.SW0.in3 CGRA0.PE_5_5.SW0.out1
edge CGRA0.PE_5_5.SW0.in3 CGRA0.PE_5_5.SW0.out2
edge CGRA0.PE_5_5.SW0.in3 CGRA0.PE_5_5.SW0.out3
edge CGRA0.PE_5_5.SW0.in3 CGRA0.PE_5_5.SW0.out4
edge CGRA0.PE_5_5.SW0.in3 CGRA0.PE_5_5.SW0.out5
edge CGRA0.PE_5_5.SW0.in3 CGRA0.PE_5_5.SW0.out6
edge CGRA0.PE_5_5.SW0.in3 CGRA0.PE_5_5.SW0.out7
edge CGRA0.PE_5_5.SW0.in3 CGRA0.PE_5_5.SW0.out8
edge CGRA0.PE_5_5.SW0.in3 CGRA0.PE_5_5.SW0.out0
edge CGRA0.PE_5_5.SW0.in3 CGRA0.PE_5_5.SW0.out1
edge CGRA0.PE_5_5.SW0.in3 CGRA0.PE_5_5.SW0.out2
edge CGRA0.PE_5_5.SW0.in3 CGRA0.PE_5_5.SW0.out3
edge CGRA0.PE_5_5.SW0.in4 CGRA0.PE_5_5.SW0.out0
edge CGRA0.PE_5_5.SW0.in4 CGRA0.PE_5_5.SW0.out1
edge CGRA0.PE_5_5.SW0.in4 CGRA0.PE_5_5.SW0.out2
edge CGRA0.PE_5_5.SW0.in4 CGRA0.PE_5_5.SW0.out3
edge CGRA0.PE_5_5.SW0.in4 CGRA0.PE_5_5.SW0.out4
edge CGRA0.PE_5_5.SW0.in4 CGRA0.PE_5_5.SW0.out5
edge CGRA0.PE_5_5.SW0.in4 CGRA0.PE_5_5.SW0.out6
edge CGRA0.PE_5_5.SW0.in4 CGRA0.PE_5_5.SW0.out7
edge CGRA0.PE_5_5.SW0.in4 CGRA0.PE_5_5.SW0.out8
edge CGRA0.PE_5_5.SW0.in5 CGRA0.PE_5_5.SW0.out0
edge CGRA0.PE_5_5.SW0.in5 CGRA0.PE_5_5.SW0.out1
edge CGRA0.PE_5_5.SW0.in5 CGRA0.PE_5_5.SW0.out2
edge CGRA0.PE_5_5.SW0.in5 CGRA0.PE_5_5.SW0.out3
edge CGRA0.PE_5_5.SW0.in5 CGRA0.PE_5_5.SW0.out4
edge CGRA0.PE_5_5.SW0.in5 CGRA0.PE_5_5.SW0.out5
edge CGRA0.PE_5_5.SW0.in5 CGRA0.PE_5_5.SW0.out6
edge CGRA0.PE_5_5.SW0.in5 CGRA0.PE_5_5.SW0.out7
edge CGRA0.PE_5_5.SW0.in5 CGRA0.PE_5_5.SW0.out8
edge CGRA0.PE_5_5.SW0.in6 CGRA0.PE_5_5.SW0.out0
edge CGRA0.PE_5_5.SW0.in6 CGRA0.PE_5_5.SW0.out1
edge CGRA0.PE_5_5.SW0.in6 CGRA0.PE_5_5.SW0.out2
edge CGRA0.PE_5_5.SW0.in6 CGRA0.PE_5_5.SW0.out3
edge CGRA0.PE_5_5.SW0.in6 CGRA0.PE_5_5.SW0.out4
edge CGRA0.PE_5_5.SW0.in6 CGRA0.PE_5_5.SW0.out5
edge CGRA0.PE_5_5.SW0.in6 CGRA0.PE_5_5.SW0.out6
edge CGRA0.PE_5_5.SW0.in6 CGRA0.PE_5_5.SW0.out7
edge CGRA0.PE_5_5.SW0.in6 CGRA0.PE_5_5.SW0.out8
edge CGRA0.PE_5_5.SW0.out0 CGRA0.PE_5_5.out0
edge CGRA0.PE_5_5.SW0.out1 CGRA0.PE_5_5.out1
edge CGRA0.PE_5_5.SW0.out2 CGRA0.PE_5_5.out2
edge CGRA0.PE_5_5.SW0.out3 CGRA0.PE_5_5.out3
edge CGRA0.PE_5_5.SW0.out4 CGRA0.PE_5_5.FULLCONN_ALU0.in0
edge CGRA0.PE_5_5.SW0.out5 CGRA0.PE_5_5.FULLCONN_ALU0.in1
edge CGRA0.PE_5_5.SW0.out5 CGRA0.PE_5_5.REG0.in0
edge CGRA0.PE_5_5.SW0.out6 CGRA0.PE_5_5.FULLCONN_ALU0.in2
edge CGRA0.PE_5_5.SW0.out6 CGRA0.PE_5_5.REG0.in1
edge CGRA0.PE_5_5.SW0.out7 CGRA0.PE_5_5.REG0.in0
edge CGRA0.PE_5_5.SW0.out8 CGRA0.PE_5_5.REG0.in1
edge CGRA0.PE_5_5.FULLCONN_ALU0.in0 CGRA0.PE_5_5.FULLCONN_ALU0.out0
edge CGRA0.PE_5_5.FULLCONN_ALU0.in0 CGRA0.PE_5_5.FULLCONN_ALU0.out1
edge CGRA0.PE_5_5.FULLCONN_ALU0.in0 CGRA0.PE_5_5.FULLCONN_ALU0.out2
edge CGRA0.PE_5_5.FULLCONN_ALU0.in1 CGRA0.PE_5_5.FULLCONN_ALU0.out0
edge CGRA0.PE_5_5.FULLCONN_ALU0.in1 CGRA0.PE_5_5.FULLCONN_ALU0.out1
edge CGRA0.PE_5_5.FULLCONN_ALU0.in1 CGRA0.PE_5_5.FULLCONN_ALU0.out2
edge CGRA0.PE_5_5.FULLCONN_ALU0.in2 CGRA0.PE_5_5.FULLCONN_ALU0.out0
edge CGRA0.PE_5_5.FULLCONN_ALU0.in2 CGRA0.PE_5_5.FULLCONN_ALU0.out1
edge CGRA0.PE_5_5.FULLCONN_ALU0.in2 CGRA0.PE_5_5.FULLCONN_ALU0.out2
edge CGRA0.PE_5_5.FULLCONN_ALU0.in3 CGRA0.PE_5_5.FULLCONN_ALU0.out0
edge CGRA0.PE_5_5.FULLCONN_ALU0.in3 CGRA0.PE_5_5.FULLCONN_ALU0.out1
edge CGRA0.PE_5_5.FULLCONN_ALU0.in3 CGRA0.PE_5_5.FULLCONN_ALU0.out2
edge CGRA0.PE_5_5.FULLCONN_ALU0.out0 CGRA0.PE_5_5.ALU0.in0
edge CGRA0.PE_5_5.FULLCONN_ALU0.out1 CGRA0.PE_5_5.ALU0.in1
edge CGRA0.PE_5_5.FULLCONN_ALU0.out2 CGRA0.PE_5_5.ALU0.in2
edge CGRA0.PE_5_6.in0 CGRA0.PE_5_6.SW0.in0
edge CGRA0.PE_5_6.in1 CGRA0.PE_5_6.SW0.in1
edge CGRA0.PE_5_6.in2 CGRA0.PE_5_6.SW0.in2
edge CGRA0.PE_5_6.in3 CGRA0.PE_5_6.SW0.in3
edge CGRA0.PE_5_6.out0 CGRA0.PE_4_6.in0
edge CGRA0.PE_5_6.out0 CGRA0.mem_0.in20
edge CGRA0.PE_5_6.out0 CGRA0.mem_10.in20
edge CGRA0.PE_5_6.out1 CGRA0.PE_5_7.in1
edge CGRA0.PE_5_6.out1 CGRA0.mem_0.in21
edge CGRA0.PE_5_6.out1 CGRA0.mem_10.in21
edge CGRA0.PE_5_6.out2 CGRA0.PE_6_6.in2
edge CGRA0.PE_5_6.out2 CGRA0.mem_0.in22
edge CGRA0.PE_5_6.out2 CGRA0.mem_10.in22
edge CGRA0.PE_5_6.out3 CGRA0.PE_5_5.in3
edge CGRA0.PE_5_6.out3 CGRA0.mem_0.in23
edge CGRA0.PE_5_6.out3 CGRA0.mem_10.in23
edge CGRA0.PE_5_6.ALU0 CGRA0.PE_5_6.ALU0.out0
edge CGRA0.PE_5_6.ALU0.in0 CGRA0.PE_5_6.ALU0
edge CGRA0.PE_5_6.ALU0.in1 CGRA0.PE_5_6.ALU0
edge CGRA0.PE_5_6.ALU0.in2 CGRA0.PE_5_6.ALU0
edge CGRA0.PE_5_6.ALU0.out0 CGRA0.PE_5_6.SW0.in4
edge CGRA0.PE_5_6.CONST0 CGRA0.PE_5_6.CONST0.out0
edge CGRA0.PE_5_6.CONST0.in0 CGRA0.PE_5_6.CONST0
edge CGRA0.PE_5_6.CONST0.out0 CGRA0.PE_5_6.SW0.in5
edge CGRA0.PE_5_6.CONST0.out0 CGRA0.PE_5_6.FULLCONN_ALU0.in3
edge CGRA0.PE_5_6.REG0 CGRA0.PE_5_6.REG0.out0
edge CGRA0.PE_5_6.REG0.in0 CGRA0.PE_5_6.REG0
edge CGRA0.PE_5_6.REG0.in1 CGRA0.PE_5_6.REG0
edge CGRA0.PE_5_6.REG0.out0 CGRA0.PE_5_6.SW0.in5
edge CGRA0.PE_5_6.REG0.out0 CGRA0.PE_5_6.SW0.in6
edge CGRA0.PE_5_6.SW0.in0 CGRA0.PE_5_6.SW0.out0
edge CGRA0.PE_5_6.SW0.in0 CGRA0.PE_5_6.SW0.out1
edge CGRA0.PE_5_6.SW0.in0 CGRA0.PE_5_6.SW0.out2
edge CGRA0.PE_5_6.SW0.in0 CGRA0.PE_5_6.SW0.out3
edge CGRA0.PE_5_6.SW0.in0 CGRA0.PE_5_6.SW0.out4
edge CGRA0.PE_5_6.SW0.in0 CGRA0.PE_5_6.SW0.out5
edge CGRA0.PE_5_6.SW0.in0 CGRA0.PE_5_6.SW0.out6
edge CGRA0.PE_5_6.SW0.in0 CGRA0.PE_5_6.SW0.out7
edge CGRA0.PE_5_6.SW0.in0 CGRA0.PE_5_6.SW0.out8
edge CGRA0.PE_5_6.SW0.in0 CGRA0.PE_5_6.SW0.out0
edge CGRA0.PE_5_6.SW0.in0 CGRA0.PE_5_6.SW0.out1
edge CGRA0.PE_5_6.SW0.in0 CGRA0.PE_5_6.SW0.out2
edge CGRA0.PE_5_6.SW0.in0 CGRA0.PE_5_6.SW0.out3
edge CGRA0.PE_5_6.SW0.in1 CGRA0.PE_5_6.SW0.out0
edge CGRA0.PE_5_6.SW0.in1 CGRA0.PE_5_6.SW0.out1
edge CGRA0.PE_5_6.SW0.in1 CGRA0.PE_5_6.SW0.out2
edge CGRA0.PE_5_6.SW0.in1 CGRA0.PE_5_6.SW0.out3
edge CGRA0.PE_5_6.SW0.in1 CGRA0.PE_5_6.SW0.out4
edge CGRA0.PE_5_6.SW0.in1 CGRA0.PE_5_6.SW0.out5
edge CGRA0.PE_5_6.SW0.in1 CGRA0.PE_5_6.SW0.out6
edge CGRA0.PE_5_6.SW0.in1 CGRA0.PE_5_6.SW0.out7
edge CGRA0.PE_5_6.SW0.in1 CGRA0.PE_5_6.SW0.out8
edge CGRA0.PE_5_6.SW0.in1 CGRA0.PE_5_6.SW0.out0
edge CGRA0.PE_5_6.SW0.in1 CGRA0.PE_5_6.SW0.out1
edge CGRA0.PE_5_6.SW0.in1 CGRA0.PE_5_6.SW0.out2
edge CGRA0.PE_5_6.SW0.in1 CGRA0.PE_5_6.SW0.out3
edge CGRA0.PE_5_6.SW0.in2 CGRA0.PE_5_6.SW0.out0
edge CGRA0.PE_5_6.SW0.in2 CGRA0.PE_5_6.SW0.out1
edge CGRA0.PE_5_6.SW0.in2 CGRA0.PE_5_6.SW0.out2
edge CGRA0.PE_5_6.SW0.in2 CGRA0.PE_5_6.SW0.out3
edge CGRA0.PE_5_6.SW0.in2 CGRA0.PE_5_6.SW0.out4
edge CGRA0.PE_5_6.SW0.in2 CGRA0.PE_5_6.SW0.out5
edge CGRA0.PE_5_6.SW0.in2 CGRA0.PE_5_6.SW0.out6
edge CGRA0.PE_5_6.SW0.in2 CGRA0.PE_5_6.SW0.out7
edge CGRA0.PE_5_6.SW0.in2 CGRA0.PE_5_6.SW0.out8
edge CGRA0.PE_5_6.SW0.in2 CGRA0.PE_5_6.SW0.out0
edge CGRA0.PE_5_6.SW0.in2 CGRA0.PE_5_6.SW0.out1
edge CGRA0.PE_5_6.SW0.in2 CGRA0.PE_5_6.SW0.out2
edge CGRA0.PE_5_6.SW0.in2 CGRA0.PE_5_6.SW0.out3
edge CGRA0.PE_5_6.SW0.in3 CGRA0.PE_5_6.SW0.out0
edge CGRA0.PE_5_6.SW0.in3 CGRA0.PE_5_6.SW0.out1
edge CGRA0.PE_5_6.SW0.in3 CGRA0.PE_5_6.SW0.out2
edge CGRA0.PE_5_6.SW0.in3 CGRA0.PE_5_6.SW0.out3
edge CGRA0.PE_5_6.SW0.in3 CGRA0.PE_5_6.SW0.out4
edge CGRA0.PE_5_6.SW0.in3 CGRA0.PE_5_6.SW0.out5
edge CGRA0.PE_5_6.SW0.in3 CGRA0.PE_5_6.SW0.out6
edge CGRA0.PE_5_6.SW0.in3 CGRA0.PE_5_6.SW0.out7
edge CGRA0.PE_5_6.SW0.in3 CGRA0.PE_5_6.SW0.out8
edge CGRA0.PE_5_6.SW0.in3 CGRA0.PE_5_6.SW0.out0
edge CGRA0.PE_5_6.SW0.in3 CGRA0.PE_5_6.SW0.out1
edge CGRA0.PE_5_6.SW0.in3 CGRA0.PE_5_6.SW0.out2
edge CGRA0.PE_5_6.SW0.in3 CGRA0.PE_5_6.SW0.out3
edge CGRA0.PE_5_6.SW0.in4 CGRA0.PE_5_6.SW0.out0
edge CGRA0.PE_5_6.SW0.in4 CGRA0.PE_5_6.SW0.out1
edge CGRA0.PE_5_6.SW0.in4 CGRA0.PE_5_6.SW0.out2
edge CGRA0.PE_5_6.SW0.in4 CGRA0.PE_5_6.SW0.out3
edge CGRA0.PE_5_6.SW0.in4 CGRA0.PE_5_6.SW0.out4
edge CGRA0.PE_5_6.SW0.in4 CGRA0.PE_5_6.SW0.out5
edge CGRA0.PE_5_6.SW0.in4 CGRA0.PE_5_6.SW0.out6
edge CGRA0.PE_5_6.SW0.in4 CGRA0.PE_5_6.SW0.out7
edge CGRA0.PE_5_6.SW0.in4 CGRA0.PE_5_6.SW0.out8
edge CGRA0.PE_5_6.SW0.in5 CGRA0.PE_5_6.SW0.out0
edge CGRA0.PE_5_6.SW0.in5 CGRA0.PE_5_6.SW0.out1
edge CGRA0.PE_5_6.SW0.in5 CGRA0.PE_5_6.SW0.out2
edge CGRA0.PE_5_6.SW0.in5 CGRA0.PE_5_6.SW0.out3
edge CGRA0.PE_5_6.SW0.in5 CGRA0.PE_5_6.SW0.out4
edge CGRA0.PE_5_6.SW0.in5 CGRA0.PE_5_6.SW0.out5
edge CGRA0.PE_5_6.SW0.in5 CGRA0.PE_5_6.SW0.out6
edge CGRA0.PE_5_6.SW0.in5 CGRA0.PE_5_6.SW0.out7
edge CGRA0.PE_5_6.SW0.in5 CGRA0.PE_5_6.SW0.out8
edge CGRA0.PE_5_6.SW0.in6 CGRA0.PE_5_6.SW0.out0
edge CGRA0.PE_5_6.SW0.in6 CGRA0.PE_5_6.SW0.out1
edge CGRA0.PE_5_6.SW0.in6 CGRA0.PE_5_6.SW0.out2
edge CGRA0.PE_5_6.SW0.in6 CGRA0.PE_5_6.SW0.out3
edge CGRA0.PE_5_6.SW0.in6 CGRA0.PE_5_6.SW0.out4
edge CGRA0.PE_5_6.SW0.in6 CGRA0.PE_5_6.SW0.out5
edge CGRA0.PE_5_6.SW0.in6 CGRA0.PE_5_6.SW0.out6
edge CGRA0.PE_5_6.SW0.in6 CGRA0.PE_5_6.SW0.out7
edge CGRA0.PE_5_6.SW0.in6 CGRA0.PE_5_6.SW0.out8
edge CGRA0.PE_5_6.SW0.out0 CGRA0.PE_5_6.out0
edge CGRA0.PE_5_6.SW0.out1 CGRA0.PE_5_6.out1
edge CGRA0.PE_5_6.SW0.out2 CGRA0.PE_5_6.out2
edge CGRA0.PE_5_6.SW0.out3 CGRA0.PE_5_6.out3
edge CGRA0.PE_5_6.SW0.out4 CGRA0.PE_5_6.FULLCONN_ALU0.in0
edge CGRA0.PE_5_6.SW0.out5 CGRA0.PE_5_6.FULLCONN_ALU0.in1
edge CGRA0.PE_5_6.SW0.out5 CGRA0.PE_5_6.REG0.in0
edge CGRA0.PE_5_6.SW0.out6 CGRA0.PE_5_6.FULLCONN_ALU0.in2
edge CGRA0.PE_5_6.SW0.out6 CGRA0.PE_5_6.REG0.in1
edge CGRA0.PE_5_6.SW0.out7 CGRA0.PE_5_6.REG0.in0
edge CGRA0.PE_5_6.SW0.out8 CGRA0.PE_5_6.REG0.in1
edge CGRA0.PE_5_6.FULLCONN_ALU0.in0 CGRA0.PE_5_6.FULLCONN_ALU0.out0
edge CGRA0.PE_5_6.FULLCONN_ALU0.in0 CGRA0.PE_5_6.FULLCONN_ALU0.out1
edge CGRA0.PE_5_6.FULLCONN_ALU0.in0 CGRA0.PE_5_6.FULLCONN_ALU0.out2
edge CGRA0.PE_5_6.FULLCONN_ALU0.in1 CGRA0.PE_5_6.FULLCONN_ALU0.out0
edge CGRA0.PE_5_6.FULLCONN_ALU0.in1 CGRA0.PE_5_6.FULLCONN_ALU0.out1
edge CGRA0.PE_5_6.FULLCONN_ALU0.in1 CGRA0.PE_5_6.FULLCONN_ALU0.out2
edge CGRA0.PE_5_6.FULLCONN_ALU0.in2 CGRA0.PE_5_6.FULLCONN_ALU0.out0
edge CGRA0.PE_5_6.FULLCONN_ALU0.in2 CGRA0.PE_5_6.FULLCONN_ALU0.out1
edge CGRA0.PE_5_6.FULLCONN_ALU0.in2 CGRA0.PE_5_6.FULLCONN_ALU0.out2
edge CGRA0.PE_5_6.FULLCONN_ALU0.in3 CGRA0.PE_5_6.FULLCONN_ALU0.out0
edge CGRA0.PE_5_6.FULLCONN_ALU0.in3 CGRA0.PE_5_6.FULLCONN_ALU0.out1
edge CGRA0.PE_5_6.FULLCONN_ALU0.in3 CGRA0.PE_5_6.FULLCONN_ALU0.out2
edge CGRA0.PE_5_6.FULLCONN_ALU0.out0 CGRA0.PE_5_6.ALU0.in0
edge CGRA0.PE_5_6.FULLCONN_ALU0.out1 CGRA0.PE_5_6.ALU0.in1
edge CGRA0.PE_5_6.FULLCONN_ALU0.out2 CGRA0.PE_5_6.ALU0.in2
edge CGRA0.PE_5_7.in0 CGRA0.PE_5_7.SW0.in0
edge CGRA0.PE_5_7.in1 CGRA0.PE_5_7.SW0.in1
edge CGRA0.PE_5_7.in2 CGRA0.PE_5_7.SW0.in2
edge CGRA0.PE_5_7.in3 CGRA0.PE_5_7.SW0.in3
edge CGRA0.PE_5_7.out0 CGRA0.PE_4_7.in0
edge CGRA0.PE_5_7.out0 CGRA0.mem_0.in20
edge CGRA0.PE_5_7.out0 CGRA0.mem_10.in20
edge CGRA0.PE_5_7.out1 CGRA0.PE_5_8.in1
edge CGRA0.PE_5_7.out1 CGRA0.mem_0.in21
edge CGRA0.PE_5_7.out1 CGRA0.mem_10.in21
edge CGRA0.PE_5_7.out2 CGRA0.PE_6_7.in2
edge CGRA0.PE_5_7.out2 CGRA0.mem_0.in22
edge CGRA0.PE_5_7.out2 CGRA0.mem_10.in22
edge CGRA0.PE_5_7.out3 CGRA0.PE_5_6.in3
edge CGRA0.PE_5_7.out3 CGRA0.mem_0.in23
edge CGRA0.PE_5_7.out3 CGRA0.mem_10.in23
edge CGRA0.PE_5_7.ALU0 CGRA0.PE_5_7.ALU0.out0
edge CGRA0.PE_5_7.ALU0.in0 CGRA0.PE_5_7.ALU0
edge CGRA0.PE_5_7.ALU0.in1 CGRA0.PE_5_7.ALU0
edge CGRA0.PE_5_7.ALU0.in2 CGRA0.PE_5_7.ALU0
edge CGRA0.PE_5_7.ALU0.out0 CGRA0.PE_5_7.SW0.in4
edge CGRA0.PE_5_7.CONST0 CGRA0.PE_5_7.CONST0.out0
edge CGRA0.PE_5_7.CONST0.in0 CGRA0.PE_5_7.CONST0
edge CGRA0.PE_5_7.CONST0.out0 CGRA0.PE_5_7.SW0.in5
edge CGRA0.PE_5_7.CONST0.out0 CGRA0.PE_5_7.FULLCONN_ALU0.in3
edge CGRA0.PE_5_7.REG0 CGRA0.PE_5_7.REG0.out0
edge CGRA0.PE_5_7.REG0.in0 CGRA0.PE_5_7.REG0
edge CGRA0.PE_5_7.REG0.in1 CGRA0.PE_5_7.REG0
edge CGRA0.PE_5_7.REG0.out0 CGRA0.PE_5_7.SW0.in5
edge CGRA0.PE_5_7.REG0.out0 CGRA0.PE_5_7.SW0.in6
edge CGRA0.PE_5_7.SW0.in0 CGRA0.PE_5_7.SW0.out0
edge CGRA0.PE_5_7.SW0.in0 CGRA0.PE_5_7.SW0.out1
edge CGRA0.PE_5_7.SW0.in0 CGRA0.PE_5_7.SW0.out2
edge CGRA0.PE_5_7.SW0.in0 CGRA0.PE_5_7.SW0.out3
edge CGRA0.PE_5_7.SW0.in0 CGRA0.PE_5_7.SW0.out4
edge CGRA0.PE_5_7.SW0.in0 CGRA0.PE_5_7.SW0.out5
edge CGRA0.PE_5_7.SW0.in0 CGRA0.PE_5_7.SW0.out6
edge CGRA0.PE_5_7.SW0.in0 CGRA0.PE_5_7.SW0.out7
edge CGRA0.PE_5_7.SW0.in0 CGRA0.PE_5_7.SW0.out8
edge CGRA0.PE_5_7.SW0.in0 CGRA0.PE_5_7.SW0.out0
edge CGRA0.PE_5_7.SW0.in0 CGRA0.PE_5_7.SW0.out1
edge CGRA0.PE_5_7.SW0.in0 CGRA0.PE_5_7.SW0.out2
edge CGRA0.PE_5_7.SW0.in0 CGRA0.PE_5_7.SW0.out3
edge CGRA0.PE_5_7.SW0.in1 CGRA0.PE_5_7.SW0.out0
edge CGRA0.PE_5_7.SW0.in1 CGRA0.PE_5_7.SW0.out1
edge CGRA0.PE_5_7.SW0.in1 CGRA0.PE_5_7.SW0.out2
edge CGRA0.PE_5_7.SW0.in1 CGRA0.PE_5_7.SW0.out3
edge CGRA0.PE_5_7.SW0.in1 CGRA0.PE_5_7.SW0.out4
edge CGRA0.PE_5_7.SW0.in1 CGRA0.PE_5_7.SW0.out5
edge CGRA0.PE_5_7.SW0.in1 CGRA0.PE_5_7.SW0.out6
edge CGRA0.PE_5_7.SW0.in1 CGRA0.PE_5_7.SW0.out7
edge CGRA0.PE_5_7.SW0.in1 CGRA0.PE_5_7.SW0.out8
edge CGRA0.PE_5_7.SW0.in1 CGRA0.PE_5_7.SW0.out0
edge CGRA0.PE_5_7.SW0.in1 CGRA0.PE_5_7.SW0.out1
edge CGRA0.PE_5_7.SW0.in1 CGRA0.PE_5_7.SW0.out2
edge CGRA0.PE_5_7.SW0.in1 CGRA0.PE_5_7.SW0.out3
edge CGRA0.PE_5_7.SW0.in2 CGRA0.PE_5_7.SW0.out0
edge CGRA0.PE_5_7.SW0.in2 CGRA0.PE_5_7.SW0.out1
edge CGRA0.PE_5_7.SW0.in2 CGRA0.PE_5_7.SW0.out2
edge CGRA0.PE_5_7.SW0.in2 CGRA0.PE_5_7.SW0.out3
edge CGRA0.PE_5_7.SW0.in2 CGRA0.PE_5_7.SW0.out4
edge CGRA0.PE_5_7.SW0.in2 CGRA0.PE_5_7.SW0.out5
edge CGRA0.PE_5_7.SW0.in2 CGRA0.PE_5_7.SW0.out6
edge CGRA0.PE_5_7.SW0.in2 CGRA0.PE_5_7.SW0.out7
edge CGRA0.PE_5_7.SW0.in2 CGRA0.PE_5_7.SW0.out8
edge CGRA0.PE_5_7.SW0.in2 CGRA0.PE_5_7.SW0.out0
edge CGRA0.PE_5_7.SW0.in2 CGRA0.PE_5_7.SW0.out1
edge CGRA0.PE_5_7.SW0.in2 CGRA0.PE_5_7.SW0.out2
edge CGRA0.PE_5_7.SW0.in2 CGRA0.PE_5_7.SW0.out3
edge CGRA0.PE_5_7.SW0.in3 CGRA0.PE_5_7.SW0.out0
edge CGRA0.PE_5_7.SW0.in3 CGRA0.PE_5_7.SW0.out1
edge CGRA0.PE_5_7.SW0.in3 CGRA0.PE_5_7.SW0.out2
edge CGRA0.PE_5_7.SW0.in3 CGRA0.PE_5_7.SW0.out3
edge CGRA0.PE_5_7.SW0.in3 CGRA0.PE_5_7.SW0.out4
edge CGRA0.PE_5_7.SW0.in3 CGRA0.PE_5_7.SW0.out5
edge CGRA0.PE_5_7.SW0.in3 CGRA0.PE_5_7.SW0.out6
edge CGRA0.PE_5_7.SW0.in3 CGRA0.PE_5_7.SW0.out7
edge CGRA0.PE_5_7.SW0.in3 CGRA0.PE_5_7.SW0.out8
edge CGRA0.PE_5_7.SW0.in3 CGRA0.PE_5_7.SW0.out0
edge CGRA0.PE_5_7.SW0.in3 CGRA0.PE_5_7.SW0.out1
edge CGRA0.PE_5_7.SW0.in3 CGRA0.PE_5_7.SW0.out2
edge CGRA0.PE_5_7.SW0.in3 CGRA0.PE_5_7.SW0.out3
edge CGRA0.PE_5_7.SW0.in4 CGRA0.PE_5_7.SW0.out0
edge CGRA0.PE_5_7.SW0.in4 CGRA0.PE_5_7.SW0.out1
edge CGRA0.PE_5_7.SW0.in4 CGRA0.PE_5_7.SW0.out2
edge CGRA0.PE_5_7.SW0.in4 CGRA0.PE_5_7.SW0.out3
edge CGRA0.PE_5_7.SW0.in4 CGRA0.PE_5_7.SW0.out4
edge CGRA0.PE_5_7.SW0.in4 CGRA0.PE_5_7.SW0.out5
edge CGRA0.PE_5_7.SW0.in4 CGRA0.PE_5_7.SW0.out6
edge CGRA0.PE_5_7.SW0.in4 CGRA0.PE_5_7.SW0.out7
edge CGRA0.PE_5_7.SW0.in4 CGRA0.PE_5_7.SW0.out8
edge CGRA0.PE_5_7.SW0.in5 CGRA0.PE_5_7.SW0.out0
edge CGRA0.PE_5_7.SW0.in5 CGRA0.PE_5_7.SW0.out1
edge CGRA0.PE_5_7.SW0.in5 CGRA0.PE_5_7.SW0.out2
edge CGRA0.PE_5_7.SW0.in5 CGRA0.PE_5_7.SW0.out3
edge CGRA0.PE_5_7.SW0.in5 CGRA0.PE_5_7.SW0.out4
edge CGRA0.PE_5_7.SW0.in5 CGRA0.PE_5_7.SW0.out5
edge CGRA0.PE_5_7.SW0.in5 CGRA0.PE_5_7.SW0.out6
edge CGRA0.PE_5_7.SW0.in5 CGRA0.PE_5_7.SW0.out7
edge CGRA0.PE_5_7.SW0.in5 CGRA0.PE_5_7.SW0.out8
edge CGRA0.PE_5_7.SW0.in6 CGRA0.PE_5_7.SW0.out0
edge CGRA0.PE_5_7.SW0.in6 CGRA0.PE_5_7.SW0.out1
edge CGRA0.PE_5_7.SW0.in6 CGRA0.PE_5_7.SW0.out2
edge CGRA0.PE_5_7.SW0.in6 CGRA0.PE_5_7.SW0.out3
edge CGRA0.PE_5_7.SW0.in6 CGRA0.PE_5_7.SW0.out4
edge CGRA0.PE_5_7.SW0.in6 CGRA0.PE_5_7.SW0.out5
edge CGRA0.PE_5_7.SW0.in6 CGRA0.PE_5_7.SW0.out6
edge CGRA0.PE_5_7.SW0.in6 CGRA0.PE_5_7.SW0.out7
edge CGRA0.PE_5_7.SW0.in6 CGRA0.PE_5_7.SW0.out8
edge CGRA0.PE_5_7.SW0.out0 CGRA0.PE_5_7.out0
edge CGRA0.PE_5_7.SW0.out1 CGRA0.PE_5_7.out1
edge CGRA0.PE_5_7.SW0.out2 CGRA0.PE_5_7.out2
edge CGRA0.PE_5_7.SW0.out3 CGRA0.PE_5_7.out3
edge CGRA0.PE_5_7.SW0.out4 CGRA0.PE_5_7.FULLCONN_ALU0.in0
edge CGRA0.PE_5_7.SW0.out5 CGRA0.PE_5_7.FULLCONN_ALU0.in1
edge CGRA0.PE_5_7.SW0.out5 CGRA0.PE_5_7.REG0.in0
edge CGRA0.PE_5_7.SW0.out6 CGRA0.PE_5_7.FULLCONN_ALU0.in2
edge CGRA0.PE_5_7.SW0.out6 CGRA0.PE_5_7.REG0.in1
edge CGRA0.PE_5_7.SW0.out7 CGRA0.PE_5_7.REG0.in0
edge CGRA0.PE_5_7.SW0.out8 CGRA0.PE_5_7.REG0.in1
edge CGRA0.PE_5_7.FULLCONN_ALU0.in0 CGRA0.PE_5_7.FULLCONN_ALU0.out0
edge CGRA0.PE_5_7.FULLCONN_ALU0.in0 CGRA0.PE_5_7.FULLCONN_ALU0.out1
edge CGRA0.PE_5_7.FULLCONN_ALU0.in0 CGRA0.PE_5_7.FULLCONN_ALU0.out2
edge CGRA0.PE_5_7.FULLCONN_ALU0.in1 CGRA0.PE_5_7.FULLCONN_ALU0.out0
edge CGRA0.PE_5_7.FULLCONN_ALU0.in1 CGRA0.PE_5_7.FULLCONN_ALU0.out1
edge CGRA0.PE_5_7.FULLCONN_ALU0.in1 CGRA0.PE_5_7.FULLCONN_ALU0.out2
edge CGRA0.PE_5_7.FULLCONN_ALU0.in2 CGRA0.PE_5_7.FULLCONN_ALU0.out0
edge CGRA0.PE_5_7.FULLCONN_ALU0.in2 CGRA0.PE_5_7.FULLCONN_ALU0.out1
edge CGRA0.PE_5_7.FULLCONN_ALU0.in2 CGRA0.PE_5_7.FULLCONN_ALU0.out2
edge CGRA0.PE_5_7.FULLCONN_ALU0.in3 CGRA0.PE_5_7.FULLCONN_ALU0.out0
edge CGRA0.PE_5_7.FULLCONN_ALU0.in3 CGRA0.PE_5_7.FULLCONN_ALU0.out1
edge CGRA0.PE_5_7.FULLCONN_ALU0.in3 CGRA0.PE_5_7.FULLCONN_ALU0.out2
edge CGRA0.PE_5_7.FULLCONN_ALU0.out0 CGRA0.PE_5_7.ALU0.in0
edge CGRA0.PE_5_7.FULLCONN_ALU0.out1 CGRA0.PE_5_7.ALU0.in1
edge CGRA0.PE_5_7.FULLCONN_ALU0.out2 CGRA0.PE_5_7.ALU0.in2
edge CGRA0.PE_5_8.in0 CGRA0.PE_5_8.SW0.in0
edge CGRA0.PE_5_8.in1 CGRA0.PE_5_8.SW0.in1
edge CGRA0.PE_5_8.in2 CGRA0.PE_5_8.SW0.in2
edge CGRA0.PE_5_8.in3 CGRA0.PE_5_8.SW0.in3
edge CGRA0.PE_5_8.out0 CGRA0.PE_4_8.in0
edge CGRA0.PE_5_8.out0 CGRA0.mem_0.in20
edge CGRA0.PE_5_8.out0 CGRA0.mem_10.in20
edge CGRA0.PE_5_8.out1 CGRA0.PE_5_9.in1
edge CGRA0.PE_5_8.out1 CGRA0.mem_0.in21
edge CGRA0.PE_5_8.out1 CGRA0.mem_10.in21
edge CGRA0.PE_5_8.out2 CGRA0.PE_6_8.in2
edge CGRA0.PE_5_8.out2 CGRA0.mem_0.in22
edge CGRA0.PE_5_8.out2 CGRA0.mem_10.in22
edge CGRA0.PE_5_8.out3 CGRA0.PE_5_7.in3
edge CGRA0.PE_5_8.out3 CGRA0.mem_0.in23
edge CGRA0.PE_5_8.out3 CGRA0.mem_10.in23
edge CGRA0.PE_5_8.ALU0 CGRA0.PE_5_8.ALU0.out0
edge CGRA0.PE_5_8.ALU0.in0 CGRA0.PE_5_8.ALU0
edge CGRA0.PE_5_8.ALU0.in1 CGRA0.PE_5_8.ALU0
edge CGRA0.PE_5_8.ALU0.in2 CGRA0.PE_5_8.ALU0
edge CGRA0.PE_5_8.ALU0.out0 CGRA0.PE_5_8.SW0.in4
edge CGRA0.PE_5_8.CONST0 CGRA0.PE_5_8.CONST0.out0
edge CGRA0.PE_5_8.CONST0.in0 CGRA0.PE_5_8.CONST0
edge CGRA0.PE_5_8.CONST0.out0 CGRA0.PE_5_8.SW0.in5
edge CGRA0.PE_5_8.CONST0.out0 CGRA0.PE_5_8.FULLCONN_ALU0.in3
edge CGRA0.PE_5_8.REG0 CGRA0.PE_5_8.REG0.out0
edge CGRA0.PE_5_8.REG0.in0 CGRA0.PE_5_8.REG0
edge CGRA0.PE_5_8.REG0.in1 CGRA0.PE_5_8.REG0
edge CGRA0.PE_5_8.REG0.out0 CGRA0.PE_5_8.SW0.in5
edge CGRA0.PE_5_8.REG0.out0 CGRA0.PE_5_8.SW0.in6
edge CGRA0.PE_5_8.SW0.in0 CGRA0.PE_5_8.SW0.out0
edge CGRA0.PE_5_8.SW0.in0 CGRA0.PE_5_8.SW0.out1
edge CGRA0.PE_5_8.SW0.in0 CGRA0.PE_5_8.SW0.out2
edge CGRA0.PE_5_8.SW0.in0 CGRA0.PE_5_8.SW0.out3
edge CGRA0.PE_5_8.SW0.in0 CGRA0.PE_5_8.SW0.out4
edge CGRA0.PE_5_8.SW0.in0 CGRA0.PE_5_8.SW0.out5
edge CGRA0.PE_5_8.SW0.in0 CGRA0.PE_5_8.SW0.out6
edge CGRA0.PE_5_8.SW0.in0 CGRA0.PE_5_8.SW0.out7
edge CGRA0.PE_5_8.SW0.in0 CGRA0.PE_5_8.SW0.out8
edge CGRA0.PE_5_8.SW0.in0 CGRA0.PE_5_8.SW0.out0
edge CGRA0.PE_5_8.SW0.in0 CGRA0.PE_5_8.SW0.out1
edge CGRA0.PE_5_8.SW0.in0 CGRA0.PE_5_8.SW0.out2
edge CGRA0.PE_5_8.SW0.in0 CGRA0.PE_5_8.SW0.out3
edge CGRA0.PE_5_8.SW0.in1 CGRA0.PE_5_8.SW0.out0
edge CGRA0.PE_5_8.SW0.in1 CGRA0.PE_5_8.SW0.out1
edge CGRA0.PE_5_8.SW0.in1 CGRA0.PE_5_8.SW0.out2
edge CGRA0.PE_5_8.SW0.in1 CGRA0.PE_5_8.SW0.out3
edge CGRA0.PE_5_8.SW0.in1 CGRA0.PE_5_8.SW0.out4
edge CGRA0.PE_5_8.SW0.in1 CGRA0.PE_5_8.SW0.out5
edge CGRA0.PE_5_8.SW0.in1 CGRA0.PE_5_8.SW0.out6
edge CGRA0.PE_5_8.SW0.in1 CGRA0.PE_5_8.SW0.out7
edge CGRA0.PE_5_8.SW0.in1 CGRA0.PE_5_8.SW0.out8
edge CGRA0.PE_5_8.SW0.in1 CGRA0.PE_5_8.SW0.out0
edge CGRA0.PE_5_8.SW0.in1 CGRA0.PE_5_8.SW0.out1
edge CGRA0.PE_5_8.SW0.in1 CGRA0.PE_5_8.SW0.out2
edge CGRA0.PE_5_8.SW0.in1 CGRA0.PE_5_8.SW0.out3
edge CGRA0.PE_5_8.SW0.in2 CGRA0.PE_5_8.SW0.out0
edge CGRA0.PE_5_8.SW0.in2 CGRA0.PE_5_8.SW0.out1
edge CGRA0.PE_5_8.SW0.in2 CGRA0.PE_5_8.SW0.out2
edge CGRA0.PE_5_8.SW0.in2 CGRA0.PE_5_8.SW0.out3
edge CGRA0.PE_5_8.SW0.in2 CGRA0.PE_5_8.SW0.out4
edge CGRA0.PE_5_8.SW0.in2 CGRA0.PE_5_8.SW0.out5
edge CGRA0.PE_5_8.SW0.in2 CGRA0.PE_5_8.SW0.out6
edge CGRA0.PE_5_8.SW0.in2 CGRA0.PE_5_8.SW0.out7
edge CGRA0.PE_5_8.SW0.in2 CGRA0.PE_5_8.SW0.out8
edge CGRA0.PE_5_8.SW0.in2 CGRA0.PE_5_8.SW0.out0
edge CGRA0.PE_5_8.SW0.in2 CGRA0.PE_5_8.SW0.out1
edge CGRA0.PE_5_8.SW0.in2 CGRA0.PE_5_8.SW0.out2
edge CGRA0.PE_5_8.SW0.in2 CGRA0.PE_5_8.SW0.out3
edge CGRA0.PE_5_8.SW0.in3 CGRA0.PE_5_8.SW0.out0
edge CGRA0.PE_5_8.SW0.in3 CGRA0.PE_5_8.SW0.out1
edge CGRA0.PE_5_8.SW0.in3 CGRA0.PE_5_8.SW0.out2
edge CGRA0.PE_5_8.SW0.in3 CGRA0.PE_5_8.SW0.out3
edge CGRA0.PE_5_8.SW0.in3 CGRA0.PE_5_8.SW0.out4
edge CGRA0.PE_5_8.SW0.in3 CGRA0.PE_5_8.SW0.out5
edge CGRA0.PE_5_8.SW0.in3 CGRA0.PE_5_8.SW0.out6
edge CGRA0.PE_5_8.SW0.in3 CGRA0.PE_5_8.SW0.out7
edge CGRA0.PE_5_8.SW0.in3 CGRA0.PE_5_8.SW0.out8
edge CGRA0.PE_5_8.SW0.in3 CGRA0.PE_5_8.SW0.out0
edge CGRA0.PE_5_8.SW0.in3 CGRA0.PE_5_8.SW0.out1
edge CGRA0.PE_5_8.SW0.in3 CGRA0.PE_5_8.SW0.out2
edge CGRA0.PE_5_8.SW0.in3 CGRA0.PE_5_8.SW0.out3
edge CGRA0.PE_5_8.SW0.in4 CGRA0.PE_5_8.SW0.out0
edge CGRA0.PE_5_8.SW0.in4 CGRA0.PE_5_8.SW0.out1
edge CGRA0.PE_5_8.SW0.in4 CGRA0.PE_5_8.SW0.out2
edge CGRA0.PE_5_8.SW0.in4 CGRA0.PE_5_8.SW0.out3
edge CGRA0.PE_5_8.SW0.in4 CGRA0.PE_5_8.SW0.out4
edge CGRA0.PE_5_8.SW0.in4 CGRA0.PE_5_8.SW0.out5
edge CGRA0.PE_5_8.SW0.in4 CGRA0.PE_5_8.SW0.out6
edge CGRA0.PE_5_8.SW0.in4 CGRA0.PE_5_8.SW0.out7
edge CGRA0.PE_5_8.SW0.in4 CGRA0.PE_5_8.SW0.out8
edge CGRA0.PE_5_8.SW0.in5 CGRA0.PE_5_8.SW0.out0
edge CGRA0.PE_5_8.SW0.in5 CGRA0.PE_5_8.SW0.out1
edge CGRA0.PE_5_8.SW0.in5 CGRA0.PE_5_8.SW0.out2
edge CGRA0.PE_5_8.SW0.in5 CGRA0.PE_5_8.SW0.out3
edge CGRA0.PE_5_8.SW0.in5 CGRA0.PE_5_8.SW0.out4
edge CGRA0.PE_5_8.SW0.in5 CGRA0.PE_5_8.SW0.out5
edge CGRA0.PE_5_8.SW0.in5 CGRA0.PE_5_8.SW0.out6
edge CGRA0.PE_5_8.SW0.in5 CGRA0.PE_5_8.SW0.out7
edge CGRA0.PE_5_8.SW0.in5 CGRA0.PE_5_8.SW0.out8
edge CGRA0.PE_5_8.SW0.in6 CGRA0.PE_5_8.SW0.out0
edge CGRA0.PE_5_8.SW0.in6 CGRA0.PE_5_8.SW0.out1
edge CGRA0.PE_5_8.SW0.in6 CGRA0.PE_5_8.SW0.out2
edge CGRA0.PE_5_8.SW0.in6 CGRA0.PE_5_8.SW0.out3
edge CGRA0.PE_5_8.SW0.in6 CGRA0.PE_5_8.SW0.out4
edge CGRA0.PE_5_8.SW0.in6 CGRA0.PE_5_8.SW0.out5
edge CGRA0.PE_5_8.SW0.in6 CGRA0.PE_5_8.SW0.out6
edge CGRA0.PE_5_8.SW0.in6 CGRA0.PE_5_8.SW0.out7
edge CGRA0.PE_5_8.SW0.in6 CGRA0.PE_5_8.SW0.out8
edge CGRA0.PE_5_8.SW0.out0 CGRA0.PE_5_8.out0
edge CGRA0.PE_5_8.SW0.out1 CGRA0.PE_5_8.out1
edge CGRA0.PE_5_8.SW0.out2 CGRA0.PE_5_8.out2
edge CGRA0.PE_5_8.SW0.out3 CGRA0.PE_5_8.out3
edge CGRA0.PE_5_8.SW0.out4 CGRA0.PE_5_8.FULLCONN_ALU0.in0
edge CGRA0.PE_5_8.SW0.out5 CGRA0.PE_5_8.FULLCONN_ALU0.in1
edge CGRA0.PE_5_8.SW0.out5 CGRA0.PE_5_8.REG0.in0
edge CGRA0.PE_5_8.SW0.out6 CGRA0.PE_5_8.FULLCONN_ALU0.in2
edge CGRA0.PE_5_8.SW0.out6 CGRA0.PE_5_8.REG0.in1
edge CGRA0.PE_5_8.SW0.out7 CGRA0.PE_5_8.REG0.in0
edge CGRA0.PE_5_8.SW0.out8 CGRA0.PE_5_8.REG0.in1
edge CGRA0.PE_5_8.FULLCONN_ALU0.in0 CGRA0.PE_5_8.FULLCONN_ALU0.out0
edge CGRA0.PE_5_8.FULLCONN_ALU0.in0 CGRA0.PE_5_8.FULLCONN_ALU0.out1
edge CGRA0.PE_5_8.FULLCONN_ALU0.in0 CGRA0.PE_5_8.FULLCONN_ALU0.out2
edge CGRA0.PE_5_8.FULLCONN_ALU0.in1 CGRA0.PE_5_8.FULLCONN_ALU0.out0
edge CGRA0.PE_5_8.FULLCONN_ALU0.in1 CGRA0.PE_5_8.FULLCONN_ALU0.out1
edge CGRA0.PE_5_8.FULLCONN_ALU0.in1 CGRA0.PE_5_8.FULLCONN_ALU0.out2
edge CGRA0.PE_5_8.FULLCONN_ALU0.in2 CGRA0.PE_5_8.FULLCONN_ALU0.out0
edge CGRA0.PE_5_8.FULLCONN_ALU0.in2 CGRA0.PE_5_8.FULLCONN_ALU0.out1
edge CGRA0.PE_5_8.FULLCONN_ALU0.in2 CGRA0.PE_5_8.FULLCONN_ALU0.out2
edge CGRA0.PE_5_8.FULLCONN_ALU0.in3 CGRA0.PE_5_8.FULLCONN_ALU0.out0
edge CGRA0.PE_5_8.FULLCONN_ALU0.in3 CGRA0.PE_5_8.FULLCONN_ALU0.out1
edge CGRA0.PE_5_8.FULLCONN_ALU0.in3 CGRA0.PE_5_8.FULLCONN_ALU0.out2
edge CGRA0.PE_5_8.FULLCONN_ALU0.out0 CGRA0.PE_5_8.ALU0.in0
edge CGRA0.PE_5_8.FULLCONN_ALU0.out1 CGRA0.PE_5_8.ALU0.in1
edge CGRA0.PE_5_8.FULLCONN_ALU0.out2 CGRA0.PE_5_8.ALU0.in2
edge CGRA0.PE_5_9.in0 CGRA0.PE_5_9.SW0.in0
edge CGRA0.PE_5_9.in1 CGRA0.PE_5_9.SW0.in1
edge CGRA0.PE_5_9.in2 CGRA0.PE_5_9.SW0.in2
edge CGRA0.PE_5_9.in3 CGRA0.PE_5_9.SW0.in3
edge CGRA0.PE_5_9.out0 CGRA0.PE_4_9.in0
edge CGRA0.PE_5_9.out0 CGRA0.mem_0.in20
edge CGRA0.PE_5_9.out0 CGRA0.mem_10.in20
edge CGRA0.PE_5_9.out1 CGRA0.mem_0.in21
edge CGRA0.PE_5_9.out1 CGRA0.mem_10.in21
edge CGRA0.PE_5_9.out2 CGRA0.PE_6_9.in2
edge CGRA0.PE_5_9.out2 CGRA0.mem_0.in22
edge CGRA0.PE_5_9.out2 CGRA0.mem_10.in22
edge CGRA0.PE_5_9.out3 CGRA0.PE_5_8.in3
edge CGRA0.PE_5_9.out3 CGRA0.mem_0.in23
edge CGRA0.PE_5_9.out3 CGRA0.mem_10.in23
edge CGRA0.PE_5_9.ALU0 CGRA0.PE_5_9.ALU0.out0
edge CGRA0.PE_5_9.ALU0.in0 CGRA0.PE_5_9.ALU0
edge CGRA0.PE_5_9.ALU0.in1 CGRA0.PE_5_9.ALU0
edge CGRA0.PE_5_9.ALU0.in2 CGRA0.PE_5_9.ALU0
edge CGRA0.PE_5_9.ALU0.out0 CGRA0.PE_5_9.SW0.in4
edge CGRA0.PE_5_9.CONST0 CGRA0.PE_5_9.CONST0.out0
edge CGRA0.PE_5_9.CONST0.in0 CGRA0.PE_5_9.CONST0
edge CGRA0.PE_5_9.CONST0.out0 CGRA0.PE_5_9.SW0.in5
edge CGRA0.PE_5_9.CONST0.out0 CGRA0.PE_5_9.FULLCONN_ALU0.in3
edge CGRA0.PE_5_9.REG0 CGRA0.PE_5_9.REG0.out0
edge CGRA0.PE_5_9.REG0.in0 CGRA0.PE_5_9.REG0
edge CGRA0.PE_5_9.REG0.in1 CGRA0.PE_5_9.REG0
edge CGRA0.PE_5_9.REG0.out0 CGRA0.PE_5_9.SW0.in5
edge CGRA0.PE_5_9.REG0.out0 CGRA0.PE_5_9.SW0.in6
edge CGRA0.PE_5_9.SW0.in0 CGRA0.PE_5_9.SW0.out0
edge CGRA0.PE_5_9.SW0.in0 CGRA0.PE_5_9.SW0.out1
edge CGRA0.PE_5_9.SW0.in0 CGRA0.PE_5_9.SW0.out2
edge CGRA0.PE_5_9.SW0.in0 CGRA0.PE_5_9.SW0.out3
edge CGRA0.PE_5_9.SW0.in0 CGRA0.PE_5_9.SW0.out4
edge CGRA0.PE_5_9.SW0.in0 CGRA0.PE_5_9.SW0.out5
edge CGRA0.PE_5_9.SW0.in0 CGRA0.PE_5_9.SW0.out6
edge CGRA0.PE_5_9.SW0.in0 CGRA0.PE_5_9.SW0.out7
edge CGRA0.PE_5_9.SW0.in0 CGRA0.PE_5_9.SW0.out8
edge CGRA0.PE_5_9.SW0.in0 CGRA0.PE_5_9.SW0.out0
edge CGRA0.PE_5_9.SW0.in0 CGRA0.PE_5_9.SW0.out1
edge CGRA0.PE_5_9.SW0.in0 CGRA0.PE_5_9.SW0.out2
edge CGRA0.PE_5_9.SW0.in0 CGRA0.PE_5_9.SW0.out3
edge CGRA0.PE_5_9.SW0.in1 CGRA0.PE_5_9.SW0.out0
edge CGRA0.PE_5_9.SW0.in1 CGRA0.PE_5_9.SW0.out1
edge CGRA0.PE_5_9.SW0.in1 CGRA0.PE_5_9.SW0.out2
edge CGRA0.PE_5_9.SW0.in1 CGRA0.PE_5_9.SW0.out3
edge CGRA0.PE_5_9.SW0.in1 CGRA0.PE_5_9.SW0.out4
edge CGRA0.PE_5_9.SW0.in1 CGRA0.PE_5_9.SW0.out5
edge CGRA0.PE_5_9.SW0.in1 CGRA0.PE_5_9.SW0.out6
edge CGRA0.PE_5_9.SW0.in1 CGRA0.PE_5_9.SW0.out7
edge CGRA0.PE_5_9.SW0.in1 CGRA0.PE_5_9.SW0.out8
edge CGRA0.PE_5_9.SW0.in1 CGRA0.PE_5_9.SW0.out0
edge CGRA0.PE_5_9.SW0.in1 CGRA0.PE_5_9.SW0.out1
edge CGRA0.PE_5_9.SW0.in1 CGRA0.PE_5_9.SW0.out2
edge CGRA0.PE_5_9.SW0.in1 CGRA0.PE_5_9.SW0.out3
edge CGRA0.PE_5_9.SW0.in2 CGRA0.PE_5_9.SW0.out0
edge CGRA0.PE_5_9.SW0.in2 CGRA0.PE_5_9.SW0.out1
edge CGRA0.PE_5_9.SW0.in2 CGRA0.PE_5_9.SW0.out2
edge CGRA0.PE_5_9.SW0.in2 CGRA0.PE_5_9.SW0.out3
edge CGRA0.PE_5_9.SW0.in2 CGRA0.PE_5_9.SW0.out4
edge CGRA0.PE_5_9.SW0.in2 CGRA0.PE_5_9.SW0.out5
edge CGRA0.PE_5_9.SW0.in2 CGRA0.PE_5_9.SW0.out6
edge CGRA0.PE_5_9.SW0.in2 CGRA0.PE_5_9.SW0.out7
edge CGRA0.PE_5_9.SW0.in2 CGRA0.PE_5_9.SW0.out8
edge CGRA0.PE_5_9.SW0.in2 CGRA0.PE_5_9.SW0.out0
edge CGRA0.PE_5_9.SW0.in2 CGRA0.PE_5_9.SW0.out1
edge CGRA0.PE_5_9.SW0.in2 CGRA0.PE_5_9.SW0.out2
edge CGRA0.PE_5_9.SW0.in2 CGRA0.PE_5_9.SW0.out3
edge CGRA0.PE_5_9.SW0.in3 CGRA0.PE_5_9.SW0.out0
edge CGRA0.PE_5_9.SW0.in3 CGRA0.PE_5_9.SW0.out1
edge CGRA0.PE_5_9.SW0.in3 CGRA0.PE_5_9.SW0.out2
edge CGRA0.PE_5_9.SW0.in3 CGRA0.PE_5_9.SW0.out3
edge CGRA0.PE_5_9.SW0.in3 CGRA0.PE_5_9.SW0.out4
edge CGRA0.PE_5_9.SW0.in3 CGRA0.PE_5_9.SW0.out5
edge CGRA0.PE_5_9.SW0.in3 CGRA0.PE_5_9.SW0.out6
edge CGRA0.PE_5_9.SW0.in3 CGRA0.PE_5_9.SW0.out7
edge CGRA0.PE_5_9.SW0.in3 CGRA0.PE_5_9.SW0.out8
edge CGRA0.PE_5_9.SW0.in3 CGRA0.PE_5_9.SW0.out0
edge CGRA0.PE_5_9.SW0.in3 CGRA0.PE_5_9.SW0.out1
edge CGRA0.PE_5_9.SW0.in3 CGRA0.PE_5_9.SW0.out2
edge CGRA0.PE_5_9.SW0.in3 CGRA0.PE_5_9.SW0.out3
edge CGRA0.PE_5_9.SW0.in4 CGRA0.PE_5_9.SW0.out0
edge CGRA0.PE_5_9.SW0.in4 CGRA0.PE_5_9.SW0.out1
edge CGRA0.PE_5_9.SW0.in4 CGRA0.PE_5_9.SW0.out2
edge CGRA0.PE_5_9.SW0.in4 CGRA0.PE_5_9.SW0.out3
edge CGRA0.PE_5_9.SW0.in4 CGRA0.PE_5_9.SW0.out4
edge CGRA0.PE_5_9.SW0.in4 CGRA0.PE_5_9.SW0.out5
edge CGRA0.PE_5_9.SW0.in4 CGRA0.PE_5_9.SW0.out6
edge CGRA0.PE_5_9.SW0.in4 CGRA0.PE_5_9.SW0.out7
edge CGRA0.PE_5_9.SW0.in4 CGRA0.PE_5_9.SW0.out8
edge CGRA0.PE_5_9.SW0.in5 CGRA0.PE_5_9.SW0.out0
edge CGRA0.PE_5_9.SW0.in5 CGRA0.PE_5_9.SW0.out1
edge CGRA0.PE_5_9.SW0.in5 CGRA0.PE_5_9.SW0.out2
edge CGRA0.PE_5_9.SW0.in5 CGRA0.PE_5_9.SW0.out3
edge CGRA0.PE_5_9.SW0.in5 CGRA0.PE_5_9.SW0.out4
edge CGRA0.PE_5_9.SW0.in5 CGRA0.PE_5_9.SW0.out5
edge CGRA0.PE_5_9.SW0.in5 CGRA0.PE_5_9.SW0.out6
edge CGRA0.PE_5_9.SW0.in5 CGRA0.PE_5_9.SW0.out7
edge CGRA0.PE_5_9.SW0.in5 CGRA0.PE_5_9.SW0.out8
edge CGRA0.PE_5_9.SW0.in6 CGRA0.PE_5_9.SW0.out0
edge CGRA0.PE_5_9.SW0.in6 CGRA0.PE_5_9.SW0.out1
edge CGRA0.PE_5_9.SW0.in6 CGRA0.PE_5_9.SW0.out2
edge CGRA0.PE_5_9.SW0.in6 CGRA0.PE_5_9.SW0.out3
edge CGRA0.PE_5_9.SW0.in6 CGRA0.PE_5_9.SW0.out4
edge CGRA0.PE_5_9.SW0.in6 CGRA0.PE_5_9.SW0.out5
edge CGRA0.PE_5_9.SW0.in6 CGRA0.PE_5_9.SW0.out6
edge CGRA0.PE_5_9.SW0.in6 CGRA0.PE_5_9.SW0.out7
edge CGRA0.PE_5_9.SW0.in6 CGRA0.PE_5_9.SW0.out8
edge CGRA0.PE_5_9.SW0.out0 CGRA0.PE_5_9.out0
edge CGRA0.PE_5_9.SW0.out1 CGRA0.PE_5_9.out1
edge CGRA0.PE_5_9.SW0.out2 CGRA0.PE_5_9.out2
edge CGRA0.PE_5_9.SW0.out3 CGRA0.PE_5_9.out3
edge CGRA0.PE_5_9.SW0.out4 CGRA0.PE_5_9.FULLCONN_ALU0.in0
edge CGRA0.PE_5_9.SW0.out5 CGRA0.PE_5_9.FULLCONN_ALU0.in1
edge CGRA0.PE_5_9.SW0.out5 CGRA0.PE_5_9.REG0.in0
edge CGRA0.PE_5_9.SW0.out6 CGRA0.PE_5_9.FULLCONN_ALU0.in2
edge CGRA0.PE_5_9.SW0.out6 CGRA0.PE_5_9.REG0.in1
edge CGRA0.PE_5_9.SW0.out7 CGRA0.PE_5_9.REG0.in0
edge CGRA0.PE_5_9.SW0.out8 CGRA0.PE_5_9.REG0.in1
edge CGRA0.PE_5_9.FULLCONN_ALU0.in0 CGRA0.PE_5_9.FULLCONN_ALU0.out0
edge CGRA0.PE_5_9.FULLCONN_ALU0.in0 CGRA0.PE_5_9.FULLCONN_ALU0.out1
edge CGRA0.PE_5_9.FULLCONN_ALU0.in0 CGRA0.PE_5_9.FULLCONN_ALU0.out2
edge CGRA0.PE_5_9.FULLCONN_ALU0.in1 CGRA0.PE_5_9.FULLCONN_ALU0.out0
edge CGRA0.PE_5_9.FULLCONN_ALU0.in1 CGRA0.PE_5_9.FULLCONN_ALU0.out1
edge CGRA0.PE_5_9.FULLCONN_ALU0.in1 CGRA0.PE_5_9.FULLCONN_ALU0.out2
edge CGRA0.PE_5_9.FULLCONN_ALU0.in2 CGRA0.PE_5_9.FULLCONN_ALU0.out0
edge CGRA0.PE_5_9.FULLCONN_ALU0.in2 CGRA0.PE_5_9.FULLCONN_ALU0.out1
edge CGRA0.PE_5_9.FULLCONN_ALU0.in2 CGRA0.PE_5_9.FULLCONN_ALU0.out2
edge CGRA0.PE_5_9.FULLCONN_ALU0.in3 CGRA0.PE_5_9.FULLCONN_ALU0.out0
edge CGRA0.PE_5_9.FULLCONN_ALU0.in3 CGRA0.PE_5_9.FULLCONN_ALU0.out1
edge CGRA0.PE_5_9.FULLCONN_ALU0.in3 CGRA0.PE_5_9.FULLCONN_ALU0.out2
edge CGRA0.PE_5_9.FULLCONN_ALU0.out0 CGRA0.PE_5_9.ALU0.in0
edge CGRA0.PE_5_9.FULLCONN_ALU0.out1 CGRA0.PE_5_9.ALU0.in1
edge CGRA0.PE_5_9.FULLCONN_ALU0.out2 CGRA0.PE_5_9.ALU0.in2
edge CGRA0.PE_6_0.in0 CGRA0.PE_6_0.SW0.in0
edge CGRA0.PE_6_0.in1 CGRA0.PE_6_0.SW0.in1
edge CGRA0.PE_6_0.in2 CGRA0.PE_6_0.SW0.in2
edge CGRA0.PE_6_0.in3 CGRA0.PE_6_0.SW0.in3
edge CGRA0.PE_6_0.out0 CGRA0.PE_5_0.in0
edge CGRA0.PE_6_0.out0 CGRA0.mem_0.in24
edge CGRA0.PE_6_0.out0 CGRA0.mem_10.in24
edge CGRA0.PE_6_0.out1 CGRA0.PE_6_1.in1
edge CGRA0.PE_6_0.out1 CGRA0.mem_0.in25
edge CGRA0.PE_6_0.out1 CGRA0.mem_10.in25
edge CGRA0.PE_6_0.out2 CGRA0.PE_7_0.in2
edge CGRA0.PE_6_0.out2 CGRA0.mem_0.in26
edge CGRA0.PE_6_0.out2 CGRA0.mem_10.in26
edge CGRA0.PE_6_0.out3 CGRA0.mem_0.in27
edge CGRA0.PE_6_0.out3 CGRA0.mem_10.in27
edge CGRA0.PE_6_0.ALU0 CGRA0.PE_6_0.ALU0.out0
edge CGRA0.PE_6_0.ALU0.in0 CGRA0.PE_6_0.ALU0
edge CGRA0.PE_6_0.ALU0.in1 CGRA0.PE_6_0.ALU0
edge CGRA0.PE_6_0.ALU0.in2 CGRA0.PE_6_0.ALU0
edge CGRA0.PE_6_0.ALU0.out0 CGRA0.PE_6_0.SW0.in4
edge CGRA0.PE_6_0.CONST0 CGRA0.PE_6_0.CONST0.out0
edge CGRA0.PE_6_0.CONST0.in0 CGRA0.PE_6_0.CONST0
edge CGRA0.PE_6_0.CONST0.out0 CGRA0.PE_6_0.SW0.in5
edge CGRA0.PE_6_0.CONST0.out0 CGRA0.PE_6_0.FULLCONN_ALU0.in3
edge CGRA0.PE_6_0.REG0 CGRA0.PE_6_0.REG0.out0
edge CGRA0.PE_6_0.REG0.in0 CGRA0.PE_6_0.REG0
edge CGRA0.PE_6_0.REG0.in1 CGRA0.PE_6_0.REG0
edge CGRA0.PE_6_0.REG0.out0 CGRA0.PE_6_0.SW0.in5
edge CGRA0.PE_6_0.REG0.out0 CGRA0.PE_6_0.SW0.in6
edge CGRA0.PE_6_0.SW0.in0 CGRA0.PE_6_0.SW0.out0
edge CGRA0.PE_6_0.SW0.in0 CGRA0.PE_6_0.SW0.out1
edge CGRA0.PE_6_0.SW0.in0 CGRA0.PE_6_0.SW0.out2
edge CGRA0.PE_6_0.SW0.in0 CGRA0.PE_6_0.SW0.out3
edge CGRA0.PE_6_0.SW0.in0 CGRA0.PE_6_0.SW0.out4
edge CGRA0.PE_6_0.SW0.in0 CGRA0.PE_6_0.SW0.out5
edge CGRA0.PE_6_0.SW0.in0 CGRA0.PE_6_0.SW0.out6
edge CGRA0.PE_6_0.SW0.in0 CGRA0.PE_6_0.SW0.out7
edge CGRA0.PE_6_0.SW0.in0 CGRA0.PE_6_0.SW0.out8
edge CGRA0.PE_6_0.SW0.in0 CGRA0.PE_6_0.SW0.out0
edge CGRA0.PE_6_0.SW0.in0 CGRA0.PE_6_0.SW0.out1
edge CGRA0.PE_6_0.SW0.in0 CGRA0.PE_6_0.SW0.out2
edge CGRA0.PE_6_0.SW0.in0 CGRA0.PE_6_0.SW0.out3
edge CGRA0.PE_6_0.SW0.in1 CGRA0.PE_6_0.SW0.out0
edge CGRA0.PE_6_0.SW0.in1 CGRA0.PE_6_0.SW0.out1
edge CGRA0.PE_6_0.SW0.in1 CGRA0.PE_6_0.SW0.out2
edge CGRA0.PE_6_0.SW0.in1 CGRA0.PE_6_0.SW0.out3
edge CGRA0.PE_6_0.SW0.in1 CGRA0.PE_6_0.SW0.out4
edge CGRA0.PE_6_0.SW0.in1 CGRA0.PE_6_0.SW0.out5
edge CGRA0.PE_6_0.SW0.in1 CGRA0.PE_6_0.SW0.out6
edge CGRA0.PE_6_0.SW0.in1 CGRA0.PE_6_0.SW0.out7
edge CGRA0.PE_6_0.SW0.in1 CGRA0.PE_6_0.SW0.out8
edge CGRA0.PE_6_0.SW0.in1 CGRA0.PE_6_0.SW0.out0
edge CGRA0.PE_6_0.SW0.in1 CGRA0.PE_6_0.SW0.out1
edge CGRA0.PE_6_0.SW0.in1 CGRA0.PE_6_0.SW0.out2
edge CGRA0.PE_6_0.SW0.in1 CGRA0.PE_6_0.SW0.out3
edge CGRA0.PE_6_0.SW0.in2 CGRA0.PE_6_0.SW0.out0
edge CGRA0.PE_6_0.SW0.in2 CGRA0.PE_6_0.SW0.out1
edge CGRA0.PE_6_0.SW0.in2 CGRA0.PE_6_0.SW0.out2
edge CGRA0.PE_6_0.SW0.in2 CGRA0.PE_6_0.SW0.out3
edge CGRA0.PE_6_0.SW0.in2 CGRA0.PE_6_0.SW0.out4
edge CGRA0.PE_6_0.SW0.in2 CGRA0.PE_6_0.SW0.out5
edge CGRA0.PE_6_0.SW0.in2 CGRA0.PE_6_0.SW0.out6
edge CGRA0.PE_6_0.SW0.in2 CGRA0.PE_6_0.SW0.out7
edge CGRA0.PE_6_0.SW0.in2 CGRA0.PE_6_0.SW0.out8
edge CGRA0.PE_6_0.SW0.in2 CGRA0.PE_6_0.SW0.out0
edge CGRA0.PE_6_0.SW0.in2 CGRA0.PE_6_0.SW0.out1
edge CGRA0.PE_6_0.SW0.in2 CGRA0.PE_6_0.SW0.out2
edge CGRA0.PE_6_0.SW0.in2 CGRA0.PE_6_0.SW0.out3
edge CGRA0.PE_6_0.SW0.in3 CGRA0.PE_6_0.SW0.out0
edge CGRA0.PE_6_0.SW0.in3 CGRA0.PE_6_0.SW0.out1
edge CGRA0.PE_6_0.SW0.in3 CGRA0.PE_6_0.SW0.out2
edge CGRA0.PE_6_0.SW0.in3 CGRA0.PE_6_0.SW0.out3
edge CGRA0.PE_6_0.SW0.in3 CGRA0.PE_6_0.SW0.out4
edge CGRA0.PE_6_0.SW0.in3 CGRA0.PE_6_0.SW0.out5
edge CGRA0.PE_6_0.SW0.in3 CGRA0.PE_6_0.SW0.out6
edge CGRA0.PE_6_0.SW0.in3 CGRA0.PE_6_0.SW0.out7
edge CGRA0.PE_6_0.SW0.in3 CGRA0.PE_6_0.SW0.out8
edge CGRA0.PE_6_0.SW0.in3 CGRA0.PE_6_0.SW0.out0
edge CGRA0.PE_6_0.SW0.in3 CGRA0.PE_6_0.SW0.out1
edge CGRA0.PE_6_0.SW0.in3 CGRA0.PE_6_0.SW0.out2
edge CGRA0.PE_6_0.SW0.in3 CGRA0.PE_6_0.SW0.out3
edge CGRA0.PE_6_0.SW0.in4 CGRA0.PE_6_0.SW0.out0
edge CGRA0.PE_6_0.SW0.in4 CGRA0.PE_6_0.SW0.out1
edge CGRA0.PE_6_0.SW0.in4 CGRA0.PE_6_0.SW0.out2
edge CGRA0.PE_6_0.SW0.in4 CGRA0.PE_6_0.SW0.out3
edge CGRA0.PE_6_0.SW0.in4 CGRA0.PE_6_0.SW0.out4
edge CGRA0.PE_6_0.SW0.in4 CGRA0.PE_6_0.SW0.out5
edge CGRA0.PE_6_0.SW0.in4 CGRA0.PE_6_0.SW0.out6
edge CGRA0.PE_6_0.SW0.in4 CGRA0.PE_6_0.SW0.out7
edge CGRA0.PE_6_0.SW0.in4 CGRA0.PE_6_0.SW0.out8
edge CGRA0.PE_6_0.SW0.in5 CGRA0.PE_6_0.SW0.out0
edge CGRA0.PE_6_0.SW0.in5 CGRA0.PE_6_0.SW0.out1
edge CGRA0.PE_6_0.SW0.in5 CGRA0.PE_6_0.SW0.out2
edge CGRA0.PE_6_0.SW0.in5 CGRA0.PE_6_0.SW0.out3
edge CGRA0.PE_6_0.SW0.in5 CGRA0.PE_6_0.SW0.out4
edge CGRA0.PE_6_0.SW0.in5 CGRA0.PE_6_0.SW0.out5
edge CGRA0.PE_6_0.SW0.in5 CGRA0.PE_6_0.SW0.out6
edge CGRA0.PE_6_0.SW0.in5 CGRA0.PE_6_0.SW0.out7
edge CGRA0.PE_6_0.SW0.in5 CGRA0.PE_6_0.SW0.out8
edge CGRA0.PE_6_0.SW0.in6 CGRA0.PE_6_0.SW0.out0
edge CGRA0.PE_6_0.SW0.in6 CGRA0.PE_6_0.SW0.out1
edge CGRA0.PE_6_0.SW0.in6 CGRA0.PE_6_0.SW0.out2
edge CGRA0.PE_6_0.SW0.in6 CGRA0.PE_6_0.SW0.out3
edge CGRA0.PE_6_0.SW0.in6 CGRA0.PE_6_0.SW0.out4
edge CGRA0.PE_6_0.SW0.in6 CGRA0.PE_6_0.SW0.out5
edge CGRA0.PE_6_0.SW0.in6 CGRA0.PE_6_0.SW0.out6
edge CGRA0.PE_6_0.SW0.in6 CGRA0.PE_6_0.SW0.out7
edge CGRA0.PE_6_0.SW0.in6 CGRA0.PE_6_0.SW0.out8
edge CGRA0.PE_6_0.SW0.out0 CGRA0.PE_6_0.out0
edge CGRA0.PE_6_0.SW0.out1 CGRA0.PE_6_0.out1
edge CGRA0.PE_6_0.SW0.out2 CGRA0.PE_6_0.out2
edge CGRA0.PE_6_0.SW0.out3 CGRA0.PE_6_0.out3
edge CGRA0.PE_6_0.SW0.out4 CGRA0.PE_6_0.FULLCONN_ALU0.in0
edge CGRA0.PE_6_0.SW0.out5 CGRA0.PE_6_0.FULLCONN_ALU0.in1
edge CGRA0.PE_6_0.SW0.out5 CGRA0.PE_6_0.REG0.in0
edge CGRA0.PE_6_0.SW0.out6 CGRA0.PE_6_0.FULLCONN_ALU0.in2
edge CGRA0.PE_6_0.SW0.out6 CGRA0.PE_6_0.REG0.in1
edge CGRA0.PE_6_0.SW0.out7 CGRA0.PE_6_0.REG0.in0
edge CGRA0.PE_6_0.SW0.out8 CGRA0.PE_6_0.REG0.in1
edge CGRA0.PE_6_0.FULLCONN_ALU0.in0 CGRA0.PE_6_0.FULLCONN_ALU0.out0
edge CGRA0.PE_6_0.FULLCONN_ALU0.in0 CGRA0.PE_6_0.FULLCONN_ALU0.out1
edge CGRA0.PE_6_0.FULLCONN_ALU0.in0 CGRA0.PE_6_0.FULLCONN_ALU0.out2
edge CGRA0.PE_6_0.FULLCONN_ALU0.in1 CGRA0.PE_6_0.FULLCONN_ALU0.out0
edge CGRA0.PE_6_0.FULLCONN_ALU0.in1 CGRA0.PE_6_0.FULLCONN_ALU0.out1
edge CGRA0.PE_6_0.FULLCONN_ALU0.in1 CGRA0.PE_6_0.FULLCONN_ALU0.out2
edge CGRA0.PE_6_0.FULLCONN_ALU0.in2 CGRA0.PE_6_0.FULLCONN_ALU0.out0
edge CGRA0.PE_6_0.FULLCONN_ALU0.in2 CGRA0.PE_6_0.FULLCONN_ALU0.out1
edge CGRA0.PE_6_0.FULLCONN_ALU0.in2 CGRA0.PE_6_0.FULLCONN_ALU0.out2
edge CGRA0.PE_6_0.FULLCONN_ALU0.in3 CGRA0.PE_6_0.FULLCONN_ALU0.out0
edge CGRA0.PE_6_0.FULLCONN_ALU0.in3 CGRA0.PE_6_0.FULLCONN_ALU0.out1
edge CGRA0.PE_6_0.FULLCONN_ALU0.in3 CGRA0.PE_6_0.FULLCONN_ALU0.out2
edge CGRA0.PE_6_0.FULLCONN_ALU0.out0 CGRA0.PE_6_0.ALU0.in0
edge CGRA0.PE_6_0.FULLCONN_ALU0.out1 CGRA0.PE_6_0.ALU0.in1
edge CGRA0.PE_6_0.FULLCONN_ALU0.out2 CGRA0.PE_6_0.ALU0.in2
edge CGRA0.PE_6_1.in0 CGRA0.PE_6_1.SW0.in0
edge CGRA0.PE_6_1.in1 CGRA0.PE_6_1.SW0.in1
edge CGRA0.PE_6_1.in2 CGRA0.PE_6_1.SW0.in2
edge CGRA0.PE_6_1.in3 CGRA0.PE_6_1.SW0.in3
edge CGRA0.PE_6_1.out0 CGRA0.PE_5_1.in0
edge CGRA0.PE_6_1.out0 CGRA0.mem_0.in24
edge CGRA0.PE_6_1.out0 CGRA0.mem_10.in24
edge CGRA0.PE_6_1.out1 CGRA0.PE_6_2.in1
edge CGRA0.PE_6_1.out1 CGRA0.mem_0.in25
edge CGRA0.PE_6_1.out1 CGRA0.mem_10.in25
edge CGRA0.PE_6_1.out2 CGRA0.PE_7_1.in2
edge CGRA0.PE_6_1.out2 CGRA0.mem_0.in26
edge CGRA0.PE_6_1.out2 CGRA0.mem_10.in26
edge CGRA0.PE_6_1.out3 CGRA0.PE_6_0.in3
edge CGRA0.PE_6_1.out3 CGRA0.mem_0.in27
edge CGRA0.PE_6_1.out3 CGRA0.mem_10.in27
edge CGRA0.PE_6_1.ALU0 CGRA0.PE_6_1.ALU0.out0
edge CGRA0.PE_6_1.ALU0.in0 CGRA0.PE_6_1.ALU0
edge CGRA0.PE_6_1.ALU0.in1 CGRA0.PE_6_1.ALU0
edge CGRA0.PE_6_1.ALU0.in2 CGRA0.PE_6_1.ALU0
edge CGRA0.PE_6_1.ALU0.out0 CGRA0.PE_6_1.SW0.in4
edge CGRA0.PE_6_1.CONST0 CGRA0.PE_6_1.CONST0.out0
edge CGRA0.PE_6_1.CONST0.in0 CGRA0.PE_6_1.CONST0
edge CGRA0.PE_6_1.CONST0.out0 CGRA0.PE_6_1.SW0.in5
edge CGRA0.PE_6_1.CONST0.out0 CGRA0.PE_6_1.FULLCONN_ALU0.in3
edge CGRA0.PE_6_1.REG0 CGRA0.PE_6_1.REG0.out0
edge CGRA0.PE_6_1.REG0.in0 CGRA0.PE_6_1.REG0
edge CGRA0.PE_6_1.REG0.in1 CGRA0.PE_6_1.REG0
edge CGRA0.PE_6_1.REG0.out0 CGRA0.PE_6_1.SW0.in5
edge CGRA0.PE_6_1.REG0.out0 CGRA0.PE_6_1.SW0.in6
edge CGRA0.PE_6_1.SW0.in0 CGRA0.PE_6_1.SW0.out0
edge CGRA0.PE_6_1.SW0.in0 CGRA0.PE_6_1.SW0.out1
edge CGRA0.PE_6_1.SW0.in0 CGRA0.PE_6_1.SW0.out2
edge CGRA0.PE_6_1.SW0.in0 CGRA0.PE_6_1.SW0.out3
edge CGRA0.PE_6_1.SW0.in0 CGRA0.PE_6_1.SW0.out4
edge CGRA0.PE_6_1.SW0.in0 CGRA0.PE_6_1.SW0.out5
edge CGRA0.PE_6_1.SW0.in0 CGRA0.PE_6_1.SW0.out6
edge CGRA0.PE_6_1.SW0.in0 CGRA0.PE_6_1.SW0.out7
edge CGRA0.PE_6_1.SW0.in0 CGRA0.PE_6_1.SW0.out8
edge CGRA0.PE_6_1.SW0.in0 CGRA0.PE_6_1.SW0.out0
edge CGRA0.PE_6_1.SW0.in0 CGRA0.PE_6_1.SW0.out1
edge CGRA0.PE_6_1.SW0.in0 CGRA0.PE_6_1.SW0.out2
edge CGRA0.PE_6_1.SW0.in0 CGRA0.PE_6_1.SW0.out3
edge CGRA0.PE_6_1.SW0.in1 CGRA0.PE_6_1.SW0.out0
edge CGRA0.PE_6_1.SW0.in1 CGRA0.PE_6_1.SW0.out1
edge CGRA0.PE_6_1.SW0.in1 CGRA0.PE_6_1.SW0.out2
edge CGRA0.PE_6_1.SW0.in1 CGRA0.PE_6_1.SW0.out3
edge CGRA0.PE_6_1.SW0.in1 CGRA0.PE_6_1.SW0.out4
edge CGRA0.PE_6_1.SW0.in1 CGRA0.PE_6_1.SW0.out5
edge CGRA0.PE_6_1.SW0.in1 CGRA0.PE_6_1.SW0.out6
edge CGRA0.PE_6_1.SW0.in1 CGRA0.PE_6_1.SW0.out7
edge CGRA0.PE_6_1.SW0.in1 CGRA0.PE_6_1.SW0.out8
edge CGRA0.PE_6_1.SW0.in1 CGRA0.PE_6_1.SW0.out0
edge CGRA0.PE_6_1.SW0.in1 CGRA0.PE_6_1.SW0.out1
edge CGRA0.PE_6_1.SW0.in1 CGRA0.PE_6_1.SW0.out2
edge CGRA0.PE_6_1.SW0.in1 CGRA0.PE_6_1.SW0.out3
edge CGRA0.PE_6_1.SW0.in2 CGRA0.PE_6_1.SW0.out0
edge CGRA0.PE_6_1.SW0.in2 CGRA0.PE_6_1.SW0.out1
edge CGRA0.PE_6_1.SW0.in2 CGRA0.PE_6_1.SW0.out2
edge CGRA0.PE_6_1.SW0.in2 CGRA0.PE_6_1.SW0.out3
edge CGRA0.PE_6_1.SW0.in2 CGRA0.PE_6_1.SW0.out4
edge CGRA0.PE_6_1.SW0.in2 CGRA0.PE_6_1.SW0.out5
edge CGRA0.PE_6_1.SW0.in2 CGRA0.PE_6_1.SW0.out6
edge CGRA0.PE_6_1.SW0.in2 CGRA0.PE_6_1.SW0.out7
edge CGRA0.PE_6_1.SW0.in2 CGRA0.PE_6_1.SW0.out8
edge CGRA0.PE_6_1.SW0.in2 CGRA0.PE_6_1.SW0.out0
edge CGRA0.PE_6_1.SW0.in2 CGRA0.PE_6_1.SW0.out1
edge CGRA0.PE_6_1.SW0.in2 CGRA0.PE_6_1.SW0.out2
edge CGRA0.PE_6_1.SW0.in2 CGRA0.PE_6_1.SW0.out3
edge CGRA0.PE_6_1.SW0.in3 CGRA0.PE_6_1.SW0.out0
edge CGRA0.PE_6_1.SW0.in3 CGRA0.PE_6_1.SW0.out1
edge CGRA0.PE_6_1.SW0.in3 CGRA0.PE_6_1.SW0.out2
edge CGRA0.PE_6_1.SW0.in3 CGRA0.PE_6_1.SW0.out3
edge CGRA0.PE_6_1.SW0.in3 CGRA0.PE_6_1.SW0.out4
edge CGRA0.PE_6_1.SW0.in3 CGRA0.PE_6_1.SW0.out5
edge CGRA0.PE_6_1.SW0.in3 CGRA0.PE_6_1.SW0.out6
edge CGRA0.PE_6_1.SW0.in3 CGRA0.PE_6_1.SW0.out7
edge CGRA0.PE_6_1.SW0.in3 CGRA0.PE_6_1.SW0.out8
edge CGRA0.PE_6_1.SW0.in3 CGRA0.PE_6_1.SW0.out0
edge CGRA0.PE_6_1.SW0.in3 CGRA0.PE_6_1.SW0.out1
edge CGRA0.PE_6_1.SW0.in3 CGRA0.PE_6_1.SW0.out2
edge CGRA0.PE_6_1.SW0.in3 CGRA0.PE_6_1.SW0.out3
edge CGRA0.PE_6_1.SW0.in4 CGRA0.PE_6_1.SW0.out0
edge CGRA0.PE_6_1.SW0.in4 CGRA0.PE_6_1.SW0.out1
edge CGRA0.PE_6_1.SW0.in4 CGRA0.PE_6_1.SW0.out2
edge CGRA0.PE_6_1.SW0.in4 CGRA0.PE_6_1.SW0.out3
edge CGRA0.PE_6_1.SW0.in4 CGRA0.PE_6_1.SW0.out4
edge CGRA0.PE_6_1.SW0.in4 CGRA0.PE_6_1.SW0.out5
edge CGRA0.PE_6_1.SW0.in4 CGRA0.PE_6_1.SW0.out6
edge CGRA0.PE_6_1.SW0.in4 CGRA0.PE_6_1.SW0.out7
edge CGRA0.PE_6_1.SW0.in4 CGRA0.PE_6_1.SW0.out8
edge CGRA0.PE_6_1.SW0.in5 CGRA0.PE_6_1.SW0.out0
edge CGRA0.PE_6_1.SW0.in5 CGRA0.PE_6_1.SW0.out1
edge CGRA0.PE_6_1.SW0.in5 CGRA0.PE_6_1.SW0.out2
edge CGRA0.PE_6_1.SW0.in5 CGRA0.PE_6_1.SW0.out3
edge CGRA0.PE_6_1.SW0.in5 CGRA0.PE_6_1.SW0.out4
edge CGRA0.PE_6_1.SW0.in5 CGRA0.PE_6_1.SW0.out5
edge CGRA0.PE_6_1.SW0.in5 CGRA0.PE_6_1.SW0.out6
edge CGRA0.PE_6_1.SW0.in5 CGRA0.PE_6_1.SW0.out7
edge CGRA0.PE_6_1.SW0.in5 CGRA0.PE_6_1.SW0.out8
edge CGRA0.PE_6_1.SW0.in6 CGRA0.PE_6_1.SW0.out0
edge CGRA0.PE_6_1.SW0.in6 CGRA0.PE_6_1.SW0.out1
edge CGRA0.PE_6_1.SW0.in6 CGRA0.PE_6_1.SW0.out2
edge CGRA0.PE_6_1.SW0.in6 CGRA0.PE_6_1.SW0.out3
edge CGRA0.PE_6_1.SW0.in6 CGRA0.PE_6_1.SW0.out4
edge CGRA0.PE_6_1.SW0.in6 CGRA0.PE_6_1.SW0.out5
edge CGRA0.PE_6_1.SW0.in6 CGRA0.PE_6_1.SW0.out6
edge CGRA0.PE_6_1.SW0.in6 CGRA0.PE_6_1.SW0.out7
edge CGRA0.PE_6_1.SW0.in6 CGRA0.PE_6_1.SW0.out8
edge CGRA0.PE_6_1.SW0.out0 CGRA0.PE_6_1.out0
edge CGRA0.PE_6_1.SW0.out1 CGRA0.PE_6_1.out1
edge CGRA0.PE_6_1.SW0.out2 CGRA0.PE_6_1.out2
edge CGRA0.PE_6_1.SW0.out3 CGRA0.PE_6_1.out3
edge CGRA0.PE_6_1.SW0.out4 CGRA0.PE_6_1.FULLCONN_ALU0.in0
edge CGRA0.PE_6_1.SW0.out5 CGRA0.PE_6_1.FULLCONN_ALU0.in1
edge CGRA0.PE_6_1.SW0.out5 CGRA0.PE_6_1.REG0.in0
edge CGRA0.PE_6_1.SW0.out6 CGRA0.PE_6_1.FULLCONN_ALU0.in2
edge CGRA0.PE_6_1.SW0.out6 CGRA0.PE_6_1.REG0.in1
edge CGRA0.PE_6_1.SW0.out7 CGRA0.PE_6_1.REG0.in0
edge CGRA0.PE_6_1.SW0.out8 CGRA0.PE_6_1.REG0.in1
edge CGRA0.PE_6_1.FULLCONN_ALU0.in0 CGRA0.PE_6_1.FULLCONN_ALU0.out0
edge CGRA0.PE_6_1.FULLCONN_ALU0.in0 CGRA0.PE_6_1.FULLCONN_ALU0.out1
edge CGRA0.PE_6_1.FULLCONN_ALU0.in0 CGRA0.PE_6_1.FULLCONN_ALU0.out2
edge CGRA0.PE_6_1.FULLCONN_ALU0.in1 CGRA0.PE_6_1.FULLCONN_ALU0.out0
edge CGRA0.PE_6_1.FULLCONN_ALU0.in1 CGRA0.PE_6_1.FULLCONN_ALU0.out1
edge CGRA0.PE_6_1.FULLCONN_ALU0.in1 CGRA0.PE_6_1.FULLCONN_ALU0.out2
edge CGRA0.PE_6_1.FULLCONN_ALU0.in2 CGRA0.PE_6_1.FULLCONN_ALU0.out0
edge CGRA0.PE_6_1.FULLCONN_ALU0.in2 CGRA0.PE_6_1.FULLCONN_ALU0.out1
edge CGRA0.PE_6_1.FULLCONN_ALU0.in2 CGRA0.PE_6_1.FULLCONN_ALU0.out2
edge CGRA0.PE_6_1.FULLCONN_ALU0.in3 CGRA0.PE_6_1.FULLCONN_ALU0.out0
edge CGRA0.PE_6_1.FULLCONN_ALU0.in3 CGRA0.PE_6_1.FULLCONN_ALU0.out1
edge CGRA0.PE_6_1.FULLCONN_ALU0.in3 CGRA0.PE_6_1.FULLCONN_ALU0.out2
edge CGRA0.PE_6_1.FULLCONN_ALU0.out0 CGRA0.PE_6_1.ALU0.in0
edge CGRA0.PE_6_1.FULLCONN_ALU0.out1 CGRA0.PE_6_1.ALU0.in1
edge CGRA0.PE_6_1.FULLCONN_ALU0.out2 CGRA0.PE_6_1.ALU0.in2
edge CGRA0.PE_6_2.in0 CGRA0.PE_6_2.SW0.in0
edge CGRA0.PE_6_2.in1 CGRA0.PE_6_2.SW0.in1
edge CGRA0.PE_6_2.in2 CGRA0.PE_6_2.SW0.in2
edge CGRA0.PE_6_2.in3 CGRA0.PE_6_2.SW0.in3
edge CGRA0.PE_6_2.out0 CGRA0.PE_5_2.in0
edge CGRA0.PE_6_2.out0 CGRA0.mem_0.in24
edge CGRA0.PE_6_2.out0 CGRA0.mem_10.in24
edge CGRA0.PE_6_2.out1 CGRA0.PE_6_3.in1
edge CGRA0.PE_6_2.out1 CGRA0.mem_0.in25
edge CGRA0.PE_6_2.out1 CGRA0.mem_10.in25
edge CGRA0.PE_6_2.out2 CGRA0.PE_7_2.in2
edge CGRA0.PE_6_2.out2 CGRA0.mem_0.in26
edge CGRA0.PE_6_2.out2 CGRA0.mem_10.in26
edge CGRA0.PE_6_2.out3 CGRA0.PE_6_1.in3
edge CGRA0.PE_6_2.out3 CGRA0.mem_0.in27
edge CGRA0.PE_6_2.out3 CGRA0.mem_10.in27
edge CGRA0.PE_6_2.ALU0 CGRA0.PE_6_2.ALU0.out0
edge CGRA0.PE_6_2.ALU0.in0 CGRA0.PE_6_2.ALU0
edge CGRA0.PE_6_2.ALU0.in1 CGRA0.PE_6_2.ALU0
edge CGRA0.PE_6_2.ALU0.in2 CGRA0.PE_6_2.ALU0
edge CGRA0.PE_6_2.ALU0.out0 CGRA0.PE_6_2.SW0.in4
edge CGRA0.PE_6_2.CONST0 CGRA0.PE_6_2.CONST0.out0
edge CGRA0.PE_6_2.CONST0.in0 CGRA0.PE_6_2.CONST0
edge CGRA0.PE_6_2.CONST0.out0 CGRA0.PE_6_2.SW0.in5
edge CGRA0.PE_6_2.CONST0.out0 CGRA0.PE_6_2.FULLCONN_ALU0.in3
edge CGRA0.PE_6_2.REG0 CGRA0.PE_6_2.REG0.out0
edge CGRA0.PE_6_2.REG0.in0 CGRA0.PE_6_2.REG0
edge CGRA0.PE_6_2.REG0.in1 CGRA0.PE_6_2.REG0
edge CGRA0.PE_6_2.REG0.out0 CGRA0.PE_6_2.SW0.in5
edge CGRA0.PE_6_2.REG0.out0 CGRA0.PE_6_2.SW0.in6
edge CGRA0.PE_6_2.SW0.in0 CGRA0.PE_6_2.SW0.out0
edge CGRA0.PE_6_2.SW0.in0 CGRA0.PE_6_2.SW0.out1
edge CGRA0.PE_6_2.SW0.in0 CGRA0.PE_6_2.SW0.out2
edge CGRA0.PE_6_2.SW0.in0 CGRA0.PE_6_2.SW0.out3
edge CGRA0.PE_6_2.SW0.in0 CGRA0.PE_6_2.SW0.out4
edge CGRA0.PE_6_2.SW0.in0 CGRA0.PE_6_2.SW0.out5
edge CGRA0.PE_6_2.SW0.in0 CGRA0.PE_6_2.SW0.out6
edge CGRA0.PE_6_2.SW0.in0 CGRA0.PE_6_2.SW0.out7
edge CGRA0.PE_6_2.SW0.in0 CGRA0.PE_6_2.SW0.out8
edge CGRA0.PE_6_2.SW0.in0 CGRA0.PE_6_2.SW0.out0
edge CGRA0.PE_6_2.SW0.in0 CGRA0.PE_6_2.SW0.out1
edge CGRA0.PE_6_2.SW0.in0 CGRA0.PE_6_2.SW0.out2
edge CGRA0.PE_6_2.SW0.in0 CGRA0.PE_6_2.SW0.out3
edge CGRA0.PE_6_2.SW0.in1 CGRA0.PE_6_2.SW0.out0
edge CGRA0.PE_6_2.SW0.in1 CGRA0.PE_6_2.SW0.out1
edge CGRA0.PE_6_2.SW0.in1 CGRA0.PE_6_2.SW0.out2
edge CGRA0.PE_6_2.SW0.in1 CGRA0.PE_6_2.SW0.out3
edge CGRA0.PE_6_2.SW0.in1 CGRA0.PE_6_2.SW0.out4
edge CGRA0.PE_6_2.SW0.in1 CGRA0.PE_6_2.SW0.out5
edge CGRA0.PE_6_2.SW0.in1 CGRA0.PE_6_2.SW0.out6
edge CGRA0.PE_6_2.SW0.in1 CGRA0.PE_6_2.SW0.out7
edge CGRA0.PE_6_2.SW0.in1 CGRA0.PE_6_2.SW0.out8
edge CGRA0.PE_6_2.SW0.in1 CGRA0.PE_6_2.SW0.out0
edge CGRA0.PE_6_2.SW0.in1 CGRA0.PE_6_2.SW0.out1
edge CGRA0.PE_6_2.SW0.in1 CGRA0.PE_6_2.SW0.out2
edge CGRA0.PE_6_2.SW0.in1 CGRA0.PE_6_2.SW0.out3
edge CGRA0.PE_6_2.SW0.in2 CGRA0.PE_6_2.SW0.out0
edge CGRA0.PE_6_2.SW0.in2 CGRA0.PE_6_2.SW0.out1
edge CGRA0.PE_6_2.SW0.in2 CGRA0.PE_6_2.SW0.out2
edge CGRA0.PE_6_2.SW0.in2 CGRA0.PE_6_2.SW0.out3
edge CGRA0.PE_6_2.SW0.in2 CGRA0.PE_6_2.SW0.out4
edge CGRA0.PE_6_2.SW0.in2 CGRA0.PE_6_2.SW0.out5
edge CGRA0.PE_6_2.SW0.in2 CGRA0.PE_6_2.SW0.out6
edge CGRA0.PE_6_2.SW0.in2 CGRA0.PE_6_2.SW0.out7
edge CGRA0.PE_6_2.SW0.in2 CGRA0.PE_6_2.SW0.out8
edge CGRA0.PE_6_2.SW0.in2 CGRA0.PE_6_2.SW0.out0
edge CGRA0.PE_6_2.SW0.in2 CGRA0.PE_6_2.SW0.out1
edge CGRA0.PE_6_2.SW0.in2 CGRA0.PE_6_2.SW0.out2
edge CGRA0.PE_6_2.SW0.in2 CGRA0.PE_6_2.SW0.out3
edge CGRA0.PE_6_2.SW0.in3 CGRA0.PE_6_2.SW0.out0
edge CGRA0.PE_6_2.SW0.in3 CGRA0.PE_6_2.SW0.out1
edge CGRA0.PE_6_2.SW0.in3 CGRA0.PE_6_2.SW0.out2
edge CGRA0.PE_6_2.SW0.in3 CGRA0.PE_6_2.SW0.out3
edge CGRA0.PE_6_2.SW0.in3 CGRA0.PE_6_2.SW0.out4
edge CGRA0.PE_6_2.SW0.in3 CGRA0.PE_6_2.SW0.out5
edge CGRA0.PE_6_2.SW0.in3 CGRA0.PE_6_2.SW0.out6
edge CGRA0.PE_6_2.SW0.in3 CGRA0.PE_6_2.SW0.out7
edge CGRA0.PE_6_2.SW0.in3 CGRA0.PE_6_2.SW0.out8
edge CGRA0.PE_6_2.SW0.in3 CGRA0.PE_6_2.SW0.out0
edge CGRA0.PE_6_2.SW0.in3 CGRA0.PE_6_2.SW0.out1
edge CGRA0.PE_6_2.SW0.in3 CGRA0.PE_6_2.SW0.out2
edge CGRA0.PE_6_2.SW0.in3 CGRA0.PE_6_2.SW0.out3
edge CGRA0.PE_6_2.SW0.in4 CGRA0.PE_6_2.SW0.out0
edge CGRA0.PE_6_2.SW0.in4 CGRA0.PE_6_2.SW0.out1
edge CGRA0.PE_6_2.SW0.in4 CGRA0.PE_6_2.SW0.out2
edge CGRA0.PE_6_2.SW0.in4 CGRA0.PE_6_2.SW0.out3
edge CGRA0.PE_6_2.SW0.in4 CGRA0.PE_6_2.SW0.out4
edge CGRA0.PE_6_2.SW0.in4 CGRA0.PE_6_2.SW0.out5
edge CGRA0.PE_6_2.SW0.in4 CGRA0.PE_6_2.SW0.out6
edge CGRA0.PE_6_2.SW0.in4 CGRA0.PE_6_2.SW0.out7
edge CGRA0.PE_6_2.SW0.in4 CGRA0.PE_6_2.SW0.out8
edge CGRA0.PE_6_2.SW0.in5 CGRA0.PE_6_2.SW0.out0
edge CGRA0.PE_6_2.SW0.in5 CGRA0.PE_6_2.SW0.out1
edge CGRA0.PE_6_2.SW0.in5 CGRA0.PE_6_2.SW0.out2
edge CGRA0.PE_6_2.SW0.in5 CGRA0.PE_6_2.SW0.out3
edge CGRA0.PE_6_2.SW0.in5 CGRA0.PE_6_2.SW0.out4
edge CGRA0.PE_6_2.SW0.in5 CGRA0.PE_6_2.SW0.out5
edge CGRA0.PE_6_2.SW0.in5 CGRA0.PE_6_2.SW0.out6
edge CGRA0.PE_6_2.SW0.in5 CGRA0.PE_6_2.SW0.out7
edge CGRA0.PE_6_2.SW0.in5 CGRA0.PE_6_2.SW0.out8
edge CGRA0.PE_6_2.SW0.in6 CGRA0.PE_6_2.SW0.out0
edge CGRA0.PE_6_2.SW0.in6 CGRA0.PE_6_2.SW0.out1
edge CGRA0.PE_6_2.SW0.in6 CGRA0.PE_6_2.SW0.out2
edge CGRA0.PE_6_2.SW0.in6 CGRA0.PE_6_2.SW0.out3
edge CGRA0.PE_6_2.SW0.in6 CGRA0.PE_6_2.SW0.out4
edge CGRA0.PE_6_2.SW0.in6 CGRA0.PE_6_2.SW0.out5
edge CGRA0.PE_6_2.SW0.in6 CGRA0.PE_6_2.SW0.out6
edge CGRA0.PE_6_2.SW0.in6 CGRA0.PE_6_2.SW0.out7
edge CGRA0.PE_6_2.SW0.in6 CGRA0.PE_6_2.SW0.out8
edge CGRA0.PE_6_2.SW0.out0 CGRA0.PE_6_2.out0
edge CGRA0.PE_6_2.SW0.out1 CGRA0.PE_6_2.out1
edge CGRA0.PE_6_2.SW0.out2 CGRA0.PE_6_2.out2
edge CGRA0.PE_6_2.SW0.out3 CGRA0.PE_6_2.out3
edge CGRA0.PE_6_2.SW0.out4 CGRA0.PE_6_2.FULLCONN_ALU0.in0
edge CGRA0.PE_6_2.SW0.out5 CGRA0.PE_6_2.FULLCONN_ALU0.in1
edge CGRA0.PE_6_2.SW0.out5 CGRA0.PE_6_2.REG0.in0
edge CGRA0.PE_6_2.SW0.out6 CGRA0.PE_6_2.FULLCONN_ALU0.in2
edge CGRA0.PE_6_2.SW0.out6 CGRA0.PE_6_2.REG0.in1
edge CGRA0.PE_6_2.SW0.out7 CGRA0.PE_6_2.REG0.in0
edge CGRA0.PE_6_2.SW0.out8 CGRA0.PE_6_2.REG0.in1
edge CGRA0.PE_6_2.FULLCONN_ALU0.in0 CGRA0.PE_6_2.FULLCONN_ALU0.out0
edge CGRA0.PE_6_2.FULLCONN_ALU0.in0 CGRA0.PE_6_2.FULLCONN_ALU0.out1
edge CGRA0.PE_6_2.FULLCONN_ALU0.in0 CGRA0.PE_6_2.FULLCONN_ALU0.out2
edge CGRA0.PE_6_2.FULLCONN_ALU0.in1 CGRA0.PE_6_2.FULLCONN_ALU0.out0
edge CGRA0.PE_6_2.FULLCONN_ALU0.in1 CGRA0.PE_6_2.FULLCONN_ALU0.out1
edge CGRA0.PE_6_2.FULLCONN_ALU0.in1 CGRA0.PE_6_2.FULLCONN_ALU0.out2
edge CGRA0.PE_6_2.FULLCONN_ALU0.in2 CGRA0.PE_6_2.FULLCONN_ALU0.out0
edge CGRA0.PE_6_2.FULLCONN_ALU0.in2 CGRA0.PE_6_2.FULLCONN_ALU0.out1
edge CGRA0.PE_6_2.FULLCONN_ALU0.in2 CGRA0.PE_6_2.FULLCONN_ALU0.out2
edge CGRA0.PE_6_2.FULLCONN_ALU0.in3 CGRA0.PE_6_2.FULLCONN_ALU0.out0
edge CGRA0.PE_6_2.FULLCONN_ALU0.in3 CGRA0.PE_6_2.FULLCONN_ALU0.out1
edge CGRA0.PE_6_2.FULLCONN_ALU0.in3 CGRA0.PE_6_2.FULLCONN_ALU0.out2
edge CGRA0.PE_6_2.FULLCONN_ALU0.out0 CGRA0.PE_6_2.ALU0.in0
edge CGRA0.PE_6_2.FULLCONN_ALU0.out1 CGRA0.PE_6_2.ALU0.in1
edge CGRA0.PE_6_2.FULLCONN_ALU0.out2 CGRA0.PE_6_2.ALU0.in2
edge CGRA0.PE_6_3.in0 CGRA0.PE_6_3.SW0.in0
edge CGRA0.PE_6_3.in1 CGRA0.PE_6_3.SW0.in1
edge CGRA0.PE_6_3.in2 CGRA0.PE_6_3.SW0.in2
edge CGRA0.PE_6_3.in3 CGRA0.PE_6_3.SW0.in3
edge CGRA0.PE_6_3.out0 CGRA0.PE_5_3.in0
edge CGRA0.PE_6_3.out0 CGRA0.mem_0.in24
edge CGRA0.PE_6_3.out0 CGRA0.mem_10.in24
edge CGRA0.PE_6_3.out1 CGRA0.PE_6_4.in1
edge CGRA0.PE_6_3.out1 CGRA0.mem_0.in25
edge CGRA0.PE_6_3.out1 CGRA0.mem_10.in25
edge CGRA0.PE_6_3.out2 CGRA0.PE_7_3.in2
edge CGRA0.PE_6_3.out2 CGRA0.mem_0.in26
edge CGRA0.PE_6_3.out2 CGRA0.mem_10.in26
edge CGRA0.PE_6_3.out3 CGRA0.PE_6_2.in3
edge CGRA0.PE_6_3.out3 CGRA0.mem_0.in27
edge CGRA0.PE_6_3.out3 CGRA0.mem_10.in27
edge CGRA0.PE_6_3.ALU0 CGRA0.PE_6_3.ALU0.out0
edge CGRA0.PE_6_3.ALU0.in0 CGRA0.PE_6_3.ALU0
edge CGRA0.PE_6_3.ALU0.in1 CGRA0.PE_6_3.ALU0
edge CGRA0.PE_6_3.ALU0.in2 CGRA0.PE_6_3.ALU0
edge CGRA0.PE_6_3.ALU0.out0 CGRA0.PE_6_3.SW0.in4
edge CGRA0.PE_6_3.CONST0 CGRA0.PE_6_3.CONST0.out0
edge CGRA0.PE_6_3.CONST0.in0 CGRA0.PE_6_3.CONST0
edge CGRA0.PE_6_3.CONST0.out0 CGRA0.PE_6_3.SW0.in5
edge CGRA0.PE_6_3.CONST0.out0 CGRA0.PE_6_3.FULLCONN_ALU0.in3
edge CGRA0.PE_6_3.REG0 CGRA0.PE_6_3.REG0.out0
edge CGRA0.PE_6_3.REG0.in0 CGRA0.PE_6_3.REG0
edge CGRA0.PE_6_3.REG0.in1 CGRA0.PE_6_3.REG0
edge CGRA0.PE_6_3.REG0.out0 CGRA0.PE_6_3.SW0.in5
edge CGRA0.PE_6_3.REG0.out0 CGRA0.PE_6_3.SW0.in6
edge CGRA0.PE_6_3.SW0.in0 CGRA0.PE_6_3.SW0.out0
edge CGRA0.PE_6_3.SW0.in0 CGRA0.PE_6_3.SW0.out1
edge CGRA0.PE_6_3.SW0.in0 CGRA0.PE_6_3.SW0.out2
edge CGRA0.PE_6_3.SW0.in0 CGRA0.PE_6_3.SW0.out3
edge CGRA0.PE_6_3.SW0.in0 CGRA0.PE_6_3.SW0.out4
edge CGRA0.PE_6_3.SW0.in0 CGRA0.PE_6_3.SW0.out5
edge CGRA0.PE_6_3.SW0.in0 CGRA0.PE_6_3.SW0.out6
edge CGRA0.PE_6_3.SW0.in0 CGRA0.PE_6_3.SW0.out7
edge CGRA0.PE_6_3.SW0.in0 CGRA0.PE_6_3.SW0.out8
edge CGRA0.PE_6_3.SW0.in0 CGRA0.PE_6_3.SW0.out0
edge CGRA0.PE_6_3.SW0.in0 CGRA0.PE_6_3.SW0.out1
edge CGRA0.PE_6_3.SW0.in0 CGRA0.PE_6_3.SW0.out2
edge CGRA0.PE_6_3.SW0.in0 CGRA0.PE_6_3.SW0.out3
edge CGRA0.PE_6_3.SW0.in1 CGRA0.PE_6_3.SW0.out0
edge CGRA0.PE_6_3.SW0.in1 CGRA0.PE_6_3.SW0.out1
edge CGRA0.PE_6_3.SW0.in1 CGRA0.PE_6_3.SW0.out2
edge CGRA0.PE_6_3.SW0.in1 CGRA0.PE_6_3.SW0.out3
edge CGRA0.PE_6_3.SW0.in1 CGRA0.PE_6_3.SW0.out4
edge CGRA0.PE_6_3.SW0.in1 CGRA0.PE_6_3.SW0.out5
edge CGRA0.PE_6_3.SW0.in1 CGRA0.PE_6_3.SW0.out6
edge CGRA0.PE_6_3.SW0.in1 CGRA0.PE_6_3.SW0.out7
edge CGRA0.PE_6_3.SW0.in1 CGRA0.PE_6_3.SW0.out8
edge CGRA0.PE_6_3.SW0.in1 CGRA0.PE_6_3.SW0.out0
edge CGRA0.PE_6_3.SW0.in1 CGRA0.PE_6_3.SW0.out1
edge CGRA0.PE_6_3.SW0.in1 CGRA0.PE_6_3.SW0.out2
edge CGRA0.PE_6_3.SW0.in1 CGRA0.PE_6_3.SW0.out3
edge CGRA0.PE_6_3.SW0.in2 CGRA0.PE_6_3.SW0.out0
edge CGRA0.PE_6_3.SW0.in2 CGRA0.PE_6_3.SW0.out1
edge CGRA0.PE_6_3.SW0.in2 CGRA0.PE_6_3.SW0.out2
edge CGRA0.PE_6_3.SW0.in2 CGRA0.PE_6_3.SW0.out3
edge CGRA0.PE_6_3.SW0.in2 CGRA0.PE_6_3.SW0.out4
edge CGRA0.PE_6_3.SW0.in2 CGRA0.PE_6_3.SW0.out5
edge CGRA0.PE_6_3.SW0.in2 CGRA0.PE_6_3.SW0.out6
edge CGRA0.PE_6_3.SW0.in2 CGRA0.PE_6_3.SW0.out7
edge CGRA0.PE_6_3.SW0.in2 CGRA0.PE_6_3.SW0.out8
edge CGRA0.PE_6_3.SW0.in2 CGRA0.PE_6_3.SW0.out0
edge CGRA0.PE_6_3.SW0.in2 CGRA0.PE_6_3.SW0.out1
edge CGRA0.PE_6_3.SW0.in2 CGRA0.PE_6_3.SW0.out2
edge CGRA0.PE_6_3.SW0.in2 CGRA0.PE_6_3.SW0.out3
edge CGRA0.PE_6_3.SW0.in3 CGRA0.PE_6_3.SW0.out0
edge CGRA0.PE_6_3.SW0.in3 CGRA0.PE_6_3.SW0.out1
edge CGRA0.PE_6_3.SW0.in3 CGRA0.PE_6_3.SW0.out2
edge CGRA0.PE_6_3.SW0.in3 CGRA0.PE_6_3.SW0.out3
edge CGRA0.PE_6_3.SW0.in3 CGRA0.PE_6_3.SW0.out4
edge CGRA0.PE_6_3.SW0.in3 CGRA0.PE_6_3.SW0.out5
edge CGRA0.PE_6_3.SW0.in3 CGRA0.PE_6_3.SW0.out6
edge CGRA0.PE_6_3.SW0.in3 CGRA0.PE_6_3.SW0.out7
edge CGRA0.PE_6_3.SW0.in3 CGRA0.PE_6_3.SW0.out8
edge CGRA0.PE_6_3.SW0.in3 CGRA0.PE_6_3.SW0.out0
edge CGRA0.PE_6_3.SW0.in3 CGRA0.PE_6_3.SW0.out1
edge CGRA0.PE_6_3.SW0.in3 CGRA0.PE_6_3.SW0.out2
edge CGRA0.PE_6_3.SW0.in3 CGRA0.PE_6_3.SW0.out3
edge CGRA0.PE_6_3.SW0.in4 CGRA0.PE_6_3.SW0.out0
edge CGRA0.PE_6_3.SW0.in4 CGRA0.PE_6_3.SW0.out1
edge CGRA0.PE_6_3.SW0.in4 CGRA0.PE_6_3.SW0.out2
edge CGRA0.PE_6_3.SW0.in4 CGRA0.PE_6_3.SW0.out3
edge CGRA0.PE_6_3.SW0.in4 CGRA0.PE_6_3.SW0.out4
edge CGRA0.PE_6_3.SW0.in4 CGRA0.PE_6_3.SW0.out5
edge CGRA0.PE_6_3.SW0.in4 CGRA0.PE_6_3.SW0.out6
edge CGRA0.PE_6_3.SW0.in4 CGRA0.PE_6_3.SW0.out7
edge CGRA0.PE_6_3.SW0.in4 CGRA0.PE_6_3.SW0.out8
edge CGRA0.PE_6_3.SW0.in5 CGRA0.PE_6_3.SW0.out0
edge CGRA0.PE_6_3.SW0.in5 CGRA0.PE_6_3.SW0.out1
edge CGRA0.PE_6_3.SW0.in5 CGRA0.PE_6_3.SW0.out2
edge CGRA0.PE_6_3.SW0.in5 CGRA0.PE_6_3.SW0.out3
edge CGRA0.PE_6_3.SW0.in5 CGRA0.PE_6_3.SW0.out4
edge CGRA0.PE_6_3.SW0.in5 CGRA0.PE_6_3.SW0.out5
edge CGRA0.PE_6_3.SW0.in5 CGRA0.PE_6_3.SW0.out6
edge CGRA0.PE_6_3.SW0.in5 CGRA0.PE_6_3.SW0.out7
edge CGRA0.PE_6_3.SW0.in5 CGRA0.PE_6_3.SW0.out8
edge CGRA0.PE_6_3.SW0.in6 CGRA0.PE_6_3.SW0.out0
edge CGRA0.PE_6_3.SW0.in6 CGRA0.PE_6_3.SW0.out1
edge CGRA0.PE_6_3.SW0.in6 CGRA0.PE_6_3.SW0.out2
edge CGRA0.PE_6_3.SW0.in6 CGRA0.PE_6_3.SW0.out3
edge CGRA0.PE_6_3.SW0.in6 CGRA0.PE_6_3.SW0.out4
edge CGRA0.PE_6_3.SW0.in6 CGRA0.PE_6_3.SW0.out5
edge CGRA0.PE_6_3.SW0.in6 CGRA0.PE_6_3.SW0.out6
edge CGRA0.PE_6_3.SW0.in6 CGRA0.PE_6_3.SW0.out7
edge CGRA0.PE_6_3.SW0.in6 CGRA0.PE_6_3.SW0.out8
edge CGRA0.PE_6_3.SW0.out0 CGRA0.PE_6_3.out0
edge CGRA0.PE_6_3.SW0.out1 CGRA0.PE_6_3.out1
edge CGRA0.PE_6_3.SW0.out2 CGRA0.PE_6_3.out2
edge CGRA0.PE_6_3.SW0.out3 CGRA0.PE_6_3.out3
edge CGRA0.PE_6_3.SW0.out4 CGRA0.PE_6_3.FULLCONN_ALU0.in0
edge CGRA0.PE_6_3.SW0.out5 CGRA0.PE_6_3.FULLCONN_ALU0.in1
edge CGRA0.PE_6_3.SW0.out5 CGRA0.PE_6_3.REG0.in0
edge CGRA0.PE_6_3.SW0.out6 CGRA0.PE_6_3.FULLCONN_ALU0.in2
edge CGRA0.PE_6_3.SW0.out6 CGRA0.PE_6_3.REG0.in1
edge CGRA0.PE_6_3.SW0.out7 CGRA0.PE_6_3.REG0.in0
edge CGRA0.PE_6_3.SW0.out8 CGRA0.PE_6_3.REG0.in1
edge CGRA0.PE_6_3.FULLCONN_ALU0.in0 CGRA0.PE_6_3.FULLCONN_ALU0.out0
edge CGRA0.PE_6_3.FULLCONN_ALU0.in0 CGRA0.PE_6_3.FULLCONN_ALU0.out1
edge CGRA0.PE_6_3.FULLCONN_ALU0.in0 CGRA0.PE_6_3.FULLCONN_ALU0.out2
edge CGRA0.PE_6_3.FULLCONN_ALU0.in1 CGRA0.PE_6_3.FULLCONN_ALU0.out0
edge CGRA0.PE_6_3.FULLCONN_ALU0.in1 CGRA0.PE_6_3.FULLCONN_ALU0.out1
edge CGRA0.PE_6_3.FULLCONN_ALU0.in1 CGRA0.PE_6_3.FULLCONN_ALU0.out2
edge CGRA0.PE_6_3.FULLCONN_ALU0.in2 CGRA0.PE_6_3.FULLCONN_ALU0.out0
edge CGRA0.PE_6_3.FULLCONN_ALU0.in2 CGRA0.PE_6_3.FULLCONN_ALU0.out1
edge CGRA0.PE_6_3.FULLCONN_ALU0.in2 CGRA0.PE_6_3.FULLCONN_ALU0.out2
edge CGRA0.PE_6_3.FULLCONN_ALU0.in3 CGRA0.PE_6_3.FULLCONN_ALU0.out0
edge CGRA0.PE_6_3.FULLCONN_ALU0.in3 CGRA0.PE_6_3.FULLCONN_ALU0.out1
edge CGRA0.PE_6_3.FULLCONN_ALU0.in3 CGRA0.PE_6_3.FULLCONN_ALU0.out2
edge CGRA0.PE_6_3.FULLCONN_ALU0.out0 CGRA0.PE_6_3.ALU0.in0
edge CGRA0.PE_6_3.FULLCONN_ALU0.out1 CGRA0.PE_6_3.ALU0.in1
edge CGRA0.PE_6_3.FULLCONN_ALU0.out2 CGRA0.PE_6_3.ALU0.in2
edge CGRA0.PE_6_4.in0 CGRA0.PE_6_4.SW0.in0
edge CGRA0.PE_6_4.in1 CGRA0.PE_6_4.SW0.in1
edge CGRA0.PE_6_4.in2 CGRA0.PE_6_4.SW0.in2
edge CGRA0.PE_6_4.in3 CGRA0.PE_6_4.SW0.in3
edge CGRA0.PE_6_4.out0 CGRA0.PE_5_4.in0
edge CGRA0.PE_6_4.out0 CGRA0.mem_0.in24
edge CGRA0.PE_6_4.out0 CGRA0.mem_10.in24
edge CGRA0.PE_6_4.out1 CGRA0.PE_6_5.in1
edge CGRA0.PE_6_4.out1 CGRA0.mem_0.in25
edge CGRA0.PE_6_4.out1 CGRA0.mem_10.in25
edge CGRA0.PE_6_4.out2 CGRA0.PE_7_4.in2
edge CGRA0.PE_6_4.out2 CGRA0.mem_0.in26
edge CGRA0.PE_6_4.out2 CGRA0.mem_10.in26
edge CGRA0.PE_6_4.out3 CGRA0.PE_6_3.in3
edge CGRA0.PE_6_4.out3 CGRA0.mem_0.in27
edge CGRA0.PE_6_4.out3 CGRA0.mem_10.in27
edge CGRA0.PE_6_4.ALU0 CGRA0.PE_6_4.ALU0.out0
edge CGRA0.PE_6_4.ALU0.in0 CGRA0.PE_6_4.ALU0
edge CGRA0.PE_6_4.ALU0.in1 CGRA0.PE_6_4.ALU0
edge CGRA0.PE_6_4.ALU0.in2 CGRA0.PE_6_4.ALU0
edge CGRA0.PE_6_4.ALU0.out0 CGRA0.PE_6_4.SW0.in4
edge CGRA0.PE_6_4.CONST0 CGRA0.PE_6_4.CONST0.out0
edge CGRA0.PE_6_4.CONST0.in0 CGRA0.PE_6_4.CONST0
edge CGRA0.PE_6_4.CONST0.out0 CGRA0.PE_6_4.SW0.in5
edge CGRA0.PE_6_4.CONST0.out0 CGRA0.PE_6_4.FULLCONN_ALU0.in3
edge CGRA0.PE_6_4.REG0 CGRA0.PE_6_4.REG0.out0
edge CGRA0.PE_6_4.REG0.in0 CGRA0.PE_6_4.REG0
edge CGRA0.PE_6_4.REG0.in1 CGRA0.PE_6_4.REG0
edge CGRA0.PE_6_4.REG0.out0 CGRA0.PE_6_4.SW0.in5
edge CGRA0.PE_6_4.REG0.out0 CGRA0.PE_6_4.SW0.in6
edge CGRA0.PE_6_4.SW0.in0 CGRA0.PE_6_4.SW0.out0
edge CGRA0.PE_6_4.SW0.in0 CGRA0.PE_6_4.SW0.out1
edge CGRA0.PE_6_4.SW0.in0 CGRA0.PE_6_4.SW0.out2
edge CGRA0.PE_6_4.SW0.in0 CGRA0.PE_6_4.SW0.out3
edge CGRA0.PE_6_4.SW0.in0 CGRA0.PE_6_4.SW0.out4
edge CGRA0.PE_6_4.SW0.in0 CGRA0.PE_6_4.SW0.out5
edge CGRA0.PE_6_4.SW0.in0 CGRA0.PE_6_4.SW0.out6
edge CGRA0.PE_6_4.SW0.in0 CGRA0.PE_6_4.SW0.out7
edge CGRA0.PE_6_4.SW0.in0 CGRA0.PE_6_4.SW0.out8
edge CGRA0.PE_6_4.SW0.in0 CGRA0.PE_6_4.SW0.out0
edge CGRA0.PE_6_4.SW0.in0 CGRA0.PE_6_4.SW0.out1
edge CGRA0.PE_6_4.SW0.in0 CGRA0.PE_6_4.SW0.out2
edge CGRA0.PE_6_4.SW0.in0 CGRA0.PE_6_4.SW0.out3
edge CGRA0.PE_6_4.SW0.in1 CGRA0.PE_6_4.SW0.out0
edge CGRA0.PE_6_4.SW0.in1 CGRA0.PE_6_4.SW0.out1
edge CGRA0.PE_6_4.SW0.in1 CGRA0.PE_6_4.SW0.out2
edge CGRA0.PE_6_4.SW0.in1 CGRA0.PE_6_4.SW0.out3
edge CGRA0.PE_6_4.SW0.in1 CGRA0.PE_6_4.SW0.out4
edge CGRA0.PE_6_4.SW0.in1 CGRA0.PE_6_4.SW0.out5
edge CGRA0.PE_6_4.SW0.in1 CGRA0.PE_6_4.SW0.out6
edge CGRA0.PE_6_4.SW0.in1 CGRA0.PE_6_4.SW0.out7
edge CGRA0.PE_6_4.SW0.in1 CGRA0.PE_6_4.SW0.out8
edge CGRA0.PE_6_4.SW0.in1 CGRA0.PE_6_4.SW0.out0
edge CGRA0.PE_6_4.SW0.in1 CGRA0.PE_6_4.SW0.out1
edge CGRA0.PE_6_4.SW0.in1 CGRA0.PE_6_4.SW0.out2
edge CGRA0.PE_6_4.SW0.in1 CGRA0.PE_6_4.SW0.out3
edge CGRA0.PE_6_4.SW0.in2 CGRA0.PE_6_4.SW0.out0
edge CGRA0.PE_6_4.SW0.in2 CGRA0.PE_6_4.SW0.out1
edge CGRA0.PE_6_4.SW0.in2 CGRA0.PE_6_4.SW0.out2
edge CGRA0.PE_6_4.SW0.in2 CGRA0.PE_6_4.SW0.out3
edge CGRA0.PE_6_4.SW0.in2 CGRA0.PE_6_4.SW0.out4
edge CGRA0.PE_6_4.SW0.in2 CGRA0.PE_6_4.SW0.out5
edge CGRA0.PE_6_4.SW0.in2 CGRA0.PE_6_4.SW0.out6
edge CGRA0.PE_6_4.SW0.in2 CGRA0.PE_6_4.SW0.out7
edge CGRA0.PE_6_4.SW0.in2 CGRA0.PE_6_4.SW0.out8
edge CGRA0.PE_6_4.SW0.in2 CGRA0.PE_6_4.SW0.out0
edge CGRA0.PE_6_4.SW0.in2 CGRA0.PE_6_4.SW0.out1
edge CGRA0.PE_6_4.SW0.in2 CGRA0.PE_6_4.SW0.out2
edge CGRA0.PE_6_4.SW0.in2 CGRA0.PE_6_4.SW0.out3
edge CGRA0.PE_6_4.SW0.in3 CGRA0.PE_6_4.SW0.out0
edge CGRA0.PE_6_4.SW0.in3 CGRA0.PE_6_4.SW0.out1
edge CGRA0.PE_6_4.SW0.in3 CGRA0.PE_6_4.SW0.out2
edge CGRA0.PE_6_4.SW0.in3 CGRA0.PE_6_4.SW0.out3
edge CGRA0.PE_6_4.SW0.in3 CGRA0.PE_6_4.SW0.out4
edge CGRA0.PE_6_4.SW0.in3 CGRA0.PE_6_4.SW0.out5
edge CGRA0.PE_6_4.SW0.in3 CGRA0.PE_6_4.SW0.out6
edge CGRA0.PE_6_4.SW0.in3 CGRA0.PE_6_4.SW0.out7
edge CGRA0.PE_6_4.SW0.in3 CGRA0.PE_6_4.SW0.out8
edge CGRA0.PE_6_4.SW0.in3 CGRA0.PE_6_4.SW0.out0
edge CGRA0.PE_6_4.SW0.in3 CGRA0.PE_6_4.SW0.out1
edge CGRA0.PE_6_4.SW0.in3 CGRA0.PE_6_4.SW0.out2
edge CGRA0.PE_6_4.SW0.in3 CGRA0.PE_6_4.SW0.out3
edge CGRA0.PE_6_4.SW0.in4 CGRA0.PE_6_4.SW0.out0
edge CGRA0.PE_6_4.SW0.in4 CGRA0.PE_6_4.SW0.out1
edge CGRA0.PE_6_4.SW0.in4 CGRA0.PE_6_4.SW0.out2
edge CGRA0.PE_6_4.SW0.in4 CGRA0.PE_6_4.SW0.out3
edge CGRA0.PE_6_4.SW0.in4 CGRA0.PE_6_4.SW0.out4
edge CGRA0.PE_6_4.SW0.in4 CGRA0.PE_6_4.SW0.out5
edge CGRA0.PE_6_4.SW0.in4 CGRA0.PE_6_4.SW0.out6
edge CGRA0.PE_6_4.SW0.in4 CGRA0.PE_6_4.SW0.out7
edge CGRA0.PE_6_4.SW0.in4 CGRA0.PE_6_4.SW0.out8
edge CGRA0.PE_6_4.SW0.in5 CGRA0.PE_6_4.SW0.out0
edge CGRA0.PE_6_4.SW0.in5 CGRA0.PE_6_4.SW0.out1
edge CGRA0.PE_6_4.SW0.in5 CGRA0.PE_6_4.SW0.out2
edge CGRA0.PE_6_4.SW0.in5 CGRA0.PE_6_4.SW0.out3
edge CGRA0.PE_6_4.SW0.in5 CGRA0.PE_6_4.SW0.out4
edge CGRA0.PE_6_4.SW0.in5 CGRA0.PE_6_4.SW0.out5
edge CGRA0.PE_6_4.SW0.in5 CGRA0.PE_6_4.SW0.out6
edge CGRA0.PE_6_4.SW0.in5 CGRA0.PE_6_4.SW0.out7
edge CGRA0.PE_6_4.SW0.in5 CGRA0.PE_6_4.SW0.out8
edge CGRA0.PE_6_4.SW0.in6 CGRA0.PE_6_4.SW0.out0
edge CGRA0.PE_6_4.SW0.in6 CGRA0.PE_6_4.SW0.out1
edge CGRA0.PE_6_4.SW0.in6 CGRA0.PE_6_4.SW0.out2
edge CGRA0.PE_6_4.SW0.in6 CGRA0.PE_6_4.SW0.out3
edge CGRA0.PE_6_4.SW0.in6 CGRA0.PE_6_4.SW0.out4
edge CGRA0.PE_6_4.SW0.in6 CGRA0.PE_6_4.SW0.out5
edge CGRA0.PE_6_4.SW0.in6 CGRA0.PE_6_4.SW0.out6
edge CGRA0.PE_6_4.SW0.in6 CGRA0.PE_6_4.SW0.out7
edge CGRA0.PE_6_4.SW0.in6 CGRA0.PE_6_4.SW0.out8
edge CGRA0.PE_6_4.SW0.out0 CGRA0.PE_6_4.out0
edge CGRA0.PE_6_4.SW0.out1 CGRA0.PE_6_4.out1
edge CGRA0.PE_6_4.SW0.out2 CGRA0.PE_6_4.out2
edge CGRA0.PE_6_4.SW0.out3 CGRA0.PE_6_4.out3
edge CGRA0.PE_6_4.SW0.out4 CGRA0.PE_6_4.FULLCONN_ALU0.in0
edge CGRA0.PE_6_4.SW0.out5 CGRA0.PE_6_4.FULLCONN_ALU0.in1
edge CGRA0.PE_6_4.SW0.out5 CGRA0.PE_6_4.REG0.in0
edge CGRA0.PE_6_4.SW0.out6 CGRA0.PE_6_4.FULLCONN_ALU0.in2
edge CGRA0.PE_6_4.SW0.out6 CGRA0.PE_6_4.REG0.in1
edge CGRA0.PE_6_4.SW0.out7 CGRA0.PE_6_4.REG0.in0
edge CGRA0.PE_6_4.SW0.out8 CGRA0.PE_6_4.REG0.in1
edge CGRA0.PE_6_4.FULLCONN_ALU0.in0 CGRA0.PE_6_4.FULLCONN_ALU0.out0
edge CGRA0.PE_6_4.FULLCONN_ALU0.in0 CGRA0.PE_6_4.FULLCONN_ALU0.out1
edge CGRA0.PE_6_4.FULLCONN_ALU0.in0 CGRA0.PE_6_4.FULLCONN_ALU0.out2
edge CGRA0.PE_6_4.FULLCONN_ALU0.in1 CGRA0.PE_6_4.FULLCONN_ALU0.out0
edge CGRA0.PE_6_4.FULLCONN_ALU0.in1 CGRA0.PE_6_4.FULLCONN_ALU0.out1
edge CGRA0.PE_6_4.FULLCONN_ALU0.in1 CGRA0.PE_6_4.FULLCONN_ALU0.out2
edge CGRA0.PE_6_4.FULLCONN_ALU0.in2 CGRA0.PE_6_4.FULLCONN_ALU0.out0
edge CGRA0.PE_6_4.FULLCONN_ALU0.in2 CGRA0.PE_6_4.FULLCONN_ALU0.out1
edge CGRA0.PE_6_4.FULLCONN_ALU0.in2 CGRA0.PE_6_4.FULLCONN_ALU0.out2
edge CGRA0.PE_6_4.FULLCONN_ALU0.in3 CGRA0.PE_6_4.FULLCONN_ALU0.out0
edge CGRA0.PE_6_4.FULLCONN_ALU0.in3 CGRA0.PE_6_4.FULLCONN_ALU0.out1
edge CGRA0.PE_6_4.FULLCONN_ALU0.in3 CGRA0.PE_6_4.FULLCONN_ALU0.out2
edge CGRA0.PE_6_4.FULLCONN_ALU0.out0 CGRA0.PE_6_4.ALU0.in0
edge CGRA0.PE_6_4.FULLCONN_ALU0.out1 CGRA0.PE_6_4.ALU0.in1
edge CGRA0.PE_6_4.FULLCONN_ALU0.out2 CGRA0.PE_6_4.ALU0.in2
edge CGRA0.PE_6_5.in0 CGRA0.PE_6_5.SW0.in0
edge CGRA0.PE_6_5.in1 CGRA0.PE_6_5.SW0.in1
edge CGRA0.PE_6_5.in2 CGRA0.PE_6_5.SW0.in2
edge CGRA0.PE_6_5.in3 CGRA0.PE_6_5.SW0.in3
edge CGRA0.PE_6_5.out0 CGRA0.PE_5_5.in0
edge CGRA0.PE_6_5.out0 CGRA0.mem_0.in24
edge CGRA0.PE_6_5.out0 CGRA0.mem_10.in24
edge CGRA0.PE_6_5.out1 CGRA0.PE_6_6.in1
edge CGRA0.PE_6_5.out1 CGRA0.mem_0.in25
edge CGRA0.PE_6_5.out1 CGRA0.mem_10.in25
edge CGRA0.PE_6_5.out2 CGRA0.PE_7_5.in2
edge CGRA0.PE_6_5.out2 CGRA0.mem_0.in26
edge CGRA0.PE_6_5.out2 CGRA0.mem_10.in26
edge CGRA0.PE_6_5.out3 CGRA0.PE_6_4.in3
edge CGRA0.PE_6_5.out3 CGRA0.mem_0.in27
edge CGRA0.PE_6_5.out3 CGRA0.mem_10.in27
edge CGRA0.PE_6_5.ALU0 CGRA0.PE_6_5.ALU0.out0
edge CGRA0.PE_6_5.ALU0.in0 CGRA0.PE_6_5.ALU0
edge CGRA0.PE_6_5.ALU0.in1 CGRA0.PE_6_5.ALU0
edge CGRA0.PE_6_5.ALU0.in2 CGRA0.PE_6_5.ALU0
edge CGRA0.PE_6_5.ALU0.out0 CGRA0.PE_6_5.SW0.in4
edge CGRA0.PE_6_5.CONST0 CGRA0.PE_6_5.CONST0.out0
edge CGRA0.PE_6_5.CONST0.in0 CGRA0.PE_6_5.CONST0
edge CGRA0.PE_6_5.CONST0.out0 CGRA0.PE_6_5.SW0.in5
edge CGRA0.PE_6_5.CONST0.out0 CGRA0.PE_6_5.FULLCONN_ALU0.in3
edge CGRA0.PE_6_5.REG0 CGRA0.PE_6_5.REG0.out0
edge CGRA0.PE_6_5.REG0.in0 CGRA0.PE_6_5.REG0
edge CGRA0.PE_6_5.REG0.in1 CGRA0.PE_6_5.REG0
edge CGRA0.PE_6_5.REG0.out0 CGRA0.PE_6_5.SW0.in5
edge CGRA0.PE_6_5.REG0.out0 CGRA0.PE_6_5.SW0.in6
edge CGRA0.PE_6_5.SW0.in0 CGRA0.PE_6_5.SW0.out0
edge CGRA0.PE_6_5.SW0.in0 CGRA0.PE_6_5.SW0.out1
edge CGRA0.PE_6_5.SW0.in0 CGRA0.PE_6_5.SW0.out2
edge CGRA0.PE_6_5.SW0.in0 CGRA0.PE_6_5.SW0.out3
edge CGRA0.PE_6_5.SW0.in0 CGRA0.PE_6_5.SW0.out4
edge CGRA0.PE_6_5.SW0.in0 CGRA0.PE_6_5.SW0.out5
edge CGRA0.PE_6_5.SW0.in0 CGRA0.PE_6_5.SW0.out6
edge CGRA0.PE_6_5.SW0.in0 CGRA0.PE_6_5.SW0.out7
edge CGRA0.PE_6_5.SW0.in0 CGRA0.PE_6_5.SW0.out8
edge CGRA0.PE_6_5.SW0.in0 CGRA0.PE_6_5.SW0.out0
edge CGRA0.PE_6_5.SW0.in0 CGRA0.PE_6_5.SW0.out1
edge CGRA0.PE_6_5.SW0.in0 CGRA0.PE_6_5.SW0.out2
edge CGRA0.PE_6_5.SW0.in0 CGRA0.PE_6_5.SW0.out3
edge CGRA0.PE_6_5.SW0.in1 CGRA0.PE_6_5.SW0.out0
edge CGRA0.PE_6_5.SW0.in1 CGRA0.PE_6_5.SW0.out1
edge CGRA0.PE_6_5.SW0.in1 CGRA0.PE_6_5.SW0.out2
edge CGRA0.PE_6_5.SW0.in1 CGRA0.PE_6_5.SW0.out3
edge CGRA0.PE_6_5.SW0.in1 CGRA0.PE_6_5.SW0.out4
edge CGRA0.PE_6_5.SW0.in1 CGRA0.PE_6_5.SW0.out5
edge CGRA0.PE_6_5.SW0.in1 CGRA0.PE_6_5.SW0.out6
edge CGRA0.PE_6_5.SW0.in1 CGRA0.PE_6_5.SW0.out7
edge CGRA0.PE_6_5.SW0.in1 CGRA0.PE_6_5.SW0.out8
edge CGRA0.PE_6_5.SW0.in1 CGRA0.PE_6_5.SW0.out0
edge CGRA0.PE_6_5.SW0.in1 CGRA0.PE_6_5.SW0.out1
edge CGRA0.PE_6_5.SW0.in1 CGRA0.PE_6_5.SW0.out2
edge CGRA0.PE_6_5.SW0.in1 CGRA0.PE_6_5.SW0.out3
edge CGRA0.PE_6_5.SW0.in2 CGRA0.PE_6_5.SW0.out0
edge CGRA0.PE_6_5.SW0.in2 CGRA0.PE_6_5.SW0.out1
edge CGRA0.PE_6_5.SW0.in2 CGRA0.PE_6_5.SW0.out2
edge CGRA0.PE_6_5.SW0.in2 CGRA0.PE_6_5.SW0.out3
edge CGRA0.PE_6_5.SW0.in2 CGRA0.PE_6_5.SW0.out4
edge CGRA0.PE_6_5.SW0.in2 CGRA0.PE_6_5.SW0.out5
edge CGRA0.PE_6_5.SW0.in2 CGRA0.PE_6_5.SW0.out6
edge CGRA0.PE_6_5.SW0.in2 CGRA0.PE_6_5.SW0.out7
edge CGRA0.PE_6_5.SW0.in2 CGRA0.PE_6_5.SW0.out8
edge CGRA0.PE_6_5.SW0.in2 CGRA0.PE_6_5.SW0.out0
edge CGRA0.PE_6_5.SW0.in2 CGRA0.PE_6_5.SW0.out1
edge CGRA0.PE_6_5.SW0.in2 CGRA0.PE_6_5.SW0.out2
edge CGRA0.PE_6_5.SW0.in2 CGRA0.PE_6_5.SW0.out3
edge CGRA0.PE_6_5.SW0.in3 CGRA0.PE_6_5.SW0.out0
edge CGRA0.PE_6_5.SW0.in3 CGRA0.PE_6_5.SW0.out1
edge CGRA0.PE_6_5.SW0.in3 CGRA0.PE_6_5.SW0.out2
edge CGRA0.PE_6_5.SW0.in3 CGRA0.PE_6_5.SW0.out3
edge CGRA0.PE_6_5.SW0.in3 CGRA0.PE_6_5.SW0.out4
edge CGRA0.PE_6_5.SW0.in3 CGRA0.PE_6_5.SW0.out5
edge CGRA0.PE_6_5.SW0.in3 CGRA0.PE_6_5.SW0.out6
edge CGRA0.PE_6_5.SW0.in3 CGRA0.PE_6_5.SW0.out7
edge CGRA0.PE_6_5.SW0.in3 CGRA0.PE_6_5.SW0.out8
edge CGRA0.PE_6_5.SW0.in3 CGRA0.PE_6_5.SW0.out0
edge CGRA0.PE_6_5.SW0.in3 CGRA0.PE_6_5.SW0.out1
edge CGRA0.PE_6_5.SW0.in3 CGRA0.PE_6_5.SW0.out2
edge CGRA0.PE_6_5.SW0.in3 CGRA0.PE_6_5.SW0.out3
edge CGRA0.PE_6_5.SW0.in4 CGRA0.PE_6_5.SW0.out0
edge CGRA0.PE_6_5.SW0.in4 CGRA0.PE_6_5.SW0.out1
edge CGRA0.PE_6_5.SW0.in4 CGRA0.PE_6_5.SW0.out2
edge CGRA0.PE_6_5.SW0.in4 CGRA0.PE_6_5.SW0.out3
edge CGRA0.PE_6_5.SW0.in4 CGRA0.PE_6_5.SW0.out4
edge CGRA0.PE_6_5.SW0.in4 CGRA0.PE_6_5.SW0.out5
edge CGRA0.PE_6_5.SW0.in4 CGRA0.PE_6_5.SW0.out6
edge CGRA0.PE_6_5.SW0.in4 CGRA0.PE_6_5.SW0.out7
edge CGRA0.PE_6_5.SW0.in4 CGRA0.PE_6_5.SW0.out8
edge CGRA0.PE_6_5.SW0.in5 CGRA0.PE_6_5.SW0.out0
edge CGRA0.PE_6_5.SW0.in5 CGRA0.PE_6_5.SW0.out1
edge CGRA0.PE_6_5.SW0.in5 CGRA0.PE_6_5.SW0.out2
edge CGRA0.PE_6_5.SW0.in5 CGRA0.PE_6_5.SW0.out3
edge CGRA0.PE_6_5.SW0.in5 CGRA0.PE_6_5.SW0.out4
edge CGRA0.PE_6_5.SW0.in5 CGRA0.PE_6_5.SW0.out5
edge CGRA0.PE_6_5.SW0.in5 CGRA0.PE_6_5.SW0.out6
edge CGRA0.PE_6_5.SW0.in5 CGRA0.PE_6_5.SW0.out7
edge CGRA0.PE_6_5.SW0.in5 CGRA0.PE_6_5.SW0.out8
edge CGRA0.PE_6_5.SW0.in6 CGRA0.PE_6_5.SW0.out0
edge CGRA0.PE_6_5.SW0.in6 CGRA0.PE_6_5.SW0.out1
edge CGRA0.PE_6_5.SW0.in6 CGRA0.PE_6_5.SW0.out2
edge CGRA0.PE_6_5.SW0.in6 CGRA0.PE_6_5.SW0.out3
edge CGRA0.PE_6_5.SW0.in6 CGRA0.PE_6_5.SW0.out4
edge CGRA0.PE_6_5.SW0.in6 CGRA0.PE_6_5.SW0.out5
edge CGRA0.PE_6_5.SW0.in6 CGRA0.PE_6_5.SW0.out6
edge CGRA0.PE_6_5.SW0.in6 CGRA0.PE_6_5.SW0.out7
edge CGRA0.PE_6_5.SW0.in6 CGRA0.PE_6_5.SW0.out8
edge CGRA0.PE_6_5.SW0.out0 CGRA0.PE_6_5.out0
edge CGRA0.PE_6_5.SW0.out1 CGRA0.PE_6_5.out1
edge CGRA0.PE_6_5.SW0.out2 CGRA0.PE_6_5.out2
edge CGRA0.PE_6_5.SW0.out3 CGRA0.PE_6_5.out3
edge CGRA0.PE_6_5.SW0.out4 CGRA0.PE_6_5.FULLCONN_ALU0.in0
edge CGRA0.PE_6_5.SW0.out5 CGRA0.PE_6_5.FULLCONN_ALU0.in1
edge CGRA0.PE_6_5.SW0.out5 CGRA0.PE_6_5.REG0.in0
edge CGRA0.PE_6_5.SW0.out6 CGRA0.PE_6_5.FULLCONN_ALU0.in2
edge CGRA0.PE_6_5.SW0.out6 CGRA0.PE_6_5.REG0.in1
edge CGRA0.PE_6_5.SW0.out7 CGRA0.PE_6_5.REG0.in0
edge CGRA0.PE_6_5.SW0.out8 CGRA0.PE_6_5.REG0.in1
edge CGRA0.PE_6_5.FULLCONN_ALU0.in0 CGRA0.PE_6_5.FULLCONN_ALU0.out0
edge CGRA0.PE_6_5.FULLCONN_ALU0.in0 CGRA0.PE_6_5.FULLCONN_ALU0.out1
edge CGRA0.PE_6_5.FULLCONN_ALU0.in0 CGRA0.PE_6_5.FULLCONN_ALU0.out2
edge CGRA0.PE_6_5.FULLCONN_ALU0.in1 CGRA0.PE_6_5.FULLCONN_ALU0.out0
edge CGRA0.PE_6_5.FULLCONN_ALU0.in1 CGRA0.PE_6_5.FULLCONN_ALU0.out1
edge CGRA0.PE_6_5.FULLCONN_ALU0.in1 CGRA0.PE_6_5.FULLCONN_ALU0.out2
edge CGRA0.PE_6_5.FULLCONN_ALU0.in2 CGRA0.PE_6_5.FULLCONN_ALU0.out0
edge CGRA0.PE_6_5.FULLCONN_ALU0.in2 CGRA0.PE_6_5.FULLCONN_ALU0.out1
edge CGRA0.PE_6_5.FULLCONN_ALU0.in2 CGRA0.PE_6_5.FULLCONN_ALU0.out2
edge CGRA0.PE_6_5.FULLCONN_ALU0.in3 CGRA0.PE_6_5.FULLCONN_ALU0.out0
edge CGRA0.PE_6_5.FULLCONN_ALU0.in3 CGRA0.PE_6_5.FULLCONN_ALU0.out1
edge CGRA0.PE_6_5.FULLCONN_ALU0.in3 CGRA0.PE_6_5.FULLCONN_ALU0.out2
edge CGRA0.PE_6_5.FULLCONN_ALU0.out0 CGRA0.PE_6_5.ALU0.in0
edge CGRA0.PE_6_5.FULLCONN_ALU0.out1 CGRA0.PE_6_5.ALU0.in1
edge CGRA0.PE_6_5.FULLCONN_ALU0.out2 CGRA0.PE_6_5.ALU0.in2
edge CGRA0.PE_6_6.in0 CGRA0.PE_6_6.SW0.in0
edge CGRA0.PE_6_6.in1 CGRA0.PE_6_6.SW0.in1
edge CGRA0.PE_6_6.in2 CGRA0.PE_6_6.SW0.in2
edge CGRA0.PE_6_6.in3 CGRA0.PE_6_6.SW0.in3
edge CGRA0.PE_6_6.out0 CGRA0.PE_5_6.in0
edge CGRA0.PE_6_6.out0 CGRA0.mem_0.in24
edge CGRA0.PE_6_6.out0 CGRA0.mem_10.in24
edge CGRA0.PE_6_6.out1 CGRA0.PE_6_7.in1
edge CGRA0.PE_6_6.out1 CGRA0.mem_0.in25
edge CGRA0.PE_6_6.out1 CGRA0.mem_10.in25
edge CGRA0.PE_6_6.out2 CGRA0.PE_7_6.in2
edge CGRA0.PE_6_6.out2 CGRA0.mem_0.in26
edge CGRA0.PE_6_6.out2 CGRA0.mem_10.in26
edge CGRA0.PE_6_6.out3 CGRA0.PE_6_5.in3
edge CGRA0.PE_6_6.out3 CGRA0.mem_0.in27
edge CGRA0.PE_6_6.out3 CGRA0.mem_10.in27
edge CGRA0.PE_6_6.ALU0 CGRA0.PE_6_6.ALU0.out0
edge CGRA0.PE_6_6.ALU0.in0 CGRA0.PE_6_6.ALU0
edge CGRA0.PE_6_6.ALU0.in1 CGRA0.PE_6_6.ALU0
edge CGRA0.PE_6_6.ALU0.in2 CGRA0.PE_6_6.ALU0
edge CGRA0.PE_6_6.ALU0.out0 CGRA0.PE_6_6.SW0.in4
edge CGRA0.PE_6_6.CONST0 CGRA0.PE_6_6.CONST0.out0
edge CGRA0.PE_6_6.CONST0.in0 CGRA0.PE_6_6.CONST0
edge CGRA0.PE_6_6.CONST0.out0 CGRA0.PE_6_6.SW0.in5
edge CGRA0.PE_6_6.CONST0.out0 CGRA0.PE_6_6.FULLCONN_ALU0.in3
edge CGRA0.PE_6_6.REG0 CGRA0.PE_6_6.REG0.out0
edge CGRA0.PE_6_6.REG0.in0 CGRA0.PE_6_6.REG0
edge CGRA0.PE_6_6.REG0.in1 CGRA0.PE_6_6.REG0
edge CGRA0.PE_6_6.REG0.out0 CGRA0.PE_6_6.SW0.in5
edge CGRA0.PE_6_6.REG0.out0 CGRA0.PE_6_6.SW0.in6
edge CGRA0.PE_6_6.SW0.in0 CGRA0.PE_6_6.SW0.out0
edge CGRA0.PE_6_6.SW0.in0 CGRA0.PE_6_6.SW0.out1
edge CGRA0.PE_6_6.SW0.in0 CGRA0.PE_6_6.SW0.out2
edge CGRA0.PE_6_6.SW0.in0 CGRA0.PE_6_6.SW0.out3
edge CGRA0.PE_6_6.SW0.in0 CGRA0.PE_6_6.SW0.out4
edge CGRA0.PE_6_6.SW0.in0 CGRA0.PE_6_6.SW0.out5
edge CGRA0.PE_6_6.SW0.in0 CGRA0.PE_6_6.SW0.out6
edge CGRA0.PE_6_6.SW0.in0 CGRA0.PE_6_6.SW0.out7
edge CGRA0.PE_6_6.SW0.in0 CGRA0.PE_6_6.SW0.out8
edge CGRA0.PE_6_6.SW0.in0 CGRA0.PE_6_6.SW0.out0
edge CGRA0.PE_6_6.SW0.in0 CGRA0.PE_6_6.SW0.out1
edge CGRA0.PE_6_6.SW0.in0 CGRA0.PE_6_6.SW0.out2
edge CGRA0.PE_6_6.SW0.in0 CGRA0.PE_6_6.SW0.out3
edge CGRA0.PE_6_6.SW0.in1 CGRA0.PE_6_6.SW0.out0
edge CGRA0.PE_6_6.SW0.in1 CGRA0.PE_6_6.SW0.out1
edge CGRA0.PE_6_6.SW0.in1 CGRA0.PE_6_6.SW0.out2
edge CGRA0.PE_6_6.SW0.in1 CGRA0.PE_6_6.SW0.out3
edge CGRA0.PE_6_6.SW0.in1 CGRA0.PE_6_6.SW0.out4
edge CGRA0.PE_6_6.SW0.in1 CGRA0.PE_6_6.SW0.out5
edge CGRA0.PE_6_6.SW0.in1 CGRA0.PE_6_6.SW0.out6
edge CGRA0.PE_6_6.SW0.in1 CGRA0.PE_6_6.SW0.out7
edge CGRA0.PE_6_6.SW0.in1 CGRA0.PE_6_6.SW0.out8
edge CGRA0.PE_6_6.SW0.in1 CGRA0.PE_6_6.SW0.out0
edge CGRA0.PE_6_6.SW0.in1 CGRA0.PE_6_6.SW0.out1
edge CGRA0.PE_6_6.SW0.in1 CGRA0.PE_6_6.SW0.out2
edge CGRA0.PE_6_6.SW0.in1 CGRA0.PE_6_6.SW0.out3
edge CGRA0.PE_6_6.SW0.in2 CGRA0.PE_6_6.SW0.out0
edge CGRA0.PE_6_6.SW0.in2 CGRA0.PE_6_6.SW0.out1
edge CGRA0.PE_6_6.SW0.in2 CGRA0.PE_6_6.SW0.out2
edge CGRA0.PE_6_6.SW0.in2 CGRA0.PE_6_6.SW0.out3
edge CGRA0.PE_6_6.SW0.in2 CGRA0.PE_6_6.SW0.out4
edge CGRA0.PE_6_6.SW0.in2 CGRA0.PE_6_6.SW0.out5
edge CGRA0.PE_6_6.SW0.in2 CGRA0.PE_6_6.SW0.out6
edge CGRA0.PE_6_6.SW0.in2 CGRA0.PE_6_6.SW0.out7
edge CGRA0.PE_6_6.SW0.in2 CGRA0.PE_6_6.SW0.out8
edge CGRA0.PE_6_6.SW0.in2 CGRA0.PE_6_6.SW0.out0
edge CGRA0.PE_6_6.SW0.in2 CGRA0.PE_6_6.SW0.out1
edge CGRA0.PE_6_6.SW0.in2 CGRA0.PE_6_6.SW0.out2
edge CGRA0.PE_6_6.SW0.in2 CGRA0.PE_6_6.SW0.out3
edge CGRA0.PE_6_6.SW0.in3 CGRA0.PE_6_6.SW0.out0
edge CGRA0.PE_6_6.SW0.in3 CGRA0.PE_6_6.SW0.out1
edge CGRA0.PE_6_6.SW0.in3 CGRA0.PE_6_6.SW0.out2
edge CGRA0.PE_6_6.SW0.in3 CGRA0.PE_6_6.SW0.out3
edge CGRA0.PE_6_6.SW0.in3 CGRA0.PE_6_6.SW0.out4
edge CGRA0.PE_6_6.SW0.in3 CGRA0.PE_6_6.SW0.out5
edge CGRA0.PE_6_6.SW0.in3 CGRA0.PE_6_6.SW0.out6
edge CGRA0.PE_6_6.SW0.in3 CGRA0.PE_6_6.SW0.out7
edge CGRA0.PE_6_6.SW0.in3 CGRA0.PE_6_6.SW0.out8
edge CGRA0.PE_6_6.SW0.in3 CGRA0.PE_6_6.SW0.out0
edge CGRA0.PE_6_6.SW0.in3 CGRA0.PE_6_6.SW0.out1
edge CGRA0.PE_6_6.SW0.in3 CGRA0.PE_6_6.SW0.out2
edge CGRA0.PE_6_6.SW0.in3 CGRA0.PE_6_6.SW0.out3
edge CGRA0.PE_6_6.SW0.in4 CGRA0.PE_6_6.SW0.out0
edge CGRA0.PE_6_6.SW0.in4 CGRA0.PE_6_6.SW0.out1
edge CGRA0.PE_6_6.SW0.in4 CGRA0.PE_6_6.SW0.out2
edge CGRA0.PE_6_6.SW0.in4 CGRA0.PE_6_6.SW0.out3
edge CGRA0.PE_6_6.SW0.in4 CGRA0.PE_6_6.SW0.out4
edge CGRA0.PE_6_6.SW0.in4 CGRA0.PE_6_6.SW0.out5
edge CGRA0.PE_6_6.SW0.in4 CGRA0.PE_6_6.SW0.out6
edge CGRA0.PE_6_6.SW0.in4 CGRA0.PE_6_6.SW0.out7
edge CGRA0.PE_6_6.SW0.in4 CGRA0.PE_6_6.SW0.out8
edge CGRA0.PE_6_6.SW0.in5 CGRA0.PE_6_6.SW0.out0
edge CGRA0.PE_6_6.SW0.in5 CGRA0.PE_6_6.SW0.out1
edge CGRA0.PE_6_6.SW0.in5 CGRA0.PE_6_6.SW0.out2
edge CGRA0.PE_6_6.SW0.in5 CGRA0.PE_6_6.SW0.out3
edge CGRA0.PE_6_6.SW0.in5 CGRA0.PE_6_6.SW0.out4
edge CGRA0.PE_6_6.SW0.in5 CGRA0.PE_6_6.SW0.out5
edge CGRA0.PE_6_6.SW0.in5 CGRA0.PE_6_6.SW0.out6
edge CGRA0.PE_6_6.SW0.in5 CGRA0.PE_6_6.SW0.out7
edge CGRA0.PE_6_6.SW0.in5 CGRA0.PE_6_6.SW0.out8
edge CGRA0.PE_6_6.SW0.in6 CGRA0.PE_6_6.SW0.out0
edge CGRA0.PE_6_6.SW0.in6 CGRA0.PE_6_6.SW0.out1
edge CGRA0.PE_6_6.SW0.in6 CGRA0.PE_6_6.SW0.out2
edge CGRA0.PE_6_6.SW0.in6 CGRA0.PE_6_6.SW0.out3
edge CGRA0.PE_6_6.SW0.in6 CGRA0.PE_6_6.SW0.out4
edge CGRA0.PE_6_6.SW0.in6 CGRA0.PE_6_6.SW0.out5
edge CGRA0.PE_6_6.SW0.in6 CGRA0.PE_6_6.SW0.out6
edge CGRA0.PE_6_6.SW0.in6 CGRA0.PE_6_6.SW0.out7
edge CGRA0.PE_6_6.SW0.in6 CGRA0.PE_6_6.SW0.out8
edge CGRA0.PE_6_6.SW0.out0 CGRA0.PE_6_6.out0
edge CGRA0.PE_6_6.SW0.out1 CGRA0.PE_6_6.out1
edge CGRA0.PE_6_6.SW0.out2 CGRA0.PE_6_6.out2
edge CGRA0.PE_6_6.SW0.out3 CGRA0.PE_6_6.out3
edge CGRA0.PE_6_6.SW0.out4 CGRA0.PE_6_6.FULLCONN_ALU0.in0
edge CGRA0.PE_6_6.SW0.out5 CGRA0.PE_6_6.FULLCONN_ALU0.in1
edge CGRA0.PE_6_6.SW0.out5 CGRA0.PE_6_6.REG0.in0
edge CGRA0.PE_6_6.SW0.out6 CGRA0.PE_6_6.FULLCONN_ALU0.in2
edge CGRA0.PE_6_6.SW0.out6 CGRA0.PE_6_6.REG0.in1
edge CGRA0.PE_6_6.SW0.out7 CGRA0.PE_6_6.REG0.in0
edge CGRA0.PE_6_6.SW0.out8 CGRA0.PE_6_6.REG0.in1
edge CGRA0.PE_6_6.FULLCONN_ALU0.in0 CGRA0.PE_6_6.FULLCONN_ALU0.out0
edge CGRA0.PE_6_6.FULLCONN_ALU0.in0 CGRA0.PE_6_6.FULLCONN_ALU0.out1
edge CGRA0.PE_6_6.FULLCONN_ALU0.in0 CGRA0.PE_6_6.FULLCONN_ALU0.out2
edge CGRA0.PE_6_6.FULLCONN_ALU0.in1 CGRA0.PE_6_6.FULLCONN_ALU0.out0
edge CGRA0.PE_6_6.FULLCONN_ALU0.in1 CGRA0.PE_6_6.FULLCONN_ALU0.out1
edge CGRA0.PE_6_6.FULLCONN_ALU0.in1 CGRA0.PE_6_6.FULLCONN_ALU0.out2
edge CGRA0.PE_6_6.FULLCONN_ALU0.in2 CGRA0.PE_6_6.FULLCONN_ALU0.out0
edge CGRA0.PE_6_6.FULLCONN_ALU0.in2 CGRA0.PE_6_6.FULLCONN_ALU0.out1
edge CGRA0.PE_6_6.FULLCONN_ALU0.in2 CGRA0.PE_6_6.FULLCONN_ALU0.out2
edge CGRA0.PE_6_6.FULLCONN_ALU0.in3 CGRA0.PE_6_6.FULLCONN_ALU0.out0
edge CGRA0.PE_6_6.FULLCONN_ALU0.in3 CGRA0.PE_6_6.FULLCONN_ALU0.out1
edge CGRA0.PE_6_6.FULLCONN_ALU0.in3 CGRA0.PE_6_6.FULLCONN_ALU0.out2
edge CGRA0.PE_6_6.FULLCONN_ALU0.out0 CGRA0.PE_6_6.ALU0.in0
edge CGRA0.PE_6_6.FULLCONN_ALU0.out1 CGRA0.PE_6_6.ALU0.in1
edge CGRA0.PE_6_6.FULLCONN_ALU0.out2 CGRA0.PE_6_6.ALU0.in2
edge CGRA0.PE_6_7.in0 CGRA0.PE_6_7.SW0.in0
edge CGRA0.PE_6_7.in1 CGRA0.PE_6_7.SW0.in1
edge CGRA0.PE_6_7.in2 CGRA0.PE_6_7.SW0.in2
edge CGRA0.PE_6_7.in3 CGRA0.PE_6_7.SW0.in3
edge CGRA0.PE_6_7.out0 CGRA0.PE_5_7.in0
edge CGRA0.PE_6_7.out0 CGRA0.mem_0.in24
edge CGRA0.PE_6_7.out0 CGRA0.mem_10.in24
edge CGRA0.PE_6_7.out1 CGRA0.PE_6_8.in1
edge CGRA0.PE_6_7.out1 CGRA0.mem_0.in25
edge CGRA0.PE_6_7.out1 CGRA0.mem_10.in25
edge CGRA0.PE_6_7.out2 CGRA0.PE_7_7.in2
edge CGRA0.PE_6_7.out2 CGRA0.mem_0.in26
edge CGRA0.PE_6_7.out2 CGRA0.mem_10.in26
edge CGRA0.PE_6_7.out3 CGRA0.PE_6_6.in3
edge CGRA0.PE_6_7.out3 CGRA0.mem_0.in27
edge CGRA0.PE_6_7.out3 CGRA0.mem_10.in27
edge CGRA0.PE_6_7.ALU0 CGRA0.PE_6_7.ALU0.out0
edge CGRA0.PE_6_7.ALU0.in0 CGRA0.PE_6_7.ALU0
edge CGRA0.PE_6_7.ALU0.in1 CGRA0.PE_6_7.ALU0
edge CGRA0.PE_6_7.ALU0.in2 CGRA0.PE_6_7.ALU0
edge CGRA0.PE_6_7.ALU0.out0 CGRA0.PE_6_7.SW0.in4
edge CGRA0.PE_6_7.CONST0 CGRA0.PE_6_7.CONST0.out0
edge CGRA0.PE_6_7.CONST0.in0 CGRA0.PE_6_7.CONST0
edge CGRA0.PE_6_7.CONST0.out0 CGRA0.PE_6_7.SW0.in5
edge CGRA0.PE_6_7.CONST0.out0 CGRA0.PE_6_7.FULLCONN_ALU0.in3
edge CGRA0.PE_6_7.REG0 CGRA0.PE_6_7.REG0.out0
edge CGRA0.PE_6_7.REG0.in0 CGRA0.PE_6_7.REG0
edge CGRA0.PE_6_7.REG0.in1 CGRA0.PE_6_7.REG0
edge CGRA0.PE_6_7.REG0.out0 CGRA0.PE_6_7.SW0.in5
edge CGRA0.PE_6_7.REG0.out0 CGRA0.PE_6_7.SW0.in6
edge CGRA0.PE_6_7.SW0.in0 CGRA0.PE_6_7.SW0.out0
edge CGRA0.PE_6_7.SW0.in0 CGRA0.PE_6_7.SW0.out1
edge CGRA0.PE_6_7.SW0.in0 CGRA0.PE_6_7.SW0.out2
edge CGRA0.PE_6_7.SW0.in0 CGRA0.PE_6_7.SW0.out3
edge CGRA0.PE_6_7.SW0.in0 CGRA0.PE_6_7.SW0.out4
edge CGRA0.PE_6_7.SW0.in0 CGRA0.PE_6_7.SW0.out5
edge CGRA0.PE_6_7.SW0.in0 CGRA0.PE_6_7.SW0.out6
edge CGRA0.PE_6_7.SW0.in0 CGRA0.PE_6_7.SW0.out7
edge CGRA0.PE_6_7.SW0.in0 CGRA0.PE_6_7.SW0.out8
edge CGRA0.PE_6_7.SW0.in0 CGRA0.PE_6_7.SW0.out0
edge CGRA0.PE_6_7.SW0.in0 CGRA0.PE_6_7.SW0.out1
edge CGRA0.PE_6_7.SW0.in0 CGRA0.PE_6_7.SW0.out2
edge CGRA0.PE_6_7.SW0.in0 CGRA0.PE_6_7.SW0.out3
edge CGRA0.PE_6_7.SW0.in1 CGRA0.PE_6_7.SW0.out0
edge CGRA0.PE_6_7.SW0.in1 CGRA0.PE_6_7.SW0.out1
edge CGRA0.PE_6_7.SW0.in1 CGRA0.PE_6_7.SW0.out2
edge CGRA0.PE_6_7.SW0.in1 CGRA0.PE_6_7.SW0.out3
edge CGRA0.PE_6_7.SW0.in1 CGRA0.PE_6_7.SW0.out4
edge CGRA0.PE_6_7.SW0.in1 CGRA0.PE_6_7.SW0.out5
edge CGRA0.PE_6_7.SW0.in1 CGRA0.PE_6_7.SW0.out6
edge CGRA0.PE_6_7.SW0.in1 CGRA0.PE_6_7.SW0.out7
edge CGRA0.PE_6_7.SW0.in1 CGRA0.PE_6_7.SW0.out8
edge CGRA0.PE_6_7.SW0.in1 CGRA0.PE_6_7.SW0.out0
edge CGRA0.PE_6_7.SW0.in1 CGRA0.PE_6_7.SW0.out1
edge CGRA0.PE_6_7.SW0.in1 CGRA0.PE_6_7.SW0.out2
edge CGRA0.PE_6_7.SW0.in1 CGRA0.PE_6_7.SW0.out3
edge CGRA0.PE_6_7.SW0.in2 CGRA0.PE_6_7.SW0.out0
edge CGRA0.PE_6_7.SW0.in2 CGRA0.PE_6_7.SW0.out1
edge CGRA0.PE_6_7.SW0.in2 CGRA0.PE_6_7.SW0.out2
edge CGRA0.PE_6_7.SW0.in2 CGRA0.PE_6_7.SW0.out3
edge CGRA0.PE_6_7.SW0.in2 CGRA0.PE_6_7.SW0.out4
edge CGRA0.PE_6_7.SW0.in2 CGRA0.PE_6_7.SW0.out5
edge CGRA0.PE_6_7.SW0.in2 CGRA0.PE_6_7.SW0.out6
edge CGRA0.PE_6_7.SW0.in2 CGRA0.PE_6_7.SW0.out7
edge CGRA0.PE_6_7.SW0.in2 CGRA0.PE_6_7.SW0.out8
edge CGRA0.PE_6_7.SW0.in2 CGRA0.PE_6_7.SW0.out0
edge CGRA0.PE_6_7.SW0.in2 CGRA0.PE_6_7.SW0.out1
edge CGRA0.PE_6_7.SW0.in2 CGRA0.PE_6_7.SW0.out2
edge CGRA0.PE_6_7.SW0.in2 CGRA0.PE_6_7.SW0.out3
edge CGRA0.PE_6_7.SW0.in3 CGRA0.PE_6_7.SW0.out0
edge CGRA0.PE_6_7.SW0.in3 CGRA0.PE_6_7.SW0.out1
edge CGRA0.PE_6_7.SW0.in3 CGRA0.PE_6_7.SW0.out2
edge CGRA0.PE_6_7.SW0.in3 CGRA0.PE_6_7.SW0.out3
edge CGRA0.PE_6_7.SW0.in3 CGRA0.PE_6_7.SW0.out4
edge CGRA0.PE_6_7.SW0.in3 CGRA0.PE_6_7.SW0.out5
edge CGRA0.PE_6_7.SW0.in3 CGRA0.PE_6_7.SW0.out6
edge CGRA0.PE_6_7.SW0.in3 CGRA0.PE_6_7.SW0.out7
edge CGRA0.PE_6_7.SW0.in3 CGRA0.PE_6_7.SW0.out8
edge CGRA0.PE_6_7.SW0.in3 CGRA0.PE_6_7.SW0.out0
edge CGRA0.PE_6_7.SW0.in3 CGRA0.PE_6_7.SW0.out1
edge CGRA0.PE_6_7.SW0.in3 CGRA0.PE_6_7.SW0.out2
edge CGRA0.PE_6_7.SW0.in3 CGRA0.PE_6_7.SW0.out3
edge CGRA0.PE_6_7.SW0.in4 CGRA0.PE_6_7.SW0.out0
edge CGRA0.PE_6_7.SW0.in4 CGRA0.PE_6_7.SW0.out1
edge CGRA0.PE_6_7.SW0.in4 CGRA0.PE_6_7.SW0.out2
edge CGRA0.PE_6_7.SW0.in4 CGRA0.PE_6_7.SW0.out3
edge CGRA0.PE_6_7.SW0.in4 CGRA0.PE_6_7.SW0.out4
edge CGRA0.PE_6_7.SW0.in4 CGRA0.PE_6_7.SW0.out5
edge CGRA0.PE_6_7.SW0.in4 CGRA0.PE_6_7.SW0.out6
edge CGRA0.PE_6_7.SW0.in4 CGRA0.PE_6_7.SW0.out7
edge CGRA0.PE_6_7.SW0.in4 CGRA0.PE_6_7.SW0.out8
edge CGRA0.PE_6_7.SW0.in5 CGRA0.PE_6_7.SW0.out0
edge CGRA0.PE_6_7.SW0.in5 CGRA0.PE_6_7.SW0.out1
edge CGRA0.PE_6_7.SW0.in5 CGRA0.PE_6_7.SW0.out2
edge CGRA0.PE_6_7.SW0.in5 CGRA0.PE_6_7.SW0.out3
edge CGRA0.PE_6_7.SW0.in5 CGRA0.PE_6_7.SW0.out4
edge CGRA0.PE_6_7.SW0.in5 CGRA0.PE_6_7.SW0.out5
edge CGRA0.PE_6_7.SW0.in5 CGRA0.PE_6_7.SW0.out6
edge CGRA0.PE_6_7.SW0.in5 CGRA0.PE_6_7.SW0.out7
edge CGRA0.PE_6_7.SW0.in5 CGRA0.PE_6_7.SW0.out8
edge CGRA0.PE_6_7.SW0.in6 CGRA0.PE_6_7.SW0.out0
edge CGRA0.PE_6_7.SW0.in6 CGRA0.PE_6_7.SW0.out1
edge CGRA0.PE_6_7.SW0.in6 CGRA0.PE_6_7.SW0.out2
edge CGRA0.PE_6_7.SW0.in6 CGRA0.PE_6_7.SW0.out3
edge CGRA0.PE_6_7.SW0.in6 CGRA0.PE_6_7.SW0.out4
edge CGRA0.PE_6_7.SW0.in6 CGRA0.PE_6_7.SW0.out5
edge CGRA0.PE_6_7.SW0.in6 CGRA0.PE_6_7.SW0.out6
edge CGRA0.PE_6_7.SW0.in6 CGRA0.PE_6_7.SW0.out7
edge CGRA0.PE_6_7.SW0.in6 CGRA0.PE_6_7.SW0.out8
edge CGRA0.PE_6_7.SW0.out0 CGRA0.PE_6_7.out0
edge CGRA0.PE_6_7.SW0.out1 CGRA0.PE_6_7.out1
edge CGRA0.PE_6_7.SW0.out2 CGRA0.PE_6_7.out2
edge CGRA0.PE_6_7.SW0.out3 CGRA0.PE_6_7.out3
edge CGRA0.PE_6_7.SW0.out4 CGRA0.PE_6_7.FULLCONN_ALU0.in0
edge CGRA0.PE_6_7.SW0.out5 CGRA0.PE_6_7.FULLCONN_ALU0.in1
edge CGRA0.PE_6_7.SW0.out5 CGRA0.PE_6_7.REG0.in0
edge CGRA0.PE_6_7.SW0.out6 CGRA0.PE_6_7.FULLCONN_ALU0.in2
edge CGRA0.PE_6_7.SW0.out6 CGRA0.PE_6_7.REG0.in1
edge CGRA0.PE_6_7.SW0.out7 CGRA0.PE_6_7.REG0.in0
edge CGRA0.PE_6_7.SW0.out8 CGRA0.PE_6_7.REG0.in1
edge CGRA0.PE_6_7.FULLCONN_ALU0.in0 CGRA0.PE_6_7.FULLCONN_ALU0.out0
edge CGRA0.PE_6_7.FULLCONN_ALU0.in0 CGRA0.PE_6_7.FULLCONN_ALU0.out1
edge CGRA0.PE_6_7.FULLCONN_ALU0.in0 CGRA0.PE_6_7.FULLCONN_ALU0.out2
edge CGRA0.PE_6_7.FULLCONN_ALU0.in1 CGRA0.PE_6_7.FULLCONN_ALU0.out0
edge CGRA0.PE_6_7.FULLCONN_ALU0.in1 CGRA0.PE_6_7.FULLCONN_ALU0.out1
edge CGRA0.PE_6_7.FULLCONN_ALU0.in1 CGRA0.PE_6_7.FULLCONN_ALU0.out2
edge CGRA0.PE_6_7.FULLCONN_ALU0.in2 CGRA0.PE_6_7.FULLCONN_ALU0.out0
edge CGRA0.PE_6_7.FULLCONN_ALU0.in2 CGRA0.PE_6_7.FULLCONN_ALU0.out1
edge CGRA0.PE_6_7.FULLCONN_ALU0.in2 CGRA0.PE_6_7.FULLCONN_ALU0.out2
edge CGRA0.PE_6_7.FULLCONN_ALU0.in3 CGRA0.PE_6_7.FULLCONN_ALU0.out0
edge CGRA0.PE_6_7.FULLCONN_ALU0.in3 CGRA0.PE_6_7.FULLCONN_ALU0.out1
edge CGRA0.PE_6_7.FULLCONN_ALU0.in3 CGRA0.PE_6_7.FULLCONN_ALU0.out2
edge CGRA0.PE_6_7.FULLCONN_ALU0.out0 CGRA0.PE_6_7.ALU0.in0
edge CGRA0.PE_6_7.FULLCONN_ALU0.out1 CGRA0.PE_6_7.ALU0.in1
edge CGRA0.PE_6_7.FULLCONN_ALU0.out2 CGRA0.PE_6_7.ALU0.in2
edge CGRA0.PE_6_8.in0 CGRA0.PE_6_8.SW0.in0
edge CGRA0.PE_6_8.in1 CGRA0.PE_6_8.SW0.in1
edge CGRA0.PE_6_8.in2 CGRA0.PE_6_8.SW0.in2
edge CGRA0.PE_6_8.in3 CGRA0.PE_6_8.SW0.in3
edge CGRA0.PE_6_8.out0 CGRA0.PE_5_8.in0
edge CGRA0.PE_6_8.out0 CGRA0.mem_0.in24
edge CGRA0.PE_6_8.out0 CGRA0.mem_10.in24
edge CGRA0.PE_6_8.out1 CGRA0.PE_6_9.in1
edge CGRA0.PE_6_8.out1 CGRA0.mem_0.in25
edge CGRA0.PE_6_8.out1 CGRA0.mem_10.in25
edge CGRA0.PE_6_8.out2 CGRA0.PE_7_8.in2
edge CGRA0.PE_6_8.out2 CGRA0.mem_0.in26
edge CGRA0.PE_6_8.out2 CGRA0.mem_10.in26
edge CGRA0.PE_6_8.out3 CGRA0.PE_6_7.in3
edge CGRA0.PE_6_8.out3 CGRA0.mem_0.in27
edge CGRA0.PE_6_8.out3 CGRA0.mem_10.in27
edge CGRA0.PE_6_8.ALU0 CGRA0.PE_6_8.ALU0.out0
edge CGRA0.PE_6_8.ALU0.in0 CGRA0.PE_6_8.ALU0
edge CGRA0.PE_6_8.ALU0.in1 CGRA0.PE_6_8.ALU0
edge CGRA0.PE_6_8.ALU0.in2 CGRA0.PE_6_8.ALU0
edge CGRA0.PE_6_8.ALU0.out0 CGRA0.PE_6_8.SW0.in4
edge CGRA0.PE_6_8.CONST0 CGRA0.PE_6_8.CONST0.out0
edge CGRA0.PE_6_8.CONST0.in0 CGRA0.PE_6_8.CONST0
edge CGRA0.PE_6_8.CONST0.out0 CGRA0.PE_6_8.SW0.in5
edge CGRA0.PE_6_8.CONST0.out0 CGRA0.PE_6_8.FULLCONN_ALU0.in3
edge CGRA0.PE_6_8.REG0 CGRA0.PE_6_8.REG0.out0
edge CGRA0.PE_6_8.REG0.in0 CGRA0.PE_6_8.REG0
edge CGRA0.PE_6_8.REG0.in1 CGRA0.PE_6_8.REG0
edge CGRA0.PE_6_8.REG0.out0 CGRA0.PE_6_8.SW0.in5
edge CGRA0.PE_6_8.REG0.out0 CGRA0.PE_6_8.SW0.in6
edge CGRA0.PE_6_8.SW0.in0 CGRA0.PE_6_8.SW0.out0
edge CGRA0.PE_6_8.SW0.in0 CGRA0.PE_6_8.SW0.out1
edge CGRA0.PE_6_8.SW0.in0 CGRA0.PE_6_8.SW0.out2
edge CGRA0.PE_6_8.SW0.in0 CGRA0.PE_6_8.SW0.out3
edge CGRA0.PE_6_8.SW0.in0 CGRA0.PE_6_8.SW0.out4
edge CGRA0.PE_6_8.SW0.in0 CGRA0.PE_6_8.SW0.out5
edge CGRA0.PE_6_8.SW0.in0 CGRA0.PE_6_8.SW0.out6
edge CGRA0.PE_6_8.SW0.in0 CGRA0.PE_6_8.SW0.out7
edge CGRA0.PE_6_8.SW0.in0 CGRA0.PE_6_8.SW0.out8
edge CGRA0.PE_6_8.SW0.in0 CGRA0.PE_6_8.SW0.out0
edge CGRA0.PE_6_8.SW0.in0 CGRA0.PE_6_8.SW0.out1
edge CGRA0.PE_6_8.SW0.in0 CGRA0.PE_6_8.SW0.out2
edge CGRA0.PE_6_8.SW0.in0 CGRA0.PE_6_8.SW0.out3
edge CGRA0.PE_6_8.SW0.in1 CGRA0.PE_6_8.SW0.out0
edge CGRA0.PE_6_8.SW0.in1 CGRA0.PE_6_8.SW0.out1
edge CGRA0.PE_6_8.SW0.in1 CGRA0.PE_6_8.SW0.out2
edge CGRA0.PE_6_8.SW0.in1 CGRA0.PE_6_8.SW0.out3
edge CGRA0.PE_6_8.SW0.in1 CGRA0.PE_6_8.SW0.out4
edge CGRA0.PE_6_8.SW0.in1 CGRA0.PE_6_8.SW0.out5
edge CGRA0.PE_6_8.SW0.in1 CGRA0.PE_6_8.SW0.out6
edge CGRA0.PE_6_8.SW0.in1 CGRA0.PE_6_8.SW0.out7
edge CGRA0.PE_6_8.SW0.in1 CGRA0.PE_6_8.SW0.out8
edge CGRA0.PE_6_8.SW0.in1 CGRA0.PE_6_8.SW0.out0
edge CGRA0.PE_6_8.SW0.in1 CGRA0.PE_6_8.SW0.out1
edge CGRA0.PE_6_8.SW0.in1 CGRA0.PE_6_8.SW0.out2
edge CGRA0.PE_6_8.SW0.in1 CGRA0.PE_6_8.SW0.out3
edge CGRA0.PE_6_8.SW0.in2 CGRA0.PE_6_8.SW0.out0
edge CGRA0.PE_6_8.SW0.in2 CGRA0.PE_6_8.SW0.out1
edge CGRA0.PE_6_8.SW0.in2 CGRA0.PE_6_8.SW0.out2
edge CGRA0.PE_6_8.SW0.in2 CGRA0.PE_6_8.SW0.out3
edge CGRA0.PE_6_8.SW0.in2 CGRA0.PE_6_8.SW0.out4
edge CGRA0.PE_6_8.SW0.in2 CGRA0.PE_6_8.SW0.out5
edge CGRA0.PE_6_8.SW0.in2 CGRA0.PE_6_8.SW0.out6
edge CGRA0.PE_6_8.SW0.in2 CGRA0.PE_6_8.SW0.out7
edge CGRA0.PE_6_8.SW0.in2 CGRA0.PE_6_8.SW0.out8
edge CGRA0.PE_6_8.SW0.in2 CGRA0.PE_6_8.SW0.out0
edge CGRA0.PE_6_8.SW0.in2 CGRA0.PE_6_8.SW0.out1
edge CGRA0.PE_6_8.SW0.in2 CGRA0.PE_6_8.SW0.out2
edge CGRA0.PE_6_8.SW0.in2 CGRA0.PE_6_8.SW0.out3
edge CGRA0.PE_6_8.SW0.in3 CGRA0.PE_6_8.SW0.out0
edge CGRA0.PE_6_8.SW0.in3 CGRA0.PE_6_8.SW0.out1
edge CGRA0.PE_6_8.SW0.in3 CGRA0.PE_6_8.SW0.out2
edge CGRA0.PE_6_8.SW0.in3 CGRA0.PE_6_8.SW0.out3
edge CGRA0.PE_6_8.SW0.in3 CGRA0.PE_6_8.SW0.out4
edge CGRA0.PE_6_8.SW0.in3 CGRA0.PE_6_8.SW0.out5
edge CGRA0.PE_6_8.SW0.in3 CGRA0.PE_6_8.SW0.out6
edge CGRA0.PE_6_8.SW0.in3 CGRA0.PE_6_8.SW0.out7
edge CGRA0.PE_6_8.SW0.in3 CGRA0.PE_6_8.SW0.out8
edge CGRA0.PE_6_8.SW0.in3 CGRA0.PE_6_8.SW0.out0
edge CGRA0.PE_6_8.SW0.in3 CGRA0.PE_6_8.SW0.out1
edge CGRA0.PE_6_8.SW0.in3 CGRA0.PE_6_8.SW0.out2
edge CGRA0.PE_6_8.SW0.in3 CGRA0.PE_6_8.SW0.out3
edge CGRA0.PE_6_8.SW0.in4 CGRA0.PE_6_8.SW0.out0
edge CGRA0.PE_6_8.SW0.in4 CGRA0.PE_6_8.SW0.out1
edge CGRA0.PE_6_8.SW0.in4 CGRA0.PE_6_8.SW0.out2
edge CGRA0.PE_6_8.SW0.in4 CGRA0.PE_6_8.SW0.out3
edge CGRA0.PE_6_8.SW0.in4 CGRA0.PE_6_8.SW0.out4
edge CGRA0.PE_6_8.SW0.in4 CGRA0.PE_6_8.SW0.out5
edge CGRA0.PE_6_8.SW0.in4 CGRA0.PE_6_8.SW0.out6
edge CGRA0.PE_6_8.SW0.in4 CGRA0.PE_6_8.SW0.out7
edge CGRA0.PE_6_8.SW0.in4 CGRA0.PE_6_8.SW0.out8
edge CGRA0.PE_6_8.SW0.in5 CGRA0.PE_6_8.SW0.out0
edge CGRA0.PE_6_8.SW0.in5 CGRA0.PE_6_8.SW0.out1
edge CGRA0.PE_6_8.SW0.in5 CGRA0.PE_6_8.SW0.out2
edge CGRA0.PE_6_8.SW0.in5 CGRA0.PE_6_8.SW0.out3
edge CGRA0.PE_6_8.SW0.in5 CGRA0.PE_6_8.SW0.out4
edge CGRA0.PE_6_8.SW0.in5 CGRA0.PE_6_8.SW0.out5
edge CGRA0.PE_6_8.SW0.in5 CGRA0.PE_6_8.SW0.out6
edge CGRA0.PE_6_8.SW0.in5 CGRA0.PE_6_8.SW0.out7
edge CGRA0.PE_6_8.SW0.in5 CGRA0.PE_6_8.SW0.out8
edge CGRA0.PE_6_8.SW0.in6 CGRA0.PE_6_8.SW0.out0
edge CGRA0.PE_6_8.SW0.in6 CGRA0.PE_6_8.SW0.out1
edge CGRA0.PE_6_8.SW0.in6 CGRA0.PE_6_8.SW0.out2
edge CGRA0.PE_6_8.SW0.in6 CGRA0.PE_6_8.SW0.out3
edge CGRA0.PE_6_8.SW0.in6 CGRA0.PE_6_8.SW0.out4
edge CGRA0.PE_6_8.SW0.in6 CGRA0.PE_6_8.SW0.out5
edge CGRA0.PE_6_8.SW0.in6 CGRA0.PE_6_8.SW0.out6
edge CGRA0.PE_6_8.SW0.in6 CGRA0.PE_6_8.SW0.out7
edge CGRA0.PE_6_8.SW0.in6 CGRA0.PE_6_8.SW0.out8
edge CGRA0.PE_6_8.SW0.out0 CGRA0.PE_6_8.out0
edge CGRA0.PE_6_8.SW0.out1 CGRA0.PE_6_8.out1
edge CGRA0.PE_6_8.SW0.out2 CGRA0.PE_6_8.out2
edge CGRA0.PE_6_8.SW0.out3 CGRA0.PE_6_8.out3
edge CGRA0.PE_6_8.SW0.out4 CGRA0.PE_6_8.FULLCONN_ALU0.in0
edge CGRA0.PE_6_8.SW0.out5 CGRA0.PE_6_8.FULLCONN_ALU0.in1
edge CGRA0.PE_6_8.SW0.out5 CGRA0.PE_6_8.REG0.in0
edge CGRA0.PE_6_8.SW0.out6 CGRA0.PE_6_8.FULLCONN_ALU0.in2
edge CGRA0.PE_6_8.SW0.out6 CGRA0.PE_6_8.REG0.in1
edge CGRA0.PE_6_8.SW0.out7 CGRA0.PE_6_8.REG0.in0
edge CGRA0.PE_6_8.SW0.out8 CGRA0.PE_6_8.REG0.in1
edge CGRA0.PE_6_8.FULLCONN_ALU0.in0 CGRA0.PE_6_8.FULLCONN_ALU0.out0
edge CGRA0.PE_6_8.FULLCONN_ALU0.in0 CGRA0.PE_6_8.FULLCONN_ALU0.out1
edge CGRA0.PE_6_8.FULLCONN_ALU0.in0 CGRA0.PE_6_8.FULLCONN_ALU0.out2
edge CGRA0.PE_6_8.FULLCONN_ALU0.in1 CGRA0.PE_6_8.FULLCONN_ALU0.out0
edge CGRA0.PE_6_8.FULLCONN_ALU0.in1 CGRA0.PE_6_8.FULLCONN_ALU0.out1
edge CGRA0.PE_6_8.FULLCONN_ALU0.in1 CGRA0.PE_6_8.FULLCONN_ALU0.out2
edge CGRA0.PE_6_8.FULLCONN_ALU0.in2 CGRA0.PE_6_8.FULLCONN_ALU0.out0
edge CGRA0.PE_6_8.FULLCONN_ALU0.in2 CGRA0.PE_6_8.FULLCONN_ALU0.out1
edge CGRA0.PE_6_8.FULLCONN_ALU0.in2 CGRA0.PE_6_8.FULLCONN_ALU0.out2
edge CGRA0.PE_6_8.FULLCONN_ALU0.in3 CGRA0.PE_6_8.FULLCONN_ALU0.out0
edge CGRA0.PE_6_8.FULLCONN_ALU0.in3 CGRA0.PE_6_8.FULLCONN_ALU0.out1
edge CGRA0.PE_6_8.FULLCONN_ALU0.in3 CGRA0.PE_6_8.FULLCONN_ALU0.out2
edge CGRA0.PE_6_8.FULLCONN_ALU0.out0 CGRA0.PE_6_8.ALU0.in0
edge CGRA0.PE_6_8.FULLCONN_ALU0.out1 CGRA0.PE_6_8.ALU0.in1
edge CGRA0.PE_6_8.FULLCONN_ALU0.out2 CGRA0.PE_6_8.ALU0.in2
edge CGRA0.PE_6_9.in0 CGRA0.PE_6_9.SW0.in0
edge CGRA0.PE_6_9.in1 CGRA0.PE_6_9.SW0.in1
edge CGRA0.PE_6_9.in2 CGRA0.PE_6_9.SW0.in2
edge CGRA0.PE_6_9.in3 CGRA0.PE_6_9.SW0.in3
edge CGRA0.PE_6_9.out0 CGRA0.PE_5_9.in0
edge CGRA0.PE_6_9.out0 CGRA0.mem_0.in24
edge CGRA0.PE_6_9.out0 CGRA0.mem_10.in24
edge CGRA0.PE_6_9.out1 CGRA0.mem_0.in25
edge CGRA0.PE_6_9.out1 CGRA0.mem_10.in25
edge CGRA0.PE_6_9.out2 CGRA0.PE_7_9.in2
edge CGRA0.PE_6_9.out2 CGRA0.mem_0.in26
edge CGRA0.PE_6_9.out2 CGRA0.mem_10.in26
edge CGRA0.PE_6_9.out3 CGRA0.PE_6_8.in3
edge CGRA0.PE_6_9.out3 CGRA0.mem_0.in27
edge CGRA0.PE_6_9.out3 CGRA0.mem_10.in27
edge CGRA0.PE_6_9.ALU0 CGRA0.PE_6_9.ALU0.out0
edge CGRA0.PE_6_9.ALU0.in0 CGRA0.PE_6_9.ALU0
edge CGRA0.PE_6_9.ALU0.in1 CGRA0.PE_6_9.ALU0
edge CGRA0.PE_6_9.ALU0.in2 CGRA0.PE_6_9.ALU0
edge CGRA0.PE_6_9.ALU0.out0 CGRA0.PE_6_9.SW0.in4
edge CGRA0.PE_6_9.CONST0 CGRA0.PE_6_9.CONST0.out0
edge CGRA0.PE_6_9.CONST0.in0 CGRA0.PE_6_9.CONST0
edge CGRA0.PE_6_9.CONST0.out0 CGRA0.PE_6_9.SW0.in5
edge CGRA0.PE_6_9.CONST0.out0 CGRA0.PE_6_9.FULLCONN_ALU0.in3
edge CGRA0.PE_6_9.REG0 CGRA0.PE_6_9.REG0.out0
edge CGRA0.PE_6_9.REG0.in0 CGRA0.PE_6_9.REG0
edge CGRA0.PE_6_9.REG0.in1 CGRA0.PE_6_9.REG0
edge CGRA0.PE_6_9.REG0.out0 CGRA0.PE_6_9.SW0.in5
edge CGRA0.PE_6_9.REG0.out0 CGRA0.PE_6_9.SW0.in6
edge CGRA0.PE_6_9.SW0.in0 CGRA0.PE_6_9.SW0.out0
edge CGRA0.PE_6_9.SW0.in0 CGRA0.PE_6_9.SW0.out1
edge CGRA0.PE_6_9.SW0.in0 CGRA0.PE_6_9.SW0.out2
edge CGRA0.PE_6_9.SW0.in0 CGRA0.PE_6_9.SW0.out3
edge CGRA0.PE_6_9.SW0.in0 CGRA0.PE_6_9.SW0.out4
edge CGRA0.PE_6_9.SW0.in0 CGRA0.PE_6_9.SW0.out5
edge CGRA0.PE_6_9.SW0.in0 CGRA0.PE_6_9.SW0.out6
edge CGRA0.PE_6_9.SW0.in0 CGRA0.PE_6_9.SW0.out7
edge CGRA0.PE_6_9.SW0.in0 CGRA0.PE_6_9.SW0.out8
edge CGRA0.PE_6_9.SW0.in0 CGRA0.PE_6_9.SW0.out0
edge CGRA0.PE_6_9.SW0.in0 CGRA0.PE_6_9.SW0.out1
edge CGRA0.PE_6_9.SW0.in0 CGRA0.PE_6_9.SW0.out2
edge CGRA0.PE_6_9.SW0.in0 CGRA0.PE_6_9.SW0.out3
edge CGRA0.PE_6_9.SW0.in1 CGRA0.PE_6_9.SW0.out0
edge CGRA0.PE_6_9.SW0.in1 CGRA0.PE_6_9.SW0.out1
edge CGRA0.PE_6_9.SW0.in1 CGRA0.PE_6_9.SW0.out2
edge CGRA0.PE_6_9.SW0.in1 CGRA0.PE_6_9.SW0.out3
edge CGRA0.PE_6_9.SW0.in1 CGRA0.PE_6_9.SW0.out4
edge CGRA0.PE_6_9.SW0.in1 CGRA0.PE_6_9.SW0.out5
edge CGRA0.PE_6_9.SW0.in1 CGRA0.PE_6_9.SW0.out6
edge CGRA0.PE_6_9.SW0.in1 CGRA0.PE_6_9.SW0.out7
edge CGRA0.PE_6_9.SW0.in1 CGRA0.PE_6_9.SW0.out8
edge CGRA0.PE_6_9.SW0.in1 CGRA0.PE_6_9.SW0.out0
edge CGRA0.PE_6_9.SW0.in1 CGRA0.PE_6_9.SW0.out1
edge CGRA0.PE_6_9.SW0.in1 CGRA0.PE_6_9.SW0.out2
edge CGRA0.PE_6_9.SW0.in1 CGRA0.PE_6_9.SW0.out3
edge CGRA0.PE_6_9.SW0.in2 CGRA0.PE_6_9.SW0.out0
edge CGRA0.PE_6_9.SW0.in2 CGRA0.PE_6_9.SW0.out1
edge CGRA0.PE_6_9.SW0.in2 CGRA0.PE_6_9.SW0.out2
edge CGRA0.PE_6_9.SW0.in2 CGRA0.PE_6_9.SW0.out3
edge CGRA0.PE_6_9.SW0.in2 CGRA0.PE_6_9.SW0.out4
edge CGRA0.PE_6_9.SW0.in2 CGRA0.PE_6_9.SW0.out5
edge CGRA0.PE_6_9.SW0.in2 CGRA0.PE_6_9.SW0.out6
edge CGRA0.PE_6_9.SW0.in2 CGRA0.PE_6_9.SW0.out7
edge CGRA0.PE_6_9.SW0.in2 CGRA0.PE_6_9.SW0.out8
edge CGRA0.PE_6_9.SW0.in2 CGRA0.PE_6_9.SW0.out0
edge CGRA0.PE_6_9.SW0.in2 CGRA0.PE_6_9.SW0.out1
edge CGRA0.PE_6_9.SW0.in2 CGRA0.PE_6_9.SW0.out2
edge CGRA0.PE_6_9.SW0.in2 CGRA0.PE_6_9.SW0.out3
edge CGRA0.PE_6_9.SW0.in3 CGRA0.PE_6_9.SW0.out0
edge CGRA0.PE_6_9.SW0.in3 CGRA0.PE_6_9.SW0.out1
edge CGRA0.PE_6_9.SW0.in3 CGRA0.PE_6_9.SW0.out2
edge CGRA0.PE_6_9.SW0.in3 CGRA0.PE_6_9.SW0.out3
edge CGRA0.PE_6_9.SW0.in3 CGRA0.PE_6_9.SW0.out4
edge CGRA0.PE_6_9.SW0.in3 CGRA0.PE_6_9.SW0.out5
edge CGRA0.PE_6_9.SW0.in3 CGRA0.PE_6_9.SW0.out6
edge CGRA0.PE_6_9.SW0.in3 CGRA0.PE_6_9.SW0.out7
edge CGRA0.PE_6_9.SW0.in3 CGRA0.PE_6_9.SW0.out8
edge CGRA0.PE_6_9.SW0.in3 CGRA0.PE_6_9.SW0.out0
edge CGRA0.PE_6_9.SW0.in3 CGRA0.PE_6_9.SW0.out1
edge CGRA0.PE_6_9.SW0.in3 CGRA0.PE_6_9.SW0.out2
edge CGRA0.PE_6_9.SW0.in3 CGRA0.PE_6_9.SW0.out3
edge CGRA0.PE_6_9.SW0.in4 CGRA0.PE_6_9.SW0.out0
edge CGRA0.PE_6_9.SW0.in4 CGRA0.PE_6_9.SW0.out1
edge CGRA0.PE_6_9.SW0.in4 CGRA0.PE_6_9.SW0.out2
edge CGRA0.PE_6_9.SW0.in4 CGRA0.PE_6_9.SW0.out3
edge CGRA0.PE_6_9.SW0.in4 CGRA0.PE_6_9.SW0.out4
edge CGRA0.PE_6_9.SW0.in4 CGRA0.PE_6_9.SW0.out5
edge CGRA0.PE_6_9.SW0.in4 CGRA0.PE_6_9.SW0.out6
edge CGRA0.PE_6_9.SW0.in4 CGRA0.PE_6_9.SW0.out7
edge CGRA0.PE_6_9.SW0.in4 CGRA0.PE_6_9.SW0.out8
edge CGRA0.PE_6_9.SW0.in5 CGRA0.PE_6_9.SW0.out0
edge CGRA0.PE_6_9.SW0.in5 CGRA0.PE_6_9.SW0.out1
edge CGRA0.PE_6_9.SW0.in5 CGRA0.PE_6_9.SW0.out2
edge CGRA0.PE_6_9.SW0.in5 CGRA0.PE_6_9.SW0.out3
edge CGRA0.PE_6_9.SW0.in5 CGRA0.PE_6_9.SW0.out4
edge CGRA0.PE_6_9.SW0.in5 CGRA0.PE_6_9.SW0.out5
edge CGRA0.PE_6_9.SW0.in5 CGRA0.PE_6_9.SW0.out6
edge CGRA0.PE_6_9.SW0.in5 CGRA0.PE_6_9.SW0.out7
edge CGRA0.PE_6_9.SW0.in5 CGRA0.PE_6_9.SW0.out8
edge CGRA0.PE_6_9.SW0.in6 CGRA0.PE_6_9.SW0.out0
edge CGRA0.PE_6_9.SW0.in6 CGRA0.PE_6_9.SW0.out1
edge CGRA0.PE_6_9.SW0.in6 CGRA0.PE_6_9.SW0.out2
edge CGRA0.PE_6_9.SW0.in6 CGRA0.PE_6_9.SW0.out3
edge CGRA0.PE_6_9.SW0.in6 CGRA0.PE_6_9.SW0.out4
edge CGRA0.PE_6_9.SW0.in6 CGRA0.PE_6_9.SW0.out5
edge CGRA0.PE_6_9.SW0.in6 CGRA0.PE_6_9.SW0.out6
edge CGRA0.PE_6_9.SW0.in6 CGRA0.PE_6_9.SW0.out7
edge CGRA0.PE_6_9.SW0.in6 CGRA0.PE_6_9.SW0.out8
edge CGRA0.PE_6_9.SW0.out0 CGRA0.PE_6_9.out0
edge CGRA0.PE_6_9.SW0.out1 CGRA0.PE_6_9.out1
edge CGRA0.PE_6_9.SW0.out2 CGRA0.PE_6_9.out2
edge CGRA0.PE_6_9.SW0.out3 CGRA0.PE_6_9.out3
edge CGRA0.PE_6_9.SW0.out4 CGRA0.PE_6_9.FULLCONN_ALU0.in0
edge CGRA0.PE_6_9.SW0.out5 CGRA0.PE_6_9.FULLCONN_ALU0.in1
edge CGRA0.PE_6_9.SW0.out5 CGRA0.PE_6_9.REG0.in0
edge CGRA0.PE_6_9.SW0.out6 CGRA0.PE_6_9.FULLCONN_ALU0.in2
edge CGRA0.PE_6_9.SW0.out6 CGRA0.PE_6_9.REG0.in1
edge CGRA0.PE_6_9.SW0.out7 CGRA0.PE_6_9.REG0.in0
edge CGRA0.PE_6_9.SW0.out8 CGRA0.PE_6_9.REG0.in1
edge CGRA0.PE_6_9.FULLCONN_ALU0.in0 CGRA0.PE_6_9.FULLCONN_ALU0.out0
edge CGRA0.PE_6_9.FULLCONN_ALU0.in0 CGRA0.PE_6_9.FULLCONN_ALU0.out1
edge CGRA0.PE_6_9.FULLCONN_ALU0.in0 CGRA0.PE_6_9.FULLCONN_ALU0.out2
edge CGRA0.PE_6_9.FULLCONN_ALU0.in1 CGRA0.PE_6_9.FULLCONN_ALU0.out0
edge CGRA0.PE_6_9.FULLCONN_ALU0.in1 CGRA0.PE_6_9.FULLCONN_ALU0.out1
edge CGRA0.PE_6_9.FULLCONN_ALU0.in1 CGRA0.PE_6_9.FULLCONN_ALU0.out2
edge CGRA0.PE_6_9.FULLCONN_ALU0.in2 CGRA0.PE_6_9.FULLCONN_ALU0.out0
edge CGRA0.PE_6_9.FULLCONN_ALU0.in2 CGRA0.PE_6_9.FULLCONN_ALU0.out1
edge CGRA0.PE_6_9.FULLCONN_ALU0.in2 CGRA0.PE_6_9.FULLCONN_ALU0.out2
edge CGRA0.PE_6_9.FULLCONN_ALU0.in3 CGRA0.PE_6_9.FULLCONN_ALU0.out0
edge CGRA0.PE_6_9.FULLCONN_ALU0.in3 CGRA0.PE_6_9.FULLCONN_ALU0.out1
edge CGRA0.PE_6_9.FULLCONN_ALU0.in3 CGRA0.PE_6_9.FULLCONN_ALU0.out2
edge CGRA0.PE_6_9.FULLCONN_ALU0.out0 CGRA0.PE_6_9.ALU0.in0
edge CGRA0.PE_6_9.FULLCONN_ALU0.out1 CGRA0.PE_6_9.ALU0.in1
edge CGRA0.PE_6_9.FULLCONN_ALU0.out2 CGRA0.PE_6_9.ALU0.in2
edge CGRA0.PE_7_0.in0 CGRA0.PE_7_0.SW0.in0
edge CGRA0.PE_7_0.in1 CGRA0.PE_7_0.SW0.in1
edge CGRA0.PE_7_0.in2 CGRA0.PE_7_0.SW0.in2
edge CGRA0.PE_7_0.in3 CGRA0.PE_7_0.SW0.in3
edge CGRA0.PE_7_0.out0 CGRA0.PE_6_0.in0
edge CGRA0.PE_7_0.out0 CGRA0.mem_0.in28
edge CGRA0.PE_7_0.out0 CGRA0.mem_10.in28
edge CGRA0.PE_7_0.out1 CGRA0.PE_7_1.in1
edge CGRA0.PE_7_0.out1 CGRA0.mem_0.in29
edge CGRA0.PE_7_0.out1 CGRA0.mem_10.in29
edge CGRA0.PE_7_0.out2 CGRA0.PE_8_0.in2
edge CGRA0.PE_7_0.out2 CGRA0.mem_0.in30
edge CGRA0.PE_7_0.out2 CGRA0.mem_10.in30
edge CGRA0.PE_7_0.out3 CGRA0.mem_0.in31
edge CGRA0.PE_7_0.out3 CGRA0.mem_10.in31
edge CGRA0.PE_7_0.ALU0 CGRA0.PE_7_0.ALU0.out0
edge CGRA0.PE_7_0.ALU0.in0 CGRA0.PE_7_0.ALU0
edge CGRA0.PE_7_0.ALU0.in1 CGRA0.PE_7_0.ALU0
edge CGRA0.PE_7_0.ALU0.in2 CGRA0.PE_7_0.ALU0
edge CGRA0.PE_7_0.ALU0.out0 CGRA0.PE_7_0.SW0.in4
edge CGRA0.PE_7_0.CONST0 CGRA0.PE_7_0.CONST0.out0
edge CGRA0.PE_7_0.CONST0.in0 CGRA0.PE_7_0.CONST0
edge CGRA0.PE_7_0.CONST0.out0 CGRA0.PE_7_0.SW0.in5
edge CGRA0.PE_7_0.CONST0.out0 CGRA0.PE_7_0.FULLCONN_ALU0.in3
edge CGRA0.PE_7_0.REG0 CGRA0.PE_7_0.REG0.out0
edge CGRA0.PE_7_0.REG0.in0 CGRA0.PE_7_0.REG0
edge CGRA0.PE_7_0.REG0.in1 CGRA0.PE_7_0.REG0
edge CGRA0.PE_7_0.REG0.out0 CGRA0.PE_7_0.SW0.in5
edge CGRA0.PE_7_0.REG0.out0 CGRA0.PE_7_0.SW0.in6
edge CGRA0.PE_7_0.SW0.in0 CGRA0.PE_7_0.SW0.out0
edge CGRA0.PE_7_0.SW0.in0 CGRA0.PE_7_0.SW0.out1
edge CGRA0.PE_7_0.SW0.in0 CGRA0.PE_7_0.SW0.out2
edge CGRA0.PE_7_0.SW0.in0 CGRA0.PE_7_0.SW0.out3
edge CGRA0.PE_7_0.SW0.in0 CGRA0.PE_7_0.SW0.out4
edge CGRA0.PE_7_0.SW0.in0 CGRA0.PE_7_0.SW0.out5
edge CGRA0.PE_7_0.SW0.in0 CGRA0.PE_7_0.SW0.out6
edge CGRA0.PE_7_0.SW0.in0 CGRA0.PE_7_0.SW0.out7
edge CGRA0.PE_7_0.SW0.in0 CGRA0.PE_7_0.SW0.out8
edge CGRA0.PE_7_0.SW0.in0 CGRA0.PE_7_0.SW0.out0
edge CGRA0.PE_7_0.SW0.in0 CGRA0.PE_7_0.SW0.out1
edge CGRA0.PE_7_0.SW0.in0 CGRA0.PE_7_0.SW0.out2
edge CGRA0.PE_7_0.SW0.in0 CGRA0.PE_7_0.SW0.out3
edge CGRA0.PE_7_0.SW0.in1 CGRA0.PE_7_0.SW0.out0
edge CGRA0.PE_7_0.SW0.in1 CGRA0.PE_7_0.SW0.out1
edge CGRA0.PE_7_0.SW0.in1 CGRA0.PE_7_0.SW0.out2
edge CGRA0.PE_7_0.SW0.in1 CGRA0.PE_7_0.SW0.out3
edge CGRA0.PE_7_0.SW0.in1 CGRA0.PE_7_0.SW0.out4
edge CGRA0.PE_7_0.SW0.in1 CGRA0.PE_7_0.SW0.out5
edge CGRA0.PE_7_0.SW0.in1 CGRA0.PE_7_0.SW0.out6
edge CGRA0.PE_7_0.SW0.in1 CGRA0.PE_7_0.SW0.out7
edge CGRA0.PE_7_0.SW0.in1 CGRA0.PE_7_0.SW0.out8
edge CGRA0.PE_7_0.SW0.in1 CGRA0.PE_7_0.SW0.out0
edge CGRA0.PE_7_0.SW0.in1 CGRA0.PE_7_0.SW0.out1
edge CGRA0.PE_7_0.SW0.in1 CGRA0.PE_7_0.SW0.out2
edge CGRA0.PE_7_0.SW0.in1 CGRA0.PE_7_0.SW0.out3
edge CGRA0.PE_7_0.SW0.in2 CGRA0.PE_7_0.SW0.out0
edge CGRA0.PE_7_0.SW0.in2 CGRA0.PE_7_0.SW0.out1
edge CGRA0.PE_7_0.SW0.in2 CGRA0.PE_7_0.SW0.out2
edge CGRA0.PE_7_0.SW0.in2 CGRA0.PE_7_0.SW0.out3
edge CGRA0.PE_7_0.SW0.in2 CGRA0.PE_7_0.SW0.out4
edge CGRA0.PE_7_0.SW0.in2 CGRA0.PE_7_0.SW0.out5
edge CGRA0.PE_7_0.SW0.in2 CGRA0.PE_7_0.SW0.out6
edge CGRA0.PE_7_0.SW0.in2 CGRA0.PE_7_0.SW0.out7
edge CGRA0.PE_7_0.SW0.in2 CGRA0.PE_7_0.SW0.out8
edge CGRA0.PE_7_0.SW0.in2 CGRA0.PE_7_0.SW0.out0
edge CGRA0.PE_7_0.SW0.in2 CGRA0.PE_7_0.SW0.out1
edge CGRA0.PE_7_0.SW0.in2 CGRA0.PE_7_0.SW0.out2
edge CGRA0.PE_7_0.SW0.in2 CGRA0.PE_7_0.SW0.out3
edge CGRA0.PE_7_0.SW0.in3 CGRA0.PE_7_0.SW0.out0
edge CGRA0.PE_7_0.SW0.in3 CGRA0.PE_7_0.SW0.out1
edge CGRA0.PE_7_0.SW0.in3 CGRA0.PE_7_0.SW0.out2
edge CGRA0.PE_7_0.SW0.in3 CGRA0.PE_7_0.SW0.out3
edge CGRA0.PE_7_0.SW0.in3 CGRA0.PE_7_0.SW0.out4
edge CGRA0.PE_7_0.SW0.in3 CGRA0.PE_7_0.SW0.out5
edge CGRA0.PE_7_0.SW0.in3 CGRA0.PE_7_0.SW0.out6
edge CGRA0.PE_7_0.SW0.in3 CGRA0.PE_7_0.SW0.out7
edge CGRA0.PE_7_0.SW0.in3 CGRA0.PE_7_0.SW0.out8
edge CGRA0.PE_7_0.SW0.in3 CGRA0.PE_7_0.SW0.out0
edge CGRA0.PE_7_0.SW0.in3 CGRA0.PE_7_0.SW0.out1
edge CGRA0.PE_7_0.SW0.in3 CGRA0.PE_7_0.SW0.out2
edge CGRA0.PE_7_0.SW0.in3 CGRA0.PE_7_0.SW0.out3
edge CGRA0.PE_7_0.SW0.in4 CGRA0.PE_7_0.SW0.out0
edge CGRA0.PE_7_0.SW0.in4 CGRA0.PE_7_0.SW0.out1
edge CGRA0.PE_7_0.SW0.in4 CGRA0.PE_7_0.SW0.out2
edge CGRA0.PE_7_0.SW0.in4 CGRA0.PE_7_0.SW0.out3
edge CGRA0.PE_7_0.SW0.in4 CGRA0.PE_7_0.SW0.out4
edge CGRA0.PE_7_0.SW0.in4 CGRA0.PE_7_0.SW0.out5
edge CGRA0.PE_7_0.SW0.in4 CGRA0.PE_7_0.SW0.out6
edge CGRA0.PE_7_0.SW0.in4 CGRA0.PE_7_0.SW0.out7
edge CGRA0.PE_7_0.SW0.in4 CGRA0.PE_7_0.SW0.out8
edge CGRA0.PE_7_0.SW0.in5 CGRA0.PE_7_0.SW0.out0
edge CGRA0.PE_7_0.SW0.in5 CGRA0.PE_7_0.SW0.out1
edge CGRA0.PE_7_0.SW0.in5 CGRA0.PE_7_0.SW0.out2
edge CGRA0.PE_7_0.SW0.in5 CGRA0.PE_7_0.SW0.out3
edge CGRA0.PE_7_0.SW0.in5 CGRA0.PE_7_0.SW0.out4
edge CGRA0.PE_7_0.SW0.in5 CGRA0.PE_7_0.SW0.out5
edge CGRA0.PE_7_0.SW0.in5 CGRA0.PE_7_0.SW0.out6
edge CGRA0.PE_7_0.SW0.in5 CGRA0.PE_7_0.SW0.out7
edge CGRA0.PE_7_0.SW0.in5 CGRA0.PE_7_0.SW0.out8
edge CGRA0.PE_7_0.SW0.in6 CGRA0.PE_7_0.SW0.out0
edge CGRA0.PE_7_0.SW0.in6 CGRA0.PE_7_0.SW0.out1
edge CGRA0.PE_7_0.SW0.in6 CGRA0.PE_7_0.SW0.out2
edge CGRA0.PE_7_0.SW0.in6 CGRA0.PE_7_0.SW0.out3
edge CGRA0.PE_7_0.SW0.in6 CGRA0.PE_7_0.SW0.out4
edge CGRA0.PE_7_0.SW0.in6 CGRA0.PE_7_0.SW0.out5
edge CGRA0.PE_7_0.SW0.in6 CGRA0.PE_7_0.SW0.out6
edge CGRA0.PE_7_0.SW0.in6 CGRA0.PE_7_0.SW0.out7
edge CGRA0.PE_7_0.SW0.in6 CGRA0.PE_7_0.SW0.out8
edge CGRA0.PE_7_0.SW0.out0 CGRA0.PE_7_0.out0
edge CGRA0.PE_7_0.SW0.out1 CGRA0.PE_7_0.out1
edge CGRA0.PE_7_0.SW0.out2 CGRA0.PE_7_0.out2
edge CGRA0.PE_7_0.SW0.out3 CGRA0.PE_7_0.out3
edge CGRA0.PE_7_0.SW0.out4 CGRA0.PE_7_0.FULLCONN_ALU0.in0
edge CGRA0.PE_7_0.SW0.out5 CGRA0.PE_7_0.FULLCONN_ALU0.in1
edge CGRA0.PE_7_0.SW0.out5 CGRA0.PE_7_0.REG0.in0
edge CGRA0.PE_7_0.SW0.out6 CGRA0.PE_7_0.FULLCONN_ALU0.in2
edge CGRA0.PE_7_0.SW0.out6 CGRA0.PE_7_0.REG0.in1
edge CGRA0.PE_7_0.SW0.out7 CGRA0.PE_7_0.REG0.in0
edge CGRA0.PE_7_0.SW0.out8 CGRA0.PE_7_0.REG0.in1
edge CGRA0.PE_7_0.FULLCONN_ALU0.in0 CGRA0.PE_7_0.FULLCONN_ALU0.out0
edge CGRA0.PE_7_0.FULLCONN_ALU0.in0 CGRA0.PE_7_0.FULLCONN_ALU0.out1
edge CGRA0.PE_7_0.FULLCONN_ALU0.in0 CGRA0.PE_7_0.FULLCONN_ALU0.out2
edge CGRA0.PE_7_0.FULLCONN_ALU0.in1 CGRA0.PE_7_0.FULLCONN_ALU0.out0
edge CGRA0.PE_7_0.FULLCONN_ALU0.in1 CGRA0.PE_7_0.FULLCONN_ALU0.out1
edge CGRA0.PE_7_0.FULLCONN_ALU0.in1 CGRA0.PE_7_0.FULLCONN_ALU0.out2
edge CGRA0.PE_7_0.FULLCONN_ALU0.in2 CGRA0.PE_7_0.FULLCONN_ALU0.out0
edge CGRA0.PE_7_0.FULLCONN_ALU0.in2 CGRA0.PE_7_0.FULLCONN_ALU0.out1
edge CGRA0.PE_7_0.FULLCONN_ALU0.in2 CGRA0.PE_7_0.FULLCONN_ALU0.out2
edge CGRA0.PE_7_0.FULLCONN_ALU0.in3 CGRA0.PE_7_0.FULLCONN_ALU0.out0
edge CGRA0.PE_7_0.FULLCONN_ALU0.in3 CGRA0.PE_7_0.FULLCONN_ALU0.out1
edge CGRA0.PE_7_0.FULLCONN_ALU0.in3 CGRA0.PE_7_0.FULLCONN_ALU0.out2
edge CGRA0.PE_7_0.FULLCONN_ALU0.out0 CGRA0.PE_7_0.ALU0.in0
edge CGRA0.PE_7_0.FULLCONN_ALU0.out1 CGRA0.PE_7_0.ALU0.in1
edge CGRA0.PE_7_0.FULLCONN_ALU0.out2 CGRA0.PE_7_0.ALU0.in2
edge CGRA0.PE_7_1.in0 CGRA0.PE_7_1.SW0.in0
edge CGRA0.PE_7_1.in1 CGRA0.PE_7_1.SW0.in1
edge CGRA0.PE_7_1.in2 CGRA0.PE_7_1.SW0.in2
edge CGRA0.PE_7_1.in3 CGRA0.PE_7_1.SW0.in3
edge CGRA0.PE_7_1.out0 CGRA0.PE_6_1.in0
edge CGRA0.PE_7_1.out0 CGRA0.mem_0.in28
edge CGRA0.PE_7_1.out0 CGRA0.mem_10.in28
edge CGRA0.PE_7_1.out1 CGRA0.PE_7_2.in1
edge CGRA0.PE_7_1.out1 CGRA0.mem_0.in29
edge CGRA0.PE_7_1.out1 CGRA0.mem_10.in29
edge CGRA0.PE_7_1.out2 CGRA0.PE_8_1.in2
edge CGRA0.PE_7_1.out2 CGRA0.mem_0.in30
edge CGRA0.PE_7_1.out2 CGRA0.mem_10.in30
edge CGRA0.PE_7_1.out3 CGRA0.PE_7_0.in3
edge CGRA0.PE_7_1.out3 CGRA0.mem_0.in31
edge CGRA0.PE_7_1.out3 CGRA0.mem_10.in31
edge CGRA0.PE_7_1.ALU0 CGRA0.PE_7_1.ALU0.out0
edge CGRA0.PE_7_1.ALU0.in0 CGRA0.PE_7_1.ALU0
edge CGRA0.PE_7_1.ALU0.in1 CGRA0.PE_7_1.ALU0
edge CGRA0.PE_7_1.ALU0.in2 CGRA0.PE_7_1.ALU0
edge CGRA0.PE_7_1.ALU0.out0 CGRA0.PE_7_1.SW0.in4
edge CGRA0.PE_7_1.CONST0 CGRA0.PE_7_1.CONST0.out0
edge CGRA0.PE_7_1.CONST0.in0 CGRA0.PE_7_1.CONST0
edge CGRA0.PE_7_1.CONST0.out0 CGRA0.PE_7_1.SW0.in5
edge CGRA0.PE_7_1.CONST0.out0 CGRA0.PE_7_1.FULLCONN_ALU0.in3
edge CGRA0.PE_7_1.REG0 CGRA0.PE_7_1.REG0.out0
edge CGRA0.PE_7_1.REG0.in0 CGRA0.PE_7_1.REG0
edge CGRA0.PE_7_1.REG0.in1 CGRA0.PE_7_1.REG0
edge CGRA0.PE_7_1.REG0.out0 CGRA0.PE_7_1.SW0.in5
edge CGRA0.PE_7_1.REG0.out0 CGRA0.PE_7_1.SW0.in6
edge CGRA0.PE_7_1.SW0.in0 CGRA0.PE_7_1.SW0.out0
edge CGRA0.PE_7_1.SW0.in0 CGRA0.PE_7_1.SW0.out1
edge CGRA0.PE_7_1.SW0.in0 CGRA0.PE_7_1.SW0.out2
edge CGRA0.PE_7_1.SW0.in0 CGRA0.PE_7_1.SW0.out3
edge CGRA0.PE_7_1.SW0.in0 CGRA0.PE_7_1.SW0.out4
edge CGRA0.PE_7_1.SW0.in0 CGRA0.PE_7_1.SW0.out5
edge CGRA0.PE_7_1.SW0.in0 CGRA0.PE_7_1.SW0.out6
edge CGRA0.PE_7_1.SW0.in0 CGRA0.PE_7_1.SW0.out7
edge CGRA0.PE_7_1.SW0.in0 CGRA0.PE_7_1.SW0.out8
edge CGRA0.PE_7_1.SW0.in0 CGRA0.PE_7_1.SW0.out0
edge CGRA0.PE_7_1.SW0.in0 CGRA0.PE_7_1.SW0.out1
edge CGRA0.PE_7_1.SW0.in0 CGRA0.PE_7_1.SW0.out2
edge CGRA0.PE_7_1.SW0.in0 CGRA0.PE_7_1.SW0.out3
edge CGRA0.PE_7_1.SW0.in1 CGRA0.PE_7_1.SW0.out0
edge CGRA0.PE_7_1.SW0.in1 CGRA0.PE_7_1.SW0.out1
edge CGRA0.PE_7_1.SW0.in1 CGRA0.PE_7_1.SW0.out2
edge CGRA0.PE_7_1.SW0.in1 CGRA0.PE_7_1.SW0.out3
edge CGRA0.PE_7_1.SW0.in1 CGRA0.PE_7_1.SW0.out4
edge CGRA0.PE_7_1.SW0.in1 CGRA0.PE_7_1.SW0.out5
edge CGRA0.PE_7_1.SW0.in1 CGRA0.PE_7_1.SW0.out6
edge CGRA0.PE_7_1.SW0.in1 CGRA0.PE_7_1.SW0.out7
edge CGRA0.PE_7_1.SW0.in1 CGRA0.PE_7_1.SW0.out8
edge CGRA0.PE_7_1.SW0.in1 CGRA0.PE_7_1.SW0.out0
edge CGRA0.PE_7_1.SW0.in1 CGRA0.PE_7_1.SW0.out1
edge CGRA0.PE_7_1.SW0.in1 CGRA0.PE_7_1.SW0.out2
edge CGRA0.PE_7_1.SW0.in1 CGRA0.PE_7_1.SW0.out3
edge CGRA0.PE_7_1.SW0.in2 CGRA0.PE_7_1.SW0.out0
edge CGRA0.PE_7_1.SW0.in2 CGRA0.PE_7_1.SW0.out1
edge CGRA0.PE_7_1.SW0.in2 CGRA0.PE_7_1.SW0.out2
edge CGRA0.PE_7_1.SW0.in2 CGRA0.PE_7_1.SW0.out3
edge CGRA0.PE_7_1.SW0.in2 CGRA0.PE_7_1.SW0.out4
edge CGRA0.PE_7_1.SW0.in2 CGRA0.PE_7_1.SW0.out5
edge CGRA0.PE_7_1.SW0.in2 CGRA0.PE_7_1.SW0.out6
edge CGRA0.PE_7_1.SW0.in2 CGRA0.PE_7_1.SW0.out7
edge CGRA0.PE_7_1.SW0.in2 CGRA0.PE_7_1.SW0.out8
edge CGRA0.PE_7_1.SW0.in2 CGRA0.PE_7_1.SW0.out0
edge CGRA0.PE_7_1.SW0.in2 CGRA0.PE_7_1.SW0.out1
edge CGRA0.PE_7_1.SW0.in2 CGRA0.PE_7_1.SW0.out2
edge CGRA0.PE_7_1.SW0.in2 CGRA0.PE_7_1.SW0.out3
edge CGRA0.PE_7_1.SW0.in3 CGRA0.PE_7_1.SW0.out0
edge CGRA0.PE_7_1.SW0.in3 CGRA0.PE_7_1.SW0.out1
edge CGRA0.PE_7_1.SW0.in3 CGRA0.PE_7_1.SW0.out2
edge CGRA0.PE_7_1.SW0.in3 CGRA0.PE_7_1.SW0.out3
edge CGRA0.PE_7_1.SW0.in3 CGRA0.PE_7_1.SW0.out4
edge CGRA0.PE_7_1.SW0.in3 CGRA0.PE_7_1.SW0.out5
edge CGRA0.PE_7_1.SW0.in3 CGRA0.PE_7_1.SW0.out6
edge CGRA0.PE_7_1.SW0.in3 CGRA0.PE_7_1.SW0.out7
edge CGRA0.PE_7_1.SW0.in3 CGRA0.PE_7_1.SW0.out8
edge CGRA0.PE_7_1.SW0.in3 CGRA0.PE_7_1.SW0.out0
edge CGRA0.PE_7_1.SW0.in3 CGRA0.PE_7_1.SW0.out1
edge CGRA0.PE_7_1.SW0.in3 CGRA0.PE_7_1.SW0.out2
edge CGRA0.PE_7_1.SW0.in3 CGRA0.PE_7_1.SW0.out3
edge CGRA0.PE_7_1.SW0.in4 CGRA0.PE_7_1.SW0.out0
edge CGRA0.PE_7_1.SW0.in4 CGRA0.PE_7_1.SW0.out1
edge CGRA0.PE_7_1.SW0.in4 CGRA0.PE_7_1.SW0.out2
edge CGRA0.PE_7_1.SW0.in4 CGRA0.PE_7_1.SW0.out3
edge CGRA0.PE_7_1.SW0.in4 CGRA0.PE_7_1.SW0.out4
edge CGRA0.PE_7_1.SW0.in4 CGRA0.PE_7_1.SW0.out5
edge CGRA0.PE_7_1.SW0.in4 CGRA0.PE_7_1.SW0.out6
edge CGRA0.PE_7_1.SW0.in4 CGRA0.PE_7_1.SW0.out7
edge CGRA0.PE_7_1.SW0.in4 CGRA0.PE_7_1.SW0.out8
edge CGRA0.PE_7_1.SW0.in5 CGRA0.PE_7_1.SW0.out0
edge CGRA0.PE_7_1.SW0.in5 CGRA0.PE_7_1.SW0.out1
edge CGRA0.PE_7_1.SW0.in5 CGRA0.PE_7_1.SW0.out2
edge CGRA0.PE_7_1.SW0.in5 CGRA0.PE_7_1.SW0.out3
edge CGRA0.PE_7_1.SW0.in5 CGRA0.PE_7_1.SW0.out4
edge CGRA0.PE_7_1.SW0.in5 CGRA0.PE_7_1.SW0.out5
edge CGRA0.PE_7_1.SW0.in5 CGRA0.PE_7_1.SW0.out6
edge CGRA0.PE_7_1.SW0.in5 CGRA0.PE_7_1.SW0.out7
edge CGRA0.PE_7_1.SW0.in5 CGRA0.PE_7_1.SW0.out8
edge CGRA0.PE_7_1.SW0.in6 CGRA0.PE_7_1.SW0.out0
edge CGRA0.PE_7_1.SW0.in6 CGRA0.PE_7_1.SW0.out1
edge CGRA0.PE_7_1.SW0.in6 CGRA0.PE_7_1.SW0.out2
edge CGRA0.PE_7_1.SW0.in6 CGRA0.PE_7_1.SW0.out3
edge CGRA0.PE_7_1.SW0.in6 CGRA0.PE_7_1.SW0.out4
edge CGRA0.PE_7_1.SW0.in6 CGRA0.PE_7_1.SW0.out5
edge CGRA0.PE_7_1.SW0.in6 CGRA0.PE_7_1.SW0.out6
edge CGRA0.PE_7_1.SW0.in6 CGRA0.PE_7_1.SW0.out7
edge CGRA0.PE_7_1.SW0.in6 CGRA0.PE_7_1.SW0.out8
edge CGRA0.PE_7_1.SW0.out0 CGRA0.PE_7_1.out0
edge CGRA0.PE_7_1.SW0.out1 CGRA0.PE_7_1.out1
edge CGRA0.PE_7_1.SW0.out2 CGRA0.PE_7_1.out2
edge CGRA0.PE_7_1.SW0.out3 CGRA0.PE_7_1.out3
edge CGRA0.PE_7_1.SW0.out4 CGRA0.PE_7_1.FULLCONN_ALU0.in0
edge CGRA0.PE_7_1.SW0.out5 CGRA0.PE_7_1.FULLCONN_ALU0.in1
edge CGRA0.PE_7_1.SW0.out5 CGRA0.PE_7_1.REG0.in0
edge CGRA0.PE_7_1.SW0.out6 CGRA0.PE_7_1.FULLCONN_ALU0.in2
edge CGRA0.PE_7_1.SW0.out6 CGRA0.PE_7_1.REG0.in1
edge CGRA0.PE_7_1.SW0.out7 CGRA0.PE_7_1.REG0.in0
edge CGRA0.PE_7_1.SW0.out8 CGRA0.PE_7_1.REG0.in1
edge CGRA0.PE_7_1.FULLCONN_ALU0.in0 CGRA0.PE_7_1.FULLCONN_ALU0.out0
edge CGRA0.PE_7_1.FULLCONN_ALU0.in0 CGRA0.PE_7_1.FULLCONN_ALU0.out1
edge CGRA0.PE_7_1.FULLCONN_ALU0.in0 CGRA0.PE_7_1.FULLCONN_ALU0.out2
edge CGRA0.PE_7_1.FULLCONN_ALU0.in1 CGRA0.PE_7_1.FULLCONN_ALU0.out0
edge CGRA0.PE_7_1.FULLCONN_ALU0.in1 CGRA0.PE_7_1.FULLCONN_ALU0.out1
edge CGRA0.PE_7_1.FULLCONN_ALU0.in1 CGRA0.PE_7_1.FULLCONN_ALU0.out2
edge CGRA0.PE_7_1.FULLCONN_ALU0.in2 CGRA0.PE_7_1.FULLCONN_ALU0.out0
edge CGRA0.PE_7_1.FULLCONN_ALU0.in2 CGRA0.PE_7_1.FULLCONN_ALU0.out1
edge CGRA0.PE_7_1.FULLCONN_ALU0.in2 CGRA0.PE_7_1.FULLCONN_ALU0.out2
edge CGRA0.PE_7_1.FULLCONN_ALU0.in3 CGRA0.PE_7_1.FULLCONN_ALU0.out0
edge CGRA0.PE_7_1.FULLCONN_ALU0.in3 CGRA0.PE_7_1.FULLCONN_ALU0.out1
edge CGRA0.PE_7_1.FULLCONN_ALU0.in3 CGRA0.PE_7_1.FULLCONN_ALU0.out2
edge CGRA0.PE_7_1.FULLCONN_ALU0.out0 CGRA0.PE_7_1.ALU0.in0
edge CGRA0.PE_7_1.FULLCONN_ALU0.out1 CGRA0.PE_7_1.ALU0.in1
edge CGRA0.PE_7_1.FULLCONN_ALU0.out2 CGRA0.PE_7_1.ALU0.in2
edge CGRA0.PE_7_2.in0 CGRA0.PE_7_2.SW0.in0
edge CGRA0.PE_7_2.in1 CGRA0.PE_7_2.SW0.in1
edge CGRA0.PE_7_2.in2 CGRA0.PE_7_2.SW0.in2
edge CGRA0.PE_7_2.in3 CGRA0.PE_7_2.SW0.in3
edge CGRA0.PE_7_2.out0 CGRA0.PE_6_2.in0
edge CGRA0.PE_7_2.out0 CGRA0.mem_0.in28
edge CGRA0.PE_7_2.out0 CGRA0.mem_10.in28
edge CGRA0.PE_7_2.out1 CGRA0.PE_7_3.in1
edge CGRA0.PE_7_2.out1 CGRA0.mem_0.in29
edge CGRA0.PE_7_2.out1 CGRA0.mem_10.in29
edge CGRA0.PE_7_2.out2 CGRA0.PE_8_2.in2
edge CGRA0.PE_7_2.out2 CGRA0.mem_0.in30
edge CGRA0.PE_7_2.out2 CGRA0.mem_10.in30
edge CGRA0.PE_7_2.out3 CGRA0.PE_7_1.in3
edge CGRA0.PE_7_2.out3 CGRA0.mem_0.in31
edge CGRA0.PE_7_2.out3 CGRA0.mem_10.in31
edge CGRA0.PE_7_2.ALU0 CGRA0.PE_7_2.ALU0.out0
edge CGRA0.PE_7_2.ALU0.in0 CGRA0.PE_7_2.ALU0
edge CGRA0.PE_7_2.ALU0.in1 CGRA0.PE_7_2.ALU0
edge CGRA0.PE_7_2.ALU0.in2 CGRA0.PE_7_2.ALU0
edge CGRA0.PE_7_2.ALU0.out0 CGRA0.PE_7_2.SW0.in4
edge CGRA0.PE_7_2.CONST0 CGRA0.PE_7_2.CONST0.out0
edge CGRA0.PE_7_2.CONST0.in0 CGRA0.PE_7_2.CONST0
edge CGRA0.PE_7_2.CONST0.out0 CGRA0.PE_7_2.SW0.in5
edge CGRA0.PE_7_2.CONST0.out0 CGRA0.PE_7_2.FULLCONN_ALU0.in3
edge CGRA0.PE_7_2.REG0 CGRA0.PE_7_2.REG0.out0
edge CGRA0.PE_7_2.REG0.in0 CGRA0.PE_7_2.REG0
edge CGRA0.PE_7_2.REG0.in1 CGRA0.PE_7_2.REG0
edge CGRA0.PE_7_2.REG0.out0 CGRA0.PE_7_2.SW0.in5
edge CGRA0.PE_7_2.REG0.out0 CGRA0.PE_7_2.SW0.in6
edge CGRA0.PE_7_2.SW0.in0 CGRA0.PE_7_2.SW0.out0
edge CGRA0.PE_7_2.SW0.in0 CGRA0.PE_7_2.SW0.out1
edge CGRA0.PE_7_2.SW0.in0 CGRA0.PE_7_2.SW0.out2
edge CGRA0.PE_7_2.SW0.in0 CGRA0.PE_7_2.SW0.out3
edge CGRA0.PE_7_2.SW0.in0 CGRA0.PE_7_2.SW0.out4
edge CGRA0.PE_7_2.SW0.in0 CGRA0.PE_7_2.SW0.out5
edge CGRA0.PE_7_2.SW0.in0 CGRA0.PE_7_2.SW0.out6
edge CGRA0.PE_7_2.SW0.in0 CGRA0.PE_7_2.SW0.out7
edge CGRA0.PE_7_2.SW0.in0 CGRA0.PE_7_2.SW0.out8
edge CGRA0.PE_7_2.SW0.in0 CGRA0.PE_7_2.SW0.out0
edge CGRA0.PE_7_2.SW0.in0 CGRA0.PE_7_2.SW0.out1
edge CGRA0.PE_7_2.SW0.in0 CGRA0.PE_7_2.SW0.out2
edge CGRA0.PE_7_2.SW0.in0 CGRA0.PE_7_2.SW0.out3
edge CGRA0.PE_7_2.SW0.in1 CGRA0.PE_7_2.SW0.out0
edge CGRA0.PE_7_2.SW0.in1 CGRA0.PE_7_2.SW0.out1
edge CGRA0.PE_7_2.SW0.in1 CGRA0.PE_7_2.SW0.out2
edge CGRA0.PE_7_2.SW0.in1 CGRA0.PE_7_2.SW0.out3
edge CGRA0.PE_7_2.SW0.in1 CGRA0.PE_7_2.SW0.out4
edge CGRA0.PE_7_2.SW0.in1 CGRA0.PE_7_2.SW0.out5
edge CGRA0.PE_7_2.SW0.in1 CGRA0.PE_7_2.SW0.out6
edge CGRA0.PE_7_2.SW0.in1 CGRA0.PE_7_2.SW0.out7
edge CGRA0.PE_7_2.SW0.in1 CGRA0.PE_7_2.SW0.out8
edge CGRA0.PE_7_2.SW0.in1 CGRA0.PE_7_2.SW0.out0
edge CGRA0.PE_7_2.SW0.in1 CGRA0.PE_7_2.SW0.out1
edge CGRA0.PE_7_2.SW0.in1 CGRA0.PE_7_2.SW0.out2
edge CGRA0.PE_7_2.SW0.in1 CGRA0.PE_7_2.SW0.out3
edge CGRA0.PE_7_2.SW0.in2 CGRA0.PE_7_2.SW0.out0
edge CGRA0.PE_7_2.SW0.in2 CGRA0.PE_7_2.SW0.out1
edge CGRA0.PE_7_2.SW0.in2 CGRA0.PE_7_2.SW0.out2
edge CGRA0.PE_7_2.SW0.in2 CGRA0.PE_7_2.SW0.out3
edge CGRA0.PE_7_2.SW0.in2 CGRA0.PE_7_2.SW0.out4
edge CGRA0.PE_7_2.SW0.in2 CGRA0.PE_7_2.SW0.out5
edge CGRA0.PE_7_2.SW0.in2 CGRA0.PE_7_2.SW0.out6
edge CGRA0.PE_7_2.SW0.in2 CGRA0.PE_7_2.SW0.out7
edge CGRA0.PE_7_2.SW0.in2 CGRA0.PE_7_2.SW0.out8
edge CGRA0.PE_7_2.SW0.in2 CGRA0.PE_7_2.SW0.out0
edge CGRA0.PE_7_2.SW0.in2 CGRA0.PE_7_2.SW0.out1
edge CGRA0.PE_7_2.SW0.in2 CGRA0.PE_7_2.SW0.out2
edge CGRA0.PE_7_2.SW0.in2 CGRA0.PE_7_2.SW0.out3
edge CGRA0.PE_7_2.SW0.in3 CGRA0.PE_7_2.SW0.out0
edge CGRA0.PE_7_2.SW0.in3 CGRA0.PE_7_2.SW0.out1
edge CGRA0.PE_7_2.SW0.in3 CGRA0.PE_7_2.SW0.out2
edge CGRA0.PE_7_2.SW0.in3 CGRA0.PE_7_2.SW0.out3
edge CGRA0.PE_7_2.SW0.in3 CGRA0.PE_7_2.SW0.out4
edge CGRA0.PE_7_2.SW0.in3 CGRA0.PE_7_2.SW0.out5
edge CGRA0.PE_7_2.SW0.in3 CGRA0.PE_7_2.SW0.out6
edge CGRA0.PE_7_2.SW0.in3 CGRA0.PE_7_2.SW0.out7
edge CGRA0.PE_7_2.SW0.in3 CGRA0.PE_7_2.SW0.out8
edge CGRA0.PE_7_2.SW0.in3 CGRA0.PE_7_2.SW0.out0
edge CGRA0.PE_7_2.SW0.in3 CGRA0.PE_7_2.SW0.out1
edge CGRA0.PE_7_2.SW0.in3 CGRA0.PE_7_2.SW0.out2
edge CGRA0.PE_7_2.SW0.in3 CGRA0.PE_7_2.SW0.out3
edge CGRA0.PE_7_2.SW0.in4 CGRA0.PE_7_2.SW0.out0
edge CGRA0.PE_7_2.SW0.in4 CGRA0.PE_7_2.SW0.out1
edge CGRA0.PE_7_2.SW0.in4 CGRA0.PE_7_2.SW0.out2
edge CGRA0.PE_7_2.SW0.in4 CGRA0.PE_7_2.SW0.out3
edge CGRA0.PE_7_2.SW0.in4 CGRA0.PE_7_2.SW0.out4
edge CGRA0.PE_7_2.SW0.in4 CGRA0.PE_7_2.SW0.out5
edge CGRA0.PE_7_2.SW0.in4 CGRA0.PE_7_2.SW0.out6
edge CGRA0.PE_7_2.SW0.in4 CGRA0.PE_7_2.SW0.out7
edge CGRA0.PE_7_2.SW0.in4 CGRA0.PE_7_2.SW0.out8
edge CGRA0.PE_7_2.SW0.in5 CGRA0.PE_7_2.SW0.out0
edge CGRA0.PE_7_2.SW0.in5 CGRA0.PE_7_2.SW0.out1
edge CGRA0.PE_7_2.SW0.in5 CGRA0.PE_7_2.SW0.out2
edge CGRA0.PE_7_2.SW0.in5 CGRA0.PE_7_2.SW0.out3
edge CGRA0.PE_7_2.SW0.in5 CGRA0.PE_7_2.SW0.out4
edge CGRA0.PE_7_2.SW0.in5 CGRA0.PE_7_2.SW0.out5
edge CGRA0.PE_7_2.SW0.in5 CGRA0.PE_7_2.SW0.out6
edge CGRA0.PE_7_2.SW0.in5 CGRA0.PE_7_2.SW0.out7
edge CGRA0.PE_7_2.SW0.in5 CGRA0.PE_7_2.SW0.out8
edge CGRA0.PE_7_2.SW0.in6 CGRA0.PE_7_2.SW0.out0
edge CGRA0.PE_7_2.SW0.in6 CGRA0.PE_7_2.SW0.out1
edge CGRA0.PE_7_2.SW0.in6 CGRA0.PE_7_2.SW0.out2
edge CGRA0.PE_7_2.SW0.in6 CGRA0.PE_7_2.SW0.out3
edge CGRA0.PE_7_2.SW0.in6 CGRA0.PE_7_2.SW0.out4
edge CGRA0.PE_7_2.SW0.in6 CGRA0.PE_7_2.SW0.out5
edge CGRA0.PE_7_2.SW0.in6 CGRA0.PE_7_2.SW0.out6
edge CGRA0.PE_7_2.SW0.in6 CGRA0.PE_7_2.SW0.out7
edge CGRA0.PE_7_2.SW0.in6 CGRA0.PE_7_2.SW0.out8
edge CGRA0.PE_7_2.SW0.out0 CGRA0.PE_7_2.out0
edge CGRA0.PE_7_2.SW0.out1 CGRA0.PE_7_2.out1
edge CGRA0.PE_7_2.SW0.out2 CGRA0.PE_7_2.out2
edge CGRA0.PE_7_2.SW0.out3 CGRA0.PE_7_2.out3
edge CGRA0.PE_7_2.SW0.out4 CGRA0.PE_7_2.FULLCONN_ALU0.in0
edge CGRA0.PE_7_2.SW0.out5 CGRA0.PE_7_2.FULLCONN_ALU0.in1
edge CGRA0.PE_7_2.SW0.out5 CGRA0.PE_7_2.REG0.in0
edge CGRA0.PE_7_2.SW0.out6 CGRA0.PE_7_2.FULLCONN_ALU0.in2
edge CGRA0.PE_7_2.SW0.out6 CGRA0.PE_7_2.REG0.in1
edge CGRA0.PE_7_2.SW0.out7 CGRA0.PE_7_2.REG0.in0
edge CGRA0.PE_7_2.SW0.out8 CGRA0.PE_7_2.REG0.in1
edge CGRA0.PE_7_2.FULLCONN_ALU0.in0 CGRA0.PE_7_2.FULLCONN_ALU0.out0
edge CGRA0.PE_7_2.FULLCONN_ALU0.in0 CGRA0.PE_7_2.FULLCONN_ALU0.out1
edge CGRA0.PE_7_2.FULLCONN_ALU0.in0 CGRA0.PE_7_2.FULLCONN_ALU0.out2
edge CGRA0.PE_7_2.FULLCONN_ALU0.in1 CGRA0.PE_7_2.FULLCONN_ALU0.out0
edge CGRA0.PE_7_2.FULLCONN_ALU0.in1 CGRA0.PE_7_2.FULLCONN_ALU0.out1
edge CGRA0.PE_7_2.FULLCONN_ALU0.in1 CGRA0.PE_7_2.FULLCONN_ALU0.out2
edge CGRA0.PE_7_2.FULLCONN_ALU0.in2 CGRA0.PE_7_2.FULLCONN_ALU0.out0
edge CGRA0.PE_7_2.FULLCONN_ALU0.in2 CGRA0.PE_7_2.FULLCONN_ALU0.out1
edge CGRA0.PE_7_2.FULLCONN_ALU0.in2 CGRA0.PE_7_2.FULLCONN_ALU0.out2
edge CGRA0.PE_7_2.FULLCONN_ALU0.in3 CGRA0.PE_7_2.FULLCONN_ALU0.out0
edge CGRA0.PE_7_2.FULLCONN_ALU0.in3 CGRA0.PE_7_2.FULLCONN_ALU0.out1
edge CGRA0.PE_7_2.FULLCONN_ALU0.in3 CGRA0.PE_7_2.FULLCONN_ALU0.out2
edge CGRA0.PE_7_2.FULLCONN_ALU0.out0 CGRA0.PE_7_2.ALU0.in0
edge CGRA0.PE_7_2.FULLCONN_ALU0.out1 CGRA0.PE_7_2.ALU0.in1
edge CGRA0.PE_7_2.FULLCONN_ALU0.out2 CGRA0.PE_7_2.ALU0.in2
edge CGRA0.PE_7_3.in0 CGRA0.PE_7_3.SW0.in0
edge CGRA0.PE_7_3.in1 CGRA0.PE_7_3.SW0.in1
edge CGRA0.PE_7_3.in2 CGRA0.PE_7_3.SW0.in2
edge CGRA0.PE_7_3.in3 CGRA0.PE_7_3.SW0.in3
edge CGRA0.PE_7_3.out0 CGRA0.PE_6_3.in0
edge CGRA0.PE_7_3.out0 CGRA0.mem_0.in28
edge CGRA0.PE_7_3.out0 CGRA0.mem_10.in28
edge CGRA0.PE_7_3.out1 CGRA0.PE_7_4.in1
edge CGRA0.PE_7_3.out1 CGRA0.mem_0.in29
edge CGRA0.PE_7_3.out1 CGRA0.mem_10.in29
edge CGRA0.PE_7_3.out2 CGRA0.PE_8_3.in2
edge CGRA0.PE_7_3.out2 CGRA0.mem_0.in30
edge CGRA0.PE_7_3.out2 CGRA0.mem_10.in30
edge CGRA0.PE_7_3.out3 CGRA0.PE_7_2.in3
edge CGRA0.PE_7_3.out3 CGRA0.mem_0.in31
edge CGRA0.PE_7_3.out3 CGRA0.mem_10.in31
edge CGRA0.PE_7_3.ALU0 CGRA0.PE_7_3.ALU0.out0
edge CGRA0.PE_7_3.ALU0.in0 CGRA0.PE_7_3.ALU0
edge CGRA0.PE_7_3.ALU0.in1 CGRA0.PE_7_3.ALU0
edge CGRA0.PE_7_3.ALU0.in2 CGRA0.PE_7_3.ALU0
edge CGRA0.PE_7_3.ALU0.out0 CGRA0.PE_7_3.SW0.in4
edge CGRA0.PE_7_3.CONST0 CGRA0.PE_7_3.CONST0.out0
edge CGRA0.PE_7_3.CONST0.in0 CGRA0.PE_7_3.CONST0
edge CGRA0.PE_7_3.CONST0.out0 CGRA0.PE_7_3.SW0.in5
edge CGRA0.PE_7_3.CONST0.out0 CGRA0.PE_7_3.FULLCONN_ALU0.in3
edge CGRA0.PE_7_3.REG0 CGRA0.PE_7_3.REG0.out0
edge CGRA0.PE_7_3.REG0.in0 CGRA0.PE_7_3.REG0
edge CGRA0.PE_7_3.REG0.in1 CGRA0.PE_7_3.REG0
edge CGRA0.PE_7_3.REG0.out0 CGRA0.PE_7_3.SW0.in5
edge CGRA0.PE_7_3.REG0.out0 CGRA0.PE_7_3.SW0.in6
edge CGRA0.PE_7_3.SW0.in0 CGRA0.PE_7_3.SW0.out0
edge CGRA0.PE_7_3.SW0.in0 CGRA0.PE_7_3.SW0.out1
edge CGRA0.PE_7_3.SW0.in0 CGRA0.PE_7_3.SW0.out2
edge CGRA0.PE_7_3.SW0.in0 CGRA0.PE_7_3.SW0.out3
edge CGRA0.PE_7_3.SW0.in0 CGRA0.PE_7_3.SW0.out4
edge CGRA0.PE_7_3.SW0.in0 CGRA0.PE_7_3.SW0.out5
edge CGRA0.PE_7_3.SW0.in0 CGRA0.PE_7_3.SW0.out6
edge CGRA0.PE_7_3.SW0.in0 CGRA0.PE_7_3.SW0.out7
edge CGRA0.PE_7_3.SW0.in0 CGRA0.PE_7_3.SW0.out8
edge CGRA0.PE_7_3.SW0.in0 CGRA0.PE_7_3.SW0.out0
edge CGRA0.PE_7_3.SW0.in0 CGRA0.PE_7_3.SW0.out1
edge CGRA0.PE_7_3.SW0.in0 CGRA0.PE_7_3.SW0.out2
edge CGRA0.PE_7_3.SW0.in0 CGRA0.PE_7_3.SW0.out3
edge CGRA0.PE_7_3.SW0.in1 CGRA0.PE_7_3.SW0.out0
edge CGRA0.PE_7_3.SW0.in1 CGRA0.PE_7_3.SW0.out1
edge CGRA0.PE_7_3.SW0.in1 CGRA0.PE_7_3.SW0.out2
edge CGRA0.PE_7_3.SW0.in1 CGRA0.PE_7_3.SW0.out3
edge CGRA0.PE_7_3.SW0.in1 CGRA0.PE_7_3.SW0.out4
edge CGRA0.PE_7_3.SW0.in1 CGRA0.PE_7_3.SW0.out5
edge CGRA0.PE_7_3.SW0.in1 CGRA0.PE_7_3.SW0.out6
edge CGRA0.PE_7_3.SW0.in1 CGRA0.PE_7_3.SW0.out7
edge CGRA0.PE_7_3.SW0.in1 CGRA0.PE_7_3.SW0.out8
edge CGRA0.PE_7_3.SW0.in1 CGRA0.PE_7_3.SW0.out0
edge CGRA0.PE_7_3.SW0.in1 CGRA0.PE_7_3.SW0.out1
edge CGRA0.PE_7_3.SW0.in1 CGRA0.PE_7_3.SW0.out2
edge CGRA0.PE_7_3.SW0.in1 CGRA0.PE_7_3.SW0.out3
edge CGRA0.PE_7_3.SW0.in2 CGRA0.PE_7_3.SW0.out0
edge CGRA0.PE_7_3.SW0.in2 CGRA0.PE_7_3.SW0.out1
edge CGRA0.PE_7_3.SW0.in2 CGRA0.PE_7_3.SW0.out2
edge CGRA0.PE_7_3.SW0.in2 CGRA0.PE_7_3.SW0.out3
edge CGRA0.PE_7_3.SW0.in2 CGRA0.PE_7_3.SW0.out4
edge CGRA0.PE_7_3.SW0.in2 CGRA0.PE_7_3.SW0.out5
edge CGRA0.PE_7_3.SW0.in2 CGRA0.PE_7_3.SW0.out6
edge CGRA0.PE_7_3.SW0.in2 CGRA0.PE_7_3.SW0.out7
edge CGRA0.PE_7_3.SW0.in2 CGRA0.PE_7_3.SW0.out8
edge CGRA0.PE_7_3.SW0.in2 CGRA0.PE_7_3.SW0.out0
edge CGRA0.PE_7_3.SW0.in2 CGRA0.PE_7_3.SW0.out1
edge CGRA0.PE_7_3.SW0.in2 CGRA0.PE_7_3.SW0.out2
edge CGRA0.PE_7_3.SW0.in2 CGRA0.PE_7_3.SW0.out3
edge CGRA0.PE_7_3.SW0.in3 CGRA0.PE_7_3.SW0.out0
edge CGRA0.PE_7_3.SW0.in3 CGRA0.PE_7_3.SW0.out1
edge CGRA0.PE_7_3.SW0.in3 CGRA0.PE_7_3.SW0.out2
edge CGRA0.PE_7_3.SW0.in3 CGRA0.PE_7_3.SW0.out3
edge CGRA0.PE_7_3.SW0.in3 CGRA0.PE_7_3.SW0.out4
edge CGRA0.PE_7_3.SW0.in3 CGRA0.PE_7_3.SW0.out5
edge CGRA0.PE_7_3.SW0.in3 CGRA0.PE_7_3.SW0.out6
edge CGRA0.PE_7_3.SW0.in3 CGRA0.PE_7_3.SW0.out7
edge CGRA0.PE_7_3.SW0.in3 CGRA0.PE_7_3.SW0.out8
edge CGRA0.PE_7_3.SW0.in3 CGRA0.PE_7_3.SW0.out0
edge CGRA0.PE_7_3.SW0.in3 CGRA0.PE_7_3.SW0.out1
edge CGRA0.PE_7_3.SW0.in3 CGRA0.PE_7_3.SW0.out2
edge CGRA0.PE_7_3.SW0.in3 CGRA0.PE_7_3.SW0.out3
edge CGRA0.PE_7_3.SW0.in4 CGRA0.PE_7_3.SW0.out0
edge CGRA0.PE_7_3.SW0.in4 CGRA0.PE_7_3.SW0.out1
edge CGRA0.PE_7_3.SW0.in4 CGRA0.PE_7_3.SW0.out2
edge CGRA0.PE_7_3.SW0.in4 CGRA0.PE_7_3.SW0.out3
edge CGRA0.PE_7_3.SW0.in4 CGRA0.PE_7_3.SW0.out4
edge CGRA0.PE_7_3.SW0.in4 CGRA0.PE_7_3.SW0.out5
edge CGRA0.PE_7_3.SW0.in4 CGRA0.PE_7_3.SW0.out6
edge CGRA0.PE_7_3.SW0.in4 CGRA0.PE_7_3.SW0.out7
edge CGRA0.PE_7_3.SW0.in4 CGRA0.PE_7_3.SW0.out8
edge CGRA0.PE_7_3.SW0.in5 CGRA0.PE_7_3.SW0.out0
edge CGRA0.PE_7_3.SW0.in5 CGRA0.PE_7_3.SW0.out1
edge CGRA0.PE_7_3.SW0.in5 CGRA0.PE_7_3.SW0.out2
edge CGRA0.PE_7_3.SW0.in5 CGRA0.PE_7_3.SW0.out3
edge CGRA0.PE_7_3.SW0.in5 CGRA0.PE_7_3.SW0.out4
edge CGRA0.PE_7_3.SW0.in5 CGRA0.PE_7_3.SW0.out5
edge CGRA0.PE_7_3.SW0.in5 CGRA0.PE_7_3.SW0.out6
edge CGRA0.PE_7_3.SW0.in5 CGRA0.PE_7_3.SW0.out7
edge CGRA0.PE_7_3.SW0.in5 CGRA0.PE_7_3.SW0.out8
edge CGRA0.PE_7_3.SW0.in6 CGRA0.PE_7_3.SW0.out0
edge CGRA0.PE_7_3.SW0.in6 CGRA0.PE_7_3.SW0.out1
edge CGRA0.PE_7_3.SW0.in6 CGRA0.PE_7_3.SW0.out2
edge CGRA0.PE_7_3.SW0.in6 CGRA0.PE_7_3.SW0.out3
edge CGRA0.PE_7_3.SW0.in6 CGRA0.PE_7_3.SW0.out4
edge CGRA0.PE_7_3.SW0.in6 CGRA0.PE_7_3.SW0.out5
edge CGRA0.PE_7_3.SW0.in6 CGRA0.PE_7_3.SW0.out6
edge CGRA0.PE_7_3.SW0.in6 CGRA0.PE_7_3.SW0.out7
edge CGRA0.PE_7_3.SW0.in6 CGRA0.PE_7_3.SW0.out8
edge CGRA0.PE_7_3.SW0.out0 CGRA0.PE_7_3.out0
edge CGRA0.PE_7_3.SW0.out1 CGRA0.PE_7_3.out1
edge CGRA0.PE_7_3.SW0.out2 CGRA0.PE_7_3.out2
edge CGRA0.PE_7_3.SW0.out3 CGRA0.PE_7_3.out3
edge CGRA0.PE_7_3.SW0.out4 CGRA0.PE_7_3.FULLCONN_ALU0.in0
edge CGRA0.PE_7_3.SW0.out5 CGRA0.PE_7_3.FULLCONN_ALU0.in1
edge CGRA0.PE_7_3.SW0.out5 CGRA0.PE_7_3.REG0.in0
edge CGRA0.PE_7_3.SW0.out6 CGRA0.PE_7_3.FULLCONN_ALU0.in2
edge CGRA0.PE_7_3.SW0.out6 CGRA0.PE_7_3.REG0.in1
edge CGRA0.PE_7_3.SW0.out7 CGRA0.PE_7_3.REG0.in0
edge CGRA0.PE_7_3.SW0.out8 CGRA0.PE_7_3.REG0.in1
edge CGRA0.PE_7_3.FULLCONN_ALU0.in0 CGRA0.PE_7_3.FULLCONN_ALU0.out0
edge CGRA0.PE_7_3.FULLCONN_ALU0.in0 CGRA0.PE_7_3.FULLCONN_ALU0.out1
edge CGRA0.PE_7_3.FULLCONN_ALU0.in0 CGRA0.PE_7_3.FULLCONN_ALU0.out2
edge CGRA0.PE_7_3.FULLCONN_ALU0.in1 CGRA0.PE_7_3.FULLCONN_ALU0.out0
edge CGRA0.PE_7_3.FULLCONN_ALU0.in1 CGRA0.PE_7_3.FULLCONN_ALU0.out1
edge CGRA0.PE_7_3.FULLCONN_ALU0.in1 CGRA0.PE_7_3.FULLCONN_ALU0.out2
edge CGRA0.PE_7_3.FULLCONN_ALU0.in2 CGRA0.PE_7_3.FULLCONN_ALU0.out0
edge CGRA0.PE_7_3.FULLCONN_ALU0.in2 CGRA0.PE_7_3.FULLCONN_ALU0.out1
edge CGRA0.PE_7_3.FULLCONN_ALU0.in2 CGRA0.PE_7_3.FULLCONN_ALU0.out2
edge CGRA0.PE_7_3.FULLCONN_ALU0.in3 CGRA0.PE_7_3.FULLCONN_ALU0.out0
edge CGRA0.PE_7_3.FULLCONN_ALU0.in3 CGRA0.PE_7_3.FULLCONN_ALU0.out1
edge CGRA0.PE_7_3.FULLCONN_ALU0.in3 CGRA0.PE_7_3.FULLCONN_ALU0.out2
edge CGRA0.PE_7_3.FULLCONN_ALU0.out0 CGRA0.PE_7_3.ALU0.in0
edge CGRA0.PE_7_3.FULLCONN_ALU0.out1 CGRA0.PE_7_3.ALU0.in1
edge CGRA0.PE_7_3.FULLCONN_ALU0.out2 CGRA0.PE_7_3.ALU0.in2
edge CGRA0.PE_7_4.in0 CGRA0.PE_7_4.SW0.in0
edge CGRA0.PE_7_4.in1 CGRA0.PE_7_4.SW0.in1
edge CGRA0.PE_7_4.in2 CGRA0.PE_7_4.SW0.in2
edge CGRA0.PE_7_4.in3 CGRA0.PE_7_4.SW0.in3
edge CGRA0.PE_7_4.out0 CGRA0.PE_6_4.in0
edge CGRA0.PE_7_4.out0 CGRA0.mem_0.in28
edge CGRA0.PE_7_4.out0 CGRA0.mem_10.in28
edge CGRA0.PE_7_4.out1 CGRA0.PE_7_5.in1
edge CGRA0.PE_7_4.out1 CGRA0.mem_0.in29
edge CGRA0.PE_7_4.out1 CGRA0.mem_10.in29
edge CGRA0.PE_7_4.out2 CGRA0.PE_8_4.in2
edge CGRA0.PE_7_4.out2 CGRA0.mem_0.in30
edge CGRA0.PE_7_4.out2 CGRA0.mem_10.in30
edge CGRA0.PE_7_4.out3 CGRA0.PE_7_3.in3
edge CGRA0.PE_7_4.out3 CGRA0.mem_0.in31
edge CGRA0.PE_7_4.out3 CGRA0.mem_10.in31
edge CGRA0.PE_7_4.ALU0 CGRA0.PE_7_4.ALU0.out0
edge CGRA0.PE_7_4.ALU0.in0 CGRA0.PE_7_4.ALU0
edge CGRA0.PE_7_4.ALU0.in1 CGRA0.PE_7_4.ALU0
edge CGRA0.PE_7_4.ALU0.in2 CGRA0.PE_7_4.ALU0
edge CGRA0.PE_7_4.ALU0.out0 CGRA0.PE_7_4.SW0.in4
edge CGRA0.PE_7_4.CONST0 CGRA0.PE_7_4.CONST0.out0
edge CGRA0.PE_7_4.CONST0.in0 CGRA0.PE_7_4.CONST0
edge CGRA0.PE_7_4.CONST0.out0 CGRA0.PE_7_4.SW0.in5
edge CGRA0.PE_7_4.CONST0.out0 CGRA0.PE_7_4.FULLCONN_ALU0.in3
edge CGRA0.PE_7_4.REG0 CGRA0.PE_7_4.REG0.out0
edge CGRA0.PE_7_4.REG0.in0 CGRA0.PE_7_4.REG0
edge CGRA0.PE_7_4.REG0.in1 CGRA0.PE_7_4.REG0
edge CGRA0.PE_7_4.REG0.out0 CGRA0.PE_7_4.SW0.in5
edge CGRA0.PE_7_4.REG0.out0 CGRA0.PE_7_4.SW0.in6
edge CGRA0.PE_7_4.SW0.in0 CGRA0.PE_7_4.SW0.out0
edge CGRA0.PE_7_4.SW0.in0 CGRA0.PE_7_4.SW0.out1
edge CGRA0.PE_7_4.SW0.in0 CGRA0.PE_7_4.SW0.out2
edge CGRA0.PE_7_4.SW0.in0 CGRA0.PE_7_4.SW0.out3
edge CGRA0.PE_7_4.SW0.in0 CGRA0.PE_7_4.SW0.out4
edge CGRA0.PE_7_4.SW0.in0 CGRA0.PE_7_4.SW0.out5
edge CGRA0.PE_7_4.SW0.in0 CGRA0.PE_7_4.SW0.out6
edge CGRA0.PE_7_4.SW0.in0 CGRA0.PE_7_4.SW0.out7
edge CGRA0.PE_7_4.SW0.in0 CGRA0.PE_7_4.SW0.out8
edge CGRA0.PE_7_4.SW0.in0 CGRA0.PE_7_4.SW0.out0
edge CGRA0.PE_7_4.SW0.in0 CGRA0.PE_7_4.SW0.out1
edge CGRA0.PE_7_4.SW0.in0 CGRA0.PE_7_4.SW0.out2
edge CGRA0.PE_7_4.SW0.in0 CGRA0.PE_7_4.SW0.out3
edge CGRA0.PE_7_4.SW0.in1 CGRA0.PE_7_4.SW0.out0
edge CGRA0.PE_7_4.SW0.in1 CGRA0.PE_7_4.SW0.out1
edge CGRA0.PE_7_4.SW0.in1 CGRA0.PE_7_4.SW0.out2
edge CGRA0.PE_7_4.SW0.in1 CGRA0.PE_7_4.SW0.out3
edge CGRA0.PE_7_4.SW0.in1 CGRA0.PE_7_4.SW0.out4
edge CGRA0.PE_7_4.SW0.in1 CGRA0.PE_7_4.SW0.out5
edge CGRA0.PE_7_4.SW0.in1 CGRA0.PE_7_4.SW0.out6
edge CGRA0.PE_7_4.SW0.in1 CGRA0.PE_7_4.SW0.out7
edge CGRA0.PE_7_4.SW0.in1 CGRA0.PE_7_4.SW0.out8
edge CGRA0.PE_7_4.SW0.in1 CGRA0.PE_7_4.SW0.out0
edge CGRA0.PE_7_4.SW0.in1 CGRA0.PE_7_4.SW0.out1
edge CGRA0.PE_7_4.SW0.in1 CGRA0.PE_7_4.SW0.out2
edge CGRA0.PE_7_4.SW0.in1 CGRA0.PE_7_4.SW0.out3
edge CGRA0.PE_7_4.SW0.in2 CGRA0.PE_7_4.SW0.out0
edge CGRA0.PE_7_4.SW0.in2 CGRA0.PE_7_4.SW0.out1
edge CGRA0.PE_7_4.SW0.in2 CGRA0.PE_7_4.SW0.out2
edge CGRA0.PE_7_4.SW0.in2 CGRA0.PE_7_4.SW0.out3
edge CGRA0.PE_7_4.SW0.in2 CGRA0.PE_7_4.SW0.out4
edge CGRA0.PE_7_4.SW0.in2 CGRA0.PE_7_4.SW0.out5
edge CGRA0.PE_7_4.SW0.in2 CGRA0.PE_7_4.SW0.out6
edge CGRA0.PE_7_4.SW0.in2 CGRA0.PE_7_4.SW0.out7
edge CGRA0.PE_7_4.SW0.in2 CGRA0.PE_7_4.SW0.out8
edge CGRA0.PE_7_4.SW0.in2 CGRA0.PE_7_4.SW0.out0
edge CGRA0.PE_7_4.SW0.in2 CGRA0.PE_7_4.SW0.out1
edge CGRA0.PE_7_4.SW0.in2 CGRA0.PE_7_4.SW0.out2
edge CGRA0.PE_7_4.SW0.in2 CGRA0.PE_7_4.SW0.out3
edge CGRA0.PE_7_4.SW0.in3 CGRA0.PE_7_4.SW0.out0
edge CGRA0.PE_7_4.SW0.in3 CGRA0.PE_7_4.SW0.out1
edge CGRA0.PE_7_4.SW0.in3 CGRA0.PE_7_4.SW0.out2
edge CGRA0.PE_7_4.SW0.in3 CGRA0.PE_7_4.SW0.out3
edge CGRA0.PE_7_4.SW0.in3 CGRA0.PE_7_4.SW0.out4
edge CGRA0.PE_7_4.SW0.in3 CGRA0.PE_7_4.SW0.out5
edge CGRA0.PE_7_4.SW0.in3 CGRA0.PE_7_4.SW0.out6
edge CGRA0.PE_7_4.SW0.in3 CGRA0.PE_7_4.SW0.out7
edge CGRA0.PE_7_4.SW0.in3 CGRA0.PE_7_4.SW0.out8
edge CGRA0.PE_7_4.SW0.in3 CGRA0.PE_7_4.SW0.out0
edge CGRA0.PE_7_4.SW0.in3 CGRA0.PE_7_4.SW0.out1
edge CGRA0.PE_7_4.SW0.in3 CGRA0.PE_7_4.SW0.out2
edge CGRA0.PE_7_4.SW0.in3 CGRA0.PE_7_4.SW0.out3
edge CGRA0.PE_7_4.SW0.in4 CGRA0.PE_7_4.SW0.out0
edge CGRA0.PE_7_4.SW0.in4 CGRA0.PE_7_4.SW0.out1
edge CGRA0.PE_7_4.SW0.in4 CGRA0.PE_7_4.SW0.out2
edge CGRA0.PE_7_4.SW0.in4 CGRA0.PE_7_4.SW0.out3
edge CGRA0.PE_7_4.SW0.in4 CGRA0.PE_7_4.SW0.out4
edge CGRA0.PE_7_4.SW0.in4 CGRA0.PE_7_4.SW0.out5
edge CGRA0.PE_7_4.SW0.in4 CGRA0.PE_7_4.SW0.out6
edge CGRA0.PE_7_4.SW0.in4 CGRA0.PE_7_4.SW0.out7
edge CGRA0.PE_7_4.SW0.in4 CGRA0.PE_7_4.SW0.out8
edge CGRA0.PE_7_4.SW0.in5 CGRA0.PE_7_4.SW0.out0
edge CGRA0.PE_7_4.SW0.in5 CGRA0.PE_7_4.SW0.out1
edge CGRA0.PE_7_4.SW0.in5 CGRA0.PE_7_4.SW0.out2
edge CGRA0.PE_7_4.SW0.in5 CGRA0.PE_7_4.SW0.out3
edge CGRA0.PE_7_4.SW0.in5 CGRA0.PE_7_4.SW0.out4
edge CGRA0.PE_7_4.SW0.in5 CGRA0.PE_7_4.SW0.out5
edge CGRA0.PE_7_4.SW0.in5 CGRA0.PE_7_4.SW0.out6
edge CGRA0.PE_7_4.SW0.in5 CGRA0.PE_7_4.SW0.out7
edge CGRA0.PE_7_4.SW0.in5 CGRA0.PE_7_4.SW0.out8
edge CGRA0.PE_7_4.SW0.in6 CGRA0.PE_7_4.SW0.out0
edge CGRA0.PE_7_4.SW0.in6 CGRA0.PE_7_4.SW0.out1
edge CGRA0.PE_7_4.SW0.in6 CGRA0.PE_7_4.SW0.out2
edge CGRA0.PE_7_4.SW0.in6 CGRA0.PE_7_4.SW0.out3
edge CGRA0.PE_7_4.SW0.in6 CGRA0.PE_7_4.SW0.out4
edge CGRA0.PE_7_4.SW0.in6 CGRA0.PE_7_4.SW0.out5
edge CGRA0.PE_7_4.SW0.in6 CGRA0.PE_7_4.SW0.out6
edge CGRA0.PE_7_4.SW0.in6 CGRA0.PE_7_4.SW0.out7
edge CGRA0.PE_7_4.SW0.in6 CGRA0.PE_7_4.SW0.out8
edge CGRA0.PE_7_4.SW0.out0 CGRA0.PE_7_4.out0
edge CGRA0.PE_7_4.SW0.out1 CGRA0.PE_7_4.out1
edge CGRA0.PE_7_4.SW0.out2 CGRA0.PE_7_4.out2
edge CGRA0.PE_7_4.SW0.out3 CGRA0.PE_7_4.out3
edge CGRA0.PE_7_4.SW0.out4 CGRA0.PE_7_4.FULLCONN_ALU0.in0
edge CGRA0.PE_7_4.SW0.out5 CGRA0.PE_7_4.FULLCONN_ALU0.in1
edge CGRA0.PE_7_4.SW0.out5 CGRA0.PE_7_4.REG0.in0
edge CGRA0.PE_7_4.SW0.out6 CGRA0.PE_7_4.FULLCONN_ALU0.in2
edge CGRA0.PE_7_4.SW0.out6 CGRA0.PE_7_4.REG0.in1
edge CGRA0.PE_7_4.SW0.out7 CGRA0.PE_7_4.REG0.in0
edge CGRA0.PE_7_4.SW0.out8 CGRA0.PE_7_4.REG0.in1
edge CGRA0.PE_7_4.FULLCONN_ALU0.in0 CGRA0.PE_7_4.FULLCONN_ALU0.out0
edge CGRA0.PE_7_4.FULLCONN_ALU0.in0 CGRA0.PE_7_4.FULLCONN_ALU0.out1
edge CGRA0.PE_7_4.FULLCONN_ALU0.in0 CGRA0.PE_7_4.FULLCONN_ALU0.out2
edge CGRA0.PE_7_4.FULLCONN_ALU0.in1 CGRA0.PE_7_4.FULLCONN_ALU0.out0
edge CGRA0.PE_7_4.FULLCONN_ALU0.in1 CGRA0.PE_7_4.FULLCONN_ALU0.out1
edge CGRA0.PE_7_4.FULLCONN_ALU0.in1 CGRA0.PE_7_4.FULLCONN_ALU0.out2
edge CGRA0.PE_7_4.FULLCONN_ALU0.in2 CGRA0.PE_7_4.FULLCONN_ALU0.out0
edge CGRA0.PE_7_4.FULLCONN_ALU0.in2 CGRA0.PE_7_4.FULLCONN_ALU0.out1
edge CGRA0.PE_7_4.FULLCONN_ALU0.in2 CGRA0.PE_7_4.FULLCONN_ALU0.out2
edge CGRA0.PE_7_4.FULLCONN_ALU0.in3 CGRA0.PE_7_4.FULLCONN_ALU0.out0
edge CGRA0.PE_7_4.FULLCONN_ALU0.in3 CGRA0.PE_7_4.FULLCONN_ALU0.out1
edge CGRA0.PE_7_4.FULLCONN_ALU0.in3 CGRA0.PE_7_4.FULLCONN_ALU0.out2
edge CGRA0.PE_7_4.FULLCONN_ALU0.out0 CGRA0.PE_7_4.ALU0.in0
edge CGRA0.PE_7_4.FULLCONN_ALU0.out1 CGRA0.PE_7_4.ALU0.in1
edge CGRA0.PE_7_4.FULLCONN_ALU0.out2 CGRA0.PE_7_4.ALU0.in2
edge CGRA0.PE_7_5.in0 CGRA0.PE_7_5.SW0.in0
edge CGRA0.PE_7_5.in1 CGRA0.PE_7_5.SW0.in1
edge CGRA0.PE_7_5.in2 CGRA0.PE_7_5.SW0.in2
edge CGRA0.PE_7_5.in3 CGRA0.PE_7_5.SW0.in3
edge CGRA0.PE_7_5.out0 CGRA0.PE_6_5.in0
edge CGRA0.PE_7_5.out0 CGRA0.mem_0.in28
edge CGRA0.PE_7_5.out0 CGRA0.mem_10.in28
edge CGRA0.PE_7_5.out1 CGRA0.PE_7_6.in1
edge CGRA0.PE_7_5.out1 CGRA0.mem_0.in29
edge CGRA0.PE_7_5.out1 CGRA0.mem_10.in29
edge CGRA0.PE_7_5.out2 CGRA0.PE_8_5.in2
edge CGRA0.PE_7_5.out2 CGRA0.mem_0.in30
edge CGRA0.PE_7_5.out2 CGRA0.mem_10.in30
edge CGRA0.PE_7_5.out3 CGRA0.PE_7_4.in3
edge CGRA0.PE_7_5.out3 CGRA0.mem_0.in31
edge CGRA0.PE_7_5.out3 CGRA0.mem_10.in31
edge CGRA0.PE_7_5.ALU0 CGRA0.PE_7_5.ALU0.out0
edge CGRA0.PE_7_5.ALU0.in0 CGRA0.PE_7_5.ALU0
edge CGRA0.PE_7_5.ALU0.in1 CGRA0.PE_7_5.ALU0
edge CGRA0.PE_7_5.ALU0.in2 CGRA0.PE_7_5.ALU0
edge CGRA0.PE_7_5.ALU0.out0 CGRA0.PE_7_5.SW0.in4
edge CGRA0.PE_7_5.CONST0 CGRA0.PE_7_5.CONST0.out0
edge CGRA0.PE_7_5.CONST0.in0 CGRA0.PE_7_5.CONST0
edge CGRA0.PE_7_5.CONST0.out0 CGRA0.PE_7_5.SW0.in5
edge CGRA0.PE_7_5.CONST0.out0 CGRA0.PE_7_5.FULLCONN_ALU0.in3
edge CGRA0.PE_7_5.REG0 CGRA0.PE_7_5.REG0.out0
edge CGRA0.PE_7_5.REG0.in0 CGRA0.PE_7_5.REG0
edge CGRA0.PE_7_5.REG0.in1 CGRA0.PE_7_5.REG0
edge CGRA0.PE_7_5.REG0.out0 CGRA0.PE_7_5.SW0.in5
edge CGRA0.PE_7_5.REG0.out0 CGRA0.PE_7_5.SW0.in6
edge CGRA0.PE_7_5.SW0.in0 CGRA0.PE_7_5.SW0.out0
edge CGRA0.PE_7_5.SW0.in0 CGRA0.PE_7_5.SW0.out1
edge CGRA0.PE_7_5.SW0.in0 CGRA0.PE_7_5.SW0.out2
edge CGRA0.PE_7_5.SW0.in0 CGRA0.PE_7_5.SW0.out3
edge CGRA0.PE_7_5.SW0.in0 CGRA0.PE_7_5.SW0.out4
edge CGRA0.PE_7_5.SW0.in0 CGRA0.PE_7_5.SW0.out5
edge CGRA0.PE_7_5.SW0.in0 CGRA0.PE_7_5.SW0.out6
edge CGRA0.PE_7_5.SW0.in0 CGRA0.PE_7_5.SW0.out7
edge CGRA0.PE_7_5.SW0.in0 CGRA0.PE_7_5.SW0.out8
edge CGRA0.PE_7_5.SW0.in0 CGRA0.PE_7_5.SW0.out0
edge CGRA0.PE_7_5.SW0.in0 CGRA0.PE_7_5.SW0.out1
edge CGRA0.PE_7_5.SW0.in0 CGRA0.PE_7_5.SW0.out2
edge CGRA0.PE_7_5.SW0.in0 CGRA0.PE_7_5.SW0.out3
edge CGRA0.PE_7_5.SW0.in1 CGRA0.PE_7_5.SW0.out0
edge CGRA0.PE_7_5.SW0.in1 CGRA0.PE_7_5.SW0.out1
edge CGRA0.PE_7_5.SW0.in1 CGRA0.PE_7_5.SW0.out2
edge CGRA0.PE_7_5.SW0.in1 CGRA0.PE_7_5.SW0.out3
edge CGRA0.PE_7_5.SW0.in1 CGRA0.PE_7_5.SW0.out4
edge CGRA0.PE_7_5.SW0.in1 CGRA0.PE_7_5.SW0.out5
edge CGRA0.PE_7_5.SW0.in1 CGRA0.PE_7_5.SW0.out6
edge CGRA0.PE_7_5.SW0.in1 CGRA0.PE_7_5.SW0.out7
edge CGRA0.PE_7_5.SW0.in1 CGRA0.PE_7_5.SW0.out8
edge CGRA0.PE_7_5.SW0.in1 CGRA0.PE_7_5.SW0.out0
edge CGRA0.PE_7_5.SW0.in1 CGRA0.PE_7_5.SW0.out1
edge CGRA0.PE_7_5.SW0.in1 CGRA0.PE_7_5.SW0.out2
edge CGRA0.PE_7_5.SW0.in1 CGRA0.PE_7_5.SW0.out3
edge CGRA0.PE_7_5.SW0.in2 CGRA0.PE_7_5.SW0.out0
edge CGRA0.PE_7_5.SW0.in2 CGRA0.PE_7_5.SW0.out1
edge CGRA0.PE_7_5.SW0.in2 CGRA0.PE_7_5.SW0.out2
edge CGRA0.PE_7_5.SW0.in2 CGRA0.PE_7_5.SW0.out3
edge CGRA0.PE_7_5.SW0.in2 CGRA0.PE_7_5.SW0.out4
edge CGRA0.PE_7_5.SW0.in2 CGRA0.PE_7_5.SW0.out5
edge CGRA0.PE_7_5.SW0.in2 CGRA0.PE_7_5.SW0.out6
edge CGRA0.PE_7_5.SW0.in2 CGRA0.PE_7_5.SW0.out7
edge CGRA0.PE_7_5.SW0.in2 CGRA0.PE_7_5.SW0.out8
edge CGRA0.PE_7_5.SW0.in2 CGRA0.PE_7_5.SW0.out0
edge CGRA0.PE_7_5.SW0.in2 CGRA0.PE_7_5.SW0.out1
edge CGRA0.PE_7_5.SW0.in2 CGRA0.PE_7_5.SW0.out2
edge CGRA0.PE_7_5.SW0.in2 CGRA0.PE_7_5.SW0.out3
edge CGRA0.PE_7_5.SW0.in3 CGRA0.PE_7_5.SW0.out0
edge CGRA0.PE_7_5.SW0.in3 CGRA0.PE_7_5.SW0.out1
edge CGRA0.PE_7_5.SW0.in3 CGRA0.PE_7_5.SW0.out2
edge CGRA0.PE_7_5.SW0.in3 CGRA0.PE_7_5.SW0.out3
edge CGRA0.PE_7_5.SW0.in3 CGRA0.PE_7_5.SW0.out4
edge CGRA0.PE_7_5.SW0.in3 CGRA0.PE_7_5.SW0.out5
edge CGRA0.PE_7_5.SW0.in3 CGRA0.PE_7_5.SW0.out6
edge CGRA0.PE_7_5.SW0.in3 CGRA0.PE_7_5.SW0.out7
edge CGRA0.PE_7_5.SW0.in3 CGRA0.PE_7_5.SW0.out8
edge CGRA0.PE_7_5.SW0.in3 CGRA0.PE_7_5.SW0.out0
edge CGRA0.PE_7_5.SW0.in3 CGRA0.PE_7_5.SW0.out1
edge CGRA0.PE_7_5.SW0.in3 CGRA0.PE_7_5.SW0.out2
edge CGRA0.PE_7_5.SW0.in3 CGRA0.PE_7_5.SW0.out3
edge CGRA0.PE_7_5.SW0.in4 CGRA0.PE_7_5.SW0.out0
edge CGRA0.PE_7_5.SW0.in4 CGRA0.PE_7_5.SW0.out1
edge CGRA0.PE_7_5.SW0.in4 CGRA0.PE_7_5.SW0.out2
edge CGRA0.PE_7_5.SW0.in4 CGRA0.PE_7_5.SW0.out3
edge CGRA0.PE_7_5.SW0.in4 CGRA0.PE_7_5.SW0.out4
edge CGRA0.PE_7_5.SW0.in4 CGRA0.PE_7_5.SW0.out5
edge CGRA0.PE_7_5.SW0.in4 CGRA0.PE_7_5.SW0.out6
edge CGRA0.PE_7_5.SW0.in4 CGRA0.PE_7_5.SW0.out7
edge CGRA0.PE_7_5.SW0.in4 CGRA0.PE_7_5.SW0.out8
edge CGRA0.PE_7_5.SW0.in5 CGRA0.PE_7_5.SW0.out0
edge CGRA0.PE_7_5.SW0.in5 CGRA0.PE_7_5.SW0.out1
edge CGRA0.PE_7_5.SW0.in5 CGRA0.PE_7_5.SW0.out2
edge CGRA0.PE_7_5.SW0.in5 CGRA0.PE_7_5.SW0.out3
edge CGRA0.PE_7_5.SW0.in5 CGRA0.PE_7_5.SW0.out4
edge CGRA0.PE_7_5.SW0.in5 CGRA0.PE_7_5.SW0.out5
edge CGRA0.PE_7_5.SW0.in5 CGRA0.PE_7_5.SW0.out6
edge CGRA0.PE_7_5.SW0.in5 CGRA0.PE_7_5.SW0.out7
edge CGRA0.PE_7_5.SW0.in5 CGRA0.PE_7_5.SW0.out8
edge CGRA0.PE_7_5.SW0.in6 CGRA0.PE_7_5.SW0.out0
edge CGRA0.PE_7_5.SW0.in6 CGRA0.PE_7_5.SW0.out1
edge CGRA0.PE_7_5.SW0.in6 CGRA0.PE_7_5.SW0.out2
edge CGRA0.PE_7_5.SW0.in6 CGRA0.PE_7_5.SW0.out3
edge CGRA0.PE_7_5.SW0.in6 CGRA0.PE_7_5.SW0.out4
edge CGRA0.PE_7_5.SW0.in6 CGRA0.PE_7_5.SW0.out5
edge CGRA0.PE_7_5.SW0.in6 CGRA0.PE_7_5.SW0.out6
edge CGRA0.PE_7_5.SW0.in6 CGRA0.PE_7_5.SW0.out7
edge CGRA0.PE_7_5.SW0.in6 CGRA0.PE_7_5.SW0.out8
edge CGRA0.PE_7_5.SW0.out0 CGRA0.PE_7_5.out0
edge CGRA0.PE_7_5.SW0.out1 CGRA0.PE_7_5.out1
edge CGRA0.PE_7_5.SW0.out2 CGRA0.PE_7_5.out2
edge CGRA0.PE_7_5.SW0.out3 CGRA0.PE_7_5.out3
edge CGRA0.PE_7_5.SW0.out4 CGRA0.PE_7_5.FULLCONN_ALU0.in0
edge CGRA0.PE_7_5.SW0.out5 CGRA0.PE_7_5.FULLCONN_ALU0.in1
edge CGRA0.PE_7_5.SW0.out5 CGRA0.PE_7_5.REG0.in0
edge CGRA0.PE_7_5.SW0.out6 CGRA0.PE_7_5.FULLCONN_ALU0.in2
edge CGRA0.PE_7_5.SW0.out6 CGRA0.PE_7_5.REG0.in1
edge CGRA0.PE_7_5.SW0.out7 CGRA0.PE_7_5.REG0.in0
edge CGRA0.PE_7_5.SW0.out8 CGRA0.PE_7_5.REG0.in1
edge CGRA0.PE_7_5.FULLCONN_ALU0.in0 CGRA0.PE_7_5.FULLCONN_ALU0.out0
edge CGRA0.PE_7_5.FULLCONN_ALU0.in0 CGRA0.PE_7_5.FULLCONN_ALU0.out1
edge CGRA0.PE_7_5.FULLCONN_ALU0.in0 CGRA0.PE_7_5.FULLCONN_ALU0.out2
edge CGRA0.PE_7_5.FULLCONN_ALU0.in1 CGRA0.PE_7_5.FULLCONN_ALU0.out0
edge CGRA0.PE_7_5.FULLCONN_ALU0.in1 CGRA0.PE_7_5.FULLCONN_ALU0.out1
edge CGRA0.PE_7_5.FULLCONN_ALU0.in1 CGRA0.PE_7_5.FULLCONN_ALU0.out2
edge CGRA0.PE_7_5.FULLCONN_ALU0.in2 CGRA0.PE_7_5.FULLCONN_ALU0.out0
edge CGRA0.PE_7_5.FULLCONN_ALU0.in2 CGRA0.PE_7_5.FULLCONN_ALU0.out1
edge CGRA0.PE_7_5.FULLCONN_ALU0.in2 CGRA0.PE_7_5.FULLCONN_ALU0.out2
edge CGRA0.PE_7_5.FULLCONN_ALU0.in3 CGRA0.PE_7_5.FULLCONN_ALU0.out0
edge CGRA0.PE_7_5.FULLCONN_ALU0.in3 CGRA0.PE_7_5.FULLCONN_ALU0.out1
edge CGRA0.PE_7_5.FULLCONN_ALU0.in3 CGRA0.PE_7_5.FULLCONN_ALU0.out2
edge CGRA0.PE_7_5.FULLCONN_ALU0.out0 CGRA0.PE_7_5.ALU0.in0
edge CGRA0.PE_7_5.FULLCONN_ALU0.out1 CGRA0.PE_7_5.ALU0.in1
edge CGRA0.PE_7_5.FULLCONN_ALU0.out2 CGRA0.PE_7_5.ALU0.in2
edge CGRA0.PE_7_6.in0 CGRA0.PE_7_6.SW0.in0
edge CGRA0.PE_7_6.in1 CGRA0.PE_7_6.SW0.in1
edge CGRA0.PE_7_6.in2 CGRA0.PE_7_6.SW0.in2
edge CGRA0.PE_7_6.in3 CGRA0.PE_7_6.SW0.in3
edge CGRA0.PE_7_6.out0 CGRA0.PE_6_6.in0
edge CGRA0.PE_7_6.out0 CGRA0.mem_0.in28
edge CGRA0.PE_7_6.out0 CGRA0.mem_10.in28
edge CGRA0.PE_7_6.out1 CGRA0.PE_7_7.in1
edge CGRA0.PE_7_6.out1 CGRA0.mem_0.in29
edge CGRA0.PE_7_6.out1 CGRA0.mem_10.in29
edge CGRA0.PE_7_6.out2 CGRA0.PE_8_6.in2
edge CGRA0.PE_7_6.out2 CGRA0.mem_0.in30
edge CGRA0.PE_7_6.out2 CGRA0.mem_10.in30
edge CGRA0.PE_7_6.out3 CGRA0.PE_7_5.in3
edge CGRA0.PE_7_6.out3 CGRA0.mem_0.in31
edge CGRA0.PE_7_6.out3 CGRA0.mem_10.in31
edge CGRA0.PE_7_6.ALU0 CGRA0.PE_7_6.ALU0.out0
edge CGRA0.PE_7_6.ALU0.in0 CGRA0.PE_7_6.ALU0
edge CGRA0.PE_7_6.ALU0.in1 CGRA0.PE_7_6.ALU0
edge CGRA0.PE_7_6.ALU0.in2 CGRA0.PE_7_6.ALU0
edge CGRA0.PE_7_6.ALU0.out0 CGRA0.PE_7_6.SW0.in4
edge CGRA0.PE_7_6.CONST0 CGRA0.PE_7_6.CONST0.out0
edge CGRA0.PE_7_6.CONST0.in0 CGRA0.PE_7_6.CONST0
edge CGRA0.PE_7_6.CONST0.out0 CGRA0.PE_7_6.SW0.in5
edge CGRA0.PE_7_6.CONST0.out0 CGRA0.PE_7_6.FULLCONN_ALU0.in3
edge CGRA0.PE_7_6.REG0 CGRA0.PE_7_6.REG0.out0
edge CGRA0.PE_7_6.REG0.in0 CGRA0.PE_7_6.REG0
edge CGRA0.PE_7_6.REG0.in1 CGRA0.PE_7_6.REG0
edge CGRA0.PE_7_6.REG0.out0 CGRA0.PE_7_6.SW0.in5
edge CGRA0.PE_7_6.REG0.out0 CGRA0.PE_7_6.SW0.in6
edge CGRA0.PE_7_6.SW0.in0 CGRA0.PE_7_6.SW0.out0
edge CGRA0.PE_7_6.SW0.in0 CGRA0.PE_7_6.SW0.out1
edge CGRA0.PE_7_6.SW0.in0 CGRA0.PE_7_6.SW0.out2
edge CGRA0.PE_7_6.SW0.in0 CGRA0.PE_7_6.SW0.out3
edge CGRA0.PE_7_6.SW0.in0 CGRA0.PE_7_6.SW0.out4
edge CGRA0.PE_7_6.SW0.in0 CGRA0.PE_7_6.SW0.out5
edge CGRA0.PE_7_6.SW0.in0 CGRA0.PE_7_6.SW0.out6
edge CGRA0.PE_7_6.SW0.in0 CGRA0.PE_7_6.SW0.out7
edge CGRA0.PE_7_6.SW0.in0 CGRA0.PE_7_6.SW0.out8
edge CGRA0.PE_7_6.SW0.in0 CGRA0.PE_7_6.SW0.out0
edge CGRA0.PE_7_6.SW0.in0 CGRA0.PE_7_6.SW0.out1
edge CGRA0.PE_7_6.SW0.in0 CGRA0.PE_7_6.SW0.out2
edge CGRA0.PE_7_6.SW0.in0 CGRA0.PE_7_6.SW0.out3
edge CGRA0.PE_7_6.SW0.in1 CGRA0.PE_7_6.SW0.out0
edge CGRA0.PE_7_6.SW0.in1 CGRA0.PE_7_6.SW0.out1
edge CGRA0.PE_7_6.SW0.in1 CGRA0.PE_7_6.SW0.out2
edge CGRA0.PE_7_6.SW0.in1 CGRA0.PE_7_6.SW0.out3
edge CGRA0.PE_7_6.SW0.in1 CGRA0.PE_7_6.SW0.out4
edge CGRA0.PE_7_6.SW0.in1 CGRA0.PE_7_6.SW0.out5
edge CGRA0.PE_7_6.SW0.in1 CGRA0.PE_7_6.SW0.out6
edge CGRA0.PE_7_6.SW0.in1 CGRA0.PE_7_6.SW0.out7
edge CGRA0.PE_7_6.SW0.in1 CGRA0.PE_7_6.SW0.out8
edge CGRA0.PE_7_6.SW0.in1 CGRA0.PE_7_6.SW0.out0
edge CGRA0.PE_7_6.SW0.in1 CGRA0.PE_7_6.SW0.out1
edge CGRA0.PE_7_6.SW0.in1 CGRA0.PE_7_6.SW0.out2
edge CGRA0.PE_7_6.SW0.in1 CGRA0.PE_7_6.SW0.out3
edge CGRA0.PE_7_6.SW0.in2 CGRA0.PE_7_6.SW0.out0
edge CGRA0.PE_7_6.SW0.in2 CGRA0.PE_7_6.SW0.out1
edge CGRA0.PE_7_6.SW0.in2 CGRA0.PE_7_6.SW0.out2
edge CGRA0.PE_7_6.SW0.in2 CGRA0.PE_7_6.SW0.out3
edge CGRA0.PE_7_6.SW0.in2 CGRA0.PE_7_6.SW0.out4
edge CGRA0.PE_7_6.SW0.in2 CGRA0.PE_7_6.SW0.out5
edge CGRA0.PE_7_6.SW0.in2 CGRA0.PE_7_6.SW0.out6
edge CGRA0.PE_7_6.SW0.in2 CGRA0.PE_7_6.SW0.out7
edge CGRA0.PE_7_6.SW0.in2 CGRA0.PE_7_6.SW0.out8
edge CGRA0.PE_7_6.SW0.in2 CGRA0.PE_7_6.SW0.out0
edge CGRA0.PE_7_6.SW0.in2 CGRA0.PE_7_6.SW0.out1
edge CGRA0.PE_7_6.SW0.in2 CGRA0.PE_7_6.SW0.out2
edge CGRA0.PE_7_6.SW0.in2 CGRA0.PE_7_6.SW0.out3
edge CGRA0.PE_7_6.SW0.in3 CGRA0.PE_7_6.SW0.out0
edge CGRA0.PE_7_6.SW0.in3 CGRA0.PE_7_6.SW0.out1
edge CGRA0.PE_7_6.SW0.in3 CGRA0.PE_7_6.SW0.out2
edge CGRA0.PE_7_6.SW0.in3 CGRA0.PE_7_6.SW0.out3
edge CGRA0.PE_7_6.SW0.in3 CGRA0.PE_7_6.SW0.out4
edge CGRA0.PE_7_6.SW0.in3 CGRA0.PE_7_6.SW0.out5
edge CGRA0.PE_7_6.SW0.in3 CGRA0.PE_7_6.SW0.out6
edge CGRA0.PE_7_6.SW0.in3 CGRA0.PE_7_6.SW0.out7
edge CGRA0.PE_7_6.SW0.in3 CGRA0.PE_7_6.SW0.out8
edge CGRA0.PE_7_6.SW0.in3 CGRA0.PE_7_6.SW0.out0
edge CGRA0.PE_7_6.SW0.in3 CGRA0.PE_7_6.SW0.out1
edge CGRA0.PE_7_6.SW0.in3 CGRA0.PE_7_6.SW0.out2
edge CGRA0.PE_7_6.SW0.in3 CGRA0.PE_7_6.SW0.out3
edge CGRA0.PE_7_6.SW0.in4 CGRA0.PE_7_6.SW0.out0
edge CGRA0.PE_7_6.SW0.in4 CGRA0.PE_7_6.SW0.out1
edge CGRA0.PE_7_6.SW0.in4 CGRA0.PE_7_6.SW0.out2
edge CGRA0.PE_7_6.SW0.in4 CGRA0.PE_7_6.SW0.out3
edge CGRA0.PE_7_6.SW0.in4 CGRA0.PE_7_6.SW0.out4
edge CGRA0.PE_7_6.SW0.in4 CGRA0.PE_7_6.SW0.out5
edge CGRA0.PE_7_6.SW0.in4 CGRA0.PE_7_6.SW0.out6
edge CGRA0.PE_7_6.SW0.in4 CGRA0.PE_7_6.SW0.out7
edge CGRA0.PE_7_6.SW0.in4 CGRA0.PE_7_6.SW0.out8
edge CGRA0.PE_7_6.SW0.in5 CGRA0.PE_7_6.SW0.out0
edge CGRA0.PE_7_6.SW0.in5 CGRA0.PE_7_6.SW0.out1
edge CGRA0.PE_7_6.SW0.in5 CGRA0.PE_7_6.SW0.out2
edge CGRA0.PE_7_6.SW0.in5 CGRA0.PE_7_6.SW0.out3
edge CGRA0.PE_7_6.SW0.in5 CGRA0.PE_7_6.SW0.out4
edge CGRA0.PE_7_6.SW0.in5 CGRA0.PE_7_6.SW0.out5
edge CGRA0.PE_7_6.SW0.in5 CGRA0.PE_7_6.SW0.out6
edge CGRA0.PE_7_6.SW0.in5 CGRA0.PE_7_6.SW0.out7
edge CGRA0.PE_7_6.SW0.in5 CGRA0.PE_7_6.SW0.out8
edge CGRA0.PE_7_6.SW0.in6 CGRA0.PE_7_6.SW0.out0
edge CGRA0.PE_7_6.SW0.in6 CGRA0.PE_7_6.SW0.out1
edge CGRA0.PE_7_6.SW0.in6 CGRA0.PE_7_6.SW0.out2
edge CGRA0.PE_7_6.SW0.in6 CGRA0.PE_7_6.SW0.out3
edge CGRA0.PE_7_6.SW0.in6 CGRA0.PE_7_6.SW0.out4
edge CGRA0.PE_7_6.SW0.in6 CGRA0.PE_7_6.SW0.out5
edge CGRA0.PE_7_6.SW0.in6 CGRA0.PE_7_6.SW0.out6
edge CGRA0.PE_7_6.SW0.in6 CGRA0.PE_7_6.SW0.out7
edge CGRA0.PE_7_6.SW0.in6 CGRA0.PE_7_6.SW0.out8
edge CGRA0.PE_7_6.SW0.out0 CGRA0.PE_7_6.out0
edge CGRA0.PE_7_6.SW0.out1 CGRA0.PE_7_6.out1
edge CGRA0.PE_7_6.SW0.out2 CGRA0.PE_7_6.out2
edge CGRA0.PE_7_6.SW0.out3 CGRA0.PE_7_6.out3
edge CGRA0.PE_7_6.SW0.out4 CGRA0.PE_7_6.FULLCONN_ALU0.in0
edge CGRA0.PE_7_6.SW0.out5 CGRA0.PE_7_6.FULLCONN_ALU0.in1
edge CGRA0.PE_7_6.SW0.out5 CGRA0.PE_7_6.REG0.in0
edge CGRA0.PE_7_6.SW0.out6 CGRA0.PE_7_6.FULLCONN_ALU0.in2
edge CGRA0.PE_7_6.SW0.out6 CGRA0.PE_7_6.REG0.in1
edge CGRA0.PE_7_6.SW0.out7 CGRA0.PE_7_6.REG0.in0
edge CGRA0.PE_7_6.SW0.out8 CGRA0.PE_7_6.REG0.in1
edge CGRA0.PE_7_6.FULLCONN_ALU0.in0 CGRA0.PE_7_6.FULLCONN_ALU0.out0
edge CGRA0.PE_7_6.FULLCONN_ALU0.in0 CGRA0.PE_7_6.FULLCONN_ALU0.out1
edge CGRA0.PE_7_6.FULLCONN_ALU0.in0 CGRA0.PE_7_6.FULLCONN_ALU0.out2
edge CGRA0.PE_7_6.FULLCONN_ALU0.in1 CGRA0.PE_7_6.FULLCONN_ALU0.out0
edge CGRA0.PE_7_6.FULLCONN_ALU0.in1 CGRA0.PE_7_6.FULLCONN_ALU0.out1
edge CGRA0.PE_7_6.FULLCONN_ALU0.in1 CGRA0.PE_7_6.FULLCONN_ALU0.out2
edge CGRA0.PE_7_6.FULLCONN_ALU0.in2 CGRA0.PE_7_6.FULLCONN_ALU0.out0
edge CGRA0.PE_7_6.FULLCONN_ALU0.in2 CGRA0.PE_7_6.FULLCONN_ALU0.out1
edge CGRA0.PE_7_6.FULLCONN_ALU0.in2 CGRA0.PE_7_6.FULLCONN_ALU0.out2
edge CGRA0.PE_7_6.FULLCONN_ALU0.in3 CGRA0.PE_7_6.FULLCONN_ALU0.out0
edge CGRA0.PE_7_6.FULLCONN_ALU0.in3 CGRA0.PE_7_6.FULLCONN_ALU0.out1
edge CGRA0.PE_7_6.FULLCONN_ALU0.in3 CGRA0.PE_7_6.FULLCONN_ALU0.out2
edge CGRA0.PE_7_6.FULLCONN_ALU0.out0 CGRA0.PE_7_6.ALU0.in0
edge CGRA0.PE_7_6.FULLCONN_ALU0.out1 CGRA0.PE_7_6.ALU0.in1
edge CGRA0.PE_7_6.FULLCONN_ALU0.out2 CGRA0.PE_7_6.ALU0.in2
edge CGRA0.PE_7_7.in0 CGRA0.PE_7_7.SW0.in0
edge CGRA0.PE_7_7.in1 CGRA0.PE_7_7.SW0.in1
edge CGRA0.PE_7_7.in2 CGRA0.PE_7_7.SW0.in2
edge CGRA0.PE_7_7.in3 CGRA0.PE_7_7.SW0.in3
edge CGRA0.PE_7_7.out0 CGRA0.PE_6_7.in0
edge CGRA0.PE_7_7.out0 CGRA0.mem_0.in28
edge CGRA0.PE_7_7.out0 CGRA0.mem_10.in28
edge CGRA0.PE_7_7.out1 CGRA0.PE_7_8.in1
edge CGRA0.PE_7_7.out1 CGRA0.mem_0.in29
edge CGRA0.PE_7_7.out1 CGRA0.mem_10.in29
edge CGRA0.PE_7_7.out2 CGRA0.PE_8_7.in2
edge CGRA0.PE_7_7.out2 CGRA0.mem_0.in30
edge CGRA0.PE_7_7.out2 CGRA0.mem_10.in30
edge CGRA0.PE_7_7.out3 CGRA0.PE_7_6.in3
edge CGRA0.PE_7_7.out3 CGRA0.mem_0.in31
edge CGRA0.PE_7_7.out3 CGRA0.mem_10.in31
edge CGRA0.PE_7_7.ALU0 CGRA0.PE_7_7.ALU0.out0
edge CGRA0.PE_7_7.ALU0.in0 CGRA0.PE_7_7.ALU0
edge CGRA0.PE_7_7.ALU0.in1 CGRA0.PE_7_7.ALU0
edge CGRA0.PE_7_7.ALU0.in2 CGRA0.PE_7_7.ALU0
edge CGRA0.PE_7_7.ALU0.out0 CGRA0.PE_7_7.SW0.in4
edge CGRA0.PE_7_7.CONST0 CGRA0.PE_7_7.CONST0.out0
edge CGRA0.PE_7_7.CONST0.in0 CGRA0.PE_7_7.CONST0
edge CGRA0.PE_7_7.CONST0.out0 CGRA0.PE_7_7.SW0.in5
edge CGRA0.PE_7_7.CONST0.out0 CGRA0.PE_7_7.FULLCONN_ALU0.in3
edge CGRA0.PE_7_7.REG0 CGRA0.PE_7_7.REG0.out0
edge CGRA0.PE_7_7.REG0.in0 CGRA0.PE_7_7.REG0
edge CGRA0.PE_7_7.REG0.in1 CGRA0.PE_7_7.REG0
edge CGRA0.PE_7_7.REG0.out0 CGRA0.PE_7_7.SW0.in5
edge CGRA0.PE_7_7.REG0.out0 CGRA0.PE_7_7.SW0.in6
edge CGRA0.PE_7_7.SW0.in0 CGRA0.PE_7_7.SW0.out0
edge CGRA0.PE_7_7.SW0.in0 CGRA0.PE_7_7.SW0.out1
edge CGRA0.PE_7_7.SW0.in0 CGRA0.PE_7_7.SW0.out2
edge CGRA0.PE_7_7.SW0.in0 CGRA0.PE_7_7.SW0.out3
edge CGRA0.PE_7_7.SW0.in0 CGRA0.PE_7_7.SW0.out4
edge CGRA0.PE_7_7.SW0.in0 CGRA0.PE_7_7.SW0.out5
edge CGRA0.PE_7_7.SW0.in0 CGRA0.PE_7_7.SW0.out6
edge CGRA0.PE_7_7.SW0.in0 CGRA0.PE_7_7.SW0.out7
edge CGRA0.PE_7_7.SW0.in0 CGRA0.PE_7_7.SW0.out8
edge CGRA0.PE_7_7.SW0.in0 CGRA0.PE_7_7.SW0.out0
edge CGRA0.PE_7_7.SW0.in0 CGRA0.PE_7_7.SW0.out1
edge CGRA0.PE_7_7.SW0.in0 CGRA0.PE_7_7.SW0.out2
edge CGRA0.PE_7_7.SW0.in0 CGRA0.PE_7_7.SW0.out3
edge CGRA0.PE_7_7.SW0.in1 CGRA0.PE_7_7.SW0.out0
edge CGRA0.PE_7_7.SW0.in1 CGRA0.PE_7_7.SW0.out1
edge CGRA0.PE_7_7.SW0.in1 CGRA0.PE_7_7.SW0.out2
edge CGRA0.PE_7_7.SW0.in1 CGRA0.PE_7_7.SW0.out3
edge CGRA0.PE_7_7.SW0.in1 CGRA0.PE_7_7.SW0.out4
edge CGRA0.PE_7_7.SW0.in1 CGRA0.PE_7_7.SW0.out5
edge CGRA0.PE_7_7.SW0.in1 CGRA0.PE_7_7.SW0.out6
edge CGRA0.PE_7_7.SW0.in1 CGRA0.PE_7_7.SW0.out7
edge CGRA0.PE_7_7.SW0.in1 CGRA0.PE_7_7.SW0.out8
edge CGRA0.PE_7_7.SW0.in1 CGRA0.PE_7_7.SW0.out0
edge CGRA0.PE_7_7.SW0.in1 CGRA0.PE_7_7.SW0.out1
edge CGRA0.PE_7_7.SW0.in1 CGRA0.PE_7_7.SW0.out2
edge CGRA0.PE_7_7.SW0.in1 CGRA0.PE_7_7.SW0.out3
edge CGRA0.PE_7_7.SW0.in2 CGRA0.PE_7_7.SW0.out0
edge CGRA0.PE_7_7.SW0.in2 CGRA0.PE_7_7.SW0.out1
edge CGRA0.PE_7_7.SW0.in2 CGRA0.PE_7_7.SW0.out2
edge CGRA0.PE_7_7.SW0.in2 CGRA0.PE_7_7.SW0.out3
edge CGRA0.PE_7_7.SW0.in2 CGRA0.PE_7_7.SW0.out4
edge CGRA0.PE_7_7.SW0.in2 CGRA0.PE_7_7.SW0.out5
edge CGRA0.PE_7_7.SW0.in2 CGRA0.PE_7_7.SW0.out6
edge CGRA0.PE_7_7.SW0.in2 CGRA0.PE_7_7.SW0.out7
edge CGRA0.PE_7_7.SW0.in2 CGRA0.PE_7_7.SW0.out8
edge CGRA0.PE_7_7.SW0.in2 CGRA0.PE_7_7.SW0.out0
edge CGRA0.PE_7_7.SW0.in2 CGRA0.PE_7_7.SW0.out1
edge CGRA0.PE_7_7.SW0.in2 CGRA0.PE_7_7.SW0.out2
edge CGRA0.PE_7_7.SW0.in2 CGRA0.PE_7_7.SW0.out3
edge CGRA0.PE_7_7.SW0.in3 CGRA0.PE_7_7.SW0.out0
edge CGRA0.PE_7_7.SW0.in3 CGRA0.PE_7_7.SW0.out1
edge CGRA0.PE_7_7.SW0.in3 CGRA0.PE_7_7.SW0.out2
edge CGRA0.PE_7_7.SW0.in3 CGRA0.PE_7_7.SW0.out3
edge CGRA0.PE_7_7.SW0.in3 CGRA0.PE_7_7.SW0.out4
edge CGRA0.PE_7_7.SW0.in3 CGRA0.PE_7_7.SW0.out5
edge CGRA0.PE_7_7.SW0.in3 CGRA0.PE_7_7.SW0.out6
edge CGRA0.PE_7_7.SW0.in3 CGRA0.PE_7_7.SW0.out7
edge CGRA0.PE_7_7.SW0.in3 CGRA0.PE_7_7.SW0.out8
edge CGRA0.PE_7_7.SW0.in3 CGRA0.PE_7_7.SW0.out0
edge CGRA0.PE_7_7.SW0.in3 CGRA0.PE_7_7.SW0.out1
edge CGRA0.PE_7_7.SW0.in3 CGRA0.PE_7_7.SW0.out2
edge CGRA0.PE_7_7.SW0.in3 CGRA0.PE_7_7.SW0.out3
edge CGRA0.PE_7_7.SW0.in4 CGRA0.PE_7_7.SW0.out0
edge CGRA0.PE_7_7.SW0.in4 CGRA0.PE_7_7.SW0.out1
edge CGRA0.PE_7_7.SW0.in4 CGRA0.PE_7_7.SW0.out2
edge CGRA0.PE_7_7.SW0.in4 CGRA0.PE_7_7.SW0.out3
edge CGRA0.PE_7_7.SW0.in4 CGRA0.PE_7_7.SW0.out4
edge CGRA0.PE_7_7.SW0.in4 CGRA0.PE_7_7.SW0.out5
edge CGRA0.PE_7_7.SW0.in4 CGRA0.PE_7_7.SW0.out6
edge CGRA0.PE_7_7.SW0.in4 CGRA0.PE_7_7.SW0.out7
edge CGRA0.PE_7_7.SW0.in4 CGRA0.PE_7_7.SW0.out8
edge CGRA0.PE_7_7.SW0.in5 CGRA0.PE_7_7.SW0.out0
edge CGRA0.PE_7_7.SW0.in5 CGRA0.PE_7_7.SW0.out1
edge CGRA0.PE_7_7.SW0.in5 CGRA0.PE_7_7.SW0.out2
edge CGRA0.PE_7_7.SW0.in5 CGRA0.PE_7_7.SW0.out3
edge CGRA0.PE_7_7.SW0.in5 CGRA0.PE_7_7.SW0.out4
edge CGRA0.PE_7_7.SW0.in5 CGRA0.PE_7_7.SW0.out5
edge CGRA0.PE_7_7.SW0.in5 CGRA0.PE_7_7.SW0.out6
edge CGRA0.PE_7_7.SW0.in5 CGRA0.PE_7_7.SW0.out7
edge CGRA0.PE_7_7.SW0.in5 CGRA0.PE_7_7.SW0.out8
edge CGRA0.PE_7_7.SW0.in6 CGRA0.PE_7_7.SW0.out0
edge CGRA0.PE_7_7.SW0.in6 CGRA0.PE_7_7.SW0.out1
edge CGRA0.PE_7_7.SW0.in6 CGRA0.PE_7_7.SW0.out2
edge CGRA0.PE_7_7.SW0.in6 CGRA0.PE_7_7.SW0.out3
edge CGRA0.PE_7_7.SW0.in6 CGRA0.PE_7_7.SW0.out4
edge CGRA0.PE_7_7.SW0.in6 CGRA0.PE_7_7.SW0.out5
edge CGRA0.PE_7_7.SW0.in6 CGRA0.PE_7_7.SW0.out6
edge CGRA0.PE_7_7.SW0.in6 CGRA0.PE_7_7.SW0.out7
edge CGRA0.PE_7_7.SW0.in6 CGRA0.PE_7_7.SW0.out8
edge CGRA0.PE_7_7.SW0.out0 CGRA0.PE_7_7.out0
edge CGRA0.PE_7_7.SW0.out1 CGRA0.PE_7_7.out1
edge CGRA0.PE_7_7.SW0.out2 CGRA0.PE_7_7.out2
edge CGRA0.PE_7_7.SW0.out3 CGRA0.PE_7_7.out3
edge CGRA0.PE_7_7.SW0.out4 CGRA0.PE_7_7.FULLCONN_ALU0.in0
edge CGRA0.PE_7_7.SW0.out5 CGRA0.PE_7_7.FULLCONN_ALU0.in1
edge CGRA0.PE_7_7.SW0.out5 CGRA0.PE_7_7.REG0.in0
edge CGRA0.PE_7_7.SW0.out6 CGRA0.PE_7_7.FULLCONN_ALU0.in2
edge CGRA0.PE_7_7.SW0.out6 CGRA0.PE_7_7.REG0.in1
edge CGRA0.PE_7_7.SW0.out7 CGRA0.PE_7_7.REG0.in0
edge CGRA0.PE_7_7.SW0.out8 CGRA0.PE_7_7.REG0.in1
edge CGRA0.PE_7_7.FULLCONN_ALU0.in0 CGRA0.PE_7_7.FULLCONN_ALU0.out0
edge CGRA0.PE_7_7.FULLCONN_ALU0.in0 CGRA0.PE_7_7.FULLCONN_ALU0.out1
edge CGRA0.PE_7_7.FULLCONN_ALU0.in0 CGRA0.PE_7_7.FULLCONN_ALU0.out2
edge CGRA0.PE_7_7.FULLCONN_ALU0.in1 CGRA0.PE_7_7.FULLCONN_ALU0.out0
edge CGRA0.PE_7_7.FULLCONN_ALU0.in1 CGRA0.PE_7_7.FULLCONN_ALU0.out1
edge CGRA0.PE_7_7.FULLCONN_ALU0.in1 CGRA0.PE_7_7.FULLCONN_ALU0.out2
edge CGRA0.PE_7_7.FULLCONN_ALU0.in2 CGRA0.PE_7_7.FULLCONN_ALU0.out0
edge CGRA0.PE_7_7.FULLCONN_ALU0.in2 CGRA0.PE_7_7.FULLCONN_ALU0.out1
edge CGRA0.PE_7_7.FULLCONN_ALU0.in2 CGRA0.PE_7_7.FULLCONN_ALU0.out2
edge CGRA0.PE_7_7.FULLCONN_ALU0.in3 CGRA0.PE_7_7.FULLCONN_ALU0.out0
edge CGRA0.PE_7_7.FULLCONN_ALU0.in3 CGRA0.PE_7_7.FULLCONN_ALU0.out1
edge CGRA0.PE_7_7.FULLCONN_ALU0.in3 CGRA0.PE_7_7.FULLCONN_ALU0.out2
edge CGRA0.PE_7_7.FULLCONN_ALU0.out0 CGRA0.PE_7_7.ALU0.in0
edge CGRA0.PE_7_7.FULLCONN_ALU0.out1 CGRA0.PE_7_7.ALU0.in1
edge CGRA0.PE_7_7.FULLCONN_ALU0.out2 CGRA0.PE_7_7.ALU0.in2
edge CGRA0.PE_7_8.in0 CGRA0.PE_7_8.SW0.in0
edge CGRA0.PE_7_8.in1 CGRA0.PE_7_8.SW0.in1
edge CGRA0.PE_7_8.in2 CGRA0.PE_7_8.SW0.in2
edge CGRA0.PE_7_8.in3 CGRA0.PE_7_8.SW0.in3
edge CGRA0.PE_7_8.out0 CGRA0.PE_6_8.in0
edge CGRA0.PE_7_8.out0 CGRA0.mem_0.in28
edge CGRA0.PE_7_8.out0 CGRA0.mem_10.in28
edge CGRA0.PE_7_8.out1 CGRA0.PE_7_9.in1
edge CGRA0.PE_7_8.out1 CGRA0.mem_0.in29
edge CGRA0.PE_7_8.out1 CGRA0.mem_10.in29
edge CGRA0.PE_7_8.out2 CGRA0.PE_8_8.in2
edge CGRA0.PE_7_8.out2 CGRA0.mem_0.in30
edge CGRA0.PE_7_8.out2 CGRA0.mem_10.in30
edge CGRA0.PE_7_8.out3 CGRA0.PE_7_7.in3
edge CGRA0.PE_7_8.out3 CGRA0.mem_0.in31
edge CGRA0.PE_7_8.out3 CGRA0.mem_10.in31
edge CGRA0.PE_7_8.ALU0 CGRA0.PE_7_8.ALU0.out0
edge CGRA0.PE_7_8.ALU0.in0 CGRA0.PE_7_8.ALU0
edge CGRA0.PE_7_8.ALU0.in1 CGRA0.PE_7_8.ALU0
edge CGRA0.PE_7_8.ALU0.in2 CGRA0.PE_7_8.ALU0
edge CGRA0.PE_7_8.ALU0.out0 CGRA0.PE_7_8.SW0.in4
edge CGRA0.PE_7_8.CONST0 CGRA0.PE_7_8.CONST0.out0
edge CGRA0.PE_7_8.CONST0.in0 CGRA0.PE_7_8.CONST0
edge CGRA0.PE_7_8.CONST0.out0 CGRA0.PE_7_8.SW0.in5
edge CGRA0.PE_7_8.CONST0.out0 CGRA0.PE_7_8.FULLCONN_ALU0.in3
edge CGRA0.PE_7_8.REG0 CGRA0.PE_7_8.REG0.out0
edge CGRA0.PE_7_8.REG0.in0 CGRA0.PE_7_8.REG0
edge CGRA0.PE_7_8.REG0.in1 CGRA0.PE_7_8.REG0
edge CGRA0.PE_7_8.REG0.out0 CGRA0.PE_7_8.SW0.in5
edge CGRA0.PE_7_8.REG0.out0 CGRA0.PE_7_8.SW0.in6
edge CGRA0.PE_7_8.SW0.in0 CGRA0.PE_7_8.SW0.out0
edge CGRA0.PE_7_8.SW0.in0 CGRA0.PE_7_8.SW0.out1
edge CGRA0.PE_7_8.SW0.in0 CGRA0.PE_7_8.SW0.out2
edge CGRA0.PE_7_8.SW0.in0 CGRA0.PE_7_8.SW0.out3
edge CGRA0.PE_7_8.SW0.in0 CGRA0.PE_7_8.SW0.out4
edge CGRA0.PE_7_8.SW0.in0 CGRA0.PE_7_8.SW0.out5
edge CGRA0.PE_7_8.SW0.in0 CGRA0.PE_7_8.SW0.out6
edge CGRA0.PE_7_8.SW0.in0 CGRA0.PE_7_8.SW0.out7
edge CGRA0.PE_7_8.SW0.in0 CGRA0.PE_7_8.SW0.out8
edge CGRA0.PE_7_8.SW0.in0 CGRA0.PE_7_8.SW0.out0
edge CGRA0.PE_7_8.SW0.in0 CGRA0.PE_7_8.SW0.out1
edge CGRA0.PE_7_8.SW0.in0 CGRA0.PE_7_8.SW0.out2
edge CGRA0.PE_7_8.SW0.in0 CGRA0.PE_7_8.SW0.out3
edge CGRA0.PE_7_8.SW0.in1 CGRA0.PE_7_8.SW0.out0
edge CGRA0.PE_7_8.SW0.in1 CGRA0.PE_7_8.SW0.out1
edge CGRA0.PE_7_8.SW0.in1 CGRA0.PE_7_8.SW0.out2
edge CGRA0.PE_7_8.SW0.in1 CGRA0.PE_7_8.SW0.out3
edge CGRA0.PE_7_8.SW0.in1 CGRA0.PE_7_8.SW0.out4
edge CGRA0.PE_7_8.SW0.in1 CGRA0.PE_7_8.SW0.out5
edge CGRA0.PE_7_8.SW0.in1 CGRA0.PE_7_8.SW0.out6
edge CGRA0.PE_7_8.SW0.in1 CGRA0.PE_7_8.SW0.out7
edge CGRA0.PE_7_8.SW0.in1 CGRA0.PE_7_8.SW0.out8
edge CGRA0.PE_7_8.SW0.in1 CGRA0.PE_7_8.SW0.out0
edge CGRA0.PE_7_8.SW0.in1 CGRA0.PE_7_8.SW0.out1
edge CGRA0.PE_7_8.SW0.in1 CGRA0.PE_7_8.SW0.out2
edge CGRA0.PE_7_8.SW0.in1 CGRA0.PE_7_8.SW0.out3
edge CGRA0.PE_7_8.SW0.in2 CGRA0.PE_7_8.SW0.out0
edge CGRA0.PE_7_8.SW0.in2 CGRA0.PE_7_8.SW0.out1
edge CGRA0.PE_7_8.SW0.in2 CGRA0.PE_7_8.SW0.out2
edge CGRA0.PE_7_8.SW0.in2 CGRA0.PE_7_8.SW0.out3
edge CGRA0.PE_7_8.SW0.in2 CGRA0.PE_7_8.SW0.out4
edge CGRA0.PE_7_8.SW0.in2 CGRA0.PE_7_8.SW0.out5
edge CGRA0.PE_7_8.SW0.in2 CGRA0.PE_7_8.SW0.out6
edge CGRA0.PE_7_8.SW0.in2 CGRA0.PE_7_8.SW0.out7
edge CGRA0.PE_7_8.SW0.in2 CGRA0.PE_7_8.SW0.out8
edge CGRA0.PE_7_8.SW0.in2 CGRA0.PE_7_8.SW0.out0
edge CGRA0.PE_7_8.SW0.in2 CGRA0.PE_7_8.SW0.out1
edge CGRA0.PE_7_8.SW0.in2 CGRA0.PE_7_8.SW0.out2
edge CGRA0.PE_7_8.SW0.in2 CGRA0.PE_7_8.SW0.out3
edge CGRA0.PE_7_8.SW0.in3 CGRA0.PE_7_8.SW0.out0
edge CGRA0.PE_7_8.SW0.in3 CGRA0.PE_7_8.SW0.out1
edge CGRA0.PE_7_8.SW0.in3 CGRA0.PE_7_8.SW0.out2
edge CGRA0.PE_7_8.SW0.in3 CGRA0.PE_7_8.SW0.out3
edge CGRA0.PE_7_8.SW0.in3 CGRA0.PE_7_8.SW0.out4
edge CGRA0.PE_7_8.SW0.in3 CGRA0.PE_7_8.SW0.out5
edge CGRA0.PE_7_8.SW0.in3 CGRA0.PE_7_8.SW0.out6
edge CGRA0.PE_7_8.SW0.in3 CGRA0.PE_7_8.SW0.out7
edge CGRA0.PE_7_8.SW0.in3 CGRA0.PE_7_8.SW0.out8
edge CGRA0.PE_7_8.SW0.in3 CGRA0.PE_7_8.SW0.out0
edge CGRA0.PE_7_8.SW0.in3 CGRA0.PE_7_8.SW0.out1
edge CGRA0.PE_7_8.SW0.in3 CGRA0.PE_7_8.SW0.out2
edge CGRA0.PE_7_8.SW0.in3 CGRA0.PE_7_8.SW0.out3
edge CGRA0.PE_7_8.SW0.in4 CGRA0.PE_7_8.SW0.out0
edge CGRA0.PE_7_8.SW0.in4 CGRA0.PE_7_8.SW0.out1
edge CGRA0.PE_7_8.SW0.in4 CGRA0.PE_7_8.SW0.out2
edge CGRA0.PE_7_8.SW0.in4 CGRA0.PE_7_8.SW0.out3
edge CGRA0.PE_7_8.SW0.in4 CGRA0.PE_7_8.SW0.out4
edge CGRA0.PE_7_8.SW0.in4 CGRA0.PE_7_8.SW0.out5
edge CGRA0.PE_7_8.SW0.in4 CGRA0.PE_7_8.SW0.out6
edge CGRA0.PE_7_8.SW0.in4 CGRA0.PE_7_8.SW0.out7
edge CGRA0.PE_7_8.SW0.in4 CGRA0.PE_7_8.SW0.out8
edge CGRA0.PE_7_8.SW0.in5 CGRA0.PE_7_8.SW0.out0
edge CGRA0.PE_7_8.SW0.in5 CGRA0.PE_7_8.SW0.out1
edge CGRA0.PE_7_8.SW0.in5 CGRA0.PE_7_8.SW0.out2
edge CGRA0.PE_7_8.SW0.in5 CGRA0.PE_7_8.SW0.out3
edge CGRA0.PE_7_8.SW0.in5 CGRA0.PE_7_8.SW0.out4
edge CGRA0.PE_7_8.SW0.in5 CGRA0.PE_7_8.SW0.out5
edge CGRA0.PE_7_8.SW0.in5 CGRA0.PE_7_8.SW0.out6
edge CGRA0.PE_7_8.SW0.in5 CGRA0.PE_7_8.SW0.out7
edge CGRA0.PE_7_8.SW0.in5 CGRA0.PE_7_8.SW0.out8
edge CGRA0.PE_7_8.SW0.in6 CGRA0.PE_7_8.SW0.out0
edge CGRA0.PE_7_8.SW0.in6 CGRA0.PE_7_8.SW0.out1
edge CGRA0.PE_7_8.SW0.in6 CGRA0.PE_7_8.SW0.out2
edge CGRA0.PE_7_8.SW0.in6 CGRA0.PE_7_8.SW0.out3
edge CGRA0.PE_7_8.SW0.in6 CGRA0.PE_7_8.SW0.out4
edge CGRA0.PE_7_8.SW0.in6 CGRA0.PE_7_8.SW0.out5
edge CGRA0.PE_7_8.SW0.in6 CGRA0.PE_7_8.SW0.out6
edge CGRA0.PE_7_8.SW0.in6 CGRA0.PE_7_8.SW0.out7
edge CGRA0.PE_7_8.SW0.in6 CGRA0.PE_7_8.SW0.out8
edge CGRA0.PE_7_8.SW0.out0 CGRA0.PE_7_8.out0
edge CGRA0.PE_7_8.SW0.out1 CGRA0.PE_7_8.out1
edge CGRA0.PE_7_8.SW0.out2 CGRA0.PE_7_8.out2
edge CGRA0.PE_7_8.SW0.out3 CGRA0.PE_7_8.out3
edge CGRA0.PE_7_8.SW0.out4 CGRA0.PE_7_8.FULLCONN_ALU0.in0
edge CGRA0.PE_7_8.SW0.out5 CGRA0.PE_7_8.FULLCONN_ALU0.in1
edge CGRA0.PE_7_8.SW0.out5 CGRA0.PE_7_8.REG0.in0
edge CGRA0.PE_7_8.SW0.out6 CGRA0.PE_7_8.FULLCONN_ALU0.in2
edge CGRA0.PE_7_8.SW0.out6 CGRA0.PE_7_8.REG0.in1
edge CGRA0.PE_7_8.SW0.out7 CGRA0.PE_7_8.REG0.in0
edge CGRA0.PE_7_8.SW0.out8 CGRA0.PE_7_8.REG0.in1
edge CGRA0.PE_7_8.FULLCONN_ALU0.in0 CGRA0.PE_7_8.FULLCONN_ALU0.out0
edge CGRA0.PE_7_8.FULLCONN_ALU0.in0 CGRA0.PE_7_8.FULLCONN_ALU0.out1
edge CGRA0.PE_7_8.FULLCONN_ALU0.in0 CGRA0.PE_7_8.FULLCONN_ALU0.out2
edge CGRA0.PE_7_8.FULLCONN_ALU0.in1 CGRA0.PE_7_8.FULLCONN_ALU0.out0
edge CGRA0.PE_7_8.FULLCONN_ALU0.in1 CGRA0.PE_7_8.FULLCONN_ALU0.out1
edge CGRA0.PE_7_8.FULLCONN_ALU0.in1 CGRA0.PE_7_8.FULLCONN_ALU0.out2
edge CGRA0.PE_7_8.FULLCONN_ALU0.in2 CGRA0.PE_7_8.FULLCONN_ALU0.out0
edge CGRA0.PE_7_8.FULLCONN_ALU0.in2 CGRA0.PE_7_8.FULLCONN_ALU0.out1
edge CGRA0.PE_7_8.FULLCONN_ALU0.in2 CGRA0.PE_7_8.FULLCONN_ALU0.out2
edge CGRA0.PE_7_8.FULLCONN_ALU0.in3 CGRA0.PE_7_8.FULLCONN_ALU0.out0
edge CGRA0.PE_7_8.FULLCONN_ALU0.in3 CGRA0.PE_7_8.FULLCONN_ALU0.out1
edge CGRA0.PE_7_8.FULLCONN_ALU0.in3 CGRA0.PE_7_8.FULLCONN_ALU0.out2
edge CGRA0.PE_7_8.FULLCONN_ALU0.out0 CGRA0.PE_7_8.ALU0.in0
edge CGRA0.PE_7_8.FULLCONN_ALU0.out1 CGRA0.PE_7_8.ALU0.in1
edge CGRA0.PE_7_8.FULLCONN_ALU0.out2 CGRA0.PE_7_8.ALU0.in2
edge CGRA0.PE_7_9.in0 CGRA0.PE_7_9.SW0.in0
edge CGRA0.PE_7_9.in1 CGRA0.PE_7_9.SW0.in1
edge CGRA0.PE_7_9.in2 CGRA0.PE_7_9.SW0.in2
edge CGRA0.PE_7_9.in3 CGRA0.PE_7_9.SW0.in3
edge CGRA0.PE_7_9.out0 CGRA0.PE_6_9.in0
edge CGRA0.PE_7_9.out0 CGRA0.mem_0.in28
edge CGRA0.PE_7_9.out0 CGRA0.mem_10.in28
edge CGRA0.PE_7_9.out1 CGRA0.mem_0.in29
edge CGRA0.PE_7_9.out1 CGRA0.mem_10.in29
edge CGRA0.PE_7_9.out2 CGRA0.PE_8_9.in2
edge CGRA0.PE_7_9.out2 CGRA0.mem_0.in30
edge CGRA0.PE_7_9.out2 CGRA0.mem_10.in30
edge CGRA0.PE_7_9.out3 CGRA0.PE_7_8.in3
edge CGRA0.PE_7_9.out3 CGRA0.mem_0.in31
edge CGRA0.PE_7_9.out3 CGRA0.mem_10.in31
edge CGRA0.PE_7_9.ALU0 CGRA0.PE_7_9.ALU0.out0
edge CGRA0.PE_7_9.ALU0.in0 CGRA0.PE_7_9.ALU0
edge CGRA0.PE_7_9.ALU0.in1 CGRA0.PE_7_9.ALU0
edge CGRA0.PE_7_9.ALU0.in2 CGRA0.PE_7_9.ALU0
edge CGRA0.PE_7_9.ALU0.out0 CGRA0.PE_7_9.SW0.in4
edge CGRA0.PE_7_9.CONST0 CGRA0.PE_7_9.CONST0.out0
edge CGRA0.PE_7_9.CONST0.in0 CGRA0.PE_7_9.CONST0
edge CGRA0.PE_7_9.CONST0.out0 CGRA0.PE_7_9.SW0.in5
edge CGRA0.PE_7_9.CONST0.out0 CGRA0.PE_7_9.FULLCONN_ALU0.in3
edge CGRA0.PE_7_9.REG0 CGRA0.PE_7_9.REG0.out0
edge CGRA0.PE_7_9.REG0.in0 CGRA0.PE_7_9.REG0
edge CGRA0.PE_7_9.REG0.in1 CGRA0.PE_7_9.REG0
edge CGRA0.PE_7_9.REG0.out0 CGRA0.PE_7_9.SW0.in5
edge CGRA0.PE_7_9.REG0.out0 CGRA0.PE_7_9.SW0.in6
edge CGRA0.PE_7_9.SW0.in0 CGRA0.PE_7_9.SW0.out0
edge CGRA0.PE_7_9.SW0.in0 CGRA0.PE_7_9.SW0.out1
edge CGRA0.PE_7_9.SW0.in0 CGRA0.PE_7_9.SW0.out2
edge CGRA0.PE_7_9.SW0.in0 CGRA0.PE_7_9.SW0.out3
edge CGRA0.PE_7_9.SW0.in0 CGRA0.PE_7_9.SW0.out4
edge CGRA0.PE_7_9.SW0.in0 CGRA0.PE_7_9.SW0.out5
edge CGRA0.PE_7_9.SW0.in0 CGRA0.PE_7_9.SW0.out6
edge CGRA0.PE_7_9.SW0.in0 CGRA0.PE_7_9.SW0.out7
edge CGRA0.PE_7_9.SW0.in0 CGRA0.PE_7_9.SW0.out8
edge CGRA0.PE_7_9.SW0.in0 CGRA0.PE_7_9.SW0.out0
edge CGRA0.PE_7_9.SW0.in0 CGRA0.PE_7_9.SW0.out1
edge CGRA0.PE_7_9.SW0.in0 CGRA0.PE_7_9.SW0.out2
edge CGRA0.PE_7_9.SW0.in0 CGRA0.PE_7_9.SW0.out3
edge CGRA0.PE_7_9.SW0.in1 CGRA0.PE_7_9.SW0.out0
edge CGRA0.PE_7_9.SW0.in1 CGRA0.PE_7_9.SW0.out1
edge CGRA0.PE_7_9.SW0.in1 CGRA0.PE_7_9.SW0.out2
edge CGRA0.PE_7_9.SW0.in1 CGRA0.PE_7_9.SW0.out3
edge CGRA0.PE_7_9.SW0.in1 CGRA0.PE_7_9.SW0.out4
edge CGRA0.PE_7_9.SW0.in1 CGRA0.PE_7_9.SW0.out5
edge CGRA0.PE_7_9.SW0.in1 CGRA0.PE_7_9.SW0.out6
edge CGRA0.PE_7_9.SW0.in1 CGRA0.PE_7_9.SW0.out7
edge CGRA0.PE_7_9.SW0.in1 CGRA0.PE_7_9.SW0.out8
edge CGRA0.PE_7_9.SW0.in1 CGRA0.PE_7_9.SW0.out0
edge CGRA0.PE_7_9.SW0.in1 CGRA0.PE_7_9.SW0.out1
edge CGRA0.PE_7_9.SW0.in1 CGRA0.PE_7_9.SW0.out2
edge CGRA0.PE_7_9.SW0.in1 CGRA0.PE_7_9.SW0.out3
edge CGRA0.PE_7_9.SW0.in2 CGRA0.PE_7_9.SW0.out0
edge CGRA0.PE_7_9.SW0.in2 CGRA0.PE_7_9.SW0.out1
edge CGRA0.PE_7_9.SW0.in2 CGRA0.PE_7_9.SW0.out2
edge CGRA0.PE_7_9.SW0.in2 CGRA0.PE_7_9.SW0.out3
edge CGRA0.PE_7_9.SW0.in2 CGRA0.PE_7_9.SW0.out4
edge CGRA0.PE_7_9.SW0.in2 CGRA0.PE_7_9.SW0.out5
edge CGRA0.PE_7_9.SW0.in2 CGRA0.PE_7_9.SW0.out6
edge CGRA0.PE_7_9.SW0.in2 CGRA0.PE_7_9.SW0.out7
edge CGRA0.PE_7_9.SW0.in2 CGRA0.PE_7_9.SW0.out8
edge CGRA0.PE_7_9.SW0.in2 CGRA0.PE_7_9.SW0.out0
edge CGRA0.PE_7_9.SW0.in2 CGRA0.PE_7_9.SW0.out1
edge CGRA0.PE_7_9.SW0.in2 CGRA0.PE_7_9.SW0.out2
edge CGRA0.PE_7_9.SW0.in2 CGRA0.PE_7_9.SW0.out3
edge CGRA0.PE_7_9.SW0.in3 CGRA0.PE_7_9.SW0.out0
edge CGRA0.PE_7_9.SW0.in3 CGRA0.PE_7_9.SW0.out1
edge CGRA0.PE_7_9.SW0.in3 CGRA0.PE_7_9.SW0.out2
edge CGRA0.PE_7_9.SW0.in3 CGRA0.PE_7_9.SW0.out3
edge CGRA0.PE_7_9.SW0.in3 CGRA0.PE_7_9.SW0.out4
edge CGRA0.PE_7_9.SW0.in3 CGRA0.PE_7_9.SW0.out5
edge CGRA0.PE_7_9.SW0.in3 CGRA0.PE_7_9.SW0.out6
edge CGRA0.PE_7_9.SW0.in3 CGRA0.PE_7_9.SW0.out7
edge CGRA0.PE_7_9.SW0.in3 CGRA0.PE_7_9.SW0.out8
edge CGRA0.PE_7_9.SW0.in3 CGRA0.PE_7_9.SW0.out0
edge CGRA0.PE_7_9.SW0.in3 CGRA0.PE_7_9.SW0.out1
edge CGRA0.PE_7_9.SW0.in3 CGRA0.PE_7_9.SW0.out2
edge CGRA0.PE_7_9.SW0.in3 CGRA0.PE_7_9.SW0.out3
edge CGRA0.PE_7_9.SW0.in4 CGRA0.PE_7_9.SW0.out0
edge CGRA0.PE_7_9.SW0.in4 CGRA0.PE_7_9.SW0.out1
edge CGRA0.PE_7_9.SW0.in4 CGRA0.PE_7_9.SW0.out2
edge CGRA0.PE_7_9.SW0.in4 CGRA0.PE_7_9.SW0.out3
edge CGRA0.PE_7_9.SW0.in4 CGRA0.PE_7_9.SW0.out4
edge CGRA0.PE_7_9.SW0.in4 CGRA0.PE_7_9.SW0.out5
edge CGRA0.PE_7_9.SW0.in4 CGRA0.PE_7_9.SW0.out6
edge CGRA0.PE_7_9.SW0.in4 CGRA0.PE_7_9.SW0.out7
edge CGRA0.PE_7_9.SW0.in4 CGRA0.PE_7_9.SW0.out8
edge CGRA0.PE_7_9.SW0.in5 CGRA0.PE_7_9.SW0.out0
edge CGRA0.PE_7_9.SW0.in5 CGRA0.PE_7_9.SW0.out1
edge CGRA0.PE_7_9.SW0.in5 CGRA0.PE_7_9.SW0.out2
edge CGRA0.PE_7_9.SW0.in5 CGRA0.PE_7_9.SW0.out3
edge CGRA0.PE_7_9.SW0.in5 CGRA0.PE_7_9.SW0.out4
edge CGRA0.PE_7_9.SW0.in5 CGRA0.PE_7_9.SW0.out5
edge CGRA0.PE_7_9.SW0.in5 CGRA0.PE_7_9.SW0.out6
edge CGRA0.PE_7_9.SW0.in5 CGRA0.PE_7_9.SW0.out7
edge CGRA0.PE_7_9.SW0.in5 CGRA0.PE_7_9.SW0.out8
edge CGRA0.PE_7_9.SW0.in6 CGRA0.PE_7_9.SW0.out0
edge CGRA0.PE_7_9.SW0.in6 CGRA0.PE_7_9.SW0.out1
edge CGRA0.PE_7_9.SW0.in6 CGRA0.PE_7_9.SW0.out2
edge CGRA0.PE_7_9.SW0.in6 CGRA0.PE_7_9.SW0.out3
edge CGRA0.PE_7_9.SW0.in6 CGRA0.PE_7_9.SW0.out4
edge CGRA0.PE_7_9.SW0.in6 CGRA0.PE_7_9.SW0.out5
edge CGRA0.PE_7_9.SW0.in6 CGRA0.PE_7_9.SW0.out6
edge CGRA0.PE_7_9.SW0.in6 CGRA0.PE_7_9.SW0.out7
edge CGRA0.PE_7_9.SW0.in6 CGRA0.PE_7_9.SW0.out8
edge CGRA0.PE_7_9.SW0.out0 CGRA0.PE_7_9.out0
edge CGRA0.PE_7_9.SW0.out1 CGRA0.PE_7_9.out1
edge CGRA0.PE_7_9.SW0.out2 CGRA0.PE_7_9.out2
edge CGRA0.PE_7_9.SW0.out3 CGRA0.PE_7_9.out3
edge CGRA0.PE_7_9.SW0.out4 CGRA0.PE_7_9.FULLCONN_ALU0.in0
edge CGRA0.PE_7_9.SW0.out5 CGRA0.PE_7_9.FULLCONN_ALU0.in1
edge CGRA0.PE_7_9.SW0.out5 CGRA0.PE_7_9.REG0.in0
edge CGRA0.PE_7_9.SW0.out6 CGRA0.PE_7_9.FULLCONN_ALU0.in2
edge CGRA0.PE_7_9.SW0.out6 CGRA0.PE_7_9.REG0.in1
edge CGRA0.PE_7_9.SW0.out7 CGRA0.PE_7_9.REG0.in0
edge CGRA0.PE_7_9.SW0.out8 CGRA0.PE_7_9.REG0.in1
edge CGRA0.PE_7_9.FULLCONN_ALU0.in0 CGRA0.PE_7_9.FULLCONN_ALU0.out0
edge CGRA0.PE_7_9.FULLCONN_ALU0.in0 CGRA0.PE_7_9.FULLCONN_ALU0.out1
edge CGRA0.PE_7_9.FULLCONN_ALU0.in0 CGRA0.PE_7_9.FULLCONN_ALU0.out2
edge CGRA0.PE_7_9.FULLCONN_ALU0.in1 CGRA0.PE_7_9.FULLCONN_ALU0.out0
edge CGRA0.PE_7_9.FULLCONN_ALU0.in1 CGRA0.PE_7_9.FULLCONN_ALU0.out1
edge CGRA0.PE_7_9.FULLCONN_ALU0.in1 CGRA0.PE_7_9.FULLCONN_ALU0.out2
edge CGRA0.PE_7_9.FULLCONN_ALU0.in2 CGRA0.PE_7_9.FULLCONN_ALU0.out0
edge CGRA0.PE_7_9.FULLCONN_ALU0.in2 CGRA0.PE_7_9.FULLCONN_ALU0.out1
edge CGRA0.PE_7_9.FULLCONN_ALU0.in2 CGRA0.PE_7_9.FULLCONN_ALU0.out2
edge CGRA0.PE_7_9.FULLCONN_ALU0.in3 CGRA0.PE_7_9.FULLCONN_ALU0.out0
edge CGRA0.PE_7_9.FULLCONN_ALU0.in3 CGRA0.PE_7_9.FULLCONN_ALU0.out1
edge CGRA0.PE_7_9.FULLCONN_ALU0.in3 CGRA0.PE_7_9.FULLCONN_ALU0.out2
edge CGRA0.PE_7_9.FULLCONN_ALU0.out0 CGRA0.PE_7_9.ALU0.in0
edge CGRA0.PE_7_9.FULLCONN_ALU0.out1 CGRA0.PE_7_9.ALU0.in1
edge CGRA0.PE_7_9.FULLCONN_ALU0.out2 CGRA0.PE_7_9.ALU0.in2
edge CGRA0.PE_8_0.in0 CGRA0.PE_8_0.SW0.in0
edge CGRA0.PE_8_0.in1 CGRA0.PE_8_0.SW0.in1
edge CGRA0.PE_8_0.in2 CGRA0.PE_8_0.SW0.in2
edge CGRA0.PE_8_0.in3 CGRA0.PE_8_0.SW0.in3
edge CGRA0.PE_8_0.out0 CGRA0.PE_7_0.in0
edge CGRA0.PE_8_0.out0 CGRA0.mem_0.in32
edge CGRA0.PE_8_0.out0 CGRA0.mem_10.in32
edge CGRA0.PE_8_0.out1 CGRA0.PE_8_1.in1
edge CGRA0.PE_8_0.out1 CGRA0.mem_0.in33
edge CGRA0.PE_8_0.out1 CGRA0.mem_10.in33
edge CGRA0.PE_8_0.out2 CGRA0.PE_9_0.in2
edge CGRA0.PE_8_0.out2 CGRA0.mem_0.in34
edge CGRA0.PE_8_0.out2 CGRA0.mem_10.in34
edge CGRA0.PE_8_0.out3 CGRA0.mem_0.in35
edge CGRA0.PE_8_0.out3 CGRA0.mem_10.in35
edge CGRA0.PE_8_0.ALU0 CGRA0.PE_8_0.ALU0.out0
edge CGRA0.PE_8_0.ALU0.in0 CGRA0.PE_8_0.ALU0
edge CGRA0.PE_8_0.ALU0.in1 CGRA0.PE_8_0.ALU0
edge CGRA0.PE_8_0.ALU0.in2 CGRA0.PE_8_0.ALU0
edge CGRA0.PE_8_0.ALU0.out0 CGRA0.PE_8_0.SW0.in4
edge CGRA0.PE_8_0.CONST0 CGRA0.PE_8_0.CONST0.out0
edge CGRA0.PE_8_0.CONST0.in0 CGRA0.PE_8_0.CONST0
edge CGRA0.PE_8_0.CONST0.out0 CGRA0.PE_8_0.SW0.in5
edge CGRA0.PE_8_0.CONST0.out0 CGRA0.PE_8_0.FULLCONN_ALU0.in3
edge CGRA0.PE_8_0.REG0 CGRA0.PE_8_0.REG0.out0
edge CGRA0.PE_8_0.REG0.in0 CGRA0.PE_8_0.REG0
edge CGRA0.PE_8_0.REG0.in1 CGRA0.PE_8_0.REG0
edge CGRA0.PE_8_0.REG0.out0 CGRA0.PE_8_0.SW0.in5
edge CGRA0.PE_8_0.REG0.out0 CGRA0.PE_8_0.SW0.in6
edge CGRA0.PE_8_0.SW0.in0 CGRA0.PE_8_0.SW0.out0
edge CGRA0.PE_8_0.SW0.in0 CGRA0.PE_8_0.SW0.out1
edge CGRA0.PE_8_0.SW0.in0 CGRA0.PE_8_0.SW0.out2
edge CGRA0.PE_8_0.SW0.in0 CGRA0.PE_8_0.SW0.out3
edge CGRA0.PE_8_0.SW0.in0 CGRA0.PE_8_0.SW0.out4
edge CGRA0.PE_8_0.SW0.in0 CGRA0.PE_8_0.SW0.out5
edge CGRA0.PE_8_0.SW0.in0 CGRA0.PE_8_0.SW0.out6
edge CGRA0.PE_8_0.SW0.in0 CGRA0.PE_8_0.SW0.out7
edge CGRA0.PE_8_0.SW0.in0 CGRA0.PE_8_0.SW0.out8
edge CGRA0.PE_8_0.SW0.in0 CGRA0.PE_8_0.SW0.out0
edge CGRA0.PE_8_0.SW0.in0 CGRA0.PE_8_0.SW0.out1
edge CGRA0.PE_8_0.SW0.in0 CGRA0.PE_8_0.SW0.out2
edge CGRA0.PE_8_0.SW0.in0 CGRA0.PE_8_0.SW0.out3
edge CGRA0.PE_8_0.SW0.in1 CGRA0.PE_8_0.SW0.out0
edge CGRA0.PE_8_0.SW0.in1 CGRA0.PE_8_0.SW0.out1
edge CGRA0.PE_8_0.SW0.in1 CGRA0.PE_8_0.SW0.out2
edge CGRA0.PE_8_0.SW0.in1 CGRA0.PE_8_0.SW0.out3
edge CGRA0.PE_8_0.SW0.in1 CGRA0.PE_8_0.SW0.out4
edge CGRA0.PE_8_0.SW0.in1 CGRA0.PE_8_0.SW0.out5
edge CGRA0.PE_8_0.SW0.in1 CGRA0.PE_8_0.SW0.out6
edge CGRA0.PE_8_0.SW0.in1 CGRA0.PE_8_0.SW0.out7
edge CGRA0.PE_8_0.SW0.in1 CGRA0.PE_8_0.SW0.out8
edge CGRA0.PE_8_0.SW0.in1 CGRA0.PE_8_0.SW0.out0
edge CGRA0.PE_8_0.SW0.in1 CGRA0.PE_8_0.SW0.out1
edge CGRA0.PE_8_0.SW0.in1 CGRA0.PE_8_0.SW0.out2
edge CGRA0.PE_8_0.SW0.in1 CGRA0.PE_8_0.SW0.out3
edge CGRA0.PE_8_0.SW0.in2 CGRA0.PE_8_0.SW0.out0
edge CGRA0.PE_8_0.SW0.in2 CGRA0.PE_8_0.SW0.out1
edge CGRA0.PE_8_0.SW0.in2 CGRA0.PE_8_0.SW0.out2
edge CGRA0.PE_8_0.SW0.in2 CGRA0.PE_8_0.SW0.out3
edge CGRA0.PE_8_0.SW0.in2 CGRA0.PE_8_0.SW0.out4
edge CGRA0.PE_8_0.SW0.in2 CGRA0.PE_8_0.SW0.out5
edge CGRA0.PE_8_0.SW0.in2 CGRA0.PE_8_0.SW0.out6
edge CGRA0.PE_8_0.SW0.in2 CGRA0.PE_8_0.SW0.out7
edge CGRA0.PE_8_0.SW0.in2 CGRA0.PE_8_0.SW0.out8
edge CGRA0.PE_8_0.SW0.in2 CGRA0.PE_8_0.SW0.out0
edge CGRA0.PE_8_0.SW0.in2 CGRA0.PE_8_0.SW0.out1
edge CGRA0.PE_8_0.SW0.in2 CGRA0.PE_8_0.SW0.out2
edge CGRA0.PE_8_0.SW0.in2 CGRA0.PE_8_0.SW0.out3
edge CGRA0.PE_8_0.SW0.in3 CGRA0.PE_8_0.SW0.out0
edge CGRA0.PE_8_0.SW0.in3 CGRA0.PE_8_0.SW0.out1
edge CGRA0.PE_8_0.SW0.in3 CGRA0.PE_8_0.SW0.out2
edge CGRA0.PE_8_0.SW0.in3 CGRA0.PE_8_0.SW0.out3
edge CGRA0.PE_8_0.SW0.in3 CGRA0.PE_8_0.SW0.out4
edge CGRA0.PE_8_0.SW0.in3 CGRA0.PE_8_0.SW0.out5
edge CGRA0.PE_8_0.SW0.in3 CGRA0.PE_8_0.SW0.out6
edge CGRA0.PE_8_0.SW0.in3 CGRA0.PE_8_0.SW0.out7
edge CGRA0.PE_8_0.SW0.in3 CGRA0.PE_8_0.SW0.out8
edge CGRA0.PE_8_0.SW0.in3 CGRA0.PE_8_0.SW0.out0
edge CGRA0.PE_8_0.SW0.in3 CGRA0.PE_8_0.SW0.out1
edge CGRA0.PE_8_0.SW0.in3 CGRA0.PE_8_0.SW0.out2
edge CGRA0.PE_8_0.SW0.in3 CGRA0.PE_8_0.SW0.out3
edge CGRA0.PE_8_0.SW0.in4 CGRA0.PE_8_0.SW0.out0
edge CGRA0.PE_8_0.SW0.in4 CGRA0.PE_8_0.SW0.out1
edge CGRA0.PE_8_0.SW0.in4 CGRA0.PE_8_0.SW0.out2
edge CGRA0.PE_8_0.SW0.in4 CGRA0.PE_8_0.SW0.out3
edge CGRA0.PE_8_0.SW0.in4 CGRA0.PE_8_0.SW0.out4
edge CGRA0.PE_8_0.SW0.in4 CGRA0.PE_8_0.SW0.out5
edge CGRA0.PE_8_0.SW0.in4 CGRA0.PE_8_0.SW0.out6
edge CGRA0.PE_8_0.SW0.in4 CGRA0.PE_8_0.SW0.out7
edge CGRA0.PE_8_0.SW0.in4 CGRA0.PE_8_0.SW0.out8
edge CGRA0.PE_8_0.SW0.in5 CGRA0.PE_8_0.SW0.out0
edge CGRA0.PE_8_0.SW0.in5 CGRA0.PE_8_0.SW0.out1
edge CGRA0.PE_8_0.SW0.in5 CGRA0.PE_8_0.SW0.out2
edge CGRA0.PE_8_0.SW0.in5 CGRA0.PE_8_0.SW0.out3
edge CGRA0.PE_8_0.SW0.in5 CGRA0.PE_8_0.SW0.out4
edge CGRA0.PE_8_0.SW0.in5 CGRA0.PE_8_0.SW0.out5
edge CGRA0.PE_8_0.SW0.in5 CGRA0.PE_8_0.SW0.out6
edge CGRA0.PE_8_0.SW0.in5 CGRA0.PE_8_0.SW0.out7
edge CGRA0.PE_8_0.SW0.in5 CGRA0.PE_8_0.SW0.out8
edge CGRA0.PE_8_0.SW0.in6 CGRA0.PE_8_0.SW0.out0
edge CGRA0.PE_8_0.SW0.in6 CGRA0.PE_8_0.SW0.out1
edge CGRA0.PE_8_0.SW0.in6 CGRA0.PE_8_0.SW0.out2
edge CGRA0.PE_8_0.SW0.in6 CGRA0.PE_8_0.SW0.out3
edge CGRA0.PE_8_0.SW0.in6 CGRA0.PE_8_0.SW0.out4
edge CGRA0.PE_8_0.SW0.in6 CGRA0.PE_8_0.SW0.out5
edge CGRA0.PE_8_0.SW0.in6 CGRA0.PE_8_0.SW0.out6
edge CGRA0.PE_8_0.SW0.in6 CGRA0.PE_8_0.SW0.out7
edge CGRA0.PE_8_0.SW0.in6 CGRA0.PE_8_0.SW0.out8
edge CGRA0.PE_8_0.SW0.out0 CGRA0.PE_8_0.out0
edge CGRA0.PE_8_0.SW0.out1 CGRA0.PE_8_0.out1
edge CGRA0.PE_8_0.SW0.out2 CGRA0.PE_8_0.out2
edge CGRA0.PE_8_0.SW0.out3 CGRA0.PE_8_0.out3
edge CGRA0.PE_8_0.SW0.out4 CGRA0.PE_8_0.FULLCONN_ALU0.in0
edge CGRA0.PE_8_0.SW0.out5 CGRA0.PE_8_0.FULLCONN_ALU0.in1
edge CGRA0.PE_8_0.SW0.out5 CGRA0.PE_8_0.REG0.in0
edge CGRA0.PE_8_0.SW0.out6 CGRA0.PE_8_0.FULLCONN_ALU0.in2
edge CGRA0.PE_8_0.SW0.out6 CGRA0.PE_8_0.REG0.in1
edge CGRA0.PE_8_0.SW0.out7 CGRA0.PE_8_0.REG0.in0
edge CGRA0.PE_8_0.SW0.out8 CGRA0.PE_8_0.REG0.in1
edge CGRA0.PE_8_0.FULLCONN_ALU0.in0 CGRA0.PE_8_0.FULLCONN_ALU0.out0
edge CGRA0.PE_8_0.FULLCONN_ALU0.in0 CGRA0.PE_8_0.FULLCONN_ALU0.out1
edge CGRA0.PE_8_0.FULLCONN_ALU0.in0 CGRA0.PE_8_0.FULLCONN_ALU0.out2
edge CGRA0.PE_8_0.FULLCONN_ALU0.in1 CGRA0.PE_8_0.FULLCONN_ALU0.out0
edge CGRA0.PE_8_0.FULLCONN_ALU0.in1 CGRA0.PE_8_0.FULLCONN_ALU0.out1
edge CGRA0.PE_8_0.FULLCONN_ALU0.in1 CGRA0.PE_8_0.FULLCONN_ALU0.out2
edge CGRA0.PE_8_0.FULLCONN_ALU0.in2 CGRA0.PE_8_0.FULLCONN_ALU0.out0
edge CGRA0.PE_8_0.FULLCONN_ALU0.in2 CGRA0.PE_8_0.FULLCONN_ALU0.out1
edge CGRA0.PE_8_0.FULLCONN_ALU0.in2 CGRA0.PE_8_0.FULLCONN_ALU0.out2
edge CGRA0.PE_8_0.FULLCONN_ALU0.in3 CGRA0.PE_8_0.FULLCONN_ALU0.out0
edge CGRA0.PE_8_0.FULLCONN_ALU0.in3 CGRA0.PE_8_0.FULLCONN_ALU0.out1
edge CGRA0.PE_8_0.FULLCONN_ALU0.in3 CGRA0.PE_8_0.FULLCONN_ALU0.out2
edge CGRA0.PE_8_0.FULLCONN_ALU0.out0 CGRA0.PE_8_0.ALU0.in0
edge CGRA0.PE_8_0.FULLCONN_ALU0.out1 CGRA0.PE_8_0.ALU0.in1
edge CGRA0.PE_8_0.FULLCONN_ALU0.out2 CGRA0.PE_8_0.ALU0.in2
edge CGRA0.PE_8_1.in0 CGRA0.PE_8_1.SW0.in0
edge CGRA0.PE_8_1.in1 CGRA0.PE_8_1.SW0.in1
edge CGRA0.PE_8_1.in2 CGRA0.PE_8_1.SW0.in2
edge CGRA0.PE_8_1.in3 CGRA0.PE_8_1.SW0.in3
edge CGRA0.PE_8_1.out0 CGRA0.PE_7_1.in0
edge CGRA0.PE_8_1.out0 CGRA0.mem_0.in32
edge CGRA0.PE_8_1.out0 CGRA0.mem_10.in32
edge CGRA0.PE_8_1.out1 CGRA0.PE_8_2.in1
edge CGRA0.PE_8_1.out1 CGRA0.mem_0.in33
edge CGRA0.PE_8_1.out1 CGRA0.mem_10.in33
edge CGRA0.PE_8_1.out2 CGRA0.PE_9_1.in2
edge CGRA0.PE_8_1.out2 CGRA0.mem_0.in34
edge CGRA0.PE_8_1.out2 CGRA0.mem_10.in34
edge CGRA0.PE_8_1.out3 CGRA0.PE_8_0.in3
edge CGRA0.PE_8_1.out3 CGRA0.mem_0.in35
edge CGRA0.PE_8_1.out3 CGRA0.mem_10.in35
edge CGRA0.PE_8_1.ALU0 CGRA0.PE_8_1.ALU0.out0
edge CGRA0.PE_8_1.ALU0.in0 CGRA0.PE_8_1.ALU0
edge CGRA0.PE_8_1.ALU0.in1 CGRA0.PE_8_1.ALU0
edge CGRA0.PE_8_1.ALU0.in2 CGRA0.PE_8_1.ALU0
edge CGRA0.PE_8_1.ALU0.out0 CGRA0.PE_8_1.SW0.in4
edge CGRA0.PE_8_1.CONST0 CGRA0.PE_8_1.CONST0.out0
edge CGRA0.PE_8_1.CONST0.in0 CGRA0.PE_8_1.CONST0
edge CGRA0.PE_8_1.CONST0.out0 CGRA0.PE_8_1.SW0.in5
edge CGRA0.PE_8_1.CONST0.out0 CGRA0.PE_8_1.FULLCONN_ALU0.in3
edge CGRA0.PE_8_1.REG0 CGRA0.PE_8_1.REG0.out0
edge CGRA0.PE_8_1.REG0.in0 CGRA0.PE_8_1.REG0
edge CGRA0.PE_8_1.REG0.in1 CGRA0.PE_8_1.REG0
edge CGRA0.PE_8_1.REG0.out0 CGRA0.PE_8_1.SW0.in5
edge CGRA0.PE_8_1.REG0.out0 CGRA0.PE_8_1.SW0.in6
edge CGRA0.PE_8_1.SW0.in0 CGRA0.PE_8_1.SW0.out0
edge CGRA0.PE_8_1.SW0.in0 CGRA0.PE_8_1.SW0.out1
edge CGRA0.PE_8_1.SW0.in0 CGRA0.PE_8_1.SW0.out2
edge CGRA0.PE_8_1.SW0.in0 CGRA0.PE_8_1.SW0.out3
edge CGRA0.PE_8_1.SW0.in0 CGRA0.PE_8_1.SW0.out4
edge CGRA0.PE_8_1.SW0.in0 CGRA0.PE_8_1.SW0.out5
edge CGRA0.PE_8_1.SW0.in0 CGRA0.PE_8_1.SW0.out6
edge CGRA0.PE_8_1.SW0.in0 CGRA0.PE_8_1.SW0.out7
edge CGRA0.PE_8_1.SW0.in0 CGRA0.PE_8_1.SW0.out8
edge CGRA0.PE_8_1.SW0.in0 CGRA0.PE_8_1.SW0.out0
edge CGRA0.PE_8_1.SW0.in0 CGRA0.PE_8_1.SW0.out1
edge CGRA0.PE_8_1.SW0.in0 CGRA0.PE_8_1.SW0.out2
edge CGRA0.PE_8_1.SW0.in0 CGRA0.PE_8_1.SW0.out3
edge CGRA0.PE_8_1.SW0.in1 CGRA0.PE_8_1.SW0.out0
edge CGRA0.PE_8_1.SW0.in1 CGRA0.PE_8_1.SW0.out1
edge CGRA0.PE_8_1.SW0.in1 CGRA0.PE_8_1.SW0.out2
edge CGRA0.PE_8_1.SW0.in1 CGRA0.PE_8_1.SW0.out3
edge CGRA0.PE_8_1.SW0.in1 CGRA0.PE_8_1.SW0.out4
edge CGRA0.PE_8_1.SW0.in1 CGRA0.PE_8_1.SW0.out5
edge CGRA0.PE_8_1.SW0.in1 CGRA0.PE_8_1.SW0.out6
edge CGRA0.PE_8_1.SW0.in1 CGRA0.PE_8_1.SW0.out7
edge CGRA0.PE_8_1.SW0.in1 CGRA0.PE_8_1.SW0.out8
edge CGRA0.PE_8_1.SW0.in1 CGRA0.PE_8_1.SW0.out0
edge CGRA0.PE_8_1.SW0.in1 CGRA0.PE_8_1.SW0.out1
edge CGRA0.PE_8_1.SW0.in1 CGRA0.PE_8_1.SW0.out2
edge CGRA0.PE_8_1.SW0.in1 CGRA0.PE_8_1.SW0.out3
edge CGRA0.PE_8_1.SW0.in2 CGRA0.PE_8_1.SW0.out0
edge CGRA0.PE_8_1.SW0.in2 CGRA0.PE_8_1.SW0.out1
edge CGRA0.PE_8_1.SW0.in2 CGRA0.PE_8_1.SW0.out2
edge CGRA0.PE_8_1.SW0.in2 CGRA0.PE_8_1.SW0.out3
edge CGRA0.PE_8_1.SW0.in2 CGRA0.PE_8_1.SW0.out4
edge CGRA0.PE_8_1.SW0.in2 CGRA0.PE_8_1.SW0.out5
edge CGRA0.PE_8_1.SW0.in2 CGRA0.PE_8_1.SW0.out6
edge CGRA0.PE_8_1.SW0.in2 CGRA0.PE_8_1.SW0.out7
edge CGRA0.PE_8_1.SW0.in2 CGRA0.PE_8_1.SW0.out8
edge CGRA0.PE_8_1.SW0.in2 CGRA0.PE_8_1.SW0.out0
edge CGRA0.PE_8_1.SW0.in2 CGRA0.PE_8_1.SW0.out1
edge CGRA0.PE_8_1.SW0.in2 CGRA0.PE_8_1.SW0.out2
edge CGRA0.PE_8_1.SW0.in2 CGRA0.PE_8_1.SW0.out3
edge CGRA0.PE_8_1.SW0.in3 CGRA0.PE_8_1.SW0.out0
edge CGRA0.PE_8_1.SW0.in3 CGRA0.PE_8_1.SW0.out1
edge CGRA0.PE_8_1.SW0.in3 CGRA0.PE_8_1.SW0.out2
edge CGRA0.PE_8_1.SW0.in3 CGRA0.PE_8_1.SW0.out3
edge CGRA0.PE_8_1.SW0.in3 CGRA0.PE_8_1.SW0.out4
edge CGRA0.PE_8_1.SW0.in3 CGRA0.PE_8_1.SW0.out5
edge CGRA0.PE_8_1.SW0.in3 CGRA0.PE_8_1.SW0.out6
edge CGRA0.PE_8_1.SW0.in3 CGRA0.PE_8_1.SW0.out7
edge CGRA0.PE_8_1.SW0.in3 CGRA0.PE_8_1.SW0.out8
edge CGRA0.PE_8_1.SW0.in3 CGRA0.PE_8_1.SW0.out0
edge CGRA0.PE_8_1.SW0.in3 CGRA0.PE_8_1.SW0.out1
edge CGRA0.PE_8_1.SW0.in3 CGRA0.PE_8_1.SW0.out2
edge CGRA0.PE_8_1.SW0.in3 CGRA0.PE_8_1.SW0.out3
edge CGRA0.PE_8_1.SW0.in4 CGRA0.PE_8_1.SW0.out0
edge CGRA0.PE_8_1.SW0.in4 CGRA0.PE_8_1.SW0.out1
edge CGRA0.PE_8_1.SW0.in4 CGRA0.PE_8_1.SW0.out2
edge CGRA0.PE_8_1.SW0.in4 CGRA0.PE_8_1.SW0.out3
edge CGRA0.PE_8_1.SW0.in4 CGRA0.PE_8_1.SW0.out4
edge CGRA0.PE_8_1.SW0.in4 CGRA0.PE_8_1.SW0.out5
edge CGRA0.PE_8_1.SW0.in4 CGRA0.PE_8_1.SW0.out6
edge CGRA0.PE_8_1.SW0.in4 CGRA0.PE_8_1.SW0.out7
edge CGRA0.PE_8_1.SW0.in4 CGRA0.PE_8_1.SW0.out8
edge CGRA0.PE_8_1.SW0.in5 CGRA0.PE_8_1.SW0.out0
edge CGRA0.PE_8_1.SW0.in5 CGRA0.PE_8_1.SW0.out1
edge CGRA0.PE_8_1.SW0.in5 CGRA0.PE_8_1.SW0.out2
edge CGRA0.PE_8_1.SW0.in5 CGRA0.PE_8_1.SW0.out3
edge CGRA0.PE_8_1.SW0.in5 CGRA0.PE_8_1.SW0.out4
edge CGRA0.PE_8_1.SW0.in5 CGRA0.PE_8_1.SW0.out5
edge CGRA0.PE_8_1.SW0.in5 CGRA0.PE_8_1.SW0.out6
edge CGRA0.PE_8_1.SW0.in5 CGRA0.PE_8_1.SW0.out7
edge CGRA0.PE_8_1.SW0.in5 CGRA0.PE_8_1.SW0.out8
edge CGRA0.PE_8_1.SW0.in6 CGRA0.PE_8_1.SW0.out0
edge CGRA0.PE_8_1.SW0.in6 CGRA0.PE_8_1.SW0.out1
edge CGRA0.PE_8_1.SW0.in6 CGRA0.PE_8_1.SW0.out2
edge CGRA0.PE_8_1.SW0.in6 CGRA0.PE_8_1.SW0.out3
edge CGRA0.PE_8_1.SW0.in6 CGRA0.PE_8_1.SW0.out4
edge CGRA0.PE_8_1.SW0.in6 CGRA0.PE_8_1.SW0.out5
edge CGRA0.PE_8_1.SW0.in6 CGRA0.PE_8_1.SW0.out6
edge CGRA0.PE_8_1.SW0.in6 CGRA0.PE_8_1.SW0.out7
edge CGRA0.PE_8_1.SW0.in6 CGRA0.PE_8_1.SW0.out8
edge CGRA0.PE_8_1.SW0.out0 CGRA0.PE_8_1.out0
edge CGRA0.PE_8_1.SW0.out1 CGRA0.PE_8_1.out1
edge CGRA0.PE_8_1.SW0.out2 CGRA0.PE_8_1.out2
edge CGRA0.PE_8_1.SW0.out3 CGRA0.PE_8_1.out3
edge CGRA0.PE_8_1.SW0.out4 CGRA0.PE_8_1.FULLCONN_ALU0.in0
edge CGRA0.PE_8_1.SW0.out5 CGRA0.PE_8_1.FULLCONN_ALU0.in1
edge CGRA0.PE_8_1.SW0.out5 CGRA0.PE_8_1.REG0.in0
edge CGRA0.PE_8_1.SW0.out6 CGRA0.PE_8_1.FULLCONN_ALU0.in2
edge CGRA0.PE_8_1.SW0.out6 CGRA0.PE_8_1.REG0.in1
edge CGRA0.PE_8_1.SW0.out7 CGRA0.PE_8_1.REG0.in0
edge CGRA0.PE_8_1.SW0.out8 CGRA0.PE_8_1.REG0.in1
edge CGRA0.PE_8_1.FULLCONN_ALU0.in0 CGRA0.PE_8_1.FULLCONN_ALU0.out0
edge CGRA0.PE_8_1.FULLCONN_ALU0.in0 CGRA0.PE_8_1.FULLCONN_ALU0.out1
edge CGRA0.PE_8_1.FULLCONN_ALU0.in0 CGRA0.PE_8_1.FULLCONN_ALU0.out2
edge CGRA0.PE_8_1.FULLCONN_ALU0.in1 CGRA0.PE_8_1.FULLCONN_ALU0.out0
edge CGRA0.PE_8_1.FULLCONN_ALU0.in1 CGRA0.PE_8_1.FULLCONN_ALU0.out1
edge CGRA0.PE_8_1.FULLCONN_ALU0.in1 CGRA0.PE_8_1.FULLCONN_ALU0.out2
edge CGRA0.PE_8_1.FULLCONN_ALU0.in2 CGRA0.PE_8_1.FULLCONN_ALU0.out0
edge CGRA0.PE_8_1.FULLCONN_ALU0.in2 CGRA0.PE_8_1.FULLCONN_ALU0.out1
edge CGRA0.PE_8_1.FULLCONN_ALU0.in2 CGRA0.PE_8_1.FULLCONN_ALU0.out2
edge CGRA0.PE_8_1.FULLCONN_ALU0.in3 CGRA0.PE_8_1.FULLCONN_ALU0.out0
edge CGRA0.PE_8_1.FULLCONN_ALU0.in3 CGRA0.PE_8_1.FULLCONN_ALU0.out1
edge CGRA0.PE_8_1.FULLCONN_ALU0.in3 CGRA0.PE_8_1.FULLCONN_ALU0.out2
edge CGRA0.PE_8_1.FULLCONN_ALU0.out0 CGRA0.PE_8_1.ALU0.in0
edge CGRA0.PE_8_1.FULLCONN_ALU0.out1 CGRA0.PE_8_1.ALU0.in1
edge CGRA0.PE_8_1.FULLCONN_ALU0.out2 CGRA0.PE_8_1.ALU0.in2
edge CGRA0.PE_8_2.in0 CGRA0.PE_8_2.SW0.in0
edge CGRA0.PE_8_2.in1 CGRA0.PE_8_2.SW0.in1
edge CGRA0.PE_8_2.in2 CGRA0.PE_8_2.SW0.in2
edge CGRA0.PE_8_2.in3 CGRA0.PE_8_2.SW0.in3
edge CGRA0.PE_8_2.out0 CGRA0.PE_7_2.in0
edge CGRA0.PE_8_2.out0 CGRA0.mem_0.in32
edge CGRA0.PE_8_2.out0 CGRA0.mem_10.in32
edge CGRA0.PE_8_2.out1 CGRA0.PE_8_3.in1
edge CGRA0.PE_8_2.out1 CGRA0.mem_0.in33
edge CGRA0.PE_8_2.out1 CGRA0.mem_10.in33
edge CGRA0.PE_8_2.out2 CGRA0.PE_9_2.in2
edge CGRA0.PE_8_2.out2 CGRA0.mem_0.in34
edge CGRA0.PE_8_2.out2 CGRA0.mem_10.in34
edge CGRA0.PE_8_2.out3 CGRA0.PE_8_1.in3
edge CGRA0.PE_8_2.out3 CGRA0.mem_0.in35
edge CGRA0.PE_8_2.out3 CGRA0.mem_10.in35
edge CGRA0.PE_8_2.ALU0 CGRA0.PE_8_2.ALU0.out0
edge CGRA0.PE_8_2.ALU0.in0 CGRA0.PE_8_2.ALU0
edge CGRA0.PE_8_2.ALU0.in1 CGRA0.PE_8_2.ALU0
edge CGRA0.PE_8_2.ALU0.in2 CGRA0.PE_8_2.ALU0
edge CGRA0.PE_8_2.ALU0.out0 CGRA0.PE_8_2.SW0.in4
edge CGRA0.PE_8_2.CONST0 CGRA0.PE_8_2.CONST0.out0
edge CGRA0.PE_8_2.CONST0.in0 CGRA0.PE_8_2.CONST0
edge CGRA0.PE_8_2.CONST0.out0 CGRA0.PE_8_2.SW0.in5
edge CGRA0.PE_8_2.CONST0.out0 CGRA0.PE_8_2.FULLCONN_ALU0.in3
edge CGRA0.PE_8_2.REG0 CGRA0.PE_8_2.REG0.out0
edge CGRA0.PE_8_2.REG0.in0 CGRA0.PE_8_2.REG0
edge CGRA0.PE_8_2.REG0.in1 CGRA0.PE_8_2.REG0
edge CGRA0.PE_8_2.REG0.out0 CGRA0.PE_8_2.SW0.in5
edge CGRA0.PE_8_2.REG0.out0 CGRA0.PE_8_2.SW0.in6
edge CGRA0.PE_8_2.SW0.in0 CGRA0.PE_8_2.SW0.out0
edge CGRA0.PE_8_2.SW0.in0 CGRA0.PE_8_2.SW0.out1
edge CGRA0.PE_8_2.SW0.in0 CGRA0.PE_8_2.SW0.out2
edge CGRA0.PE_8_2.SW0.in0 CGRA0.PE_8_2.SW0.out3
edge CGRA0.PE_8_2.SW0.in0 CGRA0.PE_8_2.SW0.out4
edge CGRA0.PE_8_2.SW0.in0 CGRA0.PE_8_2.SW0.out5
edge CGRA0.PE_8_2.SW0.in0 CGRA0.PE_8_2.SW0.out6
edge CGRA0.PE_8_2.SW0.in0 CGRA0.PE_8_2.SW0.out7
edge CGRA0.PE_8_2.SW0.in0 CGRA0.PE_8_2.SW0.out8
edge CGRA0.PE_8_2.SW0.in0 CGRA0.PE_8_2.SW0.out0
edge CGRA0.PE_8_2.SW0.in0 CGRA0.PE_8_2.SW0.out1
edge CGRA0.PE_8_2.SW0.in0 CGRA0.PE_8_2.SW0.out2
edge CGRA0.PE_8_2.SW0.in0 CGRA0.PE_8_2.SW0.out3
edge CGRA0.PE_8_2.SW0.in1 CGRA0.PE_8_2.SW0.out0
edge CGRA0.PE_8_2.SW0.in1 CGRA0.PE_8_2.SW0.out1
edge CGRA0.PE_8_2.SW0.in1 CGRA0.PE_8_2.SW0.out2
edge CGRA0.PE_8_2.SW0.in1 CGRA0.PE_8_2.SW0.out3
edge CGRA0.PE_8_2.SW0.in1 CGRA0.PE_8_2.SW0.out4
edge CGRA0.PE_8_2.SW0.in1 CGRA0.PE_8_2.SW0.out5
edge CGRA0.PE_8_2.SW0.in1 CGRA0.PE_8_2.SW0.out6
edge CGRA0.PE_8_2.SW0.in1 CGRA0.PE_8_2.SW0.out7
edge CGRA0.PE_8_2.SW0.in1 CGRA0.PE_8_2.SW0.out8
edge CGRA0.PE_8_2.SW0.in1 CGRA0.PE_8_2.SW0.out0
edge CGRA0.PE_8_2.SW0.in1 CGRA0.PE_8_2.SW0.out1
edge CGRA0.PE_8_2.SW0.in1 CGRA0.PE_8_2.SW0.out2
edge CGRA0.PE_8_2.SW0.in1 CGRA0.PE_8_2.SW0.out3
edge CGRA0.PE_8_2.SW0.in2 CGRA0.PE_8_2.SW0.out0
edge CGRA0.PE_8_2.SW0.in2 CGRA0.PE_8_2.SW0.out1
edge CGRA0.PE_8_2.SW0.in2 CGRA0.PE_8_2.SW0.out2
edge CGRA0.PE_8_2.SW0.in2 CGRA0.PE_8_2.SW0.out3
edge CGRA0.PE_8_2.SW0.in2 CGRA0.PE_8_2.SW0.out4
edge CGRA0.PE_8_2.SW0.in2 CGRA0.PE_8_2.SW0.out5
edge CGRA0.PE_8_2.SW0.in2 CGRA0.PE_8_2.SW0.out6
edge CGRA0.PE_8_2.SW0.in2 CGRA0.PE_8_2.SW0.out7
edge CGRA0.PE_8_2.SW0.in2 CGRA0.PE_8_2.SW0.out8
edge CGRA0.PE_8_2.SW0.in2 CGRA0.PE_8_2.SW0.out0
edge CGRA0.PE_8_2.SW0.in2 CGRA0.PE_8_2.SW0.out1
edge CGRA0.PE_8_2.SW0.in2 CGRA0.PE_8_2.SW0.out2
edge CGRA0.PE_8_2.SW0.in2 CGRA0.PE_8_2.SW0.out3
edge CGRA0.PE_8_2.SW0.in3 CGRA0.PE_8_2.SW0.out0
edge CGRA0.PE_8_2.SW0.in3 CGRA0.PE_8_2.SW0.out1
edge CGRA0.PE_8_2.SW0.in3 CGRA0.PE_8_2.SW0.out2
edge CGRA0.PE_8_2.SW0.in3 CGRA0.PE_8_2.SW0.out3
edge CGRA0.PE_8_2.SW0.in3 CGRA0.PE_8_2.SW0.out4
edge CGRA0.PE_8_2.SW0.in3 CGRA0.PE_8_2.SW0.out5
edge CGRA0.PE_8_2.SW0.in3 CGRA0.PE_8_2.SW0.out6
edge CGRA0.PE_8_2.SW0.in3 CGRA0.PE_8_2.SW0.out7
edge CGRA0.PE_8_2.SW0.in3 CGRA0.PE_8_2.SW0.out8
edge CGRA0.PE_8_2.SW0.in3 CGRA0.PE_8_2.SW0.out0
edge CGRA0.PE_8_2.SW0.in3 CGRA0.PE_8_2.SW0.out1
edge CGRA0.PE_8_2.SW0.in3 CGRA0.PE_8_2.SW0.out2
edge CGRA0.PE_8_2.SW0.in3 CGRA0.PE_8_2.SW0.out3
edge CGRA0.PE_8_2.SW0.in4 CGRA0.PE_8_2.SW0.out0
edge CGRA0.PE_8_2.SW0.in4 CGRA0.PE_8_2.SW0.out1
edge CGRA0.PE_8_2.SW0.in4 CGRA0.PE_8_2.SW0.out2
edge CGRA0.PE_8_2.SW0.in4 CGRA0.PE_8_2.SW0.out3
edge CGRA0.PE_8_2.SW0.in4 CGRA0.PE_8_2.SW0.out4
edge CGRA0.PE_8_2.SW0.in4 CGRA0.PE_8_2.SW0.out5
edge CGRA0.PE_8_2.SW0.in4 CGRA0.PE_8_2.SW0.out6
edge CGRA0.PE_8_2.SW0.in4 CGRA0.PE_8_2.SW0.out7
edge CGRA0.PE_8_2.SW0.in4 CGRA0.PE_8_2.SW0.out8
edge CGRA0.PE_8_2.SW0.in5 CGRA0.PE_8_2.SW0.out0
edge CGRA0.PE_8_2.SW0.in5 CGRA0.PE_8_2.SW0.out1
edge CGRA0.PE_8_2.SW0.in5 CGRA0.PE_8_2.SW0.out2
edge CGRA0.PE_8_2.SW0.in5 CGRA0.PE_8_2.SW0.out3
edge CGRA0.PE_8_2.SW0.in5 CGRA0.PE_8_2.SW0.out4
edge CGRA0.PE_8_2.SW0.in5 CGRA0.PE_8_2.SW0.out5
edge CGRA0.PE_8_2.SW0.in5 CGRA0.PE_8_2.SW0.out6
edge CGRA0.PE_8_2.SW0.in5 CGRA0.PE_8_2.SW0.out7
edge CGRA0.PE_8_2.SW0.in5 CGRA0.PE_8_2.SW0.out8
edge CGRA0.PE_8_2.SW0.in6 CGRA0.PE_8_2.SW0.out0
edge CGRA0.PE_8_2.SW0.in6 CGRA0.PE_8_2.SW0.out1
edge CGRA0.PE_8_2.SW0.in6 CGRA0.PE_8_2.SW0.out2
edge CGRA0.PE_8_2.SW0.in6 CGRA0.PE_8_2.SW0.out3
edge CGRA0.PE_8_2.SW0.in6 CGRA0.PE_8_2.SW0.out4
edge CGRA0.PE_8_2.SW0.in6 CGRA0.PE_8_2.SW0.out5
edge CGRA0.PE_8_2.SW0.in6 CGRA0.PE_8_2.SW0.out6
edge CGRA0.PE_8_2.SW0.in6 CGRA0.PE_8_2.SW0.out7
edge CGRA0.PE_8_2.SW0.in6 CGRA0.PE_8_2.SW0.out8
edge CGRA0.PE_8_2.SW0.out0 CGRA0.PE_8_2.out0
edge CGRA0.PE_8_2.SW0.out1 CGRA0.PE_8_2.out1
edge CGRA0.PE_8_2.SW0.out2 CGRA0.PE_8_2.out2
edge CGRA0.PE_8_2.SW0.out3 CGRA0.PE_8_2.out3
edge CGRA0.PE_8_2.SW0.out4 CGRA0.PE_8_2.FULLCONN_ALU0.in0
edge CGRA0.PE_8_2.SW0.out5 CGRA0.PE_8_2.FULLCONN_ALU0.in1
edge CGRA0.PE_8_2.SW0.out5 CGRA0.PE_8_2.REG0.in0
edge CGRA0.PE_8_2.SW0.out6 CGRA0.PE_8_2.FULLCONN_ALU0.in2
edge CGRA0.PE_8_2.SW0.out6 CGRA0.PE_8_2.REG0.in1
edge CGRA0.PE_8_2.SW0.out7 CGRA0.PE_8_2.REG0.in0
edge CGRA0.PE_8_2.SW0.out8 CGRA0.PE_8_2.REG0.in1
edge CGRA0.PE_8_2.FULLCONN_ALU0.in0 CGRA0.PE_8_2.FULLCONN_ALU0.out0
edge CGRA0.PE_8_2.FULLCONN_ALU0.in0 CGRA0.PE_8_2.FULLCONN_ALU0.out1
edge CGRA0.PE_8_2.FULLCONN_ALU0.in0 CGRA0.PE_8_2.FULLCONN_ALU0.out2
edge CGRA0.PE_8_2.FULLCONN_ALU0.in1 CGRA0.PE_8_2.FULLCONN_ALU0.out0
edge CGRA0.PE_8_2.FULLCONN_ALU0.in1 CGRA0.PE_8_2.FULLCONN_ALU0.out1
edge CGRA0.PE_8_2.FULLCONN_ALU0.in1 CGRA0.PE_8_2.FULLCONN_ALU0.out2
edge CGRA0.PE_8_2.FULLCONN_ALU0.in2 CGRA0.PE_8_2.FULLCONN_ALU0.out0
edge CGRA0.PE_8_2.FULLCONN_ALU0.in2 CGRA0.PE_8_2.FULLCONN_ALU0.out1
edge CGRA0.PE_8_2.FULLCONN_ALU0.in2 CGRA0.PE_8_2.FULLCONN_ALU0.out2
edge CGRA0.PE_8_2.FULLCONN_ALU0.in3 CGRA0.PE_8_2.FULLCONN_ALU0.out0
edge CGRA0.PE_8_2.FULLCONN_ALU0.in3 CGRA0.PE_8_2.FULLCONN_ALU0.out1
edge CGRA0.PE_8_2.FULLCONN_ALU0.in3 CGRA0.PE_8_2.FULLCONN_ALU0.out2
edge CGRA0.PE_8_2.FULLCONN_ALU0.out0 CGRA0.PE_8_2.ALU0.in0
edge CGRA0.PE_8_2.FULLCONN_ALU0.out1 CGRA0.PE_8_2.ALU0.in1
edge CGRA0.PE_8_2.FULLCONN_ALU0.out2 CGRA0.PE_8_2.ALU0.in2
edge CGRA0.PE_8_3.in0 CGRA0.PE_8_3.SW0.in0
edge CGRA0.PE_8_3.in1 CGRA0.PE_8_3.SW0.in1
edge CGRA0.PE_8_3.in2 CGRA0.PE_8_3.SW0.in2
edge CGRA0.PE_8_3.in3 CGRA0.PE_8_3.SW0.in3
edge CGRA0.PE_8_3.out0 CGRA0.PE_7_3.in0
edge CGRA0.PE_8_3.out0 CGRA0.mem_0.in32
edge CGRA0.PE_8_3.out0 CGRA0.mem_10.in32
edge CGRA0.PE_8_3.out1 CGRA0.PE_8_4.in1
edge CGRA0.PE_8_3.out1 CGRA0.mem_0.in33
edge CGRA0.PE_8_3.out1 CGRA0.mem_10.in33
edge CGRA0.PE_8_3.out2 CGRA0.PE_9_3.in2
edge CGRA0.PE_8_3.out2 CGRA0.mem_0.in34
edge CGRA0.PE_8_3.out2 CGRA0.mem_10.in34
edge CGRA0.PE_8_3.out3 CGRA0.PE_8_2.in3
edge CGRA0.PE_8_3.out3 CGRA0.mem_0.in35
edge CGRA0.PE_8_3.out3 CGRA0.mem_10.in35
edge CGRA0.PE_8_3.ALU0 CGRA0.PE_8_3.ALU0.out0
edge CGRA0.PE_8_3.ALU0.in0 CGRA0.PE_8_3.ALU0
edge CGRA0.PE_8_3.ALU0.in1 CGRA0.PE_8_3.ALU0
edge CGRA0.PE_8_3.ALU0.in2 CGRA0.PE_8_3.ALU0
edge CGRA0.PE_8_3.ALU0.out0 CGRA0.PE_8_3.SW0.in4
edge CGRA0.PE_8_3.CONST0 CGRA0.PE_8_3.CONST0.out0
edge CGRA0.PE_8_3.CONST0.in0 CGRA0.PE_8_3.CONST0
edge CGRA0.PE_8_3.CONST0.out0 CGRA0.PE_8_3.SW0.in5
edge CGRA0.PE_8_3.CONST0.out0 CGRA0.PE_8_3.FULLCONN_ALU0.in3
edge CGRA0.PE_8_3.REG0 CGRA0.PE_8_3.REG0.out0
edge CGRA0.PE_8_3.REG0.in0 CGRA0.PE_8_3.REG0
edge CGRA0.PE_8_3.REG0.in1 CGRA0.PE_8_3.REG0
edge CGRA0.PE_8_3.REG0.out0 CGRA0.PE_8_3.SW0.in5
edge CGRA0.PE_8_3.REG0.out0 CGRA0.PE_8_3.SW0.in6
edge CGRA0.PE_8_3.SW0.in0 CGRA0.PE_8_3.SW0.out0
edge CGRA0.PE_8_3.SW0.in0 CGRA0.PE_8_3.SW0.out1
edge CGRA0.PE_8_3.SW0.in0 CGRA0.PE_8_3.SW0.out2
edge CGRA0.PE_8_3.SW0.in0 CGRA0.PE_8_3.SW0.out3
edge CGRA0.PE_8_3.SW0.in0 CGRA0.PE_8_3.SW0.out4
edge CGRA0.PE_8_3.SW0.in0 CGRA0.PE_8_3.SW0.out5
edge CGRA0.PE_8_3.SW0.in0 CGRA0.PE_8_3.SW0.out6
edge CGRA0.PE_8_3.SW0.in0 CGRA0.PE_8_3.SW0.out7
edge CGRA0.PE_8_3.SW0.in0 CGRA0.PE_8_3.SW0.out8
edge CGRA0.PE_8_3.SW0.in0 CGRA0.PE_8_3.SW0.out0
edge CGRA0.PE_8_3.SW0.in0 CGRA0.PE_8_3.SW0.out1
edge CGRA0.PE_8_3.SW0.in0 CGRA0.PE_8_3.SW0.out2
edge CGRA0.PE_8_3.SW0.in0 CGRA0.PE_8_3.SW0.out3
edge CGRA0.PE_8_3.SW0.in1 CGRA0.PE_8_3.SW0.out0
edge CGRA0.PE_8_3.SW0.in1 CGRA0.PE_8_3.SW0.out1
edge CGRA0.PE_8_3.SW0.in1 CGRA0.PE_8_3.SW0.out2
edge CGRA0.PE_8_3.SW0.in1 CGRA0.PE_8_3.SW0.out3
edge CGRA0.PE_8_3.SW0.in1 CGRA0.PE_8_3.SW0.out4
edge CGRA0.PE_8_3.SW0.in1 CGRA0.PE_8_3.SW0.out5
edge CGRA0.PE_8_3.SW0.in1 CGRA0.PE_8_3.SW0.out6
edge CGRA0.PE_8_3.SW0.in1 CGRA0.PE_8_3.SW0.out7
edge CGRA0.PE_8_3.SW0.in1 CGRA0.PE_8_3.SW0.out8
edge CGRA0.PE_8_3.SW0.in1 CGRA0.PE_8_3.SW0.out0
edge CGRA0.PE_8_3.SW0.in1 CGRA0.PE_8_3.SW0.out1
edge CGRA0.PE_8_3.SW0.in1 CGRA0.PE_8_3.SW0.out2
edge CGRA0.PE_8_3.SW0.in1 CGRA0.PE_8_3.SW0.out3
edge CGRA0.PE_8_3.SW0.in2 CGRA0.PE_8_3.SW0.out0
edge CGRA0.PE_8_3.SW0.in2 CGRA0.PE_8_3.SW0.out1
edge CGRA0.PE_8_3.SW0.in2 CGRA0.PE_8_3.SW0.out2
edge CGRA0.PE_8_3.SW0.in2 CGRA0.PE_8_3.SW0.out3
edge CGRA0.PE_8_3.SW0.in2 CGRA0.PE_8_3.SW0.out4
edge CGRA0.PE_8_3.SW0.in2 CGRA0.PE_8_3.SW0.out5
edge CGRA0.PE_8_3.SW0.in2 CGRA0.PE_8_3.SW0.out6
edge CGRA0.PE_8_3.SW0.in2 CGRA0.PE_8_3.SW0.out7
edge CGRA0.PE_8_3.SW0.in2 CGRA0.PE_8_3.SW0.out8
edge CGRA0.PE_8_3.SW0.in2 CGRA0.PE_8_3.SW0.out0
edge CGRA0.PE_8_3.SW0.in2 CGRA0.PE_8_3.SW0.out1
edge CGRA0.PE_8_3.SW0.in2 CGRA0.PE_8_3.SW0.out2
edge CGRA0.PE_8_3.SW0.in2 CGRA0.PE_8_3.SW0.out3
edge CGRA0.PE_8_3.SW0.in3 CGRA0.PE_8_3.SW0.out0
edge CGRA0.PE_8_3.SW0.in3 CGRA0.PE_8_3.SW0.out1
edge CGRA0.PE_8_3.SW0.in3 CGRA0.PE_8_3.SW0.out2
edge CGRA0.PE_8_3.SW0.in3 CGRA0.PE_8_3.SW0.out3
edge CGRA0.PE_8_3.SW0.in3 CGRA0.PE_8_3.SW0.out4
edge CGRA0.PE_8_3.SW0.in3 CGRA0.PE_8_3.SW0.out5
edge CGRA0.PE_8_3.SW0.in3 CGRA0.PE_8_3.SW0.out6
edge CGRA0.PE_8_3.SW0.in3 CGRA0.PE_8_3.SW0.out7
edge CGRA0.PE_8_3.SW0.in3 CGRA0.PE_8_3.SW0.out8
edge CGRA0.PE_8_3.SW0.in3 CGRA0.PE_8_3.SW0.out0
edge CGRA0.PE_8_3.SW0.in3 CGRA0.PE_8_3.SW0.out1
edge CGRA0.PE_8_3.SW0.in3 CGRA0.PE_8_3.SW0.out2
edge CGRA0.PE_8_3.SW0.in3 CGRA0.PE_8_3.SW0.out3
edge CGRA0.PE_8_3.SW0.in4 CGRA0.PE_8_3.SW0.out0
edge CGRA0.PE_8_3.SW0.in4 CGRA0.PE_8_3.SW0.out1
edge CGRA0.PE_8_3.SW0.in4 CGRA0.PE_8_3.SW0.out2
edge CGRA0.PE_8_3.SW0.in4 CGRA0.PE_8_3.SW0.out3
edge CGRA0.PE_8_3.SW0.in4 CGRA0.PE_8_3.SW0.out4
edge CGRA0.PE_8_3.SW0.in4 CGRA0.PE_8_3.SW0.out5
edge CGRA0.PE_8_3.SW0.in4 CGRA0.PE_8_3.SW0.out6
edge CGRA0.PE_8_3.SW0.in4 CGRA0.PE_8_3.SW0.out7
edge CGRA0.PE_8_3.SW0.in4 CGRA0.PE_8_3.SW0.out8
edge CGRA0.PE_8_3.SW0.in5 CGRA0.PE_8_3.SW0.out0
edge CGRA0.PE_8_3.SW0.in5 CGRA0.PE_8_3.SW0.out1
edge CGRA0.PE_8_3.SW0.in5 CGRA0.PE_8_3.SW0.out2
edge CGRA0.PE_8_3.SW0.in5 CGRA0.PE_8_3.SW0.out3
edge CGRA0.PE_8_3.SW0.in5 CGRA0.PE_8_3.SW0.out4
edge CGRA0.PE_8_3.SW0.in5 CGRA0.PE_8_3.SW0.out5
edge CGRA0.PE_8_3.SW0.in5 CGRA0.PE_8_3.SW0.out6
edge CGRA0.PE_8_3.SW0.in5 CGRA0.PE_8_3.SW0.out7
edge CGRA0.PE_8_3.SW0.in5 CGRA0.PE_8_3.SW0.out8
edge CGRA0.PE_8_3.SW0.in6 CGRA0.PE_8_3.SW0.out0
edge CGRA0.PE_8_3.SW0.in6 CGRA0.PE_8_3.SW0.out1
edge CGRA0.PE_8_3.SW0.in6 CGRA0.PE_8_3.SW0.out2
edge CGRA0.PE_8_3.SW0.in6 CGRA0.PE_8_3.SW0.out3
edge CGRA0.PE_8_3.SW0.in6 CGRA0.PE_8_3.SW0.out4
edge CGRA0.PE_8_3.SW0.in6 CGRA0.PE_8_3.SW0.out5
edge CGRA0.PE_8_3.SW0.in6 CGRA0.PE_8_3.SW0.out6
edge CGRA0.PE_8_3.SW0.in6 CGRA0.PE_8_3.SW0.out7
edge CGRA0.PE_8_3.SW0.in6 CGRA0.PE_8_3.SW0.out8
edge CGRA0.PE_8_3.SW0.out0 CGRA0.PE_8_3.out0
edge CGRA0.PE_8_3.SW0.out1 CGRA0.PE_8_3.out1
edge CGRA0.PE_8_3.SW0.out2 CGRA0.PE_8_3.out2
edge CGRA0.PE_8_3.SW0.out3 CGRA0.PE_8_3.out3
edge CGRA0.PE_8_3.SW0.out4 CGRA0.PE_8_3.FULLCONN_ALU0.in0
edge CGRA0.PE_8_3.SW0.out5 CGRA0.PE_8_3.FULLCONN_ALU0.in1
edge CGRA0.PE_8_3.SW0.out5 CGRA0.PE_8_3.REG0.in0
edge CGRA0.PE_8_3.SW0.out6 CGRA0.PE_8_3.FULLCONN_ALU0.in2
edge CGRA0.PE_8_3.SW0.out6 CGRA0.PE_8_3.REG0.in1
edge CGRA0.PE_8_3.SW0.out7 CGRA0.PE_8_3.REG0.in0
edge CGRA0.PE_8_3.SW0.out8 CGRA0.PE_8_3.REG0.in1
edge CGRA0.PE_8_3.FULLCONN_ALU0.in0 CGRA0.PE_8_3.FULLCONN_ALU0.out0
edge CGRA0.PE_8_3.FULLCONN_ALU0.in0 CGRA0.PE_8_3.FULLCONN_ALU0.out1
edge CGRA0.PE_8_3.FULLCONN_ALU0.in0 CGRA0.PE_8_3.FULLCONN_ALU0.out2
edge CGRA0.PE_8_3.FULLCONN_ALU0.in1 CGRA0.PE_8_3.FULLCONN_ALU0.out0
edge CGRA0.PE_8_3.FULLCONN_ALU0.in1 CGRA0.PE_8_3.FULLCONN_ALU0.out1
edge CGRA0.PE_8_3.FULLCONN_ALU0.in1 CGRA0.PE_8_3.FULLCONN_ALU0.out2
edge CGRA0.PE_8_3.FULLCONN_ALU0.in2 CGRA0.PE_8_3.FULLCONN_ALU0.out0
edge CGRA0.PE_8_3.FULLCONN_ALU0.in2 CGRA0.PE_8_3.FULLCONN_ALU0.out1
edge CGRA0.PE_8_3.FULLCONN_ALU0.in2 CGRA0.PE_8_3.FULLCONN_ALU0.out2
edge CGRA0.PE_8_3.FULLCONN_ALU0.in3 CGRA0.PE_8_3.FULLCONN_ALU0.out0
edge CGRA0.PE_8_3.FULLCONN_ALU0.in3 CGRA0.PE_8_3.FULLCONN_ALU0.out1
edge CGRA0.PE_8_3.FULLCONN_ALU0.in3 CGRA0.PE_8_3.FULLCONN_ALU0.out2
edge CGRA0.PE_8_3.FULLCONN_ALU0.out0 CGRA0.PE_8_3.ALU0.in0
edge CGRA0.PE_8_3.FULLCONN_ALU0.out1 CGRA0.PE_8_3.ALU0.in1
edge CGRA0.PE_8_3.FULLCONN_ALU0.out2 CGRA0.PE_8_3.ALU0.in2
edge CGRA0.PE_8_4.in0 CGRA0.PE_8_4.SW0.in0
edge CGRA0.PE_8_4.in1 CGRA0.PE_8_4.SW0.in1
edge CGRA0.PE_8_4.in2 CGRA0.PE_8_4.SW0.in2
edge CGRA0.PE_8_4.in3 CGRA0.PE_8_4.SW0.in3
edge CGRA0.PE_8_4.out0 CGRA0.PE_7_4.in0
edge CGRA0.PE_8_4.out0 CGRA0.mem_0.in32
edge CGRA0.PE_8_4.out0 CGRA0.mem_10.in32
edge CGRA0.PE_8_4.out1 CGRA0.PE_8_5.in1
edge CGRA0.PE_8_4.out1 CGRA0.mem_0.in33
edge CGRA0.PE_8_4.out1 CGRA0.mem_10.in33
edge CGRA0.PE_8_4.out2 CGRA0.PE_9_4.in2
edge CGRA0.PE_8_4.out2 CGRA0.mem_0.in34
edge CGRA0.PE_8_4.out2 CGRA0.mem_10.in34
edge CGRA0.PE_8_4.out3 CGRA0.PE_8_3.in3
edge CGRA0.PE_8_4.out3 CGRA0.mem_0.in35
edge CGRA0.PE_8_4.out3 CGRA0.mem_10.in35
edge CGRA0.PE_8_4.ALU0 CGRA0.PE_8_4.ALU0.out0
edge CGRA0.PE_8_4.ALU0.in0 CGRA0.PE_8_4.ALU0
edge CGRA0.PE_8_4.ALU0.in1 CGRA0.PE_8_4.ALU0
edge CGRA0.PE_8_4.ALU0.in2 CGRA0.PE_8_4.ALU0
edge CGRA0.PE_8_4.ALU0.out0 CGRA0.PE_8_4.SW0.in4
edge CGRA0.PE_8_4.CONST0 CGRA0.PE_8_4.CONST0.out0
edge CGRA0.PE_8_4.CONST0.in0 CGRA0.PE_8_4.CONST0
edge CGRA0.PE_8_4.CONST0.out0 CGRA0.PE_8_4.SW0.in5
edge CGRA0.PE_8_4.CONST0.out0 CGRA0.PE_8_4.FULLCONN_ALU0.in3
edge CGRA0.PE_8_4.REG0 CGRA0.PE_8_4.REG0.out0
edge CGRA0.PE_8_4.REG0.in0 CGRA0.PE_8_4.REG0
edge CGRA0.PE_8_4.REG0.in1 CGRA0.PE_8_4.REG0
edge CGRA0.PE_8_4.REG0.out0 CGRA0.PE_8_4.SW0.in5
edge CGRA0.PE_8_4.REG0.out0 CGRA0.PE_8_4.SW0.in6
edge CGRA0.PE_8_4.SW0.in0 CGRA0.PE_8_4.SW0.out0
edge CGRA0.PE_8_4.SW0.in0 CGRA0.PE_8_4.SW0.out1
edge CGRA0.PE_8_4.SW0.in0 CGRA0.PE_8_4.SW0.out2
edge CGRA0.PE_8_4.SW0.in0 CGRA0.PE_8_4.SW0.out3
edge CGRA0.PE_8_4.SW0.in0 CGRA0.PE_8_4.SW0.out4
edge CGRA0.PE_8_4.SW0.in0 CGRA0.PE_8_4.SW0.out5
edge CGRA0.PE_8_4.SW0.in0 CGRA0.PE_8_4.SW0.out6
edge CGRA0.PE_8_4.SW0.in0 CGRA0.PE_8_4.SW0.out7
edge CGRA0.PE_8_4.SW0.in0 CGRA0.PE_8_4.SW0.out8
edge CGRA0.PE_8_4.SW0.in0 CGRA0.PE_8_4.SW0.out0
edge CGRA0.PE_8_4.SW0.in0 CGRA0.PE_8_4.SW0.out1
edge CGRA0.PE_8_4.SW0.in0 CGRA0.PE_8_4.SW0.out2
edge CGRA0.PE_8_4.SW0.in0 CGRA0.PE_8_4.SW0.out3
edge CGRA0.PE_8_4.SW0.in1 CGRA0.PE_8_4.SW0.out0
edge CGRA0.PE_8_4.SW0.in1 CGRA0.PE_8_4.SW0.out1
edge CGRA0.PE_8_4.SW0.in1 CGRA0.PE_8_4.SW0.out2
edge CGRA0.PE_8_4.SW0.in1 CGRA0.PE_8_4.SW0.out3
edge CGRA0.PE_8_4.SW0.in1 CGRA0.PE_8_4.SW0.out4
edge CGRA0.PE_8_4.SW0.in1 CGRA0.PE_8_4.SW0.out5
edge CGRA0.PE_8_4.SW0.in1 CGRA0.PE_8_4.SW0.out6
edge CGRA0.PE_8_4.SW0.in1 CGRA0.PE_8_4.SW0.out7
edge CGRA0.PE_8_4.SW0.in1 CGRA0.PE_8_4.SW0.out8
edge CGRA0.PE_8_4.SW0.in1 CGRA0.PE_8_4.SW0.out0
edge CGRA0.PE_8_4.SW0.in1 CGRA0.PE_8_4.SW0.out1
edge CGRA0.PE_8_4.SW0.in1 CGRA0.PE_8_4.SW0.out2
edge CGRA0.PE_8_4.SW0.in1 CGRA0.PE_8_4.SW0.out3
edge CGRA0.PE_8_4.SW0.in2 CGRA0.PE_8_4.SW0.out0
edge CGRA0.PE_8_4.SW0.in2 CGRA0.PE_8_4.SW0.out1
edge CGRA0.PE_8_4.SW0.in2 CGRA0.PE_8_4.SW0.out2
edge CGRA0.PE_8_4.SW0.in2 CGRA0.PE_8_4.SW0.out3
edge CGRA0.PE_8_4.SW0.in2 CGRA0.PE_8_4.SW0.out4
edge CGRA0.PE_8_4.SW0.in2 CGRA0.PE_8_4.SW0.out5
edge CGRA0.PE_8_4.SW0.in2 CGRA0.PE_8_4.SW0.out6
edge CGRA0.PE_8_4.SW0.in2 CGRA0.PE_8_4.SW0.out7
edge CGRA0.PE_8_4.SW0.in2 CGRA0.PE_8_4.SW0.out8
edge CGRA0.PE_8_4.SW0.in2 CGRA0.PE_8_4.SW0.out0
edge CGRA0.PE_8_4.SW0.in2 CGRA0.PE_8_4.SW0.out1
edge CGRA0.PE_8_4.SW0.in2 CGRA0.PE_8_4.SW0.out2
edge CGRA0.PE_8_4.SW0.in2 CGRA0.PE_8_4.SW0.out3
edge CGRA0.PE_8_4.SW0.in3 CGRA0.PE_8_4.SW0.out0
edge CGRA0.PE_8_4.SW0.in3 CGRA0.PE_8_4.SW0.out1
edge CGRA0.PE_8_4.SW0.in3 CGRA0.PE_8_4.SW0.out2
edge CGRA0.PE_8_4.SW0.in3 CGRA0.PE_8_4.SW0.out3
edge CGRA0.PE_8_4.SW0.in3 CGRA0.PE_8_4.SW0.out4
edge CGRA0.PE_8_4.SW0.in3 CGRA0.PE_8_4.SW0.out5
edge CGRA0.PE_8_4.SW0.in3 CGRA0.PE_8_4.SW0.out6
edge CGRA0.PE_8_4.SW0.in3 CGRA0.PE_8_4.SW0.out7
edge CGRA0.PE_8_4.SW0.in3 CGRA0.PE_8_4.SW0.out8
edge CGRA0.PE_8_4.SW0.in3 CGRA0.PE_8_4.SW0.out0
edge CGRA0.PE_8_4.SW0.in3 CGRA0.PE_8_4.SW0.out1
edge CGRA0.PE_8_4.SW0.in3 CGRA0.PE_8_4.SW0.out2
edge CGRA0.PE_8_4.SW0.in3 CGRA0.PE_8_4.SW0.out3
edge CGRA0.PE_8_4.SW0.in4 CGRA0.PE_8_4.SW0.out0
edge CGRA0.PE_8_4.SW0.in4 CGRA0.PE_8_4.SW0.out1
edge CGRA0.PE_8_4.SW0.in4 CGRA0.PE_8_4.SW0.out2
edge CGRA0.PE_8_4.SW0.in4 CGRA0.PE_8_4.SW0.out3
edge CGRA0.PE_8_4.SW0.in4 CGRA0.PE_8_4.SW0.out4
edge CGRA0.PE_8_4.SW0.in4 CGRA0.PE_8_4.SW0.out5
edge CGRA0.PE_8_4.SW0.in4 CGRA0.PE_8_4.SW0.out6
edge CGRA0.PE_8_4.SW0.in4 CGRA0.PE_8_4.SW0.out7
edge CGRA0.PE_8_4.SW0.in4 CGRA0.PE_8_4.SW0.out8
edge CGRA0.PE_8_4.SW0.in5 CGRA0.PE_8_4.SW0.out0
edge CGRA0.PE_8_4.SW0.in5 CGRA0.PE_8_4.SW0.out1
edge CGRA0.PE_8_4.SW0.in5 CGRA0.PE_8_4.SW0.out2
edge CGRA0.PE_8_4.SW0.in5 CGRA0.PE_8_4.SW0.out3
edge CGRA0.PE_8_4.SW0.in5 CGRA0.PE_8_4.SW0.out4
edge CGRA0.PE_8_4.SW0.in5 CGRA0.PE_8_4.SW0.out5
edge CGRA0.PE_8_4.SW0.in5 CGRA0.PE_8_4.SW0.out6
edge CGRA0.PE_8_4.SW0.in5 CGRA0.PE_8_4.SW0.out7
edge CGRA0.PE_8_4.SW0.in5 CGRA0.PE_8_4.SW0.out8
edge CGRA0.PE_8_4.SW0.in6 CGRA0.PE_8_4.SW0.out0
edge CGRA0.PE_8_4.SW0.in6 CGRA0.PE_8_4.SW0.out1
edge CGRA0.PE_8_4.SW0.in6 CGRA0.PE_8_4.SW0.out2
edge CGRA0.PE_8_4.SW0.in6 CGRA0.PE_8_4.SW0.out3
edge CGRA0.PE_8_4.SW0.in6 CGRA0.PE_8_4.SW0.out4
edge CGRA0.PE_8_4.SW0.in6 CGRA0.PE_8_4.SW0.out5
edge CGRA0.PE_8_4.SW0.in6 CGRA0.PE_8_4.SW0.out6
edge CGRA0.PE_8_4.SW0.in6 CGRA0.PE_8_4.SW0.out7
edge CGRA0.PE_8_4.SW0.in6 CGRA0.PE_8_4.SW0.out8
edge CGRA0.PE_8_4.SW0.out0 CGRA0.PE_8_4.out0
edge CGRA0.PE_8_4.SW0.out1 CGRA0.PE_8_4.out1
edge CGRA0.PE_8_4.SW0.out2 CGRA0.PE_8_4.out2
edge CGRA0.PE_8_4.SW0.out3 CGRA0.PE_8_4.out3
edge CGRA0.PE_8_4.SW0.out4 CGRA0.PE_8_4.FULLCONN_ALU0.in0
edge CGRA0.PE_8_4.SW0.out5 CGRA0.PE_8_4.FULLCONN_ALU0.in1
edge CGRA0.PE_8_4.SW0.out5 CGRA0.PE_8_4.REG0.in0
edge CGRA0.PE_8_4.SW0.out6 CGRA0.PE_8_4.FULLCONN_ALU0.in2
edge CGRA0.PE_8_4.SW0.out6 CGRA0.PE_8_4.REG0.in1
edge CGRA0.PE_8_4.SW0.out7 CGRA0.PE_8_4.REG0.in0
edge CGRA0.PE_8_4.SW0.out8 CGRA0.PE_8_4.REG0.in1
edge CGRA0.PE_8_4.FULLCONN_ALU0.in0 CGRA0.PE_8_4.FULLCONN_ALU0.out0
edge CGRA0.PE_8_4.FULLCONN_ALU0.in0 CGRA0.PE_8_4.FULLCONN_ALU0.out1
edge CGRA0.PE_8_4.FULLCONN_ALU0.in0 CGRA0.PE_8_4.FULLCONN_ALU0.out2
edge CGRA0.PE_8_4.FULLCONN_ALU0.in1 CGRA0.PE_8_4.FULLCONN_ALU0.out0
edge CGRA0.PE_8_4.FULLCONN_ALU0.in1 CGRA0.PE_8_4.FULLCONN_ALU0.out1
edge CGRA0.PE_8_4.FULLCONN_ALU0.in1 CGRA0.PE_8_4.FULLCONN_ALU0.out2
edge CGRA0.PE_8_4.FULLCONN_ALU0.in2 CGRA0.PE_8_4.FULLCONN_ALU0.out0
edge CGRA0.PE_8_4.FULLCONN_ALU0.in2 CGRA0.PE_8_4.FULLCONN_ALU0.out1
edge CGRA0.PE_8_4.FULLCONN_ALU0.in2 CGRA0.PE_8_4.FULLCONN_ALU0.out2
edge CGRA0.PE_8_4.FULLCONN_ALU0.in3 CGRA0.PE_8_4.FULLCONN_ALU0.out0
edge CGRA0.PE_8_4.FULLCONN_ALU0.in3 CGRA0.PE_8_4.FULLCONN_ALU0.out1
edge CGRA0.PE_8_4.FULLCONN_ALU0.in3 CGRA0.PE_8_4.FULLCONN_ALU0.out2
edge CGRA0.PE_8_4.FULLCONN_ALU0.out0 CGRA0.PE_8_4.ALU0.in0
edge CGRA0.PE_8_4.FULLCONN_ALU0.out1 CGRA0.PE_8_4.ALU0.in1
edge CGRA0.PE_8_4.FULLCONN_ALU0.out2 CGRA0.PE_8_4.ALU0.in2
edge CGRA0.PE_8_5.in0 CGRA0.PE_8_5.SW0.in0
edge CGRA0.PE_8_5.in1 CGRA0.PE_8_5.SW0.in1
edge CGRA0.PE_8_5.in2 CGRA0.PE_8_5.SW0.in2
edge CGRA0.PE_8_5.in3 CGRA0.PE_8_5.SW0.in3
edge CGRA0.PE_8_5.out0 CGRA0.PE_7_5.in0
edge CGRA0.PE_8_5.out0 CGRA0.mem_0.in32
edge CGRA0.PE_8_5.out0 CGRA0.mem_10.in32
edge CGRA0.PE_8_5.out1 CGRA0.PE_8_6.in1
edge CGRA0.PE_8_5.out1 CGRA0.mem_0.in33
edge CGRA0.PE_8_5.out1 CGRA0.mem_10.in33
edge CGRA0.PE_8_5.out2 CGRA0.PE_9_5.in2
edge CGRA0.PE_8_5.out2 CGRA0.mem_0.in34
edge CGRA0.PE_8_5.out2 CGRA0.mem_10.in34
edge CGRA0.PE_8_5.out3 CGRA0.PE_8_4.in3
edge CGRA0.PE_8_5.out3 CGRA0.mem_0.in35
edge CGRA0.PE_8_5.out3 CGRA0.mem_10.in35
edge CGRA0.PE_8_5.ALU0 CGRA0.PE_8_5.ALU0.out0
edge CGRA0.PE_8_5.ALU0.in0 CGRA0.PE_8_5.ALU0
edge CGRA0.PE_8_5.ALU0.in1 CGRA0.PE_8_5.ALU0
edge CGRA0.PE_8_5.ALU0.in2 CGRA0.PE_8_5.ALU0
edge CGRA0.PE_8_5.ALU0.out0 CGRA0.PE_8_5.SW0.in4
edge CGRA0.PE_8_5.CONST0 CGRA0.PE_8_5.CONST0.out0
edge CGRA0.PE_8_5.CONST0.in0 CGRA0.PE_8_5.CONST0
edge CGRA0.PE_8_5.CONST0.out0 CGRA0.PE_8_5.SW0.in5
edge CGRA0.PE_8_5.CONST0.out0 CGRA0.PE_8_5.FULLCONN_ALU0.in3
edge CGRA0.PE_8_5.REG0 CGRA0.PE_8_5.REG0.out0
edge CGRA0.PE_8_5.REG0.in0 CGRA0.PE_8_5.REG0
edge CGRA0.PE_8_5.REG0.in1 CGRA0.PE_8_5.REG0
edge CGRA0.PE_8_5.REG0.out0 CGRA0.PE_8_5.SW0.in5
edge CGRA0.PE_8_5.REG0.out0 CGRA0.PE_8_5.SW0.in6
edge CGRA0.PE_8_5.SW0.in0 CGRA0.PE_8_5.SW0.out0
edge CGRA0.PE_8_5.SW0.in0 CGRA0.PE_8_5.SW0.out1
edge CGRA0.PE_8_5.SW0.in0 CGRA0.PE_8_5.SW0.out2
edge CGRA0.PE_8_5.SW0.in0 CGRA0.PE_8_5.SW0.out3
edge CGRA0.PE_8_5.SW0.in0 CGRA0.PE_8_5.SW0.out4
edge CGRA0.PE_8_5.SW0.in0 CGRA0.PE_8_5.SW0.out5
edge CGRA0.PE_8_5.SW0.in0 CGRA0.PE_8_5.SW0.out6
edge CGRA0.PE_8_5.SW0.in0 CGRA0.PE_8_5.SW0.out7
edge CGRA0.PE_8_5.SW0.in0 CGRA0.PE_8_5.SW0.out8
edge CGRA0.PE_8_5.SW0.in0 CGRA0.PE_8_5.SW0.out0
edge CGRA0.PE_8_5.SW0.in0 CGRA0.PE_8_5.SW0.out1
edge CGRA0.PE_8_5.SW0.in0 CGRA0.PE_8_5.SW0.out2
edge CGRA0.PE_8_5.SW0.in0 CGRA0.PE_8_5.SW0.out3
edge CGRA0.PE_8_5.SW0.in1 CGRA0.PE_8_5.SW0.out0
edge CGRA0.PE_8_5.SW0.in1 CGRA0.PE_8_5.SW0.out1
edge CGRA0.PE_8_5.SW0.in1 CGRA0.PE_8_5.SW0.out2
edge CGRA0.PE_8_5.SW0.in1 CGRA0.PE_8_5.SW0.out3
edge CGRA0.PE_8_5.SW0.in1 CGRA0.PE_8_5.SW0.out4
edge CGRA0.PE_8_5.SW0.in1 CGRA0.PE_8_5.SW0.out5
edge CGRA0.PE_8_5.SW0.in1 CGRA0.PE_8_5.SW0.out6
edge CGRA0.PE_8_5.SW0.in1 CGRA0.PE_8_5.SW0.out7
edge CGRA0.PE_8_5.SW0.in1 CGRA0.PE_8_5.SW0.out8
edge CGRA0.PE_8_5.SW0.in1 CGRA0.PE_8_5.SW0.out0
edge CGRA0.PE_8_5.SW0.in1 CGRA0.PE_8_5.SW0.out1
edge CGRA0.PE_8_5.SW0.in1 CGRA0.PE_8_5.SW0.out2
edge CGRA0.PE_8_5.SW0.in1 CGRA0.PE_8_5.SW0.out3
edge CGRA0.PE_8_5.SW0.in2 CGRA0.PE_8_5.SW0.out0
edge CGRA0.PE_8_5.SW0.in2 CGRA0.PE_8_5.SW0.out1
edge CGRA0.PE_8_5.SW0.in2 CGRA0.PE_8_5.SW0.out2
edge CGRA0.PE_8_5.SW0.in2 CGRA0.PE_8_5.SW0.out3
edge CGRA0.PE_8_5.SW0.in2 CGRA0.PE_8_5.SW0.out4
edge CGRA0.PE_8_5.SW0.in2 CGRA0.PE_8_5.SW0.out5
edge CGRA0.PE_8_5.SW0.in2 CGRA0.PE_8_5.SW0.out6
edge CGRA0.PE_8_5.SW0.in2 CGRA0.PE_8_5.SW0.out7
edge CGRA0.PE_8_5.SW0.in2 CGRA0.PE_8_5.SW0.out8
edge CGRA0.PE_8_5.SW0.in2 CGRA0.PE_8_5.SW0.out0
edge CGRA0.PE_8_5.SW0.in2 CGRA0.PE_8_5.SW0.out1
edge CGRA0.PE_8_5.SW0.in2 CGRA0.PE_8_5.SW0.out2
edge CGRA0.PE_8_5.SW0.in2 CGRA0.PE_8_5.SW0.out3
edge CGRA0.PE_8_5.SW0.in3 CGRA0.PE_8_5.SW0.out0
edge CGRA0.PE_8_5.SW0.in3 CGRA0.PE_8_5.SW0.out1
edge CGRA0.PE_8_5.SW0.in3 CGRA0.PE_8_5.SW0.out2
edge CGRA0.PE_8_5.SW0.in3 CGRA0.PE_8_5.SW0.out3
edge CGRA0.PE_8_5.SW0.in3 CGRA0.PE_8_5.SW0.out4
edge CGRA0.PE_8_5.SW0.in3 CGRA0.PE_8_5.SW0.out5
edge CGRA0.PE_8_5.SW0.in3 CGRA0.PE_8_5.SW0.out6
edge CGRA0.PE_8_5.SW0.in3 CGRA0.PE_8_5.SW0.out7
edge CGRA0.PE_8_5.SW0.in3 CGRA0.PE_8_5.SW0.out8
edge CGRA0.PE_8_5.SW0.in3 CGRA0.PE_8_5.SW0.out0
edge CGRA0.PE_8_5.SW0.in3 CGRA0.PE_8_5.SW0.out1
edge CGRA0.PE_8_5.SW0.in3 CGRA0.PE_8_5.SW0.out2
edge CGRA0.PE_8_5.SW0.in3 CGRA0.PE_8_5.SW0.out3
edge CGRA0.PE_8_5.SW0.in4 CGRA0.PE_8_5.SW0.out0
edge CGRA0.PE_8_5.SW0.in4 CGRA0.PE_8_5.SW0.out1
edge CGRA0.PE_8_5.SW0.in4 CGRA0.PE_8_5.SW0.out2
edge CGRA0.PE_8_5.SW0.in4 CGRA0.PE_8_5.SW0.out3
edge CGRA0.PE_8_5.SW0.in4 CGRA0.PE_8_5.SW0.out4
edge CGRA0.PE_8_5.SW0.in4 CGRA0.PE_8_5.SW0.out5
edge CGRA0.PE_8_5.SW0.in4 CGRA0.PE_8_5.SW0.out6
edge CGRA0.PE_8_5.SW0.in4 CGRA0.PE_8_5.SW0.out7
edge CGRA0.PE_8_5.SW0.in4 CGRA0.PE_8_5.SW0.out8
edge CGRA0.PE_8_5.SW0.in5 CGRA0.PE_8_5.SW0.out0
edge CGRA0.PE_8_5.SW0.in5 CGRA0.PE_8_5.SW0.out1
edge CGRA0.PE_8_5.SW0.in5 CGRA0.PE_8_5.SW0.out2
edge CGRA0.PE_8_5.SW0.in5 CGRA0.PE_8_5.SW0.out3
edge CGRA0.PE_8_5.SW0.in5 CGRA0.PE_8_5.SW0.out4
edge CGRA0.PE_8_5.SW0.in5 CGRA0.PE_8_5.SW0.out5
edge CGRA0.PE_8_5.SW0.in5 CGRA0.PE_8_5.SW0.out6
edge CGRA0.PE_8_5.SW0.in5 CGRA0.PE_8_5.SW0.out7
edge CGRA0.PE_8_5.SW0.in5 CGRA0.PE_8_5.SW0.out8
edge CGRA0.PE_8_5.SW0.in6 CGRA0.PE_8_5.SW0.out0
edge CGRA0.PE_8_5.SW0.in6 CGRA0.PE_8_5.SW0.out1
edge CGRA0.PE_8_5.SW0.in6 CGRA0.PE_8_5.SW0.out2
edge CGRA0.PE_8_5.SW0.in6 CGRA0.PE_8_5.SW0.out3
edge CGRA0.PE_8_5.SW0.in6 CGRA0.PE_8_5.SW0.out4
edge CGRA0.PE_8_5.SW0.in6 CGRA0.PE_8_5.SW0.out5
edge CGRA0.PE_8_5.SW0.in6 CGRA0.PE_8_5.SW0.out6
edge CGRA0.PE_8_5.SW0.in6 CGRA0.PE_8_5.SW0.out7
edge CGRA0.PE_8_5.SW0.in6 CGRA0.PE_8_5.SW0.out8
edge CGRA0.PE_8_5.SW0.out0 CGRA0.PE_8_5.out0
edge CGRA0.PE_8_5.SW0.out1 CGRA0.PE_8_5.out1
edge CGRA0.PE_8_5.SW0.out2 CGRA0.PE_8_5.out2
edge CGRA0.PE_8_5.SW0.out3 CGRA0.PE_8_5.out3
edge CGRA0.PE_8_5.SW0.out4 CGRA0.PE_8_5.FULLCONN_ALU0.in0
edge CGRA0.PE_8_5.SW0.out5 CGRA0.PE_8_5.FULLCONN_ALU0.in1
edge CGRA0.PE_8_5.SW0.out5 CGRA0.PE_8_5.REG0.in0
edge CGRA0.PE_8_5.SW0.out6 CGRA0.PE_8_5.FULLCONN_ALU0.in2
edge CGRA0.PE_8_5.SW0.out6 CGRA0.PE_8_5.REG0.in1
edge CGRA0.PE_8_5.SW0.out7 CGRA0.PE_8_5.REG0.in0
edge CGRA0.PE_8_5.SW0.out8 CGRA0.PE_8_5.REG0.in1
edge CGRA0.PE_8_5.FULLCONN_ALU0.in0 CGRA0.PE_8_5.FULLCONN_ALU0.out0
edge CGRA0.PE_8_5.FULLCONN_ALU0.in0 CGRA0.PE_8_5.FULLCONN_ALU0.out1
edge CGRA0.PE_8_5.FULLCONN_ALU0.in0 CGRA0.PE_8_5.FULLCONN_ALU0.out2
edge CGRA0.PE_8_5.FULLCONN_ALU0.in1 CGRA0.PE_8_5.FULLCONN_ALU0.out0
edge CGRA0.PE_8_5.FULLCONN_ALU0.in1 CGRA0.PE_8_5.FULLCONN_ALU0.out1
edge CGRA0.PE_8_5.FULLCONN_ALU0.in1 CGRA0.PE_8_5.FULLCONN_ALU0.out2
edge CGRA0.PE_8_5.FULLCONN_ALU0.in2 CGRA0.PE_8_5.FULLCONN_ALU0.out0
edge CGRA0.PE_8_5.FULLCONN_ALU0.in2 CGRA0.PE_8_5.FULLCONN_ALU0.out1
edge CGRA0.PE_8_5.FULLCONN_ALU0.in2 CGRA0.PE_8_5.FULLCONN_ALU0.out2
edge CGRA0.PE_8_5.FULLCONN_ALU0.in3 CGRA0.PE_8_5.FULLCONN_ALU0.out0
edge CGRA0.PE_8_5.FULLCONN_ALU0.in3 CGRA0.PE_8_5.FULLCONN_ALU0.out1
edge CGRA0.PE_8_5.FULLCONN_ALU0.in3 CGRA0.PE_8_5.FULLCONN_ALU0.out2
edge CGRA0.PE_8_5.FULLCONN_ALU0.out0 CGRA0.PE_8_5.ALU0.in0
edge CGRA0.PE_8_5.FULLCONN_ALU0.out1 CGRA0.PE_8_5.ALU0.in1
edge CGRA0.PE_8_5.FULLCONN_ALU0.out2 CGRA0.PE_8_5.ALU0.in2
edge CGRA0.PE_8_6.in0 CGRA0.PE_8_6.SW0.in0
edge CGRA0.PE_8_6.in1 CGRA0.PE_8_6.SW0.in1
edge CGRA0.PE_8_6.in2 CGRA0.PE_8_6.SW0.in2
edge CGRA0.PE_8_6.in3 CGRA0.PE_8_6.SW0.in3
edge CGRA0.PE_8_6.out0 CGRA0.PE_7_6.in0
edge CGRA0.PE_8_6.out0 CGRA0.mem_0.in32
edge CGRA0.PE_8_6.out0 CGRA0.mem_10.in32
edge CGRA0.PE_8_6.out1 CGRA0.PE_8_7.in1
edge CGRA0.PE_8_6.out1 CGRA0.mem_0.in33
edge CGRA0.PE_8_6.out1 CGRA0.mem_10.in33
edge CGRA0.PE_8_6.out2 CGRA0.PE_9_6.in2
edge CGRA0.PE_8_6.out2 CGRA0.mem_0.in34
edge CGRA0.PE_8_6.out2 CGRA0.mem_10.in34
edge CGRA0.PE_8_6.out3 CGRA0.PE_8_5.in3
edge CGRA0.PE_8_6.out3 CGRA0.mem_0.in35
edge CGRA0.PE_8_6.out3 CGRA0.mem_10.in35
edge CGRA0.PE_8_6.ALU0 CGRA0.PE_8_6.ALU0.out0
edge CGRA0.PE_8_6.ALU0.in0 CGRA0.PE_8_6.ALU0
edge CGRA0.PE_8_6.ALU0.in1 CGRA0.PE_8_6.ALU0
edge CGRA0.PE_8_6.ALU0.in2 CGRA0.PE_8_6.ALU0
edge CGRA0.PE_8_6.ALU0.out0 CGRA0.PE_8_6.SW0.in4
edge CGRA0.PE_8_6.CONST0 CGRA0.PE_8_6.CONST0.out0
edge CGRA0.PE_8_6.CONST0.in0 CGRA0.PE_8_6.CONST0
edge CGRA0.PE_8_6.CONST0.out0 CGRA0.PE_8_6.SW0.in5
edge CGRA0.PE_8_6.CONST0.out0 CGRA0.PE_8_6.FULLCONN_ALU0.in3
edge CGRA0.PE_8_6.REG0 CGRA0.PE_8_6.REG0.out0
edge CGRA0.PE_8_6.REG0.in0 CGRA0.PE_8_6.REG0
edge CGRA0.PE_8_6.REG0.in1 CGRA0.PE_8_6.REG0
edge CGRA0.PE_8_6.REG0.out0 CGRA0.PE_8_6.SW0.in5
edge CGRA0.PE_8_6.REG0.out0 CGRA0.PE_8_6.SW0.in6
edge CGRA0.PE_8_6.SW0.in0 CGRA0.PE_8_6.SW0.out0
edge CGRA0.PE_8_6.SW0.in0 CGRA0.PE_8_6.SW0.out1
edge CGRA0.PE_8_6.SW0.in0 CGRA0.PE_8_6.SW0.out2
edge CGRA0.PE_8_6.SW0.in0 CGRA0.PE_8_6.SW0.out3
edge CGRA0.PE_8_6.SW0.in0 CGRA0.PE_8_6.SW0.out4
edge CGRA0.PE_8_6.SW0.in0 CGRA0.PE_8_6.SW0.out5
edge CGRA0.PE_8_6.SW0.in0 CGRA0.PE_8_6.SW0.out6
edge CGRA0.PE_8_6.SW0.in0 CGRA0.PE_8_6.SW0.out7
edge CGRA0.PE_8_6.SW0.in0 CGRA0.PE_8_6.SW0.out8
edge CGRA0.PE_8_6.SW0.in0 CGRA0.PE_8_6.SW0.out0
edge CGRA0.PE_8_6.SW0.in0 CGRA0.PE_8_6.SW0.out1
edge CGRA0.PE_8_6.SW0.in0 CGRA0.PE_8_6.SW0.out2
edge CGRA0.PE_8_6.SW0.in0 CGRA0.PE_8_6.SW0.out3
edge CGRA0.PE_8_6.SW0.in1 CGRA0.PE_8_6.SW0.out0
edge CGRA0.PE_8_6.SW0.in1 CGRA0.PE_8_6.SW0.out1
edge CGRA0.PE_8_6.SW0.in1 CGRA0.PE_8_6.SW0.out2
edge CGRA0.PE_8_6.SW0.in1 CGRA0.PE_8_6.SW0.out3
edge CGRA0.PE_8_6.SW0.in1 CGRA0.PE_8_6.SW0.out4
edge CGRA0.PE_8_6.SW0.in1 CGRA0.PE_8_6.SW0.out5
edge CGRA0.PE_8_6.SW0.in1 CGRA0.PE_8_6.SW0.out6
edge CGRA0.PE_8_6.SW0.in1 CGRA0.PE_8_6.SW0.out7
edge CGRA0.PE_8_6.SW0.in1 CGRA0.PE_8_6.SW0.out8
edge CGRA0.PE_8_6.SW0.in1 CGRA0.PE_8_6.SW0.out0
edge CGRA0.PE_8_6.SW0.in1 CGRA0.PE_8_6.SW0.out1
edge CGRA0.PE_8_6.SW0.in1 CGRA0.PE_8_6.SW0.out2
edge CGRA0.PE_8_6.SW0.in1 CGRA0.PE_8_6.SW0.out3
edge CGRA0.PE_8_6.SW0.in2 CGRA0.PE_8_6.SW0.out0
edge CGRA0.PE_8_6.SW0.in2 CGRA0.PE_8_6.SW0.out1
edge CGRA0.PE_8_6.SW0.in2 CGRA0.PE_8_6.SW0.out2
edge CGRA0.PE_8_6.SW0.in2 CGRA0.PE_8_6.SW0.out3
edge CGRA0.PE_8_6.SW0.in2 CGRA0.PE_8_6.SW0.out4
edge CGRA0.PE_8_6.SW0.in2 CGRA0.PE_8_6.SW0.out5
edge CGRA0.PE_8_6.SW0.in2 CGRA0.PE_8_6.SW0.out6
edge CGRA0.PE_8_6.SW0.in2 CGRA0.PE_8_6.SW0.out7
edge CGRA0.PE_8_6.SW0.in2 CGRA0.PE_8_6.SW0.out8
edge CGRA0.PE_8_6.SW0.in2 CGRA0.PE_8_6.SW0.out0
edge CGRA0.PE_8_6.SW0.in2 CGRA0.PE_8_6.SW0.out1
edge CGRA0.PE_8_6.SW0.in2 CGRA0.PE_8_6.SW0.out2
edge CGRA0.PE_8_6.SW0.in2 CGRA0.PE_8_6.SW0.out3
edge CGRA0.PE_8_6.SW0.in3 CGRA0.PE_8_6.SW0.out0
edge CGRA0.PE_8_6.SW0.in3 CGRA0.PE_8_6.SW0.out1
edge CGRA0.PE_8_6.SW0.in3 CGRA0.PE_8_6.SW0.out2
edge CGRA0.PE_8_6.SW0.in3 CGRA0.PE_8_6.SW0.out3
edge CGRA0.PE_8_6.SW0.in3 CGRA0.PE_8_6.SW0.out4
edge CGRA0.PE_8_6.SW0.in3 CGRA0.PE_8_6.SW0.out5
edge CGRA0.PE_8_6.SW0.in3 CGRA0.PE_8_6.SW0.out6
edge CGRA0.PE_8_6.SW0.in3 CGRA0.PE_8_6.SW0.out7
edge CGRA0.PE_8_6.SW0.in3 CGRA0.PE_8_6.SW0.out8
edge CGRA0.PE_8_6.SW0.in3 CGRA0.PE_8_6.SW0.out0
edge CGRA0.PE_8_6.SW0.in3 CGRA0.PE_8_6.SW0.out1
edge CGRA0.PE_8_6.SW0.in3 CGRA0.PE_8_6.SW0.out2
edge CGRA0.PE_8_6.SW0.in3 CGRA0.PE_8_6.SW0.out3
edge CGRA0.PE_8_6.SW0.in4 CGRA0.PE_8_6.SW0.out0
edge CGRA0.PE_8_6.SW0.in4 CGRA0.PE_8_6.SW0.out1
edge CGRA0.PE_8_6.SW0.in4 CGRA0.PE_8_6.SW0.out2
edge CGRA0.PE_8_6.SW0.in4 CGRA0.PE_8_6.SW0.out3
edge CGRA0.PE_8_6.SW0.in4 CGRA0.PE_8_6.SW0.out4
edge CGRA0.PE_8_6.SW0.in4 CGRA0.PE_8_6.SW0.out5
edge CGRA0.PE_8_6.SW0.in4 CGRA0.PE_8_6.SW0.out6
edge CGRA0.PE_8_6.SW0.in4 CGRA0.PE_8_6.SW0.out7
edge CGRA0.PE_8_6.SW0.in4 CGRA0.PE_8_6.SW0.out8
edge CGRA0.PE_8_6.SW0.in5 CGRA0.PE_8_6.SW0.out0
edge CGRA0.PE_8_6.SW0.in5 CGRA0.PE_8_6.SW0.out1
edge CGRA0.PE_8_6.SW0.in5 CGRA0.PE_8_6.SW0.out2
edge CGRA0.PE_8_6.SW0.in5 CGRA0.PE_8_6.SW0.out3
edge CGRA0.PE_8_6.SW0.in5 CGRA0.PE_8_6.SW0.out4
edge CGRA0.PE_8_6.SW0.in5 CGRA0.PE_8_6.SW0.out5
edge CGRA0.PE_8_6.SW0.in5 CGRA0.PE_8_6.SW0.out6
edge CGRA0.PE_8_6.SW0.in5 CGRA0.PE_8_6.SW0.out7
edge CGRA0.PE_8_6.SW0.in5 CGRA0.PE_8_6.SW0.out8
edge CGRA0.PE_8_6.SW0.in6 CGRA0.PE_8_6.SW0.out0
edge CGRA0.PE_8_6.SW0.in6 CGRA0.PE_8_6.SW0.out1
edge CGRA0.PE_8_6.SW0.in6 CGRA0.PE_8_6.SW0.out2
edge CGRA0.PE_8_6.SW0.in6 CGRA0.PE_8_6.SW0.out3
edge CGRA0.PE_8_6.SW0.in6 CGRA0.PE_8_6.SW0.out4
edge CGRA0.PE_8_6.SW0.in6 CGRA0.PE_8_6.SW0.out5
edge CGRA0.PE_8_6.SW0.in6 CGRA0.PE_8_6.SW0.out6
edge CGRA0.PE_8_6.SW0.in6 CGRA0.PE_8_6.SW0.out7
edge CGRA0.PE_8_6.SW0.in6 CGRA0.PE_8_6.SW0.out8
edge CGRA0.PE_8_6.SW0.out0 CGRA0.PE_8_6.out0
edge CGRA0.PE_8_6.SW0.out1 CGRA0.PE_8_6.out1
edge CGRA0.PE_8_6.SW0.out2 CGRA0.PE_8_6.out2
edge CGRA0.PE_8_6.SW0.out3 CGRA0.PE_8_6.out3
edge CGRA0.PE_8_6.SW0.out4 CGRA0.PE_8_6.FULLCONN_ALU0.in0
edge CGRA0.PE_8_6.SW0.out5 CGRA0.PE_8_6.FULLCONN_ALU0.in1
edge CGRA0.PE_8_6.SW0.out5 CGRA0.PE_8_6.REG0.in0
edge CGRA0.PE_8_6.SW0.out6 CGRA0.PE_8_6.FULLCONN_ALU0.in2
edge CGRA0.PE_8_6.SW0.out6 CGRA0.PE_8_6.REG0.in1
edge CGRA0.PE_8_6.SW0.out7 CGRA0.PE_8_6.REG0.in0
edge CGRA0.PE_8_6.SW0.out8 CGRA0.PE_8_6.REG0.in1
edge CGRA0.PE_8_6.FULLCONN_ALU0.in0 CGRA0.PE_8_6.FULLCONN_ALU0.out0
edge CGRA0.PE_8_6.FULLCONN_ALU0.in0 CGRA0.PE_8_6.FULLCONN_ALU0.out1
edge CGRA0.PE_8_6.FULLCONN_ALU0.in0 CGRA0.PE_8_6.FULLCONN_ALU0.out2
edge CGRA0.PE_8_6.FULLCONN_ALU0.in1 CGRA0.PE_8_6.FULLCONN_ALU0.out0
edge CGRA0.PE_8_6.FULLCONN_ALU0.in1 CGRA0.PE_8_6.FULLCONN_ALU0.out1
edge CGRA0.PE_8_6.FULLCONN_ALU0.in1 CGRA0.PE_8_6.FULLCONN_ALU0.out2
edge CGRA0.PE_8_6.FULLCONN_ALU0.in2 CGRA0.PE_8_6.FULLCONN_ALU0.out0
edge CGRA0.PE_8_6.FULLCONN_ALU0.in2 CGRA0.PE_8_6.FULLCONN_ALU0.out1
edge CGRA0.PE_8_6.FULLCONN_ALU0.in2 CGRA0.PE_8_6.FULLCONN_ALU0.out2
edge CGRA0.PE_8_6.FULLCONN_ALU0.in3 CGRA0.PE_8_6.FULLCONN_ALU0.out0
edge CGRA0.PE_8_6.FULLCONN_ALU0.in3 CGRA0.PE_8_6.FULLCONN_ALU0.out1
edge CGRA0.PE_8_6.FULLCONN_ALU0.in3 CGRA0.PE_8_6.FULLCONN_ALU0.out2
edge CGRA0.PE_8_6.FULLCONN_ALU0.out0 CGRA0.PE_8_6.ALU0.in0
edge CGRA0.PE_8_6.FULLCONN_ALU0.out1 CGRA0.PE_8_6.ALU0.in1
edge CGRA0.PE_8_6.FULLCONN_ALU0.out2 CGRA0.PE_8_6.ALU0.in2
edge CGRA0.PE_8_7.in0 CGRA0.PE_8_7.SW0.in0
edge CGRA0.PE_8_7.in1 CGRA0.PE_8_7.SW0.in1
edge CGRA0.PE_8_7.in2 CGRA0.PE_8_7.SW0.in2
edge CGRA0.PE_8_7.in3 CGRA0.PE_8_7.SW0.in3
edge CGRA0.PE_8_7.out0 CGRA0.PE_7_7.in0
edge CGRA0.PE_8_7.out0 CGRA0.mem_0.in32
edge CGRA0.PE_8_7.out0 CGRA0.mem_10.in32
edge CGRA0.PE_8_7.out1 CGRA0.PE_8_8.in1
edge CGRA0.PE_8_7.out1 CGRA0.mem_0.in33
edge CGRA0.PE_8_7.out1 CGRA0.mem_10.in33
edge CGRA0.PE_8_7.out2 CGRA0.PE_9_7.in2
edge CGRA0.PE_8_7.out2 CGRA0.mem_0.in34
edge CGRA0.PE_8_7.out2 CGRA0.mem_10.in34
edge CGRA0.PE_8_7.out3 CGRA0.PE_8_6.in3
edge CGRA0.PE_8_7.out3 CGRA0.mem_0.in35
edge CGRA0.PE_8_7.out3 CGRA0.mem_10.in35
edge CGRA0.PE_8_7.ALU0 CGRA0.PE_8_7.ALU0.out0
edge CGRA0.PE_8_7.ALU0.in0 CGRA0.PE_8_7.ALU0
edge CGRA0.PE_8_7.ALU0.in1 CGRA0.PE_8_7.ALU0
edge CGRA0.PE_8_7.ALU0.in2 CGRA0.PE_8_7.ALU0
edge CGRA0.PE_8_7.ALU0.out0 CGRA0.PE_8_7.SW0.in4
edge CGRA0.PE_8_7.CONST0 CGRA0.PE_8_7.CONST0.out0
edge CGRA0.PE_8_7.CONST0.in0 CGRA0.PE_8_7.CONST0
edge CGRA0.PE_8_7.CONST0.out0 CGRA0.PE_8_7.SW0.in5
edge CGRA0.PE_8_7.CONST0.out0 CGRA0.PE_8_7.FULLCONN_ALU0.in3
edge CGRA0.PE_8_7.REG0 CGRA0.PE_8_7.REG0.out0
edge CGRA0.PE_8_7.REG0.in0 CGRA0.PE_8_7.REG0
edge CGRA0.PE_8_7.REG0.in1 CGRA0.PE_8_7.REG0
edge CGRA0.PE_8_7.REG0.out0 CGRA0.PE_8_7.SW0.in5
edge CGRA0.PE_8_7.REG0.out0 CGRA0.PE_8_7.SW0.in6
edge CGRA0.PE_8_7.SW0.in0 CGRA0.PE_8_7.SW0.out0
edge CGRA0.PE_8_7.SW0.in0 CGRA0.PE_8_7.SW0.out1
edge CGRA0.PE_8_7.SW0.in0 CGRA0.PE_8_7.SW0.out2
edge CGRA0.PE_8_7.SW0.in0 CGRA0.PE_8_7.SW0.out3
edge CGRA0.PE_8_7.SW0.in0 CGRA0.PE_8_7.SW0.out4
edge CGRA0.PE_8_7.SW0.in0 CGRA0.PE_8_7.SW0.out5
edge CGRA0.PE_8_7.SW0.in0 CGRA0.PE_8_7.SW0.out6
edge CGRA0.PE_8_7.SW0.in0 CGRA0.PE_8_7.SW0.out7
edge CGRA0.PE_8_7.SW0.in0 CGRA0.PE_8_7.SW0.out8
edge CGRA0.PE_8_7.SW0.in0 CGRA0.PE_8_7.SW0.out0
edge CGRA0.PE_8_7.SW0.in0 CGRA0.PE_8_7.SW0.out1
edge CGRA0.PE_8_7.SW0.in0 CGRA0.PE_8_7.SW0.out2
edge CGRA0.PE_8_7.SW0.in0 CGRA0.PE_8_7.SW0.out3
edge CGRA0.PE_8_7.SW0.in1 CGRA0.PE_8_7.SW0.out0
edge CGRA0.PE_8_7.SW0.in1 CGRA0.PE_8_7.SW0.out1
edge CGRA0.PE_8_7.SW0.in1 CGRA0.PE_8_7.SW0.out2
edge CGRA0.PE_8_7.SW0.in1 CGRA0.PE_8_7.SW0.out3
edge CGRA0.PE_8_7.SW0.in1 CGRA0.PE_8_7.SW0.out4
edge CGRA0.PE_8_7.SW0.in1 CGRA0.PE_8_7.SW0.out5
edge CGRA0.PE_8_7.SW0.in1 CGRA0.PE_8_7.SW0.out6
edge CGRA0.PE_8_7.SW0.in1 CGRA0.PE_8_7.SW0.out7
edge CGRA0.PE_8_7.SW0.in1 CGRA0.PE_8_7.SW0.out8
edge CGRA0.PE_8_7.SW0.in1 CGRA0.PE_8_7.SW0.out0
edge CGRA0.PE_8_7.SW0.in1 CGRA0.PE_8_7.SW0.out1
edge CGRA0.PE_8_7.SW0.in1 CGRA0.PE_8_7.SW0.out2
edge CGRA0.PE_8_7.SW0.in1 CGRA0.PE_8_7.SW0.out3
edge CGRA0.PE_8_7.SW0.in2 CGRA0.PE_8_7.SW0.out0
edge CGRA0.PE_8_7.SW0.in2 CGRA0.PE_8_7.SW0.out1
edge CGRA0.PE_8_7.SW0.in2 CGRA0.PE_8_7.SW0.out2
edge CGRA0.PE_8_7.SW0.in2 CGRA0.PE_8_7.SW0.out3
edge CGRA0.PE_8_7.SW0.in2 CGRA0.PE_8_7.SW0.out4
edge CGRA0.PE_8_7.SW0.in2 CGRA0.PE_8_7.SW0.out5
edge CGRA0.PE_8_7.SW0.in2 CGRA0.PE_8_7.SW0.out6
edge CGRA0.PE_8_7.SW0.in2 CGRA0.PE_8_7.SW0.out7
edge CGRA0.PE_8_7.SW0.in2 CGRA0.PE_8_7.SW0.out8
edge CGRA0.PE_8_7.SW0.in2 CGRA0.PE_8_7.SW0.out0
edge CGRA0.PE_8_7.SW0.in2 CGRA0.PE_8_7.SW0.out1
edge CGRA0.PE_8_7.SW0.in2 CGRA0.PE_8_7.SW0.out2
edge CGRA0.PE_8_7.SW0.in2 CGRA0.PE_8_7.SW0.out3
edge CGRA0.PE_8_7.SW0.in3 CGRA0.PE_8_7.SW0.out0
edge CGRA0.PE_8_7.SW0.in3 CGRA0.PE_8_7.SW0.out1
edge CGRA0.PE_8_7.SW0.in3 CGRA0.PE_8_7.SW0.out2
edge CGRA0.PE_8_7.SW0.in3 CGRA0.PE_8_7.SW0.out3
edge CGRA0.PE_8_7.SW0.in3 CGRA0.PE_8_7.SW0.out4
edge CGRA0.PE_8_7.SW0.in3 CGRA0.PE_8_7.SW0.out5
edge CGRA0.PE_8_7.SW0.in3 CGRA0.PE_8_7.SW0.out6
edge CGRA0.PE_8_7.SW0.in3 CGRA0.PE_8_7.SW0.out7
edge CGRA0.PE_8_7.SW0.in3 CGRA0.PE_8_7.SW0.out8
edge CGRA0.PE_8_7.SW0.in3 CGRA0.PE_8_7.SW0.out0
edge CGRA0.PE_8_7.SW0.in3 CGRA0.PE_8_7.SW0.out1
edge CGRA0.PE_8_7.SW0.in3 CGRA0.PE_8_7.SW0.out2
edge CGRA0.PE_8_7.SW0.in3 CGRA0.PE_8_7.SW0.out3
edge CGRA0.PE_8_7.SW0.in4 CGRA0.PE_8_7.SW0.out0
edge CGRA0.PE_8_7.SW0.in4 CGRA0.PE_8_7.SW0.out1
edge CGRA0.PE_8_7.SW0.in4 CGRA0.PE_8_7.SW0.out2
edge CGRA0.PE_8_7.SW0.in4 CGRA0.PE_8_7.SW0.out3
edge CGRA0.PE_8_7.SW0.in4 CGRA0.PE_8_7.SW0.out4
edge CGRA0.PE_8_7.SW0.in4 CGRA0.PE_8_7.SW0.out5
edge CGRA0.PE_8_7.SW0.in4 CGRA0.PE_8_7.SW0.out6
edge CGRA0.PE_8_7.SW0.in4 CGRA0.PE_8_7.SW0.out7
edge CGRA0.PE_8_7.SW0.in4 CGRA0.PE_8_7.SW0.out8
edge CGRA0.PE_8_7.SW0.in5 CGRA0.PE_8_7.SW0.out0
edge CGRA0.PE_8_7.SW0.in5 CGRA0.PE_8_7.SW0.out1
edge CGRA0.PE_8_7.SW0.in5 CGRA0.PE_8_7.SW0.out2
edge CGRA0.PE_8_7.SW0.in5 CGRA0.PE_8_7.SW0.out3
edge CGRA0.PE_8_7.SW0.in5 CGRA0.PE_8_7.SW0.out4
edge CGRA0.PE_8_7.SW0.in5 CGRA0.PE_8_7.SW0.out5
edge CGRA0.PE_8_7.SW0.in5 CGRA0.PE_8_7.SW0.out6
edge CGRA0.PE_8_7.SW0.in5 CGRA0.PE_8_7.SW0.out7
edge CGRA0.PE_8_7.SW0.in5 CGRA0.PE_8_7.SW0.out8
edge CGRA0.PE_8_7.SW0.in6 CGRA0.PE_8_7.SW0.out0
edge CGRA0.PE_8_7.SW0.in6 CGRA0.PE_8_7.SW0.out1
edge CGRA0.PE_8_7.SW0.in6 CGRA0.PE_8_7.SW0.out2
edge CGRA0.PE_8_7.SW0.in6 CGRA0.PE_8_7.SW0.out3
edge CGRA0.PE_8_7.SW0.in6 CGRA0.PE_8_7.SW0.out4
edge CGRA0.PE_8_7.SW0.in6 CGRA0.PE_8_7.SW0.out5
edge CGRA0.PE_8_7.SW0.in6 CGRA0.PE_8_7.SW0.out6
edge CGRA0.PE_8_7.SW0.in6 CGRA0.PE_8_7.SW0.out7
edge CGRA0.PE_8_7.SW0.in6 CGRA0.PE_8_7.SW0.out8
edge CGRA0.PE_8_7.SW0.out0 CGRA0.PE_8_7.out0
edge CGRA0.PE_8_7.SW0.out1 CGRA0.PE_8_7.out1
edge CGRA0.PE_8_7.SW0.out2 CGRA0.PE_8_7.out2
edge CGRA0.PE_8_7.SW0.out3 CGRA0.PE_8_7.out3
edge CGRA0.PE_8_7.SW0.out4 CGRA0.PE_8_7.FULLCONN_ALU0.in0
edge CGRA0.PE_8_7.SW0.out5 CGRA0.PE_8_7.FULLCONN_ALU0.in1
edge CGRA0.PE_8_7.SW0.out5 CGRA0.PE_8_7.REG0.in0
edge CGRA0.PE_8_7.SW0.out6 CGRA0.PE_8_7.FULLCONN_ALU0.in2
edge CGRA0.PE_8_7.SW0.out6 CGRA0.PE_8_7.REG0.in1
edge CGRA0.PE_8_7.SW0.out7 CGRA0.PE_8_7.REG0.in0
edge CGRA0.PE_8_7.SW0.out8 CGRA0.PE_8_7.REG0.in1
edge CGRA0.PE_8_7.FULLCONN_ALU0.in0 CGRA0.PE_8_7.FULLCONN_ALU0.out0
edge CGRA0.PE_8_7.FULLCONN_ALU0.in0 CGRA0.PE_8_7.FULLCONN_ALU0.out1
edge CGRA0.PE_8_7.FULLCONN_ALU0.in0 CGRA0.PE_8_7.FULLCONN_ALU0.out2
edge CGRA0.PE_8_7.FULLCONN_ALU0.in1 CGRA0.PE_8_7.FULLCONN_ALU0.out0
edge CGRA0.PE_8_7.FULLCONN_ALU0.in1 CGRA0.PE_8_7.FULLCONN_ALU0.out1
edge CGRA0.PE_8_7.FULLCONN_ALU0.in1 CGRA0.PE_8_7.FULLCONN_ALU0.out2
edge CGRA0.PE_8_7.FULLCONN_ALU0.in2 CGRA0.PE_8_7.FULLCONN_ALU0.out0
edge CGRA0.PE_8_7.FULLCONN_ALU0.in2 CGRA0.PE_8_7.FULLCONN_ALU0.out1
edge CGRA0.PE_8_7.FULLCONN_ALU0.in2 CGRA0.PE_8_7.FULLCONN_ALU0.out2
edge CGRA0.PE_8_7.FULLCONN_ALU0.in3 CGRA0.PE_8_7.FULLCONN_ALU0.out0
edge CGRA0.PE_8_7.FULLCONN_ALU0.in3 CGRA0.PE_8_7.FULLCONN_ALU0.out1
edge CGRA0.PE_8_7.FULLCONN_ALU0.in3 CGRA0.PE_8_7.FULLCONN_ALU0.out2
edge CGRA0.PE_8_7.FULLCONN_ALU0.out0 CGRA0.PE_8_7.ALU0.in0
edge CGRA0.PE_8_7.FULLCONN_ALU0.out1 CGRA0.PE_8_7.ALU0.in1
edge CGRA0.PE_8_7.FULLCONN_ALU0.out2 CGRA0.PE_8_7.ALU0.in2
edge CGRA0.PE_8_8.in0 CGRA0.PE_8_8.SW0.in0
edge CGRA0.PE_8_8.in1 CGRA0.PE_8_8.SW0.in1
edge CGRA0.PE_8_8.in2 CGRA0.PE_8_8.SW0.in2
edge CGRA0.PE_8_8.in3 CGRA0.PE_8_8.SW0.in3
edge CGRA0.PE_8_8.out0 CGRA0.PE_7_8.in0
edge CGRA0.PE_8_8.out0 CGRA0.mem_0.in32
edge CGRA0.PE_8_8.out0 CGRA0.mem_10.in32
edge CGRA0.PE_8_8.out1 CGRA0.PE_8_9.in1
edge CGRA0.PE_8_8.out1 CGRA0.mem_0.in33
edge CGRA0.PE_8_8.out1 CGRA0.mem_10.in33
edge CGRA0.PE_8_8.out2 CGRA0.PE_9_8.in2
edge CGRA0.PE_8_8.out2 CGRA0.mem_0.in34
edge CGRA0.PE_8_8.out2 CGRA0.mem_10.in34
edge CGRA0.PE_8_8.out3 CGRA0.PE_8_7.in3
edge CGRA0.PE_8_8.out3 CGRA0.mem_0.in35
edge CGRA0.PE_8_8.out3 CGRA0.mem_10.in35
edge CGRA0.PE_8_8.ALU0 CGRA0.PE_8_8.ALU0.out0
edge CGRA0.PE_8_8.ALU0.in0 CGRA0.PE_8_8.ALU0
edge CGRA0.PE_8_8.ALU0.in1 CGRA0.PE_8_8.ALU0
edge CGRA0.PE_8_8.ALU0.in2 CGRA0.PE_8_8.ALU0
edge CGRA0.PE_8_8.ALU0.out0 CGRA0.PE_8_8.SW0.in4
edge CGRA0.PE_8_8.CONST0 CGRA0.PE_8_8.CONST0.out0
edge CGRA0.PE_8_8.CONST0.in0 CGRA0.PE_8_8.CONST0
edge CGRA0.PE_8_8.CONST0.out0 CGRA0.PE_8_8.SW0.in5
edge CGRA0.PE_8_8.CONST0.out0 CGRA0.PE_8_8.FULLCONN_ALU0.in3
edge CGRA0.PE_8_8.REG0 CGRA0.PE_8_8.REG0.out0
edge CGRA0.PE_8_8.REG0.in0 CGRA0.PE_8_8.REG0
edge CGRA0.PE_8_8.REG0.in1 CGRA0.PE_8_8.REG0
edge CGRA0.PE_8_8.REG0.out0 CGRA0.PE_8_8.SW0.in5
edge CGRA0.PE_8_8.REG0.out0 CGRA0.PE_8_8.SW0.in6
edge CGRA0.PE_8_8.SW0.in0 CGRA0.PE_8_8.SW0.out0
edge CGRA0.PE_8_8.SW0.in0 CGRA0.PE_8_8.SW0.out1
edge CGRA0.PE_8_8.SW0.in0 CGRA0.PE_8_8.SW0.out2
edge CGRA0.PE_8_8.SW0.in0 CGRA0.PE_8_8.SW0.out3
edge CGRA0.PE_8_8.SW0.in0 CGRA0.PE_8_8.SW0.out4
edge CGRA0.PE_8_8.SW0.in0 CGRA0.PE_8_8.SW0.out5
edge CGRA0.PE_8_8.SW0.in0 CGRA0.PE_8_8.SW0.out6
edge CGRA0.PE_8_8.SW0.in0 CGRA0.PE_8_8.SW0.out7
edge CGRA0.PE_8_8.SW0.in0 CGRA0.PE_8_8.SW0.out8
edge CGRA0.PE_8_8.SW0.in0 CGRA0.PE_8_8.SW0.out0
edge CGRA0.PE_8_8.SW0.in0 CGRA0.PE_8_8.SW0.out1
edge CGRA0.PE_8_8.SW0.in0 CGRA0.PE_8_8.SW0.out2
edge CGRA0.PE_8_8.SW0.in0 CGRA0.PE_8_8.SW0.out3
edge CGRA0.PE_8_8.SW0.in1 CGRA0.PE_8_8.SW0.out0
edge CGRA0.PE_8_8.SW0.in1 CGRA0.PE_8_8.SW0.out1
edge CGRA0.PE_8_8.SW0.in1 CGRA0.PE_8_8.SW0.out2
edge CGRA0.PE_8_8.SW0.in1 CGRA0.PE_8_8.SW0.out3
edge CGRA0.PE_8_8.SW0.in1 CGRA0.PE_8_8.SW0.out4
edge CGRA0.PE_8_8.SW0.in1 CGRA0.PE_8_8.SW0.out5
edge CGRA0.PE_8_8.SW0.in1 CGRA0.PE_8_8.SW0.out6
edge CGRA0.PE_8_8.SW0.in1 CGRA0.PE_8_8.SW0.out7
edge CGRA0.PE_8_8.SW0.in1 CGRA0.PE_8_8.SW0.out8
edge CGRA0.PE_8_8.SW0.in1 CGRA0.PE_8_8.SW0.out0
edge CGRA0.PE_8_8.SW0.in1 CGRA0.PE_8_8.SW0.out1
edge CGRA0.PE_8_8.SW0.in1 CGRA0.PE_8_8.SW0.out2
edge CGRA0.PE_8_8.SW0.in1 CGRA0.PE_8_8.SW0.out3
edge CGRA0.PE_8_8.SW0.in2 CGRA0.PE_8_8.SW0.out0
edge CGRA0.PE_8_8.SW0.in2 CGRA0.PE_8_8.SW0.out1
edge CGRA0.PE_8_8.SW0.in2 CGRA0.PE_8_8.SW0.out2
edge CGRA0.PE_8_8.SW0.in2 CGRA0.PE_8_8.SW0.out3
edge CGRA0.PE_8_8.SW0.in2 CGRA0.PE_8_8.SW0.out4
edge CGRA0.PE_8_8.SW0.in2 CGRA0.PE_8_8.SW0.out5
edge CGRA0.PE_8_8.SW0.in2 CGRA0.PE_8_8.SW0.out6
edge CGRA0.PE_8_8.SW0.in2 CGRA0.PE_8_8.SW0.out7
edge CGRA0.PE_8_8.SW0.in2 CGRA0.PE_8_8.SW0.out8
edge CGRA0.PE_8_8.SW0.in2 CGRA0.PE_8_8.SW0.out0
edge CGRA0.PE_8_8.SW0.in2 CGRA0.PE_8_8.SW0.out1
edge CGRA0.PE_8_8.SW0.in2 CGRA0.PE_8_8.SW0.out2
edge CGRA0.PE_8_8.SW0.in2 CGRA0.PE_8_8.SW0.out3
edge CGRA0.PE_8_8.SW0.in3 CGRA0.PE_8_8.SW0.out0
edge CGRA0.PE_8_8.SW0.in3 CGRA0.PE_8_8.SW0.out1
edge CGRA0.PE_8_8.SW0.in3 CGRA0.PE_8_8.SW0.out2
edge CGRA0.PE_8_8.SW0.in3 CGRA0.PE_8_8.SW0.out3
edge CGRA0.PE_8_8.SW0.in3 CGRA0.PE_8_8.SW0.out4
edge CGRA0.PE_8_8.SW0.in3 CGRA0.PE_8_8.SW0.out5
edge CGRA0.PE_8_8.SW0.in3 CGRA0.PE_8_8.SW0.out6
edge CGRA0.PE_8_8.SW0.in3 CGRA0.PE_8_8.SW0.out7
edge CGRA0.PE_8_8.SW0.in3 CGRA0.PE_8_8.SW0.out8
edge CGRA0.PE_8_8.SW0.in3 CGRA0.PE_8_8.SW0.out0
edge CGRA0.PE_8_8.SW0.in3 CGRA0.PE_8_8.SW0.out1
edge CGRA0.PE_8_8.SW0.in3 CGRA0.PE_8_8.SW0.out2
edge CGRA0.PE_8_8.SW0.in3 CGRA0.PE_8_8.SW0.out3
edge CGRA0.PE_8_8.SW0.in4 CGRA0.PE_8_8.SW0.out0
edge CGRA0.PE_8_8.SW0.in4 CGRA0.PE_8_8.SW0.out1
edge CGRA0.PE_8_8.SW0.in4 CGRA0.PE_8_8.SW0.out2
edge CGRA0.PE_8_8.SW0.in4 CGRA0.PE_8_8.SW0.out3
edge CGRA0.PE_8_8.SW0.in4 CGRA0.PE_8_8.SW0.out4
edge CGRA0.PE_8_8.SW0.in4 CGRA0.PE_8_8.SW0.out5
edge CGRA0.PE_8_8.SW0.in4 CGRA0.PE_8_8.SW0.out6
edge CGRA0.PE_8_8.SW0.in4 CGRA0.PE_8_8.SW0.out7
edge CGRA0.PE_8_8.SW0.in4 CGRA0.PE_8_8.SW0.out8
edge CGRA0.PE_8_8.SW0.in5 CGRA0.PE_8_8.SW0.out0
edge CGRA0.PE_8_8.SW0.in5 CGRA0.PE_8_8.SW0.out1
edge CGRA0.PE_8_8.SW0.in5 CGRA0.PE_8_8.SW0.out2
edge CGRA0.PE_8_8.SW0.in5 CGRA0.PE_8_8.SW0.out3
edge CGRA0.PE_8_8.SW0.in5 CGRA0.PE_8_8.SW0.out4
edge CGRA0.PE_8_8.SW0.in5 CGRA0.PE_8_8.SW0.out5
edge CGRA0.PE_8_8.SW0.in5 CGRA0.PE_8_8.SW0.out6
edge CGRA0.PE_8_8.SW0.in5 CGRA0.PE_8_8.SW0.out7
edge CGRA0.PE_8_8.SW0.in5 CGRA0.PE_8_8.SW0.out8
edge CGRA0.PE_8_8.SW0.in6 CGRA0.PE_8_8.SW0.out0
edge CGRA0.PE_8_8.SW0.in6 CGRA0.PE_8_8.SW0.out1
edge CGRA0.PE_8_8.SW0.in6 CGRA0.PE_8_8.SW0.out2
edge CGRA0.PE_8_8.SW0.in6 CGRA0.PE_8_8.SW0.out3
edge CGRA0.PE_8_8.SW0.in6 CGRA0.PE_8_8.SW0.out4
edge CGRA0.PE_8_8.SW0.in6 CGRA0.PE_8_8.SW0.out5
edge CGRA0.PE_8_8.SW0.in6 CGRA0.PE_8_8.SW0.out6
edge CGRA0.PE_8_8.SW0.in6 CGRA0.PE_8_8.SW0.out7
edge CGRA0.PE_8_8.SW0.in6 CGRA0.PE_8_8.SW0.out8
edge CGRA0.PE_8_8.SW0.out0 CGRA0.PE_8_8.out0
edge CGRA0.PE_8_8.SW0.out1 CGRA0.PE_8_8.out1
edge CGRA0.PE_8_8.SW0.out2 CGRA0.PE_8_8.out2
edge CGRA0.PE_8_8.SW0.out3 CGRA0.PE_8_8.out3
edge CGRA0.PE_8_8.SW0.out4 CGRA0.PE_8_8.FULLCONN_ALU0.in0
edge CGRA0.PE_8_8.SW0.out5 CGRA0.PE_8_8.FULLCONN_ALU0.in1
edge CGRA0.PE_8_8.SW0.out5 CGRA0.PE_8_8.REG0.in0
edge CGRA0.PE_8_8.SW0.out6 CGRA0.PE_8_8.FULLCONN_ALU0.in2
edge CGRA0.PE_8_8.SW0.out6 CGRA0.PE_8_8.REG0.in1
edge CGRA0.PE_8_8.SW0.out7 CGRA0.PE_8_8.REG0.in0
edge CGRA0.PE_8_8.SW0.out8 CGRA0.PE_8_8.REG0.in1
edge CGRA0.PE_8_8.FULLCONN_ALU0.in0 CGRA0.PE_8_8.FULLCONN_ALU0.out0
edge CGRA0.PE_8_8.FULLCONN_ALU0.in0 CGRA0.PE_8_8.FULLCONN_ALU0.out1
edge CGRA0.PE_8_8.FULLCONN_ALU0.in0 CGRA0.PE_8_8.FULLCONN_ALU0.out2
edge CGRA0.PE_8_8.FULLCONN_ALU0.in1 CGRA0.PE_8_8.FULLCONN_ALU0.out0
edge CGRA0.PE_8_8.FULLCONN_ALU0.in1 CGRA0.PE_8_8.FULLCONN_ALU0.out1
edge CGRA0.PE_8_8.FULLCONN_ALU0.in1 CGRA0.PE_8_8.FULLCONN_ALU0.out2
edge CGRA0.PE_8_8.FULLCONN_ALU0.in2 CGRA0.PE_8_8.FULLCONN_ALU0.out0
edge CGRA0.PE_8_8.FULLCONN_ALU0.in2 CGRA0.PE_8_8.FULLCONN_ALU0.out1
edge CGRA0.PE_8_8.FULLCONN_ALU0.in2 CGRA0.PE_8_8.FULLCONN_ALU0.out2
edge CGRA0.PE_8_8.FULLCONN_ALU0.in3 CGRA0.PE_8_8.FULLCONN_ALU0.out0
edge CGRA0.PE_8_8.FULLCONN_ALU0.in3 CGRA0.PE_8_8.FULLCONN_ALU0.out1
edge CGRA0.PE_8_8.FULLCONN_ALU0.in3 CGRA0.PE_8_8.FULLCONN_ALU0.out2
edge CGRA0.PE_8_8.FULLCONN_ALU0.out0 CGRA0.PE_8_8.ALU0.in0
edge CGRA0.PE_8_8.FULLCONN_ALU0.out1 CGRA0.PE_8_8.ALU0.in1
edge CGRA0.PE_8_8.FULLCONN_ALU0.out2 CGRA0.PE_8_8.ALU0.in2
edge CGRA0.PE_8_9.in0 CGRA0.PE_8_9.SW0.in0
edge CGRA0.PE_8_9.in1 CGRA0.PE_8_9.SW0.in1
edge CGRA0.PE_8_9.in2 CGRA0.PE_8_9.SW0.in2
edge CGRA0.PE_8_9.in3 CGRA0.PE_8_9.SW0.in3
edge CGRA0.PE_8_9.out0 CGRA0.PE_7_9.in0
edge CGRA0.PE_8_9.out0 CGRA0.mem_0.in32
edge CGRA0.PE_8_9.out0 CGRA0.mem_10.in32
edge CGRA0.PE_8_9.out1 CGRA0.mem_0.in33
edge CGRA0.PE_8_9.out1 CGRA0.mem_10.in33
edge CGRA0.PE_8_9.out2 CGRA0.PE_9_9.in2
edge CGRA0.PE_8_9.out2 CGRA0.mem_0.in34
edge CGRA0.PE_8_9.out2 CGRA0.mem_10.in34
edge CGRA0.PE_8_9.out3 CGRA0.PE_8_8.in3
edge CGRA0.PE_8_9.out3 CGRA0.mem_0.in35
edge CGRA0.PE_8_9.out3 CGRA0.mem_10.in35
edge CGRA0.PE_8_9.ALU0 CGRA0.PE_8_9.ALU0.out0
edge CGRA0.PE_8_9.ALU0.in0 CGRA0.PE_8_9.ALU0
edge CGRA0.PE_8_9.ALU0.in1 CGRA0.PE_8_9.ALU0
edge CGRA0.PE_8_9.ALU0.in2 CGRA0.PE_8_9.ALU0
edge CGRA0.PE_8_9.ALU0.out0 CGRA0.PE_8_9.SW0.in4
edge CGRA0.PE_8_9.CONST0 CGRA0.PE_8_9.CONST0.out0
edge CGRA0.PE_8_9.CONST0.in0 CGRA0.PE_8_9.CONST0
edge CGRA0.PE_8_9.CONST0.out0 CGRA0.PE_8_9.SW0.in5
edge CGRA0.PE_8_9.CONST0.out0 CGRA0.PE_8_9.FULLCONN_ALU0.in3
edge CGRA0.PE_8_9.REG0 CGRA0.PE_8_9.REG0.out0
edge CGRA0.PE_8_9.REG0.in0 CGRA0.PE_8_9.REG0
edge CGRA0.PE_8_9.REG0.in1 CGRA0.PE_8_9.REG0
edge CGRA0.PE_8_9.REG0.out0 CGRA0.PE_8_9.SW0.in5
edge CGRA0.PE_8_9.REG0.out0 CGRA0.PE_8_9.SW0.in6
edge CGRA0.PE_8_9.SW0.in0 CGRA0.PE_8_9.SW0.out0
edge CGRA0.PE_8_9.SW0.in0 CGRA0.PE_8_9.SW0.out1
edge CGRA0.PE_8_9.SW0.in0 CGRA0.PE_8_9.SW0.out2
edge CGRA0.PE_8_9.SW0.in0 CGRA0.PE_8_9.SW0.out3
edge CGRA0.PE_8_9.SW0.in0 CGRA0.PE_8_9.SW0.out4
edge CGRA0.PE_8_9.SW0.in0 CGRA0.PE_8_9.SW0.out5
edge CGRA0.PE_8_9.SW0.in0 CGRA0.PE_8_9.SW0.out6
edge CGRA0.PE_8_9.SW0.in0 CGRA0.PE_8_9.SW0.out7
edge CGRA0.PE_8_9.SW0.in0 CGRA0.PE_8_9.SW0.out8
edge CGRA0.PE_8_9.SW0.in0 CGRA0.PE_8_9.SW0.out0
edge CGRA0.PE_8_9.SW0.in0 CGRA0.PE_8_9.SW0.out1
edge CGRA0.PE_8_9.SW0.in0 CGRA0.PE_8_9.SW0.out2
edge CGRA0.PE_8_9.SW0.in0 CGRA0.PE_8_9.SW0.out3
edge CGRA0.PE_8_9.SW0.in1 CGRA0.PE_8_9.SW0.out0
edge CGRA0.PE_8_9.SW0.in1 CGRA0.PE_8_9.SW0.out1
edge CGRA0.PE_8_9.SW0.in1 CGRA0.PE_8_9.SW0.out2
edge CGRA0.PE_8_9.SW0.in1 CGRA0.PE_8_9.SW0.out3
edge CGRA0.PE_8_9.SW0.in1 CGRA0.PE_8_9.SW0.out4
edge CGRA0.PE_8_9.SW0.in1 CGRA0.PE_8_9.SW0.out5
edge CGRA0.PE_8_9.SW0.in1 CGRA0.PE_8_9.SW0.out6
edge CGRA0.PE_8_9.SW0.in1 CGRA0.PE_8_9.SW0.out7
edge CGRA0.PE_8_9.SW0.in1 CGRA0.PE_8_9.SW0.out8
edge CGRA0.PE_8_9.SW0.in1 CGRA0.PE_8_9.SW0.out0
edge CGRA0.PE_8_9.SW0.in1 CGRA0.PE_8_9.SW0.out1
edge CGRA0.PE_8_9.SW0.in1 CGRA0.PE_8_9.SW0.out2
edge CGRA0.PE_8_9.SW0.in1 CGRA0.PE_8_9.SW0.out3
edge CGRA0.PE_8_9.SW0.in2 CGRA0.PE_8_9.SW0.out0
edge CGRA0.PE_8_9.SW0.in2 CGRA0.PE_8_9.SW0.out1
edge CGRA0.PE_8_9.SW0.in2 CGRA0.PE_8_9.SW0.out2
edge CGRA0.PE_8_9.SW0.in2 CGRA0.PE_8_9.SW0.out3
edge CGRA0.PE_8_9.SW0.in2 CGRA0.PE_8_9.SW0.out4
edge CGRA0.PE_8_9.SW0.in2 CGRA0.PE_8_9.SW0.out5
edge CGRA0.PE_8_9.SW0.in2 CGRA0.PE_8_9.SW0.out6
edge CGRA0.PE_8_9.SW0.in2 CGRA0.PE_8_9.SW0.out7
edge CGRA0.PE_8_9.SW0.in2 CGRA0.PE_8_9.SW0.out8
edge CGRA0.PE_8_9.SW0.in2 CGRA0.PE_8_9.SW0.out0
edge CGRA0.PE_8_9.SW0.in2 CGRA0.PE_8_9.SW0.out1
edge CGRA0.PE_8_9.SW0.in2 CGRA0.PE_8_9.SW0.out2
edge CGRA0.PE_8_9.SW0.in2 CGRA0.PE_8_9.SW0.out3
edge CGRA0.PE_8_9.SW0.in3 CGRA0.PE_8_9.SW0.out0
edge CGRA0.PE_8_9.SW0.in3 CGRA0.PE_8_9.SW0.out1
edge CGRA0.PE_8_9.SW0.in3 CGRA0.PE_8_9.SW0.out2
edge CGRA0.PE_8_9.SW0.in3 CGRA0.PE_8_9.SW0.out3
edge CGRA0.PE_8_9.SW0.in3 CGRA0.PE_8_9.SW0.out4
edge CGRA0.PE_8_9.SW0.in3 CGRA0.PE_8_9.SW0.out5
edge CGRA0.PE_8_9.SW0.in3 CGRA0.PE_8_9.SW0.out6
edge CGRA0.PE_8_9.SW0.in3 CGRA0.PE_8_9.SW0.out7
edge CGRA0.PE_8_9.SW0.in3 CGRA0.PE_8_9.SW0.out8
edge CGRA0.PE_8_9.SW0.in3 CGRA0.PE_8_9.SW0.out0
edge CGRA0.PE_8_9.SW0.in3 CGRA0.PE_8_9.SW0.out1
edge CGRA0.PE_8_9.SW0.in3 CGRA0.PE_8_9.SW0.out2
edge CGRA0.PE_8_9.SW0.in3 CGRA0.PE_8_9.SW0.out3
edge CGRA0.PE_8_9.SW0.in4 CGRA0.PE_8_9.SW0.out0
edge CGRA0.PE_8_9.SW0.in4 CGRA0.PE_8_9.SW0.out1
edge CGRA0.PE_8_9.SW0.in4 CGRA0.PE_8_9.SW0.out2
edge CGRA0.PE_8_9.SW0.in4 CGRA0.PE_8_9.SW0.out3
edge CGRA0.PE_8_9.SW0.in4 CGRA0.PE_8_9.SW0.out4
edge CGRA0.PE_8_9.SW0.in4 CGRA0.PE_8_9.SW0.out5
edge CGRA0.PE_8_9.SW0.in4 CGRA0.PE_8_9.SW0.out6
edge CGRA0.PE_8_9.SW0.in4 CGRA0.PE_8_9.SW0.out7
edge CGRA0.PE_8_9.SW0.in4 CGRA0.PE_8_9.SW0.out8
edge CGRA0.PE_8_9.SW0.in5 CGRA0.PE_8_9.SW0.out0
edge CGRA0.PE_8_9.SW0.in5 CGRA0.PE_8_9.SW0.out1
edge CGRA0.PE_8_9.SW0.in5 CGRA0.PE_8_9.SW0.out2
edge CGRA0.PE_8_9.SW0.in5 CGRA0.PE_8_9.SW0.out3
edge CGRA0.PE_8_9.SW0.in5 CGRA0.PE_8_9.SW0.out4
edge CGRA0.PE_8_9.SW0.in5 CGRA0.PE_8_9.SW0.out5
edge CGRA0.PE_8_9.SW0.in5 CGRA0.PE_8_9.SW0.out6
edge CGRA0.PE_8_9.SW0.in5 CGRA0.PE_8_9.SW0.out7
edge CGRA0.PE_8_9.SW0.in5 CGRA0.PE_8_9.SW0.out8
edge CGRA0.PE_8_9.SW0.in6 CGRA0.PE_8_9.SW0.out0
edge CGRA0.PE_8_9.SW0.in6 CGRA0.PE_8_9.SW0.out1
edge CGRA0.PE_8_9.SW0.in6 CGRA0.PE_8_9.SW0.out2
edge CGRA0.PE_8_9.SW0.in6 CGRA0.PE_8_9.SW0.out3
edge CGRA0.PE_8_9.SW0.in6 CGRA0.PE_8_9.SW0.out4
edge CGRA0.PE_8_9.SW0.in6 CGRA0.PE_8_9.SW0.out5
edge CGRA0.PE_8_9.SW0.in6 CGRA0.PE_8_9.SW0.out6
edge CGRA0.PE_8_9.SW0.in6 CGRA0.PE_8_9.SW0.out7
edge CGRA0.PE_8_9.SW0.in6 CGRA0.PE_8_9.SW0.out8
edge CGRA0.PE_8_9.SW0.out0 CGRA0.PE_8_9.out0
edge CGRA0.PE_8_9.SW0.out1 CGRA0.PE_8_9.out1
edge CGRA0.PE_8_9.SW0.out2 CGRA0.PE_8_9.out2
edge CGRA0.PE_8_9.SW0.out3 CGRA0.PE_8_9.out3
edge CGRA0.PE_8_9.SW0.out4 CGRA0.PE_8_9.FULLCONN_ALU0.in0
edge CGRA0.PE_8_9.SW0.out5 CGRA0.PE_8_9.FULLCONN_ALU0.in1
edge CGRA0.PE_8_9.SW0.out5 CGRA0.PE_8_9.REG0.in0
edge CGRA0.PE_8_9.SW0.out6 CGRA0.PE_8_9.FULLCONN_ALU0.in2
edge CGRA0.PE_8_9.SW0.out6 CGRA0.PE_8_9.REG0.in1
edge CGRA0.PE_8_9.SW0.out7 CGRA0.PE_8_9.REG0.in0
edge CGRA0.PE_8_9.SW0.out8 CGRA0.PE_8_9.REG0.in1
edge CGRA0.PE_8_9.FULLCONN_ALU0.in0 CGRA0.PE_8_9.FULLCONN_ALU0.out0
edge CGRA0.PE_8_9.FULLCONN_ALU0.in0 CGRA0.PE_8_9.FULLCONN_ALU0.out1
edge CGRA0.PE_8_9.FULLCONN_ALU0.in0 CGRA0.PE_8_9.FULLCONN_ALU0.out2
edge CGRA0.PE_8_9.FULLCONN_ALU0.in1 CGRA0.PE_8_9.FULLCONN_ALU0.out0
edge CGRA0.PE_8_9.FULLCONN_ALU0.in1 CGRA0.PE_8_9.FULLCONN_ALU0.out1
edge CGRA0.PE_8_9.FULLCONN_ALU0.in1 CGRA0.PE_8_9.FULLCONN_ALU0.out2
edge CGRA0.PE_8_9.FULLCONN_ALU0.in2 CGRA0.PE_8_9.FULLCONN_ALU0.out0
edge CGRA0.PE_8_9.FULLCONN_ALU0.in2 CGRA0.PE_8_9.FULLCONN_ALU0.out1
edge CGRA0.PE_8_9.FULLCONN_ALU0.in2 CGRA0.PE_8_9.FULLCONN_ALU0.out2
edge CGRA0.PE_8_9.FULLCONN_ALU0.in3 CGRA0.PE_8_9.FULLCONN_ALU0.out0
edge CGRA0.PE_8_9.FULLCONN_ALU0.in3 CGRA0.PE_8_9.FULLCONN_ALU0.out1
edge CGRA0.PE_8_9.FULLCONN_ALU0.in3 CGRA0.PE_8_9.FULLCONN_ALU0.out2
edge CGRA0.PE_8_9.FULLCONN_ALU0.out0 CGRA0.PE_8_9.ALU0.in0
edge CGRA0.PE_8_9.FULLCONN_ALU0.out1 CGRA0.PE_8_9.ALU0.in1
edge CGRA0.PE_8_9.FULLCONN_ALU0.out2 CGRA0.PE_8_9.ALU0.in2
edge CGRA0.PE_9_0.in0 CGRA0.PE_9_0.SW0.in0
edge CGRA0.PE_9_0.in1 CGRA0.PE_9_0.SW0.in1
edge CGRA0.PE_9_0.in2 CGRA0.PE_9_0.SW0.in2
edge CGRA0.PE_9_0.in3 CGRA0.PE_9_0.SW0.in3
edge CGRA0.PE_9_0.out0 CGRA0.PE_8_0.in0
edge CGRA0.PE_9_0.out0 CGRA0.mem_0.in36
edge CGRA0.PE_9_0.out0 CGRA0.mem_10.in36
edge CGRA0.PE_9_0.out1 CGRA0.PE_9_1.in1
edge CGRA0.PE_9_0.out1 CGRA0.mem_0.in37
edge CGRA0.PE_9_0.out1 CGRA0.mem_10.in37
edge CGRA0.PE_9_0.out2 CGRA0.mem_0.in38
edge CGRA0.PE_9_0.out2 CGRA0.mem_10.in38
edge CGRA0.PE_9_0.out3 CGRA0.mem_0.in39
edge CGRA0.PE_9_0.out3 CGRA0.mem_10.in39
edge CGRA0.PE_9_0.ALU0 CGRA0.PE_9_0.ALU0.out0
edge CGRA0.PE_9_0.ALU0.in0 CGRA0.PE_9_0.ALU0
edge CGRA0.PE_9_0.ALU0.in1 CGRA0.PE_9_0.ALU0
edge CGRA0.PE_9_0.ALU0.in2 CGRA0.PE_9_0.ALU0
edge CGRA0.PE_9_0.ALU0.out0 CGRA0.PE_9_0.SW0.in4
edge CGRA0.PE_9_0.CONST0 CGRA0.PE_9_0.CONST0.out0
edge CGRA0.PE_9_0.CONST0.in0 CGRA0.PE_9_0.CONST0
edge CGRA0.PE_9_0.CONST0.out0 CGRA0.PE_9_0.SW0.in5
edge CGRA0.PE_9_0.CONST0.out0 CGRA0.PE_9_0.FULLCONN_ALU0.in3
edge CGRA0.PE_9_0.REG0 CGRA0.PE_9_0.REG0.out0
edge CGRA0.PE_9_0.REG0.in0 CGRA0.PE_9_0.REG0
edge CGRA0.PE_9_0.REG0.in1 CGRA0.PE_9_0.REG0
edge CGRA0.PE_9_0.REG0.out0 CGRA0.PE_9_0.SW0.in5
edge CGRA0.PE_9_0.REG0.out0 CGRA0.PE_9_0.SW0.in6
edge CGRA0.PE_9_0.SW0.in0 CGRA0.PE_9_0.SW0.out0
edge CGRA0.PE_9_0.SW0.in0 CGRA0.PE_9_0.SW0.out1
edge CGRA0.PE_9_0.SW0.in0 CGRA0.PE_9_0.SW0.out2
edge CGRA0.PE_9_0.SW0.in0 CGRA0.PE_9_0.SW0.out3
edge CGRA0.PE_9_0.SW0.in0 CGRA0.PE_9_0.SW0.out4
edge CGRA0.PE_9_0.SW0.in0 CGRA0.PE_9_0.SW0.out5
edge CGRA0.PE_9_0.SW0.in0 CGRA0.PE_9_0.SW0.out6
edge CGRA0.PE_9_0.SW0.in0 CGRA0.PE_9_0.SW0.out7
edge CGRA0.PE_9_0.SW0.in0 CGRA0.PE_9_0.SW0.out8
edge CGRA0.PE_9_0.SW0.in0 CGRA0.PE_9_0.SW0.out0
edge CGRA0.PE_9_0.SW0.in0 CGRA0.PE_9_0.SW0.out1
edge CGRA0.PE_9_0.SW0.in0 CGRA0.PE_9_0.SW0.out2
edge CGRA0.PE_9_0.SW0.in0 CGRA0.PE_9_0.SW0.out3
edge CGRA0.PE_9_0.SW0.in1 CGRA0.PE_9_0.SW0.out0
edge CGRA0.PE_9_0.SW0.in1 CGRA0.PE_9_0.SW0.out1
edge CGRA0.PE_9_0.SW0.in1 CGRA0.PE_9_0.SW0.out2
edge CGRA0.PE_9_0.SW0.in1 CGRA0.PE_9_0.SW0.out3
edge CGRA0.PE_9_0.SW0.in1 CGRA0.PE_9_0.SW0.out4
edge CGRA0.PE_9_0.SW0.in1 CGRA0.PE_9_0.SW0.out5
edge CGRA0.PE_9_0.SW0.in1 CGRA0.PE_9_0.SW0.out6
edge CGRA0.PE_9_0.SW0.in1 CGRA0.PE_9_0.SW0.out7
edge CGRA0.PE_9_0.SW0.in1 CGRA0.PE_9_0.SW0.out8
edge CGRA0.PE_9_0.SW0.in1 CGRA0.PE_9_0.SW0.out0
edge CGRA0.PE_9_0.SW0.in1 CGRA0.PE_9_0.SW0.out1
edge CGRA0.PE_9_0.SW0.in1 CGRA0.PE_9_0.SW0.out2
edge CGRA0.PE_9_0.SW0.in1 CGRA0.PE_9_0.SW0.out3
edge CGRA0.PE_9_0.SW0.in2 CGRA0.PE_9_0.SW0.out0
edge CGRA0.PE_9_0.SW0.in2 CGRA0.PE_9_0.SW0.out1
edge CGRA0.PE_9_0.SW0.in2 CGRA0.PE_9_0.SW0.out2
edge CGRA0.PE_9_0.SW0.in2 CGRA0.PE_9_0.SW0.out3
edge CGRA0.PE_9_0.SW0.in2 CGRA0.PE_9_0.SW0.out4
edge CGRA0.PE_9_0.SW0.in2 CGRA0.PE_9_0.SW0.out5
edge CGRA0.PE_9_0.SW0.in2 CGRA0.PE_9_0.SW0.out6
edge CGRA0.PE_9_0.SW0.in2 CGRA0.PE_9_0.SW0.out7
edge CGRA0.PE_9_0.SW0.in2 CGRA0.PE_9_0.SW0.out8
edge CGRA0.PE_9_0.SW0.in2 CGRA0.PE_9_0.SW0.out0
edge CGRA0.PE_9_0.SW0.in2 CGRA0.PE_9_0.SW0.out1
edge CGRA0.PE_9_0.SW0.in2 CGRA0.PE_9_0.SW0.out2
edge CGRA0.PE_9_0.SW0.in2 CGRA0.PE_9_0.SW0.out3
edge CGRA0.PE_9_0.SW0.in3 CGRA0.PE_9_0.SW0.out0
edge CGRA0.PE_9_0.SW0.in3 CGRA0.PE_9_0.SW0.out1
edge CGRA0.PE_9_0.SW0.in3 CGRA0.PE_9_0.SW0.out2
edge CGRA0.PE_9_0.SW0.in3 CGRA0.PE_9_0.SW0.out3
edge CGRA0.PE_9_0.SW0.in3 CGRA0.PE_9_0.SW0.out4
edge CGRA0.PE_9_0.SW0.in3 CGRA0.PE_9_0.SW0.out5
edge CGRA0.PE_9_0.SW0.in3 CGRA0.PE_9_0.SW0.out6
edge CGRA0.PE_9_0.SW0.in3 CGRA0.PE_9_0.SW0.out7
edge CGRA0.PE_9_0.SW0.in3 CGRA0.PE_9_0.SW0.out8
edge CGRA0.PE_9_0.SW0.in3 CGRA0.PE_9_0.SW0.out0
edge CGRA0.PE_9_0.SW0.in3 CGRA0.PE_9_0.SW0.out1
edge CGRA0.PE_9_0.SW0.in3 CGRA0.PE_9_0.SW0.out2
edge CGRA0.PE_9_0.SW0.in3 CGRA0.PE_9_0.SW0.out3
edge CGRA0.PE_9_0.SW0.in4 CGRA0.PE_9_0.SW0.out0
edge CGRA0.PE_9_0.SW0.in4 CGRA0.PE_9_0.SW0.out1
edge CGRA0.PE_9_0.SW0.in4 CGRA0.PE_9_0.SW0.out2
edge CGRA0.PE_9_0.SW0.in4 CGRA0.PE_9_0.SW0.out3
edge CGRA0.PE_9_0.SW0.in4 CGRA0.PE_9_0.SW0.out4
edge CGRA0.PE_9_0.SW0.in4 CGRA0.PE_9_0.SW0.out5
edge CGRA0.PE_9_0.SW0.in4 CGRA0.PE_9_0.SW0.out6
edge CGRA0.PE_9_0.SW0.in4 CGRA0.PE_9_0.SW0.out7
edge CGRA0.PE_9_0.SW0.in4 CGRA0.PE_9_0.SW0.out8
edge CGRA0.PE_9_0.SW0.in5 CGRA0.PE_9_0.SW0.out0
edge CGRA0.PE_9_0.SW0.in5 CGRA0.PE_9_0.SW0.out1
edge CGRA0.PE_9_0.SW0.in5 CGRA0.PE_9_0.SW0.out2
edge CGRA0.PE_9_0.SW0.in5 CGRA0.PE_9_0.SW0.out3
edge CGRA0.PE_9_0.SW0.in5 CGRA0.PE_9_0.SW0.out4
edge CGRA0.PE_9_0.SW0.in5 CGRA0.PE_9_0.SW0.out5
edge CGRA0.PE_9_0.SW0.in5 CGRA0.PE_9_0.SW0.out6
edge CGRA0.PE_9_0.SW0.in5 CGRA0.PE_9_0.SW0.out7
edge CGRA0.PE_9_0.SW0.in5 CGRA0.PE_9_0.SW0.out8
edge CGRA0.PE_9_0.SW0.in6 CGRA0.PE_9_0.SW0.out0
edge CGRA0.PE_9_0.SW0.in6 CGRA0.PE_9_0.SW0.out1
edge CGRA0.PE_9_0.SW0.in6 CGRA0.PE_9_0.SW0.out2
edge CGRA0.PE_9_0.SW0.in6 CGRA0.PE_9_0.SW0.out3
edge CGRA0.PE_9_0.SW0.in6 CGRA0.PE_9_0.SW0.out4
edge CGRA0.PE_9_0.SW0.in6 CGRA0.PE_9_0.SW0.out5
edge CGRA0.PE_9_0.SW0.in6 CGRA0.PE_9_0.SW0.out6
edge CGRA0.PE_9_0.SW0.in6 CGRA0.PE_9_0.SW0.out7
edge CGRA0.PE_9_0.SW0.in6 CGRA0.PE_9_0.SW0.out8
edge CGRA0.PE_9_0.SW0.out0 CGRA0.PE_9_0.out0
edge CGRA0.PE_9_0.SW0.out1 CGRA0.PE_9_0.out1
edge CGRA0.PE_9_0.SW0.out2 CGRA0.PE_9_0.out2
edge CGRA0.PE_9_0.SW0.out3 CGRA0.PE_9_0.out3
edge CGRA0.PE_9_0.SW0.out4 CGRA0.PE_9_0.FULLCONN_ALU0.in0
edge CGRA0.PE_9_0.SW0.out5 CGRA0.PE_9_0.FULLCONN_ALU0.in1
edge CGRA0.PE_9_0.SW0.out5 CGRA0.PE_9_0.REG0.in0
edge CGRA0.PE_9_0.SW0.out6 CGRA0.PE_9_0.FULLCONN_ALU0.in2
edge CGRA0.PE_9_0.SW0.out6 CGRA0.PE_9_0.REG0.in1
edge CGRA0.PE_9_0.SW0.out7 CGRA0.PE_9_0.REG0.in0
edge CGRA0.PE_9_0.SW0.out8 CGRA0.PE_9_0.REG0.in1
edge CGRA0.PE_9_0.FULLCONN_ALU0.in0 CGRA0.PE_9_0.FULLCONN_ALU0.out0
edge CGRA0.PE_9_0.FULLCONN_ALU0.in0 CGRA0.PE_9_0.FULLCONN_ALU0.out1
edge CGRA0.PE_9_0.FULLCONN_ALU0.in0 CGRA0.PE_9_0.FULLCONN_ALU0.out2
edge CGRA0.PE_9_0.FULLCONN_ALU0.in1 CGRA0.PE_9_0.FULLCONN_ALU0.out0
edge CGRA0.PE_9_0.FULLCONN_ALU0.in1 CGRA0.PE_9_0.FULLCONN_ALU0.out1
edge CGRA0.PE_9_0.FULLCONN_ALU0.in1 CGRA0.PE_9_0.FULLCONN_ALU0.out2
edge CGRA0.PE_9_0.FULLCONN_ALU0.in2 CGRA0.PE_9_0.FULLCONN_ALU0.out0
edge CGRA0.PE_9_0.FULLCONN_ALU0.in2 CGRA0.PE_9_0.FULLCONN_ALU0.out1
edge CGRA0.PE_9_0.FULLCONN_ALU0.in2 CGRA0.PE_9_0.FULLCONN_ALU0.out2
edge CGRA0.PE_9_0.FULLCONN_ALU0.in3 CGRA0.PE_9_0.FULLCONN_ALU0.out0
edge CGRA0.PE_9_0.FULLCONN_ALU0.in3 CGRA0.PE_9_0.FULLCONN_ALU0.out1
edge CGRA0.PE_9_0.FULLCONN_ALU0.in3 CGRA0.PE_9_0.FULLCONN_ALU0.out2
edge CGRA0.PE_9_0.FULLCONN_ALU0.out0 CGRA0.PE_9_0.ALU0.in0
edge CGRA0.PE_9_0.FULLCONN_ALU0.out1 CGRA0.PE_9_0.ALU0.in1
edge CGRA0.PE_9_0.FULLCONN_ALU0.out2 CGRA0.PE_9_0.ALU0.in2
edge CGRA0.PE_9_1.in0 CGRA0.PE_9_1.SW0.in0
edge CGRA0.PE_9_1.in1 CGRA0.PE_9_1.SW0.in1
edge CGRA0.PE_9_1.in2 CGRA0.PE_9_1.SW0.in2
edge CGRA0.PE_9_1.in3 CGRA0.PE_9_1.SW0.in3
edge CGRA0.PE_9_1.out0 CGRA0.PE_8_1.in0
edge CGRA0.PE_9_1.out0 CGRA0.mem_0.in36
edge CGRA0.PE_9_1.out0 CGRA0.mem_10.in36
edge CGRA0.PE_9_1.out1 CGRA0.PE_9_2.in1
edge CGRA0.PE_9_1.out1 CGRA0.mem_0.in37
edge CGRA0.PE_9_1.out1 CGRA0.mem_10.in37
edge CGRA0.PE_9_1.out2 CGRA0.mem_0.in38
edge CGRA0.PE_9_1.out2 CGRA0.mem_10.in38
edge CGRA0.PE_9_1.out3 CGRA0.PE_9_0.in3
edge CGRA0.PE_9_1.out3 CGRA0.mem_0.in39
edge CGRA0.PE_9_1.out3 CGRA0.mem_10.in39
edge CGRA0.PE_9_1.ALU0 CGRA0.PE_9_1.ALU0.out0
edge CGRA0.PE_9_1.ALU0.in0 CGRA0.PE_9_1.ALU0
edge CGRA0.PE_9_1.ALU0.in1 CGRA0.PE_9_1.ALU0
edge CGRA0.PE_9_1.ALU0.in2 CGRA0.PE_9_1.ALU0
edge CGRA0.PE_9_1.ALU0.out0 CGRA0.PE_9_1.SW0.in4
edge CGRA0.PE_9_1.CONST0 CGRA0.PE_9_1.CONST0.out0
edge CGRA0.PE_9_1.CONST0.in0 CGRA0.PE_9_1.CONST0
edge CGRA0.PE_9_1.CONST0.out0 CGRA0.PE_9_1.SW0.in5
edge CGRA0.PE_9_1.CONST0.out0 CGRA0.PE_9_1.FULLCONN_ALU0.in3
edge CGRA0.PE_9_1.REG0 CGRA0.PE_9_1.REG0.out0
edge CGRA0.PE_9_1.REG0.in0 CGRA0.PE_9_1.REG0
edge CGRA0.PE_9_1.REG0.in1 CGRA0.PE_9_1.REG0
edge CGRA0.PE_9_1.REG0.out0 CGRA0.PE_9_1.SW0.in5
edge CGRA0.PE_9_1.REG0.out0 CGRA0.PE_9_1.SW0.in6
edge CGRA0.PE_9_1.SW0.in0 CGRA0.PE_9_1.SW0.out0
edge CGRA0.PE_9_1.SW0.in0 CGRA0.PE_9_1.SW0.out1
edge CGRA0.PE_9_1.SW0.in0 CGRA0.PE_9_1.SW0.out2
edge CGRA0.PE_9_1.SW0.in0 CGRA0.PE_9_1.SW0.out3
edge CGRA0.PE_9_1.SW0.in0 CGRA0.PE_9_1.SW0.out4
edge CGRA0.PE_9_1.SW0.in0 CGRA0.PE_9_1.SW0.out5
edge CGRA0.PE_9_1.SW0.in0 CGRA0.PE_9_1.SW0.out6
edge CGRA0.PE_9_1.SW0.in0 CGRA0.PE_9_1.SW0.out7
edge CGRA0.PE_9_1.SW0.in0 CGRA0.PE_9_1.SW0.out8
edge CGRA0.PE_9_1.SW0.in0 CGRA0.PE_9_1.SW0.out0
edge CGRA0.PE_9_1.SW0.in0 CGRA0.PE_9_1.SW0.out1
edge CGRA0.PE_9_1.SW0.in0 CGRA0.PE_9_1.SW0.out2
edge CGRA0.PE_9_1.SW0.in0 CGRA0.PE_9_1.SW0.out3
edge CGRA0.PE_9_1.SW0.in1 CGRA0.PE_9_1.SW0.out0
edge CGRA0.PE_9_1.SW0.in1 CGRA0.PE_9_1.SW0.out1
edge CGRA0.PE_9_1.SW0.in1 CGRA0.PE_9_1.SW0.out2
edge CGRA0.PE_9_1.SW0.in1 CGRA0.PE_9_1.SW0.out3
edge CGRA0.PE_9_1.SW0.in1 CGRA0.PE_9_1.SW0.out4
edge CGRA0.PE_9_1.SW0.in1 CGRA0.PE_9_1.SW0.out5
edge CGRA0.PE_9_1.SW0.in1 CGRA0.PE_9_1.SW0.out6
edge CGRA0.PE_9_1.SW0.in1 CGRA0.PE_9_1.SW0.out7
edge CGRA0.PE_9_1.SW0.in1 CGRA0.PE_9_1.SW0.out8
edge CGRA0.PE_9_1.SW0.in1 CGRA0.PE_9_1.SW0.out0
edge CGRA0.PE_9_1.SW0.in1 CGRA0.PE_9_1.SW0.out1
edge CGRA0.PE_9_1.SW0.in1 CGRA0.PE_9_1.SW0.out2
edge CGRA0.PE_9_1.SW0.in1 CGRA0.PE_9_1.SW0.out3
edge CGRA0.PE_9_1.SW0.in2 CGRA0.PE_9_1.SW0.out0
edge CGRA0.PE_9_1.SW0.in2 CGRA0.PE_9_1.SW0.out1
edge CGRA0.PE_9_1.SW0.in2 CGRA0.PE_9_1.SW0.out2
edge CGRA0.PE_9_1.SW0.in2 CGRA0.PE_9_1.SW0.out3
edge CGRA0.PE_9_1.SW0.in2 CGRA0.PE_9_1.SW0.out4
edge CGRA0.PE_9_1.SW0.in2 CGRA0.PE_9_1.SW0.out5
edge CGRA0.PE_9_1.SW0.in2 CGRA0.PE_9_1.SW0.out6
edge CGRA0.PE_9_1.SW0.in2 CGRA0.PE_9_1.SW0.out7
edge CGRA0.PE_9_1.SW0.in2 CGRA0.PE_9_1.SW0.out8
edge CGRA0.PE_9_1.SW0.in2 CGRA0.PE_9_1.SW0.out0
edge CGRA0.PE_9_1.SW0.in2 CGRA0.PE_9_1.SW0.out1
edge CGRA0.PE_9_1.SW0.in2 CGRA0.PE_9_1.SW0.out2
edge CGRA0.PE_9_1.SW0.in2 CGRA0.PE_9_1.SW0.out3
edge CGRA0.PE_9_1.SW0.in3 CGRA0.PE_9_1.SW0.out0
edge CGRA0.PE_9_1.SW0.in3 CGRA0.PE_9_1.SW0.out1
edge CGRA0.PE_9_1.SW0.in3 CGRA0.PE_9_1.SW0.out2
edge CGRA0.PE_9_1.SW0.in3 CGRA0.PE_9_1.SW0.out3
edge CGRA0.PE_9_1.SW0.in3 CGRA0.PE_9_1.SW0.out4
edge CGRA0.PE_9_1.SW0.in3 CGRA0.PE_9_1.SW0.out5
edge CGRA0.PE_9_1.SW0.in3 CGRA0.PE_9_1.SW0.out6
edge CGRA0.PE_9_1.SW0.in3 CGRA0.PE_9_1.SW0.out7
edge CGRA0.PE_9_1.SW0.in3 CGRA0.PE_9_1.SW0.out8
edge CGRA0.PE_9_1.SW0.in3 CGRA0.PE_9_1.SW0.out0
edge CGRA0.PE_9_1.SW0.in3 CGRA0.PE_9_1.SW0.out1
edge CGRA0.PE_9_1.SW0.in3 CGRA0.PE_9_1.SW0.out2
edge CGRA0.PE_9_1.SW0.in3 CGRA0.PE_9_1.SW0.out3
edge CGRA0.PE_9_1.SW0.in4 CGRA0.PE_9_1.SW0.out0
edge CGRA0.PE_9_1.SW0.in4 CGRA0.PE_9_1.SW0.out1
edge CGRA0.PE_9_1.SW0.in4 CGRA0.PE_9_1.SW0.out2
edge CGRA0.PE_9_1.SW0.in4 CGRA0.PE_9_1.SW0.out3
edge CGRA0.PE_9_1.SW0.in4 CGRA0.PE_9_1.SW0.out4
edge CGRA0.PE_9_1.SW0.in4 CGRA0.PE_9_1.SW0.out5
edge CGRA0.PE_9_1.SW0.in4 CGRA0.PE_9_1.SW0.out6
edge CGRA0.PE_9_1.SW0.in4 CGRA0.PE_9_1.SW0.out7
edge CGRA0.PE_9_1.SW0.in4 CGRA0.PE_9_1.SW0.out8
edge CGRA0.PE_9_1.SW0.in5 CGRA0.PE_9_1.SW0.out0
edge CGRA0.PE_9_1.SW0.in5 CGRA0.PE_9_1.SW0.out1
edge CGRA0.PE_9_1.SW0.in5 CGRA0.PE_9_1.SW0.out2
edge CGRA0.PE_9_1.SW0.in5 CGRA0.PE_9_1.SW0.out3
edge CGRA0.PE_9_1.SW0.in5 CGRA0.PE_9_1.SW0.out4
edge CGRA0.PE_9_1.SW0.in5 CGRA0.PE_9_1.SW0.out5
edge CGRA0.PE_9_1.SW0.in5 CGRA0.PE_9_1.SW0.out6
edge CGRA0.PE_9_1.SW0.in5 CGRA0.PE_9_1.SW0.out7
edge CGRA0.PE_9_1.SW0.in5 CGRA0.PE_9_1.SW0.out8
edge CGRA0.PE_9_1.SW0.in6 CGRA0.PE_9_1.SW0.out0
edge CGRA0.PE_9_1.SW0.in6 CGRA0.PE_9_1.SW0.out1
edge CGRA0.PE_9_1.SW0.in6 CGRA0.PE_9_1.SW0.out2
edge CGRA0.PE_9_1.SW0.in6 CGRA0.PE_9_1.SW0.out3
edge CGRA0.PE_9_1.SW0.in6 CGRA0.PE_9_1.SW0.out4
edge CGRA0.PE_9_1.SW0.in6 CGRA0.PE_9_1.SW0.out5
edge CGRA0.PE_9_1.SW0.in6 CGRA0.PE_9_1.SW0.out6
edge CGRA0.PE_9_1.SW0.in6 CGRA0.PE_9_1.SW0.out7
edge CGRA0.PE_9_1.SW0.in6 CGRA0.PE_9_1.SW0.out8
edge CGRA0.PE_9_1.SW0.out0 CGRA0.PE_9_1.out0
edge CGRA0.PE_9_1.SW0.out1 CGRA0.PE_9_1.out1
edge CGRA0.PE_9_1.SW0.out2 CGRA0.PE_9_1.out2
edge CGRA0.PE_9_1.SW0.out3 CGRA0.PE_9_1.out3
edge CGRA0.PE_9_1.SW0.out4 CGRA0.PE_9_1.FULLCONN_ALU0.in0
edge CGRA0.PE_9_1.SW0.out5 CGRA0.PE_9_1.FULLCONN_ALU0.in1
edge CGRA0.PE_9_1.SW0.out5 CGRA0.PE_9_1.REG0.in0
edge CGRA0.PE_9_1.SW0.out6 CGRA0.PE_9_1.FULLCONN_ALU0.in2
edge CGRA0.PE_9_1.SW0.out6 CGRA0.PE_9_1.REG0.in1
edge CGRA0.PE_9_1.SW0.out7 CGRA0.PE_9_1.REG0.in0
edge CGRA0.PE_9_1.SW0.out8 CGRA0.PE_9_1.REG0.in1
edge CGRA0.PE_9_1.FULLCONN_ALU0.in0 CGRA0.PE_9_1.FULLCONN_ALU0.out0
edge CGRA0.PE_9_1.FULLCONN_ALU0.in0 CGRA0.PE_9_1.FULLCONN_ALU0.out1
edge CGRA0.PE_9_1.FULLCONN_ALU0.in0 CGRA0.PE_9_1.FULLCONN_ALU0.out2
edge CGRA0.PE_9_1.FULLCONN_ALU0.in1 CGRA0.PE_9_1.FULLCONN_ALU0.out0
edge CGRA0.PE_9_1.FULLCONN_ALU0.in1 CGRA0.PE_9_1.FULLCONN_ALU0.out1
edge CGRA0.PE_9_1.FULLCONN_ALU0.in1 CGRA0.PE_9_1.FULLCONN_ALU0.out2
edge CGRA0.PE_9_1.FULLCONN_ALU0.in2 CGRA0.PE_9_1.FULLCONN_ALU0.out0
edge CGRA0.PE_9_1.FULLCONN_ALU0.in2 CGRA0.PE_9_1.FULLCONN_ALU0.out1
edge CGRA0.PE_9_1.FULLCONN_ALU0.in2 CGRA0.PE_9_1.FULLCONN_ALU0.out2
edge CGRA0.PE_9_1.FULLCONN_ALU0.in3 CGRA0.PE_9_1.FULLCONN_ALU0.out0
edge CGRA0.PE_9_1.FULLCONN_ALU0.in3 CGRA0.PE_9_1.FULLCONN_ALU0.out1
edge CGRA0.PE_9_1.FULLCONN_ALU0.in3 CGRA0.PE_9_1.FULLCONN_ALU0.out2
edge CGRA0.PE_9_1.FULLCONN_ALU0.out0 CGRA0.PE_9_1.ALU0.in0
edge CGRA0.PE_9_1.FULLCONN_ALU0.out1 CGRA0.PE_9_1.ALU0.in1
edge CGRA0.PE_9_1.FULLCONN_ALU0.out2 CGRA0.PE_9_1.ALU0.in2
edge CGRA0.PE_9_2.in0 CGRA0.PE_9_2.SW0.in0
edge CGRA0.PE_9_2.in1 CGRA0.PE_9_2.SW0.in1
edge CGRA0.PE_9_2.in2 CGRA0.PE_9_2.SW0.in2
edge CGRA0.PE_9_2.in3 CGRA0.PE_9_2.SW0.in3
edge CGRA0.PE_9_2.out0 CGRA0.PE_8_2.in0
edge CGRA0.PE_9_2.out0 CGRA0.mem_0.in36
edge CGRA0.PE_9_2.out0 CGRA0.mem_10.in36
edge CGRA0.PE_9_2.out1 CGRA0.PE_9_3.in1
edge CGRA0.PE_9_2.out1 CGRA0.mem_0.in37
edge CGRA0.PE_9_2.out1 CGRA0.mem_10.in37
edge CGRA0.PE_9_2.out2 CGRA0.mem_0.in38
edge CGRA0.PE_9_2.out2 CGRA0.mem_10.in38
edge CGRA0.PE_9_2.out3 CGRA0.PE_9_1.in3
edge CGRA0.PE_9_2.out3 CGRA0.mem_0.in39
edge CGRA0.PE_9_2.out3 CGRA0.mem_10.in39
edge CGRA0.PE_9_2.ALU0 CGRA0.PE_9_2.ALU0.out0
edge CGRA0.PE_9_2.ALU0.in0 CGRA0.PE_9_2.ALU0
edge CGRA0.PE_9_2.ALU0.in1 CGRA0.PE_9_2.ALU0
edge CGRA0.PE_9_2.ALU0.in2 CGRA0.PE_9_2.ALU0
edge CGRA0.PE_9_2.ALU0.out0 CGRA0.PE_9_2.SW0.in4
edge CGRA0.PE_9_2.CONST0 CGRA0.PE_9_2.CONST0.out0
edge CGRA0.PE_9_2.CONST0.in0 CGRA0.PE_9_2.CONST0
edge CGRA0.PE_9_2.CONST0.out0 CGRA0.PE_9_2.SW0.in5
edge CGRA0.PE_9_2.CONST0.out0 CGRA0.PE_9_2.FULLCONN_ALU0.in3
edge CGRA0.PE_9_2.REG0 CGRA0.PE_9_2.REG0.out0
edge CGRA0.PE_9_2.REG0.in0 CGRA0.PE_9_2.REG0
edge CGRA0.PE_9_2.REG0.in1 CGRA0.PE_9_2.REG0
edge CGRA0.PE_9_2.REG0.out0 CGRA0.PE_9_2.SW0.in5
edge CGRA0.PE_9_2.REG0.out0 CGRA0.PE_9_2.SW0.in6
edge CGRA0.PE_9_2.SW0.in0 CGRA0.PE_9_2.SW0.out0
edge CGRA0.PE_9_2.SW0.in0 CGRA0.PE_9_2.SW0.out1
edge CGRA0.PE_9_2.SW0.in0 CGRA0.PE_9_2.SW0.out2
edge CGRA0.PE_9_2.SW0.in0 CGRA0.PE_9_2.SW0.out3
edge CGRA0.PE_9_2.SW0.in0 CGRA0.PE_9_2.SW0.out4
edge CGRA0.PE_9_2.SW0.in0 CGRA0.PE_9_2.SW0.out5
edge CGRA0.PE_9_2.SW0.in0 CGRA0.PE_9_2.SW0.out6
edge CGRA0.PE_9_2.SW0.in0 CGRA0.PE_9_2.SW0.out7
edge CGRA0.PE_9_2.SW0.in0 CGRA0.PE_9_2.SW0.out8
edge CGRA0.PE_9_2.SW0.in0 CGRA0.PE_9_2.SW0.out0
edge CGRA0.PE_9_2.SW0.in0 CGRA0.PE_9_2.SW0.out1
edge CGRA0.PE_9_2.SW0.in0 CGRA0.PE_9_2.SW0.out2
edge CGRA0.PE_9_2.SW0.in0 CGRA0.PE_9_2.SW0.out3
edge CGRA0.PE_9_2.SW0.in1 CGRA0.PE_9_2.SW0.out0
edge CGRA0.PE_9_2.SW0.in1 CGRA0.PE_9_2.SW0.out1
edge CGRA0.PE_9_2.SW0.in1 CGRA0.PE_9_2.SW0.out2
edge CGRA0.PE_9_2.SW0.in1 CGRA0.PE_9_2.SW0.out3
edge CGRA0.PE_9_2.SW0.in1 CGRA0.PE_9_2.SW0.out4
edge CGRA0.PE_9_2.SW0.in1 CGRA0.PE_9_2.SW0.out5
edge CGRA0.PE_9_2.SW0.in1 CGRA0.PE_9_2.SW0.out6
edge CGRA0.PE_9_2.SW0.in1 CGRA0.PE_9_2.SW0.out7
edge CGRA0.PE_9_2.SW0.in1 CGRA0.PE_9_2.SW0.out8
edge CGRA0.PE_9_2.SW0.in1 CGRA0.PE_9_2.SW0.out0
edge CGRA0.PE_9_2.SW0.in1 CGRA0.PE_9_2.SW0.out1
edge CGRA0.PE_9_2.SW0.in1 CGRA0.PE_9_2.SW0.out2
edge CGRA0.PE_9_2.SW0.in1 CGRA0.PE_9_2.SW0.out3
edge CGRA0.PE_9_2.SW0.in2 CGRA0.PE_9_2.SW0.out0
edge CGRA0.PE_9_2.SW0.in2 CGRA0.PE_9_2.SW0.out1
edge CGRA0.PE_9_2.SW0.in2 CGRA0.PE_9_2.SW0.out2
edge CGRA0.PE_9_2.SW0.in2 CGRA0.PE_9_2.SW0.out3
edge CGRA0.PE_9_2.SW0.in2 CGRA0.PE_9_2.SW0.out4
edge CGRA0.PE_9_2.SW0.in2 CGRA0.PE_9_2.SW0.out5
edge CGRA0.PE_9_2.SW0.in2 CGRA0.PE_9_2.SW0.out6
edge CGRA0.PE_9_2.SW0.in2 CGRA0.PE_9_2.SW0.out7
edge CGRA0.PE_9_2.SW0.in2 CGRA0.PE_9_2.SW0.out8
edge CGRA0.PE_9_2.SW0.in2 CGRA0.PE_9_2.SW0.out0
edge CGRA0.PE_9_2.SW0.in2 CGRA0.PE_9_2.SW0.out1
edge CGRA0.PE_9_2.SW0.in2 CGRA0.PE_9_2.SW0.out2
edge CGRA0.PE_9_2.SW0.in2 CGRA0.PE_9_2.SW0.out3
edge CGRA0.PE_9_2.SW0.in3 CGRA0.PE_9_2.SW0.out0
edge CGRA0.PE_9_2.SW0.in3 CGRA0.PE_9_2.SW0.out1
edge CGRA0.PE_9_2.SW0.in3 CGRA0.PE_9_2.SW0.out2
edge CGRA0.PE_9_2.SW0.in3 CGRA0.PE_9_2.SW0.out3
edge CGRA0.PE_9_2.SW0.in3 CGRA0.PE_9_2.SW0.out4
edge CGRA0.PE_9_2.SW0.in3 CGRA0.PE_9_2.SW0.out5
edge CGRA0.PE_9_2.SW0.in3 CGRA0.PE_9_2.SW0.out6
edge CGRA0.PE_9_2.SW0.in3 CGRA0.PE_9_2.SW0.out7
edge CGRA0.PE_9_2.SW0.in3 CGRA0.PE_9_2.SW0.out8
edge CGRA0.PE_9_2.SW0.in3 CGRA0.PE_9_2.SW0.out0
edge CGRA0.PE_9_2.SW0.in3 CGRA0.PE_9_2.SW0.out1
edge CGRA0.PE_9_2.SW0.in3 CGRA0.PE_9_2.SW0.out2
edge CGRA0.PE_9_2.SW0.in3 CGRA0.PE_9_2.SW0.out3
edge CGRA0.PE_9_2.SW0.in4 CGRA0.PE_9_2.SW0.out0
edge CGRA0.PE_9_2.SW0.in4 CGRA0.PE_9_2.SW0.out1
edge CGRA0.PE_9_2.SW0.in4 CGRA0.PE_9_2.SW0.out2
edge CGRA0.PE_9_2.SW0.in4 CGRA0.PE_9_2.SW0.out3
edge CGRA0.PE_9_2.SW0.in4 CGRA0.PE_9_2.SW0.out4
edge CGRA0.PE_9_2.SW0.in4 CGRA0.PE_9_2.SW0.out5
edge CGRA0.PE_9_2.SW0.in4 CGRA0.PE_9_2.SW0.out6
edge CGRA0.PE_9_2.SW0.in4 CGRA0.PE_9_2.SW0.out7
edge CGRA0.PE_9_2.SW0.in4 CGRA0.PE_9_2.SW0.out8
edge CGRA0.PE_9_2.SW0.in5 CGRA0.PE_9_2.SW0.out0
edge CGRA0.PE_9_2.SW0.in5 CGRA0.PE_9_2.SW0.out1
edge CGRA0.PE_9_2.SW0.in5 CGRA0.PE_9_2.SW0.out2
edge CGRA0.PE_9_2.SW0.in5 CGRA0.PE_9_2.SW0.out3
edge CGRA0.PE_9_2.SW0.in5 CGRA0.PE_9_2.SW0.out4
edge CGRA0.PE_9_2.SW0.in5 CGRA0.PE_9_2.SW0.out5
edge CGRA0.PE_9_2.SW0.in5 CGRA0.PE_9_2.SW0.out6
edge CGRA0.PE_9_2.SW0.in5 CGRA0.PE_9_2.SW0.out7
edge CGRA0.PE_9_2.SW0.in5 CGRA0.PE_9_2.SW0.out8
edge CGRA0.PE_9_2.SW0.in6 CGRA0.PE_9_2.SW0.out0
edge CGRA0.PE_9_2.SW0.in6 CGRA0.PE_9_2.SW0.out1
edge CGRA0.PE_9_2.SW0.in6 CGRA0.PE_9_2.SW0.out2
edge CGRA0.PE_9_2.SW0.in6 CGRA0.PE_9_2.SW0.out3
edge CGRA0.PE_9_2.SW0.in6 CGRA0.PE_9_2.SW0.out4
edge CGRA0.PE_9_2.SW0.in6 CGRA0.PE_9_2.SW0.out5
edge CGRA0.PE_9_2.SW0.in6 CGRA0.PE_9_2.SW0.out6
edge CGRA0.PE_9_2.SW0.in6 CGRA0.PE_9_2.SW0.out7
edge CGRA0.PE_9_2.SW0.in6 CGRA0.PE_9_2.SW0.out8
edge CGRA0.PE_9_2.SW0.out0 CGRA0.PE_9_2.out0
edge CGRA0.PE_9_2.SW0.out1 CGRA0.PE_9_2.out1
edge CGRA0.PE_9_2.SW0.out2 CGRA0.PE_9_2.out2
edge CGRA0.PE_9_2.SW0.out3 CGRA0.PE_9_2.out3
edge CGRA0.PE_9_2.SW0.out4 CGRA0.PE_9_2.FULLCONN_ALU0.in0
edge CGRA0.PE_9_2.SW0.out5 CGRA0.PE_9_2.FULLCONN_ALU0.in1
edge CGRA0.PE_9_2.SW0.out5 CGRA0.PE_9_2.REG0.in0
edge CGRA0.PE_9_2.SW0.out6 CGRA0.PE_9_2.FULLCONN_ALU0.in2
edge CGRA0.PE_9_2.SW0.out6 CGRA0.PE_9_2.REG0.in1
edge CGRA0.PE_9_2.SW0.out7 CGRA0.PE_9_2.REG0.in0
edge CGRA0.PE_9_2.SW0.out8 CGRA0.PE_9_2.REG0.in1
edge CGRA0.PE_9_2.FULLCONN_ALU0.in0 CGRA0.PE_9_2.FULLCONN_ALU0.out0
edge CGRA0.PE_9_2.FULLCONN_ALU0.in0 CGRA0.PE_9_2.FULLCONN_ALU0.out1
edge CGRA0.PE_9_2.FULLCONN_ALU0.in0 CGRA0.PE_9_2.FULLCONN_ALU0.out2
edge CGRA0.PE_9_2.FULLCONN_ALU0.in1 CGRA0.PE_9_2.FULLCONN_ALU0.out0
edge CGRA0.PE_9_2.FULLCONN_ALU0.in1 CGRA0.PE_9_2.FULLCONN_ALU0.out1
edge CGRA0.PE_9_2.FULLCONN_ALU0.in1 CGRA0.PE_9_2.FULLCONN_ALU0.out2
edge CGRA0.PE_9_2.FULLCONN_ALU0.in2 CGRA0.PE_9_2.FULLCONN_ALU0.out0
edge CGRA0.PE_9_2.FULLCONN_ALU0.in2 CGRA0.PE_9_2.FULLCONN_ALU0.out1
edge CGRA0.PE_9_2.FULLCONN_ALU0.in2 CGRA0.PE_9_2.FULLCONN_ALU0.out2
edge CGRA0.PE_9_2.FULLCONN_ALU0.in3 CGRA0.PE_9_2.FULLCONN_ALU0.out0
edge CGRA0.PE_9_2.FULLCONN_ALU0.in3 CGRA0.PE_9_2.FULLCONN_ALU0.out1
edge CGRA0.PE_9_2.FULLCONN_ALU0.in3 CGRA0.PE_9_2.FULLCONN_ALU0.out2
edge CGRA0.PE_9_2.FULLCONN_ALU0.out0 CGRA0.PE_9_2.ALU0.in0
edge CGRA0.PE_9_2.FULLCONN_ALU0.out1 CGRA0.PE_9_2.ALU0.in1
edge CGRA0.PE_9_2.FULLCONN_ALU0.out2 CGRA0.PE_9_2.ALU0.in2
edge CGRA0.PE_9_3.in0 CGRA0.PE_9_3.SW0.in0
edge CGRA0.PE_9_3.in1 CGRA0.PE_9_3.SW0.in1
edge CGRA0.PE_9_3.in2 CGRA0.PE_9_3.SW0.in2
edge CGRA0.PE_9_3.in3 CGRA0.PE_9_3.SW0.in3
edge CGRA0.PE_9_3.out0 CGRA0.PE_8_3.in0
edge CGRA0.PE_9_3.out0 CGRA0.mem_0.in36
edge CGRA0.PE_9_3.out0 CGRA0.mem_10.in36
edge CGRA0.PE_9_3.out1 CGRA0.PE_9_4.in1
edge CGRA0.PE_9_3.out1 CGRA0.mem_0.in37
edge CGRA0.PE_9_3.out1 CGRA0.mem_10.in37
edge CGRA0.PE_9_3.out2 CGRA0.mem_0.in38
edge CGRA0.PE_9_3.out2 CGRA0.mem_10.in38
edge CGRA0.PE_9_3.out3 CGRA0.PE_9_2.in3
edge CGRA0.PE_9_3.out3 CGRA0.mem_0.in39
edge CGRA0.PE_9_3.out3 CGRA0.mem_10.in39
edge CGRA0.PE_9_3.ALU0 CGRA0.PE_9_3.ALU0.out0
edge CGRA0.PE_9_3.ALU0.in0 CGRA0.PE_9_3.ALU0
edge CGRA0.PE_9_3.ALU0.in1 CGRA0.PE_9_3.ALU0
edge CGRA0.PE_9_3.ALU0.in2 CGRA0.PE_9_3.ALU0
edge CGRA0.PE_9_3.ALU0.out0 CGRA0.PE_9_3.SW0.in4
edge CGRA0.PE_9_3.CONST0 CGRA0.PE_9_3.CONST0.out0
edge CGRA0.PE_9_3.CONST0.in0 CGRA0.PE_9_3.CONST0
edge CGRA0.PE_9_3.CONST0.out0 CGRA0.PE_9_3.SW0.in5
edge CGRA0.PE_9_3.CONST0.out0 CGRA0.PE_9_3.FULLCONN_ALU0.in3
edge CGRA0.PE_9_3.REG0 CGRA0.PE_9_3.REG0.out0
edge CGRA0.PE_9_3.REG0.in0 CGRA0.PE_9_3.REG0
edge CGRA0.PE_9_3.REG0.in1 CGRA0.PE_9_3.REG0
edge CGRA0.PE_9_3.REG0.out0 CGRA0.PE_9_3.SW0.in5
edge CGRA0.PE_9_3.REG0.out0 CGRA0.PE_9_3.SW0.in6
edge CGRA0.PE_9_3.SW0.in0 CGRA0.PE_9_3.SW0.out0
edge CGRA0.PE_9_3.SW0.in0 CGRA0.PE_9_3.SW0.out1
edge CGRA0.PE_9_3.SW0.in0 CGRA0.PE_9_3.SW0.out2
edge CGRA0.PE_9_3.SW0.in0 CGRA0.PE_9_3.SW0.out3
edge CGRA0.PE_9_3.SW0.in0 CGRA0.PE_9_3.SW0.out4
edge CGRA0.PE_9_3.SW0.in0 CGRA0.PE_9_3.SW0.out5
edge CGRA0.PE_9_3.SW0.in0 CGRA0.PE_9_3.SW0.out6
edge CGRA0.PE_9_3.SW0.in0 CGRA0.PE_9_3.SW0.out7
edge CGRA0.PE_9_3.SW0.in0 CGRA0.PE_9_3.SW0.out8
edge CGRA0.PE_9_3.SW0.in0 CGRA0.PE_9_3.SW0.out0
edge CGRA0.PE_9_3.SW0.in0 CGRA0.PE_9_3.SW0.out1
edge CGRA0.PE_9_3.SW0.in0 CGRA0.PE_9_3.SW0.out2
edge CGRA0.PE_9_3.SW0.in0 CGRA0.PE_9_3.SW0.out3
edge CGRA0.PE_9_3.SW0.in1 CGRA0.PE_9_3.SW0.out0
edge CGRA0.PE_9_3.SW0.in1 CGRA0.PE_9_3.SW0.out1
edge CGRA0.PE_9_3.SW0.in1 CGRA0.PE_9_3.SW0.out2
edge CGRA0.PE_9_3.SW0.in1 CGRA0.PE_9_3.SW0.out3
edge CGRA0.PE_9_3.SW0.in1 CGRA0.PE_9_3.SW0.out4
edge CGRA0.PE_9_3.SW0.in1 CGRA0.PE_9_3.SW0.out5
edge CGRA0.PE_9_3.SW0.in1 CGRA0.PE_9_3.SW0.out6
edge CGRA0.PE_9_3.SW0.in1 CGRA0.PE_9_3.SW0.out7
edge CGRA0.PE_9_3.SW0.in1 CGRA0.PE_9_3.SW0.out8
edge CGRA0.PE_9_3.SW0.in1 CGRA0.PE_9_3.SW0.out0
edge CGRA0.PE_9_3.SW0.in1 CGRA0.PE_9_3.SW0.out1
edge CGRA0.PE_9_3.SW0.in1 CGRA0.PE_9_3.SW0.out2
edge CGRA0.PE_9_3.SW0.in1 CGRA0.PE_9_3.SW0.out3
edge CGRA0.PE_9_3.SW0.in2 CGRA0.PE_9_3.SW0.out0
edge CGRA0.PE_9_3.SW0.in2 CGRA0.PE_9_3.SW0.out1
edge CGRA0.PE_9_3.SW0.in2 CGRA0.PE_9_3.SW0.out2
edge CGRA0.PE_9_3.SW0.in2 CGRA0.PE_9_3.SW0.out3
edge CGRA0.PE_9_3.SW0.in2 CGRA0.PE_9_3.SW0.out4
edge CGRA0.PE_9_3.SW0.in2 CGRA0.PE_9_3.SW0.out5
edge CGRA0.PE_9_3.SW0.in2 CGRA0.PE_9_3.SW0.out6
edge CGRA0.PE_9_3.SW0.in2 CGRA0.PE_9_3.SW0.out7
edge CGRA0.PE_9_3.SW0.in2 CGRA0.PE_9_3.SW0.out8
edge CGRA0.PE_9_3.SW0.in2 CGRA0.PE_9_3.SW0.out0
edge CGRA0.PE_9_3.SW0.in2 CGRA0.PE_9_3.SW0.out1
edge CGRA0.PE_9_3.SW0.in2 CGRA0.PE_9_3.SW0.out2
edge CGRA0.PE_9_3.SW0.in2 CGRA0.PE_9_3.SW0.out3
edge CGRA0.PE_9_3.SW0.in3 CGRA0.PE_9_3.SW0.out0
edge CGRA0.PE_9_3.SW0.in3 CGRA0.PE_9_3.SW0.out1
edge CGRA0.PE_9_3.SW0.in3 CGRA0.PE_9_3.SW0.out2
edge CGRA0.PE_9_3.SW0.in3 CGRA0.PE_9_3.SW0.out3
edge CGRA0.PE_9_3.SW0.in3 CGRA0.PE_9_3.SW0.out4
edge CGRA0.PE_9_3.SW0.in3 CGRA0.PE_9_3.SW0.out5
edge CGRA0.PE_9_3.SW0.in3 CGRA0.PE_9_3.SW0.out6
edge CGRA0.PE_9_3.SW0.in3 CGRA0.PE_9_3.SW0.out7
edge CGRA0.PE_9_3.SW0.in3 CGRA0.PE_9_3.SW0.out8
edge CGRA0.PE_9_3.SW0.in3 CGRA0.PE_9_3.SW0.out0
edge CGRA0.PE_9_3.SW0.in3 CGRA0.PE_9_3.SW0.out1
edge CGRA0.PE_9_3.SW0.in3 CGRA0.PE_9_3.SW0.out2
edge CGRA0.PE_9_3.SW0.in3 CGRA0.PE_9_3.SW0.out3
edge CGRA0.PE_9_3.SW0.in4 CGRA0.PE_9_3.SW0.out0
edge CGRA0.PE_9_3.SW0.in4 CGRA0.PE_9_3.SW0.out1
edge CGRA0.PE_9_3.SW0.in4 CGRA0.PE_9_3.SW0.out2
edge CGRA0.PE_9_3.SW0.in4 CGRA0.PE_9_3.SW0.out3
edge CGRA0.PE_9_3.SW0.in4 CGRA0.PE_9_3.SW0.out4
edge CGRA0.PE_9_3.SW0.in4 CGRA0.PE_9_3.SW0.out5
edge CGRA0.PE_9_3.SW0.in4 CGRA0.PE_9_3.SW0.out6
edge CGRA0.PE_9_3.SW0.in4 CGRA0.PE_9_3.SW0.out7
edge CGRA0.PE_9_3.SW0.in4 CGRA0.PE_9_3.SW0.out8
edge CGRA0.PE_9_3.SW0.in5 CGRA0.PE_9_3.SW0.out0
edge CGRA0.PE_9_3.SW0.in5 CGRA0.PE_9_3.SW0.out1
edge CGRA0.PE_9_3.SW0.in5 CGRA0.PE_9_3.SW0.out2
edge CGRA0.PE_9_3.SW0.in5 CGRA0.PE_9_3.SW0.out3
edge CGRA0.PE_9_3.SW0.in5 CGRA0.PE_9_3.SW0.out4
edge CGRA0.PE_9_3.SW0.in5 CGRA0.PE_9_3.SW0.out5
edge CGRA0.PE_9_3.SW0.in5 CGRA0.PE_9_3.SW0.out6
edge CGRA0.PE_9_3.SW0.in5 CGRA0.PE_9_3.SW0.out7
edge CGRA0.PE_9_3.SW0.in5 CGRA0.PE_9_3.SW0.out8
edge CGRA0.PE_9_3.SW0.in6 CGRA0.PE_9_3.SW0.out0
edge CGRA0.PE_9_3.SW0.in6 CGRA0.PE_9_3.SW0.out1
edge CGRA0.PE_9_3.SW0.in6 CGRA0.PE_9_3.SW0.out2
edge CGRA0.PE_9_3.SW0.in6 CGRA0.PE_9_3.SW0.out3
edge CGRA0.PE_9_3.SW0.in6 CGRA0.PE_9_3.SW0.out4
edge CGRA0.PE_9_3.SW0.in6 CGRA0.PE_9_3.SW0.out5
edge CGRA0.PE_9_3.SW0.in6 CGRA0.PE_9_3.SW0.out6
edge CGRA0.PE_9_3.SW0.in6 CGRA0.PE_9_3.SW0.out7
edge CGRA0.PE_9_3.SW0.in6 CGRA0.PE_9_3.SW0.out8
edge CGRA0.PE_9_3.SW0.out0 CGRA0.PE_9_3.out0
edge CGRA0.PE_9_3.SW0.out1 CGRA0.PE_9_3.out1
edge CGRA0.PE_9_3.SW0.out2 CGRA0.PE_9_3.out2
edge CGRA0.PE_9_3.SW0.out3 CGRA0.PE_9_3.out3
edge CGRA0.PE_9_3.SW0.out4 CGRA0.PE_9_3.FULLCONN_ALU0.in0
edge CGRA0.PE_9_3.SW0.out5 CGRA0.PE_9_3.FULLCONN_ALU0.in1
edge CGRA0.PE_9_3.SW0.out5 CGRA0.PE_9_3.REG0.in0
edge CGRA0.PE_9_3.SW0.out6 CGRA0.PE_9_3.FULLCONN_ALU0.in2
edge CGRA0.PE_9_3.SW0.out6 CGRA0.PE_9_3.REG0.in1
edge CGRA0.PE_9_3.SW0.out7 CGRA0.PE_9_3.REG0.in0
edge CGRA0.PE_9_3.SW0.out8 CGRA0.PE_9_3.REG0.in1
edge CGRA0.PE_9_3.FULLCONN_ALU0.in0 CGRA0.PE_9_3.FULLCONN_ALU0.out0
edge CGRA0.PE_9_3.FULLCONN_ALU0.in0 CGRA0.PE_9_3.FULLCONN_ALU0.out1
edge CGRA0.PE_9_3.FULLCONN_ALU0.in0 CGRA0.PE_9_3.FULLCONN_ALU0.out2
edge CGRA0.PE_9_3.FULLCONN_ALU0.in1 CGRA0.PE_9_3.FULLCONN_ALU0.out0
edge CGRA0.PE_9_3.FULLCONN_ALU0.in1 CGRA0.PE_9_3.FULLCONN_ALU0.out1
edge CGRA0.PE_9_3.FULLCONN_ALU0.in1 CGRA0.PE_9_3.FULLCONN_ALU0.out2
edge CGRA0.PE_9_3.FULLCONN_ALU0.in2 CGRA0.PE_9_3.FULLCONN_ALU0.out0
edge CGRA0.PE_9_3.FULLCONN_ALU0.in2 CGRA0.PE_9_3.FULLCONN_ALU0.out1
edge CGRA0.PE_9_3.FULLCONN_ALU0.in2 CGRA0.PE_9_3.FULLCONN_ALU0.out2
edge CGRA0.PE_9_3.FULLCONN_ALU0.in3 CGRA0.PE_9_3.FULLCONN_ALU0.out0
edge CGRA0.PE_9_3.FULLCONN_ALU0.in3 CGRA0.PE_9_3.FULLCONN_ALU0.out1
edge CGRA0.PE_9_3.FULLCONN_ALU0.in3 CGRA0.PE_9_3.FULLCONN_ALU0.out2
edge CGRA0.PE_9_3.FULLCONN_ALU0.out0 CGRA0.PE_9_3.ALU0.in0
edge CGRA0.PE_9_3.FULLCONN_ALU0.out1 CGRA0.PE_9_3.ALU0.in1
edge CGRA0.PE_9_3.FULLCONN_ALU0.out2 CGRA0.PE_9_3.ALU0.in2
edge CGRA0.PE_9_4.in0 CGRA0.PE_9_4.SW0.in0
edge CGRA0.PE_9_4.in1 CGRA0.PE_9_4.SW0.in1
edge CGRA0.PE_9_4.in2 CGRA0.PE_9_4.SW0.in2
edge CGRA0.PE_9_4.in3 CGRA0.PE_9_4.SW0.in3
edge CGRA0.PE_9_4.out0 CGRA0.PE_8_4.in0
edge CGRA0.PE_9_4.out0 CGRA0.mem_0.in36
edge CGRA0.PE_9_4.out0 CGRA0.mem_10.in36
edge CGRA0.PE_9_4.out1 CGRA0.PE_9_5.in1
edge CGRA0.PE_9_4.out1 CGRA0.mem_0.in37
edge CGRA0.PE_9_4.out1 CGRA0.mem_10.in37
edge CGRA0.PE_9_4.out2 CGRA0.mem_0.in38
edge CGRA0.PE_9_4.out2 CGRA0.mem_10.in38
edge CGRA0.PE_9_4.out3 CGRA0.PE_9_3.in3
edge CGRA0.PE_9_4.out3 CGRA0.mem_0.in39
edge CGRA0.PE_9_4.out3 CGRA0.mem_10.in39
edge CGRA0.PE_9_4.ALU0 CGRA0.PE_9_4.ALU0.out0
edge CGRA0.PE_9_4.ALU0.in0 CGRA0.PE_9_4.ALU0
edge CGRA0.PE_9_4.ALU0.in1 CGRA0.PE_9_4.ALU0
edge CGRA0.PE_9_4.ALU0.in2 CGRA0.PE_9_4.ALU0
edge CGRA0.PE_9_4.ALU0.out0 CGRA0.PE_9_4.SW0.in4
edge CGRA0.PE_9_4.CONST0 CGRA0.PE_9_4.CONST0.out0
edge CGRA0.PE_9_4.CONST0.in0 CGRA0.PE_9_4.CONST0
edge CGRA0.PE_9_4.CONST0.out0 CGRA0.PE_9_4.SW0.in5
edge CGRA0.PE_9_4.CONST0.out0 CGRA0.PE_9_4.FULLCONN_ALU0.in3
edge CGRA0.PE_9_4.REG0 CGRA0.PE_9_4.REG0.out0
edge CGRA0.PE_9_4.REG0.in0 CGRA0.PE_9_4.REG0
edge CGRA0.PE_9_4.REG0.in1 CGRA0.PE_9_4.REG0
edge CGRA0.PE_9_4.REG0.out0 CGRA0.PE_9_4.SW0.in5
edge CGRA0.PE_9_4.REG0.out0 CGRA0.PE_9_4.SW0.in6
edge CGRA0.PE_9_4.SW0.in0 CGRA0.PE_9_4.SW0.out0
edge CGRA0.PE_9_4.SW0.in0 CGRA0.PE_9_4.SW0.out1
edge CGRA0.PE_9_4.SW0.in0 CGRA0.PE_9_4.SW0.out2
edge CGRA0.PE_9_4.SW0.in0 CGRA0.PE_9_4.SW0.out3
edge CGRA0.PE_9_4.SW0.in0 CGRA0.PE_9_4.SW0.out4
edge CGRA0.PE_9_4.SW0.in0 CGRA0.PE_9_4.SW0.out5
edge CGRA0.PE_9_4.SW0.in0 CGRA0.PE_9_4.SW0.out6
edge CGRA0.PE_9_4.SW0.in0 CGRA0.PE_9_4.SW0.out7
edge CGRA0.PE_9_4.SW0.in0 CGRA0.PE_9_4.SW0.out8
edge CGRA0.PE_9_4.SW0.in0 CGRA0.PE_9_4.SW0.out0
edge CGRA0.PE_9_4.SW0.in0 CGRA0.PE_9_4.SW0.out1
edge CGRA0.PE_9_4.SW0.in0 CGRA0.PE_9_4.SW0.out2
edge CGRA0.PE_9_4.SW0.in0 CGRA0.PE_9_4.SW0.out3
edge CGRA0.PE_9_4.SW0.in1 CGRA0.PE_9_4.SW0.out0
edge CGRA0.PE_9_4.SW0.in1 CGRA0.PE_9_4.SW0.out1
edge CGRA0.PE_9_4.SW0.in1 CGRA0.PE_9_4.SW0.out2
edge CGRA0.PE_9_4.SW0.in1 CGRA0.PE_9_4.SW0.out3
edge CGRA0.PE_9_4.SW0.in1 CGRA0.PE_9_4.SW0.out4
edge CGRA0.PE_9_4.SW0.in1 CGRA0.PE_9_4.SW0.out5
edge CGRA0.PE_9_4.SW0.in1 CGRA0.PE_9_4.SW0.out6
edge CGRA0.PE_9_4.SW0.in1 CGRA0.PE_9_4.SW0.out7
edge CGRA0.PE_9_4.SW0.in1 CGRA0.PE_9_4.SW0.out8
edge CGRA0.PE_9_4.SW0.in1 CGRA0.PE_9_4.SW0.out0
edge CGRA0.PE_9_4.SW0.in1 CGRA0.PE_9_4.SW0.out1
edge CGRA0.PE_9_4.SW0.in1 CGRA0.PE_9_4.SW0.out2
edge CGRA0.PE_9_4.SW0.in1 CGRA0.PE_9_4.SW0.out3
edge CGRA0.PE_9_4.SW0.in2 CGRA0.PE_9_4.SW0.out0
edge CGRA0.PE_9_4.SW0.in2 CGRA0.PE_9_4.SW0.out1
edge CGRA0.PE_9_4.SW0.in2 CGRA0.PE_9_4.SW0.out2
edge CGRA0.PE_9_4.SW0.in2 CGRA0.PE_9_4.SW0.out3
edge CGRA0.PE_9_4.SW0.in2 CGRA0.PE_9_4.SW0.out4
edge CGRA0.PE_9_4.SW0.in2 CGRA0.PE_9_4.SW0.out5
edge CGRA0.PE_9_4.SW0.in2 CGRA0.PE_9_4.SW0.out6
edge CGRA0.PE_9_4.SW0.in2 CGRA0.PE_9_4.SW0.out7
edge CGRA0.PE_9_4.SW0.in2 CGRA0.PE_9_4.SW0.out8
edge CGRA0.PE_9_4.SW0.in2 CGRA0.PE_9_4.SW0.out0
edge CGRA0.PE_9_4.SW0.in2 CGRA0.PE_9_4.SW0.out1
edge CGRA0.PE_9_4.SW0.in2 CGRA0.PE_9_4.SW0.out2
edge CGRA0.PE_9_4.SW0.in2 CGRA0.PE_9_4.SW0.out3
edge CGRA0.PE_9_4.SW0.in3 CGRA0.PE_9_4.SW0.out0
edge CGRA0.PE_9_4.SW0.in3 CGRA0.PE_9_4.SW0.out1
edge CGRA0.PE_9_4.SW0.in3 CGRA0.PE_9_4.SW0.out2
edge CGRA0.PE_9_4.SW0.in3 CGRA0.PE_9_4.SW0.out3
edge CGRA0.PE_9_4.SW0.in3 CGRA0.PE_9_4.SW0.out4
edge CGRA0.PE_9_4.SW0.in3 CGRA0.PE_9_4.SW0.out5
edge CGRA0.PE_9_4.SW0.in3 CGRA0.PE_9_4.SW0.out6
edge CGRA0.PE_9_4.SW0.in3 CGRA0.PE_9_4.SW0.out7
edge CGRA0.PE_9_4.SW0.in3 CGRA0.PE_9_4.SW0.out8
edge CGRA0.PE_9_4.SW0.in3 CGRA0.PE_9_4.SW0.out0
edge CGRA0.PE_9_4.SW0.in3 CGRA0.PE_9_4.SW0.out1
edge CGRA0.PE_9_4.SW0.in3 CGRA0.PE_9_4.SW0.out2
edge CGRA0.PE_9_4.SW0.in3 CGRA0.PE_9_4.SW0.out3
edge CGRA0.PE_9_4.SW0.in4 CGRA0.PE_9_4.SW0.out0
edge CGRA0.PE_9_4.SW0.in4 CGRA0.PE_9_4.SW0.out1
edge CGRA0.PE_9_4.SW0.in4 CGRA0.PE_9_4.SW0.out2
edge CGRA0.PE_9_4.SW0.in4 CGRA0.PE_9_4.SW0.out3
edge CGRA0.PE_9_4.SW0.in4 CGRA0.PE_9_4.SW0.out4
edge CGRA0.PE_9_4.SW0.in4 CGRA0.PE_9_4.SW0.out5
edge CGRA0.PE_9_4.SW0.in4 CGRA0.PE_9_4.SW0.out6
edge CGRA0.PE_9_4.SW0.in4 CGRA0.PE_9_4.SW0.out7
edge CGRA0.PE_9_4.SW0.in4 CGRA0.PE_9_4.SW0.out8
edge CGRA0.PE_9_4.SW0.in5 CGRA0.PE_9_4.SW0.out0
edge CGRA0.PE_9_4.SW0.in5 CGRA0.PE_9_4.SW0.out1
edge CGRA0.PE_9_4.SW0.in5 CGRA0.PE_9_4.SW0.out2
edge CGRA0.PE_9_4.SW0.in5 CGRA0.PE_9_4.SW0.out3
edge CGRA0.PE_9_4.SW0.in5 CGRA0.PE_9_4.SW0.out4
edge CGRA0.PE_9_4.SW0.in5 CGRA0.PE_9_4.SW0.out5
edge CGRA0.PE_9_4.SW0.in5 CGRA0.PE_9_4.SW0.out6
edge CGRA0.PE_9_4.SW0.in5 CGRA0.PE_9_4.SW0.out7
edge CGRA0.PE_9_4.SW0.in5 CGRA0.PE_9_4.SW0.out8
edge CGRA0.PE_9_4.SW0.in6 CGRA0.PE_9_4.SW0.out0
edge CGRA0.PE_9_4.SW0.in6 CGRA0.PE_9_4.SW0.out1
edge CGRA0.PE_9_4.SW0.in6 CGRA0.PE_9_4.SW0.out2
edge CGRA0.PE_9_4.SW0.in6 CGRA0.PE_9_4.SW0.out3
edge CGRA0.PE_9_4.SW0.in6 CGRA0.PE_9_4.SW0.out4
edge CGRA0.PE_9_4.SW0.in6 CGRA0.PE_9_4.SW0.out5
edge CGRA0.PE_9_4.SW0.in6 CGRA0.PE_9_4.SW0.out6
edge CGRA0.PE_9_4.SW0.in6 CGRA0.PE_9_4.SW0.out7
edge CGRA0.PE_9_4.SW0.in6 CGRA0.PE_9_4.SW0.out8
edge CGRA0.PE_9_4.SW0.out0 CGRA0.PE_9_4.out0
edge CGRA0.PE_9_4.SW0.out1 CGRA0.PE_9_4.out1
edge CGRA0.PE_9_4.SW0.out2 CGRA0.PE_9_4.out2
edge CGRA0.PE_9_4.SW0.out3 CGRA0.PE_9_4.out3
edge CGRA0.PE_9_4.SW0.out4 CGRA0.PE_9_4.FULLCONN_ALU0.in0
edge CGRA0.PE_9_4.SW0.out5 CGRA0.PE_9_4.FULLCONN_ALU0.in1
edge CGRA0.PE_9_4.SW0.out5 CGRA0.PE_9_4.REG0.in0
edge CGRA0.PE_9_4.SW0.out6 CGRA0.PE_9_4.FULLCONN_ALU0.in2
edge CGRA0.PE_9_4.SW0.out6 CGRA0.PE_9_4.REG0.in1
edge CGRA0.PE_9_4.SW0.out7 CGRA0.PE_9_4.REG0.in0
edge CGRA0.PE_9_4.SW0.out8 CGRA0.PE_9_4.REG0.in1
edge CGRA0.PE_9_4.FULLCONN_ALU0.in0 CGRA0.PE_9_4.FULLCONN_ALU0.out0
edge CGRA0.PE_9_4.FULLCONN_ALU0.in0 CGRA0.PE_9_4.FULLCONN_ALU0.out1
edge CGRA0.PE_9_4.FULLCONN_ALU0.in0 CGRA0.PE_9_4.FULLCONN_ALU0.out2
edge CGRA0.PE_9_4.FULLCONN_ALU0.in1 CGRA0.PE_9_4.FULLCONN_ALU0.out0
edge CGRA0.PE_9_4.FULLCONN_ALU0.in1 CGRA0.PE_9_4.FULLCONN_ALU0.out1
edge CGRA0.PE_9_4.FULLCONN_ALU0.in1 CGRA0.PE_9_4.FULLCONN_ALU0.out2
edge CGRA0.PE_9_4.FULLCONN_ALU0.in2 CGRA0.PE_9_4.FULLCONN_ALU0.out0
edge CGRA0.PE_9_4.FULLCONN_ALU0.in2 CGRA0.PE_9_4.FULLCONN_ALU0.out1
edge CGRA0.PE_9_4.FULLCONN_ALU0.in2 CGRA0.PE_9_4.FULLCONN_ALU0.out2
edge CGRA0.PE_9_4.FULLCONN_ALU0.in3 CGRA0.PE_9_4.FULLCONN_ALU0.out0
edge CGRA0.PE_9_4.FULLCONN_ALU0.in3 CGRA0.PE_9_4.FULLCONN_ALU0.out1
edge CGRA0.PE_9_4.FULLCONN_ALU0.in3 CGRA0.PE_9_4.FULLCONN_ALU0.out2
edge CGRA0.PE_9_4.FULLCONN_ALU0.out0 CGRA0.PE_9_4.ALU0.in0
edge CGRA0.PE_9_4.FULLCONN_ALU0.out1 CGRA0.PE_9_4.ALU0.in1
edge CGRA0.PE_9_4.FULLCONN_ALU0.out2 CGRA0.PE_9_4.ALU0.in2
edge CGRA0.PE_9_5.in0 CGRA0.PE_9_5.SW0.in0
edge CGRA0.PE_9_5.in1 CGRA0.PE_9_5.SW0.in1
edge CGRA0.PE_9_5.in2 CGRA0.PE_9_5.SW0.in2
edge CGRA0.PE_9_5.in3 CGRA0.PE_9_5.SW0.in3
edge CGRA0.PE_9_5.out0 CGRA0.PE_8_5.in0
edge CGRA0.PE_9_5.out0 CGRA0.mem_0.in36
edge CGRA0.PE_9_5.out0 CGRA0.mem_10.in36
edge CGRA0.PE_9_5.out1 CGRA0.PE_9_6.in1
edge CGRA0.PE_9_5.out1 CGRA0.mem_0.in37
edge CGRA0.PE_9_5.out1 CGRA0.mem_10.in37
edge CGRA0.PE_9_5.out2 CGRA0.mem_0.in38
edge CGRA0.PE_9_5.out2 CGRA0.mem_10.in38
edge CGRA0.PE_9_5.out3 CGRA0.PE_9_4.in3
edge CGRA0.PE_9_5.out3 CGRA0.mem_0.in39
edge CGRA0.PE_9_5.out3 CGRA0.mem_10.in39
edge CGRA0.PE_9_5.ALU0 CGRA0.PE_9_5.ALU0.out0
edge CGRA0.PE_9_5.ALU0.in0 CGRA0.PE_9_5.ALU0
edge CGRA0.PE_9_5.ALU0.in1 CGRA0.PE_9_5.ALU0
edge CGRA0.PE_9_5.ALU0.in2 CGRA0.PE_9_5.ALU0
edge CGRA0.PE_9_5.ALU0.out0 CGRA0.PE_9_5.SW0.in4
edge CGRA0.PE_9_5.CONST0 CGRA0.PE_9_5.CONST0.out0
edge CGRA0.PE_9_5.CONST0.in0 CGRA0.PE_9_5.CONST0
edge CGRA0.PE_9_5.CONST0.out0 CGRA0.PE_9_5.SW0.in5
edge CGRA0.PE_9_5.CONST0.out0 CGRA0.PE_9_5.FULLCONN_ALU0.in3
edge CGRA0.PE_9_5.REG0 CGRA0.PE_9_5.REG0.out0
edge CGRA0.PE_9_5.REG0.in0 CGRA0.PE_9_5.REG0
edge CGRA0.PE_9_5.REG0.in1 CGRA0.PE_9_5.REG0
edge CGRA0.PE_9_5.REG0.out0 CGRA0.PE_9_5.SW0.in5
edge CGRA0.PE_9_5.REG0.out0 CGRA0.PE_9_5.SW0.in6
edge CGRA0.PE_9_5.SW0.in0 CGRA0.PE_9_5.SW0.out0
edge CGRA0.PE_9_5.SW0.in0 CGRA0.PE_9_5.SW0.out1
edge CGRA0.PE_9_5.SW0.in0 CGRA0.PE_9_5.SW0.out2
edge CGRA0.PE_9_5.SW0.in0 CGRA0.PE_9_5.SW0.out3
edge CGRA0.PE_9_5.SW0.in0 CGRA0.PE_9_5.SW0.out4
edge CGRA0.PE_9_5.SW0.in0 CGRA0.PE_9_5.SW0.out5
edge CGRA0.PE_9_5.SW0.in0 CGRA0.PE_9_5.SW0.out6
edge CGRA0.PE_9_5.SW0.in0 CGRA0.PE_9_5.SW0.out7
edge CGRA0.PE_9_5.SW0.in0 CGRA0.PE_9_5.SW0.out8
edge CGRA0.PE_9_5.SW0.in0 CGRA0.PE_9_5.SW0.out0
edge CGRA0.PE_9_5.SW0.in0 CGRA0.PE_9_5.SW0.out1
edge CGRA0.PE_9_5.SW0.in0 CGRA0.PE_9_5.SW0.out2
edge CGRA0.PE_9_5.SW0.in0 CGRA0.PE_9_5.SW0.out3
edge CGRA0.PE_9_5.SW0.in1 CGRA0.PE_9_5.SW0.out0
edge CGRA0.PE_9_5.SW0.in1 CGRA0.PE_9_5.SW0.out1
edge CGRA0.PE_9_5.SW0.in1 CGRA0.PE_9_5.SW0.out2
edge CGRA0.PE_9_5.SW0.in1 CGRA0.PE_9_5.SW0.out3
edge CGRA0.PE_9_5.SW0.in1 CGRA0.PE_9_5.SW0.out4
edge CGRA0.PE_9_5.SW0.in1 CGRA0.PE_9_5.SW0.out5
edge CGRA0.PE_9_5.SW0.in1 CGRA0.PE_9_5.SW0.out6
edge CGRA0.PE_9_5.SW0.in1 CGRA0.PE_9_5.SW0.out7
edge CGRA0.PE_9_5.SW0.in1 CGRA0.PE_9_5.SW0.out8
edge CGRA0.PE_9_5.SW0.in1 CGRA0.PE_9_5.SW0.out0
edge CGRA0.PE_9_5.SW0.in1 CGRA0.PE_9_5.SW0.out1
edge CGRA0.PE_9_5.SW0.in1 CGRA0.PE_9_5.SW0.out2
edge CGRA0.PE_9_5.SW0.in1 CGRA0.PE_9_5.SW0.out3
edge CGRA0.PE_9_5.SW0.in2 CGRA0.PE_9_5.SW0.out0
edge CGRA0.PE_9_5.SW0.in2 CGRA0.PE_9_5.SW0.out1
edge CGRA0.PE_9_5.SW0.in2 CGRA0.PE_9_5.SW0.out2
edge CGRA0.PE_9_5.SW0.in2 CGRA0.PE_9_5.SW0.out3
edge CGRA0.PE_9_5.SW0.in2 CGRA0.PE_9_5.SW0.out4
edge CGRA0.PE_9_5.SW0.in2 CGRA0.PE_9_5.SW0.out5
edge CGRA0.PE_9_5.SW0.in2 CGRA0.PE_9_5.SW0.out6
edge CGRA0.PE_9_5.SW0.in2 CGRA0.PE_9_5.SW0.out7
edge CGRA0.PE_9_5.SW0.in2 CGRA0.PE_9_5.SW0.out8
edge CGRA0.PE_9_5.SW0.in2 CGRA0.PE_9_5.SW0.out0
edge CGRA0.PE_9_5.SW0.in2 CGRA0.PE_9_5.SW0.out1
edge CGRA0.PE_9_5.SW0.in2 CGRA0.PE_9_5.SW0.out2
edge CGRA0.PE_9_5.SW0.in2 CGRA0.PE_9_5.SW0.out3
edge CGRA0.PE_9_5.SW0.in3 CGRA0.PE_9_5.SW0.out0
edge CGRA0.PE_9_5.SW0.in3 CGRA0.PE_9_5.SW0.out1
edge CGRA0.PE_9_5.SW0.in3 CGRA0.PE_9_5.SW0.out2
edge CGRA0.PE_9_5.SW0.in3 CGRA0.PE_9_5.SW0.out3
edge CGRA0.PE_9_5.SW0.in3 CGRA0.PE_9_5.SW0.out4
edge CGRA0.PE_9_5.SW0.in3 CGRA0.PE_9_5.SW0.out5
edge CGRA0.PE_9_5.SW0.in3 CGRA0.PE_9_5.SW0.out6
edge CGRA0.PE_9_5.SW0.in3 CGRA0.PE_9_5.SW0.out7
edge CGRA0.PE_9_5.SW0.in3 CGRA0.PE_9_5.SW0.out8
edge CGRA0.PE_9_5.SW0.in3 CGRA0.PE_9_5.SW0.out0
edge CGRA0.PE_9_5.SW0.in3 CGRA0.PE_9_5.SW0.out1
edge CGRA0.PE_9_5.SW0.in3 CGRA0.PE_9_5.SW0.out2
edge CGRA0.PE_9_5.SW0.in3 CGRA0.PE_9_5.SW0.out3
edge CGRA0.PE_9_5.SW0.in4 CGRA0.PE_9_5.SW0.out0
edge CGRA0.PE_9_5.SW0.in4 CGRA0.PE_9_5.SW0.out1
edge CGRA0.PE_9_5.SW0.in4 CGRA0.PE_9_5.SW0.out2
edge CGRA0.PE_9_5.SW0.in4 CGRA0.PE_9_5.SW0.out3
edge CGRA0.PE_9_5.SW0.in4 CGRA0.PE_9_5.SW0.out4
edge CGRA0.PE_9_5.SW0.in4 CGRA0.PE_9_5.SW0.out5
edge CGRA0.PE_9_5.SW0.in4 CGRA0.PE_9_5.SW0.out6
edge CGRA0.PE_9_5.SW0.in4 CGRA0.PE_9_5.SW0.out7
edge CGRA0.PE_9_5.SW0.in4 CGRA0.PE_9_5.SW0.out8
edge CGRA0.PE_9_5.SW0.in5 CGRA0.PE_9_5.SW0.out0
edge CGRA0.PE_9_5.SW0.in5 CGRA0.PE_9_5.SW0.out1
edge CGRA0.PE_9_5.SW0.in5 CGRA0.PE_9_5.SW0.out2
edge CGRA0.PE_9_5.SW0.in5 CGRA0.PE_9_5.SW0.out3
edge CGRA0.PE_9_5.SW0.in5 CGRA0.PE_9_5.SW0.out4
edge CGRA0.PE_9_5.SW0.in5 CGRA0.PE_9_5.SW0.out5
edge CGRA0.PE_9_5.SW0.in5 CGRA0.PE_9_5.SW0.out6
edge CGRA0.PE_9_5.SW0.in5 CGRA0.PE_9_5.SW0.out7
edge CGRA0.PE_9_5.SW0.in5 CGRA0.PE_9_5.SW0.out8
edge CGRA0.PE_9_5.SW0.in6 CGRA0.PE_9_5.SW0.out0
edge CGRA0.PE_9_5.SW0.in6 CGRA0.PE_9_5.SW0.out1
edge CGRA0.PE_9_5.SW0.in6 CGRA0.PE_9_5.SW0.out2
edge CGRA0.PE_9_5.SW0.in6 CGRA0.PE_9_5.SW0.out3
edge CGRA0.PE_9_5.SW0.in6 CGRA0.PE_9_5.SW0.out4
edge CGRA0.PE_9_5.SW0.in6 CGRA0.PE_9_5.SW0.out5
edge CGRA0.PE_9_5.SW0.in6 CGRA0.PE_9_5.SW0.out6
edge CGRA0.PE_9_5.SW0.in6 CGRA0.PE_9_5.SW0.out7
edge CGRA0.PE_9_5.SW0.in6 CGRA0.PE_9_5.SW0.out8
edge CGRA0.PE_9_5.SW0.out0 CGRA0.PE_9_5.out0
edge CGRA0.PE_9_5.SW0.out1 CGRA0.PE_9_5.out1
edge CGRA0.PE_9_5.SW0.out2 CGRA0.PE_9_5.out2
edge CGRA0.PE_9_5.SW0.out3 CGRA0.PE_9_5.out3
edge CGRA0.PE_9_5.SW0.out4 CGRA0.PE_9_5.FULLCONN_ALU0.in0
edge CGRA0.PE_9_5.SW0.out5 CGRA0.PE_9_5.FULLCONN_ALU0.in1
edge CGRA0.PE_9_5.SW0.out5 CGRA0.PE_9_5.REG0.in0
edge CGRA0.PE_9_5.SW0.out6 CGRA0.PE_9_5.FULLCONN_ALU0.in2
edge CGRA0.PE_9_5.SW0.out6 CGRA0.PE_9_5.REG0.in1
edge CGRA0.PE_9_5.SW0.out7 CGRA0.PE_9_5.REG0.in0
edge CGRA0.PE_9_5.SW0.out8 CGRA0.PE_9_5.REG0.in1
edge CGRA0.PE_9_5.FULLCONN_ALU0.in0 CGRA0.PE_9_5.FULLCONN_ALU0.out0
edge CGRA0.PE_9_5.FULLCONN_ALU0.in0 CGRA0.PE_9_5.FULLCONN_ALU0.out1
edge CGRA0.PE_9_5.FULLCONN_ALU0.in0 CGRA0.PE_9_5.FULLCONN_ALU0.out2
edge CGRA0.PE_9_5.FULLCONN_ALU0.in1 CGRA0.PE_9_5.FULLCONN_ALU0.out0
edge CGRA0.PE_9_5.FULLCONN_ALU0.in1 CGRA0.PE_9_5.FULLCONN_ALU0.out1
edge CGRA0.PE_9_5.FULLCONN_ALU0.in1 CGRA0.PE_9_5.FULLCONN_ALU0.out2
edge CGRA0.PE_9_5.FULLCONN_ALU0.in2 CGRA0.PE_9_5.FULLCONN_ALU0.out0
edge CGRA0.PE_9_5.FULLCONN_ALU0.in2 CGRA0.PE_9_5.FULLCONN_ALU0.out1
edge CGRA0.PE_9_5.FULLCONN_ALU0.in2 CGRA0.PE_9_5.FULLCONN_ALU0.out2
edge CGRA0.PE_9_5.FULLCONN_ALU0.in3 CGRA0.PE_9_5.FULLCONN_ALU0.out0
edge CGRA0.PE_9_5.FULLCONN_ALU0.in3 CGRA0.PE_9_5.FULLCONN_ALU0.out1
edge CGRA0.PE_9_5.FULLCONN_ALU0.in3 CGRA0.PE_9_5.FULLCONN_ALU0.out2
edge CGRA0.PE_9_5.FULLCONN_ALU0.out0 CGRA0.PE_9_5.ALU0.in0
edge CGRA0.PE_9_5.FULLCONN_ALU0.out1 CGRA0.PE_9_5.ALU0.in1
edge CGRA0.PE_9_5.FULLCONN_ALU0.out2 CGRA0.PE_9_5.ALU0.in2
edge CGRA0.PE_9_6.in0 CGRA0.PE_9_6.SW0.in0
edge CGRA0.PE_9_6.in1 CGRA0.PE_9_6.SW0.in1
edge CGRA0.PE_9_6.in2 CGRA0.PE_9_6.SW0.in2
edge CGRA0.PE_9_6.in3 CGRA0.PE_9_6.SW0.in3
edge CGRA0.PE_9_6.out0 CGRA0.PE_8_6.in0
edge CGRA0.PE_9_6.out0 CGRA0.mem_0.in36
edge CGRA0.PE_9_6.out0 CGRA0.mem_10.in36
edge CGRA0.PE_9_6.out1 CGRA0.PE_9_7.in1
edge CGRA0.PE_9_6.out1 CGRA0.mem_0.in37
edge CGRA0.PE_9_6.out1 CGRA0.mem_10.in37
edge CGRA0.PE_9_6.out2 CGRA0.mem_0.in38
edge CGRA0.PE_9_6.out2 CGRA0.mem_10.in38
edge CGRA0.PE_9_6.out3 CGRA0.PE_9_5.in3
edge CGRA0.PE_9_6.out3 CGRA0.mem_0.in39
edge CGRA0.PE_9_6.out3 CGRA0.mem_10.in39
edge CGRA0.PE_9_6.ALU0 CGRA0.PE_9_6.ALU0.out0
edge CGRA0.PE_9_6.ALU0.in0 CGRA0.PE_9_6.ALU0
edge CGRA0.PE_9_6.ALU0.in1 CGRA0.PE_9_6.ALU0
edge CGRA0.PE_9_6.ALU0.in2 CGRA0.PE_9_6.ALU0
edge CGRA0.PE_9_6.ALU0.out0 CGRA0.PE_9_6.SW0.in4
edge CGRA0.PE_9_6.CONST0 CGRA0.PE_9_6.CONST0.out0
edge CGRA0.PE_9_6.CONST0.in0 CGRA0.PE_9_6.CONST0
edge CGRA0.PE_9_6.CONST0.out0 CGRA0.PE_9_6.SW0.in5
edge CGRA0.PE_9_6.CONST0.out0 CGRA0.PE_9_6.FULLCONN_ALU0.in3
edge CGRA0.PE_9_6.REG0 CGRA0.PE_9_6.REG0.out0
edge CGRA0.PE_9_6.REG0.in0 CGRA0.PE_9_6.REG0
edge CGRA0.PE_9_6.REG0.in1 CGRA0.PE_9_6.REG0
edge CGRA0.PE_9_6.REG0.out0 CGRA0.PE_9_6.SW0.in5
edge CGRA0.PE_9_6.REG0.out0 CGRA0.PE_9_6.SW0.in6
edge CGRA0.PE_9_6.SW0.in0 CGRA0.PE_9_6.SW0.out0
edge CGRA0.PE_9_6.SW0.in0 CGRA0.PE_9_6.SW0.out1
edge CGRA0.PE_9_6.SW0.in0 CGRA0.PE_9_6.SW0.out2
edge CGRA0.PE_9_6.SW0.in0 CGRA0.PE_9_6.SW0.out3
edge CGRA0.PE_9_6.SW0.in0 CGRA0.PE_9_6.SW0.out4
edge CGRA0.PE_9_6.SW0.in0 CGRA0.PE_9_6.SW0.out5
edge CGRA0.PE_9_6.SW0.in0 CGRA0.PE_9_6.SW0.out6
edge CGRA0.PE_9_6.SW0.in0 CGRA0.PE_9_6.SW0.out7
edge CGRA0.PE_9_6.SW0.in0 CGRA0.PE_9_6.SW0.out8
edge CGRA0.PE_9_6.SW0.in0 CGRA0.PE_9_6.SW0.out0
edge CGRA0.PE_9_6.SW0.in0 CGRA0.PE_9_6.SW0.out1
edge CGRA0.PE_9_6.SW0.in0 CGRA0.PE_9_6.SW0.out2
edge CGRA0.PE_9_6.SW0.in0 CGRA0.PE_9_6.SW0.out3
edge CGRA0.PE_9_6.SW0.in1 CGRA0.PE_9_6.SW0.out0
edge CGRA0.PE_9_6.SW0.in1 CGRA0.PE_9_6.SW0.out1
edge CGRA0.PE_9_6.SW0.in1 CGRA0.PE_9_6.SW0.out2
edge CGRA0.PE_9_6.SW0.in1 CGRA0.PE_9_6.SW0.out3
edge CGRA0.PE_9_6.SW0.in1 CGRA0.PE_9_6.SW0.out4
edge CGRA0.PE_9_6.SW0.in1 CGRA0.PE_9_6.SW0.out5
edge CGRA0.PE_9_6.SW0.in1 CGRA0.PE_9_6.SW0.out6
edge CGRA0.PE_9_6.SW0.in1 CGRA0.PE_9_6.SW0.out7
edge CGRA0.PE_9_6.SW0.in1 CGRA0.PE_9_6.SW0.out8
edge CGRA0.PE_9_6.SW0.in1 CGRA0.PE_9_6.SW0.out0
edge CGRA0.PE_9_6.SW0.in1 CGRA0.PE_9_6.SW0.out1
edge CGRA0.PE_9_6.SW0.in1 CGRA0.PE_9_6.SW0.out2
edge CGRA0.PE_9_6.SW0.in1 CGRA0.PE_9_6.SW0.out3
edge CGRA0.PE_9_6.SW0.in2 CGRA0.PE_9_6.SW0.out0
edge CGRA0.PE_9_6.SW0.in2 CGRA0.PE_9_6.SW0.out1
edge CGRA0.PE_9_6.SW0.in2 CGRA0.PE_9_6.SW0.out2
edge CGRA0.PE_9_6.SW0.in2 CGRA0.PE_9_6.SW0.out3
edge CGRA0.PE_9_6.SW0.in2 CGRA0.PE_9_6.SW0.out4
edge CGRA0.PE_9_6.SW0.in2 CGRA0.PE_9_6.SW0.out5
edge CGRA0.PE_9_6.SW0.in2 CGRA0.PE_9_6.SW0.out6
edge CGRA0.PE_9_6.SW0.in2 CGRA0.PE_9_6.SW0.out7
edge CGRA0.PE_9_6.SW0.in2 CGRA0.PE_9_6.SW0.out8
edge CGRA0.PE_9_6.SW0.in2 CGRA0.PE_9_6.SW0.out0
edge CGRA0.PE_9_6.SW0.in2 CGRA0.PE_9_6.SW0.out1
edge CGRA0.PE_9_6.SW0.in2 CGRA0.PE_9_6.SW0.out2
edge CGRA0.PE_9_6.SW0.in2 CGRA0.PE_9_6.SW0.out3
edge CGRA0.PE_9_6.SW0.in3 CGRA0.PE_9_6.SW0.out0
edge CGRA0.PE_9_6.SW0.in3 CGRA0.PE_9_6.SW0.out1
edge CGRA0.PE_9_6.SW0.in3 CGRA0.PE_9_6.SW0.out2
edge CGRA0.PE_9_6.SW0.in3 CGRA0.PE_9_6.SW0.out3
edge CGRA0.PE_9_6.SW0.in3 CGRA0.PE_9_6.SW0.out4
edge CGRA0.PE_9_6.SW0.in3 CGRA0.PE_9_6.SW0.out5
edge CGRA0.PE_9_6.SW0.in3 CGRA0.PE_9_6.SW0.out6
edge CGRA0.PE_9_6.SW0.in3 CGRA0.PE_9_6.SW0.out7
edge CGRA0.PE_9_6.SW0.in3 CGRA0.PE_9_6.SW0.out8
edge CGRA0.PE_9_6.SW0.in3 CGRA0.PE_9_6.SW0.out0
edge CGRA0.PE_9_6.SW0.in3 CGRA0.PE_9_6.SW0.out1
edge CGRA0.PE_9_6.SW0.in3 CGRA0.PE_9_6.SW0.out2
edge CGRA0.PE_9_6.SW0.in3 CGRA0.PE_9_6.SW0.out3
edge CGRA0.PE_9_6.SW0.in4 CGRA0.PE_9_6.SW0.out0
edge CGRA0.PE_9_6.SW0.in4 CGRA0.PE_9_6.SW0.out1
edge CGRA0.PE_9_6.SW0.in4 CGRA0.PE_9_6.SW0.out2
edge CGRA0.PE_9_6.SW0.in4 CGRA0.PE_9_6.SW0.out3
edge CGRA0.PE_9_6.SW0.in4 CGRA0.PE_9_6.SW0.out4
edge CGRA0.PE_9_6.SW0.in4 CGRA0.PE_9_6.SW0.out5
edge CGRA0.PE_9_6.SW0.in4 CGRA0.PE_9_6.SW0.out6
edge CGRA0.PE_9_6.SW0.in4 CGRA0.PE_9_6.SW0.out7
edge CGRA0.PE_9_6.SW0.in4 CGRA0.PE_9_6.SW0.out8
edge CGRA0.PE_9_6.SW0.in5 CGRA0.PE_9_6.SW0.out0
edge CGRA0.PE_9_6.SW0.in5 CGRA0.PE_9_6.SW0.out1
edge CGRA0.PE_9_6.SW0.in5 CGRA0.PE_9_6.SW0.out2
edge CGRA0.PE_9_6.SW0.in5 CGRA0.PE_9_6.SW0.out3
edge CGRA0.PE_9_6.SW0.in5 CGRA0.PE_9_6.SW0.out4
edge CGRA0.PE_9_6.SW0.in5 CGRA0.PE_9_6.SW0.out5
edge CGRA0.PE_9_6.SW0.in5 CGRA0.PE_9_6.SW0.out6
edge CGRA0.PE_9_6.SW0.in5 CGRA0.PE_9_6.SW0.out7
edge CGRA0.PE_9_6.SW0.in5 CGRA0.PE_9_6.SW0.out8
edge CGRA0.PE_9_6.SW0.in6 CGRA0.PE_9_6.SW0.out0
edge CGRA0.PE_9_6.SW0.in6 CGRA0.PE_9_6.SW0.out1
edge CGRA0.PE_9_6.SW0.in6 CGRA0.PE_9_6.SW0.out2
edge CGRA0.PE_9_6.SW0.in6 CGRA0.PE_9_6.SW0.out3
edge CGRA0.PE_9_6.SW0.in6 CGRA0.PE_9_6.SW0.out4
edge CGRA0.PE_9_6.SW0.in6 CGRA0.PE_9_6.SW0.out5
edge CGRA0.PE_9_6.SW0.in6 CGRA0.PE_9_6.SW0.out6
edge CGRA0.PE_9_6.SW0.in6 CGRA0.PE_9_6.SW0.out7
edge CGRA0.PE_9_6.SW0.in6 CGRA0.PE_9_6.SW0.out8
edge CGRA0.PE_9_6.SW0.out0 CGRA0.PE_9_6.out0
edge CGRA0.PE_9_6.SW0.out1 CGRA0.PE_9_6.out1
edge CGRA0.PE_9_6.SW0.out2 CGRA0.PE_9_6.out2
edge CGRA0.PE_9_6.SW0.out3 CGRA0.PE_9_6.out3
edge CGRA0.PE_9_6.SW0.out4 CGRA0.PE_9_6.FULLCONN_ALU0.in0
edge CGRA0.PE_9_6.SW0.out5 CGRA0.PE_9_6.FULLCONN_ALU0.in1
edge CGRA0.PE_9_6.SW0.out5 CGRA0.PE_9_6.REG0.in0
edge CGRA0.PE_9_6.SW0.out6 CGRA0.PE_9_6.FULLCONN_ALU0.in2
edge CGRA0.PE_9_6.SW0.out6 CGRA0.PE_9_6.REG0.in1
edge CGRA0.PE_9_6.SW0.out7 CGRA0.PE_9_6.REG0.in0
edge CGRA0.PE_9_6.SW0.out8 CGRA0.PE_9_6.REG0.in1
edge CGRA0.PE_9_6.FULLCONN_ALU0.in0 CGRA0.PE_9_6.FULLCONN_ALU0.out0
edge CGRA0.PE_9_6.FULLCONN_ALU0.in0 CGRA0.PE_9_6.FULLCONN_ALU0.out1
edge CGRA0.PE_9_6.FULLCONN_ALU0.in0 CGRA0.PE_9_6.FULLCONN_ALU0.out2
edge CGRA0.PE_9_6.FULLCONN_ALU0.in1 CGRA0.PE_9_6.FULLCONN_ALU0.out0
edge CGRA0.PE_9_6.FULLCONN_ALU0.in1 CGRA0.PE_9_6.FULLCONN_ALU0.out1
edge CGRA0.PE_9_6.FULLCONN_ALU0.in1 CGRA0.PE_9_6.FULLCONN_ALU0.out2
edge CGRA0.PE_9_6.FULLCONN_ALU0.in2 CGRA0.PE_9_6.FULLCONN_ALU0.out0
edge CGRA0.PE_9_6.FULLCONN_ALU0.in2 CGRA0.PE_9_6.FULLCONN_ALU0.out1
edge CGRA0.PE_9_6.FULLCONN_ALU0.in2 CGRA0.PE_9_6.FULLCONN_ALU0.out2
edge CGRA0.PE_9_6.FULLCONN_ALU0.in3 CGRA0.PE_9_6.FULLCONN_ALU0.out0
edge CGRA0.PE_9_6.FULLCONN_ALU0.in3 CGRA0.PE_9_6.FULLCONN_ALU0.out1
edge CGRA0.PE_9_6.FULLCONN_ALU0.in3 CGRA0.PE_9_6.FULLCONN_ALU0.out2
edge CGRA0.PE_9_6.FULLCONN_ALU0.out0 CGRA0.PE_9_6.ALU0.in0
edge CGRA0.PE_9_6.FULLCONN_ALU0.out1 CGRA0.PE_9_6.ALU0.in1
edge CGRA0.PE_9_6.FULLCONN_ALU0.out2 CGRA0.PE_9_6.ALU0.in2
edge CGRA0.PE_9_7.in0 CGRA0.PE_9_7.SW0.in0
edge CGRA0.PE_9_7.in1 CGRA0.PE_9_7.SW0.in1
edge CGRA0.PE_9_7.in2 CGRA0.PE_9_7.SW0.in2
edge CGRA0.PE_9_7.in3 CGRA0.PE_9_7.SW0.in3
edge CGRA0.PE_9_7.out0 CGRA0.PE_8_7.in0
edge CGRA0.PE_9_7.out0 CGRA0.mem_0.in36
edge CGRA0.PE_9_7.out0 CGRA0.mem_10.in36
edge CGRA0.PE_9_7.out1 CGRA0.PE_9_8.in1
edge CGRA0.PE_9_7.out1 CGRA0.mem_0.in37
edge CGRA0.PE_9_7.out1 CGRA0.mem_10.in37
edge CGRA0.PE_9_7.out2 CGRA0.mem_0.in38
edge CGRA0.PE_9_7.out2 CGRA0.mem_10.in38
edge CGRA0.PE_9_7.out3 CGRA0.PE_9_6.in3
edge CGRA0.PE_9_7.out3 CGRA0.mem_0.in39
edge CGRA0.PE_9_7.out3 CGRA0.mem_10.in39
edge CGRA0.PE_9_7.ALU0 CGRA0.PE_9_7.ALU0.out0
edge CGRA0.PE_9_7.ALU0.in0 CGRA0.PE_9_7.ALU0
edge CGRA0.PE_9_7.ALU0.in1 CGRA0.PE_9_7.ALU0
edge CGRA0.PE_9_7.ALU0.in2 CGRA0.PE_9_7.ALU0
edge CGRA0.PE_9_7.ALU0.out0 CGRA0.PE_9_7.SW0.in4
edge CGRA0.PE_9_7.CONST0 CGRA0.PE_9_7.CONST0.out0
edge CGRA0.PE_9_7.CONST0.in0 CGRA0.PE_9_7.CONST0
edge CGRA0.PE_9_7.CONST0.out0 CGRA0.PE_9_7.SW0.in5
edge CGRA0.PE_9_7.CONST0.out0 CGRA0.PE_9_7.FULLCONN_ALU0.in3
edge CGRA0.PE_9_7.REG0 CGRA0.PE_9_7.REG0.out0
edge CGRA0.PE_9_7.REG0.in0 CGRA0.PE_9_7.REG0
edge CGRA0.PE_9_7.REG0.in1 CGRA0.PE_9_7.REG0
edge CGRA0.PE_9_7.REG0.out0 CGRA0.PE_9_7.SW0.in5
edge CGRA0.PE_9_7.REG0.out0 CGRA0.PE_9_7.SW0.in6
edge CGRA0.PE_9_7.SW0.in0 CGRA0.PE_9_7.SW0.out0
edge CGRA0.PE_9_7.SW0.in0 CGRA0.PE_9_7.SW0.out1
edge CGRA0.PE_9_7.SW0.in0 CGRA0.PE_9_7.SW0.out2
edge CGRA0.PE_9_7.SW0.in0 CGRA0.PE_9_7.SW0.out3
edge CGRA0.PE_9_7.SW0.in0 CGRA0.PE_9_7.SW0.out4
edge CGRA0.PE_9_7.SW0.in0 CGRA0.PE_9_7.SW0.out5
edge CGRA0.PE_9_7.SW0.in0 CGRA0.PE_9_7.SW0.out6
edge CGRA0.PE_9_7.SW0.in0 CGRA0.PE_9_7.SW0.out7
edge CGRA0.PE_9_7.SW0.in0 CGRA0.PE_9_7.SW0.out8
edge CGRA0.PE_9_7.SW0.in0 CGRA0.PE_9_7.SW0.out0
edge CGRA0.PE_9_7.SW0.in0 CGRA0.PE_9_7.SW0.out1
edge CGRA0.PE_9_7.SW0.in0 CGRA0.PE_9_7.SW0.out2
edge CGRA0.PE_9_7.SW0.in0 CGRA0.PE_9_7.SW0.out3
edge CGRA0.PE_9_7.SW0.in1 CGRA0.PE_9_7.SW0.out0
edge CGRA0.PE_9_7.SW0.in1 CGRA0.PE_9_7.SW0.out1
edge CGRA0.PE_9_7.SW0.in1 CGRA0.PE_9_7.SW0.out2
edge CGRA0.PE_9_7.SW0.in1 CGRA0.PE_9_7.SW0.out3
edge CGRA0.PE_9_7.SW0.in1 CGRA0.PE_9_7.SW0.out4
edge CGRA0.PE_9_7.SW0.in1 CGRA0.PE_9_7.SW0.out5
edge CGRA0.PE_9_7.SW0.in1 CGRA0.PE_9_7.SW0.out6
edge CGRA0.PE_9_7.SW0.in1 CGRA0.PE_9_7.SW0.out7
edge CGRA0.PE_9_7.SW0.in1 CGRA0.PE_9_7.SW0.out8
edge CGRA0.PE_9_7.SW0.in1 CGRA0.PE_9_7.SW0.out0
edge CGRA0.PE_9_7.SW0.in1 CGRA0.PE_9_7.SW0.out1
edge CGRA0.PE_9_7.SW0.in1 CGRA0.PE_9_7.SW0.out2
edge CGRA0.PE_9_7.SW0.in1 CGRA0.PE_9_7.SW0.out3
edge CGRA0.PE_9_7.SW0.in2 CGRA0.PE_9_7.SW0.out0
edge CGRA0.PE_9_7.SW0.in2 CGRA0.PE_9_7.SW0.out1
edge CGRA0.PE_9_7.SW0.in2 CGRA0.PE_9_7.SW0.out2
edge CGRA0.PE_9_7.SW0.in2 CGRA0.PE_9_7.SW0.out3
edge CGRA0.PE_9_7.SW0.in2 CGRA0.PE_9_7.SW0.out4
edge CGRA0.PE_9_7.SW0.in2 CGRA0.PE_9_7.SW0.out5
edge CGRA0.PE_9_7.SW0.in2 CGRA0.PE_9_7.SW0.out6
edge CGRA0.PE_9_7.SW0.in2 CGRA0.PE_9_7.SW0.out7
edge CGRA0.PE_9_7.SW0.in2 CGRA0.PE_9_7.SW0.out8
edge CGRA0.PE_9_7.SW0.in2 CGRA0.PE_9_7.SW0.out0
edge CGRA0.PE_9_7.SW0.in2 CGRA0.PE_9_7.SW0.out1
edge CGRA0.PE_9_7.SW0.in2 CGRA0.PE_9_7.SW0.out2
edge CGRA0.PE_9_7.SW0.in2 CGRA0.PE_9_7.SW0.out3
edge CGRA0.PE_9_7.SW0.in3 CGRA0.PE_9_7.SW0.out0
edge CGRA0.PE_9_7.SW0.in3 CGRA0.PE_9_7.SW0.out1
edge CGRA0.PE_9_7.SW0.in3 CGRA0.PE_9_7.SW0.out2
edge CGRA0.PE_9_7.SW0.in3 CGRA0.PE_9_7.SW0.out3
edge CGRA0.PE_9_7.SW0.in3 CGRA0.PE_9_7.SW0.out4
edge CGRA0.PE_9_7.SW0.in3 CGRA0.PE_9_7.SW0.out5
edge CGRA0.PE_9_7.SW0.in3 CGRA0.PE_9_7.SW0.out6
edge CGRA0.PE_9_7.SW0.in3 CGRA0.PE_9_7.SW0.out7
edge CGRA0.PE_9_7.SW0.in3 CGRA0.PE_9_7.SW0.out8
edge CGRA0.PE_9_7.SW0.in3 CGRA0.PE_9_7.SW0.out0
edge CGRA0.PE_9_7.SW0.in3 CGRA0.PE_9_7.SW0.out1
edge CGRA0.PE_9_7.SW0.in3 CGRA0.PE_9_7.SW0.out2
edge CGRA0.PE_9_7.SW0.in3 CGRA0.PE_9_7.SW0.out3
edge CGRA0.PE_9_7.SW0.in4 CGRA0.PE_9_7.SW0.out0
edge CGRA0.PE_9_7.SW0.in4 CGRA0.PE_9_7.SW0.out1
edge CGRA0.PE_9_7.SW0.in4 CGRA0.PE_9_7.SW0.out2
edge CGRA0.PE_9_7.SW0.in4 CGRA0.PE_9_7.SW0.out3
edge CGRA0.PE_9_7.SW0.in4 CGRA0.PE_9_7.SW0.out4
edge CGRA0.PE_9_7.SW0.in4 CGRA0.PE_9_7.SW0.out5
edge CGRA0.PE_9_7.SW0.in4 CGRA0.PE_9_7.SW0.out6
edge CGRA0.PE_9_7.SW0.in4 CGRA0.PE_9_7.SW0.out7
edge CGRA0.PE_9_7.SW0.in4 CGRA0.PE_9_7.SW0.out8
edge CGRA0.PE_9_7.SW0.in5 CGRA0.PE_9_7.SW0.out0
edge CGRA0.PE_9_7.SW0.in5 CGRA0.PE_9_7.SW0.out1
edge CGRA0.PE_9_7.SW0.in5 CGRA0.PE_9_7.SW0.out2
edge CGRA0.PE_9_7.SW0.in5 CGRA0.PE_9_7.SW0.out3
edge CGRA0.PE_9_7.SW0.in5 CGRA0.PE_9_7.SW0.out4
edge CGRA0.PE_9_7.SW0.in5 CGRA0.PE_9_7.SW0.out5
edge CGRA0.PE_9_7.SW0.in5 CGRA0.PE_9_7.SW0.out6
edge CGRA0.PE_9_7.SW0.in5 CGRA0.PE_9_7.SW0.out7
edge CGRA0.PE_9_7.SW0.in5 CGRA0.PE_9_7.SW0.out8
edge CGRA0.PE_9_7.SW0.in6 CGRA0.PE_9_7.SW0.out0
edge CGRA0.PE_9_7.SW0.in6 CGRA0.PE_9_7.SW0.out1
edge CGRA0.PE_9_7.SW0.in6 CGRA0.PE_9_7.SW0.out2
edge CGRA0.PE_9_7.SW0.in6 CGRA0.PE_9_7.SW0.out3
edge CGRA0.PE_9_7.SW0.in6 CGRA0.PE_9_7.SW0.out4
edge CGRA0.PE_9_7.SW0.in6 CGRA0.PE_9_7.SW0.out5
edge CGRA0.PE_9_7.SW0.in6 CGRA0.PE_9_7.SW0.out6
edge CGRA0.PE_9_7.SW0.in6 CGRA0.PE_9_7.SW0.out7
edge CGRA0.PE_9_7.SW0.in6 CGRA0.PE_9_7.SW0.out8
edge CGRA0.PE_9_7.SW0.out0 CGRA0.PE_9_7.out0
edge CGRA0.PE_9_7.SW0.out1 CGRA0.PE_9_7.out1
edge CGRA0.PE_9_7.SW0.out2 CGRA0.PE_9_7.out2
edge CGRA0.PE_9_7.SW0.out3 CGRA0.PE_9_7.out3
edge CGRA0.PE_9_7.SW0.out4 CGRA0.PE_9_7.FULLCONN_ALU0.in0
edge CGRA0.PE_9_7.SW0.out5 CGRA0.PE_9_7.FULLCONN_ALU0.in1
edge CGRA0.PE_9_7.SW0.out5 CGRA0.PE_9_7.REG0.in0
edge CGRA0.PE_9_7.SW0.out6 CGRA0.PE_9_7.FULLCONN_ALU0.in2
edge CGRA0.PE_9_7.SW0.out6 CGRA0.PE_9_7.REG0.in1
edge CGRA0.PE_9_7.SW0.out7 CGRA0.PE_9_7.REG0.in0
edge CGRA0.PE_9_7.SW0.out8 CGRA0.PE_9_7.REG0.in1
edge CGRA0.PE_9_7.FULLCONN_ALU0.in0 CGRA0.PE_9_7.FULLCONN_ALU0.out0
edge CGRA0.PE_9_7.FULLCONN_ALU0.in0 CGRA0.PE_9_7.FULLCONN_ALU0.out1
edge CGRA0.PE_9_7.FULLCONN_ALU0.in0 CGRA0.PE_9_7.FULLCONN_ALU0.out2
edge CGRA0.PE_9_7.FULLCONN_ALU0.in1 CGRA0.PE_9_7.FULLCONN_ALU0.out0
edge CGRA0.PE_9_7.FULLCONN_ALU0.in1 CGRA0.PE_9_7.FULLCONN_ALU0.out1
edge CGRA0.PE_9_7.FULLCONN_ALU0.in1 CGRA0.PE_9_7.FULLCONN_ALU0.out2
edge CGRA0.PE_9_7.FULLCONN_ALU0.in2 CGRA0.PE_9_7.FULLCONN_ALU0.out0
edge CGRA0.PE_9_7.FULLCONN_ALU0.in2 CGRA0.PE_9_7.FULLCONN_ALU0.out1
edge CGRA0.PE_9_7.FULLCONN_ALU0.in2 CGRA0.PE_9_7.FULLCONN_ALU0.out2
edge CGRA0.PE_9_7.FULLCONN_ALU0.in3 CGRA0.PE_9_7.FULLCONN_ALU0.out0
edge CGRA0.PE_9_7.FULLCONN_ALU0.in3 CGRA0.PE_9_7.FULLCONN_ALU0.out1
edge CGRA0.PE_9_7.FULLCONN_ALU0.in3 CGRA0.PE_9_7.FULLCONN_ALU0.out2
edge CGRA0.PE_9_7.FULLCONN_ALU0.out0 CGRA0.PE_9_7.ALU0.in0
edge CGRA0.PE_9_7.FULLCONN_ALU0.out1 CGRA0.PE_9_7.ALU0.in1
edge CGRA0.PE_9_7.FULLCONN_ALU0.out2 CGRA0.PE_9_7.ALU0.in2
edge CGRA0.PE_9_8.in0 CGRA0.PE_9_8.SW0.in0
edge CGRA0.PE_9_8.in1 CGRA0.PE_9_8.SW0.in1
edge CGRA0.PE_9_8.in2 CGRA0.PE_9_8.SW0.in2
edge CGRA0.PE_9_8.in3 CGRA0.PE_9_8.SW0.in3
edge CGRA0.PE_9_8.out0 CGRA0.PE_8_8.in0
edge CGRA0.PE_9_8.out0 CGRA0.mem_0.in36
edge CGRA0.PE_9_8.out0 CGRA0.mem_10.in36
edge CGRA0.PE_9_8.out1 CGRA0.PE_9_9.in1
edge CGRA0.PE_9_8.out1 CGRA0.mem_0.in37
edge CGRA0.PE_9_8.out1 CGRA0.mem_10.in37
edge CGRA0.PE_9_8.out2 CGRA0.mem_0.in38
edge CGRA0.PE_9_8.out2 CGRA0.mem_10.in38
edge CGRA0.PE_9_8.out3 CGRA0.PE_9_7.in3
edge CGRA0.PE_9_8.out3 CGRA0.mem_0.in39
edge CGRA0.PE_9_8.out3 CGRA0.mem_10.in39
edge CGRA0.PE_9_8.ALU0 CGRA0.PE_9_8.ALU0.out0
edge CGRA0.PE_9_8.ALU0.in0 CGRA0.PE_9_8.ALU0
edge CGRA0.PE_9_8.ALU0.in1 CGRA0.PE_9_8.ALU0
edge CGRA0.PE_9_8.ALU0.in2 CGRA0.PE_9_8.ALU0
edge CGRA0.PE_9_8.ALU0.out0 CGRA0.PE_9_8.SW0.in4
edge CGRA0.PE_9_8.CONST0 CGRA0.PE_9_8.CONST0.out0
edge CGRA0.PE_9_8.CONST0.in0 CGRA0.PE_9_8.CONST0
edge CGRA0.PE_9_8.CONST0.out0 CGRA0.PE_9_8.SW0.in5
edge CGRA0.PE_9_8.CONST0.out0 CGRA0.PE_9_8.FULLCONN_ALU0.in3
edge CGRA0.PE_9_8.REG0 CGRA0.PE_9_8.REG0.out0
edge CGRA0.PE_9_8.REG0.in0 CGRA0.PE_9_8.REG0
edge CGRA0.PE_9_8.REG0.in1 CGRA0.PE_9_8.REG0
edge CGRA0.PE_9_8.REG0.out0 CGRA0.PE_9_8.SW0.in5
edge CGRA0.PE_9_8.REG0.out0 CGRA0.PE_9_8.SW0.in6
edge CGRA0.PE_9_8.SW0.in0 CGRA0.PE_9_8.SW0.out0
edge CGRA0.PE_9_8.SW0.in0 CGRA0.PE_9_8.SW0.out1
edge CGRA0.PE_9_8.SW0.in0 CGRA0.PE_9_8.SW0.out2
edge CGRA0.PE_9_8.SW0.in0 CGRA0.PE_9_8.SW0.out3
edge CGRA0.PE_9_8.SW0.in0 CGRA0.PE_9_8.SW0.out4
edge CGRA0.PE_9_8.SW0.in0 CGRA0.PE_9_8.SW0.out5
edge CGRA0.PE_9_8.SW0.in0 CGRA0.PE_9_8.SW0.out6
edge CGRA0.PE_9_8.SW0.in0 CGRA0.PE_9_8.SW0.out7
edge CGRA0.PE_9_8.SW0.in0 CGRA0.PE_9_8.SW0.out8
edge CGRA0.PE_9_8.SW0.in0 CGRA0.PE_9_8.SW0.out0
edge CGRA0.PE_9_8.SW0.in0 CGRA0.PE_9_8.SW0.out1
edge CGRA0.PE_9_8.SW0.in0 CGRA0.PE_9_8.SW0.out2
edge CGRA0.PE_9_8.SW0.in0 CGRA0.PE_9_8.SW0.out3
edge CGRA0.PE_9_8.SW0.in1 CGRA0.PE_9_8.SW0.out0
edge CGRA0.PE_9_8.SW0.in1 CGRA0.PE_9_8.SW0.out1
edge CGRA0.PE_9_8.SW0.in1 CGRA0.PE_9_8.SW0.out2
edge CGRA0.PE_9_8.SW0.in1 CGRA0.PE_9_8.SW0.out3
edge CGRA0.PE_9_8.SW0.in1 CGRA0.PE_9_8.SW0.out4
edge CGRA0.PE_9_8.SW0.in1 CGRA0.PE_9_8.SW0.out5
edge CGRA0.PE_9_8.SW0.in1 CGRA0.PE_9_8.SW0.out6
edge CGRA0.PE_9_8.SW0.in1 CGRA0.PE_9_8.SW0.out7
edge CGRA0.PE_9_8.SW0.in1 CGRA0.PE_9_8.SW0.out8
edge CGRA0.PE_9_8.SW0.in1 CGRA0.PE_9_8.SW0.out0
edge CGRA0.PE_9_8.SW0.in1 CGRA0.PE_9_8.SW0.out1
edge CGRA0.PE_9_8.SW0.in1 CGRA0.PE_9_8.SW0.out2
edge CGRA0.PE_9_8.SW0.in1 CGRA0.PE_9_8.SW0.out3
edge CGRA0.PE_9_8.SW0.in2 CGRA0.PE_9_8.SW0.out0
edge CGRA0.PE_9_8.SW0.in2 CGRA0.PE_9_8.SW0.out1
edge CGRA0.PE_9_8.SW0.in2 CGRA0.PE_9_8.SW0.out2
edge CGRA0.PE_9_8.SW0.in2 CGRA0.PE_9_8.SW0.out3
edge CGRA0.PE_9_8.SW0.in2 CGRA0.PE_9_8.SW0.out4
edge CGRA0.PE_9_8.SW0.in2 CGRA0.PE_9_8.SW0.out5
edge CGRA0.PE_9_8.SW0.in2 CGRA0.PE_9_8.SW0.out6
edge CGRA0.PE_9_8.SW0.in2 CGRA0.PE_9_8.SW0.out7
edge CGRA0.PE_9_8.SW0.in2 CGRA0.PE_9_8.SW0.out8
edge CGRA0.PE_9_8.SW0.in2 CGRA0.PE_9_8.SW0.out0
edge CGRA0.PE_9_8.SW0.in2 CGRA0.PE_9_8.SW0.out1
edge CGRA0.PE_9_8.SW0.in2 CGRA0.PE_9_8.SW0.out2
edge CGRA0.PE_9_8.SW0.in2 CGRA0.PE_9_8.SW0.out3
edge CGRA0.PE_9_8.SW0.in3 CGRA0.PE_9_8.SW0.out0
edge CGRA0.PE_9_8.SW0.in3 CGRA0.PE_9_8.SW0.out1
edge CGRA0.PE_9_8.SW0.in3 CGRA0.PE_9_8.SW0.out2
edge CGRA0.PE_9_8.SW0.in3 CGRA0.PE_9_8.SW0.out3
edge CGRA0.PE_9_8.SW0.in3 CGRA0.PE_9_8.SW0.out4
edge CGRA0.PE_9_8.SW0.in3 CGRA0.PE_9_8.SW0.out5
edge CGRA0.PE_9_8.SW0.in3 CGRA0.PE_9_8.SW0.out6
edge CGRA0.PE_9_8.SW0.in3 CGRA0.PE_9_8.SW0.out7
edge CGRA0.PE_9_8.SW0.in3 CGRA0.PE_9_8.SW0.out8
edge CGRA0.PE_9_8.SW0.in3 CGRA0.PE_9_8.SW0.out0
edge CGRA0.PE_9_8.SW0.in3 CGRA0.PE_9_8.SW0.out1
edge CGRA0.PE_9_8.SW0.in3 CGRA0.PE_9_8.SW0.out2
edge CGRA0.PE_9_8.SW0.in3 CGRA0.PE_9_8.SW0.out3
edge CGRA0.PE_9_8.SW0.in4 CGRA0.PE_9_8.SW0.out0
edge CGRA0.PE_9_8.SW0.in4 CGRA0.PE_9_8.SW0.out1
edge CGRA0.PE_9_8.SW0.in4 CGRA0.PE_9_8.SW0.out2
edge CGRA0.PE_9_8.SW0.in4 CGRA0.PE_9_8.SW0.out3
edge CGRA0.PE_9_8.SW0.in4 CGRA0.PE_9_8.SW0.out4
edge CGRA0.PE_9_8.SW0.in4 CGRA0.PE_9_8.SW0.out5
edge CGRA0.PE_9_8.SW0.in4 CGRA0.PE_9_8.SW0.out6
edge CGRA0.PE_9_8.SW0.in4 CGRA0.PE_9_8.SW0.out7
edge CGRA0.PE_9_8.SW0.in4 CGRA0.PE_9_8.SW0.out8
edge CGRA0.PE_9_8.SW0.in5 CGRA0.PE_9_8.SW0.out0
edge CGRA0.PE_9_8.SW0.in5 CGRA0.PE_9_8.SW0.out1
edge CGRA0.PE_9_8.SW0.in5 CGRA0.PE_9_8.SW0.out2
edge CGRA0.PE_9_8.SW0.in5 CGRA0.PE_9_8.SW0.out3
edge CGRA0.PE_9_8.SW0.in5 CGRA0.PE_9_8.SW0.out4
edge CGRA0.PE_9_8.SW0.in5 CGRA0.PE_9_8.SW0.out5
edge CGRA0.PE_9_8.SW0.in5 CGRA0.PE_9_8.SW0.out6
edge CGRA0.PE_9_8.SW0.in5 CGRA0.PE_9_8.SW0.out7
edge CGRA0.PE_9_8.SW0.in5 CGRA0.PE_9_8.SW0.out8
edge CGRA0.PE_9_8.SW0.in6 CGRA0.PE_9_8.SW0.out0
edge CGRA0.PE_9_8.SW0.in6 CGRA0.PE_9_8.SW0.out1
edge CGRA0.PE_9_8.SW0.in6 CGRA0.PE_9_8.SW0.out2
edge CGRA0.PE_9_8.SW0.in6 CGRA0.PE_9_8.SW0.out3
edge CGRA0.PE_9_8.SW0.in6 CGRA0.PE_9_8.SW0.out4
edge CGRA0.PE_9_8.SW0.in6 CGRA0.PE_9_8.SW0.out5
edge CGRA0.PE_9_8.SW0.in6 CGRA0.PE_9_8.SW0.out6
edge CGRA0.PE_9_8.SW0.in6 CGRA0.PE_9_8.SW0.out7
edge CGRA0.PE_9_8.SW0.in6 CGRA0.PE_9_8.SW0.out8
edge CGRA0.PE_9_8.SW0.out0 CGRA0.PE_9_8.out0
edge CGRA0.PE_9_8.SW0.out1 CGRA0.PE_9_8.out1
edge CGRA0.PE_9_8.SW0.out2 CGRA0.PE_9_8.out2
edge CGRA0.PE_9_8.SW0.out3 CGRA0.PE_9_8.out3
edge CGRA0.PE_9_8.SW0.out4 CGRA0.PE_9_8.FULLCONN_ALU0.in0
edge CGRA0.PE_9_8.SW0.out5 CGRA0.PE_9_8.FULLCONN_ALU0.in1
edge CGRA0.PE_9_8.SW0.out5 CGRA0.PE_9_8.REG0.in0
edge CGRA0.PE_9_8.SW0.out6 CGRA0.PE_9_8.FULLCONN_ALU0.in2
edge CGRA0.PE_9_8.SW0.out6 CGRA0.PE_9_8.REG0.in1
edge CGRA0.PE_9_8.SW0.out7 CGRA0.PE_9_8.REG0.in0
edge CGRA0.PE_9_8.SW0.out8 CGRA0.PE_9_8.REG0.in1
edge CGRA0.PE_9_8.FULLCONN_ALU0.in0 CGRA0.PE_9_8.FULLCONN_ALU0.out0
edge CGRA0.PE_9_8.FULLCONN_ALU0.in0 CGRA0.PE_9_8.FULLCONN_ALU0.out1
edge CGRA0.PE_9_8.FULLCONN_ALU0.in0 CGRA0.PE_9_8.FULLCONN_ALU0.out2
edge CGRA0.PE_9_8.FULLCONN_ALU0.in1 CGRA0.PE_9_8.FULLCONN_ALU0.out0
edge CGRA0.PE_9_8.FULLCONN_ALU0.in1 CGRA0.PE_9_8.FULLCONN_ALU0.out1
edge CGRA0.PE_9_8.FULLCONN_ALU0.in1 CGRA0.PE_9_8.FULLCONN_ALU0.out2
edge CGRA0.PE_9_8.FULLCONN_ALU0.in2 CGRA0.PE_9_8.FULLCONN_ALU0.out0
edge CGRA0.PE_9_8.FULLCONN_ALU0.in2 CGRA0.PE_9_8.FULLCONN_ALU0.out1
edge CGRA0.PE_9_8.FULLCONN_ALU0.in2 CGRA0.PE_9_8.FULLCONN_ALU0.out2
edge CGRA0.PE_9_8.FULLCONN_ALU0.in3 CGRA0.PE_9_8.FULLCONN_ALU0.out0
edge CGRA0.PE_9_8.FULLCONN_ALU0.in3 CGRA0.PE_9_8.FULLCONN_ALU0.out1
edge CGRA0.PE_9_8.FULLCONN_ALU0.in3 CGRA0.PE_9_8.FULLCONN_ALU0.out2
edge CGRA0.PE_9_8.FULLCONN_ALU0.out0 CGRA0.PE_9_8.ALU0.in0
edge CGRA0.PE_9_8.FULLCONN_ALU0.out1 CGRA0.PE_9_8.ALU0.in1
edge CGRA0.PE_9_8.FULLCONN_ALU0.out2 CGRA0.PE_9_8.ALU0.in2
edge CGRA0.PE_9_9.in0 CGRA0.PE_9_9.SW0.in0
edge CGRA0.PE_9_9.in1 CGRA0.PE_9_9.SW0.in1
edge CGRA0.PE_9_9.in2 CGRA0.PE_9_9.SW0.in2
edge CGRA0.PE_9_9.in3 CGRA0.PE_9_9.SW0.in3
edge CGRA0.PE_9_9.out0 CGRA0.PE_8_9.in0
edge CGRA0.PE_9_9.out0 CGRA0.mem_0.in36
edge CGRA0.PE_9_9.out0 CGRA0.mem_10.in36
edge CGRA0.PE_9_9.out1 CGRA0.mem_0.in37
edge CGRA0.PE_9_9.out1 CGRA0.mem_10.in37
edge CGRA0.PE_9_9.out2 CGRA0.mem_0.in38
edge CGRA0.PE_9_9.out2 CGRA0.mem_10.in38
edge CGRA0.PE_9_9.out3 CGRA0.PE_9_8.in3
edge CGRA0.PE_9_9.out3 CGRA0.mem_0.in39
edge CGRA0.PE_9_9.out3 CGRA0.mem_10.in39
edge CGRA0.PE_9_9.ALU0 CGRA0.PE_9_9.ALU0.out0
edge CGRA0.PE_9_9.ALU0.in0 CGRA0.PE_9_9.ALU0
edge CGRA0.PE_9_9.ALU0.in1 CGRA0.PE_9_9.ALU0
edge CGRA0.PE_9_9.ALU0.in2 CGRA0.PE_9_9.ALU0
edge CGRA0.PE_9_9.ALU0.out0 CGRA0.PE_9_9.SW0.in4
edge CGRA0.PE_9_9.CONST0 CGRA0.PE_9_9.CONST0.out0
edge CGRA0.PE_9_9.CONST0.in0 CGRA0.PE_9_9.CONST0
edge CGRA0.PE_9_9.CONST0.out0 CGRA0.PE_9_9.SW0.in5
edge CGRA0.PE_9_9.CONST0.out0 CGRA0.PE_9_9.FULLCONN_ALU0.in3
edge CGRA0.PE_9_9.REG0 CGRA0.PE_9_9.REG0.out0
edge CGRA0.PE_9_9.REG0.in0 CGRA0.PE_9_9.REG0
edge CGRA0.PE_9_9.REG0.in1 CGRA0.PE_9_9.REG0
edge CGRA0.PE_9_9.REG0.out0 CGRA0.PE_9_9.SW0.in5
edge CGRA0.PE_9_9.REG0.out0 CGRA0.PE_9_9.SW0.in6
edge CGRA0.PE_9_9.SW0.in0 CGRA0.PE_9_9.SW0.out0
edge CGRA0.PE_9_9.SW0.in0 CGRA0.PE_9_9.SW0.out1
edge CGRA0.PE_9_9.SW0.in0 CGRA0.PE_9_9.SW0.out2
edge CGRA0.PE_9_9.SW0.in0 CGRA0.PE_9_9.SW0.out3
edge CGRA0.PE_9_9.SW0.in0 CGRA0.PE_9_9.SW0.out4
edge CGRA0.PE_9_9.SW0.in0 CGRA0.PE_9_9.SW0.out5
edge CGRA0.PE_9_9.SW0.in0 CGRA0.PE_9_9.SW0.out6
edge CGRA0.PE_9_9.SW0.in0 CGRA0.PE_9_9.SW0.out7
edge CGRA0.PE_9_9.SW0.in0 CGRA0.PE_9_9.SW0.out8
edge CGRA0.PE_9_9.SW0.in0 CGRA0.PE_9_9.SW0.out0
edge CGRA0.PE_9_9.SW0.in0 CGRA0.PE_9_9.SW0.out1
edge CGRA0.PE_9_9.SW0.in0 CGRA0.PE_9_9.SW0.out2
edge CGRA0.PE_9_9.SW0.in0 CGRA0.PE_9_9.SW0.out3
edge CGRA0.PE_9_9.SW0.in1 CGRA0.PE_9_9.SW0.out0
edge CGRA0.PE_9_9.SW0.in1 CGRA0.PE_9_9.SW0.out1
edge CGRA0.PE_9_9.SW0.in1 CGRA0.PE_9_9.SW0.out2
edge CGRA0.PE_9_9.SW0.in1 CGRA0.PE_9_9.SW0.out3
edge CGRA0.PE_9_9.SW0.in1 CGRA0.PE_9_9.SW0.out4
edge CGRA0.PE_9_9.SW0.in1 CGRA0.PE_9_9.SW0.out5
edge CGRA0.PE_9_9.SW0.in1 CGRA0.PE_9_9.SW0.out6
edge CGRA0.PE_9_9.SW0.in1 CGRA0.PE_9_9.SW0.out7
edge CGRA0.PE_9_9.SW0.in1 CGRA0.PE_9_9.SW0.out8
edge CGRA0.PE_9_9.SW0.in1 CGRA0.PE_9_9.SW0.out0
edge CGRA0.PE_9_9.SW0.in1 CGRA0.PE_9_9.SW0.out1
edge CGRA0.PE_9_9.SW0.in1 CGRA0.PE_9_9.SW0.out2
edge CGRA0.PE_9_9.SW0.in1 CGRA0.PE_9_9.SW0.out3
edge CGRA0.PE_9_9.SW0.in2 CGRA0.PE_9_9.SW0.out0
edge CGRA0.PE_9_9.SW0.in2 CGRA0.PE_9_9.SW0.out1
edge CGRA0.PE_9_9.SW0.in2 CGRA0.PE_9_9.SW0.out2
edge CGRA0.PE_9_9.SW0.in2 CGRA0.PE_9_9.SW0.out3
edge CGRA0.PE_9_9.SW0.in2 CGRA0.PE_9_9.SW0.out4
edge CGRA0.PE_9_9.SW0.in2 CGRA0.PE_9_9.SW0.out5
edge CGRA0.PE_9_9.SW0.in2 CGRA0.PE_9_9.SW0.out6
edge CGRA0.PE_9_9.SW0.in2 CGRA0.PE_9_9.SW0.out7
edge CGRA0.PE_9_9.SW0.in2 CGRA0.PE_9_9.SW0.out8
edge CGRA0.PE_9_9.SW0.in2 CGRA0.PE_9_9.SW0.out0
edge CGRA0.PE_9_9.SW0.in2 CGRA0.PE_9_9.SW0.out1
edge CGRA0.PE_9_9.SW0.in2 CGRA0.PE_9_9.SW0.out2
edge CGRA0.PE_9_9.SW0.in2 CGRA0.PE_9_9.SW0.out3
edge CGRA0.PE_9_9.SW0.in3 CGRA0.PE_9_9.SW0.out0
edge CGRA0.PE_9_9.SW0.in3 CGRA0.PE_9_9.SW0.out1
edge CGRA0.PE_9_9.SW0.in3 CGRA0.PE_9_9.SW0.out2
edge CGRA0.PE_9_9.SW0.in3 CGRA0.PE_9_9.SW0.out3
edge CGRA0.PE_9_9.SW0.in3 CGRA0.PE_9_9.SW0.out4
edge CGRA0.PE_9_9.SW0.in3 CGRA0.PE_9_9.SW0.out5
edge CGRA0.PE_9_9.SW0.in3 CGRA0.PE_9_9.SW0.out6
edge CGRA0.PE_9_9.SW0.in3 CGRA0.PE_9_9.SW0.out7
edge CGRA0.PE_9_9.SW0.in3 CGRA0.PE_9_9.SW0.out8
edge CGRA0.PE_9_9.SW0.in3 CGRA0.PE_9_9.SW0.out0
edge CGRA0.PE_9_9.SW0.in3 CGRA0.PE_9_9.SW0.out1
edge CGRA0.PE_9_9.SW0.in3 CGRA0.PE_9_9.SW0.out2
edge CGRA0.PE_9_9.SW0.in3 CGRA0.PE_9_9.SW0.out3
edge CGRA0.PE_9_9.SW0.in4 CGRA0.PE_9_9.SW0.out0
edge CGRA0.PE_9_9.SW0.in4 CGRA0.PE_9_9.SW0.out1
edge CGRA0.PE_9_9.SW0.in4 CGRA0.PE_9_9.SW0.out2
edge CGRA0.PE_9_9.SW0.in4 CGRA0.PE_9_9.SW0.out3
edge CGRA0.PE_9_9.SW0.in4 CGRA0.PE_9_9.SW0.out4
edge CGRA0.PE_9_9.SW0.in4 CGRA0.PE_9_9.SW0.out5
edge CGRA0.PE_9_9.SW0.in4 CGRA0.PE_9_9.SW0.out6
edge CGRA0.PE_9_9.SW0.in4 CGRA0.PE_9_9.SW0.out7
edge CGRA0.PE_9_9.SW0.in4 CGRA0.PE_9_9.SW0.out8
edge CGRA0.PE_9_9.SW0.in5 CGRA0.PE_9_9.SW0.out0
edge CGRA0.PE_9_9.SW0.in5 CGRA0.PE_9_9.SW0.out1
edge CGRA0.PE_9_9.SW0.in5 CGRA0.PE_9_9.SW0.out2
edge CGRA0.PE_9_9.SW0.in5 CGRA0.PE_9_9.SW0.out3
edge CGRA0.PE_9_9.SW0.in5 CGRA0.PE_9_9.SW0.out4
edge CGRA0.PE_9_9.SW0.in5 CGRA0.PE_9_9.SW0.out5
edge CGRA0.PE_9_9.SW0.in5 CGRA0.PE_9_9.SW0.out6
edge CGRA0.PE_9_9.SW0.in5 CGRA0.PE_9_9.SW0.out7
edge CGRA0.PE_9_9.SW0.in5 CGRA0.PE_9_9.SW0.out8
edge CGRA0.PE_9_9.SW0.in6 CGRA0.PE_9_9.SW0.out0
edge CGRA0.PE_9_9.SW0.in6 CGRA0.PE_9_9.SW0.out1
edge CGRA0.PE_9_9.SW0.in6 CGRA0.PE_9_9.SW0.out2
edge CGRA0.PE_9_9.SW0.in6 CGRA0.PE_9_9.SW0.out3
edge CGRA0.PE_9_9.SW0.in6 CGRA0.PE_9_9.SW0.out4
edge CGRA0.PE_9_9.SW0.in6 CGRA0.PE_9_9.SW0.out5
edge CGRA0.PE_9_9.SW0.in6 CGRA0.PE_9_9.SW0.out6
edge CGRA0.PE_9_9.SW0.in6 CGRA0.PE_9_9.SW0.out7
edge CGRA0.PE_9_9.SW0.in6 CGRA0.PE_9_9.SW0.out8
edge CGRA0.PE_9_9.SW0.out0 CGRA0.PE_9_9.out0
edge CGRA0.PE_9_9.SW0.out1 CGRA0.PE_9_9.out1
edge CGRA0.PE_9_9.SW0.out2 CGRA0.PE_9_9.out2
edge CGRA0.PE_9_9.SW0.out3 CGRA0.PE_9_9.out3
edge CGRA0.PE_9_9.SW0.out4 CGRA0.PE_9_9.FULLCONN_ALU0.in0
edge CGRA0.PE_9_9.SW0.out5 CGRA0.PE_9_9.FULLCONN_ALU0.in1
edge CGRA0.PE_9_9.SW0.out5 CGRA0.PE_9_9.REG0.in0
edge CGRA0.PE_9_9.SW0.out6 CGRA0.PE_9_9.FULLCONN_ALU0.in2
edge CGRA0.PE_9_9.SW0.out6 CGRA0.PE_9_9.REG0.in1
edge CGRA0.PE_9_9.SW0.out7 CGRA0.PE_9_9.REG0.in0
edge CGRA0.PE_9_9.SW0.out8 CGRA0.PE_9_9.REG0.in1
edge CGRA0.PE_9_9.FULLCONN_ALU0.in0 CGRA0.PE_9_9.FULLCONN_ALU0.out0
edge CGRA0.PE_9_9.FULLCONN_ALU0.in0 CGRA0.PE_9_9.FULLCONN_ALU0.out1
edge CGRA0.PE_9_9.FULLCONN_ALU0.in0 CGRA0.PE_9_9.FULLCONN_ALU0.out2
edge CGRA0.PE_9_9.FULLCONN_ALU0.in1 CGRA0.PE_9_9.FULLCONN_ALU0.out0
edge CGRA0.PE_9_9.FULLCONN_ALU0.in1 CGRA0.PE_9_9.FULLCONN_ALU0.out1
edge CGRA0.PE_9_9.FULLCONN_ALU0.in1 CGRA0.PE_9_9.FULLCONN_ALU0.out2
edge CGRA0.PE_9_9.FULLCONN_ALU0.in2 CGRA0.PE_9_9.FULLCONN_ALU0.out0
edge CGRA0.PE_9_9.FULLCONN_ALU0.in2 CGRA0.PE_9_9.FULLCONN_ALU0.out1
edge CGRA0.PE_9_9.FULLCONN_ALU0.in2 CGRA0.PE_9_9.FULLCONN_ALU0.out2
edge CGRA0.PE_9_9.FULLCONN_ALU0.in3 CGRA0.PE_9_9.FULLCONN_ALU0.out0
edge CGRA0.PE_9_9.FULLCONN_ALU0.in3 CGRA0.PE_9_9.FULLCONN_ALU0.out1
edge CGRA0.PE_9_9.FULLCONN_ALU0.in3 CGRA0.PE_9_9.FULLCONN_ALU0.out2
edge CGRA0.PE_9_9.FULLCONN_ALU0.out0 CGRA0.PE_9_9.ALU0.in0
edge CGRA0.PE_9_9.FULLCONN_ALU0.out1 CGRA0.PE_9_9.ALU0.in1
edge CGRA0.PE_9_9.FULLCONN_ALU0.out2 CGRA0.PE_9_9.ALU0.in2
edge CGRA0.mem_0.in0 CGRA0.mem_0.SW_0.in0
edge CGRA0.mem_0.in1 CGRA0.mem_0.SW_0.in1
edge CGRA0.mem_0.in2 CGRA0.mem_0.SW_0.in2
edge CGRA0.mem_0.in3 CGRA0.mem_0.SW_0.in3
edge CGRA0.mem_0.in4 CGRA0.mem_0.SW_1.in0
edge CGRA0.mem_0.in5 CGRA0.mem_0.SW_1.in1
edge CGRA0.mem_0.in6 CGRA0.mem_0.SW_1.in2
edge CGRA0.mem_0.in7 CGRA0.mem_0.SW_1.in3
edge CGRA0.mem_0.in8 CGRA0.mem_0.SW_2.in0
edge CGRA0.mem_0.in9 CGRA0.mem_0.SW_2.in1
edge CGRA0.mem_0.in10 CGRA0.mem_0.SW_2.in2
edge CGRA0.mem_0.in11 CGRA0.mem_0.SW_2.in3
edge CGRA0.mem_0.in12 CGRA0.mem_0.SW_3.in0
edge CGRA0.mem_0.in13 CGRA0.mem_0.SW_3.in1
edge CGRA0.mem_0.in14 CGRA0.mem_0.SW_3.in2
edge CGRA0.mem_0.in15 CGRA0.mem_0.SW_3.in3
edge CGRA0.mem_0.in16 CGRA0.mem_0.SW_4.in0
edge CGRA0.mem_0.in17 CGRA0.mem_0.SW_4.in1
edge CGRA0.mem_0.in18 CGRA0.mem_0.SW_4.in2
edge CGRA0.mem_0.in19 CGRA0.mem_0.SW_4.in3
edge CGRA0.mem_0.in20 CGRA0.mem_0.SW_5.in0
edge CGRA0.mem_0.in21 CGRA0.mem_0.SW_5.in1
edge CGRA0.mem_0.in22 CGRA0.mem_0.SW_5.in2
edge CGRA0.mem_0.in23 CGRA0.mem_0.SW_5.in3
edge CGRA0.mem_0.in24 CGRA0.mem_0.SW_6.in0
edge CGRA0.mem_0.in25 CGRA0.mem_0.SW_6.in1
edge CGRA0.mem_0.in26 CGRA0.mem_0.SW_6.in2
edge CGRA0.mem_0.in27 CGRA0.mem_0.SW_6.in3
edge CGRA0.mem_0.in28 CGRA0.mem_0.SW_7.in0
edge CGRA0.mem_0.in29 CGRA0.mem_0.SW_7.in1
edge CGRA0.mem_0.in30 CGRA0.mem_0.SW_7.in2
edge CGRA0.mem_0.in31 CGRA0.mem_0.SW_7.in3
edge CGRA0.mem_0.in32 CGRA0.mem_0.SW_8.in0
edge CGRA0.mem_0.in33 CGRA0.mem_0.SW_8.in1
edge CGRA0.mem_0.in34 CGRA0.mem_0.SW_8.in2
edge CGRA0.mem_0.in35 CGRA0.mem_0.SW_8.in3
edge CGRA0.mem_0.in36 CGRA0.mem_0.SW_9.in0
edge CGRA0.mem_0.in37 CGRA0.mem_0.SW_9.in1
edge CGRA0.mem_0.in38 CGRA0.mem_0.SW_9.in2
edge CGRA0.mem_0.in39 CGRA0.mem_0.SW_9.in3
edge CGRA0.mem_0.out0 CGRA0.PE_0_0.in2
edge CGRA0.mem_0.out0 CGRA0.PE_0_1.in2
edge CGRA0.mem_0.out0 CGRA0.PE_0_2.in2
edge CGRA0.mem_0.out0 CGRA0.PE_0_3.in2
edge CGRA0.mem_0.out0 CGRA0.PE_0_4.in2
edge CGRA0.mem_0.out0 CGRA0.PE_0_5.in2
edge CGRA0.mem_0.out0 CGRA0.PE_0_6.in2
edge CGRA0.mem_0.out0 CGRA0.PE_0_7.in2
edge CGRA0.mem_0.out0 CGRA0.PE_0_8.in2
edge CGRA0.mem_0.out0 CGRA0.PE_0_9.in2
edge CGRA0.mem_0.out1 CGRA0.PE_1_0.in2
edge CGRA0.mem_0.out1 CGRA0.PE_1_1.in2
edge CGRA0.mem_0.out1 CGRA0.PE_1_2.in2
edge CGRA0.mem_0.out1 CGRA0.PE_1_3.in2
edge CGRA0.mem_0.out1 CGRA0.PE_1_4.in2
edge CGRA0.mem_0.out1 CGRA0.PE_1_5.in2
edge CGRA0.mem_0.out1 CGRA0.PE_1_6.in2
edge CGRA0.mem_0.out1 CGRA0.PE_1_7.in2
edge CGRA0.mem_0.out1 CGRA0.PE_1_8.in2
edge CGRA0.mem_0.out1 CGRA0.PE_1_9.in2
edge CGRA0.mem_0.out2 CGRA0.PE_2_0.in2
edge CGRA0.mem_0.out2 CGRA0.PE_2_1.in2
edge CGRA0.mem_0.out2 CGRA0.PE_2_2.in2
edge CGRA0.mem_0.out2 CGRA0.PE_2_3.in2
edge CGRA0.mem_0.out2 CGRA0.PE_2_4.in2
edge CGRA0.mem_0.out2 CGRA0.PE_2_5.in2
edge CGRA0.mem_0.out2 CGRA0.PE_2_6.in2
edge CGRA0.mem_0.out2 CGRA0.PE_2_7.in2
edge CGRA0.mem_0.out2 CGRA0.PE_2_8.in2
edge CGRA0.mem_0.out2 CGRA0.PE_2_9.in2
edge CGRA0.mem_0.out3 CGRA0.PE_3_0.in2
edge CGRA0.mem_0.out3 CGRA0.PE_3_1.in2
edge CGRA0.mem_0.out3 CGRA0.PE_3_2.in2
edge CGRA0.mem_0.out3 CGRA0.PE_3_3.in2
edge CGRA0.mem_0.out3 CGRA0.PE_3_4.in2
edge CGRA0.mem_0.out3 CGRA0.PE_3_5.in2
edge CGRA0.mem_0.out3 CGRA0.PE_3_6.in2
edge CGRA0.mem_0.out3 CGRA0.PE_3_7.in2
edge CGRA0.mem_0.out3 CGRA0.PE_3_8.in2
edge CGRA0.mem_0.out3 CGRA0.PE_3_9.in2
edge CGRA0.mem_0.out4 CGRA0.PE_4_0.in2
edge CGRA0.mem_0.out4 CGRA0.PE_4_1.in2
edge CGRA0.mem_0.out4 CGRA0.PE_4_2.in2
edge CGRA0.mem_0.out4 CGRA0.PE_4_3.in2
edge CGRA0.mem_0.out4 CGRA0.PE_4_4.in2
edge CGRA0.mem_0.out4 CGRA0.PE_4_5.in2
edge CGRA0.mem_0.out4 CGRA0.PE_4_6.in2
edge CGRA0.mem_0.out4 CGRA0.PE_4_7.in2
edge CGRA0.mem_0.out4 CGRA0.PE_4_8.in2
edge CGRA0.mem_0.out4 CGRA0.PE_4_9.in2
edge CGRA0.mem_0.out5 CGRA0.PE_5_0.in2
edge CGRA0.mem_0.out5 CGRA0.PE_5_1.in2
edge CGRA0.mem_0.out5 CGRA0.PE_5_2.in2
edge CGRA0.mem_0.out5 CGRA0.PE_5_3.in2
edge CGRA0.mem_0.out5 CGRA0.PE_5_4.in2
edge CGRA0.mem_0.out5 CGRA0.PE_5_5.in2
edge CGRA0.mem_0.out5 CGRA0.PE_5_6.in2
edge CGRA0.mem_0.out5 CGRA0.PE_5_7.in2
edge CGRA0.mem_0.out5 CGRA0.PE_5_8.in2
edge CGRA0.mem_0.out5 CGRA0.PE_5_9.in2
edge CGRA0.mem_0.out6 CGRA0.PE_6_0.in2
edge CGRA0.mem_0.out6 CGRA0.PE_6_1.in2
edge CGRA0.mem_0.out6 CGRA0.PE_6_2.in2
edge CGRA0.mem_0.out6 CGRA0.PE_6_3.in2
edge CGRA0.mem_0.out6 CGRA0.PE_6_4.in2
edge CGRA0.mem_0.out6 CGRA0.PE_6_5.in2
edge CGRA0.mem_0.out6 CGRA0.PE_6_6.in2
edge CGRA0.mem_0.out6 CGRA0.PE_6_7.in2
edge CGRA0.mem_0.out6 CGRA0.PE_6_8.in2
edge CGRA0.mem_0.out6 CGRA0.PE_6_9.in2
edge CGRA0.mem_0.out7 CGRA0.PE_7_0.in2
edge CGRA0.mem_0.out7 CGRA0.PE_7_1.in2
edge CGRA0.mem_0.out7 CGRA0.PE_7_2.in2
edge CGRA0.mem_0.out7 CGRA0.PE_7_3.in2
edge CGRA0.mem_0.out7 CGRA0.PE_7_4.in2
edge CGRA0.mem_0.out7 CGRA0.PE_7_5.in2
edge CGRA0.mem_0.out7 CGRA0.PE_7_6.in2
edge CGRA0.mem_0.out7 CGRA0.PE_7_7.in2
edge CGRA0.mem_0.out7 CGRA0.PE_7_8.in2
edge CGRA0.mem_0.out7 CGRA0.PE_7_9.in2
edge CGRA0.mem_0.out8 CGRA0.PE_8_0.in2
edge CGRA0.mem_0.out8 CGRA0.PE_8_1.in2
edge CGRA0.mem_0.out8 CGRA0.PE_8_2.in2
edge CGRA0.mem_0.out8 CGRA0.PE_8_3.in2
edge CGRA0.mem_0.out8 CGRA0.PE_8_4.in2
edge CGRA0.mem_0.out8 CGRA0.PE_8_5.in2
edge CGRA0.mem_0.out8 CGRA0.PE_8_6.in2
edge CGRA0.mem_0.out8 CGRA0.PE_8_7.in2
edge CGRA0.mem_0.out8 CGRA0.PE_8_8.in2
edge CGRA0.mem_0.out8 CGRA0.PE_8_9.in2
edge CGRA0.mem_0.out9 CGRA0.PE_9_0.in2
edge CGRA0.mem_0.out9 CGRA0.PE_9_1.in2
edge CGRA0.mem_0.out9 CGRA0.PE_9_2.in2
edge CGRA0.mem_0.out9 CGRA0.PE_9_3.in2
edge CGRA0.mem_0.out9 CGRA0.PE_9_4.in2
edge CGRA0.mem_0.out9 CGRA0.PE_9_5.in2
edge CGRA0.mem_0.out9 CGRA0.PE_9_6.in2
edge CGRA0.mem_0.out9 CGRA0.PE_9_7.in2
edge CGRA0.mem_0.out9 CGRA0.PE_9_8.in2
edge CGRA0.mem_0.out9 CGRA0.PE_9_9.in2
edge CGRA0.mem_0.MEM0 CGRA0.mem_0.MEM0.out0
edge CGRA0.mem_0.MEM0.in0 CGRA0.mem_0.MEM0
edge CGRA0.mem_0.MEM0.in1 CGRA0.mem_0.MEM0
edge CGRA0.mem_0.MEM0.in2 CGRA0.mem_0.MEM0
edge CGRA0.mem_0.MEM0.out0 CGRA0.mem_0.SW_0.in4
edge CGRA0.mem_0.MEM0.out0 CGRA0.mem_0.out0
edge CGRA0.mem_0.MEM1 CGRA0.mem_0.MEM1.out0
edge CGRA0.mem_0.MEM1.in0 CGRA0.mem_0.MEM1
edge CGRA0.mem_0.MEM1.in1 CGRA0.mem_0.MEM1
edge CGRA0.mem_0.MEM1.in2 CGRA0.mem_0.MEM1
edge CGRA0.mem_0.MEM1.out0 CGRA0.mem_0.SW_1.in4
edge CGRA0.mem_0.MEM1.out0 CGRA0.mem_0.out1
edge CGRA0.mem_0.MEM2 CGRA0.mem_0.MEM2.out0
edge CGRA0.mem_0.MEM2.in0 CGRA0.mem_0.MEM2
edge CGRA0.mem_0.MEM2.in1 CGRA0.mem_0.MEM2
edge CGRA0.mem_0.MEM2.in2 CGRA0.mem_0.MEM2
edge CGRA0.mem_0.MEM2.out0 CGRA0.mem_0.SW_2.in4
edge CGRA0.mem_0.MEM2.out0 CGRA0.mem_0.out2
edge CGRA0.mem_0.MEM3 CGRA0.mem_0.MEM3.out0
edge CGRA0.mem_0.MEM3.in0 CGRA0.mem_0.MEM3
edge CGRA0.mem_0.MEM3.in1 CGRA0.mem_0.MEM3
edge CGRA0.mem_0.MEM3.in2 CGRA0.mem_0.MEM3
edge CGRA0.mem_0.MEM3.out0 CGRA0.mem_0.SW_3.in4
edge CGRA0.mem_0.MEM3.out0 CGRA0.mem_0.out3
edge CGRA0.mem_0.MEM4 CGRA0.mem_0.MEM4.out0
edge CGRA0.mem_0.MEM4.in0 CGRA0.mem_0.MEM4
edge CGRA0.mem_0.MEM4.in1 CGRA0.mem_0.MEM4
edge CGRA0.mem_0.MEM4.in2 CGRA0.mem_0.MEM4
edge CGRA0.mem_0.MEM4.out0 CGRA0.mem_0.SW_4.in4
edge CGRA0.mem_0.MEM4.out0 CGRA0.mem_0.out4
edge CGRA0.mem_0.MEM5 CGRA0.mem_0.MEM5.out0
edge CGRA0.mem_0.MEM5.in0 CGRA0.mem_0.MEM5
edge CGRA0.mem_0.MEM5.in1 CGRA0.mem_0.MEM5
edge CGRA0.mem_0.MEM5.in2 CGRA0.mem_0.MEM5
edge CGRA0.mem_0.MEM5.out0 CGRA0.mem_0.SW_5.in4
edge CGRA0.mem_0.MEM5.out0 CGRA0.mem_0.out5
edge CGRA0.mem_0.MEM6 CGRA0.mem_0.MEM6.out0
edge CGRA0.mem_0.MEM6.in0 CGRA0.mem_0.MEM6
edge CGRA0.mem_0.MEM6.in1 CGRA0.mem_0.MEM6
edge CGRA0.mem_0.MEM6.in2 CGRA0.mem_0.MEM6
edge CGRA0.mem_0.MEM6.out0 CGRA0.mem_0.SW_6.in4
edge CGRA0.mem_0.MEM6.out0 CGRA0.mem_0.out6
edge CGRA0.mem_0.MEM7 CGRA0.mem_0.MEM7.out0
edge CGRA0.mem_0.MEM7.in0 CGRA0.mem_0.MEM7
edge CGRA0.mem_0.MEM7.in1 CGRA0.mem_0.MEM7
edge CGRA0.mem_0.MEM7.in2 CGRA0.mem_0.MEM7
edge CGRA0.mem_0.MEM7.out0 CGRA0.mem_0.SW_7.in4
edge CGRA0.mem_0.MEM7.out0 CGRA0.mem_0.out7
edge CGRA0.mem_0.MEM8 CGRA0.mem_0.MEM8.out0
edge CGRA0.mem_0.MEM8.in0 CGRA0.mem_0.MEM8
edge CGRA0.mem_0.MEM8.in1 CGRA0.mem_0.MEM8
edge CGRA0.mem_0.MEM8.in2 CGRA0.mem_0.MEM8
edge CGRA0.mem_0.MEM8.out0 CGRA0.mem_0.SW_8.in4
edge CGRA0.mem_0.MEM8.out0 CGRA0.mem_0.out8
edge CGRA0.mem_0.MEM9 CGRA0.mem_0.MEM9.out0
edge CGRA0.mem_0.MEM9.in0 CGRA0.mem_0.MEM9
edge CGRA0.mem_0.MEM9.in1 CGRA0.mem_0.MEM9
edge CGRA0.mem_0.MEM9.in2 CGRA0.mem_0.MEM9
edge CGRA0.mem_0.MEM9.out0 CGRA0.mem_0.SW_9.in4
edge CGRA0.mem_0.MEM9.out0 CGRA0.mem_0.out9
edge CGRA0.mem_0.SW_0.in0 CGRA0.mem_0.SW_0.out0
edge CGRA0.mem_0.SW_0.in1 CGRA0.mem_0.SW_0.out0
edge CGRA0.mem_0.SW_0.in2 CGRA0.mem_0.SW_0.out0
edge CGRA0.mem_0.SW_0.in3 CGRA0.mem_0.SW_0.out0
edge CGRA0.mem_0.SW_0.in4 CGRA0.mem_0.SW_0.out0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_0_to_in0.in0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_0_to_in1.in0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_0_to_in2.in0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_1_to_in0.in0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_1_to_in1.in0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_1_to_in2.in0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_2_to_in0.in0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_2_to_in1.in0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_2_to_in2.in0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_3_to_in0.in0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_3_to_in1.in0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_3_to_in2.in0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_4_to_in0.in0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_4_to_in1.in0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_4_to_in2.in0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_5_to_in0.in0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_5_to_in1.in0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_5_to_in2.in0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_6_to_in0.in0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_6_to_in1.in0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_6_to_in2.in0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_7_to_in0.in0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_7_to_in1.in0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_7_to_in2.in0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_8_to_in0.in0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_8_to_in1.in0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_8_to_in2.in0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_9_to_in0.in0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_9_to_in1.in0
edge CGRA0.mem_0.SW_0.out0 CGRA0.mem_0.SW_9_to_in2.in0
edge CGRA0.mem_0.SW_1.in0 CGRA0.mem_0.SW_1.out0
edge CGRA0.mem_0.SW_1.in1 CGRA0.mem_0.SW_1.out0
edge CGRA0.mem_0.SW_1.in2 CGRA0.mem_0.SW_1.out0
edge CGRA0.mem_0.SW_1.in3 CGRA0.mem_0.SW_1.out0
edge CGRA0.mem_0.SW_1.in4 CGRA0.mem_0.SW_1.out0
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_0_to_in0.in1
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_0_to_in1.in1
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_0_to_in2.in1
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_1_to_in0.in1
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_1_to_in1.in1
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_1_to_in2.in1
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_2_to_in0.in1
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_2_to_in1.in1
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_2_to_in2.in1
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_3_to_in0.in1
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_3_to_in1.in1
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_3_to_in2.in1
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_4_to_in0.in1
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_4_to_in1.in1
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_4_to_in2.in1
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_5_to_in0.in1
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_5_to_in1.in1
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_5_to_in2.in1
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_6_to_in0.in1
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_6_to_in1.in1
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_6_to_in2.in1
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_7_to_in0.in1
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_7_to_in1.in1
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_7_to_in2.in1
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_8_to_in0.in1
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_8_to_in1.in1
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_8_to_in2.in1
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_9_to_in0.in1
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_9_to_in1.in1
edge CGRA0.mem_0.SW_1.out0 CGRA0.mem_0.SW_9_to_in2.in1
edge CGRA0.mem_0.SW_2.in0 CGRA0.mem_0.SW_2.out0
edge CGRA0.mem_0.SW_2.in1 CGRA0.mem_0.SW_2.out0
edge CGRA0.mem_0.SW_2.in2 CGRA0.mem_0.SW_2.out0
edge CGRA0.mem_0.SW_2.in3 CGRA0.mem_0.SW_2.out0
edge CGRA0.mem_0.SW_2.in4 CGRA0.mem_0.SW_2.out0
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_0_to_in0.in2
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_0_to_in1.in2
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_0_to_in2.in2
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_1_to_in0.in2
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_1_to_in1.in2
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_1_to_in2.in2
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_2_to_in0.in2
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_2_to_in1.in2
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_2_to_in2.in2
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_3_to_in0.in2
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_3_to_in1.in2
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_3_to_in2.in2
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_4_to_in0.in2
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_4_to_in1.in2
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_4_to_in2.in2
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_5_to_in0.in2
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_5_to_in1.in2
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_5_to_in2.in2
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_6_to_in0.in2
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_6_to_in1.in2
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_6_to_in2.in2
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_7_to_in0.in2
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_7_to_in1.in2
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_7_to_in2.in2
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_8_to_in0.in2
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_8_to_in1.in2
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_8_to_in2.in2
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_9_to_in0.in2
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_9_to_in1.in2
edge CGRA0.mem_0.SW_2.out0 CGRA0.mem_0.SW_9_to_in2.in2
edge CGRA0.mem_0.SW_3.in0 CGRA0.mem_0.SW_3.out0
edge CGRA0.mem_0.SW_3.in1 CGRA0.mem_0.SW_3.out0
edge CGRA0.mem_0.SW_3.in2 CGRA0.mem_0.SW_3.out0
edge CGRA0.mem_0.SW_3.in3 CGRA0.mem_0.SW_3.out0
edge CGRA0.mem_0.SW_3.in4 CGRA0.mem_0.SW_3.out0
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_0_to_in0.in3
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_0_to_in1.in3
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_0_to_in2.in3
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_1_to_in0.in3
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_1_to_in1.in3
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_1_to_in2.in3
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_2_to_in0.in3
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_2_to_in1.in3
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_2_to_in2.in3
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_3_to_in0.in3
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_3_to_in1.in3
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_3_to_in2.in3
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_4_to_in0.in3
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_4_to_in1.in3
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_4_to_in2.in3
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_5_to_in0.in3
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_5_to_in1.in3
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_5_to_in2.in3
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_6_to_in0.in3
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_6_to_in1.in3
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_6_to_in2.in3
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_7_to_in0.in3
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_7_to_in1.in3
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_7_to_in2.in3
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_8_to_in0.in3
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_8_to_in1.in3
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_8_to_in2.in3
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_9_to_in0.in3
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_9_to_in1.in3
edge CGRA0.mem_0.SW_3.out0 CGRA0.mem_0.SW_9_to_in2.in3
edge CGRA0.mem_0.SW_4.in0 CGRA0.mem_0.SW_4.out0
edge CGRA0.mem_0.SW_4.in1 CGRA0.mem_0.SW_4.out0
edge CGRA0.mem_0.SW_4.in2 CGRA0.mem_0.SW_4.out0
edge CGRA0.mem_0.SW_4.in3 CGRA0.mem_0.SW_4.out0
edge CGRA0.mem_0.SW_4.in4 CGRA0.mem_0.SW_4.out0
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_0_to_in0.in4
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_0_to_in1.in4
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_0_to_in2.in4
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_1_to_in0.in4
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_1_to_in1.in4
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_1_to_in2.in4
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_2_to_in0.in4
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_2_to_in1.in4
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_2_to_in2.in4
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_3_to_in0.in4
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_3_to_in1.in4
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_3_to_in2.in4
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_4_to_in0.in4
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_4_to_in1.in4
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_4_to_in2.in4
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_5_to_in0.in4
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_5_to_in1.in4
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_5_to_in2.in4
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_6_to_in0.in4
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_6_to_in1.in4
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_6_to_in2.in4
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_7_to_in0.in4
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_7_to_in1.in4
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_7_to_in2.in4
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_8_to_in0.in4
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_8_to_in1.in4
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_8_to_in2.in4
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_9_to_in0.in4
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_9_to_in1.in4
edge CGRA0.mem_0.SW_4.out0 CGRA0.mem_0.SW_9_to_in2.in4
edge CGRA0.mem_0.SW_5.in0 CGRA0.mem_0.SW_5.out0
edge CGRA0.mem_0.SW_5.in1 CGRA0.mem_0.SW_5.out0
edge CGRA0.mem_0.SW_5.in2 CGRA0.mem_0.SW_5.out0
edge CGRA0.mem_0.SW_5.in3 CGRA0.mem_0.SW_5.out0
edge CGRA0.mem_0.SW_5.in4 CGRA0.mem_0.SW_5.out0
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_0_to_in0.in5
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_0_to_in1.in5
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_0_to_in2.in5
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_1_to_in0.in5
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_1_to_in1.in5
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_1_to_in2.in5
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_2_to_in0.in5
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_2_to_in1.in5
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_2_to_in2.in5
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_3_to_in0.in5
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_3_to_in1.in5
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_3_to_in2.in5
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_4_to_in0.in5
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_4_to_in1.in5
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_4_to_in2.in5
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_5_to_in0.in5
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_5_to_in1.in5
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_5_to_in2.in5
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_6_to_in0.in5
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_6_to_in1.in5
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_6_to_in2.in5
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_7_to_in0.in5
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_7_to_in1.in5
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_7_to_in2.in5
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_8_to_in0.in5
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_8_to_in1.in5
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_8_to_in2.in5
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_9_to_in0.in5
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_9_to_in1.in5
edge CGRA0.mem_0.SW_5.out0 CGRA0.mem_0.SW_9_to_in2.in5
edge CGRA0.mem_0.SW_6.in0 CGRA0.mem_0.SW_6.out0
edge CGRA0.mem_0.SW_6.in1 CGRA0.mem_0.SW_6.out0
edge CGRA0.mem_0.SW_6.in2 CGRA0.mem_0.SW_6.out0
edge CGRA0.mem_0.SW_6.in3 CGRA0.mem_0.SW_6.out0
edge CGRA0.mem_0.SW_6.in4 CGRA0.mem_0.SW_6.out0
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_0_to_in0.in6
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_0_to_in1.in6
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_0_to_in2.in6
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_1_to_in0.in6
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_1_to_in1.in6
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_1_to_in2.in6
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_2_to_in0.in6
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_2_to_in1.in6
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_2_to_in2.in6
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_3_to_in0.in6
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_3_to_in1.in6
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_3_to_in2.in6
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_4_to_in0.in6
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_4_to_in1.in6
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_4_to_in2.in6
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_5_to_in0.in6
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_5_to_in1.in6
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_5_to_in2.in6
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_6_to_in0.in6
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_6_to_in1.in6
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_6_to_in2.in6
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_7_to_in0.in6
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_7_to_in1.in6
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_7_to_in2.in6
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_8_to_in0.in6
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_8_to_in1.in6
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_8_to_in2.in6
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_9_to_in0.in6
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_9_to_in1.in6
edge CGRA0.mem_0.SW_6.out0 CGRA0.mem_0.SW_9_to_in2.in6
edge CGRA0.mem_0.SW_7.in0 CGRA0.mem_0.SW_7.out0
edge CGRA0.mem_0.SW_7.in1 CGRA0.mem_0.SW_7.out0
edge CGRA0.mem_0.SW_7.in2 CGRA0.mem_0.SW_7.out0
edge CGRA0.mem_0.SW_7.in3 CGRA0.mem_0.SW_7.out0
edge CGRA0.mem_0.SW_7.in4 CGRA0.mem_0.SW_7.out0
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_0_to_in0.in7
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_0_to_in1.in7
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_0_to_in2.in7
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_1_to_in0.in7
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_1_to_in1.in7
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_1_to_in2.in7
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_2_to_in0.in7
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_2_to_in1.in7
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_2_to_in2.in7
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_3_to_in0.in7
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_3_to_in1.in7
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_3_to_in2.in7
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_4_to_in0.in7
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_4_to_in1.in7
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_4_to_in2.in7
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_5_to_in0.in7
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_5_to_in1.in7
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_5_to_in2.in7
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_6_to_in0.in7
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_6_to_in1.in7
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_6_to_in2.in7
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_7_to_in0.in7
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_7_to_in1.in7
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_7_to_in2.in7
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_8_to_in0.in7
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_8_to_in1.in7
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_8_to_in2.in7
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_9_to_in0.in7
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_9_to_in1.in7
edge CGRA0.mem_0.SW_7.out0 CGRA0.mem_0.SW_9_to_in2.in7
edge CGRA0.mem_0.SW_8.in0 CGRA0.mem_0.SW_8.out0
edge CGRA0.mem_0.SW_8.in1 CGRA0.mem_0.SW_8.out0
edge CGRA0.mem_0.SW_8.in2 CGRA0.mem_0.SW_8.out0
edge CGRA0.mem_0.SW_8.in3 CGRA0.mem_0.SW_8.out0
edge CGRA0.mem_0.SW_8.in4 CGRA0.mem_0.SW_8.out0
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_0_to_in0.in8
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_0_to_in1.in8
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_0_to_in2.in8
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_1_to_in0.in8
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_1_to_in1.in8
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_1_to_in2.in8
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_2_to_in0.in8
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_2_to_in1.in8
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_2_to_in2.in8
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_3_to_in0.in8
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_3_to_in1.in8
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_3_to_in2.in8
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_4_to_in0.in8
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_4_to_in1.in8
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_4_to_in2.in8
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_5_to_in0.in8
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_5_to_in1.in8
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_5_to_in2.in8
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_6_to_in0.in8
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_6_to_in1.in8
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_6_to_in2.in8
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_7_to_in0.in8
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_7_to_in1.in8
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_7_to_in2.in8
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_8_to_in0.in8
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_8_to_in1.in8
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_8_to_in2.in8
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_9_to_in0.in8
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_9_to_in1.in8
edge CGRA0.mem_0.SW_8.out0 CGRA0.mem_0.SW_9_to_in2.in8
edge CGRA0.mem_0.SW_9.in0 CGRA0.mem_0.SW_9.out0
edge CGRA0.mem_0.SW_9.in1 CGRA0.mem_0.SW_9.out0
edge CGRA0.mem_0.SW_9.in2 CGRA0.mem_0.SW_9.out0
edge CGRA0.mem_0.SW_9.in3 CGRA0.mem_0.SW_9.out0
edge CGRA0.mem_0.SW_9.in4 CGRA0.mem_0.SW_9.out0
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_0_to_in0.in9
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_0_to_in1.in9
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_0_to_in2.in9
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_1_to_in0.in9
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_1_to_in1.in9
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_1_to_in2.in9
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_2_to_in0.in9
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_2_to_in1.in9
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_2_to_in2.in9
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_3_to_in0.in9
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_3_to_in1.in9
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_3_to_in2.in9
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_4_to_in0.in9
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_4_to_in1.in9
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_4_to_in2.in9
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_5_to_in0.in9
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_5_to_in1.in9
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_5_to_in2.in9
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_6_to_in0.in9
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_6_to_in1.in9
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_6_to_in2.in9
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_7_to_in0.in9
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_7_to_in1.in9
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_7_to_in2.in9
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_8_to_in0.in9
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_8_to_in1.in9
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_8_to_in2.in9
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_9_to_in0.in9
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_9_to_in1.in9
edge CGRA0.mem_0.SW_9.out0 CGRA0.mem_0.SW_9_to_in2.in9
edge CGRA0.mem_0.SW_0_to_in0.in0 CGRA0.mem_0.SW_0_to_in0.out0
edge CGRA0.mem_0.SW_0_to_in0.in1 CGRA0.mem_0.SW_0_to_in0.out0
edge CGRA0.mem_0.SW_0_to_in0.in2 CGRA0.mem_0.SW_0_to_in0.out0
edge CGRA0.mem_0.SW_0_to_in0.in3 CGRA0.mem_0.SW_0_to_in0.out0
edge CGRA0.mem_0.SW_0_to_in0.in4 CGRA0.mem_0.SW_0_to_in0.out0
edge CGRA0.mem_0.SW_0_to_in0.in5 CGRA0.mem_0.SW_0_to_in0.out0
edge CGRA0.mem_0.SW_0_to_in0.in6 CGRA0.mem_0.SW_0_to_in0.out0
edge CGRA0.mem_0.SW_0_to_in0.in7 CGRA0.mem_0.SW_0_to_in0.out0
edge CGRA0.mem_0.SW_0_to_in0.in8 CGRA0.mem_0.SW_0_to_in0.out0
edge CGRA0.mem_0.SW_0_to_in0.in9 CGRA0.mem_0.SW_0_to_in0.out0
edge CGRA0.mem_0.SW_0_to_in0.out0 CGRA0.mem_0.MEM0.in0
edge CGRA0.mem_0.SW_0_to_in1.in0 CGRA0.mem_0.SW_0_to_in1.out0
edge CGRA0.mem_0.SW_0_to_in1.in1 CGRA0.mem_0.SW_0_to_in1.out0
edge CGRA0.mem_0.SW_0_to_in1.in2 CGRA0.mem_0.SW_0_to_in1.out0
edge CGRA0.mem_0.SW_0_to_in1.in3 CGRA0.mem_0.SW_0_to_in1.out0
edge CGRA0.mem_0.SW_0_to_in1.in4 CGRA0.mem_0.SW_0_to_in1.out0
edge CGRA0.mem_0.SW_0_to_in1.in5 CGRA0.mem_0.SW_0_to_in1.out0
edge CGRA0.mem_0.SW_0_to_in1.in6 CGRA0.mem_0.SW_0_to_in1.out0
edge CGRA0.mem_0.SW_0_to_in1.in7 CGRA0.mem_0.SW_0_to_in1.out0
edge CGRA0.mem_0.SW_0_to_in1.in8 CGRA0.mem_0.SW_0_to_in1.out0
edge CGRA0.mem_0.SW_0_to_in1.in9 CGRA0.mem_0.SW_0_to_in1.out0
edge CGRA0.mem_0.SW_0_to_in1.out0 CGRA0.mem_0.MEM0.in1
edge CGRA0.mem_0.SW_0_to_in2.in0 CGRA0.mem_0.SW_0_to_in2.out0
edge CGRA0.mem_0.SW_0_to_in2.in1 CGRA0.mem_0.SW_0_to_in2.out0
edge CGRA0.mem_0.SW_0_to_in2.in2 CGRA0.mem_0.SW_0_to_in2.out0
edge CGRA0.mem_0.SW_0_to_in2.in3 CGRA0.mem_0.SW_0_to_in2.out0
edge CGRA0.mem_0.SW_0_to_in2.in4 CGRA0.mem_0.SW_0_to_in2.out0
edge CGRA0.mem_0.SW_0_to_in2.in5 CGRA0.mem_0.SW_0_to_in2.out0
edge CGRA0.mem_0.SW_0_to_in2.in6 CGRA0.mem_0.SW_0_to_in2.out0
edge CGRA0.mem_0.SW_0_to_in2.in7 CGRA0.mem_0.SW_0_to_in2.out0
edge CGRA0.mem_0.SW_0_to_in2.in8 CGRA0.mem_0.SW_0_to_in2.out0
edge CGRA0.mem_0.SW_0_to_in2.in9 CGRA0.mem_0.SW_0_to_in2.out0
edge CGRA0.mem_0.SW_0_to_in2.out0 CGRA0.mem_0.MEM0.in2
edge CGRA0.mem_0.SW_1_to_in0.in0 CGRA0.mem_0.SW_1_to_in0.out0
edge CGRA0.mem_0.SW_1_to_in0.in1 CGRA0.mem_0.SW_1_to_in0.out0
edge CGRA0.mem_0.SW_1_to_in0.in2 CGRA0.mem_0.SW_1_to_in0.out0
edge CGRA0.mem_0.SW_1_to_in0.in3 CGRA0.mem_0.SW_1_to_in0.out0
edge CGRA0.mem_0.SW_1_to_in0.in4 CGRA0.mem_0.SW_1_to_in0.out0
edge CGRA0.mem_0.SW_1_to_in0.in5 CGRA0.mem_0.SW_1_to_in0.out0
edge CGRA0.mem_0.SW_1_to_in0.in6 CGRA0.mem_0.SW_1_to_in0.out0
edge CGRA0.mem_0.SW_1_to_in0.in7 CGRA0.mem_0.SW_1_to_in0.out0
edge CGRA0.mem_0.SW_1_to_in0.in8 CGRA0.mem_0.SW_1_to_in0.out0
edge CGRA0.mem_0.SW_1_to_in0.in9 CGRA0.mem_0.SW_1_to_in0.out0
edge CGRA0.mem_0.SW_1_to_in0.out0 CGRA0.mem_0.MEM1.in0
edge CGRA0.mem_0.SW_1_to_in1.in0 CGRA0.mem_0.SW_1_to_in1.out0
edge CGRA0.mem_0.SW_1_to_in1.in1 CGRA0.mem_0.SW_1_to_in1.out0
edge CGRA0.mem_0.SW_1_to_in1.in2 CGRA0.mem_0.SW_1_to_in1.out0
edge CGRA0.mem_0.SW_1_to_in1.in3 CGRA0.mem_0.SW_1_to_in1.out0
edge CGRA0.mem_0.SW_1_to_in1.in4 CGRA0.mem_0.SW_1_to_in1.out0
edge CGRA0.mem_0.SW_1_to_in1.in5 CGRA0.mem_0.SW_1_to_in1.out0
edge CGRA0.mem_0.SW_1_to_in1.in6 CGRA0.mem_0.SW_1_to_in1.out0
edge CGRA0.mem_0.SW_1_to_in1.in7 CGRA0.mem_0.SW_1_to_in1.out0
edge CGRA0.mem_0.SW_1_to_in1.in8 CGRA0.mem_0.SW_1_to_in1.out0
edge CGRA0.mem_0.SW_1_to_in1.in9 CGRA0.mem_0.SW_1_to_in1.out0
edge CGRA0.mem_0.SW_1_to_in1.out0 CGRA0.mem_0.MEM1.in1
edge CGRA0.mem_0.SW_1_to_in2.in0 CGRA0.mem_0.SW_1_to_in2.out0
edge CGRA0.mem_0.SW_1_to_in2.in1 CGRA0.mem_0.SW_1_to_in2.out0
edge CGRA0.mem_0.SW_1_to_in2.in2 CGRA0.mem_0.SW_1_to_in2.out0
edge CGRA0.mem_0.SW_1_to_in2.in3 CGRA0.mem_0.SW_1_to_in2.out0
edge CGRA0.mem_0.SW_1_to_in2.in4 CGRA0.mem_0.SW_1_to_in2.out0
edge CGRA0.mem_0.SW_1_to_in2.in5 CGRA0.mem_0.SW_1_to_in2.out0
edge CGRA0.mem_0.SW_1_to_in2.in6 CGRA0.mem_0.SW_1_to_in2.out0
edge CGRA0.mem_0.SW_1_to_in2.in7 CGRA0.mem_0.SW_1_to_in2.out0
edge CGRA0.mem_0.SW_1_to_in2.in8 CGRA0.mem_0.SW_1_to_in2.out0
edge CGRA0.mem_0.SW_1_to_in2.in9 CGRA0.mem_0.SW_1_to_in2.out0
edge CGRA0.mem_0.SW_1_to_in2.out0 CGRA0.mem_0.MEM1.in2
edge CGRA0.mem_0.SW_2_to_in0.in0 CGRA0.mem_0.SW_2_to_in0.out0
edge CGRA0.mem_0.SW_2_to_in0.in1 CGRA0.mem_0.SW_2_to_in0.out0
edge CGRA0.mem_0.SW_2_to_in0.in2 CGRA0.mem_0.SW_2_to_in0.out0
edge CGRA0.mem_0.SW_2_to_in0.in3 CGRA0.mem_0.SW_2_to_in0.out0
edge CGRA0.mem_0.SW_2_to_in0.in4 CGRA0.mem_0.SW_2_to_in0.out0
edge CGRA0.mem_0.SW_2_to_in0.in5 CGRA0.mem_0.SW_2_to_in0.out0
edge CGRA0.mem_0.SW_2_to_in0.in6 CGRA0.mem_0.SW_2_to_in0.out0
edge CGRA0.mem_0.SW_2_to_in0.in7 CGRA0.mem_0.SW_2_to_in0.out0
edge CGRA0.mem_0.SW_2_to_in0.in8 CGRA0.mem_0.SW_2_to_in0.out0
edge CGRA0.mem_0.SW_2_to_in0.in9 CGRA0.mem_0.SW_2_to_in0.out0
edge CGRA0.mem_0.SW_2_to_in0.out0 CGRA0.mem_0.MEM2.in0
edge CGRA0.mem_0.SW_2_to_in1.in0 CGRA0.mem_0.SW_2_to_in1.out0
edge CGRA0.mem_0.SW_2_to_in1.in1 CGRA0.mem_0.SW_2_to_in1.out0
edge CGRA0.mem_0.SW_2_to_in1.in2 CGRA0.mem_0.SW_2_to_in1.out0
edge CGRA0.mem_0.SW_2_to_in1.in3 CGRA0.mem_0.SW_2_to_in1.out0
edge CGRA0.mem_0.SW_2_to_in1.in4 CGRA0.mem_0.SW_2_to_in1.out0
edge CGRA0.mem_0.SW_2_to_in1.in5 CGRA0.mem_0.SW_2_to_in1.out0
edge CGRA0.mem_0.SW_2_to_in1.in6 CGRA0.mem_0.SW_2_to_in1.out0
edge CGRA0.mem_0.SW_2_to_in1.in7 CGRA0.mem_0.SW_2_to_in1.out0
edge CGRA0.mem_0.SW_2_to_in1.in8 CGRA0.mem_0.SW_2_to_in1.out0
edge CGRA0.mem_0.SW_2_to_in1.in9 CGRA0.mem_0.SW_2_to_in1.out0
edge CGRA0.mem_0.SW_2_to_in1.out0 CGRA0.mem_0.MEM2.in1
edge CGRA0.mem_0.SW_2_to_in2.in0 CGRA0.mem_0.SW_2_to_in2.out0
edge CGRA0.mem_0.SW_2_to_in2.in1 CGRA0.mem_0.SW_2_to_in2.out0
edge CGRA0.mem_0.SW_2_to_in2.in2 CGRA0.mem_0.SW_2_to_in2.out0
edge CGRA0.mem_0.SW_2_to_in2.in3 CGRA0.mem_0.SW_2_to_in2.out0
edge CGRA0.mem_0.SW_2_to_in2.in4 CGRA0.mem_0.SW_2_to_in2.out0
edge CGRA0.mem_0.SW_2_to_in2.in5 CGRA0.mem_0.SW_2_to_in2.out0
edge CGRA0.mem_0.SW_2_to_in2.in6 CGRA0.mem_0.SW_2_to_in2.out0
edge CGRA0.mem_0.SW_2_to_in2.in7 CGRA0.mem_0.SW_2_to_in2.out0
edge CGRA0.mem_0.SW_2_to_in2.in8 CGRA0.mem_0.SW_2_to_in2.out0
edge CGRA0.mem_0.SW_2_to_in2.in9 CGRA0.mem_0.SW_2_to_in2.out0
edge CGRA0.mem_0.SW_2_to_in2.out0 CGRA0.mem_0.MEM2.in2
edge CGRA0.mem_0.SW_3_to_in0.in0 CGRA0.mem_0.SW_3_to_in0.out0
edge CGRA0.mem_0.SW_3_to_in0.in1 CGRA0.mem_0.SW_3_to_in0.out0
edge CGRA0.mem_0.SW_3_to_in0.in2 CGRA0.mem_0.SW_3_to_in0.out0
edge CGRA0.mem_0.SW_3_to_in0.in3 CGRA0.mem_0.SW_3_to_in0.out0
edge CGRA0.mem_0.SW_3_to_in0.in4 CGRA0.mem_0.SW_3_to_in0.out0
edge CGRA0.mem_0.SW_3_to_in0.in5 CGRA0.mem_0.SW_3_to_in0.out0
edge CGRA0.mem_0.SW_3_to_in0.in6 CGRA0.mem_0.SW_3_to_in0.out0
edge CGRA0.mem_0.SW_3_to_in0.in7 CGRA0.mem_0.SW_3_to_in0.out0
edge CGRA0.mem_0.SW_3_to_in0.in8 CGRA0.mem_0.SW_3_to_in0.out0
edge CGRA0.mem_0.SW_3_to_in0.in9 CGRA0.mem_0.SW_3_to_in0.out0
edge CGRA0.mem_0.SW_3_to_in0.out0 CGRA0.mem_0.MEM3.in0
edge CGRA0.mem_0.SW_3_to_in1.in0 CGRA0.mem_0.SW_3_to_in1.out0
edge CGRA0.mem_0.SW_3_to_in1.in1 CGRA0.mem_0.SW_3_to_in1.out0
edge CGRA0.mem_0.SW_3_to_in1.in2 CGRA0.mem_0.SW_3_to_in1.out0
edge CGRA0.mem_0.SW_3_to_in1.in3 CGRA0.mem_0.SW_3_to_in1.out0
edge CGRA0.mem_0.SW_3_to_in1.in4 CGRA0.mem_0.SW_3_to_in1.out0
edge CGRA0.mem_0.SW_3_to_in1.in5 CGRA0.mem_0.SW_3_to_in1.out0
edge CGRA0.mem_0.SW_3_to_in1.in6 CGRA0.mem_0.SW_3_to_in1.out0
edge CGRA0.mem_0.SW_3_to_in1.in7 CGRA0.mem_0.SW_3_to_in1.out0
edge CGRA0.mem_0.SW_3_to_in1.in8 CGRA0.mem_0.SW_3_to_in1.out0
edge CGRA0.mem_0.SW_3_to_in1.in9 CGRA0.mem_0.SW_3_to_in1.out0
edge CGRA0.mem_0.SW_3_to_in1.out0 CGRA0.mem_0.MEM3.in1
edge CGRA0.mem_0.SW_3_to_in2.in0 CGRA0.mem_0.SW_3_to_in2.out0
edge CGRA0.mem_0.SW_3_to_in2.in1 CGRA0.mem_0.SW_3_to_in2.out0
edge CGRA0.mem_0.SW_3_to_in2.in2 CGRA0.mem_0.SW_3_to_in2.out0
edge CGRA0.mem_0.SW_3_to_in2.in3 CGRA0.mem_0.SW_3_to_in2.out0
edge CGRA0.mem_0.SW_3_to_in2.in4 CGRA0.mem_0.SW_3_to_in2.out0
edge CGRA0.mem_0.SW_3_to_in2.in5 CGRA0.mem_0.SW_3_to_in2.out0
edge CGRA0.mem_0.SW_3_to_in2.in6 CGRA0.mem_0.SW_3_to_in2.out0
edge CGRA0.mem_0.SW_3_to_in2.in7 CGRA0.mem_0.SW_3_to_in2.out0
edge CGRA0.mem_0.SW_3_to_in2.in8 CGRA0.mem_0.SW_3_to_in2.out0
edge CGRA0.mem_0.SW_3_to_in2.in9 CGRA0.mem_0.SW_3_to_in2.out0
edge CGRA0.mem_0.SW_3_to_in2.out0 CGRA0.mem_0.MEM3.in2
edge CGRA0.mem_0.SW_4_to_in0.in0 CGRA0.mem_0.SW_4_to_in0.out0
edge CGRA0.mem_0.SW_4_to_in0.in1 CGRA0.mem_0.SW_4_to_in0.out0
edge CGRA0.mem_0.SW_4_to_in0.in2 CGRA0.mem_0.SW_4_to_in0.out0
edge CGRA0.mem_0.SW_4_to_in0.in3 CGRA0.mem_0.SW_4_to_in0.out0
edge CGRA0.mem_0.SW_4_to_in0.in4 CGRA0.mem_0.SW_4_to_in0.out0
edge CGRA0.mem_0.SW_4_to_in0.in5 CGRA0.mem_0.SW_4_to_in0.out0
edge CGRA0.mem_0.SW_4_to_in0.in6 CGRA0.mem_0.SW_4_to_in0.out0
edge CGRA0.mem_0.SW_4_to_in0.in7 CGRA0.mem_0.SW_4_to_in0.out0
edge CGRA0.mem_0.SW_4_to_in0.in8 CGRA0.mem_0.SW_4_to_in0.out0
edge CGRA0.mem_0.SW_4_to_in0.in9 CGRA0.mem_0.SW_4_to_in0.out0
edge CGRA0.mem_0.SW_4_to_in0.out0 CGRA0.mem_0.MEM4.in0
edge CGRA0.mem_0.SW_4_to_in1.in0 CGRA0.mem_0.SW_4_to_in1.out0
edge CGRA0.mem_0.SW_4_to_in1.in1 CGRA0.mem_0.SW_4_to_in1.out0
edge CGRA0.mem_0.SW_4_to_in1.in2 CGRA0.mem_0.SW_4_to_in1.out0
edge CGRA0.mem_0.SW_4_to_in1.in3 CGRA0.mem_0.SW_4_to_in1.out0
edge CGRA0.mem_0.SW_4_to_in1.in4 CGRA0.mem_0.SW_4_to_in1.out0
edge CGRA0.mem_0.SW_4_to_in1.in5 CGRA0.mem_0.SW_4_to_in1.out0
edge CGRA0.mem_0.SW_4_to_in1.in6 CGRA0.mem_0.SW_4_to_in1.out0
edge CGRA0.mem_0.SW_4_to_in1.in7 CGRA0.mem_0.SW_4_to_in1.out0
edge CGRA0.mem_0.SW_4_to_in1.in8 CGRA0.mem_0.SW_4_to_in1.out0
edge CGRA0.mem_0.SW_4_to_in1.in9 CGRA0.mem_0.SW_4_to_in1.out0
edge CGRA0.mem_0.SW_4_to_in1.out0 CGRA0.mem_0.MEM4.in1
edge CGRA0.mem_0.SW_4_to_in2.in0 CGRA0.mem_0.SW_4_to_in2.out0
edge CGRA0.mem_0.SW_4_to_in2.in1 CGRA0.mem_0.SW_4_to_in2.out0
edge CGRA0.mem_0.SW_4_to_in2.in2 CGRA0.mem_0.SW_4_to_in2.out0
edge CGRA0.mem_0.SW_4_to_in2.in3 CGRA0.mem_0.SW_4_to_in2.out0
edge CGRA0.mem_0.SW_4_to_in2.in4 CGRA0.mem_0.SW_4_to_in2.out0
edge CGRA0.mem_0.SW_4_to_in2.in5 CGRA0.mem_0.SW_4_to_in2.out0
edge CGRA0.mem_0.SW_4_to_in2.in6 CGRA0.mem_0.SW_4_to_in2.out0
edge CGRA0.mem_0.SW_4_to_in2.in7 CGRA0.mem_0.SW_4_to_in2.out0
edge CGRA0.mem_0.SW_4_to_in2.in8 CGRA0.mem_0.SW_4_to_in2.out0
edge CGRA0.mem_0.SW_4_to_in2.in9 CGRA0.mem_0.SW_4_to_in2.out0
edge CGRA0.mem_0.SW_4_to_in2.out0 CGRA0.mem_0.MEM4.in2
edge CGRA0.mem_0.SW_5_to_in0.in0 CGRA0.mem_0.SW_5_to_in0.out0
edge CGRA0.mem_0.SW_5_to_in0.in1 CGRA0.mem_0.SW_5_to_in0.out0
edge CGRA0.mem_0.SW_5_to_in0.in2 CGRA0.mem_0.SW_5_to_in0.out0
edge CGRA0.mem_0.SW_5_to_in0.in3 CGRA0.mem_0.SW_5_to_in0.out0
edge CGRA0.mem_0.SW_5_to_in0.in4 CGRA0.mem_0.SW_5_to_in0.out0
edge CGRA0.mem_0.SW_5_to_in0.in5 CGRA0.mem_0.SW_5_to_in0.out0
edge CGRA0.mem_0.SW_5_to_in0.in6 CGRA0.mem_0.SW_5_to_in0.out0
edge CGRA0.mem_0.SW_5_to_in0.in7 CGRA0.mem_0.SW_5_to_in0.out0
edge CGRA0.mem_0.SW_5_to_in0.in8 CGRA0.mem_0.SW_5_to_in0.out0
edge CGRA0.mem_0.SW_5_to_in0.in9 CGRA0.mem_0.SW_5_to_in0.out0
edge CGRA0.mem_0.SW_5_to_in0.out0 CGRA0.mem_0.MEM5.in0
edge CGRA0.mem_0.SW_5_to_in1.in0 CGRA0.mem_0.SW_5_to_in1.out0
edge CGRA0.mem_0.SW_5_to_in1.in1 CGRA0.mem_0.SW_5_to_in1.out0
edge CGRA0.mem_0.SW_5_to_in1.in2 CGRA0.mem_0.SW_5_to_in1.out0
edge CGRA0.mem_0.SW_5_to_in1.in3 CGRA0.mem_0.SW_5_to_in1.out0
edge CGRA0.mem_0.SW_5_to_in1.in4 CGRA0.mem_0.SW_5_to_in1.out0
edge CGRA0.mem_0.SW_5_to_in1.in5 CGRA0.mem_0.SW_5_to_in1.out0
edge CGRA0.mem_0.SW_5_to_in1.in6 CGRA0.mem_0.SW_5_to_in1.out0
edge CGRA0.mem_0.SW_5_to_in1.in7 CGRA0.mem_0.SW_5_to_in1.out0
edge CGRA0.mem_0.SW_5_to_in1.in8 CGRA0.mem_0.SW_5_to_in1.out0
edge CGRA0.mem_0.SW_5_to_in1.in9 CGRA0.mem_0.SW_5_to_in1.out0
edge CGRA0.mem_0.SW_5_to_in1.out0 CGRA0.mem_0.MEM5.in1
edge CGRA0.mem_0.SW_5_to_in2.in0 CGRA0.mem_0.SW_5_to_in2.out0
edge CGRA0.mem_0.SW_5_to_in2.in1 CGRA0.mem_0.SW_5_to_in2.out0
edge CGRA0.mem_0.SW_5_to_in2.in2 CGRA0.mem_0.SW_5_to_in2.out0
edge CGRA0.mem_0.SW_5_to_in2.in3 CGRA0.mem_0.SW_5_to_in2.out0
edge CGRA0.mem_0.SW_5_to_in2.in4 CGRA0.mem_0.SW_5_to_in2.out0
edge CGRA0.mem_0.SW_5_to_in2.in5 CGRA0.mem_0.SW_5_to_in2.out0
edge CGRA0.mem_0.SW_5_to_in2.in6 CGRA0.mem_0.SW_5_to_in2.out0
edge CGRA0.mem_0.SW_5_to_in2.in7 CGRA0.mem_0.SW_5_to_in2.out0
edge CGRA0.mem_0.SW_5_to_in2.in8 CGRA0.mem_0.SW_5_to_in2.out0
edge CGRA0.mem_0.SW_5_to_in2.in9 CGRA0.mem_0.SW_5_to_in2.out0
edge CGRA0.mem_0.SW_5_to_in2.out0 CGRA0.mem_0.MEM5.in2
edge CGRA0.mem_0.SW_6_to_in0.in0 CGRA0.mem_0.SW_6_to_in0.out0
edge CGRA0.mem_0.SW_6_to_in0.in1 CGRA0.mem_0.SW_6_to_in0.out0
edge CGRA0.mem_0.SW_6_to_in0.in2 CGRA0.mem_0.SW_6_to_in0.out0
edge CGRA0.mem_0.SW_6_to_in0.in3 CGRA0.mem_0.SW_6_to_in0.out0
edge CGRA0.mem_0.SW_6_to_in0.in4 CGRA0.mem_0.SW_6_to_in0.out0
edge CGRA0.mem_0.SW_6_to_in0.in5 CGRA0.mem_0.SW_6_to_in0.out0
edge CGRA0.mem_0.SW_6_to_in0.in6 CGRA0.mem_0.SW_6_to_in0.out0
edge CGRA0.mem_0.SW_6_to_in0.in7 CGRA0.mem_0.SW_6_to_in0.out0
edge CGRA0.mem_0.SW_6_to_in0.in8 CGRA0.mem_0.SW_6_to_in0.out0
edge CGRA0.mem_0.SW_6_to_in0.in9 CGRA0.mem_0.SW_6_to_in0.out0
edge CGRA0.mem_0.SW_6_to_in0.out0 CGRA0.mem_0.MEM6.in0
edge CGRA0.mem_0.SW_6_to_in1.in0 CGRA0.mem_0.SW_6_to_in1.out0
edge CGRA0.mem_0.SW_6_to_in1.in1 CGRA0.mem_0.SW_6_to_in1.out0
edge CGRA0.mem_0.SW_6_to_in1.in2 CGRA0.mem_0.SW_6_to_in1.out0
edge CGRA0.mem_0.SW_6_to_in1.in3 CGRA0.mem_0.SW_6_to_in1.out0
edge CGRA0.mem_0.SW_6_to_in1.in4 CGRA0.mem_0.SW_6_to_in1.out0
edge CGRA0.mem_0.SW_6_to_in1.in5 CGRA0.mem_0.SW_6_to_in1.out0
edge CGRA0.mem_0.SW_6_to_in1.in6 CGRA0.mem_0.SW_6_to_in1.out0
edge CGRA0.mem_0.SW_6_to_in1.in7 CGRA0.mem_0.SW_6_to_in1.out0
edge CGRA0.mem_0.SW_6_to_in1.in8 CGRA0.mem_0.SW_6_to_in1.out0
edge CGRA0.mem_0.SW_6_to_in1.in9 CGRA0.mem_0.SW_6_to_in1.out0
edge CGRA0.mem_0.SW_6_to_in1.out0 CGRA0.mem_0.MEM6.in1
edge CGRA0.mem_0.SW_6_to_in2.in0 CGRA0.mem_0.SW_6_to_in2.out0
edge CGRA0.mem_0.SW_6_to_in2.in1 CGRA0.mem_0.SW_6_to_in2.out0
edge CGRA0.mem_0.SW_6_to_in2.in2 CGRA0.mem_0.SW_6_to_in2.out0
edge CGRA0.mem_0.SW_6_to_in2.in3 CGRA0.mem_0.SW_6_to_in2.out0
edge CGRA0.mem_0.SW_6_to_in2.in4 CGRA0.mem_0.SW_6_to_in2.out0
edge CGRA0.mem_0.SW_6_to_in2.in5 CGRA0.mem_0.SW_6_to_in2.out0
edge CGRA0.mem_0.SW_6_to_in2.in6 CGRA0.mem_0.SW_6_to_in2.out0
edge CGRA0.mem_0.SW_6_to_in2.in7 CGRA0.mem_0.SW_6_to_in2.out0
edge CGRA0.mem_0.SW_6_to_in2.in8 CGRA0.mem_0.SW_6_to_in2.out0
edge CGRA0.mem_0.SW_6_to_in2.in9 CGRA0.mem_0.SW_6_to_in2.out0
edge CGRA0.mem_0.SW_6_to_in2.out0 CGRA0.mem_0.MEM6.in2
edge CGRA0.mem_0.SW_7_to_in0.in0 CGRA0.mem_0.SW_7_to_in0.out0
edge CGRA0.mem_0.SW_7_to_in0.in1 CGRA0.mem_0.SW_7_to_in0.out0
edge CGRA0.mem_0.SW_7_to_in0.in2 CGRA0.mem_0.SW_7_to_in0.out0
edge CGRA0.mem_0.SW_7_to_in0.in3 CGRA0.mem_0.SW_7_to_in0.out0
edge CGRA0.mem_0.SW_7_to_in0.in4 CGRA0.mem_0.SW_7_to_in0.out0
edge CGRA0.mem_0.SW_7_to_in0.in5 CGRA0.mem_0.SW_7_to_in0.out0
edge CGRA0.mem_0.SW_7_to_in0.in6 CGRA0.mem_0.SW_7_to_in0.out0
edge CGRA0.mem_0.SW_7_to_in0.in7 CGRA0.mem_0.SW_7_to_in0.out0
edge CGRA0.mem_0.SW_7_to_in0.in8 CGRA0.mem_0.SW_7_to_in0.out0
edge CGRA0.mem_0.SW_7_to_in0.in9 CGRA0.mem_0.SW_7_to_in0.out0
edge CGRA0.mem_0.SW_7_to_in0.out0 CGRA0.mem_0.MEM7.in0
edge CGRA0.mem_0.SW_7_to_in1.in0 CGRA0.mem_0.SW_7_to_in1.out0
edge CGRA0.mem_0.SW_7_to_in1.in1 CGRA0.mem_0.SW_7_to_in1.out0
edge CGRA0.mem_0.SW_7_to_in1.in2 CGRA0.mem_0.SW_7_to_in1.out0
edge CGRA0.mem_0.SW_7_to_in1.in3 CGRA0.mem_0.SW_7_to_in1.out0
edge CGRA0.mem_0.SW_7_to_in1.in4 CGRA0.mem_0.SW_7_to_in1.out0
edge CGRA0.mem_0.SW_7_to_in1.in5 CGRA0.mem_0.SW_7_to_in1.out0
edge CGRA0.mem_0.SW_7_to_in1.in6 CGRA0.mem_0.SW_7_to_in1.out0
edge CGRA0.mem_0.SW_7_to_in1.in7 CGRA0.mem_0.SW_7_to_in1.out0
edge CGRA0.mem_0.SW_7_to_in1.in8 CGRA0.mem_0.SW_7_to_in1.out0
edge CGRA0.mem_0.SW_7_to_in1.in9 CGRA0.mem_0.SW_7_to_in1.out0
edge CGRA0.mem_0.SW_7_to_in1.out0 CGRA0.mem_0.MEM7.in1
edge CGRA0.mem_0.SW_7_to_in2.in0 CGRA0.mem_0.SW_7_to_in2.out0
edge CGRA0.mem_0.SW_7_to_in2.in1 CGRA0.mem_0.SW_7_to_in2.out0
edge CGRA0.mem_0.SW_7_to_in2.in2 CGRA0.mem_0.SW_7_to_in2.out0
edge CGRA0.mem_0.SW_7_to_in2.in3 CGRA0.mem_0.SW_7_to_in2.out0
edge CGRA0.mem_0.SW_7_to_in2.in4 CGRA0.mem_0.SW_7_to_in2.out0
edge CGRA0.mem_0.SW_7_to_in2.in5 CGRA0.mem_0.SW_7_to_in2.out0
edge CGRA0.mem_0.SW_7_to_in2.in6 CGRA0.mem_0.SW_7_to_in2.out0
edge CGRA0.mem_0.SW_7_to_in2.in7 CGRA0.mem_0.SW_7_to_in2.out0
edge CGRA0.mem_0.SW_7_to_in2.in8 CGRA0.mem_0.SW_7_to_in2.out0
edge CGRA0.mem_0.SW_7_to_in2.in9 CGRA0.mem_0.SW_7_to_in2.out0
edge CGRA0.mem_0.SW_7_to_in2.out0 CGRA0.mem_0.MEM7.in2
edge CGRA0.mem_0.SW_8_to_in0.in0 CGRA0.mem_0.SW_8_to_in0.out0
edge CGRA0.mem_0.SW_8_to_in0.in1 CGRA0.mem_0.SW_8_to_in0.out0
edge CGRA0.mem_0.SW_8_to_in0.in2 CGRA0.mem_0.SW_8_to_in0.out0
edge CGRA0.mem_0.SW_8_to_in0.in3 CGRA0.mem_0.SW_8_to_in0.out0
edge CGRA0.mem_0.SW_8_to_in0.in4 CGRA0.mem_0.SW_8_to_in0.out0
edge CGRA0.mem_0.SW_8_to_in0.in5 CGRA0.mem_0.SW_8_to_in0.out0
edge CGRA0.mem_0.SW_8_to_in0.in6 CGRA0.mem_0.SW_8_to_in0.out0
edge CGRA0.mem_0.SW_8_to_in0.in7 CGRA0.mem_0.SW_8_to_in0.out0
edge CGRA0.mem_0.SW_8_to_in0.in8 CGRA0.mem_0.SW_8_to_in0.out0
edge CGRA0.mem_0.SW_8_to_in0.in9 CGRA0.mem_0.SW_8_to_in0.out0
edge CGRA0.mem_0.SW_8_to_in0.out0 CGRA0.mem_0.MEM8.in0
edge CGRA0.mem_0.SW_8_to_in1.in0 CGRA0.mem_0.SW_8_to_in1.out0
edge CGRA0.mem_0.SW_8_to_in1.in1 CGRA0.mem_0.SW_8_to_in1.out0
edge CGRA0.mem_0.SW_8_to_in1.in2 CGRA0.mem_0.SW_8_to_in1.out0
edge CGRA0.mem_0.SW_8_to_in1.in3 CGRA0.mem_0.SW_8_to_in1.out0
edge CGRA0.mem_0.SW_8_to_in1.in4 CGRA0.mem_0.SW_8_to_in1.out0
edge CGRA0.mem_0.SW_8_to_in1.in5 CGRA0.mem_0.SW_8_to_in1.out0
edge CGRA0.mem_0.SW_8_to_in1.in6 CGRA0.mem_0.SW_8_to_in1.out0
edge CGRA0.mem_0.SW_8_to_in1.in7 CGRA0.mem_0.SW_8_to_in1.out0
edge CGRA0.mem_0.SW_8_to_in1.in8 CGRA0.mem_0.SW_8_to_in1.out0
edge CGRA0.mem_0.SW_8_to_in1.in9 CGRA0.mem_0.SW_8_to_in1.out0
edge CGRA0.mem_0.SW_8_to_in1.out0 CGRA0.mem_0.MEM8.in1
edge CGRA0.mem_0.SW_8_to_in2.in0 CGRA0.mem_0.SW_8_to_in2.out0
edge CGRA0.mem_0.SW_8_to_in2.in1 CGRA0.mem_0.SW_8_to_in2.out0
edge CGRA0.mem_0.SW_8_to_in2.in2 CGRA0.mem_0.SW_8_to_in2.out0
edge CGRA0.mem_0.SW_8_to_in2.in3 CGRA0.mem_0.SW_8_to_in2.out0
edge CGRA0.mem_0.SW_8_to_in2.in4 CGRA0.mem_0.SW_8_to_in2.out0
edge CGRA0.mem_0.SW_8_to_in2.in5 CGRA0.mem_0.SW_8_to_in2.out0
edge CGRA0.mem_0.SW_8_to_in2.in6 CGRA0.mem_0.SW_8_to_in2.out0
edge CGRA0.mem_0.SW_8_to_in2.in7 CGRA0.mem_0.SW_8_to_in2.out0
edge CGRA0.mem_0.SW_8_to_in2.in8 CGRA0.mem_0.SW_8_to_in2.out0
edge CGRA0.mem_0.SW_8_to_in2.in9 CGRA0.mem_0.SW_8_to_in2.out0
edge CGRA0.mem_0.SW_8_to_in2.out0 CGRA0.mem_0.MEM8.in2
edge CGRA0.mem_0.SW_9_to_in0.in0 CGRA0.mem_0.SW_9_to_in0.out0
edge CGRA0.mem_0.SW_9_to_in0.in1 CGRA0.mem_0.SW_9_to_in0.out0
edge CGRA0.mem_0.SW_9_to_in0.in2 CGRA0.mem_0.SW_9_to_in0.out0
edge CGRA0.mem_0.SW_9_to_in0.in3 CGRA0.mem_0.SW_9_to_in0.out0
edge CGRA0.mem_0.SW_9_to_in0.in4 CGRA0.mem_0.SW_9_to_in0.out0
edge CGRA0.mem_0.SW_9_to_in0.in5 CGRA0.mem_0.SW_9_to_in0.out0
edge CGRA0.mem_0.SW_9_to_in0.in6 CGRA0.mem_0.SW_9_to_in0.out0
edge CGRA0.mem_0.SW_9_to_in0.in7 CGRA0.mem_0.SW_9_to_in0.out0
edge CGRA0.mem_0.SW_9_to_in0.in8 CGRA0.mem_0.SW_9_to_in0.out0
edge CGRA0.mem_0.SW_9_to_in0.in9 CGRA0.mem_0.SW_9_to_in0.out0
edge CGRA0.mem_0.SW_9_to_in0.out0 CGRA0.mem_0.MEM9.in0
edge CGRA0.mem_0.SW_9_to_in1.in0 CGRA0.mem_0.SW_9_to_in1.out0
edge CGRA0.mem_0.SW_9_to_in1.in1 CGRA0.mem_0.SW_9_to_in1.out0
edge CGRA0.mem_0.SW_9_to_in1.in2 CGRA0.mem_0.SW_9_to_in1.out0
edge CGRA0.mem_0.SW_9_to_in1.in3 CGRA0.mem_0.SW_9_to_in1.out0
edge CGRA0.mem_0.SW_9_to_in1.in4 CGRA0.mem_0.SW_9_to_in1.out0
edge CGRA0.mem_0.SW_9_to_in1.in5 CGRA0.mem_0.SW_9_to_in1.out0
edge CGRA0.mem_0.SW_9_to_in1.in6 CGRA0.mem_0.SW_9_to_in1.out0
edge CGRA0.mem_0.SW_9_to_in1.in7 CGRA0.mem_0.SW_9_to_in1.out0
edge CGRA0.mem_0.SW_9_to_in1.in8 CGRA0.mem_0.SW_9_to_in1.out0
edge CGRA0.mem_0.SW_9_to_in1.in9 CGRA0.mem_0.SW_9_to_in1.out0
edge CGRA0.mem_0.SW_9_to_in1.out0 CGRA0.mem_0.MEM9.in1
edge CGRA0.mem_0.SW_9_to_in2.in0 CGRA0.mem_0.SW_9_to_in2.out0
edge CGRA0.mem_0.SW_9_to_in2.in1 CGRA0.mem_0.SW_9_to_in2.out0
edge CGRA0.mem_0.SW_9_to_in2.in2 CGRA0.mem_0.SW_9_to_in2.out0
edge CGRA0.mem_0.SW_9_to_in2.in3 CGRA0.mem_0.SW_9_to_in2.out0
edge CGRA0.mem_0.SW_9_to_in2.in4 CGRA0.mem_0.SW_9_to_in2.out0
edge CGRA0.mem_0.SW_9_to_in2.in5 CGRA0.mem_0.SW_9_to_in2.out0
edge CGRA0.mem_0.SW_9_to_in2.in6 CGRA0.mem_0.SW_9_to_in2.out0
edge CGRA0.mem_0.SW_9_to_in2.in7 CGRA0.mem_0.SW_9_to_in2.out0
edge CGRA0.mem_0.SW_9_to_in2.in8 CGRA0.mem_0.SW_9_to_in2.out0
edge CGRA0.mem_0.SW_9_to_in2.in9 CGRA0.mem_0.SW_9_to_in2.out0
edge CGRA0.mem_0.SW_9_to_in2.out0 CGRA0.mem_0.MEM9.in2
edge CGRA0.mem_10.in0 CGRA0.mem_10.SW_0.in0
edge CGRA0.mem_10.in1 CGRA0.mem_10.SW_0.in1
edge CGRA0.mem_10.in2 CGRA0.mem_10.SW_0.in2
edge CGRA0.mem_10.in3 CGRA0.mem_10.SW_0.in3
edge CGRA0.mem_10.in4 CGRA0.mem_10.SW_1.in0
edge CGRA0.mem_10.in5 CGRA0.mem_10.SW_1.in1
edge CGRA0.mem_10.in6 CGRA0.mem_10.SW_1.in2
edge CGRA0.mem_10.in7 CGRA0.mem_10.SW_1.in3
edge CGRA0.mem_10.in8 CGRA0.mem_10.SW_2.in0
edge CGRA0.mem_10.in9 CGRA0.mem_10.SW_2.in1
edge CGRA0.mem_10.in10 CGRA0.mem_10.SW_2.in2
edge CGRA0.mem_10.in11 CGRA0.mem_10.SW_2.in3
edge CGRA0.mem_10.in12 CGRA0.mem_10.SW_3.in0
edge CGRA0.mem_10.in13 CGRA0.mem_10.SW_3.in1
edge CGRA0.mem_10.in14 CGRA0.mem_10.SW_3.in2
edge CGRA0.mem_10.in15 CGRA0.mem_10.SW_3.in3
edge CGRA0.mem_10.in16 CGRA0.mem_10.SW_4.in0
edge CGRA0.mem_10.in17 CGRA0.mem_10.SW_4.in1
edge CGRA0.mem_10.in18 CGRA0.mem_10.SW_4.in2
edge CGRA0.mem_10.in19 CGRA0.mem_10.SW_4.in3
edge CGRA0.mem_10.in20 CGRA0.mem_10.SW_5.in0
edge CGRA0.mem_10.in21 CGRA0.mem_10.SW_5.in1
edge CGRA0.mem_10.in22 CGRA0.mem_10.SW_5.in2
edge CGRA0.mem_10.in23 CGRA0.mem_10.SW_5.in3
edge CGRA0.mem_10.in24 CGRA0.mem_10.SW_6.in0
edge CGRA0.mem_10.in25 CGRA0.mem_10.SW_6.in1
edge CGRA0.mem_10.in26 CGRA0.mem_10.SW_6.in2
edge CGRA0.mem_10.in27 CGRA0.mem_10.SW_6.in3
edge CGRA0.mem_10.in28 CGRA0.mem_10.SW_7.in0
edge CGRA0.mem_10.in29 CGRA0.mem_10.SW_7.in1
edge CGRA0.mem_10.in30 CGRA0.mem_10.SW_7.in2
edge CGRA0.mem_10.in31 CGRA0.mem_10.SW_7.in3
edge CGRA0.mem_10.in32 CGRA0.mem_10.SW_8.in0
edge CGRA0.mem_10.in33 CGRA0.mem_10.SW_8.in1
edge CGRA0.mem_10.in34 CGRA0.mem_10.SW_8.in2
edge CGRA0.mem_10.in35 CGRA0.mem_10.SW_8.in3
edge CGRA0.mem_10.in36 CGRA0.mem_10.SW_9.in0
edge CGRA0.mem_10.in37 CGRA0.mem_10.SW_9.in1
edge CGRA0.mem_10.in38 CGRA0.mem_10.SW_9.in2
edge CGRA0.mem_10.in39 CGRA0.mem_10.SW_9.in3
edge CGRA0.mem_10.out0 CGRA0.PE_0_0.in2
edge CGRA0.mem_10.out0 CGRA0.PE_0_1.in2
edge CGRA0.mem_10.out0 CGRA0.PE_0_2.in2
edge CGRA0.mem_10.out0 CGRA0.PE_0_3.in2
edge CGRA0.mem_10.out0 CGRA0.PE_0_4.in2
edge CGRA0.mem_10.out0 CGRA0.PE_0_5.in2
edge CGRA0.mem_10.out0 CGRA0.PE_0_6.in2
edge CGRA0.mem_10.out0 CGRA0.PE_0_7.in2
edge CGRA0.mem_10.out0 CGRA0.PE_0_8.in2
edge CGRA0.mem_10.out0 CGRA0.PE_0_9.in2
edge CGRA0.mem_10.out1 CGRA0.PE_1_0.in2
edge CGRA0.mem_10.out1 CGRA0.PE_1_1.in2
edge CGRA0.mem_10.out1 CGRA0.PE_1_2.in2
edge CGRA0.mem_10.out1 CGRA0.PE_1_3.in2
edge CGRA0.mem_10.out1 CGRA0.PE_1_4.in2
edge CGRA0.mem_10.out1 CGRA0.PE_1_5.in2
edge CGRA0.mem_10.out1 CGRA0.PE_1_6.in2
edge CGRA0.mem_10.out1 CGRA0.PE_1_7.in2
edge CGRA0.mem_10.out1 CGRA0.PE_1_8.in2
edge CGRA0.mem_10.out1 CGRA0.PE_1_9.in2
edge CGRA0.mem_10.out2 CGRA0.PE_2_0.in2
edge CGRA0.mem_10.out2 CGRA0.PE_2_1.in2
edge CGRA0.mem_10.out2 CGRA0.PE_2_2.in2
edge CGRA0.mem_10.out2 CGRA0.PE_2_3.in2
edge CGRA0.mem_10.out2 CGRA0.PE_2_4.in2
edge CGRA0.mem_10.out2 CGRA0.PE_2_5.in2
edge CGRA0.mem_10.out2 CGRA0.PE_2_6.in2
edge CGRA0.mem_10.out2 CGRA0.PE_2_7.in2
edge CGRA0.mem_10.out2 CGRA0.PE_2_8.in2
edge CGRA0.mem_10.out2 CGRA0.PE_2_9.in2
edge CGRA0.mem_10.out3 CGRA0.PE_3_0.in2
edge CGRA0.mem_10.out3 CGRA0.PE_3_1.in2
edge CGRA0.mem_10.out3 CGRA0.PE_3_2.in2
edge CGRA0.mem_10.out3 CGRA0.PE_3_3.in2
edge CGRA0.mem_10.out3 CGRA0.PE_3_4.in2
edge CGRA0.mem_10.out3 CGRA0.PE_3_5.in2
edge CGRA0.mem_10.out3 CGRA0.PE_3_6.in2
edge CGRA0.mem_10.out3 CGRA0.PE_3_7.in2
edge CGRA0.mem_10.out3 CGRA0.PE_3_8.in2
edge CGRA0.mem_10.out3 CGRA0.PE_3_9.in2
edge CGRA0.mem_10.out4 CGRA0.PE_4_0.in2
edge CGRA0.mem_10.out4 CGRA0.PE_4_1.in2
edge CGRA0.mem_10.out4 CGRA0.PE_4_2.in2
edge CGRA0.mem_10.out4 CGRA0.PE_4_3.in2
edge CGRA0.mem_10.out4 CGRA0.PE_4_4.in2
edge CGRA0.mem_10.out4 CGRA0.PE_4_5.in2
edge CGRA0.mem_10.out4 CGRA0.PE_4_6.in2
edge CGRA0.mem_10.out4 CGRA0.PE_4_7.in2
edge CGRA0.mem_10.out4 CGRA0.PE_4_8.in2
edge CGRA0.mem_10.out4 CGRA0.PE_4_9.in2
edge CGRA0.mem_10.out5 CGRA0.PE_5_0.in2
edge CGRA0.mem_10.out5 CGRA0.PE_5_1.in2
edge CGRA0.mem_10.out5 CGRA0.PE_5_2.in2
edge CGRA0.mem_10.out5 CGRA0.PE_5_3.in2
edge CGRA0.mem_10.out5 CGRA0.PE_5_4.in2
edge CGRA0.mem_10.out5 CGRA0.PE_5_5.in2
edge CGRA0.mem_10.out5 CGRA0.PE_5_6.in2
edge CGRA0.mem_10.out5 CGRA0.PE_5_7.in2
edge CGRA0.mem_10.out5 CGRA0.PE_5_8.in2
edge CGRA0.mem_10.out5 CGRA0.PE_5_9.in2
edge CGRA0.mem_10.out6 CGRA0.PE_6_0.in2
edge CGRA0.mem_10.out6 CGRA0.PE_6_1.in2
edge CGRA0.mem_10.out6 CGRA0.PE_6_2.in2
edge CGRA0.mem_10.out6 CGRA0.PE_6_3.in2
edge CGRA0.mem_10.out6 CGRA0.PE_6_4.in2
edge CGRA0.mem_10.out6 CGRA0.PE_6_5.in2
edge CGRA0.mem_10.out6 CGRA0.PE_6_6.in2
edge CGRA0.mem_10.out6 CGRA0.PE_6_7.in2
edge CGRA0.mem_10.out6 CGRA0.PE_6_8.in2
edge CGRA0.mem_10.out6 CGRA0.PE_6_9.in2
edge CGRA0.mem_10.out7 CGRA0.PE_7_0.in2
edge CGRA0.mem_10.out7 CGRA0.PE_7_1.in2
edge CGRA0.mem_10.out7 CGRA0.PE_7_2.in2
edge CGRA0.mem_10.out7 CGRA0.PE_7_3.in2
edge CGRA0.mem_10.out7 CGRA0.PE_7_4.in2
edge CGRA0.mem_10.out7 CGRA0.PE_7_5.in2
edge CGRA0.mem_10.out7 CGRA0.PE_7_6.in2
edge CGRA0.mem_10.out7 CGRA0.PE_7_7.in2
edge CGRA0.mem_10.out7 CGRA0.PE_7_8.in2
edge CGRA0.mem_10.out7 CGRA0.PE_7_9.in2
edge CGRA0.mem_10.out8 CGRA0.PE_8_0.in2
edge CGRA0.mem_10.out8 CGRA0.PE_8_1.in2
edge CGRA0.mem_10.out8 CGRA0.PE_8_2.in2
edge CGRA0.mem_10.out8 CGRA0.PE_8_3.in2
edge CGRA0.mem_10.out8 CGRA0.PE_8_4.in2
edge CGRA0.mem_10.out8 CGRA0.PE_8_5.in2
edge CGRA0.mem_10.out8 CGRA0.PE_8_6.in2
edge CGRA0.mem_10.out8 CGRA0.PE_8_7.in2
edge CGRA0.mem_10.out8 CGRA0.PE_8_8.in2
edge CGRA0.mem_10.out8 CGRA0.PE_8_9.in2
edge CGRA0.mem_10.out9 CGRA0.PE_9_0.in2
edge CGRA0.mem_10.out9 CGRA0.PE_9_1.in2
edge CGRA0.mem_10.out9 CGRA0.PE_9_2.in2
edge CGRA0.mem_10.out9 CGRA0.PE_9_3.in2
edge CGRA0.mem_10.out9 CGRA0.PE_9_4.in2
edge CGRA0.mem_10.out9 CGRA0.PE_9_5.in2
edge CGRA0.mem_10.out9 CGRA0.PE_9_6.in2
edge CGRA0.mem_10.out9 CGRA0.PE_9_7.in2
edge CGRA0.mem_10.out9 CGRA0.PE_9_8.in2
edge CGRA0.mem_10.out9 CGRA0.PE_9_9.in2
edge CGRA0.mem_10.MEM0 CGRA0.mem_10.MEM0.out0
edge CGRA0.mem_10.MEM0.in0 CGRA0.mem_10.MEM0
edge CGRA0.mem_10.MEM0.in1 CGRA0.mem_10.MEM0
edge CGRA0.mem_10.MEM0.in2 CGRA0.mem_10.MEM0
edge CGRA0.mem_10.MEM0.out0 CGRA0.mem_10.SW_0.in4
edge CGRA0.mem_10.MEM0.out0 CGRA0.mem_10.out0
edge CGRA0.mem_10.MEM1 CGRA0.mem_10.MEM1.out0
edge CGRA0.mem_10.MEM1.in0 CGRA0.mem_10.MEM1
edge CGRA0.mem_10.MEM1.in1 CGRA0.mem_10.MEM1
edge CGRA0.mem_10.MEM1.in2 CGRA0.mem_10.MEM1
edge CGRA0.mem_10.MEM1.out0 CGRA0.mem_10.SW_1.in4
edge CGRA0.mem_10.MEM1.out0 CGRA0.mem_10.out1
edge CGRA0.mem_10.MEM2 CGRA0.mem_10.MEM2.out0
edge CGRA0.mem_10.MEM2.in0 CGRA0.mem_10.MEM2
edge CGRA0.mem_10.MEM2.in1 CGRA0.mem_10.MEM2
edge CGRA0.mem_10.MEM2.in2 CGRA0.mem_10.MEM2
edge CGRA0.mem_10.MEM2.out0 CGRA0.mem_10.SW_2.in4
edge CGRA0.mem_10.MEM2.out0 CGRA0.mem_10.out2
edge CGRA0.mem_10.MEM3 CGRA0.mem_10.MEM3.out0
edge CGRA0.mem_10.MEM3.in0 CGRA0.mem_10.MEM3
edge CGRA0.mem_10.MEM3.in1 CGRA0.mem_10.MEM3
edge CGRA0.mem_10.MEM3.in2 CGRA0.mem_10.MEM3
edge CGRA0.mem_10.MEM3.out0 CGRA0.mem_10.SW_3.in4
edge CGRA0.mem_10.MEM3.out0 CGRA0.mem_10.out3
edge CGRA0.mem_10.MEM4 CGRA0.mem_10.MEM4.out0
edge CGRA0.mem_10.MEM4.in0 CGRA0.mem_10.MEM4
edge CGRA0.mem_10.MEM4.in1 CGRA0.mem_10.MEM4
edge CGRA0.mem_10.MEM4.in2 CGRA0.mem_10.MEM4
edge CGRA0.mem_10.MEM4.out0 CGRA0.mem_10.SW_4.in4
edge CGRA0.mem_10.MEM4.out0 CGRA0.mem_10.out4
edge CGRA0.mem_10.MEM5 CGRA0.mem_10.MEM5.out0
edge CGRA0.mem_10.MEM5.in0 CGRA0.mem_10.MEM5
edge CGRA0.mem_10.MEM5.in1 CGRA0.mem_10.MEM5
edge CGRA0.mem_10.MEM5.in2 CGRA0.mem_10.MEM5
edge CGRA0.mem_10.MEM5.out0 CGRA0.mem_10.SW_5.in4
edge CGRA0.mem_10.MEM5.out0 CGRA0.mem_10.out5
edge CGRA0.mem_10.MEM6 CGRA0.mem_10.MEM6.out0
edge CGRA0.mem_10.MEM6.in0 CGRA0.mem_10.MEM6
edge CGRA0.mem_10.MEM6.in1 CGRA0.mem_10.MEM6
edge CGRA0.mem_10.MEM6.in2 CGRA0.mem_10.MEM6
edge CGRA0.mem_10.MEM6.out0 CGRA0.mem_10.SW_6.in4
edge CGRA0.mem_10.MEM6.out0 CGRA0.mem_10.out6
edge CGRA0.mem_10.MEM7 CGRA0.mem_10.MEM7.out0
edge CGRA0.mem_10.MEM7.in0 CGRA0.mem_10.MEM7
edge CGRA0.mem_10.MEM7.in1 CGRA0.mem_10.MEM7
edge CGRA0.mem_10.MEM7.in2 CGRA0.mem_10.MEM7
edge CGRA0.mem_10.MEM7.out0 CGRA0.mem_10.SW_7.in4
edge CGRA0.mem_10.MEM7.out0 CGRA0.mem_10.out7
edge CGRA0.mem_10.MEM8 CGRA0.mem_10.MEM8.out0
edge CGRA0.mem_10.MEM8.in0 CGRA0.mem_10.MEM8
edge CGRA0.mem_10.MEM8.in1 CGRA0.mem_10.MEM8
edge CGRA0.mem_10.MEM8.in2 CGRA0.mem_10.MEM8
edge CGRA0.mem_10.MEM8.out0 CGRA0.mem_10.SW_8.in4
edge CGRA0.mem_10.MEM8.out0 CGRA0.mem_10.out8
edge CGRA0.mem_10.MEM9 CGRA0.mem_10.MEM9.out0
edge CGRA0.mem_10.MEM9.in0 CGRA0.mem_10.MEM9
edge CGRA0.mem_10.MEM9.in1 CGRA0.mem_10.MEM9
edge CGRA0.mem_10.MEM9.in2 CGRA0.mem_10.MEM9
edge CGRA0.mem_10.MEM9.out0 CGRA0.mem_10.SW_9.in4
edge CGRA0.mem_10.MEM9.out0 CGRA0.mem_10.out9
edge CGRA0.mem_10.SW_0.in0 CGRA0.mem_10.SW_0.out0
edge CGRA0.mem_10.SW_0.in1 CGRA0.mem_10.SW_0.out0
edge CGRA0.mem_10.SW_0.in2 CGRA0.mem_10.SW_0.out0
edge CGRA0.mem_10.SW_0.in3 CGRA0.mem_10.SW_0.out0
edge CGRA0.mem_10.SW_0.in4 CGRA0.mem_10.SW_0.out0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_0_to_in0.in0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_0_to_in1.in0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_0_to_in2.in0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_1_to_in0.in0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_1_to_in1.in0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_1_to_in2.in0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_2_to_in0.in0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_2_to_in1.in0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_2_to_in2.in0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_3_to_in0.in0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_3_to_in1.in0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_3_to_in2.in0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_4_to_in0.in0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_4_to_in1.in0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_4_to_in2.in0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_5_to_in0.in0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_5_to_in1.in0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_5_to_in2.in0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_6_to_in0.in0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_6_to_in1.in0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_6_to_in2.in0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_7_to_in0.in0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_7_to_in1.in0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_7_to_in2.in0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_8_to_in0.in0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_8_to_in1.in0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_8_to_in2.in0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_9_to_in0.in0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_9_to_in1.in0
edge CGRA0.mem_10.SW_0.out0 CGRA0.mem_10.SW_9_to_in2.in0
edge CGRA0.mem_10.SW_1.in0 CGRA0.mem_10.SW_1.out0
edge CGRA0.mem_10.SW_1.in1 CGRA0.mem_10.SW_1.out0
edge CGRA0.mem_10.SW_1.in2 CGRA0.mem_10.SW_1.out0
edge CGRA0.mem_10.SW_1.in3 CGRA0.mem_10.SW_1.out0
edge CGRA0.mem_10.SW_1.in4 CGRA0.mem_10.SW_1.out0
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_0_to_in0.in1
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_0_to_in1.in1
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_0_to_in2.in1
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_1_to_in0.in1
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_1_to_in1.in1
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_1_to_in2.in1
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_2_to_in0.in1
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_2_to_in1.in1
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_2_to_in2.in1
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_3_to_in0.in1
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_3_to_in1.in1
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_3_to_in2.in1
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_4_to_in0.in1
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_4_to_in1.in1
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_4_to_in2.in1
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_5_to_in0.in1
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_5_to_in1.in1
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_5_to_in2.in1
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_6_to_in0.in1
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_6_to_in1.in1
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_6_to_in2.in1
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_7_to_in0.in1
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_7_to_in1.in1
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_7_to_in2.in1
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_8_to_in0.in1
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_8_to_in1.in1
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_8_to_in2.in1
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_9_to_in0.in1
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_9_to_in1.in1
edge CGRA0.mem_10.SW_1.out0 CGRA0.mem_10.SW_9_to_in2.in1
edge CGRA0.mem_10.SW_2.in0 CGRA0.mem_10.SW_2.out0
edge CGRA0.mem_10.SW_2.in1 CGRA0.mem_10.SW_2.out0
edge CGRA0.mem_10.SW_2.in2 CGRA0.mem_10.SW_2.out0
edge CGRA0.mem_10.SW_2.in3 CGRA0.mem_10.SW_2.out0
edge CGRA0.mem_10.SW_2.in4 CGRA0.mem_10.SW_2.out0
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_0_to_in0.in2
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_0_to_in1.in2
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_0_to_in2.in2
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_1_to_in0.in2
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_1_to_in1.in2
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_1_to_in2.in2
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_2_to_in0.in2
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_2_to_in1.in2
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_2_to_in2.in2
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_3_to_in0.in2
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_3_to_in1.in2
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_3_to_in2.in2
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_4_to_in0.in2
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_4_to_in1.in2
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_4_to_in2.in2
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_5_to_in0.in2
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_5_to_in1.in2
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_5_to_in2.in2
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_6_to_in0.in2
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_6_to_in1.in2
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_6_to_in2.in2
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_7_to_in0.in2
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_7_to_in1.in2
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_7_to_in2.in2
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_8_to_in0.in2
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_8_to_in1.in2
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_8_to_in2.in2
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_9_to_in0.in2
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_9_to_in1.in2
edge CGRA0.mem_10.SW_2.out0 CGRA0.mem_10.SW_9_to_in2.in2
edge CGRA0.mem_10.SW_3.in0 CGRA0.mem_10.SW_3.out0
edge CGRA0.mem_10.SW_3.in1 CGRA0.mem_10.SW_3.out0
edge CGRA0.mem_10.SW_3.in2 CGRA0.mem_10.SW_3.out0
edge CGRA0.mem_10.SW_3.in3 CGRA0.mem_10.SW_3.out0
edge CGRA0.mem_10.SW_3.in4 CGRA0.mem_10.SW_3.out0
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_0_to_in0.in3
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_0_to_in1.in3
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_0_to_in2.in3
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_1_to_in0.in3
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_1_to_in1.in3
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_1_to_in2.in3
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_2_to_in0.in3
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_2_to_in1.in3
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_2_to_in2.in3
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_3_to_in0.in3
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_3_to_in1.in3
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_3_to_in2.in3
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_4_to_in0.in3
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_4_to_in1.in3
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_4_to_in2.in3
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_5_to_in0.in3
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_5_to_in1.in3
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_5_to_in2.in3
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_6_to_in0.in3
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_6_to_in1.in3
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_6_to_in2.in3
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_7_to_in0.in3
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_7_to_in1.in3
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_7_to_in2.in3
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_8_to_in0.in3
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_8_to_in1.in3
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_8_to_in2.in3
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_9_to_in0.in3
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_9_to_in1.in3
edge CGRA0.mem_10.SW_3.out0 CGRA0.mem_10.SW_9_to_in2.in3
edge CGRA0.mem_10.SW_4.in0 CGRA0.mem_10.SW_4.out0
edge CGRA0.mem_10.SW_4.in1 CGRA0.mem_10.SW_4.out0
edge CGRA0.mem_10.SW_4.in2 CGRA0.mem_10.SW_4.out0
edge CGRA0.mem_10.SW_4.in3 CGRA0.mem_10.SW_4.out0
edge CGRA0.mem_10.SW_4.in4 CGRA0.mem_10.SW_4.out0
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_0_to_in0.in4
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_0_to_in1.in4
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_0_to_in2.in4
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_1_to_in0.in4
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_1_to_in1.in4
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_1_to_in2.in4
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_2_to_in0.in4
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_2_to_in1.in4
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_2_to_in2.in4
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_3_to_in0.in4
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_3_to_in1.in4
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_3_to_in2.in4
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_4_to_in0.in4
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_4_to_in1.in4
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_4_to_in2.in4
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_5_to_in0.in4
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_5_to_in1.in4
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_5_to_in2.in4
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_6_to_in0.in4
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_6_to_in1.in4
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_6_to_in2.in4
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_7_to_in0.in4
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_7_to_in1.in4
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_7_to_in2.in4
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_8_to_in0.in4
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_8_to_in1.in4
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_8_to_in2.in4
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_9_to_in0.in4
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_9_to_in1.in4
edge CGRA0.mem_10.SW_4.out0 CGRA0.mem_10.SW_9_to_in2.in4
edge CGRA0.mem_10.SW_5.in0 CGRA0.mem_10.SW_5.out0
edge CGRA0.mem_10.SW_5.in1 CGRA0.mem_10.SW_5.out0
edge CGRA0.mem_10.SW_5.in2 CGRA0.mem_10.SW_5.out0
edge CGRA0.mem_10.SW_5.in3 CGRA0.mem_10.SW_5.out0
edge CGRA0.mem_10.SW_5.in4 CGRA0.mem_10.SW_5.out0
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_0_to_in0.in5
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_0_to_in1.in5
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_0_to_in2.in5
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_1_to_in0.in5
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_1_to_in1.in5
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_1_to_in2.in5
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_2_to_in0.in5
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_2_to_in1.in5
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_2_to_in2.in5
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_3_to_in0.in5
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_3_to_in1.in5
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_3_to_in2.in5
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_4_to_in0.in5
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_4_to_in1.in5
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_4_to_in2.in5
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_5_to_in0.in5
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_5_to_in1.in5
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_5_to_in2.in5
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_6_to_in0.in5
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_6_to_in1.in5
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_6_to_in2.in5
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_7_to_in0.in5
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_7_to_in1.in5
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_7_to_in2.in5
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_8_to_in0.in5
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_8_to_in1.in5
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_8_to_in2.in5
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_9_to_in0.in5
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_9_to_in1.in5
edge CGRA0.mem_10.SW_5.out0 CGRA0.mem_10.SW_9_to_in2.in5
edge CGRA0.mem_10.SW_6.in0 CGRA0.mem_10.SW_6.out0
edge CGRA0.mem_10.SW_6.in1 CGRA0.mem_10.SW_6.out0
edge CGRA0.mem_10.SW_6.in2 CGRA0.mem_10.SW_6.out0
edge CGRA0.mem_10.SW_6.in3 CGRA0.mem_10.SW_6.out0
edge CGRA0.mem_10.SW_6.in4 CGRA0.mem_10.SW_6.out0
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_0_to_in0.in6
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_0_to_in1.in6
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_0_to_in2.in6
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_1_to_in0.in6
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_1_to_in1.in6
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_1_to_in2.in6
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_2_to_in0.in6
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_2_to_in1.in6
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_2_to_in2.in6
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_3_to_in0.in6
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_3_to_in1.in6
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_3_to_in2.in6
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_4_to_in0.in6
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_4_to_in1.in6
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_4_to_in2.in6
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_5_to_in0.in6
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_5_to_in1.in6
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_5_to_in2.in6
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_6_to_in0.in6
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_6_to_in1.in6
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_6_to_in2.in6
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_7_to_in0.in6
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_7_to_in1.in6
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_7_to_in2.in6
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_8_to_in0.in6
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_8_to_in1.in6
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_8_to_in2.in6
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_9_to_in0.in6
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_9_to_in1.in6
edge CGRA0.mem_10.SW_6.out0 CGRA0.mem_10.SW_9_to_in2.in6
edge CGRA0.mem_10.SW_7.in0 CGRA0.mem_10.SW_7.out0
edge CGRA0.mem_10.SW_7.in1 CGRA0.mem_10.SW_7.out0
edge CGRA0.mem_10.SW_7.in2 CGRA0.mem_10.SW_7.out0
edge CGRA0.mem_10.SW_7.in3 CGRA0.mem_10.SW_7.out0
edge CGRA0.mem_10.SW_7.in4 CGRA0.mem_10.SW_7.out0
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_0_to_in0.in7
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_0_to_in1.in7
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_0_to_in2.in7
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_1_to_in0.in7
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_1_to_in1.in7
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_1_to_in2.in7
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_2_to_in0.in7
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_2_to_in1.in7
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_2_to_in2.in7
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_3_to_in0.in7
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_3_to_in1.in7
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_3_to_in2.in7
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_4_to_in0.in7
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_4_to_in1.in7
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_4_to_in2.in7
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_5_to_in0.in7
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_5_to_in1.in7
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_5_to_in2.in7
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_6_to_in0.in7
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_6_to_in1.in7
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_6_to_in2.in7
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_7_to_in0.in7
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_7_to_in1.in7
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_7_to_in2.in7
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_8_to_in0.in7
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_8_to_in1.in7
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_8_to_in2.in7
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_9_to_in0.in7
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_9_to_in1.in7
edge CGRA0.mem_10.SW_7.out0 CGRA0.mem_10.SW_9_to_in2.in7
edge CGRA0.mem_10.SW_8.in0 CGRA0.mem_10.SW_8.out0
edge CGRA0.mem_10.SW_8.in1 CGRA0.mem_10.SW_8.out0
edge CGRA0.mem_10.SW_8.in2 CGRA0.mem_10.SW_8.out0
edge CGRA0.mem_10.SW_8.in3 CGRA0.mem_10.SW_8.out0
edge CGRA0.mem_10.SW_8.in4 CGRA0.mem_10.SW_8.out0
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_0_to_in0.in8
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_0_to_in1.in8
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_0_to_in2.in8
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_1_to_in0.in8
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_1_to_in1.in8
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_1_to_in2.in8
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_2_to_in0.in8
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_2_to_in1.in8
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_2_to_in2.in8
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_3_to_in0.in8
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_3_to_in1.in8
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_3_to_in2.in8
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_4_to_in0.in8
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_4_to_in1.in8
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_4_to_in2.in8
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_5_to_in0.in8
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_5_to_in1.in8
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_5_to_in2.in8
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_6_to_in0.in8
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_6_to_in1.in8
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_6_to_in2.in8
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_7_to_in0.in8
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_7_to_in1.in8
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_7_to_in2.in8
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_8_to_in0.in8
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_8_to_in1.in8
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_8_to_in2.in8
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_9_to_in0.in8
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_9_to_in1.in8
edge CGRA0.mem_10.SW_8.out0 CGRA0.mem_10.SW_9_to_in2.in8
edge CGRA0.mem_10.SW_9.in0 CGRA0.mem_10.SW_9.out0
edge CGRA0.mem_10.SW_9.in1 CGRA0.mem_10.SW_9.out0
edge CGRA0.mem_10.SW_9.in2 CGRA0.mem_10.SW_9.out0
edge CGRA0.mem_10.SW_9.in3 CGRA0.mem_10.SW_9.out0
edge CGRA0.mem_10.SW_9.in4 CGRA0.mem_10.SW_9.out0
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_0_to_in0.in9
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_0_to_in1.in9
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_0_to_in2.in9
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_1_to_in0.in9
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_1_to_in1.in9
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_1_to_in2.in9
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_2_to_in0.in9
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_2_to_in1.in9
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_2_to_in2.in9
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_3_to_in0.in9
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_3_to_in1.in9
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_3_to_in2.in9
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_4_to_in0.in9
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_4_to_in1.in9
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_4_to_in2.in9
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_5_to_in0.in9
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_5_to_in1.in9
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_5_to_in2.in9
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_6_to_in0.in9
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_6_to_in1.in9
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_6_to_in2.in9
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_7_to_in0.in9
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_7_to_in1.in9
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_7_to_in2.in9
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_8_to_in0.in9
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_8_to_in1.in9
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_8_to_in2.in9
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_9_to_in0.in9
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_9_to_in1.in9
edge CGRA0.mem_10.SW_9.out0 CGRA0.mem_10.SW_9_to_in2.in9
edge CGRA0.mem_10.SW_0_to_in0.in0 CGRA0.mem_10.SW_0_to_in0.out0
edge CGRA0.mem_10.SW_0_to_in0.in1 CGRA0.mem_10.SW_0_to_in0.out0
edge CGRA0.mem_10.SW_0_to_in0.in2 CGRA0.mem_10.SW_0_to_in0.out0
edge CGRA0.mem_10.SW_0_to_in0.in3 CGRA0.mem_10.SW_0_to_in0.out0
edge CGRA0.mem_10.SW_0_to_in0.in4 CGRA0.mem_10.SW_0_to_in0.out0
edge CGRA0.mem_10.SW_0_to_in0.in5 CGRA0.mem_10.SW_0_to_in0.out0
edge CGRA0.mem_10.SW_0_to_in0.in6 CGRA0.mem_10.SW_0_to_in0.out0
edge CGRA0.mem_10.SW_0_to_in0.in7 CGRA0.mem_10.SW_0_to_in0.out0
edge CGRA0.mem_10.SW_0_to_in0.in8 CGRA0.mem_10.SW_0_to_in0.out0
edge CGRA0.mem_10.SW_0_to_in0.in9 CGRA0.mem_10.SW_0_to_in0.out0
edge CGRA0.mem_10.SW_0_to_in0.out0 CGRA0.mem_10.MEM0.in0
edge CGRA0.mem_10.SW_0_to_in1.in0 CGRA0.mem_10.SW_0_to_in1.out0
edge CGRA0.mem_10.SW_0_to_in1.in1 CGRA0.mem_10.SW_0_to_in1.out0
edge CGRA0.mem_10.SW_0_to_in1.in2 CGRA0.mem_10.SW_0_to_in1.out0
edge CGRA0.mem_10.SW_0_to_in1.in3 CGRA0.mem_10.SW_0_to_in1.out0
edge CGRA0.mem_10.SW_0_to_in1.in4 CGRA0.mem_10.SW_0_to_in1.out0
edge CGRA0.mem_10.SW_0_to_in1.in5 CGRA0.mem_10.SW_0_to_in1.out0
edge CGRA0.mem_10.SW_0_to_in1.in6 CGRA0.mem_10.SW_0_to_in1.out0
edge CGRA0.mem_10.SW_0_to_in1.in7 CGRA0.mem_10.SW_0_to_in1.out0
edge CGRA0.mem_10.SW_0_to_in1.in8 CGRA0.mem_10.SW_0_to_in1.out0
edge CGRA0.mem_10.SW_0_to_in1.in9 CGRA0.mem_10.SW_0_to_in1.out0
edge CGRA0.mem_10.SW_0_to_in1.out0 CGRA0.mem_10.MEM0.in1
edge CGRA0.mem_10.SW_0_to_in2.in0 CGRA0.mem_10.SW_0_to_in2.out0
edge CGRA0.mem_10.SW_0_to_in2.in1 CGRA0.mem_10.SW_0_to_in2.out0
edge CGRA0.mem_10.SW_0_to_in2.in2 CGRA0.mem_10.SW_0_to_in2.out0
edge CGRA0.mem_10.SW_0_to_in2.in3 CGRA0.mem_10.SW_0_to_in2.out0
edge CGRA0.mem_10.SW_0_to_in2.in4 CGRA0.mem_10.SW_0_to_in2.out0
edge CGRA0.mem_10.SW_0_to_in2.in5 CGRA0.mem_10.SW_0_to_in2.out0
edge CGRA0.mem_10.SW_0_to_in2.in6 CGRA0.mem_10.SW_0_to_in2.out0
edge CGRA0.mem_10.SW_0_to_in2.in7 CGRA0.mem_10.SW_0_to_in2.out0
edge CGRA0.mem_10.SW_0_to_in2.in8 CGRA0.mem_10.SW_0_to_in2.out0
edge CGRA0.mem_10.SW_0_to_in2.in9 CGRA0.mem_10.SW_0_to_in2.out0
edge CGRA0.mem_10.SW_0_to_in2.out0 CGRA0.mem_10.MEM0.in2
edge CGRA0.mem_10.SW_1_to_in0.in0 CGRA0.mem_10.SW_1_to_in0.out0
edge CGRA0.mem_10.SW_1_to_in0.in1 CGRA0.mem_10.SW_1_to_in0.out0
edge CGRA0.mem_10.SW_1_to_in0.in2 CGRA0.mem_10.SW_1_to_in0.out0
edge CGRA0.mem_10.SW_1_to_in0.in3 CGRA0.mem_10.SW_1_to_in0.out0
edge CGRA0.mem_10.SW_1_to_in0.in4 CGRA0.mem_10.SW_1_to_in0.out0
edge CGRA0.mem_10.SW_1_to_in0.in5 CGRA0.mem_10.SW_1_to_in0.out0
edge CGRA0.mem_10.SW_1_to_in0.in6 CGRA0.mem_10.SW_1_to_in0.out0
edge CGRA0.mem_10.SW_1_to_in0.in7 CGRA0.mem_10.SW_1_to_in0.out0
edge CGRA0.mem_10.SW_1_to_in0.in8 CGRA0.mem_10.SW_1_to_in0.out0
edge CGRA0.mem_10.SW_1_to_in0.in9 CGRA0.mem_10.SW_1_to_in0.out0
edge CGRA0.mem_10.SW_1_to_in0.out0 CGRA0.mem_10.MEM1.in0
edge CGRA0.mem_10.SW_1_to_in1.in0 CGRA0.mem_10.SW_1_to_in1.out0
edge CGRA0.mem_10.SW_1_to_in1.in1 CGRA0.mem_10.SW_1_to_in1.out0
edge CGRA0.mem_10.SW_1_to_in1.in2 CGRA0.mem_10.SW_1_to_in1.out0
edge CGRA0.mem_10.SW_1_to_in1.in3 CGRA0.mem_10.SW_1_to_in1.out0
edge CGRA0.mem_10.SW_1_to_in1.in4 CGRA0.mem_10.SW_1_to_in1.out0
edge CGRA0.mem_10.SW_1_to_in1.in5 CGRA0.mem_10.SW_1_to_in1.out0
edge CGRA0.mem_10.SW_1_to_in1.in6 CGRA0.mem_10.SW_1_to_in1.out0
edge CGRA0.mem_10.SW_1_to_in1.in7 CGRA0.mem_10.SW_1_to_in1.out0
edge CGRA0.mem_10.SW_1_to_in1.in8 CGRA0.mem_10.SW_1_to_in1.out0
edge CGRA0.mem_10.SW_1_to_in1.in9 CGRA0.mem_10.SW_1_to_in1.out0
edge CGRA0.mem_10.SW_1_to_in1.out0 CGRA0.mem_10.MEM1.in1
edge CGRA0.mem_10.SW_1_to_in2.in0 CGRA0.mem_10.SW_1_to_in2.out0
edge CGRA0.mem_10.SW_1_to_in2.in1 CGRA0.mem_10.SW_1_to_in2.out0
edge CGRA0.mem_10.SW_1_to_in2.in2 CGRA0.mem_10.SW_1_to_in2.out0
edge CGRA0.mem_10.SW_1_to_in2.in3 CGRA0.mem_10.SW_1_to_in2.out0
edge CGRA0.mem_10.SW_1_to_in2.in4 CGRA0.mem_10.SW_1_to_in2.out0
edge CGRA0.mem_10.SW_1_to_in2.in5 CGRA0.mem_10.SW_1_to_in2.out0
edge CGRA0.mem_10.SW_1_to_in2.in6 CGRA0.mem_10.SW_1_to_in2.out0
edge CGRA0.mem_10.SW_1_to_in2.in7 CGRA0.mem_10.SW_1_to_in2.out0
edge CGRA0.mem_10.SW_1_to_in2.in8 CGRA0.mem_10.SW_1_to_in2.out0
edge CGRA0.mem_10.SW_1_to_in2.in9 CGRA0.mem_10.SW_1_to_in2.out0
edge CGRA0.mem_10.SW_1_to_in2.out0 CGRA0.mem_10.MEM1.in2
edge CGRA0.mem_10.SW_2_to_in0.in0 CGRA0.mem_10.SW_2_to_in0.out0
edge CGRA0.mem_10.SW_2_to_in0.in1 CGRA0.mem_10.SW_2_to_in0.out0
edge CGRA0.mem_10.SW_2_to_in0.in2 CGRA0.mem_10.SW_2_to_in0.out0
edge CGRA0.mem_10.SW_2_to_in0.in3 CGRA0.mem_10.SW_2_to_in0.out0
edge CGRA0.mem_10.SW_2_to_in0.in4 CGRA0.mem_10.SW_2_to_in0.out0
edge CGRA0.mem_10.SW_2_to_in0.in5 CGRA0.mem_10.SW_2_to_in0.out0
edge CGRA0.mem_10.SW_2_to_in0.in6 CGRA0.mem_10.SW_2_to_in0.out0
edge CGRA0.mem_10.SW_2_to_in0.in7 CGRA0.mem_10.SW_2_to_in0.out0
edge CGRA0.mem_10.SW_2_to_in0.in8 CGRA0.mem_10.SW_2_to_in0.out0
edge CGRA0.mem_10.SW_2_to_in0.in9 CGRA0.mem_10.SW_2_to_in0.out0
edge CGRA0.mem_10.SW_2_to_in0.out0 CGRA0.mem_10.MEM2.in0
edge CGRA0.mem_10.SW_2_to_in1.in0 CGRA0.mem_10.SW_2_to_in1.out0
edge CGRA0.mem_10.SW_2_to_in1.in1 CGRA0.mem_10.SW_2_to_in1.out0
edge CGRA0.mem_10.SW_2_to_in1.in2 CGRA0.mem_10.SW_2_to_in1.out0
edge CGRA0.mem_10.SW_2_to_in1.in3 CGRA0.mem_10.SW_2_to_in1.out0
edge CGRA0.mem_10.SW_2_to_in1.in4 CGRA0.mem_10.SW_2_to_in1.out0
edge CGRA0.mem_10.SW_2_to_in1.in5 CGRA0.mem_10.SW_2_to_in1.out0
edge CGRA0.mem_10.SW_2_to_in1.in6 CGRA0.mem_10.SW_2_to_in1.out0
edge CGRA0.mem_10.SW_2_to_in1.in7 CGRA0.mem_10.SW_2_to_in1.out0
edge CGRA0.mem_10.SW_2_to_in1.in8 CGRA0.mem_10.SW_2_to_in1.out0
edge CGRA0.mem_10.SW_2_to_in1.in9 CGRA0.mem_10.SW_2_to_in1.out0
edge CGRA0.mem_10.SW_2_to_in1.out0 CGRA0.mem_10.MEM2.in1
edge CGRA0.mem_10.SW_2_to_in2.in0 CGRA0.mem_10.SW_2_to_in2.out0
edge CGRA0.mem_10.SW_2_to_in2.in1 CGRA0.mem_10.SW_2_to_in2.out0
edge CGRA0.mem_10.SW_2_to_in2.in2 CGRA0.mem_10.SW_2_to_in2.out0
edge CGRA0.mem_10.SW_2_to_in2.in3 CGRA0.mem_10.SW_2_to_in2.out0
edge CGRA0.mem_10.SW_2_to_in2.in4 CGRA0.mem_10.SW_2_to_in2.out0
edge CGRA0.mem_10.SW_2_to_in2.in5 CGRA0.mem_10.SW_2_to_in2.out0
edge CGRA0.mem_10.SW_2_to_in2.in6 CGRA0.mem_10.SW_2_to_in2.out0
edge CGRA0.mem_10.SW_2_to_in2.in7 CGRA0.mem_10.SW_2_to_in2.out0
edge CGRA0.mem_10.SW_2_to_in2.in8 CGRA0.mem_10.SW_2_to_in2.out0
edge CGRA0.mem_10.SW_2_to_in2.in9 CGRA0.mem_10.SW_2_to_in2.out0
edge CGRA0.mem_10.SW_2_to_in2.out0 CGRA0.mem_10.MEM2.in2
edge CGRA0.mem_10.SW_3_to_in0.in0 CGRA0.mem_10.SW_3_to_in0.out0
edge CGRA0.mem_10.SW_3_to_in0.in1 CGRA0.mem_10.SW_3_to_in0.out0
edge CGRA0.mem_10.SW_3_to_in0.in2 CGRA0.mem_10.SW_3_to_in0.out0
edge CGRA0.mem_10.SW_3_to_in0.in3 CGRA0.mem_10.SW_3_to_in0.out0
edge CGRA0.mem_10.SW_3_to_in0.in4 CGRA0.mem_10.SW_3_to_in0.out0
edge CGRA0.mem_10.SW_3_to_in0.in5 CGRA0.mem_10.SW_3_to_in0.out0
edge CGRA0.mem_10.SW_3_to_in0.in6 CGRA0.mem_10.SW_3_to_in0.out0
edge CGRA0.mem_10.SW_3_to_in0.in7 CGRA0.mem_10.SW_3_to_in0.out0
edge CGRA0.mem_10.SW_3_to_in0.in8 CGRA0.mem_10.SW_3_to_in0.out0
edge CGRA0.mem_10.SW_3_to_in0.in9 CGRA0.mem_10.SW_3_to_in0.out0
edge CGRA0.mem_10.SW_3_to_in0.out0 CGRA0.mem_10.MEM3.in0
edge CGRA0.mem_10.SW_3_to_in1.in0 CGRA0.mem_10.SW_3_to_in1.out0
edge CGRA0.mem_10.SW_3_to_in1.in1 CGRA0.mem_10.SW_3_to_in1.out0
edge CGRA0.mem_10.SW_3_to_in1.in2 CGRA0.mem_10.SW_3_to_in1.out0
edge CGRA0.mem_10.SW_3_to_in1.in3 CGRA0.mem_10.SW_3_to_in1.out0
edge CGRA0.mem_10.SW_3_to_in1.in4 CGRA0.mem_10.SW_3_to_in1.out0
edge CGRA0.mem_10.SW_3_to_in1.in5 CGRA0.mem_10.SW_3_to_in1.out0
edge CGRA0.mem_10.SW_3_to_in1.in6 CGRA0.mem_10.SW_3_to_in1.out0
edge CGRA0.mem_10.SW_3_to_in1.in7 CGRA0.mem_10.SW_3_to_in1.out0
edge CGRA0.mem_10.SW_3_to_in1.in8 CGRA0.mem_10.SW_3_to_in1.out0
edge CGRA0.mem_10.SW_3_to_in1.in9 CGRA0.mem_10.SW_3_to_in1.out0
edge CGRA0.mem_10.SW_3_to_in1.out0 CGRA0.mem_10.MEM3.in1
edge CGRA0.mem_10.SW_3_to_in2.in0 CGRA0.mem_10.SW_3_to_in2.out0
edge CGRA0.mem_10.SW_3_to_in2.in1 CGRA0.mem_10.SW_3_to_in2.out0
edge CGRA0.mem_10.SW_3_to_in2.in2 CGRA0.mem_10.SW_3_to_in2.out0
edge CGRA0.mem_10.SW_3_to_in2.in3 CGRA0.mem_10.SW_3_to_in2.out0
edge CGRA0.mem_10.SW_3_to_in2.in4 CGRA0.mem_10.SW_3_to_in2.out0
edge CGRA0.mem_10.SW_3_to_in2.in5 CGRA0.mem_10.SW_3_to_in2.out0
edge CGRA0.mem_10.SW_3_to_in2.in6 CGRA0.mem_10.SW_3_to_in2.out0
edge CGRA0.mem_10.SW_3_to_in2.in7 CGRA0.mem_10.SW_3_to_in2.out0
edge CGRA0.mem_10.SW_3_to_in2.in8 CGRA0.mem_10.SW_3_to_in2.out0
edge CGRA0.mem_10.SW_3_to_in2.in9 CGRA0.mem_10.SW_3_to_in2.out0
edge CGRA0.mem_10.SW_3_to_in2.out0 CGRA0.mem_10.MEM3.in2
edge CGRA0.mem_10.SW_4_to_in0.in0 CGRA0.mem_10.SW_4_to_in0.out0
edge CGRA0.mem_10.SW_4_to_in0.in1 CGRA0.mem_10.SW_4_to_in0.out0
edge CGRA0.mem_10.SW_4_to_in0.in2 CGRA0.mem_10.SW_4_to_in0.out0
edge CGRA0.mem_10.SW_4_to_in0.in3 CGRA0.mem_10.SW_4_to_in0.out0
edge CGRA0.mem_10.SW_4_to_in0.in4 CGRA0.mem_10.SW_4_to_in0.out0
edge CGRA0.mem_10.SW_4_to_in0.in5 CGRA0.mem_10.SW_4_to_in0.out0
edge CGRA0.mem_10.SW_4_to_in0.in6 CGRA0.mem_10.SW_4_to_in0.out0
edge CGRA0.mem_10.SW_4_to_in0.in7 CGRA0.mem_10.SW_4_to_in0.out0
edge CGRA0.mem_10.SW_4_to_in0.in8 CGRA0.mem_10.SW_4_to_in0.out0
edge CGRA0.mem_10.SW_4_to_in0.in9 CGRA0.mem_10.SW_4_to_in0.out0
edge CGRA0.mem_10.SW_4_to_in0.out0 CGRA0.mem_10.MEM4.in0
edge CGRA0.mem_10.SW_4_to_in1.in0 CGRA0.mem_10.SW_4_to_in1.out0
edge CGRA0.mem_10.SW_4_to_in1.in1 CGRA0.mem_10.SW_4_to_in1.out0
edge CGRA0.mem_10.SW_4_to_in1.in2 CGRA0.mem_10.SW_4_to_in1.out0
edge CGRA0.mem_10.SW_4_to_in1.in3 CGRA0.mem_10.SW_4_to_in1.out0
edge CGRA0.mem_10.SW_4_to_in1.in4 CGRA0.mem_10.SW_4_to_in1.out0
edge CGRA0.mem_10.SW_4_to_in1.in5 CGRA0.mem_10.SW_4_to_in1.out0
edge CGRA0.mem_10.SW_4_to_in1.in6 CGRA0.mem_10.SW_4_to_in1.out0
edge CGRA0.mem_10.SW_4_to_in1.in7 CGRA0.mem_10.SW_4_to_in1.out0
edge CGRA0.mem_10.SW_4_to_in1.in8 CGRA0.mem_10.SW_4_to_in1.out0
edge CGRA0.mem_10.SW_4_to_in1.in9 CGRA0.mem_10.SW_4_to_in1.out0
edge CGRA0.mem_10.SW_4_to_in1.out0 CGRA0.mem_10.MEM4.in1
edge CGRA0.mem_10.SW_4_to_in2.in0 CGRA0.mem_10.SW_4_to_in2.out0
edge CGRA0.mem_10.SW_4_to_in2.in1 CGRA0.mem_10.SW_4_to_in2.out0
edge CGRA0.mem_10.SW_4_to_in2.in2 CGRA0.mem_10.SW_4_to_in2.out0
edge CGRA0.mem_10.SW_4_to_in2.in3 CGRA0.mem_10.SW_4_to_in2.out0
edge CGRA0.mem_10.SW_4_to_in2.in4 CGRA0.mem_10.SW_4_to_in2.out0
edge CGRA0.mem_10.SW_4_to_in2.in5 CGRA0.mem_10.SW_4_to_in2.out0
edge CGRA0.mem_10.SW_4_to_in2.in6 CGRA0.mem_10.SW_4_to_in2.out0
edge CGRA0.mem_10.SW_4_to_in2.in7 CGRA0.mem_10.SW_4_to_in2.out0
edge CGRA0.mem_10.SW_4_to_in2.in8 CGRA0.mem_10.SW_4_to_in2.out0
edge CGRA0.mem_10.SW_4_to_in2.in9 CGRA0.mem_10.SW_4_to_in2.out0
edge CGRA0.mem_10.SW_4_to_in2.out0 CGRA0.mem_10.MEM4.in2
edge CGRA0.mem_10.SW_5_to_in0.in0 CGRA0.mem_10.SW_5_to_in0.out0
edge CGRA0.mem_10.SW_5_to_in0.in1 CGRA0.mem_10.SW_5_to_in0.out0
edge CGRA0.mem_10.SW_5_to_in0.in2 CGRA0.mem_10.SW_5_to_in0.out0
edge CGRA0.mem_10.SW_5_to_in0.in3 CGRA0.mem_10.SW_5_to_in0.out0
edge CGRA0.mem_10.SW_5_to_in0.in4 CGRA0.mem_10.SW_5_to_in0.out0
edge CGRA0.mem_10.SW_5_to_in0.in5 CGRA0.mem_10.SW_5_to_in0.out0
edge CGRA0.mem_10.SW_5_to_in0.in6 CGRA0.mem_10.SW_5_to_in0.out0
edge CGRA0.mem_10.SW_5_to_in0.in7 CGRA0.mem_10.SW_5_to_in0.out0
edge CGRA0.mem_10.SW_5_to_in0.in8 CGRA0.mem_10.SW_5_to_in0.out0
edge CGRA0.mem_10.SW_5_to_in0.in9 CGRA0.mem_10.SW_5_to_in0.out0
edge CGRA0.mem_10.SW_5_to_in0.out0 CGRA0.mem_10.MEM5.in0
edge CGRA0.mem_10.SW_5_to_in1.in0 CGRA0.mem_10.SW_5_to_in1.out0
edge CGRA0.mem_10.SW_5_to_in1.in1 CGRA0.mem_10.SW_5_to_in1.out0
edge CGRA0.mem_10.SW_5_to_in1.in2 CGRA0.mem_10.SW_5_to_in1.out0
edge CGRA0.mem_10.SW_5_to_in1.in3 CGRA0.mem_10.SW_5_to_in1.out0
edge CGRA0.mem_10.SW_5_to_in1.in4 CGRA0.mem_10.SW_5_to_in1.out0
edge CGRA0.mem_10.SW_5_to_in1.in5 CGRA0.mem_10.SW_5_to_in1.out0
edge CGRA0.mem_10.SW_5_to_in1.in6 CGRA0.mem_10.SW_5_to_in1.out0
edge CGRA0.mem_10.SW_5_to_in1.in7 CGRA0.mem_10.SW_5_to_in1.out0
edge CGRA0.mem_10.SW_5_to_in1.in8 CGRA0.mem_10.SW_5_to_in1.out0
edge CGRA0.mem_10.SW_5_to_in1.in9 CGRA0.mem_10.SW_5_to_in1.out0
edge CGRA0.mem_10.SW_5_to_in1.out0 CGRA0.mem_10.MEM5.in1
edge CGRA0.mem_10.SW_5_to_in2.in0 CGRA0.mem_10.SW_5_to_in2.out0
edge CGRA0.mem_10.SW_5_to_in2.in1 CGRA0.mem_10.SW_5_to_in2.out0
edge CGRA0.mem_10.SW_5_to_in2.in2 CGRA0.mem_10.SW_5_to_in2.out0
edge CGRA0.mem_10.SW_5_to_in2.in3 CGRA0.mem_10.SW_5_to_in2.out0
edge CGRA0.mem_10.SW_5_to_in2.in4 CGRA0.mem_10.SW_5_to_in2.out0
edge CGRA0.mem_10.SW_5_to_in2.in5 CGRA0.mem_10.SW_5_to_in2.out0
edge CGRA0.mem_10.SW_5_to_in2.in6 CGRA0.mem_10.SW_5_to_in2.out0
edge CGRA0.mem_10.SW_5_to_in2.in7 CGRA0.mem_10.SW_5_to_in2.out0
edge CGRA0.mem_10.SW_5_to_in2.in8 CGRA0.mem_10.SW_5_to_in2.out0
edge CGRA0.mem_10.SW_5_to_in2.in9 CGRA0.mem_10.SW_5_to_in2.out0
edge CGRA0.mem_10.SW_5_to_in2.out0 CGRA0.mem_10.MEM5.in2
edge CGRA0.mem_10.SW_6_to_in0.in0 CGRA0.mem_10.SW_6_to_in0.out0
edge CGRA0.mem_10.SW_6_to_in0.in1 CGRA0.mem_10.SW_6_to_in0.out0
edge CGRA0.mem_10.SW_6_to_in0.in2 CGRA0.mem_10.SW_6_to_in0.out0
edge CGRA0.mem_10.SW_6_to_in0.in3 CGRA0.mem_10.SW_6_to_in0.out0
edge CGRA0.mem_10.SW_6_to_in0.in4 CGRA0.mem_10.SW_6_to_in0.out0
edge CGRA0.mem_10.SW_6_to_in0.in5 CGRA0.mem_10.SW_6_to_in0.out0
edge CGRA0.mem_10.SW_6_to_in0.in6 CGRA0.mem_10.SW_6_to_in0.out0
edge CGRA0.mem_10.SW_6_to_in0.in7 CGRA0.mem_10.SW_6_to_in0.out0
edge CGRA0.mem_10.SW_6_to_in0.in8 CGRA0.mem_10.SW_6_to_in0.out0
edge CGRA0.mem_10.SW_6_to_in0.in9 CGRA0.mem_10.SW_6_to_in0.out0
edge CGRA0.mem_10.SW_6_to_in0.out0 CGRA0.mem_10.MEM6.in0
edge CGRA0.mem_10.SW_6_to_in1.in0 CGRA0.mem_10.SW_6_to_in1.out0
edge CGRA0.mem_10.SW_6_to_in1.in1 CGRA0.mem_10.SW_6_to_in1.out0
edge CGRA0.mem_10.SW_6_to_in1.in2 CGRA0.mem_10.SW_6_to_in1.out0
edge CGRA0.mem_10.SW_6_to_in1.in3 CGRA0.mem_10.SW_6_to_in1.out0
edge CGRA0.mem_10.SW_6_to_in1.in4 CGRA0.mem_10.SW_6_to_in1.out0
edge CGRA0.mem_10.SW_6_to_in1.in5 CGRA0.mem_10.SW_6_to_in1.out0
edge CGRA0.mem_10.SW_6_to_in1.in6 CGRA0.mem_10.SW_6_to_in1.out0
edge CGRA0.mem_10.SW_6_to_in1.in7 CGRA0.mem_10.SW_6_to_in1.out0
edge CGRA0.mem_10.SW_6_to_in1.in8 CGRA0.mem_10.SW_6_to_in1.out0
edge CGRA0.mem_10.SW_6_to_in1.in9 CGRA0.mem_10.SW_6_to_in1.out0
edge CGRA0.mem_10.SW_6_to_in1.out0 CGRA0.mem_10.MEM6.in1
edge CGRA0.mem_10.SW_6_to_in2.in0 CGRA0.mem_10.SW_6_to_in2.out0
edge CGRA0.mem_10.SW_6_to_in2.in1 CGRA0.mem_10.SW_6_to_in2.out0
edge CGRA0.mem_10.SW_6_to_in2.in2 CGRA0.mem_10.SW_6_to_in2.out0
edge CGRA0.mem_10.SW_6_to_in2.in3 CGRA0.mem_10.SW_6_to_in2.out0
edge CGRA0.mem_10.SW_6_to_in2.in4 CGRA0.mem_10.SW_6_to_in2.out0
edge CGRA0.mem_10.SW_6_to_in2.in5 CGRA0.mem_10.SW_6_to_in2.out0
edge CGRA0.mem_10.SW_6_to_in2.in6 CGRA0.mem_10.SW_6_to_in2.out0
edge CGRA0.mem_10.SW_6_to_in2.in7 CGRA0.mem_10.SW_6_to_in2.out0
edge CGRA0.mem_10.SW_6_to_in2.in8 CGRA0.mem_10.SW_6_to_in2.out0
edge CGRA0.mem_10.SW_6_to_in2.in9 CGRA0.mem_10.SW_6_to_in2.out0
edge CGRA0.mem_10.SW_6_to_in2.out0 CGRA0.mem_10.MEM6.in2
edge CGRA0.mem_10.SW_7_to_in0.in0 CGRA0.mem_10.SW_7_to_in0.out0
edge CGRA0.mem_10.SW_7_to_in0.in1 CGRA0.mem_10.SW_7_to_in0.out0
edge CGRA0.mem_10.SW_7_to_in0.in2 CGRA0.mem_10.SW_7_to_in0.out0
edge CGRA0.mem_10.SW_7_to_in0.in3 CGRA0.mem_10.SW_7_to_in0.out0
edge CGRA0.mem_10.SW_7_to_in0.in4 CGRA0.mem_10.SW_7_to_in0.out0
edge CGRA0.mem_10.SW_7_to_in0.in5 CGRA0.mem_10.SW_7_to_in0.out0
edge CGRA0.mem_10.SW_7_to_in0.in6 CGRA0.mem_10.SW_7_to_in0.out0
edge CGRA0.mem_10.SW_7_to_in0.in7 CGRA0.mem_10.SW_7_to_in0.out0
edge CGRA0.mem_10.SW_7_to_in0.in8 CGRA0.mem_10.SW_7_to_in0.out0
edge CGRA0.mem_10.SW_7_to_in0.in9 CGRA0.mem_10.SW_7_to_in0.out0
edge CGRA0.mem_10.SW_7_to_in0.out0 CGRA0.mem_10.MEM7.in0
edge CGRA0.mem_10.SW_7_to_in1.in0 CGRA0.mem_10.SW_7_to_in1.out0
edge CGRA0.mem_10.SW_7_to_in1.in1 CGRA0.mem_10.SW_7_to_in1.out0
edge CGRA0.mem_10.SW_7_to_in1.in2 CGRA0.mem_10.SW_7_to_in1.out0
edge CGRA0.mem_10.SW_7_to_in1.in3 CGRA0.mem_10.SW_7_to_in1.out0
edge CGRA0.mem_10.SW_7_to_in1.in4 CGRA0.mem_10.SW_7_to_in1.out0
edge CGRA0.mem_10.SW_7_to_in1.in5 CGRA0.mem_10.SW_7_to_in1.out0
edge CGRA0.mem_10.SW_7_to_in1.in6 CGRA0.mem_10.SW_7_to_in1.out0
edge CGRA0.mem_10.SW_7_to_in1.in7 CGRA0.mem_10.SW_7_to_in1.out0
edge CGRA0.mem_10.SW_7_to_in1.in8 CGRA0.mem_10.SW_7_to_in1.out0
edge CGRA0.mem_10.SW_7_to_in1.in9 CGRA0.mem_10.SW_7_to_in1.out0
edge CGRA0.mem_10.SW_7_to_in1.out0 CGRA0.mem_10.MEM7.in1
edge CGRA0.mem_10.SW_7_to_in2.in0 CGRA0.mem_10.SW_7_to_in2.out0
edge CGRA0.mem_10.SW_7_to_in2.in1 CGRA0.mem_10.SW_7_to_in2.out0
edge CGRA0.mem_10.SW_7_to_in2.in2 CGRA0.mem_10.SW_7_to_in2.out0
edge CGRA0.mem_10.SW_7_to_in2.in3 CGRA0.mem_10.SW_7_to_in2.out0
edge CGRA0.mem_10.SW_7_to_in2.in4 CGRA0.mem_10.SW_7_to_in2.out0
edge CGRA0.mem_10.SW_7_to_in2.in5 CGRA0.mem_10.SW_7_to_in2.out0
edge CGRA0.mem_10.SW_7_to_in2.in6 CGRA0.mem_10.SW_7_to_in2.out0
edge CGRA0.mem_10.SW_7_to_in2.in7 CGRA0.mem_10.SW_7_to_in2.out0
edge CGRA0.mem_10.SW_7_to_in2.in8 CGRA0.mem_10.SW_7_to_in2.out0
edge CGRA0.mem_10.SW_7_to_in2.in9 CGRA0.mem_10.SW_7_to_in2.out0
edge CGRA0.mem_10.SW_7_to_in2.out0 CGRA0.mem_10.MEM7.in2
edge CGRA0.mem_10.SW_8_to_in0.in0 CGRA0.mem_10.SW_8_to_in0.out0
edge CGRA0.mem_10.SW_8_to_in0.in1 CGRA0.mem_10.SW_8_to_in0.out0
edge CGRA0.mem_10.SW_8_to_in0.in2 CGRA0.mem_10.SW_8_to_in0.out0
edge CGRA0.mem_10.SW_8_to_in0.in3 CGRA0.mem_10.SW_8_to_in0.out0
edge CGRA0.mem_10.SW_8_to_in0.in4 CGRA0.mem_10.SW_8_to_in0.out0
edge CGRA0.mem_10.SW_8_to_in0.in5 CGRA0.mem_10.SW_8_to_in0.out0
edge CGRA0.mem_10.SW_8_to_in0.in6 CGRA0.mem_10.SW_8_to_in0.out0
edge CGRA0.mem_10.SW_8_to_in0.in7 CGRA0.mem_10.SW_8_to_in0.out0
edge CGRA0.mem_10.SW_8_to_in0.in8 CGRA0.mem_10.SW_8_to_in0.out0
edge CGRA0.mem_10.SW_8_to_in0.in9 CGRA0.mem_10.SW_8_to_in0.out0
edge CGRA0.mem_10.SW_8_to_in0.out0 CGRA0.mem_10.MEM8.in0
edge CGRA0.mem_10.SW_8_to_in1.in0 CGRA0.mem_10.SW_8_to_in1.out0
edge CGRA0.mem_10.SW_8_to_in1.in1 CGRA0.mem_10.SW_8_to_in1.out0
edge CGRA0.mem_10.SW_8_to_in1.in2 CGRA0.mem_10.SW_8_to_in1.out0
edge CGRA0.mem_10.SW_8_to_in1.in3 CGRA0.mem_10.SW_8_to_in1.out0
edge CGRA0.mem_10.SW_8_to_in1.in4 CGRA0.mem_10.SW_8_to_in1.out0
edge CGRA0.mem_10.SW_8_to_in1.in5 CGRA0.mem_10.SW_8_to_in1.out0
edge CGRA0.mem_10.SW_8_to_in1.in6 CGRA0.mem_10.SW_8_to_in1.out0
edge CGRA0.mem_10.SW_8_to_in1.in7 CGRA0.mem_10.SW_8_to_in1.out0
edge CGRA0.mem_10.SW_8_to_in1.in8 CGRA0.mem_10.SW_8_to_in1.out0
edge CGRA0.mem_10.SW_8_to_in1.in9 CGRA0.mem_10.SW_8_to_in1.out0
edge CGRA0.mem_10.SW_8_to_in1.out0 CGRA0.mem_10.MEM8.in1
edge CGRA0.mem_10.SW_8_to_in2.in0 CGRA0.mem_10.SW_8_to_in2.out0
edge CGRA0.mem_10.SW_8_to_in2.in1 CGRA0.mem_10.SW_8_to_in2.out0
edge CGRA0.mem_10.SW_8_to_in2.in2 CGRA0.mem_10.SW_8_to_in2.out0
edge CGRA0.mem_10.SW_8_to_in2.in3 CGRA0.mem_10.SW_8_to_in2.out0
edge CGRA0.mem_10.SW_8_to_in2.in4 CGRA0.mem_10.SW_8_to_in2.out0
edge CGRA0.mem_10.SW_8_to_in2.in5 CGRA0.mem_10.SW_8_to_in2.out0
edge CGRA0.mem_10.SW_8_to_in2.in6 CGRA0.mem_10.SW_8_to_in2.out0
edge CGRA0.mem_10.SW_8_to_in2.in7 CGRA0.mem_10.SW_8_to_in2.out0
edge CGRA0.mem_10.SW_8_to_in2.in8 CGRA0.mem_10.SW_8_to_in2.out0
edge CGRA0.mem_10.SW_8_to_in2.in9 CGRA0.mem_10.SW_8_to_in2.out0
edge CGRA0.mem_10.SW_8_to_in2.out0 CGRA0.mem_10.MEM8.in2
edge CGRA0.mem_10.SW_9_to_in0.in0 CGRA0.mem_10.SW_9_to_in0.out0
edge CGRA0.mem_10.SW_9_to_in0.in1 CGRA0.mem_10.SW_9_to_in0.out0
edge CGRA0.mem_10.SW_9_to_in0.in2 CGRA0.mem_10.SW_9_to_in0.out0
edge CGRA0.mem_10.SW_9_to_in0.in3 CGRA0.mem_10.SW_9_to_in0.out0
edge CGRA0.mem_10.SW_9_to_in0.in4 CGRA0.mem_10.SW_9_to_in0.out0
edge CGRA0.mem_10.SW_9_to_in0.in5 CGRA0.mem_10.SW_9_to_in0.out0
edge CGRA0.mem_10.SW_9_to_in0.in6 CGRA0.mem_10.SW_9_to_in0.out0
edge CGRA0.mem_10.SW_9_to_in0.in7 CGRA0.mem_10.SW_9_to_in0.out0
edge CGRA0.mem_10.SW_9_to_in0.in8 CGRA0.mem_10.SW_9_to_in0.out0
edge CGRA0.mem_10.SW_9_to_in0.in9 CGRA0.mem_10.SW_9_to_in0.out0
edge CGRA0.mem_10.SW_9_to_in0.out0 CGRA0.mem_10.MEM9.in0
edge CGRA0.mem_10.SW_9_to_in1.in0 CGRA0.mem_10.SW_9_to_in1.out0
edge CGRA0.mem_10.SW_9_to_in1.in1 CGRA0.mem_10.SW_9_to_in1.out0
edge CGRA0.mem_10.SW_9_to_in1.in2 CGRA0.mem_10.SW_9_to_in1.out0
edge CGRA0.mem_10.SW_9_to_in1.in3 CGRA0.mem_10.SW_9_to_in1.out0
edge CGRA0.mem_10.SW_9_to_in1.in4 CGRA0.mem_10.SW_9_to_in1.out0
edge CGRA0.mem_10.SW_9_to_in1.in5 CGRA0.mem_10.SW_9_to_in1.out0
edge CGRA0.mem_10.SW_9_to_in1.in6 CGRA0.mem_10.SW_9_to_in1.out0
edge CGRA0.mem_10.SW_9_to_in1.in7 CGRA0.mem_10.SW_9_to_in1.out0
edge CGRA0.mem_10.SW_9_to_in1.in8 CGRA0.mem_10.SW_9_to_in1.out0
edge CGRA0.mem_10.SW_9_to_in1.in9 CGRA0.mem_10.SW_9_to_in1.out0
edge CGRA0.mem_10.SW_9_to_in1.out0 CGRA0.mem_10.MEM9.in1
edge CGRA0.mem_10.SW_9_to_in2.in0 CGRA0.mem_10.SW_9_to_in2.out0
edge CGRA0.mem_10.SW_9_to_in2.in1 CGRA0.mem_10.SW_9_to_in2.out0
edge CGRA0.mem_10.SW_9_to_in2.in2 CGRA0.mem_10.SW_9_to_in2.out0
edge CGRA0.mem_10.SW_9_to_in2.in3 CGRA0.mem_10.SW_9_to_in2.out0
edge CGRA0.mem_10.SW_9_to_in2.in4 CGRA0.mem_10.SW_9_to_in2.out0
edge CGRA0.mem_10.SW_9_to_in2.in5 CGRA0.mem_10.SW_9_to_in2.out0
edge CGRA0.mem_10.SW_9_to_in2.in6 CGRA0.mem_10.SW_9_to_in2.out0
edge CGRA0.mem_10.SW_9_to_in2.in7 CGRA0.mem_10.SW_9_to_in2.out0
edge CGRA0.mem_10.SW_9_to_in2.in8 CGRA0.mem_10.SW_9_to_in2.out0
edge CGRA0.mem_10.SW_9_to_in2.in9 CGRA0.mem_10.SW_9_to_in2.out0
edge CGRA0.mem_10.SW_9_to_in2.out0 CGRA0.mem_10.MEM9.in2
edge CGRA0.io0.in0 CGRA0.io0.SW_in0.in0
edge CGRA0.io0.in1 CGRA0.io0.SW_in0.in1
edge CGRA0.io0.in2 CGRA0.io0.SW_in0.in2
edge CGRA0.io0.in3 CGRA0.io0.SW_in0.in3
edge CGRA0.io0.in4 CGRA0.io0.SW_in0.in4
edge CGRA0.io0.out0 CGRA0.PE_0_0.in2
edge CGRA0.io0.IO0 CGRA0.io0.IO0.out0
edge CGRA0.io0.IO0.in0 CGRA0.io0.IO0
edge CGRA0.io0.IO0.out0 CGRA0.io0.out0
edge CGRA0.io0.IO0.out0 CGRA0.io0.SW_in0.in4
edge CGRA0.io0.SW_in0.in0 CGRA0.io0.SW_in0.out0
edge CGRA0.io0.SW_in0.in1 CGRA0.io0.SW_in0.out0
edge CGRA0.io0.SW_in0.in2 CGRA0.io0.SW_in0.out0
edge CGRA0.io0.SW_in0.in3 CGRA0.io0.SW_in0.out0
edge CGRA0.io0.SW_in0.in4 CGRA0.io0.SW_in0.out0
edge CGRA0.io0.SW_in0.out0 CGRA0.io0.IO0.in0
edge CGRA0.io1.in0 CGRA0.io1.SW_in0.in0
edge CGRA0.io1.in1 CGRA0.io1.SW_in0.in1
edge CGRA0.io1.in2 CGRA0.io1.SW_in0.in2
edge CGRA0.io1.in3 CGRA0.io1.SW_in0.in3
edge CGRA0.io1.in4 CGRA0.io1.SW_in0.in4
edge CGRA0.io1.out0 CGRA0.PE_0_1.in2
edge CGRA0.io1.IO0 CGRA0.io1.IO0.out0
edge CGRA0.io1.IO0.in0 CGRA0.io1.IO0
edge CGRA0.io1.IO0.out0 CGRA0.io1.out0
edge CGRA0.io1.IO0.out0 CGRA0.io1.SW_in0.in4
edge CGRA0.io1.SW_in0.in0 CGRA0.io1.SW_in0.out0
edge CGRA0.io1.SW_in0.in1 CGRA0.io1.SW_in0.out0
edge CGRA0.io1.SW_in0.in2 CGRA0.io1.SW_in0.out0
edge CGRA0.io1.SW_in0.in3 CGRA0.io1.SW_in0.out0
edge CGRA0.io1.SW_in0.in4 CGRA0.io1.SW_in0.out0
edge CGRA0.io1.SW_in0.out0 CGRA0.io1.IO0.in0
edge CGRA0.io2.in0 CGRA0.io2.SW_in0.in0
edge CGRA0.io2.in1 CGRA0.io2.SW_in0.in1
edge CGRA0.io2.in2 CGRA0.io2.SW_in0.in2
edge CGRA0.io2.in3 CGRA0.io2.SW_in0.in3
edge CGRA0.io2.in4 CGRA0.io2.SW_in0.in4
edge CGRA0.io2.out0 CGRA0.PE_0_2.in2
edge CGRA0.io2.IO0 CGRA0.io2.IO0.out0
edge CGRA0.io2.IO0.in0 CGRA0.io2.IO0
edge CGRA0.io2.IO0.out0 CGRA0.io2.out0
edge CGRA0.io2.IO0.out0 CGRA0.io2.SW_in0.in4
edge CGRA0.io2.SW_in0.in0 CGRA0.io2.SW_in0.out0
edge CGRA0.io2.SW_in0.in1 CGRA0.io2.SW_in0.out0
edge CGRA0.io2.SW_in0.in2 CGRA0.io2.SW_in0.out0
edge CGRA0.io2.SW_in0.in3 CGRA0.io2.SW_in0.out0
edge CGRA0.io2.SW_in0.in4 CGRA0.io2.SW_in0.out0
edge CGRA0.io2.SW_in0.out0 CGRA0.io2.IO0.in0
edge CGRA0.io3.in0 CGRA0.io3.SW_in0.in0
edge CGRA0.io3.in1 CGRA0.io3.SW_in0.in1
edge CGRA0.io3.in2 CGRA0.io3.SW_in0.in2
edge CGRA0.io3.in3 CGRA0.io3.SW_in0.in3
edge CGRA0.io3.in4 CGRA0.io3.SW_in0.in4
edge CGRA0.io3.out0 CGRA0.PE_0_3.in2
edge CGRA0.io3.IO0 CGRA0.io3.IO0.out0
edge CGRA0.io3.IO0.in0 CGRA0.io3.IO0
edge CGRA0.io3.IO0.out0 CGRA0.io3.out0
edge CGRA0.io3.IO0.out0 CGRA0.io3.SW_in0.in4
edge CGRA0.io3.SW_in0.in0 CGRA0.io3.SW_in0.out0
edge CGRA0.io3.SW_in0.in1 CGRA0.io3.SW_in0.out0
edge CGRA0.io3.SW_in0.in2 CGRA0.io3.SW_in0.out0
edge CGRA0.io3.SW_in0.in3 CGRA0.io3.SW_in0.out0
edge CGRA0.io3.SW_in0.in4 CGRA0.io3.SW_in0.out0
edge CGRA0.io3.SW_in0.out0 CGRA0.io3.IO0.in0
edge CGRA0.io4.in0 CGRA0.io4.SW_in0.in0
edge CGRA0.io4.in1 CGRA0.io4.SW_in0.in1
edge CGRA0.io4.in2 CGRA0.io4.SW_in0.in2
edge CGRA0.io4.in3 CGRA0.io4.SW_in0.in3
edge CGRA0.io4.in4 CGRA0.io4.SW_in0.in4
edge CGRA0.io4.out0 CGRA0.PE_0_4.in2
edge CGRA0.io4.IO0 CGRA0.io4.IO0.out0
edge CGRA0.io4.IO0.in0 CGRA0.io4.IO0
edge CGRA0.io4.IO0.out0 CGRA0.io4.out0
edge CGRA0.io4.IO0.out0 CGRA0.io4.SW_in0.in4
edge CGRA0.io4.SW_in0.in0 CGRA0.io4.SW_in0.out0
edge CGRA0.io4.SW_in0.in1 CGRA0.io4.SW_in0.out0
edge CGRA0.io4.SW_in0.in2 CGRA0.io4.SW_in0.out0
edge CGRA0.io4.SW_in0.in3 CGRA0.io4.SW_in0.out0
edge CGRA0.io4.SW_in0.in4 CGRA0.io4.SW_in0.out0
edge CGRA0.io4.SW_in0.out0 CGRA0.io4.IO0.in0
edge CGRA0.io5.in0 CGRA0.io5.SW_in0.in0
edge CGRA0.io5.in1 CGRA0.io5.SW_in0.in1
edge CGRA0.io5.in2 CGRA0.io5.SW_in0.in2
edge CGRA0.io5.in3 CGRA0.io5.SW_in0.in3
edge CGRA0.io5.in4 CGRA0.io5.SW_in0.in4
edge CGRA0.io5.out0 CGRA0.PE_0_5.in2
edge CGRA0.io5.IO0 CGRA0.io5.IO0.out0
edge CGRA0.io5.IO0.in0 CGRA0.io5.IO0
edge CGRA0.io5.IO0.out0 CGRA0.io5.out0
edge CGRA0.io5.IO0.out0 CGRA0.io5.SW_in0.in4
edge CGRA0.io5.SW_in0.in0 CGRA0.io5.SW_in0.out0
edge CGRA0.io5.SW_in0.in1 CGRA0.io5.SW_in0.out0
edge CGRA0.io5.SW_in0.in2 CGRA0.io5.SW_in0.out0
edge CGRA0.io5.SW_in0.in3 CGRA0.io5.SW_in0.out0
edge CGRA0.io5.SW_in0.in4 CGRA0.io5.SW_in0.out0
edge CGRA0.io5.SW_in0.out0 CGRA0.io5.IO0.in0
edge CGRA0.io6.in0 CGRA0.io6.SW_in0.in0
edge CGRA0.io6.in1 CGRA0.io6.SW_in0.in1
edge CGRA0.io6.in2 CGRA0.io6.SW_in0.in2
edge CGRA0.io6.in3 CGRA0.io6.SW_in0.in3
edge CGRA0.io6.in4 CGRA0.io6.SW_in0.in4
edge CGRA0.io6.out0 CGRA0.PE_0_6.in2
edge CGRA0.io6.IO0 CGRA0.io6.IO0.out0
edge CGRA0.io6.IO0.in0 CGRA0.io6.IO0
edge CGRA0.io6.IO0.out0 CGRA0.io6.out0
edge CGRA0.io6.IO0.out0 CGRA0.io6.SW_in0.in4
edge CGRA0.io6.SW_in0.in0 CGRA0.io6.SW_in0.out0
edge CGRA0.io6.SW_in0.in1 CGRA0.io6.SW_in0.out0
edge CGRA0.io6.SW_in0.in2 CGRA0.io6.SW_in0.out0
edge CGRA0.io6.SW_in0.in3 CGRA0.io6.SW_in0.out0
edge CGRA0.io6.SW_in0.in4 CGRA0.io6.SW_in0.out0
edge CGRA0.io6.SW_in0.out0 CGRA0.io6.IO0.in0
edge CGRA0.io7.in0 CGRA0.io7.SW_in0.in0
edge CGRA0.io7.in1 CGRA0.io7.SW_in0.in1
edge CGRA0.io7.in2 CGRA0.io7.SW_in0.in2
edge CGRA0.io7.in3 CGRA0.io7.SW_in0.in3
edge CGRA0.io7.in4 CGRA0.io7.SW_in0.in4
edge CGRA0.io7.out0 CGRA0.PE_0_7.in2
edge CGRA0.io7.IO0 CGRA0.io7.IO0.out0
edge CGRA0.io7.IO0.in0 CGRA0.io7.IO0
edge CGRA0.io7.IO0.out0 CGRA0.io7.out0
edge CGRA0.io7.IO0.out0 CGRA0.io7.SW_in0.in4
edge CGRA0.io7.SW_in0.in0 CGRA0.io7.SW_in0.out0
edge CGRA0.io7.SW_in0.in1 CGRA0.io7.SW_in0.out0
edge CGRA0.io7.SW_in0.in2 CGRA0.io7.SW_in0.out0
edge CGRA0.io7.SW_in0.in3 CGRA0.io7.SW_in0.out0
edge CGRA0.io7.SW_in0.in4 CGRA0.io7.SW_in0.out0
edge CGRA0.io7.SW_in0.out0 CGRA0.io7.IO0.in0
edge CGRA0.io8.in0 CGRA0.io8.SW_in0.in0
edge CGRA0.io8.in1 CGRA0.io8.SW_in0.in1
edge CGRA0.io8.in2 CGRA0.io8.SW_in0.in2
edge CGRA0.io8.in3 CGRA0.io8.SW_in0.in3
edge CGRA0.io8.in4 CGRA0.io8.SW_in0.in4
edge CGRA0.io8.out0 CGRA0.PE_0_8.in2
edge CGRA0.io8.IO0 CGRA0.io8.IO0.out0
edge CGRA0.io8.IO0.in0 CGRA0.io8.IO0
edge CGRA0.io8.IO0.out0 CGRA0.io8.out0
edge CGRA0.io8.IO0.out0 CGRA0.io8.SW_in0.in4
edge CGRA0.io8.SW_in0.in0 CGRA0.io8.SW_in0.out0
edge CGRA0.io8.SW_in0.in1 CGRA0.io8.SW_in0.out0
edge CGRA0.io8.SW_in0.in2 CGRA0.io8.SW_in0.out0
edge CGRA0.io8.SW_in0.in3 CGRA0.io8.SW_in0.out0
edge CGRA0.io8.SW_in0.in4 CGRA0.io8.SW_in0.out0
edge CGRA0.io8.SW_in0.out0 CGRA0.io8.IO0.in0
edge CGRA0.io9.in0 CGRA0.io9.SW_in0.in0
edge CGRA0.io9.in1 CGRA0.io9.SW_in0.in1
edge CGRA0.io9.in2 CGRA0.io9.SW_in0.in2
edge CGRA0.io9.in3 CGRA0.io9.SW_in0.in3
edge CGRA0.io9.in4 CGRA0.io9.SW_in0.in4
edge CGRA0.io9.out0 CGRA0.PE_0_9.in2
edge CGRA0.io9.IO0 CGRA0.io9.IO0.out0
edge CGRA0.io9.IO0.in0 CGRA0.io9.IO0
edge CGRA0.io9.IO0.out0 CGRA0.io9.out0
edge CGRA0.io9.IO0.out0 CGRA0.io9.SW_in0.in4
edge CGRA0.io9.SW_in0.in0 CGRA0.io9.SW_in0.out0
edge CGRA0.io9.SW_in0.in1 CGRA0.io9.SW_in0.out0
edge CGRA0.io9.SW_in0.in2 CGRA0.io9.SW_in0.out0
edge CGRA0.io9.SW_in0.in3 CGRA0.io9.SW_in0.out0
edge CGRA0.io9.SW_in0.in4 CGRA0.io9.SW_in0.out0
edge CGRA0.io9.SW_in0.out0 CGRA0.io9.IO0.in0
