
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015807    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001904    0.000952    0.000952 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022490    0.023364    0.055722    0.056674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023397    0.001513    0.058187 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021406    0.023916    0.065928    0.124115 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000977    0.125092 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006326    0.028702    0.169769    0.294860 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028702    0.000192    0.295052 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010520    0.059136    0.397212    0.692264 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.059136    0.000878    0.693142 v fanout76/A (sg13g2_buf_8)
     8    0.040745    0.030869    0.095613    0.788755 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031200    0.002154    0.790909 v _216_/A_N (sg13g2_nand2b_1)
     3    0.010820    0.074504    0.109540    0.900448 v _216_/Y (sg13g2_nand2b_1)
                                                         _042_ (net)
                      0.074515    0.000740    0.901188 v _250_/B (sg13g2_nand2_1)
     2    0.008733    0.056279    0.071124    0.972312 ^ _250_/Y (sg13g2_nand2_1)
                                                         _075_ (net)
                      0.056279    0.000259    0.972570 ^ _252_/A (sg13g2_nand2_1)
     2    0.009256    0.067864    0.078750    1.051320 v _252_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.067874    0.000674    1.051994 v _253_/A (sg13g2_nor2b_1)
     2    0.008814    0.094747    0.098565    1.150559 ^ _253_/Y (sg13g2_nor2b_1)
                                                         _078_ (net)
                      0.094751    0.000540    1.151099 ^ _254_/C (sg13g2_nor3_1)
     1    0.004257    0.044123    0.057179    1.208278 v _254_/Y (sg13g2_nor3_1)
                                                         _079_ (net)
                      0.044124    0.000305    1.208583 v _255_/D (sg13g2_nor4_1)
     1    0.003635    0.123015    0.110975    1.319558 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.123015    0.000149    1.319707 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.007290    0.082702    0.097601    1.417308 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.082704    0.000882    1.418190 v output4/A (sg13g2_buf_2)
     1    0.052960    0.090632    0.157651    1.575841 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.090932    0.003981    1.579822 v sine_out[0] (out)
                                              1.579822   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.579822   data arrival time
---------------------------------------------------------------------------------------------
                                              2.270177   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
