/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [22:0] _01_;
  reg [11:0] _02_;
  wire [2:0] _03_;
  reg [2:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [14:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_30z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [33:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [15:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [29:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [18:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = !(celloutsig_0_33z[1] ? celloutsig_0_16z : celloutsig_0_30z[8]);
  assign celloutsig_1_15z = !(celloutsig_1_13z ? celloutsig_1_11z[7] : celloutsig_1_13z);
  assign celloutsig_0_14z = !(celloutsig_0_12z ? celloutsig_0_3z : celloutsig_0_0z);
  assign celloutsig_0_25z = !(celloutsig_0_24z ? _00_ : celloutsig_0_13z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & (celloutsig_1_0z | celloutsig_1_0z));
  assign celloutsig_1_12z = ~((in_data[112] | celloutsig_1_9z) & (celloutsig_1_0z | celloutsig_1_10z));
  assign celloutsig_1_18z = ~((celloutsig_1_5z[4] | celloutsig_1_2z[20]) & (celloutsig_1_5z[13] | celloutsig_1_6z));
  assign celloutsig_0_9z = ~((celloutsig_0_6z | celloutsig_0_1z[0]) & (in_data[6] | celloutsig_0_0z));
  assign celloutsig_0_5z = celloutsig_0_3z | ~(celloutsig_0_3z);
  assign celloutsig_0_10z = celloutsig_0_5z | ~(celloutsig_0_5z);
  assign celloutsig_0_11z = celloutsig_0_1z[1] | ~(celloutsig_0_8z[6]);
  assign celloutsig_0_24z = celloutsig_0_12z | ~(celloutsig_0_10z);
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _02_ <= 12'h000;
    else _02_ <= { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z };
  reg [2:0] _18_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _18_ <= 3'h0;
    else _18_ <= { celloutsig_0_2z[1:0], celloutsig_0_15z };
  assign { _00_, _03_[1:0] } = _18_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _04_ <= 3'h0;
    else _04_ <= { in_data[31:30], celloutsig_0_5z };
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _01_ <= 23'h000000;
    else _01_ <= { celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_25z, celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_25z, celloutsig_0_26z, celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_9z };
  assign celloutsig_1_2z = in_data[177:148] / { 1'h1, in_data[149:121] };
  assign celloutsig_1_5z = { celloutsig_1_2z[23:12], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z } / { 1'h1, in_data[159:143], celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[89:80] == in_data[25:16];
  assign celloutsig_0_38z = celloutsig_0_8z[13:0] == { celloutsig_0_30z[2], celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_9z = in_data[179:157] == { in_data[184:166], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_37z = celloutsig_0_28z[13:9] >= { celloutsig_0_33z[1], celloutsig_0_34z, celloutsig_0_34z, celloutsig_0_9z, celloutsig_0_34z };
  assign celloutsig_1_6z = { celloutsig_1_5z[11:4], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z } >= { celloutsig_1_5z[14:5], celloutsig_1_3z };
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z } >= { in_data[30:21], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_16z = { celloutsig_0_8z[16:14], celloutsig_0_14z, celloutsig_0_0z } >= { celloutsig_0_1z[1:0], celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_21z = { celloutsig_0_8z[19:16], celloutsig_0_12z } >= { celloutsig_0_16z, celloutsig_0_2z };
  assign celloutsig_0_3z = in_data[89:77] <= in_data[54:42];
  assign celloutsig_1_8z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z } <= celloutsig_1_5z[8:3];
  assign celloutsig_1_0z = in_data[146:142] && in_data[135:131];
  assign celloutsig_1_10z = { celloutsig_1_2z[11:7], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z } && { in_data[188:151], celloutsig_1_6z };
  assign celloutsig_0_26z = { in_data[65:64], _00_, _03_[1:0], celloutsig_0_23z, celloutsig_0_6z } && { in_data[95:90], celloutsig_0_14z };
  assign celloutsig_0_13z = ! _02_[6:0];
  assign celloutsig_1_19z = celloutsig_1_11z[7] ? { celloutsig_1_18z, celloutsig_1_16z, celloutsig_1_6z } : { celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_16z = { celloutsig_1_11z[11:7], celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_12z } != { in_data[111:107], celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_15z };
  assign celloutsig_0_15z = { _02_[8:2], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_0z } != { celloutsig_0_8z[14:5], celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_0_28z = { in_data[12:8], celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_10z, _00_, _03_[1:0], celloutsig_0_25z } - { _01_[22:13], celloutsig_0_1z, celloutsig_0_21z };
  assign celloutsig_0_30z = { celloutsig_0_22z[6:1], _04_, celloutsig_0_10z } - { _02_[5:0], _04_, celloutsig_0_11z };
  assign celloutsig_0_33z = { celloutsig_0_30z[8:7], _00_, _03_[1:0] } - { celloutsig_0_13z, celloutsig_0_4z };
  assign celloutsig_0_4z = in_data[30:27] - celloutsig_0_1z;
  assign celloutsig_1_11z = { celloutsig_1_5z[12:2], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_8z } - { celloutsig_1_2z[16:2], celloutsig_1_6z };
  assign celloutsig_0_8z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z, _02_, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z } - { in_data[93:75], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_1z = { in_data[87:86], celloutsig_0_0z, celloutsig_0_0z } - { in_data[34:33], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_2z = { in_data[9:8], celloutsig_0_0z, celloutsig_0_0z } - { in_data[35], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_22z = { in_data[24:20], _00_, _03_[1:0], celloutsig_0_15z } - { celloutsig_0_1z[0], celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_1_13z = ~((celloutsig_1_4z & celloutsig_1_8z) | celloutsig_1_12z);
  assign celloutsig_0_12z = ~((celloutsig_0_1z[1] & celloutsig_0_8z[8]) | celloutsig_0_8z[16]);
  assign celloutsig_1_3z = ~((in_data[140] & celloutsig_1_2z[22]) | (celloutsig_1_0z & in_data[185]));
  assign celloutsig_1_4z = ~((celloutsig_1_3z & celloutsig_1_3z) | (in_data[134] & in_data[129]));
  assign celloutsig_0_17z = ~((celloutsig_0_1z[0] & celloutsig_0_13z) | (celloutsig_0_8z[23] & celloutsig_0_0z));
  assign celloutsig_0_23z = ~((celloutsig_0_21z & celloutsig_0_8z[10]) | (in_data[11] & _04_[1]));
  assign _03_[2] = _00_;
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
