// SPDX-License-Identifier: GPL-2.0-or-later OR MIT

#include "qca956x.dtsi"

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	model = "Xiaomi AIoT AC2350";
	compatible = "xiaomi,aiot-ac2350", "qca,qca9563";

	aliases {
		label-mac-device = &eth0;

		led-boot = &led_system_orange;
		led-failsafe = &led_system_orange;
		led-running = &led_system_blue;
		led-upgrade = &led_system_orange;
	};

	keys {
		compatible = "gpio-keys";

		reset {
			label = "reset";
			linux,code = <KEY_RESTART>;
			gpios = <&gpio 2 GPIO_ACTIVE_HIGH>;
		};
	};

	leds {
		compatible = "gpio-leds";

		led_system_blue: system_blue {
			label = "blue:system";
			gpios = <&gpio 5 GPIO_ACTIVE_LOW>;
		};

		led_system_orange: system_orange {
			label = "orange:system";
			gpios = <&gpio 7 GPIO_ACTIVE_LOW>;
		};

		wan_blue {
			label = "blue:wan";
			gpios = <&gpio 8 GPIO_ACTIVE_LOW>;
		};

		wan_orange {
			label = "orange:wan";
			gpios = <&gpio 15 GPIO_ACTIVE_LOW>;
		};
	};

	gpio-export {
		compatible = "gpio-export";

		wps {
			gpio-export,name = "wps";
			gpio-export,output = <0>;
			gpios = <&gpio 1 GPIO_ACTIVE_HIGH>;
		};

		usb-reset {
			gpio-export,name = "usb-reset";
			gpio-export,output = <0>;
			gpios = <&gpio 19 GPIO_ACTIVE_HIGH>;
		};
	};
};

&spi {
	status = "okay";

	flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <50000000>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "Bootloader";
				reg = <0x0 0x30000>;
				read-only;
			};

			partition@30000 {
				label = "Nvram";
				reg = <0x30000 0x10000>;
			};

			partition@40000 {
				label = "Bdata";
				reg = <0x40000 0x10000>;
				read-only;
			};

			partition@50000 {
				label = "crash";
				reg = <0x50000 0x10000>;
				read-only;
			};

			art: partition@60000 {
				label = "art";
				reg = <0x60000 0x10000>;
				read-only;
			};

			partition@70000 {
				label = "cfg_bak";
				reg = <0x70000 0x20000>;
				read-only;
			};

			partition@90000 {
				label = "overlay";
				reg = <0x90000 0x170000>;
				read-only;
			};

			partition@200000 {
				compatible = "denx,uimage";
				label = "firmware";
				reg = <0x200000 0xe00000>;
			};
		};
	};
};

&mdio0 {
	status = "okay";

	phy-mask = <0x1>;

	switch0@10 {
		compatible = "qca,qca8337";
		#address-cells = <1>;
		#size-cells = <0>;

		reg = <0>;

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				label = "cpu";
				ethernet = <&eth0>;
				phy-mode = "sgmii";
				qca,sgmii-enable-pll;

				fixed-link {
					speed = <1000>;
					full-duplex;
				};
			};

			port@1 {
				reg = <1>;
				label = "wan";
				phy-mode = "internal";
				phy-handle = <&phy_port1>;
			};

			port@2 {
				reg = <2>;
				label = "lan1";
				phy-mode = "internal";
				phy-handle = <&phy_port2>;
			};

			port@3 {
				reg = <3>;
				label = "lan2";
				phy-mode = "internal";
				phy-handle = <&phy_port3>;
			};

			port@4 {
				reg = <4>;
				label = "lan3";
				phy-mode = "internal";
				phy-handle = <&phy_port4>;
			};
		};

		mdio {
			#address-cells = <1>;
			#size-cells = <0>;

			phy_port1: phy@0 {
				reg = <0>;
			};

			phy_port2: phy@1 {
				reg = <1>;
			};

			phy_port3: phy@2 {
				reg = <2>;
			};

			phy_port4: phy@3 {
				reg = <3>;
			};
		};
	};
};

&eth0 {
	status = "okay";

	nvmem-cells = <&macaddr_art_0>;
	nvmem-cell-names = "mac-address";

	fixed-link {
		speed = <1000>;
		full-duplex;
	};
};

&wmac {
	status = "okay";

	mtd-cal-data = <&art 0x1000>;
};

&pcie {
	status = "okay";
};

&art {
	compatible = "nvmem-cells";
	#address-cells = <1>;
	#size-cells = <1>;

	macaddr_art_0: macaddr@0 {
		reg = <0x0 0x6>;
	};
};
