ACCELERATOR_ID
ACCELERATOR_ID_default
ACCELERATOR_PROGRAM_SECTION_STATE_NR_BITS
ACCELERATOR_STATE_HALT
ACCELERATOR_STATE_LOAD
ACCELERATOR_STATE_RUNNING
ACTIVATION_COUNTER_NR_BITS
ACTIVATION_COUNTER_SIZE
ARRAY_ALUCOM_ALUFUNC_NR_BITS
ARRAY_ALUCOM_ALUFUNC_POS_LOWER
ARRAY_ALUCOM_ALUFUNC_POS_UPPER
ARRAY_ALUCOM_ALUFUNC_X_and_Z
ARRAY_ALUCOM_ALUFUNC_X_and_nZ
ARRAY_ALUCOM_ALUFUNC_X_nand_Z
ARRAY_ALUCOM_ALUFUNC_X_nor_Z
ARRAY_ALUCOM_ALUFUNC_X_nxor_Z
ARRAY_ALUCOM_ALUFUNC_X_nxor_Z_1
ARRAY_ALUCOM_ALUFUNC_X_nxor_Z_2
ARRAY_ALUCOM_ALUFUNC_X_nxor_Z_3
ARRAY_ALUCOM_ALUFUNC_X_or_Z
ARRAY_ALUCOM_ALUFUNC_X_or_nZ
ARRAY_ALUCOM_ALUFUNC_X_xor_Z
ARRAY_ALUCOM_ALUFUNC_X_xor_Z_1
ARRAY_ALUCOM_ALUFUNC_X_xor_Z_2
ARRAY_ALUCOM_ALUFUNC_X_xor_Z_3
ARRAY_ALUCOM_ALUFUNC_ZmYmXmCIN
ARRAY_ALUCOM_ALUFUNC_ZpYpXpCIN
ARRAY_ALUCOM_ALUFUNC_mZmXmYmCINm1
ARRAY_ALUCOM_ALUFUNC_nX_and_Z
ARRAY_ALUCOM_ALUFUNC_nX_or_Z
ARRAY_ALUCOM_ALUFUNC_nZpXpYpCIN
ARRAY_ALUCOM_CR_IN_SELECT_NR_BITS
ARRAY_ALUCOM_CR_IN_SELECT_POS_LOWER
ARRAY_ALUCOM_CR_IN_SELECT_POS_UPPER
ARRAY_ALUCOM_CR_IN_SELECT_PREV_CARRY
ARRAY_ALUCOM_CR_IN_SELECT_VALUE
ARRAY_ALUCOM_CR_IN_VALUE_NR_BITS
ARRAY_ALUCOM_CR_IN_VALUE_ONE
ARRAY_ALUCOM_CR_IN_VALUE_POS_LOWER
ARRAY_ALUCOM_CR_IN_VALUE_POS_UPPER
ARRAY_ALUCOM_CR_IN_VALUE_ZERO
ARRAY_ALUCOM_NR_BITS
ARRAY_ALUCOM_OPMODE_POS_LOWER
ARRAY_ALUCOM_OPMODE_POS_UPPER
ARRAY_ALUCOM_SRC_NR_BITS
ARRAY_ALUCOM_SRC_OFF
ARRAY_ALUCOM_SRC_ON
ARRAY_ALUCOM_SRC_POS_LOWER
ARRAY_ALUCOM_SRC_POS_UPPER
ARRAY_ALUCOM_WSEL_out_0
ARRAY_ALUCOM_WSEL_out_C
ARRAY_ALUCOM_WSEL_out_P
ARRAY_ALUCOM_WSEL_out_RND
ARRAY_ALUCOM_XSEL_NR_BITS
ARRAY_ALUCOM_XSEL_POS_LOWER
ARRAY_ALUCOM_XSEL_POS_UPPER
ARRAY_ALUCOM_XSEL_out_0
ARRAY_ALUCOM_XSEL_out_AconcatB
ARRAY_ALUCOM_XSEL_out_M_with_ysel
ARRAY_ALUCOM_XSEL_out_P
ARRAY_ALUCOM_YSEL_NR_BITS
ARRAY_ALUCOM_YSEL_POS_LOWER
ARRAY_ALUCOM_YSEL_POS_UPPER
ARRAY_ALUCOM_YSEL_out_0
ARRAY_ALUCOM_YSEL_out_48bff
ARRAY_ALUCOM_YSEL_out_C
ARRAY_ALUCOM_YSEL_out_M_with_xsel
ARRAY_ALUCOM_ZSEL_NR_BITS
ARRAY_ALUCOM_ZSEL_POS_LOWER
ARRAY_ALUCOM_ZSEL_POS_UPPER
ARRAY_ALUCOM_ZSEL_out_0
ARRAY_ALUCOM_ZSEL_out_17bit_shift_P
ARRAY_ALUCOM_ZSEL_out_17bit_shift_PCIN
ARRAY_ALUCOM_ZSEL_out_C
ARRAY_ALUCOM_ZSEL_out_ILLEGAL
ARRAY_ALUCOM_ZSEL_out_P
ARRAY_ALUCOM_ZSEL_out_PCIN
ARRAY_ALUCOM_ZSEL_out_P_macc_extend
ARRAY_CARRY_ARITHMETIC
ARRAY_CARRY_NOP
ARRAY_CARRY_NR
ARRAY_CARRY_NR_BITS
ARRAY_CARRY_SHIFT
ARRAY_CELL_COMMAND_addrAdd_ACC
ARRAY_CELL_COMMAND_addrLoad_ACC
ARRAY_CELL_COMMAND_addrLoad_DISTR_VAL
ARRAY_CELL_COMMAND_addrLoad_NO
ARRAY_CELL_COMMAND_addrLoad_NR_BITS
ARRAY_CELL_COMMAND_addrLoad_NR_BITS_LOC_LOWER
ARRAY_CELL_COMMAND_addrLoad_NR_BITS_LOC_UPPER
ARRAY_CELL_COMMAND_addrLoad_NR_BITS_unguarded
ARRAY_CELL_COMMAND_addrRegCmdDuplicate
ARRAY_CELL_COMMAND_addrRegCmdPOP
ARRAY_CELL_MEM_NR_BITS
ARRAY_CELL_MEM_SIZE
ARRAY_CELL_OPSEL_NR_BITS
ARRAY_CELL_OPSEL_NR_OPSEL
ARRAY_CELL_OPSEL_sel_DISTRVALUE
ARRAY_CELL_OPSEL_sel_FLOAT_MANTISSA
ARRAY_CELL_OPSEL_sel_GLOBAL_SHIFT_REG
ARRAY_CELL_OPSEL_sel_INDEX
ARRAY_CELL_OPSEL_sel_MEMOUT
ARRAY_CELL_OPSEL_sel_ROT_SH_OUT
ARRAY_CELL_OPSEL_sel_SCANOUT
ARRAY_CELL_OPSEL_sel_SHR1
ARRAY_CELL_OPSEL_sel_SHR_FIXED_AMOUNT
ARRAY_CELL_OPSEL_sel_STACK_LAYER1
ARRAY_CELL_RALU_DSP_A_in_NR_BITS
ARRAY_CELL_RALU_DSP_B_in_NR_BITS
ARRAY_CELL_RALU_DSP_C_in_NR_BITS
ARRAY_CELL_RALU_DSP_D_in_NR_BITS
ARRAY_CELL_RALU_DSP_NR_BITS
ARRAY_CELL_RALU_DSP_NR_BITS_unguarded
ARRAY_CELL_SHIFT_MSBSEL_ACCMSB
ARRAY_CELL_SHIFT_MSBSEL_CARRY
ARRAY_CELL_SHIFT_MSBSEL_NR
ARRAY_CELL_SHIFT_MSBSEL_NR_BITS
ARRAY_CELL_SHIFT_MSBSEL_ZERO
ARRAY_CELL_STACK_BIDIRECTIONAL_SR_SIZE
ARRAY_DECODE_LOCATION_CONTROLLER
ARRAY_DECODE_LOCATION_in_or_pre_ELEM_CELL
ARRAY_DECODE_LOCATION_in_or_pre_MUTLICELL
ARRAY_DECODE_LOCATION_in_or_pre_PARTIAL_MULTICELL
ARRAY_GLOBAL_SR_CMD_MOVE_LEFT_WO_BOOL
ARRAY_GLOBAL_SR_CMD_MOVE_LEFT_W_BOOL_HOLD
ARRAY_GLOBAL_SR_CMD_MOVE_LEFT_W_BOOL_ZERO
ARRAY_GLOBAL_SR_CMD_MOVE_RIGHT_WO_BOOL
ARRAY_GLOBAL_SR_CMD_MOVE_RIGHT_W_BOOL_HOLD
ARRAY_GLOBAL_SR_CMD_MOVE_RIGHT_W_BOOL_ZERO
ARRAY_GLOBAL_SR_CMD_NOP
ARRAY_GLOBAL_SR_CMD_NR_BITS
ARRAY_GLOBAL_SR_CMD_NR_FUNCTIONS
ARRAY_GLOBAL_SR_CMD_SRSTORE
ARRAY_GLOBAL_SR_LEFT_CELL_SEL_DONT_CARE
ARRAY_GLOBAL_SR_LEFT_CELL_SEL_INSERT_REDUCTION_out
ARRAY_GLOBAL_SR_LEFT_CELL_SEL_INSERT_from_CTRL
ARRAY_GLOBAL_SR_LEFT_CELL_SEL_NR_BITS
ARRAY_GLOBAL_SR_LEFT_CELL_SEL_NR_FUNCTIONS
ARRAY_GLOBAL_SR_LEFT_CELL_SEL_ROTATE
ARRAY_GLOBAL_SR_LEFT_CELL_SEL_ZERO
ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_DONT_CARE
ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_INSERT_REDUCTION_out
ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_INSERT_from_CTRL
ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_NR_BITS
ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_NR_FUNCTIONS
ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_ROTATE
ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_ZERO
ARRAY_INDEX_NR_BITS
ARRAY_LOCAL_SHIFT_REG_BAR_DEFINITION
ARRAY_MEM_ADDR_REG_CMD_DUPLICATE
ARRAY_MEM_ADDR_REG_CMD_NONE
ARRAY_MEM_ADDR_REG_CMD_POP
ARRAY_MEM_ADDR_REG_CMD_WRITE
ARRAY_MEM_ADDR_REG_NR_BITS
ARRAY_MEM_MEMCOM_CMD_ABS_ADDR
ARRAY_MEM_MEMCOM_CMD_NONE
ARRAY_MEM_MEMCOM_CMD_REL_ADDR
ARRAY_MEM_MEMCOM_CMD_REL_ADDR_and_INCREMENT
ARRAY_MEM_MEMCOM_SIZE
ARRAY_MEM_MEMCOM_SIZE_unguarded
ARRAY_NR_CELLS
ARRAY_NR_CELLS_minus_one
ARRAY_OPMODE_NR_BITS
ARRAY_STACK_CMD_POP0_PUSH0
ARRAY_STACK_CMD_POP0_PUSH1
ARRAY_STACK_CMD_POP1_PUSH0
ARRAY_STACK_CMD_POP1_PUSH1
ARRAY_STACK_CMD_POP2_PUSH1
ARRAY_STACK_CMD_POP2_PUSH2
ARRAY_STACK_CMD_SIZE
ARRAY_STACK_NR_CMD
CONTROLLER_ADDR_REG_NR_LOCATIONS
CONTROLLER_ADDR_REG_SELECTOR_NR_BITS
CONTROLLER_INSTR_MEM_NR_BITS
CONTROLLER_INSTR_MEM_SIZE
CONTROLLER_LOOP_COUNTER_SELECTOR_NR_BITS
CONTROLLER_MEM_NR_BITS
CONTROLLER_MEM_SIZE
CTRL_ALUCOM_ALUFUNC_NR_BITS
CTRL_ALUCOM_ALUFUNC_POS_LOWER
CTRL_ALUCOM_ALUFUNC_POS_UPPER
CTRL_ALUCOM_ALUFUNC_X_and_Z
CTRL_ALUCOM_ALUFUNC_X_and_nZ
CTRL_ALUCOM_ALUFUNC_X_nand_Z
CTRL_ALUCOM_ALUFUNC_X_nor_Z
CTRL_ALUCOM_ALUFUNC_X_nxor_Z
CTRL_ALUCOM_ALUFUNC_X_nxor_Z_1
CTRL_ALUCOM_ALUFUNC_X_nxor_Z_2
CTRL_ALUCOM_ALUFUNC_X_nxor_Z_3
CTRL_ALUCOM_ALUFUNC_X_or_Z
CTRL_ALUCOM_ALUFUNC_X_or_nZ
CTRL_ALUCOM_ALUFUNC_X_xor_Z
CTRL_ALUCOM_ALUFUNC_X_xor_Z_1
CTRL_ALUCOM_ALUFUNC_X_xor_Z_2
CTRL_ALUCOM_ALUFUNC_X_xor_Z_3
CTRL_ALUCOM_ALUFUNC_ZmYmXmCIN
CTRL_ALUCOM_ALUFUNC_ZpYpXpCIN
CTRL_ALUCOM_ALUFUNC_mZmXmYmCINm1
CTRL_ALUCOM_ALUFUNC_nX_and_Z
CTRL_ALUCOM_ALUFUNC_nX_or_Z
CTRL_ALUCOM_ALUFUNC_nZpXpYpCIN
CTRL_ALUCOM_CR_IN_SELECT_NR_BITS
CTRL_ALUCOM_CR_IN_SELECT_POS_LOWER
CTRL_ALUCOM_CR_IN_SELECT_POS_UPPER
CTRL_ALUCOM_CR_IN_SELECT_PREV_CARRY
CTRL_ALUCOM_CR_IN_SELECT_VALUE
CTRL_ALUCOM_CR_IN_VALUE_NR_BITS
CTRL_ALUCOM_CR_IN_VALUE_ONE
CTRL_ALUCOM_CR_IN_VALUE_POS_LOWER
CTRL_ALUCOM_CR_IN_VALUE_POS_UPPER
CTRL_ALUCOM_CR_IN_VALUE_ZERO
CTRL_ALUCOM_NR_BITS
CTRL_ALUCOM_OPMODE_POS_LOWER
CTRL_ALUCOM_OPMODE_POS_UPPER
CTRL_ALUCOM_XSEL_NR_BITS
CTRL_ALUCOM_XSEL_POS_LOWER
CTRL_ALUCOM_XSEL_POS_UPPER
CTRL_ALUCOM_XSEL_out_0
CTRL_ALUCOM_XSEL_out_AconcatB
CTRL_ALUCOM_XSEL_out_M_with_ysel
CTRL_ALUCOM_XSEL_out_P
CTRL_ALUCOM_YSEL_NR_BITS
CTRL_ALUCOM_YSEL_POS_LOWER
CTRL_ALUCOM_YSEL_POS_UPPER
CTRL_ALUCOM_YSEL_out_0
CTRL_ALUCOM_YSEL_out_48bff
CTRL_ALUCOM_YSEL_out_C
CTRL_ALUCOM_YSEL_out_M_with_xsel
CTRL_ALUCOM_ZSEL_NR_BITS
CTRL_ALUCOM_ZSEL_POS_LOWER
CTRL_ALUCOM_ZSEL_POS_UPPER
CTRL_ALUCOM_ZSEL_out_0
CTRL_ALUCOM_ZSEL_out_17bit_shift_P
CTRL_ALUCOM_ZSEL_out_17bit_shift_PCIN
CTRL_ALUCOM_ZSEL_out_C
CTRL_ALUCOM_ZSEL_out_ILLEGAL
CTRL_ALUCOM_ZSEL_out_P
CTRL_ALUCOM_ZSEL_out_PCIN
CTRL_ALUCOM_ZSEL_out_P_macc_extend
CTRL_CARRY_ARITHMETIC
CTRL_CARRY_NOP
CTRL_CARRY_NR
CTRL_CARRY_NR_BITS
CTRL_CARRY_SHIFT
CTRL_CLOCK_CYCLE_COUNTER_NR_BITS
CTRL_CLOCK_CYCLE_COUNTER_STATE_NR_BITS
CTRL_CLOCK_CYCLE_COUNTER_STATE_NR_FUNCTIONS
CTRL_CLOCK_CYCLE_COUNTER_STATE_RUN_WO_HALT
CTRL_CLOCK_CYCLE_COUNTER_STATE_RUN_W_HALT
CTRL_CLOCK_CYCLE_COUNTER_STATE_STOP
CTRL_MEM_MEMCOM_CMD_ADDR_REG_LOAD
CTRL_MEM_MEMCOM_CMD_LOC_LOWER
CTRL_MEM_MEMCOM_CMD_LOC_UPPER
CTRL_MEM_MEMCOM_CMD_MEM_LOAD
CTRL_MEM_MEMCOM_CMD_MEM_LOAD_ADDR_REG_ADD
CTRL_MEM_MEMCOM_CMD_MEM_LOAD_STORE
CTRL_MEM_MEMCOM_CMD_MEM_LOAD_STORE_REG_ADD
CTRL_MEM_MEMCOM_CMD_MEM_NONE
CTRL_MEM_MEMCOM_CMD_MEM_STORE
CTRL_MEM_MEMCOM_CMD_MEM_STORE_ADDR_REG_ADD
CTRL_MEM_MEMCOM_CMD_SIZE_unguarded
CTRL_MEM_MEMCOM_OP_LOC_LOWER
CTRL_MEM_MEMCOM_OP_LOC_UPPER
CTRL_MEM_MEMCOM_OP_SIZE_unguarded
CTRL_MEM_MEMCOM_SIZE
CTRL_NR_LOOP_COUNTERS
CTRL_OPMODE_NR_BITS
CTRL_OPSEL_NR_BITS
CTRL_OPSEL_NR_OPSEL
CTRL_OPSEL_sel_ACC_and_SCALAR
CTRL_OPSEL_sel_ADDR_REG
CTRL_OPSEL_sel_FLOAT_MANTISSA
CTRL_OPSEL_sel_LOOP_COUNTER_DECREMENT
CTRL_OPSEL_sel_MEMOUT
CTRL_OPSEL_sel_PROG
CTRL_OPSEL_sel_REDUCTIONOUT
CTRL_OPSEL_sel_ROT_SH_OUT
CTRL_OPSEL_sel_SCALAR
CTRL_OPSEL_sel_SHR1
CTRL_OPSEL_sel_SHR_FIXED_AMOUNT
CTRL_OPSEL_sel_STACK_LAYER1
CTRL_OPSEL_sel_ZERO
CTRL_RALU_DSP_A_in_NR_BITS
CTRL_RALU_DSP_B_in_NR_BITS
CTRL_RALU_DSP_C_in_NR_BITS
CTRL_RALU_DSP_D_in_NR_BITS
CTRL_RALU_DSP_NR_BITS
CTRL_RALU_DSP_NR_BITS_unguarded
CTRL_SHIFT_MSBSEL_ACCMSB
CTRL_SHIFT_MSBSEL_CARRY
CTRL_SHIFT_MSBSEL_NR
CTRL_SHIFT_MSBSEL_NR_BITS
CTRL_SHIFT_MSBSEL_ZERO
CTRL_STACK_BIDIRECTIONAL_SR_SIZE
CTRL_STACK_CMD_POP0_PUSH0
CTRL_STACK_CMD_POP0_PUSH1
CTRL_STACK_CMD_POP1_PUSH0
CTRL_STACK_CMD_POP1_PUSH1
CTRL_STACK_CMD_POP2_PUSH1
CTRL_STACK_CMD_POP2_PUSH2
CTRL_STACK_CMD_SIZE
CTRL_STACK_NR_CMD
DATA_SIZE
DATA_SIZE_C
DISTRIBUTE_NET_INNER_MULTICELL_DEPTH
DISTRIBUTE_NET_INNER_MULTICELL_NR_PIPELINE_REGS
DISTRIBUTE_NET_INNER_PARTIAL_MULTICELL_DEPTH
DISTRIBUTE_NET_INNER_PARTIAL_MULTICELL_NR_PIPELINE_REGS
DISTRIBUTE_NET_OUTER_MULTICELL_DEPTH
DISTRIBUTE_NET_OUTER_MULTICELL_NR_PIPELINE_REGS
DISTRIBUTE_NET_TOTAL_DEPTH
DISTRIBUTE_NET_TOTAL_NR_PIPELINE_REGS
DOUBLE_INSTR_NR_BITS
DSP48E1_INTERNAL_SHIFTER_SIZE
DTE_ADDR_NR_BITS
DTE_CMD_REG_NR_BITS
DTE_CMD_REG_OPCODE_LOC_LOWER
DTE_CMD_REG_OPCODE_LOC_UPPER
DTE_CMD_REG_OPCODE_NR_BITS
DTE_CMD_REG_VALUE_LOC_LOWER
DTE_CMD_REG_VALUE_LOC_UPPER
DTE_CMD_REG_VALUE_NR_BITS
DTE_COLUMN_COUNTER_NR_BITS
DTE_CTRL_MEMCOM_CMD_NONE
DTE_CTRL_MEMCOM_CMD_NR_BITS
DTE_CTRL_MEMCOM_CMD_READ
DTE_CTRL_MEMCOM_CMD_WRITE
DTE_FIFO_SIZE_NR_COMMANDS
DTE_NR_PARAMETERS_PER_COMMAND
DTE_PARAM_FIFO_ADDR_NR_BITS
DTE_PARAM_FIFO_SIZE
DTE_PARAM_NR_BITS
DTE_READY_COUNTER_NR_BITS
DTE_STATE_IDLE
DTE_STATE_LOAD_PARAMS
DTE_STATE_NR_BITS
DTE_STATE_READ_CTRL_MEM
DTE_STATE_READ_CTRL_MEM_PADDING
DTE_STATE_READ_LINE
DTE_STATE_REQ_READ
DTE_STATE_REQ_WRITE
DTE_STATE_WAIT_RD_ACK
DTE_STATE_WAIT_WR_ACK
DTE_STATE_WRITE_CTRL_MEM
DTE_STATE_WRITE_LINE
ENDIANNESS_BIG_ENDIAN
ENDIANNESS_LITTLE_ENDIAN
FLOAT_ALLIGN_SIZE
FLOAT_ARRAY_MANTISSA_SHIFT_AMOUNT_SIZE
FLOAT_COMMAND_ACC_LOAD_MANT_REG
FLOAT_COMMAND_ADD
FLOAT_COMMAND_ADD_SGN
FLOAT_COMMAND_COMP_RES
FLOAT_COMMAND_DIV
FLOAT_COMMAND_DIV_LOOP1
FLOAT_COMMAND_DIV_LOOP2
FLOAT_COMMAND_EXP_ADJUST
FLOAT_COMMAND_FIRST_MULT
FLOAT_COMMAND_MULT
FLOAT_COMMAND_MULT_EXP
FLOAT_COMMAND_NOP
FLOAT_COMMAND_NR_BITS
FLOAT_COMMAND_SECOND_MULT
FLOAT_COMMAND_SUB
FLOAT_COMMAND_do_ACC_op_MANTREG
FLOAT_COMMAND_do_EXP_ADJUST_w_MEM_PRIOENC
FLOAT_CTRL_MANTISSA_SHIFT_AMOUNT_SIZE
FLOAT_DATA_SIZE_NR_BITS
FLOAT_EFFECTIVE_OPERATION_ADD
FLOAT_EFFECTIVE_OPERATION_DSP_carry_in_LOC_LOWER
FLOAT_EFFECTIVE_OPERATION_DSP_carry_in_LOC_UPPER
FLOAT_EFFECTIVE_OPERATION_DSP_carry_in_SIZE
FLOAT_EFFECTIVE_OPERATION_RSUB
FLOAT_EFFECTIVE_OPERATION_SIZE
FLOAT_EFFECTIVE_OPERATION_SIZE_unguarded
FLOAT_EFFECTIVE_OPERATION_SUB
FLOAT_EFFECTIVE_OPERATION_alucom_LOC_LOWER
FLOAT_EFFECTIVE_OPERATION_alucom_LOC_UPPER
FLOAT_EFFECTIVE_OPERATION_alucom_SIZE
FLOAT_EXPONENT_LOC_LOWER
FLOAT_EXPONENT_LOC_UPPER
FLOAT_EXPONENT_NR_BITS
FLOAT_EXPONENT_REG_NR_BITS
FLOAT_EXPONENT_REG_OVERFLOW_DETECT_LOC_LOWER
FLOAT_EXPONENT_REG_OVERFLOW_DETECT_LOC_UPPER
FLOAT_EXPONENT_REG_UNDERFLOW_DETECT_LOC_LOWER
FLOAT_EXPONENT_REG_UNDERFLOW_DETECT_LOC_UPPER
FLOAT_EXPONENT_REG_VALUE_LOC_LOWER
FLOAT_EXPONENT_REG_VALUE_LOC_UPPER
FLOAT_FIRST_MULT_NR_BITS
FLOAT_FLOAT_ALUCOM_SIZE
FLOAT_FRACTIONAL_LOC_LOWER
FLOAT_FRACTIONAL_LOC_UPPER
FLOAT_FRACTIONAL_NR_BITS
FLOAT_MANTISSA_NR_BITS
FLOAT_OPERATIONS
FLOAT_OPERATIONS_NR_BITS
FLOAT_OPERATION_ADD
FLOAT_OPERATION_DIV
FLOAT_OPERATION_MULT
FLOAT_OPERATION_SUB
FLOAT_SECOND_MULT_NR_BITS
FLOAT_SGN_LOC_LOWER
FLOAT_SGN_LOC_UPPER
FLOAT_SGN_MINUS
FLOAT_SGN_NR_BITS
FLOAT_SGN_PLUS
GLOBAL_SHIFT_REG_LOOP_PIPELINE_STAGES
HARDWARE_PARAMETERS_MD5_VALUE_byte0
HARDWARE_PARAMETERS_MD5_VALUE_byte1
HARDWARE_PARAMETERS_MD5_VALUE_byte2
HARDWARE_PARAMETERS_MD5_VALUE_byte3
HARDWARE_PARAMETERS_MD5_VALUE_word0
HARDWARE_PARAMETERS_MD5_VALUE_word1
HARDWARE_PARAMETERS_MD5_VALUE_word2
HARDWARE_PARAMETERS_MD5_VALUE_word3
HAS_ARRAY_CELL_OPSEL_sel_FLOATING_POINT
HAS_ARRAY_CELL_OPSEL_sel_GLOBAL_SHIFT_REG
HAS_ARRAY_CELL_OPSEL_sel_ROT_SH_OUT
HAS_ARRAY_CELL_OPSEL_sel_SCANOUT
HAS_ARRAY_CELL_OPSEL_sel_SHR_FIXED_AMOUNT
HAS_ARRAY_CELL_OPSEL_sel_STACK_LAYER1
HAS_CTRL_OPSEL_sel_FLOATING_POINT
INSTR_ARRAY_LOC_LOWER
INSTR_ARRAY_LOC_UPPER
INSTR_ARRAY_OPCODE_LOC_LOWER
INSTR_ARRAY_OPCODE_LOC_UPPER
INSTR_ARRAY_OPERAND_LOC_LOWER
INSTR_ARRAY_OPERAND_LOC_UPPER
INSTR_CONTROLLER_LOC_LOWER
INSTR_CONTROLLER_LOC_UPPER
INSTR_FIXED_SHIFTING_LOC_LOWER
INSTR_FIXED_SHIFTING_LOC_UPPER
INSTR_FIXED_SHIFTING_NR_BITS
INSTR_FLOAT_FP_COMMAND_VALUE_LOC_LOWER
INSTR_FLOAT_FP_COMMAND_VALUE_LOC_UPPER
INSTR_FLOAT_NR_OPERATIONS
INSTR_FLOAT_VALUE_NR_BITS
INSTR_FLOAT_do_ACC_LOAD_MANTREG
INSTR_FLOAT_do_ACC_LOAD_SGN_EXP_FRAC
INSTR_FLOAT_do_ACC_LOAD_SGN_EXP_FRACACC
INSTR_FLOAT_do_ACC_LOAD_W_SGN_INTEGER
INSTR_FLOAT_do_ACC_op_MANTREG
INSTR_FLOAT_do_EXP_ADJUST
INSTR_FLOAT_do_EXP_ADJUST_w_MEM_PRIOENC
INSTR_GLOBAL_LEFT_INS
INSTR_GLOBAL_LEFT_RED_INS
INSTR_GLOBAL_LOC_LOWER
INSTR_GLOBAL_LOC_UPPER
INSTR_GLOBAL_NR_BITS
INSTR_GLOBAL_RIGHT_INS
INSTR_GLOBAL_RIGHT_RED_INS
INSTR_GLOBAL_ROTATE_left
INSTR_GLOBAL_ROTATE_right
INSTR_GLOBAL_SHIFT_left_WBH
INSTR_GLOBAL_SHIFT_left_WBZ
INSTR_GLOBAL_SHIFT_left_WOB
INSTR_GLOBAL_SHIFT_right_WBH
INSTR_GLOBAL_SHIFT_right_WBZ
INSTR_GLOBAL_SHIFT_right_WOB
INSTR_JMP_FUNCTION_BRBOOL
INSTR_JMP_FUNCTION_BRCMPNVal
INSTR_JMP_FUNCTION_BRCMPNValDEC
INSTR_JMP_FUNCTION_BRCMPVal
INSTR_JMP_FUNCTION_BRCMPValDEC
INSTR_JMP_FUNCTION_BRCR
INSTR_JMP_FUNCTION_BRCR_delayed
INSTR_JMP_FUNCTION_BRNBOOL
INSTR_JMP_FUNCTION_BRNCR
INSTR_JMP_FUNCTION_BRNCR_delayed
INSTR_JMP_FUNCTION_BRNSGN
INSTR_JMP_FUNCTION_BRNZ
INSTR_JMP_FUNCTION_BRNZDEC
INSTR_JMP_FUNCTION_BRSGN
INSTR_JMP_FUNCTION_BRValNSGN
INSTR_JMP_FUNCTION_BRValNZ
INSTR_JMP_FUNCTION_BRValNZDEC
INSTR_JMP_FUNCTION_BRValSGN
INSTR_JMP_FUNCTION_BRValZ
INSTR_JMP_FUNCTION_BRValZDEC
INSTR_JMP_FUNCTION_BRZ
INSTR_JMP_FUNCTION_BRZDEC
INSTR_JMP_FUNCTION_BR_w_VAL_LOC_LOWER
INSTR_JMP_FUNCTION_BR_w_VAL_LOC_UPPER
INSTR_JMP_FUNCTION_BR_w_VAL_NR_BITS
INSTR_JMP_FUNCTION_BR_w_VAL_NR_BITS_unguarded
INSTR_JMP_FUNCTION_BR_w_VAL_NR_REGS
INSTR_JMP_FUNCTION_JMP
INSTR_JMP_FUNCTION_LOC_LOWER
INSTR_JMP_FUNCTION_LOC_UPPER
INSTR_JMP_FUNCTION_NR_BITS
INSTR_JMP_FUNCTION_NR_BITS_unguarded
INSTR_JMP_FUNCTION_NR_FUNCTIONS
INSTR_JMP_VALUE_LOC_LOWER
INSTR_JMP_VALUE_LOC_UPPER
INSTR_JMP_VALUE_NR_BITS
INSTR_JMP_VALUE_NR_BITS_unguarded
INSTR_MISC_STORE_LOAD_BR_VAL_REG_SEL_LOC_LOWER
INSTR_MISC_STORE_LOAD_BR_VAL_REG_SEL_LOC_UPPER
INSTR_MISC_STORE_LOAD_LOC_LOWER
INSTR_MISC_STORE_LOAD_LOC_UPPER
INSTR_MISC_STORE_LOAD_NR_BITS
INSTR_MISC_STORE_LOAD_VALUE_LOC_LOWER
INSTR_MISC_STORE_LOAD_VALUE_LOC_UPPER
INSTR_MISC_STORE_LOAD_VALUE_NR_BITS
INSTR_MISC_STORE_LOAD_addrload
INSTR_MISC_STORE_LOAD_addrstore
INSTR_MISC_STORE_LOAD_addrstore_COP
INSTR_MISC_STORE_LOAD_array_addr_reg_stack_duplicate
INSTR_MISC_STORE_LOAD_array_addr_reg_stack_pop
INSTR_MISC_STORE_LOAD_insertio
INSTR_MISC_STORE_LOAD_ixload
INSTR_MISC_STORE_LOAD_redins
INSTR_MISC_STORE_LOAD_scanload
INSTR_MISC_STORE_LOAD_set_addrreg_selector
INSTR_MISC_STORE_LOAD_set_loop_counter_value
INSTR_MISC_STORE_LOAD_setdec
INSTR_MISC_STORE_LOAD_srload
INSTR_MISC_STORE_LOAD_srstore
INSTR_MISC_TESTING_SEL_CC_RESET
INSTR_MISC_TESTING_SEL_CC_START_WO_HALT
INSTR_MISC_TESTING_SEL_CC_START_W_HALT
INSTR_MISC_TESTING_SEL_CC_STOP
INSTR_MISC_TESTING_SEL_LOC_LOWER
INSTR_MISC_TESTING_SEL_LOC_UPPER
INSTR_MISC_TESTING_SEL_NR_BITS
INSTR_NR_BITS
INSTR_OPCODE_LOC_LOWER
INSTR_OPCODE_LOC_START
INSTR_OPCODE_LOC_UPPER
INSTR_OPCODE_NR_BITS
INSTR_OPCODE_NR_BITS_unguarded
INSTR_OPERAND_LOC_LOWER
INSTR_OPERAND_LOC_START
INSTR_OPERAND_LOC_UPPER
INSTR_OPERAND_NR_BITS
INSTR_OPERAND_NR_BITS_unguarded
INSTR_SETSCAN_ADDR_MODE_LOC_LOWER
INSTR_SETSCAN_ADDR_MODE_LOC_UPPER
INSTR_SETSCAN_OPCODE_LOC_LOWER
INSTR_SETSCAN_OPCODE_LOC_UPPER
INSTR_SHIFT1_RIGHT
INSTR_SHIFT1_RIGHT_ARITHMETIC
INSTR_SHIFT1_RIGHT_CARRY
INSTR_SHIFT_RIGHT_FIXED_AMOUNT
INSTR_SHIFT_RIGHT_FIXED_AMOUNT_ARITHMETIC
INSTR_SH_ROTATE_LOCAL_AMOUNT_NR_BITS
INSTR_SH_ROTATE_LOCAL_AMOUNT_NR_BITS_unguarded
INSTR_SH_ROTATE_LOCAL_CTRL_BITS_NR_BITS
INSTR_SH_ROTATE_LOCAL_CTRL_BITS_NR_BITS_unguarded
INSTR_SH_ROTATE_LOCAL_CTRL_LOC_LOWER
INSTR_SH_ROTATE_LOCAL_CTRL_LOC_UPPER
INSTR_SH_ROTATE_LOCAL_DIRECTION_BIT_LOC_LOWER
INSTR_SH_ROTATE_LOCAL_DIRECTION_BIT_LOC_UPPER
INSTR_SH_ROTATE_LOCAL_MODE_BIT_LOC_LOWER
INSTR_SH_ROTATE_LOCAL_MODE_BIT_LOC_UPPER
INSTR_SH_ROTATE_LOCAL_SHIFT_AMOUNT_LOC_LOWER
INSTR_SH_ROTATE_LOCAL_SHIFT_AMOUNT_LOC_UPPER
INSTR_SH_ROTATE_LOCAL_SPLIT_POINT_LOC_LOWER
INSTR_SH_ROTATE_LOCAL_SPLIT_POINT_LOC_UPPER
INSTR_SH_ROTATE_LOCAL_SPLIT_POINT_NR_BITS
INSTR_SH_ROTATE_LOCAL_SPLIT_POINT_NR_BITS_unguarded
INSTR_SH_ROT_CTRL_bits_DONT_CARE
INSTR_SH_ROT_CTRL_bits_LEFT_ROTATE
INSTR_SH_ROT_CTRL_bits_LEFT_SHIFT
INSTR_SH_ROT_CTRL_bits_RIGHT_ROTATE
INSTR_SH_ROT_CTRL_bits_RIGHT_SHIFT
INSTR_SPATIAL_SELECT_FUNCTION_ACTIVATE
INSTR_SPATIAL_SELECT_FUNCTION_ELSEWHERE
INSTR_SPATIAL_SELECT_FUNCTION_ENDWHERE
INSTR_SPATIAL_SELECT_FUNCTION_LOC_LOWER
INSTR_SPATIAL_SELECT_FUNCTION_LOC_UPPER
INSTR_SPATIAL_SELECT_FUNCTION_NR_BITS
INSTR_SPATIAL_SELECT_FUNCTION_WHERE
INSTR_SPATIAL_SELECT_WHERE_COND_DONT_CARE
INSTR_SPATIAL_SELECT_WHERE_COND_LOC_LOWER
INSTR_SPATIAL_SELECT_WHERE_COND_LOC_UPPER
INSTR_SPATIAL_SELECT_WHERE_COND_NR_BITS
INSTR_SPATIAL_SELECT_WHERE_COND_NR_CONDITIONS
INSTR_SPATIAL_SELECT_WHERE_COND_WHERECARRY
INSTR_SPATIAL_SELECT_WHERE_COND_WHEREFIRST
INSTR_SPATIAL_SELECT_WHERE_COND_WHERENCARRY
INSTR_SPATIAL_SELECT_WHERE_COND_WHERENEXT
INSTR_SPATIAL_SELECT_WHERE_COND_WHERENFIRST
INSTR_SPATIAL_SELECT_WHERE_COND_WHERENNEXT
INSTR_SPATIAL_SELECT_WHERE_COND_WHERENPREV
INSTR_SPATIAL_SELECT_WHERE_COND_WHERENSGN
INSTR_SPATIAL_SELECT_WHERE_COND_WHERENZERO
INSTR_SPATIAL_SELECT_WHERE_COND_WHEREPREV
INSTR_SPATIAL_SELECT_WHERE_COND_WHERESGN
INSTR_SPATIAL_SELECT_WHERE_COND_WHEREZERO
INSTR_TRANSFER_ARRAY_MEM_IN
INSTR_TRANSFER_ARRAY_MEM_OUT_w_RESULT_READY
INSTR_TRANSFER_ARRAY_MEM_OUT_wo_RESULT_READY
INSTR_TRANSFER_CTRL_MEM_IN
INSTR_TRANSFER_CTRL_MEM_OUT_w_RESULT_READY
INSTR_TRANSFER_CTRL_MEM_OUT_wo_RESULT_READY
INSTR_TRANSFER_VALUE_LOC_LOWER
INSTR_TRANSFER_VALUE_LOC_UPPER
INSTR_TRANSFER_VALUE_NR_BITS
INSTR_VALUE_LOC_LOWER
INSTR_VALUE_LOC_START
INSTR_VALUE_LOC_UPPER
INSTR_VALUE_NR_BITS
INSTR_VALUE_NR_BITS_unguarded
IO_DATA_FIFO_DATA_OUT_DATA_BITS_LOC_LOWER
IO_DATA_FIFO_DATA_OUT_DATA_BITS_LOC_UPPER
IO_DATA_FIFO_DATA_OUT_DATA_BITS_NR_BITS
IO_DATA_FIFO_DATA_OUT_TLAST_BITS_LOC_LOWER
IO_DATA_FIFO_DATA_OUT_TLAST_BITS_LOC_UPPER
IO_DATA_FIFO_DATA_OUT_TLAST_NR_BITS
IO_DATA_FIFO_POINTER_NR_BITS
IO_DATA_FIFO_PRIMITIVE_TYPE
IO_DATA_FIFO_SIZE
IO_DATA_FIFO_programable_EMPTY_THRESHOLD
IO_DATA_FIFO_programable_EMPTY_THRESHOLD_DESIRED_VALUE
IO_DATA_FIFO_programable_EMPTY_THRESHOLD_PERCENTAGE
IO_DATA_FIFO_programable_FULL_THRESHOLD
IO_DATA_FIFO_programable_FULL_THRESHOLD_DESIRED_VALUE
IO_DATA_FIFO_programable_FULL_THRESHOLD_PERCENTAGE
IO_DATA_IN_FIFO_DATA_SIZE
IO_DATA_OUT_FIFO_DATA_SIZE
IO_EXTERNAL_DATA_INTERFACE_NR_BITS
IO_INTERNAL_DATA_INTERFACE_NR_BITS
IO_INTERNAL_DATA_INTERFACE_NR_INTERFACES
IO_INTF_AXILITE_ADDR_STEP
IO_INTF_AXILITE_NR_READ_HARDWARE_CONFIG_REGS
IO_INTF_AXILITE_NR_READ_MD5_WORD_REGS
IO_INTF_AXILITE_NR_READ_REGS
IO_INTF_AXILITE_NR_WRITE_READ_REGS
IO_INTF_AXILITE_NR_WRITE_REGS
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_LAST_REG_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG0_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG10_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG11_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG12_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG13_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG14_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG15_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG16_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG17_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG18_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG19_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG1_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG20_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG21_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG22_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG23_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG24_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG25_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG26_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG27_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG28_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG29_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG2_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG3_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG4_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG5_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG6_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG7_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG8_ADDR
IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG9_ADDR
IO_INTF_AXILITE_READ_LAST_REG_ADDR
IO_INTF_AXILITE_READ_REGS_ACCELERATOR_ID_REG_ADDR
IO_INTF_AXILITE_READ_REGS_CONTROLLER_ACC_REG_ADDR
IO_INTF_AXILITE_READ_REGS_CYCLE_COUNTER_REG_ADDR
IO_INTF_AXILITE_READ_REGS_FIFO_DATA_IN_DATA_COUNT_REG_ADDR
IO_INTF_AXILITE_READ_REGS_FIFO_DATA_OUT_DATA_COUNT_REG_ADDR
IO_INTF_AXILITE_READ_REGS_FIFO_PROG_DATA_COUNT_REG_ADDR
IO_INTF_AXILITE_READ_REGS_MD5_byte0_REG_ADDR
IO_INTF_AXILITE_READ_REGS_MD5_byte1_REG_ADDR
IO_INTF_AXILITE_READ_REGS_MD5_byte2_REG_ADDR
IO_INTF_AXILITE_READ_REGS_MD5_byte3_REG_ADDR
IO_INTF_AXILITE_READ_REGS_MD5_word0_REG_ADDR
IO_INTF_AXILITE_READ_REGS_MD5_word1_REG_ADDR
IO_INTF_AXILITE_READ_REGS_MD5_word2_REG_ADDR
IO_INTF_AXILITE_READ_REGS_MD5_word3_REG_ADDR
IO_INTF_AXILITE_READ_REGS_PROGRAM_COUNTER_REG_ADDR
IO_INTF_AXILITE_READ_REGS_STATUS_REG_ADDR
IO_INTF_AXILITE_WRITE_LAST_REG_ADDR
IO_INTF_AXILITE_WRITE_READ_LAST_REG_ADDR
IO_INTF_AXILITE_WRITE_READ_REGS_ACCELERATOR_ID_REG_ADDR
IO_INTF_AXILITE_WRITE_REGS_INT_ACK_ADDR
IO_INTF_AXILITE_WRITE_REGS_PROG_FIFO_IN_ADDR
IO_INTF_AXILITE_WRITE_REGS_SOFT_RESET_ADDR
IO_INTF_AXISTREAM_DATA_IN_ENDIANNESS_EXTERNAL
IO_INTF_AXISTREAM_DATA_IN_ENDIANNESS_INTERNAL
IO_INTF_AXISTREAM_DATA_OUT_ENDIANNESS_EXTERNAL
IO_INTF_AXISTREAM_DATA_OUT_ENDIANNESS_INTERNAL
IO_INTF_DATA_AXISTREAM_DATA_SIZE
IO_INTF_PROG_AXILITE_ADDR_SIZE
IO_INTF_PROG_AXILITE_DATA_SIZE
IO_INTF_PROG_NR_BITS
IO_PROG_FIFO_DATA_SIZE
IO_PROG_FIFO_POINTER_NR_BITS
IO_PROG_FIFO_PRIMITIVE_TYPE
IO_PROG_FIFO_SIZE
IO_PROG_FIFO_programable_EMPTY_THRESHOLD
IO_PROG_FIFO_programable_EMPTY_THRESHOLD_DESIRED_VALUE
IO_PROG_FIFO_programable_EMPTY_THRESHOLD_PERCENTAGE
IO_PROG_FIFO_programable_FULL_THRESHOLD
IO_PROG_FIFO_programable_FULL_THRESHOLD_DESIRED_VALUE
IO_PROG_FIFO_programable_FULL_THRESHOLD_PERCENTAGE
ISA_add
ISA_addc
ISA_addrinc
ISA_brshift
ISA_bwand
ISA_bwor
ISA_bwxor
ISA_compare
ISA_cop
ISA_csearch
ISA_ctl
ISA_delete
ISA_fadd
ISA_fdiv
ISA_fdiv_loop1
ISA_fdiv_loop2
ISA_float
ISA_fmult
ISA_fmult_first
ISA_fmult_second
ISA_fsub
ISA_global_SR
ISA_insert
ISA_insval
ISA_jmp
ISA_last_common_instr_CTL
ISA_last_common_instr_operand
ISA_last_common_instr_val
ISA_load
ISA_mab
ISA_misc_store_load
ISA_misc_testing
ISA_mrc
ISA_mri
ISA_mrl
ISA_mult
ISA_param
ISA_pload
ISA_prun
ISA_resready
ISA_right_fixed_shifting
ISA_rotate_local
ISA_rsub
ISA_rsubc
ISA_search
ISA_send
ISA_sendint
ISA_setscan
ISA_spatial_select
ISA_srcall
ISA_stack_operations
ISA_stack_operations_CTL_val_DUPLICATE
ISA_stack_operations_CTL_val_LOAD_LAYRER1
ISA_stack_operations_CTL_val_LOC_LOWER
ISA_stack_operations_CTL_val_LOC_UPPER
ISA_stack_operations_CTL_val_OVER
ISA_stack_operations_CTL_val_POP
ISA_stack_operations_CTL_val_SWAP
ISA_stack_operations_CTL_val_nr_bits
ISA_stack_push_load
ISA_stack_store_pop
ISA_stk
ISA_store
ISA_sub
ISA_subc
ISA_swap_memacc
ISA_trun
ISA_val
ISA_waitmatw
LABELS_NR_BITS
LABELS_NR_MAX
NETWORK_BW_BITS_SIZE
NETWORK_CELL_TYPE_ONLY_PERMUTE
NETWORK_CELL_TYPE_PERMUTE_SPLIT
NETWORK_CELL_TYPE_PREFIX_SPECIAL
NETWORK_CELL_TYPE_REDUCE_W_LEFT_ONE
NETWORK_CELL_TYPE_REDUCE_W_LEFT_ZERO
NETWORK_DEPTH
NETWORK_NR_INPUTS
NETWORK_NR_OPCODES
NETWORK_NR_OPCODE_BITS
NETWORK_NR_OPERATIONS
NETWORK_OP_ADD
NETWORK_OP_MAX
NETWORK_OP_MIN
NETWORK_OP_NOP
NETWORK_OP_PERMUTE
NETWORK_OP_SPLIT
NETWORK_OP_SUB
NETWORK_OP_SUM_PREFIX
NETWORK_OP_bitwise_AND
NETWORK_OP_bitwise_OR
NETWORK_OP_bitwise_XOR
NETWORK_OP_bitwise_XOR_PREFIX
NETWORK_SCAN_ENABLE_SIZE
NETWORK_SCAN_MODES
NETWORK_SCAN_MODES_NR_BITS
NETWORK_SCAN_MODE_CONTINOUS_GLOBAL_SHIFT_REG
NETWORK_SCAN_MODE_CONTINOUS_LOAD_MEM_OUT
NETWORK_SCAN_MODE_CONTINOUS_LOAD_SHIFT_REG
NETWORK_SCAN_MODE_CONTINOUS_MEM_OUT
NETWORK_SCAN_MODE_ONE_SHOT_LOAD_MEM_OUT
NETWORK_SCAN_MODE_ONE_SHOT_LOAD_SHIFT_REG
NETWORK_SCAN_MODE_ONE_SHOT_MEM_OUT
NETWORK_SCAN_MODE_ONE_SHOT_SHIFT_REG
NETWORK_WIDTH
NET_CELL_TYPE_0_MUX0_INPUT_0_SEL_VALUE
NET_CELL_TYPE_0_MUX0_INPUT_1_SEL_VALUE
NET_CELL_TYPE_0_MUX0_INPUT_ADDER_SEL_VALUE
NET_CELL_TYPE_0_MUX0_INPUT_BITWISE_SEL_VALUE
NET_CELL_TYPE_0_MUX1_INPUT_0_SEL_VALUE
NET_CELL_TYPE_0_MUX1_INPUT_1_SEL_VALUE
NET_CELL_TYPE_0_MUX1_INPUT_ADDER_SEL_VALUE
NET_CELL_TYPE_0_MUX1_INPUT_BITWISE_SEL_VALUE
NET_CELL_TYPE_0_NEED_MUX0_INPUT_0
NET_CELL_TYPE_0_NEED_MUX0_INPUT_0_no_value
NET_CELL_TYPE_0_NEED_MUX0_INPUT_1
NET_CELL_TYPE_0_NEED_MUX0_INPUT_1_no_value
NET_CELL_TYPE_0_NEED_MUX0_INPUT_ADDER
NET_CELL_TYPE_0_NEED_MUX0_INPUT_BITWISE
NET_CELL_TYPE_0_NEED_MUX1_INPUT_0
NET_CELL_TYPE_0_NEED_MUX1_INPUT_0_no_value
NET_CELL_TYPE_0_NEED_MUX1_INPUT_1
NET_CELL_TYPE_0_NEED_MUX1_INPUT_1_no_value
NET_CELL_TYPE_0_NEED_MUX1_INPUT_ADDER
NET_CELL_TYPE_0_NEED_MUX1_INPUT_BITWISE
NET_CELL_TYPE_0_NR_MUX0_INPUTS
NET_CELL_TYPE_0_NR_MUX1_INPUTS
NET_CELL_TYPE_1_MUX0_INPUT_0_SEL_VALUE
NET_CELL_TYPE_1_MUX0_INPUT_1_SEL_VALUE
NET_CELL_TYPE_1_MUX0_INPUT_ADDER_SEL_VALUE
NET_CELL_TYPE_1_MUX0_INPUT_BITWISE_SEL_VALUE
NET_CELL_TYPE_1_MUX1_INPUT_0_SEL_VALUE
NET_CELL_TYPE_1_MUX1_INPUT_1_SEL_VALUE
NET_CELL_TYPE_1_MUX1_INPUT_ADDER_SEL_VALUE
NET_CELL_TYPE_1_MUX1_INPUT_BITWISE_SEL_VALUE
NET_CELL_TYPE_1_NEED_MUX0_INPUT_0
NET_CELL_TYPE_1_NEED_MUX0_INPUT_0_no_value
NET_CELL_TYPE_1_NEED_MUX0_INPUT_1
NET_CELL_TYPE_1_NEED_MUX0_INPUT_1_no_value
NET_CELL_TYPE_1_NEED_MUX0_INPUT_ADDER
NET_CELL_TYPE_1_NEED_MUX0_INPUT_BITWISE
NET_CELL_TYPE_1_NEED_MUX1_INPUT_0
NET_CELL_TYPE_1_NEED_MUX1_INPUT_0_no_value
NET_CELL_TYPE_1_NEED_MUX1_INPUT_1
NET_CELL_TYPE_1_NEED_MUX1_INPUT_1_no_value
NET_CELL_TYPE_1_NEED_MUX1_INPUT_ADDER
NET_CELL_TYPE_1_NEED_MUX1_INPUT_ADDER_no_value
NET_CELL_TYPE_1_NEED_MUX1_INPUT_BITWISE
NET_CELL_TYPE_1_NEED_MUX1_INPUT_BITWISE_no_value
NET_CELL_TYPE_1_NR_MUX0_INPUTS
NET_CELL_TYPE_1_NR_MUX1_INPUTS
NET_CELL_TYPE_2_MUX0_INPUT_0_SEL_VALUE
NET_CELL_TYPE_2_MUX0_INPUT_1_SEL_VALUE
NET_CELL_TYPE_2_MUX0_INPUT_ADDER_SEL_VALUE
NET_CELL_TYPE_2_MUX0_INPUT_BITWISE_SEL_VALUE
NET_CELL_TYPE_2_MUX1_INPUT_0_SEL_VALUE
NET_CELL_TYPE_2_MUX1_INPUT_1_SEL_VALUE
NET_CELL_TYPE_2_MUX1_INPUT_ADDER_SEL_VALUE
NET_CELL_TYPE_2_MUX1_INPUT_BITWISE_SEL_VALUE
NET_CELL_TYPE_2_NEED_MUX0_INPUT_0
NET_CELL_TYPE_2_NEED_MUX0_INPUT_0_no_value
NET_CELL_TYPE_2_NEED_MUX0_INPUT_1
NET_CELL_TYPE_2_NEED_MUX0_INPUT_1_no_value
NET_CELL_TYPE_2_NEED_MUX0_INPUT_ADDER
NET_CELL_TYPE_2_NEED_MUX0_INPUT_BITWISE
NET_CELL_TYPE_2_NEED_MUX1_INPUT_0
NET_CELL_TYPE_2_NEED_MUX1_INPUT_0_no_value
NET_CELL_TYPE_2_NEED_MUX1_INPUT_1
NET_CELL_TYPE_2_NEED_MUX1_INPUT_1_no_value
NET_CELL_TYPE_2_NEED_MUX1_INPUT_ADDER
NET_CELL_TYPE_2_NEED_MUX1_INPUT_ADDER_no_value
NET_CELL_TYPE_2_NEED_MUX1_INPUT_BITWISE
NET_CELL_TYPE_2_NEED_MUX1_INPUT_BITWISE_no_value
NET_CELL_TYPE_2_NR_MUX0_INPUTS
NET_CELL_TYPE_2_NR_MUX1_INPUTS
NET_CELL_TYPE_3_MUX0_INPUT_0_SEL_VALUE
NET_CELL_TYPE_3_MUX0_INPUT_1_SEL_VALUE
NET_CELL_TYPE_3_MUX0_INPUT_ADDER_SEL_VALUE
NET_CELL_TYPE_3_MUX0_INPUT_BITWISE_SEL_VALUE
NET_CELL_TYPE_3_MUX1_INPUT_0_SEL_VALUE
NET_CELL_TYPE_3_MUX1_INPUT_1_SEL_VALUE
NET_CELL_TYPE_3_MUX1_INPUT_ADDER_SEL_VALUE
NET_CELL_TYPE_3_MUX1_INPUT_BITWISE_SEL_VALUE
NET_CELL_TYPE_3_NEED_MUX0_INPUT_0
NET_CELL_TYPE_3_NEED_MUX0_INPUT_0_no_value
NET_CELL_TYPE_3_NEED_MUX0_INPUT_1
NET_CELL_TYPE_3_NEED_MUX0_INPUT_1_no_value
NET_CELL_TYPE_3_NEED_MUX0_INPUT_ADDER
NET_CELL_TYPE_3_NEED_MUX0_INPUT_ADDER_no_value
NET_CELL_TYPE_3_NEED_MUX0_INPUT_BITWISE
NET_CELL_TYPE_3_NEED_MUX0_INPUT_BITWISE_no_value
NET_CELL_TYPE_3_NEED_MUX1_INPUT_0
NET_CELL_TYPE_3_NEED_MUX1_INPUT_0_no_value
NET_CELL_TYPE_3_NEED_MUX1_INPUT_1
NET_CELL_TYPE_3_NEED_MUX1_INPUT_1_no_value
NET_CELL_TYPE_3_NEED_MUX1_INPUT_ADDER
NET_CELL_TYPE_3_NEED_MUX1_INPUT_BITWISE
NET_CELL_TYPE_3_NR_MUX0_INPUTS
NET_CELL_TYPE_3_NR_MUX1_INPUTS
NET_CELL_TYPE_4_MUX0_INPUT_0_SEL_VALUE
NET_CELL_TYPE_4_MUX0_INPUT_1_SEL_VALUE
NET_CELL_TYPE_4_MUX0_INPUT_ADDER_SEL_VALUE
NET_CELL_TYPE_4_MUX0_INPUT_BITWISE_SEL_VALUE
NET_CELL_TYPE_4_MUX1_INPUT_0_SEL_VALUE
NET_CELL_TYPE_4_MUX1_INPUT_1_SEL_VALUE
NET_CELL_TYPE_4_MUX1_INPUT_ADDER_SEL_VALUE
NET_CELL_TYPE_4_MUX1_INPUT_BITWISE_SEL_VALUE
NET_CELL_TYPE_4_NEED_MUX0_INPUT_0
NET_CELL_TYPE_4_NEED_MUX0_INPUT_0_no_value
NET_CELL_TYPE_4_NEED_MUX0_INPUT_1
NET_CELL_TYPE_4_NEED_MUX0_INPUT_1_no_value
NET_CELL_TYPE_4_NEED_MUX0_INPUT_ADDER
NET_CELL_TYPE_4_NEED_MUX0_INPUT_BITWISE
NET_CELL_TYPE_4_NEED_MUX1_INPUT_0
NET_CELL_TYPE_4_NEED_MUX1_INPUT_0_no_value
NET_CELL_TYPE_4_NEED_MUX1_INPUT_1
NET_CELL_TYPE_4_NEED_MUX1_INPUT_1_no_value
NET_CELL_TYPE_4_NEED_MUX1_INPUT_ADDER
NET_CELL_TYPE_4_NEED_MUX1_INPUT_BITWISE
NET_CELL_TYPE_4_NR_MUX0_INPUTS
NET_CELL_TYPE_4_NR_MUX1_INPUTS
NET_HAS_OPERATION_ADD
NET_HAS_OPERATION_MAX
NET_HAS_OPERATION_MIN
NET_HAS_OPERATION_NOP
NET_HAS_OPERATION_PERMUTE
NET_HAS_OPERATION_SPLIT
NET_HAS_OPERATION_SUB
NET_HAS_OPERATION_SUM_PREFIX
NET_HAS_OPERATION_bitwise_AND
NET_HAS_OPERATION_bitwise_OPERATIONS
NET_HAS_OPERATION_bitwise_OR
NET_HAS_OPERATION_bitwise_XOR
NET_HAS_OPERATION_bitwise_XOR_PREFIX
NET_HAS_PREFIX_OPERATIONS
NET_RESOURCE_NEED_FULL_NET
NR_CELLS_PER_MULTICELL
NR_CELLS_PER_PARTIAL_MULTICELL
NR_MULTICELLS
NR_PARTIAL_MULTICELLS_PER_MULTICELL
PRINT_ARRAY_MEMORY_START_CONTINOUS
PRINT_ARRAY_MEMORY_STOP_CONTINOUS
PRINT_CONTINOUS
PRINT_CONTINOUS_ARRAY_FLAG_BITS
PRINT_CONTINOUS_ARRAY_GENERAL_INFO
PRINT_CONTINOUS_ARRAY_IO_MONITORING
PRINT_CONTINOUS_ARRAY_IO_MONITORING_ELEMCELL_LEVEL
PRINT_CONTINOUS_ARRAY_IO_MONITORING_ELEMCELL_LEVEL_IO_COMMAND
PRINT_CONTINOUS_ARRAY_IO_MONITORING_PARTIAL_MULTICELL_LEVEL
PRINT_CONTINOUS_ARRAY_MEMORY_DATA
PRINT_CONTINOUS_ARRAY_SCAN_NET_INFO
PRINT_CONTINOUS_ARRAY_STACK
PRINT_CONTINOUS_CONTROLLER_ADDR_REGS
PRINT_CONTINOUS_CONTROLLER_MEMORY_DATA
PRINT_CONTINOUS_CTRL_FLAG_BITS
PRINT_CONTINOUS_CTRL_STACK
PRINT_CONTINOUS_CUSTOM_PRINT_ARRAY
PRINT_CONTINOUS_CUSTOM_PRINT_CONTROLLER
PRINT_CONTINOUS_FP_INFO_PART1
PRINT_CONTINOUS_FP_INFO_PART2
PRINT_CONTINOUS_INSTRUCTION_INFO
PRINT_CONTINOUS_XPU_IO_DATA_IN_FIFO
PRINT_CONTINOUS_XPU_IO_DATA_OUT_FIFO
PRINT_CONTINOUS_XPU_IO_FIFOS
PRINT_CONTINOUS_XPU_IO_PROGRAM_FIFO
PRINT_CONTROLLER_MEMORY_START_CONTINOUS
PRINT_CONTROLLER_MEMORY_STOP_CONTINOUS
PRINT_FINAL_DO_FINAL_PRINTING
PRINT_FINAL_NR_VALUES_ARRAY_MEMORY_FINAL
PRINT_FINAL_NR_VALUES_CONTROLLER_MEMORY_FINAL
PRINT_FINAL_NR_VALUES_INPUT_DATA_FIFOS
PRINT_FINAL_NR_VALUES_OUTPUT_DATA_FIFOS
PRINT_FINAL_NR_VALUES_PROGRAM_MEMORY
REDUCE_NET_DEPTH
RESOURCE_ARRAY_CELL_HAS_ADDR_REG_STACK
RESOURCE_ARRAY_CELL_HAS_FLOATING_POINT
RESOURCE_ARRAY_CELL_HAS_ROTATE
RESOURCE_ARRAY_CELL_HAS_SHIFT
RESOURCE_ARRAY_CELL_HAS_SHIFT_RIGHT_FIXED_AMOUNT
RESOURCE_ARRAY_CELL_HAS_STACK
RESOURCE_ARRAY_CELL_STACK_SIZE
RESOURCE_ARRAY_HAS_BW_SCAN_NET
RESOURCE_ARRAY_HAS_GLOBAL_SHIFT_REG
RESOURCE_ARRAY_HAS_REDUCE_NET
RESOURCE_CTRL_HAS_FLOATING_POINT
RESOURCE_CTRL_STACK_SIZE
RESOURCE_FEATURE_TESTING
RESOURCE_NETWORK_HAS_SCAN_MODE_SELECTION
RESOURCE_NET_HAS_ADDER
RESOURCE_NET_HAS_OPERATION_ADD
RESOURCE_NET_HAS_OPERATION_MAX
RESOURCE_NET_HAS_OPERATION_MIN
RESOURCE_NET_HAS_OPERATION_NOP
RESOURCE_NET_HAS_OPERATION_PERMUTE
RESOURCE_NET_HAS_OPERATION_SPLIT
RESOURCE_NET_HAS_OPERATION_SUB
RESOURCE_NET_HAS_OPERATION_SUM_PREFIX
RESOURCE_NET_HAS_OPERATION_bitwise_AND
RESOURCE_NET_HAS_OPERATION_bitwise_OPERATIONS
RESOURCE_NET_HAS_OPERATION_bitwise_OR
RESOURCE_NET_HAS_OPERATION_bitwise_XOR
RESOURCE_NET_HAS_OPERATION_bitwise_XOR_PREFIX
RESOURCE_NET_NEEDS_ADD
RESOURCE_NET_NEEDS_SUB
SCAN_NET_DEPTH
SHIFT_RIGHT_FIXED_AMOUNT
SIMULATION_CLOCK_PERIOD
SIMULATION_DATA_OUT_FILE_NORMAL_MATRIX_VIEW
SIMULATION_DRAIN_TIME_CLOCK_CYCLES
SIMULATION_DRAIN_TIME_DATA_OUT_CLOCK_CYCLES
SIMULATION_EMERGENCY_STOP_CLOCK_CYCLES
SIMULATION_FILE_PATH_BACKSTEPS
SIMULATION_FUNCTION_PERFORMED
SIMULATION_GENERATE_NEW_PROGRAM_FILE
SIMULATION_GOLDEN_MODEL_CHECKS
SIMULATION_HAS_DATA_INPUT_FILE
SIMULATION_HAS_FUNCTION_ARGUMENTS_FILE
SIMULATION_NR_DATA_OUT_READ
SIMULATION_NR_LINES_DATA_OUT_READ
SIMULATION_PRINTING
SIMULATION_PRINT_CLOCK_CYCLES_PAUSE
SIMULATION_TEST_NAME
SIMULATION_TIMESCALE_PRECISION
SIMULATION_TIMESCALE_TIME_UNIT
SIMULATION_TYPE_BEHAVIOURAL
SMALL_RECTANGLES_SIZE
TB_PRINT_NR_NUMBERS_BEFORE_BAR
XPU_HARDWARE_CONFIG_REG10_OCCUPIED_NR_BITS
XPU_HARDWARE_CONFIG_REG10_PADDING_NEEDED_AMOUNT
XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_BW_SCAN_NET_LOC_LOWER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_BW_SCAN_NET_LOC_UPPER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_BW_SCAN_NET_NR_BITS
XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_REDUCE_NET_LOC_LOWER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_REDUCE_NET_LOC_UPPER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_REDUCE_NET_NR_BITS
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_ONLY_PERMUTE_LOC_LOWER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_ONLY_PERMUTE_LOC_UPPER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_ONLY_PERMUTE_NR_BITS
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_ADD_LOC_LOWER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_ADD_LOC_UPPER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_ADD_NR_BITS
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MAX_LOC_LOWER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MAX_LOC_UPPER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MAX_NR_BITS
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MIN_LOC_LOWER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MIN_LOC_UPPER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MIN_NR_BITS
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_NOP_LOC_LOWER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_NOP_LOC_UPPER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_NOP_NR_BITS
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_PERMUTE_LOC_LOWER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_PERMUTE_LOC_UPPER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_PERMUTE_NR_BITS
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SPLIT_LOC_LOWER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SPLIT_LOC_UPPER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SPLIT_NR_BITS
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUB_LOC_LOWER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUB_LOC_UPPER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUB_NR_BITS
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUM_PREFIX_LOC_LOWER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUM_PREFIX_LOC_UPPER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUM_PREFIX_NR_BITS
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_AND_LOC_LOWER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_AND_LOC_UPPER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_AND_NR_BITS
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_OR_LOC_LOWER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_OR_LOC_UPPER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_OR_NR_BITS
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_LOC_LOWER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_LOC_UPPER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_NR_BITS
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_PREFIX_LOC_LOWER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_PREFIX_LOC_UPPER
XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_PREFIX_NR_BITS
XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_POINTER_NR_BITS_LOC_LOWER
XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_POINTER_NR_BITS_LOC_UPPER
XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_POINTER_NR_BITS_NR_BITS
XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_PRIMITIVE_TYPE_LOC_LOWER
XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_PRIMITIVE_TYPE_LOC_UPPER
XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_PRIMITIVE_TYPE_NR_BITS
XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_USE_PRIMITIVE_LOC_LOWER
XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_USE_PRIMITIVE_LOC_UPPER
XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_USE_PRIMITIVE_NR_BITS
XPU_HARDWARE_CONFIG_REG13_OCCUPIED_NR_BITS
XPU_HARDWARE_CONFIG_REG13_PADDING_NEEDED_AMOUNT
XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_POINTER_NR_BITS_LOC_LOWER
XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_POINTER_NR_BITS_LOC_UPPER
XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_POINTER_NR_BITS_NR_BITS
XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_PRIMITIVE_TYPE_LOC_LOWER
XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_PRIMITIVE_TYPE_LOC_UPPER
XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_PRIMITIVE_TYPE_NR_BITS
XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_USE_PRIMITIVE_LOC_LOWER
XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_USE_PRIMITIVE_LOC_UPPER
XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_USE_PRIMITIVE_NR_BITS
XPU_HARDWARE_CONFIG_REG14_OCCUPIED_NR_BITS
XPU_HARDWARE_CONFIG_REG14_PADDING_NEEDED_AMOUNT
XPU_HARDWARE_CONFIG_REG16_GLOBAL_SHIFT_REG_LOOP_PIPELINE_STAGES_LOC_LOWER
XPU_HARDWARE_CONFIG_REG16_GLOBAL_SHIFT_REG_LOOP_PIPELINE_STAGES_LOC_UPPER
XPU_HARDWARE_CONFIG_REG16_GLOBAL_SHIFT_REG_LOOP_PIPELINE_STAGES_NR_BITS
XPU_HARDWARE_CONFIG_REG16_OCCUPIED_NR_BITS
XPU_HARDWARE_CONFIG_REG16_PADDING_NEEDED_AMOUNT
XPU_HARDWARE_CONFIG_REG16_RESOURCE_FEATURE_TESTING_LOC_LOWER
XPU_HARDWARE_CONFIG_REG16_RESOURCE_FEATURE_TESTING_LOC_UPPER
XPU_HARDWARE_CONFIG_REG16_RESOURCE_FEATURE_TESTING_NR_BITS
XPU_HARDWARE_CONFIG_REG16_SHIFT_RIGHT_FIXED_AMOUNT_LOC_LOWER
XPU_HARDWARE_CONFIG_REG16_SHIFT_RIGHT_FIXED_AMOUNT_LOC_UPPER
XPU_HARDWARE_CONFIG_REG16_SHIFT_RIGHT_FIXED_AMOUNT_NR_BITS
XPU_HARDWARE_CONFIG_REG17_ARRAY_DECODE_LOCATION_LOC_LOWER
XPU_HARDWARE_CONFIG_REG17_ARRAY_DECODE_LOCATION_LOC_UPPER
XPU_HARDWARE_CONFIG_REG17_ARRAY_DECODE_LOCATION_NR_BITS
XPU_HARDWARE_CONFIG_REG17_OCCUPIED_NR_BITS
XPU_HARDWARE_CONFIG_REG17_PADDING_NEEDED_AMOUNT
XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_SCAN_MODE_SELECTION_LOC_LOWER
XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_SCAN_MODE_SELECTION_LOC_UPPER
XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_SCAN_MODE_SELECTION_NR_BITS
XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_WHICH_SCAN_MODE_SELECTION_LOC_LOWER
XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_WHICH_SCAN_MODE_SELECTION_LOC_UPPER
XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_WHICH_SCAN_MODE_SELECTION_NR_BITS
XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_ARRAY_LOC_LOWER
XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_ARRAY_LOC_UPPER
XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_ARRAY_NR_BITS
XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_CONTROLLER_LOC_LOWER
XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_CONTROLLER_LOC_UPPER
XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_CONTROLLER_NR_BITS
XPU_HARDWARE_CONFIG_REG18_OCCUPIED_NR_BITS
XPU_HARDWARE_CONFIG_REG18_PADDING_NEEDED_AMOUNT
XPU_HARDWARE_CONFIG_REG19_INSTR_OPCODE_NR_BITS_LOC_LOWER
XPU_HARDWARE_CONFIG_REG19_INSTR_OPCODE_NR_BITS_LOC_UPPER
XPU_HARDWARE_CONFIG_REG19_INSTR_OPCODE_NR_BITS_NR_BITS
XPU_HARDWARE_CONFIG_REG19_INSTR_OPERAND_NR_BITS_LOC_LOWER
XPU_HARDWARE_CONFIG_REG19_INSTR_OPERAND_NR_BITS_LOC_UPPER
XPU_HARDWARE_CONFIG_REG19_INSTR_OPERAND_NR_BITS_NR_BITS
XPU_HARDWARE_CONFIG_REG19_INSTR_VALUE_NR_BITS_LOC_LOWER
XPU_HARDWARE_CONFIG_REG19_INSTR_VALUE_NR_BITS_LOC_UPPER
XPU_HARDWARE_CONFIG_REG19_INSTR_VALUE_NR_BITS_NR_BITS
XPU_HARDWARE_CONFIG_REG19_OCCUPIED_NR_BITS
XPU_HARDWARE_CONFIG_REG19_PADDING_NEEDED_AMOUNT
XPU_HARDWARE_CONFIG_REG3_DTE_FIFO_SIZE_NR_COMMANDS_LOC_LOWER
XPU_HARDWARE_CONFIG_REG3_DTE_FIFO_SIZE_NR_COMMANDS_LOC_UPPER
XPU_HARDWARE_CONFIG_REG3_DTE_FIFO_SIZE_NR_COMMANDS_NR_BITS
XPU_HARDWARE_CONFIG_REG3_DTE_READY_COUNTER_NR_BITS_LOC_LOWER
XPU_HARDWARE_CONFIG_REG3_DTE_READY_COUNTER_NR_BITS_LOC_UPPER
XPU_HARDWARE_CONFIG_REG3_DTE_READY_COUNTER_NR_BITS_NR_BITS
XPU_HARDWARE_CONFIG_REG3_OCCUPIED_NR_BITS
XPU_HARDWARE_CONFIG_REG3_PADDING_NEEDED_AMOUNT
XPU_HARDWARE_CONFIG_REG7_CONTROLLER_ADDR_REG_NR_LOCATIONS_LOC_LOWER
XPU_HARDWARE_CONFIG_REG7_CONTROLLER_ADDR_REG_NR_LOCATIONS_LOC_UPPER
XPU_HARDWARE_CONFIG_REG7_CONTROLLER_ADDR_REG_NR_LOCATIONS_NR_BITS
XPU_HARDWARE_CONFIG_REG7_CTRL_NR_LOOP_COUNTERS_LOC_LOWER
XPU_HARDWARE_CONFIG_REG7_CTRL_NR_LOOP_COUNTERS_LOC_UPPER
XPU_HARDWARE_CONFIG_REG7_CTRL_NR_LOOP_COUNTERS_NR_BITS
XPU_HARDWARE_CONFIG_REG7_OCCUPIED_NR_BITS
XPU_HARDWARE_CONFIG_REG7_PADDING_NEEDED_AMOUNT
XPU_HARDWARE_CONFIG_REG8_OCCUPIED_NR_BITS
XPU_HARDWARE_CONFIG_REG8_PADDING_NEEDED_AMOUNT
XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ADDR_REG_STACK_LOC_LOWER
XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ADDR_REG_STACK_LOC_UPPER
XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ADDR_REG_STACK_NR_BITS
XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_FLOATING_POINT_LOC_LOWER
XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_FLOATING_POINT_LOC_UPPER
XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_FLOATING_POINT_NR_BITS
XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ROTATE_LOC_LOWER
XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ROTATE_LOC_UPPER
XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ROTATE_NR_BITS
XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_LOC_LOWER
XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_LOC_UPPER
XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_NR_BITS
XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_RIGHT_FIXED_AMOUNT_LOC_LOWER
XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_RIGHT_FIXED_AMOUNT_LOC_UPPER
XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_RIGHT_FIXED_AMOUNT_NR_BITS
XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_STACK_LOC_LOWER
XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_STACK_LOC_UPPER
XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_STACK_NR_BITS
XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_HAS_GLOBAL_SHIFT_REG_LOC_LOWER
XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_HAS_GLOBAL_SHIFT_REG_LOC_UPPER
XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_HAS_GLOBAL_SHIFT_REG_NR_BITS
XPU_HARDWARE_CONFIG_REG8_RESOURCE_CTRL_HAS_FLOATING_POINT_LOC_LOWER
XPU_HARDWARE_CONFIG_REG8_RESOURCE_CTRL_HAS_FLOATING_POINT_LOC_UPPER
XPU_HARDWARE_CONFIG_REG8_RESOURCE_CTRL_HAS_FLOATING_POINT_NR_BITS
XPU_HARDWARE_CONFIG_REG9_OCCUPIED_NR_BITS
XPU_HARDWARE_CONFIG_REG9_PADDING_NEEDED_AMOUNT
XPU_HARDWARE_CONFIG_REG9_RESOURCE_ARRAY_CELL_STACK_SIZE_LOC_LOWER
XPU_HARDWARE_CONFIG_REG9_RESOURCE_ARRAY_CELL_STACK_SIZE_LOC_UPPER
XPU_HARDWARE_CONFIG_REG9_RESOURCE_ARRAY_CELL_STACK_SIZE_NR_BITS
XPU_HARDWARE_CONFIG_REG9_RESOURCE_CTRL_STACK_SIZE_LOC_LOWER
XPU_HARDWARE_CONFIG_REG9_RESOURCE_CTRL_STACK_SIZE_LOC_UPPER
XPU_HARDWARE_CONFIG_REG9_RESOURCE_CTRL_STACK_SIZE_NR_BITS
XPU_INT_ACK_REG_INT_ACK_LOC_LOWER
XPU_INT_ACK_REG_INT_ACK_LOC_UPPER
XPU_INT_ACK_REG_INT_ACK_NR_BITS
XPU_SOFT_RESET_REG_SOFT_RESET_LOC_LOWER
XPU_SOFT_RESET_REG_SOFT_RESET_LOC_UPPER
XPU_SOFT_RESET_REG_SOFT_RESET_NR_BITS
XPU_STATUS_REG_ACCELERATOR_PROGRAM_STATE_LOWER
XPU_STATUS_REG_ACCELERATOR_PROGRAM_STATE_NR_BITS
XPU_STATUS_REG_ACCELERATOR_PROGRAM_STATE_UPPER
XPU_STATUS_REG_DATA_IN_FIFO_EMPTY_LOC_LOWER
XPU_STATUS_REG_DATA_IN_FIFO_EMPTY_LOC_UPPER
XPU_STATUS_REG_DATA_IN_FIFO_EMPTY_NR_BITS
XPU_STATUS_REG_DATA_IN_FIFO_FULL_LOC_LOWER
XPU_STATUS_REG_DATA_IN_FIFO_FULL_LOC_UPPER
XPU_STATUS_REG_DATA_IN_FIFO_FULL_NR_BITS
XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_EMPTY_LOC_LOWER
XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_EMPTY_LOC_UPPER
XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_EMPTY_NR_BITS
XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_FULL_LOC_LOWER
XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_FULL_LOC_UPPER
XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_FULL_NR_BITS
XPU_STATUS_REG_DATA_OUT_FIFO_EMPTY_LOC_LOWER
XPU_STATUS_REG_DATA_OUT_FIFO_EMPTY_LOC_UPPER
XPU_STATUS_REG_DATA_OUT_FIFO_EMPTY_NR_BITS
XPU_STATUS_REG_DATA_OUT_FIFO_FULL_LOC_LOWER
XPU_STATUS_REG_DATA_OUT_FIFO_FULL_LOC_UPPER
XPU_STATUS_REG_DATA_OUT_FIFO_FULL_NR_BITS
XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_EMPTY_LOC_LOWER
XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_EMPTY_LOC_UPPER
XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_EMPTY_NR_BITS
XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_FULL_LOC_LOWER
XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_FULL_LOC_UPPER
XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_FULL_NR_BITS
XPU_STATUS_REG_DTE_STATE_LOWER
XPU_STATUS_REG_DTE_STATE_NR_BITS
XPU_STATUS_REG_DTE_STATE_UPPER
XPU_STATUS_REG_NR_BITS
XPU_STATUS_REG_OCCUPIED_NR_BITS
XPU_STATUS_REG_PADDING_NEEDED_AMOUNT
XPU_STATUS_REG_PROG_FIFO_EMPTY_LOC_LOWER
XPU_STATUS_REG_PROG_FIFO_EMPTY_LOC_UPPER
XPU_STATUS_REG_PROG_FIFO_EMPTY_NR_BITS
XPU_STATUS_REG_PROG_FIFO_FULL_LOC_LOWER
XPU_STATUS_REG_PROG_FIFO_FULL_LOC_UPPER
XPU_STATUS_REG_PROG_FIFO_FULL_NR_BITS
XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_EMPTY_LOC_LOWER
XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_EMPTY_LOC_UPPER
XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_EMPTY_NR_BITS
XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_FULL_LOC_LOWER
XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_FULL_LOC_UPPER
XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_FULL_NR_BITS
XPU_STATUS_REG_WAIT_ACK_LOC_LOWER
XPU_STATUS_REG_WAIT_ACK_LOC_UPPER
XPU_STATUS_REG_WAIT_ACK_NR_BITS
__01_ISA_V__
__DEFINES_VH__
__PARAMETERS_HW_HASH_VH__
__PARAMETERS_VH__
__PARAMETERS_simulation_VH__
ACCELERATOR_STATE_DEBUG
ARRAY_CELL_OPSEL_sel_ADDR_REG_LAYER_0
ARRAY_CELL_OPSEL_sel_BOOL
ARRAY_CELL_OPSEL_sel_DEBUG_REG
ARRAY_CELL_OPSEL_sel_IO_REG
CONTROLLER_FLAG_CARRY_DELAYED_NR_BITS
CONTROLLER_FLAG_CARRY_NR_BITS
CONTROLLER_FLAG_COMPARE_MATCH_NR_BITS
CONTROLLER_FLAG_REGISTER_CARRY_DELAYED_FLAG_LOCATION_LOWER
CONTROLLER_FLAG_REGISTER_CARRY_DELAYED_FLAG_LOCATION_UPPER
CONTROLLER_FLAG_REGISTER_CARRY_FLAG_LOCATION_LOWER
CONTROLLER_FLAG_REGISTER_CARRY_FLAG_LOCATION_UPPER
CONTROLLER_FLAG_REGISTER_COMPARE_MATCH_FLAG_LOCATION_LOWER
CONTROLLER_FLAG_REGISTER_COMPARE_MATCH_FLAG_LOCATION_UPPER
CONTROLLER_FLAG_REGISTER_NR_BITS
CONTROLLER_FLAG_REGISTER_NR_FLAGS
CONTROLLER_FLAG_REGISTER_SIGN_FLAG_LOCATION_LOWER
CONTROLLER_FLAG_REGISTER_SIGN_FLAG_LOCATION_UPPER
CONTROLLER_FLAG_REGISTER_SIGN_for_VALUE_reg_LOOP_COUNTER_FLAG_LOCATION_LOWER
CONTROLLER_FLAG_REGISTER_SIGN_for_VALUE_reg_LOOP_COUNTER_FLAG_LOCATION_UPPER
CONTROLLER_FLAG_REGISTER_ZERO_FLAG_LOCATION_LOWER
CONTROLLER_FLAG_REGISTER_ZERO_FLAG_LOCATION_UPPER
CONTROLLER_FLAG_REGISTER_ZERO_for_VALUE_reg_LOOP_COUNTER_FLAG_LOCATION_LOWER
CONTROLLER_FLAG_REGISTER_ZERO_for_VALUE_reg_LOOP_COUNTER_FLAG_LOCATION_UPPER
CONTROLLER_FLAG_SIGN_NR_BITS
CONTROLLER_FLAG_SIGN_for_VALUE_reg_LOOP_COUNTER_NR_BITS
CONTROLLER_FLAG_ZERO_NR_BITS
CONTROLLER_FLAG_ZERO_for_VALUE_reg_LOOP_COUNTER_NR_BITS
CTRL_OPSEL_sel_DEBUG_DATA_IN
DEBUG_BP_COND_COND_ALWAYS_ACTIVE
DEBUG_BP_COND_COND_ALWAYS_INACTIVE
DEBUG_BP_COND_COND_EQUAL
DEBUG_BP_COND_COND_EQUAL_or_GREATER
DEBUG_BP_COND_COND_GREATER
DEBUG_BP_COND_COND_LESS
DEBUG_BP_COND_COND_LESS_or_EQUAL
DEBUG_BP_COND_OPERAND0_NR_BITS
DEBUG_BP_COND_OPERAND0_SEL_ARRAY_BOOL_SCAN_OR
DEBUG_BP_COND_OPERAND0_SEL_ARRAY_REDUCTION_OUT
DEBUG_BP_COND_OPERAND0_SEL_CC
DEBUG_BP_COND_OPERAND0_SEL_CONTROLLER_ACC
DEBUG_BP_COND_OPERAND0_SEL_CONTROLLER_ADDR_REG
DEBUG_BP_COND_OPERAND0_SEL_CONTROLLER_FLAG
DEBUG_BP_COND_OPERAND0_SEL_CONTROLLER_MEMORY_OUT
DEBUG_BP_COND_OPERAND0_SEL_CONTROLLER_STACK_LAYER1
DEBUG_BP_COND_OPERAND0_SEL_CONTROLLER_VALUE_reg_LOOP_COUNTER_actual
DEBUG_BP_COND_OPERAND0_SEL_CONTROLLER_VALUE_reg_LOOP_COUNTER_selected
DEBUG_BP_COND_OPERAND0_SEL_PC
DEBUG_BP_COND_OPERAND0_SEL_STATUS_REG
DEBUG_BP_COND_OPERATION_NR_BITS
DEBUG_BP_NR_CONDITIONS
DEBUG_BP_NR_CONDITIONS_NR_BITS
DEBUG_BREAKPOINT_ADDR_LOC_LOWER
DEBUG_BREAKPOINT_ADDR_LOC_UPPER
DEBUG_BREAKPOINT_CONDITIONS_ADDR_LOC_LOWER
DEBUG_BREAKPOINT_CONDITIONS_ADDR_LOC_UPPER
DEBUG_CORE_STATUS_REG_BREAKPOINT_ENABLED_LOC_LOWER
DEBUG_CORE_STATUS_REG_BREAKPOINT_ENABLED_LOC_UPPER
DEBUG_CORE_STATUS_REG_BREAKPOINT_HIT_LOC_LOWER
DEBUG_CORE_STATUS_REG_BREAKPOINT_HIT_LOC_UPPER
DEBUG_CORE_STATUS_REG_SIZE
DEBUG_FSM_DEPTH0_COUNTER_NR_BITS
DEBUG_FSM_DEPTH0_COUNTER_NR_STATES
DEBUG_FSM_DEPTH0_HELPER_MACRO_ARRAY_ADDR_LAYER1_OFFSET
DEBUG_FSM_DEPTH0_HELPER_MACRO_ARRAY_GLOBAL_SHIFT_REG_OFFSET
DEBUG_FSM_DEPTH0_HELPER_MACRO_ARRAY_MANTISSA_OFFSET
DEBUG_FSM_DEPTH0_HELPER_MACRO_ARRAY_STACK_OFFSET
DEBUG_FSM_DEPTH0_HELPER_MACRO_CTRL_MANTISSA_OFFSET
DEBUG_FSM_DEPTH0_HELPER_MACRO_CTRL_REDUCTION_OUT_OFFSET
DEBUG_FSM_DEPTH0_STATE_DUMP_ARRAY_SCAN_LOAD
DEBUG_FSM_DEPTH0_STATE_IDLE
DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_ACC
DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_ADDR_REG_LAYER0
DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_ADDR_REG_LAYER1
DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_BOOL
DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_BOOL_SCAN_OR
DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_GLOBAL_SHIFT_REG
DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_IO_REG_DATA
DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_MANTISSA
DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_MEM
DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_REDUCTION_OUT
DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_STACK
DEBUG_FSM_DEPTH0_STATE_READ_CTRL_ACC
DEBUG_FSM_DEPTH0_STATE_READ_CTRL_ADDR_REGS
DEBUG_FSM_DEPTH0_STATE_READ_CTRL_ADDR_REGS_SELECTOR
DEBUG_FSM_DEPTH0_STATE_READ_CTRL_CYCLE_COUNTER
DEBUG_FSM_DEPTH0_STATE_READ_CTRL_DECREMENT_REGISTER
DEBUG_FSM_DEPTH0_STATE_READ_CTRL_FLAGS
DEBUG_FSM_DEPTH0_STATE_READ_CTRL_MANTISSA
DEBUG_FSM_DEPTH0_STATE_READ_CTRL_MEM
DEBUG_FSM_DEPTH0_STATE_READ_CTRL_PROGRAM_COUNTER
DEBUG_FSM_DEPTH0_STATE_READ_CTRL_PROG_MEM_ARRAY_INSTR
DEBUG_FSM_DEPTH0_STATE_READ_CTRL_PROG_MEM_CTRL_INSTR
DEBUG_FSM_DEPTH0_STATE_READ_CTRL_STACK
DEBUG_FSM_DEPTH0_STATE_READ_CTRL_VALUE_LOOP_COUNTERS
DEBUG_FSM_DEPTH0_STATE_READ_CTRL_VALUE_LOOP_COUNTER_ACTUAL
DEBUG_FSM_DEPTH0_STATE_READ_NEXT_INSTR_ARRAY
DEBUG_FSM_DEPTH0_STATE_READ_NEXT_INSTR_CONTROLLER
DEBUG_FSM_DEPTH0_STATE_WRITE_MODE
DEBUG_FSM_DEPTH1_COUNTER_ARRAY_NR_BITS
DEBUG_FSM_DEPTH1_COUNTER_CTRL_NR_BITS
DEBUG_FSM_DEPTH1_COUNTER_NR_BITS
DEBUG_FSM_DEPTH2_COUNTER_ARRAY_NR_BITS
DEBUG_MULTIPLEXER_DATA_INPUT_NR_BITS
DEBUG_MULTIPLEXER_NR_INPUTS
DEBUG_MULTIPLEXER_SEL_ARRAY_DEBUG_SHIFT_REGISTER
DEBUG_MULTIPLEXER_SEL_BOOL_OR_SCAN_saved
DEBUG_MULTIPLEXER_SEL_CTRL_ACC
DEBUG_MULTIPLEXER_SEL_CTRL_ADDR_REGS
DEBUG_MULTIPLEXER_SEL_CTRL_ADDR_REGS_SELECTOR
DEBUG_MULTIPLEXER_SEL_CTRL_DECREMENT_REG
DEBUG_MULTIPLEXER_SEL_CTRL_FLAGS
DEBUG_MULTIPLEXER_SEL_CTRL_LOOP_COUNTER
DEBUG_MULTIPLEXER_SEL_CTRL_MANTISSA
DEBUG_MULTIPLEXER_SEL_CTRL_MEM
DEBUG_MULTIPLEXER_SEL_CYCLE_COUNTER
DEBUG_MULTIPLEXER_SEL_DONT_CARE
DEBUG_MULTIPLEXER_SEL_INPUT_NR_BITS
DEBUG_MULTIPLEXER_SEL_PROGRAM_COUNTER
DEBUG_MULTIPLEXER_SEL_PROG_MEM_ARRAY_INSTR
DEBUG_MULTIPLEXER_SEL_PROG_MEM_CTRL_INSTR
DEBUG_MULTIPLEXER_SEL_REDUCE_NET_saved
DEBUG_NR_BREAKPOINTS
DEBUG_NR_BREAKPOINTS_NR_BITS
DEBUG_SHIFT_REG_CMD_LOAD_ACC
DEBUG_SHIFT_REG_CMD_LOAD_operand
DEBUG_SHIFT_REG_CMD_NOP
DEBUG_SHIFT_REG_CMD_NR_BITS
DEBUG_SHIFT_REG_CMD_NR_FUNTIONS
DEBUG_SHIFT_REG_CMD_SHIFT
DEBUG_WRITE_MODE_CMD_ARRAY_ADDR_REG_STACK_DUPLICATE
DEBUG_WRITE_MODE_CMD_ARRAY_STACK_PUSH
DEBUG_WRITE_MODE_CMD_ARRAY_WRITE_ACC_X_ADDR_REG
DEBUG_WRITE_MODE_CMD_ARRAY_WRITE_ACC_X_MANTISSA
DEBUG_WRITE_MODE_CMD_ARRAY_WRITE_ACC_X_MEMORY
DEBUG_WRITE_MODE_CMD_ARRAY_WRITE_DEBUG_X_ACC
DEBUG_WRITE_MODE_CMD_ARRAY_WROTE_ACC_X_GLOBAL_SHIFT_REG
DEBUG_WRITE_MODE_CMD_CTRL_STACK_PUSH
DEBUG_WRITE_MODE_CMD_CTRL_WRITE_ACC_X_ADDR_REG
DEBUG_WRITE_MODE_CMD_CTRL_WRITE_ACC_X_ADDR_REG_SELECTOR
DEBUG_WRITE_MODE_CMD_CTRL_WRITE_ACC_X_DECREMENT_REG
DEBUG_WRITE_MODE_CMD_CTRL_WRITE_ACC_X_MEMORY
DEBUG_WRITE_MODE_CMD_CTRL_WRITE_DEBUG_PC
DEBUG_WRITE_MODE_CMD_CTRL_WRITE_DEBUG_X_ACC
DEBUG_WRITE_MODE_CMD_CTRL_WRITE_LOOP_COUNTER
DEBUG_WRITE_MODE_CMD_DONE
DEBUG_WRITE_MODE_CMD_NONE
DEBUG_WRITE_MODE_CMD_NR_BITS
DEBUG_WRITE_MODE_CMD_NR_OPERATIONS
HAS_ARRAY_CELL_OPSEL_sel_DEBUG_REG
HAS_CTRL_OPSEL_sel_DEBUG_DATA_IN
INSTR_DEBUG_FUNCTION_ARRAY_dump_scanout
INSTR_DEBUG_FUNCTION_ARRAY_load_addr_reg_layer0
INSTR_DEBUG_FUNCTION_ARRAY_load_bool
INSTR_DEBUG_FUNCTION_ARRAY_load_debug_reg
INSTR_DEBUG_FUNCTION_ARRAY_load_global_shift_reg
INSTR_DEBUG_FUNCTION_ARRAY_load_io_reg_data
INSTR_DEBUG_FUNCTION_ARRAY_load_mantissa
INSTR_DEBUG_FUNCTION_ARRAY_load_mem
INSTR_DEBUG_FUNCTION_ARRAY_save_acc_load_scanout
INSTR_DEBUG_FUNCTION_ARRAY_shift_debug_reg
INSTR_DEBUG_FUNCTION_ARRAY_store_debug_reg
INSTR_DEBUG_FUNCTION_CTRL_load_debug_reg
INSTR_DEBUG_FUNCTION_CTRL_read_mem
INSTR_DEBUG_FUNCTION_CTRL_sel_addr_reg
INSTR_DEBUG_FUNCTION_CTRL_sel_loop_reg
INSTR_DEBUG_FUNCTION_CTRL_store_debug_reg
INSTR_DEBUG_FUNCTION_CTRL_store_debug_reg_in_pc
INSTR_DEBUG_FUNCTION_LOC_LOWER
INSTR_DEBUG_FUNCTION_LOC_UPPER
INSTR_DEBUG_FUNCTION_NR_BITS
INSTR_DEBUG_FUNCTION_nop
INSTR_DEBUG_FUNCTION_sel_loop_reg_SEL_LOC_LOWER
INSTR_DEBUG_FUNCTION_sel_loop_reg_SEL_LOC_UPPER
INSTR_DEBUG_NR_FUNCTIONS
IO_DEBUG_FIFO_DATA_OUT_DATA_BITS_LOC_LOWER
IO_DEBUG_FIFO_DATA_OUT_DATA_BITS_LOC_UPPER
IO_DEBUG_FIFO_DATA_OUT_DATA_BITS_NR_BITS
IO_DEBUG_FIFO_DATA_OUT_TLAST_BITS_LOC_LOWER
IO_DEBUG_FIFO_DATA_OUT_TLAST_BITS_LOC_UPPER
IO_DEBUG_FIFO_DATA_OUT_TLAST_NR_BITS
IO_DEBUG_FIFO_POINTER_NR_BITS
IO_DEBUG_FIFO_PRIMITIVE_TYPE
IO_DEBUG_OUT_FIFO_DATA_SIZE
IO_DEBUG_OUT_FIFO_SIZE
IO_DEBUG_OUT_FIFO_programable_EMPTY_THRESHOLD
IO_DEBUG_OUT_FIFO_programable_FULL_THRESHOLD
IO_INTF_AXILITE_DEBUG_LAST_REG_ADDR
IO_INTF_AXILITE_READ_DEBUG_BPs_STATUS_ADDR
IO_INTF_AXILITE_READ_DEBUG_DATA_OUT_ADDR
IO_INTF_AXILITE_WRITE_DEBUG_ADDR_BP_AND_COND_ADDR
IO_INTF_AXILITE_WRITE_DEBUG_BP_COND_COMP_VAL_ADDR
IO_INTF_AXILITE_WRITE_DEBUG_BP_COND_INTERNAL_REG_MASK_ADDR
IO_INTF_AXILITE_WRITE_DEBUG_BP_COND_INTERNAL_REG_SEL_ADDR
IO_INTF_AXILITE_WRITE_DEBUG_BP_COND_OPERATION_ADDR
IO_INTF_AXILITE_WRITE_DEBUG_BP_ENABLE_ADDR
IO_INTF_AXILITE_WRITE_DEBUG_DATA_IN_ADDR
IO_INTF_AXILITE_WRITE_DEBUG_MEM_WRITE_ADDR_ADDR
IO_INTF_AXILITE_WRITE_DEBUG_SAVE_REGISTERS_CMD_ADDR
IO_INTF_AXILITE_WRITE_DEBUG_WANT_IN_DEPTH_DEBUG_ADDR
IO_INTF_AXILITE_WRITE_DEBUG_WRITE_MODE_CMD_ADDR
IO_INTF_AXISTREAM_DEBUG_DATA_IN_ENDIANNESS_EXTERNAL
IO_INTF_AXISTREAM_DEBUG_DATA_IN_ENDIANNESS_INTERNAL
IO_INTF_AXISTREAM_DEBUG_DATA_OUT_ENDIANNESS_EXTERNAL
IO_INTF_AXISTREAM_DEBUG_DATA_OUT_ENDIANNESS_INTERNAL
IO_INTF_DEBUG_AXISTREAM_DATA_SIZE
ISA_debug
RESOURCE_ACCELERATOR_HAS_DEBUG
XPU_DEBUG_ADDR_BP_and_COND_REG_LOC_LOWER
XPU_DEBUG_ADDR_BP_and_COND_REG_LOC_UPPER
XPU_DEBUG_ADDR_BP_and_COND_REG_NR_BITS
XPU_DEBUG_BP_COND_COMP_VAL_REG_LOC_LOWER
XPU_DEBUG_BP_COND_COMP_VAL_REG_LOC_UPPER
XPU_DEBUG_BP_COND_COMP_VAL_REG_NR_BITS
XPU_DEBUG_BP_COND_INTERNAL_REG_MASK_REG_LOC_LOWER
XPU_DEBUG_BP_COND_INTERNAL_REG_MASK_REG_LOC_UPPER
XPU_DEBUG_BP_COND_INTERNAL_REG_MASK_REG_NR_BITS
XPU_DEBUG_BP_COND_INTERNAL_REG_SEL_REG_LOC_LOWER
XPU_DEBUG_BP_COND_INTERNAL_REG_SEL_REG_LOC_UPPER
XPU_DEBUG_BP_COND_INTERNAL_REG_SEL_REG_NR_BITS
XPU_DEBUG_BP_COND_OPERATION_REG_LOC_LOWER
XPU_DEBUG_BP_COND_OPERATION_REG_LOC_UPPER
XPU_DEBUG_BP_COND_OPERATION_REG_NR_BITS
XPU_DEBUG_BP_ENABLE_REG_LOC_LOWER
XPU_DEBUG_BP_ENABLE_REG_LOC_UPPER
XPU_DEBUG_BP_ENABLE_REG_NR_BITS
XPU_DEBUG_DATA_IN_REG_LOC_LOWER
XPU_DEBUG_DATA_IN_REG_LOC_UPPER
XPU_DEBUG_DATA_IN_REG_NR_BITS
XPU_DEBUG_MEMORY_WRITE_ADDR_REG_LOC_LOWER
XPU_DEBUG_MEMORY_WRITE_ADDR_REG_LOC_UPPER
XPU_DEBUG_MEMORY_WRITE_ADDR_REG_NR_BITS
XPU_DEBUG_SAVE_REGS_REG_LOC_LOWER
XPU_DEBUG_SAVE_REGS_REG_LOC_UPPER
XPU_DEBUG_SAVE_REGS_REG_NR_BITS
XPU_DEBUG_WANT_IN_DEPTH_DEBUG_REG_LOC_LOWER
XPU_DEBUG_WANT_IN_DEPTH_DEBUG_REG_LOC_UPPER
XPU_DEBUG_WANT_IN_DEPTH_DEBUG_REG_NR_BITS
XPU_DEBUG_WRITE_MODE_REG_LOC_LOWER
XPU_DEBUG_WRITE_MODE_REG_LOC_UPPER
XPU_DEBUG_WRITE_MODE_REG_NR_BITS
IO_INTF_AXILITE_WRITE_DEBUG_ADDR_BP_ADDR
IO_INTF_AXILITE_WRITE_DEBUG_ADDR_COND_ADDR
XPU_DEBUG_ADDR_BP_REG_LOC_LOWER
XPU_DEBUG_ADDR_BP_REG_LOC_UPPER
XPU_DEBUG_ADDR_BP_REG_NR_BITS
XPU_DEBUG_ADDR_COND_REG_LOC_LOWER
XPU_DEBUG_ADDR_COND_REG_LOC_UPPER
XPU_DEBUG_ADDR_COND_REG_NR_BITS
DEBUG_FSM_DEPTH0_STATE_READ_CTRL_NEXT_PROGRAM_COUNTER
DEBUG_FSM_DEPTH1_COUNTER_NR_BITS_intermediary
DEBUG_FSM_DEPTH2_COUNTER_NR_BITS
DEBUG_FSM_DEPTH3_COUNTER_NR_BITS
DEBUG_MULTIPLEXER_SEL_NEXT_PROGRAM_COUNTER
XPU_STATUS_REG_DEBUG_ON_LOWER
XPU_STATUS_REG_DEBUG_ON_NR_BITS
XPU_STATUS_REG_DEBUG_ON_UPPER
ARRAY_CELL_OPSEL_sel_ACTIVATION_REG
DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_ACTIVATION_REG
DEBUG_WRITE_MODE_CMD_ARRAY_WRITE_DEBUG_X_ACTIVATION_REG
INSTR_DEBUG_FUNCTION_ARRAY_load_activation_reg
INSTR_DEBUG_FUNCTION_ARRAY_store_debug_reg_in_activation_reg
DEBUG_BP_COND_COND_NOT_EQUAL
DEBUG_FSM_DEPTH0_STATE_READ_CTRL_PROGRAM_COUNTER_pre1
DEBUG_FSM_DEPTH0_STATE_READ_CTRL_PROGRAM_COUNTER_pre2
DEBUG_FSM_DEPTH0_STATE_READ_CTRL_PROGRAM_COUNTER_pre3
DEBUG_MULTIPLEXER_SEL_PROGRAM_COUNTER_pre1
DEBUG_MULTIPLEXER_SEL_PROGRAM_COUNTER_pre2
DEBUG_MULTIPLEXER_SEL_PROGRAM_COUNTER_pre3
ISA_dte_locking
PRINT_CONTINOUS_XPU_IO_DATA_IN_FIFO_GENERAL_INFO
PRINT_CONTINOUS_XPU_IO_DATA_IN_FIFO_VALUES
PRINT_CONTINOUS_XPU_IO_DATA_OUT_FIFO_GENERAL_INFO
PRINT_CONTINOUS_XPU_IO_DATA_OUT_FIFO_VALUES
PRINT_CONTINOUS_XPU_IO_PROGRAM_FIFO_GENERAL_INFO
PRINT_CONTINOUS_XPU_IO_PROGRAM_FIFO_VALUES
IO_DTE_FIFO_DATA_SIZE
IO_DTE_FIFO_SIZE
IO_DTE_FIFO_programable_EMPTY_THRESHOLD
IO_DTE_FIFO_programable_EMPTY_THRESHOLD_DESIRED_VALUE
IO_DTE_FIFO_programable_EMPTY_THRESHOLD_PERCENTAGE
IO_DTE_FIFO_programable_FULL_THRESHOLD
IO_DTE_FIFO_programable_FULL_THRESHOLD_DESIRED_VALUE
IO_DTE_FIFO_programable_FULL_THRESHOLD_PERCENTAGE
IO_INTF_AXILITE_WRITE_REGS_DTE_FIFO_IN_ADDR
IO_INTF_AXILITE_READ_REGS_INTERRUPT_STATUS_REG_ADDR
IO_INTF_AXILITE_WRITE_REGS_INT_CLEAR_ADDR
XPU_INTERRUPT_STATUS_REG_DEBUG_INT_LOC_LOWER
XPU_INTERRUPT_STATUS_REG_DEBUG_INT_LOC_UPPER
XPU_INTERRUPT_STATUS_REG_DEBUG_INT_NR_BITS
XPU_INTERRUPT_STATUS_REG_GLOBAL_INT_LOC_LOWER
XPU_INTERRUPT_STATUS_REG_GLOBAL_INT_LOC_UPPER
XPU_INTERRUPT_STATUS_REG_GLOBAL_INT_NR_BITS
XPU_INTERRUPT_STATUS_REG_NR_BITS
XPU_INTERRUPT_STATUS_REG_OCCUPIED_NR_BITS
XPU_INTERRUPT_STATUS_REG_PADDING_NEEDED_AMOUNT
XPU_INTERRUPT_STATUS_REG_SOFTWARE_INT_LOC_LOWER
XPU_INTERRUPT_STATUS_REG_SOFTWARE_INT_LOC_UPPER
XPU_INTERRUPT_STATUS_REG_SOFTWARE_INT_NR_BITS
XPU_INT_CLEAR_REG_CLEAR_DEBUG_INT_LOC_LOWER
XPU_INT_CLEAR_REG_CLEAR_DEBUG_INT_LOC_UPPER
XPU_INT_CLEAR_REG_CLEAR_DEBUG_INT_NR_BITS
XPU_INT_CLEAR_REG_CLEAR_GLOBAL_INT_LOC_LOWER
XPU_INT_CLEAR_REG_CLEAR_GLOBAL_INT_LOC_UPPER
XPU_INT_CLEAR_REG_CLEAR_GLOBAL_INT_NR_BITS
XPU_INT_CLEAR_REG_CLEAR_SOFTWARE_INT_LOC_LOWER
XPU_INT_CLEAR_REG_CLEAR_SOFTWARE_INT_LOC_UPPER
XPU_INT_CLEAR_REG_CLEAR_SOFTWARE_INT_NR_BITS
XPU_STATUS_REG_GLOBAL_INTERRUPT_LOC_LOWER
XPU_STATUS_REG_GLOBAL_INTERRUPT_LOC_UPPER
XPU_STATUS_REG_GLOBAL_INTERRUPT_NR_BITS
DTE_BLOCKED
DTE_STATE_BLOCKED
DTE_UNBLOCKED
INSTR_DTE_LOCKING_FUNCTION_BLOCK
INSTR_DTE_LOCKING_FUNCTION_UNBLOCK
DTE_ALLOW_COUNTER_NR_BITS
DTE_unblock_DTE_counter_NR_BITS
INSTR_ALLOW_TRANSFER_MAX_NR_ALLOWS
INSTR_ALLOW_TRANSFER_MAX_NR_ALLOWS_NR_BITS
INSTR_ALLOW_TRANSFER_NR_ALLOWS_LOC_LOWER
INSTR_ALLOW_TRANSFER_NR_ALLOWS_LOC_UPPER
INSTR_ALLOW_TRANSFER_TYPE_LOC_LOWER
INSTR_ALLOW_TRANSFER_TYPE_LOC_UPPER
INSTR_ALLOW_TRANSFER_TYPE_NR_BITS
INSTR_ALLOW_TRANSFER_TYPE_NR_TYPES
INSTR_ALLOW_TRANSFER_TYPE_READ_ARRAY
INSTR_ALLOW_TRANSFER_TYPE_READ_CONTROLLER
INSTR_ALLOW_TRANSFER_TYPE_WRITE_ARRAY
INSTR_ALLOW_TRANSFER_TYPE_WRITE_CONTROLLER
ISA_allow_transfer
XPU_HARDWARE_CONFIG_REG3_DTE_ALLOW_COUNTER_NR_BITS_LOC_LOWER
XPU_HARDWARE_CONFIG_REG3_DTE_ALLOW_COUNTER_NR_BITS_LOC_UPPER
XPU_HARDWARE_CONFIG_REG3_DTE_ALLOW_COUNTER_NR_BITS_NR_BITS
INSTR_WAIT_TRANSFER_AMOUNT_LOC_LOWER
INSTR_WAIT_TRANSFER_AMOUNT_LOC_UPPER
INSTR_WAIT_TRANSFER_ARRAY_READ
INSTR_WAIT_TRANSFER_ARRAY_WRITE
INSTR_WAIT_TRANSFER_CMD_LOC_LOWER
INSTR_WAIT_TRANSFER_CMD_LOC_UPPER
INSTR_WAIT_TRANSFER_CONTROLLER_READ
INSTR_WAIT_TRANSFER_CONTROLLER_WRITE
INSTR_WAIT_TRANSFER_COUNTER_RESET_ALL
INSTR_WAIT_TRANSFER_COUNTER_RESET_ARRAY_READ
INSTR_WAIT_TRANSFER_COUNTER_RESET_ARRAY_WRITE
INSTR_WAIT_TRANSFER_COUNTER_RESET_CONTROLLER_READ
INSTR_WAIT_TRANSFER_COUNTER_RESET_CONTROLLER_WRITE
INSTR_WAIT_TRANSFER_NR_BITS
ISA_waittransfer
WAIT_TRANSFER_COUNTERS_NR_BITS
INSTR_ALLOW_TRANSFER_RESET_COUNTER_TYPE_ALL
INSTR_ALLOW_TRANSFER_RESET_COUNTER_TYPE_READ_ARRAY
INSTR_ALLOW_TRANSFER_RESET_COUNTER_TYPE_READ_CONTROLLER
INSTR_ALLOW_TRANSFER_RESET_COUNTER_TYPE_WRITE_ARRAY
INSTR_ALLOW_TRANSFER_RESET_COUNTER_TYPE_WRITE_CONTROLLER
PARAMETERS_STOP_ARCHITECTURE
DEBUG_WRITE_MODE_CMD_ARRAY_REREAD_ARRAY_MEM
IO_INTF_AXILITE_WRITE_DEBUG_MEM_READ_ADDR_START_ADDR
IO_INTF_AXILITE_WRITE_DEBUG_MEM_READ_ADDR_STOP_ADDR
XPU_DEBUG_READ_ADDR_START_REG_LOC_LOWER
XPU_DEBUG_READ_ADDR_START_REG_LOC_UPPER
XPU_DEBUG_READ_ADDR_START_REG_NR_BITS
XPU_DEBUG_READ_ADDR_STOP_REG_LOC_LOWER
XPU_DEBUG_READ_ADDR_STOP_REG_LOC_UPPER
XPU_DEBUG_READ_ADDR_STOP_REG_NR_BITS
BOOL_SCAN_OR_NR_PIPELINE_STAGES
PRINT_CONTINOUS_DTE_GENERAL_INFO
HAS_INPUT_DATA_REORDER_BUFFER
INPUT_DATA_REORDER_BUFFER_NR_COLS
INPUT_DATA_REORDER_BUFFER_NR_LINES
IO_INTF_AXILITE_WRITE_REGS_INPUT_DATA_REORDER_BUFFER_FIFO_IN_ADDR
REORDER_BUFFER_COMMAND_NR_BITS
REORDER_BUFFER_COMMAND_NR_COMMANDS
REORDER_BUFFER_COMMAND_PASS_THROUGH
REORDER_BUFFER_COMMAND_REVERSE_ALL
REORDER_BUFFER_COMMAND_REVERSE_COLS
REORDER_BUFFER_COMMAND_REVERSE_LINES
REORDER_BUFFER_COMMAND_TRANSPOSE
REORDER_BUFFER_CONTROL_DATA_ORDER_NR_COLS
REORDER_BUFFER_CONTROL_DATA_ORDER_NR_LINES
REORDER_BUFFER_CONTROL_DATA_ORDER_PREPARE_ADDRESSES
REORDER_BUFFER_CONTROL_DATA_ORDER_TYPE
REORDER_BUFFER_CONTROL_FIFO_NR_BITS
REORDER_BUFFER_NR_CONTROL_DATAS_PER_TRANSACTION
XPU_STATUS_REG_INPUT_DATA_REORDER_BUFFER_ACTIVE_LOWER
XPU_STATUS_REG_INPUT_DATA_REORDER_BUFFER_ACTIVE_NR_BITS
XPU_STATUS_REG_INPUT_DATA_REORDER_BUFFER_ACTIVE_UPPER
REORDER_BUFFER_CONTROL_DATA_ORDER_NONE
REORDER_BUFFER_CONTROL_DATA_ORDER_TYPE_STEP2
REORDER_BUFFER_COMMAND_REVERSE
HAS_OUTPUT_DATA_REORDER_BUFFER
IO_INTF_AXILITE_WRITE_REGS_OUTPUT_DATA_REORDER_BUFFER_FIFO_IN_ADDR
OUTPUT_DATA_REORDER_BUFFER_NR_COLS
OUTPUT_DATA_REORDER_BUFFER_NR_LINES
XPU_STATUS_REG_OUTPUT_DATA_REORDER_BUFFER_ACTIVE_LOWER
XPU_STATUS_REG_OUTPUT_DATA_REORDER_BUFFER_ACTIVE_NR_BITS
XPU_STATUS_REG_OUTPUT_DATA_REORDER_BUFFER_ACTIVE_UPPER
PRINT_CONTINOUS_REORDER_BUFFER_INPUT
PRINT_CONTINOUS_REORDER_BUFFER_OUTPUT
IO_INTF_AXILITE_READ_REGS_DTE_ALLOW_RA_COUNT
IO_INTF_AXILITE_READ_REGS_DTE_ALLOW_RC_COUNT
IO_INTF_AXILITE_READ_REGS_DTE_ALLOW_WA_COUNT
IO_INTF_AXILITE_READ_REGS_DTE_ALLOW_WC_COUNT
IO_INTF_AXILITE_READ_REGS_DTE_COMMAND_RA_COUNT
IO_INTF_AXILITE_READ_REGS_DTE_COMMAND_RC_COUNT
IO_INTF_AXILITE_READ_REGS_DTE_COMMAND_WA_COUNT
IO_INTF_AXILITE_READ_REGS_DTE_COMMAND_WC_COUNT
IO_INTF_AXILITE_READ_REGS_INPUT_DATA_REORDER_BUFFER_DATA_COUNT
IO_INTF_AXILITE_READ_REGS_OUTPUT_DATA_REORDER_BUFFER_DATA_COUNT
RESOURCE_HAS_INPUT_DATA_REORDER_BUFFER
RESOURCE_HAS_OUTPUT_DATA_REORDER_BUFFER
ARRAY_CELL_FLAGS_ARE_w_REGISTER
BOOL_SCAN_OR_HAS_PIPELINE_REGS
RESOURCE_ARRAY_HAS_BOOL_SCAN_NETWORK
CEVA_TEMP_GUNOI_TEST
ACTIVATION_REG_NR_BITS
ACTIVATION_REG_SIZE
RESOURCE_ACCELERATOR_HAS_DEBUG_VALUE
INSTR_SPATIAL_SELECT_WHERE_COND_WHERELAST
INSTR_SPATIAL_SELECT_WHERE_COND_WHERENLAST
INSTR_SPATIAL_SELECT_WHERE_COND_WHEREN_AFTER_FIRST
INSTR_SPATIAL_SELECT_WHERE_COND_WHEREN_BEFORE_LAST
INSTR_SPATIAL_SELECT_WHERE_COND_WHERE_AFTER_FIRST
INSTR_SPATIAL_SELECT_WHERE_COND_WHERE_BEFORE_LAST
IO_INTF_AXILITE_READ_REGS_DTE_ALLOW_RA_COUNT_ADDR
IO_INTF_AXILITE_READ_REGS_DTE_ALLOW_RC_COUNT_ADDR
IO_INTF_AXILITE_READ_REGS_DTE_ALLOW_WA_COUNT_ADDR
IO_INTF_AXILITE_READ_REGS_DTE_ALLOW_WC_COUNT_ADDR
IO_INTF_AXILITE_READ_REGS_DTE_COMMAND_RA_COUNT_ADDR
IO_INTF_AXILITE_READ_REGS_DTE_COMMAND_RC_COUNT_ADDR
IO_INTF_AXILITE_READ_REGS_DTE_COMMAND_WA_COUNT_ADDR
IO_INTF_AXILITE_READ_REGS_DTE_COMMAND_WC_COUNT_ADDR
IO_INTF_AXILITE_READ_REGS_INPUT_DATA_REORDER_BUFFER_DATA_COUNT_ADDR
IO_INTF_AXILITE_READ_REGS_OUTPUT_DATA_REORDER_BUFFER_DATA_COUNT_ADDR
XPU_HARDWARE_CONFIG_REG20_DEBUG_NR_BREAKPOINTS_NR_BITS
XPU_HARDWARE_CONFIG_REG20_DEBUG_NR_BREAKPOINTS_NR_BITS_LOC_LOWER
XPU_HARDWARE_CONFIG_REG20_DEBUG_NR_BREAKPOINTS_NR_BITS_LOC_UPPER
XPU_HARDWARE_CONFIG_REG20_DEBUG_NR_CONDITIONS_NR_BITS
XPU_HARDWARE_CONFIG_REG20_DEBUG_NR_CONDITIONS_NR_BITS_LOC_LOWER
XPU_HARDWARE_CONFIG_REG20_DEBUG_NR_CONDITIONS_NR_BITS_LOC_UPPER
XPU_HARDWARE_CONFIG_REG20_OCCUPIED_NR_BITS
XPU_HARDWARE_CONFIG_REG20_PADDING_NEEDED_AMOUNT
XPU_HARDWARE_CONFIG_REG21_HAS_INPUT_DATA_REORDER_BUFFER_LOC_LOWER
XPU_HARDWARE_CONFIG_REG21_HAS_INPUT_DATA_REORDER_BUFFER_LOC_UPPER
XPU_HARDWARE_CONFIG_REG21_HAS_INPUT_DATA_REORDER_BUFFER_NR_BITS
XPU_HARDWARE_CONFIG_REG21_HAS_OUTPUT_DATA_REORDER_BUFFER_LOC_LOWER
XPU_HARDWARE_CONFIG_REG21_HAS_OUTPUT_DATA_REORDER_BUFFER_LOC_UPPER
XPU_HARDWARE_CONFIG_REG21_HAS_OUTPUT_DATA_REORDER_BUFFER_NR_BITS
XPU_HARDWARE_CONFIG_REG21_OCCUPIED_NR_BITS
XPU_HARDWARE_CONFIG_REG21_PADDING_NEEDED_AMOUNT
