Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec  3 21:00:55 2020
| Host         : MTYA7435-08 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LIB_LCD_INTESC_REVD_timing_summary_routed.rpt -pb LIB_LCD_INTESC_REVD_timing_summary_routed.pb -rpx LIB_LCD_INTESC_REVD_timing_summary_routed.rpx -warn_on_violation
| Design       : LIB_LCD_INTESC_REVD
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.023      -11.905                      2                  519        0.178        0.000                      0                  519        4.500        0.000                       0                   245  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.023      -11.905                      2                  519        0.178        0.000                      0                  519        4.500        0.000                       0                   245  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            2  Failing Endpoints,  Worst Slack       -6.023ns,  Total Violation      -11.905ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.023ns  (required time - arrival time)
  Source:                 temp_unsigned0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.879ns  (logic 8.777ns (55.273%)  route 7.102ns (44.727%))
  Logic Levels:           20  (CARRY4=10 LUT3=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.713     5.315    CLK_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  temp_unsigned0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     9.324 f  temp_unsigned0/P[3]
                         net (fo=22, routed)          0.970    10.294    temp_unsigned0_n_102
    SLICE_X15Y116        LUT3 (Prop_lut3_I2_O)        0.124    10.418 r  state[1]_i_307/O
                         net (fo=1, routed)           0.336    10.755    state[1]_i_307_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.305 r  state_reg[1]_i_274/CO[3]
                         net (fo=1, routed)           0.000    11.305    state_reg[1]_i_274_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.422 r  state_reg[1]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.422    state_reg[1]_i_226_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.539 r  state_reg[1]_i_172/CO[3]
                         net (fo=1, routed)           0.000    11.539    state_reg[1]_i_172_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.758 r  state_reg[1]_i_117/O[0]
                         net (fo=3, routed)           0.956    12.713    state_reg[1]_i_117_n_7
    SLICE_X8Y116         LUT3 (Prop_lut3_I2_O)        0.295    13.008 r  state[1]_i_171/O
                         net (fo=2, routed)           0.177    13.185    state[1]_i_171_n_0
    SLICE_X8Y116         LUT5 (Prop_lut5_I0_O)        0.124    13.309 r  state[1]_i_109/O
                         net (fo=2, routed)           0.558    13.867    state[1]_i_109_n_0
    SLICE_X9Y117         LUT6 (Prop_lut6_I0_O)        0.124    13.991 r  state[1]_i_113/O
                         net (fo=1, routed)           0.000    13.991    state[1]_i_113_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.392 r  state_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    14.392    state_reg[1]_i_57_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.506 r  state_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.506    state_reg[1]_i_30_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.728 r  state_reg[1]_i_11/O[0]
                         net (fo=11, routed)          0.863    15.591    state_reg[1]_i_11_n_7
    SLICE_X8Y118         LUT3 (Prop_lut3_I0_O)        0.299    15.890 r  state[1]_i_142/O
                         net (fo=1, routed)           0.628    16.518    state[1]_i_142_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.038 r  state_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.038    state_reg[1]_i_73_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.257 r  state_reg[1]_i_39/O[0]
                         net (fo=3, routed)           0.641    17.898    state_reg[1]_i_39_n_7
    SLICE_X11Y122        LUT4 (Prop_lut4_I1_O)        0.295    18.193 r  state[1]_i_49/O
                         net (fo=1, routed)           0.000    18.193    state[1]_i_49_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.725 r  state_reg[1]_i_14/CO[3]
                         net (fo=5, routed)           0.817    19.542    state_reg[1]_i_14_n_0
    SLICE_X9Y124         LUT6 (Prop_lut6_I3_O)        0.124    19.666 r  state[1]_i_7/O
                         net (fo=2, routed)           0.586    20.252    state[1]_i_7_n_0
    SLICE_X9Y124         LUT6 (Prop_lut6_I0_O)        0.124    20.376 r  state[1]_i_8/O
                         net (fo=1, routed)           0.264    20.640    state[1]_i_8_n_0
    SLICE_X9Y124         LUT6 (Prop_lut6_I4_O)        0.124    20.764 r  state[1]_i_3/O
                         net (fo=2, routed)           0.306    21.070    ltOp
    SLICE_X9Y123         LUT6 (Prop_lut6_I5_O)        0.124    21.194 r  state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    21.194    state[1]
    SLICE_X9Y123         FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.493    14.915    CLK_IBUF_BUFG
    SLICE_X9Y123         FDRE                                         r  state_reg[1]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X9Y123         FDRE (Setup_fdre_C_D)        0.032    15.171    state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -21.194    
  -------------------------------------------------------------------
                         slack                                 -6.023    

Slack (VIOLATED) :        -5.881ns  (required time - arrival time)
  Source:                 temp_unsigned0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_menor_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.734ns  (logic 8.777ns (55.782%)  route 6.957ns (44.218%))
  Logic Levels:           20  (CARRY4=10 LUT3=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.713     5.315    CLK_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  temp_unsigned0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     9.324 f  temp_unsigned0/P[3]
                         net (fo=22, routed)          0.970    10.294    temp_unsigned0_n_102
    SLICE_X15Y116        LUT3 (Prop_lut3_I2_O)        0.124    10.418 r  state[1]_i_307/O
                         net (fo=1, routed)           0.336    10.755    state[1]_i_307_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.305 r  state_reg[1]_i_274/CO[3]
                         net (fo=1, routed)           0.000    11.305    state_reg[1]_i_274_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.422 r  state_reg[1]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.422    state_reg[1]_i_226_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.539 r  state_reg[1]_i_172/CO[3]
                         net (fo=1, routed)           0.000    11.539    state_reg[1]_i_172_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.758 r  state_reg[1]_i_117/O[0]
                         net (fo=3, routed)           0.956    12.713    state_reg[1]_i_117_n_7
    SLICE_X8Y116         LUT3 (Prop_lut3_I2_O)        0.295    13.008 r  state[1]_i_171/O
                         net (fo=2, routed)           0.177    13.185    state[1]_i_171_n_0
    SLICE_X8Y116         LUT5 (Prop_lut5_I0_O)        0.124    13.309 r  state[1]_i_109/O
                         net (fo=2, routed)           0.558    13.867    state[1]_i_109_n_0
    SLICE_X9Y117         LUT6 (Prop_lut6_I0_O)        0.124    13.991 r  state[1]_i_113/O
                         net (fo=1, routed)           0.000    13.991    state[1]_i_113_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.392 r  state_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    14.392    state_reg[1]_i_57_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.506 r  state_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.506    state_reg[1]_i_30_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.728 r  state_reg[1]_i_11/O[0]
                         net (fo=11, routed)          0.863    15.591    state_reg[1]_i_11_n_7
    SLICE_X8Y118         LUT3 (Prop_lut3_I0_O)        0.299    15.890 r  state[1]_i_142/O
                         net (fo=1, routed)           0.628    16.518    state[1]_i_142_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.038 r  state_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.038    state_reg[1]_i_73_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.257 r  state_reg[1]_i_39/O[0]
                         net (fo=3, routed)           0.641    17.898    state_reg[1]_i_39_n_7
    SLICE_X11Y122        LUT4 (Prop_lut4_I1_O)        0.295    18.193 r  state[1]_i_49/O
                         net (fo=1, routed)           0.000    18.193    state[1]_i_49_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.725 r  state_reg[1]_i_14/CO[3]
                         net (fo=5, routed)           0.817    19.542    state_reg[1]_i_14_n_0
    SLICE_X9Y124         LUT6 (Prop_lut6_I3_O)        0.124    19.666 r  state[1]_i_7/O
                         net (fo=2, routed)           0.586    20.252    state[1]_i_7_n_0
    SLICE_X9Y124         LUT6 (Prop_lut6_I0_O)        0.124    20.376 r  state[1]_i_8/O
                         net (fo=1, routed)           0.264    20.640    state[1]_i_8_n_0
    SLICE_X9Y124         LUT6 (Prop_lut6_I4_O)        0.124    20.764 r  state[1]_i_3/O
                         net (fo=2, routed)           0.161    20.925    ltOp
    SLICE_X9Y124         LUT6 (Prop_lut6_I0_O)        0.124    21.049 r  temp_menor_i_1/O
                         net (fo=1, routed)           0.000    21.049    temp_menor_i_1_n_0
    SLICE_X9Y124         FDRE                                         r  temp_menor_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.491    14.913    CLK_IBUF_BUFG
    SLICE_X9Y124         FDRE                                         r  temp_menor_reg/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X9Y124         FDRE (Setup_fdre_C_D)        0.031    15.168    temp_menor_reg
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -21.049    
  -------------------------------------------------------------------
                         slack                                 -5.881    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 u1/dir_mem_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_sequential_edo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.581ns  (logic 1.728ns (20.138%)  route 6.853ns (79.862%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.617     5.219    u1/CLK_IBUF_BUFG
    SLICE_X10Y128        FDRE                                         r  u1/dir_mem_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y128        FDRE (Prop_fdre_C_Q)         0.518     5.737 r  u1/dir_mem_s_reg[1]/Q
                         net (fo=63, routed)          1.798     7.535    u1/DIR_MEM[1]
    SLICE_X7Y125         LUT4 (Prop_lut4_I0_O)        0.152     7.687 r  u1/minusOp_carry__0_i_25/O
                         net (fo=1, routed)           1.048     8.735    u1/minusOp_carry__0_i_25_n_0
    SLICE_X10Y127        LUT6 (Prop_lut6_I5_O)        0.332     9.067 f  u1/minusOp_carry__0_i_15/O
                         net (fo=1, routed)           0.825     9.892    u1/minusOp_carry__0_i_15_n_0
    SLICE_X8Y128         LUT6 (Prop_lut6_I0_O)        0.124    10.016 r  u1/minusOp_carry__0_i_8/O
                         net (fo=18, routed)          1.296    11.312    u1/INST[0][6]
    SLICE_X4Y129         LUT3 (Prop_lut3_I2_O)        0.152    11.464 r  u1/FSM_sequential_edo[5]_i_18/O
                         net (fo=5, routed)           0.830    12.294    u1/FSM_sequential_edo[5]_i_18_n_0
    SLICE_X6Y129         LUT6 (Prop_lut6_I5_O)        0.326    12.620 f  u1/FSM_sequential_edo[4]_i_5/O
                         net (fo=3, routed)           1.056    13.676    u1/FSM_sequential_edo[4]_i_5_n_0
    SLICE_X8Y130         LUT6 (Prop_lut6_I3_O)        0.124    13.800 r  u1/FSM_sequential_edo[4]_i_1/O
                         net (fo=1, routed)           0.000    13.800    u1/FSM_sequential_edo[4]_i_1_n_0
    SLICE_X8Y130         FDRE                                         r  u1/FSM_sequential_edo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.497    14.919    u1/CLK_IBUF_BUFG
    SLICE_X8Y130         FDRE                                         r  u1/FSM_sequential_edo_reg[4]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X8Y130         FDRE (Setup_fdre_C_D)        0.077    15.220    u1/FSM_sequential_edo_reg[4]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -13.800    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.467ns  (required time - arrival time)
  Source:                 u1/dir_mem_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/vec_c_char_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.367ns  (logic 1.374ns (16.421%)  route 6.993ns (83.579%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.617     5.219    u1/CLK_IBUF_BUFG
    SLICE_X10Y128        FDRE                                         r  u1/dir_mem_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y128        FDRE (Prop_fdre_C_Q)         0.518     5.737 r  u1/dir_mem_s_reg[1]/Q
                         net (fo=63, routed)          1.798     7.535    u1/DIR_MEM[1]
    SLICE_X7Y125         LUT4 (Prop_lut4_I0_O)        0.152     7.687 r  u1/minusOp_carry__0_i_25/O
                         net (fo=1, routed)           1.048     8.735    u1/minusOp_carry__0_i_25_n_0
    SLICE_X10Y127        LUT6 (Prop_lut6_I5_O)        0.332     9.067 f  u1/minusOp_carry__0_i_15/O
                         net (fo=1, routed)           0.825     9.892    u1/minusOp_carry__0_i_15_n_0
    SLICE_X8Y128         LUT6 (Prop_lut6_I0_O)        0.124    10.016 r  u1/minusOp_carry__0_i_8/O
                         net (fo=18, routed)          1.323    11.339    u1/INST[0][6]
    SLICE_X5Y128         LUT5 (Prop_lut5_I0_O)        0.124    11.463 f  u1/vec_ram[6]_i_5/O
                         net (fo=7, routed)           1.027    12.490    u1/vec_ram[6]_i_5_n_0
    SLICE_X2Y129         LUT5 (Prop_lut5_I3_O)        0.124    12.614 r  u1/vec_ram[6]_i_1/O
                         net (fo=6, routed)           0.972    13.586    u1/vec_ram[6]_i_1_n_0
    SLICE_X2Y128         FDRE                                         r  u1/vec_c_char_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.577    14.999    u1/CLK_IBUF_BUFG
    SLICE_X2Y128         FDRE                                         r  u1/vec_c_char_reg[12]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X2Y128         FDRE (Setup_fdre_C_CE)      -0.169    15.054    u1/vec_c_char_reg[12]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -13.586    
  -------------------------------------------------------------------
                         slack                                  1.467    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 u1/dir_mem_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_sequential_edo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 1.728ns (20.231%)  route 6.813ns (79.769%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.617     5.219    u1/CLK_IBUF_BUFG
    SLICE_X10Y128        FDRE                                         r  u1/dir_mem_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y128        FDRE (Prop_fdre_C_Q)         0.518     5.737 r  u1/dir_mem_s_reg[1]/Q
                         net (fo=63, routed)          1.798     7.535    u1/DIR_MEM[1]
    SLICE_X7Y125         LUT4 (Prop_lut4_I0_O)        0.152     7.687 f  u1/minusOp_carry__0_i_25/O
                         net (fo=1, routed)           1.048     8.735    u1/minusOp_carry__0_i_25_n_0
    SLICE_X10Y127        LUT6 (Prop_lut6_I5_O)        0.332     9.067 r  u1/minusOp_carry__0_i_15/O
                         net (fo=1, routed)           0.825     9.892    u1/minusOp_carry__0_i_15_n_0
    SLICE_X8Y128         LUT6 (Prop_lut6_I0_O)        0.124    10.016 f  u1/minusOp_carry__0_i_8/O
                         net (fo=18, routed)          1.296    11.312    u1/INST[0][6]
    SLICE_X4Y129         LUT3 (Prop_lut3_I2_O)        0.152    11.464 f  u1/FSM_sequential_edo[5]_i_18/O
                         net (fo=5, routed)           0.830    12.294    u1/FSM_sequential_edo[5]_i_18_n_0
    SLICE_X6Y129         LUT6 (Prop_lut6_I5_O)        0.326    12.620 r  u1/FSM_sequential_edo[4]_i_5/O
                         net (fo=3, routed)           1.016    13.637    u1/FSM_sequential_edo[4]_i_5_n_0
    SLICE_X7Y130         LUT6 (Prop_lut6_I0_O)        0.124    13.761 r  u1/FSM_sequential_edo[2]_i_1/O
                         net (fo=1, routed)           0.000    13.761    u1/FSM_sequential_edo[2]_i_1_n_0
    SLICE_X7Y130         FDRE                                         r  u1/FSM_sequential_edo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.576    14.998    u1/CLK_IBUF_BUFG
    SLICE_X7Y130         FDRE                                         r  u1/FSM_sequential_edo_reg[2]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X7Y130         FDRE (Setup_fdre_C_D)        0.029    15.251    u1/FSM_sequential_edo_reg[2]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                         -13.761    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 u1/dir_mem_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_sequential_edo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.432ns  (logic 1.728ns (20.494%)  route 6.704ns (79.506%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.617     5.219    u1/CLK_IBUF_BUFG
    SLICE_X10Y128        FDRE                                         r  u1/dir_mem_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y128        FDRE (Prop_fdre_C_Q)         0.518     5.737 r  u1/dir_mem_s_reg[1]/Q
                         net (fo=63, routed)          1.798     7.535    u1/DIR_MEM[1]
    SLICE_X7Y125         LUT4 (Prop_lut4_I0_O)        0.152     7.687 r  u1/minusOp_carry__0_i_25/O
                         net (fo=1, routed)           1.048     8.735    u1/minusOp_carry__0_i_25_n_0
    SLICE_X10Y127        LUT6 (Prop_lut6_I5_O)        0.332     9.067 f  u1/minusOp_carry__0_i_15/O
                         net (fo=1, routed)           0.825     9.892    u1/minusOp_carry__0_i_15_n_0
    SLICE_X8Y128         LUT6 (Prop_lut6_I0_O)        0.124    10.016 r  u1/minusOp_carry__0_i_8/O
                         net (fo=18, routed)          1.296    11.312    u1/INST[0][6]
    SLICE_X4Y129         LUT3 (Prop_lut3_I2_O)        0.152    11.464 r  u1/FSM_sequential_edo[5]_i_18/O
                         net (fo=5, routed)           0.675    12.139    u1/FSM_sequential_edo[5]_i_18_n_0
    SLICE_X5Y129         LUT6 (Prop_lut6_I1_O)        0.326    12.465 r  u1/FSM_sequential_edo[4]_i_4/O
                         net (fo=3, routed)           1.062    13.527    u1/FSM_sequential_edo[4]_i_4_n_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I0_O)        0.124    13.651 r  u1/FSM_sequential_edo[3]_i_1/O
                         net (fo=1, routed)           0.000    13.651    u1/FSM_sequential_edo[3]_i_1_n_0
    SLICE_X8Y129         FDRE                                         r  u1/FSM_sequential_edo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.497    14.919    u1/CLK_IBUF_BUFG
    SLICE_X8Y129         FDRE                                         r  u1/FSM_sequential_edo_reg[3]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X8Y129         FDRE (Setup_fdre_C_D)        0.077    15.220    u1/FSM_sequential_edo_reg[3]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -13.651    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 u1/dir_mem_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/vec_c_char_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.178ns  (logic 1.374ns (16.801%)  route 6.804ns (83.199%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.617     5.219    u1/CLK_IBUF_BUFG
    SLICE_X10Y128        FDRE                                         r  u1/dir_mem_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y128        FDRE (Prop_fdre_C_Q)         0.518     5.737 r  u1/dir_mem_s_reg[1]/Q
                         net (fo=63, routed)          1.798     7.535    u1/DIR_MEM[1]
    SLICE_X7Y125         LUT4 (Prop_lut4_I0_O)        0.152     7.687 r  u1/minusOp_carry__0_i_25/O
                         net (fo=1, routed)           1.048     8.735    u1/minusOp_carry__0_i_25_n_0
    SLICE_X10Y127        LUT6 (Prop_lut6_I5_O)        0.332     9.067 f  u1/minusOp_carry__0_i_15/O
                         net (fo=1, routed)           0.825     9.892    u1/minusOp_carry__0_i_15_n_0
    SLICE_X8Y128         LUT6 (Prop_lut6_I0_O)        0.124    10.016 r  u1/minusOp_carry__0_i_8/O
                         net (fo=18, routed)          1.323    11.339    u1/INST[0][6]
    SLICE_X5Y128         LUT5 (Prop_lut5_I0_O)        0.124    11.463 f  u1/vec_ram[6]_i_5/O
                         net (fo=7, routed)           1.027    12.490    u1/vec_ram[6]_i_5_n_0
    SLICE_X2Y129         LUT5 (Prop_lut5_I3_O)        0.124    12.614 r  u1/vec_ram[6]_i_1/O
                         net (fo=6, routed)           0.783    13.397    u1/vec_ram[6]_i_1_n_0
    SLICE_X3Y128         FDRE                                         r  u1/vec_c_char_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.577    14.999    u1/CLK_IBUF_BUFG
    SLICE_X3Y128         FDRE                                         r  u1/vec_c_char_reg[8]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X3Y128         FDRE (Setup_fdre_C_CE)      -0.205    15.018    u1/vec_c_char_reg[8]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -13.397    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.692ns  (required time - arrival time)
  Source:                 u1/FSM_sequential_edo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_sequential_edo_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.104ns  (logic 1.495ns (18.447%)  route 6.609ns (81.553%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.618     5.220    u1/CLK_IBUF_BUFG
    SLICE_X8Y130         FDRE                                         r  u1/FSM_sequential_edo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.518     5.738 f  u1/FSM_sequential_edo_reg[4]/Q
                         net (fo=99, routed)          1.490     7.228    u1/edo__0[4]
    SLICE_X5Y133         LUT2 (Prop_lut2_I1_O)        0.149     7.377 r  u1/DATA[4]_i_25/O
                         net (fo=2, routed)           0.912     8.289    u1/DATA[4]_i_25_n_0
    SLICE_X11Y137        LUT6 (Prop_lut6_I0_O)        0.332     8.621 f  u1/FSM_sequential_edo[5]_i_32/O
                         net (fo=1, routed)           0.729     9.350    u1/FSM_sequential_edo[5]_i_32_n_0
    SLICE_X10Y137        LUT6 (Prop_lut6_I0_O)        0.124     9.474 f  u1/FSM_sequential_edo[5]_i_26/O
                         net (fo=1, routed)           0.651    10.125    u1/FSM_sequential_edo[5]_i_26_n_0
    SLICE_X5Y137         LUT6 (Prop_lut6_I0_O)        0.124    10.249 r  u1/FSM_sequential_edo[5]_i_14/O
                         net (fo=1, routed)           0.799    11.048    u1/FSM_sequential_edo[5]_i_14_n_0
    SLICE_X5Y136         LUT6 (Prop_lut6_I4_O)        0.124    11.172 r  u1/FSM_sequential_edo[5]_i_3/O
                         net (fo=1, routed)           1.018    12.190    u1/FSM_sequential_edo[5]_i_3_n_0
    SLICE_X8Y134         LUT4 (Prop_lut4_I0_O)        0.124    12.314 r  u1/FSM_sequential_edo[5]_i_1/O
                         net (fo=6, routed)           1.010    13.325    u1/FSM_sequential_edo[5]_i_1_n_0
    SLICE_X5Y130         FDRE                                         r  u1/FSM_sequential_edo_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.576    14.998    u1/CLK_IBUF_BUFG
    SLICE_X5Y130         FDRE                                         r  u1/FSM_sequential_edo_reg[0]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X5Y130         FDRE (Setup_fdre_C_CE)      -0.205    15.017    u1/FSM_sequential_edo_reg[0]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -13.325    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 u1/dir_mem_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_sequential_edo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.321ns  (logic 1.728ns (20.767%)  route 6.593ns (79.233%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.617     5.219    u1/CLK_IBUF_BUFG
    SLICE_X10Y128        FDRE                                         r  u1/dir_mem_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y128        FDRE (Prop_fdre_C_Q)         0.518     5.737 r  u1/dir_mem_s_reg[1]/Q
                         net (fo=63, routed)          1.798     7.535    u1/DIR_MEM[1]
    SLICE_X7Y125         LUT4 (Prop_lut4_I0_O)        0.152     7.687 r  u1/minusOp_carry__0_i_25/O
                         net (fo=1, routed)           1.048     8.735    u1/minusOp_carry__0_i_25_n_0
    SLICE_X10Y127        LUT6 (Prop_lut6_I5_O)        0.332     9.067 f  u1/minusOp_carry__0_i_15/O
                         net (fo=1, routed)           0.825     9.892    u1/minusOp_carry__0_i_15_n_0
    SLICE_X8Y128         LUT6 (Prop_lut6_I0_O)        0.124    10.016 r  u1/minusOp_carry__0_i_8/O
                         net (fo=18, routed)          1.296    11.312    u1/INST[0][6]
    SLICE_X4Y129         LUT3 (Prop_lut3_I2_O)        0.152    11.464 r  u1/FSM_sequential_edo[5]_i_18/O
                         net (fo=5, routed)           0.675    12.139    u1/FSM_sequential_edo[5]_i_18_n_0
    SLICE_X5Y129         LUT6 (Prop_lut6_I1_O)        0.326    12.465 r  u1/FSM_sequential_edo[4]_i_4/O
                         net (fo=3, routed)           0.951    13.416    u1/FSM_sequential_edo[4]_i_4_n_0
    SLICE_X5Y132         LUT6 (Prop_lut6_I4_O)        0.124    13.540 r  u1/FSM_sequential_edo[1]_i_1/O
                         net (fo=1, routed)           0.000    13.540    u1/FSM_sequential_edo[1]_i_1_n_0
    SLICE_X5Y132         FDRE                                         r  u1/FSM_sequential_edo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.579    15.001    u1/CLK_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  u1/FSM_sequential_edo_reg[1]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X5Y132         FDRE (Setup_fdre_C_D)        0.029    15.254    u1/FSM_sequential_edo_reg[1]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                         -13.540    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.745ns  (required time - arrival time)
  Source:                 u1/FSM_sequential_edo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_sequential_edo_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.027ns  (logic 1.495ns (18.626%)  route 6.532ns (81.374%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.618     5.220    u1/CLK_IBUF_BUFG
    SLICE_X8Y130         FDRE                                         r  u1/FSM_sequential_edo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.518     5.738 f  u1/FSM_sequential_edo_reg[4]/Q
                         net (fo=99, routed)          1.490     7.228    u1/edo__0[4]
    SLICE_X5Y133         LUT2 (Prop_lut2_I1_O)        0.149     7.377 r  u1/DATA[4]_i_25/O
                         net (fo=2, routed)           0.912     8.289    u1/DATA[4]_i_25_n_0
    SLICE_X11Y137        LUT6 (Prop_lut6_I0_O)        0.332     8.621 f  u1/FSM_sequential_edo[5]_i_32/O
                         net (fo=1, routed)           0.729     9.350    u1/FSM_sequential_edo[5]_i_32_n_0
    SLICE_X10Y137        LUT6 (Prop_lut6_I0_O)        0.124     9.474 f  u1/FSM_sequential_edo[5]_i_26/O
                         net (fo=1, routed)           0.651    10.125    u1/FSM_sequential_edo[5]_i_26_n_0
    SLICE_X5Y137         LUT6 (Prop_lut6_I0_O)        0.124    10.249 r  u1/FSM_sequential_edo[5]_i_14/O
                         net (fo=1, routed)           0.799    11.048    u1/FSM_sequential_edo[5]_i_14_n_0
    SLICE_X5Y136         LUT6 (Prop_lut6_I4_O)        0.124    11.172 r  u1/FSM_sequential_edo[5]_i_3/O
                         net (fo=1, routed)           1.018    12.190    u1/FSM_sequential_edo[5]_i_3_n_0
    SLICE_X8Y134         LUT4 (Prop_lut4_I0_O)        0.124    12.314 r  u1/FSM_sequential_edo[5]_i_1/O
                         net (fo=6, routed)           0.933    13.247    u1/FSM_sequential_edo[5]_i_1_n_0
    SLICE_X8Y129         FDRE                                         r  u1/FSM_sequential_edo_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.497    14.919    u1/CLK_IBUF_BUFG
    SLICE_X8Y129         FDRE                                         r  u1/FSM_sequential_edo_reg[3]/C
                         clock pessimism              0.277    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X8Y129         FDRE (Setup_fdre_C_CE)      -0.169    14.992    u1/FSM_sequential_edo_reg[3]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -13.247    
  -------------------------------------------------------------------
                         slack                                  1.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 P3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.872%)  route 0.125ns (40.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.587     1.506    CLK_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  P3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  P3_reg/Q
                         net (fo=6, routed)           0.125     1.772    P3
    SLICE_X6Y122         LUT6 (Prop_lut6_I2_O)        0.045     1.817 r  state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.817    state[3]
    SLICE_X6Y122         FDRE                                         r  state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.854     2.020    CLK_IBUF_BUFG
    SLICE_X6Y122         FDRE                                         r  state_reg[3]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X6Y122         FDRE (Hold_fdre_C_D)         0.120     1.639    state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 TC1/Inst_TWICtl/dataByte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TC1/Inst_TWICtl/dataByte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.593     1.512    TC1/Inst_TWICtl/CLK_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  TC1/Inst_TWICtl/dataByte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  TC1/Inst_TWICtl/dataByte_reg[1]/Q
                         net (fo=4, routed)           0.098     1.751    TC1/Inst_TWICtl/Q[1]
    SLICE_X5Y115         LUT6 (Prop_lut6_I5_O)        0.045     1.796 r  TC1/Inst_TWICtl/dataByte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.796    TC1/Inst_TWICtl/p_1_in[2]
    SLICE_X5Y115         FDRE                                         r  TC1/Inst_TWICtl/dataByte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.861     2.027    TC1/Inst_TWICtl/CLK_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  TC1/Inst_TWICtl/dataByte_reg[2]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X5Y115         FDRE (Hold_fdre_C_D)         0.091     1.616    TC1/Inst_TWICtl/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 OS1/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OS1/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.589     1.508    OS1/CLK_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  OS1/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  OS1/Q1_reg/Q
                         net (fo=6, routed)           0.126     1.776    OS1/Q1
    SLICE_X5Y121         FDRE                                         r  OS1/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.855     2.021    OS1/CLK_IBUF_BUFG
    SLICE_X5Y121         FDRE                                         r  OS1/Q2_reg/C
                         clock pessimism             -0.500     1.520    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.070     1.590    OS1/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 TC1/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TC1/Inst_TWICtl/sclCnt_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.189%)  route 0.120ns (38.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.593     1.512    TC1/Inst_TWICtl/CLK_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  TC1/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  TC1/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=9, routed)           0.120     1.773    TC1/Inst_TWICtl/sclCnt_reg__0[0]
    SLICE_X1Y116         LUT3 (Prop_lut3_I2_O)        0.048     1.821 r  TC1/Inst_TWICtl/sclCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.821    TC1/Inst_TWICtl/sclCnt0[2]
    SLICE_X1Y116         FDSE                                         r  TC1/Inst_TWICtl/sclCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.864     2.029    TC1/Inst_TWICtl/CLK_IBUF_BUFG
    SLICE_X1Y116         FDSE                                         r  TC1/Inst_TWICtl/sclCnt_reg[2]/C
                         clock pessimism             -0.503     1.525    
    SLICE_X1Y116         FDSE (Hold_fdse_C_D)         0.107     1.632    TC1/Inst_TWICtl/sclCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 TC1/Inst_TWICtl/dataByte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TC1/temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.420%)  route 0.133ns (48.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.593     1.512    TC1/Inst_TWICtl/CLK_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  TC1/Inst_TWICtl/dataByte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  TC1/Inst_TWICtl/dataByte_reg[1]/Q
                         net (fo=4, routed)           0.133     1.787    TC1/Inst_TWICtl_n_15
    SLICE_X7Y116         FDRE                                         r  TC1/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.860     2.026    TC1/CLK_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  TC1/temp_reg[1]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X7Y116         FDRE (Hold_fdre_C_D)         0.070     1.595    TC1/temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 TC1/Inst_TWICtl/dataByte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TC1/Inst_TWICtl/dataByte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.922%)  route 0.119ns (39.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.593     1.512    TC1/Inst_TWICtl/CLK_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  TC1/Inst_TWICtl/dataByte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  TC1/Inst_TWICtl/dataByte_reg[3]/Q
                         net (fo=5, routed)           0.119     1.773    TC1/Inst_TWICtl/A[0]
    SLICE_X5Y114         LUT6 (Prop_lut6_I5_O)        0.045     1.818 r  TC1/Inst_TWICtl/dataByte[4]_i_1/O
                         net (fo=1, routed)           0.000     1.818    TC1/Inst_TWICtl/p_1_in[4]
    SLICE_X5Y114         FDRE                                         r  TC1/Inst_TWICtl/dataByte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.862     2.028    TC1/Inst_TWICtl/CLK_IBUF_BUFG
    SLICE_X5Y114         FDRE                                         r  TC1/Inst_TWICtl/dataByte_reg[4]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X5Y114         FDRE (Hold_fdre_C_D)         0.092     1.619    TC1/Inst_TWICtl/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 TC1/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TC1/Inst_TWICtl/sclCnt_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.808%)  route 0.120ns (39.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.593     1.512    TC1/Inst_TWICtl/CLK_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  TC1/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  TC1/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=9, routed)           0.120     1.773    TC1/Inst_TWICtl/sclCnt_reg__0[0]
    SLICE_X1Y116         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  TC1/Inst_TWICtl/sclCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.818    TC1/Inst_TWICtl/sclCnt[1]_i_1_n_0
    SLICE_X1Y116         FDSE                                         r  TC1/Inst_TWICtl/sclCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.864     2.029    TC1/Inst_TWICtl/CLK_IBUF_BUFG
    SLICE_X1Y116         FDSE                                         r  TC1/Inst_TWICtl/sclCnt_reg[1]/C
                         clock pessimism             -0.503     1.525    
    SLICE_X1Y116         FDSE (Hold_fdse_C_D)         0.091     1.616    TC1/Inst_TWICtl/sclCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 TC1/Inst_TWICtl/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TC1/temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.872%)  route 0.148ns (51.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.593     1.512    TC1/Inst_TWICtl/CLK_IBUF_BUFG
    SLICE_X5Y114         FDRE                                         r  TC1/Inst_TWICtl/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  TC1/Inst_TWICtl/dataByte_reg[0]/Q
                         net (fo=7, routed)           0.148     1.801    TC1/twiDo[0]
    SLICE_X7Y115         FDRE                                         r  TC1/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.861     2.027    TC1/CLK_IBUF_BUFG
    SLICE_X7Y115         FDRE                                         r  TC1/temp_reg[0]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X7Y115         FDRE (Hold_fdre_C_D)         0.070     1.596    TC1/temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u1/dir_mem_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dir_salto_mem_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.094%)  route 0.146ns (50.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.559     1.478    u1/CLK_IBUF_BUFG
    SLICE_X9Y128         FDRE                                         r  u1/dir_mem_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y128         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u1/dir_mem_s_reg[5]/Q
                         net (fo=21, routed)          0.146     1.766    u1/DIR_MEM[5]
    SLICE_X9Y129         FDRE                                         r  u1/dir_salto_mem_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.829     1.994    u1/CLK_IBUF_BUFG
    SLICE_X9Y129         FDRE                                         r  u1/dir_salto_mem_reg[5]/C
                         clock pessimism             -0.500     1.493    
    SLICE_X9Y129         FDRE (Hold_fdre_C_D)         0.066     1.559    u1/dir_salto_mem_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 TC1/Inst_TWICtl/sync_sda_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TC1/Inst_TWICtl/busState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.010%)  route 0.118ns (35.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.592     1.511    TC1/Inst_TWICtl/CLK_IBUF_BUFG
    SLICE_X2Y117         FDRE                                         r  TC1/Inst_TWICtl/sync_sda_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  TC1/Inst_TWICtl/sync_sda_reg[2]/Q
                         net (fo=4, routed)           0.118     1.793    TC1/Inst_TWICtl/ddSda
    SLICE_X3Y117         LUT5 (Prop_lut5_I1_O)        0.045     1.838 r  TC1/Inst_TWICtl/busState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.838    TC1/Inst_TWICtl/busState[0]_i_1_n_0
    SLICE_X3Y117         FDRE                                         r  TC1/Inst_TWICtl/busState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.863     2.028    TC1/Inst_TWICtl/CLK_IBUF_BUFG
    SLICE_X3Y117         FDRE                                         r  TC1/Inst_TWICtl/busState_reg[0]/C
                         clock pessimism             -0.503     1.524    
    SLICE_X3Y117         FDRE (Hold_fdre_C_D)         0.092     1.616    TC1/Inst_TWICtl/busState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y127   CH10_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y126    CH10_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y125    CH10_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y124   CH11_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X10Y126   CH11_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y126   CH12_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y124   CH12_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y125    CH12_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y126    CH13_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    TC1/Inst_TWICtl/DONE_O_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y114    TC1/Inst_TWICtl/ERR_O_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    TC1/Inst_TWICtl/FSM_gray_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    TC1/Inst_TWICtl/FSM_gray_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    TC1/Inst_TWICtl/FSM_gray_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    TC1/Inst_TWICtl/addrNData_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113    TC1/Inst_TWICtl/bitCount_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y113    TC1/Inst_TWICtl/bitCount_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y113    TC1/Inst_TWICtl/bitCount_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y114    TC1/Inst_TWICtl/currAddr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y127   CH10_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y126    CH10_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X10Y126   CH11_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y126   CH12_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y126    CH13_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y126    CH19_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y126   CH1_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y123   CH20_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y123   CH22_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y126   CH2_reg[2]/C



