ca65 V2.19 - Git 0541b65aa
Main file   : plasma.asm
Current file: plasma.asm

000000r 1               ; Code ported from rasta128 demo by Bastian Schick
000000r 1               ; See original source code: https://github.com/42Bastian/lynx_hacking/tree/master/128b/rasta128
000000r 1               
000000r 1               .include "lynx.inc"
000000r 2               ; Lynx system hardware includes
000000r 2               ; Shawn Jefferson
000000r 2               ; June 18th, 2004
000000r 2               ;
000000r 2               ; Reference:
000000r 2               ;  Bastian Schick's Lynx Documentation
000000r 2               ;  http://www.geocities.ws/SiliconValley/Byte/4242/lynx/
000000r 2               ;
000000r 2               
000000r 2               ; ***
000000r 2               ; *** Suzy Addresses
000000r 2               ; ***
000000r 2               
000000r 2               ; Sprite Control Block
000000r 2               
000000r 2               TMPADRL     = $FC00
000000r 2               TMPADRH     = $FC01
000000r 2               TILTACUML   = $FC02
000000r 2               TILTACUMH   = $FC03
000000r 2               HOFFL       = $FC04
000000r 2               HOFFH       = $FC05
000000r 2               VOFFL       = $FC06
000000r 2               VOFFH       = $FC07
000000r 2               VIDBASL     = $FC08
000000r 2               VIDBASH     = $FC09
000000r 2               COLLBASL    = $FC0A
000000r 2               COLLBASH    = $FC0B
000000r 2               VIDADRL     = $FC0C
000000r 2               VIDADRH     = $FC0D
000000r 2               COLLADRL    = $FC0E
000000r 2               COLLADRH    = $FC0F
000000r 2               SCBNEXTL    = $FC10
000000r 2               SCBNEXTH    = $FC11
000000r 2               SPRDLINEL   = $FC12
000000r 2               SPRDLINEH   = $FC13
000000r 2               HPOSSTRTL   = $FC14
000000r 2               HPOSSTRTH   = $FC15
000000r 2               VPOSSTRTL   = $FC16
000000r 2               VPOSSTRTH   = $FC17
000000r 2               SPRHSIZL    = $FC18
000000r 2               SPRHSIZH    = $FC19
000000r 2               SPRVSIZL    = $FC1A
000000r 2               SPRVSIZH    = $FC1B
000000r 2               STRETCHL    = $FC1C
000000r 2               STRETCHH    = $FC1D
000000r 2               TILTL       = $FC1E
000000r 2               TILTH       = $FC1F
000000r 2               SPRDOFFL    = $FC20
000000r 2               SPRDOFFH    = $FC21
000000r 2               SPRVPOSL    = $FC22
000000r 2               SPRVPOSH    = $FC23
000000r 2               COLLOFFL    = $FC24
000000r 2               COLLOFFH    = $FC25
000000r 2               VSIZACUML   = $FC26
000000r 2               VSIZACUMH   = $FC27
000000r 2               HSIZOFFL    = $FC28
000000r 2               HSIZOFFH    = $FC29
000000r 2               VSIZOFFL    = $FC2A
000000r 2               VSIZOFFH    = $FC2B
000000r 2               SCBADRL     = $FC2C
000000r 2               SCBADRH     = $FC2D
000000r 2               PROCADRL    = $FC2E
000000r 2               PROCADRH    = $FC2F
000000r 2               
000000r 2               ; Suzy Math
000000r 2               
000000r 2               MATHD       = $FC52
000000r 2               MATHC       = $FC53
000000r 2               MATHB       = $FC54
000000r 2               MATHA       = $FC55
000000r 2               MATHP       = $FC56
000000r 2               MATHN       = $FC57
000000r 2               MATHH       = $FC60
000000r 2               MATHG       = $FC61
000000r 2               MATHF       = $FC62
000000r 2               MATHE       = $FC63
000000r 2               MATHM       = $FC6C
000000r 2               MATHL       = $FC6D
000000r 2               MATHK       = $FC6E
000000r 2               MATHJ       = $FC6F
000000r 2               
000000r 2               ; Suzy sprite engine
000000r 2               
000000r 2               SPRCTL0          = $FC80
000000r 2               ; Sprite bits-per-pixel definitions
000000r 2               BPP_MASK         = %11000000  ; Mask for settings bits per pixel
000000r 2               BPP_1            = %00000000
000000r 2               BPP_2            = %01000000
000000r 2               BPP_3            = %10000000
000000r 2               BPP_4            = %11000000
000000r 2               ; More sprite control 0 bit definitions
000000r 2               HFLIP            = %00100000
000000r 2               VFLIP            = %00010000
000000r 2               ; Sprite types - redefined to reflect the reality caused by the shadow error
000000r 2               TYPE_SHADOW      = %00000111
000000r 2               TYPE_XOR         = %00000110
000000r 2               TYPE_NONCOLL     = %00000101  ; Non-colliding
000000r 2               TYPE_NORMAL      = %00000100
000000r 2               TYPE_BOUNDARY    = %00000011
000000r 2               TYPE_BSHADOW     = %00000010  ; Background shadow
000000r 2               TYPE_BACKNONCOLL = %00000001  ; Background non-colliding
000000r 2               TYPE_BACKGROUND  = %00000000
000000r 2               
000000r 2               SPRCTL1     = $FC81
000000r 2               LITERAL     = %10000000
000000r 2               PACKED      = %00000000
000000r 2               ALGO3       = %01000000  ; Broken, do not set this bit!
000000r 2               ; Sprite reload mask definitions
000000r 2               RELOAD_MASK = %00110000
000000r 2               RENONE      = %00000000  ; Reload nothing
000000r 2               REHV        = %00010000  ; Reload hsize, vsize
000000r 2               REHVS       = %00100000  ; Reload hsize, vsize, stretch
000000r 2               REHVST      = %00110000  ; Reload hsize, vsize, stretch, tilt
000000r 2               ; More sprite control 1 bit definitions
000000r 2               REUSEPAL    = %00001000
000000r 2               SKIP        = %00000100
000000r 2               DRAWUP      = %00000010
000000r 2               DRAWLEFT    = %00000001
000000r 2               
000000r 2               SPRCOLL   = $FC82
000000r 2               SPRINIT   = $FC83
000000r 2               SUZYHREV  = $FC88
000000r 2               SUZYSREV  = $FC89
000000r 2               SUZYBUSEN = $FC90
000000r 2               
000000r 2               SPRGO = $FC91
000000r 2               ; SPRGO bit definitions
000000r 2               SPRITE_GO = %00000001  ; sprite process start bit
000000r 2               EVER_ON   = %00000100  ; everon detector enable
000000r 2               
000000r 2               SPRSYS = $FC92
000000r 2               ; SPRSYS bit definitions for write operations
000000r 2               SIGNMATH      = %10000000  ; signed math
000000r 2               ACCUMULATE    = %01000000  ; accumulate multiplication results
000000r 2               NO_COLLIDE    = %00100000  ; do not collide with any sprites (also SPRCOLL bit definition)
000000r 2               VSTRETCH      = %00010000  ; stretch v
000000r 2               LEFTHAND      = %00001000
000000r 2               CLR_UNSAFE    = %00000100  ; unsafe access reset
000000r 2               SPRITESTOP    = %00000010  ; request to stop sprite process
000000r 2               ; SPRSYS bit definitions for read operations
000000r 2               MATHWORKING   = %10000000  ; math operation in progress
000000r 2               MATHWARNING   = %01000000  ; accumulator overflow on multiple or divide by zero
000000r 2               MATHCARRY     = %00100000  ; last carry bit
000000r 2               VSTRETCHING   = %00010000
000000r 2               LEFTHANDED    = %00001000
000000r 2               UNSAFE_ACCESS = %00000100  ; unsafe access performed
000000r 2               SPRITETOSTOP  = %00000010  ; requested to stop
000000r 2               SPRITEWORKING = %00000001  ; sprite process is active
000000r 2               
000000r 2               JOYSTICK = $FCB0
000000r 2               ; JOYSTICK bit definitions
000000r 2               JOYPAD_UP      = %10000000
000000r 2               JOYPAD_DOWN    = %01000000
000000r 2               JOYPAD_LEFT    = %00100000
000000r 2               JOYPAD_RIGHT   = %00010000
000000r 2               BUTTON_OPTION1 = %00001000
000000r 2               BUTTON_OPTION2 = %00000100
000000r 2               BUTTON_INNER   = %00000010
000000r 2               BUTTON_OUTER   = %00000001
000000r 2               
000000r 2               SWITCHES    = $FCB1
000000r 2               ; SWITCHES bit definitions
000000r 2               CART1_IO_INACTIVE = %00000100
000000r 2               CART0_IO_INACTIVE = %00000010
000000r 2               BUTTON_PAUSE      = %00000001
000000r 2               
000000r 2               RCART0      = $FCB2
000000r 2               RCART1      = $FCB3
000000r 2               LEDS        = $FCC0
000000r 2               PARSTATUS   = $FCC2
000000r 2               PARDATA     = $FCC3
000000r 2               HOWIE       = $FCC4
000000r 2               
000000r 2               ;
000000r 2               ; *** Mikey Addresses
000000r 2               ; ***
000000r 2               
000000r 2               ; Mikey timers
000000r 2               
000000r 2               ; Logical timer names
000000r 2               TIMER0 = $FD00
000000r 2               TIMER1 = $FD04
000000r 2               TIMER2 = $FD08
000000r 2               TIMER3 = $FD0C
000000r 2               TIMER4 = $FD10
000000r 2               TIMER5 = $FD14
000000r 2               TIMER6 = $FD18
000000r 2               TIMER7 = $FD1C
000000r 2               HTIMER = TIMER0  ; horizontal line timer (timer 0)
000000r 2               VTIMER = TIMER2  ; vertical blank timer (timer 2)
000000r 2               STIMER = TIMER7  ; sound timer (timer 7)
000000r 2               
000000r 2               HTIMBKUP = $FD00  ; horizontal line timer (timer 0)
000000r 2               HTIMCTLA = $FD01
000000r 2               HTIMCNT  = $FD02
000000r 2               HTIMCTLB = $FD03
000000r 2               VTIMBKUP = $FD08  ; vertical blank timer (timer 2)
000000r 2               VTIMCTLA = $FD09
000000r 2               VTIMCNT  = $FD0A
000000r 2               VTIMCTLB = $FD0B
000000r 2               BAUDBKUP = $FD10  ; serial timer (timer 4)
000000r 2               STIMBKUP = $FD1C  ; sound timer (timer 7)
000000r 2               STIMCTLA = $FD1D
000000r 2               STIMCNT  = $FD1E
000000r 2               STIMCTLB = $FD1F
000000r 2               
000000r 2               TIM0BKUP = $FD00
000000r 2               TIM0CTLA = $FD01
000000r 2               TIM0CNT  = $FD02
000000r 2               TIM0CTLB = $FD03
000000r 2               TIM1BKUP = $FD04
000000r 2               TIM1CTLA = $FD05
000000r 2               TIM1CNT  = $FD06
000000r 2               TIM1CTLB = $FD07
000000r 2               TIM2BKUP = $FD08
000000r 2               TIM2CTLA = $FD09
000000r 2               TIM2CNT  = $FD0A
000000r 2               TIM2CTLB = $FD0B
000000r 2               TIM3BKUP = $FD0C
000000r 2               TIM3CTLA = $FD0D
000000r 2               TIM3CNT  = $FD0E
000000r 2               TIM3CTLB = $FD0F
000000r 2               TIM4BKUP = $FD10
000000r 2               TIM4CTLA = $FD11
000000r 2               TIM4CNT  = $FD12
000000r 2               TIM4CTLB = $FD13
000000r 2               TIM5BKUP = $FD14
000000r 2               TIM5CTLA = $FD15
000000r 2               TIM5CNT  = $FD16
000000r 2               TIM5CTLB = $FD17
000000r 2               TIM6BKUP = $FD18
000000r 2               TIM6CTLA = $FD19
000000r 2               TIM6CNT  = $FD1A
000000r 2               TIM6CTLB = $FD1B
000000r 2               TIM7BKUP = $FD1C
000000r 2               TIM7CTLA = $FD1D
000000r 2               TIM7CNT  = $FD1E
000000r 2               TIM7CTLB = $FD1F
000000r 2               
000000r 2               ; Timer offsets
000000r 2               TIM_BACKUP   = 0
000000r 2               TIM_CONTROLA = 1
000000r 2               TIM_COUNT    = 2
000000r 2               TIM_CONTROLB = 3
000000r 2               
000000r 2               ; TIM_CONTROLA control bits
000000r 2               ENABLE_INT     = %10000000
000000r 2               RESET_DONE     = %01000000
000000r 2               ENABLE_RELOAD  = %00010000
000000r 2               ENABLE_COUNT   = %00001000
000000r 2               AUD_CLOCK_MASK = %00000111
000000r 2               ; Clock settings
000000r 2               AUD_LINKING = %00000111
000000r 2               AUD_64      = %00000110
000000r 2               AUD_32      = %00000101
000000r 2               AUD_16      = %00000100
000000r 2               AUD_8       = %00000011
000000r 2               AUD_4       = %00000010
000000r 2               AUD_2       = %00000001
000000r 2               AUD_1       = %00000000
000000r 2               
000000r 2               ; TIM_CONTROLB control bits
000000r 2               TIMER_DONE = %00001000
000000r 2               LAST_CLOCK = %00000100
000000r 2               BORROW_IN  = %00000010
000000r 2               BORROW_OUT = %00000001
000000r 2               
000000r 2               ; Mikey Audio
000000r 2               
000000r 2               AUDIO0 = $FD20  ; audio channel 0
000000r 2               AUDIO1 = $FD28  ; audio channel 1
000000r 2               AUDIO2 = $FD30  ; audio channel 2
000000r 2               AUDIO3 = $FD38  ; audio channel 3
000000r 2               
000000r 2               AUD0VOL   = $FD20
000000r 2               AUD0FEED  = $FD21
000000r 2               AUD0OUT   = $FD22
000000r 2               AUD0SHIFT = $FD23
000000r 2               AUD0BKUP  = $FD24
000000r 2               AUD0CTLA  = $FD25
000000r 2               AUD0CNT   = $FD26
000000r 2               AUD0CTLB  = $FD27
000000r 2               AUD1VOL   = $FD28
000000r 2               AUD1FEED  = $FD29
000000r 2               AUD1OUT   = $FD2A
000000r 2               AUD1SHIFT = $FD2B
000000r 2               AUD1BKUP  = $FD2C
000000r 2               AUD1CTLA  = $FD2D
000000r 2               AUD1CNT   = $FD2E
000000r 2               AUD1CTLB  = $FD2F
000000r 2               AUD2VOL   = $FD30
000000r 2               AUD2FEED  = $FD31
000000r 2               AUD2OUT   = $FD32
000000r 2               AUD2SHIFT = $FD33
000000r 2               AUD2BKUP  = $FD34
000000r 2               AUD2CTLA  = $FD35
000000r 2               AUD2CNT   = $FD36
000000r 2               AUD2CTLB  = $FD37
000000r 2               AUD3VOL   = $FD38
000000r 2               AUD3FEED  = $FD39
000000r 2               AUD3OUT   = $FD3A
000000r 2               AUD3SHIFT = $FD3B
000000r 2               AUD3BKUP  = $FD3C
000000r 2               AUD3CTLA  = $FD3D
000000r 2               AUD3CNT   = $FD3E
000000r 2               AUD3CTLB  = $FD3F
000000r 2               
000000r 2               ; AUD_CONTROL bits are almost identical to TIM_CONTROLA bits.
000000r 2               ; See TIM_CONTROLA above for the other definitions
000000r 2               FEEDBACK_7       = %10000000
000000r 2               ENABLE_INTEGRATE = %00100000
000000r 2               
000000r 2               ; Stereo control registers follow
000000r 2               ; Stereo capability does not exist in all Lynxes
000000r 2               ; Left and right may be reversed, and if so will be corrected in a later
000000r 2               ; release
000000r 2               ATTENREG0 = $FD40 ; Stereo attenuation registers
000000r 2               ATTENREG1 = $FD41
000000r 2               ATTENREG2 = $FD42
000000r 2               ATTENREG3 = $FD43
000000r 2               
000000r 2               MPAN    = $FD44
000000r 2               MSTEREO = $FD50
000000r 2               ; Bit definitions for MPAN and MSTEREO registers
000000r 2               LEFT_ATTENMASK  = %11110000
000000r 2               RIGHT_ATTENMASK = %00001111
000000r 2               LEFT3_SELECT  = %10000000
000000r 2               LEFT2_SELECT  = %01000000
000000r 2               LEFT1_SELECT  = %00100000
000000r 2               LEFT0_SELECT  = %00010000
000000r 2               RIGHT3_SELECT = %00001000
000000r 2               RIGHT2_SELECT = %00000100
000000r 2               RIGHT1_SELECT = %00000010
000000r 2               RIGHT0_SELECT = %00000001
000000r 2               
000000r 2               ; Mikey interrupts
000000r 2               
000000r 2               INTRST = $FD80
000000r 2               INTSET = $FD81
000000r 2               
000000r 2               ; Interrupt bits in INTRST and INTSET
000000r 2               TIMER0_INTERRUPT = %00000001
000000r 2               TIMER1_INTERRUPT = %00000010
000000r 2               TIMER2_INTERRUPT = %00000100
000000r 2               TIMER3_INTERRUPT = %00001000
000000r 2               TIMER4_INTERRUPT = %00010000
000000r 2               TIMER5_INTERRUPT = %00100000
000000r 2               TIMER6_INTERRUPT = %01000000
000000r 2               TIMER7_INTERRUPT = %10000000
000000r 2               
000000r 2               HBL_INTERRUPT    = TIMER0_INTERRUPT
000000r 2               VBL_INTERRUPT    = TIMER2_INTERRUPT
000000r 2               SERIAL_INTERRUPT = TIMER4_INTERRUPT
000000r 2               SND_INTERRUPT    = TIMER7_INTERRUPT
000000r 2               
000000r 2               MAGRDY0 = $FD84
000000r 2               MAGRDY1 = $FD85
000000r 2               AUDIN   = $FD86
000000r 2               SYSCTL1 = $FD87
000000r 2               ; SYSCTL1 bit definitions
000000r 2               POWERON          = %00000010
000000r 2               CART_ADDR_STROBE = %00000001
000000r 2               
000000r 2               MIKEYHREV = $FD88
000000r 2               MIKEYSREV = $FD89
000000r 2               
000000r 2               IODIR = $FD8A
000000r 2               IODAT = $FD8B
000000r 2               ; IODIR and IODAT bit definitions
000000r 2               AUDIN_BIT      = %00010000  ; Note that there is also the address AUDIN
000000r 2               READ_ENABLE    = %00010000  ; Same bit for AUDIN_BIT
000000r 2               RESTLESS       = %00001000
000000r 2               NOEXP          = %00000100  ; If set, redeye is not connected
000000r 2               CART_ADDR_DATA = %00000010
000000r 2               CART_POWER_OFF = %00000010  ; Same bit for CART_ADDR_DATA
000000r 2               EXTERNAL_POWER = %00000001
000000r 2               
000000r 2               SERCTL = $FD8C
000000r 2               ; SERCTL bit definitions for write operations
000000r 2               TXINTEN  = %10000000
000000r 2               RXINTEN  = %01000000
000000r 2               PAREN    = %00010000
000000r 2               RESETERR = %00001000
000000r 2               TXOPEN   = %00000100
000000r 2               TXBRK    = %00000010
000000r 2               PAREVEN  = %00000001
000000r 2               ; SERCTL bit definitions for read operations
000000r 2               TXRDY    = %10000000
000000r 2               RXRDY    = %01000000
000000r 2               TXEMPTY  = %00100000
000000r 2               PARERR   = %00010000
000000r 2               OVERRUN  = %00001000
000000r 2               FRAMERR  = %00000100
000000r 2               RXBRK    = %00000010
000000r 2               PARBIT   = %00000001
000000r 2               
000000r 2               SERDAT   = $FD8D
000000r 2               SDONEACK = $FD90
000000r 2               CPUSLEEP = $FD91
000000r 2               DISPCTL  = $FD92
000000r 2               ; DISPCTL bit definitions
000000r 2               DISP_COLOR   = %10000000  ; must be set to 1
000000r 2               DISP_FOURBIT = %01000000  ; must be set to 1
000000r 2               DISP_FLIP    = %00100000
000000r 2               DMA_ENABLE   = %00010000  ; must be set to 1
000000r 2               
000000r 2               PBKUP    = $FD93
000000r 2               DISPADRL = $FD94
000000r 2               DISPADRH = $FD95
000000r 2               
000000r 2               MTEST0 = $FD9C
000000r 2               ; MTEST0 bit definitions
000000r 2               AT_CNT16   = %10000000
000000r 2               AT_TEST    = %01000000
000000r 2               XCLKEN     = %00100000
000000r 2               UART_TURBO = %00010000
000000r 2               ROM_SEL    = %00001000
000000r 2               ROM_TEST   = %00000100
000000r 2               M_TEST     = %00000010
000000r 2               CPU_TEST   = %00000001
000000r 2               
000000r 2               MTEST1 = $FD9D
000000r 2               ; MTEST1 bit definitions
000000r 2               P_CNT16     = %01000000
000000r 2               REF_CNT16   = %00100000
000000r 2               VID_TRIG    = %00010000
000000r 2               REF_TRIG    = %00001000
000000r 2               VID_DMA_DIS = %00000100
000000r 2               REF_FAST    = %00000010
000000r 2               REF_DIS     = %00000001
000000r 2               
000000r 2               MTEST2 = $FD9E
000000r 2               ; MTEST2 bit definitions
000000r 2               V_STROBE  = %00010000
000000r 2               V_ZERO    = %00001000
000000r 2               H_120     = %00000100
000000r 2               H_ZERO    = %00000010
000000r 2               V_BLANKEF = %00000001
000000r 2               
000000r 2               PALETTE  = $FDA0  ; hardware rgb palette
000000r 2               GCOLMAP  = $FDA0  ; hardware rgb palette (green)
000000r 2               RBCOLMAP = $FDB0  ; hardware rgb palette (red-blue)
000000r 2               
000000r 2               ; Memory mapping control and 6502 vectors
000000r 2               
000000r 2               MAPCTL        = $FFF9
000000r 2               ; MAPCTL bit definitions
000000r 2               TURBO_DISABLE = %10000000
000000r 2               VECTOR_SPACE  = %00001000  ; 1 maps RAM into specified space
000000r 2               ROM_SPACE     = %00000100
000000r 2               MIKEY_SPACE   = %00000010
000000r 2               SUZY_SPACE    = %00000001
000000r 2               
000000r 2               VECTORS  = $FFFB
000000r 2               INTVECTL = $FFFE
000000r 2               INTVECTH = $FFFF
000000r 2               RSTVECTL = $FFFC
000000r 2               RSTVECTH = $FFFD
000000r 2               NMIVECTL = $FFFA
000000r 2               NMIVECTH = $FFFB
000000r 2               
000000r 1               .segment "ZEROPAGE" : zeropage
000000r 1               
000000r 1  xx xx        screen:		.res    2
000002r 1  xx           rx:          .res    1
000003r 1  xx           ry:          .res    1
000004r 1  xx xx        temp:       .res    2
000006r 1  xx           pal_off:    .res    1
000007r 1  xx xx        ptr:        .res    2
000009r 1               
000009r 1               .segment "CODE"
000000r 1               .org $0200
000200  1               
000200  1               start:
000200  1  A9 40            lda	#ACCUMULATE	; == $40
000202  1  8D 92 FC     	sta	SPRSYS
000205  1  4A           	lsr
000206  1  85 rr        	sta	screen+1
000208  1               
000208  1  20 A5 02     	jsr	gen_pal
00020B  1               
00020B  1  A9 A6        	lda	#166		; 64 lines more for scrolling
00020D  1  85 rr        	sta	ry
00020F  1               ly:
00020F  1  A9 A0        	lda	#160
000211  1  85 rr        	sta	rx
000213  1               lx:
000213  1  9C 6C FC     	stz	MATHM
000216  1               
000216  1  A5 rr        	lda	rx
000218  1  AA           	tax
000219  1  20 90 02     	jsr	mulAX
00021C  1               
00021C  1  A5 rr        	lda	ry
00021E  1  AA           	tax
00021F  1  20 90 02     	jsr	mulAX
000222  1               
000222  1  A5 rr        	lda	rx
000224  1  A6 rr        	ldx	ry
000226  1  20 90 02     	jsr	mulAX
000229  1               
000229  1  A5 rr        	lda	rx
00022B  1  E9 50        	sbc	#80
00022D  1  20 CE 02     	jsr	get_sin
000230  1  AA           	tax
000231  1  A5 rr        	lda	ry
000233  1  E9 33        	sbc	#51
000235  1  20 CB 02     	jsr	get_cos
000238  1  20 90 02     	jsr	mulAX
00023B  1               
00023B  1  AE 6C FC     	ldx	MATHM
00023E  1               
00023E  1  A5 rr            lda	rx
000240  1  4A           	lsr
000241  1  8A           	txa
000242  1  90 08        	bcc	@11
000244  1  0A           	asl
000245  1  0A           	asl
000246  1  29 F0        	and	#$f0
000248  1  85 rr        	sta	temp
00024A  1  80 0E        	bra	@12
00024C  1               @11:
00024C  1  4A           	lsr
00024D  1  4A           	lsr
00024E  1  29 0F        	and	#$f
000250  1  05 rr        	ora	temp
000252  1  92 rr        	sta	(screen)
000254  1               
000254  1  E6 rr        	inc	screen
000256  1  D0 02        	bne	@12
000258  1  E6 rr        	inc	screen+1
00025A  1               @12:
00025A  1  C6 rr        	dec	rx
00025C  1  D0 B5        	bne	lx
00025E  1  C6 rr        	dec	ry
000260  1  D0 AD        	bne	ly
000262  1               
000262  1               endless:
000262  1  64 rr        	stz	screen
000264  1  A9 20        	lda	#$20
000266  1  85 rr        	sta	screen+1
000268  1               
000268  1               loop:
000268  1  20 9A 02     	jsr	waitVBL
00026B  1               
00026B  1  A5 rr        	lda	screen
00026D  1  8D 94 FD     	sta	DISPADRL
000270  1  A5 rr        	lda	screen+1
000272  1  8D 95 FD     	sta	DISPADRH
000275  1               
000275  1  18           	clc			; "hardware" scrolling :-)
000276  1  A5 rr        	lda	screen
000278  1  69 50        	adc	#80
00027A  1  85 rr        	sta	screen
00027C  1  90 02        	bcc	@3
00027E  1  E6 rr        	inc	screen+1
000280  1               @3:
000280  1  E6 rr        	inc	pal_off
000282  1  20 9A 02     	jsr waitVBL
000285  1  20 A5 02     	jsr	gen_pal
000288  1               
000288  1  A5 rr        	lda	screen+1
00028A  1  C9 34        	cmp	#$34		; 64 lines scrolled?
00028C  1  D0 DA        	bne	loop
00028E  1  80 D2        	bra	endless
000290  1               
000290  1               mulAX:
000290  1  8D 52 FC     	sta	MATHD		; A = C * E
000293  1  8E 54 FC     	stx	MATHB		; AKKU = AKKU + A
000296  1  9C 55 FC     	stz	MATHA
000299  1               ;//->.waitm1
000299  1               ;//->	lda	SPRSYS
000299  1               ;//->	bmi	.waitm1
000299  1  60           	rts
00029A  1               
00029A  1               waitVBL:
00029A  1               @1:
00029A  1  AD 0A FD     	lda	$fd0a
00029D  1  D0 FB        	bne	@1
00029F  1               @2:
00029F  1  AD 0A FD     	lda	$fd0a
0002A2  1  F0 FB        	beq	@2
0002A4  1  60           	rts
0002A5  1               
0002A5  1               gen_pal:
0002A5  1  A2 0F        	ldx	#15
0002A7  1               @1:
0002A7  1  8A           	txa
0002A8  1  18           	clc
0002A9  1  65 rr        	adc	pal_off
0002AB  1  20 CE 02     	jsr	get_sin
0002AE  1  9D A0 FD     	sta	$fda0,x
0002B1  1  8A           	txa
0002B2  1  65 rr        	adc	pal_off
0002B4  1  0A           	asl
0002B5  1  20 CE 02     	jsr	get_sin
0002B8  1  85 rr        	sta	temp
0002BA  1  8A           	txa
0002BB  1  20 CB 02     	jsr	get_cos
0002BE  1  0A           	asl
0002BF  1  0A           	asl
0002C0  1  0A           	asl
0002C1  1  0A           	asl
0002C2  1  05 rr        	ora	temp
0002C4  1  9D B0 FD     	sta	$fdb0,x
0002C7  1  CA           	dex
0002C8  1  10 DD        	bpl @1
0002CA  1  60               rts
0002CB  1               ;;->	rts		; falling thru does not "hurt"
0002CB  1               
0002CB  1               get_cos:
0002CB  1  18           	clc
0002CC  1  69 08        	adc	#8
0002CE  1               get_sin:
0002CE  1  29 1F        	and	#$1f
0002D0  1  4A           	lsr
0002D1  1  A8           	tay
0002D2  1  B9 DF 02     	lda	sin,y
0002D5  1  B0 04        	bcs	@99
0002D7  1  4A           	lsr
0002D8  1  4A           	lsr
0002D9  1  4A           	lsr
0002DA  1  4A           	lsr
0002DB  1               @99:
0002DB  1  29 0F        	and	#$f
0002DD  1  18           	clc
0002DE  1  60           	rts
0002DF  1               
0002DF  1               sin:
0002DF  1  89 AB CD EE      .byte $89,$ab,$cd,$ee
0002E3  1  FE ED CB A9  	.byte $fe,$ed,$cb,$a9
0002E7  1  76 54 32 11  	.byte $76,$54,$32,$11
0002EB  1  11 12 34 56  	.byte $11,$12,$34,$56
0002EE  1               
