<stg><name>layer2</name>


<trans_list>

<trans id="297" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
<literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="5" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
<literal name="icmp_ln323" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="5" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="8" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="9" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="11" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="12" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="14" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln397" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln397" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="17" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="20" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="21" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="22" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="24" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="26" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i1* %corr2_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str314, i32 0, i32 0, [1 x i8]* @p_str315, [1 x i8]* @p_str316, [1 x i8]* @p_str317, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str318, [1 x i8]* @p_str319)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i1* %corr2_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str307, i32 0, i32 0, [1 x i8]* @p_str308, [1 x i8]* @p_str309, [1 x i8]* @p_str310, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str311, [1 x i8]* @p_str312)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecInterface(i1* %corr2_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str300, i32 0, i32 0, [1 x i8]* @p_str301, [1 x i8]* @p_str302, [1 x i8]* @p_str303, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str304, [1 x i8]* @p_str305)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecInterface(i1* %corr2_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str293, i32 0, i32 0, [1 x i8]* @p_str294, [1 x i8]* @p_str295, [1 x i8]* @p_str296, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str297, [1 x i8]* @p_str298)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecInterface(i4* %corr2_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str286, i32 0, i32 0, [1 x i8]* @p_str287, [1 x i8]* @p_str288, [1 x i8]* @p_str289, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str290, [1 x i8]* @p_str291)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecInterface(i12* %corr2_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str279, i32 0, i32 0, [1 x i8]* @p_str280, [1 x i8]* @p_str281, [1 x i8]* @p_str282, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str283, [1 x i8]* @p_str284)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:6  call void (...)* @_ssdm_op_SpecInterface(i1* %corr2_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str272, i32 0, i32 0, [1 x i8]* @p_str273, [1 x i8]* @p_str274, [1 x i8]* @p_str275, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str276, [1 x i8]* @p_str277)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:7  call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str265, i32 0, i32 0, [1 x i8]* @p_str266, [1 x i8]* @p_str267, [1 x i8]* @p_str268, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str269, [1 x i8]* @p_str270)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:8  call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str258, i32 0, i32 0, [1 x i8]* @p_str259, [1 x i8]* @p_str260, [1 x i8]* @p_str261, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str262, [1 x i8]* @p_str263)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:9  call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str251, i32 0, i32 0, [1 x i8]* @p_str252, [1 x i8]* @p_str253, [1 x i8]* @p_str254, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str255, [1 x i8]* @p_str256)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:10  call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str244, i32 0, i32 0, [1 x i8]* @p_str245, [1 x i8]* @p_str246, [1 x i8]* @p_str247, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str248, [1 x i8]* @p_str249)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:11  call void (...)* @_ssdm_op_SpecInterface(i4* %corr1_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str237, i32 0, i32 0, [1 x i8]* @p_str238, [1 x i8]* @p_str239, [1 x i8]* @p_str240, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str241, [1 x i8]* @p_str242)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:12  call void (...)* @_ssdm_op_SpecInterface(i12* %corr1_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str230, i32 0, i32 0, [1 x i8]* @p_str231, [1 x i8]* @p_str232, [1 x i8]* @p_str233, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str234, [1 x i8]* @p_str235)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:13  call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str223, i32 0, i32 0, [1 x i8]* @p_str224, [1 x i8]* @p_str225, [1 x i8]* @p_str226, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str227, [1 x i8]* @p_str228)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:14  %correlate_img_V_assi = alloca [64 x i12], align 2

]]></Node>
<StgValue><ssdm name="correlate_img_V_assi"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:15  %img_channel_0_data_s = alloca [3584 x i12], align 2

]]></Node>
<StgValue><ssdm name="img_channel_0_data_s"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:16  %img_channel_0_keep_s = alloca [3584 x i4], align 1

]]></Node>
<StgValue><ssdm name="img_channel_0_keep_s"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:17  %img_channel_0_user_s = alloca [3584 x i1], align 1

]]></Node>
<StgValue><ssdm name="img_channel_0_user_s"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:18  %img_channel_0_last_s = alloca [3584 x i1], align 1

]]></Node>
<StgValue><ssdm name="img_channel_0_last_s"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:19  %img_channel_0_id_V = alloca [3584 x i1], align 1

]]></Node>
<StgValue><ssdm name="img_channel_0_id_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:20  %img_channel_0_dest_s = alloca [3584 x i1], align 1

]]></Node>
<StgValue><ssdm name="img_channel_0_dest_s"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:21  %channel_from_prev_ou = alloca [5508 x i12], align 2

]]></Node>
<StgValue><ssdm name="channel_from_prev_ou"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:22  %out_layer_valid_V = alloca [768 x i1], align 1

]]></Node>
<StgValue><ssdm name="out_layer_valid_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:23  %out_layer_data_V = alloca [768 x i12], align 2

]]></Node>
<StgValue><ssdm name="out_layer_data_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:24  br label %.preheader369

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader369:0  %row_idx_0 = phi i7 [ 0, %arrayctor.loop1.preheader ], [ %row_idx, %.preheader369.loopexit ]

]]></Node>
<StgValue><ssdm name="row_idx_0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader369:1  %icmp_ln300 = icmp eq i7 %row_idx_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln300"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader369:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader369:3  %row_idx = add i7 %row_idx_0, 1

]]></Node>
<StgValue><ssdm name="row_idx"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader369:4  br i1 %icmp_ln300, label %1, label %.preheader368.preheader

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
.preheader368.preheader:0  br label %.preheader368

]]></Node>
<StgValue><ssdm name="br_ln303"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln423"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader368:0  %i_0 = phi i4 [ %i, %.preheader368.loopexit ], [ 0, %.preheader368.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader368:1  %icmp_ln303 = icmp eq i4 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln303"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader368:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader368:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader368:4  br i1 %icmp_ln303, label %.preheader366.preheader, label %.preheader367.preheader

]]></Node>
<StgValue><ssdm name="br_ln303"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
.preheader367.preheader:0  %tmp_112 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="10">
<![CDATA[
.preheader367.preheader:1  %zext_ln304 = zext i10 %tmp_112 to i11

]]></Node>
<StgValue><ssdm name="zext_ln304"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.preheader367.preheader:2  br label %.preheader367

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader366.preheader:0  %icmp_ln323 = icmp eq i7 %row_idx_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln323"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
.preheader366.preheader:1  br label %.preheader366

]]></Node>
<StgValue><ssdm name="br_ln308"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader367:0  %j_0 = phi i7 [ %j, %_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ 0, %.preheader367.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader367:1  %icmp_ln304 = icmp eq i7 %j_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln304"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader367:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader367:3  %j = add i7 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader367:4  br i1 %icmp_ln304, label %.preheader368.loopexit, label %_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:0  %zext_ln203 = zext i7 %j_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:1  %add_ln203_50 = add i11 %zext_ln304, %zext_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_50"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:2  %zext_ln203_82 = zext i11 %add_ln203_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_82"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:3  %out_layer_data_V_add = getelementptr [768 x i12]* %out_layer_data_V, i64 0, i64 %zext_ln203_82

]]></Node>
<StgValue><ssdm name="out_layer_data_V_add"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:4  store i12 0, i12* %out_layer_data_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:5  br label %.preheader367

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
.preheader368.loopexit:0  br label %.preheader368

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader366:0  %current_input_channe = phi i6 [ %current_input_channe_12, %.loopexit353 ], [ 0, %.preheader366.preheader ]

]]></Node>
<StgValue><ssdm name="current_input_channe"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader366:1  %icmp_ln308 = icmp eq i6 %current_input_channe, -8

]]></Node>
<StgValue><ssdm name="icmp_ln308"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader366:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader366:3  %current_input_channe_12 = add i6 %current_input_channe, 1

]]></Node>
<StgValue><ssdm name="current_input_channe_12"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader366:4  br i1 %icmp_ln308, label %.preheader351.preheader, label %.loopexit365

]]></Node>
<StgValue><ssdm name="br_ln308"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.loopexit365:0  %tmp_113 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %current_input_channe, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="13" op_0_bw="12">
<![CDATA[
.loopexit365:1  %zext_ln323 = zext i12 %tmp_113 to i13

]]></Node>
<StgValue><ssdm name="zext_ln323"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit365:2  br i1 %icmp_ln323, label %.preheader1.preheader, label %.preheader359.preheader

]]></Node>
<StgValue><ssdm name="br_ln323"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
<literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
.preheader359.preheader:0  br label %.preheader359

]]></Node>
<StgValue><ssdm name="br_ln348"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
<literal name="icmp_ln323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln326"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
.preheader351.preheader:0  br label %.preheader351

]]></Node>
<StgValue><ssdm name="br_ln387"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader359:0  %index_input_element2 = phi i7 [ %index_input_element_35, %hls_label_14 ], [ 0, %.preheader359.preheader ]

]]></Node>
<StgValue><ssdm name="index_input_element2"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader359:1  %icmp_ln348 = icmp eq i7 %index_input_element2, -64

]]></Node>
<StgValue><ssdm name="icmp_ln348"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader359:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader359:3  %index_input_element_35 = add i7 %index_input_element2, 1

]]></Node>
<StgValue><ssdm name="index_input_element_35"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader359:4  br i1 %icmp_ln348, label %.loopexit353.loopexit, label %hls_label_14

]]></Node>
<StgValue><ssdm name="br_ln348"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="7">
<![CDATA[
hls_label_14:2  %zext_ln203_85 = zext i7 %index_input_element2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln203_85"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_14:3  %add_ln203_52 = add i13 %zext_ln323, %zext_ln203_85

]]></Node>
<StgValue><ssdm name="add_ln203_52"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_14:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_14:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln350"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="13">
<![CDATA[
hls_label_14:4  %zext_ln203_86 = zext i13 %add_ln203_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_86"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14:5  %img_channel_0_data_6 = getelementptr [3584 x i12]* %img_channel_0_data_s, i64 0, i64 %zext_ln203_86

]]></Node>
<StgValue><ssdm name="img_channel_0_data_6"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14:6  %img_channel_0_keep_5 = getelementptr [3584 x i4]* %img_channel_0_keep_s, i64 0, i64 %zext_ln203_86

]]></Node>
<StgValue><ssdm name="img_channel_0_keep_5"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14:7  %img_channel_0_user_5 = getelementptr [3584 x i1]* %img_channel_0_user_s, i64 0, i64 %zext_ln203_86

]]></Node>
<StgValue><ssdm name="img_channel_0_user_5"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14:8  %img_channel_0_last_5 = getelementptr [3584 x i1]* %img_channel_0_last_s, i64 0, i64 %zext_ln203_86

]]></Node>
<StgValue><ssdm name="img_channel_0_last_5"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14:9  %img_channel_0_id_V_3 = getelementptr [3584 x i1]* %img_channel_0_id_V, i64 0, i64 %zext_ln203_86

]]></Node>
<StgValue><ssdm name="img_channel_0_id_V_3"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14:10  %img_channel_0_dest_5 = getelementptr [3584 x i1]* %img_channel_0_dest_s, i64 0, i64 %zext_ln203_86

]]></Node>
<StgValue><ssdm name="img_channel_0_dest_5"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="21" op_0_bw="21" op_1_bw="1" op_2_bw="12" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
hls_label_14:11  %empty_89 = call { i1, i12, i4, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr1_out_V_valid_V, i12* %corr1_out_V_data_V, i4* %corr1_out_V_keep_V, i1* %corr1_out_V_user_V, i1* %corr1_out_V_last_V, i1* %corr1_out_V_id_V, i1* %corr1_out_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="21">
<![CDATA[
hls_label_14:12  %tmp_data_V_14 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_89, 1

]]></Node>
<StgValue><ssdm name="tmp_data_V_14"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="21">
<![CDATA[
hls_label_14:13  %tmp_keep_V_14 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_89, 2

]]></Node>
<StgValue><ssdm name="tmp_keep_V_14"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="21">
<![CDATA[
hls_label_14:14  %tmp_user_V_13 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_89, 3

]]></Node>
<StgValue><ssdm name="tmp_user_V_13"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="21">
<![CDATA[
hls_label_14:15  %tmp_last_V_14 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_89, 4

]]></Node>
<StgValue><ssdm name="tmp_last_V_14"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="21">
<![CDATA[
hls_label_14:16  %tmp_id_V_14 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_89, 5

]]></Node>
<StgValue><ssdm name="tmp_id_V_14"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="21">
<![CDATA[
hls_label_14:17  %tmp_dest_V_14 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_89, 6

]]></Node>
<StgValue><ssdm name="tmp_dest_V_14"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_14:18  store i12 %tmp_data_V_14, i12* %img_channel_0_data_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="4" op_1_bw="12">
<![CDATA[
hls_label_14:19  store i4 %tmp_keep_V_14, i4* %img_channel_0_keep_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
hls_label_14:20  store i1 %tmp_user_V_13, i1* %img_channel_0_user_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
hls_label_14:21  store i1 %tmp_last_V_14, i1* %img_channel_0_last_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
hls_label_14:22  store i1 %tmp_id_V_14, i1* %img_channel_0_id_V_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
hls_label_14:23  store i1 %tmp_dest_V_14, i1* %img_channel_0_dest_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_14:24  %empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
hls_label_14:25  br label %.preheader359

]]></Node>
<StgValue><ssdm name="br_ln348"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
.loopexit353.loopexit:0  br label %.loopexit353

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
.loopexit353.loopexit341:0  br label %.loopexit353

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
.loopexit353:0  br label %.preheader366

]]></Node>
<StgValue><ssdm name="br_ln308"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1:0  %index_input_element1 = phi i7 [ %index_input_element, %hls_label_11 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="index_input_element1"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:1  %icmp_ln326 = icmp eq i7 %index_input_element1, -64

]]></Node>
<StgValue><ssdm name="icmp_ln326"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:3  %index_input_element = add i7 %index_input_element1, 1

]]></Node>
<StgValue><ssdm name="index_input_element"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln326, label %.loopexit353.loopexit341, label %hls_label_11

]]></Node>
<StgValue><ssdm name="br_ln326"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="13" op_0_bw="7">
<![CDATA[
hls_label_11:2  %zext_ln203_83 = zext i7 %index_input_element1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln203_83"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_11:3  %add_ln203_51 = add i13 %zext_ln323, %zext_ln203_83

]]></Node>
<StgValue><ssdm name="add_ln203_51"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_11:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_11:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln328"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="13">
<![CDATA[
hls_label_11:4  %zext_ln203_84 = zext i13 %add_ln203_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_84"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11:5  %img_channel_0_data_5 = getelementptr [3584 x i12]* %img_channel_0_data_s, i64 0, i64 %zext_ln203_84

]]></Node>
<StgValue><ssdm name="img_channel_0_data_5"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11:6  %img_channel_0_keep_4 = getelementptr [3584 x i4]* %img_channel_0_keep_s, i64 0, i64 %zext_ln203_84

]]></Node>
<StgValue><ssdm name="img_channel_0_keep_4"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11:7  %img_channel_0_user_4 = getelementptr [3584 x i1]* %img_channel_0_user_s, i64 0, i64 %zext_ln203_84

]]></Node>
<StgValue><ssdm name="img_channel_0_user_4"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11:8  %img_channel_0_last_4 = getelementptr [3584 x i1]* %img_channel_0_last_s, i64 0, i64 %zext_ln203_84

]]></Node>
<StgValue><ssdm name="img_channel_0_last_4"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11:9  %img_channel_0_id_V_s = getelementptr [3584 x i1]* %img_channel_0_id_V, i64 0, i64 %zext_ln203_84

]]></Node>
<StgValue><ssdm name="img_channel_0_id_V_s"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11:10  %img_channel_0_dest_4 = getelementptr [3584 x i1]* %img_channel_0_dest_s, i64 0, i64 %zext_ln203_84

]]></Node>
<StgValue><ssdm name="img_channel_0_dest_4"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="21" op_0_bw="21" op_1_bw="1" op_2_bw="12" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
hls_label_11:11  %empty = call { i1, i12, i4, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr1_out_V_valid_V, i12* %corr1_out_V_data_V, i4* %corr1_out_V_keep_V, i1* %corr1_out_V_user_V, i1* %corr1_out_V_last_V, i1* %corr1_out_V_id_V, i1* %corr1_out_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="21">
<![CDATA[
hls_label_11:12  %tmp_data_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 1

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="21">
<![CDATA[
hls_label_11:13  %tmp_keep_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 2

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="21">
<![CDATA[
hls_label_11:14  %tmp_user_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 3

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="21">
<![CDATA[
hls_label_11:15  %tmp_last_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 4

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="21">
<![CDATA[
hls_label_11:16  %tmp_id_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 5

]]></Node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="21">
<![CDATA[
hls_label_11:17  %tmp_dest_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 6

]]></Node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_11:18  store i12 %tmp_data_V, i12* %img_channel_0_data_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="4" op_1_bw="12">
<![CDATA[
hls_label_11:19  store i4 %tmp_keep_V, i4* %img_channel_0_keep_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
hls_label_11:20  store i1 %tmp_user_V, i1* %img_channel_0_user_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
hls_label_11:21  store i1 %tmp_last_V, i1* %img_channel_0_last_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
hls_label_11:22  store i1 %tmp_id_V, i1* %img_channel_0_id_V_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
hls_label_11:23  store i1 %tmp_dest_V, i1* %img_channel_0_dest_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_11:24  %empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str28, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
hls_label_11:25  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln326"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader351:0  %current_filter_0 = phi i4 [ %current_filter, %.preheader351.loopexit ], [ 0, %.preheader351.preheader ]

]]></Node>
<StgValue><ssdm name="current_filter_0"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader351:1  %icmp_ln387 = icmp eq i4 %current_filter_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln387"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader351:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader351:3  %current_filter = add i4 %current_filter_0, 1

]]></Node>
<StgValue><ssdm name="current_filter"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader351:4  br i1 %icmp_ln387, label %.preheader369.loopexit, label %.preheader350.preheader

]]></Node>
<StgValue><ssdm name="br_ln387"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="4">
<![CDATA[
.preheader350.preheader:0  %zext_ln393 = zext i4 %current_filter_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln393"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="4">
<![CDATA[
.preheader350.preheader:1  %zext_ln162 = zext i4 %current_filter_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
.preheader350.preheader:2  %tmp_114 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %current_filter_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="10">
<![CDATA[
.preheader350.preheader:3  %zext_ln389 = zext i10 %tmp_114 to i11

]]></Node>
<StgValue><ssdm name="zext_ln389"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
.preheader350.preheader:4  br label %.preheader350

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
.preheader369.loopexit:0  br label %.preheader369

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader350:0  %current_input_channe_19 = phi i6 [ 0, %.preheader350.preheader ], [ %current_input_channe_13, %.preheader350.loopexit ]

]]></Node>
<StgValue><ssdm name="current_input_channe_19"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader350:1  %icmp_ln389 = icmp eq i6 %current_input_channe_19, -8

]]></Node>
<StgValue><ssdm name="icmp_ln389"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader350:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader350:3  %current_input_channe_13 = add i6 %current_input_channe_19, 1

]]></Node>
<StgValue><ssdm name="current_input_channe_13"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader350:4  br i1 %icmp_ln389, label %.preheader.preheader, label %.preheader349.preheader

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader349.preheader:0  %tmp_115 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %current_input_channe_19, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="10">
<![CDATA[
.preheader349.preheader:1  %zext_ln203_87 = zext i10 %tmp_115 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203_87"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader349.preheader:2  %tmp_116 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %current_input_channe_19, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="8">
<![CDATA[
.preheader349.preheader:3  %zext_ln203_88 = zext i8 %tmp_116 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203_88"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader349.preheader:4  %sub_ln203 = sub i11 %zext_ln203_87, %zext_ln203_88

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader349.preheader:5  %add_ln203_53 = add i11 %sub_ln203, %zext_ln162

]]></Node>
<StgValue><ssdm name="add_ln203_53"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="11">
<![CDATA[
.preheader349.preheader:6  %sext_ln203 = sext i11 %add_ln203_53 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader349.preheader:7  %weights_layer2_V_0_a = getelementptr [672 x i6]* @weights_layer2_V_0, i64 0, i64 %sext_ln203

]]></Node>
<StgValue><ssdm name="weights_layer2_V_0_a"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="10">
<![CDATA[
.preheader349.preheader:10  %subfilter_layer_0_V = load i6* %weights_layer2_V_0_a, align 1

]]></Node>
<StgValue><ssdm name="subfilter_layer_0_V"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:0  %biases_layer2_V_addr = getelementptr [12 x i4]* @biases_layer2_V, i64 0, i64 %zext_ln393

]]></Node>
<StgValue><ssdm name="biases_layer2_V_addr"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="4" op_0_bw="4">
<![CDATA[
.preheader.preheader:1  %p_Val2_27 = load i4* %biases_layer2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_27"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="184" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader349.preheader:8  %tmp_117 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %current_input_channe_19, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="13" op_0_bw="12">
<![CDATA[
.preheader349.preheader:9  %zext_ln203_89 = zext i12 %tmp_117 to i13

]]></Node>
<StgValue><ssdm name="zext_ln203_89"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="10">
<![CDATA[
.preheader349.preheader:10  %subfilter_layer_0_V = load i6* %weights_layer2_V_0_a, align 1

]]></Node>
<StgValue><ssdm name="subfilter_layer_0_V"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
.preheader349.preheader:11  br label %.preheader347.0

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="188" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader347.0:0  %index_input_element2_24 = phi i7 [ %add_ln397, %hls_label_18 ], [ 0, %.preheader349.preheader ]

]]></Node>
<StgValue><ssdm name="index_input_element2_24"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader347.0:1  %icmp_ln397 = icmp eq i7 %index_input_element2_24, -64

]]></Node>
<StgValue><ssdm name="icmp_ln397"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader347.0:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader347.0:3  %add_ln397 = add i7 %index_input_element2_24, 1

]]></Node>
<StgValue><ssdm name="add_ln397"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader347.0:4  br i1 %icmp_ln397, label %.preheader348.1, label %hls_label_18

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="13" op_0_bw="7">
<![CDATA[
hls_label_18:3  %zext_ln203_90 = zext i7 %index_input_element2_24 to i13

]]></Node>
<StgValue><ssdm name="zext_ln203_90"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_18:4  %add_ln203_54 = add i13 %zext_ln203_89, %zext_ln203_90

]]></Node>
<StgValue><ssdm name="add_ln203_54"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="13">
<![CDATA[
hls_label_18:5  %zext_ln203_91 = zext i13 %add_ln203_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_91"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:6  %img_channel_0_data_7 = getelementptr [3584 x i12]* %img_channel_0_data_s, i64 0, i64 %zext_ln203_91

]]></Node>
<StgValue><ssdm name="img_channel_0_data_7"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="12">
<![CDATA[
hls_label_18:8  %img_channel_0_data_8 = load i12* %img_channel_0_data_7, align 2

]]></Node>
<StgValue><ssdm name="img_channel_0_data_8"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="198" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_18:0  %tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str35)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_18:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln399"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="7">
<![CDATA[
hls_label_18:2  %zext_ln400 = zext i7 %index_input_element2_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln400"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:7  %channel_from_prev_ou_8 = getelementptr [5508 x i12]* %channel_from_prev_ou, i64 0, i64 %zext_ln400

]]></Node>
<StgValue><ssdm name="channel_from_prev_ou_8"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="12">
<![CDATA[
hls_label_18:8  %img_channel_0_data_8 = load i12* %img_channel_0_data_7, align 2

]]></Node>
<StgValue><ssdm name="img_channel_0_data_8"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="12" op_1_bw="13">
<![CDATA[
hls_label_18:9  store i12 %img_channel_0_data_8, i12* %channel_from_prev_ou_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln400"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_18:10  %empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str35, i32 %tmp_36)

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
hls_label_18:11  br label %.preheader347.0

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="206" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="6">
<![CDATA[
.preheader348.1:0  %sext_ln46 = sext i6 %subfilter_layer_0_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln46"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
.preheader348.1:1  br label %0

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="208" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %index_0_i = phi i7 [ 0, %.preheader348.1 ], [ %index, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="index_0_i"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln46 = icmp eq i7 %index_0_i, -64

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %index = add i7 %index_0_i, 1

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln46, label %CORRELATE.exit.preheader, label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="7">
<![CDATA[
hls_label_0:0  %zext_ln62 = zext i7 %index_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1  %channel_from_prev_ou_9 = getelementptr [5508 x i12]* %channel_from_prev_ou, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="channel_from_prev_ou_9"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="13">
<![CDATA[
hls_label_0:2  %channel_from_prev_ou_10 = load i12* %channel_from_prev_ou_9, align 2

]]></Node>
<StgValue><ssdm name="channel_from_prev_ou_10"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
CORRELATE.exit.preheader:0  br label %CORRELATE.exit

]]></Node>
<StgValue><ssdm name="br_ln404"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="217" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="13">
<![CDATA[
hls_label_0:2  %channel_from_prev_ou_10 = load i12* %channel_from_prev_ou_9, align 2

]]></Node>
<StgValue><ssdm name="channel_from_prev_ou_10"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="218" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="12">
<![CDATA[
hls_label_0:3  %sext_ln1118_3 = sext i12 %channel_from_prev_ou_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:4  %r_V = mul i16 %sext_ln1118_3, %sext_ln46

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:5  %sum_V = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %r_V, i32 4, i32 15)

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="221" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:6  %correlate_img_V_assi_3 = getelementptr [64 x i12]* %correlate_img_V_assi, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="correlate_img_V_assi_3"/></StgValue>
</operation>

<operation id="222" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
hls_label_0:7  store i12 %sum_V, i12* %correlate_img_V_assi_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="223" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:8  br label %0

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="224" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
CORRELATE.exit:0  %index_input_element2_25 = phi i7 [ %index_input_element_37, %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65 ], [ 0, %CORRELATE.exit.preheader ]

]]></Node>
<StgValue><ssdm name="index_input_element2_25"/></StgValue>
</operation>

<operation id="225" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
CORRELATE.exit:1  %icmp_ln404 = icmp eq i7 %index_input_element2_25, -64

]]></Node>
<StgValue><ssdm name="icmp_ln404"/></StgValue>
</operation>

<operation id="226" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
CORRELATE.exit:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="227" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
CORRELATE.exit:3  %index_input_element_37 = add i7 %index_input_element2_25, 1

]]></Node>
<StgValue><ssdm name="index_input_element_37"/></StgValue>
</operation>

<operation id="228" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
CORRELATE.exit:4  br i1 %icmp_ln404, label %.preheader350.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65

]]></Node>
<StgValue><ssdm name="br_ln404"/></StgValue>
</operation>

<operation id="229" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:0  %zext_ln406 = zext i7 %index_input_element2_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln406"/></StgValue>
</operation>

<operation id="230" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:1  %zext_ln1265 = zext i7 %index_input_element2_25 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1265"/></StgValue>
</operation>

<operation id="231" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:2  %add_ln1265 = add i11 %zext_ln389, %zext_ln1265

]]></Node>
<StgValue><ssdm name="add_ln1265"/></StgValue>
</operation>

<operation id="232" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:3  %zext_ln1265_8 = zext i11 %add_ln1265 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_8"/></StgValue>
</operation>

<operation id="233" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:4  %out_layer_data_V_add_9 = getelementptr [768 x i12]* %out_layer_data_V, i64 0, i64 %zext_ln1265_8

]]></Node>
<StgValue><ssdm name="out_layer_data_V_add_9"/></StgValue>
</operation>

<operation id="234" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:5  %p_Val2_31 = load i12* %out_layer_data_V_add_9, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="235" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:6  %correlate_img_V_assi_4 = getelementptr [64 x i12]* %correlate_img_V_assi, i64 0, i64 %zext_ln406

]]></Node>
<StgValue><ssdm name="correlate_img_V_assi_4"/></StgValue>
</operation>

<operation id="236" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:7  %p_Val2_32 = load i12* %correlate_img_V_assi_4, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="237" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
.preheader350.loopexit:0  br label %.preheader350

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="238" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:5  %p_Val2_31 = load i12* %out_layer_data_V_add_9, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="239" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:7  %p_Val2_32 = load i12* %correlate_img_V_assi_4, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="240" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:8  %add_ln703 = add i12 %p_Val2_32, %p_Val2_31

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="241" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="12" op_1_bw="10" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:9  store i12 %add_ln703, i12* %out_layer_data_V_add_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln406"/></StgValue>
</operation>

<operation id="242" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:10  br label %CORRELATE.exit

]]></Node>
<StgValue><ssdm name="br_ln404"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="243" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="4" op_0_bw="4">
<![CDATA[
.preheader.preheader:1  %p_Val2_27 = load i4* %biases_layer2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_27"/></StgValue>
</operation>

<operation id="244" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %sext_ln1265 = sext i4 %p_Val2_27 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1265"/></StgValue>
</operation>

<operation id="245" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="11" op_0_bw="4">
<![CDATA[
.preheader.preheader:3  %sext_ln703 = sext i4 %p_Val2_27 to i11

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="246" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln409"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="247" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %index_input_element2_26 = phi i7 [ %index_input_element_36, %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="index_input_element2_26"/></StgValue>
</operation>

<operation id="248" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %icmp_ln409 = icmp eq i7 %index_input_element2_26, -64

]]></Node>
<StgValue><ssdm name="icmp_ln409"/></StgValue>
</operation>

<operation id="249" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="250" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %index_input_element_36 = add i7 %index_input_element2_26, 1

]]></Node>
<StgValue><ssdm name="index_input_element_36"/></StgValue>
</operation>

<operation id="251" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln409, label %.preheader351.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i

]]></Node>
<StgValue><ssdm name="br_ln409"/></StgValue>
</operation>

<operation id="252" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:1  %zext_ln321 = zext i7 %index_input_element2_26 to i11

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="253" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:7  %add_ln162 = add i11 %zext_ln389, %zext_ln321

]]></Node>
<StgValue><ssdm name="add_ln162"/></StgValue>
</operation>

<operation id="254" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:8  %zext_ln162_8 = zext i11 %add_ln162 to i64

]]></Node>
<StgValue><ssdm name="zext_ln162_8"/></StgValue>
</operation>

<operation id="255" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:9  %out_layer_valid_V_ad = getelementptr [768 x i1]* %out_layer_valid_V, i64 0, i64 %zext_ln162_8

]]></Node>
<StgValue><ssdm name="out_layer_valid_V_ad"/></StgValue>
</operation>

<operation id="256" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:10  %out_layer_data_V_add_10 = getelementptr [768 x i12]* %out_layer_data_V, i64 0, i64 %zext_ln162_8

]]></Node>
<StgValue><ssdm name="out_layer_data_V_add_10"/></StgValue>
</operation>

<operation id="257" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:11  %p_Val2_s = load i12* %out_layer_data_V_add_10, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="258" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:34  %tmp_valid_V = load i1* %out_layer_valid_V_ad, align 2

]]></Node>
<StgValue><ssdm name="tmp_valid_V"/></StgValue>
</operation>

<operation id="259" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
.preheader351.loopexit:0  br label %.preheader351

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="260" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:0  %zext_ln411 = zext i7 %index_input_element2_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln411"/></StgValue>
</operation>

<operation id="261" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:2  %img_channel_0_keep_6 = getelementptr [3584 x i4]* %img_channel_0_keep_s, i64 0, i64 %zext_ln411

]]></Node>
<StgValue><ssdm name="img_channel_0_keep_6"/></StgValue>
</operation>

<operation id="262" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:3  %img_channel_0_user_6 = getelementptr [3584 x i1]* %img_channel_0_user_s, i64 0, i64 %zext_ln411

]]></Node>
<StgValue><ssdm name="img_channel_0_user_6"/></StgValue>
</operation>

<operation id="263" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:4  %img_channel_0_last_6 = getelementptr [3584 x i1]* %img_channel_0_last_s, i64 0, i64 %zext_ln411

]]></Node>
<StgValue><ssdm name="img_channel_0_last_6"/></StgValue>
</operation>

<operation id="264" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:5  %img_channel_0_id_V_4 = getelementptr [3584 x i1]* %img_channel_0_id_V, i64 0, i64 %zext_ln411

]]></Node>
<StgValue><ssdm name="img_channel_0_id_V_4"/></StgValue>
</operation>

<operation id="265" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:6  %img_channel_0_dest_6 = getelementptr [3584 x i1]* %img_channel_0_dest_s, i64 0, i64 %zext_ln411

]]></Node>
<StgValue><ssdm name="img_channel_0_dest_6"/></StgValue>
</operation>

<operation id="266" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:11  %p_Val2_s = load i12* %out_layer_data_V_add_10, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="267" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="11" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:12  %trunc_ln703 = trunc i12 %p_Val2_s to i11

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="268" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:13  %aux_sum_V = add i12 %sext_ln1265, %p_Val2_s

]]></Node>
<StgValue><ssdm name="aux_sum_V"/></StgValue>
</operation>

<operation id="269" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:14  %add_ln203 = add i11 %sext_ln703, %trunc_ln703

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="270" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:16  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %aux_sum_V, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="271" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="4" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:29  %tmp_keep_V_15 = load i4* %img_channel_0_keep_6, align 2

]]></Node>
<StgValue><ssdm name="tmp_keep_V_15"/></StgValue>
</operation>

<operation id="272" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:30  %tmp_user_V_14 = load i1* %img_channel_0_user_6, align 1

]]></Node>
<StgValue><ssdm name="tmp_user_V_14"/></StgValue>
</operation>

<operation id="273" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:31  %tmp_last_V_15 = load i1* %img_channel_0_last_6, align 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_15"/></StgValue>
</operation>

<operation id="274" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:32  %tmp_id_V_15 = load i1* %img_channel_0_id_V_4, align 1

]]></Node>
<StgValue><ssdm name="tmp_id_V_15"/></StgValue>
</operation>

<operation id="275" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:33  %tmp_dest_V_15 = load i1* %img_channel_0_dest_6, align 2

]]></Node>
<StgValue><ssdm name="tmp_dest_V_15"/></StgValue>
</operation>

<operation id="276" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:34  %tmp_valid_V = load i1* %out_layer_valid_V_ad, align 2

]]></Node>
<StgValue><ssdm name="tmp_valid_V"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="277" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:15  %icmp_ln1494 = icmp sgt i12 %aux_sum_V, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="278" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:17  %select_ln7 = select i1 %tmp_63, i12 %aux_sum_V, i12 0

]]></Node>
<StgValue><ssdm name="select_ln7"/></StgValue>
</operation>

<operation id="279" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="15" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:18  %sext_ln1118 = sext i12 %select_ln7 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="280" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:19  %shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %select_ln7, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="281" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="15" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:20  %sext_ln1118_2 = sext i14 %shl_ln to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="282" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:21  %r_V_2 = add i15 %sext_ln1118, %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="283" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:22  %select_ln14 = select i1 %icmp_ln1494, i11 %add_ln203, i11 0

]]></Node>
<StgValue><ssdm name="select_ln14"/></StgValue>
</operation>

<operation id="284" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:23  %lhs_V = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %select_ln14, i4 0)

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="285" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:24  %zext_ln728 = zext i15 %lhs_V to i16

]]></Node>
<StgValue><ssdm name="zext_ln728"/></StgValue>
</operation>

<operation id="286" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:25  %sext_ln1192 = sext i15 %r_V_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="287" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:26  %ret_V = add i16 %zext_ln728, %sext_ln1192

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="288" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:27  %tmp_data_V_15 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %ret_V, i32 4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_data_V_15"/></StgValue>
</operation>

<operation id="289" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="12" op_1_bw="10" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:28  store i12 %tmp_data_V_15, i12* %out_layer_data_V_add_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="290" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="4" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:29  %tmp_keep_V_15 = load i4* %img_channel_0_keep_6, align 2

]]></Node>
<StgValue><ssdm name="tmp_keep_V_15"/></StgValue>
</operation>

<operation id="291" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:30  %tmp_user_V_14 = load i1* %img_channel_0_user_6, align 1

]]></Node>
<StgValue><ssdm name="tmp_user_V_14"/></StgValue>
</operation>

<operation id="292" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:31  %tmp_last_V_15 = load i1* %img_channel_0_last_6, align 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_15"/></StgValue>
</operation>

<operation id="293" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:32  %tmp_id_V_15 = load i1* %img_channel_0_id_V_4, align 1

]]></Node>
<StgValue><ssdm name="tmp_id_V_15"/></StgValue>
</operation>

<operation id="294" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:33  %tmp_dest_V_15 = load i1* %img_channel_0_dest_6, align 2

]]></Node>
<StgValue><ssdm name="tmp_dest_V_15"/></StgValue>
</operation>

<operation id="295" st_id="26" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="12" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="12" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:35  call void @_ssdm_op_Write.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr2_out_V_valid_V, i12* %corr2_out_V_data_V, i4* %corr2_out_V_keep_V, i1* %corr2_out_V_user_V, i1* %corr2_out_V_last_V, i1* %corr2_out_V_id_V, i1* %corr2_out_V_dest_V, i1 %tmp_valid_V, i12 %tmp_data_V_15, i4 %tmp_keep_V_15, i1 %tmp_user_V_14, i1 %tmp_last_V_15, i1 %tmp_id_V_15, i1 %tmp_dest_V_15)

]]></Node>
<StgValue><ssdm name="write_ln418"/></StgValue>
</operation>

<operation id="296" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:36  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln409"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
