module RCA1_tb();
reg [3:0]a,b;
reg cin;
wire [3:0]sum;
wire carry;
integer i;
ripple1 add(.a(a),.b(b),.c(cin),.s(sum),.cout(carry));
initial
begin
{a,b,cin}=1;
#50;
end
initial
begin
for(i=0;i<3;i=i+1)
begin
{a,b,cin}=i;
#50;
end
end
endmodule
