# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Feb 13 2025 19:47:17

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for i_Clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: i_Switch_1
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: o_Segment2_A
			6.2.2::Path details for port: o_Segment2_B
			6.2.3::Path details for port: o_Segment2_C
			6.2.4::Path details for port: o_Segment2_D
			6.2.5::Path details for port: o_Segment2_E
			6.2.6::Path details for port: o_Segment2_F
			6.2.7::Path details for port: o_Segment2_G
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: i_Switch_1
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: o_Segment2_A
			6.5.2::Path details for port: o_Segment2_B
			6.5.3::Path details for port: o_Segment2_C
			6.5.4::Path details for port: o_Segment2_D
			6.5.5::Path details for port: o_Segment2_E
			6.5.6::Path details for port: o_Segment2_F
			6.5.7::Path details for port: o_Segment2_G
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: i_Clk  | Frequency: 192.42 MHz  | Target: 25.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
i_Clk         i_Clk          40000            34803       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port   Clock Port  Setup Times  Clock Reference:Phase  
----------  ----------  -----------  ---------------------  
i_Switch_1  i_Clk       3403         i_Clk:R                


                       3.2::Clock to Out
                       -----------------

Data Port     Clock Port  Clock to Out  Clock Reference:Phase  
------------  ----------  ------------  ---------------------  
o_Segment2_A  i_Clk       7836          i_Clk:R                
o_Segment2_B  i_Clk       7836          i_Clk:R                
o_Segment2_C  i_Clk       8390          i_Clk:R                
o_Segment2_D  i_Clk       8474          i_Clk:R                
o_Segment2_E  i_Clk       8691          i_Clk:R                
o_Segment2_F  i_Clk       7836          i_Clk:R                
o_Segment2_G  i_Clk       8390          i_Clk:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port   Clock Port  Hold Times  Clock Reference:Phase  
----------  ----------  ----------  ---------------------  
i_Switch_1  i_Clk       -1137       i_Clk:R                


               3.5::Minimum Clock to Out
               -------------------------

Data Port     Clock Port  Minimum Clock to Out  Clock Reference:Phase  
------------  ----------  --------------------  ---------------------  
o_Segment2_A  i_Clk       7367                  i_Clk:R                
o_Segment2_B  i_Clk       7367                  i_Clk:R                
o_Segment2_C  i_Clk       7928                  i_Clk:R                
o_Segment2_D  i_Clk       8062                  i_Clk:R                
o_Segment2_E  i_Clk       8251                  i_Clk:R                
o_Segment2_F  i_Clk       7367                  i_Clk:R                
o_Segment2_G  i_Clk       7928                  i_Clk:R                


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for i_Clk
***********************************
Clock: i_Clk
Frequency: 192.42 MHz | Target: 25.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_9_LC_2_10_0/lcout
Path End         : Debounce_Inst.r_count_0_LC_1_10_2/sr
Capture Clock    : Debounce_Inst.r_count_0_LC_1_10_2/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_9_LC_2_10_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__225/I                                                   Odrv4                          0              2921  34803  RISE       1
I__225/O                                                   Odrv4                        351              3272  34803  RISE       1
I__228/I                                                   LocalMux                       0              3272  34803  RISE       1
I__228/O                                                   LocalMux                     330              3602  34803  RISE       1
I__231/I                                                   InMux                          0              3602  34803  RISE       1
I__231/O                                                   InMux                        259              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/in0               LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__87/I                                                    LocalMux                       0              4310  34803  RISE       1
I__87/O                                                    LocalMux                     330              4640  34803  RISE       1
I__88/I                                                    InMux                          0              4640  34803  RISE       1
I__88/O                                                    InMux                        259              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__64/I                                                    CascadeMux                     0              5173  34803  FALL       1
I__64/O                                                    CascadeMux                     0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__62/I                                                    LocalMux                       0              5551  34803  RISE       1
I__62/O                                                    LocalMux                     330              5881  34803  RISE       1
I__63/I                                                    IoInMux                        0              5881  34803  RISE       1
I__63/O                                                    IoInMux                      259              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__278/I                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__278/O                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__279/I                                                   GlobalMux                      0              6758  34803  RISE       1
I__279/O                                                   GlobalMux                    154              6912  34803  RISE       1
I__280/I                                                   SRMux                          0              6912  34803  RISE       1
I__280/O                                                   SRMux                        463              7375  34803  RISE       1
Debounce_Inst.r_count_0_LC_1_10_2/sr                       LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_1_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_9_LC_2_10_0/lcout
Path End         : Debounce_Inst.r_count_0_LC_1_10_2/sr
Capture Clock    : Debounce_Inst.r_count_0_LC_1_10_2/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_9_LC_2_10_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__225/I                                                   Odrv4                          0              2921  34803  RISE       1
I__225/O                                                   Odrv4                        351              3272  34803  RISE       1
I__228/I                                                   LocalMux                       0              3272  34803  RISE       1
I__228/O                                                   LocalMux                     330              3602  34803  RISE       1
I__231/I                                                   InMux                          0              3602  34803  RISE       1
I__231/O                                                   InMux                        259              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/in0               LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__87/I                                                    LocalMux                       0              4310  34803  RISE       1
I__87/O                                                    LocalMux                     330              4640  34803  RISE       1
I__88/I                                                    InMux                          0              4640  34803  RISE       1
I__88/O                                                    InMux                        259              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__64/I                                                    CascadeMux                     0              5173  34803  FALL       1
I__64/O                                                    CascadeMux                     0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__62/I                                                    LocalMux                       0              5551  34803  RISE       1
I__62/O                                                    LocalMux                     330              5881  34803  RISE       1
I__63/I                                                    IoInMux                        0              5881  34803  RISE       1
I__63/O                                                    IoInMux                      259              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__278/I                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__278/O                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__279/I                                                   GlobalMux                      0              6758  34803  RISE       1
I__279/O                                                   GlobalMux                    154              6912  34803  RISE       1
I__280/I                                                   SRMux                          0              6912  34803  RISE       1
I__280/O                                                   SRMux                        463              7375  34803  RISE       1
Debounce_Inst.r_count_0_LC_1_10_2/sr                       LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_1_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Setup Time        : 3403


Data Path Delay                5581
+ Setup Time                    203
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 3403

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                                                 Project_7_Segment_Top      0      0                  RISE  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in                        IO_PAD                     0      0                  RISE  1       
i_Switch_1_ibuf_iopad/DOUT                                 IO_PAD                     510    510                RISE  1       
i_Switch_1_ibuf_preio/PADIN                                PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_1_ibuf_preio/DIN0                                 PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__72/I                                                    Odrv4                      0      1127               RISE  1       
I__72/O                                                    Odrv4                      351    1478               RISE  1       
I__73/I                                                    IoSpan4Mux                 0      1478               RISE  1       
I__73/O                                                    IoSpan4Mux                 288    1765               RISE  1       
I__74/I                                                    Span4Mux_h                 0      1765               RISE  1       
I__74/O                                                    Span4Mux_h                 302    2067               RISE  1       
I__75/I                                                    Span4Mux_h                 0      2067               RISE  1       
I__75/O                                                    Span4Mux_h                 302    2369               RISE  1       
I__76/I                                                    Span4Mux_v                 0      2369               RISE  1       
I__76/O                                                    Span4Mux_v                 351    2719               RISE  1       
I__77/I                                                    LocalMux                   0      2719               RISE  1       
I__77/O                                                    LocalMux                   330    3049               RISE  1       
I__79/I                                                    InMux                      0      3049               RISE  1       
I__79/O                                                    InMux                      259    3308               RISE  1       
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in0                LogicCell40_SEQ_MODE_0000  0      3308               RISE  1       
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000  449    3757               RISE  1       
I__62/I                                                    LocalMux                   0      3757               RISE  1       
I__62/O                                                    LocalMux                   330    4087               RISE  1       
I__63/I                                                    IoInMux                    0      4087               RISE  1       
I__63/O                                                    IoInMux                    259    4346               RISE  1       
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4346               RISE  1       
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                     617    4964               RISE  18      
I__278/I                                                   gio2CtrlBuf                0      4964               RISE  1       
I__278/O                                                   gio2CtrlBuf                0      4964               RISE  1       
I__279/I                                                   GlobalMux                  0      4964               RISE  1       
I__279/O                                                   GlobalMux                  154    5118               RISE  1       
I__280/I                                                   SRMux                      0      5118               RISE  1       
I__280/O                                                   SRMux                      463    5581               RISE  1       
Debounce_Inst.r_count_0_LC_1_10_2/sr                       LogicCell40_SEQ_MODE_1000  0      5581               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__284/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__284/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__285/I                                            GlobalMux                  0      1918               RISE  1       
I__285/O                                            GlobalMux                  154    2073               RISE  1       
I__286/I                                            ClkMux                     0      2073               RISE  1       
I__286/O                                            ClkMux                     309    2381               RISE  1       
Debounce_Inst.r_count_0_LC_1_10_2/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: o_Segment2_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__284/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__284/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__285/I                                            GlobalMux                  0      1918               RISE  1       
I__285/O                                            GlobalMux                  154    2073               RISE  1       
I__293/I                                            ClkMux                     0      2073               RISE  1       
I__293/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/clk     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__123/I                                           LocalMux                   0      2921               RISE  1       
I__123/O                                           LocalMux                   330    3251               RISE  1       
I__124/I                                           IoInMux                    0      3251               RISE  1       
I__124/O                                           IoInMux                    259    3510               RISE  1       
o_Segment2_A_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment2_A_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment2_A_obuf_iopad/DIN                        IO_PAD                     0      5748               FALL  1       
o_Segment2_A_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2088   7836               FALL  1       
o_Segment2_A                                       Project_7_Segment_Top      0      7836               FALL  1       

6.2.2::Path details for port: o_Segment2_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__284/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__284/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__285/I                                            GlobalMux                  0      1918               RISE  1       
I__285/O                                            GlobalMux                  154    2073               RISE  1       
I__293/I                                            ClkMux                     0      2073               RISE  1       
I__293/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/clk     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__196/I                                           LocalMux                   0      2921               RISE  1       
I__196/O                                           LocalMux                   330    3251               RISE  1       
I__197/I                                           IoInMux                    0      3251               RISE  1       
I__197/O                                           IoInMux                    259    3510               RISE  1       
o_Segment2_B_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment2_B_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment2_B_obuf_iopad/DIN                        IO_PAD                     0      5748               FALL  1       
o_Segment2_B_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2088   7836               FALL  1       
o_Segment2_B                                       Project_7_Segment_Top      0      7836               FALL  1       

6.2.3::Path details for port: o_Segment2_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8390


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5469
---------------------------- ------
Clock To Out Delay             8390

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__284/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__284/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__285/I                                            GlobalMux                  0      1918               RISE  1       
I__285/O                                            GlobalMux                  154    2073               RISE  1       
I__293/I                                            ClkMux                     0      2073               RISE  1       
I__293/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/clk     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__206/I                                           Odrv4                      0      2921               RISE  1       
I__206/O                                           Odrv4                      351    3272               RISE  1       
I__207/I                                           Span4Mux_s0_v              0      3272               RISE  1       
I__207/O                                           Span4Mux_s0_v              203    3475               RISE  1       
I__208/I                                           LocalMux                   0      3475               RISE  1       
I__208/O                                           LocalMux                   330    3805               RISE  1       
I__209/I                                           IoInMux                    0      3805               RISE  1       
I__209/O                                           IoInMux                    259    4065               RISE  1       
o_Segment2_C_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      4065               RISE  1       
o_Segment2_C_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2237   6302               FALL  1       
o_Segment2_C_obuf_iopad/DIN                        IO_PAD                     0      6302               FALL  1       
o_Segment2_C_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2088   8390               FALL  1       
o_Segment2_C                                       Project_7_Segment_Top      0      8390               FALL  1       

6.2.4::Path details for port: o_Segment2_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8474


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5553
---------------------------- ------
Clock To Out Delay             8474

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__284/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__284/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__285/I                                            GlobalMux                  0      1918               RISE  1       
I__285/O                                            GlobalMux                  154    2073               RISE  1       
I__293/I                                            ClkMux                     0      2073               RISE  1       
I__293/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/clk     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__198/I                                           Odrv4                      0      2921               RISE  1       
I__198/O                                           Odrv4                      351    3272               RISE  1       
I__199/I                                           IoSpan4Mux                 0      3272               RISE  1       
I__199/O                                           IoSpan4Mux                 288    3560               RISE  1       
I__200/I                                           LocalMux                   0      3560               RISE  1       
I__200/O                                           LocalMux                   330    3889               RISE  1       
I__201/I                                           IoInMux                    0      3889               RISE  1       
I__201/O                                           IoInMux                    259    4149               RISE  1       
o_Segment2_D_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      4149               RISE  1       
o_Segment2_D_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2237   6386               FALL  1       
o_Segment2_D_obuf_iopad/DIN                        IO_PAD                     0      6386               FALL  1       
o_Segment2_D_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2088   8474               FALL  1       
o_Segment2_D                                       Project_7_Segment_Top      0      8474               FALL  1       

6.2.5::Path details for port: o_Segment2_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8691


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5770
---------------------------- ------
Clock To Out Delay             8691

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__284/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__284/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__285/I                                            GlobalMux                  0      1918               RISE  1       
I__285/O                                            GlobalMux                  154    2073               RISE  1       
I__293/I                                            ClkMux                     0      2073               RISE  1       
I__293/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/clk     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__191/I                                           Odrv4                      0      2921               RISE  1       
I__191/O                                           Odrv4                      351    3272               RISE  1       
I__192/I                                           Span4Mux_h                 0      3272               RISE  1       
I__192/O                                           Span4Mux_h                 302    3574               RISE  1       
I__193/I                                           Span4Mux_s1_v              0      3574               RISE  1       
I__193/O                                           Span4Mux_s1_v              203    3777               RISE  1       
I__194/I                                           LocalMux                   0      3777               RISE  1       
I__194/O                                           LocalMux                   330    4107               RISE  1       
I__195/I                                           IoInMux                    0      4107               RISE  1       
I__195/O                                           IoInMux                    259    4366               RISE  1       
o_Segment2_E_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      4366               RISE  1       
o_Segment2_E_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2237   6603               FALL  1       
o_Segment2_E_obuf_iopad/DIN                        IO_PAD                     0      6603               FALL  1       
o_Segment2_E_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2088   8691               FALL  1       
o_Segment2_E                                       Project_7_Segment_Top      0      8691               FALL  1       

6.2.6::Path details for port: o_Segment2_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__284/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__284/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__285/I                                            GlobalMux                  0      1918               RISE  1       
I__285/O                                            GlobalMux                  154    2073               RISE  1       
I__292/I                                            ClkMux                     0      2073               RISE  1       
I__292/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/clk     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__89/I                                            LocalMux                   0      2921               RISE  1       
I__89/O                                            LocalMux                   330    3251               RISE  1       
I__90/I                                            IoInMux                    0      3251               RISE  1       
I__90/O                                            IoInMux                    259    3510               RISE  1       
o_Segment2_F_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment2_F_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment2_F_obuf_iopad/DIN                        IO_PAD                     0      5748               FALL  1       
o_Segment2_F_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2088   7836               FALL  1       
o_Segment2_F                                       Project_7_Segment_Top      0      7836               FALL  1       

6.2.7::Path details for port: o_Segment2_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8390


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5469
---------------------------- ------
Clock To Out Delay             8390

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__284/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__284/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__285/I                                            GlobalMux                  0      1918               RISE  1       
I__285/O                                            GlobalMux                  154    2073               RISE  1       
I__293/I                                            ClkMux                     0      2073               RISE  1       
I__293/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/clk     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__202/I                                           Odrv4                      0      2921               RISE  1       
I__202/O                                           Odrv4                      351    3272               RISE  1       
I__203/I                                           Span4Mux_s0_v              0      3272               RISE  1       
I__203/O                                           Span4Mux_s0_v              203    3475               RISE  1       
I__204/I                                           LocalMux                   0      3475               RISE  1       
I__204/O                                           LocalMux                   330    3805               RISE  1       
I__205/I                                           IoInMux                    0      3805               RISE  1       
I__205/O                                           IoInMux                    259    4065               RISE  1       
o_Segment2_G_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      4065               RISE  1       
o_Segment2_G_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2237   6302               FALL  1       
o_Segment2_G_obuf_iopad/DIN                        IO_PAD                     0      6302               FALL  1       
o_Segment2_G_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2088   8390               FALL  1       
o_Segment2_G                                       Project_7_Segment_Top      0      8390               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Hold Time         : -1137


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -3518
---------------------------- ------
Hold Time                     -1137

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                           Project_7_Segment_Top      0      0                  FALL  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__72/I                              Odrv4                      0      923                FALL  1       
I__72/O                              Odrv4                      372    1295               FALL  1       
I__73/I                              IoSpan4Mux                 0      1295               FALL  1       
I__73/O                              IoSpan4Mux                 323    1617               FALL  1       
I__74/I                              Span4Mux_h                 0      1617               FALL  1       
I__74/O                              Span4Mux_h                 316    1933               FALL  1       
I__75/I                              Span4Mux_h                 0      1933               FALL  1       
I__75/O                              Span4Mux_h                 316    2248               FALL  1       
I__76/I                              Span4Mux_v                 0      2248               FALL  1       
I__76/O                              Span4Mux_v                 372    2620               FALL  1       
I__78/I                              Span4Mux_v                 0      2620               FALL  1       
I__78/O                              Span4Mux_v                 372    2992               FALL  1       
I__80/I                              LocalMux                   0      2992               FALL  1       
I__80/O                              LocalMux                   309    3300               FALL  1       
I__81/I                              InMux                      0      3300               FALL  1       
I__81/O                              InMux                      217    3518               FALL  1       
Debounce_Inst.r_state_LC_1_11_4/in1  LogicCell40_SEQ_MODE_1000  0      3518               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__284/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__284/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__285/I                                            GlobalMux                  0      1918               RISE  1       
I__285/O                                            GlobalMux                  154    2073               RISE  1       
I__288/I                                            ClkMux                     0      2073               RISE  1       
I__288/O                                            ClkMux                     309    2381               RISE  1       
Debounce_Inst.r_state_LC_1_11_4/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: o_Segment2_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__284/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__284/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__285/I                                            GlobalMux                  0      1918               RISE  1       
I__285/O                                            GlobalMux                  154    2073               RISE  1       
I__293/I                                            ClkMux                     0      2073               RISE  1       
I__293/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/clk     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__123/I                                           LocalMux                   0      2921               FALL  1       
I__123/O                                           LocalMux                   309    3230               FALL  1       
I__124/I                                           IoInMux                    0      3230               FALL  1       
I__124/O                                           IoInMux                    217    3447               FALL  1       
o_Segment2_A_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment2_A_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment2_A_obuf_iopad/DIN                        IO_PAD                     0      5453               RISE  1       
o_Segment2_A_obuf_iopad/PACKAGEPIN:out             IO_PAD                     1914   7367               RISE  1       
o_Segment2_A                                       Project_7_Segment_Top      0      7367               RISE  1       

6.5.2::Path details for port: o_Segment2_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__284/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__284/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__285/I                                            GlobalMux                  0      1918               RISE  1       
I__285/O                                            GlobalMux                  154    2073               RISE  1       
I__293/I                                            ClkMux                     0      2073               RISE  1       
I__293/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/clk     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__196/I                                           LocalMux                   0      2921               FALL  1       
I__196/O                                           LocalMux                   309    3230               FALL  1       
I__197/I                                           IoInMux                    0      3230               FALL  1       
I__197/O                                           IoInMux                    217    3447               FALL  1       
o_Segment2_B_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment2_B_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment2_B_obuf_iopad/DIN                        IO_PAD                     0      5453               RISE  1       
o_Segment2_B_obuf_iopad/PACKAGEPIN:out             IO_PAD                     1914   7367               RISE  1       
o_Segment2_B                                       Project_7_Segment_Top      0      7367               RISE  1       

6.5.3::Path details for port: o_Segment2_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7928


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5007
---------------------------- ------
Clock To Out Delay             7928

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__284/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__284/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__285/I                                            GlobalMux                  0      1918               RISE  1       
I__285/O                                            GlobalMux                  154    2073               RISE  1       
I__293/I                                            ClkMux                     0      2073               RISE  1       
I__293/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/clk     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__206/I                                           Odrv4                      0      2921               FALL  1       
I__206/O                                           Odrv4                      372    3293               FALL  1       
I__207/I                                           Span4Mux_s0_v              0      3293               FALL  1       
I__207/O                                           Span4Mux_s0_v              189    3482               FALL  1       
I__208/I                                           LocalMux                   0      3482               FALL  1       
I__208/O                                           LocalMux                   309    3791               FALL  1       
I__209/I                                           IoInMux                    0      3791               FALL  1       
I__209/O                                           IoInMux                    217    4008               FALL  1       
o_Segment2_C_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      4008               FALL  1       
o_Segment2_C_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2006   6014               RISE  1       
o_Segment2_C_obuf_iopad/DIN                        IO_PAD                     0      6014               RISE  1       
o_Segment2_C_obuf_iopad/PACKAGEPIN:out             IO_PAD                     1914   7928               RISE  1       
o_Segment2_C                                       Project_7_Segment_Top      0      7928               RISE  1       

6.5.4::Path details for port: o_Segment2_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8062


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5141
---------------------------- ------
Clock To Out Delay             8062

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__284/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__284/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__285/I                                            GlobalMux                  0      1918               RISE  1       
I__285/O                                            GlobalMux                  154    2073               RISE  1       
I__293/I                                            ClkMux                     0      2073               RISE  1       
I__293/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/clk     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__198/I                                           Odrv4                      0      2921               FALL  1       
I__198/O                                           Odrv4                      372    3293               FALL  1       
I__199/I                                           IoSpan4Mux                 0      3293               FALL  1       
I__199/O                                           IoSpan4Mux                 323    3616               FALL  1       
I__200/I                                           LocalMux                   0      3616               FALL  1       
I__200/O                                           LocalMux                   309    3924               FALL  1       
I__201/I                                           IoInMux                    0      3924               FALL  1       
I__201/O                                           IoInMux                    217    4142               FALL  1       
o_Segment2_D_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      4142               FALL  1       
o_Segment2_D_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2006   6148               RISE  1       
o_Segment2_D_obuf_iopad/DIN                        IO_PAD                     0      6148               RISE  1       
o_Segment2_D_obuf_iopad/PACKAGEPIN:out             IO_PAD                     1914   8062               RISE  1       
o_Segment2_D                                       Project_7_Segment_Top      0      8062               RISE  1       

6.5.5::Path details for port: o_Segment2_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8251


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5330
---------------------------- ------
Clock To Out Delay             8251

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__284/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__284/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__285/I                                            GlobalMux                  0      1918               RISE  1       
I__285/O                                            GlobalMux                  154    2073               RISE  1       
I__293/I                                            ClkMux                     0      2073               RISE  1       
I__293/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/clk     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__191/I                                           Odrv4                      0      2921               FALL  1       
I__191/O                                           Odrv4                      372    3293               FALL  1       
I__192/I                                           Span4Mux_h                 0      3293               FALL  1       
I__192/O                                           Span4Mux_h                 316    3609               FALL  1       
I__193/I                                           Span4Mux_s1_v              0      3609               FALL  1       
I__193/O                                           Span4Mux_s1_v              196    3805               FALL  1       
I__194/I                                           LocalMux                   0      3805               FALL  1       
I__194/O                                           LocalMux                   309    4114               FALL  1       
I__195/I                                           IoInMux                    0      4114               FALL  1       
I__195/O                                           IoInMux                    217    4331               FALL  1       
o_Segment2_E_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      4331               FALL  1       
o_Segment2_E_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2006   6337               RISE  1       
o_Segment2_E_obuf_iopad/DIN                        IO_PAD                     0      6337               RISE  1       
o_Segment2_E_obuf_iopad/PACKAGEPIN:out             IO_PAD                     1914   8251               RISE  1       
o_Segment2_E                                       Project_7_Segment_Top      0      8251               RISE  1       

6.5.6::Path details for port: o_Segment2_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__284/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__284/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__285/I                                            GlobalMux                  0      1918               RISE  1       
I__285/O                                            GlobalMux                  154    2073               RISE  1       
I__292/I                                            ClkMux                     0      2073               RISE  1       
I__292/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/clk     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__89/I                                            LocalMux                   0      2921               FALL  1       
I__89/O                                            LocalMux                   309    3230               FALL  1       
I__90/I                                            IoInMux                    0      3230               FALL  1       
I__90/O                                            IoInMux                    217    3447               FALL  1       
o_Segment2_F_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment2_F_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment2_F_obuf_iopad/DIN                        IO_PAD                     0      5453               RISE  1       
o_Segment2_F_obuf_iopad/PACKAGEPIN:out             IO_PAD                     1914   7367               RISE  1       
o_Segment2_F                                       Project_7_Segment_Top      0      7367               RISE  1       

6.5.7::Path details for port: o_Segment2_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7928


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5007
---------------------------- ------
Clock To Out Delay             7928

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Project_7_Segment_Top      0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__284/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__284/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__285/I                                            GlobalMux                  0      1918               RISE  1       
I__285/O                                            GlobalMux                  154    2073               RISE  1       
I__293/I                                            ClkMux                     0      2073               RISE  1       
I__293/O                                            ClkMux                     309    2381               RISE  1       
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/clk     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__202/I                                           Odrv4                      0      2921               FALL  1       
I__202/O                                           Odrv4                      372    3293               FALL  1       
I__203/I                                           Span4Mux_s0_v              0      3293               FALL  1       
I__203/O                                           Span4Mux_s0_v              189    3482               FALL  1       
I__204/I                                           LocalMux                   0      3482               FALL  1       
I__204/O                                           LocalMux                   309    3791               FALL  1       
I__205/I                                           IoInMux                    0      3791               FALL  1       
I__205/O                                           IoInMux                    217    4008               FALL  1       
o_Segment2_G_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      4008               FALL  1       
o_Segment2_G_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2006   6014               RISE  1       
o_Segment2_G_obuf_iopad/DIN                        IO_PAD                     0      6014               RISE  1       
o_Segment2_G_obuf_iopad/PACKAGEPIN:out             IO_PAD                     1914   7928               RISE  1       
o_Segment2_G                                       Project_7_Segment_Top      0      7928               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_9_LC_2_10_0/lcout
Path End         : Debounce_Inst.r_count_0_LC_1_10_2/sr
Capture Clock    : Debounce_Inst.r_count_0_LC_1_10_2/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_9_LC_2_10_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__225/I                                                   Odrv4                          0              2921  34803  RISE       1
I__225/O                                                   Odrv4                        351              3272  34803  RISE       1
I__228/I                                                   LocalMux                       0              3272  34803  RISE       1
I__228/O                                                   LocalMux                     330              3602  34803  RISE       1
I__231/I                                                   InMux                          0              3602  34803  RISE       1
I__231/O                                                   InMux                        259              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/in0               LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__87/I                                                    LocalMux                       0              4310  34803  RISE       1
I__87/O                                                    LocalMux                     330              4640  34803  RISE       1
I__88/I                                                    InMux                          0              4640  34803  RISE       1
I__88/O                                                    InMux                        259              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__64/I                                                    CascadeMux                     0              5173  34803  FALL       1
I__64/O                                                    CascadeMux                     0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__62/I                                                    LocalMux                       0              5551  34803  RISE       1
I__62/O                                                    LocalMux                     330              5881  34803  RISE       1
I__63/I                                                    IoInMux                        0              5881  34803  RISE       1
I__63/O                                                    IoInMux                      259              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__278/I                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__278/O                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__279/I                                                   GlobalMux                      0              6758  34803  RISE       1
I__279/O                                                   GlobalMux                    154              6912  34803  RISE       1
I__280/I                                                   SRMux                          0              6912  34803  RISE       1
I__280/O                                                   SRMux                        463              7375  34803  RISE       1
Debounce_Inst.r_count_0_LC_1_10_2/sr                       LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_1_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_9_LC_2_10_0/lcout
Path End         : Debounce_Inst.r_count_8_LC_2_9_7/sr
Capture Clock    : Debounce_Inst.r_count_8_LC_2_9_7/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_9_LC_2_10_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__225/I                                                   Odrv4                          0              2921  34803  RISE       1
I__225/O                                                   Odrv4                        351              3272  34803  RISE       1
I__228/I                                                   LocalMux                       0              3272  34803  RISE       1
I__228/O                                                   LocalMux                     330              3602  34803  RISE       1
I__231/I                                                   InMux                          0              3602  34803  RISE       1
I__231/O                                                   InMux                        259              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/in0               LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__87/I                                                    LocalMux                       0              4310  34803  RISE       1
I__87/O                                                    LocalMux                     330              4640  34803  RISE       1
I__88/I                                                    InMux                          0              4640  34803  RISE       1
I__88/O                                                    InMux                        259              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__64/I                                                    CascadeMux                     0              5173  34803  FALL       1
I__64/O                                                    CascadeMux                     0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__62/I                                                    LocalMux                       0              5551  34803  RISE       1
I__62/O                                                    LocalMux                     330              5881  34803  RISE       1
I__63/I                                                    IoInMux                        0              5881  34803  RISE       1
I__63/O                                                    IoInMux                      259              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__278/I                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__278/O                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__279/I                                                   GlobalMux                      0              6758  34803  RISE       1
I__279/O                                                   GlobalMux                    154              6912  34803  RISE       1
I__281/I                                                   SRMux                          0              6912  34803  RISE       1
I__281/O                                                   SRMux                        463              7375  34803  RISE       1
Debounce_Inst.r_count_8_LC_2_9_7/sr                        LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_8_LC_2_9_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_9_LC_2_10_0/lcout
Path End         : Debounce_Inst.r_count_7_LC_2_9_6/sr
Capture Clock    : Debounce_Inst.r_count_7_LC_2_9_6/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_9_LC_2_10_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__225/I                                                   Odrv4                          0              2921  34803  RISE       1
I__225/O                                                   Odrv4                        351              3272  34803  RISE       1
I__228/I                                                   LocalMux                       0              3272  34803  RISE       1
I__228/O                                                   LocalMux                     330              3602  34803  RISE       1
I__231/I                                                   InMux                          0              3602  34803  RISE       1
I__231/O                                                   InMux                        259              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/in0               LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__87/I                                                    LocalMux                       0              4310  34803  RISE       1
I__87/O                                                    LocalMux                     330              4640  34803  RISE       1
I__88/I                                                    InMux                          0              4640  34803  RISE       1
I__88/O                                                    InMux                        259              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__64/I                                                    CascadeMux                     0              5173  34803  FALL       1
I__64/O                                                    CascadeMux                     0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__62/I                                                    LocalMux                       0              5551  34803  RISE       1
I__62/O                                                    LocalMux                     330              5881  34803  RISE       1
I__63/I                                                    IoInMux                        0              5881  34803  RISE       1
I__63/O                                                    IoInMux                      259              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__278/I                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__278/O                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__279/I                                                   GlobalMux                      0              6758  34803  RISE       1
I__279/O                                                   GlobalMux                    154              6912  34803  RISE       1
I__281/I                                                   SRMux                          0              6912  34803  RISE       1
I__281/O                                                   SRMux                        463              7375  34803  RISE       1
Debounce_Inst.r_count_7_LC_2_9_6/sr                        LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_7_LC_2_9_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_9_LC_2_10_0/lcout
Path End         : Debounce_Inst.r_count_6_LC_2_9_5/sr
Capture Clock    : Debounce_Inst.r_count_6_LC_2_9_5/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_9_LC_2_10_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__225/I                                                   Odrv4                          0              2921  34803  RISE       1
I__225/O                                                   Odrv4                        351              3272  34803  RISE       1
I__228/I                                                   LocalMux                       0              3272  34803  RISE       1
I__228/O                                                   LocalMux                     330              3602  34803  RISE       1
I__231/I                                                   InMux                          0              3602  34803  RISE       1
I__231/O                                                   InMux                        259              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/in0               LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__87/I                                                    LocalMux                       0              4310  34803  RISE       1
I__87/O                                                    LocalMux                     330              4640  34803  RISE       1
I__88/I                                                    InMux                          0              4640  34803  RISE       1
I__88/O                                                    InMux                        259              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__64/I                                                    CascadeMux                     0              5173  34803  FALL       1
I__64/O                                                    CascadeMux                     0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__62/I                                                    LocalMux                       0              5551  34803  RISE       1
I__62/O                                                    LocalMux                     330              5881  34803  RISE       1
I__63/I                                                    IoInMux                        0              5881  34803  RISE       1
I__63/O                                                    IoInMux                      259              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__278/I                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__278/O                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__279/I                                                   GlobalMux                      0              6758  34803  RISE       1
I__279/O                                                   GlobalMux                    154              6912  34803  RISE       1
I__281/I                                                   SRMux                          0              6912  34803  RISE       1
I__281/O                                                   SRMux                        463              7375  34803  RISE       1
Debounce_Inst.r_count_6_LC_2_9_5/sr                        LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_6_LC_2_9_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_9_LC_2_10_0/lcout
Path End         : Debounce_Inst.r_count_5_LC_2_9_4/sr
Capture Clock    : Debounce_Inst.r_count_5_LC_2_9_4/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_9_LC_2_10_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__225/I                                                   Odrv4                          0              2921  34803  RISE       1
I__225/O                                                   Odrv4                        351              3272  34803  RISE       1
I__228/I                                                   LocalMux                       0              3272  34803  RISE       1
I__228/O                                                   LocalMux                     330              3602  34803  RISE       1
I__231/I                                                   InMux                          0              3602  34803  RISE       1
I__231/O                                                   InMux                        259              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/in0               LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__87/I                                                    LocalMux                       0              4310  34803  RISE       1
I__87/O                                                    LocalMux                     330              4640  34803  RISE       1
I__88/I                                                    InMux                          0              4640  34803  RISE       1
I__88/O                                                    InMux                        259              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__64/I                                                    CascadeMux                     0              5173  34803  FALL       1
I__64/O                                                    CascadeMux                     0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__62/I                                                    LocalMux                       0              5551  34803  RISE       1
I__62/O                                                    LocalMux                     330              5881  34803  RISE       1
I__63/I                                                    IoInMux                        0              5881  34803  RISE       1
I__63/O                                                    IoInMux                      259              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__278/I                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__278/O                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__279/I                                                   GlobalMux                      0              6758  34803  RISE       1
I__279/O                                                   GlobalMux                    154              6912  34803  RISE       1
I__281/I                                                   SRMux                          0              6912  34803  RISE       1
I__281/O                                                   SRMux                        463              7375  34803  RISE       1
Debounce_Inst.r_count_5_LC_2_9_4/sr                        LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_9_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_9_LC_2_10_0/lcout
Path End         : Debounce_Inst.r_count_4_LC_2_9_3/sr
Capture Clock    : Debounce_Inst.r_count_4_LC_2_9_3/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_9_LC_2_10_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__225/I                                                   Odrv4                          0              2921  34803  RISE       1
I__225/O                                                   Odrv4                        351              3272  34803  RISE       1
I__228/I                                                   LocalMux                       0              3272  34803  RISE       1
I__228/O                                                   LocalMux                     330              3602  34803  RISE       1
I__231/I                                                   InMux                          0              3602  34803  RISE       1
I__231/O                                                   InMux                        259              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/in0               LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__87/I                                                    LocalMux                       0              4310  34803  RISE       1
I__87/O                                                    LocalMux                     330              4640  34803  RISE       1
I__88/I                                                    InMux                          0              4640  34803  RISE       1
I__88/O                                                    InMux                        259              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__64/I                                                    CascadeMux                     0              5173  34803  FALL       1
I__64/O                                                    CascadeMux                     0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__62/I                                                    LocalMux                       0              5551  34803  RISE       1
I__62/O                                                    LocalMux                     330              5881  34803  RISE       1
I__63/I                                                    IoInMux                        0              5881  34803  RISE       1
I__63/O                                                    IoInMux                      259              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__278/I                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__278/O                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__279/I                                                   GlobalMux                      0              6758  34803  RISE       1
I__279/O                                                   GlobalMux                    154              6912  34803  RISE       1
I__281/I                                                   SRMux                          0              6912  34803  RISE       1
I__281/O                                                   SRMux                        463              7375  34803  RISE       1
Debounce_Inst.r_count_4_LC_2_9_3/sr                        LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_4_LC_2_9_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_9_LC_2_10_0/lcout
Path End         : Debounce_Inst.r_count_3_LC_2_9_2/sr
Capture Clock    : Debounce_Inst.r_count_3_LC_2_9_2/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_9_LC_2_10_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__225/I                                                   Odrv4                          0              2921  34803  RISE       1
I__225/O                                                   Odrv4                        351              3272  34803  RISE       1
I__228/I                                                   LocalMux                       0              3272  34803  RISE       1
I__228/O                                                   LocalMux                     330              3602  34803  RISE       1
I__231/I                                                   InMux                          0              3602  34803  RISE       1
I__231/O                                                   InMux                        259              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/in0               LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__87/I                                                    LocalMux                       0              4310  34803  RISE       1
I__87/O                                                    LocalMux                     330              4640  34803  RISE       1
I__88/I                                                    InMux                          0              4640  34803  RISE       1
I__88/O                                                    InMux                        259              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__64/I                                                    CascadeMux                     0              5173  34803  FALL       1
I__64/O                                                    CascadeMux                     0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__62/I                                                    LocalMux                       0              5551  34803  RISE       1
I__62/O                                                    LocalMux                     330              5881  34803  RISE       1
I__63/I                                                    IoInMux                        0              5881  34803  RISE       1
I__63/O                                                    IoInMux                      259              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__278/I                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__278/O                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__279/I                                                   GlobalMux                      0              6758  34803  RISE       1
I__279/O                                                   GlobalMux                    154              6912  34803  RISE       1
I__281/I                                                   SRMux                          0              6912  34803  RISE       1
I__281/O                                                   SRMux                        463              7375  34803  RISE       1
Debounce_Inst.r_count_3_LC_2_9_2/sr                        LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_3_LC_2_9_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_9_LC_2_10_0/lcout
Path End         : Debounce_Inst.r_count_2_LC_2_9_1/sr
Capture Clock    : Debounce_Inst.r_count_2_LC_2_9_1/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_9_LC_2_10_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__225/I                                                   Odrv4                          0              2921  34803  RISE       1
I__225/O                                                   Odrv4                        351              3272  34803  RISE       1
I__228/I                                                   LocalMux                       0              3272  34803  RISE       1
I__228/O                                                   LocalMux                     330              3602  34803  RISE       1
I__231/I                                                   InMux                          0              3602  34803  RISE       1
I__231/O                                                   InMux                        259              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/in0               LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__87/I                                                    LocalMux                       0              4310  34803  RISE       1
I__87/O                                                    LocalMux                     330              4640  34803  RISE       1
I__88/I                                                    InMux                          0              4640  34803  RISE       1
I__88/O                                                    InMux                        259              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__64/I                                                    CascadeMux                     0              5173  34803  FALL       1
I__64/O                                                    CascadeMux                     0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__62/I                                                    LocalMux                       0              5551  34803  RISE       1
I__62/O                                                    LocalMux                     330              5881  34803  RISE       1
I__63/I                                                    IoInMux                        0              5881  34803  RISE       1
I__63/O                                                    IoInMux                      259              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__278/I                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__278/O                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__279/I                                                   GlobalMux                      0              6758  34803  RISE       1
I__279/O                                                   GlobalMux                    154              6912  34803  RISE       1
I__281/I                                                   SRMux                          0              6912  34803  RISE       1
I__281/O                                                   SRMux                        463              7375  34803  RISE       1
Debounce_Inst.r_count_2_LC_2_9_1/sr                        LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_2_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_9_LC_2_10_0/lcout
Path End         : Debounce_Inst.r_count_16_LC_2_10_7/sr
Capture Clock    : Debounce_Inst.r_count_16_LC_2_10_7/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_9_LC_2_10_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__225/I                                                   Odrv4                          0              2921  34803  RISE       1
I__225/O                                                   Odrv4                        351              3272  34803  RISE       1
I__228/I                                                   LocalMux                       0              3272  34803  RISE       1
I__228/O                                                   LocalMux                     330              3602  34803  RISE       1
I__231/I                                                   InMux                          0              3602  34803  RISE       1
I__231/O                                                   InMux                        259              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/in0               LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__87/I                                                    LocalMux                       0              4310  34803  RISE       1
I__87/O                                                    LocalMux                     330              4640  34803  RISE       1
I__88/I                                                    InMux                          0              4640  34803  RISE       1
I__88/O                                                    InMux                        259              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__64/I                                                    CascadeMux                     0              5173  34803  FALL       1
I__64/O                                                    CascadeMux                     0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__62/I                                                    LocalMux                       0              5551  34803  RISE       1
I__62/O                                                    LocalMux                     330              5881  34803  RISE       1
I__63/I                                                    IoInMux                        0              5881  34803  RISE       1
I__63/O                                                    IoInMux                      259              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__278/I                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__278/O                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__279/I                                                   GlobalMux                      0              6758  34803  RISE       1
I__279/O                                                   GlobalMux                    154              6912  34803  RISE       1
I__282/I                                                   SRMux                          0              6912  34803  RISE       1
I__282/O                                                   SRMux                        463              7375  34803  RISE       1
Debounce_Inst.r_count_16_LC_2_10_7/sr                      LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_2_10_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_9_LC_2_10_0/lcout
Path End         : Debounce_Inst.r_count_15_LC_2_10_6/sr
Capture Clock    : Debounce_Inst.r_count_15_LC_2_10_6/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_9_LC_2_10_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__225/I                                                   Odrv4                          0              2921  34803  RISE       1
I__225/O                                                   Odrv4                        351              3272  34803  RISE       1
I__228/I                                                   LocalMux                       0              3272  34803  RISE       1
I__228/O                                                   LocalMux                     330              3602  34803  RISE       1
I__231/I                                                   InMux                          0              3602  34803  RISE       1
I__231/O                                                   InMux                        259              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/in0               LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__87/I                                                    LocalMux                       0              4310  34803  RISE       1
I__87/O                                                    LocalMux                     330              4640  34803  RISE       1
I__88/I                                                    InMux                          0              4640  34803  RISE       1
I__88/O                                                    InMux                        259              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__64/I                                                    CascadeMux                     0              5173  34803  FALL       1
I__64/O                                                    CascadeMux                     0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__62/I                                                    LocalMux                       0              5551  34803  RISE       1
I__62/O                                                    LocalMux                     330              5881  34803  RISE       1
I__63/I                                                    IoInMux                        0              5881  34803  RISE       1
I__63/O                                                    IoInMux                      259              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__278/I                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__278/O                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__279/I                                                   GlobalMux                      0              6758  34803  RISE       1
I__279/O                                                   GlobalMux                    154              6912  34803  RISE       1
I__282/I                                                   SRMux                          0              6912  34803  RISE       1
I__282/O                                                   SRMux                        463              7375  34803  RISE       1
Debounce_Inst.r_count_15_LC_2_10_6/sr                      LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_15_LC_2_10_6/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_9_LC_2_10_0/lcout
Path End         : Debounce_Inst.r_count_14_LC_2_10_5/sr
Capture Clock    : Debounce_Inst.r_count_14_LC_2_10_5/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_9_LC_2_10_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__225/I                                                   Odrv4                          0              2921  34803  RISE       1
I__225/O                                                   Odrv4                        351              3272  34803  RISE       1
I__228/I                                                   LocalMux                       0              3272  34803  RISE       1
I__228/O                                                   LocalMux                     330              3602  34803  RISE       1
I__231/I                                                   InMux                          0              3602  34803  RISE       1
I__231/O                                                   InMux                        259              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/in0               LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__87/I                                                    LocalMux                       0              4310  34803  RISE       1
I__87/O                                                    LocalMux                     330              4640  34803  RISE       1
I__88/I                                                    InMux                          0              4640  34803  RISE       1
I__88/O                                                    InMux                        259              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__64/I                                                    CascadeMux                     0              5173  34803  FALL       1
I__64/O                                                    CascadeMux                     0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__62/I                                                    LocalMux                       0              5551  34803  RISE       1
I__62/O                                                    LocalMux                     330              5881  34803  RISE       1
I__63/I                                                    IoInMux                        0              5881  34803  RISE       1
I__63/O                                                    IoInMux                      259              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__278/I                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__278/O                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__279/I                                                   GlobalMux                      0              6758  34803  RISE       1
I__279/O                                                   GlobalMux                    154              6912  34803  RISE       1
I__282/I                                                   SRMux                          0              6912  34803  RISE       1
I__282/O                                                   SRMux                        463              7375  34803  RISE       1
Debounce_Inst.r_count_14_LC_2_10_5/sr                      LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_14_LC_2_10_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_9_LC_2_10_0/lcout
Path End         : Debounce_Inst.r_count_13_LC_2_10_4/sr
Capture Clock    : Debounce_Inst.r_count_13_LC_2_10_4/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_9_LC_2_10_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__225/I                                                   Odrv4                          0              2921  34803  RISE       1
I__225/O                                                   Odrv4                        351              3272  34803  RISE       1
I__228/I                                                   LocalMux                       0              3272  34803  RISE       1
I__228/O                                                   LocalMux                     330              3602  34803  RISE       1
I__231/I                                                   InMux                          0              3602  34803  RISE       1
I__231/O                                                   InMux                        259              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/in0               LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__87/I                                                    LocalMux                       0              4310  34803  RISE       1
I__87/O                                                    LocalMux                     330              4640  34803  RISE       1
I__88/I                                                    InMux                          0              4640  34803  RISE       1
I__88/O                                                    InMux                        259              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__64/I                                                    CascadeMux                     0              5173  34803  FALL       1
I__64/O                                                    CascadeMux                     0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__62/I                                                    LocalMux                       0              5551  34803  RISE       1
I__62/O                                                    LocalMux                     330              5881  34803  RISE       1
I__63/I                                                    IoInMux                        0              5881  34803  RISE       1
I__63/O                                                    IoInMux                      259              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__278/I                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__278/O                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__279/I                                                   GlobalMux                      0              6758  34803  RISE       1
I__279/O                                                   GlobalMux                    154              6912  34803  RISE       1
I__282/I                                                   SRMux                          0              6912  34803  RISE       1
I__282/O                                                   SRMux                        463              7375  34803  RISE       1
Debounce_Inst.r_count_13_LC_2_10_4/sr                      LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_13_LC_2_10_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_9_LC_2_10_0/lcout
Path End         : Debounce_Inst.r_count_12_LC_2_10_3/sr
Capture Clock    : Debounce_Inst.r_count_12_LC_2_10_3/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_9_LC_2_10_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__225/I                                                   Odrv4                          0              2921  34803  RISE       1
I__225/O                                                   Odrv4                        351              3272  34803  RISE       1
I__228/I                                                   LocalMux                       0              3272  34803  RISE       1
I__228/O                                                   LocalMux                     330              3602  34803  RISE       1
I__231/I                                                   InMux                          0              3602  34803  RISE       1
I__231/O                                                   InMux                        259              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/in0               LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__87/I                                                    LocalMux                       0              4310  34803  RISE       1
I__87/O                                                    LocalMux                     330              4640  34803  RISE       1
I__88/I                                                    InMux                          0              4640  34803  RISE       1
I__88/O                                                    InMux                        259              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__64/I                                                    CascadeMux                     0              5173  34803  FALL       1
I__64/O                                                    CascadeMux                     0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__62/I                                                    LocalMux                       0              5551  34803  RISE       1
I__62/O                                                    LocalMux                     330              5881  34803  RISE       1
I__63/I                                                    IoInMux                        0              5881  34803  RISE       1
I__63/O                                                    IoInMux                      259              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__278/I                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__278/O                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__279/I                                                   GlobalMux                      0              6758  34803  RISE       1
I__279/O                                                   GlobalMux                    154              6912  34803  RISE       1
I__282/I                                                   SRMux                          0              6912  34803  RISE       1
I__282/O                                                   SRMux                        463              7375  34803  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/sr                      LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_9_LC_2_10_0/lcout
Path End         : Debounce_Inst.r_count_11_LC_2_10_2/sr
Capture Clock    : Debounce_Inst.r_count_11_LC_2_10_2/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_9_LC_2_10_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__225/I                                                   Odrv4                          0              2921  34803  RISE       1
I__225/O                                                   Odrv4                        351              3272  34803  RISE       1
I__228/I                                                   LocalMux                       0              3272  34803  RISE       1
I__228/O                                                   LocalMux                     330              3602  34803  RISE       1
I__231/I                                                   InMux                          0              3602  34803  RISE       1
I__231/O                                                   InMux                        259              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/in0               LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__87/I                                                    LocalMux                       0              4310  34803  RISE       1
I__87/O                                                    LocalMux                     330              4640  34803  RISE       1
I__88/I                                                    InMux                          0              4640  34803  RISE       1
I__88/O                                                    InMux                        259              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__64/I                                                    CascadeMux                     0              5173  34803  FALL       1
I__64/O                                                    CascadeMux                     0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__62/I                                                    LocalMux                       0              5551  34803  RISE       1
I__62/O                                                    LocalMux                     330              5881  34803  RISE       1
I__63/I                                                    IoInMux                        0              5881  34803  RISE       1
I__63/O                                                    IoInMux                      259              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__278/I                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__278/O                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__279/I                                                   GlobalMux                      0              6758  34803  RISE       1
I__279/O                                                   GlobalMux                    154              6912  34803  RISE       1
I__282/I                                                   SRMux                          0              6912  34803  RISE       1
I__282/O                                                   SRMux                        463              7375  34803  RISE       1
Debounce_Inst.r_count_11_LC_2_10_2/sr                      LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_11_LC_2_10_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_9_LC_2_10_0/lcout
Path End         : Debounce_Inst.r_count_10_LC_2_10_1/sr
Capture Clock    : Debounce_Inst.r_count_10_LC_2_10_1/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_9_LC_2_10_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__225/I                                                   Odrv4                          0              2921  34803  RISE       1
I__225/O                                                   Odrv4                        351              3272  34803  RISE       1
I__228/I                                                   LocalMux                       0              3272  34803  RISE       1
I__228/O                                                   LocalMux                     330              3602  34803  RISE       1
I__231/I                                                   InMux                          0              3602  34803  RISE       1
I__231/O                                                   InMux                        259              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/in0               LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__87/I                                                    LocalMux                       0              4310  34803  RISE       1
I__87/O                                                    LocalMux                     330              4640  34803  RISE       1
I__88/I                                                    InMux                          0              4640  34803  RISE       1
I__88/O                                                    InMux                        259              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__64/I                                                    CascadeMux                     0              5173  34803  FALL       1
I__64/O                                                    CascadeMux                     0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__62/I                                                    LocalMux                       0              5551  34803  RISE       1
I__62/O                                                    LocalMux                     330              5881  34803  RISE       1
I__63/I                                                    IoInMux                        0              5881  34803  RISE       1
I__63/O                                                    IoInMux                      259              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__278/I                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__278/O                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__279/I                                                   GlobalMux                      0              6758  34803  RISE       1
I__279/O                                                   GlobalMux                    154              6912  34803  RISE       1
I__282/I                                                   SRMux                          0              6912  34803  RISE       1
I__282/O                                                   SRMux                        463              7375  34803  RISE       1
Debounce_Inst.r_count_10_LC_2_10_1/sr                      LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_10_LC_2_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_9_LC_2_10_0/lcout
Path End         : Debounce_Inst.r_count_9_LC_2_10_0/sr
Capture Clock    : Debounce_Inst.r_count_9_LC_2_10_0/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_9_LC_2_10_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__225/I                                                   Odrv4                          0              2921  34803  RISE       1
I__225/O                                                   Odrv4                        351              3272  34803  RISE       1
I__228/I                                                   LocalMux                       0              3272  34803  RISE       1
I__228/O                                                   LocalMux                     330              3602  34803  RISE       1
I__231/I                                                   InMux                          0              3602  34803  RISE       1
I__231/O                                                   InMux                        259              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/in0               LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__87/I                                                    LocalMux                       0              4310  34803  RISE       1
I__87/O                                                    LocalMux                     330              4640  34803  RISE       1
I__88/I                                                    InMux                          0              4640  34803  RISE       1
I__88/O                                                    InMux                        259              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__64/I                                                    CascadeMux                     0              5173  34803  FALL       1
I__64/O                                                    CascadeMux                     0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__62/I                                                    LocalMux                       0              5551  34803  RISE       1
I__62/O                                                    LocalMux                     330              5881  34803  RISE       1
I__63/I                                                    IoInMux                        0              5881  34803  RISE       1
I__63/O                                                    IoInMux                      259              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__278/I                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__278/O                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__279/I                                                   GlobalMux                      0              6758  34803  RISE       1
I__279/O                                                   GlobalMux                    154              6912  34803  RISE       1
I__282/I                                                   SRMux                          0              6912  34803  RISE       1
I__282/O                                                   SRMux                        463              7375  34803  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/sr                       LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_9_LC_2_10_0/lcout
Path End         : Debounce_Inst.r_count_1_LC_2_11_4/sr
Capture Clock    : Debounce_Inst.r_count_1_LC_2_11_4/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_9_LC_2_10_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__225/I                                                   Odrv4                          0              2921  34803  RISE       1
I__225/O                                                   Odrv4                        351              3272  34803  RISE       1
I__228/I                                                   LocalMux                       0              3272  34803  RISE       1
I__228/O                                                   LocalMux                     330              3602  34803  RISE       1
I__231/I                                                   InMux                          0              3602  34803  RISE       1
I__231/O                                                   InMux                        259              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/in0               LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__87/I                                                    LocalMux                       0              4310  34803  RISE       1
I__87/O                                                    LocalMux                     330              4640  34803  RISE       1
I__88/I                                                    InMux                          0              4640  34803  RISE       1
I__88/O                                                    InMux                        259              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__64/I                                                    CascadeMux                     0              5173  34803  FALL       1
I__64/O                                                    CascadeMux                     0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__62/I                                                    LocalMux                       0              5551  34803  RISE       1
I__62/O                                                    LocalMux                     330              5881  34803  RISE       1
I__63/I                                                    IoInMux                        0              5881  34803  RISE       1
I__63/O                                                    IoInMux                      259              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__278/I                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__278/O                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__279/I                                                   GlobalMux                      0              6758  34803  RISE       1
I__279/O                                                   GlobalMux                    154              6912  34803  RISE       1
I__283/I                                                   SRMux                          0              6912  34803  RISE       1
I__283/O                                                   SRMux                        463              7375  34803  RISE       1
Debounce_Inst.r_count_1_LC_2_11_4/sr                       LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_9_LC_2_10_0/lcout
Path End         : Debounce_Inst.r_count_17_LC_2_11_0/sr
Capture Clock    : Debounce_Inst.r_count_17_LC_2_11_0/clk
Setup Constraint : 40000p
Path slack       : 34803p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_9_LC_2_10_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__225/I                                                   Odrv4                          0              2921  34803  RISE       1
I__225/O                                                   Odrv4                        351              3272  34803  RISE       1
I__228/I                                                   LocalMux                       0              3272  34803  RISE       1
I__228/O                                                   LocalMux                     330              3602  34803  RISE       1
I__231/I                                                   InMux                          0              3602  34803  RISE       1
I__231/O                                                   InMux                        259              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/in0               LogicCell40_SEQ_MODE_0000      0              3861  34803  RISE       1
Debounce_Inst.r_count_RNISLBU_8_LC_1_9_5/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34803  RISE       1
I__87/I                                                    LocalMux                       0              4310  34803  RISE       1
I__87/O                                                    LocalMux                     330              4640  34803  RISE       1
I__88/I                                                    InMux                          0              4640  34803  RISE       1
I__88/O                                                    InMux                        259              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in3             LogicCell40_SEQ_MODE_0000      0              4899  34803  RISE       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    274              5173  34803  FALL       1
I__64/I                                                    CascadeMux                     0              5173  34803  FALL       1
I__64/O                                                    CascadeMux                     0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              5173  34803  FALL       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    379              5551  34803  RISE       1
I__62/I                                                    LocalMux                       0              5551  34803  RISE       1
I__62/O                                                    LocalMux                     330              5881  34803  RISE       1
I__63/I                                                    IoInMux                        0              5881  34803  RISE       1
I__63/O                                                    IoInMux                      259              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6141  34803  RISE       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6758  34803  RISE      18
I__278/I                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__278/O                                                   gio2CtrlBuf                    0              6758  34803  RISE       1
I__279/I                                                   GlobalMux                      0              6758  34803  RISE       1
I__279/O                                                   GlobalMux                    154              6912  34803  RISE       1
I__283/I                                                   SRMux                          0              6912  34803  RISE       1
I__283/O                                                   SRMux                        463              7375  34803  RISE       1
Debounce_Inst.r_count_17_LC_2_11_0/sr                      LogicCell40_SEQ_MODE_1000      0              7375  34803  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_2_11_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_11_4/lcout
Path End         : Debounce_Inst.r_count_17_LC_2_11_0/in3
Capture Clock    : Debounce_Inst.r_count_17_LC_2_11_0/clk
Setup Constraint : 40000p
Path slack       : 35470p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3717
-------------------------------------   ---- 
End-of-path arrival time (ps)           6638
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_11_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35469  RISE       3
I__295/I                                             Odrv4                          0              2921  35469  RISE       1
I__295/O                                             Odrv4                        351              3272  35469  RISE       1
I__298/I                                             LocalMux                       0              3272  35469  RISE       1
I__298/O                                             LocalMux                     330              3602  35469  RISE       1
I__300/I                                             InMux                          0              3602  35469  RISE       1
I__300/O                                             InMux                        259              3861  35469  RISE       1
I__301/I                                             CascadeMux                     0              3861  35469  RISE       1
I__301/O                                             CascadeMux                     0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    231              4093  35469  RISE       2
Debounce_Inst.r_count_2_LC_2_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4093  35469  RISE       1
Debounce_Inst.r_count_2_LC_2_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4219  35469  RISE       2
Debounce_Inst.r_count_3_LC_2_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4219  35469  RISE       1
Debounce_Inst.r_count_3_LC_2_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4345  35469  RISE       2
Debounce_Inst.r_count_4_LC_2_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4345  35469  RISE       1
Debounce_Inst.r_count_4_LC_2_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4471  35469  RISE       2
Debounce_Inst.r_count_5_LC_2_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4471  35469  RISE       1
Debounce_Inst.r_count_5_LC_2_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4598  35469  RISE       2
Debounce_Inst.r_count_6_LC_2_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4598  35469  RISE       1
Debounce_Inst.r_count_6_LC_2_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4724  35469  RISE       2
Debounce_Inst.r_count_7_LC_2_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4724  35469  RISE       1
Debounce_Inst.r_count_7_LC_2_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              4850  35469  RISE       2
Debounce_Inst.r_count_8_LC_2_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35469  RISE       1
Debounce_Inst.r_count_8_LC_2_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35469  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4976  35469  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5173  35469  RISE       2
Debounce_Inst.r_count_9_LC_2_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5173  35469  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5299  35469  RISE       2
Debounce_Inst.r_count_10_LC_2_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5299  35469  RISE       1
Debounce_Inst.r_count_10_LC_2_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5425  35469  RISE       2
Debounce_Inst.r_count_11_LC_2_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5425  35469  RISE       1
Debounce_Inst.r_count_11_LC_2_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              5551  35469  RISE       2
Debounce_Inst.r_count_12_LC_2_10_3/carryin           LogicCell40_SEQ_MODE_1000      0              5551  35469  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/carryout          LogicCell40_SEQ_MODE_1000    126              5678  35469  RISE       2
Debounce_Inst.r_count_13_LC_2_10_4/carryin           LogicCell40_SEQ_MODE_1000      0              5678  35469  RISE       1
Debounce_Inst.r_count_13_LC_2_10_4/carryout          LogicCell40_SEQ_MODE_1000    126              5804  35469  RISE       2
Debounce_Inst.r_count_14_LC_2_10_5/carryin           LogicCell40_SEQ_MODE_1000      0              5804  35469  RISE       1
Debounce_Inst.r_count_14_LC_2_10_5/carryout          LogicCell40_SEQ_MODE_1000    126              5930  35469  RISE       2
Debounce_Inst.r_count_15_LC_2_10_6/carryin           LogicCell40_SEQ_MODE_1000      0              5930  35469  RISE       1
Debounce_Inst.r_count_15_LC_2_10_6/carryout          LogicCell40_SEQ_MODE_1000    126              6056  35469  RISE       2
Debounce_Inst.r_count_16_LC_2_10_7/carryin           LogicCell40_SEQ_MODE_1000      0              6056  35469  RISE       1
Debounce_Inst.r_count_16_LC_2_10_7/carryout          LogicCell40_SEQ_MODE_1000    126              6183  35469  RISE       1
IN_MUX_bfv_2_11_0_/carryinitin                       ICE_CARRY_IN_MUX               0              6183  35469  RISE       1
IN_MUX_bfv_2_11_0_/carryinitout                      ICE_CARRY_IN_MUX             196              6379  35469  RISE       1
I__319/I                                             InMux                          0              6379  35469  RISE       1
I__319/O                                             InMux                        259              6638  35469  RISE       1
Debounce_Inst.r_count_17_LC_2_11_0/in3               LogicCell40_SEQ_MODE_1000      0              6638  35469  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_2_11_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_11_4/lcout
Path End         : Debounce_Inst.r_count_16_LC_2_10_7/in3
Capture Clock    : Debounce_Inst.r_count_16_LC_2_10_7/clk
Setup Constraint : 40000p
Path slack       : 35792p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3395
-------------------------------------   ---- 
End-of-path arrival time (ps)           6316
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_11_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35469  RISE       3
I__295/I                                             Odrv4                          0              2921  35469  RISE       1
I__295/O                                             Odrv4                        351              3272  35469  RISE       1
I__298/I                                             LocalMux                       0              3272  35469  RISE       1
I__298/O                                             LocalMux                     330              3602  35469  RISE       1
I__300/I                                             InMux                          0              3602  35469  RISE       1
I__300/O                                             InMux                        259              3861  35469  RISE       1
I__301/I                                             CascadeMux                     0              3861  35469  RISE       1
I__301/O                                             CascadeMux                     0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    231              4093  35469  RISE       2
Debounce_Inst.r_count_2_LC_2_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4093  35469  RISE       1
Debounce_Inst.r_count_2_LC_2_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4219  35469  RISE       2
Debounce_Inst.r_count_3_LC_2_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4219  35469  RISE       1
Debounce_Inst.r_count_3_LC_2_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4345  35469  RISE       2
Debounce_Inst.r_count_4_LC_2_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4345  35469  RISE       1
Debounce_Inst.r_count_4_LC_2_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4471  35469  RISE       2
Debounce_Inst.r_count_5_LC_2_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4471  35469  RISE       1
Debounce_Inst.r_count_5_LC_2_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4598  35469  RISE       2
Debounce_Inst.r_count_6_LC_2_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4598  35469  RISE       1
Debounce_Inst.r_count_6_LC_2_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4724  35469  RISE       2
Debounce_Inst.r_count_7_LC_2_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4724  35469  RISE       1
Debounce_Inst.r_count_7_LC_2_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              4850  35469  RISE       2
Debounce_Inst.r_count_8_LC_2_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35469  RISE       1
Debounce_Inst.r_count_8_LC_2_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35469  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4976  35469  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5173  35469  RISE       2
Debounce_Inst.r_count_9_LC_2_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5173  35469  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5299  35469  RISE       2
Debounce_Inst.r_count_10_LC_2_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5299  35469  RISE       1
Debounce_Inst.r_count_10_LC_2_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5425  35469  RISE       2
Debounce_Inst.r_count_11_LC_2_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5425  35469  RISE       1
Debounce_Inst.r_count_11_LC_2_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              5551  35469  RISE       2
Debounce_Inst.r_count_12_LC_2_10_3/carryin           LogicCell40_SEQ_MODE_1000      0              5551  35469  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/carryout          LogicCell40_SEQ_MODE_1000    126              5678  35469  RISE       2
Debounce_Inst.r_count_13_LC_2_10_4/carryin           LogicCell40_SEQ_MODE_1000      0              5678  35469  RISE       1
Debounce_Inst.r_count_13_LC_2_10_4/carryout          LogicCell40_SEQ_MODE_1000    126              5804  35469  RISE       2
Debounce_Inst.r_count_14_LC_2_10_5/carryin           LogicCell40_SEQ_MODE_1000      0              5804  35469  RISE       1
Debounce_Inst.r_count_14_LC_2_10_5/carryout          LogicCell40_SEQ_MODE_1000    126              5930  35469  RISE       2
Debounce_Inst.r_count_15_LC_2_10_6/carryin           LogicCell40_SEQ_MODE_1000      0              5930  35469  RISE       1
Debounce_Inst.r_count_15_LC_2_10_6/carryout          LogicCell40_SEQ_MODE_1000    126              6056  35469  RISE       2
I__320/I                                             InMux                          0              6056  35792  RISE       1
I__320/O                                             InMux                        259              6316  35792  RISE       1
Debounce_Inst.r_count_16_LC_2_10_7/in3               LogicCell40_SEQ_MODE_1000      0              6316  35792  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_2_10_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_11_4/lcout
Path End         : Debounce_Inst.r_count_15_LC_2_10_6/in3
Capture Clock    : Debounce_Inst.r_count_15_LC_2_10_6/clk
Setup Constraint : 40000p
Path slack       : 35918p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3269
-------------------------------------   ---- 
End-of-path arrival time (ps)           6190
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_11_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35469  RISE       3
I__295/I                                             Odrv4                          0              2921  35469  RISE       1
I__295/O                                             Odrv4                        351              3272  35469  RISE       1
I__298/I                                             LocalMux                       0              3272  35469  RISE       1
I__298/O                                             LocalMux                     330              3602  35469  RISE       1
I__300/I                                             InMux                          0              3602  35469  RISE       1
I__300/O                                             InMux                        259              3861  35469  RISE       1
I__301/I                                             CascadeMux                     0              3861  35469  RISE       1
I__301/O                                             CascadeMux                     0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    231              4093  35469  RISE       2
Debounce_Inst.r_count_2_LC_2_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4093  35469  RISE       1
Debounce_Inst.r_count_2_LC_2_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4219  35469  RISE       2
Debounce_Inst.r_count_3_LC_2_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4219  35469  RISE       1
Debounce_Inst.r_count_3_LC_2_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4345  35469  RISE       2
Debounce_Inst.r_count_4_LC_2_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4345  35469  RISE       1
Debounce_Inst.r_count_4_LC_2_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4471  35469  RISE       2
Debounce_Inst.r_count_5_LC_2_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4471  35469  RISE       1
Debounce_Inst.r_count_5_LC_2_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4598  35469  RISE       2
Debounce_Inst.r_count_6_LC_2_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4598  35469  RISE       1
Debounce_Inst.r_count_6_LC_2_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4724  35469  RISE       2
Debounce_Inst.r_count_7_LC_2_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4724  35469  RISE       1
Debounce_Inst.r_count_7_LC_2_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              4850  35469  RISE       2
Debounce_Inst.r_count_8_LC_2_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35469  RISE       1
Debounce_Inst.r_count_8_LC_2_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35469  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4976  35469  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5173  35469  RISE       2
Debounce_Inst.r_count_9_LC_2_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5173  35469  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5299  35469  RISE       2
Debounce_Inst.r_count_10_LC_2_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5299  35469  RISE       1
Debounce_Inst.r_count_10_LC_2_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5425  35469  RISE       2
Debounce_Inst.r_count_11_LC_2_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5425  35469  RISE       1
Debounce_Inst.r_count_11_LC_2_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              5551  35469  RISE       2
Debounce_Inst.r_count_12_LC_2_10_3/carryin           LogicCell40_SEQ_MODE_1000      0              5551  35469  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/carryout          LogicCell40_SEQ_MODE_1000    126              5678  35469  RISE       2
Debounce_Inst.r_count_13_LC_2_10_4/carryin           LogicCell40_SEQ_MODE_1000      0              5678  35469  RISE       1
Debounce_Inst.r_count_13_LC_2_10_4/carryout          LogicCell40_SEQ_MODE_1000    126              5804  35469  RISE       2
Debounce_Inst.r_count_14_LC_2_10_5/carryin           LogicCell40_SEQ_MODE_1000      0              5804  35469  RISE       1
Debounce_Inst.r_count_14_LC_2_10_5/carryout          LogicCell40_SEQ_MODE_1000    126              5930  35469  RISE       2
I__327/I                                             InMux                          0              5930  35918  RISE       1
I__327/O                                             InMux                        259              6190  35918  RISE       1
Debounce_Inst.r_count_15_LC_2_10_6/in3               LogicCell40_SEQ_MODE_1000      0              6190  35918  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_15_LC_2_10_6/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_11_4/lcout
Path End         : Debounce_Inst.r_count_14_LC_2_10_5/in3
Capture Clock    : Debounce_Inst.r_count_14_LC_2_10_5/clk
Setup Constraint : 40000p
Path slack       : 36045p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3142
-------------------------------------   ---- 
End-of-path arrival time (ps)           6063
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_11_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35469  RISE       3
I__295/I                                             Odrv4                          0              2921  35469  RISE       1
I__295/O                                             Odrv4                        351              3272  35469  RISE       1
I__298/I                                             LocalMux                       0              3272  35469  RISE       1
I__298/O                                             LocalMux                     330              3602  35469  RISE       1
I__300/I                                             InMux                          0              3602  35469  RISE       1
I__300/O                                             InMux                        259              3861  35469  RISE       1
I__301/I                                             CascadeMux                     0              3861  35469  RISE       1
I__301/O                                             CascadeMux                     0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    231              4093  35469  RISE       2
Debounce_Inst.r_count_2_LC_2_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4093  35469  RISE       1
Debounce_Inst.r_count_2_LC_2_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4219  35469  RISE       2
Debounce_Inst.r_count_3_LC_2_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4219  35469  RISE       1
Debounce_Inst.r_count_3_LC_2_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4345  35469  RISE       2
Debounce_Inst.r_count_4_LC_2_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4345  35469  RISE       1
Debounce_Inst.r_count_4_LC_2_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4471  35469  RISE       2
Debounce_Inst.r_count_5_LC_2_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4471  35469  RISE       1
Debounce_Inst.r_count_5_LC_2_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4598  35469  RISE       2
Debounce_Inst.r_count_6_LC_2_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4598  35469  RISE       1
Debounce_Inst.r_count_6_LC_2_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4724  35469  RISE       2
Debounce_Inst.r_count_7_LC_2_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4724  35469  RISE       1
Debounce_Inst.r_count_7_LC_2_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              4850  35469  RISE       2
Debounce_Inst.r_count_8_LC_2_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35469  RISE       1
Debounce_Inst.r_count_8_LC_2_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35469  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4976  35469  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5173  35469  RISE       2
Debounce_Inst.r_count_9_LC_2_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5173  35469  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5299  35469  RISE       2
Debounce_Inst.r_count_10_LC_2_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5299  35469  RISE       1
Debounce_Inst.r_count_10_LC_2_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5425  35469  RISE       2
Debounce_Inst.r_count_11_LC_2_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5425  35469  RISE       1
Debounce_Inst.r_count_11_LC_2_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              5551  35469  RISE       2
Debounce_Inst.r_count_12_LC_2_10_3/carryin           LogicCell40_SEQ_MODE_1000      0              5551  35469  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/carryout          LogicCell40_SEQ_MODE_1000    126              5678  35469  RISE       2
Debounce_Inst.r_count_13_LC_2_10_4/carryin           LogicCell40_SEQ_MODE_1000      0              5678  35469  RISE       1
Debounce_Inst.r_count_13_LC_2_10_4/carryout          LogicCell40_SEQ_MODE_1000    126              5804  35469  RISE       2
I__334/I                                             InMux                          0              5804  36044  RISE       1
I__334/O                                             InMux                        259              6063  36044  RISE       1
Debounce_Inst.r_count_14_LC_2_10_5/in3               LogicCell40_SEQ_MODE_1000      0              6063  36044  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_14_LC_2_10_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_11_4/lcout
Path End         : Debounce_Inst.r_count_13_LC_2_10_4/in3
Capture Clock    : Debounce_Inst.r_count_13_LC_2_10_4/clk
Setup Constraint : 40000p
Path slack       : 36171p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_11_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35469  RISE       3
I__295/I                                             Odrv4                          0              2921  35469  RISE       1
I__295/O                                             Odrv4                        351              3272  35469  RISE       1
I__298/I                                             LocalMux                       0              3272  35469  RISE       1
I__298/O                                             LocalMux                     330              3602  35469  RISE       1
I__300/I                                             InMux                          0              3602  35469  RISE       1
I__300/O                                             InMux                        259              3861  35469  RISE       1
I__301/I                                             CascadeMux                     0              3861  35469  RISE       1
I__301/O                                             CascadeMux                     0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    231              4093  35469  RISE       2
Debounce_Inst.r_count_2_LC_2_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4093  35469  RISE       1
Debounce_Inst.r_count_2_LC_2_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4219  35469  RISE       2
Debounce_Inst.r_count_3_LC_2_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4219  35469  RISE       1
Debounce_Inst.r_count_3_LC_2_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4345  35469  RISE       2
Debounce_Inst.r_count_4_LC_2_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4345  35469  RISE       1
Debounce_Inst.r_count_4_LC_2_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4471  35469  RISE       2
Debounce_Inst.r_count_5_LC_2_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4471  35469  RISE       1
Debounce_Inst.r_count_5_LC_2_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4598  35469  RISE       2
Debounce_Inst.r_count_6_LC_2_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4598  35469  RISE       1
Debounce_Inst.r_count_6_LC_2_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4724  35469  RISE       2
Debounce_Inst.r_count_7_LC_2_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4724  35469  RISE       1
Debounce_Inst.r_count_7_LC_2_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              4850  35469  RISE       2
Debounce_Inst.r_count_8_LC_2_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35469  RISE       1
Debounce_Inst.r_count_8_LC_2_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35469  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4976  35469  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5173  35469  RISE       2
Debounce_Inst.r_count_9_LC_2_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5173  35469  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5299  35469  RISE       2
Debounce_Inst.r_count_10_LC_2_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5299  35469  RISE       1
Debounce_Inst.r_count_10_LC_2_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5425  35469  RISE       2
Debounce_Inst.r_count_11_LC_2_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5425  35469  RISE       1
Debounce_Inst.r_count_11_LC_2_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              5551  35469  RISE       2
Debounce_Inst.r_count_12_LC_2_10_3/carryin           LogicCell40_SEQ_MODE_1000      0              5551  35469  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/carryout          LogicCell40_SEQ_MODE_1000    126              5678  35469  RISE       2
I__341/I                                             InMux                          0              5678  36171  RISE       1
I__341/O                                             InMux                        259              5937  36171  RISE       1
Debounce_Inst.r_count_13_LC_2_10_4/in3               LogicCell40_SEQ_MODE_1000      0              5937  36171  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_13_LC_2_10_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_11_4/lcout
Path End         : Debounce_Inst.r_count_12_LC_2_10_3/in3
Capture Clock    : Debounce_Inst.r_count_12_LC_2_10_3/clk
Setup Constraint : 40000p
Path slack       : 36297p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2890
-------------------------------------   ---- 
End-of-path arrival time (ps)           5811
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_11_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35469  RISE       3
I__295/I                                             Odrv4                          0              2921  35469  RISE       1
I__295/O                                             Odrv4                        351              3272  35469  RISE       1
I__298/I                                             LocalMux                       0              3272  35469  RISE       1
I__298/O                                             LocalMux                     330              3602  35469  RISE       1
I__300/I                                             InMux                          0              3602  35469  RISE       1
I__300/O                                             InMux                        259              3861  35469  RISE       1
I__301/I                                             CascadeMux                     0              3861  35469  RISE       1
I__301/O                                             CascadeMux                     0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    231              4093  35469  RISE       2
Debounce_Inst.r_count_2_LC_2_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4093  35469  RISE       1
Debounce_Inst.r_count_2_LC_2_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4219  35469  RISE       2
Debounce_Inst.r_count_3_LC_2_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4219  35469  RISE       1
Debounce_Inst.r_count_3_LC_2_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4345  35469  RISE       2
Debounce_Inst.r_count_4_LC_2_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4345  35469  RISE       1
Debounce_Inst.r_count_4_LC_2_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4471  35469  RISE       2
Debounce_Inst.r_count_5_LC_2_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4471  35469  RISE       1
Debounce_Inst.r_count_5_LC_2_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4598  35469  RISE       2
Debounce_Inst.r_count_6_LC_2_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4598  35469  RISE       1
Debounce_Inst.r_count_6_LC_2_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4724  35469  RISE       2
Debounce_Inst.r_count_7_LC_2_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4724  35469  RISE       1
Debounce_Inst.r_count_7_LC_2_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              4850  35469  RISE       2
Debounce_Inst.r_count_8_LC_2_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35469  RISE       1
Debounce_Inst.r_count_8_LC_2_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35469  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4976  35469  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5173  35469  RISE       2
Debounce_Inst.r_count_9_LC_2_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5173  35469  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5299  35469  RISE       2
Debounce_Inst.r_count_10_LC_2_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5299  35469  RISE       1
Debounce_Inst.r_count_10_LC_2_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5425  35469  RISE       2
Debounce_Inst.r_count_11_LC_2_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5425  35469  RISE       1
Debounce_Inst.r_count_11_LC_2_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              5551  35469  RISE       2
I__348/I                                             InMux                          0              5551  36297  RISE       1
I__348/O                                             InMux                        259              5811  36297  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/in3               LogicCell40_SEQ_MODE_1000      0              5811  36297  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_11_4/lcout
Path End         : Debounce_Inst.r_count_11_LC_2_10_2/in3
Capture Clock    : Debounce_Inst.r_count_11_LC_2_10_2/clk
Setup Constraint : 40000p
Path slack       : 36423p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2764
-------------------------------------   ---- 
End-of-path arrival time (ps)           5685
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_11_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35469  RISE       3
I__295/I                                             Odrv4                          0              2921  35469  RISE       1
I__295/O                                             Odrv4                        351              3272  35469  RISE       1
I__298/I                                             LocalMux                       0              3272  35469  RISE       1
I__298/O                                             LocalMux                     330              3602  35469  RISE       1
I__300/I                                             InMux                          0              3602  35469  RISE       1
I__300/O                                             InMux                        259              3861  35469  RISE       1
I__301/I                                             CascadeMux                     0              3861  35469  RISE       1
I__301/O                                             CascadeMux                     0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    231              4093  35469  RISE       2
Debounce_Inst.r_count_2_LC_2_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4093  35469  RISE       1
Debounce_Inst.r_count_2_LC_2_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4219  35469  RISE       2
Debounce_Inst.r_count_3_LC_2_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4219  35469  RISE       1
Debounce_Inst.r_count_3_LC_2_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4345  35469  RISE       2
Debounce_Inst.r_count_4_LC_2_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4345  35469  RISE       1
Debounce_Inst.r_count_4_LC_2_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4471  35469  RISE       2
Debounce_Inst.r_count_5_LC_2_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4471  35469  RISE       1
Debounce_Inst.r_count_5_LC_2_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4598  35469  RISE       2
Debounce_Inst.r_count_6_LC_2_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4598  35469  RISE       1
Debounce_Inst.r_count_6_LC_2_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4724  35469  RISE       2
Debounce_Inst.r_count_7_LC_2_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4724  35469  RISE       1
Debounce_Inst.r_count_7_LC_2_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              4850  35469  RISE       2
Debounce_Inst.r_count_8_LC_2_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35469  RISE       1
Debounce_Inst.r_count_8_LC_2_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35469  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4976  35469  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5173  35469  RISE       2
Debounce_Inst.r_count_9_LC_2_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5173  35469  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5299  35469  RISE       2
Debounce_Inst.r_count_10_LC_2_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5299  35469  RISE       1
Debounce_Inst.r_count_10_LC_2_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5425  35469  RISE       2
I__210/I                                             InMux                          0              5425  36423  RISE       1
I__210/O                                             InMux                        259              5685  36423  RISE       1
Debounce_Inst.r_count_11_LC_2_10_2/in3               LogicCell40_SEQ_MODE_1000      0              5685  36423  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_11_LC_2_10_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_11_4/lcout
Path End         : Debounce_Inst.r_count_10_LC_2_10_1/in3
Capture Clock    : Debounce_Inst.r_count_10_LC_2_10_1/clk
Setup Constraint : 40000p
Path slack       : 36550p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5558
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_11_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35469  RISE       3
I__295/I                                             Odrv4                          0              2921  35469  RISE       1
I__295/O                                             Odrv4                        351              3272  35469  RISE       1
I__298/I                                             LocalMux                       0              3272  35469  RISE       1
I__298/O                                             LocalMux                     330              3602  35469  RISE       1
I__300/I                                             InMux                          0              3602  35469  RISE       1
I__300/O                                             InMux                        259              3861  35469  RISE       1
I__301/I                                             CascadeMux                     0              3861  35469  RISE       1
I__301/O                                             CascadeMux                     0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    231              4093  35469  RISE       2
Debounce_Inst.r_count_2_LC_2_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4093  35469  RISE       1
Debounce_Inst.r_count_2_LC_2_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4219  35469  RISE       2
Debounce_Inst.r_count_3_LC_2_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4219  35469  RISE       1
Debounce_Inst.r_count_3_LC_2_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4345  35469  RISE       2
Debounce_Inst.r_count_4_LC_2_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4345  35469  RISE       1
Debounce_Inst.r_count_4_LC_2_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4471  35469  RISE       2
Debounce_Inst.r_count_5_LC_2_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4471  35469  RISE       1
Debounce_Inst.r_count_5_LC_2_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4598  35469  RISE       2
Debounce_Inst.r_count_6_LC_2_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4598  35469  RISE       1
Debounce_Inst.r_count_6_LC_2_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4724  35469  RISE       2
Debounce_Inst.r_count_7_LC_2_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4724  35469  RISE       1
Debounce_Inst.r_count_7_LC_2_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              4850  35469  RISE       2
Debounce_Inst.r_count_8_LC_2_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35469  RISE       1
Debounce_Inst.r_count_8_LC_2_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35469  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4976  35469  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5173  35469  RISE       2
Debounce_Inst.r_count_9_LC_2_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5173  35469  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5299  35469  RISE       2
I__217/I                                             InMux                          0              5299  36549  RISE       1
I__217/O                                             InMux                        259              5558  36549  RISE       1
Debounce_Inst.r_count_10_LC_2_10_1/in3               LogicCell40_SEQ_MODE_1000      0              5558  36549  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_10_LC_2_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_13_LC_2_10_4/lcout
Path End         : Debounce_Inst.r_state_LC_1_11_4/in3
Capture Clock    : Debounce_Inst.r_state_LC_1_11_4/clk
Setup Constraint : 40000p
Path slack       : 36571p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2616
-------------------------------------   ---- 
End-of-path arrival time (ps)           5537
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_13_LC_2_10_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_13_LC_2_10_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921  36079  RISE       3
I__343/I                                     LocalMux                       0              2921  36570  RISE       1
I__343/O                                     LocalMux                     330              3251  36570  RISE       1
I__346/I                                     InMux                          0              3251  36570  RISE       1
I__346/O                                     InMux                        259              3510  36570  RISE       1
Debounce_Inst.r_state_RNO_3_LC_1_11_1/in0    LogicCell40_SEQ_MODE_0000      0              3510  36570  RISE       1
Debounce_Inst.r_state_RNO_3_LC_1_11_1/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36570  RISE       1
I__69/I                                      LocalMux                       0              3959  36570  RISE       1
I__69/O                                      LocalMux                     330              4289  36570  RISE       1
I__70/I                                      InMux                          0              4289  36570  RISE       1
I__70/O                                      InMux                        259              4548  36570  RISE       1
Debounce_Inst.r_state_RNO_0_LC_1_11_7/in1    LogicCell40_SEQ_MODE_0000      0              4548  36570  RISE       1
Debounce_Inst.r_state_RNO_0_LC_1_11_7/lcout  LogicCell40_SEQ_MODE_0000    400              4948  36570  RISE       1
I__66/I                                      LocalMux                       0              4948  36570  RISE       1
I__66/O                                      LocalMux                     330              5278  36570  RISE       1
I__67/I                                      InMux                          0              5278  36570  RISE       1
I__67/O                                      InMux                        259              5537  36570  RISE       1
Debounce_Inst.r_state_LC_1_11_4/in3          LogicCell40_SEQ_MODE_1000      0              5537  36570  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__288/I                                            ClkMux                         0              2073  RISE       1
I__288/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_11_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_11_4/lcout
Path End         : Debounce_Inst.r_count_9_LC_2_10_0/in3
Capture Clock    : Debounce_Inst.r_count_9_LC_2_10_0/clk
Setup Constraint : 40000p
Path slack       : 36676p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2511
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_11_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35469  RISE       3
I__295/I                                             Odrv4                          0              2921  35469  RISE       1
I__295/O                                             Odrv4                        351              3272  35469  RISE       1
I__298/I                                             LocalMux                       0              3272  35469  RISE       1
I__298/O                                             LocalMux                     330              3602  35469  RISE       1
I__300/I                                             InMux                          0              3602  35469  RISE       1
I__300/O                                             InMux                        259              3861  35469  RISE       1
I__301/I                                             CascadeMux                     0              3861  35469  RISE       1
I__301/O                                             CascadeMux                     0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    231              4093  35469  RISE       2
Debounce_Inst.r_count_2_LC_2_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4093  35469  RISE       1
Debounce_Inst.r_count_2_LC_2_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4219  35469  RISE       2
Debounce_Inst.r_count_3_LC_2_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4219  35469  RISE       1
Debounce_Inst.r_count_3_LC_2_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4345  35469  RISE       2
Debounce_Inst.r_count_4_LC_2_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4345  35469  RISE       1
Debounce_Inst.r_count_4_LC_2_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4471  35469  RISE       2
Debounce_Inst.r_count_5_LC_2_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4471  35469  RISE       1
Debounce_Inst.r_count_5_LC_2_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4598  35469  RISE       2
Debounce_Inst.r_count_6_LC_2_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4598  35469  RISE       1
Debounce_Inst.r_count_6_LC_2_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4724  35469  RISE       2
Debounce_Inst.r_count_7_LC_2_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4724  35469  RISE       1
Debounce_Inst.r_count_7_LC_2_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              4850  35469  RISE       2
Debounce_Inst.r_count_8_LC_2_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              4850  35469  RISE       1
Debounce_Inst.r_count_8_LC_2_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              4976  35469  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4976  35469  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5173  35469  RISE       2
I__224/I                                             InMux                          0              5173  36676  RISE       1
I__224/O                                             InMux                        259              5432  36676  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/in3                LogicCell40_SEQ_MODE_1000      0              5432  36676  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_11_4/lcout
Path End         : Debounce_Inst.r_count_8_LC_2_9_7/in3
Capture Clock    : Debounce_Inst.r_count_8_LC_2_9_7/clk
Setup Constraint : 40000p
Path slack       : 36998p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_11_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35469  RISE       3
I__295/I                                             Odrv4                          0              2921  35469  RISE       1
I__295/O                                             Odrv4                        351              3272  35469  RISE       1
I__298/I                                             LocalMux                       0              3272  35469  RISE       1
I__298/O                                             LocalMux                     330              3602  35469  RISE       1
I__300/I                                             InMux                          0              3602  35469  RISE       1
I__300/O                                             InMux                        259              3861  35469  RISE       1
I__301/I                                             CascadeMux                     0              3861  35469  RISE       1
I__301/O                                             CascadeMux                     0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    231              4093  35469  RISE       2
Debounce_Inst.r_count_2_LC_2_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4093  35469  RISE       1
Debounce_Inst.r_count_2_LC_2_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4219  35469  RISE       2
Debounce_Inst.r_count_3_LC_2_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4219  35469  RISE       1
Debounce_Inst.r_count_3_LC_2_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4345  35469  RISE       2
Debounce_Inst.r_count_4_LC_2_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4345  35469  RISE       1
Debounce_Inst.r_count_4_LC_2_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4471  35469  RISE       2
Debounce_Inst.r_count_5_LC_2_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4471  35469  RISE       1
Debounce_Inst.r_count_5_LC_2_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4598  35469  RISE       2
Debounce_Inst.r_count_6_LC_2_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4598  35469  RISE       1
Debounce_Inst.r_count_6_LC_2_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4724  35469  RISE       2
Debounce_Inst.r_count_7_LC_2_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              4724  35469  RISE       1
Debounce_Inst.r_count_7_LC_2_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              4850  35469  RISE       2
I__232/I                                             InMux                          0              4850  36998  RISE       1
I__232/O                                             InMux                        259              5110  36998  RISE       1
Debounce_Inst.r_count_8_LC_2_9_7/in3                 LogicCell40_SEQ_MODE_1000      0              5110  36998  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_8_LC_2_9_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_11_4/lcout
Path End         : Debounce_Inst.r_count_7_LC_2_9_6/in3
Capture Clock    : Debounce_Inst.r_count_7_LC_2_9_6/clk
Setup Constraint : 40000p
Path slack       : 37125p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4983
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_11_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35469  RISE       3
I__295/I                                             Odrv4                          0              2921  35469  RISE       1
I__295/O                                             Odrv4                        351              3272  35469  RISE       1
I__298/I                                             LocalMux                       0              3272  35469  RISE       1
I__298/O                                             LocalMux                     330              3602  35469  RISE       1
I__300/I                                             InMux                          0              3602  35469  RISE       1
I__300/O                                             InMux                        259              3861  35469  RISE       1
I__301/I                                             CascadeMux                     0              3861  35469  RISE       1
I__301/O                                             CascadeMux                     0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    231              4093  35469  RISE       2
Debounce_Inst.r_count_2_LC_2_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4093  35469  RISE       1
Debounce_Inst.r_count_2_LC_2_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4219  35469  RISE       2
Debounce_Inst.r_count_3_LC_2_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4219  35469  RISE       1
Debounce_Inst.r_count_3_LC_2_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4345  35469  RISE       2
Debounce_Inst.r_count_4_LC_2_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4345  35469  RISE       1
Debounce_Inst.r_count_4_LC_2_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4471  35469  RISE       2
Debounce_Inst.r_count_5_LC_2_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4471  35469  RISE       1
Debounce_Inst.r_count_5_LC_2_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4598  35469  RISE       2
Debounce_Inst.r_count_6_LC_2_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              4598  35469  RISE       1
Debounce_Inst.r_count_6_LC_2_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              4724  35469  RISE       2
I__242/I                                             InMux                          0              4724  37124  RISE       1
I__242/O                                             InMux                        259              4983  37124  RISE       1
Debounce_Inst.r_count_7_LC_2_9_6/in3                 LogicCell40_SEQ_MODE_1000      0              4983  37124  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_7_LC_2_9_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_2_LC_2_9_1/lcout
Path End         : Debounce_Inst.r_state_LC_1_11_4/in2
Capture Clock    : Debounce_Inst.r_state_LC_1_11_4/clk
Setup Constraint : 40000p
Path slack       : 37132p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)           42059

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2006
-------------------------------------   ---- 
End-of-path arrival time (ps)           4927
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_2_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_2_LC_2_9_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921  35918  RISE       2
I__119/I                                     LocalMux                       0              2921  37131  RISE       1
I__119/O                                     LocalMux                     330              3251  37131  RISE       1
I__121/I                                     InMux                          0              3251  37131  RISE       1
I__121/O                                     InMux                        259              3510  37131  RISE       1
Debounce_Inst.r_state_RNO_4_LC_1_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510  37131  RISE       1
Debounce_Inst.r_state_RNO_4_LC_1_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37131  RISE       1
I__83/I                                      LocalMux                       0              3959  37131  RISE       1
I__83/O                                      LocalMux                     330              4289  37131  RISE       1
I__84/I                                      InMux                          0              4289  37131  RISE       1
I__84/O                                      InMux                        259              4548  37131  RISE       1
Debounce_Inst.r_state_RNO_1_LC_1_11_3/in1    LogicCell40_SEQ_MODE_0000      0              4548  37131  RISE       1
Debounce_Inst.r_state_RNO_1_LC_1_11_3/ltout  LogicCell40_SEQ_MODE_0000    379              4927  37131  FALL       1
I__71/I                                      CascadeMux                     0              4927  37131  FALL       1
I__71/O                                      CascadeMux                     0              4927  37131  FALL       1
Debounce_Inst.r_state_LC_1_11_4/in2          LogicCell40_SEQ_MODE_1000      0              4927  37131  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__288/I                                            ClkMux                         0              2073  RISE       1
I__288/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_11_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_11_4/lcout
Path End         : Debounce_Inst.r_count_6_LC_2_9_5/in3
Capture Clock    : Debounce_Inst.r_count_6_LC_2_9_5/clk
Setup Constraint : 40000p
Path slack       : 37251p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4857
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_11_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35469  RISE       3
I__295/I                                             Odrv4                          0              2921  35469  RISE       1
I__295/O                                             Odrv4                        351              3272  35469  RISE       1
I__298/I                                             LocalMux                       0              3272  35469  RISE       1
I__298/O                                             LocalMux                     330              3602  35469  RISE       1
I__300/I                                             InMux                          0              3602  35469  RISE       1
I__300/O                                             InMux                        259              3861  35469  RISE       1
I__301/I                                             CascadeMux                     0              3861  35469  RISE       1
I__301/O                                             CascadeMux                     0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    231              4093  35469  RISE       2
Debounce_Inst.r_count_2_LC_2_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4093  35469  RISE       1
Debounce_Inst.r_count_2_LC_2_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4219  35469  RISE       2
Debounce_Inst.r_count_3_LC_2_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4219  35469  RISE       1
Debounce_Inst.r_count_3_LC_2_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4345  35469  RISE       2
Debounce_Inst.r_count_4_LC_2_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4345  35469  RISE       1
Debounce_Inst.r_count_4_LC_2_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4471  35469  RISE       2
Debounce_Inst.r_count_5_LC_2_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              4471  35469  RISE       1
Debounce_Inst.r_count_5_LC_2_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              4598  35469  RISE       2
I__250/I                                             InMux                          0              4598  37251  RISE       1
I__250/O                                             InMux                        259              4857  37251  RISE       1
Debounce_Inst.r_count_6_LC_2_9_5/in3                 LogicCell40_SEQ_MODE_1000      0              4857  37251  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_6_LC_2_9_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_11_4/lcout
Path End         : Debounce_Inst.r_count_5_LC_2_9_4/in3
Capture Clock    : Debounce_Inst.r_count_5_LC_2_9_4/clk
Setup Constraint : 40000p
Path slack       : 37377p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1810
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_11_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35469  RISE       3
I__295/I                                             Odrv4                          0              2921  35469  RISE       1
I__295/O                                             Odrv4                        351              3272  35469  RISE       1
I__298/I                                             LocalMux                       0              3272  35469  RISE       1
I__298/O                                             LocalMux                     330              3602  35469  RISE       1
I__300/I                                             InMux                          0              3602  35469  RISE       1
I__300/O                                             InMux                        259              3861  35469  RISE       1
I__301/I                                             CascadeMux                     0              3861  35469  RISE       1
I__301/O                                             CascadeMux                     0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    231              4093  35469  RISE       2
Debounce_Inst.r_count_2_LC_2_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4093  35469  RISE       1
Debounce_Inst.r_count_2_LC_2_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4219  35469  RISE       2
Debounce_Inst.r_count_3_LC_2_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4219  35469  RISE       1
Debounce_Inst.r_count_3_LC_2_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4345  35469  RISE       2
Debounce_Inst.r_count_4_LC_2_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4345  35469  RISE       1
Debounce_Inst.r_count_4_LC_2_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              4471  35469  RISE       2
I__260/I                                             InMux                          0              4471  37377  RISE       1
I__260/O                                             InMux                        259              4731  37377  RISE       1
Debounce_Inst.r_count_5_LC_2_9_4/in3                 LogicCell40_SEQ_MODE_1000      0              4731  37377  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_9_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_13_0/lcout
Path End         : r_Count_3_LC_1_13_4/in1
Capture Clock    : r_Count_3_LC_1_13_4/clk
Setup Constraint : 40000p
Path slack       : 37434p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_13_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921  37433  RISE      10
I__178/I                           LocalMux                       0              2921  37433  RISE       1
I__178/O                           LocalMux                     330              3251  37433  RISE       1
I__180/I                           InMux                          0              3251  37433  RISE       1
I__180/O                           InMux                        259              3510  37433  RISE       1
r_Count_RNIEET6_3_LC_1_13_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  37433  RISE       1
r_Count_RNIEET6_3_LC_1_13_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37433  RISE       1
I__96/I                            LocalMux                       0              3959  37433  RISE       1
I__96/O                            LocalMux                     330              4289  37433  RISE       1
I__97/I                            InMux                          0              4289  37433  RISE       1
I__97/O                            InMux                        259              4548  37433  RISE       1
r_Count_3_LC_1_13_4/in1            LogicCell40_SEQ_MODE_1000      0              4548  37433  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_11_4/lcout
Path End         : Debounce_Inst.r_count_4_LC_2_9_3/in3
Capture Clock    : Debounce_Inst.r_count_4_LC_2_9_3/clk
Setup Constraint : 40000p
Path slack       : 37503p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1684
-------------------------------------   ---- 
End-of-path arrival time (ps)           4605
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_11_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35469  RISE       3
I__295/I                                             Odrv4                          0              2921  35469  RISE       1
I__295/O                                             Odrv4                        351              3272  35469  RISE       1
I__298/I                                             LocalMux                       0              3272  35469  RISE       1
I__298/O                                             LocalMux                     330              3602  35469  RISE       1
I__300/I                                             InMux                          0              3602  35469  RISE       1
I__300/O                                             InMux                        259              3861  35469  RISE       1
I__301/I                                             CascadeMux                     0              3861  35469  RISE       1
I__301/O                                             CascadeMux                     0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    231              4093  35469  RISE       2
Debounce_Inst.r_count_2_LC_2_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4093  35469  RISE       1
Debounce_Inst.r_count_2_LC_2_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4219  35469  RISE       2
Debounce_Inst.r_count_3_LC_2_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4219  35469  RISE       1
Debounce_Inst.r_count_3_LC_2_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4345  35469  RISE       2
I__269/I                                             InMux                          0              4345  37503  RISE       1
I__269/O                                             InMux                        259              4605  37503  RISE       1
Debounce_Inst.r_count_4_LC_2_9_3/in3                 LogicCell40_SEQ_MODE_1000      0              4605  37503  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_4_LC_2_9_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_1_12_3/lcout
Path End         : r_Count_1_LC_1_13_6/in3
Capture Clock    : r_Count_1_LC_1_13_6/clk
Setup Constraint : 40000p
Path slack       : 37609p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_1_12_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_1_12_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921  37608  RISE       2
I__99/I                             LocalMux                       0              2921  37608  RISE       1
I__99/O                             LocalMux                     330              3251  37608  RISE       1
I__100/I                            InMux                          0              3251  37608  RISE       1
I__100/O                            InMux                        259              3510  37608  RISE       1
r_Switch_1_RNILIIO_LC_1_12_6/in1    LogicCell40_SEQ_MODE_0000      0              3510  37608  RISE       1
r_Switch_1_RNILIIO_LC_1_12_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910  37608  RISE       3
I__91/I                             LocalMux                       0              3910  37608  RISE       1
I__91/O                             LocalMux                     330              4240  37608  RISE       1
I__92/I                             InMux                          0              4240  37608  RISE       1
I__92/O                             InMux                        259              4499  37608  RISE       1
r_Count_1_LC_1_13_6/in3             LogicCell40_SEQ_MODE_1000      0              4499  37608  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_1_12_3/lcout
Path End         : r_Count_2_LC_1_13_0/in3
Capture Clock    : r_Count_2_LC_1_13_0/clk
Setup Constraint : 40000p
Path slack       : 37609p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_1_12_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_1_12_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921  37608  RISE       2
I__99/I                             LocalMux                       0              2921  37608  RISE       1
I__99/O                             LocalMux                     330              3251  37608  RISE       1
I__100/I                            InMux                          0              3251  37608  RISE       1
I__100/O                            InMux                        259              3510  37608  RISE       1
r_Switch_1_RNILIIO_LC_1_12_6/in1    LogicCell40_SEQ_MODE_0000      0              3510  37608  RISE       1
r_Switch_1_RNILIIO_LC_1_12_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910  37608  RISE       3
I__91/I                             LocalMux                       0              3910  37608  RISE       1
I__91/O                             LocalMux                     330              4240  37608  RISE       1
I__93/I                             InMux                          0              4240  37608  RISE       1
I__93/O                             InMux                        259              4499  37608  RISE       1
r_Count_2_LC_1_13_0/in3             LogicCell40_SEQ_MODE_1000      0              4499  37608  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_1_12_3/lcout
Path End         : r_Count_3_LC_1_13_4/in3
Capture Clock    : r_Count_3_LC_1_13_4/clk
Setup Constraint : 40000p
Path slack       : 37609p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_1_12_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_1_12_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921  37608  RISE       2
I__99/I                             LocalMux                       0              2921  37608  RISE       1
I__99/O                             LocalMux                     330              3251  37608  RISE       1
I__100/I                            InMux                          0              3251  37608  RISE       1
I__100/O                            InMux                        259              3510  37608  RISE       1
r_Switch_1_RNILIIO_LC_1_12_6/in1    LogicCell40_SEQ_MODE_0000      0              3510  37608  RISE       1
r_Switch_1_RNILIIO_LC_1_12_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910  37608  RISE       3
I__91/I                             LocalMux                       0              3910  37608  RISE       1
I__91/O                             LocalMux                     330              4240  37608  RISE       1
I__94/I                             InMux                          0              4240  37608  RISE       1
I__94/O                             InMux                        259              4499  37608  RISE       1
r_Count_3_LC_1_13_4/in3             LogicCell40_SEQ_MODE_1000      0              4499  37608  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_11_4/lcout
Path End         : Debounce_Inst.r_count_3_LC_2_9_2/in3
Capture Clock    : Debounce_Inst.r_count_3_LC_2_9_2/clk
Setup Constraint : 40000p
Path slack       : 37630p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1557
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_11_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35469  RISE       3
I__295/I                                             Odrv4                          0              2921  35469  RISE       1
I__295/O                                             Odrv4                        351              3272  35469  RISE       1
I__298/I                                             LocalMux                       0              3272  35469  RISE       1
I__298/O                                             LocalMux                     330              3602  35469  RISE       1
I__300/I                                             InMux                          0              3602  35469  RISE       1
I__300/O                                             InMux                        259              3861  35469  RISE       1
I__301/I                                             CascadeMux                     0              3861  35469  RISE       1
I__301/O                                             CascadeMux                     0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    231              4093  35469  RISE       2
Debounce_Inst.r_count_2_LC_2_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4093  35469  RISE       1
Debounce_Inst.r_count_2_LC_2_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4219  35469  RISE       2
I__112/I                                             InMux                          0              4219  37629  RISE       1
I__112/O                                             InMux                        259              4478  37629  RISE       1
Debounce_Inst.r_count_3_LC_2_9_2/in3                 LogicCell40_SEQ_MODE_1000      0              4478  37629  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_3_LC_2_9_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_11_4/lcout
Path End         : Debounce_Inst.r_count_2_LC_2_9_1/in3
Capture Clock    : Debounce_Inst.r_count_2_LC_2_9_1/clk
Setup Constraint : 40000p
Path slack       : 37756p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_11_4/lcout              LogicCell40_SEQ_MODE_1000    540              2921  35469  RISE       3
I__295/I                                             Odrv4                          0              2921  35469  RISE       1
I__295/O                                             Odrv4                        351              3272  35469  RISE       1
I__298/I                                             LocalMux                       0              3272  35469  RISE       1
I__298/O                                             LocalMux                     330              3602  35469  RISE       1
I__300/I                                             InMux                          0              3602  35469  RISE       1
I__300/O                                             InMux                        259              3861  35469  RISE       1
I__301/I                                             CascadeMux                     0              3861  35469  RISE       1
I__301/O                                             CascadeMux                     0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3861  35469  RISE       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    231              4093  35469  RISE       2
I__118/I                                             InMux                          0              4093  37756  RISE       1
I__118/O                                             InMux                        259              4352  37756  RISE       1
Debounce_Inst.r_count_2_LC_2_9_1/in3                 LogicCell40_SEQ_MODE_1000      0              4352  37756  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_2_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_12_7/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/clk
Setup Constraint : 40000p
Path slack       : 37910p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_12_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_12_7/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  37566  RISE      12
I__127/I                                         Odrv12                         0              2921  37910  RISE       1
I__127/O                                         Odrv12                       491              3412  37910  RISE       1
I__134/I                                         LocalMux                       0              3412  37910  RISE       1
I__134/O                                         LocalMux                     330              3742  37910  RISE       1
I__136/I                                         InMux                          0              3742  37910  RISE       1
I__136/O                                         InMux                        259              4001  37910  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/in0  LogicCell40_SEQ_MODE_1000      0              4001  37910  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_12_7/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/clk
Setup Constraint : 40000p
Path slack       : 37910p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_12_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_12_7/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  37566  RISE      12
I__127/I                                         Odrv12                         0              2921  37910  RISE       1
I__127/O                                         Odrv12                       491              3412  37910  RISE       1
I__134/I                                         LocalMux                       0              3412  37910  RISE       1
I__134/O                                         LocalMux                     330              3742  37910  RISE       1
I__137/I                                         InMux                          0              3742  37910  RISE       1
I__137/O                                         InMux                        259              4001  37910  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/in0  LogicCell40_SEQ_MODE_1000      0              4001  37910  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_12_7/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/clk
Setup Constraint : 40000p
Path slack       : 37910p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_12_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_12_7/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  37566  RISE      12
I__127/I                                         Odrv12                         0              2921  37910  RISE       1
I__127/O                                         Odrv12                       491              3412  37910  RISE       1
I__134/I                                         LocalMux                       0              3412  37910  RISE       1
I__134/O                                         LocalMux                     330              3742  37910  RISE       1
I__138/I                                         InMux                          0              3742  37910  RISE       1
I__138/O                                         InMux                        259              4001  37910  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/in0  LogicCell40_SEQ_MODE_1000      0              4001  37910  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_13_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/clk
Setup Constraint : 40000p
Path slack       : 37910p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_13_0/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  37433  RISE      10
I__179/I                                         Odrv12                         0              2921  37910  RISE       1
I__179/O                                         Odrv12                       491              3412  37910  RISE       1
I__184/I                                         LocalMux                       0              3412  37910  RISE       1
I__184/O                                         LocalMux                     330              3742  37910  RISE       1
I__185/I                                         InMux                          0              3742  37910  RISE       1
I__185/O                                         InMux                        259              4001  37910  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/in0  LogicCell40_SEQ_MODE_1000      0              4001  37910  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_13_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/clk
Setup Constraint : 40000p
Path slack       : 37910p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_13_0/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  37433  RISE      10
I__179/I                                         Odrv12                         0              2921  37910  RISE       1
I__179/O                                         Odrv12                       491              3412  37910  RISE       1
I__184/I                                         LocalMux                       0              3412  37910  RISE       1
I__184/O                                         LocalMux                     330              3742  37910  RISE       1
I__186/I                                         InMux                          0              3742  37910  RISE       1
I__186/O                                         InMux                        259              4001  37910  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/in0  LogicCell40_SEQ_MODE_1000      0              4001  37910  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_13_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/clk
Setup Constraint : 40000p
Path slack       : 37910p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_13_0/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  37433  RISE      10
I__179/I                                         Odrv12                         0              2921  37910  RISE       1
I__179/O                                         Odrv12                       491              3412  37910  RISE       1
I__184/I                                         LocalMux                       0              3412  37910  RISE       1
I__184/O                                         LocalMux                     330              3742  37910  RISE       1
I__187/I                                         InMux                          0              3742  37910  RISE       1
I__187/O                                         InMux                        259              4001  37910  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/in0  LogicCell40_SEQ_MODE_1000      0              4001  37910  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_13_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/clk
Setup Constraint : 40000p
Path slack       : 37981p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_13_0/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  37433  RISE      10
I__179/I                                         Odrv12                         0              2921  37910  RISE       1
I__179/O                                         Odrv12                       491              3412  37910  RISE       1
I__184/I                                         LocalMux                       0              3412  37910  RISE       1
I__184/O                                         LocalMux                     330              3742  37910  RISE       1
I__188/I                                         InMux                          0              3742  37980  RISE       1
I__188/O                                         InMux                        259              4001  37980  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/in1  LogicCell40_SEQ_MODE_1000      0              4001  37980  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_13_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/clk
Setup Constraint : 40000p
Path slack       : 37981p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_13_0/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  37433  RISE      10
I__179/I                                         Odrv12                         0              2921  37910  RISE       1
I__179/O                                         Odrv12                       491              3412  37910  RISE       1
I__184/I                                         LocalMux                       0              3412  37910  RISE       1
I__184/O                                         LocalMux                     330              3742  37910  RISE       1
I__189/I                                         InMux                          0              3742  37980  RISE       1
I__189/O                                         InMux                        259              4001  37980  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/in1  LogicCell40_SEQ_MODE_1000      0              4001  37980  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_13_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/clk
Setup Constraint : 40000p
Path slack       : 37981p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_13_0/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  37433  RISE      10
I__179/I                                         Odrv12                         0              2921  37910  RISE       1
I__179/O                                         Odrv12                       491              3412  37910  RISE       1
I__184/I                                         LocalMux                       0              3412  37910  RISE       1
I__184/O                                         LocalMux                     330              3742  37910  RISE       1
I__190/I                                         InMux                          0              3742  37980  RISE       1
I__190/O                                         InMux                        259              4001  37980  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/in1  LogicCell40_SEQ_MODE_1000      0              4001  37980  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_12_7/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/clk
Setup Constraint : 40000p
Path slack       : 38107p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_12_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_12_7/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  37566  RISE      12
I__127/I                                         Odrv12                         0              2921  37910  RISE       1
I__127/O                                         Odrv12                       491              3412  37910  RISE       1
I__134/I                                         LocalMux                       0              3412  37910  RISE       1
I__134/O                                         LocalMux                     330              3742  37910  RISE       1
I__135/I                                         InMux                          0              3742  38106  RISE       1
I__135/O                                         InMux                        259              4001  38106  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/in3  LogicCell40_SEQ_MODE_1000      0              4001  38106  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_12_7/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/clk
Setup Constraint : 40000p
Path slack       : 38107p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_12_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_12_7/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  37566  RISE      12
I__127/I                                         Odrv12                         0              2921  37910  RISE       1
I__127/O                                         Odrv12                       491              3412  37910  RISE       1
I__134/I                                         LocalMux                       0              3412  37910  RISE       1
I__134/O                                         LocalMux                     330              3742  37910  RISE       1
I__139/I                                         InMux                          0              3742  38106  RISE       1
I__139/O                                         InMux                        259              4001  38106  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/in3  LogicCell40_SEQ_MODE_1000      0              4001  38106  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_12_7/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/clk
Setup Constraint : 40000p
Path slack       : 38107p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_12_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_12_7/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  37566  RISE      12
I__127/I                                         Odrv12                         0              2921  37910  RISE       1
I__127/O                                         Odrv12                       491              3412  37910  RISE       1
I__134/I                                         LocalMux                       0              3412  37910  RISE       1
I__134/O                                         LocalMux                     330              3742  37910  RISE       1
I__140/I                                         InMux                          0              3742  38106  RISE       1
I__140/O                                         InMux                        259              4001  38106  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/in3  LogicCell40_SEQ_MODE_1000      0              4001  38106  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_8_LC_2_9_7/lcout
Path End         : Debounce_Inst.r_count_8_LC_2_9_7/in1
Capture Clock    : Debounce_Inst.r_count_8_LC_2_9_7/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_8_LC_2_9_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_8_LC_2_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34873  RISE       3
I__233/I                                Odrv4                          0              2921  34873  RISE       1
I__233/O                                Odrv4                        351              3272  34873  RISE       1
I__235/I                                LocalMux                       0              3272  36325  RISE       1
I__235/O                                LocalMux                     330              3602  36325  RISE       1
I__238/I                                InMux                          0              3602  36325  RISE       1
I__238/O                                InMux                        259              3861  36325  RISE       1
Debounce_Inst.r_count_8_LC_2_9_7/in1    LogicCell40_SEQ_MODE_1000      0              3861  38120  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_8_LC_2_9_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_13_6/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_13_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  37482  RISE      11
I__160/I                                         Odrv4                          0              2921  38120  RISE       1
I__160/O                                         Odrv4                        351              3272  38120  RISE       1
I__166/I                                         LocalMux                       0              3272  38120  RISE       1
I__166/O                                         LocalMux                     330              3602  38120  RISE       1
I__169/I                                         InMux                          0              3602  38120  RISE       1
I__169/O                                         InMux                        259              3861  38120  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/in1  LogicCell40_SEQ_MODE_1000      0              3861  38120  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_13_6/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_13_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  37482  RISE      11
I__160/I                                         Odrv4                          0              2921  38120  RISE       1
I__160/O                                         Odrv4                        351              3272  38120  RISE       1
I__166/I                                         LocalMux                       0              3272  38120  RISE       1
I__166/O                                         LocalMux                     330              3602  38120  RISE       1
I__173/I                                         InMux                          0              3602  38120  RISE       1
I__173/O                                         InMux                        259              3861  38120  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/in1  LogicCell40_SEQ_MODE_1000      0              3861  38120  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_13_6/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_13_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  37482  RISE      11
I__160/I                                         Odrv4                          0              2921  38120  RISE       1
I__160/O                                         Odrv4                        351              3272  38120  RISE       1
I__166/I                                         LocalMux                       0              3272  38120  RISE       1
I__166/O                                         LocalMux                     330              3602  38120  RISE       1
I__174/I                                         InMux                          0              3602  38120  RISE       1
I__174/O                                         InMux                        259              3861  38120  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/in1  LogicCell40_SEQ_MODE_1000      0              3861  38120  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_13_0/lcout
Path End         : r_Count_1_LC_1_13_6/in2
Capture Clock    : r_Count_1_LC_1_13_6/clk
Setup Constraint : 40000p
Path slack       : 38135p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_13_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921  37433  RISE      10
I__178/I                           LocalMux                       0              2921  37433  RISE       1
I__178/O                           LocalMux                     330              3251  37433  RISE       1
I__180/I                           InMux                          0              3251  37433  RISE       1
I__180/O                           InMux                        259              3510  37433  RISE       1
r_Count_RNIEET6_3_LC_1_13_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  37433  RISE       1
r_Count_RNIEET6_3_LC_1_13_5/ltout  LogicCell40_SEQ_MODE_0000    365              3875  38134  RISE       1
I__95/I                            CascadeMux                     0              3875  38134  RISE       1
I__95/O                            CascadeMux                     0              3875  38134  RISE       1
r_Count_1_LC_1_13_6/in2            LogicCell40_SEQ_MODE_1000      0              3875  38134  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_13_0/lcout
Path End         : r_Count_3_LC_1_13_4/in2
Capture Clock    : r_Count_3_LC_1_13_4/clk
Setup Constraint : 40000p
Path slack       : 38135p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_13_0/lcout        LogicCell40_SEQ_MODE_1000    540              2921  37433  RISE      10
I__178/I                         LocalMux                       0              2921  37433  RISE       1
I__178/O                         LocalMux                     330              3251  37433  RISE       1
I__181/I                         InMux                          0              3251  38134  RISE       1
I__181/O                         InMux                        259              3510  38134  RISE       1
r_Count_RNO_0_3_LC_1_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  38134  RISE       1
r_Count_RNO_0_3_LC_1_13_3/ltout  LogicCell40_SEQ_MODE_0000    365              3875  38134  RISE       1
I__98/I                          CascadeMux                     0              3875  38134  RISE       1
I__98/O                          CascadeMux                     0              3875  38134  RISE       1
r_Count_3_LC_1_13_4/in2          LogicCell40_SEQ_MODE_1000      0              3875  38134  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_13_4/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_13_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  37503  RISE       9
I__143/I                                         Odrv4                          0              2921  38148  RISE       1
I__143/O                                         Odrv4                        351              3272  38148  RISE       1
I__147/I                                         LocalMux                       0              3272  38148  RISE       1
I__147/O                                         LocalMux                     330              3602  38148  RISE       1
I__150/I                                         InMux                          0              3602  38148  RISE       1
I__150/O                                         InMux                        259              3861  38148  RISE       1
I__156/I                                         CascadeMux                     0              3861  38148  RISE       1
I__156/O                                         CascadeMux                     0              3861  38148  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/in2  LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_13_4/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_13_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  37503  RISE       9
I__143/I                                         Odrv4                          0              2921  38148  RISE       1
I__143/O                                         Odrv4                        351              3272  38148  RISE       1
I__147/I                                         LocalMux                       0              3272  38148  RISE       1
I__147/O                                         LocalMux                     330              3602  38148  RISE       1
I__154/I                                         InMux                          0              3602  38148  RISE       1
I__154/O                                         InMux                        259              3861  38148  RISE       1
I__157/I                                         CascadeMux                     0              3861  38148  RISE       1
I__157/O                                         CascadeMux                     0              3861  38148  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/in2  LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_13_4/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_13_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  37503  RISE       9
I__143/I                                         Odrv4                          0              2921  38148  RISE       1
I__143/O                                         Odrv4                        351              3272  38148  RISE       1
I__147/I                                         LocalMux                       0              3272  38148  RISE       1
I__147/O                                         LocalMux                     330              3602  38148  RISE       1
I__155/I                                         InMux                          0              3602  38148  RISE       1
I__155/O                                         InMux                        259              3861  38148  RISE       1
I__158/I                                         CascadeMux                     0              3861  38148  RISE       1
I__158/O                                         CascadeMux                     0              3861  38148  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/in2  LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_13_6/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_13_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  37482  RISE      11
I__160/I                                         Odrv4                          0              2921  38120  RISE       1
I__160/O                                         Odrv4                        351              3272  38120  RISE       1
I__166/I                                         LocalMux                       0              3272  38120  RISE       1
I__166/O                                         LocalMux                     330              3602  38120  RISE       1
I__170/I                                         InMux                          0              3602  38148  RISE       1
I__170/O                                         InMux                        259              3861  38148  RISE       1
I__175/I                                         CascadeMux                     0              3861  38148  RISE       1
I__175/O                                         CascadeMux                     0              3861  38148  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/in2  LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_13_6/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_13_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  37482  RISE      11
I__160/I                                         Odrv4                          0              2921  38120  RISE       1
I__160/O                                         Odrv4                        351              3272  38120  RISE       1
I__166/I                                         LocalMux                       0              3272  38120  RISE       1
I__166/O                                         LocalMux                     330              3602  38120  RISE       1
I__171/I                                         InMux                          0              3602  38148  RISE       1
I__171/O                                         InMux                        259              3861  38148  RISE       1
I__176/I                                         CascadeMux                     0              3861  38148  RISE       1
I__176/O                                         CascadeMux                     0              3861  38148  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/in2  LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_13_6/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_13_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  37482  RISE      11
I__160/I                                         Odrv4                          0              2921  38120  RISE       1
I__160/O                                         Odrv4                        351              3272  38120  RISE       1
I__166/I                                         LocalMux                       0              3272  38120  RISE       1
I__166/O                                         LocalMux                     330              3602  38120  RISE       1
I__172/I                                         InMux                          0              3602  38148  RISE       1
I__172/O                                         InMux                        259              3861  38148  RISE       1
I__177/I                                         CascadeMux                     0              3861  38148  RISE       1
I__177/O                                         CascadeMux                     0              3861  38148  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/in2  LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_13_4/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_13_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  37503  RISE       9
I__143/I                                         Odrv4                          0              2921  38148  RISE       1
I__143/O                                         Odrv4                        351              3272  38148  RISE       1
I__147/I                                         LocalMux                       0              3272  38148  RISE       1
I__147/O                                         LocalMux                     330              3602  38148  RISE       1
I__151/I                                         InMux                          0              3602  38247  RISE       1
I__151/O                                         InMux                        259              3861  38247  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/in3  LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_13_4/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_13_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  37503  RISE       9
I__143/I                                         Odrv4                          0              2921  38148  RISE       1
I__143/O                                         Odrv4                        351              3272  38148  RISE       1
I__147/I                                         LocalMux                       0              3272  38148  RISE       1
I__147/O                                         LocalMux                     330              3602  38148  RISE       1
I__152/I                                         InMux                          0              3602  38247  RISE       1
I__152/O                                         InMux                        259              3861  38247  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/in3  LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_13_4/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_13_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  37503  RISE       9
I__143/I                                         Odrv4                          0              2921  38148  RISE       1
I__143/O                                         Odrv4                        351              3272  38148  RISE       1
I__147/I                                         LocalMux                       0              3272  38148  RISE       1
I__147/O                                         LocalMux                     330              3602  38148  RISE       1
I__153/I                                         InMux                          0              3602  38247  RISE       1
I__153/O                                         InMux                        259              3861  38247  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/in3  LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_1_11_4/lcout
Path End         : r_Count_0_LC_1_12_7/in0
Capture Clock    : r_Count_0_LC_1_12_7/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__288/I                                            ClkMux                         0              2073  RISE       1
I__288/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_11_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_1_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36094  RISE       5
I__104/I                               LocalMux                       0              2921  37693  RISE       1
I__104/O                               LocalMux                     330              3251  37693  RISE       1
I__108/I                               InMux                          0              3251  38401  RISE       1
I__108/O                               InMux                        259              3510  38401  RISE       1
r_Count_0_LC_1_12_7/in0                LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_12_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_1_11_4/lcout
Path End         : Debounce_Inst.r_state_LC_1_11_4/in0
Capture Clock    : Debounce_Inst.r_state_LC_1_11_4/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__288/I                                            ClkMux                         0              2073  RISE       1
I__288/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_11_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_1_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36094  RISE       5
I__105/I                               LocalMux                       0              2921  38401  RISE       1
I__105/O                               LocalMux                     330              3251  38401  RISE       1
I__110/I                               InMux                          0              3251  38401  RISE       1
I__110/O                               InMux                        259              3510  38401  RISE       1
Debounce_Inst.r_state_LC_1_11_4/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__288/I                                            ClkMux                         0              2073  RISE       1
I__288/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_11_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_1_11_4/lcout
Path End         : r_Switch_1_LC_1_12_3/in0
Capture Clock    : r_Switch_1_LC_1_12_3/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__288/I                                            ClkMux                         0              2073  RISE       1
I__288/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_11_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_1_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36094  RISE       5
I__104/I                               LocalMux                       0              2921  37693  RISE       1
I__104/O                               LocalMux                     330              3251  37693  RISE       1
I__109/I                               InMux                          0              3251  38401  RISE       1
I__109/O                               InMux                        259              3510  38401  RISE       1
r_Switch_1_LC_1_12_3/in0               LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_1_12_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_12_7/lcout
Path End         : r_Count_2_LC_1_13_0/in0
Capture Clock    : r_Count_2_LC_1_13_0/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_12_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37566  RISE      12
I__125/I                   LocalMux                       0              2921  37566  RISE       1
I__125/O                   LocalMux                     330              3251  37566  RISE       1
I__131/I                   InMux                          0              3251  38401  RISE       1
I__131/O                   InMux                        259              3510  38401  RISE       1
r_Count_2_LC_1_13_0/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_12_7/lcout
Path End         : r_Count_1_LC_1_13_6/in0
Capture Clock    : r_Count_1_LC_1_13_6/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_12_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37566  RISE      12
I__125/I                   LocalMux                       0              2921  37566  RISE       1
I__125/O                   LocalMux                     330              3251  37566  RISE       1
I__132/I                   InMux                          0              3251  38401  RISE       1
I__132/O                   InMux                        259              3510  38401  RISE       1
r_Count_1_LC_1_13_6/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_13_4/lcout
Path End         : r_Count_3_LC_1_13_4/in0
Capture Clock    : r_Count_3_LC_1_13_4/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37503  RISE       9
I__142/I                   LocalMux                       0              2921  38401  RISE       1
I__142/O                   LocalMux                     330              3251  38401  RISE       1
I__146/I                   InMux                          0              3251  38401  RISE       1
I__146/O                   InMux                        259              3510  38401  RISE       1
r_Count_3_LC_1_13_4/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_13_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_13_0/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  37433  RISE      10
I__178/I                                         LocalMux                       0              2921  37433  RISE       1
I__178/O                                         LocalMux                     330              3251  37433  RISE       1
I__182/I                                         InMux                          0              3251  38401  RISE       1
I__182/O                                         InMux                        259              3510  38401  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/in0  LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_17_LC_2_11_0/lcout
Path End         : Debounce_Inst.r_count_17_LC_2_11_0/in1
Capture Clock    : Debounce_Inst.r_count_17_LC_2_11_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_2_11_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_17_LC_2_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35210  RISE       3
I__313/I                                  LocalMux                       0              2921  38471  RISE       1
I__313/O                                  LocalMux                     330              3251  38471  RISE       1
I__316/I                                  InMux                          0              3251  38471  RISE       1
I__316/O                                  InMux                        259              3510  38471  RISE       1
Debounce_Inst.r_count_17_LC_2_11_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_2_11_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_16_LC_2_10_7/lcout
Path End         : Debounce_Inst.r_count_16_LC_2_10_7/in1
Capture Clock    : Debounce_Inst.r_count_16_LC_2_10_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_2_10_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_16_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35490  RISE       3
I__322/I                                  LocalMux                       0              2921  37882  RISE       1
I__322/O                                  LocalMux                     330              3251  37882  RISE       1
I__325/I                                  InMux                          0              3251  37882  RISE       1
I__325/O                                  InMux                        259              3510  37882  RISE       1
Debounce_Inst.r_count_16_LC_2_10_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_2_10_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_15_LC_2_10_6/lcout
Path End         : Debounce_Inst.r_count_15_LC_2_10_6/in1
Capture Clock    : Debounce_Inst.r_count_15_LC_2_10_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_15_LC_2_10_6/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_15_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35624  RISE       3
I__329/I                                  LocalMux                       0              2921  37756  RISE       1
I__329/O                                  LocalMux                     330              3251  37756  RISE       1
I__332/I                                  InMux                          0              3251  37756  RISE       1
I__332/O                                  InMux                        259              3510  37756  RISE       1
Debounce_Inst.r_count_15_LC_2_10_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_15_LC_2_10_6/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_14_LC_2_10_5/lcout
Path End         : Debounce_Inst.r_count_14_LC_2_10_5/in1
Capture Clock    : Debounce_Inst.r_count_14_LC_2_10_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_14_LC_2_10_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_14_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35539  RISE       3
I__337/I                                  LocalMux                       0              2921  37629  RISE       1
I__337/O                                  LocalMux                     330              3251  37629  RISE       1
I__340/I                                  InMux                          0              3251  37629  RISE       1
I__340/O                                  InMux                        259              3510  37629  RISE       1
Debounce_Inst.r_count_14_LC_2_10_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_14_LC_2_10_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_12_LC_2_10_3/in1
Capture Clock    : Debounce_Inst.r_count_12_LC_2_10_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36086  RISE       3
I__350/I                                  LocalMux                       0              2921  37377  RISE       1
I__350/O                                  LocalMux                     330              3251  37377  RISE       1
I__353/I                                  InMux                          0              3251  37377  RISE       1
I__353/O                                  InMux                        259              3510  37377  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_11_LC_2_10_2/lcout
Path End         : Debounce_Inst.r_count_11_LC_2_10_2/in1
Capture Clock    : Debounce_Inst.r_count_11_LC_2_10_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_11_LC_2_10_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_11_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35287  RISE       3
I__213/I                                  LocalMux                       0              2921  37251  RISE       1
I__213/O                                  LocalMux                     330              3251  37251  RISE       1
I__216/I                                  InMux                          0              3251  37251  RISE       1
I__216/O                                  InMux                        259              3510  37251  RISE       1
Debounce_Inst.r_count_11_LC_2_10_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_11_LC_2_10_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_10_LC_2_10_1/lcout
Path End         : Debounce_Inst.r_count_10_LC_2_10_1/in1
Capture Clock    : Debounce_Inst.r_count_10_LC_2_10_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_10_LC_2_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_10_LC_2_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35203  RISE       3
I__220/I                                  LocalMux                       0              2921  37124  RISE       1
I__220/O                                  LocalMux                     330              3251  37124  RISE       1
I__223/I                                  InMux                          0              3251  37124  RISE       1
I__223/O                                  InMux                        259              3510  37124  RISE       1
Debounce_Inst.r_count_10_LC_2_10_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_10_LC_2_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_7_LC_2_9_6/lcout
Path End         : Debounce_Inst.r_count_7_LC_2_9_6/in1
Capture Clock    : Debounce_Inst.r_count_7_LC_2_9_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_7_LC_2_9_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_7_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35743  RISE       3
I__244/I                                LocalMux                       0              2921  36549  RISE       1
I__244/O                                LocalMux                     330              3251  36549  RISE       1
I__247/I                                InMux                          0              3251  36549  RISE       1
I__247/O                                InMux                        259              3510  36549  RISE       1
Debounce_Inst.r_count_7_LC_2_9_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_7_LC_2_9_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_6_LC_2_9_5/lcout
Path End         : Debounce_Inst.r_count_6_LC_2_9_5/in1
Capture Clock    : Debounce_Inst.r_count_6_LC_2_9_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_6_LC_2_9_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_6_LC_2_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35848  RISE       3
I__253/I                                LocalMux                       0              2921  36423  RISE       1
I__253/O                                LocalMux                     330              3251  36423  RISE       1
I__256/I                                InMux                          0              3251  36423  RISE       1
I__256/O                                InMux                        259              3510  36423  RISE       1
Debounce_Inst.r_count_6_LC_2_9_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_6_LC_2_9_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_5_LC_2_9_4/lcout
Path End         : Debounce_Inst.r_count_5_LC_2_9_4/in1
Capture Clock    : Debounce_Inst.r_count_5_LC_2_9_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_9_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_5_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35385  RISE       3
I__262/I                                LocalMux                       0              2921  36297  RISE       1
I__262/O                                LocalMux                     330              3251  36297  RISE       1
I__265/I                                InMux                          0              3251  36297  RISE       1
I__265/O                                InMux                        259              3510  36297  RISE       1
Debounce_Inst.r_count_5_LC_2_9_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_9_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_4_LC_2_9_3/lcout
Path End         : Debounce_Inst.r_count_4_LC_2_9_3/in1
Capture Clock    : Debounce_Inst.r_count_4_LC_2_9_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_4_LC_2_9_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_4_LC_2_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35427  RISE       3
I__271/I                                LocalMux                       0              2921  36171  RISE       1
I__271/O                                LocalMux                     330              3251  36171  RISE       1
I__274/I                                InMux                          0              3251  36171  RISE       1
I__274/O                                InMux                        259              3510  36171  RISE       1
Debounce_Inst.r_count_4_LC_2_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_4_LC_2_9_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_3_LC_2_9_2/lcout
Path End         : Debounce_Inst.r_count_3_LC_2_9_2/in1
Capture Clock    : Debounce_Inst.r_count_3_LC_2_9_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_3_LC_2_9_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_3_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36044  RISE       2
I__114/I                                LocalMux                       0              2921  36044  RISE       1
I__114/O                                LocalMux                     330              3251  36044  RISE       1
I__116/I                                InMux                          0              3251  36044  RISE       1
I__116/O                                InMux                        259              3510  36044  RISE       1
Debounce_Inst.r_count_3_LC_2_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_3_LC_2_9_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_2_LC_2_9_1/lcout
Path End         : Debounce_Inst.r_count_2_LC_2_9_1/in1
Capture Clock    : Debounce_Inst.r_count_2_LC_2_9_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_2_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_2_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35918  RISE       2
I__120/I                                LocalMux                       0              2921  35918  RISE       1
I__120/O                                LocalMux                     330              3251  35918  RISE       1
I__122/I                                InMux                          0              3251  35918  RISE       1
I__122/O                                InMux                        259              3510  35918  RISE       1
Debounce_Inst.r_count_2_LC_2_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_2_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_13_6/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_13_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  37482  RISE      11
I__159/I                                         LocalMux                       0              2921  37482  RISE       1
I__159/O                                         LocalMux                     330              3251  37482  RISE       1
I__164/I                                         InMux                          0              3251  38471  RISE       1
I__164/O                                         InMux                        259              3510  38471  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/in1  LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_13_6/lcout
Path End         : r_Count_1_LC_1_13_6/in1
Capture Clock    : r_Count_1_LC_1_13_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37482  RISE      11
I__161/I                   LocalMux                       0              2921  38471  RISE       1
I__161/O                   LocalMux                     330              3251  38471  RISE       1
I__167/I                   InMux                          0              3251  38471  RISE       1
I__167/O                   InMux                        259              3510  38471  RISE       1
r_Count_1_LC_1_13_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_9_LC_2_10_0/lcout
Path End         : Debounce_Inst.r_count_9_LC_2_10_0/in1
Capture Clock    : Debounce_Inst.r_count_9_LC_2_10_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_9_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34803  RISE       3
I__226/I                                 LocalMux                       0              2921  36998  RISE       1
I__226/O                                 LocalMux                     330              3251  36998  RISE       1
I__229/I                                 InMux                          0              3251  36998  RISE       1
I__229/O                                 InMux                        259              3510  36998  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_11_4/lcout
Path End         : Debounce_Inst.r_count_1_LC_2_11_4/in1
Capture Clock    : Debounce_Inst.r_count_1_LC_2_11_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35469  RISE       3
I__296/I                                 LocalMux                       0              2921  38471  RISE       1
I__296/O                                 LocalMux                     330              3251  38471  RISE       1
I__299/I                                 InMux                          0              3251  38471  RISE       1
I__299/O                                 InMux                        259              3510  38471  RISE       1
Debounce_Inst.r_count_1_LC_2_11_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_13_LC_2_10_4/lcout
Path End         : Debounce_Inst.r_count_13_LC_2_10_4/in1
Capture Clock    : Debounce_Inst.r_count_13_LC_2_10_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_13_LC_2_10_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_13_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36079  RISE       3
I__344/I                                  LocalMux                       0              2921  37503  RISE       1
I__344/O                                  LocalMux                     330              3251  37503  RISE       1
I__347/I                                  InMux                          0              3251  37503  RISE       1
I__347/O                                  InMux                        259              3510  37503  RISE       1
Debounce_Inst.r_count_13_LC_2_10_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_13_LC_2_10_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_13_0/lcout
Path End         : r_Count_2_LC_1_13_0/in1
Capture Clock    : r_Count_2_LC_1_13_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37433  RISE      10
I__178/I                   LocalMux                       0              2921  37433  RISE       1
I__178/O                   LocalMux                     330              3251  37433  RISE       1
I__183/I                   InMux                          0              3251  38471  RISE       1
I__183/O                   InMux                        259              3510  38471  RISE       1
r_Count_2_LC_1_13_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_1_12_3/lcout
Path End         : r_Count_0_LC_1_12_7/in2
Capture Clock    : r_Count_0_LC_1_12_7/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_1_12_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_1_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37608  RISE       2
I__99/I                     LocalMux                       0              2921  37608  RISE       1
I__99/O                     LocalMux                     330              3251  37608  RISE       1
I__101/I                    InMux                          0              3251  38499  RISE       1
I__101/O                    InMux                        259              3510  38499  RISE       1
I__102/I                    CascadeMux                     0              3510  38499  RISE       1
I__102/O                    CascadeMux                     0              3510  38499  RISE       1
r_Count_0_LC_1_12_7/in2     LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_12_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_13_4/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_13_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  37503  RISE       9
I__141/I                                         LocalMux                       0              2921  37503  RISE       1
I__141/O                                         LocalMux                     330              3251  37503  RISE       1
I__145/I                                         InMux                          0              3251  38499  RISE       1
I__145/O                                         InMux                        259              3510  38499  RISE       1
I__149/I                                         CascadeMux                     0              3510  38499  RISE       1
I__149/O                                         CascadeMux                     0              3510  38499  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/in2  LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_13_6/lcout
Path End         : r_Count_2_LC_1_13_0/in2
Capture Clock    : r_Count_2_LC_1_13_0/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37482  RISE      11
I__159/I                   LocalMux                       0              2921  37482  RISE       1
I__159/O                   LocalMux                     330              3251  37482  RISE       1
I__165/I                   InMux                          0              3251  38499  RISE       1
I__165/O                   InMux                        259              3510  38499  RISE       1
I__168/I                   CascadeMux                     0              3510  38499  RISE       1
I__168/O                   CascadeMux                     0              3510  38499  RISE       1
r_Count_2_LC_1_13_0/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_1_10_2/lcout
Path End         : Debounce_Inst.r_count_0_LC_1_10_2/in3
Capture Clock    : Debounce_Inst.r_count_0_LC_1_10_2/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_1_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       4
I__304/I                                 LocalMux                       0              2921  38597  RISE       1
I__304/O                                 LocalMux                     330              3251  38597  RISE       1
I__308/I                                 InMux                          0              3251  38597  RISE       1
I__308/O                                 InMux                        259              3510  38597  RISE       1
Debounce_Inst.r_count_0_LC_1_10_2/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_1_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_12_7/lcout
Path End         : r_Count_0_LC_1_12_7/in3
Capture Clock    : r_Count_0_LC_1_12_7/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_12_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37566  RISE      12
I__126/I                   LocalMux                       0              2921  38597  RISE       1
I__126/O                   LocalMux                     330              3251  38597  RISE       1
I__133/I                   InMux                          0              3251  38597  RISE       1
I__133/O                   InMux                        259              3510  38597  RISE       1
r_Count_0_LC_1_12_7/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_12_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_12_7/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_12_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_12_7/lcout                        LogicCell40_SEQ_MODE_1000    540              2921  37566  RISE      12
I__125/I                                         LocalMux                       0              2921  37566  RISE       1
I__125/O                                         LocalMux                     330              3251  37566  RISE       1
I__130/I                                         InMux                          0              3251  38597  RISE       1
I__130/O                                         InMux                        259              3510  38597  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/in3  LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_1_10_2/lcout
Path End         : Debounce_Inst.r_count_1_LC_2_11_4/in3
Capture Clock    : Debounce_Inst.r_count_1_LC_2_11_4/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_1_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       4
I__305/I                                 LocalMux                       0              2921  38597  RISE       1
I__305/O                                 LocalMux                     330              3251  38597  RISE       1
I__309/I                                 InMux                          0              3251  38597  RISE       1
I__309/O                                 InMux                        259              3510  38597  RISE       1
Debounce_Inst.r_count_1_LC_2_11_4/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : Debounce_Inst.r_state_LC_1_11_4/in1
Capture Clock    : Debounce_Inst.r_state_LC_1_11_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3568
---------------------------------------   ---- 
End-of-path arrival time (ps)             3568
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           Project_7_Segment_Top          0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__72/I                              Odrv4                          0               973   +INF  FALL       1
I__72/O                              Odrv4                        372              1345   +INF  FALL       1
I__73/I                              IoSpan4Mux                     0              1345   +INF  FALL       1
I__73/O                              IoSpan4Mux                   323              1667   +INF  FALL       1
I__74/I                              Span4Mux_h                     0              1667   +INF  FALL       1
I__74/O                              Span4Mux_h                   316              1983   +INF  FALL       1
I__75/I                              Span4Mux_h                     0              1983   +INF  FALL       1
I__75/O                              Span4Mux_h                   316              2298   +INF  FALL       1
I__76/I                              Span4Mux_v                     0              2298   +INF  FALL       1
I__76/O                              Span4Mux_v                   372              2670   +INF  FALL       1
I__78/I                              Span4Mux_v                     0              2670   +INF  FALL       1
I__78/O                              Span4Mux_v                   372              3042   +INF  FALL       1
I__80/I                              LocalMux                       0              3042   +INF  FALL       1
I__80/O                              LocalMux                     309              3350   +INF  FALL       1
I__81/I                              InMux                          0              3350   +INF  FALL       1
I__81/O                              InMux                        217              3568   +INF  FALL       1
Debounce_Inst.r_state_LC_1_11_4/in1  LogicCell40_SEQ_MODE_1000      0              3568   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__288/I                                            ClkMux                         0              2073  RISE       1
I__288/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_11_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/lcout
Path End         : o_Segment2_A
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__123/I                                           LocalMux                       0              2921   +INF  RISE       1
I__123/O                                           LocalMux                     330              3251   +INF  RISE       1
I__124/I                                           IoInMux                        0              3251   +INF  RISE       1
I__124/O                                           IoInMux                      259              3510   +INF  RISE       1
o_Segment2_A_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_A_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_A_obuf_iopad/DIN                        IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_A_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_A                                       Project_7_Segment_Top          0              7836   +INF  FALL       1


++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/lcout
Path End         : o_Segment2_E
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           8691
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__191/I                                           Odrv4                          0              2921   +INF  RISE       1
I__191/O                                           Odrv4                        351              3272   +INF  RISE       1
I__192/I                                           Span4Mux_h                     0              3272   +INF  RISE       1
I__192/O                                           Span4Mux_h                   302              3574   +INF  RISE       1
I__193/I                                           Span4Mux_s1_v                  0              3574   +INF  RISE       1
I__193/O                                           Span4Mux_s1_v                203              3777   +INF  RISE       1
I__194/I                                           LocalMux                       0              3777   +INF  RISE       1
I__194/O                                           LocalMux                     330              4107   +INF  RISE       1
I__195/I                                           IoInMux                        0              4107   +INF  RISE       1
I__195/O                                           IoInMux                      259              4366   +INF  RISE       1
o_Segment2_E_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              4366   +INF  RISE       1
o_Segment2_E_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6603   +INF  FALL       1
o_Segment2_E_obuf_iopad/DIN                        IO_PAD                         0              6603   +INF  FALL       1
o_Segment2_E_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              8691   +INF  FALL       1
o_Segment2_E                                       Project_7_Segment_Top          0              8691   +INF  FALL       1


++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/lcout
Path End         : o_Segment2_B
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__196/I                                           LocalMux                       0              2921   +INF  RISE       1
I__196/O                                           LocalMux                     330              3251   +INF  RISE       1
I__197/I                                           IoInMux                        0              3251   +INF  RISE       1
I__197/O                                           IoInMux                      259              3510   +INF  RISE       1
o_Segment2_B_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_B_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_B_obuf_iopad/DIN                        IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_B_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_B                                       Project_7_Segment_Top          0              7836   +INF  FALL       1


++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/lcout
Path End         : o_Segment2_D
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8474
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__198/I                                           Odrv4                          0              2921   +INF  RISE       1
I__198/O                                           Odrv4                        351              3272   +INF  RISE       1
I__199/I                                           IoSpan4Mux                     0              3272   +INF  RISE       1
I__199/O                                           IoSpan4Mux                   288              3560   +INF  RISE       1
I__200/I                                           LocalMux                       0              3560   +INF  RISE       1
I__200/O                                           LocalMux                     330              3889   +INF  RISE       1
I__201/I                                           IoInMux                        0              3889   +INF  RISE       1
I__201/O                                           IoInMux                      259              4149   +INF  RISE       1
o_Segment2_D_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              4149   +INF  RISE       1
o_Segment2_D_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6386   +INF  FALL       1
o_Segment2_D_obuf_iopad/DIN                        IO_PAD                         0              6386   +INF  FALL       1
o_Segment2_D_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              8474   +INF  FALL       1
o_Segment2_D                                       Project_7_Segment_Top          0              8474   +INF  FALL       1


++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/lcout
Path End         : o_Segment2_G
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__202/I                                           Odrv4                          0              2921   +INF  RISE       1
I__202/O                                           Odrv4                        351              3272   +INF  RISE       1
I__203/I                                           Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__203/O                                           Span4Mux_s0_v                203              3475   +INF  RISE       1
I__204/I                                           LocalMux                       0              3475   +INF  RISE       1
I__204/O                                           LocalMux                     330              3805   +INF  RISE       1
I__205/I                                           IoInMux                        0              3805   +INF  RISE       1
I__205/O                                           IoInMux                      259              4065   +INF  RISE       1
o_Segment2_G_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment2_G_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment2_G_obuf_iopad/DIN                        IO_PAD                         0              6302   +INF  FALL       1
o_Segment2_G_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              8390   +INF  FALL       1
o_Segment2_G                                       Project_7_Segment_Top          0              8390   +INF  FALL       1


++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/lcout
Path End         : o_Segment2_C
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__206/I                                           Odrv4                          0              2921   +INF  RISE       1
I__206/O                                           Odrv4                        351              3272   +INF  RISE       1
I__207/I                                           Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__207/O                                           Span4Mux_s0_v                203              3475   +INF  RISE       1
I__208/I                                           LocalMux                       0              3475   +INF  RISE       1
I__208/O                                           LocalMux                     330              3805   +INF  RISE       1
I__209/I                                           IoInMux                        0              3805   +INF  RISE       1
I__209/O                                           IoInMux                      259              4065   +INF  RISE       1
o_Segment2_C_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment2_C_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment2_C_obuf_iopad/DIN                        IO_PAD                         0              6302   +INF  FALL       1
o_Segment2_C_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              8390   +INF  FALL       1
o_Segment2_C                                       Project_7_Segment_Top          0              8390   +INF  FALL       1


++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/lcout
Path End         : o_Segment2_F
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__89/I                                            LocalMux                       0              2921   +INF  RISE       1
I__89/O                                            LocalMux                     330              3251   +INF  RISE       1
I__90/I                                            IoInMux                        0              3251   +INF  RISE       1
I__90/O                                            IoInMux                      259              3510   +INF  RISE       1
o_Segment2_F_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_F_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_F_obuf_iopad/DIN                        IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_F_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_F                                       Project_7_Segment_Top          0              7836   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_1_LC_2_11_4/lcout
Path End         : Debounce_Inst.r_count_1_LC_2_11_4/in1
Capture Clock    : Debounce_Inst.r_count_1_LC_2_11_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_1_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__296/I                                 LocalMux                       0              2921   1066  FALL       1
I__296/O                                 LocalMux                     309              3230   1066  FALL       1
I__299/I                                 InMux                          0              3230   1066  FALL       1
I__299/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_1_LC_2_11_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_17_LC_2_11_0/lcout
Path End         : Debounce_Inst.r_count_17_LC_2_11_0/in1
Capture Clock    : Debounce_Inst.r_count_17_LC_2_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_2_11_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_17_LC_2_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__313/I                                  LocalMux                       0              2921   1066  FALL       1
I__313/O                                  LocalMux                     309              3230   1066  FALL       1
I__316/I                                  InMux                          0              3230   1066  FALL       1
I__316/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_17_LC_2_11_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_2_11_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_16_LC_2_10_7/lcout
Path End         : Debounce_Inst.r_count_16_LC_2_10_7/in1
Capture Clock    : Debounce_Inst.r_count_16_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_2_10_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_16_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__322/I                                  LocalMux                       0              2921   1066  FALL       1
I__322/O                                  LocalMux                     309              3230   1066  FALL       1
I__325/I                                  InMux                          0              3230   1066  FALL       1
I__325/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_16_LC_2_10_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_2_10_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_15_LC_2_10_6/lcout
Path End         : Debounce_Inst.r_count_15_LC_2_10_6/in1
Capture Clock    : Debounce_Inst.r_count_15_LC_2_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_15_LC_2_10_6/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_15_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__329/I                                  LocalMux                       0              2921   1066  FALL       1
I__329/O                                  LocalMux                     309              3230   1066  FALL       1
I__332/I                                  InMux                          0              3230   1066  FALL       1
I__332/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_15_LC_2_10_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_15_LC_2_10_6/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_14_LC_2_10_5/lcout
Path End         : Debounce_Inst.r_count_14_LC_2_10_5/in1
Capture Clock    : Debounce_Inst.r_count_14_LC_2_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_14_LC_2_10_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_14_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__337/I                                  LocalMux                       0              2921   1066  FALL       1
I__337/O                                  LocalMux                     309              3230   1066  FALL       1
I__340/I                                  InMux                          0              3230   1066  FALL       1
I__340/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_14_LC_2_10_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_14_LC_2_10_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_13_LC_2_10_4/lcout
Path End         : Debounce_Inst.r_count_13_LC_2_10_4/in1
Capture Clock    : Debounce_Inst.r_count_13_LC_2_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_13_LC_2_10_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_13_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__344/I                                  LocalMux                       0              2921   1066  FALL       1
I__344/O                                  LocalMux                     309              3230   1066  FALL       1
I__347/I                                  InMux                          0              3230   1066  FALL       1
I__347/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_13_LC_2_10_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_13_LC_2_10_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_12_LC_2_10_3/in1
Capture Clock    : Debounce_Inst.r_count_12_LC_2_10_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__350/I                                  LocalMux                       0              2921   1066  FALL       1
I__350/O                                  LocalMux                     309              3230   1066  FALL       1
I__353/I                                  InMux                          0              3230   1066  FALL       1
I__353/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_12_LC_2_10_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_11_LC_2_10_2/lcout
Path End         : Debounce_Inst.r_count_11_LC_2_10_2/in1
Capture Clock    : Debounce_Inst.r_count_11_LC_2_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_11_LC_2_10_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_11_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__213/I                                  LocalMux                       0              2921   1066  FALL       1
I__213/O                                  LocalMux                     309              3230   1066  FALL       1
I__216/I                                  InMux                          0              3230   1066  FALL       1
I__216/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_11_LC_2_10_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_11_LC_2_10_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_10_LC_2_10_1/lcout
Path End         : Debounce_Inst.r_count_10_LC_2_10_1/in1
Capture Clock    : Debounce_Inst.r_count_10_LC_2_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_10_LC_2_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_10_LC_2_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__220/I                                  LocalMux                       0              2921   1066  FALL       1
I__220/O                                  LocalMux                     309              3230   1066  FALL       1
I__223/I                                  InMux                          0              3230   1066  FALL       1
I__223/O                                  InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_10_LC_2_10_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_10_LC_2_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_9_LC_2_10_0/lcout
Path End         : Debounce_Inst.r_count_9_LC_2_10_0/in1
Capture Clock    : Debounce_Inst.r_count_9_LC_2_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_9_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__226/I                                 LocalMux                       0              2921   1066  FALL       1
I__226/O                                 LocalMux                     309              3230   1066  FALL       1
I__229/I                                 InMux                          0              3230   1066  FALL       1
I__229/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_9_LC_2_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_7_LC_2_9_6/lcout
Path End         : Debounce_Inst.r_count_7_LC_2_9_6/in1
Capture Clock    : Debounce_Inst.r_count_7_LC_2_9_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_7_LC_2_9_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_7_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__244/I                                LocalMux                       0              2921   1066  FALL       1
I__244/O                                LocalMux                     309              3230   1066  FALL       1
I__247/I                                InMux                          0              3230   1066  FALL       1
I__247/O                                InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_7_LC_2_9_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_7_LC_2_9_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_6_LC_2_9_5/lcout
Path End         : Debounce_Inst.r_count_6_LC_2_9_5/in1
Capture Clock    : Debounce_Inst.r_count_6_LC_2_9_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_6_LC_2_9_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_6_LC_2_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__253/I                                LocalMux                       0              2921   1066  FALL       1
I__253/O                                LocalMux                     309              3230   1066  FALL       1
I__256/I                                InMux                          0              3230   1066  FALL       1
I__256/O                                InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_6_LC_2_9_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_6_LC_2_9_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_5_LC_2_9_4/lcout
Path End         : Debounce_Inst.r_count_5_LC_2_9_4/in1
Capture Clock    : Debounce_Inst.r_count_5_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_9_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_5_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__262/I                                LocalMux                       0              2921   1066  FALL       1
I__262/O                                LocalMux                     309              3230   1066  FALL       1
I__265/I                                InMux                          0              3230   1066  FALL       1
I__265/O                                InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_5_LC_2_9_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_9_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_4_LC_2_9_3/lcout
Path End         : Debounce_Inst.r_count_4_LC_2_9_3/in1
Capture Clock    : Debounce_Inst.r_count_4_LC_2_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_4_LC_2_9_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_4_LC_2_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__271/I                                LocalMux                       0              2921   1066  FALL       1
I__271/O                                LocalMux                     309              3230   1066  FALL       1
I__274/I                                InMux                          0              3230   1066  FALL       1
I__274/O                                InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_4_LC_2_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_4_LC_2_9_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_3_LC_2_9_2/lcout
Path End         : Debounce_Inst.r_count_3_LC_2_9_2/in1
Capture Clock    : Debounce_Inst.r_count_3_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_3_LC_2_9_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_3_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__114/I                                LocalMux                       0              2921   1066  FALL       1
I__114/O                                LocalMux                     309              3230   1066  FALL       1
I__116/I                                InMux                          0              3230   1066  FALL       1
I__116/O                                InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_3_LC_2_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_3_LC_2_9_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_2_LC_2_9_1/lcout
Path End         : Debounce_Inst.r_count_2_LC_2_9_1/in1
Capture Clock    : Debounce_Inst.r_count_2_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_2_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_2_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__120/I                                LocalMux                       0              2921   1066  FALL       1
I__120/O                                LocalMux                     309              3230   1066  FALL       1
I__122/I                                InMux                          0              3230   1066  FALL       1
I__122/O                                InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_2_LC_2_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_2_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_13_6/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_13_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__159/I                                         LocalMux                       0              2921   1066  FALL       1
I__159/O                                         LocalMux                     309              3230   1066  FALL       1
I__164/I                                         InMux                          0              3230   1066  FALL       1
I__164/O                                         InMux                        217              3447   1066  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_13_4/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_13_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__141/I                                         LocalMux                       0              2921   1066  FALL       1
I__141/O                                         LocalMux                     309              3230   1066  FALL       1
I__145/I                                         InMux                          0              3230   1066  FALL       1
I__145/O                                         InMux                        217              3447   1066  FALL       1
I__149/I                                         CascadeMux                     0              3447   1066  FALL       1
I__149/O                                         CascadeMux                     0              3447   1066  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_13_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_13_0/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__178/I                                         LocalMux                       0              2921   1066  FALL       1
I__178/O                                         LocalMux                     309              3230   1066  FALL       1
I__182/I                                         InMux                          0              3230   1066  FALL       1
I__182/O                                         InMux                        217              3447   1066  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_12_7/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_12_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_12_7/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__125/I                                         LocalMux                       0              2921   1066  FALL       1
I__125/O                                         LocalMux                     309              3230   1066  FALL       1
I__130/I                                         InMux                          0              3230   1066  FALL       1
I__130/O                                         InMux                        217              3447   1066  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_1_12_3/lcout
Path End         : r_Count_0_LC_1_12_7/in2
Capture Clock    : r_Count_0_LC_1_12_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_1_12_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_1_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__99/I                     LocalMux                       0              2921   1066  FALL       1
I__99/O                     LocalMux                     309              3230   1066  FALL       1
I__101/I                    InMux                          0              3230   1066  FALL       1
I__101/O                    InMux                        217              3447   1066  FALL       1
I__102/I                    CascadeMux                     0              3447   1066  FALL       1
I__102/O                    CascadeMux                     0              3447   1066  FALL       1
r_Count_0_LC_1_12_7/in2     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_12_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_1_11_4/lcout
Path End         : r_Count_0_LC_1_12_7/in0
Capture Clock    : r_Count_0_LC_1_12_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__288/I                                            ClkMux                         0              2073  RISE       1
I__288/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_11_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_1_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__104/I                               LocalMux                       0              2921   1066  FALL       1
I__104/O                               LocalMux                     309              3230   1066  FALL       1
I__108/I                               InMux                          0              3230   1066  FALL       1
I__108/O                               InMux                        217              3447   1066  FALL       1
r_Count_0_LC_1_12_7/in0                LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_12_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_1_10_2/lcout
Path End         : Debounce_Inst.r_count_0_LC_1_10_2/in3
Capture Clock    : Debounce_Inst.r_count_0_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_1_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__304/I                                 LocalMux                       0              2921   1066  FALL       1
I__304/O                                 LocalMux                     309              3230   1066  FALL       1
I__308/I                                 InMux                          0              3230   1066  FALL       1
I__308/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_0_LC_1_10_2/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_1_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_1_11_4/lcout
Path End         : Debounce_Inst.r_state_LC_1_11_4/in0
Capture Clock    : Debounce_Inst.r_state_LC_1_11_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__288/I                                            ClkMux                         0              2073  RISE       1
I__288/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_11_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_1_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__105/I                               LocalMux                       0              2921   1066  FALL       1
I__105/O                               LocalMux                     309              3230   1066  FALL       1
I__110/I                               InMux                          0              3230   1066  FALL       1
I__110/O                               InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_state_LC_1_11_4/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__288/I                                            ClkMux                         0              2073  RISE       1
I__288/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_11_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_1_11_4/lcout
Path End         : r_Switch_1_LC_1_12_3/in0
Capture Clock    : r_Switch_1_LC_1_12_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__288/I                                            ClkMux                         0              2073  RISE       1
I__288/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_11_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_1_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__104/I                               LocalMux                       0              2921   1066  FALL       1
I__104/O                               LocalMux                     309              3230   1066  FALL       1
I__109/I                               InMux                          0              3230   1066  FALL       1
I__109/O                               InMux                        217              3447   1066  FALL       1
r_Switch_1_LC_1_12_3/in0               LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_1_12_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_12_7/lcout
Path End         : r_Count_0_LC_1_12_7/in3
Capture Clock    : r_Count_0_LC_1_12_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_12_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__126/I                   LocalMux                       0              2921   1066  FALL       1
I__126/O                   LocalMux                     309              3230   1066  FALL       1
I__133/I                   InMux                          0              3230   1066  FALL       1
I__133/O                   InMux                        217              3447   1066  FALL       1
r_Count_0_LC_1_12_7/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_12_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_12_7/lcout
Path End         : r_Count_2_LC_1_13_0/in0
Capture Clock    : r_Count_2_LC_1_13_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_12_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__125/I                   LocalMux                       0              2921   1066  FALL       1
I__125/O                   LocalMux                     309              3230   1066  FALL       1
I__131/I                   InMux                          0              3230   1066  FALL       1
I__131/O                   InMux                        217              3447   1066  FALL       1
r_Count_2_LC_1_13_0/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_12_7/lcout
Path End         : r_Count_1_LC_1_13_6/in0
Capture Clock    : r_Count_1_LC_1_13_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_12_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__125/I                   LocalMux                       0              2921   1066  FALL       1
I__125/O                   LocalMux                     309              3230   1066  FALL       1
I__132/I                   InMux                          0              3230   1066  FALL       1
I__132/O                   InMux                        217              3447   1066  FALL       1
r_Count_1_LC_1_13_6/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_13_4/lcout
Path End         : r_Count_3_LC_1_13_4/in0
Capture Clock    : r_Count_3_LC_1_13_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__142/I                   LocalMux                       0              2921   1066  FALL       1
I__142/O                   LocalMux                     309              3230   1066  FALL       1
I__146/I                   InMux                          0              3230   1066  FALL       1
I__146/O                   InMux                        217              3447   1066  FALL       1
r_Count_3_LC_1_13_4/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_13_6/lcout
Path End         : r_Count_1_LC_1_13_6/in1
Capture Clock    : r_Count_1_LC_1_13_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__161/I                   LocalMux                       0              2921   1066  FALL       1
I__161/O                   LocalMux                     309              3230   1066  FALL       1
I__167/I                   InMux                          0              3230   1066  FALL       1
I__167/O                   InMux                        217              3447   1066  FALL       1
r_Count_1_LC_1_13_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_13_6/lcout
Path End         : r_Count_2_LC_1_13_0/in2
Capture Clock    : r_Count_2_LC_1_13_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__159/I                   LocalMux                       0              2921   1066  FALL       1
I__159/O                   LocalMux                     309              3230   1066  FALL       1
I__165/I                   InMux                          0              3230   1066  FALL       1
I__165/O                   InMux                        217              3447   1066  FALL       1
I__168/I                   CascadeMux                     0              3447   1066  FALL       1
I__168/O                   CascadeMux                     0              3447   1066  FALL       1
r_Count_2_LC_1_13_0/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_13_0/lcout
Path End         : r_Count_2_LC_1_13_0/in1
Capture Clock    : r_Count_2_LC_1_13_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__178/I                   LocalMux                       0              2921   1066  FALL       1
I__178/O                   LocalMux                     309              3230   1066  FALL       1
I__183/I                   InMux                          0              3230   1066  FALL       1
I__183/O                   InMux                        217              3447   1066  FALL       1
r_Count_2_LC_1_13_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_1_10_2/lcout
Path End         : Debounce_Inst.r_count_1_LC_2_11_4/in3
Capture Clock    : Debounce_Inst.r_count_1_LC_2_11_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_1_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__305/I                                 LocalMux                       0              2921   1066  FALL       1
I__305/O                                 LocalMux                     309              3230   1066  FALL       1
I__309/I                                 InMux                          0              3230   1066  FALL       1
I__309/O                                 InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_1_LC_2_11_4/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_12_7/lcout
Path End         : r_Count_3_LC_1_13_4/in2
Capture Clock    : r_Count_3_LC_1_13_4/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_12_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_12_7/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__125/I                         LocalMux                       0              2921   1066  FALL       1
I__125/O                         LocalMux                     309              3230   1066  FALL       1
I__128/I                         InMux                          0              3230   1333  FALL       1
I__128/O                         InMux                        217              3447   1333  FALL       1
r_Count_RNO_0_3_LC_1_13_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
r_Count_RNO_0_3_LC_1_13_3/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__98/I                          CascadeMux                     0              3714   1333  RISE       1
I__98/O                          CascadeMux                     0              3714   1333  RISE       1
r_Count_3_LC_1_13_4/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_12_7/lcout
Path End         : r_Count_1_LC_1_13_6/in2
Capture Clock    : r_Count_1_LC_1_13_6/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_12_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_12_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__125/I                           LocalMux                       0              2921   1066  FALL       1
I__125/O                           LocalMux                     309              3230   1066  FALL       1
I__129/I                           InMux                          0              3230   1333  FALL       1
I__129/O                           InMux                        217              3447   1333  FALL       1
r_Count_RNIEET6_3_LC_1_13_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
r_Count_RNIEET6_3_LC_1_13_5/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__95/I                            CascadeMux                     0              3714   1333  RISE       1
I__95/O                            CascadeMux                     0              3714   1333  RISE       1
r_Count_1_LC_1_13_6/in2            LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_16_LC_2_10_7/lcout
Path End         : Debounce_Inst.r_state_LC_1_11_4/in2
Capture Clock    : Debounce_Inst.r_state_LC_1_11_4/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_2_10_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_16_LC_2_10_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__323/I                                     LocalMux                       0              2921   1333  FALL       1
I__323/O                                     LocalMux                     309              3230   1333  FALL       1
I__326/I                                     InMux                          0              3230   1333  FALL       1
I__326/O                                     InMux                        217              3447   1333  FALL       1
Debounce_Inst.r_state_RNO_1_LC_1_11_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
Debounce_Inst.r_state_RNO_1_LC_1_11_3/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__71/I                                      CascadeMux                     0              3714   1333  RISE       1
I__71/O                                      CascadeMux                     0              3714   1333  RISE       1
Debounce_Inst.r_state_LC_1_11_4/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__288/I                                            ClkMux                         0              2073  RISE       1
I__288/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_11_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_8_LC_2_9_7/lcout
Path End         : Debounce_Inst.r_count_8_LC_2_9_7/in1
Capture Clock    : Debounce_Inst.r_count_8_LC_2_9_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_8_LC_2_9_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_8_LC_2_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       3
I__233/I                                Odrv4                          0              2921   1438  FALL       1
I__233/O                                Odrv4                        372              3293   1438  FALL       1
I__235/I                                LocalMux                       0              3293   1438  FALL       1
I__235/O                                LocalMux                     309              3602   1438  FALL       1
I__238/I                                InMux                          0              3602   1438  FALL       1
I__238/O                                InMux                        217              3819   1438  FALL       1
Debounce_Inst.r_count_8_LC_2_9_7/in1    LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_8_LC_2_9_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_13_4/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_13_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__143/I                                         Odrv4                          0              2921   1438  FALL       1
I__143/O                                         Odrv4                        372              3293   1438  FALL       1
I__147/I                                         LocalMux                       0              3293   1438  FALL       1
I__147/O                                         LocalMux                     309              3602   1438  FALL       1
I__150/I                                         InMux                          0              3602   1438  FALL       1
I__150/O                                         InMux                        217              3819   1438  FALL       1
I__156/I                                         CascadeMux                     0              3819   1438  FALL       1
I__156/O                                         CascadeMux                     0              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_13_4/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_13_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__143/I                                         Odrv4                          0              2921   1438  FALL       1
I__143/O                                         Odrv4                        372              3293   1438  FALL       1
I__147/I                                         LocalMux                       0              3293   1438  FALL       1
I__147/O                                         LocalMux                     309              3602   1438  FALL       1
I__151/I                                         InMux                          0              3602   1438  FALL       1
I__151/O                                         InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_13_4/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_13_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__143/I                                         Odrv4                          0              2921   1438  FALL       1
I__143/O                                         Odrv4                        372              3293   1438  FALL       1
I__147/I                                         LocalMux                       0              3293   1438  FALL       1
I__147/O                                         LocalMux                     309              3602   1438  FALL       1
I__152/I                                         InMux                          0              3602   1438  FALL       1
I__152/O                                         InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_13_4/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_13_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__143/I                                         Odrv4                          0              2921   1438  FALL       1
I__143/O                                         Odrv4                        372              3293   1438  FALL       1
I__147/I                                         LocalMux                       0              3293   1438  FALL       1
I__147/O                                         LocalMux                     309              3602   1438  FALL       1
I__153/I                                         InMux                          0              3602   1438  FALL       1
I__153/O                                         InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_13_4/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_13_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__143/I                                         Odrv4                          0              2921   1438  FALL       1
I__143/O                                         Odrv4                        372              3293   1438  FALL       1
I__147/I                                         LocalMux                       0              3293   1438  FALL       1
I__147/O                                         LocalMux                     309              3602   1438  FALL       1
I__154/I                                         InMux                          0              3602   1438  FALL       1
I__154/O                                         InMux                        217              3819   1438  FALL       1
I__157/I                                         CascadeMux                     0              3819   1438  FALL       1
I__157/O                                         CascadeMux                     0              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_13_4/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_13_4/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__143/I                                         Odrv4                          0              2921   1438  FALL       1
I__143/O                                         Odrv4                        372              3293   1438  FALL       1
I__147/I                                         LocalMux                       0              3293   1438  FALL       1
I__147/O                                         LocalMux                     309              3602   1438  FALL       1
I__155/I                                         InMux                          0              3602   1438  FALL       1
I__155/O                                         InMux                        217              3819   1438  FALL       1
I__158/I                                         CascadeMux                     0              3819   1438  FALL       1
I__158/O                                         CascadeMux                     0              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_13_6/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_13_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__160/I                                         Odrv4                          0              2921   1438  FALL       1
I__160/O                                         Odrv4                        372              3293   1438  FALL       1
I__166/I                                         LocalMux                       0              3293   1438  FALL       1
I__166/O                                         LocalMux                     309              3602   1438  FALL       1
I__169/I                                         InMux                          0              3602   1438  FALL       1
I__169/O                                         InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_13_6/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_13_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__160/I                                         Odrv4                          0              2921   1438  FALL       1
I__160/O                                         Odrv4                        372              3293   1438  FALL       1
I__166/I                                         LocalMux                       0              3293   1438  FALL       1
I__166/O                                         LocalMux                     309              3602   1438  FALL       1
I__170/I                                         InMux                          0              3602   1438  FALL       1
I__170/O                                         InMux                        217              3819   1438  FALL       1
I__175/I                                         CascadeMux                     0              3819   1438  FALL       1
I__175/O                                         CascadeMux                     0              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_13_6/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_13_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__160/I                                         Odrv4                          0              2921   1438  FALL       1
I__160/O                                         Odrv4                        372              3293   1438  FALL       1
I__166/I                                         LocalMux                       0              3293   1438  FALL       1
I__166/O                                         LocalMux                     309              3602   1438  FALL       1
I__171/I                                         InMux                          0              3602   1438  FALL       1
I__171/O                                         InMux                        217              3819   1438  FALL       1
I__176/I                                         CascadeMux                     0              3819   1438  FALL       1
I__176/O                                         CascadeMux                     0              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_13_6/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/in2
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_13_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__160/I                                         Odrv4                          0              2921   1438  FALL       1
I__160/O                                         Odrv4                        372              3293   1438  FALL       1
I__166/I                                         LocalMux                       0              3293   1438  FALL       1
I__166/O                                         LocalMux                     309              3602   1438  FALL       1
I__172/I                                         InMux                          0              3602   1438  FALL       1
I__172/O                                         InMux                        217              3819   1438  FALL       1
I__177/I                                         CascadeMux                     0              3819   1438  FALL       1
I__177/O                                         CascadeMux                     0              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_13_6/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_13_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__160/I                                         Odrv4                          0              2921   1438  FALL       1
I__160/O                                         Odrv4                        372              3293   1438  FALL       1
I__166/I                                         LocalMux                       0              3293   1438  FALL       1
I__166/O                                         LocalMux                     309              3602   1438  FALL       1
I__173/I                                         InMux                          0              3602   1438  FALL       1
I__173/O                                         InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_13_6/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_13_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__160/I                                         Odrv4                          0              2921   1438  FALL       1
I__160/O                                         Odrv4                        372              3293   1438  FALL       1
I__166/I                                         LocalMux                       0              3293   1438  FALL       1
I__166/O                                         LocalMux                     309              3602   1438  FALL       1
I__174/I                                         InMux                          0              3602   1438  FALL       1
I__174/O                                         InMux                        217              3819   1438  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_0_LC_1_10_2/lcout
Path End         : Debounce_Inst.r_count_2_LC_2_9_1/in3
Capture Clock    : Debounce_Inst.r_count_2_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_1_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_0_LC_1_10_2/lcout              LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__303/I                                             LocalMux                       0              2921   1529  FALL       1
I__303/O                                             LocalMux                     309              3230   1529  FALL       1
I__307/I                                             InMux                          0              3230   1529  FALL       1
I__307/O                                             InMux                        217              3447   1529  FALL       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
Debounce_Inst.un2_r_count_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1529  FALL       2
I__118/I                                             InMux                          0              3693   1529  FALL       1
I__118/O                                             InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_2_LC_2_9_1/in3                 LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_2_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_15_LC_2_10_6/lcout
Path End         : Debounce_Inst.r_count_16_LC_2_10_7/in3
Capture Clock    : Debounce_Inst.r_count_16_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_15_LC_2_10_6/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_15_LC_2_10_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__329/I                                     LocalMux                       0              2921   1066  FALL       1
I__329/O                                     LocalMux                     309              3230   1066  FALL       1
I__332/I                                     InMux                          0              3230   1066  FALL       1
I__332/O                                     InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_15_LC_2_10_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_15_LC_2_10_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__320/I                                     InMux                          0              3693   1529  FALL       1
I__320/O                                     InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_16_LC_2_10_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_2_10_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_14_LC_2_10_5/lcout
Path End         : Debounce_Inst.r_count_15_LC_2_10_6/in3
Capture Clock    : Debounce_Inst.r_count_15_LC_2_10_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_14_LC_2_10_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_14_LC_2_10_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__337/I                                     LocalMux                       0              2921   1066  FALL       1
I__337/O                                     LocalMux                     309              3230   1066  FALL       1
I__340/I                                     InMux                          0              3230   1066  FALL       1
I__340/O                                     InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_14_LC_2_10_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_14_LC_2_10_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__327/I                                     InMux                          0              3693   1529  FALL       1
I__327/O                                     InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_15_LC_2_10_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_15_LC_2_10_6/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_13_LC_2_10_4/lcout
Path End         : Debounce_Inst.r_count_14_LC_2_10_5/in3
Capture Clock    : Debounce_Inst.r_count_14_LC_2_10_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_13_LC_2_10_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_13_LC_2_10_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__344/I                                     LocalMux                       0              2921   1066  FALL       1
I__344/O                                     LocalMux                     309              3230   1066  FALL       1
I__347/I                                     InMux                          0              3230   1066  FALL       1
I__347/O                                     InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_13_LC_2_10_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_13_LC_2_10_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__334/I                                     InMux                          0              3693   1529  FALL       1
I__334/O                                     InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_14_LC_2_10_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_14_LC_2_10_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_13_LC_2_10_4/in3
Capture Clock    : Debounce_Inst.r_count_13_LC_2_10_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_10_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__350/I                                     LocalMux                       0              2921   1066  FALL       1
I__350/O                                     LocalMux                     309              3230   1066  FALL       1
I__353/I                                     InMux                          0              3230   1066  FALL       1
I__353/O                                     InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_12_LC_2_10_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_12_LC_2_10_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__341/I                                     InMux                          0              3693   1529  FALL       1
I__341/O                                     InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_13_LC_2_10_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_13_LC_2_10_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_11_LC_2_10_2/lcout
Path End         : Debounce_Inst.r_count_12_LC_2_10_3/in3
Capture Clock    : Debounce_Inst.r_count_12_LC_2_10_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_11_LC_2_10_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_11_LC_2_10_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__213/I                                     LocalMux                       0              2921   1066  FALL       1
I__213/O                                     LocalMux                     309              3230   1066  FALL       1
I__216/I                                     InMux                          0              3230   1066  FALL       1
I__216/O                                     InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_11_LC_2_10_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_11_LC_2_10_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__348/I                                     InMux                          0              3693   1529  FALL       1
I__348/O                                     InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_12_LC_2_10_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_10_LC_2_10_1/lcout
Path End         : Debounce_Inst.r_count_11_LC_2_10_2/in3
Capture Clock    : Debounce_Inst.r_count_11_LC_2_10_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_10_LC_2_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_10_LC_2_10_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__220/I                                     LocalMux                       0              2921   1066  FALL       1
I__220/O                                     LocalMux                     309              3230   1066  FALL       1
I__223/I                                     InMux                          0              3230   1066  FALL       1
I__223/O                                     InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_10_LC_2_10_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_10_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__210/I                                     InMux                          0              3693   1529  FALL       1
I__210/O                                     InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_11_LC_2_10_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_11_LC_2_10_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_9_LC_2_10_0/lcout
Path End         : Debounce_Inst.r_count_10_LC_2_10_1/in3
Capture Clock    : Debounce_Inst.r_count_10_LC_2_10_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_9_LC_2_10_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__226/I                                    LocalMux                       0              2921   1066  FALL       1
I__226/O                                    LocalMux                     309              3230   1066  FALL       1
I__229/I                                    InMux                          0              3230   1066  FALL       1
I__229/O                                    InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_9_LC_2_10_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_9_LC_2_10_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__217/I                                    InMux                          0              3693   1529  FALL       1
I__217/O                                    InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_10_LC_2_10_1/in3      LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_10_LC_2_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_7_LC_2_9_6/lcout
Path End         : Debounce_Inst.r_count_8_LC_2_9_7/in3
Capture Clock    : Debounce_Inst.r_count_8_LC_2_9_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_7_LC_2_9_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_7_LC_2_9_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__244/I                                   LocalMux                       0              2921   1066  FALL       1
I__244/O                                   LocalMux                     309              3230   1066  FALL       1
I__247/I                                   InMux                          0              3230   1066  FALL       1
I__247/O                                   InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_7_LC_2_9_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_7_LC_2_9_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__232/I                                   InMux                          0              3693   1529  FALL       1
I__232/O                                   InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_8_LC_2_9_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_8_LC_2_9_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_6_LC_2_9_5/lcout
Path End         : Debounce_Inst.r_count_7_LC_2_9_6/in3
Capture Clock    : Debounce_Inst.r_count_7_LC_2_9_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_6_LC_2_9_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_6_LC_2_9_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__253/I                                   LocalMux                       0              2921   1066  FALL       1
I__253/O                                   LocalMux                     309              3230   1066  FALL       1
I__256/I                                   InMux                          0              3230   1066  FALL       1
I__256/O                                   InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_6_LC_2_9_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_6_LC_2_9_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__242/I                                   InMux                          0              3693   1529  FALL       1
I__242/O                                   InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_7_LC_2_9_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_7_LC_2_9_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_5_LC_2_9_4/lcout
Path End         : Debounce_Inst.r_count_6_LC_2_9_5/in3
Capture Clock    : Debounce_Inst.r_count_6_LC_2_9_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_9_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_5_LC_2_9_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__262/I                                   LocalMux                       0              2921   1066  FALL       1
I__262/O                                   LocalMux                     309              3230   1066  FALL       1
I__265/I                                   InMux                          0              3230   1066  FALL       1
I__265/O                                   InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_5_LC_2_9_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_5_LC_2_9_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__250/I                                   InMux                          0              3693   1529  FALL       1
I__250/O                                   InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_6_LC_2_9_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_6_LC_2_9_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_4_LC_2_9_3/lcout
Path End         : Debounce_Inst.r_count_5_LC_2_9_4/in3
Capture Clock    : Debounce_Inst.r_count_5_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_4_LC_2_9_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_4_LC_2_9_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__271/I                                   LocalMux                       0              2921   1066  FALL       1
I__271/O                                   LocalMux                     309              3230   1066  FALL       1
I__274/I                                   InMux                          0              3230   1066  FALL       1
I__274/O                                   InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_4_LC_2_9_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_4_LC_2_9_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__260/I                                   InMux                          0              3693   1529  FALL       1
I__260/O                                   InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_5_LC_2_9_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_9_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_3_LC_2_9_2/lcout
Path End         : Debounce_Inst.r_count_4_LC_2_9_3/in3
Capture Clock    : Debounce_Inst.r_count_4_LC_2_9_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_3_LC_2_9_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_3_LC_2_9_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__114/I                                   LocalMux                       0              2921   1066  FALL       1
I__114/O                                   LocalMux                     309              3230   1066  FALL       1
I__116/I                                   InMux                          0              3230   1066  FALL       1
I__116/O                                   InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_3_LC_2_9_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_3_LC_2_9_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__269/I                                   InMux                          0              3693   1529  FALL       1
I__269/O                                   InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_4_LC_2_9_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_4_LC_2_9_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_2_LC_2_9_1/lcout
Path End         : Debounce_Inst.r_count_3_LC_2_9_2/in3
Capture Clock    : Debounce_Inst.r_count_3_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_2_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_2_LC_2_9_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__120/I                                   LocalMux                       0              2921   1066  FALL       1
I__120/O                                   LocalMux                     309              3230   1066  FALL       1
I__122/I                                   InMux                          0              3230   1066  FALL       1
I__122/O                                   InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_2_LC_2_9_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_2_LC_2_9_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__112/I                                   InMux                          0              3693   1529  FALL       1
I__112/O                                   InMux                        217              3910   1529  FALL       1
Debounce_Inst.r_count_3_LC_2_9_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_3_LC_2_9_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_12_7/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_12_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_12_7/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__127/I                                         Odrv12                         0              2921   1606  FALL       1
I__127/O                                         Odrv12                       540              3461   1606  FALL       1
I__134/I                                         LocalMux                       0              3461   1606  FALL       1
I__134/O                                         LocalMux                     309              3770   1606  FALL       1
I__135/I                                         InMux                          0              3770   1606  FALL       1
I__135/O                                         InMux                        217              3987   1606  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/in3  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_13_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_13_0/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__179/I                                         Odrv12                         0              2921   1606  FALL       1
I__179/O                                         Odrv12                       540              3461   1606  FALL       1
I__184/I                                         LocalMux                       0              3461   1606  FALL       1
I__184/O                                         LocalMux                     309              3770   1606  FALL       1
I__185/I                                         InMux                          0              3770   1606  FALL       1
I__185/O                                         InMux                        217              3987   1606  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/in0  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_12_7/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_12_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_12_7/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__127/I                                         Odrv12                         0              2921   1606  FALL       1
I__127/O                                         Odrv12                       540              3461   1606  FALL       1
I__134/I                                         LocalMux                       0              3461   1606  FALL       1
I__134/O                                         LocalMux                     309              3770   1606  FALL       1
I__136/I                                         InMux                          0              3770   1606  FALL       1
I__136/O                                         InMux                        217              3987   1606  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/in0  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_12_7/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_12_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_12_7/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__127/I                                         Odrv12                         0              2921   1606  FALL       1
I__127/O                                         Odrv12                       540              3461   1606  FALL       1
I__134/I                                         LocalMux                       0              3461   1606  FALL       1
I__134/O                                         LocalMux                     309              3770   1606  FALL       1
I__137/I                                         InMux                          0              3770   1606  FALL       1
I__137/O                                         InMux                        217              3987   1606  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/in0  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_12_7/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_12_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_12_7/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__127/I                                         Odrv12                         0              2921   1606  FALL       1
I__127/O                                         Odrv12                       540              3461   1606  FALL       1
I__134/I                                         LocalMux                       0              3461   1606  FALL       1
I__134/O                                         LocalMux                     309              3770   1606  FALL       1
I__138/I                                         InMux                          0              3770   1606  FALL       1
I__138/O                                         InMux                        217              3987   1606  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/in0  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_12_7/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_12_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_12_7/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__127/I                                         Odrv12                         0              2921   1606  FALL       1
I__127/O                                         Odrv12                       540              3461   1606  FALL       1
I__134/I                                         LocalMux                       0              3461   1606  FALL       1
I__134/O                                         LocalMux                     309              3770   1606  FALL       1
I__139/I                                         InMux                          0              3770   1606  FALL       1
I__139/O                                         InMux                        217              3987   1606  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/in3  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_12_7/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/in3
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_12_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_12_7/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__127/I                                         Odrv12                         0              2921   1606  FALL       1
I__127/O                                         Odrv12                       540              3461   1606  FALL       1
I__134/I                                         LocalMux                       0              3461   1606  FALL       1
I__134/O                                         LocalMux                     309              3770   1606  FALL       1
I__140/I                                         InMux                          0              3770   1606  FALL       1
I__140/O                                         InMux                        217              3987   1606  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/in3  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_13_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_13_0/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__179/I                                         Odrv12                         0              2921   1606  FALL       1
I__179/O                                         Odrv12                       540              3461   1606  FALL       1
I__184/I                                         LocalMux                       0              3461   1606  FALL       1
I__184/O                                         LocalMux                     309              3770   1606  FALL       1
I__186/I                                         InMux                          0              3770   1606  FALL       1
I__186/O                                         InMux                        217              3987   1606  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/in0  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_13_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/in0
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_13_0/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__179/I                                         Odrv12                         0              2921   1606  FALL       1
I__179/O                                         Odrv12                       540              3461   1606  FALL       1
I__184/I                                         LocalMux                       0              3461   1606  FALL       1
I__184/O                                         LocalMux                     309              3770   1606  FALL       1
I__187/I                                         InMux                          0              3770   1606  FALL       1
I__187/O                                         InMux                        217              3987   1606  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/in0  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_13_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_13_0/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__179/I                                         Odrv12                         0              2921   1606  FALL       1
I__179/O                                         Odrv12                       540              3461   1606  FALL       1
I__184/I                                         LocalMux                       0              3461   1606  FALL       1
I__184/O                                         LocalMux                     309              3770   1606  FALL       1
I__188/I                                         InMux                          0              3770   1606  FALL       1
I__188/O                                         InMux                        217              3987   1606  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/in1  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_13_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_13_0/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__179/I                                         Odrv12                         0              2921   1606  FALL       1
I__179/O                                         Odrv12                       540              3461   1606  FALL       1
I__184/I                                         LocalMux                       0              3461   1606  FALL       1
I__184/O                                         LocalMux                     309              3770   1606  FALL       1
I__189/I                                         InMux                          0              3770   1606  FALL       1
I__189/O                                         InMux                        217              3987   1606  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/in1  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_13_0/lcout
Path End         : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/in1
Capture Clock    : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_13_0/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__179/I                                         Odrv12                         0              2921   1606  FALL       1
I__179/O                                         Odrv12                       540              3461   1606  FALL       1
I__184/I                                         LocalMux                       0              3461   1606  FALL       1
I__184/O                                         LocalMux                     309              3770   1606  FALL       1
I__190/I                                         InMux                          0              3770   1606  FALL       1
I__190/O                                         InMux                        217              3987   1606  FALL       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/in1  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_16_LC_2_10_7/lcout
Path End         : Debounce_Inst.r_count_17_LC_2_11_0/in3
Capture Clock    : Debounce_Inst.r_count_17_LC_2_11_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_2_10_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_16_LC_2_10_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__322/I                                     LocalMux                       0              2921   1066  FALL       1
I__322/O                                     LocalMux                     309              3230   1066  FALL       1
I__325/I                                     InMux                          0              3230   1066  FALL       1
I__325/O                                     InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_16_LC_2_10_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
Debounce_Inst.r_count_16_LC_2_10_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_2_11_0_/carryinitin               ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_2_11_0_/carryinitout              ICE_CARRY_IN_MUX             175              3868   1704  FALL       1
I__319/I                                     InMux                          0              3868   1704  FALL       1
I__319/O                                     InMux                        217              4086   1704  FALL       1
Debounce_Inst.r_count_17_LC_2_11_0/in3       LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_2_11_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_7_LC_2_9_6/lcout
Path End         : Debounce_Inst.r_count_9_LC_2_10_0/in3
Capture Clock    : Debounce_Inst.r_count_9_LC_2_10_0/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_7_LC_2_9_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_7_LC_2_9_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__244/I                                   LocalMux                       0              2921   1066  FALL       1
I__244/O                                   LocalMux                     309              3230   1066  FALL       1
I__247/I                                   InMux                          0              3230   1066  FALL       1
I__247/O                                   InMux                        217              3447   1066  FALL       1
Debounce_Inst.r_count_7_LC_2_9_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Debounce_Inst.r_count_7_LC_2_9_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
Debounce_Inst.r_count_8_LC_2_9_7/carryin   LogicCell40_SEQ_MODE_1000      0              3693   1809  FALL       1
Debounce_Inst.r_count_8_LC_2_9_7/carryout  LogicCell40_SEQ_MODE_1000    105              3798   1809  FALL       1
IN_MUX_bfv_2_10_0_/carryinitin             ICE_CARRY_IN_MUX               0              3798   1809  FALL       1
IN_MUX_bfv_2_10_0_/carryinitout            ICE_CARRY_IN_MUX             175              3973   1809  FALL       2
I__224/I                                   InMux                          0              3973   1809  FALL       1
I__224/O                                   InMux                        217              4191   1809  FALL       1
Debounce_Inst.r_count_9_LC_2_10_0/in3      LogicCell40_SEQ_MODE_1000      0              4191   1809  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_12_7/lcout
Path End         : r_Count_3_LC_1_13_4/in1
Capture Clock    : r_Count_3_LC_1_13_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__290/I                                            ClkMux                         0              2073  RISE       1
I__290/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_12_7/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_12_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__125/I                           LocalMux                       0              2921   1066  FALL       1
I__125/O                           LocalMux                     309              3230   1066  FALL       1
I__129/I                           InMux                          0              3230   1333  FALL       1
I__129/O                           InMux                        217              3447   1333  FALL       1
r_Count_RNIEET6_3_LC_1_13_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
r_Count_RNIEET6_3_LC_1_13_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__96/I                            LocalMux                       0              3735   1880  FALL       1
I__96/O                            LocalMux                     309              4044   1880  FALL       1
I__97/I                            InMux                          0              4044   1880  FALL       1
I__97/O                            InMux                        217              4261   1880  FALL       1
r_Count_3_LC_1_13_4/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_1_11_4/lcout
Path End         : r_Count_1_LC_1_13_6/in3
Capture Clock    : r_Count_1_LC_1_13_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__288/I                                            ClkMux                         0              2073  RISE       1
I__288/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_11_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_1_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__104/I                               LocalMux                       0              2921   1066  FALL       1
I__104/O                               LocalMux                     309              3230   1066  FALL       1
I__107/I                               InMux                          0              3230   1880  FALL       1
I__107/O                               InMux                        217              3447   1880  FALL       1
r_Switch_1_RNILIIO_LC_1_12_6/in3       LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
r_Switch_1_RNILIIO_LC_1_12_6/lcout     LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__91/I                                LocalMux                       0              3735   1880  FALL       1
I__91/O                                LocalMux                     309              4044   1880  FALL       1
I__92/I                                InMux                          0              4044   1880  FALL       1
I__92/O                                InMux                        217              4261   1880  FALL       1
r_Count_1_LC_1_13_6/in3                LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_13_6/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_1_11_4/lcout
Path End         : r_Count_2_LC_1_13_0/in3
Capture Clock    : r_Count_2_LC_1_13_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__288/I                                            ClkMux                         0              2073  RISE       1
I__288/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_11_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_1_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__104/I                               LocalMux                       0              2921   1066  FALL       1
I__104/O                               LocalMux                     309              3230   1066  FALL       1
I__107/I                               InMux                          0              3230   1880  FALL       1
I__107/O                               InMux                        217              3447   1880  FALL       1
r_Switch_1_RNILIIO_LC_1_12_6/in3       LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
r_Switch_1_RNILIIO_LC_1_12_6/lcout     LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__91/I                                LocalMux                       0              3735   1880  FALL       1
I__91/O                                LocalMux                     309              4044   1880  FALL       1
I__93/I                                InMux                          0              4044   1880  FALL       1
I__93/O                                InMux                        217              4261   1880  FALL       1
r_Count_2_LC_1_13_0/in3                LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_13_0/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_state_LC_1_11_4/lcout
Path End         : r_Count_3_LC_1_13_4/in3
Capture Clock    : r_Count_3_LC_1_13_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__288/I                                            ClkMux                         0              2073  RISE       1
I__288/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_11_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_state_LC_1_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__104/I                               LocalMux                       0              2921   1066  FALL       1
I__104/O                               LocalMux                     309              3230   1066  FALL       1
I__107/I                               InMux                          0              3230   1880  FALL       1
I__107/O                               InMux                        217              3447   1880  FALL       1
r_Switch_1_RNILIIO_LC_1_12_6/in3       LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
r_Switch_1_RNILIIO_LC_1_12_6/lcout     LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__91/I                                LocalMux                       0              3735   1880  FALL       1
I__91/O                                LocalMux                     309              4044   1880  FALL       1
I__94/I                                InMux                          0              4044   1880  FALL       1
I__94/O                                InMux                        217              4261   1880  FALL       1
r_Count_3_LC_1_13_4/in3                LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_13_4/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_state_LC_1_11_4/in3
Capture Clock    : Debounce_Inst.r_state_LC_1_11_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_10_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__351/I                                     LocalMux                       0              2921   1880  FALL       1
I__351/O                                     LocalMux                     309              3230   1880  FALL       1
I__354/I                                     InMux                          0              3230   1880  FALL       1
I__354/O                                     InMux                        217              3447   1880  FALL       1
Debounce_Inst.r_state_RNO_0_LC_1_11_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
Debounce_Inst.r_state_RNO_0_LC_1_11_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__66/I                                      LocalMux                       0              3735   1880  FALL       1
I__66/O                                      LocalMux                     309              4044   1880  FALL       1
I__67/I                                      InMux                          0              4044   1880  FALL       1
I__67/O                                      InMux                        217              4261   1880  FALL       1
Debounce_Inst.r_state_LC_1_11_4/in3          LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__288/I                                            ClkMux                         0              2073  RISE       1
I__288/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_11_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_0_LC_1_10_2/sr
Capture Clock    : Debounce_Inst.r_count_0_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 3459p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_10_3/lcout                   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__349/I                                                   LocalMux                       0              2921   3459  FALL       1
I__349/O                                                   LocalMux                     309              3230   3459  FALL       1
I__352/I                                                   InMux                          0              3230   3459  FALL       1
I__352/O                                                   InMux                        217              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in1             LogicCell40_SEQ_MODE_0000      0              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    323              3770   3459  RISE       1
I__64/I                                                    CascadeMux                     0              3770   3459  RISE       1
I__64/O                                                    CascadeMux                     0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    351              4121   3459  FALL       1
I__62/I                                                    LocalMux                       0              4121   3459  FALL       1
I__62/O                                                    LocalMux                     309              4429   3459  FALL       1
I__63/I                                                    IoInMux                        0              4429   3459  FALL       1
I__63/O                                                    IoInMux                      217              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5208   3459  FALL      18
I__278/I                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__278/O                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__279/I                                                   GlobalMux                      0              5208   3459  FALL       1
I__279/O                                                   GlobalMux                     77              5285   3459  FALL       1
I__280/I                                                   SRMux                          0              5285   3459  FALL       1
I__280/O                                                   SRMux                        358              5643   3459  FALL       1
Debounce_Inst.r_count_0_LC_1_10_2/sr                       LogicCell40_SEQ_MODE_1000      0              5643   3459  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_0_LC_1_10_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_8_LC_2_9_7/sr
Capture Clock    : Debounce_Inst.r_count_8_LC_2_9_7/clk
Hold Constraint  : 0p
Path slack       : 3459p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_10_3/lcout                   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__349/I                                                   LocalMux                       0              2921   3459  FALL       1
I__349/O                                                   LocalMux                     309              3230   3459  FALL       1
I__352/I                                                   InMux                          0              3230   3459  FALL       1
I__352/O                                                   InMux                        217              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in1             LogicCell40_SEQ_MODE_0000      0              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    323              3770   3459  RISE       1
I__64/I                                                    CascadeMux                     0              3770   3459  RISE       1
I__64/O                                                    CascadeMux                     0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    351              4121   3459  FALL       1
I__62/I                                                    LocalMux                       0              4121   3459  FALL       1
I__62/O                                                    LocalMux                     309              4429   3459  FALL       1
I__63/I                                                    IoInMux                        0              4429   3459  FALL       1
I__63/O                                                    IoInMux                      217              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5208   3459  FALL      18
I__278/I                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__278/O                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__279/I                                                   GlobalMux                      0              5208   3459  FALL       1
I__279/O                                                   GlobalMux                     77              5285   3459  FALL       1
I__281/I                                                   SRMux                          0              5285   3459  FALL       1
I__281/O                                                   SRMux                        358              5643   3459  FALL       1
Debounce_Inst.r_count_8_LC_2_9_7/sr                        LogicCell40_SEQ_MODE_1000      0              5643   3459  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_8_LC_2_9_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_7_LC_2_9_6/sr
Capture Clock    : Debounce_Inst.r_count_7_LC_2_9_6/clk
Hold Constraint  : 0p
Path slack       : 3459p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_10_3/lcout                   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__349/I                                                   LocalMux                       0              2921   3459  FALL       1
I__349/O                                                   LocalMux                     309              3230   3459  FALL       1
I__352/I                                                   InMux                          0              3230   3459  FALL       1
I__352/O                                                   InMux                        217              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in1             LogicCell40_SEQ_MODE_0000      0              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    323              3770   3459  RISE       1
I__64/I                                                    CascadeMux                     0              3770   3459  RISE       1
I__64/O                                                    CascadeMux                     0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    351              4121   3459  FALL       1
I__62/I                                                    LocalMux                       0              4121   3459  FALL       1
I__62/O                                                    LocalMux                     309              4429   3459  FALL       1
I__63/I                                                    IoInMux                        0              4429   3459  FALL       1
I__63/O                                                    IoInMux                      217              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5208   3459  FALL      18
I__278/I                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__278/O                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__279/I                                                   GlobalMux                      0              5208   3459  FALL       1
I__279/O                                                   GlobalMux                     77              5285   3459  FALL       1
I__281/I                                                   SRMux                          0              5285   3459  FALL       1
I__281/O                                                   SRMux                        358              5643   3459  FALL       1
Debounce_Inst.r_count_7_LC_2_9_6/sr                        LogicCell40_SEQ_MODE_1000      0              5643   3459  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_7_LC_2_9_6/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_6_LC_2_9_5/sr
Capture Clock    : Debounce_Inst.r_count_6_LC_2_9_5/clk
Hold Constraint  : 0p
Path slack       : 3459p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_10_3/lcout                   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__349/I                                                   LocalMux                       0              2921   3459  FALL       1
I__349/O                                                   LocalMux                     309              3230   3459  FALL       1
I__352/I                                                   InMux                          0              3230   3459  FALL       1
I__352/O                                                   InMux                        217              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in1             LogicCell40_SEQ_MODE_0000      0              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    323              3770   3459  RISE       1
I__64/I                                                    CascadeMux                     0              3770   3459  RISE       1
I__64/O                                                    CascadeMux                     0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    351              4121   3459  FALL       1
I__62/I                                                    LocalMux                       0              4121   3459  FALL       1
I__62/O                                                    LocalMux                     309              4429   3459  FALL       1
I__63/I                                                    IoInMux                        0              4429   3459  FALL       1
I__63/O                                                    IoInMux                      217              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5208   3459  FALL      18
I__278/I                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__278/O                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__279/I                                                   GlobalMux                      0              5208   3459  FALL       1
I__279/O                                                   GlobalMux                     77              5285   3459  FALL       1
I__281/I                                                   SRMux                          0              5285   3459  FALL       1
I__281/O                                                   SRMux                        358              5643   3459  FALL       1
Debounce_Inst.r_count_6_LC_2_9_5/sr                        LogicCell40_SEQ_MODE_1000      0              5643   3459  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_6_LC_2_9_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_5_LC_2_9_4/sr
Capture Clock    : Debounce_Inst.r_count_5_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 3459p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_10_3/lcout                   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__349/I                                                   LocalMux                       0              2921   3459  FALL       1
I__349/O                                                   LocalMux                     309              3230   3459  FALL       1
I__352/I                                                   InMux                          0              3230   3459  FALL       1
I__352/O                                                   InMux                        217              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in1             LogicCell40_SEQ_MODE_0000      0              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    323              3770   3459  RISE       1
I__64/I                                                    CascadeMux                     0              3770   3459  RISE       1
I__64/O                                                    CascadeMux                     0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    351              4121   3459  FALL       1
I__62/I                                                    LocalMux                       0              4121   3459  FALL       1
I__62/O                                                    LocalMux                     309              4429   3459  FALL       1
I__63/I                                                    IoInMux                        0              4429   3459  FALL       1
I__63/O                                                    IoInMux                      217              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5208   3459  FALL      18
I__278/I                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__278/O                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__279/I                                                   GlobalMux                      0              5208   3459  FALL       1
I__279/O                                                   GlobalMux                     77              5285   3459  FALL       1
I__281/I                                                   SRMux                          0              5285   3459  FALL       1
I__281/O                                                   SRMux                        358              5643   3459  FALL       1
Debounce_Inst.r_count_5_LC_2_9_4/sr                        LogicCell40_SEQ_MODE_1000      0              5643   3459  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_5_LC_2_9_4/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_4_LC_2_9_3/sr
Capture Clock    : Debounce_Inst.r_count_4_LC_2_9_3/clk
Hold Constraint  : 0p
Path slack       : 3459p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_10_3/lcout                   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__349/I                                                   LocalMux                       0              2921   3459  FALL       1
I__349/O                                                   LocalMux                     309              3230   3459  FALL       1
I__352/I                                                   InMux                          0              3230   3459  FALL       1
I__352/O                                                   InMux                        217              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in1             LogicCell40_SEQ_MODE_0000      0              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    323              3770   3459  RISE       1
I__64/I                                                    CascadeMux                     0              3770   3459  RISE       1
I__64/O                                                    CascadeMux                     0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    351              4121   3459  FALL       1
I__62/I                                                    LocalMux                       0              4121   3459  FALL       1
I__62/O                                                    LocalMux                     309              4429   3459  FALL       1
I__63/I                                                    IoInMux                        0              4429   3459  FALL       1
I__63/O                                                    IoInMux                      217              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5208   3459  FALL      18
I__278/I                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__278/O                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__279/I                                                   GlobalMux                      0              5208   3459  FALL       1
I__279/O                                                   GlobalMux                     77              5285   3459  FALL       1
I__281/I                                                   SRMux                          0              5285   3459  FALL       1
I__281/O                                                   SRMux                        358              5643   3459  FALL       1
Debounce_Inst.r_count_4_LC_2_9_3/sr                        LogicCell40_SEQ_MODE_1000      0              5643   3459  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_4_LC_2_9_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_3_LC_2_9_2/sr
Capture Clock    : Debounce_Inst.r_count_3_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 3459p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_10_3/lcout                   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__349/I                                                   LocalMux                       0              2921   3459  FALL       1
I__349/O                                                   LocalMux                     309              3230   3459  FALL       1
I__352/I                                                   InMux                          0              3230   3459  FALL       1
I__352/O                                                   InMux                        217              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in1             LogicCell40_SEQ_MODE_0000      0              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    323              3770   3459  RISE       1
I__64/I                                                    CascadeMux                     0              3770   3459  RISE       1
I__64/O                                                    CascadeMux                     0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    351              4121   3459  FALL       1
I__62/I                                                    LocalMux                       0              4121   3459  FALL       1
I__62/O                                                    LocalMux                     309              4429   3459  FALL       1
I__63/I                                                    IoInMux                        0              4429   3459  FALL       1
I__63/O                                                    IoInMux                      217              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5208   3459  FALL      18
I__278/I                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__278/O                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__279/I                                                   GlobalMux                      0              5208   3459  FALL       1
I__279/O                                                   GlobalMux                     77              5285   3459  FALL       1
I__281/I                                                   SRMux                          0              5285   3459  FALL       1
I__281/O                                                   SRMux                        358              5643   3459  FALL       1
Debounce_Inst.r_count_3_LC_2_9_2/sr                        LogicCell40_SEQ_MODE_1000      0              5643   3459  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_3_LC_2_9_2/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_2_LC_2_9_1/sr
Capture Clock    : Debounce_Inst.r_count_2_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 3459p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_10_3/lcout                   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__349/I                                                   LocalMux                       0              2921   3459  FALL       1
I__349/O                                                   LocalMux                     309              3230   3459  FALL       1
I__352/I                                                   InMux                          0              3230   3459  FALL       1
I__352/O                                                   InMux                        217              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in1             LogicCell40_SEQ_MODE_0000      0              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    323              3770   3459  RISE       1
I__64/I                                                    CascadeMux                     0              3770   3459  RISE       1
I__64/O                                                    CascadeMux                     0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    351              4121   3459  FALL       1
I__62/I                                                    LocalMux                       0              4121   3459  FALL       1
I__62/O                                                    LocalMux                     309              4429   3459  FALL       1
I__63/I                                                    IoInMux                        0              4429   3459  FALL       1
I__63/O                                                    IoInMux                      217              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5208   3459  FALL      18
I__278/I                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__278/O                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__279/I                                                   GlobalMux                      0              5208   3459  FALL       1
I__279/O                                                   GlobalMux                     77              5285   3459  FALL       1
I__281/I                                                   SRMux                          0              5285   3459  FALL       1
I__281/O                                                   SRMux                        358              5643   3459  FALL       1
Debounce_Inst.r_count_2_LC_2_9_1/sr                        LogicCell40_SEQ_MODE_1000      0              5643   3459  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__287/I                                            ClkMux                         0              2073  RISE       1
I__287/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_2_LC_2_9_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_16_LC_2_10_7/sr
Capture Clock    : Debounce_Inst.r_count_16_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 3459p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_10_3/lcout                   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__349/I                                                   LocalMux                       0              2921   3459  FALL       1
I__349/O                                                   LocalMux                     309              3230   3459  FALL       1
I__352/I                                                   InMux                          0              3230   3459  FALL       1
I__352/O                                                   InMux                        217              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in1             LogicCell40_SEQ_MODE_0000      0              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    323              3770   3459  RISE       1
I__64/I                                                    CascadeMux                     0              3770   3459  RISE       1
I__64/O                                                    CascadeMux                     0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    351              4121   3459  FALL       1
I__62/I                                                    LocalMux                       0              4121   3459  FALL       1
I__62/O                                                    LocalMux                     309              4429   3459  FALL       1
I__63/I                                                    IoInMux                        0              4429   3459  FALL       1
I__63/O                                                    IoInMux                      217              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5208   3459  FALL      18
I__278/I                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__278/O                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__279/I                                                   GlobalMux                      0              5208   3459  FALL       1
I__279/O                                                   GlobalMux                     77              5285   3459  FALL       1
I__282/I                                                   SRMux                          0              5285   3459  FALL       1
I__282/O                                                   SRMux                        358              5643   3459  FALL       1
Debounce_Inst.r_count_16_LC_2_10_7/sr                      LogicCell40_SEQ_MODE_1000      0              5643   3459  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_16_LC_2_10_7/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_15_LC_2_10_6/sr
Capture Clock    : Debounce_Inst.r_count_15_LC_2_10_6/clk
Hold Constraint  : 0p
Path slack       : 3459p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_10_3/lcout                   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__349/I                                                   LocalMux                       0              2921   3459  FALL       1
I__349/O                                                   LocalMux                     309              3230   3459  FALL       1
I__352/I                                                   InMux                          0              3230   3459  FALL       1
I__352/O                                                   InMux                        217              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in1             LogicCell40_SEQ_MODE_0000      0              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    323              3770   3459  RISE       1
I__64/I                                                    CascadeMux                     0              3770   3459  RISE       1
I__64/O                                                    CascadeMux                     0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    351              4121   3459  FALL       1
I__62/I                                                    LocalMux                       0              4121   3459  FALL       1
I__62/O                                                    LocalMux                     309              4429   3459  FALL       1
I__63/I                                                    IoInMux                        0              4429   3459  FALL       1
I__63/O                                                    IoInMux                      217              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5208   3459  FALL      18
I__278/I                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__278/O                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__279/I                                                   GlobalMux                      0              5208   3459  FALL       1
I__279/O                                                   GlobalMux                     77              5285   3459  FALL       1
I__282/I                                                   SRMux                          0              5285   3459  FALL       1
I__282/O                                                   SRMux                        358              5643   3459  FALL       1
Debounce_Inst.r_count_15_LC_2_10_6/sr                      LogicCell40_SEQ_MODE_1000      0              5643   3459  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_15_LC_2_10_6/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_14_LC_2_10_5/sr
Capture Clock    : Debounce_Inst.r_count_14_LC_2_10_5/clk
Hold Constraint  : 0p
Path slack       : 3459p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_10_3/lcout                   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__349/I                                                   LocalMux                       0              2921   3459  FALL       1
I__349/O                                                   LocalMux                     309              3230   3459  FALL       1
I__352/I                                                   InMux                          0              3230   3459  FALL       1
I__352/O                                                   InMux                        217              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in1             LogicCell40_SEQ_MODE_0000      0              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    323              3770   3459  RISE       1
I__64/I                                                    CascadeMux                     0              3770   3459  RISE       1
I__64/O                                                    CascadeMux                     0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    351              4121   3459  FALL       1
I__62/I                                                    LocalMux                       0              4121   3459  FALL       1
I__62/O                                                    LocalMux                     309              4429   3459  FALL       1
I__63/I                                                    IoInMux                        0              4429   3459  FALL       1
I__63/O                                                    IoInMux                      217              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5208   3459  FALL      18
I__278/I                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__278/O                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__279/I                                                   GlobalMux                      0              5208   3459  FALL       1
I__279/O                                                   GlobalMux                     77              5285   3459  FALL       1
I__282/I                                                   SRMux                          0              5285   3459  FALL       1
I__282/O                                                   SRMux                        358              5643   3459  FALL       1
Debounce_Inst.r_count_14_LC_2_10_5/sr                      LogicCell40_SEQ_MODE_1000      0              5643   3459  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_14_LC_2_10_5/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_13_LC_2_10_4/sr
Capture Clock    : Debounce_Inst.r_count_13_LC_2_10_4/clk
Hold Constraint  : 0p
Path slack       : 3459p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_10_3/lcout                   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__349/I                                                   LocalMux                       0              2921   3459  FALL       1
I__349/O                                                   LocalMux                     309              3230   3459  FALL       1
I__352/I                                                   InMux                          0              3230   3459  FALL       1
I__352/O                                                   InMux                        217              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in1             LogicCell40_SEQ_MODE_0000      0              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    323              3770   3459  RISE       1
I__64/I                                                    CascadeMux                     0              3770   3459  RISE       1
I__64/O                                                    CascadeMux                     0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    351              4121   3459  FALL       1
I__62/I                                                    LocalMux                       0              4121   3459  FALL       1
I__62/O                                                    LocalMux                     309              4429   3459  FALL       1
I__63/I                                                    IoInMux                        0              4429   3459  FALL       1
I__63/O                                                    IoInMux                      217              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5208   3459  FALL      18
I__278/I                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__278/O                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__279/I                                                   GlobalMux                      0              5208   3459  FALL       1
I__279/O                                                   GlobalMux                     77              5285   3459  FALL       1
I__282/I                                                   SRMux                          0              5285   3459  FALL       1
I__282/O                                                   SRMux                        358              5643   3459  FALL       1
Debounce_Inst.r_count_13_LC_2_10_4/sr                      LogicCell40_SEQ_MODE_1000      0              5643   3459  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_13_LC_2_10_4/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_12_LC_2_10_3/sr
Capture Clock    : Debounce_Inst.r_count_12_LC_2_10_3/clk
Hold Constraint  : 0p
Path slack       : 3459p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_10_3/lcout                   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__349/I                                                   LocalMux                       0              2921   3459  FALL       1
I__349/O                                                   LocalMux                     309              3230   3459  FALL       1
I__352/I                                                   InMux                          0              3230   3459  FALL       1
I__352/O                                                   InMux                        217              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in1             LogicCell40_SEQ_MODE_0000      0              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    323              3770   3459  RISE       1
I__64/I                                                    CascadeMux                     0              3770   3459  RISE       1
I__64/O                                                    CascadeMux                     0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    351              4121   3459  FALL       1
I__62/I                                                    LocalMux                       0              4121   3459  FALL       1
I__62/O                                                    LocalMux                     309              4429   3459  FALL       1
I__63/I                                                    IoInMux                        0              4429   3459  FALL       1
I__63/O                                                    IoInMux                      217              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5208   3459  FALL      18
I__278/I                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__278/O                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__279/I                                                   GlobalMux                      0              5208   3459  FALL       1
I__279/O                                                   GlobalMux                     77              5285   3459  FALL       1
I__282/I                                                   SRMux                          0              5285   3459  FALL       1
I__282/O                                                   SRMux                        358              5643   3459  FALL       1
Debounce_Inst.r_count_12_LC_2_10_3/sr                      LogicCell40_SEQ_MODE_1000      0              5643   3459  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_11_LC_2_10_2/sr
Capture Clock    : Debounce_Inst.r_count_11_LC_2_10_2/clk
Hold Constraint  : 0p
Path slack       : 3459p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_10_3/lcout                   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__349/I                                                   LocalMux                       0              2921   3459  FALL       1
I__349/O                                                   LocalMux                     309              3230   3459  FALL       1
I__352/I                                                   InMux                          0              3230   3459  FALL       1
I__352/O                                                   InMux                        217              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in1             LogicCell40_SEQ_MODE_0000      0              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    323              3770   3459  RISE       1
I__64/I                                                    CascadeMux                     0              3770   3459  RISE       1
I__64/O                                                    CascadeMux                     0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    351              4121   3459  FALL       1
I__62/I                                                    LocalMux                       0              4121   3459  FALL       1
I__62/O                                                    LocalMux                     309              4429   3459  FALL       1
I__63/I                                                    IoInMux                        0              4429   3459  FALL       1
I__63/O                                                    IoInMux                      217              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5208   3459  FALL      18
I__278/I                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__278/O                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__279/I                                                   GlobalMux                      0              5208   3459  FALL       1
I__279/O                                                   GlobalMux                     77              5285   3459  FALL       1
I__282/I                                                   SRMux                          0              5285   3459  FALL       1
I__282/O                                                   SRMux                        358              5643   3459  FALL       1
Debounce_Inst.r_count_11_LC_2_10_2/sr                      LogicCell40_SEQ_MODE_1000      0              5643   3459  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_11_LC_2_10_2/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_10_LC_2_10_1/sr
Capture Clock    : Debounce_Inst.r_count_10_LC_2_10_1/clk
Hold Constraint  : 0p
Path slack       : 3459p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_10_3/lcout                   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__349/I                                                   LocalMux                       0              2921   3459  FALL       1
I__349/O                                                   LocalMux                     309              3230   3459  FALL       1
I__352/I                                                   InMux                          0              3230   3459  FALL       1
I__352/O                                                   InMux                        217              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in1             LogicCell40_SEQ_MODE_0000      0              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    323              3770   3459  RISE       1
I__64/I                                                    CascadeMux                     0              3770   3459  RISE       1
I__64/O                                                    CascadeMux                     0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    351              4121   3459  FALL       1
I__62/I                                                    LocalMux                       0              4121   3459  FALL       1
I__62/O                                                    LocalMux                     309              4429   3459  FALL       1
I__63/I                                                    IoInMux                        0              4429   3459  FALL       1
I__63/O                                                    IoInMux                      217              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5208   3459  FALL      18
I__278/I                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__278/O                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__279/I                                                   GlobalMux                      0              5208   3459  FALL       1
I__279/O                                                   GlobalMux                     77              5285   3459  FALL       1
I__282/I                                                   SRMux                          0              5285   3459  FALL       1
I__282/O                                                   SRMux                        358              5643   3459  FALL       1
Debounce_Inst.r_count_10_LC_2_10_1/sr                      LogicCell40_SEQ_MODE_1000      0              5643   3459  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_10_LC_2_10_1/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_9_LC_2_10_0/sr
Capture Clock    : Debounce_Inst.r_count_9_LC_2_10_0/clk
Hold Constraint  : 0p
Path slack       : 3459p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_10_3/lcout                   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__349/I                                                   LocalMux                       0              2921   3459  FALL       1
I__349/O                                                   LocalMux                     309              3230   3459  FALL       1
I__352/I                                                   InMux                          0              3230   3459  FALL       1
I__352/O                                                   InMux                        217              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in1             LogicCell40_SEQ_MODE_0000      0              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    323              3770   3459  RISE       1
I__64/I                                                    CascadeMux                     0              3770   3459  RISE       1
I__64/O                                                    CascadeMux                     0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    351              4121   3459  FALL       1
I__62/I                                                    LocalMux                       0              4121   3459  FALL       1
I__62/O                                                    LocalMux                     309              4429   3459  FALL       1
I__63/I                                                    IoInMux                        0              4429   3459  FALL       1
I__63/O                                                    IoInMux                      217              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5208   3459  FALL      18
I__278/I                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__278/O                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__279/I                                                   GlobalMux                      0              5208   3459  FALL       1
I__279/O                                                   GlobalMux                     77              5285   3459  FALL       1
I__282/I                                                   SRMux                          0              5285   3459  FALL       1
I__282/O                                                   SRMux                        358              5643   3459  FALL       1
Debounce_Inst.r_count_9_LC_2_10_0/sr                       LogicCell40_SEQ_MODE_1000      0              5643   3459  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_9_LC_2_10_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_1_LC_2_11_4/sr
Capture Clock    : Debounce_Inst.r_count_1_LC_2_11_4/clk
Hold Constraint  : 0p
Path slack       : 3459p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_10_3/lcout                   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__349/I                                                   LocalMux                       0              2921   3459  FALL       1
I__349/O                                                   LocalMux                     309              3230   3459  FALL       1
I__352/I                                                   InMux                          0              3230   3459  FALL       1
I__352/O                                                   InMux                        217              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in1             LogicCell40_SEQ_MODE_0000      0              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    323              3770   3459  RISE       1
I__64/I                                                    CascadeMux                     0              3770   3459  RISE       1
I__64/O                                                    CascadeMux                     0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    351              4121   3459  FALL       1
I__62/I                                                    LocalMux                       0              4121   3459  FALL       1
I__62/O                                                    LocalMux                     309              4429   3459  FALL       1
I__63/I                                                    IoInMux                        0              4429   3459  FALL       1
I__63/O                                                    IoInMux                      217              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5208   3459  FALL      18
I__278/I                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__278/O                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__279/I                                                   GlobalMux                      0              5208   3459  FALL       1
I__279/O                                                   GlobalMux                     77              5285   3459  FALL       1
I__283/I                                                   SRMux                          0              5285   3459  FALL       1
I__283/O                                                   SRMux                        358              5643   3459  FALL       1
Debounce_Inst.r_count_1_LC_2_11_4/sr                       LogicCell40_SEQ_MODE_1000      0              5643   3459  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_1_LC_2_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Debounce_Inst.r_count_12_LC_2_10_3/lcout
Path End         : Debounce_Inst.r_count_17_LC_2_11_0/sr
Capture Clock    : Debounce_Inst.r_count_17_LC_2_11_0/clk
Hold Constraint  : 0p
Path slack       : 3459p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__289/I                                            ClkMux                         0              2073  RISE       1
I__289/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_12_LC_2_10_3/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Debounce_Inst.r_count_12_LC_2_10_3/lcout                   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__349/I                                                   LocalMux                       0              2921   3459  FALL       1
I__349/O                                                   LocalMux                     309              3230   3459  FALL       1
I__352/I                                                   InMux                          0              3230   3459  FALL       1
I__352/O                                                   InMux                        217              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/in1             LogicCell40_SEQ_MODE_0000      0              3447   3459  FALL       1
Debounce_Inst.r_count_RNI5U832_12_LC_1_9_3/ltout           LogicCell40_SEQ_MODE_0000    323              3770   3459  RISE       1
I__64/I                                                    CascadeMux                     0              3770   3459  RISE       1
I__64/O                                                    CascadeMux                     0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/in2                LogicCell40_SEQ_MODE_0000      0              3770   3459  RISE       1
Debounce_Inst.r_state_RNIOSS74_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    351              4121   3459  FALL       1
I__62/I                                                    LocalMux                       0              4121   3459  FALL       1
I__62/O                                                    LocalMux                     309              4429   3459  FALL       1
I__63/I                                                    IoInMux                        0              4429   3459  FALL       1
I__63/O                                                    IoInMux                      217              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4647   3459  FALL       1
Debounce_Inst.r_state_RNIOSS74_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5208   3459  FALL      18
I__278/I                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__278/O                                                   gio2CtrlBuf                    0              5208   3459  FALL       1
I__279/I                                                   GlobalMux                      0              5208   3459  FALL       1
I__279/O                                                   GlobalMux                     77              5285   3459  FALL       1
I__283/I                                                   SRMux                          0              5285   3459  FALL       1
I__283/O                                                   SRMux                        358              5643   3459  FALL       1
Debounce_Inst.r_count_17_LC_2_11_0/sr                      LogicCell40_SEQ_MODE_1000      0              5643   3459  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__291/I                                            ClkMux                         0              2073  RISE       1
I__291/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_count_17_LC_2_11_0/clk              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : Debounce_Inst.r_state_LC_1_11_4/in1
Capture Clock    : Debounce_Inst.r_state_LC_1_11_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3568
---------------------------------------   ---- 
End-of-path arrival time (ps)             3568
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           Project_7_Segment_Top          0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__72/I                              Odrv4                          0               973   +INF  FALL       1
I__72/O                              Odrv4                        372              1345   +INF  FALL       1
I__73/I                              IoSpan4Mux                     0              1345   +INF  FALL       1
I__73/O                              IoSpan4Mux                   323              1667   +INF  FALL       1
I__74/I                              Span4Mux_h                     0              1667   +INF  FALL       1
I__74/O                              Span4Mux_h                   316              1983   +INF  FALL       1
I__75/I                              Span4Mux_h                     0              1983   +INF  FALL       1
I__75/O                              Span4Mux_h                   316              2298   +INF  FALL       1
I__76/I                              Span4Mux_v                     0              2298   +INF  FALL       1
I__76/O                              Span4Mux_v                   372              2670   +INF  FALL       1
I__78/I                              Span4Mux_v                     0              2670   +INF  FALL       1
I__78/O                              Span4Mux_v                   372              3042   +INF  FALL       1
I__80/I                              LocalMux                       0              3042   +INF  FALL       1
I__80/O                              LocalMux                     309              3350   +INF  FALL       1
I__81/I                              InMux                          0              3350   +INF  FALL       1
I__81/O                              InMux                        217              3568   +INF  FALL       1
Debounce_Inst.r_state_LC_1_11_4/in1  LogicCell40_SEQ_MODE_1000      0              3568   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__288/I                                            ClkMux                         0              2073  RISE       1
I__288/O                                            ClkMux                       309              2381  RISE       1
Debounce_Inst.r_state_LC_1_11_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/lcout
Path End         : o_Segment2_A
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_i_6_LC_1_16_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__123/I                                           LocalMux                       0              2921   +INF  RISE       1
I__123/O                                           LocalMux                     330              3251   +INF  RISE       1
I__124/I                                           IoInMux                        0              3251   +INF  RISE       1
I__124/O                                           IoInMux                      259              3510   +INF  RISE       1
o_Segment2_A_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_A_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_A_obuf_iopad/DIN                        IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_A_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_A                                       Project_7_Segment_Top          0              7836   +INF  FALL       1


++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/lcout
Path End         : o_Segment2_E
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           8691
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_i_2_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__191/I                                           Odrv4                          0              2921   +INF  RISE       1
I__191/O                                           Odrv4                        351              3272   +INF  RISE       1
I__192/I                                           Span4Mux_h                     0              3272   +INF  RISE       1
I__192/O                                           Span4Mux_h                   302              3574   +INF  RISE       1
I__193/I                                           Span4Mux_s1_v                  0              3574   +INF  RISE       1
I__193/O                                           Span4Mux_s1_v                203              3777   +INF  RISE       1
I__194/I                                           LocalMux                       0              3777   +INF  RISE       1
I__194/O                                           LocalMux                     330              4107   +INF  RISE       1
I__195/I                                           IoInMux                        0              4107   +INF  RISE       1
I__195/O                                           IoInMux                      259              4366   +INF  RISE       1
o_Segment2_E_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              4366   +INF  RISE       1
o_Segment2_E_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6603   +INF  FALL       1
o_Segment2_E_obuf_iopad/DIN                        IO_PAD                         0              6603   +INF  FALL       1
o_Segment2_E_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              8691   +INF  FALL       1
o_Segment2_E                                       Project_7_Segment_Top          0              8691   +INF  FALL       1


++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/lcout
Path End         : o_Segment2_B
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_i_5_LC_1_16_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__196/I                                           LocalMux                       0              2921   +INF  RISE       1
I__196/O                                           LocalMux                     330              3251   +INF  RISE       1
I__197/I                                           IoInMux                        0              3251   +INF  RISE       1
I__197/O                                           IoInMux                      259              3510   +INF  RISE       1
o_Segment2_B_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_B_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_B_obuf_iopad/DIN                        IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_B_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_B                                       Project_7_Segment_Top          0              7836   +INF  FALL       1


++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/lcout
Path End         : o_Segment2_D
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8474
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_i_3_LC_1_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__198/I                                           Odrv4                          0              2921   +INF  RISE       1
I__198/O                                           Odrv4                        351              3272   +INF  RISE       1
I__199/I                                           IoSpan4Mux                     0              3272   +INF  RISE       1
I__199/O                                           IoSpan4Mux                   288              3560   +INF  RISE       1
I__200/I                                           LocalMux                       0              3560   +INF  RISE       1
I__200/O                                           LocalMux                     330              3889   +INF  RISE       1
I__201/I                                           IoInMux                        0              3889   +INF  RISE       1
I__201/O                                           IoInMux                      259              4149   +INF  RISE       1
o_Segment2_D_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              4149   +INF  RISE       1
o_Segment2_D_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6386   +INF  FALL       1
o_Segment2_D_obuf_iopad/DIN                        IO_PAD                         0              6386   +INF  FALL       1
o_Segment2_D_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              8474   +INF  FALL       1
o_Segment2_D                                       Project_7_Segment_Top          0              8474   +INF  FALL       1


++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/lcout
Path End         : o_Segment2_G
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_i_0_LC_1_16_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__202/I                                           Odrv4                          0              2921   +INF  RISE       1
I__202/O                                           Odrv4                        351              3272   +INF  RISE       1
I__203/I                                           Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__203/O                                           Span4Mux_s0_v                203              3475   +INF  RISE       1
I__204/I                                           LocalMux                       0              3475   +INF  RISE       1
I__204/O                                           LocalMux                     330              3805   +INF  RISE       1
I__205/I                                           IoInMux                        0              3805   +INF  RISE       1
I__205/O                                           IoInMux                      259              4065   +INF  RISE       1
o_Segment2_G_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment2_G_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment2_G_obuf_iopad/DIN                        IO_PAD                         0              6302   +INF  FALL       1
o_Segment2_G_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              8390   +INF  FALL       1
o_Segment2_G                                       Project_7_Segment_Top          0              8390   +INF  FALL       1


++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/lcout
Path End         : o_Segment2_C
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__293/I                                            ClkMux                         0              2073  RISE       1
I__293/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_i_4_LC_1_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__206/I                                           Odrv4                          0              2921   +INF  RISE       1
I__206/O                                           Odrv4                        351              3272   +INF  RISE       1
I__207/I                                           Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__207/O                                           Span4Mux_s0_v                203              3475   +INF  RISE       1
I__208/I                                           LocalMux                       0              3475   +INF  RISE       1
I__208/O                                           LocalMux                     330              3805   +INF  RISE       1
I__209/I                                           IoInMux                        0              3805   +INF  RISE       1
I__209/O                                           IoInMux                      259              4065   +INF  RISE       1
o_Segment2_C_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment2_C_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment2_C_obuf_iopad/DIN                        IO_PAD                         0              6302   +INF  FALL       1
o_Segment2_C_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              8390   +INF  FALL       1
o_Segment2_C                                       Project_7_Segment_Top          0              8390   +INF  FALL       1


++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/lcout
Path End         : o_Segment2_F
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Project_7_Segment_Top          0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__284/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__284/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__285/I                                            GlobalMux                      0              1918  RISE       1
I__285/O                                            GlobalMux                    154              2073  RISE       1
I__292/I                                            ClkMux                         0              2073  RISE       1
I__292/O                                            ClkMux                       309              2381  RISE       1
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/clk     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SevenSeg1_Inst.r_Hex_Encoding_i_1_LC_1_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__89/I                                            LocalMux                       0              2921   +INF  RISE       1
I__89/O                                            LocalMux                     330              3251   +INF  RISE       1
I__90/I                                            IoInMux                        0              3251   +INF  RISE       1
I__90/O                                            IoInMux                      259              3510   +INF  RISE       1
o_Segment2_F_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_F_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_F_obuf_iopad/DIN                        IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_F_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_F                                       Project_7_Segment_Top          0              7836   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

