==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.Craftdepsglfwsrcwl_init.c_toGLFWKeyCode_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:15 ; elapsed = 00:08:04 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21654 ; free virtual = 44503
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:15 ; elapsed = 00:08:04 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21654 ; free virtual = 44503
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:16 ; elapsed = 00:08:05 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21655 ; free virtual = 44504
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:16 ; elapsed = 00:08:06 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21655 ; free virtual = 44504
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:17 ; elapsed = 00:08:06 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21655 ; free virtual = 44504
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:17 ; elapsed = 00:08:06 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21655 ; free virtual = 44504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.89 seconds; current allocated memory: 119.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 119.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 119.533 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:17 ; elapsed = 00:08:06 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21655 ; free virtual = 44504
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.Craftdepsglfwsrcwl_init.c_toGLFWKeyCode_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:28 ; elapsed = 00:02:20 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27086 ; free virtual = 37332
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:28 ; elapsed = 00:02:20 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27086 ; free virtual = 37332
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Static function 'toGLFWKeyCode' cannot be set as the top model.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.Craftdepsglfwsrcwl_init.c_toGLFWKeyCode_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:02:59 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27085 ; free virtual = 37331
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:02:59 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27085 ; free virtual = 37332
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:03:01 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27085 ; free virtual = 37331
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:03:01 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27085 ; free virtual = 37331
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:03:01 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27067 ; free virtual = 37313
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:03:01 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27067 ; free virtual = 37313
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toGLFWKeyCode' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toGLFWKeyCode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 181.13 seconds; current allocated memory: 96.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 96.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toGLFWKeyCode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'toGLFWKeyCode/key' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toGLFWKeyCode' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'toGLFWKeyCode/key' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'toGLFWKeyCode'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 96.785 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:45 ; elapsed = 00:03:02 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27065 ; free virtual = 37313
INFO: [VHDL 208-304] Generating VHDL RTL for toGLFWKeyCode.
INFO: [VLOG 209-307] Generating Verilog RTL for toGLFWKeyCode.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.Craftdepsglfwsrcwl_init.c_toGLFWKeyCode_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file extr_.Craftdepsglfwsrcwl_init.c_toGLFWKeyCode_with_main.c; skipping it.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/HLStools/vivado/proj_extr_.darknetsrcimage.c_draw_box_with_main.c'.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.darknetsrcimage.c_draw_box_with_main.c'.
ERROR: [HLS 200-70] You must open a solution first
ERROR: [HLS 200-101] 'open_solution': Not enough required positional arguments.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.darknetsrcimage.c_draw_box_with_main.c/solution1'.
