#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Feb 24 18:27:15 2023
# Process ID: 12520
# Current directory: C:/Users/pc/Desktop/CPU-32bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2376 C:\Users\pc\Desktop\CPU-32bit\CPU-32bit.xpr
# Log file: C:/Users/pc/Desktop/CPU-32bit/vivado.log
# Journal file: C:/Users/pc/Desktop/CPU-32bit\vivado.jou
# Running On: DESKTOP-COMP9CH, OS: Windows, CPU Frequency: 3392 MHz, CPU Physical cores: 4, Host memory: 17132 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 1107.848 ; gain = 319.141
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: datapath
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'WRMOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
INFO: [Synth 8-11241] undeclared symbol 'RegOp', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
INFO: [Synth 8-11241] undeclared symbol 'to_ALU_Op', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
INFO: [Synth 8-11241] undeclared symbol 'WDM_sel', assumed default net type 'wire' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:50]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1884.648 ; gain = 409.441
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:34]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_Reg_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_Reg_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_Reg_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'sign_xtend' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_xtend' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/sign_xtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'to_ALU_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'to_ALU_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/to_ALU_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU' is unconnected for instance 'ALU_top' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:58]
WARNING: [Synth 8-7023] instance 'ALU_top' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:58]
INFO: [Synth 8-6157] synthesizing module 'ALU_cntrl' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU_cntrl' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU_cntrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Mem' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:23]
WARNING: [Synth 8-151] case item 2'b00 is unreachable [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Data_Mem' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Data_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'Write_data_MUX' [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Write_data_MUX' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/Write_data_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/datapath.v:4]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/pc/Desktop/CPU-32bit/CPU-32bit.srcs/sources_1/new/ALU.v:26]
WARNING: [Synth 8-7129] Port DM_addr[31] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[30] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[29] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[28] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[27] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[26] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[25] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[24] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[23] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[22] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[21] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[20] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[19] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[18] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[17] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[16] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[15] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[14] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[13] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[12] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[11] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[10] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[9] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[8] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[7] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port DM_addr[6] in module Data_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[31] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[30] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[29] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[28] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[27] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[26] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[25] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[24] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[23] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[22] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[21] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[20] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[19] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[18] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[17] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[16] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port zero[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1963.730 ; gain = 488.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1963.730 ; gain = 488.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1963.730 ; gain = 488.523
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1963.730 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2050.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2074.766 ; gain = 599.559
40 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2074.766 ; gain = 931.438
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 24 18:29:57 2023...
