#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Sep  8 20:04:06 2020
# Process ID: 11196
# Current directory: D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7800 D:\Dokumenty\AGH\SDUP\Projekt\drugi_projekt\fpga_censor\censor_axi\censor_axi.xpr
# Log file: D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/vivado.log
# Journal file: D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/mb_design_tb_behav.wcfg
source mb_design_tb.tcl
run all
current_wave_config {mb_design_tb_behav.wcfg}
add_wave {{/mb_design_tb/mb_design_inst/mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/char_out}} 
run all
relaunch_sim
run all
current_wave_config {mb_design_tb_behav.wcfg}
add_wave {{/mb_design_tb/mb_design_inst/mb_design_i/DDR_ck_n}} 
current_wave_config {mb_design_tb_behav.wcfg}
add_wave {{/mb_design_tb/mb_design_inst/mb_design_i/FIXED_IO_ps_clk}} 
current_wave_config {mb_design_tb_behav.wcfg}
add_wave {{/mb_design_tb/mb_design_inst/mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/slv_wire2}} 
current_wave_config {mb_design_tb_behav.wcfg}
add_wave {{/mb_design_tb/mb_design_inst/mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/slv_wire3}} 
relaunch_sim
run all
ipx::edit_ip_in_project -upgrade true -name censor_ip_v1_0_project -directory D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.tmp/censor_ip_v1_0_project d:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/ip_repo/censor_ip_1.0/component.xml
update_compile_order -fileset sources_1
current_project censor_axi
current_wave_config {mb_design_tb_behav.wcfg}
add_wave {{/mb_design_tb/mb_design_inst/mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/clk}} 
run all
run all
current_project censor_ip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 12 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/ip_repo/censor_ip_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:censor_ip:1.0 [get_ips  mb_design_censor_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mb_design_censor_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
catch { config_ip_cache -export [get_ips -all mb_design_censor_ip_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
launch_runs -jobs 4 mb_design_censor_ip_0_0_synth_1
export_simulation -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -directory D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/sim_scripts -ip_user_files_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files -ipstatic_source_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/modelsim} {questa=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/questa} {riviera=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/riviera} {activehdl=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hwdef -force  -file D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.sdk/mb_design_wrapper.hdf
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name censor_ip_v1_0_project -directory D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.tmp/censor_ip_v1_0_project d:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/ip_repo/censor_ip_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 13 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project censor_axi
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project censor_ip_v1_0_project
current_project censor_axi
upgrade_ip -vlnv xilinx.com:user:censor_ip:1.0 [get_ips  mb_design_censor_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mb_design_censor_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
catch { config_ip_cache -export [get_ips -all mb_design_censor_ip_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
launch_runs -jobs 4 mb_design_censor_ip_0_0_synth_1
export_simulation -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -directory D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/sim_scripts -ip_user_files_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files -ipstatic_source_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/modelsim} {questa=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/questa} {riviera=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/riviera} {activehdl=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hwdef -force  -file D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.sdk/mb_design_wrapper.hdf
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project censor_ip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 14 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project censor_axi
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project censor_ip_v1_0_project
current_project censor_axi
upgrade_ip -vlnv xilinx.com:user:censor_ip:1.0 [get_ips  mb_design_censor_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mb_design_censor_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
catch { config_ip_cache -export [get_ips -all mb_design_censor_ip_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
launch_runs -jobs 4 mb_design_censor_ip_0_0_synth_1
export_simulation -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -directory D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/sim_scripts -ip_user_files_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files -ipstatic_source_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/modelsim} {questa=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/questa} {riviera=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/riviera} {activehdl=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hwdef -force  -file D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.sdk/mb_design_wrapper.hdf
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project censor_ip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 15 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project censor_axi
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project censor_ip_v1_0_project
current_project censor_axi
upgrade_ip -vlnv xilinx.com:user:censor_ip:1.0 [get_ips  mb_design_censor_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mb_design_censor_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
catch { config_ip_cache -export [get_ips -all mb_design_censor_ip_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
launch_runs -jobs 4 mb_design_censor_ip_0_0_synth_1
export_simulation -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -directory D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/sim_scripts -ip_user_files_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files -ipstatic_source_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/modelsim} {questa=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/questa} {riviera=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/riviera} {activehdl=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hwdef -force  -file D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.sdk/mb_design_wrapper.hdf
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
relaunch_sim
current_wave_config {mb_design_tb_behav.wcfg}
add_wave {{/mb_design_tb/mb_design_inst/mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/mask_out}} {{/mb_design_tb/mb_design_inst/mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/is_new_char_alpha}} {{/mb_design_tb/mb_design_inst/mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/word_end}} {{/mb_design_tb/mb_design_inst/mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/hash_ready}} {{/mb_design_tb/mb_design_inst/mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/hash1}} {{/mb_design_tb/mb_design_inst/mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/hash2}} {{/mb_design_tb/mb_design_inst/mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/is_bad_word}} {{/mb_design_tb/mb_design_inst/mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/word_len}} {{/mb_design_tb/mb_design_inst/mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/char_buff2sel}} 
run all
current_project censor_ip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 16 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project censor_axi
close_sim
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:censor_ip:1.0 [get_ips  mb_design_censor_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mb_design_censor_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
catch { config_ip_cache -export [get_ips -all mb_design_censor_ip_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
launch_runs -jobs 4 mb_design_censor_ip_0_0_synth_1
export_simulation -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -directory D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/sim_scripts -ip_user_files_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files -ipstatic_source_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/modelsim} {questa=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/questa} {riviera=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/riviera} {activehdl=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
write_hwdef -force  -file D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.sdk/mb_design_wrapper.hdf
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project censor_ip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
current_project censor_axi
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
set_property core_revision 17 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project censor_ip_v1_0_project
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/ip_repo/censor_ip_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:censor_ip:1.0 [get_ips  mb_design_censor_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mb_design_censor_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
catch { config_ip_cache -export [get_ips -all mb_design_censor_ip_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
launch_runs -jobs 4 mb_design_censor_ip_0_0_synth_1
export_simulation -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -directory D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/sim_scripts -ip_user_files_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files -ipstatic_source_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/modelsim} {questa=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/questa} {riviera=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/riviera} {activehdl=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hwdef -force  -file D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.sdk/mb_design_wrapper.hdf
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name censor_ip_v1_0_project -directory D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.tmp/censor_ip_v1_0_project d:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/ip_repo/censor_ip_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 18 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project censor_axi
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project censor_ip_v1_0_project
current_project censor_axi
upgrade_ip -vlnv xilinx.com:user:censor_ip:1.0 [get_ips  mb_design_censor_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mb_design_censor_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
catch { config_ip_cache -export [get_ips -all mb_design_censor_ip_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
launch_runs -jobs 4 mb_design_censor_ip_0_0_synth_1
export_simulation -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -directory D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/sim_scripts -ip_user_files_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files -ipstatic_source_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/modelsim} {questa=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/questa} {riviera=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/riviera} {activehdl=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hwdef -force  -file D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.sdk/mb_design_wrapper.hdf
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project censor_ip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 19 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project censor_axi
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project censor_ip_v1_0_project
current_project censor_axi
upgrade_ip -vlnv xilinx.com:user:censor_ip:1.0 [get_ips  mb_design_censor_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mb_design_censor_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
catch { config_ip_cache -export [get_ips -all mb_design_censor_ip_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
launch_runs -jobs 4 mb_design_censor_ip_0_0_synth_1
export_simulation -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -directory D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/sim_scripts -ip_user_files_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files -ipstatic_source_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/modelsim} {questa=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/questa} {riviera=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/riviera} {activehdl=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hwdef -force  -file D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.sdk/mb_design_wrapper.hdf
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project censor_ip_v1_0_project
current_project censor_axi
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project censor_ip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 20 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project censor_axi
upgrade_ip -vlnv xilinx.com:user:censor_ip:1.0 [get_ips  mb_design_censor_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mb_design_censor_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
catch { config_ip_cache -export [get_ips -all mb_design_censor_ip_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
export_simulation -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -directory D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/sim_scripts -ip_user_files_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files -ipstatic_source_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/modelsim} {questa=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/questa} {riviera=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/riviera} {activehdl=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hwdef -force  -file D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.sdk/mb_design_wrapper.hdf
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:censor_ip:1.0 [get_ips  mb_design_censor_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mb_design_censor_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
catch { config_ip_cache -export [get_ips -all mb_design_censor_ip_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
launch_runs -jobs 4 mb_design_censor_ip_0_0_synth_1
export_simulation -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -directory D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/sim_scripts -ip_user_files_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files -ipstatic_source_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/modelsim} {questa=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/questa} {riviera=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/riviera} {activehdl=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
write_hwdef -force  -file D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.sdk/mb_design_wrapper.hdf
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project censor_ip_v1_0_project
create_bd_design "design_1"
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
close_design
close_bd_design [get_bd_designs design_1]
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 21 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project censor_axi
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project censor_ip_v1_0_project
current_project censor_axi
upgrade_ip -vlnv xilinx.com:user:censor_ip:1.0 [get_ips  mb_design_censor_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mb_design_censor_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
catch { config_ip_cache -export [get_ips -all mb_design_censor_ip_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
launch_runs -jobs 4 mb_design_censor_ip_0_0_synth_1
export_simulation -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -directory D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/sim_scripts -ip_user_files_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files -ipstatic_source_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/modelsim} {questa=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/questa} {riviera=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/riviera} {activehdl=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
write_hwdef -force  -file D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.sdk/mb_design_wrapper.hdf
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project censor_ip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 22 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project censor_axi
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project censor_ip_v1_0_project
current_project censor_axi
upgrade_ip -vlnv xilinx.com:user:censor_ip:1.0 [get_ips  mb_design_censor_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mb_design_censor_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
catch { config_ip_cache -export [get_ips -all mb_design_censor_ip_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
launch_runs -jobs 4 mb_design_censor_ip_0_0_synth_1
export_simulation -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -directory D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/sim_scripts -ip_user_files_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files -ipstatic_source_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/modelsim} {questa=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/questa} {riviera=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/riviera} {activehdl=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hwdef -force  -file D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.sdk/mb_design_wrapper.hdf
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project censor_ip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 23 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project censor_axi
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project censor_ip_v1_0_project
current_project censor_axi
upgrade_ip -vlnv xilinx.com:user:censor_ip:1.0 [get_ips  mb_design_censor_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mb_design_censor_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
catch { config_ip_cache -export [get_ips -all mb_design_censor_ip_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
launch_runs -jobs 4 mb_design_censor_ip_0_0_synth_1
export_simulation -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -directory D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/sim_scripts -ip_user_files_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files -ipstatic_source_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/modelsim} {questa=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/questa} {riviera=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/riviera} {activehdl=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
write_hwdef -force  -file D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.sdk/mb_design_wrapper.hdf
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd}
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project censor_ip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 24 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project censor_axi
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project censor_ip_v1_0_project
current_project censor_axi
upgrade_ip -vlnv xilinx.com:user:censor_ip:1.0 [get_ips  mb_design_censor_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mb_design_censor_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
catch { config_ip_cache -export [get_ips -all mb_design_censor_ip_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
launch_runs -jobs 4 mb_design_censor_ip_0_0_synth_1
export_simulation -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -directory D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/sim_scripts -ip_user_files_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files -ipstatic_source_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/modelsim} {questa=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/questa} {riviera=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/riviera} {activehdl=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hwdef -force  -file D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.sdk/mb_design_wrapper.hdf
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project censor_ip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 25 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project censor_axi
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project censor_ip_v1_0_project
current_project censor_axi
upgrade_ip -vlnv xilinx.com:user:censor_ip:1.0 [get_ips  mb_design_censor_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mb_design_censor_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
catch { config_ip_cache -export [get_ips -all mb_design_censor_ip_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
launch_runs -jobs 4 mb_design_censor_ip_0_0_synth_1
export_simulation -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -directory D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/sim_scripts -ip_user_files_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files -ipstatic_source_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/modelsim} {questa=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/questa} {riviera=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/riviera} {activehdl=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hwdef -force  -file D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.sdk/mb_design_wrapper.hdf
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project censor_ip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 26 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project censor_axi
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project censor_ip_v1_0_project
current_project censor_axi
upgrade_ip -vlnv xilinx.com:user:censor_ip:1.0 [get_ips  mb_design_censor_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mb_design_censor_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
catch { config_ip_cache -export [get_ips -all mb_design_censor_ip_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd]
launch_runs -jobs 4 mb_design_censor_ip_0_0_synth_1
export_simulation -of_objects [get_files D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd] -directory D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/sim_scripts -ip_user_files_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files -ipstatic_source_dir D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/modelsim} {questa=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/questa} {riviera=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/riviera} {activehdl=D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hwdef -force  -file D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.sdk/mb_design_wrapper.hdf
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
launch_sdk -workspace D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.sdk -hwspec D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.sdk/mb_design_wrapper.hdf
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.runs/impl_1/mb_design_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
close_hw
launch_sdk -workspace D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.sdk -hwspec D:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.sdk/mb_design_wrapper.hdf
current_project censor_ip_v1_0_project
close_project
