#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Oct 23 13:07:52 2021
# Process ID: 22472
# Current directory: F:/ECE369AryDavidRusty/labs9-15
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1964 F:\ECE369AryDavidRusty\labs9-15\labs9-15.xpr
# Log file: F:/ECE369AryDavidRusty/labs9-15/vivado.log
# Journal file: F:/ECE369AryDavidRusty/labs9-15\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/ECE369AryDavidRusty/labs9-15/labs9-15.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/labs9-15' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 739.980 ; gain = 103.641
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Oct 23 13:08:29 2021] Launched synth_1...
Run output will be captured here: F:/ECE369AryDavidRusty/labs9-15/labs9-15.runs/synth_1/runme.log
[Sat Oct 23 13:08:30 2021] Launched impl_1...
Run output will be captured here: F:/ECE369AryDavidRusty/labs9-15/labs9-15.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1069.688 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1162.070 ; gain = 0.141
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1162.070 ; gain = 0.141
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1162.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1323.816 ; gain = 511.086
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/impl/func/xsim/TopLevel_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/impl/func/xsim/TopLevel_tb_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/impl/func/xsim/instruction_memory.mem'
INFO: [SIM-utils-43] Exported 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/impl/func/xsim/data_memory.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/impl/func/xsim'
"xvlog --incr --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/impl/func/xsim/TopLevel_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module HiLoReg
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module Mux32Bit3to1
INFO: [VRFC 10-311] analyzing module Mux32Bit3to1__3
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegEX_MEM
INFO: [VRFC 10-311] analyzing module RegIF_ID
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module StoreMasker
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-311] analyzing module WordMask
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sim_1/new/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/impl/func/xsim'
"xelab -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot TopLevel_tb_func_impl xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot TopLevel_tb_func_impl xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.RegEX_MEM
Compiling module xil_defaultlib.HiLoReg
Compiling module xil_defaultlib.RegIF_ID
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit3to1
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.Mux32Bit3to1__3
Compiling module xil_defaultlib.RegisterFile
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1(INIT=2'b10)
Compiling module xil_defaultlib.WordMask
Compiling module xil_defaultlib.StoreMasker
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_func_impl

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/impl/func/xsim/xsim.dir/TopLevel_tb_func_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 23 13:22:10 2021...
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1323.949 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevel_tb_func_impl -key {Post-Implementation:sim_1:Functional:TopLevel_tb} -tclbatch {TopLevel_tb.tcl} -view {F:/ECE369AryDavidRusty/labs9-15/TopLevel_tb_behav2.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config F:/ECE369AryDavidRusty/labs9-15/TopLevel_tb_behav2.wcfg
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[0] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[1] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[2] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[3] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[4] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[5] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[6] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[7] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[8] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[9] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[10] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[11] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[12] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[13] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[14] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[15] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[16] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[17] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[18] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[19] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[20] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[21] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[22] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[23] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[24] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[25] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[26] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[27] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[28] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[29] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[30] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/RegFile/RegisterFile[31] was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/Data/Memory was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/HiLo/HiReg was not found in the design.
WARNING: Simulation object /TopLevel_tb/CPU/HiLo/LoReg was not found in the design.
source TopLevel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevel_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 1416.191 ; gain = 603.461
run 10 us
run 10 us
close [ open F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopTopLevel.v w ]
add_files F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopTopLevel.v
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [SIM-utils-43] Exported 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AndGate
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoReg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux1Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegEX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegIF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShifterID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StoreMasker
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2458] undeclared symbol JumpMEM, assumed default net type wire [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:18]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxWB, assumed default net type wire [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:31]
INFO: [VRFC 10-2458] undeclared symbol RegWriteID, assumed default net type wire [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:44]
INFO: [VRFC 10-2458] undeclared symbol BranchEX, assumed default net type wire [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:56]
WARNING: [VRFC 10-2938] 'JumpMEM' is already implicitly declared on line 18 [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:78]
INFO: [VRFC 10-2458] undeclared symbol ZeroMEM, assumed default net type wire [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:85]
INFO: [VRFC 10-2458] undeclared symbol ReadDataMEM, assumed default net type wire [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:91]
INFO: [VRFC 10-2458] undeclared symbol MovMuxOut, assumed default net type wire [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:97]
WARNING: [VRFC 10-2938] 'ReadDataMEM' is already implicitly declared on line 91 [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:100]
WARNING: [VRFC 10-2938] 'RegDstMuxWB' is already implicitly declared on line 31 [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WordMask
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtention
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sim_1/new/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xelab -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32Bit3to1
Compiling module xil_defaultlib.ShifterID
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegIF_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.ZeroExtention
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegID_EX
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.HiLoReg
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.Mux5Bit3to1
Compiling module xil_defaultlib.RegEX_MEM
Compiling module xil_defaultlib.StoreMasker
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.WordMask
Compiling module xil_defaultlib.AndGate
Compiling module xil_defaultlib.Mux1Bit2To1
Compiling module xil_defaultlib.RegMEM_WB
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim/xsim.dir/TopLevel_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 23 13:25:38 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1776.355 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevel_tb_behav -key {Behavioral:sim_1:Functional:TopLevel_tb} -tclbatch {TopLevel_tb.tcl} -view {F:/ECE369AryDavidRusty/labs9-15/TopLevel_tb_behav2.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config F:/ECE369AryDavidRusty/labs9-15/TopLevel_tb_behav2.wcfg
source TopLevel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1780.680 ; gain = 4.324
run 40 us
run 40 us
run 40 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [SIM-utils-43] Exported 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevel_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xelab -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1790.949 ; gain = 0.000
run 40 us
run 40 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [SIM-utils-43] Exported 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevel_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xelab -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1829.945 ; gain = 0.000
run 40 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [SIM-utils-43] Exported 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevel_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xelab -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2081.746 ; gain = 0.000
run 40 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [SIM-utils-43] Exported 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AndGate
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoReg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux1Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegEX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegIF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShifterID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StoreMasker
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2458] undeclared symbol JumpMEM, assumed default net type wire [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:18]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxWB, assumed default net type wire [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:31]
INFO: [VRFC 10-2458] undeclared symbol RegWriteID, assumed default net type wire [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:44]
INFO: [VRFC 10-2458] undeclared symbol BranchEX, assumed default net type wire [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:56]
WARNING: [VRFC 10-2938] 'JumpMEM' is already implicitly declared on line 18 [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:78]
INFO: [VRFC 10-2458] undeclared symbol ZeroMEM, assumed default net type wire [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:85]
INFO: [VRFC 10-2458] undeclared symbol ReadDataMEM, assumed default net type wire [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:91]
INFO: [VRFC 10-2458] undeclared symbol MovMuxOut, assumed default net type wire [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:97]
WARNING: [VRFC 10-2938] 'ReadDataMEM' is already implicitly declared on line 91 [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:100]
WARNING: [VRFC 10-2938] 'RegDstMuxWB' is already implicitly declared on line 31 [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WordMask
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtention
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sim_1/new/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xelab -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32Bit3to1
Compiling module xil_defaultlib.ShifterID
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegIF_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.ZeroExtention
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegID_EX
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.HiLoReg
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.Mux5Bit3to1
Compiling module xil_defaultlib.RegEX_MEM
Compiling module xil_defaultlib.StoreMasker
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.WordMask
Compiling module xil_defaultlib.AndGate
Compiling module xil_defaultlib.Mux1Bit2To1
Compiling module xil_defaultlib.RegMEM_WB
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2081.746 ; gain = 0.000
run 40 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [SIM-utils-43] Exported 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AndGate
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoReg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux1Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegEX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegIF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShifterID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StoreMasker
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2458] undeclared symbol JumpMEM, assumed default net type wire [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:18]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxWB, assumed default net type wire [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:31]
INFO: [VRFC 10-2458] undeclared symbol RegWriteID, assumed default net type wire [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:44]
INFO: [VRFC 10-2458] undeclared symbol BranchEX, assumed default net type wire [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:56]
WARNING: [VRFC 10-2938] 'JumpMEM' is already implicitly declared on line 18 [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:78]
INFO: [VRFC 10-2458] undeclared symbol ZeroMEM, assumed default net type wire [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:85]
INFO: [VRFC 10-2458] undeclared symbol ReadDataMEM, assumed default net type wire [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:91]
INFO: [VRFC 10-2458] undeclared symbol MovMuxOut, assumed default net type wire [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:97]
WARNING: [VRFC 10-2938] 'ReadDataMEM' is already implicitly declared on line 91 [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:100]
WARNING: [VRFC 10-2938] 'RegDstMuxWB' is already implicitly declared on line 31 [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WordMask
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtention
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sim_1/new/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xelab -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32Bit3to1
Compiling module xil_defaultlib.ShifterID
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegIF_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.ZeroExtention
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegID_EX
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.HiLoReg
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.Mux5Bit3to1
Compiling module xil_defaultlib.RegEX_MEM
Compiling module xil_defaultlib.StoreMasker
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.WordMask
Compiling module xil_defaultlib.AndGate
Compiling module xil_defaultlib.Mux1Bit2To1
Compiling module xil_defaultlib.RegMEM_WB
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2081.746 ; gain = 0.000
run 40 us
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: The process cannot access the file because it is being used by another process: "F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [SIM-utils-43] Exported 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AndGate
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoReg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux1Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegEX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegIF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShifterID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StoreMasker
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2458] undeclared symbol JumpMEM, assumed default net type wire [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:18]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxWB, assumed default net type wire [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:31]
INFO: [VRFC 10-2458] undeclared symbol ExtOpID, assumed default net type wire [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:34]
WARNING: [VRFC 10-2938] 'ExtOpID' is already implicitly declared on line 34 [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:40]
INFO: [VRFC 10-2458] undeclared symbol RegWriteID, assumed default net type wire [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:44]
INFO: [VRFC 10-2458] undeclared symbol BranchEX, assumed default net type wire [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:56]
WARNING: [VRFC 10-2938] 'JumpMEM' is already implicitly declared on line 18 [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:78]
INFO: [VRFC 10-2458] undeclared symbol ZeroMEM, assumed default net type wire [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:85]
INFO: [VRFC 10-2458] undeclared symbol ReadDataMEM, assumed default net type wire [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:91]
INFO: [VRFC 10-2458] undeclared symbol MovMuxOut, assumed default net type wire [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:97]
WARNING: [VRFC 10-2938] 'ReadDataMEM' is already implicitly declared on line 91 [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:100]
WARNING: [VRFC 10-2938] 'RegDstMuxWB' is already implicitly declared on line 31 [F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WordMask
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtention
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sim_1/new/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xelab -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32Bit3to1
Compiling module xil_defaultlib.ShifterID
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegIF_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.ZeroExtention
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegID_EX
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.HiLoReg
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.Mux5Bit3to1
Compiling module xil_defaultlib.RegEX_MEM
Compiling module xil_defaultlib.StoreMasker
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.WordMask
Compiling module xil_defaultlib.AndGate
Compiling module xil_defaultlib.Mux1Bit2To1
Compiling module xil_defaultlib.RegMEM_WB
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2081.746 ; gain = 0.000
run 40 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 23 14:22:35 2021...
