Startpoint: raddr_a_i_0_ (input port clocked by clk_sys)
Endpoint: rdata_a_o_20_ (output port clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
           0.20    0.00    0.00   clock clk_sys (rise edge)
                   0.00    0.00   clock network delay (ideal)
                   2.00    2.00 ^ input external delay
   3.63    0.00    0.00    2.00 ^ raddr_a_i_0_ (in)
   0.01    0.22    1.21    3.21 v _4602_/Y (sg13g2_nor2b_2)
   0.06    0.07    0.17    3.38 v fanout138/X (sg13g2_buf_4)
   0.05    0.05    0.12    3.51 v fanout137/X (sg13g2_buf_4)
   0.01    0.35    0.13    3.63 ^ _4711_/Y (sg13g2_a22oi_1)
   0.01    0.08    0.13    3.76 v _4715_/Y (sg13g2_o21ai_1)
   0.01    0.06    0.07    3.83 ^ _4716_/Y (sg13g2_nand2_1)
   0.58    4.70    3.39    7.22 v _4728_/Y (sg13g2_nand3_1)
           4.70    0.15    7.37 v rdata_a_o_20_ (out)
                           7.37   data arrival time

           0.20   12.50   12.50   clock clk_sys (rise edge)
                   0.00   12.50   clock network delay (ideal)
                  -0.10   12.40   clock uncertainty
                   0.00   12.40   clock reconvergence pessimism
                  -2.00   10.40   output external delay
                          10.40   data required time
-----------------------------------------------------------------------
                          10.40   data required time
                          -7.37   data arrival time
-----------------------------------------------------------------------
                           3.03   slack (MET)


