#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Mar 12 14:24:43 2023
# Process ID: 22196
# Current directory: C:/Users/Scort/OneDrive/Documentos/santiago cortes tovar/trabajos/quinto semestre/SDI-2/RAM_/MEMORY_RAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent255924 C:\Users\Scort\OneDrive\Documentos\santiago cortes tovar\trabajos\quinto semestre\SDI-2\RAM_\MEMORY_RAM\MEMORY_RAM.xpr
# Log file: C:/Users/Scort/OneDrive/Documentos/santiago cortes tovar/trabajos/quinto semestre/SDI-2/RAM_/MEMORY_RAM/vivado.log
# Journal file: C:/Users/Scort/OneDrive/Documentos/santiago cortes tovar/trabajos/quinto semestre/SDI-2/RAM_/MEMORY_RAM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Scort/OneDrive/Documentos/santiago cortes tovar/trabajos/quinto semestre/SDI-2/RAM_/MEMORY_RAM/MEMORY_RAM.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Scort/OneDrive/Documentos/santiago cortes tovar/trabajos/quinto semestre/SDI-2/RAM_/MEMORY_RAM'
INFO: [Project 1-313] Project file moved from 'C:/Users/Scort/OneDrive/Documentos/santiago cortes tovar/trabajos/quinto semestre/SDI-2/MEMORY_RAM' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/Users/Scort/OneDrive/AppData/Roaming/Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store'; using path 'C:/Users/Scort/AppData/Roaming/Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1023.500 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 2
[Sun Mar 12 14:28:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/Scort/OneDrive/Documentos/santiago cortes tovar/trabajos/quinto semestre/SDI-2/RAM_/MEMORY_RAM/MEMORY_RAM.runs/synth_1/runme.log
[Sun Mar 12 14:28:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/Scort/OneDrive/Documentos/santiago cortes tovar/trabajos/quinto semestre/SDI-2/RAM_/MEMORY_RAM/MEMORY_RAM.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1233.973 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1312.176 ; gain = 0.340
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1312.176 ; gain = 0.340
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1312.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32X1S => RAM32X1S (RAMS32): 8 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1455.477 ; gain = 431.977
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_in[7]} {data_in[6]} {data_in[5]} {data_in[4]} {data_in[3]} {data_in[2]} {data_in[1]} {data_in[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_out[7]} {data_out[6]} {data_out[5]} {data_out[4]} {data_out[3]} {data_out[2]} {data_out[1]} {data_out[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {in_address[4]} {in_address[3]} {in_address[2]} {in_address[1]} {in_address[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list in_out_enable]]
set_property IOSTANDARD LVCMOS33 [get_ports [list in_write_enable]]
place_ports clk E3
place_ports {data_in[0]} J15
place_ports {data_in[1]} L16
place_ports {data_in[2]} M13
place_ports {data_in[3]} R15
place_ports {data_in[4]} R17
place_ports {data_in[5]} T10
startgroup
set_property package_pin "" [get_ports [list  {data_out[0]}]]
place_ports {data_in[6]} U18
endgroup
place_ports {data_in[7]} R13
place_ports {data_out[0]} H17
place_ports {data_out[1]} K15
place_ports {data_out[2]} J13
place_ports {data_out[3]} N14
place_ports {data_out[4]} R10
startgroup
set_property package_pin "" [get_ports [list  in_out_enable]]
place_ports {data_out[5]} V17
endgroup
place_ports {data_out[6]} U17
startgroup
set_property package_pin "" [get_ports [list  in_write_enable]]
place_ports {data_out[7]} U16
endgroup
place_ports {in_address[0]} U8
place_ports {in_address[1]} R16
place_ports {in_address[2]} T13
place_ports {in_address[3]} H6
place_ports {in_address[4]} U12
place_ports in_out_enable V10
place_ports in_write_enable U11
place_ports {data_in[5]} T18
place_ports {data_out[4]} R18
file mkdir {C:/Users/Scort/OneDrive/Documentos/santiago cortes tovar/trabajos/quinto semestre/SDI-2/RAM_/MEMORY_RAM/MEMORY_RAM.srcs/constrs_1/new}
close [ open {C:/Users/Scort/OneDrive/Documentos/santiago cortes tovar/trabajos/quinto semestre/SDI-2/RAM_/MEMORY_RAM/MEMORY_RAM.srcs/constrs_1/new/MEMO_RAM.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/Scort/OneDrive/Documentos/santiago cortes tovar/trabajos/quinto semestre/SDI-2/RAM_/MEMORY_RAM/MEMORY_RAM.srcs/constrs_1/new/MEMO_RAM.xdc}}
set_property target_constrs_file {C:/Users/Scort/OneDrive/Documentos/santiago cortes tovar/trabajos/quinto semestre/SDI-2/RAM_/MEMORY_RAM/MEMORY_RAM.srcs/constrs_1/new/MEMO_RAM.xdc} [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar 12 16:56:49 2023] Launched synth_1...
Run output will be captured here: C:/Users/Scort/OneDrive/Documentos/santiago cortes tovar/trabajos/quinto semestre/SDI-2/RAM_/MEMORY_RAM/MEMORY_RAM.runs/synth_1/runme.log
[Sun Mar 12 16:56:49 2023] Launched impl_1...
Run output will be captured here: C:/Users/Scort/OneDrive/Documentos/santiago cortes tovar/trabajos/quinto semestre/SDI-2/RAM_/MEMORY_RAM/MEMORY_RAM.runs/impl_1/runme.log
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: ram
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2157.102 ; gain = 67.582
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ram' [C:/Users/Scort/OneDrive/Documentos/santiago cortes tovar/trabajos/quinto semestre/SDI-2/RAM_/MEMORY_RAM/MEMORY_RAM.srcs/sources_1/new/RAM.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ram' (1#1) [C:/Users/Scort/OneDrive/Documentos/santiago cortes tovar/trabajos/quinto semestre/SDI-2/RAM_/MEMORY_RAM/MEMORY_RAM.srcs/sources_1/new/RAM.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2167.188 ; gain = 77.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2189.082 ; gain = 99.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2189.082 ; gain = 99.562
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2189.082 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Scort/OneDrive/Documentos/santiago cortes tovar/trabajos/quinto semestre/SDI-2/RAM_/MEMORY_RAM/MEMORY_RAM.srcs/constrs_1/new/MEMO_RAM.xdc]
Finished Parsing XDC File [C:/Users/Scort/OneDrive/Documentos/santiago cortes tovar/trabajos/quinto semestre/SDI-2/RAM_/MEMORY_RAM/MEMORY_RAM.srcs/constrs_1/new/MEMO_RAM.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2253.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2253.211 ; gain = 163.691
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2253.211 ; gain = 163.691
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 12 18:08:13 2023...
