#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Sep 18 10:58:16 2019
# Process ID: 19423
# Current directory: /home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.runs/top_clk_div_0_0_synth_1
# Command line: vivado -log top_clk_div_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_clk_div_0_0.tcl
# Log file: /home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.runs/top_clk_div_0_0_synth_1/top_clk_div_0_0.vds
# Journal file: /home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.runs/top_clk_div_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source top_clk_div_0_0.tcl -notrace
