{
  "module_name": "rpm.h",
  "hash_id": "e1a0dc3017d8bf0ffc1d22d23a99188f077d86cb1901ceef33657b4e8051f732",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/marvell/octeontx2/af/rpm.h",
  "human_readable_source": " \n \n\n#ifndef RPM_H\n#define RPM_H\n\n#include <linux/bits.h>\n\n \n#define PCI_DEVID_CN10K_RPM\t\t0xA060\n#define PCI_SUBSYS_DEVID_CNF10KB_RPM\t0xBC00\n#define PCI_DEVID_CN10KB_RPM\t\t0xA09F\n\n \n#define RPMX_CMRX_CFG\t\t\t0x00\n#define RPMX_RX_TS_PREPEND              BIT_ULL(22)\n#define RPMX_TX_PTP_1S_SUPPORT          BIT_ULL(17)\n#define RPMX_CMRX_RX_ID_MAP\t\t0x80\n#define RPMX_CMRX_SW_INT                0x180\n#define RPMX_CMRX_SW_INT_W1S            0x188\n#define RPMX_CMRX_SW_INT_ENA_W1S        0x198\n#define RPMX_CMRX_LINK_CFG\t\t0x1070\n#define RPMX_MTI_PCS100X_CONTROL1       0x20000\n#define RPMX_MTI_PCS_LBK                BIT_ULL(14)\n#define RPMX_MTI_LPCSX_CONTROL(id)     (0x30000 | ((id) * 0x100))\n\n#define RPMX_CMRX_LINK_RANGE_MASK\tGENMASK_ULL(19, 16)\n#define RPMX_CMRX_LINK_BASE_MASK\tGENMASK_ULL(11, 0)\n#define RPMX_MTI_MAC100X_COMMAND_CONFIG\t0x8010\n#define RPMX_MTI_MAC100X_COMMAND_CONFIG_RX_P_DISABLE\tBIT_ULL(29)\n#define RPMX_MTI_MAC100X_COMMAND_CONFIG_TX_P_DISABLE\tBIT_ULL(28)\n#define RPMX_MTI_MAC100X_COMMAND_CONFIG_PAUSE_IGNORE\tBIT_ULL(8)\n#define RPMX_MTI_MAC100X_COMMAND_CONFIG_PFC_MODE\tBIT_ULL(19)\n#define RPMX_MTI_MAC100X_CL01_PAUSE_QUANTA\t\t0x80A8\n#define RPMX_MTI_MAC100X_CL23_PAUSE_QUANTA\t\t0x80B0\n#define RPMX_MTI_MAC100X_CL45_PAUSE_QUANTA\t\t0x80B8\n#define RPMX_MTI_MAC100X_CL67_PAUSE_QUANTA\t\t0x80C0\n#define RPMX_MTI_MAC100X_CL01_QUANTA_THRESH\t\t0x80C8\n#define RPMX_MTI_MAC100X_CL23_QUANTA_THRESH\t\t0x80D0\n#define RPMX_MTI_MAC100X_CL45_QUANTA_THRESH\t\t0x80D8\n#define RPMX_MTI_MAC100X_CL67_QUANTA_THRESH\t\t0x80E0\n#define RPMX_MTI_MAC100X_CL89_PAUSE_QUANTA\t\t0x8108\n#define RPMX_MTI_MAC100X_CL1011_PAUSE_QUANTA\t\t0x8110\n#define RPMX_MTI_MAC100X_CL1213_PAUSE_QUANTA\t\t0x8118\n#define RPMX_MTI_MAC100X_CL1415_PAUSE_QUANTA\t\t0x8120\n#define RPMX_MTI_MAC100X_CL89_QUANTA_THRESH\t\t0x8128\n#define RPMX_MTI_MAC100X_CL1011_QUANTA_THRESH\t\t0x8130\n#define RPMX_MTI_MAC100X_CL1213_QUANTA_THRESH\t\t0x8138\n#define RPMX_MTI_MAC100X_CL1415_QUANTA_THRESH\t\t0x8140\n#define RPMX_CMR_RX_OVR_BP\t\t0x4120\n#define RPMX_CMR_RX_OVR_BP_EN(x)\tBIT_ULL((x) + 8)\n#define RPMX_CMR_RX_OVR_BP_BP(x)\tBIT_ULL((x) + 4)\n#define RPMX_CMR_CHAN_MSK_OR            0x4118\n#define RPMX_MTI_STAT_RX_STAT_PAGES_COUNTERX 0x12000\n#define RPMX_MTI_STAT_TX_STAT_PAGES_COUNTERX 0x13000\n#define RPMX_MTI_STAT_DATA_HI_CDC            0x10038\n\n#define RPM_LMAC_FWI\t\t\t0xa\n#define RPM_TX_EN\t\t\tBIT_ULL(0)\n#define RPM_RX_EN\t\t\tBIT_ULL(1)\n#define RPMX_CMRX_PRT_CBFC_CTL                         0x5B08\n#define RPMX_CMRX_PRT_CBFC_CTL_LOGL_EN_RX_SHIFT        33\n#define RPMX_CMRX_PRT_CBFC_CTL_PHYS_BP_SHIFT           16\n#define RPMX_CMRX_PRT_CBFC_CTL_LOGL_EN_TX_SHIFT        0\n#define RPM_PFC_CLASS_MASK\t\t\t       GENMASK_ULL(48, 33)\n#define RPMX_MTI_MAC100X_CL89_QUANTA_THRESH\t\t0x8128\n#define RPMX_MTI_MAC100X_COMMAND_CONFIG_TX_PAD_EN              BIT_ULL(11)\n#define RPMX_MTI_MAC100X_COMMAND_CONFIG_PAUSE_IGNORE           BIT_ULL(8)\n#define RPMX_MTI_MAC100X_COMMAND_CONFIG_PAUSE_FWD              BIT_ULL(7)\n#define RPMX_MTI_MAC100X_CL01_PAUSE_QUANTA              0x80A8\n#define RPMX_MTI_MAC100X_CL89_PAUSE_QUANTA\t\t0x8108\n#define RPM_DEFAULT_PAUSE_TIME                          0x7FF\n#define RPMX_CMRX_RX_LOGL_XON\t\t\t\t0x4100\n\n#define RPMX_MTI_MAC100X_XIF_MODE\t\t        0x8100\n#define RPMX_ONESTEP_ENABLE\t\t\t\tBIT_ULL(5)\n#define RPMX_TS_BINARY_MODE\t\t\t\tBIT_ULL(11)\n#define RPMX_CONST1\t\t\t\t\t0x2008\n\n \n#define RPMX_MTI_STAT_STATN_CONTROL\t\t\t0x10018\n#define RPMX_MTI_STAT_DATA_HI_CDC\t\t\t0x10038\n#define RPMX_RSFEC_RX_CAPTURE\t\t\t\tBIT_ULL(27)\n#define RPMX_MTI_RSFEC_STAT_COUNTER_CAPTURE_2\t\t0x40050\n#define RPMX_MTI_RSFEC_STAT_COUNTER_CAPTURE_3\t\t0x40058\n#define RPMX_MTI_FCFECX_VL0_CCW_LO\t\t\t0x38618\n#define RPMX_MTI_FCFECX_VL0_NCCW_LO\t\t\t0x38620\n#define RPMX_MTI_FCFECX_VL1_CCW_LO\t\t\t0x38628\n#define RPMX_MTI_FCFECX_VL1_NCCW_LO\t\t\t0x38630\n#define RPMX_MTI_FCFECX_CW_HI\t\t\t\t0x38638\n\n \n#define  RPM2_CMRX_SW_INT\t\t\t\t0x1b0\n#define  RPM2_CMRX_SW_INT_ENA_W1S\t\t\t0x1c8\n#define  RPM2_LMAC_FWI\t\t\t\t\t0x12\n#define  RPM2_CMR_CHAN_MSK_OR\t\t\t\t0x3120\n#define  RPM2_CMR_RX_OVR_BP_EN\t\t\t\tBIT_ULL(2)\n#define  RPM2_CMR_RX_OVR_BP_BP\t\t\t\tBIT_ULL(1)\n#define  RPM2_CMR_RX_OVR_BP\t\t\t\t0x3130\n#define  RPM2_CSR_OFFSET\t\t\t\t0x3e00\n#define  RPM2_CMRX_PRT_CBFC_CTL\t\t\t\t0x6510\n#define  RPM2_CMRX_RX_LMACS\t\t\t\t0x100\n#define  RPM2_CMRX_RX_LOGL_XON\t\t\t\t0x3100\n#define  RPM2_CMRX_RX_STAT2\t\t\t\t0x3010\n#define  RPM2_USX_PCSX_CONTROL1\t\t\t\t0x80000\n#define  RPM2_USX_PCS_LBK\t\t\t\tBIT_ULL(14)\n\n \nint rpm_get_nr_lmacs(void *rpmd);\nu8 rpm_get_lmac_type(void *rpmd, int lmac_id);\nu32 rpm_get_lmac_fifo_len(void *rpmd, int lmac_id);\nu32 rpm2_get_lmac_fifo_len(void *rpmd, int lmac_id);\nint rpm_lmac_internal_loopback(void *rpmd, int lmac_id, bool enable);\nvoid rpm_lmac_enadis_rx_pause_fwding(void *rpmd, int lmac_id, bool enable);\nint rpm_lmac_get_pause_frm_status(void *cgxd, int lmac_id, u8 *tx_pause,\n\t\t\t\t  u8 *rx_pause);\nvoid rpm_lmac_pause_frm_config(void *rpmd, int lmac_id, bool enable);\nint rpm_lmac_enadis_pause_frm(void *rpmd, int lmac_id, u8 tx_pause,\n\t\t\t      u8 rx_pause);\nint rpm_get_tx_stats(void *rpmd, int lmac_id, int idx, u64 *tx_stat);\nint rpm_get_rx_stats(void *rpmd, int lmac_id, int idx, u64 *rx_stat);\nvoid rpm_lmac_ptp_config(void *rpmd, int lmac_id, bool enable);\nint rpm_lmac_rx_tx_enable(void *rpmd, int lmac_id, bool enable);\nint rpm_lmac_tx_enable(void *rpmd, int lmac_id, bool enable);\nint rpm_lmac_pfc_config(void *rpmd, int lmac_id, u8 tx_pause, u8 rx_pause,\n\t\t\tu16 pfc_en);\nint rpm_lmac_get_pfc_frm_cfg(void *rpmd, int lmac_id, u8 *tx_pause,\n\t\t\t     u8 *rx_pause);\nint rpm2_get_nr_lmacs(void *rpmd);\nbool is_dev_rpm2(void *rpmd);\nint rpm_get_fec_stats(void *cgxd, int lmac_id, struct cgx_fec_stats_rsp *rsp);\nint rpm_lmac_reset(void *rpmd, int lmac_id, u8 pf_req_flr);\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}