module module_0 (
    output logic id_1,
    input logic [id_1 : id_1] id_2,
    output logic id_3,
    input logic id_4,
    input id_5,
    input logic id_6
);
  id_7 id_8 (
      .id_5(id_2),
      .id_6(1),
      .id_4(id_4),
      .id_5(id_6)
  );
  logic id_9;
  id_10 id_11 (
      .id_9(1'b0),
      .id_4(id_5),
      .id_4(id_2)
  );
endmodule
