[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Thu Apr 20 23:30:22 2023
[*]
[dumpfile] "/home/tantos/brew/rtl/v1/test/brew_v1_test_branch_bit.vcd"
[dumpfile_mtime] "Thu Apr 20 23:24:48 2023"
[dumpfile_size] 5046498
[savefile] "/home/tantos/brew/rtl/v1/test/brew_v1_test_branch_bit.gtkw"
[timestart] 127314
[size] 1920 990
[pos] -1 -1
*-10.723012 128710 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] top.
[treeopen] top.cpu.
[treeopen] top.cpu.pipeline.
[sst_width] 233
[signals_width] 384
[sst_expanded] 1
[sst_vpaned_height] 269
@800200
-EXEC_IN
@28
top.cpu.pipeline.execute_stage.input_port_ready
top.cpu.pipeline.execute_stage.input_port_valid
top.cpu.pipeline.execute_stage.input_port_alu_op
top.cpu.pipeline.execute_stage.input_port_branch_op
top.cpu.pipeline.execute_stage.input_port_do_bse
top.cpu.pipeline.execute_stage.input_port_do_bze
top.cpu.pipeline.execute_stage.input_port_do_wse
top.cpu.pipeline.execute_stage.input_port_do_wze
top.cpu.pipeline.execute_stage.input_port_exec_unit
top.cpu.pipeline.execute_stage.input_port_fetch_av
top.cpu.pipeline.execute_stage.input_port_inst_len[1:0]
top.cpu.pipeline.execute_stage.input_port_ldst_op
top.cpu.pipeline.execute_stage.input_port_mem_access_len[1:0]
@22
top.cpu.pipeline.execute_stage.input_port_op_a[31:0]
top.cpu.pipeline.execute_stage.input_port_op_b[31:0]
top.cpu.pipeline.execute_stage.input_port_op_c[31:0]
top.cpu.pipeline.execute_stage.input_port_result_reg_addr[3:0]
@28
top.cpu.pipeline.execute_stage.input_port_shifter_op
top.cpu.pipeline.execute_stage.input_port_result_reg_addr_valid
@1000200
-EXEC_IN
@22
top.cpu.pipeline.execute_stage.memory_unit.bus_req_if_addr[30:0]
@28
top.cpu.pipeline.execute_stage.memory_unit.bus_req_if_byte_en[1:0]
@22
top.cpu.pipeline.execute_stage.memory_unit.bus_req_if_data[15:0]
@28
top.cpu.pipeline.execute_stage.memory_unit.bus_req_if_read_not_write
top.cpu.pipeline.execute_stage.memory_unit.bus_req_if_ready
top.cpu.pipeline.execute_stage.memory_unit.bus_req_if_valid
top.cpu.pipeline.execute_stage.memory_unit.bus_request_advance
@22
top.cpu.pipeline.execute_stage.memory_unit.bus_rsp_if_data[15:0]
@28
top.cpu.pipeline.execute_stage.memory_unit.bus_rsp_if_valid
@22
top.cpu.pipeline.execute_stage.memory_unit.data_store[15:0]
@28
top.cpu.pipeline.execute_stage.memory_unit.pending
@22
top.cpu.pipeline.reg_file.write_addr[3:0]
top.cpu.pipeline.reg_file.write_data[31:0]
@28
top.cpu.pipeline.reg_file.write_data_en
top.cpu.pipeline.reg_file.write_valid
top.cpu.pipeline.execute_stage.output_port_valid
top.cpu.pipeline.execute_stage.stage_2_valid
top.cpu.pipeline.execute_stage.s2_exec_unit
top.cpu.pipeline.execute_stage.s2_was_branch
top.cpu.pipeline.execute_stage.s2_mem_output_valid
top.cpu.pipeline.execute_stage.stage_2_fsm_output_valid
top.cpu.pipeline.execute_stage.stage_2_fsm_input_ready
top.cpu.pipeline.execute_stage.stage_1_valid
@29
top.cpu.pipeline.execute_stage.s2_result_reg_addr_valid
@28
top.cpu.pipeline.execute_stage.s1_result_reg_addr_valid
top.cpu.pipeline.execute_stage.stage_1_reg_en
top.cpu.pipeline.execute_stage.stage_2_reg_en
top.cpu.pipeline.execute_stage.stage_1_valid
top.cpu.pipeline.execute_stage.stage_2_ready
top.cpu.pipeline.execute_stage.s1_exec_unit
top.cpu.pipeline.execute_stage.block_mem
top.cpu.pipeline.execute_stage.mem_input_ready
[pattern_trace] 1
[pattern_trace] 0
