<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Signal Analyzer: FLAG_Management</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Signal Analyzer
   </div>
   <div id="projectbrief">STM32 based Singal Analyzer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">FLAG_Management<div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___l_l___driver.html">STM32F4xx_LL_Driver</a> &raquo; <a class="el" href="group___d_m_a___l_l.html">DMA</a> &raquo; <a class="el" href="group___d_m_a___l_l___exported___functions.html">DMA Exported Functions</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga394bb5e27f116671c481faa2bac424e4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga394bb5e27f116671c481faa2bac424e4">LL_DMA_IsActiveFlag_HT0</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga394bb5e27f116671c481faa2bac424e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 0 half transfer flag. @rmtoll LISR HTIF0 LL_DMA_IsActiveFlag_HT0.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga394bb5e27f116671c481faa2bac424e4">More...</a><br /></td></tr>
<tr class="separator:ga394bb5e27f116671c481faa2bac424e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0772fe1dd8f348727183cc73546ba02"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaf0772fe1dd8f348727183cc73546ba02">LL_DMA_IsActiveFlag_HT1</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gaf0772fe1dd8f348727183cc73546ba02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 1 half transfer flag. @rmtoll LISR HTIF1 LL_DMA_IsActiveFlag_HT1.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaf0772fe1dd8f348727183cc73546ba02">More...</a><br /></td></tr>
<tr class="separator:gaf0772fe1dd8f348727183cc73546ba02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a9f3ae177f1130f6822ce7ccfda6b2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga82a9f3ae177f1130f6822ce7ccfda6b2">LL_DMA_IsActiveFlag_HT2</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga82a9f3ae177f1130f6822ce7ccfda6b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 2 half transfer flag. @rmtoll LISR HTIF2 LL_DMA_IsActiveFlag_HT2.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga82a9f3ae177f1130f6822ce7ccfda6b2">More...</a><br /></td></tr>
<tr class="separator:ga82a9f3ae177f1130f6822ce7ccfda6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e73a912871070c3dd17cad9cc0a8381"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga0e73a912871070c3dd17cad9cc0a8381">LL_DMA_IsActiveFlag_HT3</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga0e73a912871070c3dd17cad9cc0a8381"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 3 half transfer flag. @rmtoll LISR HTIF3 LL_DMA_IsActiveFlag_HT3.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga0e73a912871070c3dd17cad9cc0a8381">More...</a><br /></td></tr>
<tr class="separator:ga0e73a912871070c3dd17cad9cc0a8381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0b15c62a1e9920bb1824bb897abf6f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga0c0b15c62a1e9920bb1824bb897abf6f">LL_DMA_IsActiveFlag_HT4</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga0c0b15c62a1e9920bb1824bb897abf6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 4 half transfer flag. @rmtoll HISR HTIF4 LL_DMA_IsActiveFlag_HT4.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga0c0b15c62a1e9920bb1824bb897abf6f">More...</a><br /></td></tr>
<tr class="separator:ga0c0b15c62a1e9920bb1824bb897abf6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c27eb9e08e17a65c2bbc7905095679e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga8c27eb9e08e17a65c2bbc7905095679e">LL_DMA_IsActiveFlag_HT5</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga8c27eb9e08e17a65c2bbc7905095679e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 5 half transfer flag. @rmtoll HISR HTIF0 LL_DMA_IsActiveFlag_HT5.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga8c27eb9e08e17a65c2bbc7905095679e">More...</a><br /></td></tr>
<tr class="separator:ga8c27eb9e08e17a65c2bbc7905095679e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab86e74972d93953a926f16f00fbdea11"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab86e74972d93953a926f16f00fbdea11">LL_DMA_IsActiveFlag_HT6</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gab86e74972d93953a926f16f00fbdea11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 6 half transfer flag. @rmtoll HISR HTIF6 LL_DMA_IsActiveFlag_HT6.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab86e74972d93953a926f16f00fbdea11">More...</a><br /></td></tr>
<tr class="separator:gab86e74972d93953a926f16f00fbdea11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9226c11a1ad46cd79bd5ebb3770f7611"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9226c11a1ad46cd79bd5ebb3770f7611">LL_DMA_IsActiveFlag_HT7</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga9226c11a1ad46cd79bd5ebb3770f7611"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 7 half transfer flag. @rmtoll HISR HTIF7 LL_DMA_IsActiveFlag_HT7.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9226c11a1ad46cd79bd5ebb3770f7611">More...</a><br /></td></tr>
<tr class="separator:ga9226c11a1ad46cd79bd5ebb3770f7611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2ad82bf3bbac3a2cd3c45360f63710"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaee2ad82bf3bbac3a2cd3c45360f63710">LL_DMA_IsActiveFlag_TC0</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gaee2ad82bf3bbac3a2cd3c45360f63710"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 0 transfer complete flag. @rmtoll LISR TCIF0 LL_DMA_IsActiveFlag_TC0.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaee2ad82bf3bbac3a2cd3c45360f63710">More...</a><br /></td></tr>
<tr class="separator:gaee2ad82bf3bbac3a2cd3c45360f63710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1df8baadb1444c316b3e2ad3757607"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9f1df8baadb1444c316b3e2ad3757607">LL_DMA_IsActiveFlag_TC1</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga9f1df8baadb1444c316b3e2ad3757607"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 1 transfer complete flag. @rmtoll LISR TCIF1 LL_DMA_IsActiveFlag_TC1.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9f1df8baadb1444c316b3e2ad3757607">More...</a><br /></td></tr>
<tr class="separator:ga9f1df8baadb1444c316b3e2ad3757607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d918d7ee43a03dfe76e92fd7cb3cd0d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6d918d7ee43a03dfe76e92fd7cb3cd0d">LL_DMA_IsActiveFlag_TC2</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga6d918d7ee43a03dfe76e92fd7cb3cd0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 2 transfer complete flag. @rmtoll LISR TCIF2 LL_DMA_IsActiveFlag_TC2.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6d918d7ee43a03dfe76e92fd7cb3cd0d">More...</a><br /></td></tr>
<tr class="separator:ga6d918d7ee43a03dfe76e92fd7cb3cd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84386b5251306cdcff214c8d1e6884c6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga84386b5251306cdcff214c8d1e6884c6">LL_DMA_IsActiveFlag_TC3</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga84386b5251306cdcff214c8d1e6884c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 3 transfer complete flag. @rmtoll LISR TCIF3 LL_DMA_IsActiveFlag_TC3.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga84386b5251306cdcff214c8d1e6884c6">More...</a><br /></td></tr>
<tr class="separator:ga84386b5251306cdcff214c8d1e6884c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fb16e832559d5c3b4216b410c1e2305"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3fb16e832559d5c3b4216b410c1e2305">LL_DMA_IsActiveFlag_TC4</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga3fb16e832559d5c3b4216b410c1e2305"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 4 transfer complete flag. @rmtoll HISR TCIF4 LL_DMA_IsActiveFlag_TC4.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3fb16e832559d5c3b4216b410c1e2305">More...</a><br /></td></tr>
<tr class="separator:ga3fb16e832559d5c3b4216b410c1e2305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99975d19dc979f0feb3a0f85d1a9aab9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga99975d19dc979f0feb3a0f85d1a9aab9">LL_DMA_IsActiveFlag_TC5</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga99975d19dc979f0feb3a0f85d1a9aab9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 5 transfer complete flag. @rmtoll HISR TCIF0 LL_DMA_IsActiveFlag_TC5.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga99975d19dc979f0feb3a0f85d1a9aab9">More...</a><br /></td></tr>
<tr class="separator:ga99975d19dc979f0feb3a0f85d1a9aab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f22ec9cfdfea669910ab40ea5129b35"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9f22ec9cfdfea669910ab40ea5129b35">LL_DMA_IsActiveFlag_TC6</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga9f22ec9cfdfea669910ab40ea5129b35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 6 transfer complete flag. @rmtoll HISR TCIF6 LL_DMA_IsActiveFlag_TC6.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9f22ec9cfdfea669910ab40ea5129b35">More...</a><br /></td></tr>
<tr class="separator:ga9f22ec9cfdfea669910ab40ea5129b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7c971a3043088ae6d84a4db8693615b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab7c971a3043088ae6d84a4db8693615b">LL_DMA_IsActiveFlag_TC7</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gab7c971a3043088ae6d84a4db8693615b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 7 transfer complete flag. @rmtoll HISR TCIF7 LL_DMA_IsActiveFlag_TC7.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab7c971a3043088ae6d84a4db8693615b">More...</a><br /></td></tr>
<tr class="separator:gab7c971a3043088ae6d84a4db8693615b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f0bee32cee2e3ba6b9879b767459865"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2f0bee32cee2e3ba6b9879b767459865">LL_DMA_IsActiveFlag_TE0</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga2f0bee32cee2e3ba6b9879b767459865"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 0 transfer error flag. @rmtoll LISR TEIF0 LL_DMA_IsActiveFlag_TE0.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2f0bee32cee2e3ba6b9879b767459865">More...</a><br /></td></tr>
<tr class="separator:ga2f0bee32cee2e3ba6b9879b767459865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ded677164982bf81ef1268207d87793"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5ded677164982bf81ef1268207d87793">LL_DMA_IsActiveFlag_TE1</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga5ded677164982bf81ef1268207d87793"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 1 transfer error flag. @rmtoll LISR TEIF1 LL_DMA_IsActiveFlag_TE1.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5ded677164982bf81ef1268207d87793">More...</a><br /></td></tr>
<tr class="separator:ga5ded677164982bf81ef1268207d87793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c8501fcaf2c662e6bb06d930c020cc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gae4c8501fcaf2c662e6bb06d930c020cc">LL_DMA_IsActiveFlag_TE2</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gae4c8501fcaf2c662e6bb06d930c020cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 2 transfer error flag. @rmtoll LISR TEIF2 LL_DMA_IsActiveFlag_TE2.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gae4c8501fcaf2c662e6bb06d930c020cc">More...</a><br /></td></tr>
<tr class="separator:gae4c8501fcaf2c662e6bb06d930c020cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa59359d0aa3ca6046980329f6f94a959"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa59359d0aa3ca6046980329f6f94a959">LL_DMA_IsActiveFlag_TE3</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gaa59359d0aa3ca6046980329f6f94a959"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 3 transfer error flag. @rmtoll LISR TEIF3 LL_DMA_IsActiveFlag_TE3.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa59359d0aa3ca6046980329f6f94a959">More...</a><br /></td></tr>
<tr class="separator:gaa59359d0aa3ca6046980329f6f94a959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3432b38de4496ea4477c2d9e65ddbf0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac3432b38de4496ea4477c2d9e65ddbf0">LL_DMA_IsActiveFlag_TE4</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gac3432b38de4496ea4477c2d9e65ddbf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 4 transfer error flag. @rmtoll HISR TEIF4 LL_DMA_IsActiveFlag_TE4.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac3432b38de4496ea4477c2d9e65ddbf0">More...</a><br /></td></tr>
<tr class="separator:gac3432b38de4496ea4477c2d9e65ddbf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfe0438febe85149886c7ffa2f8d93e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3cfe0438febe85149886c7ffa2f8d93e">LL_DMA_IsActiveFlag_TE5</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga3cfe0438febe85149886c7ffa2f8d93e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 5 transfer error flag. @rmtoll HISR TEIF0 LL_DMA_IsActiveFlag_TE5.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3cfe0438febe85149886c7ffa2f8d93e">More...</a><br /></td></tr>
<tr class="separator:ga3cfe0438febe85149886c7ffa2f8d93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c0f9d3f618642acf138876452f9945"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa4c0f9d3f618642acf138876452f9945">LL_DMA_IsActiveFlag_TE6</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gaa4c0f9d3f618642acf138876452f9945"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 6 transfer error flag. @rmtoll HISR TEIF6 LL_DMA_IsActiveFlag_TE6.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa4c0f9d3f618642acf138876452f9945">More...</a><br /></td></tr>
<tr class="separator:gaa4c0f9d3f618642acf138876452f9945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82414c57433b322e99121dec7e3b804e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga82414c57433b322e99121dec7e3b804e">LL_DMA_IsActiveFlag_TE7</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga82414c57433b322e99121dec7e3b804e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 7 transfer error flag. @rmtoll HISR TEIF7 LL_DMA_IsActiveFlag_TE7.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga82414c57433b322e99121dec7e3b804e">More...</a><br /></td></tr>
<tr class="separator:ga82414c57433b322e99121dec7e3b804e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab471fc515bc6ea85f138f00d8f9e4c4c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab471fc515bc6ea85f138f00d8f9e4c4c">LL_DMA_IsActiveFlag_DME0</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gab471fc515bc6ea85f138f00d8f9e4c4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 0 direct mode error flag. @rmtoll LISR DMEIF0 LL_DMA_IsActiveFlag_DME0.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab471fc515bc6ea85f138f00d8f9e4c4c">More...</a><br /></td></tr>
<tr class="separator:gab471fc515bc6ea85f138f00d8f9e4c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b7bdfdc7a385a1d2ce61a2059ebf691"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2b7bdfdc7a385a1d2ce61a2059ebf691">LL_DMA_IsActiveFlag_DME1</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga2b7bdfdc7a385a1d2ce61a2059ebf691"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 1 direct mode error flag. @rmtoll LISR DMEIF1 LL_DMA_IsActiveFlag_DME1.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2b7bdfdc7a385a1d2ce61a2059ebf691">More...</a><br /></td></tr>
<tr class="separator:ga2b7bdfdc7a385a1d2ce61a2059ebf691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e80ae91d08790e163dd3a87ba4c9816"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4e80ae91d08790e163dd3a87ba4c9816">LL_DMA_IsActiveFlag_DME2</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga4e80ae91d08790e163dd3a87ba4c9816"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 2 direct mode error flag. @rmtoll LISR DMEIF2 LL_DMA_IsActiveFlag_DME2.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4e80ae91d08790e163dd3a87ba4c9816">More...</a><br /></td></tr>
<tr class="separator:ga4e80ae91d08790e163dd3a87ba4c9816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga177e5a3908cec466c436af55461900a9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga177e5a3908cec466c436af55461900a9">LL_DMA_IsActiveFlag_DME3</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga177e5a3908cec466c436af55461900a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 3 direct mode error flag. @rmtoll LISR DMEIF3 LL_DMA_IsActiveFlag_DME3.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga177e5a3908cec466c436af55461900a9">More...</a><br /></td></tr>
<tr class="separator:ga177e5a3908cec466c436af55461900a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c11c56599ca2f961216fc16120ceba7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5c11c56599ca2f961216fc16120ceba7">LL_DMA_IsActiveFlag_DME4</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga5c11c56599ca2f961216fc16120ceba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 4 direct mode error flag. @rmtoll HISR DMEIF4 LL_DMA_IsActiveFlag_DME4.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5c11c56599ca2f961216fc16120ceba7">More...</a><br /></td></tr>
<tr class="separator:ga5c11c56599ca2f961216fc16120ceba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf846116f6db33c53dabe09694e9ccd0a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaf846116f6db33c53dabe09694e9ccd0a">LL_DMA_IsActiveFlag_DME5</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gaf846116f6db33c53dabe09694e9ccd0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 5 direct mode error flag. @rmtoll HISR DMEIF0 LL_DMA_IsActiveFlag_DME5.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaf846116f6db33c53dabe09694e9ccd0a">More...</a><br /></td></tr>
<tr class="separator:gaf846116f6db33c53dabe09694e9ccd0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fb25aad5dec2c9b7f8f89a7f3bc9c4d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5fb25aad5dec2c9b7f8f89a7f3bc9c4d">LL_DMA_IsActiveFlag_DME6</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga5fb25aad5dec2c9b7f8f89a7f3bc9c4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 6 direct mode error flag. @rmtoll HISR DMEIF6 LL_DMA_IsActiveFlag_DME6.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5fb25aad5dec2c9b7f8f89a7f3bc9c4d">More...</a><br /></td></tr>
<tr class="separator:ga5fb25aad5dec2c9b7f8f89a7f3bc9c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9269fed110bc103214407452ee2b959a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9269fed110bc103214407452ee2b959a">LL_DMA_IsActiveFlag_DME7</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga9269fed110bc103214407452ee2b959a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 7 direct mode error flag. @rmtoll HISR DMEIF7 LL_DMA_IsActiveFlag_DME7.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9269fed110bc103214407452ee2b959a">More...</a><br /></td></tr>
<tr class="separator:ga9269fed110bc103214407452ee2b959a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed8845e6a918160a146115eab27210d4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaed8845e6a918160a146115eab27210d4">LL_DMA_IsActiveFlag_FE0</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gaed8845e6a918160a146115eab27210d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 0 FIFO error flag. @rmtoll LISR FEIF0 LL_DMA_IsActiveFlag_FE0.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaed8845e6a918160a146115eab27210d4">More...</a><br /></td></tr>
<tr class="separator:gaed8845e6a918160a146115eab27210d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f034f956032fa846d65fc8b5eea4a14"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3f034f956032fa846d65fc8b5eea4a14">LL_DMA_IsActiveFlag_FE1</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga3f034f956032fa846d65fc8b5eea4a14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 1 FIFO error flag. @rmtoll LISR FEIF1 LL_DMA_IsActiveFlag_FE1.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3f034f956032fa846d65fc8b5eea4a14">More...</a><br /></td></tr>
<tr class="separator:ga3f034f956032fa846d65fc8b5eea4a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86fe134c5c45c4a4fa61fdf83924b2e2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga86fe134c5c45c4a4fa61fdf83924b2e2">LL_DMA_IsActiveFlag_FE2</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga86fe134c5c45c4a4fa61fdf83924b2e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 2 FIFO error flag. @rmtoll LISR FEIF2 LL_DMA_IsActiveFlag_FE2.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga86fe134c5c45c4a4fa61fdf83924b2e2">More...</a><br /></td></tr>
<tr class="separator:ga86fe134c5c45c4a4fa61fdf83924b2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae17bf5f43977f70ad2dc596af2f9c926"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gae17bf5f43977f70ad2dc596af2f9c926">LL_DMA_IsActiveFlag_FE3</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gae17bf5f43977f70ad2dc596af2f9c926"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 3 FIFO error flag. @rmtoll LISR FEIF3 LL_DMA_IsActiveFlag_FE3.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gae17bf5f43977f70ad2dc596af2f9c926">More...</a><br /></td></tr>
<tr class="separator:gae17bf5f43977f70ad2dc596af2f9c926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62368e245ed25e7a12fbe91ee26cc157"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga62368e245ed25e7a12fbe91ee26cc157">LL_DMA_IsActiveFlag_FE4</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga62368e245ed25e7a12fbe91ee26cc157"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 4 FIFO error flag. @rmtoll HISR FEIF4 LL_DMA_IsActiveFlag_FE4.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga62368e245ed25e7a12fbe91ee26cc157">More...</a><br /></td></tr>
<tr class="separator:ga62368e245ed25e7a12fbe91ee26cc157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fd21ec5f9d11e3e1464657d52e27e69"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4fd21ec5f9d11e3e1464657d52e27e69">LL_DMA_IsActiveFlag_FE5</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga4fd21ec5f9d11e3e1464657d52e27e69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 5 FIFO error flag. @rmtoll HISR FEIF0 LL_DMA_IsActiveFlag_FE5.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4fd21ec5f9d11e3e1464657d52e27e69">More...</a><br /></td></tr>
<tr class="separator:ga4fd21ec5f9d11e3e1464657d52e27e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fee59ca7c6675a44003438bc0936b92"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6fee59ca7c6675a44003438bc0936b92">LL_DMA_IsActiveFlag_FE6</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga6fee59ca7c6675a44003438bc0936b92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 6 FIFO error flag. @rmtoll HISR FEIF6 LL_DMA_IsActiveFlag_FE6.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6fee59ca7c6675a44003438bc0936b92">More...</a><br /></td></tr>
<tr class="separator:ga6fee59ca7c6675a44003438bc0936b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21bbe9739fafd19a9611bc0856c93d58"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga21bbe9739fafd19a9611bc0856c93d58">LL_DMA_IsActiveFlag_FE7</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga21bbe9739fafd19a9611bc0856c93d58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Stream 7 FIFO error flag. @rmtoll HISR FEIF7 LL_DMA_IsActiveFlag_FE7.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga21bbe9739fafd19a9611bc0856c93d58">More...</a><br /></td></tr>
<tr class="separator:ga21bbe9739fafd19a9611bc0856c93d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ba913c55764ed0a0ed7c7fd0d35df6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac6ba913c55764ed0a0ed7c7fd0d35df6">LL_DMA_ClearFlag_HT0</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gac6ba913c55764ed0a0ed7c7fd0d35df6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 0 half transfer flag. @rmtoll LIFCR CHTIF0 LL_DMA_ClearFlag_HT0.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac6ba913c55764ed0a0ed7c7fd0d35df6">More...</a><br /></td></tr>
<tr class="separator:gac6ba913c55764ed0a0ed7c7fd0d35df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54385c6d0b9896c1eaf943cfe58fa8a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac54385c6d0b9896c1eaf943cfe58fa8a">LL_DMA_ClearFlag_HT1</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gac54385c6d0b9896c1eaf943cfe58fa8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 1 half transfer flag. @rmtoll LIFCR CHTIF1 LL_DMA_ClearFlag_HT1.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac54385c6d0b9896c1eaf943cfe58fa8a">More...</a><br /></td></tr>
<tr class="separator:gac54385c6d0b9896c1eaf943cfe58fa8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca422e7d12a7f9e0e37be7a9f7bd425"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga1ca422e7d12a7f9e0e37be7a9f7bd425">LL_DMA_ClearFlag_HT2</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga1ca422e7d12a7f9e0e37be7a9f7bd425"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 2 half transfer flag. @rmtoll LIFCR CHTIF2 LL_DMA_ClearFlag_HT2.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga1ca422e7d12a7f9e0e37be7a9f7bd425">More...</a><br /></td></tr>
<tr class="separator:ga1ca422e7d12a7f9e0e37be7a9f7bd425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15be2f406a11fc6cf74e888be17b19ac"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga15be2f406a11fc6cf74e888be17b19ac">LL_DMA_ClearFlag_HT3</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga15be2f406a11fc6cf74e888be17b19ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 3 half transfer flag. @rmtoll LIFCR CHTIF3 LL_DMA_ClearFlag_HT3.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga15be2f406a11fc6cf74e888be17b19ac">More...</a><br /></td></tr>
<tr class="separator:ga15be2f406a11fc6cf74e888be17b19ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac807e20c4d40a4b4e4201649aa39a577"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac807e20c4d40a4b4e4201649aa39a577">LL_DMA_ClearFlag_HT4</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gac807e20c4d40a4b4e4201649aa39a577"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 4 half transfer flag. @rmtoll HIFCR CHTIF4 LL_DMA_ClearFlag_HT4.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac807e20c4d40a4b4e4201649aa39a577">More...</a><br /></td></tr>
<tr class="separator:gac807e20c4d40a4b4e4201649aa39a577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd824ba47ac765c65ef7f82ce79bcb43"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gadd824ba47ac765c65ef7f82ce79bcb43">LL_DMA_ClearFlag_HT5</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gadd824ba47ac765c65ef7f82ce79bcb43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 5 half transfer flag. @rmtoll HIFCR CHTIF5 LL_DMA_ClearFlag_HT5.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gadd824ba47ac765c65ef7f82ce79bcb43">More...</a><br /></td></tr>
<tr class="separator:gadd824ba47ac765c65ef7f82ce79bcb43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d372f40dbea186613aa4c433d51433"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab4d372f40dbea186613aa4c433d51433">LL_DMA_ClearFlag_HT6</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gab4d372f40dbea186613aa4c433d51433"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 6 half transfer flag. @rmtoll HIFCR CHTIF6 LL_DMA_ClearFlag_HT6.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab4d372f40dbea186613aa4c433d51433">More...</a><br /></td></tr>
<tr class="separator:gab4d372f40dbea186613aa4c433d51433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4f13001813d8d66cbc85b46e83ae52"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga1e4f13001813d8d66cbc85b46e83ae52">LL_DMA_ClearFlag_HT7</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga1e4f13001813d8d66cbc85b46e83ae52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 7 half transfer flag. @rmtoll HIFCR CHTIF7 LL_DMA_ClearFlag_HT7.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga1e4f13001813d8d66cbc85b46e83ae52">More...</a><br /></td></tr>
<tr class="separator:ga1e4f13001813d8d66cbc85b46e83ae52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e1e17f0e8b88b6d62d79f0f38cd8491"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga7e1e17f0e8b88b6d62d79f0f38cd8491">LL_DMA_ClearFlag_TC0</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga7e1e17f0e8b88b6d62d79f0f38cd8491"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 0 transfer complete flag. @rmtoll LIFCR CTCIF0 LL_DMA_ClearFlag_TC0.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga7e1e17f0e8b88b6d62d79f0f38cd8491">More...</a><br /></td></tr>
<tr class="separator:ga7e1e17f0e8b88b6d62d79f0f38cd8491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb562a34ee54d5f98588e13b3f32ce2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaddb562a34ee54d5f98588e13b3f32ce2">LL_DMA_ClearFlag_TC1</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gaddb562a34ee54d5f98588e13b3f32ce2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 1 transfer complete flag. @rmtoll LIFCR CTCIF1 LL_DMA_ClearFlag_TC1.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaddb562a34ee54d5f98588e13b3f32ce2">More...</a><br /></td></tr>
<tr class="separator:gaddb562a34ee54d5f98588e13b3f32ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb47d2a8df5150a03e199a2f7bbd9306"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaeb47d2a8df5150a03e199a2f7bbd9306">LL_DMA_ClearFlag_TC2</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gaeb47d2a8df5150a03e199a2f7bbd9306"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 2 transfer complete flag. @rmtoll LIFCR CTCIF2 LL_DMA_ClearFlag_TC2.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaeb47d2a8df5150a03e199a2f7bbd9306">More...</a><br /></td></tr>
<tr class="separator:gaeb47d2a8df5150a03e199a2f7bbd9306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c3d615fc32a2d9445d1c2a8c9e134f7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9c3d615fc32a2d9445d1c2a8c9e134f7">LL_DMA_ClearFlag_TC3</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga9c3d615fc32a2d9445d1c2a8c9e134f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 3 transfer complete flag. @rmtoll LIFCR CTCIF3 LL_DMA_ClearFlag_TC3.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9c3d615fc32a2d9445d1c2a8c9e134f7">More...</a><br /></td></tr>
<tr class="separator:ga9c3d615fc32a2d9445d1c2a8c9e134f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad53093771a97671bb20de72f77d52d56"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gad53093771a97671bb20de72f77d52d56">LL_DMA_ClearFlag_TC4</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gad53093771a97671bb20de72f77d52d56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 4 transfer complete flag. @rmtoll HIFCR CTCIF4 LL_DMA_ClearFlag_TC4.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gad53093771a97671bb20de72f77d52d56">More...</a><br /></td></tr>
<tr class="separator:gad53093771a97671bb20de72f77d52d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96312133ee32d0e51500a12baf111213"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga96312133ee32d0e51500a12baf111213">LL_DMA_ClearFlag_TC5</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga96312133ee32d0e51500a12baf111213"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 5 transfer complete flag. @rmtoll HIFCR CTCIF5 LL_DMA_ClearFlag_TC5.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga96312133ee32d0e51500a12baf111213">More...</a><br /></td></tr>
<tr class="separator:ga96312133ee32d0e51500a12baf111213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2121035f08a8085389e87b808112fd5d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2121035f08a8085389e87b808112fd5d">LL_DMA_ClearFlag_TC6</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga2121035f08a8085389e87b808112fd5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 6 transfer complete flag. @rmtoll HIFCR CTCIF6 LL_DMA_ClearFlag_TC6.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2121035f08a8085389e87b808112fd5d">More...</a><br /></td></tr>
<tr class="separator:ga2121035f08a8085389e87b808112fd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3954968d9b75c0cef0cbf17ee79d5e5a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3954968d9b75c0cef0cbf17ee79d5e5a">LL_DMA_ClearFlag_TC7</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga3954968d9b75c0cef0cbf17ee79d5e5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 7 transfer complete flag. @rmtoll HIFCR CTCIF7 LL_DMA_ClearFlag_TC7.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3954968d9b75c0cef0cbf17ee79d5e5a">More...</a><br /></td></tr>
<tr class="separator:ga3954968d9b75c0cef0cbf17ee79d5e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78138b47c6436807bc76b8127470c562"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga78138b47c6436807bc76b8127470c562">LL_DMA_ClearFlag_TE0</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga78138b47c6436807bc76b8127470c562"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 0 transfer error flag. @rmtoll LIFCR CTEIF0 LL_DMA_ClearFlag_TE0.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga78138b47c6436807bc76b8127470c562">More...</a><br /></td></tr>
<tr class="separator:ga78138b47c6436807bc76b8127470c562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2925a3b38decf6b915191097251cc2f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa2925a3b38decf6b915191097251cc2f">LL_DMA_ClearFlag_TE1</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gaa2925a3b38decf6b915191097251cc2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 1 transfer error flag. @rmtoll LIFCR CTEIF1 LL_DMA_ClearFlag_TE1.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa2925a3b38decf6b915191097251cc2f">More...</a><br /></td></tr>
<tr class="separator:gaa2925a3b38decf6b915191097251cc2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11136f3aa1116d9d524642ade3bc4e66"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga11136f3aa1116d9d524642ade3bc4e66">LL_DMA_ClearFlag_TE2</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga11136f3aa1116d9d524642ade3bc4e66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 2 transfer error flag. @rmtoll LIFCR CTEIF2 LL_DMA_ClearFlag_TE2.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga11136f3aa1116d9d524642ade3bc4e66">More...</a><br /></td></tr>
<tr class="separator:ga11136f3aa1116d9d524642ade3bc4e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3a38dd8e40ee442d64dd38a13254dfb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa3a38dd8e40ee442d64dd38a13254dfb">LL_DMA_ClearFlag_TE3</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gaa3a38dd8e40ee442d64dd38a13254dfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 3 transfer error flag. @rmtoll LIFCR CTEIF3 LL_DMA_ClearFlag_TE3.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa3a38dd8e40ee442d64dd38a13254dfb">More...</a><br /></td></tr>
<tr class="separator:gaa3a38dd8e40ee442d64dd38a13254dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga350a2484f7fb6af1d84609e1b5ec5f24"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga350a2484f7fb6af1d84609e1b5ec5f24">LL_DMA_ClearFlag_TE4</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga350a2484f7fb6af1d84609e1b5ec5f24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 4 transfer error flag. @rmtoll HIFCR CTEIF4 LL_DMA_ClearFlag_TE4.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga350a2484f7fb6af1d84609e1b5ec5f24">More...</a><br /></td></tr>
<tr class="separator:ga350a2484f7fb6af1d84609e1b5ec5f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a399deba27a6425f8c0bef8f0d87514"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4a399deba27a6425f8c0bef8f0d87514">LL_DMA_ClearFlag_TE5</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga4a399deba27a6425f8c0bef8f0d87514"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 5 transfer error flag. @rmtoll HIFCR CTEIF5 LL_DMA_ClearFlag_TE5.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4a399deba27a6425f8c0bef8f0d87514">More...</a><br /></td></tr>
<tr class="separator:ga4a399deba27a6425f8c0bef8f0d87514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa69fdcad68bc09e5e19cf6be141eff02"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa69fdcad68bc09e5e19cf6be141eff02">LL_DMA_ClearFlag_TE6</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gaa69fdcad68bc09e5e19cf6be141eff02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 6 transfer error flag. @rmtoll HIFCR CTEIF6 LL_DMA_ClearFlag_TE6.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa69fdcad68bc09e5e19cf6be141eff02">More...</a><br /></td></tr>
<tr class="separator:gaa69fdcad68bc09e5e19cf6be141eff02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f7f41560dd5a5c47ec2a7cc7b968624"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6f7f41560dd5a5c47ec2a7cc7b968624">LL_DMA_ClearFlag_TE7</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga6f7f41560dd5a5c47ec2a7cc7b968624"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 7 transfer error flag. @rmtoll HIFCR CTEIF7 LL_DMA_ClearFlag_TE7.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6f7f41560dd5a5c47ec2a7cc7b968624">More...</a><br /></td></tr>
<tr class="separator:ga6f7f41560dd5a5c47ec2a7cc7b968624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac370a0647277a63691c6abde21b8de71"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac370a0647277a63691c6abde21b8de71">LL_DMA_ClearFlag_DME0</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gac370a0647277a63691c6abde21b8de71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 0 direct mode error flag. @rmtoll LIFCR CDMEIF0 LL_DMA_ClearFlag_DME0.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac370a0647277a63691c6abde21b8de71">More...</a><br /></td></tr>
<tr class="separator:gac370a0647277a63691c6abde21b8de71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8222d29b679424dcb4785da6c78f08e7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga8222d29b679424dcb4785da6c78f08e7">LL_DMA_ClearFlag_DME1</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga8222d29b679424dcb4785da6c78f08e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 1 direct mode error flag. @rmtoll LIFCR CDMEIF1 LL_DMA_ClearFlag_DME1.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga8222d29b679424dcb4785da6c78f08e7">More...</a><br /></td></tr>
<tr class="separator:ga8222d29b679424dcb4785da6c78f08e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabaaf7b41b76d1039b0de7af2a3eefaf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaabaaf7b41b76d1039b0de7af2a3eefaf">LL_DMA_ClearFlag_DME2</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gaabaaf7b41b76d1039b0de7af2a3eefaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 2 direct mode error flag. @rmtoll LIFCR CDMEIF2 LL_DMA_ClearFlag_DME2.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaabaaf7b41b76d1039b0de7af2a3eefaf">More...</a><br /></td></tr>
<tr class="separator:gaabaaf7b41b76d1039b0de7af2a3eefaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1452fca0c03a3891771051cd232ec47"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac1452fca0c03a3891771051cd232ec47">LL_DMA_ClearFlag_DME3</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gac1452fca0c03a3891771051cd232ec47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 3 direct mode error flag. @rmtoll LIFCR CDMEIF3 LL_DMA_ClearFlag_DME3.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac1452fca0c03a3891771051cd232ec47">More...</a><br /></td></tr>
<tr class="separator:gac1452fca0c03a3891771051cd232ec47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44db80a834caabf670bb8a24acf71677"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga44db80a834caabf670bb8a24acf71677">LL_DMA_ClearFlag_DME4</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga44db80a834caabf670bb8a24acf71677"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 4 direct mode error flag. @rmtoll HIFCR CDMEIF4 LL_DMA_ClearFlag_DME4.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga44db80a834caabf670bb8a24acf71677">More...</a><br /></td></tr>
<tr class="separator:ga44db80a834caabf670bb8a24acf71677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb0d16464c57c661d4f95f7cf18f35bc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gacb0d16464c57c661d4f95f7cf18f35bc">LL_DMA_ClearFlag_DME5</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gacb0d16464c57c661d4f95f7cf18f35bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 5 direct mode error flag. @rmtoll HIFCR CDMEIF5 LL_DMA_ClearFlag_DME5.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gacb0d16464c57c661d4f95f7cf18f35bc">More...</a><br /></td></tr>
<tr class="separator:gacb0d16464c57c661d4f95f7cf18f35bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d5e105278dfaa24c0382d7508a9b9af"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2d5e105278dfaa24c0382d7508a9b9af">LL_DMA_ClearFlag_DME6</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga2d5e105278dfaa24c0382d7508a9b9af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 6 direct mode error flag. @rmtoll HIFCR CDMEIF6 LL_DMA_ClearFlag_DME6.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2d5e105278dfaa24c0382d7508a9b9af">More...</a><br /></td></tr>
<tr class="separator:ga2d5e105278dfaa24c0382d7508a9b9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4abcb27fc68c09368b09348fe345c741"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4abcb27fc68c09368b09348fe345c741">LL_DMA_ClearFlag_DME7</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga4abcb27fc68c09368b09348fe345c741"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 7 direct mode error flag. @rmtoll HIFCR CDMEIF7 LL_DMA_ClearFlag_DME7.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4abcb27fc68c09368b09348fe345c741">More...</a><br /></td></tr>
<tr class="separator:ga4abcb27fc68c09368b09348fe345c741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade24e88f01f9e0910cd084e44d41c5a0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gade24e88f01f9e0910cd084e44d41c5a0">LL_DMA_ClearFlag_FE0</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gade24e88f01f9e0910cd084e44d41c5a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 0 FIFO error flag. @rmtoll LIFCR CFEIF0 LL_DMA_ClearFlag_FE0.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gade24e88f01f9e0910cd084e44d41c5a0">More...</a><br /></td></tr>
<tr class="separator:gade24e88f01f9e0910cd084e44d41c5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga597433f39efea0e19212b17d55e229ba"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga597433f39efea0e19212b17d55e229ba">LL_DMA_ClearFlag_FE1</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga597433f39efea0e19212b17d55e229ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 1 FIFO error flag. @rmtoll LIFCR CFEIF1 LL_DMA_ClearFlag_FE1.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga597433f39efea0e19212b17d55e229ba">More...</a><br /></td></tr>
<tr class="separator:ga597433f39efea0e19212b17d55e229ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga254b8f8365d5e61ca0c0d0d019ddb8c1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga254b8f8365d5e61ca0c0d0d019ddb8c1">LL_DMA_ClearFlag_FE2</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga254b8f8365d5e61ca0c0d0d019ddb8c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 2 FIFO error flag. @rmtoll LIFCR CFEIF2 LL_DMA_ClearFlag_FE2.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga254b8f8365d5e61ca0c0d0d019ddb8c1">More...</a><br /></td></tr>
<tr class="separator:ga254b8f8365d5e61ca0c0d0d019ddb8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a1f0a24cf18df586b23f370b82f20e1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5a1f0a24cf18df586b23f370b82f20e1">LL_DMA_ClearFlag_FE3</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga5a1f0a24cf18df586b23f370b82f20e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 3 FIFO error flag. @rmtoll LIFCR CFEIF3 LL_DMA_ClearFlag_FE3.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5a1f0a24cf18df586b23f370b82f20e1">More...</a><br /></td></tr>
<tr class="separator:ga5a1f0a24cf18df586b23f370b82f20e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9993c5abb8b21b0fb622d8e097e777d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gad9993c5abb8b21b0fb622d8e097e777d">LL_DMA_ClearFlag_FE4</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gad9993c5abb8b21b0fb622d8e097e777d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 4 FIFO error flag. @rmtoll HIFCR CFEIF4 LL_DMA_ClearFlag_FE4.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gad9993c5abb8b21b0fb622d8e097e777d">More...</a><br /></td></tr>
<tr class="separator:gad9993c5abb8b21b0fb622d8e097e777d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59d8e7228e4fc48afdda1d74e7fd784c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga59d8e7228e4fc48afdda1d74e7fd784c">LL_DMA_ClearFlag_FE5</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga59d8e7228e4fc48afdda1d74e7fd784c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 5 FIFO error flag. @rmtoll HIFCR CFEIF5 LL_DMA_ClearFlag_FE5.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga59d8e7228e4fc48afdda1d74e7fd784c">More...</a><br /></td></tr>
<tr class="separator:ga59d8e7228e4fc48afdda1d74e7fd784c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e7e2c9c271e9dcbbee8bfe3e142aa1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga12e7e2c9c271e9dcbbee8bfe3e142aa1">LL_DMA_ClearFlag_FE6</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:ga12e7e2c9c271e9dcbbee8bfe3e142aa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 6 FIFO error flag. @rmtoll HIFCR CFEIF6 LL_DMA_ClearFlag_FE6.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga12e7e2c9c271e9dcbbee8bfe3e142aa1">More...</a><br /></td></tr>
<tr class="separator:ga12e7e2c9c271e9dcbbee8bfe3e142aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3e05a2f4393f084190cc1d11693bdfe"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gad3e05a2f4393f084190cc1d11693bdfe">LL_DMA_ClearFlag_FE7</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</td></tr>
<tr class="memdesc:gad3e05a2f4393f084190cc1d11693bdfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Stream 7 FIFO error flag. @rmtoll HIFCR CFEIF7 LL_DMA_ClearFlag_FE7.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gad3e05a2f4393f084190cc1d11693bdfe">More...</a><br /></td></tr>
<tr class="separator:gad3e05a2f4393f084190cc1d11693bdfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a id="gac370a0647277a63691c6abde21b8de71" name="gac370a0647277a63691c6abde21b8de71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac370a0647277a63691c6abde21b8de71">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_DME0()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_DME0 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 0 direct mode error flag. @rmtoll LIFCR CDMEIF0 LL_DMA_ClearFlag_DME0. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8222d29b679424dcb4785da6c78f08e7" name="ga8222d29b679424dcb4785da6c78f08e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8222d29b679424dcb4785da6c78f08e7">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_DME1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_DME1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 1 direct mode error flag. @rmtoll LIFCR CDMEIF1 LL_DMA_ClearFlag_DME1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaabaaf7b41b76d1039b0de7af2a3eefaf" name="gaabaaf7b41b76d1039b0de7af2a3eefaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabaaf7b41b76d1039b0de7af2a3eefaf">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_DME2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_DME2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 2 direct mode error flag. @rmtoll LIFCR CDMEIF2 LL_DMA_ClearFlag_DME2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac1452fca0c03a3891771051cd232ec47" name="gac1452fca0c03a3891771051cd232ec47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1452fca0c03a3891771051cd232ec47">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_DME3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_DME3 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 3 direct mode error flag. @rmtoll LIFCR CDMEIF3 LL_DMA_ClearFlag_DME3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga44db80a834caabf670bb8a24acf71677" name="ga44db80a834caabf670bb8a24acf71677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44db80a834caabf670bb8a24acf71677">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_DME4()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_DME4 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 4 direct mode error flag. @rmtoll HIFCR CDMEIF4 LL_DMA_ClearFlag_DME4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gacb0d16464c57c661d4f95f7cf18f35bc" name="gacb0d16464c57c661d4f95f7cf18f35bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb0d16464c57c661d4f95f7cf18f35bc">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_DME5()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_DME5 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 5 direct mode error flag. @rmtoll HIFCR CDMEIF5 LL_DMA_ClearFlag_DME5. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2d5e105278dfaa24c0382d7508a9b9af" name="ga2d5e105278dfaa24c0382d7508a9b9af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d5e105278dfaa24c0382d7508a9b9af">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_DME6()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_DME6 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 6 direct mode error flag. @rmtoll HIFCR CDMEIF6 LL_DMA_ClearFlag_DME6. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4abcb27fc68c09368b09348fe345c741" name="ga4abcb27fc68c09368b09348fe345c741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4abcb27fc68c09368b09348fe345c741">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_DME7()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_DME7 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 7 direct mode error flag. @rmtoll HIFCR CDMEIF7 LL_DMA_ClearFlag_DME7. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gade24e88f01f9e0910cd084e44d41c5a0" name="gade24e88f01f9e0910cd084e44d41c5a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade24e88f01f9e0910cd084e44d41c5a0">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_FE0()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_FE0 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 0 FIFO error flag. @rmtoll LIFCR CFEIF0 LL_DMA_ClearFlag_FE0. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga597433f39efea0e19212b17d55e229ba" name="ga597433f39efea0e19212b17d55e229ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga597433f39efea0e19212b17d55e229ba">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_FE1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_FE1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 1 FIFO error flag. @rmtoll LIFCR CFEIF1 LL_DMA_ClearFlag_FE1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga254b8f8365d5e61ca0c0d0d019ddb8c1" name="ga254b8f8365d5e61ca0c0d0d019ddb8c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga254b8f8365d5e61ca0c0d0d019ddb8c1">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_FE2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_FE2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 2 FIFO error flag. @rmtoll LIFCR CFEIF2 LL_DMA_ClearFlag_FE2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5a1f0a24cf18df586b23f370b82f20e1" name="ga5a1f0a24cf18df586b23f370b82f20e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a1f0a24cf18df586b23f370b82f20e1">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_FE3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_FE3 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 3 FIFO error flag. @rmtoll LIFCR CFEIF3 LL_DMA_ClearFlag_FE3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad9993c5abb8b21b0fb622d8e097e777d" name="gad9993c5abb8b21b0fb622d8e097e777d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9993c5abb8b21b0fb622d8e097e777d">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_FE4()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_FE4 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 4 FIFO error flag. @rmtoll HIFCR CFEIF4 LL_DMA_ClearFlag_FE4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga59d8e7228e4fc48afdda1d74e7fd784c" name="ga59d8e7228e4fc48afdda1d74e7fd784c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59d8e7228e4fc48afdda1d74e7fd784c">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_FE5()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_FE5 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 5 FIFO error flag. @rmtoll HIFCR CFEIF5 LL_DMA_ClearFlag_FE5. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga12e7e2c9c271e9dcbbee8bfe3e142aa1" name="ga12e7e2c9c271e9dcbbee8bfe3e142aa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12e7e2c9c271e9dcbbee8bfe3e142aa1">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_FE6()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_FE6 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 6 FIFO error flag. @rmtoll HIFCR CFEIF6 LL_DMA_ClearFlag_FE6. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad3e05a2f4393f084190cc1d11693bdfe" name="gad3e05a2f4393f084190cc1d11693bdfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3e05a2f4393f084190cc1d11693bdfe">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_FE7()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_FE7 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 7 FIFO error flag. @rmtoll HIFCR CFEIF7 LL_DMA_ClearFlag_FE7. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac6ba913c55764ed0a0ed7c7fd0d35df6" name="gac6ba913c55764ed0a0ed7c7fd0d35df6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6ba913c55764ed0a0ed7c7fd0d35df6">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_HT0()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_HT0 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 0 half transfer flag. @rmtoll LIFCR CHTIF0 LL_DMA_ClearFlag_HT0. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac54385c6d0b9896c1eaf943cfe58fa8a" name="gac54385c6d0b9896c1eaf943cfe58fa8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac54385c6d0b9896c1eaf943cfe58fa8a">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_HT1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_HT1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 1 half transfer flag. @rmtoll LIFCR CHTIF1 LL_DMA_ClearFlag_HT1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1ca422e7d12a7f9e0e37be7a9f7bd425" name="ga1ca422e7d12a7f9e0e37be7a9f7bd425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ca422e7d12a7f9e0e37be7a9f7bd425">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_HT2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_HT2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 2 half transfer flag. @rmtoll LIFCR CHTIF2 LL_DMA_ClearFlag_HT2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga15be2f406a11fc6cf74e888be17b19ac" name="ga15be2f406a11fc6cf74e888be17b19ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15be2f406a11fc6cf74e888be17b19ac">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_HT3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_HT3 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 3 half transfer flag. @rmtoll LIFCR CHTIF3 LL_DMA_ClearFlag_HT3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac807e20c4d40a4b4e4201649aa39a577" name="gac807e20c4d40a4b4e4201649aa39a577"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac807e20c4d40a4b4e4201649aa39a577">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_HT4()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_HT4 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 4 half transfer flag. @rmtoll HIFCR CHTIF4 LL_DMA_ClearFlag_HT4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gadd824ba47ac765c65ef7f82ce79bcb43" name="gadd824ba47ac765c65ef7f82ce79bcb43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd824ba47ac765c65ef7f82ce79bcb43">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_HT5()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_HT5 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 5 half transfer flag. @rmtoll HIFCR CHTIF5 LL_DMA_ClearFlag_HT5. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab4d372f40dbea186613aa4c433d51433" name="gab4d372f40dbea186613aa4c433d51433"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4d372f40dbea186613aa4c433d51433">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_HT6()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_HT6 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 6 half transfer flag. @rmtoll HIFCR CHTIF6 LL_DMA_ClearFlag_HT6. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1e4f13001813d8d66cbc85b46e83ae52" name="ga1e4f13001813d8d66cbc85b46e83ae52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e4f13001813d8d66cbc85b46e83ae52">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_HT7()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_HT7 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 7 half transfer flag. @rmtoll HIFCR CHTIF7 LL_DMA_ClearFlag_HT7. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7e1e17f0e8b88b6d62d79f0f38cd8491" name="ga7e1e17f0e8b88b6d62d79f0f38cd8491"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e1e17f0e8b88b6d62d79f0f38cd8491">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TC0()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TC0 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 0 transfer complete flag. @rmtoll LIFCR CTCIF0 LL_DMA_ClearFlag_TC0. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaddb562a34ee54d5f98588e13b3f32ce2" name="gaddb562a34ee54d5f98588e13b3f32ce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddb562a34ee54d5f98588e13b3f32ce2">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TC1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TC1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 1 transfer complete flag. @rmtoll LIFCR CTCIF1 LL_DMA_ClearFlag_TC1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaeb47d2a8df5150a03e199a2f7bbd9306" name="gaeb47d2a8df5150a03e199a2f7bbd9306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb47d2a8df5150a03e199a2f7bbd9306">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TC2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TC2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 2 transfer complete flag. @rmtoll LIFCR CTCIF2 LL_DMA_ClearFlag_TC2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9c3d615fc32a2d9445d1c2a8c9e134f7" name="ga9c3d615fc32a2d9445d1c2a8c9e134f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c3d615fc32a2d9445d1c2a8c9e134f7">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TC3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TC3 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 3 transfer complete flag. @rmtoll LIFCR CTCIF3 LL_DMA_ClearFlag_TC3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad53093771a97671bb20de72f77d52d56" name="gad53093771a97671bb20de72f77d52d56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad53093771a97671bb20de72f77d52d56">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TC4()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TC4 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 4 transfer complete flag. @rmtoll HIFCR CTCIF4 LL_DMA_ClearFlag_TC4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga96312133ee32d0e51500a12baf111213" name="ga96312133ee32d0e51500a12baf111213"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96312133ee32d0e51500a12baf111213">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TC5()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TC5 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 5 transfer complete flag. @rmtoll HIFCR CTCIF5 LL_DMA_ClearFlag_TC5. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2121035f08a8085389e87b808112fd5d" name="ga2121035f08a8085389e87b808112fd5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2121035f08a8085389e87b808112fd5d">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TC6()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TC6 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 6 transfer complete flag. @rmtoll HIFCR CTCIF6 LL_DMA_ClearFlag_TC6. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3954968d9b75c0cef0cbf17ee79d5e5a" name="ga3954968d9b75c0cef0cbf17ee79d5e5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3954968d9b75c0cef0cbf17ee79d5e5a">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TC7()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TC7 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 7 transfer complete flag. @rmtoll HIFCR CTCIF7 LL_DMA_ClearFlag_TC7. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga78138b47c6436807bc76b8127470c562" name="ga78138b47c6436807bc76b8127470c562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78138b47c6436807bc76b8127470c562">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TE0()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TE0 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 0 transfer error flag. @rmtoll LIFCR CTEIF0 LL_DMA_ClearFlag_TE0. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa2925a3b38decf6b915191097251cc2f" name="gaa2925a3b38decf6b915191097251cc2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2925a3b38decf6b915191097251cc2f">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TE1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TE1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 1 transfer error flag. @rmtoll LIFCR CTEIF1 LL_DMA_ClearFlag_TE1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga11136f3aa1116d9d524642ade3bc4e66" name="ga11136f3aa1116d9d524642ade3bc4e66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11136f3aa1116d9d524642ade3bc4e66">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TE2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TE2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 2 transfer error flag. @rmtoll LIFCR CTEIF2 LL_DMA_ClearFlag_TE2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa3a38dd8e40ee442d64dd38a13254dfb" name="gaa3a38dd8e40ee442d64dd38a13254dfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3a38dd8e40ee442d64dd38a13254dfb">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TE3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TE3 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 3 transfer error flag. @rmtoll LIFCR CTEIF3 LL_DMA_ClearFlag_TE3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga350a2484f7fb6af1d84609e1b5ec5f24" name="ga350a2484f7fb6af1d84609e1b5ec5f24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga350a2484f7fb6af1d84609e1b5ec5f24">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TE4()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TE4 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 4 transfer error flag. @rmtoll HIFCR CTEIF4 LL_DMA_ClearFlag_TE4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4a399deba27a6425f8c0bef8f0d87514" name="ga4a399deba27a6425f8c0bef8f0d87514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a399deba27a6425f8c0bef8f0d87514">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TE5()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TE5 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 5 transfer error flag. @rmtoll HIFCR CTEIF5 LL_DMA_ClearFlag_TE5. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa69fdcad68bc09e5e19cf6be141eff02" name="gaa69fdcad68bc09e5e19cf6be141eff02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa69fdcad68bc09e5e19cf6be141eff02">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TE6()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TE6 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 6 transfer error flag. @rmtoll HIFCR CTEIF6 LL_DMA_ClearFlag_TE6. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6f7f41560dd5a5c47ec2a7cc7b968624" name="ga6f7f41560dd5a5c47ec2a7cc7b968624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f7f41560dd5a5c47ec2a7cc7b968624">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TE7()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TE7 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Stream 7 transfer error flag. @rmtoll HIFCR CTEIF7 LL_DMA_ClearFlag_TE7. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab471fc515bc6ea85f138f00d8f9e4c4c" name="gab471fc515bc6ea85f138f00d8f9e4c4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab471fc515bc6ea85f138f00d8f9e4c4c">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_DME0()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME0 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 0 direct mode error flag. @rmtoll LISR DMEIF0 LL_DMA_IsActiveFlag_DME0. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2b7bdfdc7a385a1d2ce61a2059ebf691" name="ga2b7bdfdc7a385a1d2ce61a2059ebf691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b7bdfdc7a385a1d2ce61a2059ebf691">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_DME1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 1 direct mode error flag. @rmtoll LISR DMEIF1 LL_DMA_IsActiveFlag_DME1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4e80ae91d08790e163dd3a87ba4c9816" name="ga4e80ae91d08790e163dd3a87ba4c9816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e80ae91d08790e163dd3a87ba4c9816">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_DME2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 2 direct mode error flag. @rmtoll LISR DMEIF2 LL_DMA_IsActiveFlag_DME2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga177e5a3908cec466c436af55461900a9" name="ga177e5a3908cec466c436af55461900a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga177e5a3908cec466c436af55461900a9">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_DME3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME3 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 3 direct mode error flag. @rmtoll LISR DMEIF3 LL_DMA_IsActiveFlag_DME3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5c11c56599ca2f961216fc16120ceba7" name="ga5c11c56599ca2f961216fc16120ceba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c11c56599ca2f961216fc16120ceba7">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_DME4()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME4 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 4 direct mode error flag. @rmtoll HISR DMEIF4 LL_DMA_IsActiveFlag_DME4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf846116f6db33c53dabe09694e9ccd0a" name="gaf846116f6db33c53dabe09694e9ccd0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf846116f6db33c53dabe09694e9ccd0a">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_DME5()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME5 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 5 direct mode error flag. @rmtoll HISR DMEIF0 LL_DMA_IsActiveFlag_DME5. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5fb25aad5dec2c9b7f8f89a7f3bc9c4d" name="ga5fb25aad5dec2c9b7f8f89a7f3bc9c4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fb25aad5dec2c9b7f8f89a7f3bc9c4d">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_DME6()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME6 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 6 direct mode error flag. @rmtoll HISR DMEIF6 LL_DMA_IsActiveFlag_DME6. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9269fed110bc103214407452ee2b959a" name="ga9269fed110bc103214407452ee2b959a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9269fed110bc103214407452ee2b959a">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_DME7()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME7 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 7 direct mode error flag. @rmtoll HISR DMEIF7 LL_DMA_IsActiveFlag_DME7. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaed8845e6a918160a146115eab27210d4" name="gaed8845e6a918160a146115eab27210d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed8845e6a918160a146115eab27210d4">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_FE0()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE0 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 0 FIFO error flag. @rmtoll LISR FEIF0 LL_DMA_IsActiveFlag_FE0. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3f034f956032fa846d65fc8b5eea4a14" name="ga3f034f956032fa846d65fc8b5eea4a14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f034f956032fa846d65fc8b5eea4a14">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_FE1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 1 FIFO error flag. @rmtoll LISR FEIF1 LL_DMA_IsActiveFlag_FE1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga86fe134c5c45c4a4fa61fdf83924b2e2" name="ga86fe134c5c45c4a4fa61fdf83924b2e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86fe134c5c45c4a4fa61fdf83924b2e2">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_FE2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 2 FIFO error flag. @rmtoll LISR FEIF2 LL_DMA_IsActiveFlag_FE2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae17bf5f43977f70ad2dc596af2f9c926" name="gae17bf5f43977f70ad2dc596af2f9c926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae17bf5f43977f70ad2dc596af2f9c926">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_FE3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE3 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 3 FIFO error flag. @rmtoll LISR FEIF3 LL_DMA_IsActiveFlag_FE3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga62368e245ed25e7a12fbe91ee26cc157" name="ga62368e245ed25e7a12fbe91ee26cc157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62368e245ed25e7a12fbe91ee26cc157">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_FE4()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE4 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 4 FIFO error flag. @rmtoll HISR FEIF4 LL_DMA_IsActiveFlag_FE4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4fd21ec5f9d11e3e1464657d52e27e69" name="ga4fd21ec5f9d11e3e1464657d52e27e69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fd21ec5f9d11e3e1464657d52e27e69">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_FE5()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE5 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 5 FIFO error flag. @rmtoll HISR FEIF0 LL_DMA_IsActiveFlag_FE5. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6fee59ca7c6675a44003438bc0936b92" name="ga6fee59ca7c6675a44003438bc0936b92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fee59ca7c6675a44003438bc0936b92">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_FE6()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE6 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 6 FIFO error flag. @rmtoll HISR FEIF6 LL_DMA_IsActiveFlag_FE6. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga21bbe9739fafd19a9611bc0856c93d58" name="ga21bbe9739fafd19a9611bc0856c93d58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21bbe9739fafd19a9611bc0856c93d58">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_FE7()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE7 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 7 FIFO error flag. @rmtoll HISR FEIF7 LL_DMA_IsActiveFlag_FE7. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga394bb5e27f116671c481faa2bac424e4" name="ga394bb5e27f116671c481faa2bac424e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga394bb5e27f116671c481faa2bac424e4">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_HT0()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT0 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 0 half transfer flag. @rmtoll LISR HTIF0 LL_DMA_IsActiveFlag_HT0. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf0772fe1dd8f348727183cc73546ba02" name="gaf0772fe1dd8f348727183cc73546ba02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0772fe1dd8f348727183cc73546ba02">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_HT1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 1 half transfer flag. @rmtoll LISR HTIF1 LL_DMA_IsActiveFlag_HT1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga82a9f3ae177f1130f6822ce7ccfda6b2" name="ga82a9f3ae177f1130f6822ce7ccfda6b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82a9f3ae177f1130f6822ce7ccfda6b2">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_HT2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 2 half transfer flag. @rmtoll LISR HTIF2 LL_DMA_IsActiveFlag_HT2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0e73a912871070c3dd17cad9cc0a8381" name="ga0e73a912871070c3dd17cad9cc0a8381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e73a912871070c3dd17cad9cc0a8381">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_HT3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT3 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 3 half transfer flag. @rmtoll LISR HTIF3 LL_DMA_IsActiveFlag_HT3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0c0b15c62a1e9920bb1824bb897abf6f" name="ga0c0b15c62a1e9920bb1824bb897abf6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c0b15c62a1e9920bb1824bb897abf6f">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_HT4()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT4 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 4 half transfer flag. @rmtoll HISR HTIF4 LL_DMA_IsActiveFlag_HT4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8c27eb9e08e17a65c2bbc7905095679e" name="ga8c27eb9e08e17a65c2bbc7905095679e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c27eb9e08e17a65c2bbc7905095679e">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_HT5()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT5 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 5 half transfer flag. @rmtoll HISR HTIF0 LL_DMA_IsActiveFlag_HT5. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab86e74972d93953a926f16f00fbdea11" name="gab86e74972d93953a926f16f00fbdea11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab86e74972d93953a926f16f00fbdea11">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_HT6()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 6 half transfer flag. @rmtoll HISR HTIF6 LL_DMA_IsActiveFlag_HT6. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9226c11a1ad46cd79bd5ebb3770f7611" name="ga9226c11a1ad46cd79bd5ebb3770f7611"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9226c11a1ad46cd79bd5ebb3770f7611">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_HT7()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT7 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 7 half transfer flag. @rmtoll HISR HTIF7 LL_DMA_IsActiveFlag_HT7. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaee2ad82bf3bbac3a2cd3c45360f63710" name="gaee2ad82bf3bbac3a2cd3c45360f63710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee2ad82bf3bbac3a2cd3c45360f63710">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TC0()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC0 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 0 transfer complete flag. @rmtoll LISR TCIF0 LL_DMA_IsActiveFlag_TC0. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9f1df8baadb1444c316b3e2ad3757607" name="ga9f1df8baadb1444c316b3e2ad3757607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f1df8baadb1444c316b3e2ad3757607">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TC1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 1 transfer complete flag. @rmtoll LISR TCIF1 LL_DMA_IsActiveFlag_TC1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6d918d7ee43a03dfe76e92fd7cb3cd0d" name="ga6d918d7ee43a03dfe76e92fd7cb3cd0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d918d7ee43a03dfe76e92fd7cb3cd0d">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TC2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 2 transfer complete flag. @rmtoll LISR TCIF2 LL_DMA_IsActiveFlag_TC2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga84386b5251306cdcff214c8d1e6884c6" name="ga84386b5251306cdcff214c8d1e6884c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84386b5251306cdcff214c8d1e6884c6">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TC3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 3 transfer complete flag. @rmtoll LISR TCIF3 LL_DMA_IsActiveFlag_TC3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3fb16e832559d5c3b4216b410c1e2305" name="ga3fb16e832559d5c3b4216b410c1e2305"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fb16e832559d5c3b4216b410c1e2305">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TC4()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC4 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 4 transfer complete flag. @rmtoll HISR TCIF4 LL_DMA_IsActiveFlag_TC4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga99975d19dc979f0feb3a0f85d1a9aab9" name="ga99975d19dc979f0feb3a0f85d1a9aab9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99975d19dc979f0feb3a0f85d1a9aab9">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TC5()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 5 transfer complete flag. @rmtoll HISR TCIF0 LL_DMA_IsActiveFlag_TC5. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9f22ec9cfdfea669910ab40ea5129b35" name="ga9f22ec9cfdfea669910ab40ea5129b35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f22ec9cfdfea669910ab40ea5129b35">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TC6()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 6 transfer complete flag. @rmtoll HISR TCIF6 LL_DMA_IsActiveFlag_TC6. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab7c971a3043088ae6d84a4db8693615b" name="gab7c971a3043088ae6d84a4db8693615b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7c971a3043088ae6d84a4db8693615b">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TC7()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 7 transfer complete flag. @rmtoll HISR TCIF7 LL_DMA_IsActiveFlag_TC7. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2f0bee32cee2e3ba6b9879b767459865" name="ga2f0bee32cee2e3ba6b9879b767459865"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f0bee32cee2e3ba6b9879b767459865">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TE0()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE0 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 0 transfer error flag. @rmtoll LISR TEIF0 LL_DMA_IsActiveFlag_TE0. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5ded677164982bf81ef1268207d87793" name="ga5ded677164982bf81ef1268207d87793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ded677164982bf81ef1268207d87793">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TE1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 1 transfer error flag. @rmtoll LISR TEIF1 LL_DMA_IsActiveFlag_TE1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae4c8501fcaf2c662e6bb06d930c020cc" name="gae4c8501fcaf2c662e6bb06d930c020cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4c8501fcaf2c662e6bb06d930c020cc">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TE2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 2 transfer error flag. @rmtoll LISR TEIF2 LL_DMA_IsActiveFlag_TE2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa59359d0aa3ca6046980329f6f94a959" name="gaa59359d0aa3ca6046980329f6f94a959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa59359d0aa3ca6046980329f6f94a959">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TE3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE3 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 3 transfer error flag. @rmtoll LISR TEIF3 LL_DMA_IsActiveFlag_TE3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac3432b38de4496ea4477c2d9e65ddbf0" name="gac3432b38de4496ea4477c2d9e65ddbf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3432b38de4496ea4477c2d9e65ddbf0">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TE4()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE4 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 4 transfer error flag. @rmtoll HISR TEIF4 LL_DMA_IsActiveFlag_TE4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3cfe0438febe85149886c7ffa2f8d93e" name="ga3cfe0438febe85149886c7ffa2f8d93e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cfe0438febe85149886c7ffa2f8d93e">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TE5()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 5 transfer error flag. @rmtoll HISR TEIF0 LL_DMA_IsActiveFlag_TE5. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa4c0f9d3f618642acf138876452f9945" name="gaa4c0f9d3f618642acf138876452f9945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4c0f9d3f618642acf138876452f9945">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TE6()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 6 transfer error flag. @rmtoll HISR TEIF6 LL_DMA_IsActiveFlag_TE6. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga82414c57433b322e99121dec7e3b804e" name="ga82414c57433b322e99121dec7e3b804e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82414c57433b322e99121dec7e3b804e">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TE7()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE7 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Stream 7 transfer error flag. @rmtoll HISR TEIF7 LL_DMA_IsActiveFlag_TE7. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2
</small></address>
</body>
</html>
