[10/18 14:37:49      0] 
[10/18 14:37:49      0] Cadence Innovus(TM) Implementation System.
[10/18 14:37:49      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[10/18 14:37:49      0] 
[10/18 14:37:49      0] Version:	v15.21-s080_1, built Fri Jan 22 11:13:35 PST 2016
[10/18 14:37:49      0] Options:	
[10/18 14:37:49      0] Date:		Fri Oct 18 14:37:49 2024
[10/18 14:37:49      0] Host:		landauer47 (x86_64 w/Linux 6.8.0-47-generic) (24cores*96cpus*Intel(R) Xeon(R) Gold 6252 CPU @ 2.10GHz 36608KB)
[10/18 14:37:49      0] OS:		CentOS Linux release 7.9.2009 (Core)
[10/18 14:37:49      0] 
[10/18 14:37:49      0] License:
[10/18 14:37:49      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[10/18 14:37:49      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[10/18 14:37:50      0] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /apps/eda/cadence/INNOVUS15-21-000/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[10/18 14:37:50      0] 
[10/18 14:37:50      0] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[10/18 14:37:50      0] 
[10/18 14:37:50      0] **ERROR: (IMPOAX-142):	OA features will be disabled in this session.
[10/18 14:37:50      0] 
[10/18 14:37:56      5] @(#)CDS: Innovus v15.21-s080_1 (64bit) 01/22/2016 11:13 (Linux 2.6.18-194.el5)
[10/18 14:37:56      5] @(#)CDS: NanoRoute 15.21-s080_1 NR160121-1146/15_21-UB (database version 2.30, 308.6.1) {superthreading v1.26}
[10/18 14:37:56      5] @(#)CDS: AAE 15.21-s020 (64bit) 01/22/2016 (Linux 2.6.18-194.el5)
[10/18 14:37:56      5] @(#)CDS: CTE 15.21-s043_1 () Jan 22 2016 03:15:17 ( )
[10/18 14:37:56      5] @(#)CDS: SYNTECH 15.21-s017_1 () Jan 13 2016 20:03:20 ( )
[10/18 14:37:56      5] @(#)CDS: CPE v15.21-s086
[10/18 14:37:56      5] @(#)CDS: IQRC/TQRC 15.1.3-s219 (64bit) Sat Nov 14 01:05:27 PST 2015 (Linux 2.6.18-194.el5)
[10/18 14:37:56      5] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[10/18 14:37:56      5] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[10/18 14:37:56      5] @(#)CDS: RCDB 11.7
[10/18 14:37:56      5] --- Running on landauer47 (x86_64 w/Linux 6.8.0-47-generic) (24cores*96cpus*Intel(R) Xeon(R) Gold 6252 CPU @ 2.10GHz 36608KB) ---
[10/18 14:37:56      5] Create and set the environment variable TMPDIR to /tmp/innovus_temp_250_landauer47_elesamj_Gm2Cnb.

[10/18 14:37:57      5] 
[10/18 14:37:57      5] **INFO:  MMMC transition support version v31-84 
[10/18 14:37:57      5] 
[10/18 14:37:57      5] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[10/18 14:37:57      5] <CMD> suppressMessage ENCEXT-2799
[10/18 14:37:57      5] <CMD> getDrawView
[10/18 14:37:57      5] <CMD> loadWorkspace -name Physical
[10/18 14:37:57      5] <CMD> win
[10/18 14:38:32      9] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[10/18 14:38:32      9] <CMD> set _timing_save_restore_compression_mode hybrid
[10/18 14:38:32      9] <CMD> set conf_qxconf_file NULL
[10/18 14:38:32      9] <CMD> set conf_qxlib_file NULL
[10/18 14:38:32      9] <CMD> set defHierChar /
[10/18 14:38:32      9] <CMD> set distributed_client_message_echo 1
[10/18 14:38:32      9] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[10/18 14:38:32      9] <CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
[10/18 14:38:32      9] <CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
[10/18 14:38:32      9] <CMD> set init_gnd_net vgnd
[10/18 14:38:32      9] <CMD> set init_lef_file {/apps/PDK/skywater/S130/pdk/V2.1.305/TECH/s130.tlef
/apps/PDK/skywater/S130/stdcell/hd_hv_ms/V2.1.200/scs130ms/lef/scs130ms.lef}
[10/18 14:38:32      9] <CMD> set init_mmmc_file initial.tcl
[10/18 14:38:32      9] <CMD> set init_pwr_net vpwr
[10/18 14:38:32      9] <CMD> set init_top_cell user_project_wrapper
[10/18 14:38:32      9] <CMD> set init_verilog ../frt_end/syn/netlist/user_project_wrapper.syn.v
[10/18 14:38:32      9] <CMD> set latch_time_borrow_mode max_borrow
[10/18 14:38:32      9] <CMD> set pegDefaultResScaleFactor 1.000000
[10/18 14:38:32      9] <CMD> set pegDetailResScaleFactor 1.000000
[10/18 14:38:32      9] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[10/18 14:38:32      9] <CMD> set timing_library_load_pin_cap_indices {}
[10/18 14:38:32      9] <CMD> set timing_library_write_library_to_directory {}
[10/18 14:38:32      9] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[10/18 14:38:34      9] <CMD> init_design
[10/18 14:38:34      9] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[10/18 14:38:34      9] 
[10/18 14:38:34      9] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[10/18 14:38:34      9] 
[10/18 14:38:34      9] Loading LEF file /apps/PDK/skywater/S130/pdk/V2.1.305/TECH/s130.tlef ...
[10/18 14:38:34      9] 
[10/18 14:38:34      9] Loading LEF file /apps/PDK/skywater/S130/stdcell/hd_hv_ms/V2.1.200/scs130ms/lef/scs130ms.lef ...
[10/18 14:38:34      9] Set DBUPerIGU to M1 pitch 340.
[10/18 14:38:34      9] **WARN: (IMPLF-200):	Pin 'DIODE' in macro 'scs130ms_diode_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/18 14:38:34      9] Type 'man IMPLF-200' for more detail.
[10/18 14:38:34      9] 
[10/18 14:38:34      9] viaInitial starts at Fri Oct 18 14:38:34 2024
viaInitial ends at Fri Oct 18 14:38:34 2024
Loading view definition file from initial.tcl
[10/18 14:38:34      9] Reading LIBSET_TC timing library '/apps/PDK/skywater/S130/stdcell/hd_hv_ms/V2.1.200/scs130ms/lib/scs130ms_tt_1.80v_25C.lib' ...
[10/18 14:38:34     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'scs130ms_a2111o_1' is not defined in the library.
[10/18 14:38:34     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'scs130ms_a2111o_2' is not defined in the library.
[10/18 14:38:34     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'scs130ms_a2111o_4' is not defined in the library.
[10/18 14:38:34     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'scs130ms_a2111oi_1' is not defined in the library.
[10/18 14:38:34     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'scs130ms_a2111oi_2' is not defined in the library.
[10/18 14:38:34     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'scs130ms_a2111oi_4' is not defined in the library.
[10/18 14:38:34     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'scs130ms_a211o_1' is not defined in the library.
[10/18 14:38:34     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'scs130ms_a211o_2' is not defined in the library.
[10/18 14:38:34     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'scs130ms_a211o_4' is not defined in the library.
[10/18 14:38:34     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'scs130ms_a211oi_1' is not defined in the library.
[10/18 14:38:34     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'scs130ms_a211oi_2' is not defined in the library.
[10/18 14:38:34     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'scs130ms_a211oi_4' is not defined in the library.
[10/18 14:38:34     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'scs130ms_a21bo_1' is not defined in the library.
[10/18 14:38:34     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'scs130ms_a21bo_2' is not defined in the library.
[10/18 14:38:34     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'scs130ms_a21bo_4' is not defined in the library.
[10/18 14:38:34     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'scs130ms_a21boi_1' is not defined in the library.
[10/18 14:38:34     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'scs130ms_a21boi_2' is not defined in the library.
[10/18 14:38:34     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'scs130ms_a21boi_4' is not defined in the library.
[10/18 14:38:34     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'scs130ms_a21o_1' is not defined in the library.
[10/18 14:38:34     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'scs130ms_a21o_2' is not defined in the library.
[10/18 14:38:34     10] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[10/18 14:38:34     10] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 331766 is defined after at least one cell definition. The attribute will be ignored.
[10/18 14:38:34     10] **WARN: (TECHLIB-302):	No function defined for cell 'scs130ms_decap_8'. The cell will only be used for analysis.
[10/18 14:38:34     10] **WARN: (TECHLIB-302):	No function defined for cell 'scs130ms_decap_4'. The cell will only be used for analysis.
[10/18 14:38:34     10] Read 376 cells in library 'scs130ms_tt_1.80v_25C' 
[10/18 14:38:34     10] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.18min, fe_real=0.75min, fe_mem=444.0M) ***
[10/18 14:38:34     10] *** Begin netlist parsing (mem=444.0M) ***
[10/18 14:38:34     10] Created 376 new cells from 1 timing libraries.
[10/18 14:38:34     10] Reading netlist ...
[10/18 14:38:34     10] Backslashed names will retain backslash and a trailing blank character.
[10/18 14:38:34     10] Reading verilog netlist '../frt_end/syn/netlist/user_project_wrapper.syn.v'
[10/18 14:38:34     10] 
[10/18 14:38:34     10] *** Memory Usage v#1 (Current mem = 444.004M, initial mem = 147.828M) ***
[10/18 14:38:34     10] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=444.0M) ***
[10/18 14:38:34     10] Set top cell to user_project_wrapper.
[10/18 14:38:35     10] Hooked 376 DB cells to tlib cells.
[10/18 14:38:35     10] Starting recursive module instantiation check.
[10/18 14:38:35     10] No recursion found.
[10/18 14:38:35     10] Building hierarchical netlist for Cell user_project_wrapper ...
[10/18 14:38:35     10] *** Netlist is unique.
[10/18 14:38:35     10] Set DBUPerIGU to techSite unit width 480.
[10/18 14:38:35     10] ** info: there are 388 modules.
[10/18 14:38:35     10] ** info: there are 12 stdCell insts.
[10/18 14:38:35     10] 
[10/18 14:38:35     10] *** Memory Usage v#1 (Current mem = 483.754M, initial mem = 147.828M) ***
[10/18 14:38:35     10] **WARN: (IMPFP-3961):	The techSite 'unithv' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[10/18 14:38:35     10] Type 'man IMPFP-3961' for more detail.
[10/18 14:38:35     10] **WARN: (IMPFP-3961):	The techSite 'unithd' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[10/18 14:38:35     10] Type 'man IMPFP-3961' for more detail.
[10/18 14:38:35     10] Adjust met3 preferred direction offset from 0.32 to 0.17.
[10/18 14:38:35     10] Adjust met4 preferred direction offset from 0.52 to 0.17.
[10/18 14:38:35     10] Adjust met5 preferred direction offset from 1.6 to 0.17.
[10/18 14:38:35     10] Generated pitch 3.66 in met5 is different from 3.2 defined in technology file in preferred direction.
[10/18 14:38:35     10] Generated pitch 0.68 in met4 is different from 1.04 defined in technology file in preferred direction.
[10/18 14:38:35     10] Generated pitch 0.61 in met3 is different from 0.64 defined in technology file in preferred direction.
[10/18 14:38:35     10] Generated pitch 0.34 in met2 is different from 0.395 defined in technology file in preferred direction.
[10/18 14:38:35     10] Set Default Net Delay as 1000 ps.
[10/18 14:38:35     10] Set Default Net Load as 0.5 pF. 
[10/18 14:38:35     10] Set Default Input Pin Transition as 0.1 ps.
[10/18 14:38:35     10] Initializing multi-corner RC extraction with 3 active RC Corners ...
[10/18 14:38:35     10] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/18 14:38:35     10] Type 'man IMPEXT-2773' for more detail.
[10/18 14:38:35     10] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/18 14:38:35     10] Type 'man IMPEXT-2773' for more detail.
[10/18 14:38:35     10] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/18 14:38:35     10] Type 'man IMPEXT-2773' for more detail.
[10/18 14:38:35     10] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/18 14:38:35     10] Type 'man IMPEXT-2773' for more detail.
[10/18 14:38:35     10] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/18 14:38:35     10] Type 'man IMPEXT-2773' for more detail.
[10/18 14:38:35     10] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/18 14:38:35     10] Type 'man IMPEXT-2773' for more detail.
[10/18 14:38:35     10] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/18 14:38:35     10] Type 'man IMPEXT-2773' for more detail.
[10/18 14:38:35     10] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/18 14:38:35     10] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/18 14:38:35     10] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/18 14:38:35     10] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/18 14:38:35     10] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.044 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/18 14:38:35     10] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/18 14:38:35     10] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/18 14:38:35     10] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/18 14:38:35     10] Type 'man IMPEXT-2773' for more detail.
[10/18 14:38:35     10] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/18 14:38:35     10] Type 'man IMPEXT-2773' for more detail.
[10/18 14:38:35     10] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/18 14:38:35     10] Type 'man IMPEXT-2773' for more detail.
[10/18 14:38:35     10] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/18 14:38:35     10] Type 'man IMPEXT-2773' for more detail.
[10/18 14:38:35     10] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/18 14:38:35     10] Type 'man IMPEXT-2773' for more detail.
[10/18 14:38:35     10] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/18 14:38:35     10] Type 'man IMPEXT-2773' for more detail.
[10/18 14:38:35     10] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/18 14:38:35     10] Type 'man IMPEXT-2773' for more detail.
[10/18 14:38:35     10] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/18 14:38:35     10] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/18 14:38:35     10] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/18 14:38:35     10] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/18 14:38:35     10] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.044 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/18 14:38:35     10] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/18 14:38:35     10] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/18 14:38:35     10] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/18 14:38:35     10] Type 'man IMPEXT-2773' for more detail.
[10/18 14:38:35     10] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/18 14:38:35     10] Type 'man IMPEXT-2773' for more detail.
[10/18 14:38:35     10] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/18 14:38:35     10] Type 'man IMPEXT-2773' for more detail.
[10/18 14:38:35     10] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/18 14:38:35     10] Type 'man IMPEXT-2773' for more detail.
[10/18 14:38:35     10] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/18 14:38:35     10] Type 'man IMPEXT-2773' for more detail.
[10/18 14:38:35     10] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/18 14:38:35     10] Type 'man IMPEXT-2773' for more detail.
[10/18 14:38:35     10] **WARN: (EMS-27):	Message (IMPEXT-2773) has exceeded the current message display limit of 20.
[10/18 14:38:35     10] To increase the message display limit, refer to the product command reference manual.
[10/18 14:38:35     10] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/18 14:38:35     10] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/18 14:38:35     10] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/18 14:38:35     10] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/18 14:38:35     10] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.044 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/18 14:38:35     10] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/18 14:38:35     10] **WARN: (EMS-27):	Message (IMPEXT-2766) has exceeded the current message display limit of 20.
[10/18 14:38:35     10] To increase the message display limit, refer to the product command reference manual.
[10/18 14:38:35     10] Summary of Active RC-Corners : 
[10/18 14:38:35     10]  
[10/18 14:38:35     10]  Analysis View: AV_TC_RCTYPICAL
[10/18 14:38:35     10]     RC-Corner Name        : rc_typical
[10/18 14:38:35     10]     RC-Corner Index       : 0
[10/18 14:38:35     10]     RC-Corner Temperature : 25 Celsius
[10/18 14:38:35     10]     RC-Corner Cap Table   : ''
[10/18 14:38:35     10]     RC-Corner PreRoute Res Factor         : 1
[10/18 14:38:35     10]     RC-Corner PreRoute Cap Factor         : 1
[10/18 14:38:35     10]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[10/18 14:38:35     10]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[10/18 14:38:35     10]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[10/18 14:38:35     10]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[10/18 14:38:35     10]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[10/18 14:38:35     10]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[10/18 14:38:35     10]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[10/18 14:38:35     10]  
[10/18 14:38:35     10]  Analysis View: AV_WC_RCWORST
[10/18 14:38:35     10]     RC-Corner Name        : rc_worst
[10/18 14:38:35     10]     RC-Corner Index       : 1
[10/18 14:38:35     10]     RC-Corner Temperature : 25 Celsius
[10/18 14:38:35     10]     RC-Corner Cap Table   : ''
[10/18 14:38:35     10]     RC-Corner PreRoute Res Factor         : 1
[10/18 14:38:35     10]     RC-Corner PreRoute Cap Factor         : 1
[10/18 14:38:35     10]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[10/18 14:38:35     10]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[10/18 14:38:35     10]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[10/18 14:38:35     10]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[10/18 14:38:35     10]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[10/18 14:38:35     10]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[10/18 14:38:35     10]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[10/18 14:38:35     10]  
[10/18 14:38:35     10]  Analysis View: AV_BC_RCBEST
[10/18 14:38:35     10]     RC-Corner Name        : rc_best
[10/18 14:38:35     10]     RC-Corner Index       : 2
[10/18 14:38:35     10]     RC-Corner Temperature : 25 Celsius
[10/18 14:38:35     10]     RC-Corner Cap Table   : ''
[10/18 14:38:35     10]     RC-Corner PreRoute Res Factor         : 1
[10/18 14:38:35     10]     RC-Corner PreRoute Cap Factor         : 1
[10/18 14:38:35     10]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[10/18 14:38:35     10]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[10/18 14:38:35     10]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[10/18 14:38:35     10]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[10/18 14:38:35     10]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[10/18 14:38:35     10]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[10/18 14:38:35     10]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[10/18 14:38:35     10] *Info: initialize multi-corner CTS.
[10/18 14:38:35     10] Reading LIBSET_WC timing library '/apps/PDK/skywater/S130/stdcell/hd_hv_ms/V2.1.200/scs130ms/lib/scs130ms_ss_1.44v_-40C.lib' ...
[10/18 14:38:35     11] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 323230 is defined after at least one cell definition. The attribute will be ignored.
[10/18 14:38:35     11] **WARN: (TECHLIB-302):	No function defined for cell 'scs130ms_decap_8'. The cell will only be used for analysis.
[10/18 14:38:35     11] **WARN: (TECHLIB-302):	No function defined for cell 'scs130ms_decap_4'. The cell will only be used for analysis.
[10/18 14:38:35     11] Read 376 cells in library 'scs130ms_ss_1.44v_-40C' 
[10/18 14:38:35     11] Reading LIBSET_BC timing library '/apps/PDK/skywater/S130/stdcell/hd_hv_ms/V2.1.200/scs130ms/lib/scs130ms_ff_1.65v_-40C.lib' ...
[10/18 14:38:36     12] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 409896 is defined after at least one cell definition. The attribute will be ignored.
[10/18 14:38:36     12] **WARN: (TECHLIB-302):	No function defined for cell 'scs130ms_decap_8'. The cell will only be used for analysis.
[10/18 14:38:36     12] **WARN: (TECHLIB-302):	No function defined for cell 'scs130ms_decap_4'. The cell will only be used for analysis.
[10/18 14:38:36     12] Read 376 cells in library 'scs130ms_ff_1.65v_-40C' 
[10/18 14:38:36     12] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'scs130ms_dlrtp_4' of timing library 'scs130ms_tt_1.80v_25C(LIBSET_TC)' and 'scs130ms_ff_1.65v_-40C(LIBSET_BC)'.
[10/18 14:38:36     12] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'scs130ms_dlrtp_2' of timing library 'scs130ms_tt_1.80v_25C(LIBSET_TC)' and 'scs130ms_ff_1.65v_-40C(LIBSET_BC)'.
[10/18 14:38:36     12] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'scs130ms_dlrtp_1' of timing library 'scs130ms_tt_1.80v_25C(LIBSET_TC)' and 'scs130ms_ff_1.65v_-40C(LIBSET_BC)'.
[10/18 14:38:36     12] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'scs130ms_dlrtn_4' of timing library 'scs130ms_tt_1.80v_25C(LIBSET_TC)' and 'scs130ms_ff_1.65v_-40C(LIBSET_BC)'.
[10/18 14:38:36     12] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'scs130ms_dlrtn_2' of timing library 'scs130ms_tt_1.80v_25C(LIBSET_TC)' and 'scs130ms_ff_1.65v_-40C(LIBSET_BC)'.
[10/18 14:38:36     12] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'scs130ms_dlrtn_1' of timing library 'scs130ms_tt_1.80v_25C(LIBSET_TC)' and 'scs130ms_ff_1.65v_-40C(LIBSET_BC)'.
[10/18 14:38:36     12] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'scs130ms_dlrbp_2' of timing library 'scs130ms_tt_1.80v_25C(LIBSET_TC)' and 'scs130ms_ff_1.65v_-40C(LIBSET_BC)'.
[10/18 14:38:36     12] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'scs130ms_dlrbp_1' of timing library 'scs130ms_tt_1.80v_25C(LIBSET_TC)' and 'scs130ms_ff_1.65v_-40C(LIBSET_BC)'.
[10/18 14:38:36     12] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'scs130ms_dlrbn_2' of timing library 'scs130ms_tt_1.80v_25C(LIBSET_TC)' and 'scs130ms_ff_1.65v_-40C(LIBSET_BC)'.
[10/18 14:38:36     12] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'scs130ms_dlrbn_1' of timing library 'scs130ms_tt_1.80v_25C(LIBSET_TC)' and 'scs130ms_ff_1.65v_-40C(LIBSET_BC)'.
[10/18 14:38:36     12] Reading timing constraints file '/users/staff/elesamj/skywater_digital/smaple_code_coctb/frt_end/syn/netlist/user_project_wrapper.sdc' ...
[10/18 14:38:36     12] Current (total cpu=0:00:12.7, real=0:00:47.0, peak res=304.7M, current mem=662.9M)
[10/18 14:38:36     12] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_derate command interactively or in a Tcl command script. (File /users/staff/elesamj/skywater_digital/smaple_code_coctb/frt_end/syn/netlist/user_project_wrapper.sdc, Line 288).
[10/18 14:38:36     12] 
[10/18 14:38:36     12] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_derate command interactively or in a Tcl command script. (File /users/staff/elesamj/skywater_digital/smaple_code_coctb/frt_end/syn/netlist/user_project_wrapper.sdc, Line 289).
[10/18 14:38:36     12] 
[10/18 14:38:36     12] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_derate command interactively or in a Tcl command script. (File /users/staff/elesamj/skywater_digital/smaple_code_coctb/frt_end/syn/netlist/user_project_wrapper.sdc, Line 290).
[10/18 14:38:36     12] 
[10/18 14:38:36     12] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_derate command interactively or in a Tcl command script. (File /users/staff/elesamj/skywater_digital/smaple_code_coctb/frt_end/syn/netlist/user_project_wrapper.sdc, Line 291).
[10/18 14:38:36     12] 
[10/18 14:38:36     12] Number of path exceptions in the constraint file = 6
[10/18 14:38:36     12] Number of paths exceptions after getting compressed = 2
[10/18 14:38:36     12] INFO (CTE): Reading of timing constraints file /users/staff/elesamj/skywater_digital/smaple_code_coctb/frt_end/syn/netlist/user_project_wrapper.sdc completed, with 4 WARNING
[10/18 14:38:36     12] WARNING (CTE-25): Line: 8 of File /users/staff/elesamj/skywater_digital/smaple_code_coctb/frt_end/syn/netlist/user_project_wrapper.sdc : Skipped unsupported command: set_units
[10/18 14:38:36     12] 
[10/18 14:38:36     12] 
[10/18 14:38:36     12] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=321.3M, current mem=678.1M)
[10/18 14:38:36     12] Current (total cpu=0:00:12.7, real=0:00:47.0, peak res=321.3M, current mem=678.1M)
[10/18 14:38:36     12] Summary for sequential cells idenfication: 
[10/18 14:38:36     12] Identified SBFF number: 45
[10/18 14:38:36     12] Identified MBFF number: 0
[10/18 14:38:36     12] Not identified SBFF number: 0
[10/18 14:38:36     12] Not identified MBFF number: 0
[10/18 14:38:36     12] Number of sequential cells which are not FFs: 23
[10/18 14:38:36     12] 
[10/18 14:38:36     12] Total number of combinational cells: 296
[10/18 14:38:36     12] Total number of sequential cells: 68
[10/18 14:38:36     12] Total number of tristate cells: 12
[10/18 14:38:36     12] Total number of level shifter cells: 0
[10/18 14:38:36     12] Total number of power gating cells: 0
[10/18 14:38:36     12] Total number of isolation cells: 0
[10/18 14:38:36     12] Total number of power switch cells: 0
[10/18 14:38:36     12] Total number of pulse generator cells: 0
[10/18 14:38:36     12] Total number of always on buffers: 0
[10/18 14:38:36     12] Total number of retention cells: 0
[10/18 14:38:36     12] List of usable buffers:
[10/18 14:38:36     12] Total number of usable buffers: 0
[10/18 14:38:36     12] List of unusable buffers:
[10/18 14:38:36     12] Total number of unusable buffers: 0
[10/18 14:38:36     12] List of usable inverters:
[10/18 14:38:36     12] Total number of usable inverters: 0
[10/18 14:38:36     12] List of unusable inverters:
[10/18 14:38:36     12] Total number of unusable inverters: 0
[10/18 14:38:36     12] List of identified usable delay cells:
[10/18 14:38:36     12] Total number of identified usable delay cells: 0
[10/18 14:38:36     12] List of identified unusable delay cells:
[10/18 14:38:36     12] Total number of identified unusable delay cells: 0
[10/18 14:38:36     12] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[10/18 14:38:36     12] 
[10/18 14:38:36     12] *** Summary of all messages that are not suppressed in this session:
[10/18 14:38:36     12] Severity  ID               Count  Summary                                  
[10/18 14:38:36     12] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[10/18 14:38:36     12] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[10/18 14:38:36     12] WARNING   IMPTS-419           10  Timing arc(s) mismatch found in cell '%s...
[10/18 14:38:36     12] WARNING   IMPEXT-2766         21  The sheet resistance for layer %s is not...
[10/18 14:38:36     12] WARNING   IMPEXT-2773         21  The via resistance between layers %s and...
[10/18 14:38:36     12] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[10/18 14:38:36     12] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[10/18 14:38:36     12] *** Message Summary: 55 warning(s), 2 error(s)
[10/18 14:38:36     12] 
[10/18 14:38:47     13] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[10/18 14:38:47     13] <CMD> set conf_qxconf_file NULL
[10/18 14:38:47     13] <CMD> set conf_qxlib_file NULL
[10/18 14:38:47     13] <CMD> set defHierChar /
[10/18 14:38:47     13] <CMD> set distributed_client_message_echo 1
[10/18 14:38:47     13] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[10/18 14:38:47     13] <CMD> set init_gnd_net vgnd
[10/18 14:38:47     13] <CMD> set init_lef_file {/apps/PDK/skywater/S130/pdk/V2.1.305/TECH/s130.tlef
/apps/PDK/skywater/S130/stdcell/hd_hv_ms/V2.1.200/scs130ms/lef/scs130ms.lef}
[10/18 14:38:47     13] <CMD> set init_mmmc_file /home/staff/elesamj/skywater_digital/sk130_digital/bk_end/scrpt/mmmc-2023.tcl
[10/18 14:38:47     13] <CMD> set init_pwr_net vpwr
[10/18 14:38:47     13] <CMD> set init_top_cell tdc_top_wpr
[10/18 14:38:47     13] <CMD> set init_verilog /home/staff/elesamj/skywater_digital/sk130_digital/ft_end/syn/netlist/tdc_top_wr.syn.v
[10/18 14:38:47     13] <CMD> set latch_time_borrow_mode max_borrow
[10/18 14:38:47     13] <CMD> set pegDefaultResScaleFactor 1
[10/18 14:38:47     13] <CMD> set pegDetailResScaleFactor 1
[10/18 14:38:47     13] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[10/18 14:38:47     13] <CMD> suppressMessage -silent GLOBAL-100
[10/18 14:38:47     13] <CMD> unsuppressMessage -silent GLOBAL-100
[10/18 14:38:47     13] <CMD> suppressMessage -silent GLOBAL-100
[10/18 14:38:47     13] <CMD> unsuppressMessage -silent GLOBAL-100
[10/18 14:38:53     14] <CMD> set timing_enable_default_delay_arc 1
[10/18 14:38:53     14] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/18 14:38:53     14] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[10/18 14:38:53     14] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/18 14:38:53     14] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[10/18 14:38:54     14] <CMD> setViaGenMode -optimize_cross_via true
[10/18 14:38:54     14] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[10/18 14:38:54     14] <CMD> setViaGenMode -ignore_viarule_enclosure false
[10/18 14:38:54     14] Setting -ignore_viarule_enclosure to 0. ViaGen will use enclosures defined in VIARULE GENERATE with precedence.
[10/18 14:38:54     14] <CMD> setMaxRouteLayer 4
[10/18 14:38:54     14] <CMD> setDesignMode -process 130
[10/18 14:38:54     14] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[10/18 14:38:54     14] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[10/18 14:38:54     14] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[10/18 14:38:54     14] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[10/18 14:38:54     14] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[10/18 14:38:54     14] Updating process node dependent CCOpt properties for the 130nm process node.
[10/18 14:39:04     16] <CMD> setIoFlowFlag 0
[10/18 14:39:04     16] <CMD> floorPlan -site unit -s 800 800 10 10 10 10
[10/18 14:39:04     16] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 9.860000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[10/18 14:39:04     16] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 9.860000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[10/18 14:39:04     16] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 9.860000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[10/18 14:39:04     16] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 9.860000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[10/18 14:39:04     16] Adjust met3 preferred direction offset from 0.32 to 0.17.
[10/18 14:39:04     16] Adjust met4 preferred direction offset from 0.52 to 0.17.
[10/18 14:39:04     16] Adjust met5 preferred direction offset from 1.6 to 0.17.
[10/18 14:39:04     16] Generated pitch 3.66 in met5 is different from 3.2 defined in technology file in preferred direction.
[10/18 14:39:04     16] Generated pitch 0.68 in met4 is different from 1.04 defined in technology file in preferred direction.
[10/18 14:39:04     16] Generated pitch 0.61 in met3 is different from 0.64 defined in technology file in preferred direction.
[10/18 14:39:04     16] Generated pitch 0.34 in met2 is different from 0.395 defined in technology file in preferred direction.
[10/18 14:39:04     16] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[10/18 14:39:04     16] <CMD> uiSetTool select
[10/18 14:39:04     16] <CMD> getIoFlowFlag
[10/18 14:39:09     17] <CMD> fit
[10/18 14:39:10     17] <CMD> addEndCap -preCap scs130ms_decap_4 -postCap scs130ms_decap_4 -prefix ENDCAP
[10/18 14:39:10     17] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[10/18 14:39:10     17] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[10/18 14:39:10     17] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[10/18 14:39:10     17] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[10/18 14:39:10     17] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[10/18 14:39:10     17] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[10/18 14:39:10     17] #spOpts: N=130 VtWidth no_cmu 
[10/18 14:39:10     17] Core basic site is unit
[10/18 14:39:10     17] Estimated cell power/ground rail width = 0.416 um
[10/18 14:39:10     17] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/18 14:39:10     17] Minimum row-size in sites for endcap insertion = 9.
[10/18 14:39:10     17] Minimum number of sites for row blockage       = 1.
[10/18 14:39:10     17] Inserted 240 pre-endcap <scs130ms_decap_4> cells (prefix ENDCAP).
[10/18 14:39:10     17] Inserted 240 post-endcap <scs130ms_decap_4> cells (prefix ENDCAP).
[10/18 14:39:10     17] For 480 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[10/18 14:39:10     17] <CMD> addWellTap -cell scs130ms_tapvpwrvgnd_1 -cellInterval 20 -fixedGap -prefix WELLTAP
[10/18 14:39:10     17] #spOpts: N=130 VtWidth no_cmu mergeVia=F 
[10/18 14:39:10     17] Core basic site is unit
[10/18 14:39:10     17] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/18 14:39:10     17] **WARN: (IMPSP-5134):	Setting cellInterval to 19.680 (microns) as a multiple of cell scs130ms_tapvpwrvgnd_1'sType 'man IMPSP-5134' for more detail.
[10/18 14:39:10     17] For 9600 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[10/18 14:39:10     17] Inserted 9600 well-taps <scs130ms_tapvpwrvgnd_1> cells (prefix WELLTAP).
[10/18 14:39:10     17] <CMD> addWellTap -cell scs130ms_tapvpwrvgnd_1 -cellInterval 10 -fixedGap -prefix WELLTAP -area 0 0 20 860 -siteOffset 5
[10/18 14:39:10     17] 
[10/18 14:39:10     17] Usage: addWellTap [-help] [-area <box>] [-avoidAbutment] [-cell <string>]
[10/18 14:39:10     17]                   [-cellInterval <float>] [-checkerBoard] [-fixedGap]
[10/18 14:39:10     17]                   [-inRowOffset <float>] [-incremental <string>]
[10/18 14:39:10     17]                   [-powerDomain <name>] [-prefix <prefix>] [-skipRow <integer>]
[10/18 14:39:10     17]                   [-startRowNum <integer>] [{-termination_cell <cell_list> -column_cell <cell_list>} [-block_boundary_only flag]] [{-wellCutCell <string>} [-fixCutCell flag]] [-pitch <float> [-pitchOffset <float>]]
[10/18 14:39:10     17] 
[10/18 14:39:10     17] **ERROR: (IMPTCM-48):	"-siteOffset" is not a legal option for command "addWellTap". Either the current option or an option prior to it is not specified correctly.
[10/18 14:39:10     17] 
[10/18 14:39:17     18] <CMD> clearGlobalNets
[10/18 14:39:17     18] <CMD> globalNetConnect vpwr -type pgpin -pin vpwr -instanceBasename * -hierarchicalInstance {}
[10/18 14:39:17     18] <CMD> globalNetConnect vgnd -type pgpin -pin vgnd -instanceBasename * -hierarchicalInstance {}
[10/18 14:39:17     18] <CMD> globalNetConnect vpwr -type pgpin -pin vpb -instanceBasename * -hierarchicalInstance {}
[10/18 14:39:17     18] <CMD> globalNetConnect vgnd -type pgpin -pin vnb -instanceBasename * -hierarchicalInstance {}
[10/18 14:39:26     19] <CMD> set sprCreateIeRingOffset 1.0
[10/18 14:39:26     19] <CMD> set sprCreateIeRingThreshold 1.0
[10/18 14:39:26     19] <CMD> set sprCreateIeRingJogDistance 1.0
[10/18 14:39:26     19] <CMD> set sprCreateIeRingLayers {}
[10/18 14:39:26     19] <CMD> set sprCreateIeRingOffset 1.0
[10/18 14:39:26     19] <CMD> set sprCreateIeRingThreshold 1.0
[10/18 14:39:26     19] <CMD> set sprCreateIeRingJogDistance 1.0
[10/18 14:39:26     19] <CMD> set sprCreateIeRingLayers {}
[10/18 14:39:26     19] <CMD> set sprCreateIeStripeWidth 10.0
[10/18 14:39:26     19] <CMD> set sprCreateIeStripeThreshold 1.0
[10/18 14:39:26     19] <CMD> set sprCreateIeStripeWidth 10.0
[10/18 14:39:26     19] <CMD> set sprCreateIeStripeThreshold 1.0
[10/18 14:39:26     19] <CMD> set sprCreateIeRingOffset 1.0
[10/18 14:39:26     19] <CMD> set sprCreateIeRingThreshold 1.0
[10/18 14:39:26     19] <CMD> set sprCreateIeRingJogDistance 1.0
[10/18 14:39:26     19] <CMD> set sprCreateIeRingLayers {}
[10/18 14:39:26     19] <CMD> set sprCreateIeStripeWidth 10.0
[10/18 14:39:32     20] <CMD> set sprCreateIeStripeThreshold 1.0
[10/18 14:39:33     20] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer rdl -stacked_via_bottom_layer li -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[10/18 14:39:33     20] The ring targets are set to core/block ring wires.
[10/18 14:39:33     20] addRing command will consider rows while creating rings.
[10/18 14:39:33     20] addRing command will disallow rings to go over rows.
[10/18 14:39:33     20] addRing command will ignore shorts while creating rings.
[10/18 14:39:33     20] <CMD> addRing -nets {vpwr vgnd} -type core_rings -follow core -layer {top li bottom li left met1 right met1} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[10/18 14:39:33     20] 
[10/18 14:39:33     20] The power planner created 8 wires.
[10/18 14:39:33     20] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 794.1M) ***
[10/18 14:39:33     20] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer rdl -stacked_via_bottom_layer li -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[10/18 14:39:33     20] The ring targets are set to core/block ring wires.
[10/18 14:39:33     20] addRing command will consider rows while creating rings.
[10/18 14:39:33     20] addRing command will disallow rings to go over rows.
[10/18 14:39:33     20] addRing command will ignore shorts while creating rings.
[10/18 14:39:33     20] <CMD> addRing -nets {vpwr vgnd} -type core_rings -follow core -layer {top li bottom li left met1 right met1} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[10/18 14:39:33     20] 
[10/18 14:39:33     20] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 794.1M) ***
[10/18 14:39:41     21] <CMD> set sprCreateIeRingOffset 1.0
[10/18 14:39:41     21] <CMD> set sprCreateIeRingThreshold 1.0
[10/18 14:39:41     21] <CMD> set sprCreateIeRingJogDistance 1.0
[10/18 14:39:41     21] <CMD> set sprCreateIeRingLayers {}
[10/18 14:39:41     21] <CMD> set sprCreateIeRingOffset 1.0
[10/18 14:39:41     21] <CMD> set sprCreateIeRingThreshold 1.0
[10/18 14:39:41     21] <CMD> set sprCreateIeRingJogDistance 1.0
[10/18 14:39:41     21] <CMD> set sprCreateIeRingLayers {}
[10/18 14:39:41     21] <CMD> set sprCreateIeStripeWidth 10.0
[10/18 14:39:41     21] <CMD> set sprCreateIeStripeThreshold 1.0
[10/18 14:39:41     21] <CMD> set sprCreateIeStripeWidth 10.0
[10/18 14:39:41     21] <CMD> set sprCreateIeStripeThreshold 1.0
[10/18 14:39:41     21] <CMD> set sprCreateIeRingOffset 1.0
[10/18 14:39:41     21] <CMD> set sprCreateIeRingThreshold 1.0
[10/18 14:39:41     21] <CMD> set sprCreateIeRingJogDistance 1.0
[10/18 14:39:41     21] <CMD> set sprCreateIeRingLayers {}
[10/18 14:39:41     21] <CMD> set sprCreateIeStripeWidth 10.0
[10/18 14:39:46     22] <CMD> set sprCreateIeStripeThreshold 1.0
[10/18 14:39:47     22] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer rdl -stacked_via_bottom_layer li -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[10/18 14:39:47     22] 
[10/18 14:39:47     22] Usage: setAddStripeMode [-help] [-reset]
[10/18 14:39:47     22]                         [-allow_jog {none|padcore_ring|block_ring}]
[10/18 14:39:47     22]                         [-allow_nonpreferred_dir {none|blockring|corering|padring|stripe}]
[10/18 14:39:47     22]                         [-break_at {none|block_ring|selected_block|unassigned_bump|overlap_ringpin|outer_ring|outside_ringmacro|blocks_without_same_net}]
[10/18 14:39:47     22]                         [-color_balance {same_color|alternate_color|none}]
[10/18 14:39:47     22]                         [-continue_on_no_selection {true|false}]
[10/18 14:39:47     22]                         [-detailed_log {true|false}]
[10/18 14:39:47     22]                         [-domain_offset_from_core {true|false}]
[10/18 14:39:47     22]                         [-extend_to_closest_target {ring|stripe|same_dir_stripe|area_boundary|none}]
[10/18 14:39:47     22]                         [-extend_to_first_ring {true|false}]
[10/18 14:39:47     22]                         [-ignore_block_check {true|false}]
[10/18 14:39:47     22]                         [-ignore_blockring_when_breaking {true|false}]
[10/18 14:39:47     22]                         [-ignore_DRC {true|false}]
[10/18 14:39:47     22]                         [-ignore_nondefault_domains {true|false}]
[10/18 14:39:47     22]                         [-inside_cell_only {true|false}]
[10/18 14:39:47     22]                         [-max_extension_distance <value>]
[10/18 14:39:47     22]                         [-max_via_size {shape width% height% target_penetration%}]
[10/18 14:39:47     22]                         [-merge_with_all_layers {true|false}]
[10/18 14:39:47     22]                         [-offset_from_core {true|false}]
[10/18 14:39:47     22]                         [-optimize_stripe_for_routing_track {shift|none}]
[10/18 14:39:47     22]                         [-orthogonal_offset {edge1 offset_value ...}]
[10/18 14:39:47     22]                         [-orthogonal_only {true|false}]
[10/18 14:39:47     22]                         [-over_row_extension {true|false}]
[10/18 14:39:47     22]                         [-partial_set_thru_domain {true|false}]
[10/18 14:39:47     22]                         [-recommend_width <file_name>]
[10/18 14:39:47     22]                         [-remove_floating_stripe_over_block {true|false}]
[10/18 14:39:47     22]                         [-remove_stripe_under_ring {true|false}]
[10/18 14:39:47     22]                         [-respect_signal_routes {true|false}]
[10/18 14:39:47     22]                         [-route_over_rows_only {true|false}]
[10/18 14:39:47     22]                         [-rows_without_stripes_only {true|false}]
[10/18 14:39:47     22]                         [-same_sized_stack_vias {true|false}]
[10/18 14:39:47     22]                         [-skip_via_on_pin {pad|block|cover|standardcell}]
[10/18 14:39:47     22]                         [-skip_via_on_wire_shape {blockring|stripe|followpin|corewire|blockwire|iowire|padring|ring|fillwire|noshape}]
[10/18 14:39:47     22]                         [-spacing_from_block <value>]
[10/18 14:39:47     22]                         [-split_long_via {threshold step offset height}]
[10/18 14:39:47     22]                         [-split_vias {true|false}] [-split_wire_spacing <value>]
[10/18 14:39:47     22]                         [-split_wire_weight <integer_0_to_10>]
[10/18 14:39:47     22]                         [-split_wire_width <value>]
[10/18 14:39:47     22]                         [-stacked_via_bottom_layer <layerName>]
[10/18 14:39:47     22]                         [-stacked_via_top_layer <layerName>]
[10/18 14:39:47     22]                         [-stop_at_closest_target {none|block_ring|core_ring|stripe}]
[10/18 14:39:47     22]                         [-stop_at_last_wire_for_area {true|false}]
[10/18 14:39:47     22]                         [-stripe_min_length <value>] [-stripe_min_width <value>]
[10/18 14:39:47     22]                         [-switch_cellname <cellname>]
[10/18 14:39:47     22]                         [-switch_layer_overlap_length <value>]
[10/18 14:39:47     22]                         [-trim_antenna_back_to_shape {none|block_ring|core_ring|pad_ring|stripe}]
[10/18 14:39:47     22]                         [-trim_antenna_max_distance <value>]
[10/18 14:39:47     22]                         [-trim_stripe {none|design_boundary|core_boundary}]
[10/18 14:39:47     22]                         [-use_exact_spacing {true|false}]
[10/18 14:39:47     22]                         [-use_point2point_router {true|false}]
[10/18 14:39:47     22]                         [-use_stripe_width {true|false}]
[10/18 14:39:47     22]                         [-via_using_exact_crossover_size {true|false}]
[10/18 14:39:47     22] 
[10/18 14:39:47     22] **ERROR: (IMPTCM-48):	"-spacing_type" is not a legal option for command "setAddStripeMode". Either the current option or an option prior to it is not specified correctly.
[10/18 14:39:47     22] 
[10/18 14:39:47     22] <CMD> addStripe -nets {vgnd vpwr} -layer met2 -direction vertical -width 1.8 -spacing 1.8 -set_to_set_distance 100 -start_from left -start_offset 100 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit rdl -padcore_ring_bottom_layer_limit li -block_ring_top_layer_limit rdl -block_ring_bottom_layer_limit li -use_wire_group 0 -snap_wire_center_to_grid None
[10/18 14:39:47     22] 
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_1' was increased to (9.860 9.860) (11.780 13.435) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_2' was increased to (807.620 9.860) (809.540 13.435) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_3' was increased to (9.860 13.190) (11.780 16.765) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_4' was increased to (807.620 13.190) (809.540 16.765) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_5' was increased to (9.860 16.520) (11.780 20.095) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_6' was increased to (807.620 16.520) (809.540 20.095) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_7' was increased to (9.860 19.850) (11.780 23.425) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_8' was increased to (807.620 19.850) (809.540 23.425) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_9' was increased to (9.860 23.180) (11.780 26.755) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_10' was increased to (807.620 23.180) (809.540 26.755) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_11' was increased to (9.860 26.510) (11.780 30.085) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_12' was increased to (807.620 26.510) (809.540 30.085) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_13' was increased to (9.860 29.840) (11.780 33.415) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_14' was increased to (807.620 29.840) (809.540 33.415) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_15' was increased to (9.860 33.170) (11.780 36.745) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_16' was increased to (807.620 33.170) (809.540 36.745) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_17' was increased to (9.860 36.500) (11.780 40.075) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_18' was increased to (807.620 36.500) (809.540 40.075) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_19' was increased to (9.860 39.830) (11.780 43.405) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_20' was increased to (807.620 39.830) (809.540 43.405) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[10/18 14:39:47     22] To increase the message display limit, refer to the product command reference manual.
[10/18 14:39:47     22] Starting stripe generation ...
[10/18 14:39:47     22] Non-Default setAddStripeOption Settings :
[10/18 14:39:47     22]   NONE
[10/18 14:39:47     22] Stripe generation is complete; vias are now being generated.
[10/18 14:39:47     22] The power planner created 14 wires.
[10/18 14:39:47     22] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 798.1M) ***
[10/18 14:39:47     22] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer rdl -stacked_via_bottom_layer li -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[10/18 14:39:47     22] 
[10/18 14:39:47     22] Usage: setAddStripeMode [-help] [-reset]
[10/18 14:39:47     22]                         [-allow_jog {none|padcore_ring|block_ring}]
[10/18 14:39:47     22]                         [-allow_nonpreferred_dir {none|blockring|corering|padring|stripe}]
[10/18 14:39:47     22]                         [-break_at {none|block_ring|selected_block|unassigned_bump|overlap_ringpin|outer_ring|outside_ringmacro|blocks_without_same_net}]
[10/18 14:39:47     22]                         [-color_balance {same_color|alternate_color|none}]
[10/18 14:39:47     22]                         [-continue_on_no_selection {true|false}]
[10/18 14:39:47     22]                         [-detailed_log {true|false}]
[10/18 14:39:47     22]                         [-domain_offset_from_core {true|false}]
[10/18 14:39:47     22]                         [-extend_to_closest_target {ring|stripe|same_dir_stripe|area_boundary|none}]
[10/18 14:39:47     22]                         [-extend_to_first_ring {true|false}]
[10/18 14:39:47     22]                         [-ignore_block_check {true|false}]
[10/18 14:39:47     22]                         [-ignore_blockring_when_breaking {true|false}]
[10/18 14:39:47     22]                         [-ignore_DRC {true|false}]
[10/18 14:39:47     22]                         [-ignore_nondefault_domains {true|false}]
[10/18 14:39:47     22]                         [-inside_cell_only {true|false}]
[10/18 14:39:47     22]                         [-max_extension_distance <value>]
[10/18 14:39:47     22]                         [-max_via_size {shape width% height% target_penetration%}]
[10/18 14:39:47     22]                         [-merge_with_all_layers {true|false}]
[10/18 14:39:47     22]                         [-offset_from_core {true|false}]
[10/18 14:39:47     22]                         [-optimize_stripe_for_routing_track {shift|none}]
[10/18 14:39:47     22]                         [-orthogonal_offset {edge1 offset_value ...}]
[10/18 14:39:47     22]                         [-orthogonal_only {true|false}]
[10/18 14:39:47     22]                         [-over_row_extension {true|false}]
[10/18 14:39:47     22]                         [-partial_set_thru_domain {true|false}]
[10/18 14:39:47     22]                         [-recommend_width <file_name>]
[10/18 14:39:47     22]                         [-remove_floating_stripe_over_block {true|false}]
[10/18 14:39:47     22]                         [-remove_stripe_under_ring {true|false}]
[10/18 14:39:47     22]                         [-respect_signal_routes {true|false}]
[10/18 14:39:47     22]                         [-route_over_rows_only {true|false}]
[10/18 14:39:47     22]                         [-rows_without_stripes_only {true|false}]
[10/18 14:39:47     22]                         [-same_sized_stack_vias {true|false}]
[10/18 14:39:47     22]                         [-skip_via_on_pin {pad|block|cover|standardcell}]
[10/18 14:39:47     22]                         [-skip_via_on_wire_shape {blockring|stripe|followpin|corewire|blockwire|iowire|padring|ring|fillwire|noshape}]
[10/18 14:39:47     22]                         [-spacing_from_block <value>]
[10/18 14:39:47     22]                         [-split_long_via {threshold step offset height}]
[10/18 14:39:47     22]                         [-split_vias {true|false}] [-split_wire_spacing <value>]
[10/18 14:39:47     22]                         [-split_wire_weight <integer_0_to_10>]
[10/18 14:39:47     22]                         [-split_wire_width <value>]
[10/18 14:39:47     22]                         [-stacked_via_bottom_layer <layerName>]
[10/18 14:39:47     22]                         [-stacked_via_top_layer <layerName>]
[10/18 14:39:47     22]                         [-stop_at_closest_target {none|block_ring|core_ring|stripe}]
[10/18 14:39:47     22]                         [-stop_at_last_wire_for_area {true|false}]
[10/18 14:39:47     22]                         [-stripe_min_length <value>] [-stripe_min_width <value>]
[10/18 14:39:47     22]                         [-switch_cellname <cellname>]
[10/18 14:39:47     22]                         [-switch_layer_overlap_length <value>]
[10/18 14:39:47     22]                         [-trim_antenna_back_to_shape {none|block_ring|core_ring|pad_ring|stripe}]
[10/18 14:39:47     22]                         [-trim_antenna_max_distance <value>]
[10/18 14:39:47     22]                         [-trim_stripe {none|design_boundary|core_boundary}]
[10/18 14:39:47     22]                         [-use_exact_spacing {true|false}]
[10/18 14:39:47     22]                         [-use_point2point_router {true|false}]
[10/18 14:39:47     22]                         [-use_stripe_width {true|false}]
[10/18 14:39:47     22]                         [-via_using_exact_crossover_size {true|false}]
[10/18 14:39:47     22] 
[10/18 14:39:47     22] **ERROR: (IMPTCM-48):	"-spacing_type" is not a legal option for command "setAddStripeMode". Either the current option or an option prior to it is not specified correctly.
[10/18 14:39:47     22] 
[10/18 14:39:47     22] <CMD> addStripe -nets {vgnd vpwr} -layer met3 -direction horizontal -width 1.8 -spacing 1.8 -set_to_set_distance 100 -start_from bottom -start_offset 100 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit rdl -padcore_ring_bottom_layer_limit li -block_ring_top_layer_limit rdl -block_ring_bottom_layer_limit li -use_wire_group 0 -snap_wire_center_to_grid None
[10/18 14:39:47     22] 
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_1' was increased to (9.860 9.860) (11.780 13.435) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_2' was increased to (807.620 9.860) (809.540 13.435) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_3' was increased to (9.860 13.190) (11.780 16.765) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_4' was increased to (807.620 13.190) (809.540 16.765) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_5' was increased to (9.860 16.520) (11.780 20.095) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_6' was increased to (807.620 16.520) (809.540 20.095) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_7' was increased to (9.860 19.850) (11.780 23.425) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_8' was increased to (807.620 19.850) (809.540 23.425) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_9' was increased to (9.860 23.180) (11.780 26.755) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_10' was increased to (807.620 23.180) (809.540 26.755) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_11' was increased to (9.860 26.510) (11.780 30.085) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_12' was increased to (807.620 26.510) (809.540 30.085) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_13' was increased to (9.860 29.840) (11.780 33.415) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_14' was increased to (807.620 29.840) (809.540 33.415) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_15' was increased to (9.860 33.170) (11.780 36.745) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_16' was increased to (807.620 33.170) (809.540 36.745) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_17' was increased to (9.860 36.500) (11.780 40.075) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_18' was increased to (807.620 36.500) (809.540 40.075) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_19' was increased to (9.860 39.830) (11.780 43.405) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_20' was increased to (807.620 39.830) (809.540 43.405) because pins or obstructions were outside the original block boundary.
[10/18 14:39:47     22] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[10/18 14:39:47     22] To increase the message display limit, refer to the product command reference manual.
[10/18 14:39:47     22] Starting stripe generation ...
[10/18 14:39:47     22] Non-Default setAddStripeOption Settings :
[10/18 14:39:47     22]   NONE
[10/18 14:39:47     22] Stripe generation is complete; vias are now being generated.
[10/18 14:39:47     22] The power planner created 14 wires.
[10/18 14:39:47     22] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 798.1M) ***
[10/18 14:39:55     23] <CMD> setSrouteMode -viaConnectToShape { padring ring stripe blockring blockpin noshape blockwire corewire followpin iowire noshape }
[10/18 14:39:55     23] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { li(1) rdl(7) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { li(1) rdl(7) } -nets { vpwr vgnd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { li(1) rdl(7) }
[10/18 14:39:55     23] *** Begin SPECIAL ROUTE on Fri Oct 18 14:39:55 2024 ***
[10/18 14:39:55     23] SPECIAL ROUTE ran on directory: /users/staff/elesamj/skywater_digital/smaple_code_coctb/bck_end
[10/18 14:39:55     23] SPECIAL ROUTE ran on machine: landauer47 (Linux 6.8.0-47-generic Xeon 1000Mhz)
[10/18 14:39:55     23] 
[10/18 14:39:55     23] Begin option processing ...
[10/18 14:39:55     23] srouteConnectPowerBump set to false
[10/18 14:39:55     23] routeSelectNet set to "vpwr vgnd"
[10/18 14:39:55     23] routeSpecial set to true
[10/18 14:39:55     23] srouteBlockPin set to "useLef"
[10/18 14:39:55     23] srouteBottomLayerLimit set to 1
[10/18 14:39:55     23] srouteBottomTargetLayerLimit set to 1
[10/18 14:39:55     23] srouteConnectConverterPin set to false
[10/18 14:39:55     23] srouteCrossoverViaBottomLayer set to 1
[10/18 14:39:55     23] srouteCrossoverViaTopLayer set to 7
[10/18 14:39:55     23] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[10/18 14:39:55     23] srouteFollowCorePinEnd set to 3
[10/18 14:39:55     23] srouteJogControl set to "preferWithChanges differentLayer"
[10/18 14:39:55     23] srouteNoViaOnWireShape set to "coverpin"
[10/18 14:39:55     23] sroutePadPinAllPorts set to true
[10/18 14:39:55     23] sroutePreserveExistingRoutes set to true
[10/18 14:39:55     23] srouteRoutePowerBarPortOnBothDir set to true
[10/18 14:39:55     23] srouteStopBlockPin set to "nearestTarget"
[10/18 14:39:55     23] srouteTopLayerLimit set to 7
[10/18 14:39:55     23] srouteTopTargetLayerLimit set to 7
[10/18 14:39:55     23] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1360.00 megs.
[10/18 14:39:55     23] 
[10/18 14:39:55     23] Reading DB technology information...
[10/18 14:39:55     23] Finished reading DB technology information.
[10/18 14:39:55     23] Reading floorplan and netlist information...
[10/18 14:39:55     23] Finished reading floorplan and netlist information.
[10/18 14:39:55     23] Read in 15 layers, 7 routing layers, 1 overlap layer
[10/18 14:39:55     23] Read in 387 macros, 10 used
[10/18 14:39:55     23] Read in 10087 components
[10/18 14:39:55     23]   10087 core components: 7 unplaced, 0 placed, 10080 fixed
[10/18 14:39:55     23] Read in 645 logical pins
[10/18 14:39:55     23] Read in 455 nets
[10/18 14:39:55     23] Read in 2 special nets, 2 routed
[10/18 14:39:55     23] Read in 21148 terminals
[10/18 14:39:55     23] 2 nets selected.
[10/18 14:39:55     23] 
[10/18 14:39:55     23] Begin power routing ...
[10/18 14:39:55     23] **WARN: (IMPSR-379):	Incomplete library data: missing VIAGEN (Via Rule Generate) rules on layer met5.
[10/18 14:39:55     23] **WARN: (IMPSR-1254):	Cannot find any block pin of net vpwr. Check netlist, or change option to include the pin.
[10/18 14:39:55     23] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vpwr. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[10/18 14:39:55     23] Type 'man IMPSR-1256' for more detail.
[10/18 14:39:55     23] Cannot find any AREAIO class pad pin of net vpwr. Check net list, or change port class in the technology file, or change option to include pin in given range.
[10/18 14:39:55     23] **WARN: (IMPSR-1254):	Cannot find any block pin of net vgnd. Check netlist, or change option to include the pin.
[10/18 14:39:55     23] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vgnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[10/18 14:39:55     23] Type 'man IMPSR-1256' for more detail.
[10/18 14:39:55     23] Cannot find any AREAIO class pad pin of net vgnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[10/18 14:39:55     23] CPU time for FollowPin 0 seconds
[10/18 14:39:55     23] CPU time for FollowPin 0 seconds
[10/18 14:39:55     23]   Number of IO ports routed: 0
[10/18 14:39:55     23]   Number of Block ports routed: 0
[10/18 14:39:55     23]   Number of Stripe ports routed: 0
[10/18 14:39:55     23]   Number of Core ports routed: 482
[10/18 14:39:55     23]   Number of Pad ports routed: 0
[10/18 14:39:55     23]   Number of Power Bump ports routed: 0
[10/18 14:39:55     23]   Number of Followpin connections: 241
[10/18 14:39:55     23] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1380.00 megs.
[10/18 14:39:55     23] 
[10/18 14:39:55     23] 
[10/18 14:39:55     23] 
[10/18 14:39:55     23]  Begin updating DB with routing results ...
[10/18 14:39:55     23]  Updating DB with 35 via definition ...Extracting standard cell pins and blockage ...... 
[10/18 14:39:55     23] Pin and blockage extraction finished
[10/18 14:39:55     23] 
[10/18 14:39:55     23] 
sroute post-processing starts at Fri Oct 18 14:39:55 2024
The viaGen is rebuilding shadow vias for net vgnd.
[10/18 14:39:56     23] sroute post-processing ends at Fri Oct 18 14:39:56 2024

sroute post-processing starts at Fri Oct 18 14:39:56 2024
The viaGen is rebuilding shadow vias for net vpwr.
[10/18 14:39:56     23] sroute post-processing ends at Fri Oct 18 14:39:56 2024
sroute: Total CPU time used = 0:0:0
[10/18 14:39:56     23] sroute: Total Real time used = 0:0:1
[10/18 14:39:56     23] sroute: Total Memory used = 20.30 megs
[10/18 14:39:56     23] sroute: Total Peak Memory used = 818.37 megs
[10/18 14:39:56     23] <CMD> setSrouteMode -viaConnectToShape { padring ring stripe blockring blockpin noshape blockwire corewire followpin iowire noshape }
[10/18 14:39:56     23] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { li(1) rdl(7) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { li(1) rdl(7) } -nets { vpwr vgnd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { li(1) rdl(7) }
[10/18 14:39:56     23] *** Begin SPECIAL ROUTE on Fri Oct 18 14:39:56 2024 ***
[10/18 14:39:56     23] SPECIAL ROUTE ran on directory: /users/staff/elesamj/skywater_digital/smaple_code_coctb/bck_end
[10/18 14:39:56     23] SPECIAL ROUTE ran on machine: landauer47 (Linux 6.8.0-47-generic Xeon 1000Mhz)
[10/18 14:39:56     23] 
[10/18 14:39:56     23] Begin option processing ...
[10/18 14:39:56     23] srouteConnectPowerBump set to false
[10/18 14:39:56     23] routeSelectNet set to "vpwr vgnd"
[10/18 14:39:56     23] routeSpecial set to true
[10/18 14:39:56     23] srouteBlockPin set to "useLef"
[10/18 14:39:56     23] srouteBottomLayerLimit set to 1
[10/18 14:39:56     23] srouteBottomTargetLayerLimit set to 1
[10/18 14:39:56     23] srouteConnectConverterPin set to false
[10/18 14:39:56     23] srouteCrossoverViaBottomLayer set to 1
[10/18 14:39:56     23] srouteCrossoverViaTopLayer set to 7
[10/18 14:39:56     23] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[10/18 14:39:56     23] srouteFollowCorePinEnd set to 3
[10/18 14:39:56     23] srouteJogControl set to "preferWithChanges differentLayer"
[10/18 14:39:56     23] srouteNoViaOnWireShape set to "coverpin"
[10/18 14:39:56     23] sroutePadPinAllPorts set to true
[10/18 14:39:56     23] sroutePreserveExistingRoutes set to true
[10/18 14:39:56     23] srouteRoutePowerBarPortOnBothDir set to true
[10/18 14:39:56     23] srouteStopBlockPin set to "nearestTarget"
[10/18 14:39:56     23] srouteTopLayerLimit set to 7
[10/18 14:39:56     23] srouteTopTargetLayerLimit set to 7
[10/18 14:39:56     23] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1380.00 megs.
[10/18 14:39:56     23] 
[10/18 14:39:56     23] Reading DB technology information...
[10/18 14:39:56     24] Finished reading DB technology information.
[10/18 14:39:56     24] Reading floorplan and netlist information...
[10/18 14:39:56     24] Finished reading floorplan and netlist information.
[10/18 14:39:56     24] Read in 15 layers, 7 routing layers, 1 overlap layer
[10/18 14:39:56     24] Read in 387 macros, 10 used
[10/18 14:39:56     24] Read in 10087 components
[10/18 14:39:56     24]   10087 core components: 7 unplaced, 0 placed, 10080 fixed
[10/18 14:39:56     24] Read in 645 logical pins
[10/18 14:39:56     24] Read in 455 nets
[10/18 14:39:56     24] Read in 2 special nets, 2 routed
[10/18 14:39:56     24] Read in 21148 terminals
[10/18 14:39:56     24] 2 nets selected.
[10/18 14:39:56     24] 
[10/18 14:39:56     24] Begin power routing ...
[10/18 14:39:56     24] **WARN: (IMPSR-379):	Incomplete library data: missing VIAGEN (Via Rule Generate) rules on layer met5.
[10/18 14:39:56     24] **WARN: (IMPSR-1254):	Cannot find any block pin of net vpwr. Check netlist, or change option to include the pin.
[10/18 14:39:56     24] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vpwr. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[10/18 14:39:56     24] Type 'man IMPSR-1256' for more detail.
[10/18 14:39:56     24] Cannot find any AREAIO class pad pin of net vpwr. Check net list, or change port class in the technology file, or change option to include pin in given range.
[10/18 14:39:56     24] **WARN: (IMPSR-1254):	Cannot find any block pin of net vgnd. Check netlist, or change option to include the pin.
[10/18 14:39:56     24] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vgnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[10/18 14:39:56     24] Type 'man IMPSR-1256' for more detail.
[10/18 14:39:56     24] Cannot find any AREAIO class pad pin of net vgnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[10/18 14:39:56     24] CPU time for FollowPin 0 seconds
[10/18 14:39:56     24] CPU time for FollowPin 0 seconds
[10/18 14:39:56     24]   Number of IO ports routed: 0
[10/18 14:39:56     24]   Number of Block ports routed: 0
[10/18 14:39:56     24]   Number of Stripe ports routed: 0
[10/18 14:39:56     24]   Number of Core ports routed: 0
[10/18 14:39:56     24]   Number of Pad ports routed: 0
[10/18 14:39:56     24]   Number of Power Bump ports routed: 0
[10/18 14:39:56     24] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1382.00 megs.
[10/18 14:39:56     24] 
[10/18 14:39:56     24] 
[10/18 14:39:56     24] 
[10/18 14:39:56     24]  Begin updating DB with routing results ...
[10/18 14:39:56     24]  Updating DB with 42 via definition ...
[10/18 14:39:56     24] sroute: Total CPU time used = 0:0:0
[10/18 14:39:56     24] sroute: Total Real time used = 0:0:0
[10/18 14:39:56     24] sroute: Total Memory used = 0.00 megs
[10/18 14:39:56     24] sroute: Total Peak Memory used = 818.37 megs
[10/18 14:40:06     25] <CMD> getPinAssignMode -pinEditInBatch -quiet
[10/18 14:40:51     30] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:40:51     30] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType start -spacing 5 -start 0.0 0.0 -pin {{analog_io[0]} {analog_io[1]} {analog_io[2]} {analog_io[3]} {analog_io[4]} {analog_io[5]} {analog_io[6]} {analog_io[7]} {analog_io[8]} {analog_io[9]} {analog_io[10]} {analog_io[11]} {analog_io[12]} {analog_io[13]} {analog_io[14]} {analog_io[15]} {analog_io[16]} {analog_io[17]} {analog_io[18]} {analog_io[19]} {analog_io[20]} {analog_io[21]} {analog_io[22]} {analog_io[23]} {analog_io[24]} {analog_io[25]} {analog_io[26]} {analog_io[27]} {analog_io[28]}}
[10/18 14:40:51     30] Successfully spread [29] pins.
[10/18 14:40:51     30] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 820.6M).
[10/18 14:41:16     33] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:41:16     33] <CMD> editPin -pinWidth 0.17 -pinDepth 0.17 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType start -spacing 5.1 -start 0.17 819.74 -pin {{analog_io[0]} {analog_io[1]} {analog_io[2]} {analog_io[3]} {analog_io[4]} {analog_io[5]} {analog_io[6]} {analog_io[7]} {analog_io[8]} {analog_io[9]} {analog_io[10]} {analog_io[11]} {analog_io[12]} {analog_io[13]} {analog_io[14]} {analog_io[15]} {analog_io[16]} {analog_io[17]} {analog_io[18]} {analog_io[19]} {analog_io[20]} {analog_io[21]} {analog_io[22]} {analog_io[23]} {analog_io[24]} {analog_io[25]} {analog_io[26]} {analog_io[27]} {analog_io[28]}}
[10/18 14:41:16     33] **WARN: (IMPPTN-1027):	Pin [analog_io[0]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:41:16     33] **WARN: (IMPPTN-1027):	Pin [analog_io[1]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:41:16     33] **WARN: (IMPPTN-1027):	Pin [analog_io[2]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:41:16     33] **WARN: (IMPPTN-1027):	Pin [analog_io[3]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:41:16     33] **WARN: (IMPPTN-1027):	Pin [analog_io[4]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:41:16     33] **WARN: (IMPPTN-1027):	Pin [analog_io[5]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:41:16     33] **WARN: (IMPPTN-1027):	Pin [analog_io[6]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:41:16     33] **WARN: (IMPPTN-1027):	Pin [analog_io[7]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:41:16     33] **WARN: (IMPPTN-1027):	Pin [analog_io[8]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:41:16     33] **WARN: (IMPPTN-1027):	Pin [analog_io[9]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:41:16     33] **WARN: (IMPPTN-1027):	Pin [analog_io[10]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:41:16     33] **WARN: (IMPPTN-1027):	Pin [analog_io[11]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:41:16     33] **WARN: (IMPPTN-1027):	Pin [analog_io[12]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:41:16     33] **WARN: (IMPPTN-1027):	Pin [analog_io[13]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:41:16     33] **WARN: (IMPPTN-1027):	Pin [analog_io[14]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:41:16     33] **WARN: (IMPPTN-1027):	Pin [analog_io[15]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:41:16     33] **WARN: (IMPPTN-1027):	Pin [analog_io[16]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:41:16     33] **WARN: (IMPPTN-1027):	Pin [analog_io[17]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:41:16     33] **WARN: (IMPPTN-1027):	Pin [analog_io[18]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:41:16     33] **WARN: (IMPPTN-1027):	Pin [analog_io[19]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:41:16     33] **WARN: (EMS-27):	Message (IMPPTN-1027) has exceeded the current message display limit of 20.
[10/18 14:41:16     33] To increase the message display limit, refer to the product command reference manual.
[10/18 14:41:16     33] Successfully spread [29] pins.
[10/18 14:41:16     33] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 820.6M).
[10/18 14:42:28     42] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:42:28     42] <CMD> editPin -pinWidth 0.17 -pinDepth 0.17 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType start -spacing 4.42 -start 0.17 819.74 -pin {{analog_io[0]} {analog_io[1]} {analog_io[2]} {analog_io[3]} {analog_io[4]} {analog_io[5]} {analog_io[6]} {analog_io[7]} {analog_io[8]} {analog_io[9]} {analog_io[10]} {analog_io[11]} {analog_io[12]} {analog_io[13]} {analog_io[14]} {analog_io[15]} {analog_io[16]} {analog_io[17]} {analog_io[18]} {analog_io[19]} {analog_io[20]} {analog_io[21]} {analog_io[22]} {analog_io[23]} {analog_io[24]} {analog_io[25]} {analog_io[26]} {analog_io[27]} {analog_io[28]}}
[10/18 14:42:28     42] **WARN: (IMPPTN-1027):	Pin [analog_io[0]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:28     42] **WARN: (IMPPTN-1027):	Pin [analog_io[1]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:28     42] **WARN: (IMPPTN-1027):	Pin [analog_io[2]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:28     42] **WARN: (IMPPTN-1027):	Pin [analog_io[3]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:28     42] **WARN: (IMPPTN-1027):	Pin [analog_io[4]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:28     42] **WARN: (IMPPTN-1027):	Pin [analog_io[5]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:28     42] **WARN: (IMPPTN-1027):	Pin [analog_io[6]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:28     42] **WARN: (IMPPTN-1027):	Pin [analog_io[7]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:28     42] **WARN: (IMPPTN-1027):	Pin [analog_io[8]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:28     42] **WARN: (IMPPTN-1027):	Pin [analog_io[9]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:28     42] **WARN: (IMPPTN-1027):	Pin [analog_io[10]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:28     42] **WARN: (IMPPTN-1027):	Pin [analog_io[11]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:28     42] **WARN: (IMPPTN-1027):	Pin [analog_io[12]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:28     42] **WARN: (IMPPTN-1027):	Pin [analog_io[13]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:28     42] **WARN: (IMPPTN-1027):	Pin [analog_io[14]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:28     42] **WARN: (IMPPTN-1027):	Pin [analog_io[15]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:28     42] **WARN: (IMPPTN-1027):	Pin [analog_io[16]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:28     42] **WARN: (IMPPTN-1027):	Pin [analog_io[17]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:28     42] **WARN: (IMPPTN-1027):	Pin [analog_io[18]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:28     42] **WARN: (IMPPTN-1027):	Pin [analog_io[19]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:28     42] **WARN: (EMS-27):	Message (IMPPTN-1027) has exceeded the current message display limit of 20.
[10/18 14:42:28     42] To increase the message display limit, refer to the product command reference manual.
[10/18 14:42:28     42] Successfully spread [29] pins.
[10/18 14:42:28     42] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 820.6M).
[10/18 14:42:32     42] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:42:32     42] <CMD> editPin -pinWidth 0.17 -pinDepth 0.17 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType start -spacing 4.42 -start 0.17 819.74 -pin {{analog_io[0]} {analog_io[1]} {analog_io[2]} {analog_io[3]} {analog_io[4]} {analog_io[5]} {analog_io[6]} {analog_io[7]} {analog_io[8]} {analog_io[9]} {analog_io[10]} {analog_io[11]} {analog_io[12]} {analog_io[13]} {analog_io[14]} {analog_io[15]} {analog_io[16]} {analog_io[17]} {analog_io[18]} {analog_io[19]} {analog_io[20]} {analog_io[21]} {analog_io[22]} {analog_io[23]} {analog_io[24]} {analog_io[25]} {analog_io[26]} {analog_io[27]} {analog_io[28]}}
[10/18 14:42:32     42] **WARN: (IMPPTN-1027):	Pin [analog_io[0]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:32     42] **WARN: (IMPPTN-1027):	Pin [analog_io[1]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:32     42] **WARN: (IMPPTN-1027):	Pin [analog_io[2]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:32     42] **WARN: (IMPPTN-1027):	Pin [analog_io[3]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:32     42] **WARN: (IMPPTN-1027):	Pin [analog_io[4]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:32     42] **WARN: (IMPPTN-1027):	Pin [analog_io[5]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:32     42] **WARN: (IMPPTN-1027):	Pin [analog_io[6]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:32     42] **WARN: (IMPPTN-1027):	Pin [analog_io[7]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:32     42] **WARN: (IMPPTN-1027):	Pin [analog_io[8]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:32     42] **WARN: (IMPPTN-1027):	Pin [analog_io[9]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:32     42] **WARN: (IMPPTN-1027):	Pin [analog_io[10]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:32     42] **WARN: (IMPPTN-1027):	Pin [analog_io[11]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:32     42] **WARN: (IMPPTN-1027):	Pin [analog_io[12]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:32     42] **WARN: (IMPPTN-1027):	Pin [analog_io[13]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:32     42] **WARN: (IMPPTN-1027):	Pin [analog_io[14]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:32     42] **WARN: (IMPPTN-1027):	Pin [analog_io[15]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:32     42] **WARN: (IMPPTN-1027):	Pin [analog_io[16]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:32     42] **WARN: (IMPPTN-1027):	Pin [analog_io[17]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:32     42] **WARN: (IMPPTN-1027):	Pin [analog_io[18]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:32     42] **WARN: (IMPPTN-1027):	Pin [analog_io[19]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:32     42] **WARN: (EMS-27):	Message (IMPPTN-1027) has exceeded the current message display limit of 20.
[10/18 14:42:32     42] To increase the message display limit, refer to the product command reference manual.
[10/18 14:42:32     42] Successfully spread [29] pins.
[10/18 14:42:32     42] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 820.6M).
[10/18 14:42:33     43] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:42:33     43] <CMD> editPin -pinWidth 0.17 -pinDepth 0.17 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType start -spacing 4.42 -start 0.17 819.74 -pin {{analog_io[0]} {analog_io[1]} {analog_io[2]} {analog_io[3]} {analog_io[4]} {analog_io[5]} {analog_io[6]} {analog_io[7]} {analog_io[8]} {analog_io[9]} {analog_io[10]} {analog_io[11]} {analog_io[12]} {analog_io[13]} {analog_io[14]} {analog_io[15]} {analog_io[16]} {analog_io[17]} {analog_io[18]} {analog_io[19]} {analog_io[20]} {analog_io[21]} {analog_io[22]} {analog_io[23]} {analog_io[24]} {analog_io[25]} {analog_io[26]} {analog_io[27]} {analog_io[28]}}
[10/18 14:42:33     43] **WARN: (IMPPTN-1027):	Pin [analog_io[0]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:33     43] **WARN: (IMPPTN-1027):	Pin [analog_io[1]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:33     43] **WARN: (IMPPTN-1027):	Pin [analog_io[2]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:33     43] **WARN: (IMPPTN-1027):	Pin [analog_io[3]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:33     43] **WARN: (IMPPTN-1027):	Pin [analog_io[4]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:33     43] **WARN: (IMPPTN-1027):	Pin [analog_io[5]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:33     43] **WARN: (IMPPTN-1027):	Pin [analog_io[6]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:33     43] **WARN: (IMPPTN-1027):	Pin [analog_io[7]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:33     43] **WARN: (IMPPTN-1027):	Pin [analog_io[8]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:33     43] **WARN: (IMPPTN-1027):	Pin [analog_io[9]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:33     43] **WARN: (IMPPTN-1027):	Pin [analog_io[10]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:33     43] **WARN: (IMPPTN-1027):	Pin [analog_io[11]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:33     43] **WARN: (IMPPTN-1027):	Pin [analog_io[12]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:33     43] **WARN: (IMPPTN-1027):	Pin [analog_io[13]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:33     43] **WARN: (IMPPTN-1027):	Pin [analog_io[14]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:33     43] **WARN: (IMPPTN-1027):	Pin [analog_io[15]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:33     43] **WARN: (IMPPTN-1027):	Pin [analog_io[16]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:33     43] **WARN: (IMPPTN-1027):	Pin [analog_io[17]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:33     43] **WARN: (IMPPTN-1027):	Pin [analog_io[18]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:33     43] **WARN: (IMPPTN-1027):	Pin [analog_io[19]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:33     43] **WARN: (EMS-27):	Message (IMPPTN-1027) has exceeded the current message display limit of 20.
[10/18 14:42:33     43] To increase the message display limit, refer to the product command reference manual.
[10/18 14:42:33     43] Successfully spread [29] pins.
[10/18 14:42:33     43] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 820.6M).
[10/18 14:42:57     45] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:42:57     45] <CMD> editPin -pinWidth 0.17 -pinDepth 0.17 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType start -spacing 5 -start 0.17 819.74 -pin {{analog_io[0]} {analog_io[1]} {analog_io[2]} {analog_io[3]} {analog_io[4]} {analog_io[5]} {analog_io[6]} {analog_io[7]} {analog_io[8]} {analog_io[9]} {analog_io[10]} {analog_io[11]} {analog_io[12]} {analog_io[13]} {analog_io[14]} {analog_io[15]} {analog_io[16]} {analog_io[17]} {analog_io[18]} {analog_io[19]} {analog_io[20]} {analog_io[21]} {analog_io[22]} {analog_io[23]} {analog_io[24]} {analog_io[25]} {analog_io[26]} {analog_io[27]} {analog_io[28]}}
[10/18 14:42:57     45] **WARN: (IMPPTN-1027):	Pin [analog_io[0]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:57     45] **WARN: (IMPPTN-1027):	Pin [analog_io[1]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:57     45] **WARN: (IMPPTN-1027):	Pin [analog_io[2]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:57     45] **WARN: (IMPPTN-1027):	Pin [analog_io[3]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:57     45] **WARN: (IMPPTN-1027):	Pin [analog_io[4]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:57     45] **WARN: (IMPPTN-1027):	Pin [analog_io[5]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:57     45] **WARN: (IMPPTN-1027):	Pin [analog_io[6]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:57     45] **WARN: (IMPPTN-1027):	Pin [analog_io[7]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:57     45] **WARN: (IMPPTN-1027):	Pin [analog_io[8]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:57     45] **WARN: (IMPPTN-1027):	Pin [analog_io[9]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:57     45] **WARN: (IMPPTN-1027):	Pin [analog_io[10]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:57     45] **WARN: (IMPPTN-1027):	Pin [analog_io[11]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:57     45] **WARN: (IMPPTN-1027):	Pin [analog_io[12]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:57     45] **WARN: (IMPPTN-1027):	Pin [analog_io[13]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:57     45] **WARN: (IMPPTN-1027):	Pin [analog_io[14]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:57     45] **WARN: (IMPPTN-1027):	Pin [analog_io[15]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:57     45] **WARN: (IMPPTN-1027):	Pin [analog_io[16]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:57     45] **WARN: (IMPPTN-1027):	Pin [analog_io[17]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:57     45] **WARN: (IMPPTN-1027):	Pin [analog_io[18]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:57     45] **WARN: (IMPPTN-1027):	Pin [analog_io[19]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:57     45] **WARN: (EMS-27):	Message (IMPPTN-1027) has exceeded the current message display limit of 20.
[10/18 14:42:57     45] To increase the message display limit, refer to the product command reference manual.
[10/18 14:42:57     45] Successfully spread [29] pins.
[10/18 14:42:57     45] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 820.6M).
[10/18 14:42:58     46] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:42:58     46] <CMD> editPin -pinWidth 0.17 -pinDepth 0.17 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType start -spacing 5.1 -start 0.17 819.74 -pin {{analog_io[0]} {analog_io[1]} {analog_io[2]} {analog_io[3]} {analog_io[4]} {analog_io[5]} {analog_io[6]} {analog_io[7]} {analog_io[8]} {analog_io[9]} {analog_io[10]} {analog_io[11]} {analog_io[12]} {analog_io[13]} {analog_io[14]} {analog_io[15]} {analog_io[16]} {analog_io[17]} {analog_io[18]} {analog_io[19]} {analog_io[20]} {analog_io[21]} {analog_io[22]} {analog_io[23]} {analog_io[24]} {analog_io[25]} {analog_io[26]} {analog_io[27]} {analog_io[28]}}
[10/18 14:42:58     46] **WARN: (IMPPTN-1027):	Pin [analog_io[0]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:58     46] **WARN: (IMPPTN-1027):	Pin [analog_io[1]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:58     46] **WARN: (IMPPTN-1027):	Pin [analog_io[2]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:58     46] **WARN: (IMPPTN-1027):	Pin [analog_io[3]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:58     46] **WARN: (IMPPTN-1027):	Pin [analog_io[4]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:58     46] **WARN: (IMPPTN-1027):	Pin [analog_io[5]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:58     46] **WARN: (IMPPTN-1027):	Pin [analog_io[6]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:58     46] **WARN: (IMPPTN-1027):	Pin [analog_io[7]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:58     46] **WARN: (IMPPTN-1027):	Pin [analog_io[8]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:58     46] **WARN: (IMPPTN-1027):	Pin [analog_io[9]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:58     46] **WARN: (IMPPTN-1027):	Pin [analog_io[10]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:58     46] **WARN: (IMPPTN-1027):	Pin [analog_io[11]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:58     46] **WARN: (IMPPTN-1027):	Pin [analog_io[12]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:58     46] **WARN: (IMPPTN-1027):	Pin [analog_io[13]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:58     46] **WARN: (IMPPTN-1027):	Pin [analog_io[14]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:58     46] **WARN: (IMPPTN-1027):	Pin [analog_io[15]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:58     46] **WARN: (IMPPTN-1027):	Pin [analog_io[16]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:58     46] **WARN: (IMPPTN-1027):	Pin [analog_io[17]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:58     46] **WARN: (IMPPTN-1027):	Pin [analog_io[18]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:58     46] **WARN: (IMPPTN-1027):	Pin [analog_io[19]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:42:58     46] **WARN: (EMS-27):	Message (IMPPTN-1027) has exceeded the current message display limit of 20.
[10/18 14:42:58     46] To increase the message display limit, refer to the product command reference manual.
[10/18 14:42:58     46] Successfully spread [29] pins.
[10/18 14:42:58     46] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 820.6M).
[10/18 14:43:30     49] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:43:30     49] <CMD> editPin -pinWidth 0.17 -pinDepth 0.17 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType start -spacing 5.1 -start 0.17 819.74 -pin {{analog_io[0]} {analog_io[1]} {analog_io[2]} {analog_io[3]} {analog_io[4]} {analog_io[5]} {analog_io[6]} {analog_io[7]} {analog_io[8]} {analog_io[9]} {analog_io[10]} {analog_io[11]} {analog_io[12]} {analog_io[13]} {analog_io[14]} {analog_io[15]} {analog_io[16]} {analog_io[17]} {analog_io[18]} {analog_io[19]} {analog_io[20]} {analog_io[21]} {analog_io[22]} {analog_io[23]} {analog_io[24]} {analog_io[25]} {analog_io[26]} {analog_io[27]} {analog_io[28]}}
[10/18 14:43:30     49] **WARN: (IMPPTN-1027):	Pin [analog_io[0]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:43:30     49] **WARN: (IMPPTN-1027):	Pin [analog_io[1]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:43:30     49] **WARN: (IMPPTN-1027):	Pin [analog_io[2]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:43:30     49] **WARN: (IMPPTN-1027):	Pin [analog_io[3]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:43:30     49] **WARN: (IMPPTN-1027):	Pin [analog_io[4]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:43:30     49] **WARN: (IMPPTN-1027):	Pin [analog_io[5]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:43:30     49] **WARN: (IMPPTN-1027):	Pin [analog_io[6]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:43:30     49] **WARN: (IMPPTN-1027):	Pin [analog_io[7]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:43:30     49] **WARN: (IMPPTN-1027):	Pin [analog_io[8]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:43:30     49] **WARN: (IMPPTN-1027):	Pin [analog_io[9]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:43:30     49] **WARN: (IMPPTN-1027):	Pin [analog_io[10]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:43:30     49] **WARN: (IMPPTN-1027):	Pin [analog_io[11]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:43:30     49] **WARN: (IMPPTN-1027):	Pin [analog_io[12]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:43:30     49] **WARN: (IMPPTN-1027):	Pin [analog_io[13]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:43:30     49] **WARN: (IMPPTN-1027):	Pin [analog_io[14]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:43:30     49] **WARN: (IMPPTN-1027):	Pin [analog_io[15]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:43:30     49] **WARN: (IMPPTN-1027):	Pin [analog_io[16]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:43:30     49] **WARN: (IMPPTN-1027):	Pin [analog_io[17]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:43:30     49] **WARN: (IMPPTN-1027):	Pin [analog_io[18]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:43:30     49] **WARN: (IMPPTN-1027):	Pin [analog_io[19]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:43:30     49] **WARN: (EMS-27):	Message (IMPPTN-1027) has exceeded the current message display limit of 20.
[10/18 14:43:30     49] To increase the message display limit, refer to the product command reference manual.
[10/18 14:43:30     49] Successfully spread [29] pins.
[10/18 14:43:30     49] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 820.6M).
[10/18 14:44:11     54] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:44:11     54] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 4.42 -pin {{io_in[0]} {io_in[1]} {io_in[2]} {io_in[3]} {io_in[4]} {io_in[5]} {io_in[6]} {io_in[7]} {io_in[8]} {io_in[9]} {io_in[10]} {io_in[11]} {io_in[12]} {io_in[13]} {io_in[14]} {io_in[15]} {io_in[16]} {io_in[17]} {io_in[18]} {io_in[19]} {io_in[20]} {io_in[21]} {io_in[22]} {io_in[23]} {io_in[24]} {io_in[25]} {io_in[26]} {io_in[27]} {io_in[28]} {io_in[29]} {io_in[30]} {io_in[31]} {io_in[32]} {io_in[33]} {io_in[34]} {io_in[35]} {io_in[36]} {io_in[37]}}
[10/18 14:44:11     54] Successfully spread [38] pins.
[10/18 14:44:11     54] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 820.6M).
[10/18 14:44:26     55] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:44:26     55] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 4.08 -pin {{io_oeb[0]} {io_oeb[1]} {io_oeb[2]} {io_oeb[3]} {io_oeb[4]} {io_oeb[5]} {io_oeb[6]} {io_oeb[7]} {io_oeb[8]} {io_oeb[9]} {io_oeb[10]} {io_oeb[11]} {io_oeb[12]} {io_oeb[13]} {io_oeb[14]} {io_oeb[15]} {io_oeb[16]} {io_oeb[17]} {io_oeb[18]} {io_oeb[19]} {io_oeb[20]} {io_oeb[21]} {io_oeb[22]} {io_oeb[23]} {io_oeb[24]} {io_oeb[25]} {io_oeb[26]} {io_oeb[27]} {io_oeb[28]} {io_oeb[29]} {io_oeb[30]} {io_oeb[31]} {io_oeb[32]} {io_oeb[33]} {io_oeb[34]} {io_oeb[35]} {io_oeb[36]} {io_oeb[37]}}
[10/18 14:44:26     55] Successfully spread [38] pins.
[10/18 14:44:26     55] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 820.6M).
[10/18 14:44:38     57] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:44:38     57] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 4.08 -pin {{io_out[0]} {io_out[1]} {io_out[2]} {io_out[3]} {io_out[4]} {io_out[5]} {io_out[6]} {io_out[7]} {io_out[8]} {io_out[9]} {io_out[10]} {io_out[11]} {io_out[12]} {io_out[13]} {io_out[14]} {io_out[15]} {io_out[16]} {io_out[17]} {io_out[18]} {io_out[19]} {io_out[20]} {io_out[21]} {io_out[22]} {io_out[23]} {io_out[24]} {io_out[25]} {io_out[26]} {io_out[27]} {io_out[28]} {io_out[29]} {io_out[30]} {io_out[31]} {io_out[32]} {io_out[33]} {io_out[34]} {io_out[35]} {io_out[36]} {io_out[37]}}
[10/18 14:44:38     57] Successfully spread [38] pins.
[10/18 14:44:38     57] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 820.6M).
[10/18 14:44:53     58] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:44:53     58] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType start -spacing 3.74 -start 0.0 0.0 -pin {{la_data_in[0]} {la_data_in[1]} {la_data_in[2]} {la_data_in[3]} {la_data_in[4]} {la_data_in[5]} {la_data_in[6]} {la_data_in[7]} {la_data_in[8]} {la_data_in[9]} {la_data_in[10]} {la_data_in[11]} {la_data_in[12]} {la_data_in[13]} {la_data_in[14]} {la_data_in[15]} {la_data_in[16]} {la_data_in[17]} {la_data_in[18]} {la_data_in[19]} {la_data_in[20]} {la_data_in[21]} {la_data_in[22]} {la_data_in[23]} {la_data_in[24]} {la_data_in[25]} {la_data_in[26]} {la_data_in[27]} {la_data_in[28]} {la_data_in[29]} {la_data_in[30]} {la_data_in[31]} {la_data_in[32]} {la_data_in[33]} {la_data_in[34]} {la_data_in[35]} {la_data_in[36]} {la_data_in[37]} {la_data_in[38]} {la_data_in[39]} {la_data_in[40]} {la_data_in[41]} {la_data_in[42]} {la_data_in[43]} {la_data_in[44]} {la_data_in[45]} {la_data_in[46]} {la_data_in[47]} {la_data_in[48]} {la_data_in[49]} {la_data_in[50]} {la_data_in[51]} {la_data_in[52]} {la_data_in[53]} {la_data_in[54]} {la_data_in[55]} {la_data_in[56]} {la_data_in[57]} {la_data_in[58]} {la_data_in[59]} {la_data_in[60]} {la_data_in[61]} {la_data_in[62]} {la_data_in[63]} {la_data_in[64]} {la_data_in[65]} {la_data_in[66]} {la_data_in[67]} {la_data_in[68]} {la_data_in[69]} {la_data_in[70]} {la_data_in[71]} {la_data_in[72]} {la_data_in[73]} {la_data_in[74]} {la_data_in[75]} {la_data_in[76]} {la_data_in[77]} {la_data_in[78]} {la_data_in[79]} {la_data_in[80]} {la_data_in[81]} {la_data_in[82]} {la_data_in[83]} {la_data_in[84]} {la_data_in[85]} {la_data_in[86]} {la_data_in[87]} {la_data_in[88]} {la_data_in[89]} {la_data_in[90]} {la_data_in[91]} {la_data_in[92]} {la_data_in[93]} {la_data_in[94]} {la_data_in[95]} {la_data_in[96]} {la_data_in[97]} {la_data_in[98]} {la_data_in[99]} {la_data_in[100]} {la_data_in[101]} {la_data_in[102]} {la_data_in[103]} {la_data_in[104]} {la_data_in[105]} {la_data_in[106]} {la_data_in[107]} {la_data_in[108]} {la_data_in[109]} {la_data_in[110]} {la_data_in[111]} {la_data_in[112]} {la_data_in[113]} {la_data_in[114]} {la_data_in[115]} {la_data_in[116]} {la_data_in[117]} {la_data_in[118]} {la_data_in[119]} {la_data_in[120]} {la_data_in[121]} {la_data_in[122]} {la_data_in[123]} {la_data_in[124]} {la_data_in[125]} {la_data_in[126]} {la_data_in[127]}}
[10/18 14:44:53     58] **ERROR: (IMPPTN-971):	Selected region for spreading the selected [128] pins is not sufficient to spread all the pins. Ensure that the space on the specified region is enough to spread the pins uniformly.
[10/18 14:44:53     58] Selected [128] pin for spreading. Could not spread (128 out of 128) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[10/18 14:44:53     58] 
[10/18 14:44:53     58] Following pins are not spread:
[10/18 14:44:53     58]   la_data_in[0]
[10/18 14:44:53     58]   la_data_in[1]
[10/18 14:44:53     58]   la_data_in[2]
[10/18 14:44:53     58]   la_data_in[3]
[10/18 14:44:53     58]   la_data_in[4]
[10/18 14:44:53     58]   la_data_in[5]
[10/18 14:44:53     58]   la_data_in[6]
[10/18 14:44:53     58]   la_data_in[7]
[10/18 14:44:53     58]   la_data_in[8]
[10/18 14:44:53     58]   la_data_in[9]
[10/18 14:44:53     58]   la_data_in[10]
[10/18 14:44:53     58]   la_data_in[11]
[10/18 14:44:53     58]   la_data_in[12]
[10/18 14:44:53     58]   la_data_in[13]
[10/18 14:44:53     58]   la_data_in[14]
[10/18 14:44:53     58]   la_data_in[15]
[10/18 14:44:53     58]   la_data_in[16]
[10/18 14:44:53     58]   la_data_in[17]
[10/18 14:44:53     58]   la_data_in[18]
[10/18 14:44:53     58]   la_data_in[19]
[10/18 14:44:53     58]   la_data_in[20]
[10/18 14:44:53     58]   la_data_in[21]
[10/18 14:44:53     58]   la_data_in[22]
[10/18 14:44:53     58]   la_data_in[23]
[10/18 14:44:53     58]   la_data_in[24]
[10/18 14:44:53     58]   la_data_in[25]
[10/18 14:44:53     58]   la_data_in[26]
[10/18 14:44:53     58]   la_data_in[27]
[10/18 14:44:53     58]   la_data_in[28]
[10/18 14:44:53     58]   la_data_in[29]
[10/18 14:44:53     58]   la_data_in[30]
[10/18 14:44:53     58]   la_data_in[31]
[10/18 14:44:53     58]   la_data_in[32]
[10/18 14:44:53     58]   la_data_in[33]
[10/18 14:44:53     58]   la_data_in[34]
[10/18 14:44:53     58]   la_data_in[35]
[10/18 14:44:53     58]   la_data_in[36]
[10/18 14:44:53     58]   la_data_in[37]
[10/18 14:44:53     58]   la_data_in[38]
[10/18 14:44:53     58]   la_data_in[39]
[10/18 14:44:53     58]   la_data_in[40]
[10/18 14:44:53     58]   la_data_in[41]
[10/18 14:44:53     58]   la_data_in[42]
[10/18 14:44:53     58]   la_data_in[43]
[10/18 14:44:53     58]   la_data_in[44]
[10/18 14:44:53     58]   la_data_in[45]
[10/18 14:44:53     58]   la_data_in[46]
[10/18 14:44:53     58]   la_data_in[47]
[10/18 14:44:53     58]   la_data_in[48]
[10/18 14:44:53     58]   la_data_in[49]
[10/18 14:44:53     58]   la_data_in[50]
[10/18 14:44:53     58]   la_data_in[51]
[10/18 14:44:53     58]   la_data_in[52]
[10/18 14:44:53     58]   la_data_in[53]
[10/18 14:44:53     58]   la_data_in[54]
[10/18 14:44:53     58]   la_data_in[55]
[10/18 14:44:53     58]   la_data_in[56]
[10/18 14:44:53     58]   la_data_in[57]
[10/18 14:44:53     58]   la_data_in[58]
[10/18 14:44:53     58]   la_data_in[59]
[10/18 14:44:53     58]   la_data_in[60]
[10/18 14:44:53     58]   la_data_in[61]
[10/18 14:44:53     58]   la_data_in[62]
[10/18 14:44:53     58]   la_data_in[63]
[10/18 14:44:53     58]   la_data_in[64]
[10/18 14:44:53     58]   la_data_in[65]
[10/18 14:44:53     58]   la_data_in[66]
[10/18 14:44:53     58]   la_data_in[67]
[10/18 14:44:53     58]   la_data_in[68]
[10/18 14:44:53     58]   la_data_in[69]
[10/18 14:44:53     58]   la_data_in[70]
[10/18 14:44:53     58]   la_data_in[71]
[10/18 14:44:53     58]   la_data_in[72]
[10/18 14:44:53     58]   la_data_in[73]
[10/18 14:44:53     58]   la_data_in[74]
[10/18 14:44:53     58]   la_data_in[75]
[10/18 14:44:53     58]   la_data_in[76]
[10/18 14:44:53     58]   la_data_in[77]
[10/18 14:44:53     58]   la_data_in[78]
[10/18 14:44:53     58]   la_data_in[79]
[10/18 14:44:53     58]   la_data_in[80]
[10/18 14:44:53     58]   la_data_in[81]
[10/18 14:44:53     58]   la_data_in[82]
[10/18 14:44:53     58]   la_data_in[83]
[10/18 14:44:53     58]   la_data_in[84]
[10/18 14:44:53     58]   la_data_in[85]
[10/18 14:44:53     58]   la_data_in[86]
[10/18 14:44:53     58]   la_data_in[87]
[10/18 14:44:53     58]   la_data_in[88]
[10/18 14:44:53     58]   la_data_in[89]
[10/18 14:44:53     58]   la_data_in[90]
[10/18 14:44:53     58]   la_data_in[91]
[10/18 14:44:53     58]   la_data_in[92]
[10/18 14:44:53     58]   la_data_in[93]
[10/18 14:44:53     58]   la_data_in[94]
[10/18 14:44:53     58]   la_data_in[95]
[10/18 14:44:53     58]   la_data_in[96]
[10/18 14:44:53     58]   la_data_in[97]
[10/18 14:44:53     58]   la_data_in[98]
[10/18 14:44:53     58]   la_data_in[99]
[10/18 14:44:53     58]   la_data_in[100]
[10/18 14:44:53     58]   la_data_in[101]
[10/18 14:44:53     58]   la_data_in[102]
[10/18 14:44:53     58]   la_data_in[103]
[10/18 14:44:53     58]   la_data_in[104]
[10/18 14:44:53     58]   la_data_in[105]
[10/18 14:44:53     58]   la_data_in[106]
[10/18 14:44:53     58]   la_data_in[107]
[10/18 14:44:53     58]   la_data_in[108]
[10/18 14:44:53     58]   la_data_in[109]
[10/18 14:44:53     58]   la_data_in[110]
[10/18 14:44:53     58]   la_data_in[111]
[10/18 14:44:53     58]   la_data_in[112]
[10/18 14:44:53     58]   la_data_in[113]
[10/18 14:44:53     58]   la_data_in[114]
[10/18 14:44:53     58]   la_data_in[115]
[10/18 14:44:53     58]   la_data_in[116]
[10/18 14:44:53     58]   la_data_in[117]
[10/18 14:44:53     58]   la_data_in[118]
[10/18 14:44:53     58]   la_data_in[119]
[10/18 14:44:53     58]   la_data_in[120]
[10/18 14:44:53     58]   la_data_in[121]
[10/18 14:44:53     58]   la_data_in[122]
[10/18 14:44:53     58]   la_data_in[123]
[10/18 14:44:53     58]   la_data_in[124]
[10/18 14:44:53     58]   la_data_in[125]
[10/18 14:44:53     58]   la_data_in[126]
[10/18 14:44:53     58]   la_data_in[127]
[10/18 14:44:53     58] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 822.6M).
[10/18 14:45:44     64] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:45:44     64] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 1 -start 0.0 0.0 -pin {{la_data_in[0]} {la_data_in[1]} {la_data_in[2]} {la_data_in[3]} {la_data_in[4]} {la_data_in[5]} {la_data_in[6]} {la_data_in[7]} {la_data_in[8]} {la_data_in[9]} {la_data_in[10]} {la_data_in[11]} {la_data_in[12]} {la_data_in[13]} {la_data_in[14]} {la_data_in[15]} {la_data_in[16]} {la_data_in[17]} {la_data_in[18]} {la_data_in[19]} {la_data_in[20]} {la_data_in[21]} {la_data_in[22]} {la_data_in[23]} {la_data_in[24]} {la_data_in[25]} {la_data_in[26]} {la_data_in[27]} {la_data_in[28]} {la_data_in[29]} {la_data_in[30]} {la_data_in[31]} {la_data_in[32]} {la_data_in[33]} {la_data_in[34]} {la_data_in[35]} {la_data_in[36]} {la_data_in[37]} {la_data_in[38]} {la_data_in[39]} {la_data_in[40]} {la_data_in[41]} {la_data_in[42]} {la_data_in[43]} {la_data_in[44]} {la_data_in[45]} {la_data_in[46]} {la_data_in[47]} {la_data_in[48]} {la_data_in[49]} {la_data_in[50]} {la_data_in[51]} {la_data_in[52]} {la_data_in[53]} {la_data_in[54]} {la_data_in[55]} {la_data_in[56]} {la_data_in[57]} {la_data_in[58]} {la_data_in[59]} {la_data_in[60]} {la_data_in[61]} {la_data_in[62]} {la_data_in[63]} {la_data_in[64]} {la_data_in[65]} {la_data_in[66]} {la_data_in[67]} {la_data_in[68]} {la_data_in[69]} {la_data_in[70]} {la_data_in[71]} {la_data_in[72]} {la_data_in[73]} {la_data_in[74]} {la_data_in[75]} {la_data_in[76]} {la_data_in[77]} {la_data_in[78]} {la_data_in[79]} {la_data_in[80]} {la_data_in[81]} {la_data_in[82]} {la_data_in[83]} {la_data_in[84]} {la_data_in[85]} {la_data_in[86]} {la_data_in[87]} {la_data_in[88]} {la_data_in[89]} {la_data_in[90]} {la_data_in[91]} {la_data_in[92]} {la_data_in[93]} {la_data_in[94]} {la_data_in[95]} {la_data_in[96]} {la_data_in[97]} {la_data_in[98]} {la_data_in[99]} {la_data_in[100]} {la_data_in[101]} {la_data_in[102]} {la_data_in[103]} {la_data_in[104]} {la_data_in[105]} {la_data_in[106]} {la_data_in[107]} {la_data_in[108]} {la_data_in[109]} {la_data_in[110]} {la_data_in[111]} {la_data_in[112]} {la_data_in[113]} {la_data_in[114]} {la_data_in[115]} {la_data_in[116]} {la_data_in[117]} {la_data_in[118]} {la_data_in[119]} {la_data_in[120]} {la_data_in[121]} {la_data_in[122]} {la_data_in[123]} {la_data_in[124]} {la_data_in[125]} {la_data_in[126]} {la_data_in[127]}}
[10/18 14:45:44     65] Successfully spread [128] pins.
[10/18 14:45:44     65] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 823.6M).
[10/18 14:46:01     66] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:46:01     66] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType start -spacing 1 -start 0.0 0.0 -pin {{la_data_out[0]} {la_data_out[1]} {la_data_out[2]} {la_data_out[3]} {la_data_out[4]} {la_data_out[5]} {la_data_out[6]} {la_data_out[7]} {la_data_out[8]} {la_data_out[9]} {la_data_out[10]} {la_data_out[11]} {la_data_out[12]} {la_data_out[13]} {la_data_out[14]} {la_data_out[15]} {la_data_out[16]} {la_data_out[17]} {la_data_out[18]} {la_data_out[19]} {la_data_out[20]} {la_data_out[21]} {la_data_out[22]} {la_data_out[23]} {la_data_out[24]} {la_data_out[25]} {la_data_out[26]} {la_data_out[27]} {la_data_out[28]} {la_data_out[29]} {la_data_out[30]} {la_data_out[31]} {la_data_out[32]} {la_data_out[33]} {la_data_out[34]} {la_data_out[35]} {la_data_out[36]} {la_data_out[37]} {la_data_out[38]} {la_data_out[39]} {la_data_out[40]} {la_data_out[41]} {la_data_out[42]} {la_data_out[43]} {la_data_out[44]} {la_data_out[45]} {la_data_out[46]} {la_data_out[47]} {la_data_out[48]} {la_data_out[49]} {la_data_out[50]} {la_data_out[51]} {la_data_out[52]} {la_data_out[53]} {la_data_out[54]} {la_data_out[55]} {la_data_out[56]} {la_data_out[57]} {la_data_out[58]} {la_data_out[59]} {la_data_out[60]} {la_data_out[61]} {la_data_out[62]} {la_data_out[63]} {la_data_out[64]} {la_data_out[65]} {la_data_out[66]} {la_data_out[67]} {la_data_out[68]} {la_data_out[69]} {la_data_out[70]} {la_data_out[71]} {la_data_out[72]} {la_data_out[73]} {la_data_out[74]} {la_data_out[75]} {la_data_out[76]} {la_data_out[77]} {la_data_out[78]} {la_data_out[79]} {la_data_out[80]} {la_data_out[81]} {la_data_out[82]} {la_data_out[83]} {la_data_out[84]} {la_data_out[85]} {la_data_out[86]} {la_data_out[87]} {la_data_out[88]} {la_data_out[89]} {la_data_out[90]} {la_data_out[91]} {la_data_out[92]} {la_data_out[93]} {la_data_out[94]} {la_data_out[95]} {la_data_out[96]} {la_data_out[97]} {la_data_out[98]} {la_data_out[99]} {la_data_out[100]} {la_data_out[101]} {la_data_out[102]} {la_data_out[103]} {la_data_out[104]} {la_data_out[105]} {la_data_out[106]} {la_data_out[107]} {la_data_out[108]} {la_data_out[109]} {la_data_out[110]} {la_data_out[111]} {la_data_out[112]} {la_data_out[113]} {la_data_out[114]} {la_data_out[115]} {la_data_out[116]} {la_data_out[117]} {la_data_out[118]} {la_data_out[119]} {la_data_out[120]} {la_data_out[121]} {la_data_out[122]} {la_data_out[123]} {la_data_out[124]} {la_data_out[125]} {la_data_out[126]} {la_data_out[127]}}
[10/18 14:46:01     66] Successfully spread [128] pins.
[10/18 14:46:01     66] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 824.6M).
[10/18 14:46:20     68] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:46:20     68] <CMD> editPin -pinWidth 0.17 -pinDepth 0.17 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType start -spacing 1.02 -start 819.74 819.57 -pin {{la_data_out[0]} {la_data_out[1]} {la_data_out[2]} {la_data_out[3]} {la_data_out[4]} {la_data_out[5]} {la_data_out[6]} {la_data_out[7]} {la_data_out[8]} {la_data_out[9]} {la_data_out[10]} {la_data_out[11]} {la_data_out[12]} {la_data_out[13]} {la_data_out[14]} {la_data_out[15]} {la_data_out[16]} {la_data_out[17]} {la_data_out[18]} {la_data_out[19]} {la_data_out[20]} {la_data_out[21]} {la_data_out[22]} {la_data_out[23]} {la_data_out[24]} {la_data_out[25]} {la_data_out[26]} {la_data_out[27]} {la_data_out[28]} {la_data_out[29]} {la_data_out[30]} {la_data_out[31]} {la_data_out[32]} {la_data_out[33]} {la_data_out[34]} {la_data_out[35]} {la_data_out[36]} {la_data_out[37]} {la_data_out[38]} {la_data_out[39]} {la_data_out[40]} {la_data_out[41]} {la_data_out[42]} {la_data_out[43]} {la_data_out[44]} {la_data_out[45]} {la_data_out[46]} {la_data_out[47]} {la_data_out[48]} {la_data_out[49]} {la_data_out[50]} {la_data_out[51]} {la_data_out[52]} {la_data_out[53]} {la_data_out[54]} {la_data_out[55]} {la_data_out[56]} {la_data_out[57]} {la_data_out[58]} {la_data_out[59]} {la_data_out[60]} {la_data_out[61]} {la_data_out[62]} {la_data_out[63]} {la_data_out[64]} {la_data_out[65]} {la_data_out[66]} {la_data_out[67]} {la_data_out[68]} {la_data_out[69]} {la_data_out[70]} {la_data_out[71]} {la_data_out[72]} {la_data_out[73]} {la_data_out[74]} {la_data_out[75]} {la_data_out[76]} {la_data_out[77]} {la_data_out[78]} {la_data_out[79]} {la_data_out[80]} {la_data_out[81]} {la_data_out[82]} {la_data_out[83]} {la_data_out[84]} {la_data_out[85]} {la_data_out[86]} {la_data_out[87]} {la_data_out[88]} {la_data_out[89]} {la_data_out[90]} {la_data_out[91]} {la_data_out[92]} {la_data_out[93]} {la_data_out[94]} {la_data_out[95]} {la_data_out[96]} {la_data_out[97]} {la_data_out[98]} {la_data_out[99]} {la_data_out[100]} {la_data_out[101]} {la_data_out[102]} {la_data_out[103]} {la_data_out[104]} {la_data_out[105]} {la_data_out[106]} {la_data_out[107]} {la_data_out[108]} {la_data_out[109]} {la_data_out[110]} {la_data_out[111]} {la_data_out[112]} {la_data_out[113]} {la_data_out[114]} {la_data_out[115]} {la_data_out[116]} {la_data_out[117]} {la_data_out[118]} {la_data_out[119]} {la_data_out[120]} {la_data_out[121]} {la_data_out[122]} {la_data_out[123]} {la_data_out[124]} {la_data_out[125]} {la_data_out[126]} {la_data_out[127]}}
[10/18 14:46:20     68] **WARN: (IMPPTN-1027):	Pin [la_data_out[0]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:20     68] **WARN: (IMPPTN-1027):	Pin [la_data_out[1]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:20     68] **WARN: (IMPPTN-1027):	Pin [la_data_out[2]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:20     68] **WARN: (IMPPTN-1027):	Pin [la_data_out[3]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:20     68] **WARN: (IMPPTN-1027):	Pin [la_data_out[4]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:20     68] **WARN: (IMPPTN-1027):	Pin [la_data_out[5]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:20     68] **WARN: (IMPPTN-1027):	Pin [la_data_out[6]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:20     68] **WARN: (IMPPTN-1027):	Pin [la_data_out[7]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:20     68] **WARN: (IMPPTN-1027):	Pin [la_data_out[8]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:20     68] **WARN: (IMPPTN-1027):	Pin [la_data_out[9]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:20     68] **WARN: (IMPPTN-1027):	Pin [la_data_out[10]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:20     68] **WARN: (IMPPTN-1027):	Pin [la_data_out[11]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:20     68] **WARN: (IMPPTN-1027):	Pin [la_data_out[12]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:20     68] **WARN: (IMPPTN-1027):	Pin [la_data_out[13]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:20     68] **WARN: (IMPPTN-1027):	Pin [la_data_out[14]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:20     68] **WARN: (IMPPTN-1027):	Pin [la_data_out[15]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:20     68] **WARN: (IMPPTN-1027):	Pin [la_data_out[16]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:20     68] **WARN: (IMPPTN-1027):	Pin [la_data_out[17]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:20     68] **WARN: (IMPPTN-1027):	Pin [la_data_out[18]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:20     68] **WARN: (IMPPTN-1027):	Pin [la_data_out[19]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:20     68] **WARN: (EMS-27):	Message (IMPPTN-1027) has exceeded the current message display limit of 20.
[10/18 14:46:20     68] To increase the message display limit, refer to the product command reference manual.
[10/18 14:46:20     68] Successfully spread [128] pins.
[10/18 14:46:20     68] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 824.6M).
[10/18 14:46:39     71] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:46:39     71] <CMD> editPin -pinWidth 0.17 -pinDepth 0.17 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 1.02 -start 0.0 0.17 -pin {{la_data_in[0]} {la_data_in[1]} {la_data_in[2]} {la_data_in[3]} {la_data_in[4]} {la_data_in[5]} {la_data_in[6]} {la_data_in[7]} {la_data_in[8]} {la_data_in[9]} {la_data_in[10]} {la_data_in[11]} {la_data_in[12]} {la_data_in[13]} {la_data_in[14]} {la_data_in[15]} {la_data_in[16]} {la_data_in[17]} {la_data_in[18]} {la_data_in[19]} {la_data_in[20]} {la_data_in[21]} {la_data_in[22]} {la_data_in[23]} {la_data_in[24]} {la_data_in[25]} {la_data_in[26]} {la_data_in[27]} {la_data_in[28]} {la_data_in[29]} {la_data_in[30]} {la_data_in[31]} {la_data_in[32]} {la_data_in[33]} {la_data_in[34]} {la_data_in[35]} {la_data_in[36]} {la_data_in[37]} {la_data_in[38]} {la_data_in[39]} {la_data_in[40]} {la_data_in[41]} {la_data_in[42]} {la_data_in[43]} {la_data_in[44]} {la_data_in[45]} {la_data_in[46]} {la_data_in[47]} {la_data_in[48]} {la_data_in[49]} {la_data_in[50]} {la_data_in[51]} {la_data_in[52]} {la_data_in[53]} {la_data_in[54]} {la_data_in[55]} {la_data_in[56]} {la_data_in[57]} {la_data_in[58]} {la_data_in[59]} {la_data_in[60]} {la_data_in[61]} {la_data_in[62]} {la_data_in[63]} {la_data_in[64]} {la_data_in[65]} {la_data_in[66]} {la_data_in[67]} {la_data_in[68]} {la_data_in[69]} {la_data_in[70]} {la_data_in[71]} {la_data_in[72]} {la_data_in[73]} {la_data_in[74]} {la_data_in[75]} {la_data_in[76]} {la_data_in[77]} {la_data_in[78]} {la_data_in[79]} {la_data_in[80]} {la_data_in[81]} {la_data_in[82]} {la_data_in[83]} {la_data_in[84]} {la_data_in[85]} {la_data_in[86]} {la_data_in[87]} {la_data_in[88]} {la_data_in[89]} {la_data_in[90]} {la_data_in[91]} {la_data_in[92]} {la_data_in[93]} {la_data_in[94]} {la_data_in[95]} {la_data_in[96]} {la_data_in[97]} {la_data_in[98]} {la_data_in[99]} {la_data_in[100]} {la_data_in[101]} {la_data_in[102]} {la_data_in[103]} {la_data_in[104]} {la_data_in[105]} {la_data_in[106]} {la_data_in[107]} {la_data_in[108]} {la_data_in[109]} {la_data_in[110]} {la_data_in[111]} {la_data_in[112]} {la_data_in[113]} {la_data_in[114]} {la_data_in[115]} {la_data_in[116]} {la_data_in[117]} {la_data_in[118]} {la_data_in[119]} {la_data_in[120]} {la_data_in[121]} {la_data_in[122]} {la_data_in[123]} {la_data_in[124]} {la_data_in[125]} {la_data_in[126]} {la_data_in[127]}}
[10/18 14:46:39     71] **WARN: (IMPPTN-1027):	Pin [la_data_in[0]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:39     71] **WARN: (IMPPTN-1027):	Pin [la_data_in[1]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:39     71] **WARN: (IMPPTN-1027):	Pin [la_data_in[2]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:39     71] **WARN: (IMPPTN-1027):	Pin [la_data_in[3]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:39     71] **WARN: (IMPPTN-1027):	Pin [la_data_in[4]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:39     71] **WARN: (IMPPTN-1027):	Pin [la_data_in[5]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:39     71] **WARN: (IMPPTN-1027):	Pin [la_data_in[6]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:39     71] **WARN: (IMPPTN-1027):	Pin [la_data_in[7]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:39     71] **WARN: (IMPPTN-1027):	Pin [la_data_in[8]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:39     71] **WARN: (IMPPTN-1027):	Pin [la_data_in[9]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:39     71] **WARN: (IMPPTN-1027):	Pin [la_data_in[10]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:39     71] **WARN: (IMPPTN-1027):	Pin [la_data_in[11]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:39     71] **WARN: (IMPPTN-1027):	Pin [la_data_in[12]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:39     71] **WARN: (IMPPTN-1027):	Pin [la_data_in[13]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:39     71] **WARN: (IMPPTN-1027):	Pin [la_data_in[14]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:39     71] **WARN: (IMPPTN-1027):	Pin [la_data_in[15]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:39     71] **WARN: (IMPPTN-1027):	Pin [la_data_in[16]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:39     71] **WARN: (IMPPTN-1027):	Pin [la_data_in[17]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:39     71] **WARN: (IMPPTN-1027):	Pin [la_data_in[18]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:39     71] **WARN: (IMPPTN-1027):	Pin [la_data_in[19]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:46:39     71] **WARN: (EMS-27):	Message (IMPPTN-1027) has exceeded the current message display limit of 20.
[10/18 14:46:39     71] To increase the message display limit, refer to the product command reference manual.
[10/18 14:46:39     71] Successfully spread [128] pins.
[10/18 14:46:39     71] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 824.6M).
[10/18 14:46:56     73] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:46:56     73] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing -1.02 -pin {{la_oenb[0]} {la_oenb[1]} {la_oenb[2]} {la_oenb[3]} {la_oenb[4]} {la_oenb[5]} {la_oenb[6]} {la_oenb[7]} {la_oenb[8]} {la_oenb[9]} {la_oenb[10]} {la_oenb[11]} {la_oenb[12]} {la_oenb[13]} {la_oenb[14]} {la_oenb[15]} {la_oenb[16]} {la_oenb[17]} {la_oenb[18]} {la_oenb[19]} {la_oenb[20]} {la_oenb[21]} {la_oenb[22]} {la_oenb[23]} {la_oenb[24]} {la_oenb[25]} {la_oenb[26]} {la_oenb[27]} {la_oenb[28]} {la_oenb[29]} {la_oenb[30]} {la_oenb[31]} {la_oenb[32]} {la_oenb[33]} {la_oenb[34]} {la_oenb[35]} {la_oenb[36]} {la_oenb[37]} {la_oenb[38]} {la_oenb[39]} {la_oenb[40]} {la_oenb[41]} {la_oenb[42]} {la_oenb[43]} {la_oenb[44]} {la_oenb[45]} {la_oenb[46]} {la_oenb[47]} {la_oenb[48]} {la_oenb[49]} {la_oenb[50]} {la_oenb[51]} {la_oenb[52]} {la_oenb[53]} {la_oenb[54]} {la_oenb[55]} {la_oenb[56]} {la_oenb[57]} {la_oenb[58]} {la_oenb[59]} {la_oenb[60]} {la_oenb[61]} {la_oenb[62]} {la_oenb[63]} {la_oenb[64]} {la_oenb[65]} {la_oenb[66]} {la_oenb[67]} {la_oenb[68]} {la_oenb[69]} {la_oenb[70]} {la_oenb[71]} {la_oenb[72]} {la_oenb[73]} {la_oenb[74]} {la_oenb[75]} {la_oenb[76]} {la_oenb[77]} {la_oenb[78]} {la_oenb[79]} {la_oenb[80]} {la_oenb[81]} {la_oenb[82]} {la_oenb[83]} {la_oenb[84]} {la_oenb[85]} {la_oenb[86]} {la_oenb[87]} {la_oenb[88]} {la_oenb[89]} {la_oenb[90]} {la_oenb[91]} {la_oenb[92]} {la_oenb[93]} {la_oenb[94]} {la_oenb[95]} {la_oenb[96]} {la_oenb[97]} {la_oenb[98]} {la_oenb[99]} {la_oenb[100]} {la_oenb[101]} {la_oenb[102]} {la_oenb[103]} {la_oenb[104]} {la_oenb[105]} {la_oenb[106]} {la_oenb[107]} {la_oenb[108]} {la_oenb[109]} {la_oenb[110]} {la_oenb[111]} {la_oenb[112]} {la_oenb[113]} {la_oenb[114]} {la_oenb[115]} {la_oenb[116]} {la_oenb[117]} {la_oenb[118]} {la_oenb[119]} {la_oenb[120]} {la_oenb[121]} {la_oenb[122]} {la_oenb[123]} {la_oenb[124]} {la_oenb[125]} {la_oenb[126]} {la_oenb[127]}}
[10/18 14:46:56     73] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
[10/18 14:47:20     76] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:47:20     76] <CMD> editPin -fixedPin 1 -fixOverlap 1 -spreadDirection clockwise -side Left -layer 3 -spreadType side -pin {{la_oenb[0]} {la_oenb[1]} {la_oenb[2]} {la_oenb[3]} {la_oenb[4]} {la_oenb[5]} {la_oenb[6]} {la_oenb[7]} {la_oenb[8]} {la_oenb[9]} {la_oenb[10]} {la_oenb[11]} {la_oenb[12]} {la_oenb[13]} {la_oenb[14]} {la_oenb[15]} {la_oenb[16]} {la_oenb[17]} {la_oenb[18]} {la_oenb[19]} {la_oenb[20]} {la_oenb[21]} {la_oenb[22]} {la_oenb[23]} {la_oenb[24]} {la_oenb[25]} {la_oenb[26]} {la_oenb[27]} {la_oenb[28]} {la_oenb[29]} {la_oenb[30]} {la_oenb[31]} {la_oenb[32]} {la_oenb[33]} {la_oenb[34]} {la_oenb[35]} {la_oenb[36]} {la_oenb[37]} {la_oenb[38]} {la_oenb[39]} {la_oenb[40]} {la_oenb[41]} {la_oenb[42]} {la_oenb[43]} {la_oenb[44]} {la_oenb[45]} {la_oenb[46]} {la_oenb[47]} {la_oenb[48]} {la_oenb[49]} {la_oenb[50]} {la_oenb[51]} {la_oenb[52]} {la_oenb[53]} {la_oenb[54]} {la_oenb[55]} {la_oenb[56]} {la_oenb[57]} {la_oenb[58]} {la_oenb[59]} {la_oenb[60]} {la_oenb[61]} {la_oenb[62]} {la_oenb[63]} {la_oenb[64]} {la_oenb[65]} {la_oenb[66]} {la_oenb[67]} {la_oenb[68]} {la_oenb[69]} {la_oenb[70]} {la_oenb[71]} {la_oenb[72]} {la_oenb[73]} {la_oenb[74]} {la_oenb[75]} {la_oenb[76]} {la_oenb[77]} {la_oenb[78]} {la_oenb[79]} {la_oenb[80]} {la_oenb[81]} {la_oenb[82]} {la_oenb[83]} {la_oenb[84]} {la_oenb[85]} {la_oenb[86]} {la_oenb[87]} {la_oenb[88]} {la_oenb[89]} {la_oenb[90]} {la_oenb[91]} {la_oenb[92]} {la_oenb[93]} {la_oenb[94]} {la_oenb[95]} {la_oenb[96]} {la_oenb[97]} {la_oenb[98]} {la_oenb[99]} {la_oenb[100]} {la_oenb[101]} {la_oenb[102]} {la_oenb[103]} {la_oenb[104]} {la_oenb[105]} {la_oenb[106]} {la_oenb[107]} {la_oenb[108]} {la_oenb[109]} {la_oenb[110]} {la_oenb[111]} {la_oenb[112]} {la_oenb[113]} {la_oenb[114]} {la_oenb[115]} {la_oenb[116]} {la_oenb[117]} {la_oenb[118]} {la_oenb[119]} {la_oenb[120]} {la_oenb[121]} {la_oenb[122]} {la_oenb[123]} {la_oenb[124]} {la_oenb[125]} {la_oenb[126]} {la_oenb[127]}}
[10/18 14:47:20     76] Successfully spread [128] pins.
[10/18 14:47:20     76] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 824.6M).
[10/18 14:47:45     79] **ERROR: (IMPSYT-16268):	Only support 'start' and 'center' spread for single pin.
[10/18 14:48:11     82] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:48:11     82] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType start -spacing 34 -start 0.0 0.0 -pin user_clock2
[10/18 14:48:11     82] Successfully spread [1] pins.
[10/18 14:48:11     82] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
[10/18 14:48:31     84] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:48:31     84] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType start -spacing 40 -start 0.0 0.0 -pin {{user_irq[0]} {user_irq[1]} {user_irq[2]}}
[10/18 14:48:31     84] Successfully spread [3] pins.
[10/18 14:48:31     84] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
[10/18 14:48:51     86] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:48:51     86] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType start -spacing 10 -start 0.0 0.0 -pin vccd1
[10/18 14:48:51     86] **ERROR: (IMPPTN-971):	Selected region for spreading the selected [1] pins is not sufficient to spread all the pins. Ensure that the space on the specified region is enough to spread the pins uniformly.
[10/18 14:48:51     86] Selected [1] pin for spreading. Could not spread (1 out of 1) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[10/18 14:48:51     86] 
[10/18 14:48:51     86] Following pin is not spread:
[10/18 14:48:51     86]   vccd1
[10/18 14:48:51     86] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
[10/18 14:49:16     89] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:49:16     89] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 100 -start 0.0 0.0 -pin vccd1
[10/18 14:49:16     89] Successfully spread [1] pins.
[10/18 14:49:16     89] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
[10/18 14:49:30     91] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:49:30     91] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 110 -start 0.0 0.0 -pin vccd2
[10/18 14:49:30     91] Successfully spread [1] pins.
[10/18 14:49:30     91] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
[10/18 14:49:46     92] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:49:46     92] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 120 -start 0.0 0.0 -pin vdda1
[10/18 14:49:46     92] Successfully spread [1] pins.
[10/18 14:49:46     92] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
[10/18 14:49:59     94] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:49:59     94] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 130 -start 0.0 0.0 -pin vdda2
[10/18 14:49:59     94] Successfully spread [1] pins.
[10/18 14:49:59     94] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
[10/18 14:50:17     95] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:50:17     95] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 140 -start 0.0 0.0 -pin vssa1
[10/18 14:50:17     95] Successfully spread [1] pins.
[10/18 14:50:17     95] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
[10/18 14:50:31     97] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:50:31     97] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 150 -start 0.0 0.0 -pin vssa2
[10/18 14:50:31     97] Successfully spread [1] pins.
[10/18 14:50:31     97] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
[10/18 14:50:47     98] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:50:47     98] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 160 -start 0.0 0.0 -pin vssd1
[10/18 14:50:47     98] Successfully spread [1] pins.
[10/18 14:50:47     98] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
[10/18 14:51:12    101] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:51:12    101] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 170 -start 0.0 0.0 -pin vssd2
[10/18 14:51:12    101] Successfully spread [1] pins.
[10/18 14:51:12    101] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
[10/18 14:51:36    103] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:51:36    103] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType start -spacing 200 -start 0.0 0.0 -pin wb_clk_i
[10/18 14:51:36    103] Successfully spread [1] pins.
[10/18 14:51:36    103] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
[10/18 14:51:52    105] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:51:52    105] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType start -spacing 205 -start 0.0 0.0 -pin wb_rst_i
[10/18 14:51:52    105] Successfully spread [1] pins.
[10/18 14:51:52    105] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
[10/18 14:52:03    106] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:52:03    106] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType start -spacing 210 -start 0.0 0.0 -pin wbs_ack_o
[10/18 14:52:03    106] Successfully spread [1] pins.
[10/18 14:52:03    106] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
[10/18 14:52:18    107] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:52:18    107] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType start -spacing 215 -start 0.0 0.0 -pin {{wbs_adr_i[0]} {wbs_adr_i[1]} {wbs_adr_i[2]} {wbs_adr_i[3]} {wbs_adr_i[4]} {wbs_adr_i[5]} {wbs_adr_i[6]} {wbs_adr_i[7]} {wbs_adr_i[8]} {wbs_adr_i[9]} {wbs_adr_i[10]} {wbs_adr_i[11]} {wbs_adr_i[12]} {wbs_adr_i[13]} {wbs_adr_i[14]} {wbs_adr_i[15]} {wbs_adr_i[16]} {wbs_adr_i[17]} {wbs_adr_i[18]} {wbs_adr_i[19]} {wbs_adr_i[20]} {wbs_adr_i[21]} {wbs_adr_i[22]} {wbs_adr_i[23]} {wbs_adr_i[24]} {wbs_adr_i[25]} {wbs_adr_i[26]} {wbs_adr_i[27]} {wbs_adr_i[28]} {wbs_adr_i[29]} {wbs_adr_i[30]} {wbs_adr_i[31]}}
[10/18 14:52:18    107] Selected [32] pin for spreading. Could not spread (27 out of 32) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[10/18 14:52:18    107] 
[10/18 14:52:18    107] Following pins are not spread:
[10/18 14:52:18    107]   wbs_adr_i[5]
[10/18 14:52:18    107]   wbs_adr_i[6]
[10/18 14:52:18    107]   wbs_adr_i[7]
[10/18 14:52:18    107]   wbs_adr_i[8]
[10/18 14:52:18    107]   wbs_adr_i[9]
[10/18 14:52:18    107]   wbs_adr_i[10]
[10/18 14:52:18    107]   wbs_adr_i[11]
[10/18 14:52:18    107]   wbs_adr_i[12]
[10/18 14:52:18    107]   wbs_adr_i[13]
[10/18 14:52:18    107]   wbs_adr_i[14]
[10/18 14:52:18    107]   wbs_adr_i[15]
[10/18 14:52:18    107]   wbs_adr_i[16]
[10/18 14:52:18    107]   wbs_adr_i[17]
[10/18 14:52:18    107]   wbs_adr_i[18]
[10/18 14:52:18    107]   wbs_adr_i[19]
[10/18 14:52:18    107]   wbs_adr_i[20]
[10/18 14:52:18    107]   wbs_adr_i[21]
[10/18 14:52:18    107]   wbs_adr_i[22]
[10/18 14:52:18    107]   wbs_adr_i[23]
[10/18 14:52:18    107]   wbs_adr_i[24]
[10/18 14:52:18    107]   wbs_adr_i[25]
[10/18 14:52:18    107]   wbs_adr_i[26]
[10/18 14:52:18    107]   wbs_adr_i[27]
[10/18 14:52:18    107]   wbs_adr_i[28]
[10/18 14:52:18    107]   wbs_adr_i[29]
[10/18 14:52:18    107]   wbs_adr_i[30]
[10/18 14:52:18    107]   wbs_adr_i[31]
[10/18 14:52:18    107] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
[10/18 14:52:36    110] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:52:36    110] <CMD> editPin -fixedPin 1 -fixOverlap 1 -spreadDirection clockwise -side Right -layer 3 -spreadType side -pin {{wbs_adr_i[0]} {wbs_adr_i[1]} {wbs_adr_i[2]} {wbs_adr_i[3]} {wbs_adr_i[4]} {wbs_adr_i[5]} {wbs_adr_i[6]} {wbs_adr_i[7]} {wbs_adr_i[8]} {wbs_adr_i[9]} {wbs_adr_i[10]} {wbs_adr_i[11]} {wbs_adr_i[12]} {wbs_adr_i[13]} {wbs_adr_i[14]} {wbs_adr_i[15]} {wbs_adr_i[16]} {wbs_adr_i[17]} {wbs_adr_i[18]} {wbs_adr_i[19]} {wbs_adr_i[20]} {wbs_adr_i[21]} {wbs_adr_i[22]} {wbs_adr_i[23]} {wbs_adr_i[24]} {wbs_adr_i[25]} {wbs_adr_i[26]} {wbs_adr_i[27]} {wbs_adr_i[28]} {wbs_adr_i[29]} {wbs_adr_i[30]} {wbs_adr_i[31]}}
[10/18 14:52:36    110] Successfully spread [32] pins.
[10/18 14:52:36    110] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
[10/18 14:53:02    112] **ERROR: (IMPSYT-16269):	Need to specify 'start location'.
[10/18 14:53:24    115] **ERROR: (IMPSYT-16269):	Need to specify 'start location'.
[10/18 14:53:38    117] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:53:38    117] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType start -spacing 230 -offsetStart 50 -pin wbs_cyc_i
[10/18 14:53:38    117] **ERROR: (IMPPTN-3071):	Option -edge is required with option -offsetStart and -offsetEnd. Specify -edge option and run the command again.
[10/18 14:54:05    120] <CMD> set ptngSprNoRefreshPins 1
[10/18 14:54:05    120] <CMD> setPtnPinStatus -cell user_project_wrapper -pin wbs_cyc_i -status unplaced -silent
[10/18 14:54:05    120] <CMD> set ptngSprNoRefreshPins 0
[10/18 14:54:05    120] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[10/18 14:54:28    123] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:54:28    123] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 50 -pin wbs_cyc_i
[10/18 14:54:28    123] Successfully spread [1] pins.
[10/18 14:54:28    123] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
[10/18 14:54:58    126] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:54:58    126] <CMD> editPin -fixedPin 1 -fixOverlap 1 -spreadDirection clockwise -side Right -layer 3 -spreadType side -pin {{wbs_dat_i[0]} {wbs_dat_i[1]} {wbs_dat_i[2]} {wbs_dat_i[3]} {wbs_dat_i[4]} {wbs_dat_i[5]} {wbs_dat_i[6]} {wbs_dat_i[7]} {wbs_dat_i[8]} {wbs_dat_i[9]} {wbs_dat_i[10]} {wbs_dat_i[11]} {wbs_dat_i[12]} {wbs_dat_i[13]} {wbs_dat_i[14]} {wbs_dat_i[15]} {wbs_dat_i[16]} {wbs_dat_i[17]} {wbs_dat_i[18]} {wbs_dat_i[19]} {wbs_dat_i[20]} {wbs_dat_i[21]} {wbs_dat_i[22]} {wbs_dat_i[23]} {wbs_dat_i[24]} {wbs_dat_i[25]} {wbs_dat_i[26]} {wbs_dat_i[27]} {wbs_dat_i[28]} {wbs_dat_i[29]} {wbs_dat_i[30]} {wbs_dat_i[31]}}
[10/18 14:54:58    126] Successfully spread [32] pins.
[10/18 14:54:58    126] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
[10/18 14:55:12    128] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:55:12    128] <CMD> editPin -fixedPin 1 -fixOverlap 1 -spreadDirection clockwise -side Right -layer 3 -spreadType side -pin {{wbs_dat_o[0]} {wbs_dat_o[1]} {wbs_dat_o[2]} {wbs_dat_o[3]} {wbs_dat_o[4]} {wbs_dat_o[5]} {wbs_dat_o[6]} {wbs_dat_o[7]} {wbs_dat_o[8]} {wbs_dat_o[9]} {wbs_dat_o[10]} {wbs_dat_o[11]} {wbs_dat_o[12]} {wbs_dat_o[13]} {wbs_dat_o[14]} {wbs_dat_o[15]} {wbs_dat_o[16]} {wbs_dat_o[17]} {wbs_dat_o[18]} {wbs_dat_o[19]} {wbs_dat_o[20]} {wbs_dat_o[21]} {wbs_dat_o[22]} {wbs_dat_o[23]} {wbs_dat_o[24]} {wbs_dat_o[25]} {wbs_dat_o[26]} {wbs_dat_o[27]} {wbs_dat_o[28]} {wbs_dat_o[29]} {wbs_dat_o[30]} {wbs_dat_o[31]}}
[10/18 14:55:12    128] Successfully spread [32] pins.
[10/18 14:55:12    128] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
[10/18 14:55:25    129] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:55:25    129] <CMD> editPin -fixedPin 1 -fixOverlap 1 -spreadDirection clockwise -side Right -layer 3 -spreadType side -pin {{wbs_sel_i[0]} {wbs_sel_i[1]} {wbs_sel_i[2]} {wbs_sel_i[3]}}
[10/18 14:55:25    129] Successfully spread [4] pins.
[10/18 14:55:25    129] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
[10/18 14:55:41    130] **ERROR: (IMPSYT-16268):	Only support 'start' and 'center' spread for single pin.
[10/18 14:55:50    131] **ERROR: (IMPSYT-16268):	Only support 'start' and 'center' spread for single pin.
[10/18 14:56:07    133] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:56:07    133] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 300 -pin wbs_stb_i
[10/18 14:56:07    133] Successfully spread [1] pins.
[10/18 14:56:07    133] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
[10/18 14:56:25    135] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:56:25    135] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 0.34 -pin wbs_we_i
[10/18 14:56:25    135] Successfully spread [1] pins.
[10/18 14:56:25    135] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
[10/18 14:56:50    138] <CMD> setPinAssignMode -pinEditInBatch true
[10/18 14:56:50    138] <CMD> editPin -pinWidth 0.17 -pinDepth 0.17 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 4.42 -pin {{analog_io[0]} {analog_io[1]} {analog_io[2]} {analog_io[3]} {analog_io[4]} {analog_io[5]} {analog_io[6]} {analog_io[7]} {analog_io[8]} {analog_io[9]} {analog_io[10]} {analog_io[11]} {analog_io[12]} {analog_io[13]} {analog_io[14]} {analog_io[15]} {analog_io[16]} {analog_io[17]} {analog_io[18]} {analog_io[19]} {analog_io[20]} {analog_io[21]} {analog_io[22]} {analog_io[23]} {analog_io[24]} {analog_io[25]} {analog_io[26]} {analog_io[27]} {analog_io[28]}}
[10/18 14:56:50    138] **WARN: (IMPPTN-1027):	Pin [analog_io[14]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:56:50    138] **WARN: (IMPPTN-1027):	Pin [analog_io[13]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:56:50    138] **WARN: (IMPPTN-1027):	Pin [analog_io[15]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:56:50    138] **WARN: (IMPPTN-1027):	Pin [analog_io[12]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:56:50    138] **WARN: (IMPPTN-1027):	Pin [analog_io[16]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:56:50    138] **WARN: (IMPPTN-1027):	Pin [analog_io[11]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:56:50    138] **WARN: (IMPPTN-1027):	Pin [analog_io[17]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:56:50    138] **WARN: (IMPPTN-1027):	Pin [analog_io[10]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:56:50    138] **WARN: (IMPPTN-1027):	Pin [analog_io[18]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:56:50    138] **WARN: (IMPPTN-1027):	Pin [analog_io[9]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:56:50    138] **WARN: (IMPPTN-1027):	Pin [analog_io[19]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:56:50    138] **WARN: (IMPPTN-1027):	Pin [analog_io[8]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:56:50    138] **WARN: (IMPPTN-1027):	Pin [analog_io[20]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:56:50    138] **WARN: (IMPPTN-1027):	Pin [analog_io[7]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:56:50    138] **WARN: (IMPPTN-1027):	Pin [analog_io[21]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:56:50    138] **WARN: (IMPPTN-1027):	Pin [analog_io[6]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:56:50    138] **WARN: (IMPPTN-1027):	Pin [analog_io[22]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:56:50    138] **WARN: (IMPPTN-1027):	Pin [analog_io[5]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:56:50    138] **WARN: (IMPPTN-1027):	Pin [analog_io[23]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:56:50    138] **WARN: (IMPPTN-1027):	Pin [analog_io[4]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[10/18 14:56:50    138] **WARN: (EMS-27):	Message (IMPPTN-1027) has exceeded the current message display limit of 20.
[10/18 14:56:50    138] To increase the message display limit, refer to the product command reference manual.
[10/18 14:56:50    138] Successfully spread [29] pins.
[10/18 14:56:50    138] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
[10/18 14:56:50    138] <CMD> setPinAssignMode -pinEditInBatch false
[10/18 14:57:14    141] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[10/18 14:57:14    141] <CMD> setEndCapMode -reset
[10/18 14:57:14    141] <CMD> setEndCapMode -boundary_tap false
[10/18 14:57:14    141] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[10/18 14:57:14    141] <CMD> setNanoRouteMode -quiet -timingEngine {}
[10/18 14:57:14    141] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {scs130ms_dlymetal6s6s_1 scs130ms_dlymetal6s4s_1 scs130ms_dlymetal6s2s_1 scs130ms_dlygate4sd3_1 scs130ms_dlygate4sd2_1 scs130ms_dlygate4sd1_1 scs130ms_clkbuf_8 scs130ms_clkbuf_4 scs130ms_clkbuf_2 scs130ms_clkbuf_16 scs130ms_clkbuf_1 scs130ms_bufbuf_8 scs130ms_bufbuf_16 scs130ms_buf_8 scs130ms_buf_4 scs130ms_buf_2 scs130ms_buf_16 scs130ms_buf_1 scs130ms_inv_8 scs130ms_inv_4 scs130ms_inv_2 scs130ms_inv_16 scs130ms_inv_1 scs130ms_clkinv_8 scs130ms_clkinv_4 scs130ms_clkinv_2 scs130ms_clkinv_16 scs130ms_clkinv_1 scs130ms_clkdlyinv5sd3_1 scs130ms_clkdlyinv5sd2_1 scs130ms_clkdlyinv5sd1_1 scs130ms_clkdlyinv3sd3_1 scs130ms_clkdlyinv3sd2_1 scs130ms_clkdlyinv3sd1_1 scs130ms_bufinv_8 scs130ms_bufinv_16} -maxAllowedDelay 1
[10/18 14:57:14    141] <CMD> setPlaceMode -reset
[10/18 14:57:14    141] <CMD> setPlaceMode -congEffort medium -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[10/18 14:57:14    141] <CMD> setPlaceMode -fp false
[10/18 14:57:14    141] <CMD> place_opt_design
[10/18 14:57:14    141] *** Starting GigaPlace ***
[10/18 14:57:14    141] **INFO: user set placement options
[10/18 14:57:14    141] setPlaceMode -checkRoute false -clkGateAware true -congEffort medium -fp false -ignoreScan true -ignoreSpare false -moduleAwareSpare false -placeIoPins true -powerDriven false -preserveRouting false -reorderScan true -rmAffectedRouting false -swapEEQ false -timingDriven true
[10/18 14:57:14    141] **INFO: user set opt options
[10/18 14:57:14    141] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/18 14:57:14    142] **INFO: Enable pre-place timing setting for timing analysis
[10/18 14:57:14    142] Set Using Default Delay Limit as 101.
[10/18 14:57:14    142] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[10/18 14:57:14    142] Set Default Net Delay as 0 ps.
[10/18 14:57:14    142] Set Default Net Load as 0 pF. 
[10/18 14:57:14    142] **INFO: Analyzing IO path groups for slack adjustment
[10/18 14:57:14    142] Effort level <high> specified for reg2reg_tmp.250 path_group
[10/18 14:57:14    142] #################################################################################
[10/18 14:57:14    142] # Design Stage: PreRoute
[10/18 14:57:14    142] # Design Name: user_project_wrapper
[10/18 14:57:14    142] # Design Mode: 130nm
[10/18 14:57:14    142] # Analysis Mode: MMMC Non-OCV 
[10/18 14:57:14    142] # Parasitics Mode: No SPEF/RCDB
[10/18 14:57:14    142] # Signoff Settings: SI Off 
[10/18 14:57:14    142] #################################################################################
[10/18 14:57:14    142] Calculate delays in Single mode...
[10/18 14:57:14    142] Topological Sorting (CPU = 0:00:00.0, MEM = 866.7M, InitMEM = 866.7M)
[10/18 14:57:15    142] siFlow : Timing analysis mode is single, using late cdB files
[10/18 14:57:16    143] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/18 14:57:16    143] End delay calculation. (MEM=1340.94 CPU=0:00:00.0 REAL=0:00:00.0)
[10/18 14:57:16    143] *** CDM Built up (cpu=0:00:01.4  real=0:00:02.0  mem= 1340.9M) ***
[10/18 14:57:16    143] *** Start deleteBufferTree ***
[10/18 14:57:16    143] Info: Detect buffers to remove automatically.
[10/18 14:57:16    143] Analyzing netlist ...
[10/18 14:57:16    143] All-RC-Corners-Per-Net-In-Memory is turned ON...
[10/18 14:57:16    143] Updating netlist
[10/18 14:57:16    143] 
[10/18 14:57:16    143] *summary: 7 instances (buffers/inverters) removed
[10/18 14:57:16    143] *** Finish deleteBufferTree (0:00:00.0) ***
[10/18 14:57:16    143] **INFO: Disable pre-place timing setting for timing analysis
[10/18 14:57:16    143] Set Using Default Delay Limit as 1000.
[10/18 14:57:16    143] Set Default Net Delay as 1000 ps.
[10/18 14:57:16    143] Set Default Net Load as 0.5 pF. 
[10/18 14:57:16    143] Deleted 0 physical inst  (cell - / prefix -).
[10/18 14:57:16    143] Did not delete 10080 physical insts as they were marked preplaced.
[10/18 14:57:16    143] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[10/18 14:57:16    143] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[10/18 14:57:16    143] Define the scan chains before using this option.
[10/18 14:57:16    143] Type 'man IMPSP-9042' for more detail.
[10/18 14:57:16    143] #spOpts: N=130 
[10/18 14:57:16    143] #std cell=10085 (10080 fixed + 5 movable) #block=0 (0 floating + 0 preplaced)
[10/18 14:57:16    143] #ioInst=0 #net=10 #term=215 #term/net=21.50, #fixedIo=0, #floatIo=0, #fixedPin=198, #floatPin=3
[10/18 14:57:16    143] stdCell: 10085 single + 0 double + 0 multi
[10/18 14:57:16    143] Total standard cell length = 5.5464 (mm), area = 0.0185 (mm^2)
[10/18 14:57:16    143] Core basic site is unit
[10/18 14:57:16    143] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/18 14:57:16    143] Apply auto density screen in pre-place stage.
[10/18 14:57:17    143] Auto density screen increases utilization from 0.000 to 0.000
[10/18 14:57:17    143] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:01.0 mem = 1326.9M
[10/18 14:57:17    143] Average module density = 0.000.
[10/18 14:57:17    143] Density for the design = 0.000.
[10/18 14:57:17    143]        = stdcell_area 35 sites (56 um^2) / alloc_area 280692 sites (448658 um^2).
[10/18 14:57:17    143] Pin Density = 0.0005377.
[10/18 14:57:17    143]             = total # of pins 215 / total area 399840.
[10/18 14:57:17    143] Initial padding reaches pin density 0.420 for top
[10/18 14:57:17    143] Initial padding increases density from 0.000 to 0.000 for top
[10/18 14:57:17    143] === lastAutoLevel = 9 
[10/18 14:57:17    143] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/18 14:57:17    143] End delay calculation. (MEM=1363.14 CPU=0:00:00.0 REAL=0:00:00.0)
[10/18 14:57:17    143] Clock gating cells determined by native netlist tracing.
[10/18 14:57:18    143] Iteration  1: Total net bbox = 7.214e+03 (3.38e+03 3.83e+03)
[10/18 14:57:18    143]               Est.  stn bbox = 1.086e+04 (5.10e+03 5.76e+03)
[10/18 14:57:18    143]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1365.1M
[10/18 14:57:18    143] Iteration  2: Total net bbox = 7.214e+03 (3.38e+03 3.83e+03)
[10/18 14:57:18    143]               Est.  stn bbox = 1.086e+04 (5.10e+03 5.76e+03)
[10/18 14:57:18    143]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1365.1M
[10/18 14:57:18    143] Iteration  3: Total net bbox = 6.951e+03 (3.32e+03 3.63e+03)
[10/18 14:57:18    143]               Est.  stn bbox = 1.061e+04 (5.13e+03 5.48e+03)
[10/18 14:57:18    143]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1365.1M
[10/18 14:57:18    143] Total number of setup views is 1.
[10/18 14:57:18    143] Total number of active setup views is 1.
[10/18 14:57:18    143] **WARN: (IMPSP-1760):	Buffer footprint does not have non-inverting buffers.  Using inverter footprint for Virtual IPO. Verify you have buffers defined in the libraries you have read in and confirm they are usable by running reportDontUseCells. Run 'setDontUse bufferName false' to enable buffers which are currently unusable.  
[10/18 14:57:18    143] **WARN: (IMPTS-146):	Buffer footprint is not specified.
[10/18 14:57:18    143] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/18 14:57:18    143] End delay calculation. (MEM=1365.14 CPU=0:00:00.0 REAL=0:00:00.0)
[10/18 14:57:19    144] **WARN: Invalid pointer: spgVirBuf is NULL.
[10/18 14:57:19    144] Iteration  4: Total net bbox = 6.918e+03 (3.30e+03 3.62e+03)
[10/18 14:57:19    144]               Est.  stn bbox = 1.044e+04 (5.04e+03 5.40e+03)
[10/18 14:57:19    144]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1365.1M
[10/18 14:57:19    144] Iteration  5: Total net bbox = 6.918e+03 (3.30e+03 3.62e+03)
[10/18 14:57:19    144]               Est.  stn bbox = 1.044e+04 (5.04e+03 5.40e+03)
[10/18 14:57:19    144]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1365.1M
[10/18 14:57:19    144] Iteration  6: Total net bbox = 6.904e+03 (3.29e+03 3.62e+03)
[10/18 14:57:19    144]               Est.  stn bbox = 1.030e+04 (5.00e+03 5.30e+03)
[10/18 14:57:19    144]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1365.1M
[10/18 14:57:19    144] Iteration  7: Total net bbox = 6.562e+03 (2.95e+03 3.61e+03)
[10/18 14:57:19    144]               Est.  stn bbox = 9.307e+03 (4.01e+03 5.30e+03)
[10/18 14:57:19    144]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1365.1M
[10/18 14:57:19    144] Iteration  8: Total net bbox = 6.562e+03 (2.95e+03 3.61e+03)
[10/18 14:57:19    144]               Est.  stn bbox = 9.307e+03 (4.01e+03 5.30e+03)
[10/18 14:57:19    144]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1365.1M
[10/18 14:57:19    144] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[10/18 14:57:19    144] enableMT= 3
[10/18 14:57:19    144] useHNameCompare= 3 (lazy mode)
[10/18 14:57:19    144] doMTMainInit= 1
[10/18 14:57:19    144] doMTFlushLazyWireDelete= 1
[10/18 14:57:19    144] useFastLRoute= 0
[10/18 14:57:19    144] useFastCRoute= 1
[10/18 14:57:19    144] doMTNetInitAdjWires= 1
[10/18 14:57:19    144] wireMPoolNoThreadCheck= 1
[10/18 14:57:19    144] allMPoolNoThreadCheck= 1
[10/18 14:57:19    144] doNotUseMPoolInCRoute= 1
[10/18 14:57:19    144] doMTSprFixZeroViaCodes= 1
[10/18 14:57:19    144] doMTDtrRoute1CleanupA= 1
[10/18 14:57:19    144] doMTDtrRoute1CleanupB= 1
[10/18 14:57:19    144] doMTWireLenCalc= 0
[10/18 14:57:19    144] doSkipQALenRecalc= 1
[10/18 14:57:19    144] doMTMainCleanup= 1
[10/18 14:57:19    144] doMTMoveCellTermsToMSLayer= 1
[10/18 14:57:19    144] doMTConvertWiresToNewViaCode= 1
[10/18 14:57:19    144] doMTRemoveAntenna= 1
[10/18 14:57:19    144] doMTCheckConnectivity= 1
[10/18 14:57:19    144] enableRuntimeLog= 0
[10/18 14:57:19    144] Congestion driven padding in post-place stage.
[10/18 14:57:19    145] Congestion driven padding increases utilization from 0.000 to 0.000
[10/18 14:57:19    145] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1365.1M
[10/18 14:57:19    145] Iteration  9: Total net bbox = 6.558e+03 (2.94e+03 3.61e+03)
[10/18 14:57:19    145]               Est.  stn bbox = 9.293e+03 (4.00e+03 5.29e+03)
[10/18 14:57:19    145]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1365.1M
[10/18 14:57:19    145] Iteration 10: Total net bbox = 6.558e+03 (2.94e+03 3.61e+03)
[10/18 14:57:19    145]               Est.  stn bbox = 9.293e+03 (4.00e+03 5.29e+03)
[10/18 14:57:19    145]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1365.1M
[10/18 14:57:19    145] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[10/18 14:57:19    145] Congestion driven padding in post-place stage.
[10/18 14:57:19    145] Congestion driven padding increases utilization from 0.000 to 0.000
[10/18 14:57:19    145] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1365.1M
[10/18 14:57:19    145] Iteration 11: Total net bbox = 6.556e+03 (2.94e+03 3.61e+03)
[10/18 14:57:19    145]               Est.  stn bbox = 9.291e+03 (4.00e+03 5.29e+03)
[10/18 14:57:19    145]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1365.1M
[10/18 14:57:19    145] Iteration 12: Total net bbox = 6.556e+03 (2.94e+03 3.61e+03)
[10/18 14:57:19    145]               Est.  stn bbox = 9.291e+03 (4.00e+03 5.29e+03)
[10/18 14:57:19    145]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1365.1M
[10/18 14:57:20    146] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[10/18 14:57:20    146] Congestion driven padding in post-place stage.
[10/18 14:57:20    146] Congestion driven padding increases utilization from 0.000 to 0.000
[10/18 14:57:20    146] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1365.1M
[10/18 14:57:20    146] Iteration 13: Total net bbox = 6.553e+03 (2.94e+03 3.61e+03)
[10/18 14:57:20    146]               Est.  stn bbox = 9.289e+03 (4.00e+03 5.29e+03)
[10/18 14:57:20    146]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 1365.1M
[10/18 14:57:20    146] Iteration 14: Total net bbox = 6.553e+03 (2.94e+03 3.61e+03)
[10/18 14:57:20    146]               Est.  stn bbox = 9.289e+03 (4.00e+03 5.29e+03)
[10/18 14:57:20    146]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1365.1M
[10/18 14:57:21    146] Iteration 15: Total net bbox = 6.571e+03 (2.94e+03 3.63e+03)
[10/18 14:57:21    146]               Est.  stn bbox = 9.300e+03 (4.00e+03 5.30e+03)
[10/18 14:57:21    146]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1365.1M
[10/18 14:57:21    146] Iteration 16: Total net bbox = 6.571e+03 (2.94e+03 3.63e+03)
[10/18 14:57:21    146]               Est.  stn bbox = 9.300e+03 (4.00e+03 5.30e+03)
[10/18 14:57:21    146]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1365.1M
[10/18 14:57:21    146] Finished Global Placement (cpu=0:00:02.8, real=0:00:04.0, mem=1365.1M)
[10/18 14:57:21    146] Info: 0 clock gating cells identified, 0 (on average) moved
[10/18 14:57:21    146] Core Placement runtime cpu: 0:00:02.6 real: 0:00:04.0
[10/18 14:57:21    146] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/18 14:57:21    146] Type 'man IMPSP-9025' for more detail.
[10/18 14:57:21    146] #spOpts: N=130 mergeVia=F 
[10/18 14:57:21    146] Core basic site is unit
[10/18 14:57:21    146] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/18 14:57:21    146] *** Starting refinePlace (0:02:27 mem=1266.7M) ***
[10/18 14:57:21    146] Total net length = 6.571e+03 (2.944e+03 3.627e+03) (ext = 6.495e+03)
[10/18 14:57:21    146] Starting refinePlace ...
[10/18 14:57:21    146] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:57:21    146] default core: bins with density >  0.75 =    0 % ( 0 / 600 )
[10/18 14:57:21    146] Density distribution unevenness ratio = 98.957%
[10/18 14:57:21    146]   Spread Effort: high, pre-route mode, useDDP on.
[10/18 14:57:21    146] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1266.7MB) @(0:02:27 - 0:02:27).
[10/18 14:57:21    146] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:57:21    146] wireLenOptFixPriorityInst 0 inst fixed
[10/18 14:57:21    146] Placement tweakage begins.
[10/18 14:57:21    146] wire length = 6.646e+03
[10/18 14:57:21    146] wire length = 6.642e+03
[10/18 14:57:21    146] Placement tweakage ends.
[10/18 14:57:21    146] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:57:21    146] Move report: legalization moves 5 insts, mean move: 1.78 um, max move: 2.31 um
[10/18 14:57:21    146] 	Max move on inst (U15): (450.68, 787.88) --> (450.50, 785.75)
[10/18 14:57:21    146] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1266.7MB) @(0:02:27 - 0:02:27).
[10/18 14:57:21    146] Move report: Detail placement moves 5 insts, mean move: 1.78 um, max move: 2.31 um
[10/18 14:57:21    146] 	Max move on inst (U15): (450.68, 787.88) --> (450.50, 785.75)
[10/18 14:57:21    146] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1266.7MB
[10/18 14:57:21    146] Statistics of distance of Instance movement in refine placement:
[10/18 14:57:21    146]   maximum (X+Y) =         2.31 um
[10/18 14:57:21    146]   inst (U15) with max move: (450.676, 787.88) -> (450.5, 785.75)
[10/18 14:57:21    146]   mean    (X+Y) =         1.78 um
[10/18 14:57:21    146] Summary Report:
[10/18 14:57:21    146] Instances move: 5 (out of 5 movable)
[10/18 14:57:21    146] Mean displacement: 1.78 um
[10/18 14:57:21    146] Max displacement: 2.31 um (Instance: U15) (450.676, 787.88) -> (450.5, 785.75)
[10/18 14:57:21    146] 	Length: 5 sites, height: 1 rows, site name: unit, cell type: scs130ms_nor2b_1
[10/18 14:57:21    146] Total instances moved : 5
[10/18 14:57:21    146] Total net length = 6.567e+03 (2.940e+03 3.627e+03) (ext = 6.487e+03)
[10/18 14:57:21    146] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1266.7MB
[10/18 14:57:21    146] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1266.7MB) @(0:02:27 - 0:02:27).
[10/18 14:57:21    146] *** Finished refinePlace (0:02:27 mem=1266.7M) ***
[10/18 14:57:21    146] Total net length = 6.566e+03 (2.940e+03 3.626e+03) (ext = 6.487e+03)
[10/18 14:57:21    146] *** Finished Initial Placement (cpu=0:00:03.3, real=0:00:05.0, mem=1266.7M) ***
[10/18 14:57:21    146] #spOpts: N=130 mergeVia=F 
[10/18 14:57:21    146] Core basic site is unit
[10/18 14:57:21    146] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/18 14:57:21    146] default core: bins with density >  0.75 =    0 % ( 0 / 600 )
[10/18 14:57:21    146] Density distribution unevenness ratio = 6.580%
[10/18 14:57:21    146] Starting IO pin assignment...
[10/18 14:57:21    146] The design is not routed. Using flight-line based method for pin assignment.
[10/18 14:57:21    146] Completed IO pin assignment.
[10/18 14:57:21    147] [NR-eagl] Detected a user setting of 'getNanoRouteMode -routeTopRoutingLayer 4' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 4'.
[10/18 14:57:21    147] [PSP] Started earlyGlobalRoute kernel
[10/18 14:57:21    147] [PSP] Initial Peak syMemory usage = 1266.7 MB
[10/18 14:57:21    147] (I)       Reading DB...
[10/18 14:57:21    147] (I)       congestionReportName   : 
[10/18 14:57:21    147] (I)       buildTerm2TermWires    : 1
[10/18 14:57:21    147] (I)       doTrackAssignment      : 1
[10/18 14:57:21    147] (I)       dumpBookshelfFiles     : 0
[10/18 14:57:21    147] (I)       numThreads             : 1
[10/18 14:57:21    147] [NR-eagl] honorMsvRouteConstraint: false
[10/18 14:57:21    147] (I)       honorPin               : false
[10/18 14:57:21    147] (I)       honorPinGuide          : true
[10/18 14:57:21    147] (I)       honorPartition         : false
[10/18 14:57:21    147] (I)       allowPartitionCrossover: false
[10/18 14:57:21    147] (I)       honorSingleEntry       : true
[10/18 14:57:21    147] (I)       honorSingleEntryStrong : true
[10/18 14:57:21    147] (I)       handleViaSpacingRule   : false
[10/18 14:57:21    147] (I)       PDConstraint           : none
[10/18 14:57:21    147] (I)       expBetterNDRHandling   : false
[10/18 14:57:21    147] [NR-eagl] honorClockSpecNDR      : 0
[10/18 14:57:21    147] (I)       routingEffortLevel     : 3
[10/18 14:57:21    147] [NR-eagl] minRouteLayer          : 2
[10/18 14:57:21    147] [NR-eagl] maxRouteLayer          : 4
[10/18 14:57:21    147] (I)       numRowsPerGCell        : 1
[10/18 14:57:21    147] (I)       speedUpLargeDesign     : 0
[10/18 14:57:21    147] (I)       speedUpBlkViolationClean: 0
[10/18 14:57:21    147] (I)       multiThreadingTA       : 0
[10/18 14:57:21    147] (I)       blockedPinEscape       : 1
[10/18 14:57:21    147] (I)       blkAwareLayerSwitching : 0
[10/18 14:57:21    147] (I)       betterClockWireModeling: 1
[10/18 14:57:21    147] (I)       punchThroughDistance   : 500.00
[10/18 14:57:21    147] (I)       scenicBound            : 1.15
[10/18 14:57:21    147] (I)       maxScenicToAvoidBlk    : 100.00
[10/18 14:57:21    147] (I)       source-to-sink ratio   : 0.00
[10/18 14:57:21    147] (I)       targetCongestionRatioH : 1.00
[10/18 14:57:21    147] (I)       targetCongestionRatioV : 1.00
[10/18 14:57:21    147] (I)       layerCongestionRatio   : 0.70
[10/18 14:57:21    147] (I)       m1CongestionRatio      : 0.10
[10/18 14:57:21    147] (I)       m2m3CongestionRatio    : 0.70
[10/18 14:57:21    147] (I)       localRouteEffort       : 1.00
[10/18 14:57:21    147] (I)       numSitesBlockedByOneVia: 8.00
[10/18 14:57:21    147] (I)       supplyScaleFactorH     : 1.00
[10/18 14:57:21    147] (I)       supplyScaleFactorV     : 1.00
[10/18 14:57:21    147] (I)       highlight3DOverflowFactor: 0.00
[10/18 14:57:21    147] (I)       doubleCutViaModelingRatio: 0.00
[10/18 14:57:21    147] (I)       blockTrack             : 
[10/18 14:57:21    147] (I)       readTROption           : true
[10/18 14:57:21    147] (I)       extraSpacingBothSide   : false
[10/18 14:57:21    147] [NR-eagl] numTracksPerClockWire  : 0
[10/18 14:57:21    147] (I)       routeSelectedNetsOnly  : false
[10/18 14:57:21    147] (I)       before initializing RouteDB syMemory usage = 1266.7 MB
[10/18 14:57:21    147] (I)       starting read tracks
[10/18 14:57:21    147] (I)       build grid graph
[10/18 14:57:21    147] (I)       build grid graph start
[10/18 14:57:21    147] [NR-eagl] Layer1 has no routable track
[10/18 14:57:21    147] [NR-eagl] Layer2 has single uniform track structure
[10/18 14:57:21    147] [NR-eagl] Layer3 has single uniform track structure
[10/18 14:57:21    147] [NR-eagl] Layer4 has single uniform track structure
[10/18 14:57:21    147] (I)       build grid graph end
[10/18 14:57:21    147] (I)       Layer1   numNetMinLayer=10
[10/18 14:57:21    147] (I)       Layer2   numNetMinLayer=0
[10/18 14:57:21    147] (I)       Layer3   numNetMinLayer=0
[10/18 14:57:21    147] (I)       Layer4   numNetMinLayer=0
[10/18 14:57:21    147] (I)       numViaLayers=3
[10/18 14:57:21    147] (I)       end build via table
[10/18 14:57:21    147] [NR-eagl] numRoutingBlks=0 numInstBlks=21140 numPGBlocks=3850 numBumpBlks=0 numBoundaryFakeBlks=0
[10/18 14:57:21    147] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[10/18 14:57:21    147] (I)       readDataFromPlaceDB
[10/18 14:57:21    147] (I)       Read net information..
[10/18 14:57:21    147] [NR-eagl] Read numTotalNets=10  numIgnoredNets=0
[10/18 14:57:21    147] (I)       Read testcase time = 0.000 seconds
[10/18 14:57:21    147] 
[10/18 14:57:21    147] (I)       totalPins=215  totalGlobalPin=120 (55.81%)
[10/18 14:57:21    147] (I)       Model blockage into capacity
[10/18 14:57:21    147] (I)       Read numBlocks=24990  numPreroutedWires=0  numCapScreens=0
[10/18 14:57:21    147] (I)       blocked area on Layer1 : 0  (0.00%)
[10/18 14:57:21    147] (I)       blocked area on Layer2 : 261857881300  (38.97%)
[10/18 14:57:21    147] (I)       blocked area on Layer3 : 27584940400  (4.11%)
[10/18 14:57:21    147] (I)       blocked area on Layer4 : 34333964500  (5.11%)
[10/18 14:57:21    147] (I)       Modeling time = 0.020 seconds
[10/18 14:57:21    147] 
[10/18 14:57:21    147] (I)       Number of ignored nets = 0
[10/18 14:57:21    147] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/18 14:57:21    147] (I)       Number of clock nets = 1.  Ignored: No
[10/18 14:57:21    147] (I)       Number of analog nets = 0.  Ignored: Yes
[10/18 14:57:21    147] (I)       Number of special nets = 0.  Ignored: Yes
[10/18 14:57:21    147] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/18 14:57:21    147] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/18 14:57:21    147] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/18 14:57:21    147] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/18 14:57:21    147] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/18 14:57:21    147] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[10/18 14:57:21    147] (I)       Before initializing earlyGlobalRoute syMemory usage = 1266.7 MB
[10/18 14:57:21    147] (I)       Layer1  viaCost=200.00
[10/18 14:57:21    147] (I)       Layer2  viaCost=300.00
[10/18 14:57:21    147] (I)       Layer3  viaCost=300.00
[10/18 14:57:21    147] (I)       ---------------------Grid Graph Info--------------------
[10/18 14:57:21    147] (I)       routing area        :  (0, 0) - (819740, 819740)
[10/18 14:57:21    147] (I)       core area           :  (9860, 9860) - (809880, 809880)
[10/18 14:57:21    147] (I)       Site Width          :   480  (dbu)
[10/18 14:57:21    147] (I)       Row Height          :  3330  (dbu)
[10/18 14:57:21    147] (I)       GCell Width         :  3330  (dbu)
[10/18 14:57:21    147] (I)       GCell Height        :  3330  (dbu)
[10/18 14:57:21    147] (I)       grid                :   246   246     4
[10/18 14:57:21    147] (I)       vertical capacity   :     0     0  3330     0
[10/18 14:57:21    147] (I)       horizontal capacity :     0  3330     0  3330
[10/18 14:57:21    147] (I)       Default wire width  :   170   140   140   300
[10/18 14:57:21    147] (I)       Default wire space  :   170   140   140   300
[10/18 14:57:21    147] (I)       Default pitch size  :   340   340   340   610
[10/18 14:57:21    147] (I)       First Track Coord   :     0   170   170   880
[10/18 14:57:21    147] (I)       Num tracks per GCell:  0.00  9.79  9.79  5.46
[10/18 14:57:21    147] (I)       Total num of tracks :     0  2411  2411  1343
[10/18 14:57:21    147] (I)       Num of masks        :     1     1     1     1
[10/18 14:57:21    147] (I)       --------------------------------------------------------
[10/18 14:57:21    147] 
[10/18 14:57:21    147] [NR-eagl] ============ Routing rule table ============
[10/18 14:57:21    147] [NR-eagl] Rule id 0. Nets 10 
[10/18 14:57:21    147] [NR-eagl] id=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/18 14:57:21    147] [NR-eagl] Pitch:  L1=340  L2=340  L3=340  L4=610
[10/18 14:57:21    147] [NR-eagl] ========================================
[10/18 14:57:21    147] [NR-eagl] 
[10/18 14:57:21    147] (I)       After initializing earlyGlobalRoute syMemory usage = 1269.1 MB
[10/18 14:57:21    147] (I)       Loading and dumping file time : 0.06 seconds
[10/18 14:57:21    147] (I)       ============= Initialization =============
[10/18 14:57:21    147] (I)       total 2D Cap : 1313704 = (744016 H, 569688 V)
[10/18 14:57:21    147] [NR-eagl] Layer group 1: route 10 net(s) in layer range [2, 4]
[10/18 14:57:21    147] (I)       ============  Phase 1a Route ============
[10/18 14:57:21    147] (I)       Phase 1a runs 0.00 seconds
[10/18 14:57:21    147] (I)       Usage: 1982 = (887 H, 1095 V) = (0.12% H, 0.19% V) = (2.954e+03um H, 3.646e+03um V)
[10/18 14:57:21    147] (I)       
[10/18 14:57:21    147] (I)       ============  Phase 1b Route ============
[10/18 14:57:21    147] (I)       Usage: 1982 = (887 H, 1095 V) = (0.12% H, 0.19% V) = (2.954e+03um H, 3.646e+03um V)
[10/18 14:57:21    147] (I)       
[10/18 14:57:21    147] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.600060e+03um
[10/18 14:57:21    147] (I)       ============  Phase 1c Route ============
[10/18 14:57:21    147] (I)       Usage: 1982 = (887 H, 1095 V) = (0.12% H, 0.19% V) = (2.954e+03um H, 3.646e+03um V)
[10/18 14:57:21    147] (I)       
[10/18 14:57:21    147] (I)       ============  Phase 1d Route ============
[10/18 14:57:21    147] (I)       Usage: 1982 = (887 H, 1095 V) = (0.12% H, 0.19% V) = (2.954e+03um H, 3.646e+03um V)
[10/18 14:57:21    147] (I)       
[10/18 14:57:21    147] (I)       ============  Phase 1e Route ============
[10/18 14:57:21    147] (I)       Phase 1e runs 0.00 seconds
[10/18 14:57:21    147] (I)       Usage: 1982 = (887 H, 1095 V) = (0.12% H, 0.19% V) = (2.954e+03um H, 3.646e+03um V)
[10/18 14:57:21    147] (I)       
[10/18 14:57:21    147] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.600060e+03um
[10/18 14:57:21    147] [NR-eagl] 
[10/18 14:57:21    147] (I)       ============  Phase 1l Route ============
[10/18 14:57:21    147] (I)       dpBasedLA: time=0.00  totalOF=0  totalVia=69  totalWL=1982  total(Via+WL)=2051 
[10/18 14:57:21    147] (I)       Total Global Routing Runtime: 0.01 seconds
[10/18 14:57:21    147] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/18 14:57:21    147] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/18 14:57:21    147] (I)       
[10/18 14:57:21    147] (I)       ============= track Assignment ============
[10/18 14:57:21    147] (I)       extract Global 3D Wires
[10/18 14:57:21    147] (I)       Extract Global WL : time=0.00
[10/18 14:57:21    147] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer8, numCutBoxes=0)
[10/18 14:57:21    147] (I)       Initialization real time=0.01 seconds
[10/18 14:57:21    147] (I)       Kernel real time=0.00 seconds
[10/18 14:57:21    147] (I)       End Greedy Track Assignment
[10/18 14:57:21    147] [NR-eagl] Layer1(li)(F) length: 0.000000e+00um, number of vias: 14
[10/18 14:57:21    147] [NR-eagl] Layer2(met1)(H) length: 2.948430e+03um, number of vias: 62
[10/18 14:57:21    147] [NR-eagl] Layer3(met2)(V) length: 3.767110e+03um, number of vias: 10
[10/18 14:57:21    147] [NR-eagl] Layer4(met3)(H) length: 1.360000e+01um, number of vias: 0
[10/18 14:57:21    147] [NR-eagl] Total length: 6.729140e+03um, number of vias: 86
[10/18 14:57:21    147] [NR-eagl] End Peak syMemory usage = 1269.1 MB
[10/18 14:57:21    147] [NR-eagl] Early Global Router Kernel+IO runtime : 0.09 seconds
[10/18 14:57:22    147] **placeDesign ... cpu = 0: 0: 5, real = 0: 0: 8, mem = 1258.4M **
[10/18 14:57:22    147] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/18 14:57:22    147] -clockNDRAwarePlaceOpt false               # bool, default=false, private
[10/18 14:57:22    147] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/18 14:57:22    147] #spOpts: N=130 
[10/18 14:57:22    147] Core basic site is unit
[10/18 14:57:22    147] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/18 14:57:22    147] #spOpts: N=130 mergeVia=F 
[10/18 14:57:22    147] GigaOpt running with 1 threads.
[10/18 14:57:22    147] Info: 1 threads available for lower-level modules during optimization.
[10/18 14:57:22    147] Summary for sequential cells idenfication: 
[10/18 14:57:22    147] Identified SBFF number: 45
[10/18 14:57:22    147] Identified MBFF number: 0
[10/18 14:57:22    147] Not identified SBFF number: 0
[10/18 14:57:22    147] Not identified MBFF number: 0
[10/18 14:57:22    147] Number of sequential cells which are not FFs: 23
[10/18 14:57:22    147] 
[10/18 14:57:22    147] **WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
[10/18 14:57:22    147] Type 'man IMPOPT-3000' for more detail.
[10/18 14:57:22    147] **WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
[10/18 14:57:22    147] Type 'man IMPOPT-3001' for more detail.
[10/18 14:57:22    147] **WARN: No usable buffer/inverter for view "AV_TC_RCTYPICAL".
[10/18 14:57:22    147] Updating RC grid for preRoute extraction ...
[10/18 14:57:22    147] Initializing multi-corner resistance tables ...
[10/18 14:57:22    147] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[10/18 14:57:22    147] Type 'man IMPTS-403' for more detail.
[10/18 14:57:22    147] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1264.4M, totSessionCpu=0:02:28 **
[10/18 14:57:22    147] setTrialRouteMode -maxRouteLayer 4
[10/18 14:57:22    147] Added -handlePreroute to trialRouteMode
[10/18 14:57:22    147] *** optDesign -preCTS ***
[10/18 14:57:22    147] DRC Margin: user margin 0.0; extra margin 0.2
[10/18 14:57:22    147] Setup Target Slack: user slack 0; extra slack 0.1
[10/18 14:57:22    147] Hold Target Slack: user slack 0
[10/18 14:57:22    147] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[10/18 14:57:22    147] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[10/18 14:57:22    147] Type 'man IMPOPT-3195' for more detail.
[10/18 14:57:22    147] Summary for sequential cells idenfication: 
[10/18 14:57:22    147] Identified SBFF number: 45
[10/18 14:57:22    147] Identified MBFF number: 0
[10/18 14:57:22    147] Not identified SBFF number: 0
[10/18 14:57:22    147] Not identified MBFF number: 0
[10/18 14:57:22    147] Number of sequential cells which are not FFs: 23
[10/18 14:57:22    147] 
[10/18 14:57:22    147] **WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
[10/18 14:57:22    147] Type 'man IMPOPT-3000' for more detail.
[10/18 14:57:22    147] **WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
[10/18 14:57:22    147] Type 'man IMPOPT-3001' for more detail.
[10/18 14:57:22    147] **ERROR: (IMPOPT-600):	No usable buffer and inverter has been found. At least one of them have to.
[10/18 14:57:22    147] Type 'man IMPOPT-600' for more detail.
[10/18 14:57:22    147] Start to check current routing status for nets...
[10/18 14:57:22    147] Using hname+ instead name for net compare
[10/18 14:57:22    147] All nets are already routed correctly.
[10/18 14:57:22    147] End to check current routing status for nets (mem=1264.4M)
[10/18 14:57:22    147] Extraction called for design 'user_project_wrapper' of instances=10085 and nets=655 using extraction engine 'preRoute' .
[10/18 14:57:22    147] PreRoute RC Extraction called for design user_project_wrapper.
[10/18 14:57:22    147] RC Extraction called in multi-corner(3) mode.
[10/18 14:57:22    147] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/18 14:57:22    147] Type 'man IMPEXT-6197' for more detail.
[10/18 14:57:22    147] RCMode: PreRoute
[10/18 14:57:22    147]       RC Corner Indexes            0       1       2   
[10/18 14:57:22    147] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[10/18 14:57:22    147] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[10/18 14:57:22    147] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[10/18 14:57:22    147] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[10/18 14:57:22    147] Shrink Factor                : 1.00000
[10/18 14:57:22    147] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/18 14:57:22    147] Updating RC grid for preRoute extraction ...
[10/18 14:57:22    147] Initializing multi-corner resistance tables ...
[10/18 14:57:22    147] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1264.430M)
[10/18 14:57:23    147] #################################################################################
[10/18 14:57:23    147] # Design Stage: PreRoute
[10/18 14:57:23    147] # Design Name: user_project_wrapper
[10/18 14:57:23    147] # Design Mode: 130nm
[10/18 14:57:23    147] # Analysis Mode: MMMC Non-OCV 
[10/18 14:57:23    147] # Parasitics Mode: No SPEF/RCDB
[10/18 14:57:23    147] # Signoff Settings: SI Off 
[10/18 14:57:23    147] #################################################################################
[10/18 14:57:23    148] AAE_INFO: 1 threads acquired from CTE.
[10/18 14:57:23    148] Calculate delays in Single mode...
[10/18 14:57:23    148] Topological Sorting (CPU = 0:00:00.0, MEM = 1299.9M, InitMEM = 1299.9M)
[10/18 14:57:23    148] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'L1M1_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[10/18 14:57:23    148] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M1M2_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[10/18 14:57:23    148] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2M3_PR_R' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[10/18 14:57:23    148] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/18 14:57:23    148] End delay calculation. (MEM=1360.16 CPU=0:00:00.0 REAL=0:00:00.0)
[10/18 14:57:23    148] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1360.2M) ***
[10/18 14:57:23    148] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:28 mem=1360.2M)
[10/18 14:57:23    148] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_TC_RCTYPICAL 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -12.773 |
|           TNS (ns):| -12.773 |
|    Violating Paths:|    1    |
|          All Paths:|    3    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |  -30.778   |      3 (3)       |
|   max_tran     |     6 (206)      |  -24.154   |     6 (206)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.009%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1304.9M, totSessionCpu=0:02:28 **
[10/18 14:57:23    148] ** INFO : this run is activating medium effort placeOptDesign flow
[10/18 14:57:23    148] PhyDesignGrid: maxLocalDensity 0.98
[10/18 14:57:23    148] #spOpts: N=130 mergeVia=F 
[10/18 14:57:23    148] PhyDesignGrid: maxLocalDensity 0.98
[10/18 14:57:23    148] #spOpts: N=130 mergeVia=F 
[10/18 14:57:23    148] *** Starting optimizing excluded clock nets MEM= 1304.9M) ***
[10/18 14:57:23    148] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1304.9M) ***
[10/18 14:57:23    148] Summary for sequential cells idenfication: 
[10/18 14:57:23    148] Identified SBFF number: 45
[10/18 14:57:23    148] Identified MBFF number: 0
[10/18 14:57:23    148] Not identified SBFF number: 0
[10/18 14:57:23    148] Not identified MBFF number: 0
[10/18 14:57:23    148] Number of sequential cells which are not FFs: 23
[10/18 14:57:23    148] 
[10/18 14:57:23    148] **WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
[10/18 14:57:23    148] Type 'man IMPOPT-3000' for more detail.
[10/18 14:57:23    148] **WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
[10/18 14:57:23    148] Type 'man IMPOPT-3001' for more detail.
[10/18 14:57:23    148] Info: 1 clock net  excluded from IPO operation.
[10/18 14:57:23    148] PhyDesignGrid: maxLocalDensity 0.98
[10/18 14:57:23    148] #spOpts: N=130 
[10/18 14:57:23    148] *info: There are 0 candidate Buffer cell
[10/18 14:57:23    148] *info: There are 0 candidate Inverter cell
[10/18 14:57:24    149] 
[10/18 14:57:24    149] Netlist preparation processing... 
[10/18 14:57:24    149] Removed 0 instance
[10/18 14:57:24    149] **WARN: (IMPOPT-7098):	WARNING: io_out[29] is an undriven net with 1 fanouts.
[10/18 14:57:24    149] **WARN: (IMPOPT-7098):	WARNING: io_out[28] is an undriven net with 1 fanouts.
[10/18 14:57:24    149] **WARN: (IMPOPT-7098):	WARNING: io_out[27] is an undriven net with 1 fanouts.
[10/18 14:57:24    149] **WARN: (IMPOPT-7098):	WARNING: io_out[26] is an undriven net with 1 fanouts.
[10/18 14:57:24    149] **WARN: (IMPOPT-7098):	WARNING: io_out[25] is an undriven net with 1 fanouts.
[10/18 14:57:24    149] **WARN: (IMPOPT-7098):	WARNING: io_out[24] is an undriven net with 1 fanouts.
[10/18 14:57:24    149] **WARN: (IMPOPT-7098):	WARNING: io_out[23] is an undriven net with 1 fanouts.
[10/18 14:57:24    149] **WARN: (IMPOPT-7098):	WARNING: io_out[22] is an undriven net with 1 fanouts.
[10/18 14:57:24    149] **WARN: (IMPOPT-7098):	WARNING: io_out[21] is an undriven net with 1 fanouts.
[10/18 14:57:24    149] **WARN: (IMPOPT-7098):	WARNING: io_out[20] is an undriven net with 1 fanouts.
[10/18 14:57:24    149] **WARN: (IMPOPT-7098):	WARNING: io_out[19] is an undriven net with 1 fanouts.
[10/18 14:57:24    149] **WARN: (IMPOPT-7098):	WARNING: io_out[18] is an undriven net with 1 fanouts.
[10/18 14:57:24    149] **WARN: (IMPOPT-7098):	WARNING: io_out[17] is an undriven net with 1 fanouts.
[10/18 14:57:24    149] **WARN: (IMPOPT-7098):	WARNING: io_out[16] is an undriven net with 1 fanouts.
[10/18 14:57:24    149] **WARN: (IMPOPT-7098):	WARNING: io_out[15] is an undriven net with 1 fanouts.
[10/18 14:57:24    149] **WARN: (IMPOPT-7098):	WARNING: io_out[14] is an undriven net with 1 fanouts.
[10/18 14:57:24    149] **WARN: (IMPOPT-7098):	WARNING: io_out[13] is an undriven net with 1 fanouts.
[10/18 14:57:24    149] **WARN: (IMPOPT-7098):	WARNING: io_out[12] is an undriven net with 1 fanouts.
[10/18 14:57:24    149] **WARN: (IMPOPT-7098):	WARNING: io_out[11] is an undriven net with 1 fanouts.
[10/18 14:57:24    149] **WARN: (IMPOPT-7098):	WARNING: io_out[10] is an undriven net with 1 fanouts.
[10/18 14:57:24    149] **WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
[10/18 14:57:24    149] To increase the message display limit, refer to the product command reference manual.
[10/18 14:57:24    149] *info: Marking 0 isolation instances dont touch
[10/18 14:57:24    149] *info: Marking 0 level shifter instances dont touch
[10/18 14:57:24    149] Begin: GigaOpt high fanout net optimization
[10/18 14:57:24    149] Info: 1 clock net  excluded from IPO operation.
[10/18 14:57:24    149] PhyDesignGrid: maxLocalDensity 0.98
[10/18 14:57:24    149] #spOpts: N=130 mergeVia=F 
[10/18 14:57:25    150] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:25    150] DEBUG: @coeDRVCandCache::init.
[10/18 14:57:25    150] +----------+---------+--------+--------+------------+--------+
[10/18 14:57:25    150] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/18 14:57:25    150] +----------+---------+--------+--------+------------+--------+
[10/18 14:57:25    150] |     0.01%|        -| -12.774| -12.774|   0:00:00.0| 1486.6M|
[10/18 14:57:25    150] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/18 14:57:25    150] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/18 14:57:25    150] |     0.01%|        -| -12.774| -12.774|   0:00:00.0| 1486.6M|
[10/18 14:57:25    150] +----------+---------+--------+--------+------------+--------+
[10/18 14:57:25    150] 
[10/18 14:57:25    150] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1486.6M) ***
[10/18 14:57:25    150] **** Begin NDR-Layer Usage Statistics ****
[10/18 14:57:25    150] 0 Ndr or Layer constraints added by optimization 
[10/18 14:57:25    150] **** End NDR-Layer Usage Statistics ****
[10/18 14:57:25    150] DEBUG: @coeDRVCandCache::cleanup.
[10/18 14:57:25    150] End: GigaOpt high fanout net optimization
[10/18 14:57:25    150] Begin: GigaOpt DRV Optimization
[10/18 14:57:25    150] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[10/18 14:57:25    150] Info: 1 clock net  excluded from IPO operation.
[10/18 14:57:25    150] PhyDesignGrid: maxLocalDensity 3.00
[10/18 14:57:25    150] #spOpts: N=130 mergeVia=F 
[10/18 14:57:25    150] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:25    150] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/18 14:57:25    150] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[10/18 14:57:25    150] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/18 14:57:25    150] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[10/18 14:57:25    150] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/18 14:57:25    150] DEBUG: @coeDRVCandCache::init.
[10/18 14:57:25    150] Info: violation cost 3979.759033 (cap = 51.812412, tran = 3926.946533, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[10/18 14:57:25    150] |     7   |   208   |     3   |      3  |     0   |     0   |     0   |     0   | -12.77 |          0|          0|          0|   0.01  |            |           |
[10/18 14:57:25    150] Info: violation cost 3979.759033 (cap = 51.812412, tran = 3926.946533, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[10/18 14:57:25    150] |     7   |   208   |     3   |      3  |     0   |     0   |     0   |     0   | -12.77 |          0|          0|          0|   0.01  |   0:00:00.0|    1486.6M|
[10/18 14:57:25    150] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/18 14:57:25    150] **** Begin NDR-Layer Usage Statistics ****
[10/18 14:57:25    150] 0 Ndr or Layer constraints added by optimization 
[10/18 14:57:25    150] **** End NDR-Layer Usage Statistics ****
[10/18 14:57:25    150] 
[10/18 14:57:25    150] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1486.6M) ***
[10/18 14:57:25    150] 
[10/18 14:57:25    150] DEBUG: @coeDRVCandCache::cleanup.
[10/18 14:57:25    150] End: GigaOpt DRV Optimization
[10/18 14:57:25    150] GigaOpt DRV: restore maxLocalDensity to 0.98
[10/18 14:57:25    150] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1345.1M, totSessionCpu=0:02:30 **
[10/18 14:57:25    150] Begin: Flop Merge
[10/18 14:57:25    150] Begin: GigaOpt Global Optimization
[10/18 14:57:25    150] *info: use new DP (enabled)
[10/18 14:57:25    150] Info: 1 clock net  excluded from IPO operation.
[10/18 14:57:25    150] PhyDesignGrid: maxLocalDensity 1.20
[10/18 14:57:25    150] #spOpts: N=130 mergeVia=F 
[10/18 14:57:26    150] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:26    150] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:26    150] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:26    150] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:26    150] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:26    150] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:26    150] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:26    150] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:26    150] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:26    150] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:26    150] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:26    150] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:26    150] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:26    150] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:26    150] *info: 1 clock net excluded
[10/18 14:57:26    150] *info: 2 special nets excluded.
[10/18 14:57:26    150] *info: 245 no-driver nets excluded.
[10/18 14:57:26    150] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:57:26    150] Type 'man IMPOPT-3025' for more detail.
[10/18 14:57:26    150] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:57:26    150] Type 'man IMPOPT-3025' for more detail.
[10/18 14:57:26    150] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:57:26    150] Type 'man IMPOPT-3025' for more detail.
[10/18 14:57:26    150] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:57:26    150] Type 'man IMPOPT-3025' for more detail.
[10/18 14:57:26    150] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:57:26    150] Type 'man IMPOPT-3025' for more detail.
[10/18 14:57:26    150] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:57:26    150] Type 'man IMPOPT-3025' for more detail.
[10/18 14:57:26    150] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:57:26    150] Type 'man IMPOPT-3025' for more detail.
[10/18 14:57:26    150] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:57:26    150] Type 'man IMPOPT-3025' for more detail.
[10/18 14:57:26    150] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:57:26    150] Type 'man IMPOPT-3025' for more detail.
[10/18 14:57:26    150] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:57:26    150] Type 'man IMPOPT-3025' for more detail.
[10/18 14:57:26    150] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:26    150] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:26    150] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:26    150] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:26    150] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:26    150] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:26    150] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:26    150] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:57:26    150] Type 'man IMPOPT-3025' for more detail.
[10/18 14:57:26    150] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:57:26    150] Type 'man IMPOPT-3025' for more detail.
[10/18 14:57:26    150] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:57:26    150] Type 'man IMPOPT-3025' for more detail.
[10/18 14:57:26    150] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:57:26    150] Type 'man IMPOPT-3025' for more detail.
[10/18 14:57:26    150] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:57:26    150] Type 'man IMPOPT-3025' for more detail.
[10/18 14:57:26    150] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:57:26    150] Type 'man IMPOPT-3025' for more detail.
[10/18 14:57:26    150] ** GigaOpt Global Opt WNS Slack -12.774  TNS Slack -12.774 
[10/18 14:57:26    150] +--------+--------+----------+------------+--------+---------------+---------+------------------------+
[10/18 14:57:26    150] |  WNS   |  TNS   | Density  |    Real    |  Mem   |  Worst View   |Pathgroup|       End Point        |
[10/18 14:57:26    150] +--------+--------+----------+------------+--------+---------------+---------+------------------------+
[10/18 14:57:26    150] | -12.774| -12.774|     0.01%|   0:00:00.0| 1478.6M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
[10/18 14:57:26    150] | -12.774| -12.774|     0.01%|   0:00:00.0| 1478.6M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
[10/18 14:57:26    150] | -12.774| -12.774|     0.01%|   0:00:00.0| 1478.6M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
[10/18 14:57:26    150] | -12.774| -12.774|     0.01%|   0:00:00.0| 1478.6M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
[10/18 14:57:26    150] | -12.774| -12.774|     0.01%|   0:00:00.0| 1479.8M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
[10/18 14:57:26    150] | -12.774| -12.774|     0.01%|   0:00:00.0| 1479.8M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
[10/18 14:57:26    150] +--------+--------+----------+------------+--------+---------------+---------+------------------------+
[10/18 14:57:26    150] 
[10/18 14:57:26    150] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1479.8M) ***
[10/18 14:57:26    150] 
[10/18 14:57:26    150] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1479.8M) ***
[10/18 14:57:26    150] **** Begin NDR-Layer Usage Statistics ****
[10/18 14:57:26    150] 0 Ndr or Layer constraints added by optimization 
[10/18 14:57:26    150] **** End NDR-Layer Usage Statistics ****
[10/18 14:57:26    150] ** GigaOpt Global Opt End WNS Slack -12.774  TNS Slack -12.774 
[10/18 14:57:26    150] End: GigaOpt Global Optimization
[10/18 14:57:26    150] 
[10/18 14:57:26    150] Active setup views:
[10/18 14:57:26    150]  AV_TC_RCTYPICAL
[10/18 14:57:26    150]   Dominating endpoints: 0
[10/18 14:57:26    150]   Dominating TNS: -0.000
[10/18 14:57:26    150] 
[10/18 14:57:26    150] *** Timing NOT met, worst failing slack is -12.774
[10/18 14:57:26    150] *** Check timing (0:00:00.0)
[10/18 14:57:26    150] Info: 1 clock net  excluded from IPO operation.
[10/18 14:57:26    151] **INFO: Flow update: Design is easy to close.
[10/18 14:57:26    151] setup target slack: 0.1
[10/18 14:57:26    151] extra slack: 0.1
[10/18 14:57:26    151] std delay: 0.01
[10/18 14:57:26    151] real setup target slack: 0.01
[10/18 14:57:26    151] PhyDesignGrid: maxLocalDensity 0.98
[10/18 14:57:26    151] #spOpts: N=130 
[10/18 14:57:26    151] [NR-eagl] Detected a user setting of 'getNanoRouteMode -routeTopRoutingLayer 4' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 4'.
[10/18 14:57:26    151] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[10/18 14:57:26    151] [NR-eagl] Started earlyGlobalRoute kernel
[10/18 14:57:26    151] [NR-eagl] Initial Peak syMemory usage = 1342.2 MB
[10/18 14:57:26    151] (I)       Reading DB...
[10/18 14:57:26    151] (I)       congestionReportName   : 
[10/18 14:57:26    151] (I)       buildTerm2TermWires    : 0
[10/18 14:57:26    151] (I)       doTrackAssignment      : 1
[10/18 14:57:26    151] (I)       dumpBookshelfFiles     : 0
[10/18 14:57:26    151] (I)       numThreads             : 1
[10/18 14:57:26    151] [NR-eagl] honorMsvRouteConstraint: false
[10/18 14:57:26    151] (I)       honorPin               : false
[10/18 14:57:26    151] (I)       honorPinGuide          : true
[10/18 14:57:26    151] (I)       honorPartition         : false
[10/18 14:57:26    151] (I)       allowPartitionCrossover: false
[10/18 14:57:26    151] (I)       honorSingleEntry       : true
[10/18 14:57:26    151] (I)       honorSingleEntryStrong : true
[10/18 14:57:26    151] (I)       handleViaSpacingRule   : false
[10/18 14:57:26    151] (I)       PDConstraint           : none
[10/18 14:57:26    151] (I)       expBetterNDRHandling   : false
[10/18 14:57:26    151] [NR-eagl] honorClockSpecNDR      : 0
[10/18 14:57:26    151] (I)       routingEffortLevel     : 3
[10/18 14:57:26    151] [NR-eagl] minRouteLayer          : 2
[10/18 14:57:26    151] [NR-eagl] maxRouteLayer          : 4
[10/18 14:57:26    151] (I)       numRowsPerGCell        : 1
[10/18 14:57:26    151] (I)       speedUpLargeDesign     : 0
[10/18 14:57:26    151] (I)       speedUpBlkViolationClean: 0
[10/18 14:57:26    151] (I)       multiThreadingTA       : 0
[10/18 14:57:26    151] (I)       blockedPinEscape       : 1
[10/18 14:57:26    151] (I)       blkAwareLayerSwitching : 0
[10/18 14:57:26    151] (I)       betterClockWireModeling: 1
[10/18 14:57:26    151] (I)       punchThroughDistance   : 500.00
[10/18 14:57:26    151] (I)       scenicBound            : 1.15
[10/18 14:57:26    151] (I)       maxScenicToAvoidBlk    : 100.00
[10/18 14:57:26    151] (I)       source-to-sink ratio   : 0.00
[10/18 14:57:26    151] (I)       targetCongestionRatioH : 1.00
[10/18 14:57:26    151] (I)       targetCongestionRatioV : 1.00
[10/18 14:57:26    151] (I)       layerCongestionRatio   : 0.70
[10/18 14:57:26    151] (I)       m1CongestionRatio      : 0.10
[10/18 14:57:26    151] (I)       m2m3CongestionRatio    : 0.70
[10/18 14:57:26    151] (I)       localRouteEffort       : 1.00
[10/18 14:57:26    151] (I)       numSitesBlockedByOneVia: 8.00
[10/18 14:57:26    151] (I)       supplyScaleFactorH     : 1.00
[10/18 14:57:26    151] (I)       supplyScaleFactorV     : 1.00
[10/18 14:57:26    151] (I)       highlight3DOverflowFactor: 0.00
[10/18 14:57:26    151] (I)       doubleCutViaModelingRatio: 0.00
[10/18 14:57:26    151] (I)       blockTrack             : 
[10/18 14:57:26    151] (I)       readTROption           : true
[10/18 14:57:26    151] (I)       extraSpacingBothSide   : false
[10/18 14:57:26    151] [NR-eagl] numTracksPerClockWire  : 0
[10/18 14:57:26    151] (I)       routeSelectedNetsOnly  : false
[10/18 14:57:26    151] (I)       before initializing RouteDB syMemory usage = 1344.8 MB
[10/18 14:57:26    151] (I)       starting read tracks
[10/18 14:57:26    151] (I)       build grid graph
[10/18 14:57:26    151] (I)       build grid graph start
[10/18 14:57:26    151] [NR-eagl] Layer1 has no routable track
[10/18 14:57:26    151] [NR-eagl] Layer2 has single uniform track structure
[10/18 14:57:26    151] [NR-eagl] Layer3 has single uniform track structure
[10/18 14:57:26    151] [NR-eagl] Layer4 has single uniform track structure
[10/18 14:57:26    151] (I)       build grid graph end
[10/18 14:57:26    151] (I)       Layer1   numNetMinLayer=10
[10/18 14:57:26    151] (I)       Layer2   numNetMinLayer=0
[10/18 14:57:26    151] (I)       Layer3   numNetMinLayer=0
[10/18 14:57:26    151] (I)       Layer4   numNetMinLayer=0
[10/18 14:57:26    151] (I)       numViaLayers=3
[10/18 14:57:26    151] (I)       end build via table
[10/18 14:57:26    151] [NR-eagl] numRoutingBlks=0 numInstBlks=21140 numPGBlocks=3850 numBumpBlks=0 numBoundaryFakeBlks=0
[10/18 14:57:26    151] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[10/18 14:57:26    151] (I)       readDataFromPlaceDB
[10/18 14:57:26    151] (I)       Read net information..
[10/18 14:57:26    151] [NR-eagl] Read numTotalNets=10  numIgnoredNets=0
[10/18 14:57:26    151] (I)       Read testcase time = 0.000 seconds
[10/18 14:57:26    151] 
[10/18 14:57:26    151] (I)       totalPins=215  totalGlobalPin=120 (55.81%)
[10/18 14:57:26    151] (I)       Model blockage into capacity
[10/18 14:57:26    151] (I)       Read numBlocks=24990  numPreroutedWires=0  numCapScreens=0
[10/18 14:57:26    151] (I)       blocked area on Layer1 : 0  (0.00%)
[10/18 14:57:26    151] (I)       blocked area on Layer2 : 261857881300  (38.97%)
[10/18 14:57:26    151] (I)       blocked area on Layer3 : 27584940400  (4.11%)
[10/18 14:57:26    151] (I)       blocked area on Layer4 : 34333964500  (5.11%)
[10/18 14:57:26    151] (I)       Modeling time = 0.010 seconds
[10/18 14:57:26    151] 
[10/18 14:57:26    151] (I)       Number of ignored nets = 0
[10/18 14:57:26    151] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/18 14:57:26    151] (I)       Number of clock nets = 1.  Ignored: No
[10/18 14:57:26    151] (I)       Number of analog nets = 0.  Ignored: Yes
[10/18 14:57:26    151] (I)       Number of special nets = 0.  Ignored: Yes
[10/18 14:57:26    151] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/18 14:57:26    151] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/18 14:57:26    151] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/18 14:57:26    151] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/18 14:57:26    151] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/18 14:57:26    151] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[10/18 14:57:26    151] (I)       Before initializing earlyGlobalRoute syMemory usage = 1344.8 MB
[10/18 14:57:26    151] (I)       Layer1  viaCost=200.00
[10/18 14:57:26    151] (I)       Layer2  viaCost=300.00
[10/18 14:57:26    151] (I)       Layer3  viaCost=300.00
[10/18 14:57:26    151] (I)       ---------------------Grid Graph Info--------------------
[10/18 14:57:26    151] (I)       routing area        :  (0, 0) - (819740, 819740)
[10/18 14:57:26    151] (I)       core area           :  (9860, 9860) - (809880, 809880)
[10/18 14:57:26    151] (I)       Site Width          :   480  (dbu)
[10/18 14:57:26    151] (I)       Row Height          :  3330  (dbu)
[10/18 14:57:26    151] (I)       GCell Width         :  3330  (dbu)
[10/18 14:57:26    151] (I)       GCell Height        :  3330  (dbu)
[10/18 14:57:26    151] (I)       grid                :   246   246     4
[10/18 14:57:26    151] (I)       vertical capacity   :     0     0  3330     0
[10/18 14:57:26    151] (I)       horizontal capacity :     0  3330     0  3330
[10/18 14:57:26    151] (I)       Default wire width  :   170   140   140   300
[10/18 14:57:26    151] (I)       Default wire space  :   170   140   140   300
[10/18 14:57:26    151] (I)       Default pitch size  :   340   340   340   610
[10/18 14:57:26    151] (I)       First Track Coord   :     0   170   170   880
[10/18 14:57:26    151] (I)       Num tracks per GCell:  0.00  9.79  9.79  5.46
[10/18 14:57:26    151] (I)       Total num of tracks :     0  2411  2411  1343
[10/18 14:57:26    151] (I)       Num of masks        :     1     1     1     1
[10/18 14:57:26    151] (I)       --------------------------------------------------------
[10/18 14:57:26    151] 
[10/18 14:57:26    151] [NR-eagl] ============ Routing rule table ============
[10/18 14:57:26    151] [NR-eagl] Rule id 0. Nets 10 
[10/18 14:57:26    151] [NR-eagl] id=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/18 14:57:26    151] [NR-eagl] Pitch:  L1=340  L2=340  L3=340  L4=610
[10/18 14:57:26    151] [NR-eagl] ========================================
[10/18 14:57:26    151] [NR-eagl] 
[10/18 14:57:26    151] (I)       After initializing earlyGlobalRoute syMemory usage = 1347.3 MB
[10/18 14:57:26    151] (I)       Loading and dumping file time : 0.02 seconds
[10/18 14:57:26    151] (I)       ============= Initialization =============
[10/18 14:57:26    151] (I)       total 2D Cap : 1313704 = (744016 H, 569688 V)
[10/18 14:57:26    151] [NR-eagl] Layer group 1: route 10 net(s) in layer range [2, 4]
[10/18 14:57:26    151] (I)       ============  Phase 1a Route ============
[10/18 14:57:26    151] (I)       Phase 1a runs 0.00 seconds
[10/18 14:57:26    151] (I)       Usage: 1982 = (887 H, 1095 V) = (0.12% H, 0.19% V) = (2.954e+03um H, 3.646e+03um V)
[10/18 14:57:26    151] (I)       
[10/18 14:57:26    151] (I)       ============  Phase 1b Route ============
[10/18 14:57:26    151] (I)       Usage: 1982 = (887 H, 1095 V) = (0.12% H, 0.19% V) = (2.954e+03um H, 3.646e+03um V)
[10/18 14:57:26    151] (I)       
[10/18 14:57:26    151] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.600060e+03um
[10/18 14:57:26    151] (I)       ============  Phase 1c Route ============
[10/18 14:57:26    151] (I)       Usage: 1982 = (887 H, 1095 V) = (0.12% H, 0.19% V) = (2.954e+03um H, 3.646e+03um V)
[10/18 14:57:26    151] (I)       
[10/18 14:57:26    151] (I)       ============  Phase 1d Route ============
[10/18 14:57:26    151] (I)       Usage: 1982 = (887 H, 1095 V) = (0.12% H, 0.19% V) = (2.954e+03um H, 3.646e+03um V)
[10/18 14:57:26    151] (I)       
[10/18 14:57:26    151] (I)       ============  Phase 1e Route ============
[10/18 14:57:26    151] (I)       Phase 1e runs 0.00 seconds
[10/18 14:57:26    151] (I)       Usage: 1982 = (887 H, 1095 V) = (0.12% H, 0.19% V) = (2.954e+03um H, 3.646e+03um V)
[10/18 14:57:26    151] (I)       
[10/18 14:57:26    151] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.600060e+03um
[10/18 14:57:26    151] [NR-eagl] 
[10/18 14:57:26    151] (I)       ============  Phase 1l Route ============
[10/18 14:57:26    151] (I)       dpBasedLA: time=0.00  totalOF=0  totalVia=69  totalWL=1982  total(Via+WL)=2051 
[10/18 14:57:26    151] (I)       Total Global Routing Runtime: 0.01 seconds
[10/18 14:57:26    151] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/18 14:57:26    151] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/18 14:57:26    151] (I)       
[10/18 14:57:26    151] [NR-eagl] End Peak syMemory usage = 1347.3 MB
[10/18 14:57:26    151] [NR-eagl] Early Global Router Kernel+IO runtime : 0.03 seconds
[10/18 14:57:26    151] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/18 14:57:26    151] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[10/18 14:57:26    151] 
[10/18 14:57:26    151] ** np local hotspot detection info verbose **
[10/18 14:57:26    151] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[10/18 14:57:26    151] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[10/18 14:57:26    151] 
[10/18 14:57:26    151] #spOpts: N=130 
[10/18 14:57:26    151] Apply auto density screen in post-place stage.
[10/18 14:57:26    151] Auto density screen increases utilization from 0.000 to 0.000
[10/18 14:57:26    151] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1347.3M
[10/18 14:57:26    151] *** Starting refinePlace (0:02:31 mem=1347.3M) ***
[10/18 14:57:26    151] Total net length = 6.571e+03 (2.942e+03 3.628e+03) (ext = 6.490e+03)
[10/18 14:57:26    151] default core: bins with density >  0.75 =    0 % ( 0 / 600 )
[10/18 14:57:26    151] Density distribution unevenness ratio = 0.000%
[10/18 14:57:26    151] RPlace IncrNP: Rollback Lev = -5
[10/18 14:57:26    151] RPlace: Density =0.013235, incremental np is triggered.
[10/18 14:57:26    151] incr SKP is on..., with optDC mode
[10/18 14:57:26    151] tdgpInitIgnoreNetLoadFix on 
[10/18 14:57:26    151] **WARN: (IMPSP-1760):	Buffer footprint does not have non-inverting buffers.  Using inverter footprint for Virtual IPO. Verify you have buffers defined in the libraries you have read in and confirm they are usable by running reportDontUseCells. Run 'setDontUse bufferName false' to enable buffers which are currently unusable.  
[10/18 14:57:26    151] Type 'man IMPSP-1760' for more detail.
[10/18 14:57:27    151] **WARN: Invalid pointer: spgVirBuf is NULL.
[10/18 14:57:27    151] Congestion driven padding in post-place stage.
[10/18 14:57:27    152] Congestion driven padding increases utilization from 0.001 to 0.001
[10/18 14:57:27    152] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1348.3M
[10/18 14:57:28    153] default core: bins with density >  0.75 =    0 % ( 0 / 600 )
[10/18 14:57:28    153] Density distribution unevenness ratio = 0.000%
[10/18 14:57:28    153] RPlace postIncrNP: Density = 0.013235 -> 0.025000.
[10/18 14:57:28    153] RPlace postIncrNP Info: Density distribution changes:
[10/18 14:57:28    153] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[10/18 14:57:28    153] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[10/18 14:57:28    153] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[10/18 14:57:28    153] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[10/18 14:57:28    153] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[10/18 14:57:28    153] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[10/18 14:57:28    153] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[10/18 14:57:28    153] [CPU] RefinePlace/IncrNP (cpu=0:00:01.9, real=0:00:02.0, mem=1355.3MB) @(0:02:31 - 0:02:33).
[10/18 14:57:28    153] Move report: incrNP moves 5 insts, mean move: 18.41 um, max move: 32.43 um
[10/18 14:57:28    153] 	Max move on inst (U9): (321.38, 762.44) --> (330.50, 785.75)
[10/18 14:57:28    153] Move report: Timing Driven Placement moves 5 insts, mean move: 18.41 um, max move: 32.43 um
[10/18 14:57:28    153] 	Max move on inst (U9): (321.38, 762.44) --> (330.50, 785.75)
[10/18 14:57:28    153] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1355.3MB
[10/18 14:57:28    153] Starting refinePlace ...
[10/18 14:57:28    153] default core: bins with density >  0.75 =    0 % ( 0 / 600 )
[10/18 14:57:28    153] Density distribution unevenness ratio = 0.000%
[10/18 14:57:28    153]   Spread Effort: high, pre-route mode, useDDP on.
[10/18 14:57:28    153] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1355.3MB) @(0:02:33 - 0:02:33).
[10/18 14:57:28    153] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:57:28    153] wireLenOptFixPriorityInst 0 inst fixed
[10/18 14:57:28    153] Placement tweakage begins.
[10/18 14:57:28    153] wire length = 6.592e+03
[10/18 14:57:28    153] wire length = 6.587e+03
[10/18 14:57:28    153] Placement tweakage ends.
[10/18 14:57:28    153] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:57:28    153] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:57:28    153] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1355.3MB) @(0:02:33 - 0:02:33).
[10/18 14:57:28    153] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:57:28    153] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1355.3MB
[10/18 14:57:28    153] Statistics of distance of Instance movement in refine placement:
[10/18 14:57:28    153]   maximum (X+Y) =        32.43 um
[10/18 14:57:28    153]   inst (U9) with max move: (321.38, 762.44) -> (330.5, 785.75)
[10/18 14:57:28    153]   mean    (X+Y) =        18.41 um
[10/18 14:57:28    153] Summary Report:
[10/18 14:57:28    153] Instances move: 5 (out of 5 movable)
[10/18 14:57:28    153] Mean displacement: 18.41 um
[10/18 14:57:28    153] Max displacement: 32.43 um (Instance: U9) (321.38, 762.44) -> (330.5, 785.75)
[10/18 14:57:28    153] 	Length: 3 sites, height: 1 rows, site name: unit, cell type: scs130ms_inv_2
[10/18 14:57:28    153] Total instances moved : 5
[10/18 14:57:28    153] Total net length = 6.553e+03 (2.940e+03 3.613e+03) (ext = 6.485e+03)
[10/18 14:57:28    153] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1355.3MB
[10/18 14:57:28    153] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=1355.3MB) @(0:02:31 - 0:02:33).
[10/18 14:57:28    153] *** Finished refinePlace (0:02:33 mem=1355.3M) ***
[10/18 14:57:28    153] Total net length = 6.554e+03 (2.940e+03 3.614e+03) (ext = 6.486e+03)
[10/18 14:57:28    153] #spOpts: N=130 
[10/18 14:57:28    153] default core: bins with density >  0.75 =    0 % ( 0 / 600 )
[10/18 14:57:28    153] Density distribution unevenness ratio = 6.573%
[10/18 14:57:28    153] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/18 14:57:28    153] Type 'man IMPSP-9025' for more detail.
[10/18 14:57:28    153] Trial Route Overflow 0(H) 0(V)
[10/18 14:57:28    153] Starting congestion repair ...
[10/18 14:57:28    153] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[10/18 14:57:28    153] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[10/18 14:57:28    153] (I)       Reading DB...
[10/18 14:57:28    153] (I)       congestionReportName   : 
[10/18 14:57:28    153] (I)       buildTerm2TermWires    : 1
[10/18 14:57:28    153] (I)       doTrackAssignment      : 1
[10/18 14:57:28    153] (I)       dumpBookshelfFiles     : 0
[10/18 14:57:28    153] (I)       numThreads             : 1
[10/18 14:57:28    153] [NR-eagl] honorMsvRouteConstraint: false
[10/18 14:57:28    153] (I)       honorPin               : false
[10/18 14:57:28    153] (I)       honorPinGuide          : true
[10/18 14:57:28    153] (I)       honorPartition         : false
[10/18 14:57:28    153] (I)       allowPartitionCrossover: false
[10/18 14:57:28    153] (I)       honorSingleEntry       : true
[10/18 14:57:28    153] (I)       honorSingleEntryStrong : true
[10/18 14:57:28    153] (I)       handleViaSpacingRule   : false
[10/18 14:57:28    153] (I)       PDConstraint           : none
[10/18 14:57:28    153] (I)       expBetterNDRHandling   : false
[10/18 14:57:28    153] [NR-eagl] honorClockSpecNDR      : 0
[10/18 14:57:28    153] (I)       routingEffortLevel     : 3
[10/18 14:57:28    153] [NR-eagl] minRouteLayer          : 2
[10/18 14:57:28    153] [NR-eagl] maxRouteLayer          : 4
[10/18 14:57:28    153] (I)       numRowsPerGCell        : 1
[10/18 14:57:28    153] (I)       speedUpLargeDesign     : 0
[10/18 14:57:28    153] (I)       speedUpBlkViolationClean: 0
[10/18 14:57:28    153] (I)       multiThreadingTA       : 0
[10/18 14:57:28    153] (I)       blockedPinEscape       : 1
[10/18 14:57:28    153] (I)       blkAwareLayerSwitching : 0
[10/18 14:57:28    153] (I)       betterClockWireModeling: 1
[10/18 14:57:28    153] (I)       punchThroughDistance   : 500.00
[10/18 14:57:28    153] (I)       scenicBound            : 1.15
[10/18 14:57:28    153] (I)       maxScenicToAvoidBlk    : 100.00
[10/18 14:57:28    153] (I)       source-to-sink ratio   : 0.00
[10/18 14:57:28    153] (I)       targetCongestionRatioH : 1.00
[10/18 14:57:28    153] (I)       targetCongestionRatioV : 1.00
[10/18 14:57:28    153] (I)       layerCongestionRatio   : 0.70
[10/18 14:57:28    153] (I)       m1CongestionRatio      : 0.10
[10/18 14:57:28    153] (I)       m2m3CongestionRatio    : 0.70
[10/18 14:57:28    153] (I)       localRouteEffort       : 1.00
[10/18 14:57:28    153] (I)       numSitesBlockedByOneVia: 8.00
[10/18 14:57:28    153] (I)       supplyScaleFactorH     : 1.00
[10/18 14:57:28    153] (I)       supplyScaleFactorV     : 1.00
[10/18 14:57:28    153] (I)       highlight3DOverflowFactor: 0.00
[10/18 14:57:28    153] (I)       doubleCutViaModelingRatio: 0.00
[10/18 14:57:28    153] (I)       blockTrack             : 
[10/18 14:57:28    153] (I)       readTROption           : true
[10/18 14:57:28    153] (I)       extraSpacingBothSide   : false
[10/18 14:57:28    153] [NR-eagl] numTracksPerClockWire  : 0
[10/18 14:57:28    153] (I)       routeSelectedNetsOnly  : false
[10/18 14:57:28    153] (I)       before initializing RouteDB syMemory usage = 1355.3 MB
[10/18 14:57:28    153] (I)       starting read tracks
[10/18 14:57:28    153] (I)       build grid graph
[10/18 14:57:28    153] (I)       build grid graph start
[10/18 14:57:28    153] [NR-eagl] Layer1 has no routable track
[10/18 14:57:28    153] [NR-eagl] Layer2 has single uniform track structure
[10/18 14:57:28    153] [NR-eagl] Layer3 has single uniform track structure
[10/18 14:57:28    153] [NR-eagl] Layer4 has single uniform track structure
[10/18 14:57:28    153] (I)       build grid graph end
[10/18 14:57:28    153] (I)       Layer1   numNetMinLayer=10
[10/18 14:57:28    153] (I)       Layer2   numNetMinLayer=0
[10/18 14:57:28    153] (I)       Layer3   numNetMinLayer=0
[10/18 14:57:28    153] (I)       Layer4   numNetMinLayer=0
[10/18 14:57:28    153] (I)       numViaLayers=3
[10/18 14:57:28    153] (I)       end build via table
[10/18 14:57:28    153] [NR-eagl] numRoutingBlks=0 numInstBlks=21140 numPGBlocks=3850 numBumpBlks=0 numBoundaryFakeBlks=0
[10/18 14:57:28    153] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[10/18 14:57:28    153] (I)       readDataFromPlaceDB
[10/18 14:57:28    153] (I)       Read net information..
[10/18 14:57:28    153] [NR-eagl] Read numTotalNets=10  numIgnoredNets=0
[10/18 14:57:28    153] (I)       Read testcase time = 0.000 seconds
[10/18 14:57:28    153] 
[10/18 14:57:28    153] (I)       totalPins=215  totalGlobalPin=120 (55.81%)
[10/18 14:57:28    153] (I)       Model blockage into capacity
[10/18 14:57:28    153] (I)       Read numBlocks=24990  numPreroutedWires=0  numCapScreens=0
[10/18 14:57:28    153] (I)       blocked area on Layer1 : 0  (0.00%)
[10/18 14:57:28    153] (I)       blocked area on Layer2 : 261857881300  (38.97%)
[10/18 14:57:28    153] (I)       blocked area on Layer3 : 27584940400  (4.11%)
[10/18 14:57:28    153] (I)       blocked area on Layer4 : 34333964500  (5.11%)
[10/18 14:57:28    153] (I)       Modeling time = 0.010 seconds
[10/18 14:57:28    153] 
[10/18 14:57:28    153] (I)       Number of ignored nets = 0
[10/18 14:57:28    153] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/18 14:57:28    153] (I)       Number of clock nets = 1.  Ignored: No
[10/18 14:57:28    153] (I)       Number of analog nets = 0.  Ignored: Yes
[10/18 14:57:28    153] (I)       Number of special nets = 0.  Ignored: Yes
[10/18 14:57:28    153] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/18 14:57:28    153] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/18 14:57:28    153] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/18 14:57:28    153] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/18 14:57:28    153] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/18 14:57:28    153] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[10/18 14:57:28    153] (I)       Before initializing earlyGlobalRoute syMemory usage = 1355.3 MB
[10/18 14:57:28    153] (I)       Layer1  viaCost=200.00
[10/18 14:57:28    153] (I)       Layer2  viaCost=300.00
[10/18 14:57:28    153] (I)       Layer3  viaCost=300.00
[10/18 14:57:28    153] (I)       ---------------------Grid Graph Info--------------------
[10/18 14:57:28    153] (I)       routing area        :  (0, 0) - (819740, 819740)
[10/18 14:57:28    153] (I)       core area           :  (9860, 9860) - (809880, 809880)
[10/18 14:57:28    153] (I)       Site Width          :   480  (dbu)
[10/18 14:57:28    153] (I)       Row Height          :  3330  (dbu)
[10/18 14:57:28    153] (I)       GCell Width         :  3330  (dbu)
[10/18 14:57:28    153] (I)       GCell Height        :  3330  (dbu)
[10/18 14:57:28    153] (I)       grid                :   246   246     4
[10/18 14:57:28    153] (I)       vertical capacity   :     0     0  3330     0
[10/18 14:57:28    153] (I)       horizontal capacity :     0  3330     0  3330
[10/18 14:57:28    153] (I)       Default wire width  :   170   140   140   300
[10/18 14:57:28    153] (I)       Default wire space  :   170   140   140   300
[10/18 14:57:28    153] (I)       Default pitch size  :   340   340   340   610
[10/18 14:57:28    153] (I)       First Track Coord   :     0   170   170   880
[10/18 14:57:28    153] (I)       Num tracks per GCell:  0.00  9.79  9.79  5.46
[10/18 14:57:28    153] (I)       Total num of tracks :     0  2411  2411  1343
[10/18 14:57:28    153] (I)       Num of masks        :     1     1     1     1
[10/18 14:57:28    153] (I)       --------------------------------------------------------
[10/18 14:57:28    153] 
[10/18 14:57:28    153] [NR-eagl] ============ Routing rule table ============
[10/18 14:57:28    153] [NR-eagl] Rule id 0. Nets 10 
[10/18 14:57:28    153] [NR-eagl] id=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/18 14:57:28    153] [NR-eagl] Pitch:  L1=340  L2=340  L3=340  L4=610
[10/18 14:57:28    153] [NR-eagl] ========================================
[10/18 14:57:28    153] [NR-eagl] 
[10/18 14:57:28    153] (I)       After initializing earlyGlobalRoute syMemory usage = 1357.7 MB
[10/18 14:57:28    153] (I)       Loading and dumping file time : 0.02 seconds
[10/18 14:57:28    153] (I)       ============= Initialization =============
[10/18 14:57:28    153] (I)       total 2D Cap : 1313700 = (744012 H, 569688 V)
[10/18 14:57:28    153] [NR-eagl] Layer group 1: route 10 net(s) in layer range [2, 4]
[10/18 14:57:28    153] (I)       ============  Phase 1a Route ============
[10/18 14:57:28    153] (I)       Phase 1a runs 0.00 seconds
[10/18 14:57:28    153] (I)       Usage: 1971 = (885 H, 1086 V) = (0.12% H, 0.19% V) = (2.947e+03um H, 3.616e+03um V)
[10/18 14:57:28    153] (I)       
[10/18 14:57:28    153] (I)       ============  Phase 1b Route ============
[10/18 14:57:28    153] (I)       Usage: 1971 = (885 H, 1086 V) = (0.12% H, 0.19% V) = (2.947e+03um H, 3.616e+03um V)
[10/18 14:57:28    153] (I)       
[10/18 14:57:28    153] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.563430e+03um
[10/18 14:57:28    153] (I)       ============  Phase 1c Route ============
[10/18 14:57:28    153] (I)       Usage: 1971 = (885 H, 1086 V) = (0.12% H, 0.19% V) = (2.947e+03um H, 3.616e+03um V)
[10/18 14:57:28    153] (I)       
[10/18 14:57:28    153] (I)       ============  Phase 1d Route ============
[10/18 14:57:28    153] (I)       Usage: 1971 = (885 H, 1086 V) = (0.12% H, 0.19% V) = (2.947e+03um H, 3.616e+03um V)
[10/18 14:57:28    153] (I)       
[10/18 14:57:28    153] (I)       ============  Phase 1e Route ============
[10/18 14:57:28    153] (I)       Phase 1e runs 0.00 seconds
[10/18 14:57:28    153] (I)       Usage: 1971 = (885 H, 1086 V) = (0.12% H, 0.19% V) = (2.947e+03um H, 3.616e+03um V)
[10/18 14:57:28    153] (I)       
[10/18 14:57:28    153] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.563430e+03um
[10/18 14:57:28    153] [NR-eagl] 
[10/18 14:57:28    153] (I)       ============  Phase 1l Route ============
[10/18 14:57:28    153] (I)       dpBasedLA: time=0.00  totalOF=0  totalVia=71  totalWL=1971  total(Via+WL)=2042 
[10/18 14:57:28    153] (I)       Total Global Routing Runtime: 0.01 seconds
[10/18 14:57:28    153] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/18 14:57:28    153] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/18 14:57:28    153] (I)       
[10/18 14:57:28    153] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/18 14:57:28    153] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[10/18 14:57:28    153] 
[10/18 14:57:28    153] ** np local hotspot detection info verbose **
[10/18 14:57:28    153] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[10/18 14:57:28    153] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[10/18 14:57:28    153] 
[10/18 14:57:28    153] describeCongestion: hCong = 0.00 vCong = 0.00
[10/18 14:57:28    153] Skipped repairing congestion.
[10/18 14:57:28    153] (I)       ============= track Assignment ============
[10/18 14:57:28    153] (I)       extract Global 3D Wires
[10/18 14:57:28    153] (I)       Extract Global WL : time=0.00
[10/18 14:57:28    153] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer8, numCutBoxes=0)
[10/18 14:57:28    153] (I)       Initialization real time=0.00 seconds
[10/18 14:57:28    153] (I)       Kernel real time=0.00 seconds
[10/18 14:57:28    153] (I)       End Greedy Track Assignment
[10/18 14:57:28    153] [NR-eagl] Layer1(li)(F) length: 0.000000e+00um, number of vias: 14
[10/18 14:57:28    153] [NR-eagl] Layer2(met1)(H) length: 2.923350e+03um, number of vias: 60
[10/18 14:57:28    153] [NR-eagl] Layer3(met2)(V) length: 3.739200e+03um, number of vias: 9
[10/18 14:57:28    153] [NR-eagl] Layer4(met3)(H) length: 3.808000e+01um, number of vias: 0
[10/18 14:57:28    153] [NR-eagl] Total length: 6.700630e+03um, number of vias: 83
[10/18 14:57:28    153] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[10/18 14:57:28    153] Start to check current routing status for nets...
[10/18 14:57:28    153] Using hname+ instead name for net compare
[10/18 14:57:28    153] All nets are already routed correctly.
[10/18 14:57:28    153] End to check current routing status for nets (mem=1343.6M)
[10/18 14:57:28    153] Extraction called for design 'user_project_wrapper' of instances=10085 and nets=655 using extraction engine 'preRoute' .
[10/18 14:57:28    153] PreRoute RC Extraction called for design user_project_wrapper.
[10/18 14:57:28    153] RC Extraction called in multi-corner(3) mode.
[10/18 14:57:28    153] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/18 14:57:28    153] Type 'man IMPEXT-6197' for more detail.
[10/18 14:57:28    153] RCMode: PreRoute
[10/18 14:57:28    153]       RC Corner Indexes            0       1       2   
[10/18 14:57:28    153] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[10/18 14:57:28    153] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[10/18 14:57:28    153] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[10/18 14:57:28    153] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[10/18 14:57:28    153] Shrink Factor                : 1.00000
[10/18 14:57:28    153] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/18 14:57:28    153] Updating RC grid for preRoute extraction ...
[10/18 14:57:28    153] Initializing multi-corner resistance tables ...
[10/18 14:57:28    153] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1343.570M)
[10/18 14:57:28    153] Compute RC Scale Done ...
[10/18 14:57:28    153] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1315.3M, totSessionCpu=0:02:33 **
[10/18 14:57:28    153] #################################################################################
[10/18 14:57:28    153] # Design Stage: PreRoute
[10/18 14:57:28    153] # Design Name: user_project_wrapper
[10/18 14:57:28    153] # Design Mode: 130nm
[10/18 14:57:28    153] # Analysis Mode: MMMC Non-OCV 
[10/18 14:57:28    153] # Parasitics Mode: No SPEF/RCDB
[10/18 14:57:28    153] # Signoff Settings: SI Off 
[10/18 14:57:28    153] #################################################################################
[10/18 14:57:28    153] AAE_INFO: 1 threads acquired from CTE.
[10/18 14:57:28    153] Calculate delays in Single mode...
[10/18 14:57:28    153] Topological Sorting (CPU = 0:00:00.0, MEM = 1341.5M, InitMEM = 1341.5M)
[10/18 14:57:28    153] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/18 14:57:28    153] End delay calculation. (MEM=1401.73 CPU=0:00:00.0 REAL=0:00:00.0)
[10/18 14:57:28    153] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1401.7M) ***
[10/18 14:57:28    153] Begin: GigaOpt DRV Optimization
[10/18 14:57:28    153] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[10/18 14:57:28    153] Info: 1 clock net  excluded from IPO operation.
[10/18 14:57:28    153] PhyDesignGrid: maxLocalDensity 3.00
[10/18 14:57:28    153] #spOpts: N=130 
[10/18 14:57:28    153] Core basic site is unit
[10/18 14:57:28    153] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/18 14:57:29    153] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:29    153] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/18 14:57:29    153] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[10/18 14:57:29    153] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/18 14:57:29    153] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[10/18 14:57:29    153] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/18 14:57:29    153] DEBUG: @coeDRVCandCache::init.
[10/18 14:57:29    153] Info: violation cost 3903.678711 (cap = 51.714020, tran = 3850.964355, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[10/18 14:57:29    153] |     7   |   208   |     3   |      3  |     0   |     0   |     0   |     0   | -12.74 |          0|          0|          0|   0.01  |            |           |
[10/18 14:57:29    153] Info: violation cost 2620.644775 (cap = 22.858963, tran = 2596.785889, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[10/18 14:57:29    153] |     7   |   208   |     3   |      3  |     0   |     0   |     0   |     0   | -0.25 |          0|          0|          2|   0.01  |   0:00:00.0|    1497.1M|
[10/18 14:57:29    153] Info: violation cost 2620.644775 (cap = 22.858963, tran = 2596.785889, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[10/18 14:57:29    153] |     7   |   208   |     3   |      3  |     0   |     0   |     0   |     0   | -0.25 |          0|          0|          0|   0.01  |   0:00:00.0|    1497.1M|
[10/18 14:57:29    153] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/18 14:57:29    153] **** Begin NDR-Layer Usage Statistics ****
[10/18 14:57:29    153] 0 Ndr or Layer constraints added by optimization 
[10/18 14:57:29    153] **** End NDR-Layer Usage Statistics ****
[10/18 14:57:29    153] 
[10/18 14:57:29    153] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1497.1M) ***
[10/18 14:57:29    153] 
[10/18 14:57:29    154] *** Starting refinePlace (0:02:34 mem=1513.1M) ***
[10/18 14:57:29    154] Total net length = 6.580e+03 (2.962e+03 3.619e+03) (ext = 6.507e+03)
[10/18 14:57:29    154] default core: bins with density >  0.75 =    0 % ( 0 / 600 )
[10/18 14:57:29    154] Density distribution unevenness ratio = 99.305%
[10/18 14:57:29    154] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1513.1MB) @(0:02:34 - 0:02:34).
[10/18 14:57:29    154] Starting refinePlace ...
[10/18 14:57:29    154] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:57:29    154] default core: bins with density >  0.75 =    0 % ( 0 / 600 )
[10/18 14:57:29    154] Density distribution unevenness ratio = 99.305%
[10/18 14:57:29    154]   Spread Effort: high, pre-route mode, useDDP on.
[10/18 14:57:29    154] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1513.1MB) @(0:02:34 - 0:02:34).
[10/18 14:57:29    154] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:57:29    154] wireLenOptFixPriorityInst 0 inst fixed
[10/18 14:57:29    154] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:57:29    154] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1513.1MB) @(0:02:34 - 0:02:34).
[10/18 14:57:29    154] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:57:29    154] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1513.1MB
[10/18 14:57:29    154] Statistics of distance of Instance movement in refine placement:
[10/18 14:57:29    154]   maximum (X+Y) =         0.00 um
[10/18 14:57:29    154]   mean    (X+Y) =         0.00 um
[10/18 14:57:29    154] Summary Report:
[10/18 14:57:29    154] Instances move: 0 (out of 5 movable)
[10/18 14:57:29    154] Mean displacement: 0.00 um
[10/18 14:57:29    154] Max displacement: 0.00 um 
[10/18 14:57:29    154] Total instances moved : 0
[10/18 14:57:29    154] Total net length = 6.580e+03 (2.962e+03 3.619e+03) (ext = 6.507e+03)
[10/18 14:57:29    154] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1513.1MB
[10/18 14:57:29    154] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1513.1MB) @(0:02:34 - 0:02:34).
[10/18 14:57:29    154] *** Finished refinePlace (0:02:34 mem=1513.1M) ***
[10/18 14:57:29    154] *** maximum move = 0.00 um ***
[10/18 14:57:29    154] *** Finished re-routing un-routed nets (1513.1M) ***
[10/18 14:57:29    154] 
[10/18 14:57:29    154] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1513.1M) ***
[10/18 14:57:29    154] DEBUG: @coeDRVCandCache::cleanup.
[10/18 14:57:29    154] End: GigaOpt DRV Optimization
[10/18 14:57:29    154] GigaOpt DRV: restore maxLocalDensity to 0.98
[10/18 14:57:29    154] 
------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=1366.3M)                             
------------------------------------------------------------

Setup views included:
 AV_TC_RCTYPICAL 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.248  |
|           TNS (ns):| -0.248  |
|    Violating Paths:|    1    |
|          All Paths:|    3    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |  -30.778   |      3 (3)       |
|   max_tran     |     6 (206)      |   -6.235   |     6 (206)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.012%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1366.3M, totSessionCpu=0:02:34 **
[10/18 14:57:29    154] *** Timing NOT met, worst failing slack is -0.248
[10/18 14:57:29    154] *** Check timing (0:00:00.0)
[10/18 14:57:29    154] Begin: GigaOpt Optimization in WNS mode
[10/18 14:57:29    154] Info: 1 clock net  excluded from IPO operation.
[10/18 14:57:29    154] PhyDesignGrid: maxLocalDensity 1.00
[10/18 14:57:29    154] #spOpts: N=130 
[10/18 14:57:30    154] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:30    154] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:30    154] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:30    154] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:30    154] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:30    154] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:30    154] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:30    154] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:30    154] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:30    154] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:30    154] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:30    154] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:30    154] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:30    154] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:30    154] *info: 1 clock net excluded
[10/18 14:57:30    154] *info: 2 special nets excluded.
[10/18 14:57:30    154] *info: 245 no-driver nets excluded.
[10/18 14:57:30    154] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:57:30    154] Type 'man IMPOPT-3025' for more detail.
[10/18 14:57:30    154] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:57:30    154] Type 'man IMPOPT-3025' for more detail.
[10/18 14:57:30    154] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:57:30    154] Type 'man IMPOPT-3025' for more detail.
[10/18 14:57:30    154] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:57:30    154] Type 'man IMPOPT-3025' for more detail.
[10/18 14:57:30    154] **WARN: (EMS-27):	Message (IMPOPT-3025) has exceeded the current message display limit of 20.
[10/18 14:57:30    154] To increase the message display limit, refer to the product command reference manual.
[10/18 14:57:30    154] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:30    154] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:30    154] Effort level <high> specified for reg2reg path_group
[10/18 14:57:30    154] ** GigaOpt Optimizer WNS Slack -0.248 TNS Slack -0.248 Density 0.01
[10/18 14:57:30    154] Optimizer WNS Pass 0
[10/18 14:57:30    154] Active Path Group: default 
[10/18 14:57:30    154] +--------+---------+--------+---------+----------+------------+--------+---------------+---------+------------------------+
[10/18 14:57:30    154] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View   |Pathgroup|       End Point        |
[10/18 14:57:30    154] +--------+---------+--------+---------+----------+------------+--------+---------------+---------+------------------------+
[10/18 14:57:30    154] |  -0.248|   -0.248|  -0.248|   -0.248|     0.01%|   0:00:00.0| 1503.8M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
[10/18 14:57:30    154] |   0.015|    0.032|   0.000|    0.000|     0.01%|   0:00:00.0| 1506.0M|             NA|       NA| NA                     |
[10/18 14:57:30    154] |   0.015|    0.032|   0.000|    0.000|     0.01%|   0:00:00.0| 1506.0M|AV_TC_RCTYPICAL|       NA| NA                     |
[10/18 14:57:30    154] +--------+---------+--------+---------+----------+------------+--------+---------------+---------+------------------------+
[10/18 14:57:30    154] 
[10/18 14:57:30    154] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1506.0M) ***
[10/18 14:57:30    154] 
[10/18 14:57:30    154] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1506.0M) ***
[10/18 14:57:30    154] ** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 0.01
[10/18 14:57:30    154] *** Starting refinePlace (0:02:35 mem=1506.0M) ***
[10/18 14:57:30    154] Total net length = 6.821e+03 (3.185e+03 3.636e+03) (ext = 6.649e+03)
[10/18 14:57:30    154] default core: bins with density >  0.75 =    0 % ( 0 / 600 )
[10/18 14:57:30    154] Density distribution unevenness ratio = 99.307%
[10/18 14:57:30    154] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1507.0MB) @(0:02:35 - 0:02:35).
[10/18 14:57:30    154] Starting refinePlace ...
[10/18 14:57:30    154] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:57:30    154] default core: bins with density >  0.75 =    0 % ( 0 / 600 )
[10/18 14:57:30    154] Density distribution unevenness ratio = 99.307%
[10/18 14:57:30    154]   Spread Effort: high, pre-route mode, useDDP on.
[10/18 14:57:30    154] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1510.0MB) @(0:02:35 - 0:02:35).
[10/18 14:57:30    154] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:57:30    154] wireLenOptFixPriorityInst 0 inst fixed
[10/18 14:57:30    154] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:57:30    154] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1510.0MB) @(0:02:35 - 0:02:35).
[10/18 14:57:30    154] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:57:30    154] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1510.0MB
[10/18 14:57:30    154] Statistics of distance of Instance movement in refine placement:
[10/18 14:57:30    154]   maximum (X+Y) =         0.00 um
[10/18 14:57:30    154]   mean    (X+Y) =         0.00 um
[10/18 14:57:30    154] Summary Report:
[10/18 14:57:30    154] Instances move: 0 (out of 5 movable)
[10/18 14:57:30    154] Mean displacement: 0.00 um
[10/18 14:57:30    154] Max displacement: 0.00 um 
[10/18 14:57:30    154] Total instances moved : 0
[10/18 14:57:30    154] Total net length = 6.821e+03 (3.185e+03 3.636e+03) (ext = 6.649e+03)
[10/18 14:57:30    154] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1510.0MB
[10/18 14:57:30    154] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1510.0MB) @(0:02:35 - 0:02:35).
[10/18 14:57:30    154] *** Finished refinePlace (0:02:35 mem=1510.0M) ***
[10/18 14:57:30    154] *** maximum move = 0.00 um ***
[10/18 14:57:30    154] *** Finished re-routing un-routed nets (1510.0M) ***
[10/18 14:57:30    154] 
[10/18 14:57:30    154] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1510.0M) ***
[10/18 14:57:30    154] ** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 0.01
[10/18 14:57:30    154] **** Begin NDR-Layer Usage Statistics ****
[10/18 14:57:30    154] 0 Ndr or Layer constraints added by optimization 
[10/18 14:57:30    154] **** End NDR-Layer Usage Statistics ****
[10/18 14:57:30    154] 
[10/18 14:57:30    154] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1510.0M) ***
[10/18 14:57:30    154] 
[10/18 14:57:30    154] End: GigaOpt Optimization in WNS mode
[10/18 14:57:30    154] *** Timing NOT met, worst failing slack is 0.032
[10/18 14:57:30    154] *** Check timing (0:00:00.0)
[10/18 14:57:30    154] **INFO: Flow update: Design timing is met.
[10/18 14:57:30    154] Info: 1 clock net  excluded from IPO operation.
[10/18 14:57:30    155] Begin: Area Reclaim Optimization
[10/18 14:57:30    155] PhyDesignGrid: maxLocalDensity 0.98
[10/18 14:57:30    155] #spOpts: N=130 mergeVia=F 
[10/18 14:57:31    155] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.01
[10/18 14:57:31    155] +----------+---------+--------+--------+------------+--------+
[10/18 14:57:31    155] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/18 14:57:31    155] +----------+---------+--------+--------+------------+--------+
[10/18 14:57:31    155] |     0.01%|        -|   0.000|   0.000|   0:00:00.0| 1510.0M|
[10/18 14:57:31    155] |     0.01%|        0|   0.000|   0.000|   0:00:00.0| 1510.0M|
[10/18 14:57:31    155] |     0.01%|        1|   0.000|   0.000|   0:00:00.0| 1511.1M|
[10/18 14:57:31    155] |     0.01%|        0|   0.000|   0.000|   0:00:00.0| 1511.1M|
[10/18 14:57:31    155] +----------+---------+--------+--------+------------+--------+
[10/18 14:57:31    155] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.01
[10/18 14:57:31    155] 
[10/18 14:57:31    155] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[10/18 14:57:31    155] --------------------------------------------------------------
[10/18 14:57:31    155] |                                   | Total     | Sequential |
[10/18 14:57:31    155] --------------------------------------------------------------
[10/18 14:57:31    155] | Num insts resized                 |       0  |       0    |
[10/18 14:57:31    155] | Num insts undone                  |       1  |       0    |
[10/18 14:57:31    155] | Num insts Downsized               |       0  |       0    |
[10/18 14:57:31    155] | Num insts Samesized               |       0  |       0    |
[10/18 14:57:31    155] | Num insts Upsized                 |       0  |       0    |
[10/18 14:57:31    155] | Num multiple commits+uncommits    |       0  |       -    |
[10/18 14:57:31    155] --------------------------------------------------------------
[10/18 14:57:31    155] **** Begin NDR-Layer Usage Statistics ****
[10/18 14:57:31    155] 0 Ndr or Layer constraints added by optimization 
[10/18 14:57:31    155] **** End NDR-Layer Usage Statistics ****
[10/18 14:57:31    155] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
[10/18 14:57:31    155] *** Starting refinePlace (0:02:36 mem=1511.1M) ***
[10/18 14:57:31    155] Total net length = 6.822e+03 (3.186e+03 3.636e+03) (ext = 6.649e+03)
[10/18 14:57:31    155] Starting refinePlace ...
[10/18 14:57:31    155] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:57:31    155] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:57:31    155] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1511.1MB) @(0:02:36 - 0:02:36).
[10/18 14:57:31    155] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:57:31    155] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1511.1MB
[10/18 14:57:31    155] Statistics of distance of Instance movement in refine placement:
[10/18 14:57:31    155]   maximum (X+Y) =         0.00 um
[10/18 14:57:31    155]   mean    (X+Y) =         0.00 um
[10/18 14:57:31    155] Summary Report:
[10/18 14:57:31    155] Instances move: 0 (out of 5 movable)
[10/18 14:57:31    155] Mean displacement: 0.00 um
[10/18 14:57:31    155] Max displacement: 0.00 um 
[10/18 14:57:31    155] Total instances moved : 0
[10/18 14:57:31    155] Total net length = 6.822e+03 (3.186e+03 3.636e+03) (ext = 6.649e+03)
[10/18 14:57:31    155] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1511.1MB
[10/18 14:57:31    155] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1511.1MB) @(0:02:36 - 0:02:36).
[10/18 14:57:31    155] *** Finished refinePlace (0:02:36 mem=1511.1M) ***
[10/18 14:57:31    155] *** maximum move = 0.00 um ***
[10/18 14:57:31    155] *** Finished re-routing un-routed nets (1511.1M) ***
[10/18 14:57:31    155] 
[10/18 14:57:31    155] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1511.1M) ***
[10/18 14:57:31    155] *** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1377.59M, totSessionCpu=0:02:36).
[10/18 14:57:31    155] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[10/18 14:57:31    155] [PSP] Started earlyGlobalRoute kernel
[10/18 14:57:31    155] [PSP] Initial Peak syMemory usage = 1377.6 MB
[10/18 14:57:31    155] (I)       Reading DB...
[10/18 14:57:31    155] (I)       congestionReportName   : 
[10/18 14:57:31    155] (I)       buildTerm2TermWires    : 1
[10/18 14:57:31    155] (I)       doTrackAssignment      : 1
[10/18 14:57:31    155] (I)       dumpBookshelfFiles     : 0
[10/18 14:57:31    155] (I)       numThreads             : 1
[10/18 14:57:31    155] [NR-eagl] honorMsvRouteConstraint: false
[10/18 14:57:31    155] (I)       honorPin               : false
[10/18 14:57:31    155] (I)       honorPinGuide          : true
[10/18 14:57:31    155] (I)       honorPartition         : false
[10/18 14:57:31    155] (I)       allowPartitionCrossover: false
[10/18 14:57:31    155] (I)       honorSingleEntry       : true
[10/18 14:57:31    155] (I)       honorSingleEntryStrong : true
[10/18 14:57:31    155] (I)       handleViaSpacingRule   : false
[10/18 14:57:31    155] (I)       PDConstraint           : none
[10/18 14:57:31    155] (I)       expBetterNDRHandling   : false
[10/18 14:57:31    155] [NR-eagl] honorClockSpecNDR      : 0
[10/18 14:57:31    155] (I)       routingEffortLevel     : 3
[10/18 14:57:31    155] [NR-eagl] minRouteLayer          : 2
[10/18 14:57:31    155] [NR-eagl] maxRouteLayer          : 4
[10/18 14:57:31    155] (I)       numRowsPerGCell        : 1
[10/18 14:57:31    155] (I)       speedUpLargeDesign     : 0
[10/18 14:57:31    155] (I)       speedUpBlkViolationClean: 0
[10/18 14:57:31    155] (I)       multiThreadingTA       : 0
[10/18 14:57:31    155] (I)       blockedPinEscape       : 1
[10/18 14:57:31    155] (I)       blkAwareLayerSwitching : 0
[10/18 14:57:31    155] (I)       betterClockWireModeling: 1
[10/18 14:57:31    155] (I)       punchThroughDistance   : 500.00
[10/18 14:57:31    155] (I)       scenicBound            : 1.15
[10/18 14:57:31    155] (I)       maxScenicToAvoidBlk    : 100.00
[10/18 14:57:31    155] (I)       source-to-sink ratio   : 0.00
[10/18 14:57:31    155] (I)       targetCongestionRatioH : 1.00
[10/18 14:57:31    155] (I)       targetCongestionRatioV : 1.00
[10/18 14:57:31    155] (I)       layerCongestionRatio   : 0.70
[10/18 14:57:31    155] (I)       m1CongestionRatio      : 0.10
[10/18 14:57:31    155] (I)       m2m3CongestionRatio    : 0.70
[10/18 14:57:31    155] (I)       localRouteEffort       : 1.00
[10/18 14:57:31    155] (I)       numSitesBlockedByOneVia: 8.00
[10/18 14:57:31    155] (I)       supplyScaleFactorH     : 1.00
[10/18 14:57:31    155] (I)       supplyScaleFactorV     : 1.00
[10/18 14:57:31    155] (I)       highlight3DOverflowFactor: 0.00
[10/18 14:57:31    155] (I)       doubleCutViaModelingRatio: 0.00
[10/18 14:57:31    155] (I)       blockTrack             : 
[10/18 14:57:31    155] (I)       readTROption           : true
[10/18 14:57:31    155] (I)       extraSpacingBothSide   : false
[10/18 14:57:31    155] [NR-eagl] numTracksPerClockWire  : 0
[10/18 14:57:31    155] (I)       routeSelectedNetsOnly  : false
[10/18 14:57:31    155] (I)       before initializing RouteDB syMemory usage = 1380.2 MB
[10/18 14:57:31    155] (I)       starting read tracks
[10/18 14:57:31    155] (I)       build grid graph
[10/18 14:57:31    155] (I)       build grid graph start
[10/18 14:57:31    155] [NR-eagl] Layer1 has no routable track
[10/18 14:57:31    155] [NR-eagl] Layer2 has single uniform track structure
[10/18 14:57:31    155] [NR-eagl] Layer3 has single uniform track structure
[10/18 14:57:31    155] [NR-eagl] Layer4 has single uniform track structure
[10/18 14:57:31    155] (I)       build grid graph end
[10/18 14:57:31    155] (I)       Layer1   numNetMinLayer=10
[10/18 14:57:31    155] (I)       Layer2   numNetMinLayer=0
[10/18 14:57:31    155] (I)       Layer3   numNetMinLayer=0
[10/18 14:57:31    155] (I)       Layer4   numNetMinLayer=0
[10/18 14:57:31    155] (I)       numViaLayers=3
[10/18 14:57:31    155] (I)       end build via table
[10/18 14:57:31    155] [NR-eagl] numRoutingBlks=0 numInstBlks=21140 numPGBlocks=3850 numBumpBlks=0 numBoundaryFakeBlks=0
[10/18 14:57:31    155] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[10/18 14:57:31    155] (I)       readDataFromPlaceDB
[10/18 14:57:31    155] (I)       Read net information..
[10/18 14:57:31    155] [NR-eagl] Read numTotalNets=10  numIgnoredNets=0
[10/18 14:57:31    155] (I)       Read testcase time = 0.000 seconds
[10/18 14:57:31    155] 
[10/18 14:57:31    155] (I)       totalPins=215  totalGlobalPin=120 (55.81%)
[10/18 14:57:31    155] (I)       Model blockage into capacity
[10/18 14:57:31    155] (I)       Read numBlocks=24990  numPreroutedWires=0  numCapScreens=0
[10/18 14:57:31    155] (I)       blocked area on Layer1 : 0  (0.00%)
[10/18 14:57:31    155] (I)       blocked area on Layer2 : 261867490900  (38.97%)
[10/18 14:57:31    155] (I)       blocked area on Layer3 : 27584940400  (4.11%)
[10/18 14:57:31    155] (I)       blocked area on Layer4 : 34333964500  (5.11%)
[10/18 14:57:31    155] (I)       Modeling time = 0.010 seconds
[10/18 14:57:31    155] 
[10/18 14:57:31    155] (I)       Number of ignored nets = 0
[10/18 14:57:31    155] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/18 14:57:31    155] (I)       Number of clock nets = 1.  Ignored: No
[10/18 14:57:31    155] (I)       Number of analog nets = 0.  Ignored: Yes
[10/18 14:57:31    155] (I)       Number of special nets = 0.  Ignored: Yes
[10/18 14:57:31    155] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/18 14:57:31    155] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/18 14:57:31    155] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/18 14:57:31    155] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/18 14:57:31    155] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/18 14:57:31    155] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[10/18 14:57:31    155] (I)       Before initializing earlyGlobalRoute syMemory usage = 1380.2 MB
[10/18 14:57:31    155] (I)       Layer1  viaCost=200.00
[10/18 14:57:31    155] (I)       Layer2  viaCost=300.00
[10/18 14:57:31    155] (I)       Layer3  viaCost=300.00
[10/18 14:57:31    155] (I)       ---------------------Grid Graph Info--------------------
[10/18 14:57:31    155] (I)       routing area        :  (0, 0) - (819740, 819740)
[10/18 14:57:31    155] (I)       core area           :  (9860, 9860) - (809880, 809880)
[10/18 14:57:31    155] (I)       Site Width          :   480  (dbu)
[10/18 14:57:31    155] (I)       Row Height          :  3330  (dbu)
[10/18 14:57:31    155] (I)       GCell Width         :  3330  (dbu)
[10/18 14:57:31    155] (I)       GCell Height        :  3330  (dbu)
[10/18 14:57:31    155] (I)       grid                :   246   246     4
[10/18 14:57:31    155] (I)       vertical capacity   :     0     0  3330     0
[10/18 14:57:31    155] (I)       horizontal capacity :     0  3330     0  3330
[10/18 14:57:31    155] (I)       Default wire width  :   170   140   140   300
[10/18 14:57:31    155] (I)       Default wire space  :   170   140   140   300
[10/18 14:57:31    155] (I)       Default pitch size  :   340   340   340   610
[10/18 14:57:31    155] (I)       First Track Coord   :     0   170   170   880
[10/18 14:57:31    155] (I)       Num tracks per GCell:  0.00  9.79  9.79  5.46
[10/18 14:57:31    155] (I)       Total num of tracks :     0  2411  2411  1343
[10/18 14:57:31    155] (I)       Num of masks        :     1     1     1     1
[10/18 14:57:31    155] (I)       --------------------------------------------------------
[10/18 14:57:31    155] 
[10/18 14:57:31    155] [NR-eagl] ============ Routing rule table ============
[10/18 14:57:31    155] [NR-eagl] Rule id 0. Nets 10 
[10/18 14:57:31    155] [NR-eagl] id=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/18 14:57:31    155] [NR-eagl] Pitch:  L1=340  L2=340  L3=340  L4=610
[10/18 14:57:31    155] [NR-eagl] ========================================
[10/18 14:57:31    155] [NR-eagl] 
[10/18 14:57:31    155] (I)       After initializing earlyGlobalRoute syMemory usage = 1382.6 MB
[10/18 14:57:31    155] (I)       Loading and dumping file time : 0.03 seconds
[10/18 14:57:31    155] (I)       ============= Initialization =============
[10/18 14:57:31    155] (I)       total 2D Cap : 1313700 = (744012 H, 569688 V)
[10/18 14:57:31    155] [NR-eagl] Layer group 1: route 10 net(s) in layer range [2, 4]
[10/18 14:57:31    155] (I)       ============  Phase 1a Route ============
[10/18 14:57:31    155] (I)       Phase 1a runs 0.00 seconds
[10/18 14:57:31    155] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/18 14:57:31    155] (I)       Usage: 2048 = (961 H, 1087 V) = (0.13% H, 0.19% V) = (3.200e+03um H, 3.620e+03um V)
[10/18 14:57:31    155] (I)       
[10/18 14:57:31    155] (I)       ============  Phase 1b Route ============
[10/18 14:57:31    155] (I)       Phase 1b runs 0.00 seconds
[10/18 14:57:31    155] (I)       Usage: 2048 = (961 H, 1087 V) = (0.13% H, 0.19% V) = (3.200e+03um H, 3.620e+03um V)
[10/18 14:57:31    155] (I)       
[10/18 14:57:31    155] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.819840e+03um
[10/18 14:57:31    155] (I)       ============  Phase 1c Route ============
[10/18 14:57:31    155] (I)       Usage: 2048 = (961 H, 1087 V) = (0.13% H, 0.19% V) = (3.200e+03um H, 3.620e+03um V)
[10/18 14:57:31    155] (I)       
[10/18 14:57:31    155] (I)       ============  Phase 1d Route ============
[10/18 14:57:31    155] (I)       Usage: 2048 = (961 H, 1087 V) = (0.13% H, 0.19% V) = (3.200e+03um H, 3.620e+03um V)
[10/18 14:57:31    155] (I)       
[10/18 14:57:31    155] (I)       ============  Phase 1e Route ============
[10/18 14:57:31    155] (I)       Phase 1e runs 0.00 seconds
[10/18 14:57:31    155] (I)       Usage: 2048 = (961 H, 1087 V) = (0.13% H, 0.19% V) = (3.200e+03um H, 3.620e+03um V)
[10/18 14:57:31    155] (I)       
[10/18 14:57:31    155] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.819840e+03um
[10/18 14:57:31    155] [NR-eagl] 
[10/18 14:57:31    155] (I)       ============  Phase 1l Route ============
[10/18 14:57:31    155] (I)       dpBasedLA: time=0.00  totalOF=0  totalVia=68  totalWL=2048  total(Via+WL)=2116 
[10/18 14:57:31    155] (I)       Total Global Routing Runtime: 0.00 seconds
[10/18 14:57:31    155] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/18 14:57:31    155] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/18 14:57:31    155] (I)       
[10/18 14:57:31    155] (I)       ============= track Assignment ============
[10/18 14:57:31    155] (I)       extract Global 3D Wires
[10/18 14:57:31    155] (I)       Extract Global WL : time=0.00
[10/18 14:57:31    155] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer8, numCutBoxes=0)
[10/18 14:57:31    155] (I)       Initialization real time=0.00 seconds
[10/18 14:57:31    155] (I)       Kernel real time=0.00 seconds
[10/18 14:57:31    155] (I)       End Greedy Track Assignment
[10/18 14:57:31    155] [NR-eagl] Layer1(li)(F) length: 0.000000e+00um, number of vias: 14
[10/18 14:57:31    155] [NR-eagl] Layer2(met1)(H) length: 2.856477e+03um, number of vias: 60
[10/18 14:57:31    155] [NR-eagl] Layer3(met2)(V) length: 3.736310e+03um, number of vias: 11
[10/18 14:57:31    155] [NR-eagl] Layer4(met3)(H) length: 3.519000e+02um, number of vias: 0
[10/18 14:57:31    155] [NR-eagl] Total length: 6.944687e+03um, number of vias: 85
[10/18 14:57:31    155] [NR-eagl] End Peak syMemory usage = 1368.5 MB
[10/18 14:57:31    155] [NR-eagl] Early Global Router Kernel+IO runtime : 0.05 seconds
[10/18 14:57:31    155] Extraction called for design 'user_project_wrapper' of instances=10085 and nets=655 using extraction engine 'preRoute' .
[10/18 14:57:31    155] PreRoute RC Extraction called for design user_project_wrapper.
[10/18 14:57:31    155] RC Extraction called in multi-corner(3) mode.
[10/18 14:57:31    155] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/18 14:57:31    155] Type 'man IMPEXT-6197' for more detail.
[10/18 14:57:31    155] RCMode: PreRoute
[10/18 14:57:31    155]       RC Corner Indexes            0       1       2   
[10/18 14:57:31    155] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[10/18 14:57:31    155] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[10/18 14:57:31    155] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[10/18 14:57:31    155] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[10/18 14:57:31    155] Shrink Factor                : 1.00000
[10/18 14:57:31    155] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/18 14:57:31    155] Updating RC grid for preRoute extraction ...
[10/18 14:57:31    155] Initializing multi-corner resistance tables ...
[10/18 14:57:31    155] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1368.508M)
[10/18 14:57:31    155] Compute RC Scale Done ...
[10/18 14:57:31    155] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/18 14:57:31    155] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[10/18 14:57:31    155] 
[10/18 14:57:31    155] ** np local hotspot detection info verbose **
[10/18 14:57:31    155] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[10/18 14:57:31    155] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[10/18 14:57:31    155] 
[10/18 14:57:31    155] #################################################################################
[10/18 14:57:31    155] # Design Stage: PreRoute
[10/18 14:57:31    155] # Design Name: user_project_wrapper
[10/18 14:57:31    155] # Design Mode: 130nm
[10/18 14:57:31    155] # Analysis Mode: MMMC Non-OCV 
[10/18 14:57:31    155] # Parasitics Mode: No SPEF/RCDB
[10/18 14:57:31    155] # Signoff Settings: SI Off 
[10/18 14:57:31    155] #################################################################################
[10/18 14:57:31    155] AAE_INFO: 1 threads acquired from CTE.
[10/18 14:57:31    155] Calculate delays in Single mode...
[10/18 14:57:31    155] Topological Sorting (CPU = 0:00:00.0, MEM = 1439.9M, InitMEM = 1439.9M)
[10/18 14:57:31    155] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/18 14:57:31    155] End delay calculation. (MEM=1439.88 CPU=0:00:00.0 REAL=0:00:00.0)
[10/18 14:57:31    155] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1439.9M) ***
[10/18 14:57:31    155] Begin: GigaOpt postEco DRV Optimization
[10/18 14:57:31    155] Info: 1 clock net  excluded from IPO operation.
[10/18 14:57:31    155] PhyDesignGrid: maxLocalDensity 0.98
[10/18 14:57:31    155] #spOpts: N=130 
[10/18 14:57:31    155] Core basic site is unit
[10/18 14:57:31    155] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/18 14:57:31    155] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:57:31    155] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/18 14:57:31    155] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[10/18 14:57:31    155] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/18 14:57:31    155] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[10/18 14:57:31    155] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/18 14:57:31    155] DEBUG: @coeDRVCandCache::init.
[10/18 14:57:31    155] Info: violation cost 2649.666504 (cap = 25.017467, tran = 2623.648926, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[10/18 14:57:31    155] |     6   |   206   |     3   |      3  |     0   |     0   |     0   |     0   | 0.03 |          0|          0|          0|   0.01  |            |           |
[10/18 14:57:31    155] Info: violation cost 2649.666504 (cap = 25.017467, tran = 2623.648926, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[10/18 14:57:31    155] |     6   |   206   |     3   |      3  |     0   |     0   |     0   |     0   | 0.03 |          0|          0|          0|   0.01  |   0:00:00.0|    1516.2M|
[10/18 14:57:31    155] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/18 14:57:31    155] **** Begin NDR-Layer Usage Statistics ****
[10/18 14:57:31    155] 0 Ndr or Layer constraints added by optimization 
[10/18 14:57:31    155] **** End NDR-Layer Usage Statistics ****
[10/18 14:57:31    155] 
[10/18 14:57:31    155] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1516.2M) ***
[10/18 14:57:31    155] 
[10/18 14:57:31    155] DEBUG: @coeDRVCandCache::cleanup.
[10/18 14:57:31    155] End: GigaOpt postEco DRV Optimization
[10/18 14:57:31    155] **INFO: Flow update: Design timing is met.
[10/18 14:57:31    155] **INFO: Flow update: Design timing is met.
[10/18 14:57:31    155] **INFO: Flow update: Design timing is met.
[10/18 14:57:31    155] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[10/18 14:57:31    155] Start to check current routing status for nets...
[10/18 14:57:31    155] Using hname+ instead name for net compare
[10/18 14:57:31    155] All nets are already routed correctly.
[10/18 14:57:31    155] End to check current routing status for nets (mem=1497.1M)
[10/18 14:57:31    155] Compute RC Scale Done ...
[10/18 14:57:31    155] doiPBLastSyncSlave
[10/18 14:57:31    155] Extraction called for design 'user_project_wrapper' of instances=10085 and nets=655 using extraction engine 'preRoute' .
[10/18 14:57:31    155] PreRoute RC Extraction called for design user_project_wrapper.
[10/18 14:57:31    155] RC Extraction called in multi-corner(3) mode.
[10/18 14:57:31    155] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/18 14:57:31    155] Type 'man IMPEXT-6197' for more detail.
[10/18 14:57:31    155] RCMode: PreRoute
[10/18 14:57:31    155]       RC Corner Indexes            0       1       2   
[10/18 14:57:31    155] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[10/18 14:57:31    155] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[10/18 14:57:31    155] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[10/18 14:57:31    155] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[10/18 14:57:31    155] Shrink Factor                : 1.00000
[10/18 14:57:31    155] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/18 14:57:31    155] Updating RC grid for preRoute extraction ...
[10/18 14:57:31    155] Initializing multi-corner resistance tables ...
[10/18 14:57:31    155] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1482.977M)
[10/18 14:57:31    155] #################################################################################
[10/18 14:57:31    155] # Design Stage: PreRoute
[10/18 14:57:31    155] # Design Name: user_project_wrapper
[10/18 14:57:31    155] # Design Mode: 130nm
[10/18 14:57:31    155] # Analysis Mode: MMMC Non-OCV 
[10/18 14:57:31    155] # Parasitics Mode: No SPEF/RCDB
[10/18 14:57:31    155] # Signoff Settings: SI Off 
[10/18 14:57:31    155] #################################################################################
[10/18 14:57:31    155] AAE_INFO: 1 threads acquired from CTE.
[10/18 14:57:31    155] Calculate delays in Single mode...
[10/18 14:57:31    155] Topological Sorting (CPU = 0:00:00.0, MEM = 1497.1M, InitMEM = 1497.1M)
[10/18 14:57:31    155] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/18 14:57:31    155] End delay calculation. (MEM=1497.11 CPU=0:00:00.0 REAL=0:00:00.0)
[10/18 14:57:31    155] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1497.1M) ***
[10/18 14:57:31    155] Reported timing to dir ./timingReports
[10/18 14:57:31    155] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1378.6M, totSessionCpu=0:02:36 **
[10/18 14:57:31    156] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_TC_RCTYPICAL 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.033  |   N/A   |  0.033  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    3    |   N/A   |    3    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |  -30.777   |      3 (3)       |
|   max_tran     |     6 (206)      |   -6.211   |     6 (206)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.012%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1378.6M, totSessionCpu=0:02:36 **
[10/18 14:57:31    156] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[10/18 14:57:31    156] Type 'man IMPOPT-3195' for more detail.
[10/18 14:57:31    156] *** Finished optDesign ***
[10/18 14:57:31    156] 
[10/18 14:57:31    156] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:09.1 real=0:00:10.0)
[10/18 14:57:31    156] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.3 real=0:00:01.4)
[10/18 14:57:31    156] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.8 real=0:00:00.9)
[10/18 14:57:31    156] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:01.3 real=0:00:01.3)
[10/18 14:57:31    156] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[10/18 14:57:31    156] 	OPT_RUNTIME:          phyUpdate (count =  3): (cpu=0:00:00.2 real=0:00:00.2)
[10/18 14:57:31    156] 	OPT_RUNTIME:                wns (count =  2): (cpu=0:00:01.5 real=0:00:01.5)
[10/18 14:57:31    156] 	OPT_RUNTIME:             wnsOpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[10/18 14:57:31    156] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[10/18 14:57:31    156] Info: pop threads available for lower-level modules during optimization.
[10/18 14:57:31    156] **place_opt_design ... cpu = 0:00:14, real = 0:00:17, mem = 1349.6M **
[10/18 14:57:31    156] *** Finished GigaPlace ***
[10/18 14:57:31    156] 
[10/18 14:57:31    156] *** Summary of all messages that are not suppressed in this session:
[10/18 14:57:31    156] Severity  ID               Count  Summary                                  
[10/18 14:57:31    156] WARNING   IMPTS-146            1  Buffer footprint is not specified.       
[10/18 14:57:31    156] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[10/18 14:57:31    156] WARNING   IMPEXT-6197          4  The Cap table file is not specified. Thi...
[10/18 14:57:31    156] WARNING   IMPEXT-2882          3  Unable to find the resistance for via '%...
[10/18 14:57:31    156] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[10/18 14:57:31    156] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[10/18 14:57:31    156] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[10/18 14:57:31    156] WARNING   IMPSP-1760           2  Buffer footprint does not have non-inver...
[10/18 14:57:31    156] ERROR     IMPOPT-600           1  No usable buffer and inverter has been f...
[10/18 14:57:31    156] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[10/18 14:57:31    156] WARNING   IMPOPT-3000          3  Buffer footprint is not defined or is an...
[10/18 14:57:31    156] WARNING   IMPOPT-3001          3  Inverter footprint is not defined or is ...
[10/18 14:57:31    156] WARNING   IMPOPT-7098         44  WARNING: %s is an undriven net with %d f...
[10/18 14:57:31    156] WARNING   IMPOPT-3025         32  Optimization Restructuring is disabled b...
[10/18 14:57:31    156] *** Message Summary: 99 warning(s), 1 error(s)
[10/18 14:57:31    156] 
[10/18 14:57:53    158] <CMD> ccopt_design
[10/18 14:57:53    158] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[10/18 14:57:53    158] (ccopt_design): create_ccopt_clock_tree_spec
[10/18 14:57:53    158] Creating clock tree spec for modes (timing configs): CM
[10/18 14:57:53    158] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[10/18 14:57:53    158] **WARN: (IMPCCOPT-4318):	No default buffer cell family identified.
[10/18 14:57:53    158] Type 'man IMPCCOPT-4318' for more detail.
[10/18 14:57:53    158] **WARN: (IMPCCOPT-4320):	No default Inverter cell family identified.
[10/18 14:57:53    158] Type 'man IMPCCOPT-4320' for more detail.
[10/18 14:57:53    158] **WARN: (IMPCCOPT-4322):	No default Or cell family identified.
[10/18 14:57:53    158] Type 'man IMPCCOPT-4322' for more detail.
[10/18 14:57:53    158] **WARN: (IMPCCOPT-4324):	No default Nor cell family identified.
[10/18 14:57:53    158] Type 'man IMPCCOPT-4324' for more detail.
[10/18 14:57:53    159] Analyzing clock structure... 
[10/18 14:57:53    159] Analyzing clock structure done.
[10/18 14:57:53    159] Extracting original clock gating for clk... 
[10/18 14:57:53    159]   clock_tree clk contains 1 sinks and 0 clock gates.
[10/18 14:57:53    159]   Extraction for clk complete.
[10/18 14:57:53    159] Extracting original clock gating for clk done.
[10/18 14:57:53    159] Checking clock tree convergence... 
[10/18 14:57:53    159] Checking clock tree convergence done.
[10/18 14:57:53    159] Preferred extra space for top nets is 0
[10/18 14:57:53    159] Preferred extra space for trunk nets is 1
[10/18 14:57:53    159] Preferred extra space for leaf nets is 1
[10/18 14:57:53    159] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[10/18 14:57:53    159] Set place::cacheFPlanSiteMark to 1
[10/18 14:57:53    159] Using CCOpt effort low.
[10/18 14:57:53    159] #spOpts: N=130 no_cmu 
[10/18 14:57:53    159] Core basic site is unit
[10/18 14:57:53    159] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/18 14:57:53    159] Begin checking placement ... (start mem=1335.5M, init mem=1335.5M)
[10/18 14:57:53    159] *info: Placed = 10085          (Fixed = 10080)
[10/18 14:57:53    159] *info: Unplaced = 0           
[10/18 14:57:53    159] Placement Density:0.01%(74/620691)
[10/18 14:57:53    159] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1335.5M)
[10/18 14:57:53    159] Validating CTS configuration... **WARN: (IMPCCOPT-4233):	Cell library does not contain usable buffers. Please check the dont_use settings of your library.
[10/18 14:57:53    159] **WARN: (IMPCCOPT-4232):	No usable inverter has been found. It could be that there are no inverters defined in the libraries or all inverters are set as dont_use. Ensure that all required libraries have been loaded & check the dont_use settings for inverter cells within your libraries.
[10/18 14:57:53    159] Type 'man IMPCCOPT-4232' for more detail.
[10/18 14:57:53    159] **WARN: (IMPCCOPT-4327):	Cannot find a smallest inverter. It could be that there are no inverters defined in the libraries or all inverters are set as dont_use. Ensure that all required libraries have been loaded & check the dont_use settings for inverter cells.
[10/18 14:57:53    159] Type 'man IMPCCOPT-4327' for more detail.
[10/18 14:57:53    159] 
[10/18 14:57:53    159] Validating CTS configuration done.
[10/18 14:57:53    159] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[10/18 14:57:53    159] Set place::cacheFPlanSiteMark to 0
[10/18 14:57:53    159] 
[10/18 14:57:53    159] *** Summary of all messages that are not suppressed in this session:
[10/18 14:57:53    159] Severity  ID               Count  Summary                                  
[10/18 14:57:53    159] WARNING   IMPCCOPT-4232        1  No usable inverter has been found. It co...
[10/18 14:57:53    159] WARNING   IMPCCOPT-4233        1  Cell library does not contain usable buf...
[10/18 14:57:53    159] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[10/18 14:57:53    159] WARNING   IMPCCOPT-4318        1  No default buffer cell family identified...
[10/18 14:57:53    159] WARNING   IMPCCOPT-4324        1  No default Nor cell family identified.   
[10/18 14:57:53    159] WARNING   IMPCCOPT-4327        1  Cannot find a smallest inverter. It coul...
[10/18 14:57:53    159] WARNING   IMPCCOPT-4320        1  No default Inverter cell family identifi...
[10/18 14:57:53    159] WARNING   IMPCCOPT-4322        1  No default Or cell family identified.    
[10/18 14:57:53    159] *** Message Summary: 7 warning(s), 1 error(s)
[10/18 14:57:53    159] 
[10/18 14:57:53    159] **ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1329.5M, totSessionCpu=0:02:39 **
[10/18 14:57:53    159] 
[10/18 14:58:46    166] <CMD> setEndCapMode -reset
[10/18 14:58:52    167] <CMD> setEndCapMode -boundary_tap false
[10/18 14:58:58    167] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[10/18 14:59:05    168] <CMD> setNanoRouteMode -quiet -timingEngine {}
[10/18 14:59:20    170] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {scs130ms_dlymetal6s6s_1 scs130ms_dlymetal6s4s_1 scs130ms_dlymetal6s2s_1 scs130ms_dlygate4sd3_1 scs130ms_dlygate4sd2_1 scs130ms_dlygate4sd1_1 scs130ms_clkbuf_8 scs130ms_clkbuf_4 scs130ms_clkbuf_2 scs130ms_clkbuf_16 scs130ms_clkbuf_1 scs130ms_bufbuf_8 scs130ms_bufbuf_16 scs130ms_buf_8 scs130ms_buf_4 scs130ms_buf_2 scs130ms_buf_16 scs130ms_buf_1 scs130ms_inv_8 scs130ms_inv_4 scs130ms_inv_2 scs130ms_inv_16 scs130ms_inv_1 scs130ms_clkinv_8 scs130ms_clkinv_4 scs130ms_clkinv_2 scs130ms_clkinv_16 scs130ms_clkinv_1 scs130ms_clkdlyinv5sd3_1 scs130ms_clkdlyinv5sd2_1 scs130ms_clkdlyinv5sd1_1 scs130ms_clkdlyinv3sd3_1 scs130ms_clkdlyinv3sd2_1 scs130ms_clkdlyinv3sd1_1 scs130ms_bufinv_8 scs130ms_bufinv_16} -maxAllowedDelay 1
[10/18 14:59:21    170] <CMD> setPlaceMode -reset
[10/18 14:59:32    172] <CMD> setPlaceMode -congEffort medium -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[10/18 14:59:34    172] <CMD> setPlaceMode -fp false
[10/18 14:59:40    173] <CMD> place_opt_design
[10/18 14:59:40    173] *** Starting GigaPlace ***
[10/18 14:59:40    173] **INFO: user set placement options
[10/18 14:59:40    173] setPlaceMode -checkRoute false -clkGateAware true -congEffort medium -fp false -ignoreScan true -ignoreSpare false -moduleAwareSpare false -placeIoPins true -powerDriven false -preserveRouting false -reorderScan true -rmAffectedRouting false -swapEEQ false -timingDriven true
[10/18 14:59:40    173] **INFO: user set opt options
[10/18 14:59:40    173] setOptMode -activeHoldViews { AV_TC_RCTYPICAL AV_WC_RCWORST AV_BC_RCBEST } -activeSetupViews { AV_TC_RCTYPICAL } -autoSetupViews { AV_TC_RCTYPICAL} -drcMargin 0 -effort high -fixDrc true -optimizeFF true -preserveAllSequential false -setupTargetSlack 0
[10/18 14:59:40    173] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/18 14:59:40    173] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[10/18 14:59:40    173] Type 'man IMPEXT-3493' for more detail.
[10/18 14:59:40    173] **INFO: Enable pre-place timing setting for timing analysis
[10/18 14:59:40    173] Set Using Default Delay Limit as 101.
[10/18 14:59:40    173] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[10/18 14:59:40    173] Set Default Net Delay as 0 ps.
[10/18 14:59:40    173] Set Default Net Load as 0 pF. 
[10/18 14:59:40    173] **INFO: Analyzing IO path groups for slack adjustment
[10/18 14:59:40    173] Effort level <high> specified for reg2reg_tmp.250 path_group
[10/18 14:59:40    173] #################################################################################
[10/18 14:59:40    173] # Design Stage: PreRoute
[10/18 14:59:40    173] # Design Name: user_project_wrapper
[10/18 14:59:40    173] # Design Mode: 130nm
[10/18 14:59:40    173] # Analysis Mode: MMMC Non-OCV 
[10/18 14:59:40    173] # Parasitics Mode: No SPEF/RCDB
[10/18 14:59:40    173] # Signoff Settings: SI Off 
[10/18 14:59:40    173] #################################################################################
[10/18 14:59:40    173] Calculate delays in Single mode...
[10/18 14:59:40    173] Topological Sorting (CPU = 0:00:00.0, MEM = 1349.6M, InitMEM = 1349.6M)
[10/18 14:59:40    173] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/18 14:59:40    173] End delay calculation. (MEM=1406.86 CPU=0:00:00.0 REAL=0:00:00.0)
[10/18 14:59:40    173] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1406.9M) ***
[10/18 14:59:40    173] *** Start deleteBufferTree ***
[10/18 14:59:40    173] Info: Detect buffers to remove automatically.
[10/18 14:59:40    173] Analyzing netlist ...
[10/18 14:59:40    173] Updating netlist
[10/18 14:59:40    173] 
[10/18 14:59:40    173] *summary: 0 instances (buffers/inverters) removed
[10/18 14:59:40    173] *** Finish deleteBufferTree (0:00:00.0) ***
[10/18 14:59:40    173] **INFO: Disable pre-place timing setting for timing analysis
[10/18 14:59:40    173] Set Using Default Delay Limit as 1000.
[10/18 14:59:40    173] Set Default Net Delay as 1000 ps.
[10/18 14:59:40    173] Set Default Net Load as 0.5 pF. 
[10/18 14:59:40    173] Deleted 0 physical inst  (cell - / prefix -).
[10/18 14:59:40    173] Did not delete 10080 physical insts as they were marked preplaced.
[10/18 14:59:40    173] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[10/18 14:59:40    173] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[10/18 14:59:40    173] Define the scan chains before using this option.
[10/18 14:59:40    173] Type 'man IMPSP-9042' for more detail.
[10/18 14:59:40    173] #spOpts: N=130 
[10/18 14:59:40    173] #std cell=10085 (10080 fixed + 5 movable) #block=0 (0 floating + 0 preplaced)
[10/18 14:59:40    173] #ioInst=0 #net=10 #term=215 #term/net=21.50, #fixedIo=0, #floatIo=0, #fixedPin=198, #floatPin=3
[10/18 14:59:40    173] stdCell: 10085 single + 0 double + 0 multi
[10/18 14:59:40    173] Total standard cell length = 5.5517 (mm), area = 0.0185 (mm^2)
[10/18 14:59:40    173] Core basic site is unit
[10/18 14:59:40    173] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/18 14:59:40    173] Apply auto density screen in pre-place stage.
[10/18 14:59:40    173] Auto density screen increases utilization from 0.000 to 0.000
[10/18 14:59:40    173] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1392.7M
[10/18 14:59:40    173] Average module density = 0.000.
[10/18 14:59:40    173] Density for the design = 0.000.
[10/18 14:59:40    173]        = stdcell_area 46 sites (74 um^2) / alloc_area 277552 sites (443639 um^2).
[10/18 14:59:40    173] Pin Density = 0.0005377.
[10/18 14:59:40    173]             = total # of pins 215 / total area 399840.
[10/18 14:59:40    173] Initial padding reaches pin density 0.253 for top
[10/18 14:59:40    173] Initial padding increases density from 0.000 to 0.000 for top
[10/18 14:59:40    173] === lastAutoLevel = 9 
[10/18 14:59:40    173] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/18 14:59:40    173] End delay calculation. (MEM=1406.86 CPU=0:00:00.0 REAL=0:00:00.0)
[10/18 14:59:40    173] Clock gating cells determined by native netlist tracing.
[10/18 14:59:40    173] Iteration  1: Total net bbox = 6.885e+03 (3.04e+03 3.84e+03)
[10/18 14:59:40    173]               Est.  stn bbox = 9.893e+03 (4.12e+03 5.77e+03)
[10/18 14:59:40    173]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1406.9M
[10/18 14:59:40    173] Iteration  2: Total net bbox = 6.885e+03 (3.04e+03 3.84e+03)
[10/18 14:59:40    173]               Est.  stn bbox = 9.893e+03 (4.12e+03 5.77e+03)
[10/18 14:59:40    173]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1406.9M
[10/18 14:59:40    173] Iteration  3: Total net bbox = 6.609e+03 (2.98e+03 3.63e+03)
[10/18 14:59:40    173]               Est.  stn bbox = 9.617e+03 (4.14e+03 5.48e+03)
[10/18 14:59:40    173]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1406.9M
[10/18 14:59:40    173] Total number of setup views is 1.
[10/18 14:59:40    173] Total number of active setup views is 1.
[10/18 14:59:40    173] **WARN: (IMPSP-1760):	Buffer footprint does not have non-inverting buffers.  Using inverter footprint for Virtual IPO. Verify you have buffers defined in the libraries you have read in and confirm they are usable by running reportDontUseCells. Run 'setDontUse bufferName false' to enable buffers which are currently unusable.  
[10/18 14:59:40    173] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/18 14:59:40    173] End delay calculation. (MEM=1425.94 CPU=0:00:00.0 REAL=0:00:00.0)
[10/18 14:59:41    174] **WARN: Invalid pointer: spgVirBuf is NULL.
[10/18 14:59:41    174] Iteration  4: Total net bbox = 6.577e+03 (2.96e+03 3.62e+03)
[10/18 14:59:41    174]               Est.  stn bbox = 9.456e+03 (4.06e+03 5.40e+03)
[10/18 14:59:41    174]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1425.9M
[10/18 14:59:41    174] Iteration  5: Total net bbox = 6.577e+03 (2.96e+03 3.62e+03)
[10/18 14:59:41    174]               Est.  stn bbox = 9.456e+03 (4.06e+03 5.40e+03)
[10/18 14:59:41    174]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.9M
[10/18 14:59:41    174] Iteration  6: Total net bbox = 6.562e+03 (2.95e+03 3.61e+03)
[10/18 14:59:41    174]               Est.  stn bbox = 9.306e+03 (4.01e+03 5.30e+03)
[10/18 14:59:41    174]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.9M
[10/18 14:59:41    174] Iteration  7: Total net bbox = 6.569e+03 (2.95e+03 3.61e+03)
[10/18 14:59:41    174]               Est.  stn bbox = 9.315e+03 (4.02e+03 5.30e+03)
[10/18 14:59:41    174]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.9M
[10/18 14:59:41    174] Iteration  8: Total net bbox = 6.569e+03 (2.95e+03 3.61e+03)
[10/18 14:59:41    174]               Est.  stn bbox = 9.315e+03 (4.02e+03 5.30e+03)
[10/18 14:59:41    174]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.9M
[10/18 14:59:41    174] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[10/18 14:59:41    174] Congestion driven padding in post-place stage.
[10/18 14:59:41    174] Congestion driven padding increases utilization from 0.000 to 0.000
[10/18 14:59:41    174] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.9M
[10/18 14:59:41    174] Iteration  9: Total net bbox = 6.565e+03 (2.95e+03 3.61e+03)
[10/18 14:59:41    174]               Est.  stn bbox = 9.314e+03 (4.02e+03 5.30e+03)
[10/18 14:59:41    174]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1425.9M
[10/18 14:59:41    174] Iteration 10: Total net bbox = 6.565e+03 (2.95e+03 3.61e+03)
[10/18 14:59:41    174]               Est.  stn bbox = 9.314e+03 (4.02e+03 5.30e+03)
[10/18 14:59:41    174]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.9M
[10/18 14:59:41    175] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[10/18 14:59:41    175] Congestion driven padding in post-place stage.
[10/18 14:59:41    175] Congestion driven padding increases utilization from 0.000 to 0.000
[10/18 14:59:41    175] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.9M
[10/18 14:59:42    175] Iteration 11: Total net bbox = 6.563e+03 (2.95e+03 3.61e+03)
[10/18 14:59:42    175]               Est.  stn bbox = 9.313e+03 (4.02e+03 5.30e+03)
[10/18 14:59:42    175]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1425.9M
[10/18 14:59:42    175] Iteration 12: Total net bbox = 6.563e+03 (2.95e+03 3.61e+03)
[10/18 14:59:42    175]               Est.  stn bbox = 9.313e+03 (4.02e+03 5.30e+03)
[10/18 14:59:42    175]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.9M
[10/18 14:59:42    175] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[10/18 14:59:42    175] Congestion driven padding in post-place stage.
[10/18 14:59:42    176] Congestion driven padding increases utilization from 0.000 to 0.000
[10/18 14:59:42    176] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.9M
[10/18 14:59:42    176] Iteration 13: Total net bbox = 6.561e+03 (2.95e+03 3.61e+03)
[10/18 14:59:42    176]               Est.  stn bbox = 9.311e+03 (4.02e+03 5.30e+03)
[10/18 14:59:42    176]               cpu = 0:00:01.0 real = 0:00:00.0 mem = 1425.9M
[10/18 14:59:42    176] Iteration 14: Total net bbox = 6.561e+03 (2.95e+03 3.61e+03)
[10/18 14:59:42    176]               Est.  stn bbox = 9.311e+03 (4.02e+03 5.30e+03)
[10/18 14:59:42    176]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.9M
[10/18 14:59:43    176] Iteration 15: Total net bbox = 6.565e+03 (2.95e+03 3.61e+03)
[10/18 14:59:43    176]               Est.  stn bbox = 9.314e+03 (4.02e+03 5.30e+03)
[10/18 14:59:43    176]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1425.9M
[10/18 14:59:43    176] Iteration 16: Total net bbox = 6.565e+03 (2.95e+03 3.61e+03)
[10/18 14:59:43    176]               Est.  stn bbox = 9.314e+03 (4.02e+03 5.30e+03)
[10/18 14:59:43    176]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.9M
[10/18 14:59:43    176] Finished Global Placement (cpu=0:00:02.7, real=0:00:03.0, mem=1425.9M)
[10/18 14:59:43    176] Info: 0 clock gating cells identified, 0 (on average) moved
[10/18 14:59:43    176] Core Placement runtime cpu: 0:00:02.5 real: 0:00:03.0
[10/18 14:59:43    176] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/18 14:59:43    176] Type 'man IMPSP-9025' for more detail.
[10/18 14:59:43    176] #spOpts: N=130 mergeVia=F 
[10/18 14:59:43    176] Core basic site is unit
[10/18 14:59:43    176] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/18 14:59:43    176] *** Starting refinePlace (0:02:57 mem=1311.4M) ***
[10/18 14:59:43    176] Total net length = 6.565e+03 (2.950e+03 3.615e+03) (ext = 6.342e+03)
[10/18 14:59:43    176] Starting refinePlace ...
[10/18 14:59:43    176] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:59:43    176] default core: bins with density >  0.75 =    0 % ( 0 / 600 )
[10/18 14:59:43    176] Density distribution unevenness ratio = 99.302%
[10/18 14:59:43    176]   Spread Effort: high, pre-route mode, useDDP on.
[10/18 14:59:43    176] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1311.4MB) @(0:02:57 - 0:02:57).
[10/18 14:59:43    176] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:59:43    176] wireLenOptFixPriorityInst 0 inst fixed
[10/18 14:59:43    176] Placement tweakage begins.
[10/18 14:59:43    176] wire length = 6.595e+03
[10/18 14:59:43    176] wire length = 6.580e+03
[10/18 14:59:43    176] Placement tweakage ends.
[10/18 14:59:43    176] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:59:43    176] Move report: legalization moves 5 insts, mean move: 1.82 um, max move: 3.46 um
[10/18 14:59:43    176] 	Max move on inst (mprj/counter/q_reg): (527.21, 798.81) --> (526.82, 795.74)
[10/18 14:59:43    176] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1311.4MB) @(0:02:57 - 0:02:57).
[10/18 14:59:43    176] Move report: Detail placement moves 5 insts, mean move: 1.82 um, max move: 3.46 um
[10/18 14:59:43    176] 	Max move on inst (mprj/counter/q_reg): (527.21, 798.81) --> (526.82, 795.74)
[10/18 14:59:43    176] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1311.4MB
[10/18 14:59:43    176] Statistics of distance of Instance movement in refine placement:
[10/18 14:59:43    176]   maximum (X+Y) =         3.46 um
[10/18 14:59:43    176]   inst (mprj/counter/q_reg) with max move: (527.205, 798.814) -> (526.82, 795.74)
[10/18 14:59:43    176]   mean    (X+Y) =         1.82 um
[10/18 14:59:43    176] Summary Report:
[10/18 14:59:43    176] Instances move: 5 (out of 5 movable)
[10/18 14:59:43    176] Mean displacement: 1.82 um
[10/18 14:59:43    176] Max displacement: 3.46 um (Instance: mprj/counter/q_reg) (527.205, 798.814) -> (526.82, 795.74)
[10/18 14:59:43    176] 	Length: 18 sites, height: 1 rows, site name: unit, cell type: scs130ms_dfxtp_2
[10/18 14:59:43    176] Total instances moved : 5
[10/18 14:59:43    176] Total net length = 6.550e+03 (2.935e+03 3.615e+03) (ext = 6.323e+03)
[10/18 14:59:43    176] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1311.4MB
[10/18 14:59:43    176] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1311.4MB) @(0:02:57 - 0:02:57).
[10/18 14:59:43    176] *** Finished refinePlace (0:02:57 mem=1311.4M) ***
[10/18 14:59:43    176] Total net length = 6.546e+03 (2.935e+03 3.611e+03) (ext = 6.325e+03)
[10/18 14:59:43    176] *** Finished Initial Placement (cpu=0:00:03.1, real=0:00:03.0, mem=1311.4M) ***
[10/18 14:59:43    176] #spOpts: N=130 mergeVia=F 
[10/18 14:59:43    176] Core basic site is unit
[10/18 14:59:43    176] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/18 14:59:43    176] default core: bins with density >  0.75 =    0 % ( 0 / 600 )
[10/18 14:59:43    176] Density distribution unevenness ratio = 6.534%
[10/18 14:59:43    176] Starting IO pin assignment...
[10/18 14:59:43    176] The design is not routed. Using flight-line based method for pin assignment.
[10/18 14:59:43    176] Completed IO pin assignment.
[10/18 14:59:43    176] [NR-eagl] Detected a user setting of 'getNanoRouteMode -routeTopRoutingLayer 4' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 4'.
[10/18 14:59:43    176] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[10/18 14:59:43    176] [PSP] Started earlyGlobalRoute kernel
[10/18 14:59:43    176] [PSP] Initial Peak syMemory usage = 1311.4 MB
[10/18 14:59:43    176] (I)       Reading DB...
[10/18 14:59:43    176] (I)       congestionReportName   : 
[10/18 14:59:43    176] (I)       buildTerm2TermWires    : 1
[10/18 14:59:43    176] (I)       doTrackAssignment      : 1
[10/18 14:59:43    176] (I)       dumpBookshelfFiles     : 0
[10/18 14:59:43    176] (I)       numThreads             : 1
[10/18 14:59:43    176] [NR-eagl] honorMsvRouteConstraint: false
[10/18 14:59:43    176] (I)       honorPin               : false
[10/18 14:59:43    176] (I)       honorPinGuide          : true
[10/18 14:59:43    176] (I)       honorPartition         : false
[10/18 14:59:43    176] (I)       allowPartitionCrossover: false
[10/18 14:59:43    176] (I)       honorSingleEntry       : true
[10/18 14:59:43    176] (I)       honorSingleEntryStrong : true
[10/18 14:59:43    176] (I)       handleViaSpacingRule   : false
[10/18 14:59:43    176] (I)       PDConstraint           : none
[10/18 14:59:43    176] (I)       expBetterNDRHandling   : false
[10/18 14:59:43    176] [NR-eagl] honorClockSpecNDR      : 0
[10/18 14:59:43    176] (I)       routingEffortLevel     : 3
[10/18 14:59:43    176] [NR-eagl] minRouteLayer          : 2
[10/18 14:59:43    176] [NR-eagl] maxRouteLayer          : 4
[10/18 14:59:43    176] (I)       numRowsPerGCell        : 1
[10/18 14:59:43    176] (I)       speedUpLargeDesign     : 0
[10/18 14:59:43    176] (I)       speedUpBlkViolationClean: 0
[10/18 14:59:43    176] (I)       multiThreadingTA       : 0
[10/18 14:59:43    176] (I)       blockedPinEscape       : 1
[10/18 14:59:43    176] (I)       blkAwareLayerSwitching : 0
[10/18 14:59:43    176] (I)       betterClockWireModeling: 1
[10/18 14:59:43    176] (I)       punchThroughDistance   : 500.00
[10/18 14:59:43    176] (I)       scenicBound            : 1.15
[10/18 14:59:43    176] (I)       maxScenicToAvoidBlk    : 100.00
[10/18 14:59:43    176] (I)       source-to-sink ratio   : 0.00
[10/18 14:59:43    176] (I)       targetCongestionRatioH : 1.00
[10/18 14:59:43    176] (I)       targetCongestionRatioV : 1.00
[10/18 14:59:43    176] (I)       layerCongestionRatio   : 0.70
[10/18 14:59:43    176] (I)       m1CongestionRatio      : 0.10
[10/18 14:59:43    176] (I)       m2m3CongestionRatio    : 0.70
[10/18 14:59:43    176] (I)       localRouteEffort       : 1.00
[10/18 14:59:43    176] (I)       numSitesBlockedByOneVia: 8.00
[10/18 14:59:43    176] (I)       supplyScaleFactorH     : 1.00
[10/18 14:59:43    176] (I)       supplyScaleFactorV     : 1.00
[10/18 14:59:43    176] (I)       highlight3DOverflowFactor: 0.00
[10/18 14:59:43    176] (I)       doubleCutViaModelingRatio: 0.00
[10/18 14:59:43    176] (I)       blockTrack             : 
[10/18 14:59:43    176] (I)       readTROption           : true
[10/18 14:59:43    176] (I)       extraSpacingBothSide   : false
[10/18 14:59:43    176] [NR-eagl] numTracksPerClockWire  : 0
[10/18 14:59:43    176] (I)       routeSelectedNetsOnly  : false
[10/18 14:59:43    176] (I)       before initializing RouteDB syMemory usage = 1314.0 MB
[10/18 14:59:43    176] (I)       starting read tracks
[10/18 14:59:43    176] (I)       build grid graph
[10/18 14:59:43    176] (I)       build grid graph start
[10/18 14:59:43    176] [NR-eagl] Layer1 has no routable track
[10/18 14:59:43    176] [NR-eagl] Layer2 has single uniform track structure
[10/18 14:59:43    176] [NR-eagl] Layer3 has single uniform track structure
[10/18 14:59:43    176] [NR-eagl] Layer4 has single uniform track structure
[10/18 14:59:43    176] (I)       build grid graph end
[10/18 14:59:43    176] (I)       Layer1   numNetMinLayer=10
[10/18 14:59:43    176] (I)       Layer2   numNetMinLayer=0
[10/18 14:59:43    176] (I)       Layer3   numNetMinLayer=0
[10/18 14:59:43    176] (I)       Layer4   numNetMinLayer=0
[10/18 14:59:43    176] (I)       numViaLayers=3
[10/18 14:59:43    176] (I)       end build via table
[10/18 14:59:43    176] [NR-eagl] numRoutingBlks=0 numInstBlks=21140 numPGBlocks=3850 numBumpBlks=0 numBoundaryFakeBlks=0
[10/18 14:59:43    176] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[10/18 14:59:43    176] (I)       readDataFromPlaceDB
[10/18 14:59:43    176] (I)       Read net information..
[10/18 14:59:43    176] [NR-eagl] Read numTotalNets=10  numIgnoredNets=0
[10/18 14:59:43    176] (I)       Read testcase time = 0.000 seconds
[10/18 14:59:43    176] 
[10/18 14:59:43    176] (I)       totalPins=215  totalGlobalPin=120 (55.81%)
[10/18 14:59:43    176] (I)       Model blockage into capacity
[10/18 14:59:43    176] (I)       Read numBlocks=24990  numPreroutedWires=0  numCapScreens=0
[10/18 14:59:43    176] (I)       blocked area on Layer1 : 0  (0.00%)
[10/18 14:59:43    176] (I)       blocked area on Layer2 : 261867490900  (38.97%)
[10/18 14:59:43    176] (I)       blocked area on Layer3 : 27584940400  (4.11%)
[10/18 14:59:43    176] (I)       blocked area on Layer4 : 34333964500  (5.11%)
[10/18 14:59:43    176] (I)       Modeling time = 0.010 seconds
[10/18 14:59:43    176] 
[10/18 14:59:43    176] (I)       Number of ignored nets = 0
[10/18 14:59:43    176] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/18 14:59:43    176] (I)       Number of clock nets = 1.  Ignored: No
[10/18 14:59:43    176] (I)       Number of analog nets = 0.  Ignored: Yes
[10/18 14:59:43    176] (I)       Number of special nets = 0.  Ignored: Yes
[10/18 14:59:43    176] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/18 14:59:43    176] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/18 14:59:43    176] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/18 14:59:43    176] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/18 14:59:43    176] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/18 14:59:43    176] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[10/18 14:59:43    176] (I)       Before initializing earlyGlobalRoute syMemory usage = 1314.0 MB
[10/18 14:59:43    176] (I)       Layer1  viaCost=200.00
[10/18 14:59:43    176] (I)       Layer2  viaCost=300.00
[10/18 14:59:43    176] (I)       Layer3  viaCost=300.00
[10/18 14:59:43    176] (I)       ---------------------Grid Graph Info--------------------
[10/18 14:59:43    176] (I)       routing area        :  (0, 0) - (819740, 819740)
[10/18 14:59:43    176] (I)       core area           :  (9860, 9860) - (809880, 809880)
[10/18 14:59:43    176] (I)       Site Width          :   480  (dbu)
[10/18 14:59:43    176] (I)       Row Height          :  3330  (dbu)
[10/18 14:59:43    176] (I)       GCell Width         :  3330  (dbu)
[10/18 14:59:43    176] (I)       GCell Height        :  3330  (dbu)
[10/18 14:59:43    176] (I)       grid                :   246   246     4
[10/18 14:59:43    176] (I)       vertical capacity   :     0     0  3330     0
[10/18 14:59:43    176] (I)       horizontal capacity :     0  3330     0  3330
[10/18 14:59:43    176] (I)       Default wire width  :   170   140   140   300
[10/18 14:59:43    176] (I)       Default wire space  :   170   140   140   300
[10/18 14:59:43    176] (I)       Default pitch size  :   340   340   340   610
[10/18 14:59:43    176] (I)       First Track Coord   :     0   170   170   880
[10/18 14:59:43    176] (I)       Num tracks per GCell:  0.00  9.79  9.79  5.46
[10/18 14:59:43    176] (I)       Total num of tracks :     0  2411  2411  1343
[10/18 14:59:43    176] (I)       Num of masks        :     1     1     1     1
[10/18 14:59:43    176] (I)       --------------------------------------------------------
[10/18 14:59:43    176] 
[10/18 14:59:43    176] [NR-eagl] ============ Routing rule table ============
[10/18 14:59:43    176] [NR-eagl] Rule id 0. Nets 10 
[10/18 14:59:43    176] [NR-eagl] id=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/18 14:59:43    176] [NR-eagl] Pitch:  L1=340  L2=340  L3=340  L4=610
[10/18 14:59:43    176] [NR-eagl] ========================================
[10/18 14:59:43    176] [NR-eagl] 
[10/18 14:59:43    176] (I)       After initializing earlyGlobalRoute syMemory usage = 1316.5 MB
[10/18 14:59:43    176] (I)       Loading and dumping file time : 0.03 seconds
[10/18 14:59:43    176] (I)       ============= Initialization =============
[10/18 14:59:43    176] (I)       total 2D Cap : 1313704 = (744016 H, 569688 V)
[10/18 14:59:43    176] [NR-eagl] Layer group 1: route 10 net(s) in layer range [2, 4]
[10/18 14:59:43    176] (I)       ============  Phase 1a Route ============
[10/18 14:59:43    176] (I)       Phase 1a runs 0.00 seconds
[10/18 14:59:43    176] (I)       Usage: 1969 = (888 H, 1081 V) = (0.12% H, 0.19% V) = (2.957e+03um H, 3.600e+03um V)
[10/18 14:59:43    176] (I)       
[10/18 14:59:43    176] (I)       ============  Phase 1b Route ============
[10/18 14:59:43    176] (I)       Usage: 1969 = (888 H, 1081 V) = (0.12% H, 0.19% V) = (2.957e+03um H, 3.600e+03um V)
[10/18 14:59:43    176] (I)       
[10/18 14:59:43    176] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.556770e+03um
[10/18 14:59:43    176] (I)       ============  Phase 1c Route ============
[10/18 14:59:43    176] (I)       Usage: 1969 = (888 H, 1081 V) = (0.12% H, 0.19% V) = (2.957e+03um H, 3.600e+03um V)
[10/18 14:59:43    176] (I)       
[10/18 14:59:43    176] (I)       ============  Phase 1d Route ============
[10/18 14:59:43    176] (I)       Usage: 1969 = (888 H, 1081 V) = (0.12% H, 0.19% V) = (2.957e+03um H, 3.600e+03um V)
[10/18 14:59:43    176] (I)       
[10/18 14:59:43    176] (I)       ============  Phase 1e Route ============
[10/18 14:59:43    176] (I)       Phase 1e runs 0.00 seconds
[10/18 14:59:43    176] (I)       Usage: 1969 = (888 H, 1081 V) = (0.12% H, 0.19% V) = (2.957e+03um H, 3.600e+03um V)
[10/18 14:59:43    176] (I)       
[10/18 14:59:43    176] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.556770e+03um
[10/18 14:59:43    176] [NR-eagl] 
[10/18 14:59:43    176] (I)       ============  Phase 1l Route ============
[10/18 14:59:43    176] (I)       dpBasedLA: time=0.00  totalOF=0  totalVia=69  totalWL=1969  total(Via+WL)=2038 
[10/18 14:59:43    176] (I)       Total Global Routing Runtime: 0.00 seconds
[10/18 14:59:43    176] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/18 14:59:43    176] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/18 14:59:43    176] (I)       
[10/18 14:59:43    176] (I)       ============= track Assignment ============
[10/18 14:59:43    176] (I)       extract Global 3D Wires
[10/18 14:59:43    176] (I)       Extract Global WL : time=0.00
[10/18 14:59:43    176] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer8, numCutBoxes=0)
[10/18 14:59:43    176] (I)       Initialization real time=0.00 seconds
[10/18 14:59:43    176] (I)       Kernel real time=0.00 seconds
[10/18 14:59:43    176] (I)       End Greedy Track Assignment
[10/18 14:59:43    176] [NR-eagl] Layer1(li)(F) length: 0.000000e+00um, number of vias: 14
[10/18 14:59:43    176] [NR-eagl] Layer2(met1)(H) length: 2.902923e+03um, number of vias: 57
[10/18 14:59:43    176] [NR-eagl] Layer3(met2)(V) length: 3.715570e+03um, number of vias: 13
[10/18 14:59:43    176] [NR-eagl] Layer4(met3)(H) length: 6.154000e+01um, number of vias: 0
[10/18 14:59:43    176] [NR-eagl] Total length: 6.680033e+03um, number of vias: 84
[10/18 14:59:43    176] [NR-eagl] End Peak syMemory usage = 1316.5 MB
[10/18 14:59:43    176] [NR-eagl] Early Global Router Kernel+IO runtime : 0.04 seconds
[10/18 14:59:43    176] **placeDesign ... cpu = 0: 0: 3, real = 0: 0: 3, mem = 1311.4M **
[10/18 14:59:43    176] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/18 14:59:43    176] -clockNDRAwarePlaceOpt false               # bool, default=false, private
[10/18 14:59:43    176] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/18 14:59:43    176] #spOpts: N=130 
[10/18 14:59:44    176] Core basic site is unit
[10/18 14:59:44    176] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/18 14:59:44    176] #spOpts: N=130 mergeVia=F 
[10/18 14:59:44    176] GigaOpt running with 1 threads.
[10/18 14:59:44    176] Info: 1 threads available for lower-level modules during optimization.
[10/18 14:59:44    176] Summary for sequential cells idenfication: 
[10/18 14:59:44    176] Identified SBFF number: 45
[10/18 14:59:44    176] Identified MBFF number: 0
[10/18 14:59:44    176] Not identified SBFF number: 0
[10/18 14:59:44    176] Not identified MBFF number: 0
[10/18 14:59:44    176] Number of sequential cells which are not FFs: 23
[10/18 14:59:44    176] 
[10/18 14:59:44    176] **WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
[10/18 14:59:44    176] Type 'man IMPOPT-3000' for more detail.
[10/18 14:59:44    176] **WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
[10/18 14:59:44    176] Type 'man IMPOPT-3001' for more detail.
[10/18 14:59:44    176] **WARN: No usable buffer/inverter for view "AV_TC_RCTYPICAL".
[10/18 14:59:44    176] Updating RC grid for preRoute extraction ...
[10/18 14:59:44    176] Initializing multi-corner resistance tables ...
[10/18 14:59:44    177] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1317.4M, totSessionCpu=0:02:58 **
[10/18 14:59:44    177] *** optDesign -preCTS ***
[10/18 14:59:44    177] DRC Margin: user margin 0.0; extra margin 0.2
[10/18 14:59:44    177] Setup Target Slack: user slack 0; extra slack 0.1
[10/18 14:59:44    177] Hold Target Slack: user slack 0
[10/18 14:59:44    177] Summary for sequential cells idenfication: 
[10/18 14:59:44    177] Identified SBFF number: 45
[10/18 14:59:44    177] Identified MBFF number: 0
[10/18 14:59:44    177] Not identified SBFF number: 0
[10/18 14:59:44    177] Not identified MBFF number: 0
[10/18 14:59:44    177] Number of sequential cells which are not FFs: 23
[10/18 14:59:44    177] 
[10/18 14:59:44    177] **WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
[10/18 14:59:44    177] Type 'man IMPOPT-3000' for more detail.
[10/18 14:59:44    177] **WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
[10/18 14:59:44    177] Type 'man IMPOPT-3001' for more detail.
[10/18 14:59:44    177] **ERROR: (IMPOPT-600):	No usable buffer and inverter has been found. At least one of them have to.
[10/18 14:59:44    177] Type 'man IMPOPT-600' for more detail.
[10/18 14:59:44    177] Start to check current routing status for nets...
[10/18 14:59:44    177] Using hname+ instead name for net compare
[10/18 14:59:44    177] All nets are already routed correctly.
[10/18 14:59:44    177] End to check current routing status for nets (mem=1317.4M)
[10/18 14:59:44    177] Extraction called for design 'user_project_wrapper' of instances=10085 and nets=655 using extraction engine 'preRoute' .
[10/18 14:59:44    177] PreRoute RC Extraction called for design user_project_wrapper.
[10/18 14:59:44    177] RC Extraction called in multi-corner(3) mode.
[10/18 14:59:44    177] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/18 14:59:44    177] Type 'man IMPEXT-6197' for more detail.
[10/18 14:59:44    177] RCMode: PreRoute
[10/18 14:59:44    177]       RC Corner Indexes            0       1       2   
[10/18 14:59:44    177] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[10/18 14:59:44    177] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[10/18 14:59:44    177] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[10/18 14:59:44    177] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[10/18 14:59:44    177] Shrink Factor                : 1.00000
[10/18 14:59:44    177] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/18 14:59:44    177] Updating RC grid for preRoute extraction ...
[10/18 14:59:44    177] Initializing multi-corner resistance tables ...
[10/18 14:59:44    177] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1317.422M)
[10/18 14:59:44    177] #################################################################################
[10/18 14:59:44    177] # Design Stage: PreRoute
[10/18 14:59:44    177] # Design Name: user_project_wrapper
[10/18 14:59:44    177] # Design Mode: 130nm
[10/18 14:59:44    177] # Analysis Mode: MMMC Non-OCV 
[10/18 14:59:44    177] # Parasitics Mode: No SPEF/RCDB
[10/18 14:59:44    177] # Signoff Settings: SI Off 
[10/18 14:59:44    177] #################################################################################
[10/18 14:59:44    177] AAE_INFO: 1 threads acquired from CTE.
[10/18 14:59:44    177] Calculate delays in Single mode...
[10/18 14:59:44    177] Topological Sorting (CPU = 0:00:00.0, MEM = 1340.3M, InitMEM = 1340.3M)
[10/18 14:59:44    177] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/18 14:59:44    177] End delay calculation. (MEM=1400.57 CPU=0:00:00.0 REAL=0:00:00.0)
[10/18 14:59:44    177] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1400.6M) ***
[10/18 14:59:44    177] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:58 mem=1400.6M)
[10/18 14:59:44    177] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_TC_RCTYPICAL 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.165  |
|           TNS (ns):| -0.165  |
|    Violating Paths:|    1    |
|          All Paths:|    3    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |  -30.778   |      3 (3)       |
|   max_tran     |     7 (208)      |   -6.298   |     7 (208)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.012%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1345.3M, totSessionCpu=0:02:58 **
[10/18 14:59:44    177] ** INFO : this run is activating medium effort placeOptDesign flow
[10/18 14:59:44    177] PhyDesignGrid: maxLocalDensity 0.98
[10/18 14:59:44    177] #spOpts: N=130 mergeVia=F 
[10/18 14:59:44    177] PhyDesignGrid: maxLocalDensity 0.98
[10/18 14:59:44    177] #spOpts: N=130 mergeVia=F 
[10/18 14:59:44    177] *** Starting optimizing excluded clock nets MEM= 1345.3M) ***
[10/18 14:59:44    177] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1345.3M) ***
[10/18 14:59:44    177] Summary for sequential cells idenfication: 
[10/18 14:59:44    177] Identified SBFF number: 45
[10/18 14:59:44    177] Identified MBFF number: 0
[10/18 14:59:44    177] Not identified SBFF number: 0
[10/18 14:59:44    177] Not identified MBFF number: 0
[10/18 14:59:44    177] Number of sequential cells which are not FFs: 23
[10/18 14:59:44    177] 
[10/18 14:59:44    177] **WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
[10/18 14:59:44    177] Type 'man IMPOPT-3000' for more detail.
[10/18 14:59:44    177] **WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
[10/18 14:59:44    177] Type 'man IMPOPT-3001' for more detail.
[10/18 14:59:44    177] Info: 1 clock net  excluded from IPO operation.
[10/18 14:59:45    178] PhyDesignGrid: maxLocalDensity 0.98
[10/18 14:59:45    178] #spOpts: N=130 
[10/18 14:59:45    178] 
[10/18 14:59:45    178] Netlist preparation processing... 
[10/18 14:59:45    178] Removed 0 instance
[10/18 14:59:45    178] **WARN: (IMPOPT-7098):	WARNING: io_out[29] is an undriven net with 1 fanouts.
[10/18 14:59:45    178] **WARN: (IMPOPT-7098):	WARNING: io_out[28] is an undriven net with 1 fanouts.
[10/18 14:59:45    178] **WARN: (IMPOPT-7098):	WARNING: io_out[27] is an undriven net with 1 fanouts.
[10/18 14:59:45    178] **WARN: (IMPOPT-7098):	WARNING: io_out[26] is an undriven net with 1 fanouts.
[10/18 14:59:45    178] **WARN: (IMPOPT-7098):	WARNING: io_out[25] is an undriven net with 1 fanouts.
[10/18 14:59:45    178] **WARN: (IMPOPT-7098):	WARNING: io_out[24] is an undriven net with 1 fanouts.
[10/18 14:59:45    178] **WARN: (IMPOPT-7098):	WARNING: io_out[23] is an undriven net with 1 fanouts.
[10/18 14:59:45    178] **WARN: (IMPOPT-7098):	WARNING: io_out[22] is an undriven net with 1 fanouts.
[10/18 14:59:45    178] **WARN: (IMPOPT-7098):	WARNING: io_out[21] is an undriven net with 1 fanouts.
[10/18 14:59:45    178] **WARN: (IMPOPT-7098):	WARNING: io_out[20] is an undriven net with 1 fanouts.
[10/18 14:59:45    178] **WARN: (IMPOPT-7098):	WARNING: io_out[19] is an undriven net with 1 fanouts.
[10/18 14:59:45    178] **WARN: (IMPOPT-7098):	WARNING: io_out[18] is an undriven net with 1 fanouts.
[10/18 14:59:45    178] **WARN: (IMPOPT-7098):	WARNING: io_out[17] is an undriven net with 1 fanouts.
[10/18 14:59:45    178] **WARN: (IMPOPT-7098):	WARNING: io_out[16] is an undriven net with 1 fanouts.
[10/18 14:59:45    178] **WARN: (IMPOPT-7098):	WARNING: io_out[15] is an undriven net with 1 fanouts.
[10/18 14:59:45    178] **WARN: (IMPOPT-7098):	WARNING: io_out[14] is an undriven net with 1 fanouts.
[10/18 14:59:45    178] **WARN: (IMPOPT-7098):	WARNING: io_out[13] is an undriven net with 1 fanouts.
[10/18 14:59:45    178] **WARN: (IMPOPT-7098):	WARNING: io_out[12] is an undriven net with 1 fanouts.
[10/18 14:59:45    178] **WARN: (IMPOPT-7098):	WARNING: io_out[11] is an undriven net with 1 fanouts.
[10/18 14:59:45    178] **WARN: (IMPOPT-7098):	WARNING: io_out[10] is an undriven net with 1 fanouts.
[10/18 14:59:45    178] **WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
[10/18 14:59:45    178] To increase the message display limit, refer to the product command reference manual.
[10/18 14:59:45    178] *info: Marking 0 isolation instances dont touch
[10/18 14:59:45    178] *info: Marking 0 level shifter instances dont touch
[10/18 14:59:45    178] Begin: GigaOpt high fanout net optimization
[10/18 14:59:45    178] Info: 1 clock net  excluded from IPO operation.
[10/18 14:59:45    178] PhyDesignGrid: maxLocalDensity 0.98
[10/18 14:59:45    178] #spOpts: N=130 mergeVia=F 
[10/18 14:59:46    179] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:46    179] DEBUG: @coeDRVCandCache::init.
[10/18 14:59:46    179] +----------+---------+--------+--------+------------+--------+
[10/18 14:59:46    179] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/18 14:59:46    179] +----------+---------+--------+--------+------------+--------+
[10/18 14:59:46    179] |     0.01%|        -|  -0.165|  -0.165|   0:00:00.0| 1525.0M|
[10/18 14:59:46    179] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/18 14:59:46    179] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/18 14:59:46    179] |     0.01%|        -|  -0.165|  -0.165|   0:00:00.0| 1525.0M|
[10/18 14:59:46    179] +----------+---------+--------+--------+------------+--------+
[10/18 14:59:46    179] 
[10/18 14:59:46    179] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1525.0M) ***
[10/18 14:59:46    179] **** Begin NDR-Layer Usage Statistics ****
[10/18 14:59:46    179] 0 Ndr or Layer constraints added by optimization 
[10/18 14:59:46    179] **** End NDR-Layer Usage Statistics ****
[10/18 14:59:46    179] DEBUG: @coeDRVCandCache::cleanup.
[10/18 14:59:46    179] End: GigaOpt high fanout net optimization
[10/18 14:59:46    179] Begin: GigaOpt DRV Optimization
[10/18 14:59:46    179] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[10/18 14:59:46    179] Info: 1 clock net  excluded from IPO operation.
[10/18 14:59:46    179] PhyDesignGrid: maxLocalDensity 3.00
[10/18 14:59:46    179] #spOpts: N=130 mergeVia=F 
[10/18 14:59:46    179] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:46    179] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/18 14:59:46    179] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[10/18 14:59:46    179] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/18 14:59:46    179] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[10/18 14:59:46    179] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/18 14:59:46    179] DEBUG: @coeDRVCandCache::init.
[10/18 14:59:46    179] Info: violation cost 3047.178711 (cap = 25.009892, tran = 3021.168945, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[10/18 14:59:46    179] |     7   |   208   |     3   |      3  |     0   |     0   |     0   |     0   | -0.17 |          0|          0|          0|   0.01  |            |           |
[10/18 14:59:46    179] Info: violation cost 3047.178711 (cap = 25.009892, tran = 3021.168945, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[10/18 14:59:46    179] |     7   |   208   |     3   |      3  |     0   |     0   |     0   |     0   | -0.17 |          0|          0|          0|   0.01  |   0:00:00.0|    1525.0M|
[10/18 14:59:46    179] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/18 14:59:46    179] **** Begin NDR-Layer Usage Statistics ****
[10/18 14:59:46    179] 0 Ndr or Layer constraints added by optimization 
[10/18 14:59:46    179] **** End NDR-Layer Usage Statistics ****
[10/18 14:59:46    179] 
[10/18 14:59:46    179] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1525.0M) ***
[10/18 14:59:46    179] 
[10/18 14:59:46    179] DEBUG: @coeDRVCandCache::cleanup.
[10/18 14:59:46    179] End: GigaOpt DRV Optimization
[10/18 14:59:46    179] GigaOpt DRV: restore maxLocalDensity to 0.98
[10/18 14:59:46    179] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1383.5M, totSessionCpu=0:03:00 **
[10/18 14:59:46    179] Begin: Flop Merge
[10/18 14:59:46    179] Begin: GigaOpt Global Optimization
[10/18 14:59:46    179] *info: use new DP (enabled)
[10/18 14:59:46    179] Info: 1 clock net  excluded from IPO operation.
[10/18 14:59:46    179] PhyDesignGrid: maxLocalDensity 1.20
[10/18 14:59:46    179] #spOpts: N=130 mergeVia=F 
[10/18 14:59:47    180] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:47    180] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:47    180] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:47    180] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:47    180] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:47    180] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:47    180] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:47    180] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:47    180] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:47    180] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:47    180] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:47    180] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:47    180] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:47    180] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:47    180] *info: 1 clock net excluded
[10/18 14:59:47    180] *info: 2 special nets excluded.
[10/18 14:59:47    180] *info: 245 no-driver nets excluded.
[10/18 14:59:47    180] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:59:47    180] Type 'man IMPOPT-3025' for more detail.
[10/18 14:59:47    180] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:59:47    180] Type 'man IMPOPT-3025' for more detail.
[10/18 14:59:47    180] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:59:47    180] Type 'man IMPOPT-3025' for more detail.
[10/18 14:59:47    180] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:59:47    180] Type 'man IMPOPT-3025' for more detail.
[10/18 14:59:47    180] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:59:47    180] Type 'man IMPOPT-3025' for more detail.
[10/18 14:59:47    180] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:59:47    180] Type 'man IMPOPT-3025' for more detail.
[10/18 14:59:47    180] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:59:47    180] Type 'man IMPOPT-3025' for more detail.
[10/18 14:59:47    180] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:59:47    180] Type 'man IMPOPT-3025' for more detail.
[10/18 14:59:47    180] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:59:47    180] Type 'man IMPOPT-3025' for more detail.
[10/18 14:59:47    180] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:59:47    180] Type 'man IMPOPT-3025' for more detail.
[10/18 14:59:47    180] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:47    180] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:47    180] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:47    180] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:47    180] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:47    180] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:47    180] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:47    180] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:59:47    180] Type 'man IMPOPT-3025' for more detail.
[10/18 14:59:47    180] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:59:47    180] Type 'man IMPOPT-3025' for more detail.
[10/18 14:59:47    180] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:59:47    180] Type 'man IMPOPT-3025' for more detail.
[10/18 14:59:47    180] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:59:47    180] Type 'man IMPOPT-3025' for more detail.
[10/18 14:59:47    180] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:59:47    180] Type 'man IMPOPT-3025' for more detail.
[10/18 14:59:47    180] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:59:47    180] Type 'man IMPOPT-3025' for more detail.
[10/18 14:59:47    180] ** GigaOpt Global Opt WNS Slack -0.165  TNS Slack -0.165 
[10/18 14:59:47    180] +--------+--------+----------+------------+--------+---------------+---------+------------------------+
[10/18 14:59:47    180] |  WNS   |  TNS   | Density  |    Real    |  Mem   |  Worst View   |Pathgroup|       End Point        |
[10/18 14:59:47    180] +--------+--------+----------+------------+--------+---------------+---------+------------------------+
[10/18 14:59:47    180] |  -0.165|  -0.165|     0.01%|   0:00:00.0| 1517.0M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
[10/18 14:59:47    180] |  -0.165|  -0.165|     0.01%|   0:00:00.0| 1517.0M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
[10/18 14:59:47    180] |  -0.165|  -0.165|     0.01%|   0:00:00.0| 1517.0M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
[10/18 14:59:47    180] |  -0.165|  -0.165|     0.01%|   0:00:00.0| 1517.0M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
[10/18 14:59:47    180] |  -0.165|  -0.165|     0.01%|   0:00:00.0| 1517.0M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
[10/18 14:59:47    180] |  -0.165|  -0.165|     0.01%|   0:00:00.0| 1517.0M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
[10/18 14:59:47    180] +--------+--------+----------+------------+--------+---------------+---------+------------------------+
[10/18 14:59:47    180] 
[10/18 14:59:47    180] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1517.0M) ***
[10/18 14:59:47    180] 
[10/18 14:59:47    180] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1517.0M) ***
[10/18 14:59:47    180] **** Begin NDR-Layer Usage Statistics ****
[10/18 14:59:47    180] 0 Ndr or Layer constraints added by optimization 
[10/18 14:59:47    180] **** End NDR-Layer Usage Statistics ****
[10/18 14:59:47    180] ** GigaOpt Global Opt End WNS Slack -0.165  TNS Slack -0.165 
[10/18 14:59:47    180] End: GigaOpt Global Optimization
[10/18 14:59:47    180] 
[10/18 14:59:47    180] Active setup views:
[10/18 14:59:47    180]  AV_TC_RCTYPICAL
[10/18 14:59:47    180]   Dominating endpoints: 0
[10/18 14:59:47    180]   Dominating TNS: -0.000
[10/18 14:59:47    180] 
[10/18 14:59:47    180] *** Timing NOT met, worst failing slack is -0.165
[10/18 14:59:47    180] *** Check timing (0:00:00.0)
[10/18 14:59:47    180] Info: 1 clock net  excluded from IPO operation.
[10/18 14:59:47    180] **INFO: Flow update: Design is easy to close.
[10/18 14:59:47    180] setup target slack: 0.1
[10/18 14:59:47    180] extra slack: 0.1
[10/18 14:59:47    180] std delay: 0.01
[10/18 14:59:47    180] real setup target slack: 0.01
[10/18 14:59:47    180] PhyDesignGrid: maxLocalDensity 0.98
[10/18 14:59:47    180] #spOpts: N=130 
[10/18 14:59:47    180] [NR-eagl] Detected a user setting of 'getNanoRouteMode -routeTopRoutingLayer 4' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 4'.
[10/18 14:59:47    180] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[10/18 14:59:47    180] [NR-eagl] Started earlyGlobalRoute kernel
[10/18 14:59:47    180] [NR-eagl] Initial Peak syMemory usage = 1379.5 MB
[10/18 14:59:47    180] (I)       Reading DB...
[10/18 14:59:47    180] (I)       congestionReportName   : 
[10/18 14:59:47    180] (I)       buildTerm2TermWires    : 0
[10/18 14:59:47    180] (I)       doTrackAssignment      : 1
[10/18 14:59:47    180] (I)       dumpBookshelfFiles     : 0
[10/18 14:59:47    180] (I)       numThreads             : 1
[10/18 14:59:47    180] [NR-eagl] honorMsvRouteConstraint: false
[10/18 14:59:47    180] (I)       honorPin               : false
[10/18 14:59:47    180] (I)       honorPinGuide          : true
[10/18 14:59:47    180] (I)       honorPartition         : false
[10/18 14:59:47    180] (I)       allowPartitionCrossover: false
[10/18 14:59:47    180] (I)       honorSingleEntry       : true
[10/18 14:59:47    180] (I)       honorSingleEntryStrong : true
[10/18 14:59:47    180] (I)       handleViaSpacingRule   : false
[10/18 14:59:47    180] (I)       PDConstraint           : none
[10/18 14:59:47    180] (I)       expBetterNDRHandling   : false
[10/18 14:59:47    180] [NR-eagl] honorClockSpecNDR      : 0
[10/18 14:59:47    180] (I)       routingEffortLevel     : 3
[10/18 14:59:47    180] [NR-eagl] minRouteLayer          : 2
[10/18 14:59:47    180] [NR-eagl] maxRouteLayer          : 4
[10/18 14:59:47    180] (I)       numRowsPerGCell        : 1
[10/18 14:59:47    180] (I)       speedUpLargeDesign     : 0
[10/18 14:59:47    180] (I)       speedUpBlkViolationClean: 0
[10/18 14:59:47    180] (I)       multiThreadingTA       : 0
[10/18 14:59:47    180] (I)       blockedPinEscape       : 1
[10/18 14:59:47    180] (I)       blkAwareLayerSwitching : 0
[10/18 14:59:47    180] (I)       betterClockWireModeling: 1
[10/18 14:59:47    180] (I)       punchThroughDistance   : 500.00
[10/18 14:59:47    180] (I)       scenicBound            : 1.15
[10/18 14:59:47    180] (I)       maxScenicToAvoidBlk    : 100.00
[10/18 14:59:47    180] (I)       source-to-sink ratio   : 0.00
[10/18 14:59:47    180] (I)       targetCongestionRatioH : 1.00
[10/18 14:59:47    180] (I)       targetCongestionRatioV : 1.00
[10/18 14:59:47    180] (I)       layerCongestionRatio   : 0.70
[10/18 14:59:47    180] (I)       m1CongestionRatio      : 0.10
[10/18 14:59:47    180] (I)       m2m3CongestionRatio    : 0.70
[10/18 14:59:47    180] (I)       localRouteEffort       : 1.00
[10/18 14:59:47    180] (I)       numSitesBlockedByOneVia: 8.00
[10/18 14:59:47    180] (I)       supplyScaleFactorH     : 1.00
[10/18 14:59:47    180] (I)       supplyScaleFactorV     : 1.00
[10/18 14:59:47    180] (I)       highlight3DOverflowFactor: 0.00
[10/18 14:59:47    180] (I)       doubleCutViaModelingRatio: 0.00
[10/18 14:59:47    180] (I)       blockTrack             : 
[10/18 14:59:47    180] (I)       readTROption           : true
[10/18 14:59:47    180] (I)       extraSpacingBothSide   : false
[10/18 14:59:47    180] [NR-eagl] numTracksPerClockWire  : 0
[10/18 14:59:47    180] (I)       routeSelectedNetsOnly  : false
[10/18 14:59:47    180] (I)       before initializing RouteDB syMemory usage = 1382.1 MB
[10/18 14:59:47    180] (I)       starting read tracks
[10/18 14:59:47    180] (I)       build grid graph
[10/18 14:59:47    180] (I)       build grid graph start
[10/18 14:59:47    180] [NR-eagl] Layer1 has no routable track
[10/18 14:59:47    180] [NR-eagl] Layer2 has single uniform track structure
[10/18 14:59:47    180] [NR-eagl] Layer3 has single uniform track structure
[10/18 14:59:47    180] [NR-eagl] Layer4 has single uniform track structure
[10/18 14:59:47    180] (I)       build grid graph end
[10/18 14:59:47    180] (I)       Layer1   numNetMinLayer=10
[10/18 14:59:47    180] (I)       Layer2   numNetMinLayer=0
[10/18 14:59:47    180] (I)       Layer3   numNetMinLayer=0
[10/18 14:59:47    180] (I)       Layer4   numNetMinLayer=0
[10/18 14:59:47    180] (I)       numViaLayers=3
[10/18 14:59:47    180] (I)       end build via table
[10/18 14:59:47    180] [NR-eagl] numRoutingBlks=0 numInstBlks=21140 numPGBlocks=3850 numBumpBlks=0 numBoundaryFakeBlks=0
[10/18 14:59:47    180] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[10/18 14:59:47    180] (I)       readDataFromPlaceDB
[10/18 14:59:47    180] (I)       Read net information..
[10/18 14:59:47    180] [NR-eagl] Read numTotalNets=10  numIgnoredNets=0
[10/18 14:59:47    180] (I)       Read testcase time = 0.000 seconds
[10/18 14:59:47    180] 
[10/18 14:59:47    180] (I)       totalPins=215  totalGlobalPin=120 (55.81%)
[10/18 14:59:47    180] (I)       Model blockage into capacity
[10/18 14:59:47    180] (I)       Read numBlocks=24990  numPreroutedWires=0  numCapScreens=0
[10/18 14:59:47    180] (I)       blocked area on Layer1 : 0  (0.00%)
[10/18 14:59:47    180] (I)       blocked area on Layer2 : 261867490900  (38.97%)
[10/18 14:59:47    180] (I)       blocked area on Layer3 : 27584940400  (4.11%)
[10/18 14:59:47    180] (I)       blocked area on Layer4 : 34333964500  (5.11%)
[10/18 14:59:47    180] (I)       Modeling time = 0.010 seconds
[10/18 14:59:47    180] 
[10/18 14:59:47    180] (I)       Number of ignored nets = 0
[10/18 14:59:47    180] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/18 14:59:47    180] (I)       Number of clock nets = 1.  Ignored: No
[10/18 14:59:47    180] (I)       Number of analog nets = 0.  Ignored: Yes
[10/18 14:59:47    180] (I)       Number of special nets = 0.  Ignored: Yes
[10/18 14:59:47    180] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/18 14:59:47    180] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/18 14:59:47    180] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/18 14:59:47    180] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/18 14:59:47    180] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/18 14:59:47    180] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[10/18 14:59:47    180] (I)       Before initializing earlyGlobalRoute syMemory usage = 1382.1 MB
[10/18 14:59:47    180] (I)       Layer1  viaCost=200.00
[10/18 14:59:47    180] (I)       Layer2  viaCost=300.00
[10/18 14:59:47    180] (I)       Layer3  viaCost=300.00
[10/18 14:59:47    180] (I)       ---------------------Grid Graph Info--------------------
[10/18 14:59:47    180] (I)       routing area        :  (0, 0) - (819740, 819740)
[10/18 14:59:47    180] (I)       core area           :  (9860, 9860) - (809880, 809880)
[10/18 14:59:47    180] (I)       Site Width          :   480  (dbu)
[10/18 14:59:47    180] (I)       Row Height          :  3330  (dbu)
[10/18 14:59:47    180] (I)       GCell Width         :  3330  (dbu)
[10/18 14:59:47    180] (I)       GCell Height        :  3330  (dbu)
[10/18 14:59:47    180] (I)       grid                :   246   246     4
[10/18 14:59:47    180] (I)       vertical capacity   :     0     0  3330     0
[10/18 14:59:47    180] (I)       horizontal capacity :     0  3330     0  3330
[10/18 14:59:47    180] (I)       Default wire width  :   170   140   140   300
[10/18 14:59:47    180] (I)       Default wire space  :   170   140   140   300
[10/18 14:59:47    180] (I)       Default pitch size  :   340   340   340   610
[10/18 14:59:47    180] (I)       First Track Coord   :     0   170   170   880
[10/18 14:59:47    180] (I)       Num tracks per GCell:  0.00  9.79  9.79  5.46
[10/18 14:59:47    180] (I)       Total num of tracks :     0  2411  2411  1343
[10/18 14:59:47    180] (I)       Num of masks        :     1     1     1     1
[10/18 14:59:47    180] (I)       --------------------------------------------------------
[10/18 14:59:47    180] 
[10/18 14:59:47    180] [NR-eagl] ============ Routing rule table ============
[10/18 14:59:47    180] [NR-eagl] Rule id 0. Nets 10 
[10/18 14:59:47    180] [NR-eagl] id=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/18 14:59:47    180] [NR-eagl] Pitch:  L1=340  L2=340  L3=340  L4=610
[10/18 14:59:47    180] [NR-eagl] ========================================
[10/18 14:59:47    180] [NR-eagl] 
[10/18 14:59:47    180] (I)       After initializing earlyGlobalRoute syMemory usage = 1384.5 MB
[10/18 14:59:47    180] (I)       Loading and dumping file time : 0.03 seconds
[10/18 14:59:47    180] (I)       ============= Initialization =============
[10/18 14:59:47    180] (I)       total 2D Cap : 1313704 = (744016 H, 569688 V)
[10/18 14:59:47    180] [NR-eagl] Layer group 1: route 10 net(s) in layer range [2, 4]
[10/18 14:59:47    180] (I)       ============  Phase 1a Route ============
[10/18 14:59:47    180] (I)       Phase 1a runs 0.00 seconds
[10/18 14:59:47    180] (I)       Usage: 1969 = (888 H, 1081 V) = (0.12% H, 0.19% V) = (2.957e+03um H, 3.600e+03um V)
[10/18 14:59:47    180] (I)       
[10/18 14:59:47    180] (I)       ============  Phase 1b Route ============
[10/18 14:59:47    180] (I)       Usage: 1969 = (888 H, 1081 V) = (0.12% H, 0.19% V) = (2.957e+03um H, 3.600e+03um V)
[10/18 14:59:47    180] (I)       
[10/18 14:59:47    180] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.556770e+03um
[10/18 14:59:47    180] (I)       ============  Phase 1c Route ============
[10/18 14:59:47    180] (I)       Usage: 1969 = (888 H, 1081 V) = (0.12% H, 0.19% V) = (2.957e+03um H, 3.600e+03um V)
[10/18 14:59:47    180] (I)       
[10/18 14:59:47    180] (I)       ============  Phase 1d Route ============
[10/18 14:59:47    180] (I)       Usage: 1969 = (888 H, 1081 V) = (0.12% H, 0.19% V) = (2.957e+03um H, 3.600e+03um V)
[10/18 14:59:47    180] (I)       
[10/18 14:59:47    180] (I)       ============  Phase 1e Route ============
[10/18 14:59:47    180] (I)       Phase 1e runs 0.00 seconds
[10/18 14:59:47    180] (I)       Usage: 1969 = (888 H, 1081 V) = (0.12% H, 0.19% V) = (2.957e+03um H, 3.600e+03um V)
[10/18 14:59:47    180] (I)       
[10/18 14:59:47    180] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.556770e+03um
[10/18 14:59:47    180] [NR-eagl] 
[10/18 14:59:47    180] (I)       ============  Phase 1l Route ============
[10/18 14:59:47    180] (I)       dpBasedLA: time=0.00  totalOF=0  totalVia=69  totalWL=1969  total(Via+WL)=2038 
[10/18 14:59:47    180] (I)       Total Global Routing Runtime: 0.00 seconds
[10/18 14:59:47    180] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/18 14:59:47    180] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/18 14:59:47    180] (I)       
[10/18 14:59:47    180] [NR-eagl] End Peak syMemory usage = 1384.5 MB
[10/18 14:59:47    180] [NR-eagl] Early Global Router Kernel+IO runtime : 0.04 seconds
[10/18 14:59:47    180] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/18 14:59:47    180] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[10/18 14:59:47    180] 
[10/18 14:59:47    180] ** np local hotspot detection info verbose **
[10/18 14:59:47    180] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[10/18 14:59:47    180] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[10/18 14:59:47    180] 
[10/18 14:59:47    180] #spOpts: N=130 
[10/18 14:59:47    180] Apply auto density screen in post-place stage.
[10/18 14:59:47    180] Auto density screen increases utilization from 0.000 to 0.000
[10/18 14:59:47    180] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1384.5M
[10/18 14:59:47    180] *** Starting refinePlace (0:03:00 mem=1384.5M) ***
[10/18 14:59:47    180] Total net length = 6.552e+03 (2.938e+03 3.614e+03) (ext = 6.330e+03)
[10/18 14:59:47    180] default core: bins with density >  0.75 =    0 % ( 0 / 600 )
[10/18 14:59:47    180] Density distribution unevenness ratio = 0.000%
[10/18 14:59:47    180] RPlace IncrNP: Rollback Lev = -5
[10/18 14:59:47    180] RPlace: Density =0.026471, incremental np is triggered.
[10/18 14:59:47    180] incr SKP is on..., with optDC mode
[10/18 14:59:47    180] tdgpInitIgnoreNetLoadFix on 
[10/18 14:59:47    180] **WARN: (IMPSP-1760):	Buffer footprint does not have non-inverting buffers.  Using inverter footprint for Virtual IPO. Verify you have buffers defined in the libraries you have read in and confirm they are usable by running reportDontUseCells. Run 'setDontUse bufferName false' to enable buffers which are currently unusable.  
[10/18 14:59:47    180] Type 'man IMPSP-1760' for more detail.
[10/18 14:59:48    181] **WARN: Invalid pointer: spgVirBuf is NULL.
[10/18 14:59:48    181] Congestion driven padding in post-place stage.
[10/18 14:59:48    181] Congestion driven padding increases utilization from 0.001 to 0.001
[10/18 14:59:48    181] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1384.5M
[10/18 14:59:49    182] default core: bins with density >  0.75 =    0 % ( 0 / 600 )
[10/18 14:59:49    182] Density distribution unevenness ratio = 0.000%
[10/18 14:59:49    182] RPlace postIncrNP: Density = 0.026471 -> 0.026471.
[10/18 14:59:49    182] RPlace postIncrNP Info: Density distribution changes:
[10/18 14:59:49    182] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[10/18 14:59:49    182] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[10/18 14:59:49    182] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[10/18 14:59:49    182] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[10/18 14:59:49    182] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[10/18 14:59:49    182] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[10/18 14:59:49    182] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[10/18 14:59:49    182] [CPU] RefinePlace/IncrNP (cpu=0:00:02.1, real=0:00:02.0, mem=1390.5MB) @(0:03:00 - 0:03:02).
[10/18 14:59:49    182] Move report: incrNP moves 4 insts, mean move: 11.95 um, max move: 20.16 um
[10/18 14:59:49    182] 	Max move on inst (U15): (332.90, 775.76) --> (353.06, 775.76)
[10/18 14:59:49    182] Move report: Timing Driven Placement moves 4 insts, mean move: 11.95 um, max move: 20.16 um
[10/18 14:59:49    182] 	Max move on inst (U15): (332.90, 775.76) --> (353.06, 775.76)
[10/18 14:59:49    182] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1390.5MB
[10/18 14:59:49    182] Starting refinePlace ...
[10/18 14:59:49    182] default core: bins with density >  0.75 =    0 % ( 0 / 600 )
[10/18 14:59:49    182] Density distribution unevenness ratio = 0.000%
[10/18 14:59:49    182]   Spread Effort: high, pre-route mode, useDDP on.
[10/18 14:59:49    182] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1390.5MB) @(0:03:02 - 0:03:02).
[10/18 14:59:49    182] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:59:49    182] wireLenOptFixPriorityInst 0 inst fixed
[10/18 14:59:49    182] Placement tweakage begins.
[10/18 14:59:49    182] wire length = 6.627e+03
[10/18 14:59:49    182] wire length = 6.608e+03
[10/18 14:59:49    182] Placement tweakage ends.
[10/18 14:59:49    182] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:59:49    182] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:59:49    182] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1390.5MB) @(0:03:02 - 0:03:02).
[10/18 14:59:49    182] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:59:49    182] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1390.5MB
[10/18 14:59:49    182] Statistics of distance of Instance movement in refine placement:
[10/18 14:59:49    182]   maximum (X+Y) =        20.16 um
[10/18 14:59:49    182]   inst (U15) with max move: (332.9, 775.76) -> (353.06, 775.76)
[10/18 14:59:49    182]   mean    (X+Y) =        11.95 um
[10/18 14:59:49    182] Total instances flipped for WireLenOpt: 1
[10/18 14:59:49    182] Summary Report:
[10/18 14:59:49    182] Instances move: 4 (out of 5 movable)
[10/18 14:59:49    182] Mean displacement: 11.95 um
[10/18 14:59:49    182] Max displacement: 20.16 um (Instance: U15) (332.9, 775.76) -> (353.06, 775.76)
[10/18 14:59:49    182] 	Length: 7 sites, height: 1 rows, site name: unit, cell type: scs130ms_nor2b_2
[10/18 14:59:49    182] Total instances moved : 4
[10/18 14:59:49    182] Total net length = 6.560e+03 (2.936e+03 3.623e+03) (ext = 6.345e+03)
[10/18 14:59:49    182] Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1390.5MB
[10/18 14:59:49    182] [CPU] RefinePlace/total (cpu=0:00:02.1, real=0:00:02.0, mem=1390.5MB) @(0:03:00 - 0:03:02).
[10/18 14:59:49    182] *** Finished refinePlace (0:03:02 mem=1390.5M) ***
[10/18 14:59:49    182] Total net length = 6.557e+03 (2.936e+03 3.621e+03) (ext = 6.346e+03)
[10/18 14:59:49    182] #spOpts: N=130 
[10/18 14:59:49    182] default core: bins with density >  0.75 =    0 % ( 0 / 600 )
[10/18 14:59:49    182] Density distribution unevenness ratio = 6.568%
[10/18 14:59:49    182] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/18 14:59:49    182] Type 'man IMPSP-9025' for more detail.
[10/18 14:59:49    182] Trial Route Overflow 0(H) 0(V)
[10/18 14:59:49    182] Starting congestion repair ...
[10/18 14:59:49    182] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[10/18 14:59:49    182] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[10/18 14:59:49    182] (I)       Reading DB...
[10/18 14:59:49    182] (I)       congestionReportName   : 
[10/18 14:59:49    182] (I)       buildTerm2TermWires    : 1
[10/18 14:59:49    182] (I)       doTrackAssignment      : 1
[10/18 14:59:49    182] (I)       dumpBookshelfFiles     : 0
[10/18 14:59:49    182] (I)       numThreads             : 1
[10/18 14:59:49    182] [NR-eagl] honorMsvRouteConstraint: false
[10/18 14:59:49    182] (I)       honorPin               : false
[10/18 14:59:49    182] (I)       honorPinGuide          : true
[10/18 14:59:49    182] (I)       honorPartition         : false
[10/18 14:59:49    182] (I)       allowPartitionCrossover: false
[10/18 14:59:49    182] (I)       honorSingleEntry       : true
[10/18 14:59:49    182] (I)       honorSingleEntryStrong : true
[10/18 14:59:49    182] (I)       handleViaSpacingRule   : false
[10/18 14:59:49    182] (I)       PDConstraint           : none
[10/18 14:59:49    182] (I)       expBetterNDRHandling   : false
[10/18 14:59:49    182] [NR-eagl] honorClockSpecNDR      : 0
[10/18 14:59:49    182] (I)       routingEffortLevel     : 3
[10/18 14:59:49    182] [NR-eagl] minRouteLayer          : 2
[10/18 14:59:49    182] [NR-eagl] maxRouteLayer          : 4
[10/18 14:59:49    182] (I)       numRowsPerGCell        : 1
[10/18 14:59:49    182] (I)       speedUpLargeDesign     : 0
[10/18 14:59:49    182] (I)       speedUpBlkViolationClean: 0
[10/18 14:59:49    182] (I)       multiThreadingTA       : 0
[10/18 14:59:49    182] (I)       blockedPinEscape       : 1
[10/18 14:59:49    182] (I)       blkAwareLayerSwitching : 0
[10/18 14:59:49    182] (I)       betterClockWireModeling: 1
[10/18 14:59:49    182] (I)       punchThroughDistance   : 500.00
[10/18 14:59:49    182] (I)       scenicBound            : 1.15
[10/18 14:59:49    182] (I)       maxScenicToAvoidBlk    : 100.00
[10/18 14:59:49    182] (I)       source-to-sink ratio   : 0.00
[10/18 14:59:49    182] (I)       targetCongestionRatioH : 1.00
[10/18 14:59:49    182] (I)       targetCongestionRatioV : 1.00
[10/18 14:59:49    182] (I)       layerCongestionRatio   : 0.70
[10/18 14:59:49    182] (I)       m1CongestionRatio      : 0.10
[10/18 14:59:49    182] (I)       m2m3CongestionRatio    : 0.70
[10/18 14:59:49    182] (I)       localRouteEffort       : 1.00
[10/18 14:59:49    182] (I)       numSitesBlockedByOneVia: 8.00
[10/18 14:59:49    182] (I)       supplyScaleFactorH     : 1.00
[10/18 14:59:49    182] (I)       supplyScaleFactorV     : 1.00
[10/18 14:59:49    182] (I)       highlight3DOverflowFactor: 0.00
[10/18 14:59:49    182] (I)       doubleCutViaModelingRatio: 0.00
[10/18 14:59:49    182] (I)       blockTrack             : 
[10/18 14:59:49    182] (I)       readTROption           : true
[10/18 14:59:49    182] (I)       extraSpacingBothSide   : false
[10/18 14:59:49    182] [NR-eagl] numTracksPerClockWire  : 0
[10/18 14:59:49    182] (I)       routeSelectedNetsOnly  : false
[10/18 14:59:49    182] (I)       before initializing RouteDB syMemory usage = 1390.5 MB
[10/18 14:59:49    182] (I)       starting read tracks
[10/18 14:59:49    182] (I)       build grid graph
[10/18 14:59:49    182] (I)       build grid graph start
[10/18 14:59:49    182] [NR-eagl] Layer1 has no routable track
[10/18 14:59:49    182] [NR-eagl] Layer2 has single uniform track structure
[10/18 14:59:49    182] [NR-eagl] Layer3 has single uniform track structure
[10/18 14:59:49    182] [NR-eagl] Layer4 has single uniform track structure
[10/18 14:59:49    182] (I)       build grid graph end
[10/18 14:59:49    182] (I)       Layer1   numNetMinLayer=10
[10/18 14:59:49    182] (I)       Layer2   numNetMinLayer=0
[10/18 14:59:49    182] (I)       Layer3   numNetMinLayer=0
[10/18 14:59:49    182] (I)       Layer4   numNetMinLayer=0
[10/18 14:59:49    182] (I)       numViaLayers=3
[10/18 14:59:49    182] (I)       end build via table
[10/18 14:59:49    182] [NR-eagl] numRoutingBlks=0 numInstBlks=21140 numPGBlocks=3850 numBumpBlks=0 numBoundaryFakeBlks=0
[10/18 14:59:49    182] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[10/18 14:59:49    182] (I)       readDataFromPlaceDB
[10/18 14:59:49    182] (I)       Read net information..
[10/18 14:59:49    182] [NR-eagl] Read numTotalNets=10  numIgnoredNets=0
[10/18 14:59:49    182] (I)       Read testcase time = 0.000 seconds
[10/18 14:59:49    182] 
[10/18 14:59:49    182] (I)       totalPins=215  totalGlobalPin=120 (55.81%)
[10/18 14:59:49    182] (I)       Model blockage into capacity
[10/18 14:59:49    182] (I)       Read numBlocks=24990  numPreroutedWires=0  numCapScreens=0
[10/18 14:59:49    182] (I)       blocked area on Layer1 : 0  (0.00%)
[10/18 14:59:49    182] (I)       blocked area on Layer2 : 261867490900  (38.97%)
[10/18 14:59:49    182] (I)       blocked area on Layer3 : 27584940400  (4.11%)
[10/18 14:59:49    182] (I)       blocked area on Layer4 : 34333964500  (5.11%)
[10/18 14:59:49    182] (I)       Modeling time = 0.010 seconds
[10/18 14:59:49    182] 
[10/18 14:59:49    182] (I)       Number of ignored nets = 0
[10/18 14:59:49    182] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/18 14:59:49    182] (I)       Number of clock nets = 1.  Ignored: No
[10/18 14:59:49    182] (I)       Number of analog nets = 0.  Ignored: Yes
[10/18 14:59:49    182] (I)       Number of special nets = 0.  Ignored: Yes
[10/18 14:59:49    182] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/18 14:59:49    182] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/18 14:59:49    182] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/18 14:59:49    182] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/18 14:59:49    182] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/18 14:59:49    182] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[10/18 14:59:49    182] (I)       Before initializing earlyGlobalRoute syMemory usage = 1390.5 MB
[10/18 14:59:49    182] (I)       Layer1  viaCost=200.00
[10/18 14:59:49    182] (I)       Layer2  viaCost=300.00
[10/18 14:59:49    182] (I)       Layer3  viaCost=300.00
[10/18 14:59:49    182] (I)       ---------------------Grid Graph Info--------------------
[10/18 14:59:49    182] (I)       routing area        :  (0, 0) - (819740, 819740)
[10/18 14:59:49    182] (I)       core area           :  (9860, 9860) - (809880, 809880)
[10/18 14:59:49    182] (I)       Site Width          :   480  (dbu)
[10/18 14:59:49    182] (I)       Row Height          :  3330  (dbu)
[10/18 14:59:49    182] (I)       GCell Width         :  3330  (dbu)
[10/18 14:59:49    182] (I)       GCell Height        :  3330  (dbu)
[10/18 14:59:49    182] (I)       grid                :   246   246     4
[10/18 14:59:49    182] (I)       vertical capacity   :     0     0  3330     0
[10/18 14:59:49    182] (I)       horizontal capacity :     0  3330     0  3330
[10/18 14:59:49    182] (I)       Default wire width  :   170   140   140   300
[10/18 14:59:49    182] (I)       Default wire space  :   170   140   140   300
[10/18 14:59:49    182] (I)       Default pitch size  :   340   340   340   610
[10/18 14:59:49    182] (I)       First Track Coord   :     0   170   170   880
[10/18 14:59:49    182] (I)       Num tracks per GCell:  0.00  9.79  9.79  5.46
[10/18 14:59:49    182] (I)       Total num of tracks :     0  2411  2411  1343
[10/18 14:59:49    182] (I)       Num of masks        :     1     1     1     1
[10/18 14:59:49    182] (I)       --------------------------------------------------------
[10/18 14:59:49    182] 
[10/18 14:59:49    182] [NR-eagl] ============ Routing rule table ============
[10/18 14:59:49    182] [NR-eagl] Rule id 0. Nets 10 
[10/18 14:59:49    182] [NR-eagl] id=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/18 14:59:49    182] [NR-eagl] Pitch:  L1=340  L2=340  L3=340  L4=610
[10/18 14:59:49    182] [NR-eagl] ========================================
[10/18 14:59:49    182] [NR-eagl] 
[10/18 14:59:49    182] (I)       After initializing earlyGlobalRoute syMemory usage = 1390.5 MB
[10/18 14:59:49    182] (I)       Loading and dumping file time : 0.02 seconds
[10/18 14:59:49    182] (I)       ============= Initialization =============
[10/18 14:59:49    182] (I)       total 2D Cap : 1313704 = (744016 H, 569688 V)
[10/18 14:59:49    182] [NR-eagl] Layer group 1: route 10 net(s) in layer range [2, 4]
[10/18 14:59:49    182] (I)       ============  Phase 1a Route ============
[10/18 14:59:49    182] (I)       Phase 1a runs 0.00 seconds
[10/18 14:59:49    182] (I)       Usage: 1978 = (894 H, 1084 V) = (0.12% H, 0.19% V) = (2.977e+03um H, 3.610e+03um V)
[10/18 14:59:49    182] (I)       
[10/18 14:59:49    182] (I)       ============  Phase 1b Route ============
[10/18 14:59:49    182] (I)       Usage: 1978 = (894 H, 1084 V) = (0.12% H, 0.19% V) = (2.977e+03um H, 3.610e+03um V)
[10/18 14:59:49    182] (I)       
[10/18 14:59:49    182] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.586740e+03um
[10/18 14:59:49    182] (I)       ============  Phase 1c Route ============
[10/18 14:59:49    182] (I)       Usage: 1978 = (894 H, 1084 V) = (0.12% H, 0.19% V) = (2.977e+03um H, 3.610e+03um V)
[10/18 14:59:49    182] (I)       
[10/18 14:59:49    182] (I)       ============  Phase 1d Route ============
[10/18 14:59:49    182] (I)       Usage: 1978 = (894 H, 1084 V) = (0.12% H, 0.19% V) = (2.977e+03um H, 3.610e+03um V)
[10/18 14:59:49    182] (I)       
[10/18 14:59:49    182] (I)       ============  Phase 1e Route ============
[10/18 14:59:49    182] (I)       Phase 1e runs 0.00 seconds
[10/18 14:59:49    182] (I)       Usage: 1978 = (894 H, 1084 V) = (0.12% H, 0.19% V) = (2.977e+03um H, 3.610e+03um V)
[10/18 14:59:49    182] (I)       
[10/18 14:59:49    182] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.586740e+03um
[10/18 14:59:49    182] [NR-eagl] 
[10/18 14:59:49    182] (I)       ============  Phase 1l Route ============
[10/18 14:59:49    182] (I)       dpBasedLA: time=0.00  totalOF=0  totalVia=69  totalWL=1978  total(Via+WL)=2047 
[10/18 14:59:49    182] (I)       Total Global Routing Runtime: 0.00 seconds
[10/18 14:59:49    182] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/18 14:59:49    182] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/18 14:59:49    182] (I)       
[10/18 14:59:49    182] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/18 14:59:49    182] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[10/18 14:59:49    182] 
[10/18 14:59:49    182] ** np local hotspot detection info verbose **
[10/18 14:59:49    182] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[10/18 14:59:49    182] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[10/18 14:59:49    182] 
[10/18 14:59:49    182] describeCongestion: hCong = 0.00 vCong = 0.00
[10/18 14:59:49    182] Skipped repairing congestion.
[10/18 14:59:49    182] (I)       ============= track Assignment ============
[10/18 14:59:49    182] (I)       extract Global 3D Wires
[10/18 14:59:49    182] (I)       Extract Global WL : time=0.00
[10/18 14:59:49    182] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer8, numCutBoxes=0)
[10/18 14:59:49    182] (I)       Initialization real time=0.00 seconds
[10/18 14:59:49    182] (I)       Kernel real time=0.00 seconds
[10/18 14:59:49    182] (I)       End Greedy Track Assignment
[10/18 14:59:49    182] [NR-eagl] Layer1(li)(F) length: 0.000000e+00um, number of vias: 14
[10/18 14:59:49    182] [NR-eagl] Layer2(met1)(H) length: 2.923697e+03um, number of vias: 58
[10/18 14:59:49    182] [NR-eagl] Layer3(met2)(V) length: 3.730460e+03um, number of vias: 11
[10/18 14:59:49    182] [NR-eagl] Layer4(met3)(H) length: 6.018000e+01um, number of vias: 0
[10/18 14:59:49    182] [NR-eagl] Total length: 6.714337e+03um, number of vias: 83
[10/18 14:59:49    182] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[10/18 14:59:49    182] Start to check current routing status for nets...
[10/18 14:59:49    182] Using hname+ instead name for net compare
[10/18 14:59:49    182] All nets are already routed correctly.
[10/18 14:59:49    182] End to check current routing status for nets (mem=1376.4M)
[10/18 14:59:49    182] Extraction called for design 'user_project_wrapper' of instances=10085 and nets=655 using extraction engine 'preRoute' .
[10/18 14:59:49    182] PreRoute RC Extraction called for design user_project_wrapper.
[10/18 14:59:49    182] RC Extraction called in multi-corner(3) mode.
[10/18 14:59:49    182] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/18 14:59:49    182] Type 'man IMPEXT-6197' for more detail.
[10/18 14:59:49    182] RCMode: PreRoute
[10/18 14:59:49    182]       RC Corner Indexes            0       1       2   
[10/18 14:59:49    182] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[10/18 14:59:49    182] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[10/18 14:59:49    182] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[10/18 14:59:49    182] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[10/18 14:59:49    182] Shrink Factor                : 1.00000
[10/18 14:59:49    182] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/18 14:59:49    182] Updating RC grid for preRoute extraction ...
[10/18 14:59:49    182] Initializing multi-corner resistance tables ...
[10/18 14:59:49    182] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1376.398M)
[10/18 14:59:49    182] Compute RC Scale Done ...
[10/18 14:59:49    182] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1360.7M, totSessionCpu=0:03:03 **
[10/18 14:59:49    182] #################################################################################
[10/18 14:59:49    182] # Design Stage: PreRoute
[10/18 14:59:49    182] # Design Name: user_project_wrapper
[10/18 14:59:49    182] # Design Mode: 130nm
[10/18 14:59:49    182] # Analysis Mode: MMMC Non-OCV 
[10/18 14:59:49    182] # Parasitics Mode: No SPEF/RCDB
[10/18 14:59:49    182] # Signoff Settings: SI Off 
[10/18 14:59:49    182] #################################################################################
[10/18 14:59:49    182] AAE_INFO: 1 threads acquired from CTE.
[10/18 14:59:49    182] Calculate delays in Single mode...
[10/18 14:59:49    182] Topological Sorting (CPU = 0:00:00.0, MEM = 1380.9M, InitMEM = 1380.9M)
[10/18 14:59:49    182] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/18 14:59:49    182] End delay calculation. (MEM=1440.09 CPU=0:00:00.0 REAL=0:00:00.0)
[10/18 14:59:49    182] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1440.1M) ***
[10/18 14:59:49    182] Begin: GigaOpt DRV Optimization
[10/18 14:59:49    182] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[10/18 14:59:49    182] Info: 1 clock net  excluded from IPO operation.
[10/18 14:59:49    182] PhyDesignGrid: maxLocalDensity 3.00
[10/18 14:59:49    182] #spOpts: N=130 
[10/18 14:59:49    182] Core basic site is unit
[10/18 14:59:49    182] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/18 14:59:50    183] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:50    183] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/18 14:59:50    183] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[10/18 14:59:50    183] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/18 14:59:50    183] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[10/18 14:59:50    183] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/18 14:59:50    183] DEBUG: @coeDRVCandCache::init.
[10/18 14:59:50    183] Info: violation cost 3025.241943 (cap = 25.018396, tran = 2999.223633, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[10/18 14:59:50    183] |     7   |   208   |     3   |      3  |     0   |     0   |     0   |     0   | -0.17 |          0|          0|          0|   0.01  |            |           |
[10/18 14:59:50    183] Info: violation cost 2994.079590 (cap = 22.886095, tran = 2970.193359, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[10/18 14:59:50    183] |     7   |   208   |     3   |      3  |     0   |     0   |     0   |     0   | -0.19 |          0|          0|          1|   0.01  |   0:00:00.0|    1535.5M|
[10/18 14:59:50    183] Info: violation cost 2994.079590 (cap = 22.886095, tran = 2970.193359, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[10/18 14:59:50    183] |     7   |   208   |     3   |      3  |     0   |     0   |     0   |     0   | -0.19 |          0|          0|          0|   0.01  |   0:00:00.0|    1535.5M|
[10/18 14:59:50    183] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/18 14:59:50    183] **** Begin NDR-Layer Usage Statistics ****
[10/18 14:59:50    183] 0 Ndr or Layer constraints added by optimization 
[10/18 14:59:50    183] **** End NDR-Layer Usage Statistics ****
[10/18 14:59:50    183] 
[10/18 14:59:50    183] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1535.5M) ***
[10/18 14:59:50    183] 
[10/18 14:59:50    183] *** Starting refinePlace (0:03:03 mem=1535.5M) ***
[10/18 14:59:50    183] Total net length = 6.571e+03 (2.947e+03 3.624e+03) (ext = 6.358e+03)
[10/18 14:59:50    183] default core: bins with density >  0.75 =    0 % ( 0 / 600 )
[10/18 14:59:50    183] Density distribution unevenness ratio = 99.130%
[10/18 14:59:50    183] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1535.5MB) @(0:03:03 - 0:03:03).
[10/18 14:59:50    183] Starting refinePlace ...
[10/18 14:59:50    183] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:59:50    183] default core: bins with density >  0.75 =    0 % ( 0 / 600 )
[10/18 14:59:50    183] Density distribution unevenness ratio = 99.130%
[10/18 14:59:50    183]   Spread Effort: high, pre-route mode, useDDP on.
[10/18 14:59:50    183] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1535.5MB) @(0:03:03 - 0:03:03).
[10/18 14:59:50    183] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:59:50    183] wireLenOptFixPriorityInst 0 inst fixed
[10/18 14:59:50    183] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:59:50    183] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1535.5MB) @(0:03:03 - 0:03:03).
[10/18 14:59:50    183] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:59:50    183] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1535.5MB
[10/18 14:59:50    183] Statistics of distance of Instance movement in refine placement:
[10/18 14:59:50    183]   maximum (X+Y) =         0.00 um
[10/18 14:59:50    183]   mean    (X+Y) =         0.00 um
[10/18 14:59:50    183] Summary Report:
[10/18 14:59:50    183] Instances move: 0 (out of 5 movable)
[10/18 14:59:50    183] Mean displacement: 0.00 um
[10/18 14:59:50    183] Max displacement: 0.00 um 
[10/18 14:59:50    183] Total instances moved : 0
[10/18 14:59:50    183] Total net length = 6.571e+03 (2.947e+03 3.624e+03) (ext = 6.358e+03)
[10/18 14:59:50    183] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1535.5MB
[10/18 14:59:50    183] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1535.5MB) @(0:03:03 - 0:03:03).
[10/18 14:59:50    183] *** Finished refinePlace (0:03:03 mem=1535.5M) ***
[10/18 14:59:50    183] *** maximum move = 0.00 um ***
[10/18 14:59:50    183] *** Finished re-routing un-routed nets (1535.5M) ***
[10/18 14:59:50    183] 
[10/18 14:59:50    183] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1535.5M) ***
[10/18 14:59:50    183] DEBUG: @coeDRVCandCache::cleanup.
[10/18 14:59:50    183] End: GigaOpt DRV Optimization
[10/18 14:59:50    183] GigaOpt DRV: restore maxLocalDensity to 0.98
[10/18 14:59:50    183] 
------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=1388.0M)                             
------------------------------------------------------------

Setup views included:
 AV_TC_RCTYPICAL 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.191  |
|           TNS (ns):| -0.191  |
|    Violating Paths:|    1    |
|          All Paths:|    3    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |  -30.779   |      3 (3)       |
|   max_tran     |     6 (206)      |   -6.319   |     6 (206)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.012%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1388.0M, totSessionCpu=0:03:03 **
[10/18 14:59:50    183] *** Timing NOT met, worst failing slack is -0.191
[10/18 14:59:50    183] *** Check timing (0:00:00.0)
[10/18 14:59:50    183] Begin: GigaOpt Optimization in WNS mode
[10/18 14:59:50    183] Info: 1 clock net  excluded from IPO operation.
[10/18 14:59:50    183] PhyDesignGrid: maxLocalDensity 1.00
[10/18 14:59:50    183] #spOpts: N=130 
[10/18 14:59:51    184] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:51    184] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:51    184] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:51    184] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:51    184] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:51    184] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:51    184] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:51    184] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:51    184] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:51    184] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:51    184] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:51    184] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:51    184] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:51    184] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:51    184] *info: 1 clock net excluded
[10/18 14:59:51    184] *info: 2 special nets excluded.
[10/18 14:59:51    184] *info: 245 no-driver nets excluded.
[10/18 14:59:51    184] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:59:51    184] Type 'man IMPOPT-3025' for more detail.
[10/18 14:59:51    184] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:59:51    184] Type 'man IMPOPT-3025' for more detail.
[10/18 14:59:51    184] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:59:51    184] Type 'man IMPOPT-3025' for more detail.
[10/18 14:59:51    184] **WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
[10/18 14:59:51    184] Type 'man IMPOPT-3025' for more detail.
[10/18 14:59:51    184] **WARN: (EMS-27):	Message (IMPOPT-3025) has exceeded the current message display limit of 20.
[10/18 14:59:51    184] To increase the message display limit, refer to the product command reference manual.
[10/18 14:59:51    184] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:51    184] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:51    184] Effort level <high> specified for reg2reg path_group
[10/18 14:59:51    184] ** GigaOpt Optimizer WNS Slack -0.191 TNS Slack -0.191 Density 0.01
[10/18 14:59:51    184] Optimizer WNS Pass 0
[10/18 14:59:51    184] Active Path Group: default 
[10/18 14:59:51    184] +--------+---------+--------+---------+----------+------------+--------+---------------+---------+------------------------+
[10/18 14:59:51    184] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View   |Pathgroup|       End Point        |
[10/18 14:59:51    184] +--------+---------+--------+---------+----------+------------+--------+---------------+---------+------------------------+
[10/18 14:59:51    184] |  -0.191|   -0.191|  -0.191|   -0.191|     0.01%|   0:00:00.0| 1523.6M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
[10/18 14:59:51    184] |   0.000|    0.000|   0.000|    0.000|     0.01%|   0:00:00.0| 1524.7M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
[10/18 14:59:51    184] |   0.015|    0.036|   0.000|    0.000|     0.01%|   0:00:00.0| 1524.7M|             NA|       NA| NA                     |
[10/18 14:59:51    184] |   0.015|    0.036|   0.000|    0.000|     0.01%|   0:00:00.0| 1524.7M|AV_TC_RCTYPICAL|       NA| NA                     |
[10/18 14:59:51    184] +--------+---------+--------+---------+----------+------------+--------+---------------+---------+------------------------+
[10/18 14:59:51    184] 
[10/18 14:59:51    184] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1524.7M) ***
[10/18 14:59:51    184] 
[10/18 14:59:51    184] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1524.7M) ***
[10/18 14:59:51    184] ** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 0.01
[10/18 14:59:51    184] *** Starting refinePlace (0:03:04 mem=1524.7M) ***
[10/18 14:59:51    184] Total net length = 6.652e+03 (3.026e+03 3.626e+03) (ext = 6.604e+03)
[10/18 14:59:51    184] default core: bins with density >  0.75 =    0 % ( 0 / 600 )
[10/18 14:59:51    184] Density distribution unevenness ratio = 99.132%
[10/18 14:59:51    184] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1524.7MB) @(0:03:04 - 0:03:04).
[10/18 14:59:51    184] Starting refinePlace ...
[10/18 14:59:51    184] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:59:51    184] default core: bins with density >  0.75 =    0 % ( 0 / 600 )
[10/18 14:59:51    184] Density distribution unevenness ratio = 99.132%
[10/18 14:59:51    184]   Spread Effort: high, pre-route mode, useDDP on.
[10/18 14:59:51    184] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1524.7MB) @(0:03:04 - 0:03:04).
[10/18 14:59:51    184] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:59:51    184] wireLenOptFixPriorityInst 0 inst fixed
[10/18 14:59:51    184] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:59:51    184] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1524.7MB) @(0:03:04 - 0:03:04).
[10/18 14:59:51    184] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:59:51    184] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1524.7MB
[10/18 14:59:51    184] Statistics of distance of Instance movement in refine placement:
[10/18 14:59:51    184]   maximum (X+Y) =         0.00 um
[10/18 14:59:51    184]   mean    (X+Y) =         0.00 um
[10/18 14:59:51    184] Summary Report:
[10/18 14:59:51    184] Instances move: 0 (out of 5 movable)
[10/18 14:59:51    184] Mean displacement: 0.00 um
[10/18 14:59:51    184] Max displacement: 0.00 um 
[10/18 14:59:51    184] Total instances moved : 0
[10/18 14:59:51    184] Total net length = 6.652e+03 (3.026e+03 3.626e+03) (ext = 6.604e+03)
[10/18 14:59:51    184] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1524.7MB
[10/18 14:59:51    184] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1524.7MB) @(0:03:04 - 0:03:04).
[10/18 14:59:51    184] *** Finished refinePlace (0:03:04 mem=1524.7M) ***
[10/18 14:59:51    184] *** maximum move = 0.00 um ***
[10/18 14:59:51    184] *** Finished re-routing un-routed nets (1524.7M) ***
[10/18 14:59:51    184] 
[10/18 14:59:51    184] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1524.7M) ***
[10/18 14:59:51    184] ** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 0.01
[10/18 14:59:51    184] **** Begin NDR-Layer Usage Statistics ****
[10/18 14:59:51    184] 0 Ndr or Layer constraints added by optimization 
[10/18 14:59:51    184] **** End NDR-Layer Usage Statistics ****
[10/18 14:59:51    184] 
[10/18 14:59:51    184] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1524.7M) ***
[10/18 14:59:51    184] 
[10/18 14:59:51    184] End: GigaOpt Optimization in WNS mode
[10/18 14:59:51    184] *** Timing NOT met, worst failing slack is 0.036
[10/18 14:59:51    184] *** Check timing (0:00:00.0)
[10/18 14:59:51    184] **INFO: Flow update: Design timing is met.
[10/18 14:59:51    184] Info: 1 clock net  excluded from IPO operation.
[10/18 14:59:51    184] Begin: Area Reclaim Optimization
[10/18 14:59:52    184] PhyDesignGrid: maxLocalDensity 0.98
[10/18 14:59:52    184] #spOpts: N=130 mergeVia=F 
[10/18 14:59:52    184] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.01
[10/18 14:59:52    184] +----------+---------+--------+--------+------------+--------+
[10/18 14:59:52    184] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/18 14:59:52    184] +----------+---------+--------+--------+------------+--------+
[10/18 14:59:52    184] |     0.01%|        -|   0.000|   0.000|   0:00:00.0| 1524.7M|
[10/18 14:59:52    184] |     0.01%|        0|   0.000|   0.000|   0:00:00.0| 1524.7M|
[10/18 14:59:52    185] |     0.01%|        1|   0.000|   0.000|   0:00:00.0| 1525.9M|
[10/18 14:59:52    185] |     0.01%|        0|   0.000|   0.000|   0:00:00.0| 1525.9M|
[10/18 14:59:52    185] +----------+---------+--------+--------+------------+--------+
[10/18 14:59:52    185] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.01
[10/18 14:59:52    185] 
[10/18 14:59:52    185] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[10/18 14:59:52    185] --------------------------------------------------------------
[10/18 14:59:52    185] |                                   | Total     | Sequential |
[10/18 14:59:52    185] --------------------------------------------------------------
[10/18 14:59:52    185] | Num insts resized                 |       0  |       0    |
[10/18 14:59:52    185] | Num insts undone                  |       1  |       0    |
[10/18 14:59:52    185] | Num insts Downsized               |       0  |       0    |
[10/18 14:59:52    185] | Num insts Samesized               |       0  |       0    |
[10/18 14:59:52    185] | Num insts Upsized                 |       0  |       0    |
[10/18 14:59:52    185] | Num multiple commits+uncommits    |       0  |       -    |
[10/18 14:59:52    185] --------------------------------------------------------------
[10/18 14:59:52    185] **** Begin NDR-Layer Usage Statistics ****
[10/18 14:59:52    185] 0 Ndr or Layer constraints added by optimization 
[10/18 14:59:52    185] **** End NDR-Layer Usage Statistics ****
[10/18 14:59:52    185] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.7) (real = 0:00:01.0) **
[10/18 14:59:52    185] *** Starting refinePlace (0:03:05 mem=1525.9M) ***
[10/18 14:59:52    185] Total net length = 6.652e+03 (3.026e+03 3.626e+03) (ext = 6.604e+03)
[10/18 14:59:52    185] Starting refinePlace ...
[10/18 14:59:52    185] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:59:52    185] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:59:52    185] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1525.9MB) @(0:03:05 - 0:03:05).
[10/18 14:59:52    185] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/18 14:59:52    185] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1525.9MB
[10/18 14:59:52    185] Statistics of distance of Instance movement in refine placement:
[10/18 14:59:52    185]   maximum (X+Y) =         0.00 um
[10/18 14:59:52    185]   mean    (X+Y) =         0.00 um
[10/18 14:59:52    185] Summary Report:
[10/18 14:59:52    185] Instances move: 0 (out of 5 movable)
[10/18 14:59:52    185] Mean displacement: 0.00 um
[10/18 14:59:52    185] Max displacement: 0.00 um 
[10/18 14:59:52    185] Total instances moved : 0
[10/18 14:59:52    185] Total net length = 6.652e+03 (3.026e+03 3.626e+03) (ext = 6.604e+03)
[10/18 14:59:52    185] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1525.9MB
[10/18 14:59:52    185] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1525.9MB) @(0:03:05 - 0:03:05).
[10/18 14:59:52    185] *** Finished refinePlace (0:03:05 mem=1525.9M) ***
[10/18 14:59:52    185] *** maximum move = 0.00 um ***
[10/18 14:59:52    185] *** Finished re-routing un-routed nets (1525.9M) ***
[10/18 14:59:52    185] 
[10/18 14:59:52    185] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1525.9M) ***
[10/18 14:59:52    185] *** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1392.32M, totSessionCpu=0:03:05).
[10/18 14:59:52    185] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[10/18 14:59:52    185] [PSP] Started earlyGlobalRoute kernel
[10/18 14:59:52    185] [PSP] Initial Peak syMemory usage = 1392.3 MB
[10/18 14:59:52    185] (I)       Reading DB...
[10/18 14:59:52    185] (I)       congestionReportName   : 
[10/18 14:59:52    185] (I)       buildTerm2TermWires    : 1
[10/18 14:59:52    185] (I)       doTrackAssignment      : 1
[10/18 14:59:52    185] (I)       dumpBookshelfFiles     : 0
[10/18 14:59:52    185] (I)       numThreads             : 1
[10/18 14:59:52    185] [NR-eagl] honorMsvRouteConstraint: false
[10/18 14:59:52    185] (I)       honorPin               : false
[10/18 14:59:52    185] (I)       honorPinGuide          : true
[10/18 14:59:52    185] (I)       honorPartition         : false
[10/18 14:59:52    185] (I)       allowPartitionCrossover: false
[10/18 14:59:52    185] (I)       honorSingleEntry       : true
[10/18 14:59:52    185] (I)       honorSingleEntryStrong : true
[10/18 14:59:52    185] (I)       handleViaSpacingRule   : false
[10/18 14:59:52    185] (I)       PDConstraint           : none
[10/18 14:59:52    185] (I)       expBetterNDRHandling   : false
[10/18 14:59:52    185] [NR-eagl] honorClockSpecNDR      : 0
[10/18 14:59:52    185] (I)       routingEffortLevel     : 3
[10/18 14:59:52    185] [NR-eagl] minRouteLayer          : 2
[10/18 14:59:52    185] [NR-eagl] maxRouteLayer          : 4
[10/18 14:59:52    185] (I)       numRowsPerGCell        : 1
[10/18 14:59:52    185] (I)       speedUpLargeDesign     : 0
[10/18 14:59:52    185] (I)       speedUpBlkViolationClean: 0
[10/18 14:59:52    185] (I)       multiThreadingTA       : 0
[10/18 14:59:52    185] (I)       blockedPinEscape       : 1
[10/18 14:59:52    185] (I)       blkAwareLayerSwitching : 0
[10/18 14:59:52    185] (I)       betterClockWireModeling: 1
[10/18 14:59:52    185] (I)       punchThroughDistance   : 500.00
[10/18 14:59:52    185] (I)       scenicBound            : 1.15
[10/18 14:59:52    185] (I)       maxScenicToAvoidBlk    : 100.00
[10/18 14:59:52    185] (I)       source-to-sink ratio   : 0.00
[10/18 14:59:52    185] (I)       targetCongestionRatioH : 1.00
[10/18 14:59:52    185] (I)       targetCongestionRatioV : 1.00
[10/18 14:59:52    185] (I)       layerCongestionRatio   : 0.70
[10/18 14:59:52    185] (I)       m1CongestionRatio      : 0.10
[10/18 14:59:52    185] (I)       m2m3CongestionRatio    : 0.70
[10/18 14:59:52    185] (I)       localRouteEffort       : 1.00
[10/18 14:59:52    185] (I)       numSitesBlockedByOneVia: 8.00
[10/18 14:59:52    185] (I)       supplyScaleFactorH     : 1.00
[10/18 14:59:52    185] (I)       supplyScaleFactorV     : 1.00
[10/18 14:59:52    185] (I)       highlight3DOverflowFactor: 0.00
[10/18 14:59:52    185] (I)       doubleCutViaModelingRatio: 0.00
[10/18 14:59:52    185] (I)       blockTrack             : 
[10/18 14:59:52    185] (I)       readTROption           : true
[10/18 14:59:52    185] (I)       extraSpacingBothSide   : false
[10/18 14:59:52    185] [NR-eagl] numTracksPerClockWire  : 0
[10/18 14:59:52    185] (I)       routeSelectedNetsOnly  : false
[10/18 14:59:52    185] (I)       before initializing RouteDB syMemory usage = 1394.9 MB
[10/18 14:59:52    185] (I)       starting read tracks
[10/18 14:59:52    185] (I)       build grid graph
[10/18 14:59:52    185] (I)       build grid graph start
[10/18 14:59:52    185] [NR-eagl] Layer1 has no routable track
[10/18 14:59:52    185] [NR-eagl] Layer2 has single uniform track structure
[10/18 14:59:52    185] [NR-eagl] Layer3 has single uniform track structure
[10/18 14:59:52    185] [NR-eagl] Layer4 has single uniform track structure
[10/18 14:59:52    185] (I)       build grid graph end
[10/18 14:59:52    185] (I)       Layer1   numNetMinLayer=10
[10/18 14:59:52    185] (I)       Layer2   numNetMinLayer=0
[10/18 14:59:52    185] (I)       Layer3   numNetMinLayer=0
[10/18 14:59:52    185] (I)       Layer4   numNetMinLayer=0
[10/18 14:59:52    185] (I)       numViaLayers=3
[10/18 14:59:52    185] (I)       end build via table
[10/18 14:59:52    185] [NR-eagl] numRoutingBlks=0 numInstBlks=21140 numPGBlocks=3850 numBumpBlks=0 numBoundaryFakeBlks=0
[10/18 14:59:52    185] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[10/18 14:59:52    185] (I)       readDataFromPlaceDB
[10/18 14:59:52    185] (I)       Read net information..
[10/18 14:59:52    185] [NR-eagl] Read numTotalNets=10  numIgnoredNets=0
[10/18 14:59:52    185] (I)       Read testcase time = 0.000 seconds
[10/18 14:59:52    185] 
[10/18 14:59:52    185] (I)       totalPins=215  totalGlobalPin=120 (55.81%)
[10/18 14:59:52    185] (I)       Model blockage into capacity
[10/18 14:59:52    185] (I)       Read numBlocks=24990  numPreroutedWires=0  numCapScreens=0
[10/18 14:59:52    185] (I)       blocked area on Layer1 : 0  (0.00%)
[10/18 14:59:52    185] (I)       blocked area on Layer2 : 261867490900  (38.97%)
[10/18 14:59:52    185] (I)       blocked area on Layer3 : 27584940400  (4.11%)
[10/18 14:59:52    185] (I)       blocked area on Layer4 : 34333964500  (5.11%)
[10/18 14:59:52    185] (I)       Modeling time = 0.020 seconds
[10/18 14:59:52    185] 
[10/18 14:59:52    185] (I)       Number of ignored nets = 0
[10/18 14:59:52    185] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/18 14:59:52    185] (I)       Number of clock nets = 1.  Ignored: No
[10/18 14:59:52    185] (I)       Number of analog nets = 0.  Ignored: Yes
[10/18 14:59:52    185] (I)       Number of special nets = 0.  Ignored: Yes
[10/18 14:59:52    185] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/18 14:59:52    185] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/18 14:59:52    185] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/18 14:59:52    185] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/18 14:59:52    185] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/18 14:59:52    185] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[10/18 14:59:52    185] (I)       Before initializing earlyGlobalRoute syMemory usage = 1394.9 MB
[10/18 14:59:52    185] (I)       Layer1  viaCost=200.00
[10/18 14:59:52    185] (I)       Layer2  viaCost=300.00
[10/18 14:59:52    185] (I)       Layer3  viaCost=300.00
[10/18 14:59:52    185] (I)       ---------------------Grid Graph Info--------------------
[10/18 14:59:52    185] (I)       routing area        :  (0, 0) - (819740, 819740)
[10/18 14:59:52    185] (I)       core area           :  (9860, 9860) - (809880, 809880)
[10/18 14:59:52    185] (I)       Site Width          :   480  (dbu)
[10/18 14:59:52    185] (I)       Row Height          :  3330  (dbu)
[10/18 14:59:52    185] (I)       GCell Width         :  3330  (dbu)
[10/18 14:59:52    185] (I)       GCell Height        :  3330  (dbu)
[10/18 14:59:52    185] (I)       grid                :   246   246     4
[10/18 14:59:52    185] (I)       vertical capacity   :     0     0  3330     0
[10/18 14:59:52    185] (I)       horizontal capacity :     0  3330     0  3330
[10/18 14:59:52    185] (I)       Default wire width  :   170   140   140   300
[10/18 14:59:52    185] (I)       Default wire space  :   170   140   140   300
[10/18 14:59:52    185] (I)       Default pitch size  :   340   340   340   610
[10/18 14:59:52    185] (I)       First Track Coord   :     0   170   170   880
[10/18 14:59:52    185] (I)       Num tracks per GCell:  0.00  9.79  9.79  5.46
[10/18 14:59:52    185] (I)       Total num of tracks :     0  2411  2411  1343
[10/18 14:59:52    185] (I)       Num of masks        :     1     1     1     1
[10/18 14:59:52    185] (I)       --------------------------------------------------------
[10/18 14:59:52    185] 
[10/18 14:59:52    185] [NR-eagl] ============ Routing rule table ============
[10/18 14:59:52    185] [NR-eagl] Rule id 0. Nets 10 
[10/18 14:59:52    185] [NR-eagl] id=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/18 14:59:52    185] [NR-eagl] Pitch:  L1=340  L2=340  L3=340  L4=610
[10/18 14:59:52    185] [NR-eagl] ========================================
[10/18 14:59:52    185] [NR-eagl] 
[10/18 14:59:52    185] (I)       After initializing earlyGlobalRoute syMemory usage = 1397.4 MB
[10/18 14:59:52    185] (I)       Loading and dumping file time : 0.03 seconds
[10/18 14:59:52    185] (I)       ============= Initialization =============
[10/18 14:59:52    185] (I)       total 2D Cap : 1313704 = (744016 H, 569688 V)
[10/18 14:59:52    185] [NR-eagl] Layer group 1: route 10 net(s) in layer range [2, 4]
[10/18 14:59:52    185] (I)       ============  Phase 1a Route ============
[10/18 14:59:52    185] (I)       Phase 1a runs 0.00 seconds
[10/18 14:59:52    185] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/18 14:59:52    185] (I)       Usage: 2005 = (921 H, 1084 V) = (0.12% H, 0.19% V) = (3.067e+03um H, 3.610e+03um V)
[10/18 14:59:52    185] (I)       
[10/18 14:59:52    185] (I)       ============  Phase 1b Route ============
[10/18 14:59:52    185] (I)       Phase 1b runs 0.00 seconds
[10/18 14:59:52    185] (I)       Usage: 2005 = (921 H, 1084 V) = (0.12% H, 0.19% V) = (3.067e+03um H, 3.610e+03um V)
[10/18 14:59:52    185] (I)       
[10/18 14:59:52    185] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.676650e+03um
[10/18 14:59:52    185] (I)       ============  Phase 1c Route ============
[10/18 14:59:52    185] (I)       Usage: 2005 = (921 H, 1084 V) = (0.12% H, 0.19% V) = (3.067e+03um H, 3.610e+03um V)
[10/18 14:59:52    185] (I)       
[10/18 14:59:52    185] (I)       ============  Phase 1d Route ============
[10/18 14:59:52    185] (I)       Usage: 2005 = (921 H, 1084 V) = (0.12% H, 0.19% V) = (3.067e+03um H, 3.610e+03um V)
[10/18 14:59:52    185] (I)       
[10/18 14:59:52    185] (I)       ============  Phase 1e Route ============
[10/18 14:59:52    185] (I)       Phase 1e runs 0.00 seconds
[10/18 14:59:52    185] (I)       Usage: 2005 = (921 H, 1084 V) = (0.12% H, 0.19% V) = (3.067e+03um H, 3.610e+03um V)
[10/18 14:59:52    185] (I)       
[10/18 14:59:52    185] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.676650e+03um
[10/18 14:59:52    185] [NR-eagl] 
[10/18 14:59:52    185] (I)       ============  Phase 1l Route ============
[10/18 14:59:52    185] (I)       dpBasedLA: time=0.00  totalOF=29  totalVia=67  totalWL=2005  total(Via+WL)=2072 
[10/18 14:59:52    185] (I)       Total Global Routing Runtime: 0.00 seconds
[10/18 14:59:52    185] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/18 14:59:52    185] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/18 14:59:52    185] (I)       
[10/18 14:59:52    185] (I)       ============= track Assignment ============
[10/18 14:59:52    185] (I)       extract Global 3D Wires
[10/18 14:59:52    185] (I)       Extract Global WL : time=0.00
[10/18 14:59:52    185] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer8, numCutBoxes=0)
[10/18 14:59:52    185] (I)       Initialization real time=0.00 seconds
[10/18 14:59:52    185] (I)       Kernel real time=0.00 seconds
[10/18 14:59:52    185] (I)       End Greedy Track Assignment
[10/18 14:59:52    185] [NR-eagl] Layer1(li)(F) length: 0.000000e+00um, number of vias: 14
[10/18 14:59:52    185] [NR-eagl] Layer2(met1)(H) length: 3.061897e+03um, number of vias: 60
[10/18 14:59:52    185] [NR-eagl] Layer3(met2)(V) length: 3.731960e+03um, number of vias: 8
[10/18 14:59:52    185] [NR-eagl] Layer4(met3)(H) length: 1.326000e+01um, number of vias: 0
[10/18 14:59:52    185] [NR-eagl] Total length: 6.807117e+03um, number of vias: 82
[10/18 14:59:52    185] [NR-eagl] End Peak syMemory usage = 1383.2 MB
[10/18 14:59:52    185] [NR-eagl] Early Global Router Kernel+IO runtime : 0.05 seconds
[10/18 14:59:52    185] Extraction called for design 'user_project_wrapper' of instances=10085 and nets=655 using extraction engine 'preRoute' .
[10/18 14:59:52    185] PreRoute RC Extraction called for design user_project_wrapper.
[10/18 14:59:52    185] RC Extraction called in multi-corner(3) mode.
[10/18 14:59:52    185] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/18 14:59:52    185] Type 'man IMPEXT-6197' for more detail.
[10/18 14:59:52    185] RCMode: PreRoute
[10/18 14:59:52    185]       RC Corner Indexes            0       1       2   
[10/18 14:59:52    185] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[10/18 14:59:52    185] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[10/18 14:59:52    185] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[10/18 14:59:52    185] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[10/18 14:59:52    185] Shrink Factor                : 1.00000
[10/18 14:59:52    185] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/18 14:59:52    185] Updating RC grid for preRoute extraction ...
[10/18 14:59:52    185] Initializing multi-corner resistance tables ...
[10/18 14:59:52    185] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1383.242M)
[10/18 14:59:52    185] Compute RC Scale Done ...
[10/18 14:59:52    185] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/18 14:59:52    185] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[10/18 14:59:52    185] 
[10/18 14:59:52    185] ** np local hotspot detection info verbose **
[10/18 14:59:52    185] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[10/18 14:59:52    185] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[10/18 14:59:52    185] 
[10/18 14:59:52    185] #################################################################################
[10/18 14:59:52    185] # Design Stage: PreRoute
[10/18 14:59:52    185] # Design Name: user_project_wrapper
[10/18 14:59:52    185] # Design Mode: 130nm
[10/18 14:59:52    185] # Analysis Mode: MMMC Non-OCV 
[10/18 14:59:52    185] # Parasitics Mode: No SPEF/RCDB
[10/18 14:59:52    185] # Signoff Settings: SI Off 
[10/18 14:59:52    185] #################################################################################
[10/18 14:59:52    185] AAE_INFO: 1 threads acquired from CTE.
[10/18 14:59:52    185] Calculate delays in Single mode...
[10/18 14:59:52    185] Topological Sorting (CPU = 0:00:00.0, MEM = 1454.6M, InitMEM = 1454.6M)
[10/18 14:59:52    185] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/18 14:59:52    185] End delay calculation. (MEM=1454.61 CPU=0:00:00.0 REAL=0:00:00.0)
[10/18 14:59:52    185] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1454.6M) ***
[10/18 14:59:52    185] Begin: GigaOpt postEco DRV Optimization
[10/18 14:59:52    185] Info: 1 clock net  excluded from IPO operation.
[10/18 14:59:52    185] PhyDesignGrid: maxLocalDensity 0.98
[10/18 14:59:52    185] #spOpts: N=130 
[10/18 14:59:52    185] Core basic site is unit
[10/18 14:59:52    185] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/18 14:59:52    185] Error: no buffer or inverter cell is specified for multi-buffering transform.
[10/18 14:59:52    185] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/18 14:59:52    185] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[10/18 14:59:52    185] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/18 14:59:52    185] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[10/18 14:59:52    185] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/18 14:59:52    185] DEBUG: @coeDRVCandCache::init.
[10/18 14:59:52    185] Info: violation cost 3028.934570 (cap = 25.119854, tran = 3002.814697, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[10/18 14:59:52    185] |     6   |   206   |     3   |      3  |     0   |     0   |     0   |     0   | 0.04 |          0|          0|          0|   0.01  |            |           |
[10/18 14:59:52    185] Info: violation cost 3028.934570 (cap = 25.119854, tran = 3002.814697, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[10/18 14:59:52    185] |     6   |   206   |     3   |      3  |     0   |     0   |     0   |     0   | 0.04 |          0|          0|          0|   0.01  |   0:00:00.0|    1530.9M|
[10/18 14:59:52    185] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/18 14:59:52    185] **** Begin NDR-Layer Usage Statistics ****
[10/18 14:59:52    185] 0 Ndr or Layer constraints added by optimization 
[10/18 14:59:52    185] **** End NDR-Layer Usage Statistics ****
[10/18 14:59:52    185] 
[10/18 14:59:52    185] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1530.9M) ***
[10/18 14:59:52    185] 
[10/18 14:59:52    185] DEBUG: @coeDRVCandCache::cleanup.
[10/18 14:59:52    185] End: GigaOpt postEco DRV Optimization
[10/18 14:59:52    185] **INFO: Flow update: Design timing is met.
[10/18 14:59:52    185] **INFO: Flow update: Design timing is met.
[10/18 14:59:52    185] **INFO: Flow update: Design timing is met.
[10/18 14:59:52    185] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[10/18 14:59:52    185] Start to check current routing status for nets...
[10/18 14:59:52    185] Using hname+ instead name for net compare
[10/18 14:59:52    185] All nets are already routed correctly.
[10/18 14:59:52    185] End to check current routing status for nets (mem=1511.8M)
[10/18 14:59:52    185] Compute RC Scale Done ...
[10/18 14:59:52    185] doiPBLastSyncSlave
[10/18 14:59:52    185] Extraction called for design 'user_project_wrapper' of instances=10085 and nets=655 using extraction engine 'preRoute' .
[10/18 14:59:52    185] PreRoute RC Extraction called for design user_project_wrapper.
[10/18 14:59:52    185] RC Extraction called in multi-corner(3) mode.
[10/18 14:59:52    185] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/18 14:59:52    185] Type 'man IMPEXT-6197' for more detail.
[10/18 14:59:52    185] RCMode: PreRoute
[10/18 14:59:52    185]       RC Corner Indexes            0       1       2   
[10/18 14:59:52    185] Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
[10/18 14:59:52    185] Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
[10/18 14:59:52    185] Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
[10/18 14:59:52    185] Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
[10/18 14:59:52    185] Shrink Factor                : 1.00000
[10/18 14:59:52    185] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/18 14:59:52    185] Updating RC grid for preRoute extraction ...
[10/18 14:59:52    185] Initializing multi-corner resistance tables ...
[10/18 14:59:52    185] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1497.711M)
[10/18 14:59:52    185] #################################################################################
[10/18 14:59:52    185] # Design Stage: PreRoute
[10/18 14:59:52    185] # Design Name: user_project_wrapper
[10/18 14:59:52    185] # Design Mode: 130nm
[10/18 14:59:52    185] # Analysis Mode: MMMC Non-OCV 
[10/18 14:59:52    185] # Parasitics Mode: No SPEF/RCDB
[10/18 14:59:52    185] # Signoff Settings: SI Off 
[10/18 14:59:52    185] #################################################################################
[10/18 14:59:52    185] AAE_INFO: 1 threads acquired from CTE.
[10/18 14:59:52    185] Calculate delays in Single mode...
[10/18 14:59:52    185] Topological Sorting (CPU = 0:00:00.0, MEM = 1511.8M, InitMEM = 1511.8M)
[10/18 14:59:52    185] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/18 14:59:52    185] End delay calculation. (MEM=1511.84 CPU=0:00:00.0 REAL=0:00:00.0)
[10/18 14:59:52    185] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1511.8M) ***
[10/18 14:59:52    185] Reported timing to dir ./timingReports
[10/18 14:59:52    185] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1392.8M, totSessionCpu=0:03:05 **
[10/18 14:59:52    185] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_TC_RCTYPICAL 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.035  |   N/A   |  0.035  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    3    |   N/A   |    3    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |  -30.778   |      3 (3)       |
|   max_tran     |     6 (206)      |   -6.319   |     6 (206)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.012%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1392.8M, totSessionCpu=0:03:05 **
[10/18 14:59:52    185] *** Finished optDesign ***
[10/18 14:59:52    185] 
[10/18 14:59:52    185] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:08.7 real=0:00:09.0)
[10/18 14:59:52    185] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[10/18 14:59:52    185] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[10/18 14:59:52    185] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:01.5 real=0:00:01.4)
[10/18 14:59:52    185] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:02.3 real=0:00:02.3)
[10/18 14:59:52    185] 	OPT_RUNTIME:          phyUpdate (count =  3): (cpu=0:00:00.2 real=0:00:00.2)
[10/18 14:59:52    185] 	OPT_RUNTIME:                wns (count =  2): (cpu=0:00:01.5 real=0:00:01.5)
[10/18 14:59:52    185] 	OPT_RUNTIME:             wnsOpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[10/18 14:59:52    185] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[10/18 14:59:52    185] Info: pop threads available for lower-level modules during optimization.
[10/18 14:59:52    185] **place_opt_design ... cpu = 0:00:12, real = 0:00:12, mem = 1363.7M **
[10/18 14:59:52    185] *** Finished GigaPlace ***
[10/18 14:59:52    185] 
[10/18 14:59:52    185] *** Summary of all messages that are not suppressed in this session:
[10/18 14:59:52    185] Severity  ID               Count  Summary                                  
[10/18 14:59:52    185] WARNING   IMPEXT-6197          4  The Cap table file is not specified. Thi...
[10/18 14:59:52    185] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[10/18 14:59:52    185] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[10/18 14:59:52    185] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[10/18 14:59:52    185] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[10/18 14:59:52    185] WARNING   IMPSP-1760           2  Buffer footprint does not have non-inver...
[10/18 14:59:52    185] ERROR     IMPOPT-600           1  No usable buffer and inverter has been f...
[10/18 14:59:52    185] WARNING   IMPOPT-3000          3  Buffer footprint is not defined or is an...
[10/18 14:59:52    185] WARNING   IMPOPT-3001          3  Inverter footprint is not defined or is ...
[10/18 14:59:52    185] WARNING   IMPOPT-7098         44  WARNING: %s is an undriven net with %d f...
[10/18 14:59:52    185] WARNING   IMPOPT-3025         32  Optimization Restructuring is disabled b...
[10/18 14:59:52    185] *** Message Summary: 93 warning(s), 1 error(s)
[10/18 14:59:52    185] 
[10/18 15:00:51    193] <CMD> ccopt_design
[10/18 15:00:51    193] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[10/18 15:00:51    193] Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
[10/18 15:00:51    193] Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
[10/18 15:00:51    193] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[10/18 15:00:51    193] Set place::cacheFPlanSiteMark to 1
[10/18 15:00:51    193] Using CCOpt effort low.
[10/18 15:00:51    193] #spOpts: N=130 no_cmu 
[10/18 15:00:51    193] Core basic site is unit
[10/18 15:00:51    193] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/18 15:00:51    193] Begin checking placement ... (start mem=1363.7M, init mem=1363.7M)
[10/18 15:00:51    193] *info: Placed = 10085          (Fixed = 10080)
[10/18 15:00:51    193] *info: Unplaced = 0           
[10/18 15:00:51    193] Placement Density:0.01%(74/620691)
[10/18 15:00:51    193] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1363.7M)
[10/18 15:00:51    193] Validating CTS configuration... **WARN: (IMPCCOPT-4233):	Cell library does not contain usable buffers. Please check the dont_use settings of your library.
[10/18 15:00:51    193] **WARN: (IMPCCOPT-4232):	No usable inverter has been found. It could be that there are no inverters defined in the libraries or all inverters are set as dont_use. Ensure that all required libraries have been loaded & check the dont_use settings for inverter cells within your libraries.
[10/18 15:00:51    193] Type 'man IMPCCOPT-4232' for more detail.
[10/18 15:00:51    193] **WARN: (IMPCCOPT-4327):	Cannot find a smallest inverter. It could be that there are no inverters defined in the libraries or all inverters are set as dont_use. Ensure that all required libraries have been loaded & check the dont_use settings for inverter cells.
[10/18 15:00:51    193] Type 'man IMPCCOPT-4327' for more detail.
[10/18 15:00:51    193] 
[10/18 15:00:51    193] Validating CTS configuration done.
[10/18 15:00:51    193] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[10/18 15:00:51    193] Set place::cacheFPlanSiteMark to 0
[10/18 15:00:51    193] 
[10/18 15:00:51    193] *** Summary of all messages that are not suppressed in this session:
[10/18 15:00:51    193] Severity  ID               Count  Summary                                  
[10/18 15:00:51    193] WARNING   IMPCCOPT-4232        1  No usable inverter has been found. It co...
[10/18 15:00:51    193] WARNING   IMPCCOPT-4233        1  Cell library does not contain usable buf...
[10/18 15:00:51    193] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[10/18 15:00:51    193] WARNING   IMPCCOPT-4327        1  Cannot find a smallest inverter. It coul...
[10/18 15:00:51    193] *** Message Summary: 3 warning(s), 1 error(s)
[10/18 15:00:51    193] 
[10/18 15:00:51    193] **ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1363.7M, totSessionCpu=0:03:13 **
[10/18 15:00:51    193] 
[10/18 15:01:28    198] <CMD> addFiller -cell scs130ms_fill_1 scs130ms_fill_8 scs130ms_fill_4 scs130ms_fill_2 -prefix FILLER -fitGap
[10/18 15:01:28    198] #spOpts: N=130 no_cmu 
[10/18 15:01:28    198] Core basic site is unit
[10/18 15:01:28    198]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[10/18 15:01:28    198] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/18 15:01:28    198] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell scs130ms_fill_8. Please check whether it is specified correctly.
[10/18 15:01:28    198] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell scs130ms_fill_4. Please check whether it is specified correctly.
[10/18 15:01:28    198] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell scs130ms_fill_2. Please check whether it is specified correctly.
[10/18 15:01:28    198] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell scs130ms_fill_1. Please check whether it is specified correctly.
[10/18 15:01:28    198] **WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
[10/18 15:01:29    198] *INFO: Adding fillers to top-module.
[10/18 15:01:29    198] *INFO:   Added 48231 filler insts (cell scs130ms_fill_8 / prefix FILLER).
[10/18 15:01:29    198] *INFO:   Added 484 filler insts (cell scs130ms_fill_4 / prefix FILLER).
[10/18 15:01:29    198] *INFO:   Added 3 filler insts (cell scs130ms_fill_2 / prefix FILLER).
[10/18 15:01:29    198] *INFO:   Added 484 filler insts (cell scs130ms_fill_1 / prefix FILLER).
[10/18 15:01:29    198] *INFO: Total 49202 filler insts added - prefix FILLER (CPU: 0:00:00.4).
[10/18 15:01:29    198] For 49202 new insts, *** Applied 4 GNC rules (cpu = 0:00:00.0)
[10/18 15:01:29    198] For 59287 new insts, *** Applied 4 GNC rules (cpu = 0:00:00.0)
[10/18 15:01:37    199] <CMD_INTERNAL> selectWire 156.7600 258.7600 228.4600 259.0600 4 FE_OFN221_la_data_in_118
[10/18 15:01:37    199] **WARN: (IMPSYC-534):	Cannot selectWire (156.7600 258.7600) (228.4600 259.0600) 4 FE_OFN221_la_data_in - could not find it.
[10/18 15:01:37    199] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[10/18 15:01:37    199] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[10/18 15:01:37    199] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[10/18 15:01:37    199] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[10/18 15:01:37    199] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[10/18 15:01:42    200] <CMD> routeDesign -globalDetail
[10/18 15:01:42    200] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 996.14 (MB), peak = 1028.32 (MB)
[10/18 15:01:42    200] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[10/18 15:01:42    200] #**INFO: setDesignMode -flowEffort standard
[10/18 15:01:42    200] #**INFO: mulit-cut via swapping is disabled by user.
[10/18 15:01:42    200] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[10/18 15:01:42    200] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[10/18 15:01:42    200] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[10/18 15:01:42    200] #spOpts: N=130 no_cmu 
[10/18 15:01:42    200] Core basic site is unit
[10/18 15:01:42    200] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/18 15:01:42    200] Begin checking placement ... (start mem=1370.7M, init mem=1370.7M)
[10/18 15:01:42    200] *info: Placed = 59287          (Fixed = 10080)
[10/18 15:01:42    200] *info: Unplaced = 0           
[10/18 15:01:42    200] Placement Density:100.00%(620691/620691)
[10/18 15:01:42    200] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1370.7M)
[10/18 15:01:42    200] #**INFO: honoring user setting for routeWithTimingDriven set to true
[10/18 15:01:42    200] #**INFO: honoring user setting for routeWithSiDriven set to false
[10/18 15:01:42    200] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[10/18 15:01:42    200] 
[10/18 15:01:42    200] changeUseClockNetStatus Option :  -noFixedNetWires 
[10/18 15:01:42    200] *** Changed status on (0) nets in Clock.
[10/18 15:01:42    200] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1370.7M) ***
[10/18 15:01:42    200] 
[10/18 15:01:42    200] globalDetailRoute
[10/18 15:01:42    200] 
[10/18 15:01:42    200] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[10/18 15:01:42    200] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[10/18 15:01:42    200] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[10/18 15:01:42    200] #setNanoRouteMode -routeTopRoutingLayer 4
[10/18 15:01:42    200] #setNanoRouteMode -routeWithSiDriven false
[10/18 15:01:42    200] #setNanoRouteMode -routeWithTimingDriven true
[10/18 15:01:42    200] #Start globalDetailRoute on Fri Oct 18 15:01:42 2024
[10/18 15:01:42    200] #
[10/18 15:01:42    200] #Generating timing data, please wait...
[10/18 15:01:42    200] #10 total nets, 0 already routed, 0 will ignore in trialRoute
[10/18 15:01:42    200] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[10/18 15:01:42    200] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/18 15:01:42    200] #Dump tif for version 2.1
[10/18 15:01:43    201] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/18 15:01:43    201] End delay calculation. (MEM=1460.42 CPU=0:00:00.0 REAL=0:00:00.0)
[10/18 15:01:43    201] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[10/18 15:01:43    201] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 962.43 (MB), peak = 1029.32 (MB)
[10/18 15:01:43    201] #Done generating timing data.
[10/18 15:01:43    201] #WARNING (NRDB-728) PIN LO in CELL_VIEW scs130ms_conb_1 does not have antenna diff area.
[10/18 15:01:43    201] #WARNING (NRDB-728) PIN HI in CELL_VIEW scs130ms_conb_1 does not have antenna diff area.
[10/18 15:01:43    201] #WARNING (NRDB-976) The TRACK STEP 0.3400 for preferred direction tracks is smaller than the PITCH 0.3950 for LAYER met2. This will cause routability problems for NanoRoute.
[10/18 15:01:43    201] #WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6400 for LAYER met3. This will cause routability problems for NanoRoute.
[10/18 15:01:43    201] #WARNING (NRDB-976) The TRACK STEP 0.6800 for preferred direction tracks is smaller than the PITCH 1.0400 for LAYER met4. This will cause routability problems for NanoRoute.
[10/18 15:01:43    201] #Start reading timing information from file .timing_file_250.tif.gz ...
[10/18 15:01:44    201] #Read in timing information for 645 ports, 5 instances from timing file .timing_file_250.tif.gz.
[10/18 15:01:44    201] #NanoRoute Version 15.21-s080_1 NR160121-1146/15_21-UB
[10/18 15:01:44    201] #Start routing data preparation.
[10/18 15:01:44    201] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 met5 
[10/18 15:01:44    201] #WARNING (NRDB-776) No default up VIA for LAYER met5 in RULE LEF_DEFAULT.
[10/18 15:01:44    201] #WARNING (NRDB-777) No default down VIA for LAYER rdl in RULE LEF_DEFAULT.
[10/18 15:01:44    201] #Minimum voltage of a net in the design = 0.000.
[10/18 15:01:44    201] #Maximum voltage of a net in the design = 1.800.
[10/18 15:01:44    201] #Voltage range [0.000 - 0.000] has 1 net.
[10/18 15:01:44    201] #Voltage range [1.440 - 1.800] has 1 net.
[10/18 15:01:44    201] #Voltage range [0.000 - 1.800] has 653 nets.
[10/18 15:01:44    201] # li           V   Track-Pitch = 0.340    Line-2-Via Pitch = 0.340
[10/18 15:01:44    201] # met1         H   Track-Pitch = 0.340    Line-2-Via Pitch = 0.325
[10/18 15:01:44    201] # met2         V   Track-Pitch = 0.340    Line-2-Via Pitch = 0.340
[10/18 15:01:44    201] # met3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.610
[10/18 15:01:44    201] # met4         V   Track-Pitch = 0.680    Line-2-Via Pitch = 0.615
[10/18 15:01:44    201] # met5         H   Track-Pitch = 3.660    Line-2-Via Pitch = 3.200
[10/18 15:01:44    201] # rdl          V   Track-Pitch = 20.000    Line-2-Via Pitch = 20.000
[10/18 15:01:44    202] #Regenerating Ggrids automatically.
[10/18 15:01:44    202] #Auto generating G-grids with size=15 tracks, using layer met1's pitch = 0.340.
[10/18 15:01:44    202] #Using automatically generated G-grids.
[10/18 15:01:44    202] #Done routing data preparation.
[10/18 15:01:44    202] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 960.29 (MB), peak = 1029.32 (MB)
[10/18 15:01:44    202] #Merging special wires...
[10/18 15:01:44    202] #Number of eco nets is 0
[10/18 15:01:44    202] #
[10/18 15:01:44    202] #Start data preparation...
[10/18 15:01:44    202] #
[10/18 15:01:44    202] #Data preparation is done on Fri Oct 18 15:01:44 2024
[10/18 15:01:44    202] #
[10/18 15:01:44    202] #Analyzing routing resource...
[10/18 15:01:44    202] #Routing resource analysis is done on Fri Oct 18 15:01:44 2024
[10/18 15:01:44    202] #
[10/18 15:01:44    202] #  Resource Analysis:
[10/18 15:01:44    202] #
[10/18 15:01:44    202] #               Routing  #Avail      #Track     #Total     %Gcell
[10/18 15:01:44    202] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[10/18 15:01:44    202] #  --------------------------------------------------------------
[10/18 15:01:44    202] #  Metal 1        V        2411           0       25921    96.84%
[10/18 15:01:44    202] #  Metal 2        H        2411           0       25921     2.45%
[10/18 15:01:44    202] #  Metal 3        V        2312          99       25921     0.00%
[10/18 15:01:44    202] #  Metal 4        H        1222          63       25921     0.02%
[10/18 15:01:44    202] #  --------------------------------------------------------------
[10/18 15:01:44    202] #  Total                   8356       2.25%  103684    24.82%
[10/18 15:01:44    202] #
[10/18 15:01:44    202] #
[10/18 15:01:44    202] #
[10/18 15:01:44    202] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 961.79 (MB), peak = 1029.32 (MB)
[10/18 15:01:44    202] #
[10/18 15:01:44    202] #start global routing iteration 1...
[10/18 15:01:44    202] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 964.04 (MB), peak = 1029.32 (MB)
[10/18 15:01:44    202] #
[10/18 15:01:44    202] #start global routing iteration 2...
[10/18 15:01:44    202] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 979.04 (MB), peak = 1029.32 (MB)
[10/18 15:01:44    202] #
[10/18 15:01:44    202] #start global routing iteration 3...
[10/18 15:01:44    202] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 979.04 (MB), peak = 1029.32 (MB)
[10/18 15:01:44    202] #
[10/18 15:01:44    202] #
[10/18 15:01:44    202] #Total number of trivial nets (e.g. < 2 pins) = 645 (skipped).
[10/18 15:01:44    202] #Total number of routable nets = 10.
[10/18 15:01:44    202] #Total number of nets in the design = 655.
[10/18 15:01:44    202] #
[10/18 15:01:44    202] #10 routable nets have only global wires.
[10/18 15:01:44    202] #
[10/18 15:01:44    202] #Routed nets constraints summary:
[10/18 15:01:44    202] #-----------------------------
[10/18 15:01:44    202] #        Rules   Unconstrained  
[10/18 15:01:44    202] #-----------------------------
[10/18 15:01:44    202] #      Default              10  
[10/18 15:01:44    202] #-----------------------------
[10/18 15:01:44    202] #        Total              10  
[10/18 15:01:44    202] #-----------------------------
[10/18 15:01:44    202] #
[10/18 15:01:44    202] #Routing constraints summary of the whole design:
[10/18 15:01:44    202] #-----------------------------
[10/18 15:01:44    202] #        Rules   Unconstrained  
[10/18 15:01:44    202] #-----------------------------
[10/18 15:01:44    202] #      Default              10  
[10/18 15:01:44    202] #-----------------------------
[10/18 15:01:44    202] #        Total              10  
[10/18 15:01:44    202] #-----------------------------
[10/18 15:01:44    202] #
[10/18 15:01:44    202] #
[10/18 15:01:44    202] #  Congestion Analysis: (blocked Gcells are excluded)
[10/18 15:01:44    202] #
[10/18 15:01:44    202] #                 OverCon          
[10/18 15:01:44    202] #                  #Gcell    %Gcell
[10/18 15:01:44    202] #     Layer           (1)   OverCon
[10/18 15:01:44    202] #  --------------------------------
[10/18 15:01:44    202] #   Metal 1      0(0.00%)   (0.00%)
[10/18 15:01:44    202] #   Metal 2      0(0.00%)   (0.00%)
[10/18 15:01:44    202] #   Metal 3      0(0.00%)   (0.00%)
[10/18 15:01:44    202] #   Metal 4      0(0.00%)   (0.00%)
[10/18 15:01:44    202] #  --------------------------------
[10/18 15:01:44    202] #     Total      0(0.00%)   (0.00%)
[10/18 15:01:44    202] #
[10/18 15:01:44    202] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[10/18 15:01:44    202] #  Overflow after GR: 0.00% H + 0.00% V
[10/18 15:01:44    202] #
[10/18 15:01:44    202] #Complete Global Routing.
[10/18 15:01:44    202] #Total wire length = 6659 um.
[10/18 15:01:44    202] #Total half perimeter of net bounding box = 6658 um.
[10/18 15:01:44    202] #Total wire length on LAYER li = 0 um.
[10/18 15:01:44    202] #Total wire length on LAYER met1 = 2533 um.
[10/18 15:01:44    202] #Total wire length on LAYER met2 = 3597 um.
[10/18 15:01:44    202] #Total wire length on LAYER met3 = 529 um.
[10/18 15:01:44    202] #Total wire length on LAYER met4 = 0 um.
[10/18 15:01:44    202] #Total wire length on LAYER met5 = 0 um.
[10/18 15:01:44    202] #Total wire length on LAYER rdl = 0 um.
[10/18 15:01:44    202] #Total number of vias = 184
[10/18 15:01:44    202] #Up-Via Summary (total 184):
[10/18 15:01:44    202] #           
[10/18 15:01:44    202] #-----------------------
[10/18 15:01:44    202] #  Metal 1           14
[10/18 15:01:44    202] #  Metal 2           38
[10/18 15:01:44    202] #  Metal 3          132
[10/18 15:01:44    202] #-----------------------
[10/18 15:01:44    202] #                   184 
[10/18 15:01:44    202] #
[10/18 15:01:44    202] #Max overcon = 0 track.
[10/18 15:01:44    202] #Total overcon = 0.00%.
[10/18 15:01:44    202] #Worst layer Gcell overcon rate = 0.00%.
[10/18 15:01:44    202] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 979.04 (MB), peak = 1029.32 (MB)
[10/18 15:01:44    202] #
[10/18 15:01:44    202] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 964.36 (MB), peak = 1029.32 (MB)
[10/18 15:01:44    202] #Start Track Assignment.
[10/18 15:01:45    202] #Done with 43 horizontal wires in 2 hboxes and 68 vertical wires in 2 hboxes.
[10/18 15:01:45    202] #Done with 2 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
[10/18 15:01:45    202] #Complete Track Assignment.
[10/18 15:01:45    202] #Total wire length = 6737 um.
[10/18 15:01:45    202] #Total half perimeter of net bounding box = 6658 um.
[10/18 15:01:45    202] #Total wire length on LAYER li = 8 um.
[10/18 15:01:45    202] #Total wire length on LAYER met1 = 2547 um.
[10/18 15:01:45    202] #Total wire length on LAYER met2 = 3655 um.
[10/18 15:01:45    202] #Total wire length on LAYER met3 = 528 um.
[10/18 15:01:45    202] #Total wire length on LAYER met4 = 0 um.
[10/18 15:01:45    202] #Total wire length on LAYER met5 = 0 um.
[10/18 15:01:45    202] #Total wire length on LAYER rdl = 0 um.
[10/18 15:01:45    202] #Total number of vias = 184
[10/18 15:01:45    202] #Up-Via Summary (total 184):
[10/18 15:01:45    202] #           
[10/18 15:01:45    202] #-----------------------
[10/18 15:01:45    202] #  Metal 1           14
[10/18 15:01:45    202] #  Metal 2           38
[10/18 15:01:45    202] #  Metal 3          132
[10/18 15:01:45    202] #-----------------------
[10/18 15:01:45    202] #                   184 
[10/18 15:01:45    202] #
[10/18 15:01:45    202] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 993.61 (MB), peak = 1029.32 (MB)
[10/18 15:01:45    202] #
[10/18 15:01:45    202] #Cpu time = 00:00:01
[10/18 15:01:45    202] #Elapsed time = 00:00:01
[10/18 15:01:45    202] #Increased memory = 41.50 (MB)
[10/18 15:01:45    202] #Total memory = 993.61 (MB)
[10/18 15:01:45    202] #Peak memory = 1029.32 (MB)
[10/18 15:01:45    203] #
[10/18 15:01:45    203] #Start Detail Routing..
[10/18 15:01:45    203] #start initial detail routing ...
[10/18 15:01:46    203] #    number of violations = 1
[10/18 15:01:46    203] #
[10/18 15:01:46    203] #    By Layer and Type :
[10/18 15:01:46    203] #	          Short   Totals
[10/18 15:01:46    203] #	li            0        0
[10/18 15:01:46    203] #	met1          0        0
[10/18 15:01:46    203] #	met2          1        1
[10/18 15:01:46    203] #	Totals        1        1
[10/18 15:01:46    203] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 990.80 (MB), peak = 1029.32 (MB)
[10/18 15:01:46    203] #start 1st optimization iteration ...
[10/18 15:01:46    203] #    number of violations = 0
[10/18 15:01:46    203] #    number of process antenna violations = 8
[10/18 15:01:46    203] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 974.96 (MB), peak = 1029.32 (MB)
[10/18 15:01:46    203] #start 2nd optimization iteration ...
[10/18 15:01:46    203] #    number of violations = 0
[10/18 15:01:46    203] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 974.96 (MB), peak = 1029.32 (MB)
[10/18 15:01:46    203] #Complete Detail Routing.
[10/18 15:01:46    203] #Total wire length = 6752 um.
[10/18 15:01:46    203] #Total half perimeter of net bounding box = 6658 um.
[10/18 15:01:46    203] #Total wire length on LAYER li = 4 um.
[10/18 15:01:46    203] #Total wire length on LAYER met1 = 2553 um.
[10/18 15:01:46    203] #Total wire length on LAYER met2 = 3670 um.
[10/18 15:01:46    203] #Total wire length on LAYER met3 = 526 um.
[10/18 15:01:46    203] #Total wire length on LAYER met4 = 0 um.
[10/18 15:01:46    203] #Total wire length on LAYER met5 = 0 um.
[10/18 15:01:46    203] #Total wire length on LAYER rdl = 0 um.
[10/18 15:01:46    203] #Total number of vias = 85
[10/18 15:01:46    203] #Up-Via Summary (total 85):
[10/18 15:01:46    203] #           
[10/18 15:01:46    203] #-----------------------
[10/18 15:01:46    203] #  Metal 1           18
[10/18 15:01:46    203] #  Metal 2           44
[10/18 15:01:46    203] #  Metal 3           23
[10/18 15:01:46    203] #-----------------------
[10/18 15:01:46    203] #                    85 
[10/18 15:01:46    203] #
[10/18 15:01:46    203] #Total number of DRC violations = 0
[10/18 15:01:46    203] #Cpu time = 00:00:01
[10/18 15:01:46    203] #Elapsed time = 00:00:01
[10/18 15:01:46    203] #Increased memory = -25.16 (MB)
[10/18 15:01:46    203] #Total memory = 968.45 (MB)
[10/18 15:01:46    203] #Peak memory = 1029.32 (MB)
[10/18 15:01:46    203] #
[10/18 15:01:46    203] #start routing for process antenna violation fix ...
[10/18 15:01:46    204] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 968.07 (MB), peak = 1029.32 (MB)
[10/18 15:01:46    204] #
[10/18 15:01:46    204] #Total wire length = 6755 um.
[10/18 15:01:46    204] #Total half perimeter of net bounding box = 6658 um.
[10/18 15:01:46    204] #Total wire length on LAYER li = 4 um.
[10/18 15:01:46    204] #Total wire length on LAYER met1 = 2553 um.
[10/18 15:01:46    204] #Total wire length on LAYER met2 = 3670 um.
[10/18 15:01:46    204] #Total wire length on LAYER met3 = 529 um.
[10/18 15:01:46    204] #Total wire length on LAYER met4 = 0 um.
[10/18 15:01:46    204] #Total wire length on LAYER met5 = 0 um.
[10/18 15:01:46    204] #Total wire length on LAYER rdl = 0 um.
[10/18 15:01:46    204] #Total number of vias = 93
[10/18 15:01:46    204] #Up-Via Summary (total 93):
[10/18 15:01:46    204] #           
[10/18 15:01:46    204] #-----------------------
[10/18 15:01:46    204] #  Metal 1           18
[10/18 15:01:46    204] #  Metal 2           44
[10/18 15:01:46    204] #  Metal 3           31
[10/18 15:01:46    204] #-----------------------
[10/18 15:01:46    204] #                    93 
[10/18 15:01:46    204] #
[10/18 15:01:46    204] #Total number of DRC violations = 0
[10/18 15:01:46    204] #Total number of net violated process antenna rule = 1
[10/18 15:01:46    204] #
[10/18 15:01:46    204] #
[10/18 15:01:46    204] #start delete and reroute for process antenna violation fix ...
[10/18 15:01:47    205] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 970.83 (MB), peak = 1029.32 (MB)
[10/18 15:01:47    205] #Total wire length = 6755 um.
[10/18 15:01:47    205] #Total half perimeter of net bounding box = 6658 um.
[10/18 15:01:47    205] #Total wire length on LAYER li = 4 um.
[10/18 15:01:47    205] #Total wire length on LAYER met1 = 2563 um.
[10/18 15:01:47    205] #Total wire length on LAYER met2 = 3669 um.
[10/18 15:01:47    205] #Total wire length on LAYER met3 = 519 um.
[10/18 15:01:47    205] #Total wire length on LAYER met4 = 0 um.
[10/18 15:01:47    205] #Total wire length on LAYER met5 = 0 um.
[10/18 15:01:47    205] #Total wire length on LAYER rdl = 0 um.
[10/18 15:01:47    205] #Total number of vias = 93
[10/18 15:01:47    205] #Up-Via Summary (total 93):
[10/18 15:01:47    205] #           
[10/18 15:01:47    205] #-----------------------
[10/18 15:01:47    205] #  Metal 1           18
[10/18 15:01:47    205] #  Metal 2           46
[10/18 15:01:47    205] #  Metal 3           29
[10/18 15:01:47    205] #-----------------------
[10/18 15:01:47    205] #                    93 
[10/18 15:01:47    205] #
[10/18 15:01:47    205] #Total number of DRC violations = 0
[10/18 15:01:47    205] #Total number of net violated process antenna rule = 0
[10/18 15:01:47    205] #
[10/18 15:01:47    205] #
[10/18 15:01:47    205] #Start Post Route wire spreading..
[10/18 15:01:47    205] #
[10/18 15:01:47    205] #Start data preparation for wire spreading...
[10/18 15:01:47    205] #
[10/18 15:01:47    205] #Data preparation is done on Fri Oct 18 15:01:47 2024
[10/18 15:01:47    205] #
[10/18 15:01:47    205] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 969.89 (MB), peak = 1029.32 (MB)
[10/18 15:01:47    205] #
[10/18 15:01:47    205] #Start Post Route Wire Spread.
[10/18 15:01:48    206] #Done with 7 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[10/18 15:01:48    206] #Complete Post Route Wire Spread.
[10/18 15:01:48    206] #
[10/18 15:01:48    206] #Total wire length = 6763 um.
[10/18 15:01:48    206] #Total half perimeter of net bounding box = 6658 um.
[10/18 15:01:48    206] #Total wire length on LAYER li = 4 um.
[10/18 15:01:48    206] #Total wire length on LAYER met1 = 2567 um.
[10/18 15:01:48    206] #Total wire length on LAYER met2 = 3671 um.
[10/18 15:01:48    206] #Total wire length on LAYER met3 = 520 um.
[10/18 15:01:48    206] #Total wire length on LAYER met4 = 0 um.
[10/18 15:01:48    206] #Total wire length on LAYER met5 = 0 um.
[10/18 15:01:48    206] #Total wire length on LAYER rdl = 0 um.
[10/18 15:01:48    206] #Total number of vias = 93
[10/18 15:01:48    206] #Up-Via Summary (total 93):
[10/18 15:01:48    206] #           
[10/18 15:01:48    206] #-----------------------
[10/18 15:01:48    206] #  Metal 1           18
[10/18 15:01:48    206] #  Metal 2           46
[10/18 15:01:48    206] #  Metal 3           29
[10/18 15:01:48    206] #-----------------------
[10/18 15:01:48    206] #                    93 
[10/18 15:01:48    206] #
[10/18 15:01:48    206] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1037.39 (MB), peak = 1037.39 (MB)
[10/18 15:01:48    206] #
[10/18 15:01:48    206] #Post Route wire spread is done.
[10/18 15:01:48    206] #Total wire length = 6763 um.
[10/18 15:01:48    206] #Total half perimeter of net bounding box = 6658 um.
[10/18 15:01:48    206] #Total wire length on LAYER li = 4 um.
[10/18 15:01:48    206] #Total wire length on LAYER met1 = 2567 um.
[10/18 15:01:48    206] #Total wire length on LAYER met2 = 3671 um.
[10/18 15:01:48    206] #Total wire length on LAYER met3 = 520 um.
[10/18 15:01:48    206] #Total wire length on LAYER met4 = 0 um.
[10/18 15:01:48    206] #Total wire length on LAYER met5 = 0 um.
[10/18 15:01:48    206] #Total wire length on LAYER rdl = 0 um.
[10/18 15:01:48    206] #Total number of vias = 93
[10/18 15:01:48    206] #Up-Via Summary (total 93):
[10/18 15:01:48    206] #           
[10/18 15:01:48    206] #-----------------------
[10/18 15:01:48    206] #  Metal 1           18
[10/18 15:01:48    206] #  Metal 2           46
[10/18 15:01:48    206] #  Metal 3           29
[10/18 15:01:48    206] #-----------------------
[10/18 15:01:48    206] #                    93 
[10/18 15:01:48    206] #
[10/18 15:01:48    206] #
[10/18 15:01:48    206] #Start DRC checking..
[10/18 15:01:48    206] #    number of violations = 0
[10/18 15:01:48    206] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 983.27 (MB), peak = 1037.39 (MB)
[10/18 15:01:48    206] #CELL_VIEW user_project_wrapper,init has no DRC violation.
[10/18 15:01:48    206] #Total number of DRC violations = 0
[10/18 15:01:48    206] #Total number of net violated process antenna rule = 0
[10/18 15:01:48    206] #
[10/18 15:01:48    206] #Start Post Route via swapping..
[10/18 15:01:49    206] #    number of violations = 0
[10/18 15:01:49    206] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 973.32 (MB), peak = 1037.39 (MB)
[10/18 15:01:49    206] #    number of violations = 0
[10/18 15:01:49    206] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 973.32 (MB), peak = 1037.39 (MB)
[10/18 15:01:49    206] #CELL_VIEW user_project_wrapper,init has no DRC violation.
[10/18 15:01:49    206] #Total number of DRC violations = 0
[10/18 15:01:49    206] #Total number of net violated process antenna rule = 0
[10/18 15:01:49    206] #No via is swapped.
[10/18 15:01:49    206] #Post Route via swapping is done.
[10/18 15:01:49    206] #Total wire length = 6763 um.
[10/18 15:01:49    206] #Total half perimeter of net bounding box = 6658 um.
[10/18 15:01:49    206] #Total wire length on LAYER li = 4 um.
[10/18 15:01:49    206] #Total wire length on LAYER met1 = 2567 um.
[10/18 15:01:49    206] #Total wire length on LAYER met2 = 3671 um.
[10/18 15:01:49    206] #Total wire length on LAYER met3 = 520 um.
[10/18 15:01:49    206] #Total wire length on LAYER met4 = 0 um.
[10/18 15:01:49    206] #Total wire length on LAYER met5 = 0 um.
[10/18 15:01:49    206] #Total wire length on LAYER rdl = 0 um.
[10/18 15:01:49    206] #Total number of vias = 93
[10/18 15:01:49    206] #Up-Via Summary (total 93):
[10/18 15:01:49    206] #           
[10/18 15:01:49    206] #-----------------------
[10/18 15:01:49    206] #  Metal 1           18
[10/18 15:01:49    206] #  Metal 2           46
[10/18 15:01:49    206] #  Metal 3           29
[10/18 15:01:49    206] #-----------------------
[10/18 15:01:49    206] #                    93 
[10/18 15:01:49    206] #
[10/18 15:01:49    206] #detailRoute Statistics:
[10/18 15:01:49    206] #Cpu time = 00:00:04
[10/18 15:01:49    206] #Elapsed time = 00:00:04
[10/18 15:01:49    206] #Increased memory = -20.29 (MB)
[10/18 15:01:49    206] #Total memory = 973.32 (MB)
[10/18 15:01:49    206] #Peak memory = 1037.39 (MB)
[10/18 15:01:49    206] #
[10/18 15:01:49    206] #globalDetailRoute statistics:
[10/18 15:01:49    206] #Cpu time = 00:00:06
[10/18 15:01:49    206] #Elapsed time = 00:00:06
[10/18 15:01:49    206] #Increased memory = -41.52 (MB)
[10/18 15:01:49    206] #Total memory = 954.62 (MB)
[10/18 15:01:49    206] #Peak memory = 1037.39 (MB)
[10/18 15:01:49    206] #Number of warnings = 8
[10/18 15:01:49    206] #Total number of warnings = 10
[10/18 15:01:49    206] #Number of fails = 0
[10/18 15:01:49    206] #Total number of fails = 0
[10/18 15:01:49    206] #Complete globalDetailRoute on Fri Oct 18 15:01:49 2024
[10/18 15:01:49    206] #
[10/18 15:01:49    206] #routeDesign: cpu time = 00:00:06, elapsed time = 00:00:07, memory = 954.62 (MB), peak = 1037.39 (MB)
[10/18 15:01:49    206] 
[10/18 15:01:49    206] *** Summary of all messages that are not suppressed in this session:
[10/18 15:01:49    206] Severity  ID               Count  Summary                                  
[10/18 15:01:49    206] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[10/18 15:01:49    206] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[10/18 15:01:49    206] *** Message Summary: 2 warning(s), 0 error(s)
[10/18 15:01:49    206] 
[10/18 15:01:49    206] <CMD_INTERNAL> selectWire 9.8600 42.9150 1209.3800 43.4050 2 vpwr
[10/18 15:01:49    206] **WARN: (IMPSYC-534):	Cannot selectWire (9.8600 42.9150) (1209.3800 43.4050) 2 vpwr - could not find it.
[10/18 15:01:49    206] <CMD> fit
[10/18 15:01:49    206] <CMD> deselectAll
[10/18 15:01:49    206] <CMD_INTERNAL> selectWire 9.8600 359.2650 1209.3800 359.7550 2 vgnd
[10/18 15:01:49    206] **WARN: (IMPSYC-534):	Cannot selectWire (9.8600 359.2650) (1209.3800 359.7550) 2 vgnd - could not find it.
[10/18 15:01:49    206] <CMD> getCTSMode -engine -quiet
[10/18 15:01:49    206] <CMD> getCTSMode -engine -quiet
[10/18 15:01:55    207] <CMD> getFillerMode -quiet
[10/18 15:01:56    207] <CMD> streamOut out/tdc_dg.gds -mapFile sky130_lef_pin.map -libName DesignLib -stripes 1 -units 1000 -mode ALL
[10/18 15:01:56    207] Usage: streamOut                <gdsFileName> 
[10/18 15:01:56    207]                                 [-mapFile <mapFileName>] 
[10/18 15:01:56    207]                                 [-libName <libName>] 
[10/18 15:01:56    207]                                 [-noStructureName | -structureName <structureName>] 
[10/18 15:01:56    207]                                 [-units {100|200|1000|2000|10000|20000}] 
[10/18 15:01:56    207]                                 [-mode {ALL|FILLONLY|NOFILL|NOINSTANCES}] 
[10/18 15:01:56    207]                                 [-offset x y] 
[10/18 15:01:56    207]                                 [-outputMacros] 
[10/18 15:01:56    207]                                 [-dieAreaAsBoundary] 
[10/18 15:01:56    207]                                 [-stripes <number>] 
[10/18 15:01:56    207]                                 [-merge {list of external Stream files}] 
[10/18 15:01:56    207]                                 [-uniquifyCellNames] 
[10/18 15:01:56    207]                                 [-reportFile <fileName>] 
[10/18 15:01:56    207]                                 [-attachInstanceName <attrNumber>] 
[10/18 15:01:56    207]                                 [-attachNetName <attrNumber>]
[10/18 15:01:56    207] 
[10/18 15:01:56    207] ERROR: Incorrect usage for command "streamOut"
[10/18 15:01:56    207] **ERROR: (IMPOGDS-2):	Cannot open 'sky130_lef_pin.map'
[10/18 15:01:56    207] 
[10/18 15:01:56    207] <CMD> verify_connectivity
[10/18 15:01:56    207] VERIFY_CONNECTIVITY use new engine.
[10/18 15:01:56    207] 
[10/18 15:01:56    207] ******** Start: VERIFY CONNECTIVITY ********
[10/18 15:01:56    207] Start Time: Fri Oct 18 15:01:56 2024
[10/18 15:01:56    207] 
[10/18 15:01:56    207] Design Name: user_project_wrapper
[10/18 15:01:56    207] Database Units: 1000
[10/18 15:01:56    207] Design Boundary: (0.0000, 0.0000) (819.7400, 819.7400)
[10/18 15:01:56    207] Error Limit = 1000; Warning Limit = 50
[10/18 15:01:56    207] Check all nets
[10/18 15:01:56    208] 
[10/18 15:01:56    208] Begin Summary 
[10/18 15:01:56    208]   Found no problems or warnings.
[10/18 15:01:56    208] End Summary
[10/18 15:01:56    208] 
[10/18 15:01:56    208] End Time: Fri Oct 18 15:01:56 2024
[10/18 15:01:56    208] Time Elapsed: 0:00:00.0
[10/18 15:01:56    208] 
[10/18 15:01:56    208] ******** End: VERIFY CONNECTIVITY ********
[10/18 15:01:56    208]   Verification Complete : 0 Viols.  0 Wrngs.
[10/18 15:01:56    208]   (CPU Time: 0:00:00.3  MEM: -0.031M)
[10/18 15:01:56    208] 
[10/18 15:01:56    208] <CMD> saveNetlist -excludeLeafCell -phys -includePowerGround -excludeCellInst {scs130ms_tapvpwrvgnd_1 scs130ms_fill_2  scs130ms_fill_4  scs130ms_fill_8  scs130ms_fill_1 } out/pd_net.v
[10/18 15:01:56    208] Writing Netlist "out/pd_net.v" ...
[10/18 15:01:56    208] Pwr name (vpwr).
[10/18 15:01:56    208] Gnd name (vgnd).
[10/18 15:01:56    208] 1 Pwr names and 1 Gnd names.
[10/18 15:01:56    208] Creating all pg connections for top cell (user_project_wrapper).
[10/18 15:09:19    267] <CMD> addFiller -cell scs130ms_fill_1 scs130ms_fill_8 scs130ms_fill_4 scs130ms_fill_2 -prefix FILLER -fitGap
[10/18 15:09:19    267] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
[10/18 15:09:19    267] Type 'man IMPSP-5217' for more detail.
[10/18 15:09:19    267] #spOpts: N=130 no_cmu 
[10/18 15:09:19    267] Core basic site is unit
[10/18 15:09:19    267]   Signal wire search tree: 491 elements. (cpu=0:00:00.0, mem=0.0M)
[10/18 15:09:19    267] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/18 15:09:19    267] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell scs130ms_fill_8. Please check whether it is specified correctly.
[10/18 15:09:19    267] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell scs130ms_fill_4. Please check whether it is specified correctly.
[10/18 15:09:19    267] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell scs130ms_fill_2. Please check whether it is specified correctly.
[10/18 15:09:19    267] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell scs130ms_fill_1. Please check whether it is specified correctly.
[10/18 15:09:19    267] **WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
[10/18 15:09:19    267] *INFO: Adding fillers to top-module.
[10/18 15:09:19    267] *INFO:   Added 0 filler inst of any cell-type.
[10/18 15:09:19    267] For 59287 new insts, *** Applied 4 GNC rules (cpu = 0:00:00.0)
[10/18 15:09:19    267] <CMD_INTERNAL> selectWire 156.7600 258.7600 228.4600 259.0600 4 FE_OFN221_la_data_in_118
[10/18 15:09:19    267] **WARN: (IMPSYC-534):	Cannot selectWire (156.7600 258.7600) (228.4600 259.0600) 4 FE_OFN221_la_data_in - could not find it.
[10/18 15:09:19    267] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[10/18 15:09:19    267] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[10/18 15:09:19    267] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[10/18 15:09:19    267] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[10/18 15:09:19    267] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[10/18 15:09:21    267] <CMD> routeDesign -globalDetail
[10/18 15:09:21    267] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 967.38 (MB), peak = 1037.39 (MB)
[10/18 15:09:21    267] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[10/18 15:09:21    267] #**INFO: setDesignMode -flowEffort standard
[10/18 15:09:21    267] #**INFO: mulit-cut via swapping is disabled by user.
[10/18 15:09:21    267] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[10/18 15:09:21    267] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[10/18 15:09:21    267] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[10/18 15:09:21    267] #spOpts: N=130 no_cmu 
[10/18 15:09:21    267] Core basic site is unit
[10/18 15:09:21    267] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/18 15:09:21    267] Begin checking placement ... (start mem=1167.0M, init mem=1167.0M)
[10/18 15:09:21    268] *info: Placed = 59287          (Fixed = 10080)
[10/18 15:09:21    268] *info: Unplaced = 0           
[10/18 15:09:21    268] Placement Density:100.00%(620691/620691)
[10/18 15:09:21    268] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1167.0M)
[10/18 15:09:21    268] #**INFO: honoring user setting for routeWithTimingDriven set to true
[10/18 15:09:21    268] #**INFO: honoring user setting for routeWithSiDriven set to false
[10/18 15:09:21    268] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[10/18 15:09:21    268] 
[10/18 15:09:21    268] changeUseClockNetStatus Option :  -noFixedNetWires 
[10/18 15:09:21    268] *** Changed status on (0) nets in Clock.
[10/18 15:09:21    268] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1167.0M) ***
[10/18 15:09:21    268] 
[10/18 15:09:21    268] globalDetailRoute
[10/18 15:09:21    268] 
[10/18 15:09:21    268] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[10/18 15:09:21    268] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[10/18 15:09:21    268] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[10/18 15:09:21    268] #setNanoRouteMode -routeTopRoutingLayer 4
[10/18 15:09:21    268] #setNanoRouteMode -routeWithSiDriven false
[10/18 15:09:21    268] #setNanoRouteMode -routeWithTimingDriven true
[10/18 15:09:21    268] #Start globalDetailRoute on Fri Oct 18 15:09:21 2024
[10/18 15:09:21    268] #
[10/18 15:09:21    268] #Generating timing data, please wait...
[10/18 15:09:21    268] #10 total nets, 10 already routed, 10 will ignore in trialRoute
[10/18 15:09:21    268] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[10/18 15:09:21    268] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/18 15:09:21    268] #Dump tif for version 2.1
[10/18 15:09:23    269] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/18 15:09:23    269] End delay calculation. (MEM=1585.57 CPU=0:00:00.0 REAL=0:00:00.0)
[10/18 15:09:23    269] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[10/18 15:09:23    269] #Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 993.77 (MB), peak = 1186.30 (MB)
[10/18 15:09:23    269] #Done generating timing data.
[10/18 15:09:23    269] #WARNING (NRDB-976) The TRACK STEP 0.3400 for preferred direction tracks is smaller than the PITCH 0.3950 for LAYER met2. This will cause routability problems for NanoRoute.
[10/18 15:09:23    269] #WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6400 for LAYER met3. This will cause routability problems for NanoRoute.
[10/18 15:09:23    269] #WARNING (NRDB-976) The TRACK STEP 0.6800 for preferred direction tracks is smaller than the PITCH 1.0400 for LAYER met4. This will cause routability problems for NanoRoute.
[10/18 15:09:23    269] #Start reading timing information from file .timing_file_250.tif.gz ...
[10/18 15:09:23    269] #Read in timing information for 645 ports, 5 instances from timing file .timing_file_250.tif.gz.
[10/18 15:09:23    269] #NanoRoute Version 15.21-s080_1 NR160121-1146/15_21-UB
[10/18 15:09:23    269] #Start routing data preparation.
[10/18 15:09:23    269] #Minimum voltage of a net in the design = 0.000.
[10/18 15:09:23    269] #Maximum voltage of a net in the design = 1.800.
[10/18 15:09:23    269] #Voltage range [0.000 - 0.000] has 1 net.
[10/18 15:09:23    269] #Voltage range [1.440 - 1.800] has 1 net.
[10/18 15:09:23    269] #Voltage range [0.000 - 1.800] has 653 nets.
[10/18 15:09:23    269] # li           V   Track-Pitch = 0.340    Line-2-Via Pitch = 0.340
[10/18 15:09:23    269] # met1         H   Track-Pitch = 0.340    Line-2-Via Pitch = 0.325
[10/18 15:09:23    269] # met2         V   Track-Pitch = 0.340    Line-2-Via Pitch = 0.340
[10/18 15:09:23    269] # met3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.610
[10/18 15:09:23    269] # met4         V   Track-Pitch = 0.680    Line-2-Via Pitch = 0.615
[10/18 15:09:23    269] # met5         H   Track-Pitch = 3.660    Line-2-Via Pitch = 3.200
[10/18 15:09:23    269] # rdl          V   Track-Pitch = 20.000    Line-2-Via Pitch = 20.000
[10/18 15:09:23    270] #Regenerating Ggrids automatically.
[10/18 15:09:23    270] #Auto generating G-grids with size=15 tracks, using layer met1's pitch = 0.340.
[10/18 15:09:23    270] #Using automatically generated G-grids.
[10/18 15:09:23    270] #Done routing data preparation.
[10/18 15:09:23    270] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 965.30 (MB), peak = 1186.30 (MB)
[10/18 15:09:23    270] #Merging special wires...
[10/18 15:09:23    270] #WARNING (NRGR-22) Design is already detail routed.
[10/18 15:09:23    270] #Cpu time = 00:00:00
[10/18 15:09:23    270] #Elapsed time = 00:00:00
[10/18 15:09:23    270] #Increased memory = 3.95 (MB)
[10/18 15:09:23    270] #Total memory = 965.30 (MB)
[10/18 15:09:23    270] #Peak memory = 1186.30 (MB)
[10/18 15:09:23    270] #
[10/18 15:09:23    270] #Start Detail Routing..
[10/18 15:09:23    270] #start 1st optimization iteration ...
[10/18 15:09:23    270] #    number of violations = 0
[10/18 15:09:23    270] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 966.80 (MB), peak = 1186.30 (MB)
[10/18 15:09:23    270] #Complete Detail Routing.
[10/18 15:09:23    270] #Total wire length = 6763 um.
[10/18 15:09:23    270] #Total half perimeter of net bounding box = 6658 um.
[10/18 15:09:23    270] #Total wire length on LAYER li = 4 um.
[10/18 15:09:23    270] #Total wire length on LAYER met1 = 2567 um.
[10/18 15:09:23    270] #Total wire length on LAYER met2 = 3671 um.
[10/18 15:09:23    270] #Total wire length on LAYER met3 = 520 um.
[10/18 15:09:23    270] #Total wire length on LAYER met4 = 0 um.
[10/18 15:09:23    270] #Total wire length on LAYER met5 = 0 um.
[10/18 15:09:23    270] #Total wire length on LAYER rdl = 0 um.
[10/18 15:09:23    270] #Total number of vias = 93
[10/18 15:09:23    270] #Up-Via Summary (total 93):
[10/18 15:09:23    270] #           
[10/18 15:09:23    270] #-----------------------
[10/18 15:09:23    270] #  Metal 1           18
[10/18 15:09:23    270] #  Metal 2           46
[10/18 15:09:23    270] #  Metal 3           29
[10/18 15:09:23    270] #-----------------------
[10/18 15:09:23    270] #                    93 
[10/18 15:09:23    270] #
[10/18 15:09:23    270] #Total number of DRC violations = 0
[10/18 15:09:23    270] #Cpu time = 00:00:00
[10/18 15:09:23    270] #Elapsed time = 00:00:00
[10/18 15:09:23    270] #Increased memory = 1.50 (MB)
[10/18 15:09:23    270] #Total memory = 966.80 (MB)
[10/18 15:09:23    270] #Peak memory = 1186.30 (MB)
[10/18 15:09:23    270] #
[10/18 15:09:23    270] #start routing for process antenna violation fix ...
[10/18 15:09:23    270] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 966.80 (MB), peak = 1186.30 (MB)
[10/18 15:09:23    270] #
[10/18 15:09:23    270] #Total wire length = 6763 um.
[10/18 15:09:23    270] #Total half perimeter of net bounding box = 6658 um.
[10/18 15:09:23    270] #Total wire length on LAYER li = 4 um.
[10/18 15:09:23    270] #Total wire length on LAYER met1 = 2567 um.
[10/18 15:09:23    270] #Total wire length on LAYER met2 = 3671 um.
[10/18 15:09:23    270] #Total wire length on LAYER met3 = 520 um.
[10/18 15:09:23    270] #Total wire length on LAYER met4 = 0 um.
[10/18 15:09:23    270] #Total wire length on LAYER met5 = 0 um.
[10/18 15:09:23    270] #Total wire length on LAYER rdl = 0 um.
[10/18 15:09:23    270] #Total number of vias = 93
[10/18 15:09:23    270] #Up-Via Summary (total 93):
[10/18 15:09:23    270] #           
[10/18 15:09:23    270] #-----------------------
[10/18 15:09:23    270] #  Metal 1           18
[10/18 15:09:23    270] #  Metal 2           46
[10/18 15:09:23    270] #  Metal 3           29
[10/18 15:09:23    270] #-----------------------
[10/18 15:09:23    270] #                    93 
[10/18 15:09:23    270] #
[10/18 15:09:23    270] #Total number of DRC violations = 0
[10/18 15:09:23    270] #Total number of net violated process antenna rule = 0
[10/18 15:09:23    270] #
[10/18 15:09:23    270] #
[10/18 15:09:23    270] #Start Post Route wire spreading..
[10/18 15:09:23    270] #
[10/18 15:09:23    270] #Start data preparation for wire spreading...
[10/18 15:09:23    270] #
[10/18 15:09:23    270] #Data preparation is done on Fri Oct 18 15:09:23 2024
[10/18 15:09:23    270] #
[10/18 15:09:23    270] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 966.80 (MB), peak = 1186.30 (MB)
[10/18 15:09:23    270] #
[10/18 15:09:23    270] #Start Post Route Wire Spread.
[10/18 15:09:24    270] #Done with 1 horizontal wires in 3 hboxes and 1 vertical wires in 3 hboxes.
[10/18 15:09:24    270] #Complete Post Route Wire Spread.
[10/18 15:09:24    270] #
[10/18 15:09:24    270] #Total wire length = 6763 um.
[10/18 15:09:24    270] #Total half perimeter of net bounding box = 6658 um.
[10/18 15:09:24    270] #Total wire length on LAYER li = 4 um.
[10/18 15:09:24    270] #Total wire length on LAYER met1 = 2568 um.
[10/18 15:09:24    270] #Total wire length on LAYER met2 = 3671 um.
[10/18 15:09:24    270] #Total wire length on LAYER met3 = 520 um.
[10/18 15:09:24    270] #Total wire length on LAYER met4 = 0 um.
[10/18 15:09:24    270] #Total wire length on LAYER met5 = 0 um.
[10/18 15:09:24    270] #Total wire length on LAYER rdl = 0 um.
[10/18 15:09:24    270] #Total number of vias = 93
[10/18 15:09:24    270] #Up-Via Summary (total 93):
[10/18 15:09:24    270] #           
[10/18 15:09:24    270] #-----------------------
[10/18 15:09:24    270] #  Metal 1           18
[10/18 15:09:24    270] #  Metal 2           46
[10/18 15:09:24    270] #  Metal 3           29
[10/18 15:09:24    270] #-----------------------
[10/18 15:09:24    270] #                    93 
[10/18 15:09:24    270] #
[10/18 15:09:24    270] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1034.30 (MB), peak = 1186.30 (MB)
[10/18 15:09:24    270] #
[10/18 15:09:24    270] #Post Route wire spread is done.
[10/18 15:09:24    270] #Total wire length = 6763 um.
[10/18 15:09:24    270] #Total half perimeter of net bounding box = 6658 um.
[10/18 15:09:24    270] #Total wire length on LAYER li = 4 um.
[10/18 15:09:24    270] #Total wire length on LAYER met1 = 2568 um.
[10/18 15:09:24    270] #Total wire length on LAYER met2 = 3671 um.
[10/18 15:09:24    270] #Total wire length on LAYER met3 = 520 um.
[10/18 15:09:24    270] #Total wire length on LAYER met4 = 0 um.
[10/18 15:09:24    270] #Total wire length on LAYER met5 = 0 um.
[10/18 15:09:24    270] #Total wire length on LAYER rdl = 0 um.
[10/18 15:09:24    270] #Total number of vias = 93
[10/18 15:09:24    270] #Up-Via Summary (total 93):
[10/18 15:09:24    270] #           
[10/18 15:09:24    270] #-----------------------
[10/18 15:09:24    270] #  Metal 1           18
[10/18 15:09:24    270] #  Metal 2           46
[10/18 15:09:24    270] #  Metal 3           29
[10/18 15:09:24    270] #-----------------------
[10/18 15:09:24    270] #                    93 
[10/18 15:09:24    270] #
[10/18 15:09:24    270] #
[10/18 15:09:24    270] #Start DRC checking..
[10/18 15:09:24    271] #    number of violations = 0
[10/18 15:09:24    271] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 980.98 (MB), peak = 1186.30 (MB)
[10/18 15:09:24    271] #CELL_VIEW user_project_wrapper,init has no DRC violation.
[10/18 15:09:24    271] #Total number of DRC violations = 0
[10/18 15:09:24    271] #Total number of net violated process antenna rule = 0
[10/18 15:09:24    271] #
[10/18 15:09:24    271] #Start Post Route via swapping..
[10/18 15:09:25    271] #    number of violations = 0
[10/18 15:09:25    271] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 972.13 (MB), peak = 1186.30 (MB)
[10/18 15:09:25    271] #    number of violations = 0
[10/18 15:09:25    271] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 972.13 (MB), peak = 1186.30 (MB)
[10/18 15:09:25    271] #CELL_VIEW user_project_wrapper,init has no DRC violation.
[10/18 15:09:25    271] #Total number of DRC violations = 0
[10/18 15:09:25    271] #Total number of net violated process antenna rule = 0
[10/18 15:09:25    271] #No via is swapped.
[10/18 15:09:25    271] #Post Route via swapping is done.
[10/18 15:09:25    271] #Total wire length = 6763 um.
[10/18 15:09:25    271] #Total half perimeter of net bounding box = 6658 um.
[10/18 15:09:25    271] #Total wire length on LAYER li = 4 um.
[10/18 15:09:25    271] #Total wire length on LAYER met1 = 2568 um.
[10/18 15:09:25    271] #Total wire length on LAYER met2 = 3671 um.
[10/18 15:09:25    271] #Total wire length on LAYER met3 = 520 um.
[10/18 15:09:25    271] #Total wire length on LAYER met4 = 0 um.
[10/18 15:09:25    271] #Total wire length on LAYER met5 = 0 um.
[10/18 15:09:25    271] #Total wire length on LAYER rdl = 0 um.
[10/18 15:09:25    271] #Total number of vias = 93
[10/18 15:09:25    271] #Up-Via Summary (total 93):
[10/18 15:09:25    271] #           
[10/18 15:09:25    271] #-----------------------
[10/18 15:09:25    271] #  Metal 1           18
[10/18 15:09:25    271] #  Metal 2           46
[10/18 15:09:25    271] #  Metal 3           29
[10/18 15:09:25    271] #-----------------------
[10/18 15:09:25    271] #                    93 
[10/18 15:09:25    271] #
[10/18 15:09:25    271] #detailRoute Statistics:
[10/18 15:09:25    271] #Cpu time = 00:00:01
[10/18 15:09:25    271] #Elapsed time = 00:00:01
[10/18 15:09:25    271] #Increased memory = 6.83 (MB)
[10/18 15:09:25    271] #Total memory = 972.13 (MB)
[10/18 15:09:25    271] #Peak memory = 1186.30 (MB)
[10/18 15:09:25    271] #
[10/18 15:09:25    271] #globalDetailRoute statistics:
[10/18 15:09:25    271] #Cpu time = 00:00:03
[10/18 15:09:25    271] #Elapsed time = 00:00:04
[10/18 15:09:25    271] #Increased memory = -16.24 (MB)
[10/18 15:09:25    271] #Total memory = 951.13 (MB)
[10/18 15:09:25    271] #Peak memory = 1186.30 (MB)
[10/18 15:09:25    271] #Number of warnings = 4
[10/18 15:09:25    271] #Total number of warnings = 16
[10/18 15:09:25    271] #Number of fails = 0
[10/18 15:09:25    271] #Total number of fails = 0
[10/18 15:09:25    271] #Complete globalDetailRoute on Fri Oct 18 15:09:25 2024
[10/18 15:09:25    271] #
[10/18 15:09:25    271] #routeDesign: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 951.13 (MB), peak = 1186.30 (MB)
[10/18 15:09:25    271] 
[10/18 15:09:25    271] *** Summary of all messages that are not suppressed in this session:
[10/18 15:09:25    271] Severity  ID               Count  Summary                                  
[10/18 15:09:25    271] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[10/18 15:09:25    271] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[10/18 15:09:25    271] *** Message Summary: 2 warning(s), 0 error(s)
[10/18 15:09:25    271] 
[10/18 15:09:28    271] <CMD_INTERNAL> selectWire 9.8600 42.9150 1209.3800 43.4050 2 vpwr
[10/18 15:09:28    271] **WARN: (IMPSYC-534):	Cannot selectWire (9.8600 42.9150) (1209.3800 43.4050) 2 vpwr - could not find it.
[10/18 15:09:28    271] <CMD> fit
[10/18 15:09:28    271] <CMD> deselectAll
[10/18 15:09:28    271] <CMD_INTERNAL> selectWire 9.8600 359.2650 1209.3800 359.7550 2 vgnd
[10/18 15:09:28    271] **WARN: (IMPSYC-534):	Cannot selectWire (9.8600 359.2650) (1209.3800 359.7550) 2 vgnd - could not find it.
[10/18 15:09:28    271] <CMD> getCTSMode -engine -quiet
[10/18 15:09:28    271] <CMD> getCTSMode -engine -quiet
[10/18 15:09:28    271] <CMD> getFillerMode -quiet
[10/18 15:09:40    273] <CMD> streamOut out/tdc_dg.gds -mapFile sky130_lef_pin.map -libName DesignLib -stripes 1 -units 1000 -mode ALL
[10/18 15:09:40    273] Usage: streamOut                <gdsFileName> 
[10/18 15:09:40    273]                                 [-mapFile <mapFileName>] 
[10/18 15:09:40    273]                                 [-libName <libName>] 
[10/18 15:09:40    273]                                 [-noStructureName | -structureName <structureName>] 
[10/18 15:09:40    273]                                 [-units {100|200|1000|2000|10000|20000}] 
[10/18 15:09:40    273]                                 [-mode {ALL|FILLONLY|NOFILL|NOINSTANCES}] 
[10/18 15:09:40    273]                                 [-offset x y] 
[10/18 15:09:40    273]                                 [-outputMacros] 
[10/18 15:09:40    273]                                 [-dieAreaAsBoundary] 
[10/18 15:09:40    273]                                 [-stripes <number>] 
[10/18 15:09:40    273]                                 [-merge {list of external Stream files}] 
[10/18 15:09:40    273]                                 [-uniquifyCellNames] 
[10/18 15:09:40    273]                                 [-reportFile <fileName>] 
[10/18 15:09:40    273]                                 [-attachInstanceName <attrNumber>] 
[10/18 15:09:40    273]                                 [-attachNetName <attrNumber>]
[10/18 15:09:40    273] 
[10/18 15:09:40    273] ERROR: Incorrect usage for command "streamOut"
[10/18 15:09:40    273] **ERROR: (IMPOGDS-2):	Cannot open 'sky130_lef_pin.map'
[10/18 15:09:40    273] 
[10/18 15:09:40    273] <CMD> verify_connectivity
[10/18 15:09:40    273] VERIFY_CONNECTIVITY use new engine.
[10/18 15:09:40    273] 
[10/18 15:09:40    273] ******** Start: VERIFY CONNECTIVITY ********
[10/18 15:09:40    273] Start Time: Fri Oct 18 15:09:40 2024
[10/18 15:09:40    273] 
[10/18 15:09:40    273] Design Name: user_project_wrapper
[10/18 15:09:40    273] Database Units: 1000
[10/18 15:09:40    273] Design Boundary: (0.0000, 0.0000) (819.7400, 819.7400)
[10/18 15:09:40    273] Error Limit = 1000; Warning Limit = 50
[10/18 15:09:40    273] Check all nets
[10/18 15:09:41    273] 
[10/18 15:09:41    273] Begin Summary 
[10/18 15:09:41    273]   Found no problems or warnings.
[10/18 15:09:41    273] End Summary
[10/18 15:09:41    273] 
[10/18 15:09:41    273] End Time: Fri Oct 18 15:09:41 2024
[10/18 15:09:41    273] Time Elapsed: 0:00:01.0
[10/18 15:09:41    273] 
[10/18 15:09:41    273] ******** End: VERIFY CONNECTIVITY ********
[10/18 15:09:41    273]   Verification Complete : 0 Viols.  0 Wrngs.
[10/18 15:09:41    273]   (CPU Time: 0:00:00.3  MEM: -0.770M)
[10/18 15:09:41    273] 
[10/18 15:09:58    276] <CMD> saveNetlist -excludeLeafCell -phys -includePowerGround -excludeCellInst {scs130ms_tapvpwrvgnd_1 scs130ms_fill_2  scs130ms_fill_4  scs130ms_fill_8  scs130ms_fill_1 } out/pd_net.v
[10/18 15:09:58    276] Writing Netlist "out/pd_net.v" ...
[10/18 15:09:58    276] Pwr name (vpwr).
[10/18 15:09:58    276] Gnd name (vgnd).
[10/18 15:09:58    276] 1 Pwr names and 1 Gnd names.
[10/18 15:09:58    276] Creating all pg connections for top cell (user_project_wrapper).
[10/18 15:11:53    292] <CMD> streamOut out/out -mapFile streamOut.map -libName DesignLib -units 1000 -mode ALL
[10/18 15:11:53    292] Parse map file...
[10/18 15:11:53    292] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (licon li) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (npc licon li) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): npc or remove VIA construct(s) from the map file for the following layer(s): licon li.
[10/18 15:11:53    292] Type 'man IMPOGDS-399' for more detail.
[10/18 15:11:53    292] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (licon li) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (npc licon li) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): npc or remove VIAFILL construct(s) from the map file for the following layer(s): licon li.
[10/18 15:11:53    292] Type 'man IMPOGDS-399' for more detail.
[10/18 15:11:53    292] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (licon li) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (npc licon li) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): npc or remove VIAFILLOPC construct(s) from the map file for the following layer(s): licon li.
[10/18 15:11:53    292] Type 'man IMPOGDS-399' for more detail.
[10/18 15:11:53    292] Writing GDSII file ...
[10/18 15:11:53    292] 	****** db unit per micron = 1000 ******
[10/18 15:11:53    292] 	****** output gds2 file unit per micron = 1000 ******
[10/18 15:11:53    292] 	****** unit scaling factor = 1 ******
[10/18 15:11:53    293] Output for instance
[10/18 15:11:53    293] Output for bump
[10/18 15:11:53    293] Output for physical terminals
[10/18 15:11:53    293] Output for logical terminals
[10/18 15:11:53    293] Output for regular nets
[10/18 15:11:53    293] Output for special nets and metal fills
[10/18 15:11:53    293] Output for via structure generation
[10/18 15:11:53    293] Statistics for GDS generated (version 3)
[10/18 15:11:53    293] ----------------------------------------
[10/18 15:11:53    293] Stream Out Layer Mapping Information:
[10/18 15:11:53    293] GDS Layer Number          GDS Layer Name
[10/18 15:11:53    293] ----------------------------------------
[10/18 15:11:53    293]     149                             COMP
[10/18 15:11:53    293]     150                          DIEAREA
[10/18 15:11:53    293]     1                              licon
[10/18 15:11:53    293]     2                              licon
[10/18 15:11:53    293]     5                              licon
[10/18 15:11:53    293]     3                              licon
[10/18 15:11:53    293]     4                              licon
[10/18 15:11:53    293]     6                              licon
[10/18 15:11:53    293]     7                              licon
[10/18 15:11:53    293]     8                                 li
[10/18 15:11:53    293]     9                                 li
[10/18 15:11:53    293]     10                                li
[10/18 15:11:53    293]     11                                li
[10/18 15:11:53    293]     14                                li
[10/18 15:11:53    293]     12                                li
[10/18 15:11:53    293]     13                                li
[10/18 15:11:53    293]     15                                li
[10/18 15:11:53    293]     16                                li
[10/18 15:11:53    293]     17                                li
[10/18 15:11:53    293]     22                              mcon
[10/18 15:11:53    293]     23                              mcon
[10/18 15:11:53    293]     26                              mcon
[10/18 15:11:53    293]     24                              mcon
[10/18 15:11:53    293]     25                              mcon
[10/18 15:11:53    293]     27                              mcon
[10/18 15:11:53    293]     28                              mcon
[10/18 15:11:53    293]     29                              met1
[10/18 15:11:53    293]     30                              met1
[10/18 15:11:53    293]     31                              met1
[10/18 15:11:53    293]     32                              met1
[10/18 15:11:53    293]     35                              met1
[10/18 15:11:53    293]     33                              met1
[10/18 15:11:53    293]     34                              met1
[10/18 15:11:53    293]     36                              met1
[10/18 15:11:53    293]     37                              met1
[10/18 15:11:53    293]     38                              met1
[10/18 15:11:53    293]     43                              via1
[10/18 15:11:53    293]     44                              via1
[10/18 15:11:53    293]     47                              via1
[10/18 15:11:53    293]     45                              via1
[10/18 15:11:53    293]     46                              via1
[10/18 15:11:53    293]     48                              via1
[10/18 15:11:53    293]     49                              via1
[10/18 15:11:53    293]     50                              met2
[10/18 15:11:53    293]     51                              met2
[10/18 15:11:53    293]     52                              met2
[10/18 15:11:53    293]     53                              met2
[10/18 15:11:53    293]     56                              met2
[10/18 15:11:53    293]     54                              met2
[10/18 15:11:53    293]     55                              met2
[10/18 15:11:53    293]     57                              met2
[10/18 15:11:53    293]     58                              met2
[10/18 15:11:53    293]     59                              met2
[10/18 15:11:53    293]     64                              via2
[10/18 15:11:53    293]     65                              via2
[10/18 15:11:53    293]     68                              via2
[10/18 15:11:53    293]     66                              via2
[10/18 15:11:53    293]     67                              via2
[10/18 15:11:53    293]     69                              via2
[10/18 15:11:53    293]     70                              via2
[10/18 15:11:53    293]     71                              met3
[10/18 15:11:53    293]     72                              met3
[10/18 15:11:53    293]     73                              met3
[10/18 15:11:53    293]     74                              met3
[10/18 15:11:53    293]     77                              met3
[10/18 15:11:53    293]     75                              met3
[10/18 15:11:53    293]     76                              met3
[10/18 15:11:53    293]     78                              met3
[10/18 15:11:53    293]     79                              met3
[10/18 15:11:53    293]     80                              met3
[10/18 15:11:53    293]     85                              via3
[10/18 15:11:53    293]     86                              via3
[10/18 15:11:53    293]     89                              via3
[10/18 15:11:53    293]     87                              via3
[10/18 15:11:53    293]     88                              via3
[10/18 15:11:53    293]     90                              via3
[10/18 15:11:53    293]     91                              via3
[10/18 15:11:53    293]     92                              met4
[10/18 15:11:53    293]     93                              met4
[10/18 15:11:53    293]     94                              met4
[10/18 15:11:53    293]     95                              met4
[10/18 15:11:53    293]     98                              met4
[10/18 15:11:53    293]     96                              met4
[10/18 15:11:53    293]     97                              met4
[10/18 15:11:53    293]     99                              met4
[10/18 15:11:53    293]     100                             met4
[10/18 15:11:53    293]     101                             met4
[10/18 15:11:53    293]     106                             via4
[10/18 15:11:53    293]     107                             via4
[10/18 15:11:53    293]     110                             via4
[10/18 15:11:53    293]     108                             via4
[10/18 15:11:53    293]     109                             via4
[10/18 15:11:53    293]     111                             via4
[10/18 15:11:53    293]     112                             via4
[10/18 15:11:53    293]     113                             met5
[10/18 15:11:53    293]     114                             met5
[10/18 15:11:53    293]     115                             met5
[10/18 15:11:53    293]     116                             met5
[10/18 15:11:53    293]     119                             met5
[10/18 15:11:53    293]     117                             met5
[10/18 15:11:53    293]     118                             met5
[10/18 15:11:53    293]     120                             met5
[10/18 15:11:53    293]     121                             met5
[10/18 15:11:53    293]     122                             met5
[10/18 15:11:53    293]     127                           rdlcon
[10/18 15:11:53    293]     128                           rdlcon
[10/18 15:11:53    293]     131                           rdlcon
[10/18 15:11:53    293]     129                           rdlcon
[10/18 15:11:53    293]     130                           rdlcon
[10/18 15:11:53    293]     132                           rdlcon
[10/18 15:11:53    293]     133                           rdlcon
[10/18 15:11:53    293]     134                              rdl
[10/18 15:11:53    293]     135                              rdl
[10/18 15:11:53    293]     136                              rdl
[10/18 15:11:53    293]     137                              rdl
[10/18 15:11:53    293]     140                              rdl
[10/18 15:11:53    293]     138                              rdl
[10/18 15:11:53    293]     139                              rdl
[10/18 15:11:53    293]     141                              rdl
[10/18 15:11:53    293]     142                              rdl
[10/18 15:11:53    293]     143                              rdl
[10/18 15:11:53    293]     18                                li
[10/18 15:11:53    293]     19                                li
[10/18 15:11:53    293]     20                                li
[10/18 15:11:53    293]     21                                li
[10/18 15:11:53    293]     39                              met1
[10/18 15:11:53    293]     40                              met1
[10/18 15:11:53    293]     41                              met1
[10/18 15:11:53    293]     42                              met1
[10/18 15:11:53    293]     60                              met2
[10/18 15:11:53    293]     61                              met2
[10/18 15:11:53    293]     62                              met2
[10/18 15:11:53    293]     63                              met2
[10/18 15:11:53    293]     81                              met3
[10/18 15:11:53    293]     82                              met3
[10/18 15:11:53    293]     83                              met3
[10/18 15:11:53    293]     84                              met3
[10/18 15:11:53    293]     102                             met4
[10/18 15:11:53    293]     103                             met4
[10/18 15:11:53    293]     104                             met4
[10/18 15:11:53    293]     105                             met4
[10/18 15:11:53    293]     123                             met5
[10/18 15:11:53    293]     124                             met5
[10/18 15:11:53    293]     125                             met5
[10/18 15:11:53    293]     126                             met5
[10/18 15:11:53    293]     144                              rdl
[10/18 15:11:53    293]     145                              rdl
[10/18 15:11:53    293]     146                              rdl
[10/18 15:11:53    293]     147                              rdl
[10/18 15:11:53    293] 
[10/18 15:11:53    293] 
[10/18 15:11:53    293] Stream Out Information Processed for GDS version 3:
[10/18 15:11:53    293] Units: 1000 DBU
[10/18 15:11:53    293] 
[10/18 15:11:53    293] Object                             Count
[10/18 15:11:53    293] ----------------------------------------
[10/18 15:11:53    293] Instances                          59287
[10/18 15:11:53    293] 
[10/18 15:11:53    293] Ports/Pins                           643
[10/18 15:11:53    293]     metal layer met1                   2
[10/18 15:11:53    293]     metal layer met2                 641
[10/18 15:11:53    293] 
[10/18 15:11:53    293] Nets                                 398
[10/18 15:11:53    293]     metal layer li                     2
[10/18 15:11:53    293]     metal layer met1                  86
[10/18 15:11:53    293]     metal layer met2                 284
[10/18 15:11:53    293]     metal layer met3                  26
[10/18 15:11:53    293] 
[10/18 15:11:53    293]     Via Instances                     93
[10/18 15:11:53    293] 
[10/18 15:11:53    293] Special Nets                         997
[10/18 15:11:53    293]     metal layer li                     7
[10/18 15:11:53    293]     metal layer met1                 728
[10/18 15:11:53    293]     metal layer met2                  13
[10/18 15:11:53    293]     metal layer met3                 249
[10/18 15:11:53    293] 
[10/18 15:11:53    293]     Via Instances                   2857
[10/18 15:11:53    293] 
[10/18 15:11:53    293] Metal Fills                            0
[10/18 15:11:53    293] 
[10/18 15:11:53    293]     Via Instances                      0
[10/18 15:11:53    293] 
[10/18 15:11:53    293] Metal FillOPCs                         0
[10/18 15:11:53    293] 
[10/18 15:11:53    293]     Via Instances                      0
[10/18 15:11:53    293] 
[10/18 15:11:53    293] Text                                 655
[10/18 15:11:53    293]     metal layer met1                   6
[10/18 15:11:53    293]     metal layer met2                 649
[10/18 15:11:53    293] 
[10/18 15:11:53    293] 
[10/18 15:11:53    293] Blockages                              0
[10/18 15:11:53    293] 
[10/18 15:11:53    293] 
[10/18 15:11:53    293] Custom Text                            0
[10/18 15:11:53    293] 
[10/18 15:11:53    293] 
[10/18 15:11:53    293] Custom Box                             0
[10/18 15:11:53    293] 
[10/18 15:11:53    293] Trim Metal                             0
[10/18 15:11:53    293] 
[10/18 15:11:53    293] ######Streamout is finished!
[10/18 15:11:54    293] <CMD> streamOut out/out -mapFile streamOut.map -libName DesignLib -units 1000 -mode ALL
[10/18 15:11:54    293] Parse map file...
[10/18 15:11:54    293] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (licon li) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (npc licon li) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): npc or remove VIA construct(s) from the map file for the following layer(s): licon li.
[10/18 15:11:54    293] Type 'man IMPOGDS-399' for more detail.
[10/18 15:11:54    293] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (licon li) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (npc licon li) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): npc or remove VIAFILL construct(s) from the map file for the following layer(s): licon li.
[10/18 15:11:54    293] Type 'man IMPOGDS-399' for more detail.
[10/18 15:11:54    293] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (licon li) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (npc licon li) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): npc or remove VIAFILLOPC construct(s) from the map file for the following layer(s): licon li.
[10/18 15:11:54    293] Type 'man IMPOGDS-399' for more detail.
[10/18 15:11:54    293] Writing GDSII file ...
[10/18 15:11:54    293] 	****** db unit per micron = 1000 ******
[10/18 15:11:54    293] 	****** output gds2 file unit per micron = 1000 ******
[10/18 15:11:54    293] 	****** unit scaling factor = 1 ******
[10/18 15:11:54    293] Output for instance
[10/18 15:11:54    293] Output for bump
[10/18 15:11:54    293] Output for physical terminals
[10/18 15:11:54    293] Output for logical terminals
[10/18 15:11:54    293] Output for regular nets
[10/18 15:11:54    293] Output for special nets and metal fills
[10/18 15:11:55    293] Output for via structure generation
[10/18 15:11:55    293] Statistics for GDS generated (version 3)
[10/18 15:11:55    293] ----------------------------------------
[10/18 15:11:55    293] Stream Out Layer Mapping Information:
[10/18 15:11:55    293] GDS Layer Number          GDS Layer Name
[10/18 15:11:55    293] ----------------------------------------
[10/18 15:11:55    293]     149                             COMP
[10/18 15:11:55    293]     150                          DIEAREA
[10/18 15:11:55    293]     1                              licon
[10/18 15:11:55    293]     2                              licon
[10/18 15:11:55    293]     5                              licon
[10/18 15:11:55    293]     3                              licon
[10/18 15:11:55    293]     4                              licon
[10/18 15:11:55    293]     6                              licon
[10/18 15:11:55    293]     7                              licon
[10/18 15:11:55    293]     8                                 li
[10/18 15:11:55    293]     9                                 li
[10/18 15:11:55    293]     10                                li
[10/18 15:11:55    293]     11                                li
[10/18 15:11:55    293]     14                                li
[10/18 15:11:55    293]     12                                li
[10/18 15:11:55    293]     13                                li
[10/18 15:11:55    293]     15                                li
[10/18 15:11:55    293]     16                                li
[10/18 15:11:55    293]     17                                li
[10/18 15:11:55    293]     22                              mcon
[10/18 15:11:55    293]     23                              mcon
[10/18 15:11:55    293]     26                              mcon
[10/18 15:11:55    293]     24                              mcon
[10/18 15:11:55    293]     25                              mcon
[10/18 15:11:55    293]     27                              mcon
[10/18 15:11:55    293]     28                              mcon
[10/18 15:11:55    293]     29                              met1
[10/18 15:11:55    293]     30                              met1
[10/18 15:11:55    293]     31                              met1
[10/18 15:11:55    293]     32                              met1
[10/18 15:11:55    293]     35                              met1
[10/18 15:11:55    293]     33                              met1
[10/18 15:11:55    293]     34                              met1
[10/18 15:11:55    293]     36                              met1
[10/18 15:11:55    293]     37                              met1
[10/18 15:11:55    293]     38                              met1
[10/18 15:11:55    293]     43                              via1
[10/18 15:11:55    293]     44                              via1
[10/18 15:11:55    293]     47                              via1
[10/18 15:11:55    293]     45                              via1
[10/18 15:11:55    293]     46                              via1
[10/18 15:11:55    293]     48                              via1
[10/18 15:11:55    293]     49                              via1
[10/18 15:11:55    293]     50                              met2
[10/18 15:11:55    293]     51                              met2
[10/18 15:11:55    293]     52                              met2
[10/18 15:11:55    293]     53                              met2
[10/18 15:11:55    293]     56                              met2
[10/18 15:11:55    293]     54                              met2
[10/18 15:11:55    293]     55                              met2
[10/18 15:11:55    293]     57                              met2
[10/18 15:11:55    293]     58                              met2
[10/18 15:11:55    293]     59                              met2
[10/18 15:11:55    293]     64                              via2
[10/18 15:11:55    293]     65                              via2
[10/18 15:11:55    293]     68                              via2
[10/18 15:11:55    293]     66                              via2
[10/18 15:11:55    293]     67                              via2
[10/18 15:11:55    293]     69                              via2
[10/18 15:11:55    293]     70                              via2
[10/18 15:11:55    293]     71                              met3
[10/18 15:11:55    293]     72                              met3
[10/18 15:11:55    293]     73                              met3
[10/18 15:11:55    293]     74                              met3
[10/18 15:11:55    293]     77                              met3
[10/18 15:11:55    293]     75                              met3
[10/18 15:11:55    293]     76                              met3
[10/18 15:11:55    293]     78                              met3
[10/18 15:11:55    293]     79                              met3
[10/18 15:11:55    293]     80                              met3
[10/18 15:11:55    293]     85                              via3
[10/18 15:11:55    293]     86                              via3
[10/18 15:11:55    293]     89                              via3
[10/18 15:11:55    293]     87                              via3
[10/18 15:11:55    293]     88                              via3
[10/18 15:11:55    293]     90                              via3
[10/18 15:11:55    293]     91                              via3
[10/18 15:11:55    293]     92                              met4
[10/18 15:11:55    293]     93                              met4
[10/18 15:11:55    293]     94                              met4
[10/18 15:11:55    293]     95                              met4
[10/18 15:11:55    293]     98                              met4
[10/18 15:11:55    293]     96                              met4
[10/18 15:11:55    293]     97                              met4
[10/18 15:11:55    293]     99                              met4
[10/18 15:11:55    293]     100                             met4
[10/18 15:11:55    293]     101                             met4
[10/18 15:11:55    293]     106                             via4
[10/18 15:11:55    293]     107                             via4
[10/18 15:11:55    293]     110                             via4
[10/18 15:11:55    293]     108                             via4
[10/18 15:11:55    293]     109                             via4
[10/18 15:11:55    293]     111                             via4
[10/18 15:11:55    293]     112                             via4
[10/18 15:11:55    293]     113                             met5
[10/18 15:11:55    293]     114                             met5
[10/18 15:11:55    293]     115                             met5
[10/18 15:11:55    293]     116                             met5
[10/18 15:11:55    293]     119                             met5
[10/18 15:11:55    293]     117                             met5
[10/18 15:11:55    293]     118                             met5
[10/18 15:11:55    293]     120                             met5
[10/18 15:11:55    293]     121                             met5
[10/18 15:11:55    293]     122                             met5
[10/18 15:11:55    293]     127                           rdlcon
[10/18 15:11:55    293]     128                           rdlcon
[10/18 15:11:55    293]     131                           rdlcon
[10/18 15:11:55    293]     129                           rdlcon
[10/18 15:11:55    293]     130                           rdlcon
[10/18 15:11:55    293]     132                           rdlcon
[10/18 15:11:55    293]     133                           rdlcon
[10/18 15:11:55    293]     134                              rdl
[10/18 15:11:55    293]     135                              rdl
[10/18 15:11:55    293]     136                              rdl
[10/18 15:11:55    293]     137                              rdl
[10/18 15:11:55    293]     140                              rdl
[10/18 15:11:55    293]     138                              rdl
[10/18 15:11:55    293]     139                              rdl
[10/18 15:11:55    293]     141                              rdl
[10/18 15:11:55    293]     142                              rdl
[10/18 15:11:55    293]     143                              rdl
[10/18 15:11:55    293]     18                                li
[10/18 15:11:55    293]     19                                li
[10/18 15:11:55    293]     20                                li
[10/18 15:11:55    293]     21                                li
[10/18 15:11:55    293]     39                              met1
[10/18 15:11:55    293]     40                              met1
[10/18 15:11:55    293]     41                              met1
[10/18 15:11:55    293]     42                              met1
[10/18 15:11:55    293]     60                              met2
[10/18 15:11:55    293]     61                              met2
[10/18 15:11:55    293]     62                              met2
[10/18 15:11:55    293]     63                              met2
[10/18 15:11:55    293]     81                              met3
[10/18 15:11:55    293]     82                              met3
[10/18 15:11:55    293]     83                              met3
[10/18 15:11:55    293]     84                              met3
[10/18 15:11:55    293]     102                             met4
[10/18 15:11:55    293]     103                             met4
[10/18 15:11:55    293]     104                             met4
[10/18 15:11:55    293]     105                             met4
[10/18 15:11:55    293]     123                             met5
[10/18 15:11:55    293]     124                             met5
[10/18 15:11:55    293]     125                             met5
[10/18 15:11:55    293]     126                             met5
[10/18 15:11:55    293]     144                              rdl
[10/18 15:11:55    293]     145                              rdl
[10/18 15:11:55    293]     146                              rdl
[10/18 15:11:55    293]     147                              rdl
[10/18 15:11:55    293] 
[10/18 15:11:55    293] 
[10/18 15:11:55    293] Stream Out Information Processed for GDS version 3:
[10/18 15:11:55    293] Units: 1000 DBU
[10/18 15:11:55    293] 
[10/18 15:11:55    293] Object                             Count
[10/18 15:11:55    293] ----------------------------------------
[10/18 15:11:55    293] Instances                          59287
[10/18 15:11:55    293] 
[10/18 15:11:55    293] Ports/Pins                          1288
[10/18 15:11:55    293]     metal layer met1                   5
[10/18 15:11:55    293]     metal layer met2                1283
[10/18 15:11:55    293] 
[10/18 15:11:55    293] Nets                                 800
[10/18 15:11:55    293]     metal layer li                     5
[10/18 15:11:55    293]     metal layer met1                 173
[10/18 15:11:55    293]     metal layer met2                 569
[10/18 15:11:55    293]     metal layer met3                  53
[10/18 15:11:55    293] 
[10/18 15:11:55    293]     Via Instances                     93
[10/18 15:11:55    293] 
[10/18 15:11:55    293] Special Nets                        1998
[10/18 15:11:55    293]     metal layer li                    15
[10/18 15:11:55    293]     metal layer met1                1457
[10/18 15:11:55    293]     metal layer met2                  27
[10/18 15:11:55    293]     metal layer met3                 499
[10/18 15:11:55    293] 
[10/18 15:11:55    293]     Via Instances                   2857
[10/18 15:11:55    293] 
[10/18 15:11:55    293] Metal Fills                            0
[10/18 15:11:55    293] 
[10/18 15:11:55    293]     Via Instances                      0
[10/18 15:11:55    293] 
[10/18 15:11:55    293] Metal FillOPCs                         0
[10/18 15:11:55    293] 
[10/18 15:11:55    293]     Via Instances                      0
[10/18 15:11:55    293] 
[10/18 15:11:55    293] Text                                1311
[10/18 15:11:55    293]     metal layer met1                  11
[10/18 15:11:55    293]     metal layer met2                1300
[10/18 15:11:55    293] 
[10/18 15:11:55    293] 
[10/18 15:11:55    293] Blockages                              0
[10/18 15:11:55    293] 
[10/18 15:11:55    293] 
[10/18 15:11:55    293] Custom Text                            0
[10/18 15:11:55    293] 
[10/18 15:11:55    293] 
[10/18 15:11:55    293] Custom Box                             0
[10/18 15:11:55    293] 
[10/18 15:11:55    293] Trim Metal                             0
[10/18 15:11:55    293] 
[10/18 15:11:55    293] ######Streamout is finished!
[10/18 15:14:17    312] <CMD> selectInst FILLER_impl0_47235
[10/18 15:14:27    313] <CMD> deselectAll
[10/18 15:16:53    335] <CMD> streamOut out/gdsfile.gds -mapFile streamOut.map -libName DesignLib -units 1000 -mode ALL
[10/18 15:16:53    335] Parse map file...
[10/18 15:16:53    335] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (licon li) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (npc licon li) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): npc or remove VIA construct(s) from the map file for the following layer(s): licon li.
[10/18 15:16:53    335] Type 'man IMPOGDS-399' for more detail.
[10/18 15:16:53    335] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (licon li) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (npc licon li) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): npc or remove VIAFILL construct(s) from the map file for the following layer(s): licon li.
[10/18 15:16:53    335] Type 'man IMPOGDS-399' for more detail.
[10/18 15:16:53    335] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (licon li) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (npc licon li) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): npc or remove VIAFILLOPC construct(s) from the map file for the following layer(s): licon li.
[10/18 15:16:53    335] Type 'man IMPOGDS-399' for more detail.
[10/18 15:16:53    335] Writing GDSII file ...
[10/18 15:16:53    335] 	****** db unit per micron = 1000 ******
[10/18 15:16:53    335] 	****** output gds2 file unit per micron = 1000 ******
[10/18 15:16:53    335] 	****** unit scaling factor = 1 ******
[10/18 15:16:53    335] Output for instance
[10/18 15:16:53    335] Output for bump
[10/18 15:16:53    335] Output for physical terminals
[10/18 15:16:53    335] Output for logical terminals
[10/18 15:16:53    335] Output for regular nets
[10/18 15:16:53    335] Output for special nets and metal fills
[10/18 15:16:53    335] Output for via structure generation
[10/18 15:16:53    335] Statistics for GDS generated (version 3)
[10/18 15:16:53    335] ----------------------------------------
[10/18 15:16:53    335] Stream Out Layer Mapping Information:
[10/18 15:16:53    335] GDS Layer Number          GDS Layer Name
[10/18 15:16:53    335] ----------------------------------------
[10/18 15:16:53    335]     149                             COMP
[10/18 15:16:53    335]     150                          DIEAREA
[10/18 15:16:53    335]     1                              licon
[10/18 15:16:53    335]     2                              licon
[10/18 15:16:53    335]     5                              licon
[10/18 15:16:53    335]     3                              licon
[10/18 15:16:53    335]     4                              licon
[10/18 15:16:53    335]     6                              licon
[10/18 15:16:53    335]     7                              licon
[10/18 15:16:53    335]     8                                 li
[10/18 15:16:53    335]     9                                 li
[10/18 15:16:53    335]     10                                li
[10/18 15:16:53    335]     11                                li
[10/18 15:16:53    335]     14                                li
[10/18 15:16:53    335]     12                                li
[10/18 15:16:53    335]     13                                li
[10/18 15:16:53    335]     15                                li
[10/18 15:16:53    335]     16                                li
[10/18 15:16:53    335]     17                                li
[10/18 15:16:53    335]     22                              mcon
[10/18 15:16:53    335]     23                              mcon
[10/18 15:16:53    335]     26                              mcon
[10/18 15:16:53    335]     24                              mcon
[10/18 15:16:53    335]     25                              mcon
[10/18 15:16:53    335]     27                              mcon
[10/18 15:16:53    335]     28                              mcon
[10/18 15:16:53    335]     29                              met1
[10/18 15:16:53    335]     30                              met1
[10/18 15:16:53    335]     31                              met1
[10/18 15:16:53    335]     32                              met1
[10/18 15:16:53    335]     35                              met1
[10/18 15:16:53    335]     33                              met1
[10/18 15:16:53    335]     34                              met1
[10/18 15:16:53    335]     36                              met1
[10/18 15:16:53    335]     37                              met1
[10/18 15:16:53    335]     38                              met1
[10/18 15:16:53    335]     43                              via1
[10/18 15:16:53    335]     44                              via1
[10/18 15:16:53    335]     47                              via1
[10/18 15:16:53    335]     45                              via1
[10/18 15:16:53    335]     46                              via1
[10/18 15:16:53    335]     48                              via1
[10/18 15:16:53    335]     49                              via1
[10/18 15:16:53    335]     50                              met2
[10/18 15:16:53    335]     51                              met2
[10/18 15:16:53    335]     52                              met2
[10/18 15:16:53    335]     53                              met2
[10/18 15:16:53    335]     56                              met2
[10/18 15:16:53    335]     54                              met2
[10/18 15:16:53    335]     55                              met2
[10/18 15:16:53    335]     57                              met2
[10/18 15:16:53    335]     58                              met2
[10/18 15:16:53    335]     59                              met2
[10/18 15:16:53    335]     64                              via2
[10/18 15:16:53    335]     65                              via2
[10/18 15:16:53    335]     68                              via2
[10/18 15:16:53    335]     66                              via2
[10/18 15:16:53    335]     67                              via2
[10/18 15:16:53    335]     69                              via2
[10/18 15:16:53    335]     70                              via2
[10/18 15:16:53    335]     71                              met3
[10/18 15:16:53    335]     72                              met3
[10/18 15:16:53    335]     73                              met3
[10/18 15:16:53    335]     74                              met3
[10/18 15:16:53    335]     77                              met3
[10/18 15:16:53    335]     75                              met3
[10/18 15:16:53    335]     76                              met3
[10/18 15:16:53    335]     78                              met3
[10/18 15:16:53    335]     79                              met3
[10/18 15:16:53    335]     80                              met3
[10/18 15:16:53    335]     85                              via3
[10/18 15:16:53    335]     86                              via3
[10/18 15:16:53    335]     89                              via3
[10/18 15:16:53    335]     87                              via3
[10/18 15:16:53    335]     88                              via3
[10/18 15:16:53    335]     90                              via3
[10/18 15:16:53    335]     91                              via3
[10/18 15:16:53    335]     92                              met4
[10/18 15:16:53    335]     93                              met4
[10/18 15:16:53    335]     94                              met4
[10/18 15:16:53    335]     95                              met4
[10/18 15:16:53    335]     98                              met4
[10/18 15:16:53    335]     96                              met4
[10/18 15:16:53    335]     97                              met4
[10/18 15:16:53    335]     99                              met4
[10/18 15:16:53    335]     100                             met4
[10/18 15:16:53    335]     101                             met4
[10/18 15:16:53    335]     106                             via4
[10/18 15:16:53    335]     107                             via4
[10/18 15:16:53    335]     110                             via4
[10/18 15:16:53    335]     108                             via4
[10/18 15:16:53    335]     109                             via4
[10/18 15:16:53    335]     111                             via4
[10/18 15:16:53    335]     112                             via4
[10/18 15:16:53    335]     113                             met5
[10/18 15:16:53    335]     114                             met5
[10/18 15:16:53    335]     115                             met5
[10/18 15:16:53    335]     116                             met5
[10/18 15:16:53    335]     119                             met5
[10/18 15:16:53    335]     117                             met5
[10/18 15:16:53    335]     118                             met5
[10/18 15:16:53    335]     120                             met5
[10/18 15:16:53    335]     121                             met5
[10/18 15:16:53    335]     122                             met5
[10/18 15:16:53    335]     127                           rdlcon
[10/18 15:16:53    335]     128                           rdlcon
[10/18 15:16:53    335]     131                           rdlcon
[10/18 15:16:53    335]     129                           rdlcon
[10/18 15:16:53    335]     130                           rdlcon
[10/18 15:16:53    335]     132                           rdlcon
[10/18 15:16:53    335]     133                           rdlcon
[10/18 15:16:53    335]     134                              rdl
[10/18 15:16:53    335]     135                              rdl
[10/18 15:16:53    335]     136                              rdl
[10/18 15:16:53    335]     137                              rdl
[10/18 15:16:53    335]     140                              rdl
[10/18 15:16:53    335]     138                              rdl
[10/18 15:16:53    335]     139                              rdl
[10/18 15:16:53    335]     141                              rdl
[10/18 15:16:53    335]     142                              rdl
[10/18 15:16:53    335]     143                              rdl
[10/18 15:16:53    335]     18                                li
[10/18 15:16:53    335]     19                                li
[10/18 15:16:53    335]     20                                li
[10/18 15:16:53    335]     21                                li
[10/18 15:16:53    335]     39                              met1
[10/18 15:16:53    335]     40                              met1
[10/18 15:16:53    335]     41                              met1
[10/18 15:16:53    335]     42                              met1
[10/18 15:16:53    335]     60                              met2
[10/18 15:16:53    335]     61                              met2
[10/18 15:16:53    335]     62                              met2
[10/18 15:16:53    335]     63                              met2
[10/18 15:16:53    335]     81                              met3
[10/18 15:16:53    335]     82                              met3
[10/18 15:16:53    335]     83                              met3
[10/18 15:16:53    335]     84                              met3
[10/18 15:16:53    335]     102                             met4
[10/18 15:16:53    335]     103                             met4
[10/18 15:16:53    335]     104                             met4
[10/18 15:16:53    335]     105                             met4
[10/18 15:16:53    335]     123                             met5
[10/18 15:16:53    335]     124                             met5
[10/18 15:16:53    335]     125                             met5
[10/18 15:16:53    335]     126                             met5
[10/18 15:16:53    335]     144                              rdl
[10/18 15:16:53    335]     145                              rdl
[10/18 15:16:53    335]     146                              rdl
[10/18 15:16:53    335]     147                              rdl
[10/18 15:16:53    335] 
[10/18 15:16:53    335] 
[10/18 15:16:53    335] Stream Out Information Processed for GDS version 3:
[10/18 15:16:53    335] Units: 1000 DBU
[10/18 15:16:53    335] 
[10/18 15:16:53    335] Object                             Count
[10/18 15:16:53    335] ----------------------------------------
[10/18 15:16:53    335] Instances                          59287
[10/18 15:16:53    335] 
[10/18 15:16:53    335] Ports/Pins                          1933
[10/18 15:16:53    335]     metal layer met1                   8
[10/18 15:16:53    335]     metal layer met2                1925
[10/18 15:16:53    335] 
[10/18 15:16:53    335] Nets                                1202
[10/18 15:16:53    335]     metal layer li                     8
[10/18 15:16:53    335]     metal layer met1                 260
[10/18 15:16:53    335]     metal layer met2                 854
[10/18 15:16:53    335]     metal layer met3                  80
[10/18 15:16:53    335] 
[10/18 15:16:53    335]     Via Instances                     93
[10/18 15:16:53    335] 
[10/18 15:16:53    335] Special Nets                        2999
[10/18 15:16:53    335]     metal layer li                    23
[10/18 15:16:53    335]     metal layer met1                2186
[10/18 15:16:53    335]     metal layer met2                  41
[10/18 15:16:53    335]     metal layer met3                 749
[10/18 15:16:53    335] 
[10/18 15:16:53    335]     Via Instances                   2857
[10/18 15:16:53    335] 
[10/18 15:16:53    335] Metal Fills                            0
[10/18 15:16:53    335] 
[10/18 15:16:53    335]     Via Instances                      0
[10/18 15:16:53    335] 
[10/18 15:16:53    335] Metal FillOPCs                         0
[10/18 15:16:53    335] 
[10/18 15:16:53    335]     Via Instances                      0
[10/18 15:16:53    335] 
[10/18 15:16:53    335] Text                                1968
[10/18 15:16:53    335]     metal layer met1                  18
[10/18 15:16:53    335]     metal layer met2                1950
[10/18 15:16:53    335] 
[10/18 15:16:53    335] 
[10/18 15:16:53    335] Blockages                              0
[10/18 15:16:53    335] 
[10/18 15:16:53    335] 
[10/18 15:16:53    335] Custom Text                            0
[10/18 15:16:53    335] 
[10/18 15:16:53    335] 
[10/18 15:16:53    335] Custom Box                             0
[10/18 15:16:53    335] 
[10/18 15:16:53    335] Trim Metal                             0
[10/18 15:16:53    335] 
[10/18 15:16:53    335] ######Streamout is finished!
[10/18 15:16:55    335] <CMD> streamOut out/gdsfile.gds -mapFile streamOut.map -libName DesignLib -units 1000 -mode ALL
[10/18 15:16:55    335] Parse map file...
[10/18 15:16:55    335] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (licon li) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (npc licon li) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): npc or remove VIA construct(s) from the map file for the following layer(s): licon li.
[10/18 15:16:55    335] Type 'man IMPOGDS-399' for more detail.
[10/18 15:16:55    335] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (licon li) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (npc licon li) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): npc or remove VIAFILL construct(s) from the map file for the following layer(s): licon li.
[10/18 15:16:55    335] Type 'man IMPOGDS-399' for more detail.
[10/18 15:16:55    335] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (licon li) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (npc licon li) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): npc or remove VIAFILLOPC construct(s) from the map file for the following layer(s): licon li.
[10/18 15:16:55    335] Type 'man IMPOGDS-399' for more detail.
[10/18 15:16:55    335] Writing GDSII file ...
[10/18 15:16:55    335] 	****** db unit per micron = 1000 ******
[10/18 15:16:55    335] 	****** output gds2 file unit per micron = 1000 ******
[10/18 15:16:55    335] 	****** unit scaling factor = 1 ******
[10/18 15:16:55    335] Output for instance
[10/18 15:16:55    336] Output for bump
[10/18 15:16:55    336] Output for physical terminals
[10/18 15:16:55    336] Output for logical terminals
[10/18 15:16:55    336] Output for regular nets
[10/18 15:16:55    336] Output for special nets and metal fills
[10/18 15:16:55    336] Output for via structure generation
[10/18 15:16:55    336] Statistics for GDS generated (version 3)
[10/18 15:16:55    336] ----------------------------------------
[10/18 15:16:55    336] Stream Out Layer Mapping Information:
[10/18 15:16:55    336] GDS Layer Number          GDS Layer Name
[10/18 15:16:55    336] ----------------------------------------
[10/18 15:16:55    336]     149                             COMP
[10/18 15:16:55    336]     150                          DIEAREA
[10/18 15:16:55    336]     1                              licon
[10/18 15:16:55    336]     2                              licon
[10/18 15:16:55    336]     5                              licon
[10/18 15:16:55    336]     3                              licon
[10/18 15:16:55    336]     4                              licon
[10/18 15:16:55    336]     6                              licon
[10/18 15:16:55    336]     7                              licon
[10/18 15:16:55    336]     8                                 li
[10/18 15:16:55    336]     9                                 li
[10/18 15:16:55    336]     10                                li
[10/18 15:16:55    336]     11                                li
[10/18 15:16:55    336]     14                                li
[10/18 15:16:55    336]     12                                li
[10/18 15:16:55    336]     13                                li
[10/18 15:16:55    336]     15                                li
[10/18 15:16:55    336]     16                                li
[10/18 15:16:55    336]     17                                li
[10/18 15:16:55    336]     22                              mcon
[10/18 15:16:55    336]     23                              mcon
[10/18 15:16:55    336]     26                              mcon
[10/18 15:16:55    336]     24                              mcon
[10/18 15:16:55    336]     25                              mcon
[10/18 15:16:55    336]     27                              mcon
[10/18 15:16:55    336]     28                              mcon
[10/18 15:16:55    336]     29                              met1
[10/18 15:16:55    336]     30                              met1
[10/18 15:16:55    336]     31                              met1
[10/18 15:16:55    336]     32                              met1
[10/18 15:16:55    336]     35                              met1
[10/18 15:16:55    336]     33                              met1
[10/18 15:16:55    336]     34                              met1
[10/18 15:16:55    336]     36                              met1
[10/18 15:16:55    336]     37                              met1
[10/18 15:16:55    336]     38                              met1
[10/18 15:16:55    336]     43                              via1
[10/18 15:16:55    336]     44                              via1
[10/18 15:16:55    336]     47                              via1
[10/18 15:16:55    336]     45                              via1
[10/18 15:16:55    336]     46                              via1
[10/18 15:16:55    336]     48                              via1
[10/18 15:16:55    336]     49                              via1
[10/18 15:16:55    336]     50                              met2
[10/18 15:16:55    336]     51                              met2
[10/18 15:16:55    336]     52                              met2
[10/18 15:16:55    336]     53                              met2
[10/18 15:16:55    336]     56                              met2
[10/18 15:16:55    336]     54                              met2
[10/18 15:16:55    336]     55                              met2
[10/18 15:16:55    336]     57                              met2
[10/18 15:16:55    336]     58                              met2
[10/18 15:16:55    336]     59                              met2
[10/18 15:16:55    336]     64                              via2
[10/18 15:16:55    336]     65                              via2
[10/18 15:16:55    336]     68                              via2
[10/18 15:16:55    336]     66                              via2
[10/18 15:16:55    336]     67                              via2
[10/18 15:16:55    336]     69                              via2
[10/18 15:16:55    336]     70                              via2
[10/18 15:16:55    336]     71                              met3
[10/18 15:16:55    336]     72                              met3
[10/18 15:16:55    336]     73                              met3
[10/18 15:16:55    336]     74                              met3
[10/18 15:16:55    336]     77                              met3
[10/18 15:16:55    336]     75                              met3
[10/18 15:16:55    336]     76                              met3
[10/18 15:16:55    336]     78                              met3
[10/18 15:16:55    336]     79                              met3
[10/18 15:16:55    336]     80                              met3
[10/18 15:16:55    336]     85                              via3
[10/18 15:16:55    336]     86                              via3
[10/18 15:16:55    336]     89                              via3
[10/18 15:16:55    336]     87                              via3
[10/18 15:16:55    336]     88                              via3
[10/18 15:16:55    336]     90                              via3
[10/18 15:16:55    336]     91                              via3
[10/18 15:16:55    336]     92                              met4
[10/18 15:16:55    336]     93                              met4
[10/18 15:16:55    336]     94                              met4
[10/18 15:16:55    336]     95                              met4
[10/18 15:16:55    336]     98                              met4
[10/18 15:16:55    336]     96                              met4
[10/18 15:16:55    336]     97                              met4
[10/18 15:16:55    336]     99                              met4
[10/18 15:16:55    336]     100                             met4
[10/18 15:16:55    336]     101                             met4
[10/18 15:16:55    336]     106                             via4
[10/18 15:16:55    336]     107                             via4
[10/18 15:16:55    336]     110                             via4
[10/18 15:16:55    336]     108                             via4
[10/18 15:16:55    336]     109                             via4
[10/18 15:16:55    336]     111                             via4
[10/18 15:16:55    336]     112                             via4
[10/18 15:16:55    336]     113                             met5
[10/18 15:16:55    336]     114                             met5
[10/18 15:16:55    336]     115                             met5
[10/18 15:16:55    336]     116                             met5
[10/18 15:16:55    336]     119                             met5
[10/18 15:16:55    336]     117                             met5
[10/18 15:16:55    336]     118                             met5
[10/18 15:16:55    336]     120                             met5
[10/18 15:16:55    336]     121                             met5
[10/18 15:16:55    336]     122                             met5
[10/18 15:16:55    336]     127                           rdlcon
[10/18 15:16:55    336]     128                           rdlcon
[10/18 15:16:55    336]     131                           rdlcon
[10/18 15:16:55    336]     129                           rdlcon
[10/18 15:16:55    336]     130                           rdlcon
[10/18 15:16:55    336]     132                           rdlcon
[10/18 15:16:55    336]     133                           rdlcon
[10/18 15:16:55    336]     134                              rdl
[10/18 15:16:55    336]     135                              rdl
[10/18 15:16:55    336]     136                              rdl
[10/18 15:16:55    336]     137                              rdl
[10/18 15:16:55    336]     140                              rdl
[10/18 15:16:55    336]     138                              rdl
[10/18 15:16:55    336]     139                              rdl
[10/18 15:16:55    336]     141                              rdl
[10/18 15:16:55    336]     142                              rdl
[10/18 15:16:55    336]     143                              rdl
[10/18 15:16:55    336]     18                                li
[10/18 15:16:55    336]     19                                li
[10/18 15:16:55    336]     20                                li
[10/18 15:16:55    336]     21                                li
[10/18 15:16:55    336]     39                              met1
[10/18 15:16:55    336]     40                              met1
[10/18 15:16:55    336]     41                              met1
[10/18 15:16:55    336]     42                              met1
[10/18 15:16:55    336]     60                              met2
[10/18 15:16:55    336]     61                              met2
[10/18 15:16:55    336]     62                              met2
[10/18 15:16:55    336]     63                              met2
[10/18 15:16:55    336]     81                              met3
[10/18 15:16:55    336]     82                              met3
[10/18 15:16:55    336]     83                              met3
[10/18 15:16:55    336]     84                              met3
[10/18 15:16:55    336]     102                             met4
[10/18 15:16:55    336]     103                             met4
[10/18 15:16:55    336]     104                             met4
[10/18 15:16:55    336]     105                             met4
[10/18 15:16:55    336]     123                             met5
[10/18 15:16:55    336]     124                             met5
[10/18 15:16:55    336]     125                             met5
[10/18 15:16:55    336]     126                             met5
[10/18 15:16:55    336]     144                              rdl
[10/18 15:16:55    336]     145                              rdl
[10/18 15:16:55    336]     146                              rdl
[10/18 15:16:55    336]     147                              rdl
[10/18 15:16:55    336] 
[10/18 15:16:55    336] 
[10/18 15:16:55    336] Stream Out Information Processed for GDS version 3:
[10/18 15:16:55    336] Units: 1000 DBU
[10/18 15:16:55    336] 
[10/18 15:16:55    336] Object                             Count
[10/18 15:16:55    336] ----------------------------------------
[10/18 15:16:55    336] Instances                          59287
[10/18 15:16:55    336] 
[10/18 15:16:55    336] Ports/Pins                          2578
[10/18 15:16:55    336]     metal layer met1                  11
[10/18 15:16:55    336]     metal layer met2                2567
[10/18 15:16:55    336] 
[10/18 15:16:55    336] Nets                                1604
[10/18 15:16:55    336]     metal layer li                    11
[10/18 15:16:55    336]     metal layer met1                 347
[10/18 15:16:55    336]     metal layer met2                1139
[10/18 15:16:55    336]     metal layer met3                 107
[10/18 15:16:55    336] 
[10/18 15:16:55    336]     Via Instances                     93
[10/18 15:16:55    336] 
[10/18 15:16:55    336] Special Nets                        4000
[10/18 15:16:55    336]     metal layer li                    31
[10/18 15:16:55    336]     metal layer met1                2915
[10/18 15:16:55    336]     metal layer met2                  55
[10/18 15:16:55    336]     metal layer met3                 999
[10/18 15:16:55    336] 
[10/18 15:16:55    336]     Via Instances                   2857
[10/18 15:16:55    336] 
[10/18 15:16:55    336] Metal Fills                            0
[10/18 15:16:55    336] 
[10/18 15:16:55    336]     Via Instances                      0
[10/18 15:16:55    336] 
[10/18 15:16:55    336] Metal FillOPCs                         0
[10/18 15:16:55    336] 
[10/18 15:16:55    336]     Via Instances                      0
[10/18 15:16:55    336] 
[10/18 15:16:55    336] Text                                2625
[10/18 15:16:55    336]     metal layer met1                  23
[10/18 15:16:55    336]     metal layer met2                2601
[10/18 15:16:55    336]     metal layer met3                   1
[10/18 15:16:55    336] 
[10/18 15:16:55    336] 
[10/18 15:16:55    336] Blockages                              0
[10/18 15:16:55    336] 
[10/18 15:16:55    336] 
[10/18 15:16:55    336] Custom Text                            0
[10/18 15:16:55    336] 
[10/18 15:16:55    336] 
[10/18 15:16:55    336] Custom Box                             0
[10/18 15:16:55    336] 
[10/18 15:16:55    336] Trim Metal                             0
[10/18 15:16:55    336] 
[10/18 15:16:55    336] ######Streamout is finished!
[10/18 15:28:16    425] <CMD> streamOut out/tdc_dg.gds -mapFile sky130_lef_pin.map -libName DesignLib -stripes 1 -units 1000 -mode ALL
[10/18 15:28:16    425] Parse map file...
[10/18 15:28:16    425] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (licon li) of a VIA object is(are) specified in map file 'sky130_lef_pin.map'. A VIA object needs 3 layers (npc licon li) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): npc or remove VIA construct(s) from the map file for the following layer(s): licon li.
[10/18 15:28:16    425] Type 'man IMPOGDS-399' for more detail.
[10/18 15:28:16    425] **WARN: (IMPOGDS-399):	 Only 1 layer(s) (met5) of a VIA object is(are) specified in map file 'sky130_lef_pin.map'. A VIA object needs 3 layers (met5 rdlcon rdl) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): rdlcon rdl or remove VIA construct(s) from the map file for the following layer(s): met5.
[10/18 15:28:16    425] Type 'man IMPOGDS-399' for more detail.
[10/18 15:28:16    425] Writing GDSII file ...
[10/18 15:28:16    425] 	****** db unit per micron = 1000 ******
[10/18 15:28:16    425] 	****** output gds2 file unit per micron = 1000 ******
[10/18 15:28:16    425] 	****** unit scaling factor = 1 ******
[10/18 15:28:16    425] Output for instance
[10/18 15:28:16    425] Output for bump
[10/18 15:28:16    425] Output for physical terminals
[10/18 15:28:16    425] Output for logical terminals
[10/18 15:28:16    425] Output for regular nets
[10/18 15:28:16    425] Output for special nets and metal fills
[10/18 15:28:16    425] Output for via structure generation
[10/18 15:28:16    425] Statistics for GDS generated (version 3)
[10/18 15:28:16    425] ----------------------------------------
[10/18 15:28:16    425] Stream Out Layer Mapping Information:
[10/18 15:28:16    425] GDS Layer Number          GDS Layer Name
[10/18 15:28:16    425] ----------------------------------------
[10/18 15:28:16    425]     235                          DIEAREA
[10/18 15:28:16    425]     66                              poly
[10/18 15:28:16    425]     66                             licon
[10/18 15:28:16    425]     67                                li
[10/18 15:28:16    425]     67                              mcon
[10/18 15:28:16    425]     68                              met1
[10/18 15:28:16    425]     68                              via1
[10/18 15:28:16    425]     69                              met2
[10/18 15:28:16    425]     69                              via2
[10/18 15:28:16    425]     70                              met3
[10/18 15:28:16    425]     70                              via3
[10/18 15:28:16    425]     71                              met4
[10/18 15:28:16    425]     71                              via4
[10/18 15:28:16    425]     72                              met5
[10/18 15:28:16    425]     68                              met1
[10/18 15:28:16    425]     69                              met2
[10/18 15:28:16    425]     70                              met3
[10/18 15:28:16    425]     71                              met4
[10/18 15:28:16    425]     72                              met5
[10/18 15:28:16    425] 
[10/18 15:28:16    425] 
[10/18 15:28:16    425] Stream Out Information Processed for GDS version 3:
[10/18 15:28:16    425] Units: 1000 DBU
[10/18 15:28:16    425] 
[10/18 15:28:16    425] Object                             Count
[10/18 15:28:16    425] ----------------------------------------
[10/18 15:28:16    425] Instances                          59287
[10/18 15:28:16    425] 
[10/18 15:28:16    425] Ports/Pins                          3868
[10/18 15:28:16    425]     metal layer met1                  17
[10/18 15:28:16    425]     metal layer met2                3851
[10/18 15:28:16    425] 
[10/18 15:28:16    425] Nets                                2006
[10/18 15:28:16    425]     metal layer li                    14
[10/18 15:28:16    425]     metal layer met1                 434
[10/18 15:28:16    425]     metal layer met2                1424
[10/18 15:28:16    425]     metal layer met3                 134
[10/18 15:28:16    425] 
[10/18 15:28:16    425]     Via Instances                     93
[10/18 15:28:16    425] 
[10/18 15:28:16    425] Special Nets                        5001
[10/18 15:28:16    425]     metal layer li                    39
[10/18 15:28:16    425]     metal layer met1                3644
[10/18 15:28:16    425]     metal layer met2                  69
[10/18 15:28:16    425]     metal layer met3                1249
[10/18 15:28:16    425] 
[10/18 15:28:16    425]     Via Instances                   2857
[10/18 15:28:16    425] 
[10/18 15:28:16    425] Metal Fills                            0
[10/18 15:28:16    425] 
[10/18 15:28:16    425]     Via Instances                      0
[10/18 15:28:16    425] 
[10/18 15:28:16    425] Metal FillOPCs                         0
[10/18 15:28:16    425] 
[10/18 15:28:16    425]     Via Instances                      0
[10/18 15:28:16    425] 
[10/18 15:28:16    425] Text                                3270
[10/18 15:28:16    425]     metal layer met1                  26
[10/18 15:28:16    425]     metal layer met2                3243
[10/18 15:28:16    425]     metal layer met3                   1
[10/18 15:28:16    425] 
[10/18 15:28:16    425] 
[10/18 15:28:16    425] Blockages                              0
[10/18 15:28:16    425] 
[10/18 15:28:16    425] 
[10/18 15:28:16    425] Custom Text                            0
[10/18 15:28:16    425] 
[10/18 15:28:16    425] 
[10/18 15:28:16    425] Custom Box                             0
[10/18 15:28:16    425] 
[10/18 15:28:16    425] Trim Metal                             0
[10/18 15:28:16    425] 
[10/18 15:28:16    425] ######Streamout is finished!
[10/18 15:28:16    425] <CMD> verify_connectivity
[10/18 15:28:16    425] VERIFY_CONNECTIVITY use new engine.
[10/18 15:28:16    425] 
[10/18 15:28:16    425] ******** Start: VERIFY CONNECTIVITY ********
[10/18 15:28:16    425] Start Time: Fri Oct 18 15:28:16 2024
[10/18 15:28:16    425] 
[10/18 15:28:16    425] Design Name: user_project_wrapper
[10/18 15:28:16    425] Database Units: 1000
[10/18 15:28:16    425] Design Boundary: (0.0000, 0.0000) (819.7400, 819.7400)
[10/18 15:28:16    425] Error Limit = 1000; Warning Limit = 50
[10/18 15:28:16    425] Check all nets
[10/18 15:28:16    426] 
[10/18 15:28:16    426] Begin Summary 
[10/18 15:28:16    426]   Found no problems or warnings.
[10/18 15:28:16    426] End Summary
[10/18 15:28:16    426] 
[10/18 15:28:16    426] End Time: Fri Oct 18 15:28:16 2024
[10/18 15:28:16    426] Time Elapsed: 0:00:00.0
[10/18 15:28:16    426] 
[10/18 15:28:16    426] ******** End: VERIFY CONNECTIVITY ********
[10/18 15:28:16    426]   Verification Complete : 0 Viols.  0 Wrngs.
[10/18 15:28:16    426]   (CPU Time: 0:00:00.3  MEM: -0.113M)
[10/18 15:28:16    426] 
[10/18 15:28:24    427] <CMD> saveNetlist -excludeLeafCell -phys -includePowerGround -excludeCellInst {scs130ms_tapvpwrvgnd_1 scs130ms_fill_2  scs130ms_fill_4  scs130ms_fill_8  scs130ms_fill_1 } out/pd_net.v
[10/18 15:28:25    427] Writing Netlist "out/pd_net.v" ...
[10/18 15:28:25    427] Pwr name (vpwr).
[10/18 15:28:25    427] Gnd name (vgnd).
[10/18 15:28:25    427] 1 Pwr names and 1 Gnd names.
[10/18 15:28:25    427] Creating all pg connections for top cell (user_project_wrapper).
