// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer4_out_dout,
        layer4_out_num_data_valid,
        layer4_out_fifo_cap,
        layer4_out_empty_n,
        layer4_out_read,
        layer5_out_din,
        layer5_out_num_data_valid,
        layer5_out_fifo_cap,
        layer5_out_full_n,
        layer5_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [95:0] layer4_out_dout;
input  [10:0] layer4_out_num_data_valid;
input  [10:0] layer4_out_fifo_cap;
input   layer4_out_empty_n;
output   layer4_out_read;
output  [255:0] layer5_out_din;
input  [8:0] layer5_out_num_data_valid;
input  [8:0] layer5_out_fifo_cap;
input   layer5_out_full_n;
output   layer5_out_write;
output   start_out;
output   start_write;

reg ap_idle;
reg layer4_out_read;
reg layer5_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln191_reg_2618;
reg   [0:0] icmp_ln191_reg_2618_pp0_iter1_reg;
reg   [0:0] and_ln191_3_reg_2832;
reg    ap_predicate_op381_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln241_fu_288_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] sY_2;
reg   [31:0] pY_2;
reg   [31:0] pX_2;
reg   [31:0] sX_2;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_111;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_112;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_113;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_114;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_115;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_116;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_117;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_118;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_119;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_120;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_121;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_122;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_99;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_98;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_97;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_96;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_95;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_94;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_93;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_92;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_91;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_90;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_89;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_88;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_87;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_86;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_85;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_84;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_83;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_82;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_81;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_80;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_q0;
reg    layer4_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer5_out_blk_n;
reg   [0:0] icmp_ln241_reg_2614;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln191_fu_304_p2;
wire   [0:0] icmp_ln191_8_fu_318_p2;
reg   [0:0] icmp_ln191_8_reg_2622;
wire   [0:0] icmp_ln191_9_fu_324_p2;
reg   [0:0] icmp_ln191_9_reg_2627;
wire   [0:0] icmp_ln212_fu_336_p2;
reg   [0:0] icmp_ln212_reg_2632;
wire   [0:0] icmp_ln216_fu_390_p2;
reg   [0:0] icmp_ln216_reg_2636;
wire   [5:0] trunc_ln247_fu_413_p1;
reg   [5:0] trunc_ln247_reg_2640;
reg   [5:0] trunc_ln247_s_reg_2646;
reg   [5:0] trunc_ln247_37_reg_2652;
reg   [5:0] trunc_ln247_38_reg_2658;
reg   [5:0] trunc_ln247_39_reg_2664;
reg   [5:0] trunc_ln247_40_reg_2670;
reg   [5:0] trunc_ln247_41_reg_2676;
reg   [5:0] trunc_ln247_42_reg_2682;
reg   [5:0] trunc_ln247_43_reg_2688;
reg   [5:0] trunc_ln247_44_reg_2694;
reg   [5:0] trunc_ln247_45_reg_2700;
reg   [5:0] trunc_ln247_46_reg_2706;
reg   [5:0] trunc_ln247_47_reg_2712;
reg   [5:0] trunc_ln247_48_reg_2718;
reg   [5:0] trunc_ln247_49_reg_2724;
reg   [5:0] trunc_ln247_50_reg_2730;
reg   [5:0] p_37_reg_2736;
reg   [5:0] p_38_reg_2742;
reg   [5:0] p_39_reg_2748;
reg   [5:0] p_40_reg_2754;
reg   [5:0] p_41_reg_2760;
reg   [5:0] p_42_reg_2766;
reg   [5:0] p_43_reg_2772;
reg   [5:0] p_44_reg_2778;
reg   [5:0] p_45_reg_2784;
reg   [5:0] p_46_reg_2790;
reg   [5:0] p_47_reg_2796;
reg   [5:0] p_48_reg_2802;
reg   [5:0] p_49_reg_2808;
reg   [5:0] p_50_reg_2814;
reg   [5:0] p_s_reg_2820;
reg   [5:0] p_0_reg_2826;
wire   [0:0] and_ln191_3_fu_741_p2;
reg   [31:0] ap_phi_mux_storemerge_i_phi_fu_273_p4;
wire   [31:0] add_ln222_fu_765_p2;
reg   [31:0] ap_phi_reg_pp0_iter1_storemerge_i_reg_269;
wire   [31:0] ap_phi_reg_pp0_iter0_storemerge_i_reg_269;
wire   [31:0] add_ln216_fu_384_p2;
wire   [31:0] add_ln212_fu_330_p2;
wire   [31:0] add_ln227_fu_356_p2;
reg   [9:0] indvar_flatten_fu_252;
wire   [9:0] add_ln241_fu_294_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] select_ln227_fu_348_p3;
wire   [0:0] and_ln191_fu_737_p2;
wire   [0:0] icmp_ln191_7_fu_731_p2;
wire   [0:0] icmp_ln222_fu_751_p2;
wire   [31:0] select_ln222_fu_757_p3;
wire   [9:0] pool_window_V_fu_1066_p3;
wire   [9:0] pool_window_V_159_fu_1074_p3;
wire   [0:0] icmp_ln1651_fu_1096_p2;
wire   [0:0] xor_ln1651_fu_1102_p2;
wire   [9:0] pool_window_V_160_fu_1081_p3;
wire   [9:0] pool_window_V_161_fu_1089_p3;
wire   [0:0] icmp_ln1651_127_fu_1116_p2;
wire   [0:0] xor_ln1651_127_fu_1122_p2;
wire   [9:0] select_ln65_fu_1108_p3;
wire   [9:0] select_ln65_127_fu_1128_p3;
wire   [0:0] icmp_ln1651_128_fu_1136_p2;
wire   [0:0] xor_ln1651_128_fu_1142_p2;
wire   [9:0] res_pack_data_fu_1148_p3;
wire   [9:0] pool_window_V_162_fu_1160_p3;
wire   [9:0] pool_window_V_163_fu_1168_p3;
wire   [0:0] icmp_ln1651_129_fu_1190_p2;
wire   [0:0] xor_ln1651_129_fu_1196_p2;
wire   [9:0] pool_window_V_164_fu_1175_p3;
wire   [9:0] pool_window_V_165_fu_1183_p3;
wire   [0:0] icmp_ln1651_130_fu_1210_p2;
wire   [0:0] xor_ln1651_130_fu_1216_p2;
wire   [9:0] select_ln65_129_fu_1202_p3;
wire   [9:0] select_ln65_130_fu_1222_p3;
wire   [0:0] icmp_ln1651_131_fu_1230_p2;
wire   [0:0] xor_ln1651_131_fu_1236_p2;
wire   [9:0] res_pack_data_7_fu_1242_p3;
wire   [9:0] pool_window_V_166_fu_1254_p3;
wire   [9:0] pool_window_V_167_fu_1262_p3;
wire   [0:0] icmp_ln1651_132_fu_1284_p2;
wire   [0:0] xor_ln1651_132_fu_1290_p2;
wire   [9:0] pool_window_V_168_fu_1269_p3;
wire   [9:0] pool_window_V_169_fu_1277_p3;
wire   [0:0] icmp_ln1651_133_fu_1304_p2;
wire   [0:0] xor_ln1651_133_fu_1310_p2;
wire   [9:0] select_ln65_132_fu_1296_p3;
wire   [9:0] select_ln65_133_fu_1316_p3;
wire   [0:0] icmp_ln1651_134_fu_1324_p2;
wire   [0:0] xor_ln1651_134_fu_1330_p2;
wire   [9:0] res_pack_data_8_fu_1336_p3;
wire   [9:0] pool_window_V_170_fu_1348_p3;
wire   [9:0] pool_window_V_171_fu_1356_p3;
wire   [0:0] icmp_ln1651_135_fu_1378_p2;
wire   [0:0] xor_ln1651_135_fu_1384_p2;
wire   [9:0] pool_window_V_172_fu_1363_p3;
wire   [9:0] pool_window_V_173_fu_1371_p3;
wire   [0:0] icmp_ln1651_136_fu_1398_p2;
wire   [0:0] xor_ln1651_136_fu_1404_p2;
wire   [9:0] select_ln65_135_fu_1390_p3;
wire   [9:0] select_ln65_136_fu_1410_p3;
wire   [0:0] icmp_ln1651_137_fu_1418_p2;
wire   [0:0] xor_ln1651_137_fu_1424_p2;
wire   [9:0] res_pack_data_9_fu_1430_p3;
wire   [9:0] pool_window_V_174_fu_1442_p3;
wire   [9:0] pool_window_V_175_fu_1450_p3;
wire   [0:0] icmp_ln1651_138_fu_1472_p2;
wire   [0:0] xor_ln1651_138_fu_1478_p2;
wire   [9:0] pool_window_V_176_fu_1457_p3;
wire   [9:0] pool_window_V_177_fu_1465_p3;
wire   [0:0] icmp_ln1651_139_fu_1492_p2;
wire   [0:0] xor_ln1651_139_fu_1498_p2;
wire   [9:0] select_ln65_138_fu_1484_p3;
wire   [9:0] select_ln65_139_fu_1504_p3;
wire   [0:0] icmp_ln1651_140_fu_1512_p2;
wire   [0:0] xor_ln1651_140_fu_1518_p2;
wire   [9:0] select_ln65_140_fu_1524_p3;
wire   [9:0] pool_window_V_178_fu_1536_p3;
wire   [9:0] pool_window_V_179_fu_1544_p3;
wire   [0:0] icmp_ln1651_141_fu_1566_p2;
wire   [0:0] xor_ln1651_141_fu_1572_p2;
wire   [9:0] pool_window_V_180_fu_1551_p3;
wire   [9:0] pool_window_V_181_fu_1559_p3;
wire   [0:0] icmp_ln1651_142_fu_1586_p2;
wire   [0:0] xor_ln1651_142_fu_1592_p2;
wire   [9:0] select_ln65_141_fu_1578_p3;
wire   [9:0] select_ln65_142_fu_1598_p3;
wire   [0:0] icmp_ln1651_143_fu_1606_p2;
wire   [0:0] xor_ln1651_143_fu_1612_p2;
wire   [9:0] select_ln65_143_fu_1618_p3;
wire   [9:0] pool_window_V_182_fu_1630_p3;
wire   [9:0] pool_window_V_183_fu_1638_p3;
wire   [0:0] icmp_ln1651_144_fu_1660_p2;
wire   [0:0] xor_ln1651_144_fu_1666_p2;
wire   [9:0] pool_window_V_184_fu_1645_p3;
wire   [9:0] pool_window_V_185_fu_1653_p3;
wire   [0:0] icmp_ln1651_145_fu_1680_p2;
wire   [0:0] xor_ln1651_145_fu_1686_p2;
wire   [9:0] select_ln65_144_fu_1672_p3;
wire   [9:0] select_ln65_145_fu_1692_p3;
wire   [0:0] icmp_ln1651_146_fu_1700_p2;
wire   [0:0] xor_ln1651_146_fu_1706_p2;
wire   [9:0] select_ln65_146_fu_1712_p3;
wire   [9:0] pool_window_V_186_fu_1724_p3;
wire   [9:0] pool_window_V_187_fu_1732_p3;
wire   [0:0] icmp_ln1651_147_fu_1754_p2;
wire   [0:0] xor_ln1651_147_fu_1760_p2;
wire   [9:0] pool_window_V_188_fu_1739_p3;
wire   [9:0] pool_window_V_189_fu_1747_p3;
wire   [0:0] icmp_ln1651_148_fu_1774_p2;
wire   [0:0] xor_ln1651_148_fu_1780_p2;
wire   [9:0] select_ln65_147_fu_1766_p3;
wire   [9:0] select_ln65_148_fu_1786_p3;
wire   [0:0] icmp_ln1651_149_fu_1794_p2;
wire   [0:0] xor_ln1651_149_fu_1800_p2;
wire   [9:0] select_ln65_149_fu_1806_p3;
wire   [9:0] pool_window_V_190_fu_1818_p3;
wire   [9:0] pool_window_V_191_fu_1826_p3;
wire   [0:0] icmp_ln1651_150_fu_1848_p2;
wire   [0:0] xor_ln1651_150_fu_1854_p2;
wire   [9:0] pool_window_V_192_fu_1833_p3;
wire   [9:0] pool_window_V_193_fu_1841_p3;
wire   [0:0] icmp_ln1651_151_fu_1868_p2;
wire   [0:0] xor_ln1651_151_fu_1874_p2;
wire   [9:0] select_ln65_150_fu_1860_p3;
wire   [9:0] select_ln65_151_fu_1880_p3;
wire   [0:0] icmp_ln1651_152_fu_1888_p2;
wire   [0:0] xor_ln1651_152_fu_1894_p2;
wire   [9:0] select_ln65_152_fu_1900_p3;
wire   [9:0] pool_window_V_194_fu_1912_p3;
wire   [9:0] pool_window_V_195_fu_1920_p3;
wire   [0:0] icmp_ln1651_153_fu_1942_p2;
wire   [0:0] xor_ln1651_153_fu_1948_p2;
wire   [9:0] pool_window_V_196_fu_1927_p3;
wire   [9:0] pool_window_V_197_fu_1935_p3;
wire   [0:0] icmp_ln1651_154_fu_1962_p2;
wire   [0:0] xor_ln1651_154_fu_1968_p2;
wire   [9:0] select_ln65_153_fu_1954_p3;
wire   [9:0] select_ln65_154_fu_1974_p3;
wire   [0:0] icmp_ln1651_155_fu_1982_p2;
wire   [0:0] xor_ln1651_155_fu_1988_p2;
wire   [9:0] select_ln65_155_fu_1994_p3;
wire   [9:0] pool_window_V_198_fu_2006_p3;
wire   [9:0] pool_window_V_199_fu_2014_p3;
wire   [0:0] icmp_ln1651_156_fu_2036_p2;
wire   [0:0] xor_ln1651_156_fu_2042_p2;
wire   [9:0] pool_window_V_200_fu_2021_p3;
wire   [9:0] pool_window_V_201_fu_2029_p3;
wire   [0:0] icmp_ln1651_157_fu_2056_p2;
wire   [0:0] xor_ln1651_157_fu_2062_p2;
wire   [9:0] select_ln65_156_fu_2048_p3;
wire   [9:0] select_ln65_157_fu_2068_p3;
wire   [0:0] icmp_ln1651_158_fu_2076_p2;
wire   [0:0] xor_ln1651_158_fu_2082_p2;
wire   [9:0] select_ln65_158_fu_2088_p3;
wire   [9:0] pool_window_V_202_fu_2100_p3;
wire   [9:0] pool_window_V_203_fu_2108_p3;
wire   [0:0] icmp_ln1651_159_fu_2130_p2;
wire   [0:0] xor_ln1651_159_fu_2136_p2;
wire   [9:0] pool_window_V_204_fu_2115_p3;
wire   [9:0] pool_window_V_205_fu_2123_p3;
wire   [0:0] icmp_ln1651_160_fu_2150_p2;
wire   [0:0] xor_ln1651_160_fu_2156_p2;
wire   [9:0] select_ln65_159_fu_2142_p3;
wire   [9:0] select_ln65_160_fu_2162_p3;
wire   [0:0] icmp_ln1651_161_fu_2170_p2;
wire   [0:0] xor_ln1651_161_fu_2176_p2;
wire   [9:0] select_ln65_161_fu_2182_p3;
wire   [9:0] pool_window_V_206_fu_2194_p3;
wire   [9:0] pool_window_V_207_fu_2202_p3;
wire   [0:0] icmp_ln1651_162_fu_2224_p2;
wire   [0:0] xor_ln1651_162_fu_2230_p2;
wire   [9:0] pool_window_V_208_fu_2209_p3;
wire   [9:0] pool_window_V_209_fu_2217_p3;
wire   [0:0] icmp_ln1651_163_fu_2244_p2;
wire   [0:0] xor_ln1651_163_fu_2250_p2;
wire   [9:0] select_ln65_162_fu_2236_p3;
wire   [9:0] select_ln65_163_fu_2256_p3;
wire   [0:0] icmp_ln1651_164_fu_2264_p2;
wire   [0:0] xor_ln1651_164_fu_2270_p2;
wire   [9:0] select_ln65_164_fu_2276_p3;
wire   [9:0] pool_window_V_210_fu_2288_p3;
wire   [9:0] pool_window_V_211_fu_2296_p3;
wire   [0:0] icmp_ln1651_165_fu_2318_p2;
wire   [0:0] xor_ln1651_165_fu_2324_p2;
wire   [9:0] pool_window_V_212_fu_2303_p3;
wire   [9:0] pool_window_V_213_fu_2311_p3;
wire   [0:0] icmp_ln1651_166_fu_2338_p2;
wire   [0:0] xor_ln1651_166_fu_2344_p2;
wire   [9:0] select_ln65_165_fu_2330_p3;
wire   [9:0] select_ln65_166_fu_2350_p3;
wire   [0:0] icmp_ln1651_167_fu_2358_p2;
wire   [0:0] xor_ln1651_167_fu_2364_p2;
wire   [9:0] select_ln65_167_fu_2370_p3;
wire   [9:0] pool_window_V_214_fu_2382_p3;
wire   [9:0] pool_window_V_215_fu_2390_p3;
wire   [0:0] icmp_ln1651_168_fu_2412_p2;
wire   [0:0] xor_ln1651_168_fu_2418_p2;
wire   [9:0] pool_window_V_216_fu_2397_p3;
wire   [9:0] pool_window_V_217_fu_2405_p3;
wire   [0:0] icmp_ln1651_169_fu_2432_p2;
wire   [0:0] xor_ln1651_169_fu_2438_p2;
wire   [9:0] select_ln65_168_fu_2424_p3;
wire   [9:0] select_ln65_169_fu_2444_p3;
wire   [0:0] icmp_ln1651_170_fu_2452_p2;
wire   [0:0] xor_ln1651_170_fu_2458_p2;
wire   [9:0] select_ln65_170_fu_2464_p3;
wire   [9:0] pool_window_V_218_fu_2476_p3;
wire   [9:0] pool_window_V_219_fu_2484_p3;
wire   [0:0] icmp_ln1651_171_fu_2506_p2;
wire   [0:0] xor_ln1651_171_fu_2512_p2;
wire   [9:0] pool_window_V_220_fu_2491_p3;
wire   [9:0] pool_window_V_221_fu_2499_p3;
wire   [0:0] icmp_ln1651_172_fu_2526_p2;
wire   [0:0] xor_ln1651_172_fu_2532_p2;
wire   [9:0] select_ln65_171_fu_2518_p3;
wire   [9:0] select_ln65_172_fu_2538_p3;
wire   [0:0] icmp_ln1651_173_fu_2546_p2;
wire   [0:0] xor_ln1651_173_fu_2552_p2;
wire   [9:0] select_ln65_173_fu_2558_p3;
wire   [15:0] zext_ln837_38_fu_2472_p1;
wire   [15:0] zext_ln837_37_fu_2378_p1;
wire   [15:0] zext_ln837_36_fu_2284_p1;
wire   [15:0] zext_ln837_35_fu_2190_p1;
wire   [15:0] zext_ln837_34_fu_2096_p1;
wire   [15:0] zext_ln837_33_fu_2002_p1;
wire   [15:0] zext_ln837_32_fu_1908_p1;
wire   [15:0] zext_ln837_31_fu_1814_p1;
wire   [15:0] zext_ln837_30_fu_1720_p1;
wire   [15:0] zext_ln837_29_fu_1626_p1;
wire   [15:0] zext_ln837_fu_1532_p1;
wire   [15:0] zext_ln184_9_fu_1438_p1;
wire   [15:0] zext_ln184_8_fu_1344_p1;
wire   [15:0] zext_ln184_7_fu_1250_p1;
wire   [15:0] zext_ln184_fu_1156_p1;
wire   [249:0] or_ln208_s_fu_2566_p17;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_389;
reg    ap_condition_387;
reg    ap_condition_495;
reg    ap_condition_413;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 sY_2 = 32'd0;
#0 pY_2 = 32'd0;
#0 pX_2 = 32'd0;
#0 sX_2 = 32'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_111 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_112 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_113 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_114 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_115 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_116 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_117 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_118 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_119 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_120 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_121 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_122 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_99 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_98 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_97 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_96 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_95 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_94 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_93 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_92 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_91 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_90 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_89 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_88 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_87 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_86 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_85 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_84 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_83 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_82 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_81 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_80 = 6'd0;
end

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_we0),
    .d0(trunc_ln247_fu_413_p1),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_q0)
);

kernel_wrapper_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_387)) begin
        if ((1'b1 == ap_condition_389)) begin
            ap_phi_reg_pp0_iter1_storemerge_i_reg_269 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_storemerge_i_reg_269 <= ap_phi_reg_pp0_iter0_storemerge_i_reg_269;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_387)) begin
        if ((icmp_ln241_fu_288_p2 == 1'd0)) begin
            indvar_flatten_fu_252 <= add_ln241_fu_294_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_252 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_495)) begin
        if ((icmp_ln212_fu_336_p2 == 1'd1)) begin
            pX_2 <= 32'd0;
        end else if ((icmp_ln212_fu_336_p2 == 1'd0)) begin
            pX_2 <= add_ln212_fu_330_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_413)) begin
        if ((icmp_ln216_fu_390_p2 == 1'd1)) begin
            pY_2 <= 32'd0;
        end else if ((icmp_ln216_fu_390_p2 == 1'd0)) begin
            pY_2 <= add_ln216_fu_384_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_495)) begin
        if ((icmp_ln212_fu_336_p2 == 1'd1)) begin
            sX_2 <= 32'd0;
        end else if ((icmp_ln212_fu_336_p2 == 1'd0)) begin
            sX_2 <= add_ln227_fu_356_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln191_reg_2618 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln191_3_reg_2832 <= and_ln191_3_fu_741_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln191_reg_2618_pp0_iter1_reg <= icmp_ln191_reg_2618;
        icmp_ln241_reg_2614 <= icmp_ln241_fu_288_p2;
        p_0_reg_2826 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_q0;
        p_37_reg_2736 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_q0;
        p_38_reg_2742 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_q0;
        p_39_reg_2748 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_q0;
        p_40_reg_2754 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_q0;
        p_41_reg_2760 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_q0;
        p_42_reg_2766 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_q0;
        p_43_reg_2772 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_q0;
        p_44_reg_2778 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_q0;
        p_45_reg_2784 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_q0;
        p_46_reg_2790 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_q0;
        p_47_reg_2796 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_q0;
        p_48_reg_2802 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_q0;
        p_49_reg_2808 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_q0;
        p_50_reg_2814 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_q0;
        p_s_reg_2820 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_q0;
        trunc_ln247_37_reg_2652 <= {{layer4_out_dout[95:90]}};
        trunc_ln247_38_reg_2658 <= {{layer4_out_dout[11:6]}};
        trunc_ln247_39_reg_2664 <= {{layer4_out_dout[17:12]}};
        trunc_ln247_40_reg_2670 <= {{layer4_out_dout[23:18]}};
        trunc_ln247_41_reg_2676 <= {{layer4_out_dout[29:24]}};
        trunc_ln247_42_reg_2682 <= {{layer4_out_dout[35:30]}};
        trunc_ln247_43_reg_2688 <= {{layer4_out_dout[41:36]}};
        trunc_ln247_44_reg_2694 <= {{layer4_out_dout[47:42]}};
        trunc_ln247_45_reg_2700 <= {{layer4_out_dout[53:48]}};
        trunc_ln247_46_reg_2706 <= {{layer4_out_dout[59:54]}};
        trunc_ln247_47_reg_2712 <= {{layer4_out_dout[65:60]}};
        trunc_ln247_48_reg_2718 <= {{layer4_out_dout[71:66]}};
        trunc_ln247_49_reg_2724 <= {{layer4_out_dout[77:72]}};
        trunc_ln247_50_reg_2730 <= {{layer4_out_dout[83:78]}};
        trunc_ln247_reg_2640 <= trunc_ln247_fu_413_p1;
        trunc_ln247_s_reg_2646 <= {{layer4_out_dout[89:84]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_288_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln191_fu_304_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln191_8_reg_2622 <= icmp_ln191_8_fu_318_p2;
        icmp_ln191_9_reg_2627 <= icmp_ln191_9_fu_324_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_288_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln191_reg_2618 <= icmp_ln191_fu_304_p2;
        icmp_ln212_reg_2632 <= icmp_ln212_fu_336_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_288_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln212_fu_336_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln216_reg_2636 <= icmp_ln216_fu_390_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_111 <= p_37_reg_2736;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_112 <= p_38_reg_2742;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_113 <= p_39_reg_2748;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_114 <= p_40_reg_2754;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_115 <= p_41_reg_2760;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_116 <= p_42_reg_2766;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_117 <= p_43_reg_2772;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_118 <= p_44_reg_2778;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_119 <= p_45_reg_2784;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_120 <= p_46_reg_2790;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_121 <= p_47_reg_2796;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_122 <= p_48_reg_2802;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_80 <= trunc_ln247_37_reg_2652;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_81 <= trunc_ln247_s_reg_2646;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_82 <= trunc_ln247_50_reg_2730;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_83 <= trunc_ln247_49_reg_2724;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_84 <= trunc_ln247_48_reg_2718;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_85 <= trunc_ln247_47_reg_2712;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_86 <= trunc_ln247_46_reg_2706;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_87 <= trunc_ln247_45_reg_2700;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_88 <= trunc_ln247_44_reg_2694;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_89 <= trunc_ln247_43_reg_2688;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_90 <= trunc_ln247_42_reg_2682;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_91 <= trunc_ln247_41_reg_2676;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_92 <= trunc_ln247_40_reg_2670;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_93 <= trunc_ln247_39_reg_2664;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_94 <= trunc_ln247_38_reg_2658;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_95 <= trunc_ln247_reg_2640;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_96 <= p_0_reg_2826;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_97 <= p_s_reg_2820;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_98 <= p_50_reg_2814;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_99 <= p_49_reg_2808;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln212_reg_2632 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sY_2 <= ap_phi_mux_storemerge_i_phi_fu_273_p4;
    end
end

always @ (*) begin
    if (((icmp_ln241_fu_288_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln216_reg_2636 == 1'd0) & (icmp_ln212_reg_2632 == 1'd1) & (icmp_ln241_reg_2614 == 1'd0))) begin
        ap_phi_mux_storemerge_i_phi_fu_273_p4 = add_ln222_fu_765_p2;
    end else begin
        ap_phi_mux_storemerge_i_phi_fu_273_p4 = ap_phi_reg_pp0_iter1_storemerge_i_reg_269;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_252;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer4_out_blk_n = layer4_out_empty_n;
    end else begin
        layer4_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer4_out_read = 1'b1;
    end else begin
        layer4_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op381_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer5_out_blk_n = layer5_out_full_n;
    end else begin
        layer5_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op381_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer5_out_write = 1'b1;
    end else begin
        layer5_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln212_fu_330_p2 = (pX_2 + 32'd1);

assign add_ln216_fu_384_p2 = (pY_2 + 32'd1);

assign add_ln222_fu_765_p2 = (sY_2 + select_ln222_fu_757_p3);

assign add_ln227_fu_356_p2 = (sX_2 + select_ln227_fu_348_p3);

assign add_ln241_fu_294_p2 = (ap_sig_allocacmp_indvar_flatten_load + 10'd1);

assign and_ln191_3_fu_741_p2 = (icmp_ln191_7_fu_731_p2 & and_ln191_fu_737_p2);

assign and_ln191_fu_737_p2 = (icmp_ln191_9_reg_2627 & icmp_ln191_8_reg_2622);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op381_write_state3 == 1'b1) & (layer5_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer4_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op381_write_state3 == 1'b1) & (layer5_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer4_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op381_write_state3 == 1'b1) & (layer5_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer4_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (layer4_out_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op381_write_state3 == 1'b1) & (layer5_out_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_387 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_389 = ((icmp_ln241_fu_288_p2 == 1'd0) & (icmp_ln216_fu_390_p2 == 1'd1) & (icmp_ln212_fu_336_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_413 = ((icmp_ln241_fu_288_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln212_fu_336_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_495 = ((icmp_ln241_fu_288_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_storemerge_i_reg_269 = 'bx;

always @ (*) begin
    ap_predicate_op381_write_state3 = ((1'd1 == and_ln191_3_reg_2832) & (icmp_ln191_reg_2618_pp0_iter1_reg == 1'd1));
end

assign ap_ready = internal_ap_ready;

assign icmp_ln1651_127_fu_1116_p2 = ((pool_window_V_160_fu_1081_p3 < pool_window_V_161_fu_1089_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_128_fu_1136_p2 = ((select_ln65_fu_1108_p3 < select_ln65_127_fu_1128_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_129_fu_1190_p2 = ((pool_window_V_162_fu_1160_p3 < pool_window_V_163_fu_1168_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_130_fu_1210_p2 = ((pool_window_V_164_fu_1175_p3 < pool_window_V_165_fu_1183_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_131_fu_1230_p2 = ((select_ln65_129_fu_1202_p3 < select_ln65_130_fu_1222_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_132_fu_1284_p2 = ((pool_window_V_166_fu_1254_p3 < pool_window_V_167_fu_1262_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_133_fu_1304_p2 = ((pool_window_V_168_fu_1269_p3 < pool_window_V_169_fu_1277_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_134_fu_1324_p2 = ((select_ln65_132_fu_1296_p3 < select_ln65_133_fu_1316_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_135_fu_1378_p2 = ((pool_window_V_170_fu_1348_p3 < pool_window_V_171_fu_1356_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_136_fu_1398_p2 = ((pool_window_V_172_fu_1363_p3 < pool_window_V_173_fu_1371_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_137_fu_1418_p2 = ((select_ln65_135_fu_1390_p3 < select_ln65_136_fu_1410_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_138_fu_1472_p2 = ((pool_window_V_174_fu_1442_p3 < pool_window_V_175_fu_1450_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_139_fu_1492_p2 = ((pool_window_V_176_fu_1457_p3 < pool_window_V_177_fu_1465_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_140_fu_1512_p2 = ((select_ln65_138_fu_1484_p3 < select_ln65_139_fu_1504_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_141_fu_1566_p2 = ((pool_window_V_178_fu_1536_p3 < pool_window_V_179_fu_1544_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_142_fu_1586_p2 = ((pool_window_V_180_fu_1551_p3 < pool_window_V_181_fu_1559_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_143_fu_1606_p2 = ((select_ln65_141_fu_1578_p3 < select_ln65_142_fu_1598_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_144_fu_1660_p2 = ((pool_window_V_182_fu_1630_p3 < pool_window_V_183_fu_1638_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_145_fu_1680_p2 = ((pool_window_V_184_fu_1645_p3 < pool_window_V_185_fu_1653_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_146_fu_1700_p2 = ((select_ln65_144_fu_1672_p3 < select_ln65_145_fu_1692_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_147_fu_1754_p2 = ((pool_window_V_186_fu_1724_p3 < pool_window_V_187_fu_1732_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_148_fu_1774_p2 = ((pool_window_V_188_fu_1739_p3 < pool_window_V_189_fu_1747_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_149_fu_1794_p2 = ((select_ln65_147_fu_1766_p3 < select_ln65_148_fu_1786_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_150_fu_1848_p2 = ((pool_window_V_190_fu_1818_p3 < pool_window_V_191_fu_1826_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_151_fu_1868_p2 = ((pool_window_V_192_fu_1833_p3 < pool_window_V_193_fu_1841_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_152_fu_1888_p2 = ((select_ln65_150_fu_1860_p3 < select_ln65_151_fu_1880_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_153_fu_1942_p2 = ((pool_window_V_194_fu_1912_p3 < pool_window_V_195_fu_1920_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_154_fu_1962_p2 = ((pool_window_V_196_fu_1927_p3 < pool_window_V_197_fu_1935_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_155_fu_1982_p2 = ((select_ln65_153_fu_1954_p3 < select_ln65_154_fu_1974_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_156_fu_2036_p2 = ((pool_window_V_198_fu_2006_p3 < pool_window_V_199_fu_2014_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_157_fu_2056_p2 = ((pool_window_V_200_fu_2021_p3 < pool_window_V_201_fu_2029_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_158_fu_2076_p2 = ((select_ln65_156_fu_2048_p3 < select_ln65_157_fu_2068_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_159_fu_2130_p2 = ((pool_window_V_202_fu_2100_p3 < pool_window_V_203_fu_2108_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_160_fu_2150_p2 = ((pool_window_V_204_fu_2115_p3 < pool_window_V_205_fu_2123_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_161_fu_2170_p2 = ((select_ln65_159_fu_2142_p3 < select_ln65_160_fu_2162_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_162_fu_2224_p2 = ((pool_window_V_206_fu_2194_p3 < pool_window_V_207_fu_2202_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_163_fu_2244_p2 = ((pool_window_V_208_fu_2209_p3 < pool_window_V_209_fu_2217_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_164_fu_2264_p2 = ((select_ln65_162_fu_2236_p3 < select_ln65_163_fu_2256_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_165_fu_2318_p2 = ((pool_window_V_210_fu_2288_p3 < pool_window_V_211_fu_2296_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_166_fu_2338_p2 = ((pool_window_V_212_fu_2303_p3 < pool_window_V_213_fu_2311_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_167_fu_2358_p2 = ((select_ln65_165_fu_2330_p3 < select_ln65_166_fu_2350_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_168_fu_2412_p2 = ((pool_window_V_214_fu_2382_p3 < pool_window_V_215_fu_2390_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_169_fu_2432_p2 = ((pool_window_V_216_fu_2397_p3 < pool_window_V_217_fu_2405_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_170_fu_2452_p2 = ((select_ln65_168_fu_2424_p3 < select_ln65_169_fu_2444_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_171_fu_2506_p2 = ((pool_window_V_218_fu_2476_p3 < pool_window_V_219_fu_2484_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_172_fu_2526_p2 = ((pool_window_V_220_fu_2491_p3 < pool_window_V_221_fu_2499_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_173_fu_2546_p2 = ((select_ln65_171_fu_2518_p3 < select_ln65_172_fu_2538_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_fu_1096_p2 = ((pool_window_V_fu_1066_p3 < pool_window_V_159_fu_1074_p3) ? 1'b1 : 1'b0);

assign icmp_ln191_7_fu_731_p2 = ((sY_2 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln191_8_fu_318_p2 = (($signed(pY_2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln191_9_fu_324_p2 = (($signed(pX_2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln191_fu_304_p2 = ((sX_2 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln212_fu_336_p2 = ((add_ln212_fu_330_p2 == 32'd30) ? 1'b1 : 1'b0);

assign icmp_ln216_fu_390_p2 = ((add_ln216_fu_384_p2 == 32'd30) ? 1'b1 : 1'b0);

assign icmp_ln222_fu_751_p2 = ((sY_2 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln241_fu_288_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 10'd900) ? 1'b1 : 1'b0);

assign layer5_out_din = or_ln208_s_fu_2566_p17;

assign or_ln208_s_fu_2566_p17 = {{{{{{{{{{{{{{{{select_ln65_173_fu_2558_p3}, {zext_ln837_38_fu_2472_p1}}, {zext_ln837_37_fu_2378_p1}}, {zext_ln837_36_fu_2284_p1}}, {zext_ln837_35_fu_2190_p1}}, {zext_ln837_34_fu_2096_p1}}, {zext_ln837_33_fu_2002_p1}}, {zext_ln837_32_fu_1908_p1}}, {zext_ln837_31_fu_1814_p1}}, {zext_ln837_30_fu_1720_p1}}, {zext_ln837_29_fu_1626_p1}}, {zext_ln837_fu_1532_p1}}, {zext_ln184_9_fu_1438_p1}}, {zext_ln184_8_fu_1344_p1}}, {zext_ln184_7_fu_1250_p1}}, {zext_ln184_fu_1156_p1}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_d0 = {{layer4_out_dout[95:90]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_d0 = {{layer4_out_dout[89:84]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_d0 = {{layer4_out_dout[83:78]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_d0 = {{layer4_out_dout[77:72]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_d0 = {{layer4_out_dout[71:66]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_d0 = {{layer4_out_dout[65:60]}};

assign pool_window_V_159_fu_1074_p3 = {{p_37_reg_2736}, {4'd0}};

assign pool_window_V_160_fu_1081_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_95}, {4'd0}};

assign pool_window_V_161_fu_1089_p3 = {{trunc_ln247_reg_2640}, {4'd0}};

assign pool_window_V_162_fu_1160_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_112}, {4'd0}};

assign pool_window_V_163_fu_1168_p3 = {{p_38_reg_2742}, {4'd0}};

assign pool_window_V_164_fu_1175_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_94}, {4'd0}};

assign pool_window_V_165_fu_1183_p3 = {{trunc_ln247_38_reg_2658}, {4'd0}};

assign pool_window_V_166_fu_1254_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_113}, {4'd0}};

assign pool_window_V_167_fu_1262_p3 = {{p_39_reg_2748}, {4'd0}};

assign pool_window_V_168_fu_1269_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_93}, {4'd0}};

assign pool_window_V_169_fu_1277_p3 = {{trunc_ln247_39_reg_2664}, {4'd0}};

assign pool_window_V_170_fu_1348_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_114}, {4'd0}};

assign pool_window_V_171_fu_1356_p3 = {{p_40_reg_2754}, {4'd0}};

assign pool_window_V_172_fu_1363_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_92}, {4'd0}};

assign pool_window_V_173_fu_1371_p3 = {{trunc_ln247_40_reg_2670}, {4'd0}};

assign pool_window_V_174_fu_1442_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_115}, {4'd0}};

assign pool_window_V_175_fu_1450_p3 = {{p_41_reg_2760}, {4'd0}};

assign pool_window_V_176_fu_1457_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_91}, {4'd0}};

assign pool_window_V_177_fu_1465_p3 = {{trunc_ln247_41_reg_2676}, {4'd0}};

assign pool_window_V_178_fu_1536_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_116}, {4'd0}};

assign pool_window_V_179_fu_1544_p3 = {{p_42_reg_2766}, {4'd0}};

assign pool_window_V_180_fu_1551_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_90}, {4'd0}};

assign pool_window_V_181_fu_1559_p3 = {{trunc_ln247_42_reg_2682}, {4'd0}};

assign pool_window_V_182_fu_1630_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_117}, {4'd0}};

assign pool_window_V_183_fu_1638_p3 = {{p_43_reg_2772}, {4'd0}};

assign pool_window_V_184_fu_1645_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_89}, {4'd0}};

assign pool_window_V_185_fu_1653_p3 = {{trunc_ln247_43_reg_2688}, {4'd0}};

assign pool_window_V_186_fu_1724_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_118}, {4'd0}};

assign pool_window_V_187_fu_1732_p3 = {{p_44_reg_2778}, {4'd0}};

assign pool_window_V_188_fu_1739_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_88}, {4'd0}};

assign pool_window_V_189_fu_1747_p3 = {{trunc_ln247_44_reg_2694}, {4'd0}};

assign pool_window_V_190_fu_1818_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_119}, {4'd0}};

assign pool_window_V_191_fu_1826_p3 = {{p_45_reg_2784}, {4'd0}};

assign pool_window_V_192_fu_1833_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_87}, {4'd0}};

assign pool_window_V_193_fu_1841_p3 = {{trunc_ln247_45_reg_2700}, {4'd0}};

assign pool_window_V_194_fu_1912_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_120}, {4'd0}};

assign pool_window_V_195_fu_1920_p3 = {{p_46_reg_2790}, {4'd0}};

assign pool_window_V_196_fu_1927_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_86}, {4'd0}};

assign pool_window_V_197_fu_1935_p3 = {{trunc_ln247_46_reg_2706}, {4'd0}};

assign pool_window_V_198_fu_2006_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_121}, {4'd0}};

assign pool_window_V_199_fu_2014_p3 = {{p_47_reg_2796}, {4'd0}};

assign pool_window_V_200_fu_2021_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_85}, {4'd0}};

assign pool_window_V_201_fu_2029_p3 = {{trunc_ln247_47_reg_2712}, {4'd0}};

assign pool_window_V_202_fu_2100_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_122}, {4'd0}};

assign pool_window_V_203_fu_2108_p3 = {{p_48_reg_2802}, {4'd0}};

assign pool_window_V_204_fu_2115_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_84}, {4'd0}};

assign pool_window_V_205_fu_2123_p3 = {{trunc_ln247_48_reg_2718}, {4'd0}};

assign pool_window_V_206_fu_2194_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_99}, {4'd0}};

assign pool_window_V_207_fu_2202_p3 = {{p_49_reg_2808}, {4'd0}};

assign pool_window_V_208_fu_2209_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_83}, {4'd0}};

assign pool_window_V_209_fu_2217_p3 = {{trunc_ln247_49_reg_2724}, {4'd0}};

assign pool_window_V_210_fu_2288_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_98}, {4'd0}};

assign pool_window_V_211_fu_2296_p3 = {{p_50_reg_2814}, {4'd0}};

assign pool_window_V_212_fu_2303_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_82}, {4'd0}};

assign pool_window_V_213_fu_2311_p3 = {{trunc_ln247_50_reg_2730}, {4'd0}};

assign pool_window_V_214_fu_2382_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_97}, {4'd0}};

assign pool_window_V_215_fu_2390_p3 = {{p_s_reg_2820}, {4'd0}};

assign pool_window_V_216_fu_2397_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_81}, {4'd0}};

assign pool_window_V_217_fu_2405_p3 = {{trunc_ln247_s_reg_2646}, {4'd0}};

assign pool_window_V_218_fu_2476_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_96}, {4'd0}};

assign pool_window_V_219_fu_2484_p3 = {{p_0_reg_2826}, {4'd0}};

assign pool_window_V_220_fu_2491_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_80}, {4'd0}};

assign pool_window_V_221_fu_2499_p3 = {{trunc_ln247_37_reg_2652}, {4'd0}};

assign pool_window_V_fu_1066_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_111}, {4'd0}};

assign res_pack_data_7_fu_1242_p3 = ((xor_ln1651_131_fu_1236_p2[0:0] == 1'b1) ? select_ln65_129_fu_1202_p3 : select_ln65_130_fu_1222_p3);

assign res_pack_data_8_fu_1336_p3 = ((xor_ln1651_134_fu_1330_p2[0:0] == 1'b1) ? select_ln65_132_fu_1296_p3 : select_ln65_133_fu_1316_p3);

assign res_pack_data_9_fu_1430_p3 = ((xor_ln1651_137_fu_1424_p2[0:0] == 1'b1) ? select_ln65_135_fu_1390_p3 : select_ln65_136_fu_1410_p3);

assign res_pack_data_fu_1148_p3 = ((xor_ln1651_128_fu_1142_p2[0:0] == 1'b1) ? select_ln65_fu_1108_p3 : select_ln65_127_fu_1128_p3);

assign select_ln222_fu_757_p3 = ((icmp_ln222_fu_751_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign select_ln227_fu_348_p3 = ((icmp_ln191_fu_304_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign select_ln65_127_fu_1128_p3 = ((xor_ln1651_127_fu_1122_p2[0:0] == 1'b1) ? pool_window_V_160_fu_1081_p3 : pool_window_V_161_fu_1089_p3);

assign select_ln65_129_fu_1202_p3 = ((xor_ln1651_129_fu_1196_p2[0:0] == 1'b1) ? pool_window_V_162_fu_1160_p3 : pool_window_V_163_fu_1168_p3);

assign select_ln65_130_fu_1222_p3 = ((xor_ln1651_130_fu_1216_p2[0:0] == 1'b1) ? pool_window_V_164_fu_1175_p3 : pool_window_V_165_fu_1183_p3);

assign select_ln65_132_fu_1296_p3 = ((xor_ln1651_132_fu_1290_p2[0:0] == 1'b1) ? pool_window_V_166_fu_1254_p3 : pool_window_V_167_fu_1262_p3);

assign select_ln65_133_fu_1316_p3 = ((xor_ln1651_133_fu_1310_p2[0:0] == 1'b1) ? pool_window_V_168_fu_1269_p3 : pool_window_V_169_fu_1277_p3);

assign select_ln65_135_fu_1390_p3 = ((xor_ln1651_135_fu_1384_p2[0:0] == 1'b1) ? pool_window_V_170_fu_1348_p3 : pool_window_V_171_fu_1356_p3);

assign select_ln65_136_fu_1410_p3 = ((xor_ln1651_136_fu_1404_p2[0:0] == 1'b1) ? pool_window_V_172_fu_1363_p3 : pool_window_V_173_fu_1371_p3);

assign select_ln65_138_fu_1484_p3 = ((xor_ln1651_138_fu_1478_p2[0:0] == 1'b1) ? pool_window_V_174_fu_1442_p3 : pool_window_V_175_fu_1450_p3);

assign select_ln65_139_fu_1504_p3 = ((xor_ln1651_139_fu_1498_p2[0:0] == 1'b1) ? pool_window_V_176_fu_1457_p3 : pool_window_V_177_fu_1465_p3);

assign select_ln65_140_fu_1524_p3 = ((xor_ln1651_140_fu_1518_p2[0:0] == 1'b1) ? select_ln65_138_fu_1484_p3 : select_ln65_139_fu_1504_p3);

assign select_ln65_141_fu_1578_p3 = ((xor_ln1651_141_fu_1572_p2[0:0] == 1'b1) ? pool_window_V_178_fu_1536_p3 : pool_window_V_179_fu_1544_p3);

assign select_ln65_142_fu_1598_p3 = ((xor_ln1651_142_fu_1592_p2[0:0] == 1'b1) ? pool_window_V_180_fu_1551_p3 : pool_window_V_181_fu_1559_p3);

assign select_ln65_143_fu_1618_p3 = ((xor_ln1651_143_fu_1612_p2[0:0] == 1'b1) ? select_ln65_141_fu_1578_p3 : select_ln65_142_fu_1598_p3);

assign select_ln65_144_fu_1672_p3 = ((xor_ln1651_144_fu_1666_p2[0:0] == 1'b1) ? pool_window_V_182_fu_1630_p3 : pool_window_V_183_fu_1638_p3);

assign select_ln65_145_fu_1692_p3 = ((xor_ln1651_145_fu_1686_p2[0:0] == 1'b1) ? pool_window_V_184_fu_1645_p3 : pool_window_V_185_fu_1653_p3);

assign select_ln65_146_fu_1712_p3 = ((xor_ln1651_146_fu_1706_p2[0:0] == 1'b1) ? select_ln65_144_fu_1672_p3 : select_ln65_145_fu_1692_p3);

assign select_ln65_147_fu_1766_p3 = ((xor_ln1651_147_fu_1760_p2[0:0] == 1'b1) ? pool_window_V_186_fu_1724_p3 : pool_window_V_187_fu_1732_p3);

assign select_ln65_148_fu_1786_p3 = ((xor_ln1651_148_fu_1780_p2[0:0] == 1'b1) ? pool_window_V_188_fu_1739_p3 : pool_window_V_189_fu_1747_p3);

assign select_ln65_149_fu_1806_p3 = ((xor_ln1651_149_fu_1800_p2[0:0] == 1'b1) ? select_ln65_147_fu_1766_p3 : select_ln65_148_fu_1786_p3);

assign select_ln65_150_fu_1860_p3 = ((xor_ln1651_150_fu_1854_p2[0:0] == 1'b1) ? pool_window_V_190_fu_1818_p3 : pool_window_V_191_fu_1826_p3);

assign select_ln65_151_fu_1880_p3 = ((xor_ln1651_151_fu_1874_p2[0:0] == 1'b1) ? pool_window_V_192_fu_1833_p3 : pool_window_V_193_fu_1841_p3);

assign select_ln65_152_fu_1900_p3 = ((xor_ln1651_152_fu_1894_p2[0:0] == 1'b1) ? select_ln65_150_fu_1860_p3 : select_ln65_151_fu_1880_p3);

assign select_ln65_153_fu_1954_p3 = ((xor_ln1651_153_fu_1948_p2[0:0] == 1'b1) ? pool_window_V_194_fu_1912_p3 : pool_window_V_195_fu_1920_p3);

assign select_ln65_154_fu_1974_p3 = ((xor_ln1651_154_fu_1968_p2[0:0] == 1'b1) ? pool_window_V_196_fu_1927_p3 : pool_window_V_197_fu_1935_p3);

assign select_ln65_155_fu_1994_p3 = ((xor_ln1651_155_fu_1988_p2[0:0] == 1'b1) ? select_ln65_153_fu_1954_p3 : select_ln65_154_fu_1974_p3);

assign select_ln65_156_fu_2048_p3 = ((xor_ln1651_156_fu_2042_p2[0:0] == 1'b1) ? pool_window_V_198_fu_2006_p3 : pool_window_V_199_fu_2014_p3);

assign select_ln65_157_fu_2068_p3 = ((xor_ln1651_157_fu_2062_p2[0:0] == 1'b1) ? pool_window_V_200_fu_2021_p3 : pool_window_V_201_fu_2029_p3);

assign select_ln65_158_fu_2088_p3 = ((xor_ln1651_158_fu_2082_p2[0:0] == 1'b1) ? select_ln65_156_fu_2048_p3 : select_ln65_157_fu_2068_p3);

assign select_ln65_159_fu_2142_p3 = ((xor_ln1651_159_fu_2136_p2[0:0] == 1'b1) ? pool_window_V_202_fu_2100_p3 : pool_window_V_203_fu_2108_p3);

assign select_ln65_160_fu_2162_p3 = ((xor_ln1651_160_fu_2156_p2[0:0] == 1'b1) ? pool_window_V_204_fu_2115_p3 : pool_window_V_205_fu_2123_p3);

assign select_ln65_161_fu_2182_p3 = ((xor_ln1651_161_fu_2176_p2[0:0] == 1'b1) ? select_ln65_159_fu_2142_p3 : select_ln65_160_fu_2162_p3);

assign select_ln65_162_fu_2236_p3 = ((xor_ln1651_162_fu_2230_p2[0:0] == 1'b1) ? pool_window_V_206_fu_2194_p3 : pool_window_V_207_fu_2202_p3);

assign select_ln65_163_fu_2256_p3 = ((xor_ln1651_163_fu_2250_p2[0:0] == 1'b1) ? pool_window_V_208_fu_2209_p3 : pool_window_V_209_fu_2217_p3);

assign select_ln65_164_fu_2276_p3 = ((xor_ln1651_164_fu_2270_p2[0:0] == 1'b1) ? select_ln65_162_fu_2236_p3 : select_ln65_163_fu_2256_p3);

assign select_ln65_165_fu_2330_p3 = ((xor_ln1651_165_fu_2324_p2[0:0] == 1'b1) ? pool_window_V_210_fu_2288_p3 : pool_window_V_211_fu_2296_p3);

assign select_ln65_166_fu_2350_p3 = ((xor_ln1651_166_fu_2344_p2[0:0] == 1'b1) ? pool_window_V_212_fu_2303_p3 : pool_window_V_213_fu_2311_p3);

assign select_ln65_167_fu_2370_p3 = ((xor_ln1651_167_fu_2364_p2[0:0] == 1'b1) ? select_ln65_165_fu_2330_p3 : select_ln65_166_fu_2350_p3);

assign select_ln65_168_fu_2424_p3 = ((xor_ln1651_168_fu_2418_p2[0:0] == 1'b1) ? pool_window_V_214_fu_2382_p3 : pool_window_V_215_fu_2390_p3);

assign select_ln65_169_fu_2444_p3 = ((xor_ln1651_169_fu_2438_p2[0:0] == 1'b1) ? pool_window_V_216_fu_2397_p3 : pool_window_V_217_fu_2405_p3);

assign select_ln65_170_fu_2464_p3 = ((xor_ln1651_170_fu_2458_p2[0:0] == 1'b1) ? select_ln65_168_fu_2424_p3 : select_ln65_169_fu_2444_p3);

assign select_ln65_171_fu_2518_p3 = ((xor_ln1651_171_fu_2512_p2[0:0] == 1'b1) ? pool_window_V_218_fu_2476_p3 : pool_window_V_219_fu_2484_p3);

assign select_ln65_172_fu_2538_p3 = ((xor_ln1651_172_fu_2532_p2[0:0] == 1'b1) ? pool_window_V_220_fu_2491_p3 : pool_window_V_221_fu_2499_p3);

assign select_ln65_173_fu_2558_p3 = ((xor_ln1651_173_fu_2552_p2[0:0] == 1'b1) ? select_ln65_171_fu_2518_p3 : select_ln65_172_fu_2538_p3);

assign select_ln65_fu_1108_p3 = ((xor_ln1651_fu_1102_p2[0:0] == 1'b1) ? pool_window_V_fu_1066_p3 : pool_window_V_159_fu_1074_p3);

assign start_out = real_start;

assign trunc_ln247_fu_413_p1 = layer4_out_dout[5:0];

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_d0 = {{layer4_out_dout[59:54]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_d0 = {{layer4_out_dout[53:48]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_d0 = {{layer4_out_dout[47:42]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_d0 = {{layer4_out_dout[41:36]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_d0 = {{layer4_out_dout[35:30]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_d0 = {{layer4_out_dout[29:24]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_d0 = {{layer4_out_dout[23:18]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_d0 = {{layer4_out_dout[17:12]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_d0 = {{layer4_out_dout[11:6]}};

assign xor_ln1651_127_fu_1122_p2 = (icmp_ln1651_127_fu_1116_p2 ^ 1'd1);

assign xor_ln1651_128_fu_1142_p2 = (icmp_ln1651_128_fu_1136_p2 ^ 1'd1);

assign xor_ln1651_129_fu_1196_p2 = (icmp_ln1651_129_fu_1190_p2 ^ 1'd1);

assign xor_ln1651_130_fu_1216_p2 = (icmp_ln1651_130_fu_1210_p2 ^ 1'd1);

assign xor_ln1651_131_fu_1236_p2 = (icmp_ln1651_131_fu_1230_p2 ^ 1'd1);

assign xor_ln1651_132_fu_1290_p2 = (icmp_ln1651_132_fu_1284_p2 ^ 1'd1);

assign xor_ln1651_133_fu_1310_p2 = (icmp_ln1651_133_fu_1304_p2 ^ 1'd1);

assign xor_ln1651_134_fu_1330_p2 = (icmp_ln1651_134_fu_1324_p2 ^ 1'd1);

assign xor_ln1651_135_fu_1384_p2 = (icmp_ln1651_135_fu_1378_p2 ^ 1'd1);

assign xor_ln1651_136_fu_1404_p2 = (icmp_ln1651_136_fu_1398_p2 ^ 1'd1);

assign xor_ln1651_137_fu_1424_p2 = (icmp_ln1651_137_fu_1418_p2 ^ 1'd1);

assign xor_ln1651_138_fu_1478_p2 = (icmp_ln1651_138_fu_1472_p2 ^ 1'd1);

assign xor_ln1651_139_fu_1498_p2 = (icmp_ln1651_139_fu_1492_p2 ^ 1'd1);

assign xor_ln1651_140_fu_1518_p2 = (icmp_ln1651_140_fu_1512_p2 ^ 1'd1);

assign xor_ln1651_141_fu_1572_p2 = (icmp_ln1651_141_fu_1566_p2 ^ 1'd1);

assign xor_ln1651_142_fu_1592_p2 = (icmp_ln1651_142_fu_1586_p2 ^ 1'd1);

assign xor_ln1651_143_fu_1612_p2 = (icmp_ln1651_143_fu_1606_p2 ^ 1'd1);

assign xor_ln1651_144_fu_1666_p2 = (icmp_ln1651_144_fu_1660_p2 ^ 1'd1);

assign xor_ln1651_145_fu_1686_p2 = (icmp_ln1651_145_fu_1680_p2 ^ 1'd1);

assign xor_ln1651_146_fu_1706_p2 = (icmp_ln1651_146_fu_1700_p2 ^ 1'd1);

assign xor_ln1651_147_fu_1760_p2 = (icmp_ln1651_147_fu_1754_p2 ^ 1'd1);

assign xor_ln1651_148_fu_1780_p2 = (icmp_ln1651_148_fu_1774_p2 ^ 1'd1);

assign xor_ln1651_149_fu_1800_p2 = (icmp_ln1651_149_fu_1794_p2 ^ 1'd1);

assign xor_ln1651_150_fu_1854_p2 = (icmp_ln1651_150_fu_1848_p2 ^ 1'd1);

assign xor_ln1651_151_fu_1874_p2 = (icmp_ln1651_151_fu_1868_p2 ^ 1'd1);

assign xor_ln1651_152_fu_1894_p2 = (icmp_ln1651_152_fu_1888_p2 ^ 1'd1);

assign xor_ln1651_153_fu_1948_p2 = (icmp_ln1651_153_fu_1942_p2 ^ 1'd1);

assign xor_ln1651_154_fu_1968_p2 = (icmp_ln1651_154_fu_1962_p2 ^ 1'd1);

assign xor_ln1651_155_fu_1988_p2 = (icmp_ln1651_155_fu_1982_p2 ^ 1'd1);

assign xor_ln1651_156_fu_2042_p2 = (icmp_ln1651_156_fu_2036_p2 ^ 1'd1);

assign xor_ln1651_157_fu_2062_p2 = (icmp_ln1651_157_fu_2056_p2 ^ 1'd1);

assign xor_ln1651_158_fu_2082_p2 = (icmp_ln1651_158_fu_2076_p2 ^ 1'd1);

assign xor_ln1651_159_fu_2136_p2 = (icmp_ln1651_159_fu_2130_p2 ^ 1'd1);

assign xor_ln1651_160_fu_2156_p2 = (icmp_ln1651_160_fu_2150_p2 ^ 1'd1);

assign xor_ln1651_161_fu_2176_p2 = (icmp_ln1651_161_fu_2170_p2 ^ 1'd1);

assign xor_ln1651_162_fu_2230_p2 = (icmp_ln1651_162_fu_2224_p2 ^ 1'd1);

assign xor_ln1651_163_fu_2250_p2 = (icmp_ln1651_163_fu_2244_p2 ^ 1'd1);

assign xor_ln1651_164_fu_2270_p2 = (icmp_ln1651_164_fu_2264_p2 ^ 1'd1);

assign xor_ln1651_165_fu_2324_p2 = (icmp_ln1651_165_fu_2318_p2 ^ 1'd1);

assign xor_ln1651_166_fu_2344_p2 = (icmp_ln1651_166_fu_2338_p2 ^ 1'd1);

assign xor_ln1651_167_fu_2364_p2 = (icmp_ln1651_167_fu_2358_p2 ^ 1'd1);

assign xor_ln1651_168_fu_2418_p2 = (icmp_ln1651_168_fu_2412_p2 ^ 1'd1);

assign xor_ln1651_169_fu_2438_p2 = (icmp_ln1651_169_fu_2432_p2 ^ 1'd1);

assign xor_ln1651_170_fu_2458_p2 = (icmp_ln1651_170_fu_2452_p2 ^ 1'd1);

assign xor_ln1651_171_fu_2512_p2 = (icmp_ln1651_171_fu_2506_p2 ^ 1'd1);

assign xor_ln1651_172_fu_2532_p2 = (icmp_ln1651_172_fu_2526_p2 ^ 1'd1);

assign xor_ln1651_173_fu_2552_p2 = (icmp_ln1651_173_fu_2546_p2 ^ 1'd1);

assign xor_ln1651_fu_1102_p2 = (icmp_ln1651_fu_1096_p2 ^ 1'd1);

assign zext_ln184_7_fu_1250_p1 = res_pack_data_7_fu_1242_p3;

assign zext_ln184_8_fu_1344_p1 = res_pack_data_8_fu_1336_p3;

assign zext_ln184_9_fu_1438_p1 = res_pack_data_9_fu_1430_p3;

assign zext_ln184_fu_1156_p1 = res_pack_data_fu_1148_p3;

assign zext_ln837_29_fu_1626_p1 = select_ln65_143_fu_1618_p3;

assign zext_ln837_30_fu_1720_p1 = select_ln65_146_fu_1712_p3;

assign zext_ln837_31_fu_1814_p1 = select_ln65_149_fu_1806_p3;

assign zext_ln837_32_fu_1908_p1 = select_ln65_152_fu_1900_p3;

assign zext_ln837_33_fu_2002_p1 = select_ln65_155_fu_1994_p3;

assign zext_ln837_34_fu_2096_p1 = select_ln65_158_fu_2088_p3;

assign zext_ln837_35_fu_2190_p1 = select_ln65_161_fu_2182_p3;

assign zext_ln837_36_fu_2284_p1 = select_ln65_164_fu_2276_p3;

assign zext_ln837_37_fu_2378_p1 = select_ln65_167_fu_2370_p3;

assign zext_ln837_38_fu_2472_p1 = select_ln65_170_fu_2464_p3;

assign zext_ln837_fu_1532_p1 = select_ln65_140_fu_1524_p3;

endmodule //kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s
