// Seed: 1955031313
module module_0 (
    output tri0 id_0,
    input  tri0 id_1,
    input  tri1 id_2
);
  assign id_0 = 1;
  wire id_4, id_5, id_6, id_7;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    output tri id_2,
    input supply0 id_3,
    input wor id_4,
    input wor id_5,
    input tri0 id_6,
    output wire id_7
);
  supply1 id_9 = 1;
  logic [7:0] id_11;
  logic [7:0] id_12 = id_11;
  for (id_13 = 1 & -1; -1; id_11 = id_10) integer id_14, id_15 = id_11;
  always_comb id_9 = id_5;
  wire id_16;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_3
  );
  assign modCall_1.id_2 = 0;
  wire id_17, id_18;
endmodule
