Startpoint: u0/w_reg_3__20_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0/w_reg_3__29_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock network delay (ideal)
           0.00    0.00 ^ u0/w_reg_3__20_/CK (DFFQ_X0P5M_A12TH)
   0.21    2.93    2.93 ^ u0/w_reg_3__20_/Q (DFFQ_X0P5M_A12TH)
           0.00    2.94 ^ u0/FE_DBTC4_w3_20_/A (INV_X0P6B_A12TH)
   0.10    3.50    6.43 v u0/FE_DBTC4_w3_20_/Y (INV_X0P6B_A12TH)
           0.00    6.43 v u0/u0/U17/B (NAND2_X0P5A_A12TH)
   0.02    1.26    7.69 ^ u0/u0/U17/Y (NAND2_X0P5A_A12TH)
           0.00    7.69 ^ u0/u0/U54/B (NOR2_X1B_A12TH)
   0.06    1.31    9.00 v u0/u0/U54/Y (NOR2_X1B_A12TH)
           0.00    9.00 v u0/u0/U116/A (NAND2_X0P5A_A12TH)
   0.05    1.52   10.51 ^ u0/u0/U116/Y (NAND2_X0P5A_A12TH)
           0.00   10.51 ^ u0/u0/U178/B (NAND2_X0P5A_A12TH)
   0.03    1.04   11.55 v u0/u0/U178/Y (NAND2_X0P5A_A12TH)
           0.00   11.55 v u0/u0/U179/A (NOR2XB_X0P7M_A12TH)
   0.02    0.83   12.38 ^ u0/u0/U179/Y (NOR2XB_X0P7M_A12TH)
           0.00   12.38 ^ u0/u0/U243/B (NAND3_X0P5A_A12TH)
   0.04    1.37   13.74 v u0/u0/U243/Y (NAND3_X0P5A_A12TH)
           0.00   13.74 v u0/u0/U254/A (NOR2_X0P5M_A12TH)
   0.00    0.65   14.39 ^ u0/u0/U254/Y (NOR2_X0P5M_A12TH)
           0.00   14.39 ^ u0/u0/U255/D (NAND4_X1A_A12TH)
   0.04    0.90   15.30 v u0/u0/U255/Y (NAND4_X1A_A12TH)
           0.00   15.30 v u0/u0/U354/AN (NAND4B_X0P7M_A12TH)
   0.02    1.15   16.45 v u0/u0/U354/Y (NAND4B_X0P7M_A12TH)
           0.00   16.45 v u0/u0/U360/A1 (OAI31_X0P7M_A12TH)
   0.01    0.66   17.11 ^ u0/u0/U360/Y (OAI31_X0P7M_A12TH)
           0.00   17.11 ^ u0/u0/U373/A (NAND4_X1A_A12TH)
   0.13    2.15   19.26 v u0/u0/U373/Y (NAND4_X1A_A12TH)
           0.00   19.26 v u0/U207/B (XOR2_X0P5M_A12TH)
   0.04    2.55   21.82 ^ u0/U207/Y (XOR2_X0P5M_A12TH)
           0.00   21.82 ^ u0/U208/A (XOR2_X0P5M_A12TH)
   0.01    0.85   22.67 ^ u0/U208/Y (XOR2_X0P5M_A12TH)
           0.00   22.67 ^ u0/U209/A (XNOR2_X0P5M_A12TH)
   0.08    2.27   24.94 ^ u0/U209/Y (XNOR2_X0P5M_A12TH)
           0.00   24.94 ^ u0/U210/B (XNOR2_X0P5M_A12TH)
   0.11    4.40   29.33 v u0/U210/Y (XNOR2_X0P5M_A12TH)
           0.00   29.33 v u0/U211/B (NAND2_X0P5A_A12TH)
   0.00    1.04   30.38 ^ u0/U211/Y (NAND2_X0P5A_A12TH)
           0.00   30.38 ^ u0/U212/C0 (OAI211_X0P5M_A12TH)
   0.01    0.48   30.85 v u0/U212/Y (OAI211_X0P5M_A12TH)
           0.00   30.85 v u0/U213/B0 (OAI2XB1_X0P5M_A12TH)
   0.00    0.53   31.38 ^ u0/U213/Y (OAI2XB1_X0P5M_A12TH)
           0.00   31.38 ^ u0/w_reg_3__29_/D (DFFQ_X0P5M_A12TH)
                  31.38   data arrival time

           7.00    7.00   clock clk (rise edge)
           0.00    7.00   clock network delay (ideal)
           0.00    7.00   clock reconvergence pessimism
                   7.00 ^ u0/w_reg_3__29_/CK (DFFQ_X0P5M_A12TH)
          -0.34    6.66   library setup time
                   6.66   data required time
----------------------------------------------------------------
                   6.66   data required time
                 -31.38   data arrival time
----------------------------------------------------------------
                 -24.72   slack (VIOLATED)


Resized 9460 instances.
Inserted 21 buffers in 18 nets.
Startpoint: u0/w_reg_3__19_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0/w_reg_3__29_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock network delay (ideal)
           0.00    0.00 ^ u0/w_reg_3__19_/CK (DFFQ_X4M_A12TH)
   0.33    0.81    0.81 ^ u0/w_reg_3__19_/Q (DFFQ_X4M_A12TH)
           0.00    0.82 ^ u0/u0/U15/B (NOR3_X4A_A12TH)
   0.16    0.71    1.52 v u0/u0/U15/Y (NOR3_X4A_A12TH)
           0.00    1.52 v u0/u0/U19/A (NAND2_X8B_A12TH)
   0.09    0.33    1.86 ^ u0/u0/U19/Y (NAND2_X8B_A12TH)
           0.00    1.86 ^ u0/u0/U178/A (NAND2_X8A_A12TH)
   0.04    0.15    2.00 v u0/u0/U178/Y (NAND2_X8A_A12TH)
           0.00    2.00 v u0/u0/U179/A (NOR2XB_X8M_A12TH)
   0.04    0.13    2.14 ^ u0/u0/U179/Y (NOR2XB_X8M_A12TH)
           0.00    2.14 ^ u0/u0/U243/B (NAND3_X6A_A12TH)
   0.05    0.19    2.33 v u0/u0/U243/Y (NAND3_X6A_A12TH)
           0.00    2.33 v u0/u0/U254/A (NOR2_X2M_A12TH)
   0.01    0.16    2.49 ^ u0/u0/U254/Y (NOR2_X2M_A12TH)
           0.00    2.49 ^ u0/u0/U255/D (NAND4_X4A_A12TH)
   0.05    0.34    2.83 v u0/u0/U255/Y (NAND4_X4A_A12TH)
           0.00    2.83 v u0/u0/U354/AN (NAND4B_X4M_A12TH)
   0.04    0.46    3.29 v u0/u0/U354/Y (NAND4B_X4M_A12TH)
           0.00    3.29 v u0/u0/U360/A1 (OAI31_X6M_A12TH)
   0.01    0.24    3.52 ^ u0/u0/U360/Y (OAI31_X6M_A12TH)
           0.00    3.52 ^ u0/u0/U373/A (NAND4_X4A_A12TH)
   0.13    0.59    4.11 v u0/u0/U373/Y (NAND4_X4A_A12TH)
           0.00    4.12 v u0/U207/B (XOR2_X4M_A12TH)
   0.05    0.62    4.73 ^ u0/U207/Y (XOR2_X4M_A12TH)
           0.00    4.73 ^ u0/U208/A (XOR2_X4M_A12TH)
   0.02    0.28    5.02 ^ u0/U208/Y (XOR2_X4M_A12TH)
           0.00    5.02 ^ u0/U209/A (XNOR2_X4M_A12TH)
   0.09    0.39    5.41 ^ u0/U209/Y (XNOR2_X4M_A12TH)
           0.00    5.41 ^ u0/U210/B (XNOR2_X4M_A12TH)
   0.11    0.62    6.03 ^ u0/U210/Y (XNOR2_X4M_A12TH)
           0.00    6.03 ^ u0/U211/B (NAND2_X1P4B_A12TH)
   0.01    0.32    6.35 v u0/U211/Y (NAND2_X1P4B_A12TH)
           0.00    6.35 v u0/U212/C0 (OAI211_X3M_A12TH)
   0.01    0.16    6.50 ^ u0/U212/Y (OAI211_X3M_A12TH)
           0.00    6.50 ^ u0/U213/B0 (OAI2XB1_X1M_A12TH)
   0.00    0.15    6.65 v u0/U213/Y (OAI2XB1_X1M_A12TH)
           0.00    6.65 v u0/w_reg_3__29_/D (DFFQ_X4M_A12TH)
                   6.65   data arrival time

           7.00    7.00   clock clk (rise edge)
           0.00    7.00   clock network delay (ideal)
           0.00    7.00   clock reconvergence pessimism
                   7.00 ^ u0/w_reg_3__29_/CK (DFFQ_X4M_A12TH)
          -0.11    6.89   library setup time
                   6.89   data required time
----------------------------------------------------------------
                   6.89   data required time
                  -6.65   data arrival time
----------------------------------------------------------------
                   0.24   slack (MET)


Inserted 5 buffers.
Inserted 7 buffers.
Startpoint: u0/w_reg_3__11_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0/w_reg_3__21_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock network delay (ideal)
           0.00    0.00 ^ u0/w_reg_3__11_/CK (DFFQ_X4M_A12TH)
   0.37    0.88    0.88 ^ u0/w_reg_3__11_/Q (DFFQ_X4M_A12TH)
           0.00    0.88 ^ u0/FE_DBTC3_w3_11_/A (INV_X16M_A12TH)
   0.22    0.41    1.29 v u0/FE_DBTC3_w3_11_/Y (INV_X16M_A12TH)
           0.00    1.29 v u0/u1/U34/B (NAND2_X6M_A12TH)
   0.03    0.24    1.53 ^ u0/u1/U34/Y (NAND2_X6M_A12TH)
           0.00    1.53 ^ u0/u1/U35/B (NOR2_X8A_A12TH)
   0.16    0.20    1.73 v u0/u1/U35/Y (NOR2_X8A_A12TH)
           0.00    1.73 v u0/u1/U87/A (NAND2_X8B_A12TH)
   0.16    0.30    2.03 ^ u0/u1/U87/Y (NAND2_X8B_A12TH)
           0.00    2.03 ^ u0/u1/U193/B (NAND3_X6A_A12TH)
   0.03    0.19    2.22 v u0/u1/U193/Y (NAND3_X6A_A12TH)
           0.00    2.22 v u0/u1/U194/C (NOR3_X4A_A12TH)
   0.06    0.48    2.70 ^ u0/u1/U194/Y (NOR3_X4A_A12TH)
           0.00    2.70 ^ u0/u1/U346/A (INV_X0P6M_A12TH)
   0.01    0.29    2.99 v u0/u1/U346/Y (INV_X0P6M_A12TH)
           0.00    2.99 v u0/u1/U347/B0 (AOI211_X4M_A12TH)
   0.04    0.38    3.37 ^ u0/u1/U347/Y (AOI211_X4M_A12TH)
           0.00    3.37 ^ u0/u1/U348/D (NAND4B_X4M_A12TH)
   0.02    0.29    3.66 v u0/u1/U348/Y (NAND4B_X4M_A12TH)
           0.00    3.66 v u0/u1/U349/A2 (OAI31_X6M_A12TH)
   0.01    0.23    3.89 ^ u0/u1/U349/Y (OAI31_X6M_A12TH)
           0.00    3.89 ^ u0/u1/U357/B (NAND4_X4A_A12TH)
   0.08    0.42    4.31 v u0/u1/U357/Y (NAND4_X4A_A12TH)
           0.00    4.31 v u0/U143/B (XOR2_X4M_A12TH)
   0.03    0.43    4.74 ^ u0/U143/Y (XOR2_X4M_A12TH)
           0.00    4.74 ^ u0/U144/A (XNOR2_X4M_A12TH)
   0.13    0.55    5.29 ^ u0/U144/Y (XNOR2_X4M_A12TH)
           0.00    5.29 ^ u0/U145/B (XNOR2_X4M_A12TH)
   0.08    0.56    5.86 ^ u0/U145/Y (XNOR2_X4M_A12TH)
           0.00    5.86 ^ u0/U146/B (NAND2_X1P4B_A12TH)
   0.01    0.27    6.12 v u0/U146/Y (NAND2_X1P4B_A12TH)
           0.00    6.12 v u0/U147/C0 (OAI211_X4M_A12TH)
   0.01    0.14    6.27 ^ u0/U147/Y (OAI211_X4M_A12TH)
           0.00    6.27 ^ u0/U148/B0 (OAI2XB1_X2M_A12TH)
   0.01    0.13    6.40 v u0/U148/Y (OAI2XB1_X2M_A12TH)
           0.00    6.40 v u0/w_reg_3__21_/D (DFFQ_X4M_A12TH)
                   6.40   data arrival time

           7.00    7.00   clock clk (rise edge)
           0.00    7.00   clock network delay (ideal)
           0.00    7.00   clock reconvergence pessimism
                   7.00 ^ u0/w_reg_3__21_/CK (DFFQ_X4M_A12TH)
          -0.10    6.90   library setup time
                   6.90   data required time
----------------------------------------------------------------
                   6.90   data required time
                  -6.40   data arrival time
----------------------------------------------------------------
                   0.50   slack (MET)


