// Seed: 2484450706
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign module_1.id_3 = 0;
  logic id_3 = id_3 - -1'b0;
endmodule
module module_1 #(
    parameter id_2 = 32'd27
) (
    id_1,
    _id_2
);
  output wire _id_2;
  input wire id_1;
  logic id_3;
  assign id_3 = 1 + $unsigned(55);
  ;
  assign id_2 = id_1;
  logic [-1 : id_2] id_4, id_5, id_6;
  module_0 modCall_1 (
      id_3,
      id_6
  );
  assign id_5 = id_5;
  parameter id_7 = 1;
  assign id_4 = id_6;
endmodule
