# Hardware-implemented-image-processing-algorithms
Hardware implemented image processing algorithms like Box blur or Gaussian blur on a Basys3 FPGA. Images are stored in BRAM memory of the FPGA board and displayed on the VGA port. Implementation using VHDL language.

Block Diagram:
![image](https://user-images.githubusercontent.com/92437439/227287849-88da976d-454a-4d71-8e11-868b73bc7fcc.png)
![Untitled](https://user-images.githubusercontent.com/92437439/227288162-17e3c2e8-71fc-48ac-9d38-efd03b4a3c59.png)
![Picture1](https://user-images.githubusercontent.com/92437439/227288631-34c00b9e-9856-4a4b-a22f-62b3b2c75ce9.png)
