<html><body><samp><pre>
<!@TC:1539615600>
#Build: Synplify Pro (R) N-2018.03G-Beta6, Build 118R, May 15 2018
#install: C:\Gowin\1.8\SynplifyPro
#OS: Windows 8 6.2
#Hostname: BEACONDEV3

# Mon Oct 15 23:00:00 2018

#Implementation: rev_1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11</a>

@N: : <!@TM:1539615601> | Running in 64-bit mode 

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11</a>

@N: : <!@TM:1539615601> | Running in 64-bit mode 
@N: : <!@TM:1539615601> | : Running Verilog Compiler in System Verilog mode 
@N: : <!@TM:1539615601> | : Running Verilog Compiler in Multiple File Compilation Unit mode 
@I::"C:\Gowin\1.8\SynplifyPro\lib\generic\gw1n.v" (library work)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\fpga_led_tm1637\src\spi_master.v" (library work)
@I::"C:\fpga_led_tm1637\src\led_tm1637.v" (library work)
@I:"C:\fpga_led_tm1637\src\led_tm1637.v":"C:\fpga_led_tm1637\src\rom.v" (library work)
@I::"C:\fpga_led_tm1637\src\led_tm1637_rom.v" (library work)
Verilog syntax check successful!
File C:\fpga_led_tm1637\src\led_tm1637.v changed - recompiling
Selecting top level module LED_TM1637
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637_rom.v:22:7:22:21:@N:CG364:@XP_MSG">led_tm1637_rom.v(22)</a><!@TM:1539615601> | Synthesizing module LED_TM1637_ROM in library work.
Opening data file led_tm1637_rom.mem from directory C:\fpga_led_tm1637\src
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637_rom.v:30:0:30:7:@W:CG532:@XP_MSG">led_tm1637_rom.v(30)</a><!@TM:1539615601> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\fpga_led_tm1637\src\spi_master.v:18:7:18:17:@N:CG364:@XP_MSG">spi_master.v(18)</a><!@TM:1539615601> | Synthesizing module spi_master in library work.

	WORD_LEN=32'b00000000000000000000000000001000
	PRESCALLER_SIZE=32'b00000000000000000000000000001000
	state_idle=1'b0
	state_busy=1'b1
   Generated name = spi_master_8s_8s_0_1
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\fpga_led_tm1637\src\spi_master.v:74:0:74:6:@W:CL113:@XP_MSG">spi_master.v(74)</a><!@TM:1539615601> | Feedback mux created for signal tx_buffer_fullp[0:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\fpga_led_tm1637\src\spi_master.v:74:0:74:6:@W:CL113:@XP_MSG">spi_master.v(74)</a><!@TM:1539615601> | Feedback mux created for signal prescallerbuff[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:5:7:5:17:@N:CG364:@XP_MSG">led_tm1637.v(5)</a><!@TM:1539615601> | Synthesizing module LED_TM1637 in library work.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:98:0:98:6:@N:CL189:@XP_MSG">led_tm1637.v(98)</a><!@TM:1539615601> | Register bit cnt[12] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:98:0:98:6:@N:CL189:@XP_MSG">led_tm1637.v(98)</a><!@TM:1539615601> | Register bit cnt[13] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:98:0:98:6:@N:CL189:@XP_MSG">led_tm1637.v(98)</a><!@TM:1539615601> | Register bit cnt[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:98:0:98:6:@N:CL189:@XP_MSG">led_tm1637.v(98)</a><!@TM:1539615601> | Register bit cnt[15] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:98:0:98:6:@W:CL279:@XP_MSG">led_tm1637.v(98)</a><!@TM:1539615601> | Pruning register bits 15 to 12 of cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:7:22:7:27:@N:CL159:@XP_MSG">led_tm1637.v(7)</a><!@TM:1539615601> | Input rst_n is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 15 23:00:01 2018

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11</a>

@N: : <!@TM:1539615601> | Running in 64-bit mode 
File C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\layer0.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:5:7:5:17:@N:NF107:@XP_MSG">led_tm1637.v(5)</a><!@TM:1539615601> | Selected library: work cell: LED_TM1637 view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:5:7:5:17:@N:NF107:@XP_MSG">led_tm1637.v(5)</a><!@TM:1539615601> | Selected library: work cell: LED_TM1637 view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 15 23:00:01 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 15 23:00:01 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1539615600>

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Database state : C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\|rev_1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11</a>

@N: : <!@TM:1539615603> | Running in 64-bit mode 
File C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:5:7:5:17:@N:NF107:@XP_MSG">led_tm1637.v(5)</a><!@TM:1539615603> | Selected library: work cell: LED_TM1637 view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:5:7:5:17:@N:NF107:@XP_MSG">led_tm1637.v(5)</a><!@TM:1539615603> | Selected library: work cell: LED_TM1637 view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 15 23:00:02 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1539615600>
# Mon Oct 15 23:00:03 2018


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1086R, Built May 17 2018 10:22:59</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1539615605> | No constraint file specified. 
Linked File:  <a href="C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637_scck.rpt:@XP_FILE">fpga_led_tm1637_scck.rpt</a>
Printing clock  summary report in "C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1539615605> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1539615605> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1539615605> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1539615605> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1539615605> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1539615605> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:74:0:74:6:@N:BN362:@XP_MSG">spi_master.v(74)</a><!@TM:1539615605> | Removing sequential instance senderr[0] (in view: work.spi_master_8s_8s_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:172:0:172:6:@N:BN362:@XP_MSG">spi_master.v(172)</a><!@TM:1539615605> | Removing sequential instance rx_buffer[7:0] (in view: work.spi_master_8s_8s_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=10  set on top level netlist LED_TM1637

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 190MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                      Requested     Requested     Clock                                                  Clock                     Clock
Level     Clock                                      Frequency     Period        Type                                                   Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       LED_TM1637|clk_50M[0]                      100.0 MHz     10.000        inferred                                               Autoconstr_clkgroup_0     13   
1 .         LED_TM1637|clk_led_derived_clock[0]      100.0 MHz     10.000        derived (from LED_TM1637|clk_50M[0])                   Autoconstr_clkgroup_0     126  
2 ..          LED_TM1637|wr_spi_derived_clock[0]     100.0 MHz     10.000        derived (from LED_TM1637|clk_led_derived_clock[0])     Autoconstr_clkgroup_0     9    
2 ..          LED_TM1637|rd_spi_derived_clock[0]     100.0 MHz     10.000        derived (from LED_TM1637|clk_led_derived_clock[0])     Autoconstr_clkgroup_0     1    
=======================================================================================================================================================================



Clock Load Summary
***********************

                                        Clock     Source                       Clock Pin                      Non-clock Pin     Non-clock Pin
Clock                                   Load      Pin                          Seq Example                    Seq Example       Comb Example 
---------------------------------------------------------------------------------------------------------------------------------------------
LED_TM1637|clk_50M[0]                   13        clk_50M[0](port)             clk_led_0[0].C                 -                 -            
LED_TM1637|clk_led_derived_clock[0]     126       clk_led_0[0].Q[0](dffre)     led[3:0].C                     -                 -            
LED_TM1637|wr_spi_derived_clock[0]      9         wr_spi_0[0].Q[0](dffre)      spi0.prescallerbuff[2:0].C     -                 -            
LED_TM1637|rd_spi_derived_clock[0]      1         rd_spi_0[0].Q[0](dffre)      spi0.charreceivedn[0].C        -                 -            
=============================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:98:0:98:6:@W:MT529:@XP_MSG">led_tm1637.v(98)</a><!@TM:1539615605> | Found inferred clock LED_TM1637|clk_50M[0] which controls 13 sequential elements including cnt[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 13 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 136 clock pin(s) of sequential element(s)
0 instances converted, 136 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|L:C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_prem.srm@|S:clk_50M[0]@|E:cnt[0]@|F:@syn_dgcc_clockid0_7==1@|M:ClockId_0_7 @XP_NAMES_BY_PROP">ClockId_0_7</a>       clk_50M[0]          Unconstrained_port     13         cnt[0]         
=======================================================================================
================================================================= Gated/Generated Clocks =================================================================
Clock Tree ID     Driving Element       Drive Element Type     Unconverted Fanout     Sample Instance           Explanation                               
----------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_prem.srm@|S:wr_spi_0[0].Q[0]@|E:spi0.tx_buffer[7]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       wr_spi_0[0].Q[0]      dffre                  9                      spi0.tx_buffer[7]         Derived clock on input (not legal for GCC)
<a href="@|L:C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_prem.srm@|S:clk_led_0[0].Q[0]@|E:repeat_count[0]@|F:@syn_dgcc_clockid0_3==1@|M:ClockId_0_3 @XP_NAMES_BY_PROP">ClockId_0_3</a>       clk_led_0[0].Q[0]     dffre                  126                    repeat_count[0]           Derived clock on input (not legal for GCC)
<a href="@|L:C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_prem.srm@|S:rd_spi_0[0].Q[0]@|E:spi0.charreceivedn[0]@|F:@syn_dgcc_clockid0_5==1@|M:ClockId_0_5 @XP_NAMES_BY_PROP">ClockId_0_5</a>       rd_spi_0[0].Q[0]      dffre                  1                      spi0.charreceivedn[0]     Derived clock on input (not legal for GCC)
==========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: : <!@TM:1539615605> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1539615605> | Writing default property annotation file C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 188MB peak: 190MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 189MB peak: 190MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 189MB peak: 190MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 104MB peak: 190MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 15 23:00:05 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1539615600>
# Mon Oct 15 23:00:05 2018


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=mapperReport8></a>Synopsys Generic Technology Mapper, Version mapgw, Build 1086R, Built May 17 2018 10:22:59</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1539615609> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1539615609> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1539615609> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 190MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:172:0:172:6:@W:BN132:@XP_MSG">spi_master.v(172)</a><!@TM:1539615609> | Removing sequential instance spi0._lsbfirst[0] because it is equivalent to instance spi0._diomode[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1539615609> | Auto Constrain mode is enabled 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539615609> | Applying initial value "0" on instance spi0.state[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539615609> | Applying initial value "0" on instance spi0.tx_buffer_fullp[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539615609> | Applying initial value "0" on instance spi0.tx_buffer_fulln[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539615609> | Applying initial value "000000000000000" on instance repeat_count[14:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539615609> | Applying initial value "0000000000000000000000000000" on instance elapsed_time[27:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539615609> | Applying initial value "0000000000000000000000000000" on instance saved_elapsed_time[27:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539615609> | Applying initial value "0" on instance rst_led[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539615609> | Applying initial value "000000000000" on instance cnt[11:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539615609> | Applying initial value "0" on instance internal_state_machine[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539615609> | Applying initial value "0" on instance debug_waiting_for_spi[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539615609> | Applying initial value "0" on instance debug_waiting_for_step_time[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539615609> | Applying initial value "0" on instance wr_spi[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539615609> | Applying initial value "0" on instance wait_spi[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539615609> | Applying initial value "0" on instance rd_spi[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539615609> | Applying initial value "0" on instance clk_led[0]. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 190MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:74:0:74:6:@W:BN132:@XP_MSG">spi_master.v(74)</a><!@TM:1539615609> | Removing instance spi0.prescallerbuff[2] because it is equivalent to instance spi0.prescallerbuff[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:61:0:61:6:@W:BN132:@XP_MSG">spi_master.v(61)</a><!@TM:1539615609> | Removing instance spi0.tx_buffer[3] because it is equivalent to instance spi0.tx_buffer[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:61:0:61:6:@W:BN132:@XP_MSG">spi_master.v(61)</a><!@TM:1539615609> | Removing instance spi0.tx_buffer[2] because it is equivalent to instance spi0.tx_buffer[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:61:0:61:6:@W:BN132:@XP_MSG">spi_master.v(61)</a><!@TM:1539615609> | Removing instance spi0.tx_buffer[1] because it is equivalent to instance spi0.tx_buffer[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:61:0:61:6:@W:BN132:@XP_MSG">spi_master.v(61)</a><!@TM:1539615609> | Removing instance spi0.tx_buffer[7] because it is equivalent to instance spi0.tx_buffer[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:172:0:172:6:@W:BN132:@XP_MSG">spi_master.v(172)</a><!@TM:1539615609> | Removing instance spi0._mode[1] because it is equivalent to instance spi0._diomode[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:172:0:172:6:@W:BN132:@XP_MSG">spi_master.v(172)</a><!@TM:1539615609> | Removing instance spi0._mode[0] because it is equivalent to instance spi0._diomode[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:172:0:172:6:@W:BN132:@XP_MSG">spi_master.v(172)</a><!@TM:1539615609> | Removing instance spi0._prescaller[2] because it is equivalent to instance spi0._prescaller[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:172:0:172:6:@N:MO231:@XP_MSG">spi_master.v(172)</a><!@TM:1539615609> | Found counter in view:work.spi_master_8s_8s_0_1(verilog) instance _sck[4:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:172:0:172:6:@N:MO231:@XP_MSG">spi_master.v(172)</a><!@TM:1539615609> | Found counter in view:work.spi_master_8s_8s_0_1(verilog) instance prescaller_cnt[7:0] 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:172:0:172:6:@N:BN362:@XP_MSG">spi_master.v(172)</a><!@TM:1539615609> | Removing sequential instance _prescaller[1] (in view: work.spi_master_8s_8s_0_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:74:0:74:6:@N:BN362:@XP_MSG">spi_master.v(74)</a><!@TM:1539615609> | Removing sequential instance prescallerbuff[1] (in view: work.spi_master_8s_8s_0_1(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 190MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 191MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 192MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 193MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 193MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 193MB)

@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_00 = 220030032220028D31220018D34220008D30110300030110200020000100030000000070.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_01 = 22021D93422020D930220140030220130032220121431220111434220101430220040030.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_02 = 22034003022033003222032F13122031F13422030F13022024003022023003222022D931.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_03 = 220520F31220510F34220500F30220440030220430032220428131220418134220408130.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_04 = 22070C03022064003022063003222062A03122061A03422060A030220540030220530032.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_05 = 22083003222082DA3122081DA3422080DA3022074003022073003222072C03122071C034.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_06 = 220A12034220A02030220940030220930032220920031220910034220900030220840030.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_07 = BDE030012BDE020011BDE010014BDE000010220A80010220A40030220A30032220A22031.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_08 = BDE214014BDE204010BDE140010BDE130012BDE121011BDE111014BDE101010BDE040010.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_09 = BDE33001ABDE32FF19BDE31FF1CBDE30FF18BDE280082BDE240010BDE230012BDE224011.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_0A = 000000000BDE450011BDE440011BDE430012BDE42AF11BDE41AF14BDE40AF10BDE340018.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_0B = 000000000000000000000000000000000000000000000000000000000000000000000000.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_0C = 000000000000000000000000000000000000000000000000000000000000000000000000.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_0D = 000000000000000000000000000000000000000000000000000000000000000000000000.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_0E = 000000000000000000000000000000000000000000000000000000000000000000000000.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_0F = 000000000000000000000000000000000000000000000000000000000000000000000000.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_00 = 000000100000000100000000100000000100000000100000000100000000100000000100.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_01 = 000000100000000100000000100000000100000000100000000100000000100000000100.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_02 = 000000100000000100000000100000000100000000100000000100000000100000000100.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_03 = 000000100000000100000000100000000100000000100000000100000000100000000100.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_04 = 000000100000000100000000100000000100000000100000000100000000100000000100.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_05 = 000000100000000100000000100000000100000000100000000100000000100000000100.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_06 = 000000100000000100000000100000000100000000100000000100000000100000000100.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_07 = 000000100000000100000000100000000100000000100000000100000000100000000100.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_08 = 000000100000000100000000100000000100000000100000000100000000100000000100.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_09 = 000000100000000100000000100000000100000000100000000100000000100000000100.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_0A = 000000000000000000000000100000000100000000100000000100000000100000000B00.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_0B = 000000000000000000000000000000000000000000000000000000000000000000000000.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_0C = 000000000000000000000000000000000000000000000000000000000000000000000000.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_0D = 000000000000000000000000000000000000000000000000000000000000000000000000.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_0E = 000000000000000000000000000000000000000000000000000000000000000000000000.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_0F = 000000000000000000000000000000000000000000000000000000000000000000000000.
@N:<a href="@N:FX211:@XP_HELP">FX211</a> : <!@TM:1539615609> | Packed ROM oled_rom_init.dout_1_0[47:0] (7 input, 48 output) to Block SelectRAM  

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 193MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 195MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -0.36ns		 237 /       138
   2		0h:00m:01s		    -0.36ns		 235 /       138

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 195MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1539615609> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@W:BN114:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Removing instance oled_rom_init.dout_1_0_0 (in view: work.LED_TM1637(verilog)) of black box view:VIRTEX.RAMB16(PRIM) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@W:BN114:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539615609> | Removing instance oled_rom_init.dout_1_0_1 (in view: work.LED_TM1637(verilog)) of black box view:VIRTEX.RAMB16(PRIM) because it does not drive other instances.</font>

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 195MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 120MB peak: 195MB)

Writing Analyst data base C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 192MB peak: 195MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 192MB peak: 195MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1539615609> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1539615609> | Synopsys Constraint File capacitance units using default value of 1pF  
@A:<a href="@A:BN540:@XP_HELP">BN540</a> : <!@TM:1539615609> | No min timing constraints supplied; adding min timing constraints 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 191MB peak: 195MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 192MB peak: 195MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1539615609> | Found inferred clock LED_TM1637|clk_50M[0] with period 10.00ns. Please declare a user-defined clock on port clk_50M[0].</font> 
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1539615609> | Found clock LED_TM1637|clk_led_derived_clock[0] with period 10.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1539615609> | Found clock LED_TM1637|rd_spi_derived_clock[0] with period 10.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1539615609> | Found clock LED_TM1637|wr_spi_derived_clock[0] with period 10.00ns  


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
<a name=pnr10></a># Timing Report written on Mon Oct 15 23:00:09 2018</a>
#


Top view:               LED_TM1637
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1539615609> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1539615609> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary11></a>Performance Summary</a>
*******************


Worst slack in design: -0.507

                                        Requested     Estimated     Requested     Estimated                Clock                                                  Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack      Type                                                   Group                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
LED_TM1637|clk_50M[0]                   100.0 MHz     215.8 MHz     10.000        4.633         5.367      inferred                                               Autoconstr_clkgroup_0
LED_TM1637|clk_led_derived_clock[0]     100.0 MHz     95.2 MHz      10.000        10.507        5.423      derived (from LED_TM1637|clk_50M[0])                   Autoconstr_clkgroup_0
LED_TM1637|rd_spi_derived_clock[0]      100.0 MHz     95.2 MHz      10.000        10.507        -0.507     derived (from LED_TM1637|clk_led_derived_clock[0])     Autoconstr_clkgroup_0
LED_TM1637|wr_spi_derived_clock[0]      100.0 MHz     159.7 MHz     10.000        6.261         3.739      derived (from LED_TM1637|clk_led_derived_clock[0])     Autoconstr_clkgroup_0
System                                  100.0 MHz     866.6 MHz     10.000        1.154         8.846      system                                                 system_clkgroup      
=======================================================================================================================================================================================





<a name=clockRelationships12></a>Clock Relationships</a>
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               LED_TM1637|clk_50M[0]                |  10.000      8.846   |  No paths    -      |  No paths    -      |  No paths    -    
System                               LED_TM1637|clk_led_derived_clock[0]  |  10.000      8.846   |  No paths    -      |  No paths    -      |  No paths    -    
System                               LED_TM1637|rd_spi_derived_clock[0]   |  10.000      8.846   |  No paths    -      |  No paths    -      |  No paths    -    
System                               LED_TM1637|wr_spi_derived_clock[0]   |  10.000      8.846   |  No paths    -      |  No paths    -      |  No paths    -    
LED_TM1637|clk_50M[0]                System                               |  10.000      6.721   |  No paths    -      |  No paths    -      |  No paths    -    
LED_TM1637|clk_50M[0]                LED_TM1637|clk_50M[0]                |  10.000      5.367   |  No paths    -      |  No paths    -      |  No paths    -    
LED_TM1637|clk_led_derived_clock[0]  System                               |  10.000      3.993   |  No paths    -      |  No paths    -      |  No paths    -    
LED_TM1637|clk_led_derived_clock[0]  LED_TM1637|clk_led_derived_clock[0]  |  10.000      5.424   |  No paths    -      |  No paths    -      |  No paths    -    
LED_TM1637|clk_led_derived_clock[0]  LED_TM1637|rd_spi_derived_clock[0]   |  10.000      6.359   |  No paths    -      |  No paths    -      |  No paths    -    
LED_TM1637|rd_spi_derived_clock[0]   System                               |  10.000      8.612   |  No paths    -      |  No paths    -      |  No paths    -    
LED_TM1637|rd_spi_derived_clock[0]   LED_TM1637|clk_led_derived_clock[0]  |  10.000      -0.507  |  No paths    -      |  No paths    -      |  No paths    -    
LED_TM1637|rd_spi_derived_clock[0]   LED_TM1637|rd_spi_derived_clock[0]   |  10.000      16.426  |  No paths    -      |  No paths    -      |  No paths    -    
LED_TM1637|wr_spi_derived_clock[0]   System                               |  10.000      6.492   |  No paths    -      |  No paths    -      |  No paths    -    
LED_TM1637|wr_spi_derived_clock[0]   LED_TM1637|clk_led_derived_clock[0]  |  10.000      3.739   |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo13></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport14></a>Detailed Report for Clock: LED_TM1637|clk_50M[0]</a>
====================================



<a name=startingSlack15></a>Starting Points with Worst Slack</a>
********************************

             Starting                                              Arrival          
Instance     Reference                 Type     Pin     Net        Time        Slack
             Clock                                                                  
------------------------------------------------------------------------------------
cnt[0]       LED_TM1637|clk_50M[0]     DFF      Q       cnt[0]     0.367       5.367
cnt[1]       LED_TM1637|clk_50M[0]     DFF      Q       cnt[1]     0.367       5.424
cnt[2]       LED_TM1637|clk_50M[0]     DFF      Q       cnt[2]     0.367       5.481
cnt[3]       LED_TM1637|clk_50M[0]     DFF      Q       cnt[3]     0.367       5.538
cnt[9]       LED_TM1637|clk_50M[0]     DFF      Q       cnt[9]     0.367       5.582
cnt[4]       LED_TM1637|clk_50M[0]     DFF      Q       cnt[4]     0.367       5.595
cnt[8]       LED_TM1637|clk_50M[0]     DFF      Q       cnt[8]     0.367       5.649
cnt[5]       LED_TM1637|clk_50M[0]     DFF      Q       cnt[5]     0.367       5.652
cnt[6]       LED_TM1637|clk_50M[0]     DFF      Q       cnt[6]     0.367       5.709
cnt[7]       LED_TM1637|clk_50M[0]     DFF      Q       cnt[7]     0.367       5.766
====================================================================================


<a name=endingSlack16></a>Ending Points with Worst Slack</a>
******************************

                 Starting                                                            Required          
Instance         Reference                 Type     Pin     Net                      Time         Slack
                 Clock                                                                                 
-------------------------------------------------------------------------------------------------------
cnt[11]          LED_TM1637|clk_50M[0]     DFF      D       un1_cnt_s_11_0_SUM       9.867        5.367
cnt[10]          LED_TM1637|clk_50M[0]     DFF      D       un1_cnt_cry_10_0_SUM     9.867        5.424
cnt[9]           LED_TM1637|clk_50M[0]     DFF      D       un1_cnt_cry_9_0_SUM      9.867        5.481
clk_led_0[0]     LED_TM1637|clk_50M[0]     DFFE     CE      un2_cntlto11_i_a2        9.867        5.515
cnt[8]           LED_TM1637|clk_50M[0]     DFF      D       un1_cnt_cry_8_0_SUM      9.867        5.538
cnt[7]           LED_TM1637|clk_50M[0]     DFF      D       un1_cnt_cry_7_0_SUM      9.867        5.595
cnt[6]           LED_TM1637|clk_50M[0]     DFF      D       un1_cnt_cry_6_0_SUM      9.867        5.652
cnt[5]           LED_TM1637|clk_50M[0]     DFF      D       un1_cnt_cry_5_0_SUM      9.867        5.709
cnt[4]           LED_TM1637|clk_50M[0]     DFF      D       un1_cnt_cry_4_0_SUM      9.867        5.766
cnt[3]           LED_TM1637|clk_50M[0]     DFF      D       un1_cnt_cry_3_0_SUM      9.867        5.823
=======================================================================================================



<a name=worstPaths17></a>Worst Path Information</a>
<a href="C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srr:srsfC:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srs:fp:41726:44963:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      4.500
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.367

    Number of logic level(s):                12
    Starting point:                          cnt[0] / Q
    Ending point:                            cnt[11] / D
    The start point is clocked by            LED_TM1637|clk_50M[0] [rising] on pin CLK
    The end   point is clocked by            LED_TM1637|clk_50M[0] [rising] on pin CLK

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
cnt[0]                 DFF      Q        Out     0.367     0.367       -         
cnt[0]                 Net      -        -       1.021     -           2         
un1_cnt_cry_0_0        ALU      I0       In      -         1.388       -         
un1_cnt_cry_0_0        ALU      COUT     Out     0.958     2.346       -         
un1_cnt_cry_0          Net      -        -       0.000     -           1         
un1_cnt_cry_1_0        ALU      CIN      In      -         2.346       -         
un1_cnt_cry_1_0        ALU      COUT     Out     0.057     2.403       -         
un1_cnt_cry_1          Net      -        -       0.000     -           1         
un1_cnt_cry_2_0        ALU      CIN      In      -         2.403       -         
un1_cnt_cry_2_0        ALU      COUT     Out     0.057     2.460       -         
un1_cnt_cry_2          Net      -        -       0.000     -           1         
un1_cnt_cry_3_0        ALU      CIN      In      -         2.460       -         
un1_cnt_cry_3_0        ALU      COUT     Out     0.057     2.517       -         
un1_cnt_cry_3          Net      -        -       0.000     -           1         
un1_cnt_cry_4_0        ALU      CIN      In      -         2.517       -         
un1_cnt_cry_4_0        ALU      COUT     Out     0.057     2.574       -         
un1_cnt_cry_4          Net      -        -       0.000     -           1         
un1_cnt_cry_5_0        ALU      CIN      In      -         2.574       -         
un1_cnt_cry_5_0        ALU      COUT     Out     0.057     2.631       -         
un1_cnt_cry_5          Net      -        -       0.000     -           1         
un1_cnt_cry_6_0        ALU      CIN      In      -         2.631       -         
un1_cnt_cry_6_0        ALU      COUT     Out     0.057     2.688       -         
un1_cnt_cry_6          Net      -        -       0.000     -           1         
un1_cnt_cry_7_0        ALU      CIN      In      -         2.688       -         
un1_cnt_cry_7_0        ALU      COUT     Out     0.057     2.745       -         
un1_cnt_cry_7          Net      -        -       0.000     -           1         
un1_cnt_cry_8_0        ALU      CIN      In      -         2.745       -         
un1_cnt_cry_8_0        ALU      COUT     Out     0.057     2.802       -         
un1_cnt_cry_8          Net      -        -       0.000     -           1         
un1_cnt_cry_9_0        ALU      CIN      In      -         2.802       -         
un1_cnt_cry_9_0        ALU      COUT     Out     0.057     2.859       -         
un1_cnt_cry_9          Net      -        -       0.000     -           1         
un1_cnt_cry_10_0       ALU      CIN      In      -         2.859       -         
un1_cnt_cry_10_0       ALU      COUT     Out     0.057     2.916       -         
un1_cnt_cry_10         Net      -        -       0.000     -           1         
un1_cnt_s_11_0         ALU      CIN      In      -         2.916       -         
un1_cnt_s_11_0         ALU      SUM      Out     0.563     3.479       -         
un1_cnt_s_11_0_SUM     Net      -        -       1.021     -           1         
cnt[11]                DFF      D        In      -         4.500       -         
=================================================================================
Total path delay (propagation time + setup) of 4.633 is 2.591(55.9%) logic and 2.042(44.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport18></a>Detailed Report for Clock: LED_TM1637|clk_led_derived_clock[0]</a>
====================================



<a name=startingSlack19></a>Starting Points with Worst Slack</a>
********************************

                             Starting                                                                          Arrival          
Instance                     Reference                               Type      Pin        Net                  Time        Slack
                             Clock                                                                                              
--------------------------------------------------------------------------------------------------------------------------------
oled_rom_init.dout_1_0_0     LED_TM1637|clk_led_derived_clock[0]     ROMX9     DO[16]     encoded_step[16]     0.818       3.993
oled_rom_init.dout_1_0_0     LED_TM1637|clk_led_derived_clock[0]     ROMX9     DO[17]     encoded_step[17]     0.818       4.050
oled_rom_init.dout_1_0_0     LED_TM1637|clk_led_derived_clock[0]     ROMX9     DO[18]     encoded_step[18]     0.818       4.107
oled_rom_init.dout_1_0_0     LED_TM1637|clk_led_derived_clock[0]     ROMX9     DO[19]     encoded_step[19]     0.818       4.164
oled_rom_init.dout_1_0_0     LED_TM1637|clk_led_derived_clock[0]     ROMX9     DO[20]     encoded_step[20]     0.818       4.221
oled_rom_init.dout_1_0_0     LED_TM1637|clk_led_derived_clock[0]     ROMX9     DO[21]     encoded_step[21]     0.818       4.278
oled_rom_init.dout_1_0_0     LED_TM1637|clk_led_derived_clock[0]     ROMX9     DO[22]     encoded_step[22]     0.818       4.335
elapsed_time[0]              LED_TM1637|clk_led_derived_clock[0]     DFFE      Q          elapsed_time[0]      0.367       4.357
oled_rom_init.dout_1_0_0     LED_TM1637|clk_led_derived_clock[0]     ROMX9     DO[23]     encoded_step[23]     0.818       4.392
elapsed_time[1]              LED_TM1637|clk_led_derived_clock[0]     DFFE      Q          elapsed_time[1]      0.367       4.414
================================================================================================================================


<a name=endingSlack20></a>Ending Points with Worst Slack</a>
******************************

                                                  Starting                                                                                      Required          
Instance                                          Reference                               Type      Pin        Net                              Time         Slack
                                                  Clock                                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------------------
debug_waiting_for_step_time4_cry_27_0_RNI0MID     LED_TM1637|clk_led_derived_clock[0]     INV       I          debug_waiting_for_step_time4     10.000       3.993
oled_rom_init.dout_1_0_0                          LED_TM1637|clk_led_derived_clock[0]     ROMX9     AD[11]     un2_step_id_2_s_6_0_SUM          19.867       5.423
oled_rom_init.dout_1_0_1                          LED_TM1637|clk_led_derived_clock[0]     ROMX9     AD[11]     un2_step_id_2_s_6_0_SUM          19.867       5.423
step_id[6]                                        LED_TM1637|clk_led_derived_clock[0]     DFF       D          un2_step_id_2_s_6_0_SUM          19.867       5.423
oled_rom_init.dout_1_0_0                          LED_TM1637|clk_led_derived_clock[0]     ROMX9     AD[10]     un2_step_id_2_cry_5_0_0_SUM      19.867       5.481
oled_rom_init.dout_1_0_1                          LED_TM1637|clk_led_derived_clock[0]     ROMX9     AD[10]     un2_step_id_2_cry_5_0_0_SUM      19.867       5.481
step_id[5]                                        LED_TM1637|clk_led_derived_clock[0]     DFF       D          un2_step_id_2_cry_5_0_0_SUM      19.867       5.481
oled_rom_init.dout_1_0_0                          LED_TM1637|clk_led_derived_clock[0]     ROMX9     AD[9]      un2_step_id_2_cry_4_0_0_SUM      19.867       5.537
oled_rom_init.dout_1_0_1                          LED_TM1637|clk_led_derived_clock[0]     ROMX9     AD[9]      un2_step_id_2_cry_4_0_0_SUM      19.867       5.537
step_id[4]                                        LED_TM1637|clk_led_derived_clock[0]     DFF       D          un2_step_id_2_cry_4_0_0_SUM      19.867       5.537
==================================================================================================================================================================



<a name=worstPaths21></a>Worst Path Information</a>
<a href="C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srr:srsfC:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srs:fp:51238:61069:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      6.007
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.993

    Number of logic level(s):                28
    Starting point:                          oled_rom_init.dout_1_0_0 / DO[16]
    Ending point:                            debug_waiting_for_step_time4_cry_27_0_RNI0MID / I
    The start point is clocked by            LED_TM1637|clk_led_derived_clock[0] [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                              Pin        Pin               Arrival     No. of    
Name                                              Type      Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
oled_rom_init.dout_1_0_0                          ROMX9     DO[16]     Out     0.818     0.818       -         
encoded_step[16]                                  Net       -          -       1.021     -           1         
debug_waiting_for_step_time4_cry_0_0              ALU       I0         In      -         1.839       -         
debug_waiting_for_step_time4_cry_0_0              ALU       COUT       Out     0.958     2.797       -         
debug_waiting_for_step_time4_cry_0                Net       -          -       0.000     -           1         
debug_waiting_for_step_time4_cry_1_0              ALU       CIN        In      -         2.797       -         
debug_waiting_for_step_time4_cry_1_0              ALU       COUT       Out     0.057     2.854       -         
debug_waiting_for_step_time4_cry_1                Net       -          -       0.000     -           1         
debug_waiting_for_step_time4_cry_2_0              ALU       CIN        In      -         2.854       -         
debug_waiting_for_step_time4_cry_2_0              ALU       COUT       Out     0.057     2.911       -         
debug_waiting_for_step_time4_cry_2                Net       -          -       0.000     -           1         
debug_waiting_for_step_time4_cry_3_0              ALU       CIN        In      -         2.911       -         
debug_waiting_for_step_time4_cry_3_0              ALU       COUT       Out     0.057     2.968       -         
debug_waiting_for_step_time4_cry_3                Net       -          -       0.000     -           1         
debug_waiting_for_step_time4_cry_4_0              ALU       CIN        In      -         2.968       -         
debug_waiting_for_step_time4_cry_4_0              ALU       COUT       Out     0.057     3.025       -         
debug_waiting_for_step_time4_cry_4                Net       -          -       0.000     -           1         
debug_waiting_for_step_time4_cry_5_0              ALU       CIN        In      -         3.025       -         
debug_waiting_for_step_time4_cry_5_0              ALU       COUT       Out     0.057     3.082       -         
debug_waiting_for_step_time4_cry_5                Net       -          -       0.000     -           1         
debug_waiting_for_step_time4_cry_6_0              ALU       CIN        In      -         3.082       -         
debug_waiting_for_step_time4_cry_6_0              ALU       COUT       Out     0.057     3.139       -         
debug_waiting_for_step_time4_cry_6                Net       -          -       0.000     -           1         
debug_waiting_for_step_time4_cry_7_0              ALU       CIN        In      -         3.139       -         
debug_waiting_for_step_time4_cry_7_0              ALU       COUT       Out     0.057     3.196       -         
debug_waiting_for_step_time4_cry_7                Net       -          -       0.000     -           1         
debug_waiting_for_step_time4_cry_8_0              ALU       CIN        In      -         3.196       -         
debug_waiting_for_step_time4_cry_8_0              ALU       COUT       Out     0.057     3.253       -         
debug_waiting_for_step_time4_cry_8                Net       -          -       0.000     -           1         
debug_waiting_for_step_time4_cry_9_0              ALU       CIN        In      -         3.253       -         
debug_waiting_for_step_time4_cry_9_0              ALU       COUT       Out     0.057     3.310       -         
debug_waiting_for_step_time4_cry_9                Net       -          -       0.000     -           1         
debug_waiting_for_step_time4_cry_10_0             ALU       CIN        In      -         3.310       -         
debug_waiting_for_step_time4_cry_10_0             ALU       COUT       Out     0.057     3.367       -         
debug_waiting_for_step_time4_cry_10               Net       -          -       0.000     -           1         
debug_waiting_for_step_time4_cry_11_0             ALU       CIN        In      -         3.367       -         
debug_waiting_for_step_time4_cry_11_0             ALU       COUT       Out     0.057     3.424       -         
debug_waiting_for_step_time4_cry_11               Net       -          -       0.000     -           1         
debug_waiting_for_step_time4_cry_12_0             ALU       CIN        In      -         3.424       -         
debug_waiting_for_step_time4_cry_12_0             ALU       COUT       Out     0.057     3.481       -         
debug_waiting_for_step_time4_cry_12               Net       -          -       0.000     -           1         
debug_waiting_for_step_time4_cry_13_0             ALU       CIN        In      -         3.481       -         
debug_waiting_for_step_time4_cry_13_0             ALU       COUT       Out     0.057     3.538       -         
debug_waiting_for_step_time4_cry_13               Net       -          -       0.000     -           1         
debug_waiting_for_step_time4_cry_14_0             ALU       CIN        In      -         3.538       -         
debug_waiting_for_step_time4_cry_14_0             ALU       COUT       Out     0.057     3.595       -         
debug_waiting_for_step_time4_cry_14               Net       -          -       0.000     -           1         
debug_waiting_for_step_time4_cry_15_0             ALU       CIN        In      -         3.595       -         
debug_waiting_for_step_time4_cry_15_0             ALU       COUT       Out     0.057     3.652       -         
debug_waiting_for_step_time4_cry_15               Net       -          -       0.000     -           1         
debug_waiting_for_step_time4_cry_16_0             ALU       CIN        In      -         3.652       -         
debug_waiting_for_step_time4_cry_16_0             ALU       COUT       Out     0.057     3.709       -         
debug_waiting_for_step_time4_cry_16               Net       -          -       0.000     -           1         
debug_waiting_for_step_time4_cry_17_0             ALU       CIN        In      -         3.709       -         
debug_waiting_for_step_time4_cry_17_0             ALU       COUT       Out     0.057     3.766       -         
debug_waiting_for_step_time4_cry_17               Net       -          -       0.000     -           1         
debug_waiting_for_step_time4_cry_18_0             ALU       CIN        In      -         3.766       -         
debug_waiting_for_step_time4_cry_18_0             ALU       COUT       Out     0.057     3.823       -         
debug_waiting_for_step_time4_cry_18               Net       -          -       0.000     -           1         
debug_waiting_for_step_time4_cry_19_0             ALU       CIN        In      -         3.823       -         
debug_waiting_for_step_time4_cry_19_0             ALU       COUT       Out     0.057     3.880       -         
debug_waiting_for_step_time4_cry_19               Net       -          -       0.000     -           1         
debug_waiting_for_step_time4_cry_20_0             ALU       CIN        In      -         3.880       -         
debug_waiting_for_step_time4_cry_20_0             ALU       COUT       Out     0.057     3.937       -         
debug_waiting_for_step_time4_cry_20               Net       -          -       0.000     -           1         
debug_waiting_for_step_time4_cry_21_0             ALU       CIN        In      -         3.937       -         
debug_waiting_for_step_time4_cry_21_0             ALU       COUT       Out     0.057     3.994       -         
debug_waiting_for_step_time4_cry_21               Net       -          -       0.000     -           1         
debug_waiting_for_step_time4_cry_22_0             ALU       CIN        In      -         3.994       -         
debug_waiting_for_step_time4_cry_22_0             ALU       COUT       Out     0.057     4.051       -         
debug_waiting_for_step_time4_cry_22               Net       -          -       0.000     -           1         
debug_waiting_for_step_time4_cry_23_0             ALU       CIN        In      -         4.051       -         
debug_waiting_for_step_time4_cry_23_0             ALU       COUT       Out     0.057     4.108       -         
debug_waiting_for_step_time4_cry_23               Net       -          -       0.000     -           1         
debug_waiting_for_step_time4_cry_24_0             ALU       CIN        In      -         4.108       -         
debug_waiting_for_step_time4_cry_24_0             ALU       COUT       Out     0.057     4.165       -         
debug_waiting_for_step_time4_cry_24               Net       -          -       0.000     -           1         
debug_waiting_for_step_time4_cry_25_0             ALU       CIN        In      -         4.165       -         
debug_waiting_for_step_time4_cry_25_0             ALU       COUT       Out     0.057     4.222       -         
debug_waiting_for_step_time4_cry_25               Net       -          -       0.000     -           1         
debug_waiting_for_step_time4_cry_26_0             ALU       CIN        In      -         4.222       -         
debug_waiting_for_step_time4_cry_26_0             ALU       COUT       Out     0.057     4.279       -         
debug_waiting_for_step_time4_cry_26               Net       -          -       0.000     -           1         
debug_waiting_for_step_time4_cry_27_0             ALU       CIN        In      -         4.279       -         
debug_waiting_for_step_time4_cry_27_0             ALU       COUT       Out     0.057     4.336       -         
debug_waiting_for_step_time4                      Net       -          -       1.671     -           25        
debug_waiting_for_step_time4_cry_27_0_RNI0MID     INV       I          In      -         6.007       -         
===============================================================================================================
Total path delay (propagation time + setup) of 6.007 is 3.315(55.2%) logic and 2.692(44.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport22></a>Detailed Report for Clock: LED_TM1637|rd_spi_derived_clock[0]</a>
====================================



<a name=startingSlack23></a>Starting Points with Worst Slack</a>
********************************

                          Starting                                                                      Arrival           
Instance                  Reference                              Type      Pin     Net                  Time        Slack 
                          Clock                                                                                           
--------------------------------------------------------------------------------------------------------------------------
spi0.charreceivedn[0]     LED_TM1637|rd_spi_derived_clock[0]     DFFCE     Q       charreceivedn[0]     0.367       -0.507
==========================================================================================================================


<a name=endingSlack24></a>Ending Points with Worst Slack</a>
******************************

                             Starting                                                                                    Required           
Instance                     Reference                              Type      Pin        Net                             Time         Slack 
                             Clock                                                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------
oled_rom_init.dout_1_0_0     LED_TM1637|rd_spi_derived_clock[0]     ROMX9     AD[11]     un2_step_id_2_s_6_0_SUM         9.867        -0.507
oled_rom_init.dout_1_0_1     LED_TM1637|rd_spi_derived_clock[0]     ROMX9     AD[11]     un2_step_id_2_s_6_0_SUM         9.867        -0.507
step_id[6]                   LED_TM1637|rd_spi_derived_clock[0]     DFF       D          un2_step_id_2_s_6_0_SUM         9.867        -0.507
oled_rom_init.dout_1_0_0     LED_TM1637|rd_spi_derived_clock[0]     ROMX9     AD[10]     un2_step_id_2_cry_5_0_0_SUM     9.867        -0.450
oled_rom_init.dout_1_0_1     LED_TM1637|rd_spi_derived_clock[0]     ROMX9     AD[10]     un2_step_id_2_cry_5_0_0_SUM     9.867        -0.450
step_id[5]                   LED_TM1637|rd_spi_derived_clock[0]     DFF       D          un2_step_id_2_cry_5_0_0_SUM     9.867        -0.450
oled_rom_init.dout_1_0_0     LED_TM1637|rd_spi_derived_clock[0]     ROMX9     AD[9]      un2_step_id_2_cry_4_0_0_SUM     9.867        -0.393
oled_rom_init.dout_1_0_1     LED_TM1637|rd_spi_derived_clock[0]     ROMX9     AD[9]      un2_step_id_2_cry_4_0_0_SUM     9.867        -0.393
step_id[4]                   LED_TM1637|rd_spi_derived_clock[0]     DFF       D          un2_step_id_2_cry_4_0_0_SUM     9.867        -0.393
oled_rom_init.dout_1_0_0     LED_TM1637|rd_spi_derived_clock[0]     ROMX9     AD[8]      un2_step_id_2_cry_3_0_0_SUM     9.867        -0.336
============================================================================================================================================



<a name=worstPaths25></a>Worst Path Information</a>
<a href="C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srr:srsfC:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srs:fp:65756:68990:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      10.374
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.507

    Number of logic level(s):                10
    Starting point:                          spi0.charreceivedn[0] / Q
    Ending point:                            oled_rom_init.dout_1_0_0 / AD[11]
    The start point is clocked by            LED_TM1637|rd_spi_derived_clock[0] [rising] on pin CLK
    The end   point is clocked by            LED_TM1637|clk_led_derived_clock[0] [rising] on pin CLK

Instance / Net                               Pin        Pin               Arrival     No. of    
Name                               Type      Name       Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
spi0.charreceivedn[0]              DFFCE     Q          Out     0.367     0.367       -         
charreceivedn[0]                   Net       -          -       1.021     -           5         
spi0.charreceivedn_RNICIPS[0]      LUT2      I0         In      -         1.388       -         
spi0.charreceivedn_RNICIPS[0]      LUT2      F          Out     1.032     2.420       -         
charreceived[0]                    Net       -          -       1.021     -           7         
spi0.charreceivedn_RNIBG1U1[0]     LUT4      I0         In      -         3.441       -         
spi0.charreceivedn_RNIBG1U1[0]     LUT4      F          Out     1.032     4.473       -         
N_6_0                              Net       -          -       1.021     -           1         
un2_step_id_2_cry_0_0_RNO          LUT3      I0         In      -         5.494       -         
un2_step_id_2_cry_0_0_RNO          LUT3      F          Out     1.032     6.526       -         
un2_step_id_2_cry_0_0_RNO          Net       -          -       1.021     -           1         
un2_step_id_2_cry_0_0              ALU       I0         In      -         7.547       -         
un2_step_id_2_cry_0_0              ALU       COUT       Out     0.958     8.505       -         
un2_step_id_2_cry_0                Net       -          -       0.000     -           1         
un2_step_id_2_cry_1_0              ALU       CIN        In      -         8.505       -         
un2_step_id_2_cry_1_0              ALU       COUT       Out     0.057     8.562       -         
un2_step_id_2_cry_1                Net       -          -       0.000     -           1         
un2_step_id_2_cry_2_0              ALU       CIN        In      -         8.562       -         
un2_step_id_2_cry_2_0              ALU       COUT       Out     0.057     8.619       -         
un2_step_id_2_cry_2                Net       -          -       0.000     -           1         
un2_step_id_2_cry_3_0_0            ALU       CIN        In      -         8.619       -         
un2_step_id_2_cry_3_0_0            ALU       COUT       Out     0.057     8.676       -         
un2_step_id_2_cry_3                Net       -          -       0.000     -           1         
un2_step_id_2_cry_4_0_0            ALU       CIN        In      -         8.676       -         
un2_step_id_2_cry_4_0_0            ALU       COUT       Out     0.057     8.733       -         
un2_step_id_2_cry_4                Net       -          -       0.000     -           1         
un2_step_id_2_cry_5_0_0            ALU       CIN        In      -         8.733       -         
un2_step_id_2_cry_5_0_0            ALU       COUT       Out     0.057     8.790       -         
un2_step_id_2_cry_5                Net       -          -       0.000     -           1         
un2_step_id_2_s_6_0                ALU       CIN        In      -         8.790       -         
un2_step_id_2_s_6_0                ALU       SUM        Out     0.563     9.353       -         
un2_step_id_2_s_6_0_SUM            Net       -          -       1.021     -           3         
oled_rom_init.dout_1_0_0           ROMX9     AD[11]     In      -         10.374      -         
================================================================================================
Total path delay (propagation time + setup) of 10.507 is 5.402(51.4%) logic and 5.105(48.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      10.374
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.507

    Number of logic level(s):                10
    Starting point:                          spi0.charreceivedn[0] / Q
    Ending point:                            step_id[6] / D
    The start point is clocked by            LED_TM1637|rd_spi_derived_clock[0] [rising] on pin CLK
    The end   point is clocked by            LED_TM1637|clk_led_derived_clock[0] [rising] on pin CLK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                               Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
spi0.charreceivedn[0]              DFFCE     Q        Out     0.367     0.367       -         
charreceivedn[0]                   Net       -        -       1.021     -           5         
spi0.charreceivedn_RNICIPS[0]      LUT2      I0       In      -         1.388       -         
spi0.charreceivedn_RNICIPS[0]      LUT2      F        Out     1.032     2.420       -         
charreceived[0]                    Net       -        -       1.021     -           7         
spi0.charreceivedn_RNIBG1U1[0]     LUT4      I0       In      -         3.441       -         
spi0.charreceivedn_RNIBG1U1[0]     LUT4      F        Out     1.032     4.473       -         
N_6_0                              Net       -        -       1.021     -           1         
un2_step_id_2_cry_0_0_RNO          LUT3      I0       In      -         5.494       -         
un2_step_id_2_cry_0_0_RNO          LUT3      F        Out     1.032     6.526       -         
un2_step_id_2_cry_0_0_RNO          Net       -        -       1.021     -           1         
un2_step_id_2_cry_0_0              ALU       I0       In      -         7.547       -         
un2_step_id_2_cry_0_0              ALU       COUT     Out     0.958     8.505       -         
un2_step_id_2_cry_0                Net       -        -       0.000     -           1         
un2_step_id_2_cry_1_0              ALU       CIN      In      -         8.505       -         
un2_step_id_2_cry_1_0              ALU       COUT     Out     0.057     8.562       -         
un2_step_id_2_cry_1                Net       -        -       0.000     -           1         
un2_step_id_2_cry_2_0              ALU       CIN      In      -         8.562       -         
un2_step_id_2_cry_2_0              ALU       COUT     Out     0.057     8.619       -         
un2_step_id_2_cry_2                Net       -        -       0.000     -           1         
un2_step_id_2_cry_3_0_0            ALU       CIN      In      -         8.619       -         
un2_step_id_2_cry_3_0_0            ALU       COUT     Out     0.057     8.676       -         
un2_step_id_2_cry_3                Net       -        -       0.000     -           1         
un2_step_id_2_cry_4_0_0            ALU       CIN      In      -         8.676       -         
un2_step_id_2_cry_4_0_0            ALU       COUT     Out     0.057     8.733       -         
un2_step_id_2_cry_4                Net       -        -       0.000     -           1         
un2_step_id_2_cry_5_0_0            ALU       CIN      In      -         8.733       -         
un2_step_id_2_cry_5_0_0            ALU       COUT     Out     0.057     8.790       -         
un2_step_id_2_cry_5                Net       -        -       0.000     -           1         
un2_step_id_2_s_6_0                ALU       CIN      In      -         8.790       -         
un2_step_id_2_s_6_0                ALU       SUM      Out     0.563     9.353       -         
un2_step_id_2_s_6_0_SUM            Net       -        -       1.021     -           3         
step_id[6]                         DFF       D        In      -         10.374      -         
==============================================================================================
Total path delay (propagation time + setup) of 10.507 is 5.402(51.4%) logic and 5.105(48.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      10.374
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.507

    Number of logic level(s):                10
    Starting point:                          spi0.charreceivedn[0] / Q
    Ending point:                            oled_rom_init.dout_1_0_1 / AD[11]
    The start point is clocked by            LED_TM1637|rd_spi_derived_clock[0] [rising] on pin CLK
    The end   point is clocked by            LED_TM1637|clk_led_derived_clock[0] [rising] on pin CLK

Instance / Net                               Pin        Pin               Arrival     No. of    
Name                               Type      Name       Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
spi0.charreceivedn[0]              DFFCE     Q          Out     0.367     0.367       -         
charreceivedn[0]                   Net       -          -       1.021     -           5         
spi0.charreceivedn_RNICIPS[0]      LUT2      I0         In      -         1.388       -         
spi0.charreceivedn_RNICIPS[0]      LUT2      F          Out     1.032     2.420       -         
charreceived[0]                    Net       -          -       1.021     -           7         
spi0.charreceivedn_RNIBG1U1[0]     LUT4      I0         In      -         3.441       -         
spi0.charreceivedn_RNIBG1U1[0]     LUT4      F          Out     1.032     4.473       -         
N_6_0                              Net       -          -       1.021     -           1         
un2_step_id_2_cry_0_0_RNO          LUT3      I0         In      -         5.494       -         
un2_step_id_2_cry_0_0_RNO          LUT3      F          Out     1.032     6.526       -         
un2_step_id_2_cry_0_0_RNO          Net       -          -       1.021     -           1         
un2_step_id_2_cry_0_0              ALU       I0         In      -         7.547       -         
un2_step_id_2_cry_0_0              ALU       COUT       Out     0.958     8.505       -         
un2_step_id_2_cry_0                Net       -          -       0.000     -           1         
un2_step_id_2_cry_1_0              ALU       CIN        In      -         8.505       -         
un2_step_id_2_cry_1_0              ALU       COUT       Out     0.057     8.562       -         
un2_step_id_2_cry_1                Net       -          -       0.000     -           1         
un2_step_id_2_cry_2_0              ALU       CIN        In      -         8.562       -         
un2_step_id_2_cry_2_0              ALU       COUT       Out     0.057     8.619       -         
un2_step_id_2_cry_2                Net       -          -       0.000     -           1         
un2_step_id_2_cry_3_0_0            ALU       CIN        In      -         8.619       -         
un2_step_id_2_cry_3_0_0            ALU       COUT       Out     0.057     8.676       -         
un2_step_id_2_cry_3                Net       -          -       0.000     -           1         
un2_step_id_2_cry_4_0_0            ALU       CIN        In      -         8.676       -         
un2_step_id_2_cry_4_0_0            ALU       COUT       Out     0.057     8.733       -         
un2_step_id_2_cry_4                Net       -          -       0.000     -           1         
un2_step_id_2_cry_5_0_0            ALU       CIN        In      -         8.733       -         
un2_step_id_2_cry_5_0_0            ALU       COUT       Out     0.057     8.790       -         
un2_step_id_2_cry_5                Net       -          -       0.000     -           1         
un2_step_id_2_s_6_0                ALU       CIN        In      -         8.790       -         
un2_step_id_2_s_6_0                ALU       SUM        Out     0.563     9.353       -         
un2_step_id_2_s_6_0_SUM            Net       -          -       1.021     -           3         
oled_rom_init.dout_1_0_1           ROMX9     AD[11]     In      -         10.374      -         
================================================================================================
Total path delay (propagation time + setup) of 10.507 is 5.402(51.4%) logic and 5.105(48.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      10.317
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.450

    Number of logic level(s):                9
    Starting point:                          spi0.charreceivedn[0] / Q
    Ending point:                            oled_rom_init.dout_1_0_0 / AD[11]
    The start point is clocked by            LED_TM1637|rd_spi_derived_clock[0] [rising] on pin CLK
    The end   point is clocked by            LED_TM1637|clk_led_derived_clock[0] [rising] on pin CLK

Instance / Net                              Pin        Pin               Arrival     No. of    
Name                              Type      Name       Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
spi0.charreceivedn[0]             DFFCE     Q          Out     0.367     0.367       -         
charreceivedn[0]                  Net       -          -       1.021     -           5         
spi0.charreceivedn_RNICIPS[0]     LUT2      I0         In      -         1.388       -         
spi0.charreceivedn_RNICIPS[0]     LUT2      F          Out     1.032     2.420       -         
charreceived[0]                   Net       -          -       1.021     -           7         
spi0.elapsed_time15_RNI4UAF2      LUT4      I0         In      -         3.441       -         
spi0.elapsed_time15_RNI4UAF2      LUT4      F          Out     1.032     4.473       -         
N_259                             Net       -          -       1.021     -           2         
un2_step_id_2_cry_1_0_RNO         LUT3      I0         In      -         5.494       -         
un2_step_id_2_cry_1_0_RNO         LUT3      F          Out     1.032     6.526       -         
un2_step_id_2_cry_1_0_RNO         Net       -          -       1.021     -           1         
un2_step_id_2_cry_1_0             ALU       I0         In      -         7.547       -         
un2_step_id_2_cry_1_0             ALU       COUT       Out     0.958     8.505       -         
un2_step_id_2_cry_1               Net       -          -       0.000     -           1         
un2_step_id_2_cry_2_0             ALU       CIN        In      -         8.505       -         
un2_step_id_2_cry_2_0             ALU       COUT       Out     0.057     8.562       -         
un2_step_id_2_cry_2               Net       -          -       0.000     -           1         
un2_step_id_2_cry_3_0_0           ALU       CIN        In      -         8.562       -         
un2_step_id_2_cry_3_0_0           ALU       COUT       Out     0.057     8.619       -         
un2_step_id_2_cry_3               Net       -          -       0.000     -           1         
un2_step_id_2_cry_4_0_0           ALU       CIN        In      -         8.619       -         
un2_step_id_2_cry_4_0_0           ALU       COUT       Out     0.057     8.676       -         
un2_step_id_2_cry_4               Net       -          -       0.000     -           1         
un2_step_id_2_cry_5_0_0           ALU       CIN        In      -         8.676       -         
un2_step_id_2_cry_5_0_0           ALU       COUT       Out     0.057     8.733       -         
un2_step_id_2_cry_5               Net       -          -       0.000     -           1         
un2_step_id_2_s_6_0               ALU       CIN        In      -         8.733       -         
un2_step_id_2_s_6_0               ALU       SUM        Out     0.563     9.296       -         
un2_step_id_2_s_6_0_SUM           Net       -          -       1.021     -           3         
oled_rom_init.dout_1_0_0          ROMX9     AD[11]     In      -         10.317      -         
===============================================================================================
Total path delay (propagation time + setup) of 10.450 is 5.345(51.1%) logic and 5.105(48.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      10.317
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.450

    Number of logic level(s):                9
    Starting point:                          spi0.charreceivedn[0] / Q
    Ending point:                            oled_rom_init.dout_1_0_0 / AD[10]
    The start point is clocked by            LED_TM1637|rd_spi_derived_clock[0] [rising] on pin CLK
    The end   point is clocked by            LED_TM1637|clk_led_derived_clock[0] [rising] on pin CLK

Instance / Net                               Pin        Pin               Arrival     No. of    
Name                               Type      Name       Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
spi0.charreceivedn[0]              DFFCE     Q          Out     0.367     0.367       -         
charreceivedn[0]                   Net       -          -       1.021     -           5         
spi0.charreceivedn_RNICIPS[0]      LUT2      I0         In      -         1.388       -         
spi0.charreceivedn_RNICIPS[0]      LUT2      F          Out     1.032     2.420       -         
charreceived[0]                    Net       -          -       1.021     -           7         
spi0.charreceivedn_RNIBG1U1[0]     LUT4      I0         In      -         3.441       -         
spi0.charreceivedn_RNIBG1U1[0]     LUT4      F          Out     1.032     4.473       -         
N_6_0                              Net       -          -       1.021     -           1         
un2_step_id_2_cry_0_0_RNO          LUT3      I0         In      -         5.494       -         
un2_step_id_2_cry_0_0_RNO          LUT3      F          Out     1.032     6.526       -         
un2_step_id_2_cry_0_0_RNO          Net       -          -       1.021     -           1         
un2_step_id_2_cry_0_0              ALU       I0         In      -         7.547       -         
un2_step_id_2_cry_0_0              ALU       COUT       Out     0.958     8.505       -         
un2_step_id_2_cry_0                Net       -          -       0.000     -           1         
un2_step_id_2_cry_1_0              ALU       CIN        In      -         8.505       -         
un2_step_id_2_cry_1_0              ALU       COUT       Out     0.057     8.562       -         
un2_step_id_2_cry_1                Net       -          -       0.000     -           1         
un2_step_id_2_cry_2_0              ALU       CIN        In      -         8.562       -         
un2_step_id_2_cry_2_0              ALU       COUT       Out     0.057     8.619       -         
un2_step_id_2_cry_2                Net       -          -       0.000     -           1         
un2_step_id_2_cry_3_0_0            ALU       CIN        In      -         8.619       -         
un2_step_id_2_cry_3_0_0            ALU       COUT       Out     0.057     8.676       -         
un2_step_id_2_cry_3                Net       -          -       0.000     -           1         
un2_step_id_2_cry_4_0_0            ALU       CIN        In      -         8.676       -         
un2_step_id_2_cry_4_0_0            ALU       COUT       Out     0.057     8.733       -         
un2_step_id_2_cry_4                Net       -          -       0.000     -           1         
un2_step_id_2_cry_5_0_0            ALU       CIN        In      -         8.733       -         
un2_step_id_2_cry_5_0_0            ALU       SUM        Out     0.563     9.296       -         
un2_step_id_2_cry_5_0_0_SUM        Net       -          -       1.021     -           3         
oled_rom_init.dout_1_0_0           ROMX9     AD[10]     In      -         10.317      -         
================================================================================================
Total path delay (propagation time + setup) of 10.450 is 5.345(51.1%) logic and 5.105(48.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport26></a>Detailed Report for Clock: LED_TM1637|wr_spi_derived_clock[0]</a>
====================================



<a name=startingSlack27></a>Starting Points with Worst Slack</a>
********************************

                              Starting                                                                        Arrival          
Instance                      Reference                              Type      Pin     Net                    Time        Slack
                              Clock                                                                                            
-------------------------------------------------------------------------------------------------------------------------------
spi0.tx_buffer_fullp_0[0]     LED_TM1637|wr_spi_derived_clock[0]     DFFCE     Q       tx_buffer_fullp[0]     0.367       3.739
spi0.tx_buffer[0]             LED_TM1637|wr_spi_derived_clock[0]     DFFE      Q       tx_buffer[0]           0.367       7.657
spi0.prescallerbuff[0]        LED_TM1637|wr_spi_derived_clock[0]     DFFCE     Q       prescallerbuff[0]      0.367       8.479
===============================================================================================================================


<a name=endingSlack28></a>Ending Points with Worst Slack</a>
******************************

                           Starting                                                                         Required          
Instance                   Reference                              Type      Pin     Net                     Time         Slack
                           Clock                                                                                              
------------------------------------------------------------------------------------------------------------------------------
spi0._mosi[0]              LED_TM1637|wr_spi_derived_clock[0]     DFFPE     CE      un1_debug6_4_i_0[0]     9.867        3.739
spi0.prescaller_cnt[0]     LED_TM1637|wr_spi_derived_clock[0]     DFFCE     CE      N_115_i                 9.867        4.306
spi0.prescaller_cnt[1]     LED_TM1637|wr_spi_derived_clock[0]     DFFCE     CE      N_115_i                 9.867        4.306
spi0.prescaller_cnt[2]     LED_TM1637|wr_spi_derived_clock[0]     DFFCE     CE      N_115_i                 9.867        4.306
spi0.prescaller_cnt[3]     LED_TM1637|wr_spi_derived_clock[0]     DFFCE     CE      N_115_i                 9.867        4.306
spi0.prescaller_cnt[4]     LED_TM1637|wr_spi_derived_clock[0]     DFFCE     CE      N_115_i                 9.867        4.306
spi0.prescaller_cnt[5]     LED_TM1637|wr_spi_derived_clock[0]     DFFCE     CE      N_115_i                 9.867        4.306
spi0.prescaller_cnt[6]     LED_TM1637|wr_spi_derived_clock[0]     DFFCE     CE      N_115_i                 9.867        4.306
spi0.prescaller_cnt[7]     LED_TM1637|wr_spi_derived_clock[0]     DFFCE     CE      N_115_i                 9.867        4.306
spi0.shift_reg_tx[0]       LED_TM1637|wr_spi_derived_clock[0]     DFFCE     CE      un1_debug6_5_i_0[0]     9.867        4.793
==============================================================================================================================



<a name=worstPaths29></a>Worst Path Information</a>
<a href="C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srr:srsfC:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srs:fp:91729:92821:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      6.128
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.739

    Number of logic level(s):                3
    Starting point:                          spi0.tx_buffer_fullp_0[0] / Q
    Ending point:                            spi0._mosi[0] / CE
    The start point is clocked by            LED_TM1637|wr_spi_derived_clock[0] [rising] on pin CLK
    The end   point is clocked by            LED_TM1637|clk_led_derived_clock[0] [rising] on pin CLK

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                          Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
spi0.tx_buffer_fullp_0[0]     DFFCE     Q        Out     0.367     0.367       -         
tx_buffer_fullp[0]            Net       -        -       1.021     -           4         
spi0.debug6                   LUT2      I1       In      -         1.388       -         
spi0.debug6                   LUT2      F        Out     1.099     2.487       -         
debug6                        Net       -        -       1.021     -           6         
spi0.un1_debug6_4_i_o2[0]     LUT4      I2       In      -         3.508       -         
spi0.un1_debug6_4_i_o2[0]     LUT4      F        Out     0.822     4.330       -         
N_275                         Net       -        -       0.766     -           1         
spi0.un1_debug6_4_i_0[0]      LUT3      I0       In      -         5.096       -         
spi0.un1_debug6_4_i_0[0]      LUT3      F        Out     1.032     6.128       -         
un1_debug6_4_i_0[0]           Net       -        -       0.000     -           1         
spi0._mosi[0]                 DFFPE     CE       In      -         6.128       -         
=========================================================================================
Total path delay (propagation time + setup) of 6.261 is 3.453(55.2%) logic and 2.808(44.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport30></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack31></a>Starting Points with Worst Slack</a>
********************************

                                                  Starting                                                          Arrival          
Instance                                          Reference     Type     Pin     Net                                Time        Slack
                                                  Clock                                                                              
-------------------------------------------------------------------------------------------------------------------------------------
spi0.charreceivedn_i[0]                           System        INV      O       charreceivedn_i[0]                 0.000       8.846
spi0.charreceivedp_i[0]                           System        INV      O       charreceivedp_i[0]                 0.000       8.846
clk_led_i_i[0]                                    System        INV      O       clk_led_i_i[0]                     0.000       8.846
spi0.debug6_RNI7ONA                               System        INV      O       debug6_i                           0.000       8.846
debug_waiting_for_step_time4_cry_27_0_RNI0MID     System        INV      O       debug_waiting_for_step_time4_i     0.000       8.846
oled_rom_init.dout_1_0_0_RNISSQ6                  System        INV      O       encoded_step_i[7]                  0.000       8.846
spi0.state_0_RNO[0]                               System        INV      O       state_i[0]                         0.000       8.846
spi0.tx_buffer_fulln_i[0]                         System        INV      O       tx_buffer_fulln_i[0]               0.000       8.846
spi0.tx_buffer_fullp_i[0]                         System        INV      O       tx_buffer_fullp_i[0]               0.000       8.846
=====================================================================================================================================


<a name=endingSlack32></a>Ending Points with Worst Slack</a>
******************************

                                Starting                                                           Required          
Instance                        Reference     Type      Pin     Net                                Time         Slack
                                Clock                                                                                
---------------------------------------------------------------------------------------------------------------------
spi0.charreceivedn[0]           System        DFFCE     D       charreceivedn_i[0]                 9.867        8.846
spi0.charreceivedp[0]           System        DFFCE     D       charreceivedp_i[0]                 9.867        8.846
clk_led_0[0]                    System        DFFE      D       clk_led_i_i[0]                     9.867        8.846
debug_waiting_for_spi_0[0]      System        DFFE      CE      debug_waiting_for_step_time4_i     9.867        8.846
internal_state_machine_0[0]     System        DFFE      CE      debug_waiting_for_step_time4_i     9.867        8.846
spi0.prescallerbuff[0]          System        DFFCE     CE      debug6_i                           9.867        8.846
rd_spi_0[0]                     System        DFFE      CE      encoded_step_i[7]                  9.867        8.846
rst_led_0[0]                    System        DFFE      CE      debug_waiting_for_step_time4_i     9.867        8.846
spi0.ss[0]                      System        DFFPE     D       debug6_i                           9.867        8.846
spi0.state_0[0]                 System        DFFCE     D       state_i[0]                         9.867        8.846
=====================================================================================================================



<a name=worstPaths33></a>Worst Path Information</a>
<a href="C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srr:srsfC:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srs:fp:98236:98503:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      1.021
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.846

    Number of logic level(s):                0
    Starting point:                          spi0.charreceivedn_i[0] / O
    Ending point:                            spi0.charreceivedn[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            LED_TM1637|rd_spi_derived_clock[0] [rising] on pin CLK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                        Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
spi0.charreceivedn_i[0]     INV       O        Out     0.000     0.000       -         
charreceivedn_i[0]          Net       -        -       1.021     -           1         
spi0.charreceivedn[0]       DFFCE     D        In      -         1.021       -         
=======================================================================================
Total path delay (propagation time + setup) of 1.154 is 0.133(11.5%) logic and 1.021(88.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 192MB peak: 195MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 192MB peak: 195MB)

---------------------------------------
<a name=resourceUsage34></a>Resource Usage Report for LED_TM1637 </a>

Mapping to part: gw1n_4lqfp144-6
Cell usage:
ALU             103 uses
DFF             35 uses
DFFCE           32 uses
DFFE            64 uses
DFFPE           3 uses
DFFR            2 uses
DFFS            2 uses
GSR             1 use
INV             9 uses
MUX2_LUT5       2 uses
ROMX9           2 uses
LUT2            26 uses
LUT3            99 uses
LUT4            39 uses

I/O ports: 12
I/O primitives: 11
IBUF           5 uses
OBUF           6 uses

I/O Register bits:                  0
Register bits not including I/Os:   138 of 3456 (3%)

RAM/ROM usage summary
Block Rams : 2 of 10 (20%)

Total load per clock:
   LED_TM1637|clk_50M[0]: 13
   LED_TM1637|clk_led_derived_clock[0]: 123
   LED_TM1637|rd_spi_derived_clock[0]: 1
   LED_TM1637|wr_spi_derived_clock[0]: 3

@S |Mapping Summary:
Total  LUTs: 164 (3%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 39MB peak: 195MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Mon Oct 15 23:00:09 2018

###########################################################]

</pre></samp></body></html>
