directive set /inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core/COMP_LOOP:twiddle_f:lshift.itm REGISTER_NAME COMP_LOOP:twiddle_f:lshift.itm
directive set /inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core/VEC_LOOP:acc#1.cse.sva REGISTER_NAME COMP_LOOP:twiddle_f:lshift.itm
directive set /inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core/VEC_LOOP:j(10:0).sva(9:0) REGISTER_NAME COMP_LOOP:twiddle_f:lshift.itm
directive set /inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core/VEC_LOOP:VEC_LOOP:and#10.itm REGISTER_NAME VEC_LOOP:VEC_LOOP:and#10.itm
directive set /inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core/run_ac_sync_tmp_dobj.sva REGISTER_NAME VEC_LOOP:VEC_LOOP:and#10.itm
