
../repos/coreutils/src/ln:     file format elf32-littlearm


Disassembly of section .init:

000110e4 <.init>:
   110e4:	push	{r3, lr}
   110e8:	bl	11de0 <strspn@plt+0x94c>
   110ec:	pop	{r3, pc}

Disassembly of section .plt:

000110f0 <calloc@plt-0x14>:
   110f0:	push	{lr}		; (str lr, [sp, #-4]!)
   110f4:	ldr	lr, [pc, #4]	; 11100 <calloc@plt-0x4>
   110f8:	add	lr, pc, lr
   110fc:	ldr	pc, [lr, #8]!
   11100:	andeq	sp, r1, r0, lsl #30

00011104 <calloc@plt>:
   11104:	add	ip, pc, #0, 12
   11108:	add	ip, ip, #118784	; 0x1d000
   1110c:	ldr	pc, [ip, #3840]!	; 0xf00

00011110 <fputs_unlocked@plt>:
   11110:	add	ip, pc, #0, 12
   11114:	add	ip, ip, #118784	; 0x1d000
   11118:	ldr	pc, [ip, #3832]!	; 0xef8

0001111c <raise@plt>:
   1111c:	add	ip, pc, #0, 12
   11120:	add	ip, ip, #118784	; 0x1d000
   11124:	ldr	pc, [ip, #3824]!	; 0xef0

00011128 <__getdelim@plt>:
   11128:	add	ip, pc, #0, 12
   1112c:	add	ip, ip, #118784	; 0x1d000
   11130:	ldr	pc, [ip, #3816]!	; 0xee8

00011134 <strcmp@plt>:
   11134:	add	ip, pc, #0, 12
   11138:	add	ip, ip, #118784	; 0x1d000
   1113c:	ldr	pc, [ip, #3808]!	; 0xee0

00011140 <pathconf@plt>:
   11140:	add	ip, pc, #0, 12
   11144:	add	ip, ip, #118784	; 0x1d000
   11148:	ldr	pc, [ip, #3800]!	; 0xed8

0001114c <rewinddir@plt>:
   1114c:	add	ip, pc, #0, 12
   11150:	add	ip, ip, #118784	; 0x1d000
   11154:	ldr	pc, [ip, #3792]!	; 0xed0

00011158 <fflush@plt>:
   11158:	add	ip, pc, #0, 12
   1115c:	add	ip, ip, #118784	; 0x1d000
   11160:	ldr	pc, [ip, #3784]!	; 0xec8

00011164 <unlinkat@plt>:
   11164:	add	ip, pc, #0, 12
   11168:	add	ip, ip, #118784	; 0x1d000
   1116c:	ldr	pc, [ip, #3776]!	; 0xec0

00011170 <memmove@plt>:
   11170:	add	ip, pc, #0, 12
   11174:	add	ip, ip, #118784	; 0x1d000
   11178:	ldr	pc, [ip, #3768]!	; 0xeb8

0001117c <free@plt>:
   1117c:	add	ip, pc, #0, 12
   11180:	add	ip, ip, #118784	; 0x1d000
   11184:	ldr	pc, [ip, #3760]!	; 0xeb0

00011188 <faccessat@plt>:
   11188:	add	ip, pc, #0, 12
   1118c:	add	ip, ip, #118784	; 0x1d000
   11190:	ldr	pc, [ip, #3752]!	; 0xea8

00011194 <clock_gettime@plt>:
   11194:	add	ip, pc, #0, 12
   11198:	add	ip, ip, #118784	; 0x1d000
   1119c:	ldr	pc, [ip, #3744]!	; 0xea0

000111a0 <_exit@plt>:
   111a0:	add	ip, pc, #0, 12
   111a4:	add	ip, ip, #118784	; 0x1d000
   111a8:	ldr	pc, [ip, #3736]!	; 0xe98

000111ac <memcpy@plt>:
   111ac:	add	ip, pc, #0, 12
   111b0:	add	ip, ip, #118784	; 0x1d000
   111b4:	ldr	pc, [ip, #3728]!	; 0xe90

000111b8 <mbsinit@plt>:
   111b8:	add	ip, pc, #0, 12
   111bc:	add	ip, ip, #118784	; 0x1d000
   111c0:	ldr	pc, [ip, #3720]!	; 0xe88

000111c4 <fwrite_unlocked@plt>:
   111c4:	add	ip, pc, #0, 12
   111c8:	add	ip, ip, #118784	; 0x1d000
   111cc:	ldr	pc, [ip, #3712]!	; 0xe80

000111d0 <memcmp@plt>:
   111d0:	add	ip, pc, #0, 12
   111d4:	add	ip, ip, #118784	; 0x1d000
   111d8:	ldr	pc, [ip, #3704]!	; 0xe78

000111dc <fputc_unlocked@plt>:
   111dc:	add	ip, pc, #0, 12
   111e0:	add	ip, ip, #118784	; 0x1d000
   111e4:	ldr	pc, [ip, #3696]!	; 0xe70

000111e8 <dcgettext@plt>:
   111e8:	add	ip, pc, #0, 12
   111ec:	add	ip, ip, #118784	; 0x1d000
   111f0:	ldr	pc, [ip, #3688]!	; 0xe68

000111f4 <realloc@plt>:
   111f4:	add	ip, pc, #0, 12
   111f8:	add	ip, ip, #118784	; 0x1d000
   111fc:	ldr	pc, [ip, #3680]!	; 0xe60

00011200 <textdomain@plt>:
   11200:	add	ip, pc, #0, 12
   11204:	add	ip, ip, #118784	; 0x1d000
   11208:	ldr	pc, [ip, #3672]!	; 0xe58

0001120c <rawmemchr@plt>:
   1120c:	add	ip, pc, #0, 12
   11210:	add	ip, ip, #118784	; 0x1d000
   11214:	ldr	pc, [ip, #3664]!	; 0xe50

00011218 <__fxstatat64@plt>:
   11218:	add	ip, pc, #0, 12
   1121c:	add	ip, ip, #118784	; 0x1d000
   11220:	ldr	pc, [ip, #3656]!	; 0xe48

00011224 <iswprint@plt>:
   11224:	add	ip, pc, #0, 12
   11228:	add	ip, ip, #118784	; 0x1d000
   1122c:	ldr	pc, [ip, #3648]!	; 0xe40

00011230 <readlink@plt>:
   11230:	add	ip, pc, #0, 12
   11234:	add	ip, ip, #118784	; 0x1d000
   11238:	ldr	pc, [ip, #3640]!	; 0xe38

0001123c <fwrite@plt>:
   1123c:	add	ip, pc, #0, 12
   11240:	add	ip, ip, #118784	; 0x1d000
   11244:	ldr	pc, [ip, #3632]!	; 0xe30

00011248 <lseek64@plt>:
   11248:	add	ip, pc, #0, 12
   1124c:	add	ip, ip, #118784	; 0x1d000
   11250:	ldr	pc, [ip, #3624]!	; 0xe28

00011254 <__ctype_get_mb_cur_max@plt>:
   11254:	add	ip, pc, #0, 12
   11258:	add	ip, ip, #118784	; 0x1d000
   1125c:	ldr	pc, [ip, #3616]!	; 0xe20

00011260 <strcpy@plt>:
   11260:	add	ip, pc, #0, 12
   11264:	add	ip, ip, #118784	; 0x1d000
   11268:	ldr	pc, [ip, #3608]!	; 0xe18

0001126c <__fpending@plt>:
   1126c:	add	ip, pc, #0, 12
   11270:	add	ip, ip, #118784	; 0x1d000
   11274:	ldr	pc, [ip, #3600]!	; 0xe10

00011278 <mbrtowc@plt>:
   11278:	add	ip, pc, #0, 12
   1127c:	add	ip, ip, #118784	; 0x1d000
   11280:	ldr	pc, [ip, #3592]!	; 0xe08

00011284 <error@plt>:
   11284:	add	ip, pc, #0, 12
   11288:	add	ip, ip, #118784	; 0x1d000
   1128c:	ldr	pc, [ip, #3584]!	; 0xe00

00011290 <open64@plt>:
   11290:	add	ip, pc, #0, 12
   11294:	add	ip, ip, #118784	; 0x1d000
   11298:	ldr	pc, [ip, #3576]!	; 0xdf8

0001129c <getenv@plt>:
   1129c:	add	ip, pc, #0, 12
   112a0:	add	ip, ip, #118784	; 0x1d000
   112a4:	ldr	pc, [ip, #3568]!	; 0xdf0

000112a8 <malloc@plt>:
   112a8:	add	ip, pc, #0, 12
   112ac:	add	ip, ip, #118784	; 0x1d000
   112b0:	ldr	pc, [ip, #3560]!	; 0xde8

000112b4 <__libc_start_main@plt>:
   112b4:	add	ip, pc, #0, 12
   112b8:	add	ip, ip, #118784	; 0x1d000
   112bc:	ldr	pc, [ip, #3552]!	; 0xde0

000112c0 <__freading@plt>:
   112c0:	add	ip, pc, #0, 12
   112c4:	add	ip, ip, #118784	; 0x1d000
   112c8:	ldr	pc, [ip, #3544]!	; 0xdd8

000112cc <__gmon_start__@plt>:
   112cc:	add	ip, pc, #0, 12
   112d0:	add	ip, ip, #118784	; 0x1d000
   112d4:	ldr	pc, [ip, #3536]!	; 0xdd0

000112d8 <mempcpy@plt>:
   112d8:	add	ip, pc, #0, 12
   112dc:	add	ip, ip, #118784	; 0x1d000
   112e0:	ldr	pc, [ip, #3528]!	; 0xdc8

000112e4 <getopt_long@plt>:
   112e4:	add	ip, pc, #0, 12
   112e8:	add	ip, ip, #118784	; 0x1d000
   112ec:	ldr	pc, [ip, #3520]!	; 0xdc0

000112f0 <__ctype_b_loc@plt>:
   112f0:	add	ip, pc, #0, 12
   112f4:	add	ip, ip, #118784	; 0x1d000
   112f8:	ldr	pc, [ip, #3512]!	; 0xdb8

000112fc <getcwd@plt>:
   112fc:	add	ip, pc, #0, 12
   11300:	add	ip, ip, #118784	; 0x1d000
   11304:	ldr	pc, [ip, #3504]!	; 0xdb0

00011308 <exit@plt>:
   11308:	add	ip, pc, #0, 12
   1130c:	add	ip, ip, #118784	; 0x1d000
   11310:	ldr	pc, [ip, #3496]!	; 0xda8

00011314 <strlen@plt>:
   11314:	add	ip, pc, #0, 12
   11318:	add	ip, ip, #118784	; 0x1d000
   1131c:	ldr	pc, [ip, #3488]!	; 0xda0

00011320 <openat64@plt>:
   11320:	add	ip, pc, #0, 12
   11324:	add	ip, ip, #118784	; 0x1d000
   11328:	ldr	pc, [ip, #3480]!	; 0xd98

0001132c <__errno_location@plt>:
   1132c:	add	ip, pc, #0, 12
   11330:	add	ip, ip, #118784	; 0x1d000
   11334:	ldr	pc, [ip, #3472]!	; 0xd90

00011338 <__cxa_atexit@plt>:
   11338:	add	ip, pc, #0, 12
   1133c:	add	ip, ip, #118784	; 0x1d000
   11340:	ldr	pc, [ip, #3464]!	; 0xd88

00011344 <mkdir@plt>:
   11344:	add	ip, pc, #0, 12
   11348:	add	ip, ip, #118784	; 0x1d000
   1134c:	ldr	pc, [ip, #3456]!	; 0xd80

00011350 <memset@plt>:
   11350:	add	ip, pc, #0, 12
   11354:	add	ip, ip, #118784	; 0x1d000
   11358:	ldr	pc, [ip, #3448]!	; 0xd78

0001135c <fpathconf@plt>:
   1135c:	add	ip, pc, #0, 12
   11360:	add	ip, ip, #118784	; 0x1d000
   11364:	ldr	pc, [ip, #3440]!	; 0xd70

00011368 <renameat2@plt>:
   11368:	add	ip, pc, #0, 12
   1136c:	add	ip, ip, #118784	; 0x1d000
   11370:	ldr	pc, [ip, #3432]!	; 0xd68

00011374 <__printf_chk@plt>:
   11374:	add	ip, pc, #0, 12
   11378:	add	ip, ip, #118784	; 0x1d000
   1137c:	ldr	pc, [ip, #3424]!	; 0xd60

00011380 <fileno@plt>:
   11380:	add	ip, pc, #0, 12
   11384:	add	ip, ip, #118784	; 0x1d000
   11388:	ldr	pc, [ip, #3416]!	; 0xd58

0001138c <__fprintf_chk@plt>:
   1138c:	add	ip, pc, #0, 12
   11390:	add	ip, ip, #118784	; 0x1d000
   11394:	ldr	pc, [ip, #3408]!	; 0xd50

00011398 <fclose@plt>:
   11398:	add	ip, pc, #0, 12
   1139c:	add	ip, ip, #118784	; 0x1d000
   113a0:	ldr	pc, [ip, #3400]!	; 0xd48

000113a4 <linkat@plt>:
   113a4:	add	ip, pc, #0, 12
   113a8:	add	ip, ip, #118784	; 0x1d000
   113ac:	ldr	pc, [ip, #3392]!	; 0xd40

000113b0 <fseeko64@plt>:
   113b0:	add	ip, pc, #0, 12
   113b4:	add	ip, ip, #118784	; 0x1d000
   113b8:	ldr	pc, [ip, #3384]!	; 0xd38

000113bc <fcntl64@plt>:
   113bc:	add	ip, pc, #0, 12
   113c0:	add	ip, ip, #118784	; 0x1d000
   113c4:	ldr	pc, [ip, #3376]!	; 0xd30

000113c8 <rpmatch@plt>:
   113c8:	add	ip, pc, #0, 12
   113cc:	add	ip, ip, #118784	; 0x1d000
   113d0:	ldr	pc, [ip, #3368]!	; 0xd28

000113d4 <__overflow@plt>:
   113d4:	add	ip, pc, #0, 12
   113d8:	add	ip, ip, #118784	; 0x1d000
   113dc:	ldr	pc, [ip, #3360]!	; 0xd20

000113e0 <setlocale@plt>:
   113e0:	add	ip, pc, #0, 12
   113e4:	add	ip, ip, #118784	; 0x1d000
   113e8:	ldr	pc, [ip, #3352]!	; 0xd18

000113ec <strrchr@plt>:
   113ec:	add	ip, pc, #0, 12
   113f0:	add	ip, ip, #118784	; 0x1d000
   113f4:	ldr	pc, [ip, #3344]!	; 0xd10

000113f8 <nl_langinfo@plt>:
   113f8:	add	ip, pc, #0, 12
   113fc:	add	ip, ip, #118784	; 0x1d000
   11400:	ldr	pc, [ip, #3336]!	; 0xd08

00011404 <readdir64@plt>:
   11404:	add	ip, pc, #0, 12
   11408:	add	ip, ip, #118784	; 0x1d000
   1140c:	ldr	pc, [ip, #3328]!	; 0xd00

00011410 <fdopendir@plt>:
   11410:	add	ip, pc, #0, 12
   11414:	add	ip, ip, #118784	; 0x1d000
   11418:	ldr	pc, [ip, #3320]!	; 0xcf8

0001141c <renameat@plt>:
   1141c:	add	ip, pc, #0, 12
   11420:	add	ip, ip, #118784	; 0x1d000
   11424:	ldr	pc, [ip, #3312]!	; 0xcf0

00011428 <bindtextdomain@plt>:
   11428:	add	ip, pc, #0, 12
   1142c:	add	ip, ip, #118784	; 0x1d000
   11430:	ldr	pc, [ip, #3304]!	; 0xce8

00011434 <getrandom@plt>:
   11434:	add	ip, pc, #0, 12
   11438:	add	ip, ip, #118784	; 0x1d000
   1143c:	ldr	pc, [ip, #3296]!	; 0xce0

00011440 <symlinkat@plt>:
   11440:	add	ip, pc, #0, 12
   11444:	add	ip, ip, #118784	; 0x1d000
   11448:	ldr	pc, [ip, #3288]!	; 0xcd8

0001144c <__xstat64@plt>:
   1144c:	add	ip, pc, #0, 12
   11450:	add	ip, ip, #118784	; 0x1d000
   11454:	ldr	pc, [ip, #3280]!	; 0xcd0

00011458 <strncmp@plt>:
   11458:	add	ip, pc, #0, 12
   1145c:	add	ip, ip, #118784	; 0x1d000
   11460:	ldr	pc, [ip, #3272]!	; 0xcc8

00011464 <abort@plt>:
   11464:	add	ip, pc, #0, 12
   11468:	add	ip, ip, #118784	; 0x1d000
   1146c:	ldr	pc, [ip, #3264]!	; 0xcc0

00011470 <close@plt>:
   11470:	add	ip, pc, #0, 12
   11474:	add	ip, ip, #118784	; 0x1d000
   11478:	ldr	pc, [ip, #3256]!	; 0xcb8

0001147c <__lxstat64@plt>:
   1147c:	add	ip, pc, #0, 12
   11480:	add	ip, ip, #118784	; 0x1d000
   11484:	ldr	pc, [ip, #3248]!	; 0xcb0

00011488 <closedir@plt>:
   11488:	add	ip, pc, #0, 12
   1148c:	add	ip, ip, #118784	; 0x1d000
   11490:	ldr	pc, [ip, #3240]!	; 0xca8

00011494 <strspn@plt>:
   11494:	add	ip, pc, #0, 12
   11498:	add	ip, ip, #118784	; 0x1d000
   1149c:	ldr	pc, [ip, #3232]!	; 0xca0

Disassembly of section .text:

000114a0 <.text>:
   114a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   114a4:	mov	r7, r0
   114a8:	sub	sp, sp, #148	; 0x94
   114ac:	ldr	r0, [r1]
   114b0:	mov	r6, r1
   114b4:	bl	16310 <strspn@plt+0x4e7c>
   114b8:	ldr	r1, [pc, #2156]	; 11d2c <strspn@plt+0x898>
   114bc:	mov	r0, #6
   114c0:	bl	113e0 <setlocale@plt>
   114c4:	ldr	r1, [pc, #2148]	; 11d30 <strspn@plt+0x89c>
   114c8:	ldr	r0, [pc, #2148]	; 11d34 <strspn@plt+0x8a0>
   114cc:	bl	11428 <bindtextdomain@plt>
   114d0:	ldr	r0, [pc, #2140]	; 11d34 <strspn@plt+0x8a0>
   114d4:	bl	11200 <textdomain@plt>
   114d8:	ldr	r0, [pc, #2136]	; 11d38 <strspn@plt+0x8a4>
   114dc:	bl	1d22c <strspn@plt+0xbd98>
   114e0:	ldr	r5, [pc, #2132]	; 11d3c <strspn@plt+0x8a8>
   114e4:	mov	r3, #0
   114e8:	ldr	r9, [pc, #2128]	; 11d40 <strspn@plt+0x8ac>
   114ec:	ldr	r8, [pc, #2128]	; 11d44 <strspn@plt+0x8b0>
   114f0:	mov	sl, r3
   114f4:	mov	fp, #1
   114f8:	str	r3, [sp, #16]
   114fc:	str	r3, [sp, #24]
   11500:	str	r3, [sp, #28]
   11504:	str	r3, [sp, #20]
   11508:	strb	r3, [r5, #17]
   1150c:	strb	r3, [r5, #16]
   11510:	strb	r3, [r5, #9]
   11514:	strb	r3, [r5, #8]
   11518:	strb	r3, [r5, #1]
   1151c:	mov	r4, #0
   11520:	str	r4, [sp]
   11524:	mov	r3, r9
   11528:	mov	r2, r8
   1152c:	mov	r1, r6
   11530:	mov	r0, r7
   11534:	bl	112e4 <getopt_long@plt>
   11538:	cmn	r0, #1
   1153c:	beq	118b8 <strspn@plt+0x424>
   11540:	add	r0, r0, #3
   11544:	cmp	r0, #121	; 0x79
   11548:	ldrls	pc, [pc, r0, lsl #2]
   1154c:	b	118b0 <strspn@plt+0x41c>
   11550:	andeq	r1, r1, r8, ror r7
   11554:	andeq	r1, r1, r0, ror r7
   11558:			; <UNDEFINED> instruction: 0x000118b0
   1155c:			; <UNDEFINED> instruction: 0x000118b0
   11560:			; <UNDEFINED> instruction: 0x000118b0
   11564:			; <UNDEFINED> instruction: 0x000118b0
   11568:			; <UNDEFINED> instruction: 0x000118b0
   1156c:			; <UNDEFINED> instruction: 0x000118b0
   11570:			; <UNDEFINED> instruction: 0x000118b0
   11574:			; <UNDEFINED> instruction: 0x000118b0
   11578:			; <UNDEFINED> instruction: 0x000118b0
   1157c:			; <UNDEFINED> instruction: 0x000118b0
   11580:			; <UNDEFINED> instruction: 0x000118b0
   11584:			; <UNDEFINED> instruction: 0x000118b0
   11588:			; <UNDEFINED> instruction: 0x000118b0
   1158c:			; <UNDEFINED> instruction: 0x000118b0
   11590:			; <UNDEFINED> instruction: 0x000118b0
   11594:			; <UNDEFINED> instruction: 0x000118b0
   11598:			; <UNDEFINED> instruction: 0x000118b0
   1159c:			; <UNDEFINED> instruction: 0x000118b0
   115a0:			; <UNDEFINED> instruction: 0x000118b0
   115a4:			; <UNDEFINED> instruction: 0x000118b0
   115a8:			; <UNDEFINED> instruction: 0x000118b0
   115ac:			; <UNDEFINED> instruction: 0x000118b0
   115b0:			; <UNDEFINED> instruction: 0x000118b0
   115b4:			; <UNDEFINED> instruction: 0x000118b0
   115b8:			; <UNDEFINED> instruction: 0x000118b0
   115bc:			; <UNDEFINED> instruction: 0x000118b0
   115c0:			; <UNDEFINED> instruction: 0x000118b0
   115c4:			; <UNDEFINED> instruction: 0x000118b0
   115c8:			; <UNDEFINED> instruction: 0x000118b0
   115cc:			; <UNDEFINED> instruction: 0x000118b0
   115d0:			; <UNDEFINED> instruction: 0x000118b0
   115d4:			; <UNDEFINED> instruction: 0x000118b0
   115d8:			; <UNDEFINED> instruction: 0x000118b0
   115dc:			; <UNDEFINED> instruction: 0x000118b0
   115e0:			; <UNDEFINED> instruction: 0x000118b0
   115e4:			; <UNDEFINED> instruction: 0x000118b0
   115e8:			; <UNDEFINED> instruction: 0x000118b0
   115ec:			; <UNDEFINED> instruction: 0x000118b0
   115f0:			; <UNDEFINED> instruction: 0x000118b0
   115f4:			; <UNDEFINED> instruction: 0x000118b0
   115f8:			; <UNDEFINED> instruction: 0x000118b0
   115fc:			; <UNDEFINED> instruction: 0x000118b0
   11600:			; <UNDEFINED> instruction: 0x000118b0
   11604:			; <UNDEFINED> instruction: 0x000118b0
   11608:			; <UNDEFINED> instruction: 0x000118b0
   1160c:			; <UNDEFINED> instruction: 0x000118b0
   11610:			; <UNDEFINED> instruction: 0x000118b0
   11614:			; <UNDEFINED> instruction: 0x000118b0
   11618:			; <UNDEFINED> instruction: 0x000118b0
   1161c:			; <UNDEFINED> instruction: 0x000118b0
   11620:			; <UNDEFINED> instruction: 0x000118b0
   11624:			; <UNDEFINED> instruction: 0x000118b0
   11628:			; <UNDEFINED> instruction: 0x000118b0
   1162c:			; <UNDEFINED> instruction: 0x000118b0
   11630:			; <UNDEFINED> instruction: 0x000118b0
   11634:			; <UNDEFINED> instruction: 0x000118b0
   11638:			; <UNDEFINED> instruction: 0x000118b0
   1163c:			; <UNDEFINED> instruction: 0x000118b0
   11640:			; <UNDEFINED> instruction: 0x000118b0
   11644:			; <UNDEFINED> instruction: 0x000118b0
   11648:			; <UNDEFINED> instruction: 0x000118b0
   1164c:			; <UNDEFINED> instruction: 0x000118b0
   11650:			; <UNDEFINED> instruction: 0x000118b0
   11654:			; <UNDEFINED> instruction: 0x000118b0
   11658:			; <UNDEFINED> instruction: 0x000118b0
   1165c:			; <UNDEFINED> instruction: 0x000118b0
   11660:			; <UNDEFINED> instruction: 0x000118b0
   11664:			; <UNDEFINED> instruction: 0x000118b0
   11668:			; <UNDEFINED> instruction: 0x000118b0
   1166c:			; <UNDEFINED> instruction: 0x000118b0
   11670:			; <UNDEFINED> instruction: 0x000118b0
   11674:	andeq	r1, r1, r8, ror #14
   11678:			; <UNDEFINED> instruction: 0x000118b0
   1167c:			; <UNDEFINED> instruction: 0x000118b0
   11680:			; <UNDEFINED> instruction: 0x000118b0
   11684:			; <UNDEFINED> instruction: 0x000118b0
   11688:			; <UNDEFINED> instruction: 0x000118b0
   1168c:	andeq	r1, r1, r0, ror #14
   11690:			; <UNDEFINED> instruction: 0x000118b0
   11694:			; <UNDEFINED> instruction: 0x000118b0
   11698:			; <UNDEFINED> instruction: 0x000118b0
   1169c:	andeq	r1, r1, r4, asr r7
   116a0:			; <UNDEFINED> instruction: 0x000118b0
   116a4:			; <UNDEFINED> instruction: 0x000118b0
   116a8:	andeq	r1, r1, r0, asr #14
   116ac:	andeq	r1, r1, r8, lsr r7
   116b0:			; <UNDEFINED> instruction: 0x000118b0
   116b4:			; <UNDEFINED> instruction: 0x000118b0
   116b8:			; <UNDEFINED> instruction: 0x000118b0
   116bc:			; <UNDEFINED> instruction: 0x000118b0
   116c0:			; <UNDEFINED> instruction: 0x000118b0
   116c4:			; <UNDEFINED> instruction: 0x000118b0
   116c8:			; <UNDEFINED> instruction: 0x000118b0
   116cc:			; <UNDEFINED> instruction: 0x000118b0
   116d0:			; <UNDEFINED> instruction: 0x000118b0
   116d4:			; <UNDEFINED> instruction: 0x000118b0
   116d8:			; <UNDEFINED> instruction: 0x000118b0
   116dc:			; <UNDEFINED> instruction: 0x000118b0
   116e0:			; <UNDEFINED> instruction: 0x000118b0
   116e4:	andeq	r1, r1, r4, asr #16
   116e8:			; <UNDEFINED> instruction: 0x000118b0
   116ec:	andeq	r1, r1, r8, ror #14
   116f0:			; <UNDEFINED> instruction: 0x000118b0
   116f4:	andeq	r1, r1, r4, lsr r8
   116f8:			; <UNDEFINED> instruction: 0x000118b0
   116fc:			; <UNDEFINED> instruction: 0x000118b0
   11700:	andeq	r1, r1, r4, lsr #16
   11704:			; <UNDEFINED> instruction: 0x000118b0
   11708:			; <UNDEFINED> instruction: 0x000118b0
   1170c:			; <UNDEFINED> instruction: 0x000118b0
   11710:			; <UNDEFINED> instruction: 0x000118b0
   11714:	andeq	r1, r1, r4, lsl r8
   11718:			; <UNDEFINED> instruction: 0x000118b0
   1171c:			; <UNDEFINED> instruction: 0x000118b0
   11720:			; <UNDEFINED> instruction: 0x000118b0
   11724:	andeq	r1, r1, ip, lsl #16
   11728:	andeq	r1, r1, r4, lsl #16
   1172c:			; <UNDEFINED> instruction: 0x000117bc
   11730:			; <UNDEFINED> instruction: 0x000118b0
   11734:			; <UNDEFINED> instruction: 0x000117b4
   11738:	mov	sl, fp
   1173c:	b	1151c <strspn@plt+0x88>
   11740:	ldr	r3, [pc, #1536]	; 11d48 <strspn@plt+0x8b4>
   11744:	str	fp, [sp, #20]
   11748:	ldr	r3, [r3]
   1174c:	str	r3, [sp, #28]
   11750:	b	1151c <strspn@plt+0x88>
   11754:	mov	r3, #0
   11758:	strb	r3, [r5]
   1175c:	b	1151c <strspn@plt+0x88>
   11760:	strb	fp, [r5]
   11764:	b	1151c <strspn@plt+0x88>
   11768:	strb	fp, [r5, #17]
   1176c:	b	1151c <strspn@plt+0x88>
   11770:	mov	r0, #0
   11774:	bl	128a0 <strspn@plt+0x140c>
   11778:	ldr	r3, [pc, #1484]	; 11d4c <strspn@plt+0x8b8>
   1177c:	ldr	r0, [pc, #1484]	; 11d50 <strspn@plt+0x8bc>
   11780:	ldr	r1, [pc, #1484]	; 11d54 <strspn@plt+0x8c0>
   11784:	ldr	r2, [pc, #1484]	; 11d58 <strspn@plt+0x8c4>
   11788:	mov	r4, #0
   1178c:	ldr	r0, [r0]
   11790:	ldr	r3, [r3]
   11794:	str	r1, [sp, #4]
   11798:	str	r2, [sp]
   1179c:	str	r4, [sp, #8]
   117a0:	ldr	r2, [pc, #1460]	; 11d5c <strspn@plt+0x8c8>
   117a4:	ldr	r1, [pc, #1460]	; 11d60 <strspn@plt+0x8cc>
   117a8:	bl	1b794 <strspn@plt+0xa300>
   117ac:	mov	r0, r4
   117b0:	bl	11308 <exit@plt>
   117b4:	strb	fp, [r5, #16]
   117b8:	b	1151c <strspn@plt+0x88>
   117bc:	ldr	r3, [sp, #16]
   117c0:	cmp	r3, #0
   117c4:	bne	11ba0 <strspn@plt+0x70c>
   117c8:	ldr	r3, [pc, #1400]	; 11d48 <strspn@plt+0x8b4>
   117cc:	add	r2, sp, #40	; 0x28
   117d0:	mov	r0, #3
   117d4:	ldr	r1, [r3]
   117d8:	bl	1144c <__xstat64@plt>
   117dc:	cmp	r0, #0
   117e0:	bne	11b2c <strspn@plt+0x698>
   117e4:	ldr	r3, [sp, #56]	; 0x38
   117e8:	and	r3, r3, #61440	; 0xf000
   117ec:	cmp	r3, #16384	; 0x4000
   117f0:	bne	11b6c <strspn@plt+0x6d8>
   117f4:	ldr	r3, [pc, #1356]	; 11d48 <strspn@plt+0x8b4>
   117f8:	ldr	r3, [r3]
   117fc:	str	r3, [sp, #16]
   11800:	b	1151c <strspn@plt+0x88>
   11804:	strb	fp, [r5, #1]
   11808:	b	1151c <strspn@plt+0x88>
   1180c:	strb	fp, [r5, #2]
   11810:	b	1151c <strspn@plt+0x88>
   11814:	ldr	r2, [pc, #1352]	; 11d64 <strspn@plt+0x8d0>
   11818:	mov	r3, #0
   1181c:	strb	r3, [r2]
   11820:	b	1151c <strspn@plt+0x88>
   11824:	mov	r3, #0
   11828:	strb	fp, [r5, #9]
   1182c:	strb	r3, [r5, #8]
   11830:	b	1151c <strspn@plt+0x88>
   11834:	mov	r3, #0
   11838:	strb	fp, [r5, #8]
   1183c:	strb	r3, [r5, #9]
   11840:	b	1151c <strspn@plt+0x88>
   11844:	ldr	r3, [pc, #1276]	; 11d48 <strspn@plt+0x8b4>
   11848:	mov	r2, #1
   1184c:	str	r2, [sp, #20]
   11850:	ldr	r3, [r3]
   11854:	ldr	r2, [sp, #24]
   11858:	cmp	r3, #0
   1185c:	movne	r2, r3
   11860:	str	r2, [sp, #24]
   11864:	b	1151c <strspn@plt+0x88>
   11868:	cmp	r7, #2
   1186c:	beq	11bac <strspn@plt+0x718>
   11870:	cmp	r7, #1
   11874:	mov	r2, #5
   11878:	beq	11cf8 <strspn@plt+0x864>
   1187c:	ldr	r5, [sp, #16]
   11880:	ldr	r1, [pc, #1248]	; 11d68 <strspn@plt+0x8d4>
   11884:	mov	r0, r5
   11888:	bl	111e8 <dcgettext@plt>
   1188c:	ldr	r1, [sl, #8]
   11890:	mov	r4, r0
   11894:	mov	r0, #4
   11898:	bl	1886c <strspn@plt+0x73d8>
   1189c:	mov	r2, r4
   118a0:	mov	r1, r5
   118a4:	mov	r3, r0
   118a8:	mov	r0, r5
   118ac:	bl	11284 <error@plt>
   118b0:	mov	r0, #1
   118b4:	bl	128a0 <strspn@plt+0x140c>
   118b8:	ldr	r2, [pc, #1196]	; 11d6c <strspn@plt+0x8d8>
   118bc:	mov	r3, r0
   118c0:	ldr	r8, [r2]
   118c4:	sub	r7, r7, r8
   118c8:	cmp	r7, r4
   118cc:	ble	11b00 <strspn@plt+0x66c>
   118d0:	ldrb	r2, [r5, #2]
   118d4:	cmp	r2, #0
   118d8:	beq	11908 <strspn@plt+0x474>
   118dc:	ldrb	r4, [r5, #1]
   118e0:	cmp	r4, #0
   118e4:	moveq	r2, #5
   118e8:	ldreq	r1, [pc, #1152]	; 11d70 <strspn@plt+0x8dc>
   118ec:	bne	11908 <strspn@plt+0x474>
   118f0:	mov	r0, #0
   118f4:	bl	111e8 <dcgettext@plt>
   118f8:	mov	r1, #0
   118fc:	mov	r2, r0
   11900:	mov	r0, #1
   11904:	bl	11284 <error@plt>
   11908:	ldrb	r1, [r5, #17]
   1190c:	cmp	r1, #0
   11910:	strbeq	r1, [r5, #3]
   11914:	cmp	sl, #0
   11918:	add	sl, r6, r8, lsl #2
   1191c:	bne	11ab8 <strspn@plt+0x624>
   11920:	ldr	r1, [sp, #16]
   11924:	clz	r9, r1
   11928:	cmp	r7, #1
   1192c:	cmple	r1, #0
   11930:	lsr	r9, r9, #5
   11934:	beq	11ad0 <strspn@plt+0x63c>
   11938:	cmp	r7, #2
   1193c:	movne	r1, #0
   11940:	andeq	r1, r9, #1
   11944:	cmp	r1, #0
   11948:	bne	11bf8 <strspn@plt+0x764>
   1194c:	ldr	r2, [sp, #16]
   11950:	cmp	r2, #0
   11954:	ldrne	r4, [sp, #16]
   11958:	beq	11cec <strspn@plt+0x858>
   1195c:	ldr	r2, [pc, #1024]	; 11d64 <strspn@plt+0x8d0>
   11960:	mov	r1, r4
   11964:	mvn	r0, #99	; 0x63
   11968:	ldrb	r2, [r2]
   1196c:	str	r3, [sp, #36]	; 0x24
   11970:	cmp	r2, #0
   11974:	movne	r2, #2113536	; 0x204000
   11978:	moveq	r2, #2146304	; 0x20c000
   1197c:	bl	16284 <strspn@plt+0x4df0>
   11980:	mov	fp, r0
   11984:	str	r0, [sp, #32]
   11988:	bl	1132c <__errno_location@plt>
   1198c:	cmp	fp, #0
   11990:	ldr	r3, [sp, #36]	; 0x24
   11994:	subge	r7, r7, r9
   11998:	mov	ip, r0
   1199c:	blt	11c3c <strspn@plt+0x7a8>
   119a0:	ldr	r2, [sp, #20]
   119a4:	cmp	r2, #0
   119a8:	beq	11b24 <strspn@plt+0x690>
   119ac:	mov	r2, #5
   119b0:	ldr	r1, [pc, #956]	; 11d74 <strspn@plt+0x8e0>
   119b4:	mov	r0, #0
   119b8:	str	r3, [sp, #16]
   119bc:	bl	111e8 <dcgettext@plt>
   119c0:	ldr	r1, [sp, #24]
   119c4:	bl	13984 <strspn@plt+0x24f0>
   119c8:	ldr	r3, [sp, #16]
   119cc:	mov	r2, r0
   119d0:	ldr	r0, [sp, #28]
   119d4:	str	r3, [sp, #16]
   119d8:	str	r2, [r5, #12]
   119dc:	bl	13264 <strspn@plt+0x1dd0>
   119e0:	cmp	r4, #0
   119e4:	ldr	r3, [sp, #16]
   119e8:	beq	11bd8 <strspn@plt+0x744>
   119ec:	cmp	r7, #1
   119f0:	ble	11a3c <strspn@plt+0x5a8>
   119f4:	ldrb	r3, [r5, #8]
   119f8:	cmp	r3, #0
   119fc:	beq	11a3c <strspn@plt+0x5a8>
   11a00:	ldrb	r1, [r5, #1]
   11a04:	cmp	r1, #0
   11a08:	bne	11a3c <strspn@plt+0x5a8>
   11a0c:	ldr	r3, [r5, #12]
   11a10:	cmp	r3, #3
   11a14:	beq	11a3c <strspn@plt+0x5a8>
   11a18:	ldr	r3, [pc, #856]	; 11d78 <strspn@plt+0x8e4>
   11a1c:	ldr	r2, [pc, #856]	; 11d7c <strspn@plt+0x8e8>
   11a20:	str	r3, [sp]
   11a24:	mov	r0, #61	; 0x3d
   11a28:	ldr	r3, [pc, #848]	; 11d80 <strspn@plt+0x8ec>
   11a2c:	bl	15078 <strspn@plt+0x3be4>
   11a30:	cmp	r0, #0
   11a34:	str	r0, [r5, #4]
   11a38:	beq	11d14 <strspn@plt+0x880>
   11a3c:	sub	sl, sl, #4
   11a40:	mov	r6, #0
   11a44:	mov	r5, #1
   11a48:	mvn	r9, #0
   11a4c:	ldr	fp, [sp, #32]
   11a50:	b	11aa4 <strspn@plt+0x610>
   11a54:	ldr	r0, [sl, #4]
   11a58:	bl	13a48 <strspn@plt+0x25b4>
   11a5c:	add	r2, sp, #40	; 0x28
   11a60:	add	r6, r6, #1
   11a64:	mov	r1, r0
   11a68:	mov	r0, r4
   11a6c:	bl	146e0 <strspn@plt+0x324c>
   11a70:	mov	r8, r0
   11a74:	ldr	r0, [sp, #40]	; 0x28
   11a78:	bl	14598 <strspn@plt+0x3104>
   11a7c:	str	r9, [sp]
   11a80:	mov	r3, r8
   11a84:	ldr	r2, [sp, #40]	; 0x28
   11a88:	mov	r1, fp
   11a8c:	ldr	r0, [sl, #4]!
   11a90:	bl	11ecc <strspn@plt+0xa38>
   11a94:	and	r5, r5, r0
   11a98:	mov	r0, r8
   11a9c:	uxtb	r5, r5
   11aa0:	bl	14800 <strspn@plt+0x336c>
   11aa4:	cmp	r6, r7
   11aa8:	bne	11a54 <strspn@plt+0x5c0>
   11aac:	eor	r0, r5, #1
   11ab0:	uxtb	r0, r0
   11ab4:	bl	11308 <exit@plt>
   11ab8:	ldr	r2, [sp, #16]
   11abc:	cmp	r2, #0
   11ac0:	beq	11868 <strspn@plt+0x3d4>
   11ac4:	mov	r2, #5
   11ac8:	ldr	r1, [pc, #692]	; 11d84 <strspn@plt+0x8f0>
   11acc:	b	118f0 <strspn@plt+0x45c>
   11ad0:	ldr	r2, [sp, #20]
   11ad4:	cmp	r2, #0
   11ad8:	bne	11d18 <strspn@plt+0x884>
   11adc:	ldr	r3, [sp, #20]
   11ae0:	ldr	r0, [sp, #28]
   11ae4:	str	r3, [r5, #12]
   11ae8:	bl	13264 <strspn@plt+0x1dd0>
   11aec:	mvn	r3, #99	; 0x63
   11af0:	mov	r7, #1
   11af4:	str	r3, [sp, #32]
   11af8:	ldr	r4, [pc, #648]	; 11d88 <strspn@plt+0x8f4>
   11afc:	b	11a3c <strspn@plt+0x5a8>
   11b00:	mov	r2, #5
   11b04:	ldr	r1, [pc, #640]	; 11d8c <strspn@plt+0x8f8>
   11b08:	mov	r0, r4
   11b0c:	bl	111e8 <dcgettext@plt>
   11b10:	mov	r1, r4
   11b14:	mov	r2, r0
   11b18:	mov	r0, r4
   11b1c:	bl	11284 <error@plt>
   11b20:	b	118b0 <strspn@plt+0x41c>
   11b24:	ldr	r2, [sp, #20]
   11b28:	b	119d0 <strspn@plt+0x53c>
   11b2c:	bl	1132c <__errno_location@plt>
   11b30:	mov	r2, #5
   11b34:	ldr	r1, [pc, #596]	; 11d90 <strspn@plt+0x8fc>
   11b38:	ldr	r4, [r0]
   11b3c:	ldr	r0, [sp, #16]
   11b40:	bl	111e8 <dcgettext@plt>
   11b44:	ldr	r3, [pc, #508]	; 11d48 <strspn@plt+0x8b4>
   11b48:	ldr	r1, [r3]
   11b4c:	mov	r5, r0
   11b50:	mov	r0, #4
   11b54:	bl	1886c <strspn@plt+0x73d8>
   11b58:	mov	r2, r5
   11b5c:	mov	r1, r4
   11b60:	mov	r3, r0
   11b64:	mov	r0, #1
   11b68:	bl	11284 <error@plt>
   11b6c:	mov	r2, #5
   11b70:	ldr	r1, [pc, #540]	; 11d94 <strspn@plt+0x900>
   11b74:	bl	111e8 <dcgettext@plt>
   11b78:	ldr	r3, [pc, #456]	; 11d48 <strspn@plt+0x8b4>
   11b7c:	ldr	r1, [r3]
   11b80:	mov	r4, r0
   11b84:	mov	r0, #4
   11b88:	bl	1886c <strspn@plt+0x73d8>
   11b8c:	mov	r2, r4
   11b90:	ldr	r1, [sp, #16]
   11b94:	mov	r3, r0
   11b98:	mov	r0, #1
   11b9c:	bl	11284 <error@plt>
   11ba0:	mov	r2, #5
   11ba4:	ldr	r1, [pc, #492]	; 11d98 <strspn@plt+0x904>
   11ba8:	b	118f0 <strspn@plt+0x45c>
   11bac:	ldr	r2, [sp, #20]
   11bb0:	cmp	r2, #0
   11bb4:	movne	r7, #2
   11bb8:	movne	r4, #0
   11bbc:	bne	119ac <strspn@plt+0x518>
   11bc0:	str	r3, [sp, #16]
   11bc4:	ldr	r3, [sp, #20]
   11bc8:	ldr	r0, [sp, #28]
   11bcc:	str	r3, [r5, #12]
   11bd0:	bl	13264 <strspn@plt+0x1dd0>
   11bd4:	ldr	r3, [sp, #16]
   11bd8:	ldr	r2, [sl, #4]
   11bdc:	mvn	r1, #99	; 0x63
   11be0:	str	r3, [sp]
   11be4:	mov	r3, r2
   11be8:	ldr	r0, [r6, r8, lsl #2]
   11bec:	bl	11ecc <strspn@plt+0xa38>
   11bf0:	mov	r5, r0
   11bf4:	b	11aac <strspn@plt+0x618>
   11bf8:	ldrb	ip, [r5, #1]
   11bfc:	ldr	r1, [r6, r8, lsl #2]
   11c00:	ldr	r0, [sl, #4]
   11c04:	cmp	ip, #0
   11c08:	beq	11c84 <strspn@plt+0x7f0>
   11c0c:	cmp	r2, #0
   11c10:	bne	11cec <strspn@plt+0x858>
   11c14:	mov	r2, r0
   11c18:	mov	r0, r1
   11c1c:	mvn	r1, #99	; 0x63
   11c20:	bl	11440 <symlinkat@plt>
   11c24:	cmp	r0, #0
   11c28:	blt	11cbc <strspn@plt+0x828>
   11c2c:	mov	r3, #0
   11c30:	mov	r4, r3
   11c34:	mov	r7, #2
   11c38:	b	119a0 <strspn@plt+0x50c>
   11c3c:	ldr	r2, [sp, #16]
   11c40:	cmp	r2, #0
   11c44:	cmpeq	r7, #2
   11c48:	beq	11bac <strspn@plt+0x718>
   11c4c:	mov	r2, #5
   11c50:	ldr	r1, [pc, #324]	; 11d9c <strspn@plt+0x908>
   11c54:	mov	r0, #0
   11c58:	ldr	r5, [ip]
   11c5c:	bl	111e8 <dcgettext@plt>
   11c60:	mov	r1, r4
   11c64:	mov	r6, r0
   11c68:	mov	r0, #4
   11c6c:	bl	1886c <strspn@plt+0x73d8>
   11c70:	mov	r2, r6
   11c74:	mov	r1, r5
   11c78:	mov	r3, r0
   11c7c:	mov	r0, #1
   11c80:	bl	11284 <error@plt>
   11c84:	ldrb	r2, [r5, #3]
   11c88:	cmp	r2, #0
   11c8c:	bne	11cec <strspn@plt+0x858>
   11c90:	ldrb	ip, [r5]
   11c94:	mvn	r2, #99	; 0x63
   11c98:	mov	r3, r0
   11c9c:	cmp	ip, #0
   11ca0:	movne	ip, #1024	; 0x400
   11ca4:	moveq	ip, #0
   11ca8:	str	ip, [sp]
   11cac:	mov	r0, r2
   11cb0:	bl	113a4 <linkat@plt>
   11cb4:	cmp	r0, #0
   11cb8:	bge	11c2c <strspn@plt+0x798>
   11cbc:	bl	1132c <__errno_location@plt>
   11cc0:	ldr	r3, [r0]
   11cc4:	sub	r2, r3, #17
   11cc8:	clz	r2, r2
   11ccc:	lsr	r2, r2, #5
   11cd0:	orrs	r2, r2, r3, lsr #31
   11cd4:	bne	11cec <strspn@plt+0x858>
   11cd8:	bic	r1, r3, #2
   11cdc:	cmp	r1, #20
   11ce0:	movne	r4, r2
   11ce4:	movne	r7, #2
   11ce8:	bne	119a0 <strspn@plt+0x50c>
   11cec:	sub	r2, r7, #-1073741823	; 0xc0000001
   11cf0:	ldr	r4, [sl, r2, lsl #2]
   11cf4:	b	1195c <strspn@plt+0x4c8>
   11cf8:	ldr	r5, [sp, #16]
   11cfc:	ldr	r1, [pc, #156]	; 11da0 <strspn@plt+0x90c>
   11d00:	mov	r0, r5
   11d04:	bl	111e8 <dcgettext@plt>
   11d08:	ldr	r1, [r6, r8, lsl #2]
   11d0c:	mov	r4, r0
   11d10:	b	11894 <strspn@plt+0x400>
   11d14:	bl	1bfc4 <strspn@plt+0xab30>
   11d18:	mvn	r2, #99	; 0x63
   11d1c:	ldr	r4, [pc, #100]	; 11d88 <strspn@plt+0x8f4>
   11d20:	mov	r7, #1
   11d24:	str	r2, [sp, #32]
   11d28:	b	119ac <strspn@plt+0x518>
   11d2c:	andeq	sp, r1, ip, lsl #29
   11d30:	strdeq	lr, [r1], -r0
   11d34:	andeq	lr, r1, r4, asr #32
   11d38:	andeq	r4, r1, r0, lsl #4
   11d3c:	andeq	pc, r2, r8, asr #3
   11d40:	andeq	sp, r1, r8, lsl #5
   11d44:	andeq	lr, r1, ip, ror #2
   11d48:	andeq	pc, r2, r0, asr #3
   11d4c:	andeq	pc, r2, r0, asr r1	; <UNPREDICTABLE>
   11d50:			; <UNDEFINED> instruction: 0x0002f1bc
   11d54:	andeq	lr, r1, r0, asr r1
   11d58:	andeq	lr, r1, r0, ror #2
   11d5c:	andeq	lr, r1, r0, asr #32
   11d60:	andeq	sp, r1, r4, lsr r5
   11d64:	andeq	pc, r2, ip, asr #2
   11d68:	andeq	lr, r1, r8, lsr #4
   11d6c:	andeq	pc, r2, r8, lsr #3
   11d70:	muleq	r1, r8, r1
   11d74:	andeq	lr, r1, r8, asr #4
   11d78:	andeq	r6, r1, r8, ror #4
   11d7c:	andeq	r6, r1, r4, ror #3
   11d80:	andeq	r6, r1, r0, lsr #3
   11d84:	andeq	lr, r1, r0, asr #3
   11d88:	andeq	lr, r1, ip, ror #1
   11d8c:	andeq	lr, r1, r0, lsl #3
   11d90:	andeq	sp, r1, ip, lsl #7
   11d94:	andeq	lr, r1, r0, lsr r1
   11d98:	andeq	lr, r1, r8, lsl #2
   11d9c:	andeq	lr, r1, ip, lsr r2
   11da0:	strdeq	lr, [r1], -ip
   11da4:	mov	fp, #0
   11da8:	mov	lr, #0
   11dac:	pop	{r1}		; (ldr r1, [sp], #4)
   11db0:	mov	r2, sp
   11db4:	push	{r2}		; (str r2, [sp, #-4]!)
   11db8:	push	{r0}		; (str r0, [sp, #-4]!)
   11dbc:	ldr	ip, [pc, #16]	; 11dd4 <strspn@plt+0x940>
   11dc0:	push	{ip}		; (str ip, [sp, #-4]!)
   11dc4:	ldr	r0, [pc, #12]	; 11dd8 <strspn@plt+0x944>
   11dc8:	ldr	r3, [pc, #12]	; 11ddc <strspn@plt+0x948>
   11dcc:	bl	112b4 <__libc_start_main@plt>
   11dd0:	bl	11464 <abort@plt>
   11dd4:	andeq	sp, r1, r8, lsr #4
   11dd8:	andeq	r1, r1, r0, lsr #9
   11ddc:	andeq	sp, r1, r8, asr #3
   11de0:	ldr	r3, [pc, #20]	; 11dfc <strspn@plt+0x968>
   11de4:	ldr	r2, [pc, #20]	; 11e00 <strspn@plt+0x96c>
   11de8:	add	r3, pc, r3
   11dec:	ldr	r2, [r3, r2]
   11df0:	cmp	r2, #0
   11df4:	bxeq	lr
   11df8:	b	112cc <__gmon_start__@plt>
   11dfc:	andeq	sp, r1, r0, lsl r2
   11e00:	andeq	r0, r0, r0, asr #2
   11e04:	ldr	r3, [pc, #28]	; 11e28 <strspn@plt+0x994>
   11e08:	ldr	r0, [pc, #28]	; 11e2c <strspn@plt+0x998>
   11e0c:	sub	r3, r3, r0
   11e10:	cmp	r3, #6
   11e14:	bxls	lr
   11e18:	ldr	r3, [pc, #16]	; 11e30 <strspn@plt+0x99c>
   11e1c:	cmp	r3, #0
   11e20:	bxeq	lr
   11e24:	bx	r3
   11e28:	muleq	r2, pc, r1	; <UNPREDICTABLE>
   11e2c:	muleq	r2, ip, r1
   11e30:	andeq	r0, r0, r0
   11e34:	ldr	r1, [pc, #36]	; 11e60 <strspn@plt+0x9cc>
   11e38:	ldr	r0, [pc, #36]	; 11e64 <strspn@plt+0x9d0>
   11e3c:	sub	r1, r1, r0
   11e40:	asr	r1, r1, #2
   11e44:	add	r1, r1, r1, lsr #31
   11e48:	asrs	r1, r1, #1
   11e4c:	bxeq	lr
   11e50:	ldr	r3, [pc, #16]	; 11e68 <strspn@plt+0x9d4>
   11e54:	cmp	r3, #0
   11e58:	bxeq	lr
   11e5c:	bx	r3
   11e60:	muleq	r2, ip, r1
   11e64:	muleq	r2, ip, r1
   11e68:	andeq	r0, r0, r0
   11e6c:	push	{r4, lr}
   11e70:	ldr	r4, [pc, #24]	; 11e90 <strspn@plt+0x9fc>
   11e74:	ldrb	r3, [r4]
   11e78:	cmp	r3, #0
   11e7c:	popne	{r4, pc}
   11e80:	bl	11e04 <strspn@plt+0x970>
   11e84:	mov	r3, #1
   11e88:	strb	r3, [r4]
   11e8c:	pop	{r4, pc}
   11e90:	andeq	pc, r2, r4, asr #3
   11e94:	ldr	r0, [pc, #40]	; 11ec4 <strspn@plt+0xa30>
   11e98:	ldr	r3, [r0]
   11e9c:	cmp	r3, #0
   11ea0:	bne	11ea8 <strspn@plt+0xa14>
   11ea4:	b	11e34 <strspn@plt+0x9a0>
   11ea8:	ldr	r3, [pc, #24]	; 11ec8 <strspn@plt+0xa34>
   11eac:	cmp	r3, #0
   11eb0:	beq	11ea4 <strspn@plt+0xa10>
   11eb4:	push	{r4, lr}
   11eb8:	blx	r3
   11ebc:	pop	{r4, lr}
   11ec0:	b	11e34 <strspn@plt+0x9a0>
   11ec4:	andeq	lr, r2, r4, lsl pc
   11ec8:	andeq	r0, r0, r0
   11ecc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11ed0:	mov	r6, r3
   11ed4:	ldr	r4, [pc, #2424]	; 12854 <strspn@plt+0x13c0>
   11ed8:	sub	sp, sp, #244	; 0xf4
   11edc:	mov	r5, r0
   11ee0:	ldrb	r3, [r4]
   11ee4:	ldr	ip, [sp, #280]	; 0x118
   11ee8:	mov	r8, r1
   11eec:	cmp	r3, #0
   11ef0:	moveq	fp, #256	; 0x100
   11ef4:	movne	fp, #0
   11ef8:	cmp	ip, #0
   11efc:	ldrb	sl, [r4, #1]
   11f00:	mov	r7, r2
   11f04:	movge	r3, ip
   11f08:	blt	1205c <strspn@plt+0xbc8>
   11f0c:	cmp	r3, #0
   11f10:	beq	1207c <strspn@plt+0xbe8>
   11f14:	cmp	sl, #0
   11f18:	beq	12098 <strspn@plt+0xc04>
   11f1c:	ldrb	r9, [r4, #2]
   11f20:	mov	fp, #1
   11f24:	cmp	r9, #0
   11f28:	bne	120f4 <strspn@plt+0xc60>
   11f2c:	ldrb	r3, [r4, #8]
   11f30:	cmp	r3, #0
   11f34:	bne	12160 <strspn@plt+0xccc>
   11f38:	ldrb	r3, [r4, #9]
   11f3c:	cmp	r3, #0
   11f40:	str	r3, [sp, #20]
   11f44:	bne	12160 <strspn@plt+0xccc>
   11f48:	ldr	r3, [r4, #12]
   11f4c:	cmp	r3, #0
   11f50:	bne	12160 <strspn@plt+0xccc>
   11f54:	mov	fp, #0
   11f58:	ldrb	r3, [r4, #1]
   11f5c:	cmp	r3, #0
   11f60:	bne	1231c <strspn@plt+0xe88>
   11f64:	ldrb	r3, [r4]
   11f68:	ldr	r2, [sp, #280]	; 0x118
   11f6c:	mov	r1, r5
   11f70:	cmp	r3, #0
   11f74:	str	r2, [sp, #8]
   11f78:	ldr	r2, [sp, #20]
   11f7c:	movne	r3, #1024	; 0x400
   11f80:	moveq	r3, #0
   11f84:	str	r2, [sp, #4]
   11f88:	str	r3, [sp]
   11f8c:	mov	r2, r8
   11f90:	mov	r3, r7
   11f94:	mvn	r0, #99	; 0x63
   11f98:	bl	12c7c <strspn@plt+0x17e8>
   11f9c:	mov	sl, r0
   11fa0:	cmp	sl, #0
   11fa4:	ble	12830 <strspn@plt+0x139c>
   11fa8:	ldrb	r0, [r4, #1]
   11fac:	mov	r2, #5
   11fb0:	cmp	r0, #0
   11fb4:	beq	12288 <strspn@plt+0xdf4>
   11fb8:	cmp	sl, #36	; 0x24
   11fbc:	beq	11fcc <strspn@plt+0xb38>
   11fc0:	ldrb	r3, [r5]
   11fc4:	cmp	r3, #0
   11fc8:	bne	12340 <strspn@plt+0xeac>
   11fcc:	ldr	r1, [pc, #2180]	; 12858 <strspn@plt+0x13c4>
   11fd0:	mov	r0, #0
   11fd4:	bl	111e8 <dcgettext@plt>
   11fd8:	mov	r4, r0
   11fdc:	mov	r2, r6
   11fe0:	mov	r1, #4
   11fe4:	mov	r0, #0
   11fe8:	bl	1848c <strspn@plt+0x6ff8>
   11fec:	mov	r2, r5
   11ff0:	mov	r1, #4
   11ff4:	str	r0, [sp, #20]
   11ff8:	mov	r0, #1
   11ffc:	bl	1848c <strspn@plt+0x6ff8>
   12000:	mov	r1, sl
   12004:	ldr	r3, [sp, #20]
   12008:	mov	r2, r4
   1200c:	str	r0, [sp]
   12010:	mov	r0, #0
   12014:	bl	11284 <error@plt>
   12018:	cmp	fp, #0
   1201c:	moveq	sl, fp
   12020:	beq	12040 <strspn@plt+0xbac>
   12024:	mov	r3, r7
   12028:	mov	r2, r8
   1202c:	mov	r0, r8
   12030:	mov	r1, fp
   12034:	bl	1141c <renameat@plt>
   12038:	subs	sl, r0, #0
   1203c:	bne	122d8 <strspn@plt+0xe44>
   12040:	mov	r0, fp
   12044:	bl	14800 <strspn@plt+0x336c>
   12048:	mov	r0, r9
   1204c:	bl	14800 <strspn@plt+0x336c>
   12050:	mov	r0, sl
   12054:	add	sp, sp, #244	; 0xf4
   12058:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1205c:	cmp	sl, #0
   12060:	beq	121d8 <strspn@plt+0xd44>
   12064:	ldrb	r3, [r4, #2]
   12068:	cmp	r3, #0
   1206c:	bne	12690 <strspn@plt+0x11fc>
   12070:	bl	11440 <symlinkat@plt>
   12074:	cmp	r0, #0
   12078:	blt	12568 <strspn@plt+0x10d4>
   1207c:	ldr	r9, [r4, #4]
   12080:	cmp	r9, #0
   12084:	moveq	fp, r9
   12088:	beq	12834 <strspn@plt+0x13a0>
   1208c:	cmp	sl, #0
   12090:	streq	sl, [sp, #280]	; 0x118
   12094:	bne	122c4 <strspn@plt+0xe30>
   12098:	add	sl, sp, #32
   1209c:	str	fp, [sp]
   120a0:	mov	r3, sl
   120a4:	mov	r2, r5
   120a8:	mvn	r1, #99	; 0x63
   120ac:	mov	r0, #3
   120b0:	bl	11218 <__fxstatat64@plt>
   120b4:	cmp	r0, #0
   120b8:	bne	12244 <strspn@plt+0xdb0>
   120bc:	ldr	r3, [sp, #280]	; 0x118
   120c0:	cmp	r3, #0
   120c4:	beq	125d0 <strspn@plt+0x113c>
   120c8:	ldrb	sl, [r4, #17]
   120cc:	cmp	sl, #0
   120d0:	bne	120e4 <strspn@plt+0xc50>
   120d4:	ldr	r3, [sp, #48]	; 0x30
   120d8:	and	r3, r3, #61440	; 0xf000
   120dc:	cmp	r3, #16384	; 0x4000
   120e0:	beq	12654 <strspn@plt+0x11c0>
   120e4:	ldrb	r9, [r4, #2]
   120e8:	mov	fp, #0
   120ec:	cmp	r9, #0
   120f0:	beq	11f2c <strspn@plt+0xa98>
   120f4:	mov	r0, r6
   120f8:	bl	14424 <strspn@plt+0x2f90>
   120fc:	mov	r1, #2
   12100:	str	r0, [sp, #24]
   12104:	bl	13af4 <strspn@plt+0x2660>
   12108:	mov	r1, #2
   1210c:	mov	r9, r0
   12110:	str	r0, [sp, #20]
   12114:	mov	r0, r5
   12118:	bl	13af4 <strspn@plt+0x2660>
   1211c:	cmp	r9, #0
   12120:	cmpne	r0, #0
   12124:	mov	sl, r0
   12128:	bne	12588 <strspn@plt+0x10f4>
   1212c:	ldr	r0, [sp, #24]
   12130:	bl	14800 <strspn@plt+0x336c>
   12134:	ldr	r0, [sp, #20]
   12138:	bl	14800 <strspn@plt+0x336c>
   1213c:	mov	r0, sl
   12140:	bl	14800 <strspn@plt+0x336c>
   12144:	mov	r0, r5
   12148:	bl	1bf8c <strspn@plt+0xaaf8>
   1214c:	ldrb	r3, [r4, #8]
   12150:	cmp	r3, #0
   12154:	mov	r5, r0
   12158:	mov	r9, r0
   1215c:	beq	11f38 <strspn@plt+0xaa4>
   12160:	mov	r2, #256	; 0x100
   12164:	str	r2, [sp]
   12168:	add	r3, sp, #136	; 0x88
   1216c:	mov	r2, r7
   12170:	mov	r1, r8
   12174:	mov	r0, #3
   12178:	bl	11218 <__fxstatat64@plt>
   1217c:	subs	sl, r0, #0
   12180:	beq	12354 <strspn@plt+0xec0>
   12184:	bl	1132c <__errno_location@plt>
   12188:	ldr	sl, [r0]
   1218c:	cmp	sl, #2
   12190:	beq	12534 <strspn@plt+0x10a0>
   12194:	ldr	r1, [pc, #1728]	; 1285c <strspn@plt+0x13c8>
   12198:	mov	r2, #5
   1219c:	mov	r0, #0
   121a0:	bl	111e8 <dcgettext@plt>
   121a4:	mov	r1, r6
   121a8:	mov	r4, r0
   121ac:	mov	r0, #4
   121b0:	bl	1886c <strspn@plt+0x73d8>
   121b4:	mov	r3, r0
   121b8:	mov	r2, r4
   121bc:	mov	r1, sl
   121c0:	mov	r0, #0
   121c4:	bl	11284 <error@plt>
   121c8:	mov	r0, r9
   121cc:	bl	14800 <strspn@plt+0x336c>
   121d0:	mov	sl, #0
   121d4:	b	12050 <strspn@plt+0xbbc>
   121d8:	ldrb	r2, [r4, #3]
   121dc:	cmp	r2, #0
   121e0:	bne	12794 <strspn@plt+0x1300>
   121e4:	cmp	r3, #0
   121e8:	movne	r3, #1024	; 0x400
   121ec:	moveq	r3, #0
   121f0:	str	r3, [sp]
   121f4:	mov	r2, r1
   121f8:	mov	r3, r7
   121fc:	mov	r1, r0
   12200:	mvn	r0, #99	; 0x63
   12204:	bl	113a4 <linkat@plt>
   12208:	cmp	r0, #0
   1220c:	bge	123f8 <strspn@plt+0xf64>
   12210:	bl	1132c <__errno_location@plt>
   12214:	ldr	r3, [r0]
   12218:	cmp	r3, #0
   1221c:	str	r3, [sp, #280]	; 0x118
   12220:	beq	123f8 <strspn@plt+0xf64>
   12224:	str	fp, [sp]
   12228:	add	r3, sp, #32
   1222c:	mov	r2, r5
   12230:	mvn	r1, #99	; 0x63
   12234:	mov	r0, #3
   12238:	bl	11218 <__fxstatat64@plt>
   1223c:	cmp	r0, #0
   12240:	beq	120c8 <strspn@plt+0xc34>
   12244:	bl	1132c <__errno_location@plt>
   12248:	mov	sl, #0
   1224c:	mov	r2, #5
   12250:	ldr	r1, [pc, #1540]	; 1285c <strspn@plt+0x13c8>
   12254:	ldr	r4, [r0]
   12258:	mov	r0, sl
   1225c:	bl	111e8 <dcgettext@plt>
   12260:	mov	r1, r5
   12264:	mov	r6, r0
   12268:	mov	r0, #4
   1226c:	bl	1886c <strspn@plt+0x73d8>
   12270:	mov	r2, r6
   12274:	mov	r1, r4
   12278:	mov	r3, r0
   1227c:	mov	r0, sl
   12280:	bl	11284 <error@plt>
   12284:	b	12050 <strspn@plt+0xbbc>
   12288:	cmp	sl, #31
   1228c:	beq	12578 <strspn@plt+0x10e4>
   12290:	cmp	sl, #17
   12294:	cmpne	sl, #122	; 0x7a
   12298:	moveq	r0, #1
   1229c:	movne	r0, #0
   122a0:	beq	122b0 <strspn@plt+0xe1c>
   122a4:	bic	r3, sl, #2
   122a8:	cmp	r3, #28
   122ac:	bne	12524 <strspn@plt+0x1090>
   122b0:	ldr	r1, [pc, #1448]	; 12860 <strspn@plt+0x13cc>
   122b4:	mov	r0, #0
   122b8:	bl	111e8 <dcgettext@plt>
   122bc:	mov	r4, r0
   122c0:	b	11fdc <strspn@plt+0xb48>
   122c4:	ldrb	r9, [r4, #16]
   122c8:	cmp	r9, #0
   122cc:	bne	125e0 <strspn@plt+0x114c>
   122d0:	mov	fp, r9
   122d4:	b	12040 <strspn@plt+0xbac>
   122d8:	bl	1132c <__errno_location@plt>
   122dc:	mov	sl, #0
   122e0:	mov	r2, #5
   122e4:	ldr	r1, [pc, #1400]	; 12864 <strspn@plt+0x13d0>
   122e8:	ldr	r4, [r0]
   122ec:	mov	r0, sl
   122f0:	bl	111e8 <dcgettext@plt>
   122f4:	mov	r1, r6
   122f8:	mov	r5, r0
   122fc:	mov	r0, #4
   12300:	bl	1886c <strspn@plt+0x73d8>
   12304:	mov	r2, r5
   12308:	mov	r1, r4
   1230c:	mov	r3, r0
   12310:	mov	r0, sl
   12314:	bl	11284 <error@plt>
   12318:	b	12040 <strspn@plt+0xbac>
   1231c:	ldr	r3, [sp, #280]	; 0x118
   12320:	mov	r2, r7
   12324:	str	r3, [sp]
   12328:	mov	r1, r8
   1232c:	ldr	r3, [sp, #20]
   12330:	mov	r0, r5
   12334:	bl	12df0 <strspn@plt+0x195c>
   12338:	mov	sl, r0
   1233c:	b	11fa0 <strspn@plt+0xb0c>
   12340:	ldr	r1, [pc, #1312]	; 12868 <strspn@plt+0x13d4>
   12344:	mov	r0, #0
   12348:	bl	111e8 <dcgettext@plt>
   1234c:	mov	r4, r0
   12350:	b	11fdc <strspn@plt+0xb48>
   12354:	ldr	r3, [sp, #152]	; 0x98
   12358:	and	r3, r3, #61440	; 0xf000
   1235c:	cmp	r3, #16384	; 0x4000
   12360:	beq	12544 <strspn@plt+0x10b0>
   12364:	add	r2, sp, #136	; 0x88
   12368:	mov	r1, r6
   1236c:	ldr	r0, [r4, #4]
   12370:	bl	14698 <strspn@plt+0x3204>
   12374:	cmp	r0, #0
   12378:	bne	125f4 <strspn@plt+0x1160>
   1237c:	ldr	r3, [r4, #12]
   12380:	cmp	r3, #0
   12384:	ldrbne	r3, [r4, #1]
   12388:	ldrbeq	r3, [r4, #8]
   1238c:	eorne	r3, r3, #1
   12390:	cmp	r3, #0
   12394:	beq	123b4 <strspn@plt+0xf20>
   12398:	cmp	fp, #0
   1239c:	bne	1269c <strspn@plt+0x1208>
   123a0:	ldrd	r0, [sp, #128]	; 0x80
   123a4:	ldrd	r2, [sp, #232]	; 0xe8
   123a8:	cmp	r1, r3
   123ac:	cmpeq	r0, r2
   123b0:	beq	127a0 <strspn@plt+0x130c>
   123b4:	ldr	r3, [sp, #280]	; 0x118
   123b8:	ldr	r2, [sp, #280]	; 0x118
   123bc:	sub	r3, r3, #17
   123c0:	clz	r3, r3
   123c4:	lsr	r3, r3, #5
   123c8:	orrs	r3, r3, r2, lsr #31
   123cc:	str	r3, [sp, #20]
   123d0:	beq	123ec <strspn@plt+0xf58>
   123d4:	ldrb	sl, [r4, #9]
   123d8:	cmp	sl, #0
   123dc:	bne	126b8 <strspn@plt+0x1224>
   123e0:	ldr	r2, [r4, #12]
   123e4:	cmp	r2, #0
   123e8:	bne	12714 <strspn@plt+0x1280>
   123ec:	mov	r3, #1
   123f0:	str	r3, [sp, #20]
   123f4:	b	11f54 <strspn@plt+0xac0>
   123f8:	ldr	r9, [r4, #4]
   123fc:	cmp	r9, #0
   12400:	moveq	fp, r9
   12404:	addeq	sl, sp, #32
   12408:	moveq	r0, r9
   1240c:	beq	1243c <strspn@plt+0xfa8>
   12410:	add	sl, sp, #32
   12414:	str	fp, [sp]
   12418:	mov	r3, sl
   1241c:	mov	r2, r5
   12420:	mvn	r1, #99	; 0x63
   12424:	mov	r0, #3
   12428:	bl	11218 <__fxstatat64@plt>
   1242c:	subs	r9, r0, #0
   12430:	bne	12244 <strspn@plt+0xdb0>
   12434:	ldr	r0, [r4, #4]
   12438:	mov	fp, r9
   1243c:	mov	r2, sl
   12440:	mov	r1, r6
   12444:	bl	14630 <strspn@plt+0x319c>
   12448:	ldrb	r3, [r4, #16]
   1244c:	cmp	r3, #0
   12450:	moveq	sl, #1
   12454:	beq	12040 <strspn@plt+0xbac>
   12458:	cmp	fp, #0
   1245c:	beq	12848 <strspn@plt+0x13b4>
   12460:	sub	r7, r7, r6
   12464:	cmp	r7, #0
   12468:	movle	r2, fp
   1246c:	movle	r8, #0
   12470:	ble	124ac <strspn@plt+0x1018>
   12474:	mov	r0, fp
   12478:	bl	11314 <strlen@plt>
   1247c:	add	r3, r7, #1
   12480:	add	r0, r3, r0
   12484:	bl	1b97c <strspn@plt+0xa4e8>
   12488:	mov	r2, r7
   1248c:	mov	r1, r6
   12490:	mov	r8, r0
   12494:	bl	111ac <memcpy@plt>
   12498:	mov	r1, fp
   1249c:	mov	sl, r0
   124a0:	add	r0, r0, r7
   124a4:	bl	11260 <strcpy@plt>
   124a8:	mov	r2, sl
   124ac:	mov	r1, #4
   124b0:	mov	r0, #2
   124b4:	bl	1848c <strspn@plt+0x6ff8>
   124b8:	mov	r7, r0
   124bc:	mov	r0, r8
   124c0:	bl	14800 <strspn@plt+0x336c>
   124c4:	ldr	r8, [pc, #928]	; 1286c <strspn@plt+0x13d8>
   124c8:	mov	r2, r6
   124cc:	mov	r1, #4
   124d0:	mov	r0, #0
   124d4:	bl	1848c <strspn@plt+0x6ff8>
   124d8:	ldrb	r4, [r4, #1]
   124dc:	mov	r2, r5
   124e0:	mov	r1, #4
   124e4:	cmp	r4, #0
   124e8:	moveq	r4, #61	; 0x3d
   124ec:	movne	r4, #45	; 0x2d
   124f0:	mov	sl, #1
   124f4:	mov	r6, r0
   124f8:	mov	r0, #1
   124fc:	bl	1848c <strspn@plt+0x6ff8>
   12500:	str	r4, [sp, #4]
   12504:	str	r6, [sp]
   12508:	mov	r3, r8
   1250c:	mov	r2, r7
   12510:	ldr	r1, [pc, #856]	; 12870 <strspn@plt+0x13dc>
   12514:	str	r0, [sp, #8]
   12518:	mov	r0, sl
   1251c:	bl	11374 <__printf_chk@plt>
   12520:	b	12040 <strspn@plt+0xbac>
   12524:	ldr	r1, [pc, #840]	; 12874 <strspn@plt+0x13e0>
   12528:	bl	111e8 <dcgettext@plt>
   1252c:	mov	r4, r0
   12530:	b	11fdc <strspn@plt+0xb48>
   12534:	mov	r3, #0
   12538:	str	r3, [sp, #20]
   1253c:	mov	fp, r3
   12540:	b	11f58 <strspn@plt+0xac4>
   12544:	mov	r2, #5
   12548:	ldr	r1, [pc, #808]	; 12878 <strspn@plt+0x13e4>
   1254c:	bl	111e8 <dcgettext@plt>
   12550:	mov	r2, r6
   12554:	mov	r1, #3
   12558:	mov	r4, r0
   1255c:	mov	r0, sl
   12560:	bl	192e8 <strspn@plt+0x7e54>
   12564:	b	121b4 <strspn@plt+0xd20>
   12568:	bl	1132c <__errno_location@plt>
   1256c:	ldr	r3, [r0]
   12570:	str	r3, [sp, #280]	; 0x118
   12574:	b	11f0c <strspn@plt+0xa78>
   12578:	ldr	r1, [pc, #764]	; 1287c <strspn@plt+0x13e8>
   1257c:	bl	111e8 <dcgettext@plt>
   12580:	mov	r4, r0
   12584:	b	11fdc <strspn@plt+0xb48>
   12588:	mov	r0, #4096	; 0x1000
   1258c:	bl	1b97c <strspn@plt+0xa4e8>
   12590:	mov	r3, #4096	; 0x1000
   12594:	ldr	r1, [sp, #20]
   12598:	mov	r2, r0
   1259c:	mov	r9, r0
   125a0:	mov	r0, sl
   125a4:	bl	12f50 <strspn@plt+0x1abc>
   125a8:	cmp	r0, #0
   125ac:	beq	12648 <strspn@plt+0x11b4>
   125b0:	ldr	r0, [sp, #24]
   125b4:	bl	14800 <strspn@plt+0x336c>
   125b8:	ldr	r0, [sp, #20]
   125bc:	bl	14800 <strspn@plt+0x336c>
   125c0:	mov	r0, sl
   125c4:	bl	14800 <strspn@plt+0x336c>
   125c8:	mov	r5, r9
   125cc:	b	11f2c <strspn@plt+0xa98>
   125d0:	mov	r9, r3
   125d4:	mov	fp, r3
   125d8:	ldr	r0, [r4, #4]
   125dc:	b	1243c <strspn@plt+0xfa8>
   125e0:	ldr	r8, [pc, #664]	; 12880 <strspn@plt+0x13ec>
   125e4:	mov	r9, #0
   125e8:	mov	r7, r8
   125ec:	mov	fp, r9
   125f0:	b	124c8 <strspn@plt+0x1034>
   125f4:	mov	r2, #5
   125f8:	ldr	r1, [pc, #644]	; 12884 <strspn@plt+0x13f0>
   125fc:	mov	r0, sl
   12600:	bl	111e8 <dcgettext@plt>
   12604:	mov	r2, r6
   12608:	mov	r1, #4
   1260c:	mov	r4, r0
   12610:	mov	r0, sl
   12614:	bl	1848c <strspn@plt+0x6ff8>
   12618:	mov	r2, r5
   1261c:	mov	r1, #4
   12620:	mov	r6, r0
   12624:	mov	r0, #1
   12628:	bl	1848c <strspn@plt+0x6ff8>
   1262c:	mov	r3, r6
   12630:	mov	r2, r4
   12634:	mov	r1, sl
   12638:	str	r0, [sp]
   1263c:	mov	r0, sl
   12640:	bl	11284 <error@plt>
   12644:	b	121c8 <strspn@plt+0xd34>
   12648:	mov	r0, r9
   1264c:	bl	14800 <strspn@plt+0x336c>
   12650:	b	1212c <strspn@plt+0xc98>
   12654:	mov	r2, #5
   12658:	ldr	r1, [pc, #552]	; 12888 <strspn@plt+0x13f4>
   1265c:	mov	r0, sl
   12660:	bl	111e8 <dcgettext@plt>
   12664:	mov	r2, r5
   12668:	mov	r1, #3
   1266c:	mov	r4, r0
   12670:	mov	r0, sl
   12674:	bl	192e8 <strspn@plt+0x7e54>
   12678:	mov	r2, r4
   1267c:	mov	r1, sl
   12680:	mov	r3, r0
   12684:	mov	r0, sl
   12688:	bl	11284 <error@plt>
   1268c:	b	12050 <strspn@plt+0xbbc>
   12690:	mvn	r3, #0
   12694:	str	r3, [sp, #280]	; 0x118
   12698:	b	11f1c <strspn@plt+0xa88>
   1269c:	add	r2, sp, #32
   126a0:	mov	r1, r5
   126a4:	mov	r0, #3
   126a8:	bl	1144c <__xstat64@plt>
   126ac:	cmp	r0, #0
   126b0:	bne	123b4 <strspn@plt+0xf20>
   126b4:	b	123a0 <strspn@plt+0xf0c>
   126b8:	ldr	r3, [pc, #460]	; 1288c <strspn@plt+0x13f8>
   126bc:	mov	r2, #5
   126c0:	ldr	r1, [pc, #456]	; 12890 <strspn@plt+0x13fc>
   126c4:	mov	r0, #0
   126c8:	ldr	fp, [r3]
   126cc:	bl	111e8 <dcgettext@plt>
   126d0:	ldr	r3, [pc, #444]	; 12894 <strspn@plt+0x1400>
   126d4:	mov	r1, r6
   126d8:	ldr	r3, [r3]
   126dc:	str	r3, [sp, #24]
   126e0:	str	r0, [sp, #28]
   126e4:	mov	r0, #4
   126e8:	bl	1886c <strspn@plt+0x73d8>
   126ec:	ldr	r3, [sp, #24]
   126f0:	ldr	r2, [sp, #28]
   126f4:	mov	r1, #1
   126f8:	str	r0, [sp]
   126fc:	mov	r0, fp
   12700:	bl	1138c <__fprintf_chk@plt>
   12704:	bl	1c004 <strspn@plt+0xab70>
   12708:	cmp	r0, #0
   1270c:	bne	123e0 <strspn@plt+0xf4c>
   12710:	b	12048 <strspn@plt+0xbb4>
   12714:	mov	r1, r7
   12718:	mov	r0, r8
   1271c:	bl	13908 <strspn@plt+0x2474>
   12720:	mov	r2, r8
   12724:	mov	r1, r7
   12728:	mov	sl, r0
   1272c:	mov	r3, r0
   12730:	mov	r0, r8
   12734:	bl	1141c <renameat@plt>
   12738:	mov	fp, sl
   1273c:	cmp	r0, #0
   12740:	beq	11f58 <strspn@plt+0xac4>
   12744:	bl	1132c <__errno_location@plt>
   12748:	ldr	fp, [r0]
   1274c:	mov	r0, sl
   12750:	bl	14800 <strspn@plt+0x336c>
   12754:	cmp	fp, #2
   12758:	beq	12534 <strspn@plt+0x10a0>
   1275c:	mov	r2, #5
   12760:	ldr	r1, [pc, #304]	; 12898 <strspn@plt+0x1404>
   12764:	mov	r0, #0
   12768:	bl	111e8 <dcgettext@plt>
   1276c:	mov	r1, r6
   12770:	mov	r4, r0
   12774:	mov	r0, #4
   12778:	bl	1886c <strspn@plt+0x73d8>
   1277c:	mov	r2, r4
   12780:	mov	r1, fp
   12784:	mov	r3, r0
   12788:	mov	r0, #0
   1278c:	bl	11284 <error@plt>
   12790:	b	121c8 <strspn@plt+0xd34>
   12794:	mvn	r3, #0
   12798:	str	r3, [sp, #280]	; 0x118
   1279c:	b	12224 <strspn@plt+0xd90>
   127a0:	ldrd	r0, [sp, #32]
   127a4:	ldrd	r2, [sp, #136]	; 0x88
   127a8:	cmp	r1, r3
   127ac:	cmpeq	r0, r2
   127b0:	bne	123b4 <strspn@plt+0xf20>
   127b4:	ldr	r3, [sp, #52]	; 0x34
   127b8:	cmp	r3, #1
   127bc:	beq	127dc <strspn@plt+0x1348>
   127c0:	mov	r3, r7
   127c4:	mov	r2, r8
   127c8:	mov	r1, r5
   127cc:	mvn	r0, #99	; 0x63
   127d0:	bl	1a6a0 <strspn@plt+0x920c>
   127d4:	cmp	r0, #0
   127d8:	beq	123b4 <strspn@plt+0xf20>
   127dc:	mov	r2, #5
   127e0:	ldr	r1, [pc, #180]	; 1289c <strspn@plt+0x1408>
   127e4:	mov	r0, #0
   127e8:	bl	111e8 <dcgettext@plt>
   127ec:	mov	r2, r5
   127f0:	mov	r1, #4
   127f4:	mov	r4, r0
   127f8:	mov	r0, #0
   127fc:	bl	1848c <strspn@plt+0x6ff8>
   12800:	mov	r2, r6
   12804:	mov	r1, #4
   12808:	mov	r5, r0
   1280c:	mov	r0, #1
   12810:	bl	1848c <strspn@plt+0x6ff8>
   12814:	mov	r1, #0
   12818:	mov	r3, r5
   1281c:	mov	r2, r4
   12820:	str	r0, [sp]
   12824:	mov	r0, r1
   12828:	bl	11284 <error@plt>
   1282c:	b	121c8 <strspn@plt+0xd34>
   12830:	ldrb	sl, [r4, #1]
   12834:	cmp	sl, #0
   12838:	bne	12448 <strspn@plt+0xfb4>
   1283c:	add	sl, sp, #32
   12840:	ldr	r0, [r4, #4]
   12844:	b	1243c <strspn@plt+0xfa8>
   12848:	ldr	r8, [pc, #48]	; 12880 <strspn@plt+0x13ec>
   1284c:	mov	r7, r8
   12850:	b	124c8 <strspn@plt+0x1034>
   12854:	andeq	pc, r2, r8, asr #3
   12858:	andeq	sp, r1, ip, lsl #9
   1285c:	andeq	sp, r1, ip, lsl #7
   12860:	ldrdeq	sp, [r1], -ip
   12864:	andeq	sp, r1, r0, lsr #10
   12868:	andeq	sp, r1, r8, ror #8
   1286c:	andeq	sp, r1, r8, lsl #7
   12870:	andeq	sp, r1, r8, asr r4
   12874:	strdeq	sp, [r1], -ip
   12878:	andeq	sp, r1, r8, asr #7
   1287c:			; <UNDEFINED> instruction: 0x0001d4b4
   12880:	andeq	sp, r1, ip, lsl #29
   12884:	andeq	sp, r1, r8, ror #7
   12888:	andeq	sp, r1, r0, lsr #7
   1288c:			; <UNDEFINED> instruction: 0x0002f1b0
   12890:	andeq	sp, r1, r0, lsr r4
   12894:	andeq	pc, r2, ip, ror #3
   12898:	andeq	sp, r1, r4, asr #8
   1289c:	andeq	sp, r1, r4, lsl r4
   128a0:	subs	r5, r0, #0
   128a4:	push	{r7, lr}
   128a8:	sub	sp, sp, #64	; 0x40
   128ac:	beq	128e8 <strspn@plt+0x1454>
   128b0:	ldr	r3, [pc, #800]	; 12bd8 <strspn@plt+0x1744>
   128b4:	mov	r2, #5
   128b8:	ldr	r1, [pc, #796]	; 12bdc <strspn@plt+0x1748>
   128bc:	mov	r0, #0
   128c0:	ldr	r4, [r3]
   128c4:	bl	111e8 <dcgettext@plt>
   128c8:	ldr	r3, [pc, #784]	; 12be0 <strspn@plt+0x174c>
   128cc:	mov	r1, #1
   128d0:	ldr	r3, [r3]
   128d4:	mov	r2, r0
   128d8:	mov	r0, r4
   128dc:	bl	1138c <__fprintf_chk@plt>
   128e0:	mov	r0, r5
   128e4:	bl	11308 <exit@plt>
   128e8:	mov	r2, #5
   128ec:	ldr	r1, [pc, #752]	; 12be4 <strspn@plt+0x1750>
   128f0:	bl	111e8 <dcgettext@plt>
   128f4:	ldr	r3, [pc, #740]	; 12be0 <strspn@plt+0x174c>
   128f8:	ldr	r7, [pc, #744]	; 12be8 <strspn@plt+0x1754>
   128fc:	ldr	r4, [pc, #744]	; 12bec <strspn@plt+0x1758>
   12900:	ldr	r3, [r3]
   12904:	mov	r2, r3
   12908:	str	r3, [sp, #4]
   1290c:	str	r3, [sp]
   12910:	mov	r1, r0
   12914:	mov	r0, #1
   12918:	bl	11374 <__printf_chk@plt>
   1291c:	mov	r2, #5
   12920:	ldr	r1, [pc, #712]	; 12bf0 <strspn@plt+0x175c>
   12924:	mov	r0, r5
   12928:	bl	111e8 <dcgettext@plt>
   1292c:	ldr	r1, [r7]
   12930:	bl	11110 <fputs_unlocked@plt>
   12934:	mov	r2, #5
   12938:	ldr	r1, [pc, #692]	; 12bf4 <strspn@plt+0x1760>
   1293c:	mov	r0, r5
   12940:	bl	111e8 <dcgettext@plt>
   12944:	ldr	r1, [r7]
   12948:	bl	11110 <fputs_unlocked@plt>
   1294c:	mov	r2, #5
   12950:	ldr	r1, [pc, #672]	; 12bf8 <strspn@plt+0x1764>
   12954:	mov	r0, r5
   12958:	bl	111e8 <dcgettext@plt>
   1295c:	ldr	r1, [r7]
   12960:	bl	11110 <fputs_unlocked@plt>
   12964:	mov	r2, #5
   12968:	ldr	r1, [pc, #652]	; 12bfc <strspn@plt+0x1768>
   1296c:	mov	r0, r5
   12970:	bl	111e8 <dcgettext@plt>
   12974:	ldr	r1, [r7]
   12978:	bl	11110 <fputs_unlocked@plt>
   1297c:	mov	r2, #5
   12980:	ldr	r1, [pc, #632]	; 12c00 <strspn@plt+0x176c>
   12984:	mov	r0, r5
   12988:	bl	111e8 <dcgettext@plt>
   1298c:	ldr	r1, [r7]
   12990:	bl	11110 <fputs_unlocked@plt>
   12994:	mov	r2, #5
   12998:	ldr	r1, [pc, #612]	; 12c04 <strspn@plt+0x1770>
   1299c:	mov	r0, r5
   129a0:	bl	111e8 <dcgettext@plt>
   129a4:	ldr	r1, [r7]
   129a8:	bl	11110 <fputs_unlocked@plt>
   129ac:	mov	r2, #5
   129b0:	ldr	r1, [pc, #592]	; 12c08 <strspn@plt+0x1774>
   129b4:	mov	r0, r5
   129b8:	bl	111e8 <dcgettext@plt>
   129bc:	ldr	r1, [r7]
   129c0:	bl	11110 <fputs_unlocked@plt>
   129c4:	mov	r2, #5
   129c8:	ldr	r1, [pc, #572]	; 12c0c <strspn@plt+0x1778>
   129cc:	mov	r0, r5
   129d0:	bl	111e8 <dcgettext@plt>
   129d4:	ldr	r1, [r7]
   129d8:	bl	11110 <fputs_unlocked@plt>
   129dc:	mov	r2, #5
   129e0:	ldr	r1, [pc, #552]	; 12c10 <strspn@plt+0x177c>
   129e4:	mov	r0, r5
   129e8:	bl	111e8 <dcgettext@plt>
   129ec:	ldr	r1, [r7]
   129f0:	bl	11110 <fputs_unlocked@plt>
   129f4:	mov	r2, #5
   129f8:	ldr	r1, [pc, #532]	; 12c14 <strspn@plt+0x1780>
   129fc:	mov	r0, r5
   12a00:	bl	111e8 <dcgettext@plt>
   12a04:	ldr	r2, [pc, #524]	; 12c18 <strspn@plt+0x1784>
   12a08:	mov	r1, r0
   12a0c:	mov	r0, #1
   12a10:	bl	11374 <__printf_chk@plt>
   12a14:	ldm	r4!, {r0, r1, r2, r3}
   12a18:	add	lr, sp, #8
   12a1c:	stmia	lr!, {r0, r1, r2, r3}
   12a20:	ldm	r4!, {r0, r1, r2, r3}
   12a24:	ldr	ip, [sp, #8]
   12a28:	stmia	lr!, {r0, r1, r2, r3}
   12a2c:	cmp	ip, #0
   12a30:	ldm	r4!, {r0, r1, r2, r3}
   12a34:	stmia	lr!, {r0, r1, r2, r3}
   12a38:	ldm	r4, {r0, r1}
   12a3c:	addeq	r4, sp, #8
   12a40:	stm	lr, {r0, r1}
   12a44:	beq	12a74 <strspn@plt+0x15e0>
   12a48:	ldr	r6, [pc, #460]	; 12c1c <strspn@plt+0x1788>
   12a4c:	add	r4, sp, #8
   12a50:	b	12a60 <strspn@plt+0x15cc>
   12a54:	ldr	ip, [r4, #8]!
   12a58:	cmp	ip, #0
   12a5c:	beq	12a74 <strspn@plt+0x15e0>
   12a60:	mov	r1, ip
   12a64:	mov	r0, r6
   12a68:	bl	11134 <strcmp@plt>
   12a6c:	cmp	r0, #0
   12a70:	bne	12a54 <strspn@plt+0x15c0>
   12a74:	ldr	r4, [r4, #4]
   12a78:	mov	r2, #5
   12a7c:	cmp	r4, #0
   12a80:	ldr	r1, [pc, #408]	; 12c20 <strspn@plt+0x178c>
   12a84:	beq	12b2c <strspn@plt+0x1698>
   12a88:	mov	r0, #0
   12a8c:	bl	111e8 <dcgettext@plt>
   12a90:	ldr	r3, [pc, #396]	; 12c24 <strspn@plt+0x1790>
   12a94:	ldr	r2, [pc, #396]	; 12c28 <strspn@plt+0x1794>
   12a98:	mov	r1, r0
   12a9c:	mov	r0, #1
   12aa0:	bl	11374 <__printf_chk@plt>
   12aa4:	mov	r1, #0
   12aa8:	mov	r0, #5
   12aac:	bl	113e0 <setlocale@plt>
   12ab0:	cmp	r0, #0
   12ab4:	ldreq	r6, [pc, #352]	; 12c1c <strspn@plt+0x1788>
   12ab8:	beq	12ad4 <strspn@plt+0x1640>
   12abc:	mov	r2, #3
   12ac0:	ldr	r1, [pc, #356]	; 12c2c <strspn@plt+0x1798>
   12ac4:	bl	11458 <strncmp@plt>
   12ac8:	ldr	r6, [pc, #332]	; 12c1c <strspn@plt+0x1788>
   12acc:	cmp	r0, #0
   12ad0:	bne	12bbc <strspn@plt+0x1728>
   12ad4:	mov	r2, #5
   12ad8:	ldr	r1, [pc, #336]	; 12c30 <strspn@plt+0x179c>
   12adc:	mov	r0, #0
   12ae0:	bl	111e8 <dcgettext@plt>
   12ae4:	ldr	r3, [pc, #304]	; 12c1c <strspn@plt+0x1788>
   12ae8:	ldr	r2, [pc, #308]	; 12c24 <strspn@plt+0x1790>
   12aec:	mov	r1, r0
   12af0:	mov	r0, #1
   12af4:	bl	11374 <__printf_chk@plt>
   12af8:	mov	r2, #5
   12afc:	ldr	r1, [pc, #304]	; 12c34 <strspn@plt+0x17a0>
   12b00:	mov	r0, #0
   12b04:	bl	111e8 <dcgettext@plt>
   12b08:	ldr	r2, [pc, #296]	; 12c38 <strspn@plt+0x17a4>
   12b0c:	cmp	r4, r6
   12b10:	ldr	r3, [pc, #292]	; 12c3c <strspn@plt+0x17a8>
   12b14:	movne	r3, r2
   12b18:	mov	r1, r0
   12b1c:	mov	r2, r4
   12b20:	mov	r0, #1
   12b24:	bl	11374 <__printf_chk@plt>
   12b28:	b	128e0 <strspn@plt+0x144c>
   12b2c:	mov	r0, r4
   12b30:	bl	111e8 <dcgettext@plt>
   12b34:	ldr	r3, [pc, #232]	; 12c24 <strspn@plt+0x1790>
   12b38:	ldr	r2, [pc, #232]	; 12c28 <strspn@plt+0x1794>
   12b3c:	mov	r1, r0
   12b40:	mov	r0, #1
   12b44:	bl	11374 <__printf_chk@plt>
   12b48:	mov	r1, r4
   12b4c:	mov	r0, #5
   12b50:	bl	113e0 <setlocale@plt>
   12b54:	cmp	r0, #0
   12b58:	beq	12b70 <strspn@plt+0x16dc>
   12b5c:	mov	r2, #3
   12b60:	ldr	r1, [pc, #196]	; 12c2c <strspn@plt+0x1798>
   12b64:	bl	11458 <strncmp@plt>
   12b68:	cmp	r0, #0
   12b6c:	bne	12bb4 <strspn@plt+0x1720>
   12b70:	mov	r2, #5
   12b74:	ldr	r1, [pc, #180]	; 12c30 <strspn@plt+0x179c>
   12b78:	mov	r0, #0
   12b7c:	bl	111e8 <dcgettext@plt>
   12b80:	ldr	r3, [pc, #148]	; 12c1c <strspn@plt+0x1788>
   12b84:	ldr	r2, [pc, #152]	; 12c24 <strspn@plt+0x1790>
   12b88:	mov	r4, r3
   12b8c:	mov	r1, r0
   12b90:	mov	r0, #1
   12b94:	bl	11374 <__printf_chk@plt>
   12b98:	ldr	r1, [pc, #148]	; 12c34 <strspn@plt+0x17a0>
   12b9c:	mov	r2, #5
   12ba0:	mov	r0, #0
   12ba4:	bl	111e8 <dcgettext@plt>
   12ba8:	ldr	r3, [pc, #140]	; 12c3c <strspn@plt+0x17a8>
   12bac:	mov	r1, r0
   12bb0:	b	12b1c <strspn@plt+0x1688>
   12bb4:	ldr	r6, [pc, #96]	; 12c1c <strspn@plt+0x1788>
   12bb8:	mov	r4, r6
   12bbc:	mov	r2, #5
   12bc0:	ldr	r1, [pc, #120]	; 12c40 <strspn@plt+0x17ac>
   12bc4:	mov	r0, #0
   12bc8:	bl	111e8 <dcgettext@plt>
   12bcc:	ldr	r1, [r7]
   12bd0:	bl	11110 <fputs_unlocked@plt>
   12bd4:	b	12ad4 <strspn@plt+0x1640>
   12bd8:			; <UNDEFINED> instruction: 0x0002f1b0
   12bdc:	andeq	sp, r1, r8, lsr r5
   12be0:	andeq	pc, r2, ip, ror #3
   12be4:	andeq	sp, r1, r0, ror #10
   12be8:			; <UNDEFINED> instruction: 0x0002f1bc
   12bec:	andeq	sp, r1, r0, asr r2
   12bf0:	andeq	sp, r1, r4, lsl #12
   12bf4:	andeq	sp, r1, r8, lsl #16
   12bf8:	andeq	sp, r1, r4, asr r8
   12bfc:	andeq	sp, r1, r4, lsl sl
   12c00:	andeq	sp, r1, ip, lsl #24
   12c04:	andeq	sp, r1, r8, asr #26
   12c08:	andeq	sp, r1, r8, ror sp
   12c0c:			; <UNDEFINED> instruction: 0x0001ddb0
   12c10:	muleq	r1, r0, lr
   12c14:	andeq	sp, r1, r0, ror pc
   12c18:	strdeq	sp, [r1], -ip
   12c1c:	andeq	sp, r1, r4, lsr r5
   12c20:	andeq	lr, r1, r0
   12c24:	andeq	lr, r1, r8, lsl r0
   12c28:	andeq	lr, r1, r0, asr #32
   12c2c:	andeq	lr, r1, r0, asr r0
   12c30:	muleq	r1, ip, r0
   12c34:	strheq	lr, [r1], -r8
   12c38:	andeq	sp, r1, ip, lsl #29
   12c3c:	andeq	lr, r1, ip, asr r2
   12c40:	andeq	lr, r1, r4, asr r0
   12c44:	push	{lr}		; (str lr, [sp, #-4]!)
   12c48:	mov	r3, r0
   12c4c:	ldm	r1, {r0, lr}
   12c50:	ldr	ip, [r1, #12]
   12c54:	sub	sp, sp, #12
   12c58:	ldr	r2, [r1, #8]
   12c5c:	mov	r1, lr
   12c60:	str	ip, [sp]
   12c64:	bl	113a4 <linkat@plt>
   12c68:	add	sp, sp, #12
   12c6c:	pop	{pc}		; (ldr pc, [sp], #4)
   12c70:	mov	r2, r0
   12c74:	ldm	r1, {r0, r1}
   12c78:	b	11440 <symlinkat@plt>
   12c7c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12c80:	sub	sp, sp, #280	; 0x118
   12c84:	mov	r9, r0
   12c88:	ldr	r5, [sp, #320]	; 0x140
   12c8c:	mov	r8, r1
   12c90:	cmp	r5, #0
   12c94:	mov	r7, r2
   12c98:	mov	r6, r3
   12c9c:	ldrb	r4, [sp, #316]	; 0x13c
   12ca0:	blt	12d80 <strspn@plt+0x18ec>
   12ca4:	eor	r4, r4, #1
   12ca8:	cmp	r5, #17
   12cac:	orrne	r4, r4, #1
   12cb0:	cmp	r4, #0
   12cb4:	beq	12cc4 <strspn@plt+0x1830>
   12cb8:	mov	r0, r5
   12cbc:	add	sp, sp, #280	; 0x118
   12cc0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12cc4:	mov	r0, r6
   12cc8:	bl	13a48 <strspn@plt+0x25b4>
   12ccc:	sub	r5, r0, r6
   12cd0:	add	r0, r5, #9
   12cd4:	cmp	r0, #256	; 0x100
   12cd8:	bls	12d74 <strspn@plt+0x18e0>
   12cdc:	bl	1c0c0 <strspn@plt+0xac2c>
   12ce0:	subs	r4, r0, #0
   12ce4:	beq	12ddc <strspn@plt+0x1948>
   12ce8:	add	sl, sp, #24
   12cec:	mov	r2, r5
   12cf0:	mov	r1, r6
   12cf4:	mov	r0, r4
   12cf8:	bl	112d8 <mempcpy@plt>
   12cfc:	ldr	r2, [pc, #228]	; 12de8 <strspn@plt+0x1954>
   12d00:	mov	lr, #6
   12d04:	ldr	r3, [pc, #224]	; 12dec <strspn@plt+0x1958>
   12d08:	str	r9, [sp, #8]
   12d0c:	str	r8, [sp, #12]
   12d10:	str	r7, [sp, #16]
   12d14:	mov	ip, r0
   12d18:	ldm	r2!, {r0, r1}
   12d1c:	ldrb	r2, [r2]
   12d20:	str	r0, [ip]
   12d24:	str	r1, [ip, #4]
   12d28:	strb	r2, [ip, #8]
   12d2c:	ldr	ip, [sp, #312]	; 0x138
   12d30:	add	r2, sp, #8
   12d34:	str	lr, [sp]
   12d38:	mov	r1, #0
   12d3c:	mov	r0, r4
   12d40:	str	ip, [sp, #20]
   12d44:	bl	1ac28 <strspn@plt+0x9794>
   12d48:	cmp	r0, #0
   12d4c:	beq	12da0 <strspn@plt+0x190c>
   12d50:	bl	1132c <__errno_location@plt>
   12d54:	ldr	r5, [r0]
   12d58:	cmp	r4, sl
   12d5c:	beq	12cb8 <strspn@plt+0x1824>
   12d60:	mov	r0, r4
   12d64:	bl	14800 <strspn@plt+0x336c>
   12d68:	mov	r0, r5
   12d6c:	add	sp, sp, #280	; 0x118
   12d70:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12d74:	add	sl, sp, #24
   12d78:	mov	r4, sl
   12d7c:	b	12cec <strspn@plt+0x1858>
   12d80:	ldr	ip, [sp, #312]	; 0x138
   12d84:	str	ip, [sp]
   12d88:	bl	113a4 <linkat@plt>
   12d8c:	subs	r5, r0, #0
   12d90:	beq	12cb8 <strspn@plt+0x1824>
   12d94:	bl	1132c <__errno_location@plt>
   12d98:	ldr	r5, [r0]
   12d9c:	b	12ca4 <strspn@plt+0x1810>
   12da0:	mov	r3, r6
   12da4:	mov	r2, r7
   12da8:	mov	r1, r4
   12dac:	mov	r0, r7
   12db0:	bl	1141c <renameat@plt>
   12db4:	cmp	r0, #0
   12db8:	mvneq	r5, #0
   12dbc:	beq	12dc8 <strspn@plt+0x1934>
   12dc0:	bl	1132c <__errno_location@plt>
   12dc4:	ldr	r5, [r0]
   12dc8:	mov	r0, r7
   12dcc:	mov	r2, #0
   12dd0:	mov	r1, r4
   12dd4:	bl	11164 <unlinkat@plt>
   12dd8:	b	12d58 <strspn@plt+0x18c4>
   12ddc:	bl	1132c <__errno_location@plt>
   12de0:	ldr	r5, [r0]
   12de4:	b	12cb8 <strspn@plt+0x1824>
   12de8:	andeq	lr, r1, r8, asr r3
   12dec:	andeq	r2, r1, r4, asr #24
   12df0:	push	{r4, r5, r6, r7, r8, r9, lr}
   12df4:	sub	sp, sp, #284	; 0x11c
   12df8:	mov	r7, r0
   12dfc:	ldr	r4, [sp, #312]	; 0x138
   12e00:	mov	r6, r1
   12e04:	cmp	r4, #0
   12e08:	mov	r5, r2
   12e0c:	blt	12ee0 <strspn@plt+0x1a4c>
   12e10:	eor	r3, r3, #1
   12e14:	cmp	r4, #17
   12e18:	orrne	r3, r3, #1
   12e1c:	cmp	r3, #0
   12e20:	beq	12e30 <strspn@plt+0x199c>
   12e24:	mov	r0, r4
   12e28:	add	sp, sp, #284	; 0x11c
   12e2c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   12e30:	mov	r0, r5
   12e34:	bl	13a48 <strspn@plt+0x25b4>
   12e38:	sub	r4, r0, r5
   12e3c:	add	r0, r4, #9
   12e40:	cmp	r0, #256	; 0x100
   12e44:	bls	12ed4 <strspn@plt+0x1a40>
   12e48:	bl	1c0c0 <strspn@plt+0xac2c>
   12e4c:	subs	r8, r0, #0
   12e50:	beq	12f3c <strspn@plt+0x1aa8>
   12e54:	add	r9, sp, #24
   12e58:	mov	r2, r4
   12e5c:	mov	r1, r5
   12e60:	mov	r0, r8
   12e64:	bl	112d8 <mempcpy@plt>
   12e68:	ldr	r3, [pc, #216]	; 12f48 <strspn@plt+0x1ab4>
   12e6c:	mov	ip, #6
   12e70:	str	r7, [sp, #16]
   12e74:	str	r6, [sp, #20]
   12e78:	mov	r2, r0
   12e7c:	ldm	r3!, {r0, r1}
   12e80:	ldrb	r3, [r3]
   12e84:	str	r0, [r2]
   12e88:	str	r1, [r2, #4]
   12e8c:	strb	r3, [r2, #8]
   12e90:	mov	r1, #0
   12e94:	ldr	r3, [pc, #176]	; 12f4c <strspn@plt+0x1ab8>
   12e98:	str	ip, [sp]
   12e9c:	add	r2, sp, #16
   12ea0:	mov	r0, r8
   12ea4:	bl	1ac28 <strspn@plt+0x9794>
   12ea8:	subs	r4, r0, #0
   12eac:	beq	12f00 <strspn@plt+0x1a6c>
   12eb0:	bl	1132c <__errno_location@plt>
   12eb4:	ldr	r4, [r0]
   12eb8:	cmp	r8, r9
   12ebc:	beq	12e24 <strspn@plt+0x1990>
   12ec0:	mov	r0, r8
   12ec4:	bl	14800 <strspn@plt+0x336c>
   12ec8:	mov	r0, r4
   12ecc:	add	sp, sp, #284	; 0x11c
   12ed0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   12ed4:	add	r9, sp, #24
   12ed8:	mov	r8, r9
   12edc:	b	12e58 <strspn@plt+0x19c4>
   12ee0:	str	r3, [sp, #12]
   12ee4:	bl	11440 <symlinkat@plt>
   12ee8:	subs	r4, r0, #0
   12eec:	beq	12e24 <strspn@plt+0x1990>
   12ef0:	bl	1132c <__errno_location@plt>
   12ef4:	ldr	r3, [sp, #12]
   12ef8:	ldr	r4, [r0]
   12efc:	b	12e10 <strspn@plt+0x197c>
   12f00:	mov	r3, r5
   12f04:	mov	r2, r6
   12f08:	mov	r1, r8
   12f0c:	mov	r0, r6
   12f10:	bl	1141c <renameat@plt>
   12f14:	cmp	r0, #0
   12f18:	mvneq	r4, #0
   12f1c:	beq	12eb8 <strspn@plt+0x1a24>
   12f20:	bl	1132c <__errno_location@plt>
   12f24:	mov	r2, r4
   12f28:	mov	r1, r8
   12f2c:	ldr	r4, [r0]
   12f30:	mov	r0, r6
   12f34:	bl	11164 <unlinkat@plt>
   12f38:	b	12eb8 <strspn@plt+0x1a24>
   12f3c:	bl	1132c <__errno_location@plt>
   12f40:	ldr	r4, [r0]
   12f44:	b	12e24 <strspn@plt+0x1990>
   12f48:	andeq	lr, r1, r8, asr r3
   12f4c:	andeq	r2, r1, r0, ror ip
   12f50:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12f54:	ldrb	ip, [r0, #1]
   12f58:	ldrb	lr, [r1, #1]
   12f5c:	sub	ip, ip, #47	; 0x2f
   12f60:	sub	lr, lr, #47	; 0x2f
   12f64:	clz	ip, ip
   12f68:	clz	lr, lr
   12f6c:	lsr	ip, ip, #5
   12f70:	lsr	lr, lr, #5
   12f74:	cmp	lr, ip
   12f78:	beq	12f88 <strspn@plt+0x1af4>
   12f7c:	mov	r6, #0
   12f80:	mov	r0, r6
   12f84:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12f88:	mov	r7, r2
   12f8c:	ldrb	r2, [r1]
   12f90:	cmp	r2, #0
   12f94:	beq	12f7c <strspn@plt+0x1ae8>
   12f98:	mov	r8, r3
   12f9c:	ldrb	r3, [r0]
   12fa0:	clz	r6, r3
   12fa4:	lsr	r6, r6, #5
   12fa8:	cmp	r3, r2
   12fac:	orrne	r6, r6, #1
   12fb0:	cmp	r6, #0
   12fb4:	bne	12f7c <strspn@plt+0x1ae8>
   12fb8:	add	sl, r0, #1
   12fbc:	mov	r9, r1
   12fc0:	mov	r5, #1
   12fc4:	mov	r4, r6
   12fc8:	b	12fec <strspn@plt+0x1b58>
   12fcc:	ldrb	r3, [sl], #1
   12fd0:	clz	ip, r3
   12fd4:	lsr	ip, ip, #5
   12fd8:	cmp	r2, r3
   12fdc:	moveq	r3, ip
   12fe0:	orrne	r3, ip, #1
   12fe4:	cmp	r3, #0
   12fe8:	bne	130a0 <strspn@plt+0x1c0c>
   12fec:	cmp	r2, #47	; 0x2f
   12ff0:	ldrb	r2, [r9, #1]!
   12ff4:	moveq	r4, r5
   12ff8:	mov	lr, r5
   12ffc:	cmp	r2, #0
   13000:	add	r5, r5, #1
   13004:	bne	12fcc <strspn@plt+0x1b38>
   13008:	ldrb	r3, [sl]
   1300c:	cmp	r3, #47	; 0x2f
   13010:	cmpne	r3, #0
   13014:	movne	lr, r4
   13018:	cmp	lr, #0
   1301c:	beq	12f80 <strspn@plt+0x1aec>
   13020:	ldrb	r3, [r1, lr]
   13024:	add	r5, r0, lr
   13028:	add	r4, r1, lr
   1302c:	cmp	r3, #47	; 0x2f
   13030:	ldrb	r2, [r5]
   13034:	ldrbeq	r3, [r4, #1]
   13038:	addeq	r4, r4, #1
   1303c:	cmp	r2, #47	; 0x2f
   13040:	addeq	r5, r5, #1
   13044:	cmp	r3, #0
   13048:	bne	130b8 <strspn@plt+0x1c24>
   1304c:	ldrb	r2, [r5]
   13050:	ldr	r3, [pc, #496]	; 13248 <strspn@plt+0x1db4>
   13054:	cmp	r2, #0
   13058:	moveq	r5, r3
   1305c:	cmp	r7, #0
   13060:	beq	131d8 <strspn@plt+0x1d44>
   13064:	mov	r0, r5
   13068:	bl	11314 <strlen@plt>
   1306c:	cmp	r0, r8
   13070:	bcc	1312c <strspn@plt+0x1c98>
   13074:	mov	r2, #5
   13078:	ldr	r1, [pc, #460]	; 1324c <strspn@plt+0x1db8>
   1307c:	mov	r0, #0
   13080:	bl	111e8 <dcgettext@plt>
   13084:	ldr	r2, [pc, #452]	; 13250 <strspn@plt+0x1dbc>
   13088:	mov	r1, #36	; 0x24
   1308c:	mov	r3, r0
   13090:	mov	r0, #0
   13094:	bl	11284 <error@plt>
   13098:	mov	r0, r6
   1309c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   130a0:	cmp	r2, #47	; 0x2f
   130a4:	movne	r2, #0
   130a8:	andeq	r2, ip, #1
   130ac:	cmp	r2, #0
   130b0:	moveq	lr, r4
   130b4:	b	13018 <strspn@plt+0x1b84>
   130b8:	cmp	r7, #0
   130bc:	beq	1322c <strspn@plt+0x1d98>
   130c0:	cmp	r8, #2
   130c4:	movls	r9, #1
   130c8:	bhi	13148 <strspn@plt+0x1cb4>
   130cc:	ldr	fp, [pc, #384]	; 13254 <strspn@plt+0x1dc0>
   130d0:	mov	sl, #1
   130d4:	b	130e4 <strspn@plt+0x1c50>
   130d8:	ldrb	r3, [r4, #1]!
   130dc:	cmp	r3, #0
   130e0:	beq	1310c <strspn@plt+0x1c78>
   130e4:	cmp	r3, #47	; 0x2f
   130e8:	bne	130d8 <strspn@plt+0x1c44>
   130ec:	cmp	r7, #0
   130f0:	beq	131f0 <strspn@plt+0x1d5c>
   130f4:	cmp	r8, #3
   130f8:	movls	r9, sl
   130fc:	ldrhi	r0, [fp]
   13100:	subhi	r8, r8, #3
   13104:	strhi	r0, [r7], #3
   13108:	b	130d8 <strspn@plt+0x1c44>
   1310c:	ldrb	r3, [r5]
   13110:	cmp	r3, #0
   13114:	bne	13180 <strspn@plt+0x1cec>
   13118:	cmp	r9, #0
   1311c:	bne	13074 <strspn@plt+0x1be0>
   13120:	mov	r6, #1
   13124:	mov	r0, r6
   13128:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1312c:	add	r2, r0, #1
   13130:	mov	r1, r5
   13134:	mov	r0, r7
   13138:	mov	r6, #1
   1313c:	bl	111ac <memcpy@plt>
   13140:	mov	r0, r6
   13144:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13148:	ldr	r3, [pc, #264]	; 13258 <strspn@plt+0x1dc4>
   1314c:	sub	r8, r8, #2
   13150:	ldrh	r2, [r3]
   13154:	ldrb	r3, [r3, #2]
   13158:	strh	r2, [r7]
   1315c:	strb	r3, [r7, #2]!
   13160:	ldrb	r3, [r4]
   13164:	cmp	r3, #0
   13168:	movne	r9, r6
   1316c:	bne	130cc <strspn@plt+0x1c38>
   13170:	ldrb	r3, [r5]
   13174:	cmp	r3, #0
   13178:	beq	13120 <strspn@plt+0x1c8c>
   1317c:	mov	r9, r6
   13180:	cmp	r7, #0
   13184:	beq	131b8 <strspn@plt+0x1d24>
   13188:	cmp	r8, #1
   1318c:	movls	r9, #1
   13190:	bhi	1320c <strspn@plt+0x1d78>
   13194:	mov	r0, r5
   13198:	bl	11314 <strlen@plt>
   1319c:	cmp	r0, r8
   131a0:	bcs	13074 <strspn@plt+0x1be0>
   131a4:	add	r2, r0, #1
   131a8:	mov	r1, r5
   131ac:	mov	r0, r7
   131b0:	bl	111ac <memcpy@plt>
   131b4:	b	13118 <strspn@plt+0x1c84>
   131b8:	ldr	sl, [pc, #156]	; 1325c <strspn@plt+0x1dc8>
   131bc:	mov	r0, #47	; 0x2f
   131c0:	ldr	r1, [sl]
   131c4:	bl	111dc <fputc_unlocked@plt>
   131c8:	ldr	r1, [sl]
   131cc:	mov	r0, r5
   131d0:	bl	11110 <fputs_unlocked@plt>
   131d4:	b	13118 <strspn@plt+0x1c84>
   131d8:	ldr	r3, [pc, #124]	; 1325c <strspn@plt+0x1dc8>
   131dc:	mov	r0, r5
   131e0:	mov	r6, #1
   131e4:	ldr	r1, [r3]
   131e8:	bl	11110 <fputs_unlocked@plt>
   131ec:	b	12f80 <strspn@plt+0x1aec>
   131f0:	ldr	r3, [pc, #100]	; 1325c <strspn@plt+0x1dc8>
   131f4:	mov	r2, #3
   131f8:	mov	r1, sl
   131fc:	ldr	r3, [r3]
   13200:	mov	r0, fp
   13204:	bl	111c4 <fwrite_unlocked@plt>
   13208:	b	130d8 <strspn@plt+0x1c44>
   1320c:	ldr	r3, [pc, #76]	; 13260 <strspn@plt+0x1dcc>
   13210:	sub	r8, r8, #1
   13214:	ldrh	r3, [r3]
   13218:	strh	r3, [r7], #1
   1321c:	cmp	r7, #0
   13220:	ldreq	sl, [pc, #52]	; 1325c <strspn@plt+0x1dc8>
   13224:	bne	13194 <strspn@plt+0x1d00>
   13228:	b	131c8 <strspn@plt+0x1d34>
   1322c:	ldr	sl, [pc, #40]	; 1325c <strspn@plt+0x1dc8>
   13230:	mov	r2, #2
   13234:	mov	r1, #1
   13238:	ldr	r3, [sl]
   1323c:	ldr	r0, [pc, #20]	; 13258 <strspn@plt+0x1dc4>
   13240:	bl	111c4 <fwrite_unlocked@plt>
   13244:	b	13160 <strspn@plt+0x1ccc>
   13248:	andeq	lr, r1, ip, ror #1
   1324c:	andeq	lr, r1, r0, ror r3
   13250:	andeq	lr, r1, ip, ror r4
   13254:	andeq	lr, r1, r8, ror #6
   13258:	andeq	lr, r1, r4, ror #6
   1325c:			; <UNDEFINED> instruction: 0x0002f1bc
   13260:	andeq	lr, r1, ip, ror #6
   13264:	push	{r4, lr}
   13268:	subs	r4, r0, #0
   1326c:	beq	132a0 <strspn@plt+0x1e0c>
   13270:	ldrb	r3, [r4]
   13274:	cmp	r3, #0
   13278:	bne	1328c <strspn@plt+0x1df8>
   1327c:	ldr	r4, [pc, #48]	; 132b4 <strspn@plt+0x1e20>
   13280:	ldr	r3, [pc, #48]	; 132b8 <strspn@plt+0x1e24>
   13284:	str	r4, [r3]
   13288:	pop	{r4, pc}
   1328c:	mov	r0, r4
   13290:	bl	13a48 <strspn@plt+0x25b4>
   13294:	cmp	r4, r0
   13298:	bne	1327c <strspn@plt+0x1de8>
   1329c:	b	13280 <strspn@plt+0x1dec>
   132a0:	ldr	r0, [pc, #20]	; 132bc <strspn@plt+0x1e28>
   132a4:	bl	1129c <getenv@plt>
   132a8:	subs	r4, r0, #0
   132ac:	beq	1327c <strspn@plt+0x1de8>
   132b0:	b	13270 <strspn@plt+0x1ddc>
   132b4:	muleq	r1, ip, r3
   132b8:	ldrdeq	pc, [r2], -ip
   132bc:	andeq	lr, r1, r0, lsr #7
   132c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   132c4:	sub	sp, sp, #76	; 0x4c
   132c8:	mov	r4, r1
   132cc:	str	r0, [sp, #52]	; 0x34
   132d0:	mov	r0, r1
   132d4:	str	r1, [sp, #20]
   132d8:	str	r2, [sp, #16]
   132dc:	str	r3, [sp, #32]
   132e0:	bl	13a48 <strspn@plt+0x25b4>
   132e4:	sub	r3, r0, r4
   132e8:	mov	r5, r3
   132ec:	str	r3, [sp, #8]
   132f0:	bl	13aa4 <strspn@plt+0x2610>
   132f4:	ldr	r3, [pc, #1528]	; 138f4 <strspn@plt+0x2460>
   132f8:	ldr	r4, [r3]
   132fc:	cmp	r4, #0
   13300:	add	r3, r5, r0
   13304:	str	r3, [sp, #12]
   13308:	beq	13868 <strspn@plt+0x23d4>
   1330c:	mov	r0, r4
   13310:	bl	11314 <strlen@plt>
   13314:	ldr	r4, [sp, #12]
   13318:	add	r3, r0, #1
   1331c:	mov	r2, r3
   13320:	str	r3, [sp, #56]	; 0x38
   13324:	mov	r3, r4
   13328:	cmp	r2, #9
   1332c:	addge	r3, r3, r2
   13330:	addlt	r3, r3, #9
   13334:	add	r3, r3, #1
   13338:	mov	r0, r3
   1333c:	str	r3, [sp, #44]	; 0x2c
   13340:	bl	1c0c0 <strspn@plt+0xac2c>
   13344:	subs	fp, r0, #0
   13348:	beq	13610 <strspn@plt+0x217c>
   1334c:	ldr	r2, [sp, #8]
   13350:	mov	r3, #0
   13354:	mov	sl, r3
   13358:	str	r3, [sp, #48]	; 0x30
   1335c:	sub	r3, r4, r2
   13360:	str	r3, [sp, #36]	; 0x24
   13364:	add	r9, r3, #4
   13368:	mvn	r3, #99	; 0x63
   1336c:	str	r3, [sp, #68]	; 0x44
   13370:	ldr	r2, [sp, #12]
   13374:	ldr	r1, [sp, #20]
   13378:	mov	r0, fp
   1337c:	bl	111ac <memcpy@plt>
   13380:	ldr	r3, [sp, #16]
   13384:	cmp	r3, #1
   13388:	beq	136ec <strspn@plt+0x2258>
   1338c:	cmp	sl, #0
   13390:	beq	13784 <strspn@plt+0x22f0>
   13394:	mov	r0, sl
   13398:	bl	1114c <rewinddir@plt>
   1339c:	ldr	r3, [sp, #44]	; 0x2c
   133a0:	str	r3, [sp, #40]	; 0x28
   133a4:	mov	r3, #1
   133a8:	str	r3, [sp, #28]
   133ac:	mov	r3, #2
   133b0:	str	r3, [sp, #24]
   133b4:	ldr	r3, [sp, #36]	; 0x24
   133b8:	add	r8, r3, #2
   133bc:	mov	r0, sl
   133c0:	bl	11404 <readdir64@plt>
   133c4:	cmp	r0, #0
   133c8:	beq	13568 <strspn@plt+0x20d4>
   133cc:	add	r4, r0, #19
   133d0:	mov	r0, r4
   133d4:	bl	11314 <strlen@plt>
   133d8:	cmp	r0, r9
   133dc:	bcc	133bc <strspn@plt+0x1f28>
   133e0:	ldr	r3, [sp, #8]
   133e4:	mov	r2, r8
   133e8:	mov	r1, r4
   133ec:	add	r0, fp, r3
   133f0:	bl	111d0 <memcmp@plt>
   133f4:	cmp	r0, #0
   133f8:	bne	133bc <strspn@plt+0x1f28>
   133fc:	ldrb	r6, [r4, r8]
   13400:	add	r4, r4, r8
   13404:	sub	r3, r6, #49	; 0x31
   13408:	cmp	r3, #8
   1340c:	bhi	133bc <strspn@plt+0x1f28>
   13410:	ldrb	r3, [r4, #1]
   13414:	sub	r6, r6, #57	; 0x39
   13418:	clz	r6, r6
   1341c:	sub	r2, r3, #48	; 0x30
   13420:	cmp	r2, #9
   13424:	lsr	r6, r6, #5
   13428:	bhi	13740 <strspn@plt+0x22ac>
   1342c:	add	r2, r4, #1
   13430:	mov	r5, #1
   13434:	cmp	r3, #57	; 0x39
   13438:	movne	r6, #0
   1343c:	andeq	r6, r6, #1
   13440:	ldrb	r3, [r2, #1]!
   13444:	add	r5, r5, #1
   13448:	mov	r7, r5
   1344c:	sub	r1, r3, #48	; 0x30
   13450:	cmp	r1, #9
   13454:	bls	13434 <strspn@plt+0x1fa0>
   13458:	cmp	r3, #126	; 0x7e
   1345c:	bne	133bc <strspn@plt+0x1f28>
   13460:	add	r3, r4, r7
   13464:	ldrb	r3, [r3, #1]
   13468:	cmp	r3, #0
   1346c:	bne	133bc <strspn@plt+0x1f28>
   13470:	ldr	r3, [sp, #28]
   13474:	cmp	r3, r5
   13478:	bge	13754 <strspn@plt+0x22c0>
   1347c:	ldr	r3, [sp, #12]
   13480:	add	r3, r3, #2
   13484:	add	r2, r6, r5
   13488:	add	r3, r3, r2
   1348c:	str	r2, [sp, #28]
   13490:	ldr	r2, [sp, #40]	; 0x28
   13494:	add	r3, r3, #2
   13498:	cmp	r3, r2
   1349c:	str	r6, [sp, #24]
   134a0:	ble	134ec <strspn@plt+0x2058>
   134a4:	asrs	r1, r3, #1
   134a8:	bmi	13814 <strspn@plt+0x2380>
   134ac:	mvn	r2, #-2147483648	; 0x80000000
   134b0:	sub	r2, r2, r1
   134b4:	cmp	r3, r2
   134b8:	movle	r2, #0
   134bc:	movgt	r2, #1
   134c0:	cmp	r2, #0
   134c4:	addeq	r3, r1, r3
   134c8:	mov	r1, r3
   134cc:	cmp	r3, #0
   134d0:	orreq	r1, r1, #1
   134d4:	mov	r0, fp
   134d8:	str	r3, [sp, #40]	; 0x28
   134dc:	bl	1c0ec <strspn@plt+0xac58>
   134e0:	cmp	r0, #0
   134e4:	beq	13714 <strspn@plt+0x2280>
   134e8:	mov	fp, r0
   134ec:	ldr	r2, [sp, #12]
   134f0:	mov	r1, r4
   134f4:	add	r0, fp, r2
   134f8:	add	r3, r0, #2
   134fc:	add	r6, r3, r6
   13500:	mov	r3, r2
   13504:	mov	r2, #46	; 0x2e
   13508:	strb	r2, [fp, r3]
   1350c:	mov	r3, #126	; 0x7e
   13510:	strb	r3, [r0, #1]
   13514:	mov	r3, #48	; 0x30
   13518:	strb	r3, [r0, #2]
   1351c:	mov	r0, r6
   13520:	add	r6, r6, r7
   13524:	add	r2, r5, #2
   13528:	bl	111ac <memcpy@plt>
   1352c:	ldrb	r2, [r6, #-1]
   13530:	sub	r3, r6, #1
   13534:	cmp	r2, #57	; 0x39
   13538:	bne	13550 <strspn@plt+0x20bc>
   1353c:	mov	r2, #48	; 0x30
   13540:	strb	r2, [r3]
   13544:	ldrb	r2, [r3, #-1]!
   13548:	cmp	r2, #57	; 0x39
   1354c:	beq	1353c <strspn@plt+0x20a8>
   13550:	add	r2, r2, #1
   13554:	strb	r2, [r3]
   13558:	mov	r0, sl
   1355c:	bl	11404 <readdir64@plt>
   13560:	cmp	r0, #0
   13564:	bne	133cc <strspn@plt+0x1f38>
   13568:	ldr	r3, [sp, #24]
   1356c:	cmp	r3, #2
   13570:	beq	1361c <strspn@plt+0x2188>
   13574:	cmp	r3, #3
   13578:	beq	1370c <strspn@plt+0x2278>
   1357c:	cmp	r3, #1
   13580:	beq	13648 <strspn@plt+0x21b4>
   13584:	mov	r5, #0
   13588:	ldr	r3, [sp, #32]
   1358c:	cmp	r3, #0
   13590:	beq	137f8 <strspn@plt+0x2364>
   13594:	ldr	r2, [sp, #68]	; 0x44
   13598:	ldr	r3, [sp, #16]
   1359c:	cmp	r2, #0
   135a0:	movlt	r1, #0
   135a4:	ldrge	r1, [sp, #8]
   135a8:	movge	r0, r2
   135ac:	ldrlt	r0, [sp, #52]	; 0x34
   135b0:	ldr	ip, [sp, #20]
   135b4:	subs	r3, r3, #1
   135b8:	movne	r3, #1
   135bc:	str	r3, [sp]
   135c0:	add	r3, fp, r1
   135c4:	add	r1, ip, r1
   135c8:	bl	1a35c <strspn@plt+0x8ec8>
   135cc:	cmp	r0, #0
   135d0:	beq	137f8 <strspn@plt+0x2364>
   135d4:	bl	1132c <__errno_location@plt>
   135d8:	ldr	r6, [r0]
   135dc:	cmp	r6, #17
   135e0:	orrne	r5, r5, #1
   135e4:	cmp	r5, #0
   135e8:	beq	13370 <strspn@plt+0x1edc>
   135ec:	cmp	sl, #0
   135f0:	mov	r4, r0
   135f4:	beq	13600 <strspn@plt+0x216c>
   135f8:	mov	r0, sl
   135fc:	bl	11488 <closedir@plt>
   13600:	mov	r0, fp
   13604:	mov	fp, #0
   13608:	bl	14800 <strspn@plt+0x336c>
   1360c:	str	r6, [r4]
   13610:	mov	r0, fp
   13614:	add	sp, sp, #76	; 0x4c
   13618:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1361c:	ldr	r3, [sp, #16]
   13620:	cmp	r3, #2
   13624:	bne	13648 <strspn@plt+0x21b4>
   13628:	ldr	r3, [pc, #708]	; 138f4 <strspn@plt+0x2460>
   1362c:	ldr	r2, [sp, #56]	; 0x38
   13630:	ldr	r1, [r3]
   13634:	ldr	r3, [sp, #12]
   13638:	add	r0, fp, r3
   1363c:	bl	111ac <memcpy@plt>
   13640:	mov	r3, #1
   13644:	str	r3, [sp, #16]
   13648:	mov	r0, fp
   1364c:	bl	13a48 <strspn@plt+0x25b4>
   13650:	mov	r4, r0
   13654:	bl	13aa4 <strspn@plt+0x2610>
   13658:	cmp	r0, #14
   1365c:	mov	r5, r0
   13660:	ble	13584 <strspn@plt+0x20f0>
   13664:	ldr	r3, [sp, #48]	; 0x30
   13668:	cmp	r3, #0
   1366c:	bne	136b4 <strspn@plt+0x2220>
   13670:	ldr	r7, [sp, #68]	; 0x44
   13674:	cmp	r7, #0
   13678:	blt	13828 <strspn@plt+0x2394>
   1367c:	bl	1132c <__errno_location@plt>
   13680:	ldr	r3, [sp, #48]	; 0x30
   13684:	mov	r1, #3
   13688:	mov	r6, r0
   1368c:	mov	r0, r7
   13690:	str	r3, [r6]
   13694:	bl	1135c <fpathconf@plt>
   13698:	ldr	r3, [r6]
   1369c:	cmp	r3, #0
   136a0:	subeq	r0, r0, #1
   136a4:	cmp	r0, #0
   136a8:	strge	r0, [sp, #48]	; 0x30
   136ac:	movge	r3, r0
   136b0:	blt	137e4 <strspn@plt+0x2350>
   136b4:	cmp	r5, r3
   136b8:	ble	13584 <strspn@plt+0x20f0>
   136bc:	ldr	r3, [sp, #12]
   136c0:	ldr	r2, [sp, #48]	; 0x30
   136c4:	add	r3, fp, r3
   136c8:	sub	r3, r3, r4
   136cc:	cmp	r3, r2
   136d0:	subge	r3, r2, #1
   136d4:	mov	r2, #126	; 0x7e
   136d8:	strb	r2, [r4, r3]!
   136dc:	mov	r3, #0
   136e0:	mov	r5, #1
   136e4:	strb	r3, [r4, #1]
   136e8:	b	13588 <strspn@plt+0x20f4>
   136ec:	ldr	r3, [pc, #512]	; 138f4 <strspn@plt+0x2460>
   136f0:	ldr	r2, [sp, #56]	; 0x38
   136f4:	mov	r5, #0
   136f8:	ldr	r1, [r3]
   136fc:	ldr	r3, [sp, #12]
   13700:	add	r0, fp, r3
   13704:	bl	111ac <memcpy@plt>
   13708:	b	13588 <strspn@plt+0x20f4>
   1370c:	cmp	sl, #0
   13710:	beq	1371c <strspn@plt+0x2288>
   13714:	mov	r0, sl
   13718:	bl	11488 <closedir@plt>
   1371c:	mov	r0, fp
   13720:	bl	14800 <strspn@plt+0x336c>
   13724:	bl	1132c <__errno_location@plt>
   13728:	mov	fp, #0
   1372c:	mov	r3, #12
   13730:	str	r3, [r0]
   13734:	mov	r0, fp
   13738:	add	sp, sp, #76	; 0x4c
   1373c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13740:	mov	r7, #1
   13744:	cmp	r3, #126	; 0x7e
   13748:	mov	r5, r7
   1374c:	bne	133bc <strspn@plt+0x1f28>
   13750:	b	13460 <strspn@plt+0x1fcc>
   13754:	bne	133bc <strspn@plt+0x1f28>
   13758:	ldr	r3, [sp, #12]
   1375c:	mov	r2, r7
   13760:	add	r3, r3, #2
   13764:	add	r0, fp, r3
   13768:	mov	r1, r4
   1376c:	str	r3, [sp, #60]	; 0x3c
   13770:	bl	111d0 <memcmp@plt>
   13774:	ldr	r3, [sp, #60]	; 0x3c
   13778:	cmp	r0, #0
   1377c:	bgt	133bc <strspn@plt+0x1f28>
   13780:	b	13484 <strspn@plt+0x1ff0>
   13784:	ldr	r3, [pc, #364]	; 138f8 <strspn@plt+0x2464>
   13788:	ldr	r0, [sp, #8]
   1378c:	mov	r2, sl
   13790:	ldrh	r1, [r3]
   13794:	add	r4, fp, r0
   13798:	add	r3, sp, #68	; 0x44
   1379c:	ldrh	r5, [r4]
   137a0:	strh	r1, [fp, r0]
   137a4:	mov	r1, fp
   137a8:	ldr	r0, [sp, #52]	; 0x34
   137ac:	bl	162bc <strspn@plt+0x4e28>
   137b0:	subs	sl, r0, #0
   137b4:	beq	13894 <strspn@plt+0x2400>
   137b8:	ldr	r2, [sp, #8]
   137bc:	ldr	r3, [pc, #312]	; 138fc <strspn@plt+0x2468>
   137c0:	ldr	r1, [sp, #36]	; 0x24
   137c4:	strh	r5, [fp, r2]
   137c8:	ldr	r2, [pc, #300]	; 138fc <strspn@plt+0x2468>
   137cc:	ldrb	r3, [r3, #4]
   137d0:	ldr	r0, [r2]
   137d4:	add	r2, r4, r1
   137d8:	str	r0, [r4, r1]
   137dc:	strb	r3, [r2, #4]
   137e0:	b	1339c <strspn@plt+0x1f08>
   137e4:	cmn	r0, #1
   137e8:	movne	r3, #14
   137ec:	mvneq	r3, #0
   137f0:	str	r3, [sp, #48]	; 0x30
   137f4:	b	136bc <strspn@plt+0x2228>
   137f8:	cmp	sl, #0
   137fc:	beq	13610 <strspn@plt+0x217c>
   13800:	mov	r0, sl
   13804:	bl	11488 <closedir@plt>
   13808:	mov	r0, fp
   1380c:	add	sp, sp, #76	; 0x4c
   13810:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13814:	rsb	r2, r1, #-2147483648	; 0x80000000
   13818:	cmp	r3, r2
   1381c:	movge	r2, #0
   13820:	movlt	r2, #1
   13824:	b	134c0 <strspn@plt+0x202c>
   13828:	ldr	r3, [pc, #200]	; 138f8 <strspn@plt+0x2464>
   1382c:	ldrh	r7, [r4]
   13830:	ldrh	r3, [r3]
   13834:	strh	r3, [r4]
   13838:	bl	1132c <__errno_location@plt>
   1383c:	ldr	r3, [sp, #48]	; 0x30
   13840:	mov	r1, #3
   13844:	str	r3, [r0]
   13848:	mov	r6, r0
   1384c:	mov	r0, fp
   13850:	bl	11140 <pathconf@plt>
   13854:	ldr	r3, [r6]
   13858:	strh	r7, [r4]
   1385c:	cmp	r3, #0
   13860:	subeq	r0, r0, #1
   13864:	b	136a4 <strspn@plt+0x2210>
   13868:	ldr	r0, [pc, #144]	; 13900 <strspn@plt+0x246c>
   1386c:	bl	1129c <getenv@plt>
   13870:	subs	r4, r0, #0
   13874:	beq	13884 <strspn@plt+0x23f0>
   13878:	ldrb	r3, [r4]
   1387c:	cmp	r3, #0
   13880:	bne	138dc <strspn@plt+0x2448>
   13884:	ldr	r4, [pc, #120]	; 13904 <strspn@plt+0x2470>
   13888:	ldr	r3, [pc, #100]	; 138f4 <strspn@plt+0x2460>
   1388c:	str	r4, [r3]
   13890:	b	1330c <strspn@plt+0x1e78>
   13894:	bl	1132c <__errno_location@plt>
   13898:	ldr	r3, [pc, #92]	; 138fc <strspn@plt+0x2468>
   1389c:	ldr	ip, [sp, #36]	; 0x24
   138a0:	ldrb	r3, [r3, #4]
   138a4:	add	r2, r4, ip
   138a8:	ldr	r1, [r0]
   138ac:	ldr	r0, [sp, #8]
   138b0:	cmp	r1, #12
   138b4:	moveq	r1, #3
   138b8:	strh	r5, [fp, r0]
   138bc:	ldr	r0, [pc, #56]	; 138fc <strspn@plt+0x2468>
   138c0:	movne	r1, #2
   138c4:	str	r1, [sp, #24]
   138c8:	ldr	r0, [r0]
   138cc:	mov	r1, ip
   138d0:	str	r0, [r4, ip]
   138d4:	strb	r3, [r2, #4]
   138d8:	b	13568 <strspn@plt+0x20d4>
   138dc:	bl	13a48 <strspn@plt+0x25b4>
   138e0:	ldr	r3, [pc, #28]	; 13904 <strspn@plt+0x2470>
   138e4:	cmp	r4, r0
   138e8:	moveq	r4, r0
   138ec:	movne	r4, r3
   138f0:	b	13888 <strspn@plt+0x23f4>
   138f4:	ldrdeq	pc, [r2], -ip
   138f8:	andeq	lr, r1, ip, ror #1
   138fc:			; <UNDEFINED> instruction: 0x0001e3b8
   13900:	andeq	lr, r1, r0, lsr #7
   13904:	muleq	r1, ip, r3
   13908:	push	{r4, lr}
   1390c:	mov	r3, #0
   13910:	bl	132c0 <strspn@plt+0x1e2c>
   13914:	cmp	r0, #0
   13918:	popne	{r4, pc}
   1391c:	bl	1bfc4 <strspn@plt+0xab30>
   13920:	subs	r3, r1, #0
   13924:	beq	13934 <strspn@plt+0x24a0>
   13928:	ldrb	r3, [r3]
   1392c:	cmp	r3, #0
   13930:	bne	1393c <strspn@plt+0x24a8>
   13934:	mov	r0, #2
   13938:	bx	lr
   1393c:	ldr	r3, [pc, #56]	; 1397c <strspn@plt+0x24e8>
   13940:	push	{r4, lr}
   13944:	sub	sp, sp, #16
   13948:	ldr	r3, [r3]
   1394c:	ldr	r4, [pc, #44]	; 13980 <strspn@plt+0x24ec>
   13950:	mov	lr, #1
   13954:	mov	ip, #4
   13958:	str	r3, [sp, #4]
   1395c:	add	r2, r4, #32
   13960:	mov	r3, r4
   13964:	str	lr, [sp, #8]
   13968:	str	ip, [sp]
   1396c:	bl	1c460 <strspn@plt+0xafcc>
   13970:	ldr	r0, [r4, r0, lsl #2]
   13974:	add	sp, sp, #16
   13978:	pop	{r4, pc}
   1397c:	muleq	r2, r8, r1
   13980:	andeq	lr, r1, r0, asr #7
   13984:	subs	r3, r1, #0
   13988:	push	{r4, lr}
   1398c:	sub	sp, sp, #16
   13990:	beq	139a0 <strspn@plt+0x250c>
   13994:	ldrb	r3, [r3]
   13998:	cmp	r3, #0
   1399c:	bne	13a00 <strspn@plt+0x256c>
   139a0:	ldr	r0, [pc, #144]	; 13a38 <strspn@plt+0x25a4>
   139a4:	bl	1129c <getenv@plt>
   139a8:	subs	r1, r0, #0
   139ac:	beq	139bc <strspn@plt+0x2528>
   139b0:	ldrb	r3, [r1]
   139b4:	cmp	r3, #0
   139b8:	bne	139c8 <strspn@plt+0x2534>
   139bc:	mov	r0, #2
   139c0:	add	sp, sp, #16
   139c4:	pop	{r4, pc}
   139c8:	ldr	r3, [pc, #108]	; 13a3c <strspn@plt+0x25a8>
   139cc:	ldr	r4, [pc, #108]	; 13a40 <strspn@plt+0x25ac>
   139d0:	mov	ip, #1
   139d4:	ldr	r3, [r3]
   139d8:	mov	r0, #4
   139dc:	str	r3, [sp, #4]
   139e0:	str	r0, [sp]
   139e4:	mov	r3, r4
   139e8:	add	r2, r4, #32
   139ec:	str	ip, [sp, #8]
   139f0:	ldr	r0, [pc, #76]	; 13a44 <strspn@plt+0x25b0>
   139f4:	bl	1c460 <strspn@plt+0xafcc>
   139f8:	ldr	r0, [r4, r0, lsl #2]
   139fc:	b	139c0 <strspn@plt+0x252c>
   13a00:	ldr	r3, [pc, #52]	; 13a3c <strspn@plt+0x25a8>
   13a04:	ldr	r4, [pc, #52]	; 13a40 <strspn@plt+0x25ac>
   13a08:	mov	lr, #1
   13a0c:	ldr	r3, [r3]
   13a10:	mov	ip, #4
   13a14:	str	r3, [sp, #4]
   13a18:	add	r2, r4, #32
   13a1c:	mov	r3, r4
   13a20:	str	lr, [sp, #8]
   13a24:	str	ip, [sp]
   13a28:	bl	1c460 <strspn@plt+0xafcc>
   13a2c:	ldr	r0, [r4, r0, lsl #2]
   13a30:	add	sp, sp, #16
   13a34:	pop	{r4, pc}
   13a38:	andeq	lr, r1, r4, lsl #8
   13a3c:	muleq	r2, r8, r1
   13a40:	andeq	lr, r1, r0, asr #7
   13a44:	andeq	lr, r1, r4, lsl r4
   13a48:	ldrb	r3, [r0]
   13a4c:	cmp	r3, #47	; 0x2f
   13a50:	bne	13a60 <strspn@plt+0x25cc>
   13a54:	ldrb	r3, [r0, #1]!
   13a58:	cmp	r3, #47	; 0x2f
   13a5c:	beq	13a54 <strspn@plt+0x25c0>
   13a60:	cmp	r3, #0
   13a64:	bxeq	lr
   13a68:	mov	r2, #0
   13a6c:	push	{lr}		; (str lr, [sp, #-4]!)
   13a70:	mov	ip, r2
   13a74:	mov	r1, r0
   13a78:	mov	lr, #1
   13a7c:	cmp	r3, #47	; 0x2f
   13a80:	moveq	r2, lr
   13a84:	beq	13a94 <strspn@plt+0x2600>
   13a88:	cmp	r2, #0
   13a8c:	movne	r0, r1
   13a90:	movne	r2, ip
   13a94:	ldrb	r3, [r1, #1]!
   13a98:	cmp	r3, #0
   13a9c:	bne	13a7c <strspn@plt+0x25e8>
   13aa0:	pop	{pc}		; (ldr pc, [sp], #4)
   13aa4:	push	{r4, lr}
   13aa8:	mov	r4, r0
   13aac:	bl	11314 <strlen@plt>
   13ab0:	cmp	r0, #1
   13ab4:	popls	{r4, pc}
   13ab8:	sub	r3, r0, #1
   13abc:	add	r2, r4, r3
   13ac0:	ldrb	r1, [r4, r3]
   13ac4:	cmp	r1, #47	; 0x2f
   13ac8:	popne	{r4, pc}
   13acc:	cmp	r3, #1
   13ad0:	beq	13ae4 <strspn@plt+0x2650>
   13ad4:	ldrb	r1, [r2, #-1]!
   13ad8:	sub	r0, r3, #1
   13adc:	cmp	r1, #47	; 0x2f
   13ae0:	beq	13aec <strspn@plt+0x2658>
   13ae4:	mov	r0, r3
   13ae8:	pop	{r4, pc}
   13aec:	mov	r3, r0
   13af0:	b	13acc <strspn@plt+0x2638>
   13af4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13af8:	and	r9, r1, #3
   13afc:	sub	r3, r9, #1
   13b00:	sub	sp, sp, #3232	; 0xca0
   13b04:	tst	r3, r9
   13b08:	sub	sp, sp, #12
   13b0c:	bne	13cf0 <strspn@plt+0x285c>
   13b10:	cmp	r0, #0
   13b14:	mov	r8, r0
   13b18:	beq	13cf0 <strspn@plt+0x285c>
   13b1c:	ldrb	r6, [r0]
   13b20:	cmp	r6, #0
   13b24:	beq	13d2c <strspn@plt+0x2898>
   13b28:	add	fp, sp, #2208	; 0x8a0
   13b2c:	mov	r5, r1
   13b30:	add	r3, sp, #1184	; 0x4a0
   13b34:	mov	r1, #1024	; 0x400
   13b38:	add	fp, fp, #8
   13b3c:	add	sl, sp, #152	; 0x98
   13b40:	cmp	r6, #47	; 0x2f
   13b44:	str	r3, [sp, #1176]	; 0x498
   13b48:	str	r1, [sp, #1180]	; 0x49c
   13b4c:	str	r1, [sp, #2212]	; 0x8a4
   13b50:	str	r1, [sp, #148]	; 0x94
   13b54:	str	fp, [sp, #2208]	; 0x8a0
   13b58:	str	sl, [sp, #144]	; 0x90
   13b5c:	beq	13c08 <strspn@plt+0x2774>
   13b60:	mov	r4, sl
   13b64:	sub	r6, sl, #8
   13b68:	mov	r0, r4
   13b6c:	bl	112fc <getcwd@plt>
   13b70:	cmp	r0, #0
   13b74:	bne	13ea8 <strspn@plt+0x2a14>
   13b78:	bl	1132c <__errno_location@plt>
   13b7c:	ldr	r3, [r0]
   13b80:	cmp	r3, #12
   13b84:	beq	13cec <strspn@plt+0x2858>
   13b88:	cmp	r3, #34	; 0x22
   13b8c:	beq	13bec <strspn@plt+0x2758>
   13b90:	mov	r5, r4
   13b94:	mov	r6, #1
   13b98:	ldr	r0, [sp, #1176]	; 0x498
   13b9c:	add	r3, sp, #1184	; 0x4a0
   13ba0:	cmp	r0, r3
   13ba4:	beq	13bac <strspn@plt+0x2718>
   13ba8:	bl	14800 <strspn@plt+0x336c>
   13bac:	ldr	r0, [sp, #2208]	; 0x8a0
   13bb0:	cmp	r0, fp
   13bb4:	beq	13bbc <strspn@plt+0x2728>
   13bb8:	bl	14800 <strspn@plt+0x336c>
   13bbc:	cmp	r6, #0
   13bc0:	beq	13d10 <strspn@plt+0x287c>
   13bc4:	ldr	r0, [sp, #144]	; 0x90
   13bc8:	cmp	r0, sl
   13bcc:	moveq	r6, #0
   13bd0:	beq	13bdc <strspn@plt+0x2748>
   13bd4:	bl	14800 <strspn@plt+0x336c>
   13bd8:	mov	r6, #0
   13bdc:	mov	r0, r6
   13be0:	add	sp, sp, #3232	; 0xca0
   13be4:	add	sp, sp, #12
   13be8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13bec:	mov	r0, r6
   13bf0:	bl	1a850 <strspn@plt+0x93bc>
   13bf4:	cmp	r0, #0
   13bf8:	beq	13cec <strspn@plt+0x2858>
   13bfc:	ldr	r4, [sp, #144]	; 0x90
   13c00:	ldr	r1, [sp, #148]	; 0x94
   13c04:	b	13b68 <strspn@plt+0x26d4>
   13c08:	mov	r4, sl
   13c0c:	add	r0, sl, #1
   13c10:	strb	r6, [sp, #152]	; 0x98
   13c14:	mov	r3, #0
   13c18:	and	r2, r5, #4
   13c1c:	str	r3, [sp, #24]
   13c20:	str	r2, [sp, #8]
   13c24:	str	r3, [sp, #12]
   13c28:	str	r3, [sp, #16]
   13c2c:	str	r9, [sp, #20]
   13c30:	cmp	r6, #0
   13c34:	beq	1400c <strspn@plt+0x2b78>
   13c38:	cmp	r6, #47	; 0x2f
   13c3c:	movne	r3, r6
   13c40:	bne	13c58 <strspn@plt+0x27c4>
   13c44:	ldrb	r3, [r8, #1]!
   13c48:	cmp	r3, #47	; 0x2f
   13c4c:	beq	13c44 <strspn@plt+0x27b0>
   13c50:	cmp	r3, #0
   13c54:	beq	1400c <strspn@plt+0x2b78>
   13c58:	mov	r5, r8
   13c5c:	ldrb	r6, [r5, #1]!
   13c60:	cmp	r6, #0
   13c64:	cmpne	r6, #47	; 0x2f
   13c68:	bne	13c5c <strspn@plt+0x27c8>
   13c6c:	subs	r7, r5, r8
   13c70:	beq	1400c <strspn@plt+0x2b78>
   13c74:	cmp	r7, #1
   13c78:	beq	13df8 <strspn@plt+0x2964>
   13c7c:	cmp	r7, #2
   13c80:	cmpeq	r3, #46	; 0x2e
   13c84:	beq	13d3c <strspn@plt+0x28a8>
   13c88:	ldrb	r3, [r0, #-1]
   13c8c:	add	r6, r7, #2
   13c90:	cmp	r3, #47	; 0x2f
   13c94:	movne	r3, #47	; 0x2f
   13c98:	strbne	r3, [r0]
   13c9c:	ldr	r3, [sp, #148]	; 0x94
   13ca0:	addne	r0, r0, #1
   13ca4:	add	r3, r4, r3
   13ca8:	sub	r3, r3, r0
   13cac:	cmp	r3, r6
   13cb0:	bcs	13d90 <strspn@plt+0x28fc>
   13cb4:	mov	r9, r0
   13cb8:	b	13cd8 <strspn@plt+0x2844>
   13cbc:	ldr	r3, [sp, #148]	; 0x94
   13cc0:	ldr	r4, [sp, #144]	; 0x90
   13cc4:	sub	r3, r3, r9
   13cc8:	cmp	r3, r6
   13ccc:	add	r9, r4, r9
   13cd0:	mov	r0, r9
   13cd4:	bcs	13d90 <strspn@plt+0x28fc>
   13cd8:	add	r0, sp, #144	; 0x90
   13cdc:	bl	1a8c8 <strspn@plt+0x9434>
   13ce0:	sub	r9, r9, r4
   13ce4:	cmp	r0, #0
   13ce8:	bne	13cbc <strspn@plt+0x2828>
   13cec:	bl	1bfc4 <strspn@plt+0xab30>
   13cf0:	bl	1132c <__errno_location@plt>
   13cf4:	mov	r6, #0
   13cf8:	mov	r3, #22
   13cfc:	str	r3, [r0]
   13d00:	mov	r0, r6
   13d04:	add	sp, sp, #3232	; 0xca0
   13d08:	add	sp, sp, #12
   13d0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13d10:	strb	r6, [r4], #1
   13d14:	sub	r0, sl, #8
   13d18:	sub	r1, r4, r5
   13d1c:	bl	1a800 <strspn@plt+0x936c>
   13d20:	subs	r6, r0, #0
   13d24:	bne	13bdc <strspn@plt+0x2748>
   13d28:	b	13cec <strspn@plt+0x2858>
   13d2c:	bl	1132c <__errno_location@plt>
   13d30:	mov	r3, #2
   13d34:	str	r3, [r0]
   13d38:	b	13bdc <strspn@plt+0x2748>
   13d3c:	ldrb	r3, [r8, #1]
   13d40:	cmp	r3, #46	; 0x2e
   13d44:	bne	13c88 <strspn@plt+0x27f4>
   13d48:	add	r3, r4, #1
   13d4c:	cmp	r0, r3
   13d50:	bls	13d88 <strspn@plt+0x28f4>
   13d54:	sub	r3, r0, #1
   13d58:	cmp	r4, r3
   13d5c:	bcs	141d4 <strspn@plt+0x2d40>
   13d60:	ldrb	r2, [r0, #-2]
   13d64:	cmp	r2, #47	; 0x2f
   13d68:	beq	141d4 <strspn@plt+0x2d40>
   13d6c:	sub	r3, r0, #2
   13d70:	cmp	r3, r4
   13d74:	mov	r0, r3
   13d78:	beq	13d88 <strspn@plt+0x28f4>
   13d7c:	ldrb	r2, [r3, #-1]!
   13d80:	cmp	r2, #47	; 0x2f
   13d84:	bne	13d70 <strspn@plt+0x28dc>
   13d88:	mov	r8, r5
   13d8c:	b	13c30 <strspn@plt+0x279c>
   13d90:	mov	r2, r7
   13d94:	mov	r1, r8
   13d98:	bl	112d8 <mempcpy@plt>
   13d9c:	ldr	r3, [sp, #8]
   13da0:	cmp	r3, #0
   13da4:	mov	r3, #0
   13da8:	str	r0, [sp, #28]
   13dac:	strb	r3, [r0]
   13db0:	bne	13e04 <strspn@plt+0x2970>
   13db4:	sub	r3, fp, #8
   13db8:	mov	r9, r3
   13dbc:	str	r5, [sp, #32]
   13dc0:	ldr	r6, [sp, #2212]	; 0x8a4
   13dc4:	ldr	r5, [sp, #2208]	; 0x8a0
   13dc8:	sub	r6, r6, #1
   13dcc:	mov	r2, r6
   13dd0:	mov	r1, r5
   13dd4:	mov	r0, r4
   13dd8:	bl	11230 <readlink@plt>
   13ddc:	cmp	r6, r0
   13de0:	bgt	13ebc <strspn@plt+0x2a28>
   13de4:	mov	r0, r9
   13de8:	bl	1a850 <strspn@plt+0x93bc>
   13dec:	cmp	r0, #0
   13df0:	bne	13dc0 <strspn@plt+0x292c>
   13df4:	b	13cec <strspn@plt+0x2858>
   13df8:	cmp	r3, #46	; 0x2e
   13dfc:	bne	13c88 <strspn@plt+0x27f4>
   13e00:	b	13d88 <strspn@plt+0x28f4>
   13e04:	ldr	r3, [sp, #20]
   13e08:	cmp	r3, #2
   13e0c:	beq	140a4 <strspn@plt+0x2c10>
   13e10:	ldrb	r2, [r5]
   13e14:	mov	r3, r5
   13e18:	mov	r1, r2
   13e1c:	cmp	r1, #47	; 0x2f
   13e20:	beq	13e2c <strspn@plt+0x2998>
   13e24:	b	13e74 <strspn@plt+0x29e0>
   13e28:	mov	r3, r0
   13e2c:	ldrb	r1, [r3, #1]
   13e30:	add	r0, r3, #1
   13e34:	cmp	r1, #47	; 0x2f
   13e38:	beq	13e28 <strspn@plt+0x2994>
   13e3c:	cmp	r1, #0
   13e40:	add	r3, r3, #2
   13e44:	beq	140c0 <strspn@plt+0x2c2c>
   13e48:	cmp	r1, #46	; 0x2e
   13e4c:	bne	13e74 <strspn@plt+0x29e0>
   13e50:	ldrb	r1, [r0, #1]
   13e54:	cmp	r1, #0
   13e58:	beq	140c0 <strspn@plt+0x2c2c>
   13e5c:	cmp	r1, #46	; 0x2e
   13e60:	bne	13e1c <strspn@plt+0x2988>
   13e64:	ldrb	r3, [r0, #2]
   13e68:	cmp	r3, #47	; 0x2f
   13e6c:	cmpne	r3, #0
   13e70:	beq	140c0 <strspn@plt+0x2c2c>
   13e74:	ldr	r3, [sp, #8]
   13e78:	cmp	r3, #0
   13e7c:	bne	14180 <strspn@plt+0x2cec>
   13e80:	bl	1132c <__errno_location@plt>
   13e84:	ldr	r6, [r0]
   13e88:	subs	r6, r6, #22
   13e8c:	movne	r6, #1
   13e90:	cmp	r6, #0
   13e94:	bne	140f0 <strspn@plt+0x2c5c>
   13e98:	ldrb	r2, [r5]
   13e9c:	mov	r6, r2
   13ea0:	ldr	r0, [sp, #28]
   13ea4:	b	13d88 <strspn@plt+0x28f4>
   13ea8:	mov	r1, #0
   13eac:	mov	r0, r4
   13eb0:	bl	1120c <rawmemchr@plt>
   13eb4:	ldrb	r6, [r8]
   13eb8:	b	13c14 <strspn@plt+0x2780>
   13ebc:	cmp	r0, #0
   13ec0:	mov	r9, r5
   13ec4:	mov	r6, r0
   13ec8:	ldr	r5, [sp, #32]
   13ecc:	blt	13e04 <strspn@plt+0x2970>
   13ed0:	ldr	r3, [sp, #16]
   13ed4:	cmp	r3, #19
   13ed8:	addle	r3, r3, #1
   13edc:	strle	r3, [sp, #16]
   13ee0:	ble	13fa4 <strspn@plt+0x2b10>
   13ee4:	ldrb	r3, [r8]
   13ee8:	cmp	r3, #0
   13eec:	beq	13fa4 <strspn@plt+0x2b10>
   13ef0:	ldr	r2, [sp, #28]
   13ef4:	rsb	r7, r7, #0
   13ef8:	mov	r3, #0
   13efc:	strb	r3, [r2, r7]
   13f00:	ldrb	r1, [r4]
   13f04:	add	r3, sp, #40	; 0x28
   13f08:	mov	r2, r3
   13f0c:	cmp	r1, #0
   13f10:	ldr	r3, [pc, #708]	; 141dc <strspn@plt+0x2d48>
   13f14:	movne	r3, r4
   13f18:	mov	r1, r3
   13f1c:	mov	r0, #3
   13f20:	bl	1144c <__xstat64@plt>
   13f24:	cmp	r0, #0
   13f28:	bne	13f74 <strspn@plt+0x2ae0>
   13f2c:	ldrb	r3, [r8]
   13f30:	ldr	r1, [sp, #24]
   13f34:	ldr	r2, [sp, #28]
   13f38:	cmp	r1, #0
   13f3c:	strb	r3, [r2, r7]
   13f40:	beq	14190 <strspn@plt+0x2cfc>
   13f44:	add	r2, sp, #40	; 0x28
   13f48:	mov	r1, r8
   13f4c:	ldr	r0, [sp, #24]
   13f50:	bl	14698 <strspn@plt+0x3204>
   13f54:	cmp	r0, #0
   13f58:	beq	13f94 <strspn@plt+0x2b00>
   13f5c:	ldr	r3, [sp, #20]
   13f60:	cmp	r3, #2
   13f64:	beq	140a4 <strspn@plt+0x2c10>
   13f68:	bl	1132c <__errno_location@plt>
   13f6c:	mov	r3, #40	; 0x28
   13f70:	str	r3, [r0]
   13f74:	mov	r5, r4
   13f78:	ldr	r4, [sp, #28]
   13f7c:	mov	r6, #1
   13f80:	ldr	r0, [sp, #24]
   13f84:	cmp	r0, #0
   13f88:	beq	13b98 <strspn@plt+0x2704>
   13f8c:	bl	15368 <strspn@plt+0x3ed4>
   13f90:	b	13b98 <strspn@plt+0x2704>
   13f94:	add	r2, sp, #40	; 0x28
   13f98:	mov	r1, r8
   13f9c:	ldr	r0, [sp, #24]
   13fa0:	bl	14630 <strspn@plt+0x319c>
   13fa4:	mov	r3, #0
   13fa8:	strb	r3, [r9, r6]
   13fac:	ldr	r2, [sp, #12]
   13fb0:	ldr	r8, [sp, #1176]	; 0x498
   13fb4:	cmp	r2, r3
   13fb8:	subne	r3, r5, r8
   13fbc:	moveq	r3, r2
   13fc0:	mov	r0, r5
   13fc4:	str	r3, [sp, #36]	; 0x24
   13fc8:	bl	11314 <strlen@plt>
   13fcc:	adds	r7, r6, r0
   13fd0:	str	r0, [sp, #32]
   13fd4:	bcs	13cec <strspn@plt+0x2858>
   13fd8:	ldr	r3, [sp, #1180]	; 0x49c
   13fdc:	cmp	r3, r7
   13fe0:	bls	13ff4 <strspn@plt+0x2b60>
   13fe4:	b	14038 <strspn@plt+0x2ba4>
   13fe8:	ldr	r3, [sp, #1180]	; 0x49c
   13fec:	cmp	r7, r3
   13ff0:	bcc	14034 <strspn@plt+0x2ba0>
   13ff4:	add	r0, sp, #1168	; 0x490
   13ff8:	add	r0, r0, #8
   13ffc:	bl	1a8c8 <strspn@plt+0x9434>
   14000:	cmp	r0, #0
   14004:	bne	13fe8 <strspn@plt+0x2b54>
   14008:	b	13cec <strspn@plt+0x2858>
   1400c:	add	r3, r4, #1
   14010:	cmp	r0, r3
   14014:	bls	140b0 <strspn@plt+0x2c1c>
   14018:	ldrb	r3, [r0, #-1]
   1401c:	mov	r5, r4
   14020:	mov	r6, #0
   14024:	cmp	r3, #47	; 0x2f
   14028:	subeq	r4, r0, #1
   1402c:	movne	r4, r0
   14030:	b	13f80 <strspn@plt+0x2aec>
   14034:	ldr	r8, [sp, #1176]	; 0x498
   14038:	ldr	r3, [sp, #12]
   1403c:	add	r0, r8, r6
   14040:	cmp	r3, #0
   14044:	ldrne	r3, [sp, #36]	; 0x24
   14048:	addne	r5, r8, r3
   1404c:	ldr	r3, [sp, #32]
   14050:	mov	r1, r5
   14054:	add	r2, r3, #1
   14058:	bl	11170 <memmove@plt>
   1405c:	mov	r2, r6
   14060:	mov	r1, r9
   14064:	mov	r0, r8
   14068:	bl	111ac <memcpy@plt>
   1406c:	ldrb	r2, [r9]
   14070:	cmp	r2, #47	; 0x2f
   14074:	mov	r3, r0
   14078:	beq	141b8 <strspn@plt+0x2d24>
   1407c:	ldr	r1, [sp, #28]
   14080:	add	r2, r4, #1
   14084:	cmp	r1, r2
   14088:	bhi	14130 <strspn@plt+0x2c9c>
   1408c:	ldrb	r6, [r3]
   14090:	mov	r5, r3
   14094:	mov	r3, #1
   14098:	mov	r0, r1
   1409c:	str	r3, [sp, #12]
   140a0:	b	13d88 <strspn@plt+0x28f4>
   140a4:	ldr	r0, [sp, #28]
   140a8:	ldrb	r6, [r5]
   140ac:	b	13d88 <strspn@plt+0x28f4>
   140b0:	mov	r5, r4
   140b4:	mov	r6, #0
   140b8:	mov	r4, r0
   140bc:	b	13f80 <strspn@plt+0x2aec>
   140c0:	ldr	r3, [pc, #280]	; 141e0 <strspn@plt+0x2d4c>
   140c4:	ldr	r0, [sp, #28]
   140c8:	mov	r2, #0
   140cc:	ldrh	r1, [r3]
   140d0:	mov	r3, #512	; 0x200
   140d4:	strh	r1, [r0]
   140d8:	mov	r1, r4
   140dc:	mvn	r0, #99	; 0x63
   140e0:	bl	11188 <faccessat@plt>
   140e4:	adds	r6, r0, #0
   140e8:	movne	r6, #1
   140ec:	b	13e90 <strspn@plt+0x29fc>
   140f0:	ldr	r3, [sp, #20]
   140f4:	cmp	r3, #1
   140f8:	bne	14124 <strspn@plt+0x2c90>
   140fc:	bl	1132c <__errno_location@plt>
   14100:	ldr	r3, [r0]
   14104:	cmp	r3, #2
   14108:	bne	14124 <strspn@plt+0x2c90>
   1410c:	ldr	r1, [pc, #204]	; 141e0 <strspn@plt+0x2d4c>
   14110:	mov	r0, r5
   14114:	bl	11494 <strspn@plt>
   14118:	ldrb	r3, [r5, r0]
   1411c:	cmp	r3, #0
   14120:	beq	140a4 <strspn@plt+0x2c10>
   14124:	mov	r5, r4
   14128:	ldr	r4, [sp, #28]
   1412c:	b	13f80 <strspn@plt+0x2aec>
   14130:	sub	r0, r1, #1
   14134:	cmp	r0, r4
   14138:	bls	1416c <strspn@plt+0x2cd8>
   1413c:	ldrb	r2, [r1, #-2]
   14140:	cmp	r2, #47	; 0x2f
   14144:	beq	1416c <strspn@plt+0x2cd8>
   14148:	ldr	r2, [sp, #28]
   1414c:	sub	r2, r2, #2
   14150:	cmp	r4, r2
   14154:	mov	r0, r2
   14158:	beq	1416c <strspn@plt+0x2cd8>
   1415c:	ldrb	r1, [r2, #-1]
   14160:	sub	r2, r2, #1
   14164:	cmp	r1, #47	; 0x2f
   14168:	bne	14150 <strspn@plt+0x2cbc>
   1416c:	ldrb	r6, [r3]
   14170:	mov	r5, r3
   14174:	mov	r3, #1
   14178:	str	r3, [sp, #12]
   1417c:	b	13d88 <strspn@plt+0x28f4>
   14180:	cmp	r2, #0
   14184:	bne	13e9c <strspn@plt+0x2a08>
   14188:	mov	r3, #512	; 0x200
   1418c:	b	140d8 <strspn@plt+0x2c44>
   14190:	ldr	r3, [pc, #76]	; 141e4 <strspn@plt+0x2d50>
   14194:	ldr	r2, [pc, #76]	; 141e8 <strspn@plt+0x2d54>
   14198:	str	r3, [sp]
   1419c:	mov	r0, #7
   141a0:	ldr	r3, [pc, #68]	; 141ec <strspn@plt+0x2d58>
   141a4:	bl	15078 <strspn@plt+0x3be4>
   141a8:	subs	r3, r0, #0
   141ac:	str	r3, [sp, #24]
   141b0:	bne	13f44 <strspn@plt+0x2ab0>
   141b4:	b	13cec <strspn@plt+0x2858>
   141b8:	mov	r3, #1
   141bc:	strb	r2, [r4]
   141c0:	mov	r5, r0
   141c4:	ldrb	r6, [r0]
   141c8:	str	r3, [sp, #12]
   141cc:	add	r0, r4, #1
   141d0:	b	13d88 <strspn@plt+0x28f4>
   141d4:	mov	r0, r3
   141d8:	b	13d88 <strspn@plt+0x28f4>
   141dc:	andeq	lr, r1, ip, ror #1
   141e0:	andeq	lr, r1, ip, ror #6
   141e4:	andeq	r6, r1, r8, ror #4
   141e8:	andeq	r6, r1, r4, ror #3
   141ec:	andeq	r6, r1, ip, lsl r2
   141f0:	ldr	r3, [pc, #4]	; 141fc <strspn@plt+0x2d68>
   141f4:	str	r0, [r3]
   141f8:	bx	lr
   141fc:	andeq	pc, r2, r0, ror #3
   14200:	push	{r4, r5, r6, lr}
   14204:	sub	sp, sp, #8
   14208:	ldr	r4, [pc, #248]	; 14308 <strspn@plt+0x2e74>
   1420c:	ldr	r5, [r4]
   14210:	mov	r0, r5
   14214:	bl	147c4 <strspn@plt+0x3330>
   14218:	cmp	r0, #0
   1421c:	moveq	r4, r0
   14220:	bne	1424c <strspn@plt+0x2db8>
   14224:	mov	r0, r5
   14228:	bl	1c708 <strspn@plt+0xb274>
   1422c:	cmp	r0, #0
   14230:	moveq	r0, r4
   14234:	orrne	r0, r4, #1
   14238:	cmp	r0, #0
   1423c:	bne	14278 <strspn@plt+0x2de4>
   14240:	add	sp, sp, #8
   14244:	pop	{r4, r5, r6, lr}
   14248:	b	14340 <strspn@plt+0x2eac>
   1424c:	mov	r3, #1
   14250:	str	r3, [sp]
   14254:	mov	r0, r5
   14258:	mov	r2, #0
   1425c:	mov	r3, #0
   14260:	bl	14858 <strspn@plt+0x33c4>
   14264:	cmp	r0, #0
   14268:	beq	142d4 <strspn@plt+0x2e40>
   1426c:	ldr	r5, [r4]
   14270:	mov	r4, #0
   14274:	b	14224 <strspn@plt+0x2d90>
   14278:	mov	r2, #5
   1427c:	ldr	r1, [pc, #136]	; 1430c <strspn@plt+0x2e78>
   14280:	mov	r0, #0
   14284:	bl	111e8 <dcgettext@plt>
   14288:	ldr	r2, [pc, #128]	; 14310 <strspn@plt+0x2e7c>
   1428c:	ldr	r4, [r2]
   14290:	cmp	r4, #0
   14294:	mov	r5, r0
   14298:	beq	142ec <strspn@plt+0x2e58>
   1429c:	bl	1132c <__errno_location@plt>
   142a0:	ldr	r6, [r0]
   142a4:	mov	r0, r4
   142a8:	bl	18f7c <strspn@plt+0x7ae8>
   142ac:	mov	r1, r6
   142b0:	str	r5, [sp]
   142b4:	ldr	r2, [pc, #88]	; 14314 <strspn@plt+0x2e80>
   142b8:	mov	r3, r0
   142bc:	mov	r0, #0
   142c0:	bl	11284 <error@plt>
   142c4:	bl	14340 <strspn@plt+0x2eac>
   142c8:	ldr	r3, [pc, #72]	; 14318 <strspn@plt+0x2e84>
   142cc:	ldr	r0, [r3]
   142d0:	bl	111a0 <_exit@plt>
   142d4:	ldr	r0, [r4]
   142d8:	bl	145d0 <strspn@plt+0x313c>
   142dc:	ldr	r5, [r4]
   142e0:	adds	r4, r0, #0
   142e4:	movne	r4, #1
   142e8:	b	14224 <strspn@plt+0x2d90>
   142ec:	bl	1132c <__errno_location@plt>
   142f0:	mov	r3, r5
   142f4:	ldr	r2, [pc, #32]	; 1431c <strspn@plt+0x2e88>
   142f8:	ldr	r1, [r0]
   142fc:	mov	r0, r4
   14300:	bl	11284 <error@plt>
   14304:	b	142c4 <strspn@plt+0x2e30>
   14308:			; <UNDEFINED> instruction: 0x0002f1b8
   1430c:	andeq	lr, r1, r4, ror #8
   14310:	andeq	pc, r2, r0, ror #3
   14314:	andeq	lr, r1, r8, ror r4
   14318:	andeq	pc, r2, r4, asr r1	; <UNPREDICTABLE>
   1431c:	andeq	lr, r1, ip, ror r4
   14320:	ldr	r3, [pc, #4]	; 1432c <strspn@plt+0x2e98>
   14324:	str	r0, [r3]
   14328:	bx	lr
   1432c:	andeq	pc, r2, r4, ror #3
   14330:	ldr	r3, [pc, #4]	; 1433c <strspn@plt+0x2ea8>
   14334:	strb	r0, [r3, #4]
   14338:	bx	lr
   1433c:	andeq	pc, r2, r4, ror #3
   14340:	ldr	r3, [pc, #192]	; 14408 <strspn@plt+0x2f74>
   14344:	push	{r4, r5, r6, lr}
   14348:	sub	sp, sp, #8
   1434c:	ldr	r0, [r3]
   14350:	bl	1c708 <strspn@plt+0xb274>
   14354:	cmp	r0, #0
   14358:	beq	1437c <strspn@plt+0x2ee8>
   1435c:	ldr	r4, [pc, #168]	; 1440c <strspn@plt+0x2f78>
   14360:	ldrb	r3, [r4, #4]
   14364:	cmp	r3, #0
   14368:	beq	14398 <strspn@plt+0x2f04>
   1436c:	bl	1132c <__errno_location@plt>
   14370:	ldr	r3, [r0]
   14374:	cmp	r3, #32
   14378:	bne	14398 <strspn@plt+0x2f04>
   1437c:	ldr	r3, [pc, #140]	; 14410 <strspn@plt+0x2f7c>
   14380:	ldr	r0, [r3]
   14384:	bl	1c708 <strspn@plt+0xb274>
   14388:	cmp	r0, #0
   1438c:	bne	143e0 <strspn@plt+0x2f4c>
   14390:	add	sp, sp, #8
   14394:	pop	{r4, r5, r6, pc}
   14398:	mov	r2, #5
   1439c:	ldr	r1, [pc, #112]	; 14414 <strspn@plt+0x2f80>
   143a0:	mov	r0, #0
   143a4:	bl	111e8 <dcgettext@plt>
   143a8:	ldr	r4, [r4]
   143ac:	cmp	r4, #0
   143b0:	mov	r5, r0
   143b4:	beq	143ec <strspn@plt+0x2f58>
   143b8:	bl	1132c <__errno_location@plt>
   143bc:	ldr	r6, [r0]
   143c0:	mov	r0, r4
   143c4:	bl	18f7c <strspn@plt+0x7ae8>
   143c8:	mov	r1, r6
   143cc:	str	r5, [sp]
   143d0:	ldr	r2, [pc, #64]	; 14418 <strspn@plt+0x2f84>
   143d4:	mov	r3, r0
   143d8:	mov	r0, #0
   143dc:	bl	11284 <error@plt>
   143e0:	ldr	r3, [pc, #52]	; 1441c <strspn@plt+0x2f88>
   143e4:	ldr	r0, [r3]
   143e8:	bl	111a0 <_exit@plt>
   143ec:	bl	1132c <__errno_location@plt>
   143f0:	mov	r3, r5
   143f4:	ldr	r2, [pc, #36]	; 14420 <strspn@plt+0x2f8c>
   143f8:	ldr	r1, [r0]
   143fc:	mov	r0, r4
   14400:	bl	11284 <error@plt>
   14404:	b	143e0 <strspn@plt+0x2f4c>
   14408:			; <UNDEFINED> instruction: 0x0002f1bc
   1440c:	andeq	pc, r2, r4, ror #3
   14410:			; <UNDEFINED> instruction: 0x0002f1b0
   14414:	andeq	lr, r1, r0, lsl #9
   14418:	andeq	lr, r1, r8, ror r4
   1441c:	andeq	pc, r2, r4, asr r1	; <UNPREDICTABLE>
   14420:	andeq	lr, r1, ip, ror r4
   14424:	push	{r4, lr}
   14428:	bl	144b0 <strspn@plt+0x301c>
   1442c:	cmp	r0, #0
   14430:	popne	{r4, pc}
   14434:	bl	1bfc4 <strspn@plt+0xab30>
   14438:	push	{r4, r5, r6, lr}
   1443c:	mov	r5, r0
   14440:	ldrb	r4, [r0]
   14444:	bl	13a48 <strspn@plt+0x25b4>
   14448:	sub	r4, r4, #47	; 0x2f
   1444c:	clz	r4, r4
   14450:	lsr	r4, r4, #5
   14454:	sub	r0, r0, r5
   14458:	cmp	r0, r4
   1445c:	bls	144a8 <strspn@plt+0x3014>
   14460:	sub	r3, r0, #1
   14464:	add	r2, r5, r3
   14468:	ldrb	r1, [r5, r3]
   1446c:	cmp	r1, #47	; 0x2f
   14470:	beq	1448c <strspn@plt+0x2ff8>
   14474:	b	144a8 <strspn@plt+0x3014>
   14478:	ldrb	r1, [r2, #-1]!
   1447c:	sub	r0, r3, #1
   14480:	cmp	r1, #47	; 0x2f
   14484:	bne	1449c <strspn@plt+0x3008>
   14488:	mov	r3, r0
   1448c:	cmp	r4, r3
   14490:	bne	14478 <strspn@plt+0x2fe4>
   14494:	mov	r0, r4
   14498:	pop	{r4, r5, r6, pc}
   1449c:	mov	r4, r3
   144a0:	mov	r0, r4
   144a4:	pop	{r4, r5, r6, pc}
   144a8:	mov	r4, r0
   144ac:	b	14494 <strspn@plt+0x3000>
   144b0:	push	{r4, r5, r6, r7, r8, lr}
   144b4:	mov	r6, r0
   144b8:	ldrb	r4, [r0]
   144bc:	bl	13a48 <strspn@plt+0x25b4>
   144c0:	sub	r4, r4, #47	; 0x2f
   144c4:	clz	r4, r4
   144c8:	lsr	r4, r4, #5
   144cc:	sub	r5, r0, r6
   144d0:	cmp	r5, r4
   144d4:	bls	14590 <strspn@plt+0x30fc>
   144d8:	sub	r3, r5, #1
   144dc:	add	r2, r6, r3
   144e0:	ldrb	r1, [r6, r3]
   144e4:	cmp	r1, #47	; 0x2f
   144e8:	beq	14504 <strspn@plt+0x3070>
   144ec:	b	14560 <strspn@plt+0x30cc>
   144f0:	ldrb	r0, [r2, #-1]!
   144f4:	sub	ip, r3, #1
   144f8:	cmp	r0, #47	; 0x2f
   144fc:	bne	1455c <strspn@plt+0x30c8>
   14500:	mov	r3, ip
   14504:	cmp	r4, r3
   14508:	bne	144f0 <strspn@plt+0x305c>
   1450c:	eor	r3, r4, #1
   14510:	and	r3, r3, #1
   14514:	add	r0, r4, #1
   14518:	add	r0, r0, r3
   1451c:	uxtb	r5, r3
   14520:	bl	1c0c0 <strspn@plt+0xac2c>
   14524:	subs	r7, r0, #0
   14528:	beq	14588 <strspn@plt+0x30f4>
   1452c:	mov	r1, r6
   14530:	mov	r2, r4
   14534:	bl	111ac <memcpy@plt>
   14538:	cmp	r5, #0
   1453c:	movne	r5, #1
   14540:	moveq	r5, r4
   14544:	movne	r3, #46	; 0x2e
   14548:	strbne	r3, [r7]
   1454c:	mov	r3, #0
   14550:	strb	r3, [r7, r5]
   14554:	mov	r0, r7
   14558:	pop	{r4, r5, r6, r7, r8, pc}
   1455c:	mov	r5, r3
   14560:	add	r0, r5, #1
   14564:	cmp	r5, #0
   14568:	addeq	r0, r0, #1
   1456c:	bl	1c0c0 <strspn@plt+0xac2c>
   14570:	subs	r7, r0, #0
   14574:	beq	14588 <strspn@plt+0x30f4>
   14578:	mov	r1, r6
   1457c:	mov	r2, r5
   14580:	bl	111ac <memcpy@plt>
   14584:	b	1454c <strspn@plt+0x30b8>
   14588:	mov	r7, #0
   1458c:	b	14554 <strspn@plt+0x30c0>
   14590:	mov	r4, r5
   14594:	b	1450c <strspn@plt+0x3078>
   14598:	push	{r4, lr}
   1459c:	mov	r4, r0
   145a0:	bl	13a48 <strspn@plt+0x25b4>
   145a4:	ldrb	r3, [r0]
   145a8:	cmp	r3, #0
   145ac:	movne	r4, r0
   145b0:	mov	r0, r4
   145b4:	bl	13aa4 <strspn@plt+0x2610>
   145b8:	mov	r2, #0
   145bc:	ldrb	r3, [r4, r0]
   145c0:	strb	r2, [r4, r0]
   145c4:	subs	r0, r3, r2
   145c8:	movne	r0, #1
   145cc:	pop	{r4, pc}
   145d0:	push	{r4, lr}
   145d4:	subs	r4, r0, #0
   145d8:	sub	sp, sp, #8
   145dc:	beq	145f8 <strspn@plt+0x3164>
   145e0:	bl	112c0 <__freading@plt>
   145e4:	cmp	r0, #0
   145e8:	beq	145f8 <strspn@plt+0x3164>
   145ec:	ldr	r3, [r4]
   145f0:	tst	r3, #256	; 0x100
   145f4:	bne	14608 <strspn@plt+0x3174>
   145f8:	mov	r0, r4
   145fc:	add	sp, sp, #8
   14600:	pop	{r4, lr}
   14604:	b	11158 <fflush@plt>
   14608:	mov	r3, #1
   1460c:	str	r3, [sp]
   14610:	mov	r2, #0
   14614:	mov	r3, #0
   14618:	mov	r0, r4
   1461c:	bl	14858 <strspn@plt+0x33c4>
   14620:	mov	r0, r4
   14624:	add	sp, sp, #8
   14628:	pop	{r4, lr}
   1462c:	b	11158 <fflush@plt>
   14630:	push	{r4, r5, r6, r7, r8, lr}
   14634:	subs	r8, r0, #0
   14638:	popeq	{r4, r5, r6, r7, r8, pc}
   1463c:	mov	r0, #24
   14640:	mov	r4, r1
   14644:	mov	r7, r2
   14648:	bl	1b97c <strspn@plt+0xa4e8>
   1464c:	mov	r6, r0
   14650:	mov	r0, r4
   14654:	bl	1bf8c <strspn@plt+0xaaf8>
   14658:	ldrd	r4, [r7, #96]	; 0x60
   1465c:	ldrd	r2, [r7]
   14660:	mov	r1, r6
   14664:	strd	r4, [r6, #8]
   14668:	strd	r2, [r6, #16]
   1466c:	str	r0, [r6]
   14670:	mov	r0, r8
   14674:	bl	159e0 <strspn@plt+0x454c>
   14678:	cmp	r0, #0
   1467c:	beq	14694 <strspn@plt+0x3200>
   14680:	cmp	r6, r0
   14684:	popeq	{r4, r5, r6, r7, r8, pc}
   14688:	mov	r0, r6
   1468c:	pop	{r4, r5, r6, r7, r8, lr}
   14690:	b	16268 <strspn@plt+0x4dd4>
   14694:	bl	1bfc4 <strspn@plt+0xab30>
   14698:	subs	r3, r0, #0
   1469c:	beq	146d8 <strspn@plt+0x3244>
   146a0:	push	{r4, r5, lr}
   146a4:	sub	sp, sp, #28
   146a8:	ldrd	r4, [r2, #96]	; 0x60
   146ac:	ldrd	r2, [r2]
   146b0:	mov	ip, r1
   146b4:	mov	r1, sp
   146b8:	str	ip, [sp]
   146bc:	strd	r4, [sp, #8]
   146c0:	strd	r2, [sp, #16]
   146c4:	bl	14d98 <strspn@plt+0x3904>
   146c8:	adds	r0, r0, #0
   146cc:	movne	r0, #1
   146d0:	add	sp, sp, #28
   146d4:	pop	{r4, r5, pc}
   146d8:	mov	r0, r3
   146dc:	bx	lr
   146e0:	push	{r4, lr}
   146e4:	bl	146f4 <strspn@plt+0x3260>
   146e8:	cmp	r0, #0
   146ec:	popne	{r4, pc}
   146f0:	bl	1bfc4 <strspn@plt+0xab30>
   146f4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   146f8:	mov	r6, r1
   146fc:	mov	r8, r2
   14700:	mov	fp, r0
   14704:	bl	13a48 <strspn@plt+0x25b4>
   14708:	mov	r4, r0
   1470c:	bl	13aa4 <strspn@plt+0x2610>
   14710:	sub	r4, r4, fp
   14714:	mov	r5, r0
   14718:	mov	r0, r6
   1471c:	bl	11314 <strlen@plt>
   14720:	cmp	r5, #0
   14724:	add	r4, r4, r5
   14728:	mov	r7, r0
   1472c:	beq	147a0 <strspn@plt+0x330c>
   14730:	add	r3, fp, r4
   14734:	ldrb	r3, [r3, #-1]
   14738:	cmp	r3, #47	; 0x2f
   1473c:	beq	147b8 <strspn@plt+0x3324>
   14740:	ldrb	r3, [r6]
   14744:	cmp	r3, #47	; 0x2f
   14748:	beq	147b8 <strspn@plt+0x3324>
   1474c:	mov	r5, #1
   14750:	mov	sl, #47	; 0x2f
   14754:	add	r0, r7, #1
   14758:	add	r0, r0, r4
   1475c:	add	r0, r0, r5
   14760:	bl	1c0c0 <strspn@plt+0xac2c>
   14764:	subs	r9, r0, #0
   14768:	beq	14798 <strspn@plt+0x3304>
   1476c:	mov	r2, r4
   14770:	mov	r1, fp
   14774:	bl	112d8 <mempcpy@plt>
   14778:	cmp	r8, #0
   1477c:	mov	r2, r7
   14780:	mov	r1, r6
   14784:	strb	sl, [r0], r5
   14788:	strne	r0, [r8]
   1478c:	bl	112d8 <mempcpy@plt>
   14790:	mov	r3, #0
   14794:	strb	r3, [r0]
   14798:	mov	r0, r9
   1479c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   147a0:	ldrb	r3, [r6]
   147a4:	cmp	r3, #47	; 0x2f
   147a8:	moveq	r5, #1
   147ac:	moveq	sl, #46	; 0x2e
   147b0:	movne	sl, r5
   147b4:	b	14754 <strspn@plt+0x32c0>
   147b8:	mov	r5, #0
   147bc:	mov	sl, r5
   147c0:	b	14754 <strspn@plt+0x32c0>
   147c4:	ldr	r2, [r0, #20]
   147c8:	ldr	r3, [r0, #16]
   147cc:	cmp	r2, r3
   147d0:	bhi	147f8 <strspn@plt+0x3364>
   147d4:	ldr	r3, [r0]
   147d8:	ldmib	r0, {r1, r2}
   147dc:	ands	r3, r3, #256	; 0x100
   147e0:	ldrne	r3, [r0, #44]	; 0x2c
   147e4:	ldrne	r0, [r0, #36]	; 0x24
   147e8:	sub	r2, r2, r1
   147ec:	subne	r3, r3, r0
   147f0:	add	r0, r3, r2
   147f4:	bx	lr
   147f8:	mov	r0, #0
   147fc:	bx	lr
   14800:	push	{r4, r5, lr}
   14804:	sub	sp, sp, #12
   14808:	mov	r5, r0
   1480c:	bl	1132c <__errno_location@plt>
   14810:	mov	r2, #0
   14814:	mov	r4, r0
   14818:	ldr	r3, [r0]
   1481c:	str	r2, [r4]
   14820:	mov	r0, r5
   14824:	str	r3, [sp]
   14828:	str	r3, [sp, #4]
   1482c:	bl	1117c <free@plt>
   14830:	ldr	r3, [r4]
   14834:	add	r2, sp, #8
   14838:	cmp	r3, #0
   1483c:	moveq	r3, #4
   14840:	movne	r3, #0
   14844:	add	r3, r2, r3
   14848:	ldr	r3, [r3, #-8]
   1484c:	str	r3, [r4]
   14850:	add	sp, sp, #12
   14854:	pop	{r4, r5, pc}
   14858:	push	{r4, r5, r6, r7, r8, lr}
   1485c:	sub	sp, sp, #8
   14860:	ldmib	r0, {ip, lr}
   14864:	mov	r4, r0
   14868:	ldr	r5, [sp, #32]
   1486c:	cmp	lr, ip
   14870:	beq	14888 <strspn@plt+0x33f4>
   14874:	str	r5, [sp, #32]
   14878:	mov	r0, r4
   1487c:	add	sp, sp, #8
   14880:	pop	{r4, r5, r6, r7, r8, lr}
   14884:	b	113b0 <fseeko64@plt>
   14888:	ldr	lr, [r0, #20]
   1488c:	ldr	ip, [r0, #16]
   14890:	cmp	lr, ip
   14894:	bne	14874 <strspn@plt+0x33e0>
   14898:	ldr	r8, [r0, #36]	; 0x24
   1489c:	cmp	r8, #0
   148a0:	bne	14874 <strspn@plt+0x33e0>
   148a4:	mov	r6, r2
   148a8:	mov	r7, r3
   148ac:	bl	11380 <fileno@plt>
   148b0:	mov	r2, r6
   148b4:	mov	r3, r7
   148b8:	str	r5, [sp]
   148bc:	bl	11248 <lseek64@plt>
   148c0:	mvn	r3, #0
   148c4:	mvn	r2, #0
   148c8:	cmp	r1, r3
   148cc:	cmpeq	r0, r2
   148d0:	beq	148f0 <strspn@plt+0x345c>
   148d4:	ldr	r3, [r4]
   148d8:	strd	r0, [r4, #80]	; 0x50
   148dc:	mov	r0, r8
   148e0:	bic	r3, r3, #16
   148e4:	str	r3, [r4]
   148e8:	add	sp, sp, #8
   148ec:	pop	{r4, r5, r6, r7, r8, pc}
   148f0:	mvn	r0, #0
   148f4:	b	148e8 <strspn@plt+0x3454>
   148f8:	push	{r4, lr}
   148fc:	ror	r0, r0, #3
   14900:	bl	1cdf4 <strspn@plt+0xb960>
   14904:	mov	r0, r1
   14908:	pop	{r4, pc}
   1490c:	sub	r0, r1, r0
   14910:	clz	r0, r0
   14914:	lsr	r0, r0, #5
   14918:	bx	lr
   1491c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14920:	mov	r5, r1
   14924:	mov	r6, r0
   14928:	ldr	r4, [r0, #24]
   1492c:	ldr	r1, [r0, #8]
   14930:	mov	r0, r5
   14934:	mov	r8, r3
   14938:	mov	sl, r2
   1493c:	blx	r4
   14940:	ldr	r3, [r6, #8]
   14944:	cmp	r0, r3
   14948:	bcs	14a38 <strspn@plt+0x35a4>
   1494c:	ldr	r9, [r6]
   14950:	mov	r7, r0
   14954:	add	r4, r9, r0, lsl #3
   14958:	str	r4, [sl]
   1495c:	ldr	r3, [r9, r0, lsl #3]
   14960:	cmp	r3, #0
   14964:	beq	149f8 <strspn@plt+0x3564>
   14968:	cmp	r5, r3
   1496c:	beq	1498c <strspn@plt+0x34f8>
   14970:	mov	r1, r3
   14974:	mov	r0, r5
   14978:	ldr	r3, [r6, #28]
   1497c:	blx	r3
   14980:	cmp	r0, #0
   14984:	beq	149ec <strspn@plt+0x3558>
   14988:	ldr	r3, [r9, r7, lsl #3]
   1498c:	cmp	r8, #0
   14990:	beq	149bc <strspn@plt+0x3528>
   14994:	ldr	r2, [r4, #4]
   14998:	cmp	r2, #0
   1499c:	movne	ip, #0
   149a0:	ldmne	r2, {r0, r1}
   149a4:	streq	r2, [r9, r7, lsl #3]
   149a8:	stmne	r4, {r0, r1}
   149ac:	strne	ip, [r2]
   149b0:	ldrne	r1, [r6, #36]	; 0x24
   149b4:	strne	r1, [r2, #4]
   149b8:	strne	r2, [r6, #36]	; 0x24
   149bc:	mov	r0, r3
   149c0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   149c4:	ldr	r3, [r2]
   149c8:	cmp	r5, r3
   149cc:	beq	14a0c <strspn@plt+0x3578>
   149d0:	mov	r1, r3
   149d4:	mov	r0, r5
   149d8:	ldr	r3, [r6, #28]
   149dc:	blx	r3
   149e0:	cmp	r0, #0
   149e4:	bne	14a04 <strspn@plt+0x3570>
   149e8:	ldr	r4, [r4, #4]
   149ec:	ldr	r2, [r4, #4]
   149f0:	cmp	r2, #0
   149f4:	bne	149c4 <strspn@plt+0x3530>
   149f8:	mov	r3, #0
   149fc:	mov	r0, r3
   14a00:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14a04:	ldr	r2, [r4, #4]
   14a08:	ldr	r3, [r2]
   14a0c:	cmp	r8, #0
   14a10:	beq	149bc <strspn@plt+0x3528>
   14a14:	ldr	r0, [r2, #4]
   14a18:	mov	r1, #0
   14a1c:	str	r0, [r4, #4]
   14a20:	str	r1, [r2]
   14a24:	ldr	r1, [r6, #36]	; 0x24
   14a28:	mov	r0, r3
   14a2c:	str	r1, [r2, #4]
   14a30:	str	r2, [r6, #36]	; 0x24
   14a34:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14a38:	bl	11464 <abort@plt>
   14a3c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14a40:	ldr	r6, [r1]
   14a44:	ldr	r3, [r1, #4]
   14a48:	cmp	r6, r3
   14a4c:	bcs	14b1c <strspn@plt+0x3688>
   14a50:	mov	r9, r2
   14a54:	mov	r5, r0
   14a58:	mov	r8, r1
   14a5c:	add	r6, r6, #8
   14a60:	mov	sl, #0
   14a64:	ldr	fp, [r6, #-8]
   14a68:	mov	r7, r6
   14a6c:	cmp	fp, #0
   14a70:	beq	14b10 <strspn@plt+0x367c>
   14a74:	ldr	r4, [r6, #-4]
   14a78:	cmp	r4, #0
   14a7c:	beq	14b00 <strspn@plt+0x366c>
   14a80:	ldr	r1, [r5, #8]
   14a84:	b	14aa0 <strspn@plt+0x360c>
   14a88:	ldr	r3, [ip, #4]
   14a8c:	cmp	r2, #0
   14a90:	str	r3, [r4, #4]
   14a94:	str	r4, [ip, #4]
   14a98:	beq	14afc <strspn@plt+0x3668>
   14a9c:	mov	r4, r2
   14aa0:	ldr	fp, [r4]
   14aa4:	ldr	r3, [r5, #24]
   14aa8:	mov	r0, fp
   14aac:	blx	r3
   14ab0:	ldr	r1, [r5, #8]
   14ab4:	cmp	r0, r1
   14ab8:	bcs	14bbc <strspn@plt+0x3728>
   14abc:	ldr	r3, [r5]
   14ac0:	ldr	r2, [r4, #4]
   14ac4:	add	ip, r3, r0, lsl #3
   14ac8:	ldr	lr, [r3, r0, lsl #3]
   14acc:	cmp	lr, #0
   14ad0:	bne	14a88 <strspn@plt+0x35f4>
   14ad4:	ldr	ip, [r5, #12]
   14ad8:	str	fp, [r3, r0, lsl #3]
   14adc:	add	r3, ip, #1
   14ae0:	str	r3, [r5, #12]
   14ae4:	str	lr, [r4]
   14ae8:	ldr	r3, [r5, #36]	; 0x24
   14aec:	cmp	r2, #0
   14af0:	str	r3, [r4, #4]
   14af4:	str	r4, [r5, #36]	; 0x24
   14af8:	bne	14a9c <strspn@plt+0x3608>
   14afc:	ldr	fp, [r6, #-8]
   14b00:	cmp	r9, #0
   14b04:	str	sl, [r6, #-4]
   14b08:	beq	14b24 <strspn@plt+0x3690>
   14b0c:	ldr	r3, [r8, #4]
   14b10:	cmp	r3, r7
   14b14:	add	r6, r6, #8
   14b18:	bhi	14a64 <strspn@plt+0x35d0>
   14b1c:	mov	r0, #1
   14b20:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14b24:	ldr	r3, [r5, #24]
   14b28:	ldr	r1, [r5, #8]
   14b2c:	mov	r0, fp
   14b30:	blx	r3
   14b34:	ldr	r3, [r5, #8]
   14b38:	cmp	r0, r3
   14b3c:	bcs	14bbc <strspn@plt+0x3728>
   14b40:	ldr	r3, [r5]
   14b44:	add	r4, r3, r0, lsl #3
   14b48:	ldr	r2, [r3, r0, lsl #3]
   14b4c:	cmp	r2, #0
   14b50:	beq	14b90 <strspn@plt+0x36fc>
   14b54:	ldr	r0, [r5, #36]	; 0x24
   14b58:	cmp	r0, #0
   14b5c:	beq	14ba4 <strspn@plt+0x3710>
   14b60:	ldr	r3, [r0, #4]
   14b64:	str	r3, [r5, #36]	; 0x24
   14b68:	ldr	r3, [r4, #4]
   14b6c:	str	fp, [r0]
   14b70:	str	r3, [r0, #4]
   14b74:	str	r0, [r4, #4]
   14b78:	ldr	r2, [r8, #12]
   14b7c:	str	sl, [r6, #-8]
   14b80:	sub	r2, r2, #1
   14b84:	ldr	r3, [r8, #4]
   14b88:	str	r2, [r8, #12]
   14b8c:	b	14b10 <strspn@plt+0x367c>
   14b90:	ldr	r2, [r5, #12]
   14b94:	str	fp, [r3, r0, lsl #3]
   14b98:	add	r3, r2, #1
   14b9c:	str	r3, [r5, #12]
   14ba0:	b	14b78 <strspn@plt+0x36e4>
   14ba4:	mov	r0, #8
   14ba8:	bl	1c0c0 <strspn@plt+0xac2c>
   14bac:	cmp	r0, #0
   14bb0:	bne	14b68 <strspn@plt+0x36d4>
   14bb4:	mov	r0, r9
   14bb8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14bbc:	bl	11464 <abort@plt>
   14bc0:	ldr	r0, [r0, #8]
   14bc4:	bx	lr
   14bc8:	ldr	r0, [r0, #12]
   14bcc:	bx	lr
   14bd0:	ldr	r0, [r0, #16]
   14bd4:	bx	lr
   14bd8:	ldm	r0, {r1, ip}
   14bdc:	mov	r0, #0
   14be0:	cmp	r1, ip
   14be4:	bcs	14c2c <strspn@plt+0x3798>
   14be8:	ldr	r3, [r1]
   14bec:	cmp	r3, #0
   14bf0:	beq	14c1c <strspn@plt+0x3788>
   14bf4:	ldr	r3, [r1, #4]
   14bf8:	mov	r2, #1
   14bfc:	cmp	r3, #0
   14c00:	beq	14c14 <strspn@plt+0x3780>
   14c04:	ldr	r3, [r3, #4]
   14c08:	add	r2, r2, #1
   14c0c:	cmp	r3, #0
   14c10:	bne	14c04 <strspn@plt+0x3770>
   14c14:	cmp	r0, r2
   14c18:	movcc	r0, r2
   14c1c:	add	r1, r1, #8
   14c20:	cmp	r1, ip
   14c24:	bcc	14be8 <strspn@plt+0x3754>
   14c28:	bx	lr
   14c2c:	bx	lr
   14c30:	push	{lr}		; (str lr, [sp, #-4]!)
   14c34:	mov	r2, #0
   14c38:	ldm	r0, {r1, lr}
   14c3c:	mov	ip, r2
   14c40:	cmp	r1, lr
   14c44:	bcs	14c84 <strspn@plt+0x37f0>
   14c48:	ldr	r3, [r1]
   14c4c:	cmp	r3, #0
   14c50:	beq	14c78 <strspn@plt+0x37e4>
   14c54:	ldr	r3, [r1, #4]
   14c58:	add	ip, ip, #1
   14c5c:	cmp	r3, #0
   14c60:	add	r2, r2, #1
   14c64:	beq	14c78 <strspn@plt+0x37e4>
   14c68:	ldr	r3, [r3, #4]
   14c6c:	add	r2, r2, #1
   14c70:	cmp	r3, #0
   14c74:	bne	14c68 <strspn@plt+0x37d4>
   14c78:	add	r1, r1, #8
   14c7c:	cmp	r1, lr
   14c80:	bcc	14c48 <strspn@plt+0x37b4>
   14c84:	ldr	r3, [r0, #12]
   14c88:	cmp	r3, ip
   14c8c:	ldreq	r0, [r0, #16]
   14c90:	subeq	r0, r0, r2
   14c94:	clzeq	r0, r0
   14c98:	lsreq	r0, r0, #5
   14c9c:	movne	r0, #0
   14ca0:	pop	{pc}		; (ldr pc, [sp], #4)
   14ca4:	push	{r4, r5, r6, r7, lr}
   14ca8:	mov	r5, r1
   14cac:	ldm	r0, {ip, lr}
   14cb0:	sub	sp, sp, #12
   14cb4:	ldr	r3, [r0, #16]
   14cb8:	cmp	ip, lr
   14cbc:	mov	r4, #0
   14cc0:	ldr	r6, [r0, #8]
   14cc4:	ldr	r7, [r0, #12]
   14cc8:	bcs	14d0c <strspn@plt+0x3878>
   14ccc:	ldr	r2, [ip]
   14cd0:	cmp	r2, #0
   14cd4:	beq	14d00 <strspn@plt+0x386c>
   14cd8:	ldr	r2, [ip, #4]
   14cdc:	mov	r1, #1
   14ce0:	cmp	r2, #0
   14ce4:	beq	14cf8 <strspn@plt+0x3864>
   14ce8:	ldr	r2, [r2, #4]
   14cec:	add	r1, r1, #1
   14cf0:	cmp	r2, #0
   14cf4:	bne	14ce8 <strspn@plt+0x3854>
   14cf8:	cmp	r4, r1
   14cfc:	movcc	r4, r1
   14d00:	add	ip, ip, #8
   14d04:	cmp	ip, lr
   14d08:	bcc	14ccc <strspn@plt+0x3838>
   14d0c:	ldr	r2, [pc, #116]	; 14d88 <strspn@plt+0x38f4>
   14d10:	mov	r1, #1
   14d14:	mov	r0, r5
   14d18:	bl	1138c <__fprintf_chk@plt>
   14d1c:	mov	r3, r6
   14d20:	ldr	r2, [pc, #100]	; 14d8c <strspn@plt+0x38f8>
   14d24:	mov	r1, #1
   14d28:	mov	r0, r5
   14d2c:	bl	1138c <__fprintf_chk@plt>
   14d30:	vmov	s15, r7
   14d34:	vldr	d5, [pc, #68]	; 14d80 <strspn@plt+0x38ec>
   14d38:	mov	r3, r7
   14d3c:	ldr	r2, [pc, #76]	; 14d90 <strspn@plt+0x38fc>
   14d40:	vcvt.f64.u32	d6, s15
   14d44:	vmov	s15, r6
   14d48:	mov	r1, #1
   14d4c:	mov	r0, r5
   14d50:	vcvt.f64.u32	d7, s15
   14d54:	vmul.f64	d6, d6, d5
   14d58:	vdiv.f64	d5, d6, d7
   14d5c:	vstr	d5, [sp]
   14d60:	bl	1138c <__fprintf_chk@plt>
   14d64:	mov	r3, r4
   14d68:	mov	r0, r5
   14d6c:	ldr	r2, [pc, #32]	; 14d94 <strspn@plt+0x3900>
   14d70:	mov	r1, #1
   14d74:	add	sp, sp, #12
   14d78:	pop	{r4, r5, r6, r7, lr}
   14d7c:	b	1138c <__fprintf_chk@plt>
   14d80:	andeq	r0, r0, r0
   14d84:	subsmi	r0, r9, r0
   14d88:	andeq	lr, r1, r0, lsr #9
   14d8c:			; <UNDEFINED> instruction: 0x0001e4b8
   14d90:	ldrdeq	lr, [r1], -r0
   14d94:	strdeq	lr, [r1], -r4
   14d98:	push	{r4, r5, r6, lr}
   14d9c:	mov	r5, r1
   14da0:	ldr	r3, [r0, #24]
   14da4:	mov	r6, r0
   14da8:	ldr	r1, [r0, #8]
   14dac:	mov	r0, r5
   14db0:	blx	r3
   14db4:	ldr	r3, [r6, #8]
   14db8:	cmp	r0, r3
   14dbc:	bcs	14e1c <strspn@plt+0x3988>
   14dc0:	ldr	r3, [r6]
   14dc4:	add	r4, r3, r0, lsl #3
   14dc8:	ldr	r1, [r3, r0, lsl #3]
   14dcc:	cmp	r1, #0
   14dd0:	bne	14ddc <strspn@plt+0x3948>
   14dd4:	b	14e04 <strspn@plt+0x3970>
   14dd8:	ldr	r1, [r4]
   14ddc:	cmp	r5, r1
   14de0:	beq	14e0c <strspn@plt+0x3978>
   14de4:	ldr	r3, [r6, #28]
   14de8:	mov	r0, r5
   14dec:	blx	r3
   14df0:	cmp	r0, #0
   14df4:	bne	14e14 <strspn@plt+0x3980>
   14df8:	ldr	r4, [r4, #4]
   14dfc:	cmp	r4, #0
   14e00:	bne	14dd8 <strspn@plt+0x3944>
   14e04:	mov	r0, #0
   14e08:	pop	{r4, r5, r6, pc}
   14e0c:	mov	r0, r5
   14e10:	pop	{r4, r5, r6, pc}
   14e14:	ldr	r0, [r4]
   14e18:	pop	{r4, r5, r6, pc}
   14e1c:	bl	11464 <abort@plt>
   14e20:	ldr	r3, [r0, #16]
   14e24:	cmp	r3, #0
   14e28:	beq	14e5c <strspn@plt+0x39c8>
   14e2c:	ldr	r3, [r0]
   14e30:	ldr	r2, [r0, #4]
   14e34:	cmp	r3, r2
   14e38:	bcc	14e4c <strspn@plt+0x39b8>
   14e3c:	b	14e64 <strspn@plt+0x39d0>
   14e40:	add	r3, r3, #8
   14e44:	cmp	r3, r2
   14e48:	bcs	14e64 <strspn@plt+0x39d0>
   14e4c:	ldr	r0, [r3]
   14e50:	cmp	r0, #0
   14e54:	beq	14e40 <strspn@plt+0x39ac>
   14e58:	bx	lr
   14e5c:	mov	r0, r3
   14e60:	bx	lr
   14e64:	push	{r4, lr}
   14e68:	bl	11464 <abort@plt>
   14e6c:	push	{r4, r5, r6, lr}
   14e70:	mov	r4, r1
   14e74:	ldr	r3, [r0, #24]
   14e78:	mov	r5, r0
   14e7c:	ldr	r1, [r0, #8]
   14e80:	mov	r0, r4
   14e84:	blx	r3
   14e88:	ldr	r3, [r5, #8]
   14e8c:	cmp	r0, r3
   14e90:	bcs	14ef4 <strspn@plt+0x3a60>
   14e94:	ldr	r3, [r5]
   14e98:	add	r0, r3, r0, lsl #3
   14e9c:	mov	r3, r0
   14ea0:	b	14eac <strspn@plt+0x3a18>
   14ea4:	cmp	r3, #0
   14ea8:	beq	14ec0 <strspn@plt+0x3a2c>
   14eac:	ldm	r3, {r2, r3}
   14eb0:	cmp	r4, r2
   14eb4:	bne	14ea4 <strspn@plt+0x3a10>
   14eb8:	cmp	r3, #0
   14ebc:	bne	14eec <strspn@plt+0x3a58>
   14ec0:	ldr	r2, [r5, #4]
   14ec4:	mov	r3, r0
   14ec8:	b	14ed8 <strspn@plt+0x3a44>
   14ecc:	ldr	r0, [r3]
   14ed0:	cmp	r0, #0
   14ed4:	popne	{r4, r5, r6, pc}
   14ed8:	add	r3, r3, #8
   14edc:	cmp	r3, r2
   14ee0:	bcc	14ecc <strspn@plt+0x3a38>
   14ee4:	mov	r0, #0
   14ee8:	pop	{r4, r5, r6, pc}
   14eec:	ldr	r0, [r3]
   14ef0:	pop	{r4, r5, r6, pc}
   14ef4:	bl	11464 <abort@plt>
   14ef8:	push	{r4, r5, r6, lr}
   14efc:	mov	r5, r0
   14f00:	ldr	r4, [r0]
   14f04:	ldr	r0, [r0, #4]
   14f08:	cmp	r4, r0
   14f0c:	bcs	14f88 <strspn@plt+0x3af4>
   14f10:	add	r4, r4, #8
   14f14:	mov	ip, #0
   14f18:	ldr	r3, [r4, #-8]
   14f1c:	mov	r6, r4
   14f20:	cmp	r3, #0
   14f24:	beq	14f70 <strspn@plt+0x3adc>
   14f28:	cmp	r2, ip
   14f2c:	bls	14f7c <strspn@plt+0x3ae8>
   14f30:	str	r3, [r1, ip, lsl #2]
   14f34:	ldr	r3, [r4, #-4]
   14f38:	add	r0, ip, #1
   14f3c:	cmp	r3, #0
   14f40:	add	ip, r1, ip, lsl #2
   14f44:	beq	14f68 <strspn@plt+0x3ad4>
   14f48:	cmp	r2, r0
   14f4c:	beq	14f84 <strspn@plt+0x3af0>
   14f50:	ldr	lr, [r3]
   14f54:	add	r0, r0, #1
   14f58:	str	lr, [ip, #4]!
   14f5c:	ldr	r3, [r3, #4]
   14f60:	cmp	r3, #0
   14f64:	bne	14f48 <strspn@plt+0x3ab4>
   14f68:	mov	ip, r0
   14f6c:	ldr	r0, [r5, #4]
   14f70:	cmp	r0, r6
   14f74:	add	r4, r4, #8
   14f78:	bhi	14f18 <strspn@plt+0x3a84>
   14f7c:	mov	r0, ip
   14f80:	pop	{r4, r5, r6, pc}
   14f84:	pop	{r4, r5, r6, pc}
   14f88:	mov	r0, #0
   14f8c:	pop	{r4, r5, r6, pc}
   14f90:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14f94:	ldr	r3, [r0, #4]
   14f98:	ldr	r8, [r0]
   14f9c:	cmp	r8, r3
   14fa0:	bcs	15004 <strspn@plt+0x3b70>
   14fa4:	mov	r7, r2
   14fa8:	mov	r6, r1
   14fac:	mov	r9, r0
   14fb0:	mov	r5, #0
   14fb4:	ldr	r0, [r8]
   14fb8:	cmp	r0, #0
   14fbc:	beq	14ff0 <strspn@plt+0x3b5c>
   14fc0:	mov	r4, r8
   14fc4:	b	14fcc <strspn@plt+0x3b38>
   14fc8:	ldr	r0, [r4]
   14fcc:	mov	r1, r7
   14fd0:	blx	r6
   14fd4:	cmp	r0, #0
   14fd8:	beq	14ffc <strspn@plt+0x3b68>
   14fdc:	ldr	r4, [r4, #4]
   14fe0:	add	r5, r5, #1
   14fe4:	cmp	r4, #0
   14fe8:	bne	14fc8 <strspn@plt+0x3b34>
   14fec:	ldr	r3, [r9, #4]
   14ff0:	add	r8, r8, #8
   14ff4:	cmp	r3, r8
   14ff8:	bhi	14fb4 <strspn@plt+0x3b20>
   14ffc:	mov	r0, r5
   15000:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15004:	mov	r5, #0
   15008:	b	14ffc <strspn@plt+0x3b68>
   1500c:	push	{r4, r5, r6, lr}
   15010:	mov	r4, r0
   15014:	ldrb	r0, [r0]
   15018:	cmp	r0, #0
   1501c:	beq	1504c <strspn@plt+0x3bb8>
   15020:	mov	r5, r1
   15024:	mov	r1, #0
   15028:	rsb	r1, r1, r1, lsl #5
   1502c:	add	r0, r1, r0
   15030:	mov	r1, r5
   15034:	bl	1cdf4 <strspn@plt+0xb960>
   15038:	ldrb	r0, [r4, #1]!
   1503c:	cmp	r0, #0
   15040:	bne	15028 <strspn@plt+0x3b94>
   15044:	mov	r0, r1
   15048:	pop	{r4, r5, r6, pc}
   1504c:	mov	r1, r0
   15050:	b	15044 <strspn@plt+0x3bb0>
   15054:	push	{lr}		; (str lr, [sp, #-4]!)
   15058:	mov	ip, r0
   1505c:	ldr	lr, [pc, #16]	; 15074 <strspn@plt+0x3be0>
   15060:	ldm	lr!, {r0, r1, r2, r3}
   15064:	ldr	lr, [lr]
   15068:	stmia	ip!, {r0, r1, r2, r3}
   1506c:	str	lr, [ip]
   15070:	pop	{pc}		; (ldr pc, [sp], #4)
   15074:	andeq	lr, r1, ip, lsl #9
   15078:	cmp	r2, #0
   1507c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15080:	mov	r4, r0
   15084:	ldr	sl, [pc, #548]	; 152b0 <strspn@plt+0x3e1c>
   15088:	mov	r0, #40	; 0x28
   1508c:	movne	sl, r2
   15090:	cmp	r3, #0
   15094:	ldr	fp, [pc, #536]	; 152b4 <strspn@plt+0x3e20>
   15098:	mov	r5, r1
   1509c:	movne	fp, r3
   150a0:	bl	1c0c0 <strspn@plt+0xac2c>
   150a4:	subs	r8, r0, #0
   150a8:	beq	15140 <strspn@plt+0x3cac>
   150ac:	cmp	r5, #0
   150b0:	ldr	r3, [pc, #512]	; 152b8 <strspn@plt+0x3e24>
   150b4:	beq	15148 <strspn@plt+0x3cb4>
   150b8:	cmp	r5, r3
   150bc:	str	r5, [r8, #20]
   150c0:	beq	1514c <strspn@plt+0x3cb8>
   150c4:	vldr	s15, [r5, #8]
   150c8:	vldr	s14, [pc, #456]	; 15298 <strspn@plt+0x3e04>
   150cc:	vcmpe.f32	s15, s14
   150d0:	vmrs	APSR_nzcv, fpscr
   150d4:	ble	15130 <strspn@plt+0x3c9c>
   150d8:	vldr	s13, [pc, #444]	; 1529c <strspn@plt+0x3e08>
   150dc:	vcmpe.f32	s15, s13
   150e0:	vmrs	APSR_nzcv, fpscr
   150e4:	bpl	15130 <strspn@plt+0x3c9c>
   150e8:	vldr	s13, [pc, #432]	; 152a0 <strspn@plt+0x3e0c>
   150ec:	vldr	s12, [r5, #12]
   150f0:	vcmpe.f32	s12, s13
   150f4:	vmrs	APSR_nzcv, fpscr
   150f8:	ble	15130 <strspn@plt+0x3c9c>
   150fc:	vldr	s13, [r5]
   15100:	vcmpe.f32	s13, #0.0
   15104:	vmrs	APSR_nzcv, fpscr
   15108:	blt	15130 <strspn@plt+0x3c9c>
   1510c:	vadd.f32	s14, s13, s14
   15110:	vldr	s13, [r5, #4]
   15114:	vcmpe.f32	s14, s13
   15118:	vmrs	APSR_nzcv, fpscr
   1511c:	bpl	15130 <strspn@plt+0x3c9c>
   15120:	vldr	s12, [pc, #380]	; 152a4 <strspn@plt+0x3e10>
   15124:	vcmpe.f32	s13, s12
   15128:	vmrs	APSR_nzcv, fpscr
   1512c:	bls	1527c <strspn@plt+0x3de8>
   15130:	str	r3, [r8, #20]
   15134:	mov	r0, r8
   15138:	bl	14800 <strspn@plt+0x336c>
   1513c:	mov	r8, #0
   15140:	mov	r0, r8
   15144:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15148:	str	r3, [r8, #20]
   1514c:	vldr	s15, [pc, #340]	; 152a8 <strspn@plt+0x3e14>
   15150:	vmov	s14, r4
   15154:	vldr	s13, [pc, #336]	; 152ac <strspn@plt+0x3e18>
   15158:	vcvt.f32.u32	s12, s14
   1515c:	vdiv.f32	s14, s12, s15
   15160:	vcmpe.f32	s14, s13
   15164:	vmrs	APSR_nzcv, fpscr
   15168:	bge	15268 <strspn@plt+0x3dd4>
   1516c:	vcvt.u32.f32	s15, s14
   15170:	vmov	r4, s15
   15174:	cmp	r4, #10
   15178:	movcc	r4, #10
   1517c:	orr	r7, r4, #1
   15180:	cmn	r7, #1
   15184:	ldrne	r9, [pc, #304]	; 152bc <strspn@plt+0x3e28>
   15188:	beq	15200 <strspn@plt+0x3d6c>
   1518c:	cmp	r7, #9
   15190:	bls	15274 <strspn@plt+0x3de0>
   15194:	umull	r2, r3, r9, r7
   15198:	lsr	r3, r3, #1
   1519c:	add	r3, r3, r3, lsl #1
   151a0:	cmp	r7, r3
   151a4:	beq	151f4 <strspn@plt+0x3d60>
   151a8:	mov	r6, #16
   151ac:	mov	r5, #9
   151b0:	mov	r4, #3
   151b4:	b	151c8 <strspn@plt+0x3d34>
   151b8:	bl	1cdf4 <strspn@plt+0xb960>
   151bc:	add	r6, r6, #8
   151c0:	cmp	r1, #0
   151c4:	beq	151f4 <strspn@plt+0x3d60>
   151c8:	add	r5, r5, r6
   151cc:	add	r4, r4, #2
   151d0:	cmp	r5, r7
   151d4:	mov	r0, r7
   151d8:	mov	r1, r4
   151dc:	bcc	151b8 <strspn@plt+0x3d24>
   151e0:	mov	r1, r4
   151e4:	mov	r0, r7
   151e8:	bl	1cdf4 <strspn@plt+0xb960>
   151ec:	cmp	r1, #0
   151f0:	bne	15200 <strspn@plt+0x3d6c>
   151f4:	add	r7, r7, #2
   151f8:	cmn	r7, #1
   151fc:	bne	1518c <strspn@plt+0x3cf8>
   15200:	lsrs	r3, r7, #30
   15204:	movne	r4, #1
   15208:	moveq	r4, #0
   1520c:	tst	r7, #536870912	; 0x20000000
   15210:	bne	15268 <strspn@plt+0x3dd4>
   15214:	cmp	r4, #0
   15218:	bne	15268 <strspn@plt+0x3dd4>
   1521c:	str	r7, [r8, #8]
   15220:	mov	r0, r7
   15224:	mov	r1, #8
   15228:	bl	1c078 <strspn@plt+0xabe4>
   1522c:	cmp	r0, #0
   15230:	str	r0, [r8]
   15234:	beq	15134 <strspn@plt+0x3ca0>
   15238:	ldr	r3, [r8, #8]
   1523c:	str	r4, [r8, #12]
   15240:	str	r4, [r8, #16]
   15244:	add	r0, r0, r3, lsl #3
   15248:	ldr	r3, [sp, #40]	; 0x28
   1524c:	str	r0, [r8, #4]
   15250:	str	sl, [r8, #24]
   15254:	str	fp, [r8, #28]
   15258:	str	r3, [r8, #32]
   1525c:	str	r4, [r8, #36]	; 0x24
   15260:	mov	r0, r8
   15264:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15268:	mov	r3, #0
   1526c:	str	r3, [r8, #8]
   15270:	b	15134 <strspn@plt+0x3ca0>
   15274:	mov	r4, #3
   15278:	b	151e0 <strspn@plt+0x3d4c>
   1527c:	vcmpe.f32	s15, s14
   15280:	vmrs	APSR_nzcv, fpscr
   15284:	ble	15130 <strspn@plt+0x3c9c>
   15288:	ldrb	r3, [r5, #16]
   1528c:	cmp	r3, #0
   15290:	bne	15174 <strspn@plt+0x3ce0>
   15294:	b	15150 <strspn@plt+0x3cbc>
   15298:	stclcc	12, cr12, [ip, #820]	; 0x334
   1529c:	svccc	0x00666666
   152a0:	svccc	0x008ccccd
   152a4:	svccc	0x00800000
   152a8:	svccc	0x004ccccd
   152ac:	svcmi	0x00800000
   152b0:	strdeq	r4, [r1], -r8
   152b4:	andeq	r4, r1, ip, lsl #18
   152b8:	andeq	lr, r1, ip, lsl #9
   152bc:	bge	feabfd70 <optarg@@GLIBC_2.4+0xfea90bb0>
   152c0:	push	{r4, r5, r6, r7, r8, lr}
   152c4:	mov	r5, r0
   152c8:	ldr	r7, [r0]
   152cc:	ldr	r3, [r0, #4]
   152d0:	cmp	r7, r3
   152d4:	addcc	r7, r7, #8
   152d8:	movcc	r6, #0
   152dc:	bcs	15358 <strspn@plt+0x3ec4>
   152e0:	ldr	r2, [r7, #-8]
   152e4:	mov	r8, r7
   152e8:	cmp	r2, #0
   152ec:	beq	1534c <strspn@plt+0x3eb8>
   152f0:	ldr	r4, [r7, #-4]
   152f4:	ldr	r2, [r5, #32]
   152f8:	cmp	r4, #0
   152fc:	beq	15330 <strspn@plt+0x3e9c>
   15300:	cmp	r2, #0
   15304:	beq	15314 <strspn@plt+0x3e80>
   15308:	ldr	r0, [r4]
   1530c:	blx	r2
   15310:	ldr	r2, [r5, #32]
   15314:	ldr	r3, [r4, #4]
   15318:	ldr	r1, [r5, #36]	; 0x24
   1531c:	str	r6, [r4]
   15320:	str	r1, [r4, #4]
   15324:	str	r4, [r5, #36]	; 0x24
   15328:	subs	r4, r3, #0
   1532c:	bne	15300 <strspn@plt+0x3e6c>
   15330:	cmp	r2, #0
   15334:	beq	15340 <strspn@plt+0x3eac>
   15338:	ldr	r0, [r7, #-8]
   1533c:	blx	r2
   15340:	str	r6, [r7, #-8]
   15344:	str	r6, [r7, #-4]
   15348:	ldr	r3, [r5, #4]
   1534c:	cmp	r3, r8
   15350:	add	r7, r7, #8
   15354:	bhi	152e0 <strspn@plt+0x3e4c>
   15358:	mov	r3, #0
   1535c:	str	r3, [r5, #12]
   15360:	str	r3, [r5, #16]
   15364:	pop	{r4, r5, r6, r7, r8, pc}
   15368:	ldr	r3, [r0, #32]
   1536c:	push	{r4, r5, r6, lr}
   15370:	cmp	r3, #0
   15374:	mov	r5, r0
   15378:	beq	153d8 <strspn@plt+0x3f44>
   1537c:	ldr	r3, [r0, #16]
   15380:	cmp	r3, #0
   15384:	beq	153d8 <strspn@plt+0x3f44>
   15388:	ldr	r6, [r0]
   1538c:	ldr	r3, [r0, #4]
   15390:	cmp	r6, r3
   15394:	bcs	15414 <strspn@plt+0x3f80>
   15398:	ldr	r0, [r6]
   1539c:	cmp	r0, #0
   153a0:	beq	153c8 <strspn@plt+0x3f34>
   153a4:	mov	r4, r6
   153a8:	b	153b0 <strspn@plt+0x3f1c>
   153ac:	ldr	r0, [r4]
   153b0:	ldr	r3, [r5, #32]
   153b4:	blx	r3
   153b8:	ldr	r4, [r4, #4]
   153bc:	cmp	r4, #0
   153c0:	bne	153ac <strspn@plt+0x3f18>
   153c4:	ldr	r3, [r5, #4]
   153c8:	add	r6, r6, #8
   153cc:	cmp	r3, r6
   153d0:	bhi	15398 <strspn@plt+0x3f04>
   153d4:	b	153dc <strspn@plt+0x3f48>
   153d8:	ldr	r3, [r5, #4]
   153dc:	ldr	r6, [r5]
   153e0:	cmp	r6, r3
   153e4:	bcs	15414 <strspn@plt+0x3f80>
   153e8:	ldr	r0, [r6, #4]
   153ec:	cmp	r0, #0
   153f0:	beq	15408 <strspn@plt+0x3f74>
   153f4:	ldr	r4, [r0, #4]
   153f8:	bl	14800 <strspn@plt+0x336c>
   153fc:	subs	r0, r4, #0
   15400:	bne	153f4 <strspn@plt+0x3f60>
   15404:	ldr	r3, [r5, #4]
   15408:	add	r6, r6, #8
   1540c:	cmp	r3, r6
   15410:	bhi	153e8 <strspn@plt+0x3f54>
   15414:	ldr	r0, [r5, #36]	; 0x24
   15418:	cmp	r0, #0
   1541c:	beq	15430 <strspn@plt+0x3f9c>
   15420:	ldr	r4, [r0, #4]
   15424:	bl	14800 <strspn@plt+0x336c>
   15428:	subs	r0, r4, #0
   1542c:	bne	15420 <strspn@plt+0x3f8c>
   15430:	ldr	r0, [r5]
   15434:	bl	14800 <strspn@plt+0x336c>
   15438:	mov	r0, r5
   1543c:	pop	{r4, r5, r6, lr}
   15440:	b	14800 <strspn@plt+0x336c>
   15444:	ldr	r3, [r0, #20]
   15448:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1544c:	mov	r8, r0
   15450:	ldrb	r2, [r3, #16]
   15454:	sub	sp, sp, #40	; 0x28
   15458:	cmp	r2, #0
   1545c:	bne	15488 <strspn@plt+0x3ff4>
   15460:	vmov	s15, r1
   15464:	vldr	s13, [r3, #8]
   15468:	vldr	s14, [pc, #648]	; 156f8 <strspn@plt+0x4264>
   1546c:	vcvt.f32.u32	s12, s15
   15470:	vdiv.f32	s15, s12, s13
   15474:	vcmpe.f32	s15, s14
   15478:	vmrs	APSR_nzcv, fpscr
   1547c:	bge	156b0 <strspn@plt+0x421c>
   15480:	vcvt.u32.f32	s15, s15
   15484:	vmov	r1, s15
   15488:	cmp	r1, #10
   1548c:	movcc	r1, #10
   15490:	orr	r7, r1, #1
   15494:	cmn	r7, #1
   15498:	ldrne	r9, [pc, #604]	; 156fc <strspn@plt+0x4268>
   1549c:	beq	15514 <strspn@plt+0x4080>
   154a0:	cmp	r7, #9
   154a4:	bls	156c0 <strspn@plt+0x422c>
   154a8:	umull	r2, r3, r9, r7
   154ac:	lsr	r3, r3, #1
   154b0:	add	r3, r3, r3, lsl #1
   154b4:	cmp	r7, r3
   154b8:	beq	15508 <strspn@plt+0x4074>
   154bc:	mov	r6, #16
   154c0:	mov	r5, #9
   154c4:	mov	r4, #3
   154c8:	b	154e4 <strspn@plt+0x4050>
   154cc:	mov	r1, r4
   154d0:	mov	r0, r7
   154d4:	bl	1cdf4 <strspn@plt+0xb960>
   154d8:	add	r6, r6, #8
   154dc:	cmp	r1, #0
   154e0:	beq	15508 <strspn@plt+0x4074>
   154e4:	add	r5, r5, r6
   154e8:	cmp	r5, r7
   154ec:	add	r4, r4, #2
   154f0:	bcc	154cc <strspn@plt+0x4038>
   154f4:	mov	r1, r4
   154f8:	mov	r0, r7
   154fc:	bl	1cdf4 <strspn@plt+0xb960>
   15500:	cmp	r1, #0
   15504:	bne	15514 <strspn@plt+0x4080>
   15508:	add	r7, r7, #2
   1550c:	cmn	r7, #1
   15510:	bne	154a0 <strspn@plt+0x400c>
   15514:	lsrs	r3, r7, #30
   15518:	movne	r4, #1
   1551c:	moveq	r4, #0
   15520:	tst	r7, #536870912	; 0x20000000
   15524:	bne	156b0 <strspn@plt+0x421c>
   15528:	cmp	r4, #0
   1552c:	bne	156b0 <strspn@plt+0x421c>
   15530:	ldr	r3, [r8, #8]
   15534:	cmp	r3, r7
   15538:	beq	156a0 <strspn@plt+0x420c>
   1553c:	mov	r1, #8
   15540:	mov	r0, r7
   15544:	bl	1c078 <strspn@plt+0xabe4>
   15548:	cmp	r0, #0
   1554c:	str	r0, [sp]
   15550:	beq	156b0 <strspn@plt+0x421c>
   15554:	ldr	r1, [r8, #24]
   15558:	ldr	r5, [r8, #20]
   1555c:	ldr	lr, [r8, #28]
   15560:	ldr	ip, [r8, #32]
   15564:	add	r0, r0, r7, lsl #3
   15568:	ldr	r3, [r8, #36]	; 0x24
   1556c:	str	r0, [sp, #4]
   15570:	str	r1, [sp, #24]
   15574:	mov	r2, r4
   15578:	mov	r0, sp
   1557c:	mov	r1, r8
   15580:	str	r7, [sp, #8]
   15584:	str	r4, [sp, #12]
   15588:	str	r4, [sp, #16]
   1558c:	str	r5, [sp, #20]
   15590:	str	lr, [sp, #28]
   15594:	str	ip, [sp, #32]
   15598:	str	r3, [sp, #36]	; 0x24
   1559c:	bl	14a3c <strspn@plt+0x35a8>
   155a0:	subs	r9, r0, #0
   155a4:	bne	156c8 <strspn@plt+0x4234>
   155a8:	ldr	r5, [sp]
   155ac:	ldr	r2, [sp, #4]
   155b0:	ldr	r3, [sp, #36]	; 0x24
   155b4:	cmp	r5, r2
   155b8:	str	r3, [r8, #36]	; 0x24
   155bc:	addcc	r5, r5, #8
   155c0:	movcc	r7, r9
   155c4:	bcs	15674 <strspn@plt+0x41e0>
   155c8:	ldr	r3, [r5, #-8]
   155cc:	mov	r6, r5
   155d0:	cmp	r3, #0
   155d4:	beq	15668 <strspn@plt+0x41d4>
   155d8:	ldr	r4, [r5, #-4]
   155dc:	cmp	r4, #0
   155e0:	beq	15664 <strspn@plt+0x41d0>
   155e4:	ldr	r1, [r8, #8]
   155e8:	b	15604 <strspn@plt+0x4170>
   155ec:	ldr	r3, [ip, #4]
   155f0:	cmp	r2, #0
   155f4:	str	r3, [r4, #4]
   155f8:	str	r4, [ip, #4]
   155fc:	beq	15660 <strspn@plt+0x41cc>
   15600:	mov	r4, r2
   15604:	ldr	sl, [r4]
   15608:	ldr	r3, [r8, #24]
   1560c:	mov	r0, sl
   15610:	blx	r3
   15614:	ldr	r1, [r8, #8]
   15618:	cmp	r0, r1
   1561c:	bcs	156f4 <strspn@plt+0x4260>
   15620:	ldr	r3, [r8]
   15624:	ldr	r2, [r4, #4]
   15628:	add	ip, r3, r0, lsl #3
   1562c:	ldr	lr, [r3, r0, lsl #3]
   15630:	cmp	lr, #0
   15634:	bne	155ec <strspn@plt+0x4158>
   15638:	ldr	ip, [r8, #12]
   1563c:	str	sl, [r3, r0, lsl #3]
   15640:	add	r3, ip, #1
   15644:	str	r3, [r8, #12]
   15648:	str	lr, [r4]
   1564c:	ldr	r3, [r8, #36]	; 0x24
   15650:	cmp	r2, #0
   15654:	str	r3, [r4, #4]
   15658:	str	r4, [r8, #36]	; 0x24
   1565c:	bne	15600 <strspn@plt+0x416c>
   15660:	ldr	r2, [sp, #4]
   15664:	str	r7, [r5, #-4]
   15668:	cmp	r6, r2
   1566c:	add	r5, r5, #8
   15670:	bcc	155c8 <strspn@plt+0x4134>
   15674:	mov	r1, sp
   15678:	mov	r0, r8
   1567c:	mov	r2, #0
   15680:	bl	14a3c <strspn@plt+0x35a8>
   15684:	cmp	r0, #0
   15688:	beq	156f4 <strspn@plt+0x4260>
   1568c:	ldr	r0, [sp]
   15690:	bl	14800 <strspn@plt+0x336c>
   15694:	mov	r0, r9
   15698:	add	sp, sp, #40	; 0x28
   1569c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   156a0:	mov	r9, #1
   156a4:	mov	r0, r9
   156a8:	add	sp, sp, #40	; 0x28
   156ac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   156b0:	mov	r9, #0
   156b4:	mov	r0, r9
   156b8:	add	sp, sp, #40	; 0x28
   156bc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   156c0:	mov	r4, #3
   156c4:	b	154f4 <strspn@plt+0x4060>
   156c8:	ldr	r0, [r8]
   156cc:	bl	14800 <strspn@plt+0x336c>
   156d0:	ldmib	sp, {r0, r1, r2}
   156d4:	ldr	ip, [sp]
   156d8:	ldr	r3, [sp, #36]	; 0x24
   156dc:	stmib	r8, {r0, r1, r2}
   156e0:	mov	r0, r9
   156e4:	str	ip, [r8]
   156e8:	str	r3, [r8, #36]	; 0x24
   156ec:	add	sp, sp, #40	; 0x28
   156f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   156f4:	bl	11464 <abort@plt>
   156f8:	svcmi	0x00800000
   156fc:	bge	feac01b0 <optarg@@GLIBC_2.4+0xfea90ff0>
   15700:	push	{r4, r5, r6, r7, r8, r9, lr}
   15704:	subs	r5, r1, #0
   15708:	sub	sp, sp, #12
   1570c:	beq	15928 <strspn@plt+0x4494>
   15710:	ldr	r3, [r0, #24]
   15714:	mov	r6, r0
   15718:	ldr	r1, [r0, #8]
   1571c:	mov	r0, r5
   15720:	mov	r7, r2
   15724:	blx	r3
   15728:	ldr	r3, [r6, #8]
   1572c:	cmp	r0, r3
   15730:	mov	r8, r0
   15734:	bcs	15928 <strspn@plt+0x4494>
   15738:	ldr	r9, [r6]
   1573c:	add	r4, r9, r0, lsl #3
   15740:	ldr	r1, [r9, r0, lsl #3]
   15744:	str	r4, [sp, #4]
   15748:	cmp	r1, #0
   1574c:	beq	1592c <strspn@plt+0x4498>
   15750:	cmp	r5, r1
   15754:	beq	157ac <strspn@plt+0x4318>
   15758:	ldr	r3, [r6, #28]
   1575c:	mov	r0, r5
   15760:	blx	r3
   15764:	cmp	r0, #0
   15768:	bne	157c0 <strspn@plt+0x432c>
   1576c:	ldr	r3, [r4, #4]
   15770:	cmp	r3, #0
   15774:	bne	157a0 <strspn@plt+0x430c>
   15778:	b	157cc <strspn@plt+0x4338>
   1577c:	ldr	r3, [r6, #28]
   15780:	mov	r0, r5
   15784:	blx	r3
   15788:	cmp	r0, #0
   1578c:	bne	15840 <strspn@plt+0x43ac>
   15790:	ldr	r4, [r4, #4]
   15794:	ldr	r3, [r4, #4]
   15798:	cmp	r3, #0
   1579c:	beq	157cc <strspn@plt+0x4338>
   157a0:	ldr	r1, [r3]
   157a4:	cmp	r5, r1
   157a8:	bne	1577c <strspn@plt+0x42e8>
   157ac:	mov	r0, #0
   157b0:	cmp	r7, #0
   157b4:	strne	r1, [r7]
   157b8:	add	sp, sp, #12
   157bc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   157c0:	ldr	r1, [r9, r8, lsl #3]
   157c4:	cmp	r1, #0
   157c8:	bne	157ac <strspn@plt+0x4318>
   157cc:	vldr	s15, [r6, #8]
   157d0:	ldr	r3, [r6, #20]
   157d4:	vldr	s14, [r6, #12]
   157d8:	vcvt.f32.u32	s15, s15
   157dc:	vldr	s13, [r3, #8]
   157e0:	vcvt.f32.u32	s14, s14
   157e4:	vmul.f32	s12, s13, s15
   157e8:	vcmpe.f32	s14, s12
   157ec:	vmrs	APSR_nzcv, fpscr
   157f0:	bgt	1584c <strspn@plt+0x43b8>
   157f4:	ldr	r4, [sp, #4]
   157f8:	ldr	r3, [r4]
   157fc:	cmp	r3, #0
   15800:	beq	15990 <strspn@plt+0x44fc>
   15804:	ldr	r3, [r6, #36]	; 0x24
   15808:	cmp	r3, #0
   1580c:	beq	15978 <strspn@plt+0x44e4>
   15810:	ldr	r2, [r3, #4]
   15814:	str	r2, [r6, #36]	; 0x24
   15818:	ldr	r2, [r6, #16]
   1581c:	ldr	r1, [r4, #4]
   15820:	add	r2, r2, #1
   15824:	str	r5, [r3]
   15828:	str	r1, [r3, #4]
   1582c:	mov	r0, #1
   15830:	str	r3, [r4, #4]
   15834:	str	r2, [r6, #16]
   15838:	add	sp, sp, #12
   1583c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   15840:	ldr	r3, [r4, #4]
   15844:	ldr	r1, [r3]
   15848:	b	157c4 <strspn@plt+0x4330>
   1584c:	ldr	r2, [pc, #392]	; 159dc <strspn@plt+0x4548>
   15850:	cmp	r3, r2
   15854:	beq	158d8 <strspn@plt+0x4444>
   15858:	vldr	s12, [pc, #352]	; 159c0 <strspn@plt+0x452c>
   1585c:	vcmpe.f32	s13, s12
   15860:	vmrs	APSR_nzcv, fpscr
   15864:	ble	158c0 <strspn@plt+0x442c>
   15868:	vldr	s11, [pc, #340]	; 159c4 <strspn@plt+0x4530>
   1586c:	vcmpe.f32	s13, s11
   15870:	vmrs	APSR_nzcv, fpscr
   15874:	bpl	158c0 <strspn@plt+0x442c>
   15878:	vldr	s11, [r3, #12]
   1587c:	vldr	s10, [pc, #324]	; 159c8 <strspn@plt+0x4534>
   15880:	vcmpe.f32	s11, s10
   15884:	vmrs	APSR_nzcv, fpscr
   15888:	ble	158c0 <strspn@plt+0x442c>
   1588c:	vldr	s10, [r3]
   15890:	vcmpe.f32	s10, #0.0
   15894:	vmrs	APSR_nzcv, fpscr
   15898:	blt	158c0 <strspn@plt+0x442c>
   1589c:	vadd.f32	s12, s10, s12
   158a0:	vldr	s10, [r3, #4]
   158a4:	vcmpe.f32	s12, s10
   158a8:	vmrs	APSR_nzcv, fpscr
   158ac:	bpl	158c0 <strspn@plt+0x442c>
   158b0:	vldr	s9, [pc, #276]	; 159cc <strspn@plt+0x4538>
   158b4:	vcmpe.f32	s10, s9
   158b8:	vmrs	APSR_nzcv, fpscr
   158bc:	bls	159a0 <strspn@plt+0x450c>
   158c0:	vldr	s13, [pc, #264]	; 159d0 <strspn@plt+0x453c>
   158c4:	str	r2, [r6, #20]
   158c8:	vmul.f32	s12, s15, s13
   158cc:	vcmpe.f32	s12, s14
   158d0:	vmrs	APSR_nzcv, fpscr
   158d4:	bpl	157f4 <strspn@plt+0x4360>
   158d8:	vldr	s11, [pc, #244]	; 159d4 <strspn@plt+0x4540>
   158dc:	vmul.f32	s15, s15, s11
   158e0:	vmul.f32	s15, s15, s13
   158e4:	vldr	s14, [pc, #236]	; 159d8 <strspn@plt+0x4544>
   158e8:	vcmpe.f32	s15, s14
   158ec:	vmrs	APSR_nzcv, fpscr
   158f0:	bge	15998 <strspn@plt+0x4504>
   158f4:	vcvt.u32.f32	s15, s15
   158f8:	mov	r0, r6
   158fc:	vmov	r1, s15
   15900:	bl	15444 <strspn@plt+0x3fb0>
   15904:	cmp	r0, #0
   15908:	beq	15998 <strspn@plt+0x4504>
   1590c:	mov	r3, #0
   15910:	add	r2, sp, #4
   15914:	mov	r1, r5
   15918:	mov	r0, r6
   1591c:	bl	1491c <strspn@plt+0x3488>
   15920:	cmp	r0, #0
   15924:	beq	157f4 <strspn@plt+0x4360>
   15928:	bl	11464 <abort@plt>
   1592c:	vmov	s15, r3
   15930:	ldr	r2, [r6, #12]
   15934:	ldr	r3, [r6, #20]
   15938:	vcvt.f32.u32	s15, s15
   1593c:	vldr	s13, [r3, #8]
   15940:	vmov	s14, r2
   15944:	vcvt.f32.u32	s14, s14
   15948:	vmul.f32	s12, s13, s15
   1594c:	vcmpe.f32	s14, s12
   15950:	vmrs	APSR_nzcv, fpscr
   15954:	bgt	1584c <strspn@plt+0x43b8>
   15958:	ldr	r3, [r6, #16]
   1595c:	add	r2, r2, #1
   15960:	add	r3, r3, #1
   15964:	str	r5, [r4]
   15968:	mov	r0, #1
   1596c:	str	r2, [r6, #12]
   15970:	str	r3, [r6, #16]
   15974:	b	157b8 <strspn@plt+0x4324>
   15978:	mov	r0, #8
   1597c:	bl	1c0c0 <strspn@plt+0xac2c>
   15980:	subs	r3, r0, #0
   15984:	beq	15998 <strspn@plt+0x4504>
   15988:	ldr	r4, [sp, #4]
   1598c:	b	15818 <strspn@plt+0x4384>
   15990:	ldr	r2, [r6, #12]
   15994:	b	15958 <strspn@plt+0x44c4>
   15998:	mvn	r0, #0
   1599c:	b	157b8 <strspn@plt+0x4324>
   159a0:	vcmpe.f32	s12, s13
   159a4:	vmrs	APSR_nzcv, fpscr
   159a8:	bpl	158c0 <strspn@plt+0x442c>
   159ac:	ldrb	r3, [r3, #16]
   159b0:	cmp	r3, #0
   159b4:	vmulne.f32	s15, s11, s15
   159b8:	bne	158e4 <strspn@plt+0x4450>
   159bc:	b	158dc <strspn@plt+0x4448>
   159c0:	stclcc	12, cr12, [ip, #820]	; 0x334
   159c4:	svccc	0x00666666
   159c8:	svccc	0x008ccccd
   159cc:	svccc	0x00800000
   159d0:	svccc	0x004ccccd
   159d4:	svccc	0x00b4fdf4
   159d8:	svcmi	0x00800000
   159dc:	andeq	lr, r1, ip, lsl #9
   159e0:	push	{r4, r5, r6, r7, r8, lr}
   159e4:	subs	r5, r1, #0
   159e8:	sub	sp, sp, #8
   159ec:	beq	15bf0 <strspn@plt+0x475c>
   159f0:	ldr	r3, [r0, #24]
   159f4:	mov	r6, r0
   159f8:	ldr	r1, [r0, #8]
   159fc:	mov	r0, r5
   15a00:	blx	r3
   15a04:	ldr	r3, [r6, #8]
   15a08:	cmp	r0, r3
   15a0c:	mov	r7, r0
   15a10:	bcs	15bf0 <strspn@plt+0x475c>
   15a14:	ldr	r8, [r6]
   15a18:	add	r4, r8, r0, lsl #3
   15a1c:	ldr	r1, [r8, r0, lsl #3]
   15a20:	str	r4, [sp, #4]
   15a24:	cmp	r1, #0
   15a28:	beq	15bf4 <strspn@plt+0x4760>
   15a2c:	cmp	r5, r1
   15a30:	beq	15a54 <strspn@plt+0x45c0>
   15a34:	ldr	r3, [r6, #28]
   15a38:	mov	r0, r5
   15a3c:	blx	r3
   15a40:	cmp	r0, #0
   15a44:	beq	15a84 <strspn@plt+0x45f0>
   15a48:	ldr	r1, [r8, r7, lsl #3]
   15a4c:	cmp	r1, #0
   15a50:	beq	15a90 <strspn@plt+0x45fc>
   15a54:	mov	r0, r1
   15a58:	add	sp, sp, #8
   15a5c:	pop	{r4, r5, r6, r7, r8, pc}
   15a60:	ldr	r1, [r3]
   15a64:	cmp	r5, r1
   15a68:	beq	15a54 <strspn@plt+0x45c0>
   15a6c:	ldr	r3, [r6, #28]
   15a70:	mov	r0, r5
   15a74:	blx	r3
   15a78:	cmp	r0, #0
   15a7c:	bne	15b08 <strspn@plt+0x4674>
   15a80:	ldr	r4, [r4, #4]
   15a84:	ldr	r3, [r4, #4]
   15a88:	cmp	r3, #0
   15a8c:	bne	15a60 <strspn@plt+0x45cc>
   15a90:	vldr	s15, [r6, #8]
   15a94:	ldr	r3, [r6, #20]
   15a98:	vldr	s14, [r6, #12]
   15a9c:	vcvt.f32.u32	s15, s15
   15aa0:	vldr	s13, [r3, #8]
   15aa4:	vcvt.f32.u32	s14, s14
   15aa8:	vmul.f32	s12, s13, s15
   15aac:	vcmpe.f32	s14, s12
   15ab0:	vmrs	APSR_nzcv, fpscr
   15ab4:	bgt	15b14 <strspn@plt+0x4680>
   15ab8:	ldr	r4, [sp, #4]
   15abc:	ldr	r3, [r4]
   15ac0:	cmp	r3, #0
   15ac4:	beq	15c54 <strspn@plt+0x47c0>
   15ac8:	ldr	r0, [r6, #36]	; 0x24
   15acc:	cmp	r0, #0
   15ad0:	beq	15c3c <strspn@plt+0x47a8>
   15ad4:	ldr	r3, [r0, #4]
   15ad8:	str	r3, [r6, #36]	; 0x24
   15adc:	ldr	r3, [r6, #16]
   15ae0:	ldr	r2, [r4, #4]
   15ae4:	add	r3, r3, #1
   15ae8:	str	r5, [r0]
   15aec:	str	r2, [r0, #4]
   15af0:	str	r0, [r4, #4]
   15af4:	str	r3, [r6, #16]
   15af8:	mov	r1, r5
   15afc:	mov	r0, r1
   15b00:	add	sp, sp, #8
   15b04:	pop	{r4, r5, r6, r7, r8, pc}
   15b08:	ldr	r3, [r4, #4]
   15b0c:	ldr	r1, [r3]
   15b10:	b	15a4c <strspn@plt+0x45b8>
   15b14:	ldr	r2, [pc, #388]	; 15ca0 <strspn@plt+0x480c>
   15b18:	cmp	r3, r2
   15b1c:	beq	15ba0 <strspn@plt+0x470c>
   15b20:	vldr	s12, [pc, #348]	; 15c84 <strspn@plt+0x47f0>
   15b24:	vcmpe.f32	s13, s12
   15b28:	vmrs	APSR_nzcv, fpscr
   15b2c:	ble	15b88 <strspn@plt+0x46f4>
   15b30:	vldr	s11, [pc, #336]	; 15c88 <strspn@plt+0x47f4>
   15b34:	vcmpe.f32	s13, s11
   15b38:	vmrs	APSR_nzcv, fpscr
   15b3c:	bpl	15b88 <strspn@plt+0x46f4>
   15b40:	vldr	s11, [r3, #12]
   15b44:	vldr	s10, [pc, #320]	; 15c8c <strspn@plt+0x47f8>
   15b48:	vcmpe.f32	s11, s10
   15b4c:	vmrs	APSR_nzcv, fpscr
   15b50:	ble	15b88 <strspn@plt+0x46f4>
   15b54:	vldr	s10, [r3]
   15b58:	vcmpe.f32	s10, #0.0
   15b5c:	vmrs	APSR_nzcv, fpscr
   15b60:	blt	15b88 <strspn@plt+0x46f4>
   15b64:	vadd.f32	s12, s10, s12
   15b68:	vldr	s10, [r3, #4]
   15b6c:	vcmpe.f32	s12, s10
   15b70:	vmrs	APSR_nzcv, fpscr
   15b74:	bpl	15b88 <strspn@plt+0x46f4>
   15b78:	vldr	s9, [pc, #272]	; 15c90 <strspn@plt+0x47fc>
   15b7c:	vcmpe.f32	s10, s9
   15b80:	vmrs	APSR_nzcv, fpscr
   15b84:	bls	15c64 <strspn@plt+0x47d0>
   15b88:	vldr	s13, [pc, #260]	; 15c94 <strspn@plt+0x4800>
   15b8c:	str	r2, [r6, #20]
   15b90:	vmul.f32	s12, s15, s13
   15b94:	vcmpe.f32	s12, s14
   15b98:	vmrs	APSR_nzcv, fpscr
   15b9c:	bpl	15ab8 <strspn@plt+0x4624>
   15ba0:	vldr	s11, [pc, #240]	; 15c98 <strspn@plt+0x4804>
   15ba4:	vmul.f32	s15, s15, s11
   15ba8:	vmul.f32	s15, s15, s13
   15bac:	vldr	s14, [pc, #232]	; 15c9c <strspn@plt+0x4808>
   15bb0:	vcmpe.f32	s15, s14
   15bb4:	vmrs	APSR_nzcv, fpscr
   15bb8:	bge	15c5c <strspn@plt+0x47c8>
   15bbc:	vcvt.u32.f32	s15, s15
   15bc0:	mov	r0, r6
   15bc4:	vmov	r1, s15
   15bc8:	bl	15444 <strspn@plt+0x3fb0>
   15bcc:	cmp	r0, #0
   15bd0:	beq	15c5c <strspn@plt+0x47c8>
   15bd4:	mov	r3, #0
   15bd8:	add	r2, sp, #4
   15bdc:	mov	r1, r5
   15be0:	mov	r0, r6
   15be4:	bl	1491c <strspn@plt+0x3488>
   15be8:	cmp	r0, #0
   15bec:	beq	15ab8 <strspn@plt+0x4624>
   15bf0:	bl	11464 <abort@plt>
   15bf4:	vmov	s15, r3
   15bf8:	ldr	r2, [r6, #12]
   15bfc:	ldr	r3, [r6, #20]
   15c00:	vcvt.f32.u32	s15, s15
   15c04:	vldr	s13, [r3, #8]
   15c08:	vmov	s14, r2
   15c0c:	vcvt.f32.u32	s14, s14
   15c10:	vmul.f32	s12, s15, s13
   15c14:	vcmpe.f32	s12, s14
   15c18:	vmrs	APSR_nzcv, fpscr
   15c1c:	bmi	15b14 <strspn@plt+0x4680>
   15c20:	ldr	r3, [r6, #16]
   15c24:	add	r2, r2, #1
   15c28:	add	r3, r3, #1
   15c2c:	str	r5, [r4]
   15c30:	str	r2, [r6, #12]
   15c34:	str	r3, [r6, #16]
   15c38:	b	15af8 <strspn@plt+0x4664>
   15c3c:	mov	r0, #8
   15c40:	bl	1c0c0 <strspn@plt+0xac2c>
   15c44:	cmp	r0, #0
   15c48:	beq	15c5c <strspn@plt+0x47c8>
   15c4c:	ldr	r4, [sp, #4]
   15c50:	b	15adc <strspn@plt+0x4648>
   15c54:	ldr	r2, [r6, #12]
   15c58:	b	15c20 <strspn@plt+0x478c>
   15c5c:	mov	r1, #0
   15c60:	b	15a54 <strspn@plt+0x45c0>
   15c64:	vcmpe.f32	s12, s13
   15c68:	vmrs	APSR_nzcv, fpscr
   15c6c:	bpl	15b88 <strspn@plt+0x46f4>
   15c70:	ldrb	r3, [r3, #16]
   15c74:	cmp	r3, #0
   15c78:	vmulne.f32	s15, s11, s15
   15c7c:	bne	15bac <strspn@plt+0x4718>
   15c80:	b	15ba4 <strspn@plt+0x4710>
   15c84:	stclcc	12, cr12, [ip, #820]	; 0x334
   15c88:	svccc	0x00666666
   15c8c:	svccc	0x008ccccd
   15c90:	svccc	0x00800000
   15c94:	svccc	0x004ccccd
   15c98:	svccc	0x00b4fdf4
   15c9c:	svcmi	0x00800000
   15ca0:	andeq	lr, r1, ip, lsl #9
   15ca4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15ca8:	mov	r7, r1
   15cac:	ldr	r3, [r0, #24]
   15cb0:	mov	r6, r0
   15cb4:	ldr	r1, [r0, #8]
   15cb8:	mov	r0, r7
   15cbc:	blx	r3
   15cc0:	ldr	r3, [r6, #8]
   15cc4:	cmp	r0, r3
   15cc8:	bcs	15ef4 <strspn@plt+0x4a60>
   15ccc:	ldr	r9, [r6]
   15cd0:	mov	r8, r0
   15cd4:	add	r5, r9, r0, lsl #3
   15cd8:	ldr	r4, [r9, r0, lsl #3]
   15cdc:	cmp	r4, #0
   15ce0:	beq	15d8c <strspn@plt+0x48f8>
   15ce4:	cmp	r7, r4
   15ce8:	beq	15d08 <strspn@plt+0x4874>
   15cec:	mov	r1, r4
   15cf0:	ldr	r3, [r6, #28]
   15cf4:	mov	r0, r7
   15cf8:	blx	r3
   15cfc:	cmp	r0, #0
   15d00:	beq	15d80 <strspn@plt+0x48ec>
   15d04:	ldr	r4, [r9, r8, lsl #3]
   15d08:	ldr	r3, [r5, #4]
   15d0c:	cmp	r3, #0
   15d10:	movne	r2, #0
   15d14:	ldmne	r3, {r0, r1}
   15d18:	streq	r3, [r9, r8, lsl #3]
   15d1c:	stmne	r5, {r0, r1}
   15d20:	strne	r2, [r3]
   15d24:	ldrne	r2, [r6, #36]	; 0x24
   15d28:	strne	r2, [r3, #4]
   15d2c:	strne	r3, [r6, #36]	; 0x24
   15d30:	cmp	r4, #0
   15d34:	beq	15d8c <strspn@plt+0x48f8>
   15d38:	ldr	r2, [r9, r8, lsl #3]
   15d3c:	ldr	r3, [r6, #16]
   15d40:	cmp	r2, #0
   15d44:	sub	r3, r3, #1
   15d48:	str	r3, [r6, #16]
   15d4c:	beq	15dc0 <strspn@plt+0x492c>
   15d50:	mov	r0, r4
   15d54:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15d58:	ldr	r4, [r3]
   15d5c:	cmp	r7, r4
   15d60:	beq	15da0 <strspn@plt+0x490c>
   15d64:	mov	r1, r4
   15d68:	ldr	r3, [r6, #28]
   15d6c:	mov	r0, r7
   15d70:	blx	r3
   15d74:	cmp	r0, #0
   15d78:	bne	15d98 <strspn@plt+0x4904>
   15d7c:	ldr	r5, [r5, #4]
   15d80:	ldr	r3, [r5, #4]
   15d84:	cmp	r3, #0
   15d88:	bne	15d58 <strspn@plt+0x48c4>
   15d8c:	mov	r4, #0
   15d90:	mov	r0, r4
   15d94:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15d98:	ldr	r3, [r5, #4]
   15d9c:	ldr	r4, [r3]
   15da0:	ldr	r1, [r3, #4]
   15da4:	mov	r2, #0
   15da8:	str	r1, [r5, #4]
   15dac:	str	r2, [r3]
   15db0:	ldr	r2, [r6, #36]	; 0x24
   15db4:	str	r2, [r3, #4]
   15db8:	str	r3, [r6, #36]	; 0x24
   15dbc:	b	15d30 <strspn@plt+0x489c>
   15dc0:	vldr	s15, [r6, #8]
   15dc4:	ldr	r3, [r6, #12]
   15dc8:	ldr	r2, [r6, #20]
   15dcc:	sub	r3, r3, #1
   15dd0:	vcvt.f32.u32	s14, s15
   15dd4:	vldr	s13, [r2]
   15dd8:	vmov	s15, r3
   15ddc:	str	r3, [r6, #12]
   15de0:	vcvt.f32.u32	s15, s15
   15de4:	vmul.f32	s12, s13, s14
   15de8:	vcmpe.f32	s15, s12
   15dec:	vmrs	APSR_nzcv, fpscr
   15df0:	bpl	15d50 <strspn@plt+0x48bc>
   15df4:	ldr	r3, [pc, #276]	; 15f10 <strspn@plt+0x4a7c>
   15df8:	cmp	r2, r3
   15dfc:	beq	15edc <strspn@plt+0x4a48>
   15e00:	vldr	s12, [r2, #8]
   15e04:	vldr	s11, [pc, #236]	; 15ef8 <strspn@plt+0x4a64>
   15e08:	vcmpe.f32	s12, s11
   15e0c:	vmrs	APSR_nzcv, fpscr
   15e10:	ble	15ec4 <strspn@plt+0x4a30>
   15e14:	vldr	s10, [pc, #224]	; 15efc <strspn@plt+0x4a68>
   15e18:	vcmpe.f32	s12, s10
   15e1c:	vmrs	APSR_nzcv, fpscr
   15e20:	bpl	15ec4 <strspn@plt+0x4a30>
   15e24:	vldr	s10, [pc, #212]	; 15f00 <strspn@plt+0x4a6c>
   15e28:	vldr	s9, [r2, #12]
   15e2c:	vcmpe.f32	s9, s10
   15e30:	vmrs	APSR_nzcv, fpscr
   15e34:	ble	15ec4 <strspn@plt+0x4a30>
   15e38:	vcmpe.f32	s13, #0.0
   15e3c:	vmrs	APSR_nzcv, fpscr
   15e40:	blt	15ec4 <strspn@plt+0x4a30>
   15e44:	vadd.f32	s13, s13, s11
   15e48:	vldr	s11, [r2, #4]
   15e4c:	vcmpe.f32	s13, s11
   15e50:	vmrs	APSR_nzcv, fpscr
   15e54:	bpl	15ec4 <strspn@plt+0x4a30>
   15e58:	vldr	s10, [pc, #164]	; 15f04 <strspn@plt+0x4a70>
   15e5c:	vcmpe.f32	s11, s10
   15e60:	vmrs	APSR_nzcv, fpscr
   15e64:	bhi	15ec4 <strspn@plt+0x4a30>
   15e68:	vcmpe.f32	s12, s13
   15e6c:	vmrs	APSR_nzcv, fpscr
   15e70:	ble	15ec4 <strspn@plt+0x4a30>
   15e74:	ldrb	r3, [r2, #16]
   15e78:	cmp	r3, #0
   15e7c:	beq	15ee4 <strspn@plt+0x4a50>
   15e80:	vmul.f32	s15, s14, s11
   15e84:	vcvt.u32.f32	s15, s15
   15e88:	vmov	r1, s15
   15e8c:	mov	r0, r6
   15e90:	bl	15444 <strspn@plt+0x3fb0>
   15e94:	cmp	r0, #0
   15e98:	bne	15d50 <strspn@plt+0x48bc>
   15e9c:	ldr	r0, [r6, #36]	; 0x24
   15ea0:	cmp	r0, #0
   15ea4:	beq	15eb8 <strspn@plt+0x4a24>
   15ea8:	ldr	r5, [r0, #4]
   15eac:	bl	14800 <strspn@plt+0x336c>
   15eb0:	subs	r0, r5, #0
   15eb4:	bne	15ea8 <strspn@plt+0x4a14>
   15eb8:	mov	r3, #0
   15ebc:	str	r3, [r6, #36]	; 0x24
   15ec0:	b	15d50 <strspn@plt+0x48bc>
   15ec4:	vldr	s13, [pc, #60]	; 15f08 <strspn@plt+0x4a74>
   15ec8:	str	r3, [r6, #20]
   15ecc:	vmul.f32	s13, s14, s13
   15ed0:	vcmpe.f32	s15, s13
   15ed4:	vmrs	APSR_nzcv, fpscr
   15ed8:	bpl	15d50 <strspn@plt+0x48bc>
   15edc:	vldr	s12, [pc, #40]	; 15f0c <strspn@plt+0x4a78>
   15ee0:	vldr	s11, [pc, #28]	; 15f04 <strspn@plt+0x4a70>
   15ee4:	vmul.f32	s15, s14, s11
   15ee8:	vmul.f32	s15, s15, s12
   15eec:	vcvt.u32.f32	s15, s15
   15ef0:	b	15e88 <strspn@plt+0x49f4>
   15ef4:	bl	11464 <abort@plt>
   15ef8:	stclcc	12, cr12, [ip, #820]	; 0x334
   15efc:	svccc	0x00666666
   15f00:	svccc	0x008ccccd
   15f04:	svccc	0x00800000
   15f08:	andeq	r0, r0, r0
   15f0c:	svccc	0x004ccccd
   15f10:	andeq	lr, r1, ip, lsl #9
   15f14:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15f18:	mov	r7, r1
   15f1c:	ldr	r3, [r0, #24]
   15f20:	mov	r6, r0
   15f24:	ldr	r1, [r0, #8]
   15f28:	mov	r0, r7
   15f2c:	blx	r3
   15f30:	ldr	r3, [r6, #8]
   15f34:	cmp	r0, r3
   15f38:	bcs	16164 <strspn@plt+0x4cd0>
   15f3c:	ldr	r9, [r6]
   15f40:	mov	r8, r0
   15f44:	add	r5, r9, r0, lsl #3
   15f48:	ldr	r4, [r9, r0, lsl #3]
   15f4c:	cmp	r4, #0
   15f50:	beq	15ffc <strspn@plt+0x4b68>
   15f54:	cmp	r7, r4
   15f58:	beq	15f78 <strspn@plt+0x4ae4>
   15f5c:	mov	r1, r4
   15f60:	ldr	r3, [r6, #28]
   15f64:	mov	r0, r7
   15f68:	blx	r3
   15f6c:	cmp	r0, #0
   15f70:	beq	15ff0 <strspn@plt+0x4b5c>
   15f74:	ldr	r4, [r9, r8, lsl #3]
   15f78:	ldr	r3, [r5, #4]
   15f7c:	cmp	r3, #0
   15f80:	movne	r2, #0
   15f84:	ldmne	r3, {r0, r1}
   15f88:	streq	r3, [r9, r8, lsl #3]
   15f8c:	stmne	r5, {r0, r1}
   15f90:	strne	r2, [r3]
   15f94:	ldrne	r2, [r6, #36]	; 0x24
   15f98:	strne	r2, [r3, #4]
   15f9c:	strne	r3, [r6, #36]	; 0x24
   15fa0:	cmp	r4, #0
   15fa4:	beq	15ffc <strspn@plt+0x4b68>
   15fa8:	ldr	r2, [r9, r8, lsl #3]
   15fac:	ldr	r3, [r6, #16]
   15fb0:	cmp	r2, #0
   15fb4:	sub	r3, r3, #1
   15fb8:	str	r3, [r6, #16]
   15fbc:	beq	16030 <strspn@plt+0x4b9c>
   15fc0:	mov	r0, r4
   15fc4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15fc8:	ldr	r4, [r3]
   15fcc:	cmp	r7, r4
   15fd0:	beq	16010 <strspn@plt+0x4b7c>
   15fd4:	mov	r1, r4
   15fd8:	ldr	r3, [r6, #28]
   15fdc:	mov	r0, r7
   15fe0:	blx	r3
   15fe4:	cmp	r0, #0
   15fe8:	bne	16008 <strspn@plt+0x4b74>
   15fec:	ldr	r5, [r5, #4]
   15ff0:	ldr	r3, [r5, #4]
   15ff4:	cmp	r3, #0
   15ff8:	bne	15fc8 <strspn@plt+0x4b34>
   15ffc:	mov	r4, #0
   16000:	mov	r0, r4
   16004:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16008:	ldr	r3, [r5, #4]
   1600c:	ldr	r4, [r3]
   16010:	ldr	r1, [r3, #4]
   16014:	mov	r2, #0
   16018:	str	r1, [r5, #4]
   1601c:	str	r2, [r3]
   16020:	ldr	r2, [r6, #36]	; 0x24
   16024:	str	r2, [r3, #4]
   16028:	str	r3, [r6, #36]	; 0x24
   1602c:	b	15fa0 <strspn@plt+0x4b0c>
   16030:	vldr	s15, [r6, #8]
   16034:	ldr	r3, [r6, #12]
   16038:	ldr	r2, [r6, #20]
   1603c:	sub	r3, r3, #1
   16040:	vcvt.f32.u32	s14, s15
   16044:	vldr	s13, [r2]
   16048:	vmov	s15, r3
   1604c:	str	r3, [r6, #12]
   16050:	vcvt.f32.u32	s15, s15
   16054:	vmul.f32	s12, s13, s14
   16058:	vcmpe.f32	s15, s12
   1605c:	vmrs	APSR_nzcv, fpscr
   16060:	bpl	15fc0 <strspn@plt+0x4b2c>
   16064:	ldr	r3, [pc, #276]	; 16180 <strspn@plt+0x4cec>
   16068:	cmp	r2, r3
   1606c:	beq	1614c <strspn@plt+0x4cb8>
   16070:	vldr	s12, [r2, #8]
   16074:	vldr	s11, [pc, #236]	; 16168 <strspn@plt+0x4cd4>
   16078:	vcmpe.f32	s12, s11
   1607c:	vmrs	APSR_nzcv, fpscr
   16080:	ble	16134 <strspn@plt+0x4ca0>
   16084:	vldr	s10, [pc, #224]	; 1616c <strspn@plt+0x4cd8>
   16088:	vcmpe.f32	s12, s10
   1608c:	vmrs	APSR_nzcv, fpscr
   16090:	bpl	16134 <strspn@plt+0x4ca0>
   16094:	vldr	s10, [pc, #212]	; 16170 <strspn@plt+0x4cdc>
   16098:	vldr	s9, [r2, #12]
   1609c:	vcmpe.f32	s9, s10
   160a0:	vmrs	APSR_nzcv, fpscr
   160a4:	ble	16134 <strspn@plt+0x4ca0>
   160a8:	vcmpe.f32	s13, #0.0
   160ac:	vmrs	APSR_nzcv, fpscr
   160b0:	blt	16134 <strspn@plt+0x4ca0>
   160b4:	vadd.f32	s13, s13, s11
   160b8:	vldr	s11, [r2, #4]
   160bc:	vcmpe.f32	s13, s11
   160c0:	vmrs	APSR_nzcv, fpscr
   160c4:	bpl	16134 <strspn@plt+0x4ca0>
   160c8:	vldr	s10, [pc, #164]	; 16174 <strspn@plt+0x4ce0>
   160cc:	vcmpe.f32	s11, s10
   160d0:	vmrs	APSR_nzcv, fpscr
   160d4:	bhi	16134 <strspn@plt+0x4ca0>
   160d8:	vcmpe.f32	s12, s13
   160dc:	vmrs	APSR_nzcv, fpscr
   160e0:	ble	16134 <strspn@plt+0x4ca0>
   160e4:	ldrb	r3, [r2, #16]
   160e8:	cmp	r3, #0
   160ec:	beq	16154 <strspn@plt+0x4cc0>
   160f0:	vmul.f32	s15, s14, s11
   160f4:	vcvt.u32.f32	s15, s15
   160f8:	vmov	r1, s15
   160fc:	mov	r0, r6
   16100:	bl	15444 <strspn@plt+0x3fb0>
   16104:	cmp	r0, #0
   16108:	bne	15fc0 <strspn@plt+0x4b2c>
   1610c:	ldr	r0, [r6, #36]	; 0x24
   16110:	cmp	r0, #0
   16114:	beq	16128 <strspn@plt+0x4c94>
   16118:	ldr	r5, [r0, #4]
   1611c:	bl	14800 <strspn@plt+0x336c>
   16120:	subs	r0, r5, #0
   16124:	bne	16118 <strspn@plt+0x4c84>
   16128:	mov	r3, #0
   1612c:	str	r3, [r6, #36]	; 0x24
   16130:	b	15fc0 <strspn@plt+0x4b2c>
   16134:	vldr	s13, [pc, #60]	; 16178 <strspn@plt+0x4ce4>
   16138:	str	r3, [r6, #20]
   1613c:	vmul.f32	s13, s14, s13
   16140:	vcmpe.f32	s15, s13
   16144:	vmrs	APSR_nzcv, fpscr
   16148:	bpl	15fc0 <strspn@plt+0x4b2c>
   1614c:	vldr	s12, [pc, #40]	; 1617c <strspn@plt+0x4ce8>
   16150:	vldr	s11, [pc, #28]	; 16174 <strspn@plt+0x4ce0>
   16154:	vmul.f32	s15, s14, s11
   16158:	vmul.f32	s15, s15, s12
   1615c:	vcvt.u32.f32	s15, s15
   16160:	b	160f8 <strspn@plt+0x4c64>
   16164:	bl	11464 <abort@plt>
   16168:	stclcc	12, cr12, [ip, #820]	; 0x334
   1616c:	svccc	0x00666666
   16170:	svccc	0x008ccccd
   16174:	svccc	0x00800000
   16178:	andeq	r0, r0, r0
   1617c:	svccc	0x004ccccd
   16180:	andeq	lr, r1, ip, lsl #9
   16184:	push	{r4, lr}
   16188:	mov	r2, r1
   1618c:	mov	r3, #0
   16190:	ldrd	r0, [r0, #8]
   16194:	bl	1d054 <strspn@plt+0xbbc0>
   16198:	mov	r0, r2
   1619c:	pop	{r4, pc}
   161a0:	ldrd	r2, [r1, #8]
   161a4:	push	{r4, r5, r6, lr}
   161a8:	ldrd	r4, [r0, #8]
   161ac:	cmp	r5, r3
   161b0:	cmpeq	r4, r2
   161b4:	beq	161c0 <strspn@plt+0x4d2c>
   161b8:	mov	r0, #0
   161bc:	pop	{r4, r5, r6, pc}
   161c0:	ldrd	r4, [r0, #16]
   161c4:	ldrd	r2, [r1, #16]
   161c8:	cmp	r5, r3
   161cc:	cmpeq	r4, r2
   161d0:	bne	161b8 <strspn@plt+0x4d24>
   161d4:	ldr	r1, [r1]
   161d8:	ldr	r0, [r0]
   161dc:	bl	1a54c <strspn@plt+0x90b8>
   161e0:	pop	{r4, r5, r6, pc}
   161e4:	push	{r4, r5, r6, lr}
   161e8:	mov	r4, r0
   161ec:	ldr	r0, [r0]
   161f0:	mov	r6, r1
   161f4:	bl	1c824 <strspn@plt+0xb390>
   161f8:	ldrd	r4, [r4, #8]
   161fc:	mov	r2, r6
   16200:	mov	r3, #0
   16204:	eor	r4, r4, r0
   16208:	mov	r0, r4
   1620c:	mov	r1, r5
   16210:	bl	1d054 <strspn@plt+0xbbc0>
   16214:	mov	r0, r2
   16218:	pop	{r4, r5, r6, pc}
   1621c:	ldrd	r2, [r1, #8]
   16220:	push	{r4, r5, r6, lr}
   16224:	ldrd	r4, [r0, #8]
   16228:	cmp	r5, r3
   1622c:	cmpeq	r4, r2
   16230:	beq	1623c <strspn@plt+0x4da8>
   16234:	mov	r0, #0
   16238:	pop	{r4, r5, r6, pc}
   1623c:	ldrd	r4, [r0, #16]
   16240:	ldrd	r2, [r1, #16]
   16244:	cmp	r5, r3
   16248:	cmpeq	r4, r2
   1624c:	bne	16234 <strspn@plt+0x4da0>
   16250:	ldr	r1, [r1]
   16254:	ldr	r0, [r0]
   16258:	bl	11134 <strcmp@plt>
   1625c:	clz	r0, r0
   16260:	lsr	r0, r0, #5
   16264:	pop	{r4, r5, r6, pc}
   16268:	push	{r4, lr}
   1626c:	mov	r4, r0
   16270:	ldr	r0, [r0]
   16274:	bl	14800 <strspn@plt+0x336c>
   16278:	mov	r0, r4
   1627c:	pop	{r4, lr}
   16280:	b	14800 <strspn@plt+0x336c>
   16284:	push	{r2, r3}
   16288:	push	{lr}		; (str lr, [sp, #-4]!)
   1628c:	sub	sp, sp, #12
   16290:	ldr	r2, [sp, #16]
   16294:	ands	r3, r2, #64	; 0x40
   16298:	addne	r3, sp, #20
   1629c:	strne	r3, [sp, #4]
   162a0:	ldrne	r3, [sp, #20]
   162a4:	bl	11320 <openat64@plt>
   162a8:	bl	1af04 <strspn@plt+0x9a70>
   162ac:	add	sp, sp, #12
   162b0:	pop	{lr}		; (ldr lr, [sp], #4)
   162b4:	add	sp, sp, #8
   162b8:	bx	lr
   162bc:	orr	r2, r2, #540672	; 0x84000
   162c0:	push	{r4, r5, r6, lr}
   162c4:	orr	r2, r2, #2304	; 0x900
   162c8:	mov	r6, r3
   162cc:	bl	16284 <strspn@plt+0x4df0>
   162d0:	subs	r5, r0, #0
   162d4:	blt	16308 <strspn@plt+0x4e74>
   162d8:	bl	11410 <fdopendir@plt>
   162dc:	subs	r4, r0, #0
   162e0:	beq	162f0 <strspn@plt+0x4e5c>
   162e4:	str	r5, [r6]
   162e8:	mov	r0, r4
   162ec:	pop	{r4, r5, r6, pc}
   162f0:	bl	1132c <__errno_location@plt>
   162f4:	mov	r6, r0
   162f8:	mov	r0, r5
   162fc:	ldr	r5, [r6]
   16300:	bl	11470 <close@plt>
   16304:	b	162e4 <strspn@plt+0x4e50>
   16308:	mov	r4, #0
   1630c:	b	162e8 <strspn@plt+0x4e54>
   16310:	push	{r4, r5, r6, lr}
   16314:	subs	r4, r0, #0
   16318:	beq	1638c <strspn@plt+0x4ef8>
   1631c:	mov	r1, #47	; 0x2f
   16320:	bl	113ec <strrchr@plt>
   16324:	subs	r5, r0, #0
   16328:	beq	16378 <strspn@plt+0x4ee4>
   1632c:	add	r6, r5, #1
   16330:	sub	r3, r6, r4
   16334:	cmp	r3, #6
   16338:	ble	16378 <strspn@plt+0x4ee4>
   1633c:	mov	r2, #7
   16340:	ldr	r1, [pc, #96]	; 163a8 <strspn@plt+0x4f14>
   16344:	sub	r0, r5, #6
   16348:	bl	11458 <strncmp@plt>
   1634c:	cmp	r0, #0
   16350:	bne	16378 <strspn@plt+0x4ee4>
   16354:	mov	r2, #3
   16358:	ldr	r1, [pc, #76]	; 163ac <strspn@plt+0x4f18>
   1635c:	mov	r0, r6
   16360:	bl	11458 <strncmp@plt>
   16364:	cmp	r0, #0
   16368:	movne	r4, r6
   1636c:	ldreq	r3, [pc, #60]	; 163b0 <strspn@plt+0x4f1c>
   16370:	addeq	r4, r5, #4
   16374:	streq	r4, [r3]
   16378:	ldr	r2, [pc, #52]	; 163b4 <strspn@plt+0x4f20>
   1637c:	ldr	r3, [pc, #52]	; 163b8 <strspn@plt+0x4f24>
   16380:	str	r4, [r2]
   16384:	str	r4, [r3]
   16388:	pop	{r4, r5, r6, pc}
   1638c:	ldr	r3, [pc, #40]	; 163bc <strspn@plt+0x4f28>
   16390:	mov	r2, #55	; 0x37
   16394:	mov	r1, #1
   16398:	ldr	r3, [r3]
   1639c:	ldr	r0, [pc, #28]	; 163c0 <strspn@plt+0x4f2c>
   163a0:	bl	1123c <fwrite@plt>
   163a4:	bl	11464 <abort@plt>
   163a8:	andeq	lr, r1, r4, asr #10
   163ac:	andeq	lr, r1, ip, asr #10
   163b0:	andeq	pc, r2, r0, lsr #3
   163b4:	andeq	pc, r2, ip, ror #3
   163b8:	andeq	pc, r2, r4, lsr #3
   163bc:			; <UNDEFINED> instruction: 0x0002f1b0
   163c0:	andeq	lr, r1, ip, lsl #10
   163c4:	push	{r4, r5, r6, lr}
   163c8:	mov	r4, r0
   163cc:	mov	r5, r1
   163d0:	bl	1c860 <strspn@plt+0xb3cc>
   163d4:	ldrb	r3, [r0]
   163d8:	bic	r3, r3, #32
   163dc:	cmp	r3, #85	; 0x55
   163e0:	bne	16440 <strspn@plt+0x4fac>
   163e4:	ldrb	r3, [r0, #1]
   163e8:	bic	r3, r3, #32
   163ec:	cmp	r3, #84	; 0x54
   163f0:	bne	1647c <strspn@plt+0x4fe8>
   163f4:	ldrb	r3, [r0, #2]
   163f8:	bic	r3, r3, #32
   163fc:	cmp	r3, #70	; 0x46
   16400:	bne	1647c <strspn@plt+0x4fe8>
   16404:	ldrb	r3, [r0, #3]
   16408:	cmp	r3, #45	; 0x2d
   1640c:	bne	1647c <strspn@plt+0x4fe8>
   16410:	ldrb	r3, [r0, #4]
   16414:	cmp	r3, #56	; 0x38
   16418:	bne	1647c <strspn@plt+0x4fe8>
   1641c:	ldrb	r3, [r0, #5]
   16420:	cmp	r3, #0
   16424:	bne	1647c <strspn@plt+0x4fe8>
   16428:	ldrb	r2, [r4]
   1642c:	ldr	r3, [pc, #152]	; 164cc <strspn@plt+0x5038>
   16430:	ldr	r0, [pc, #152]	; 164d0 <strspn@plt+0x503c>
   16434:	cmp	r2, #96	; 0x60
   16438:	movne	r0, r3
   1643c:	pop	{r4, r5, r6, pc}
   16440:	cmp	r3, #71	; 0x47
   16444:	bne	1647c <strspn@plt+0x4fe8>
   16448:	ldrb	r3, [r0, #1]
   1644c:	bic	r3, r3, #32
   16450:	cmp	r3, #66	; 0x42
   16454:	bne	1647c <strspn@plt+0x4fe8>
   16458:	ldrb	r3, [r0, #2]
   1645c:	cmp	r3, #49	; 0x31
   16460:	bne	1647c <strspn@plt+0x4fe8>
   16464:	ldrb	r3, [r0, #3]
   16468:	cmp	r3, #56	; 0x38
   1646c:	bne	1647c <strspn@plt+0x4fe8>
   16470:	ldrb	r3, [r0, #4]
   16474:	cmp	r3, #48	; 0x30
   16478:	beq	16490 <strspn@plt+0x4ffc>
   1647c:	ldr	r3, [pc, #80]	; 164d4 <strspn@plt+0x5040>
   16480:	cmp	r5, #9
   16484:	ldr	r0, [pc, #76]	; 164d8 <strspn@plt+0x5044>
   16488:	movne	r0, r3
   1648c:	pop	{r4, r5, r6, pc}
   16490:	ldrb	r3, [r0, #5]
   16494:	cmp	r3, #51	; 0x33
   16498:	bne	1647c <strspn@plt+0x4fe8>
   1649c:	ldrb	r3, [r0, #6]
   164a0:	cmp	r3, #48	; 0x30
   164a4:	bne	1647c <strspn@plt+0x4fe8>
   164a8:	ldrb	r3, [r0, #7]
   164ac:	cmp	r3, #0
   164b0:	bne	1647c <strspn@plt+0x4fe8>
   164b4:	ldrb	r2, [r4]
   164b8:	ldr	r3, [pc, #28]	; 164dc <strspn@plt+0x5048>
   164bc:	ldr	r0, [pc, #28]	; 164e0 <strspn@plt+0x504c>
   164c0:	cmp	r2, #96	; 0x60
   164c4:	movne	r0, r3
   164c8:	pop	{r4, r5, r6, pc}
   164cc:	andeq	lr, r1, r8, lsr #11
   164d0:	andeq	lr, r1, r4, lsr #11
   164d4:			; <UNDEFINED> instruction: 0x0001e5b8
   164d8:			; <UNDEFINED> instruction: 0x0001e5b4
   164dc:			; <UNDEFINED> instruction: 0x0001e5b0
   164e0:	andeq	lr, r1, ip, lsr #11
   164e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   164e8:	sub	sp, sp, #140	; 0x8c
   164ec:	mov	r9, r1
   164f0:	str	r3, [sp, #24]
   164f4:	mov	r3, #1
   164f8:	mov	sl, r0
   164fc:	str	r2, [sp, #44]	; 0x2c
   16500:	str	r3, [sp, #28]
   16504:	bl	11254 <__ctype_get_mb_cur_max@plt>
   16508:	ldr	r3, [sp, #180]	; 0xb4
   1650c:	mov	fp, r9
   16510:	mov	r9, sl
   16514:	lsr	r3, r3, #1
   16518:	and	r3, r3, #1
   1651c:	str	r3, [sp, #40]	; 0x28
   16520:	ldr	r3, [sp, #180]	; 0xb4
   16524:	mov	r2, #0
   16528:	and	r3, r3, #4
   1652c:	str	r3, [sp, #100]	; 0x64
   16530:	ldr	r3, [sp, #180]	; 0xb4
   16534:	str	r2, [sp, #76]	; 0x4c
   16538:	and	r3, r3, #1
   1653c:	str	r3, [sp, #96]	; 0x60
   16540:	str	r2, [sp, #36]	; 0x24
   16544:	str	r2, [sp, #56]	; 0x38
   16548:	str	r2, [sp, #68]	; 0x44
   1654c:	str	r2, [sp, #72]	; 0x48
   16550:	str	r2, [sp, #84]	; 0x54
   16554:	str	r0, [sp, #80]	; 0x50
   16558:	ldr	r3, [sp, #176]	; 0xb0
   1655c:	cmp	r3, #10
   16560:	ldrls	pc, [pc, r3, lsl #2]
   16564:	b	1773c <strspn@plt+0x62a8>
   16568:	muleq	r1, r4, r5
   1656c:			; <UNDEFINED> instruction: 0x000168b4
   16570:	andeq	r6, r1, ip, lsl #20
   16574:	andeq	r6, r1, r8, ror #17
   16578:	andeq	r6, r1, r0, ror #20
   1657c:	andeq	r6, r1, r0, asr #20
   16580:	andeq	r6, r1, r8, lsl #18
   16584:	andeq	r6, r1, ip, lsr #18
   16588:	andeq	r6, r1, r4, asr r9
   1658c:	andeq	r6, r1, r4, asr r9
   16590:	andeq	r6, r1, r4, asr r9
   16594:	mov	r3, #0
   16598:	ldr	r1, [sp, #56]	; 0x38
   1659c:	ldr	r2, [sp, #176]	; 0xb0
   165a0:	ldr	lr, [sp, #176]	; 0xb0
   165a4:	mov	r8, r3
   165a8:	mov	ip, r3
   165ac:	str	r3, [sp, #40]	; 0x28
   165b0:	mov	r3, r1
   165b4:	cmp	r2, #2
   165b8:	moveq	r3, #0
   165bc:	andne	r3, r3, #1
   165c0:	mov	r0, r3
   165c4:	str	r3, [sp, #92]	; 0x5c
   165c8:	ldr	r3, [sp, #68]	; 0x44
   165cc:	sub	lr, lr, #2
   165d0:	adds	r2, r3, #0
   165d4:	movne	r2, #1
   165d8:	and	r3, r1, ip
   165dc:	and	r3, r2, r3
   165e0:	clz	lr, lr
   165e4:	str	r3, [sp, #88]	; 0x58
   165e8:	lsr	lr, lr, #5
   165ec:	mov	r3, ip
   165f0:	and	r3, r3, lr
   165f4:	mov	sl, #0
   165f8:	and	r0, r2, r0
   165fc:	str	r3, [sp, #64]	; 0x40
   16600:	eor	r3, r1, #1
   16604:	str	lr, [sp, #52]	; 0x34
   16608:	str	r0, [sp, #48]	; 0x30
   1660c:	str	r3, [sp, #60]	; 0x3c
   16610:	ldr	r3, [sp, #24]
   16614:	cmn	r3, #1
   16618:	beq	16b48 <strspn@plt+0x56b4>
   1661c:	subs	r7, r3, sl
   16620:	movne	r7, #1
   16624:	cmp	r7, #0
   16628:	beq	16b60 <strspn@plt+0x56cc>
   1662c:	ldr	r3, [sp, #48]	; 0x30
   16630:	cmp	r3, #0
   16634:	beq	16ecc <strspn@plt+0x5a38>
   16638:	ldr	r2, [sp, #68]	; 0x44
   1663c:	ldr	r1, [sp, #24]
   16640:	cmp	r2, #1
   16644:	mov	r3, r2
   16648:	movls	r3, #0
   1664c:	movhi	r3, #1
   16650:	cmn	r1, #1
   16654:	movne	r3, #0
   16658:	cmp	r3, #0
   1665c:	add	r4, sl, r2
   16660:	beq	16670 <strspn@plt+0x51dc>
   16664:	ldr	r0, [sp, #44]	; 0x2c
   16668:	bl	11314 <strlen@plt>
   1666c:	str	r0, [sp, #24]
   16670:	ldr	r3, [sp, #24]
   16674:	cmp	r3, r4
   16678:	ldr	r3, [sp, #44]	; 0x2c
   1667c:	add	r5, r3, sl
   16680:	bcc	16ed4 <strspn@plt+0x5a40>
   16684:	mov	r0, r5
   16688:	ldr	r2, [sp, #68]	; 0x44
   1668c:	ldr	r1, [sp, #72]	; 0x48
   16690:	bl	111d0 <memcmp@plt>
   16694:	cmp	r0, #0
   16698:	bne	16ed4 <strspn@plt+0x5a40>
   1669c:	ldr	r3, [sp, #40]	; 0x28
   166a0:	cmp	r3, #0
   166a4:	bne	17890 <strspn@plt+0x63fc>
   166a8:	ldrb	r4, [r5]
   166ac:	cmp	r4, #126	; 0x7e
   166b0:	ldrls	pc, [pc, r4, lsl #2]
   166b4:	b	177cc <strspn@plt+0x6338>
   166b8:	andeq	r6, r1, ip, lsl #27
   166bc:	andeq	r7, r1, ip, asr #15
   166c0:	andeq	r7, r1, ip, asr #15
   166c4:	andeq	r7, r1, ip, asr #15
   166c8:	andeq	r7, r1, ip, asr #15
   166cc:	andeq	r7, r1, ip, asr #15
   166d0:	andeq	r7, r1, ip, asr #15
   166d4:	andeq	r6, r1, r8, ror sp
   166d8:	andeq	r6, r1, r4, ror #26
   166dc:	andeq	r6, r1, r0, asr #26
   166e0:	andeq	r6, r1, r0, lsr #26
   166e4:	andeq	r6, r1, r0, asr sp
   166e8:	andeq	r6, r1, r8, lsl #25
   166ec:			; <UNDEFINED> instruction: 0x00016ebc
   166f0:	andeq	r7, r1, ip, asr #15
   166f4:	andeq	r7, r1, ip, asr #15
   166f8:	andeq	r7, r1, ip, asr #15
   166fc:	andeq	r7, r1, ip, asr #15
   16700:	andeq	r7, r1, ip, asr #15
   16704:	andeq	r7, r1, ip, asr #15
   16708:	andeq	r7, r1, ip, asr #15
   1670c:	andeq	r7, r1, ip, asr #15
   16710:	andeq	r7, r1, ip, asr #15
   16714:	andeq	r7, r1, ip, asr #15
   16718:	andeq	r7, r1, ip, asr #15
   1671c:	andeq	r7, r1, ip, asr #15
   16720:	andeq	r7, r1, ip, asr #15
   16724:	andeq	r7, r1, ip, asr #15
   16728:	andeq	r7, r1, ip, asr #15
   1672c:	andeq	r7, r1, ip, asr #15
   16730:	andeq	r7, r1, ip, asr #15
   16734:	andeq	r7, r1, ip, asr #15
   16738:	andeq	r6, r1, ip, lsr #29
   1673c:	andeq	r6, r1, ip, lsl #29
   16740:	andeq	r6, r1, ip, lsl #29
   16744:	andeq	r6, r1, ip, ror #28
   16748:	andeq	r6, r1, ip, lsl #29
   1674c:	andeq	r6, r1, r8, ror ip
   16750:	andeq	r6, r1, ip, lsl #29
   16754:	andeq	r6, r1, r4, asr ip
   16758:	andeq	r6, r1, ip, lsl #29
   1675c:	andeq	r6, r1, ip, lsl #29
   16760:	andeq	r6, r1, ip, lsl #29
   16764:	andeq	r6, r1, r8, ror ip
   16768:	andeq	r6, r1, r8, ror ip
   1676c:	andeq	r6, r1, r8, ror ip
   16770:	andeq	r6, r1, r8, ror ip
   16774:	andeq	r6, r1, r8, ror ip
   16778:	andeq	r6, r1, r8, ror ip
   1677c:	andeq	r6, r1, r8, ror ip
   16780:	andeq	r6, r1, r8, ror ip
   16784:	andeq	r6, r1, r8, ror ip
   16788:	andeq	r6, r1, r8, ror ip
   1678c:	andeq	r6, r1, r8, ror ip
   16790:	andeq	r6, r1, r8, ror ip
   16794:	andeq	r6, r1, r8, ror ip
   16798:	andeq	r6, r1, r8, ror ip
   1679c:	andeq	r6, r1, r8, ror ip
   167a0:	andeq	r6, r1, r8, ror ip
   167a4:	andeq	r6, r1, ip, lsl #29
   167a8:	andeq	r6, r1, ip, lsl #29
   167ac:	andeq	r6, r1, ip, lsl #29
   167b0:	andeq	r6, r1, ip, lsl #29
   167b4:	andeq	r6, r1, r4, lsl #24
   167b8:	andeq	r7, r1, ip, asr #15
   167bc:	andeq	r6, r1, r8, ror ip
   167c0:	andeq	r6, r1, r8, ror ip
   167c4:	andeq	r6, r1, r8, ror ip
   167c8:	andeq	r6, r1, r8, ror ip
   167cc:	andeq	r6, r1, r8, ror ip
   167d0:	andeq	r6, r1, r8, ror ip
   167d4:	andeq	r6, r1, r8, ror ip
   167d8:	andeq	r6, r1, r8, ror ip
   167dc:	andeq	r6, r1, r8, ror ip
   167e0:	andeq	r6, r1, r8, ror ip
   167e4:	andeq	r6, r1, r8, ror ip
   167e8:	andeq	r6, r1, r8, ror ip
   167ec:	andeq	r6, r1, r8, ror ip
   167f0:	andeq	r6, r1, r8, ror ip
   167f4:	andeq	r6, r1, r8, ror ip
   167f8:	andeq	r6, r1, r8, ror ip
   167fc:	andeq	r6, r1, r8, ror ip
   16800:	andeq	r6, r1, r8, ror ip
   16804:	andeq	r6, r1, r8, ror ip
   16808:	andeq	r6, r1, r8, ror ip
   1680c:	andeq	r6, r1, r8, ror ip
   16810:	andeq	r6, r1, r8, ror ip
   16814:	andeq	r6, r1, r8, ror ip
   16818:	andeq	r6, r1, r8, ror ip
   1681c:	andeq	r6, r1, r8, ror ip
   16820:	andeq	r6, r1, r8, ror ip
   16824:	andeq	r6, r1, ip, lsl #29
   16828:	ldrdeq	r6, [r1], -r0
   1682c:	andeq	r6, r1, r8, ror ip
   16830:	andeq	r6, r1, ip, lsl #29
   16834:	andeq	r6, r1, r8, ror ip
   16838:	andeq	r6, r1, ip, lsl #29
   1683c:	andeq	r6, r1, r8, ror ip
   16840:	andeq	r6, r1, r8, ror ip
   16844:	andeq	r6, r1, r8, ror ip
   16848:	andeq	r6, r1, r8, ror ip
   1684c:	andeq	r6, r1, r8, ror ip
   16850:	andeq	r6, r1, r8, ror ip
   16854:	andeq	r6, r1, r8, ror ip
   16858:	andeq	r6, r1, r8, ror ip
   1685c:	andeq	r6, r1, r8, ror ip
   16860:	andeq	r6, r1, r8, ror ip
   16864:	andeq	r6, r1, r8, ror ip
   16868:	andeq	r6, r1, r8, ror ip
   1686c:	andeq	r6, r1, r8, ror ip
   16870:	andeq	r6, r1, r8, ror ip
   16874:	andeq	r6, r1, r8, ror ip
   16878:	andeq	r6, r1, r8, ror ip
   1687c:	andeq	r6, r1, r8, ror ip
   16880:	andeq	r6, r1, r8, ror ip
   16884:	andeq	r6, r1, r8, ror ip
   16888:	andeq	r6, r1, r8, ror ip
   1688c:	andeq	r6, r1, r8, ror ip
   16890:	andeq	r6, r1, r8, ror ip
   16894:	andeq	r6, r1, r8, ror ip
   16898:	andeq	r6, r1, r8, ror ip
   1689c:	andeq	r6, r1, r8, ror ip
   168a0:	andeq	r6, r1, r8, ror ip
   168a4:	andeq	r6, r1, r8, lsl #21
   168a8:	andeq	r6, r1, ip, lsl #29
   168ac:	andeq	r6, r1, r8, lsl #21
   168b0:	andeq	r6, r1, ip, ror #28
   168b4:	mov	r3, #1
   168b8:	str	r3, [sp, #40]	; 0x28
   168bc:	str	r3, [sp, #68]	; 0x44
   168c0:	mov	r8, #0
   168c4:	ldr	r3, [pc, #4056]	; 178a4 <strspn@plt+0x6410>
   168c8:	str	r3, [sp, #72]	; 0x48
   168cc:	mov	r3, #2
   168d0:	str	r3, [sp, #176]	; 0xb0
   168d4:	ldr	r1, [sp, #56]	; 0x38
   168d8:	mov	r2, r3
   168dc:	ldr	ip, [sp, #40]	; 0x28
   168e0:	mov	lr, r3
   168e4:	b	165b0 <strspn@plt+0x511c>
   168e8:	mov	r3, #1
   168ec:	str	r3, [sp, #56]	; 0x38
   168f0:	str	r3, [sp, #68]	; 0x44
   168f4:	str	r3, [sp, #40]	; 0x28
   168f8:	ldr	r3, [pc, #4004]	; 178a4 <strspn@plt+0x6410>
   168fc:	mov	r8, #0
   16900:	str	r3, [sp, #72]	; 0x48
   16904:	b	168cc <strspn@plt+0x5438>
   16908:	mov	r3, #1
   1690c:	str	r3, [sp, #56]	; 0x38
   16910:	str	r3, [sp, #68]	; 0x44
   16914:	str	r3, [sp, #40]	; 0x28
   16918:	ldr	r3, [pc, #3976]	; 178a8 <strspn@plt+0x6414>
   1691c:	mov	r8, #0
   16920:	str	r3, [sp, #72]	; 0x48
   16924:	mov	r3, #5
   16928:	b	168d0 <strspn@plt+0x543c>
   1692c:	mov	r3, #0
   16930:	str	r3, [sp, #40]	; 0x28
   16934:	mov	r3, #1
   16938:	str	r3, [sp, #56]	; 0x38
   1693c:	mov	r8, #0
   16940:	mov	r1, r3
   16944:	ldr	r2, [sp, #176]	; 0xb0
   16948:	ldr	ip, [sp, #40]	; 0x28
   1694c:	ldr	lr, [sp, #176]	; 0xb0
   16950:	b	165b0 <strspn@plt+0x511c>
   16954:	ldr	r3, [sp, #176]	; 0xb0
   16958:	cmp	r3, #10
   1695c:	beq	169a0 <strspn@plt+0x550c>
   16960:	mov	r2, #5
   16964:	ldr	r1, [pc, #3904]	; 178ac <strspn@plt+0x6418>
   16968:	mov	r0, #0
   1696c:	bl	111e8 <dcgettext@plt>
   16970:	ldr	r2, [pc, #3892]	; 178ac <strspn@plt+0x6418>
   16974:	cmp	r0, r2
   16978:	str	r0, [sp, #188]	; 0xbc
   1697c:	beq	17a38 <strspn@plt+0x65a4>
   16980:	mov	r2, #5
   16984:	ldr	r1, [pc, #3864]	; 178a4 <strspn@plt+0x6410>
   16988:	mov	r0, #0
   1698c:	bl	111e8 <dcgettext@plt>
   16990:	ldr	r2, [pc, #3852]	; 178a4 <strspn@plt+0x6410>
   16994:	cmp	r0, r2
   16998:	str	r0, [sp, #192]	; 0xc0
   1699c:	beq	17a28 <strspn@plt+0x6594>
   169a0:	ldr	r8, [sp, #40]	; 0x28
   169a4:	cmp	r8, #0
   169a8:	movne	r8, #0
   169ac:	bne	169dc <strspn@plt+0x5548>
   169b0:	ldr	r3, [sp, #188]	; 0xbc
   169b4:	ldrb	r3, [r3]
   169b8:	cmp	r3, #0
   169bc:	beq	169dc <strspn@plt+0x5548>
   169c0:	ldr	r2, [sp, #188]	; 0xbc
   169c4:	cmp	fp, r8
   169c8:	strbhi	r3, [r9, r8]
   169cc:	ldrb	r3, [r2, #1]!
   169d0:	add	r8, r8, #1
   169d4:	cmp	r3, #0
   169d8:	bne	169c4 <strspn@plt+0x5530>
   169dc:	ldr	r0, [sp, #192]	; 0xc0
   169e0:	bl	11314 <strlen@plt>
   169e4:	ldr	r3, [sp, #192]	; 0xc0
   169e8:	ldr	r2, [sp, #176]	; 0xb0
   169ec:	str	r3, [sp, #72]	; 0x48
   169f0:	mov	r3, #1
   169f4:	str	r3, [sp, #56]	; 0x38
   169f8:	mov	r1, r3
   169fc:	ldr	ip, [sp, #40]	; 0x28
   16a00:	ldr	lr, [sp, #176]	; 0xb0
   16a04:	str	r0, [sp, #68]	; 0x44
   16a08:	b	165b0 <strspn@plt+0x511c>
   16a0c:	ldr	r3, [sp, #40]	; 0x28
   16a10:	cmp	r3, #0
   16a14:	beq	176bc <strspn@plt+0x6228>
   16a18:	mov	r3, #1
   16a1c:	str	r3, [sp, #68]	; 0x44
   16a20:	ldr	r3, [pc, #3708]	; 178a4 <strspn@plt+0x6410>
   16a24:	str	r3, [sp, #72]	; 0x48
   16a28:	mov	r8, #0
   16a2c:	ldr	r1, [sp, #56]	; 0x38
   16a30:	ldr	r2, [sp, #176]	; 0xb0
   16a34:	ldr	ip, [sp, #40]	; 0x28
   16a38:	ldr	lr, [sp, #176]	; 0xb0
   16a3c:	b	165b0 <strspn@plt+0x511c>
   16a40:	ldr	r3, [sp, #40]	; 0x28
   16a44:	cmp	r3, #0
   16a48:	beq	17740 <strspn@plt+0x62ac>
   16a4c:	str	r3, [sp, #56]	; 0x38
   16a50:	mov	r3, #1
   16a54:	str	r3, [sp, #68]	; 0x44
   16a58:	ldr	r3, [pc, #3656]	; 178a8 <strspn@plt+0x6414>
   16a5c:	b	16a24 <strspn@plt+0x5590>
   16a60:	ldr	r3, [sp, #40]	; 0x28
   16a64:	cmp	r3, #0
   16a68:	mov	r3, #1
   16a6c:	streq	r3, [sp, #56]	; 0x38
   16a70:	beq	176bc <strspn@plt+0x6228>
   16a74:	str	r3, [sp, #68]	; 0x44
   16a78:	ldr	r3, [pc, #3620]	; 178a4 <strspn@plt+0x6410>
   16a7c:	mov	r8, #0
   16a80:	str	r3, [sp, #72]	; 0x48
   16a84:	b	168cc <strspn@plt+0x5438>
   16a88:	ldr	r3, [sp, #24]
   16a8c:	ldr	r6, [sp, #48]	; 0x30
   16a90:	cmn	r3, #1
   16a94:	beq	170f0 <strspn@plt+0x5c5c>
   16a98:	subs	r3, r3, #1
   16a9c:	movne	r3, #1
   16aa0:	cmp	r3, #0
   16aa4:	beq	16e70 <strspn@plt+0x59dc>
   16aa8:	ldr	r1, [sp, #52]	; 0x34
   16aac:	mov	r7, r3
   16ab0:	mov	r3, #0
   16ab4:	str	r3, [sp, #32]
   16ab8:	ldr	r3, [sp, #60]	; 0x3c
   16abc:	orr	r2, r1, r3
   16ac0:	ldr	r3, [sp, #40]	; 0x28
   16ac4:	eor	r2, r2, #1
   16ac8:	orr	r2, r3, r2
   16acc:	tst	r2, #255	; 0xff
   16ad0:	bne	173f4 <strspn@plt+0x5f60>
   16ad4:	cmp	r6, #0
   16ad8:	bne	16cb4 <strspn@plt+0x5820>
   16adc:	ldr	r3, [sp, #36]	; 0x24
   16ae0:	add	sl, sl, #1
   16ae4:	and	r3, r3, r7
   16ae8:	uxtb	r6, r3
   16aec:	cmp	r6, #0
   16af0:	beq	16b1c <strspn@plt+0x5688>
   16af4:	cmp	fp, r8
   16af8:	movhi	r3, #39	; 0x27
   16afc:	strbhi	r3, [r9, r8]
   16b00:	add	r3, r8, #1
   16b04:	cmp	fp, r3
   16b08:	movhi	r2, #39	; 0x27
   16b0c:	add	r8, r8, #2
   16b10:	strbhi	r2, [r9, r3]
   16b14:	mov	r3, #0
   16b18:	str	r3, [sp, #36]	; 0x24
   16b1c:	ldr	r2, [sp, #32]
   16b20:	cmp	r8, fp
   16b24:	ldr	r3, [sp, #28]
   16b28:	strbcc	r4, [r9, r8]
   16b2c:	cmp	r2, #0
   16b30:	moveq	r3, #0
   16b34:	str	r3, [sp, #28]
   16b38:	ldr	r3, [sp, #24]
   16b3c:	add	r8, r8, #1
   16b40:	cmn	r3, #1
   16b44:	bne	1661c <strspn@plt+0x5188>
   16b48:	ldr	r3, [sp, #44]	; 0x2c
   16b4c:	ldrb	r3, [r3, sl]
   16b50:	adds	r7, r3, #0
   16b54:	movne	r7, #1
   16b58:	cmp	r7, #0
   16b5c:	bne	1662c <strspn@plt+0x5198>
   16b60:	ldr	r3, [sp, #64]	; 0x40
   16b64:	cmp	r8, #0
   16b68:	movne	r3, #0
   16b6c:	andeq	r3, r3, #1
   16b70:	cmp	r3, #0
   16b74:	str	r3, [sp, #64]	; 0x40
   16b78:	bne	1761c <strspn@plt+0x6188>
   16b7c:	ldr	r3, [sp, #40]	; 0x28
   16b80:	ldr	r2, [sp, #52]	; 0x34
   16b84:	eor	r3, r3, #1
   16b88:	ands	r2, r2, r3
   16b8c:	beq	17a48 <strspn@plt+0x65b4>
   16b90:	ldr	r3, [sp, #76]	; 0x4c
   16b94:	cmp	r3, #0
   16b98:	beq	17a18 <strspn@plt+0x6584>
   16b9c:	ldr	r3, [sp, #28]
   16ba0:	cmp	r3, #0
   16ba4:	bne	179d4 <strspn@plt+0x6540>
   16ba8:	ldr	r2, [sp, #84]	; 0x54
   16bac:	clz	r3, fp
   16bb0:	cmp	r2, #0
   16bb4:	lsr	r3, r3, #5
   16bb8:	moveq	r3, #0
   16bbc:	cmp	r3, #0
   16bc0:	beq	17974 <strspn@plt+0x64e0>
   16bc4:	mov	fp, r2
   16bc8:	str	r3, [sp, #76]	; 0x4c
   16bcc:	b	16558 <strspn@plt+0x50c4>
   16bd0:	ldr	r3, [sp, #176]	; 0xb0
   16bd4:	ldr	r6, [sp, #48]	; 0x30
   16bd8:	cmp	r3, #2
   16bdc:	beq	17114 <strspn@plt+0x5c80>
   16be0:	ldr	r3, [sp, #88]	; 0x58
   16be4:	cmp	r3, #0
   16be8:	beq	17698 <strspn@plt+0x6204>
   16bec:	mov	r3, #0
   16bf0:	add	sl, sl, #1
   16bf4:	ldr	r6, [sp, #36]	; 0x24
   16bf8:	str	r3, [sp, #32]
   16bfc:	mov	r4, #92	; 0x5c
   16c00:	b	16aec <strspn@plt+0x5658>
   16c04:	ldr	r3, [sp, #176]	; 0xb0
   16c08:	ldr	r6, [sp, #48]	; 0x30
   16c0c:	cmp	r3, #2
   16c10:	beq	17144 <strspn@plt+0x5cb0>
   16c14:	cmp	r3, #5
   16c18:	bne	176a8 <strspn@plt+0x6214>
   16c1c:	ldr	r3, [sp, #100]	; 0x64
   16c20:	cmp	r3, #0
   16c24:	beq	1770c <strspn@plt+0x6278>
   16c28:	ldr	r2, [sp, #24]
   16c2c:	add	r3, sl, #2
   16c30:	cmp	r2, r3
   16c34:	bls	16c44 <strspn@plt+0x57b0>
   16c38:	ldrb	r4, [r5, #1]
   16c3c:	cmp	r4, #63	; 0x3f
   16c40:	beq	178b4 <strspn@plt+0x6420>
   16c44:	mov	r1, #0
   16c48:	str	r1, [sp, #32]
   16c4c:	mov	r4, #63	; 0x3f
   16c50:	b	16ab8 <strspn@plt+0x5624>
   16c54:	ldr	r3, [sp, #176]	; 0xb0
   16c58:	ldr	r6, [sp, #48]	; 0x30
   16c5c:	cmp	r3, #2
   16c60:	beq	17170 <strspn@plt+0x5cdc>
   16c64:	str	r7, [sp, #32]
   16c68:	str	r7, [sp, #76]	; 0x4c
   16c6c:	mov	r1, #0
   16c70:	mov	r4, #39	; 0x27
   16c74:	b	16ab8 <strspn@plt+0x5624>
   16c78:	ldr	r6, [sp, #48]	; 0x30
   16c7c:	ldr	r1, [sp, #52]	; 0x34
   16c80:	str	r7, [sp, #32]
   16c84:	b	16ab8 <strspn@plt+0x5624>
   16c88:	ldr	r6, [sp, #48]	; 0x30
   16c8c:	ldr	r1, [sp, #52]	; 0x34
   16c90:	mov	r4, #12
   16c94:	mov	r3, #102	; 0x66
   16c98:	ldr	r2, [sp, #56]	; 0x38
   16c9c:	cmp	r2, #0
   16ca0:	streq	r2, [sp, #32]
   16ca4:	beq	16ab8 <strspn@plt+0x5624>
   16ca8:	mov	r4, r3
   16cac:	mov	r3, #0
   16cb0:	str	r3, [sp, #32]
   16cb4:	ldr	r3, [sp, #40]	; 0x28
   16cb8:	cmp	r3, #0
   16cbc:	bne	1742c <strspn@plt+0x5f98>
   16cc0:	ldr	r3, [sp, #36]	; 0x24
   16cc4:	eor	r3, r3, #1
   16cc8:	and	r3, r3, r1
   16ccc:	ands	r3, r3, #255	; 0xff
   16cd0:	beq	16d08 <strspn@plt+0x5874>
   16cd4:	cmp	fp, r8
   16cd8:	movhi	r2, #39	; 0x27
   16cdc:	strbhi	r2, [r9, r8]
   16ce0:	add	r2, r8, #1
   16ce4:	cmp	fp, r2
   16ce8:	movhi	r1, #36	; 0x24
   16cec:	strbhi	r1, [r9, r2]
   16cf0:	add	r2, r8, #2
   16cf4:	cmp	fp, r2
   16cf8:	add	r8, r8, #3
   16cfc:	movhi	r1, #39	; 0x27
   16d00:	strbhi	r1, [r9, r2]
   16d04:	str	r3, [sp, #36]	; 0x24
   16d08:	cmp	fp, r8
   16d0c:	movhi	r3, #92	; 0x5c
   16d10:	strbhi	r3, [r9, r8]
   16d14:	add	sl, sl, #1
   16d18:	add	r8, r8, #1
   16d1c:	b	16b1c <strspn@plt+0x5688>
   16d20:	ldr	r6, [sp, #48]	; 0x30
   16d24:	mov	r4, #10
   16d28:	mov	r3, #110	; 0x6e
   16d2c:	ldr	r2, [sp, #64]	; 0x40
   16d30:	cmp	r2, #0
   16d34:	bne	177b4 <strspn@plt+0x6320>
   16d38:	ldr	r1, [sp, #52]	; 0x34
   16d3c:	b	16c98 <strspn@plt+0x5804>
   16d40:	ldr	r6, [sp, #48]	; 0x30
   16d44:	ldr	r1, [sp, #52]	; 0x34
   16d48:	mov	r3, #116	; 0x74
   16d4c:	b	16c98 <strspn@plt+0x5804>
   16d50:	ldr	r6, [sp, #48]	; 0x30
   16d54:	ldr	r1, [sp, #52]	; 0x34
   16d58:	mov	r4, #11
   16d5c:	mov	r3, #118	; 0x76
   16d60:	b	16c98 <strspn@plt+0x5804>
   16d64:	ldr	r6, [sp, #48]	; 0x30
   16d68:	ldr	r1, [sp, #52]	; 0x34
   16d6c:	mov	r4, #8
   16d70:	mov	r3, #98	; 0x62
   16d74:	b	16c98 <strspn@plt+0x5804>
   16d78:	ldr	r6, [sp, #48]	; 0x30
   16d7c:	ldr	r1, [sp, #52]	; 0x34
   16d80:	mov	r4, #7
   16d84:	mov	r3, #97	; 0x61
   16d88:	b	16c98 <strspn@plt+0x5804>
   16d8c:	ldr	r3, [sp, #56]	; 0x38
   16d90:	ldr	r6, [sp, #48]	; 0x30
   16d94:	cmp	r3, #0
   16d98:	beq	1725c <strspn@plt+0x5dc8>
   16d9c:	ldr	r3, [sp, #40]	; 0x28
   16da0:	cmp	r3, #0
   16da4:	bne	17890 <strspn@plt+0x63fc>
   16da8:	ldr	r3, [sp, #36]	; 0x24
   16dac:	ldr	r2, [sp, #52]	; 0x34
   16db0:	eor	r3, r3, #1
   16db4:	ands	r3, r2, r3
   16db8:	moveq	r2, r8
   16dbc:	beq	16df4 <strspn@plt+0x5960>
   16dc0:	cmp	fp, r8
   16dc4:	movhi	r2, #39	; 0x27
   16dc8:	strbhi	r2, [r9, r8]
   16dcc:	add	r2, r8, #1
   16dd0:	cmp	fp, r2
   16dd4:	movhi	r1, #36	; 0x24
   16dd8:	strbhi	r1, [r9, r2]
   16ddc:	add	r2, r8, #2
   16de0:	cmp	fp, r2
   16de4:	movhi	r1, #39	; 0x27
   16de8:	strbhi	r1, [r9, r2]
   16dec:	add	r2, r8, #3
   16df0:	str	r3, [sp, #36]	; 0x24
   16df4:	cmp	fp, r2
   16df8:	movhi	r3, #92	; 0x5c
   16dfc:	strbhi	r3, [r9, r2]
   16e00:	ldr	r3, [sp, #92]	; 0x5c
   16e04:	add	r8, r2, #1
   16e08:	cmp	r3, #0
   16e0c:	beq	17790 <strspn@plt+0x62fc>
   16e10:	ldr	r1, [sp, #24]
   16e14:	add	r3, sl, #1
   16e18:	cmp	r1, r3
   16e1c:	bls	16e54 <strspn@plt+0x59c0>
   16e20:	ldr	r1, [sp, #44]	; 0x2c
   16e24:	ldrb	r3, [r1, r3]
   16e28:	sub	r3, r3, #48	; 0x30
   16e2c:	cmp	r3, #9
   16e30:	bhi	16e54 <strspn@plt+0x59c0>
   16e34:	cmp	fp, r8
   16e38:	movhi	r3, #48	; 0x30
   16e3c:	strbhi	r3, [r9, r8]
   16e40:	add	r3, r2, #2
   16e44:	cmp	fp, r3
   16e48:	add	r8, r2, #3
   16e4c:	movhi	r1, #48	; 0x30
   16e50:	strbhi	r1, [r9, r3]
   16e54:	ldr	r3, [sp, #40]	; 0x28
   16e58:	ldr	r1, [sp, #52]	; 0x34
   16e5c:	mov	r7, r3
   16e60:	str	r3, [sp, #32]
   16e64:	mov	r4, #48	; 0x30
   16e68:	b	16ab8 <strspn@plt+0x5624>
   16e6c:	ldr	r6, [sp, #48]	; 0x30
   16e70:	cmp	sl, #0
   16e74:	streq	r7, [sp, #32]
   16e78:	beq	16e98 <strspn@plt+0x5a04>
   16e7c:	mov	r3, #0
   16e80:	ldr	r1, [sp, #52]	; 0x34
   16e84:	str	r3, [sp, #32]
   16e88:	b	16ab8 <strspn@plt+0x5624>
   16e8c:	ldr	r6, [sp, #48]	; 0x30
   16e90:	mov	r3, #0
   16e94:	str	r3, [sp, #32]
   16e98:	ldr	r3, [sp, #64]	; 0x40
   16e9c:	cmp	r3, #0
   16ea0:	bne	1761c <strspn@plt+0x6188>
   16ea4:	ldr	r1, [sp, #52]	; 0x34
   16ea8:	b	16ab8 <strspn@plt+0x5624>
   16eac:	ldr	r3, [sp, #48]	; 0x30
   16eb0:	mov	r6, r3
   16eb4:	str	r3, [sp, #32]
   16eb8:	b	16e98 <strspn@plt+0x5a04>
   16ebc:	ldr	r6, [sp, #48]	; 0x30
   16ec0:	mov	r4, #13
   16ec4:	mov	r3, #114	; 0x72
   16ec8:	b	16d2c <strspn@plt+0x5898>
   16ecc:	ldr	r3, [sp, #44]	; 0x2c
   16ed0:	add	r5, r3, sl
   16ed4:	ldrb	r4, [r5]
   16ed8:	cmp	r4, #126	; 0x7e
   16edc:	ldrls	pc, [pc, r4, lsl #2]
   16ee0:	b	1727c <strspn@plt+0x5de8>
   16ee4:	andeq	r7, r1, ip, asr #4
   16ee8:	andeq	r7, r1, ip, ror r2
   16eec:	andeq	r7, r1, ip, ror r2
   16ef0:	andeq	r7, r1, ip, ror r2
   16ef4:	andeq	r7, r1, ip, ror r2
   16ef8:	andeq	r7, r1, ip, ror r2
   16efc:	andeq	r7, r1, ip, ror r2
   16f00:	andeq	r7, r1, r4, asr #4
   16f04:	andeq	r7, r1, ip, lsr r2
   16f08:	andeq	r7, r1, r0, lsr r2
   16f0c:	andeq	r7, r1, r8, lsr #4
   16f10:	andeq	r7, r1, r0, lsr #4
   16f14:	andeq	r7, r1, r8, lsl r2
   16f18:	andeq	r7, r1, r0, lsl r2
   16f1c:	andeq	r7, r1, ip, ror r2
   16f20:	andeq	r7, r1, ip, ror r2
   16f24:	andeq	r7, r1, ip, ror r2
   16f28:	andeq	r7, r1, ip, ror r2
   16f2c:	andeq	r7, r1, ip, ror r2
   16f30:	andeq	r7, r1, ip, ror r2
   16f34:	andeq	r7, r1, ip, ror r2
   16f38:	andeq	r7, r1, ip, ror r2
   16f3c:	andeq	r7, r1, ip, ror r2
   16f40:	andeq	r7, r1, ip, ror r2
   16f44:	andeq	r7, r1, ip, ror r2
   16f48:	andeq	r7, r1, ip, ror r2
   16f4c:	andeq	r7, r1, ip, ror r2
   16f50:	andeq	r7, r1, ip, ror r2
   16f54:	andeq	r7, r1, ip, ror r2
   16f58:	andeq	r7, r1, ip, ror r2
   16f5c:	andeq	r7, r1, ip, ror r2
   16f60:	andeq	r7, r1, ip, ror r2
   16f64:	andeq	r7, r1, r4, lsl #4
   16f68:	strdeq	r7, [r1], -ip
   16f6c:	strdeq	r7, [r1], -ip
   16f70:	strdeq	r7, [r1], -r4
   16f74:	strdeq	r7, [r1], -ip
   16f78:	andeq	r7, r1, ip, ror #3
   16f7c:	strdeq	r7, [r1], -ip
   16f80:	andeq	r7, r1, r0, ror #2
   16f84:	strdeq	r7, [r1], -ip
   16f88:	strdeq	r7, [r1], -ip
   16f8c:	strdeq	r7, [r1], -ip
   16f90:	andeq	r7, r1, ip, ror #3
   16f94:	andeq	r7, r1, ip, ror #3
   16f98:	andeq	r7, r1, ip, ror #3
   16f9c:	andeq	r7, r1, ip, ror #3
   16fa0:	andeq	r7, r1, ip, ror #3
   16fa4:	andeq	r7, r1, ip, ror #3
   16fa8:	andeq	r7, r1, ip, ror #3
   16fac:	andeq	r7, r1, ip, ror #3
   16fb0:	andeq	r7, r1, ip, ror #3
   16fb4:	andeq	r7, r1, ip, ror #3
   16fb8:	andeq	r7, r1, ip, ror #3
   16fbc:	andeq	r7, r1, ip, ror #3
   16fc0:	andeq	r7, r1, ip, ror #3
   16fc4:	andeq	r7, r1, ip, ror #3
   16fc8:	andeq	r7, r1, ip, ror #3
   16fcc:	andeq	r7, r1, ip, ror #3
   16fd0:	strdeq	r7, [r1], -ip
   16fd4:	strdeq	r7, [r1], -ip
   16fd8:	strdeq	r7, [r1], -ip
   16fdc:	strdeq	r7, [r1], -ip
   16fe0:	andeq	r7, r1, r4, lsr r1
   16fe4:	andeq	r7, r1, ip, ror r2
   16fe8:	andeq	r7, r1, ip, ror #3
   16fec:	andeq	r7, r1, ip, ror #3
   16ff0:	andeq	r7, r1, ip, ror #3
   16ff4:	andeq	r7, r1, ip, ror #3
   16ff8:	andeq	r7, r1, ip, ror #3
   16ffc:	andeq	r7, r1, ip, ror #3
   17000:	andeq	r7, r1, ip, ror #3
   17004:	andeq	r7, r1, ip, ror #3
   17008:	andeq	r7, r1, ip, ror #3
   1700c:	andeq	r7, r1, ip, ror #3
   17010:	andeq	r7, r1, ip, ror #3
   17014:	andeq	r7, r1, ip, ror #3
   17018:	andeq	r7, r1, ip, ror #3
   1701c:	andeq	r7, r1, ip, ror #3
   17020:	andeq	r7, r1, ip, ror #3
   17024:	andeq	r7, r1, ip, ror #3
   17028:	andeq	r7, r1, ip, ror #3
   1702c:	andeq	r7, r1, ip, ror #3
   17030:	andeq	r7, r1, ip, ror #3
   17034:	andeq	r7, r1, ip, ror #3
   17038:	andeq	r7, r1, ip, ror #3
   1703c:	andeq	r7, r1, ip, ror #3
   17040:	andeq	r7, r1, ip, ror #3
   17044:	andeq	r7, r1, ip, ror #3
   17048:	andeq	r7, r1, ip, ror #3
   1704c:	andeq	r7, r1, ip, ror #3
   17050:	strdeq	r7, [r1], -ip
   17054:	andeq	r7, r1, r4, lsl #2
   17058:	andeq	r7, r1, ip, ror #3
   1705c:	strdeq	r7, [r1], -ip
   17060:	andeq	r7, r1, ip, ror #3
   17064:	strdeq	r7, [r1], -ip
   17068:	andeq	r7, r1, ip, ror #3
   1706c:	andeq	r7, r1, ip, ror #3
   17070:	andeq	r7, r1, ip, ror #3
   17074:	andeq	r7, r1, ip, ror #3
   17078:	andeq	r7, r1, ip, ror #3
   1707c:	andeq	r7, r1, ip, ror #3
   17080:	andeq	r7, r1, ip, ror #3
   17084:	andeq	r7, r1, ip, ror #3
   17088:	andeq	r7, r1, ip, ror #3
   1708c:	andeq	r7, r1, ip, ror #3
   17090:	andeq	r7, r1, ip, ror #3
   17094:	andeq	r7, r1, ip, ror #3
   17098:	andeq	r7, r1, ip, ror #3
   1709c:	andeq	r7, r1, ip, ror #3
   170a0:	andeq	r7, r1, ip, ror #3
   170a4:	andeq	r7, r1, ip, ror #3
   170a8:	andeq	r7, r1, ip, ror #3
   170ac:	andeq	r7, r1, ip, ror #3
   170b0:	andeq	r7, r1, ip, ror #3
   170b4:	andeq	r7, r1, ip, ror #3
   170b8:	andeq	r7, r1, ip, ror #3
   170bc:	andeq	r7, r1, ip, ror #3
   170c0:	andeq	r7, r1, ip, ror #3
   170c4:	andeq	r7, r1, ip, ror #3
   170c8:	andeq	r7, r1, ip, ror #3
   170cc:	andeq	r7, r1, ip, ror #3
   170d0:	andeq	r7, r1, r0, ror #1
   170d4:	strdeq	r7, [r1], -ip
   170d8:	andeq	r7, r1, r0, ror #1
   170dc:	strdeq	r7, [r1], -r4
   170e0:	ldr	r3, [sp, #24]
   170e4:	mov	r6, #0
   170e8:	cmn	r3, #1
   170ec:	bne	16a98 <strspn@plt+0x5604>
   170f0:	ldr	r3, [sp, #44]	; 0x2c
   170f4:	ldrb	r3, [r3, #1]
   170f8:	adds	r3, r3, #0
   170fc:	movne	r3, #1
   17100:	b	16aa0 <strspn@plt+0x560c>
   17104:	ldr	r3, [sp, #176]	; 0xb0
   17108:	mov	r6, #0
   1710c:	cmp	r3, #2
   17110:	bne	16be0 <strspn@plt+0x574c>
   17114:	ldr	r3, [sp, #64]	; 0x40
   17118:	cmp	r3, #0
   1711c:	bne	17954 <strspn@plt+0x64c0>
   17120:	add	sl, sl, #1
   17124:	ldr	r6, [sp, #36]	; 0x24
   17128:	str	r3, [sp, #32]
   1712c:	mov	r4, #92	; 0x5c
   17130:	b	16aec <strspn@plt+0x5658>
   17134:	ldr	r3, [sp, #176]	; 0xb0
   17138:	mov	r6, #0
   1713c:	cmp	r3, #2
   17140:	bne	16c14 <strspn@plt+0x5780>
   17144:	ldr	r3, [sp, #40]	; 0x28
   17148:	cmp	r3, #0
   1714c:	bne	17430 <strspn@plt+0x5f9c>
   17150:	mov	r1, r7
   17154:	str	r3, [sp, #32]
   17158:	mov	r4, #63	; 0x3f
   1715c:	b	16ab8 <strspn@plt+0x5624>
   17160:	ldr	r3, [sp, #176]	; 0xb0
   17164:	mov	r6, #0
   17168:	cmp	r3, #2
   1716c:	bne	16c64 <strspn@plt+0x57d0>
   17170:	ldr	r3, [sp, #64]	; 0x40
   17174:	cmp	r3, #0
   17178:	bne	17954 <strspn@plt+0x64c0>
   1717c:	ldr	r2, [sp, #84]	; 0x54
   17180:	adds	r3, fp, #0
   17184:	movne	r3, #1
   17188:	cmp	r2, #0
   1718c:	movne	r3, #0
   17190:	cmp	r3, #0
   17194:	strne	fp, [sp, #84]	; 0x54
   17198:	movne	fp, #0
   1719c:	bne	171cc <strspn@plt+0x5d38>
   171a0:	cmp	fp, r8
   171a4:	movhi	r3, #39	; 0x27
   171a8:	strbhi	r3, [r9, r8]
   171ac:	add	r3, r8, #1
   171b0:	cmp	fp, r3
   171b4:	movhi	r2, #92	; 0x5c
   171b8:	strbhi	r2, [r9, r3]
   171bc:	add	r3, r8, #2
   171c0:	cmp	fp, r3
   171c4:	movhi	r2, #39	; 0x27
   171c8:	strbhi	r2, [r9, r3]
   171cc:	ldr	r3, [sp, #64]	; 0x40
   171d0:	add	r8, r8, #3
   171d4:	mov	r1, r7
   171d8:	str	r7, [sp, #32]
   171dc:	str	r7, [sp, #76]	; 0x4c
   171e0:	str	r3, [sp, #36]	; 0x24
   171e4:	mov	r4, #39	; 0x27
   171e8:	b	16ab8 <strspn@plt+0x5624>
   171ec:	mov	r6, #0
   171f0:	b	16c7c <strspn@plt+0x57e8>
   171f4:	mov	r6, #0
   171f8:	b	16e70 <strspn@plt+0x59dc>
   171fc:	mov	r6, #0
   17200:	b	16e90 <strspn@plt+0x59fc>
   17204:	str	r7, [sp, #32]
   17208:	mov	r6, #0
   1720c:	b	16e98 <strspn@plt+0x5a04>
   17210:	mov	r6, #0
   17214:	b	16ec0 <strspn@plt+0x5a2c>
   17218:	mov	r6, #0
   1721c:	b	16c8c <strspn@plt+0x57f8>
   17220:	mov	r6, #0
   17224:	b	16d54 <strspn@plt+0x58c0>
   17228:	mov	r6, #0
   1722c:	b	16d24 <strspn@plt+0x5890>
   17230:	mov	r6, #0
   17234:	mov	r3, #116	; 0x74
   17238:	b	16d2c <strspn@plt+0x5898>
   1723c:	mov	r6, #0
   17240:	b	16d68 <strspn@plt+0x58d4>
   17244:	mov	r6, #0
   17248:	b	16d7c <strspn@plt+0x58e8>
   1724c:	ldr	r3, [sp, #56]	; 0x38
   17250:	mov	r6, #0
   17254:	cmp	r3, #0
   17258:	bne	16d9c <strspn@plt+0x5908>
   1725c:	ldr	r3, [sp, #96]	; 0x60
   17260:	cmp	r3, #0
   17264:	addne	sl, sl, #1
   17268:	bne	16610 <strspn@plt+0x517c>
   1726c:	ldr	r1, [sp, #52]	; 0x34
   17270:	str	r3, [sp, #32]
   17274:	mov	r4, r3
   17278:	b	16ab8 <strspn@plt+0x5624>
   1727c:	mov	r6, #0
   17280:	ldr	r3, [sp, #80]	; 0x50
   17284:	cmp	r3, #1
   17288:	bne	17478 <strspn@plt+0x5fe4>
   1728c:	bl	112f0 <__ctype_b_loc@plt>
   17290:	ldr	r2, [sp, #80]	; 0x50
   17294:	sxth	r3, r4
   17298:	mov	r1, r2
   1729c:	lsl	r3, r3, #1
   172a0:	ldr	r2, [r0]
   172a4:	ldrh	r3, [r2, r3]
   172a8:	and	r3, r3, #16384	; 0x4000
   172ac:	cmp	r3, #0
   172b0:	movne	r3, #1
   172b4:	moveq	r3, #0
   172b8:	str	r3, [sp, #32]
   172bc:	moveq	r3, #1
   172c0:	movne	r3, #0
   172c4:	ldr	r2, [sp, #56]	; 0x38
   172c8:	and	r3, r3, r2
   172cc:	ands	r3, r3, #255	; 0xff
   172d0:	beq	16ea4 <strspn@plt+0x5a10>
   172d4:	add	r1, sl, r1
   172d8:	mov	r0, #0
   172dc:	ldr	r7, [sp, #40]	; 0x28
   172e0:	ldr	r2, [sp, #36]	; 0x24
   172e4:	ldr	lr, [sp, #52]	; 0x34
   172e8:	b	17398 <strspn@plt+0x5f04>
   172ec:	cmp	r7, #0
   172f0:	bne	176ec <strspn@plt+0x6258>
   172f4:	eor	r0, r2, #1
   172f8:	ands	r0, lr, r0
   172fc:	beq	17334 <strspn@plt+0x5ea0>
   17300:	cmp	fp, r8
   17304:	movhi	r2, #39	; 0x27
   17308:	strbhi	r2, [r9, r8]
   1730c:	add	r2, r8, #1
   17310:	cmp	fp, r2
   17314:	movhi	ip, #36	; 0x24
   17318:	strbhi	ip, [r9, r2]
   1731c:	add	r2, r8, #2
   17320:	cmp	fp, r2
   17324:	movhi	ip, #39	; 0x27
   17328:	strbhi	ip, [r9, r2]
   1732c:	add	r8, r8, #3
   17330:	mov	r2, r0
   17334:	cmp	fp, r8
   17338:	movhi	r0, #92	; 0x5c
   1733c:	strbhi	r0, [r9, r8]
   17340:	add	r0, r8, #1
   17344:	cmp	fp, r0
   17348:	lsrhi	ip, r4, #6
   1734c:	addhi	ip, ip, #48	; 0x30
   17350:	strbhi	ip, [r9, r0]
   17354:	add	ip, r8, #2
   17358:	cmp	fp, ip
   1735c:	lsrhi	r0, r4, #3
   17360:	andhi	r0, r0, #7
   17364:	addhi	r0, r0, #48	; 0x30
   17368:	add	sl, sl, #1
   1736c:	strbhi	r0, [r9, ip]
   17370:	and	r4, r4, #7
   17374:	cmp	sl, r1
   17378:	add	r4, r4, #48	; 0x30
   1737c:	add	r8, r8, #3
   17380:	bcs	17704 <strspn@plt+0x6270>
   17384:	mov	r0, r3
   17388:	cmp	fp, r8
   1738c:	strbhi	r4, [r9, r8]
   17390:	ldrb	r4, [r5, #1]!
   17394:	add	r8, r8, #1
   17398:	cmp	r3, #0
   1739c:	bne	172ec <strspn@plt+0x5e58>
   173a0:	cmp	r6, #0
   173a4:	bne	17448 <strspn@plt+0x5fb4>
   173a8:	eor	r6, r0, #1
   173ac:	and	r6, r6, r2
   173b0:	add	sl, sl, #1
   173b4:	cmp	r1, sl
   173b8:	uxtb	r6, r6
   173bc:	bls	17470 <strspn@plt+0x5fdc>
   173c0:	cmp	r6, #0
   173c4:	beq	17388 <strspn@plt+0x5ef4>
   173c8:	cmp	fp, r8
   173cc:	movhi	r2, #39	; 0x27
   173d0:	strbhi	r2, [r9, r8]
   173d4:	add	r2, r8, #1
   173d8:	cmp	fp, r2
   173dc:	movhi	ip, #39	; 0x27
   173e0:	strbhi	ip, [r9, r2]
   173e4:	add	r8, r8, #2
   173e8:	mov	r6, r3
   173ec:	mov	r2, r3
   173f0:	b	17388 <strspn@plt+0x5ef4>
   173f4:	ldr	r3, [sp, #184]	; 0xb8
   173f8:	cmp	r3, #0
   173fc:	beq	16ad4 <strspn@plt+0x5640>
   17400:	lsr	r2, r4, #5
   17404:	mov	r0, r3
   17408:	uxtb	r2, r2
   1740c:	and	r3, r4, #31
   17410:	ldr	r2, [r0, r2, lsl #2]
   17414:	lsr	r3, r2, r3
   17418:	tst	r3, #1
   1741c:	beq	16ad4 <strspn@plt+0x5640>
   17420:	ldr	r3, [sp, #40]	; 0x28
   17424:	cmp	r3, #0
   17428:	beq	16cc0 <strspn@plt+0x582c>
   1742c:	mov	r3, r1
   17430:	str	r3, [sp, #64]	; 0x40
   17434:	mov	sl, r9
   17438:	ldr	r3, [sp, #56]	; 0x38
   1743c:	mov	r9, fp
   17440:	ldr	r2, [sp, #64]	; 0x40
   17444:	b	17634 <strspn@plt+0x61a0>
   17448:	cmp	fp, r8
   1744c:	eor	r6, r0, #1
   17450:	movhi	ip, #92	; 0x5c
   17454:	and	r6, r6, r2
   17458:	add	sl, sl, #1
   1745c:	strbhi	ip, [r9, r8]
   17460:	cmp	r1, sl
   17464:	add	r8, r8, #1
   17468:	uxtb	r6, r6
   1746c:	bhi	173c0 <strspn@plt+0x5f2c>
   17470:	str	r2, [sp, #36]	; 0x24
   17474:	b	16aec <strspn@plt+0x5658>
   17478:	ldr	r3, [sp, #24]
   1747c:	cmn	r3, #1
   17480:	mov	r3, #0
   17484:	str	r3, [sp, #128]	; 0x80
   17488:	str	r3, [sp, #132]	; 0x84
   1748c:	beq	17780 <strspn@plt+0x62ec>
   17490:	mov	r2, r7
   17494:	mov	r3, #0
   17498:	str	r7, [sp, #104]	; 0x68
   1749c:	str	r5, [sp, #116]	; 0x74
   174a0:	mov	r7, r3
   174a4:	mov	r5, r2
   174a8:	str	r4, [sp, #32]
   174ac:	str	r6, [sp, #108]	; 0x6c
   174b0:	str	r8, [sp, #112]	; 0x70
   174b4:	ldr	r3, [sp, #44]	; 0x2c
   174b8:	add	r6, sl, r7
   174bc:	add	r4, r3, r6
   174c0:	ldr	r3, [sp, #24]
   174c4:	mov	r1, r4
   174c8:	sub	r2, r3, r6
   174cc:	add	r0, sp, #124	; 0x7c
   174d0:	add	r3, sp, #128	; 0x80
   174d4:	bl	1c894 <strspn@plt+0xb400>
   174d8:	subs	r8, r0, #0
   174dc:	beq	17864 <strspn@plt+0x63d0>
   174e0:	cmn	r8, #1
   174e4:	beq	1783c <strspn@plt+0x63a8>
   174e8:	cmn	r8, #2
   174ec:	beq	177d4 <strspn@plt+0x6340>
   174f0:	ldr	r3, [sp, #64]	; 0x40
   174f4:	cmp	r3, #0
   174f8:	beq	175b8 <strspn@plt+0x6124>
   174fc:	cmp	r8, #1
   17500:	beq	175b8 <strspn@plt+0x6124>
   17504:	sub	r3, r8, #1
   17508:	add	r6, r3, r6
   1750c:	ldr	r3, [sp, #44]	; 0x2c
   17510:	add	r6, r3, r6
   17514:	ldrb	r3, [r4, #1]!
   17518:	sub	r3, r3, #91	; 0x5b
   1751c:	cmp	r3, #33	; 0x21
   17520:	ldrls	pc, [pc, r3, lsl #2]
   17524:	b	175b0 <strspn@plt+0x611c>
   17528:	andeq	r7, r1, ip, lsl r6
   1752c:	andeq	r7, r1, ip, lsl r6
   17530:			; <UNDEFINED> instruction: 0x000175b0
   17534:	andeq	r7, r1, ip, lsl r6
   17538:			; <UNDEFINED> instruction: 0x000175b0
   1753c:	andeq	r7, r1, ip, lsl r6
   17540:			; <UNDEFINED> instruction: 0x000175b0
   17544:			; <UNDEFINED> instruction: 0x000175b0
   17548:			; <UNDEFINED> instruction: 0x000175b0
   1754c:			; <UNDEFINED> instruction: 0x000175b0
   17550:			; <UNDEFINED> instruction: 0x000175b0
   17554:			; <UNDEFINED> instruction: 0x000175b0
   17558:			; <UNDEFINED> instruction: 0x000175b0
   1755c:			; <UNDEFINED> instruction: 0x000175b0
   17560:			; <UNDEFINED> instruction: 0x000175b0
   17564:			; <UNDEFINED> instruction: 0x000175b0
   17568:			; <UNDEFINED> instruction: 0x000175b0
   1756c:			; <UNDEFINED> instruction: 0x000175b0
   17570:			; <UNDEFINED> instruction: 0x000175b0
   17574:			; <UNDEFINED> instruction: 0x000175b0
   17578:			; <UNDEFINED> instruction: 0x000175b0
   1757c:			; <UNDEFINED> instruction: 0x000175b0
   17580:			; <UNDEFINED> instruction: 0x000175b0
   17584:			; <UNDEFINED> instruction: 0x000175b0
   17588:			; <UNDEFINED> instruction: 0x000175b0
   1758c:			; <UNDEFINED> instruction: 0x000175b0
   17590:			; <UNDEFINED> instruction: 0x000175b0
   17594:			; <UNDEFINED> instruction: 0x000175b0
   17598:			; <UNDEFINED> instruction: 0x000175b0
   1759c:			; <UNDEFINED> instruction: 0x000175b0
   175a0:			; <UNDEFINED> instruction: 0x000175b0
   175a4:			; <UNDEFINED> instruction: 0x000175b0
   175a8:			; <UNDEFINED> instruction: 0x000175b0
   175ac:	andeq	r7, r1, ip, lsl r6
   175b0:	cmp	r6, r4
   175b4:	bne	17514 <strspn@plt+0x6080>
   175b8:	ldr	r0, [sp, #124]	; 0x7c
   175bc:	bl	11224 <iswprint@plt>
   175c0:	add	r7, r7, r8
   175c4:	cmp	r0, #0
   175c8:	add	r0, sp, #128	; 0x80
   175cc:	moveq	r5, #0
   175d0:	bl	111b8 <mbsinit@plt>
   175d4:	cmp	r0, #0
   175d8:	beq	174b4 <strspn@plt+0x6020>
   175dc:	ldr	r4, [sp, #32]
   175e0:	str	r5, [sp, #32]
   175e4:	ldr	r3, [sp, #32]
   175e8:	mov	r1, r7
   175ec:	eor	r3, r3, #1
   175f0:	ldr	r7, [sp, #104]	; 0x68
   175f4:	ldr	r6, [sp, #108]	; 0x6c
   175f8:	ldr	r8, [sp, #112]	; 0x70
   175fc:	ldr	r5, [sp, #116]	; 0x74
   17600:	uxtb	r3, r3
   17604:	cmp	r1, #1
   17608:	bls	172c4 <strspn@plt+0x5e30>
   1760c:	ldr	r2, [sp, #56]	; 0x38
   17610:	and	r3, r3, r2
   17614:	uxtb	r3, r3
   17618:	b	172d4 <strspn@plt+0x5e40>
   1761c:	mov	r3, #2
   17620:	str	r3, [sp, #176]	; 0xb0
   17624:	ldr	r2, [sp, #64]	; 0x40
   17628:	ldr	r3, [sp, #56]	; 0x38
   1762c:	mov	sl, r9
   17630:	mov	r9, fp
   17634:	and	r3, r3, r2
   17638:	tst	r3, #255	; 0xff
   1763c:	ldr	r3, [sp, #176]	; 0xb0
   17640:	movne	r3, #4
   17644:	str	r3, [sp, #176]	; 0xb0
   17648:	ldr	r3, [sp, #180]	; 0xb4
   1764c:	mov	ip, #0
   17650:	bic	r3, r3, #2
   17654:	str	r3, [sp, #4]
   17658:	ldr	r3, [sp, #192]	; 0xc0
   1765c:	ldr	r2, [sp, #44]	; 0x2c
   17660:	str	r3, [sp, #16]
   17664:	ldr	r3, [sp, #188]	; 0xbc
   17668:	mov	r1, r9
   1766c:	str	r3, [sp, #12]
   17670:	ldr	r3, [sp, #176]	; 0xb0
   17674:	mov	r0, sl
   17678:	str	r3, [sp]
   1767c:	str	ip, [sp, #8]
   17680:	ldr	r3, [sp, #24]
   17684:	bl	164e4 <strspn@plt+0x5050>
   17688:	mov	fp, r0
   1768c:	mov	r0, fp
   17690:	add	sp, sp, #140	; 0x8c
   17694:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17698:	mov	r4, #92	; 0x5c
   1769c:	mov	r1, #0
   176a0:	mov	r3, r4
   176a4:	b	16c98 <strspn@plt+0x5804>
   176a8:	mov	r3, #0
   176ac:	ldr	r1, [sp, #52]	; 0x34
   176b0:	str	r3, [sp, #32]
   176b4:	mov	r4, #63	; 0x3f
   176b8:	b	16ab8 <strspn@plt+0x5624>
   176bc:	cmp	fp, #0
   176c0:	beq	1771c <strspn@plt+0x6288>
   176c4:	mov	r3, #39	; 0x27
   176c8:	strb	r3, [r9]
   176cc:	mov	r3, #0
   176d0:	str	r3, [sp, #40]	; 0x28
   176d4:	mov	r3, #1
   176d8:	str	r3, [sp, #68]	; 0x44
   176dc:	ldr	r3, [pc, #448]	; 178a4 <strspn@plt+0x6410>
   176e0:	mov	r8, #1
   176e4:	str	r3, [sp, #72]	; 0x48
   176e8:	b	168cc <strspn@plt+0x5438>
   176ec:	ldr	r3, [sp, #40]	; 0x28
   176f0:	mov	sl, r9
   176f4:	str	r3, [sp, #56]	; 0x38
   176f8:	mov	r9, fp
   176fc:	ldr	r2, [sp, #64]	; 0x40
   17700:	b	17634 <strspn@plt+0x61a0>
   17704:	str	r2, [sp, #36]	; 0x24
   17708:	b	16b1c <strspn@plt+0x5688>
   1770c:	mov	r1, #0
   17710:	str	r3, [sp, #32]
   17714:	mov	r4, #63	; 0x3f
   17718:	b	16ab8 <strspn@plt+0x5624>
   1771c:	ldr	r3, [pc, #384]	; 178a4 <strspn@plt+0x6410>
   17720:	str	r3, [sp, #72]	; 0x48
   17724:	mov	r3, #0
   17728:	str	r3, [sp, #40]	; 0x28
   1772c:	mov	r3, #1
   17730:	str	r3, [sp, #68]	; 0x44
   17734:	mov	r8, r3
   17738:	b	168cc <strspn@plt+0x5438>
   1773c:	bl	11464 <abort@plt>
   17740:	cmp	fp, #0
   17744:	beq	177a4 <strspn@plt+0x6310>
   17748:	mov	r2, #1
   1774c:	mov	r3, #34	; 0x22
   17750:	strb	r3, [r9]
   17754:	mov	r8, r2
   17758:	mov	r3, r2
   1775c:	str	r2, [sp, #68]	; 0x44
   17760:	str	r3, [sp, #56]	; 0x38
   17764:	ldr	r3, [pc, #316]	; 178a8 <strspn@plt+0x6414>
   17768:	ldr	r1, [sp, #56]	; 0x38
   1776c:	str	r3, [sp, #72]	; 0x48
   17770:	ldr	r2, [sp, #176]	; 0xb0
   17774:	ldr	ip, [sp, #40]	; 0x28
   17778:	ldr	lr, [sp, #176]	; 0xb0
   1777c:	b	165b0 <strspn@plt+0x511c>
   17780:	ldr	r0, [sp, #44]	; 0x2c
   17784:	bl	11314 <strlen@plt>
   17788:	str	r0, [sp, #24]
   1778c:	b	17490 <strspn@plt+0x5ffc>
   17790:	mov	r7, #0
   17794:	ldr	r1, [sp, #52]	; 0x34
   17798:	str	r3, [sp, #32]
   1779c:	mov	r4, #48	; 0x30
   177a0:	b	16ab8 <strspn@plt+0x5624>
   177a4:	mov	r3, #1
   177a8:	str	r3, [sp, #68]	; 0x44
   177ac:	mov	r8, r3
   177b0:	b	17760 <strspn@plt+0x62cc>
   177b4:	mov	r3, #2
   177b8:	mov	sl, r9
   177bc:	str	r3, [sp, #176]	; 0xb0
   177c0:	mov	r9, fp
   177c4:	ldr	r3, [sp, #56]	; 0x38
   177c8:	b	17634 <strspn@plt+0x61a0>
   177cc:	ldr	r6, [sp, #48]	; 0x30
   177d0:	b	17280 <strspn@plt+0x5dec>
   177d4:	ldr	r0, [sp, #24]
   177d8:	mov	ip, r6
   177dc:	cmp	r0, ip
   177e0:	mov	r1, r7
   177e4:	mov	r2, r4
   177e8:	ldr	r7, [sp, #104]	; 0x68
   177ec:	ldr	r4, [sp, #32]
   177f0:	ldr	r6, [sp, #108]	; 0x6c
   177f4:	ldr	r8, [sp, #112]	; 0x70
   177f8:	ldr	r5, [sp, #116]	; 0x74
   177fc:	bls	1782c <strspn@plt+0x6398>
   17800:	ldrb	r3, [r2]
   17804:	cmp	r3, #0
   17808:	bne	1781c <strspn@plt+0x6388>
   1780c:	b	1793c <strspn@plt+0x64a8>
   17810:	ldrb	r3, [r2, #1]!
   17814:	cmp	r3, #0
   17818:	beq	1793c <strspn@plt+0x64a8>
   1781c:	add	r1, r1, #1
   17820:	add	r3, sl, r1
   17824:	cmp	r0, r3
   17828:	bhi	17810 <strspn@plt+0x637c>
   1782c:	mov	r2, #0
   17830:	mov	r3, r7
   17834:	str	r2, [sp, #32]
   17838:	b	17604 <strspn@plt+0x6170>
   1783c:	mov	r1, r7
   17840:	ldr	r7, [sp, #104]	; 0x68
   17844:	mov	r2, #0
   17848:	ldr	r4, [sp, #32]
   1784c:	ldr	r6, [sp, #108]	; 0x6c
   17850:	ldr	r8, [sp, #112]	; 0x70
   17854:	ldr	r5, [sp, #116]	; 0x74
   17858:	mov	r3, r7
   1785c:	str	r2, [sp, #32]
   17860:	b	17604 <strspn@plt+0x6170>
   17864:	mov	r3, r5
   17868:	eor	r3, r3, #1
   1786c:	ldr	r4, [sp, #32]
   17870:	mov	r1, r7
   17874:	str	r5, [sp, #32]
   17878:	ldr	r7, [sp, #104]	; 0x68
   1787c:	ldr	r6, [sp, #108]	; 0x6c
   17880:	ldr	r8, [sp, #112]	; 0x70
   17884:	ldr	r5, [sp, #116]	; 0x74
   17888:	uxtb	r3, r3
   1788c:	b	17604 <strspn@plt+0x6170>
   17890:	mov	sl, r9
   17894:	str	r3, [sp, #56]	; 0x38
   17898:	mov	r9, fp
   1789c:	ldr	r2, [sp, #64]	; 0x40
   178a0:	b	17634 <strspn@plt+0x61a0>
   178a4:			; <UNDEFINED> instruction: 0x0001e5b8
   178a8:			; <UNDEFINED> instruction: 0x0001e5b4
   178ac:			; <UNDEFINED> instruction: 0x0001e5bc
   178b0:	stmdacc	r0, {r0, r6, r7, r8, ip, lr}
   178b4:	ldr	r2, [sp, #44]	; 0x2c
   178b8:	ldrb	r1, [r2, r3]
   178bc:	sub	r2, r1, #33	; 0x21
   178c0:	uxtb	r2, r2
   178c4:	cmp	r2, #29
   178c8:	bhi	17948 <strspn@plt+0x64b4>
   178cc:	ldr	r0, [pc, #-36]	; 178b0 <strspn@plt+0x641c>
   178d0:	mov	ip, #1
   178d4:	ands	r2, r0, ip, lsl r2
   178d8:	beq	17968 <strspn@plt+0x64d4>
   178dc:	ldr	r2, [sp, #40]	; 0x28
   178e0:	cmp	r2, #0
   178e4:	bne	17a5c <strspn@plt+0x65c8>
   178e8:	add	r2, r8, #1
   178ec:	cmp	fp, r8
   178f0:	strbhi	r4, [r9, r8]
   178f4:	cmp	fp, r2
   178f8:	movhi	r0, #34	; 0x22
   178fc:	strbhi	r0, [r9, r2]
   17900:	add	r2, r8, #2
   17904:	cmp	fp, r2
   17908:	movhi	r0, #34	; 0x22
   1790c:	strbhi	r0, [r9, r2]
   17910:	add	r2, r8, #3
   17914:	cmp	fp, r2
   17918:	mov	sl, r3
   1791c:	ldr	r3, [sp, #40]	; 0x28
   17920:	movhi	r0, #63	; 0x3f
   17924:	mov	r4, r1
   17928:	strbhi	r0, [r9, r2]
   1792c:	add	r8, r8, #4
   17930:	mov	r1, r3
   17934:	str	r3, [sp, #32]
   17938:	b	16ab8 <strspn@plt+0x5624>
   1793c:	str	r3, [sp, #32]
   17940:	mov	r3, r7
   17944:	b	17604 <strspn@plt+0x6170>
   17948:	mov	r1, #0
   1794c:	str	r1, [sp, #32]
   17950:	b	16ab8 <strspn@plt+0x5624>
   17954:	mov	sl, r9
   17958:	ldr	r3, [sp, #56]	; 0x38
   1795c:	mov	r9, fp
   17960:	ldr	r2, [sp, #64]	; 0x40
   17964:	b	17634 <strspn@plt+0x61a0>
   17968:	str	r2, [sp, #32]
   1796c:	mov	r1, #0
   17970:	b	16ab8 <strspn@plt+0x5624>
   17974:	ldr	r2, [sp, #76]	; 0x4c
   17978:	mov	sl, r9
   1797c:	mov	r9, fp
   17980:	mov	fp, r8
   17984:	ldr	r1, [sp, #72]	; 0x48
   17988:	cmp	r1, #0
   1798c:	moveq	r3, #0
   17990:	andne	r3, r2, #1
   17994:	cmp	r3, #0
   17998:	beq	179c4 <strspn@plt+0x6530>
   1799c:	ldrb	r3, [r1]
   179a0:	cmp	r3, #0
   179a4:	beq	179c4 <strspn@plt+0x6530>
   179a8:	mov	r2, r1
   179ac:	cmp	r9, fp
   179b0:	strbhi	r3, [sl, fp]
   179b4:	ldrb	r3, [r2, #1]!
   179b8:	add	fp, fp, #1
   179bc:	cmp	r3, #0
   179c0:	bne	179ac <strspn@plt+0x6518>
   179c4:	cmp	r9, fp
   179c8:	movhi	r3, #0
   179cc:	strbhi	r3, [sl, fp]
   179d0:	b	1768c <strspn@plt+0x61f8>
   179d4:	ldr	r3, [sp, #192]	; 0xc0
   179d8:	mov	ip, #5
   179dc:	str	r3, [sp, #16]
   179e0:	ldr	r3, [sp, #188]	; 0xbc
   179e4:	ldr	r2, [sp, #44]	; 0x2c
   179e8:	str	r3, [sp, #12]
   179ec:	ldr	r3, [sp, #184]	; 0xb8
   179f0:	ldr	r1, [sp, #84]	; 0x54
   179f4:	str	r3, [sp, #8]
   179f8:	ldr	r3, [sp, #180]	; 0xb4
   179fc:	mov	r0, r9
   17a00:	str	r3, [sp, #4]
   17a04:	str	ip, [sp]
   17a08:	ldr	r3, [sp, #24]
   17a0c:	bl	164e4 <strspn@plt+0x5050>
   17a10:	mov	fp, r0
   17a14:	b	1768c <strspn@plt+0x61f8>
   17a18:	mov	sl, r9
   17a1c:	mov	r9, fp
   17a20:	mov	fp, r8
   17a24:	b	17984 <strspn@plt+0x64f0>
   17a28:	ldr	r1, [sp, #176]	; 0xb0
   17a2c:	bl	163c4 <strspn@plt+0x4f30>
   17a30:	str	r0, [sp, #192]	; 0xc0
   17a34:	b	169a0 <strspn@plt+0x550c>
   17a38:	ldr	r1, [sp, #176]	; 0xb0
   17a3c:	bl	163c4 <strspn@plt+0x4f30>
   17a40:	str	r0, [sp, #188]	; 0xbc
   17a44:	b	16980 <strspn@plt+0x54ec>
   17a48:	mov	sl, r9
   17a4c:	mov	r2, r3
   17a50:	mov	r9, fp
   17a54:	mov	fp, r8
   17a58:	b	17984 <strspn@plt+0x64f0>
   17a5c:	mov	sl, r9
   17a60:	mov	r9, fp
   17a64:	b	17648 <strspn@plt+0x61b4>
   17a68:	push	{r4, r5, r6, lr}
   17a6c:	mov	r5, r0
   17a70:	bl	1132c <__errno_location@plt>
   17a74:	cmp	r5, #0
   17a78:	mov	r1, #48	; 0x30
   17a7c:	mov	r4, r0
   17a80:	ldr	r0, [pc, #16]	; 17a98 <strspn@plt+0x6604>
   17a84:	ldr	r6, [r4]
   17a88:	movne	r0, r5
   17a8c:	bl	1bee8 <strspn@plt+0xaa54>
   17a90:	str	r6, [r4]
   17a94:	pop	{r4, r5, r6, pc}
   17a98:	strdeq	pc, [r2], -r0
   17a9c:	ldr	r3, [pc, #12]	; 17ab0 <strspn@plt+0x661c>
   17aa0:	cmp	r0, #0
   17aa4:	moveq	r0, r3
   17aa8:	ldr	r0, [r0]
   17aac:	bx	lr
   17ab0:	strdeq	pc, [r2], -r0
   17ab4:	ldr	r3, [pc, #12]	; 17ac8 <strspn@plt+0x6634>
   17ab8:	cmp	r0, #0
   17abc:	moveq	r0, r3
   17ac0:	str	r1, [r0]
   17ac4:	bx	lr
   17ac8:	strdeq	pc, [r2], -r0
   17acc:	ldr	r3, [pc, #52]	; 17b08 <strspn@plt+0x6674>
   17ad0:	cmp	r0, #0
   17ad4:	moveq	r0, r3
   17ad8:	add	r3, r0, #8
   17adc:	push	{lr}		; (str lr, [sp, #-4]!)
   17ae0:	lsr	lr, r1, #5
   17ae4:	and	r1, r1, #31
   17ae8:	ldr	ip, [r3, lr, lsl #2]
   17aec:	lsr	r0, ip, r1
   17af0:	eor	r2, r2, r0
   17af4:	and	r2, r2, #1
   17af8:	and	r0, r0, #1
   17afc:	eor	r1, ip, r2, lsl r1
   17b00:	str	r1, [r3, lr, lsl #2]
   17b04:	pop	{pc}		; (ldr pc, [sp], #4)
   17b08:	strdeq	pc, [r2], -r0
   17b0c:	ldr	r3, [pc, #16]	; 17b24 <strspn@plt+0x6690>
   17b10:	cmp	r0, #0
   17b14:	movne	r3, r0
   17b18:	ldr	r0, [r3, #4]
   17b1c:	str	r1, [r3, #4]
   17b20:	bx	lr
   17b24:	strdeq	pc, [r2], -r0
   17b28:	ldr	r3, [pc, #44]	; 17b5c <strspn@plt+0x66c8>
   17b2c:	cmp	r0, #0
   17b30:	moveq	r0, r3
   17b34:	mov	ip, #10
   17b38:	cmp	r2, #0
   17b3c:	cmpne	r1, #0
   17b40:	str	ip, [r0]
   17b44:	beq	17b54 <strspn@plt+0x66c0>
   17b48:	str	r1, [r0, #40]	; 0x28
   17b4c:	str	r2, [r0, #44]	; 0x2c
   17b50:	bx	lr
   17b54:	push	{r4, lr}
   17b58:	bl	11464 <abort@plt>
   17b5c:	strdeq	pc, [r2], -r0
   17b60:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   17b64:	sub	sp, sp, #24
   17b68:	ldr	ip, [pc, #108]	; 17bdc <strspn@plt+0x6748>
   17b6c:	ldr	r4, [sp, #56]	; 0x38
   17b70:	mov	r9, r2
   17b74:	cmp	r4, #0
   17b78:	moveq	r4, ip
   17b7c:	mov	sl, r3
   17b80:	mov	r7, r0
   17b84:	mov	r8, r1
   17b88:	bl	1132c <__errno_location@plt>
   17b8c:	ldr	r3, [r4, #44]	; 0x2c
   17b90:	mov	r1, r8
   17b94:	ldr	r6, [r0]
   17b98:	str	r3, [sp, #16]
   17b9c:	ldr	r2, [r4, #40]	; 0x28
   17ba0:	add	r3, r4, #8
   17ba4:	str	r3, [sp, #8]
   17ba8:	str	r2, [sp, #12]
   17bac:	ldr	r2, [r4, #4]
   17bb0:	mov	r5, r0
   17bb4:	str	r2, [sp, #4]
   17bb8:	ldr	ip, [r4]
   17bbc:	mov	r3, sl
   17bc0:	mov	r2, r9
   17bc4:	mov	r0, r7
   17bc8:	str	ip, [sp]
   17bcc:	bl	164e4 <strspn@plt+0x5050>
   17bd0:	str	r6, [r5]
   17bd4:	add	sp, sp, #24
   17bd8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17bdc:	strdeq	pc, [r2], -r0
   17be0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17be4:	cmp	r2, #0
   17be8:	sub	sp, sp, #36	; 0x24
   17bec:	ldr	r4, [pc, #164]	; 17c98 <strspn@plt+0x6804>
   17bf0:	mov	r8, r1
   17bf4:	movne	r4, r2
   17bf8:	mov	r7, r0
   17bfc:	bl	1132c <__errno_location@plt>
   17c00:	ldr	r3, [r4, #44]	; 0x2c
   17c04:	ldr	r5, [r4, #4]
   17c08:	add	r9, r4, #8
   17c0c:	orr	r5, r5, #1
   17c10:	mov	r1, #0
   17c14:	mov	r2, r7
   17c18:	ldr	fp, [r0]
   17c1c:	str	r3, [sp, #16]
   17c20:	ldr	r3, [r4, #40]	; 0x28
   17c24:	stmib	sp, {r5, r9}
   17c28:	str	r3, [sp, #12]
   17c2c:	ldr	r3, [r4]
   17c30:	mov	r6, r0
   17c34:	str	r3, [sp]
   17c38:	mov	r0, r1
   17c3c:	mov	r3, r8
   17c40:	bl	164e4 <strspn@plt+0x5050>
   17c44:	add	r1, r0, #1
   17c48:	mov	r0, r1
   17c4c:	str	r1, [sp, #28]
   17c50:	bl	1b9a4 <strspn@plt+0xa510>
   17c54:	ldr	r3, [r4, #44]	; 0x2c
   17c58:	ldr	r1, [sp, #28]
   17c5c:	str	r3, [sp, #16]
   17c60:	ldr	r3, [r4, #40]	; 0x28
   17c64:	str	r5, [sp, #4]
   17c68:	str	r3, [sp, #12]
   17c6c:	str	r9, [sp, #8]
   17c70:	ldr	ip, [r4]
   17c74:	mov	r3, r8
   17c78:	mov	r2, r7
   17c7c:	str	ip, [sp]
   17c80:	mov	sl, r0
   17c84:	bl	164e4 <strspn@plt+0x5050>
   17c88:	mov	r0, sl
   17c8c:	str	fp, [r6]
   17c90:	add	sp, sp, #36	; 0x24
   17c94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17c98:	strdeq	pc, [r2], -r0
   17c9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17ca0:	cmp	r3, #0
   17ca4:	sub	sp, sp, #44	; 0x2c
   17ca8:	ldr	r4, [pc, #192]	; 17d70 <strspn@plt+0x68dc>
   17cac:	mov	r6, r2
   17cb0:	movne	r4, r3
   17cb4:	mov	r9, r1
   17cb8:	mov	r8, r0
   17cbc:	bl	1132c <__errno_location@plt>
   17cc0:	ldr	r3, [r4, #44]	; 0x2c
   17cc4:	ldr	r5, [r4, #4]
   17cc8:	add	sl, r4, #8
   17ccc:	cmp	r6, #0
   17cd0:	orreq	r5, r5, #1
   17cd4:	mov	r1, #0
   17cd8:	ldr	r2, [r0]
   17cdc:	str	r3, [sp, #16]
   17ce0:	ldr	r3, [r4, #40]	; 0x28
   17ce4:	stmib	sp, {r5, sl}
   17ce8:	str	r3, [sp, #12]
   17cec:	ldr	r3, [r4]
   17cf0:	mov	r7, r0
   17cf4:	str	r2, [sp, #28]
   17cf8:	str	r3, [sp]
   17cfc:	mov	r2, r8
   17d00:	mov	r3, r9
   17d04:	mov	r0, r1
   17d08:	bl	164e4 <strspn@plt+0x5050>
   17d0c:	add	r1, r0, #1
   17d10:	mov	fp, r0
   17d14:	mov	r0, r1
   17d18:	str	r1, [sp, #36]	; 0x24
   17d1c:	bl	1b9a4 <strspn@plt+0xa510>
   17d20:	ldr	r3, [r4, #44]	; 0x2c
   17d24:	mov	r2, r8
   17d28:	str	r3, [sp, #16]
   17d2c:	ldr	r3, [r4, #40]	; 0x28
   17d30:	str	r5, [sp, #4]
   17d34:	str	r3, [sp, #12]
   17d38:	str	sl, [sp, #8]
   17d3c:	ldr	ip, [r4]
   17d40:	ldr	r1, [sp, #36]	; 0x24
   17d44:	mov	r3, r9
   17d48:	str	ip, [sp]
   17d4c:	str	r0, [sp, #32]
   17d50:	bl	164e4 <strspn@plt+0x5050>
   17d54:	ldr	r2, [sp, #28]
   17d58:	cmp	r6, #0
   17d5c:	str	r2, [r7]
   17d60:	ldr	r0, [sp, #32]
   17d64:	strne	fp, [r6]
   17d68:	add	sp, sp, #44	; 0x2c
   17d6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17d70:	strdeq	pc, [r2], -r0
   17d74:	push	{r4, r5, r6, r7, r8, lr}
   17d78:	ldr	r6, [pc, #116]	; 17df4 <strspn@plt+0x6960>
   17d7c:	ldr	r3, [r6, #4]
   17d80:	ldr	r7, [r6]
   17d84:	cmp	r3, #1
   17d88:	movgt	r5, r7
   17d8c:	movgt	r4, #1
   17d90:	ble	17db0 <strspn@plt+0x691c>
   17d94:	ldr	r0, [r5, #12]
   17d98:	bl	14800 <strspn@plt+0x336c>
   17d9c:	ldr	r3, [r6, #4]
   17da0:	add	r4, r4, #1
   17da4:	cmp	r3, r4
   17da8:	add	r5, r5, #8
   17dac:	bgt	17d94 <strspn@plt+0x6900>
   17db0:	ldr	r0, [r7, #4]
   17db4:	ldr	r4, [pc, #60]	; 17df8 <strspn@plt+0x6964>
   17db8:	cmp	r0, r4
   17dbc:	beq	17dd0 <strspn@plt+0x693c>
   17dc0:	bl	14800 <strspn@plt+0x336c>
   17dc4:	mov	r3, #256	; 0x100
   17dc8:	str	r4, [r6, #12]
   17dcc:	str	r3, [r6, #8]
   17dd0:	ldr	r4, [pc, #36]	; 17dfc <strspn@plt+0x6968>
   17dd4:	cmp	r7, r4
   17dd8:	beq	17de8 <strspn@plt+0x6954>
   17ddc:	mov	r0, r7
   17de0:	bl	14800 <strspn@plt+0x336c>
   17de4:	str	r4, [r6]
   17de8:	mov	r3, #1
   17dec:	str	r3, [r6, #4]
   17df0:	pop	{r4, r5, r6, r7, r8, pc}
   17df4:	andeq	pc, r2, r8, asr r1	; <UNPREDICTABLE>
   17df8:	andeq	pc, r2, r0, lsr #4
   17dfc:	andeq	pc, r2, r0, ror #2
   17e00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17e04:	sub	sp, sp, #44	; 0x2c
   17e08:	mov	r5, r0
   17e0c:	mov	sl, r1
   17e10:	bl	1132c <__errno_location@plt>
   17e14:	ldr	r4, [pc, #400]	; 17fac <strspn@plt+0x6b18>
   17e18:	cmn	r5, #-2147483647	; 0x80000001
   17e1c:	ldr	r6, [r4]
   17e20:	mov	r8, r0
   17e24:	movne	r0, #0
   17e28:	moveq	r0, #1
   17e2c:	ldr	r3, [r8]
   17e30:	orrs	r0, r0, r5, lsr #31
   17e34:	str	r3, [sp, #24]
   17e38:	bne	17fa8 <strspn@plt+0x6b14>
   17e3c:	ldr	r2, [r4, #4]
   17e40:	cmp	r5, r2
   17e44:	blt	17ea4 <strspn@plt+0x6a10>
   17e48:	add	r7, r4, #8
   17e4c:	cmp	r6, r7
   17e50:	str	r2, [sp, #36]	; 0x24
   17e54:	beq	17f78 <strspn@plt+0x6ae4>
   17e58:	mov	r3, #8
   17e5c:	sub	r2, r5, r2
   17e60:	mov	r0, r6
   17e64:	str	r3, [sp]
   17e68:	add	r2, r2, #1
   17e6c:	mvn	r3, #-2147483648	; 0x80000000
   17e70:	add	r1, sp, #36	; 0x24
   17e74:	bl	1bbc0 <strspn@plt+0xa72c>
   17e78:	mov	r6, r0
   17e7c:	str	r0, [r4]
   17e80:	ldr	r0, [r4, #4]
   17e84:	ldr	r2, [sp, #36]	; 0x24
   17e88:	mov	r1, #0
   17e8c:	sub	r2, r2, r0
   17e90:	add	r0, r6, r0, lsl #3
   17e94:	lsl	r2, r2, #3
   17e98:	bl	11350 <memset@plt>
   17e9c:	ldr	r3, [sp, #36]	; 0x24
   17ea0:	str	r3, [r4, #4]
   17ea4:	ldr	r4, [pc, #260]	; 17fb0 <strspn@plt+0x6b1c>
   17ea8:	add	fp, r6, r5, lsl #3
   17eac:	ldr	r9, [r6, r5, lsl #3]
   17eb0:	ldr	r0, [r4, #4]
   17eb4:	ldr	r3, [r4]
   17eb8:	ldr	r7, [fp, #4]
   17ebc:	ldr	r1, [r4, #44]	; 0x2c
   17ec0:	ldr	r2, [r4, #40]	; 0x28
   17ec4:	orr	r0, r0, #1
   17ec8:	str	r3, [sp]
   17ecc:	add	r3, r4, #8
   17ed0:	str	r0, [sp, #28]
   17ed4:	str	r0, [sp, #4]
   17ed8:	str	r1, [sp, #16]
   17edc:	str	r2, [sp, #12]
   17ee0:	str	r3, [sp, #8]
   17ee4:	mov	r0, r7
   17ee8:	mov	r1, r9
   17eec:	mvn	r3, #0
   17ef0:	mov	r2, sl
   17ef4:	bl	164e4 <strspn@plt+0x5050>
   17ef8:	cmp	r9, r0
   17efc:	bhi	17f64 <strspn@plt+0x6ad0>
   17f00:	add	r3, r4, #48	; 0x30
   17f04:	add	r9, r0, #1
   17f08:	cmp	r7, r3
   17f0c:	str	r9, [r6, r5, lsl #3]
   17f10:	beq	17f1c <strspn@plt+0x6a88>
   17f14:	mov	r0, r7
   17f18:	bl	14800 <strspn@plt+0x336c>
   17f1c:	mov	r0, r9
   17f20:	bl	1b9a4 <strspn@plt+0xa510>
   17f24:	ldr	ip, [r4, #44]	; 0x2c
   17f28:	ldr	r3, [r4]
   17f2c:	ldr	lr, [r4, #40]	; 0x28
   17f30:	ldr	r4, [pc, #124]	; 17fb4 <strspn@plt+0x6b20>
   17f34:	mov	r2, sl
   17f38:	mov	r1, r9
   17f3c:	str	r0, [fp, #4]
   17f40:	str	r4, [sp, #8]
   17f44:	ldr	r4, [sp, #28]
   17f48:	str	r3, [sp]
   17f4c:	str	r4, [sp, #4]
   17f50:	str	ip, [sp, #16]
   17f54:	str	lr, [sp, #12]
   17f58:	mvn	r3, #0
   17f5c:	mov	r7, r0
   17f60:	bl	164e4 <strspn@plt+0x5050>
   17f64:	ldr	r3, [sp, #24]
   17f68:	mov	r0, r7
   17f6c:	str	r3, [r8]
   17f70:	add	sp, sp, #44	; 0x2c
   17f74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17f78:	mov	r3, #8
   17f7c:	sub	r2, r5, r2
   17f80:	str	r3, [sp]
   17f84:	add	r1, sp, #36	; 0x24
   17f88:	add	r2, r2, #1
   17f8c:	mvn	r3, #-2147483648	; 0x80000000
   17f90:	bl	1bbc0 <strspn@plt+0xa72c>
   17f94:	mov	r6, r0
   17f98:	ldm	r7, {r0, r1}
   17f9c:	str	r6, [r4]
   17fa0:	stm	r6, {r0, r1}
   17fa4:	b	17e80 <strspn@plt+0x69ec>
   17fa8:	bl	11464 <abort@plt>
   17fac:	andeq	pc, r2, r8, asr r1	; <UNPREDICTABLE>
   17fb0:	strdeq	pc, [r2], -r0
   17fb4:	strdeq	pc, [r2], -r8
   17fb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17fbc:	sub	sp, sp, #52	; 0x34
   17fc0:	mov	r5, r0
   17fc4:	mov	sl, r1
   17fc8:	mov	fp, r2
   17fcc:	bl	1132c <__errno_location@plt>
   17fd0:	ldr	r4, [pc, #408]	; 18170 <strspn@plt+0x6cdc>
   17fd4:	cmn	r5, #-2147483647	; 0x80000001
   17fd8:	ldr	r6, [r4]
   17fdc:	mov	r8, r0
   17fe0:	movne	r0, #0
   17fe4:	moveq	r0, #1
   17fe8:	ldr	r3, [r8]
   17fec:	orrs	r0, r0, r5, lsr #31
   17ff0:	str	r3, [sp, #28]
   17ff4:	bne	1816c <strspn@plt+0x6cd8>
   17ff8:	ldr	r2, [r4, #4]
   17ffc:	cmp	r5, r2
   18000:	blt	18060 <strspn@plt+0x6bcc>
   18004:	add	r7, r4, #8
   18008:	cmp	r6, r7
   1800c:	str	r2, [sp, #44]	; 0x2c
   18010:	beq	1813c <strspn@plt+0x6ca8>
   18014:	mov	r3, #8
   18018:	sub	r2, r5, r2
   1801c:	mov	r0, r6
   18020:	str	r3, [sp]
   18024:	add	r2, r2, #1
   18028:	mvn	r3, #-2147483648	; 0x80000000
   1802c:	add	r1, sp, #44	; 0x2c
   18030:	bl	1bbc0 <strspn@plt+0xa72c>
   18034:	mov	r6, r0
   18038:	str	r0, [r4]
   1803c:	ldr	r0, [r4, #4]
   18040:	ldr	r2, [sp, #44]	; 0x2c
   18044:	mov	r1, #0
   18048:	sub	r2, r2, r0
   1804c:	add	r0, r6, r0, lsl #3
   18050:	lsl	r2, r2, #3
   18054:	bl	11350 <memset@plt>
   18058:	ldr	r3, [sp, #44]	; 0x2c
   1805c:	str	r3, [r4, #4]
   18060:	ldr	r4, [pc, #268]	; 18174 <strspn@plt+0x6ce0>
   18064:	add	r3, r6, r5, lsl #3
   18068:	str	r3, [sp, #32]
   1806c:	ldr	r7, [r3, #4]
   18070:	ldr	r0, [r4, #4]
   18074:	ldr	r3, [r4]
   18078:	ldr	r9, [r6, r5, lsl #3]
   1807c:	ldr	r1, [r4, #44]	; 0x2c
   18080:	ldr	r2, [r4, #40]	; 0x28
   18084:	orr	r0, r0, #1
   18088:	str	r3, [sp]
   1808c:	add	r3, r4, #8
   18090:	str	r0, [sp, #36]	; 0x24
   18094:	str	r0, [sp, #4]
   18098:	str	r1, [sp, #16]
   1809c:	str	r2, [sp, #12]
   180a0:	str	r3, [sp, #8]
   180a4:	mov	r0, r7
   180a8:	mov	r1, r9
   180ac:	mov	r3, fp
   180b0:	mov	r2, sl
   180b4:	bl	164e4 <strspn@plt+0x5050>
   180b8:	cmp	r9, r0
   180bc:	bhi	18128 <strspn@plt+0x6c94>
   180c0:	add	r3, r4, #48	; 0x30
   180c4:	add	r9, r0, #1
   180c8:	cmp	r7, r3
   180cc:	str	r9, [r6, r5, lsl #3]
   180d0:	beq	180dc <strspn@plt+0x6c48>
   180d4:	mov	r0, r7
   180d8:	bl	14800 <strspn@plt+0x336c>
   180dc:	mov	r0, r9
   180e0:	bl	1b9a4 <strspn@plt+0xa510>
   180e4:	ldr	ip, [sp, #32]
   180e8:	ldr	lr, [r4, #44]	; 0x2c
   180ec:	ldr	r5, [r4, #40]	; 0x28
   180f0:	mov	r3, fp
   180f4:	mov	r2, sl
   180f8:	mov	r1, r9
   180fc:	str	r0, [ip, #4]
   18100:	ldr	ip, [r4]
   18104:	ldr	r4, [pc, #108]	; 18178 <strspn@plt+0x6ce4>
   18108:	str	lr, [sp, #16]
   1810c:	str	r4, [sp, #8]
   18110:	ldr	r4, [sp, #36]	; 0x24
   18114:	str	r5, [sp, #12]
   18118:	str	r4, [sp, #4]
   1811c:	str	ip, [sp]
   18120:	mov	r7, r0
   18124:	bl	164e4 <strspn@plt+0x5050>
   18128:	ldr	r3, [sp, #28]
   1812c:	mov	r0, r7
   18130:	str	r3, [r8]
   18134:	add	sp, sp, #52	; 0x34
   18138:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1813c:	mov	r3, #8
   18140:	sub	r2, r5, r2
   18144:	str	r3, [sp]
   18148:	add	r1, sp, #44	; 0x2c
   1814c:	add	r2, r2, #1
   18150:	mvn	r3, #-2147483648	; 0x80000000
   18154:	bl	1bbc0 <strspn@plt+0xa72c>
   18158:	mov	r6, r0
   1815c:	ldm	r7, {r0, r1}
   18160:	str	r6, [r4]
   18164:	stm	r6, {r0, r1}
   18168:	b	1803c <strspn@plt+0x6ba8>
   1816c:	bl	11464 <abort@plt>
   18170:	andeq	pc, r2, r8, asr r1	; <UNPREDICTABLE>
   18174:	strdeq	pc, [r2], -r0
   18178:	strdeq	pc, [r2], -r8
   1817c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18180:	sub	sp, sp, #44	; 0x2c
   18184:	mov	sl, r0
   18188:	bl	1132c <__errno_location@plt>
   1818c:	ldr	r4, [pc, #352]	; 182f4 <strspn@plt+0x6e60>
   18190:	ldr	r2, [r4, #4]
   18194:	ldr	r5, [r4]
   18198:	cmp	r2, #0
   1819c:	ldr	r3, [r0]
   181a0:	mov	r8, r0
   181a4:	str	r3, [sp, #28]
   181a8:	bgt	18204 <strspn@plt+0x6d70>
   181ac:	add	r6, r4, #8
   181b0:	cmp	r5, r6
   181b4:	str	r2, [sp, #36]	; 0x24
   181b8:	beq	182c4 <strspn@plt+0x6e30>
   181bc:	mov	r3, #8
   181c0:	mov	r0, r5
   181c4:	str	r3, [sp]
   181c8:	rsb	r2, r2, #1
   181cc:	mvn	r3, #-2147483648	; 0x80000000
   181d0:	add	r1, sp, #36	; 0x24
   181d4:	bl	1bbc0 <strspn@plt+0xa72c>
   181d8:	mov	r5, r0
   181dc:	str	r0, [r4]
   181e0:	ldr	r0, [r4, #4]
   181e4:	ldr	r2, [sp, #36]	; 0x24
   181e8:	mov	r1, #0
   181ec:	sub	r2, r2, r0
   181f0:	add	r0, r5, r0, lsl #3
   181f4:	lsl	r2, r2, #3
   181f8:	bl	11350 <memset@plt>
   181fc:	ldr	r3, [sp, #36]	; 0x24
   18200:	str	r3, [r4, #4]
   18204:	ldr	r4, [pc, #236]	; 182f8 <strspn@plt+0x6e64>
   18208:	ldr	r9, [r5]
   1820c:	ldr	r6, [r5, #4]
   18210:	ldr	r7, [r4, #4]
   18214:	ldr	r1, [r4, #44]	; 0x2c
   18218:	ldr	r2, [r4, #40]	; 0x28
   1821c:	ldr	r3, [r4]
   18220:	orr	r7, r7, #1
   18224:	add	fp, r4, #8
   18228:	str	r1, [sp, #16]
   1822c:	str	r2, [sp, #12]
   18230:	str	r3, [sp]
   18234:	str	r7, [sp, #4]
   18238:	str	fp, [sp, #8]
   1823c:	mov	r1, r9
   18240:	mov	r0, r6
   18244:	mvn	r3, #0
   18248:	mov	r2, sl
   1824c:	bl	164e4 <strspn@plt+0x5050>
   18250:	cmp	r9, r0
   18254:	bhi	182b0 <strspn@plt+0x6e1c>
   18258:	add	r3, r4, #48	; 0x30
   1825c:	add	r9, r0, #1
   18260:	cmp	r6, r3
   18264:	str	r9, [r5]
   18268:	beq	18274 <strspn@plt+0x6de0>
   1826c:	mov	r0, r6
   18270:	bl	14800 <strspn@plt+0x336c>
   18274:	mov	r0, r9
   18278:	bl	1b9a4 <strspn@plt+0xa510>
   1827c:	ldr	ip, [r4, #44]	; 0x2c
   18280:	ldr	r3, [r4]
   18284:	ldr	lr, [r4, #40]	; 0x28
   18288:	mov	r2, sl
   1828c:	mov	r1, r9
   18290:	str	r0, [r5, #4]
   18294:	str	r3, [sp]
   18298:	stmib	sp, {r7, fp}
   1829c:	str	ip, [sp, #16]
   182a0:	str	lr, [sp, #12]
   182a4:	mvn	r3, #0
   182a8:	mov	r6, r0
   182ac:	bl	164e4 <strspn@plt+0x5050>
   182b0:	ldr	r3, [sp, #28]
   182b4:	mov	r0, r6
   182b8:	str	r3, [r8]
   182bc:	add	sp, sp, #44	; 0x2c
   182c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   182c4:	mov	r3, #8
   182c8:	str	r3, [sp]
   182cc:	add	r1, sp, #36	; 0x24
   182d0:	rsb	r2, r2, #1
   182d4:	mvn	r3, #-2147483648	; 0x80000000
   182d8:	mov	r0, #0
   182dc:	bl	1bbc0 <strspn@plt+0xa72c>
   182e0:	mov	r5, r0
   182e4:	ldm	r6, {r0, r1}
   182e8:	str	r5, [r4]
   182ec:	stm	r5, {r0, r1}
   182f0:	b	181e0 <strspn@plt+0x6d4c>
   182f4:	andeq	pc, r2, r8, asr r1	; <UNPREDICTABLE>
   182f8:	strdeq	pc, [r2], -r0
   182fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18300:	sub	sp, sp, #44	; 0x2c
   18304:	mov	r9, r0
   18308:	mov	sl, r1
   1830c:	bl	1132c <__errno_location@plt>
   18310:	ldr	r4, [pc, #364]	; 18484 <strspn@plt+0x6ff0>
   18314:	ldr	r2, [r4, #4]
   18318:	ldr	r5, [r4]
   1831c:	cmp	r2, #0
   18320:	ldr	r3, [r0]
   18324:	mov	r7, r0
   18328:	str	r3, [sp, #24]
   1832c:	bgt	18388 <strspn@plt+0x6ef4>
   18330:	add	r6, r4, #8
   18334:	cmp	r5, r6
   18338:	str	r2, [sp, #36]	; 0x24
   1833c:	beq	18454 <strspn@plt+0x6fc0>
   18340:	mov	r3, #8
   18344:	mov	r0, r5
   18348:	str	r3, [sp]
   1834c:	rsb	r2, r2, #1
   18350:	mvn	r3, #-2147483648	; 0x80000000
   18354:	add	r1, sp, #36	; 0x24
   18358:	bl	1bbc0 <strspn@plt+0xa72c>
   1835c:	mov	r5, r0
   18360:	str	r0, [r4]
   18364:	ldr	r0, [r4, #4]
   18368:	ldr	r2, [sp, #36]	; 0x24
   1836c:	mov	r1, #0
   18370:	sub	r2, r2, r0
   18374:	add	r0, r5, r0, lsl #3
   18378:	lsl	r2, r2, #3
   1837c:	bl	11350 <memset@plt>
   18380:	ldr	r3, [sp, #36]	; 0x24
   18384:	str	r3, [r4, #4]
   18388:	ldr	r4, [pc, #248]	; 18488 <strspn@plt+0x6ff4>
   1838c:	ldr	r8, [r5]
   18390:	ldr	r6, [r5, #4]
   18394:	ldr	r0, [r4, #4]
   18398:	ldr	r1, [r4, #44]	; 0x2c
   1839c:	ldr	r2, [r4, #40]	; 0x28
   183a0:	ldr	r3, [r4]
   183a4:	orr	r0, r0, #1
   183a8:	add	fp, r4, #8
   183ac:	str	r0, [sp, #28]
   183b0:	str	r0, [sp, #4]
   183b4:	str	r1, [sp, #16]
   183b8:	str	r2, [sp, #12]
   183bc:	str	r3, [sp]
   183c0:	str	fp, [sp, #8]
   183c4:	mov	r1, r8
   183c8:	mov	r0, r6
   183cc:	mov	r3, sl
   183d0:	mov	r2, r9
   183d4:	bl	164e4 <strspn@plt+0x5050>
   183d8:	cmp	r8, r0
   183dc:	bhi	18440 <strspn@plt+0x6fac>
   183e0:	add	r3, r4, #48	; 0x30
   183e4:	add	r8, r0, #1
   183e8:	cmp	r6, r3
   183ec:	str	r8, [r5]
   183f0:	beq	183fc <strspn@plt+0x6f68>
   183f4:	mov	r0, r6
   183f8:	bl	14800 <strspn@plt+0x336c>
   183fc:	mov	r0, r8
   18400:	bl	1b9a4 <strspn@plt+0xa510>
   18404:	ldr	lr, [r4, #44]	; 0x2c
   18408:	ldr	ip, [r4]
   1840c:	mov	r3, sl
   18410:	mov	r2, r9
   18414:	mov	r1, r8
   18418:	str	r0, [r5, #4]
   1841c:	ldr	r5, [r4, #40]	; 0x28
   18420:	ldr	r4, [sp, #28]
   18424:	str	fp, [sp, #8]
   18428:	str	r4, [sp, #4]
   1842c:	str	lr, [sp, #16]
   18430:	str	r5, [sp, #12]
   18434:	str	ip, [sp]
   18438:	mov	r6, r0
   1843c:	bl	164e4 <strspn@plt+0x5050>
   18440:	ldr	r3, [sp, #24]
   18444:	mov	r0, r6
   18448:	str	r3, [r7]
   1844c:	add	sp, sp, #44	; 0x2c
   18450:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18454:	mov	r3, #8
   18458:	str	r3, [sp]
   1845c:	add	r1, sp, #36	; 0x24
   18460:	rsb	r2, r2, #1
   18464:	mvn	r3, #-2147483648	; 0x80000000
   18468:	mov	r0, #0
   1846c:	bl	1bbc0 <strspn@plt+0xa72c>
   18470:	mov	r5, r0
   18474:	ldm	r6, {r0, r1}
   18478:	str	r5, [r4]
   1847c:	stm	r5, {r0, r1}
   18480:	b	18364 <strspn@plt+0x6ed0>
   18484:	andeq	pc, r2, r8, asr r1	; <UNPREDICTABLE>
   18488:	strdeq	pc, [r2], -r0
   1848c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18490:	sub	sp, sp, #132	; 0x84
   18494:	mov	r5, r1
   18498:	mov	r4, r0
   1849c:	mov	r9, r2
   184a0:	add	r0, sp, #80	; 0x50
   184a4:	mov	r2, #48	; 0x30
   184a8:	mov	r1, #0
   184ac:	bl	11350 <memset@plt>
   184b0:	cmp	r5, #10
   184b4:	beq	1866c <strspn@plt+0x71d8>
   184b8:	add	lr, sp, #80	; 0x50
   184bc:	str	r5, [sp, #80]	; 0x50
   184c0:	ldm	lr!, {r0, r1, r2, r3}
   184c4:	add	ip, sp, #32
   184c8:	ldr	r6, [pc, #416]	; 18670 <strspn@plt+0x71dc>
   184cc:	stmia	ip!, {r0, r1, r2, r3}
   184d0:	ldm	lr!, {r0, r1, r2, r3}
   184d4:	stmia	ip!, {r0, r1, r2, r3}
   184d8:	ldm	lr, {r0, r1, r2, r3}
   184dc:	stm	ip, {r0, r1, r2, r3}
   184e0:	bl	1132c <__errno_location@plt>
   184e4:	cmn	r4, #-2147483647	; 0x80000001
   184e8:	ldr	r5, [r6]
   184ec:	mov	r7, r0
   184f0:	movne	r0, #0
   184f4:	moveq	r0, #1
   184f8:	ldr	r3, [r7]
   184fc:	orrs	r0, r0, r4, lsr #31
   18500:	str	r3, [sp, #24]
   18504:	bne	1866c <strspn@plt+0x71d8>
   18508:	ldr	r2, [r6, #4]
   1850c:	cmp	r4, r2
   18510:	blt	18570 <strspn@plt+0x70dc>
   18514:	add	r8, r6, #8
   18518:	cmp	r5, r8
   1851c:	str	r2, [sp, #80]	; 0x50
   18520:	beq	1863c <strspn@plt+0x71a8>
   18524:	mov	r3, #8
   18528:	sub	r2, r4, r2
   1852c:	mov	r0, r5
   18530:	str	r3, [sp]
   18534:	add	r2, r2, #1
   18538:	add	r1, sp, #80	; 0x50
   1853c:	mvn	r3, #-2147483648	; 0x80000000
   18540:	bl	1bbc0 <strspn@plt+0xa72c>
   18544:	mov	r5, r0
   18548:	str	r0, [r6]
   1854c:	ldr	r0, [r6, #4]
   18550:	ldr	r2, [sp, #80]	; 0x50
   18554:	mov	r1, #0
   18558:	sub	r2, r2, r0
   1855c:	add	r0, r5, r0, lsl #3
   18560:	lsl	r2, r2, #3
   18564:	bl	11350 <memset@plt>
   18568:	ldr	r3, [sp, #80]	; 0x50
   1856c:	str	r3, [r6, #4]
   18570:	add	fp, r5, r4, lsl #3
   18574:	ldr	r1, [sp, #36]	; 0x24
   18578:	ldr	r8, [r5, r4, lsl #3]
   1857c:	ldr	r6, [fp, #4]
   18580:	ldr	r2, [sp, #72]	; 0x48
   18584:	ldr	r3, [sp, #32]
   18588:	ldr	ip, [sp, #76]	; 0x4c
   1858c:	orr	r1, r1, #1
   18590:	add	sl, sp, #40	; 0x28
   18594:	str	r1, [sp, #28]
   18598:	str	r1, [sp, #4]
   1859c:	str	r2, [sp, #12]
   185a0:	str	r3, [sp]
   185a4:	mov	r0, r6
   185a8:	mov	r1, r8
   185ac:	str	ip, [sp, #16]
   185b0:	str	sl, [sp, #8]
   185b4:	mvn	r3, #0
   185b8:	mov	r2, r9
   185bc:	bl	164e4 <strspn@plt+0x5050>
   185c0:	cmp	r8, r0
   185c4:	bhi	18628 <strspn@plt+0x7194>
   185c8:	ldr	r3, [pc, #164]	; 18674 <strspn@plt+0x71e0>
   185cc:	add	r8, r0, #1
   185d0:	cmp	r6, r3
   185d4:	str	r8, [r5, r4, lsl #3]
   185d8:	beq	185e4 <strspn@plt+0x7150>
   185dc:	mov	r0, r6
   185e0:	bl	14800 <strspn@plt+0x336c>
   185e4:	mov	r0, r8
   185e8:	bl	1b9a4 <strspn@plt+0xa510>
   185ec:	ldr	lr, [sp, #76]	; 0x4c
   185f0:	ldr	r3, [sp, #32]
   185f4:	ldr	ip, [sp, #72]	; 0x48
   185f8:	ldr	r4, [sp, #28]
   185fc:	mov	r2, r9
   18600:	mov	r1, r8
   18604:	str	r0, [fp, #4]
   18608:	str	r3, [sp]
   1860c:	str	sl, [sp, #8]
   18610:	str	r4, [sp, #4]
   18614:	str	lr, [sp, #16]
   18618:	str	ip, [sp, #12]
   1861c:	mvn	r3, #0
   18620:	mov	r6, r0
   18624:	bl	164e4 <strspn@plt+0x5050>
   18628:	ldr	r3, [sp, #24]
   1862c:	mov	r0, r6
   18630:	str	r3, [r7]
   18634:	add	sp, sp, #132	; 0x84
   18638:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1863c:	mov	r3, #8
   18640:	sub	r2, r4, r2
   18644:	add	r1, sp, #80	; 0x50
   18648:	str	r3, [sp]
   1864c:	add	r2, r2, #1
   18650:	mvn	r3, #-2147483648	; 0x80000000
   18654:	bl	1bbc0 <strspn@plt+0xa72c>
   18658:	mov	r5, r0
   1865c:	ldm	r8, {r0, r1}
   18660:	str	r5, [r6]
   18664:	stm	r5, {r0, r1}
   18668:	b	1854c <strspn@plt+0x70b8>
   1866c:	bl	11464 <abort@plt>
   18670:	andeq	pc, r2, r8, asr r1	; <UNPREDICTABLE>
   18674:	andeq	pc, r2, r0, lsr #4
   18678:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1867c:	sub	sp, sp, #132	; 0x84
   18680:	mov	r5, r1
   18684:	mov	r4, r0
   18688:	mov	r9, r2
   1868c:	add	r0, sp, #80	; 0x50
   18690:	mov	r2, #48	; 0x30
   18694:	mov	r1, #0
   18698:	mov	sl, r3
   1869c:	bl	11350 <memset@plt>
   186a0:	cmp	r5, #10
   186a4:	beq	18860 <strspn@plt+0x73cc>
   186a8:	add	lr, sp, #80	; 0x50
   186ac:	str	r5, [sp, #80]	; 0x50
   186b0:	ldm	lr!, {r0, r1, r2, r3}
   186b4:	add	ip, sp, #32
   186b8:	ldr	r6, [pc, #420]	; 18864 <strspn@plt+0x73d0>
   186bc:	stmia	ip!, {r0, r1, r2, r3}
   186c0:	ldm	lr!, {r0, r1, r2, r3}
   186c4:	stmia	ip!, {r0, r1, r2, r3}
   186c8:	ldm	lr, {r0, r1, r2, r3}
   186cc:	stm	ip, {r0, r1, r2, r3}
   186d0:	bl	1132c <__errno_location@plt>
   186d4:	cmn	r4, #-2147483647	; 0x80000001
   186d8:	ldr	r5, [r6]
   186dc:	mov	r7, r0
   186e0:	movne	r0, #0
   186e4:	moveq	r0, #1
   186e8:	ldr	r3, [r7]
   186ec:	orrs	r0, r0, r4, lsr #31
   186f0:	str	r3, [sp, #24]
   186f4:	bne	18860 <strspn@plt+0x73cc>
   186f8:	ldr	r2, [r6, #4]
   186fc:	cmp	r4, r2
   18700:	blt	18760 <strspn@plt+0x72cc>
   18704:	add	r8, r6, #8
   18708:	cmp	r5, r8
   1870c:	str	r2, [sp, #80]	; 0x50
   18710:	beq	18830 <strspn@plt+0x739c>
   18714:	mov	r3, #8
   18718:	sub	r2, r4, r2
   1871c:	mov	r0, r5
   18720:	str	r3, [sp]
   18724:	add	r2, r2, #1
   18728:	add	r1, sp, #80	; 0x50
   1872c:	mvn	r3, #-2147483648	; 0x80000000
   18730:	bl	1bbc0 <strspn@plt+0xa72c>
   18734:	mov	r5, r0
   18738:	str	r0, [r6]
   1873c:	ldr	r0, [r6, #4]
   18740:	ldr	r2, [sp, #80]	; 0x50
   18744:	mov	r1, #0
   18748:	sub	r2, r2, r0
   1874c:	add	r0, r5, r0, lsl #3
   18750:	lsl	r2, r2, #3
   18754:	bl	11350 <memset@plt>
   18758:	ldr	r3, [sp, #80]	; 0x50
   1875c:	str	r3, [r6, #4]
   18760:	add	fp, r5, r4, lsl #3
   18764:	ldr	r3, [sp, #32]
   18768:	ldr	r1, [sp, #36]	; 0x24
   1876c:	ldr	r8, [r5, r4, lsl #3]
   18770:	ldr	r6, [fp, #4]
   18774:	ldr	r2, [sp, #72]	; 0x48
   18778:	ldr	ip, [sp, #76]	; 0x4c
   1877c:	orr	r1, r1, #1
   18780:	str	r3, [sp]
   18784:	add	r3, sp, #40	; 0x28
   18788:	str	r1, [sp, #28]
   1878c:	str	r1, [sp, #4]
   18790:	str	r2, [sp, #12]
   18794:	str	r3, [sp, #8]
   18798:	mov	r0, r6
   1879c:	mov	r1, r8
   187a0:	str	ip, [sp, #16]
   187a4:	mov	r3, sl
   187a8:	mov	r2, r9
   187ac:	bl	164e4 <strspn@plt+0x5050>
   187b0:	cmp	r8, r0
   187b4:	bhi	1881c <strspn@plt+0x7388>
   187b8:	ldr	r3, [pc, #168]	; 18868 <strspn@plt+0x73d4>
   187bc:	add	r8, r0, #1
   187c0:	cmp	r6, r3
   187c4:	str	r8, [r5, r4, lsl #3]
   187c8:	beq	187d4 <strspn@plt+0x7340>
   187cc:	mov	r0, r6
   187d0:	bl	14800 <strspn@plt+0x336c>
   187d4:	mov	r0, r8
   187d8:	bl	1b9a4 <strspn@plt+0xa510>
   187dc:	add	lr, sp, #40	; 0x28
   187e0:	ldr	ip, [sp, #76]	; 0x4c
   187e4:	ldr	r4, [sp, #72]	; 0x48
   187e8:	ldr	r5, [sp, #28]
   187ec:	mov	r3, sl
   187f0:	mov	r2, r9
   187f4:	mov	r1, r8
   187f8:	str	r0, [fp, #4]
   187fc:	str	lr, [sp, #8]
   18800:	ldr	lr, [sp, #32]
   18804:	str	r5, [sp, #4]
   18808:	str	ip, [sp, #16]
   1880c:	str	r4, [sp, #12]
   18810:	str	lr, [sp]
   18814:	mov	r6, r0
   18818:	bl	164e4 <strspn@plt+0x5050>
   1881c:	ldr	r3, [sp, #24]
   18820:	mov	r0, r6
   18824:	str	r3, [r7]
   18828:	add	sp, sp, #132	; 0x84
   1882c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18830:	mov	r3, #8
   18834:	sub	r2, r4, r2
   18838:	add	r1, sp, #80	; 0x50
   1883c:	str	r3, [sp]
   18840:	add	r2, r2, #1
   18844:	mvn	r3, #-2147483648	; 0x80000000
   18848:	bl	1bbc0 <strspn@plt+0xa72c>
   1884c:	mov	r5, r0
   18850:	ldm	r8, {r0, r1}
   18854:	str	r5, [r6]
   18858:	stm	r5, {r0, r1}
   1885c:	b	1873c <strspn@plt+0x72a8>
   18860:	bl	11464 <abort@plt>
   18864:	andeq	pc, r2, r8, asr r1	; <UNPREDICTABLE>
   18868:	andeq	pc, r2, r0, lsr #4
   1886c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18870:	sub	sp, sp, #124	; 0x7c
   18874:	mov	r4, r0
   18878:	mov	r9, r1
   1887c:	add	r0, sp, #72	; 0x48
   18880:	mov	r2, #48	; 0x30
   18884:	mov	r1, #0
   18888:	bl	11350 <memset@plt>
   1888c:	cmp	r4, #10
   18890:	beq	18a1c <strspn@plt+0x7588>
   18894:	add	lr, sp, #72	; 0x48
   18898:	str	r4, [sp, #72]	; 0x48
   1889c:	ldm	lr!, {r0, r1, r2, r3}
   188a0:	add	ip, sp, #24
   188a4:	ldr	r5, [pc, #372]	; 18a20 <strspn@plt+0x758c>
   188a8:	stmia	ip!, {r0, r1, r2, r3}
   188ac:	ldm	lr!, {r0, r1, r2, r3}
   188b0:	stmia	ip!, {r0, r1, r2, r3}
   188b4:	ldm	lr, {r0, r1, r2, r3}
   188b8:	stm	ip, {r0, r1, r2, r3}
   188bc:	bl	1132c <__errno_location@plt>
   188c0:	ldr	r2, [r5, #4]
   188c4:	ldr	r4, [r5]
   188c8:	cmp	r2, #0
   188cc:	mov	r7, r0
   188d0:	ldr	fp, [r0]
   188d4:	bgt	18930 <strspn@plt+0x749c>
   188d8:	add	r6, r5, #8
   188dc:	cmp	r4, r6
   188e0:	str	r2, [sp, #72]	; 0x48
   188e4:	beq	189ec <strspn@plt+0x7558>
   188e8:	mov	r3, #8
   188ec:	mov	r0, r4
   188f0:	str	r3, [sp]
   188f4:	rsb	r2, r2, #1
   188f8:	add	r1, sp, #72	; 0x48
   188fc:	mvn	r3, #-2147483648	; 0x80000000
   18900:	bl	1bbc0 <strspn@plt+0xa72c>
   18904:	mov	r4, r0
   18908:	str	r0, [r5]
   1890c:	ldr	r0, [r5, #4]
   18910:	ldr	r2, [sp, #72]	; 0x48
   18914:	mov	r1, #0
   18918:	sub	r2, r2, r0
   1891c:	add	r0, r4, r0, lsl #3
   18920:	lsl	r2, r2, #3
   18924:	bl	11350 <memset@plt>
   18928:	ldr	r3, [sp, #72]	; 0x48
   1892c:	str	r3, [r5, #4]
   18930:	ldr	r6, [sp, #28]
   18934:	ldr	r8, [r4]
   18938:	ldr	r5, [r4, #4]
   1893c:	ldr	r2, [sp, #64]	; 0x40
   18940:	ldr	r3, [sp, #24]
   18944:	ldr	ip, [sp, #68]	; 0x44
   18948:	orr	r6, r6, #1
   1894c:	add	sl, sp, #32
   18950:	str	r2, [sp, #12]
   18954:	str	r3, [sp]
   18958:	str	r6, [sp, #4]
   1895c:	mov	r1, r8
   18960:	mov	r0, r5
   18964:	str	ip, [sp, #16]
   18968:	str	sl, [sp, #8]
   1896c:	mvn	r3, #0
   18970:	mov	r2, r9
   18974:	bl	164e4 <strspn@plt+0x5050>
   18978:	cmp	r8, r0
   1897c:	bhi	189dc <strspn@plt+0x7548>
   18980:	ldr	r3, [pc, #156]	; 18a24 <strspn@plt+0x7590>
   18984:	add	r8, r0, #1
   18988:	cmp	r5, r3
   1898c:	str	r8, [r4]
   18990:	beq	1899c <strspn@plt+0x7508>
   18994:	mov	r0, r5
   18998:	bl	14800 <strspn@plt+0x336c>
   1899c:	mov	r0, r8
   189a0:	bl	1b9a4 <strspn@plt+0xa510>
   189a4:	ldr	lr, [sp, #68]	; 0x44
   189a8:	ldr	r3, [sp, #24]
   189ac:	ldr	ip, [sp, #64]	; 0x40
   189b0:	mov	r2, r9
   189b4:	mov	r1, r8
   189b8:	str	r0, [r4, #4]
   189bc:	str	r3, [sp]
   189c0:	str	sl, [sp, #8]
   189c4:	str	r6, [sp, #4]
   189c8:	str	lr, [sp, #16]
   189cc:	str	ip, [sp, #12]
   189d0:	mvn	r3, #0
   189d4:	mov	r5, r0
   189d8:	bl	164e4 <strspn@plt+0x5050>
   189dc:	mov	r0, r5
   189e0:	str	fp, [r7]
   189e4:	add	sp, sp, #124	; 0x7c
   189e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   189ec:	mov	r3, #8
   189f0:	add	r1, sp, #72	; 0x48
   189f4:	str	r3, [sp]
   189f8:	rsb	r2, r2, #1
   189fc:	mvn	r3, #-2147483648	; 0x80000000
   18a00:	mov	r0, #0
   18a04:	bl	1bbc0 <strspn@plt+0xa72c>
   18a08:	mov	r4, r0
   18a0c:	ldm	r6, {r0, r1}
   18a10:	str	r4, [r5]
   18a14:	stm	r4, {r0, r1}
   18a18:	b	1890c <strspn@plt+0x7478>
   18a1c:	bl	11464 <abort@plt>
   18a20:	andeq	pc, r2, r8, asr r1	; <UNPREDICTABLE>
   18a24:	andeq	pc, r2, r0, lsr #4
   18a28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18a2c:	sub	sp, sp, #132	; 0x84
   18a30:	mov	r4, r0
   18a34:	mov	r9, r1
   18a38:	mov	sl, r2
   18a3c:	add	r0, sp, #80	; 0x50
   18a40:	mov	r2, #48	; 0x30
   18a44:	mov	r1, #0
   18a48:	bl	11350 <memset@plt>
   18a4c:	cmp	r4, #10
   18a50:	beq	18be4 <strspn@plt+0x7750>
   18a54:	add	lr, sp, #80	; 0x50
   18a58:	str	r4, [sp, #80]	; 0x50
   18a5c:	ldm	lr!, {r0, r1, r2, r3}
   18a60:	add	ip, sp, #32
   18a64:	ldr	r5, [pc, #380]	; 18be8 <strspn@plt+0x7754>
   18a68:	stmia	ip!, {r0, r1, r2, r3}
   18a6c:	ldm	lr!, {r0, r1, r2, r3}
   18a70:	stmia	ip!, {r0, r1, r2, r3}
   18a74:	ldm	lr, {r0, r1, r2, r3}
   18a78:	stm	ip, {r0, r1, r2, r3}
   18a7c:	bl	1132c <__errno_location@plt>
   18a80:	ldr	r2, [r5, #4]
   18a84:	ldr	r4, [r5]
   18a88:	cmp	r2, #0
   18a8c:	ldr	r3, [r0]
   18a90:	mov	r7, r0
   18a94:	str	r3, [sp, #28]
   18a98:	bgt	18af4 <strspn@plt+0x7660>
   18a9c:	add	r6, r5, #8
   18aa0:	cmp	r4, r6
   18aa4:	str	r2, [sp, #80]	; 0x50
   18aa8:	beq	18bb4 <strspn@plt+0x7720>
   18aac:	mov	r3, #8
   18ab0:	mov	r0, r4
   18ab4:	str	r3, [sp]
   18ab8:	rsb	r2, r2, #1
   18abc:	add	r1, sp, #80	; 0x50
   18ac0:	mvn	r3, #-2147483648	; 0x80000000
   18ac4:	bl	1bbc0 <strspn@plt+0xa72c>
   18ac8:	mov	r4, r0
   18acc:	str	r0, [r5]
   18ad0:	ldr	r0, [r5, #4]
   18ad4:	ldr	r2, [sp, #80]	; 0x50
   18ad8:	mov	r1, #0
   18adc:	sub	r2, r2, r0
   18ae0:	add	r0, r4, r0, lsl #3
   18ae4:	lsl	r2, r2, #3
   18ae8:	bl	11350 <memset@plt>
   18aec:	ldr	r3, [sp, #80]	; 0x50
   18af0:	str	r3, [r5, #4]
   18af4:	ldr	r6, [sp, #36]	; 0x24
   18af8:	ldr	r8, [r4]
   18afc:	ldr	r5, [r4, #4]
   18b00:	ldr	r2, [sp, #72]	; 0x48
   18b04:	ldr	r3, [sp, #32]
   18b08:	ldr	ip, [sp, #76]	; 0x4c
   18b0c:	orr	r6, r6, #1
   18b10:	add	fp, sp, #40	; 0x28
   18b14:	str	r2, [sp, #12]
   18b18:	str	r3, [sp]
   18b1c:	str	r6, [sp, #4]
   18b20:	mov	r1, r8
   18b24:	mov	r0, r5
   18b28:	str	ip, [sp, #16]
   18b2c:	str	fp, [sp, #8]
   18b30:	mov	r3, sl
   18b34:	mov	r2, r9
   18b38:	bl	164e4 <strspn@plt+0x5050>
   18b3c:	cmp	r8, r0
   18b40:	bhi	18ba0 <strspn@plt+0x770c>
   18b44:	ldr	r3, [pc, #160]	; 18bec <strspn@plt+0x7758>
   18b48:	add	r8, r0, #1
   18b4c:	cmp	r5, r3
   18b50:	str	r8, [r4]
   18b54:	beq	18b60 <strspn@plt+0x76cc>
   18b58:	mov	r0, r5
   18b5c:	bl	14800 <strspn@plt+0x336c>
   18b60:	mov	r0, r8
   18b64:	bl	1b9a4 <strspn@plt+0xa510>
   18b68:	ldr	ip, [sp, #76]	; 0x4c
   18b6c:	ldr	lr, [sp, #32]
   18b70:	mov	r3, sl
   18b74:	mov	r2, r9
   18b78:	mov	r1, r8
   18b7c:	str	r0, [r4, #4]
   18b80:	ldr	r4, [sp, #72]	; 0x48
   18b84:	str	fp, [sp, #8]
   18b88:	str	r6, [sp, #4]
   18b8c:	str	ip, [sp, #16]
   18b90:	str	r4, [sp, #12]
   18b94:	str	lr, [sp]
   18b98:	mov	r5, r0
   18b9c:	bl	164e4 <strspn@plt+0x5050>
   18ba0:	ldr	r3, [sp, #28]
   18ba4:	mov	r0, r5
   18ba8:	str	r3, [r7]
   18bac:	add	sp, sp, #132	; 0x84
   18bb0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18bb4:	mov	r3, #8
   18bb8:	add	r1, sp, #80	; 0x50
   18bbc:	str	r3, [sp]
   18bc0:	rsb	r2, r2, #1
   18bc4:	mvn	r3, #-2147483648	; 0x80000000
   18bc8:	mov	r0, #0
   18bcc:	bl	1bbc0 <strspn@plt+0xa72c>
   18bd0:	mov	r4, r0
   18bd4:	ldm	r6, {r0, r1}
   18bd8:	str	r4, [r5]
   18bdc:	stm	r4, {r0, r1}
   18be0:	b	18ad0 <strspn@plt+0x763c>
   18be4:	bl	11464 <abort@plt>
   18be8:	andeq	pc, r2, r8, asr r1	; <UNPREDICTABLE>
   18bec:	andeq	pc, r2, r0, lsr #4
   18bf0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18bf4:	mov	r4, r2
   18bf8:	ldr	lr, [pc, #432]	; 18db0 <strspn@plt+0x791c>
   18bfc:	mov	sl, r0
   18c00:	mov	fp, r1
   18c04:	ldm	lr!, {r0, r1, r2, r3}
   18c08:	sub	sp, sp, #92	; 0x5c
   18c0c:	add	ip, sp, #40	; 0x28
   18c10:	lsr	r7, r4, #5
   18c14:	stmia	ip!, {r0, r1, r2, r3}
   18c18:	add	r6, sp, #48	; 0x30
   18c1c:	ldm	lr!, {r0, r1, r2, r3}
   18c20:	and	r4, r4, #31
   18c24:	ldr	r5, [pc, #392]	; 18db4 <strspn@plt+0x7920>
   18c28:	stmia	ip!, {r0, r1, r2, r3}
   18c2c:	ldm	lr, {r0, r1, r2, r3}
   18c30:	stm	ip, {r0, r1, r2, r3}
   18c34:	ldr	r2, [r6, r7, lsl #2]
   18c38:	lsr	r3, r2, r4
   18c3c:	eor	r3, r3, #1
   18c40:	and	r3, r3, #1
   18c44:	eor	r4, r2, r3, lsl r4
   18c48:	str	r4, [r6, r7, lsl #2]
   18c4c:	bl	1132c <__errno_location@plt>
   18c50:	ldr	r2, [r5, #4]
   18c54:	ldr	r4, [r5]
   18c58:	cmp	r2, #0
   18c5c:	ldr	r3, [r0]
   18c60:	mov	r8, r0
   18c64:	str	r3, [sp, #28]
   18c68:	bgt	18cc4 <strspn@plt+0x7830>
   18c6c:	add	r7, r5, #8
   18c70:	cmp	r4, r7
   18c74:	str	r2, [sp, #36]	; 0x24
   18c78:	beq	18d80 <strspn@plt+0x78ec>
   18c7c:	mov	r3, #8
   18c80:	mov	r0, r4
   18c84:	str	r3, [sp]
   18c88:	rsb	r2, r2, #1
   18c8c:	mvn	r3, #-2147483648	; 0x80000000
   18c90:	add	r1, sp, #36	; 0x24
   18c94:	bl	1bbc0 <strspn@plt+0xa72c>
   18c98:	mov	r4, r0
   18c9c:	str	r0, [r5]
   18ca0:	ldr	r0, [r5, #4]
   18ca4:	ldr	r2, [sp, #36]	; 0x24
   18ca8:	mov	r1, #0
   18cac:	sub	r2, r2, r0
   18cb0:	add	r0, r4, r0, lsl #3
   18cb4:	lsl	r2, r2, #3
   18cb8:	bl	11350 <memset@plt>
   18cbc:	ldr	r3, [sp, #36]	; 0x24
   18cc0:	str	r3, [r5, #4]
   18cc4:	ldr	r7, [sp, #44]	; 0x2c
   18cc8:	ldr	r9, [r4]
   18ccc:	ldr	r5, [r4, #4]
   18cd0:	ldr	r2, [sp, #80]	; 0x50
   18cd4:	ldr	r3, [sp, #40]	; 0x28
   18cd8:	ldr	ip, [sp, #84]	; 0x54
   18cdc:	orr	r7, r7, #1
   18ce0:	str	r2, [sp, #12]
   18ce4:	str	r3, [sp]
   18ce8:	str	r7, [sp, #4]
   18cec:	str	r6, [sp, #8]
   18cf0:	mov	r1, r9
   18cf4:	mov	r0, r5
   18cf8:	str	ip, [sp, #16]
   18cfc:	mov	r3, fp
   18d00:	mov	r2, sl
   18d04:	bl	164e4 <strspn@plt+0x5050>
   18d08:	cmp	r9, r0
   18d0c:	bhi	18d6c <strspn@plt+0x78d8>
   18d10:	ldr	r3, [pc, #160]	; 18db8 <strspn@plt+0x7924>
   18d14:	add	r9, r0, #1
   18d18:	cmp	r5, r3
   18d1c:	str	r9, [r4]
   18d20:	beq	18d2c <strspn@plt+0x7898>
   18d24:	mov	r0, r5
   18d28:	bl	14800 <strspn@plt+0x336c>
   18d2c:	mov	r0, r9
   18d30:	bl	1b9a4 <strspn@plt+0xa510>
   18d34:	ldr	ip, [sp, #84]	; 0x54
   18d38:	ldr	lr, [sp, #40]	; 0x28
   18d3c:	mov	r3, fp
   18d40:	mov	r2, sl
   18d44:	mov	r1, r9
   18d48:	str	r0, [r4, #4]
   18d4c:	ldr	r4, [sp, #80]	; 0x50
   18d50:	str	r6, [sp, #8]
   18d54:	str	r7, [sp, #4]
   18d58:	str	ip, [sp, #16]
   18d5c:	str	r4, [sp, #12]
   18d60:	str	lr, [sp]
   18d64:	mov	r5, r0
   18d68:	bl	164e4 <strspn@plt+0x5050>
   18d6c:	ldr	r3, [sp, #28]
   18d70:	mov	r0, r5
   18d74:	str	r3, [r8]
   18d78:	add	sp, sp, #92	; 0x5c
   18d7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18d80:	mov	r3, #8
   18d84:	str	r3, [sp]
   18d88:	add	r1, sp, #36	; 0x24
   18d8c:	rsb	r2, r2, #1
   18d90:	mvn	r3, #-2147483648	; 0x80000000
   18d94:	mov	r0, #0
   18d98:	bl	1bbc0 <strspn@plt+0xa72c>
   18d9c:	mov	r4, r0
   18da0:	ldm	r7, {r0, r1}
   18da4:	str	r4, [r5]
   18da8:	stm	r4, {r0, r1}
   18dac:	b	18ca0 <strspn@plt+0x780c>
   18db0:	strdeq	pc, [r2], -r0
   18db4:	andeq	pc, r2, r8, asr r1	; <UNPREDICTABLE>
   18db8:	andeq	pc, r2, r0, lsr #4
   18dbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18dc0:	mov	r4, r1
   18dc4:	ldr	lr, [pc, #420]	; 18f70 <strspn@plt+0x7adc>
   18dc8:	mov	r6, r0
   18dcc:	sub	sp, sp, #84	; 0x54
   18dd0:	ldm	lr!, {r0, r1, r2, r3}
   18dd4:	add	ip, sp, #32
   18dd8:	lsr	r8, r4, #5
   18ddc:	add	r5, sp, #40	; 0x28
   18de0:	stmia	ip!, {r0, r1, r2, r3}
   18de4:	and	r4, r4, #31
   18de8:	ldm	lr!, {r0, r1, r2, r3}
   18dec:	ldr	r7, [pc, #384]	; 18f74 <strspn@plt+0x7ae0>
   18df0:	stmia	ip!, {r0, r1, r2, r3}
   18df4:	ldm	lr, {r0, r1, r2, r3}
   18df8:	stm	ip, {r0, r1, r2, r3}
   18dfc:	ldr	r2, [r5, r8, lsl #2]
   18e00:	lsr	r3, r2, r4
   18e04:	eor	r3, r3, #1
   18e08:	and	r3, r3, #1
   18e0c:	eor	r4, r2, r3, lsl r4
   18e10:	str	r4, [r5, r8, lsl #2]
   18e14:	bl	1132c <__errno_location@plt>
   18e18:	ldr	r2, [r7, #4]
   18e1c:	ldr	r4, [r7]
   18e20:	cmp	r2, #0
   18e24:	mov	r9, r0
   18e28:	ldr	sl, [r0]
   18e2c:	bgt	18e88 <strspn@plt+0x79f4>
   18e30:	add	r8, r7, #8
   18e34:	cmp	r4, r8
   18e38:	str	r2, [sp, #28]
   18e3c:	beq	18f40 <strspn@plt+0x7aac>
   18e40:	mov	r3, #8
   18e44:	mov	r0, r4
   18e48:	str	r3, [sp]
   18e4c:	rsb	r2, r2, #1
   18e50:	mvn	r3, #-2147483648	; 0x80000000
   18e54:	add	r1, sp, #28
   18e58:	bl	1bbc0 <strspn@plt+0xa72c>
   18e5c:	mov	r4, r0
   18e60:	str	r0, [r7]
   18e64:	ldr	r0, [r7, #4]
   18e68:	ldr	r2, [sp, #28]
   18e6c:	mov	r1, #0
   18e70:	sub	r2, r2, r0
   18e74:	add	r0, r4, r0, lsl #3
   18e78:	lsl	r2, r2, #3
   18e7c:	bl	11350 <memset@plt>
   18e80:	ldr	r3, [sp, #28]
   18e84:	str	r3, [r7, #4]
   18e88:	ldr	r8, [sp, #36]	; 0x24
   18e8c:	ldr	fp, [r4]
   18e90:	ldr	r7, [r4, #4]
   18e94:	ldr	r2, [sp, #72]	; 0x48
   18e98:	ldr	r3, [sp, #32]
   18e9c:	ldr	ip, [sp, #76]	; 0x4c
   18ea0:	orr	r8, r8, #1
   18ea4:	str	r2, [sp, #12]
   18ea8:	str	r3, [sp]
   18eac:	str	r8, [sp, #4]
   18eb0:	str	r5, [sp, #8]
   18eb4:	mov	r1, fp
   18eb8:	mov	r0, r7
   18ebc:	str	ip, [sp, #16]
   18ec0:	mvn	r3, #0
   18ec4:	mov	r2, r6
   18ec8:	bl	164e4 <strspn@plt+0x5050>
   18ecc:	cmp	fp, r0
   18ed0:	bhi	18f30 <strspn@plt+0x7a9c>
   18ed4:	ldr	r3, [pc, #156]	; 18f78 <strspn@plt+0x7ae4>
   18ed8:	add	fp, r0, #1
   18edc:	cmp	r7, r3
   18ee0:	str	fp, [r4]
   18ee4:	beq	18ef0 <strspn@plt+0x7a5c>
   18ee8:	mov	r0, r7
   18eec:	bl	14800 <strspn@plt+0x336c>
   18ef0:	mov	r0, fp
   18ef4:	bl	1b9a4 <strspn@plt+0xa510>
   18ef8:	ldr	lr, [sp, #76]	; 0x4c
   18efc:	ldr	r3, [sp, #32]
   18f00:	ldr	ip, [sp, #72]	; 0x48
   18f04:	mov	r2, r6
   18f08:	mov	r1, fp
   18f0c:	str	r0, [r4, #4]
   18f10:	str	r3, [sp]
   18f14:	str	r5, [sp, #8]
   18f18:	str	r8, [sp, #4]
   18f1c:	str	lr, [sp, #16]
   18f20:	str	ip, [sp, #12]
   18f24:	mvn	r3, #0
   18f28:	mov	r7, r0
   18f2c:	bl	164e4 <strspn@plt+0x5050>
   18f30:	mov	r0, r7
   18f34:	str	sl, [r9]
   18f38:	add	sp, sp, #84	; 0x54
   18f3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18f40:	mov	r3, #8
   18f44:	str	r3, [sp]
   18f48:	add	r1, sp, #28
   18f4c:	rsb	r2, r2, #1
   18f50:	mvn	r3, #-2147483648	; 0x80000000
   18f54:	mov	r0, #0
   18f58:	bl	1bbc0 <strspn@plt+0xa72c>
   18f5c:	mov	r4, r0
   18f60:	ldm	r8, {r0, r1}
   18f64:	str	r4, [r7]
   18f68:	stm	r4, {r0, r1}
   18f6c:	b	18e64 <strspn@plt+0x79d0>
   18f70:	strdeq	pc, [r2], -r0
   18f74:	andeq	pc, r2, r8, asr r1	; <UNPREDICTABLE>
   18f78:	andeq	pc, r2, r0, lsr #4
   18f7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18f80:	mov	r6, r0
   18f84:	ldr	lr, [pc, #404]	; 19120 <strspn@plt+0x7c8c>
   18f88:	sub	sp, sp, #84	; 0x54
   18f8c:	add	ip, sp, #32
   18f90:	ldm	lr!, {r0, r1, r2, r3}
   18f94:	ldr	r5, [pc, #392]	; 19124 <strspn@plt+0x7c90>
   18f98:	stmia	ip!, {r0, r1, r2, r3}
   18f9c:	ldm	lr!, {r0, r1, r2, r3}
   18fa0:	ldr	r4, [sp, #44]	; 0x2c
   18fa4:	stmia	ip!, {r0, r1, r2, r3}
   18fa8:	ldm	lr, {r0, r1, r2, r3}
   18fac:	mvn	lr, r4
   18fb0:	and	lr, lr, #67108864	; 0x4000000
   18fb4:	eor	lr, lr, r4
   18fb8:	stm	ip, {r0, r1, r2, r3}
   18fbc:	str	lr, [sp, #44]	; 0x2c
   18fc0:	bl	1132c <__errno_location@plt>
   18fc4:	ldr	r2, [r5, #4]
   18fc8:	ldr	r4, [r5]
   18fcc:	cmp	r2, #0
   18fd0:	mov	r8, r0
   18fd4:	ldr	sl, [r0]
   18fd8:	bgt	19034 <strspn@plt+0x7ba0>
   18fdc:	add	r7, r5, #8
   18fe0:	cmp	r4, r7
   18fe4:	str	r2, [sp, #28]
   18fe8:	beq	190f0 <strspn@plt+0x7c5c>
   18fec:	mov	r3, #8
   18ff0:	mov	r0, r4
   18ff4:	str	r3, [sp]
   18ff8:	rsb	r2, r2, #1
   18ffc:	mvn	r3, #-2147483648	; 0x80000000
   19000:	add	r1, sp, #28
   19004:	bl	1bbc0 <strspn@plt+0xa72c>
   19008:	mov	r4, r0
   1900c:	str	r0, [r5]
   19010:	ldr	r0, [r5, #4]
   19014:	ldr	r2, [sp, #28]
   19018:	mov	r1, #0
   1901c:	sub	r2, r2, r0
   19020:	add	r0, r4, r0, lsl #3
   19024:	lsl	r2, r2, #3
   19028:	bl	11350 <memset@plt>
   1902c:	ldr	r3, [sp, #28]
   19030:	str	r3, [r5, #4]
   19034:	ldr	r7, [sp, #36]	; 0x24
   19038:	ldr	r9, [r4]
   1903c:	ldr	r5, [r4, #4]
   19040:	ldr	r2, [sp, #72]	; 0x48
   19044:	ldr	r3, [sp, #32]
   19048:	ldr	ip, [sp, #76]	; 0x4c
   1904c:	orr	r7, r7, #1
   19050:	add	fp, sp, #40	; 0x28
   19054:	str	r2, [sp, #12]
   19058:	str	r3, [sp]
   1905c:	str	r7, [sp, #4]
   19060:	mov	r1, r9
   19064:	mov	r0, r5
   19068:	str	ip, [sp, #16]
   1906c:	str	fp, [sp, #8]
   19070:	mvn	r3, #0
   19074:	mov	r2, r6
   19078:	bl	164e4 <strspn@plt+0x5050>
   1907c:	cmp	r9, r0
   19080:	bhi	190e0 <strspn@plt+0x7c4c>
   19084:	ldr	r3, [pc, #156]	; 19128 <strspn@plt+0x7c94>
   19088:	add	r9, r0, #1
   1908c:	cmp	r5, r3
   19090:	str	r9, [r4]
   19094:	beq	190a0 <strspn@plt+0x7c0c>
   19098:	mov	r0, r5
   1909c:	bl	14800 <strspn@plt+0x336c>
   190a0:	mov	r0, r9
   190a4:	bl	1b9a4 <strspn@plt+0xa510>
   190a8:	ldr	lr, [sp, #76]	; 0x4c
   190ac:	ldr	r3, [sp, #32]
   190b0:	ldr	ip, [sp, #72]	; 0x48
   190b4:	mov	r2, r6
   190b8:	mov	r1, r9
   190bc:	str	r0, [r4, #4]
   190c0:	str	r3, [sp]
   190c4:	str	fp, [sp, #8]
   190c8:	str	r7, [sp, #4]
   190cc:	str	lr, [sp, #16]
   190d0:	str	ip, [sp, #12]
   190d4:	mvn	r3, #0
   190d8:	mov	r5, r0
   190dc:	bl	164e4 <strspn@plt+0x5050>
   190e0:	mov	r0, r5
   190e4:	str	sl, [r8]
   190e8:	add	sp, sp, #84	; 0x54
   190ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   190f0:	mov	r3, #8
   190f4:	str	r3, [sp]
   190f8:	add	r1, sp, #28
   190fc:	rsb	r2, r2, #1
   19100:	mvn	r3, #-2147483648	; 0x80000000
   19104:	mov	r0, #0
   19108:	bl	1bbc0 <strspn@plt+0xa72c>
   1910c:	mov	r4, r0
   19110:	ldm	r7, {r0, r1}
   19114:	str	r4, [r5]
   19118:	stm	r4, {r0, r1}
   1911c:	b	19010 <strspn@plt+0x7b7c>
   19120:	strdeq	pc, [r2], -r0
   19124:	andeq	pc, r2, r8, asr r1	; <UNPREDICTABLE>
   19128:	andeq	pc, r2, r0, lsr #4
   1912c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19130:	mov	r9, r0
   19134:	ldr	lr, [pc, #416]	; 192dc <strspn@plt+0x7e48>
   19138:	mov	sl, r1
   1913c:	sub	sp, sp, #92	; 0x5c
   19140:	ldm	lr!, {r0, r1, r2, r3}
   19144:	add	ip, sp, #40	; 0x28
   19148:	ldr	r5, [pc, #400]	; 192e0 <strspn@plt+0x7e4c>
   1914c:	stmia	ip!, {r0, r1, r2, r3}
   19150:	ldm	lr!, {r0, r1, r2, r3}
   19154:	ldr	r4, [sp, #52]	; 0x34
   19158:	stmia	ip!, {r0, r1, r2, r3}
   1915c:	ldm	lr, {r0, r1, r2, r3}
   19160:	mvn	lr, r4
   19164:	and	lr, lr, #67108864	; 0x4000000
   19168:	eor	lr, lr, r4
   1916c:	stm	ip, {r0, r1, r2, r3}
   19170:	str	lr, [sp, #52]	; 0x34
   19174:	bl	1132c <__errno_location@plt>
   19178:	ldr	r2, [r5, #4]
   1917c:	ldr	r4, [r5]
   19180:	cmp	r2, #0
   19184:	ldr	r3, [r0]
   19188:	mov	r7, r0
   1918c:	str	r3, [sp, #28]
   19190:	bgt	191ec <strspn@plt+0x7d58>
   19194:	add	r6, r5, #8
   19198:	cmp	r4, r6
   1919c:	str	r2, [sp, #36]	; 0x24
   191a0:	beq	192ac <strspn@plt+0x7e18>
   191a4:	mov	r3, #8
   191a8:	mov	r0, r4
   191ac:	str	r3, [sp]
   191b0:	rsb	r2, r2, #1
   191b4:	mvn	r3, #-2147483648	; 0x80000000
   191b8:	add	r1, sp, #36	; 0x24
   191bc:	bl	1bbc0 <strspn@plt+0xa72c>
   191c0:	mov	r4, r0
   191c4:	str	r0, [r5]
   191c8:	ldr	r0, [r5, #4]
   191cc:	ldr	r2, [sp, #36]	; 0x24
   191d0:	mov	r1, #0
   191d4:	sub	r2, r2, r0
   191d8:	add	r0, r4, r0, lsl #3
   191dc:	lsl	r2, r2, #3
   191e0:	bl	11350 <memset@plt>
   191e4:	ldr	r3, [sp, #36]	; 0x24
   191e8:	str	r3, [r5, #4]
   191ec:	ldr	r6, [sp, #44]	; 0x2c
   191f0:	ldr	r8, [r4]
   191f4:	ldr	r5, [r4, #4]
   191f8:	ldr	r2, [sp, #80]	; 0x50
   191fc:	ldr	r3, [sp, #40]	; 0x28
   19200:	ldr	ip, [sp, #84]	; 0x54
   19204:	orr	r6, r6, #1
   19208:	add	fp, sp, #48	; 0x30
   1920c:	str	r2, [sp, #12]
   19210:	str	r3, [sp]
   19214:	str	r6, [sp, #4]
   19218:	mov	r1, r8
   1921c:	mov	r0, r5
   19220:	str	ip, [sp, #16]
   19224:	str	fp, [sp, #8]
   19228:	mov	r3, sl
   1922c:	mov	r2, r9
   19230:	bl	164e4 <strspn@plt+0x5050>
   19234:	cmp	r8, r0
   19238:	bhi	19298 <strspn@plt+0x7e04>
   1923c:	ldr	r3, [pc, #160]	; 192e4 <strspn@plt+0x7e50>
   19240:	add	r8, r0, #1
   19244:	cmp	r5, r3
   19248:	str	r8, [r4]
   1924c:	beq	19258 <strspn@plt+0x7dc4>
   19250:	mov	r0, r5
   19254:	bl	14800 <strspn@plt+0x336c>
   19258:	mov	r0, r8
   1925c:	bl	1b9a4 <strspn@plt+0xa510>
   19260:	ldr	ip, [sp, #84]	; 0x54
   19264:	ldr	lr, [sp, #40]	; 0x28
   19268:	mov	r3, sl
   1926c:	mov	r2, r9
   19270:	mov	r1, r8
   19274:	str	r0, [r4, #4]
   19278:	ldr	r4, [sp, #80]	; 0x50
   1927c:	str	fp, [sp, #8]
   19280:	str	r6, [sp, #4]
   19284:	str	ip, [sp, #16]
   19288:	str	r4, [sp, #12]
   1928c:	str	lr, [sp]
   19290:	mov	r5, r0
   19294:	bl	164e4 <strspn@plt+0x5050>
   19298:	ldr	r3, [sp, #28]
   1929c:	mov	r0, r5
   192a0:	str	r3, [r7]
   192a4:	add	sp, sp, #92	; 0x5c
   192a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   192ac:	mov	r3, #8
   192b0:	str	r3, [sp]
   192b4:	add	r1, sp, #36	; 0x24
   192b8:	rsb	r2, r2, #1
   192bc:	mvn	r3, #-2147483648	; 0x80000000
   192c0:	mov	r0, #0
   192c4:	bl	1bbc0 <strspn@plt+0xa72c>
   192c8:	mov	r4, r0
   192cc:	ldm	r6, {r0, r1}
   192d0:	str	r4, [r5]
   192d4:	stm	r4, {r0, r1}
   192d8:	b	191c8 <strspn@plt+0x7d34>
   192dc:	strdeq	pc, [r2], -r0
   192e0:	andeq	pc, r2, r8, asr r1	; <UNPREDICTABLE>
   192e4:	andeq	pc, r2, r0, lsr #4
   192e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   192ec:	sub	sp, sp, #180	; 0xb4
   192f0:	mov	r6, r1
   192f4:	mov	r4, r0
   192f8:	mov	r9, r2
   192fc:	add	r0, sp, #80	; 0x50
   19300:	mov	r2, #48	; 0x30
   19304:	mov	r1, #0
   19308:	bl	11350 <memset@plt>
   1930c:	cmp	r6, #10
   19310:	beq	194f0 <strspn@plt+0x805c>
   19314:	add	r5, sp, #80	; 0x50
   19318:	str	r6, [sp, #80]	; 0x50
   1931c:	ldm	r5!, {r0, r1, r2, r3}
   19320:	add	ip, sp, #128	; 0x80
   19324:	mov	r7, ip
   19328:	add	lr, sp, #32
   1932c:	stmia	ip!, {r0, r1, r2, r3}
   19330:	mov	r8, #67108864	; 0x4000000
   19334:	ldm	r5!, {r0, r1, r2, r3}
   19338:	ldr	r6, [pc, #436]	; 194f4 <strspn@plt+0x8060>
   1933c:	stmia	ip!, {r0, r1, r2, r3}
   19340:	ldm	r5, {r0, r1, r2, r3}
   19344:	stm	ip, {r0, r1, r2, r3}
   19348:	ldm	r7!, {r0, r1, r2, r3}
   1934c:	stmia	lr!, {r0, r1, r2, r3}
   19350:	ldm	r7!, {r0, r1, r2, r3}
   19354:	str	r8, [sp, #44]	; 0x2c
   19358:	stmia	lr!, {r0, r1, r2, r3}
   1935c:	ldm	ip, {r0, r1, r2, r3}
   19360:	stm	lr, {r0, r1, r2, r3}
   19364:	bl	1132c <__errno_location@plt>
   19368:	cmn	r4, #-2147483647	; 0x80000001
   1936c:	ldr	r5, [r6]
   19370:	mov	r7, r0
   19374:	movne	r0, #0
   19378:	moveq	r0, #1
   1937c:	ldr	r3, [r7]
   19380:	orrs	r0, r0, r4, lsr #31
   19384:	str	r3, [sp, #24]
   19388:	bne	194f0 <strspn@plt+0x805c>
   1938c:	ldr	r2, [r6, #4]
   19390:	cmp	r4, r2
   19394:	blt	193f4 <strspn@plt+0x7f60>
   19398:	add	r8, r6, #8
   1939c:	cmp	r5, r8
   193a0:	str	r2, [sp, #80]	; 0x50
   193a4:	beq	194c0 <strspn@plt+0x802c>
   193a8:	mov	r3, #8
   193ac:	sub	r2, r4, r2
   193b0:	mov	r0, r5
   193b4:	str	r3, [sp]
   193b8:	add	r2, r2, #1
   193bc:	add	r1, sp, #80	; 0x50
   193c0:	mvn	r3, #-2147483648	; 0x80000000
   193c4:	bl	1bbc0 <strspn@plt+0xa72c>
   193c8:	mov	r5, r0
   193cc:	str	r0, [r6]
   193d0:	ldr	r0, [r6, #4]
   193d4:	ldr	r2, [sp, #80]	; 0x50
   193d8:	mov	r1, #0
   193dc:	sub	r2, r2, r0
   193e0:	add	r0, r5, r0, lsl #3
   193e4:	lsl	r2, r2, #3
   193e8:	bl	11350 <memset@plt>
   193ec:	ldr	r3, [sp, #80]	; 0x50
   193f0:	str	r3, [r6, #4]
   193f4:	add	fp, r5, r4, lsl #3
   193f8:	ldr	r1, [sp, #36]	; 0x24
   193fc:	ldr	r8, [r5, r4, lsl #3]
   19400:	ldr	r6, [fp, #4]
   19404:	ldr	r2, [sp, #72]	; 0x48
   19408:	ldr	r3, [sp, #32]
   1940c:	ldr	ip, [sp, #76]	; 0x4c
   19410:	orr	r1, r1, #1
   19414:	add	sl, sp, #40	; 0x28
   19418:	str	r1, [sp, #28]
   1941c:	str	r1, [sp, #4]
   19420:	str	r2, [sp, #12]
   19424:	str	r3, [sp]
   19428:	mov	r0, r6
   1942c:	mov	r1, r8
   19430:	str	ip, [sp, #16]
   19434:	str	sl, [sp, #8]
   19438:	mvn	r3, #0
   1943c:	mov	r2, r9
   19440:	bl	164e4 <strspn@plt+0x5050>
   19444:	cmp	r8, r0
   19448:	bhi	194ac <strspn@plt+0x8018>
   1944c:	ldr	r3, [pc, #164]	; 194f8 <strspn@plt+0x8064>
   19450:	add	r8, r0, #1
   19454:	cmp	r6, r3
   19458:	str	r8, [r5, r4, lsl #3]
   1945c:	beq	19468 <strspn@plt+0x7fd4>
   19460:	mov	r0, r6
   19464:	bl	14800 <strspn@plt+0x336c>
   19468:	mov	r0, r8
   1946c:	bl	1b9a4 <strspn@plt+0xa510>
   19470:	ldr	lr, [sp, #76]	; 0x4c
   19474:	ldr	r3, [sp, #32]
   19478:	ldr	ip, [sp, #72]	; 0x48
   1947c:	ldr	r4, [sp, #28]
   19480:	mov	r2, r9
   19484:	mov	r1, r8
   19488:	str	r0, [fp, #4]
   1948c:	str	r3, [sp]
   19490:	str	sl, [sp, #8]
   19494:	str	r4, [sp, #4]
   19498:	str	lr, [sp, #16]
   1949c:	str	ip, [sp, #12]
   194a0:	mvn	r3, #0
   194a4:	mov	r6, r0
   194a8:	bl	164e4 <strspn@plt+0x5050>
   194ac:	ldr	r3, [sp, #24]
   194b0:	mov	r0, r6
   194b4:	str	r3, [r7]
   194b8:	add	sp, sp, #180	; 0xb4
   194bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   194c0:	mov	r3, #8
   194c4:	sub	r2, r4, r2
   194c8:	add	r1, sp, #80	; 0x50
   194cc:	str	r3, [sp]
   194d0:	add	r2, r2, #1
   194d4:	mvn	r3, #-2147483648	; 0x80000000
   194d8:	bl	1bbc0 <strspn@plt+0xa72c>
   194dc:	mov	r5, r0
   194e0:	ldm	r8, {r0, r1}
   194e4:	str	r5, [r6]
   194e8:	stm	r5, {r0, r1}
   194ec:	b	193d0 <strspn@plt+0x7f3c>
   194f0:	bl	11464 <abort@plt>
   194f4:	andeq	pc, r2, r8, asr r1	; <UNPREDICTABLE>
   194f8:	andeq	pc, r2, r0, lsr #4
   194fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19500:	mov	r7, r1
   19504:	ldr	lr, [pc, #492]	; 196f8 <strspn@plt+0x8264>
   19508:	mov	r8, r2
   1950c:	mov	r4, r0
   19510:	mov	fp, r3
   19514:	ldm	lr!, {r0, r1, r2, r3}
   19518:	sub	sp, sp, #100	; 0x64
   1951c:	add	ip, sp, #48	; 0x30
   19520:	mov	sl, #10
   19524:	stmia	ip!, {r0, r1, r2, r3}
   19528:	cmp	r8, #0
   1952c:	cmpne	r7, #0
   19530:	ldm	lr!, {r0, r1, r2, r3}
   19534:	str	sl, [sp, #48]	; 0x30
   19538:	stmia	ip!, {r0, r1, r2, r3}
   1953c:	ldm	lr, {r0, r1, r2, r3}
   19540:	stm	ip, {r0, r1, r2, r3}
   19544:	beq	196f4 <strspn@plt+0x8260>
   19548:	str	r7, [sp, #88]	; 0x58
   1954c:	str	r8, [sp, #92]	; 0x5c
   19550:	bl	1132c <__errno_location@plt>
   19554:	ldr	r6, [pc, #416]	; 196fc <strspn@plt+0x8268>
   19558:	cmn	r4, #-2147483647	; 0x80000001
   1955c:	ldr	r5, [r6]
   19560:	mov	r9, r0
   19564:	movne	r0, #0
   19568:	moveq	r0, #1
   1956c:	ldr	r3, [r9]
   19570:	orrs	r0, r0, r4, lsr #31
   19574:	str	r3, [sp, #28]
   19578:	bne	196f4 <strspn@plt+0x8260>
   1957c:	ldr	r2, [r6, #4]
   19580:	cmp	r4, r2
   19584:	movlt	r3, sl
   19588:	blt	195f4 <strspn@plt+0x8160>
   1958c:	add	r7, r6, #8
   19590:	cmp	r5, r7
   19594:	str	r2, [sp, #44]	; 0x2c
   19598:	beq	196c4 <strspn@plt+0x8230>
   1959c:	mov	r3, #8
   195a0:	sub	r2, r4, r2
   195a4:	mov	r0, r5
   195a8:	str	r3, [sp]
   195ac:	add	r2, r2, #1
   195b0:	mvn	r3, #-2147483648	; 0x80000000
   195b4:	add	r1, sp, #44	; 0x2c
   195b8:	bl	1bbc0 <strspn@plt+0xa72c>
   195bc:	mov	r5, r0
   195c0:	str	r0, [r6]
   195c4:	ldr	r0, [r6, #4]
   195c8:	ldr	r2, [sp, #44]	; 0x2c
   195cc:	mov	r1, #0
   195d0:	sub	r2, r2, r0
   195d4:	add	r0, r5, r0, lsl #3
   195d8:	lsl	r2, r2, #3
   195dc:	bl	11350 <memset@plt>
   195e0:	ldr	r3, [sp, #48]	; 0x30
   195e4:	ldr	r7, [sp, #88]	; 0x58
   195e8:	ldr	r8, [sp, #92]	; 0x5c
   195ec:	ldr	r2, [sp, #44]	; 0x2c
   195f0:	str	r2, [r6, #4]
   195f4:	add	r2, r5, r4, lsl #3
   195f8:	mov	r1, r2
   195fc:	str	r2, [sp, #32]
   19600:	ldr	r2, [sp, #52]	; 0x34
   19604:	ldr	r6, [r1, #4]
   19608:	ldr	sl, [r5, r4, lsl #3]
   1960c:	orr	r2, r2, #1
   19610:	str	r3, [sp]
   19614:	add	r3, sp, #56	; 0x38
   19618:	str	r2, [sp, #36]	; 0x24
   1961c:	str	r2, [sp, #4]
   19620:	str	r3, [sp, #8]
   19624:	mov	r0, r6
   19628:	str	r8, [sp, #16]
   1962c:	str	r7, [sp, #12]
   19630:	mov	r1, sl
   19634:	mvn	r3, #0
   19638:	mov	r2, fp
   1963c:	bl	164e4 <strspn@plt+0x5050>
   19640:	cmp	sl, r0
   19644:	bhi	196b0 <strspn@plt+0x821c>
   19648:	ldr	r3, [pc, #176]	; 19700 <strspn@plt+0x826c>
   1964c:	add	r7, r0, #1
   19650:	cmp	r6, r3
   19654:	str	r7, [r5, r4, lsl #3]
   19658:	beq	19664 <strspn@plt+0x81d0>
   1965c:	mov	r0, r6
   19660:	bl	14800 <strspn@plt+0x336c>
   19664:	mov	r0, r7
   19668:	bl	1b9a4 <strspn@plt+0xa510>
   1966c:	ldr	r3, [sp, #32]
   19670:	ldr	lr, [sp, #92]	; 0x5c
   19674:	ldr	ip, [sp, #88]	; 0x58
   19678:	ldr	r4, [sp, #36]	; 0x24
   1967c:	mov	r2, fp
   19680:	mov	r1, r7
   19684:	str	r0, [r3, #4]
   19688:	add	r3, sp, #56	; 0x38
   1968c:	str	r3, [sp, #8]
   19690:	ldr	r3, [sp, #48]	; 0x30
   19694:	str	r4, [sp, #4]
   19698:	str	r3, [sp]
   1969c:	str	lr, [sp, #16]
   196a0:	str	ip, [sp, #12]
   196a4:	mvn	r3, #0
   196a8:	mov	r6, r0
   196ac:	bl	164e4 <strspn@plt+0x5050>
   196b0:	ldr	r3, [sp, #28]
   196b4:	mov	r0, r6
   196b8:	str	r3, [r9]
   196bc:	add	sp, sp, #100	; 0x64
   196c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   196c4:	mov	r3, #8
   196c8:	sub	r2, r4, r2
   196cc:	str	r3, [sp]
   196d0:	add	r1, sp, #44	; 0x2c
   196d4:	add	r2, r2, #1
   196d8:	mvn	r3, #-2147483648	; 0x80000000
   196dc:	bl	1bbc0 <strspn@plt+0xa72c>
   196e0:	mov	r5, r0
   196e4:	ldm	r7, {r0, r1}
   196e8:	str	r5, [r6]
   196ec:	stm	r5, {r0, r1}
   196f0:	b	195c4 <strspn@plt+0x8130>
   196f4:	bl	11464 <abort@plt>
   196f8:	strdeq	pc, [r2], -r0
   196fc:	andeq	pc, r2, r8, asr r1	; <UNPREDICTABLE>
   19700:	andeq	pc, r2, r0, lsr #4
   19704:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19708:	mov	r7, r1
   1970c:	ldr	lr, [pc, #492]	; 19900 <strspn@plt+0x846c>
   19710:	mov	r8, r2
   19714:	mov	r4, r0
   19718:	mov	fp, r3
   1971c:	ldm	lr!, {r0, r1, r2, r3}
   19720:	sub	sp, sp, #100	; 0x64
   19724:	add	ip, sp, #48	; 0x30
   19728:	mov	sl, #10
   1972c:	stmia	ip!, {r0, r1, r2, r3}
   19730:	cmp	r8, #0
   19734:	cmpne	r7, #0
   19738:	ldm	lr!, {r0, r1, r2, r3}
   1973c:	str	sl, [sp, #48]	; 0x30
   19740:	stmia	ip!, {r0, r1, r2, r3}
   19744:	ldm	lr, {r0, r1, r2, r3}
   19748:	stm	ip, {r0, r1, r2, r3}
   1974c:	beq	198fc <strspn@plt+0x8468>
   19750:	str	r7, [sp, #88]	; 0x58
   19754:	str	r8, [sp, #92]	; 0x5c
   19758:	bl	1132c <__errno_location@plt>
   1975c:	ldr	r6, [pc, #416]	; 19904 <strspn@plt+0x8470>
   19760:	cmn	r4, #-2147483647	; 0x80000001
   19764:	ldr	r5, [r6]
   19768:	mov	r9, r0
   1976c:	movne	r0, #0
   19770:	moveq	r0, #1
   19774:	ldr	r3, [r9]
   19778:	orrs	r0, r0, r4, lsr #31
   1977c:	str	r3, [sp, #28]
   19780:	bne	198fc <strspn@plt+0x8468>
   19784:	ldr	r2, [r6, #4]
   19788:	cmp	r4, r2
   1978c:	movlt	r3, sl
   19790:	blt	197fc <strspn@plt+0x8368>
   19794:	add	r7, r6, #8
   19798:	cmp	r5, r7
   1979c:	str	r2, [sp, #44]	; 0x2c
   197a0:	beq	198cc <strspn@plt+0x8438>
   197a4:	mov	r3, #8
   197a8:	sub	r2, r4, r2
   197ac:	mov	r0, r5
   197b0:	str	r3, [sp]
   197b4:	add	r2, r2, #1
   197b8:	mvn	r3, #-2147483648	; 0x80000000
   197bc:	add	r1, sp, #44	; 0x2c
   197c0:	bl	1bbc0 <strspn@plt+0xa72c>
   197c4:	mov	r5, r0
   197c8:	str	r0, [r6]
   197cc:	ldr	r0, [r6, #4]
   197d0:	ldr	r2, [sp, #44]	; 0x2c
   197d4:	mov	r1, #0
   197d8:	sub	r2, r2, r0
   197dc:	add	r0, r5, r0, lsl #3
   197e0:	lsl	r2, r2, #3
   197e4:	bl	11350 <memset@plt>
   197e8:	ldr	r3, [sp, #48]	; 0x30
   197ec:	ldr	r7, [sp, #88]	; 0x58
   197f0:	ldr	r8, [sp, #92]	; 0x5c
   197f4:	ldr	r2, [sp, #44]	; 0x2c
   197f8:	str	r2, [r6, #4]
   197fc:	add	r2, r5, r4, lsl #3
   19800:	mov	r1, r2
   19804:	str	r2, [sp, #32]
   19808:	ldr	r2, [sp, #52]	; 0x34
   1980c:	ldr	r6, [r1, #4]
   19810:	ldr	sl, [r5, r4, lsl #3]
   19814:	orr	r2, r2, #1
   19818:	str	r3, [sp]
   1981c:	add	r3, sp, #56	; 0x38
   19820:	str	r2, [sp, #36]	; 0x24
   19824:	str	r2, [sp, #4]
   19828:	str	r3, [sp, #8]
   1982c:	mov	r0, r6
   19830:	str	r8, [sp, #16]
   19834:	str	r7, [sp, #12]
   19838:	mov	r1, sl
   1983c:	ldr	r3, [sp, #136]	; 0x88
   19840:	mov	r2, fp
   19844:	bl	164e4 <strspn@plt+0x5050>
   19848:	cmp	sl, r0
   1984c:	bhi	198b8 <strspn@plt+0x8424>
   19850:	ldr	r3, [pc, #176]	; 19908 <strspn@plt+0x8474>
   19854:	add	r7, r0, #1
   19858:	cmp	r6, r3
   1985c:	str	r7, [r5, r4, lsl #3]
   19860:	beq	1986c <strspn@plt+0x83d8>
   19864:	mov	r0, r6
   19868:	bl	14800 <strspn@plt+0x336c>
   1986c:	mov	r0, r7
   19870:	bl	1b9a4 <strspn@plt+0xa510>
   19874:	ldr	r3, [sp, #32]
   19878:	ldr	lr, [sp, #92]	; 0x5c
   1987c:	ldr	ip, [sp, #88]	; 0x58
   19880:	ldr	r4, [sp, #36]	; 0x24
   19884:	mov	r2, fp
   19888:	mov	r1, r7
   1988c:	str	r0, [r3, #4]
   19890:	add	r3, sp, #56	; 0x38
   19894:	str	r3, [sp, #8]
   19898:	ldr	r3, [sp, #48]	; 0x30
   1989c:	str	r4, [sp, #4]
   198a0:	str	r3, [sp]
   198a4:	str	lr, [sp, #16]
   198a8:	str	ip, [sp, #12]
   198ac:	ldr	r3, [sp, #136]	; 0x88
   198b0:	mov	r6, r0
   198b4:	bl	164e4 <strspn@plt+0x5050>
   198b8:	ldr	r3, [sp, #28]
   198bc:	mov	r0, r6
   198c0:	str	r3, [r9]
   198c4:	add	sp, sp, #100	; 0x64
   198c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   198cc:	mov	r3, #8
   198d0:	sub	r2, r4, r2
   198d4:	str	r3, [sp]
   198d8:	add	r1, sp, #44	; 0x2c
   198dc:	add	r2, r2, #1
   198e0:	mvn	r3, #-2147483648	; 0x80000000
   198e4:	bl	1bbc0 <strspn@plt+0xa72c>
   198e8:	mov	r5, r0
   198ec:	ldm	r7, {r0, r1}
   198f0:	str	r5, [r6]
   198f4:	stm	r5, {r0, r1}
   198f8:	b	197cc <strspn@plt+0x8338>
   198fc:	bl	11464 <abort@plt>
   19900:	strdeq	pc, [r2], -r0
   19904:	andeq	pc, r2, r8, asr r1	; <UNPREDICTABLE>
   19908:	andeq	pc, r2, r0, lsr #4
   1990c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19910:	mov	r5, r0
   19914:	ldr	lr, [pc, #452]	; 19ae0 <strspn@plt+0x864c>
   19918:	mov	r6, r1
   1991c:	mov	sl, r2
   19920:	ldm	lr!, {r0, r1, r2, r3}
   19924:	sub	sp, sp, #92	; 0x5c
   19928:	add	ip, sp, #40	; 0x28
   1992c:	cmp	r6, #0
   19930:	cmpne	r5, #0
   19934:	stmia	ip!, {r0, r1, r2, r3}
   19938:	mov	r9, #10
   1993c:	ldm	lr!, {r0, r1, r2, r3}
   19940:	moveq	fp, #1
   19944:	movne	fp, #0
   19948:	str	r9, [sp, #40]	; 0x28
   1994c:	stmia	ip!, {r0, r1, r2, r3}
   19950:	ldm	lr, {r0, r1, r2, r3}
   19954:	stm	ip, {r0, r1, r2, r3}
   19958:	beq	19adc <strspn@plt+0x8648>
   1995c:	str	r5, [sp, #80]	; 0x50
   19960:	str	r6, [sp, #84]	; 0x54
   19964:	bl	1132c <__errno_location@plt>
   19968:	ldr	r7, [pc, #372]	; 19ae4 <strspn@plt+0x8650>
   1996c:	ldr	r2, [r7, #4]
   19970:	ldr	r4, [r7]
   19974:	cmp	r2, #0
   19978:	ldr	r3, [r0]
   1997c:	mov	r8, r0
   19980:	str	r3, [sp, #24]
   19984:	movgt	r3, r9
   19988:	bgt	199f0 <strspn@plt+0x855c>
   1998c:	add	r5, r7, #8
   19990:	cmp	r4, r5
   19994:	str	r2, [sp, #36]	; 0x24
   19998:	beq	19aac <strspn@plt+0x8618>
   1999c:	mov	r3, #8
   199a0:	mov	r0, r4
   199a4:	str	r3, [sp]
   199a8:	rsb	r2, r2, #1
   199ac:	mvn	r3, #-2147483648	; 0x80000000
   199b0:	add	r1, sp, #36	; 0x24
   199b4:	bl	1bbc0 <strspn@plt+0xa72c>
   199b8:	mov	r4, r0
   199bc:	str	r0, [r7]
   199c0:	ldr	r0, [r7, #4]
   199c4:	ldr	r2, [sp, #36]	; 0x24
   199c8:	mov	r1, #0
   199cc:	sub	r2, r2, r0
   199d0:	add	r0, r4, r0, lsl #3
   199d4:	lsl	r2, r2, #3
   199d8:	bl	11350 <memset@plt>
   199dc:	ldr	r3, [sp, #40]	; 0x28
   199e0:	ldr	r5, [sp, #80]	; 0x50
   199e4:	ldr	r6, [sp, #84]	; 0x54
   199e8:	ldr	r2, [sp, #36]	; 0x24
   199ec:	str	r2, [r7, #4]
   199f0:	ldr	r2, [sp, #44]	; 0x2c
   199f4:	ldr	r9, [r4]
   199f8:	ldr	r7, [r4, #4]
   199fc:	orr	r2, r2, #1
   19a00:	add	fp, sp, #48	; 0x30
   19a04:	str	r2, [sp, #28]
   19a08:	str	r2, [sp, #4]
   19a0c:	str	r3, [sp]
   19a10:	str	r6, [sp, #16]
   19a14:	str	r5, [sp, #12]
   19a18:	mov	r1, r9
   19a1c:	mov	r0, r7
   19a20:	str	fp, [sp, #8]
   19a24:	mvn	r3, #0
   19a28:	mov	r2, sl
   19a2c:	bl	164e4 <strspn@plt+0x5050>
   19a30:	cmp	r9, r0
   19a34:	bhi	19a98 <strspn@plt+0x8604>
   19a38:	ldr	r3, [pc, #168]	; 19ae8 <strspn@plt+0x8654>
   19a3c:	add	r5, r0, #1
   19a40:	cmp	r7, r3
   19a44:	str	r5, [r4]
   19a48:	beq	19a54 <strspn@plt+0x85c0>
   19a4c:	mov	r0, r7
   19a50:	bl	14800 <strspn@plt+0x336c>
   19a54:	mov	r0, r5
   19a58:	bl	1b9a4 <strspn@plt+0xa510>
   19a5c:	ldr	lr, [sp, #84]	; 0x54
   19a60:	ldr	r3, [sp, #40]	; 0x28
   19a64:	ldr	ip, [sp, #80]	; 0x50
   19a68:	mov	r2, sl
   19a6c:	mov	r1, r5
   19a70:	str	r0, [r4, #4]
   19a74:	ldr	r4, [sp, #28]
   19a78:	str	r3, [sp]
   19a7c:	str	fp, [sp, #8]
   19a80:	str	r4, [sp, #4]
   19a84:	str	lr, [sp, #16]
   19a88:	str	ip, [sp, #12]
   19a8c:	mvn	r3, #0
   19a90:	mov	r7, r0
   19a94:	bl	164e4 <strspn@plt+0x5050>
   19a98:	ldr	r3, [sp, #24]
   19a9c:	mov	r0, r7
   19aa0:	str	r3, [r8]
   19aa4:	add	sp, sp, #92	; 0x5c
   19aa8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19aac:	mov	r3, #8
   19ab0:	str	r3, [sp]
   19ab4:	add	r1, sp, #36	; 0x24
   19ab8:	rsb	r2, r2, #1
   19abc:	mov	r0, fp
   19ac0:	mvn	r3, #-2147483648	; 0x80000000
   19ac4:	bl	1bbc0 <strspn@plt+0xa72c>
   19ac8:	mov	r4, r0
   19acc:	ldm	r5, {r0, r1}
   19ad0:	str	r4, [r7]
   19ad4:	stm	r4, {r0, r1}
   19ad8:	b	199c0 <strspn@plt+0x852c>
   19adc:	bl	11464 <abort@plt>
   19ae0:	strdeq	pc, [r2], -r0
   19ae4:	andeq	pc, r2, r8, asr r1	; <UNPREDICTABLE>
   19ae8:	andeq	pc, r2, r0, lsr #4
   19aec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19af0:	mov	r5, r0
   19af4:	ldr	lr, [pc, #464]	; 19ccc <strspn@plt+0x8838>
   19af8:	mov	r6, r1
   19afc:	mov	sl, r2
   19b00:	mov	fp, r3
   19b04:	ldm	lr!, {r0, r1, r2, r3}
   19b08:	sub	sp, sp, #92	; 0x5c
   19b0c:	add	ip, sp, #40	; 0x28
   19b10:	cmp	r6, #0
   19b14:	cmpne	r5, #0
   19b18:	stmia	ip!, {r0, r1, r2, r3}
   19b1c:	moveq	r4, #1
   19b20:	ldm	lr!, {r0, r1, r2, r3}
   19b24:	movne	r4, #0
   19b28:	mov	r9, #10
   19b2c:	str	r4, [sp, #28]
   19b30:	stmia	ip!, {r0, r1, r2, r3}
   19b34:	ldm	lr, {r0, r1, r2, r3}
   19b38:	str	r9, [sp, #40]	; 0x28
   19b3c:	stm	ip, {r0, r1, r2, r3}
   19b40:	beq	19cc8 <strspn@plt+0x8834>
   19b44:	str	r5, [sp, #80]	; 0x50
   19b48:	str	r6, [sp, #84]	; 0x54
   19b4c:	bl	1132c <__errno_location@plt>
   19b50:	ldr	r7, [pc, #376]	; 19cd0 <strspn@plt+0x883c>
   19b54:	ldr	r2, [r7, #4]
   19b58:	ldr	r4, [r7]
   19b5c:	cmp	r2, #0
   19b60:	ldr	r3, [r0]
   19b64:	mov	r8, r0
   19b68:	str	r3, [sp, #24]
   19b6c:	movgt	r3, r9
   19b70:	bgt	19bd8 <strspn@plt+0x8744>
   19b74:	add	r5, r7, #8
   19b78:	cmp	r4, r5
   19b7c:	str	r2, [sp, #36]	; 0x24
   19b80:	beq	19c98 <strspn@plt+0x8804>
   19b84:	mov	r3, #8
   19b88:	mov	r0, r4
   19b8c:	str	r3, [sp]
   19b90:	rsb	r2, r2, #1
   19b94:	mvn	r3, #-2147483648	; 0x80000000
   19b98:	add	r1, sp, #36	; 0x24
   19b9c:	bl	1bbc0 <strspn@plt+0xa72c>
   19ba0:	mov	r4, r0
   19ba4:	str	r0, [r7]
   19ba8:	ldr	r0, [r7, #4]
   19bac:	ldr	r2, [sp, #36]	; 0x24
   19bb0:	mov	r1, #0
   19bb4:	sub	r2, r2, r0
   19bb8:	add	r0, r4, r0, lsl #3
   19bbc:	lsl	r2, r2, #3
   19bc0:	bl	11350 <memset@plt>
   19bc4:	ldr	r3, [sp, #40]	; 0x28
   19bc8:	ldr	r5, [sp, #80]	; 0x50
   19bcc:	ldr	r6, [sp, #84]	; 0x54
   19bd0:	ldr	r2, [sp, #36]	; 0x24
   19bd4:	str	r2, [r7, #4]
   19bd8:	ldr	r2, [sp, #44]	; 0x2c
   19bdc:	ldr	r9, [r4]
   19be0:	ldr	r7, [r4, #4]
   19be4:	orr	r2, r2, #1
   19be8:	str	r3, [sp]
   19bec:	add	r3, sp, #48	; 0x30
   19bf0:	str	r2, [sp, #28]
   19bf4:	str	r2, [sp, #4]
   19bf8:	str	r3, [sp, #8]
   19bfc:	str	r6, [sp, #16]
   19c00:	str	r5, [sp, #12]
   19c04:	mov	r1, r9
   19c08:	mov	r0, r7
   19c0c:	mov	r3, fp
   19c10:	mov	r2, sl
   19c14:	bl	164e4 <strspn@plt+0x5050>
   19c18:	cmp	r9, r0
   19c1c:	bhi	19c84 <strspn@plt+0x87f0>
   19c20:	ldr	r3, [pc, #172]	; 19cd4 <strspn@plt+0x8840>
   19c24:	add	r5, r0, #1
   19c28:	cmp	r7, r3
   19c2c:	str	r5, [r4]
   19c30:	beq	19c3c <strspn@plt+0x87a8>
   19c34:	mov	r0, r7
   19c38:	bl	14800 <strspn@plt+0x336c>
   19c3c:	mov	r0, r5
   19c40:	bl	1b9a4 <strspn@plt+0xa510>
   19c44:	add	lr, sp, #48	; 0x30
   19c48:	ldr	ip, [sp, #84]	; 0x54
   19c4c:	mov	r1, r5
   19c50:	ldr	r5, [sp, #28]
   19c54:	mov	r3, fp
   19c58:	mov	r2, sl
   19c5c:	str	r0, [r4, #4]
   19c60:	ldr	r4, [sp, #80]	; 0x50
   19c64:	str	lr, [sp, #8]
   19c68:	ldr	lr, [sp, #40]	; 0x28
   19c6c:	str	r5, [sp, #4]
   19c70:	str	ip, [sp, #16]
   19c74:	str	r4, [sp, #12]
   19c78:	str	lr, [sp]
   19c7c:	mov	r7, r0
   19c80:	bl	164e4 <strspn@plt+0x5050>
   19c84:	ldr	r3, [sp, #24]
   19c88:	mov	r0, r7
   19c8c:	str	r3, [r8]
   19c90:	add	sp, sp, #92	; 0x5c
   19c94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19c98:	mov	r3, #8
   19c9c:	str	r3, [sp]
   19ca0:	add	r1, sp, #36	; 0x24
   19ca4:	rsb	r2, r2, #1
   19ca8:	ldr	r0, [sp, #28]
   19cac:	mvn	r3, #-2147483648	; 0x80000000
   19cb0:	bl	1bbc0 <strspn@plt+0xa72c>
   19cb4:	mov	r4, r0
   19cb8:	ldm	r5, {r0, r1}
   19cbc:	str	r4, [r7]
   19cc0:	stm	r4, {r0, r1}
   19cc4:	b	19ba8 <strspn@plt+0x8714>
   19cc8:	bl	11464 <abort@plt>
   19ccc:	strdeq	pc, [r2], -r0
   19cd0:	andeq	pc, r2, r8, asr r1	; <UNPREDICTABLE>
   19cd4:	andeq	pc, r2, r0, lsr #4
   19cd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19cdc:	sub	sp, sp, #52	; 0x34
   19ce0:	mov	r5, r0
   19ce4:	mov	sl, r1
   19ce8:	mov	fp, r2
   19cec:	bl	1132c <__errno_location@plt>
   19cf0:	ldr	r4, [pc, #404]	; 19e8c <strspn@plt+0x89f8>
   19cf4:	cmn	r5, #-2147483647	; 0x80000001
   19cf8:	ldr	r6, [r4]
   19cfc:	mov	r8, r0
   19d00:	movne	r0, #0
   19d04:	moveq	r0, #1
   19d08:	ldr	r3, [r8]
   19d0c:	orrs	r0, r0, r5, lsr #31
   19d10:	str	r3, [sp, #28]
   19d14:	bne	19e88 <strspn@plt+0x89f4>
   19d18:	ldr	r2, [r4, #4]
   19d1c:	cmp	r5, r2
   19d20:	blt	19d80 <strspn@plt+0x88ec>
   19d24:	add	r7, r4, #8
   19d28:	cmp	r6, r7
   19d2c:	str	r2, [sp, #44]	; 0x2c
   19d30:	beq	19e58 <strspn@plt+0x89c4>
   19d34:	mov	r3, #8
   19d38:	sub	r2, r5, r2
   19d3c:	mov	r0, r6
   19d40:	str	r3, [sp]
   19d44:	add	r2, r2, #1
   19d48:	mvn	r3, #-2147483648	; 0x80000000
   19d4c:	add	r1, sp, #44	; 0x2c
   19d50:	bl	1bbc0 <strspn@plt+0xa72c>
   19d54:	mov	r6, r0
   19d58:	str	r0, [r4]
   19d5c:	ldr	r0, [r4, #4]
   19d60:	ldr	r2, [sp, #44]	; 0x2c
   19d64:	mov	r1, #0
   19d68:	sub	r2, r2, r0
   19d6c:	add	r0, r6, r0, lsl #3
   19d70:	lsl	r2, r2, #3
   19d74:	bl	11350 <memset@plt>
   19d78:	ldr	r3, [sp, #44]	; 0x2c
   19d7c:	str	r3, [r4, #4]
   19d80:	ldr	r2, [r4, #56]	; 0x38
   19d84:	add	r3, r6, r5, lsl #3
   19d88:	ldr	r1, [r4, #20]
   19d8c:	ldr	r7, [r3, #4]
   19d90:	ldr	r9, [r6, r5, lsl #3]
   19d94:	ldr	ip, [r4, #60]	; 0x3c
   19d98:	str	r3, [sp, #32]
   19d9c:	ldr	r3, [r4, #16]
   19da0:	str	r2, [sp, #12]
   19da4:	ldr	r2, [pc, #228]	; 19e90 <strspn@plt+0x89fc>
   19da8:	orr	r1, r1, #1
   19dac:	str	r1, [sp, #36]	; 0x24
   19db0:	str	r1, [sp, #4]
   19db4:	str	r2, [sp, #8]
   19db8:	str	r3, [sp]
   19dbc:	mov	r0, r7
   19dc0:	mov	r1, r9
   19dc4:	str	ip, [sp, #16]
   19dc8:	mov	r3, fp
   19dcc:	mov	r2, sl
   19dd0:	bl	164e4 <strspn@plt+0x5050>
   19dd4:	cmp	r9, r0
   19dd8:	bhi	19e44 <strspn@plt+0x89b0>
   19ddc:	ldr	r3, [pc, #176]	; 19e94 <strspn@plt+0x8a00>
   19de0:	add	r9, r0, #1
   19de4:	cmp	r7, r3
   19de8:	str	r9, [r6, r5, lsl #3]
   19dec:	beq	19df8 <strspn@plt+0x8964>
   19df0:	mov	r0, r7
   19df4:	bl	14800 <strspn@plt+0x336c>
   19df8:	mov	r0, r9
   19dfc:	bl	1b9a4 <strspn@plt+0xa510>
   19e00:	ldr	ip, [sp, #32]
   19e04:	ldr	lr, [r4, #60]	; 0x3c
   19e08:	ldr	r5, [r4, #56]	; 0x38
   19e0c:	mov	r3, fp
   19e10:	mov	r2, sl
   19e14:	mov	r1, r9
   19e18:	str	r0, [ip, #4]
   19e1c:	ldr	ip, [r4, #16]
   19e20:	ldr	r4, [pc, #104]	; 19e90 <strspn@plt+0x89fc>
   19e24:	str	lr, [sp, #16]
   19e28:	str	r4, [sp, #8]
   19e2c:	ldr	r4, [sp, #36]	; 0x24
   19e30:	str	r5, [sp, #12]
   19e34:	str	r4, [sp, #4]
   19e38:	str	ip, [sp]
   19e3c:	mov	r7, r0
   19e40:	bl	164e4 <strspn@plt+0x5050>
   19e44:	ldr	r3, [sp, #28]
   19e48:	mov	r0, r7
   19e4c:	str	r3, [r8]
   19e50:	add	sp, sp, #52	; 0x34
   19e54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19e58:	mov	r3, #8
   19e5c:	sub	r2, r5, r2
   19e60:	str	r3, [sp]
   19e64:	add	r1, sp, #44	; 0x2c
   19e68:	add	r2, r2, #1
   19e6c:	mvn	r3, #-2147483648	; 0x80000000
   19e70:	bl	1bbc0 <strspn@plt+0xa72c>
   19e74:	mov	r6, r0
   19e78:	ldm	r7, {r0, r1}
   19e7c:	str	r6, [r4]
   19e80:	stm	r6, {r0, r1}
   19e84:	b	19d5c <strspn@plt+0x88c8>
   19e88:	bl	11464 <abort@plt>
   19e8c:	andeq	pc, r2, r8, asr r1	; <UNPREDICTABLE>
   19e90:	andeq	pc, r2, r0, ror r1	; <UNPREDICTABLE>
   19e94:	andeq	pc, r2, r0, lsr #4
   19e98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19e9c:	sub	sp, sp, #44	; 0x2c
   19ea0:	mov	r9, r0
   19ea4:	mov	sl, r1
   19ea8:	bl	1132c <__errno_location@plt>
   19eac:	ldr	r4, [pc, #360]	; 1a01c <strspn@plt+0x8b88>
   19eb0:	ldr	r2, [r4, #4]
   19eb4:	ldr	r5, [r4]
   19eb8:	cmp	r2, #0
   19ebc:	ldr	r3, [r0]
   19ec0:	mov	r7, r0
   19ec4:	str	r3, [sp, #24]
   19ec8:	bgt	19f24 <strspn@plt+0x8a90>
   19ecc:	add	r6, r4, #8
   19ed0:	cmp	r5, r6
   19ed4:	str	r2, [sp, #36]	; 0x24
   19ed8:	beq	19fec <strspn@plt+0x8b58>
   19edc:	mov	r3, #8
   19ee0:	mov	r0, r5
   19ee4:	str	r3, [sp]
   19ee8:	rsb	r2, r2, #1
   19eec:	mvn	r3, #-2147483648	; 0x80000000
   19ef0:	add	r1, sp, #36	; 0x24
   19ef4:	bl	1bbc0 <strspn@plt+0xa72c>
   19ef8:	mov	r5, r0
   19efc:	str	r0, [r4]
   19f00:	ldr	r0, [r4, #4]
   19f04:	ldr	r2, [sp, #36]	; 0x24
   19f08:	mov	r1, #0
   19f0c:	sub	r2, r2, r0
   19f10:	add	r0, r5, r0, lsl #3
   19f14:	lsl	r2, r2, #3
   19f18:	bl	11350 <memset@plt>
   19f1c:	ldr	r3, [sp, #36]	; 0x24
   19f20:	str	r3, [r4, #4]
   19f24:	ldr	r1, [r4, #20]
   19f28:	ldr	r8, [r5]
   19f2c:	ldr	r6, [r5, #4]
   19f30:	ldr	r2, [r4, #56]	; 0x38
   19f34:	ldr	r3, [r4, #16]
   19f38:	ldr	ip, [r4, #60]	; 0x3c
   19f3c:	ldr	fp, [pc, #220]	; 1a020 <strspn@plt+0x8b8c>
   19f40:	orr	r1, r1, #1
   19f44:	str	r1, [sp, #28]
   19f48:	str	r1, [sp, #4]
   19f4c:	str	r2, [sp, #12]
   19f50:	str	r3, [sp]
   19f54:	mov	r1, r8
   19f58:	mov	r0, r6
   19f5c:	str	ip, [sp, #16]
   19f60:	str	fp, [sp, #8]
   19f64:	mov	r3, sl
   19f68:	mov	r2, r9
   19f6c:	bl	164e4 <strspn@plt+0x5050>
   19f70:	cmp	r8, r0
   19f74:	bhi	19fd8 <strspn@plt+0x8b44>
   19f78:	ldr	r3, [pc, #164]	; 1a024 <strspn@plt+0x8b90>
   19f7c:	add	r8, r0, #1
   19f80:	cmp	r6, r3
   19f84:	str	r8, [r5]
   19f88:	beq	19f94 <strspn@plt+0x8b00>
   19f8c:	mov	r0, r6
   19f90:	bl	14800 <strspn@plt+0x336c>
   19f94:	mov	r0, r8
   19f98:	bl	1b9a4 <strspn@plt+0xa510>
   19f9c:	ldr	lr, [r4, #60]	; 0x3c
   19fa0:	ldr	ip, [r4, #16]
   19fa4:	mov	r3, sl
   19fa8:	mov	r2, r9
   19fac:	mov	r1, r8
   19fb0:	str	r0, [r5, #4]
   19fb4:	ldr	r5, [r4, #56]	; 0x38
   19fb8:	ldr	r4, [sp, #28]
   19fbc:	str	fp, [sp, #8]
   19fc0:	str	r4, [sp, #4]
   19fc4:	str	lr, [sp, #16]
   19fc8:	str	r5, [sp, #12]
   19fcc:	str	ip, [sp]
   19fd0:	mov	r6, r0
   19fd4:	bl	164e4 <strspn@plt+0x5050>
   19fd8:	ldr	r3, [sp, #24]
   19fdc:	mov	r0, r6
   19fe0:	str	r3, [r7]
   19fe4:	add	sp, sp, #44	; 0x2c
   19fe8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19fec:	mov	r3, #8
   19ff0:	str	r3, [sp]
   19ff4:	add	r1, sp, #36	; 0x24
   19ff8:	rsb	r2, r2, #1
   19ffc:	mvn	r3, #-2147483648	; 0x80000000
   1a000:	mov	r0, #0
   1a004:	bl	1bbc0 <strspn@plt+0xa72c>
   1a008:	mov	r5, r0
   1a00c:	ldm	r6, {r0, r1}
   1a010:	str	r5, [r4]
   1a014:	stm	r5, {r0, r1}
   1a018:	b	19f00 <strspn@plt+0x8a6c>
   1a01c:	andeq	pc, r2, r8, asr r1	; <UNPREDICTABLE>
   1a020:	andeq	pc, r2, r0, ror r1	; <UNPREDICTABLE>
   1a024:	andeq	pc, r2, r0, lsr #4
   1a028:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a02c:	sub	sp, sp, #44	; 0x2c
   1a030:	mov	r5, r0
   1a034:	mov	sl, r1
   1a038:	bl	1132c <__errno_location@plt>
   1a03c:	ldr	r4, [pc, #396]	; 1a1d0 <strspn@plt+0x8d3c>
   1a040:	cmn	r5, #-2147483647	; 0x80000001
   1a044:	ldr	r6, [r4]
   1a048:	mov	r8, r0
   1a04c:	movne	r0, #0
   1a050:	moveq	r0, #1
   1a054:	ldr	r3, [r8]
   1a058:	orrs	r0, r0, r5, lsr #31
   1a05c:	str	r3, [sp, #24]
   1a060:	bne	1a1cc <strspn@plt+0x8d38>
   1a064:	ldr	r2, [r4, #4]
   1a068:	cmp	r5, r2
   1a06c:	blt	1a0cc <strspn@plt+0x8c38>
   1a070:	add	r7, r4, #8
   1a074:	cmp	r6, r7
   1a078:	str	r2, [sp, #36]	; 0x24
   1a07c:	beq	1a19c <strspn@plt+0x8d08>
   1a080:	mov	r3, #8
   1a084:	sub	r2, r5, r2
   1a088:	mov	r0, r6
   1a08c:	str	r3, [sp]
   1a090:	add	r2, r2, #1
   1a094:	mvn	r3, #-2147483648	; 0x80000000
   1a098:	add	r1, sp, #36	; 0x24
   1a09c:	bl	1bbc0 <strspn@plt+0xa72c>
   1a0a0:	mov	r6, r0
   1a0a4:	str	r0, [r4]
   1a0a8:	ldr	r0, [r4, #4]
   1a0ac:	ldr	r2, [sp, #36]	; 0x24
   1a0b0:	mov	r1, #0
   1a0b4:	sub	r2, r2, r0
   1a0b8:	add	r0, r6, r0, lsl #3
   1a0bc:	lsl	r2, r2, #3
   1a0c0:	bl	11350 <memset@plt>
   1a0c4:	ldr	r3, [sp, #36]	; 0x24
   1a0c8:	str	r3, [r4, #4]
   1a0cc:	ldr	r2, [r4, #56]	; 0x38
   1a0d0:	add	fp, r6, r5, lsl #3
   1a0d4:	ldr	r1, [r4, #20]
   1a0d8:	ldr	r9, [r6, r5, lsl #3]
   1a0dc:	ldr	r7, [fp, #4]
   1a0e0:	ldr	r3, [r4, #16]
   1a0e4:	ldr	ip, [r4, #60]	; 0x3c
   1a0e8:	str	r2, [sp, #12]
   1a0ec:	ldr	r2, [pc, #224]	; 1a1d4 <strspn@plt+0x8d40>
   1a0f0:	orr	r1, r1, #1
   1a0f4:	str	r1, [sp, #28]
   1a0f8:	str	r1, [sp, #4]
   1a0fc:	str	r2, [sp, #8]
   1a100:	str	r3, [sp]
   1a104:	mov	r0, r7
   1a108:	mov	r1, r9
   1a10c:	str	ip, [sp, #16]
   1a110:	mvn	r3, #0
   1a114:	mov	r2, sl
   1a118:	bl	164e4 <strspn@plt+0x5050>
   1a11c:	cmp	r9, r0
   1a120:	bhi	1a188 <strspn@plt+0x8cf4>
   1a124:	ldr	r3, [pc, #172]	; 1a1d8 <strspn@plt+0x8d44>
   1a128:	add	r9, r0, #1
   1a12c:	cmp	r7, r3
   1a130:	str	r9, [r6, r5, lsl #3]
   1a134:	beq	1a140 <strspn@plt+0x8cac>
   1a138:	mov	r0, r7
   1a13c:	bl	14800 <strspn@plt+0x336c>
   1a140:	mov	r0, r9
   1a144:	bl	1b9a4 <strspn@plt+0xa510>
   1a148:	ldr	ip, [r4, #60]	; 0x3c
   1a14c:	ldr	r3, [r4, #16]
   1a150:	ldr	lr, [r4, #56]	; 0x38
   1a154:	ldr	r4, [pc, #120]	; 1a1d4 <strspn@plt+0x8d40>
   1a158:	mov	r2, sl
   1a15c:	mov	r1, r9
   1a160:	str	r0, [fp, #4]
   1a164:	str	r4, [sp, #8]
   1a168:	ldr	r4, [sp, #28]
   1a16c:	str	r3, [sp]
   1a170:	str	r4, [sp, #4]
   1a174:	str	ip, [sp, #16]
   1a178:	str	lr, [sp, #12]
   1a17c:	mvn	r3, #0
   1a180:	mov	r7, r0
   1a184:	bl	164e4 <strspn@plt+0x5050>
   1a188:	ldr	r3, [sp, #24]
   1a18c:	mov	r0, r7
   1a190:	str	r3, [r8]
   1a194:	add	sp, sp, #44	; 0x2c
   1a198:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a19c:	mov	r3, #8
   1a1a0:	sub	r2, r5, r2
   1a1a4:	str	r3, [sp]
   1a1a8:	add	r1, sp, #36	; 0x24
   1a1ac:	add	r2, r2, #1
   1a1b0:	mvn	r3, #-2147483648	; 0x80000000
   1a1b4:	bl	1bbc0 <strspn@plt+0xa72c>
   1a1b8:	mov	r6, r0
   1a1bc:	ldm	r7, {r0, r1}
   1a1c0:	str	r6, [r4]
   1a1c4:	stm	r6, {r0, r1}
   1a1c8:	b	1a0a8 <strspn@plt+0x8c14>
   1a1cc:	bl	11464 <abort@plt>
   1a1d0:	andeq	pc, r2, r8, asr r1	; <UNPREDICTABLE>
   1a1d4:	andeq	pc, r2, r0, ror r1	; <UNPREDICTABLE>
   1a1d8:	andeq	pc, r2, r0, lsr #4
   1a1dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a1e0:	sub	sp, sp, #44	; 0x2c
   1a1e4:	mov	sl, r0
   1a1e8:	bl	1132c <__errno_location@plt>
   1a1ec:	ldr	r4, [pc, #348]	; 1a350 <strspn@plt+0x8ebc>
   1a1f0:	ldr	r2, [r4, #4]
   1a1f4:	ldr	r5, [r4]
   1a1f8:	cmp	r2, #0
   1a1fc:	ldr	r3, [r0]
   1a200:	mov	r8, r0
   1a204:	str	r3, [sp, #28]
   1a208:	bgt	1a264 <strspn@plt+0x8dd0>
   1a20c:	add	r6, r4, #8
   1a210:	cmp	r5, r6
   1a214:	str	r2, [sp, #36]	; 0x24
   1a218:	beq	1a320 <strspn@plt+0x8e8c>
   1a21c:	mov	r3, #8
   1a220:	mov	r0, r5
   1a224:	str	r3, [sp]
   1a228:	rsb	r2, r2, #1
   1a22c:	mvn	r3, #-2147483648	; 0x80000000
   1a230:	add	r1, sp, #36	; 0x24
   1a234:	bl	1bbc0 <strspn@plt+0xa72c>
   1a238:	mov	r5, r0
   1a23c:	str	r0, [r4]
   1a240:	ldr	r0, [r4, #4]
   1a244:	ldr	r2, [sp, #36]	; 0x24
   1a248:	mov	r1, #0
   1a24c:	sub	r2, r2, r0
   1a250:	add	r0, r5, r0, lsl #3
   1a254:	lsl	r2, r2, #3
   1a258:	bl	11350 <memset@plt>
   1a25c:	ldr	r3, [sp, #36]	; 0x24
   1a260:	str	r3, [r4, #4]
   1a264:	ldr	r7, [r4, #20]
   1a268:	ldr	r9, [r5]
   1a26c:	ldr	r6, [r5, #4]
   1a270:	ldr	r2, [r4, #56]	; 0x38
   1a274:	ldr	r3, [r4, #16]
   1a278:	ldr	ip, [r4, #60]	; 0x3c
   1a27c:	ldr	fp, [pc, #208]	; 1a354 <strspn@plt+0x8ec0>
   1a280:	orr	r7, r7, #1
   1a284:	str	r2, [sp, #12]
   1a288:	str	r3, [sp]
   1a28c:	str	r7, [sp, #4]
   1a290:	mov	r1, r9
   1a294:	mov	r0, r6
   1a298:	str	ip, [sp, #16]
   1a29c:	str	fp, [sp, #8]
   1a2a0:	mvn	r3, #0
   1a2a4:	mov	r2, sl
   1a2a8:	bl	164e4 <strspn@plt+0x5050>
   1a2ac:	cmp	r9, r0
   1a2b0:	bhi	1a30c <strspn@plt+0x8e78>
   1a2b4:	ldr	r3, [pc, #156]	; 1a358 <strspn@plt+0x8ec4>
   1a2b8:	add	r9, r0, #1
   1a2bc:	cmp	r6, r3
   1a2c0:	str	r9, [r5]
   1a2c4:	beq	1a2d0 <strspn@plt+0x8e3c>
   1a2c8:	mov	r0, r6
   1a2cc:	bl	14800 <strspn@plt+0x336c>
   1a2d0:	mov	r0, r9
   1a2d4:	bl	1b9a4 <strspn@plt+0xa510>
   1a2d8:	ldr	ip, [r4, #60]	; 0x3c
   1a2dc:	ldr	r3, [r4, #16]
   1a2e0:	ldr	lr, [r4, #56]	; 0x38
   1a2e4:	mov	r2, sl
   1a2e8:	mov	r1, r9
   1a2ec:	str	r0, [r5, #4]
   1a2f0:	str	r3, [sp]
   1a2f4:	stmib	sp, {r7, fp}
   1a2f8:	str	ip, [sp, #16]
   1a2fc:	str	lr, [sp, #12]
   1a300:	mvn	r3, #0
   1a304:	mov	r6, r0
   1a308:	bl	164e4 <strspn@plt+0x5050>
   1a30c:	ldr	r3, [sp, #28]
   1a310:	mov	r0, r6
   1a314:	str	r3, [r8]
   1a318:	add	sp, sp, #44	; 0x2c
   1a31c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a320:	mov	r3, #8
   1a324:	str	r3, [sp]
   1a328:	add	r1, sp, #36	; 0x24
   1a32c:	rsb	r2, r2, #1
   1a330:	mvn	r3, #-2147483648	; 0x80000000
   1a334:	mov	r0, #0
   1a338:	bl	1bbc0 <strspn@plt+0xa72c>
   1a33c:	mov	r5, r0
   1a340:	ldm	r6, {r0, r1}
   1a344:	str	r5, [r4]
   1a348:	stm	r5, {r0, r1}
   1a34c:	b	1a240 <strspn@plt+0x8dac>
   1a350:	andeq	pc, r2, r8, asr r1	; <UNPREDICTABLE>
   1a354:	andeq	pc, r2, r0, ror r1	; <UNPREDICTABLE>
   1a358:	andeq	pc, r2, r0, lsr #4
   1a35c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a360:	sub	sp, sp, #220	; 0xdc
   1a364:	mov	r8, r1
   1a368:	ldr	r5, [sp, #256]	; 0x100
   1a36c:	mov	r9, r2
   1a370:	str	r5, [sp]
   1a374:	mov	r7, r3
   1a378:	mov	sl, r0
   1a37c:	bl	11368 <renameat2@plt>
   1a380:	mov	r4, r0
   1a384:	bl	1132c <__errno_location@plt>
   1a388:	cmp	r4, #0
   1a38c:	blt	1a39c <strspn@plt+0x8f08>
   1a390:	mov	r0, r4
   1a394:	add	sp, sp, #220	; 0xdc
   1a398:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a39c:	ldr	r2, [r0]
   1a3a0:	mov	r6, r0
   1a3a4:	sub	r3, r2, #22
   1a3a8:	bic	r3, r3, #16
   1a3ac:	cmp	r2, #95	; 0x5f
   1a3b0:	cmpne	r3, #0
   1a3b4:	movne	fp, #1
   1a3b8:	moveq	fp, #0
   1a3bc:	bne	1a390 <strspn@plt+0x8efc>
   1a3c0:	cmp	r5, #0
   1a3c4:	beq	1a414 <strspn@plt+0x8f80>
   1a3c8:	cmp	r5, #1
   1a3cc:	bne	1a504 <strspn@plt+0x9070>
   1a3d0:	mov	r3, #256	; 0x100
   1a3d4:	str	r3, [sp]
   1a3d8:	mov	r2, r7
   1a3dc:	add	r3, sp, #112	; 0x70
   1a3e0:	mov	r1, r9
   1a3e4:	mov	r0, #3
   1a3e8:	bl	11218 <__fxstatat64@plt>
   1a3ec:	cmp	r0, #0
   1a3f0:	beq	1a49c <strspn@plt+0x9008>
   1a3f4:	ldr	r3, [r6]
   1a3f8:	cmp	r3, #75	; 0x4b
   1a3fc:	beq	1a49c <strspn@plt+0x9008>
   1a400:	cmp	r3, #2
   1a404:	beq	1a410 <strspn@plt+0x8f7c>
   1a408:	mvn	r4, #0
   1a40c:	b	1a390 <strspn@plt+0x8efc>
   1a410:	mov	fp, r5
   1a414:	mov	r0, r8
   1a418:	bl	11314 <strlen@plt>
   1a41c:	mov	r4, r0
   1a420:	mov	r0, r7
   1a424:	bl	11314 <strlen@plt>
   1a428:	cmp	r0, #0
   1a42c:	cmpne	r4, #0
   1a430:	beq	1a4e8 <strspn@plt+0x9054>
   1a434:	add	r4, r8, r4
   1a438:	add	r0, r7, r0
   1a43c:	ldrb	r2, [r4, #-1]
   1a440:	ldrb	r3, [r0, #-1]
   1a444:	cmp	r2, #47	; 0x2f
   1a448:	cmpne	r3, #47	; 0x2f
   1a44c:	bne	1a4e8 <strspn@plt+0x9054>
   1a450:	mov	r4, #256	; 0x100
   1a454:	str	r4, [sp]
   1a458:	add	r3, sp, #8
   1a45c:	mov	r2, r8
   1a460:	mov	r1, sl
   1a464:	mov	r0, #3
   1a468:	bl	11218 <__fxstatat64@plt>
   1a46c:	cmp	r0, #0
   1a470:	bne	1a408 <strspn@plt+0x8f74>
   1a474:	cmp	fp, #0
   1a478:	beq	1a4ac <strspn@plt+0x9018>
   1a47c:	ldr	r3, [sp, #24]
   1a480:	and	r3, r3, #61440	; 0xf000
   1a484:	cmp	r3, #16384	; 0x4000
   1a488:	beq	1a4e8 <strspn@plt+0x9054>
   1a48c:	mov	r3, #2
   1a490:	str	r3, [r6]
   1a494:	mvn	r4, #0
   1a498:	b	1a390 <strspn@plt+0x8efc>
   1a49c:	mov	r3, #17
   1a4a0:	str	r3, [r6]
   1a4a4:	mvn	r4, #0
   1a4a8:	b	1a390 <strspn@plt+0x8efc>
   1a4ac:	str	r4, [sp]
   1a4b0:	add	r3, sp, #112	; 0x70
   1a4b4:	mov	r2, r7
   1a4b8:	mov	r1, r9
   1a4bc:	mov	r0, #3
   1a4c0:	bl	11218 <__fxstatat64@plt>
   1a4c4:	cmp	r0, #0
   1a4c8:	beq	1a514 <strspn@plt+0x9080>
   1a4cc:	ldr	r3, [r6]
   1a4d0:	cmp	r3, #2
   1a4d4:	bne	1a408 <strspn@plt+0x8f74>
   1a4d8:	ldr	r3, [sp, #24]
   1a4dc:	and	r3, r3, #61440	; 0xf000
   1a4e0:	cmp	r3, #16384	; 0x4000
   1a4e4:	bne	1a408 <strspn@plt+0x8f74>
   1a4e8:	mov	r3, r7
   1a4ec:	mov	r2, r9
   1a4f0:	mov	r1, r8
   1a4f4:	mov	r0, sl
   1a4f8:	bl	1141c <renameat@plt>
   1a4fc:	mov	r4, r0
   1a500:	b	1a390 <strspn@plt+0x8efc>
   1a504:	mov	r3, #95	; 0x5f
   1a508:	str	r3, [r0]
   1a50c:	mvn	r4, #0
   1a510:	b	1a390 <strspn@plt+0x8efc>
   1a514:	ldr	r3, [sp, #128]	; 0x80
   1a518:	and	r3, r3, #61440	; 0xf000
   1a51c:	cmp	r3, #16384	; 0x4000
   1a520:	movne	r3, #20
   1a524:	strne	r3, [r6]
   1a528:	bne	1a408 <strspn@plt+0x8f74>
   1a52c:	ldr	r3, [sp, #24]
   1a530:	and	r3, r3, #61440	; 0xf000
   1a534:	cmp	r3, #16384	; 0x4000
   1a538:	beq	1a4e8 <strspn@plt+0x9054>
   1a53c:	mov	r3, #21
   1a540:	str	r3, [r6]
   1a544:	mvn	r4, #0
   1a548:	b	1a390 <strspn@plt+0x8efc>
   1a54c:	push	{r4, r5, r6, r7, r8, lr}
   1a550:	sub	sp, sp, #216	; 0xd8
   1a554:	mov	r4, r1
   1a558:	mov	r8, r0
   1a55c:	bl	13a48 <strspn@plt+0x25b4>
   1a560:	mov	r5, r0
   1a564:	mov	r0, r4
   1a568:	bl	13a48 <strspn@plt+0x25b4>
   1a56c:	mov	r6, r0
   1a570:	mov	r0, r5
   1a574:	bl	13aa4 <strspn@plt+0x2610>
   1a578:	mov	r7, r0
   1a57c:	mov	r0, r6
   1a580:	bl	13aa4 <strspn@plt+0x2610>
   1a584:	cmp	r7, r0
   1a588:	beq	1a59c <strspn@plt+0x9108>
   1a58c:	mov	r4, #0
   1a590:	mov	r0, r4
   1a594:	add	sp, sp, #216	; 0xd8
   1a598:	pop	{r4, r5, r6, r7, r8, pc}
   1a59c:	mov	r2, r7
   1a5a0:	mov	r1, r6
   1a5a4:	mov	r0, r5
   1a5a8:	bl	111d0 <memcmp@plt>
   1a5ac:	cmp	r0, #0
   1a5b0:	bne	1a58c <strspn@plt+0x90f8>
   1a5b4:	mov	r0, r8
   1a5b8:	bl	14424 <strspn@plt+0x2f90>
   1a5bc:	mov	r3, #256	; 0x100
   1a5c0:	str	r3, [sp]
   1a5c4:	mvn	r1, #99	; 0x63
   1a5c8:	add	r3, sp, #8
   1a5cc:	mov	r2, r0
   1a5d0:	mov	r5, r0
   1a5d4:	mov	r0, #3
   1a5d8:	bl	11218 <__fxstatat64@plt>
   1a5dc:	cmp	r0, #0
   1a5e0:	bne	1a648 <strspn@plt+0x91b4>
   1a5e4:	mov	r0, r5
   1a5e8:	bl	14800 <strspn@plt+0x336c>
   1a5ec:	mov	r0, r4
   1a5f0:	bl	14424 <strspn@plt+0x2f90>
   1a5f4:	mov	r3, #256	; 0x100
   1a5f8:	str	r3, [sp]
   1a5fc:	mvn	r1, #99	; 0x63
   1a600:	add	r3, sp, #112	; 0x70
   1a604:	mov	r2, r0
   1a608:	mov	r5, r0
   1a60c:	mov	r0, #3
   1a610:	bl	11218 <__fxstatat64@plt>
   1a614:	cmp	r0, #0
   1a618:	bne	1a664 <strspn@plt+0x91d0>
   1a61c:	ldrd	r0, [sp, #104]	; 0x68
   1a620:	ldrd	r2, [sp, #208]	; 0xd0
   1a624:	cmp	r1, r3
   1a628:	cmpeq	r0, r2
   1a62c:	movne	r4, #0
   1a630:	beq	1a680 <strspn@plt+0x91ec>
   1a634:	mov	r0, r5
   1a638:	bl	14800 <strspn@plt+0x336c>
   1a63c:	mov	r0, r4
   1a640:	add	sp, sp, #216	; 0xd8
   1a644:	pop	{r4, r5, r6, r7, r8, pc}
   1a648:	bl	1132c <__errno_location@plt>
   1a64c:	mov	r3, r5
   1a650:	ldr	r2, [pc, #68]	; 1a69c <strspn@plt+0x9208>
   1a654:	ldr	r1, [r0]
   1a658:	mov	r0, #1
   1a65c:	bl	11284 <error@plt>
   1a660:	b	1a5e4 <strspn@plt+0x9150>
   1a664:	bl	1132c <__errno_location@plt>
   1a668:	mov	r3, r5
   1a66c:	ldr	r2, [pc, #40]	; 1a69c <strspn@plt+0x9208>
   1a670:	ldr	r1, [r0]
   1a674:	mov	r0, #1
   1a678:	bl	11284 <error@plt>
   1a67c:	b	1a61c <strspn@plt+0x9188>
   1a680:	ldrd	r0, [sp, #8]
   1a684:	ldrd	r2, [sp, #112]	; 0x70
   1a688:	cmp	r1, r3
   1a68c:	cmpeq	r0, r2
   1a690:	moveq	r4, #1
   1a694:	movne	r4, #0
   1a698:	b	1a634 <strspn@plt+0x91a0>
   1a69c:	andeq	lr, r1, ip, ror r4
   1a6a0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1a6a4:	mov	sl, r0
   1a6a8:	sub	sp, sp, #216	; 0xd8
   1a6ac:	mov	r0, r1
   1a6b0:	mov	r4, r3
   1a6b4:	mov	r5, r1
   1a6b8:	mov	r9, r2
   1a6bc:	bl	13a48 <strspn@plt+0x25b4>
   1a6c0:	mov	r6, r0
   1a6c4:	mov	r0, r4
   1a6c8:	bl	13a48 <strspn@plt+0x25b4>
   1a6cc:	mov	r7, r0
   1a6d0:	mov	r0, r6
   1a6d4:	bl	13aa4 <strspn@plt+0x2610>
   1a6d8:	mov	r8, r0
   1a6dc:	mov	r0, r7
   1a6e0:	bl	13aa4 <strspn@plt+0x2610>
   1a6e4:	cmp	r8, r0
   1a6e8:	beq	1a6fc <strspn@plt+0x9268>
   1a6ec:	mov	r4, #0
   1a6f0:	mov	r0, r4
   1a6f4:	add	sp, sp, #216	; 0xd8
   1a6f8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a6fc:	mov	r2, r8
   1a700:	mov	r1, r7
   1a704:	mov	r0, r6
   1a708:	bl	111d0 <memcmp@plt>
   1a70c:	cmp	r0, #0
   1a710:	bne	1a6ec <strspn@plt+0x9258>
   1a714:	mov	r0, r5
   1a718:	bl	14424 <strspn@plt+0x2f90>
   1a71c:	mov	r3, #256	; 0x100
   1a720:	str	r3, [sp]
   1a724:	mov	r1, sl
   1a728:	add	r3, sp, #8
   1a72c:	mov	r2, r0
   1a730:	mov	r5, r0
   1a734:	mov	r0, #3
   1a738:	bl	11218 <__fxstatat64@plt>
   1a73c:	cmp	r0, #0
   1a740:	bne	1a7a8 <strspn@plt+0x9314>
   1a744:	mov	r0, r5
   1a748:	bl	14800 <strspn@plt+0x336c>
   1a74c:	mov	r0, r4
   1a750:	bl	14424 <strspn@plt+0x2f90>
   1a754:	mov	r3, #256	; 0x100
   1a758:	str	r3, [sp]
   1a75c:	mov	r1, r9
   1a760:	add	r3, sp, #112	; 0x70
   1a764:	mov	r2, r0
   1a768:	mov	r5, r0
   1a76c:	mov	r0, #3
   1a770:	bl	11218 <__fxstatat64@plt>
   1a774:	cmp	r0, #0
   1a778:	bne	1a7c4 <strspn@plt+0x9330>
   1a77c:	ldrd	r0, [sp, #104]	; 0x68
   1a780:	ldrd	r2, [sp, #208]	; 0xd0
   1a784:	cmp	r1, r3
   1a788:	cmpeq	r0, r2
   1a78c:	movne	r4, #0
   1a790:	beq	1a7e0 <strspn@plt+0x934c>
   1a794:	mov	r0, r5
   1a798:	bl	14800 <strspn@plt+0x336c>
   1a79c:	mov	r0, r4
   1a7a0:	add	sp, sp, #216	; 0xd8
   1a7a4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a7a8:	bl	1132c <__errno_location@plt>
   1a7ac:	mov	r3, r5
   1a7b0:	ldr	r2, [pc, #68]	; 1a7fc <strspn@plt+0x9368>
   1a7b4:	ldr	r1, [r0]
   1a7b8:	mov	r0, #1
   1a7bc:	bl	11284 <error@plt>
   1a7c0:	b	1a744 <strspn@plt+0x92b0>
   1a7c4:	bl	1132c <__errno_location@plt>
   1a7c8:	mov	r3, r5
   1a7cc:	ldr	r2, [pc, #40]	; 1a7fc <strspn@plt+0x9368>
   1a7d0:	ldr	r1, [r0]
   1a7d4:	mov	r0, #1
   1a7d8:	bl	11284 <error@plt>
   1a7dc:	b	1a77c <strspn@plt+0x92e8>
   1a7e0:	ldrd	r0, [sp, #8]
   1a7e4:	ldrd	r2, [sp, #112]	; 0x70
   1a7e8:	cmp	r1, r3
   1a7ec:	cmpeq	r0, r2
   1a7f0:	moveq	r4, #1
   1a7f4:	movne	r4, #0
   1a7f8:	b	1a794 <strspn@plt+0x9300>
   1a7fc:	andeq	lr, r1, ip, ror r4
   1a800:	push	{r4, r5, r6, lr}
   1a804:	ldr	r4, [r0], #8
   1a808:	cmp	r4, r0
   1a80c:	beq	1a82c <strspn@plt+0x9398>
   1a810:	mov	r0, r4
   1a814:	bl	1c0ec <strspn@plt+0xac58>
   1a818:	cmp	r0, #0
   1a81c:	movne	r3, r0
   1a820:	moveq	r3, r4
   1a824:	mov	r0, r3
   1a828:	pop	{r4, r5, r6, pc}
   1a82c:	mov	r0, r1
   1a830:	mov	r5, r1
   1a834:	bl	1c0c0 <strspn@plt+0xac2c>
   1a838:	subs	r3, r0, #0
   1a83c:	beq	1a824 <strspn@plt+0x9390>
   1a840:	mov	r2, r5
   1a844:	mov	r1, r4
   1a848:	pop	{r4, r5, r6, lr}
   1a84c:	b	111ac <memcpy@plt>
   1a850:	push	{r4, r5, r6, lr}
   1a854:	mov	r5, r0
   1a858:	ldr	r3, [r0, #4]
   1a85c:	mov	r4, r0
   1a860:	ldr	r0, [r5], #8
   1a864:	lsl	r6, r3, #1
   1a868:	cmp	r0, r5
   1a86c:	beq	1a878 <strspn@plt+0x93e4>
   1a870:	bl	14800 <strspn@plt+0x336c>
   1a874:	ldr	r3, [r4, #4]
   1a878:	cmp	r6, r3
   1a87c:	bcc	1a8ac <strspn@plt+0x9418>
   1a880:	mov	r0, r6
   1a884:	bl	1c0c0 <strspn@plt+0xac2c>
   1a888:	cmp	r0, #0
   1a88c:	mov	r3, r0
   1a890:	mov	r2, r0
   1a894:	moveq	r3, r5
   1a898:	moveq	r6, #1024	; 0x400
   1a89c:	movne	r2, #1
   1a8a0:	stm	r4, {r3, r6}
   1a8a4:	mov	r0, r2
   1a8a8:	pop	{r4, r5, r6, pc}
   1a8ac:	bl	1132c <__errno_location@plt>
   1a8b0:	mov	r1, #12
   1a8b4:	mov	r3, r5
   1a8b8:	mov	r6, #1024	; 0x400
   1a8bc:	mov	r2, #0
   1a8c0:	str	r1, [r0]
   1a8c4:	b	1a8a0 <strspn@plt+0x940c>
   1a8c8:	push	{r4, r5, r6, r7, r8, lr}
   1a8cc:	mov	r5, r0
   1a8d0:	ldr	r3, [r0, #4]
   1a8d4:	ldr	r8, [r5], #8
   1a8d8:	mov	r4, r0
   1a8dc:	cmp	r8, r5
   1a8e0:	lsl	r7, r3, #1
   1a8e4:	beq	1a93c <strspn@plt+0x94a8>
   1a8e8:	cmp	r3, r7
   1a8ec:	bhi	1a914 <strspn@plt+0x9480>
   1a8f0:	mov	r0, r8
   1a8f4:	mov	r1, r7
   1a8f8:	bl	1c0ec <strspn@plt+0xac58>
   1a8fc:	subs	r6, r0, #0
   1a900:	ldreq	r8, [r4]
   1a904:	beq	1a920 <strspn@plt+0x948c>
   1a908:	stm	r4, {r6, r7}
   1a90c:	mov	r0, #1
   1a910:	pop	{r4, r5, r6, r7, r8, pc}
   1a914:	bl	1132c <__errno_location@plt>
   1a918:	mov	r3, #12
   1a91c:	str	r3, [r0]
   1a920:	mov	r0, r8
   1a924:	bl	14800 <strspn@plt+0x336c>
   1a928:	mov	r3, #1024	; 0x400
   1a92c:	str	r5, [r4]
   1a930:	str	r3, [r4, #4]
   1a934:	mov	r0, #0
   1a938:	pop	{r4, r5, r6, r7, r8, pc}
   1a93c:	mov	r0, r7
   1a940:	bl	1c0c0 <strspn@plt+0xac2c>
   1a944:	subs	r6, r0, #0
   1a948:	beq	1a934 <strspn@plt+0x94a0>
   1a94c:	mov	r1, r8
   1a950:	ldr	r2, [r4, #4]
   1a954:	bl	111ac <memcpy@plt>
   1a958:	b	1a908 <strspn@plt+0x9474>
   1a95c:	andeq	r0, r0, r0
   1a960:	push	{lr}		; (str lr, [sp, #-4]!)
   1a964:	sub	sp, sp, #108	; 0x6c
   1a968:	mov	r1, r0
   1a96c:	mov	r2, sp
   1a970:	mov	r0, #3
   1a974:	bl	1147c <__lxstat64@plt>
   1a978:	cmp	r0, #0
   1a97c:	bne	1a99c <strspn@plt+0x9508>
   1a980:	bl	1132c <__errno_location@plt>
   1a984:	mvn	r3, #0
   1a988:	mov	r2, #17
   1a98c:	str	r2, [r0]
   1a990:	mov	r0, r3
   1a994:	add	sp, sp, #108	; 0x6c
   1a998:	pop	{pc}		; (ldr pc, [sp], #4)
   1a99c:	bl	1132c <__errno_location@plt>
   1a9a0:	ldr	r3, [r0]
   1a9a4:	cmp	r3, #75	; 0x4b
   1a9a8:	beq	1a984 <strspn@plt+0x94f0>
   1a9ac:	subs	r3, r3, #2
   1a9b0:	mvnne	r3, #0
   1a9b4:	mov	r0, r3
   1a9b8:	add	sp, sp, #108	; 0x6c
   1a9bc:	pop	{pc}		; (ldr pc, [sp], #4)
   1a9c0:	mov	r1, #448	; 0x1c0
   1a9c4:	b	11344 <mkdir@plt>
   1a9c8:	ldr	r1, [r1]
   1a9cc:	mov	r2, #384	; 0x180
   1a9d0:	bic	r1, r1, #195	; 0xc3
   1a9d4:	orr	r1, r1, #194	; 0xc2
   1a9d8:	b	11290 <open64@plt>
   1a9dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a9e0:	sub	sp, sp, #68	; 0x44
   1a9e4:	mov	r6, r1
   1a9e8:	mov	r8, r3
   1a9ec:	mov	r7, r0
   1a9f0:	str	r2, [sp, #28]
   1a9f4:	str	r3, [sp, #32]
   1a9f8:	str	r0, [sp, #20]
   1a9fc:	bl	1132c <__errno_location@plt>
   1aa00:	add	r4, sp, #40	; 0x28
   1aa04:	ldr	r3, [pc, #516]	; 1ac10 <strspn@plt+0x977c>
   1aa08:	lsr	r4, r4, #3
   1aa0c:	mov	r5, #0
   1aa10:	sub	r3, r8, r3
   1aa14:	clz	r3, r3
   1aa18:	lsr	r3, r3, #5
   1aa1c:	str	r3, [sp, #8]
   1aa20:	strd	r4, [sp, #40]	; 0x28
   1aa24:	mov	r9, r0
   1aa28:	str	r0, [sp, #16]
   1aa2c:	mov	r0, r7
   1aa30:	bl	11314 <strlen@plt>
   1aa34:	add	r3, r6, #6
   1aa38:	cmp	r0, r3
   1aa3c:	ldr	r3, [r9]
   1aa40:	str	r3, [sp, #36]	; 0x24
   1aa44:	bcc	1abe4 <strspn@plt+0x9750>
   1aa48:	mvn	r3, #5
   1aa4c:	sub	r3, r3, r6
   1aa50:	add	r6, r3, r0
   1aa54:	add	r3, r7, r6
   1aa58:	mov	r0, r3
   1aa5c:	ldr	r1, [pc, #432]	; 1ac14 <strspn@plt+0x9780>
   1aa60:	str	r3, [sp, #24]
   1aa64:	bl	11494 <strspn@plt>
   1aa68:	cmp	r0, #5
   1aa6c:	bls	1abe4 <strspn@plt+0x9750>
   1aa70:	ldr	r2, [pc, #416]	; 1ac18 <strspn@plt+0x9784>
   1aa74:	add	r3, r6, #6
   1aa78:	str	r2, [sp, #12]
   1aa7c:	ldr	r2, [sp, #20]
   1aa80:	add	r9, pc, #376	; 0x178
   1aa84:	ldrd	r8, [r9]
   1aa88:	ldr	r6, [pc, #396]	; 1ac1c <strspn@plt+0x9788>
   1aa8c:	ldr	sl, [pc, #396]	; 1ac20 <strspn@plt+0x978c>
   1aa90:	add	r3, r2, r3
   1aa94:	mov	r7, #1
   1aa98:	str	r3, [sp, #4]
   1aa9c:	mov	r3, #0
   1aaa0:	str	r3, [sp]
   1aaa4:	ldr	fp, [sp, #24]
   1aaa8:	ldr	r3, [sp]
   1aaac:	cmp	r3, #0
   1aab0:	subne	r3, r3, #1
   1aab4:	strne	r3, [sp]
   1aab8:	bne	1ab44 <strspn@plt+0x96b0>
   1aabc:	ldr	r3, [sp, #8]
   1aac0:	cmp	r3, #0
   1aac4:	bne	1ab18 <strspn@plt+0x9684>
   1aac8:	add	r1, sp, #56	; 0x38
   1aacc:	mov	r0, r7
   1aad0:	bl	11194 <clock_gettime@plt>
   1aad4:	ldr	r1, [sp, #60]	; 0x3c
   1aad8:	eor	r2, r4, r1
   1aadc:	eor	r3, r5, r1, asr #31
   1aae0:	mul	r1, sl, r2
   1aae4:	umull	r4, r5, r2, r6
   1aae8:	mla	r3, r6, r3, r1
   1aaec:	add	r5, r3, r5
   1aaf0:	add	r3, pc, #272	; 0x110
   1aaf4:	ldrd	r2, [r3]
   1aaf8:	adds	r2, r2, r4
   1aafc:	adc	r3, r3, r5
   1ab00:	mov	r4, r2
   1ab04:	mov	r5, r3
   1ab08:	cmp	r5, r9
   1ab0c:	cmpeq	r4, r8
   1ab10:	strd	r4, [sp, #40]	; 0x28
   1ab14:	bls	1ab38 <strspn@plt+0x96a4>
   1ab18:	mov	r2, r7
   1ab1c:	mov	r1, #8
   1ab20:	add	r0, sp, #48	; 0x30
   1ab24:	bl	11434 <getrandom@plt>
   1ab28:	cmp	r0, #8
   1ab2c:	bne	1aac8 <strspn@plt+0x9634>
   1ab30:	ldrd	r4, [sp, #48]	; 0x30
   1ab34:	b	1ab08 <strspn@plt+0x9674>
   1ab38:	mov	r3, #9
   1ab3c:	str	r3, [sp]
   1ab40:	str	r7, [sp, #8]
   1ab44:	mov	r0, r4
   1ab48:	mov	r1, r5
   1ab4c:	mov	r2, #62	; 0x3e
   1ab50:	mov	r3, #0
   1ab54:	bl	1d054 <strspn@plt+0xbbc0>
   1ab58:	ldr	r3, [pc, #196]	; 1ac24 <strspn@plt+0x9790>
   1ab5c:	mov	r0, r4
   1ab60:	mov	r1, r5
   1ab64:	ldrb	ip, [r3, r2]
   1ab68:	mov	r3, #0
   1ab6c:	mov	r2, #62	; 0x3e
   1ab70:	strb	ip, [fp], #1
   1ab74:	bl	1d054 <strspn@plt+0xbbc0>
   1ab78:	ldr	r3, [sp, #4]
   1ab7c:	cmp	fp, r3
   1ab80:	mov	r4, r0
   1ab84:	mov	r5, r1
   1ab88:	strd	r4, [sp, #40]	; 0x28
   1ab8c:	bne	1aaa8 <strspn@plt+0x9614>
   1ab90:	ldr	r3, [sp, #32]
   1ab94:	ldr	r1, [sp, #28]
   1ab98:	ldr	r0, [sp, #20]
   1ab9c:	blx	r3
   1aba0:	ldr	r3, [sp, #16]
   1aba4:	cmp	r0, #0
   1aba8:	bge	1abd4 <strspn@plt+0x9740>
   1abac:	ldr	r3, [r3]
   1abb0:	cmp	r3, #17
   1abb4:	bne	1abc8 <strspn@plt+0x9734>
   1abb8:	ldr	r3, [sp, #12]
   1abbc:	subs	r3, r3, #1
   1abc0:	str	r3, [sp, #12]
   1abc4:	bne	1aaa4 <strspn@plt+0x9610>
   1abc8:	mvn	r0, #0
   1abcc:	add	sp, sp, #68	; 0x44
   1abd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1abd4:	ldr	r2, [sp, #36]	; 0x24
   1abd8:	str	r2, [r3]
   1abdc:	add	sp, sp, #68	; 0x44
   1abe0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1abe4:	ldr	r2, [sp, #16]
   1abe8:	mov	r3, #22
   1abec:	mvn	r0, #0
   1abf0:	str	r3, [r2]
   1abf4:	add	sp, sp, #68	; 0x44
   1abf8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1abfc:	nop			; (mov r0, r0)
   1ac00:	beq	fe9efc04 <optarg@@GLIBC_2.4+0xfe9c0a44>
   1ac04:			; <UNDEFINED> instruction: 0xf49998db
   1ac08:	strlt	pc, [r4, #-813]	; 0xfffffcd3
   1ac0c:	andeq	r0, r0, r0
   1ac10:	andeq	sl, r1, r0, ror #18
   1ac14:	andeq	lr, r1, r8, lsl sl
   1ac18:	strdeq	sl, [r3], -r8
   1ac1c:			; <UNDEFINED> instruction: 0x87b0b0fd
   1ac20:	ldrcs	r2, [fp, r6, ror #29]!
   1ac24:	andeq	lr, r1, r8, lsr #12
   1ac28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ac2c:	sub	sp, sp, #76	; 0x4c
   1ac30:	mov	r5, r1
   1ac34:	mov	r7, r3
   1ac38:	mov	r6, r0
   1ac3c:	str	r2, [sp, #28]
   1ac40:	str	r3, [sp, #32]
   1ac44:	str	r0, [sp, #16]
   1ac48:	bl	1132c <__errno_location@plt>
   1ac4c:	add	r3, sp, #48	; 0x30
   1ac50:	ldr	r2, [pc, #552]	; 1ae80 <strspn@plt+0x99ec>
   1ac54:	lsr	r3, r3, #3
   1ac58:	str	r3, [sp, #48]	; 0x30
   1ac5c:	mov	r4, #0
   1ac60:	sub	r3, r7, r2
   1ac64:	clz	r3, r3
   1ac68:	lsr	r3, r3, #5
   1ac6c:	str	r3, [sp, #12]
   1ac70:	str	r4, [sp, #52]	; 0x34
   1ac74:	mov	r8, r0
   1ac78:	str	r0, [sp, #24]
   1ac7c:	mov	r0, r6
   1ac80:	bl	11314 <strlen@plt>
   1ac84:	ldr	r3, [sp, #112]	; 0x70
   1ac88:	add	r3, r5, r3
   1ac8c:	cmp	r0, r3
   1ac90:	ldr	r3, [r8]
   1ac94:	str	r3, [sp, #44]	; 0x2c
   1ac98:	bcc	1ae54 <strspn@plt+0x99c0>
   1ac9c:	ldr	r3, [sp, #112]	; 0x70
   1aca0:	ldr	r1, [pc, #476]	; 1ae84 <strspn@plt+0x99f0>
   1aca4:	sub	r0, r0, r3
   1aca8:	sub	r5, r0, r5
   1acac:	add	r3, r6, r5
   1acb0:	mov	r0, r3
   1acb4:	str	r3, [sp, #36]	; 0x24
   1acb8:	bl	11494 <strspn@plt>
   1acbc:	ldr	r3, [sp, #112]	; 0x70
   1acc0:	cmp	r3, r0
   1acc4:	bhi	1ae54 <strspn@plt+0x99c0>
   1acc8:	ldr	r3, [pc, #440]	; 1ae88 <strspn@plt+0x99f4>
   1accc:	add	r9, pc, #412	; 0x19c
   1acd0:	ldrd	r8, [r9]
   1acd4:	str	r3, [sp, #20]
   1acd8:	ldr	r6, [pc, #428]	; 1ae8c <strspn@plt+0x99f8>
   1acdc:	ldr	r3, [sp, #112]	; 0x70
   1ace0:	ldr	fp, [pc, #424]	; 1ae90 <strspn@plt+0x99fc>
   1ace4:	add	r3, r3, r5
   1ace8:	str	r4, [sp, #4]
   1acec:	str	r3, [sp, #40]	; 0x28
   1acf0:	ldr	r3, [sp, #112]	; 0x70
   1acf4:	cmp	r3, #0
   1acf8:	beq	1ae00 <strspn@plt+0x996c>
   1acfc:	ldr	r3, [sp, #16]
   1ad00:	ldr	r2, [sp, #40]	; 0x28
   1ad04:	ldrd	r4, [sp, #48]	; 0x30
   1ad08:	ldr	sl, [sp, #36]	; 0x24
   1ad0c:	mov	r7, #1
   1ad10:	add	r3, r3, r2
   1ad14:	str	r3, [sp, #8]
   1ad18:	ldr	r3, [sp, #4]
   1ad1c:	cmp	r3, #0
   1ad20:	subne	r3, r3, #1
   1ad24:	strne	r3, [sp, #4]
   1ad28:	bne	1adb4 <strspn@plt+0x9920>
   1ad2c:	ldr	r3, [sp, #12]
   1ad30:	cmp	r3, #0
   1ad34:	bne	1ad88 <strspn@plt+0x98f4>
   1ad38:	add	r1, sp, #64	; 0x40
   1ad3c:	mov	r0, r7
   1ad40:	bl	11194 <clock_gettime@plt>
   1ad44:	ldr	r1, [sp, #68]	; 0x44
   1ad48:	eor	r2, r4, r1
   1ad4c:	eor	r3, r5, r1, asr #31
   1ad50:	mul	r1, fp, r2
   1ad54:	umull	r4, r5, r2, r6
   1ad58:	mla	r3, r6, r3, r1
   1ad5c:	add	r5, r3, r5
   1ad60:	add	r3, pc, #272	; 0x110
   1ad64:	ldrd	r2, [r3]
   1ad68:	adds	r2, r2, r4
   1ad6c:	adc	r3, r3, r5
   1ad70:	mov	r4, r2
   1ad74:	mov	r5, r3
   1ad78:	cmp	r5, r9
   1ad7c:	cmpeq	r4, r8
   1ad80:	strd	r4, [sp, #48]	; 0x30
   1ad84:	bls	1ada8 <strspn@plt+0x9914>
   1ad88:	mov	r2, r7
   1ad8c:	mov	r1, #8
   1ad90:	add	r0, sp, #56	; 0x38
   1ad94:	bl	11434 <getrandom@plt>
   1ad98:	cmp	r0, #8
   1ad9c:	bne	1ad38 <strspn@plt+0x98a4>
   1ada0:	ldrd	r4, [sp, #56]	; 0x38
   1ada4:	b	1ad78 <strspn@plt+0x98e4>
   1ada8:	mov	r3, #9
   1adac:	str	r3, [sp, #4]
   1adb0:	str	r7, [sp, #12]
   1adb4:	mov	r0, r4
   1adb8:	mov	r1, r5
   1adbc:	mov	r2, #62	; 0x3e
   1adc0:	mov	r3, #0
   1adc4:	bl	1d054 <strspn@plt+0xbbc0>
   1adc8:	ldr	r3, [pc, #196]	; 1ae94 <strspn@plt+0x9a00>
   1adcc:	mov	r0, r4
   1add0:	mov	r1, r5
   1add4:	ldrb	ip, [r3, r2]
   1add8:	mov	r3, #0
   1addc:	mov	r2, #62	; 0x3e
   1ade0:	strb	ip, [sl], #1
   1ade4:	bl	1d054 <strspn@plt+0xbbc0>
   1ade8:	ldr	r3, [sp, #8]
   1adec:	cmp	r3, sl
   1adf0:	mov	r4, r0
   1adf4:	mov	r5, r1
   1adf8:	strd	r4, [sp, #48]	; 0x30
   1adfc:	bne	1ad18 <strspn@plt+0x9884>
   1ae00:	ldr	r3, [sp, #32]
   1ae04:	ldr	r1, [sp, #28]
   1ae08:	ldr	r0, [sp, #16]
   1ae0c:	blx	r3
   1ae10:	ldr	r3, [sp, #24]
   1ae14:	cmp	r0, #0
   1ae18:	bge	1ae44 <strspn@plt+0x99b0>
   1ae1c:	ldr	r3, [r3]
   1ae20:	cmp	r3, #17
   1ae24:	bne	1ae38 <strspn@plt+0x99a4>
   1ae28:	ldr	r3, [sp, #20]
   1ae2c:	subs	r3, r3, #1
   1ae30:	str	r3, [sp, #20]
   1ae34:	bne	1acf0 <strspn@plt+0x985c>
   1ae38:	mvn	r0, #0
   1ae3c:	add	sp, sp, #76	; 0x4c
   1ae40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ae44:	ldr	r2, [sp, #44]	; 0x2c
   1ae48:	str	r2, [r3]
   1ae4c:	add	sp, sp, #76	; 0x4c
   1ae50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ae54:	ldr	r2, [sp, #24]
   1ae58:	mov	r3, #22
   1ae5c:	mvn	r0, #0
   1ae60:	str	r3, [r2]
   1ae64:	add	sp, sp, #76	; 0x4c
   1ae68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ae6c:	nop			; (mov r0, r0)
   1ae70:	beq	fe9efe74 <optarg@@GLIBC_2.4+0xfe9c0cb4>
   1ae74:			; <UNDEFINED> instruction: 0xf49998db
   1ae78:	strlt	pc, [r4, #-813]	; 0xfffffcd3
   1ae7c:	andeq	r0, r0, r0
   1ae80:	andeq	sl, r1, r0, ror #18
   1ae84:	andeq	lr, r1, r8, lsl sl
   1ae88:	strdeq	sl, [r3], -r8
   1ae8c:			; <UNDEFINED> instruction: 0x87b0b0fd
   1ae90:	ldrcs	r2, [fp, r6, ror #29]!
   1ae94:	andeq	lr, r1, r8, lsr #12
   1ae98:	push	{lr}		; (str lr, [sp, #-4]!)
   1ae9c:	sub	sp, sp, #20
   1aea0:	ldr	lr, [pc, #36]	; 1aecc <strspn@plt+0x9a38>
   1aea4:	add	ip, sp, #16
   1aea8:	add	r3, lr, r3, lsl #2
   1aeac:	ldr	lr, [sp, #24]
   1aeb0:	str	r2, [ip, #-4]!
   1aeb4:	ldr	r3, [r3, #64]	; 0x40
   1aeb8:	mov	r2, ip
   1aebc:	str	lr, [sp]
   1aec0:	bl	1ac28 <strspn@plt+0x9794>
   1aec4:	add	sp, sp, #20
   1aec8:	pop	{pc}		; (ldr pc, [sp], #4)
   1aecc:	andeq	lr, r1, r8, lsr #12
   1aed0:	push	{lr}		; (str lr, [sp, #-4]!)
   1aed4:	sub	sp, sp, #12
   1aed8:	ldr	lr, [pc, #28]	; 1aefc <strspn@plt+0x9a68>
   1aedc:	add	ip, sp, #8
   1aee0:	add	r3, lr, r3, lsl #2
   1aee4:	str	r2, [ip, #-4]!
   1aee8:	ldr	r3, [r3, #64]	; 0x40
   1aeec:	mov	r2, ip
   1aef0:	bl	1a9dc <strspn@plt+0x9548>
   1aef4:	add	sp, sp, #12
   1aef8:	pop	{pc}		; (ldr pc, [sp], #4)
   1aefc:	andeq	lr, r1, r8, lsr #12
   1af00:	b	1a9dc <strspn@plt+0x9548>
   1af04:	cmp	r0, #2
   1af08:	push	{r4, r5, r6, r7, r8, lr}
   1af0c:	mov	r4, r0
   1af10:	bhi	1af38 <strspn@plt+0x9aa4>
   1af14:	bl	1c934 <strspn@plt+0xb4a0>
   1af18:	mov	r7, r0
   1af1c:	bl	1132c <__errno_location@plt>
   1af20:	mov	r5, r0
   1af24:	mov	r0, r4
   1af28:	ldr	r6, [r5]
   1af2c:	mov	r4, r7
   1af30:	bl	11470 <close@plt>
   1af34:	str	r6, [r5]
   1af38:	mov	r0, r4
   1af3c:	pop	{r4, r5, r6, r7, r8, pc}
   1af40:	push	{r4, r5, r6, lr}
   1af44:	sub	sp, sp, #32
   1af48:	cmp	r1, #0
   1af4c:	mov	r4, r0
   1af50:	ldr	r5, [sp, #48]	; 0x30
   1af54:	ldr	r6, [sp, #52]	; 0x34
   1af58:	beq	1b270 <strspn@plt+0x9ddc>
   1af5c:	stm	sp, {r2, r3}
   1af60:	mov	r3, r1
   1af64:	ldr	r2, [pc, #808]	; 1b294 <strspn@plt+0x9e00>
   1af68:	mov	r1, #1
   1af6c:	bl	1138c <__fprintf_chk@plt>
   1af70:	mov	r2, #5
   1af74:	ldr	r1, [pc, #796]	; 1b298 <strspn@plt+0x9e04>
   1af78:	mov	r0, #0
   1af7c:	bl	111e8 <dcgettext@plt>
   1af80:	ldr	r3, [pc, #788]	; 1b29c <strspn@plt+0x9e08>
   1af84:	ldr	r2, [pc, #788]	; 1b2a0 <strspn@plt+0x9e0c>
   1af88:	str	r3, [sp]
   1af8c:	mov	r1, #1
   1af90:	mov	r3, r0
   1af94:	mov	r0, r4
   1af98:	bl	1138c <__fprintf_chk@plt>
   1af9c:	mov	r1, r4
   1afa0:	mov	r0, #10
   1afa4:	bl	111dc <fputc_unlocked@plt>
   1afa8:	mov	r2, #5
   1afac:	ldr	r1, [pc, #752]	; 1b2a4 <strspn@plt+0x9e10>
   1afb0:	mov	r0, #0
   1afb4:	bl	111e8 <dcgettext@plt>
   1afb8:	mov	r1, #1
   1afbc:	ldr	r3, [pc, #740]	; 1b2a8 <strspn@plt+0x9e14>
   1afc0:	mov	r2, r0
   1afc4:	mov	r0, r4
   1afc8:	bl	1138c <__fprintf_chk@plt>
   1afcc:	mov	r1, r4
   1afd0:	mov	r0, #10
   1afd4:	bl	111dc <fputc_unlocked@plt>
   1afd8:	cmp	r6, #9
   1afdc:	ldrls	pc, [pc, r6, lsl #2]
   1afe0:	b	1b288 <strspn@plt+0x9df4>
   1afe4:	andeq	fp, r1, r8, rrx
   1afe8:	andeq	fp, r1, r0, ror r0
   1afec:	muleq	r1, ip, r0
   1aff0:	ldrdeq	fp, [r1], -r0
   1aff4:	andeq	fp, r1, ip, lsl #2
   1aff8:	andeq	fp, r1, r8, asr #2
   1affc:	andeq	fp, r1, r4, lsl #3
   1b000:	andeq	fp, r1, r8, asr #3
   1b004:	andeq	fp, r1, r8, lsl r2
   1b008:	andeq	fp, r1, ip
   1b00c:	ldr	r1, [pc, #664]	; 1b2ac <strspn@plt+0x9e18>
   1b010:	mov	r2, #5
   1b014:	mov	r0, #0
   1b018:	bl	111e8 <dcgettext@plt>
   1b01c:	ldr	ip, [r5, #32]
   1b020:	ldr	r1, [r5, #28]
   1b024:	ldr	r2, [r5, #24]
   1b028:	ldr	r3, [r5]
   1b02c:	ldr	r6, [r5, #20]
   1b030:	str	ip, [sp, #28]
   1b034:	ldr	lr, [r5, #16]
   1b038:	str	r1, [sp, #24]
   1b03c:	ldr	ip, [r5, #12]
   1b040:	str	r2, [sp, #20]
   1b044:	ldr	r1, [r5, #8]
   1b048:	ldr	r2, [r5, #4]
   1b04c:	str	r6, [sp, #16]
   1b050:	stmib	sp, {r1, ip, lr}
   1b054:	mov	r1, #1
   1b058:	str	r2, [sp]
   1b05c:	mov	r2, r0
   1b060:	mov	r0, r4
   1b064:	bl	1138c <__fprintf_chk@plt>
   1b068:	add	sp, sp, #32
   1b06c:	pop	{r4, r5, r6, pc}
   1b070:	mov	r2, #5
   1b074:	ldr	r1, [pc, #564]	; 1b2b0 <strspn@plt+0x9e1c>
   1b078:	mov	r0, #0
   1b07c:	bl	111e8 <dcgettext@plt>
   1b080:	ldr	r3, [r5]
   1b084:	mov	r1, #1
   1b088:	mov	r2, r0
   1b08c:	mov	r0, r4
   1b090:	add	sp, sp, #32
   1b094:	pop	{r4, r5, r6, lr}
   1b098:	b	1138c <__fprintf_chk@plt>
   1b09c:	mov	r2, #5
   1b0a0:	ldr	r1, [pc, #524]	; 1b2b4 <strspn@plt+0x9e20>
   1b0a4:	mov	r0, #0
   1b0a8:	bl	111e8 <dcgettext@plt>
   1b0ac:	ldr	r2, [r5, #4]
   1b0b0:	ldr	r3, [r5]
   1b0b4:	mov	r1, #1
   1b0b8:	str	r2, [sp, #48]	; 0x30
   1b0bc:	mov	r2, r0
   1b0c0:	mov	r0, r4
   1b0c4:	add	sp, sp, #32
   1b0c8:	pop	{r4, r5, r6, lr}
   1b0cc:	b	1138c <__fprintf_chk@plt>
   1b0d0:	mov	r2, #5
   1b0d4:	ldr	r1, [pc, #476]	; 1b2b8 <strspn@plt+0x9e24>
   1b0d8:	mov	r0, #0
   1b0dc:	bl	111e8 <dcgettext@plt>
   1b0e0:	ldr	r1, [r5, #8]
   1b0e4:	ldr	r2, [r5, #4]
   1b0e8:	ldr	r3, [r5]
   1b0ec:	str	r1, [sp, #52]	; 0x34
   1b0f0:	str	r2, [sp, #48]	; 0x30
   1b0f4:	mov	r1, #1
   1b0f8:	mov	r2, r0
   1b0fc:	mov	r0, r4
   1b100:	add	sp, sp, #32
   1b104:	pop	{r4, r5, r6, lr}
   1b108:	b	1138c <__fprintf_chk@plt>
   1b10c:	mov	r2, #5
   1b110:	ldr	r1, [pc, #420]	; 1b2bc <strspn@plt+0x9e28>
   1b114:	mov	r0, #0
   1b118:	bl	111e8 <dcgettext@plt>
   1b11c:	ldr	r1, [r5, #8]
   1b120:	ldr	ip, [r5, #12]
   1b124:	ldr	r2, [r5, #4]
   1b128:	ldr	r3, [r5]
   1b12c:	stmib	sp, {r1, ip}
   1b130:	str	r2, [sp]
   1b134:	mov	r1, #1
   1b138:	mov	r2, r0
   1b13c:	mov	r0, r4
   1b140:	bl	1138c <__fprintf_chk@plt>
   1b144:	b	1b068 <strspn@plt+0x9bd4>
   1b148:	mov	r2, #5
   1b14c:	ldr	r1, [pc, #364]	; 1b2c0 <strspn@plt+0x9e2c>
   1b150:	mov	r0, #0
   1b154:	bl	111e8 <dcgettext@plt>
   1b158:	add	r1, r5, #8
   1b15c:	ldr	r2, [r5, #4]
   1b160:	ldm	r1, {r1, ip, lr}
   1b164:	ldr	r3, [r5]
   1b168:	str	r2, [sp]
   1b16c:	stmib	sp, {r1, ip, lr}
   1b170:	mov	r1, #1
   1b174:	mov	r2, r0
   1b178:	mov	r0, r4
   1b17c:	bl	1138c <__fprintf_chk@plt>
   1b180:	b	1b068 <strspn@plt+0x9bd4>
   1b184:	mov	r2, #5
   1b188:	ldr	r1, [pc, #308]	; 1b2c4 <strspn@plt+0x9e30>
   1b18c:	mov	r0, #0
   1b190:	bl	111e8 <dcgettext@plt>
   1b194:	add	r1, r5, #8
   1b198:	ldr	r2, [r5, #4]
   1b19c:	ldm	r1, {r1, ip, lr}
   1b1a0:	ldr	r6, [r5, #20]
   1b1a4:	ldr	r3, [r5]
   1b1a8:	stmib	sp, {r1, ip, lr}
   1b1ac:	mov	r1, #1
   1b1b0:	str	r2, [sp]
   1b1b4:	str	r6, [sp, #16]
   1b1b8:	mov	r2, r0
   1b1bc:	mov	r0, r4
   1b1c0:	bl	1138c <__fprintf_chk@plt>
   1b1c4:	b	1b068 <strspn@plt+0x9bd4>
   1b1c8:	mov	r2, #5
   1b1cc:	ldr	r1, [pc, #244]	; 1b2c8 <strspn@plt+0x9e34>
   1b1d0:	mov	r0, #0
   1b1d4:	bl	111e8 <dcgettext@plt>
   1b1d8:	ldr	r2, [r5, #24]
   1b1dc:	ldr	r3, [r5]
   1b1e0:	ldr	r6, [r5, #20]
   1b1e4:	ldr	lr, [r5, #16]
   1b1e8:	ldr	ip, [r5, #12]
   1b1ec:	str	r2, [sp, #20]
   1b1f0:	ldr	r1, [r5, #8]
   1b1f4:	ldr	r2, [r5, #4]
   1b1f8:	str	r6, [sp, #16]
   1b1fc:	stmib	sp, {r1, ip, lr}
   1b200:	mov	r1, #1
   1b204:	str	r2, [sp]
   1b208:	mov	r2, r0
   1b20c:	mov	r0, r4
   1b210:	bl	1138c <__fprintf_chk@plt>
   1b214:	b	1b068 <strspn@plt+0x9bd4>
   1b218:	mov	r2, #5
   1b21c:	ldr	r1, [pc, #168]	; 1b2cc <strspn@plt+0x9e38>
   1b220:	mov	r0, #0
   1b224:	bl	111e8 <dcgettext@plt>
   1b228:	ldr	r1, [r5, #28]
   1b22c:	ldr	r2, [r5, #24]
   1b230:	ldr	r3, [r5]
   1b234:	ldr	r6, [r5, #20]
   1b238:	ldr	lr, [r5, #16]
   1b23c:	str	r1, [sp, #24]
   1b240:	ldr	ip, [r5, #12]
   1b244:	str	r2, [sp, #20]
   1b248:	ldr	r1, [r5, #8]
   1b24c:	ldr	r2, [r5, #4]
   1b250:	str	r6, [sp, #16]
   1b254:	stmib	sp, {r1, ip, lr}
   1b258:	mov	r1, #1
   1b25c:	str	r2, [sp]
   1b260:	mov	r2, r0
   1b264:	mov	r0, r4
   1b268:	bl	1138c <__fprintf_chk@plt>
   1b26c:	b	1b068 <strspn@plt+0x9bd4>
   1b270:	str	r3, [sp]
   1b274:	mov	r1, #1
   1b278:	mov	r3, r2
   1b27c:	ldr	r2, [pc, #76]	; 1b2d0 <strspn@plt+0x9e3c>
   1b280:	bl	1138c <__fprintf_chk@plt>
   1b284:	b	1af70 <strspn@plt+0x9adc>
   1b288:	mov	r2, #5
   1b28c:	ldr	r1, [pc, #64]	; 1b2d4 <strspn@plt+0x9e40>
   1b290:	b	1b014 <strspn@plt+0x9b80>
   1b294:	andeq	lr, r1, r4, ror r6
   1b298:	andeq	lr, r1, r8, lsl #13
   1b29c:	andeq	r0, r0, r6, ror #15
   1b2a0:	andeq	lr, r1, r0, ror #18
   1b2a4:	andeq	lr, r1, ip, lsl #13
   1b2a8:	andeq	lr, r1, r8, lsr r7
   1b2ac:	andeq	lr, r1, r8, ror #16
   1b2b0:	andeq	lr, r1, ip, asr r7
   1b2b4:	andeq	lr, r1, ip, ror #14
   1b2b8:	andeq	lr, r1, r4, lsl #15
   1b2bc:	andeq	lr, r1, r0, lsr #15
   1b2c0:	andeq	lr, r1, r0, asr #15
   1b2c4:	andeq	lr, r1, r4, ror #15
   1b2c8:	andeq	lr, r1, ip, lsl #16
   1b2cc:	andeq	lr, r1, r8, lsr r8
   1b2d0:	andeq	lr, r1, r0, lsl #13
   1b2d4:	muleq	r1, ip, r8
   1b2d8:	push	{r4, r5, lr}
   1b2dc:	sub	sp, sp, #12
   1b2e0:	ldr	r5, [sp, #24]
   1b2e4:	ldr	ip, [r5]
   1b2e8:	cmp	ip, #0
   1b2ec:	beq	1b308 <strspn@plt+0x9e74>
   1b2f0:	mov	lr, r5
   1b2f4:	mov	ip, #0
   1b2f8:	ldr	r4, [lr, #4]!
   1b2fc:	add	ip, ip, #1
   1b300:	cmp	r4, #0
   1b304:	bne	1b2f8 <strspn@plt+0x9e64>
   1b308:	stm	sp, {r5, ip}
   1b30c:	bl	1af40 <strspn@plt+0x9aac>
   1b310:	add	sp, sp, #12
   1b314:	pop	{r4, r5, pc}
   1b318:	push	{r4, r5, lr}
   1b31c:	sub	sp, sp, #76	; 0x4c
   1b320:	mov	r5, r0
   1b324:	ldr	ip, [sp, #88]	; 0x58
   1b328:	ldr	r0, [ip]
   1b32c:	cmp	r0, #0
   1b330:	str	r0, [sp, #32]
   1b334:	beq	1b708 <strspn@plt+0xa274>
   1b338:	ldr	r0, [ip, #4]
   1b33c:	cmp	r0, #0
   1b340:	str	r0, [sp, #36]	; 0x24
   1b344:	beq	1b710 <strspn@plt+0xa27c>
   1b348:	ldr	r0, [ip, #8]
   1b34c:	cmp	r0, #0
   1b350:	str	r0, [sp, #40]	; 0x28
   1b354:	beq	1b718 <strspn@plt+0xa284>
   1b358:	ldr	r0, [ip, #12]
   1b35c:	cmp	r0, #0
   1b360:	str	r0, [sp, #44]	; 0x2c
   1b364:	beq	1b720 <strspn@plt+0xa28c>
   1b368:	ldr	r0, [ip, #16]
   1b36c:	cmp	r0, #0
   1b370:	str	r0, [sp, #48]	; 0x30
   1b374:	beq	1b728 <strspn@plt+0xa294>
   1b378:	ldr	r0, [ip, #20]
   1b37c:	cmp	r0, #0
   1b380:	str	r0, [sp, #52]	; 0x34
   1b384:	beq	1b730 <strspn@plt+0xa29c>
   1b388:	ldr	r0, [ip, #24]
   1b38c:	cmp	r0, #0
   1b390:	str	r0, [sp, #56]	; 0x38
   1b394:	beq	1b738 <strspn@plt+0xa2a4>
   1b398:	ldr	r0, [ip, #28]
   1b39c:	cmp	r0, #0
   1b3a0:	str	r0, [sp, #60]	; 0x3c
   1b3a4:	beq	1b740 <strspn@plt+0xa2ac>
   1b3a8:	ldr	r0, [ip, #32]
   1b3ac:	cmp	r0, #0
   1b3b0:	str	r0, [sp, #64]	; 0x40
   1b3b4:	beq	1b748 <strspn@plt+0xa2b4>
   1b3b8:	ldr	r0, [ip, #36]	; 0x24
   1b3bc:	cmp	r0, #0
   1b3c0:	movne	r4, #10
   1b3c4:	moveq	r4, #9
   1b3c8:	cmp	r1, #0
   1b3cc:	beq	1b6e0 <strspn@plt+0xa24c>
   1b3d0:	stm	sp, {r2, r3}
   1b3d4:	mov	r0, r5
   1b3d8:	mov	r3, r1
   1b3dc:	ldr	r2, [pc, #876]	; 1b750 <strspn@plt+0xa2bc>
   1b3e0:	mov	r1, #1
   1b3e4:	bl	1138c <__fprintf_chk@plt>
   1b3e8:	mov	r2, #5
   1b3ec:	ldr	r1, [pc, #864]	; 1b754 <strspn@plt+0xa2c0>
   1b3f0:	mov	r0, #0
   1b3f4:	bl	111e8 <dcgettext@plt>
   1b3f8:	ldr	r3, [pc, #856]	; 1b758 <strspn@plt+0xa2c4>
   1b3fc:	ldr	r2, [pc, #856]	; 1b75c <strspn@plt+0xa2c8>
   1b400:	str	r3, [sp]
   1b404:	mov	r1, #1
   1b408:	mov	r3, r0
   1b40c:	mov	r0, r5
   1b410:	bl	1138c <__fprintf_chk@plt>
   1b414:	mov	r1, r5
   1b418:	mov	r0, #10
   1b41c:	bl	111dc <fputc_unlocked@plt>
   1b420:	mov	r2, #5
   1b424:	ldr	r1, [pc, #820]	; 1b760 <strspn@plt+0xa2cc>
   1b428:	mov	r0, #0
   1b42c:	bl	111e8 <dcgettext@plt>
   1b430:	mov	r1, #1
   1b434:	ldr	r3, [pc, #808]	; 1b764 <strspn@plt+0xa2d0>
   1b438:	mov	r2, r0
   1b43c:	mov	r0, r5
   1b440:	bl	1138c <__fprintf_chk@plt>
   1b444:	mov	r1, r5
   1b448:	mov	r0, #10
   1b44c:	bl	111dc <fputc_unlocked@plt>
   1b450:	cmp	r4, #9
   1b454:	ldrls	pc, [pc, r4, lsl #2]
   1b458:	b	1b6fc <strspn@plt+0xa268>
   1b45c:	andeq	fp, r1, r0, ror #9
   1b460:	andeq	fp, r1, r8, ror #9
   1b464:	andeq	fp, r1, r4, lsl r5
   1b468:	andeq	fp, r1, r8, asr #10
   1b46c:	andeq	fp, r1, r0, lsl #11
   1b470:			; <UNDEFINED> instruction: 0x0001b5bc
   1b474:	strdeq	fp, [r1], -r8
   1b478:	andeq	fp, r1, ip, lsr r6
   1b47c:	andeq	fp, r1, r8, lsl #13
   1b480:	andeq	fp, r1, r4, lsl #9
   1b484:	ldr	r1, [pc, #732]	; 1b768 <strspn@plt+0xa2d4>
   1b488:	mov	r2, #5
   1b48c:	mov	r0, #0
   1b490:	bl	111e8 <dcgettext@plt>
   1b494:	ldr	ip, [sp, #64]	; 0x40
   1b498:	ldr	r1, [sp, #60]	; 0x3c
   1b49c:	ldr	r2, [sp, #56]	; 0x38
   1b4a0:	ldr	lr, [sp, #48]	; 0x30
   1b4a4:	str	ip, [sp, #28]
   1b4a8:	str	r1, [sp, #24]
   1b4ac:	ldr	ip, [sp, #44]	; 0x2c
   1b4b0:	ldr	r1, [sp, #40]	; 0x28
   1b4b4:	ldr	r4, [sp, #52]	; 0x34
   1b4b8:	str	r2, [sp, #20]
   1b4bc:	ldr	r2, [sp, #36]	; 0x24
   1b4c0:	stmib	sp, {r1, ip, lr}
   1b4c4:	mov	r1, #1
   1b4c8:	str	r2, [sp]
   1b4cc:	ldr	r3, [sp, #32]
   1b4d0:	str	r4, [sp, #16]
   1b4d4:	mov	r2, r0
   1b4d8:	mov	r0, r5
   1b4dc:	bl	1138c <__fprintf_chk@plt>
   1b4e0:	add	sp, sp, #76	; 0x4c
   1b4e4:	pop	{r4, r5, pc}
   1b4e8:	mov	r2, #5
   1b4ec:	ldr	r1, [pc, #632]	; 1b76c <strspn@plt+0xa2d8>
   1b4f0:	mov	r0, #0
   1b4f4:	bl	111e8 <dcgettext@plt>
   1b4f8:	ldr	r3, [sp, #32]
   1b4fc:	mov	r1, #1
   1b500:	mov	r2, r0
   1b504:	mov	r0, r5
   1b508:	add	sp, sp, #76	; 0x4c
   1b50c:	pop	{r4, r5, lr}
   1b510:	b	1138c <__fprintf_chk@plt>
   1b514:	mov	r2, #5
   1b518:	ldr	r1, [pc, #592]	; 1b770 <strspn@plt+0xa2dc>
   1b51c:	mov	r0, #0
   1b520:	bl	111e8 <dcgettext@plt>
   1b524:	ldr	r2, [sp, #36]	; 0x24
   1b528:	ldr	r3, [sp, #32]
   1b52c:	str	r2, [sp, #88]	; 0x58
   1b530:	mov	r1, #1
   1b534:	mov	r2, r0
   1b538:	mov	r0, r5
   1b53c:	add	sp, sp, #76	; 0x4c
   1b540:	pop	{r4, r5, lr}
   1b544:	b	1138c <__fprintf_chk@plt>
   1b548:	mov	r2, #5
   1b54c:	ldr	r1, [pc, #544]	; 1b774 <strspn@plt+0xa2e0>
   1b550:	mov	r0, #0
   1b554:	bl	111e8 <dcgettext@plt>
   1b558:	ldr	r1, [sp, #40]	; 0x28
   1b55c:	ldr	r2, [sp, #36]	; 0x24
   1b560:	str	r1, [sp, #4]
   1b564:	str	r2, [sp]
   1b568:	ldr	r3, [sp, #32]
   1b56c:	mov	r1, #1
   1b570:	mov	r2, r0
   1b574:	mov	r0, r5
   1b578:	bl	1138c <__fprintf_chk@plt>
   1b57c:	b	1b4e0 <strspn@plt+0xa04c>
   1b580:	mov	r2, #5
   1b584:	ldr	r1, [pc, #492]	; 1b778 <strspn@plt+0xa2e4>
   1b588:	mov	r0, #0
   1b58c:	bl	111e8 <dcgettext@plt>
   1b590:	ldr	r1, [sp, #40]	; 0x28
   1b594:	ldr	ip, [sp, #44]	; 0x2c
   1b598:	ldr	r2, [sp, #36]	; 0x24
   1b59c:	ldr	r3, [sp, #32]
   1b5a0:	stmib	sp, {r1, ip}
   1b5a4:	str	r2, [sp]
   1b5a8:	mov	r1, #1
   1b5ac:	mov	r2, r0
   1b5b0:	mov	r0, r5
   1b5b4:	bl	1138c <__fprintf_chk@plt>
   1b5b8:	b	1b4e0 <strspn@plt+0xa04c>
   1b5bc:	mov	r2, #5
   1b5c0:	ldr	r1, [pc, #436]	; 1b77c <strspn@plt+0xa2e8>
   1b5c4:	mov	r0, #0
   1b5c8:	bl	111e8 <dcgettext@plt>
   1b5cc:	add	r1, sp, #40	; 0x28
   1b5d0:	ldr	r2, [sp, #36]	; 0x24
   1b5d4:	ldm	r1, {r1, ip, lr}
   1b5d8:	ldr	r3, [sp, #32]
   1b5dc:	str	r2, [sp]
   1b5e0:	stmib	sp, {r1, ip, lr}
   1b5e4:	mov	r1, #1
   1b5e8:	mov	r2, r0
   1b5ec:	mov	r0, r5
   1b5f0:	bl	1138c <__fprintf_chk@plt>
   1b5f4:	b	1b4e0 <strspn@plt+0xa04c>
   1b5f8:	mov	r2, #5
   1b5fc:	ldr	r1, [pc, #380]	; 1b780 <strspn@plt+0xa2ec>
   1b600:	mov	r0, #0
   1b604:	bl	111e8 <dcgettext@plt>
   1b608:	add	r1, sp, #40	; 0x28
   1b60c:	ldr	r2, [sp, #36]	; 0x24
   1b610:	ldm	r1, {r1, ip, lr}
   1b614:	ldr	r4, [sp, #52]	; 0x34
   1b618:	str	r2, [sp]
   1b61c:	stmib	sp, {r1, ip, lr}
   1b620:	mov	r1, #1
   1b624:	ldr	r3, [sp, #32]
   1b628:	str	r4, [sp, #16]
   1b62c:	mov	r2, r0
   1b630:	mov	r0, r5
   1b634:	bl	1138c <__fprintf_chk@plt>
   1b638:	b	1b4e0 <strspn@plt+0xa04c>
   1b63c:	mov	r2, #5
   1b640:	ldr	r1, [pc, #316]	; 1b784 <strspn@plt+0xa2f0>
   1b644:	mov	r0, #0
   1b648:	bl	111e8 <dcgettext@plt>
   1b64c:	add	r1, sp, #40	; 0x28
   1b650:	ldr	r2, [sp, #56]	; 0x38
   1b654:	ldm	r1, {r1, ip, lr}
   1b658:	ldr	r4, [sp, #52]	; 0x34
   1b65c:	str	r2, [sp, #20]
   1b660:	ldr	r2, [sp, #36]	; 0x24
   1b664:	stmib	sp, {r1, ip, lr}
   1b668:	mov	r1, #1
   1b66c:	str	r2, [sp]
   1b670:	ldr	r3, [sp, #32]
   1b674:	str	r4, [sp, #16]
   1b678:	mov	r2, r0
   1b67c:	mov	r0, r5
   1b680:	bl	1138c <__fprintf_chk@plt>
   1b684:	b	1b4e0 <strspn@plt+0xa04c>
   1b688:	mov	r2, #5
   1b68c:	ldr	r1, [pc, #244]	; 1b788 <strspn@plt+0xa2f4>
   1b690:	mov	r0, #0
   1b694:	bl	111e8 <dcgettext@plt>
   1b698:	ldr	r1, [sp, #60]	; 0x3c
   1b69c:	ldr	r2, [sp, #56]	; 0x38
   1b6a0:	ldr	lr, [sp, #48]	; 0x30
   1b6a4:	ldr	ip, [sp, #44]	; 0x2c
   1b6a8:	str	r1, [sp, #24]
   1b6ac:	ldr	r1, [sp, #40]	; 0x28
   1b6b0:	ldr	r4, [sp, #52]	; 0x34
   1b6b4:	str	r2, [sp, #20]
   1b6b8:	ldr	r2, [sp, #36]	; 0x24
   1b6bc:	stmib	sp, {r1, ip, lr}
   1b6c0:	mov	r1, #1
   1b6c4:	str	r2, [sp]
   1b6c8:	ldr	r3, [sp, #32]
   1b6cc:	str	r4, [sp, #16]
   1b6d0:	mov	r2, r0
   1b6d4:	mov	r0, r5
   1b6d8:	bl	1138c <__fprintf_chk@plt>
   1b6dc:	b	1b4e0 <strspn@plt+0xa04c>
   1b6e0:	str	r3, [sp]
   1b6e4:	mov	r1, #1
   1b6e8:	mov	r3, r2
   1b6ec:	mov	r0, r5
   1b6f0:	ldr	r2, [pc, #148]	; 1b78c <strspn@plt+0xa2f8>
   1b6f4:	bl	1138c <__fprintf_chk@plt>
   1b6f8:	b	1b3e8 <strspn@plt+0x9f54>
   1b6fc:	mov	r2, #5
   1b700:	ldr	r1, [pc, #136]	; 1b790 <strspn@plt+0xa2fc>
   1b704:	b	1b48c <strspn@plt+0x9ff8>
   1b708:	mov	r4, r0
   1b70c:	b	1b3c8 <strspn@plt+0x9f34>
   1b710:	mov	r4, #1
   1b714:	b	1b3c8 <strspn@plt+0x9f34>
   1b718:	mov	r4, #2
   1b71c:	b	1b3c8 <strspn@plt+0x9f34>
   1b720:	mov	r4, #3
   1b724:	b	1b3c8 <strspn@plt+0x9f34>
   1b728:	mov	r4, #4
   1b72c:	b	1b3c8 <strspn@plt+0x9f34>
   1b730:	mov	r4, #5
   1b734:	b	1b3c8 <strspn@plt+0x9f34>
   1b738:	mov	r4, #6
   1b73c:	b	1b3c8 <strspn@plt+0x9f34>
   1b740:	mov	r4, #7
   1b744:	b	1b3c8 <strspn@plt+0x9f34>
   1b748:	mov	r4, #8
   1b74c:	b	1b3c8 <strspn@plt+0x9f34>
   1b750:	andeq	lr, r1, r4, ror r6
   1b754:	andeq	lr, r1, r8, lsl #13
   1b758:	andeq	r0, r0, r6, ror #15
   1b75c:	andeq	lr, r1, r0, ror #18
   1b760:	andeq	lr, r1, ip, lsl #13
   1b764:	andeq	lr, r1, r8, lsr r7
   1b768:	andeq	lr, r1, r8, ror #16
   1b76c:	andeq	lr, r1, ip, asr r7
   1b770:	andeq	lr, r1, ip, ror #14
   1b774:	andeq	lr, r1, r4, lsl #15
   1b778:	andeq	lr, r1, r0, lsr #15
   1b77c:	andeq	lr, r1, r0, asr #15
   1b780:	andeq	lr, r1, r4, ror #15
   1b784:	andeq	lr, r1, ip, lsl #16
   1b788:	andeq	lr, r1, r8, lsr r8
   1b78c:	andeq	lr, r1, r0, lsl #13
   1b790:	muleq	r1, ip, r8
   1b794:	push	{r3}		; (str r3, [sp, #-4]!)
   1b798:	push	{lr}		; (str lr, [sp, #-4]!)
   1b79c:	sub	sp, sp, #56	; 0x38
   1b7a0:	add	r3, sp, #64	; 0x40
   1b7a4:	ldr	ip, [sp, #64]	; 0x40
   1b7a8:	str	r3, [sp, #12]
   1b7ac:	cmp	ip, #0
   1b7b0:	str	ip, [sp, #16]
   1b7b4:	beq	1b84c <strspn@plt+0xa3b8>
   1b7b8:	ldr	ip, [sp, #68]	; 0x44
   1b7bc:	cmp	ip, #0
   1b7c0:	str	ip, [sp, #20]
   1b7c4:	beq	1b86c <strspn@plt+0xa3d8>
   1b7c8:	ldr	ip, [sp, #72]	; 0x48
   1b7cc:	cmp	ip, #0
   1b7d0:	str	ip, [sp, #24]
   1b7d4:	beq	1b874 <strspn@plt+0xa3e0>
   1b7d8:	ldr	ip, [sp, #76]	; 0x4c
   1b7dc:	cmp	ip, #0
   1b7e0:	str	ip, [sp, #28]
   1b7e4:	beq	1b87c <strspn@plt+0xa3e8>
   1b7e8:	ldr	ip, [sp, #80]	; 0x50
   1b7ec:	cmp	ip, #0
   1b7f0:	str	ip, [sp, #32]
   1b7f4:	beq	1b884 <strspn@plt+0xa3f0>
   1b7f8:	ldr	ip, [sp, #84]	; 0x54
   1b7fc:	cmp	ip, #0
   1b800:	str	ip, [sp, #36]	; 0x24
   1b804:	beq	1b88c <strspn@plt+0xa3f8>
   1b808:	ldr	ip, [sp, #88]	; 0x58
   1b80c:	cmp	ip, #0
   1b810:	str	ip, [sp, #40]	; 0x28
   1b814:	beq	1b894 <strspn@plt+0xa400>
   1b818:	ldr	ip, [sp, #92]	; 0x5c
   1b81c:	cmp	ip, #0
   1b820:	str	ip, [sp, #44]	; 0x2c
   1b824:	beq	1b89c <strspn@plt+0xa408>
   1b828:	ldr	ip, [sp, #96]	; 0x60
   1b82c:	cmp	ip, #0
   1b830:	str	ip, [sp, #48]	; 0x30
   1b834:	beq	1b8a4 <strspn@plt+0xa410>
   1b838:	ldr	ip, [sp, #100]	; 0x64
   1b83c:	cmp	ip, #0
   1b840:	str	ip, [sp, #52]	; 0x34
   1b844:	movne	ip, #10
   1b848:	moveq	ip, #9
   1b84c:	add	r3, sp, #16
   1b850:	stm	sp, {r3, ip}
   1b854:	ldr	r3, [sp, #60]	; 0x3c
   1b858:	bl	1af40 <strspn@plt+0x9aac>
   1b85c:	add	sp, sp, #56	; 0x38
   1b860:	pop	{lr}		; (ldr lr, [sp], #4)
   1b864:	add	sp, sp, #4
   1b868:	bx	lr
   1b86c:	mov	ip, #1
   1b870:	b	1b84c <strspn@plt+0xa3b8>
   1b874:	mov	ip, #2
   1b878:	b	1b84c <strspn@plt+0xa3b8>
   1b87c:	mov	ip, #3
   1b880:	b	1b84c <strspn@plt+0xa3b8>
   1b884:	mov	ip, #4
   1b888:	b	1b84c <strspn@plt+0xa3b8>
   1b88c:	mov	ip, #5
   1b890:	b	1b84c <strspn@plt+0xa3b8>
   1b894:	mov	ip, #6
   1b898:	b	1b84c <strspn@plt+0xa3b8>
   1b89c:	mov	ip, #7
   1b8a0:	b	1b84c <strspn@plt+0xa3b8>
   1b8a4:	mov	ip, #8
   1b8a8:	b	1b84c <strspn@plt+0xa3b8>
   1b8ac:	ldr	r3, [pc, #116]	; 1b928 <strspn@plt+0xa494>
   1b8b0:	push	{r4, lr}
   1b8b4:	mov	r0, #10
   1b8b8:	ldr	r1, [r3]
   1b8bc:	bl	111dc <fputc_unlocked@plt>
   1b8c0:	mov	r2, #5
   1b8c4:	ldr	r1, [pc, #96]	; 1b92c <strspn@plt+0xa498>
   1b8c8:	mov	r0, #0
   1b8cc:	bl	111e8 <dcgettext@plt>
   1b8d0:	ldr	r2, [pc, #88]	; 1b930 <strspn@plt+0xa49c>
   1b8d4:	mov	r1, r0
   1b8d8:	mov	r0, #1
   1b8dc:	bl	11374 <__printf_chk@plt>
   1b8e0:	mov	r2, #5
   1b8e4:	ldr	r1, [pc, #72]	; 1b934 <strspn@plt+0xa4a0>
   1b8e8:	mov	r0, #0
   1b8ec:	bl	111e8 <dcgettext@plt>
   1b8f0:	ldr	r3, [pc, #64]	; 1b938 <strspn@plt+0xa4a4>
   1b8f4:	ldr	r2, [pc, #64]	; 1b93c <strspn@plt+0xa4a8>
   1b8f8:	mov	r1, r0
   1b8fc:	mov	r0, #1
   1b900:	bl	11374 <__printf_chk@plt>
   1b904:	mov	r2, #5
   1b908:	ldr	r1, [pc, #48]	; 1b940 <strspn@plt+0xa4ac>
   1b90c:	mov	r0, #0
   1b910:	bl	111e8 <dcgettext@plt>
   1b914:	ldr	r2, [pc, #40]	; 1b944 <strspn@plt+0xa4b0>
   1b918:	pop	{r4, lr}
   1b91c:	mov	r1, r0
   1b920:	mov	r0, #1
   1b924:	b	11374 <__printf_chk@plt>
   1b928:			; <UNDEFINED> instruction: 0x0002f1bc
   1b92c:	ldrdeq	lr, [r1], -r8
   1b930:	andeq	lr, r1, ip, ror #17
   1b934:	andeq	lr, r1, r4, lsl #18
   1b938:	andeq	lr, r1, r8, lsl r0
   1b93c:	andeq	lr, r1, r0, asr #32
   1b940:	andeq	lr, r1, r8, lsl r9
   1b944:	andeq	lr, r1, r0, asr #18
   1b948:	push	{r4, r5, r6, lr}
   1b94c:	mov	r6, r0
   1b950:	mov	r5, r1
   1b954:	mov	r4, r2
   1b958:	bl	1c8e8 <strspn@plt+0xb454>
   1b95c:	cmp	r0, #0
   1b960:	popne	{r4, r5, r6, pc}
   1b964:	cmp	r6, #0
   1b968:	beq	1b978 <strspn@plt+0xa4e4>
   1b96c:	cmp	r5, #0
   1b970:	cmpne	r4, #0
   1b974:	popeq	{r4, r5, r6, pc}
   1b978:	bl	1bfc4 <strspn@plt+0xab30>
   1b97c:	push	{r4, lr}
   1b980:	bl	1c0c0 <strspn@plt+0xac2c>
   1b984:	cmp	r0, #0
   1b988:	popne	{r4, pc}
   1b98c:	bl	1bfc4 <strspn@plt+0xab30>
   1b990:	push	{r4, lr}
   1b994:	bl	1c0c0 <strspn@plt+0xac2c>
   1b998:	cmp	r0, #0
   1b99c:	popne	{r4, pc}
   1b9a0:	bl	1bfc4 <strspn@plt+0xab30>
   1b9a4:	push	{r4, lr}
   1b9a8:	bl	1c0c0 <strspn@plt+0xac2c>
   1b9ac:	cmp	r0, #0
   1b9b0:	popne	{r4, pc}
   1b9b4:	bl	1bfc4 <strspn@plt+0xab30>
   1b9b8:	push	{r4, r5, r6, lr}
   1b9bc:	mov	r5, r0
   1b9c0:	mov	r4, r1
   1b9c4:	bl	1c0ec <strspn@plt+0xac58>
   1b9c8:	cmp	r0, #0
   1b9cc:	popne	{r4, r5, r6, pc}
   1b9d0:	adds	r4, r4, #0
   1b9d4:	movne	r4, #1
   1b9d8:	cmp	r5, #0
   1b9dc:	orreq	r4, r4, #1
   1b9e0:	cmp	r4, #0
   1b9e4:	popeq	{r4, r5, r6, pc}
   1b9e8:	bl	1bfc4 <strspn@plt+0xab30>
   1b9ec:	push	{r4, lr}
   1b9f0:	cmp	r1, #0
   1b9f4:	orreq	r1, r1, #1
   1b9f8:	bl	1c0ec <strspn@plt+0xac58>
   1b9fc:	cmp	r0, #0
   1ba00:	popne	{r4, pc}
   1ba04:	bl	1bfc4 <strspn@plt+0xab30>
   1ba08:	push	{r4, r5, r6, lr}
   1ba0c:	mov	r6, r0
   1ba10:	mov	r5, r1
   1ba14:	mov	r4, r2
   1ba18:	bl	1c8e8 <strspn@plt+0xb454>
   1ba1c:	cmp	r0, #0
   1ba20:	popne	{r4, r5, r6, pc}
   1ba24:	cmp	r6, #0
   1ba28:	beq	1ba38 <strspn@plt+0xa5a4>
   1ba2c:	cmp	r5, #0
   1ba30:	cmpne	r4, #0
   1ba34:	popeq	{r4, r5, r6, pc}
   1ba38:	bl	1bfc4 <strspn@plt+0xab30>
   1ba3c:	cmp	r2, #0
   1ba40:	cmpne	r1, #0
   1ba44:	moveq	r2, #1
   1ba48:	moveq	r1, r2
   1ba4c:	push	{r4, lr}
   1ba50:	bl	1c8e8 <strspn@plt+0xb454>
   1ba54:	cmp	r0, #0
   1ba58:	popne	{r4, pc}
   1ba5c:	bl	1bfc4 <strspn@plt+0xab30>
   1ba60:	push	{r4, lr}
   1ba64:	mov	r2, r1
   1ba68:	mov	r1, r0
   1ba6c:	mov	r0, #0
   1ba70:	bl	1c8e8 <strspn@plt+0xb454>
   1ba74:	cmp	r0, #0
   1ba78:	popne	{r4, pc}
   1ba7c:	bl	1bfc4 <strspn@plt+0xab30>
   1ba80:	cmp	r1, #0
   1ba84:	cmpne	r0, #0
   1ba88:	moveq	r2, #1
   1ba8c:	movne	r2, r1
   1ba90:	moveq	r1, r2
   1ba94:	movne	r1, r0
   1ba98:	push	{r4, lr}
   1ba9c:	mov	r0, #0
   1baa0:	bl	1c8e8 <strspn@plt+0xb454>
   1baa4:	cmp	r0, #0
   1baa8:	popne	{r4, pc}
   1baac:	bl	1bfc4 <strspn@plt+0xab30>
   1bab0:	cmp	r0, #0
   1bab4:	push	{r4, r5, r6, lr}
   1bab8:	mov	r5, r1
   1babc:	ldr	r4, [r1]
   1bac0:	beq	1bafc <strspn@plt+0xa668>
   1bac4:	lsr	r2, r4, #1
   1bac8:	add	r3, r2, #1
   1bacc:	mvn	r3, r3
   1bad0:	cmp	r4, r3
   1bad4:	bhi	1bb18 <strspn@plt+0xa684>
   1bad8:	add	r4, r4, #1
   1badc:	add	r4, r4, r2
   1bae0:	mov	r1, r4
   1bae4:	mov	r2, #1
   1bae8:	bl	1c8e8 <strspn@plt+0xb454>
   1baec:	cmp	r0, #0
   1baf0:	beq	1bb1c <strspn@plt+0xa688>
   1baf4:	str	r4, [r5]
   1baf8:	pop	{r4, r5, r6, pc}
   1bafc:	cmp	r4, #0
   1bb00:	moveq	r4, #64	; 0x40
   1bb04:	mov	r1, r4
   1bb08:	mov	r2, #1
   1bb0c:	bl	1c8e8 <strspn@plt+0xb454>
   1bb10:	cmp	r0, #0
   1bb14:	bne	1baf4 <strspn@plt+0xa660>
   1bb18:	bl	1bfc4 <strspn@plt+0xab30>
   1bb1c:	cmp	r4, #0
   1bb20:	bne	1bb18 <strspn@plt+0xa684>
   1bb24:	str	r4, [r5]
   1bb28:	pop	{r4, r5, r6, pc}
   1bb2c:	cmp	r0, #0
   1bb30:	push	{r4, r5, r6, lr}
   1bb34:	mov	r5, r1
   1bb38:	ldr	r4, [r1]
   1bb3c:	mov	r6, r2
   1bb40:	beq	1bb84 <strspn@plt+0xa6f0>
   1bb44:	lsr	r1, r4, #1
   1bb48:	add	r3, r1, #1
   1bb4c:	mvn	r3, r3
   1bb50:	cmp	r4, r3
   1bb54:	bhi	1bbbc <strspn@plt+0xa728>
   1bb58:	add	r4, r4, #1
   1bb5c:	add	r4, r4, r1
   1bb60:	mov	r1, r4
   1bb64:	bl	1c8e8 <strspn@plt+0xb454>
   1bb68:	cmp	r0, #0
   1bb6c:	bne	1bb7c <strspn@plt+0xa6e8>
   1bb70:	cmp	r4, #0
   1bb74:	cmpne	r6, #0
   1bb78:	bne	1bbbc <strspn@plt+0xa728>
   1bb7c:	str	r4, [r5]
   1bb80:	pop	{r4, r5, r6, pc}
   1bb84:	cmp	r4, #0
   1bb88:	bne	1bba4 <strspn@plt+0xa710>
   1bb8c:	mov	r1, r2
   1bb90:	mov	r0, #64	; 0x40
   1bb94:	bl	1cc08 <strspn@plt+0xb774>
   1bb98:	cmp	r0, #0
   1bb9c:	movne	r4, r0
   1bba0:	addeq	r4, r0, #1
   1bba4:	mov	r2, r6
   1bba8:	mov	r1, r4
   1bbac:	mov	r0, #0
   1bbb0:	bl	1c8e8 <strspn@plt+0xb454>
   1bbb4:	cmp	r0, #0
   1bbb8:	bne	1bb7c <strspn@plt+0xa6e8>
   1bbbc:	bl	1bfc4 <strspn@plt+0xab30>
   1bbc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bbc4:	sub	sp, sp, #12
   1bbc8:	ldr	r6, [r1]
   1bbcc:	mov	r8, r1
   1bbd0:	mov	r9, r0
   1bbd4:	asrs	r4, r6, #1
   1bbd8:	mov	sl, r2
   1bbdc:	mov	fp, r3
   1bbe0:	ldr	r7, [sp, #48]	; 0x30
   1bbe4:	bmi	1bd60 <strspn@plt+0xa8cc>
   1bbe8:	mvn	r1, #-2147483648	; 0x80000000
   1bbec:	sub	r1, r1, r4
   1bbf0:	cmp	r6, r1
   1bbf4:	movle	r1, #0
   1bbf8:	movgt	r1, #1
   1bbfc:	mvn	r3, fp
   1bc00:	cmp	r1, #0
   1bc04:	addeq	r4, r4, r6
   1bc08:	mvnne	r4, #-2147483648	; 0x80000000
   1bc0c:	lsr	r3, r3, #31
   1bc10:	cmp	fp, r4
   1bc14:	movge	r2, #0
   1bc18:	andlt	r2, r3, #1
   1bc1c:	cmp	r2, #0
   1bc20:	beq	1bd10 <strspn@plt+0xa87c>
   1bc24:	cmp	r7, #0
   1bc28:	blt	1bdf8 <strspn@plt+0xa964>
   1bc2c:	bne	1bdf0 <strspn@plt+0xa95c>
   1bc30:	mov	r5, #64	; 0x40
   1bc34:	mov	r1, r7
   1bc38:	mov	r0, r5
   1bc3c:	str	r3, [sp, #4]
   1bc40:	bl	1ce14 <strspn@plt+0xb980>
   1bc44:	mov	r1, r7
   1bc48:	mov	r4, r0
   1bc4c:	mov	r0, r5
   1bc50:	bl	1d034 <strspn@plt+0xbba0>
   1bc54:	ldr	r3, [sp, #4]
   1bc58:	sub	r5, r5, r1
   1bc5c:	cmp	r9, #0
   1bc60:	sub	r2, r4, r6
   1bc64:	streq	r9, [r8]
   1bc68:	cmp	r2, sl
   1bc6c:	bge	1bcf0 <strspn@plt+0xa85c>
   1bc70:	cmp	sl, #0
   1bc74:	blt	1bd90 <strspn@plt+0xa8fc>
   1bc78:	cmp	r6, #0
   1bc7c:	blt	1bc9c <strspn@plt+0xa808>
   1bc80:	mvn	r2, #-2147483648	; 0x80000000
   1bc84:	sub	r2, r2, sl
   1bc88:	cmp	r6, r2
   1bc8c:	movle	r2, #0
   1bc90:	movgt	r2, #1
   1bc94:	cmp	r2, #0
   1bc98:	bne	1bd8c <strspn@plt+0xa8f8>
   1bc9c:	add	r6, r6, sl
   1bca0:	cmp	fp, r6
   1bca4:	movge	r3, #0
   1bca8:	andlt	r3, r3, #1
   1bcac:	cmp	r3, #0
   1bcb0:	mov	r4, r6
   1bcb4:	bne	1bd8c <strspn@plt+0xa8f8>
   1bcb8:	cmp	r7, #0
   1bcbc:	blt	1bda4 <strspn@plt+0xa910>
   1bcc0:	beq	1bcec <strspn@plt+0xa858>
   1bcc4:	cmp	r6, #0
   1bcc8:	blt	1be48 <strspn@plt+0xa9b4>
   1bccc:	mov	r1, r7
   1bcd0:	mvn	r0, #-2147483648	; 0x80000000
   1bcd4:	bl	1ce14 <strspn@plt+0xb980>
   1bcd8:	cmp	r6, r0
   1bcdc:	movle	r0, #0
   1bce0:	movgt	r0, #1
   1bce4:	cmp	r0, #0
   1bce8:	bne	1bd8c <strspn@plt+0xa8f8>
   1bcec:	mul	r5, r6, r7
   1bcf0:	mov	r1, r5
   1bcf4:	mov	r0, r9
   1bcf8:	bl	1c0ec <strspn@plt+0xac58>
   1bcfc:	cmp	r0, #0
   1bd00:	beq	1bd74 <strspn@plt+0xa8e0>
   1bd04:	str	r4, [r8]
   1bd08:	add	sp, sp, #12
   1bd0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bd10:	cmp	r7, #0
   1bd14:	blt	1bdd0 <strspn@plt+0xa93c>
   1bd18:	beq	1bc30 <strspn@plt+0xa79c>
   1bd1c:	cmp	r4, #0
   1bd20:	blt	1be00 <strspn@plt+0xa96c>
   1bd24:	mov	r1, r7
   1bd28:	mvn	r0, #-2147483648	; 0x80000000
   1bd2c:	str	r3, [sp, #4]
   1bd30:	bl	1ce14 <strspn@plt+0xb980>
   1bd34:	ldr	r3, [sp, #4]
   1bd38:	cmp	r0, r4
   1bd3c:	movge	r0, #0
   1bd40:	movlt	r0, #1
   1bd44:	cmp	r0, #0
   1bd48:	mvnne	r5, #-2147483648	; 0x80000000
   1bd4c:	bne	1bc34 <strspn@plt+0xa7a0>
   1bd50:	mul	r5, r7, r4
   1bd54:	cmp	r5, #63	; 0x3f
   1bd58:	bgt	1bc5c <strspn@plt+0xa7c8>
   1bd5c:	b	1bc30 <strspn@plt+0xa79c>
   1bd60:	rsb	r1, r4, #-2147483648	; 0x80000000
   1bd64:	cmp	r6, r1
   1bd68:	movge	r1, #0
   1bd6c:	movlt	r1, #1
   1bd70:	b	1bbfc <strspn@plt+0xa768>
   1bd74:	adds	r5, r5, #0
   1bd78:	movne	r5, #1
   1bd7c:	cmp	r9, #0
   1bd80:	orreq	r5, r5, #1
   1bd84:	cmp	r5, #0
   1bd88:	beq	1bd04 <strspn@plt+0xa870>
   1bd8c:	bl	1bfc4 <strspn@plt+0xab30>
   1bd90:	rsb	r2, sl, #-2147483648	; 0x80000000
   1bd94:	cmp	r6, r2
   1bd98:	movge	r2, #0
   1bd9c:	movlt	r2, #1
   1bda0:	b	1bc94 <strspn@plt+0xa800>
   1bda4:	cmp	r6, #0
   1bda8:	blt	1be2c <strspn@plt+0xa998>
   1bdac:	cmn	r7, #1
   1bdb0:	beq	1bcec <strspn@plt+0xa858>
   1bdb4:	mov	r1, r7
   1bdb8:	mov	r0, #-2147483648	; 0x80000000
   1bdbc:	bl	1ce14 <strspn@plt+0xb980>
   1bdc0:	cmp	r6, r0
   1bdc4:	movle	r0, #0
   1bdc8:	movgt	r0, #1
   1bdcc:	b	1bce4 <strspn@plt+0xa850>
   1bdd0:	cmp	r4, #0
   1bdd4:	blt	1be6c <strspn@plt+0xa9d8>
   1bdd8:	cmn	r7, #1
   1bddc:	beq	1bd50 <strspn@plt+0xa8bc>
   1bde0:	str	r3, [sp, #4]
   1bde4:	mov	r1, r7
   1bde8:	mov	r0, #-2147483648	; 0x80000000
   1bdec:	b	1bd30 <strspn@plt+0xa89c>
   1bdf0:	mov	r4, fp
   1bdf4:	b	1bd24 <strspn@plt+0xa890>
   1bdf8:	mov	r4, fp
   1bdfc:	b	1bdd8 <strspn@plt+0xa944>
   1be00:	cmn	r4, #1
   1be04:	beq	1bd50 <strspn@plt+0xa8bc>
   1be08:	mov	r1, r4
   1be0c:	mov	r0, #-2147483648	; 0x80000000
   1be10:	str	r3, [sp, #4]
   1be14:	bl	1ce14 <strspn@plt+0xb980>
   1be18:	ldr	r3, [sp, #4]
   1be1c:	cmp	r7, r0
   1be20:	movle	r0, #0
   1be24:	movgt	r0, #1
   1be28:	b	1bd44 <strspn@plt+0xa8b0>
   1be2c:	mov	r1, r7
   1be30:	mvn	r0, #-2147483648	; 0x80000000
   1be34:	bl	1ce14 <strspn@plt+0xb980>
   1be38:	cmp	r6, r0
   1be3c:	movge	r0, #0
   1be40:	movlt	r0, #1
   1be44:	b	1bce4 <strspn@plt+0xa850>
   1be48:	cmn	r6, #1
   1be4c:	beq	1bcec <strspn@plt+0xa858>
   1be50:	mov	r1, r6
   1be54:	mov	r0, #-2147483648	; 0x80000000
   1be58:	bl	1ce14 <strspn@plt+0xb980>
   1be5c:	cmp	r7, r0
   1be60:	movle	r0, #0
   1be64:	movgt	r0, #1
   1be68:	b	1bce4 <strspn@plt+0xa850>
   1be6c:	mov	r1, r7
   1be70:	mvn	r0, #-2147483648	; 0x80000000
   1be74:	str	r3, [sp, #4]
   1be78:	bl	1ce14 <strspn@plt+0xb980>
   1be7c:	ldr	r3, [sp, #4]
   1be80:	cmp	r0, r4
   1be84:	movle	r0, #0
   1be88:	movgt	r0, #1
   1be8c:	b	1bd44 <strspn@plt+0xa8b0>
   1be90:	push	{r4, lr}
   1be94:	mov	r1, #1
   1be98:	bl	1c078 <strspn@plt+0xabe4>
   1be9c:	cmp	r0, #0
   1bea0:	popne	{r4, pc}
   1bea4:	bl	1bfc4 <strspn@plt+0xab30>
   1bea8:	push	{r4, lr}
   1beac:	mov	r1, #1
   1beb0:	bl	1c078 <strspn@plt+0xabe4>
   1beb4:	cmp	r0, #0
   1beb8:	popne	{r4, pc}
   1bebc:	bl	1bfc4 <strspn@plt+0xab30>
   1bec0:	push	{r4, lr}
   1bec4:	bl	1c078 <strspn@plt+0xabe4>
   1bec8:	cmp	r0, #0
   1becc:	popne	{r4, pc}
   1bed0:	bl	1bfc4 <strspn@plt+0xab30>
   1bed4:	push	{r4, lr}
   1bed8:	bl	1c078 <strspn@plt+0xabe4>
   1bedc:	cmp	r0, #0
   1bee0:	popne	{r4, pc}
   1bee4:	bl	1bfc4 <strspn@plt+0xab30>
   1bee8:	push	{r4, r5, r6, lr}
   1beec:	mov	r6, r0
   1bef0:	mov	r0, r1
   1bef4:	mov	r4, r1
   1bef8:	bl	1c0c0 <strspn@plt+0xac2c>
   1befc:	subs	r5, r0, #0
   1bf00:	beq	1bf18 <strspn@plt+0xaa84>
   1bf04:	mov	r2, r4
   1bf08:	mov	r1, r6
   1bf0c:	bl	111ac <memcpy@plt>
   1bf10:	mov	r0, r5
   1bf14:	pop	{r4, r5, r6, pc}
   1bf18:	bl	1bfc4 <strspn@plt+0xab30>
   1bf1c:	push	{r4, r5, r6, lr}
   1bf20:	mov	r6, r0
   1bf24:	mov	r0, r1
   1bf28:	mov	r4, r1
   1bf2c:	bl	1c0c0 <strspn@plt+0xac2c>
   1bf30:	subs	r5, r0, #0
   1bf34:	beq	1bf4c <strspn@plt+0xaab8>
   1bf38:	mov	r2, r4
   1bf3c:	mov	r1, r6
   1bf40:	bl	111ac <memcpy@plt>
   1bf44:	mov	r0, r5
   1bf48:	pop	{r4, r5, r6, pc}
   1bf4c:	bl	1bfc4 <strspn@plt+0xab30>
   1bf50:	push	{r4, r5, r6, lr}
   1bf54:	mov	r6, r0
   1bf58:	add	r0, r1, #1
   1bf5c:	mov	r4, r1
   1bf60:	bl	1c0c0 <strspn@plt+0xac2c>
   1bf64:	subs	r5, r0, #0
   1bf68:	beq	1bf88 <strspn@plt+0xaaf4>
   1bf6c:	mov	r3, #0
   1bf70:	mov	r1, r6
   1bf74:	strb	r3, [r5, r4]
   1bf78:	mov	r2, r4
   1bf7c:	bl	111ac <memcpy@plt>
   1bf80:	mov	r0, r5
   1bf84:	pop	{r4, r5, r6, pc}
   1bf88:	bl	1bfc4 <strspn@plt+0xab30>
   1bf8c:	push	{r4, r5, r6, lr}
   1bf90:	mov	r6, r0
   1bf94:	bl	11314 <strlen@plt>
   1bf98:	add	r4, r0, #1
   1bf9c:	mov	r0, r4
   1bfa0:	bl	1c0c0 <strspn@plt+0xac2c>
   1bfa4:	subs	r5, r0, #0
   1bfa8:	beq	1bfc0 <strspn@plt+0xab2c>
   1bfac:	mov	r2, r4
   1bfb0:	mov	r1, r6
   1bfb4:	bl	111ac <memcpy@plt>
   1bfb8:	mov	r0, r5
   1bfbc:	pop	{r4, r5, r6, pc}
   1bfc0:	bl	1bfc4 <strspn@plt+0xab30>
   1bfc4:	ldr	r3, [pc, #44]	; 1bff8 <strspn@plt+0xab64>
   1bfc8:	push	{r4, lr}
   1bfcc:	mov	r2, #5
   1bfd0:	ldr	r1, [pc, #36]	; 1bffc <strspn@plt+0xab68>
   1bfd4:	mov	r0, #0
   1bfd8:	ldr	r4, [r3]
   1bfdc:	bl	111e8 <dcgettext@plt>
   1bfe0:	ldr	r2, [pc, #24]	; 1c000 <strspn@plt+0xab6c>
   1bfe4:	mov	r1, #0
   1bfe8:	mov	r3, r0
   1bfec:	mov	r0, r4
   1bff0:	bl	11284 <error@plt>
   1bff4:	bl	11464 <abort@plt>
   1bff8:	andeq	pc, r2, r4, asr r1	; <UNPREDICTABLE>
   1bffc:	muleq	r1, r0, r9
   1c000:	andeq	lr, r1, ip, ror r4
   1c004:	push	{r4, lr}
   1c008:	sub	sp, sp, #8
   1c00c:	ldr	r3, [pc, #96]	; 1c074 <strspn@plt+0xabe0>
   1c010:	add	r1, sp, #8
   1c014:	mov	r4, #0
   1c018:	ldr	r3, [r3]
   1c01c:	str	r4, [r1, #-4]!
   1c020:	mov	r2, #10
   1c024:	mov	r0, sp
   1c028:	str	r4, [sp]
   1c02c:	bl	11128 <__getdelim@plt>
   1c030:	subs	r3, r0, #0
   1c034:	ble	1c060 <strspn@plt+0xabcc>
   1c038:	ldr	r0, [sp]
   1c03c:	sub	r3, r3, #1
   1c040:	ldrb	r2, [r0, r3]
   1c044:	cmp	r2, #10
   1c048:	strbeq	r4, [r0, r3]
   1c04c:	ldreq	r0, [sp]
   1c050:	bl	113c8 <rpmatch@plt>
   1c054:	cmp	r0, #0
   1c058:	movle	r4, #0
   1c05c:	movgt	r4, #1
   1c060:	ldr	r0, [sp]
   1c064:	bl	14800 <strspn@plt+0x336c>
   1c068:	mov	r0, r4
   1c06c:	add	sp, sp, #8
   1c070:	pop	{r4, pc}
   1c074:			; <UNDEFINED> instruction: 0x0002f1b8
   1c078:	cmp	r1, #0
   1c07c:	cmpne	r0, #0
   1c080:	moveq	r1, #1
   1c084:	moveq	r0, r1
   1c088:	umull	r2, r3, r0, r1
   1c08c:	adds	r3, r3, #0
   1c090:	movne	r3, #1
   1c094:	cmp	r2, #0
   1c098:	blt	1c0a8 <strspn@plt+0xac14>
   1c09c:	cmp	r3, #0
   1c0a0:	bne	1c0a8 <strspn@plt+0xac14>
   1c0a4:	b	11104 <calloc@plt>
   1c0a8:	push	{r4, lr}
   1c0ac:	bl	1132c <__errno_location@plt>
   1c0b0:	mov	r3, #12
   1c0b4:	str	r3, [r0]
   1c0b8:	mov	r0, #0
   1c0bc:	pop	{r4, pc}
   1c0c0:	cmp	r0, #0
   1c0c4:	moveq	r0, #1
   1c0c8:	cmp	r0, #0
   1c0cc:	blt	1c0d4 <strspn@plt+0xac40>
   1c0d0:	b	112a8 <malloc@plt>
   1c0d4:	push	{r4, lr}
   1c0d8:	bl	1132c <__errno_location@plt>
   1c0dc:	mov	r3, #12
   1c0e0:	str	r3, [r0]
   1c0e4:	mov	r0, #0
   1c0e8:	pop	{r4, pc}
   1c0ec:	cmp	r0, #0
   1c0f0:	beq	1c114 <strspn@plt+0xac80>
   1c0f4:	cmp	r1, #0
   1c0f8:	push	{lr}		; (str lr, [sp, #-4]!)
   1c0fc:	sub	sp, sp, #12
   1c100:	beq	1c11c <strspn@plt+0xac88>
   1c104:	blt	1c134 <strspn@plt+0xaca0>
   1c108:	add	sp, sp, #12
   1c10c:	pop	{lr}		; (ldr lr, [sp], #4)
   1c110:	b	111f4 <realloc@plt>
   1c114:	mov	r0, r1
   1c118:	b	1c0c0 <strspn@plt+0xac2c>
   1c11c:	str	r1, [sp, #4]
   1c120:	bl	14800 <strspn@plt+0x336c>
   1c124:	ldr	r3, [sp, #4]
   1c128:	mov	r0, r3
   1c12c:	add	sp, sp, #12
   1c130:	pop	{pc}		; (ldr pc, [sp], #4)
   1c134:	bl	1132c <__errno_location@plt>
   1c138:	mov	r2, #12
   1c13c:	mov	r3, #0
   1c140:	str	r2, [r0]
   1c144:	b	1c128 <strspn@plt+0xac94>
   1c148:	mov	r0, #1
   1c14c:	b	128a0 <strspn@plt+0x140c>
   1c150:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c154:	mov	r4, r1
   1c158:	sub	sp, sp, #12
   1c15c:	mov	r5, r2
   1c160:	str	r2, [sp, #4]
   1c164:	mov	r7, r3
   1c168:	mov	sl, r0
   1c16c:	bl	11314 <strlen@plt>
   1c170:	ldr	fp, [r4]
   1c174:	cmp	fp, #0
   1c178:	beq	1c28c <strspn@plt+0xadf8>
   1c17c:	cmp	r5, #0
   1c180:	mov	r8, r0
   1c184:	mov	r3, r5
   1c188:	beq	1c234 <strspn@plt+0xada0>
   1c18c:	mov	r2, #0
   1c190:	mov	r5, r2
   1c194:	mov	r6, r3
   1c198:	mvn	r9, #0
   1c19c:	str	r2, [sp]
   1c1a0:	mov	r2, r8
   1c1a4:	mov	r1, sl
   1c1a8:	mov	r0, fp
   1c1ac:	bl	11458 <strncmp@plt>
   1c1b0:	cmp	r0, #0
   1c1b4:	mov	r0, fp
   1c1b8:	bne	1c1f8 <strspn@plt+0xad64>
   1c1bc:	bl	11314 <strlen@plt>
   1c1c0:	ldr	r3, [sp, #4]
   1c1c4:	mov	r2, r7
   1c1c8:	mov	r1, r6
   1c1cc:	cmp	r8, r0
   1c1d0:	mla	r0, r7, r9, r3
   1c1d4:	beq	1c224 <strspn@plt+0xad90>
   1c1d8:	cmn	r9, #1
   1c1dc:	moveq	r9, r5
   1c1e0:	beq	1c1f8 <strspn@plt+0xad64>
   1c1e4:	bl	111d0 <memcmp@plt>
   1c1e8:	ldr	r3, [sp]
   1c1ec:	cmp	r0, #0
   1c1f0:	movne	r3, #1
   1c1f4:	str	r3, [sp]
   1c1f8:	ldr	fp, [r4, #4]!
   1c1fc:	add	r5, r5, #1
   1c200:	cmp	fp, #0
   1c204:	add	r6, r6, r7
   1c208:	bne	1c1a0 <strspn@plt+0xad0c>
   1c20c:	ldr	r3, [sp]
   1c210:	cmp	r3, #0
   1c214:	mvnne	r9, #1
   1c218:	mov	r0, r9
   1c21c:	add	sp, sp, #12
   1c220:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c224:	mov	r9, r5
   1c228:	mov	r0, r9
   1c22c:	add	sp, sp, #12
   1c230:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c234:	mov	r6, r5
   1c238:	mvn	r9, #0
   1c23c:	mov	r2, r8
   1c240:	mov	r1, sl
   1c244:	mov	r0, fp
   1c248:	bl	11458 <strncmp@plt>
   1c24c:	cmp	r0, #0
   1c250:	mov	r0, fp
   1c254:	bne	1c270 <strspn@plt+0xaddc>
   1c258:	bl	11314 <strlen@plt>
   1c25c:	cmp	r8, r0
   1c260:	beq	1c224 <strspn@plt+0xad90>
   1c264:	cmn	r9, #1
   1c268:	moveq	r9, r5
   1c26c:	movne	r6, #1
   1c270:	ldr	fp, [r4, #4]!
   1c274:	add	r5, r5, #1
   1c278:	cmp	fp, #0
   1c27c:	bne	1c23c <strspn@plt+0xada8>
   1c280:	str	r6, [sp]
   1c284:	mov	r3, r6
   1c288:	b	1c210 <strspn@plt+0xad7c>
   1c28c:	mvn	r9, #0
   1c290:	b	1c218 <strspn@plt+0xad84>
   1c294:	push	{r4, r5, r6, lr}
   1c298:	mov	r6, r0
   1c29c:	ldr	r0, [r1]
   1c2a0:	cmp	r0, #0
   1c2a4:	beq	1c2dc <strspn@plt+0xae48>
   1c2a8:	mov	r4, r1
   1c2ac:	mov	r5, #0
   1c2b0:	b	1c2c4 <strspn@plt+0xae30>
   1c2b4:	ldr	r0, [r4, #4]!
   1c2b8:	add	r5, r5, #1
   1c2bc:	cmp	r0, #0
   1c2c0:	beq	1c2dc <strspn@plt+0xae48>
   1c2c4:	mov	r1, r6
   1c2c8:	bl	11134 <strcmp@plt>
   1c2cc:	cmp	r0, #0
   1c2d0:	bne	1c2b4 <strspn@plt+0xae20>
   1c2d4:	mov	r0, r5
   1c2d8:	pop	{r4, r5, r6, pc}
   1c2dc:	mvn	r0, #0
   1c2e0:	pop	{r4, r5, r6, pc}
   1c2e4:	cmn	r2, #1
   1c2e8:	push	{r4, r5, r6, lr}
   1c2ec:	mov	r2, #5
   1c2f0:	sub	sp, sp, #8
   1c2f4:	mov	r4, r1
   1c2f8:	mov	r5, r0
   1c2fc:	ldreq	r1, [pc, #76]	; 1c350 <strspn@plt+0xaebc>
   1c300:	ldrne	r1, [pc, #76]	; 1c354 <strspn@plt+0xaec0>
   1c304:	mov	r0, #0
   1c308:	bl	111e8 <dcgettext@plt>
   1c30c:	mov	r2, r4
   1c310:	mov	r1, #8
   1c314:	mov	r6, r0
   1c318:	mov	r0, #0
   1c31c:	bl	1848c <strspn@plt+0x6ff8>
   1c320:	mov	r1, r5
   1c324:	mov	r4, r0
   1c328:	mov	r0, #1
   1c32c:	bl	1a028 <strspn@plt+0x8b94>
   1c330:	mov	r1, #0
   1c334:	mov	r3, r4
   1c338:	mov	r2, r6
   1c33c:	str	r0, [sp]
   1c340:	mov	r0, r1
   1c344:	bl	11284 <error@plt>
   1c348:	add	sp, sp, #8
   1c34c:	pop	{r4, r5, r6, pc}
   1c350:	andeq	lr, r1, r4, lsr #19
   1c354:	andeq	lr, r1, r0, asr #19
   1c358:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c35c:	mov	r6, r0
   1c360:	ldr	r9, [pc, #232]	; 1c450 <strspn@plt+0xafbc>
   1c364:	mov	r4, r1
   1c368:	mov	r7, r2
   1c36c:	ldr	r1, [pc, #224]	; 1c454 <strspn@plt+0xafc0>
   1c370:	mov	r2, #5
   1c374:	mov	r0, #0
   1c378:	bl	111e8 <dcgettext@plt>
   1c37c:	ldr	r1, [r9]
   1c380:	bl	11110 <fputs_unlocked@plt>
   1c384:	ldr	fp, [r6]
   1c388:	cmp	fp, #0
   1c38c:	movne	r8, #0
   1c390:	movne	r5, r8
   1c394:	movne	sl, #1
   1c398:	bne	1c3d8 <strspn@plt+0xaf44>
   1c39c:	b	1c41c <strspn@plt+0xaf88>
   1c3a0:	mov	r0, fp
   1c3a4:	ldr	r8, [r9]
   1c3a8:	bl	1a1dc <strspn@plt+0x8d48>
   1c3ac:	ldr	r2, [pc, #164]	; 1c458 <strspn@plt+0xafc4>
   1c3b0:	mov	r1, sl
   1c3b4:	mov	r3, r0
   1c3b8:	mov	r0, r8
   1c3bc:	bl	1138c <__fprintf_chk@plt>
   1c3c0:	mov	r8, r4
   1c3c4:	ldr	fp, [r6, #4]!
   1c3c8:	add	r5, r5, #1
   1c3cc:	cmp	fp, #0
   1c3d0:	add	r4, r4, r7
   1c3d4:	beq	1c41c <strspn@plt+0xaf88>
   1c3d8:	cmp	r5, #0
   1c3dc:	mov	r1, r4
   1c3e0:	mov	r2, r7
   1c3e4:	mov	r0, r8
   1c3e8:	beq	1c3a0 <strspn@plt+0xaf0c>
   1c3ec:	bl	111d0 <memcmp@plt>
   1c3f0:	cmp	r0, #0
   1c3f4:	bne	1c3a0 <strspn@plt+0xaf0c>
   1c3f8:	mov	r0, fp
   1c3fc:	ldr	fp, [r9]
   1c400:	bl	1a1dc <strspn@plt+0x8d48>
   1c404:	ldr	r2, [pc, #80]	; 1c45c <strspn@plt+0xafc8>
   1c408:	mov	r1, sl
   1c40c:	mov	r3, r0
   1c410:	mov	r0, fp
   1c414:	bl	1138c <__fprintf_chk@plt>
   1c418:	b	1c3c4 <strspn@plt+0xaf30>
   1c41c:	ldr	r0, [r9]
   1c420:	ldr	r3, [r0, #20]
   1c424:	ldr	r2, [r0, #24]
   1c428:	cmp	r3, r2
   1c42c:	bcs	1c444 <strspn@plt+0xafb0>
   1c430:	add	r1, r3, #1
   1c434:	mov	r2, #10
   1c438:	str	r1, [r0, #20]
   1c43c:	strb	r2, [r3]
   1c440:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c444:	mov	r1, #10
   1c448:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c44c:	b	113d4 <__overflow@plt>
   1c450:			; <UNDEFINED> instruction: 0x0002f1b0
   1c454:	andeq	lr, r1, r0, ror #19
   1c458:	strdeq	lr, [r1], -r8
   1c45c:	andeq	lr, r1, r0, lsl #20
   1c460:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c464:	sub	sp, sp, #36	; 0x24
   1c468:	mov	r6, r1
   1c46c:	ldrb	ip, [sp, #80]	; 0x50
   1c470:	str	r0, [sp, #28]
   1c474:	str	r2, [sp, #24]
   1c478:	cmp	ip, #0
   1c47c:	str	ip, [sp, #20]
   1c480:	str	r3, [sp, #12]
   1c484:	ldr	r7, [sp, #72]	; 0x48
   1c488:	bne	1c540 <strspn@plt+0xb0ac>
   1c48c:	ldr	r0, [r2]
   1c490:	cmp	r0, #0
   1c494:	movne	sl, ip
   1c498:	movne	r4, r2
   1c49c:	bne	1c524 <strspn@plt+0xb090>
   1c4a0:	mov	r2, #5
   1c4a4:	ldr	r1, [pc, #512]	; 1c6ac <strspn@plt+0xb218>
   1c4a8:	mov	r0, #0
   1c4ac:	bl	111e8 <dcgettext@plt>
   1c4b0:	mov	r4, r0
   1c4b4:	mov	r2, r6
   1c4b8:	mov	r1, #8
   1c4bc:	mov	r0, #0
   1c4c0:	bl	1848c <strspn@plt+0x6ff8>
   1c4c4:	ldr	r1, [sp, #28]
   1c4c8:	mvn	sl, #0
   1c4cc:	mov	r5, r0
   1c4d0:	mov	r0, #1
   1c4d4:	bl	1a028 <strspn@plt+0x8b94>
   1c4d8:	mov	r1, #0
   1c4dc:	mov	r3, r5
   1c4e0:	mov	r2, r4
   1c4e4:	str	r0, [sp]
   1c4e8:	mov	r0, r1
   1c4ec:	bl	11284 <error@plt>
   1c4f0:	ldr	r0, [sp, #24]
   1c4f4:	mov	r2, r7
   1c4f8:	ldr	r1, [sp, #12]
   1c4fc:	bl	1c358 <strspn@plt+0xaec4>
   1c500:	ldr	r3, [sp, #76]	; 0x4c
   1c504:	blx	r3
   1c508:	mov	r0, sl
   1c50c:	add	sp, sp, #36	; 0x24
   1c510:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c514:	ldr	r0, [r4, #4]!
   1c518:	add	sl, sl, #1
   1c51c:	cmp	r0, #0
   1c520:	beq	1c4a0 <strspn@plt+0xb00c>
   1c524:	mov	r1, r6
   1c528:	bl	11134 <strcmp@plt>
   1c52c:	cmp	r0, #0
   1c530:	bne	1c514 <strspn@plt+0xb080>
   1c534:	mov	r0, sl
   1c538:	add	sp, sp, #36	; 0x24
   1c53c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c540:	mov	r0, r1
   1c544:	bl	11314 <strlen@plt>
   1c548:	ldr	r3, [sp, #24]
   1c54c:	ldr	fp, [r3]
   1c550:	cmp	fp, #0
   1c554:	mov	r9, r0
   1c558:	beq	1c4a0 <strspn@plt+0xb00c>
   1c55c:	ldr	r2, [sp, #12]
   1c560:	cmp	r2, #0
   1c564:	beq	1c620 <strspn@plt+0xb18c>
   1c568:	mov	r1, #0
   1c56c:	mov	r4, r1
   1c570:	mov	r8, r3
   1c574:	mov	r5, r2
   1c578:	mvn	sl, #0
   1c57c:	str	r1, [sp, #16]
   1c580:	mov	r2, r9
   1c584:	mov	r1, r6
   1c588:	mov	r0, fp
   1c58c:	bl	11458 <strncmp@plt>
   1c590:	cmp	r0, #0
   1c594:	mov	r0, fp
   1c598:	bne	1c5dc <strspn@plt+0xb148>
   1c59c:	bl	11314 <strlen@plt>
   1c5a0:	ldr	r3, [sp, #12]
   1c5a4:	mov	r2, r7
   1c5a8:	mov	r1, r5
   1c5ac:	cmp	r9, r0
   1c5b0:	mla	r0, r7, sl, r3
   1c5b4:	beq	1c610 <strspn@plt+0xb17c>
   1c5b8:	cmn	sl, #1
   1c5bc:	moveq	sl, r4
   1c5c0:	beq	1c5dc <strspn@plt+0xb148>
   1c5c4:	bl	111d0 <memcmp@plt>
   1c5c8:	ldr	r2, [sp, #20]
   1c5cc:	ldr	r3, [sp, #16]
   1c5d0:	cmp	r0, #0
   1c5d4:	movne	r3, r2
   1c5d8:	str	r3, [sp, #16]
   1c5dc:	ldr	fp, [r8, #4]!
   1c5e0:	add	r4, r4, #1
   1c5e4:	cmp	fp, #0
   1c5e8:	add	r5, r5, r7
   1c5ec:	bne	1c580 <strspn@plt+0xb0ec>
   1c5f0:	ldr	r3, [sp, #16]
   1c5f4:	cmp	r3, #0
   1c5f8:	bne	1c694 <strspn@plt+0xb200>
   1c5fc:	cmn	sl, #1
   1c600:	beq	1c4a0 <strspn@plt+0xb00c>
   1c604:	mov	r0, sl
   1c608:	add	sp, sp, #36	; 0x24
   1c60c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c610:	mov	sl, r4
   1c614:	mov	r0, sl
   1c618:	add	sp, sp, #36	; 0x24
   1c61c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c620:	mov	r5, r3
   1c624:	ldr	r3, [sp, #12]
   1c628:	str	r7, [sp, #72]	; 0x48
   1c62c:	mov	r7, fp
   1c630:	ldr	fp, [sp, #20]
   1c634:	mov	r8, r3
   1c638:	mvn	sl, #0
   1c63c:	mov	r4, r3
   1c640:	mov	r2, r9
   1c644:	mov	r1, r6
   1c648:	mov	r0, r7
   1c64c:	bl	11458 <strncmp@plt>
   1c650:	cmp	r0, #0
   1c654:	mov	r0, r7
   1c658:	bne	1c674 <strspn@plt+0xb1e0>
   1c65c:	bl	11314 <strlen@plt>
   1c660:	cmp	r9, r0
   1c664:	beq	1c610 <strspn@plt+0xb17c>
   1c668:	cmn	sl, #1
   1c66c:	moveq	sl, r4
   1c670:	movne	r8, fp
   1c674:	ldr	r7, [r5, #4]!
   1c678:	add	r4, r4, #1
   1c67c:	cmp	r7, #0
   1c680:	bne	1c640 <strspn@plt+0xb1ac>
   1c684:	str	r8, [sp, #16]
   1c688:	ldr	r7, [sp, #72]	; 0x48
   1c68c:	mov	r3, r8
   1c690:	b	1c5f4 <strspn@plt+0xb160>
   1c694:	mov	r2, #5
   1c698:	ldr	r1, [pc, #16]	; 1c6b0 <strspn@plt+0xb21c>
   1c69c:	mov	r0, #0
   1c6a0:	bl	111e8 <dcgettext@plt>
   1c6a4:	mov	r4, r0
   1c6a8:	b	1c4b4 <strspn@plt+0xb020>
   1c6ac:	andeq	lr, r1, r4, lsr #19
   1c6b0:	andeq	lr, r1, r0, asr #19
   1c6b4:	push	{r4, r5, r6, r7, r8, lr}
   1c6b8:	ldr	r7, [r1]
   1c6bc:	cmp	r7, #0
   1c6c0:	beq	1c700 <strspn@plt+0xb26c>
   1c6c4:	mov	r6, r3
   1c6c8:	mov	r8, r0
   1c6cc:	mov	r4, r2
   1c6d0:	mov	r5, r1
   1c6d4:	b	1c6e4 <strspn@plt+0xb250>
   1c6d8:	ldr	r7, [r5, #4]!
   1c6dc:	cmp	r7, #0
   1c6e0:	beq	1c700 <strspn@plt+0xb26c>
   1c6e4:	mov	r1, r4
   1c6e8:	mov	r2, r6
   1c6ec:	mov	r0, r8
   1c6f0:	bl	111d0 <memcmp@plt>
   1c6f4:	add	r4, r4, r6
   1c6f8:	cmp	r0, #0
   1c6fc:	bne	1c6d8 <strspn@plt+0xb244>
   1c700:	mov	r0, r7
   1c704:	pop	{r4, r5, r6, r7, r8, pc}
   1c708:	push	{r4, r5, r6, lr}
   1c70c:	mov	r4, r0
   1c710:	bl	1126c <__fpending@plt>
   1c714:	ldr	r5, [r4]
   1c718:	and	r5, r5, #32
   1c71c:	mov	r6, r0
   1c720:	mov	r0, r4
   1c724:	bl	1c784 <strspn@plt+0xb2f0>
   1c728:	cmp	r5, #0
   1c72c:	mov	r4, r0
   1c730:	bne	1c750 <strspn@plt+0xb2bc>
   1c734:	cmp	r0, #0
   1c738:	beq	1c748 <strspn@plt+0xb2b4>
   1c73c:	cmp	r6, #0
   1c740:	beq	1c76c <strspn@plt+0xb2d8>
   1c744:	mvn	r4, #0
   1c748:	mov	r0, r4
   1c74c:	pop	{r4, r5, r6, pc}
   1c750:	cmp	r0, #0
   1c754:	bne	1c744 <strspn@plt+0xb2b0>
   1c758:	bl	1132c <__errno_location@plt>
   1c75c:	str	r4, [r0]
   1c760:	mvn	r4, #0
   1c764:	mov	r0, r4
   1c768:	pop	{r4, r5, r6, pc}
   1c76c:	bl	1132c <__errno_location@plt>
   1c770:	ldr	r4, [r0]
   1c774:	subs	r4, r4, #9
   1c778:	mvnne	r4, #0
   1c77c:	mov	r0, r4
   1c780:	pop	{r4, r5, r6, pc}
   1c784:	push	{r4, r5, lr}
   1c788:	sub	sp, sp, #12
   1c78c:	mov	r4, r0
   1c790:	bl	11380 <fileno@plt>
   1c794:	cmp	r0, #0
   1c798:	mov	r0, r4
   1c79c:	blt	1c818 <strspn@plt+0xb384>
   1c7a0:	bl	112c0 <__freading@plt>
   1c7a4:	cmp	r0, #0
   1c7a8:	bne	1c7e4 <strspn@plt+0xb350>
   1c7ac:	mov	r0, r4
   1c7b0:	bl	145d0 <strspn@plt+0x313c>
   1c7b4:	cmp	r0, #0
   1c7b8:	beq	1c814 <strspn@plt+0xb380>
   1c7bc:	bl	1132c <__errno_location@plt>
   1c7c0:	mov	r5, r0
   1c7c4:	mov	r0, r4
   1c7c8:	ldr	r4, [r5]
   1c7cc:	bl	11398 <fclose@plt>
   1c7d0:	cmp	r4, #0
   1c7d4:	mvnne	r0, #0
   1c7d8:	strne	r4, [r5]
   1c7dc:	add	sp, sp, #12
   1c7e0:	pop	{r4, r5, pc}
   1c7e4:	mov	r0, r4
   1c7e8:	bl	11380 <fileno@plt>
   1c7ec:	mov	r3, #1
   1c7f0:	str	r3, [sp]
   1c7f4:	mov	r2, #0
   1c7f8:	mov	r3, #0
   1c7fc:	bl	11248 <lseek64@plt>
   1c800:	mvn	r3, #0
   1c804:	mvn	r2, #0
   1c808:	cmp	r1, r3
   1c80c:	cmpeq	r0, r2
   1c810:	bne	1c7ac <strspn@plt+0xb318>
   1c814:	mov	r0, r4
   1c818:	add	sp, sp, #12
   1c81c:	pop	{r4, r5, lr}
   1c820:	b	11398 <fclose@plt>
   1c824:	ldrb	r3, [r0]
   1c828:	cmp	r3, #0
   1c82c:	beq	1c858 <strspn@plt+0xb3c4>
   1c830:	mov	r2, r0
   1c834:	mov	r0, #0
   1c838:	push	{r4, lr}
   1c83c:	add	r0, r3, r0, ror #23
   1c840:	ldrb	r3, [r2, #1]!
   1c844:	cmp	r3, #0
   1c848:	bne	1c83c <strspn@plt+0xb3a8>
   1c84c:	bl	1cdf4 <strspn@plt+0xb960>
   1c850:	mov	r0, r1
   1c854:	pop	{r4, pc}
   1c858:	mov	r0, r3
   1c85c:	bx	lr
   1c860:	push	{r4, lr}
   1c864:	mov	r0, #14
   1c868:	bl	113f8 <nl_langinfo@plt>
   1c86c:	cmp	r0, #0
   1c870:	beq	1c888 <strspn@plt+0xb3f4>
   1c874:	ldrb	r2, [r0]
   1c878:	ldr	r3, [pc, #16]	; 1c890 <strspn@plt+0xb3fc>
   1c87c:	cmp	r2, #0
   1c880:	moveq	r0, r3
   1c884:	pop	{r4, pc}
   1c888:	ldr	r0, [pc]	; 1c890 <strspn@plt+0xb3fc>
   1c88c:	pop	{r4, pc}
   1c890:	andeq	lr, r1, r8, lsl #20
   1c894:	push	{r4, r5, r6, r7, lr}
   1c898:	subs	r6, r0, #0
   1c89c:	sub	sp, sp, #12
   1c8a0:	addeq	r6, sp, #4
   1c8a4:	mov	r0, r6
   1c8a8:	mov	r5, r2
   1c8ac:	mov	r7, r1
   1c8b0:	bl	11278 <mbrtowc@plt>
   1c8b4:	cmp	r5, #0
   1c8b8:	cmnne	r0, #3
   1c8bc:	mov	r4, r0
   1c8c0:	bls	1c8dc <strspn@plt+0xb448>
   1c8c4:	mov	r0, #0
   1c8c8:	bl	1cb14 <strspn@plt+0xb680>
   1c8cc:	cmp	r0, #0
   1c8d0:	moveq	r4, #1
   1c8d4:	ldrbeq	r3, [r7]
   1c8d8:	streq	r3, [r6]
   1c8dc:	mov	r0, r4
   1c8e0:	add	sp, sp, #12
   1c8e4:	pop	{r4, r5, r6, r7, pc}
   1c8e8:	push	{r4, r5, r6, lr}
   1c8ec:	subs	r4, r2, #0
   1c8f0:	mov	r6, r0
   1c8f4:	mov	r5, r1
   1c8f8:	beq	1c924 <strspn@plt+0xb490>
   1c8fc:	mov	r1, r4
   1c900:	mvn	r0, #0
   1c904:	bl	1cc08 <strspn@plt+0xb774>
   1c908:	cmp	r0, r5
   1c90c:	bcs	1c924 <strspn@plt+0xb490>
   1c910:	bl	1132c <__errno_location@plt>
   1c914:	mov	r3, #12
   1c918:	str	r3, [r0]
   1c91c:	mov	r0, #0
   1c920:	pop	{r4, r5, r6, pc}
   1c924:	mul	r1, r5, r4
   1c928:	mov	r0, r6
   1c92c:	pop	{r4, r5, r6, lr}
   1c930:	b	1c0ec <strspn@plt+0xac58>
   1c934:	mov	r2, #3
   1c938:	mov	r1, #0
   1c93c:	b	1c940 <strspn@plt+0xb4ac>
   1c940:	push	{r1, r2, r3}
   1c944:	push	{r4, r5, r6, r7, lr}
   1c948:	sub	sp, sp, #8
   1c94c:	add	r3, sp, #32
   1c950:	ldr	r1, [sp, #28]
   1c954:	str	r3, [sp, #4]
   1c958:	cmp	r1, #0
   1c95c:	beq	1c9f4 <strspn@plt+0xb560>
   1c960:	ldr	r2, [pc, #412]	; 1cb04 <strspn@plt+0xb670>
   1c964:	mov	r5, r0
   1c968:	cmp	r1, r2
   1c96c:	bne	1c9b8 <strspn@plt+0xb524>
   1c970:	ldr	r6, [pc, #400]	; 1cb08 <strspn@plt+0xb674>
   1c974:	ldr	r7, [r3]
   1c978:	add	r2, sp, #36	; 0x24
   1c97c:	ldr	r3, [r6]
   1c980:	str	r2, [sp, #4]
   1c984:	cmp	r3, #0
   1c988:	mov	r2, r7
   1c98c:	blt	1cab8 <strspn@plt+0xb624>
   1c990:	bl	113bc <fcntl64@plt>
   1c994:	subs	r4, r0, #0
   1c998:	blt	1ca3c <strspn@plt+0xb5a8>
   1c99c:	mov	r3, #1
   1c9a0:	str	r3, [r6]
   1c9a4:	mov	r0, r4
   1c9a8:	add	sp, sp, #8
   1c9ac:	pop	{r4, r5, r6, r7, lr}
   1c9b0:	add	sp, sp, #12
   1c9b4:	bx	lr
   1c9b8:	cmp	r1, #11
   1c9bc:	beq	1c9e4 <strspn@plt+0xb550>
   1c9c0:	bgt	1ca04 <strspn@plt+0xb570>
   1c9c4:	cmp	r1, #3
   1c9c8:	beq	1c9e4 <strspn@plt+0xb550>
   1c9cc:	ble	1caf8 <strspn@plt+0xb664>
   1c9d0:	cmp	r1, #8
   1c9d4:	beq	1ca24 <strspn@plt+0xb590>
   1c9d8:	ble	1ca24 <strspn@plt+0xb590>
   1c9dc:	cmp	r1, #9
   1c9e0:	bne	1ca24 <strspn@plt+0xb590>
   1c9e4:	mov	r0, r5
   1c9e8:	bl	113bc <fcntl64@plt>
   1c9ec:	mov	r4, r0
   1c9f0:	b	1c9a4 <strspn@plt+0xb510>
   1c9f4:	ldr	r2, [sp, #32]
   1c9f8:	bl	113bc <fcntl64@plt>
   1c9fc:	mov	r4, r0
   1ca00:	b	1c9a4 <strspn@plt+0xb510>
   1ca04:	ldr	r3, [pc, #256]	; 1cb0c <strspn@plt+0xb678>
   1ca08:	cmp	r1, r3
   1ca0c:	bgt	1cad8 <strspn@plt+0xb644>
   1ca10:	cmp	r1, r2
   1ca14:	bge	1ca24 <strspn@plt+0xb590>
   1ca18:	sub	r3, r3, #6
   1ca1c:	cmp	r1, r3
   1ca20:	beq	1c9e4 <strspn@plt+0xb550>
   1ca24:	ldr	r3, [sp, #4]
   1ca28:	mov	r0, r5
   1ca2c:	ldr	r2, [r3]
   1ca30:	bl	113bc <fcntl64@plt>
   1ca34:	mov	r4, r0
   1ca38:	b	1c9a4 <strspn@plt+0xb510>
   1ca3c:	bl	1132c <__errno_location@plt>
   1ca40:	ldr	r3, [r0]
   1ca44:	cmp	r3, #22
   1ca48:	bne	1c99c <strspn@plt+0xb508>
   1ca4c:	mov	r2, r7
   1ca50:	mov	r0, r5
   1ca54:	mov	r1, #0
   1ca58:	bl	113bc <fcntl64@plt>
   1ca5c:	subs	r4, r0, #0
   1ca60:	blt	1c9a4 <strspn@plt+0xb510>
   1ca64:	mvn	r3, #0
   1ca68:	str	r3, [r6]
   1ca6c:	mov	r1, #1
   1ca70:	mov	r0, r4
   1ca74:	bl	113bc <fcntl64@plt>
   1ca78:	subs	r2, r0, #0
   1ca7c:	blt	1ca98 <strspn@plt+0xb604>
   1ca80:	orr	r2, r2, #1
   1ca84:	mov	r1, #2
   1ca88:	mov	r0, r4
   1ca8c:	bl	113bc <fcntl64@plt>
   1ca90:	cmn	r0, #1
   1ca94:	bne	1c9a4 <strspn@plt+0xb510>
   1ca98:	bl	1132c <__errno_location@plt>
   1ca9c:	mov	r5, r0
   1caa0:	mov	r0, r4
   1caa4:	ldr	r6, [r5]
   1caa8:	mvn	r4, #0
   1caac:	bl	11470 <close@plt>
   1cab0:	str	r6, [r5]
   1cab4:	b	1c9a4 <strspn@plt+0xb510>
   1cab8:	mov	r1, #0
   1cabc:	bl	113bc <fcntl64@plt>
   1cac0:	subs	r4, r0, #0
   1cac4:	blt	1c9a4 <strspn@plt+0xb510>
   1cac8:	ldr	r3, [r6]
   1cacc:	cmn	r3, #1
   1cad0:	beq	1ca6c <strspn@plt+0xb5d8>
   1cad4:	b	1c9a4 <strspn@plt+0xb510>
   1cad8:	ldr	r3, [pc, #48]	; 1cb10 <strspn@plt+0xb67c>
   1cadc:	cmp	r1, r3
   1cae0:	beq	1ca24 <strspn@plt+0xb590>
   1cae4:	blt	1c9e4 <strspn@plt+0xb550>
   1cae8:	add	r3, r3, #1
   1caec:	cmp	r1, r3
   1caf0:	bne	1ca24 <strspn@plt+0xb590>
   1caf4:	b	1c9e4 <strspn@plt+0xb550>
   1caf8:	cmp	r1, #1
   1cafc:	bne	1ca24 <strspn@plt+0xb590>
   1cb00:	b	1c9e4 <strspn@plt+0xb550>
   1cb04:	andeq	r0, r0, r6, lsl #8
   1cb08:	andeq	pc, r2, r0, lsr #6
   1cb0c:	andeq	r0, r0, r7, lsl #8
   1cb10:	andeq	r0, r0, r9, lsl #8
   1cb14:	push	{lr}		; (str lr, [sp, #-4]!)
   1cb18:	sub	sp, sp, #268	; 0x10c
   1cb1c:	add	r1, sp, #4
   1cb20:	ldr	r2, [pc, #60]	; 1cb64 <strspn@plt+0xb6d0>
   1cb24:	bl	1cb70 <strspn@plt+0xb6dc>
   1cb28:	cmp	r0, #0
   1cb2c:	movne	r0, #0
   1cb30:	bne	1cb5c <strspn@plt+0xb6c8>
   1cb34:	ldr	r1, [pc, #44]	; 1cb68 <strspn@plt+0xb6d4>
   1cb38:	add	r0, sp, #4
   1cb3c:	bl	11134 <strcmp@plt>
   1cb40:	cmp	r0, #0
   1cb44:	beq	1cb5c <strspn@plt+0xb6c8>
   1cb48:	add	r0, sp, #4
   1cb4c:	ldr	r1, [pc, #24]	; 1cb6c <strspn@plt+0xb6d8>
   1cb50:	bl	11134 <strcmp@plt>
   1cb54:	adds	r0, r0, #0
   1cb58:	movne	r0, #1
   1cb5c:	add	sp, sp, #268	; 0x10c
   1cb60:	pop	{pc}		; (ldr pc, [sp], #4)
   1cb64:	andeq	r0, r0, r1, lsl #2
   1cb68:	andeq	lr, r1, r0, lsl sl
   1cb6c:	andeq	lr, r1, r4, lsl sl
   1cb70:	push	{r4, r5, r6, lr}
   1cb74:	mov	r5, r1
   1cb78:	mov	r1, #0
   1cb7c:	mov	r4, r2
   1cb80:	bl	113e0 <setlocale@plt>
   1cb84:	subs	r6, r0, #0
   1cb88:	beq	1cbe4 <strspn@plt+0xb750>
   1cb8c:	bl	11314 <strlen@plt>
   1cb90:	cmp	r4, r0
   1cb94:	bhi	1cbcc <strspn@plt+0xb738>
   1cb98:	cmp	r4, #0
   1cb9c:	bne	1cba8 <strspn@plt+0xb714>
   1cba0:	mov	r0, #34	; 0x22
   1cba4:	pop	{r4, r5, r6, pc}
   1cba8:	sub	r4, r4, #1
   1cbac:	mov	r1, r6
   1cbb0:	mov	r2, r4
   1cbb4:	mov	r0, r5
   1cbb8:	bl	111ac <memcpy@plt>
   1cbbc:	mov	r3, #0
   1cbc0:	strb	r3, [r5, r4]
   1cbc4:	mov	r0, #34	; 0x22
   1cbc8:	pop	{r4, r5, r6, pc}
   1cbcc:	add	r2, r0, #1
   1cbd0:	mov	r1, r6
   1cbd4:	mov	r0, r5
   1cbd8:	bl	111ac <memcpy@plt>
   1cbdc:	mov	r0, #0
   1cbe0:	pop	{r4, r5, r6, pc}
   1cbe4:	cmp	r4, #0
   1cbe8:	beq	1cbf8 <strspn@plt+0xb764>
   1cbec:	strb	r6, [r5]
   1cbf0:	mov	r0, #22
   1cbf4:	pop	{r4, r5, r6, pc}
   1cbf8:	mov	r0, #22
   1cbfc:	pop	{r4, r5, r6, pc}
   1cc00:	mov	r1, #0
   1cc04:	b	113e0 <setlocale@plt>
   1cc08:	subs	r2, r1, #1
   1cc0c:	bxeq	lr
   1cc10:	bcc	1cde8 <strspn@plt+0xb954>
   1cc14:	cmp	r0, r1
   1cc18:	bls	1cdcc <strspn@plt+0xb938>
   1cc1c:	tst	r1, r2
   1cc20:	beq	1cdd8 <strspn@plt+0xb944>
   1cc24:	clz	r3, r0
   1cc28:	clz	r2, r1
   1cc2c:	sub	r3, r2, r3
   1cc30:	rsbs	r3, r3, #31
   1cc34:	addne	r3, r3, r3, lsl #1
   1cc38:	mov	r2, #0
   1cc3c:	addne	pc, pc, r3, lsl #2
   1cc40:	nop			; (mov r0, r0)
   1cc44:	cmp	r0, r1, lsl #31
   1cc48:	adc	r2, r2, r2
   1cc4c:	subcs	r0, r0, r1, lsl #31
   1cc50:	cmp	r0, r1, lsl #30
   1cc54:	adc	r2, r2, r2
   1cc58:	subcs	r0, r0, r1, lsl #30
   1cc5c:	cmp	r0, r1, lsl #29
   1cc60:	adc	r2, r2, r2
   1cc64:	subcs	r0, r0, r1, lsl #29
   1cc68:	cmp	r0, r1, lsl #28
   1cc6c:	adc	r2, r2, r2
   1cc70:	subcs	r0, r0, r1, lsl #28
   1cc74:	cmp	r0, r1, lsl #27
   1cc78:	adc	r2, r2, r2
   1cc7c:	subcs	r0, r0, r1, lsl #27
   1cc80:	cmp	r0, r1, lsl #26
   1cc84:	adc	r2, r2, r2
   1cc88:	subcs	r0, r0, r1, lsl #26
   1cc8c:	cmp	r0, r1, lsl #25
   1cc90:	adc	r2, r2, r2
   1cc94:	subcs	r0, r0, r1, lsl #25
   1cc98:	cmp	r0, r1, lsl #24
   1cc9c:	adc	r2, r2, r2
   1cca0:	subcs	r0, r0, r1, lsl #24
   1cca4:	cmp	r0, r1, lsl #23
   1cca8:	adc	r2, r2, r2
   1ccac:	subcs	r0, r0, r1, lsl #23
   1ccb0:	cmp	r0, r1, lsl #22
   1ccb4:	adc	r2, r2, r2
   1ccb8:	subcs	r0, r0, r1, lsl #22
   1ccbc:	cmp	r0, r1, lsl #21
   1ccc0:	adc	r2, r2, r2
   1ccc4:	subcs	r0, r0, r1, lsl #21
   1ccc8:	cmp	r0, r1, lsl #20
   1cccc:	adc	r2, r2, r2
   1ccd0:	subcs	r0, r0, r1, lsl #20
   1ccd4:	cmp	r0, r1, lsl #19
   1ccd8:	adc	r2, r2, r2
   1ccdc:	subcs	r0, r0, r1, lsl #19
   1cce0:	cmp	r0, r1, lsl #18
   1cce4:	adc	r2, r2, r2
   1cce8:	subcs	r0, r0, r1, lsl #18
   1ccec:	cmp	r0, r1, lsl #17
   1ccf0:	adc	r2, r2, r2
   1ccf4:	subcs	r0, r0, r1, lsl #17
   1ccf8:	cmp	r0, r1, lsl #16
   1ccfc:	adc	r2, r2, r2
   1cd00:	subcs	r0, r0, r1, lsl #16
   1cd04:	cmp	r0, r1, lsl #15
   1cd08:	adc	r2, r2, r2
   1cd0c:	subcs	r0, r0, r1, lsl #15
   1cd10:	cmp	r0, r1, lsl #14
   1cd14:	adc	r2, r2, r2
   1cd18:	subcs	r0, r0, r1, lsl #14
   1cd1c:	cmp	r0, r1, lsl #13
   1cd20:	adc	r2, r2, r2
   1cd24:	subcs	r0, r0, r1, lsl #13
   1cd28:	cmp	r0, r1, lsl #12
   1cd2c:	adc	r2, r2, r2
   1cd30:	subcs	r0, r0, r1, lsl #12
   1cd34:	cmp	r0, r1, lsl #11
   1cd38:	adc	r2, r2, r2
   1cd3c:	subcs	r0, r0, r1, lsl #11
   1cd40:	cmp	r0, r1, lsl #10
   1cd44:	adc	r2, r2, r2
   1cd48:	subcs	r0, r0, r1, lsl #10
   1cd4c:	cmp	r0, r1, lsl #9
   1cd50:	adc	r2, r2, r2
   1cd54:	subcs	r0, r0, r1, lsl #9
   1cd58:	cmp	r0, r1, lsl #8
   1cd5c:	adc	r2, r2, r2
   1cd60:	subcs	r0, r0, r1, lsl #8
   1cd64:	cmp	r0, r1, lsl #7
   1cd68:	adc	r2, r2, r2
   1cd6c:	subcs	r0, r0, r1, lsl #7
   1cd70:	cmp	r0, r1, lsl #6
   1cd74:	adc	r2, r2, r2
   1cd78:	subcs	r0, r0, r1, lsl #6
   1cd7c:	cmp	r0, r1, lsl #5
   1cd80:	adc	r2, r2, r2
   1cd84:	subcs	r0, r0, r1, lsl #5
   1cd88:	cmp	r0, r1, lsl #4
   1cd8c:	adc	r2, r2, r2
   1cd90:	subcs	r0, r0, r1, lsl #4
   1cd94:	cmp	r0, r1, lsl #3
   1cd98:	adc	r2, r2, r2
   1cd9c:	subcs	r0, r0, r1, lsl #3
   1cda0:	cmp	r0, r1, lsl #2
   1cda4:	adc	r2, r2, r2
   1cda8:	subcs	r0, r0, r1, lsl #2
   1cdac:	cmp	r0, r1, lsl #1
   1cdb0:	adc	r2, r2, r2
   1cdb4:	subcs	r0, r0, r1, lsl #1
   1cdb8:	cmp	r0, r1
   1cdbc:	adc	r2, r2, r2
   1cdc0:	subcs	r0, r0, r1
   1cdc4:	mov	r0, r2
   1cdc8:	bx	lr
   1cdcc:	moveq	r0, #1
   1cdd0:	movne	r0, #0
   1cdd4:	bx	lr
   1cdd8:	clz	r2, r1
   1cddc:	rsb	r2, r2, #31
   1cde0:	lsr	r0, r0, r2
   1cde4:	bx	lr
   1cde8:	cmp	r0, #0
   1cdec:	mvnne	r0, #0
   1cdf0:	b	1d090 <strspn@plt+0xbbfc>
   1cdf4:	cmp	r1, #0
   1cdf8:	beq	1cde8 <strspn@plt+0xb954>
   1cdfc:	push	{r0, r1, lr}
   1ce00:	bl	1cc08 <strspn@plt+0xb774>
   1ce04:	pop	{r1, r2, lr}
   1ce08:	mul	r3, r2, r0
   1ce0c:	sub	r1, r1, r3
   1ce10:	bx	lr
   1ce14:	cmp	r1, #0
   1ce18:	beq	1d024 <strspn@plt+0xbb90>
   1ce1c:	eor	ip, r0, r1
   1ce20:	rsbmi	r1, r1, #0
   1ce24:	subs	r2, r1, #1
   1ce28:	beq	1cff0 <strspn@plt+0xbb5c>
   1ce2c:	movs	r3, r0
   1ce30:	rsbmi	r3, r0, #0
   1ce34:	cmp	r3, r1
   1ce38:	bls	1cffc <strspn@plt+0xbb68>
   1ce3c:	tst	r1, r2
   1ce40:	beq	1d00c <strspn@plt+0xbb78>
   1ce44:	clz	r2, r3
   1ce48:	clz	r0, r1
   1ce4c:	sub	r2, r0, r2
   1ce50:	rsbs	r2, r2, #31
   1ce54:	addne	r2, r2, r2, lsl #1
   1ce58:	mov	r0, #0
   1ce5c:	addne	pc, pc, r2, lsl #2
   1ce60:	nop			; (mov r0, r0)
   1ce64:	cmp	r3, r1, lsl #31
   1ce68:	adc	r0, r0, r0
   1ce6c:	subcs	r3, r3, r1, lsl #31
   1ce70:	cmp	r3, r1, lsl #30
   1ce74:	adc	r0, r0, r0
   1ce78:	subcs	r3, r3, r1, lsl #30
   1ce7c:	cmp	r3, r1, lsl #29
   1ce80:	adc	r0, r0, r0
   1ce84:	subcs	r3, r3, r1, lsl #29
   1ce88:	cmp	r3, r1, lsl #28
   1ce8c:	adc	r0, r0, r0
   1ce90:	subcs	r3, r3, r1, lsl #28
   1ce94:	cmp	r3, r1, lsl #27
   1ce98:	adc	r0, r0, r0
   1ce9c:	subcs	r3, r3, r1, lsl #27
   1cea0:	cmp	r3, r1, lsl #26
   1cea4:	adc	r0, r0, r0
   1cea8:	subcs	r3, r3, r1, lsl #26
   1ceac:	cmp	r3, r1, lsl #25
   1ceb0:	adc	r0, r0, r0
   1ceb4:	subcs	r3, r3, r1, lsl #25
   1ceb8:	cmp	r3, r1, lsl #24
   1cebc:	adc	r0, r0, r0
   1cec0:	subcs	r3, r3, r1, lsl #24
   1cec4:	cmp	r3, r1, lsl #23
   1cec8:	adc	r0, r0, r0
   1cecc:	subcs	r3, r3, r1, lsl #23
   1ced0:	cmp	r3, r1, lsl #22
   1ced4:	adc	r0, r0, r0
   1ced8:	subcs	r3, r3, r1, lsl #22
   1cedc:	cmp	r3, r1, lsl #21
   1cee0:	adc	r0, r0, r0
   1cee4:	subcs	r3, r3, r1, lsl #21
   1cee8:	cmp	r3, r1, lsl #20
   1ceec:	adc	r0, r0, r0
   1cef0:	subcs	r3, r3, r1, lsl #20
   1cef4:	cmp	r3, r1, lsl #19
   1cef8:	adc	r0, r0, r0
   1cefc:	subcs	r3, r3, r1, lsl #19
   1cf00:	cmp	r3, r1, lsl #18
   1cf04:	adc	r0, r0, r0
   1cf08:	subcs	r3, r3, r1, lsl #18
   1cf0c:	cmp	r3, r1, lsl #17
   1cf10:	adc	r0, r0, r0
   1cf14:	subcs	r3, r3, r1, lsl #17
   1cf18:	cmp	r3, r1, lsl #16
   1cf1c:	adc	r0, r0, r0
   1cf20:	subcs	r3, r3, r1, lsl #16
   1cf24:	cmp	r3, r1, lsl #15
   1cf28:	adc	r0, r0, r0
   1cf2c:	subcs	r3, r3, r1, lsl #15
   1cf30:	cmp	r3, r1, lsl #14
   1cf34:	adc	r0, r0, r0
   1cf38:	subcs	r3, r3, r1, lsl #14
   1cf3c:	cmp	r3, r1, lsl #13
   1cf40:	adc	r0, r0, r0
   1cf44:	subcs	r3, r3, r1, lsl #13
   1cf48:	cmp	r3, r1, lsl #12
   1cf4c:	adc	r0, r0, r0
   1cf50:	subcs	r3, r3, r1, lsl #12
   1cf54:	cmp	r3, r1, lsl #11
   1cf58:	adc	r0, r0, r0
   1cf5c:	subcs	r3, r3, r1, lsl #11
   1cf60:	cmp	r3, r1, lsl #10
   1cf64:	adc	r0, r0, r0
   1cf68:	subcs	r3, r3, r1, lsl #10
   1cf6c:	cmp	r3, r1, lsl #9
   1cf70:	adc	r0, r0, r0
   1cf74:	subcs	r3, r3, r1, lsl #9
   1cf78:	cmp	r3, r1, lsl #8
   1cf7c:	adc	r0, r0, r0
   1cf80:	subcs	r3, r3, r1, lsl #8
   1cf84:	cmp	r3, r1, lsl #7
   1cf88:	adc	r0, r0, r0
   1cf8c:	subcs	r3, r3, r1, lsl #7
   1cf90:	cmp	r3, r1, lsl #6
   1cf94:	adc	r0, r0, r0
   1cf98:	subcs	r3, r3, r1, lsl #6
   1cf9c:	cmp	r3, r1, lsl #5
   1cfa0:	adc	r0, r0, r0
   1cfa4:	subcs	r3, r3, r1, lsl #5
   1cfa8:	cmp	r3, r1, lsl #4
   1cfac:	adc	r0, r0, r0
   1cfb0:	subcs	r3, r3, r1, lsl #4
   1cfb4:	cmp	r3, r1, lsl #3
   1cfb8:	adc	r0, r0, r0
   1cfbc:	subcs	r3, r3, r1, lsl #3
   1cfc0:	cmp	r3, r1, lsl #2
   1cfc4:	adc	r0, r0, r0
   1cfc8:	subcs	r3, r3, r1, lsl #2
   1cfcc:	cmp	r3, r1, lsl #1
   1cfd0:	adc	r0, r0, r0
   1cfd4:	subcs	r3, r3, r1, lsl #1
   1cfd8:	cmp	r3, r1
   1cfdc:	adc	r0, r0, r0
   1cfe0:	subcs	r3, r3, r1
   1cfe4:	cmp	ip, #0
   1cfe8:	rsbmi	r0, r0, #0
   1cfec:	bx	lr
   1cff0:	teq	ip, r0
   1cff4:	rsbmi	r0, r0, #0
   1cff8:	bx	lr
   1cffc:	movcc	r0, #0
   1d000:	asreq	r0, ip, #31
   1d004:	orreq	r0, r0, #1
   1d008:	bx	lr
   1d00c:	clz	r2, r1
   1d010:	rsb	r2, r2, #31
   1d014:	cmp	ip, #0
   1d018:	lsr	r0, r3, r2
   1d01c:	rsbmi	r0, r0, #0
   1d020:	bx	lr
   1d024:	cmp	r0, #0
   1d028:	mvngt	r0, #-2147483648	; 0x80000000
   1d02c:	movlt	r0, #-2147483648	; 0x80000000
   1d030:	b	1d090 <strspn@plt+0xbbfc>
   1d034:	cmp	r1, #0
   1d038:	beq	1d024 <strspn@plt+0xbb90>
   1d03c:	push	{r0, r1, lr}
   1d040:	bl	1ce1c <strspn@plt+0xb988>
   1d044:	pop	{r1, r2, lr}
   1d048:	mul	r3, r2, r0
   1d04c:	sub	r1, r1, r3
   1d050:	bx	lr
   1d054:	cmp	r3, #0
   1d058:	cmpeq	r2, #0
   1d05c:	bne	1d074 <strspn@plt+0xbbe0>
   1d060:	cmp	r1, #0
   1d064:	cmpeq	r0, #0
   1d068:	mvnne	r1, #0
   1d06c:	mvnne	r0, #0
   1d070:	b	1d090 <strspn@plt+0xbbfc>
   1d074:	sub	sp, sp, #8
   1d078:	push	{sp, lr}
   1d07c:	bl	1d0a0 <strspn@plt+0xbc0c>
   1d080:	ldr	lr, [sp, #4]
   1d084:	add	sp, sp, #8
   1d088:	pop	{r2, r3}
   1d08c:	bx	lr
   1d090:	push	{r1, lr}
   1d094:	mov	r0, #8
   1d098:	bl	1111c <raise@plt>
   1d09c:	pop	{r1, pc}
   1d0a0:	cmp	r1, r3
   1d0a4:	push	{r4, r5, r6, r7, r8, r9, lr}
   1d0a8:	cmpeq	r0, r2
   1d0ac:	mov	r4, r0
   1d0b0:	mov	r5, r1
   1d0b4:	ldr	r9, [sp, #28]
   1d0b8:	movcc	r0, #0
   1d0bc:	movcc	r1, #0
   1d0c0:	bcc	1d1b8 <strspn@plt+0xbd24>
   1d0c4:	cmp	r3, #0
   1d0c8:	clzeq	ip, r2
   1d0cc:	clzne	ip, r3
   1d0d0:	addeq	ip, ip, #32
   1d0d4:	cmp	r5, #0
   1d0d8:	clzeq	r1, r4
   1d0dc:	addeq	r1, r1, #32
   1d0e0:	clzne	r1, r5
   1d0e4:	sub	ip, ip, r1
   1d0e8:	sub	lr, ip, #32
   1d0ec:	lsl	r7, r3, ip
   1d0f0:	rsb	r8, ip, #32
   1d0f4:	orr	r7, r7, r2, lsl lr
   1d0f8:	orr	r7, r7, r2, lsr r8
   1d0fc:	lsl	r6, r2, ip
   1d100:	cmp	r5, r7
   1d104:	cmpeq	r4, r6
   1d108:	movcc	r0, #0
   1d10c:	movcc	r1, #0
   1d110:	bcc	1d12c <strspn@plt+0xbc98>
   1d114:	mov	r3, #1
   1d118:	subs	r4, r4, r6
   1d11c:	lsl	r1, r3, lr
   1d120:	lsl	r0, r3, ip
   1d124:	orr	r1, r1, r3, lsr r8
   1d128:	sbc	r5, r5, r7
   1d12c:	cmp	ip, #0
   1d130:	beq	1d1b8 <strspn@plt+0xbd24>
   1d134:	lsrs	r3, r7, #1
   1d138:	rrx	r2, r6
   1d13c:	mov	r6, ip
   1d140:	b	1d164 <strspn@plt+0xbcd0>
   1d144:	subs	r4, r4, r2
   1d148:	sbc	r5, r5, r3
   1d14c:	adds	r4, r4, r4
   1d150:	adc	r5, r5, r5
   1d154:	adds	r4, r4, #1
   1d158:	adc	r5, r5, #0
   1d15c:	subs	r6, r6, #1
   1d160:	beq	1d180 <strspn@plt+0xbcec>
   1d164:	cmp	r5, r3
   1d168:	cmpeq	r4, r2
   1d16c:	bcs	1d144 <strspn@plt+0xbcb0>
   1d170:	adds	r4, r4, r4
   1d174:	adc	r5, r5, r5
   1d178:	subs	r6, r6, #1
   1d17c:	bne	1d164 <strspn@plt+0xbcd0>
   1d180:	lsr	r6, r4, ip
   1d184:	lsr	r7, r5, ip
   1d188:	orr	r6, r6, r5, lsl r8
   1d18c:	adds	r2, r0, r4
   1d190:	orr	r6, r6, r5, lsr lr
   1d194:	adc	r3, r1, r5
   1d198:	lsl	r1, r7, ip
   1d19c:	orr	r1, r1, r6, lsl lr
   1d1a0:	lsl	r0, r6, ip
   1d1a4:	orr	r1, r1, r6, lsr r8
   1d1a8:	subs	r0, r2, r0
   1d1ac:	mov	r4, r6
   1d1b0:	mov	r5, r7
   1d1b4:	sbc	r1, r3, r1
   1d1b8:	cmp	r9, #0
   1d1bc:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   1d1c0:	strd	r4, [r9]
   1d1c4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1d1c8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d1cc:	mov	r7, r0
   1d1d0:	ldr	r6, [pc, #72]	; 1d220 <strspn@plt+0xbd8c>
   1d1d4:	ldr	r5, [pc, #72]	; 1d224 <strspn@plt+0xbd90>
   1d1d8:	add	r6, pc, r6
   1d1dc:	add	r5, pc, r5
   1d1e0:	sub	r6, r6, r5
   1d1e4:	mov	r8, r1
   1d1e8:	mov	r9, r2
   1d1ec:	bl	110e4 <calloc@plt-0x20>
   1d1f0:	asrs	r6, r6, #2
   1d1f4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d1f8:	mov	r4, #0
   1d1fc:	add	r4, r4, #1
   1d200:	ldr	r3, [r5], #4
   1d204:	mov	r2, r9
   1d208:	mov	r1, r8
   1d20c:	mov	r0, r7
   1d210:	blx	r3
   1d214:	cmp	r6, r4
   1d218:	bne	1d1fc <strspn@plt+0xbd68>
   1d21c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d220:	andeq	r1, r1, r0, lsr sp
   1d224:	andeq	r1, r1, r8, lsr #26
   1d228:	bx	lr
   1d22c:	ldr	r3, [pc, #12]	; 1d240 <strspn@plt+0xbdac>
   1d230:	mov	r1, #0
   1d234:	add	r3, pc, r3
   1d238:	ldr	r2, [r3]
   1d23c:	b	11338 <__cxa_atexit@plt>
   1d240:	andeq	r1, r1, ip, lsl #30

Disassembly of section .fini:

0001d244 <.fini>:
   1d244:	push	{r3, lr}
   1d248:	pop	{r3, pc}
