{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1552892661840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552892661844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 18 01:04:21 2019 " "Processing started: Mon Mar 18 01:04:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1552892661844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1552892661844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DECODIFICADOR -c DECODIFICADOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off DECODIFICADOR -c DECODIFICADOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1552892661844 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1552892662467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_bcd_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_bcd_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_bcd_7seg " "Found entity 1: TOP_bcd_7seg" {  } { { "src/TOP_bcd_7seg.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/DV_git/DV_git/T06/src/TOP_bcd_7seg.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552892662564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552892662564 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/TB_bcd_7seg.sv " "Can't analyze file -- file src/TB_bcd_7seg.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1552892662568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pkg_bin_to_thto.sv 1 0 " "Found 1 design units, including 0 entities, in source file src/pkg_bin_to_thto.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_bin_to_thto (SystemVerilog) " "Found design unit 1: pkg_bin_to_thto (SystemVerilog)" {  } { { "src/pkg_bin_to_thto.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/DV_git/DV_git/T06/src/pkg_bin_to_thto.sv" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552892662576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552892662576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/displays.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/displays.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displays " "Found entity 1: displays" {  } { { "src/displays.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/DV_git/DV_git/T06/src/displays.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552892662580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552892662580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/complement_a2.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/complement_a2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complement_a2 " "Found entity 1: complement_a2" {  } { { "src/complement_a2.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/DV_git/DV_git/T06/src/complement_a2.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552892662588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552892662588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a bin_to_7seg.sv(11) " "Verilog HDL Declaration information at bin_to_7seg.sv(11): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "src/bin_to_7seg.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/DV_git/DV_git/T06/src/bin_to_7seg.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1552892662592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b bin_to_7seg.sv(12) " "Verilog HDL Declaration information at bin_to_7seg.sv(12): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "src/bin_to_7seg.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/DV_git/DV_git/T06/src/bin_to_7seg.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1552892662592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c bin_to_7seg.sv(13) " "Verilog HDL Declaration information at bin_to_7seg.sv(13): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "src/bin_to_7seg.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/DV_git/DV_git/T06/src/bin_to_7seg.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1552892662592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d bin_to_7seg.sv(14) " "Verilog HDL Declaration information at bin_to_7seg.sv(14): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "src/bin_to_7seg.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/DV_git/DV_git/T06/src/bin_to_7seg.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1552892662592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bin_to_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/bin_to_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_7seg " "Found entity 1: bin_to_7seg" {  } { { "src/bin_to_7seg.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/DV_git/DV_git/T06/src/bin_to_7seg.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552892662592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552892662592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/add_con.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/add_con.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_con " "Found entity 1: add_con" {  } { { "src/add_con.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/DV_git/DV_git/T06/src/add_con.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552892662600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552892662600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/add.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "src/add.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/DV_git/DV_git/T06/src/add.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552892662608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552892662608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bin_to_thto.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/bin_to_thto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_thto " "Found entity 1: bin_to_thto" {  } { { "src/bin_to_thto.sv" "" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/DV_git/DV_git/T06/src/bin_to_thto.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552892662612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552892662612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_bcd_7seg " "Elaborating entity \"TOP_bcd_7seg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1552892662660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complement_a2 complement_a2:A2_COM " "Elaborating entity \"complement_a2\" for hierarchy \"complement_a2:A2_COM\"" {  } { { "src/TOP_bcd_7seg.sv" "A2_COM" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/DV_git/DV_git/T06/src/TOP_bcd_7seg.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552892662664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_thto bin_to_thto:OTHT " "Elaborating entity \"bin_to_thto\" for hierarchy \"bin_to_thto:OTHT\"" {  } { { "src/TOP_bcd_7seg.sv" "OTHT" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/DV_git/DV_git/T06/src/TOP_bcd_7seg.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552892662672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add bin_to_thto:OTHT\|add:generate_add\[0\].add " "Elaborating entity \"add\" for hierarchy \"bin_to_thto:OTHT\|add:generate_add\[0\].add\"" {  } { { "src/bin_to_thto.sv" "generate_add\[0\].add" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/DV_git/DV_git/T06/src/bin_to_thto.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552892662704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_con bin_to_thto:OTHT\|add:generate_add\[0\].add\|add_con:generate_con\[0\].ADD_CON " "Elaborating entity \"add_con\" for hierarchy \"bin_to_thto:OTHT\|add:generate_add\[0\].add\|add_con:generate_con\[0\].ADD_CON\"" {  } { { "src/add.sv" "generate_con\[0\].ADD_CON" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/DV_git/DV_git/T06/src/add.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552892662732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displays displays:DISPLAY " "Elaborating entity \"displays\" for hierarchy \"displays:DISPLAY\"" {  } { { "src/TOP_bcd_7seg.sv" "DISPLAY" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/DV_git/DV_git/T06/src/TOP_bcd_7seg.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552892662892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_7seg displays:DISPLAY\|bin_to_7seg:generate_7seg\[0\].B7S_O " "Elaborating entity \"bin_to_7seg\" for hierarchy \"displays:DISPLAY\|bin_to_7seg:generate_7seg\[0\].B7S_O\"" {  } { { "src/displays.sv" "generate_7seg\[0\].B7S_O" { Text "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/DV_git/DV_git/T06/src/displays.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552892662900 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1552892664738 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/DV_git/DV_git/T06/output_files/DECODIFICADOR.map.smsg " "Generated suppressed messages file C:/Users/C18561/Documents/ITESO/SYSTEMVERILOG/DV_git/DV_git/T06/output_files/DECODIFICADOR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1552892665195 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1552892665367 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552892665367 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "163 " "Implemented 163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1552892665451 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1552892665451 ""} { "Info" "ICUT_CUT_TM_LCELLS" "122 " "Implemented 122 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1552892665451 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1552892665451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "388 " "Peak virtual memory: 388 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1552892665495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 18 01:04:25 2019 " "Processing ended: Mon Mar 18 01:04:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1552892665495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1552892665495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1552892665495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1552892665495 ""}
