# Designed-a-synthesizable-RISC-V-Instruction-Fetch-stage-in-Verilog-
A synthesizable Verilog implementation of the Instruction Fetch (IF) stage of a RISC-V processor, featuring PC update logic, instruction memory interface, and IF/ID pipeline register with functional simulation in Vivado.
