
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.085297                       # Number of seconds simulated
sim_ticks                                1085296910500                       # Number of ticks simulated
final_tick                               1085296910500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  35022                       # Simulator instruction rate (inst/s)
host_op_rate                                    51163                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               76017673                       # Simulator tick rate (ticks/s)
host_mem_usage                                 828420                       # Number of bytes of host memory used
host_seconds                                 14276.90                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     730450481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           64000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        48584704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           48648704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        64000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         64000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     25917056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25917056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           759136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              760136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        404954                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             404954                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              58970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           44766279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              44825249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         58970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            58970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        23880153                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23880153                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        23880153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             58970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          44766279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             68705402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      760136                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     404954                       # Number of write requests accepted
system.mem_ctrls.readBursts                    760136                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   404954                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               48368640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  280064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25867264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                48648704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25917056                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4376                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   755                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       337883                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             47639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             48237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             45216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             45162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             44251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             46385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             45603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             43238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             43492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            47212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            47663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            50150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            53186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             26191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             25600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             26912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             23654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            26477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            28770                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1085264280500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                760136                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               404954                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  747125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       590129                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    125.796062                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.243748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   155.297703                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       408566     69.23%     69.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       118488     20.08%     89.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26167      4.43%     93.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9894      1.68%     95.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13445      2.28%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2233      0.38%     98.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1657      0.28%     98.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1337      0.23%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8342      1.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       590129                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.515581                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.724520                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    132.615982                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         23192     99.82%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           33      0.14%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23234                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.395885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.371561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.906146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6674     28.73%     28.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              773      3.33%     32.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15703     67.59%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               83      0.36%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23234                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  11168764250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             25339264250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3778800000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14778.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33528.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        44.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     44.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   354005                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  215802                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.39                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     931485.36                       # Average gap between requests
system.mem_ctrls.pageHitRate                    49.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2195265240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1197813375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2899267800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1298760480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          70886144160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         232630149330                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         447115158750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           758222559135                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            698.633013                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 742409326500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   36240360000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  306644816000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2266110000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1236468750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2995660200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1320300000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          70886144160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         237458079540                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         442880132250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           759042894900                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            699.388878                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 735320827250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   36240360000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  313733315250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2170593821                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     730450481                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688887                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    761                       # Number of float alu accesses
system.cpu.num_func_calls                     1453959                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770494                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688887                       # number of integer instructions
system.cpu.num_fp_insts                           761                       # number of float instructions
system.cpu.num_int_register_reads          1698743312                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892930                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1183                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 497                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840590                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245123                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985437                       # number of memory refs
system.cpu.num_load_insts                   225946734                       # Number of load instructions
system.cpu.num_store_insts                   70038703                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2170593821                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843290                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349056     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     468      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946734     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038703      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450481                       # Class of executed instruction
system.cpu.dcache.tags.replacements           3984014                       # number of replacements
system.cpu.dcache.tags.tagsinuse           127.976208                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           292001303                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3984142                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.290887                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3437800500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   127.976208                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         595955032                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        595955032                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    222856690                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       222856690                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69144613                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69144613                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     292001303                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        292001303                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    292001303                       # number of overall hits
system.cpu.dcache.overall_hits::total       292001303                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3073668                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3073668                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       894090                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       894090                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      3967758                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3967758                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3984142                       # number of overall misses
system.cpu.dcache.overall_misses::total       3984142                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  70340046500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  70340046500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  35356131000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  35356131000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 105696177500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 105696177500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 105696177500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 105696177500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969061                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969061                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985445                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985445                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.013604                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013604                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.012766                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012766                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.013406                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013406                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.013461                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013461                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 22884.724863                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22884.724863                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 39544.264000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39544.264000                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 26638.766150                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26638.766150                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 26529.219466                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26529.219466                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       229165                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5510                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.590744                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1921905                       # number of writebacks
system.cpu.dcache.writebacks::total           1921905                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3073668                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3073668                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       894090                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       894090                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3967758                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3967758                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3984142                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3984142                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  67266378500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  67266378500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  34462041000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  34462041000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1279978443                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1279978443                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 101728419500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 101728419500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 103008397943                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 103008397943                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.013604                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013604                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.012766                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012766                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.013406                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013406                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.013461                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013461                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 21884.724863                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21884.724863                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 38544.264000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38544.264000                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 78123.684265                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78123.684265                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 25638.766150                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25638.766150                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 25854.600048                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25854.600048                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                45                       # number of replacements
system.cpu.icache.tags.tagsinuse           669.478881                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396859                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1001                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          686710.148851                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   669.478881                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.326894                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.326894                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          956                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          924                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.466797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1374796721                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1374796721                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687396859                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396859                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396859                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396859                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396859                       # number of overall hits
system.cpu.icache.overall_hits::total       687396859                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1001                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1001                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1001                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1001                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1001                       # number of overall misses
system.cpu.icache.overall_misses::total          1001                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     79579500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     79579500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     79579500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     79579500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     79579500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     79579500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397860                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397860                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397860                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397860                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst        79500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        79500                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst        79500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        79500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst        79500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        79500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1001                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1001                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1001                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1001                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1001                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1001                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     78578500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     78578500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     78578500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     78578500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     78578500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     78578500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst        78500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        78500                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst        78500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        78500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst        78500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        78500                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    746821                       # number of replacements
system.l2.tags.tagsinuse                 16311.789569                       # Cycle average of tags in use
system.l2.tags.total_refs                     6307553                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    763171                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.264928                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               10044712500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7997.400307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          4.006831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       8310.382432                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.488123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.507225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995593                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16350                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          279                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16010                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997925                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9626463                       # Number of tag accesses
system.l2.tags.data_accesses                  9626463                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1921905                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1921905                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             576056                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                576056                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        2648950                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2648950                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               3225006                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3225007                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              3225006                       # number of overall hits
system.l2.overall_hits::total                 3225007                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           318034                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              318034                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1000                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1000                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       441102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          441102                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1000                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              759136                       # number of demand (read+write) misses
system.l2.demand_misses::total                 760136                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1000                       # number of overall misses
system.l2.overall_misses::cpu.data             759136                       # number of overall misses
system.l2.overall_misses::total                760136                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  27072049500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27072049500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     77064500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     77064500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  36096911500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  36096911500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      77064500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   63168961000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      63246025500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     77064500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  63168961000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     63246025500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1921905                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1921905                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         894090                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            894090                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3090052                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3090052                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1001                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3984142                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3985143                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1001                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3984142                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3985143                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.355707                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.355707                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.999001                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.999001                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.142749                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.142749                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.999001                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.190539                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.190742                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.999001                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.190539                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.190742                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 85123.129917                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85123.129917                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 77064.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77064.500000                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 81833.479558                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81833.479558                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77064.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 83211.652458                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83203.565546                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77064.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 83211.652458                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83203.565546                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               404954                       # number of writebacks
system.l2.writebacks::total                    404954                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         4040                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4040                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       318034                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         318034                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1000                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1000                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       441102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       441102                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1000                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         759136                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            760136                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1000                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        759136                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           760136                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  23891709500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23891709500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     67064500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     67064500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  31685891500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  31685891500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     67064500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  55577601000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  55644665500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     67064500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  55577601000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  55644665500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.355707                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.355707                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.999001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.999001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.142749                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.142749                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.999001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.190539                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.190742                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.999001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.190539                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.190742                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 75123.129917                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75123.129917                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67064.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67064.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71833.479558                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71833.479558                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 67064.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 73211.652458                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73203.565546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 67064.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 73211.652458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73203.565546                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             442102                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       404954                       # Transaction distribution
system.membus.trans_dist::CleanEvict           337883                       # Transaction distribution
system.membus.trans_dist::ReadExReq            318034                       # Transaction distribution
system.membus.trans_dist::ReadExResp           318034                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        442102                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2263109                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2263109                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2263109                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     74565760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     74565760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                74565760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1502973                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1502973    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1502973                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3131364500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4112684750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      7969202                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3984059                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           8024                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         8024                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           3091053                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2326859                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2403976                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           894090                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          894090                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1001                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3090052                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     11952298                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11954345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        66944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    377987008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              378053952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          746821                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          4731964                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001696                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041144                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4723940     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8024      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4731964                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5906551000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1501500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5976213000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
