Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 16 16:13:55 2025
| Host         : LAPTOP-1P0JTJPF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ex3_2025_control_sets_placed.rpt
| Design       : ex3_2025
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              71 |           23 |
| Yes          | No                    | No                     |              53 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+---------------------------------------+---------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |             Enable Signal             |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+---------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  clk25                 |                                       |                                       |                1 |              1 |         1.00 |
|  clk25                 |                                       | u_vga_driver/vga_hsync0               |                1 |              1 |         1.00 |
|  clk25                 |                                       | u_vga_driver/vga_vsync0               |                1 |              1 |         1.00 |
|  u_vga_driver/pic_show |                                       | u_vga_driver/_inferred__0/i__carry__1 |                1 |              1 |         1.00 |
|  u_vga_driver/pic_show |                                       | u_vga_driver/_inferred__2/i__carry__1 |                1 |              1 |         1.00 |
|  mclk_IBUF_BUFG        | u_bottom_control/bottom_scan          |                                       |                1 |              4 |         4.00 |
|  clk25                 |                                       | u_vga_driver/hCounter[9]_i_1_n_0      |                3 |             10 |         3.33 |
|  clk25                 | u_vga_driver/hCounter[9]_i_1_n_0      |                                       |                4 |             10 |         2.50 |
|  mclk_IBUF_BUFG        | u_bottom_control/snake_h_1            |                                       |                4 |             10 |         2.50 |
|  mclk_IBUF_BUFG        | u_bottom_control/snake_v_0            |                                       |                4 |             10 |         2.50 |
|  mclk_IBUF_BUFG        | u_bottom_control/u_egg_fresh/eat_flag |                                       |                4 |             19 |         4.75 |
|  mclk_IBUF_BUFG        |                                       |                                       |                8 |             23 |         2.88 |
|  mclk_IBUF_BUFG        |                                       | u_bottom_control/bottom_scan          |                7 |             25 |         3.57 |
|  mclk_IBUF_BUFG        |                                       | u_bottom_control/f_cnt[31]_i_1_n_0    |                9 |             32 |         3.56 |
+------------------------+---------------------------------------+---------------------------------------+------------------+----------------+--------------+


