/*
 * Copyright 2017-2018 NXP
 * Copyright 2019 Variscite Ltd.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/dts-v1/;

#include "fsl-imx8qxp.dtsi"

/ {
	compatible = "variscite,var-som-mx8x", "fsl,imx8qxp";

	chosen {
		bootargs = "console=ttyLP3,115200 earlycon=lpuart32,0x5a090000,115200";
		stdout-path = &lpuart3;
	};

	aliases {
		gpio0 = &gpio0;
		gpio1 = &gpio1;
		gpio2 = &gpio2;
		gpio3 = &gpio3;
		gpio4 = &gpio4;
		gpio5 = &gpio5;
		gpio6 = &gpio6;
		gpio7 = &gpio7;
		i2c0  = &i2c0;
		i2c1  = &i2c1;
		i2c2  = &i2c2;
		i2c3  = &i2c3;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_usb_otg1_vbus: regulator-usb-otg1-vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_otg1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			enable-active-high;
			regulator-always-on;
		};

		reg_audio: regulator-audio {
			compatible = "regulator-fixed";
			regulator-name = "wm8904_supply";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_ethphy0: regulator-ethphy0 {
			compatible = "regulator-fixed";
			regulator-name = "reg_ethphy0";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio1 28 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			regulator-off-in-suspend;
		};
	};

	sound-wm8904 {
		compatible = "fsl,imx-audio-wm8904";
		model = "imx-wm8904";
		audio-cpu = <&sai1>;
		audio-codec = <&wm8904>;
		audio-routing =
			"Headphone Jack", "HPOUTL",
			"Headphone Jack", "HPOUTR",
			"IN2L", "Line In Jack",
			"IN2R", "Line In Jack",
			"IN1L", "Mic Jack",
			"Playback", "CPU-Playback",
			"CPU-Capture", "Capture";
		codec-master;
		status = "okay";
        };

	sound-amix-sai {
		compatible = "fsl,imx-audio-amix";
		model = "amix-audio-sai";
		dais = <&sai4>, <&sai5>;
		amix-controller = <&amix>;
		status = "okay";
	};

	backlight: backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm_mipi_lvds0 0 100000 0>;

		brightness-levels = < 0  1  2  3  4  5  6  7  8  9
				     10 11 12 13 14 15 16 17 18 19
				     20 21 22 23 24 25 26 27 28 29
				     30 31 32 33 34 35 36 37 38 39
				     40 41 42 43 44 45 46 47 48 49
				     50 51 52 53 54 55 56 57 58 59
				     60 61 62 63 64 65 66 67 68 69
				     70 71 72 73 74 75 76 77 78 79
				     80 81 82 83 84 85 86 87 88 89
				     90 91 92 93 94 95 96 97 98 99
				    100>;
		default-brightness-level = <80>;
		status = "okay";
	};

	lpspi3: lpspi@5a030000 {
		compatible = "fsl,imx7ulp-spi";
		reg = <0x0 0x5a030000 0x0 0x10000>;
		interrupts = <GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-parent = <&gic>;
		clocks = <&clk IMX8QXP_SPI3_CLK>,
			 <&clk IMX8QXP_SPI3_IPG_CLK>;
		clock-names = "per", "ipg";
		assigned-clocks = <&clk IMX8QXP_SPI3_CLK>;
		assigned-clock-rates = <20000000>;
		power-domains = <&pd_dma2_chan7>;
		dma-names = "tx","rx";
		dmas = <&edma2 7 0 0>, <&edma2 6 0 1>;
		status = "okay";
	};
};

&acm {
	status = "okay";
};

&amix {
	status = "okay";
};

&asrc0 {
	fsl,asrc-rate  = <48000>;
	status = "okay";
};

&sai4 {
	assigned-clocks = <&clk IMX8QXP_ACM_SAI4_MCLK_SEL>,
			<&clk IMX8QXP_AUD_PLL1_DIV>,
			<&clk IMX8QXP_AUD_ACM_AUD_PLL_CLK1_DIV>,
			<&clk IMX8QXP_AUD_ACM_AUD_REC_CLK1_DIV>,
			<&clk IMX8QXP_AUD_SAI_4_MCLK>;
	assigned-clock-parents = <&clk IMX8QXP_AUD_ACM_AUD_PLL_CLK1_CLK>;
	assigned-clock-rates = <0>, <786432000>, <98304000>, <12288000>, <98304000>;
	fsl,sai-asynchronous;
	fsl,txm-rxs;
	status = "okay";
};

&sai5 {
	assigned-clocks = <&clk IMX8QXP_ACM_SAI5_MCLK_SEL>,
			<&clk IMX8QXP_AUD_PLL1_DIV>,
			<&clk IMX8QXP_AUD_ACM_AUD_PLL_CLK1_DIV>,
			<&clk IMX8QXP_AUD_ACM_AUD_REC_CLK1_DIV>,
			<&clk IMX8QXP_AUD_SAI_5_MCLK>;
	assigned-clock-parents = <&clk IMX8QXP_AUD_ACM_AUD_PLL_CLK1_CLK>;
	assigned-clock-rates = <0>, <786432000>, <98304000>, <12288000>, <98304000>;
	fsl,sai-asynchronous;
	fsl,txm-rxs;
	status = "okay";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx8qxp-var-som {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				SC_P_MCLK_OUT0_ADMA_ACM_MCLK_OUT0		0x0600004c
				SC_P_COMP_CTL_GPIO_1V8_3V3_GPIORHB_PAD		0x000514a0
				
				SC_P_ESAI0_FST_LSIO_GPIO0_IO01			0x06000060
				SC_P_ESAI0_TX0_LSIO_GPIO0_IO04			0x06000060
				SC_P_ESAI0_TX2_RX3_LSIO_GPIO0_IO06		0x06000060
				SC_P_ESAI0_TX4_RX1_LSIO_GPIO0_IO08		0x06000060
				SC_P_SAI0_TXC_LSIO_GPIO0_IO26			0x06000060
				SC_P_SPI0_SDO_LSIO_GPIO1_IO06			0x06000060
				SC_P_SPI0_CS0_LSIO_GPIO1_IO08			0x06000060
				SC_P_FLEXCAN2_TX_LSIO_GPIO1_IO20		0x06000060
				SC_P_MIPI_DSI0_GPIO0_00_LSIO_GPIO1_IO27		0x06000060
				SC_P_CSI_EN_LSIO_GPIO3_IO02			0x06000060
				SC_P_MIPI_CSI0_MCLK_OUT_LSIO_GPIO3_IO04		0x06000060
				SC_P_USDHC1_WP_LSIO_GPIO4_IO21			0x06000060
				SC_P_ESAI0_SCKT_LSIO_GPIO0_IO03			0x06000060
				SC_P_ESAI0_TX1_LSIO_GPIO0_IO05			0x06000060
				SC_P_ESAI0_TX3_RX2_LSIO_GPIO0_IO07		0x06000060
				SC_P_UART1_CTS_B_LSIO_GPIO0_IO24		0x06000060
				SC_P_SAI0_TXFS_LSIO_GPIO0_IO28			0x06000060
				SC_P_SPI0_CS1_LSIO_GPIO1_IO07			0x06000060
				SC_P_FLEXCAN2_RX_LSIO_GPIO1_IO19		0x06000060
				SC_P_UART2_RX_LSIO_GPIO1_IO24			0x06000060
				SC_P_CSI_MCLK_LSIO_GPIO3_IO01			0x06000060
				SC_P_CSI_RESET_LSIO_GPIO3_IO03			0x06000060
				SC_P_USB_SS3_TC2_LSIO_GPIO4_IO05		0x06000060
				SC_P_ENET0_REFCLK_125M_25M_LSIO_GPIO5_IO09	0x06000060
				SC_P_SPDIF0_RX_LSIO_GPIO0_IO10			0x06000060
				SC_P_SAI1_RXD_LSIO_GPIO0_IO29			0x06000060
				SC_P_UART2_TX_LSIO_GPIO1_IO23			0x06000060
				SC_P_ESAI0_SCKR_LSIO_GPIO0_IO02			0x06000060
				SC_P_QSPI0B_SS0_B_LSIO_GPIO3_IO23		0x06000060
				SC_P_SPDIF0_EXT_CLK_LSIO_GPIO0_IO12		0x06000060
				SC_P_USDHC1_CD_B_LSIO_GPIO4_IO22		0x06000060
				SC_P_USB_SS3_TC0_LSIO_GPIO4_IO03		0x06000060
				
				SC_P_UART1_RTS_B_LSIO_GPT1_CAPTURE              0x04000060
				SC_P_ESAI0_FSR_CONN_ENET1_RCLK50M_IN            0x04000060
				SC_P_CSI_VSYNC_CI_PI_VSYNC			0x04000060
				SC_P_CSI_D00_ADMA_SAI0_RXC     			0x06000060
				SC_P_CSI_D01_ADMA_SAI0_RXD     			0x06000060
				SC_P_CSI_D02_ADMA_SAI0_RXFS    			0x06000060
				SC_P_CSI_D03_ADMA_SAI2_RXC     			0x06000060
				SC_P_CSI_D04_ADMA_SAI2_RXD     			0x06000060
				SC_P_CSI_D05_ADMA_SAI2_RXFS    			0x06000060
				SC_P_CSI_D06_ADMA_SAI3_RXC     			0x06000060
				SC_P_CSI_D07_ADMA_SAI3_RXD     			0x06000060
				SC_P_CSI_HSYNC_CI_PI_HSYNC     			0x04000060

				SC_P_ESAI0_TX5_RX0_LSIO_GPIO0_IO09		0x06000060
				SC_P_SPDIF0_TX_LSIO_GPIO0_IO11			0x06000060
				SC_P_CSI_PCLK_LSIO_GPIO3_IO00			0x06000060
				SC_P_QSPI0B_SS1_B_LSIO_GPIO3_IO24		0x06000060
				SC_P_MCLK_IN0_LSIO_GPIO0_IO19			0x06000060
				SC_P_UART1_TX_LSIO_GPIO0_IO21			0x06000060
				SC_P_UART1_RX_LSIO_GPIO0_IO22			0x06000060
				SC_P_SPI2_CS0_LSIO_GPIO1_IO00			0x06000060
				SC_P_SPI2_SDO_LSIO_GPIO1_IO01			0x06000060
				SC_P_SPI2_SCK_LSIO_GPIO1_IO03			0x06000060
				SC_P_SPI0_SCK_LSIO_GPIO1_IO04			0x06000060
				SC_P_SPI0_SDI_LSIO_GPIO1_IO05			0x06000060
			>;
		};

		pinctrl_lpuart0: lpuart0grp {
			fsl,pins = <
				SC_P_UART0_RX_ADMA_UART0_RX			0x06000020
				SC_P_UART0_TX_ADMA_UART0_TX			0x06000020
				SC_P_FLEXCAN0_RX_ADMA_UART0_RTS_B		0x06000020
				SC_P_FLEXCAN0_TX_ADMA_UART0_CTS_B		0x06000020
			>;
		};

		pinctrl_lpuart3: lpuart3grp {
			fsl,pins = <
				SC_P_SCU_GPIO0_00_ADMA_UART3_RX			0x06000020
				SC_P_SCU_GPIO0_01_ADMA_UART3_TX			0x06000020
			>;
		};

		pinctrl_fec1: fec1grp {
			fsl,pins = <
				SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB0_PAD	0x000014a0
				SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB1_PAD	0x000014a0
				SC_P_ENET0_MDC_CONN_ENET0_MDC			0x06000020
				SC_P_ENET0_MDIO_CONN_ENET0_MDIO			0x06000020
				SC_P_ENET0_RGMII_TX_CTL_CONN_ENET0_RGMII_TX_CTL	0x00000061
				SC_P_ENET0_RGMII_TXC_CONN_ENET0_RGMII_TXC	0x00000061
				SC_P_ENET0_RGMII_TXD0_CONN_ENET0_RGMII_TXD0	0x00000061
				SC_P_ENET0_RGMII_TXD1_CONN_ENET0_RGMII_TXD1	0x00000061
				SC_P_ENET0_RGMII_TXD2_CONN_ENET0_RGMII_TXD2	0x00000061
				SC_P_ENET0_RGMII_TXD3_CONN_ENET0_RGMII_TXD3	0x00000061
				SC_P_ENET0_RGMII_RXC_CONN_ENET0_RGMII_RXC	0x00000061
				SC_P_ENET0_RGMII_RX_CTL_CONN_ENET0_RGMII_RX_CTL	0x00000061
				SC_P_ENET0_RGMII_RXD0_CONN_ENET0_RGMII_RXD0	0x00000061
				SC_P_ENET0_RGMII_RXD1_CONN_ENET0_RGMII_RXD1	0x00000061
				SC_P_ENET0_RGMII_RXD2_CONN_ENET0_RGMII_RXD2	0x00000061
				SC_P_ENET0_RGMII_RXD3_CONN_ENET0_RGMII_RXD3	0x00000061
				SC_P_SPI2_SDI_LSIO_GPIO1_IO02 			0x06000021
				SC_P_MIPI_DSI0_GPIO0_01_LSIO_GPIO1_IO28		0xC0000021		
			>;
		};

		pinctrl_pwm_mipi_lvds0: mipi_lvds0_pwm_grp {
			fsl,pins = <
				SC_P_MIPI_DSI0_GPIO0_00_MIPI_DSI0_PWM0_OUT	0x00000020
			>;
		};

		pinctrl_lpi2c0: lpi2c0grp {
			fsl,pins = <
				SC_P_MIPI_CSI0_GPIO0_00_ADMA_I2C0_SCL		0x06000021
				SC_P_MIPI_CSI0_GPIO0_01_ADMA_I2C0_SDA		0x06000021
			>;
		};

		pinctrl_lpi2c1: lpi2c1grp {
			fsl,pins = <
				SC_P_USB_SS3_TC0_ADMA_I2C1_SCL			0x06000021
				SC_P_USB_SS3_TC2_ADMA_I2C1_SDA			0x06000021
			>;
		};

		pinctrl_lpi2c2: lpi2c2grp {
			fsl,pins = <
				SC_P_MIPI_DSI1_GPIO0_00_ADMA_I2C2_SCL		0x06000021
				SC_P_MIPI_DSI1_GPIO0_01_ADMA_I2C2_SDA		0x06000021
			>;
		};

		pinctrl_lpi2c3: lpi2c3grp {
			fsl,pins = <
				SC_P_SPI3_CS1_ADMA_I2C3_SCL			0x06000021
				SC_P_MCLK_IN1_ADMA_I2C3_SDA			0x06000021
			>;
		};

		pinctrl_sai1: sai1grp {
			fsl,pins = <
				SC_P_FLEXCAN1_TX_ADMA_SAI1_RXD			0x06000040
				SC_P_FLEXCAN1_RX_ADMA_SAI1_TXD			0x06000060
				SC_P_SAI1_RXC_ADMA_SAI1_TXC			0x06000040
				SC_P_SAI0_TXD_ADMA_SAI1_RXC			0x06000040
				SC_P_SAI1_RXFS_ADMA_SAI1_TXFS			0x06000040
				SC_P_SAI0_RXD_ADMA_SAI1_RXFS			0x06000040
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				SC_P_EMMC0_CLK_CONN_EMMC0_CLK			0x06000041
				SC_P_EMMC0_CMD_CONN_EMMC0_CMD			0x00000021
				SC_P_EMMC0_DATA0_CONN_EMMC0_DATA0		0x00000021
				SC_P_EMMC0_DATA1_CONN_EMMC0_DATA1		0x00000021
				SC_P_EMMC0_DATA2_CONN_EMMC0_DATA2		0x00000021
				SC_P_EMMC0_DATA3_CONN_EMMC0_DATA3		0x00000021
				SC_P_EMMC0_DATA4_CONN_EMMC0_DATA4		0x00000021
				SC_P_EMMC0_DATA5_CONN_EMMC0_DATA5		0x00000021
				SC_P_EMMC0_DATA6_CONN_EMMC0_DATA6		0x00000021
				SC_P_EMMC0_DATA7_CONN_EMMC0_DATA7		0x00000021
				SC_P_EMMC0_STROBE_CONN_EMMC0_STROBE		0x00000041
			>;
		};

		pinctrl_typec: typecgrp {
			fsl,pins = <
				SC_P_ENET0_REFCLK_125M_25M_LSIO_GPIO5_IO09	0x00000060
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				SC_P_EMMC0_CLK_CONN_EMMC0_CLK			0x06000041
				SC_P_EMMC0_CMD_CONN_EMMC0_CMD			0x00000021
				SC_P_EMMC0_DATA0_CONN_EMMC0_DATA0		0x00000021
				SC_P_EMMC0_DATA1_CONN_EMMC0_DATA1		0x00000021
				SC_P_EMMC0_DATA2_CONN_EMMC0_DATA2		0x00000021
				SC_P_EMMC0_DATA3_CONN_EMMC0_DATA3		0x00000021
				SC_P_EMMC0_DATA4_CONN_EMMC0_DATA4		0x00000021
				SC_P_EMMC0_DATA5_CONN_EMMC0_DATA5		0x00000021
				SC_P_EMMC0_DATA6_CONN_EMMC0_DATA6		0x00000021
				SC_P_EMMC0_DATA7_CONN_EMMC0_DATA7		0x00000021
				SC_P_EMMC0_STROBE_CONN_EMMC0_STROBE		0x00000041
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
			fsl,pins = <
				SC_P_EMMC0_CLK_CONN_EMMC0_CLK			0x06000041
				SC_P_EMMC0_CMD_CONN_EMMC0_CMD			0x00000021
				SC_P_EMMC0_DATA0_CONN_EMMC0_DATA0		0x00000021
				SC_P_EMMC0_DATA1_CONN_EMMC0_DATA1		0x00000021
				SC_P_EMMC0_DATA2_CONN_EMMC0_DATA2		0x00000021
				SC_P_EMMC0_DATA3_CONN_EMMC0_DATA3		0x00000021
				SC_P_EMMC0_DATA4_CONN_EMMC0_DATA4		0x00000021
				SC_P_EMMC0_DATA5_CONN_EMMC0_DATA5		0x00000021
				SC_P_EMMC0_DATA6_CONN_EMMC0_DATA6		0x00000021
				SC_P_EMMC0_DATA7_CONN_EMMC0_DATA7		0x00000021
				SC_P_EMMC0_STROBE_CONN_EMMC0_STROBE		0x00000041
			>;
		};

		pinctrl_usdhc2_gpio: usdhc2gpiogrp {
			fsl,pins = <
				SC_P_SPI0_CS1_LSIO_GPIO1_IO07			0x00000021
				SC_P_USDHC1_CD_B_LSIO_GPIO4_IO22		0x00000021
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				SC_P_USDHC1_CLK_CONN_USDHC1_CLK			0x06000041
				SC_P_USDHC1_CMD_CONN_USDHC1_CMD			0x00000021
				SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0		0x00000021
				SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1		0x00000021
				SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2		0x00000021
				SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3		0x00000021
			>;
		};

		pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
			fsl,pins = <
				SC_P_USDHC1_CLK_CONN_USDHC1_CLK			0x06000041
				SC_P_USDHC1_CMD_CONN_USDHC1_CMD			0x00000021
				SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0		0x00000021
				SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1		0x00000021
				SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2		0x00000021
				SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3		0x00000021
			>;
		};

		pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
			fsl,pins = <
				SC_P_USDHC1_CLK_CONN_USDHC1_CLK			0x06000041
				SC_P_USDHC1_CMD_CONN_USDHC1_CMD			0x00000021
				SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0		0x00000021
				SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1		0x00000021
				SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2		0x00000021
				SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3		0x00000021
			>;
		};

		pinctrl_pcieb: pciebgrp {
			fsl,pins = <
				SC_P_ESAI0_TX5_RX0_LSIO_GPIO0_IO09		0x60000021
			>;
		};

		pinctrl_wifi: wifigrp {
			fsl,pins = <
				SC_P_SCU_BOOT_MODE3_SCU_DSC_RTC_CLOCK_OUTPUT_32K      0x20 /* WIFI_32K_CLK */
				SC_P_QSPI0A_SCLK_LSIO_GPIO3_IO16		0x06000021 /* WIFI_3V3     */
				SC_P_QSPI0A_DQS_LSIO_GPIO3_IO13			0x06000021 /* WIFI_1V8     */
				SC_P_QSPI0A_DATA0_LSIO_GPIO3_IO09		0x06000021 /* WIFI_REG_ON  */
				SC_P_QSPI0A_DATA1_LSIO_GPIO3_IO10		0x06000021 /* BT_REG_ON    */
				SC_P_MIPI_DSI1_I2C0_SCL_LSIO_GPIO1_IO29		0x06000021 /* BT_BUF       */
				SC_P_QSPI0A_DATA2_LSIO_GPIO3_IO11		0x06000021 /* BT_HOST_WAKE */
			>;
		};

		pinctrl_pca9534: pca9534grp {
			fsl,pins = <
                        	SC_P_MIPI_CSI0_MCLK_OUT_LSIO_GPIO3_IO04  	0xC0000041      
			>;
		};

		pinctrl_captouch: captouchgrp {
			fsl,pins = <
				SC_P_UART1_CTS_B_LSIO_GPIO0_IO24		0xC0000041
			>;
		};

		pinctrl_restouch: restouchgrp {
			fsl,pins = <
                        	SC_P_USDHC1_RESET_B_LSIO_GPIO4_IO19  		0xC0000041      
			>;
		};
		
		pinctrl_lpspi3: lpspi3grp {
			fsl,pins = <
				SC_P_SPI3_SCK_ADMA_SPI3_SCK			0x0600004c
				SC_P_SPI3_SDI_ADMA_SPI3_SDI			0x0600004c
				SC_P_SPI3_SDO_ADMA_SPI3_SDO			0x0600004c
			>;
		};

		pinctrl_lpspi3_cs: lpspi3csgrp {
			fsl,pins = <
				SC_P_SPI3_CS0_LSIO_GPIO0_IO16			0x00000021
			>;
		};

		pinctrl_mipicsi0: mipicsi0grp {
			fsl,pins = <
				SC_P_PCIE_CTRL0_CLKREQ_B_LSIO_GPIO4_IO01	0xC0000041 /* SOM Internally NC for Reset*/
				SC_P_PCIE_CTRL0_WAKE_B_LSIO_GPIO4_IO02		0xC0000041 /* SOM Internally NC for PWR down*/
			>;
		};
	};
};

/* BT UART power domain */
&pd_dma_lpuart0 {
	#address-cells = <1>;
	#size-cells = <0>;

	pd_dma2_chan8: PD_UART0_RX {
		reg = <SC_R_DMA_2_CH8>;
		power-domains =<&pd_dma_lpuart0>;
		#power-domain-cells = <0>;
		#address-cells = <1>;
		#size-cells = <0>;

		pd_dma2_chan9: PD_UART0_TX {
			reg = <SC_R_DMA_2_CH9>;
			power-domains =<&pd_dma2_chan8>;
			#power-domain-cells = <0>;
			#address-cells = <1>;
			#size-cells = <0>;
		};
	};
};

/* BT/Header */
&lpuart0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpuart0>;
	uart-has-rtscts;
	dma-names = "tx","rx";
	dmas = <&edma2 9 0 0>,
	       <&edma2 8 0 1>;
	power-domains = <&pd_dma2_chan9>;
	status = "disabled";
};

/* Console UART power domain */
&pd_dma_lpuart3 {
	debug_console;
};

/* Console */
&lpuart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpuart3>;
	dma-names = "","";
	status = "okay";
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	phy-mode = "rgmii";
	phy-handle = <&ethphy0>;
	fsl,magic-packet;
	status = "okay";
	phy-supply = <&reg_ethphy0>;
	phy-reset-gpios = <&gpio1 2 GPIO_ACTIVE_LOW>;

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@4 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <4>;
			at803x,eee-disabled;
			at803x,vddio-1p8v;
		};
	};
};

&pd_cm40_intmux {
	early_power_on;
};

&intmux_cm40 {
	status = "okay";
};

&i2c0 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpi2c0>;
	status = "okay";

	wm8904: codec@1a {
		compatible = "wlf,wm8904";
		reg = <0x1a>;
		clocks = <&clk IMX8QXP_AUD_MCLKOUT0>;
		clock-names = "mclk";
		DCVDD-supply = <&reg_audio>;
		DBVDD-supply = <&reg_audio>;
		AVDD-supply = <&reg_audio>;
		CPVDD-supply = <&reg_audio>;
		MICVDD-supply = <&reg_audio>;
		gpio-cfg = <
			0x0018 /* GPIO1 => DMIC_CLK */
			0xffff /* GPIO2 => don't touch */
			0xffff /* GPIO3 => don't touch */
			0xffff /* GPIO4 => don't touch */
		>;
		status = "okay";
		power-domains = <&pd_mclk_out0>;
	};
};

&i2c2 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpi2c2>;
	status = "okay";

	/* GPIO expander */
	pca9534:gpio@20 {
		compatible = "nxp,pca9534";
		reg = <0x20>;
		gpio-controller;
		#gpio-cells = <2>;
        };
};

&i2c3 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpi2c3>;
	status = "okay";

	/* MIPI-CSI2 sensor */
	ov5640_mipi: ov5640_mipi@3c {
		status = "okay";
		compatible = "ovti,ov5640_mipi_v3";
		reg = <0x3c>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_mipicsi0>;
		clocks = <&clk IMX8QXP_CLK_DUMMY>;
		clock-names = "csi_mclk";
		csi_id = <0>;
		pwn-gpios = <&gpio4 2 GPIO_ACTIVE_HIGH>;
		rst-gpios = <&gpio4 1 GPIO_ACTIVE_HIGH>;
		mclk = <24000000>;
		mclk_source = <0>;

		port {
			ov5640_csi0_ep: endpoint {
				remote-endpoint = <&mipi_csi0_ep>;
			};
		};
	};
};

&sai1 {
	assigned-clocks = <&clk IMX8QXP_AUD_PLL0_DIV>,
			<&clk IMX8QXP_AUD_ACM_AUD_PLL_CLK0_DIV>,
			<&clk IMX8QXP_AUD_ACM_AUD_REC_CLK0_DIV>,
			<&clk IMX8QXP_AUD_SAI_1_MCLK>;
	assigned-clock-rates = <786432000>, <49152000>, <12288000>, <49152000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sai1>;
	status = "okay";
};

&usbotg1 {
	vbus-supply = <&reg_usb_otg1_vbus>;
	srp-disable;
	hnp-disable;
	adp-disable;
	disable-over-current;
	status = "okay";
	dr_mode = "host";
};

&usbotg3 {
	dr_mode = "host";
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&pcieb {
	ext_osc = <1>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcieb>;
	reset-gpio = <&gpio0 9 GPIO_ACTIVE_LOW>;
	status = "okay";
};

&gpio0_mipi_csi0 {
	status = "disabled";
};

&pixel_combiner {
	status = "okay";
};

&prg1 {
	status = "okay";
};

&prg2 {
	status = "okay";
};

&prg3 {
	status = "okay";
};

&prg4 {
	status = "okay";
};

&prg5 {
	status = "okay";
};

&prg6 {
	status = "okay";
};

&prg7 {
	status = "okay";
};

&prg8 {
	status = "okay";
};

&prg9 {
	status = "okay";
};

&dpr1_channel1 {
	status = "okay";
};

&dpr1_channel2 {
	status = "okay";
};

&dpr1_channel3 {
	status = "okay";
};

&dpr2_channel1 {
	status = "okay";
};

&dpr2_channel2 {
	status = "okay";
};

&dpr2_channel3 {
	status = "okay";
};

&dpu1 {
	status = "okay";
};

&gpu_3d0 {
	status = "okay";
};

&imx8_gpu_ss {
	status = "okay";
};

&rpmsg{
	/*
	 * 64K for one rpmsg instance:
	 */
	vdev-nums = <2>;
	reg = <0x0 0x90000000 0x0 0x20000>;
	status = "okay";
};

&mipi_csi_0 {
	#address-cells = <1>;
	#size-cells = <0>;
	/delete-property/virtual-channel;
	status = "okay";

	/* Camera 0  MIPI CSI-2 (CSIS0) */
	port@0 {
		reg = <0>;
		mipi_csi0_ep: endpoint {
			remote-endpoint = <&ov5640_csi0_ep>;
			data-lanes = <1 2>;
		};
	};
};

&isi_0 {
	status = "okay";
};

&isi_1 {
	status = "disabled";
};

&isi_2 {
	status = "disabled";
};

&isi_3 {
	status = "disabled";
};

&vpu {
	status = "disabled";
};

&vpu_decoder {
	core_type = <1>;
	status = "okay";
};

&vpu_encoder {
	core_type = <1>;
	status = "okay";
};

&ldb1_phy {
	status = "okay";
};

&ldb1 {
	status = "okay";
	lvds-channel@0 {
		fsl,data-mapping = "jeida";
		fsl,data-width = <24>;
		status = "okay";

		display-timings {
			lvds {
				clock-frequency = <29232000>;
				hactive = <800>;
				vactive = <480>;
				hback-porch = <40>;
				hfront-porch = <40>;
				vback-porch = <29>;
				vfront-porch = <13>;
				hsync-len = <48>;
				vsync-len = <3>;
				hsync-active = <0>;
				vsync-active = <0>;
				de-active = <1>;
				pixelclk-active = <0>;
			};
		};
	};
};

&ldb2_phy {
	status = "okay";
};

&ldb2 {
	status = "okay";
	lvds-channel@0 {
		fsl,data-mapping = "jeida";
		fsl,data-width = <24>;
		status = "okay";

		display-timings {
			lvds {
				clock-frequency = <29232000>;
				hactive = <800>;
				vactive = <480>;
				hback-porch = <40>;
				hfront-porch = <40>;
				vback-porch = <29>;
				vfront-porch = <13>;
				hsync-len = <48>;
				vsync-len = <3>;
				hsync-active = <0>;
				vsync-active = <0>;
				de-active = <1>;
				pixelclk-active = <0>;
			};
		};
	};
};

&mipi_dsi_phy1 {
	status = "disabled";
};

&mipi_dsi1 {
	status = "disabled";
};

&mipi_dsi_bridge1 {
	status = "disabled";
};

&mipi_dsi_phy2 {
	status = "disabled";
};

&mipi_dsi2 {
	status = "disabled";
};

&mipi_dsi_bridge2 {
	status = "disabled";
};

&tsens {
	tsens-num = <3>;
};

&thermal_zones {
	pmic-thermal0 {
		polling-delay-passive = <250>;
		polling-delay = <2000>;
		thermal-sensors = <&tsens 2>;
		trips {
			pmic_alert0: trip0 {
				temperature = <110000>;
				hysteresis = <2000>;
				type = "passive";
			};
			pmic_crit0: trip1 {
				temperature = <125000>;
				hysteresis = <2000>;
				type = "critical";
			};
		};
		cooling-maps {
			map0 {
				trip = <&pmic_alert0>;
				cooling-device =
				<&A35_0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
			};
		};
	};
};

&pd_dma_lpspi3 {
	#address-cells = <1>;
	#size-cells = <0>;
	wakeup-irq = <339>;

	pd_dma2_chan6: PD_LPSPI3_RX {
		reg = <SC_R_DMA_2_CH6>;
		power-domains =<&pd_dma_lpspi3>;
		#power-domain-cells = <0>;
		#address-cells = <1>;
		#size-cells = <0>;

		pd_dma2_chan7: PD_LPSPI3_TX {
			reg = <SC_R_DMA_2_CH7>;
			power-domains =<&pd_dma2_chan6>;
			#power-domain-cells = <0>;
			#address-cells = <1>;
			#size-cells = <0>;
		};
	};
};

&lpspi3 {
	#address-cells = <1>;
	#size-cells = <0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpspi3 &pinctrl_lpspi3_cs>;
	cs-gpios = <&gpio0 16 GPIO_ACTIVE_LOW>;
	status = "okay";

	/* Resistive touch controller */
	ads7846@0 {
		reg = <0>;
		compatible = "ti,ads7846";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_restouch>;
		interrupt-parent = <&gpio4>;
		interrupts = <19 IRQ_TYPE_EDGE_FALLING>;
		spi-max-frequency = <1500000>;
		pendown-gpio = <&gpio4 19 GPIO_ACTIVE_LOW>;
		ti,x-min = /bits/ 16 <125>;
		ti,x-max = /bits/ 16 <4008>;
		ti,y-min = /bits/ 16 <282>;
		ti,y-max = /bits/ 16 <3864>;
		ti,x-plate-ohms = /bits/ 16 <180>;
		ti,pressure-max = /bits/ 16 <255>;
		ti,debounce-max = /bits/ 16 <10>;
		ti,debounce-tol = /bits/ 16 <3>;
		ti,debounce-rep = /bits/ 16 <1>;
		ti,settle-delay-usec = /bits/ 16 <150>;
		ti,keep-vref-on;
		wakeup-source;
		status = "disabled";
        };
};

&rtc {
	status = "disabled";
};
