
Expansion_Board_H743AII6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00022180  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001618  08022420  08022420  00023420  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08023a38  08023a38  00024a38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08023a40  08023a40  00024a40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08023a44  08023a44  00024a44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000004b0  24000000  08023a48  00025000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0002acc8  240004b0  08023ef8  000254b0  2**3
                  ALLOC
  8 .expansion_board_dma 00000020  30000000  30000000  00026000  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  2402b178  2402b178  00026178  2**0
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  000254b0  2**0
                  CONTENTS, READONLY
 11 .debug_info   0003fa73  00000000  00000000  000254de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000083e0  00000000  00000000  00064f51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002ee8  00000000  00000000  0006d338  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 000023e1  00000000  00000000  00070220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00045e62  00000000  00000000  00072601  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   000485d4  00000000  00000000  000b8463  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00195f15  00000000  00000000  00100a37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0029694c  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000d850  00000000  00000000  00296990  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000007a  00000000  00000000  002a41e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240004b0 	.word	0x240004b0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08022408 	.word	0x08022408

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240004b4 	.word	0x240004b4
 80002dc:	08022408 	.word	0x08022408

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_frsub>:
 8000390:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__addsf3>
 8000396:	bf00      	nop

08000398 <__aeabi_fsub>:
 8000398:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

0800039c <__addsf3>:
 800039c:	0042      	lsls	r2, r0, #1
 800039e:	bf1f      	itttt	ne
 80003a0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80003a4:	ea92 0f03 	teqne	r2, r3
 80003a8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80003ac:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80003b0:	d06a      	beq.n	8000488 <__addsf3+0xec>
 80003b2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80003b6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80003ba:	bfc1      	itttt	gt
 80003bc:	18d2      	addgt	r2, r2, r3
 80003be:	4041      	eorgt	r1, r0
 80003c0:	4048      	eorgt	r0, r1
 80003c2:	4041      	eorgt	r1, r0
 80003c4:	bfb8      	it	lt
 80003c6:	425b      	neglt	r3, r3
 80003c8:	2b19      	cmp	r3, #25
 80003ca:	bf88      	it	hi
 80003cc:	4770      	bxhi	lr
 80003ce:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80003d2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003d6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80003da:	bf18      	it	ne
 80003dc:	4240      	negne	r0, r0
 80003de:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003e2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80003e6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80003ea:	bf18      	it	ne
 80003ec:	4249      	negne	r1, r1
 80003ee:	ea92 0f03 	teq	r2, r3
 80003f2:	d03f      	beq.n	8000474 <__addsf3+0xd8>
 80003f4:	f1a2 0201 	sub.w	r2, r2, #1
 80003f8:	fa41 fc03 	asr.w	ip, r1, r3
 80003fc:	eb10 000c 	adds.w	r0, r0, ip
 8000400:	f1c3 0320 	rsb	r3, r3, #32
 8000404:	fa01 f103 	lsl.w	r1, r1, r3
 8000408:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800040c:	d502      	bpl.n	8000414 <__addsf3+0x78>
 800040e:	4249      	negs	r1, r1
 8000410:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000414:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000418:	d313      	bcc.n	8000442 <__addsf3+0xa6>
 800041a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800041e:	d306      	bcc.n	800042e <__addsf3+0x92>
 8000420:	0840      	lsrs	r0, r0, #1
 8000422:	ea4f 0131 	mov.w	r1, r1, rrx
 8000426:	f102 0201 	add.w	r2, r2, #1
 800042a:	2afe      	cmp	r2, #254	@ 0xfe
 800042c:	d251      	bcs.n	80004d2 <__addsf3+0x136>
 800042e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000432:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000436:	bf08      	it	eq
 8000438:	f020 0001 	biceq.w	r0, r0, #1
 800043c:	ea40 0003 	orr.w	r0, r0, r3
 8000440:	4770      	bx	lr
 8000442:	0049      	lsls	r1, r1, #1
 8000444:	eb40 0000 	adc.w	r0, r0, r0
 8000448:	3a01      	subs	r2, #1
 800044a:	bf28      	it	cs
 800044c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000450:	d2ed      	bcs.n	800042e <__addsf3+0x92>
 8000452:	fab0 fc80 	clz	ip, r0
 8000456:	f1ac 0c08 	sub.w	ip, ip, #8
 800045a:	ebb2 020c 	subs.w	r2, r2, ip
 800045e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000462:	bfaa      	itet	ge
 8000464:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000468:	4252      	neglt	r2, r2
 800046a:	4318      	orrge	r0, r3
 800046c:	bfbc      	itt	lt
 800046e:	40d0      	lsrlt	r0, r2
 8000470:	4318      	orrlt	r0, r3
 8000472:	4770      	bx	lr
 8000474:	f092 0f00 	teq	r2, #0
 8000478:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 800047c:	bf06      	itte	eq
 800047e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000482:	3201      	addeq	r2, #1
 8000484:	3b01      	subne	r3, #1
 8000486:	e7b5      	b.n	80003f4 <__addsf3+0x58>
 8000488:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800048c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000490:	bf18      	it	ne
 8000492:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000496:	d021      	beq.n	80004dc <__addsf3+0x140>
 8000498:	ea92 0f03 	teq	r2, r3
 800049c:	d004      	beq.n	80004a8 <__addsf3+0x10c>
 800049e:	f092 0f00 	teq	r2, #0
 80004a2:	bf08      	it	eq
 80004a4:	4608      	moveq	r0, r1
 80004a6:	4770      	bx	lr
 80004a8:	ea90 0f01 	teq	r0, r1
 80004ac:	bf1c      	itt	ne
 80004ae:	2000      	movne	r0, #0
 80004b0:	4770      	bxne	lr
 80004b2:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80004b6:	d104      	bne.n	80004c2 <__addsf3+0x126>
 80004b8:	0040      	lsls	r0, r0, #1
 80004ba:	bf28      	it	cs
 80004bc:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80004c0:	4770      	bx	lr
 80004c2:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80004c6:	bf3c      	itt	cc
 80004c8:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80004cc:	4770      	bxcc	lr
 80004ce:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80004d2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80004d6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004da:	4770      	bx	lr
 80004dc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80004e0:	bf16      	itet	ne
 80004e2:	4608      	movne	r0, r1
 80004e4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80004e8:	4601      	movne	r1, r0
 80004ea:	0242      	lsls	r2, r0, #9
 80004ec:	bf06      	itte	eq
 80004ee:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80004f2:	ea90 0f01 	teqeq	r0, r1
 80004f6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80004fa:	4770      	bx	lr

080004fc <__aeabi_ui2f>:
 80004fc:	f04f 0300 	mov.w	r3, #0
 8000500:	e004      	b.n	800050c <__aeabi_i2f+0x8>
 8000502:	bf00      	nop

08000504 <__aeabi_i2f>:
 8000504:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000508:	bf48      	it	mi
 800050a:	4240      	negmi	r0, r0
 800050c:	ea5f 0c00 	movs.w	ip, r0
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000518:	4601      	mov	r1, r0
 800051a:	f04f 0000 	mov.w	r0, #0
 800051e:	e01c      	b.n	800055a <__aeabi_l2f+0x2a>

08000520 <__aeabi_ul2f>:
 8000520:	ea50 0201 	orrs.w	r2, r0, r1
 8000524:	bf08      	it	eq
 8000526:	4770      	bxeq	lr
 8000528:	f04f 0300 	mov.w	r3, #0
 800052c:	e00a      	b.n	8000544 <__aeabi_l2f+0x14>
 800052e:	bf00      	nop

08000530 <__aeabi_l2f>:
 8000530:	ea50 0201 	orrs.w	r2, r0, r1
 8000534:	bf08      	it	eq
 8000536:	4770      	bxeq	lr
 8000538:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 800053c:	d502      	bpl.n	8000544 <__aeabi_l2f+0x14>
 800053e:	4240      	negs	r0, r0
 8000540:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000544:	ea5f 0c01 	movs.w	ip, r1
 8000548:	bf02      	ittt	eq
 800054a:	4684      	moveq	ip, r0
 800054c:	4601      	moveq	r1, r0
 800054e:	2000      	moveq	r0, #0
 8000550:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000554:	bf08      	it	eq
 8000556:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800055a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800055e:	fabc f28c 	clz	r2, ip
 8000562:	3a08      	subs	r2, #8
 8000564:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000568:	db10      	blt.n	800058c <__aeabi_l2f+0x5c>
 800056a:	fa01 fc02 	lsl.w	ip, r1, r2
 800056e:	4463      	add	r3, ip
 8000570:	fa00 fc02 	lsl.w	ip, r0, r2
 8000574:	f1c2 0220 	rsb	r2, r2, #32
 8000578:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800057c:	fa20 f202 	lsr.w	r2, r0, r2
 8000580:	eb43 0002 	adc.w	r0, r3, r2
 8000584:	bf08      	it	eq
 8000586:	f020 0001 	biceq.w	r0, r0, #1
 800058a:	4770      	bx	lr
 800058c:	f102 0220 	add.w	r2, r2, #32
 8000590:	fa01 fc02 	lsl.w	ip, r1, r2
 8000594:	f1c2 0220 	rsb	r2, r2, #32
 8000598:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800059c:	fa21 f202 	lsr.w	r2, r1, r2
 80005a0:	eb43 0002 	adc.w	r0, r3, r2
 80005a4:	bf08      	it	eq
 80005a6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80005aa:	4770      	bx	lr

080005ac <__aeabi_ldivmod>:
 80005ac:	b97b      	cbnz	r3, 80005ce <__aeabi_ldivmod+0x22>
 80005ae:	b972      	cbnz	r2, 80005ce <__aeabi_ldivmod+0x22>
 80005b0:	2900      	cmp	r1, #0
 80005b2:	bfbe      	ittt	lt
 80005b4:	2000      	movlt	r0, #0
 80005b6:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 80005ba:	e006      	blt.n	80005ca <__aeabi_ldivmod+0x1e>
 80005bc:	bf08      	it	eq
 80005be:	2800      	cmpeq	r0, #0
 80005c0:	bf1c      	itt	ne
 80005c2:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 80005c6:	f04f 30ff 	movne.w	r0, #4294967295
 80005ca:	f000 b9bb 	b.w	8000944 <__aeabi_idiv0>
 80005ce:	f1ad 0c08 	sub.w	ip, sp, #8
 80005d2:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80005d6:	2900      	cmp	r1, #0
 80005d8:	db09      	blt.n	80005ee <__aeabi_ldivmod+0x42>
 80005da:	2b00      	cmp	r3, #0
 80005dc:	db1a      	blt.n	8000614 <__aeabi_ldivmod+0x68>
 80005de:	f000 f835 	bl	800064c <__udivmoddi4>
 80005e2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80005e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80005ea:	b004      	add	sp, #16
 80005ec:	4770      	bx	lr
 80005ee:	4240      	negs	r0, r0
 80005f0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	db1b      	blt.n	8000630 <__aeabi_ldivmod+0x84>
 80005f8:	f000 f828 	bl	800064c <__udivmoddi4>
 80005fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000600:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000604:	b004      	add	sp, #16
 8000606:	4240      	negs	r0, r0
 8000608:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800060c:	4252      	negs	r2, r2
 800060e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000612:	4770      	bx	lr
 8000614:	4252      	negs	r2, r2
 8000616:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800061a:	f000 f817 	bl	800064c <__udivmoddi4>
 800061e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000622:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000626:	b004      	add	sp, #16
 8000628:	4240      	negs	r0, r0
 800062a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800062e:	4770      	bx	lr
 8000630:	4252      	negs	r2, r2
 8000632:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000636:	f000 f809 	bl	800064c <__udivmoddi4>
 800063a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800063e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000642:	b004      	add	sp, #16
 8000644:	4252      	negs	r2, r2
 8000646:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800064a:	4770      	bx	lr

0800064c <__udivmoddi4>:
 800064c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000650:	9d08      	ldr	r5, [sp, #32]
 8000652:	468e      	mov	lr, r1
 8000654:	4604      	mov	r4, r0
 8000656:	4688      	mov	r8, r1
 8000658:	2b00      	cmp	r3, #0
 800065a:	d14a      	bne.n	80006f2 <__udivmoddi4+0xa6>
 800065c:	428a      	cmp	r2, r1
 800065e:	4617      	mov	r7, r2
 8000660:	d962      	bls.n	8000728 <__udivmoddi4+0xdc>
 8000662:	fab2 f682 	clz	r6, r2
 8000666:	b14e      	cbz	r6, 800067c <__udivmoddi4+0x30>
 8000668:	f1c6 0320 	rsb	r3, r6, #32
 800066c:	fa01 f806 	lsl.w	r8, r1, r6
 8000670:	fa20 f303 	lsr.w	r3, r0, r3
 8000674:	40b7      	lsls	r7, r6
 8000676:	ea43 0808 	orr.w	r8, r3, r8
 800067a:	40b4      	lsls	r4, r6
 800067c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000680:	fa1f fc87 	uxth.w	ip, r7
 8000684:	fbb8 f1fe 	udiv	r1, r8, lr
 8000688:	0c23      	lsrs	r3, r4, #16
 800068a:	fb0e 8811 	mls	r8, lr, r1, r8
 800068e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000692:	fb01 f20c 	mul.w	r2, r1, ip
 8000696:	429a      	cmp	r2, r3
 8000698:	d909      	bls.n	80006ae <__udivmoddi4+0x62>
 800069a:	18fb      	adds	r3, r7, r3
 800069c:	f101 30ff 	add.w	r0, r1, #4294967295
 80006a0:	f080 80ea 	bcs.w	8000878 <__udivmoddi4+0x22c>
 80006a4:	429a      	cmp	r2, r3
 80006a6:	f240 80e7 	bls.w	8000878 <__udivmoddi4+0x22c>
 80006aa:	3902      	subs	r1, #2
 80006ac:	443b      	add	r3, r7
 80006ae:	1a9a      	subs	r2, r3, r2
 80006b0:	b2a3      	uxth	r3, r4
 80006b2:	fbb2 f0fe 	udiv	r0, r2, lr
 80006b6:	fb0e 2210 	mls	r2, lr, r0, r2
 80006ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80006be:	fb00 fc0c 	mul.w	ip, r0, ip
 80006c2:	459c      	cmp	ip, r3
 80006c4:	d909      	bls.n	80006da <__udivmoddi4+0x8e>
 80006c6:	18fb      	adds	r3, r7, r3
 80006c8:	f100 32ff 	add.w	r2, r0, #4294967295
 80006cc:	f080 80d6 	bcs.w	800087c <__udivmoddi4+0x230>
 80006d0:	459c      	cmp	ip, r3
 80006d2:	f240 80d3 	bls.w	800087c <__udivmoddi4+0x230>
 80006d6:	443b      	add	r3, r7
 80006d8:	3802      	subs	r0, #2
 80006da:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80006de:	eba3 030c 	sub.w	r3, r3, ip
 80006e2:	2100      	movs	r1, #0
 80006e4:	b11d      	cbz	r5, 80006ee <__udivmoddi4+0xa2>
 80006e6:	40f3      	lsrs	r3, r6
 80006e8:	2200      	movs	r2, #0
 80006ea:	e9c5 3200 	strd	r3, r2, [r5]
 80006ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006f2:	428b      	cmp	r3, r1
 80006f4:	d905      	bls.n	8000702 <__udivmoddi4+0xb6>
 80006f6:	b10d      	cbz	r5, 80006fc <__udivmoddi4+0xb0>
 80006f8:	e9c5 0100 	strd	r0, r1, [r5]
 80006fc:	2100      	movs	r1, #0
 80006fe:	4608      	mov	r0, r1
 8000700:	e7f5      	b.n	80006ee <__udivmoddi4+0xa2>
 8000702:	fab3 f183 	clz	r1, r3
 8000706:	2900      	cmp	r1, #0
 8000708:	d146      	bne.n	8000798 <__udivmoddi4+0x14c>
 800070a:	4573      	cmp	r3, lr
 800070c:	d302      	bcc.n	8000714 <__udivmoddi4+0xc8>
 800070e:	4282      	cmp	r2, r0
 8000710:	f200 8105 	bhi.w	800091e <__udivmoddi4+0x2d2>
 8000714:	1a84      	subs	r4, r0, r2
 8000716:	eb6e 0203 	sbc.w	r2, lr, r3
 800071a:	2001      	movs	r0, #1
 800071c:	4690      	mov	r8, r2
 800071e:	2d00      	cmp	r5, #0
 8000720:	d0e5      	beq.n	80006ee <__udivmoddi4+0xa2>
 8000722:	e9c5 4800 	strd	r4, r8, [r5]
 8000726:	e7e2      	b.n	80006ee <__udivmoddi4+0xa2>
 8000728:	2a00      	cmp	r2, #0
 800072a:	f000 8090 	beq.w	800084e <__udivmoddi4+0x202>
 800072e:	fab2 f682 	clz	r6, r2
 8000732:	2e00      	cmp	r6, #0
 8000734:	f040 80a4 	bne.w	8000880 <__udivmoddi4+0x234>
 8000738:	1a8a      	subs	r2, r1, r2
 800073a:	0c03      	lsrs	r3, r0, #16
 800073c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000740:	b280      	uxth	r0, r0
 8000742:	b2bc      	uxth	r4, r7
 8000744:	2101      	movs	r1, #1
 8000746:	fbb2 fcfe 	udiv	ip, r2, lr
 800074a:	fb0e 221c 	mls	r2, lr, ip, r2
 800074e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000752:	fb04 f20c 	mul.w	r2, r4, ip
 8000756:	429a      	cmp	r2, r3
 8000758:	d907      	bls.n	800076a <__udivmoddi4+0x11e>
 800075a:	18fb      	adds	r3, r7, r3
 800075c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000760:	d202      	bcs.n	8000768 <__udivmoddi4+0x11c>
 8000762:	429a      	cmp	r2, r3
 8000764:	f200 80e0 	bhi.w	8000928 <__udivmoddi4+0x2dc>
 8000768:	46c4      	mov	ip, r8
 800076a:	1a9b      	subs	r3, r3, r2
 800076c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000770:	fb0e 3312 	mls	r3, lr, r2, r3
 8000774:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000778:	fb02 f404 	mul.w	r4, r2, r4
 800077c:	429c      	cmp	r4, r3
 800077e:	d907      	bls.n	8000790 <__udivmoddi4+0x144>
 8000780:	18fb      	adds	r3, r7, r3
 8000782:	f102 30ff 	add.w	r0, r2, #4294967295
 8000786:	d202      	bcs.n	800078e <__udivmoddi4+0x142>
 8000788:	429c      	cmp	r4, r3
 800078a:	f200 80ca 	bhi.w	8000922 <__udivmoddi4+0x2d6>
 800078e:	4602      	mov	r2, r0
 8000790:	1b1b      	subs	r3, r3, r4
 8000792:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000796:	e7a5      	b.n	80006e4 <__udivmoddi4+0x98>
 8000798:	f1c1 0620 	rsb	r6, r1, #32
 800079c:	408b      	lsls	r3, r1
 800079e:	fa22 f706 	lsr.w	r7, r2, r6
 80007a2:	431f      	orrs	r7, r3
 80007a4:	fa0e f401 	lsl.w	r4, lr, r1
 80007a8:	fa20 f306 	lsr.w	r3, r0, r6
 80007ac:	fa2e fe06 	lsr.w	lr, lr, r6
 80007b0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80007b4:	4323      	orrs	r3, r4
 80007b6:	fa00 f801 	lsl.w	r8, r0, r1
 80007ba:	fa1f fc87 	uxth.w	ip, r7
 80007be:	fbbe f0f9 	udiv	r0, lr, r9
 80007c2:	0c1c      	lsrs	r4, r3, #16
 80007c4:	fb09 ee10 	mls	lr, r9, r0, lr
 80007c8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80007cc:	fb00 fe0c 	mul.w	lr, r0, ip
 80007d0:	45a6      	cmp	lr, r4
 80007d2:	fa02 f201 	lsl.w	r2, r2, r1
 80007d6:	d909      	bls.n	80007ec <__udivmoddi4+0x1a0>
 80007d8:	193c      	adds	r4, r7, r4
 80007da:	f100 3aff 	add.w	sl, r0, #4294967295
 80007de:	f080 809c 	bcs.w	800091a <__udivmoddi4+0x2ce>
 80007e2:	45a6      	cmp	lr, r4
 80007e4:	f240 8099 	bls.w	800091a <__udivmoddi4+0x2ce>
 80007e8:	3802      	subs	r0, #2
 80007ea:	443c      	add	r4, r7
 80007ec:	eba4 040e 	sub.w	r4, r4, lr
 80007f0:	fa1f fe83 	uxth.w	lr, r3
 80007f4:	fbb4 f3f9 	udiv	r3, r4, r9
 80007f8:	fb09 4413 	mls	r4, r9, r3, r4
 80007fc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000800:	fb03 fc0c 	mul.w	ip, r3, ip
 8000804:	45a4      	cmp	ip, r4
 8000806:	d908      	bls.n	800081a <__udivmoddi4+0x1ce>
 8000808:	193c      	adds	r4, r7, r4
 800080a:	f103 3eff 	add.w	lr, r3, #4294967295
 800080e:	f080 8082 	bcs.w	8000916 <__udivmoddi4+0x2ca>
 8000812:	45a4      	cmp	ip, r4
 8000814:	d97f      	bls.n	8000916 <__udivmoddi4+0x2ca>
 8000816:	3b02      	subs	r3, #2
 8000818:	443c      	add	r4, r7
 800081a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800081e:	eba4 040c 	sub.w	r4, r4, ip
 8000822:	fba0 ec02 	umull	lr, ip, r0, r2
 8000826:	4564      	cmp	r4, ip
 8000828:	4673      	mov	r3, lr
 800082a:	46e1      	mov	r9, ip
 800082c:	d362      	bcc.n	80008f4 <__udivmoddi4+0x2a8>
 800082e:	d05f      	beq.n	80008f0 <__udivmoddi4+0x2a4>
 8000830:	b15d      	cbz	r5, 800084a <__udivmoddi4+0x1fe>
 8000832:	ebb8 0203 	subs.w	r2, r8, r3
 8000836:	eb64 0409 	sbc.w	r4, r4, r9
 800083a:	fa04 f606 	lsl.w	r6, r4, r6
 800083e:	fa22 f301 	lsr.w	r3, r2, r1
 8000842:	431e      	orrs	r6, r3
 8000844:	40cc      	lsrs	r4, r1
 8000846:	e9c5 6400 	strd	r6, r4, [r5]
 800084a:	2100      	movs	r1, #0
 800084c:	e74f      	b.n	80006ee <__udivmoddi4+0xa2>
 800084e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000852:	0c01      	lsrs	r1, r0, #16
 8000854:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000858:	b280      	uxth	r0, r0
 800085a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800085e:	463b      	mov	r3, r7
 8000860:	4638      	mov	r0, r7
 8000862:	463c      	mov	r4, r7
 8000864:	46b8      	mov	r8, r7
 8000866:	46be      	mov	lr, r7
 8000868:	2620      	movs	r6, #32
 800086a:	fbb1 f1f7 	udiv	r1, r1, r7
 800086e:	eba2 0208 	sub.w	r2, r2, r8
 8000872:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000876:	e766      	b.n	8000746 <__udivmoddi4+0xfa>
 8000878:	4601      	mov	r1, r0
 800087a:	e718      	b.n	80006ae <__udivmoddi4+0x62>
 800087c:	4610      	mov	r0, r2
 800087e:	e72c      	b.n	80006da <__udivmoddi4+0x8e>
 8000880:	f1c6 0220 	rsb	r2, r6, #32
 8000884:	fa2e f302 	lsr.w	r3, lr, r2
 8000888:	40b7      	lsls	r7, r6
 800088a:	40b1      	lsls	r1, r6
 800088c:	fa20 f202 	lsr.w	r2, r0, r2
 8000890:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000894:	430a      	orrs	r2, r1
 8000896:	fbb3 f8fe 	udiv	r8, r3, lr
 800089a:	b2bc      	uxth	r4, r7
 800089c:	fb0e 3318 	mls	r3, lr, r8, r3
 80008a0:	0c11      	lsrs	r1, r2, #16
 80008a2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008a6:	fb08 f904 	mul.w	r9, r8, r4
 80008aa:	40b0      	lsls	r0, r6
 80008ac:	4589      	cmp	r9, r1
 80008ae:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80008b2:	b280      	uxth	r0, r0
 80008b4:	d93e      	bls.n	8000934 <__udivmoddi4+0x2e8>
 80008b6:	1879      	adds	r1, r7, r1
 80008b8:	f108 3cff 	add.w	ip, r8, #4294967295
 80008bc:	d201      	bcs.n	80008c2 <__udivmoddi4+0x276>
 80008be:	4589      	cmp	r9, r1
 80008c0:	d81f      	bhi.n	8000902 <__udivmoddi4+0x2b6>
 80008c2:	eba1 0109 	sub.w	r1, r1, r9
 80008c6:	fbb1 f9fe 	udiv	r9, r1, lr
 80008ca:	fb09 f804 	mul.w	r8, r9, r4
 80008ce:	fb0e 1119 	mls	r1, lr, r9, r1
 80008d2:	b292      	uxth	r2, r2
 80008d4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80008d8:	4542      	cmp	r2, r8
 80008da:	d229      	bcs.n	8000930 <__udivmoddi4+0x2e4>
 80008dc:	18ba      	adds	r2, r7, r2
 80008de:	f109 31ff 	add.w	r1, r9, #4294967295
 80008e2:	d2c4      	bcs.n	800086e <__udivmoddi4+0x222>
 80008e4:	4542      	cmp	r2, r8
 80008e6:	d2c2      	bcs.n	800086e <__udivmoddi4+0x222>
 80008e8:	f1a9 0102 	sub.w	r1, r9, #2
 80008ec:	443a      	add	r2, r7
 80008ee:	e7be      	b.n	800086e <__udivmoddi4+0x222>
 80008f0:	45f0      	cmp	r8, lr
 80008f2:	d29d      	bcs.n	8000830 <__udivmoddi4+0x1e4>
 80008f4:	ebbe 0302 	subs.w	r3, lr, r2
 80008f8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80008fc:	3801      	subs	r0, #1
 80008fe:	46e1      	mov	r9, ip
 8000900:	e796      	b.n	8000830 <__udivmoddi4+0x1e4>
 8000902:	eba7 0909 	sub.w	r9, r7, r9
 8000906:	4449      	add	r1, r9
 8000908:	f1a8 0c02 	sub.w	ip, r8, #2
 800090c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000910:	fb09 f804 	mul.w	r8, r9, r4
 8000914:	e7db      	b.n	80008ce <__udivmoddi4+0x282>
 8000916:	4673      	mov	r3, lr
 8000918:	e77f      	b.n	800081a <__udivmoddi4+0x1ce>
 800091a:	4650      	mov	r0, sl
 800091c:	e766      	b.n	80007ec <__udivmoddi4+0x1a0>
 800091e:	4608      	mov	r0, r1
 8000920:	e6fd      	b.n	800071e <__udivmoddi4+0xd2>
 8000922:	443b      	add	r3, r7
 8000924:	3a02      	subs	r2, #2
 8000926:	e733      	b.n	8000790 <__udivmoddi4+0x144>
 8000928:	f1ac 0c02 	sub.w	ip, ip, #2
 800092c:	443b      	add	r3, r7
 800092e:	e71c      	b.n	800076a <__udivmoddi4+0x11e>
 8000930:	4649      	mov	r1, r9
 8000932:	e79c      	b.n	800086e <__udivmoddi4+0x222>
 8000934:	eba1 0109 	sub.w	r1, r1, r9
 8000938:	46c4      	mov	ip, r8
 800093a:	fbb1 f9fe 	udiv	r9, r1, lr
 800093e:	fb09 f804 	mul.w	r8, r9, r4
 8000942:	e7c4      	b.n	80008ce <__udivmoddi4+0x282>

08000944 <__aeabi_idiv0>:
 8000944:	4770      	bx	lr
 8000946:	bf00      	nop

08000948 <GetTaskStateCB>:

/*---------- (1) START of STUDENT CODE (Declare the functions to use) -----------*/

/*---------- (1) END of STUDENT CODE (Declare the functions to use) -------------*/

DOP_COMMON_SDO_CB(algorithmCtrlTask)
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
 8000950:	6039      	str	r1, [r7, #0]
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	2201      	movs	r2, #1
 8000956:	711a      	strb	r2, [r3, #4]
 8000958:	2001      	movs	r0, #1
 800095a:	f01e f9f5 	bl	801ed48 <malloc>
 800095e:	4603      	mov	r3, r0
 8000960:	461a      	mov	r2, r3
 8000962:	683b      	ldr	r3, [r7, #0]
 8000964:	601a      	str	r2, [r3, #0]
 8000966:	683b      	ldr	r3, [r7, #0]
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	4a04      	ldr	r2, [pc, #16]	@ (800097c <GetTaskStateCB+0x34>)
 800096c:	7b12      	ldrb	r2, [r2, #12]
 800096e:	701a      	strb	r2, [r3, #0]
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	2200      	movs	r2, #0
 8000974:	721a      	strb	r2, [r3, #8]
 8000976:	3708      	adds	r7, #8
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	240004cc 	.word	0x240004cc

08000980 <SetTaskStateCB>:
 8000980:	b580      	push	{r7, lr}
 8000982:	b084      	sub	sp, #16
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
 8000988:	6039      	str	r1, [r7, #0]
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	781b      	ldrb	r3, [r3, #0]
 8000990:	73fb      	strb	r3, [r7, #15]
 8000992:	7bfb      	ldrb	r3, [r7, #15]
 8000994:	4619      	mov	r1, r3
 8000996:	4807      	ldr	r0, [pc, #28]	@ (80009b4 <SetTaskStateCB+0x34>)
 8000998:	f009 fa4f 	bl	8009e3a <StateTransition>
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	2200      	movs	r2, #0
 80009a0:	601a      	str	r2, [r3, #0]
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	2200      	movs	r2, #0
 80009a6:	711a      	strb	r2, [r3, #4]
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	2200      	movs	r2, #0
 80009ac:	721a      	strb	r2, [r3, #8]
 80009ae:	3710      	adds	r7, #16
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	240004d8 	.word	0x240004d8

080009b8 <GetTaskRoutineCB>:
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b084      	sub	sp, #16
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
 80009c0:	6039      	str	r1, [r7, #0]
 80009c2:	683b      	ldr	r3, [r7, #0]
 80009c4:	2200      	movs	r2, #0
 80009c6:	721a      	strb	r2, [r3, #8]
 80009c8:	4b18      	ldr	r3, [pc, #96]	@ (8000a2c <GetTaskRoutineCB+0x74>)
 80009ca:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80009ce:	b2da      	uxtb	r2, r3
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	711a      	strb	r2, [r3, #4]
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	791b      	ldrb	r3, [r3, #4]
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d024      	beq.n	8000a26 <GetTaskRoutineCB+0x6e>
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	88db      	ldrh	r3, [r3, #6]
 80009e0:	461a      	mov	r2, r3
 80009e2:	683b      	ldr	r3, [r7, #0]
 80009e4:	791b      	ldrb	r3, [r3, #4]
 80009e6:	fb02 f303 	mul.w	r3, r2, r3
 80009ea:	4618      	mov	r0, r3
 80009ec:	f01e f9ac 	bl	801ed48 <malloc>
 80009f0:	4603      	mov	r3, r0
 80009f2:	461a      	mov	r2, r3
 80009f4:	683b      	ldr	r3, [r7, #0]
 80009f6:	601a      	str	r2, [r3, #0]
 80009f8:	2300      	movs	r3, #0
 80009fa:	60fb      	str	r3, [r7, #12]
 80009fc:	e00d      	b.n	8000a1a <GetTaskRoutineCB+0x62>
 80009fe:	4a0b      	ldr	r2, [pc, #44]	@ (8000a2c <GetTaskRoutineCB+0x74>)
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	3310      	adds	r3, #16
 8000a04:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	681a      	ldr	r2, [r3, #0]
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	4413      	add	r3, r2
 8000a10:	b2ca      	uxtb	r2, r1
 8000a12:	701a      	strb	r2, [r3, #0]
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	3301      	adds	r3, #1
 8000a18:	60fb      	str	r3, [r7, #12]
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	791b      	ldrb	r3, [r3, #4]
 8000a1e:	461a      	mov	r2, r3
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	4293      	cmp	r3, r2
 8000a24:	dbeb      	blt.n	80009fe <GetTaskRoutineCB+0x46>
 8000a26:	3710      	adds	r7, #16
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	240004cc 	.word	0x240004cc

08000a30 <SetTaskRoutineCB>:
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b084      	sub	sp, #16
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
 8000a38:	6039      	str	r1, [r7, #0]
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	711a      	strb	r2, [r3, #4]
 8000a40:	4828      	ldr	r0, [pc, #160]	@ (8000ae4 <SetTaskRoutineCB+0xb4>)
 8000a42:	f009 f880 	bl	8009b46 <ClearRoutines>
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	791b      	ldrb	r3, [r3, #4]
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d103      	bne.n	8000a56 <SetTaskRoutineCB+0x26>
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	2200      	movs	r2, #0
 8000a52:	721a      	strb	r2, [r3, #8]
 8000a54:	e043      	b.n	8000ade <SetTaskRoutineCB+0xae>
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	88db      	ldrh	r3, [r3, #6]
 8000a5a:	461a      	mov	r2, r3
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	791b      	ldrb	r3, [r3, #4]
 8000a60:	fb02 f303 	mul.w	r3, r2, r3
 8000a64:	4618      	mov	r0, r3
 8000a66:	f01e f96f 	bl	801ed48 <malloc>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	461a      	mov	r2, r3
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	601a      	str	r2, [r3, #0]
 8000a72:	2300      	movs	r3, #0
 8000a74:	60fb      	str	r3, [r7, #12]
 8000a76:	e020      	b.n	8000aba <SetTaskRoutineCB+0x8a>
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681a      	ldr	r2, [r3, #0]
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	4413      	add	r3, r2
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	72fb      	strb	r3, [r7, #11]
 8000a84:	7afb      	ldrb	r3, [r7, #11]
 8000a86:	4619      	mov	r1, r3
 8000a88:	4816      	ldr	r0, [pc, #88]	@ (8000ae4 <SetTaskRoutineCB+0xb4>)
 8000a8a:	f009 f879 	bl	8009b80 <PushRoutine>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d10f      	bne.n	8000ab4 <SetTaskRoutineCB+0x84>
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	681a      	ldr	r2, [r3, #0]
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	441a      	add	r2, r3
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	6819      	ldr	r1, [r3, #0]
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	440b      	add	r3, r1
 8000aa4:	7812      	ldrb	r2, [r2, #0]
 8000aa6:	701a      	strb	r2, [r3, #0]
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	791b      	ldrb	r3, [r3, #4]
 8000aac:	3301      	adds	r3, #1
 8000aae:	b2da      	uxtb	r2, r3
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	711a      	strb	r2, [r3, #4]
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	3301      	adds	r3, #1
 8000ab8:	60fb      	str	r3, [r7, #12]
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	791b      	ldrb	r3, [r3, #4]
 8000abe:	461a      	mov	r2, r3
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	dbd8      	blt.n	8000a78 <SetTaskRoutineCB+0x48>
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	791a      	ldrb	r2, [r3, #4]
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	791b      	ldrb	r3, [r3, #4]
 8000ace:	429a      	cmp	r2, r3
 8000ad0:	d002      	beq.n	8000ad8 <SetTaskRoutineCB+0xa8>
 8000ad2:	f04f 32ff 	mov.w	r2, #4294967295
 8000ad6:	e000      	b.n	8000ada <SetTaskRoutineCB+0xaa>
 8000ad8:	2200      	movs	r2, #0
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	721a      	strb	r2, [r3, #8]
 8000ade:	3710      	adds	r7, #16
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	2400050c 	.word	0x2400050c

08000ae8 <InitAlgorithmCtrl>:

void InitAlgorithmCtrl(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b08e      	sub	sp, #56	@ 0x38
 8000aec:	af02      	add	r7, sp, #8
    InitTask(&algorithmCtrlTask);
 8000aee:	483c      	ldr	r0, [pc, #240]	@ (8000be0 <InitAlgorithmCtrl+0xf8>)
 8000af0:	f009 f87b 	bl	8009bea <InitTask>

	InitFvectorMaxTorque(&fvectorObj_RH, RH_MOTOR);
 8000af4:	2100      	movs	r1, #0
 8000af6:	483b      	ldr	r0, [pc, #236]	@ (8000be4 <InitAlgorithmCtrl+0xfc>)
 8000af8:	f001 fc5a 	bl	80023b0 <InitFvectorMaxTorque>
	InitFvectorMaxTorque(&fvectorObj_LH, LH_MOTOR);
 8000afc:	2101      	movs	r1, #1
 8000afe:	483a      	ldr	r0, [pc, #232]	@ (8000be8 <InitAlgorithmCtrl+0x100>)
 8000b00:	f001 fc56 	bl	80023b0 <InitFvectorMaxTorque>

	/* State Definition */
	TASK_CREATE_STATE(&algorithmCtrlTask, TASK_STATE_OFF,      NULL,				StateOff_Run,       NULL,         		 true);
 8000b04:	4638      	mov	r0, r7
 8000b06:	2300      	movs	r3, #0
 8000b08:	4a38      	ldr	r2, [pc, #224]	@ (8000bec <InitAlgorithmCtrl+0x104>)
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	f009 f8d7 	bl	8009cbe <CreateTaskStateEntity>
 8000b10:	2301      	movs	r3, #1
 8000b12:	9301      	str	r3, [sp, #4]
 8000b14:	68bb      	ldr	r3, [r7, #8]
 8000b16:	9300      	str	r3, [sp, #0]
 8000b18:	463b      	mov	r3, r7
 8000b1a:	cb0c      	ldmia	r3, {r2, r3}
 8000b1c:	2100      	movs	r1, #0
 8000b1e:	4830      	ldr	r0, [pc, #192]	@ (8000be0 <InitAlgorithmCtrl+0xf8>)
 8000b20:	f009 f885 	bl	8009c2e <SetTaskStateEntity>
	TASK_CREATE_STATE(&algorithmCtrlTask, TASK_STATE_STANDBY,  NULL,				StateStandby_Run,	NULL,         		 false);
 8000b24:	f107 000c 	add.w	r0, r7, #12
 8000b28:	2300      	movs	r3, #0
 8000b2a:	4a31      	ldr	r2, [pc, #196]	@ (8000bf0 <InitAlgorithmCtrl+0x108>)
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	f009 f8c6 	bl	8009cbe <CreateTaskStateEntity>
 8000b32:	2300      	movs	r3, #0
 8000b34:	9301      	str	r3, [sp, #4]
 8000b36:	697b      	ldr	r3, [r7, #20]
 8000b38:	9300      	str	r3, [sp, #0]
 8000b3a:	f107 030c 	add.w	r3, r7, #12
 8000b3e:	cb0c      	ldmia	r3, {r2, r3}
 8000b40:	2101      	movs	r1, #1
 8000b42:	4827      	ldr	r0, [pc, #156]	@ (8000be0 <InitAlgorithmCtrl+0xf8>)
 8000b44:	f009 f873 	bl	8009c2e <SetTaskStateEntity>
	TASK_CREATE_STATE(&algorithmCtrlTask, TASK_STATE_ENABLE,   StateEnable_Ent,		StateEnable_Run, 	StateEnable_Ext,	 false);
 8000b48:	f107 0018 	add.w	r0, r7, #24
 8000b4c:	4b29      	ldr	r3, [pc, #164]	@ (8000bf4 <InitAlgorithmCtrl+0x10c>)
 8000b4e:	4a2a      	ldr	r2, [pc, #168]	@ (8000bf8 <InitAlgorithmCtrl+0x110>)
 8000b50:	492a      	ldr	r1, [pc, #168]	@ (8000bfc <InitAlgorithmCtrl+0x114>)
 8000b52:	f009 f8b4 	bl	8009cbe <CreateTaskStateEntity>
 8000b56:	2300      	movs	r3, #0
 8000b58:	9301      	str	r3, [sp, #4]
 8000b5a:	6a3b      	ldr	r3, [r7, #32]
 8000b5c:	9300      	str	r3, [sp, #0]
 8000b5e:	f107 0318 	add.w	r3, r7, #24
 8000b62:	cb0c      	ldmia	r3, {r2, r3}
 8000b64:	2102      	movs	r1, #2
 8000b66:	481e      	ldr	r0, [pc, #120]	@ (8000be0 <InitAlgorithmCtrl+0xf8>)
 8000b68:	f009 f861 	bl	8009c2e <SetTaskStateEntity>
	TASK_CREATE_STATE(&algorithmCtrlTask, TASK_STATE_ERROR,    NULL,				StateError_Run,    	NULL,				 false);
 8000b6c:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8000b70:	2300      	movs	r3, #0
 8000b72:	4a23      	ldr	r2, [pc, #140]	@ (8000c00 <InitAlgorithmCtrl+0x118>)
 8000b74:	2100      	movs	r1, #0
 8000b76:	f009 f8a2 	bl	8009cbe <CreateTaskStateEntity>
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	9301      	str	r3, [sp, #4]
 8000b7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b80:	9300      	str	r3, [sp, #0]
 8000b82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b86:	cb0c      	ldmia	r3, {r2, r3}
 8000b88:	2103      	movs	r1, #3
 8000b8a:	4815      	ldr	r0, [pc, #84]	@ (8000be0 <InitAlgorithmCtrl+0xf8>)
 8000b8c:	f009 f84f 	bl	8009c2e <SetTaskStateEntity>

	/* Routine Definition */

	/* DOD Definition */
	// DOD
	DOP_CreateDOD(TASK_ID_STUDENTS);
 8000b90:	200a      	movs	r0, #10
 8000b92:	f007 fcf1 	bl	8008578 <DOP_CreateDOD>

	// PDO
	/* For PDO setting */

	// SDO
	DOP_COMMON_SDO_CREATE(TASK_ID_STUDENTS)
 8000b96:	4b1b      	ldr	r3, [pc, #108]	@ (8000c04 <InitAlgorithmCtrl+0x11c>)
 8000b98:	2201      	movs	r2, #1
 8000b9a:	2100      	movs	r1, #0
 8000b9c:	200a      	movs	r0, #10
 8000b9e:	f007 fd01 	bl	80085a4 <DOP_CreateSDO>
 8000ba2:	4b19      	ldr	r3, [pc, #100]	@ (8000c08 <InitAlgorithmCtrl+0x120>)
 8000ba4:	2201      	movs	r2, #1
 8000ba6:	2101      	movs	r1, #1
 8000ba8:	200a      	movs	r0, #10
 8000baa:	f007 fcfb 	bl	80085a4 <DOP_CreateSDO>
 8000bae:	4b17      	ldr	r3, [pc, #92]	@ (8000c0c <InitAlgorithmCtrl+0x124>)
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	2102      	movs	r1, #2
 8000bb4:	200a      	movs	r0, #10
 8000bb6:	f007 fcf5 	bl	80085a4 <DOP_CreateSDO>
 8000bba:	4b15      	ldr	r3, [pc, #84]	@ (8000c10 <InitAlgorithmCtrl+0x128>)
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	2103      	movs	r1, #3
 8000bc0:	200a      	movs	r0, #10
 8000bc2:	f007 fcef 	bl	80085a4 <DOP_CreateSDO>

	/* Timer Callback Allocation */
	if (IOIF_StartTimIT(IOIF_TIM3) > 0) {
 8000bc6:	2003      	movs	r0, #3
 8000bc8:	f009 fba5 	bl	800a316 <IOIF_StartTimIT>
		//TODO: ERROR PROCESS
	}
	IOIF_SetTimCB(IOIF_TIM3, IOIF_TIM_PERIOD_ELAPSED_CALLBACK, RunAlgorithmCtrl, NULL);
 8000bcc:	2300      	movs	r3, #0
 8000bce:	4a11      	ldr	r2, [pc, #68]	@ (8000c14 <InitAlgorithmCtrl+0x12c>)
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	2003      	movs	r0, #3
 8000bd4:	f009 fbb5 	bl	800a342 <IOIF_SetTimCB>
}
 8000bd8:	bf00      	nop
 8000bda:	3730      	adds	r7, #48	@ 0x30
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	240004cc 	.word	0x240004cc
 8000be4:	24001700 	.word	0x24001700
 8000be8:	24001b90 	.word	0x24001b90
 8000bec:	08000ced 	.word	0x08000ced
 8000bf0:	08000d01 	.word	0x08000d01
 8000bf4:	08002241 	.word	0x08002241
 8000bf8:	08000d6d 	.word	0x08000d6d
 8000bfc:	08000d15 	.word	0x08000d15
 8000c00:	08002255 	.word	0x08002255
 8000c04:	08000949 	.word	0x08000949
 8000c08:	08000981 	.word	0x08000981
 8000c0c:	080009b9 	.word	0x080009b9
 8000c10:	08000a31 	.word	0x08000a31
 8000c14:	08000c19 	.word	0x08000c19

08000c18 <RunAlgorithmCtrl>:

void RunAlgorithmCtrl(void* params)
{
 8000c18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000c1c:	b084      	sub	sp, #16
 8000c1e:	af00      	add	r7, sp, #0
 8000c20:	60f8      	str	r0, [r7, #12]
	/* Loop Start Time Check */
	STUDENTcodeStartTick = DWT->CYCCNT;
 8000c22:	4b2b      	ldr	r3, [pc, #172]	@ (8000cd0 <RunAlgorithmCtrl+0xb8>)
 8000c24:	685b      	ldr	r3, [r3, #4]
 8000c26:	4a2b      	ldr	r2, [pc, #172]	@ (8000cd4 <RunAlgorithmCtrl+0xbc>)
 8000c28:	6013      	str	r3, [r2, #0]

	ackSignal = !ackSignal; // 0과 1 토글
 8000c2a:	4b2b      	ldr	r3, [pc, #172]	@ (8000cd8 <RunAlgorithmCtrl+0xc0>)
 8000c2c:	781b      	ldrb	r3, [r3, #0]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	bf0c      	ite	eq
 8000c32:	2301      	moveq	r3, #1
 8000c34:	2300      	movne	r3, #0
 8000c36:	b2db      	uxtb	r3, r3
 8000c38:	461a      	mov	r2, r3
 8000c3a:	4b27      	ldr	r3, [pc, #156]	@ (8000cd8 <RunAlgorithmCtrl+0xc0>)
 8000c3c:	701a      	strb	r2, [r3, #0]

	/* Run Device */
	RunTask(&algorithmCtrlTask);
 8000c3e:	4827      	ldr	r0, [pc, #156]	@ (8000cdc <RunAlgorithmCtrl+0xc4>)
 8000c40:	f008 ffe8 	bl	8009c14 <RunTask>

	/* Elapsed Time Check */
	STUDENTcodeEndTick = DWT->CYCCNT;
 8000c44:	4b22      	ldr	r3, [pc, #136]	@ (8000cd0 <RunAlgorithmCtrl+0xb8>)
 8000c46:	685b      	ldr	r3, [r3, #4]
 8000c48:	4a25      	ldr	r2, [pc, #148]	@ (8000ce0 <RunAlgorithmCtrl+0xc8>)
 8000c4a:	6013      	str	r3, [r2, #0]
	if (STUDENTcodeEndTick < STUDENTcodeStartTick) {
 8000c4c:	4b24      	ldr	r3, [pc, #144]	@ (8000ce0 <RunAlgorithmCtrl+0xc8>)
 8000c4e:	681a      	ldr	r2, [r3, #0]
 8000c50:	4b20      	ldr	r3, [pc, #128]	@ (8000cd4 <RunAlgorithmCtrl+0xbc>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	429a      	cmp	r2, r3
 8000c56:	d226      	bcs.n	8000ca6 <RunAlgorithmCtrl+0x8e>
		algorithmCtrlTimeElap = ((4294967295 - STUDENTcodeStartTick) + STUDENTcodeEndTick) / 480;	// in microsecond (Roll-over)
 8000c58:	4b1e      	ldr	r3, [pc, #120]	@ (8000cd4 <RunAlgorithmCtrl+0xbc>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	469a      	mov	sl, r3
 8000c60:	4693      	mov	fp, r2
 8000c62:	2300      	movs	r3, #0
 8000c64:	f1da 34ff 	rsbs	r4, sl, #4294967295
 8000c68:	eb63 050b 	sbc.w	r5, r3, fp
 8000c6c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ce0 <RunAlgorithmCtrl+0xc8>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	2200      	movs	r2, #0
 8000c72:	4698      	mov	r8, r3
 8000c74:	4691      	mov	r9, r2
 8000c76:	eb14 0308 	adds.w	r3, r4, r8
 8000c7a:	603b      	str	r3, [r7, #0]
 8000c7c:	eb45 0309 	adc.w	r3, r5, r9
 8000c80:	607b      	str	r3, [r7, #4]
 8000c82:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8000c86:	f04f 0300 	mov.w	r3, #0
 8000c8a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000c8e:	f7ff fc8d 	bl	80005ac <__aeabi_ldivmod>
 8000c92:	4602      	mov	r2, r0
 8000c94:	460b      	mov	r3, r1
 8000c96:	4610      	mov	r0, r2
 8000c98:	4619      	mov	r1, r3
 8000c9a:	f7ff fc49 	bl	8000530 <__aeabi_l2f>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	4a10      	ldr	r2, [pc, #64]	@ (8000ce4 <RunAlgorithmCtrl+0xcc>)
 8000ca2:	6013      	str	r3, [r2, #0]
	}
	else {
		algorithmCtrlTimeElap = (DWT->CYCCNT - STUDENTcodeStartTick) / 480;							// in microsecond
	}
}
 8000ca4:	e00f      	b.n	8000cc6 <RunAlgorithmCtrl+0xae>
		algorithmCtrlTimeElap = (DWT->CYCCNT - STUDENTcodeStartTick) / 480;							// in microsecond
 8000ca6:	4b0a      	ldr	r3, [pc, #40]	@ (8000cd0 <RunAlgorithmCtrl+0xb8>)
 8000ca8:	685a      	ldr	r2, [r3, #4]
 8000caa:	4b0a      	ldr	r3, [pc, #40]	@ (8000cd4 <RunAlgorithmCtrl+0xbc>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	1ad3      	subs	r3, r2, r3
 8000cb0:	4a0d      	ldr	r2, [pc, #52]	@ (8000ce8 <RunAlgorithmCtrl+0xd0>)
 8000cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8000cb6:	0a1b      	lsrs	r3, r3, #8
 8000cb8:	ee07 3a90 	vmov	s15, r3
 8000cbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000cc0:	4b08      	ldr	r3, [pc, #32]	@ (8000ce4 <RunAlgorithmCtrl+0xcc>)
 8000cc2:	edc3 7a00 	vstr	s15, [r3]
}
 8000cc6:	bf00      	nop
 8000cc8:	3710      	adds	r7, #16
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000cd0:	e0001000 	.word	0xe0001000
 8000cd4:	24000828 	.word	0x24000828
 8000cd8:	24000856 	.word	0x24000856
 8000cdc:	240004cc 	.word	0x240004cc
 8000ce0:	2400082c 	.word	0x2400082c
 8000ce4:	24000834 	.word	0x24000834
 8000ce8:	88888889 	.word	0x88888889

08000cec <StateOff_Run>:
 *------------------------------------------------------------
 * @brief Functions intended for internal use within this module.
 */

static void StateOff_Run(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
	StateTransition(&algorithmCtrlTask.stateMachine, TASK_STATE_STANDBY);
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	4802      	ldr	r0, [pc, #8]	@ (8000cfc <StateOff_Run+0x10>)
 8000cf4:	f009 f8a1 	bl	8009e3a <StateTransition>
}
 8000cf8:	bf00      	nop
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	240004d8 	.word	0x240004d8

08000d00 <StateStandby_Run>:

static void StateStandby_Run(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
	StateTransition(&algorithmCtrlTask.stateMachine, TASK_STATE_ENABLE);
 8000d04:	2102      	movs	r1, #2
 8000d06:	4802      	ldr	r0, [pc, #8]	@ (8000d10 <StateStandby_Run+0x10>)
 8000d08:	f009 f897 	bl	8009e3a <StateTransition>
}
 8000d0c:	bf00      	nop
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	240004d8 	.word	0x240004d8

08000d14 <StateEnable_Ent>:

static void StateEnable_Ent(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
	EntRoutines(&algorithmCtrlTask.routine);
 8000d18:	480c      	ldr	r0, [pc, #48]	@ (8000d4c <StateEnable_Ent+0x38>)
 8000d1a:	f008 fe69 	bl	80099f0 <EntRoutines>

	InitPositionControl(&posCtrl_RH);
 8000d1e:	480c      	ldr	r0, [pc, #48]	@ (8000d50 <StateEnable_Ent+0x3c>)
 8000d20:	f001 fc2a 	bl	8002578 <InitPositionControl>
	InitPositionControl(&posCtrl_LH);
 8000d24:	480b      	ldr	r0, [pc, #44]	@ (8000d54 <StateEnable_Ent+0x40>)
 8000d26:	f001 fc27 	bl	8002578 <InitPositionControl>

	InitGravityCompensation(&gravCompDataObj_RH);
 8000d2a:	480b      	ldr	r0, [pc, #44]	@ (8000d58 <StateEnable_Ent+0x44>)
 8000d2c:	f001 fcd0 	bl	80026d0 <InitGravityCompensation>
	InitGravityCompensation(&gravCompDataObj_LH);
 8000d30:	480a      	ldr	r0, [pc, #40]	@ (8000d5c <StateEnable_Ent+0x48>)
 8000d32:	f001 fccd 	bl	80026d0 <InitGravityCompensation>

	InitImpedanceSetting(&impedanceCtrl_RH);
 8000d36:	480a      	ldr	r0, [pc, #40]	@ (8000d60 <StateEnable_Ent+0x4c>)
 8000d38:	f001 fd5a 	bl	80027f0 <InitImpedanceSetting>
	InitImpedanceSetting(&impedanceCtrl_LH);
 8000d3c:	4809      	ldr	r0, [pc, #36]	@ (8000d64 <StateEnable_Ent+0x50>)
 8000d3e:	f001 fd57 	bl	80027f0 <InitImpedanceSetting>

	algorithmCtrlLoopCnt = 0;
 8000d42:	4b09      	ldr	r3, [pc, #36]	@ (8000d68 <StateEnable_Ent+0x54>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	601a      	str	r2, [r3, #0]
}
 8000d48:	bf00      	nop
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	2400050c 	.word	0x2400050c
 8000d50:	24002020 	.word	0x24002020
 8000d54:	2400206c 	.word	0x2400206c
 8000d58:	24000778 	.word	0x24000778
 8000d5c:	2400078c 	.word	0x2400078c
 8000d60:	240007a0 	.word	0x240007a0
 8000d64:	240007dc 	.word	0x240007dc
 8000d68:	24000830 	.word	0x24000830

08000d6c <StateEnable_Run>:

static void StateEnable_Run(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b08e      	sub	sp, #56	@ 0x38
 8000d70:	af02      	add	r7, sp, #8

	if (CM_connect_signal == 1) {
 8000d72:	4b8f      	ldr	r3, [pc, #572]	@ (8000fb0 <StateEnable_Run+0x244>)
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	2b01      	cmp	r3, #1
 8000d78:	d104      	bne.n	8000d84 <StateEnable_Run+0x18>
		Send_ExtensionBoardEnable();
 8000d7a:	f007 fb6d 	bl	8008458 <Send_ExtensionBoardEnable>
		CM_connect_signal = 0;
 8000d7e:	4b8c      	ldr	r3, [pc, #560]	@ (8000fb0 <StateEnable_Run+0x244>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	701a      	strb	r2, [r3, #0]
	}

	RunRoutines(&algorithmCtrlTask.routine);
 8000d84:	488b      	ldr	r0, [pc, #556]	@ (8000fb4 <StateEnable_Run+0x248>)
 8000d86:	f008 fe6c 	bl	8009a62 <RunRoutines>

	/*---------------------------- Data gathering (DO NOT CHANGE THIS) ----------------------------*/
	UpdateRobotData(&robotDataObj_RH, &StudentsDataObj_RH);
 8000d8a:	498b      	ldr	r1, [pc, #556]	@ (8000fb8 <StateEnable_Run+0x24c>)
 8000d8c:	488b      	ldr	r0, [pc, #556]	@ (8000fbc <StateEnable_Run+0x250>)
 8000d8e:	f001 fa68 	bl	8002262 <UpdateRobotData>
	UpdateRobotData(&robotDataObj_LH, &StudentsDataObj_LH);
 8000d92:	498b      	ldr	r1, [pc, #556]	@ (8000fc0 <StateEnable_Run+0x254>)
 8000d94:	488b      	ldr	r0, [pc, #556]	@ (8000fc4 <StateEnable_Run+0x258>)
 8000d96:	f001 fa64 	bl	8002262 <UpdateRobotData>
	UpdateExtensionBoardData(&ExtPackDataObj);
 8000d9a:	488b      	ldr	r0, [pc, #556]	@ (8000fc8 <StateEnable_Run+0x25c>)
 8000d9c:	f001 fa80 	bl	80022a0 <UpdateExtensionBoardData>
	/*---------------------------------------------------------------------------------------------*/

	/*------------------------- Control Sample Code ------------------------*/
	if ((SUIT_State_curr >= 3 && SUIT_State_curr <= 17) || (SUIT_State_curr >= 33 && SUIT_State_curr <= 45) ||
 8000da0:	4b8a      	ldr	r3, [pc, #552]	@ (8000fcc <StateEnable_Run+0x260>)
 8000da2:	781b      	ldrb	r3, [r3, #0]
 8000da4:	2b02      	cmp	r3, #2
 8000da6:	d903      	bls.n	8000db0 <StateEnable_Run+0x44>
 8000da8:	4b88      	ldr	r3, [pc, #544]	@ (8000fcc <StateEnable_Run+0x260>)
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	2b11      	cmp	r3, #17
 8000dae:	d911      	bls.n	8000dd4 <StateEnable_Run+0x68>
 8000db0:	4b86      	ldr	r3, [pc, #536]	@ (8000fcc <StateEnable_Run+0x260>)
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	2b20      	cmp	r3, #32
 8000db6:	d903      	bls.n	8000dc0 <StateEnable_Run+0x54>
 8000db8:	4b84      	ldr	r3, [pc, #528]	@ (8000fcc <StateEnable_Run+0x260>)
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	2b2d      	cmp	r3, #45	@ 0x2d
 8000dbe:	d909      	bls.n	8000dd4 <StateEnable_Run+0x68>
		(SUIT_State_curr >= 66 && SUIT_State_curr <= 75)) {
 8000dc0:	4b82      	ldr	r3, [pc, #520]	@ (8000fcc <StateEnable_Run+0x260>)
 8000dc2:	781b      	ldrb	r3, [r3, #0]
	if ((SUIT_State_curr >= 3 && SUIT_State_curr <= 17) || (SUIT_State_curr >= 33 && SUIT_State_curr <= 45) ||
 8000dc4:	2b41      	cmp	r3, #65	@ 0x41
 8000dc6:	f240 874e 	bls.w	8001c66 <StateEnable_Run+0xefa>
		(SUIT_State_curr >= 66 && SUIT_State_curr <= 75)) {
 8000dca:	4b80      	ldr	r3, [pc, #512]	@ (8000fcc <StateEnable_Run+0x260>)
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	2b4b      	cmp	r3, #75	@ 0x4b
 8000dd0:	f200 8749 	bhi.w	8001c66 <StateEnable_Run+0xefa>
		if (controlMode == POSITION_CTRL) {	// 1 - Position Control
 8000dd4:	4b7e      	ldr	r3, [pc, #504]	@ (8000fd0 <StateEnable_Run+0x264>)
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	2b01      	cmp	r3, #1
 8000dda:	d167      	bne.n	8000eac <StateEnable_Run+0x140>
			// Init Position For Safety
			if (isFirstPos_RH == true) {
 8000ddc:	4b7d      	ldr	r3, [pc, #500]	@ (8000fd4 <StateEnable_Run+0x268>)
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d009      	beq.n	8000df8 <StateEnable_Run+0x8c>
				InitPosCtrlHoming(&posCtrl_RH, &pVectorTrig_RH, &robotDataObj_RH, &pvectorObj_RH);
 8000de4:	4b7c      	ldr	r3, [pc, #496]	@ (8000fd8 <StateEnable_Run+0x26c>)
 8000de6:	4a75      	ldr	r2, [pc, #468]	@ (8000fbc <StateEnable_Run+0x250>)
 8000de8:	497c      	ldr	r1, [pc, #496]	@ (8000fdc <StateEnable_Run+0x270>)
 8000dea:	487d      	ldr	r0, [pc, #500]	@ (8000fe0 <StateEnable_Run+0x274>)
 8000dec:	f001 fbdc 	bl	80025a8 <InitPosCtrlHoming>
				isFirstPos_RH = false;
 8000df0:	4b78      	ldr	r3, [pc, #480]	@ (8000fd4 <StateEnable_Run+0x268>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	701a      	strb	r2, [r3, #0]
 8000df6:	e00d      	b.n	8000e14 <StateEnable_Run+0xa8>
			} else {
				PvectorTrigger(&pvectorObj_RH, &MotionMap_File, &robotDataObj_RH, &pVectorTrig_RH, &MotionMap_ID_RH, RH_MOTOR);
 8000df8:	2300      	movs	r3, #0
 8000dfa:	9301      	str	r3, [sp, #4]
 8000dfc:	4b79      	ldr	r3, [pc, #484]	@ (8000fe4 <StateEnable_Run+0x278>)
 8000dfe:	9300      	str	r3, [sp, #0]
 8000e00:	4b76      	ldr	r3, [pc, #472]	@ (8000fdc <StateEnable_Run+0x270>)
 8000e02:	4a6e      	ldr	r2, [pc, #440]	@ (8000fbc <StateEnable_Run+0x250>)
 8000e04:	4978      	ldr	r1, [pc, #480]	@ (8000fe8 <StateEnable_Run+0x27c>)
 8000e06:	4874      	ldr	r0, [pc, #464]	@ (8000fd8 <StateEnable_Run+0x26c>)
 8000e08:	f001 fa8a 	bl	8002320 <PvectorTrigger>
				PositionCtrl_Sample(&robotDataObj_RH, &posCtrl_RH);
 8000e0c:	4974      	ldr	r1, [pc, #464]	@ (8000fe0 <StateEnable_Run+0x274>)
 8000e0e:	486b      	ldr	r0, [pc, #428]	@ (8000fbc <StateEnable_Run+0x250>)
 8000e10:	f001 fc02 	bl	8002618 <PositionCtrl_Sample>
			}
			if (isFirstPos_LH == true) {
 8000e14:	4b75      	ldr	r3, [pc, #468]	@ (8000fec <StateEnable_Run+0x280>)
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d009      	beq.n	8000e30 <StateEnable_Run+0xc4>
				InitPosCtrlHoming(&posCtrl_LH, &pVectorTrig_LH, &robotDataObj_LH, &pvectorObj_LH);
 8000e1c:	4b74      	ldr	r3, [pc, #464]	@ (8000ff0 <StateEnable_Run+0x284>)
 8000e1e:	4a69      	ldr	r2, [pc, #420]	@ (8000fc4 <StateEnable_Run+0x258>)
 8000e20:	4974      	ldr	r1, [pc, #464]	@ (8000ff4 <StateEnable_Run+0x288>)
 8000e22:	4875      	ldr	r0, [pc, #468]	@ (8000ff8 <StateEnable_Run+0x28c>)
 8000e24:	f001 fbc0 	bl	80025a8 <InitPosCtrlHoming>
				isFirstPos_LH = false;
 8000e28:	4b70      	ldr	r3, [pc, #448]	@ (8000fec <StateEnable_Run+0x280>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	701a      	strb	r2, [r3, #0]
 8000e2e:	e00d      	b.n	8000e4c <StateEnable_Run+0xe0>
			} else {
				PvectorTrigger(&pvectorObj_LH, &MotionMap_File, &robotDataObj_LH, &pVectorTrig_LH, &MotionMap_ID_LH, LH_MOTOR);
 8000e30:	2301      	movs	r3, #1
 8000e32:	9301      	str	r3, [sp, #4]
 8000e34:	4b71      	ldr	r3, [pc, #452]	@ (8000ffc <StateEnable_Run+0x290>)
 8000e36:	9300      	str	r3, [sp, #0]
 8000e38:	4b6e      	ldr	r3, [pc, #440]	@ (8000ff4 <StateEnable_Run+0x288>)
 8000e3a:	4a62      	ldr	r2, [pc, #392]	@ (8000fc4 <StateEnable_Run+0x258>)
 8000e3c:	496a      	ldr	r1, [pc, #424]	@ (8000fe8 <StateEnable_Run+0x27c>)
 8000e3e:	486c      	ldr	r0, [pc, #432]	@ (8000ff0 <StateEnable_Run+0x284>)
 8000e40:	f001 fa6e 	bl	8002320 <PvectorTrigger>
				PositionCtrl_Sample(&robotDataObj_LH, &posCtrl_LH);
 8000e44:	496c      	ldr	r1, [pc, #432]	@ (8000ff8 <StateEnable_Run+0x28c>)
 8000e46:	485f      	ldr	r0, [pc, #380]	@ (8000fc4 <StateEnable_Run+0x258>)
 8000e48:	f001 fbe6 	bl	8002618 <PositionCtrl_Sample>
			}
			
			gravCompDataObj_RH.control_input = 0.0f;
 8000e4c:	4b6c      	ldr	r3, [pc, #432]	@ (8001000 <StateEnable_Run+0x294>)
 8000e4e:	f04f 0200 	mov.w	r2, #0
 8000e52:	611a      	str	r2, [r3, #16]
			gravCompDataObj_LH.control_input = 0.0f;
 8000e54:	4b6b      	ldr	r3, [pc, #428]	@ (8001004 <StateEnable_Run+0x298>)
 8000e56:	f04f 0200 	mov.w	r2, #0
 8000e5a:	611a      	str	r2, [r3, #16]
			impedanceCtrl_RH.control_input = 0.0f;
 8000e5c:	4b6a      	ldr	r3, [pc, #424]	@ (8001008 <StateEnable_Run+0x29c>)
 8000e5e:	f04f 0200 	mov.w	r2, #0
 8000e62:	635a      	str	r2, [r3, #52]	@ 0x34
			impedanceCtrl_LH.control_input = 0.0f;
 8000e64:	4b69      	ldr	r3, [pc, #420]	@ (800100c <StateEnable_Run+0x2a0>)
 8000e66:	f04f 0200 	mov.w	r2, #0
 8000e6a:	635a      	str	r2, [r3, #52]	@ 0x34
			f_vector_input_LH = 0.0f;
 8000e6c:	4b68      	ldr	r3, [pc, #416]	@ (8001010 <StateEnable_Run+0x2a4>)
 8000e6e:	f04f 0200 	mov.w	r2, #0
 8000e72:	601a      	str	r2, [r3, #0]
			f_vector_input_RH = 0.0f;
 8000e74:	4b67      	ldr	r3, [pc, #412]	@ (8001014 <StateEnable_Run+0x2a8>)
 8000e76:	f04f 0200 	mov.w	r2, #0
 8000e7a:	601a      	str	r2, [r3, #0]
			StepCurr_RH.control_input = 0.0f;
 8000e7c:	4b66      	ldr	r3, [pc, #408]	@ (8001018 <StateEnable_Run+0x2ac>)
 8000e7e:	f04f 0200 	mov.w	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]
			StepCurr_LH.control_input = 0.0f;
 8000e84:	4b65      	ldr	r3, [pc, #404]	@ (800101c <StateEnable_Run+0x2b0>)
 8000e86:	f04f 0200 	mov.w	r2, #0
 8000e8a:	601a      	str	r2, [r3, #0]
			UserDefinedCtrl_RH.control_input = 0.0f;
 8000e8c:	4b64      	ldr	r3, [pc, #400]	@ (8001020 <StateEnable_Run+0x2b4>)
 8000e8e:	f04f 0200 	mov.w	r2, #0
 8000e92:	601a      	str	r2, [r3, #0]
			UserDefinedCtrl_LH.control_input = 0.0f;
 8000e94:	4b63      	ldr	r3, [pc, #396]	@ (8001024 <StateEnable_Run+0x2b8>)
 8000e96:	f04f 0200 	mov.w	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]
			isFirstImp_RH = true;
 8000e9c:	4b62      	ldr	r3, [pc, #392]	@ (8001028 <StateEnable_Run+0x2bc>)
 8000e9e:	2201      	movs	r2, #1
 8000ea0:	701a      	strb	r2, [r3, #0]
			isFirstImp_LH = true;
 8000ea2:	4b62      	ldr	r3, [pc, #392]	@ (800102c <StateEnable_Run+0x2c0>)
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	701a      	strb	r2, [r3, #0]
 8000ea8:	f000 bedd 	b.w	8001c66 <StateEnable_Run+0xefa>
		} else if (controlMode == GRAVITY_COMPENSATION) {	// 2 - Gravity Compensation
 8000eac:	4b48      	ldr	r3, [pc, #288]	@ (8000fd0 <StateEnable_Run+0x264>)
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	2b02      	cmp	r3, #2
 8000eb2:	d13d      	bne.n	8000f30 <StateEnable_Run+0x1c4>
			GravityCompensation_Sample(&gravCompDataObj_RH, &robotDataObj_RH);
 8000eb4:	4941      	ldr	r1, [pc, #260]	@ (8000fbc <StateEnable_Run+0x250>)
 8000eb6:	4852      	ldr	r0, [pc, #328]	@ (8001000 <StateEnable_Run+0x294>)
 8000eb8:	f001 fc22 	bl	8002700 <GravityCompensation_Sample>
			GravityCompensation_Sample(&gravCompDataObj_LH, &robotDataObj_LH);
 8000ebc:	4941      	ldr	r1, [pc, #260]	@ (8000fc4 <StateEnable_Run+0x258>)
 8000ebe:	4851      	ldr	r0, [pc, #324]	@ (8001004 <StateEnable_Run+0x298>)
 8000ec0:	f001 fc1e 	bl	8002700 <GravityCompensation_Sample>
			posCtrl_RH.control_input = 0.0f;
 8000ec4:	4b46      	ldr	r3, [pc, #280]	@ (8000fe0 <StateEnable_Run+0x274>)
 8000ec6:	f04f 0200 	mov.w	r2, #0
 8000eca:	625a      	str	r2, [r3, #36]	@ 0x24
			posCtrl_LH.control_input = 0.0f;
 8000ecc:	4b4a      	ldr	r3, [pc, #296]	@ (8000ff8 <StateEnable_Run+0x28c>)
 8000ece:	f04f 0200 	mov.w	r2, #0
 8000ed2:	625a      	str	r2, [r3, #36]	@ 0x24
			impedanceCtrl_RH.control_input = 0.0f;
 8000ed4:	4b4c      	ldr	r3, [pc, #304]	@ (8001008 <StateEnable_Run+0x29c>)
 8000ed6:	f04f 0200 	mov.w	r2, #0
 8000eda:	635a      	str	r2, [r3, #52]	@ 0x34
			impedanceCtrl_LH.control_input = 0.0f;
 8000edc:	4b4b      	ldr	r3, [pc, #300]	@ (800100c <StateEnable_Run+0x2a0>)
 8000ede:	f04f 0200 	mov.w	r2, #0
 8000ee2:	635a      	str	r2, [r3, #52]	@ 0x34
			f_vector_input_LH = 0.0f;
 8000ee4:	4b4a      	ldr	r3, [pc, #296]	@ (8001010 <StateEnable_Run+0x2a4>)
 8000ee6:	f04f 0200 	mov.w	r2, #0
 8000eea:	601a      	str	r2, [r3, #0]
			f_vector_input_RH = 0.0f;
 8000eec:	4b49      	ldr	r3, [pc, #292]	@ (8001014 <StateEnable_Run+0x2a8>)
 8000eee:	f04f 0200 	mov.w	r2, #0
 8000ef2:	601a      	str	r2, [r3, #0]
			StepCurr_RH.control_input = 0.0f;
 8000ef4:	4b48      	ldr	r3, [pc, #288]	@ (8001018 <StateEnable_Run+0x2ac>)
 8000ef6:	f04f 0200 	mov.w	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
			StepCurr_LH.control_input = 0.0f;
 8000efc:	4b47      	ldr	r3, [pc, #284]	@ (800101c <StateEnable_Run+0x2b0>)
 8000efe:	f04f 0200 	mov.w	r2, #0
 8000f02:	601a      	str	r2, [r3, #0]
			UserDefinedCtrl_RH.control_input = 0.0f;
 8000f04:	4b46      	ldr	r3, [pc, #280]	@ (8001020 <StateEnable_Run+0x2b4>)
 8000f06:	f04f 0200 	mov.w	r2, #0
 8000f0a:	601a      	str	r2, [r3, #0]
			UserDefinedCtrl_LH.control_input = 0.0f;
 8000f0c:	4b45      	ldr	r3, [pc, #276]	@ (8001024 <StateEnable_Run+0x2b8>)
 8000f0e:	f04f 0200 	mov.w	r2, #0
 8000f12:	601a      	str	r2, [r3, #0]
			isFirstPos_RH = true;
 8000f14:	4b2f      	ldr	r3, [pc, #188]	@ (8000fd4 <StateEnable_Run+0x268>)
 8000f16:	2201      	movs	r2, #1
 8000f18:	701a      	strb	r2, [r3, #0]
			isFirstPos_LH = true;
 8000f1a:	4b34      	ldr	r3, [pc, #208]	@ (8000fec <StateEnable_Run+0x280>)
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	701a      	strb	r2, [r3, #0]
			isFirstImp_RH = true;
 8000f20:	4b41      	ldr	r3, [pc, #260]	@ (8001028 <StateEnable_Run+0x2bc>)
 8000f22:	2201      	movs	r2, #1
 8000f24:	701a      	strb	r2, [r3, #0]
			isFirstImp_LH = true;
 8000f26:	4b41      	ldr	r3, [pc, #260]	@ (800102c <StateEnable_Run+0x2c0>)
 8000f28:	2201      	movs	r2, #1
 8000f2a:	701a      	strb	r2, [r3, #0]
 8000f2c:	f000 be9b 	b.w	8001c66 <StateEnable_Run+0xefa>
		} else if (controlMode == IMPEDANCE_CTRL) {   // 3 - Impedance Control
 8000f30:	4b27      	ldr	r3, [pc, #156]	@ (8000fd0 <StateEnable_Run+0x264>)
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	2b03      	cmp	r3, #3
 8000f36:	d17b      	bne.n	8001030 <StateEnable_Run+0x2c4>
			ImpedanceControl_Sample(&impedanceCtrl_RH, &robotDataObj_RH, &posCtrl_RH, &isFirstImp_RH);
 8000f38:	4b3b      	ldr	r3, [pc, #236]	@ (8001028 <StateEnable_Run+0x2bc>)
 8000f3a:	4a29      	ldr	r2, [pc, #164]	@ (8000fe0 <StateEnable_Run+0x274>)
 8000f3c:	491f      	ldr	r1, [pc, #124]	@ (8000fbc <StateEnable_Run+0x250>)
 8000f3e:	4832      	ldr	r0, [pc, #200]	@ (8001008 <StateEnable_Run+0x29c>)
 8000f40:	f001 fc7a 	bl	8002838 <ImpedanceControl_Sample>
			ImpedanceControl_Sample(&impedanceCtrl_LH, &robotDataObj_LH, &posCtrl_LH, &isFirstImp_LH);
 8000f44:	4b39      	ldr	r3, [pc, #228]	@ (800102c <StateEnable_Run+0x2c0>)
 8000f46:	4a2c      	ldr	r2, [pc, #176]	@ (8000ff8 <StateEnable_Run+0x28c>)
 8000f48:	491e      	ldr	r1, [pc, #120]	@ (8000fc4 <StateEnable_Run+0x258>)
 8000f4a:	4830      	ldr	r0, [pc, #192]	@ (800100c <StateEnable_Run+0x2a0>)
 8000f4c:	f001 fc74 	bl	8002838 <ImpedanceControl_Sample>
			posCtrl_RH.control_input = 0.0f;
 8000f50:	4b23      	ldr	r3, [pc, #140]	@ (8000fe0 <StateEnable_Run+0x274>)
 8000f52:	f04f 0200 	mov.w	r2, #0
 8000f56:	625a      	str	r2, [r3, #36]	@ 0x24
			posCtrl_LH.control_input = 0.0f;
 8000f58:	4b27      	ldr	r3, [pc, #156]	@ (8000ff8 <StateEnable_Run+0x28c>)
 8000f5a:	f04f 0200 	mov.w	r2, #0
 8000f5e:	625a      	str	r2, [r3, #36]	@ 0x24
			gravCompDataObj_RH.control_input = 0.0f;
 8000f60:	4b27      	ldr	r3, [pc, #156]	@ (8001000 <StateEnable_Run+0x294>)
 8000f62:	f04f 0200 	mov.w	r2, #0
 8000f66:	611a      	str	r2, [r3, #16]
			gravCompDataObj_LH.control_input = 0.0f;
 8000f68:	4b26      	ldr	r3, [pc, #152]	@ (8001004 <StateEnable_Run+0x298>)
 8000f6a:	f04f 0200 	mov.w	r2, #0
 8000f6e:	611a      	str	r2, [r3, #16]
			f_vector_input_LH = 0.0f;
 8000f70:	4b27      	ldr	r3, [pc, #156]	@ (8001010 <StateEnable_Run+0x2a4>)
 8000f72:	f04f 0200 	mov.w	r2, #0
 8000f76:	601a      	str	r2, [r3, #0]
			f_vector_input_RH = 0.0f;
 8000f78:	4b26      	ldr	r3, [pc, #152]	@ (8001014 <StateEnable_Run+0x2a8>)
 8000f7a:	f04f 0200 	mov.w	r2, #0
 8000f7e:	601a      	str	r2, [r3, #0]
			StepCurr_RH.control_input = 0.0f;
 8000f80:	4b25      	ldr	r3, [pc, #148]	@ (8001018 <StateEnable_Run+0x2ac>)
 8000f82:	f04f 0200 	mov.w	r2, #0
 8000f86:	601a      	str	r2, [r3, #0]
			StepCurr_LH.control_input = 0.0f;
 8000f88:	4b24      	ldr	r3, [pc, #144]	@ (800101c <StateEnable_Run+0x2b0>)
 8000f8a:	f04f 0200 	mov.w	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
			UserDefinedCtrl_RH.control_input = 0.0f;
 8000f90:	4b23      	ldr	r3, [pc, #140]	@ (8001020 <StateEnable_Run+0x2b4>)
 8000f92:	f04f 0200 	mov.w	r2, #0
 8000f96:	601a      	str	r2, [r3, #0]
			UserDefinedCtrl_LH.control_input = 0.0f;
 8000f98:	4b22      	ldr	r3, [pc, #136]	@ (8001024 <StateEnable_Run+0x2b8>)
 8000f9a:	f04f 0200 	mov.w	r2, #0
 8000f9e:	601a      	str	r2, [r3, #0]
			isFirstPos_RH = true;
 8000fa0:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd4 <StateEnable_Run+0x268>)
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	701a      	strb	r2, [r3, #0]
			isFirstPos_LH = true;
 8000fa6:	4b11      	ldr	r3, [pc, #68]	@ (8000fec <StateEnable_Run+0x280>)
 8000fa8:	2201      	movs	r2, #1
 8000faa:	701a      	strb	r2, [r3, #0]
 8000fac:	f000 be5b 	b.w	8001c66 <StateEnable_Run+0xefa>
 8000fb0:	24000714 	.word	0x24000714
 8000fb4:	2400050c 	.word	0x2400050c
 8000fb8:	240014f0 	.word	0x240014f0
 8000fbc:	24000728 	.word	0x24000728
 8000fc0:	24001508 	.word	0x24001508
 8000fc4:	24000750 	.word	0x24000750
 8000fc8:	24000b44 	.word	0x24000b44
 8000fcc:	2401d3c0 	.word	0x2401d3c0
 8000fd0:	24000000 	.word	0x24000000
 8000fd4:	2400000c 	.word	0x2400000c
 8000fd8:	24001540 	.word	0x24001540
 8000fdc:	24000838 	.word	0x24000838
 8000fe0:	24002020 	.word	0x24002020
 8000fe4:	2400083c 	.word	0x2400083c
 8000fe8:	240020b8 	.word	0x240020b8
 8000fec:	2400000d 	.word	0x2400000d
 8000ff0:	24001620 	.word	0x24001620
 8000ff4:	24000839 	.word	0x24000839
 8000ff8:	2400206c 	.word	0x2400206c
 8000ffc:	2400083d 	.word	0x2400083d
 8001000:	24000778 	.word	0x24000778
 8001004:	2400078c 	.word	0x2400078c
 8001008:	240007a0 	.word	0x240007a0
 800100c:	240007dc 	.word	0x240007dc
 8001010:	2400085c 	.word	0x2400085c
 8001014:	24000858 	.word	0x24000858
 8001018:	24000818 	.word	0x24000818
 800101c:	2400081c 	.word	0x2400081c
 8001020:	24000820 	.word	0x24000820
 8001024:	24000824 	.word	0x24000824
 8001028:	2400000e 	.word	0x2400000e
 800102c:	2400000f 	.word	0x2400000f
		} else if (controlMode == TORQUE_CTRL) {   // 4 - Torque Control
 8001030:	4b55      	ldr	r3, [pc, #340]	@ (8001188 <StateEnable_Run+0x41c>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	2b04      	cmp	r3, #4
 8001036:	d143      	bne.n	80010c0 <StateEnable_Run+0x354>
			FvectorTrigger(&fvectorObj_RH, &MotionMap_File, &robotDataObj_RH, &fVectorTrig_RH, &MotionMap_ID_RH, RH_MOTOR);
 8001038:	2300      	movs	r3, #0
 800103a:	9301      	str	r3, [sp, #4]
 800103c:	4b53      	ldr	r3, [pc, #332]	@ (800118c <StateEnable_Run+0x420>)
 800103e:	9300      	str	r3, [sp, #0]
 8001040:	4b53      	ldr	r3, [pc, #332]	@ (8001190 <StateEnable_Run+0x424>)
 8001042:	4a54      	ldr	r2, [pc, #336]	@ (8001194 <StateEnable_Run+0x428>)
 8001044:	4954      	ldr	r1, [pc, #336]	@ (8001198 <StateEnable_Run+0x42c>)
 8001046:	4855      	ldr	r0, [pc, #340]	@ (800119c <StateEnable_Run+0x430>)
 8001048:	f001 f9de 	bl	8002408 <FvectorTrigger>
			FvectorTrigger(&fvectorObj_LH, &MotionMap_File, &robotDataObj_LH, &fVectorTrig_LH, &MotionMap_ID_LH, LH_MOTOR);
 800104c:	2301      	movs	r3, #1
 800104e:	9301      	str	r3, [sp, #4]
 8001050:	4b53      	ldr	r3, [pc, #332]	@ (80011a0 <StateEnable_Run+0x434>)
 8001052:	9300      	str	r3, [sp, #0]
 8001054:	4b53      	ldr	r3, [pc, #332]	@ (80011a4 <StateEnable_Run+0x438>)
 8001056:	4a54      	ldr	r2, [pc, #336]	@ (80011a8 <StateEnable_Run+0x43c>)
 8001058:	494f      	ldr	r1, [pc, #316]	@ (8001198 <StateEnable_Run+0x42c>)
 800105a:	4854      	ldr	r0, [pc, #336]	@ (80011ac <StateEnable_Run+0x440>)
 800105c:	f001 f9d4 	bl	8002408 <FvectorTrigger>
			posCtrl_RH.control_input = 0.0f;
 8001060:	4b53      	ldr	r3, [pc, #332]	@ (80011b0 <StateEnable_Run+0x444>)
 8001062:	f04f 0200 	mov.w	r2, #0
 8001066:	625a      	str	r2, [r3, #36]	@ 0x24
			posCtrl_LH.control_input = 0.0f;
 8001068:	4b52      	ldr	r3, [pc, #328]	@ (80011b4 <StateEnable_Run+0x448>)
 800106a:	f04f 0200 	mov.w	r2, #0
 800106e:	625a      	str	r2, [r3, #36]	@ 0x24
			gravCompDataObj_RH.control_input = 0.0f;
 8001070:	4b51      	ldr	r3, [pc, #324]	@ (80011b8 <StateEnable_Run+0x44c>)
 8001072:	f04f 0200 	mov.w	r2, #0
 8001076:	611a      	str	r2, [r3, #16]
			gravCompDataObj_LH.control_input = 0.0f;
 8001078:	4b50      	ldr	r3, [pc, #320]	@ (80011bc <StateEnable_Run+0x450>)
 800107a:	f04f 0200 	mov.w	r2, #0
 800107e:	611a      	str	r2, [r3, #16]
			impedanceCtrl_RH.control_input = 0.0f;
 8001080:	4b4f      	ldr	r3, [pc, #316]	@ (80011c0 <StateEnable_Run+0x454>)
 8001082:	f04f 0200 	mov.w	r2, #0
 8001086:	635a      	str	r2, [r3, #52]	@ 0x34
			impedanceCtrl_LH.control_input = 0.0f;
 8001088:	4b4e      	ldr	r3, [pc, #312]	@ (80011c4 <StateEnable_Run+0x458>)
 800108a:	f04f 0200 	mov.w	r2, #0
 800108e:	635a      	str	r2, [r3, #52]	@ 0x34
			StepCurr_RH.control_input = 0.0f;
 8001090:	4b4d      	ldr	r3, [pc, #308]	@ (80011c8 <StateEnable_Run+0x45c>)
 8001092:	f04f 0200 	mov.w	r2, #0
 8001096:	601a      	str	r2, [r3, #0]
			StepCurr_LH.control_input = 0.0f;
 8001098:	4b4c      	ldr	r3, [pc, #304]	@ (80011cc <StateEnable_Run+0x460>)
 800109a:	f04f 0200 	mov.w	r2, #0
 800109e:	601a      	str	r2, [r3, #0]
			UserDefinedCtrl_RH.control_input = 0.0f;
 80010a0:	4b4b      	ldr	r3, [pc, #300]	@ (80011d0 <StateEnable_Run+0x464>)
 80010a2:	f04f 0200 	mov.w	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
			UserDefinedCtrl_LH.control_input = 0.0f;
 80010a8:	4b4a      	ldr	r3, [pc, #296]	@ (80011d4 <StateEnable_Run+0x468>)
 80010aa:	f04f 0200 	mov.w	r2, #0
 80010ae:	601a      	str	r2, [r3, #0]
			isFirstPos_RH = true;
 80010b0:	4b49      	ldr	r3, [pc, #292]	@ (80011d8 <StateEnable_Run+0x46c>)
 80010b2:	2201      	movs	r2, #1
 80010b4:	701a      	strb	r2, [r3, #0]
			isFirstPos_LH = true;
 80010b6:	4b49      	ldr	r3, [pc, #292]	@ (80011dc <StateEnable_Run+0x470>)
 80010b8:	2201      	movs	r2, #1
 80010ba:	701a      	strb	r2, [r3, #0]
 80010bc:	f000 bdd3 	b.w	8001c66 <StateEnable_Run+0xefa>
		} else if (controlMode == STEP_CURRENT_CTRL) {   // 5 - Step Current Control
 80010c0:	4b31      	ldr	r3, [pc, #196]	@ (8001188 <StateEnable_Run+0x41c>)
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	2b05      	cmp	r3, #5
 80010c6:	f040 8097 	bne.w	80011f8 <StateEnable_Run+0x48c>
		    // 매 루프에서 전류 입력 지정 (초기화 방지)
		    posCtrl_RH.control_input = 0.0f;
 80010ca:	4b39      	ldr	r3, [pc, #228]	@ (80011b0 <StateEnable_Run+0x444>)
 80010cc:	f04f 0200 	mov.w	r2, #0
 80010d0:	625a      	str	r2, [r3, #36]	@ 0x24
		    posCtrl_LH.control_input = 0.0f;
 80010d2:	4b38      	ldr	r3, [pc, #224]	@ (80011b4 <StateEnable_Run+0x448>)
 80010d4:	f04f 0200 	mov.w	r2, #0
 80010d8:	625a      	str	r2, [r3, #36]	@ 0x24
		    gravCompDataObj_RH.control_input = 0.0f;
 80010da:	4b37      	ldr	r3, [pc, #220]	@ (80011b8 <StateEnable_Run+0x44c>)
 80010dc:	f04f 0200 	mov.w	r2, #0
 80010e0:	611a      	str	r2, [r3, #16]
		    gravCompDataObj_LH.control_input = 0.0f;
 80010e2:	4b36      	ldr	r3, [pc, #216]	@ (80011bc <StateEnable_Run+0x450>)
 80010e4:	f04f 0200 	mov.w	r2, #0
 80010e8:	611a      	str	r2, [r3, #16]
		    impedanceCtrl_RH.control_input = 0.0f;
 80010ea:	4b35      	ldr	r3, [pc, #212]	@ (80011c0 <StateEnable_Run+0x454>)
 80010ec:	f04f 0200 	mov.w	r2, #0
 80010f0:	635a      	str	r2, [r3, #52]	@ 0x34
		    impedanceCtrl_LH.control_input = 0.0f;
 80010f2:	4b34      	ldr	r3, [pc, #208]	@ (80011c4 <StateEnable_Run+0x458>)
 80010f4:	f04f 0200 	mov.w	r2, #0
 80010f8:	635a      	str	r2, [r3, #52]	@ 0x34
			f_vector_input_LH = 0.0f;
 80010fa:	4b39      	ldr	r3, [pc, #228]	@ (80011e0 <StateEnable_Run+0x474>)
 80010fc:	f04f 0200 	mov.w	r2, #0
 8001100:	601a      	str	r2, [r3, #0]
			f_vector_input_RH = 0.0f;
 8001102:	4b38      	ldr	r3, [pc, #224]	@ (80011e4 <StateEnable_Run+0x478>)
 8001104:	f04f 0200 	mov.w	r2, #0
 8001108:	601a      	str	r2, [r3, #0]
		    UserDefinedCtrl_RH.control_input = 0.0f;
 800110a:	4b31      	ldr	r3, [pc, #196]	@ (80011d0 <StateEnable_Run+0x464>)
 800110c:	f04f 0200 	mov.w	r2, #0
 8001110:	601a      	str	r2, [r3, #0]
		    UserDefinedCtrl_LH.control_input = 0.0f;
 8001112:	4b30      	ldr	r3, [pc, #192]	@ (80011d4 <StateEnable_Run+0x468>)
 8001114:	f04f 0200 	mov.w	r2, #0
 8001118:	601a      	str	r2, [r3, #0]

		    StepCurr_RH.control_input = (float)currentAmp;
 800111a:	4b33      	ldr	r3, [pc, #204]	@ (80011e8 <StateEnable_Run+0x47c>)
 800111c:	781b      	ldrb	r3, [r3, #0]
 800111e:	ee07 3a90 	vmov	s15, r3
 8001122:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001126:	4b28      	ldr	r3, [pc, #160]	@ (80011c8 <StateEnable_Run+0x45c>)
 8001128:	edc3 7a00 	vstr	s15, [r3]

		    if (!done && (algorithmCtrlLoopCnt - lastUpdateCnt) >= 3000)
 800112c:	4b2f      	ldr	r3, [pc, #188]	@ (80011ec <StateEnable_Run+0x480>)
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	f083 0301 	eor.w	r3, r3, #1
 8001134:	b2db      	uxtb	r3, r3
 8001136:	2b00      	cmp	r3, #0
 8001138:	f000 8595 	beq.w	8001c66 <StateEnable_Run+0xefa>
 800113c:	4b2c      	ldr	r3, [pc, #176]	@ (80011f0 <StateEnable_Run+0x484>)
 800113e:	681a      	ldr	r2, [r3, #0]
 8001140:	4b2c      	ldr	r3, [pc, #176]	@ (80011f4 <StateEnable_Run+0x488>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	1ad3      	subs	r3, r2, r3
 8001146:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 800114a:	4293      	cmp	r3, r2
 800114c:	f240 858b 	bls.w	8001c66 <StateEnable_Run+0xefa>
		    {
		        if (currentAmp < 4) {
 8001150:	4b25      	ldr	r3, [pc, #148]	@ (80011e8 <StateEnable_Run+0x47c>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	2b03      	cmp	r3, #3
 8001156:	d80b      	bhi.n	8001170 <StateEnable_Run+0x404>
		            currentAmp++;
 8001158:	4b23      	ldr	r3, [pc, #140]	@ (80011e8 <StateEnable_Run+0x47c>)
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	3301      	adds	r3, #1
 800115e:	b2da      	uxtb	r2, r3
 8001160:	4b21      	ldr	r3, [pc, #132]	@ (80011e8 <StateEnable_Run+0x47c>)
 8001162:	701a      	strb	r2, [r3, #0]
		            lastUpdateCnt = algorithmCtrlLoopCnt;
 8001164:	4b22      	ldr	r3, [pc, #136]	@ (80011f0 <StateEnable_Run+0x484>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a22      	ldr	r2, [pc, #136]	@ (80011f4 <StateEnable_Run+0x488>)
 800116a:	6013      	str	r3, [r2, #0]
 800116c:	f000 bd7b 	b.w	8001c66 <StateEnable_Run+0xefa>
		        }
		        else {
		            currentAmp = 0;     // 3초 유지 후 0A로
 8001170:	4b1d      	ldr	r3, [pc, #116]	@ (80011e8 <StateEnable_Run+0x47c>)
 8001172:	2200      	movs	r2, #0
 8001174:	701a      	strb	r2, [r3, #0]
		            done = true;        // 이후에는 다시 증가하지 않음
 8001176:	4b1d      	ldr	r3, [pc, #116]	@ (80011ec <StateEnable_Run+0x480>)
 8001178:	2201      	movs	r2, #1
 800117a:	701a      	strb	r2, [r3, #0]
		            lastUpdateCnt = algorithmCtrlLoopCnt;
 800117c:	4b1c      	ldr	r3, [pc, #112]	@ (80011f0 <StateEnable_Run+0x484>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a1c      	ldr	r2, [pc, #112]	@ (80011f4 <StateEnable_Run+0x488>)
 8001182:	6013      	str	r3, [r2, #0]
 8001184:	f000 bd6f 	b.w	8001c66 <StateEnable_Run+0xefa>
 8001188:	24000000 	.word	0x24000000
 800118c:	2400083c 	.word	0x2400083c
 8001190:	2400083a 	.word	0x2400083a
 8001194:	24000728 	.word	0x24000728
 8001198:	240020b8 	.word	0x240020b8
 800119c:	24001700 	.word	0x24001700
 80011a0:	2400083d 	.word	0x2400083d
 80011a4:	2400083b 	.word	0x2400083b
 80011a8:	24000750 	.word	0x24000750
 80011ac:	24001b90 	.word	0x24001b90
 80011b0:	24002020 	.word	0x24002020
 80011b4:	2400206c 	.word	0x2400206c
 80011b8:	24000778 	.word	0x24000778
 80011bc:	2400078c 	.word	0x2400078c
 80011c0:	240007a0 	.word	0x240007a0
 80011c4:	240007dc 	.word	0x240007dc
 80011c8:	24000818 	.word	0x24000818
 80011cc:	2400081c 	.word	0x2400081c
 80011d0:	24000820 	.word	0x24000820
 80011d4:	24000824 	.word	0x24000824
 80011d8:	2400000c 	.word	0x2400000c
 80011dc:	2400000d 	.word	0x2400000d
 80011e0:	2400085c 	.word	0x2400085c
 80011e4:	24000858 	.word	0x24000858
 80011e8:	24000854 	.word	0x24000854
 80011ec:	24000855 	.word	0x24000855
 80011f0:	24000830 	.word	0x24000830
 80011f4:	24000850 	.word	0x24000850
		        }
		    }

		} else if (controlMode == USER_DEFINED_CTRL) {   // 6 - User Defined Control
 80011f8:	4bac      	ldr	r3, [pc, #688]	@ (80014ac <StateEnable_Run+0x740>)
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	2b06      	cmp	r3, #6
 80011fe:	f040 84f6 	bne.w	8001bee <StateEnable_Run+0xe82>

			posCtrl_RH.control_input = 0.0f;
 8001202:	4bab      	ldr	r3, [pc, #684]	@ (80014b0 <StateEnable_Run+0x744>)
 8001204:	f04f 0200 	mov.w	r2, #0
 8001208:	625a      	str	r2, [r3, #36]	@ 0x24
			posCtrl_LH.control_input = 0.0f;
 800120a:	4baa      	ldr	r3, [pc, #680]	@ (80014b4 <StateEnable_Run+0x748>)
 800120c:	f04f 0200 	mov.w	r2, #0
 8001210:	625a      	str	r2, [r3, #36]	@ 0x24
			gravCompDataObj_RH.control_input = 0.0f;
 8001212:	4ba9      	ldr	r3, [pc, #676]	@ (80014b8 <StateEnable_Run+0x74c>)
 8001214:	f04f 0200 	mov.w	r2, #0
 8001218:	611a      	str	r2, [r3, #16]
			gravCompDataObj_LH.control_input = 0.0f;
 800121a:	4ba8      	ldr	r3, [pc, #672]	@ (80014bc <StateEnable_Run+0x750>)
 800121c:	f04f 0200 	mov.w	r2, #0
 8001220:	611a      	str	r2, [r3, #16]
			impedanceCtrl_RH.control_input = 0.0f;
 8001222:	4ba7      	ldr	r3, [pc, #668]	@ (80014c0 <StateEnable_Run+0x754>)
 8001224:	f04f 0200 	mov.w	r2, #0
 8001228:	635a      	str	r2, [r3, #52]	@ 0x34
			impedanceCtrl_LH.control_input = 0.0f;
 800122a:	4ba6      	ldr	r3, [pc, #664]	@ (80014c4 <StateEnable_Run+0x758>)
 800122c:	f04f 0200 	mov.w	r2, #0
 8001230:	635a      	str	r2, [r3, #52]	@ 0x34
			StepCurr_RH.control_input = 0.0f;
 8001232:	4ba5      	ldr	r3, [pc, #660]	@ (80014c8 <StateEnable_Run+0x75c>)
 8001234:	f04f 0200 	mov.w	r2, #0
 8001238:	601a      	str	r2, [r3, #0]
			StepCurr_LH.control_input = 0.0f;
 800123a:	4ba4      	ldr	r3, [pc, #656]	@ (80014cc <StateEnable_Run+0x760>)
 800123c:	f04f 0200 	mov.w	r2, #0
 8001240:	601a      	str	r2, [r3, #0]
			UserDefinedCtrl_RH.control_input = 0.0f;
 8001242:	4ba3      	ldr	r3, [pc, #652]	@ (80014d0 <StateEnable_Run+0x764>)
 8001244:	f04f 0200 	mov.w	r2, #0
 8001248:	601a      	str	r2, [r3, #0]
			UserDefinedCtrl_LH.control_input = 0.0f;
 800124a:	4ba2      	ldr	r3, [pc, #648]	@ (80014d4 <StateEnable_Run+0x768>)
 800124c:	f04f 0200 	mov.w	r2, #0
 8001250:	601a      	str	r2, [r3, #0]
			isFirstPos_RH = true;
 8001252:	4ba1      	ldr	r3, [pc, #644]	@ (80014d8 <StateEnable_Run+0x76c>)
 8001254:	2201      	movs	r2, #1
 8001256:	701a      	strb	r2, [r3, #0]
			isFirstPos_LH = true;
 8001258:	4ba0      	ldr	r3, [pc, #640]	@ (80014dc <StateEnable_Run+0x770>)
 800125a:	2201      	movs	r2, #1
 800125c:	701a      	strb	r2, [r3, #0]

			assist_level = 1.5f;
 800125e:	4ba0      	ldr	r3, [pc, #640]	@ (80014e0 <StateEnable_Run+0x774>)
 8001260:	f04f 527f 	mov.w	r2, #1069547520	@ 0x3fc00000
 8001264:	601a      	str	r2, [r3, #0]

			MotionMap_ID_RH = 1;
 8001266:	4b9f      	ldr	r3, [pc, #636]	@ (80014e4 <StateEnable_Run+0x778>)
 8001268:	2201      	movs	r2, #1
 800126a:	701a      	strb	r2, [r3, #0]
			MotionMap_ID_LH = 0;
 800126c:	4b9e      	ldr	r3, [pc, #632]	@ (80014e8 <StateEnable_Run+0x77c>)
 800126e:	2200      	movs	r2, #0
 8001270:	701a      	strb	r2, [r3, #0]
			FvectorTrigger(&fvectorObj_RH, &MotionMap_File, &robotDataObj_RH, &fVectorTrig_RH, &MotionMap_ID_RH, RH_MOTOR);
 8001272:	2300      	movs	r3, #0
 8001274:	9301      	str	r3, [sp, #4]
 8001276:	4b9b      	ldr	r3, [pc, #620]	@ (80014e4 <StateEnable_Run+0x778>)
 8001278:	9300      	str	r3, [sp, #0]
 800127a:	4b9c      	ldr	r3, [pc, #624]	@ (80014ec <StateEnable_Run+0x780>)
 800127c:	4a9c      	ldr	r2, [pc, #624]	@ (80014f0 <StateEnable_Run+0x784>)
 800127e:	499d      	ldr	r1, [pc, #628]	@ (80014f4 <StateEnable_Run+0x788>)
 8001280:	489d      	ldr	r0, [pc, #628]	@ (80014f8 <StateEnable_Run+0x78c>)
 8001282:	f001 f8c1 	bl	8002408 <FvectorTrigger>
			FvectorTrigger(&fvectorObj_LH, &MotionMap_File, &robotDataObj_LH, &fVectorTrig_LH, &MotionMap_ID_LH, LH_MOTOR);
 8001286:	2301      	movs	r3, #1
 8001288:	9301      	str	r3, [sp, #4]
 800128a:	4b97      	ldr	r3, [pc, #604]	@ (80014e8 <StateEnable_Run+0x77c>)
 800128c:	9300      	str	r3, [sp, #0]
 800128e:	4b9b      	ldr	r3, [pc, #620]	@ (80014fc <StateEnable_Run+0x790>)
 8001290:	4a9b      	ldr	r2, [pc, #620]	@ (8001500 <StateEnable_Run+0x794>)
 8001292:	4998      	ldr	r1, [pc, #608]	@ (80014f4 <StateEnable_Run+0x788>)
 8001294:	489b      	ldr	r0, [pc, #620]	@ (8001504 <StateEnable_Run+0x798>)
 8001296:	f001 f8b7 	bl	8002408 <FvectorTrigger>

			loop_count++;
 800129a:	4b9b      	ldr	r3, [pc, #620]	@ (8001508 <StateEnable_Run+0x79c>)
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	3301      	adds	r3, #1
 80012a0:	b2da      	uxtb	r2, r3
 80012a2:	4b99      	ldr	r3, [pc, #612]	@ (8001508 <StateEnable_Run+0x79c>)
 80012a4:	701a      	strb	r2, [r3, #0]
			R_time_afterupFlag++;
 80012a6:	4b99      	ldr	r3, [pc, #612]	@ (800150c <StateEnable_Run+0x7a0>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	3301      	adds	r3, #1
 80012ac:	4a97      	ldr	r2, [pc, #604]	@ (800150c <StateEnable_Run+0x7a0>)
 80012ae:	6013      	str	r3, [r2, #0]
			L_time_afterupFlag++;
 80012b0:	4b97      	ldr	r3, [pc, #604]	@ (8001510 <StateEnable_Run+0x7a4>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	3301      	adds	r3, #1
 80012b6:	4a96      	ldr	r2, [pc, #600]	@ (8001510 <StateEnable_Run+0x7a4>)
 80012b8:	6013      	str	r3, [r2, #0]
			HC_time_afterFlag++;   // ← 추가
 80012ba:	4b96      	ldr	r3, [pc, #600]	@ (8001514 <StateEnable_Run+0x7a8>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	3301      	adds	r3, #1
 80012c0:	4a94      	ldr	r2, [pc, #592]	@ (8001514 <StateEnable_Run+0x7a8>)
 80012c2:	6013      	str	r3, [r2, #0]
			R_swing_time++;
 80012c4:	4b94      	ldr	r3, [pc, #592]	@ (8001518 <StateEnable_Run+0x7ac>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	3301      	adds	r3, #1
 80012ca:	4a93      	ldr	r2, [pc, #588]	@ (8001518 <StateEnable_Run+0x7ac>)
 80012cc:	6013      	str	r3, [r2, #0]
			L_swing_time++;
 80012ce:	4b93      	ldr	r3, [pc, #588]	@ (800151c <StateEnable_Run+0x7b0>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	3301      	adds	r3, #1
 80012d4:	4a91      	ldr	r2, [pc, #580]	@ (800151c <StateEnable_Run+0x7b0>)
 80012d6:	6013      	str	r3, [r2, #0]

			Rdeg_now = robotDataObj_RH.thighTheta_act;
 80012d8:	4b85      	ldr	r3, [pc, #532]	@ (80014f0 <StateEnable_Run+0x784>)
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	4a90      	ldr	r2, [pc, #576]	@ (8001520 <StateEnable_Run+0x7b4>)
 80012de:	6013      	str	r3, [r2, #0]
			Rdeg_filtered = LPF(Rdeg_now, &y_prev_R, alpha);
 80012e0:	4b8f      	ldr	r3, [pc, #572]	@ (8001520 <StateEnable_Run+0x7b4>)
 80012e2:	edd3 7a00 	vldr	s15, [r3]
 80012e6:	4b8f      	ldr	r3, [pc, #572]	@ (8001524 <StateEnable_Run+0x7b8>)
 80012e8:	ed93 7a00 	vldr	s14, [r3]
 80012ec:	eef0 0a47 	vmov.f32	s1, s14
 80012f0:	488d      	ldr	r0, [pc, #564]	@ (8001528 <StateEnable_Run+0x7bc>)
 80012f2:	eeb0 0a67 	vmov.f32	s0, s15
 80012f6:	f000 fd15 	bl	8001d24 <LPF>
 80012fa:	eef0 7a40 	vmov.f32	s15, s0
 80012fe:	4b8b      	ldr	r3, [pc, #556]	@ (800152c <StateEnable_Run+0x7c0>)
 8001300:	edc3 7a00 	vstr	s15, [r3]
			Ldeg_now = robotDataObj_LH.thighTheta_act;
 8001304:	4b7e      	ldr	r3, [pc, #504]	@ (8001500 <StateEnable_Run+0x794>)
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	4a89      	ldr	r2, [pc, #548]	@ (8001530 <StateEnable_Run+0x7c4>)
 800130a:	6013      	str	r3, [r2, #0]
			Ldeg_filtered = LPF(Ldeg_now, &y_prev_L, alpha);
 800130c:	4b88      	ldr	r3, [pc, #544]	@ (8001530 <StateEnable_Run+0x7c4>)
 800130e:	edd3 7a00 	vldr	s15, [r3]
 8001312:	4b84      	ldr	r3, [pc, #528]	@ (8001524 <StateEnable_Run+0x7b8>)
 8001314:	ed93 7a00 	vldr	s14, [r3]
 8001318:	eef0 0a47 	vmov.f32	s1, s14
 800131c:	4885      	ldr	r0, [pc, #532]	@ (8001534 <StateEnable_Run+0x7c8>)
 800131e:	eeb0 0a67 	vmov.f32	s0, s15
 8001322:	f000 fcff 	bl	8001d24 <LPF>
 8001326:	eef0 7a40 	vmov.f32	s15, s0
 800132a:	4b83      	ldr	r3, [pc, #524]	@ (8001538 <StateEnable_Run+0x7cc>)
 800132c:	edc3 7a00 	vstr	s15, [r3]

			Rdeg[0] = Rdeg[1];
 8001330:	4b82      	ldr	r3, [pc, #520]	@ (800153c <StateEnable_Run+0x7d0>)
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	4a81      	ldr	r2, [pc, #516]	@ (800153c <StateEnable_Run+0x7d0>)
 8001336:	6013      	str	r3, [r2, #0]
			Ldeg[0] = Ldeg[1];
 8001338:	4b81      	ldr	r3, [pc, #516]	@ (8001540 <StateEnable_Run+0x7d4>)
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	4a80      	ldr	r2, [pc, #512]	@ (8001540 <StateEnable_Run+0x7d4>)
 800133e:	6013      	str	r3, [r2, #0]
			Rdeg[1] = Rdeg[2];
 8001340:	4b7e      	ldr	r3, [pc, #504]	@ (800153c <StateEnable_Run+0x7d0>)
 8001342:	689b      	ldr	r3, [r3, #8]
 8001344:	4a7d      	ldr	r2, [pc, #500]	@ (800153c <StateEnable_Run+0x7d0>)
 8001346:	6053      	str	r3, [r2, #4]
			Ldeg[1] = Ldeg[2];
 8001348:	4b7d      	ldr	r3, [pc, #500]	@ (8001540 <StateEnable_Run+0x7d4>)
 800134a:	689b      	ldr	r3, [r3, #8]
 800134c:	4a7c      	ldr	r2, [pc, #496]	@ (8001540 <StateEnable_Run+0x7d4>)
 800134e:	6053      	str	r3, [r2, #4]
			Rdeg[2] = Rdeg_filtered;
 8001350:	4b76      	ldr	r3, [pc, #472]	@ (800152c <StateEnable_Run+0x7c0>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4a79      	ldr	r2, [pc, #484]	@ (800153c <StateEnable_Run+0x7d0>)
 8001356:	6093      	str	r3, [r2, #8]
			Ldeg[2] = Ldeg_filtered;
 8001358:	4b77      	ldr	r3, [pc, #476]	@ (8001538 <StateEnable_Run+0x7cc>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a78      	ldr	r2, [pc, #480]	@ (8001540 <StateEnable_Run+0x7d4>)
 800135e:	6093      	str	r3, [r2, #8]

			float wR = (Rdeg[2] - Rdeg[1]) * fs;
 8001360:	4b76      	ldr	r3, [pc, #472]	@ (800153c <StateEnable_Run+0x7d0>)
 8001362:	ed93 7a02 	vldr	s14, [r3, #8]
 8001366:	4b75      	ldr	r3, [pc, #468]	@ (800153c <StateEnable_Run+0x7d0>)
 8001368:	edd3 7a01 	vldr	s15, [r3, #4]
 800136c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001370:	4b74      	ldr	r3, [pc, #464]	@ (8001544 <StateEnable_Run+0x7d8>)
 8001372:	edd3 7a00 	vldr	s15, [r3]
 8001376:	ee67 7a27 	vmul.f32	s15, s14, s15
 800137a:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
			float wL = (Ldeg[2] - Ldeg[1]) * fs;
 800137e:	4b70      	ldr	r3, [pc, #448]	@ (8001540 <StateEnable_Run+0x7d4>)
 8001380:	ed93 7a02 	vldr	s14, [r3, #8]
 8001384:	4b6e      	ldr	r3, [pc, #440]	@ (8001540 <StateEnable_Run+0x7d4>)
 8001386:	edd3 7a01 	vldr	s15, [r3, #4]
 800138a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800138e:	4b6d      	ldr	r3, [pc, #436]	@ (8001544 <StateEnable_Run+0x7d8>)
 8001390:	edd3 7a00 	vldr	s15, [r3]
 8001394:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001398:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

			float wR_abs = fabsf(wR);
 800139c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80013a0:	eef0 7ae7 	vabs.f32	s15, s15
 80013a4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
			float wL_abs = fabsf(wL);
 80013a8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80013ac:	eef0 7ae7 	vabs.f32	s15, s15
 80013b0:	edc7 7a08 	vstr	s15, [r7, #32]
			float wR_f = LPF(wR_abs, &w_prev_R, alpha_omega);
 80013b4:	4b64      	ldr	r3, [pc, #400]	@ (8001548 <StateEnable_Run+0x7dc>)
 80013b6:	edd3 7a00 	vldr	s15, [r3]
 80013ba:	eef0 0a67 	vmov.f32	s1, s15
 80013be:	4863      	ldr	r0, [pc, #396]	@ (800154c <StateEnable_Run+0x7e0>)
 80013c0:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 80013c4:	f000 fcae 	bl	8001d24 <LPF>
 80013c8:	ed87 0a07 	vstr	s0, [r7, #28]
			float wL_f = LPF(wL_abs, &w_prev_L, alpha_omega);
 80013cc:	4b5e      	ldr	r3, [pc, #376]	@ (8001548 <StateEnable_Run+0x7dc>)
 80013ce:	edd3 7a00 	vldr	s15, [r3]
 80013d2:	eef0 0a67 	vmov.f32	s1, s15
 80013d6:	485e      	ldr	r0, [pc, #376]	@ (8001550 <StateEnable_Run+0x7e4>)
 80013d8:	ed97 0a08 	vldr	s0, [r7, #32]
 80013dc:	f000 fca2 	bl	8001d24 <LPF>
 80013e0:	ed87 0a06 	vstr	s0, [r7, #24]

			int is_moving = update_standing_moving_flag_w(wR_f, wL_f);
 80013e4:	edd7 0a06 	vldr	s1, [r7, #24]
 80013e8:	ed97 0a07 	vldr	s0, [r7, #28]
 80013ec:	f000 fea2 	bl	8002134 <update_standing_moving_flag_w>
 80013f0:	6178      	str	r0, [r7, #20]

			free_var1 = -1.0f;
 80013f2:	4b58      	ldr	r3, [pc, #352]	@ (8001554 <StateEnable_Run+0x7e8>)
 80013f4:	4a58      	ldr	r2, [pc, #352]	@ (8001558 <StateEnable_Run+0x7ec>)
 80013f6:	601a      	str	r2, [r3, #0]
			free_var2 = -1.0f;
 80013f8:	4b58      	ldr	r3, [pc, #352]	@ (800155c <StateEnable_Run+0x7f0>)
 80013fa:	4a57      	ldr	r2, [pc, #348]	@ (8001558 <StateEnable_Run+0x7ec>)
 80013fc:	601a      	str	r2, [r3, #0]

			// Time gap check

			if (R_time_afterupFlag >= t_gap) {
 80013fe:	4b43      	ldr	r3, [pc, #268]	@ (800150c <StateEnable_Run+0x7a0>)
 8001400:	681a      	ldr	r2, [r3, #0]
 8001402:	4b57      	ldr	r3, [pc, #348]	@ (8001560 <StateEnable_Run+0x7f4>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	429a      	cmp	r2, r3
 8001408:	db02      	blt.n	8001410 <StateEnable_Run+0x6a4>
				R_time_upcond = 1;
 800140a:	4b56      	ldr	r3, [pc, #344]	@ (8001564 <StateEnable_Run+0x7f8>)
 800140c:	2201      	movs	r2, #1
 800140e:	701a      	strb	r2, [r3, #0]
			}
			if (L_time_afterupFlag >= t_gap) {
 8001410:	4b3f      	ldr	r3, [pc, #252]	@ (8001510 <StateEnable_Run+0x7a4>)
 8001412:	681a      	ldr	r2, [r3, #0]
 8001414:	4b52      	ldr	r3, [pc, #328]	@ (8001560 <StateEnable_Run+0x7f4>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	429a      	cmp	r2, r3
 800141a:	db02      	blt.n	8001422 <StateEnable_Run+0x6b6>
				L_time_upcond = 1;
 800141c:	4b52      	ldr	r3, [pc, #328]	@ (8001568 <StateEnable_Run+0x7fc>)
 800141e:	2201      	movs	r2, #1
 8001420:	701a      	strb	r2, [r3, #0]
			}

			if (HC_time_afterFlag >= t_gap) {
 8001422:	4b3c      	ldr	r3, [pc, #240]	@ (8001514 <StateEnable_Run+0x7a8>)
 8001424:	681a      	ldr	r2, [r3, #0]
 8001426:	4b4e      	ldr	r3, [pc, #312]	@ (8001560 <StateEnable_Run+0x7f4>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	429a      	cmp	r2, r3
 800142c:	db02      	blt.n	8001434 <StateEnable_Run+0x6c8>
				HC_time_upcond = 1;
 800142e:	4b4f      	ldr	r3, [pc, #316]	@ (800156c <StateEnable_Run+0x800>)
 8001430:	2201      	movs	r2, #1
 8001432:	701a      	strb	r2, [r3, #0]
			}

			// HC check
			if (HC_time_upcond && (Rdeg[2] - Ldeg[2])*(Rdeg[1] - Ldeg[1]) <= 0 && Rdeg[2] > thres_down && Ldeg[2] > thres_down){
 8001434:	4b4d      	ldr	r3, [pc, #308]	@ (800156c <StateEnable_Run+0x800>)
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	2b00      	cmp	r3, #0
 800143a:	f000 81ba 	beq.w	80017b2 <StateEnable_Run+0xa46>
 800143e:	4b3f      	ldr	r3, [pc, #252]	@ (800153c <StateEnable_Run+0x7d0>)
 8001440:	ed93 7a02 	vldr	s14, [r3, #8]
 8001444:	4b3e      	ldr	r3, [pc, #248]	@ (8001540 <StateEnable_Run+0x7d4>)
 8001446:	edd3 7a02 	vldr	s15, [r3, #8]
 800144a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800144e:	4b3b      	ldr	r3, [pc, #236]	@ (800153c <StateEnable_Run+0x7d0>)
 8001450:	edd3 6a01 	vldr	s13, [r3, #4]
 8001454:	4b3a      	ldr	r3, [pc, #232]	@ (8001540 <StateEnable_Run+0x7d4>)
 8001456:	edd3 7a01 	vldr	s15, [r3, #4]
 800145a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800145e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001462:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001466:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800146a:	f200 81a2 	bhi.w	80017b2 <StateEnable_Run+0xa46>
 800146e:	4b33      	ldr	r3, [pc, #204]	@ (800153c <StateEnable_Run+0x7d0>)
 8001470:	ed93 7a02 	vldr	s14, [r3, #8]
 8001474:	4b3e      	ldr	r3, [pc, #248]	@ (8001570 <StateEnable_Run+0x804>)
 8001476:	edd3 7a00 	vldr	s15, [r3]
 800147a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800147e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001482:	f340 8196 	ble.w	80017b2 <StateEnable_Run+0xa46>
 8001486:	4b2e      	ldr	r3, [pc, #184]	@ (8001540 <StateEnable_Run+0x7d4>)
 8001488:	ed93 7a02 	vldr	s14, [r3, #8]
 800148c:	4b38      	ldr	r3, [pc, #224]	@ (8001570 <StateEnable_Run+0x804>)
 800148e:	edd3 7a00 	vldr	s15, [r3]
 8001492:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001496:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800149a:	f340 818a 	ble.w	80017b2 <StateEnable_Run+0xa46>
				HC_time_upcond = 0;
 800149e:	4b33      	ldr	r3, [pc, #204]	@ (800156c <StateEnable_Run+0x800>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	701a      	strb	r2, [r3, #0]
				HC_time_afterFlag = 0;
 80014a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001514 <StateEnable_Run+0x7a8>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	601a      	str	r2, [r3, #0]
 80014aa:	e063      	b.n	8001574 <StateEnable_Run+0x808>
 80014ac:	24000000 	.word	0x24000000
 80014b0:	24002020 	.word	0x24002020
 80014b4:	2400206c 	.word	0x2400206c
 80014b8:	24000778 	.word	0x24000778
 80014bc:	2400078c 	.word	0x2400078c
 80014c0:	240007a0 	.word	0x240007a0
 80014c4:	240007dc 	.word	0x240007dc
 80014c8:	24000818 	.word	0x24000818
 80014cc:	2400081c 	.word	0x2400081c
 80014d0:	24000820 	.word	0x24000820
 80014d4:	24000824 	.word	0x24000824
 80014d8:	2400000c 	.word	0x2400000c
 80014dc:	2400000d 	.word	0x2400000d
 80014e0:	24000010 	.word	0x24000010
 80014e4:	2400083c 	.word	0x2400083c
 80014e8:	2400083d 	.word	0x2400083d
 80014ec:	2400083a 	.word	0x2400083a
 80014f0:	24000728 	.word	0x24000728
 80014f4:	240020b8 	.word	0x240020b8
 80014f8:	24001700 	.word	0x24001700
 80014fc:	2400083b 	.word	0x2400083b
 8001500:	24000750 	.word	0x24000750
 8001504:	24001b90 	.word	0x24001b90
 8001508:	24000864 	.word	0x24000864
 800150c:	240008c0 	.word	0x240008c0
 8001510:	240008c4 	.word	0x240008c4
 8001514:	240008c8 	.word	0x240008c8
 8001518:	240008d0 	.word	0x240008d0
 800151c:	240008d4 	.word	0x240008d4
 8001520:	24000868 	.word	0x24000868
 8001524:	24000018 	.word	0x24000018
 8001528:	24000890 	.word	0x24000890
 800152c:	24000870 	.word	0x24000870
 8001530:	2400086c 	.word	0x2400086c
 8001534:	24000894 	.word	0x24000894
 8001538:	24000874 	.word	0x24000874
 800153c:	24000878 	.word	0x24000878
 8001540:	24000884 	.word	0x24000884
 8001544:	24000014 	.word	0x24000014
 8001548:	2400001c 	.word	0x2400001c
 800154c:	24000898 	.word	0x24000898
 8001550:	2400089c 	.word	0x2400089c
 8001554:	24000004 	.word	0x24000004
 8001558:	bf800000 	.word	0xbf800000
 800155c:	24000008 	.word	0x24000008
 8001560:	24000020 	.word	0x24000020
 8001564:	240008a0 	.word	0x240008a0
 8001568:	240008a1 	.word	0x240008a1
 800156c:	240008a2 	.word	0x240008a2
 8001570:	24000028 	.word	0x24000028
				HC_count++;
 8001574:	4b93      	ldr	r3, [pc, #588]	@ (80017c4 <StateEnable_Run+0xa58>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	3301      	adds	r3, #1
 800157a:	4a92      	ldr	r2, [pc, #584]	@ (80017c4 <StateEnable_Run+0xa58>)
 800157c:	6013      	str	r3, [r2, #0]
				if (Rdeg[2] - Rdeg[1] >= Ldeg[2] - Ldeg[1] && L_uppeak_val > 40){ // if it is Rswing
 800157e:	4b92      	ldr	r3, [pc, #584]	@ (80017c8 <StateEnable_Run+0xa5c>)
 8001580:	ed93 7a02 	vldr	s14, [r3, #8]
 8001584:	4b90      	ldr	r3, [pc, #576]	@ (80017c8 <StateEnable_Run+0xa5c>)
 8001586:	edd3 7a01 	vldr	s15, [r3, #4]
 800158a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800158e:	4b8f      	ldr	r3, [pc, #572]	@ (80017cc <StateEnable_Run+0xa60>)
 8001590:	edd3 6a02 	vldr	s13, [r3, #8]
 8001594:	4b8d      	ldr	r3, [pc, #564]	@ (80017cc <StateEnable_Run+0xa60>)
 8001596:	edd3 7a01 	vldr	s15, [r3, #4]
 800159a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800159e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015a6:	db77      	blt.n	8001698 <StateEnable_Run+0x92c>
 80015a8:	4b89      	ldr	r3, [pc, #548]	@ (80017d0 <StateEnable_Run+0xa64>)
 80015aa:	edd3 7a00 	vldr	s15, [r3]
 80015ae:	ed9f 7a89 	vldr	s14, [pc, #548]	@ 80017d4 <StateEnable_Run+0xa68>
 80015b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ba:	dd6d      	ble.n	8001698 <StateEnable_Run+0x92c>
					HC_Rswing4upcond = 1;
 80015bc:	4b86      	ldr	r3, [pc, #536]	@ (80017d8 <StateEnable_Run+0xa6c>)
 80015be:	2201      	movs	r2, #1
 80015c0:	701a      	strb	r2, [r3, #0]
					vel_HC = (Rdeg[2] - Rdeg[1]) / 0.001f;
 80015c2:	4b81      	ldr	r3, [pc, #516]	@ (80017c8 <StateEnable_Run+0xa5c>)
 80015c4:	ed93 7a02 	vldr	s14, [r3, #8]
 80015c8:	4b7f      	ldr	r3, [pc, #508]	@ (80017c8 <StateEnable_Run+0xa5c>)
 80015ca:	edd3 7a01 	vldr	s15, [r3, #4]
 80015ce:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015d2:	eddf 6a82 	vldr	s13, [pc, #520]	@ 80017dc <StateEnable_Run+0xa70>
 80015d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015da:	4b81      	ldr	r3, [pc, #516]	@ (80017e0 <StateEnable_Run+0xa74>)
 80015dc:	edc3 7a00 	vstr	s15, [r3]
					T_HC = R_swing_time;
 80015e0:	4b80      	ldr	r3, [pc, #512]	@ (80017e4 <StateEnable_Run+0xa78>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a80      	ldr	r2, [pc, #512]	@ (80017e8 <StateEnable_Run+0xa7c>)
 80015e6:	6013      	str	r3, [r2, #0]

					norm_vel_HC = (vel_HC * (swing_period * 0.001f)) / scaling_X;
 80015e8:	4b80      	ldr	r3, [pc, #512]	@ (80017ec <StateEnable_Run+0xa80>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	ee07 3a90 	vmov	s15, r3
 80015f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015f4:	ed9f 7a79 	vldr	s14, [pc, #484]	@ 80017dc <StateEnable_Run+0xa70>
 80015f8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80015fc:	4b78      	ldr	r3, [pc, #480]	@ (80017e0 <StateEnable_Run+0xa74>)
 80015fe:	edd3 7a00 	vldr	s15, [r3]
 8001602:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001606:	4b7a      	ldr	r3, [pc, #488]	@ (80017f0 <StateEnable_Run+0xa84>)
 8001608:	ed93 7a00 	vldr	s14, [r3]
 800160c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001610:	4b78      	ldr	r3, [pc, #480]	@ (80017f4 <StateEnable_Run+0xa88>)
 8001612:	edc3 7a00 	vstr	s15, [r3]
					norm_T_HC = (T_HC / (swing_period * 0.001f)) / scaling_Y;
 8001616:	4b74      	ldr	r3, [pc, #464]	@ (80017e8 <StateEnable_Run+0xa7c>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	ee07 3a90 	vmov	s15, r3
 800161e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001622:	4b72      	ldr	r3, [pc, #456]	@ (80017ec <StateEnable_Run+0xa80>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	ee07 3a90 	vmov	s15, r3
 800162a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800162e:	eddf 6a6b 	vldr	s13, [pc, #428]	@ 80017dc <StateEnable_Run+0xa70>
 8001632:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001636:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800163a:	4b6f      	ldr	r3, [pc, #444]	@ (80017f8 <StateEnable_Run+0xa8c>)
 800163c:	ed93 7a00 	vldr	s14, [r3]
 8001640:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001644:	4b6d      	ldr	r3, [pc, #436]	@ (80017fc <StateEnable_Run+0xa90>)
 8001646:	edc3 7a00 	vstr	s15, [r3]

					float x = norm_vel_HC;
 800164a:	4b6a      	ldr	r3, [pc, #424]	@ (80017f4 <StateEnable_Run+0xa88>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	613b      	str	r3, [r7, #16]
					float y = norm_T_HC;
 8001650:	4b6a      	ldr	r3, [pc, #424]	@ (80017fc <StateEnable_Run+0xa90>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	60fb      	str	r3, [r7, #12]

					R_g_knn_label = (int)knn_2label_majority(ref_xy, KNN_REF_COUNT, KNN_REF_SPLIT, x, y, KNN_K, &g_knn_conf);
 8001656:	4b6a      	ldr	r3, [pc, #424]	@ (8001800 <StateEnable_Run+0xa94>)
 8001658:	9300      	str	r3, [sp, #0]
 800165a:	2309      	movs	r3, #9
 800165c:	edd7 0a03 	vldr	s1, [r7, #12]
 8001660:	ed97 0a04 	vldr	s0, [r7, #16]
 8001664:	2264      	movs	r2, #100	@ 0x64
 8001666:	21c8      	movs	r1, #200	@ 0xc8
 8001668:	4866      	ldr	r0, [pc, #408]	@ (8001804 <StateEnable_Run+0xa98>)
 800166a:	f000 fb85 	bl	8001d78 <knn_2label_majority>
 800166e:	4603      	mov	r3, r0
 8001670:	4a65      	ldr	r2, [pc, #404]	@ (8001808 <StateEnable_Run+0xa9c>)
 8001672:	6013      	str	r3, [r2, #0]

					free_var2 = (int)R_g_knn_label; // 1 또는 2
 8001674:	4b64      	ldr	r3, [pc, #400]	@ (8001808 <StateEnable_Run+0xa9c>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	ee07 3a90 	vmov	s15, r3
 800167c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001680:	4b62      	ldr	r3, [pc, #392]	@ (800180c <StateEnable_Run+0xaa0>)
 8001682:	edc3 7a00 	vstr	s15, [r3]

					if (R_g_knn_label == 1){
 8001686:	4b60      	ldr	r3, [pc, #384]	@ (8001808 <StateEnable_Run+0xa9c>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	2b01      	cmp	r3, #1
 800168c:	f040 8090 	bne.w	80017b0 <StateEnable_Run+0xa44>
						Rstop_assist = true;
 8001690:	4b5f      	ldr	r3, [pc, #380]	@ (8001810 <StateEnable_Run+0xaa4>)
 8001692:	2201      	movs	r2, #1
 8001694:	701a      	strb	r2, [r3, #0]
				if (Rdeg[2] - Rdeg[1] >= Ldeg[2] - Ldeg[1] && L_uppeak_val > 40){ // if it is Rswing
 8001696:	e08b      	b.n	80017b0 <StateEnable_Run+0xa44>
					}
					else if (R_g_knn_label == 2){
					}
				}
				else if (Ldeg[2] - Ldeg[1] >= Rdeg[2] - Rdeg[1] && R_uppeak_val > 40){ // if it is Lswing
 8001698:	4b4c      	ldr	r3, [pc, #304]	@ (80017cc <StateEnable_Run+0xa60>)
 800169a:	ed93 7a02 	vldr	s14, [r3, #8]
 800169e:	4b4b      	ldr	r3, [pc, #300]	@ (80017cc <StateEnable_Run+0xa60>)
 80016a0:	edd3 7a01 	vldr	s15, [r3, #4]
 80016a4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80016a8:	4b47      	ldr	r3, [pc, #284]	@ (80017c8 <StateEnable_Run+0xa5c>)
 80016aa:	edd3 6a02 	vldr	s13, [r3, #8]
 80016ae:	4b46      	ldr	r3, [pc, #280]	@ (80017c8 <StateEnable_Run+0xa5c>)
 80016b0:	edd3 7a01 	vldr	s15, [r3, #4]
 80016b4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80016b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016c0:	db77      	blt.n	80017b2 <StateEnable_Run+0xa46>
 80016c2:	4b54      	ldr	r3, [pc, #336]	@ (8001814 <StateEnable_Run+0xaa8>)
 80016c4:	edd3 7a00 	vldr	s15, [r3]
 80016c8:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 80017d4 <StateEnable_Run+0xa68>
 80016cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016d4:	dd6d      	ble.n	80017b2 <StateEnable_Run+0xa46>
					HC_Lswing4upcond = 1;
 80016d6:	4b50      	ldr	r3, [pc, #320]	@ (8001818 <StateEnable_Run+0xaac>)
 80016d8:	2201      	movs	r2, #1
 80016da:	701a      	strb	r2, [r3, #0]
					vel_HC = (Ldeg[2] - Ldeg[1]) / 0.001f;
 80016dc:	4b3b      	ldr	r3, [pc, #236]	@ (80017cc <StateEnable_Run+0xa60>)
 80016de:	ed93 7a02 	vldr	s14, [r3, #8]
 80016e2:	4b3a      	ldr	r3, [pc, #232]	@ (80017cc <StateEnable_Run+0xa60>)
 80016e4:	edd3 7a01 	vldr	s15, [r3, #4]
 80016e8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80016ec:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80017dc <StateEnable_Run+0xa70>
 80016f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016f4:	4b3a      	ldr	r3, [pc, #232]	@ (80017e0 <StateEnable_Run+0xa74>)
 80016f6:	edc3 7a00 	vstr	s15, [r3]
					T_HC = L_swing_time;
 80016fa:	4b48      	ldr	r3, [pc, #288]	@ (800181c <StateEnable_Run+0xab0>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4a3a      	ldr	r2, [pc, #232]	@ (80017e8 <StateEnable_Run+0xa7c>)
 8001700:	6013      	str	r3, [r2, #0]

					norm_vel_HC = (vel_HC * (swing_period * 0.001f)) / scaling_X;
 8001702:	4b3a      	ldr	r3, [pc, #232]	@ (80017ec <StateEnable_Run+0xa80>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	ee07 3a90 	vmov	s15, r3
 800170a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800170e:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 80017dc <StateEnable_Run+0xa70>
 8001712:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001716:	4b32      	ldr	r3, [pc, #200]	@ (80017e0 <StateEnable_Run+0xa74>)
 8001718:	edd3 7a00 	vldr	s15, [r3]
 800171c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001720:	4b33      	ldr	r3, [pc, #204]	@ (80017f0 <StateEnable_Run+0xa84>)
 8001722:	ed93 7a00 	vldr	s14, [r3]
 8001726:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800172a:	4b32      	ldr	r3, [pc, #200]	@ (80017f4 <StateEnable_Run+0xa88>)
 800172c:	edc3 7a00 	vstr	s15, [r3]
					norm_T_HC = (T_HC / (swing_period * 0.001f)) / scaling_Y;
 8001730:	4b2d      	ldr	r3, [pc, #180]	@ (80017e8 <StateEnable_Run+0xa7c>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	ee07 3a90 	vmov	s15, r3
 8001738:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800173c:	4b2b      	ldr	r3, [pc, #172]	@ (80017ec <StateEnable_Run+0xa80>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	ee07 3a90 	vmov	s15, r3
 8001744:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001748:	eddf 6a24 	vldr	s13, [pc, #144]	@ 80017dc <StateEnable_Run+0xa70>
 800174c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001750:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001754:	4b28      	ldr	r3, [pc, #160]	@ (80017f8 <StateEnable_Run+0xa8c>)
 8001756:	ed93 7a00 	vldr	s14, [r3]
 800175a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800175e:	4b27      	ldr	r3, [pc, #156]	@ (80017fc <StateEnable_Run+0xa90>)
 8001760:	edc3 7a00 	vstr	s15, [r3]

					float x = norm_vel_HC;
 8001764:	4b23      	ldr	r3, [pc, #140]	@ (80017f4 <StateEnable_Run+0xa88>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	60bb      	str	r3, [r7, #8]
					float y = norm_T_HC;
 800176a:	4b24      	ldr	r3, [pc, #144]	@ (80017fc <StateEnable_Run+0xa90>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	607b      	str	r3, [r7, #4]

					L_g_knn_label = (int)knn_2label_majority(ref_xy, KNN_REF_COUNT, KNN_REF_SPLIT, x, y, KNN_K, &g_knn_conf);
 8001770:	4b23      	ldr	r3, [pc, #140]	@ (8001800 <StateEnable_Run+0xa94>)
 8001772:	9300      	str	r3, [sp, #0]
 8001774:	2309      	movs	r3, #9
 8001776:	edd7 0a01 	vldr	s1, [r7, #4]
 800177a:	ed97 0a02 	vldr	s0, [r7, #8]
 800177e:	2264      	movs	r2, #100	@ 0x64
 8001780:	21c8      	movs	r1, #200	@ 0xc8
 8001782:	4820      	ldr	r0, [pc, #128]	@ (8001804 <StateEnable_Run+0xa98>)
 8001784:	f000 faf8 	bl	8001d78 <knn_2label_majority>
 8001788:	4603      	mov	r3, r0
 800178a:	4a25      	ldr	r2, [pc, #148]	@ (8001820 <StateEnable_Run+0xab4>)
 800178c:	6013      	str	r3, [r2, #0]

					free_var2 = (int)L_g_knn_label; // 1 또는 2
 800178e:	4b24      	ldr	r3, [pc, #144]	@ (8001820 <StateEnable_Run+0xab4>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	ee07 3a90 	vmov	s15, r3
 8001796:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800179a:	4b1c      	ldr	r3, [pc, #112]	@ (800180c <StateEnable_Run+0xaa0>)
 800179c:	edc3 7a00 	vstr	s15, [r3]

					if (L_g_knn_label == 1){
 80017a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001820 <StateEnable_Run+0xab4>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d104      	bne.n	80017b2 <StateEnable_Run+0xa46>
						Lstop_assist = true;
 80017a8:	4b1e      	ldr	r3, [pc, #120]	@ (8001824 <StateEnable_Run+0xab8>)
 80017aa:	2201      	movs	r2, #1
 80017ac:	701a      	strb	r2, [r3, #0]
 80017ae:	e000      	b.n	80017b2 <StateEnable_Run+0xa46>
				if (Rdeg[2] - Rdeg[1] >= Ldeg[2] - Ldeg[1] && L_uppeak_val > 40){ // if it is Rswing
 80017b0:	bf00      	nop
					else if (L_g_knn_label == 2){
					}
				}
			}

			if (Rstop_assist){
 80017b2:	4b17      	ldr	r3, [pc, #92]	@ (8001810 <StateEnable_Run+0xaa4>)
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d038      	beq.n	800182c <StateEnable_Run+0xac0>
				f_vector_input_RH = 0.0f;
 80017ba:	4b1b      	ldr	r3, [pc, #108]	@ (8001828 <StateEnable_Run+0xabc>)
 80017bc:	f04f 0200 	mov.w	r2, #0
 80017c0:	601a      	str	r2, [r3, #0]
 80017c2:	e03b      	b.n	800183c <StateEnable_Run+0xad0>
 80017c4:	240008b8 	.word	0x240008b8
 80017c8:	24000878 	.word	0x24000878
 80017cc:	24000884 	.word	0x24000884
 80017d0:	24000038 	.word	0x24000038
 80017d4:	42200000 	.word	0x42200000
 80017d8:	240008a3 	.word	0x240008a3
 80017dc:	3a83126f 	.word	0x3a83126f
 80017e0:	240008cc 	.word	0x240008cc
 80017e4:	240008d0 	.word	0x240008d0
 80017e8:	240008d8 	.word	0x240008d8
 80017ec:	2400003c 	.word	0x2400003c
 80017f0:	24000040 	.word	0x24000040
 80017f4:	240008dc 	.word	0x240008dc
 80017f8:	24000044 	.word	0x24000044
 80017fc:	240008e0 	.word	0x240008e0
 8001800:	240008ec 	.word	0x240008ec
 8001804:	08022578 	.word	0x08022578
 8001808:	240008e4 	.word	0x240008e4
 800180c:	24000008 	.word	0x24000008
 8001810:	24000862 	.word	0x24000862
 8001814:	24000034 	.word	0x24000034
 8001818:	240008a4 	.word	0x240008a4
 800181c:	240008d4 	.word	0x240008d4
 8001820:	240008e8 	.word	0x240008e8
 8001824:	24000863 	.word	0x24000863
 8001828:	24000858 	.word	0x24000858
			}
			else if (Lstop_assist) {
 800182c:	4baf      	ldr	r3, [pc, #700]	@ (8001aec <StateEnable_Run+0xd80>)
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d003      	beq.n	800183c <StateEnable_Run+0xad0>
				f_vector_input_LH = 0.0f;
 8001834:	4bae      	ldr	r3, [pc, #696]	@ (8001af0 <StateEnable_Run+0xd84>)
 8001836:	f04f 0200 	mov.w	r2, #0
 800183a:	601a      	str	r2, [r3, #0]
			}

			// Upper peak detection

//			if ((Rdeg[2] - Rdeg[1])*(Rdeg[1]-Rdeg[0]) < var && Rdeg[2] - Rdeg[1] < 0 && (Rdeg[2] >= thres_up) && R_time_upcond && HC_Rswing4upcond) {
			if ((Rdeg[2] - Rdeg[1])*(Rdeg[1]-Rdeg[0]) < var && Rdeg[2] - Rdeg[1] < 0 && (Rdeg[2] >= thres_up) && R_time_upcond) {
 800183c:	4bad      	ldr	r3, [pc, #692]	@ (8001af4 <StateEnable_Run+0xd88>)
 800183e:	ed93 7a02 	vldr	s14, [r3, #8]
 8001842:	4bac      	ldr	r3, [pc, #688]	@ (8001af4 <StateEnable_Run+0xd88>)
 8001844:	edd3 7a01 	vldr	s15, [r3, #4]
 8001848:	ee37 7a67 	vsub.f32	s14, s14, s15
 800184c:	4ba9      	ldr	r3, [pc, #676]	@ (8001af4 <StateEnable_Run+0xd88>)
 800184e:	edd3 6a01 	vldr	s13, [r3, #4]
 8001852:	4ba8      	ldr	r3, [pc, #672]	@ (8001af4 <StateEnable_Run+0xd88>)
 8001854:	edd3 7a00 	vldr	s15, [r3]
 8001858:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800185c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001860:	4ba5      	ldr	r3, [pc, #660]	@ (8001af8 <StateEnable_Run+0xd8c>)
 8001862:	edd3 7a00 	vldr	s15, [r3]
 8001866:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800186a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800186e:	d531      	bpl.n	80018d4 <StateEnable_Run+0xb68>
 8001870:	4ba0      	ldr	r3, [pc, #640]	@ (8001af4 <StateEnable_Run+0xd88>)
 8001872:	ed93 7a02 	vldr	s14, [r3, #8]
 8001876:	4b9f      	ldr	r3, [pc, #636]	@ (8001af4 <StateEnable_Run+0xd88>)
 8001878:	edd3 7a01 	vldr	s15, [r3, #4]
 800187c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001880:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001884:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001888:	d524      	bpl.n	80018d4 <StateEnable_Run+0xb68>
 800188a:	4b9a      	ldr	r3, [pc, #616]	@ (8001af4 <StateEnable_Run+0xd88>)
 800188c:	ed93 7a02 	vldr	s14, [r3, #8]
 8001890:	4b9a      	ldr	r3, [pc, #616]	@ (8001afc <StateEnable_Run+0xd90>)
 8001892:	edd3 7a00 	vldr	s15, [r3]
 8001896:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800189a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800189e:	db19      	blt.n	80018d4 <StateEnable_Run+0xb68>
 80018a0:	4b97      	ldr	r3, [pc, #604]	@ (8001b00 <StateEnable_Run+0xd94>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d015      	beq.n	80018d4 <StateEnable_Run+0xb68>
				R_uppeak_val = Rdeg[2];
 80018a8:	4b92      	ldr	r3, [pc, #584]	@ (8001af4 <StateEnable_Run+0xd88>)
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	4a95      	ldr	r2, [pc, #596]	@ (8001b04 <StateEnable_Run+0xd98>)
 80018ae:	6013      	str	r3, [r2, #0]
				R_time_upcond = 0;
 80018b0:	4b93      	ldr	r3, [pc, #588]	@ (8001b00 <StateEnable_Run+0xd94>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	701a      	strb	r2, [r3, #0]
				R_count_upeak++;
 80018b6:	4b94      	ldr	r3, [pc, #592]	@ (8001b08 <StateEnable_Run+0xd9c>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	3301      	adds	r3, #1
 80018bc:	4a92      	ldr	r2, [pc, #584]	@ (8001b08 <StateEnable_Run+0xd9c>)
 80018be:	6013      	str	r3, [r2, #0]
				swing_period = R_swing_time;
 80018c0:	4b92      	ldr	r3, [pc, #584]	@ (8001b0c <StateEnable_Run+0xda0>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a92      	ldr	r2, [pc, #584]	@ (8001b10 <StateEnable_Run+0xda4>)
 80018c6:	6013      	str	r3, [r2, #0]
				R_time_afterupFlag = 0;
 80018c8:	4b92      	ldr	r3, [pc, #584]	@ (8001b14 <StateEnable_Run+0xda8>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	601a      	str	r2, [r3, #0]
				HC_Rswing4upcond = 0;
 80018ce:	4b92      	ldr	r3, [pc, #584]	@ (8001b18 <StateEnable_Run+0xdac>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	701a      	strb	r2, [r3, #0]
			}

//			if ((Ldeg[2] - Ldeg[1])*(Ldeg[1]-Ldeg[0]) < var && Ldeg[2] - Ldeg[1] < 0 && Ldeg[2] >= thres_up && L_time_upcond && HC_Lswing4upcond) {
				if ((Ldeg[2] - Ldeg[1])*(Ldeg[1]-Ldeg[0]) < var && Ldeg[2] - Ldeg[1] < 0 && Ldeg[2] >= thres_up && L_time_upcond) {
 80018d4:	4b91      	ldr	r3, [pc, #580]	@ (8001b1c <StateEnable_Run+0xdb0>)
 80018d6:	ed93 7a02 	vldr	s14, [r3, #8]
 80018da:	4b90      	ldr	r3, [pc, #576]	@ (8001b1c <StateEnable_Run+0xdb0>)
 80018dc:	edd3 7a01 	vldr	s15, [r3, #4]
 80018e0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80018e4:	4b8d      	ldr	r3, [pc, #564]	@ (8001b1c <StateEnable_Run+0xdb0>)
 80018e6:	edd3 6a01 	vldr	s13, [r3, #4]
 80018ea:	4b8c      	ldr	r3, [pc, #560]	@ (8001b1c <StateEnable_Run+0xdb0>)
 80018ec:	edd3 7a00 	vldr	s15, [r3]
 80018f0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80018f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018f8:	4b7f      	ldr	r3, [pc, #508]	@ (8001af8 <StateEnable_Run+0xd8c>)
 80018fa:	edd3 7a00 	vldr	s15, [r3]
 80018fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001906:	d531      	bpl.n	800196c <StateEnable_Run+0xc00>
 8001908:	4b84      	ldr	r3, [pc, #528]	@ (8001b1c <StateEnable_Run+0xdb0>)
 800190a:	ed93 7a02 	vldr	s14, [r3, #8]
 800190e:	4b83      	ldr	r3, [pc, #524]	@ (8001b1c <StateEnable_Run+0xdb0>)
 8001910:	edd3 7a01 	vldr	s15, [r3, #4]
 8001914:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001918:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800191c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001920:	d524      	bpl.n	800196c <StateEnable_Run+0xc00>
 8001922:	4b7e      	ldr	r3, [pc, #504]	@ (8001b1c <StateEnable_Run+0xdb0>)
 8001924:	ed93 7a02 	vldr	s14, [r3, #8]
 8001928:	4b74      	ldr	r3, [pc, #464]	@ (8001afc <StateEnable_Run+0xd90>)
 800192a:	edd3 7a00 	vldr	s15, [r3]
 800192e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001936:	db19      	blt.n	800196c <StateEnable_Run+0xc00>
 8001938:	4b79      	ldr	r3, [pc, #484]	@ (8001b20 <StateEnable_Run+0xdb4>)
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d015      	beq.n	800196c <StateEnable_Run+0xc00>
				L_uppeak_val = Ldeg[2];
 8001940:	4b76      	ldr	r3, [pc, #472]	@ (8001b1c <StateEnable_Run+0xdb0>)
 8001942:	689b      	ldr	r3, [r3, #8]
 8001944:	4a77      	ldr	r2, [pc, #476]	@ (8001b24 <StateEnable_Run+0xdb8>)
 8001946:	6013      	str	r3, [r2, #0]
				L_time_upcond = 0;
 8001948:	4b75      	ldr	r3, [pc, #468]	@ (8001b20 <StateEnable_Run+0xdb4>)
 800194a:	2200      	movs	r2, #0
 800194c:	701a      	strb	r2, [r3, #0]
				L_count_upeak++;
 800194e:	4b76      	ldr	r3, [pc, #472]	@ (8001b28 <StateEnable_Run+0xdbc>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	3301      	adds	r3, #1
 8001954:	4a74      	ldr	r2, [pc, #464]	@ (8001b28 <StateEnable_Run+0xdbc>)
 8001956:	6013      	str	r3, [r2, #0]
				swing_period = L_swing_time;
 8001958:	4b74      	ldr	r3, [pc, #464]	@ (8001b2c <StateEnable_Run+0xdc0>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a6c      	ldr	r2, [pc, #432]	@ (8001b10 <StateEnable_Run+0xda4>)
 800195e:	6013      	str	r3, [r2, #0]
				L_time_afterupFlag = 0;
 8001960:	4b73      	ldr	r3, [pc, #460]	@ (8001b30 <StateEnable_Run+0xdc4>)
 8001962:	2200      	movs	r2, #0
 8001964:	601a      	str	r2, [r3, #0]
				HC_Lswing4upcond = 0;
 8001966:	4b73      	ldr	r3, [pc, #460]	@ (8001b34 <StateEnable_Run+0xdc8>)
 8001968:	2200      	movs	r2, #0
 800196a:	701a      	strb	r2, [r3, #0]
			}

			// Lower peak detection
			if (Rdeg[2] > R_lowpeak_val + 10) {
 800196c:	4b61      	ldr	r3, [pc, #388]	@ (8001af4 <StateEnable_Run+0xd88>)
 800196e:	ed93 7a02 	vldr	s14, [r3, #8]
 8001972:	4b71      	ldr	r3, [pc, #452]	@ (8001b38 <StateEnable_Run+0xdcc>)
 8001974:	edd3 7a00 	vldr	s15, [r3]
 8001978:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 800197c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001980:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001988:	dd03      	ble.n	8001992 <StateEnable_Run+0xc26>
				R_lowpeak_val = thres_down;
 800198a:	4b6c      	ldr	r3, [pc, #432]	@ (8001b3c <StateEnable_Run+0xdd0>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4a6a      	ldr	r2, [pc, #424]	@ (8001b38 <StateEnable_Run+0xdcc>)
 8001990:	6013      	str	r3, [r2, #0]
			}
			if ((Rdeg[2]-Rdeg[1])*(Rdeg[1]-Rdeg[0]) < var && Rdeg[2] - Rdeg[1] >= 0 && Rdeg[2] <= R_lowpeak_val + 3) {
 8001992:	4b58      	ldr	r3, [pc, #352]	@ (8001af4 <StateEnable_Run+0xd88>)
 8001994:	ed93 7a02 	vldr	s14, [r3, #8]
 8001998:	4b56      	ldr	r3, [pc, #344]	@ (8001af4 <StateEnable_Run+0xd88>)
 800199a:	edd3 7a01 	vldr	s15, [r3, #4]
 800199e:	ee37 7a67 	vsub.f32	s14, s14, s15
 80019a2:	4b54      	ldr	r3, [pc, #336]	@ (8001af4 <StateEnable_Run+0xd88>)
 80019a4:	edd3 6a01 	vldr	s13, [r3, #4]
 80019a8:	4b52      	ldr	r3, [pc, #328]	@ (8001af4 <StateEnable_Run+0xd88>)
 80019aa:	edd3 7a00 	vldr	s15, [r3]
 80019ae:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80019b2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019b6:	4b50      	ldr	r3, [pc, #320]	@ (8001af8 <StateEnable_Run+0xd8c>)
 80019b8:	edd3 7a00 	vldr	s15, [r3]
 80019bc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019c4:	d533      	bpl.n	8001a2e <StateEnable_Run+0xcc2>
 80019c6:	4b4b      	ldr	r3, [pc, #300]	@ (8001af4 <StateEnable_Run+0xd88>)
 80019c8:	ed93 7a02 	vldr	s14, [r3, #8]
 80019cc:	4b49      	ldr	r3, [pc, #292]	@ (8001af4 <StateEnable_Run+0xd88>)
 80019ce:	edd3 7a01 	vldr	s15, [r3, #4]
 80019d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019d6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019de:	db26      	blt.n	8001a2e <StateEnable_Run+0xcc2>
 80019e0:	4b44      	ldr	r3, [pc, #272]	@ (8001af4 <StateEnable_Run+0xd88>)
 80019e2:	ed93 7a02 	vldr	s14, [r3, #8]
 80019e6:	4b54      	ldr	r3, [pc, #336]	@ (8001b38 <StateEnable_Run+0xdcc>)
 80019e8:	edd3 7a00 	vldr	s15, [r3]
 80019ec:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 80019f0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80019f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019fc:	d817      	bhi.n	8001a2e <StateEnable_Run+0xcc2>
				R_count_dpeak = R_count_dpeak + 1;
 80019fe:	4b50      	ldr	r3, [pc, #320]	@ (8001b40 <StateEnable_Run+0xdd4>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	3301      	adds	r3, #1
 8001a04:	4a4e      	ldr	r2, [pc, #312]	@ (8001b40 <StateEnable_Run+0xdd4>)
 8001a06:	6013      	str	r3, [r2, #0]
				R_lowpeak_val = Rdeg[2];
 8001a08:	4b3a      	ldr	r3, [pc, #232]	@ (8001af4 <StateEnable_Run+0xd88>)
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	4a4a      	ldr	r2, [pc, #296]	@ (8001b38 <StateEnable_Run+0xdcc>)
 8001a0e:	6013      	str	r3, [r2, #0]
				R_swing_time = 0;
 8001a10:	4b3e      	ldr	r3, [pc, #248]	@ (8001b0c <StateEnable_Run+0xda0>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	601a      	str	r2, [r3, #0]
				if (is_moving) {
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d008      	beq.n	8001a2e <StateEnable_Run+0xcc2>
					R_g_knn_label = 0;
 8001a1c:	4b49      	ldr	r3, [pc, #292]	@ (8001b44 <StateEnable_Run+0xdd8>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	601a      	str	r2, [r3, #0]
					Rstop_assist = false;
 8001a22:	4b49      	ldr	r3, [pc, #292]	@ (8001b48 <StateEnable_Run+0xddc>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	701a      	strb	r2, [r3, #0]
					Rflag_assist = 1;
 8001a28:	4b48      	ldr	r3, [pc, #288]	@ (8001b4c <StateEnable_Run+0xde0>)
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	701a      	strb	r2, [r3, #0]
				}
			}

			if (Ldeg[2] > L_lowpeak_val + 10) {
 8001a2e:	4b3b      	ldr	r3, [pc, #236]	@ (8001b1c <StateEnable_Run+0xdb0>)
 8001a30:	ed93 7a02 	vldr	s14, [r3, #8]
 8001a34:	4b46      	ldr	r3, [pc, #280]	@ (8001b50 <StateEnable_Run+0xde4>)
 8001a36:	edd3 7a00 	vldr	s15, [r3]
 8001a3a:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001a3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001a42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a4a:	dd03      	ble.n	8001a54 <StateEnable_Run+0xce8>
				L_lowpeak_val = thres_down;
 8001a4c:	4b3b      	ldr	r3, [pc, #236]	@ (8001b3c <StateEnable_Run+0xdd0>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a3f      	ldr	r2, [pc, #252]	@ (8001b50 <StateEnable_Run+0xde4>)
 8001a52:	6013      	str	r3, [r2, #0]
			}
			if ((Ldeg[2]-Ldeg[1])*(Ldeg[1]-Ldeg[0]) < var && Ldeg[2] - Ldeg[1] >= 0 && Ldeg[2] <= L_lowpeak_val + 3) {
 8001a54:	4b31      	ldr	r3, [pc, #196]	@ (8001b1c <StateEnable_Run+0xdb0>)
 8001a56:	ed93 7a02 	vldr	s14, [r3, #8]
 8001a5a:	4b30      	ldr	r3, [pc, #192]	@ (8001b1c <StateEnable_Run+0xdb0>)
 8001a5c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001a60:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a64:	4b2d      	ldr	r3, [pc, #180]	@ (8001b1c <StateEnable_Run+0xdb0>)
 8001a66:	edd3 6a01 	vldr	s13, [r3, #4]
 8001a6a:	4b2c      	ldr	r3, [pc, #176]	@ (8001b1c <StateEnable_Run+0xdb0>)
 8001a6c:	edd3 7a00 	vldr	s15, [r3]
 8001a70:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001a74:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a78:	4b1f      	ldr	r3, [pc, #124]	@ (8001af8 <StateEnable_Run+0xd8c>)
 8001a7a:	edd3 7a00 	vldr	s15, [r3]
 8001a7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a86:	d56c      	bpl.n	8001b62 <StateEnable_Run+0xdf6>
 8001a88:	4b24      	ldr	r3, [pc, #144]	@ (8001b1c <StateEnable_Run+0xdb0>)
 8001a8a:	ed93 7a02 	vldr	s14, [r3, #8]
 8001a8e:	4b23      	ldr	r3, [pc, #140]	@ (8001b1c <StateEnable_Run+0xdb0>)
 8001a90:	edd3 7a01 	vldr	s15, [r3, #4]
 8001a94:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a98:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aa0:	db5f      	blt.n	8001b62 <StateEnable_Run+0xdf6>
 8001aa2:	4b1e      	ldr	r3, [pc, #120]	@ (8001b1c <StateEnable_Run+0xdb0>)
 8001aa4:	ed93 7a02 	vldr	s14, [r3, #8]
 8001aa8:	4b29      	ldr	r3, [pc, #164]	@ (8001b50 <StateEnable_Run+0xde4>)
 8001aaa:	edd3 7a00 	vldr	s15, [r3]
 8001aae:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8001ab2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001ab6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001abe:	d850      	bhi.n	8001b62 <StateEnable_Run+0xdf6>
				L_count_dpeak = L_count_dpeak + 1;
 8001ac0:	4b24      	ldr	r3, [pc, #144]	@ (8001b54 <StateEnable_Run+0xde8>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	3301      	adds	r3, #1
 8001ac6:	4a23      	ldr	r2, [pc, #140]	@ (8001b54 <StateEnable_Run+0xde8>)
 8001ac8:	6013      	str	r3, [r2, #0]
				L_lowpeak_val = Ldeg[2];
 8001aca:	4b14      	ldr	r3, [pc, #80]	@ (8001b1c <StateEnable_Run+0xdb0>)
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	4a20      	ldr	r2, [pc, #128]	@ (8001b50 <StateEnable_Run+0xde4>)
 8001ad0:	6013      	str	r3, [r2, #0]
				L_swing_time = 0;
 8001ad2:	4b16      	ldr	r3, [pc, #88]	@ (8001b2c <StateEnable_Run+0xdc0>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	601a      	str	r2, [r3, #0]
				if (is_moving) {
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d041      	beq.n	8001b62 <StateEnable_Run+0xdf6>
					L_g_knn_label = 0;
 8001ade:	4b1e      	ldr	r3, [pc, #120]	@ (8001b58 <StateEnable_Run+0xdec>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	601a      	str	r2, [r3, #0]
					Lstop_assist = false;
 8001ae4:	4b01      	ldr	r3, [pc, #4]	@ (8001aec <StateEnable_Run+0xd80>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	701a      	strb	r2, [r3, #0]
 8001aea:	e037      	b.n	8001b5c <StateEnable_Run+0xdf0>
 8001aec:	24000863 	.word	0x24000863
 8001af0:	2400085c 	.word	0x2400085c
 8001af4:	24000878 	.word	0x24000878
 8001af8:	240008bc 	.word	0x240008bc
 8001afc:	24000024 	.word	0x24000024
 8001b00:	240008a0 	.word	0x240008a0
 8001b04:	24000034 	.word	0x24000034
 8001b08:	240008a8 	.word	0x240008a8
 8001b0c:	240008d0 	.word	0x240008d0
 8001b10:	2400003c 	.word	0x2400003c
 8001b14:	240008c0 	.word	0x240008c0
 8001b18:	240008a3 	.word	0x240008a3
 8001b1c:	24000884 	.word	0x24000884
 8001b20:	240008a1 	.word	0x240008a1
 8001b24:	24000038 	.word	0x24000038
 8001b28:	240008b0 	.word	0x240008b0
 8001b2c:	240008d4 	.word	0x240008d4
 8001b30:	240008c4 	.word	0x240008c4
 8001b34:	240008a4 	.word	0x240008a4
 8001b38:	2400002c 	.word	0x2400002c
 8001b3c:	24000028 	.word	0x24000028
 8001b40:	240008ac 	.word	0x240008ac
 8001b44:	240008e4 	.word	0x240008e4
 8001b48:	24000862 	.word	0x24000862
 8001b4c:	24000860 	.word	0x24000860
 8001b50:	24000030 	.word	0x24000030
 8001b54:	240008b4 	.word	0x240008b4
 8001b58:	240008e8 	.word	0x240008e8
					Lflag_assist = 1;
 8001b5c:	4b55      	ldr	r3, [pc, #340]	@ (8001cb4 <StateEnable_Run+0xf48>)
 8001b5e:	2201      	movs	r2, #1
 8001b60:	701a      	strb	r2, [r3, #0]
				}
			}

			if (Rflag_assist && Rdeg[2] > R_lowpeak_val + 5) {
 8001b62:	4b55      	ldr	r3, [pc, #340]	@ (8001cb8 <StateEnable_Run+0xf4c>)
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d01e      	beq.n	8001ba8 <StateEnable_Run+0xe3c>
 8001b6a:	4b54      	ldr	r3, [pc, #336]	@ (8001cbc <StateEnable_Run+0xf50>)
 8001b6c:	ed93 7a02 	vldr	s14, [r3, #8]
 8001b70:	4b53      	ldr	r3, [pc, #332]	@ (8001cc0 <StateEnable_Run+0xf54>)
 8001b72:	edd3 7a00 	vldr	s15, [r3]
 8001b76:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8001b7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001b7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b86:	dd0f      	ble.n	8001ba8 <StateEnable_Run+0xe3c>
				fVectorTrig_RH = true;
 8001b88:	4b4e      	ldr	r3, [pc, #312]	@ (8001cc4 <StateEnable_Run+0xf58>)
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	701a      	strb	r2, [r3, #0]
				Rflag_assist = 0;
 8001b8e:	4b4a      	ldr	r3, [pc, #296]	@ (8001cb8 <StateEnable_Run+0xf4c>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	701a      	strb	r2, [r3, #0]
				free_var1 = fVectorTrig_RH;
 8001b94:	4b4b      	ldr	r3, [pc, #300]	@ (8001cc4 <StateEnable_Run+0xf58>)
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	ee07 3a90 	vmov	s15, r3
 8001b9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ba0:	4b49      	ldr	r3, [pc, #292]	@ (8001cc8 <StateEnable_Run+0xf5c>)
 8001ba2:	edc3 7a00 	vstr	s15, [r3]
 8001ba6:	e05e      	b.n	8001c66 <StateEnable_Run+0xefa>
			}
			else if (Lflag_assist && Ldeg[2] > L_lowpeak_val + 5) {
 8001ba8:	4b42      	ldr	r3, [pc, #264]	@ (8001cb4 <StateEnable_Run+0xf48>)
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d05a      	beq.n	8001c66 <StateEnable_Run+0xefa>
 8001bb0:	4b46      	ldr	r3, [pc, #280]	@ (8001ccc <StateEnable_Run+0xf60>)
 8001bb2:	ed93 7a02 	vldr	s14, [r3, #8]
 8001bb6:	4b46      	ldr	r3, [pc, #280]	@ (8001cd0 <StateEnable_Run+0xf64>)
 8001bb8:	edd3 7a00 	vldr	s15, [r3]
 8001bbc:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8001bc0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001bc4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bcc:	dd4b      	ble.n	8001c66 <StateEnable_Run+0xefa>
				fVectorTrig_LH = true;
 8001bce:	4b41      	ldr	r3, [pc, #260]	@ (8001cd4 <StateEnable_Run+0xf68>)
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	701a      	strb	r2, [r3, #0]
				Lflag_assist = 0;
 8001bd4:	4b37      	ldr	r3, [pc, #220]	@ (8001cb4 <StateEnable_Run+0xf48>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	701a      	strb	r2, [r3, #0]
				free_var1 = fVectorTrig_LH;
 8001bda:	4b3e      	ldr	r3, [pc, #248]	@ (8001cd4 <StateEnable_Run+0xf68>)
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	ee07 3a90 	vmov	s15, r3
 8001be2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001be6:	4b38      	ldr	r3, [pc, #224]	@ (8001cc8 <StateEnable_Run+0xf5c>)
 8001be8:	edc3 7a00 	vstr	s15, [r3]
 8001bec:	e03b      	b.n	8001c66 <StateEnable_Run+0xefa>
			}

		} else {
			// default : SUIT H10 Assist Mode
			posCtrl_RH.control_input = 0.0f;
 8001bee:	4b3a      	ldr	r3, [pc, #232]	@ (8001cd8 <StateEnable_Run+0xf6c>)
 8001bf0:	f04f 0200 	mov.w	r2, #0
 8001bf4:	625a      	str	r2, [r3, #36]	@ 0x24
			posCtrl_LH.control_input = 0.0f;
 8001bf6:	4b39      	ldr	r3, [pc, #228]	@ (8001cdc <StateEnable_Run+0xf70>)
 8001bf8:	f04f 0200 	mov.w	r2, #0
 8001bfc:	625a      	str	r2, [r3, #36]	@ 0x24
			gravCompDataObj_RH.control_input = 0.0f;
 8001bfe:	4b38      	ldr	r3, [pc, #224]	@ (8001ce0 <StateEnable_Run+0xf74>)
 8001c00:	f04f 0200 	mov.w	r2, #0
 8001c04:	611a      	str	r2, [r3, #16]
			gravCompDataObj_LH.control_input = 0.0f;
 8001c06:	4b37      	ldr	r3, [pc, #220]	@ (8001ce4 <StateEnable_Run+0xf78>)
 8001c08:	f04f 0200 	mov.w	r2, #0
 8001c0c:	611a      	str	r2, [r3, #16]
			impedanceCtrl_RH.control_input = 0.0f;
 8001c0e:	4b36      	ldr	r3, [pc, #216]	@ (8001ce8 <StateEnable_Run+0xf7c>)
 8001c10:	f04f 0200 	mov.w	r2, #0
 8001c14:	635a      	str	r2, [r3, #52]	@ 0x34
			impedanceCtrl_LH.control_input = 0.0f;
 8001c16:	4b35      	ldr	r3, [pc, #212]	@ (8001cec <StateEnable_Run+0xf80>)
 8001c18:	f04f 0200 	mov.w	r2, #0
 8001c1c:	635a      	str	r2, [r3, #52]	@ 0x34
			f_vector_input_LH = 0.0f;
 8001c1e:	4b34      	ldr	r3, [pc, #208]	@ (8001cf0 <StateEnable_Run+0xf84>)
 8001c20:	f04f 0200 	mov.w	r2, #0
 8001c24:	601a      	str	r2, [r3, #0]
			f_vector_input_RH = 0.0f;
 8001c26:	4b33      	ldr	r3, [pc, #204]	@ (8001cf4 <StateEnable_Run+0xf88>)
 8001c28:	f04f 0200 	mov.w	r2, #0
 8001c2c:	601a      	str	r2, [r3, #0]
			StepCurr_RH.control_input = 0.0f;
 8001c2e:	4b32      	ldr	r3, [pc, #200]	@ (8001cf8 <StateEnable_Run+0xf8c>)
 8001c30:	f04f 0200 	mov.w	r2, #0
 8001c34:	601a      	str	r2, [r3, #0]
			StepCurr_LH.control_input = 0.0f;
 8001c36:	4b31      	ldr	r3, [pc, #196]	@ (8001cfc <StateEnable_Run+0xf90>)
 8001c38:	f04f 0200 	mov.w	r2, #0
 8001c3c:	601a      	str	r2, [r3, #0]
			UserDefinedCtrl_RH.control_input = 0.0f;
 8001c3e:	4b30      	ldr	r3, [pc, #192]	@ (8001d00 <StateEnable_Run+0xf94>)
 8001c40:	f04f 0200 	mov.w	r2, #0
 8001c44:	601a      	str	r2, [r3, #0]
			UserDefinedCtrl_LH.control_input = 0.0f;
 8001c46:	4b2f      	ldr	r3, [pc, #188]	@ (8001d04 <StateEnable_Run+0xf98>)
 8001c48:	f04f 0200 	mov.w	r2, #0
 8001c4c:	601a      	str	r2, [r3, #0]
			isFirstPos_RH = true;
 8001c4e:	4b2e      	ldr	r3, [pc, #184]	@ (8001d08 <StateEnable_Run+0xf9c>)
 8001c50:	2201      	movs	r2, #1
 8001c52:	701a      	strb	r2, [r3, #0]
			isFirstPos_LH = true;
 8001c54:	4b2d      	ldr	r3, [pc, #180]	@ (8001d0c <StateEnable_Run+0xfa0>)
 8001c56:	2201      	movs	r2, #1
 8001c58:	701a      	strb	r2, [r3, #0]
			isFirstImp_RH = true;
 8001c5a:	4b2d      	ldr	r3, [pc, #180]	@ (8001d10 <StateEnable_Run+0xfa4>)
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	701a      	strb	r2, [r3, #0]
			isFirstImp_LH = true;
 8001c60:	4b2c      	ldr	r3, [pc, #176]	@ (8001d14 <StateEnable_Run+0xfa8>)
 8001c62:	2201      	movs	r2, #1
 8001c64:	701a      	strb	r2, [r3, #0]

	/*--------------------- (2) START of STUDENT CODE (Write your code in this section) --------------------*/

	/*------------------------------------ (2) END of STUDENT CODE-----------------------------------------*/
	// Control Input Saturation (Do not Delete)
	ControlInputSaturation(&robotDataObj_RH, &posCtrl_RH, &gravCompDataObj_RH, &impedanceCtrl_RH, &StepCurr_RH , &UserDefinedCtrl_RH, f_vector_input_RH);
 8001c66:	4b23      	ldr	r3, [pc, #140]	@ (8001cf4 <StateEnable_Run+0xf88>)
 8001c68:	edd3 7a00 	vldr	s15, [r3]
 8001c6c:	4b24      	ldr	r3, [pc, #144]	@ (8001d00 <StateEnable_Run+0xf94>)
 8001c6e:	9301      	str	r3, [sp, #4]
 8001c70:	4b21      	ldr	r3, [pc, #132]	@ (8001cf8 <StateEnable_Run+0xf8c>)
 8001c72:	9300      	str	r3, [sp, #0]
 8001c74:	eeb0 0a67 	vmov.f32	s0, s15
 8001c78:	4b1b      	ldr	r3, [pc, #108]	@ (8001ce8 <StateEnable_Run+0xf7c>)
 8001c7a:	4a19      	ldr	r2, [pc, #100]	@ (8001ce0 <StateEnable_Run+0xf74>)
 8001c7c:	4916      	ldr	r1, [pc, #88]	@ (8001cd8 <StateEnable_Run+0xf6c>)
 8001c7e:	4826      	ldr	r0, [pc, #152]	@ (8001d18 <StateEnable_Run+0xfac>)
 8001c80:	f000 ffc4 	bl	8002c0c <ControlInputSaturation>
	ControlInputSaturation(&robotDataObj_LH, &posCtrl_LH, &gravCompDataObj_LH, &impedanceCtrl_LH, &StepCurr_LH , &UserDefinedCtrl_LH, f_vector_input_LH);
 8001c84:	4b1a      	ldr	r3, [pc, #104]	@ (8001cf0 <StateEnable_Run+0xf84>)
 8001c86:	edd3 7a00 	vldr	s15, [r3]
 8001c8a:	4b1e      	ldr	r3, [pc, #120]	@ (8001d04 <StateEnable_Run+0xf98>)
 8001c8c:	9301      	str	r3, [sp, #4]
 8001c8e:	4b1b      	ldr	r3, [pc, #108]	@ (8001cfc <StateEnable_Run+0xf90>)
 8001c90:	9300      	str	r3, [sp, #0]
 8001c92:	eeb0 0a67 	vmov.f32	s0, s15
 8001c96:	4b15      	ldr	r3, [pc, #84]	@ (8001cec <StateEnable_Run+0xf80>)
 8001c98:	4a12      	ldr	r2, [pc, #72]	@ (8001ce4 <StateEnable_Run+0xf78>)
 8001c9a:	4910      	ldr	r1, [pc, #64]	@ (8001cdc <StateEnable_Run+0xf70>)
 8001c9c:	481f      	ldr	r0, [pc, #124]	@ (8001d1c <StateEnable_Run+0xfb0>)
 8001c9e:	f000 ffb5 	bl	8002c0c <ControlInputSaturation>
	algorithmCtrlLoopCnt++;
 8001ca2:	4b1f      	ldr	r3, [pc, #124]	@ (8001d20 <StateEnable_Run+0xfb4>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	4a1d      	ldr	r2, [pc, #116]	@ (8001d20 <StateEnable_Run+0xfb4>)
 8001caa:	6013      	str	r3, [r2, #0]
}
 8001cac:	bf00      	nop
 8001cae:	3730      	adds	r7, #48	@ 0x30
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	24000861 	.word	0x24000861
 8001cb8:	24000860 	.word	0x24000860
 8001cbc:	24000878 	.word	0x24000878
 8001cc0:	2400002c 	.word	0x2400002c
 8001cc4:	2400083a 	.word	0x2400083a
 8001cc8:	24000004 	.word	0x24000004
 8001ccc:	24000884 	.word	0x24000884
 8001cd0:	24000030 	.word	0x24000030
 8001cd4:	2400083b 	.word	0x2400083b
 8001cd8:	24002020 	.word	0x24002020
 8001cdc:	2400206c 	.word	0x2400206c
 8001ce0:	24000778 	.word	0x24000778
 8001ce4:	2400078c 	.word	0x2400078c
 8001ce8:	240007a0 	.word	0x240007a0
 8001cec:	240007dc 	.word	0x240007dc
 8001cf0:	2400085c 	.word	0x2400085c
 8001cf4:	24000858 	.word	0x24000858
 8001cf8:	24000818 	.word	0x24000818
 8001cfc:	2400081c 	.word	0x2400081c
 8001d00:	24000820 	.word	0x24000820
 8001d04:	24000824 	.word	0x24000824
 8001d08:	2400000c 	.word	0x2400000c
 8001d0c:	2400000d 	.word	0x2400000d
 8001d10:	2400000e 	.word	0x2400000e
 8001d14:	2400000f 	.word	0x2400000f
 8001d18:	24000728 	.word	0x24000728
 8001d1c:	24000750 	.word	0x24000750
 8001d20:	24000830 	.word	0x24000830

08001d24 <LPF>:

// KNN algorithm function - start
static inline float clamp01f(float v){ return (v<0.0f)?0.0f : (v>1.0f?1.0f:v); }

static float LPF(float x, float* y_prev, float alpha) {
 8001d24:	b480      	push	{r7}
 8001d26:	b085      	sub	sp, #20
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	ed87 0a03 	vstr	s0, [r7, #12]
 8001d2e:	60b8      	str	r0, [r7, #8]
 8001d30:	edc7 0a01 	vstr	s1, [r7, #4]
    *y_prev = (1.0f - alpha) * (*y_prev) + alpha * x;
 8001d34:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001d38:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d3c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d40:	68bb      	ldr	r3, [r7, #8]
 8001d42:	edd3 7a00 	vldr	s15, [r3]
 8001d46:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d4a:	edd7 6a01 	vldr	s13, [r7, #4]
 8001d4e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d5a:	68bb      	ldr	r3, [r7, #8]
 8001d5c:	edc3 7a00 	vstr	s15, [r3]
    return *y_prev;
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	ee07 3a90 	vmov	s15, r3
}
 8001d68:	eeb0 0a67 	vmov.f32	s0, s15
 8001d6c:	3714      	adds	r7, #20
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
	...

08001d78 <knn_2label_majority>:

static int knn_2label_majority(const float (*xy)[2], int n, int split,
                               float x, float y, int k, float* conf_out)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b0a7      	sub	sp, #156	@ 0x9c
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6178      	str	r0, [r7, #20]
 8001d80:	6139      	str	r1, [r7, #16]
 8001d82:	60fa      	str	r2, [r7, #12]
 8001d84:	ed87 0a02 	vstr	s0, [r7, #8]
 8001d88:	edc7 0a01 	vstr	s1, [r7, #4]
 8001d8c:	603b      	str	r3, [r7, #0]
    if (n <= 0) { if (conf_out) *conf_out = 0.0f; return 0; }
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	dc0a      	bgt.n	8001daa <knn_2label_majority+0x32>
 8001d94:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d004      	beq.n	8001da6 <knn_2label_majority+0x2e>
 8001d9c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001da0:	f04f 0200 	mov.w	r2, #0
 8001da4:	601a      	str	r2, [r3, #0]
 8001da6:	2300      	movs	r3, #0
 8001da8:	e1b9      	b.n	800211e <knn_2label_majority+0x3a6>

    int kk = k;
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (kk < 1) kk = 1;
 8001db0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	dc03      	bgt.n	8001dc0 <knn_2label_majority+0x48>
 8001db8:	2301      	movs	r3, #1
 8001dba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001dbe:	e006      	b.n	8001dce <knn_2label_majority+0x56>
    else if (kk > KNN_K) kk = KNN_K;
 8001dc0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001dc4:	2b09      	cmp	r3, #9
 8001dc6:	dd02      	ble.n	8001dce <knn_2label_majority+0x56>
 8001dc8:	2309      	movs	r3, #9
 8001dca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    float   best_d2[KNN_K];
    uint8_t best_lab[KNN_K];
    int used = 0;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

    for (int i = 0; i < kk; ++i) { best_d2[i] = 1e30f; best_lab[i] = 0; }
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001dda:	e013      	b.n	8001e04 <knn_2label_majority+0x8c>
 8001ddc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001de0:	009b      	lsls	r3, r3, #2
 8001de2:	3398      	adds	r3, #152	@ 0x98
 8001de4:	443b      	add	r3, r7
 8001de6:	3b70      	subs	r3, #112	@ 0x70
 8001de8:	4ad0      	ldr	r2, [pc, #832]	@ (800212c <knn_2label_majority+0x3b4>)
 8001dea:	601a      	str	r2, [r3, #0]
 8001dec:	f107 021c 	add.w	r2, r7, #28
 8001df0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001df4:	4413      	add	r3, r2
 8001df6:	2200      	movs	r2, #0
 8001df8:	701a      	strb	r2, [r3, #0]
 8001dfa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001dfe:	3301      	adds	r3, #1
 8001e00:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001e04:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8001e08:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	dbe5      	blt.n	8001ddc <knn_2label_majority+0x64>

    for (int i = 0; i < n; ++i) {
 8001e10:	2300      	movs	r3, #0
 8001e12:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001e16:	e134      	b.n	8002082 <knn_2label_majority+0x30a>
        float dx = x - xy[i][0];
 8001e18:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001e1c:	00db      	lsls	r3, r3, #3
 8001e1e:	697a      	ldr	r2, [r7, #20]
 8001e20:	4413      	add	r3, r2
 8001e22:	edd3 7a00 	vldr	s15, [r3]
 8001e26:	ed97 7a02 	vldr	s14, [r7, #8]
 8001e2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e2e:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
        float dy = y - xy[i][1];
 8001e32:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001e36:	00db      	lsls	r3, r3, #3
 8001e38:	697a      	ldr	r2, [r7, #20]
 8001e3a:	4413      	add	r3, r2
 8001e3c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001e40:	ed97 7a01 	vldr	s14, [r7, #4]
 8001e44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e48:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
        float d2 = dx*dx + dy*dy;
 8001e4c:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8001e50:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001e54:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8001e58:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001e5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e60:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
        uint8_t lab = (i < split) ? 1 : 2;
 8001e64:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	da01      	bge.n	8001e72 <knn_2label_majority+0xfa>
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e000      	b.n	8001e74 <knn_2label_majority+0xfc>
 8001e72:	2302      	movs	r3, #2
 8001e74:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

        if (used < kk) {
 8001e78:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8001e7c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001e80:	429a      	cmp	r2, r3
 8001e82:	da76      	bge.n	8001f72 <knn_2label_majority+0x1fa>
            int j = used++;
 8001e84:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001e88:	1c5a      	adds	r2, r3, #1
 8001e8a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8001e8e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
            best_d2[j] = d2; best_lab[j] = lab;
 8001e92:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001e96:	009b      	lsls	r3, r3, #2
 8001e98:	3398      	adds	r3, #152	@ 0x98
 8001e9a:	443b      	add	r3, r7
 8001e9c:	3b70      	subs	r3, #112	@ 0x70
 8001e9e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001ea0:	601a      	str	r2, [r3, #0]
 8001ea2:	f107 021c 	add.w	r2, r7, #28
 8001ea6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001eaa:	4413      	add	r3, r2
 8001eac:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 8001eb0:	701a      	strb	r2, [r3, #0]
            while (j > 0 && best_d2[j] < best_d2[j-1]) {
 8001eb2:	e042      	b.n	8001f3a <knn_2label_majority+0x1c2>
                float tmpd = best_d2[j-1]; best_d2[j-1] = best_d2[j]; best_d2[j] = tmpd;
 8001eb4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001eb8:	3b01      	subs	r3, #1
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	3398      	adds	r3, #152	@ 0x98
 8001ebe:	443b      	add	r3, r7
 8001ec0:	3b70      	subs	r3, #112	@ 0x70
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	653b      	str	r3, [r7, #80]	@ 0x50
 8001ec6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001eca:	3b01      	subs	r3, #1
 8001ecc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8001ed0:	0092      	lsls	r2, r2, #2
 8001ed2:	3298      	adds	r2, #152	@ 0x98
 8001ed4:	443a      	add	r2, r7
 8001ed6:	3a70      	subs	r2, #112	@ 0x70
 8001ed8:	6812      	ldr	r2, [r2, #0]
 8001eda:	009b      	lsls	r3, r3, #2
 8001edc:	3398      	adds	r3, #152	@ 0x98
 8001ede:	443b      	add	r3, r7
 8001ee0:	3b70      	subs	r3, #112	@ 0x70
 8001ee2:	601a      	str	r2, [r3, #0]
 8001ee4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001ee8:	009b      	lsls	r3, r3, #2
 8001eea:	3398      	adds	r3, #152	@ 0x98
 8001eec:	443b      	add	r3, r7
 8001eee:	3b70      	subs	r3, #112	@ 0x70
 8001ef0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001ef2:	601a      	str	r2, [r3, #0]
                uint8_t tmpl = best_lab[j-1]; best_lab[j-1] = best_lab[j]; best_lab[j] = tmpl;
 8001ef4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001ef8:	3b01      	subs	r3, #1
 8001efa:	3398      	adds	r3, #152	@ 0x98
 8001efc:	443b      	add	r3, r7
 8001efe:	f813 3c7c 	ldrb.w	r3, [r3, #-124]
 8001f02:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8001f06:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f0a:	3b01      	subs	r3, #1
 8001f0c:	f107 011c 	add.w	r1, r7, #28
 8001f10:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8001f14:	440a      	add	r2, r1
 8001f16:	7812      	ldrb	r2, [r2, #0]
 8001f18:	3398      	adds	r3, #152	@ 0x98
 8001f1a:	443b      	add	r3, r7
 8001f1c:	f803 2c7c 	strb.w	r2, [r3, #-124]
 8001f20:	f107 021c 	add.w	r2, r7, #28
 8001f24:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f28:	4413      	add	r3, r2
 8001f2a:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8001f2e:	701a      	strb	r2, [r3, #0]
                --j;
 8001f30:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f34:	3b01      	subs	r3, #1
 8001f36:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
            while (j > 0 && best_d2[j] < best_d2[j-1]) {
 8001f3a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	f340 809a 	ble.w	8002078 <knn_2label_majority+0x300>
 8001f44:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f48:	009b      	lsls	r3, r3, #2
 8001f4a:	3398      	adds	r3, #152	@ 0x98
 8001f4c:	443b      	add	r3, r7
 8001f4e:	3b70      	subs	r3, #112	@ 0x70
 8001f50:	ed93 7a00 	vldr	s14, [r3]
 8001f54:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f58:	3b01      	subs	r3, #1
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	3398      	adds	r3, #152	@ 0x98
 8001f5e:	443b      	add	r3, r7
 8001f60:	3b70      	subs	r3, #112	@ 0x70
 8001f62:	edd3 7a00 	vldr	s15, [r3]
 8001f66:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f6e:	d4a1      	bmi.n	8001eb4 <knn_2label_majority+0x13c>
 8001f70:	e082      	b.n	8002078 <knn_2label_majority+0x300>
            }
        } else if (d2 < best_d2[kk-1]) {
 8001f72:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001f76:	3b01      	subs	r3, #1
 8001f78:	009b      	lsls	r3, r3, #2
 8001f7a:	3398      	adds	r3, #152	@ 0x98
 8001f7c:	443b      	add	r3, r7
 8001f7e:	3b70      	subs	r3, #112	@ 0x70
 8001f80:	edd3 7a00 	vldr	s15, [r3]
 8001f84:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8001f88:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f90:	d572      	bpl.n	8002078 <knn_2label_majority+0x300>
            int j = kk-1;
 8001f92:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001f96:	3b01      	subs	r3, #1
 8001f98:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
            best_d2[j] = d2; best_lab[j] = lab;
 8001f9c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001fa0:	009b      	lsls	r3, r3, #2
 8001fa2:	3398      	adds	r3, #152	@ 0x98
 8001fa4:	443b      	add	r3, r7
 8001fa6:	3b70      	subs	r3, #112	@ 0x70
 8001fa8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001faa:	601a      	str	r2, [r3, #0]
 8001fac:	f107 021c 	add.w	r2, r7, #28
 8001fb0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001fb4:	4413      	add	r3, r2
 8001fb6:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 8001fba:	701a      	strb	r2, [r3, #0]
            while (j > 0 && best_d2[j] < best_d2[j-1]) {
 8001fbc:	e042      	b.n	8002044 <knn_2label_majority+0x2cc>
                float tmpd = best_d2[j-1]; best_d2[j-1] = best_d2[j]; best_d2[j] = tmpd;
 8001fbe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001fc2:	3b01      	subs	r3, #1
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	3398      	adds	r3, #152	@ 0x98
 8001fc8:	443b      	add	r3, r7
 8001fca:	3b70      	subs	r3, #112	@ 0x70
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001fd0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001fd4:	3b01      	subs	r3, #1
 8001fd6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8001fda:	0092      	lsls	r2, r2, #2
 8001fdc:	3298      	adds	r2, #152	@ 0x98
 8001fde:	443a      	add	r2, r7
 8001fe0:	3a70      	subs	r2, #112	@ 0x70
 8001fe2:	6812      	ldr	r2, [r2, #0]
 8001fe4:	009b      	lsls	r3, r3, #2
 8001fe6:	3398      	adds	r3, #152	@ 0x98
 8001fe8:	443b      	add	r3, r7
 8001fea:	3b70      	subs	r3, #112	@ 0x70
 8001fec:	601a      	str	r2, [r3, #0]
 8001fee:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	3398      	adds	r3, #152	@ 0x98
 8001ff6:	443b      	add	r3, r7
 8001ff8:	3b70      	subs	r3, #112	@ 0x70
 8001ffa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001ffc:	601a      	str	r2, [r3, #0]
                uint8_t tmpl = best_lab[j-1]; best_lab[j-1] = best_lab[j]; best_lab[j] = tmpl;
 8001ffe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002002:	3b01      	subs	r3, #1
 8002004:	3398      	adds	r3, #152	@ 0x98
 8002006:	443b      	add	r3, r7
 8002008:	f813 3c7c 	ldrb.w	r3, [r3, #-124]
 800200c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8002010:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002014:	3b01      	subs	r3, #1
 8002016:	f107 011c 	add.w	r1, r7, #28
 800201a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800201e:	440a      	add	r2, r1
 8002020:	7812      	ldrb	r2, [r2, #0]
 8002022:	3398      	adds	r3, #152	@ 0x98
 8002024:	443b      	add	r3, r7
 8002026:	f803 2c7c 	strb.w	r2, [r3, #-124]
 800202a:	f107 021c 	add.w	r2, r7, #28
 800202e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002032:	4413      	add	r3, r2
 8002034:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8002038:	701a      	strb	r2, [r3, #0]
                --j;
 800203a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800203e:	3b01      	subs	r3, #1
 8002040:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
            while (j > 0 && best_d2[j] < best_d2[j-1]) {
 8002044:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002048:	2b00      	cmp	r3, #0
 800204a:	dd15      	ble.n	8002078 <knn_2label_majority+0x300>
 800204c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002050:	009b      	lsls	r3, r3, #2
 8002052:	3398      	adds	r3, #152	@ 0x98
 8002054:	443b      	add	r3, r7
 8002056:	3b70      	subs	r3, #112	@ 0x70
 8002058:	ed93 7a00 	vldr	s14, [r3]
 800205c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002060:	3b01      	subs	r3, #1
 8002062:	009b      	lsls	r3, r3, #2
 8002064:	3398      	adds	r3, #152	@ 0x98
 8002066:	443b      	add	r3, r7
 8002068:	3b70      	subs	r3, #112	@ 0x70
 800206a:	edd3 7a00 	vldr	s15, [r3]
 800206e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002076:	d4a2      	bmi.n	8001fbe <knn_2label_majority+0x246>
    for (int i = 0; i < n; ++i) {
 8002078:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800207c:	3301      	adds	r3, #1
 800207e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002082:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	429a      	cmp	r2, r3
 800208a:	f6ff aec5 	blt.w	8001e18 <knn_2label_majority+0xa0>
            }
        }
    }

    // 비가중 다수결
    int c1 = 0, c2 = 0;
 800208e:	2300      	movs	r3, #0
 8002090:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002092:	2300      	movs	r3, #0
 8002094:	67bb      	str	r3, [r7, #120]	@ 0x78
    for (int i = 0; i < used; ++i) {
 8002096:	2300      	movs	r3, #0
 8002098:	677b      	str	r3, [r7, #116]	@ 0x74
 800209a:	e010      	b.n	80020be <knn_2label_majority+0x346>
        if (best_lab[i] == 1) ++c1; else ++c2;
 800209c:	f107 021c 	add.w	r2, r7, #28
 80020a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80020a2:	4413      	add	r3, r2
 80020a4:	781b      	ldrb	r3, [r3, #0]
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d103      	bne.n	80020b2 <knn_2label_majority+0x33a>
 80020aa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80020ac:	3301      	adds	r3, #1
 80020ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80020b0:	e002      	b.n	80020b8 <knn_2label_majority+0x340>
 80020b2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80020b4:	3301      	adds	r3, #1
 80020b6:	67bb      	str	r3, [r7, #120]	@ 0x78
    for (int i = 0; i < used; ++i) {
 80020b8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80020ba:	3301      	adds	r3, #1
 80020bc:	677b      	str	r3, [r7, #116]	@ 0x74
 80020be:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80020c0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80020c4:	429a      	cmp	r2, r3
 80020c6:	dbe9      	blt.n	800209c <knn_2label_majority+0x324>
    }

    int label = (c1 >= c2) ? 1 : 2;      // 동률이면 1 선택(기존 로직과 동일한 타이브레이크)
 80020c8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80020ca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80020cc:	429a      	cmp	r2, r3
 80020ce:	db01      	blt.n	80020d4 <knn_2label_majority+0x35c>
 80020d0:	2301      	movs	r3, #1
 80020d2:	e000      	b.n	80020d6 <knn_2label_majority+0x35e>
 80020d4:	2302      	movs	r3, #2
 80020d6:	673b      	str	r3, [r7, #112]	@ 0x70
    if (conf_out) {
 80020d8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d01d      	beq.n	800211c <knn_2label_majority+0x3a4>
        int maxc = (c1 >= c2) ? c1 : c2;
 80020e0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80020e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80020e4:	4293      	cmp	r3, r2
 80020e6:	bfb8      	it	lt
 80020e8:	4613      	movlt	r3, r2
 80020ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
        *conf_out = (used > 0) ? ((float)maxc / (float)used) : 0.0f;  // 확신도=다수 비율
 80020ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	dd0d      	ble.n	8002110 <knn_2label_majority+0x398>
 80020f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80020f6:	ee07 3a90 	vmov	s15, r3
 80020fa:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80020fe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002102:	ee07 3a90 	vmov	s15, r3
 8002106:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800210a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800210e:	e001      	b.n	8002114 <knn_2label_majority+0x39c>
 8002110:	eddf 7a07 	vldr	s15, [pc, #28]	@ 8002130 <knn_2label_majority+0x3b8>
 8002114:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002118:	edc3 7a00 	vstr	s15, [r3]
    }
    return label;
 800211c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
}
 800211e:	4618      	mov	r0, r3
 8002120:	379c      	adds	r7, #156	@ 0x9c
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
 800212a:	bf00      	nop
 800212c:	7149f2ca 	.word	0x7149f2ca
 8002130:	00000000 	.word	0x00000000

08002134 <update_standing_moving_flag_w>:

static int update_standing_moving_flag_w(float wR_metric, float wL_metric)
{
 8002134:	b480      	push	{r7}
 8002136:	b08b      	sub	sp, #44	@ 0x2c
 8002138:	af00      	add	r7, sp, #0
 800213a:	ed87 0a01 	vstr	s0, [r7, #4]
 800213e:	edc7 0a00 	vstr	s1, [r7]
    /* === 튜닝 파라미터 ===
       - V_ON/OFF: 속도 히스테리시스(상→동, 동→정)
       - *_HOLD_TICKS: 전환 전 연속 유지시간(1kHz 기준) */
    const float V_ON_THRESH   = 40.0f;   /* 이 이상이면 moving 증거 */
 8002142:	4b3a      	ldr	r3, [pc, #232]	@ (800222c <update_standing_moving_flag_w+0xf8>)
 8002144:	627b      	str	r3, [r7, #36]	@ 0x24
    const float V_OFF_THRESH  = 15.0f;   /* 이 이하면 standing 증거 */
 8002146:	4b3a      	ldr	r3, [pc, #232]	@ (8002230 <update_standing_moving_flag_w+0xfc>)
 8002148:	623b      	str	r3, [r7, #32]
    const int   ON_HOLD_TICKS = 10;      /* STANDING→MOVING 전환 대기 */
 800214a:	230a      	movs	r3, #10
 800214c:	61fb      	str	r3, [r7, #28]
    const int   OFF_HOLD_TICKS= 50;     /* MOVING→STANDING 전환 대기 */
 800214e:	2332      	movs	r3, #50	@ 0x32
 8002150:	61bb      	str	r3, [r7, #24]
    /* 내부 상태(호출 간 유지) */
    static gait_state_t s_state = GAIT_STANDING;
    static int s_on_cnt = 0, s_off_cnt = 0;

    /* 두 다리 중 큰 속도 지표 사용 */
    float v_metric = (wR_metric > wL_metric) ? wR_metric : wL_metric;
 8002152:	ed97 7a01 	vldr	s14, [r7, #4]
 8002156:	edd7 7a00 	vldr	s15, [r7]
 800215a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800215e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002162:	dd01      	ble.n	8002168 <update_standing_moving_flag_w+0x34>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	e000      	b.n	800216a <update_standing_moving_flag_w+0x36>
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	617b      	str	r3, [r7, #20]

    /* 히스테리시스 증거 */
    int evidence_move  = (v_metric >= V_ON_THRESH);
 800216c:	ed97 7a05 	vldr	s14, [r7, #20]
 8002170:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002174:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002178:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800217c:	bfac      	ite	ge
 800217e:	2301      	movge	r3, #1
 8002180:	2300      	movlt	r3, #0
 8002182:	b2db      	uxtb	r3, r3
 8002184:	613b      	str	r3, [r7, #16]
    int evidence_stand = (v_metric <= V_OFF_THRESH);
 8002186:	ed97 7a05 	vldr	s14, [r7, #20]
 800218a:	edd7 7a08 	vldr	s15, [r7, #32]
 800218e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002192:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002196:	bf94      	ite	ls
 8002198:	2301      	movls	r3, #1
 800219a:	2300      	movhi	r3, #0
 800219c:	b2db      	uxtb	r3, r3
 800219e:	60fb      	str	r3, [r7, #12]

    /* 상태머신 */
    if (s_state == GAIT_STANDING) {
 80021a0:	4b24      	ldr	r3, [pc, #144]	@ (8002234 <update_standing_moving_flag_w+0x100>)
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d11a      	bne.n	80021de <update_standing_moving_flag_w+0xaa>
        if (evidence_move) {
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d013      	beq.n	80021d6 <update_standing_moving_flag_w+0xa2>
            if (++s_on_cnt >= ON_HOLD_TICKS) {
 80021ae:	4b22      	ldr	r3, [pc, #136]	@ (8002238 <update_standing_moving_flag_w+0x104>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	3301      	adds	r3, #1
 80021b4:	4a20      	ldr	r2, [pc, #128]	@ (8002238 <update_standing_moving_flag_w+0x104>)
 80021b6:	6013      	str	r3, [r2, #0]
 80021b8:	4b1f      	ldr	r3, [pc, #124]	@ (8002238 <update_standing_moving_flag_w+0x104>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	69fa      	ldr	r2, [r7, #28]
 80021be:	429a      	cmp	r2, r3
 80021c0:	dc27      	bgt.n	8002212 <update_standing_moving_flag_w+0xde>
                s_state = GAIT_MOVING; s_on_cnt = 0; s_off_cnt = 0;
 80021c2:	4b1c      	ldr	r3, [pc, #112]	@ (8002234 <update_standing_moving_flag_w+0x100>)
 80021c4:	2201      	movs	r2, #1
 80021c6:	701a      	strb	r2, [r3, #0]
 80021c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002238 <update_standing_moving_flag_w+0x104>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	601a      	str	r2, [r3, #0]
 80021ce:	4b1b      	ldr	r3, [pc, #108]	@ (800223c <update_standing_moving_flag_w+0x108>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	e01d      	b.n	8002212 <update_standing_moving_flag_w+0xde>
            }
        } else {
            s_on_cnt = 0;
 80021d6:	4b18      	ldr	r3, [pc, #96]	@ (8002238 <update_standing_moving_flag_w+0x104>)
 80021d8:	2200      	movs	r2, #0
 80021da:	601a      	str	r2, [r3, #0]
 80021dc:	e019      	b.n	8002212 <update_standing_moving_flag_w+0xde>
        }
    } else { /* GAIT_MOVING */
        if (evidence_stand) {
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d013      	beq.n	800220c <update_standing_moving_flag_w+0xd8>
            if (++s_off_cnt >= OFF_HOLD_TICKS) {
 80021e4:	4b15      	ldr	r3, [pc, #84]	@ (800223c <update_standing_moving_flag_w+0x108>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	3301      	adds	r3, #1
 80021ea:	4a14      	ldr	r2, [pc, #80]	@ (800223c <update_standing_moving_flag_w+0x108>)
 80021ec:	6013      	str	r3, [r2, #0]
 80021ee:	4b13      	ldr	r3, [pc, #76]	@ (800223c <update_standing_moving_flag_w+0x108>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	69ba      	ldr	r2, [r7, #24]
 80021f4:	429a      	cmp	r2, r3
 80021f6:	dc0c      	bgt.n	8002212 <update_standing_moving_flag_w+0xde>
                s_state = GAIT_STANDING; s_on_cnt = 0; s_off_cnt = 0;
 80021f8:	4b0e      	ldr	r3, [pc, #56]	@ (8002234 <update_standing_moving_flag_w+0x100>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	701a      	strb	r2, [r3, #0]
 80021fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002238 <update_standing_moving_flag_w+0x104>)
 8002200:	2200      	movs	r2, #0
 8002202:	601a      	str	r2, [r3, #0]
 8002204:	4b0d      	ldr	r3, [pc, #52]	@ (800223c <update_standing_moving_flag_w+0x108>)
 8002206:	2200      	movs	r2, #0
 8002208:	601a      	str	r2, [r3, #0]
 800220a:	e002      	b.n	8002212 <update_standing_moving_flag_w+0xde>
            }
        } else {
            s_off_cnt = 0;
 800220c:	4b0b      	ldr	r3, [pc, #44]	@ (800223c <update_standing_moving_flag_w+0x108>)
 800220e:	2200      	movs	r2, #0
 8002210:	601a      	str	r2, [r3, #0]
        }
    }

    return (s_state == GAIT_MOVING) ? 1 : 0;
 8002212:	4b08      	ldr	r3, [pc, #32]	@ (8002234 <update_standing_moving_flag_w+0x100>)
 8002214:	781b      	ldrb	r3, [r3, #0]
 8002216:	2b01      	cmp	r3, #1
 8002218:	bf0c      	ite	eq
 800221a:	2301      	moveq	r3, #1
 800221c:	2300      	movne	r3, #0
 800221e:	b2db      	uxtb	r3, r3
}
 8002220:	4618      	mov	r0, r3
 8002222:	372c      	adds	r7, #44	@ 0x2c
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr
 800222c:	42200000 	.word	0x42200000
 8002230:	41700000 	.word	0x41700000
 8002234:	240008f0 	.word	0x240008f0
 8002238:	240008f4 	.word	0x240008f4
 800223c:	240008f8 	.word	0x240008f8

08002240 <StateEnable_Ext>:


// KNN algorithm function - end

static void StateEnable_Ext(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	af00      	add	r7, sp, #0
    ExtRoutines(&algorithmCtrlTask.routine);
 8002244:	4802      	ldr	r0, [pc, #8]	@ (8002250 <StateEnable_Ext+0x10>)
 8002246:	f007 fc45 	bl	8009ad4 <ExtRoutines>
}
 800224a:	bf00      	nop
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	2400050c 	.word	0x2400050c

08002254 <StateError_Run>:

static void StateError_Run(void)
{
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0

}
 8002258:	bf00      	nop
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr

08002262 <UpdateRobotData>:

static void UpdateRobotData(RobotData_t* robotDataObj, StudentsData_t* StudentsDataObj)
{
 8002262:	b480      	push	{r7}
 8002264:	b083      	sub	sp, #12
 8002266:	af00      	add	r7, sp, #0
 8002268:	6078      	str	r0, [r7, #4]
 800226a:	6039      	str	r1, [r7, #0]
	robotDataObj->thighTheta_act = StudentsDataObj->thighThetaAct;
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	605a      	str	r2, [r3, #4]
	robotDataObj->position_act = StudentsDataObj->positionAct;
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	685a      	ldr	r2, [r3, #4]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	609a      	str	r2, [r3, #8]
	robotDataObj->accX = StudentsDataObj->accX;
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	689a      	ldr	r2, [r3, #8]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	611a      	str	r2, [r3, #16]
	robotDataObj->accY = StudentsDataObj->accY;
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	68da      	ldr	r2, [r3, #12]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	615a      	str	r2, [r3, #20]
	robotDataObj->gyrZ = StudentsDataObj->gyrZ;
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	691a      	ldr	r2, [r3, #16]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	619a      	str	r2, [r3, #24]
}
 8002294:	bf00      	nop
 8002296:	370c      	adds	r7, #12
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr

080022a0 <UpdateExtensionBoardData>:

static void UpdateExtensionBoardData(Extpack_Data_t* ExtPackDataObj)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
	// EMG_Rawsignal = ExtPackDataObj->emg_data.emg_R2_rawSign[0] / 2048.0f;
	EMG_R1_Rawsignal = ExtPackDataObj->emg_data.emg_R1_rawSign[0] / 2048.0f;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	f9b3 3038 	ldrsh.w	r3, [r3, #56]	@ 0x38
 80022ae:	ee07 3a90 	vmov	s15, r3
 80022b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80022b6:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8002304 <UpdateExtensionBoardData+0x64>
 80022ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022be:	4b12      	ldr	r3, [pc, #72]	@ (8002308 <UpdateExtensionBoardData+0x68>)
 80022c0:	edc3 7a00 	vstr	s15, [r3]
	EMG_L1_Rawsignal = ExtPackDataObj->emg_data.emg_L1_rawSign[0] / 2048.0f;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80022ca:	ee07 3a90 	vmov	s15, r3
 80022ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80022d2:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8002304 <UpdateExtensionBoardData+0x64>
 80022d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022da:	4b0c      	ldr	r3, [pc, #48]	@ (800230c <UpdateExtensionBoardData+0x6c>)
 80022dc:	edc3 7a00 	vstr	s15, [r3]

	fsr2_R2 = ExtPackDataObj->fsr_data.fsr_R2_raw;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	895a      	ldrh	r2, [r3, #10]
 80022e4:	4b0a      	ldr	r3, [pc, #40]	@ (8002310 <UpdateExtensionBoardData+0x70>)
 80022e6:	801a      	strh	r2, [r3, #0]
	fsr1_L1 = ExtPackDataObj->fsr_data.fsr_L1_raw;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	881a      	ldrh	r2, [r3, #0]
 80022ec:	4b09      	ldr	r3, [pc, #36]	@ (8002314 <UpdateExtensionBoardData+0x74>)
 80022ee:	801a      	strh	r2, [r3, #0]
	fsr2_L2 = ExtPackDataObj->fsr_data.fsr_L2_raw;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	885a      	ldrh	r2, [r3, #2]
 80022f4:	4b08      	ldr	r3, [pc, #32]	@ (8002318 <UpdateExtensionBoardData+0x78>)
 80022f6:	801a      	strh	r2, [r3, #0]
}
 80022f8:	bf00      	nop
 80022fa:	370c      	adds	r7, #12
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr
 8002304:	45000000 	.word	0x45000000
 8002308:	24000718 	.word	0x24000718
 800230c:	2400071c 	.word	0x2400071c
 8002310:	24000720 	.word	0x24000720
 8002314:	24000722 	.word	0x24000722
 8002318:	24000724 	.word	0x24000724
 800231c:	00000000 	.word	0x00000000

08002320 <PvectorTrigger>:

static void PvectorTrigger(P_Vector_Decoder* pvectorObj, MotionMapFileInfo* MotionMap_File, 
							RobotData_t* robotDataObj, bool* triggerSignal, uint8_t* MM_ID, uint8_t isLeft)
{
 8002320:	b590      	push	{r4, r7, lr}
 8002322:	b085      	sub	sp, #20
 8002324:	af00      	add	r7, sp, #0
 8002326:	60f8      	str	r0, [r7, #12]
 8002328:	60b9      	str	r1, [r7, #8]
 800232a:	607a      	str	r2, [r7, #4]
 800232c:	603b      	str	r3, [r7, #0]
	if (*triggerSignal == true) {
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d02f      	beq.n	8002396 <PvectorTrigger+0x76>
		*triggerSignal = false;			// Reset
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	2200      	movs	r2, #0
 800233a:	701a      	strb	r2, [r3, #0]

		pvectorObj->yd_f = robotDataObj->position_act * M_PI / 180.0f;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002342:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002346:	ed9f 6b16 	vldr	d6, [pc, #88]	@ 80023a0 <PvectorTrigger+0x80>
 800234a:	ee27 6b06 	vmul.f64	d6, d7, d6
 800234e:	ed9f 5b16 	vldr	d5, [pc, #88]	@ 80023a8 <PvectorTrigger+0x88>
 8002352:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002356:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	edc3 7a35 	vstr	s15, [r3, #212]	@ 0xd4

		if (*MM_ID >= 0 && *MM_ID < 40) {
 8002360:	6a3b      	ldr	r3, [r7, #32]
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	2b27      	cmp	r3, #39	@ 0x27
 8002366:	d816      	bhi.n	8002396 <PvectorTrigger+0x76>
			*pvectorObj = MotionMap_File->MS[*MM_ID].MD[isLeft].p_vector_decoder;		// Assign
 8002368:	6a3b      	ldr	r3, [r7, #32]
 800236a:	781b      	ldrb	r3, [r3, #0]
 800236c:	461c      	mov	r4, r3
 800236e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002372:	68f8      	ldr	r0, [r7, #12]
 8002374:	68ba      	ldr	r2, [r7, #8]
 8002376:	f44f 61ae 	mov.w	r1, #1392	@ 0x570
 800237a:	fb03 f101 	mul.w	r1, r3, r1
 800237e:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 8002382:	fb04 f303 	mul.w	r3, r4, r3
 8002386:	440b      	add	r3, r1
 8002388:	4413      	add	r3, r2
 800238a:	3308      	adds	r3, #8
 800238c:	4619      	mov	r1, r3
 800238e:	23e0      	movs	r3, #224	@ 0xe0
 8002390:	461a      	mov	r2, r3
 8002392:	f01d fbaa 	bl	801faea <memcpy>
			// *MM_ID = 99;		// Reset
		}
	}
}
 8002396:	bf00      	nop
 8002398:	3714      	adds	r7, #20
 800239a:	46bd      	mov	sp, r7
 800239c:	bd90      	pop	{r4, r7, pc}
 800239e:	bf00      	nop
 80023a0:	54442d18 	.word	0x54442d18
 80023a4:	400921fb 	.word	0x400921fb
 80023a8:	00000000 	.word	0x00000000
 80023ac:	40668000 	.word	0x40668000

080023b0 <InitFvectorMaxTorque>:

static void InitFvectorMaxTorque(F_Vector_Decoder* fvectorObj, uint8_t isLeft)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	460b      	mov	r3, r1
 80023ba:	70fb      	strb	r3, [r7, #3]
	memset(fvectorObj, 0, sizeof(*fvectorObj));
 80023bc:	f44f 6292 	mov.w	r2, #1168	@ 0x490
 80023c0:	2100      	movs	r1, #0
 80023c2:	6878      	ldr	r0, [r7, #4]
 80023c4:	f01d fb01 	bl	801f9ca <memset>

	// Max 8~10Nm이나 매우 위험할 수 있으므로 Test시에는 2~3Nm로 실험 하세요
	// default 8Nm
	// 로봇 설정 최대치 10Nm
	if (isLeft) {
 80023c8:	78fb      	ldrb	r3, [r7, #3]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d008      	beq.n	80023e0 <InitFvectorMaxTorque+0x30>
		LeftHipFlexionTorque = 2.0f;	// 3Nm, saturation
 80023ce:	4b0a      	ldr	r3, [pc, #40]	@ (80023f8 <InitFvectorMaxTorque+0x48>)
 80023d0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80023d4:	601a      	str	r2, [r3, #0]
		LeftHipExtensionTorque = 2.0f;	// 3Nm
 80023d6:	4b09      	ldr	r3, [pc, #36]	@ (80023fc <InitFvectorMaxTorque+0x4c>)
 80023d8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80023dc:	601a      	str	r2, [r3, #0]
	} else {
		RightHipFlexionTorque = 2.0f;	// 3Nm
		RightHipExtensionTorque = 2.0f;	// 3Nm
	}
}
 80023de:	e007      	b.n	80023f0 <InitFvectorMaxTorque+0x40>
		RightHipFlexionTorque = 2.0f;	// 3Nm
 80023e0:	4b07      	ldr	r3, [pc, #28]	@ (8002400 <InitFvectorMaxTorque+0x50>)
 80023e2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80023e6:	601a      	str	r2, [r3, #0]
		RightHipExtensionTorque = 2.0f;	// 3Nm
 80023e8:	4b06      	ldr	r3, [pc, #24]	@ (8002404 <InitFvectorMaxTorque+0x54>)
 80023ea:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80023ee:	601a      	str	r2, [r3, #0]
}
 80023f0:	bf00      	nop
 80023f2:	3708      	adds	r7, #8
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	24000848 	.word	0x24000848
 80023fc:	2400084c 	.word	0x2400084c
 8002400:	24000840 	.word	0x24000840
 8002404:	24000844 	.word	0x24000844

08002408 <FvectorTrigger>:

static void FvectorTrigger(F_Vector_Decoder* fvectorObj, MotionMapFileInfo* MotionMap_File, 
							RobotData_t* robotDataObj, bool* triggerSignal, uint8_t* MM_ID, uint8_t isLeft)
{
 8002408:	b590      	push	{r4, r7, lr}
 800240a:	b087      	sub	sp, #28
 800240c:	af00      	add	r7, sp, #0
 800240e:	60f8      	str	r0, [r7, #12]
 8002410:	60b9      	str	r1, [r7, #8]
 8002412:	607a      	str	r2, [r7, #4]
 8002414:	603b      	str	r3, [r7, #0]
	if (*triggerSignal == true) {
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	781b      	ldrb	r3, [r3, #0]
 800241a:	2b00      	cmp	r3, #0
 800241c:	f000 8092 	beq.w	8002544 <FvectorTrigger+0x13c>
		*triggerSignal = false;			// Reset
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	2200      	movs	r2, #0
 8002424:	701a      	strb	r2, [r3, #0]

		if (*MM_ID >= 0 && *MM_ID < 40) {
 8002426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002428:	781b      	ldrb	r3, [r3, #0]
 800242a:	2b27      	cmp	r3, #39	@ 0x27
 800242c:	d817      	bhi.n	800245e <FvectorTrigger+0x56>
			*fvectorObj = MotionMap_File->MS[*MM_ID].MD[isLeft].f_vector_decoder;		// Assign
 800242e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002430:	781b      	ldrb	r3, [r3, #0]
 8002432:	461c      	mov	r4, r3
 8002434:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002438:	68f8      	ldr	r0, [r7, #12]
 800243a:	68ba      	ldr	r2, [r7, #8]
 800243c:	f44f 61ae 	mov.w	r1, #1392	@ 0x570
 8002440:	fb03 f101 	mul.w	r1, r3, r1
 8002444:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 8002448:	fb04 f303 	mul.w	r3, r4, r3
 800244c:	440b      	add	r3, r1
 800244e:	4413      	add	r3, r2
 8002450:	33e8      	adds	r3, #232	@ 0xe8
 8002452:	4619      	mov	r1, r3
 8002454:	f44f 6392 	mov.w	r3, #1168	@ 0x490
 8002458:	461a      	mov	r2, r3
 800245a:	f01d fb46 	bl	801faea <memcpy>
			// *MM_ID = 99;		// Reset
		}

		// global variable ID에 따른 Torque Max assign
		float t_tauMax = 0.0f;
 800245e:	f04f 0300 	mov.w	r3, #0
 8002462:	617b      	str	r3, [r7, #20]
		for (int i = 0; i < F_VECTOR_BUFF_SIZE; i++) {
 8002464:	2300      	movs	r3, #0
 8002466:	613b      	str	r3, [r7, #16]
 8002468:	e069      	b.n	800253e <FvectorTrigger+0x136>
			if (fvectorObj->f_buffer[i].globalVariableID == 0x01) {
 800246a:	68f9      	ldr	r1, [r7, #12]
 800246c:	693a      	ldr	r2, [r7, #16]
 800246e:	4613      	mov	r3, r2
 8002470:	005b      	lsls	r3, r3, #1
 8002472:	4413      	add	r3, r2
 8002474:	011b      	lsls	r3, r3, #4
 8002476:	440b      	add	r3, r1
 8002478:	332c      	adds	r3, #44	@ 0x2c
 800247a:	881b      	ldrh	r3, [r3, #0]
 800247c:	2b01      	cmp	r3, #1
 800247e:	d102      	bne.n	8002486 <FvectorTrigger+0x7e>
				t_tauMax = RightHipFlexionTorque;
 8002480:	4b39      	ldr	r3, [pc, #228]	@ (8002568 <FvectorTrigger+0x160>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	617b      	str	r3, [r7, #20]
			}
			if (fvectorObj->f_buffer[i].globalVariableID == 0x02) {
 8002486:	68f9      	ldr	r1, [r7, #12]
 8002488:	693a      	ldr	r2, [r7, #16]
 800248a:	4613      	mov	r3, r2
 800248c:	005b      	lsls	r3, r3, #1
 800248e:	4413      	add	r3, r2
 8002490:	011b      	lsls	r3, r3, #4
 8002492:	440b      	add	r3, r1
 8002494:	332c      	adds	r3, #44	@ 0x2c
 8002496:	881b      	ldrh	r3, [r3, #0]
 8002498:	2b02      	cmp	r3, #2
 800249a:	d102      	bne.n	80024a2 <FvectorTrigger+0x9a>
				t_tauMax = RightHipExtensionTorque;
 800249c:	4b33      	ldr	r3, [pc, #204]	@ (800256c <FvectorTrigger+0x164>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	617b      	str	r3, [r7, #20]
			}
			if (fvectorObj->f_buffer[i].globalVariableID == 0x03) {
 80024a2:	68f9      	ldr	r1, [r7, #12]
 80024a4:	693a      	ldr	r2, [r7, #16]
 80024a6:	4613      	mov	r3, r2
 80024a8:	005b      	lsls	r3, r3, #1
 80024aa:	4413      	add	r3, r2
 80024ac:	011b      	lsls	r3, r3, #4
 80024ae:	440b      	add	r3, r1
 80024b0:	332c      	adds	r3, #44	@ 0x2c
 80024b2:	881b      	ldrh	r3, [r3, #0]
 80024b4:	2b03      	cmp	r3, #3
 80024b6:	d102      	bne.n	80024be <FvectorTrigger+0xb6>
				t_tauMax = LeftHipFlexionTorque;
 80024b8:	4b2d      	ldr	r3, [pc, #180]	@ (8002570 <FvectorTrigger+0x168>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	617b      	str	r3, [r7, #20]
			}
			if (fvectorObj->f_buffer[i].globalVariableID == 0x04) {
 80024be:	68f9      	ldr	r1, [r7, #12]
 80024c0:	693a      	ldr	r2, [r7, #16]
 80024c2:	4613      	mov	r3, r2
 80024c4:	005b      	lsls	r3, r3, #1
 80024c6:	4413      	add	r3, r2
 80024c8:	011b      	lsls	r3, r3, #4
 80024ca:	440b      	add	r3, r1
 80024cc:	332c      	adds	r3, #44	@ 0x2c
 80024ce:	881b      	ldrh	r3, [r3, #0]
 80024d0:	2b04      	cmp	r3, #4
 80024d2:	d102      	bne.n	80024da <FvectorTrigger+0xd2>
				t_tauMax = LeftHipExtensionTorque;
 80024d4:	4b27      	ldr	r3, [pc, #156]	@ (8002574 <FvectorTrigger+0x16c>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	617b      	str	r3, [r7, #20]
			}

			// Torque -> Current Input Conversion
			fvectorObj->f_buffer[i].tau_max = (t_tauMax / GEAR_RATIO / MOTOR_TORQUE_CONSTANT) * (fvectorObj->f_buffer[i].coefficient * 0.01);
 80024da:	edd7 7a05 	vldr	s15, [r7, #20]
 80024de:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80024e2:	ed9f 5b1b 	vldr	d5, [pc, #108]	@ 8002550 <FvectorTrigger+0x148>
 80024e6:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80024ea:	ed9f 5b1b 	vldr	d5, [pc, #108]	@ 8002558 <FvectorTrigger+0x150>
 80024ee:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80024f2:	68f9      	ldr	r1, [r7, #12]
 80024f4:	693a      	ldr	r2, [r7, #16]
 80024f6:	4613      	mov	r3, r2
 80024f8:	005b      	lsls	r3, r3, #1
 80024fa:	4413      	add	r3, r2
 80024fc:	011b      	lsls	r3, r3, #4
 80024fe:	440b      	add	r3, r1
 8002500:	332a      	adds	r3, #42	@ 0x2a
 8002502:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002506:	ee07 3a90 	vmov	s15, r3
 800250a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800250e:	ed9f 5b14 	vldr	d5, [pc, #80]	@ 8002560 <FvectorTrigger+0x158>
 8002512:	ee27 7b05 	vmul.f64	d7, d7, d5
 8002516:	ee26 7b07 	vmul.f64	d7, d6, d7
 800251a:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800251e:	ee17 3a90 	vmov	r3, s15
 8002522:	b218      	sxth	r0, r3
 8002524:	68f9      	ldr	r1, [r7, #12]
 8002526:	693a      	ldr	r2, [r7, #16]
 8002528:	4613      	mov	r3, r2
 800252a:	005b      	lsls	r3, r3, #1
 800252c:	4413      	add	r3, r2
 800252e:	011b      	lsls	r3, r3, #4
 8002530:	440b      	add	r3, r1
 8002532:	3302      	adds	r3, #2
 8002534:	4602      	mov	r2, r0
 8002536:	801a      	strh	r2, [r3, #0]
		for (int i = 0; i < F_VECTOR_BUFF_SIZE; i++) {
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	3301      	adds	r3, #1
 800253c:	613b      	str	r3, [r7, #16]
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	2b09      	cmp	r3, #9
 8002542:	dd92      	ble.n	800246a <FvectorTrigger+0x62>
			// 	fvectorObj->f_buffer[i].time_stamp = 0;
			// 	fvectorObj->f_buffer[i].is_full = 0;
			// }
		}
	}
}
 8002544:	bf00      	nop
 8002546:	371c      	adds	r7, #28
 8002548:	46bd      	mov	sp, r7
 800254a:	bd90      	pop	{r4, r7, pc}
 800254c:	f3af 8000 	nop.w
 8002550:	00000000 	.word	0x00000000
 8002554:	4032c000 	.word	0x4032c000
 8002558:	5c28f5c3 	.word	0x5c28f5c3
 800255c:	3fb5c28f 	.word	0x3fb5c28f
 8002560:	47ae147b 	.word	0x47ae147b
 8002564:	3f847ae1 	.word	0x3f847ae1
 8002568:	24000840 	.word	0x24000840
 800256c:	24000844 	.word	0x24000844
 8002570:	24000848 	.word	0x24000848
 8002574:	2400084c 	.word	0x2400084c

08002578 <InitPositionControl>:

static void InitPositionControl(PIDObject* posCtrl)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
	memset(posCtrl, 0, sizeof(*posCtrl));
 8002580:	224c      	movs	r2, #76	@ 0x4c
 8002582:	2100      	movs	r1, #0
 8002584:	6878      	ldr	r0, [r7, #4]
 8002586:	f01d fa20 	bl	801f9ca <memset>

	posCtrl->Kp = 1.5;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	f04f 527f 	mov.w	r2, #1069547520	@ 0x3fc00000
 8002590:	615a      	str	r2, [r3, #20]
	posCtrl->Kd = 0.2;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4a02      	ldr	r2, [pc, #8]	@ (80025a0 <InitPositionControl+0x28>)
 8002596:	61da      	str	r2, [r3, #28]
}
 8002598:	bf00      	nop
 800259a:	3708      	adds	r7, #8
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	3e4ccccd 	.word	0x3e4ccccd
 80025a4:	00000000 	.word	0x00000000

080025a8 <InitPosCtrlHoming>:

static void InitPosCtrlHoming(PIDObject* posCtrl, bool* triggerSignal, RobotData_t* robotDataObj, P_Vector_Decoder* pvectorObj)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b085      	sub	sp, #20
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	60f8      	str	r0, [r7, #12]
 80025b0:	60b9      	str	r1, [r7, #8]
 80025b2:	607a      	str	r2, [r7, #4]
 80025b4:	603b      	str	r3, [r7, #0]
	pvectorObj->yd_f = robotDataObj->position_act * M_PI / 180.0f;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	edd3 7a02 	vldr	s15, [r3, #8]
 80025bc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80025c0:	ed9f 6b11 	vldr	d6, [pc, #68]	@ 8002608 <InitPosCtrlHoming+0x60>
 80025c4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80025c8:	ed9f 5b11 	vldr	d5, [pc, #68]	@ 8002610 <InitPosCtrlHoming+0x68>
 80025cc:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80025d0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	edc3 7a35 	vstr	s15, [r3, #212]	@ 0xd4
	pvectorObj->N = 1;
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	2201      	movs	r2, #1
 80025de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
	pvectorObj->p_buffer->yd = 0;
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	2200      	movs	r2, #0
 80025e6:	801a      	strh	r2, [r3, #0]
	pvectorObj->p_buffer->s0 = 60;
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	223c      	movs	r2, #60	@ 0x3c
 80025ec:	711a      	strb	r2, [r3, #4]
	pvectorObj->p_buffer->sd = 60;
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	223c      	movs	r2, #60	@ 0x3c
 80025f2:	715a      	strb	r2, [r3, #5]
	pvectorObj->p_buffer->L = 3000;
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80025fa:	805a      	strh	r2, [r3, #2]
}
 80025fc:	bf00      	nop
 80025fe:	3714      	adds	r7, #20
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr
 8002608:	54442d18 	.word	0x54442d18
 800260c:	400921fb 	.word	0x400921fb
 8002610:	00000000 	.word	0x00000000
 8002614:	40668000 	.word	0x40668000

08002618 <PositionCtrl_Sample>:

static void PositionCtrl_Sample(RobotData_t* robotDataObj, PIDObject* posCtrl)
{
 8002618:	b480      	push	{r7}
 800261a:	b083      	sub	sp, #12
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	6039      	str	r1, [r7, #0]
	posCtrl->err = (posCtrl->ref) - (robotDataObj->position_act * M_PI / 180);
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	edd3 7a00 	vldr	s15, [r3]
 8002628:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002632:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002636:	ed9f 5b20 	vldr	d5, [pc, #128]	@ 80026b8 <PositionCtrl_Sample+0xa0>
 800263a:	ee27 5b05 	vmul.f64	d5, d7, d5
 800263e:	ed9f 4b20 	vldr	d4, [pc, #128]	@ 80026c0 <PositionCtrl_Sample+0xa8>
 8002642:	ee85 7b04 	vdiv.f64	d7, d5, d4
 8002646:	ee36 7b47 	vsub.f64	d7, d6, d7
 800264a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
	posCtrl->err_diff = (posCtrl->err - posCtrl->err_prev) / DT;
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8002660:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002664:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002668:	ed9f 5b17 	vldr	d5, [pc, #92]	@ 80026c8 <PositionCtrl_Sample+0xb0>
 800266c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002670:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
	posCtrl->err_prev =  posCtrl->err;
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	62da      	str	r2, [r3, #44]	@ 0x2c

	posCtrl->control_input = posCtrl->Kp * posCtrl->err + posCtrl->Kd * posCtrl->err_diff;
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	ed93 7a05 	vldr	s14, [r3, #20]
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800268e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	edd3 6a07 	vldr	s13, [r3, #28]
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800269e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
}
 80026ac:	bf00      	nop
 80026ae:	370c      	adds	r7, #12
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr
 80026b8:	54442d18 	.word	0x54442d18
 80026bc:	400921fb 	.word	0x400921fb
 80026c0:	00000000 	.word	0x00000000
 80026c4:	40668000 	.word	0x40668000
 80026c8:	d2f1a9fc 	.word	0xd2f1a9fc
 80026cc:	3f50624d 	.word	0x3f50624d

080026d0 <InitGravityCompensation>:

static void InitGravityCompensation(GravComp* gravComp)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
	memset(gravComp, 0, sizeof(*gravComp));
 80026d8:	2214      	movs	r2, #20
 80026da:	2100      	movs	r1, #0
 80026dc:	6878      	ldr	r0, [r7, #4]
 80026de:	f01d f974 	bl	801f9ca <memset>

	gravComp->grav_gain = 0.5;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 80026e8:	605a      	str	r2, [r3, #4]
	gravComp->grav_alpha = 0.99;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	4a02      	ldr	r2, [pc, #8]	@ (80026f8 <InitGravityCompensation+0x28>)
 80026ee:	60da      	str	r2, [r3, #12]
}
 80026f0:	bf00      	nop
 80026f2:	3708      	adds	r7, #8
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}
 80026f8:	3f7d70a4 	.word	0x3f7d70a4
 80026fc:	00000000 	.word	0x00000000

08002700 <GravityCompensation_Sample>:

static void GravityCompensation_Sample(GravComp* gravComp, RobotData_t* robotDataObj)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	ed2d 8b02 	vpush	{d8}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
 800270c:	6039      	str	r1, [r7, #0]
	if (robotDataObj->thighTheta_act > 0) 
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	edd3 7a01 	vldr	s15, [r3, #4]
 8002714:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002718:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800271c:	dd38      	ble.n	8002790 <GravityCompensation_Sample+0x90>
	{
		gravComp->grav_comp_torque =  gravComp->grav_gain * (sin((robotDataObj->thighTheta_act) * M_PI / 180));
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	edd3 7a01 	vldr	s15, [r3, #4]
 8002724:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	edd3 7a01 	vldr	s15, [r3, #4]
 800272e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002732:	ed9f 6b2b 	vldr	d6, [pc, #172]	@ 80027e0 <GravityCompensation_Sample+0xe0>
 8002736:	ee27 7b06 	vmul.f64	d7, d7, d6
 800273a:	ed9f 5b2b 	vldr	d5, [pc, #172]	@ 80027e8 <GravityCompensation_Sample+0xe8>
 800273e:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8002742:	eeb0 0b46 	vmov.f64	d0, d6
 8002746:	f01e ff17 	bl	8021578 <sin>
 800274a:	eeb0 7b40 	vmov.f64	d7, d0
 800274e:	ee28 7b07 	vmul.f64	d7, d8, d7
 8002752:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	edc3 7a00 	vstr	s15, [r3]
		gravComp->f_grav_comp_torque = gravComp->grav_alpha * gravComp->f_grav_comp_torque + (1 - gravComp->grav_alpha) * gravComp->grav_comp_torque;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	ed93 7a03 	vldr	s14, [r3, #12]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	edd3 7a02 	vldr	s15, [r3, #8]
 8002768:	ee27 7a27 	vmul.f32	s14, s14, s15
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002772:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002776:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	edd3 7a00 	vldr	s15, [r3]
 8002780:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002784:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	edc3 7a02 	vstr	s15, [r3, #8]
 800278e:	e01c      	b.n	80027ca <GravityCompensation_Sample+0xca>
	}
	else
	{
		gravComp->grav_comp_torque = 0;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	f04f 0200 	mov.w	r2, #0
 8002796:	601a      	str	r2, [r3, #0]
		gravComp->f_grav_comp_torque = gravComp->grav_alpha * gravComp->f_grav_comp_torque + (1 - gravComp->grav_alpha) * gravComp->grav_comp_torque;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	ed93 7a03 	vldr	s14, [r3, #12]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	edd3 7a02 	vldr	s15, [r3, #8]
 80027a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	edd3 7a03 	vldr	s15, [r3, #12]
 80027ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80027b2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	edd3 7a00 	vldr	s15, [r3]
 80027bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	edc3 7a02 	vstr	s15, [r3, #8]
	}

	gravComp->control_input = gravComp->f_grav_comp_torque;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	689a      	ldr	r2, [r3, #8]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	611a      	str	r2, [r3, #16]
}
 80027d2:	bf00      	nop
 80027d4:	3708      	adds	r7, #8
 80027d6:	46bd      	mov	sp, r7
 80027d8:	ecbd 8b02 	vpop	{d8}
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	54442d18 	.word	0x54442d18
 80027e4:	400921fb 	.word	0x400921fb
 80027e8:	00000000 	.word	0x00000000
 80027ec:	40668000 	.word	0x40668000

080027f0 <InitImpedanceSetting>:

static void InitImpedanceSetting(ImpedanceCtrl* impedanceCtrl)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b082      	sub	sp, #8
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
	memset(impedanceCtrl, 0, sizeof(*impedanceCtrl));
 80027f8:	223c      	movs	r2, #60	@ 0x3c
 80027fa:	2100      	movs	r1, #0
 80027fc:	6878      	ldr	r0, [r7, #4]
 80027fe:	f01d f8e4 	bl	801f9ca <memset>
	
	impedanceCtrl->epsilon = 5.0f * M_PI / 180.0f;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4a09      	ldr	r2, [pc, #36]	@ (800282c <InitImpedanceSetting+0x3c>)
 8002806:	601a      	str	r2, [r3, #0]
	impedanceCtrl->Kp = 1.5f;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f04f 527f 	mov.w	r2, #1069547520	@ 0x3fc00000
 800280e:	605a      	str	r2, [r3, #4]
	impedanceCtrl->Kd = 0.2f;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	4a07      	ldr	r2, [pc, #28]	@ (8002830 <InitImpedanceSetting+0x40>)
 8002814:	609a      	str	r2, [r3, #8]
	impedanceCtrl->lambda = 1.0f;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800281c:	60da      	str	r2, [r3, #12]
	impedanceCtrl->duration = 300.0f;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	4a04      	ldr	r2, [pc, #16]	@ (8002834 <InitImpedanceSetting+0x44>)
 8002822:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002824:	bf00      	nop
 8002826:	3708      	adds	r7, #8
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}
 800282c:	3db2b8c2 	.word	0x3db2b8c2
 8002830:	3e4ccccd 	.word	0x3e4ccccd
 8002834:	43960000 	.word	0x43960000

08002838 <ImpedanceControl_Sample>:

static void ImpedanceControl_Sample(ImpedanceCtrl* impedanceCtrl, RobotData_t* robotDataObj, PIDObject* posCtrl, bool* isFirstImp)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b08a      	sub	sp, #40	@ 0x28
 800283c:	af00      	add	r7, sp, #0
 800283e:	60f8      	str	r0, [r7, #12]
 8002840:	60b9      	str	r1, [r7, #8]
 8002842:	607a      	str	r2, [r7, #4]
 8002844:	603b      	str	r3, [r7, #0]
	float t_epsilon = 0.0f;
 8002846:	f04f 0300 	mov.w	r3, #0
 800284a:	627b      	str	r3, [r7, #36]	@ 0x24
	float t_Kp = 0.0f;
 800284c:	f04f 0300 	mov.w	r3, #0
 8002850:	623b      	str	r3, [r7, #32]
	float t_Kd = 0.0f;
 8002852:	f04f 0300 	mov.w	r3, #0
 8002856:	61fb      	str	r3, [r7, #28]
	float t_lambda = 0.0f;
 8002858:	f04f 0300 	mov.w	r3, #0
 800285c:	61bb      	str	r3, [r7, #24]

	if (*isFirstImp == true && impedanceCtrl->ON == 0) {
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d075      	beq.n	8002952 <ImpedanceControl_Sample+0x11a>
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800286c:	2b00      	cmp	r3, #0
 800286e:	d170      	bne.n	8002952 <ImpedanceControl_Sample+0x11a>
		posCtrl->ref = robotDataObj->position_act * M_PI / 180.0f;
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	edd3 7a02 	vldr	s15, [r3, #8]
 8002876:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800287a:	ed9f 6ba1 	vldr	d6, [pc, #644]	@ 8002b00 <ImpedanceControl_Sample+0x2c8>
 800287e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002882:	ed9f 5ba1 	vldr	d5, [pc, #644]	@ 8002b08 <ImpedanceControl_Sample+0x2d0>
 8002886:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800288a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	edc3 7a00 	vstr	s15, [r3]
		t_epsilon = impedanceCtrl->epsilon; // unit: rad   (0.001745329252 = 0.1 * pi/180)
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	627b      	str	r3, [r7, #36]	@ 0x24
		t_Kp      = impedanceCtrl->Kp;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	623b      	str	r3, [r7, #32]
		t_Kd      = impedanceCtrl->Kd;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	61fb      	str	r3, [r7, #28]
		t_lambda  = impedanceCtrl->lambda;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	68db      	ldr	r3, [r3, #12]
 80028aa:	61bb      	str	r3, [r7, #24]

		if (impedanceCtrl->duration > 0) {
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80028b2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80028b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028ba:	dd40      	ble.n	800293e <ImpedanceControl_Sample+0x106>
			float invT      = 1/impedanceCtrl->duration;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 80028c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80028c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80028ca:	edc7 7a04 	vstr	s15, [r7, #16]

			impedanceCtrl->gap_epsilon = (t_epsilon - impedanceCtrl->epsilon) * invT;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	edd3 7a00 	vldr	s15, [r3]
 80028d4:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80028d8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80028dc:	edd7 7a04 	vldr	s15, [r7, #16]
 80028e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	edc3 7a04 	vstr	s15, [r3, #16]
			impedanceCtrl->gap_Kp      = (t_Kp      - impedanceCtrl->Kp)      * invT;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	edd3 7a01 	vldr	s15, [r3, #4]
 80028f0:	ed97 7a08 	vldr	s14, [r7, #32]
 80028f4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80028f8:	edd7 7a04 	vldr	s15, [r7, #16]
 80028fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	edc3 7a05 	vstr	s15, [r3, #20]
			impedanceCtrl->gap_Kd      = (t_Kd      - impedanceCtrl->Kd)      * invT;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	edd3 7a02 	vldr	s15, [r3, #8]
 800290c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002910:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002914:	edd7 7a04 	vldr	s15, [r7, #16]
 8002918:	ee67 7a27 	vmul.f32	s15, s14, s15
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	edc3 7a06 	vstr	s15, [r3, #24]
			impedanceCtrl->gap_lambda  = (t_lambda  - impedanceCtrl->lambda)  * invT;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	edd3 7a03 	vldr	s15, [r3, #12]
 8002928:	ed97 7a06 	vldr	s14, [r7, #24]
 800292c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002930:	edd7 7a04 	vldr	s15, [r7, #16]
 8002934:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	edc3 7a07 	vstr	s15, [r3, #28]
		}

		impedanceCtrl->i  = 0; // initialize 1ms counter
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2200      	movs	r2, #0
 8002942:	871a      	strh	r2, [r3, #56]	@ 0x38
		impedanceCtrl->ON = 1;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2201      	movs	r2, #1
 8002948:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
		*isFirstImp = false;
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	2200      	movs	r2, #0
 8002950:	701a      	strb	r2, [r3, #0]
	}

	if (impedanceCtrl->ON == 1) {
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8002958:	2b01      	cmp	r3, #1
 800295a:	d15b      	bne.n	8002a14 <ImpedanceControl_Sample+0x1dc>
		if (impedanceCtrl->duration == 0) {
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8002962:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800296a:	d10c      	bne.n	8002986 <ImpedanceControl_Sample+0x14e>
			impedanceCtrl->epsilon = t_epsilon;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002970:	601a      	str	r2, [r3, #0]
			impedanceCtrl->Kp      = t_Kp;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	6a3a      	ldr	r2, [r7, #32]
 8002976:	605a      	str	r2, [r3, #4]
			impedanceCtrl->Kd      = t_Kd;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	69fa      	ldr	r2, [r7, #28]
 800297c:	609a      	str	r2, [r3, #8]
			impedanceCtrl->lambda  = t_lambda;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	69ba      	ldr	r2, [r7, #24]
 8002982:	60da      	str	r2, [r3, #12]
 8002984:	e031      	b.n	80029ea <ImpedanceControl_Sample+0x1b2>
		} else {
			impedanceCtrl->epsilon = impedanceCtrl->epsilon + impedanceCtrl->gap_epsilon;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	ed93 7a00 	vldr	s14, [r3]
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	edd3 7a04 	vldr	s15, [r3, #16]
 8002992:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	edc3 7a00 	vstr	s15, [r3]
			impedanceCtrl->Kp      = impedanceCtrl->Kp      + impedanceCtrl->gap_Kp;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	ed93 7a01 	vldr	s14, [r3, #4]
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	edd3 7a05 	vldr	s15, [r3, #20]
 80029a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	edc3 7a01 	vstr	s15, [r3, #4]
			impedanceCtrl->Kd      = impedanceCtrl->Kd      + impedanceCtrl->gap_Kd;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	ed93 7a02 	vldr	s14, [r3, #8]
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	edd3 7a06 	vldr	s15, [r3, #24]
 80029be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	edc3 7a02 	vstr	s15, [r3, #8]
			impedanceCtrl->lambda  = impedanceCtrl->lambda  + impedanceCtrl->gap_lambda;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	ed93 7a03 	vldr	s14, [r3, #12]
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	edd3 7a07 	vldr	s15, [r3, #28]
 80029d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	edc3 7a03 	vstr	s15, [r3, #12]
			impedanceCtrl->i++;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 80029e2:	3301      	adds	r3, #1
 80029e4:	b29a      	uxth	r2, r3
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	871a      	strh	r2, [r3, #56]	@ 0x38
		}

		if (impedanceCtrl->i >= impedanceCtrl->duration)	{
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 80029ee:	ee07 3a90 	vmov	s15, r3
 80029f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80029fc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a04:	db06      	blt.n	8002a14 <ImpedanceControl_Sample+0x1dc>
			impedanceCtrl->ON = 0;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
			impedanceCtrl->i = 0;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2200      	movs	r2, #0
 8002a12:	871a      	strh	r2, [r3, #56]	@ 0x38
		}
	}

	/* Impedance Controller */
	impedanceCtrl->e = posCtrl->ref - (robotDataObj->position_act * M_PI / 180.0f);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	edd3 7a00 	vldr	s15, [r3]
 8002a1a:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	edd3 7a02 	vldr	s15, [r3, #8]
 8002a24:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002a28:	ed9f 5b35 	vldr	d5, [pc, #212]	@ 8002b00 <ImpedanceControl_Sample+0x2c8>
 8002a2c:	ee27 5b05 	vmul.f64	d5, d7, d5
 8002a30:	ed9f 4b35 	vldr	d4, [pc, #212]	@ 8002b08 <ImpedanceControl_Sample+0x2d0>
 8002a34:	ee85 7b04 	vdiv.f64	d7, d5, d4
 8002a38:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002a3c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	edc3 7a08 	vstr	s15, [r3, #32]

	error_filter2(impedanceCtrl);
 8002a46:	68f8      	ldr	r0, [r7, #12]
 8002a48:	f000 f862 	bl	8002b10 <error_filter2>

	float t_ef_diff = 0.0;
 8002a4c:	f04f 0300 	mov.w	r3, #0
 8002a50:	617b      	str	r3, [r7, #20]

	if (((impedanceCtrl->ef > 0) & (impedanceCtrl->ef_diff > 0)) | ((impedanceCtrl->ef <= 0) & (impedanceCtrl->ef_diff <= 0))) {
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8002a58:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a60:	bfcc      	ite	gt
 8002a62:	2301      	movgt	r3, #1
 8002a64:	2300      	movle	r3, #0
 8002a66:	b2da      	uxtb	r2, r3
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8002a6e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a76:	bfcc      	ite	gt
 8002a78:	2301      	movgt	r3, #1
 8002a7a:	2300      	movle	r3, #0
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	4013      	ands	r3, r2
 8002a80:	b2da      	uxtb	r2, r3
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8002a88:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a90:	bf94      	ite	ls
 8002a92:	2301      	movls	r3, #1
 8002a94:	2300      	movhi	r3, #0
 8002a96:	b2d9      	uxtb	r1, r3
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8002a9e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002aa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aa6:	bf94      	ite	ls
 8002aa8:	2301      	movls	r3, #1
 8002aaa:	2300      	movhi	r3, #0
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	400b      	ands	r3, r1
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d003      	beq.n	8002ac2 <ImpedanceControl_Sample+0x28a>
		t_ef_diff = +impedanceCtrl->ef_diff;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002abe:	617b      	str	r3, [r7, #20]
 8002ac0:	e006      	b.n	8002ad0 <ImpedanceControl_Sample+0x298>
	} else {
		t_ef_diff = -impedanceCtrl->ef_diff;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8002ac8:	eef1 7a67 	vneg.f32	s15, s15
 8002acc:	edc7 7a05 	vstr	s15, [r7, #20]
	}

	impedanceCtrl->control_input = impedanceCtrl->Kp * impedanceCtrl->ef + impedanceCtrl->Kd * t_ef_diff;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	ed93 7a01 	vldr	s14, [r3, #4]
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8002adc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	edd3 6a02 	vldr	s13, [r3, #8]
 8002ae6:	edd7 7a05 	vldr	s15, [r7, #20]
 8002aea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002aee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
}
 8002af8:	bf00      	nop
 8002afa:	3728      	adds	r7, #40	@ 0x28
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	54442d18 	.word	0x54442d18
 8002b04:	400921fb 	.word	0x400921fb
 8002b08:	00000000 	.word	0x00000000
 8002b0c:	40668000 	.word	0x40668000

08002b10 <error_filter2>:

static void error_filter2(ImpedanceCtrl *impedanceCtrl)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b089      	sub	sp, #36	@ 0x24
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
	// f2(e,t) = lambda * e + (1 - lambda)*sign(e)*max(|e| - epsilon, 0)
	float t_abs_e = 0.0;
 8002b18:	f04f 0300 	mov.w	r3, #0
 8002b1c:	61fb      	str	r3, [r7, #28]
	float t_sign_e = 0.0;
 8002b1e:	f04f 0300 	mov.w	r3, #0
 8002b22:	61bb      	str	r3, [r7, #24]
	float t_max = 0.0;
 8002b24:	f04f 0300 	mov.w	r3, #0
 8002b28:	617b      	str	r3, [r7, #20]
	float t_diff = 0.0;
 8002b2a:	f04f 0300 	mov.w	r3, #0
 8002b2e:	613b      	str	r3, [r7, #16]
	float y_ef = 0.0;
 8002b30:	f04f 0300 	mov.w	r3, #0
 8002b34:	60fb      	str	r3, [r7, #12]

	/* Calculate 'sign(e) & |e|' */
	if (impedanceCtrl->e > 0)	{t_abs_e = +impedanceCtrl->e; t_sign_e = +1; }
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	edd3 7a08 	vldr	s15, [r3, #32]
 8002b3c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b44:	dd06      	ble.n	8002b54 <error_filter2+0x44>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6a1b      	ldr	r3, [r3, #32]
 8002b4a:	61fb      	str	r3, [r7, #28]
 8002b4c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002b50:	61bb      	str	r3, [r7, #24]
 8002b52:	e008      	b.n	8002b66 <error_filter2+0x56>
	else						{t_abs_e = -impedanceCtrl->e; t_sign_e = -1; }
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	edd3 7a08 	vldr	s15, [r3, #32]
 8002b5a:	eef1 7a67 	vneg.f32	s15, s15
 8002b5e:	edc7 7a07 	vstr	s15, [r7, #28]
 8002b62:	4b29      	ldr	r3, [pc, #164]	@ (8002c08 <error_filter2+0xf8>)
 8002b64:	61bb      	str	r3, [r7, #24]

	/* Calculate 'max(|e| - epsilon, 0)' */
	t_diff = t_abs_e - impedanceCtrl->epsilon;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	edd3 7a00 	vldr	s15, [r3]
 8002b6c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002b70:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b74:	edc7 7a04 	vstr	s15, [r7, #16]
	if (t_diff > 0) {t_max = t_diff;}
 8002b78:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b7c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b84:	dd02      	ble.n	8002b8c <error_filter2+0x7c>
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	617b      	str	r3, [r7, #20]
 8002b8a:	e002      	b.n	8002b92 <error_filter2+0x82>
	else            {t_max = 0;}
 8002b8c:	f04f 0300 	mov.w	r3, #0
 8002b90:	617b      	str	r3, [r7, #20]

	y_ef = (impedanceCtrl->lambda * impedanceCtrl->e) + (1 - impedanceCtrl->lambda) * t_sign_e * t_max;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	ed93 7a03 	vldr	s14, [r3, #12]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	edd3 7a08 	vldr	s15, [r3, #32]
 8002b9e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	edd3 7a03 	vldr	s15, [r3, #12]
 8002ba8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002bac:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002bb0:	edd7 7a06 	vldr	s15, [r7, #24]
 8002bb4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002bb8:	edd7 7a05 	vldr	s15, [r7, #20]
 8002bbc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bc0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bc4:	edc7 7a03 	vstr	s15, [r7, #12]

	impedanceCtrl->ef_diff = (y_ef - impedanceCtrl->ef) * 0.001;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8002bce:	ed97 7a03 	vldr	s14, [r7, #12]
 8002bd2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bd6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002bda:	ed9f 6b09 	vldr	d6, [pc, #36]	@ 8002c00 <error_filter2+0xf0>
 8002bde:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002be2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

	impedanceCtrl->ef = y_ef;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	68fa      	ldr	r2, [r7, #12]
 8002bf0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002bf2:	bf00      	nop
 8002bf4:	3724      	adds	r7, #36	@ 0x24
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop
 8002c00:	d2f1a9fc 	.word	0xd2f1a9fc
 8002c04:	3f50624d 	.word	0x3f50624d
 8002c08:	bf800000 	.word	0xbf800000

08002c0c <ControlInputSaturation>:

static void ControlInputSaturation(RobotData_t *robotDataObj, PIDObject *posCtrl, GravComp *gravComp, ImpedanceCtrl *impedanceCtrl, StepCurr *StepCurr, UserDefinedCtrl *UserDefinedCtrl, float f_vector_input)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b086      	sub	sp, #24
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6178      	str	r0, [r7, #20]
 8002c14:	6139      	str	r1, [r7, #16]
 8002c16:	60fa      	str	r2, [r7, #12]
 8002c18:	60bb      	str	r3, [r7, #8]
 8002c1a:	ed87 0a01 	vstr	s0, [r7, #4]
	// Saturate control input to ±9 using fminf and fmaxf
	robotDataObj->u_totalInput = fminf(fmaxf((posCtrl->control_input + /* control input of PID position controller */
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
								gravComp->control_input + /* control input of gravity compensation */
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	edd3 7a04 	vldr	s15, [r3, #16]
	robotDataObj->u_totalInput = fminf(fmaxf((posCtrl->control_input + /* control input of PID position controller */
 8002c2a:	ee37 7a27 	vadd.f32	s14, s14, s15
								impedanceCtrl->control_input + /* control input of impedance controller */
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
								gravComp->control_input + /* control input of gravity compensation */
 8002c34:	ee37 7a27 	vadd.f32	s14, s14, s15
								StepCurr->control_input + /* control input of step current input controller */
 8002c38:	6a3b      	ldr	r3, [r7, #32]
 8002c3a:	edd3 7a00 	vldr	s15, [r3]
								impedanceCtrl->control_input + /* control input of impedance controller */
 8002c3e:	ee37 7a27 	vadd.f32	s14, s14, s15
								UserDefinedCtrl->control_input + /* control input of user defined controller */
 8002c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c44:	edd3 7a00 	vldr	s15, [r3]
								StepCurr->control_input + /* control input of step current input controller */
 8002c48:	ee37 7a27 	vadd.f32	s14, s14, s15
								UserDefinedCtrl->control_input + /* control input of user defined controller */
 8002c4c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c50:	ee37 7a27 	vadd.f32	s14, s14, s15
	robotDataObj->u_totalInput = fminf(fmaxf((posCtrl->control_input + /* control input of PID position controller */
 8002c54:	4b0d      	ldr	r3, [pc, #52]	@ (8002c8c <ControlInputSaturation+0x80>)
 8002c56:	edd3 7a00 	vldr	s15, [r3]
 8002c5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c5e:	eefa 0a02 	vmov.f32	s1, #162	@ 0xc1100000 -9.0
 8002c62:	eeb0 0a67 	vmov.f32	s0, s15
 8002c66:	f01e fdcb 	bl	8021800 <fmaxf>
 8002c6a:	eef0 7a40 	vmov.f32	s15, s0
 8002c6e:	eef2 0a02 	vmov.f32	s1, #34	@ 0x41100000  9.0
 8002c72:	eeb0 0a67 	vmov.f32	s0, s15
 8002c76:	f01e fde0 	bl	802183a <fminf>
 8002c7a:	eef0 7a40 	vmov.f32	s15, s0
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	edc3 7a00 	vstr	s15, [r3]
								f_vector_input) * assist_level, -9.0f), 9.0f); /* control input of F-vector decoded */
								// assist_level 0 ~ 1.0 (0~100%, 0.1, 10%단위)
}
 8002c84:	bf00      	nop
 8002c86:	3718      	adds	r7, #24
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	24000010 	.word	0x24000010

08002c90 <GetTaskStateCB>:
 *                      PUBLIC FUNCTIONS
 *------------------------------------------------------------
 * @brief Functions that interface with this module.
 */

DOP_COMMON_SDO_CB(exppackCtrlTask)
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b082      	sub	sp, #8
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
 8002c98:	6039      	str	r1, [r7, #0]
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	711a      	strb	r2, [r3, #4]
 8002ca0:	2001      	movs	r0, #1
 8002ca2:	f01c f851 	bl	801ed48 <malloc>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	461a      	mov	r2, r3
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	601a      	str	r2, [r3, #0]
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a04      	ldr	r2, [pc, #16]	@ (8002cc4 <GetTaskStateCB+0x34>)
 8002cb4:	7b12      	ldrb	r2, [r2, #12]
 8002cb6:	701a      	strb	r2, [r3, #0]
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	721a      	strb	r2, [r3, #8]
 8002cbe:	3708      	adds	r7, #8
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	240008fc 	.word	0x240008fc

08002cc8 <SetTaskStateCB>:
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b084      	sub	sp, #16
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	6039      	str	r1, [r7, #0]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	781b      	ldrb	r3, [r3, #0]
 8002cd8:	73fb      	strb	r3, [r7, #15]
 8002cda:	7bfb      	ldrb	r3, [r7, #15]
 8002cdc:	4619      	mov	r1, r3
 8002cde:	4807      	ldr	r0, [pc, #28]	@ (8002cfc <SetTaskStateCB+0x34>)
 8002ce0:	f007 f8ab 	bl	8009e3a <StateTransition>
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	601a      	str	r2, [r3, #0]
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	2200      	movs	r2, #0
 8002cee:	711a      	strb	r2, [r3, #4]
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	721a      	strb	r2, [r3, #8]
 8002cf6:	3710      	adds	r7, #16
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	24000908 	.word	0x24000908

08002d00 <GetTaskRoutineCB>:
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b084      	sub	sp, #16
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
 8002d08:	6039      	str	r1, [r7, #0]
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	721a      	strb	r2, [r3, #8]
 8002d10:	4b18      	ldr	r3, [pc, #96]	@ (8002d74 <GetTaskRoutineCB+0x74>)
 8002d12:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002d16:	b2da      	uxtb	r2, r3
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	711a      	strb	r2, [r3, #4]
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	791b      	ldrb	r3, [r3, #4]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d024      	beq.n	8002d6e <GetTaskRoutineCB+0x6e>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	88db      	ldrh	r3, [r3, #6]
 8002d28:	461a      	mov	r2, r3
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	791b      	ldrb	r3, [r3, #4]
 8002d2e:	fb02 f303 	mul.w	r3, r2, r3
 8002d32:	4618      	mov	r0, r3
 8002d34:	f01c f808 	bl	801ed48 <malloc>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	601a      	str	r2, [r3, #0]
 8002d40:	2300      	movs	r3, #0
 8002d42:	60fb      	str	r3, [r7, #12]
 8002d44:	e00d      	b.n	8002d62 <GetTaskRoutineCB+0x62>
 8002d46:	4a0b      	ldr	r2, [pc, #44]	@ (8002d74 <GetTaskRoutineCB+0x74>)
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	3310      	adds	r3, #16
 8002d4c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	4413      	add	r3, r2
 8002d58:	b2ca      	uxtb	r2, r1
 8002d5a:	701a      	strb	r2, [r3, #0]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	3301      	adds	r3, #1
 8002d60:	60fb      	str	r3, [r7, #12]
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	791b      	ldrb	r3, [r3, #4]
 8002d66:	461a      	mov	r2, r3
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	dbeb      	blt.n	8002d46 <GetTaskRoutineCB+0x46>
 8002d6e:	3710      	adds	r7, #16
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	240008fc 	.word	0x240008fc

08002d78 <SetTaskRoutineCB>:
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b084      	sub	sp, #16
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
 8002d80:	6039      	str	r1, [r7, #0]
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	2200      	movs	r2, #0
 8002d86:	711a      	strb	r2, [r3, #4]
 8002d88:	4828      	ldr	r0, [pc, #160]	@ (8002e2c <SetTaskRoutineCB+0xb4>)
 8002d8a:	f006 fedc 	bl	8009b46 <ClearRoutines>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	791b      	ldrb	r3, [r3, #4]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d103      	bne.n	8002d9e <SetTaskRoutineCB+0x26>
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	721a      	strb	r2, [r3, #8]
 8002d9c:	e043      	b.n	8002e26 <SetTaskRoutineCB+0xae>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	88db      	ldrh	r3, [r3, #6]
 8002da2:	461a      	mov	r2, r3
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	791b      	ldrb	r3, [r3, #4]
 8002da8:	fb02 f303 	mul.w	r3, r2, r3
 8002dac:	4618      	mov	r0, r3
 8002dae:	f01b ffcb 	bl	801ed48 <malloc>
 8002db2:	4603      	mov	r3, r0
 8002db4:	461a      	mov	r2, r3
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	601a      	str	r2, [r3, #0]
 8002dba:	2300      	movs	r3, #0
 8002dbc:	60fb      	str	r3, [r7, #12]
 8002dbe:	e020      	b.n	8002e02 <SetTaskRoutineCB+0x8a>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	4413      	add	r3, r2
 8002dc8:	781b      	ldrb	r3, [r3, #0]
 8002dca:	72fb      	strb	r3, [r7, #11]
 8002dcc:	7afb      	ldrb	r3, [r7, #11]
 8002dce:	4619      	mov	r1, r3
 8002dd0:	4816      	ldr	r0, [pc, #88]	@ (8002e2c <SetTaskRoutineCB+0xb4>)
 8002dd2:	f006 fed5 	bl	8009b80 <PushRoutine>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d10f      	bne.n	8002dfc <SetTaskRoutineCB+0x84>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	441a      	add	r2, r3
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	6819      	ldr	r1, [r3, #0]
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	440b      	add	r3, r1
 8002dec:	7812      	ldrb	r2, [r2, #0]
 8002dee:	701a      	strb	r2, [r3, #0]
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	791b      	ldrb	r3, [r3, #4]
 8002df4:	3301      	adds	r3, #1
 8002df6:	b2da      	uxtb	r2, r3
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	711a      	strb	r2, [r3, #4]
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	3301      	adds	r3, #1
 8002e00:	60fb      	str	r3, [r7, #12]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	791b      	ldrb	r3, [r3, #4]
 8002e06:	461a      	mov	r2, r3
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	dbd8      	blt.n	8002dc0 <SetTaskRoutineCB+0x48>
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	791a      	ldrb	r2, [r3, #4]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	791b      	ldrb	r3, [r3, #4]
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d002      	beq.n	8002e20 <SetTaskRoutineCB+0xa8>
 8002e1a:	f04f 32ff 	mov.w	r2, #4294967295
 8002e1e:	e000      	b.n	8002e22 <SetTaskRoutineCB+0xaa>
 8002e20:	2200      	movs	r2, #0
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	721a      	strb	r2, [r3, #8]
 8002e26:	3710      	adds	r7, #16
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	2400093c 	.word	0x2400093c

08002e30 <InitExppackCtrl>:

void InitExppackCtrl(void)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b09a      	sub	sp, #104	@ 0x68
 8002e34:	af02      	add	r7, sp, #8
    InitTask(&exppackCtrlTask);
 8002e36:	48c5      	ldr	r0, [pc, #788]	@ (800314c <InitExppackCtrl+0x31c>)
 8002e38:	f006 fed7 	bl	8009bea <InitTask>

	/* Start DMA ADC1 for FSR Sensor */
	if(IOIF_StartADCDMA(IOIF_ADC1, &adc1buff, IOIF_ADC1_BUFFER_LENGTH)) {
 8002e3c:	2204      	movs	r2, #4
 8002e3e:	49c4      	ldr	r1, [pc, #784]	@ (8003150 <InitExppackCtrl+0x320>)
 8002e40:	2001      	movs	r0, #1
 8002e42:	f007 f869 	bl	8009f18 <IOIF_StartADCDMA>
		//TODO: Error Process
	}
	if(IOIF_StartADCDMA(IOIF_ADC2, &adc2buff, IOIF_ADC2_BUFFER_LENGTH)) {
 8002e46:	2202      	movs	r2, #2
 8002e48:	49c2      	ldr	r1, [pc, #776]	@ (8003154 <InitExppackCtrl+0x324>)
 8002e4a:	2002      	movs	r0, #2
 8002e4c:	f007 f864 	bl	8009f18 <IOIF_StartADCDMA>
		//TODO: Error Process
	}
	if(IOIF_StartADCDMA(IOIF_ADC3, &adc3buff, IOIF_ADC3_BUFFER_LENGTH)) {
 8002e50:	220a      	movs	r2, #10
 8002e52:	49c1      	ldr	r1, [pc, #772]	@ (8003158 <InitExppackCtrl+0x328>)
 8002e54:	2003      	movs	r0, #3
 8002e56:	f007 f85f 	bl	8009f18 <IOIF_StartADCDMA>
		//TODO: Error Process
	}

	/* Initialize pMMG Sensor */
	InitPMMG();
 8002e5a:	f000 fc37 	bl	80036cc <InitPMMG>
	/* GPIO EXTI Setting */
	IOIF_GPIOCBPtr_t Button_EXTI_Callback = GPIO_EXTI_8_CALLBACK;
	IOIF_SetGPIOCB(GPIO_PIN_8, IOIF_GPIO_EXTI_CALLBACK, Button_EXTI_Callback);
#endif

	Init_F_Vector_Modes_RH();
 8002e5e:	f003 f9a7 	bl	80061b0 <Init_F_Vector_Modes_RH>
	Init_F_Vector_Modes_LH();
 8002e62:	f003 fb2d 	bl	80064c0 <Init_F_Vector_Modes_LH>

	/* State Definition */
	TASK_CREATE_STATE(&exppackCtrlTask, TASK_STATE_OFF,      NULL,				StateOff_Run,       NULL,         		 true);
 8002e66:	4638      	mov	r0, r7
 8002e68:	2300      	movs	r3, #0
 8002e6a:	4abc      	ldr	r2, [pc, #752]	@ (800315c <InitExppackCtrl+0x32c>)
 8002e6c:	2100      	movs	r1, #0
 8002e6e:	f006 ff26 	bl	8009cbe <CreateTaskStateEntity>
 8002e72:	2301      	movs	r3, #1
 8002e74:	9301      	str	r3, [sp, #4]
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	9300      	str	r3, [sp, #0]
 8002e7a:	463b      	mov	r3, r7
 8002e7c:	cb0c      	ldmia	r3, {r2, r3}
 8002e7e:	2100      	movs	r1, #0
 8002e80:	48b2      	ldr	r0, [pc, #712]	@ (800314c <InitExppackCtrl+0x31c>)
 8002e82:	f006 fed4 	bl	8009c2e <SetTaskStateEntity>
	TASK_CREATE_STATE(&exppackCtrlTask, TASK_STATE_STANDBY,  NULL,				StateStandby_Run,	NULL,         		 false);
 8002e86:	f107 000c 	add.w	r0, r7, #12
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	4ab4      	ldr	r2, [pc, #720]	@ (8003160 <InitExppackCtrl+0x330>)
 8002e8e:	2100      	movs	r1, #0
 8002e90:	f006 ff15 	bl	8009cbe <CreateTaskStateEntity>
 8002e94:	2300      	movs	r3, #0
 8002e96:	9301      	str	r3, [sp, #4]
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	9300      	str	r3, [sp, #0]
 8002e9c:	f107 030c 	add.w	r3, r7, #12
 8002ea0:	cb0c      	ldmia	r3, {r2, r3}
 8002ea2:	2101      	movs	r1, #1
 8002ea4:	48a9      	ldr	r0, [pc, #676]	@ (800314c <InitExppackCtrl+0x31c>)
 8002ea6:	f006 fec2 	bl	8009c2e <SetTaskStateEntity>
	TASK_CREATE_STATE(&exppackCtrlTask, TASK_STATE_ENABLE,   StateEnable_Ent,	StateEnable_Run, 	StateEnable_Ext,	 false);
 8002eaa:	f107 0018 	add.w	r0, r7, #24
 8002eae:	4bad      	ldr	r3, [pc, #692]	@ (8003164 <InitExppackCtrl+0x334>)
 8002eb0:	4aad      	ldr	r2, [pc, #692]	@ (8003168 <InitExppackCtrl+0x338>)
 8002eb2:	49ae      	ldr	r1, [pc, #696]	@ (800316c <InitExppackCtrl+0x33c>)
 8002eb4:	f006 ff03 	bl	8009cbe <CreateTaskStateEntity>
 8002eb8:	2300      	movs	r3, #0
 8002eba:	9301      	str	r3, [sp, #4]
 8002ebc:	6a3b      	ldr	r3, [r7, #32]
 8002ebe:	9300      	str	r3, [sp, #0]
 8002ec0:	f107 0318 	add.w	r3, r7, #24
 8002ec4:	cb0c      	ldmia	r3, {r2, r3}
 8002ec6:	2102      	movs	r1, #2
 8002ec8:	48a0      	ldr	r0, [pc, #640]	@ (800314c <InitExppackCtrl+0x31c>)
 8002eca:	f006 feb0 	bl	8009c2e <SetTaskStateEntity>
	TASK_CREATE_STATE(&exppackCtrlTask, TASK_STATE_ERROR,    NULL,				StateError_Run,    	NULL,				 false);
 8002ece:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	4aa6      	ldr	r2, [pc, #664]	@ (8003170 <InitExppackCtrl+0x340>)
 8002ed6:	2100      	movs	r1, #0
 8002ed8:	f006 fef1 	bl	8009cbe <CreateTaskStateEntity>
 8002edc:	2300      	movs	r3, #0
 8002ede:	9301      	str	r3, [sp, #4]
 8002ee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ee2:	9300      	str	r3, [sp, #0]
 8002ee4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ee8:	cb0c      	ldmia	r3, {r2, r3}
 8002eea:	2103      	movs	r1, #3
 8002eec:	4897      	ldr	r0, [pc, #604]	@ (800314c <InitExppackCtrl+0x31c>)
 8002eee:	f006 fe9e 	bl	8009c2e <SetTaskStateEntity>

	/* Routine Definition */
	TASK_CREATE_ROUTINE(&exppackCtrlTask,  ROUTINE_ID_EXTDEV_P_VECTOR_DECODER_RH, Ent_P_Vector_Decoder_RH, Run_P_Vector_Decoder_RH, Ext_P_Vector_Decoder_RH);
 8002ef2:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8002ef6:	4b9f      	ldr	r3, [pc, #636]	@ (8003174 <InitExppackCtrl+0x344>)
 8002ef8:	4a9f      	ldr	r2, [pc, #636]	@ (8003178 <InitExppackCtrl+0x348>)
 8002efa:	49a0      	ldr	r1, [pc, #640]	@ (800317c <InitExppackCtrl+0x34c>)
 8002efc:	f006 fd24 	bl	8009948 <CreateRoutineEntity>
 8002f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f02:	9300      	str	r3, [sp, #0]
 8002f04:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002f08:	cb0c      	ldmia	r3, {r2, r3}
 8002f0a:	2109      	movs	r1, #9
 8002f0c:	488f      	ldr	r0, [pc, #572]	@ (800314c <InitExppackCtrl+0x31c>)
 8002f0e:	f006 feb7 	bl	8009c80 <SetTaskRoutineEntity>
	TASK_CREATE_ROUTINE(&exppackCtrlTask,  ROUTINE_ID_EXTDEV_P_VECTOR_DECODER_LH, Ent_P_Vector_Decoder_LH, Run_P_Vector_Decoder_LH, Ext_P_Vector_Decoder_LH);
 8002f12:	f107 003c 	add.w	r0, r7, #60	@ 0x3c
 8002f16:	4b9a      	ldr	r3, [pc, #616]	@ (8003180 <InitExppackCtrl+0x350>)
 8002f18:	4a9a      	ldr	r2, [pc, #616]	@ (8003184 <InitExppackCtrl+0x354>)
 8002f1a:	499b      	ldr	r1, [pc, #620]	@ (8003188 <InitExppackCtrl+0x358>)
 8002f1c:	f006 fd14 	bl	8009948 <CreateRoutineEntity>
 8002f20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f22:	9300      	str	r3, [sp, #0]
 8002f24:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002f28:	cb0c      	ldmia	r3, {r2, r3}
 8002f2a:	210a      	movs	r1, #10
 8002f2c:	4887      	ldr	r0, [pc, #540]	@ (800314c <InitExppackCtrl+0x31c>)
 8002f2e:	f006 fea7 	bl	8009c80 <SetTaskRoutineEntity>
	TASK_CREATE_ROUTINE(&exppackCtrlTask,  ROUTINE_ID_EXTDEV_F_VECTOR_DECODER_RH, NULL, Run_F_Vector_Decoder_RH, Ext_F_Vector_Decoder_RH);
 8002f32:	f107 0048 	add.w	r0, r7, #72	@ 0x48
 8002f36:	4b95      	ldr	r3, [pc, #596]	@ (800318c <InitExppackCtrl+0x35c>)
 8002f38:	4a95      	ldr	r2, [pc, #596]	@ (8003190 <InitExppackCtrl+0x360>)
 8002f3a:	2100      	movs	r1, #0
 8002f3c:	f006 fd04 	bl	8009948 <CreateRoutineEntity>
 8002f40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f42:	9300      	str	r3, [sp, #0]
 8002f44:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002f48:	cb0c      	ldmia	r3, {r2, r3}
 8002f4a:	210b      	movs	r1, #11
 8002f4c:	487f      	ldr	r0, [pc, #508]	@ (800314c <InitExppackCtrl+0x31c>)
 8002f4e:	f006 fe97 	bl	8009c80 <SetTaskRoutineEntity>
	TASK_CREATE_ROUTINE(&exppackCtrlTask,  ROUTINE_ID_EXTDEV_F_VECTOR_DECODER_LH, NULL, Run_F_Vector_Decoder_LH, Ext_F_Vector_Decoder_LH);
 8002f52:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8002f56:	4b8f      	ldr	r3, [pc, #572]	@ (8003194 <InitExppackCtrl+0x364>)
 8002f58:	4a8f      	ldr	r2, [pc, #572]	@ (8003198 <InitExppackCtrl+0x368>)
 8002f5a:	2100      	movs	r1, #0
 8002f5c:	f006 fcf4 	bl	8009948 <CreateRoutineEntity>
 8002f60:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002f62:	9300      	str	r3, [sp, #0]
 8002f64:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002f68:	cb0c      	ldmia	r3, {r2, r3}
 8002f6a:	210c      	movs	r1, #12
 8002f6c:	4877      	ldr	r0, [pc, #476]	@ (800314c <InitExppackCtrl+0x31c>)
 8002f6e:	f006 fe87 	bl	8009c80 <SetTaskRoutineEntity>

	/* DOD Definition */
	// DOD
	DOP_CreateDOD(TASK_ID_EXTDEV);
 8002f72:	2006      	movs	r0, #6
 8002f74:	f005 fb00 	bl	8008578 <DOP_CreateDOD>

	// PDO
	/* For PDO setting */
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_PMMG_1A,				DOP_UINT16,	    	1,    &ScaledDataObj.pMMG_1A_scaled);
 8002f78:	4b88      	ldr	r3, [pc, #544]	@ (800319c <InitExppackCtrl+0x36c>)
 8002f7a:	9300      	str	r3, [sp, #0]
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	2202      	movs	r2, #2
 8002f80:	210d      	movs	r1, #13
 8002f82:	2006      	movs	r0, #6
 8002f84:	f005 fb9e 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_PMMG_1B,				DOP_UINT16,	    	1,    &ScaledDataObj.pMMG_1B_scaled);
 8002f88:	4b85      	ldr	r3, [pc, #532]	@ (80031a0 <InitExppackCtrl+0x370>)
 8002f8a:	9300      	str	r3, [sp, #0]
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	2202      	movs	r2, #2
 8002f90:	210e      	movs	r1, #14
 8002f92:	2006      	movs	r0, #6
 8002f94:	f005 fb96 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_PMMG_2A,				DOP_UINT16,	    	1,    &ScaledDataObj.pMMG_2A_scaled);
 8002f98:	4b82      	ldr	r3, [pc, #520]	@ (80031a4 <InitExppackCtrl+0x374>)
 8002f9a:	9300      	str	r3, [sp, #0]
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	2202      	movs	r2, #2
 8002fa0:	210f      	movs	r1, #15
 8002fa2:	2006      	movs	r0, #6
 8002fa4:	f005 fb8e 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_PMMG_2B,				DOP_UINT16,	    	1,    &ScaledDataObj.pMMG_2B_scaled);
 8002fa8:	4b7f      	ldr	r3, [pc, #508]	@ (80031a8 <InitExppackCtrl+0x378>)
 8002faa:	9300      	str	r3, [sp, #0]
 8002fac:	2301      	movs	r3, #1
 8002fae:	2202      	movs	r2, #2
 8002fb0:	2110      	movs	r1, #16
 8002fb2:	2006      	movs	r0, #6
 8002fb4:	f005 fb86 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_PMMG_3A,				DOP_UINT16,	    	1,    &ScaledDataObj.pMMG_3A_scaled);
 8002fb8:	4b7c      	ldr	r3, [pc, #496]	@ (80031ac <InitExppackCtrl+0x37c>)
 8002fba:	9300      	str	r3, [sp, #0]
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	2202      	movs	r2, #2
 8002fc0:	2111      	movs	r1, #17
 8002fc2:	2006      	movs	r0, #6
 8002fc4:	f005 fb7e 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_PMMG_3B,				DOP_UINT16,	    	1,    &ScaledDataObj.pMMG_3B_scaled);
 8002fc8:	4b79      	ldr	r3, [pc, #484]	@ (80031b0 <InitExppackCtrl+0x380>)
 8002fca:	9300      	str	r3, [sp, #0]
 8002fcc:	2301      	movs	r3, #1
 8002fce:	2202      	movs	r2, #2
 8002fd0:	2112      	movs	r1, #18
 8002fd2:	2006      	movs	r0, #6
 8002fd4:	f005 fb76 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_PMMG_4A,				DOP_UINT16,	    	1,    &ScaledDataObj.pMMG_4A_scaled);
 8002fd8:	4b76      	ldr	r3, [pc, #472]	@ (80031b4 <InitExppackCtrl+0x384>)
 8002fda:	9300      	str	r3, [sp, #0]
 8002fdc:	2301      	movs	r3, #1
 8002fde:	2202      	movs	r2, #2
 8002fe0:	2113      	movs	r1, #19
 8002fe2:	2006      	movs	r0, #6
 8002fe4:	f005 fb6e 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_PMMG_4B,				DOP_UINT16,	    	1,    &ScaledDataObj.pMMG_4B_scaled);
 8002fe8:	4b73      	ldr	r3, [pc, #460]	@ (80031b8 <InitExppackCtrl+0x388>)
 8002fea:	9300      	str	r3, [sp, #0]
 8002fec:	2301      	movs	r3, #1
 8002fee:	2202      	movs	r2, #2
 8002ff0:	2114      	movs	r1, #20
 8002ff2:	2006      	movs	r0, #6
 8002ff4:	f005 fb66 	bl	80086c4 <DOP_CreatePDO>

	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_EMG_L1,				DOP_INT16,	    	1,    &ScaledDataObj.EMG_L1_scaled);
 8002ff8:	4b70      	ldr	r3, [pc, #448]	@ (80031bc <InitExppackCtrl+0x38c>)
 8002ffa:	9300      	str	r3, [sp, #0]
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	2205      	movs	r2, #5
 8003000:	2115      	movs	r1, #21
 8003002:	2006      	movs	r0, #6
 8003004:	f005 fb5e 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_EMG_L2,				DOP_INT16,	    	1,    &ScaledDataObj.EMG_L2_scaled);
 8003008:	4b6d      	ldr	r3, [pc, #436]	@ (80031c0 <InitExppackCtrl+0x390>)
 800300a:	9300      	str	r3, [sp, #0]
 800300c:	2301      	movs	r3, #1
 800300e:	2205      	movs	r2, #5
 8003010:	2116      	movs	r1, #22
 8003012:	2006      	movs	r0, #6
 8003014:	f005 fb56 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_EMG_L3,				DOP_INT16,	    	1,    &ScaledDataObj.EMG_L3_scaled);
 8003018:	4b6a      	ldr	r3, [pc, #424]	@ (80031c4 <InitExppackCtrl+0x394>)
 800301a:	9300      	str	r3, [sp, #0]
 800301c:	2301      	movs	r3, #1
 800301e:	2205      	movs	r2, #5
 8003020:	2117      	movs	r1, #23
 8003022:	2006      	movs	r0, #6
 8003024:	f005 fb4e 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_EMG_L4,				DOP_INT16,	    	1,    &ScaledDataObj.EMG_L4_scaled);
 8003028:	4b67      	ldr	r3, [pc, #412]	@ (80031c8 <InitExppackCtrl+0x398>)
 800302a:	9300      	str	r3, [sp, #0]
 800302c:	2301      	movs	r3, #1
 800302e:	2205      	movs	r2, #5
 8003030:	2118      	movs	r1, #24
 8003032:	2006      	movs	r0, #6
 8003034:	f005 fb46 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_EMG_R1,				DOP_INT16,	    	1,    &ScaledDataObj.EMG_R1_scaled);
 8003038:	4b64      	ldr	r3, [pc, #400]	@ (80031cc <InitExppackCtrl+0x39c>)
 800303a:	9300      	str	r3, [sp, #0]
 800303c:	2301      	movs	r3, #1
 800303e:	2205      	movs	r2, #5
 8003040:	2119      	movs	r1, #25
 8003042:	2006      	movs	r0, #6
 8003044:	f005 fb3e 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_EMG_R2,				DOP_INT16,	    	1,    &ScaledDataObj.EMG_R2_scaled);
 8003048:	4b61      	ldr	r3, [pc, #388]	@ (80031d0 <InitExppackCtrl+0x3a0>)
 800304a:	9300      	str	r3, [sp, #0]
 800304c:	2301      	movs	r3, #1
 800304e:	2205      	movs	r2, #5
 8003050:	211a      	movs	r1, #26
 8003052:	2006      	movs	r0, #6
 8003054:	f005 fb36 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_EMG_R3,				DOP_INT16,	    	1,    &ScaledDataObj.EMG_R3_scaled);
 8003058:	4b5e      	ldr	r3, [pc, #376]	@ (80031d4 <InitExppackCtrl+0x3a4>)
 800305a:	9300      	str	r3, [sp, #0]
 800305c:	2301      	movs	r3, #1
 800305e:	2205      	movs	r2, #5
 8003060:	211b      	movs	r1, #27
 8003062:	2006      	movs	r0, #6
 8003064:	f005 fb2e 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_EMG_R4,				DOP_INT16,	    	1,    &ScaledDataObj.EMG_R4_scaled);
 8003068:	4b5b      	ldr	r3, [pc, #364]	@ (80031d8 <InitExppackCtrl+0x3a8>)
 800306a:	9300      	str	r3, [sp, #0]
 800306c:	2301      	movs	r3, #1
 800306e:	2205      	movs	r2, #5
 8003070:	211c      	movs	r1, #28
 8003072:	2006      	movs	r0, #6
 8003074:	f005 fb26 	bl	80086c4 <DOP_CreatePDO>

	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_FSR_L1,				DOP_UINT16,	    	1,    &ScaledDataObj.FSR_L1_scaled);
 8003078:	4b58      	ldr	r3, [pc, #352]	@ (80031dc <InitExppackCtrl+0x3ac>)
 800307a:	9300      	str	r3, [sp, #0]
 800307c:	2301      	movs	r3, #1
 800307e:	2202      	movs	r2, #2
 8003080:	211d      	movs	r1, #29
 8003082:	2006      	movs	r0, #6
 8003084:	f005 fb1e 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_FSR_L2,				DOP_UINT16,	    	1,    &ScaledDataObj.FSR_L2_scaled);
 8003088:	4b55      	ldr	r3, [pc, #340]	@ (80031e0 <InitExppackCtrl+0x3b0>)
 800308a:	9300      	str	r3, [sp, #0]
 800308c:	2301      	movs	r3, #1
 800308e:	2202      	movs	r2, #2
 8003090:	211e      	movs	r1, #30
 8003092:	2006      	movs	r0, #6
 8003094:	f005 fb16 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_FSR_L3,				DOP_UINT16,	    	1,    &ScaledDataObj.FSR_L3_scaled);
 8003098:	4b52      	ldr	r3, [pc, #328]	@ (80031e4 <InitExppackCtrl+0x3b4>)
 800309a:	9300      	str	r3, [sp, #0]
 800309c:	2301      	movs	r3, #1
 800309e:	2202      	movs	r2, #2
 80030a0:	211f      	movs	r1, #31
 80030a2:	2006      	movs	r0, #6
 80030a4:	f005 fb0e 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_FSR_L4,				DOP_UINT16,	    	1,    &ScaledDataObj.FSR_L4_scaled);
 80030a8:	4b4f      	ldr	r3, [pc, #316]	@ (80031e8 <InitExppackCtrl+0x3b8>)
 80030aa:	9300      	str	r3, [sp, #0]
 80030ac:	2301      	movs	r3, #1
 80030ae:	2202      	movs	r2, #2
 80030b0:	2120      	movs	r1, #32
 80030b2:	2006      	movs	r0, #6
 80030b4:	f005 fb06 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_FSR_R1,				DOP_UINT16,	    	1,    &ScaledDataObj.FSR_R1_scaled);
 80030b8:	4b4c      	ldr	r3, [pc, #304]	@ (80031ec <InitExppackCtrl+0x3bc>)
 80030ba:	9300      	str	r3, [sp, #0]
 80030bc:	2301      	movs	r3, #1
 80030be:	2202      	movs	r2, #2
 80030c0:	2121      	movs	r1, #33	@ 0x21
 80030c2:	2006      	movs	r0, #6
 80030c4:	f005 fafe 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_FSR_R2,				DOP_UINT16,	    	1,    &ScaledDataObj.FSR_R2_scaled);
 80030c8:	4b49      	ldr	r3, [pc, #292]	@ (80031f0 <InitExppackCtrl+0x3c0>)
 80030ca:	9300      	str	r3, [sp, #0]
 80030cc:	2301      	movs	r3, #1
 80030ce:	2202      	movs	r2, #2
 80030d0:	2122      	movs	r1, #34	@ 0x22
 80030d2:	2006      	movs	r0, #6
 80030d4:	f005 faf6 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_FSR_R3,				DOP_UINT16,	    	1,    &ScaledDataObj.FSR_R3_scaled);
 80030d8:	4b46      	ldr	r3, [pc, #280]	@ (80031f4 <InitExppackCtrl+0x3c4>)
 80030da:	9300      	str	r3, [sp, #0]
 80030dc:	2301      	movs	r3, #1
 80030de:	2202      	movs	r2, #2
 80030e0:	2123      	movs	r1, #35	@ 0x23
 80030e2:	2006      	movs	r0, #6
 80030e4:	f005 faee 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_FSR_R4,				DOP_UINT16,	    	1,    &ScaledDataObj.FSR_R4_scaled);
 80030e8:	4b43      	ldr	r3, [pc, #268]	@ (80031f8 <InitExppackCtrl+0x3c8>)
 80030ea:	9300      	str	r3, [sp, #0]
 80030ec:	2301      	movs	r3, #1
 80030ee:	2202      	movs	r2, #2
 80030f0:	2124      	movs	r1, #36	@ 0x24
 80030f2:	2006      	movs	r0, #6
 80030f4:	f005 fae6 	bl	80086c4 <DOP_CreatePDO>

	/* For HAR_Demo_4 */
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_EMG_HARDEMO_1,		DOP_INT16,	    	1,    &ScaledDataObj.EMG_RAWSIGN);
 80030f8:	4b40      	ldr	r3, [pc, #256]	@ (80031fc <InitExppackCtrl+0x3cc>)
 80030fa:	9300      	str	r3, [sp, #0]
 80030fc:	2301      	movs	r3, #1
 80030fe:	2205      	movs	r2, #5
 8003100:	2125      	movs	r1, #37	@ 0x25
 8003102:	2006      	movs	r0, #6
 8003104:	f005 fade 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_EMG_HARDEMO_2,		DOP_UINT16,	    	1,    &ScaledDataObj.EMG_ENVELOPE);
 8003108:	4b3d      	ldr	r3, [pc, #244]	@ (8003200 <InitExppackCtrl+0x3d0>)
 800310a:	9300      	str	r3, [sp, #0]
 800310c:	2301      	movs	r3, #1
 800310e:	2202      	movs	r2, #2
 8003110:	2126      	movs	r1, #38	@ 0x26
 8003112:	2006      	movs	r0, #6
 8003114:	f005 fad6 	bl	80086c4 <DOP_CreatePDO>
//	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_EMG_HARDEMO_3,		DOP_UINT16,	    	1,    &ScaledDataObj.EMG_MA);

	/* For KW_Univ */
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_CONTROL_INPUT_RH,	DOP_INT16,	    	1,    &ScaledDataObj.control_input_RH);
 8003118:	4b3a      	ldr	r3, [pc, #232]	@ (8003204 <InitExppackCtrl+0x3d4>)
 800311a:	9300      	str	r3, [sp, #0]
 800311c:	2301      	movs	r3, #1
 800311e:	2205      	movs	r2, #5
 8003120:	2128      	movs	r1, #40	@ 0x28
 8003122:	2006      	movs	r0, #6
 8003124:	f005 face 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_CONTROL_INPUT_LH,	DOP_INT16,	    	1,    &ScaledDataObj.control_input_LH);
 8003128:	4b37      	ldr	r3, [pc, #220]	@ (8003208 <InitExppackCtrl+0x3d8>)
 800312a:	9300      	str	r3, [sp, #0]
 800312c:	2301      	movs	r3, #1
 800312e:	2205      	movs	r2, #5
 8003130:	2129      	movs	r1, #41	@ 0x29
 8003132:	2006      	movs	r0, #6
 8003134:	f005 fac6 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_EMG_RAW,				DOP_INT16,	    	1,    &ScaledDataObj.EMG_RAW);
 8003138:	4b34      	ldr	r3, [pc, #208]	@ (800320c <InitExppackCtrl+0x3dc>)
 800313a:	9300      	str	r3, [sp, #0]
 800313c:	2301      	movs	r3, #1
 800313e:	2205      	movs	r2, #5
 8003140:	212a      	movs	r1, #42	@ 0x2a
 8003142:	2006      	movs	r0, #6
 8003144:	f005 fabe 	bl	80086c4 <DOP_CreatePDO>
 8003148:	e062      	b.n	8003210 <InitExppackCtrl+0x3e0>
 800314a:	bf00      	nop
 800314c:	240008fc 	.word	0x240008fc
 8003150:	240013f8 	.word	0x240013f8
 8003154:	240013fc 	.word	0x240013fc
 8003158:	24001400 	.word	0x24001400
 800315c:	08003589 	.word	0x08003589
 8003160:	0800359d 	.word	0x0800359d
 8003164:	080036a9 	.word	0x080036a9
 8003168:	080035c9 	.word	0x080035c9
 800316c:	080035ad 	.word	0x080035ad
 8003170:	080036bd 	.word	0x080036bd
 8003174:	08004f99 	.word	0x08004f99
 8003178:	08004541 	.word	0x08004541
 800317c:	080044f1 	.word	0x080044f1
 8003180:	08005ab9 	.word	0x08005ab9
 8003184:	08005061 	.word	0x08005061
 8003188:	08005011 	.word	0x08005011
 800318c:	08006b05 	.word	0x08006b05
 8003190:	080067c5 	.word	0x080067c5
 8003194:	08006f01 	.word	0x08006f01
 8003198:	08006bc1 	.word	0x08006bc1
 800319c:	2400138c 	.word	0x2400138c
 80031a0:	2400138e 	.word	0x2400138e
 80031a4:	24001390 	.word	0x24001390
 80031a8:	24001392 	.word	0x24001392
 80031ac:	24001394 	.word	0x24001394
 80031b0:	24001396 	.word	0x24001396
 80031b4:	24001398 	.word	0x24001398
 80031b8:	2400139a 	.word	0x2400139a
 80031bc:	2400139c 	.word	0x2400139c
 80031c0:	2400139e 	.word	0x2400139e
 80031c4:	240013a0 	.word	0x240013a0
 80031c8:	240013a2 	.word	0x240013a2
 80031cc:	240013a4 	.word	0x240013a4
 80031d0:	240013a6 	.word	0x240013a6
 80031d4:	240013a8 	.word	0x240013a8
 80031d8:	240013aa 	.word	0x240013aa
 80031dc:	240013ac 	.word	0x240013ac
 80031e0:	240013ae 	.word	0x240013ae
 80031e4:	240013b0 	.word	0x240013b0
 80031e8:	240013b2 	.word	0x240013b2
 80031ec:	240013b4 	.word	0x240013b4
 80031f0:	240013b6 	.word	0x240013b6
 80031f4:	240013b8 	.word	0x240013b8
 80031f8:	240013ba 	.word	0x240013ba
 80031fc:	240013bc 	.word	0x240013bc
 8003200:	240013be 	.word	0x240013be
 8003204:	240013c2 	.word	0x240013c2
 8003208:	240013c4 	.word	0x240013c4
 800320c:	240013c6 	.word	0x240013c6
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_EMG_PROCESSED,		DOP_UINT16,	    	1,    &ScaledDataObj.EMG_PROCESSED);
 8003210:	4b85      	ldr	r3, [pc, #532]	@ (8003428 <InitExppackCtrl+0x5f8>)
 8003212:	9300      	str	r3, [sp, #0]
 8003214:	2301      	movs	r3, #1
 8003216:	2202      	movs	r2, #2
 8003218:	212b      	movs	r1, #43	@ 0x2b
 800321a:	2006      	movs	r0, #6
 800321c:	f005 fa52 	bl	80086c4 <DOP_CreatePDO>

	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_PVECTOR_REF_RH,		DOP_FLOAT32,	    1,    &ScaledDataObj.Pvector_ref_RH);
 8003220:	4b82      	ldr	r3, [pc, #520]	@ (800342c <InitExppackCtrl+0x5fc>)
 8003222:	9300      	str	r3, [sp, #0]
 8003224:	2301      	movs	r3, #1
 8003226:	2207      	movs	r2, #7
 8003228:	212c      	movs	r1, #44	@ 0x2c
 800322a:	2006      	movs	r0, #6
 800322c:	f005 fa4a 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_PVECTOR_REF_LH,		DOP_FLOAT32,	    1,    &ScaledDataObj.Pvector_ref_LH);
 8003230:	4b7f      	ldr	r3, [pc, #508]	@ (8003430 <InitExppackCtrl+0x600>)
 8003232:	9300      	str	r3, [sp, #0]
 8003234:	2301      	movs	r3, #1
 8003236:	2207      	movs	r2, #7
 8003238:	212d      	movs	r1, #45	@ 0x2d
 800323a:	2006      	movs	r0, #6
 800323c:	f005 fa42 	bl	80086c4 <DOP_CreatePDO>

	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_CONTROL_MODE,		DOP_UINT8,	    	1,    &ScaledDataObj.control_mode);
 8003240:	4b7c      	ldr	r3, [pc, #496]	@ (8003434 <InitExppackCtrl+0x604>)
 8003242:	9300      	str	r3, [sp, #0]
 8003244:	2301      	movs	r3, #1
 8003246:	2201      	movs	r2, #1
 8003248:	212e      	movs	r1, #46	@ 0x2e
 800324a:	2006      	movs	r0, #6
 800324c:	f005 fa3a 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_ACK_SIGNAL,			DOP_UINT8,	    	1,    &ackSignal);
 8003250:	4b79      	ldr	r3, [pc, #484]	@ (8003438 <InitExppackCtrl+0x608>)
 8003252:	9300      	str	r3, [sp, #0]
 8003254:	2301      	movs	r3, #1
 8003256:	2201      	movs	r2, #1
 8003258:	212f      	movs	r1, #47	@ 0x2f
 800325a:	2006      	movs	r0, #6
 800325c:	f005 fa32 	bl	80086c4 <DOP_CreatePDO>

	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_FREE_VAR1,			DOP_FLOAT32,		1,    &ScaledDataObj.free_var1);
 8003260:	4b76      	ldr	r3, [pc, #472]	@ (800343c <InitExppackCtrl+0x60c>)
 8003262:	9300      	str	r3, [sp, #0]
 8003264:	2301      	movs	r3, #1
 8003266:	2207      	movs	r2, #7
 8003268:	2130      	movs	r1, #48	@ 0x30
 800326a:	2006      	movs	r0, #6
 800326c:	f005 fa2a 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_EXTDEV, 	 PDO_ID_EXTDEV_FREE_VAR2,			DOP_FLOAT32,		1,    &ScaledDataObj.free_var2);
 8003270:	4b73      	ldr	r3, [pc, #460]	@ (8003440 <InitExppackCtrl+0x610>)
 8003272:	9300      	str	r3, [sp, #0]
 8003274:	2301      	movs	r3, #1
 8003276:	2207      	movs	r2, #7
 8003278:	2131      	movs	r1, #49	@ 0x31
 800327a:	2006      	movs	r0, #6
 800327c:	f005 fa22 	bl	80086c4 <DOP_CreatePDO>

	// SDO
	DOP_COMMON_SDO_CREATE(TASK_ID_EXTDEV)
 8003280:	4b70      	ldr	r3, [pc, #448]	@ (8003444 <InitExppackCtrl+0x614>)
 8003282:	2201      	movs	r2, #1
 8003284:	2100      	movs	r1, #0
 8003286:	2006      	movs	r0, #6
 8003288:	f005 f98c 	bl	80085a4 <DOP_CreateSDO>
 800328c:	4b6e      	ldr	r3, [pc, #440]	@ (8003448 <InitExppackCtrl+0x618>)
 800328e:	2201      	movs	r2, #1
 8003290:	2101      	movs	r1, #1
 8003292:	2006      	movs	r0, #6
 8003294:	f005 f986 	bl	80085a4 <DOP_CreateSDO>
 8003298:	4b6c      	ldr	r3, [pc, #432]	@ (800344c <InitExppackCtrl+0x61c>)
 800329a:	2201      	movs	r2, #1
 800329c:	2102      	movs	r1, #2
 800329e:	2006      	movs	r0, #6
 80032a0:	f005 f980 	bl	80085a4 <DOP_CreateSDO>
 80032a4:	4b6a      	ldr	r3, [pc, #424]	@ (8003450 <InitExppackCtrl+0x620>)
 80032a6:	2201      	movs	r2, #1
 80032a8:	2103      	movs	r1, #3
 80032aa:	2006      	movs	r0, #6
 80032ac:	f005 f97a 	bl	80085a4 <DOP_CreateSDO>
	DOP_CreateSDO(TASK_ID_EXTDEV,	SDO_ID_EXTDEV_GET_THIGH_THETA_RH,	DOP_INT16,	GetThighThetaRH);
 80032b0:	4b68      	ldr	r3, [pc, #416]	@ (8003454 <InitExppackCtrl+0x624>)
 80032b2:	2205      	movs	r2, #5
 80032b4:	2108      	movs	r1, #8
 80032b6:	2006      	movs	r0, #6
 80032b8:	f005 f974 	bl	80085a4 <DOP_CreateSDO>
	DOP_CreateSDO(TASK_ID_EXTDEV,	SDO_ID_EXTDEV_GET_THIGH_THETA_LH,	DOP_INT16,	GetThighThetaLH);
 80032bc:	4b66      	ldr	r3, [pc, #408]	@ (8003458 <InitExppackCtrl+0x628>)
 80032be:	2205      	movs	r2, #5
 80032c0:	2109      	movs	r1, #9
 80032c2:	2006      	movs	r0, #6
 80032c4:	f005 f96e 	bl	80085a4 <DOP_CreateSDO>
	DOP_CreateSDO(TASK_ID_EXTDEV,	SDO_ID_EXTDEV_GET_THETA_RH,	DOP_INT16,	GetThetaRH);
 80032c8:	4b64      	ldr	r3, [pc, #400]	@ (800345c <InitExppackCtrl+0x62c>)
 80032ca:	2205      	movs	r2, #5
 80032cc:	210a      	movs	r1, #10
 80032ce:	2006      	movs	r0, #6
 80032d0:	f005 f968 	bl	80085a4 <DOP_CreateSDO>
	DOP_CreateSDO(TASK_ID_EXTDEV,	SDO_ID_EXTDEV_GET_THETA_LH,	DOP_INT16,	GetThetaLH);
 80032d4:	4b62      	ldr	r3, [pc, #392]	@ (8003460 <InitExppackCtrl+0x630>)
 80032d6:	2205      	movs	r2, #5
 80032d8:	210b      	movs	r1, #11
 80032da:	2006      	movs	r0, #6
 80032dc:	f005 f962 	bl	80085a4 <DOP_CreateSDO>
	DOP_CreateSDO(TASK_ID_EXTDEV,	SDO_ID_EXTDEV_GET_ACCX_RH,	DOP_INT16,	GetAccXRH);
 80032e0:	4b60      	ldr	r3, [pc, #384]	@ (8003464 <InitExppackCtrl+0x634>)
 80032e2:	2205      	movs	r2, #5
 80032e4:	210c      	movs	r1, #12
 80032e6:	2006      	movs	r0, #6
 80032e8:	f005 f95c 	bl	80085a4 <DOP_CreateSDO>
	DOP_CreateSDO(TASK_ID_EXTDEV,	SDO_ID_EXTDEV_GET_ACCX_LH,	DOP_INT16,	GetAccXLH);
 80032ec:	4b5e      	ldr	r3, [pc, #376]	@ (8003468 <InitExppackCtrl+0x638>)
 80032ee:	2205      	movs	r2, #5
 80032f0:	210d      	movs	r1, #13
 80032f2:	2006      	movs	r0, #6
 80032f4:	f005 f956 	bl	80085a4 <DOP_CreateSDO>
	DOP_CreateSDO(TASK_ID_EXTDEV,	SDO_ID_EXTDEV_GET_ACCY_RH,	DOP_INT16,	GetAccYRH);
 80032f8:	4b5c      	ldr	r3, [pc, #368]	@ (800346c <InitExppackCtrl+0x63c>)
 80032fa:	2205      	movs	r2, #5
 80032fc:	210e      	movs	r1, #14
 80032fe:	2006      	movs	r0, #6
 8003300:	f005 f950 	bl	80085a4 <DOP_CreateSDO>
	DOP_CreateSDO(TASK_ID_EXTDEV,	SDO_ID_EXTDEV_GET_ACCY_LH,	DOP_INT16,	GetAccYLH);
 8003304:	4b5a      	ldr	r3, [pc, #360]	@ (8003470 <InitExppackCtrl+0x640>)
 8003306:	2205      	movs	r2, #5
 8003308:	210f      	movs	r1, #15
 800330a:	2006      	movs	r0, #6
 800330c:	f005 f94a 	bl	80085a4 <DOP_CreateSDO>
	DOP_CreateSDO(TASK_ID_EXTDEV,	SDO_ID_EXTDEV_GET_GYRZ_RH,	DOP_INT16,	GetGyrZRH);
 8003310:	4b58      	ldr	r3, [pc, #352]	@ (8003474 <InitExppackCtrl+0x644>)
 8003312:	2205      	movs	r2, #5
 8003314:	2110      	movs	r1, #16
 8003316:	2006      	movs	r0, #6
 8003318:	f005 f944 	bl	80085a4 <DOP_CreateSDO>
	DOP_CreateSDO(TASK_ID_EXTDEV,	SDO_ID_EXTDEV_GET_GYRZ_LH,	DOP_INT16,	GetGyrZLH);
 800331c:	4b56      	ldr	r3, [pc, #344]	@ (8003478 <InitExppackCtrl+0x648>)
 800331e:	2205      	movs	r2, #5
 8003320:	2111      	movs	r1, #17
 8003322:	2006      	movs	r0, #6
 8003324:	f005 f93e 	bl	80085a4 <DOP_CreateSDO>
	DOP_CreateSDO(TASK_ID_EXTDEV,	SDO_ID_EXTDEV_GET_ASSIST_LEVEL,	DOP_INT16,	GetAssistLevel);
 8003328:	4b54      	ldr	r3, [pc, #336]	@ (800347c <InitExppackCtrl+0x64c>)
 800332a:	2205      	movs	r2, #5
 800332c:	2112      	movs	r1, #18
 800332e:	2006      	movs	r0, #6
 8003330:	f005 f938 	bl	80085a4 <DOP_CreateSDO>
	DOP_CreateSDO(TASK_ID_EXTDEV,	SDO_ID_EXTDEV_FSM_CURR,    	DOP_UINT8,	Get_SUIT_State_curr);
 8003334:	4b52      	ldr	r3, [pc, #328]	@ (8003480 <InitExppackCtrl+0x650>)
 8003336:	2201      	movs	r2, #1
 8003338:	211e      	movs	r1, #30
 800333a:	2006      	movs	r0, #6
 800333c:	f005 f932 	bl	80085a4 <DOP_CreateSDO>

	DOP_CreateSDO(TASK_ID_EXTDEV,	SDO_ID_EXTDEV_MOTIONMAP_ID,    DOP_UINT8,	Set_P_Vector_MotionMap);
 8003340:	4b50      	ldr	r3, [pc, #320]	@ (8003484 <InitExppackCtrl+0x654>)
 8003342:	2201      	movs	r2, #1
 8003344:	2113      	movs	r1, #19
 8003346:	2006      	movs	r0, #6
 8003348:	f005 f92c 	bl	80085a4 <DOP_CreateSDO>
	DOP_CreateSDO(TASK_ID_EXTDEV,	SDO_ID_EXTDEV_P_VECTOR_YD_RH,  DOP_INT16,	Set_P_Vector_Yd_RH);
 800334c:	4b4e      	ldr	r3, [pc, #312]	@ (8003488 <InitExppackCtrl+0x658>)
 800334e:	2205      	movs	r2, #5
 8003350:	2114      	movs	r1, #20
 8003352:	2006      	movs	r0, #6
 8003354:	f005 f926 	bl	80085a4 <DOP_CreateSDO>
	DOP_CreateSDO(TASK_ID_EXTDEV,	SDO_ID_EXTDEV_P_VECTOR_L_RH,   DOP_UINT16,	Set_P_Vector_L_RH);
 8003358:	4b4c      	ldr	r3, [pc, #304]	@ (800348c <InitExppackCtrl+0x65c>)
 800335a:	2202      	movs	r2, #2
 800335c:	2115      	movs	r1, #21
 800335e:	2006      	movs	r0, #6
 8003360:	f005 f920 	bl	80085a4 <DOP_CreateSDO>
	DOP_CreateSDO(TASK_ID_EXTDEV,	SDO_ID_EXTDEV_P_VECTOR_S0_RH,  DOP_UINT8,	Set_P_Vector_S0_RH);
 8003364:	4b4a      	ldr	r3, [pc, #296]	@ (8003490 <InitExppackCtrl+0x660>)
 8003366:	2201      	movs	r2, #1
 8003368:	2116      	movs	r1, #22
 800336a:	2006      	movs	r0, #6
 800336c:	f005 f91a 	bl	80085a4 <DOP_CreateSDO>
	DOP_CreateSDO(TASK_ID_EXTDEV,	SDO_ID_EXTDEV_P_VECTOR_SD_RH,  DOP_UINT8,	Set_P_Vector_Sd_RH);
 8003370:	4b48      	ldr	r3, [pc, #288]	@ (8003494 <InitExppackCtrl+0x664>)
 8003372:	2201      	movs	r2, #1
 8003374:	2117      	movs	r1, #23
 8003376:	2006      	movs	r0, #6
 8003378:	f005 f914 	bl	80085a4 <DOP_CreateSDO>
	DOP_CreateSDO(TASK_ID_EXTDEV,	SDO_ID_EXTDEV_P_VECTOR_YD_LH,  DOP_INT16,	Set_P_Vector_Yd_LH);
 800337c:	4b46      	ldr	r3, [pc, #280]	@ (8003498 <InitExppackCtrl+0x668>)
 800337e:	2205      	movs	r2, #5
 8003380:	2118      	movs	r1, #24
 8003382:	2006      	movs	r0, #6
 8003384:	f005 f90e 	bl	80085a4 <DOP_CreateSDO>
	DOP_CreateSDO(TASK_ID_EXTDEV,	SDO_ID_EXTDEV_P_VECTOR_L_LH,   DOP_UINT16,	Set_P_Vector_L_LH);
 8003388:	4b44      	ldr	r3, [pc, #272]	@ (800349c <InitExppackCtrl+0x66c>)
 800338a:	2202      	movs	r2, #2
 800338c:	2119      	movs	r1, #25
 800338e:	2006      	movs	r0, #6
 8003390:	f005 f908 	bl	80085a4 <DOP_CreateSDO>
	DOP_CreateSDO(TASK_ID_EXTDEV,	SDO_ID_EXTDEV_P_VECTOR_S0_LH,  DOP_UINT8,	Set_P_Vector_S0_LH);
 8003394:	4b42      	ldr	r3, [pc, #264]	@ (80034a0 <InitExppackCtrl+0x670>)
 8003396:	2201      	movs	r2, #1
 8003398:	211a      	movs	r1, #26
 800339a:	2006      	movs	r0, #6
 800339c:	f005 f902 	bl	80085a4 <DOP_CreateSDO>
	DOP_CreateSDO(TASK_ID_EXTDEV,	SDO_ID_EXTDEV_P_VECTOR_SD_LH,  DOP_UINT8,	Set_P_Vector_Sd_LH);
 80033a0:	4b40      	ldr	r3, [pc, #256]	@ (80034a4 <InitExppackCtrl+0x674>)
 80033a2:	2201      	movs	r2, #1
 80033a4:	211b      	movs	r1, #27
 80033a6:	2006      	movs	r0, #6
 80033a8:	f005 f8fc 	bl	80085a4 <DOP_CreateSDO>

	DOP_CreateSDO(TASK_ID_EXTDEV,	SDO_ID_EXTDEV_F_VECTOR_MODEID_RH,  		DOP_UINT8,	Set_F_Vector_ModeIDX_RH);
 80033ac:	4b3e      	ldr	r3, [pc, #248]	@ (80034a8 <InitExppackCtrl+0x678>)
 80033ae:	2201      	movs	r2, #1
 80033b0:	211f      	movs	r1, #31
 80033b2:	2006      	movs	r0, #6
 80033b4:	f005 f8f6 	bl	80085a4 <DOP_CreateSDO>
	DOP_CreateSDO(TASK_ID_EXTDEV,	SDO_ID_EXTDEV_F_VECTOR_COEFFICIENT_RH,	DOP_INT16,	Set_F_Vector_Coeff_RH);
 80033b8:	4b3c      	ldr	r3, [pc, #240]	@ (80034ac <InitExppackCtrl+0x67c>)
 80033ba:	2205      	movs	r2, #5
 80033bc:	2120      	movs	r1, #32
 80033be:	2006      	movs	r0, #6
 80033c0:	f005 f8f0 	bl	80085a4 <DOP_CreateSDO>
	DOP_CreateSDO(TASK_ID_EXTDEV,	SDO_ID_EXTDEV_F_VECTOR_GLOBALID_RH,  	DOP_UINT16,	Set_F_Vector_GlobalID_RH);
 80033c4:	4b3a      	ldr	r3, [pc, #232]	@ (80034b0 <InitExppackCtrl+0x680>)
 80033c6:	2202      	movs	r2, #2
 80033c8:	2121      	movs	r1, #33	@ 0x21
 80033ca:	2006      	movs	r0, #6
 80033cc:	f005 f8ea 	bl	80085a4 <DOP_CreateSDO>
	DOP_CreateSDO(TASK_ID_EXTDEV,	SDO_ID_EXTDEV_F_VECTOR_DELAY_RH,  		DOP_UINT16,	Set_F_Vector_Delay_RH);
 80033d0:	4b38      	ldr	r3, [pc, #224]	@ (80034b4 <InitExppackCtrl+0x684>)
 80033d2:	2202      	movs	r2, #2
 80033d4:	2122      	movs	r1, #34	@ 0x22
 80033d6:	2006      	movs	r0, #6
 80033d8:	f005 f8e4 	bl	80085a4 <DOP_CreateSDO>
	DOP_CreateSDO(TASK_ID_EXTDEV,	SDO_ID_EXTDEV_F_VECTOR_MODEID_LH,  		DOP_UINT8,	Set_F_Vector_ModeIDX_LH);
 80033dc:	4b36      	ldr	r3, [pc, #216]	@ (80034b8 <InitExppackCtrl+0x688>)
 80033de:	2201      	movs	r2, #1
 80033e0:	2123      	movs	r1, #35	@ 0x23
 80033e2:	2006      	movs	r0, #6
 80033e4:	f005 f8de 	bl	80085a4 <DOP_CreateSDO>
	DOP_CreateSDO(TASK_ID_EXTDEV,	SDO_ID_EXTDEV_F_VECTOR_COEFFICIENT_LH,	DOP_INT16,	Set_F_Vector_Coeff_LH);
 80033e8:	4b34      	ldr	r3, [pc, #208]	@ (80034bc <InitExppackCtrl+0x68c>)
 80033ea:	2205      	movs	r2, #5
 80033ec:	2124      	movs	r1, #36	@ 0x24
 80033ee:	2006      	movs	r0, #6
 80033f0:	f005 f8d8 	bl	80085a4 <DOP_CreateSDO>
	DOP_CreateSDO(TASK_ID_EXTDEV,	SDO_ID_EXTDEV_F_VECTOR_GLOBALID_LH,  	DOP_UINT16,	Set_F_Vector_GlobalID_LH);
 80033f4:	4b32      	ldr	r3, [pc, #200]	@ (80034c0 <InitExppackCtrl+0x690>)
 80033f6:	2202      	movs	r2, #2
 80033f8:	2125      	movs	r1, #37	@ 0x25
 80033fa:	2006      	movs	r0, #6
 80033fc:	f005 f8d2 	bl	80085a4 <DOP_CreateSDO>
	DOP_CreateSDO(TASK_ID_EXTDEV,	SDO_ID_EXTDEV_F_VECTOR_DELAY_LH,  		DOP_UINT16,	Set_F_Vector_Delay_LH);
 8003400:	4b30      	ldr	r3, [pc, #192]	@ (80034c4 <InitExppackCtrl+0x694>)
 8003402:	2202      	movs	r2, #2
 8003404:	2126      	movs	r1, #38	@ 0x26
 8003406:	2006      	movs	r0, #6
 8003408:	f005 f8cc 	bl	80085a4 <DOP_CreateSDO>

	/* Timer Callback Allocation */
	if (IOIF_StartTimIT(IOIF_TIM2) > 0) {
 800340c:	2002      	movs	r0, #2
 800340e:	f006 ff82 	bl	800a316 <IOIF_StartTimIT>
		//TODO: ERROR PROCESS
	}
	IOIF_SetTimCB(IOIF_TIM2, IOIF_TIM_PERIOD_ELAPSED_CALLBACK, RunExppackCtrl, NULL);
 8003412:	2300      	movs	r3, #0
 8003414:	4a2c      	ldr	r2, [pc, #176]	@ (80034c8 <InitExppackCtrl+0x698>)
 8003416:	2100      	movs	r1, #0
 8003418:	2002      	movs	r0, #2
 800341a:	f006 ff92 	bl	800a342 <IOIF_SetTimCB>
}
 800341e:	bf00      	nop
 8003420:	3760      	adds	r7, #96	@ 0x60
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	240013cc 	.word	0x240013cc
 800342c:	240013e4 	.word	0x240013e4
 8003430:	240013e8 	.word	0x240013e8
 8003434:	240013ec 	.word	0x240013ec
 8003438:	24000856 	.word	0x24000856
 800343c:	240013d0 	.word	0x240013d0
 8003440:	240013d4 	.word	0x240013d4
 8003444:	08002c91 	.word	0x08002c91
 8003448:	08002cc9 	.word	0x08002cc9
 800344c:	08002d01 	.word	0x08002d01
 8003450:	08002d79 	.word	0x08002d79
 8003454:	08003d31 	.word	0x08003d31
 8003458:	08003d81 	.word	0x08003d81
 800345c:	08003dd1 	.word	0x08003dd1
 8003460:	08003e21 	.word	0x08003e21
 8003464:	08003e71 	.word	0x08003e71
 8003468:	08003ec1 	.word	0x08003ec1
 800346c:	08003f11 	.word	0x08003f11
 8003470:	08003f61 	.word	0x08003f61
 8003474:	08003fb1 	.word	0x08003fb1
 8003478:	08004001 	.word	0x08004001
 800347c:	08004051 	.word	0x08004051
 8003480:	080040a5 	.word	0x080040a5
 8003484:	080040e9 	.word	0x080040e9
 8003488:	08004119 	.word	0x08004119
 800348c:	080041ed 	.word	0x080041ed
 8003490:	080042f5 	.word	0x080042f5
 8003494:	080043c9 	.word	0x080043c9
 8003498:	08004181 	.word	0x08004181
 800349c:	0800426d 	.word	0x0800426d
 80034a0:	0800435d 	.word	0x0800435d
 80034a4:	08004459 	.word	0x08004459
 80034a8:	08005b31 	.word	0x08005b31
 80034ac:	08005cad 	.word	0x08005cad
 80034b0:	08005d19 	.word	0x08005d19
 80034b4:	08005d85 	.word	0x08005d85
 80034b8:	08005e6d 	.word	0x08005e6d
 80034bc:	08005fed 	.word	0x08005fed
 80034c0:	08006059 	.word	0x08006059
 80034c4:	080060c5 	.word	0x080060c5
 80034c8:	080034cd 	.word	0x080034cd

080034cc <RunExppackCtrl>:

void RunExppackCtrl(void* params)
{
 80034cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80034d0:	b084      	sub	sp, #16
 80034d2:	af00      	add	r7, sp, #0
 80034d4:	60f8      	str	r0, [r7, #12]
	/* Loop Start Time Check */							// pMMG DAQ에서 DWT->CYCCNT 사용하므로, 이 부분 사용 금지
//	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
//	DWT->CYCCNT = 0;
//	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
	EXTDEVcodeStartTick = DWT->CYCCNT;
 80034d6:	4b26      	ldr	r3, [pc, #152]	@ (8003570 <RunExppackCtrl+0xa4>)
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	4a26      	ldr	r2, [pc, #152]	@ (8003574 <RunExppackCtrl+0xa8>)
 80034dc:	6013      	str	r3, [r2, #0]

	/* Run Device */
	RunTask(&exppackCtrlTask);
 80034de:	4826      	ldr	r0, [pc, #152]	@ (8003578 <RunExppackCtrl+0xac>)
 80034e0:	f006 fb98 	bl	8009c14 <RunTask>

	/* Elapsed Time Check */
	EXTDEVcodeEndTick = DWT->CYCCNT;
 80034e4:	4b22      	ldr	r3, [pc, #136]	@ (8003570 <RunExppackCtrl+0xa4>)
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	4a24      	ldr	r2, [pc, #144]	@ (800357c <RunExppackCtrl+0xb0>)
 80034ea:	6013      	str	r3, [r2, #0]
	if (EXTDEVcodeEndTick < EXTDEVcodeStartTick) {
 80034ec:	4b23      	ldr	r3, [pc, #140]	@ (800357c <RunExppackCtrl+0xb0>)
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	4b20      	ldr	r3, [pc, #128]	@ (8003574 <RunExppackCtrl+0xa8>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	429a      	cmp	r2, r3
 80034f6:	d226      	bcs.n	8003546 <RunExppackCtrl+0x7a>
		exppackCtrlTimeElap = ((4294967295 - EXTDEVcodeStartTick) + EXTDEVcodeEndTick) / 480;	// in microsecond (Roll-over)
 80034f8:	4b1e      	ldr	r3, [pc, #120]	@ (8003574 <RunExppackCtrl+0xa8>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	2200      	movs	r2, #0
 80034fe:	469a      	mov	sl, r3
 8003500:	4693      	mov	fp, r2
 8003502:	2300      	movs	r3, #0
 8003504:	f1da 34ff 	rsbs	r4, sl, #4294967295
 8003508:	eb63 050b 	sbc.w	r5, r3, fp
 800350c:	4b1b      	ldr	r3, [pc, #108]	@ (800357c <RunExppackCtrl+0xb0>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	2200      	movs	r2, #0
 8003512:	4698      	mov	r8, r3
 8003514:	4691      	mov	r9, r2
 8003516:	eb14 0308 	adds.w	r3, r4, r8
 800351a:	603b      	str	r3, [r7, #0]
 800351c:	eb45 0309 	adc.w	r3, r5, r9
 8003520:	607b      	str	r3, [r7, #4]
 8003522:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8003526:	f04f 0300 	mov.w	r3, #0
 800352a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800352e:	f7fd f83d 	bl	80005ac <__aeabi_ldivmod>
 8003532:	4602      	mov	r2, r0
 8003534:	460b      	mov	r3, r1
 8003536:	4610      	mov	r0, r2
 8003538:	4619      	mov	r1, r3
 800353a:	f7fc fff9 	bl	8000530 <__aeabi_l2f>
 800353e:	4603      	mov	r3, r0
 8003540:	4a0f      	ldr	r2, [pc, #60]	@ (8003580 <RunExppackCtrl+0xb4>)
 8003542:	6013      	str	r3, [r2, #0]
	}
	else {
		exppackCtrlTimeElap = (DWT->CYCCNT - EXTDEVcodeStartTick) / 480;				// in microsecond
	}
}
 8003544:	e00f      	b.n	8003566 <RunExppackCtrl+0x9a>
		exppackCtrlTimeElap = (DWT->CYCCNT - EXTDEVcodeStartTick) / 480;				// in microsecond
 8003546:	4b0a      	ldr	r3, [pc, #40]	@ (8003570 <RunExppackCtrl+0xa4>)
 8003548:	685a      	ldr	r2, [r3, #4]
 800354a:	4b0a      	ldr	r3, [pc, #40]	@ (8003574 <RunExppackCtrl+0xa8>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	1ad3      	subs	r3, r2, r3
 8003550:	4a0c      	ldr	r2, [pc, #48]	@ (8003584 <RunExppackCtrl+0xb8>)
 8003552:	fba2 2303 	umull	r2, r3, r2, r3
 8003556:	0a1b      	lsrs	r3, r3, #8
 8003558:	ee07 3a90 	vmov	s15, r3
 800355c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003560:	4b07      	ldr	r3, [pc, #28]	@ (8003580 <RunExppackCtrl+0xb4>)
 8003562:	edc3 7a00 	vstr	s15, [r3]
}
 8003566:	bf00      	nop
 8003568:	3710      	adds	r7, #16
 800356a:	46bd      	mov	sp, r7
 800356c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003570:	e0001000 	.word	0xe0001000
 8003574:	240014e8 	.word	0x240014e8
 8003578:	240008fc 	.word	0x240008fc
 800357c:	240014ec 	.word	0x240014ec
 8003580:	240013f4 	.word	0x240013f4
 8003584:	88888889 	.word	0x88888889

08003588 <StateOff_Run>:
 *------------------------------------------------------------
 * @brief Functions intended for internal use within this module.
 */

static void StateOff_Run(void)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	af00      	add	r7, sp, #0
	StateTransition(&exppackCtrlTask.stateMachine, TASK_STATE_STANDBY);
 800358c:	2101      	movs	r1, #1
 800358e:	4802      	ldr	r0, [pc, #8]	@ (8003598 <StateOff_Run+0x10>)
 8003590:	f006 fc53 	bl	8009e3a <StateTransition>
}
 8003594:	bf00      	nop
 8003596:	bd80      	pop	{r7, pc}
 8003598:	24000908 	.word	0x24000908

0800359c <StateStandby_Run>:

static void StateStandby_Run(void)
{
 800359c:	b480      	push	{r7}
 800359e:	af00      	add	r7, sp, #0

	DEBOUNCE_CNT++;
#endif

	// StateTransition(&exppackCtrlTask.stateMachine, TASK_STATE_ENABLE);
}
 80035a0:	bf00      	nop
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr
	...

080035ac <StateEnable_Ent>:

static void StateEnable_Ent(void)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	af00      	add	r7, sp, #0
	EntRoutines(&exppackCtrlTask.routine);
 80035b0:	4803      	ldr	r0, [pc, #12]	@ (80035c0 <StateEnable_Ent+0x14>)
 80035b2:	f006 fa1d 	bl	80099f0 <EntRoutines>

	exppackCtrlLoopCnt = 0;
 80035b6:	4b03      	ldr	r3, [pc, #12]	@ (80035c4 <StateEnable_Ent+0x18>)
 80035b8:	2200      	movs	r2, #0
 80035ba:	601a      	str	r2, [r3, #0]
}
 80035bc:	bf00      	nop
 80035be:	bd80      	pop	{r7, pc}
 80035c0:	2400093c 	.word	0x2400093c
 80035c4:	240013f0 	.word	0x240013f0

080035c8 <StateEnable_Run>:

static void StateEnable_Run(void)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	af00      	add	r7, sp, #0
	RunRoutines(&exppackCtrlTask.routine);
 80035cc:	4831      	ldr	r0, [pc, #196]	@ (8003694 <StateEnable_Run+0xcc>)
 80035ce:	f006 fa48 	bl	8009a62 <RunRoutines>

	/* Get pMMG data (1) A,B are activated(about 2.6ms), (2) A or B is activated(about 1.3ms) */
	if ( (ExtPackDataObj.pMMG_activated_A == 1) && (ExtPackDataObj.pMMG_activated_B == 1) ) {
 80035d2:	4b31      	ldr	r3, [pc, #196]	@ (8003698 <StateEnable_Run+0xd0>)
 80035d4:	f893 3834 	ldrb.w	r3, [r3, #2100]	@ 0x834
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d117      	bne.n	800360c <StateEnable_Run+0x44>
 80035dc:	4b2e      	ldr	r3, [pc, #184]	@ (8003698 <StateEnable_Run+0xd0>)
 80035de:	f893 3835 	ldrb.w	r3, [r3, #2101]	@ 0x835
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d112      	bne.n	800360c <StateEnable_Run+0x44>
		if (exppackCtrlLoopCnt % 3 == 0) {		// Sampling with 3ms
 80035e6:	4b2d      	ldr	r3, [pc, #180]	@ (800369c <StateEnable_Run+0xd4>)
 80035e8:	6819      	ldr	r1, [r3, #0]
 80035ea:	4b2d      	ldr	r3, [pc, #180]	@ (80036a0 <StateEnable_Run+0xd8>)
 80035ec:	fba3 2301 	umull	r2, r3, r3, r1
 80035f0:	085a      	lsrs	r2, r3, #1
 80035f2:	4613      	mov	r3, r2
 80035f4:	005b      	lsls	r3, r3, #1
 80035f6:	4413      	add	r3, r2
 80035f8:	1aca      	subs	r2, r1, r3
 80035fa:	2a00      	cmp	r2, #0
 80035fc:	d12d      	bne.n	800365a <StateEnable_Run+0x92>
			GetRawPMMG_A(&ExtPackDataObj);
 80035fe:	4826      	ldr	r0, [pc, #152]	@ (8003698 <StateEnable_Run+0xd0>)
 8003600:	f000 f87c 	bl	80036fc <GetRawPMMG_A>
			GetRawPMMG_B(&ExtPackDataObj);
 8003604:	4824      	ldr	r0, [pc, #144]	@ (8003698 <StateEnable_Run+0xd0>)
 8003606:	f000 f88b 	bl	8003720 <GetRawPMMG_B>
		if (exppackCtrlLoopCnt % 3 == 0) {		// Sampling with 3ms
 800360a:	e026      	b.n	800365a <StateEnable_Run+0x92>
		}
	}
	else if ( (ExtPackDataObj.pMMG_activated_A == 1) && (ExtPackDataObj.pMMG_activated_B == 0) ) {
 800360c:	4b22      	ldr	r3, [pc, #136]	@ (8003698 <StateEnable_Run+0xd0>)
 800360e:	f893 3834 	ldrb.w	r3, [r3, #2100]	@ 0x834
 8003612:	2b01      	cmp	r3, #1
 8003614:	d10e      	bne.n	8003634 <StateEnable_Run+0x6c>
 8003616:	4b20      	ldr	r3, [pc, #128]	@ (8003698 <StateEnable_Run+0xd0>)
 8003618:	f893 3835 	ldrb.w	r3, [r3, #2101]	@ 0x835
 800361c:	2b00      	cmp	r3, #0
 800361e:	d109      	bne.n	8003634 <StateEnable_Run+0x6c>
		if (exppackCtrlLoopCnt % 2 == 0) {		// Sampling with 2ms
 8003620:	4b1e      	ldr	r3, [pc, #120]	@ (800369c <StateEnable_Run+0xd4>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f003 0301 	and.w	r3, r3, #1
 8003628:	2b00      	cmp	r3, #0
 800362a:	d116      	bne.n	800365a <StateEnable_Run+0x92>
			GetRawPMMG_A(&ExtPackDataObj);
 800362c:	481a      	ldr	r0, [pc, #104]	@ (8003698 <StateEnable_Run+0xd0>)
 800362e:	f000 f865 	bl	80036fc <GetRawPMMG_A>
		if (exppackCtrlLoopCnt % 2 == 0) {		// Sampling with 2ms
 8003632:	e012      	b.n	800365a <StateEnable_Run+0x92>
		}
	}
	else if ( (ExtPackDataObj.pMMG_activated_A == 0) && (ExtPackDataObj.pMMG_activated_B == 1) ) {
 8003634:	4b18      	ldr	r3, [pc, #96]	@ (8003698 <StateEnable_Run+0xd0>)
 8003636:	f893 3834 	ldrb.w	r3, [r3, #2100]	@ 0x834
 800363a:	2b00      	cmp	r3, #0
 800363c:	d10d      	bne.n	800365a <StateEnable_Run+0x92>
 800363e:	4b16      	ldr	r3, [pc, #88]	@ (8003698 <StateEnable_Run+0xd0>)
 8003640:	f893 3835 	ldrb.w	r3, [r3, #2101]	@ 0x835
 8003644:	2b01      	cmp	r3, #1
 8003646:	d108      	bne.n	800365a <StateEnable_Run+0x92>
		if (exppackCtrlLoopCnt % 2 == 0) {		// Sampling with 2ms
 8003648:	4b14      	ldr	r3, [pc, #80]	@ (800369c <StateEnable_Run+0xd4>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 0301 	and.w	r3, r3, #1
 8003650:	2b00      	cmp	r3, #0
 8003652:	d102      	bne.n	800365a <StateEnable_Run+0x92>
			GetRawPMMG_B(&ExtPackDataObj);
 8003654:	4810      	ldr	r0, [pc, #64]	@ (8003698 <StateEnable_Run+0xd0>)
 8003656:	f000 f863 	bl	8003720 <GetRawPMMG_B>
		}
	}

	GetRawFSR(&ExtPackDataObj);
 800365a:	480f      	ldr	r0, [pc, #60]	@ (8003698 <StateEnable_Run+0xd0>)
 800365c:	f000 f872 	bl	8003744 <GetRawFSR>
	GetRawEMG(&ExtPackDataObj);
 8003660:	480d      	ldr	r0, [pc, #52]	@ (8003698 <StateEnable_Run+0xd0>)
 8003662:	f000 f8b1 	bl	80037c8 <GetRawEMG>

	/* Processing Part */
	ProcessEMG(&ExtPackDataObj);
 8003666:	480c      	ldr	r0, [pc, #48]	@ (8003698 <StateEnable_Run+0xd0>)
 8003668:	f000 fb4e 	bl	8003d08 <ProcessEMG>
	ExtPackDataObj.emg_data.emg_R2_LPF[0] = 2 * ExtPackDataObj.emg_data.emg_R2_LPF[0];	// For Demo_4
 800366c:	4b0a      	ldr	r3, [pc, #40]	@ (8003698 <StateEnable_Run+0xd0>)
 800366e:	edd3 7a32 	vldr	s15, [r3, #200]	@ 0xc8
 8003672:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003676:	4b08      	ldr	r3, [pc, #32]	@ (8003698 <StateEnable_Run+0xd0>)
 8003678:	edc3 7a32 	vstr	s15, [r3, #200]	@ 0xc8

	/* For KW_Univ */

	/* Scaling for PDO sending */
	ScalingForPDO(&ScaledDataObj, &ExtPackDataObj);
 800367c:	4906      	ldr	r1, [pc, #24]	@ (8003698 <StateEnable_Run+0xd0>)
 800367e:	4809      	ldr	r0, [pc, #36]	@ (80036a4 <StateEnable_Run+0xdc>)
 8003680:	f000 f924 	bl	80038cc <ScalingForPDO>
#endif

	DEBOUNCE_CNT++;
#endif

	exppackCtrlLoopCnt++;
 8003684:	4b05      	ldr	r3, [pc, #20]	@ (800369c <StateEnable_Run+0xd4>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	3301      	adds	r3, #1
 800368a:	4a04      	ldr	r2, [pc, #16]	@ (800369c <StateEnable_Run+0xd4>)
 800368c:	6013      	str	r3, [r2, #0]
}
 800368e:	bf00      	nop
 8003690:	bd80      	pop	{r7, pc}
 8003692:	bf00      	nop
 8003694:	2400093c 	.word	0x2400093c
 8003698:	24000b44 	.word	0x24000b44
 800369c:	240013f0 	.word	0x240013f0
 80036a0:	aaaaaaab 	.word	0xaaaaaaab
 80036a4:	2400138c 	.word	0x2400138c

080036a8 <StateEnable_Ext>:

static void StateEnable_Ext(void)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	af00      	add	r7, sp, #0
    ExtRoutines(&exppackCtrlTask.routine);
 80036ac:	4802      	ldr	r0, [pc, #8]	@ (80036b8 <StateEnable_Ext+0x10>)
 80036ae:	f006 fa11 	bl	8009ad4 <ExtRoutines>
}
 80036b2:	bf00      	nop
 80036b4:	bd80      	pop	{r7, pc}
 80036b6:	bf00      	nop
 80036b8:	2400093c 	.word	0x2400093c

080036bc <StateError_Run>:

static void StateError_Run(void)
{
 80036bc:	b480      	push	{r7}
 80036be:	af00      	add	r7, sp, #0

}
 80036c0:	bf00      	nop
 80036c2:	46bd      	mov	sp, r7
 80036c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c8:	4770      	bx	lr
	...

080036cc <InitPMMG>:

/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
static int InitPMMG(void)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b083      	sub	sp, #12
 80036d0:	af00      	add	r7, sp, #0
	uint8_t pMMG_activate_A = 0;
 80036d2:	2300      	movs	r3, #0
 80036d4:	71fb      	strb	r3, [r7, #7]
	uint8_t pMMG_activate_B = 0;
 80036d6:	2300      	movs	r3, #0
 80036d8:	71bb      	strb	r3, [r7, #6]
#ifdef PMMG_4B_ENABLE
	state_4B = IOIF_pMMG_Init(&pMMGObj_4B, IOIF_SPI4, IOIF_GPIO_PORT_D, IOIF_GPIO_PIN_15);
	pMMG_activate_B = 1;
#endif

	ExtPackDataObj.pMMG_activated_A = pMMG_activate_A;
 80036da:	4a07      	ldr	r2, [pc, #28]	@ (80036f8 <InitPMMG+0x2c>)
 80036dc:	79fb      	ldrb	r3, [r7, #7]
 80036de:	f882 3834 	strb.w	r3, [r2, #2100]	@ 0x834
	ExtPackDataObj.pMMG_activated_B = pMMG_activate_B;
 80036e2:	4a05      	ldr	r2, [pc, #20]	@ (80036f8 <InitPMMG+0x2c>)
 80036e4:	79bb      	ldrb	r3, [r7, #6]
 80036e6:	f882 3835 	strb.w	r3, [r2, #2101]	@ 0x835

	return 0;
 80036ea:	2300      	movs	r3, #0
}
 80036ec:	4618      	mov	r0, r3
 80036ee:	370c      	adds	r7, #12
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr
 80036f8:	24000b44 	.word	0x24000b44

080036fc <GetRawPMMG_A>:


static int GetRawPMMG_A(Extpack_Data_t* extpackDataObj)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b082      	sub	sp, #8
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
	IOIF_pMMG_Update_multiple_2(&pMMGObj_1A, &pMMGObj_2A);
 8003704:	4904      	ldr	r1, [pc, #16]	@ (8003718 <GetRawPMMG_A+0x1c>)
 8003706:	4805      	ldr	r0, [pc, #20]	@ (800371c <GetRawPMMG_A+0x20>)
 8003708:	f007 fa86 	bl	800ac18 <IOIF_pMMG_Update_multiple_2>
#ifdef PMMG_4A_ENABLE
	extpackDataObj->pMMG_press.pMMG4A_press = (float)pMMGObj_4A.pMMGData.pressureKPa;
	extpackDataObj->pMMG_temp.pMMG4A_temp = (float)pMMGObj_4A.pMMGData.temperatureC;
#endif

	return 0;
 800370c:	2300      	movs	r3, #0
}
 800370e:	4618      	mov	r0, r3
 8003710:	3708      	adds	r7, #8
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}
 8003716:	bf00      	nop
 8003718:	24001478 	.word	0x24001478
 800371c:	24001408 	.word	0x24001408

08003720 <GetRawPMMG_B>:

static int GetRawPMMG_B(Extpack_Data_t* extpackDataObj)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b082      	sub	sp, #8
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
	IOIF_pMMG_Update_multiple_2(&pMMGObj_1B, &pMMGObj_2B);
 8003728:	4904      	ldr	r1, [pc, #16]	@ (800373c <GetRawPMMG_B+0x1c>)
 800372a:	4805      	ldr	r0, [pc, #20]	@ (8003740 <GetRawPMMG_B+0x20>)
 800372c:	f007 fa74 	bl	800ac18 <IOIF_pMMG_Update_multiple_2>
#ifdef PMMG_4B_ENABLE
	extpackDataObj->pMMG_press.pMMG4B_press = (float)pMMGObj_4B.pMMGData.pressureKPa;
	extpackDataObj->pMMG_temp.pMMG4B_temp = (float)pMMGObj_4B.pMMGData.temperatureC;
#endif

	return 0;
 8003730:	2300      	movs	r3, #0
}
 8003732:	4618      	mov	r0, r3
 8003734:	3708      	adds	r7, #8
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}
 800373a:	bf00      	nop
 800373c:	240014b0 	.word	0x240014b0
 8003740:	24001440 	.word	0x24001440

08003744 <GetRawFSR>:


static int GetRawFSR(Extpack_Data_t* extpackDataObj)
{
 8003744:	b480      	push	{r7}
 8003746:	b083      	sub	sp, #12
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
	/* FSR */
#ifdef FSR_L1_ENABLE
	extpackDataObj->fsr_data.fsr_L1_raw = adc1buff[2];
 800374c:	4b0d      	ldr	r3, [pc, #52]	@ (8003784 <GetRawFSR+0x40>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	889a      	ldrh	r2, [r3, #4]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	801a      	strh	r2, [r3, #0]
#endif
#ifdef FSR_L2_ENABLE
	extpackDataObj->fsr_data.fsr_L2_raw = adc1buff[3];
 8003756:	4b0b      	ldr	r3, [pc, #44]	@ (8003784 <GetRawFSR+0x40>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	88da      	ldrh	r2, [r3, #6]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	805a      	strh	r2, [r3, #2]
#endif
#ifdef FSR_L4_ENABLE
	extpackDataObj->fsr_data.fsr_L4_raw = adc3buff[1];
#endif
#ifdef FSR_R1_ENABLE
	extpackDataObj->fsr_data.fsr_R1_raw = adc3buff[5];
 8003760:	4b09      	ldr	r3, [pc, #36]	@ (8003788 <GetRawFSR+0x44>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	895a      	ldrh	r2, [r3, #10]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	811a      	strh	r2, [r3, #8]
#endif
#ifdef FSR_R2_ENABLE
	extpackDataObj->fsr_data.fsr_R2_raw = adc3buff[9];
 800376a:	4b07      	ldr	r3, [pc, #28]	@ (8003788 <GetRawFSR+0x44>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	8a5a      	ldrh	r2, [r3, #18]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	815a      	strh	r2, [r3, #10]
#endif
#ifdef FSR_R4_ENABLE
	extpackDataObj->fsr_data.fsr_R4_raw = adc3buff[8];
#endif

	return 0;
 8003774:	2300      	movs	r3, #0
}
 8003776:	4618      	mov	r0, r3
 8003778:	370c      	adds	r7, #12
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr
 8003782:	bf00      	nop
 8003784:	240013f8 	.word	0x240013f8
 8003788:	24001400 	.word	0x24001400

0800378c <signingEMG>:


static int16_t signingEMG(uint16_t input)
{
 800378c:	b480      	push	{r7}
 800378e:	b085      	sub	sp, #20
 8003790:	af00      	add	r7, sp, #0
 8003792:	4603      	mov	r3, r0
 8003794:	80fb      	strh	r3, [r7, #6]
	/* Consider the sign of EMG signal (zero mean) */
	int16_t output = 0;
 8003796:	2300      	movs	r3, #0
 8003798:	81fb      	strh	r3, [r7, #14]
	if (input > 2048) {
 800379a:	88fb      	ldrh	r3, [r7, #6]
 800379c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80037a0:	d905      	bls.n	80037ae <signingEMG+0x22>
		output = input - 2048;
 80037a2:	88fb      	ldrh	r3, [r7, #6]
 80037a4:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 80037a8:	b29b      	uxth	r3, r3
 80037aa:	81fb      	strh	r3, [r7, #14]
 80037ac:	e004      	b.n	80037b8 <signingEMG+0x2c>
	}
	else {
		output = input - 2048;
 80037ae:	88fb      	ldrh	r3, [r7, #6]
 80037b0:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 80037b4:	b29b      	uxth	r3, r3
 80037b6:	81fb      	strh	r3, [r7, #14]
	}

	return output;
 80037b8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80037bc:	4618      	mov	r0, r3
 80037be:	3714      	adds	r7, #20
 80037c0:	46bd      	mov	sp, r7
 80037c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c6:	4770      	bx	lr

080037c8 <GetRawEMG>:

static int GetRawEMG(Extpack_Data_t* extpackDataObj)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b082      	sub	sp, #8
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
	/* EMG */
#ifdef EMG_L1_ENABLE
	extpackDataObj->emg_data.emg_L1_raw = adc3buff[3];
 80037d0:	4b1a      	ldr	r3, [pc, #104]	@ (800383c <GetRawEMG+0x74>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	88da      	ldrh	r2, [r3, #6]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	821a      	strh	r2, [r3, #16]
	extpackDataObj->emg_data.emg_L1_rawSign[2] = extpackDataObj->emg_data.emg_L1_rawSign[1];
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	f9b3 2022 	ldrsh.w	r2, [r3, #34]	@ 0x22
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	849a      	strh	r2, [r3, #36]	@ 0x24
	extpackDataObj->emg_data.emg_L1_rawSign[1] = extpackDataObj->emg_data.emg_L1_rawSign[0];
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	f9b3 2020 	ldrsh.w	r2, [r3, #32]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	845a      	strh	r2, [r3, #34]	@ 0x22
	extpackDataObj->emg_data.emg_L1_rawSign[0] = signingEMG(extpackDataObj->emg_data.emg_L1_raw);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	8a1b      	ldrh	r3, [r3, #16]
 80037f2:	4618      	mov	r0, r3
 80037f4:	f7ff ffca 	bl	800378c <signingEMG>
 80037f8:	4603      	mov	r3, r0
 80037fa:	461a      	mov	r2, r3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	841a      	strh	r2, [r3, #32]
	extpackDataObj->emg_data.emg_L4_rawSign[2] = extpackDataObj->emg_data.emg_L4_rawSign[1];
	extpackDataObj->emg_data.emg_L4_rawSign[1] = extpackDataObj->emg_data.emg_L4_rawSign[0];
	extpackDataObj->emg_data.emg_L4_rawSign[0] = signingEMG(extpackDataObj->emg_data.emg_L4_raw);
#endif
#ifdef EMG_R1_ENABLE
	extpackDataObj->emg_data.emg_R1_raw = adc1buff[0];
 8003800:	4b0f      	ldr	r3, [pc, #60]	@ (8003840 <GetRawEMG+0x78>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	881a      	ldrh	r2, [r3, #0]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	831a      	strh	r2, [r3, #24]
	extpackDataObj->emg_data.emg_R1_rawSign[2] = extpackDataObj->emg_data.emg_R1_rawSign[1];
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	f9b3 203a 	ldrsh.w	r2, [r3, #58]	@ 0x3a
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	879a      	strh	r2, [r3, #60]	@ 0x3c
	extpackDataObj->emg_data.emg_R1_rawSign[1] = extpackDataObj->emg_data.emg_R1_rawSign[0];
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	f9b3 2038 	ldrsh.w	r2, [r3, #56]	@ 0x38
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	875a      	strh	r2, [r3, #58]	@ 0x3a
	extpackDataObj->emg_data.emg_R1_rawSign[0] = signingEMG(extpackDataObj->emg_data.emg_R1_raw);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	8b1b      	ldrh	r3, [r3, #24]
 8003822:	4618      	mov	r0, r3
 8003824:	f7ff ffb2 	bl	800378c <signingEMG>
 8003828:	4603      	mov	r3, r0
 800382a:	461a      	mov	r2, r3
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	871a      	strh	r2, [r3, #56]	@ 0x38
	extpackDataObj->emg_data.emg_R4_rawSign[2] = extpackDataObj->emg_data.emg_R4_rawSign[1];
	extpackDataObj->emg_data.emg_R4_rawSign[1] = extpackDataObj->emg_data.emg_R4_rawSign[0];
	extpackDataObj->emg_data.emg_R4_rawSign[0] = signingEMG(extpackDataObj->emg_data.emg_R4_raw);
#endif

	return 0;
 8003830:	2300      	movs	r3, #0
}
 8003832:	4618      	mov	r0, r3
 8003834:	3708      	adds	r7, #8
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	24001400 	.word	0x24001400
 8003840:	240013f8 	.word	0x240013f8

08003844 <ScaleFloatToInt16>:


/* ------------------- SCALING DATA FOR PDO COMMUNICATION ------------------- */
// Function to scale a float to a 16-bit integer type(int16)
int16_t ScaleFloatToInt16(float value, float scaleFactor)
{
 8003844:	b480      	push	{r7}
 8003846:	b085      	sub	sp, #20
 8003848:	af00      	add	r7, sp, #0
 800384a:	ed87 0a01 	vstr	s0, [r7, #4]
 800384e:	edc7 0a00 	vstr	s1, [r7]
	// Scale the float value
	int16_t scaledInt16Value = (int16_t)(value * DATA_CONV_CONST_INT16 / scaleFactor);
 8003852:	edd7 7a01 	vldr	s15, [r7, #4]
 8003856:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8003880 <ScaleFloatToInt16+0x3c>
 800385a:	ee67 6a87 	vmul.f32	s13, s15, s14
 800385e:	ed97 7a00 	vldr	s14, [r7]
 8003862:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003866:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800386a:	ee17 3a90 	vmov	r3, s15
 800386e:	81fb      	strh	r3, [r7, #14]

	return scaledInt16Value;
 8003870:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8003874:	4618      	mov	r0, r3
 8003876:	3714      	adds	r7, #20
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr
 8003880:	47000000 	.word	0x47000000

08003884 <ScaleInt16ToFloat>:
	return scaledUint16Value;
}

// Function to scale int16 to a float type
float ScaleInt16ToFloat(int16_t value, float scaleFactor)
{
 8003884:	b480      	push	{r7}
 8003886:	b085      	sub	sp, #20
 8003888:	af00      	add	r7, sp, #0
 800388a:	4603      	mov	r3, r0
 800388c:	ed87 0a00 	vstr	s0, [r7]
 8003890:	80fb      	strh	r3, [r7, #6]
    // Scale the float value
    float scaledValue = (float)(value * scaleFactor / DATA_CONV_CONST_INT16);
 8003892:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003896:	ee07 3a90 	vmov	s15, r3
 800389a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800389e:	edd7 7a00 	vldr	s15, [r7]
 80038a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80038a6:	eddf 6a08 	vldr	s13, [pc, #32]	@ 80038c8 <ScaleInt16ToFloat+0x44>
 80038aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80038ae:	edc7 7a03 	vstr	s15, [r7, #12]

    return scaledValue;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	ee07 3a90 	vmov	s15, r3
}
 80038b8:	eeb0 0a67 	vmov.f32	s0, s15
 80038bc:	3714      	adds	r7, #20
 80038be:	46bd      	mov	sp, r7
 80038c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c4:	4770      	bx	lr
 80038c6:	bf00      	nop
 80038c8:	47000000 	.word	0x47000000

080038cc <ScalingForPDO>:



static void ScalingForPDO(ScaledData_t* Scaled2ByteData, Extpack_Data_t* extpackDataObj)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b082      	sub	sp, #8
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
 80038d4:	6039      	str	r1, [r7, #0]
//	Scaled2ByteData->EMG_R1_scaled = extpackDataObj->emg_data.emg_R1_raw;
//	Scaled2ByteData->EMG_R2_scaled = extpackDataObj->emg_data.emg_R2_raw;
//	Scaled2ByteData->EMG_R3_scaled = extpackDataObj->emg_data.emg_R3_raw;
//	Scaled2ByteData->EMG_R4_scaled = extpackDataObj->emg_data.emg_R4_raw;

	Scaled2ByteData->FSR_L1_scaled = extpackDataObj->fsr_data.fsr_L1_raw;
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	881a      	ldrh	r2, [r3, #0]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	841a      	strh	r2, [r3, #32]
	Scaled2ByteData->FSR_L2_scaled = extpackDataObj->fsr_data.fsr_L2_raw;
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	885a      	ldrh	r2, [r3, #2]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	845a      	strh	r2, [r3, #34]	@ 0x22
//	Scaled2ByteData->FSR_L3_scaled = extpackDataObj->fsr_data.fsr_L3_raw;
//	Scaled2ByteData->FSR_L4_scaled = extpackDataObj->fsr_data.fsr_L4_raw;
	Scaled2ByteData->FSR_R1_scaled = extpackDataObj->fsr_data.fsr_R1_raw;
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	891a      	ldrh	r2, [r3, #8]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	851a      	strh	r2, [r3, #40]	@ 0x28
	Scaled2ByteData->FSR_R2_scaled = extpackDataObj->fsr_data.fsr_R2_raw;
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	895a      	ldrh	r2, [r3, #10]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
//	Scaled2ByteData->EMG_RAWSIGN = ScaleFloatToInt16((float)(extpackDataObj->emg_data.emg_R2_rawSign[0] / 2048.0f), EMG_RAWSIGN_SCALING_FACTOR);	// [-1,1]
//	Scaled2ByteData->EMG_ENVELOPE = ScaleFloatToUInt16(extpackDataObj->emg_data.emg_R2_LPF[0], EMG_NORM_SCALING_FACTOR);							// [0, 1]
//	Scaled2ByteData->EMG_MA = ScaleFloatToUInt16(extpackDataObj->emg_data.emg_R2_MA, EMG_NORM_SCALING_FACTOR);										// [0, 1]

	/* for KW_Univ */
	Scaled2ByteData->control_input_RH = ScaleFloatToInt16((float)(robotDataObj_RH.u_totalInput), CONTROL_INPUT_SCALING_FACTOR);
 80038f6:	4b2e      	ldr	r3, [pc, #184]	@ (80039b0 <ScalingForPDO+0xe4>)
 80038f8:	edd3 7a00 	vldr	s15, [r3]
 80038fc:	eef3 0a0e 	vmov.f32	s1, #62	@ 0x41f00000  30.0
 8003900:	eeb0 0a67 	vmov.f32	s0, s15
 8003904:	f7ff ff9e 	bl	8003844 <ScaleFloatToInt16>
 8003908:	4603      	mov	r3, r0
 800390a:	461a      	mov	r2, r3
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	86da      	strh	r2, [r3, #54]	@ 0x36
	Scaled2ByteData->control_input_LH = ScaleFloatToInt16((float)(robotDataObj_LH.u_totalInput), CONTROL_INPUT_SCALING_FACTOR);
 8003910:	4b28      	ldr	r3, [pc, #160]	@ (80039b4 <ScalingForPDO+0xe8>)
 8003912:	edd3 7a00 	vldr	s15, [r3]
 8003916:	eef3 0a0e 	vmov.f32	s1, #62	@ 0x41f00000  30.0
 800391a:	eeb0 0a67 	vmov.f32	s0, s15
 800391e:	f7ff ff91 	bl	8003844 <ScaleFloatToInt16>
 8003922:	4603      	mov	r3, r0
 8003924:	461a      	mov	r2, r3
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	871a      	strh	r2, [r3, #56]	@ 0x38
	// Scaled2ByteData->EMG_RAW = ScaleFloatToInt16(EMG_Rawsignal, EMG_RAWSIGN_SCALING_FACTOR);	// [-1,1]
	// Scaled2ByteData->EMG_PROCESSED = ScaleFloatToUInt16((float)(extpackDataObj->EMG_processed), EMG_NORM_SCALING_FACTOR);	// [0,1]
	Scaled2ByteData->EMG_R1_scaled = ScaleFloatToInt16((float)(extpackDataObj->emg_data.emg_R1_rawSign[0] / 2048.0f), EMG_RAWSIGN_SCALING_FACTOR);	// [-1,1]
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	f9b3 3038 	ldrsh.w	r3, [r3, #56]	@ 0x38
 8003930:	ee07 3a90 	vmov	s15, r3
 8003934:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003938:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 80039b8 <ScalingForPDO+0xec>
 800393c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003940:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 8003944:	eeb0 0a47 	vmov.f32	s0, s14
 8003948:	f7ff ff7c 	bl	8003844 <ScaleFloatToInt16>
 800394c:	4603      	mov	r3, r0
 800394e:	461a      	mov	r2, r3
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	831a      	strh	r2, [r3, #24]
	Scaled2ByteData->EMG_L1_scaled = ScaleFloatToInt16((float)(extpackDataObj->emg_data.emg_L1_rawSign[0] / 2048.0f), EMG_RAWSIGN_SCALING_FACTOR);	// [-1,1]
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800395a:	ee07 3a90 	vmov	s15, r3
 800395e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003962:	eddf 6a15 	vldr	s13, [pc, #84]	@ 80039b8 <ScalingForPDO+0xec>
 8003966:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800396a:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 800396e:	eeb0 0a47 	vmov.f32	s0, s14
 8003972:	f7ff ff67 	bl	8003844 <ScaleFloatToInt16>
 8003976:	4603      	mov	r3, r0
 8003978:	461a      	mov	r2, r3
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	821a      	strh	r2, [r3, #16]

	Scaled2ByteData->Pvector_ref_RH = posCtrl_RH.ref;
 800397e:	4b0f      	ldr	r3, [pc, #60]	@ (80039bc <ScalingForPDO+0xf0>)
 8003980:	681a      	ldr	r2, [r3, #0]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	659a      	str	r2, [r3, #88]	@ 0x58
	Scaled2ByteData->Pvector_ref_LH = posCtrl_LH.ref;
 8003986:	4b0e      	ldr	r3, [pc, #56]	@ (80039c0 <ScalingForPDO+0xf4>)
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	65da      	str	r2, [r3, #92]	@ 0x5c

	Scaled2ByteData->control_mode = controlMode;
 800398e:	4b0d      	ldr	r3, [pc, #52]	@ (80039c4 <ScalingForPDO+0xf8>)
 8003990:	781a      	ldrb	r2, [r3, #0]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
	
	Scaled2ByteData->free_var1 = free_var1;
 8003998:	4b0b      	ldr	r3, [pc, #44]	@ (80039c8 <ScalingForPDO+0xfc>)
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	645a      	str	r2, [r3, #68]	@ 0x44
	Scaled2ByteData->free_var2 = free_var2;
 80039a0:	4b0a      	ldr	r3, [pc, #40]	@ (80039cc <ScalingForPDO+0x100>)
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	649a      	str	r2, [r3, #72]	@ 0x48
}
 80039a8:	bf00      	nop
 80039aa:	3708      	adds	r7, #8
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bd80      	pop	{r7, pc}
 80039b0:	24000728 	.word	0x24000728
 80039b4:	24000750 	.word	0x24000750
 80039b8:	45000000 	.word	0x45000000
 80039bc:	24002020 	.word	0x24002020
 80039c0:	2400206c 	.word	0x2400206c
 80039c4:	24000000 	.word	0x24000000
 80039c8:	24000004 	.word	0x24000004
 80039cc:	24000008 	.word	0x24000008

080039d0 <RectificationEMG>:

static float RectificationEMG(float EMGval)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b085      	sub	sp, #20
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	ed87 0a01 	vstr	s0, [r7, #4]
	/* Rectification */
	float rectifiedSignal = 0;
 80039da:	f04f 0300 	mov.w	r3, #0
 80039de:	60fb      	str	r3, [r7, #12]
	if (EMGval >= 0) {
 80039e0:	edd7 7a01 	vldr	s15, [r7, #4]
 80039e4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80039e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039ec:	db02      	blt.n	80039f4 <RectificationEMG+0x24>
		rectifiedSignal = EMGval;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	60fb      	str	r3, [r7, #12]
 80039f2:	e005      	b.n	8003a00 <RectificationEMG+0x30>
	}
	else {
		rectifiedSignal = (-1)*EMGval;
 80039f4:	edd7 7a01 	vldr	s15, [r7, #4]
 80039f8:	eef1 7a67 	vneg.f32	s15, s15
 80039fc:	edc7 7a03 	vstr	s15, [r7, #12]
	}

	return rectifiedSignal;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	ee07 3a90 	vmov	s15, r3
}
 8003a06:	eeb0 0a67 	vmov.f32	s0, s15
 8003a0a:	3714      	adds	r7, #20
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a12:	4770      	bx	lr

08003a14 <RectifyEMG_ALL>:

static void RectifyEMG_ALL(Extpack_Data_t* extpackDataObj)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b082      	sub	sp, #8
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
	/* EMG */
#ifdef EMG_L1_ENABLE
	extpackDataObj->emg_data.emg_L1_rect = RectificationEMG(extpackDataObj->emg_data.emg_L1_BPF[0]);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	edd3 7a38 	vldr	s15, [r3, #224]	@ 0xe0
 8003a22:	eeb0 0a67 	vmov.f32	s0, s15
 8003a26:	f7ff ffd3 	bl	80039d0 <RectificationEMG>
 8003a2a:	eef0 7a40 	vmov.f32	s15, s0
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
#endif
#ifdef EMG_L4_ENABLE
	extpackDataObj->emg_data.emg_L4_rect = RectificationEMG(extpackDataObj->emg_data.emg_L4_BPF[0]);
#endif
#ifdef EMG_R1_ENABLE
	extpackDataObj->emg_data.emg_R1_rect = RectificationEMG(extpackDataObj->emg_data.emg_R1_BPF[0]);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	edd3 7a44 	vldr	s15, [r3, #272]	@ 0x110
 8003a3a:	eeb0 0a67 	vmov.f32	s0, s15
 8003a3e:	f7ff ffc7 	bl	80039d0 <RectificationEMG>
 8003a42:	eef0 7a40 	vmov.f32	s15, s0
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
	extpackDataObj->emg_data.emg_R3_rect = RectificationEMG(extpackDataObj->emg_data.emg_R3_BPF[0]);
#endif
#ifdef EMG_R4_ENABLE
	extpackDataObj->emg_data.emg_R4_rect = RectificationEMG(extpackDataObj->emg_data.emg_R4_BPF[0]);
#endif
}
 8003a4c:	bf00      	nop
 8003a4e:	3708      	adds	r7, #8
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}

08003a54 <NormalizeEMG>:


static float NormalizeEMG(float EMG_rect_val)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b085      	sub	sp, #20
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	ed87 0a01 	vstr	s0, [r7, #4]
	/* Normalization */
	float normalizedSignal = EMG_rect_val/2048.0f;
 8003a5e:	ed97 7a01 	vldr	s14, [r7, #4]
 8003a62:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8003a84 <NormalizeEMG+0x30>
 8003a66:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a6a:	edc7 7a03 	vstr	s15, [r7, #12]

	return normalizedSignal;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	ee07 3a90 	vmov	s15, r3
}
 8003a74:	eeb0 0a67 	vmov.f32	s0, s15
 8003a78:	3714      	adds	r7, #20
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a80:	4770      	bx	lr
 8003a82:	bf00      	nop
 8003a84:	45000000 	.word	0x45000000

08003a88 <NormalizeEMG_ALL>:

static void NormalizeEMG_ALL(Extpack_Data_t* extpackDataObj)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b082      	sub	sp, #8
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
	/* EMG */
#ifdef EMG_L1_ENABLE
	extpackDataObj->emg_data.emg_L1_norm = NormalizeEMG(extpackDataObj->emg_data.emg_L1_rect);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8003a96:	eeb0 0a67 	vmov.f32	s0, s15
 8003a9a:	f7ff ffdb 	bl	8003a54 <NormalizeEMG>
 8003a9e:	eef0 7a40 	vmov.f32	s15, s0
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	edc3 7a1c 	vstr	s15, [r3, #112]	@ 0x70
#endif
#ifdef EMG_L4_ENABLE
	extpackDataObj->emg_data.emg_L4_norm = NormalizeEMG(extpackDataObj->emg_data.emg_L4_rect);
#endif
#ifdef EMG_R1_ENABLE
	extpackDataObj->emg_data.emg_R1_norm = NormalizeEMG(extpackDataObj->emg_data.emg_R1_rect);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8003aae:	eeb0 0a67 	vmov.f32	s0, s15
 8003ab2:	f7ff ffcf 	bl	8003a54 <NormalizeEMG>
 8003ab6:	eef0 7a40 	vmov.f32	s15, s0
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	edc3 7a20 	vstr	s15, [r3, #128]	@ 0x80
	extpackDataObj->emg_data.emg_R3_norm = NormalizeEMG(extpackDataObj->emg_data.emg_R3_rect);
#endif
#ifdef EMG_R4_ENABLE
	extpackDataObj->emg_data.emg_R4_norm = NormalizeEMG(extpackDataObj->emg_data.emg_R4_rect);
#endif
}
 8003ac0:	bf00      	nop
 8003ac2:	3708      	adds	r7, #8
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}

08003ac8 <LowPassFilter>:


static float LowPassFilter(uint8_t* isInitialized, float* prevOutput, float currInput)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b087      	sub	sp, #28
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	60f8      	str	r0, [r7, #12]
 8003ad0:	60b9      	str	r1, [r7, #8]
 8003ad2:	ed87 0a01 	vstr	s0, [r7, #4]
	if (*isInitialized == 0) {
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	781b      	ldrb	r3, [r3, #0]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d105      	bne.n	8003aea <LowPassFilter+0x22>
		*prevOutput = currInput;
 8003ade:	68bb      	ldr	r3, [r7, #8]
 8003ae0:	687a      	ldr	r2, [r7, #4]
 8003ae2:	601a      	str	r2, [r3, #0]
		*isInitialized = 1;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2201      	movs	r2, #1
 8003ae8:	701a      	strb	r2, [r3, #0]
	}

//	float currOutput = 0.644150443975408*(*prevOutput) + 0.355849556024592*(currInput);		// 70Hz
//	float currOutput = 0.828204181306860*(*prevOutput) + 0.171795818693140*(currInput);		// 30Hz
	float currOutput = 0.969072426304811*(*prevOutput) + 0.030927573695189*(currInput);		// 5Hz
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	edd3 7a00 	vldr	s15, [r3]
 8003af0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003af4:	ed9f 6b10 	vldr	d6, [pc, #64]	@ 8003b38 <LowPassFilter+0x70>
 8003af8:	ee27 6b06 	vmul.f64	d6, d7, d6
 8003afc:	edd7 7a01 	vldr	s15, [r7, #4]
 8003b00:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003b04:	ed9f 5b0e 	vldr	d5, [pc, #56]	@ 8003b40 <LowPassFilter+0x78>
 8003b08:	ee27 7b05 	vmul.f64	d7, d7, d5
 8003b0c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8003b10:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003b14:	edc7 7a05 	vstr	s15, [r7, #20]

	*prevOutput = currOutput;
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	697a      	ldr	r2, [r7, #20]
 8003b1c:	601a      	str	r2, [r3, #0]

	return currOutput;
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	ee07 3a90 	vmov	s15, r3
}
 8003b24:	eeb0 0a67 	vmov.f32	s0, s15
 8003b28:	371c      	adds	r7, #28
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr
 8003b32:	bf00      	nop
 8003b34:	f3af 8000 	nop.w
 8003b38:	2d4de7b3 	.word	0x2d4de7b3
 8003b3c:	3fef02a4 	.word	0x3fef02a4
 8003b40:	564309af 	.word	0x564309af
 8003b44:	3f9fab7a 	.word	0x3f9fab7a

08003b48 <BandPassFilter>:


static float BandPassFilter(uint8_t* isInitialized, float* prevOutput, float* prev_prevOutput, int16_t currInput, int16_t prevInput, int16_t prev_prevInput)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b087      	sub	sp, #28
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	60f8      	str	r0, [r7, #12]
 8003b50:	60b9      	str	r1, [r7, #8]
 8003b52:	607a      	str	r2, [r7, #4]
 8003b54:	807b      	strh	r3, [r7, #2]
	if (*isInitialized == 0) {
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	781b      	ldrb	r3, [r3, #0]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d114      	bne.n	8003b88 <BandPassFilter+0x40>
		*prevOutput = currInput;
 8003b5e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003b62:	ee07 3a90 	vmov	s15, r3
 8003b66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	edc3 7a00 	vstr	s15, [r3]
		*prev_prevOutput = currInput;
 8003b70:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003b74:	ee07 3a90 	vmov	s15, r3
 8003b78:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	edc3 7a00 	vstr	s15, [r3]

		*isInitialized = 1;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	2201      	movs	r2, #1
 8003b86:	701a      	strb	r2, [r3, #0]
	}

//	float currOutput = 0.710362863191271*(*prevOutput) + 0.185761652639405*(*prev_prevOutput) + (0.0001949032802507652 * currInput) - (0.0001949032802507652 * prev_prevInput);
	float currOutput = 0.941075889592254*(*prevOutput) - 0.052177855701698*(*prev_prevOutput) + (0.861014163143824 * prevInput) - (0.861014163143824 * prev_prevInput);
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	edd3 7a00 	vldr	s15, [r3]
 8003b8e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003b92:	ed9f 6b1f 	vldr	d6, [pc, #124]	@ 8003c10 <BandPassFilter+0xc8>
 8003b96:	ee27 6b06 	vmul.f64	d6, d7, d6
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	edd3 7a00 	vldr	s15, [r3]
 8003ba0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003ba4:	ed9f 5b1c 	vldr	d5, [pc, #112]	@ 8003c18 <BandPassFilter+0xd0>
 8003ba8:	ee27 7b05 	vmul.f64	d7, d7, d5
 8003bac:	ee36 6b47 	vsub.f64	d6, d6, d7
 8003bb0:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8003bb4:	ee07 3a90 	vmov	s15, r3
 8003bb8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8003bbc:	ed9f 5b18 	vldr	d5, [pc, #96]	@ 8003c20 <BandPassFilter+0xd8>
 8003bc0:	ee27 7b05 	vmul.f64	d7, d7, d5
 8003bc4:	ee36 6b07 	vadd.f64	d6, d6, d7
 8003bc8:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8003bcc:	ee07 3a90 	vmov	s15, r3
 8003bd0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8003bd4:	ed9f 5b12 	vldr	d5, [pc, #72]	@ 8003c20 <BandPassFilter+0xd8>
 8003bd8:	ee27 7b05 	vmul.f64	d7, d7, d5
 8003bdc:	ee36 7b47 	vsub.f64	d7, d6, d7
 8003be0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003be4:	edc7 7a05 	vstr	s15, [r7, #20]

	*prev_prevOutput = *prevOutput;
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	601a      	str	r2, [r3, #0]
	*prevOutput = currOutput;
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	697a      	ldr	r2, [r7, #20]
 8003bf4:	601a      	str	r2, [r3, #0]

	return currOutput;
 8003bf6:	697b      	ldr	r3, [r7, #20]
 8003bf8:	ee07 3a90 	vmov	s15, r3
}
 8003bfc:	eeb0 0a67 	vmov.f32	s0, s15
 8003c00:	371c      	adds	r7, #28
 8003c02:	46bd      	mov	sp, r7
 8003c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c08:	4770      	bx	lr
 8003c0a:	bf00      	nop
 8003c0c:	f3af 8000 	nop.w
 8003c10:	2f1b4a72 	.word	0x2f1b4a72
 8003c14:	3fee1d4b 	.word	0x3fee1d4b
 8003c18:	4fa0ded4 	.word	0x4fa0ded4
 8003c1c:	3faab70e 	.word	0x3faab70e
 8003c20:	93030e9a 	.word	0x93030e9a
 8003c24:	3feb8d6d 	.word	0x3feb8d6d

08003c28 <LowPassFilteringEMG_ALL>:


static void LowPassFilteringEMG_ALL(Extpack_Data_t* extpackDataObj)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b082      	sub	sp, #8
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
#ifdef EMG_L1_ENABLE
	extpackDataObj->emg_data.emg_L1_LPF[0] = LowPassFilter(&extpackDataObj->emg_data.emg_L1_LPFstart, &extpackDataObj->emg_data.emg_L1_LPF[1], extpackDataObj->emg_data.emg_L1_norm);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	f103 0290 	add.w	r2, r3, #144	@ 0x90
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	f103 01a4 	add.w	r1, r3, #164	@ 0xa4
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 8003c42:	eeb0 0a67 	vmov.f32	s0, s15
 8003c46:	4610      	mov	r0, r2
 8003c48:	f7ff ff3e 	bl	8003ac8 <LowPassFilter>
 8003c4c:	eef0 7a40 	vmov.f32	s15, s0
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	edc3 7a28 	vstr	s15, [r3, #160]	@ 0xa0
#endif
#ifdef EMG_L4_ENABLE
	extpackDataObj->emg_data.emg_L4_LPF[0] = LowPassFilter(&extpackDataObj->emg_data.emg_L4_LPFstart, &extpackDataObj->emg_data.emg_L4_LPF[1], extpackDataObj->emg_data.emg_L4_norm);
#endif
#ifdef EMG_R1_ENABLE
	extpackDataObj->emg_data.emg_R1_LPF[0] = LowPassFilter(&extpackDataObj->emg_data.emg_R1_LPFstart, &extpackDataObj->emg_data.emg_R1_LPF[1], extpackDataObj->emg_data.emg_R1_norm);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	f103 0294 	add.w	r2, r3, #148	@ 0x94
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	f103 01c4 	add.w	r1, r3, #196	@ 0xc4
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	edd3 7a20 	vldr	s15, [r3, #128]	@ 0x80
 8003c68:	eeb0 0a67 	vmov.f32	s0, s15
 8003c6c:	4610      	mov	r0, r2
 8003c6e:	f7ff ff2b 	bl	8003ac8 <LowPassFilter>
 8003c72:	eef0 7a40 	vmov.f32	s15, s0
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	edc3 7a30 	vstr	s15, [r3, #192]	@ 0xc0
	extpackDataObj->emg_data.emg_R3_LPF[0] = LowPassFilter(&extpackDataObj->emg_data.emg_R3_LPFstart, &extpackDataObj->emg_data.emg_R3_LPF[1], extpackDataObj->emg_data.emg_R3_norm);
#endif
#ifdef EMG_R4_ENABLE
	extpackDataObj->emg_data.emg_R4_LPF[0] = LowPassFilter(&extpackDataObj->emg_data.emg_R4_LPFstart, &extpackDataObj->emg_data.emg_R4_LPF[1], extpackDataObj->emg_data.emg_R4_norm);
#endif
}
 8003c7c:	bf00      	nop
 8003c7e:	3708      	adds	r7, #8
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}

08003c84 <BandPassFilteringEMG_ALL>:

static void BandPassFilteringEMG_ALL(Extpack_Data_t* extpackDataObj)
{
 8003c84:	b5b0      	push	{r4, r5, r7, lr}
 8003c86:	b084      	sub	sp, #16
 8003c88:	af02      	add	r7, sp, #8
 8003c8a:	6078      	str	r0, [r7, #4]
#ifdef EMG_L1_ENABLE
	extpackDataObj->emg_data.emg_L1_BPF[0] = BandPassFilter(&extpackDataObj->emg_data.emg_L1_BPFstart, &extpackDataObj->emg_data.emg_L1_BPF[1], &extpackDataObj->emg_data.emg_L1_BPF[2], extpackDataObj->emg_data.emg_L1_rawSign[0], extpackDataObj->emg_data.emg_L1_rawSign[1], extpackDataObj->emg_data.emg_L1_rawSign[2]);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	f103 0098 	add.w	r0, r3, #152	@ 0x98
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	f103 01e4 	add.w	r1, r3, #228	@ 0xe4
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	f103 04e8 	add.w	r4, r3, #232	@ 0xe8
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	f9b3 5020 	ldrsh.w	r5, [r3, #32]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 8003caa:	687a      	ldr	r2, [r7, #4]
 8003cac:	f9b2 2024 	ldrsh.w	r2, [r2, #36]	@ 0x24
 8003cb0:	9201      	str	r2, [sp, #4]
 8003cb2:	9300      	str	r3, [sp, #0]
 8003cb4:	462b      	mov	r3, r5
 8003cb6:	4622      	mov	r2, r4
 8003cb8:	f7ff ff46 	bl	8003b48 <BandPassFilter>
 8003cbc:	eef0 7a40 	vmov.f32	s15, s0
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	edc3 7a38 	vstr	s15, [r3, #224]	@ 0xe0
#endif
#ifdef EMG_L4_ENABLE
	extpackDataObj->emg_data.emg_L4_BPF[0] = BandPassFilter(&extpackDataObj->emg_data.emg_L4_BPFstart, &extpackDataObj->emg_data.emg_L4_BPF[1], &extpackDataObj->emg_data.emg_L4_BPF[2], extpackDataObj->emg_data.emg_L4_rawSign[0], extpackDataObj->emg_data.emg_L4_rawSign[1], extpackDataObj->emg_data.emg_L4_rawSign[2]);
#endif
#ifdef EMG_R1_ENABLE
	extpackDataObj->emg_data.emg_R1_BPF[0] = BandPassFilter(&extpackDataObj->emg_data.emg_R1_BPFstart, &extpackDataObj->emg_data.emg_R1_BPF[1], &extpackDataObj->emg_data.emg_R1_BPF[2], extpackDataObj->emg_data.emg_R1_rawSign[0], extpackDataObj->emg_data.emg_R1_rawSign[1], extpackDataObj->emg_data.emg_R1_rawSign[2]);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	f103 009c 	add.w	r0, r3, #156	@ 0x9c
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	f503 718a 	add.w	r1, r3, #276	@ 0x114
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	f503 748c 	add.w	r4, r3, #280	@ 0x118
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	f9b3 5038 	ldrsh.w	r5, [r3, #56]	@ 0x38
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	f9b3 303a 	ldrsh.w	r3, [r3, #58]	@ 0x3a
 8003ce4:	687a      	ldr	r2, [r7, #4]
 8003ce6:	f9b2 203c 	ldrsh.w	r2, [r2, #60]	@ 0x3c
 8003cea:	9201      	str	r2, [sp, #4]
 8003cec:	9300      	str	r3, [sp, #0]
 8003cee:	462b      	mov	r3, r5
 8003cf0:	4622      	mov	r2, r4
 8003cf2:	f7ff ff29 	bl	8003b48 <BandPassFilter>
 8003cf6:	eef0 7a40 	vmov.f32	s15, s0
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	edc3 7a44 	vstr	s15, [r3, #272]	@ 0x110
	extpackDataObj->emg_data.emg_R3_BPF[0] = BandPassFilter(&extpackDataObj->emg_data.emg_R3_BPFstart, &extpackDataObj->emg_data.emg_R3_BPF[1], &extpackDataObj->emg_data.emg_R3_BPF[2], extpackDataObj->emg_data.emg_R3_rawSign[0], extpackDataObj->emg_data.emg_R3_rawSign[1], extpackDataObj->emg_data.emg_R3_rawSign[2]);
#endif
#ifdef EMG_R4_ENABLE
	extpackDataObj->emg_data.emg_R4_BPF[0] = BandPassFilter(&extpackDataObj->emg_data.emg_R4_BPFstart, &extpackDataObj->emg_data.emg_R4_BPF[1], &extpackDataObj->emg_data.emg_R4_BPF[2], extpackDataObj->emg_data.emg_R4_rawSign[0], extpackDataObj->emg_data.emg_R4_rawSign[1], extpackDataObj->emg_data.emg_R4_rawSign[2]);
#endif
}
 8003d00:	bf00      	nop
 8003d02:	3708      	adds	r7, #8
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bdb0      	pop	{r4, r5, r7, pc}

08003d08 <ProcessEMG>:
}



static void ProcessEMG(Extpack_Data_t* extpackDataObj)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b082      	sub	sp, #8
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
	BandPassFilteringEMG_ALL(extpackDataObj);		// 20~450Hz
 8003d10:	6878      	ldr	r0, [r7, #4]
 8003d12:	f7ff ffb7 	bl	8003c84 <BandPassFilteringEMG_ALL>
	RectifyEMG_ALL(extpackDataObj);					// Absolute
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	f7ff fe7c 	bl	8003a14 <RectifyEMG_ALL>
	NormalizeEMG_ALL(extpackDataObj);				// Normalize [0,1]
 8003d1c:	6878      	ldr	r0, [r7, #4]
 8003d1e:	f7ff feb3 	bl	8003a88 <NormalizeEMG_ALL>
	LowPassFilteringEMG_ALL(extpackDataObj);		// Enveloping
 8003d22:	6878      	ldr	r0, [r7, #4]
 8003d24:	f7ff ff80 	bl	8003c28 <LowPassFilteringEMG_ALL>
//	MovingAverageEMG_ALL(extpackDataObj);
}
 8003d28:	bf00      	nop
 8003d2a:	3708      	adds	r7, #8
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}

08003d30 <GetThighThetaRH>:



/*--------------------------------------------------------------- SDO CALLBACK ---------------------------------------------------------------*/
static void GetThighThetaRH(DOP_SDOArgs_t* req, DOP_SDOArgs_t* res)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b082      	sub	sp, #8
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	6039      	str	r1, [r7, #0]
	memcpy(&ReceivedDataObj.thighTheta_RH_scaled, req->data, 2);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	881b      	ldrh	r3, [r3, #0]
 8003d40:	b29a      	uxth	r2, r3
 8003d42:	4b0c      	ldr	r3, [pc, #48]	@ (8003d74 <GetThighThetaRH+0x44>)
 8003d44:	801a      	strh	r2, [r3, #0]

	StudentsDataObj_RH.thighThetaAct = ScaleInt16ToFloat(ReceivedDataObj.thighTheta_RH_scaled, DEG_SCALING_FACTOR);
 8003d46:	4b0b      	ldr	r3, [pc, #44]	@ (8003d74 <GetThighThetaRH+0x44>)
 8003d48:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003d4c:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8003d78 <GetThighThetaRH+0x48>
 8003d50:	4618      	mov	r0, r3
 8003d52:	f7ff fd97 	bl	8003884 <ScaleInt16ToFloat>
 8003d56:	eef0 7a40 	vmov.f32	s15, s0
 8003d5a:	4b08      	ldr	r3, [pc, #32]	@ (8003d7c <GetThighThetaRH+0x4c>)
 8003d5c:	edc3 7a00 	vstr	s15, [r3]

    res->dataSize = 0;
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	2200      	movs	r2, #0
 8003d64:	711a      	strb	r2, [r3, #4]
    res->status = DOP_SDO_SUCC;
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	721a      	strb	r2, [r3, #8]
}
 8003d6c:	bf00      	nop
 8003d6e:	3708      	adds	r7, #8
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}
 8003d74:	24001520 	.word	0x24001520
 8003d78:	44340000 	.word	0x44340000
 8003d7c:	240014f0 	.word	0x240014f0

08003d80 <GetThighThetaLH>:

static void GetThighThetaLH(DOP_SDOArgs_t* req, DOP_SDOArgs_t* res)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b082      	sub	sp, #8
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	6039      	str	r1, [r7, #0]
	memcpy(&ReceivedDataObj.thighTheta_LH_scaled, req->data, 2);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	881b      	ldrh	r3, [r3, #0]
 8003d90:	b29a      	uxth	r2, r3
 8003d92:	4b0c      	ldr	r3, [pc, #48]	@ (8003dc4 <GetThighThetaLH+0x44>)
 8003d94:	805a      	strh	r2, [r3, #2]

	StudentsDataObj_LH.thighThetaAct = ScaleInt16ToFloat(ReceivedDataObj.thighTheta_LH_scaled, DEG_SCALING_FACTOR);
 8003d96:	4b0b      	ldr	r3, [pc, #44]	@ (8003dc4 <GetThighThetaLH+0x44>)
 8003d98:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003d9c:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8003dc8 <GetThighThetaLH+0x48>
 8003da0:	4618      	mov	r0, r3
 8003da2:	f7ff fd6f 	bl	8003884 <ScaleInt16ToFloat>
 8003da6:	eef0 7a40 	vmov.f32	s15, s0
 8003daa:	4b08      	ldr	r3, [pc, #32]	@ (8003dcc <GetThighThetaLH+0x4c>)
 8003dac:	edc3 7a00 	vstr	s15, [r3]

    res->dataSize = 0;
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	2200      	movs	r2, #0
 8003db4:	711a      	strb	r2, [r3, #4]
    res->status = DOP_SDO_SUCC;
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	2200      	movs	r2, #0
 8003dba:	721a      	strb	r2, [r3, #8]
}
 8003dbc:	bf00      	nop
 8003dbe:	3708      	adds	r7, #8
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bd80      	pop	{r7, pc}
 8003dc4:	24001520 	.word	0x24001520
 8003dc8:	44340000 	.word	0x44340000
 8003dcc:	24001508 	.word	0x24001508

08003dd0 <GetThetaRH>:

static void GetThetaRH(DOP_SDOArgs_t* req, DOP_SDOArgs_t* res)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b082      	sub	sp, #8
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
 8003dd8:	6039      	str	r1, [r7, #0]
	memcpy(&ReceivedDataObj.theta_RH_scaled, req->data, 2);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	881b      	ldrh	r3, [r3, #0]
 8003de0:	b29a      	uxth	r2, r3
 8003de2:	4b0c      	ldr	r3, [pc, #48]	@ (8003e14 <GetThetaRH+0x44>)
 8003de4:	809a      	strh	r2, [r3, #4]

	StudentsDataObj_RH.positionAct = ScaleInt16ToFloat(ReceivedDataObj.theta_RH_scaled, DEG_SCALING_FACTOR);
 8003de6:	4b0b      	ldr	r3, [pc, #44]	@ (8003e14 <GetThetaRH+0x44>)
 8003de8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003dec:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8003e18 <GetThetaRH+0x48>
 8003df0:	4618      	mov	r0, r3
 8003df2:	f7ff fd47 	bl	8003884 <ScaleInt16ToFloat>
 8003df6:	eef0 7a40 	vmov.f32	s15, s0
 8003dfa:	4b08      	ldr	r3, [pc, #32]	@ (8003e1c <GetThetaRH+0x4c>)
 8003dfc:	edc3 7a01 	vstr	s15, [r3, #4]

    res->dataSize = 0;
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	2200      	movs	r2, #0
 8003e04:	711a      	strb	r2, [r3, #4]
    res->status = DOP_SDO_SUCC;
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	721a      	strb	r2, [r3, #8]
}
 8003e0c:	bf00      	nop
 8003e0e:	3708      	adds	r7, #8
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bd80      	pop	{r7, pc}
 8003e14:	24001520 	.word	0x24001520
 8003e18:	44340000 	.word	0x44340000
 8003e1c:	240014f0 	.word	0x240014f0

08003e20 <GetThetaLH>:

static void GetThetaLH(DOP_SDOArgs_t* req, DOP_SDOArgs_t* res)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b082      	sub	sp, #8
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
 8003e28:	6039      	str	r1, [r7, #0]
	memcpy(&ReceivedDataObj.theta_LH_scaled, req->data, 2);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	881b      	ldrh	r3, [r3, #0]
 8003e30:	b29a      	uxth	r2, r3
 8003e32:	4b0c      	ldr	r3, [pc, #48]	@ (8003e64 <GetThetaLH+0x44>)
 8003e34:	80da      	strh	r2, [r3, #6]

	StudentsDataObj_LH.positionAct = ScaleInt16ToFloat(ReceivedDataObj.theta_LH_scaled, DEG_SCALING_FACTOR);
 8003e36:	4b0b      	ldr	r3, [pc, #44]	@ (8003e64 <GetThetaLH+0x44>)
 8003e38:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003e3c:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8003e68 <GetThetaLH+0x48>
 8003e40:	4618      	mov	r0, r3
 8003e42:	f7ff fd1f 	bl	8003884 <ScaleInt16ToFloat>
 8003e46:	eef0 7a40 	vmov.f32	s15, s0
 8003e4a:	4b08      	ldr	r3, [pc, #32]	@ (8003e6c <GetThetaLH+0x4c>)
 8003e4c:	edc3 7a01 	vstr	s15, [r3, #4]

    res->dataSize = 0;
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	2200      	movs	r2, #0
 8003e54:	711a      	strb	r2, [r3, #4]
    res->status = DOP_SDO_SUCC;
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	721a      	strb	r2, [r3, #8]
}
 8003e5c:	bf00      	nop
 8003e5e:	3708      	adds	r7, #8
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bd80      	pop	{r7, pc}
 8003e64:	24001520 	.word	0x24001520
 8003e68:	44340000 	.word	0x44340000
 8003e6c:	24001508 	.word	0x24001508

08003e70 <GetAccXRH>:

static void GetAccXRH(DOP_SDOArgs_t* req, DOP_SDOArgs_t* res)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b082      	sub	sp, #8
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
 8003e78:	6039      	str	r1, [r7, #0]
	memcpy(&ReceivedDataObj.accX_RH_scaled, req->data, 2);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	881b      	ldrh	r3, [r3, #0]
 8003e80:	b29a      	uxth	r2, r3
 8003e82:	4b0c      	ldr	r3, [pc, #48]	@ (8003eb4 <GetAccXRH+0x44>)
 8003e84:	811a      	strh	r2, [r3, #8]

	StudentsDataObj_RH.accX = ScaleInt16ToFloat(ReceivedDataObj.accX_RH_scaled, ACC_SCALING_FACTOR);
 8003e86:	4b0b      	ldr	r3, [pc, #44]	@ (8003eb4 <GetAccXRH+0x44>)
 8003e88:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003e8c:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8003eb8 <GetAccXRH+0x48>
 8003e90:	4618      	mov	r0, r3
 8003e92:	f7ff fcf7 	bl	8003884 <ScaleInt16ToFloat>
 8003e96:	eef0 7a40 	vmov.f32	s15, s0
 8003e9a:	4b08      	ldr	r3, [pc, #32]	@ (8003ebc <GetAccXRH+0x4c>)
 8003e9c:	edc3 7a02 	vstr	s15, [r3, #8]

    res->dataSize = 0;
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	711a      	strb	r2, [r3, #4]
    res->status = DOP_SDO_SUCC;
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	721a      	strb	r2, [r3, #8]
}
 8003eac:	bf00      	nop
 8003eae:	3708      	adds	r7, #8
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	24001520 	.word	0x24001520
 8003eb8:	429ce80a 	.word	0x429ce80a
 8003ebc:	240014f0 	.word	0x240014f0

08003ec0 <GetAccXLH>:

static void GetAccXLH(DOP_SDOArgs_t* req, DOP_SDOArgs_t* res)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b082      	sub	sp, #8
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
 8003ec8:	6039      	str	r1, [r7, #0]
	memcpy(&ReceivedDataObj.accX_LH_scaled, req->data, 2);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	881b      	ldrh	r3, [r3, #0]
 8003ed0:	b29a      	uxth	r2, r3
 8003ed2:	4b0c      	ldr	r3, [pc, #48]	@ (8003f04 <GetAccXLH+0x44>)
 8003ed4:	815a      	strh	r2, [r3, #10]

	StudentsDataObj_LH.accX = ScaleInt16ToFloat(ReceivedDataObj.accX_LH_scaled, ACC_SCALING_FACTOR);
 8003ed6:	4b0b      	ldr	r3, [pc, #44]	@ (8003f04 <GetAccXLH+0x44>)
 8003ed8:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8003edc:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8003f08 <GetAccXLH+0x48>
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	f7ff fccf 	bl	8003884 <ScaleInt16ToFloat>
 8003ee6:	eef0 7a40 	vmov.f32	s15, s0
 8003eea:	4b08      	ldr	r3, [pc, #32]	@ (8003f0c <GetAccXLH+0x4c>)
 8003eec:	edc3 7a02 	vstr	s15, [r3, #8]

    res->dataSize = 0;
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	711a      	strb	r2, [r3, #4]
    res->status = DOP_SDO_SUCC;
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	721a      	strb	r2, [r3, #8]
}
 8003efc:	bf00      	nop
 8003efe:	3708      	adds	r7, #8
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	24001520 	.word	0x24001520
 8003f08:	429ce80a 	.word	0x429ce80a
 8003f0c:	24001508 	.word	0x24001508

08003f10 <GetAccYRH>:

static void GetAccYRH(DOP_SDOArgs_t* req, DOP_SDOArgs_t* res)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b082      	sub	sp, #8
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
 8003f18:	6039      	str	r1, [r7, #0]
	memcpy(&ReceivedDataObj.accY_RH_scaled, req->data, 2);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	881b      	ldrh	r3, [r3, #0]
 8003f20:	b29a      	uxth	r2, r3
 8003f22:	4b0c      	ldr	r3, [pc, #48]	@ (8003f54 <GetAccYRH+0x44>)
 8003f24:	819a      	strh	r2, [r3, #12]

	StudentsDataObj_RH.accY = ScaleInt16ToFloat(ReceivedDataObj.accY_RH_scaled, ACC_SCALING_FACTOR);
 8003f26:	4b0b      	ldr	r3, [pc, #44]	@ (8003f54 <GetAccYRH+0x44>)
 8003f28:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8003f2c:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8003f58 <GetAccYRH+0x48>
 8003f30:	4618      	mov	r0, r3
 8003f32:	f7ff fca7 	bl	8003884 <ScaleInt16ToFloat>
 8003f36:	eef0 7a40 	vmov.f32	s15, s0
 8003f3a:	4b08      	ldr	r3, [pc, #32]	@ (8003f5c <GetAccYRH+0x4c>)
 8003f3c:	edc3 7a03 	vstr	s15, [r3, #12]

    res->dataSize = 0;
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	2200      	movs	r2, #0
 8003f44:	711a      	strb	r2, [r3, #4]
    res->status = DOP_SDO_SUCC;
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	721a      	strb	r2, [r3, #8]
}
 8003f4c:	bf00      	nop
 8003f4e:	3708      	adds	r7, #8
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	24001520 	.word	0x24001520
 8003f58:	429ce80a 	.word	0x429ce80a
 8003f5c:	240014f0 	.word	0x240014f0

08003f60 <GetAccYLH>:

static void GetAccYLH(DOP_SDOArgs_t* req, DOP_SDOArgs_t* res)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b082      	sub	sp, #8
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
 8003f68:	6039      	str	r1, [r7, #0]
	memcpy(&ReceivedDataObj.accY_LH_scaled, req->data, 2);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	881b      	ldrh	r3, [r3, #0]
 8003f70:	b29a      	uxth	r2, r3
 8003f72:	4b0c      	ldr	r3, [pc, #48]	@ (8003fa4 <GetAccYLH+0x44>)
 8003f74:	81da      	strh	r2, [r3, #14]

	StudentsDataObj_LH.accY = ScaleInt16ToFloat(ReceivedDataObj.accY_LH_scaled, ACC_SCALING_FACTOR);
 8003f76:	4b0b      	ldr	r3, [pc, #44]	@ (8003fa4 <GetAccYLH+0x44>)
 8003f78:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8003f7c:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8003fa8 <GetAccYLH+0x48>
 8003f80:	4618      	mov	r0, r3
 8003f82:	f7ff fc7f 	bl	8003884 <ScaleInt16ToFloat>
 8003f86:	eef0 7a40 	vmov.f32	s15, s0
 8003f8a:	4b08      	ldr	r3, [pc, #32]	@ (8003fac <GetAccYLH+0x4c>)
 8003f8c:	edc3 7a03 	vstr	s15, [r3, #12]

    res->dataSize = 0;
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	2200      	movs	r2, #0
 8003f94:	711a      	strb	r2, [r3, #4]
    res->status = DOP_SDO_SUCC;
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	721a      	strb	r2, [r3, #8]
}
 8003f9c:	bf00      	nop
 8003f9e:	3708      	adds	r7, #8
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	bd80      	pop	{r7, pc}
 8003fa4:	24001520 	.word	0x24001520
 8003fa8:	429ce80a 	.word	0x429ce80a
 8003fac:	24001508 	.word	0x24001508

08003fb0 <GetGyrZRH>:

static void GetGyrZRH(DOP_SDOArgs_t* req, DOP_SDOArgs_t* res)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b082      	sub	sp, #8
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
 8003fb8:	6039      	str	r1, [r7, #0]
	memcpy(&ReceivedDataObj.gyrZ_RH_scaled, req->data, 2);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	881b      	ldrh	r3, [r3, #0]
 8003fc0:	b29a      	uxth	r2, r3
 8003fc2:	4b0c      	ldr	r3, [pc, #48]	@ (8003ff4 <GetGyrZRH+0x44>)
 8003fc4:	821a      	strh	r2, [r3, #16]

	StudentsDataObj_RH.gyrZ = ScaleInt16ToFloat(ReceivedDataObj.gyrZ_RH_scaled, GYR_SCALING_FACTOR);
 8003fc6:	4b0b      	ldr	r3, [pc, #44]	@ (8003ff4 <GetGyrZRH+0x44>)
 8003fc8:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8003fcc:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8003ff8 <GetGyrZRH+0x48>
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f7ff fc57 	bl	8003884 <ScaleInt16ToFloat>
 8003fd6:	eef0 7a40 	vmov.f32	s15, s0
 8003fda:	4b08      	ldr	r3, [pc, #32]	@ (8003ffc <GetGyrZRH+0x4c>)
 8003fdc:	edc3 7a04 	vstr	s15, [r3, #16]

    res->dataSize = 0;
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	711a      	strb	r2, [r3, #4]
    res->status = DOP_SDO_SUCC;
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	721a      	strb	r2, [r3, #8]
}
 8003fec:	bf00      	nop
 8003fee:	3708      	adds	r7, #8
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	24001520 	.word	0x24001520
 8003ff8:	447a0000 	.word	0x447a0000
 8003ffc:	240014f0 	.word	0x240014f0

08004000 <GetGyrZLH>:

static void GetGyrZLH(DOP_SDOArgs_t* req, DOP_SDOArgs_t* res)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b082      	sub	sp, #8
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
 8004008:	6039      	str	r1, [r7, #0]
	memcpy(&ReceivedDataObj.gyrZ_LH_scaled, req->data, 2);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	881b      	ldrh	r3, [r3, #0]
 8004010:	b29a      	uxth	r2, r3
 8004012:	4b0c      	ldr	r3, [pc, #48]	@ (8004044 <GetGyrZLH+0x44>)
 8004014:	825a      	strh	r2, [r3, #18]

	StudentsDataObj_LH.gyrZ = ScaleInt16ToFloat(ReceivedDataObj.gyrZ_LH_scaled, GYR_SCALING_FACTOR);
 8004016:	4b0b      	ldr	r3, [pc, #44]	@ (8004044 <GetGyrZLH+0x44>)
 8004018:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800401c:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8004048 <GetGyrZLH+0x48>
 8004020:	4618      	mov	r0, r3
 8004022:	f7ff fc2f 	bl	8003884 <ScaleInt16ToFloat>
 8004026:	eef0 7a40 	vmov.f32	s15, s0
 800402a:	4b08      	ldr	r3, [pc, #32]	@ (800404c <GetGyrZLH+0x4c>)
 800402c:	edc3 7a04 	vstr	s15, [r3, #16]

    res->dataSize = 0;
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	2200      	movs	r2, #0
 8004034:	711a      	strb	r2, [r3, #4]
    res->status = DOP_SDO_SUCC;
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	2200      	movs	r2, #0
 800403a:	721a      	strb	r2, [r3, #8]
}
 800403c:	bf00      	nop
 800403e:	3708      	adds	r7, #8
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}
 8004044:	24001520 	.word	0x24001520
 8004048:	447a0000 	.word	0x447a0000
 800404c:	24001508 	.word	0x24001508

08004050 <GetAssistLevel>:

static void GetAssistLevel(DOP_SDOArgs_t* req, DOP_SDOArgs_t* res)
{
 8004050:	b480      	push	{r7}
 8004052:	b083      	sub	sp, #12
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
 8004058:	6039      	str	r1, [r7, #0]
	memcpy(&ReceivedDataObj.assist_level, req->data, 2);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	881b      	ldrh	r3, [r3, #0]
 8004060:	b29a      	uxth	r2, r3
 8004062:	4b0e      	ldr	r3, [pc, #56]	@ (800409c <GetAssistLevel+0x4c>)
 8004064:	829a      	strh	r2, [r3, #20]

	assist_level = (float)ReceivedDataObj.assist_level / 10;
 8004066:	4b0d      	ldr	r3, [pc, #52]	@ (800409c <GetAssistLevel+0x4c>)
 8004068:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800406c:	ee07 3a90 	vmov	s15, r3
 8004070:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004074:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8004078:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800407c:	4b08      	ldr	r3, [pc, #32]	@ (80040a0 <GetAssistLevel+0x50>)
 800407e:	edc3 7a00 	vstr	s15, [r3]

    res->dataSize = 0;
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	2200      	movs	r2, #0
 8004086:	711a      	strb	r2, [r3, #4]
    res->status = DOP_SDO_SUCC;
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	2200      	movs	r2, #0
 800408c:	721a      	strb	r2, [r3, #8]
}
 800408e:	bf00      	nop
 8004090:	370c      	adds	r7, #12
 8004092:	46bd      	mov	sp, r7
 8004094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004098:	4770      	bx	lr
 800409a:	bf00      	nop
 800409c:	24001520 	.word	0x24001520
 80040a0:	24000010 	.word	0x24000010

080040a4 <Get_SUIT_State_curr>:

static void Get_SUIT_State_curr(DOP_SDOArgs_t* req, DOP_SDOArgs_t* res)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b083      	sub	sp, #12
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
 80040ac:	6039      	str	r1, [r7, #0]
	ReceivedDataObj.SUIT_state_prev = SUIT_State_curr;
 80040ae:	4b0c      	ldr	r3, [pc, #48]	@ (80040e0 <Get_SUIT_State_curr+0x3c>)
 80040b0:	781a      	ldrb	r2, [r3, #0]
 80040b2:	4b0c      	ldr	r3, [pc, #48]	@ (80040e4 <Get_SUIT_State_curr+0x40>)
 80040b4:	76da      	strb	r2, [r3, #27]
	memcpy(&ReceivedDataObj.SUIT_state_curr, req->data, 1);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	781a      	ldrb	r2, [r3, #0]
 80040bc:	4b09      	ldr	r3, [pc, #36]	@ (80040e4 <Get_SUIT_State_curr+0x40>)
 80040be:	769a      	strb	r2, [r3, #26]

	SUIT_State_curr = ReceivedDataObj.SUIT_state_curr;
 80040c0:	4b08      	ldr	r3, [pc, #32]	@ (80040e4 <Get_SUIT_State_curr+0x40>)
 80040c2:	7e9a      	ldrb	r2, [r3, #26]
 80040c4:	4b06      	ldr	r3, [pc, #24]	@ (80040e0 <Get_SUIT_State_curr+0x3c>)
 80040c6:	701a      	strb	r2, [r3, #0]

	res->dataSize = 0;
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	2200      	movs	r2, #0
 80040cc:	711a      	strb	r2, [r3, #4]
	res->status = DOP_SDO_SUCC;
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	2200      	movs	r2, #0
 80040d2:	721a      	strb	r2, [r3, #8]
}
 80040d4:	bf00      	nop
 80040d6:	370c      	adds	r7, #12
 80040d8:	46bd      	mov	sp, r7
 80040da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040de:	4770      	bx	lr
 80040e0:	2401d3c0 	.word	0x2401d3c0
 80040e4:	24001520 	.word	0x24001520

080040e8 <Set_P_Vector_MotionMap>:

/*----------------------------------------------------- P Vector Setting -----------------------------------------------------*/
static void Set_P_Vector_MotionMap(DOP_SDOArgs_t* req, DOP_SDOArgs_t* res)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b083      	sub	sp, #12
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	6039      	str	r1, [r7, #0]
	memcpy(&MotionMap_File.MM_idx , req->data, 1);		// cnt means "(MS_ID)-1"
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	781a      	ldrb	r2, [r3, #0]
 80040f8:	4b06      	ldr	r3, [pc, #24]	@ (8004114 <Set_P_Vector_MotionMap+0x2c>)
 80040fa:	701a      	strb	r2, [r3, #0]

	res->dataSize = 0;
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	2200      	movs	r2, #0
 8004100:	711a      	strb	r2, [r3, #4]
	res->status = DOP_SDO_SUCC;
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	2200      	movs	r2, #0
 8004106:	721a      	strb	r2, [r3, #8]
}
 8004108:	bf00      	nop
 800410a:	370c      	adds	r7, #12
 800410c:	46bd      	mov	sp, r7
 800410e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004112:	4770      	bx	lr
 8004114:	240020b8 	.word	0x240020b8

08004118 <Set_P_Vector_Yd_RH>:

static void Set_P_Vector_Yd_RH(DOP_SDOArgs_t* req, DOP_SDOArgs_t* res)
{
 8004118:	b480      	push	{r7}
 800411a:	b083      	sub	sp, #12
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
 8004120:	6039      	str	r1, [r7, #0]
	memcpy(&MotionMap_File.MS[MotionMap_File.MM_idx].MD[RH_MOTOR].p_vector_decoder.p_buffer[MotionMap_File.MS[MotionMap_File.MM_idx].MD[RH_MOTOR].p_vector_decoder.N].yd , req->data, 2);
 8004122:	4b16      	ldr	r3, [pc, #88]	@ (800417c <Set_P_Vector_Yd_RH+0x64>)
 8004124:	781b      	ldrb	r3, [r3, #0]
 8004126:	4619      	mov	r1, r3
 8004128:	4b14      	ldr	r3, [pc, #80]	@ (800417c <Set_P_Vector_Yd_RH+0x64>)
 800412a:	781b      	ldrb	r3, [r3, #0]
 800412c:	4618      	mov	r0, r3
 800412e:	4a13      	ldr	r2, [pc, #76]	@ (800417c <Set_P_Vector_Yd_RH+0x64>)
 8004130:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 8004134:	fb00 f303 	mul.w	r3, r0, r3
 8004138:	4413      	add	r3, r2
 800413a:	3344      	adds	r3, #68	@ 0x44
 800413c:	781b      	ldrb	r3, [r3, #0]
 800413e:	461a      	mov	r2, r3
 8004140:	4613      	mov	r3, r2
 8004142:	005b      	lsls	r3, r3, #1
 8004144:	4413      	add	r3, r2
 8004146:	005b      	lsls	r3, r3, #1
 8004148:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 800414c:	fb01 f202 	mul.w	r2, r1, r2
 8004150:	4413      	add	r3, r2
 8004152:	3308      	adds	r3, #8
 8004154:	4a09      	ldr	r2, [pc, #36]	@ (800417c <Set_P_Vector_Yd_RH+0x64>)
 8004156:	4413      	add	r3, r2
 8004158:	687a      	ldr	r2, [r7, #4]
 800415a:	6812      	ldr	r2, [r2, #0]
 800415c:	8812      	ldrh	r2, [r2, #0]
 800415e:	b292      	uxth	r2, r2
 8004160:	801a      	strh	r2, [r3, #0]

	res->dataSize = 0;
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	2200      	movs	r2, #0
 8004166:	711a      	strb	r2, [r3, #4]
	res->status = DOP_SDO_SUCC;
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	2200      	movs	r2, #0
 800416c:	721a      	strb	r2, [r3, #8]
}
 800416e:	bf00      	nop
 8004170:	370c      	adds	r7, #12
 8004172:	46bd      	mov	sp, r7
 8004174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004178:	4770      	bx	lr
 800417a:	bf00      	nop
 800417c:	240020b8 	.word	0x240020b8

08004180 <Set_P_Vector_Yd_LH>:

static void Set_P_Vector_Yd_LH(DOP_SDOArgs_t* req, DOP_SDOArgs_t* res)
{
 8004180:	b480      	push	{r7}
 8004182:	b083      	sub	sp, #12
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
 8004188:	6039      	str	r1, [r7, #0]
	memcpy(&MotionMap_File.MS[MotionMap_File.MM_idx].MD[LH_MOTOR].p_vector_decoder.p_buffer[MotionMap_File.MS[MotionMap_File.MM_idx].MD[LH_MOTOR].p_vector_decoder.N].yd , req->data, 2);
 800418a:	4b17      	ldr	r3, [pc, #92]	@ (80041e8 <Set_P_Vector_Yd_LH+0x68>)
 800418c:	781b      	ldrb	r3, [r3, #0]
 800418e:	4619      	mov	r1, r3
 8004190:	4b15      	ldr	r3, [pc, #84]	@ (80041e8 <Set_P_Vector_Yd_LH+0x68>)
 8004192:	781b      	ldrb	r3, [r3, #0]
 8004194:	4618      	mov	r0, r3
 8004196:	4a14      	ldr	r2, [pc, #80]	@ (80041e8 <Set_P_Vector_Yd_LH+0x68>)
 8004198:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 800419c:	fb00 f303 	mul.w	r3, r0, r3
 80041a0:	4413      	add	r3, r2
 80041a2:	f203 53b4 	addw	r3, r3, #1460	@ 0x5b4
 80041a6:	781b      	ldrb	r3, [r3, #0]
 80041a8:	461a      	mov	r2, r3
 80041aa:	4613      	mov	r3, r2
 80041ac:	005b      	lsls	r3, r3, #1
 80041ae:	4413      	add	r3, r2
 80041b0:	005b      	lsls	r3, r3, #1
 80041b2:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 80041b6:	fb01 f202 	mul.w	r2, r1, r2
 80041ba:	4413      	add	r3, r2
 80041bc:	f503 63af 	add.w	r3, r3, #1400	@ 0x578
 80041c0:	4a09      	ldr	r2, [pc, #36]	@ (80041e8 <Set_P_Vector_Yd_LH+0x68>)
 80041c2:	4413      	add	r3, r2
 80041c4:	687a      	ldr	r2, [r7, #4]
 80041c6:	6812      	ldr	r2, [r2, #0]
 80041c8:	8812      	ldrh	r2, [r2, #0]
 80041ca:	b292      	uxth	r2, r2
 80041cc:	801a      	strh	r2, [r3, #0]

	res->dataSize = 0;
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	2200      	movs	r2, #0
 80041d2:	711a      	strb	r2, [r3, #4]
	res->status = DOP_SDO_SUCC;
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	2200      	movs	r2, #0
 80041d8:	721a      	strb	r2, [r3, #8]
}
 80041da:	bf00      	nop
 80041dc:	370c      	adds	r7, #12
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	4770      	bx	lr
 80041e6:	bf00      	nop
 80041e8:	240020b8 	.word	0x240020b8

080041ec <Set_P_Vector_L_RH>:

static void Set_P_Vector_L_RH(DOP_SDOArgs_t* req, DOP_SDOArgs_t* res)
{
 80041ec:	b480      	push	{r7}
 80041ee:	b083      	sub	sp, #12
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
 80041f4:	6039      	str	r1, [r7, #0]
	memcpy(&MotionMap_File.MS[MotionMap_File.MM_idx].MD[RH_MOTOR].p_vector_decoder.p_buffer[MotionMap_File.MS[MotionMap_File.MM_idx].MD[RH_MOTOR].p_vector_decoder.N].L , req->data, 2);
 80041f6:	4b1c      	ldr	r3, [pc, #112]	@ (8004268 <Set_P_Vector_L_RH+0x7c>)
 80041f8:	781b      	ldrb	r3, [r3, #0]
 80041fa:	4619      	mov	r1, r3
 80041fc:	4b1a      	ldr	r3, [pc, #104]	@ (8004268 <Set_P_Vector_L_RH+0x7c>)
 80041fe:	781b      	ldrb	r3, [r3, #0]
 8004200:	4618      	mov	r0, r3
 8004202:	4a19      	ldr	r2, [pc, #100]	@ (8004268 <Set_P_Vector_L_RH+0x7c>)
 8004204:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 8004208:	fb00 f303 	mul.w	r3, r0, r3
 800420c:	4413      	add	r3, r2
 800420e:	3344      	adds	r3, #68	@ 0x44
 8004210:	781b      	ldrb	r3, [r3, #0]
 8004212:	461a      	mov	r2, r3
 8004214:	4613      	mov	r3, r2
 8004216:	005b      	lsls	r3, r3, #1
 8004218:	4413      	add	r3, r2
 800421a:	005b      	lsls	r3, r3, #1
 800421c:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 8004220:	fb01 f202 	mul.w	r2, r1, r2
 8004224:	4413      	add	r3, r2
 8004226:	3308      	adds	r3, #8
 8004228:	4a0f      	ldr	r2, [pc, #60]	@ (8004268 <Set_P_Vector_L_RH+0x7c>)
 800422a:	4413      	add	r3, r2
 800422c:	3302      	adds	r3, #2
 800422e:	687a      	ldr	r2, [r7, #4]
 8004230:	6812      	ldr	r2, [r2, #0]
 8004232:	8812      	ldrh	r2, [r2, #0]
 8004234:	b292      	uxth	r2, r2
 8004236:	801a      	strh	r2, [r3, #0]

	MotionMap_File.MS[MotionMap_File.MM_idx].MD[RH_MOTOR].p_vector_decoder.durationCompleted = 0;
 8004238:	4b0b      	ldr	r3, [pc, #44]	@ (8004268 <Set_P_Vector_L_RH+0x7c>)
 800423a:	781b      	ldrb	r3, [r3, #0]
 800423c:	4619      	mov	r1, r3
 800423e:	4a0a      	ldr	r2, [pc, #40]	@ (8004268 <Set_P_Vector_L_RH+0x7c>)
 8004240:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 8004244:	fb01 f303 	mul.w	r3, r1, r3
 8004248:	4413      	add	r3, r2
 800424a:	33e0      	adds	r3, #224	@ 0xe0
 800424c:	2200      	movs	r2, #0
 800424e:	701a      	strb	r2, [r3, #0]

	res->dataSize = 0;
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	2200      	movs	r2, #0
 8004254:	711a      	strb	r2, [r3, #4]
	res->status = DOP_SDO_SUCC;
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	2200      	movs	r2, #0
 800425a:	721a      	strb	r2, [r3, #8]
}
 800425c:	bf00      	nop
 800425e:	370c      	adds	r7, #12
 8004260:	46bd      	mov	sp, r7
 8004262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004266:	4770      	bx	lr
 8004268:	240020b8 	.word	0x240020b8

0800426c <Set_P_Vector_L_LH>:

static void Set_P_Vector_L_LH(DOP_SDOArgs_t* req, DOP_SDOArgs_t* res)
{
 800426c:	b480      	push	{r7}
 800426e:	b083      	sub	sp, #12
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	6039      	str	r1, [r7, #0]
	memcpy(&MotionMap_File.MS[MotionMap_File.MM_idx].MD[LH_MOTOR].p_vector_decoder.p_buffer[MotionMap_File.MS[MotionMap_File.MM_idx].MD[LH_MOTOR].p_vector_decoder.N].L , req->data, 2);
 8004276:	4b1e      	ldr	r3, [pc, #120]	@ (80042f0 <Set_P_Vector_L_LH+0x84>)
 8004278:	781b      	ldrb	r3, [r3, #0]
 800427a:	4619      	mov	r1, r3
 800427c:	4b1c      	ldr	r3, [pc, #112]	@ (80042f0 <Set_P_Vector_L_LH+0x84>)
 800427e:	781b      	ldrb	r3, [r3, #0]
 8004280:	4618      	mov	r0, r3
 8004282:	4a1b      	ldr	r2, [pc, #108]	@ (80042f0 <Set_P_Vector_L_LH+0x84>)
 8004284:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 8004288:	fb00 f303 	mul.w	r3, r0, r3
 800428c:	4413      	add	r3, r2
 800428e:	f203 53b4 	addw	r3, r3, #1460	@ 0x5b4
 8004292:	781b      	ldrb	r3, [r3, #0]
 8004294:	461a      	mov	r2, r3
 8004296:	4613      	mov	r3, r2
 8004298:	005b      	lsls	r3, r3, #1
 800429a:	4413      	add	r3, r2
 800429c:	005b      	lsls	r3, r3, #1
 800429e:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 80042a2:	fb01 f202 	mul.w	r2, r1, r2
 80042a6:	4413      	add	r3, r2
 80042a8:	f503 63af 	add.w	r3, r3, #1400	@ 0x578
 80042ac:	4a10      	ldr	r2, [pc, #64]	@ (80042f0 <Set_P_Vector_L_LH+0x84>)
 80042ae:	4413      	add	r3, r2
 80042b0:	3302      	adds	r3, #2
 80042b2:	687a      	ldr	r2, [r7, #4]
 80042b4:	6812      	ldr	r2, [r2, #0]
 80042b6:	8812      	ldrh	r2, [r2, #0]
 80042b8:	b292      	uxth	r2, r2
 80042ba:	801a      	strh	r2, [r3, #0]

	MotionMap_File.MS[MotionMap_File.MM_idx].MD[LH_MOTOR].p_vector_decoder.durationCompleted = 0;
 80042bc:	4b0c      	ldr	r3, [pc, #48]	@ (80042f0 <Set_P_Vector_L_LH+0x84>)
 80042be:	781b      	ldrb	r3, [r3, #0]
 80042c0:	4619      	mov	r1, r3
 80042c2:	4a0b      	ldr	r2, [pc, #44]	@ (80042f0 <Set_P_Vector_L_LH+0x84>)
 80042c4:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 80042c8:	fb01 f303 	mul.w	r3, r1, r3
 80042cc:	4413      	add	r3, r2
 80042ce:	f503 63ca 	add.w	r3, r3, #1616	@ 0x650
 80042d2:	2200      	movs	r2, #0
 80042d4:	701a      	strb	r2, [r3, #0]

	res->dataSize = 0;
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	2200      	movs	r2, #0
 80042da:	711a      	strb	r2, [r3, #4]
	res->status = DOP_SDO_SUCC;
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	2200      	movs	r2, #0
 80042e0:	721a      	strb	r2, [r3, #8]
}
 80042e2:	bf00      	nop
 80042e4:	370c      	adds	r7, #12
 80042e6:	46bd      	mov	sp, r7
 80042e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ec:	4770      	bx	lr
 80042ee:	bf00      	nop
 80042f0:	240020b8 	.word	0x240020b8

080042f4 <Set_P_Vector_S0_RH>:

static void Set_P_Vector_S0_RH(DOP_SDOArgs_t* req, DOP_SDOArgs_t* res)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b083      	sub	sp, #12
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
 80042fc:	6039      	str	r1, [r7, #0]
	memcpy(&MotionMap_File.MS[MotionMap_File.MM_idx].MD[RH_MOTOR].p_vector_decoder.p_buffer[MotionMap_File.MS[MotionMap_File.MM_idx].MD[RH_MOTOR].p_vector_decoder.N].s0 , req->data, 1);
 80042fe:	4b16      	ldr	r3, [pc, #88]	@ (8004358 <Set_P_Vector_S0_RH+0x64>)
 8004300:	781b      	ldrb	r3, [r3, #0]
 8004302:	4619      	mov	r1, r3
 8004304:	4b14      	ldr	r3, [pc, #80]	@ (8004358 <Set_P_Vector_S0_RH+0x64>)
 8004306:	781b      	ldrb	r3, [r3, #0]
 8004308:	4618      	mov	r0, r3
 800430a:	4a13      	ldr	r2, [pc, #76]	@ (8004358 <Set_P_Vector_S0_RH+0x64>)
 800430c:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 8004310:	fb00 f303 	mul.w	r3, r0, r3
 8004314:	4413      	add	r3, r2
 8004316:	3344      	adds	r3, #68	@ 0x44
 8004318:	781b      	ldrb	r3, [r3, #0]
 800431a:	461a      	mov	r2, r3
 800431c:	4613      	mov	r3, r2
 800431e:	005b      	lsls	r3, r3, #1
 8004320:	4413      	add	r3, r2
 8004322:	005b      	lsls	r3, r3, #1
 8004324:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 8004328:	fb01 f202 	mul.w	r2, r1, r2
 800432c:	4413      	add	r3, r2
 800432e:	3308      	adds	r3, #8
 8004330:	4a09      	ldr	r2, [pc, #36]	@ (8004358 <Set_P_Vector_S0_RH+0x64>)
 8004332:	4413      	add	r3, r2
 8004334:	3304      	adds	r3, #4
 8004336:	687a      	ldr	r2, [r7, #4]
 8004338:	6812      	ldr	r2, [r2, #0]
 800433a:	7812      	ldrb	r2, [r2, #0]
 800433c:	701a      	strb	r2, [r3, #0]

	res->dataSize = 0;
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	2200      	movs	r2, #0
 8004342:	711a      	strb	r2, [r3, #4]
	res->status = DOP_SDO_SUCC;
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	2200      	movs	r2, #0
 8004348:	721a      	strb	r2, [r3, #8]
}
 800434a:	bf00      	nop
 800434c:	370c      	adds	r7, #12
 800434e:	46bd      	mov	sp, r7
 8004350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004354:	4770      	bx	lr
 8004356:	bf00      	nop
 8004358:	240020b8 	.word	0x240020b8

0800435c <Set_P_Vector_S0_LH>:

static void Set_P_Vector_S0_LH(DOP_SDOArgs_t* req, DOP_SDOArgs_t* res)
{
 800435c:	b480      	push	{r7}
 800435e:	b083      	sub	sp, #12
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
 8004364:	6039      	str	r1, [r7, #0]
	memcpy(&MotionMap_File.MS[MotionMap_File.MM_idx].MD[LH_MOTOR].p_vector_decoder.p_buffer[MotionMap_File.MS[MotionMap_File.MM_idx].MD[LH_MOTOR].p_vector_decoder.N].s0 , req->data, 1);
 8004366:	4b17      	ldr	r3, [pc, #92]	@ (80043c4 <Set_P_Vector_S0_LH+0x68>)
 8004368:	781b      	ldrb	r3, [r3, #0]
 800436a:	4619      	mov	r1, r3
 800436c:	4b15      	ldr	r3, [pc, #84]	@ (80043c4 <Set_P_Vector_S0_LH+0x68>)
 800436e:	781b      	ldrb	r3, [r3, #0]
 8004370:	4618      	mov	r0, r3
 8004372:	4a14      	ldr	r2, [pc, #80]	@ (80043c4 <Set_P_Vector_S0_LH+0x68>)
 8004374:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 8004378:	fb00 f303 	mul.w	r3, r0, r3
 800437c:	4413      	add	r3, r2
 800437e:	f203 53b4 	addw	r3, r3, #1460	@ 0x5b4
 8004382:	781b      	ldrb	r3, [r3, #0]
 8004384:	461a      	mov	r2, r3
 8004386:	4613      	mov	r3, r2
 8004388:	005b      	lsls	r3, r3, #1
 800438a:	4413      	add	r3, r2
 800438c:	005b      	lsls	r3, r3, #1
 800438e:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 8004392:	fb01 f202 	mul.w	r2, r1, r2
 8004396:	4413      	add	r3, r2
 8004398:	f503 63af 	add.w	r3, r3, #1400	@ 0x578
 800439c:	4a09      	ldr	r2, [pc, #36]	@ (80043c4 <Set_P_Vector_S0_LH+0x68>)
 800439e:	4413      	add	r3, r2
 80043a0:	3304      	adds	r3, #4
 80043a2:	687a      	ldr	r2, [r7, #4]
 80043a4:	6812      	ldr	r2, [r2, #0]
 80043a6:	7812      	ldrb	r2, [r2, #0]
 80043a8:	701a      	strb	r2, [r3, #0]

	res->dataSize = 0;
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	2200      	movs	r2, #0
 80043ae:	711a      	strb	r2, [r3, #4]
	res->status = DOP_SDO_SUCC;
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	2200      	movs	r2, #0
 80043b4:	721a      	strb	r2, [r3, #8]
}
 80043b6:	bf00      	nop
 80043b8:	370c      	adds	r7, #12
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr
 80043c2:	bf00      	nop
 80043c4:	240020b8 	.word	0x240020b8

080043c8 <Set_P_Vector_Sd_RH>:

static void Set_P_Vector_Sd_RH(DOP_SDOArgs_t* req, DOP_SDOArgs_t* res)
{
 80043c8:	b480      	push	{r7}
 80043ca:	b083      	sub	sp, #12
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
 80043d0:	6039      	str	r1, [r7, #0]
	memcpy(&MotionMap_File.MS[MotionMap_File.MM_idx].MD[RH_MOTOR].p_vector_decoder.p_buffer[MotionMap_File.MS[MotionMap_File.MM_idx].MD[RH_MOTOR].p_vector_decoder.N].sd , req->data, 1);
 80043d2:	4b20      	ldr	r3, [pc, #128]	@ (8004454 <Set_P_Vector_Sd_RH+0x8c>)
 80043d4:	781b      	ldrb	r3, [r3, #0]
 80043d6:	4619      	mov	r1, r3
 80043d8:	4b1e      	ldr	r3, [pc, #120]	@ (8004454 <Set_P_Vector_Sd_RH+0x8c>)
 80043da:	781b      	ldrb	r3, [r3, #0]
 80043dc:	4618      	mov	r0, r3
 80043de:	4a1d      	ldr	r2, [pc, #116]	@ (8004454 <Set_P_Vector_Sd_RH+0x8c>)
 80043e0:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 80043e4:	fb00 f303 	mul.w	r3, r0, r3
 80043e8:	4413      	add	r3, r2
 80043ea:	3344      	adds	r3, #68	@ 0x44
 80043ec:	781b      	ldrb	r3, [r3, #0]
 80043ee:	461a      	mov	r2, r3
 80043f0:	4613      	mov	r3, r2
 80043f2:	005b      	lsls	r3, r3, #1
 80043f4:	4413      	add	r3, r2
 80043f6:	005b      	lsls	r3, r3, #1
 80043f8:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 80043fc:	fb01 f202 	mul.w	r2, r1, r2
 8004400:	4413      	add	r3, r2
 8004402:	3308      	adds	r3, #8
 8004404:	4a13      	ldr	r2, [pc, #76]	@ (8004454 <Set_P_Vector_Sd_RH+0x8c>)
 8004406:	4413      	add	r3, r2
 8004408:	3305      	adds	r3, #5
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	6812      	ldr	r2, [r2, #0]
 800440e:	7812      	ldrb	r2, [r2, #0]
 8004410:	701a      	strb	r2, [r3, #0]

	MotionMap_File.MS[MotionMap_File.MM_idx].MD[RH_MOTOR].p_vector_decoder.N++;
 8004412:	4b10      	ldr	r3, [pc, #64]	@ (8004454 <Set_P_Vector_Sd_RH+0x8c>)
 8004414:	781b      	ldrb	r3, [r3, #0]
 8004416:	490f      	ldr	r1, [pc, #60]	@ (8004454 <Set_P_Vector_Sd_RH+0x8c>)
 8004418:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 800441c:	fb03 f202 	mul.w	r2, r3, r2
 8004420:	440a      	add	r2, r1
 8004422:	3244      	adds	r2, #68	@ 0x44
 8004424:	7812      	ldrb	r2, [r2, #0]
 8004426:	3201      	adds	r2, #1
 8004428:	b2d0      	uxtb	r0, r2
 800442a:	4a0a      	ldr	r2, [pc, #40]	@ (8004454 <Set_P_Vector_Sd_RH+0x8c>)
 800442c:	f44f 612e 	mov.w	r1, #2784	@ 0xae0
 8004430:	fb01 f303 	mul.w	r3, r1, r3
 8004434:	4413      	add	r3, r2
 8004436:	3344      	adds	r3, #68	@ 0x44
 8004438:	4602      	mov	r2, r0
 800443a:	701a      	strb	r2, [r3, #0]

	res->dataSize = 0;
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	2200      	movs	r2, #0
 8004440:	711a      	strb	r2, [r3, #4]
	res->status = DOP_SDO_SUCC;
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	2200      	movs	r2, #0
 8004446:	721a      	strb	r2, [r3, #8]
}
 8004448:	bf00      	nop
 800444a:	370c      	adds	r7, #12
 800444c:	46bd      	mov	sp, r7
 800444e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004452:	4770      	bx	lr
 8004454:	240020b8 	.word	0x240020b8

08004458 <Set_P_Vector_Sd_LH>:

static void Set_P_Vector_Sd_LH(DOP_SDOArgs_t* req, DOP_SDOArgs_t* res)
{
 8004458:	b480      	push	{r7}
 800445a:	b083      	sub	sp, #12
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
 8004460:	6039      	str	r1, [r7, #0]
	memcpy(&MotionMap_File.MS[MotionMap_File.MM_idx].MD[LH_MOTOR].p_vector_decoder.p_buffer[MotionMap_File.MS[MotionMap_File.MM_idx].MD[LH_MOTOR].p_vector_decoder.N].sd , req->data, 1);
 8004462:	4b22      	ldr	r3, [pc, #136]	@ (80044ec <Set_P_Vector_Sd_LH+0x94>)
 8004464:	781b      	ldrb	r3, [r3, #0]
 8004466:	4619      	mov	r1, r3
 8004468:	4b20      	ldr	r3, [pc, #128]	@ (80044ec <Set_P_Vector_Sd_LH+0x94>)
 800446a:	781b      	ldrb	r3, [r3, #0]
 800446c:	4618      	mov	r0, r3
 800446e:	4a1f      	ldr	r2, [pc, #124]	@ (80044ec <Set_P_Vector_Sd_LH+0x94>)
 8004470:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 8004474:	fb00 f303 	mul.w	r3, r0, r3
 8004478:	4413      	add	r3, r2
 800447a:	f203 53b4 	addw	r3, r3, #1460	@ 0x5b4
 800447e:	781b      	ldrb	r3, [r3, #0]
 8004480:	461a      	mov	r2, r3
 8004482:	4613      	mov	r3, r2
 8004484:	005b      	lsls	r3, r3, #1
 8004486:	4413      	add	r3, r2
 8004488:	005b      	lsls	r3, r3, #1
 800448a:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 800448e:	fb01 f202 	mul.w	r2, r1, r2
 8004492:	4413      	add	r3, r2
 8004494:	f503 63af 	add.w	r3, r3, #1400	@ 0x578
 8004498:	4a14      	ldr	r2, [pc, #80]	@ (80044ec <Set_P_Vector_Sd_LH+0x94>)
 800449a:	4413      	add	r3, r2
 800449c:	3305      	adds	r3, #5
 800449e:	687a      	ldr	r2, [r7, #4]
 80044a0:	6812      	ldr	r2, [r2, #0]
 80044a2:	7812      	ldrb	r2, [r2, #0]
 80044a4:	701a      	strb	r2, [r3, #0]

	MotionMap_File.MS[MotionMap_File.MM_idx].MD[LH_MOTOR].p_vector_decoder.N++;
 80044a6:	4b11      	ldr	r3, [pc, #68]	@ (80044ec <Set_P_Vector_Sd_LH+0x94>)
 80044a8:	781b      	ldrb	r3, [r3, #0]
 80044aa:	4910      	ldr	r1, [pc, #64]	@ (80044ec <Set_P_Vector_Sd_LH+0x94>)
 80044ac:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 80044b0:	fb03 f202 	mul.w	r2, r3, r2
 80044b4:	440a      	add	r2, r1
 80044b6:	f202 52b4 	addw	r2, r2, #1460	@ 0x5b4
 80044ba:	7812      	ldrb	r2, [r2, #0]
 80044bc:	3201      	adds	r2, #1
 80044be:	b2d0      	uxtb	r0, r2
 80044c0:	4a0a      	ldr	r2, [pc, #40]	@ (80044ec <Set_P_Vector_Sd_LH+0x94>)
 80044c2:	f44f 612e 	mov.w	r1, #2784	@ 0xae0
 80044c6:	fb01 f303 	mul.w	r3, r1, r3
 80044ca:	4413      	add	r3, r2
 80044cc:	f203 53b4 	addw	r3, r3, #1460	@ 0x5b4
 80044d0:	4602      	mov	r2, r0
 80044d2:	701a      	strb	r2, [r3, #0]

	res->dataSize = 0;
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	2200      	movs	r2, #0
 80044d8:	711a      	strb	r2, [r3, #4]
	res->status = DOP_SDO_SUCC;
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	2200      	movs	r2, #0
 80044de:	721a      	strb	r2, [r3, #8]
}
 80044e0:	bf00      	nop
 80044e2:	370c      	adds	r7, #12
 80044e4:	46bd      	mov	sp, r7
 80044e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ea:	4770      	bx	lr
 80044ec:	240020b8 	.word	0x240020b8

080044f0 <Ent_P_Vector_Decoder_RH>:

/*--------------------------------------------------------------- P_vector Decoder ---------------------------------------------------------------*/
static int Ent_P_Vector_Decoder_RH()
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	af00      	add	r7, sp, #0
	memset(&pvectorObj_RH, 0, sizeof(P_Vector_Decoder));
 80044f4:	22e0      	movs	r2, #224	@ 0xe0
 80044f6:	2100      	movs	r1, #0
 80044f8:	480f      	ldr	r0, [pc, #60]	@ (8004538 <Ent_P_Vector_Decoder_RH+0x48>)
 80044fa:	f01b fa66 	bl	801f9ca <memset>
	pvectorObj_RH.yd_f = StudentsDataObj_RH.positionAct * M_PI / 180.0f;
 80044fe:	4b0f      	ldr	r3, [pc, #60]	@ (800453c <Ent_P_Vector_Decoder_RH+0x4c>)
 8004500:	edd3 7a01 	vldr	s15, [r3, #4]
 8004504:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004508:	ed9f 6b07 	vldr	d6, [pc, #28]	@ 8004528 <Ent_P_Vector_Decoder_RH+0x38>
 800450c:	ee27 6b06 	vmul.f64	d6, d7, d6
 8004510:	ed9f 5b07 	vldr	d5, [pc, #28]	@ 8004530 <Ent_P_Vector_Decoder_RH+0x40>
 8004514:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8004518:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800451c:	4b06      	ldr	r3, [pc, #24]	@ (8004538 <Ent_P_Vector_Decoder_RH+0x48>)
 800451e:	edc3 7a35 	vstr	s15, [r3, #212]	@ 0xd4

	return 0;
 8004522:	2300      	movs	r3, #0
}
 8004524:	4618      	mov	r0, r3
 8004526:	bd80      	pop	{r7, pc}
 8004528:	54442d18 	.word	0x54442d18
 800452c:	400921fb 	.word	0x400921fb
 8004530:	00000000 	.word	0x00000000
 8004534:	40668000 	.word	0x40668000
 8004538:	24001540 	.word	0x24001540
 800453c:	240014f0 	.word	0x240014f0

08004540 <Run_P_Vector_Decoder_RH>:

static int Run_P_Vector_Decoder_RH()
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b0aa      	sub	sp, #168	@ 0xa8
 8004544:	af00      	add	r7, sp, #0
	if ((pvectorObj_RH.N > 0) && (pvectorObj_RH.ON == 0)) {
 8004546:	4b8e      	ldr	r3, [pc, #568]	@ (8004780 <Run_P_Vector_Decoder_RH+0x240>)
 8004548:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800454c:	2b00      	cmp	r3, #0
 800454e:	f000 81b4 	beq.w	80048ba <Run_P_Vector_Decoder_RH+0x37a>
 8004552:	4b8b      	ldr	r3, [pc, #556]	@ (8004780 <Run_P_Vector_Decoder_RH+0x240>)
 8004554:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004558:	2b00      	cmp	r3, #0
 800455a:	f040 81ae 	bne.w	80048ba <Run_P_Vector_Decoder_RH+0x37a>
		// FIFO process
		double yd = (double)pvectorObj_RH.p_buffer[0].yd * 0.1 * M_PI / 180.0f;
 800455e:	4b88      	ldr	r3, [pc, #544]	@ (8004780 <Run_P_Vector_Decoder_RH+0x240>)
 8004560:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004564:	ee07 3a90 	vmov	s15, r3
 8004568:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800456c:	ed9f 6b7e 	vldr	d6, [pc, #504]	@ 8004768 <Run_P_Vector_Decoder_RH+0x228>
 8004570:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004574:	ed9f 6b7e 	vldr	d6, [pc, #504]	@ 8004770 <Run_P_Vector_Decoder_RH+0x230>
 8004578:	ee27 6b06 	vmul.f64	d6, d7, d6
 800457c:	ed9f 5b7e 	vldr	d5, [pc, #504]	@ 8004778 <Run_P_Vector_Decoder_RH+0x238>
 8004580:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8004584:	ed87 7b20 	vstr	d7, [r7, #128]	@ 0x80
		double y0 = (double)pvectorObj_RH.yd_f;
 8004588:	4b7d      	ldr	r3, [pc, #500]	@ (8004780 <Run_P_Vector_Decoder_RH+0x240>)
 800458a:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 800458e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004592:	ed87 7b1e 	vstr	d7, [r7, #120]	@ 0x78
		double s0 = (double)pvectorObj_RH.p_buffer[0].s0*0.1;
 8004596:	4b7a      	ldr	r3, [pc, #488]	@ (8004780 <Run_P_Vector_Decoder_RH+0x240>)
 8004598:	791b      	ldrb	r3, [r3, #4]
 800459a:	ee07 3a90 	vmov	s15, r3
 800459e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80045a2:	ed9f 6b71 	vldr	d6, [pc, #452]	@ 8004768 <Run_P_Vector_Decoder_RH+0x228>
 80045a6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80045aa:	ed87 7b1c 	vstr	d7, [r7, #112]	@ 0x70
		double sd = -(double)pvectorObj_RH.p_buffer[0].sd*0.1;
 80045ae:	4b74      	ldr	r3, [pc, #464]	@ (8004780 <Run_P_Vector_Decoder_RH+0x240>)
 80045b0:	795b      	ldrb	r3, [r3, #5]
 80045b2:	ee07 3a90 	vmov	s15, r3
 80045b6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80045ba:	eeb1 7b47 	vneg.f64	d7, d7
 80045be:	ed9f 6b6a 	vldr	d6, [pc, #424]	@ 8004768 <Run_P_Vector_Decoder_RH+0x228>
 80045c2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80045c6:	ed87 7b1a 	vstr	d7, [r7, #104]	@ 0x68
		pvectorObj_RH.yd_f = yd;
 80045ca:	ed97 7b20 	vldr	d7, [r7, #128]	@ 0x80
 80045ce:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80045d2:	4b6b      	ldr	r3, [pc, #428]	@ (8004780 <Run_P_Vector_Decoder_RH+0x240>)
 80045d4:	edc3 7a35 	vstr	s15, [r3, #212]	@ 0xd4

		double e  = yd - y0;
 80045d8:	ed97 6b20 	vldr	d6, [r7, #128]	@ 0x80
 80045dc:	ed97 7b1e 	vldr	d7, [r7, #120]	@ 0x78
 80045e0:	ee36 7b47 	vsub.f64	d7, d6, d7
 80045e4:	ed87 7b18 	vstr	d7, [r7, #96]	@ 0x60

		pvectorObj_RH.a0 = y0;
 80045e8:	4965      	ldr	r1, [pc, #404]	@ (8004780 <Run_P_Vector_Decoder_RH+0x240>)
 80045ea:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 80045ee:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
		pvectorObj_RH.a2 =                 0.5*s0 * e;
 80045f2:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 80045f6:	eeb6 6b00 	vmov.f64	d6, #96	@ 0x3f000000  0.5
 80045fa:	ee27 6b06 	vmul.f64	d6, d7, d6
 80045fe:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 8004602:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004606:	4b5e      	ldr	r3, [pc, #376]	@ (8004780 <Run_P_Vector_Decoder_RH+0x240>)
 8004608:	ed83 7b14 	vstr	d7, [r3, #80]	@ 0x50
		pvectorObj_RH.a3 = (10 - 1.5*s0 + 0.5*sd) * e;
 800460c:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 8004610:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8004614:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004618:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800461c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8004620:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 8004624:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8004628:	ee27 7b05 	vmul.f64	d7, d7, d5
 800462c:	ee36 6b07 	vadd.f64	d6, d6, d7
 8004630:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 8004634:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004638:	4b51      	ldr	r3, [pc, #324]	@ (8004780 <Run_P_Vector_Decoder_RH+0x240>)
 800463a:	ed83 7b16 	vstr	d7, [r3, #88]	@ 0x58
		pvectorObj_RH.a4 =    (-15 + 1.5*s0 - sd) * e;
 800463e:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 8004642:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8004646:	ee27 7b06 	vmul.f64	d7, d7, d6
 800464a:	eeb2 6b0e 	vmov.f64	d6, #46	@ 0x41700000  15.0
 800464e:	ee37 6b46 	vsub.f64	d6, d7, d6
 8004652:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 8004656:	ee36 6b47 	vsub.f64	d6, d6, d7
 800465a:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 800465e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004662:	4b47      	ldr	r3, [pc, #284]	@ (8004780 <Run_P_Vector_Decoder_RH+0x240>)
 8004664:	ed83 7b18 	vstr	d7, [r3, #96]	@ 0x60
		pvectorObj_RH.a5 =  (6 - 0.5*s0 + 0.5*sd) * e;
 8004668:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 800466c:	eeb6 6b00 	vmov.f64	d6, #96	@ 0x3f000000  0.5
 8004670:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004674:	eeb1 6b08 	vmov.f64	d6, #24	@ 0x40c00000  6.0
 8004678:	ee36 6b47 	vsub.f64	d6, d6, d7
 800467c:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 8004680:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8004684:	ee27 7b05 	vmul.f64	d7, d7, d5
 8004688:	ee36 6b07 	vadd.f64	d6, d6, d7
 800468c:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 8004690:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004694:	4b3a      	ldr	r3, [pc, #232]	@ (8004780 <Run_P_Vector_Decoder_RH+0x240>)
 8004696:	ed83 7b1a 	vstr	d7, [r3, #104]	@ 0x68

		pvectorObj_RH.L     = (float)pvectorObj_RH.p_buffer[0].L;
 800469a:	4b39      	ldr	r3, [pc, #228]	@ (8004780 <Run_P_Vector_Decoder_RH+0x240>)
 800469c:	885b      	ldrh	r3, [r3, #2]
 800469e:	ee07 3a90 	vmov	s15, r3
 80046a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046a6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80046aa:	4b35      	ldr	r3, [pc, #212]	@ (8004780 <Run_P_Vector_Decoder_RH+0x240>)
 80046ac:	ed83 7b30 	vstr	d7, [r3, #192]	@ 0xc0
		if (pvectorObj_RH.L != 0) {
 80046b0:	4b33      	ldr	r3, [pc, #204]	@ (8004780 <Run_P_Vector_Decoder_RH+0x240>)
 80046b2:	ed93 7b30 	vldr	d7, [r3, #192]	@ 0xc0
 80046b6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80046ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046be:	d00a      	beq.n	80046d6 <Run_P_Vector_Decoder_RH+0x196>
			pvectorObj_RH.L_inv = 1/pvectorObj_RH.L;
 80046c0:	4b2f      	ldr	r3, [pc, #188]	@ (8004780 <Run_P_Vector_Decoder_RH+0x240>)
 80046c2:	ed93 6b30 	vldr	d6, [r3, #192]	@ 0xc0
 80046c6:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 80046ca:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80046ce:	4b2c      	ldr	r3, [pc, #176]	@ (8004780 <Run_P_Vector_Decoder_RH+0x240>)
 80046d0:	ed83 7b32 	vstr	d7, [r3, #200]	@ 0xc8
 80046d4:	e006      	b.n	80046e4 <Run_P_Vector_Decoder_RH+0x1a4>
		} else {
			// TODO: Handle division by zero
			pvectorObj_RH.L_inv = 0.0;
 80046d6:	492a      	ldr	r1, [pc, #168]	@ (8004780 <Run_P_Vector_Decoder_RH+0x240>)
 80046d8:	f04f 0200 	mov.w	r2, #0
 80046dc:	f04f 0300 	mov.w	r3, #0
 80046e0:	e9c1 2332 	strd	r2, r3, [r1, #200]	@ 0xc8
		}

		pvectorObj_RH.count = 0;
 80046e4:	4b26      	ldr	r3, [pc, #152]	@ (8004780 <Run_P_Vector_Decoder_RH+0x240>)
 80046e6:	2200      	movs	r2, #0
 80046e8:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0
		pvectorObj_RH.ON    = 1;
 80046ec:	4b24      	ldr	r3, [pc, #144]	@ (8004780 <Run_P_Vector_Decoder_RH+0x240>)
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

		if (pvectorObj_RH.N == 1) {
 80046f4:	4b22      	ldr	r3, [pc, #136]	@ (8004780 <Run_P_Vector_Decoder_RH+0x240>)
 80046f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d142      	bne.n	8004784 <Run_P_Vector_Decoder_RH+0x244>
			y0 = (double)pvectorObj_RH.p_buffer[0].yd * M_PI / 180.0f;
 80046fe:	4b20      	ldr	r3, [pc, #128]	@ (8004780 <Run_P_Vector_Decoder_RH+0x240>)
 8004700:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004704:	ee07 3a90 	vmov	s15, r3
 8004708:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800470c:	ed9f 6b18 	vldr	d6, [pc, #96]	@ 8004770 <Run_P_Vector_Decoder_RH+0x230>
 8004710:	ee27 6b06 	vmul.f64	d6, d7, d6
 8004714:	ed9f 5b18 	vldr	d5, [pc, #96]	@ 8004778 <Run_P_Vector_Decoder_RH+0x238>
 8004718:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800471c:	ed87 7b1e 	vstr	d7, [r7, #120]	@ 0x78
			pvectorObj_RH.b0 = y0;
 8004720:	4917      	ldr	r1, [pc, #92]	@ (8004780 <Run_P_Vector_Decoder_RH+0x240>)
 8004722:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8004726:	e9c1 231c 	strd	r2, r3, [r1, #112]	@ 0x70
			pvectorObj_RH.b2 = 0;
 800472a:	4915      	ldr	r1, [pc, #84]	@ (8004780 <Run_P_Vector_Decoder_RH+0x240>)
 800472c:	f04f 0200 	mov.w	r2, #0
 8004730:	f04f 0300 	mov.w	r3, #0
 8004734:	e9c1 231e 	strd	r2, r3, [r1, #120]	@ 0x78
			pvectorObj_RH.b3 = 0;
 8004738:	4911      	ldr	r1, [pc, #68]	@ (8004780 <Run_P_Vector_Decoder_RH+0x240>)
 800473a:	f04f 0200 	mov.w	r2, #0
 800473e:	f04f 0300 	mov.w	r3, #0
 8004742:	e9c1 2320 	strd	r2, r3, [r1, #128]	@ 0x80
			pvectorObj_RH.b4 = 0;
 8004746:	490e      	ldr	r1, [pc, #56]	@ (8004780 <Run_P_Vector_Decoder_RH+0x240>)
 8004748:	f04f 0200 	mov.w	r2, #0
 800474c:	f04f 0300 	mov.w	r3, #0
 8004750:	e9c1 2322 	strd	r2, r3, [r1, #136]	@ 0x88
			pvectorObj_RH.b5 = 0;
 8004754:	490a      	ldr	r1, [pc, #40]	@ (8004780 <Run_P_Vector_Decoder_RH+0x240>)
 8004756:	f04f 0200 	mov.w	r2, #0
 800475a:	f04f 0300 	mov.w	r3, #0
 800475e:	e9c1 2324 	strd	r2, r3, [r1, #144]	@ 0x90
 8004762:	e0aa      	b.n	80048ba <Run_P_Vector_Decoder_RH+0x37a>
 8004764:	f3af 8000 	nop.w
 8004768:	9999999a 	.word	0x9999999a
 800476c:	3fb99999 	.word	0x3fb99999
 8004770:	54442d18 	.word	0x54442d18
 8004774:	400921fb 	.word	0x400921fb
 8004778:	00000000 	.word	0x00000000
 800477c:	40668000 	.word	0x40668000
 8004780:	24001540 	.word	0x24001540

		} else if (pvectorObj_RH.N > 1) {
 8004784:	4bd8      	ldr	r3, [pc, #864]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 8004786:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800478a:	2b01      	cmp	r3, #1
 800478c:	f240 8095 	bls.w	80048ba <Run_P_Vector_Decoder_RH+0x37a>
			yd = (double)pvectorObj_RH.p_buffer[1].yd * M_PI / 180.0f;
 8004790:	4bd5      	ldr	r3, [pc, #852]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 8004792:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8004796:	ee07 3a90 	vmov	s15, r3
 800479a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800479e:	ed9f 6bce 	vldr	d6, [pc, #824]	@ 8004ad8 <Run_P_Vector_Decoder_RH+0x598>
 80047a2:	ee27 6b06 	vmul.f64	d6, d7, d6
 80047a6:	ed9f 5bce 	vldr	d5, [pc, #824]	@ 8004ae0 <Run_P_Vector_Decoder_RH+0x5a0>
 80047aa:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80047ae:	ed87 7b20 	vstr	d7, [r7, #128]	@ 0x80
			y0 = (double)pvectorObj_RH.p_buffer[0].yd * M_PI / 180.0f;
 80047b2:	4bcd      	ldr	r3, [pc, #820]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 80047b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80047b8:	ee07 3a90 	vmov	s15, r3
 80047bc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80047c0:	ed9f 6bc5 	vldr	d6, [pc, #788]	@ 8004ad8 <Run_P_Vector_Decoder_RH+0x598>
 80047c4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80047c8:	ed9f 5bc5 	vldr	d5, [pc, #788]	@ 8004ae0 <Run_P_Vector_Decoder_RH+0x5a0>
 80047cc:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80047d0:	ed87 7b1e 	vstr	d7, [r7, #120]	@ 0x78
			s0 =  (double)pvectorObj_RH.p_buffer[1].s0;
 80047d4:	4bc4      	ldr	r3, [pc, #784]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 80047d6:	7a9b      	ldrb	r3, [r3, #10]
 80047d8:	ee07 3a90 	vmov	s15, r3
 80047dc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80047e0:	ed87 7b1c 	vstr	d7, [r7, #112]	@ 0x70
			sd = -(double)pvectorObj_RH.p_buffer[1].sd;
 80047e4:	4bc0      	ldr	r3, [pc, #768]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 80047e6:	7adb      	ldrb	r3, [r3, #11]
 80047e8:	ee07 3a90 	vmov	s15, r3
 80047ec:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80047f0:	eeb1 7b47 	vneg.f64	d7, d7
 80047f4:	ed87 7b1a 	vstr	d7, [r7, #104]	@ 0x68
			e  = yd - y0;
 80047f8:	ed97 6b20 	vldr	d6, [r7, #128]	@ 0x80
 80047fc:	ed97 7b1e 	vldr	d7, [r7, #120]	@ 0x78
 8004800:	ee36 7b47 	vsub.f64	d7, d6, d7
 8004804:	ed87 7b18 	vstr	d7, [r7, #96]	@ 0x60

			pvectorObj_RH.b0 = y0;
 8004808:	49b7      	ldr	r1, [pc, #732]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 800480a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 800480e:	e9c1 231c 	strd	r2, r3, [r1, #112]	@ 0x70
			pvectorObj_RH.b2 =                 0.5*s0 * e;
 8004812:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 8004816:	eeb6 6b00 	vmov.f64	d6, #96	@ 0x3f000000  0.5
 800481a:	ee27 6b06 	vmul.f64	d6, d7, d6
 800481e:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 8004822:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004826:	4bb0      	ldr	r3, [pc, #704]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 8004828:	ed83 7b1e 	vstr	d7, [r3, #120]	@ 0x78
			pvectorObj_RH.b3 = (10 - 1.5*s0 + 0.5*sd) * e;
 800482c:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 8004830:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8004834:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004838:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800483c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8004840:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 8004844:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8004848:	ee27 7b05 	vmul.f64	d7, d7, d5
 800484c:	ee36 6b07 	vadd.f64	d6, d6, d7
 8004850:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 8004854:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004858:	4ba3      	ldr	r3, [pc, #652]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 800485a:	ed83 7b20 	vstr	d7, [r3, #128]	@ 0x80
			pvectorObj_RH.b4 =    (-15 + 1.5*s0 - sd) * e;
 800485e:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 8004862:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8004866:	ee27 7b06 	vmul.f64	d7, d7, d6
 800486a:	eeb2 6b0e 	vmov.f64	d6, #46	@ 0x41700000  15.0
 800486e:	ee37 6b46 	vsub.f64	d6, d7, d6
 8004872:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 8004876:	ee36 6b47 	vsub.f64	d6, d6, d7
 800487a:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 800487e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004882:	4b99      	ldr	r3, [pc, #612]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 8004884:	ed83 7b22 	vstr	d7, [r3, #136]	@ 0x88
			pvectorObj_RH.b5 =  (6 - 0.5*s0 + 0.5*sd) * e;
 8004888:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 800488c:	eeb6 6b00 	vmov.f64	d6, #96	@ 0x3f000000  0.5
 8004890:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004894:	eeb1 6b08 	vmov.f64	d6, #24	@ 0x40c00000  6.0
 8004898:	ee36 6b47 	vsub.f64	d6, d6, d7
 800489c:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 80048a0:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80048a4:	ee27 7b05 	vmul.f64	d7, d7, d5
 80048a8:	ee36 6b07 	vadd.f64	d6, d6, d7
 80048ac:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 80048b0:	ee26 7b07 	vmul.f64	d7, d6, d7
 80048b4:	4b8c      	ldr	r3, [pc, #560]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 80048b6:	ed83 7b24 	vstr	d7, [r3, #144]	@ 0x90
		}
	}

	if (pvectorObj_RH.ON == 1) {
 80048ba:	4b8b      	ldr	r3, [pc, #556]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 80048bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	f040 835e 	bne.w	8004f82 <Run_P_Vector_Decoder_RH+0xa42>
		pvectorObj_RH.t1 = (float)pvectorObj_RH.count * pvectorObj_RH.L_inv;	// tau^1
 80048c6:	4b88      	ldr	r3, [pc, #544]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 80048c8:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 80048cc:	ee07 3a90 	vmov	s15, r3
 80048d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048d4:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80048d8:	4b83      	ldr	r3, [pc, #524]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 80048da:	ed93 7b32 	vldr	d7, [r3, #200]	@ 0xc8
 80048de:	ee26 7b07 	vmul.f64	d7, d6, d7
 80048e2:	4b81      	ldr	r3, [pc, #516]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 80048e4:	ed83 7b26 	vstr	d7, [r3, #152]	@ 0x98
		if (pvectorObj_RH.t1 > 1) pvectorObj_RH.t1 = 1;					// saturation for safety
 80048e8:	4b7f      	ldr	r3, [pc, #508]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 80048ea:	ed93 7b26 	vldr	d7, [r3, #152]	@ 0x98
 80048ee:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80048f2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80048f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048fa:	dd05      	ble.n	8004908 <Run_P_Vector_Decoder_RH+0x3c8>
 80048fc:	497a      	ldr	r1, [pc, #488]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 80048fe:	f04f 0200 	mov.w	r2, #0
 8004902:	4b7a      	ldr	r3, [pc, #488]	@ (8004aec <Run_P_Vector_Decoder_RH+0x5ac>)
 8004904:	e9c1 2326 	strd	r2, r3, [r1, #152]	@ 0x98
		pvectorObj_RH.t2 = pvectorObj_RH.t1 * pvectorObj_RH.t1;               // tau^2
 8004908:	4b77      	ldr	r3, [pc, #476]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 800490a:	ed93 6b26 	vldr	d6, [r3, #152]	@ 0x98
 800490e:	4b76      	ldr	r3, [pc, #472]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 8004910:	ed93 7b26 	vldr	d7, [r3, #152]	@ 0x98
 8004914:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004918:	4b73      	ldr	r3, [pc, #460]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 800491a:	ed83 7b28 	vstr	d7, [r3, #160]	@ 0xa0
		pvectorObj_RH.t3 = pvectorObj_RH.t2 * pvectorObj_RH.t1;               // tau^3
 800491e:	4b72      	ldr	r3, [pc, #456]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 8004920:	ed93 6b28 	vldr	d6, [r3, #160]	@ 0xa0
 8004924:	4b70      	ldr	r3, [pc, #448]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 8004926:	ed93 7b26 	vldr	d7, [r3, #152]	@ 0x98
 800492a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800492e:	4b6e      	ldr	r3, [pc, #440]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 8004930:	ed83 7b2a 	vstr	d7, [r3, #168]	@ 0xa8
		pvectorObj_RH.t4 = pvectorObj_RH.t3 * pvectorObj_RH.t1;               // tau^4
 8004934:	4b6c      	ldr	r3, [pc, #432]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 8004936:	ed93 6b2a 	vldr	d6, [r3, #168]	@ 0xa8
 800493a:	4b6b      	ldr	r3, [pc, #428]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 800493c:	ed93 7b26 	vldr	d7, [r3, #152]	@ 0x98
 8004940:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004944:	4b68      	ldr	r3, [pc, #416]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 8004946:	ed83 7b2c 	vstr	d7, [r3, #176]	@ 0xb0
		pvectorObj_RH.t5 = pvectorObj_RH.t4 * pvectorObj_RH.t1;               // tau^5
 800494a:	4b67      	ldr	r3, [pc, #412]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 800494c:	ed93 6b2c 	vldr	d6, [r3, #176]	@ 0xb0
 8004950:	4b65      	ldr	r3, [pc, #404]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 8004952:	ed93 7b26 	vldr	d7, [r3, #152]	@ 0x98
 8004956:	ee26 7b07 	vmul.f64	d7, d6, d7
 800495a:	4b63      	ldr	r3, [pc, #396]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 800495c:	ed83 7b2e 	vstr	d7, [r3, #184]	@ 0xb8

		posCtrl_RH.ref = pvectorObj_RH.a0 + //
 8004960:	4b61      	ldr	r3, [pc, #388]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 8004962:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
				pvectorObj_RH.a2*pvectorObj_RH.t2 + //
 8004966:	4b60      	ldr	r3, [pc, #384]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 8004968:	ed93 5b14 	vldr	d5, [r3, #80]	@ 0x50
 800496c:	4b5e      	ldr	r3, [pc, #376]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 800496e:	ed93 7b28 	vldr	d7, [r3, #160]	@ 0xa0
 8004972:	ee25 7b07 	vmul.f64	d7, d5, d7
		posCtrl_RH.ref = pvectorObj_RH.a0 + //
 8004976:	ee36 6b07 	vadd.f64	d6, d6, d7
				pvectorObj_RH.a3*pvectorObj_RH.t3 + //
 800497a:	4b5b      	ldr	r3, [pc, #364]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 800497c:	ed93 5b16 	vldr	d5, [r3, #88]	@ 0x58
 8004980:	4b59      	ldr	r3, [pc, #356]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 8004982:	ed93 7b2a 	vldr	d7, [r3, #168]	@ 0xa8
 8004986:	ee25 7b07 	vmul.f64	d7, d5, d7
				pvectorObj_RH.a2*pvectorObj_RH.t2 + //
 800498a:	ee36 6b07 	vadd.f64	d6, d6, d7
				pvectorObj_RH.a4*pvectorObj_RH.t4 + //
 800498e:	4b56      	ldr	r3, [pc, #344]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 8004990:	ed93 5b18 	vldr	d5, [r3, #96]	@ 0x60
 8004994:	4b54      	ldr	r3, [pc, #336]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 8004996:	ed93 7b2c 	vldr	d7, [r3, #176]	@ 0xb0
 800499a:	ee25 7b07 	vmul.f64	d7, d5, d7
				pvectorObj_RH.a3*pvectorObj_RH.t3 + //
 800499e:	ee36 6b07 	vadd.f64	d6, d6, d7
				pvectorObj_RH.a5*pvectorObj_RH.t5;  //
 80049a2:	4b51      	ldr	r3, [pc, #324]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 80049a4:	ed93 5b1a 	vldr	d5, [r3, #104]	@ 0x68
 80049a8:	4b4f      	ldr	r3, [pc, #316]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 80049aa:	ed93 7b2e 	vldr	d7, [r3, #184]	@ 0xb8
 80049ae:	ee25 7b07 	vmul.f64	d7, d5, d7
				pvectorObj_RH.a4*pvectorObj_RH.t4 + //
 80049b2:	ee36 7b07 	vadd.f64	d7, d6, d7
 80049b6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
		posCtrl_RH.ref = pvectorObj_RH.a0 + //
 80049ba:	4b4d      	ldr	r3, [pc, #308]	@ (8004af0 <Run_P_Vector_Decoder_RH+0x5b0>)
 80049bc:	edc3 7a00 	vstr	s15, [r3]

		if (pvectorObj_RH.count < (pvectorObj_RH.L - 2)) {
 80049c0:	4b49      	ldr	r3, [pc, #292]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 80049c2:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 80049c6:	ee07 3a90 	vmov	s15, r3
 80049ca:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80049ce:	4b46      	ldr	r3, [pc, #280]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 80049d0:	ed93 7b30 	vldr	d7, [r3, #192]	@ 0xc0
 80049d4:	eeb0 5b00 	vmov.f64	d5, #0	@ 0x40000000  2.0
 80049d8:	ee37 7b45 	vsub.f64	d7, d7, d5
 80049dc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80049e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049e4:	f140 8105 	bpl.w	8004bf2 <Run_P_Vector_Decoder_RH+0x6b2>
			double t_t1 = 0.0, t_t2 = 0.0, t_t3 = 0.0, t_t4 = 0.0, t_t5 = 0.0;
 80049e8:	f04f 0200 	mov.w	r2, #0
 80049ec:	f04f 0300 	mov.w	r3, #0
 80049f0:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0
 80049f4:	f04f 0200 	mov.w	r2, #0
 80049f8:	f04f 0300 	mov.w	r3, #0
 80049fc:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8004a00:	f04f 0200 	mov.w	r2, #0
 8004a04:	f04f 0300 	mov.w	r3, #0
 8004a08:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8004a0c:	f04f 0200 	mov.w	r2, #0
 8004a10:	f04f 0300 	mov.w	r3, #0
 8004a14:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8004a18:	f04f 0200 	mov.w	r2, #0
 8004a1c:	f04f 0300 	mov.w	r3, #0
 8004a20:	e9c7 2300 	strd	r2, r3, [r7]
			t_t1 = ((double)pvectorObj_RH.count + 1) * pvectorObj_RH.L_inv;
 8004a24:	4b30      	ldr	r3, [pc, #192]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 8004a26:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 8004a2a:	ee07 3a90 	vmov	s15, r3
 8004a2e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8004a32:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8004a36:	ee37 6b06 	vadd.f64	d6, d7, d6
 8004a3a:	4b2b      	ldr	r3, [pc, #172]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 8004a3c:	ed93 7b32 	vldr	d7, [r3, #200]	@ 0xc8
 8004a40:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004a44:	ed87 7b28 	vstr	d7, [r7, #160]	@ 0xa0
			if (t_t1 > 1) t_t1 = 1;
 8004a48:	ed97 7b28 	vldr	d7, [r7, #160]	@ 0xa0
 8004a4c:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8004a50:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8004a54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a58:	dd04      	ble.n	8004a64 <Run_P_Vector_Decoder_RH+0x524>
 8004a5a:	f04f 0200 	mov.w	r2, #0
 8004a5e:	4b23      	ldr	r3, [pc, #140]	@ (8004aec <Run_P_Vector_Decoder_RH+0x5ac>)
 8004a60:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0
			t_t2 = t_t1 * t_t1;
 8004a64:	ed97 7b28 	vldr	d7, [r7, #160]	@ 0xa0
 8004a68:	ee27 7b07 	vmul.f64	d7, d7, d7
 8004a6c:	ed87 7b06 	vstr	d7, [r7, #24]
			t_t3 = t_t2 * t_t1;
 8004a70:	ed97 6b06 	vldr	d6, [r7, #24]
 8004a74:	ed97 7b28 	vldr	d7, [r7, #160]	@ 0xa0
 8004a78:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004a7c:	ed87 7b04 	vstr	d7, [r7, #16]
			t_t4 = t_t3 * t_t1;
 8004a80:	ed97 6b04 	vldr	d6, [r7, #16]
 8004a84:	ed97 7b28 	vldr	d7, [r7, #160]	@ 0xa0
 8004a88:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004a8c:	ed87 7b02 	vstr	d7, [r7, #8]
			t_t5 = t_t4 * t_t1;
 8004a90:	ed97 6b02 	vldr	d6, [r7, #8]
 8004a94:	ed97 7b28 	vldr	d7, [r7, #160]	@ 0xa0
 8004a98:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004a9c:	ed87 7b00 	vstr	d7, [r7]

			posCtrl_RH.ref1 = pvectorObj_RH.a0 + //
 8004aa0:	4b11      	ldr	r3, [pc, #68]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 8004aa2:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
					pvectorObj_RH.a2 * t_t2 + //
 8004aa6:	4b10      	ldr	r3, [pc, #64]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 8004aa8:	ed93 5b14 	vldr	d5, [r3, #80]	@ 0x50
 8004aac:	ed97 7b06 	vldr	d7, [r7, #24]
 8004ab0:	ee25 7b07 	vmul.f64	d7, d5, d7
			posCtrl_RH.ref1 = pvectorObj_RH.a0 + //
 8004ab4:	ee36 6b07 	vadd.f64	d6, d6, d7
					pvectorObj_RH.a3 * t_t3 + //
 8004ab8:	4b0b      	ldr	r3, [pc, #44]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 8004aba:	ed93 5b16 	vldr	d5, [r3, #88]	@ 0x58
 8004abe:	ed97 7b04 	vldr	d7, [r7, #16]
 8004ac2:	ee25 7b07 	vmul.f64	d7, d5, d7
					pvectorObj_RH.a2 * t_t2 + //
 8004ac6:	ee36 6b07 	vadd.f64	d6, d6, d7
					pvectorObj_RH.a4 * t_t4 + //
 8004aca:	4b07      	ldr	r3, [pc, #28]	@ (8004ae8 <Run_P_Vector_Decoder_RH+0x5a8>)
 8004acc:	ed93 5b18 	vldr	d5, [r3, #96]	@ 0x60
 8004ad0:	e010      	b.n	8004af4 <Run_P_Vector_Decoder_RH+0x5b4>
 8004ad2:	bf00      	nop
 8004ad4:	f3af 8000 	nop.w
 8004ad8:	54442d18 	.word	0x54442d18
 8004adc:	400921fb 	.word	0x400921fb
 8004ae0:	00000000 	.word	0x00000000
 8004ae4:	40668000 	.word	0x40668000
 8004ae8:	24001540 	.word	0x24001540
 8004aec:	3ff00000 	.word	0x3ff00000
 8004af0:	24002020 	.word	0x24002020
 8004af4:	ed97 7b02 	vldr	d7, [r7, #8]
 8004af8:	ee25 7b07 	vmul.f64	d7, d5, d7
					pvectorObj_RH.a3 * t_t3 + //
 8004afc:	ee36 6b07 	vadd.f64	d6, d6, d7
					pvectorObj_RH.a5 * t_t5;  //
 8004b00:	4bc5      	ldr	r3, [pc, #788]	@ (8004e18 <Run_P_Vector_Decoder_RH+0x8d8>)
 8004b02:	ed93 5b1a 	vldr	d5, [r3, #104]	@ 0x68
 8004b06:	ed97 7b00 	vldr	d7, [r7]
 8004b0a:	ee25 7b07 	vmul.f64	d7, d5, d7
					pvectorObj_RH.a4 * t_t4 + //
 8004b0e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8004b12:	eef7 7bc7 	vcvt.f32.f64	s15, d7
			posCtrl_RH.ref1 = pvectorObj_RH.a0 + //
 8004b16:	4bc1      	ldr	r3, [pc, #772]	@ (8004e1c <Run_P_Vector_Decoder_RH+0x8dc>)
 8004b18:	edc3 7a01 	vstr	s15, [r3, #4]

			t_t1 = ((double)pvectorObj_RH.count + 2) * pvectorObj_RH.L_inv;
 8004b1c:	4bbe      	ldr	r3, [pc, #760]	@ (8004e18 <Run_P_Vector_Decoder_RH+0x8d8>)
 8004b1e:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 8004b22:	ee07 3a90 	vmov	s15, r3
 8004b26:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8004b2a:	eeb0 6b00 	vmov.f64	d6, #0	@ 0x40000000  2.0
 8004b2e:	ee37 6b06 	vadd.f64	d6, d7, d6
 8004b32:	4bb9      	ldr	r3, [pc, #740]	@ (8004e18 <Run_P_Vector_Decoder_RH+0x8d8>)
 8004b34:	ed93 7b32 	vldr	d7, [r3, #200]	@ 0xc8
 8004b38:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004b3c:	ed87 7b28 	vstr	d7, [r7, #160]	@ 0xa0
			if (t_t1 > 1) t_t1 = 1;
 8004b40:	ed97 7b28 	vldr	d7, [r7, #160]	@ 0xa0
 8004b44:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8004b48:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8004b4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b50:	dd04      	ble.n	8004b5c <Run_P_Vector_Decoder_RH+0x61c>
 8004b52:	f04f 0200 	mov.w	r2, #0
 8004b56:	4bb2      	ldr	r3, [pc, #712]	@ (8004e20 <Run_P_Vector_Decoder_RH+0x8e0>)
 8004b58:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0
			t_t2 = t_t1 * t_t1;
 8004b5c:	ed97 7b28 	vldr	d7, [r7, #160]	@ 0xa0
 8004b60:	ee27 7b07 	vmul.f64	d7, d7, d7
 8004b64:	ed87 7b06 	vstr	d7, [r7, #24]
			t_t3 = t_t2 * t_t1;
 8004b68:	ed97 6b06 	vldr	d6, [r7, #24]
 8004b6c:	ed97 7b28 	vldr	d7, [r7, #160]	@ 0xa0
 8004b70:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004b74:	ed87 7b04 	vstr	d7, [r7, #16]
			t_t4 = t_t3 * t_t1;
 8004b78:	ed97 6b04 	vldr	d6, [r7, #16]
 8004b7c:	ed97 7b28 	vldr	d7, [r7, #160]	@ 0xa0
 8004b80:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004b84:	ed87 7b02 	vstr	d7, [r7, #8]
			t_t5 = t_t4 * t_t1;
 8004b88:	ed97 6b02 	vldr	d6, [r7, #8]
 8004b8c:	ed97 7b28 	vldr	d7, [r7, #160]	@ 0xa0
 8004b90:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004b94:	ed87 7b00 	vstr	d7, [r7]

			posCtrl_RH.ref2 = pvectorObj_RH.a0 + //
 8004b98:	4b9f      	ldr	r3, [pc, #636]	@ (8004e18 <Run_P_Vector_Decoder_RH+0x8d8>)
 8004b9a:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
					pvectorObj_RH.a2 * t_t2 + //
 8004b9e:	4b9e      	ldr	r3, [pc, #632]	@ (8004e18 <Run_P_Vector_Decoder_RH+0x8d8>)
 8004ba0:	ed93 5b14 	vldr	d5, [r3, #80]	@ 0x50
 8004ba4:	ed97 7b06 	vldr	d7, [r7, #24]
 8004ba8:	ee25 7b07 	vmul.f64	d7, d5, d7
			posCtrl_RH.ref2 = pvectorObj_RH.a0 + //
 8004bac:	ee36 6b07 	vadd.f64	d6, d6, d7
					pvectorObj_RH.a3 * t_t3 + //
 8004bb0:	4b99      	ldr	r3, [pc, #612]	@ (8004e18 <Run_P_Vector_Decoder_RH+0x8d8>)
 8004bb2:	ed93 5b16 	vldr	d5, [r3, #88]	@ 0x58
 8004bb6:	ed97 7b04 	vldr	d7, [r7, #16]
 8004bba:	ee25 7b07 	vmul.f64	d7, d5, d7
					pvectorObj_RH.a2 * t_t2 + //
 8004bbe:	ee36 6b07 	vadd.f64	d6, d6, d7
					pvectorObj_RH.a4 * t_t4 + //
 8004bc2:	4b95      	ldr	r3, [pc, #596]	@ (8004e18 <Run_P_Vector_Decoder_RH+0x8d8>)
 8004bc4:	ed93 5b18 	vldr	d5, [r3, #96]	@ 0x60
 8004bc8:	ed97 7b02 	vldr	d7, [r7, #8]
 8004bcc:	ee25 7b07 	vmul.f64	d7, d5, d7
					pvectorObj_RH.a3 * t_t3 + //
 8004bd0:	ee36 6b07 	vadd.f64	d6, d6, d7
					pvectorObj_RH.a5 * t_t5;  //
 8004bd4:	4b90      	ldr	r3, [pc, #576]	@ (8004e18 <Run_P_Vector_Decoder_RH+0x8d8>)
 8004bd6:	ed93 5b1a 	vldr	d5, [r3, #104]	@ 0x68
 8004bda:	ed97 7b00 	vldr	d7, [r7]
 8004bde:	ee25 7b07 	vmul.f64	d7, d5, d7
					pvectorObj_RH.a4 * t_t4 + //
 8004be2:	ee36 7b07 	vadd.f64	d7, d6, d7
 8004be6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
			posCtrl_RH.ref2 = pvectorObj_RH.a0 + //
 8004bea:	4b8c      	ldr	r3, [pc, #560]	@ (8004e1c <Run_P_Vector_Decoder_RH+0x8dc>)
 8004bec:	edc3 7a02 	vstr	s15, [r3, #8]
 8004bf0:	e176      	b.n	8004ee0 <Run_P_Vector_Decoder_RH+0x9a0>
		} else if (pvectorObj_RH.count == (pvectorObj_RH.L - 2)) {
 8004bf2:	4b89      	ldr	r3, [pc, #548]	@ (8004e18 <Run_P_Vector_Decoder_RH+0x8d8>)
 8004bf4:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 8004bf8:	ee07 3a90 	vmov	s15, r3
 8004bfc:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8004c00:	4b85      	ldr	r3, [pc, #532]	@ (8004e18 <Run_P_Vector_Decoder_RH+0x8d8>)
 8004c02:	ed93 7b30 	vldr	d7, [r3, #192]	@ 0xc0
 8004c06:	eeb0 5b00 	vmov.f64	d5, #0	@ 0x40000000  2.0
 8004c0a:	ee37 7b45 	vsub.f64	d7, d7, d5
 8004c0e:	eeb4 6b47 	vcmp.f64	d6, d7
 8004c12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c16:	f040 809d 	bne.w	8004d54 <Run_P_Vector_Decoder_RH+0x814>
			double t_t1 = 0.0, t_t2 = 0.0, t_t3 = 0.0, t_t4 = 0.0, t_t5 = 0.0;
 8004c1a:	f04f 0200 	mov.w	r2, #0
 8004c1e:	f04f 0300 	mov.w	r3, #0
 8004c22:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
 8004c26:	f04f 0200 	mov.w	r2, #0
 8004c2a:	f04f 0300 	mov.w	r3, #0
 8004c2e:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 8004c32:	f04f 0200 	mov.w	r2, #0
 8004c36:	f04f 0300 	mov.w	r3, #0
 8004c3a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 8004c3e:	f04f 0200 	mov.w	r2, #0
 8004c42:	f04f 0300 	mov.w	r3, #0
 8004c46:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 8004c4a:	f04f 0200 	mov.w	r2, #0
 8004c4e:	f04f 0300 	mov.w	r3, #0
 8004c52:	e9c7 2308 	strd	r2, r3, [r7, #32]
			t_t1 = ((double)pvectorObj_RH.count + 1) * pvectorObj_RH.L_inv;
 8004c56:	4b70      	ldr	r3, [pc, #448]	@ (8004e18 <Run_P_Vector_Decoder_RH+0x8d8>)
 8004c58:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 8004c5c:	ee07 3a90 	vmov	s15, r3
 8004c60:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8004c64:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8004c68:	ee37 6b06 	vadd.f64	d6, d7, d6
 8004c6c:	4b6a      	ldr	r3, [pc, #424]	@ (8004e18 <Run_P_Vector_Decoder_RH+0x8d8>)
 8004c6e:	ed93 7b32 	vldr	d7, [r3, #200]	@ 0xc8
 8004c72:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004c76:	ed87 7b26 	vstr	d7, [r7, #152]	@ 0x98
			if (t_t1 > 1) t_t1 = 1;
 8004c7a:	ed97 7b26 	vldr	d7, [r7, #152]	@ 0x98
 8004c7e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8004c82:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8004c86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c8a:	dd04      	ble.n	8004c96 <Run_P_Vector_Decoder_RH+0x756>
 8004c8c:	f04f 0200 	mov.w	r2, #0
 8004c90:	4b63      	ldr	r3, [pc, #396]	@ (8004e20 <Run_P_Vector_Decoder_RH+0x8e0>)
 8004c92:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
			t_t2 = t_t1 * t_t1;
 8004c96:	ed97 7b26 	vldr	d7, [r7, #152]	@ 0x98
 8004c9a:	ee27 7b07 	vmul.f64	d7, d7, d7
 8004c9e:	ed87 7b0e 	vstr	d7, [r7, #56]	@ 0x38
			t_t3 = t_t2 * t_t1;
 8004ca2:	ed97 6b0e 	vldr	d6, [r7, #56]	@ 0x38
 8004ca6:	ed97 7b26 	vldr	d7, [r7, #152]	@ 0x98
 8004caa:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004cae:	ed87 7b0c 	vstr	d7, [r7, #48]	@ 0x30
			t_t4 = t_t3 * t_t1;
 8004cb2:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 8004cb6:	ed97 7b26 	vldr	d7, [r7, #152]	@ 0x98
 8004cba:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004cbe:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28
			t_t5 = t_t4 * t_t1;
 8004cc2:	ed97 6b0a 	vldr	d6, [r7, #40]	@ 0x28
 8004cc6:	ed97 7b26 	vldr	d7, [r7, #152]	@ 0x98
 8004cca:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004cce:	ed87 7b08 	vstr	d7, [r7, #32]

			posCtrl_RH.ref1 = pvectorObj_RH.a0 + //
 8004cd2:	4b51      	ldr	r3, [pc, #324]	@ (8004e18 <Run_P_Vector_Decoder_RH+0x8d8>)
 8004cd4:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
					pvectorObj_RH.a2 * t_t2 + //
 8004cd8:	4b4f      	ldr	r3, [pc, #316]	@ (8004e18 <Run_P_Vector_Decoder_RH+0x8d8>)
 8004cda:	ed93 5b14 	vldr	d5, [r3, #80]	@ 0x50
 8004cde:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 8004ce2:	ee25 7b07 	vmul.f64	d7, d5, d7
			posCtrl_RH.ref1 = pvectorObj_RH.a0 + //
 8004ce6:	ee36 6b07 	vadd.f64	d6, d6, d7
					pvectorObj_RH.a3 * t_t3 + //
 8004cea:	4b4b      	ldr	r3, [pc, #300]	@ (8004e18 <Run_P_Vector_Decoder_RH+0x8d8>)
 8004cec:	ed93 5b16 	vldr	d5, [r3, #88]	@ 0x58
 8004cf0:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8004cf4:	ee25 7b07 	vmul.f64	d7, d5, d7
					pvectorObj_RH.a2 * t_t2 + //
 8004cf8:	ee36 6b07 	vadd.f64	d6, d6, d7
					pvectorObj_RH.a4 * t_t4 + //
 8004cfc:	4b46      	ldr	r3, [pc, #280]	@ (8004e18 <Run_P_Vector_Decoder_RH+0x8d8>)
 8004cfe:	ed93 5b18 	vldr	d5, [r3, #96]	@ 0x60
 8004d02:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8004d06:	ee25 7b07 	vmul.f64	d7, d5, d7
					pvectorObj_RH.a3 * t_t3 + //
 8004d0a:	ee36 6b07 	vadd.f64	d6, d6, d7
					pvectorObj_RH.a5 * t_t5;  //
 8004d0e:	4b42      	ldr	r3, [pc, #264]	@ (8004e18 <Run_P_Vector_Decoder_RH+0x8d8>)
 8004d10:	ed93 5b1a 	vldr	d5, [r3, #104]	@ 0x68
 8004d14:	ed97 7b08 	vldr	d7, [r7, #32]
 8004d18:	ee25 7b07 	vmul.f64	d7, d5, d7
					pvectorObj_RH.a4 * t_t4 + //
 8004d1c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8004d20:	eef7 7bc7 	vcvt.f32.f64	s15, d7
			posCtrl_RH.ref1 = pvectorObj_RH.a0 + //
 8004d24:	4b3d      	ldr	r3, [pc, #244]	@ (8004e1c <Run_P_Vector_Decoder_RH+0x8dc>)
 8004d26:	edc3 7a01 	vstr	s15, [r3, #4]

			posCtrl_RH.ref2 = (double)pvectorObj_RH.p_buffer[0].yd * M_PI / 180.0f;
 8004d2a:	4b3b      	ldr	r3, [pc, #236]	@ (8004e18 <Run_P_Vector_Decoder_RH+0x8d8>)
 8004d2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d30:	ee07 3a90 	vmov	s15, r3
 8004d34:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8004d38:	ed9f 6b33 	vldr	d6, [pc, #204]	@ 8004e08 <Run_P_Vector_Decoder_RH+0x8c8>
 8004d3c:	ee27 6b06 	vmul.f64	d6, d7, d6
 8004d40:	ed9f 5b33 	vldr	d5, [pc, #204]	@ 8004e10 <Run_P_Vector_Decoder_RH+0x8d0>
 8004d44:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8004d48:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8004d4c:	4b33      	ldr	r3, [pc, #204]	@ (8004e1c <Run_P_Vector_Decoder_RH+0x8dc>)
 8004d4e:	edc3 7a02 	vstr	s15, [r3, #8]
 8004d52:	e0c5      	b.n	8004ee0 <Run_P_Vector_Decoder_RH+0x9a0>

		} else if (pvectorObj_RH.count == (pvectorObj_RH.L - 1)) {
 8004d54:	4b30      	ldr	r3, [pc, #192]	@ (8004e18 <Run_P_Vector_Decoder_RH+0x8d8>)
 8004d56:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 8004d5a:	ee07 3a90 	vmov	s15, r3
 8004d5e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8004d62:	4b2d      	ldr	r3, [pc, #180]	@ (8004e18 <Run_P_Vector_Decoder_RH+0x8d8>)
 8004d64:	ed93 7b30 	vldr	d7, [r3, #192]	@ 0xc0
 8004d68:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 8004d6c:	ee37 7b45 	vsub.f64	d7, d7, d5
 8004d70:	eeb4 6b47 	vcmp.f64	d6, d7
 8004d74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d78:	f040 80b2 	bne.w	8004ee0 <Run_P_Vector_Decoder_RH+0x9a0>
			posCtrl_RH.ref1 = (double)pvectorObj_RH.p_buffer[0].yd * M_PI / 180.0f;
 8004d7c:	4b26      	ldr	r3, [pc, #152]	@ (8004e18 <Run_P_Vector_Decoder_RH+0x8d8>)
 8004d7e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d82:	ee07 3a90 	vmov	s15, r3
 8004d86:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8004d8a:	ed9f 6b1f 	vldr	d6, [pc, #124]	@ 8004e08 <Run_P_Vector_Decoder_RH+0x8c8>
 8004d8e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8004d92:	ed9f 5b1f 	vldr	d5, [pc, #124]	@ 8004e10 <Run_P_Vector_Decoder_RH+0x8d0>
 8004d96:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8004d9a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8004d9e:	4b1f      	ldr	r3, [pc, #124]	@ (8004e1c <Run_P_Vector_Decoder_RH+0x8dc>)
 8004da0:	edc3 7a01 	vstr	s15, [r3, #4]

			double t_t1 = 0.0, t_t2 = 0.0, t_t3 = 0.0, t_t4 = 0.0, t_t5 = 0.0;
 8004da4:	f04f 0200 	mov.w	r2, #0
 8004da8:	f04f 0300 	mov.w	r3, #0
 8004dac:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
 8004db0:	f04f 0200 	mov.w	r2, #0
 8004db4:	f04f 0300 	mov.w	r3, #0
 8004db8:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
 8004dbc:	f04f 0200 	mov.w	r2, #0
 8004dc0:	f04f 0300 	mov.w	r3, #0
 8004dc4:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
 8004dc8:	f04f 0200 	mov.w	r2, #0
 8004dcc:	f04f 0300 	mov.w	r3, #0
 8004dd0:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
 8004dd4:	f04f 0200 	mov.w	r2, #0
 8004dd8:	f04f 0300 	mov.w	r3, #0
 8004ddc:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
			if (pvectorObj_RH.p_buffer[1].L != 0) {
 8004de0:	4b0d      	ldr	r3, [pc, #52]	@ (8004e18 <Run_P_Vector_Decoder_RH+0x8d8>)
 8004de2:	891b      	ldrh	r3, [r3, #8]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d01d      	beq.n	8004e24 <Run_P_Vector_Decoder_RH+0x8e4>
				t_t1 = (double)1 / pvectorObj_RH.p_buffer[1].L;
 8004de8:	4b0b      	ldr	r3, [pc, #44]	@ (8004e18 <Run_P_Vector_Decoder_RH+0x8d8>)
 8004dea:	891b      	ldrh	r3, [r3, #8]
 8004dec:	ee07 3a90 	vmov	s15, r3
 8004df0:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8004df4:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 8004df8:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8004dfc:	ed87 7b24 	vstr	d7, [r7, #144]	@ 0x90
 8004e00:	e016      	b.n	8004e30 <Run_P_Vector_Decoder_RH+0x8f0>
 8004e02:	bf00      	nop
 8004e04:	f3af 8000 	nop.w
 8004e08:	54442d18 	.word	0x54442d18
 8004e0c:	400921fb 	.word	0x400921fb
 8004e10:	00000000 	.word	0x00000000
 8004e14:	40668000 	.word	0x40668000
 8004e18:	24001540 	.word	0x24001540
 8004e1c:	24002020 	.word	0x24002020
 8004e20:	3ff00000 	.word	0x3ff00000
			} else {
				// TODO: Handle division by zero
				t_t1 = 0.0;
 8004e24:	f04f 0200 	mov.w	r2, #0
 8004e28:	f04f 0300 	mov.w	r3, #0
 8004e2c:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
			}

			if (t_t1 > 1) t_t1 = 1;
 8004e30:	ed97 7b24 	vldr	d7, [r7, #144]	@ 0x90
 8004e34:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8004e38:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8004e3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e40:	dd04      	ble.n	8004e4c <Run_P_Vector_Decoder_RH+0x90c>
 8004e42:	f04f 0200 	mov.w	r2, #0
 8004e46:	4b51      	ldr	r3, [pc, #324]	@ (8004f8c <Run_P_Vector_Decoder_RH+0xa4c>)
 8004e48:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
			t_t2 = t_t1 * t_t1;
 8004e4c:	ed97 7b24 	vldr	d7, [r7, #144]	@ 0x90
 8004e50:	ee27 7b07 	vmul.f64	d7, d7, d7
 8004e54:	ed87 7b16 	vstr	d7, [r7, #88]	@ 0x58
			t_t3 = t_t2 * t_t1;
 8004e58:	ed97 6b16 	vldr	d6, [r7, #88]	@ 0x58
 8004e5c:	ed97 7b24 	vldr	d7, [r7, #144]	@ 0x90
 8004e60:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004e64:	ed87 7b14 	vstr	d7, [r7, #80]	@ 0x50
			t_t4 = t_t3 * t_t1;
 8004e68:	ed97 6b14 	vldr	d6, [r7, #80]	@ 0x50
 8004e6c:	ed97 7b24 	vldr	d7, [r7, #144]	@ 0x90
 8004e70:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004e74:	ed87 7b12 	vstr	d7, [r7, #72]	@ 0x48
			t_t5 = t_t4 * t_t1;
 8004e78:	ed97 6b12 	vldr	d6, [r7, #72]	@ 0x48
 8004e7c:	ed97 7b24 	vldr	d7, [r7, #144]	@ 0x90
 8004e80:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004e84:	ed87 7b10 	vstr	d7, [r7, #64]	@ 0x40

			posCtrl_RH.ref2 = pvectorObj_RH.b0 + //
 8004e88:	4b41      	ldr	r3, [pc, #260]	@ (8004f90 <Run_P_Vector_Decoder_RH+0xa50>)
 8004e8a:	ed93 6b1c 	vldr	d6, [r3, #112]	@ 0x70
					pvectorObj_RH.b2 * t_t2 + //
 8004e8e:	4b40      	ldr	r3, [pc, #256]	@ (8004f90 <Run_P_Vector_Decoder_RH+0xa50>)
 8004e90:	ed93 5b1e 	vldr	d5, [r3, #120]	@ 0x78
 8004e94:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 8004e98:	ee25 7b07 	vmul.f64	d7, d5, d7
			posCtrl_RH.ref2 = pvectorObj_RH.b0 + //
 8004e9c:	ee36 6b07 	vadd.f64	d6, d6, d7
					pvectorObj_RH.b3 * t_t3 + //
 8004ea0:	4b3b      	ldr	r3, [pc, #236]	@ (8004f90 <Run_P_Vector_Decoder_RH+0xa50>)
 8004ea2:	ed93 5b20 	vldr	d5, [r3, #128]	@ 0x80
 8004ea6:	ed97 7b14 	vldr	d7, [r7, #80]	@ 0x50
 8004eaa:	ee25 7b07 	vmul.f64	d7, d5, d7
					pvectorObj_RH.b2 * t_t2 + //
 8004eae:	ee36 6b07 	vadd.f64	d6, d6, d7
					pvectorObj_RH.b4 * t_t4 + //
 8004eb2:	4b37      	ldr	r3, [pc, #220]	@ (8004f90 <Run_P_Vector_Decoder_RH+0xa50>)
 8004eb4:	ed93 5b22 	vldr	d5, [r3, #136]	@ 0x88
 8004eb8:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 8004ebc:	ee25 7b07 	vmul.f64	d7, d5, d7
					pvectorObj_RH.b3 * t_t3 + //
 8004ec0:	ee36 6b07 	vadd.f64	d6, d6, d7
					pvectorObj_RH.b5 * t_t5;  //
 8004ec4:	4b32      	ldr	r3, [pc, #200]	@ (8004f90 <Run_P_Vector_Decoder_RH+0xa50>)
 8004ec6:	ed93 5b24 	vldr	d5, [r3, #144]	@ 0x90
 8004eca:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 8004ece:	ee25 7b07 	vmul.f64	d7, d5, d7
					pvectorObj_RH.b4 * t_t4 + //
 8004ed2:	ee36 7b07 	vadd.f64	d7, d6, d7
 8004ed6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
			posCtrl_RH.ref2 = pvectorObj_RH.b0 + //
 8004eda:	4b2e      	ldr	r3, [pc, #184]	@ (8004f94 <Run_P_Vector_Decoder_RH+0xa54>)
 8004edc:	edc3 7a02 	vstr	s15, [r3, #8]
		}

		pvectorObj_RH.count++;
 8004ee0:	4b2b      	ldr	r3, [pc, #172]	@ (8004f90 <Run_P_Vector_Decoder_RH+0xa50>)
 8004ee2:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 8004ee6:	3301      	adds	r3, #1
 8004ee8:	b29a      	uxth	r2, r3
 8004eea:	4b29      	ldr	r3, [pc, #164]	@ (8004f90 <Run_P_Vector_Decoder_RH+0xa50>)
 8004eec:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0

		if (pvectorObj_RH.count >= pvectorObj_RH.L) {
 8004ef0:	4b27      	ldr	r3, [pc, #156]	@ (8004f90 <Run_P_Vector_Decoder_RH+0xa50>)
 8004ef2:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 8004ef6:	ee07 3a90 	vmov	s15, r3
 8004efa:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8004efe:	4b24      	ldr	r3, [pc, #144]	@ (8004f90 <Run_P_Vector_Decoder_RH+0xa50>)
 8004f00:	ed93 7b30 	vldr	d7, [r3, #192]	@ 0xc0
 8004f04:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004f08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f0c:	db39      	blt.n	8004f82 <Run_P_Vector_Decoder_RH+0xa42>
			pvectorObj_RH.ON = 0;
 8004f0e:	4b20      	ldr	r3, [pc, #128]	@ (8004f90 <Run_P_Vector_Decoder_RH+0xa50>)
 8004f10:	2200      	movs	r2, #0
 8004f12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
			pvectorObj_RH.count  = 0;
 8004f16:	4b1e      	ldr	r3, [pc, #120]	@ (8004f90 <Run_P_Vector_Decoder_RH+0xa50>)
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0

			// FIFO shifting
			for (int i = 0; i < pvectorObj_RH.N; i++) {
 8004f1e:	2300      	movs	r3, #0
 8004f20:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004f24:	e019      	b.n	8004f5a <Run_P_Vector_Decoder_RH+0xa1a>
				memcpy(&pvectorObj_RH.p_buffer[i], &pvectorObj_RH.p_buffer[i+1], sizeof(P_Vector));
 8004f26:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8004f2a:	4613      	mov	r3, r2
 8004f2c:	005b      	lsls	r3, r3, #1
 8004f2e:	4413      	add	r3, r2
 8004f30:	005b      	lsls	r3, r3, #1
 8004f32:	4a17      	ldr	r2, [pc, #92]	@ (8004f90 <Run_P_Vector_Decoder_RH+0xa50>)
 8004f34:	1898      	adds	r0, r3, r2
 8004f36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004f3a:	1c5a      	adds	r2, r3, #1
 8004f3c:	4613      	mov	r3, r2
 8004f3e:	005b      	lsls	r3, r3, #1
 8004f40:	4413      	add	r3, r2
 8004f42:	005b      	lsls	r3, r3, #1
 8004f44:	4a12      	ldr	r2, [pc, #72]	@ (8004f90 <Run_P_Vector_Decoder_RH+0xa50>)
 8004f46:	4413      	add	r3, r2
 8004f48:	2206      	movs	r2, #6
 8004f4a:	4619      	mov	r1, r3
 8004f4c:	f01a fdcd 	bl	801faea <memcpy>
			for (int i = 0; i < pvectorObj_RH.N; i++) {
 8004f50:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004f54:	3301      	adds	r3, #1
 8004f56:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004f5a:	4b0d      	ldr	r3, [pc, #52]	@ (8004f90 <Run_P_Vector_Decoder_RH+0xa50>)
 8004f5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f60:	461a      	mov	r2, r3
 8004f62:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004f66:	4293      	cmp	r3, r2
 8004f68:	dbdd      	blt.n	8004f26 <Run_P_Vector_Decoder_RH+0x9e6>
			}
			pvectorObj_RH.N--;
 8004f6a:	4b09      	ldr	r3, [pc, #36]	@ (8004f90 <Run_P_Vector_Decoder_RH+0xa50>)
 8004f6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f70:	3b01      	subs	r3, #1
 8004f72:	b2da      	uxtb	r2, r3
 8004f74:	4b06      	ldr	r3, [pc, #24]	@ (8004f90 <Run_P_Vector_Decoder_RH+0xa50>)
 8004f76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

			// TODO : Send Msg Duration Completed!!
			pvectorObj_RH.durationCompleted = 1;
 8004f7a:	4b05      	ldr	r3, [pc, #20]	@ (8004f90 <Run_P_Vector_Decoder_RH+0xa50>)
 8004f7c:	2201      	movs	r2, #1
 8004f7e:	f883 20d8 	strb.w	r2, [r3, #216]	@ 0xd8
		}
	}

	return 0;
 8004f82:	2300      	movs	r3, #0
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	37a8      	adds	r7, #168	@ 0xa8
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bd80      	pop	{r7, pc}
 8004f8c:	3ff00000 	.word	0x3ff00000
 8004f90:	24001540 	.word	0x24001540
 8004f94:	24002020 	.word	0x24002020

08004f98 <Ext_P_Vector_Decoder_RH>:

static int Ext_P_Vector_Decoder_RH()
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b083      	sub	sp, #12
 8004f9c:	af00      	add	r7, sp, #0
	for (int i = 0; i < P_VECTOR_BUFF_SIZE; ++i) {
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	607b      	str	r3, [r7, #4]
 8004fa2:	e029      	b.n	8004ff8 <Ext_P_Vector_Decoder_RH+0x60>
		pvectorObj_RH.p_buffer[i].yd = 0;
 8004fa4:	4919      	ldr	r1, [pc, #100]	@ (800500c <Ext_P_Vector_Decoder_RH+0x74>)
 8004fa6:	687a      	ldr	r2, [r7, #4]
 8004fa8:	4613      	mov	r3, r2
 8004faa:	005b      	lsls	r3, r3, #1
 8004fac:	4413      	add	r3, r2
 8004fae:	005b      	lsls	r3, r3, #1
 8004fb0:	440b      	add	r3, r1
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	801a      	strh	r2, [r3, #0]
		pvectorObj_RH.p_buffer[i].L = 0;
 8004fb6:	4915      	ldr	r1, [pc, #84]	@ (800500c <Ext_P_Vector_Decoder_RH+0x74>)
 8004fb8:	687a      	ldr	r2, [r7, #4]
 8004fba:	4613      	mov	r3, r2
 8004fbc:	005b      	lsls	r3, r3, #1
 8004fbe:	4413      	add	r3, r2
 8004fc0:	005b      	lsls	r3, r3, #1
 8004fc2:	440b      	add	r3, r1
 8004fc4:	3302      	adds	r3, #2
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	801a      	strh	r2, [r3, #0]
		pvectorObj_RH.p_buffer[i].s0 = 0;
 8004fca:	4910      	ldr	r1, [pc, #64]	@ (800500c <Ext_P_Vector_Decoder_RH+0x74>)
 8004fcc:	687a      	ldr	r2, [r7, #4]
 8004fce:	4613      	mov	r3, r2
 8004fd0:	005b      	lsls	r3, r3, #1
 8004fd2:	4413      	add	r3, r2
 8004fd4:	005b      	lsls	r3, r3, #1
 8004fd6:	440b      	add	r3, r1
 8004fd8:	3304      	adds	r3, #4
 8004fda:	2200      	movs	r2, #0
 8004fdc:	701a      	strb	r2, [r3, #0]
		pvectorObj_RH.p_buffer[i].sd = 0;
 8004fde:	490b      	ldr	r1, [pc, #44]	@ (800500c <Ext_P_Vector_Decoder_RH+0x74>)
 8004fe0:	687a      	ldr	r2, [r7, #4]
 8004fe2:	4613      	mov	r3, r2
 8004fe4:	005b      	lsls	r3, r3, #1
 8004fe6:	4413      	add	r3, r2
 8004fe8:	005b      	lsls	r3, r3, #1
 8004fea:	440b      	add	r3, r1
 8004fec:	3305      	adds	r3, #5
 8004fee:	2200      	movs	r2, #0
 8004ff0:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < P_VECTOR_BUFF_SIZE; ++i) {
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	3301      	adds	r3, #1
 8004ff6:	607b      	str	r3, [r7, #4]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2b09      	cmp	r3, #9
 8004ffc:	ddd2      	ble.n	8004fa4 <Ext_P_Vector_Decoder_RH+0xc>
	}
	return 0;
 8004ffe:	2300      	movs	r3, #0
}
 8005000:	4618      	mov	r0, r3
 8005002:	370c      	adds	r7, #12
 8005004:	46bd      	mov	sp, r7
 8005006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500a:	4770      	bx	lr
 800500c:	24001540 	.word	0x24001540

08005010 <Ent_P_Vector_Decoder_LH>:

static int Ent_P_Vector_Decoder_LH()
{
 8005010:	b580      	push	{r7, lr}
 8005012:	af00      	add	r7, sp, #0
	memset(&pvectorObj_LH, 0, sizeof(P_Vector_Decoder));
 8005014:	22e0      	movs	r2, #224	@ 0xe0
 8005016:	2100      	movs	r1, #0
 8005018:	480f      	ldr	r0, [pc, #60]	@ (8005058 <Ent_P_Vector_Decoder_LH+0x48>)
 800501a:	f01a fcd6 	bl	801f9ca <memset>
	pvectorObj_LH.yd_f = StudentsDataObj_LH.positionAct * M_PI / 180.0f;
 800501e:	4b0f      	ldr	r3, [pc, #60]	@ (800505c <Ent_P_Vector_Decoder_LH+0x4c>)
 8005020:	edd3 7a01 	vldr	s15, [r3, #4]
 8005024:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8005028:	ed9f 6b07 	vldr	d6, [pc, #28]	@ 8005048 <Ent_P_Vector_Decoder_LH+0x38>
 800502c:	ee27 6b06 	vmul.f64	d6, d7, d6
 8005030:	ed9f 5b07 	vldr	d5, [pc, #28]	@ 8005050 <Ent_P_Vector_Decoder_LH+0x40>
 8005034:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8005038:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800503c:	4b06      	ldr	r3, [pc, #24]	@ (8005058 <Ent_P_Vector_Decoder_LH+0x48>)
 800503e:	edc3 7a35 	vstr	s15, [r3, #212]	@ 0xd4
	return 0;
 8005042:	2300      	movs	r3, #0
}
 8005044:	4618      	mov	r0, r3
 8005046:	bd80      	pop	{r7, pc}
 8005048:	54442d18 	.word	0x54442d18
 800504c:	400921fb 	.word	0x400921fb
 8005050:	00000000 	.word	0x00000000
 8005054:	40668000 	.word	0x40668000
 8005058:	24001620 	.word	0x24001620
 800505c:	24001508 	.word	0x24001508

08005060 <Run_P_Vector_Decoder_LH>:

static int Run_P_Vector_Decoder_LH()
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b0aa      	sub	sp, #168	@ 0xa8
 8005064:	af00      	add	r7, sp, #0
	if ((pvectorObj_LH.N > 0) && (pvectorObj_LH.ON == 0)) {
 8005066:	4b8e      	ldr	r3, [pc, #568]	@ (80052a0 <Run_P_Vector_Decoder_LH+0x240>)
 8005068:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800506c:	2b00      	cmp	r3, #0
 800506e:	f000 81b4 	beq.w	80053da <Run_P_Vector_Decoder_LH+0x37a>
 8005072:	4b8b      	ldr	r3, [pc, #556]	@ (80052a0 <Run_P_Vector_Decoder_LH+0x240>)
 8005074:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005078:	2b00      	cmp	r3, #0
 800507a:	f040 81ae 	bne.w	80053da <Run_P_Vector_Decoder_LH+0x37a>
		// FIFO process
		double yd = (double)pvectorObj_LH.p_buffer[0].yd*0.1 * M_PI / 180.0f;
 800507e:	4b88      	ldr	r3, [pc, #544]	@ (80052a0 <Run_P_Vector_Decoder_LH+0x240>)
 8005080:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005084:	ee07 3a90 	vmov	s15, r3
 8005088:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800508c:	ed9f 6b7e 	vldr	d6, [pc, #504]	@ 8005288 <Run_P_Vector_Decoder_LH+0x228>
 8005090:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005094:	ed9f 6b7e 	vldr	d6, [pc, #504]	@ 8005290 <Run_P_Vector_Decoder_LH+0x230>
 8005098:	ee27 6b06 	vmul.f64	d6, d7, d6
 800509c:	ed9f 5b7e 	vldr	d5, [pc, #504]	@ 8005298 <Run_P_Vector_Decoder_LH+0x238>
 80050a0:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80050a4:	ed87 7b20 	vstr	d7, [r7, #128]	@ 0x80
		double y0 = (double)pvectorObj_LH.yd_f;
 80050a8:	4b7d      	ldr	r3, [pc, #500]	@ (80052a0 <Run_P_Vector_Decoder_LH+0x240>)
 80050aa:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 80050ae:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80050b2:	ed87 7b1e 	vstr	d7, [r7, #120]	@ 0x78
		double s0 = (double)pvectorObj_LH.p_buffer[0].s0*0.1;
 80050b6:	4b7a      	ldr	r3, [pc, #488]	@ (80052a0 <Run_P_Vector_Decoder_LH+0x240>)
 80050b8:	791b      	ldrb	r3, [r3, #4]
 80050ba:	ee07 3a90 	vmov	s15, r3
 80050be:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80050c2:	ed9f 6b71 	vldr	d6, [pc, #452]	@ 8005288 <Run_P_Vector_Decoder_LH+0x228>
 80050c6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80050ca:	ed87 7b1c 	vstr	d7, [r7, #112]	@ 0x70
		double sd = -(double)pvectorObj_LH.p_buffer[0].sd*0.1;
 80050ce:	4b74      	ldr	r3, [pc, #464]	@ (80052a0 <Run_P_Vector_Decoder_LH+0x240>)
 80050d0:	795b      	ldrb	r3, [r3, #5]
 80050d2:	ee07 3a90 	vmov	s15, r3
 80050d6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80050da:	eeb1 7b47 	vneg.f64	d7, d7
 80050de:	ed9f 6b6a 	vldr	d6, [pc, #424]	@ 8005288 <Run_P_Vector_Decoder_LH+0x228>
 80050e2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80050e6:	ed87 7b1a 	vstr	d7, [r7, #104]	@ 0x68
		pvectorObj_LH.yd_f = yd;
 80050ea:	ed97 7b20 	vldr	d7, [r7, #128]	@ 0x80
 80050ee:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80050f2:	4b6b      	ldr	r3, [pc, #428]	@ (80052a0 <Run_P_Vector_Decoder_LH+0x240>)
 80050f4:	edc3 7a35 	vstr	s15, [r3, #212]	@ 0xd4

		double e  = yd - y0;
 80050f8:	ed97 6b20 	vldr	d6, [r7, #128]	@ 0x80
 80050fc:	ed97 7b1e 	vldr	d7, [r7, #120]	@ 0x78
 8005100:	ee36 7b47 	vsub.f64	d7, d6, d7
 8005104:	ed87 7b18 	vstr	d7, [r7, #96]	@ 0x60

		pvectorObj_LH.a0 = y0;
 8005108:	4965      	ldr	r1, [pc, #404]	@ (80052a0 <Run_P_Vector_Decoder_LH+0x240>)
 800510a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 800510e:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
		pvectorObj_LH.a2 =                 0.5*s0 * e;
 8005112:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 8005116:	eeb6 6b00 	vmov.f64	d6, #96	@ 0x3f000000  0.5
 800511a:	ee27 6b06 	vmul.f64	d6, d7, d6
 800511e:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 8005122:	ee26 7b07 	vmul.f64	d7, d6, d7
 8005126:	4b5e      	ldr	r3, [pc, #376]	@ (80052a0 <Run_P_Vector_Decoder_LH+0x240>)
 8005128:	ed83 7b14 	vstr	d7, [r3, #80]	@ 0x50
		pvectorObj_LH.a3 = (10 - 1.5*s0 + 0.5*sd) * e;
 800512c:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 8005130:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8005134:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005138:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800513c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8005140:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 8005144:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8005148:	ee27 7b05 	vmul.f64	d7, d7, d5
 800514c:	ee36 6b07 	vadd.f64	d6, d6, d7
 8005150:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 8005154:	ee26 7b07 	vmul.f64	d7, d6, d7
 8005158:	4b51      	ldr	r3, [pc, #324]	@ (80052a0 <Run_P_Vector_Decoder_LH+0x240>)
 800515a:	ed83 7b16 	vstr	d7, [r3, #88]	@ 0x58
		pvectorObj_LH.a4 =    (-15 + 1.5*s0 - sd) * e;
 800515e:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 8005162:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8005166:	ee27 7b06 	vmul.f64	d7, d7, d6
 800516a:	eeb2 6b0e 	vmov.f64	d6, #46	@ 0x41700000  15.0
 800516e:	ee37 6b46 	vsub.f64	d6, d7, d6
 8005172:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 8005176:	ee36 6b47 	vsub.f64	d6, d6, d7
 800517a:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 800517e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8005182:	4b47      	ldr	r3, [pc, #284]	@ (80052a0 <Run_P_Vector_Decoder_LH+0x240>)
 8005184:	ed83 7b18 	vstr	d7, [r3, #96]	@ 0x60
		pvectorObj_LH.a5 =  (6 - 0.5*s0 + 0.5*sd) * e;
 8005188:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 800518c:	eeb6 6b00 	vmov.f64	d6, #96	@ 0x3f000000  0.5
 8005190:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005194:	eeb1 6b08 	vmov.f64	d6, #24	@ 0x40c00000  6.0
 8005198:	ee36 6b47 	vsub.f64	d6, d6, d7
 800519c:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 80051a0:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80051a4:	ee27 7b05 	vmul.f64	d7, d7, d5
 80051a8:	ee36 6b07 	vadd.f64	d6, d6, d7
 80051ac:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 80051b0:	ee26 7b07 	vmul.f64	d7, d6, d7
 80051b4:	4b3a      	ldr	r3, [pc, #232]	@ (80052a0 <Run_P_Vector_Decoder_LH+0x240>)
 80051b6:	ed83 7b1a 	vstr	d7, [r3, #104]	@ 0x68

		pvectorObj_LH.L     = (float)pvectorObj_LH.p_buffer[0].L;
 80051ba:	4b39      	ldr	r3, [pc, #228]	@ (80052a0 <Run_P_Vector_Decoder_LH+0x240>)
 80051bc:	885b      	ldrh	r3, [r3, #2]
 80051be:	ee07 3a90 	vmov	s15, r3
 80051c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051c6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80051ca:	4b35      	ldr	r3, [pc, #212]	@ (80052a0 <Run_P_Vector_Decoder_LH+0x240>)
 80051cc:	ed83 7b30 	vstr	d7, [r3, #192]	@ 0xc0
		if (pvectorObj_LH.L != 0) {
 80051d0:	4b33      	ldr	r3, [pc, #204]	@ (80052a0 <Run_P_Vector_Decoder_LH+0x240>)
 80051d2:	ed93 7b30 	vldr	d7, [r3, #192]	@ 0xc0
 80051d6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80051da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051de:	d00a      	beq.n	80051f6 <Run_P_Vector_Decoder_LH+0x196>
			pvectorObj_LH.L_inv = 1/pvectorObj_LH.L;
 80051e0:	4b2f      	ldr	r3, [pc, #188]	@ (80052a0 <Run_P_Vector_Decoder_LH+0x240>)
 80051e2:	ed93 6b30 	vldr	d6, [r3, #192]	@ 0xc0
 80051e6:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 80051ea:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80051ee:	4b2c      	ldr	r3, [pc, #176]	@ (80052a0 <Run_P_Vector_Decoder_LH+0x240>)
 80051f0:	ed83 7b32 	vstr	d7, [r3, #200]	@ 0xc8
 80051f4:	e006      	b.n	8005204 <Run_P_Vector_Decoder_LH+0x1a4>
		} else {
			// TODO: Handle division by zero
			pvectorObj_LH.L_inv = 0.0;
 80051f6:	492a      	ldr	r1, [pc, #168]	@ (80052a0 <Run_P_Vector_Decoder_LH+0x240>)
 80051f8:	f04f 0200 	mov.w	r2, #0
 80051fc:	f04f 0300 	mov.w	r3, #0
 8005200:	e9c1 2332 	strd	r2, r3, [r1, #200]	@ 0xc8
		}

		pvectorObj_LH.count = 0;
 8005204:	4b26      	ldr	r3, [pc, #152]	@ (80052a0 <Run_P_Vector_Decoder_LH+0x240>)
 8005206:	2200      	movs	r2, #0
 8005208:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0
		pvectorObj_LH.ON    = 1;
 800520c:	4b24      	ldr	r3, [pc, #144]	@ (80052a0 <Run_P_Vector_Decoder_LH+0x240>)
 800520e:	2201      	movs	r2, #1
 8005210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

		if (pvectorObj_LH.N == 1) {
 8005214:	4b22      	ldr	r3, [pc, #136]	@ (80052a0 <Run_P_Vector_Decoder_LH+0x240>)
 8005216:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800521a:	2b01      	cmp	r3, #1
 800521c:	d142      	bne.n	80052a4 <Run_P_Vector_Decoder_LH+0x244>
			y0 = (double)pvectorObj_LH.p_buffer[0].yd * M_PI / 180.0f;
 800521e:	4b20      	ldr	r3, [pc, #128]	@ (80052a0 <Run_P_Vector_Decoder_LH+0x240>)
 8005220:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005224:	ee07 3a90 	vmov	s15, r3
 8005228:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800522c:	ed9f 6b18 	vldr	d6, [pc, #96]	@ 8005290 <Run_P_Vector_Decoder_LH+0x230>
 8005230:	ee27 6b06 	vmul.f64	d6, d7, d6
 8005234:	ed9f 5b18 	vldr	d5, [pc, #96]	@ 8005298 <Run_P_Vector_Decoder_LH+0x238>
 8005238:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800523c:	ed87 7b1e 	vstr	d7, [r7, #120]	@ 0x78
			pvectorObj_LH.b0 = y0;
 8005240:	4917      	ldr	r1, [pc, #92]	@ (80052a0 <Run_P_Vector_Decoder_LH+0x240>)
 8005242:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8005246:	e9c1 231c 	strd	r2, r3, [r1, #112]	@ 0x70
			pvectorObj_LH.b2 = 0;
 800524a:	4915      	ldr	r1, [pc, #84]	@ (80052a0 <Run_P_Vector_Decoder_LH+0x240>)
 800524c:	f04f 0200 	mov.w	r2, #0
 8005250:	f04f 0300 	mov.w	r3, #0
 8005254:	e9c1 231e 	strd	r2, r3, [r1, #120]	@ 0x78
			pvectorObj_LH.b3 = 0;
 8005258:	4911      	ldr	r1, [pc, #68]	@ (80052a0 <Run_P_Vector_Decoder_LH+0x240>)
 800525a:	f04f 0200 	mov.w	r2, #0
 800525e:	f04f 0300 	mov.w	r3, #0
 8005262:	e9c1 2320 	strd	r2, r3, [r1, #128]	@ 0x80
			pvectorObj_LH.b4 = 0;
 8005266:	490e      	ldr	r1, [pc, #56]	@ (80052a0 <Run_P_Vector_Decoder_LH+0x240>)
 8005268:	f04f 0200 	mov.w	r2, #0
 800526c:	f04f 0300 	mov.w	r3, #0
 8005270:	e9c1 2322 	strd	r2, r3, [r1, #136]	@ 0x88
			pvectorObj_LH.b5 = 0;
 8005274:	490a      	ldr	r1, [pc, #40]	@ (80052a0 <Run_P_Vector_Decoder_LH+0x240>)
 8005276:	f04f 0200 	mov.w	r2, #0
 800527a:	f04f 0300 	mov.w	r3, #0
 800527e:	e9c1 2324 	strd	r2, r3, [r1, #144]	@ 0x90
 8005282:	e0aa      	b.n	80053da <Run_P_Vector_Decoder_LH+0x37a>
 8005284:	f3af 8000 	nop.w
 8005288:	9999999a 	.word	0x9999999a
 800528c:	3fb99999 	.word	0x3fb99999
 8005290:	54442d18 	.word	0x54442d18
 8005294:	400921fb 	.word	0x400921fb
 8005298:	00000000 	.word	0x00000000
 800529c:	40668000 	.word	0x40668000
 80052a0:	24001620 	.word	0x24001620

		} else if (pvectorObj_LH.N > 1) {
 80052a4:	4bd8      	ldr	r3, [pc, #864]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 80052a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	f240 8095 	bls.w	80053da <Run_P_Vector_Decoder_LH+0x37a>
			yd = (double)pvectorObj_LH.p_buffer[1].yd * M_PI / 180.0f;
 80052b0:	4bd5      	ldr	r3, [pc, #852]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 80052b2:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80052b6:	ee07 3a90 	vmov	s15, r3
 80052ba:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80052be:	ed9f 6bce 	vldr	d6, [pc, #824]	@ 80055f8 <Run_P_Vector_Decoder_LH+0x598>
 80052c2:	ee27 6b06 	vmul.f64	d6, d7, d6
 80052c6:	ed9f 5bce 	vldr	d5, [pc, #824]	@ 8005600 <Run_P_Vector_Decoder_LH+0x5a0>
 80052ca:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80052ce:	ed87 7b20 	vstr	d7, [r7, #128]	@ 0x80
			y0 = (double)pvectorObj_LH.p_buffer[0].yd * M_PI / 180.0f;
 80052d2:	4bcd      	ldr	r3, [pc, #820]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 80052d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80052d8:	ee07 3a90 	vmov	s15, r3
 80052dc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80052e0:	ed9f 6bc5 	vldr	d6, [pc, #788]	@ 80055f8 <Run_P_Vector_Decoder_LH+0x598>
 80052e4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80052e8:	ed9f 5bc5 	vldr	d5, [pc, #788]	@ 8005600 <Run_P_Vector_Decoder_LH+0x5a0>
 80052ec:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80052f0:	ed87 7b1e 	vstr	d7, [r7, #120]	@ 0x78
			s0 =  (double)pvectorObj_LH.p_buffer[1].s0;
 80052f4:	4bc4      	ldr	r3, [pc, #784]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 80052f6:	7a9b      	ldrb	r3, [r3, #10]
 80052f8:	ee07 3a90 	vmov	s15, r3
 80052fc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8005300:	ed87 7b1c 	vstr	d7, [r7, #112]	@ 0x70
			sd = -(double)pvectorObj_LH.p_buffer[1].sd;
 8005304:	4bc0      	ldr	r3, [pc, #768]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 8005306:	7adb      	ldrb	r3, [r3, #11]
 8005308:	ee07 3a90 	vmov	s15, r3
 800530c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8005310:	eeb1 7b47 	vneg.f64	d7, d7
 8005314:	ed87 7b1a 	vstr	d7, [r7, #104]	@ 0x68
			e  = yd - y0;
 8005318:	ed97 6b20 	vldr	d6, [r7, #128]	@ 0x80
 800531c:	ed97 7b1e 	vldr	d7, [r7, #120]	@ 0x78
 8005320:	ee36 7b47 	vsub.f64	d7, d6, d7
 8005324:	ed87 7b18 	vstr	d7, [r7, #96]	@ 0x60

			pvectorObj_LH.b0 = y0;
 8005328:	49b7      	ldr	r1, [pc, #732]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 800532a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 800532e:	e9c1 231c 	strd	r2, r3, [r1, #112]	@ 0x70
			pvectorObj_LH.b2 =                 0.5*s0 * e;
 8005332:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 8005336:	eeb6 6b00 	vmov.f64	d6, #96	@ 0x3f000000  0.5
 800533a:	ee27 6b06 	vmul.f64	d6, d7, d6
 800533e:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 8005342:	ee26 7b07 	vmul.f64	d7, d6, d7
 8005346:	4bb0      	ldr	r3, [pc, #704]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 8005348:	ed83 7b1e 	vstr	d7, [r3, #120]	@ 0x78
			pvectorObj_LH.b3 = (10 - 1.5*s0 + 0.5*sd) * e;
 800534c:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 8005350:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8005354:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005358:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800535c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8005360:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 8005364:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8005368:	ee27 7b05 	vmul.f64	d7, d7, d5
 800536c:	ee36 6b07 	vadd.f64	d6, d6, d7
 8005370:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 8005374:	ee26 7b07 	vmul.f64	d7, d6, d7
 8005378:	4ba3      	ldr	r3, [pc, #652]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 800537a:	ed83 7b20 	vstr	d7, [r3, #128]	@ 0x80
			pvectorObj_LH.b4 =    (-15 + 1.5*s0 - sd) * e;
 800537e:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 8005382:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8005386:	ee27 7b06 	vmul.f64	d7, d7, d6
 800538a:	eeb2 6b0e 	vmov.f64	d6, #46	@ 0x41700000  15.0
 800538e:	ee37 6b46 	vsub.f64	d6, d7, d6
 8005392:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 8005396:	ee36 6b47 	vsub.f64	d6, d6, d7
 800539a:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 800539e:	ee26 7b07 	vmul.f64	d7, d6, d7
 80053a2:	4b99      	ldr	r3, [pc, #612]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 80053a4:	ed83 7b22 	vstr	d7, [r3, #136]	@ 0x88
			pvectorObj_LH.b5 =  (6 - 0.5*s0 + 0.5*sd) * e;
 80053a8:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 80053ac:	eeb6 6b00 	vmov.f64	d6, #96	@ 0x3f000000  0.5
 80053b0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80053b4:	eeb1 6b08 	vmov.f64	d6, #24	@ 0x40c00000  6.0
 80053b8:	ee36 6b47 	vsub.f64	d6, d6, d7
 80053bc:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 80053c0:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80053c4:	ee27 7b05 	vmul.f64	d7, d7, d5
 80053c8:	ee36 6b07 	vadd.f64	d6, d6, d7
 80053cc:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 80053d0:	ee26 7b07 	vmul.f64	d7, d6, d7
 80053d4:	4b8c      	ldr	r3, [pc, #560]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 80053d6:	ed83 7b24 	vstr	d7, [r3, #144]	@ 0x90
		}
	}

	if (pvectorObj_LH.ON == 1) {
 80053da:	4b8b      	ldr	r3, [pc, #556]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 80053dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	f040 835e 	bne.w	8005aa2 <Run_P_Vector_Decoder_LH+0xa42>
		pvectorObj_LH.t1 = (float)pvectorObj_LH.count * pvectorObj_LH.L_inv;	// tau^1
 80053e6:	4b88      	ldr	r3, [pc, #544]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 80053e8:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 80053ec:	ee07 3a90 	vmov	s15, r3
 80053f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053f4:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80053f8:	4b83      	ldr	r3, [pc, #524]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 80053fa:	ed93 7b32 	vldr	d7, [r3, #200]	@ 0xc8
 80053fe:	ee26 7b07 	vmul.f64	d7, d6, d7
 8005402:	4b81      	ldr	r3, [pc, #516]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 8005404:	ed83 7b26 	vstr	d7, [r3, #152]	@ 0x98
		if (pvectorObj_LH.t1 > 1) pvectorObj_LH.t1 = 1;					// saturation for safety
 8005408:	4b7f      	ldr	r3, [pc, #508]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 800540a:	ed93 7b26 	vldr	d7, [r3, #152]	@ 0x98
 800540e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8005412:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800541a:	dd05      	ble.n	8005428 <Run_P_Vector_Decoder_LH+0x3c8>
 800541c:	497a      	ldr	r1, [pc, #488]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 800541e:	f04f 0200 	mov.w	r2, #0
 8005422:	4b7a      	ldr	r3, [pc, #488]	@ (800560c <Run_P_Vector_Decoder_LH+0x5ac>)
 8005424:	e9c1 2326 	strd	r2, r3, [r1, #152]	@ 0x98
		pvectorObj_LH.t2 = pvectorObj_LH.t1 * pvectorObj_LH.t1;               // tau^2
 8005428:	4b77      	ldr	r3, [pc, #476]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 800542a:	ed93 6b26 	vldr	d6, [r3, #152]	@ 0x98
 800542e:	4b76      	ldr	r3, [pc, #472]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 8005430:	ed93 7b26 	vldr	d7, [r3, #152]	@ 0x98
 8005434:	ee26 7b07 	vmul.f64	d7, d6, d7
 8005438:	4b73      	ldr	r3, [pc, #460]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 800543a:	ed83 7b28 	vstr	d7, [r3, #160]	@ 0xa0
		pvectorObj_LH.t3 = pvectorObj_LH.t2 * pvectorObj_LH.t1;               // tau^3
 800543e:	4b72      	ldr	r3, [pc, #456]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 8005440:	ed93 6b28 	vldr	d6, [r3, #160]	@ 0xa0
 8005444:	4b70      	ldr	r3, [pc, #448]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 8005446:	ed93 7b26 	vldr	d7, [r3, #152]	@ 0x98
 800544a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800544e:	4b6e      	ldr	r3, [pc, #440]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 8005450:	ed83 7b2a 	vstr	d7, [r3, #168]	@ 0xa8
		pvectorObj_LH.t4 = pvectorObj_LH.t3 * pvectorObj_LH.t1;               // tau^4
 8005454:	4b6c      	ldr	r3, [pc, #432]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 8005456:	ed93 6b2a 	vldr	d6, [r3, #168]	@ 0xa8
 800545a:	4b6b      	ldr	r3, [pc, #428]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 800545c:	ed93 7b26 	vldr	d7, [r3, #152]	@ 0x98
 8005460:	ee26 7b07 	vmul.f64	d7, d6, d7
 8005464:	4b68      	ldr	r3, [pc, #416]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 8005466:	ed83 7b2c 	vstr	d7, [r3, #176]	@ 0xb0
		pvectorObj_LH.t5 = pvectorObj_LH.t4 * pvectorObj_LH.t1;               // tau^5
 800546a:	4b67      	ldr	r3, [pc, #412]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 800546c:	ed93 6b2c 	vldr	d6, [r3, #176]	@ 0xb0
 8005470:	4b65      	ldr	r3, [pc, #404]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 8005472:	ed93 7b26 	vldr	d7, [r3, #152]	@ 0x98
 8005476:	ee26 7b07 	vmul.f64	d7, d6, d7
 800547a:	4b63      	ldr	r3, [pc, #396]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 800547c:	ed83 7b2e 	vstr	d7, [r3, #184]	@ 0xb8

		posCtrl_LH.ref = pvectorObj_LH.a0 + //
 8005480:	4b61      	ldr	r3, [pc, #388]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 8005482:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
				pvectorObj_LH.a2*pvectorObj_LH.t2 + //
 8005486:	4b60      	ldr	r3, [pc, #384]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 8005488:	ed93 5b14 	vldr	d5, [r3, #80]	@ 0x50
 800548c:	4b5e      	ldr	r3, [pc, #376]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 800548e:	ed93 7b28 	vldr	d7, [r3, #160]	@ 0xa0
 8005492:	ee25 7b07 	vmul.f64	d7, d5, d7
		posCtrl_LH.ref = pvectorObj_LH.a0 + //
 8005496:	ee36 6b07 	vadd.f64	d6, d6, d7
				pvectorObj_LH.a3*pvectorObj_LH.t3 + //
 800549a:	4b5b      	ldr	r3, [pc, #364]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 800549c:	ed93 5b16 	vldr	d5, [r3, #88]	@ 0x58
 80054a0:	4b59      	ldr	r3, [pc, #356]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 80054a2:	ed93 7b2a 	vldr	d7, [r3, #168]	@ 0xa8
 80054a6:	ee25 7b07 	vmul.f64	d7, d5, d7
				pvectorObj_LH.a2*pvectorObj_LH.t2 + //
 80054aa:	ee36 6b07 	vadd.f64	d6, d6, d7
				pvectorObj_LH.a4*pvectorObj_LH.t4 + //
 80054ae:	4b56      	ldr	r3, [pc, #344]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 80054b0:	ed93 5b18 	vldr	d5, [r3, #96]	@ 0x60
 80054b4:	4b54      	ldr	r3, [pc, #336]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 80054b6:	ed93 7b2c 	vldr	d7, [r3, #176]	@ 0xb0
 80054ba:	ee25 7b07 	vmul.f64	d7, d5, d7
				pvectorObj_LH.a3*pvectorObj_LH.t3 + //
 80054be:	ee36 6b07 	vadd.f64	d6, d6, d7
				pvectorObj_LH.a5*pvectorObj_LH.t5;  //
 80054c2:	4b51      	ldr	r3, [pc, #324]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 80054c4:	ed93 5b1a 	vldr	d5, [r3, #104]	@ 0x68
 80054c8:	4b4f      	ldr	r3, [pc, #316]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 80054ca:	ed93 7b2e 	vldr	d7, [r3, #184]	@ 0xb8
 80054ce:	ee25 7b07 	vmul.f64	d7, d5, d7
				pvectorObj_LH.a4*pvectorObj_LH.t4 + //
 80054d2:	ee36 7b07 	vadd.f64	d7, d6, d7
 80054d6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
		posCtrl_LH.ref = pvectorObj_LH.a0 + //
 80054da:	4b4d      	ldr	r3, [pc, #308]	@ (8005610 <Run_P_Vector_Decoder_LH+0x5b0>)
 80054dc:	edc3 7a00 	vstr	s15, [r3]

		if (pvectorObj_LH.count < (pvectorObj_LH.L - 2)) {
 80054e0:	4b49      	ldr	r3, [pc, #292]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 80054e2:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 80054e6:	ee07 3a90 	vmov	s15, r3
 80054ea:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80054ee:	4b46      	ldr	r3, [pc, #280]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 80054f0:	ed93 7b30 	vldr	d7, [r3, #192]	@ 0xc0
 80054f4:	eeb0 5b00 	vmov.f64	d5, #0	@ 0x40000000  2.0
 80054f8:	ee37 7b45 	vsub.f64	d7, d7, d5
 80054fc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005500:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005504:	f140 8105 	bpl.w	8005712 <Run_P_Vector_Decoder_LH+0x6b2>
			double t_t1 = 0.0, t_t2 = 0.0, t_t3 = 0.0, t_t4 = 0.0, t_t5 = 0.0;
 8005508:	f04f 0200 	mov.w	r2, #0
 800550c:	f04f 0300 	mov.w	r3, #0
 8005510:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0
 8005514:	f04f 0200 	mov.w	r2, #0
 8005518:	f04f 0300 	mov.w	r3, #0
 800551c:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8005520:	f04f 0200 	mov.w	r2, #0
 8005524:	f04f 0300 	mov.w	r3, #0
 8005528:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800552c:	f04f 0200 	mov.w	r2, #0
 8005530:	f04f 0300 	mov.w	r3, #0
 8005534:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8005538:	f04f 0200 	mov.w	r2, #0
 800553c:	f04f 0300 	mov.w	r3, #0
 8005540:	e9c7 2300 	strd	r2, r3, [r7]
			t_t1 = ((double)pvectorObj_LH.count + 1) * pvectorObj_LH.L_inv;
 8005544:	4b30      	ldr	r3, [pc, #192]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 8005546:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 800554a:	ee07 3a90 	vmov	s15, r3
 800554e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8005552:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8005556:	ee37 6b06 	vadd.f64	d6, d7, d6
 800555a:	4b2b      	ldr	r3, [pc, #172]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 800555c:	ed93 7b32 	vldr	d7, [r3, #200]	@ 0xc8
 8005560:	ee26 7b07 	vmul.f64	d7, d6, d7
 8005564:	ed87 7b28 	vstr	d7, [r7, #160]	@ 0xa0
			if (t_t1 > 1) t_t1 = 1;
 8005568:	ed97 7b28 	vldr	d7, [r7, #160]	@ 0xa0
 800556c:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8005570:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005574:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005578:	dd04      	ble.n	8005584 <Run_P_Vector_Decoder_LH+0x524>
 800557a:	f04f 0200 	mov.w	r2, #0
 800557e:	4b23      	ldr	r3, [pc, #140]	@ (800560c <Run_P_Vector_Decoder_LH+0x5ac>)
 8005580:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0
			t_t2 = t_t1 * t_t1;
 8005584:	ed97 7b28 	vldr	d7, [r7, #160]	@ 0xa0
 8005588:	ee27 7b07 	vmul.f64	d7, d7, d7
 800558c:	ed87 7b06 	vstr	d7, [r7, #24]
			t_t3 = t_t2 * t_t1;
 8005590:	ed97 6b06 	vldr	d6, [r7, #24]
 8005594:	ed97 7b28 	vldr	d7, [r7, #160]	@ 0xa0
 8005598:	ee26 7b07 	vmul.f64	d7, d6, d7
 800559c:	ed87 7b04 	vstr	d7, [r7, #16]
			t_t4 = t_t3 * t_t1;
 80055a0:	ed97 6b04 	vldr	d6, [r7, #16]
 80055a4:	ed97 7b28 	vldr	d7, [r7, #160]	@ 0xa0
 80055a8:	ee26 7b07 	vmul.f64	d7, d6, d7
 80055ac:	ed87 7b02 	vstr	d7, [r7, #8]
			t_t5 = t_t4 * t_t1;
 80055b0:	ed97 6b02 	vldr	d6, [r7, #8]
 80055b4:	ed97 7b28 	vldr	d7, [r7, #160]	@ 0xa0
 80055b8:	ee26 7b07 	vmul.f64	d7, d6, d7
 80055bc:	ed87 7b00 	vstr	d7, [r7]

			posCtrl_LH.ref1 = pvectorObj_LH.a0 + //
 80055c0:	4b11      	ldr	r3, [pc, #68]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 80055c2:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
					pvectorObj_LH.a2 * t_t2 + //
 80055c6:	4b10      	ldr	r3, [pc, #64]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 80055c8:	ed93 5b14 	vldr	d5, [r3, #80]	@ 0x50
 80055cc:	ed97 7b06 	vldr	d7, [r7, #24]
 80055d0:	ee25 7b07 	vmul.f64	d7, d5, d7
			posCtrl_LH.ref1 = pvectorObj_LH.a0 + //
 80055d4:	ee36 6b07 	vadd.f64	d6, d6, d7
					pvectorObj_LH.a3 * t_t3 + //
 80055d8:	4b0b      	ldr	r3, [pc, #44]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 80055da:	ed93 5b16 	vldr	d5, [r3, #88]	@ 0x58
 80055de:	ed97 7b04 	vldr	d7, [r7, #16]
 80055e2:	ee25 7b07 	vmul.f64	d7, d5, d7
					pvectorObj_LH.a2 * t_t2 + //
 80055e6:	ee36 6b07 	vadd.f64	d6, d6, d7
					pvectorObj_LH.a4 * t_t4 + //
 80055ea:	4b07      	ldr	r3, [pc, #28]	@ (8005608 <Run_P_Vector_Decoder_LH+0x5a8>)
 80055ec:	ed93 5b18 	vldr	d5, [r3, #96]	@ 0x60
 80055f0:	e010      	b.n	8005614 <Run_P_Vector_Decoder_LH+0x5b4>
 80055f2:	bf00      	nop
 80055f4:	f3af 8000 	nop.w
 80055f8:	54442d18 	.word	0x54442d18
 80055fc:	400921fb 	.word	0x400921fb
 8005600:	00000000 	.word	0x00000000
 8005604:	40668000 	.word	0x40668000
 8005608:	24001620 	.word	0x24001620
 800560c:	3ff00000 	.word	0x3ff00000
 8005610:	2400206c 	.word	0x2400206c
 8005614:	ed97 7b02 	vldr	d7, [r7, #8]
 8005618:	ee25 7b07 	vmul.f64	d7, d5, d7
					pvectorObj_LH.a3 * t_t3 + //
 800561c:	ee36 6b07 	vadd.f64	d6, d6, d7
					pvectorObj_LH.a5 * t_t5;  //
 8005620:	4bc5      	ldr	r3, [pc, #788]	@ (8005938 <Run_P_Vector_Decoder_LH+0x8d8>)
 8005622:	ed93 5b1a 	vldr	d5, [r3, #104]	@ 0x68
 8005626:	ed97 7b00 	vldr	d7, [r7]
 800562a:	ee25 7b07 	vmul.f64	d7, d5, d7
					pvectorObj_LH.a4 * t_t4 + //
 800562e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8005632:	eef7 7bc7 	vcvt.f32.f64	s15, d7
			posCtrl_LH.ref1 = pvectorObj_LH.a0 + //
 8005636:	4bc1      	ldr	r3, [pc, #772]	@ (800593c <Run_P_Vector_Decoder_LH+0x8dc>)
 8005638:	edc3 7a01 	vstr	s15, [r3, #4]

			t_t1 = ((double)pvectorObj_LH.count + 2) * pvectorObj_LH.L_inv;
 800563c:	4bbe      	ldr	r3, [pc, #760]	@ (8005938 <Run_P_Vector_Decoder_LH+0x8d8>)
 800563e:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 8005642:	ee07 3a90 	vmov	s15, r3
 8005646:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800564a:	eeb0 6b00 	vmov.f64	d6, #0	@ 0x40000000  2.0
 800564e:	ee37 6b06 	vadd.f64	d6, d7, d6
 8005652:	4bb9      	ldr	r3, [pc, #740]	@ (8005938 <Run_P_Vector_Decoder_LH+0x8d8>)
 8005654:	ed93 7b32 	vldr	d7, [r3, #200]	@ 0xc8
 8005658:	ee26 7b07 	vmul.f64	d7, d6, d7
 800565c:	ed87 7b28 	vstr	d7, [r7, #160]	@ 0xa0
			if (t_t1 > 1) t_t1 = 1;
 8005660:	ed97 7b28 	vldr	d7, [r7, #160]	@ 0xa0
 8005664:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8005668:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800566c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005670:	dd04      	ble.n	800567c <Run_P_Vector_Decoder_LH+0x61c>
 8005672:	f04f 0200 	mov.w	r2, #0
 8005676:	4bb2      	ldr	r3, [pc, #712]	@ (8005940 <Run_P_Vector_Decoder_LH+0x8e0>)
 8005678:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0
			t_t2 = t_t1 * t_t1;
 800567c:	ed97 7b28 	vldr	d7, [r7, #160]	@ 0xa0
 8005680:	ee27 7b07 	vmul.f64	d7, d7, d7
 8005684:	ed87 7b06 	vstr	d7, [r7, #24]
			t_t3 = t_t2 * t_t1;
 8005688:	ed97 6b06 	vldr	d6, [r7, #24]
 800568c:	ed97 7b28 	vldr	d7, [r7, #160]	@ 0xa0
 8005690:	ee26 7b07 	vmul.f64	d7, d6, d7
 8005694:	ed87 7b04 	vstr	d7, [r7, #16]
			t_t4 = t_t3 * t_t1;
 8005698:	ed97 6b04 	vldr	d6, [r7, #16]
 800569c:	ed97 7b28 	vldr	d7, [r7, #160]	@ 0xa0
 80056a0:	ee26 7b07 	vmul.f64	d7, d6, d7
 80056a4:	ed87 7b02 	vstr	d7, [r7, #8]
			t_t5 = t_t4 * t_t1;
 80056a8:	ed97 6b02 	vldr	d6, [r7, #8]
 80056ac:	ed97 7b28 	vldr	d7, [r7, #160]	@ 0xa0
 80056b0:	ee26 7b07 	vmul.f64	d7, d6, d7
 80056b4:	ed87 7b00 	vstr	d7, [r7]

			posCtrl_LH.ref2 = pvectorObj_LH.a0 + //
 80056b8:	4b9f      	ldr	r3, [pc, #636]	@ (8005938 <Run_P_Vector_Decoder_LH+0x8d8>)
 80056ba:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
					pvectorObj_LH.a2 * t_t2 + //
 80056be:	4b9e      	ldr	r3, [pc, #632]	@ (8005938 <Run_P_Vector_Decoder_LH+0x8d8>)
 80056c0:	ed93 5b14 	vldr	d5, [r3, #80]	@ 0x50
 80056c4:	ed97 7b06 	vldr	d7, [r7, #24]
 80056c8:	ee25 7b07 	vmul.f64	d7, d5, d7
			posCtrl_LH.ref2 = pvectorObj_LH.a0 + //
 80056cc:	ee36 6b07 	vadd.f64	d6, d6, d7
					pvectorObj_LH.a3 * t_t3 + //
 80056d0:	4b99      	ldr	r3, [pc, #612]	@ (8005938 <Run_P_Vector_Decoder_LH+0x8d8>)
 80056d2:	ed93 5b16 	vldr	d5, [r3, #88]	@ 0x58
 80056d6:	ed97 7b04 	vldr	d7, [r7, #16]
 80056da:	ee25 7b07 	vmul.f64	d7, d5, d7
					pvectorObj_LH.a2 * t_t2 + //
 80056de:	ee36 6b07 	vadd.f64	d6, d6, d7
					pvectorObj_LH.a4 * t_t4 + //
 80056e2:	4b95      	ldr	r3, [pc, #596]	@ (8005938 <Run_P_Vector_Decoder_LH+0x8d8>)
 80056e4:	ed93 5b18 	vldr	d5, [r3, #96]	@ 0x60
 80056e8:	ed97 7b02 	vldr	d7, [r7, #8]
 80056ec:	ee25 7b07 	vmul.f64	d7, d5, d7
					pvectorObj_LH.a3 * t_t3 + //
 80056f0:	ee36 6b07 	vadd.f64	d6, d6, d7
					pvectorObj_LH.a5 * t_t5;  //
 80056f4:	4b90      	ldr	r3, [pc, #576]	@ (8005938 <Run_P_Vector_Decoder_LH+0x8d8>)
 80056f6:	ed93 5b1a 	vldr	d5, [r3, #104]	@ 0x68
 80056fa:	ed97 7b00 	vldr	d7, [r7]
 80056fe:	ee25 7b07 	vmul.f64	d7, d5, d7
					pvectorObj_LH.a4 * t_t4 + //
 8005702:	ee36 7b07 	vadd.f64	d7, d6, d7
 8005706:	eef7 7bc7 	vcvt.f32.f64	s15, d7
			posCtrl_LH.ref2 = pvectorObj_LH.a0 + //
 800570a:	4b8c      	ldr	r3, [pc, #560]	@ (800593c <Run_P_Vector_Decoder_LH+0x8dc>)
 800570c:	edc3 7a02 	vstr	s15, [r3, #8]
 8005710:	e176      	b.n	8005a00 <Run_P_Vector_Decoder_LH+0x9a0>
		} else if (pvectorObj_LH.count == (pvectorObj_LH.L - 2)) {
 8005712:	4b89      	ldr	r3, [pc, #548]	@ (8005938 <Run_P_Vector_Decoder_LH+0x8d8>)
 8005714:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 8005718:	ee07 3a90 	vmov	s15, r3
 800571c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8005720:	4b85      	ldr	r3, [pc, #532]	@ (8005938 <Run_P_Vector_Decoder_LH+0x8d8>)
 8005722:	ed93 7b30 	vldr	d7, [r3, #192]	@ 0xc0
 8005726:	eeb0 5b00 	vmov.f64	d5, #0	@ 0x40000000  2.0
 800572a:	ee37 7b45 	vsub.f64	d7, d7, d5
 800572e:	eeb4 6b47 	vcmp.f64	d6, d7
 8005732:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005736:	f040 809d 	bne.w	8005874 <Run_P_Vector_Decoder_LH+0x814>
			double t_t1 = 0.0, t_t2 = 0.0, t_t3 = 0.0, t_t4 = 0.0, t_t5 = 0.0;
 800573a:	f04f 0200 	mov.w	r2, #0
 800573e:	f04f 0300 	mov.w	r3, #0
 8005742:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
 8005746:	f04f 0200 	mov.w	r2, #0
 800574a:	f04f 0300 	mov.w	r3, #0
 800574e:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 8005752:	f04f 0200 	mov.w	r2, #0
 8005756:	f04f 0300 	mov.w	r3, #0
 800575a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 800575e:	f04f 0200 	mov.w	r2, #0
 8005762:	f04f 0300 	mov.w	r3, #0
 8005766:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 800576a:	f04f 0200 	mov.w	r2, #0
 800576e:	f04f 0300 	mov.w	r3, #0
 8005772:	e9c7 2308 	strd	r2, r3, [r7, #32]
			t_t1 = ((double)pvectorObj_LH.count + 1) * pvectorObj_LH.L_inv;
 8005776:	4b70      	ldr	r3, [pc, #448]	@ (8005938 <Run_P_Vector_Decoder_LH+0x8d8>)
 8005778:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 800577c:	ee07 3a90 	vmov	s15, r3
 8005780:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8005784:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8005788:	ee37 6b06 	vadd.f64	d6, d7, d6
 800578c:	4b6a      	ldr	r3, [pc, #424]	@ (8005938 <Run_P_Vector_Decoder_LH+0x8d8>)
 800578e:	ed93 7b32 	vldr	d7, [r3, #200]	@ 0xc8
 8005792:	ee26 7b07 	vmul.f64	d7, d6, d7
 8005796:	ed87 7b26 	vstr	d7, [r7, #152]	@ 0x98
			if (t_t1 > 1) t_t1 = 1;
 800579a:	ed97 7b26 	vldr	d7, [r7, #152]	@ 0x98
 800579e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80057a2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80057a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057aa:	dd04      	ble.n	80057b6 <Run_P_Vector_Decoder_LH+0x756>
 80057ac:	f04f 0200 	mov.w	r2, #0
 80057b0:	4b63      	ldr	r3, [pc, #396]	@ (8005940 <Run_P_Vector_Decoder_LH+0x8e0>)
 80057b2:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
			t_t2 = t_t1 * t_t1;
 80057b6:	ed97 7b26 	vldr	d7, [r7, #152]	@ 0x98
 80057ba:	ee27 7b07 	vmul.f64	d7, d7, d7
 80057be:	ed87 7b0e 	vstr	d7, [r7, #56]	@ 0x38
			t_t3 = t_t2 * t_t1;
 80057c2:	ed97 6b0e 	vldr	d6, [r7, #56]	@ 0x38
 80057c6:	ed97 7b26 	vldr	d7, [r7, #152]	@ 0x98
 80057ca:	ee26 7b07 	vmul.f64	d7, d6, d7
 80057ce:	ed87 7b0c 	vstr	d7, [r7, #48]	@ 0x30
			t_t4 = t_t3 * t_t1;
 80057d2:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 80057d6:	ed97 7b26 	vldr	d7, [r7, #152]	@ 0x98
 80057da:	ee26 7b07 	vmul.f64	d7, d6, d7
 80057de:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28
			t_t5 = t_t4 * t_t1;
 80057e2:	ed97 6b0a 	vldr	d6, [r7, #40]	@ 0x28
 80057e6:	ed97 7b26 	vldr	d7, [r7, #152]	@ 0x98
 80057ea:	ee26 7b07 	vmul.f64	d7, d6, d7
 80057ee:	ed87 7b08 	vstr	d7, [r7, #32]

			posCtrl_LH.ref1 = pvectorObj_LH.a0 + //
 80057f2:	4b51      	ldr	r3, [pc, #324]	@ (8005938 <Run_P_Vector_Decoder_LH+0x8d8>)
 80057f4:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
					pvectorObj_LH.a2 * t_t2 + //
 80057f8:	4b4f      	ldr	r3, [pc, #316]	@ (8005938 <Run_P_Vector_Decoder_LH+0x8d8>)
 80057fa:	ed93 5b14 	vldr	d5, [r3, #80]	@ 0x50
 80057fe:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 8005802:	ee25 7b07 	vmul.f64	d7, d5, d7
			posCtrl_LH.ref1 = pvectorObj_LH.a0 + //
 8005806:	ee36 6b07 	vadd.f64	d6, d6, d7
					pvectorObj_LH.a3 * t_t3 + //
 800580a:	4b4b      	ldr	r3, [pc, #300]	@ (8005938 <Run_P_Vector_Decoder_LH+0x8d8>)
 800580c:	ed93 5b16 	vldr	d5, [r3, #88]	@ 0x58
 8005810:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8005814:	ee25 7b07 	vmul.f64	d7, d5, d7
					pvectorObj_LH.a2 * t_t2 + //
 8005818:	ee36 6b07 	vadd.f64	d6, d6, d7
					pvectorObj_LH.a4 * t_t4 + //
 800581c:	4b46      	ldr	r3, [pc, #280]	@ (8005938 <Run_P_Vector_Decoder_LH+0x8d8>)
 800581e:	ed93 5b18 	vldr	d5, [r3, #96]	@ 0x60
 8005822:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8005826:	ee25 7b07 	vmul.f64	d7, d5, d7
					pvectorObj_LH.a3 * t_t3 + //
 800582a:	ee36 6b07 	vadd.f64	d6, d6, d7
					pvectorObj_LH.a5 * t_t5;  //
 800582e:	4b42      	ldr	r3, [pc, #264]	@ (8005938 <Run_P_Vector_Decoder_LH+0x8d8>)
 8005830:	ed93 5b1a 	vldr	d5, [r3, #104]	@ 0x68
 8005834:	ed97 7b08 	vldr	d7, [r7, #32]
 8005838:	ee25 7b07 	vmul.f64	d7, d5, d7
					pvectorObj_LH.a4 * t_t4 + //
 800583c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8005840:	eef7 7bc7 	vcvt.f32.f64	s15, d7
			posCtrl_LH.ref1 = pvectorObj_LH.a0 + //
 8005844:	4b3d      	ldr	r3, [pc, #244]	@ (800593c <Run_P_Vector_Decoder_LH+0x8dc>)
 8005846:	edc3 7a01 	vstr	s15, [r3, #4]

			posCtrl_LH.ref2 = (double)pvectorObj_LH.p_buffer[0].yd * M_PI / 180.0f;
 800584a:	4b3b      	ldr	r3, [pc, #236]	@ (8005938 <Run_P_Vector_Decoder_LH+0x8d8>)
 800584c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005850:	ee07 3a90 	vmov	s15, r3
 8005854:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8005858:	ed9f 6b33 	vldr	d6, [pc, #204]	@ 8005928 <Run_P_Vector_Decoder_LH+0x8c8>
 800585c:	ee27 6b06 	vmul.f64	d6, d7, d6
 8005860:	ed9f 5b33 	vldr	d5, [pc, #204]	@ 8005930 <Run_P_Vector_Decoder_LH+0x8d0>
 8005864:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8005868:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800586c:	4b33      	ldr	r3, [pc, #204]	@ (800593c <Run_P_Vector_Decoder_LH+0x8dc>)
 800586e:	edc3 7a02 	vstr	s15, [r3, #8]
 8005872:	e0c5      	b.n	8005a00 <Run_P_Vector_Decoder_LH+0x9a0>

		} else if (pvectorObj_LH.count == (pvectorObj_LH.L - 1)) {
 8005874:	4b30      	ldr	r3, [pc, #192]	@ (8005938 <Run_P_Vector_Decoder_LH+0x8d8>)
 8005876:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 800587a:	ee07 3a90 	vmov	s15, r3
 800587e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8005882:	4b2d      	ldr	r3, [pc, #180]	@ (8005938 <Run_P_Vector_Decoder_LH+0x8d8>)
 8005884:	ed93 7b30 	vldr	d7, [r3, #192]	@ 0xc0
 8005888:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 800588c:	ee37 7b45 	vsub.f64	d7, d7, d5
 8005890:	eeb4 6b47 	vcmp.f64	d6, d7
 8005894:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005898:	f040 80b2 	bne.w	8005a00 <Run_P_Vector_Decoder_LH+0x9a0>
			posCtrl_LH.ref1 = (double)pvectorObj_LH.p_buffer[0].yd * M_PI / 180.0f;
 800589c:	4b26      	ldr	r3, [pc, #152]	@ (8005938 <Run_P_Vector_Decoder_LH+0x8d8>)
 800589e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80058a2:	ee07 3a90 	vmov	s15, r3
 80058a6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80058aa:	ed9f 6b1f 	vldr	d6, [pc, #124]	@ 8005928 <Run_P_Vector_Decoder_LH+0x8c8>
 80058ae:	ee27 6b06 	vmul.f64	d6, d7, d6
 80058b2:	ed9f 5b1f 	vldr	d5, [pc, #124]	@ 8005930 <Run_P_Vector_Decoder_LH+0x8d0>
 80058b6:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80058ba:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80058be:	4b1f      	ldr	r3, [pc, #124]	@ (800593c <Run_P_Vector_Decoder_LH+0x8dc>)
 80058c0:	edc3 7a01 	vstr	s15, [r3, #4]

			double t_t1 = 0.0, t_t2 = 0.0, t_t3 = 0.0, t_t4 = 0.0, t_t5 = 0.0;
 80058c4:	f04f 0200 	mov.w	r2, #0
 80058c8:	f04f 0300 	mov.w	r3, #0
 80058cc:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
 80058d0:	f04f 0200 	mov.w	r2, #0
 80058d4:	f04f 0300 	mov.w	r3, #0
 80058d8:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
 80058dc:	f04f 0200 	mov.w	r2, #0
 80058e0:	f04f 0300 	mov.w	r3, #0
 80058e4:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
 80058e8:	f04f 0200 	mov.w	r2, #0
 80058ec:	f04f 0300 	mov.w	r3, #0
 80058f0:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
 80058f4:	f04f 0200 	mov.w	r2, #0
 80058f8:	f04f 0300 	mov.w	r3, #0
 80058fc:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
			if (pvectorObj_LH.p_buffer[1].L != 0) {
 8005900:	4b0d      	ldr	r3, [pc, #52]	@ (8005938 <Run_P_Vector_Decoder_LH+0x8d8>)
 8005902:	891b      	ldrh	r3, [r3, #8]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d01d      	beq.n	8005944 <Run_P_Vector_Decoder_LH+0x8e4>
				t_t1 = (double)1 / pvectorObj_LH.p_buffer[1].L;
 8005908:	4b0b      	ldr	r3, [pc, #44]	@ (8005938 <Run_P_Vector_Decoder_LH+0x8d8>)
 800590a:	891b      	ldrh	r3, [r3, #8]
 800590c:	ee07 3a90 	vmov	s15, r3
 8005910:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8005914:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 8005918:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800591c:	ed87 7b24 	vstr	d7, [r7, #144]	@ 0x90
 8005920:	e016      	b.n	8005950 <Run_P_Vector_Decoder_LH+0x8f0>
 8005922:	bf00      	nop
 8005924:	f3af 8000 	nop.w
 8005928:	54442d18 	.word	0x54442d18
 800592c:	400921fb 	.word	0x400921fb
 8005930:	00000000 	.word	0x00000000
 8005934:	40668000 	.word	0x40668000
 8005938:	24001620 	.word	0x24001620
 800593c:	2400206c 	.word	0x2400206c
 8005940:	3ff00000 	.word	0x3ff00000
			} else {
				// TODO: Handle division by zero
				t_t1 = 0.0;
 8005944:	f04f 0200 	mov.w	r2, #0
 8005948:	f04f 0300 	mov.w	r3, #0
 800594c:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
			}

			if (t_t1 > 1) t_t1 = 1;
 8005950:	ed97 7b24 	vldr	d7, [r7, #144]	@ 0x90
 8005954:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8005958:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800595c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005960:	dd04      	ble.n	800596c <Run_P_Vector_Decoder_LH+0x90c>
 8005962:	f04f 0200 	mov.w	r2, #0
 8005966:	4b51      	ldr	r3, [pc, #324]	@ (8005aac <Run_P_Vector_Decoder_LH+0xa4c>)
 8005968:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
			t_t2 = t_t1 * t_t1;
 800596c:	ed97 7b24 	vldr	d7, [r7, #144]	@ 0x90
 8005970:	ee27 7b07 	vmul.f64	d7, d7, d7
 8005974:	ed87 7b16 	vstr	d7, [r7, #88]	@ 0x58
			t_t3 = t_t2 * t_t1;
 8005978:	ed97 6b16 	vldr	d6, [r7, #88]	@ 0x58
 800597c:	ed97 7b24 	vldr	d7, [r7, #144]	@ 0x90
 8005980:	ee26 7b07 	vmul.f64	d7, d6, d7
 8005984:	ed87 7b14 	vstr	d7, [r7, #80]	@ 0x50
			t_t4 = t_t3 * t_t1;
 8005988:	ed97 6b14 	vldr	d6, [r7, #80]	@ 0x50
 800598c:	ed97 7b24 	vldr	d7, [r7, #144]	@ 0x90
 8005990:	ee26 7b07 	vmul.f64	d7, d6, d7
 8005994:	ed87 7b12 	vstr	d7, [r7, #72]	@ 0x48
			t_t5 = t_t4 * t_t1;
 8005998:	ed97 6b12 	vldr	d6, [r7, #72]	@ 0x48
 800599c:	ed97 7b24 	vldr	d7, [r7, #144]	@ 0x90
 80059a0:	ee26 7b07 	vmul.f64	d7, d6, d7
 80059a4:	ed87 7b10 	vstr	d7, [r7, #64]	@ 0x40

			posCtrl_LH.ref2 = pvectorObj_LH.b0 + //
 80059a8:	4b41      	ldr	r3, [pc, #260]	@ (8005ab0 <Run_P_Vector_Decoder_LH+0xa50>)
 80059aa:	ed93 6b1c 	vldr	d6, [r3, #112]	@ 0x70
					pvectorObj_LH.b2 * t_t2 + //
 80059ae:	4b40      	ldr	r3, [pc, #256]	@ (8005ab0 <Run_P_Vector_Decoder_LH+0xa50>)
 80059b0:	ed93 5b1e 	vldr	d5, [r3, #120]	@ 0x78
 80059b4:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 80059b8:	ee25 7b07 	vmul.f64	d7, d5, d7
			posCtrl_LH.ref2 = pvectorObj_LH.b0 + //
 80059bc:	ee36 6b07 	vadd.f64	d6, d6, d7
					pvectorObj_LH.b3 * t_t3 + //
 80059c0:	4b3b      	ldr	r3, [pc, #236]	@ (8005ab0 <Run_P_Vector_Decoder_LH+0xa50>)
 80059c2:	ed93 5b20 	vldr	d5, [r3, #128]	@ 0x80
 80059c6:	ed97 7b14 	vldr	d7, [r7, #80]	@ 0x50
 80059ca:	ee25 7b07 	vmul.f64	d7, d5, d7
					pvectorObj_LH.b2 * t_t2 + //
 80059ce:	ee36 6b07 	vadd.f64	d6, d6, d7
					pvectorObj_LH.b4 * t_t4 + //
 80059d2:	4b37      	ldr	r3, [pc, #220]	@ (8005ab0 <Run_P_Vector_Decoder_LH+0xa50>)
 80059d4:	ed93 5b22 	vldr	d5, [r3, #136]	@ 0x88
 80059d8:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 80059dc:	ee25 7b07 	vmul.f64	d7, d5, d7
					pvectorObj_LH.b3 * t_t3 + //
 80059e0:	ee36 6b07 	vadd.f64	d6, d6, d7
					pvectorObj_LH.b5 * t_t5;  //
 80059e4:	4b32      	ldr	r3, [pc, #200]	@ (8005ab0 <Run_P_Vector_Decoder_LH+0xa50>)
 80059e6:	ed93 5b24 	vldr	d5, [r3, #144]	@ 0x90
 80059ea:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 80059ee:	ee25 7b07 	vmul.f64	d7, d5, d7
					pvectorObj_LH.b4 * t_t4 + //
 80059f2:	ee36 7b07 	vadd.f64	d7, d6, d7
 80059f6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
			posCtrl_LH.ref2 = pvectorObj_LH.b0 + //
 80059fa:	4b2e      	ldr	r3, [pc, #184]	@ (8005ab4 <Run_P_Vector_Decoder_LH+0xa54>)
 80059fc:	edc3 7a02 	vstr	s15, [r3, #8]
		}

		pvectorObj_LH.count++;
 8005a00:	4b2b      	ldr	r3, [pc, #172]	@ (8005ab0 <Run_P_Vector_Decoder_LH+0xa50>)
 8005a02:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 8005a06:	3301      	adds	r3, #1
 8005a08:	b29a      	uxth	r2, r3
 8005a0a:	4b29      	ldr	r3, [pc, #164]	@ (8005ab0 <Run_P_Vector_Decoder_LH+0xa50>)
 8005a0c:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0

		if (pvectorObj_LH.count >= pvectorObj_LH.L) {
 8005a10:	4b27      	ldr	r3, [pc, #156]	@ (8005ab0 <Run_P_Vector_Decoder_LH+0xa50>)
 8005a12:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 8005a16:	ee07 3a90 	vmov	s15, r3
 8005a1a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8005a1e:	4b24      	ldr	r3, [pc, #144]	@ (8005ab0 <Run_P_Vector_Decoder_LH+0xa50>)
 8005a20:	ed93 7b30 	vldr	d7, [r3, #192]	@ 0xc0
 8005a24:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005a28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a2c:	db39      	blt.n	8005aa2 <Run_P_Vector_Decoder_LH+0xa42>
			pvectorObj_LH.ON = 0;
 8005a2e:	4b20      	ldr	r3, [pc, #128]	@ (8005ab0 <Run_P_Vector_Decoder_LH+0xa50>)
 8005a30:	2200      	movs	r2, #0
 8005a32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
			pvectorObj_LH.count  = 0;
 8005a36:	4b1e      	ldr	r3, [pc, #120]	@ (8005ab0 <Run_P_Vector_Decoder_LH+0xa50>)
 8005a38:	2200      	movs	r2, #0
 8005a3a:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0

			// FIFO shifting
			for (int i = 0; i < pvectorObj_LH.N; i++) {
 8005a3e:	2300      	movs	r3, #0
 8005a40:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005a44:	e019      	b.n	8005a7a <Run_P_Vector_Decoder_LH+0xa1a>
				memcpy(&pvectorObj_LH.p_buffer[i], &pvectorObj_LH.p_buffer[i+1], sizeof(P_Vector));
 8005a46:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8005a4a:	4613      	mov	r3, r2
 8005a4c:	005b      	lsls	r3, r3, #1
 8005a4e:	4413      	add	r3, r2
 8005a50:	005b      	lsls	r3, r3, #1
 8005a52:	4a17      	ldr	r2, [pc, #92]	@ (8005ab0 <Run_P_Vector_Decoder_LH+0xa50>)
 8005a54:	1898      	adds	r0, r3, r2
 8005a56:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005a5a:	1c5a      	adds	r2, r3, #1
 8005a5c:	4613      	mov	r3, r2
 8005a5e:	005b      	lsls	r3, r3, #1
 8005a60:	4413      	add	r3, r2
 8005a62:	005b      	lsls	r3, r3, #1
 8005a64:	4a12      	ldr	r2, [pc, #72]	@ (8005ab0 <Run_P_Vector_Decoder_LH+0xa50>)
 8005a66:	4413      	add	r3, r2
 8005a68:	2206      	movs	r2, #6
 8005a6a:	4619      	mov	r1, r3
 8005a6c:	f01a f83d 	bl	801faea <memcpy>
			for (int i = 0; i < pvectorObj_LH.N; i++) {
 8005a70:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005a74:	3301      	adds	r3, #1
 8005a76:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005a7a:	4b0d      	ldr	r3, [pc, #52]	@ (8005ab0 <Run_P_Vector_Decoder_LH+0xa50>)
 8005a7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a80:	461a      	mov	r2, r3
 8005a82:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005a86:	4293      	cmp	r3, r2
 8005a88:	dbdd      	blt.n	8005a46 <Run_P_Vector_Decoder_LH+0x9e6>
			}
			pvectorObj_LH.N--;
 8005a8a:	4b09      	ldr	r3, [pc, #36]	@ (8005ab0 <Run_P_Vector_Decoder_LH+0xa50>)
 8005a8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a90:	3b01      	subs	r3, #1
 8005a92:	b2da      	uxtb	r2, r3
 8005a94:	4b06      	ldr	r3, [pc, #24]	@ (8005ab0 <Run_P_Vector_Decoder_LH+0xa50>)
 8005a96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

			// TODO : Send Msg Duration Completed!!
			pvectorObj_LH.durationCompleted = 1;
 8005a9a:	4b05      	ldr	r3, [pc, #20]	@ (8005ab0 <Run_P_Vector_Decoder_LH+0xa50>)
 8005a9c:	2201      	movs	r2, #1
 8005a9e:	f883 20d8 	strb.w	r2, [r3, #216]	@ 0xd8
		}
	}

	return 0;
 8005aa2:	2300      	movs	r3, #0
}
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	37a8      	adds	r7, #168	@ 0xa8
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	bd80      	pop	{r7, pc}
 8005aac:	3ff00000 	.word	0x3ff00000
 8005ab0:	24001620 	.word	0x24001620
 8005ab4:	2400206c 	.word	0x2400206c

08005ab8 <Ext_P_Vector_Decoder_LH>:

static int Ext_P_Vector_Decoder_LH()
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b083      	sub	sp, #12
 8005abc:	af00      	add	r7, sp, #0
	for (int i = 0; i < P_VECTOR_BUFF_SIZE; ++i) {
 8005abe:	2300      	movs	r3, #0
 8005ac0:	607b      	str	r3, [r7, #4]
 8005ac2:	e029      	b.n	8005b18 <Ext_P_Vector_Decoder_LH+0x60>
		pvectorObj_LH.p_buffer[i].yd = 0;
 8005ac4:	4919      	ldr	r1, [pc, #100]	@ (8005b2c <Ext_P_Vector_Decoder_LH+0x74>)
 8005ac6:	687a      	ldr	r2, [r7, #4]
 8005ac8:	4613      	mov	r3, r2
 8005aca:	005b      	lsls	r3, r3, #1
 8005acc:	4413      	add	r3, r2
 8005ace:	005b      	lsls	r3, r3, #1
 8005ad0:	440b      	add	r3, r1
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	801a      	strh	r2, [r3, #0]
		pvectorObj_LH.p_buffer[i].L = 0;
 8005ad6:	4915      	ldr	r1, [pc, #84]	@ (8005b2c <Ext_P_Vector_Decoder_LH+0x74>)
 8005ad8:	687a      	ldr	r2, [r7, #4]
 8005ada:	4613      	mov	r3, r2
 8005adc:	005b      	lsls	r3, r3, #1
 8005ade:	4413      	add	r3, r2
 8005ae0:	005b      	lsls	r3, r3, #1
 8005ae2:	440b      	add	r3, r1
 8005ae4:	3302      	adds	r3, #2
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	801a      	strh	r2, [r3, #0]
		pvectorObj_LH.p_buffer[i].s0 = 0;
 8005aea:	4910      	ldr	r1, [pc, #64]	@ (8005b2c <Ext_P_Vector_Decoder_LH+0x74>)
 8005aec:	687a      	ldr	r2, [r7, #4]
 8005aee:	4613      	mov	r3, r2
 8005af0:	005b      	lsls	r3, r3, #1
 8005af2:	4413      	add	r3, r2
 8005af4:	005b      	lsls	r3, r3, #1
 8005af6:	440b      	add	r3, r1
 8005af8:	3304      	adds	r3, #4
 8005afa:	2200      	movs	r2, #0
 8005afc:	701a      	strb	r2, [r3, #0]
		pvectorObj_LH.p_buffer[i].sd = 0;
 8005afe:	490b      	ldr	r1, [pc, #44]	@ (8005b2c <Ext_P_Vector_Decoder_LH+0x74>)
 8005b00:	687a      	ldr	r2, [r7, #4]
 8005b02:	4613      	mov	r3, r2
 8005b04:	005b      	lsls	r3, r3, #1
 8005b06:	4413      	add	r3, r2
 8005b08:	005b      	lsls	r3, r3, #1
 8005b0a:	440b      	add	r3, r1
 8005b0c:	3305      	adds	r3, #5
 8005b0e:	2200      	movs	r2, #0
 8005b10:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < P_VECTOR_BUFF_SIZE; ++i) {
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	3301      	adds	r3, #1
 8005b16:	607b      	str	r3, [r7, #4]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2b09      	cmp	r3, #9
 8005b1c:	ddd2      	ble.n	8005ac4 <Ext_P_Vector_Decoder_LH+0xc>
	}

	return 0;
 8005b1e:	2300      	movs	r3, #0
}
 8005b20:	4618      	mov	r0, r3
 8005b22:	370c      	adds	r7, #12
 8005b24:	46bd      	mov	sp, r7
 8005b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2a:	4770      	bx	lr
 8005b2c:	24001620 	.word	0x24001620

08005b30 <Set_F_Vector_ModeIDX_RH>:


/******************** F Vector Setting ********************/
/*----------------------------------------------------- F Vector Setting -----------------------------------------------------*/
static void Set_F_Vector_ModeIDX_RH(DOP_SDOArgs_t* req, DOP_SDOArgs_t* res)
{
 8005b30:	b490      	push	{r4, r7}
 8005b32:	b084      	sub	sp, #16
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
 8005b38:	6039      	str	r1, [r7, #0]
	for (int8_t t_idx = 0; t_idx < F_VECTOR_BUFF_SIZE; t_idx++) {
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	73fb      	strb	r3, [r7, #15]
 8005b3e:	e029      	b.n	8005b94 <Set_F_Vector_ModeIDX_RH+0x64>
		if (MotionMap_File.MS[MotionMap_File.MM_idx].MD[RH_MOTOR].f_vector_decoder.f_buffer[t_idx].is_full == 0) {
 8005b40:	4b58      	ldr	r3, [pc, #352]	@ (8005ca4 <Set_F_Vector_ModeIDX_RH+0x174>)
 8005b42:	781b      	ldrb	r3, [r3, #0]
 8005b44:	4618      	mov	r0, r3
 8005b46:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8005b4a:	4956      	ldr	r1, [pc, #344]	@ (8005ca4 <Set_F_Vector_ModeIDX_RH+0x174>)
 8005b4c:	4613      	mov	r3, r2
 8005b4e:	005b      	lsls	r3, r3, #1
 8005b50:	4413      	add	r3, r2
 8005b52:	011b      	lsls	r3, r3, #4
 8005b54:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 8005b58:	fb00 f202 	mul.w	r2, r0, r2
 8005b5c:	4413      	add	r3, r2
 8005b5e:	440b      	add	r3, r1
 8005b60:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8005b64:	781b      	ldrb	r3, [r3, #0]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d10e      	bne.n	8005b88 <Set_F_Vector_ModeIDX_RH+0x58>
			MotionMap_File.MS[MotionMap_File.MM_idx].MD[RH_MOTOR].f_vector_decoder.temp_idx = t_idx;
 8005b6a:	4b4e      	ldr	r3, [pc, #312]	@ (8005ca4 <Set_F_Vector_ModeIDX_RH+0x174>)
 8005b6c:	781b      	ldrb	r3, [r3, #0]
 8005b6e:	4618      	mov	r0, r3
 8005b70:	7bf9      	ldrb	r1, [r7, #15]
 8005b72:	4a4c      	ldr	r2, [pc, #304]	@ (8005ca4 <Set_F_Vector_ModeIDX_RH+0x174>)
 8005b74:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 8005b78:	fb00 f303 	mul.w	r3, r0, r3
 8005b7c:	4413      	add	r3, r2
 8005b7e:	f503 63a9 	add.w	r3, r3, #1352	@ 0x548
 8005b82:	460a      	mov	r2, r1
 8005b84:	701a      	strb	r2, [r3, #0]
			break;
 8005b86:	e009      	b.n	8005b9c <Set_F_Vector_ModeIDX_RH+0x6c>
	for (int8_t t_idx = 0; t_idx < F_VECTOR_BUFF_SIZE; t_idx++) {
 8005b88:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005b8c:	b2db      	uxtb	r3, r3
 8005b8e:	3301      	adds	r3, #1
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	73fb      	strb	r3, [r7, #15]
 8005b94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005b98:	2b09      	cmp	r3, #9
 8005b9a:	ddd1      	ble.n	8005b40 <Set_F_Vector_ModeIDX_RH+0x10>
		}
	}

	memcpy(&MotionMap_File.MS[MotionMap_File.MM_idx].MD[RH_MOTOR].f_vector_decoder.f_buffer[MotionMap_File.MS[MotionMap_File.MM_idx].MD[RH_MOTOR].f_vector_decoder.temp_idx].mode_idx, req->data, 1);
 8005b9c:	4b41      	ldr	r3, [pc, #260]	@ (8005ca4 <Set_F_Vector_ModeIDX_RH+0x174>)
 8005b9e:	781b      	ldrb	r3, [r3, #0]
 8005ba0:	4619      	mov	r1, r3
 8005ba2:	4b40      	ldr	r3, [pc, #256]	@ (8005ca4 <Set_F_Vector_ModeIDX_RH+0x174>)
 8005ba4:	781b      	ldrb	r3, [r3, #0]
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	4a3e      	ldr	r2, [pc, #248]	@ (8005ca4 <Set_F_Vector_ModeIDX_RH+0x174>)
 8005baa:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 8005bae:	fb00 f303 	mul.w	r3, r0, r3
 8005bb2:	4413      	add	r3, r2
 8005bb4:	f503 63a9 	add.w	r3, r3, #1352	@ 0x548
 8005bb8:	781b      	ldrb	r3, [r3, #0]
 8005bba:	461a      	mov	r2, r3
 8005bbc:	4613      	mov	r3, r2
 8005bbe:	005b      	lsls	r3, r3, #1
 8005bc0:	4413      	add	r3, r2
 8005bc2:	011b      	lsls	r3, r3, #4
 8005bc4:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 8005bc8:	fb01 f202 	mul.w	r2, r1, r2
 8005bcc:	4413      	add	r3, r2
 8005bce:	33e8      	adds	r3, #232	@ 0xe8
 8005bd0:	4a34      	ldr	r2, [pc, #208]	@ (8005ca4 <Set_F_Vector_ModeIDX_RH+0x174>)
 8005bd2:	4413      	add	r3, r2
 8005bd4:	687a      	ldr	r2, [r7, #4]
 8005bd6:	6812      	ldr	r2, [r2, #0]
 8005bd8:	7812      	ldrb	r2, [r2, #0]
 8005bda:	701a      	strb	r2, [r3, #0]

	float t_tp = MotionMap_File.MS[MotionMap_File.MM_idx].MD[RH_MOTOR].f_vector_decoder.mode_param[MotionMap_File.MS[MotionMap_File.MM_idx].MD[RH_MOTOR].f_vector_decoder.f_buffer[MotionMap_File.MS[MotionMap_File.MM_idx].MD[RH_MOTOR].f_vector_decoder.temp_idx].mode_idx].tp;
 8005bdc:	4b31      	ldr	r3, [pc, #196]	@ (8005ca4 <Set_F_Vector_ModeIDX_RH+0x174>)
 8005bde:	781b      	ldrb	r3, [r3, #0]
 8005be0:	4618      	mov	r0, r3
 8005be2:	4b30      	ldr	r3, [pc, #192]	@ (8005ca4 <Set_F_Vector_ModeIDX_RH+0x174>)
 8005be4:	781b      	ldrb	r3, [r3, #0]
 8005be6:	461c      	mov	r4, r3
 8005be8:	4b2e      	ldr	r3, [pc, #184]	@ (8005ca4 <Set_F_Vector_ModeIDX_RH+0x174>)
 8005bea:	781b      	ldrb	r3, [r3, #0]
 8005bec:	4619      	mov	r1, r3
 8005bee:	4a2d      	ldr	r2, [pc, #180]	@ (8005ca4 <Set_F_Vector_ModeIDX_RH+0x174>)
 8005bf0:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 8005bf4:	fb01 f303 	mul.w	r3, r1, r3
 8005bf8:	4413      	add	r3, r2
 8005bfa:	f503 63a9 	add.w	r3, r3, #1352	@ 0x548
 8005bfe:	781b      	ldrb	r3, [r3, #0]
 8005c00:	461a      	mov	r2, r3
 8005c02:	4928      	ldr	r1, [pc, #160]	@ (8005ca4 <Set_F_Vector_ModeIDX_RH+0x174>)
 8005c04:	4613      	mov	r3, r2
 8005c06:	005b      	lsls	r3, r3, #1
 8005c08:	4413      	add	r3, r2
 8005c0a:	011b      	lsls	r3, r3, #4
 8005c0c:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 8005c10:	fb04 f202 	mul.w	r2, r4, r2
 8005c14:	4413      	add	r3, r2
 8005c16:	440b      	add	r3, r1
 8005c18:	33e8      	adds	r3, #232	@ 0xe8
 8005c1a:	781b      	ldrb	r3, [r3, #0]
 8005c1c:	4921      	ldr	r1, [pc, #132]	@ (8005ca4 <Set_F_Vector_ModeIDX_RH+0x174>)
 8005c1e:	019a      	lsls	r2, r3, #6
 8005c20:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 8005c24:	fb00 f303 	mul.w	r3, r0, r3
 8005c28:	4413      	add	r3, r2
 8005c2a:	440b      	add	r3, r1
 8005c2c:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	60bb      	str	r3, [r7, #8]
	MotionMap_File.MS[MotionMap_File.MM_idx].MD[RH_MOTOR].f_vector_decoder.f_buffer[MotionMap_File.MS[MotionMap_File.MM_idx].MD[RH_MOTOR].f_vector_decoder.temp_idx].t_end = (uint32_t)(15 * t_tp * EXTPACK_CONTROL_FREQUENCY);
 8005c34:	edd7 7a02 	vldr	s15, [r7, #8]
 8005c38:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8005c3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005c40:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8005ca8 <Set_F_Vector_ModeIDX_RH+0x178>
 8005c44:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005c48:	4b16      	ldr	r3, [pc, #88]	@ (8005ca4 <Set_F_Vector_ModeIDX_RH+0x174>)
 8005c4a:	781b      	ldrb	r3, [r3, #0]
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	4b15      	ldr	r3, [pc, #84]	@ (8005ca4 <Set_F_Vector_ModeIDX_RH+0x174>)
 8005c50:	781b      	ldrb	r3, [r3, #0]
 8005c52:	4619      	mov	r1, r3
 8005c54:	4a13      	ldr	r2, [pc, #76]	@ (8005ca4 <Set_F_Vector_ModeIDX_RH+0x174>)
 8005c56:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 8005c5a:	fb01 f303 	mul.w	r3, r1, r3
 8005c5e:	4413      	add	r3, r2
 8005c60:	f503 63a9 	add.w	r3, r3, #1352	@ 0x548
 8005c64:	781b      	ldrb	r3, [r3, #0]
 8005c66:	461a      	mov	r2, r3
 8005c68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005c6c:	ee17 4a90 	vmov	r4, s15
 8005c70:	490c      	ldr	r1, [pc, #48]	@ (8005ca4 <Set_F_Vector_ModeIDX_RH+0x174>)
 8005c72:	4613      	mov	r3, r2
 8005c74:	005b      	lsls	r3, r3, #1
 8005c76:	4413      	add	r3, r2
 8005c78:	011b      	lsls	r3, r3, #4
 8005c7a:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 8005c7e:	fb00 f202 	mul.w	r2, r0, r2
 8005c82:	4413      	add	r3, r2
 8005c84:	440b      	add	r3, r1
 8005c86:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8005c8a:	601c      	str	r4, [r3, #0]

	res->dataSize = 0;
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	711a      	strb	r2, [r3, #4]
	res->status = DOP_SDO_SUCC;
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	2200      	movs	r2, #0
 8005c96:	721a      	strb	r2, [r3, #8]
}
 8005c98:	bf00      	nop
 8005c9a:	3710      	adds	r7, #16
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	bc90      	pop	{r4, r7}
 8005ca0:	4770      	bx	lr
 8005ca2:	bf00      	nop
 8005ca4:	240020b8 	.word	0x240020b8
 8005ca8:	447a0000 	.word	0x447a0000

08005cac <Set_F_Vector_Coeff_RH>:

static void Set_F_Vector_Coeff_RH(DOP_SDOArgs_t* req, DOP_SDOArgs_t* res)
{
 8005cac:	b480      	push	{r7}
 8005cae:	b083      	sub	sp, #12
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
 8005cb4:	6039      	str	r1, [r7, #0]
	memcpy(&MotionMap_File.MS[MotionMap_File.MM_idx].MD[RH_MOTOR].f_vector_decoder.f_buffer[MotionMap_File.MS[MotionMap_File.MM_idx].MD[RH_MOTOR].f_vector_decoder.temp_idx].coefficient, req->data, 2);
 8005cb6:	4b17      	ldr	r3, [pc, #92]	@ (8005d14 <Set_F_Vector_Coeff_RH+0x68>)
 8005cb8:	781b      	ldrb	r3, [r3, #0]
 8005cba:	4619      	mov	r1, r3
 8005cbc:	4b15      	ldr	r3, [pc, #84]	@ (8005d14 <Set_F_Vector_Coeff_RH+0x68>)
 8005cbe:	781b      	ldrb	r3, [r3, #0]
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	4a14      	ldr	r2, [pc, #80]	@ (8005d14 <Set_F_Vector_Coeff_RH+0x68>)
 8005cc4:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 8005cc8:	fb00 f303 	mul.w	r3, r0, r3
 8005ccc:	4413      	add	r3, r2
 8005cce:	f503 63a9 	add.w	r3, r3, #1352	@ 0x548
 8005cd2:	781b      	ldrb	r3, [r3, #0]
 8005cd4:	461a      	mov	r2, r3
 8005cd6:	4613      	mov	r3, r2
 8005cd8:	005b      	lsls	r3, r3, #1
 8005cda:	4413      	add	r3, r2
 8005cdc:	011b      	lsls	r3, r3, #4
 8005cde:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 8005ce2:	fb01 f202 	mul.w	r2, r1, r2
 8005ce6:	4413      	add	r3, r2
 8005ce8:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8005cec:	4a09      	ldr	r2, [pc, #36]	@ (8005d14 <Set_F_Vector_Coeff_RH+0x68>)
 8005cee:	4413      	add	r3, r2
 8005cf0:	3302      	adds	r3, #2
 8005cf2:	687a      	ldr	r2, [r7, #4]
 8005cf4:	6812      	ldr	r2, [r2, #0]
 8005cf6:	8812      	ldrh	r2, [r2, #0]
 8005cf8:	b292      	uxth	r2, r2
 8005cfa:	801a      	strh	r2, [r3, #0]

	res->dataSize = 0;
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	711a      	strb	r2, [r3, #4]
	res->status = DOP_SDO_SUCC;
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	2200      	movs	r2, #0
 8005d06:	721a      	strb	r2, [r3, #8]
}
 8005d08:	bf00      	nop
 8005d0a:	370c      	adds	r7, #12
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d12:	4770      	bx	lr
 8005d14:	240020b8 	.word	0x240020b8

08005d18 <Set_F_Vector_GlobalID_RH>:

static void Set_F_Vector_GlobalID_RH(DOP_SDOArgs_t* req, DOP_SDOArgs_t* res)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b083      	sub	sp, #12
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
 8005d20:	6039      	str	r1, [r7, #0]
	memcpy(&MotionMap_File.MS[MotionMap_File.MM_idx].MD[RH_MOTOR].f_vector_decoder.f_buffer[MotionMap_File.MS[MotionMap_File.MM_idx].MD[RH_MOTOR].f_vector_decoder.temp_idx].globalVariableID, req->data, 2);
 8005d22:	4b17      	ldr	r3, [pc, #92]	@ (8005d80 <Set_F_Vector_GlobalID_RH+0x68>)
 8005d24:	781b      	ldrb	r3, [r3, #0]
 8005d26:	4619      	mov	r1, r3
 8005d28:	4b15      	ldr	r3, [pc, #84]	@ (8005d80 <Set_F_Vector_GlobalID_RH+0x68>)
 8005d2a:	781b      	ldrb	r3, [r3, #0]
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	4a14      	ldr	r2, [pc, #80]	@ (8005d80 <Set_F_Vector_GlobalID_RH+0x68>)
 8005d30:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 8005d34:	fb00 f303 	mul.w	r3, r0, r3
 8005d38:	4413      	add	r3, r2
 8005d3a:	f503 63a9 	add.w	r3, r3, #1352	@ 0x548
 8005d3e:	781b      	ldrb	r3, [r3, #0]
 8005d40:	461a      	mov	r2, r3
 8005d42:	4613      	mov	r3, r2
 8005d44:	005b      	lsls	r3, r3, #1
 8005d46:	4413      	add	r3, r2
 8005d48:	011b      	lsls	r3, r3, #4
 8005d4a:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 8005d4e:	fb01 f202 	mul.w	r2, r1, r2
 8005d52:	4413      	add	r3, r2
 8005d54:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8005d58:	4a09      	ldr	r2, [pc, #36]	@ (8005d80 <Set_F_Vector_GlobalID_RH+0x68>)
 8005d5a:	4413      	add	r3, r2
 8005d5c:	3304      	adds	r3, #4
 8005d5e:	687a      	ldr	r2, [r7, #4]
 8005d60:	6812      	ldr	r2, [r2, #0]
 8005d62:	8812      	ldrh	r2, [r2, #0]
 8005d64:	b292      	uxth	r2, r2
 8005d66:	801a      	strh	r2, [r3, #0]

	res->dataSize = 0;
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	711a      	strb	r2, [r3, #4]
	res->status = DOP_SDO_SUCC;
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	2200      	movs	r2, #0
 8005d72:	721a      	strb	r2, [r3, #8]
}
 8005d74:	bf00      	nop
 8005d76:	370c      	adds	r7, #12
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7e:	4770      	bx	lr
 8005d80:	240020b8 	.word	0x240020b8

08005d84 <Set_F_Vector_Delay_RH>:

static void Set_F_Vector_Delay_RH(DOP_SDOArgs_t* req, DOP_SDOArgs_t* res)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b083      	sub	sp, #12
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
 8005d8c:	6039      	str	r1, [r7, #0]
	memcpy(&MotionMap_File.MS[MotionMap_File.MM_idx].MD[RH_MOTOR].f_vector_decoder.f_buffer[MotionMap_File.MS[MotionMap_File.MM_idx].MD[RH_MOTOR].f_vector_decoder.temp_idx].delay, req->data, 2);
 8005d8e:	4b36      	ldr	r3, [pc, #216]	@ (8005e68 <Set_F_Vector_Delay_RH+0xe4>)
 8005d90:	781b      	ldrb	r3, [r3, #0]
 8005d92:	4619      	mov	r1, r3
 8005d94:	4b34      	ldr	r3, [pc, #208]	@ (8005e68 <Set_F_Vector_Delay_RH+0xe4>)
 8005d96:	781b      	ldrb	r3, [r3, #0]
 8005d98:	4618      	mov	r0, r3
 8005d9a:	4a33      	ldr	r2, [pc, #204]	@ (8005e68 <Set_F_Vector_Delay_RH+0xe4>)
 8005d9c:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 8005da0:	fb00 f303 	mul.w	r3, r0, r3
 8005da4:	4413      	add	r3, r2
 8005da6:	f503 63a9 	add.w	r3, r3, #1352	@ 0x548
 8005daa:	781b      	ldrb	r3, [r3, #0]
 8005dac:	461a      	mov	r2, r3
 8005dae:	4613      	mov	r3, r2
 8005db0:	005b      	lsls	r3, r3, #1
 8005db2:	4413      	add	r3, r2
 8005db4:	011b      	lsls	r3, r3, #4
 8005db6:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 8005dba:	fb01 f202 	mul.w	r2, r1, r2
 8005dbe:	4413      	add	r3, r2
 8005dc0:	33e8      	adds	r3, #232	@ 0xe8
 8005dc2:	4a29      	ldr	r2, [pc, #164]	@ (8005e68 <Set_F_Vector_Delay_RH+0xe4>)
 8005dc4:	4413      	add	r3, r2
 8005dc6:	3304      	adds	r3, #4
 8005dc8:	687a      	ldr	r2, [r7, #4]
 8005dca:	6812      	ldr	r2, [r2, #0]
 8005dcc:	8812      	ldrh	r2, [r2, #0]
 8005dce:	b292      	uxth	r2, r2
 8005dd0:	801a      	strh	r2, [r3, #0]
	MotionMap_File.MS[MotionMap_File.MM_idx].MD[RH_MOTOR].f_vector_decoder.f_buffer[MotionMap_File.MS[MotionMap_File.MM_idx].MD[RH_MOTOR].f_vector_decoder.temp_idx].time_stamp = 0;
 8005dd2:	4b25      	ldr	r3, [pc, #148]	@ (8005e68 <Set_F_Vector_Delay_RH+0xe4>)
 8005dd4:	781b      	ldrb	r3, [r3, #0]
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	4b23      	ldr	r3, [pc, #140]	@ (8005e68 <Set_F_Vector_Delay_RH+0xe4>)
 8005dda:	781b      	ldrb	r3, [r3, #0]
 8005ddc:	4619      	mov	r1, r3
 8005dde:	4a22      	ldr	r2, [pc, #136]	@ (8005e68 <Set_F_Vector_Delay_RH+0xe4>)
 8005de0:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 8005de4:	fb01 f303 	mul.w	r3, r1, r3
 8005de8:	4413      	add	r3, r2
 8005dea:	f503 63a9 	add.w	r3, r3, #1352	@ 0x548
 8005dee:	781b      	ldrb	r3, [r3, #0]
 8005df0:	461a      	mov	r2, r3
 8005df2:	491d      	ldr	r1, [pc, #116]	@ (8005e68 <Set_F_Vector_Delay_RH+0xe4>)
 8005df4:	4613      	mov	r3, r2
 8005df6:	005b      	lsls	r3, r3, #1
 8005df8:	4413      	add	r3, r2
 8005dfa:	011b      	lsls	r3, r3, #4
 8005dfc:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 8005e00:	fb00 f202 	mul.w	r2, r0, r2
 8005e04:	4413      	add	r3, r2
 8005e06:	440b      	add	r3, r1
 8005e08:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	601a      	str	r2, [r3, #0]
	MotionMap_File.MS[MotionMap_File.MM_idx].MD[RH_MOTOR].f_vector_decoder.f_buffer[MotionMap_File.MS[MotionMap_File.MM_idx].MD[RH_MOTOR].f_vector_decoder.temp_idx].is_full = 1;
 8005e10:	4b15      	ldr	r3, [pc, #84]	@ (8005e68 <Set_F_Vector_Delay_RH+0xe4>)
 8005e12:	781b      	ldrb	r3, [r3, #0]
 8005e14:	4618      	mov	r0, r3
 8005e16:	4b14      	ldr	r3, [pc, #80]	@ (8005e68 <Set_F_Vector_Delay_RH+0xe4>)
 8005e18:	781b      	ldrb	r3, [r3, #0]
 8005e1a:	4619      	mov	r1, r3
 8005e1c:	4a12      	ldr	r2, [pc, #72]	@ (8005e68 <Set_F_Vector_Delay_RH+0xe4>)
 8005e1e:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 8005e22:	fb01 f303 	mul.w	r3, r1, r3
 8005e26:	4413      	add	r3, r2
 8005e28:	f503 63a9 	add.w	r3, r3, #1352	@ 0x548
 8005e2c:	781b      	ldrb	r3, [r3, #0]
 8005e2e:	461a      	mov	r2, r3
 8005e30:	490d      	ldr	r1, [pc, #52]	@ (8005e68 <Set_F_Vector_Delay_RH+0xe4>)
 8005e32:	4613      	mov	r3, r2
 8005e34:	005b      	lsls	r3, r3, #1
 8005e36:	4413      	add	r3, r2
 8005e38:	011b      	lsls	r3, r3, #4
 8005e3a:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 8005e3e:	fb00 f202 	mul.w	r2, r0, r2
 8005e42:	4413      	add	r3, r2
 8005e44:	440b      	add	r3, r1
 8005e46:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8005e4a:	2201      	movs	r2, #1
 8005e4c:	701a      	strb	r2, [r3, #0]

	res->dataSize = 0;
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	2200      	movs	r2, #0
 8005e52:	711a      	strb	r2, [r3, #4]
	res->status = DOP_SDO_SUCC;
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	2200      	movs	r2, #0
 8005e58:	721a      	strb	r2, [r3, #8]
}
 8005e5a:	bf00      	nop
 8005e5c:	370c      	adds	r7, #12
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e64:	4770      	bx	lr
 8005e66:	bf00      	nop
 8005e68:	240020b8 	.word	0x240020b8

08005e6c <Set_F_Vector_ModeIDX_LH>:

static void Set_F_Vector_ModeIDX_LH(DOP_SDOArgs_t* req, DOP_SDOArgs_t* res)
{
 8005e6c:	b490      	push	{r4, r7}
 8005e6e:	b084      	sub	sp, #16
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
 8005e74:	6039      	str	r1, [r7, #0]
	for (int8_t t_idx = 0; t_idx < F_VECTOR_BUFF_SIZE; t_idx++) {
 8005e76:	2300      	movs	r3, #0
 8005e78:	73fb      	strb	r3, [r7, #15]
 8005e7a:	e029      	b.n	8005ed0 <Set_F_Vector_ModeIDX_LH+0x64>
		if (MotionMap_File.MS[MotionMap_File.MM_idx].MD[LH_MOTOR].f_vector_decoder.f_buffer[t_idx].is_full == 0) {
 8005e7c:	4b59      	ldr	r3, [pc, #356]	@ (8005fe4 <Set_F_Vector_ModeIDX_LH+0x178>)
 8005e7e:	781b      	ldrb	r3, [r3, #0]
 8005e80:	4618      	mov	r0, r3
 8005e82:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8005e86:	4957      	ldr	r1, [pc, #348]	@ (8005fe4 <Set_F_Vector_ModeIDX_LH+0x178>)
 8005e88:	4613      	mov	r3, r2
 8005e8a:	005b      	lsls	r3, r3, #1
 8005e8c:	4413      	add	r3, r2
 8005e8e:	011b      	lsls	r3, r3, #4
 8005e90:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 8005e94:	fb00 f202 	mul.w	r2, r0, r2
 8005e98:	4413      	add	r3, r2
 8005e9a:	440b      	add	r3, r1
 8005e9c:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
 8005ea0:	781b      	ldrb	r3, [r3, #0]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d10e      	bne.n	8005ec4 <Set_F_Vector_ModeIDX_LH+0x58>
			MotionMap_File.MS[MotionMap_File.MM_idx].MD[LH_MOTOR].f_vector_decoder.temp_idx = t_idx;
 8005ea6:	4b4f      	ldr	r3, [pc, #316]	@ (8005fe4 <Set_F_Vector_ModeIDX_LH+0x178>)
 8005ea8:	781b      	ldrb	r3, [r3, #0]
 8005eaa:	4618      	mov	r0, r3
 8005eac:	7bf9      	ldrb	r1, [r7, #15]
 8005eae:	4a4d      	ldr	r2, [pc, #308]	@ (8005fe4 <Set_F_Vector_ModeIDX_LH+0x178>)
 8005eb0:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 8005eb4:	fb00 f303 	mul.w	r3, r0, r3
 8005eb8:	4413      	add	r3, r2
 8005eba:	f603 23b8 	addw	r3, r3, #2744	@ 0xab8
 8005ebe:	460a      	mov	r2, r1
 8005ec0:	701a      	strb	r2, [r3, #0]
			break;
 8005ec2:	e009      	b.n	8005ed8 <Set_F_Vector_ModeIDX_LH+0x6c>
	for (int8_t t_idx = 0; t_idx < F_VECTOR_BUFF_SIZE; t_idx++) {
 8005ec4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005ec8:	b2db      	uxtb	r3, r3
 8005eca:	3301      	adds	r3, #1
 8005ecc:	b2db      	uxtb	r3, r3
 8005ece:	73fb      	strb	r3, [r7, #15]
 8005ed0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005ed4:	2b09      	cmp	r3, #9
 8005ed6:	ddd1      	ble.n	8005e7c <Set_F_Vector_ModeIDX_LH+0x10>
		}
	}

	memcpy(&MotionMap_File.MS[MotionMap_File.MM_idx].MD[LH_MOTOR].f_vector_decoder.f_buffer[MotionMap_File.MS[MotionMap_File.MM_idx].MD[LH_MOTOR].f_vector_decoder.temp_idx].mode_idx, req->data, 1);
 8005ed8:	4b42      	ldr	r3, [pc, #264]	@ (8005fe4 <Set_F_Vector_ModeIDX_LH+0x178>)
 8005eda:	781b      	ldrb	r3, [r3, #0]
 8005edc:	4619      	mov	r1, r3
 8005ede:	4b41      	ldr	r3, [pc, #260]	@ (8005fe4 <Set_F_Vector_ModeIDX_LH+0x178>)
 8005ee0:	781b      	ldrb	r3, [r3, #0]
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	4a3f      	ldr	r2, [pc, #252]	@ (8005fe4 <Set_F_Vector_ModeIDX_LH+0x178>)
 8005ee6:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 8005eea:	fb00 f303 	mul.w	r3, r0, r3
 8005eee:	4413      	add	r3, r2
 8005ef0:	f603 23b8 	addw	r3, r3, #2744	@ 0xab8
 8005ef4:	781b      	ldrb	r3, [r3, #0]
 8005ef6:	461a      	mov	r2, r3
 8005ef8:	4613      	mov	r3, r2
 8005efa:	005b      	lsls	r3, r3, #1
 8005efc:	4413      	add	r3, r2
 8005efe:	011b      	lsls	r3, r3, #4
 8005f00:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 8005f04:	fb01 f202 	mul.w	r2, r1, r2
 8005f08:	4413      	add	r3, r2
 8005f0a:	f503 63cb 	add.w	r3, r3, #1624	@ 0x658
 8005f0e:	4a35      	ldr	r2, [pc, #212]	@ (8005fe4 <Set_F_Vector_ModeIDX_LH+0x178>)
 8005f10:	4413      	add	r3, r2
 8005f12:	687a      	ldr	r2, [r7, #4]
 8005f14:	6812      	ldr	r2, [r2, #0]
 8005f16:	7812      	ldrb	r2, [r2, #0]
 8005f18:	701a      	strb	r2, [r3, #0]

	float t_tp = MotionMap_File.MS[MotionMap_File.MM_idx].MD[LH_MOTOR].f_vector_decoder.mode_param[MotionMap_File.MS[MotionMap_File.MM_idx].MD[LH_MOTOR].f_vector_decoder.f_buffer[MotionMap_File.MS[MotionMap_File.MM_idx].MD[LH_MOTOR].f_vector_decoder.temp_idx].mode_idx].tp;
 8005f1a:	4b32      	ldr	r3, [pc, #200]	@ (8005fe4 <Set_F_Vector_ModeIDX_LH+0x178>)
 8005f1c:	781b      	ldrb	r3, [r3, #0]
 8005f1e:	4618      	mov	r0, r3
 8005f20:	4b30      	ldr	r3, [pc, #192]	@ (8005fe4 <Set_F_Vector_ModeIDX_LH+0x178>)
 8005f22:	781b      	ldrb	r3, [r3, #0]
 8005f24:	461c      	mov	r4, r3
 8005f26:	4b2f      	ldr	r3, [pc, #188]	@ (8005fe4 <Set_F_Vector_ModeIDX_LH+0x178>)
 8005f28:	781b      	ldrb	r3, [r3, #0]
 8005f2a:	4619      	mov	r1, r3
 8005f2c:	4a2d      	ldr	r2, [pc, #180]	@ (8005fe4 <Set_F_Vector_ModeIDX_LH+0x178>)
 8005f2e:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 8005f32:	fb01 f303 	mul.w	r3, r1, r3
 8005f36:	4413      	add	r3, r2
 8005f38:	f603 23b8 	addw	r3, r3, #2744	@ 0xab8
 8005f3c:	781b      	ldrb	r3, [r3, #0]
 8005f3e:	461a      	mov	r2, r3
 8005f40:	4928      	ldr	r1, [pc, #160]	@ (8005fe4 <Set_F_Vector_ModeIDX_LH+0x178>)
 8005f42:	4613      	mov	r3, r2
 8005f44:	005b      	lsls	r3, r3, #1
 8005f46:	4413      	add	r3, r2
 8005f48:	011b      	lsls	r3, r3, #4
 8005f4a:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 8005f4e:	fb04 f202 	mul.w	r2, r4, r2
 8005f52:	4413      	add	r3, r2
 8005f54:	440b      	add	r3, r1
 8005f56:	f503 63cb 	add.w	r3, r3, #1624	@ 0x658
 8005f5a:	781b      	ldrb	r3, [r3, #0]
 8005f5c:	4921      	ldr	r1, [pc, #132]	@ (8005fe4 <Set_F_Vector_ModeIDX_LH+0x178>)
 8005f5e:	019a      	lsls	r2, r3, #6
 8005f60:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 8005f64:	fb00 f303 	mul.w	r3, r0, r3
 8005f68:	4413      	add	r3, r2
 8005f6a:	440b      	add	r3, r1
 8005f6c:	f503 6307 	add.w	r3, r3, #2160	@ 0x870
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	60bb      	str	r3, [r7, #8]
	MotionMap_File.MS[MotionMap_File.MM_idx].MD[LH_MOTOR].f_vector_decoder.f_buffer[MotionMap_File.MS[MotionMap_File.MM_idx].MD[LH_MOTOR].f_vector_decoder.temp_idx].t_end = (uint32_t)(15 * t_tp * EXTPACK_CONTROL_FREQUENCY);
 8005f74:	edd7 7a02 	vldr	s15, [r7, #8]
 8005f78:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8005f7c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005f80:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8005fe8 <Set_F_Vector_ModeIDX_LH+0x17c>
 8005f84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005f88:	4b16      	ldr	r3, [pc, #88]	@ (8005fe4 <Set_F_Vector_ModeIDX_LH+0x178>)
 8005f8a:	781b      	ldrb	r3, [r3, #0]
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	4b15      	ldr	r3, [pc, #84]	@ (8005fe4 <Set_F_Vector_ModeIDX_LH+0x178>)
 8005f90:	781b      	ldrb	r3, [r3, #0]
 8005f92:	4619      	mov	r1, r3
 8005f94:	4a13      	ldr	r2, [pc, #76]	@ (8005fe4 <Set_F_Vector_ModeIDX_LH+0x178>)
 8005f96:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 8005f9a:	fb01 f303 	mul.w	r3, r1, r3
 8005f9e:	4413      	add	r3, r2
 8005fa0:	f603 23b8 	addw	r3, r3, #2744	@ 0xab8
 8005fa4:	781b      	ldrb	r3, [r3, #0]
 8005fa6:	461a      	mov	r2, r3
 8005fa8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005fac:	ee17 4a90 	vmov	r4, s15
 8005fb0:	490c      	ldr	r1, [pc, #48]	@ (8005fe4 <Set_F_Vector_ModeIDX_LH+0x178>)
 8005fb2:	4613      	mov	r3, r2
 8005fb4:	005b      	lsls	r3, r3, #1
 8005fb6:	4413      	add	r3, r2
 8005fb8:	011b      	lsls	r3, r3, #4
 8005fba:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 8005fbe:	fb00 f202 	mul.w	r2, r0, r2
 8005fc2:	4413      	add	r3, r2
 8005fc4:	440b      	add	r3, r1
 8005fc6:	f503 63cf 	add.w	r3, r3, #1656	@ 0x678
 8005fca:	601c      	str	r4, [r3, #0]

	res->dataSize = 0;
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	711a      	strb	r2, [r3, #4]
	res->status = DOP_SDO_SUCC;
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	721a      	strb	r2, [r3, #8]
}
 8005fd8:	bf00      	nop
 8005fda:	3710      	adds	r7, #16
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	bc90      	pop	{r4, r7}
 8005fe0:	4770      	bx	lr
 8005fe2:	bf00      	nop
 8005fe4:	240020b8 	.word	0x240020b8
 8005fe8:	447a0000 	.word	0x447a0000

08005fec <Set_F_Vector_Coeff_LH>:

static void Set_F_Vector_Coeff_LH(DOP_SDOArgs_t* req, DOP_SDOArgs_t* res)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b083      	sub	sp, #12
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
 8005ff4:	6039      	str	r1, [r7, #0]
	memcpy(&MotionMap_File.MS[MotionMap_File.MM_idx].MD[LH_MOTOR].f_vector_decoder.f_buffer[MotionMap_File.MS[MotionMap_File.MM_idx].MD[LH_MOTOR].f_vector_decoder.temp_idx].coefficient, req->data, 2);
 8005ff6:	4b17      	ldr	r3, [pc, #92]	@ (8006054 <Set_F_Vector_Coeff_LH+0x68>)
 8005ff8:	781b      	ldrb	r3, [r3, #0]
 8005ffa:	4619      	mov	r1, r3
 8005ffc:	4b15      	ldr	r3, [pc, #84]	@ (8006054 <Set_F_Vector_Coeff_LH+0x68>)
 8005ffe:	781b      	ldrb	r3, [r3, #0]
 8006000:	4618      	mov	r0, r3
 8006002:	4a14      	ldr	r2, [pc, #80]	@ (8006054 <Set_F_Vector_Coeff_LH+0x68>)
 8006004:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 8006008:	fb00 f303 	mul.w	r3, r0, r3
 800600c:	4413      	add	r3, r2
 800600e:	f603 23b8 	addw	r3, r3, #2744	@ 0xab8
 8006012:	781b      	ldrb	r3, [r3, #0]
 8006014:	461a      	mov	r2, r3
 8006016:	4613      	mov	r3, r2
 8006018:	005b      	lsls	r3, r3, #1
 800601a:	4413      	add	r3, r2
 800601c:	011b      	lsls	r3, r3, #4
 800601e:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 8006022:	fb01 f202 	mul.w	r2, r1, r2
 8006026:	4413      	add	r3, r2
 8006028:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
 800602c:	4a09      	ldr	r2, [pc, #36]	@ (8006054 <Set_F_Vector_Coeff_LH+0x68>)
 800602e:	4413      	add	r3, r2
 8006030:	3302      	adds	r3, #2
 8006032:	687a      	ldr	r2, [r7, #4]
 8006034:	6812      	ldr	r2, [r2, #0]
 8006036:	8812      	ldrh	r2, [r2, #0]
 8006038:	b292      	uxth	r2, r2
 800603a:	801a      	strh	r2, [r3, #0]

	res->dataSize = 0;
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	2200      	movs	r2, #0
 8006040:	711a      	strb	r2, [r3, #4]
	res->status = DOP_SDO_SUCC;
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	2200      	movs	r2, #0
 8006046:	721a      	strb	r2, [r3, #8]
}
 8006048:	bf00      	nop
 800604a:	370c      	adds	r7, #12
 800604c:	46bd      	mov	sp, r7
 800604e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006052:	4770      	bx	lr
 8006054:	240020b8 	.word	0x240020b8

08006058 <Set_F_Vector_GlobalID_LH>:

static void Set_F_Vector_GlobalID_LH(DOP_SDOArgs_t* req, DOP_SDOArgs_t* res)
{
 8006058:	b480      	push	{r7}
 800605a:	b083      	sub	sp, #12
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
 8006060:	6039      	str	r1, [r7, #0]
	memcpy(&MotionMap_File.MS[MotionMap_File.MM_idx].MD[LH_MOTOR].f_vector_decoder.f_buffer[MotionMap_File.MS[MotionMap_File.MM_idx].MD[LH_MOTOR].f_vector_decoder.temp_idx].globalVariableID, req->data, 2);
 8006062:	4b17      	ldr	r3, [pc, #92]	@ (80060c0 <Set_F_Vector_GlobalID_LH+0x68>)
 8006064:	781b      	ldrb	r3, [r3, #0]
 8006066:	4619      	mov	r1, r3
 8006068:	4b15      	ldr	r3, [pc, #84]	@ (80060c0 <Set_F_Vector_GlobalID_LH+0x68>)
 800606a:	781b      	ldrb	r3, [r3, #0]
 800606c:	4618      	mov	r0, r3
 800606e:	4a14      	ldr	r2, [pc, #80]	@ (80060c0 <Set_F_Vector_GlobalID_LH+0x68>)
 8006070:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 8006074:	fb00 f303 	mul.w	r3, r0, r3
 8006078:	4413      	add	r3, r2
 800607a:	f603 23b8 	addw	r3, r3, #2744	@ 0xab8
 800607e:	781b      	ldrb	r3, [r3, #0]
 8006080:	461a      	mov	r2, r3
 8006082:	4613      	mov	r3, r2
 8006084:	005b      	lsls	r3, r3, #1
 8006086:	4413      	add	r3, r2
 8006088:	011b      	lsls	r3, r3, #4
 800608a:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 800608e:	fb01 f202 	mul.w	r2, r1, r2
 8006092:	4413      	add	r3, r2
 8006094:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
 8006098:	4a09      	ldr	r2, [pc, #36]	@ (80060c0 <Set_F_Vector_GlobalID_LH+0x68>)
 800609a:	4413      	add	r3, r2
 800609c:	3304      	adds	r3, #4
 800609e:	687a      	ldr	r2, [r7, #4]
 80060a0:	6812      	ldr	r2, [r2, #0]
 80060a2:	8812      	ldrh	r2, [r2, #0]
 80060a4:	b292      	uxth	r2, r2
 80060a6:	801a      	strh	r2, [r3, #0]

	res->dataSize = 0;
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	2200      	movs	r2, #0
 80060ac:	711a      	strb	r2, [r3, #4]
	res->status = DOP_SDO_SUCC;
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	2200      	movs	r2, #0
 80060b2:	721a      	strb	r2, [r3, #8]
}
 80060b4:	bf00      	nop
 80060b6:	370c      	adds	r7, #12
 80060b8:	46bd      	mov	sp, r7
 80060ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060be:	4770      	bx	lr
 80060c0:	240020b8 	.word	0x240020b8

080060c4 <Set_F_Vector_Delay_LH>:

static void Set_F_Vector_Delay_LH(DOP_SDOArgs_t* req, DOP_SDOArgs_t* res)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b083      	sub	sp, #12
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
 80060cc:	6039      	str	r1, [r7, #0]
	memcpy(&MotionMap_File.MS[MotionMap_File.MM_idx].MD[LH_MOTOR].f_vector_decoder.f_buffer[MotionMap_File.MS[MotionMap_File.MM_idx].MD[LH_MOTOR].f_vector_decoder.temp_idx].delay, req->data, 2);
 80060ce:	4b36      	ldr	r3, [pc, #216]	@ (80061a8 <Set_F_Vector_Delay_LH+0xe4>)
 80060d0:	781b      	ldrb	r3, [r3, #0]
 80060d2:	4619      	mov	r1, r3
 80060d4:	4b34      	ldr	r3, [pc, #208]	@ (80061a8 <Set_F_Vector_Delay_LH+0xe4>)
 80060d6:	781b      	ldrb	r3, [r3, #0]
 80060d8:	4618      	mov	r0, r3
 80060da:	4a33      	ldr	r2, [pc, #204]	@ (80061a8 <Set_F_Vector_Delay_LH+0xe4>)
 80060dc:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 80060e0:	fb00 f303 	mul.w	r3, r0, r3
 80060e4:	4413      	add	r3, r2
 80060e6:	f603 23b8 	addw	r3, r3, #2744	@ 0xab8
 80060ea:	781b      	ldrb	r3, [r3, #0]
 80060ec:	461a      	mov	r2, r3
 80060ee:	4613      	mov	r3, r2
 80060f0:	005b      	lsls	r3, r3, #1
 80060f2:	4413      	add	r3, r2
 80060f4:	011b      	lsls	r3, r3, #4
 80060f6:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 80060fa:	fb01 f202 	mul.w	r2, r1, r2
 80060fe:	4413      	add	r3, r2
 8006100:	f503 63cb 	add.w	r3, r3, #1624	@ 0x658
 8006104:	4a28      	ldr	r2, [pc, #160]	@ (80061a8 <Set_F_Vector_Delay_LH+0xe4>)
 8006106:	4413      	add	r3, r2
 8006108:	3304      	adds	r3, #4
 800610a:	687a      	ldr	r2, [r7, #4]
 800610c:	6812      	ldr	r2, [r2, #0]
 800610e:	8812      	ldrh	r2, [r2, #0]
 8006110:	b292      	uxth	r2, r2
 8006112:	801a      	strh	r2, [r3, #0]
	MotionMap_File.MS[MotionMap_File.MM_idx].MD[LH_MOTOR].f_vector_decoder.f_buffer[MotionMap_File.MS[MotionMap_File.MM_idx].MD[LH_MOTOR].f_vector_decoder.temp_idx].time_stamp = 0;
 8006114:	4b24      	ldr	r3, [pc, #144]	@ (80061a8 <Set_F_Vector_Delay_LH+0xe4>)
 8006116:	781b      	ldrb	r3, [r3, #0]
 8006118:	4618      	mov	r0, r3
 800611a:	4b23      	ldr	r3, [pc, #140]	@ (80061a8 <Set_F_Vector_Delay_LH+0xe4>)
 800611c:	781b      	ldrb	r3, [r3, #0]
 800611e:	4619      	mov	r1, r3
 8006120:	4a21      	ldr	r2, [pc, #132]	@ (80061a8 <Set_F_Vector_Delay_LH+0xe4>)
 8006122:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 8006126:	fb01 f303 	mul.w	r3, r1, r3
 800612a:	4413      	add	r3, r2
 800612c:	f603 23b8 	addw	r3, r3, #2744	@ 0xab8
 8006130:	781b      	ldrb	r3, [r3, #0]
 8006132:	461a      	mov	r2, r3
 8006134:	491c      	ldr	r1, [pc, #112]	@ (80061a8 <Set_F_Vector_Delay_LH+0xe4>)
 8006136:	4613      	mov	r3, r2
 8006138:	005b      	lsls	r3, r3, #1
 800613a:	4413      	add	r3, r2
 800613c:	011b      	lsls	r3, r3, #4
 800613e:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 8006142:	fb00 f202 	mul.w	r2, r0, r2
 8006146:	4413      	add	r3, r2
 8006148:	440b      	add	r3, r1
 800614a:	f203 637c 	addw	r3, r3, #1660	@ 0x67c
 800614e:	2200      	movs	r2, #0
 8006150:	601a      	str	r2, [r3, #0]
	MotionMap_File.MS[MotionMap_File.MM_idx].MD[LH_MOTOR].f_vector_decoder.f_buffer[MotionMap_File.MS[MotionMap_File.MM_idx].MD[LH_MOTOR].f_vector_decoder.temp_idx].is_full = 1;
 8006152:	4b15      	ldr	r3, [pc, #84]	@ (80061a8 <Set_F_Vector_Delay_LH+0xe4>)
 8006154:	781b      	ldrb	r3, [r3, #0]
 8006156:	4618      	mov	r0, r3
 8006158:	4b13      	ldr	r3, [pc, #76]	@ (80061a8 <Set_F_Vector_Delay_LH+0xe4>)
 800615a:	781b      	ldrb	r3, [r3, #0]
 800615c:	4619      	mov	r1, r3
 800615e:	4a12      	ldr	r2, [pc, #72]	@ (80061a8 <Set_F_Vector_Delay_LH+0xe4>)
 8006160:	f44f 632e 	mov.w	r3, #2784	@ 0xae0
 8006164:	fb01 f303 	mul.w	r3, r1, r3
 8006168:	4413      	add	r3, r2
 800616a:	f603 23b8 	addw	r3, r3, #2744	@ 0xab8
 800616e:	781b      	ldrb	r3, [r3, #0]
 8006170:	461a      	mov	r2, r3
 8006172:	490d      	ldr	r1, [pc, #52]	@ (80061a8 <Set_F_Vector_Delay_LH+0xe4>)
 8006174:	4613      	mov	r3, r2
 8006176:	005b      	lsls	r3, r3, #1
 8006178:	4413      	add	r3, r2
 800617a:	011b      	lsls	r3, r3, #4
 800617c:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 8006180:	fb00 f202 	mul.w	r2, r0, r2
 8006184:	4413      	add	r3, r2
 8006186:	440b      	add	r3, r1
 8006188:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
 800618c:	2201      	movs	r2, #1
 800618e:	701a      	strb	r2, [r3, #0]

	res->dataSize = 0;
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	2200      	movs	r2, #0
 8006194:	711a      	strb	r2, [r3, #4]
	res->status = DOP_SDO_SUCC;
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	2200      	movs	r2, #0
 800619a:	721a      	strb	r2, [r3, #8]
}
 800619c:	bf00      	nop
 800619e:	370c      	adds	r7, #12
 80061a0:	46bd      	mov	sp, r7
 80061a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a6:	4770      	bx	lr
 80061a8:	240020b8 	.word	0x240020b8
 80061ac:	00000000 	.word	0x00000000

080061b0 <Init_F_Vector_Modes_RH>:

/* ------------------- INIT F VECTOR MODES ------------------- */
static void Init_F_Vector_Modes_RH(void)
{
 80061b0:	b5b0      	push	{r4, r5, r7, lr}
 80061b2:	b08c      	sub	sp, #48	@ 0x30
 80061b4:	af00      	add	r7, sp, #0
	static double t_temp1 = 0.0, t_temp2 = 0.0, t_temp3 = 0.0;

	float t_tp[10] = {0.1, 0.2, 0.3, 0.5, 0.75, 1, 2, 3, 4, 5};
 80061b6:	4bbc      	ldr	r3, [pc, #752]	@ (80064a8 <Init_F_Vector_Modes_RH+0x2f8>)
 80061b8:	463c      	mov	r4, r7
 80061ba:	461d      	mov	r5, r3
 80061bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80061be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80061c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80061c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80061c4:	e895 0003 	ldmia.w	r5, {r0, r1}
 80061c8:	e884 0003 	stmia.w	r4, {r0, r1}
	for (int idx = 0; idx < MAX_N_MOTION_SET; ++idx) {
 80061cc:	2300      	movs	r3, #0
 80061ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80061d0:	e157      	b.n	8006482 <Init_F_Vector_Modes_RH+0x2d2>
		memcpy(MotionMap_File.MS[idx].MD[RH_MOTOR].f_vector_decoder.tp, t_tp, sizeof(t_tp));
 80061d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061d4:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 80061d8:	fb02 f303 	mul.w	r3, r2, r3
 80061dc:	f503 63a9 	add.w	r3, r3, #1352	@ 0x548
 80061e0:	4ab2      	ldr	r2, [pc, #712]	@ (80064ac <Init_F_Vector_Modes_RH+0x2fc>)
 80061e2:	4413      	add	r3, r2
 80061e4:	3304      	adds	r3, #4
 80061e6:	4639      	mov	r1, r7
 80061e8:	2228      	movs	r2, #40	@ 0x28
 80061ea:	4618      	mov	r0, r3
 80061ec:	f019 fc7d 	bl	801faea <memcpy>

		for(int i = 0; i < F_MODE_NUM; ++i) {
 80061f0:	2300      	movs	r3, #0
 80061f2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80061f4:	e13e      	b.n	8006474 <Init_F_Vector_Modes_RH+0x2c4>
			MotionMap_File.MS[idx].MD[RH_MOTOR].f_vector_decoder.mode_param[i].tp = t_tp[i];
 80061f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061f8:	009b      	lsls	r3, r3, #2
 80061fa:	3330      	adds	r3, #48	@ 0x30
 80061fc:	443b      	add	r3, r7
 80061fe:	3b30      	subs	r3, #48	@ 0x30
 8006200:	681a      	ldr	r2, [r3, #0]
 8006202:	48aa      	ldr	r0, [pc, #680]	@ (80064ac <Init_F_Vector_Modes_RH+0x2fc>)
 8006204:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006206:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006208:	0189      	lsls	r1, r1, #6
 800620a:	f44f 642e 	mov.w	r4, #2784	@ 0xae0
 800620e:	fb04 f303 	mul.w	r3, r4, r3
 8006212:	440b      	add	r3, r1
 8006214:	4403      	add	r3, r0
 8006216:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800621a:	601a      	str	r2, [r3, #0]
			MotionMap_File.MS[idx].MD[RH_MOTOR].f_vector_decoder.mode_param[i].wn = 1 / MotionMap_File.MS[idx].MD[RH_MOTOR].f_vector_decoder.mode_param[i].tp;
 800621c:	49a3      	ldr	r1, [pc, #652]	@ (80064ac <Init_F_Vector_Modes_RH+0x2fc>)
 800621e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006222:	0192      	lsls	r2, r2, #6
 8006224:	f44f 602e 	mov.w	r0, #2784	@ 0xae0
 8006228:	fb00 f303 	mul.w	r3, r0, r3
 800622c:	4413      	add	r3, r2
 800622e:	440b      	add	r3, r1
 8006230:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8006234:	ed93 7a00 	vldr	s14, [r3]
 8006238:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800623c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006240:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8006244:	4999      	ldr	r1, [pc, #612]	@ (80064ac <Init_F_Vector_Modes_RH+0x2fc>)
 8006246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006248:	f103 020b 	add.w	r2, r3, #11
 800624c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800624e:	0192      	lsls	r2, r2, #6
 8006250:	f44f 602e 	mov.w	r0, #2784	@ 0xae0
 8006254:	fb00 f303 	mul.w	r3, r0, r3
 8006258:	4413      	add	r3, r2
 800625a:	440b      	add	r3, r1
 800625c:	3308      	adds	r3, #8
 800625e:	ed83 7b00 	vstr	d7, [r3]
	
			t_temp1 = (MotionMap_File.MS[idx].MD[RH_MOTOR].f_vector_decoder.mode_param[i].wn * EXTPACK_CONTROL_PERIOD + 2);
 8006262:	4992      	ldr	r1, [pc, #584]	@ (80064ac <Init_F_Vector_Modes_RH+0x2fc>)
 8006264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006266:	f103 020b 	add.w	r2, r3, #11
 800626a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800626c:	0192      	lsls	r2, r2, #6
 800626e:	f44f 602e 	mov.w	r0, #2784	@ 0xae0
 8006272:	fb00 f303 	mul.w	r3, r0, r3
 8006276:	4413      	add	r3, r2
 8006278:	440b      	add	r3, r1
 800627a:	3308      	adds	r3, #8
 800627c:	ed93 7b00 	vldr	d7, [r3]
 8006280:	ed9f 6b85 	vldr	d6, [pc, #532]	@ 8006498 <Init_F_Vector_Modes_RH+0x2e8>
 8006284:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006288:	eeb0 6b00 	vmov.f64	d6, #0	@ 0x40000000  2.0
 800628c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8006290:	4b87      	ldr	r3, [pc, #540]	@ (80064b0 <Init_F_Vector_Modes_RH+0x300>)
 8006292:	ed83 7b00 	vstr	d7, [r3]
			t_temp2 = (MotionMap_File.MS[idx].MD[RH_MOTOR].f_vector_decoder.mode_param[i].wn * EXTPACK_CONTROL_PERIOD - 2);
 8006296:	4985      	ldr	r1, [pc, #532]	@ (80064ac <Init_F_Vector_Modes_RH+0x2fc>)
 8006298:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800629a:	f103 020b 	add.w	r2, r3, #11
 800629e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062a0:	0192      	lsls	r2, r2, #6
 80062a2:	f44f 602e 	mov.w	r0, #2784	@ 0xae0
 80062a6:	fb00 f303 	mul.w	r3, r0, r3
 80062aa:	4413      	add	r3, r2
 80062ac:	440b      	add	r3, r1
 80062ae:	3308      	adds	r3, #8
 80062b0:	ed93 7b00 	vldr	d7, [r3]
 80062b4:	ed9f 6b78 	vldr	d6, [pc, #480]	@ 8006498 <Init_F_Vector_Modes_RH+0x2e8>
 80062b8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80062bc:	eeb0 6b00 	vmov.f64	d6, #0	@ 0x40000000  2.0
 80062c0:	ee37 7b46 	vsub.f64	d7, d7, d6
 80062c4:	4b7b      	ldr	r3, [pc, #492]	@ (80064b4 <Init_F_Vector_Modes_RH+0x304>)
 80062c6:	ed83 7b00 	vstr	d7, [r3]
			t_temp3 = EXTPACK_CONTROL_PERIOD * MotionMap_File.MS[idx].MD[RH_MOTOR].f_vector_decoder.mode_param[i].wn * exp(1);
 80062ca:	4978      	ldr	r1, [pc, #480]	@ (80064ac <Init_F_Vector_Modes_RH+0x2fc>)
 80062cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062ce:	f103 020b 	add.w	r2, r3, #11
 80062d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062d4:	0192      	lsls	r2, r2, #6
 80062d6:	f44f 602e 	mov.w	r0, #2784	@ 0xae0
 80062da:	fb00 f303 	mul.w	r3, r0, r3
 80062de:	4413      	add	r3, r2
 80062e0:	440b      	add	r3, r1
 80062e2:	3308      	adds	r3, #8
 80062e4:	ed93 7b00 	vldr	d7, [r3]
 80062e8:	ed9f 6b6b 	vldr	d6, [pc, #428]	@ 8006498 <Init_F_Vector_Modes_RH+0x2e8>
 80062ec:	ee27 7b06 	vmul.f64	d7, d7, d6
 80062f0:	ed9f 6b6b 	vldr	d6, [pc, #428]	@ 80064a0 <Init_F_Vector_Modes_RH+0x2f0>
 80062f4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80062f8:	4b6f      	ldr	r3, [pc, #444]	@ (80064b8 <Init_F_Vector_Modes_RH+0x308>)
 80062fa:	ed83 7b00 	vstr	d7, [r3]
	
			MotionMap_File.MS[idx].MD[RH_MOTOR].f_vector_decoder.mode_param[i].b0 = t_temp1*t_temp1;
 80062fe:	4b6c      	ldr	r3, [pc, #432]	@ (80064b0 <Init_F_Vector_Modes_RH+0x300>)
 8006300:	ed93 6b00 	vldr	d6, [r3]
 8006304:	4b6a      	ldr	r3, [pc, #424]	@ (80064b0 <Init_F_Vector_Modes_RH+0x300>)
 8006306:	ed93 7b00 	vldr	d7, [r3]
 800630a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800630e:	4967      	ldr	r1, [pc, #412]	@ (80064ac <Init_F_Vector_Modes_RH+0x2fc>)
 8006310:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006312:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006314:	0192      	lsls	r2, r2, #6
 8006316:	f44f 602e 	mov.w	r0, #2784	@ 0xae0
 800631a:	fb00 f303 	mul.w	r3, r0, r3
 800631e:	4413      	add	r3, r2
 8006320:	440b      	add	r3, r1
 8006322:	f503 7334 	add.w	r3, r3, #720	@ 0x2d0
 8006326:	ed83 7b00 	vstr	d7, [r3]
			MotionMap_File.MS[idx].MD[RH_MOTOR].f_vector_decoder.mode_param[i].b1 = -2*t_temp2/t_temp1;
 800632a:	4b62      	ldr	r3, [pc, #392]	@ (80064b4 <Init_F_Vector_Modes_RH+0x304>)
 800632c:	ed93 7b00 	vldr	d7, [r3]
 8006330:	eeb8 6b00 	vmov.f64	d6, #128	@ 0xc0000000 -2.0
 8006334:	ee27 5b06 	vmul.f64	d5, d7, d6
 8006338:	4b5d      	ldr	r3, [pc, #372]	@ (80064b0 <Init_F_Vector_Modes_RH+0x300>)
 800633a:	ed93 6b00 	vldr	d6, [r3]
 800633e:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8006342:	495a      	ldr	r1, [pc, #360]	@ (80064ac <Init_F_Vector_Modes_RH+0x2fc>)
 8006344:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006346:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006348:	0192      	lsls	r2, r2, #6
 800634a:	f44f 602e 	mov.w	r0, #2784	@ 0xae0
 800634e:	fb00 f303 	mul.w	r3, r0, r3
 8006352:	4413      	add	r3, r2
 8006354:	440b      	add	r3, r1
 8006356:	f503 7336 	add.w	r3, r3, #728	@ 0x2d8
 800635a:	ed83 7b00 	vstr	d7, [r3]
			MotionMap_File.MS[idx].MD[RH_MOTOR].f_vector_decoder.mode_param[i].b2 = -(t_temp2*t_temp2) / MotionMap_File.MS[idx].MD[RH_MOTOR].f_vector_decoder.mode_param[i].b0;
 800635e:	4b55      	ldr	r3, [pc, #340]	@ (80064b4 <Init_F_Vector_Modes_RH+0x304>)
 8006360:	ed93 6b00 	vldr	d6, [r3]
 8006364:	4b53      	ldr	r3, [pc, #332]	@ (80064b4 <Init_F_Vector_Modes_RH+0x304>)
 8006366:	ed93 7b00 	vldr	d7, [r3]
 800636a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800636e:	eeb1 5b47 	vneg.f64	d5, d7
 8006372:	494e      	ldr	r1, [pc, #312]	@ (80064ac <Init_F_Vector_Modes_RH+0x2fc>)
 8006374:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006376:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006378:	0192      	lsls	r2, r2, #6
 800637a:	f44f 602e 	mov.w	r0, #2784	@ 0xae0
 800637e:	fb00 f303 	mul.w	r3, r0, r3
 8006382:	4413      	add	r3, r2
 8006384:	440b      	add	r3, r1
 8006386:	f503 7334 	add.w	r3, r3, #720	@ 0x2d0
 800638a:	ed93 6b00 	vldr	d6, [r3]
 800638e:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8006392:	4946      	ldr	r1, [pc, #280]	@ (80064ac <Init_F_Vector_Modes_RH+0x2fc>)
 8006394:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006398:	0192      	lsls	r2, r2, #6
 800639a:	f44f 602e 	mov.w	r0, #2784	@ 0xae0
 800639e:	fb00 f303 	mul.w	r3, r0, r3
 80063a2:	4413      	add	r3, r2
 80063a4:	440b      	add	r3, r1
 80063a6:	f503 7338 	add.w	r3, r3, #736	@ 0x2e0
 80063aa:	ed83 7b00 	vstr	d7, [r3]
			MotionMap_File.MS[idx].MD[RH_MOTOR].f_vector_decoder.mode_param[i].a0 = t_temp3 / MotionMap_File.MS[idx].MD[RH_MOTOR].f_vector_decoder.mode_param[i].b0;
 80063ae:	4b42      	ldr	r3, [pc, #264]	@ (80064b8 <Init_F_Vector_Modes_RH+0x308>)
 80063b0:	ed93 5b00 	vldr	d5, [r3]
 80063b4:	493d      	ldr	r1, [pc, #244]	@ (80064ac <Init_F_Vector_Modes_RH+0x2fc>)
 80063b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80063b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063ba:	0192      	lsls	r2, r2, #6
 80063bc:	f44f 602e 	mov.w	r0, #2784	@ 0xae0
 80063c0:	fb00 f303 	mul.w	r3, r0, r3
 80063c4:	4413      	add	r3, r2
 80063c6:	440b      	add	r3, r1
 80063c8:	f503 7334 	add.w	r3, r3, #720	@ 0x2d0
 80063cc:	ed93 6b00 	vldr	d6, [r3]
 80063d0:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80063d4:	4935      	ldr	r1, [pc, #212]	@ (80064ac <Init_F_Vector_Modes_RH+0x2fc>)
 80063d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80063d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063da:	0192      	lsls	r2, r2, #6
 80063dc:	f44f 602e 	mov.w	r0, #2784	@ 0xae0
 80063e0:	fb00 f303 	mul.w	r3, r0, r3
 80063e4:	4413      	add	r3, r2
 80063e6:	440b      	add	r3, r1
 80063e8:	f503 733a 	add.w	r3, r3, #744	@ 0x2e8
 80063ec:	ed83 7b00 	vstr	d7, [r3]
			MotionMap_File.MS[idx].MD[RH_MOTOR].f_vector_decoder.mode_param[i].a1 = 2 * t_temp3 / MotionMap_File.MS[idx].MD[RH_MOTOR].f_vector_decoder.mode_param[i].b0;
 80063f0:	4b31      	ldr	r3, [pc, #196]	@ (80064b8 <Init_F_Vector_Modes_RH+0x308>)
 80063f2:	ed93 7b00 	vldr	d7, [r3]
 80063f6:	ee37 5b07 	vadd.f64	d5, d7, d7
 80063fa:	492c      	ldr	r1, [pc, #176]	@ (80064ac <Init_F_Vector_Modes_RH+0x2fc>)
 80063fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80063fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006400:	0192      	lsls	r2, r2, #6
 8006402:	f44f 602e 	mov.w	r0, #2784	@ 0xae0
 8006406:	fb00 f303 	mul.w	r3, r0, r3
 800640a:	4413      	add	r3, r2
 800640c:	440b      	add	r3, r1
 800640e:	f503 7334 	add.w	r3, r3, #720	@ 0x2d0
 8006412:	ed93 6b00 	vldr	d6, [r3]
 8006416:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800641a:	4924      	ldr	r1, [pc, #144]	@ (80064ac <Init_F_Vector_Modes_RH+0x2fc>)
 800641c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800641e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006420:	0192      	lsls	r2, r2, #6
 8006422:	f44f 602e 	mov.w	r0, #2784	@ 0xae0
 8006426:	fb00 f303 	mul.w	r3, r0, r3
 800642a:	4413      	add	r3, r2
 800642c:	440b      	add	r3, r1
 800642e:	f503 733c 	add.w	r3, r3, #752	@ 0x2f0
 8006432:	ed83 7b00 	vstr	d7, [r3]
			MotionMap_File.MS[idx].MD[RH_MOTOR].f_vector_decoder.mode_param[i].a2 = MotionMap_File.MS[idx].MD[RH_MOTOR].f_vector_decoder.mode_param[i].a0;
 8006436:	491d      	ldr	r1, [pc, #116]	@ (80064ac <Init_F_Vector_Modes_RH+0x2fc>)
 8006438:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800643a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800643c:	0192      	lsls	r2, r2, #6
 800643e:	f44f 602e 	mov.w	r0, #2784	@ 0xae0
 8006442:	fb00 f303 	mul.w	r3, r0, r3
 8006446:	4413      	add	r3, r2
 8006448:	440b      	add	r3, r1
 800644a:	f503 733a 	add.w	r3, r3, #744	@ 0x2e8
 800644e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006452:	4c16      	ldr	r4, [pc, #88]	@ (80064ac <Init_F_Vector_Modes_RH+0x2fc>)
 8006454:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006456:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006458:	0180      	lsls	r0, r0, #6
 800645a:	f44f 652e 	mov.w	r5, #2784	@ 0xae0
 800645e:	fb05 f101 	mul.w	r1, r5, r1
 8006462:	4401      	add	r1, r0
 8006464:	4421      	add	r1, r4
 8006466:	f501 713e 	add.w	r1, r1, #760	@ 0x2f8
 800646a:	e9c1 2300 	strd	r2, r3, [r1]
		for(int i = 0; i < F_MODE_NUM; ++i) {
 800646e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006470:	3301      	adds	r3, #1
 8006472:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006474:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006476:	2b09      	cmp	r3, #9
 8006478:	f77f aebd 	ble.w	80061f6 <Init_F_Vector_Modes_RH+0x46>
	for (int idx = 0; idx < MAX_N_MOTION_SET; ++idx) {
 800647c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800647e:	3301      	adds	r3, #1
 8006480:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006484:	2b27      	cmp	r3, #39	@ 0x27
 8006486:	f77f aea4 	ble.w	80061d2 <Init_F_Vector_Modes_RH+0x22>
		}
	}
}
 800648a:	bf00      	nop
 800648c:	bf00      	nop
 800648e:	3730      	adds	r7, #48	@ 0x30
 8006490:	46bd      	mov	sp, r7
 8006492:	bdb0      	pop	{r4, r5, r7, pc}
 8006494:	f3af 8000 	nop.w
 8006498:	d2f1a9fc 	.word	0xd2f1a9fc
 800649c:	3f50624d 	.word	0x3f50624d
 80064a0:	8b145769 	.word	0x8b145769
 80064a4:	4005bf0a 	.word	0x4005bf0a
 80064a8:	08022420 	.word	0x08022420
 80064ac:	240020b8 	.word	0x240020b8
 80064b0:	2401d3c8 	.word	0x2401d3c8
 80064b4:	2401d3d0 	.word	0x2401d3d0
 80064b8:	2401d3d8 	.word	0x2401d3d8
 80064bc:	00000000 	.word	0x00000000

080064c0 <Init_F_Vector_Modes_LH>:

static void Init_F_Vector_Modes_LH(void)
{
 80064c0:	b5b0      	push	{r4, r5, r7, lr}
 80064c2:	b08c      	sub	sp, #48	@ 0x30
 80064c4:	af00      	add	r7, sp, #0
	static double t_temp1 = 0.0, t_temp2 = 0.0, t_temp3 = 0.0;

	float t_tp[10] = {0.1, 0.2, 0.3, 0.5, 0.75, 1, 2, 3, 4, 5};
 80064c6:	4bba      	ldr	r3, [pc, #744]	@ (80067b0 <Init_F_Vector_Modes_LH+0x2f0>)
 80064c8:	463c      	mov	r4, r7
 80064ca:	461d      	mov	r5, r3
 80064cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80064ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80064d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80064d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80064d4:	e895 0003 	ldmia.w	r5, {r0, r1}
 80064d8:	e884 0003 	stmia.w	r4, {r0, r1}
	for (int idx = 0; idx < MAX_N_MOTION_SET; ++idx) {
 80064dc:	2300      	movs	r3, #0
 80064de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064e0:	e154      	b.n	800678c <Init_F_Vector_Modes_LH+0x2cc>
		memcpy(MotionMap_File.MS[idx].MD[LH_MOTOR].f_vector_decoder.tp, t_tp, sizeof(t_tp));
 80064e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064e4:	f44f 622e 	mov.w	r2, #2784	@ 0xae0
 80064e8:	fb02 f303 	mul.w	r3, r2, r3
 80064ec:	f603 23b8 	addw	r3, r3, #2744	@ 0xab8
 80064f0:	4ab0      	ldr	r2, [pc, #704]	@ (80067b4 <Init_F_Vector_Modes_LH+0x2f4>)
 80064f2:	4413      	add	r3, r2
 80064f4:	3304      	adds	r3, #4
 80064f6:	4639      	mov	r1, r7
 80064f8:	2228      	movs	r2, #40	@ 0x28
 80064fa:	4618      	mov	r0, r3
 80064fc:	f019 faf5 	bl	801faea <memcpy>

		for(int i = 0; i < F_MODE_NUM; ++i) {
 8006500:	2300      	movs	r3, #0
 8006502:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006504:	e13b      	b.n	800677e <Init_F_Vector_Modes_LH+0x2be>
			MotionMap_File.MS[idx].MD[LH_MOTOR].f_vector_decoder.mode_param[i].tp = t_tp[i];
 8006506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006508:	009b      	lsls	r3, r3, #2
 800650a:	3330      	adds	r3, #48	@ 0x30
 800650c:	443b      	add	r3, r7
 800650e:	3b30      	subs	r3, #48	@ 0x30
 8006510:	681a      	ldr	r2, [r3, #0]
 8006512:	48a8      	ldr	r0, [pc, #672]	@ (80067b4 <Init_F_Vector_Modes_LH+0x2f4>)
 8006514:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006516:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006518:	0189      	lsls	r1, r1, #6
 800651a:	f44f 642e 	mov.w	r4, #2784	@ 0xae0
 800651e:	fb04 f303 	mul.w	r3, r4, r3
 8006522:	440b      	add	r3, r1
 8006524:	4403      	add	r3, r0
 8006526:	f503 6307 	add.w	r3, r3, #2160	@ 0x870
 800652a:	601a      	str	r2, [r3, #0]
			MotionMap_File.MS[idx].MD[LH_MOTOR].f_vector_decoder.mode_param[i].wn = 1 / MotionMap_File.MS[idx].MD[LH_MOTOR].f_vector_decoder.mode_param[i].tp;
 800652c:	49a1      	ldr	r1, [pc, #644]	@ (80067b4 <Init_F_Vector_Modes_LH+0x2f4>)
 800652e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006532:	0192      	lsls	r2, r2, #6
 8006534:	f44f 602e 	mov.w	r0, #2784	@ 0xae0
 8006538:	fb00 f303 	mul.w	r3, r0, r3
 800653c:	4413      	add	r3, r2
 800653e:	440b      	add	r3, r1
 8006540:	f503 6307 	add.w	r3, r3, #2160	@ 0x870
 8006544:	ed93 7a00 	vldr	s14, [r3]
 8006548:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800654c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006550:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8006554:	4997      	ldr	r1, [pc, #604]	@ (80067b4 <Init_F_Vector_Modes_LH+0x2f4>)
 8006556:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006558:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800655a:	0192      	lsls	r2, r2, #6
 800655c:	f44f 602e 	mov.w	r0, #2784	@ 0xae0
 8006560:	fb00 f303 	mul.w	r3, r0, r3
 8006564:	4413      	add	r3, r2
 8006566:	440b      	add	r3, r1
 8006568:	f603 0338 	addw	r3, r3, #2104	@ 0x838
 800656c:	ed83 7b00 	vstr	d7, [r3]
	
			t_temp1 = (MotionMap_File.MS[idx].MD[LH_MOTOR].f_vector_decoder.mode_param[i].wn * EXTPACK_CONTROL_PERIOD + 2);
 8006570:	4990      	ldr	r1, [pc, #576]	@ (80067b4 <Init_F_Vector_Modes_LH+0x2f4>)
 8006572:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006576:	0192      	lsls	r2, r2, #6
 8006578:	f44f 602e 	mov.w	r0, #2784	@ 0xae0
 800657c:	fb00 f303 	mul.w	r3, r0, r3
 8006580:	4413      	add	r3, r2
 8006582:	440b      	add	r3, r1
 8006584:	f603 0338 	addw	r3, r3, #2104	@ 0x838
 8006588:	ed93 7b00 	vldr	d7, [r3]
 800658c:	ed9f 6b84 	vldr	d6, [pc, #528]	@ 80067a0 <Init_F_Vector_Modes_LH+0x2e0>
 8006590:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006594:	eeb0 6b00 	vmov.f64	d6, #0	@ 0x40000000  2.0
 8006598:	ee37 7b06 	vadd.f64	d7, d7, d6
 800659c:	4b86      	ldr	r3, [pc, #536]	@ (80067b8 <Init_F_Vector_Modes_LH+0x2f8>)
 800659e:	ed83 7b00 	vstr	d7, [r3]
			t_temp2 = (MotionMap_File.MS[idx].MD[LH_MOTOR].f_vector_decoder.mode_param[i].wn * EXTPACK_CONTROL_PERIOD - 2);
 80065a2:	4984      	ldr	r1, [pc, #528]	@ (80067b4 <Init_F_Vector_Modes_LH+0x2f4>)
 80065a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80065a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065a8:	0192      	lsls	r2, r2, #6
 80065aa:	f44f 602e 	mov.w	r0, #2784	@ 0xae0
 80065ae:	fb00 f303 	mul.w	r3, r0, r3
 80065b2:	4413      	add	r3, r2
 80065b4:	440b      	add	r3, r1
 80065b6:	f603 0338 	addw	r3, r3, #2104	@ 0x838
 80065ba:	ed93 7b00 	vldr	d7, [r3]
 80065be:	ed9f 6b78 	vldr	d6, [pc, #480]	@ 80067a0 <Init_F_Vector_Modes_LH+0x2e0>
 80065c2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80065c6:	eeb0 6b00 	vmov.f64	d6, #0	@ 0x40000000  2.0
 80065ca:	ee37 7b46 	vsub.f64	d7, d7, d6
 80065ce:	4b7b      	ldr	r3, [pc, #492]	@ (80067bc <Init_F_Vector_Modes_LH+0x2fc>)
 80065d0:	ed83 7b00 	vstr	d7, [r3]
			t_temp3 = EXTPACK_CONTROL_PERIOD * MotionMap_File.MS[idx].MD[LH_MOTOR].f_vector_decoder.mode_param[i].wn * exp(1);
 80065d4:	4977      	ldr	r1, [pc, #476]	@ (80067b4 <Init_F_Vector_Modes_LH+0x2f4>)
 80065d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80065d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065da:	0192      	lsls	r2, r2, #6
 80065dc:	f44f 602e 	mov.w	r0, #2784	@ 0xae0
 80065e0:	fb00 f303 	mul.w	r3, r0, r3
 80065e4:	4413      	add	r3, r2
 80065e6:	440b      	add	r3, r1
 80065e8:	f603 0338 	addw	r3, r3, #2104	@ 0x838
 80065ec:	ed93 7b00 	vldr	d7, [r3]
 80065f0:	ed9f 6b6b 	vldr	d6, [pc, #428]	@ 80067a0 <Init_F_Vector_Modes_LH+0x2e0>
 80065f4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80065f8:	ed9f 6b6b 	vldr	d6, [pc, #428]	@ 80067a8 <Init_F_Vector_Modes_LH+0x2e8>
 80065fc:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006600:	4b6f      	ldr	r3, [pc, #444]	@ (80067c0 <Init_F_Vector_Modes_LH+0x300>)
 8006602:	ed83 7b00 	vstr	d7, [r3]
	
			MotionMap_File.MS[idx].MD[LH_MOTOR].f_vector_decoder.mode_param[i].b0 = t_temp1*t_temp1;
 8006606:	4b6c      	ldr	r3, [pc, #432]	@ (80067b8 <Init_F_Vector_Modes_LH+0x2f8>)
 8006608:	ed93 6b00 	vldr	d6, [r3]
 800660c:	4b6a      	ldr	r3, [pc, #424]	@ (80067b8 <Init_F_Vector_Modes_LH+0x2f8>)
 800660e:	ed93 7b00 	vldr	d7, [r3]
 8006612:	ee26 7b07 	vmul.f64	d7, d6, d7
 8006616:	4967      	ldr	r1, [pc, #412]	@ (80067b4 <Init_F_Vector_Modes_LH+0x2f4>)
 8006618:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800661a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800661c:	0192      	lsls	r2, r2, #6
 800661e:	f44f 602e 	mov.w	r0, #2784	@ 0xae0
 8006622:	fb00 f303 	mul.w	r3, r0, r3
 8006626:	4413      	add	r3, r2
 8006628:	440b      	add	r3, r1
 800662a:	f503 6304 	add.w	r3, r3, #2112	@ 0x840
 800662e:	ed83 7b00 	vstr	d7, [r3]
			MotionMap_File.MS[idx].MD[LH_MOTOR].f_vector_decoder.mode_param[i].b1 = -2*t_temp2/t_temp1;
 8006632:	4b62      	ldr	r3, [pc, #392]	@ (80067bc <Init_F_Vector_Modes_LH+0x2fc>)
 8006634:	ed93 7b00 	vldr	d7, [r3]
 8006638:	eeb8 6b00 	vmov.f64	d6, #128	@ 0xc0000000 -2.0
 800663c:	ee27 5b06 	vmul.f64	d5, d7, d6
 8006640:	4b5d      	ldr	r3, [pc, #372]	@ (80067b8 <Init_F_Vector_Modes_LH+0x2f8>)
 8006642:	ed93 6b00 	vldr	d6, [r3]
 8006646:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800664a:	495a      	ldr	r1, [pc, #360]	@ (80067b4 <Init_F_Vector_Modes_LH+0x2f4>)
 800664c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800664e:	f103 0221 	add.w	r2, r3, #33	@ 0x21
 8006652:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006654:	0192      	lsls	r2, r2, #6
 8006656:	f44f 602e 	mov.w	r0, #2784	@ 0xae0
 800665a:	fb00 f303 	mul.w	r3, r0, r3
 800665e:	4413      	add	r3, r2
 8006660:	440b      	add	r3, r1
 8006662:	3308      	adds	r3, #8
 8006664:	ed83 7b00 	vstr	d7, [r3]
			MotionMap_File.MS[idx].MD[LH_MOTOR].f_vector_decoder.mode_param[i].b2 = -(t_temp2*t_temp2) / MotionMap_File.MS[idx].MD[LH_MOTOR].f_vector_decoder.mode_param[i].b0;
 8006668:	4b54      	ldr	r3, [pc, #336]	@ (80067bc <Init_F_Vector_Modes_LH+0x2fc>)
 800666a:	ed93 6b00 	vldr	d6, [r3]
 800666e:	4b53      	ldr	r3, [pc, #332]	@ (80067bc <Init_F_Vector_Modes_LH+0x2fc>)
 8006670:	ed93 7b00 	vldr	d7, [r3]
 8006674:	ee26 7b07 	vmul.f64	d7, d6, d7
 8006678:	eeb1 5b47 	vneg.f64	d5, d7
 800667c:	494d      	ldr	r1, [pc, #308]	@ (80067b4 <Init_F_Vector_Modes_LH+0x2f4>)
 800667e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006680:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006682:	0192      	lsls	r2, r2, #6
 8006684:	f44f 602e 	mov.w	r0, #2784	@ 0xae0
 8006688:	fb00 f303 	mul.w	r3, r0, r3
 800668c:	4413      	add	r3, r2
 800668e:	440b      	add	r3, r1
 8006690:	f503 6304 	add.w	r3, r3, #2112	@ 0x840
 8006694:	ed93 6b00 	vldr	d6, [r3]
 8006698:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800669c:	4945      	ldr	r1, [pc, #276]	@ (80067b4 <Init_F_Vector_Modes_LH+0x2f4>)
 800669e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80066a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066a2:	0192      	lsls	r2, r2, #6
 80066a4:	f44f 602e 	mov.w	r0, #2784	@ 0xae0
 80066a8:	fb00 f303 	mul.w	r3, r0, r3
 80066ac:	4413      	add	r3, r2
 80066ae:	440b      	add	r3, r1
 80066b0:	f503 6305 	add.w	r3, r3, #2128	@ 0x850
 80066b4:	ed83 7b00 	vstr	d7, [r3]
			MotionMap_File.MS[idx].MD[LH_MOTOR].f_vector_decoder.mode_param[i].a0 = t_temp3 / MotionMap_File.MS[idx].MD[LH_MOTOR].f_vector_decoder.mode_param[i].b0;
 80066b8:	4b41      	ldr	r3, [pc, #260]	@ (80067c0 <Init_F_Vector_Modes_LH+0x300>)
 80066ba:	ed93 5b00 	vldr	d5, [r3]
 80066be:	493d      	ldr	r1, [pc, #244]	@ (80067b4 <Init_F_Vector_Modes_LH+0x2f4>)
 80066c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80066c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066c4:	0192      	lsls	r2, r2, #6
 80066c6:	f44f 602e 	mov.w	r0, #2784	@ 0xae0
 80066ca:	fb00 f303 	mul.w	r3, r0, r3
 80066ce:	4413      	add	r3, r2
 80066d0:	440b      	add	r3, r1
 80066d2:	f503 6304 	add.w	r3, r3, #2112	@ 0x840
 80066d6:	ed93 6b00 	vldr	d6, [r3]
 80066da:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80066de:	4935      	ldr	r1, [pc, #212]	@ (80067b4 <Init_F_Vector_Modes_LH+0x2f4>)
 80066e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80066e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066e4:	0192      	lsls	r2, r2, #6
 80066e6:	f44f 602e 	mov.w	r0, #2784	@ 0xae0
 80066ea:	fb00 f303 	mul.w	r3, r0, r3
 80066ee:	4413      	add	r3, r2
 80066f0:	440b      	add	r3, r1
 80066f2:	f603 0358 	addw	r3, r3, #2136	@ 0x858
 80066f6:	ed83 7b00 	vstr	d7, [r3]
			MotionMap_File.MS[idx].MD[LH_MOTOR].f_vector_decoder.mode_param[i].a1 = 2 * t_temp3 / MotionMap_File.MS[idx].MD[LH_MOTOR].f_vector_decoder.mode_param[i].b0;
 80066fa:	4b31      	ldr	r3, [pc, #196]	@ (80067c0 <Init_F_Vector_Modes_LH+0x300>)
 80066fc:	ed93 7b00 	vldr	d7, [r3]
 8006700:	ee37 5b07 	vadd.f64	d5, d7, d7
 8006704:	492b      	ldr	r1, [pc, #172]	@ (80067b4 <Init_F_Vector_Modes_LH+0x2f4>)
 8006706:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800670a:	0192      	lsls	r2, r2, #6
 800670c:	f44f 602e 	mov.w	r0, #2784	@ 0xae0
 8006710:	fb00 f303 	mul.w	r3, r0, r3
 8006714:	4413      	add	r3, r2
 8006716:	440b      	add	r3, r1
 8006718:	f503 6304 	add.w	r3, r3, #2112	@ 0x840
 800671c:	ed93 6b00 	vldr	d6, [r3]
 8006720:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8006724:	4923      	ldr	r1, [pc, #140]	@ (80067b4 <Init_F_Vector_Modes_LH+0x2f4>)
 8006726:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006728:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800672a:	0192      	lsls	r2, r2, #6
 800672c:	f44f 602e 	mov.w	r0, #2784	@ 0xae0
 8006730:	fb00 f303 	mul.w	r3, r0, r3
 8006734:	4413      	add	r3, r2
 8006736:	440b      	add	r3, r1
 8006738:	f503 6306 	add.w	r3, r3, #2144	@ 0x860
 800673c:	ed83 7b00 	vstr	d7, [r3]
			MotionMap_File.MS[idx].MD[LH_MOTOR].f_vector_decoder.mode_param[i].a2 = MotionMap_File.MS[idx].MD[LH_MOTOR].f_vector_decoder.mode_param[i].a0;
 8006740:	491c      	ldr	r1, [pc, #112]	@ (80067b4 <Init_F_Vector_Modes_LH+0x2f4>)
 8006742:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006746:	0192      	lsls	r2, r2, #6
 8006748:	f44f 602e 	mov.w	r0, #2784	@ 0xae0
 800674c:	fb00 f303 	mul.w	r3, r0, r3
 8006750:	4413      	add	r3, r2
 8006752:	440b      	add	r3, r1
 8006754:	f603 0358 	addw	r3, r3, #2136	@ 0x858
 8006758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800675c:	4c15      	ldr	r4, [pc, #84]	@ (80067b4 <Init_F_Vector_Modes_LH+0x2f4>)
 800675e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006760:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006762:	0180      	lsls	r0, r0, #6
 8006764:	f44f 652e 	mov.w	r5, #2784	@ 0xae0
 8006768:	fb05 f101 	mul.w	r1, r5, r1
 800676c:	4401      	add	r1, r0
 800676e:	4421      	add	r1, r4
 8006770:	f601 0168 	addw	r1, r1, #2152	@ 0x868
 8006774:	e9c1 2300 	strd	r2, r3, [r1]
		for(int i = 0; i < F_MODE_NUM; ++i) {
 8006778:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800677a:	3301      	adds	r3, #1
 800677c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800677e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006780:	2b09      	cmp	r3, #9
 8006782:	f77f aec0 	ble.w	8006506 <Init_F_Vector_Modes_LH+0x46>
	for (int idx = 0; idx < MAX_N_MOTION_SET; ++idx) {
 8006786:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006788:	3301      	adds	r3, #1
 800678a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800678c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800678e:	2b27      	cmp	r3, #39	@ 0x27
 8006790:	f77f aea7 	ble.w	80064e2 <Init_F_Vector_Modes_LH+0x22>
		}
	}
}
 8006794:	bf00      	nop
 8006796:	bf00      	nop
 8006798:	3730      	adds	r7, #48	@ 0x30
 800679a:	46bd      	mov	sp, r7
 800679c:	bdb0      	pop	{r4, r5, r7, pc}
 800679e:	bf00      	nop
 80067a0:	d2f1a9fc 	.word	0xd2f1a9fc
 80067a4:	3f50624d 	.word	0x3f50624d
 80067a8:	8b145769 	.word	0x8b145769
 80067ac:	4005bf0a 	.word	0x4005bf0a
 80067b0:	08022420 	.word	0x08022420
 80067b4:	240020b8 	.word	0x240020b8
 80067b8:	2401d3e0 	.word	0x2401d3e0
 80067bc:	2401d3e8 	.word	0x2401d3e8
 80067c0:	2401d3f0 	.word	0x2401d3f0

080067c4 <Run_F_Vector_Decoder_RH>:

/* F Vector-based Torque Generation */
static int Run_F_Vector_Decoder_RH(void)
{
 80067c4:	b590      	push	{r4, r7, lr}
 80067c6:	b083      	sub	sp, #12
 80067c8:	af00      	add	r7, sp, #0
	fvectorObj_RH.input = 0;
 80067ca:	4b04      	ldr	r3, [pc, #16]	@ (80067dc <Run_F_Vector_Decoder_RH+0x18>)
 80067cc:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 80067d0:	f04f 0200 	mov.w	r2, #0
 80067d4:	601a      	str	r2, [r3, #0]

	for (int i = 0; i < F_VECTOR_BUFF_SIZE; i++) {
 80067d6:	2300      	movs	r3, #0
 80067d8:	607b      	str	r3, [r7, #4]
 80067da:	e180      	b.n	8006ade <Run_F_Vector_Decoder_RH+0x31a>
 80067dc:	24001700 	.word	0x24001700
		// Step 1. Check time delay
		if (fvectorObj_RH.f_buffer[i].is_full)	{
 80067e0:	49c6      	ldr	r1, [pc, #792]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 80067e2:	687a      	ldr	r2, [r7, #4]
 80067e4:	4613      	mov	r3, r2
 80067e6:	005b      	lsls	r3, r3, #1
 80067e8:	4413      	add	r3, r2
 80067ea:	011b      	lsls	r3, r3, #4
 80067ec:	440b      	add	r3, r1
 80067ee:	3328      	adds	r3, #40	@ 0x28
 80067f0:	781b      	ldrb	r3, [r3, #0]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d02b      	beq.n	800684e <Run_F_Vector_Decoder_RH+0x8a>
			if (fvectorObj_RH.f_buffer[i].time_stamp == fvectorObj_RH.f_buffer[i].delay) {
 80067f6:	49c1      	ldr	r1, [pc, #772]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 80067f8:	687a      	ldr	r2, [r7, #4]
 80067fa:	4613      	mov	r3, r2
 80067fc:	005b      	lsls	r3, r3, #1
 80067fe:	4413      	add	r3, r2
 8006800:	011b      	lsls	r3, r3, #4
 8006802:	440b      	add	r3, r1
 8006804:	3324      	adds	r3, #36	@ 0x24
 8006806:	6819      	ldr	r1, [r3, #0]
 8006808:	48bc      	ldr	r0, [pc, #752]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 800680a:	687a      	ldr	r2, [r7, #4]
 800680c:	4613      	mov	r3, r2
 800680e:	005b      	lsls	r3, r3, #1
 8006810:	4413      	add	r3, r2
 8006812:	011b      	lsls	r3, r3, #4
 8006814:	4403      	add	r3, r0
 8006816:	3304      	adds	r3, #4
 8006818:	881b      	ldrh	r3, [r3, #0]
 800681a:	4299      	cmp	r1, r3
 800681c:	d117      	bne.n	800684e <Run_F_Vector_Decoder_RH+0x8a>
				fvectorObj_RH.f_buffer[i].u = fvectorObj_RH.f_buffer[i].tau_max;
 800681e:	49b7      	ldr	r1, [pc, #732]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 8006820:	687a      	ldr	r2, [r7, #4]
 8006822:	4613      	mov	r3, r2
 8006824:	005b      	lsls	r3, r3, #1
 8006826:	4413      	add	r3, r2
 8006828:	011b      	lsls	r3, r3, #4
 800682a:	440b      	add	r3, r1
 800682c:	3302      	adds	r3, #2
 800682e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006832:	ee07 3a90 	vmov	s15, r3
 8006836:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800683a:	49b0      	ldr	r1, [pc, #704]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 800683c:	687a      	ldr	r2, [r7, #4]
 800683e:	4613      	mov	r3, r2
 8006840:	005b      	lsls	r3, r3, #1
 8006842:	4413      	add	r3, r2
 8006844:	011b      	lsls	r3, r3, #4
 8006846:	440b      	add	r3, r1
 8006848:	3314      	adds	r3, #20
 800684a:	edc3 7a00 	vstr	s15, [r3]
				//fvectorObj_RH.f_buffer[i].time_stamp = 0; //reset time stamp, and restart to measure duration
			}
		}

		// (Step2) Calculate torque and sum
		uint8_t t_idx = fvectorObj_RH.f_buffer[i].mode_idx;
 800684e:	49ab      	ldr	r1, [pc, #684]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 8006850:	687a      	ldr	r2, [r7, #4]
 8006852:	4613      	mov	r3, r2
 8006854:	005b      	lsls	r3, r3, #1
 8006856:	4413      	add	r3, r2
 8006858:	011b      	lsls	r3, r3, #4
 800685a:	440b      	add	r3, r1
 800685c:	781b      	ldrb	r3, [r3, #0]
 800685e:	70fb      	strb	r3, [r7, #3]

		fvectorObj_RH.f_buffer[i].tau = fvectorObj_RH.mode_param[t_idx].b1 * fvectorObj_RH.f_buffer[i].tau_old1 + \
 8006860:	78fb      	ldrb	r3, [r7, #3]
 8006862:	4aa6      	ldr	r2, [pc, #664]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 8006864:	019b      	lsls	r3, r3, #6
 8006866:	4413      	add	r3, r2
 8006868:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 800686c:	ed93 6b00 	vldr	d6, [r3]
 8006870:	49a2      	ldr	r1, [pc, #648]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 8006872:	687a      	ldr	r2, [r7, #4]
 8006874:	4613      	mov	r3, r2
 8006876:	005b      	lsls	r3, r3, #1
 8006878:	4413      	add	r3, r2
 800687a:	011b      	lsls	r3, r3, #4
 800687c:	440b      	add	r3, r1
 800687e:	330c      	adds	r3, #12
 8006880:	edd3 7a00 	vldr	s15, [r3]
 8006884:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8006888:	ee26 6b07 	vmul.f64	d6, d6, d7
				fvectorObj_RH.mode_param[t_idx].b2 * fvectorObj_RH.f_buffer[i].tau_old2 + \
 800688c:	78fb      	ldrb	r3, [r7, #3]
 800688e:	4a9b      	ldr	r2, [pc, #620]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 8006890:	019b      	lsls	r3, r3, #6
 8006892:	4413      	add	r3, r2
 8006894:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8006898:	ed93 5b00 	vldr	d5, [r3]
 800689c:	4997      	ldr	r1, [pc, #604]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 800689e:	687a      	ldr	r2, [r7, #4]
 80068a0:	4613      	mov	r3, r2
 80068a2:	005b      	lsls	r3, r3, #1
 80068a4:	4413      	add	r3, r2
 80068a6:	011b      	lsls	r3, r3, #4
 80068a8:	440b      	add	r3, r1
 80068aa:	3310      	adds	r3, #16
 80068ac:	edd3 7a00 	vldr	s15, [r3]
 80068b0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80068b4:	ee25 7b07 	vmul.f64	d7, d5, d7
		fvectorObj_RH.f_buffer[i].tau = fvectorObj_RH.mode_param[t_idx].b1 * fvectorObj_RH.f_buffer[i].tau_old1 + \
 80068b8:	ee36 6b07 	vadd.f64	d6, d6, d7
				fvectorObj_RH.mode_param[t_idx].a0 * fvectorObj_RH.f_buffer[i].u + \
 80068bc:	78fb      	ldrb	r3, [r7, #3]
 80068be:	4a8f      	ldr	r2, [pc, #572]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 80068c0:	3308      	adds	r3, #8
 80068c2:	019b      	lsls	r3, r3, #6
 80068c4:	4413      	add	r3, r2
 80068c6:	ed93 5b00 	vldr	d5, [r3]
 80068ca:	498c      	ldr	r1, [pc, #560]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 80068cc:	687a      	ldr	r2, [r7, #4]
 80068ce:	4613      	mov	r3, r2
 80068d0:	005b      	lsls	r3, r3, #1
 80068d2:	4413      	add	r3, r2
 80068d4:	011b      	lsls	r3, r3, #4
 80068d6:	440b      	add	r3, r1
 80068d8:	3314      	adds	r3, #20
 80068da:	edd3 7a00 	vldr	s15, [r3]
 80068de:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80068e2:	ee25 7b07 	vmul.f64	d7, d5, d7
				fvectorObj_RH.mode_param[t_idx].b2 * fvectorObj_RH.f_buffer[i].tau_old2 + \
 80068e6:	ee36 6b07 	vadd.f64	d6, d6, d7
				fvectorObj_RH.mode_param[t_idx].a1 * fvectorObj_RH.f_buffer[i].u_old1 + \
 80068ea:	78fb      	ldrb	r3, [r7, #3]
 80068ec:	4a83      	ldr	r2, [pc, #524]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 80068ee:	019b      	lsls	r3, r3, #6
 80068f0:	4413      	add	r3, r2
 80068f2:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 80068f6:	ed93 5b00 	vldr	d5, [r3]
 80068fa:	4980      	ldr	r1, [pc, #512]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 80068fc:	687a      	ldr	r2, [r7, #4]
 80068fe:	4613      	mov	r3, r2
 8006900:	005b      	lsls	r3, r3, #1
 8006902:	4413      	add	r3, r2
 8006904:	011b      	lsls	r3, r3, #4
 8006906:	440b      	add	r3, r1
 8006908:	3318      	adds	r3, #24
 800690a:	edd3 7a00 	vldr	s15, [r3]
 800690e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8006912:	ee25 7b07 	vmul.f64	d7, d5, d7
				fvectorObj_RH.mode_param[t_idx].a0 * fvectorObj_RH.f_buffer[i].u + \
 8006916:	ee36 6b07 	vadd.f64	d6, d6, d7
				fvectorObj_RH.mode_param[t_idx].a2 * fvectorObj_RH.f_buffer[i].u_old2;
 800691a:	78fb      	ldrb	r3, [r7, #3]
 800691c:	4a77      	ldr	r2, [pc, #476]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 800691e:	019b      	lsls	r3, r3, #6
 8006920:	4413      	add	r3, r2
 8006922:	f503 7304 	add.w	r3, r3, #528	@ 0x210
 8006926:	ed93 5b00 	vldr	d5, [r3]
 800692a:	4974      	ldr	r1, [pc, #464]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 800692c:	687a      	ldr	r2, [r7, #4]
 800692e:	4613      	mov	r3, r2
 8006930:	005b      	lsls	r3, r3, #1
 8006932:	4413      	add	r3, r2
 8006934:	011b      	lsls	r3, r3, #4
 8006936:	440b      	add	r3, r1
 8006938:	331c      	adds	r3, #28
 800693a:	edd3 7a00 	vldr	s15, [r3]
 800693e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8006942:	ee25 7b07 	vmul.f64	d7, d5, d7
				fvectorObj_RH.mode_param[t_idx].a1 * fvectorObj_RH.f_buffer[i].u_old1 + \
 8006946:	ee36 7b07 	vadd.f64	d7, d6, d7
 800694a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
		fvectorObj_RH.f_buffer[i].tau = fvectorObj_RH.mode_param[t_idx].b1 * fvectorObj_RH.f_buffer[i].tau_old1 + \
 800694e:	496b      	ldr	r1, [pc, #428]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 8006950:	687a      	ldr	r2, [r7, #4]
 8006952:	4613      	mov	r3, r2
 8006954:	005b      	lsls	r3, r3, #1
 8006956:	4413      	add	r3, r2
 8006958:	011b      	lsls	r3, r3, #4
 800695a:	440b      	add	r3, r1
 800695c:	3308      	adds	r3, #8
 800695e:	edc3 7a00 	vstr	s15, [r3]

		fvectorObj_RH.f_buffer[i].tau_old2 = fvectorObj_RH.f_buffer[i].tau_old1;
 8006962:	4966      	ldr	r1, [pc, #408]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 8006964:	687a      	ldr	r2, [r7, #4]
 8006966:	4613      	mov	r3, r2
 8006968:	005b      	lsls	r3, r3, #1
 800696a:	4413      	add	r3, r2
 800696c:	011b      	lsls	r3, r3, #4
 800696e:	440b      	add	r3, r1
 8006970:	330c      	adds	r3, #12
 8006972:	6819      	ldr	r1, [r3, #0]
 8006974:	4861      	ldr	r0, [pc, #388]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 8006976:	687a      	ldr	r2, [r7, #4]
 8006978:	4613      	mov	r3, r2
 800697a:	005b      	lsls	r3, r3, #1
 800697c:	4413      	add	r3, r2
 800697e:	011b      	lsls	r3, r3, #4
 8006980:	4403      	add	r3, r0
 8006982:	3310      	adds	r3, #16
 8006984:	6019      	str	r1, [r3, #0]
		fvectorObj_RH.f_buffer[i].tau_old1 = fvectorObj_RH.f_buffer[i].tau;
 8006986:	495d      	ldr	r1, [pc, #372]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 8006988:	687a      	ldr	r2, [r7, #4]
 800698a:	4613      	mov	r3, r2
 800698c:	005b      	lsls	r3, r3, #1
 800698e:	4413      	add	r3, r2
 8006990:	011b      	lsls	r3, r3, #4
 8006992:	440b      	add	r3, r1
 8006994:	3308      	adds	r3, #8
 8006996:	6819      	ldr	r1, [r3, #0]
 8006998:	4858      	ldr	r0, [pc, #352]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 800699a:	687a      	ldr	r2, [r7, #4]
 800699c:	4613      	mov	r3, r2
 800699e:	005b      	lsls	r3, r3, #1
 80069a0:	4413      	add	r3, r2
 80069a2:	011b      	lsls	r3, r3, #4
 80069a4:	4403      	add	r3, r0
 80069a6:	330c      	adds	r3, #12
 80069a8:	6019      	str	r1, [r3, #0]
		fvectorObj_RH.f_buffer[i].u_old2   = fvectorObj_RH.f_buffer[i].u_old1;
 80069aa:	4954      	ldr	r1, [pc, #336]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 80069ac:	687a      	ldr	r2, [r7, #4]
 80069ae:	4613      	mov	r3, r2
 80069b0:	005b      	lsls	r3, r3, #1
 80069b2:	4413      	add	r3, r2
 80069b4:	011b      	lsls	r3, r3, #4
 80069b6:	440b      	add	r3, r1
 80069b8:	3318      	adds	r3, #24
 80069ba:	6819      	ldr	r1, [r3, #0]
 80069bc:	484f      	ldr	r0, [pc, #316]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 80069be:	687a      	ldr	r2, [r7, #4]
 80069c0:	4613      	mov	r3, r2
 80069c2:	005b      	lsls	r3, r3, #1
 80069c4:	4413      	add	r3, r2
 80069c6:	011b      	lsls	r3, r3, #4
 80069c8:	4403      	add	r3, r0
 80069ca:	331c      	adds	r3, #28
 80069cc:	6019      	str	r1, [r3, #0]
		fvectorObj_RH.f_buffer[i].u_old1 = fvectorObj_RH.f_buffer[i].u;
 80069ce:	494b      	ldr	r1, [pc, #300]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 80069d0:	687a      	ldr	r2, [r7, #4]
 80069d2:	4613      	mov	r3, r2
 80069d4:	005b      	lsls	r3, r3, #1
 80069d6:	4413      	add	r3, r2
 80069d8:	011b      	lsls	r3, r3, #4
 80069da:	440b      	add	r3, r1
 80069dc:	3314      	adds	r3, #20
 80069de:	6819      	ldr	r1, [r3, #0]
 80069e0:	4846      	ldr	r0, [pc, #280]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 80069e2:	687a      	ldr	r2, [r7, #4]
 80069e4:	4613      	mov	r3, r2
 80069e6:	005b      	lsls	r3, r3, #1
 80069e8:	4413      	add	r3, r2
 80069ea:	011b      	lsls	r3, r3, #4
 80069ec:	4403      	add	r3, r0
 80069ee:	3318      	adds	r3, #24
 80069f0:	6019      	str	r1, [r3, #0]
		fvectorObj_RH.f_buffer[i].u = 0;
 80069f2:	4942      	ldr	r1, [pc, #264]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 80069f4:	687a      	ldr	r2, [r7, #4]
 80069f6:	4613      	mov	r3, r2
 80069f8:	005b      	lsls	r3, r3, #1
 80069fa:	4413      	add	r3, r2
 80069fc:	011b      	lsls	r3, r3, #4
 80069fe:	440b      	add	r3, r1
 8006a00:	3314      	adds	r3, #20
 8006a02:	f04f 0200 	mov.w	r2, #0
 8006a06:	601a      	str	r2, [r3, #0]

		fvectorObj_RH.input += fvectorObj_RH.f_buffer[i].tau;
 8006a08:	4b3c      	ldr	r3, [pc, #240]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 8006a0a:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 8006a0e:	ed93 7a00 	vldr	s14, [r3]
 8006a12:	493a      	ldr	r1, [pc, #232]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 8006a14:	687a      	ldr	r2, [r7, #4]
 8006a16:	4613      	mov	r3, r2
 8006a18:	005b      	lsls	r3, r3, #1
 8006a1a:	4413      	add	r3, r2
 8006a1c:	011b      	lsls	r3, r3, #4
 8006a1e:	440b      	add	r3, r1
 8006a20:	3308      	adds	r3, #8
 8006a22:	edd3 7a00 	vldr	s15, [r3]
 8006a26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006a2a:	4b34      	ldr	r3, [pc, #208]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 8006a2c:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 8006a30:	edc3 7a00 	vstr	s15, [r3]

		// Step 3. Update times
		if (fvectorObj_RH.f_buffer[i].is_full)	{
 8006a34:	4931      	ldr	r1, [pc, #196]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 8006a36:	687a      	ldr	r2, [r7, #4]
 8006a38:	4613      	mov	r3, r2
 8006a3a:	005b      	lsls	r3, r3, #1
 8006a3c:	4413      	add	r3, r2
 8006a3e:	011b      	lsls	r3, r3, #4
 8006a40:	440b      	add	r3, r1
 8006a42:	3328      	adds	r3, #40	@ 0x28
 8006a44:	781b      	ldrb	r3, [r3, #0]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d012      	beq.n	8006a70 <Run_F_Vector_Decoder_RH+0x2ac>
			fvectorObj_RH.f_buffer[i].time_stamp++;
 8006a4a:	492c      	ldr	r1, [pc, #176]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 8006a4c:	687a      	ldr	r2, [r7, #4]
 8006a4e:	4613      	mov	r3, r2
 8006a50:	005b      	lsls	r3, r3, #1
 8006a52:	4413      	add	r3, r2
 8006a54:	011b      	lsls	r3, r3, #4
 8006a56:	440b      	add	r3, r1
 8006a58:	3324      	adds	r3, #36	@ 0x24
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	1c59      	adds	r1, r3, #1
 8006a5e:	4827      	ldr	r0, [pc, #156]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 8006a60:	687a      	ldr	r2, [r7, #4]
 8006a62:	4613      	mov	r3, r2
 8006a64:	005b      	lsls	r3, r3, #1
 8006a66:	4413      	add	r3, r2
 8006a68:	011b      	lsls	r3, r3, #4
 8006a6a:	4403      	add	r3, r0
 8006a6c:	3324      	adds	r3, #36	@ 0x24
 8006a6e:	6019      	str	r1, [r3, #0]
		}

		// Step 4. Check F-vector erase condition
		if (fvectorObj_RH.f_buffer[i].time_stamp >= (fvectorObj_RH.f_buffer[i].t_end + fvectorObj_RH.f_buffer[i].delay)) {
 8006a70:	4922      	ldr	r1, [pc, #136]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 8006a72:	687a      	ldr	r2, [r7, #4]
 8006a74:	4613      	mov	r3, r2
 8006a76:	005b      	lsls	r3, r3, #1
 8006a78:	4413      	add	r3, r2
 8006a7a:	011b      	lsls	r3, r3, #4
 8006a7c:	440b      	add	r3, r1
 8006a7e:	3324      	adds	r3, #36	@ 0x24
 8006a80:	6819      	ldr	r1, [r3, #0]
 8006a82:	481e      	ldr	r0, [pc, #120]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 8006a84:	687a      	ldr	r2, [r7, #4]
 8006a86:	4613      	mov	r3, r2
 8006a88:	005b      	lsls	r3, r3, #1
 8006a8a:	4413      	add	r3, r2
 8006a8c:	011b      	lsls	r3, r3, #4
 8006a8e:	4403      	add	r3, r0
 8006a90:	3320      	adds	r3, #32
 8006a92:	6818      	ldr	r0, [r3, #0]
 8006a94:	4c19      	ldr	r4, [pc, #100]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 8006a96:	687a      	ldr	r2, [r7, #4]
 8006a98:	4613      	mov	r3, r2
 8006a9a:	005b      	lsls	r3, r3, #1
 8006a9c:	4413      	add	r3, r2
 8006a9e:	011b      	lsls	r3, r3, #4
 8006aa0:	4423      	add	r3, r4
 8006aa2:	3304      	adds	r3, #4
 8006aa4:	881b      	ldrh	r3, [r3, #0]
 8006aa6:	4403      	add	r3, r0
 8006aa8:	4299      	cmp	r1, r3
 8006aaa:	d315      	bcc.n	8006ad8 <Run_F_Vector_Decoder_RH+0x314>
			memset(&fvectorObj_RH.f_buffer[i], 0, sizeof(F_Vector));
 8006aac:	687a      	ldr	r2, [r7, #4]
 8006aae:	4613      	mov	r3, r2
 8006ab0:	005b      	lsls	r3, r3, #1
 8006ab2:	4413      	add	r3, r2
 8006ab4:	011b      	lsls	r3, r3, #4
 8006ab6:	4a11      	ldr	r2, [pc, #68]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 8006ab8:	4413      	add	r3, r2
 8006aba:	2230      	movs	r2, #48	@ 0x30
 8006abc:	2100      	movs	r1, #0
 8006abe:	4618      	mov	r0, r3
 8006ac0:	f018 ff83 	bl	801f9ca <memset>
			fvectorObj_RH.f_buffer[i].is_full = 0;
 8006ac4:	490d      	ldr	r1, [pc, #52]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 8006ac6:	687a      	ldr	r2, [r7, #4]
 8006ac8:	4613      	mov	r3, r2
 8006aca:	005b      	lsls	r3, r3, #1
 8006acc:	4413      	add	r3, r2
 8006ace:	011b      	lsls	r3, r3, #4
 8006ad0:	440b      	add	r3, r1
 8006ad2:	3328      	adds	r3, #40	@ 0x28
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < F_VECTOR_BUFF_SIZE; i++) {
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	3301      	adds	r3, #1
 8006adc:	607b      	str	r3, [r7, #4]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2b09      	cmp	r3, #9
 8006ae2:	f77f ae7d 	ble.w	80067e0 <Run_F_Vector_Decoder_RH+0x1c>
		}
	}

	f_vector_input_RH = fvectorObj_RH.input;
 8006ae6:	4b05      	ldr	r3, [pc, #20]	@ (8006afc <Run_F_Vector_Decoder_RH+0x338>)
 8006ae8:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4a04      	ldr	r2, [pc, #16]	@ (8006b00 <Run_F_Vector_Decoder_RH+0x33c>)
 8006af0:	6013      	str	r3, [r2, #0]

	return 0;
 8006af2:	2300      	movs	r3, #0
}
 8006af4:	4618      	mov	r0, r3
 8006af6:	370c      	adds	r7, #12
 8006af8:	46bd      	mov	sp, r7
 8006afa:	bd90      	pop	{r4, r7, pc}
 8006afc:	24001700 	.word	0x24001700
 8006b00:	24000858 	.word	0x24000858

08006b04 <Ext_F_Vector_Decoder_RH>:

static int Ext_F_Vector_Decoder_RH()
{
 8006b04:	b480      	push	{r7}
 8006b06:	b083      	sub	sp, #12
 8006b08:	af00      	add	r7, sp, #0
	fvectorObj_RH.input = 0;
 8006b0a:	4b2c      	ldr	r3, [pc, #176]	@ (8006bbc <Ext_F_Vector_Decoder_RH+0xb8>)
 8006b0c:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 8006b10:	f04f 0200 	mov.w	r2, #0
 8006b14:	601a      	str	r2, [r3, #0]

	for (int i = 0; i < F_VECTOR_BUFF_SIZE; ++i) {
 8006b16:	2300      	movs	r3, #0
 8006b18:	607b      	str	r3, [r7, #4]
 8006b1a:	e044      	b.n	8006ba6 <Ext_F_Vector_Decoder_RH+0xa2>
		fvectorObj_RH.f_buffer[i].u = 0;
 8006b1c:	4927      	ldr	r1, [pc, #156]	@ (8006bbc <Ext_F_Vector_Decoder_RH+0xb8>)
 8006b1e:	687a      	ldr	r2, [r7, #4]
 8006b20:	4613      	mov	r3, r2
 8006b22:	005b      	lsls	r3, r3, #1
 8006b24:	4413      	add	r3, r2
 8006b26:	011b      	lsls	r3, r3, #4
 8006b28:	440b      	add	r3, r1
 8006b2a:	3314      	adds	r3, #20
 8006b2c:	f04f 0200 	mov.w	r2, #0
 8006b30:	601a      	str	r2, [r3, #0]
		fvectorObj_RH.f_buffer[i].u_old1 = 0;
 8006b32:	4922      	ldr	r1, [pc, #136]	@ (8006bbc <Ext_F_Vector_Decoder_RH+0xb8>)
 8006b34:	687a      	ldr	r2, [r7, #4]
 8006b36:	4613      	mov	r3, r2
 8006b38:	005b      	lsls	r3, r3, #1
 8006b3a:	4413      	add	r3, r2
 8006b3c:	011b      	lsls	r3, r3, #4
 8006b3e:	440b      	add	r3, r1
 8006b40:	3318      	adds	r3, #24
 8006b42:	f04f 0200 	mov.w	r2, #0
 8006b46:	601a      	str	r2, [r3, #0]
		fvectorObj_RH.f_buffer[i].u_old2 = 0;
 8006b48:	491c      	ldr	r1, [pc, #112]	@ (8006bbc <Ext_F_Vector_Decoder_RH+0xb8>)
 8006b4a:	687a      	ldr	r2, [r7, #4]
 8006b4c:	4613      	mov	r3, r2
 8006b4e:	005b      	lsls	r3, r3, #1
 8006b50:	4413      	add	r3, r2
 8006b52:	011b      	lsls	r3, r3, #4
 8006b54:	440b      	add	r3, r1
 8006b56:	331c      	adds	r3, #28
 8006b58:	f04f 0200 	mov.w	r2, #0
 8006b5c:	601a      	str	r2, [r3, #0]
		fvectorObj_RH.f_buffer[i].tau = 0;
 8006b5e:	4917      	ldr	r1, [pc, #92]	@ (8006bbc <Ext_F_Vector_Decoder_RH+0xb8>)
 8006b60:	687a      	ldr	r2, [r7, #4]
 8006b62:	4613      	mov	r3, r2
 8006b64:	005b      	lsls	r3, r3, #1
 8006b66:	4413      	add	r3, r2
 8006b68:	011b      	lsls	r3, r3, #4
 8006b6a:	440b      	add	r3, r1
 8006b6c:	3308      	adds	r3, #8
 8006b6e:	f04f 0200 	mov.w	r2, #0
 8006b72:	601a      	str	r2, [r3, #0]
		fvectorObj_RH.f_buffer[i].tau_old1 = 0;
 8006b74:	4911      	ldr	r1, [pc, #68]	@ (8006bbc <Ext_F_Vector_Decoder_RH+0xb8>)
 8006b76:	687a      	ldr	r2, [r7, #4]
 8006b78:	4613      	mov	r3, r2
 8006b7a:	005b      	lsls	r3, r3, #1
 8006b7c:	4413      	add	r3, r2
 8006b7e:	011b      	lsls	r3, r3, #4
 8006b80:	440b      	add	r3, r1
 8006b82:	330c      	adds	r3, #12
 8006b84:	f04f 0200 	mov.w	r2, #0
 8006b88:	601a      	str	r2, [r3, #0]
		fvectorObj_RH.f_buffer[i].tau_old2 = 0;
 8006b8a:	490c      	ldr	r1, [pc, #48]	@ (8006bbc <Ext_F_Vector_Decoder_RH+0xb8>)
 8006b8c:	687a      	ldr	r2, [r7, #4]
 8006b8e:	4613      	mov	r3, r2
 8006b90:	005b      	lsls	r3, r3, #1
 8006b92:	4413      	add	r3, r2
 8006b94:	011b      	lsls	r3, r3, #4
 8006b96:	440b      	add	r3, r1
 8006b98:	3310      	adds	r3, #16
 8006b9a:	f04f 0200 	mov.w	r2, #0
 8006b9e:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < F_VECTOR_BUFF_SIZE; ++i) {
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	3301      	adds	r3, #1
 8006ba4:	607b      	str	r3, [r7, #4]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2b09      	cmp	r3, #9
 8006baa:	ddb7      	ble.n	8006b1c <Ext_F_Vector_Decoder_RH+0x18>
	}
	return 0;
 8006bac:	2300      	movs	r3, #0
}
 8006bae:	4618      	mov	r0, r3
 8006bb0:	370c      	adds	r7, #12
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb8:	4770      	bx	lr
 8006bba:	bf00      	nop
 8006bbc:	24001700 	.word	0x24001700

08006bc0 <Run_F_Vector_Decoder_LH>:

/* F Vector-based Torque Generation */
static int Run_F_Vector_Decoder_LH()
{
 8006bc0:	b590      	push	{r4, r7, lr}
 8006bc2:	b083      	sub	sp, #12
 8006bc4:	af00      	add	r7, sp, #0
	fvectorObj_LH.input = 0;
 8006bc6:	4b04      	ldr	r3, [pc, #16]	@ (8006bd8 <Run_F_Vector_Decoder_LH+0x18>)
 8006bc8:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 8006bcc:	f04f 0200 	mov.w	r2, #0
 8006bd0:	601a      	str	r2, [r3, #0]

	for (int i = 0; i < F_VECTOR_BUFF_SIZE; i++) {
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	607b      	str	r3, [r7, #4]
 8006bd6:	e180      	b.n	8006eda <Run_F_Vector_Decoder_LH+0x31a>
 8006bd8:	24001b90 	.word	0x24001b90
		// Step 1. Check time delay
		if (fvectorObj_LH.f_buffer[i].is_full)	{
 8006bdc:	49c6      	ldr	r1, [pc, #792]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006bde:	687a      	ldr	r2, [r7, #4]
 8006be0:	4613      	mov	r3, r2
 8006be2:	005b      	lsls	r3, r3, #1
 8006be4:	4413      	add	r3, r2
 8006be6:	011b      	lsls	r3, r3, #4
 8006be8:	440b      	add	r3, r1
 8006bea:	3328      	adds	r3, #40	@ 0x28
 8006bec:	781b      	ldrb	r3, [r3, #0]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d02b      	beq.n	8006c4a <Run_F_Vector_Decoder_LH+0x8a>
			if (fvectorObj_LH.f_buffer[i].time_stamp == fvectorObj_LH.f_buffer[i].delay) {
 8006bf2:	49c1      	ldr	r1, [pc, #772]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006bf4:	687a      	ldr	r2, [r7, #4]
 8006bf6:	4613      	mov	r3, r2
 8006bf8:	005b      	lsls	r3, r3, #1
 8006bfa:	4413      	add	r3, r2
 8006bfc:	011b      	lsls	r3, r3, #4
 8006bfe:	440b      	add	r3, r1
 8006c00:	3324      	adds	r3, #36	@ 0x24
 8006c02:	6819      	ldr	r1, [r3, #0]
 8006c04:	48bc      	ldr	r0, [pc, #752]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006c06:	687a      	ldr	r2, [r7, #4]
 8006c08:	4613      	mov	r3, r2
 8006c0a:	005b      	lsls	r3, r3, #1
 8006c0c:	4413      	add	r3, r2
 8006c0e:	011b      	lsls	r3, r3, #4
 8006c10:	4403      	add	r3, r0
 8006c12:	3304      	adds	r3, #4
 8006c14:	881b      	ldrh	r3, [r3, #0]
 8006c16:	4299      	cmp	r1, r3
 8006c18:	d117      	bne.n	8006c4a <Run_F_Vector_Decoder_LH+0x8a>
				fvectorObj_LH.f_buffer[i].u = fvectorObj_LH.f_buffer[i].tau_max;
 8006c1a:	49b7      	ldr	r1, [pc, #732]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006c1c:	687a      	ldr	r2, [r7, #4]
 8006c1e:	4613      	mov	r3, r2
 8006c20:	005b      	lsls	r3, r3, #1
 8006c22:	4413      	add	r3, r2
 8006c24:	011b      	lsls	r3, r3, #4
 8006c26:	440b      	add	r3, r1
 8006c28:	3302      	adds	r3, #2
 8006c2a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006c2e:	ee07 3a90 	vmov	s15, r3
 8006c32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006c36:	49b0      	ldr	r1, [pc, #704]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006c38:	687a      	ldr	r2, [r7, #4]
 8006c3a:	4613      	mov	r3, r2
 8006c3c:	005b      	lsls	r3, r3, #1
 8006c3e:	4413      	add	r3, r2
 8006c40:	011b      	lsls	r3, r3, #4
 8006c42:	440b      	add	r3, r1
 8006c44:	3314      	adds	r3, #20
 8006c46:	edc3 7a00 	vstr	s15, [r3]
				//fvectorObj_LH.f_buffer[i].time_stamp = 0; //reset time stamp, and restart to measure duration
			}
		}

		// (Step2) Calculate torque and sum
		uint8_t t_idx = fvectorObj_LH.f_buffer[i].mode_idx;
 8006c4a:	49ab      	ldr	r1, [pc, #684]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006c4c:	687a      	ldr	r2, [r7, #4]
 8006c4e:	4613      	mov	r3, r2
 8006c50:	005b      	lsls	r3, r3, #1
 8006c52:	4413      	add	r3, r2
 8006c54:	011b      	lsls	r3, r3, #4
 8006c56:	440b      	add	r3, r1
 8006c58:	781b      	ldrb	r3, [r3, #0]
 8006c5a:	70fb      	strb	r3, [r7, #3]

		fvectorObj_LH.f_buffer[i].tau = fvectorObj_LH.mode_param[t_idx].b1 * fvectorObj_LH.f_buffer[i].tau_old1 + \
 8006c5c:	78fb      	ldrb	r3, [r7, #3]
 8006c5e:	4aa6      	ldr	r2, [pc, #664]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006c60:	019b      	lsls	r3, r3, #6
 8006c62:	4413      	add	r3, r2
 8006c64:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 8006c68:	ed93 6b00 	vldr	d6, [r3]
 8006c6c:	49a2      	ldr	r1, [pc, #648]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006c6e:	687a      	ldr	r2, [r7, #4]
 8006c70:	4613      	mov	r3, r2
 8006c72:	005b      	lsls	r3, r3, #1
 8006c74:	4413      	add	r3, r2
 8006c76:	011b      	lsls	r3, r3, #4
 8006c78:	440b      	add	r3, r1
 8006c7a:	330c      	adds	r3, #12
 8006c7c:	edd3 7a00 	vldr	s15, [r3]
 8006c80:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8006c84:	ee26 6b07 	vmul.f64	d6, d6, d7
				fvectorObj_LH.mode_param[t_idx].b2 * fvectorObj_LH.f_buffer[i].tau_old2 + \
 8006c88:	78fb      	ldrb	r3, [r7, #3]
 8006c8a:	4a9b      	ldr	r2, [pc, #620]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006c8c:	019b      	lsls	r3, r3, #6
 8006c8e:	4413      	add	r3, r2
 8006c90:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8006c94:	ed93 5b00 	vldr	d5, [r3]
 8006c98:	4997      	ldr	r1, [pc, #604]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006c9a:	687a      	ldr	r2, [r7, #4]
 8006c9c:	4613      	mov	r3, r2
 8006c9e:	005b      	lsls	r3, r3, #1
 8006ca0:	4413      	add	r3, r2
 8006ca2:	011b      	lsls	r3, r3, #4
 8006ca4:	440b      	add	r3, r1
 8006ca6:	3310      	adds	r3, #16
 8006ca8:	edd3 7a00 	vldr	s15, [r3]
 8006cac:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8006cb0:	ee25 7b07 	vmul.f64	d7, d5, d7
		fvectorObj_LH.f_buffer[i].tau = fvectorObj_LH.mode_param[t_idx].b1 * fvectorObj_LH.f_buffer[i].tau_old1 + \
 8006cb4:	ee36 6b07 	vadd.f64	d6, d6, d7
				fvectorObj_LH.mode_param[t_idx].a0 * fvectorObj_LH.f_buffer[i].u + \
 8006cb8:	78fb      	ldrb	r3, [r7, #3]
 8006cba:	4a8f      	ldr	r2, [pc, #572]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006cbc:	3308      	adds	r3, #8
 8006cbe:	019b      	lsls	r3, r3, #6
 8006cc0:	4413      	add	r3, r2
 8006cc2:	ed93 5b00 	vldr	d5, [r3]
 8006cc6:	498c      	ldr	r1, [pc, #560]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006cc8:	687a      	ldr	r2, [r7, #4]
 8006cca:	4613      	mov	r3, r2
 8006ccc:	005b      	lsls	r3, r3, #1
 8006cce:	4413      	add	r3, r2
 8006cd0:	011b      	lsls	r3, r3, #4
 8006cd2:	440b      	add	r3, r1
 8006cd4:	3314      	adds	r3, #20
 8006cd6:	edd3 7a00 	vldr	s15, [r3]
 8006cda:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8006cde:	ee25 7b07 	vmul.f64	d7, d5, d7
				fvectorObj_LH.mode_param[t_idx].b2 * fvectorObj_LH.f_buffer[i].tau_old2 + \
 8006ce2:	ee36 6b07 	vadd.f64	d6, d6, d7
				fvectorObj_LH.mode_param[t_idx].a1 * fvectorObj_LH.f_buffer[i].u_old1 + \
 8006ce6:	78fb      	ldrb	r3, [r7, #3]
 8006ce8:	4a83      	ldr	r2, [pc, #524]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006cea:	019b      	lsls	r3, r3, #6
 8006cec:	4413      	add	r3, r2
 8006cee:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8006cf2:	ed93 5b00 	vldr	d5, [r3]
 8006cf6:	4980      	ldr	r1, [pc, #512]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006cf8:	687a      	ldr	r2, [r7, #4]
 8006cfa:	4613      	mov	r3, r2
 8006cfc:	005b      	lsls	r3, r3, #1
 8006cfe:	4413      	add	r3, r2
 8006d00:	011b      	lsls	r3, r3, #4
 8006d02:	440b      	add	r3, r1
 8006d04:	3318      	adds	r3, #24
 8006d06:	edd3 7a00 	vldr	s15, [r3]
 8006d0a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8006d0e:	ee25 7b07 	vmul.f64	d7, d5, d7
				fvectorObj_LH.mode_param[t_idx].a0 * fvectorObj_LH.f_buffer[i].u + \
 8006d12:	ee36 6b07 	vadd.f64	d6, d6, d7
				fvectorObj_LH.mode_param[t_idx].a2 * fvectorObj_LH.f_buffer[i].u_old2;
 8006d16:	78fb      	ldrb	r3, [r7, #3]
 8006d18:	4a77      	ldr	r2, [pc, #476]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006d1a:	019b      	lsls	r3, r3, #6
 8006d1c:	4413      	add	r3, r2
 8006d1e:	f503 7304 	add.w	r3, r3, #528	@ 0x210
 8006d22:	ed93 5b00 	vldr	d5, [r3]
 8006d26:	4974      	ldr	r1, [pc, #464]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006d28:	687a      	ldr	r2, [r7, #4]
 8006d2a:	4613      	mov	r3, r2
 8006d2c:	005b      	lsls	r3, r3, #1
 8006d2e:	4413      	add	r3, r2
 8006d30:	011b      	lsls	r3, r3, #4
 8006d32:	440b      	add	r3, r1
 8006d34:	331c      	adds	r3, #28
 8006d36:	edd3 7a00 	vldr	s15, [r3]
 8006d3a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8006d3e:	ee25 7b07 	vmul.f64	d7, d5, d7
				fvectorObj_LH.mode_param[t_idx].a1 * fvectorObj_LH.f_buffer[i].u_old1 + \
 8006d42:	ee36 7b07 	vadd.f64	d7, d6, d7
 8006d46:	eef7 7bc7 	vcvt.f32.f64	s15, d7
		fvectorObj_LH.f_buffer[i].tau = fvectorObj_LH.mode_param[t_idx].b1 * fvectorObj_LH.f_buffer[i].tau_old1 + \
 8006d4a:	496b      	ldr	r1, [pc, #428]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006d4c:	687a      	ldr	r2, [r7, #4]
 8006d4e:	4613      	mov	r3, r2
 8006d50:	005b      	lsls	r3, r3, #1
 8006d52:	4413      	add	r3, r2
 8006d54:	011b      	lsls	r3, r3, #4
 8006d56:	440b      	add	r3, r1
 8006d58:	3308      	adds	r3, #8
 8006d5a:	edc3 7a00 	vstr	s15, [r3]

		fvectorObj_LH.f_buffer[i].tau_old2 = fvectorObj_LH.f_buffer[i].tau_old1;
 8006d5e:	4966      	ldr	r1, [pc, #408]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006d60:	687a      	ldr	r2, [r7, #4]
 8006d62:	4613      	mov	r3, r2
 8006d64:	005b      	lsls	r3, r3, #1
 8006d66:	4413      	add	r3, r2
 8006d68:	011b      	lsls	r3, r3, #4
 8006d6a:	440b      	add	r3, r1
 8006d6c:	330c      	adds	r3, #12
 8006d6e:	6819      	ldr	r1, [r3, #0]
 8006d70:	4861      	ldr	r0, [pc, #388]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006d72:	687a      	ldr	r2, [r7, #4]
 8006d74:	4613      	mov	r3, r2
 8006d76:	005b      	lsls	r3, r3, #1
 8006d78:	4413      	add	r3, r2
 8006d7a:	011b      	lsls	r3, r3, #4
 8006d7c:	4403      	add	r3, r0
 8006d7e:	3310      	adds	r3, #16
 8006d80:	6019      	str	r1, [r3, #0]
		fvectorObj_LH.f_buffer[i].tau_old1 = fvectorObj_LH.f_buffer[i].tau;
 8006d82:	495d      	ldr	r1, [pc, #372]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006d84:	687a      	ldr	r2, [r7, #4]
 8006d86:	4613      	mov	r3, r2
 8006d88:	005b      	lsls	r3, r3, #1
 8006d8a:	4413      	add	r3, r2
 8006d8c:	011b      	lsls	r3, r3, #4
 8006d8e:	440b      	add	r3, r1
 8006d90:	3308      	adds	r3, #8
 8006d92:	6819      	ldr	r1, [r3, #0]
 8006d94:	4858      	ldr	r0, [pc, #352]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006d96:	687a      	ldr	r2, [r7, #4]
 8006d98:	4613      	mov	r3, r2
 8006d9a:	005b      	lsls	r3, r3, #1
 8006d9c:	4413      	add	r3, r2
 8006d9e:	011b      	lsls	r3, r3, #4
 8006da0:	4403      	add	r3, r0
 8006da2:	330c      	adds	r3, #12
 8006da4:	6019      	str	r1, [r3, #0]
		fvectorObj_LH.f_buffer[i].u_old2   = fvectorObj_LH.f_buffer[i].u_old1;
 8006da6:	4954      	ldr	r1, [pc, #336]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006da8:	687a      	ldr	r2, [r7, #4]
 8006daa:	4613      	mov	r3, r2
 8006dac:	005b      	lsls	r3, r3, #1
 8006dae:	4413      	add	r3, r2
 8006db0:	011b      	lsls	r3, r3, #4
 8006db2:	440b      	add	r3, r1
 8006db4:	3318      	adds	r3, #24
 8006db6:	6819      	ldr	r1, [r3, #0]
 8006db8:	484f      	ldr	r0, [pc, #316]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006dba:	687a      	ldr	r2, [r7, #4]
 8006dbc:	4613      	mov	r3, r2
 8006dbe:	005b      	lsls	r3, r3, #1
 8006dc0:	4413      	add	r3, r2
 8006dc2:	011b      	lsls	r3, r3, #4
 8006dc4:	4403      	add	r3, r0
 8006dc6:	331c      	adds	r3, #28
 8006dc8:	6019      	str	r1, [r3, #0]
		fvectorObj_LH.f_buffer[i].u_old1 = fvectorObj_LH.f_buffer[i].u;
 8006dca:	494b      	ldr	r1, [pc, #300]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006dcc:	687a      	ldr	r2, [r7, #4]
 8006dce:	4613      	mov	r3, r2
 8006dd0:	005b      	lsls	r3, r3, #1
 8006dd2:	4413      	add	r3, r2
 8006dd4:	011b      	lsls	r3, r3, #4
 8006dd6:	440b      	add	r3, r1
 8006dd8:	3314      	adds	r3, #20
 8006dda:	6819      	ldr	r1, [r3, #0]
 8006ddc:	4846      	ldr	r0, [pc, #280]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006dde:	687a      	ldr	r2, [r7, #4]
 8006de0:	4613      	mov	r3, r2
 8006de2:	005b      	lsls	r3, r3, #1
 8006de4:	4413      	add	r3, r2
 8006de6:	011b      	lsls	r3, r3, #4
 8006de8:	4403      	add	r3, r0
 8006dea:	3318      	adds	r3, #24
 8006dec:	6019      	str	r1, [r3, #0]
		fvectorObj_LH.f_buffer[i].u = 0;
 8006dee:	4942      	ldr	r1, [pc, #264]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006df0:	687a      	ldr	r2, [r7, #4]
 8006df2:	4613      	mov	r3, r2
 8006df4:	005b      	lsls	r3, r3, #1
 8006df6:	4413      	add	r3, r2
 8006df8:	011b      	lsls	r3, r3, #4
 8006dfa:	440b      	add	r3, r1
 8006dfc:	3314      	adds	r3, #20
 8006dfe:	f04f 0200 	mov.w	r2, #0
 8006e02:	601a      	str	r2, [r3, #0]

		fvectorObj_LH.input += fvectorObj_LH.f_buffer[i].tau;
 8006e04:	4b3c      	ldr	r3, [pc, #240]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006e06:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 8006e0a:	ed93 7a00 	vldr	s14, [r3]
 8006e0e:	493a      	ldr	r1, [pc, #232]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006e10:	687a      	ldr	r2, [r7, #4]
 8006e12:	4613      	mov	r3, r2
 8006e14:	005b      	lsls	r3, r3, #1
 8006e16:	4413      	add	r3, r2
 8006e18:	011b      	lsls	r3, r3, #4
 8006e1a:	440b      	add	r3, r1
 8006e1c:	3308      	adds	r3, #8
 8006e1e:	edd3 7a00 	vldr	s15, [r3]
 8006e22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006e26:	4b34      	ldr	r3, [pc, #208]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006e28:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 8006e2c:	edc3 7a00 	vstr	s15, [r3]

		// Step 3. Update times
		if (fvectorObj_LH.f_buffer[i].is_full)	{
 8006e30:	4931      	ldr	r1, [pc, #196]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006e32:	687a      	ldr	r2, [r7, #4]
 8006e34:	4613      	mov	r3, r2
 8006e36:	005b      	lsls	r3, r3, #1
 8006e38:	4413      	add	r3, r2
 8006e3a:	011b      	lsls	r3, r3, #4
 8006e3c:	440b      	add	r3, r1
 8006e3e:	3328      	adds	r3, #40	@ 0x28
 8006e40:	781b      	ldrb	r3, [r3, #0]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d012      	beq.n	8006e6c <Run_F_Vector_Decoder_LH+0x2ac>
			fvectorObj_LH.f_buffer[i].time_stamp++;
 8006e46:	492c      	ldr	r1, [pc, #176]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006e48:	687a      	ldr	r2, [r7, #4]
 8006e4a:	4613      	mov	r3, r2
 8006e4c:	005b      	lsls	r3, r3, #1
 8006e4e:	4413      	add	r3, r2
 8006e50:	011b      	lsls	r3, r3, #4
 8006e52:	440b      	add	r3, r1
 8006e54:	3324      	adds	r3, #36	@ 0x24
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	1c59      	adds	r1, r3, #1
 8006e5a:	4827      	ldr	r0, [pc, #156]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006e5c:	687a      	ldr	r2, [r7, #4]
 8006e5e:	4613      	mov	r3, r2
 8006e60:	005b      	lsls	r3, r3, #1
 8006e62:	4413      	add	r3, r2
 8006e64:	011b      	lsls	r3, r3, #4
 8006e66:	4403      	add	r3, r0
 8006e68:	3324      	adds	r3, #36	@ 0x24
 8006e6a:	6019      	str	r1, [r3, #0]
		}

		// Step 4. Check F-vector erase condition
		if (fvectorObj_LH.f_buffer[i].time_stamp >= (fvectorObj_LH.f_buffer[i].t_end + fvectorObj_LH.f_buffer[i].delay))	{
 8006e6c:	4922      	ldr	r1, [pc, #136]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006e6e:	687a      	ldr	r2, [r7, #4]
 8006e70:	4613      	mov	r3, r2
 8006e72:	005b      	lsls	r3, r3, #1
 8006e74:	4413      	add	r3, r2
 8006e76:	011b      	lsls	r3, r3, #4
 8006e78:	440b      	add	r3, r1
 8006e7a:	3324      	adds	r3, #36	@ 0x24
 8006e7c:	6819      	ldr	r1, [r3, #0]
 8006e7e:	481e      	ldr	r0, [pc, #120]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006e80:	687a      	ldr	r2, [r7, #4]
 8006e82:	4613      	mov	r3, r2
 8006e84:	005b      	lsls	r3, r3, #1
 8006e86:	4413      	add	r3, r2
 8006e88:	011b      	lsls	r3, r3, #4
 8006e8a:	4403      	add	r3, r0
 8006e8c:	3320      	adds	r3, #32
 8006e8e:	6818      	ldr	r0, [r3, #0]
 8006e90:	4c19      	ldr	r4, [pc, #100]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006e92:	687a      	ldr	r2, [r7, #4]
 8006e94:	4613      	mov	r3, r2
 8006e96:	005b      	lsls	r3, r3, #1
 8006e98:	4413      	add	r3, r2
 8006e9a:	011b      	lsls	r3, r3, #4
 8006e9c:	4423      	add	r3, r4
 8006e9e:	3304      	adds	r3, #4
 8006ea0:	881b      	ldrh	r3, [r3, #0]
 8006ea2:	4403      	add	r3, r0
 8006ea4:	4299      	cmp	r1, r3
 8006ea6:	d315      	bcc.n	8006ed4 <Run_F_Vector_Decoder_LH+0x314>
			memset(&fvectorObj_LH.f_buffer[i], 0, sizeof(F_Vector));
 8006ea8:	687a      	ldr	r2, [r7, #4]
 8006eaa:	4613      	mov	r3, r2
 8006eac:	005b      	lsls	r3, r3, #1
 8006eae:	4413      	add	r3, r2
 8006eb0:	011b      	lsls	r3, r3, #4
 8006eb2:	4a11      	ldr	r2, [pc, #68]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006eb4:	4413      	add	r3, r2
 8006eb6:	2230      	movs	r2, #48	@ 0x30
 8006eb8:	2100      	movs	r1, #0
 8006eba:	4618      	mov	r0, r3
 8006ebc:	f018 fd85 	bl	801f9ca <memset>
			fvectorObj_LH.f_buffer[i].is_full = 0;
 8006ec0:	490d      	ldr	r1, [pc, #52]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006ec2:	687a      	ldr	r2, [r7, #4]
 8006ec4:	4613      	mov	r3, r2
 8006ec6:	005b      	lsls	r3, r3, #1
 8006ec8:	4413      	add	r3, r2
 8006eca:	011b      	lsls	r3, r3, #4
 8006ecc:	440b      	add	r3, r1
 8006ece:	3328      	adds	r3, #40	@ 0x28
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < F_VECTOR_BUFF_SIZE; i++) {
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	3301      	adds	r3, #1
 8006ed8:	607b      	str	r3, [r7, #4]
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2b09      	cmp	r3, #9
 8006ede:	f77f ae7d 	ble.w	8006bdc <Run_F_Vector_Decoder_LH+0x1c>
		}
	}

	f_vector_input_LH = fvectorObj_LH.input;
 8006ee2:	4b05      	ldr	r3, [pc, #20]	@ (8006ef8 <Run_F_Vector_Decoder_LH+0x338>)
 8006ee4:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4a04      	ldr	r2, [pc, #16]	@ (8006efc <Run_F_Vector_Decoder_LH+0x33c>)
 8006eec:	6013      	str	r3, [r2, #0]

	return 0;
 8006eee:	2300      	movs	r3, #0
}
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	370c      	adds	r7, #12
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	bd90      	pop	{r4, r7, pc}
 8006ef8:	24001b90 	.word	0x24001b90
 8006efc:	2400085c 	.word	0x2400085c

08006f00 <Ext_F_Vector_Decoder_LH>:

static int Ext_F_Vector_Decoder_LH()
{
 8006f00:	b480      	push	{r7}
 8006f02:	b083      	sub	sp, #12
 8006f04:	af00      	add	r7, sp, #0
	fvectorObj_LH.input = 0;
 8006f06:	4b2c      	ldr	r3, [pc, #176]	@ (8006fb8 <Ext_F_Vector_Decoder_LH+0xb8>)
 8006f08:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 8006f0c:	f04f 0200 	mov.w	r2, #0
 8006f10:	601a      	str	r2, [r3, #0]

	for (int i = 0; i < F_VECTOR_BUFF_SIZE; ++i) {
 8006f12:	2300      	movs	r3, #0
 8006f14:	607b      	str	r3, [r7, #4]
 8006f16:	e044      	b.n	8006fa2 <Ext_F_Vector_Decoder_LH+0xa2>
		fvectorObj_LH.f_buffer[i].u = 0;
 8006f18:	4927      	ldr	r1, [pc, #156]	@ (8006fb8 <Ext_F_Vector_Decoder_LH+0xb8>)
 8006f1a:	687a      	ldr	r2, [r7, #4]
 8006f1c:	4613      	mov	r3, r2
 8006f1e:	005b      	lsls	r3, r3, #1
 8006f20:	4413      	add	r3, r2
 8006f22:	011b      	lsls	r3, r3, #4
 8006f24:	440b      	add	r3, r1
 8006f26:	3314      	adds	r3, #20
 8006f28:	f04f 0200 	mov.w	r2, #0
 8006f2c:	601a      	str	r2, [r3, #0]
		fvectorObj_LH.f_buffer[i].u_old1 = 0;
 8006f2e:	4922      	ldr	r1, [pc, #136]	@ (8006fb8 <Ext_F_Vector_Decoder_LH+0xb8>)
 8006f30:	687a      	ldr	r2, [r7, #4]
 8006f32:	4613      	mov	r3, r2
 8006f34:	005b      	lsls	r3, r3, #1
 8006f36:	4413      	add	r3, r2
 8006f38:	011b      	lsls	r3, r3, #4
 8006f3a:	440b      	add	r3, r1
 8006f3c:	3318      	adds	r3, #24
 8006f3e:	f04f 0200 	mov.w	r2, #0
 8006f42:	601a      	str	r2, [r3, #0]
		fvectorObj_LH.f_buffer[i].u_old2 = 0;
 8006f44:	491c      	ldr	r1, [pc, #112]	@ (8006fb8 <Ext_F_Vector_Decoder_LH+0xb8>)
 8006f46:	687a      	ldr	r2, [r7, #4]
 8006f48:	4613      	mov	r3, r2
 8006f4a:	005b      	lsls	r3, r3, #1
 8006f4c:	4413      	add	r3, r2
 8006f4e:	011b      	lsls	r3, r3, #4
 8006f50:	440b      	add	r3, r1
 8006f52:	331c      	adds	r3, #28
 8006f54:	f04f 0200 	mov.w	r2, #0
 8006f58:	601a      	str	r2, [r3, #0]
		fvectorObj_LH.f_buffer[i].tau = 0;
 8006f5a:	4917      	ldr	r1, [pc, #92]	@ (8006fb8 <Ext_F_Vector_Decoder_LH+0xb8>)
 8006f5c:	687a      	ldr	r2, [r7, #4]
 8006f5e:	4613      	mov	r3, r2
 8006f60:	005b      	lsls	r3, r3, #1
 8006f62:	4413      	add	r3, r2
 8006f64:	011b      	lsls	r3, r3, #4
 8006f66:	440b      	add	r3, r1
 8006f68:	3308      	adds	r3, #8
 8006f6a:	f04f 0200 	mov.w	r2, #0
 8006f6e:	601a      	str	r2, [r3, #0]
		fvectorObj_LH.f_buffer[i].tau_old1 = 0;
 8006f70:	4911      	ldr	r1, [pc, #68]	@ (8006fb8 <Ext_F_Vector_Decoder_LH+0xb8>)
 8006f72:	687a      	ldr	r2, [r7, #4]
 8006f74:	4613      	mov	r3, r2
 8006f76:	005b      	lsls	r3, r3, #1
 8006f78:	4413      	add	r3, r2
 8006f7a:	011b      	lsls	r3, r3, #4
 8006f7c:	440b      	add	r3, r1
 8006f7e:	330c      	adds	r3, #12
 8006f80:	f04f 0200 	mov.w	r2, #0
 8006f84:	601a      	str	r2, [r3, #0]
		fvectorObj_LH.f_buffer[i].tau_old2 = 0;
 8006f86:	490c      	ldr	r1, [pc, #48]	@ (8006fb8 <Ext_F_Vector_Decoder_LH+0xb8>)
 8006f88:	687a      	ldr	r2, [r7, #4]
 8006f8a:	4613      	mov	r3, r2
 8006f8c:	005b      	lsls	r3, r3, #1
 8006f8e:	4413      	add	r3, r2
 8006f90:	011b      	lsls	r3, r3, #4
 8006f92:	440b      	add	r3, r1
 8006f94:	3310      	adds	r3, #16
 8006f96:	f04f 0200 	mov.w	r2, #0
 8006f9a:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < F_VECTOR_BUFF_SIZE; ++i) {
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	3301      	adds	r3, #1
 8006fa0:	607b      	str	r3, [r7, #4]
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2b09      	cmp	r3, #9
 8006fa6:	ddb7      	ble.n	8006f18 <Ext_F_Vector_Decoder_LH+0x18>
	}
	return 0;
 8006fa8:	2300      	movs	r3, #0
}
 8006faa:	4618      	mov	r0, r3
 8006fac:	370c      	adds	r7, #12
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb4:	4770      	bx	lr
 8006fb6:	bf00      	nop
 8006fb8:	24001b90 	.word	0x24001b90

08006fbc <GetTaskStateCB>:
 *                      PUBLIC FUNCTIONS
 *------------------------------------------------------------
 * @brief Functions that interface with this module.
 */

DOP_COMMON_SDO_CB(msg_hdlr_task)
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b082      	sub	sp, #8
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
 8006fc4:	6039      	str	r1, [r7, #0]
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	2201      	movs	r2, #1
 8006fca:	711a      	strb	r2, [r3, #4]
 8006fcc:	2001      	movs	r0, #1
 8006fce:	f017 febb 	bl	801ed48 <malloc>
 8006fd2:	4603      	mov	r3, r0
 8006fd4:	461a      	mov	r2, r3
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	601a      	str	r2, [r3, #0]
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	4a04      	ldr	r2, [pc, #16]	@ (8006ff0 <GetTaskStateCB+0x34>)
 8006fe0:	7b12      	ldrb	r2, [r2, #12]
 8006fe2:	701a      	strb	r2, [r3, #0]
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	721a      	strb	r2, [r3, #8]
 8006fea:	3708      	adds	r7, #8
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bd80      	pop	{r7, pc}
 8006ff0:	2401d3fc 	.word	0x2401d3fc

08006ff4 <SetTaskStateCB>:
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b084      	sub	sp, #16
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
 8006ffc:	6039      	str	r1, [r7, #0]
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	781b      	ldrb	r3, [r3, #0]
 8007004:	73fb      	strb	r3, [r7, #15]
 8007006:	7bfb      	ldrb	r3, [r7, #15]
 8007008:	4619      	mov	r1, r3
 800700a:	4807      	ldr	r0, [pc, #28]	@ (8007028 <SetTaskStateCB+0x34>)
 800700c:	f002 ff15 	bl	8009e3a <StateTransition>
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	2200      	movs	r2, #0
 8007014:	601a      	str	r2, [r3, #0]
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	2200      	movs	r2, #0
 800701a:	711a      	strb	r2, [r3, #4]
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	2200      	movs	r2, #0
 8007020:	721a      	strb	r2, [r3, #8]
 8007022:	3710      	adds	r7, #16
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}
 8007028:	2401d408 	.word	0x2401d408

0800702c <GetTaskRoutineCB>:
 800702c:	b580      	push	{r7, lr}
 800702e:	b084      	sub	sp, #16
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
 8007034:	6039      	str	r1, [r7, #0]
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	2200      	movs	r2, #0
 800703a:	721a      	strb	r2, [r3, #8]
 800703c:	4b18      	ldr	r3, [pc, #96]	@ (80070a0 <GetTaskRoutineCB+0x74>)
 800703e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007042:	b2da      	uxtb	r2, r3
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	711a      	strb	r2, [r3, #4]
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	791b      	ldrb	r3, [r3, #4]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d024      	beq.n	800709a <GetTaskRoutineCB+0x6e>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	88db      	ldrh	r3, [r3, #6]
 8007054:	461a      	mov	r2, r3
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	791b      	ldrb	r3, [r3, #4]
 800705a:	fb02 f303 	mul.w	r3, r2, r3
 800705e:	4618      	mov	r0, r3
 8007060:	f017 fe72 	bl	801ed48 <malloc>
 8007064:	4603      	mov	r3, r0
 8007066:	461a      	mov	r2, r3
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	601a      	str	r2, [r3, #0]
 800706c:	2300      	movs	r3, #0
 800706e:	60fb      	str	r3, [r7, #12]
 8007070:	e00d      	b.n	800708e <GetTaskRoutineCB+0x62>
 8007072:	4a0b      	ldr	r2, [pc, #44]	@ (80070a0 <GetTaskRoutineCB+0x74>)
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	3310      	adds	r3, #16
 8007078:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	681a      	ldr	r2, [r3, #0]
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	4413      	add	r3, r2
 8007084:	b2ca      	uxtb	r2, r1
 8007086:	701a      	strb	r2, [r3, #0]
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	3301      	adds	r3, #1
 800708c:	60fb      	str	r3, [r7, #12]
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	791b      	ldrb	r3, [r3, #4]
 8007092:	461a      	mov	r2, r3
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	4293      	cmp	r3, r2
 8007098:	dbeb      	blt.n	8007072 <GetTaskRoutineCB+0x46>
 800709a:	3710      	adds	r7, #16
 800709c:	46bd      	mov	sp, r7
 800709e:	bd80      	pop	{r7, pc}
 80070a0:	2401d3fc 	.word	0x2401d3fc

080070a4 <SetTaskRoutineCB>:
 80070a4:	b580      	push	{r7, lr}
 80070a6:	b084      	sub	sp, #16
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
 80070ac:	6039      	str	r1, [r7, #0]
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	2200      	movs	r2, #0
 80070b2:	711a      	strb	r2, [r3, #4]
 80070b4:	4828      	ldr	r0, [pc, #160]	@ (8007158 <SetTaskRoutineCB+0xb4>)
 80070b6:	f002 fd46 	bl	8009b46 <ClearRoutines>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	791b      	ldrb	r3, [r3, #4]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d103      	bne.n	80070ca <SetTaskRoutineCB+0x26>
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	2200      	movs	r2, #0
 80070c6:	721a      	strb	r2, [r3, #8]
 80070c8:	e043      	b.n	8007152 <SetTaskRoutineCB+0xae>
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	88db      	ldrh	r3, [r3, #6]
 80070ce:	461a      	mov	r2, r3
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	791b      	ldrb	r3, [r3, #4]
 80070d4:	fb02 f303 	mul.w	r3, r2, r3
 80070d8:	4618      	mov	r0, r3
 80070da:	f017 fe35 	bl	801ed48 <malloc>
 80070de:	4603      	mov	r3, r0
 80070e0:	461a      	mov	r2, r3
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	601a      	str	r2, [r3, #0]
 80070e6:	2300      	movs	r3, #0
 80070e8:	60fb      	str	r3, [r7, #12]
 80070ea:	e020      	b.n	800712e <SetTaskRoutineCB+0x8a>
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681a      	ldr	r2, [r3, #0]
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	4413      	add	r3, r2
 80070f4:	781b      	ldrb	r3, [r3, #0]
 80070f6:	72fb      	strb	r3, [r7, #11]
 80070f8:	7afb      	ldrb	r3, [r7, #11]
 80070fa:	4619      	mov	r1, r3
 80070fc:	4816      	ldr	r0, [pc, #88]	@ (8007158 <SetTaskRoutineCB+0xb4>)
 80070fe:	f002 fd3f 	bl	8009b80 <PushRoutine>
 8007102:	4603      	mov	r3, r0
 8007104:	2b00      	cmp	r3, #0
 8007106:	d10f      	bne.n	8007128 <SetTaskRoutineCB+0x84>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681a      	ldr	r2, [r3, #0]
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	441a      	add	r2, r3
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	6819      	ldr	r1, [r3, #0]
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	440b      	add	r3, r1
 8007118:	7812      	ldrb	r2, [r2, #0]
 800711a:	701a      	strb	r2, [r3, #0]
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	791b      	ldrb	r3, [r3, #4]
 8007120:	3301      	adds	r3, #1
 8007122:	b2da      	uxtb	r2, r3
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	711a      	strb	r2, [r3, #4]
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	3301      	adds	r3, #1
 800712c:	60fb      	str	r3, [r7, #12]
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	791b      	ldrb	r3, [r3, #4]
 8007132:	461a      	mov	r2, r3
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	4293      	cmp	r3, r2
 8007138:	dbd8      	blt.n	80070ec <SetTaskRoutineCB+0x48>
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	791a      	ldrb	r2, [r3, #4]
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	791b      	ldrb	r3, [r3, #4]
 8007142:	429a      	cmp	r2, r3
 8007144:	d002      	beq.n	800714c <SetTaskRoutineCB+0xa8>
 8007146:	f04f 32ff 	mov.w	r2, #4294967295
 800714a:	e000      	b.n	800714e <SetTaskRoutineCB+0xaa>
 800714c:	2200      	movs	r2, #0
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	721a      	strb	r2, [r3, #8]
 8007152:	3710      	adds	r7, #16
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}
 8007158:	2401d43c 	.word	0x2401d43c

0800715c <InitMsgHdlr>:

void InitMsgHdlr()
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b094      	sub	sp, #80	@ 0x50
 8007160:	af02      	add	r7, sp, #8
    /*Task Init*/
    InitTask(&msg_hdlr_task);
 8007162:	488f      	ldr	r0, [pc, #572]	@ (80073a0 <InitMsgHdlr+0x244>)
 8007164:	f002 fd41 	bl	8009bea <InitTask>

    exppack_node_id = Read_Node_ID();		// select correct ID
 8007168:	f000 fa3b 	bl	80075e2 <Read_Node_ID>
 800716c:	4603      	mov	r3, r0
 800716e:	461a      	mov	r2, r3
 8007170:	4b8c      	ldr	r3, [pc, #560]	@ (80073a4 <InitMsgHdlr+0x248>)
 8007172:	701a      	strb	r2, [r3, #0]
    ori_node = 0x00;
 8007174:	4b8c      	ldr	r3, [pc, #560]	@ (80073a8 <InitMsgHdlr+0x24c>)
 8007176:	2200      	movs	r2, #0
 8007178:	701a      	strb	r2, [r3, #0]

    /* Communication Init */
    comm_type = COMM_TYPE_FDCAN; // Must be Change if use USB
 800717a:	4b8c      	ldr	r3, [pc, #560]	@ (80073ac <InitMsgHdlr+0x250>)
 800717c:	2200      	movs	r2, #0
 800717e:	701a      	strb	r2, [r3, #0]
    // comm_type = COMM_TYPE_USB;

    // TODO : Error Handle!
    IOIF_InitFDCAN1(exppack_node_id);
 8007180:	4b88      	ldr	r3, [pc, #544]	@ (80073a4 <InitMsgHdlr+0x248>)
 8007182:	781b      	ldrb	r3, [r3, #0]
 8007184:	4618      	mov	r0, r3
 8007186:	f002 ff11 	bl	8009fac <IOIF_InitFDCAN1>

	/* State Definition */
	TASK_CREATE_STATE(&msg_hdlr_task, TASK_STATE_OFF,      StateOff_Ent,        NULL,    			NULL,               false);
 800718a:	4638      	mov	r0, r7
 800718c:	2300      	movs	r3, #0
 800718e:	2200      	movs	r2, #0
 8007190:	4987      	ldr	r1, [pc, #540]	@ (80073b0 <InitMsgHdlr+0x254>)
 8007192:	f002 fd94 	bl	8009cbe <CreateTaskStateEntity>
 8007196:	2300      	movs	r3, #0
 8007198:	9301      	str	r3, [sp, #4]
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	9300      	str	r3, [sp, #0]
 800719e:	463b      	mov	r3, r7
 80071a0:	cb0c      	ldmia	r3, {r2, r3}
 80071a2:	2100      	movs	r1, #0
 80071a4:	487e      	ldr	r0, [pc, #504]	@ (80073a0 <InitMsgHdlr+0x244>)
 80071a6:	f002 fd42 	bl	8009c2e <SetTaskStateEntity>
	TASK_CREATE_STATE(&msg_hdlr_task, TASK_STATE_STANDBY,  StateStandby_Ent,    StateStandby_Run,	StateStandby_Ext,   true);
 80071aa:	f107 000c 	add.w	r0, r7, #12
 80071ae:	4b81      	ldr	r3, [pc, #516]	@ (80073b4 <InitMsgHdlr+0x258>)
 80071b0:	4a81      	ldr	r2, [pc, #516]	@ (80073b8 <InitMsgHdlr+0x25c>)
 80071b2:	4982      	ldr	r1, [pc, #520]	@ (80073bc <InitMsgHdlr+0x260>)
 80071b4:	f002 fd83 	bl	8009cbe <CreateTaskStateEntity>
 80071b8:	2301      	movs	r3, #1
 80071ba:	9301      	str	r3, [sp, #4]
 80071bc:	697b      	ldr	r3, [r7, #20]
 80071be:	9300      	str	r3, [sp, #0]
 80071c0:	f107 030c 	add.w	r3, r7, #12
 80071c4:	cb0c      	ldmia	r3, {r2, r3}
 80071c6:	2101      	movs	r1, #1
 80071c8:	4875      	ldr	r0, [pc, #468]	@ (80073a0 <InitMsgHdlr+0x244>)
 80071ca:	f002 fd30 	bl	8009c2e <SetTaskStateEntity>
	TASK_CREATE_STATE(&msg_hdlr_task, TASK_STATE_ENABLE,   StateEnable_Ent,     StateEnable_Run, 	StateEnable_Ext,   	false);
 80071ce:	f107 0018 	add.w	r0, r7, #24
 80071d2:	4b7b      	ldr	r3, [pc, #492]	@ (80073c0 <InitMsgHdlr+0x264>)
 80071d4:	4a7b      	ldr	r2, [pc, #492]	@ (80073c4 <InitMsgHdlr+0x268>)
 80071d6:	497c      	ldr	r1, [pc, #496]	@ (80073c8 <InitMsgHdlr+0x26c>)
 80071d8:	f002 fd71 	bl	8009cbe <CreateTaskStateEntity>
 80071dc:	2300      	movs	r3, #0
 80071de:	9301      	str	r3, [sp, #4]
 80071e0:	6a3b      	ldr	r3, [r7, #32]
 80071e2:	9300      	str	r3, [sp, #0]
 80071e4:	f107 0318 	add.w	r3, r7, #24
 80071e8:	cb0c      	ldmia	r3, {r2, r3}
 80071ea:	2102      	movs	r1, #2
 80071ec:	486c      	ldr	r0, [pc, #432]	@ (80073a0 <InitMsgHdlr+0x244>)
 80071ee:	f002 fd1e 	bl	8009c2e <SetTaskStateEntity>
	TASK_CREATE_STATE(&msg_hdlr_task, TASK_STATE_ERROR,    NULL,   			    StateError_Run,     NULL,   	        false);
 80071f2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80071f6:	2300      	movs	r3, #0
 80071f8:	4a74      	ldr	r2, [pc, #464]	@ (80073cc <InitMsgHdlr+0x270>)
 80071fa:	2100      	movs	r1, #0
 80071fc:	f002 fd5f 	bl	8009cbe <CreateTaskStateEntity>
 8007200:	2300      	movs	r3, #0
 8007202:	9301      	str	r3, [sp, #4]
 8007204:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007206:	9300      	str	r3, [sp, #0]
 8007208:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800720c:	cb0c      	ldmia	r3, {r2, r3}
 800720e:	2103      	movs	r1, #3
 8007210:	4863      	ldr	r0, [pc, #396]	@ (80073a0 <InitMsgHdlr+0x244>)
 8007212:	f002 fd0c 	bl	8009c2e <SetTaskStateEntity>

    TASK_CREATE_ROUTINE(&msg_hdlr_task,  ROUTINE_ID_MSG_PDO_SEND,           NULL,   Run_Send_PDO,   Ext_Send_PDO);
 8007216:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 800721a:	4b6d      	ldr	r3, [pc, #436]	@ (80073d0 <InitMsgHdlr+0x274>)
 800721c:	4a6d      	ldr	r2, [pc, #436]	@ (80073d4 <InitMsgHdlr+0x278>)
 800721e:	2100      	movs	r1, #0
 8007220:	f002 fb92 	bl	8009948 <CreateRoutineEntity>
 8007224:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007226:	9300      	str	r3, [sp, #0]
 8007228:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800722c:	cb0c      	ldmia	r3, {r2, r3}
 800722e:	2100      	movs	r1, #0
 8007230:	485b      	ldr	r0, [pc, #364]	@ (80073a0 <InitMsgHdlr+0x244>)
 8007232:	f002 fd25 	bl	8009c80 <SetTaskRoutineEntity>
    TASK_CREATE_ROUTINE(&msg_hdlr_task,  ROUTINE_ID_MSG_PDO_DUMMY_TEST,     NULL,   Set_PDO_Dummy,  NULL);
 8007236:	f107 003c 	add.w	r0, r7, #60	@ 0x3c
 800723a:	2300      	movs	r3, #0
 800723c:	4a66      	ldr	r2, [pc, #408]	@ (80073d8 <InitMsgHdlr+0x27c>)
 800723e:	2100      	movs	r1, #0
 8007240:	f002 fb82 	bl	8009948 <CreateRoutineEntity>
 8007244:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007246:	9300      	str	r3, [sp, #0]
 8007248:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800724c:	cb0c      	ldmia	r3, {r2, r3}
 800724e:	2101      	movs	r1, #1
 8007250:	4853      	ldr	r0, [pc, #332]	@ (80073a0 <InitMsgHdlr+0x244>)
 8007252:	f002 fd15 	bl	8009c80 <SetTaskRoutineEntity>

	/* Data Object Definition */
    DOP_CreateDOD(TASK_ID_MSG);
 8007256:	2002      	movs	r0, #2
 8007258:	f001 f98e 	bl	8008578 <DOP_CreateDOD>

    DOP_COMMON_SDO_CREATE(TASK_ID_MSG)
 800725c:	4b5f      	ldr	r3, [pc, #380]	@ (80073dc <InitMsgHdlr+0x280>)
 800725e:	2201      	movs	r2, #1
 8007260:	2100      	movs	r1, #0
 8007262:	2002      	movs	r0, #2
 8007264:	f001 f99e 	bl	80085a4 <DOP_CreateSDO>
 8007268:	4b5d      	ldr	r3, [pc, #372]	@ (80073e0 <InitMsgHdlr+0x284>)
 800726a:	2201      	movs	r2, #1
 800726c:	2101      	movs	r1, #1
 800726e:	2002      	movs	r0, #2
 8007270:	f001 f998 	bl	80085a4 <DOP_CreateSDO>
 8007274:	4b5b      	ldr	r3, [pc, #364]	@ (80073e4 <InitMsgHdlr+0x288>)
 8007276:	2201      	movs	r2, #1
 8007278:	2102      	movs	r1, #2
 800727a:	2002      	movs	r0, #2
 800727c:	f001 f992 	bl	80085a4 <DOP_CreateSDO>
 8007280:	4b59      	ldr	r3, [pc, #356]	@ (80073e8 <InitMsgHdlr+0x28c>)
 8007282:	2201      	movs	r2, #1
 8007284:	2103      	movs	r1, #3
 8007286:	2002      	movs	r0, #2
 8007288:	f001 f98c 	bl	80085a4 <DOP_CreateSDO>
    DOP_CreateSDO(TASK_ID_MSG, SDO_ID_MSG_PDO_LIST, 				DOP_UINT16, Set_Send_PDO_List);
 800728c:	4b57      	ldr	r3, [pc, #348]	@ (80073ec <InitMsgHdlr+0x290>)
 800728e:	2202      	movs	r2, #2
 8007290:	2105      	movs	r1, #5
 8007292:	2002      	movs	r0, #2
 8007294:	f001 f986 	bl	80085a4 <DOP_CreateSDO>
    DOP_CreateSDO(TASK_ID_MSG, SDO_ID_MSG_MS_ENUM,  				DOP_UINT8,  Set_MS_Enum);
 8007298:	4b55      	ldr	r3, [pc, #340]	@ (80073f0 <InitMsgHdlr+0x294>)
 800729a:	2201      	movs	r2, #1
 800729c:	2106      	movs	r1, #6
 800729e:	2002      	movs	r0, #2
 80072a0:	f001 f980 	bl	80085a4 <DOP_CreateSDO>
    DOP_CreateSDO(TASK_ID_MSG, SDO_ID_MSG_GUI_COMM_ONOFF,  			DOP_UINT8,  Set_GUI_COMM_OnOff);
 80072a4:	4b53      	ldr	r3, [pc, #332]	@ (80073f4 <InitMsgHdlr+0x298>)
 80072a6:	2201      	movs	r2, #1
 80072a8:	2107      	movs	r1, #7
 80072aa:	2002      	movs	r0, #2
 80072ac:	f001 f97a 	bl	80085a4 <DOP_CreateSDO>
    DOP_CreateSDO(TASK_ID_MSG, SDO_ID_MSG_GUI_COMM_COMMAND,  		DOP_UINT8,  Set_GUI_COMM_Command);
 80072b0:	4b51      	ldr	r3, [pc, #324]	@ (80073f8 <InitMsgHdlr+0x29c>)
 80072b2:	2201      	movs	r2, #1
 80072b4:	2108      	movs	r1, #8
 80072b6:	2002      	movs	r0, #2
 80072b8:	f001 f974 	bl	80085a4 <DOP_CreateSDO>

	DOP_CreatePDO(TASK_ID_MSG, PDO_ID_MSG_TEST1, 					DOP_INT32, 1, &test_dummy[0]);
 80072bc:	4b4f      	ldr	r3, [pc, #316]	@ (80073fc <InitMsgHdlr+0x2a0>)
 80072be:	9300      	str	r3, [sp, #0]
 80072c0:	2301      	movs	r3, #1
 80072c2:	2206      	movs	r2, #6
 80072c4:	2100      	movs	r1, #0
 80072c6:	2002      	movs	r0, #2
 80072c8:	f001 f9fc 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_MSG, PDO_ID_MSG_TEST2, 					DOP_INT32, 1, &test_dummy[1]);
 80072cc:	4b4c      	ldr	r3, [pc, #304]	@ (8007400 <InitMsgHdlr+0x2a4>)
 80072ce:	9300      	str	r3, [sp, #0]
 80072d0:	2301      	movs	r3, #1
 80072d2:	2206      	movs	r2, #6
 80072d4:	2101      	movs	r1, #1
 80072d6:	2002      	movs	r0, #2
 80072d8:	f001 f9f4 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_MSG, PDO_ID_MSG_TEST3, 					DOP_INT32, 1, &test_dummy[2]);
 80072dc:	4b49      	ldr	r3, [pc, #292]	@ (8007404 <InitMsgHdlr+0x2a8>)
 80072de:	9300      	str	r3, [sp, #0]
 80072e0:	2301      	movs	r3, #1
 80072e2:	2206      	movs	r2, #6
 80072e4:	2102      	movs	r1, #2
 80072e6:	2002      	movs	r0, #2
 80072e8:	f001 f9ec 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_MSG, PDO_ID_MSG_TEST4, 					DOP_INT32, 1, &test_dummy[3]);
 80072ec:	4b46      	ldr	r3, [pc, #280]	@ (8007408 <InitMsgHdlr+0x2ac>)
 80072ee:	9300      	str	r3, [sp, #0]
 80072f0:	2301      	movs	r3, #1
 80072f2:	2206      	movs	r2, #6
 80072f4:	2103      	movs	r1, #3
 80072f6:	2002      	movs	r0, #2
 80072f8:	f001 f9e4 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_MSG, PDO_ID_MSG_TEST5, 					DOP_INT32, 1, &test_dummy[4]);
 80072fc:	4b43      	ldr	r3, [pc, #268]	@ (800740c <InitMsgHdlr+0x2b0>)
 80072fe:	9300      	str	r3, [sp, #0]
 8007300:	2301      	movs	r3, #1
 8007302:	2206      	movs	r2, #6
 8007304:	2104      	movs	r1, #4
 8007306:	2002      	movs	r0, #2
 8007308:	f001 f9dc 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_MSG, PDO_ID_MSG_TEST6, 					DOP_INT32, 1, &test_dummy[5]);
 800730c:	4b40      	ldr	r3, [pc, #256]	@ (8007410 <InitMsgHdlr+0x2b4>)
 800730e:	9300      	str	r3, [sp, #0]
 8007310:	2301      	movs	r3, #1
 8007312:	2206      	movs	r2, #6
 8007314:	2105      	movs	r1, #5
 8007316:	2002      	movs	r0, #2
 8007318:	f001 f9d4 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_MSG, PDO_ID_MSG_TEST7, 					DOP_INT32, 1, &test_dummy[6]);
 800731c:	4b3d      	ldr	r3, [pc, #244]	@ (8007414 <InitMsgHdlr+0x2b8>)
 800731e:	9300      	str	r3, [sp, #0]
 8007320:	2301      	movs	r3, #1
 8007322:	2206      	movs	r2, #6
 8007324:	2106      	movs	r1, #6
 8007326:	2002      	movs	r0, #2
 8007328:	f001 f9cc 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_MSG, PDO_ID_MSG_TEST8, 					DOP_INT32, 1, &test_dummy[7]);
 800732c:	4b3a      	ldr	r3, [pc, #232]	@ (8007418 <InitMsgHdlr+0x2bc>)
 800732e:	9300      	str	r3, [sp, #0]
 8007330:	2301      	movs	r3, #1
 8007332:	2206      	movs	r2, #6
 8007334:	2107      	movs	r1, #7
 8007336:	2002      	movs	r0, #2
 8007338:	f001 f9c4 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_MSG, PDO_ID_MSG_TEST9, 					DOP_INT32, 1, &test_dummy[8]);
 800733c:	4b37      	ldr	r3, [pc, #220]	@ (800741c <InitMsgHdlr+0x2c0>)
 800733e:	9300      	str	r3, [sp, #0]
 8007340:	2301      	movs	r3, #1
 8007342:	2206      	movs	r2, #6
 8007344:	2108      	movs	r1, #8
 8007346:	2002      	movs	r0, #2
 8007348:	f001 f9bc 	bl	80086c4 <DOP_CreatePDO>
	DOP_CreatePDO(TASK_ID_MSG, PDO_ID_MSG_TEST10, 					DOP_INT32, 1, &test_dummy[9]);
 800734c:	4b34      	ldr	r3, [pc, #208]	@ (8007420 <InitMsgHdlr+0x2c4>)
 800734e:	9300      	str	r3, [sp, #0]
 8007350:	2301      	movs	r3, #1
 8007352:	2206      	movs	r2, #6
 8007354:	2109      	movs	r1, #9
 8007356:	2002      	movs	r0, #2
 8007358:	f001 f9b4 	bl	80086c4 <DOP_CreatePDO>

    DOP_SetSDOReq(TASK_ID_EXTDEV,  SDO_ID_EXTDEV_EXTENSION_BOARD_ENABLE,     &CM_connect_signal,     DOP_UINT8);
 800735c:	2301      	movs	r3, #1
 800735e:	4a31      	ldr	r2, [pc, #196]	@ (8007424 <InitMsgHdlr+0x2c8>)
 8007360:	2127      	movs	r1, #39	@ 0x27
 8007362:	2006      	movs	r0, #6
 8007364:	f001 faaf 	bl	80088c6 <DOP_SetSDOReq>
    DOP_SetSDOReq(TASK_ID_EXTDEV,  SDO_ID_EXTDEV_EXTENSION_BOARD_DISABLE,    &CM_disconnect_signal,  DOP_UINT8);
 8007368:	2301      	movs	r3, #1
 800736a:	4a2f      	ldr	r2, [pc, #188]	@ (8007428 <InitMsgHdlr+0x2cc>)
 800736c:	2128      	movs	r1, #40	@ 0x28
 800736e:	2006      	movs	r0, #6
 8007370:	f001 faa9 	bl	80088c6 <DOP_SetSDOReq>

	/* Callback Allocation */
	if (comm_type == COMM_TYPE_FDCAN) {
 8007374:	4b0d      	ldr	r3, [pc, #52]	@ (80073ac <InitMsgHdlr+0x250>)
 8007376:	781b      	ldrb	r3, [r3, #0]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d104      	bne.n	8007386 <InitMsgHdlr+0x22a>
	    IOIF_SetFDCANRxCB(IOIF_FDCAN1, IOIF_FDCAN_RXFIFO0CALLBACK, Fdcan_Rx_Hdlr);
 800737c:	4a2b      	ldr	r2, [pc, #172]	@ (800742c <InitMsgHdlr+0x2d0>)
 800737e:	2102      	movs	r1, #2
 8007380:	2001      	movs	r0, #1
 8007382:	f002 fec9 	bl	800a118 <IOIF_SetFDCANRxCB>
	} else if (comm_type == COMM_TYPE_USB) {
//	    ioif_usbRxCBPtr = USB_Rx_Hdlr;
	}

	/* Timer 6 Callback Allocation */
	if (IOIF_StartTimIT(IOIF_TIM6) > 0) {
 8007386:	2006      	movs	r0, #6
 8007388:	f002 ffc5 	bl	800a316 <IOIF_StartTimIT>
		//TODO: ERROR PROCESS
	}

	IOIF_SetTimCB(IOIF_TIM6, IOIF_TIM_PERIOD_ELAPSED_CALLBACK, RunMsgHdlr, NULL);
 800738c:	2300      	movs	r3, #0
 800738e:	4a28      	ldr	r2, [pc, #160]	@ (8007430 <InitMsgHdlr+0x2d4>)
 8007390:	2100      	movs	r1, #0
 8007392:	2006      	movs	r0, #6
 8007394:	f002 ffd5 	bl	800a342 <IOIF_SetTimCB>
}
 8007398:	bf00      	nop
 800739a:	3748      	adds	r7, #72	@ 0x48
 800739c:	46bd      	mov	sp, r7
 800739e:	bd80      	pop	{r7, pc}
 80073a0:	2401d3fc 	.word	0x2401d3fc
 80073a4:	2401d644 	.word	0x2401d644
 80073a8:	2401d657 	.word	0x2401d657
 80073ac:	2401d654 	.word	0x2401d654
 80073b0:	080074f1 	.word	0x080074f1
 80073b4:	08007533 	.word	0x08007533
 80073b8:	08007525 	.word	0x08007525
 80073bc:	08007519 	.word	0x08007519
 80073c0:	080075ad 	.word	0x080075ad
 80073c4:	0800755d 	.word	0x0800755d
 80073c8:	08007541 	.word	0x08007541
 80073cc:	080075d5 	.word	0x080075d5
 80073d0:	08007e0d 	.word	0x08007e0d
 80073d4:	08007d75 	.word	0x08007d75
 80073d8:	08007e31 	.word	0x08007e31
 80073dc:	08006fbd 	.word	0x08006fbd
 80073e0:	08006ff5 	.word	0x08006ff5
 80073e4:	0800702d 	.word	0x0800702d
 80073e8:	080070a5 	.word	0x080070a5
 80073ec:	0800817d 	.word	0x0800817d
 80073f0:	080081dd 	.word	0x080081dd
 80073f4:	0800820d 	.word	0x0800820d
 80073f8:	0800823d 	.word	0x0800823d
 80073fc:	2401d6e4 	.word	0x2401d6e4
 8007400:	2401d6e8 	.word	0x2401d6e8
 8007404:	2401d6ec 	.word	0x2401d6ec
 8007408:	2401d6f0 	.word	0x2401d6f0
 800740c:	2401d6f4 	.word	0x2401d6f4
 8007410:	2401d6f8 	.word	0x2401d6f8
 8007414:	2401d6fc 	.word	0x2401d6fc
 8007418:	2401d700 	.word	0x2401d700
 800741c:	2401d704 	.word	0x2401d704
 8007420:	2401d708 	.word	0x2401d708
 8007424:	24000714 	.word	0x24000714
 8007428:	24000715 	.word	0x24000715
 800742c:	080080d5 	.word	0x080080d5
 8007430:	08007435 	.word	0x08007435

08007434 <RunMsgHdlr>:

void RunMsgHdlr(void* params)
{	
 8007434:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007438:	b084      	sub	sp, #16
 800743a:	af00      	add	r7, sp, #0
 800743c:	60f8      	str	r0, [r7, #12]
    /* Loop Start Time Check */								// pMMG DAQ에서 DWT->CYCCNT 사용하므로, 이 부분 사용 금지
//	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
//	DWT->CYCCNT = 0;
//	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
	MSGcodeStartTick = DWT->CYCCNT;
 800743e:	4b26      	ldr	r3, [pc, #152]	@ (80074d8 <RunMsgHdlr+0xa4>)
 8007440:	685b      	ldr	r3, [r3, #4]
 8007442:	4a26      	ldr	r2, [pc, #152]	@ (80074dc <RunMsgHdlr+0xa8>)
 8007444:	6013      	str	r3, [r2, #0]

	/* Run Device */
	RunTask(&msg_hdlr_task);
 8007446:	4826      	ldr	r0, [pc, #152]	@ (80074e0 <RunMsgHdlr+0xac>)
 8007448:	f002 fbe4 	bl	8009c14 <RunTask>
	
	/* Elapsed Time Check */
	MSGcodeEndTick = DWT->CYCCNT;
 800744c:	4b22      	ldr	r3, [pc, #136]	@ (80074d8 <RunMsgHdlr+0xa4>)
 800744e:	685b      	ldr	r3, [r3, #4]
 8007450:	4a24      	ldr	r2, [pc, #144]	@ (80074e4 <RunMsgHdlr+0xb0>)
 8007452:	6013      	str	r3, [r2, #0]
	if (MSGcodeEndTick < MSGcodeStartTick) {
 8007454:	4b23      	ldr	r3, [pc, #140]	@ (80074e4 <RunMsgHdlr+0xb0>)
 8007456:	681a      	ldr	r2, [r3, #0]
 8007458:	4b20      	ldr	r3, [pc, #128]	@ (80074dc <RunMsgHdlr+0xa8>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	429a      	cmp	r2, r3
 800745e:	d226      	bcs.n	80074ae <RunMsgHdlr+0x7a>
		msgTimeElap = ((4294967295 - MSGcodeStartTick) + MSGcodeEndTick) / 480;	// in microsecond (Roll-over)
 8007460:	4b1e      	ldr	r3, [pc, #120]	@ (80074dc <RunMsgHdlr+0xa8>)
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	2200      	movs	r2, #0
 8007466:	469a      	mov	sl, r3
 8007468:	4693      	mov	fp, r2
 800746a:	2300      	movs	r3, #0
 800746c:	f1da 34ff 	rsbs	r4, sl, #4294967295
 8007470:	eb63 050b 	sbc.w	r5, r3, fp
 8007474:	4b1b      	ldr	r3, [pc, #108]	@ (80074e4 <RunMsgHdlr+0xb0>)
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	2200      	movs	r2, #0
 800747a:	4698      	mov	r8, r3
 800747c:	4691      	mov	r9, r2
 800747e:	eb14 0308 	adds.w	r3, r4, r8
 8007482:	603b      	str	r3, [r7, #0]
 8007484:	eb45 0309 	adc.w	r3, r5, r9
 8007488:	607b      	str	r3, [r7, #4]
 800748a:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800748e:	f04f 0300 	mov.w	r3, #0
 8007492:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007496:	f7f9 f889 	bl	80005ac <__aeabi_ldivmod>
 800749a:	4602      	mov	r2, r0
 800749c:	460b      	mov	r3, r1
 800749e:	4610      	mov	r0, r2
 80074a0:	4619      	mov	r1, r3
 80074a2:	f7f9 f845 	bl	8000530 <__aeabi_l2f>
 80074a6:	4603      	mov	r3, r0
 80074a8:	4a0f      	ldr	r2, [pc, #60]	@ (80074e8 <RunMsgHdlr+0xb4>)
 80074aa:	6013      	str	r3, [r2, #0]
	}
	else {
		msgTimeElap = (DWT->CYCCNT - MSGcodeStartTick) / 480;				// in microsecond
	}
}
 80074ac:	e00f      	b.n	80074ce <RunMsgHdlr+0x9a>
		msgTimeElap = (DWT->CYCCNT - MSGcodeStartTick) / 480;				// in microsecond
 80074ae:	4b0a      	ldr	r3, [pc, #40]	@ (80074d8 <RunMsgHdlr+0xa4>)
 80074b0:	685a      	ldr	r2, [r3, #4]
 80074b2:	4b0a      	ldr	r3, [pc, #40]	@ (80074dc <RunMsgHdlr+0xa8>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	1ad3      	subs	r3, r2, r3
 80074b8:	4a0c      	ldr	r2, [pc, #48]	@ (80074ec <RunMsgHdlr+0xb8>)
 80074ba:	fba2 2303 	umull	r2, r3, r2, r3
 80074be:	0a1b      	lsrs	r3, r3, #8
 80074c0:	ee07 3a90 	vmov	s15, r3
 80074c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074c8:	4b07      	ldr	r3, [pc, #28]	@ (80074e8 <RunMsgHdlr+0xb4>)
 80074ca:	edc3 7a00 	vstr	s15, [r3]
}
 80074ce:	bf00      	nop
 80074d0:	3710      	adds	r7, #16
 80074d2:	46bd      	mov	sp, r7
 80074d4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80074d8:	e0001000 	.word	0xe0001000
 80074dc:	2401d710 	.word	0x2401d710
 80074e0:	2401d3fc 	.word	0x2401d3fc
 80074e4:	2401d714 	.word	0x2401d714
 80074e8:	2401d70c 	.word	0x2401d70c
 80074ec:	88888889 	.word	0x88888889

080074f0 <StateOff_Ent>:
 * @brief Functions intended for internal use within this module.
 */

/* ------------------- STATE FUNCTION ------------------- */
static void StateOff_Ent()
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	af00      	add	r7, sp, #0
	GUI_onoff = 0;
 80074f4:	4b05      	ldr	r3, [pc, #20]	@ (800750c <StateOff_Ent+0x1c>)
 80074f6:	2200      	movs	r2, #0
 80074f8:	701a      	strb	r2, [r3, #0]
	GUI_command = 0;
 80074fa:	4b05      	ldr	r3, [pc, #20]	@ (8007510 <StateOff_Ent+0x20>)
 80074fc:	2200      	movs	r2, #0
 80074fe:	701a      	strb	r2, [r3, #0]

    StateTransition(&msg_hdlr_task.stateMachine, TASK_STATE_STANDBY);
 8007500:	2101      	movs	r1, #1
 8007502:	4804      	ldr	r0, [pc, #16]	@ (8007514 <StateOff_Ent+0x24>)
 8007504:	f002 fc99 	bl	8009e3a <StateTransition>
}
 8007508:	bf00      	nop
 800750a:	bd80      	pop	{r7, pc}
 800750c:	2401d655 	.word	0x2401d655
 8007510:	2401d656 	.word	0x2401d656
 8007514:	2401d408 	.word	0x2401d408

08007518 <StateStandby_Ent>:

static void StateStandby_Ent()
{
 8007518:	b580      	push	{r7, lr}
 800751a:	af00      	add	r7, sp, #0
    Send_ExtensionBoardDisable();
 800751c:	f000 ffa9 	bl	8008472 <Send_ExtensionBoardDisable>
}
 8007520:	bf00      	nop
 8007522:	bd80      	pop	{r7, pc}

08007524 <StateStandby_Run>:

static void StateStandby_Run()
{
 8007524:	b480      	push	{r7}
 8007526:	af00      	add	r7, sp, #0

}
 8007528:	bf00      	nop
 800752a:	46bd      	mov	sp, r7
 800752c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007530:	4770      	bx	lr

08007532 <StateStandby_Ext>:

static void StateStandby_Ext()
{
 8007532:	b480      	push	{r7}
 8007534:	af00      	add	r7, sp, #0
    
}
 8007536:	bf00      	nop
 8007538:	46bd      	mov	sp, r7
 800753a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753e:	4770      	bx	lr

08007540 <StateEnable_Ent>:

static void StateEnable_Ent()
{
 8007540:	b580      	push	{r7, lr}
 8007542:	af00      	add	r7, sp, #0
	comm_loop_cnt = 0;
 8007544:	4b03      	ldr	r3, [pc, #12]	@ (8007554 <StateEnable_Ent+0x14>)
 8007546:	2200      	movs	r2, #0
 8007548:	601a      	str	r2, [r3, #0]
	EntRoutines(&msg_hdlr_task.routine);
 800754a:	4803      	ldr	r0, [pc, #12]	@ (8007558 <StateEnable_Ent+0x18>)
 800754c:	f002 fa50 	bl	80099f0 <EntRoutines>
}
 8007550:	bf00      	nop
 8007552:	bd80      	pop	{r7, pc}
 8007554:	2401d6e0 	.word	0x2401d6e0
 8007558:	2401d43c 	.word	0x2401d43c

0800755c <StateEnable_Run>:

static void StateEnable_Run()
{
 800755c:	b580      	push	{r7, lr}
 800755e:	af00      	add	r7, sp, #0
	if (comm_loop_cnt % 1000 == 0) {	// For Debug
 8007560:	4b0e      	ldr	r3, [pc, #56]	@ (800759c <StateEnable_Run+0x40>)
 8007562:	681a      	ldr	r2, [r3, #0]
 8007564:	4b0e      	ldr	r3, [pc, #56]	@ (80075a0 <StateEnable_Run+0x44>)
 8007566:	fb83 1302 	smull	r1, r3, r3, r2
 800756a:	1199      	asrs	r1, r3, #6
 800756c:	17d3      	asrs	r3, r2, #31
 800756e:	1acb      	subs	r3, r1, r3
 8007570:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8007574:	fb01 f303 	mul.w	r3, r1, r3
 8007578:	1ad3      	subs	r3, r2, r3
 800757a:	2b00      	cmp	r3, #0
 800757c:	d104      	bne.n	8007588 <StateEnable_Run+0x2c>
		HAL_GPIO_TogglePin(GPIOD, LED_BLUE_Pin);
 800757e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8007582:	4808      	ldr	r0, [pc, #32]	@ (80075a4 <StateEnable_Run+0x48>)
 8007584:	f00c f9cf 	bl	8013926 <HAL_GPIO_TogglePin>
	}

	RunRoutines(&msg_hdlr_task.routine);
 8007588:	4807      	ldr	r0, [pc, #28]	@ (80075a8 <StateEnable_Run+0x4c>)
 800758a:	f002 fa6a 	bl	8009a62 <RunRoutines>
    comm_loop_cnt++;
 800758e:	4b03      	ldr	r3, [pc, #12]	@ (800759c <StateEnable_Run+0x40>)
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	3301      	adds	r3, #1
 8007594:	4a01      	ldr	r2, [pc, #4]	@ (800759c <StateEnable_Run+0x40>)
 8007596:	6013      	str	r3, [r2, #0]
}
 8007598:	bf00      	nop
 800759a:	bd80      	pop	{r7, pc}
 800759c:	2401d6e0 	.word	0x2401d6e0
 80075a0:	10624dd3 	.word	0x10624dd3
 80075a4:	58020c00 	.word	0x58020c00
 80075a8:	2401d43c 	.word	0x2401d43c

080075ac <StateEnable_Ext>:

static void StateEnable_Ext()
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	af00      	add	r7, sp, #0
	ExtRoutines(&msg_hdlr_task.routine);
 80075b0:	4805      	ldr	r0, [pc, #20]	@ (80075c8 <StateEnable_Ext+0x1c>)
 80075b2:	f002 fa8f 	bl	8009ad4 <ExtRoutines>

	GUI_onoff = 0;
 80075b6:	4b05      	ldr	r3, [pc, #20]	@ (80075cc <StateEnable_Ext+0x20>)
 80075b8:	2200      	movs	r2, #0
 80075ba:	701a      	strb	r2, [r3, #0]
	GUI_command = 0;
 80075bc:	4b04      	ldr	r3, [pc, #16]	@ (80075d0 <StateEnable_Ext+0x24>)
 80075be:	2200      	movs	r2, #0
 80075c0:	701a      	strb	r2, [r3, #0]
}
 80075c2:	bf00      	nop
 80075c4:	bd80      	pop	{r7, pc}
 80075c6:	bf00      	nop
 80075c8:	2401d43c 	.word	0x2401d43c
 80075cc:	2401d655 	.word	0x2401d655
 80075d0:	2401d656 	.word	0x2401d656

080075d4 <StateError_Run>:

static void StateError_Run()
{
 80075d4:	b480      	push	{r7}
 80075d6:	af00      	add	r7, sp, #0

}
 80075d8:	bf00      	nop
 80075da:	46bd      	mov	sp, r7
 80075dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e0:	4770      	bx	lr

080075e2 <Read_Node_ID>:

/* ------------------- READ NODE ID ------------------- */
static uint8_t Read_Node_ID(void)
{
 80075e2:	b480      	push	{r7}
 80075e4:	b083      	sub	sp, #12
 80075e6:	af00      	add	r7, sp, #0
	uint8_t nodeID = EXPANSION_BOARD_NODEID;
 80075e8:	2308      	movs	r3, #8
 80075ea:	71fb      	strb	r3, [r7, #7]

	return nodeID;
 80075ec:	79fb      	ldrb	r3, [r7, #7]
}
 80075ee:	4618      	mov	r0, r3
 80075f0:	370c      	adds	r7, #12
 80075f2:	46bd      	mov	sp, r7
 80075f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f8:	4770      	bx	lr

080075fa <Get_Header>:

/* ------------------- CONVERT BYTE TO LENGTH ------------------- */

static DOP_Header_t Get_Header(uint8_t* t_byte_arr)
{
 80075fa:	b480      	push	{r7}
 80075fc:	b085      	sub	sp, #20
 80075fe:	af00      	add	r7, sp, #0
 8007600:	6078      	str	r0, [r7, #4]
	DOP_Header_t t_header = {0};
 8007602:	2300      	movs	r3, #0
 8007604:	813b      	strh	r3, [r7, #8]
    memcpy(&t_header, t_byte_arr, sizeof(DOP_Header_t));
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	881b      	ldrh	r3, [r3, #0]
 800760a:	b29b      	uxth	r3, r3
 800760c:	813b      	strh	r3, [r7, #8]
    return t_header;
 800760e:	893b      	ldrh	r3, [r7, #8]
 8007610:	81bb      	strh	r3, [r7, #12]
 8007612:	2300      	movs	r3, #0
 8007614:	7b3a      	ldrb	r2, [r7, #12]
 8007616:	f362 0307 	bfi	r3, r2, #0, #8
 800761a:	7b7a      	ldrb	r2, [r7, #13]
 800761c:	f362 230f 	bfi	r3, r2, #8, #8
}
 8007620:	4618      	mov	r0, r3
 8007622:	3714      	adds	r7, #20
 8007624:	46bd      	mov	sp, r7
 8007626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762a:	4770      	bx	lr

0800762c <Recv_EMCY>:
    free(t_tx_data);
    t_tx_data = NULL;
}

static void Recv_EMCY(uint8_t* t_byte_arr, uint32_t* t_err_code)
{
 800762c:	b480      	push	{r7}
 800762e:	b083      	sub	sp, #12
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
 8007634:	6039      	str	r1, [r7, #0]
    memcpy(t_err_code, t_byte_arr, DOP_ERR_CODE_SIZE);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	461a      	mov	r2, r3
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	601a      	str	r2, [r3, #0]
}
 8007640:	bf00      	nop
 8007642:	370c      	adds	r7, #12
 8007644:	46bd      	mov	sp, r7
 8007646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764a:	4770      	bx	lr

0800764c <Convert_Bytes_to_SDO_req>:

/* ------------------- SDO RX ------------------- */
static DOP_SDOArgs_t Convert_Bytes_to_SDO_req(uint8_t* t_byte_arr, uint16_t *t_byte_len)
{
 800764c:	b590      	push	{r4, r7, lr}
 800764e:	b08b      	sub	sp, #44	@ 0x2c
 8007650:	af00      	add	r7, sp, #0
 8007652:	60f8      	str	r0, [r7, #12]
 8007654:	60b9      	str	r1, [r7, #8]
 8007656:	607a      	str	r2, [r7, #4]
	DOP_SDOArgs_t t_req = {0};
 8007658:	f107 0314 	add.w	r3, r7, #20
 800765c:	2200      	movs	r2, #0
 800765e:	601a      	str	r2, [r3, #0]
 8007660:	605a      	str	r2, [r3, #4]
 8007662:	609a      	str	r2, [r3, #8]
    *t_byte_len = 0;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2200      	movs	r2, #0
 8007668:	801a      	strh	r2, [r3, #0]

    int t_idx = sizeof(t_req.status);
 800766a:	2301      	movs	r3, #1
 800766c:	627b      	str	r3, [r7, #36]	@ 0x24
    int t_len = sizeof(t_req.dataSize);
 800766e:	2301      	movs	r3, #1
 8007670:	623b      	str	r3, [r7, #32]

    memcpy(&t_req.dataSize, &t_byte_arr[t_idx], t_len);
 8007672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007674:	68ba      	ldr	r2, [r7, #8]
 8007676:	18d1      	adds	r1, r2, r3
 8007678:	6a3a      	ldr	r2, [r7, #32]
 800767a:	f107 0314 	add.w	r3, r7, #20
 800767e:	3304      	adds	r3, #4
 8007680:	4618      	mov	r0, r3
 8007682:	f018 fa32 	bl	801faea <memcpy>
    *t_byte_len += t_len;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	881a      	ldrh	r2, [r3, #0]
 800768a:	6a3b      	ldr	r3, [r7, #32]
 800768c:	b29b      	uxth	r3, r3
 800768e:	4413      	add	r3, r2
 8007690:	b29a      	uxth	r2, r3
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	801a      	strh	r2, [r3, #0]

    t_req.data = &t_byte_arr[t_idx + t_len];
 8007696:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007698:	6a3b      	ldr	r3, [r7, #32]
 800769a:	4413      	add	r3, r2
 800769c:	461a      	mov	r2, r3
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	4413      	add	r3, r2
 80076a2:	617b      	str	r3, [r7, #20]

    t_req.status = t_byte_arr[0];
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	781b      	ldrb	r3, [r3, #0]
 80076a8:	b25b      	sxtb	r3, r3
 80076aa:	773b      	strb	r3, [r7, #28]
    *t_byte_len += 1;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	881b      	ldrh	r3, [r3, #0]
 80076b0:	3301      	adds	r3, #1
 80076b2:	b29a      	uxth	r2, r3
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	801a      	strh	r2, [r3, #0]

    return t_req;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	461c      	mov	r4, r3
 80076bc:	f107 0314 	add.w	r3, r7, #20
 80076c0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80076c4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80076c8:	68f8      	ldr	r0, [r7, #12]
 80076ca:	372c      	adds	r7, #44	@ 0x2c
 80076cc:	46bd      	mov	sp, r7
 80076ce:	bd90      	pop	{r4, r7, pc}

080076d0 <Read_SDO>:

static int Read_SDO(uint8_t* t_byte_arr)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b090      	sub	sp, #64	@ 0x40
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
    int t_byte_read = 0;
 80076d8:	2300      	movs	r3, #0
 80076da:	63bb      	str	r3, [r7, #56]	@ 0x38
    DOP_Header_t t_header = Get_Header(t_byte_arr);
 80076dc:	6878      	ldr	r0, [r7, #4]
 80076de:	f7ff ff8c 	bl	80075fa <Get_Header>
 80076e2:	4603      	mov	r3, r0
 80076e4:	83bb      	strh	r3, [r7, #28]
    t_byte_read += sizeof(DOP_Header_t);
 80076e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076e8:	3302      	adds	r3, #2
 80076ea:	63bb      	str	r3, [r7, #56]	@ 0x38

    DOP_SDO_t* t_sdo = DOP_FindSDO(t_header.dictID, t_header.objID);
 80076ec:	7f3b      	ldrb	r3, [r7, #28]
 80076ee:	7f7a      	ldrb	r2, [r7, #29]
 80076f0:	4611      	mov	r1, r2
 80076f2:	4618      	mov	r0, r3
 80076f4:	f001 f884 	bl	8008800 <DOP_FindSDO>
 80076f8:	6378      	str	r0, [r7, #52]	@ 0x34
    if (t_sdo == NULL) {
 80076fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d102      	bne.n	8007706 <Read_SDO+0x36>
        //TODO: Cannot Find SDO ERROR
        return -2;
 8007700:	f06f 0301 	mvn.w	r3, #1
 8007704:	e0cb      	b.n	800789e <Read_SDO+0x1ce>
    }

    uint16_t t_req_bytes = 0;
 8007706:	2300      	movs	r3, #0
 8007708:	837b      	strh	r3, [r7, #26]
    DOP_SDOArgs_t t_req = Convert_Bytes_to_SDO_req(t_byte_arr + t_byte_read, &t_req_bytes);
 800770a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800770c:	687a      	ldr	r2, [r7, #4]
 800770e:	18d1      	adds	r1, r2, r3
 8007710:	f107 030c 	add.w	r3, r7, #12
 8007714:	f107 021a 	add.w	r2, r7, #26
 8007718:	4618      	mov	r0, r3
 800771a:	f7ff ff97 	bl	800764c <Convert_Bytes_to_SDO_req>
    t_req.typeSize = t_sdo->args.typeSize; // Copy SDO info
 800771e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007720:	89db      	ldrh	r3, [r3, #14]
 8007722:	827b      	strh	r3, [r7, #18]
    t_byte_read += t_req_bytes;
 8007724:	8b7b      	ldrh	r3, [r7, #26]
 8007726:	461a      	mov	r2, r3
 8007728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800772a:	4413      	add	r3, r2
 800772c:	63bb      	str	r3, [r7, #56]	@ 0x38

    uint16_t t_n_bytes = 0;
 800772e:	2300      	movs	r3, #0
 8007730:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    if (t_req.status == DOP_SDO_REQU) {
 8007732:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8007736:	2b01      	cmp	r3, #1
 8007738:	f040 8097 	bne.w	800786a <Read_SDO+0x19a>
    	t_n_bytes = DOP_CallSDO(t_sdo, &t_req);
 800773c:	f107 030c 	add.w	r3, r7, #12
 8007740:	4619      	mov	r1, r3
 8007742:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8007744:	f001 f898 	bl	8008878 <DOP_CallSDO>
 8007748:	4603      	mov	r3, r0
 800774a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        cvector_push_back(sdo_res_list, t_header); // Assign Response
 800774c:	4b56      	ldr	r3, [pc, #344]	@ (80078a8 <Read_SDO+0x1d8>)
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d004      	beq.n	800775e <Read_SDO+0x8e>
 8007754:	4b54      	ldr	r3, [pc, #336]	@ (80078a8 <Read_SDO+0x1d8>)
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	3b04      	subs	r3, #4
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	e000      	b.n	8007760 <Read_SDO+0x90>
 800775e:	2300      	movs	r3, #0
 8007760:	633b      	str	r3, [r7, #48]	@ 0x30
 8007762:	4b51      	ldr	r3, [pc, #324]	@ (80078a8 <Read_SDO+0x1d8>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d004      	beq.n	8007774 <Read_SDO+0xa4>
 800776a:	4b4f      	ldr	r3, [pc, #316]	@ (80078a8 <Read_SDO+0x1d8>)
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f853 3c08 	ldr.w	r3, [r3, #-8]
 8007772:	e000      	b.n	8007776 <Read_SDO+0xa6>
 8007774:	2300      	movs	r3, #0
 8007776:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007778:	4293      	cmp	r3, r2
 800777a:	d34f      	bcc.n	800781c <Read_SDO+0x14c>
 800777c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800777e:	3305      	adds	r3, #5
 8007780:	005b      	lsls	r3, r3, #1
 8007782:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007784:	4b48      	ldr	r3, [pc, #288]	@ (80078a8 <Read_SDO+0x1d8>)
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d021      	beq.n	80077d0 <Read_SDO+0x100>
 800778c:	4b46      	ldr	r3, [pc, #280]	@ (80078a8 <Read_SDO+0x1d8>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	3b08      	subs	r3, #8
 8007792:	627b      	str	r3, [r7, #36]	@ 0x24
 8007794:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007796:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007798:	f017 fb94 	bl	801eec4 <realloc>
 800779c:	6238      	str	r0, [r7, #32]
 800779e:	6a3b      	ldr	r3, [r7, #32]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d106      	bne.n	80077b2 <Read_SDO+0xe2>
 80077a4:	4b41      	ldr	r3, [pc, #260]	@ (80078ac <Read_SDO+0x1dc>)
 80077a6:	4a42      	ldr	r2, [pc, #264]	@ (80078b0 <Read_SDO+0x1e0>)
 80077a8:	f240 116d 	movw	r1, #365	@ 0x16d
 80077ac:	4841      	ldr	r0, [pc, #260]	@ (80078b4 <Read_SDO+0x1e4>)
 80077ae:	f017 faad 	bl	801ed0c <__assert_func>
 80077b2:	6a3b      	ldr	r3, [r7, #32]
 80077b4:	3308      	adds	r3, #8
 80077b6:	4a3c      	ldr	r2, [pc, #240]	@ (80078a8 <Read_SDO+0x1d8>)
 80077b8:	6013      	str	r3, [r2, #0]
 80077ba:	4b3b      	ldr	r3, [pc, #236]	@ (80078a8 <Read_SDO+0x1d8>)
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d02c      	beq.n	800781c <Read_SDO+0x14c>
 80077c2:	4b39      	ldr	r3, [pc, #228]	@ (80078a8 <Read_SDO+0x1d8>)
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	3b04      	subs	r3, #4
 80077c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80077ca:	3201      	adds	r2, #1
 80077cc:	601a      	str	r2, [r3, #0]
 80077ce:	e025      	b.n	800781c <Read_SDO+0x14c>
 80077d0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80077d2:	f017 fab9 	bl	801ed48 <malloc>
 80077d6:	4603      	mov	r3, r0
 80077d8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80077da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d106      	bne.n	80077ee <Read_SDO+0x11e>
 80077e0:	4b35      	ldr	r3, [pc, #212]	@ (80078b8 <Read_SDO+0x1e8>)
 80077e2:	4a33      	ldr	r2, [pc, #204]	@ (80078b0 <Read_SDO+0x1e0>)
 80077e4:	f240 116d 	movw	r1, #365	@ 0x16d
 80077e8:	4832      	ldr	r0, [pc, #200]	@ (80078b4 <Read_SDO+0x1e4>)
 80077ea:	f017 fa8f 	bl	801ed0c <__assert_func>
 80077ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077f0:	3308      	adds	r3, #8
 80077f2:	4a2d      	ldr	r2, [pc, #180]	@ (80078a8 <Read_SDO+0x1d8>)
 80077f4:	6013      	str	r3, [r2, #0]
 80077f6:	4b2c      	ldr	r3, [pc, #176]	@ (80078a8 <Read_SDO+0x1d8>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d005      	beq.n	800780a <Read_SDO+0x13a>
 80077fe:	4b2a      	ldr	r3, [pc, #168]	@ (80078a8 <Read_SDO+0x1d8>)
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	3b04      	subs	r3, #4
 8007804:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007806:	3201      	adds	r2, #1
 8007808:	601a      	str	r2, [r3, #0]
 800780a:	4b27      	ldr	r3, [pc, #156]	@ (80078a8 <Read_SDO+0x1d8>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d004      	beq.n	800781c <Read_SDO+0x14c>
 8007812:	4b25      	ldr	r3, [pc, #148]	@ (80078a8 <Read_SDO+0x1d8>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	3b08      	subs	r3, #8
 8007818:	2200      	movs	r2, #0
 800781a:	601a      	str	r2, [r3, #0]
 800781c:	4b22      	ldr	r3, [pc, #136]	@ (80078a8 <Read_SDO+0x1d8>)
 800781e:	681a      	ldr	r2, [r3, #0]
 8007820:	4b21      	ldr	r3, [pc, #132]	@ (80078a8 <Read_SDO+0x1d8>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d005      	beq.n	8007834 <Read_SDO+0x164>
 8007828:	4b1f      	ldr	r3, [pc, #124]	@ (80078a8 <Read_SDO+0x1d8>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	3b08      	subs	r3, #8
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	005b      	lsls	r3, r3, #1
 8007832:	e000      	b.n	8007836 <Read_SDO+0x166>
 8007834:	2300      	movs	r3, #0
 8007836:	4413      	add	r3, r2
 8007838:	461a      	mov	r2, r3
 800783a:	f107 031c 	add.w	r3, r7, #28
 800783e:	881b      	ldrh	r3, [r3, #0]
 8007840:	8013      	strh	r3, [r2, #0]
 8007842:	4b19      	ldr	r3, [pc, #100]	@ (80078a8 <Read_SDO+0x1d8>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d024      	beq.n	8007894 <Read_SDO+0x1c4>
 800784a:	4b17      	ldr	r3, [pc, #92]	@ (80078a8 <Read_SDO+0x1d8>)
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d005      	beq.n	800785e <Read_SDO+0x18e>
 8007852:	4b15      	ldr	r3, [pc, #84]	@ (80078a8 <Read_SDO+0x1d8>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	3b08      	subs	r3, #8
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	3301      	adds	r3, #1
 800785c:	e000      	b.n	8007860 <Read_SDO+0x190>
 800785e:	2301      	movs	r3, #1
 8007860:	4a11      	ldr	r2, [pc, #68]	@ (80078a8 <Read_SDO+0x1d8>)
 8007862:	6812      	ldr	r2, [r2, #0]
 8007864:	3a08      	subs	r2, #8
 8007866:	6013      	str	r3, [r2, #0]
 8007868:	e014      	b.n	8007894 <Read_SDO+0x1c4>
    } else if(t_req.status == DOP_SDO_SUCC || t_req.status == DOP_SDO_FAIL) {
 800786a:	f997 3014 	ldrsb.w	r3, [r7, #20]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d004      	beq.n	800787c <Read_SDO+0x1ac>
 8007872:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8007876:	f1b3 3fff 	cmp.w	r3, #4294967295
 800787a:	d108      	bne.n	800788e <Read_SDO+0x1be>
    	t_n_bytes = DOP_SetSDOArgs(t_sdo, &t_req);
 800787c:	f107 030c 	add.w	r3, r7, #12
 8007880:	4619      	mov	r1, r3
 8007882:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8007884:	f001 f845 	bl	8008912 <DOP_SetSDOArgs>
 8007888:	4603      	mov	r3, r0
 800788a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        if (t_n_bytes < 0) {
 800788c:	e002      	b.n	8007894 <Read_SDO+0x1c4>
            //TODO: Set SDO Argument ERROR
            return -1;
        }
    } else {
        //TODO: Read SDO Status ERROR
        return -1;
 800788e:	f04f 33ff 	mov.w	r3, #4294967295
 8007892:	e004      	b.n	800789e <Read_SDO+0x1ce>
    }

    t_byte_read += t_n_bytes;
 8007894:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007896:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007898:	4413      	add	r3, r2
 800789a:	63bb      	str	r3, [r7, #56]	@ 0x38
    return t_byte_read;
 800789c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800789e:	4618      	mov	r0, r3
 80078a0:	3740      	adds	r7, #64	@ 0x40
 80078a2:	46bd      	mov	sp, r7
 80078a4:	bd80      	pop	{r7, pc}
 80078a6:	bf00      	nop
 80078a8:	2401d650 	.word	0x2401d650
 80078ac:	08022448 	.word	0x08022448
 80078b0:	08022bb8 	.word	0x08022bb8
 80078b4:	08022450 	.word	0x08022450
 80078b8:	08022488 	.word	0x08022488

080078bc <Unpack_SDO>:

static int Unpack_SDO(uint8_t* t_byte_arr)
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	b086      	sub	sp, #24
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
    int t_cursor = 0;
 80078c4:	2300      	movs	r3, #0
 80078c6:	617b      	str	r3, [r7, #20]

    // Get # of SDOs
    uint16_t t_numOfSDO = 0;
 80078c8:	2300      	movs	r3, #0
 80078ca:	817b      	strh	r3, [r7, #10]
    memcpy(&t_numOfSDO, &t_byte_arr[t_cursor], DOP_OBJ_NUMS_SIZE);
 80078cc:	697b      	ldr	r3, [r7, #20]
 80078ce:	687a      	ldr	r2, [r7, #4]
 80078d0:	4413      	add	r3, r2
 80078d2:	781b      	ldrb	r3, [r3, #0]
 80078d4:	72bb      	strb	r3, [r7, #10]
    t_cursor += DOP_OBJ_NUMS_SIZE;
 80078d6:	697b      	ldr	r3, [r7, #20]
 80078d8:	3301      	adds	r3, #1
 80078da:	617b      	str	r3, [r7, #20]

    // Call & Respond SDOs
    if (t_numOfSDO > 0) {
 80078dc:	897b      	ldrh	r3, [r7, #10]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d01f      	beq.n	8007922 <Unpack_SDO+0x66>
        for (int i = 0; i < t_numOfSDO; ++i) {
 80078e2:	2300      	movs	r3, #0
 80078e4:	613b      	str	r3, [r7, #16]
 80078e6:	e017      	b.n	8007918 <Unpack_SDO+0x5c>
            int temp_cursor = Read_SDO(&t_byte_arr[t_cursor]);
 80078e8:	697b      	ldr	r3, [r7, #20]
 80078ea:	687a      	ldr	r2, [r7, #4]
 80078ec:	4413      	add	r3, r2
 80078ee:	4618      	mov	r0, r3
 80078f0:	f7ff feee 	bl	80076d0 <Read_SDO>
 80078f4:	60f8      	str	r0, [r7, #12]
            if (temp_cursor > 0) {
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	dd04      	ble.n	8007906 <Unpack_SDO+0x4a>
            	t_cursor += temp_cursor;
 80078fc:	697a      	ldr	r2, [r7, #20]
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	4413      	add	r3, r2
 8007902:	617b      	str	r3, [r7, #20]
 8007904:	e005      	b.n	8007912 <Unpack_SDO+0x56>
            } else if (temp_cursor < 0) {
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	2b00      	cmp	r3, #0
 800790a:	da02      	bge.n	8007912 <Unpack_SDO+0x56>
                //TODO: Unpack SDO ERROR
                return DOP_SDO_FAULT;
 800790c:	f06f 0301 	mvn.w	r3, #1
 8007910:	e008      	b.n	8007924 <Unpack_SDO+0x68>
        for (int i = 0; i < t_numOfSDO; ++i) {
 8007912:	693b      	ldr	r3, [r7, #16]
 8007914:	3301      	adds	r3, #1
 8007916:	613b      	str	r3, [r7, #16]
 8007918:	897b      	ldrh	r3, [r7, #10]
 800791a:	461a      	mov	r2, r3
 800791c:	693b      	ldr	r3, [r7, #16]
 800791e:	4293      	cmp	r3, r2
 8007920:	dbe2      	blt.n	80078e8 <Unpack_SDO+0x2c>
            }
        }
    }

    return DOP_SUCCESS;
 8007922:	2300      	movs	r3, #0
}
 8007924:	4618      	mov	r0, r3
 8007926:	3718      	adds	r7, #24
 8007928:	46bd      	mov	sp, r7
 800792a:	bd80      	pop	{r7, pc}

0800792c <Convert_SDOres_to_Bytes>:

/* ------------------- SDO TX ------------------- */
static int Convert_SDOres_to_Bytes(DOP_Header_t* t_header, uint8_t* t_byte_arr)
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b086      	sub	sp, #24
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
 8007934:	6039      	str	r1, [r7, #0]
    int t_byte_written = 0;
 8007936:	2300      	movs	r3, #0
 8007938:	617b      	str	r3, [r7, #20]
    // Set SDO Header
    memcpy(t_byte_arr, t_header, sizeof(DOP_Header_t));
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	881b      	ldrh	r3, [r3, #0]
 800793e:	b29a      	uxth	r2, r3
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	801a      	strh	r2, [r3, #0]
    t_byte_written += sizeof(DOP_Header_t);
 8007944:	697b      	ldr	r3, [r7, #20]
 8007946:	3302      	adds	r3, #2
 8007948:	617b      	str	r3, [r7, #20]

    // Return Response
    DOP_SDO_t* t_sdo = DOP_FindSDO(t_header->dictID, t_header->objID);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	781a      	ldrb	r2, [r3, #0]
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	785b      	ldrb	r3, [r3, #1]
 8007952:	4619      	mov	r1, r3
 8007954:	4610      	mov	r0, r2
 8007956:	f000 ff53 	bl	8008800 <DOP_FindSDO>
 800795a:	6138      	str	r0, [r7, #16]
    if (t_sdo == NULL) {
 800795c:	693b      	ldr	r3, [r7, #16]
 800795e:	2b00      	cmp	r3, #0
 8007960:	d102      	bne.n	8007968 <Convert_SDOres_to_Bytes+0x3c>
        //TODO: Cannot Find SDO ERROR
        return -2;
 8007962:	f06f 0301 	mvn.w	r3, #1
 8007966:	e029      	b.n	80079bc <Convert_SDOres_to_Bytes+0x90>
    }

    memcpy(t_byte_arr + t_byte_written, &t_sdo->args.status, sizeof(t_sdo->args.status));
 8007968:	697b      	ldr	r3, [r7, #20]
 800796a:	683a      	ldr	r2, [r7, #0]
 800796c:	4413      	add	r3, r2
 800796e:	693a      	ldr	r2, [r7, #16]
 8007970:	3210      	adds	r2, #16
 8007972:	7812      	ldrb	r2, [r2, #0]
 8007974:	701a      	strb	r2, [r3, #0]
    t_byte_written += sizeof(t_sdo->args.status);
 8007976:	697b      	ldr	r3, [r7, #20]
 8007978:	3301      	adds	r3, #1
 800797a:	617b      	str	r3, [r7, #20]
    memcpy(t_byte_arr + t_byte_written, &t_sdo->args.dataSize,   sizeof(t_sdo->args.dataSize));
 800797c:	697b      	ldr	r3, [r7, #20]
 800797e:	683a      	ldr	r2, [r7, #0]
 8007980:	4413      	add	r3, r2
 8007982:	693a      	ldr	r2, [r7, #16]
 8007984:	320c      	adds	r2, #12
 8007986:	7812      	ldrb	r2, [r2, #0]
 8007988:	701a      	strb	r2, [r3, #0]
    t_byte_written += sizeof(t_sdo->args.dataSize);
 800798a:	697b      	ldr	r3, [r7, #20]
 800798c:	3301      	adds	r3, #1
 800798e:	617b      	str	r3, [r7, #20]

    int t_data_len = t_sdo->args.dataSize * t_sdo->args.typeSize;
 8007990:	693b      	ldr	r3, [r7, #16]
 8007992:	7b1b      	ldrb	r3, [r3, #12]
 8007994:	461a      	mov	r2, r3
 8007996:	693b      	ldr	r3, [r7, #16]
 8007998:	89db      	ldrh	r3, [r3, #14]
 800799a:	fb02 f303 	mul.w	r3, r2, r3
 800799e:	60fb      	str	r3, [r7, #12]
    memcpy(t_byte_arr + t_byte_written, t_sdo->args.data, t_data_len);
 80079a0:	697b      	ldr	r3, [r7, #20]
 80079a2:	683a      	ldr	r2, [r7, #0]
 80079a4:	18d0      	adds	r0, r2, r3
 80079a6:	693b      	ldr	r3, [r7, #16]
 80079a8:	689b      	ldr	r3, [r3, #8]
 80079aa:	68fa      	ldr	r2, [r7, #12]
 80079ac:	4619      	mov	r1, r3
 80079ae:	f018 f89c 	bl	801faea <memcpy>

    t_byte_written += t_data_len;
 80079b2:	697a      	ldr	r2, [r7, #20]
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	4413      	add	r3, r2
 80079b8:	617b      	str	r3, [r7, #20]

    return t_byte_written;
 80079ba:	697b      	ldr	r3, [r7, #20]
}
 80079bc:	4618      	mov	r0, r3
 80079be:	3718      	adds	r7, #24
 80079c0:	46bd      	mov	sp, r7
 80079c2:	bd80      	pop	{r7, pc}

080079c4 <Pack_SDO>:

static int Pack_SDO(uint8_t* t_byte_arr, uint8_t* t_byte_len)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b08c      	sub	sp, #48	@ 0x30
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
 80079cc:	6039      	str	r1, [r7, #0]
	// check send list whether these are empty or not 
	if ((sdo_res_list == NULL) && (sdo_req_list == NULL)){
 80079ce:	4b53      	ldr	r3, [pc, #332]	@ (8007b1c <Pack_SDO+0x158>)
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d105      	bne.n	80079e2 <Pack_SDO+0x1e>
 80079d6:	4b52      	ldr	r3, [pc, #328]	@ (8007b20 <Pack_SDO+0x15c>)
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d101      	bne.n	80079e2 <Pack_SDO+0x1e>
		return DOP_SDO_NOTHING;
 80079de:	2301      	movs	r3, #1
 80079e0:	e098      	b.n	8007b14 <Pack_SDO+0x150>
	}

	// Message Packaging
    int t_cursor = 0;
 80079e2:	2300      	movs	r3, #0
 80079e4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // Res SDOs
    int t_numOfSDO_cursor = t_cursor;
 80079e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079e8:	623b      	str	r3, [r7, #32]
    t_cursor += DOP_OBJ_NUMS_SIZE;
 80079ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079ec:	3301      	adds	r3, #1
 80079ee:	62fb      	str	r3, [r7, #44]	@ 0x2c

    uint8_t t_numOfSDO = 0;
 80079f0:	2300      	movs	r3, #0
 80079f2:	73fb      	strb	r3, [r7, #15]
    
    if (sdo_res_list != NULL) {
 80079f4:	4b49      	ldr	r3, [pc, #292]	@ (8007b1c <Pack_SDO+0x158>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d03e      	beq.n	8007a7a <Pack_SDO+0xb6>
        for(int i = 0; i < cvector_size(sdo_res_list); ++i) {
 80079fc:	2300      	movs	r3, #0
 80079fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007a00:	e020      	b.n	8007a44 <Pack_SDO+0x80>
            int temp_cursor = Convert_SDOres_to_Bytes(&sdo_res_list[i], &t_byte_arr[t_cursor]);
 8007a02:	4b46      	ldr	r3, [pc, #280]	@ (8007b1c <Pack_SDO+0x158>)
 8007a04:	681a      	ldr	r2, [r3, #0]
 8007a06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a08:	005b      	lsls	r3, r3, #1
 8007a0a:	18d0      	adds	r0, r2, r3
 8007a0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a0e:	687a      	ldr	r2, [r7, #4]
 8007a10:	4413      	add	r3, r2
 8007a12:	4619      	mov	r1, r3
 8007a14:	f7ff ff8a 	bl	800792c <Convert_SDOres_to_Bytes>
 8007a18:	61b8      	str	r0, [r7, #24]
            if (temp_cursor > 0) {
 8007a1a:	69bb      	ldr	r3, [r7, #24]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	dd08      	ble.n	8007a32 <Pack_SDO+0x6e>
            	t_cursor += temp_cursor;
 8007a20:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a22:	69bb      	ldr	r3, [r7, #24]
 8007a24:	4413      	add	r3, r2
 8007a26:	62fb      	str	r3, [r7, #44]	@ 0x2c
                ++t_numOfSDO;
 8007a28:	7bfb      	ldrb	r3, [r7, #15]
 8007a2a:	3301      	adds	r3, #1
 8007a2c:	b2db      	uxtb	r3, r3
 8007a2e:	73fb      	strb	r3, [r7, #15]
 8007a30:	e005      	b.n	8007a3e <Pack_SDO+0x7a>
            } else if (temp_cursor < 0) {
 8007a32:	69bb      	ldr	r3, [r7, #24]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	da02      	bge.n	8007a3e <Pack_SDO+0x7a>
                //TODO: Pack Response SDO Error
                return DOP_SDO_FAULT;
 8007a38:	f06f 0301 	mvn.w	r3, #1
 8007a3c:	e06a      	b.n	8007b14 <Pack_SDO+0x150>
        for(int i = 0; i < cvector_size(sdo_res_list); ++i) {
 8007a3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a40:	3301      	adds	r3, #1
 8007a42:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007a44:	4b35      	ldr	r3, [pc, #212]	@ (8007b1c <Pack_SDO+0x158>)
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d004      	beq.n	8007a56 <Pack_SDO+0x92>
 8007a4c:	4b33      	ldr	r3, [pc, #204]	@ (8007b1c <Pack_SDO+0x158>)
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	3b08      	subs	r3, #8
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	e000      	b.n	8007a58 <Pack_SDO+0x94>
 8007a56:	2300      	movs	r3, #0
 8007a58:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007a5a:	4293      	cmp	r3, r2
 8007a5c:	d8d1      	bhi.n	8007a02 <Pack_SDO+0x3e>
            }
        }
        cvector_free(sdo_res_list);
 8007a5e:	4b2f      	ldr	r3, [pc, #188]	@ (8007b1c <Pack_SDO+0x158>)
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d006      	beq.n	8007a74 <Pack_SDO+0xb0>
 8007a66:	4b2d      	ldr	r3, [pc, #180]	@ (8007b1c <Pack_SDO+0x158>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	3b08      	subs	r3, #8
 8007a6c:	61fb      	str	r3, [r7, #28]
 8007a6e:	69f8      	ldr	r0, [r7, #28]
 8007a70:	f017 f972 	bl	801ed58 <free>
        sdo_res_list = NULL;
 8007a74:	4b29      	ldr	r3, [pc, #164]	@ (8007b1c <Pack_SDO+0x158>)
 8007a76:	2200      	movs	r2, #0
 8007a78:	601a      	str	r2, [r3, #0]
    }

    // Req SDOs
    if (sdo_req_list != NULL) {
 8007a7a:	4b29      	ldr	r3, [pc, #164]	@ (8007b20 <Pack_SDO+0x15c>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d03e      	beq.n	8007b00 <Pack_SDO+0x13c>
        for(int i = 0; i < cvector_size(sdo_req_list); ++i) {
 8007a82:	2300      	movs	r3, #0
 8007a84:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a86:	e020      	b.n	8007aca <Pack_SDO+0x106>
            int temp_cursor = Convert_SDOres_to_Bytes(&sdo_req_list[i], &t_byte_arr[t_cursor]);
 8007a88:	4b25      	ldr	r3, [pc, #148]	@ (8007b20 <Pack_SDO+0x15c>)
 8007a8a:	681a      	ldr	r2, [r3, #0]
 8007a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a8e:	005b      	lsls	r3, r3, #1
 8007a90:	18d0      	adds	r0, r2, r3
 8007a92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a94:	687a      	ldr	r2, [r7, #4]
 8007a96:	4413      	add	r3, r2
 8007a98:	4619      	mov	r1, r3
 8007a9a:	f7ff ff47 	bl	800792c <Convert_SDOres_to_Bytes>
 8007a9e:	6138      	str	r0, [r7, #16]
            if (temp_cursor > 0) {
 8007aa0:	693b      	ldr	r3, [r7, #16]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	dd08      	ble.n	8007ab8 <Pack_SDO+0xf4>
            	t_cursor += temp_cursor;
 8007aa6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007aa8:	693b      	ldr	r3, [r7, #16]
 8007aaa:	4413      	add	r3, r2
 8007aac:	62fb      	str	r3, [r7, #44]	@ 0x2c
                ++t_numOfSDO;
 8007aae:	7bfb      	ldrb	r3, [r7, #15]
 8007ab0:	3301      	adds	r3, #1
 8007ab2:	b2db      	uxtb	r3, r3
 8007ab4:	73fb      	strb	r3, [r7, #15]
 8007ab6:	e005      	b.n	8007ac4 <Pack_SDO+0x100>
            } else if (temp_cursor < 0) {
 8007ab8:	693b      	ldr	r3, [r7, #16]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	da02      	bge.n	8007ac4 <Pack_SDO+0x100>
                //TODO: Pack Request SDO Error
                return DOP_SDO_FAULT;
 8007abe:	f06f 0301 	mvn.w	r3, #1
 8007ac2:	e027      	b.n	8007b14 <Pack_SDO+0x150>
        for(int i = 0; i < cvector_size(sdo_req_list); ++i) {
 8007ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ac6:	3301      	adds	r3, #1
 8007ac8:	627b      	str	r3, [r7, #36]	@ 0x24
 8007aca:	4b15      	ldr	r3, [pc, #84]	@ (8007b20 <Pack_SDO+0x15c>)
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d004      	beq.n	8007adc <Pack_SDO+0x118>
 8007ad2:	4b13      	ldr	r3, [pc, #76]	@ (8007b20 <Pack_SDO+0x15c>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	3b08      	subs	r3, #8
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	e000      	b.n	8007ade <Pack_SDO+0x11a>
 8007adc:	2300      	movs	r3, #0
 8007ade:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ae0:	4293      	cmp	r3, r2
 8007ae2:	d8d1      	bhi.n	8007a88 <Pack_SDO+0xc4>
            }
        }
        cvector_free(sdo_req_list);
 8007ae4:	4b0e      	ldr	r3, [pc, #56]	@ (8007b20 <Pack_SDO+0x15c>)
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d006      	beq.n	8007afa <Pack_SDO+0x136>
 8007aec:	4b0c      	ldr	r3, [pc, #48]	@ (8007b20 <Pack_SDO+0x15c>)
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	3b08      	subs	r3, #8
 8007af2:	617b      	str	r3, [r7, #20]
 8007af4:	6978      	ldr	r0, [r7, #20]
 8007af6:	f017 f92f 	bl	801ed58 <free>
        sdo_req_list = NULL;
 8007afa:	4b09      	ldr	r3, [pc, #36]	@ (8007b20 <Pack_SDO+0x15c>)
 8007afc:	2200      	movs	r2, #0
 8007afe:	601a      	str	r2, [r3, #0]
    }

    // Set # of SDOs
    memcpy(&t_byte_arr[t_numOfSDO_cursor], &t_numOfSDO, DOP_OBJ_NUMS_SIZE);
 8007b00:	6a3b      	ldr	r3, [r7, #32]
 8007b02:	687a      	ldr	r2, [r7, #4]
 8007b04:	4413      	add	r3, r2
 8007b06:	7bfa      	ldrb	r2, [r7, #15]
 8007b08:	701a      	strb	r2, [r3, #0]

    *t_byte_len = t_cursor;
 8007b0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b0c:	b2da      	uxtb	r2, r3
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	701a      	strb	r2, [r3, #0]

    return DOP_SUCCESS;
 8007b12:	2300      	movs	r3, #0
}
 8007b14:	4618      	mov	r0, r3
 8007b16:	3730      	adds	r7, #48	@ 0x30
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	bd80      	pop	{r7, pc}
 8007b1c:	2401d650 	.word	0x2401d650
 8007b20:	2401d64c 	.word	0x2401d64c

08007b24 <Send_SDO>:

static int Send_SDO(uint8_t t_dest_node)
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b086      	sub	sp, #24
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	71fb      	strb	r3, [r7, #7]
    uint8_t t_byte_len = 0;
 8007b2e:	2300      	movs	r3, #0
 8007b30:	73fb      	strb	r3, [r7, #15]
    uint16_t t_identifier = SDO|(exppack_node_id<<4)|t_dest_node;
 8007b32:	4b17      	ldr	r3, [pc, #92]	@ (8007b90 <Send_SDO+0x6c>)
 8007b34:	781b      	ldrb	r3, [r3, #0]
 8007b36:	b21b      	sxth	r3, r3
 8007b38:	011b      	lsls	r3, r3, #4
 8007b3a:	b21b      	sxth	r3, r3
 8007b3c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007b40:	b21a      	sxth	r2, r3
 8007b42:	79fb      	ldrb	r3, [r7, #7]
 8007b44:	b21b      	sxth	r3, r3
 8007b46:	4313      	orrs	r3, r2
 8007b48:	b21b      	sxth	r3, r3
 8007b4a:	82fb      	strh	r3, [r7, #22]

    int t_check = Pack_SDO(fdcanRxData, &t_byte_len);
 8007b4c:	f107 030f 	add.w	r3, r7, #15
 8007b50:	4619      	mov	r1, r3
 8007b52:	4810      	ldr	r0, [pc, #64]	@ (8007b94 <Send_SDO+0x70>)
 8007b54:	f7ff ff36 	bl	80079c4 <Pack_SDO>
 8007b58:	6138      	str	r0, [r7, #16]

    if(t_check < 0){
 8007b5a:	693b      	ldr	r3, [r7, #16]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	da01      	bge.n	8007b64 <Send_SDO+0x40>
        //TODO: Send SDO Error
    	return t_check;
 8007b60:	693b      	ldr	r3, [r7, #16]
 8007b62:	e011      	b.n	8007b88 <Send_SDO+0x64>
    } else if(t_check){
 8007b64:	693b      	ldr	r3, [r7, #16]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d001      	beq.n	8007b6e <Send_SDO+0x4a>
    	return t_check;
 8007b6a:	693b      	ldr	r3, [r7, #16]
 8007b6c:	e00c      	b.n	8007b88 <Send_SDO+0x64>

    if (t_byte_len > 64) {
        //TODO: TX MESSAGE TOO LONG ERROR 
    }

    if(Send_MSG(t_identifier, fdcanRxData, t_byte_len) != 0){
 8007b6e:	7bfb      	ldrb	r3, [r7, #15]
 8007b70:	461a      	mov	r2, r3
 8007b72:	8afb      	ldrh	r3, [r7, #22]
 8007b74:	4907      	ldr	r1, [pc, #28]	@ (8007b94 <Send_SDO+0x70>)
 8007b76:	4618      	mov	r0, r3
 8007b78:	f000 fa8c 	bl	8008094 <Send_MSG>
 8007b7c:	4603      	mov	r3, r0
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d001      	beq.n	8007b86 <Send_SDO+0x62>
        return t_check;
 8007b82:	693b      	ldr	r3, [r7, #16]
 8007b84:	e000      	b.n	8007b88 <Send_SDO+0x64>
        //TODO: MSG TX ERROR
    }

    return t_check;
 8007b86:	693b      	ldr	r3, [r7, #16]
}
 8007b88:	4618      	mov	r0, r3
 8007b8a:	3718      	adds	r7, #24
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	bd80      	pop	{r7, pc}
 8007b90:	2401d644 	.word	0x2401d644
 8007b94:	2401d6a0 	.word	0x2401d6a0

08007b98 <Convert_Bytes_to_PDO>:

/* ------------------- PDO RX ------------------- */
static int Convert_Bytes_to_PDO(uint8_t* t_byte_arr)
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b086      	sub	sp, #24
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
    int t_byte_read = 0;
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	617b      	str	r3, [r7, #20]

    DOP_Header_t t_header = Get_Header(t_byte_arr);
 8007ba4:	6878      	ldr	r0, [r7, #4]
 8007ba6:	f7ff fd28 	bl	80075fa <Get_Header>
 8007baa:	4603      	mov	r3, r0
 8007bac:	81bb      	strh	r3, [r7, #12]
    t_byte_read += sizeof(DOP_Header_t);
 8007bae:	697b      	ldr	r3, [r7, #20]
 8007bb0:	3302      	adds	r3, #2
 8007bb2:	617b      	str	r3, [r7, #20]

    DOP_PDO_t* t_pdo = DOP_FindPDO(t_header.dictID, t_header.objID);
 8007bb4:	7b3b      	ldrb	r3, [r7, #12]
 8007bb6:	7b7a      	ldrb	r2, [r7, #13]
 8007bb8:	4611      	mov	r1, r2
 8007bba:	4618      	mov	r0, r3
 8007bbc:	f000 fe40 	bl	8008840 <DOP_FindPDO>
 8007bc0:	6138      	str	r0, [r7, #16]
    if (t_pdo == NULL) {
 8007bc2:	693b      	ldr	r3, [r7, #16]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d102      	bne.n	8007bce <Convert_Bytes_to_PDO+0x36>
        //TODO: Cannot Find PDO Error
        return -2;
 8007bc8:	f06f 0301 	mvn.w	r3, #1
 8007bcc:	e00d      	b.n	8007bea <Convert_Bytes_to_PDO+0x52>
    }

    uint16_t t_n_bytes = DOP_GetPDO(t_pdo, (void*)(t_byte_arr + t_byte_read));
 8007bce:	697b      	ldr	r3, [r7, #20]
 8007bd0:	687a      	ldr	r2, [r7, #4]
 8007bd2:	4413      	add	r3, r2
 8007bd4:	4619      	mov	r1, r3
 8007bd6:	6938      	ldr	r0, [r7, #16]
 8007bd8:	f000 fef4 	bl	80089c4 <DOP_GetPDO>
 8007bdc:	4603      	mov	r3, r0
 8007bde:	81fb      	strh	r3, [r7, #14]
    if (t_n_bytes < 0) {
        //TODO: Copy PDO to Receive Error
        return -1;
    }
    t_byte_read += t_n_bytes;
 8007be0:	89fb      	ldrh	r3, [r7, #14]
 8007be2:	697a      	ldr	r2, [r7, #20]
 8007be4:	4413      	add	r3, r2
 8007be6:	617b      	str	r3, [r7, #20]

    return t_byte_read;
 8007be8:	697b      	ldr	r3, [r7, #20]
}
 8007bea:	4618      	mov	r0, r3
 8007bec:	3718      	adds	r7, #24
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	bd80      	pop	{r7, pc}

08007bf2 <Unpack_PDO>:

static int Unpack_PDO(uint8_t* t_byte_arr)
{
 8007bf2:	b580      	push	{r7, lr}
 8007bf4:	b086      	sub	sp, #24
 8007bf6:	af00      	add	r7, sp, #0
 8007bf8:	6078      	str	r0, [r7, #4]
    int t_cursor = 0;
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	617b      	str	r3, [r7, #20]

    // Get # of PDOs
    uint8_t t_numOfPDO = 0;
 8007bfe:	2300      	movs	r3, #0
 8007c00:	72fb      	strb	r3, [r7, #11]
    memcpy(&t_numOfPDO, &t_byte_arr[t_cursor], DOP_OBJ_NUMS_SIZE);
 8007c02:	697b      	ldr	r3, [r7, #20]
 8007c04:	687a      	ldr	r2, [r7, #4]
 8007c06:	4413      	add	r3, r2
 8007c08:	781b      	ldrb	r3, [r3, #0]
 8007c0a:	72fb      	strb	r3, [r7, #11]
    t_cursor += DOP_OBJ_NUMS_SIZE;
 8007c0c:	697b      	ldr	r3, [r7, #20]
 8007c0e:	3301      	adds	r3, #1
 8007c10:	617b      	str	r3, [r7, #20]

    if (t_numOfPDO > 0) {
 8007c12:	7afb      	ldrb	r3, [r7, #11]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d01f      	beq.n	8007c58 <Unpack_PDO+0x66>
        for (int i = 0; i < t_numOfPDO; ++i) {
 8007c18:	2300      	movs	r3, #0
 8007c1a:	613b      	str	r3, [r7, #16]
 8007c1c:	e017      	b.n	8007c4e <Unpack_PDO+0x5c>
            int temp_cursor = Convert_Bytes_to_PDO(&t_byte_arr[t_cursor]);
 8007c1e:	697b      	ldr	r3, [r7, #20]
 8007c20:	687a      	ldr	r2, [r7, #4]
 8007c22:	4413      	add	r3, r2
 8007c24:	4618      	mov	r0, r3
 8007c26:	f7ff ffb7 	bl	8007b98 <Convert_Bytes_to_PDO>
 8007c2a:	60f8      	str	r0, [r7, #12]
            if (temp_cursor > 0) {
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	dd04      	ble.n	8007c3c <Unpack_PDO+0x4a>
            	t_cursor += temp_cursor;
 8007c32:	697a      	ldr	r2, [r7, #20]
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	4413      	add	r3, r2
 8007c38:	617b      	str	r3, [r7, #20]
 8007c3a:	e005      	b.n	8007c48 <Unpack_PDO+0x56>
            } else if (temp_cursor < 0) {
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	da02      	bge.n	8007c48 <Unpack_PDO+0x56>
                //TODO: Unpack PDO Error
                return DOP_PDO_FAULT;
 8007c42:	f04f 33ff 	mov.w	r3, #4294967295
 8007c46:	e008      	b.n	8007c5a <Unpack_PDO+0x68>
        for (int i = 0; i < t_numOfPDO; ++i) {
 8007c48:	693b      	ldr	r3, [r7, #16]
 8007c4a:	3301      	adds	r3, #1
 8007c4c:	613b      	str	r3, [r7, #16]
 8007c4e:	7afb      	ldrb	r3, [r7, #11]
 8007c50:	461a      	mov	r2, r3
 8007c52:	693b      	ldr	r3, [r7, #16]
 8007c54:	4293      	cmp	r3, r2
 8007c56:	dbe2      	blt.n	8007c1e <Unpack_PDO+0x2c>
            }
        }
    }

    return DOP_SUCCESS;
 8007c58:	2300      	movs	r3, #0
}
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	3718      	adds	r7, #24
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	bd80      	pop	{r7, pc}

08007c62 <Convert_PDO_to_Bytes>:

/* ------------------- PDO TX ------------------- */
static int Convert_PDO_to_Bytes(DOP_Header_t* t_header, uint8_t* t_byte_arr)
{
 8007c62:	b580      	push	{r7, lr}
 8007c64:	b086      	sub	sp, #24
 8007c66:	af00      	add	r7, sp, #0
 8007c68:	6078      	str	r0, [r7, #4]
 8007c6a:	6039      	str	r1, [r7, #0]
    int t_header_size = sizeof(DOP_Header_t);
 8007c6c:	2302      	movs	r3, #2
 8007c6e:	617b      	str	r3, [r7, #20]
    // Publish PDO
    DOP_PDO_t* t_pdo = DOP_FindPDO(t_header->dictID, t_header->objID);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	781a      	ldrb	r2, [r3, #0]
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	785b      	ldrb	r3, [r3, #1]
 8007c78:	4619      	mov	r1, r3
 8007c7a:	4610      	mov	r0, r2
 8007c7c:	f000 fde0 	bl	8008840 <DOP_FindPDO>
 8007c80:	6138      	str	r0, [r7, #16]
    if (t_pdo == NULL) {
 8007c82:	693b      	ldr	r3, [r7, #16]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d102      	bne.n	8007c8e <Convert_PDO_to_Bytes+0x2c>
        //TODO: Cannot Find PDO
        return -2;
 8007c88:	f06f 0301 	mvn.w	r3, #1
 8007c8c:	e016      	b.n	8007cbc <Convert_PDO_to_Bytes+0x5a>
    }

    uint16_t t_n_bytes = DOP_SetPDO(t_pdo, t_byte_arr + t_header_size);
 8007c8e:	697b      	ldr	r3, [r7, #20]
 8007c90:	683a      	ldr	r2, [r7, #0]
 8007c92:	4413      	add	r3, r2
 8007c94:	4619      	mov	r1, r3
 8007c96:	6938      	ldr	r0, [r7, #16]
 8007c98:	f000 fe78 	bl	800898c <DOP_SetPDO>
 8007c9c:	4603      	mov	r3, r0
 8007c9e:	81fb      	strh	r3, [r7, #14]
    if (t_n_bytes < 0) {
        //TODO: Copy PDO to Send 
        return -1;
    } else if (t_n_bytes == 0) { // Nothing to publish
 8007ca0:	89fb      	ldrh	r3, [r7, #14]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d101      	bne.n	8007caa <Convert_PDO_to_Bytes+0x48>
        return 0;
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	e008      	b.n	8007cbc <Convert_PDO_to_Bytes+0x5a>
    }

    memcpy(t_byte_arr, t_header, t_header_size);
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	461a      	mov	r2, r3
 8007cae:	6879      	ldr	r1, [r7, #4]
 8007cb0:	6838      	ldr	r0, [r7, #0]
 8007cb2:	f017 ff1a 	bl	801faea <memcpy>
    return t_header_size + t_n_bytes;
 8007cb6:	89fa      	ldrh	r2, [r7, #14]
 8007cb8:	697b      	ldr	r3, [r7, #20]
 8007cba:	4413      	add	r3, r2
}
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	3718      	adds	r7, #24
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	bd80      	pop	{r7, pc}

08007cc4 <Pack_PDO>:

static int Pack_PDO(uint8_t* t_byte_arr, uint8_t* t_byte_len)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b088      	sub	sp, #32
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
 8007ccc:	6039      	str	r1, [r7, #0]
	// check send list whether these are empty or not 
    if (pdo_send_list == NULL){
 8007cce:	4b28      	ldr	r3, [pc, #160]	@ (8007d70 <Pack_PDO+0xac>)
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d101      	bne.n	8007cda <Pack_PDO+0x16>
        return 0;
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	e046      	b.n	8007d68 <Pack_PDO+0xa4>
    }

    int t_cursor = 0;
 8007cda:	2300      	movs	r3, #0
 8007cdc:	61fb      	str	r3, [r7, #28]

    // Pub PDO
    int t_numOfPDO_cursor = t_cursor;
 8007cde:	69fb      	ldr	r3, [r7, #28]
 8007ce0:	617b      	str	r3, [r7, #20]
    t_cursor += DOP_OBJ_NUMS_SIZE;
 8007ce2:	69fb      	ldr	r3, [r7, #28]
 8007ce4:	3301      	adds	r3, #1
 8007ce6:	61fb      	str	r3, [r7, #28]

    uint8_t t_numOfPDO = 0;
 8007ce8:	2300      	movs	r3, #0
 8007cea:	73fb      	strb	r3, [r7, #15]

    if (pdo_send_list != NULL) {
 8007cec:	4b20      	ldr	r3, [pc, #128]	@ (8007d70 <Pack_PDO+0xac>)
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d02f      	beq.n	8007d54 <Pack_PDO+0x90>
        for(int i = 0; i < cvector_size(pdo_send_list); ++i) {
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	61bb      	str	r3, [r7, #24]
 8007cf8:	e01f      	b.n	8007d3a <Pack_PDO+0x76>

            int temp_cursor = Convert_PDO_to_Bytes(&pdo_send_list[i], &t_byte_arr[t_cursor]);
 8007cfa:	4b1d      	ldr	r3, [pc, #116]	@ (8007d70 <Pack_PDO+0xac>)
 8007cfc:	681a      	ldr	r2, [r3, #0]
 8007cfe:	69bb      	ldr	r3, [r7, #24]
 8007d00:	005b      	lsls	r3, r3, #1
 8007d02:	18d0      	adds	r0, r2, r3
 8007d04:	69fb      	ldr	r3, [r7, #28]
 8007d06:	687a      	ldr	r2, [r7, #4]
 8007d08:	4413      	add	r3, r2
 8007d0a:	4619      	mov	r1, r3
 8007d0c:	f7ff ffa9 	bl	8007c62 <Convert_PDO_to_Bytes>
 8007d10:	6138      	str	r0, [r7, #16]
            if (temp_cursor > 0) {
 8007d12:	693b      	ldr	r3, [r7, #16]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	dd08      	ble.n	8007d2a <Pack_PDO+0x66>
            	t_cursor += temp_cursor;
 8007d18:	69fa      	ldr	r2, [r7, #28]
 8007d1a:	693b      	ldr	r3, [r7, #16]
 8007d1c:	4413      	add	r3, r2
 8007d1e:	61fb      	str	r3, [r7, #28]
                ++t_numOfPDO;
 8007d20:	7bfb      	ldrb	r3, [r7, #15]
 8007d22:	3301      	adds	r3, #1
 8007d24:	b2db      	uxtb	r3, r3
 8007d26:	73fb      	strb	r3, [r7, #15]
 8007d28:	e004      	b.n	8007d34 <Pack_PDO+0x70>
            } else if (temp_cursor < 0) {
 8007d2a:	693b      	ldr	r3, [r7, #16]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	da01      	bge.n	8007d34 <Pack_PDO+0x70>
                //TODO: Pack PDO Error
                return temp_cursor;
 8007d30:	693b      	ldr	r3, [r7, #16]
 8007d32:	e019      	b.n	8007d68 <Pack_PDO+0xa4>
        for(int i = 0; i < cvector_size(pdo_send_list); ++i) {
 8007d34:	69bb      	ldr	r3, [r7, #24]
 8007d36:	3301      	adds	r3, #1
 8007d38:	61bb      	str	r3, [r7, #24]
 8007d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8007d70 <Pack_PDO+0xac>)
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d004      	beq.n	8007d4c <Pack_PDO+0x88>
 8007d42:	4b0b      	ldr	r3, [pc, #44]	@ (8007d70 <Pack_PDO+0xac>)
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	3b08      	subs	r3, #8
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	e000      	b.n	8007d4e <Pack_PDO+0x8a>
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	69ba      	ldr	r2, [r7, #24]
 8007d50:	4293      	cmp	r3, r2
 8007d52:	d8d2      	bhi.n	8007cfa <Pack_PDO+0x36>
            }
        }
    }

    // Set # of PDOs
    memcpy(&t_byte_arr[t_numOfPDO_cursor], &t_numOfPDO, DOP_OBJ_NUMS_SIZE);
 8007d54:	697b      	ldr	r3, [r7, #20]
 8007d56:	687a      	ldr	r2, [r7, #4]
 8007d58:	4413      	add	r3, r2
 8007d5a:	7bfa      	ldrb	r2, [r7, #15]
 8007d5c:	701a      	strb	r2, [r3, #0]

    *t_byte_len = t_cursor;
 8007d5e:	69fb      	ldr	r3, [r7, #28]
 8007d60:	b2da      	uxtb	r2, r3
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	701a      	strb	r2, [r3, #0]

    return DOP_SUCCESS;
 8007d66:	2300      	movs	r3, #0
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	3720      	adds	r7, #32
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	bd80      	pop	{r7, pc}
 8007d70:	2401d648 	.word	0x2401d648

08007d74 <Run_Send_PDO>:

static int Run_Send_PDO()
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b084      	sub	sp, #16
 8007d78:	af00      	add	r7, sp, #0
    uint8_t t_byte_len = 0;
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	71fb      	strb	r3, [r7, #7]
    uint8_t t_dest_node = NODE_ID_CM;
 8007d7e:	2301      	movs	r3, #1
 8007d80:	737b      	strb	r3, [r7, #13]
    uint16_t t_identifier;

    if(GUI_onoff)	{	t_identifier = GUI_SYNC|GUI_command;	}
 8007d82:	4b1e      	ldr	r3, [pc, #120]	@ (8007dfc <Run_Send_PDO+0x88>)
 8007d84:	781b      	ldrb	r3, [r3, #0]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d007      	beq.n	8007d9a <Run_Send_PDO+0x26>
 8007d8a:	4b1d      	ldr	r3, [pc, #116]	@ (8007e00 <Run_Send_PDO+0x8c>)
 8007d8c:	781b      	ldrb	r3, [r3, #0]
 8007d8e:	b21b      	sxth	r3, r3
 8007d90:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8007d94:	b21b      	sxth	r3, r3
 8007d96:	81fb      	strh	r3, [r7, #14]
 8007d98:	e00c      	b.n	8007db4 <Run_Send_PDO+0x40>
    else 			{	t_identifier = PDO|(exppack_node_id<<4)|t_dest_node;	}
 8007d9a:	4b1a      	ldr	r3, [pc, #104]	@ (8007e04 <Run_Send_PDO+0x90>)
 8007d9c:	781b      	ldrb	r3, [r3, #0]
 8007d9e:	b21b      	sxth	r3, r3
 8007da0:	011b      	lsls	r3, r3, #4
 8007da2:	b21b      	sxth	r3, r3
 8007da4:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8007da8:	b21a      	sxth	r2, r3
 8007daa:	7b7b      	ldrb	r3, [r7, #13]
 8007dac:	b21b      	sxth	r3, r3
 8007dae:	4313      	orrs	r3, r2
 8007db0:	b21b      	sxth	r3, r3
 8007db2:	81fb      	strh	r3, [r7, #14]

    int t_check = Pack_PDO(fdcanTxData, &t_byte_len);
 8007db4:	1dfb      	adds	r3, r7, #7
 8007db6:	4619      	mov	r1, r3
 8007db8:	4813      	ldr	r0, [pc, #76]	@ (8007e08 <Run_Send_PDO+0x94>)
 8007dba:	f7ff ff83 	bl	8007cc4 <Pack_PDO>
 8007dbe:	60b8      	str	r0, [r7, #8]

    if(t_check != 0){
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d001      	beq.n	8007dca <Run_Send_PDO+0x56>
        //TODO: Send PDO Error
    	return t_check;
 8007dc6:	68bb      	ldr	r3, [r7, #8]
 8007dc8:	e014      	b.n	8007df4 <Run_Send_PDO+0x80>
    } else if(t_check){
 8007dca:	68bb      	ldr	r3, [r7, #8]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d001      	beq.n	8007dd4 <Run_Send_PDO+0x60>
    	return t_check;
 8007dd0:	68bb      	ldr	r3, [r7, #8]
 8007dd2:	e00f      	b.n	8007df4 <Run_Send_PDO+0x80>
    }

    if (t_byte_len != 1){
 8007dd4:	79fb      	ldrb	r3, [r7, #7]
 8007dd6:	2b01      	cmp	r3, #1
 8007dd8:	d00b      	beq.n	8007df2 <Run_Send_PDO+0x7e>
		if(Send_MSG(t_identifier, fdcanTxData, t_byte_len) == 0){
 8007dda:	79fb      	ldrb	r3, [r7, #7]
 8007ddc:	461a      	mov	r2, r3
 8007dde:	89fb      	ldrh	r3, [r7, #14]
 8007de0:	4909      	ldr	r1, [pc, #36]	@ (8007e08 <Run_Send_PDO+0x94>)
 8007de2:	4618      	mov	r0, r3
 8007de4:	f000 f956 	bl	8008094 <Send_MSG>
 8007de8:	4603      	mov	r3, r0
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d101      	bne.n	8007df2 <Run_Send_PDO+0x7e>
			return t_check;
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	e000      	b.n	8007df4 <Run_Send_PDO+0x80>
			//TODO: MSG TX ERROR
		}
    }

	return t_check;
 8007df2:	68bb      	ldr	r3, [r7, #8]
}
 8007df4:	4618      	mov	r0, r3
 8007df6:	3710      	adds	r7, #16
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	bd80      	pop	{r7, pc}
 8007dfc:	2401d655 	.word	0x2401d655
 8007e00:	2401d656 	.word	0x2401d656
 8007e04:	2401d644 	.word	0x2401d644
 8007e08:	2401d660 	.word	0x2401d660

08007e0c <Ext_Send_PDO>:

static int Ext_Send_PDO()
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	af00      	add	r7, sp, #0
	if(GUI_command == GET_DIRECTION_SET_DATA){
 8007e10:	4b06      	ldr	r3, [pc, #24]	@ (8007e2c <Ext_Send_PDO+0x20>)
 8007e12:	781b      	ldrb	r3, [r3, #0]
 8007e14:	2b23      	cmp	r3, #35	@ 0x23
 8007e16:	d105      	bne.n	8007e24 <Ext_Send_PDO+0x18>
		Send_MSG((uint16_t)(GUI_SYNC|GET_DIRECTION_SET_DONE), (uint8_t*)0, 1);
 8007e18:	2201      	movs	r2, #1
 8007e1a:	2100      	movs	r1, #0
 8007e1c:	f240 5024 	movw	r0, #1316	@ 0x524
 8007e20:	f000 f938 	bl	8008094 <Send_MSG>
	}

	return 0;
 8007e24:	2300      	movs	r3, #0
}
 8007e26:	4618      	mov	r0, r3
 8007e28:	bd80      	pop	{r7, pc}
 8007e2a:	bf00      	nop
 8007e2c:	2401d656 	.word	0x2401d656

08007e30 <Set_PDO_Dummy>:

static int Set_PDO_Dummy()
{
 8007e30:	b480      	push	{r7}
 8007e32:	af00      	add	r7, sp, #0
	static int t_count = 0;

	test_dummy[0] = comm_loop_cnt;
 8007e34:	4b19      	ldr	r3, [pc, #100]	@ (8007e9c <Set_PDO_Dummy+0x6c>)
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	4a19      	ldr	r2, [pc, #100]	@ (8007ea0 <Set_PDO_Dummy+0x70>)
 8007e3a:	6013      	str	r3, [r2, #0]
	test_dummy[1] = comm_loop_cnt;
 8007e3c:	4b17      	ldr	r3, [pc, #92]	@ (8007e9c <Set_PDO_Dummy+0x6c>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	4a17      	ldr	r2, [pc, #92]	@ (8007ea0 <Set_PDO_Dummy+0x70>)
 8007e42:	6053      	str	r3, [r2, #4]
	test_dummy[2] = comm_loop_cnt;
 8007e44:	4b15      	ldr	r3, [pc, #84]	@ (8007e9c <Set_PDO_Dummy+0x6c>)
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	4a15      	ldr	r2, [pc, #84]	@ (8007ea0 <Set_PDO_Dummy+0x70>)
 8007e4a:	6093      	str	r3, [r2, #8]
	test_dummy[3] = comm_loop_cnt;
 8007e4c:	4b13      	ldr	r3, [pc, #76]	@ (8007e9c <Set_PDO_Dummy+0x6c>)
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	4a13      	ldr	r2, [pc, #76]	@ (8007ea0 <Set_PDO_Dummy+0x70>)
 8007e52:	60d3      	str	r3, [r2, #12]
	test_dummy[4] = comm_loop_cnt;
 8007e54:	4b11      	ldr	r3, [pc, #68]	@ (8007e9c <Set_PDO_Dummy+0x6c>)
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	4a11      	ldr	r2, [pc, #68]	@ (8007ea0 <Set_PDO_Dummy+0x70>)
 8007e5a:	6113      	str	r3, [r2, #16]
	test_dummy[5] = comm_loop_cnt;
 8007e5c:	4b0f      	ldr	r3, [pc, #60]	@ (8007e9c <Set_PDO_Dummy+0x6c>)
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	4a0f      	ldr	r2, [pc, #60]	@ (8007ea0 <Set_PDO_Dummy+0x70>)
 8007e62:	6153      	str	r3, [r2, #20]
	test_dummy[6] = comm_loop_cnt;
 8007e64:	4b0d      	ldr	r3, [pc, #52]	@ (8007e9c <Set_PDO_Dummy+0x6c>)
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	4a0d      	ldr	r2, [pc, #52]	@ (8007ea0 <Set_PDO_Dummy+0x70>)
 8007e6a:	6193      	str	r3, [r2, #24]
	test_dummy[7] = comm_loop_cnt;
 8007e6c:	4b0b      	ldr	r3, [pc, #44]	@ (8007e9c <Set_PDO_Dummy+0x6c>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	4a0b      	ldr	r2, [pc, #44]	@ (8007ea0 <Set_PDO_Dummy+0x70>)
 8007e72:	61d3      	str	r3, [r2, #28]
	test_dummy[8] = comm_loop_cnt;
 8007e74:	4b09      	ldr	r3, [pc, #36]	@ (8007e9c <Set_PDO_Dummy+0x6c>)
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	4a09      	ldr	r2, [pc, #36]	@ (8007ea0 <Set_PDO_Dummy+0x70>)
 8007e7a:	6213      	str	r3, [r2, #32]
	test_dummy[9] = comm_loop_cnt;
 8007e7c:	4b07      	ldr	r3, [pc, #28]	@ (8007e9c <Set_PDO_Dummy+0x6c>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	4a07      	ldr	r2, [pc, #28]	@ (8007ea0 <Set_PDO_Dummy+0x70>)
 8007e82:	6253      	str	r3, [r2, #36]	@ 0x24

	t_count++;
 8007e84:	4b07      	ldr	r3, [pc, #28]	@ (8007ea4 <Set_PDO_Dummy+0x74>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	3301      	adds	r3, #1
 8007e8a:	4a06      	ldr	r2, [pc, #24]	@ (8007ea4 <Set_PDO_Dummy+0x74>)
 8007e8c:	6013      	str	r3, [r2, #0]

	return 0;
 8007e8e:	2300      	movs	r3, #0
}
 8007e90:	4618      	mov	r0, r3
 8007e92:	46bd      	mov	sp, r7
 8007e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e98:	4770      	bx	lr
 8007e9a:	bf00      	nop
 8007e9c:	2401d6e0 	.word	0x2401d6e0
 8007ea0:	2401d6e4 	.word	0x2401d6e4
 8007ea4:	2401d718 	.word	0x2401d718

08007ea8 <Add_PDO_to_Send>:


/* ------------------- LIST MANAGEMENT ------------------- */
static void Add_PDO_to_Send(uint8_t t_dictID, uint8_t t_objID)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b08a      	sub	sp, #40	@ 0x28
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	4603      	mov	r3, r0
 8007eb0:	460a      	mov	r2, r1
 8007eb2:	71fb      	strb	r3, [r7, #7]
 8007eb4:	4613      	mov	r3, r2
 8007eb6:	71bb      	strb	r3, [r7, #6]
	DOP_PDO_t* temp_pdo = DOP_FindPDO(t_dictID, t_objID);
 8007eb8:	79bb      	ldrb	r3, [r7, #6]
 8007eba:	b29a      	uxth	r2, r3
 8007ebc:	79fb      	ldrb	r3, [r7, #7]
 8007ebe:	4611      	mov	r1, r2
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	f000 fcbd 	bl	8008840 <DOP_FindPDO>
 8007ec6:	6238      	str	r0, [r7, #32]
    if (temp_pdo == NULL) {
 8007ec8:	6a3b      	ldr	r3, [r7, #32]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	f000 80b9 	beq.w	8008042 <Add_PDO_to_Send+0x19a>
        //TODO: Cannot Find PDO Error
        return;
    }

    DOP_Header_t t_pdo = {t_dictID, t_objID};
 8007ed0:	79fb      	ldrb	r3, [r7, #7]
 8007ed2:	723b      	strb	r3, [r7, #8]
 8007ed4:	79bb      	ldrb	r3, [r7, #6]
 8007ed6:	727b      	strb	r3, [r7, #9]

    for (int i = 0; i < cvector_size(pdo_send_list); ++i) {
 8007ed8:	2300      	movs	r3, #0
 8007eda:	627b      	str	r3, [r7, #36]	@ 0x24
 8007edc:	e015      	b.n	8007f0a <Add_PDO_to_Send+0x62>
        if ((pdo_send_list[i].dictID == t_dictID) && (pdo_send_list[i].objID == t_objID)){
 8007ede:	4b5c      	ldr	r3, [pc, #368]	@ (8008050 <Add_PDO_to_Send+0x1a8>)
 8007ee0:	681a      	ldr	r2, [r3, #0]
 8007ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ee4:	005b      	lsls	r3, r3, #1
 8007ee6:	4413      	add	r3, r2
 8007ee8:	781b      	ldrb	r3, [r3, #0]
 8007eea:	79fa      	ldrb	r2, [r7, #7]
 8007eec:	429a      	cmp	r2, r3
 8007eee:	d109      	bne.n	8007f04 <Add_PDO_to_Send+0x5c>
 8007ef0:	4b57      	ldr	r3, [pc, #348]	@ (8008050 <Add_PDO_to_Send+0x1a8>)
 8007ef2:	681a      	ldr	r2, [r3, #0]
 8007ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ef6:	005b      	lsls	r3, r3, #1
 8007ef8:	4413      	add	r3, r2
 8007efa:	785b      	ldrb	r3, [r3, #1]
 8007efc:	79ba      	ldrb	r2, [r7, #6]
 8007efe:	429a      	cmp	r2, r3
 8007f00:	f000 80a1 	beq.w	8008046 <Add_PDO_to_Send+0x19e>
    for (int i = 0; i < cvector_size(pdo_send_list); ++i) {
 8007f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f06:	3301      	adds	r3, #1
 8007f08:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f0a:	4b51      	ldr	r3, [pc, #324]	@ (8008050 <Add_PDO_to_Send+0x1a8>)
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d004      	beq.n	8007f1c <Add_PDO_to_Send+0x74>
 8007f12:	4b4f      	ldr	r3, [pc, #316]	@ (8008050 <Add_PDO_to_Send+0x1a8>)
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	3b08      	subs	r3, #8
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	e000      	b.n	8007f1e <Add_PDO_to_Send+0x76>
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d8dc      	bhi.n	8007ede <Add_PDO_to_Send+0x36>
            return;
        }
    }
    cvector_push_back(pdo_send_list, t_pdo);
 8007f24:	4b4a      	ldr	r3, [pc, #296]	@ (8008050 <Add_PDO_to_Send+0x1a8>)
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d004      	beq.n	8007f36 <Add_PDO_to_Send+0x8e>
 8007f2c:	4b48      	ldr	r3, [pc, #288]	@ (8008050 <Add_PDO_to_Send+0x1a8>)
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	3b04      	subs	r3, #4
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	e000      	b.n	8007f38 <Add_PDO_to_Send+0x90>
 8007f36:	2300      	movs	r3, #0
 8007f38:	61fb      	str	r3, [r7, #28]
 8007f3a:	4b45      	ldr	r3, [pc, #276]	@ (8008050 <Add_PDO_to_Send+0x1a8>)
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d004      	beq.n	8007f4c <Add_PDO_to_Send+0xa4>
 8007f42:	4b43      	ldr	r3, [pc, #268]	@ (8008050 <Add_PDO_to_Send+0x1a8>)
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f853 3c08 	ldr.w	r3, [r3, #-8]
 8007f4a:	e000      	b.n	8007f4e <Add_PDO_to_Send+0xa6>
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	69fa      	ldr	r2, [r7, #28]
 8007f50:	4293      	cmp	r3, r2
 8007f52:	d34f      	bcc.n	8007ff4 <Add_PDO_to_Send+0x14c>
 8007f54:	69fb      	ldr	r3, [r7, #28]
 8007f56:	3305      	adds	r3, #5
 8007f58:	005b      	lsls	r3, r3, #1
 8007f5a:	61bb      	str	r3, [r7, #24]
 8007f5c:	4b3c      	ldr	r3, [pc, #240]	@ (8008050 <Add_PDO_to_Send+0x1a8>)
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d021      	beq.n	8007fa8 <Add_PDO_to_Send+0x100>
 8007f64:	4b3a      	ldr	r3, [pc, #232]	@ (8008050 <Add_PDO_to_Send+0x1a8>)
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	3b08      	subs	r3, #8
 8007f6a:	613b      	str	r3, [r7, #16]
 8007f6c:	69b9      	ldr	r1, [r7, #24]
 8007f6e:	6938      	ldr	r0, [r7, #16]
 8007f70:	f016 ffa8 	bl	801eec4 <realloc>
 8007f74:	60f8      	str	r0, [r7, #12]
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d106      	bne.n	8007f8a <Add_PDO_to_Send+0xe2>
 8007f7c:	4b35      	ldr	r3, [pc, #212]	@ (8008054 <Add_PDO_to_Send+0x1ac>)
 8007f7e:	4a36      	ldr	r2, [pc, #216]	@ (8008058 <Add_PDO_to_Send+0x1b0>)
 8007f80:	f240 21b9 	movw	r1, #697	@ 0x2b9
 8007f84:	4835      	ldr	r0, [pc, #212]	@ (800805c <Add_PDO_to_Send+0x1b4>)
 8007f86:	f016 fec1 	bl	801ed0c <__assert_func>
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	3308      	adds	r3, #8
 8007f8e:	4a30      	ldr	r2, [pc, #192]	@ (8008050 <Add_PDO_to_Send+0x1a8>)
 8007f90:	6013      	str	r3, [r2, #0]
 8007f92:	4b2f      	ldr	r3, [pc, #188]	@ (8008050 <Add_PDO_to_Send+0x1a8>)
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d02c      	beq.n	8007ff4 <Add_PDO_to_Send+0x14c>
 8007f9a:	4b2d      	ldr	r3, [pc, #180]	@ (8008050 <Add_PDO_to_Send+0x1a8>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	3b04      	subs	r3, #4
 8007fa0:	69fa      	ldr	r2, [r7, #28]
 8007fa2:	3201      	adds	r2, #1
 8007fa4:	601a      	str	r2, [r3, #0]
 8007fa6:	e025      	b.n	8007ff4 <Add_PDO_to_Send+0x14c>
 8007fa8:	69b8      	ldr	r0, [r7, #24]
 8007faa:	f016 fecd 	bl	801ed48 <malloc>
 8007fae:	4603      	mov	r3, r0
 8007fb0:	617b      	str	r3, [r7, #20]
 8007fb2:	697b      	ldr	r3, [r7, #20]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d106      	bne.n	8007fc6 <Add_PDO_to_Send+0x11e>
 8007fb8:	4b29      	ldr	r3, [pc, #164]	@ (8008060 <Add_PDO_to_Send+0x1b8>)
 8007fba:	4a27      	ldr	r2, [pc, #156]	@ (8008058 <Add_PDO_to_Send+0x1b0>)
 8007fbc:	f240 21b9 	movw	r1, #697	@ 0x2b9
 8007fc0:	4826      	ldr	r0, [pc, #152]	@ (800805c <Add_PDO_to_Send+0x1b4>)
 8007fc2:	f016 fea3 	bl	801ed0c <__assert_func>
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	3308      	adds	r3, #8
 8007fca:	4a21      	ldr	r2, [pc, #132]	@ (8008050 <Add_PDO_to_Send+0x1a8>)
 8007fcc:	6013      	str	r3, [r2, #0]
 8007fce:	4b20      	ldr	r3, [pc, #128]	@ (8008050 <Add_PDO_to_Send+0x1a8>)
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d005      	beq.n	8007fe2 <Add_PDO_to_Send+0x13a>
 8007fd6:	4b1e      	ldr	r3, [pc, #120]	@ (8008050 <Add_PDO_to_Send+0x1a8>)
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	3b04      	subs	r3, #4
 8007fdc:	69fa      	ldr	r2, [r7, #28]
 8007fde:	3201      	adds	r2, #1
 8007fe0:	601a      	str	r2, [r3, #0]
 8007fe2:	4b1b      	ldr	r3, [pc, #108]	@ (8008050 <Add_PDO_to_Send+0x1a8>)
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d004      	beq.n	8007ff4 <Add_PDO_to_Send+0x14c>
 8007fea:	4b19      	ldr	r3, [pc, #100]	@ (8008050 <Add_PDO_to_Send+0x1a8>)
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	3b08      	subs	r3, #8
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	601a      	str	r2, [r3, #0]
 8007ff4:	4b16      	ldr	r3, [pc, #88]	@ (8008050 <Add_PDO_to_Send+0x1a8>)
 8007ff6:	681a      	ldr	r2, [r3, #0]
 8007ff8:	4b15      	ldr	r3, [pc, #84]	@ (8008050 <Add_PDO_to_Send+0x1a8>)
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d005      	beq.n	800800c <Add_PDO_to_Send+0x164>
 8008000:	4b13      	ldr	r3, [pc, #76]	@ (8008050 <Add_PDO_to_Send+0x1a8>)
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	3b08      	subs	r3, #8
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	005b      	lsls	r3, r3, #1
 800800a:	e000      	b.n	800800e <Add_PDO_to_Send+0x166>
 800800c:	2300      	movs	r3, #0
 800800e:	4413      	add	r3, r2
 8008010:	461a      	mov	r2, r3
 8008012:	f107 0308 	add.w	r3, r7, #8
 8008016:	881b      	ldrh	r3, [r3, #0]
 8008018:	8013      	strh	r3, [r2, #0]
 800801a:	4b0d      	ldr	r3, [pc, #52]	@ (8008050 <Add_PDO_to_Send+0x1a8>)
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d012      	beq.n	8008048 <Add_PDO_to_Send+0x1a0>
 8008022:	4b0b      	ldr	r3, [pc, #44]	@ (8008050 <Add_PDO_to_Send+0x1a8>)
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d005      	beq.n	8008036 <Add_PDO_to_Send+0x18e>
 800802a:	4b09      	ldr	r3, [pc, #36]	@ (8008050 <Add_PDO_to_Send+0x1a8>)
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	3b08      	subs	r3, #8
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	3301      	adds	r3, #1
 8008034:	e000      	b.n	8008038 <Add_PDO_to_Send+0x190>
 8008036:	2301      	movs	r3, #1
 8008038:	4a05      	ldr	r2, [pc, #20]	@ (8008050 <Add_PDO_to_Send+0x1a8>)
 800803a:	6812      	ldr	r2, [r2, #0]
 800803c:	3a08      	subs	r2, #8
 800803e:	6013      	str	r3, [r2, #0]
 8008040:	e002      	b.n	8008048 <Add_PDO_to_Send+0x1a0>
        return;
 8008042:	bf00      	nop
 8008044:	e000      	b.n	8008048 <Add_PDO_to_Send+0x1a0>
            return;
 8008046:	bf00      	nop
}
 8008048:	3728      	adds	r7, #40	@ 0x28
 800804a:	46bd      	mov	sp, r7
 800804c:	bd80      	pop	{r7, pc}
 800804e:	bf00      	nop
 8008050:	2401d648 	.word	0x2401d648
 8008054:	08022448 	.word	0x08022448
 8008058:	08022bc4 	.word	0x08022bc4
 800805c:	08022450 	.word	0x08022450
 8008060:	08022488 	.word	0x08022488

08008064 <Clear_PDO_to_Send>:

static void Clear_PDO_to_Send()
{
 8008064:	b580      	push	{r7, lr}
 8008066:	b082      	sub	sp, #8
 8008068:	af00      	add	r7, sp, #0
    cvector_free(pdo_send_list);
 800806a:	4b09      	ldr	r3, [pc, #36]	@ (8008090 <Clear_PDO_to_Send+0x2c>)
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d006      	beq.n	8008080 <Clear_PDO_to_Send+0x1c>
 8008072:	4b07      	ldr	r3, [pc, #28]	@ (8008090 <Clear_PDO_to_Send+0x2c>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	3b08      	subs	r3, #8
 8008078:	607b      	str	r3, [r7, #4]
 800807a:	6878      	ldr	r0, [r7, #4]
 800807c:	f016 fe6c 	bl	801ed58 <free>
    pdo_send_list = NULL;
 8008080:	4b03      	ldr	r3, [pc, #12]	@ (8008090 <Clear_PDO_to_Send+0x2c>)
 8008082:	2200      	movs	r2, #0
 8008084:	601a      	str	r2, [r3, #0]
}
 8008086:	bf00      	nop
 8008088:	3708      	adds	r7, #8
 800808a:	46bd      	mov	sp, r7
 800808c:	bd80      	pop	{r7, pc}
 800808e:	bf00      	nop
 8008090:	2401d648 	.word	0x2401d648

08008094 <Send_MSG>:


/* ------------------- MSG HANDLER ------------------- */
int Send_MSG(uint16_t t_COB_ID, uint8_t* t_tx_data, uint32_t t_len)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b086      	sub	sp, #24
 8008098:	af00      	add	r7, sp, #0
 800809a:	4603      	mov	r3, r0
 800809c:	60b9      	str	r1, [r7, #8]
 800809e:	607a      	str	r2, [r7, #4]
 80080a0:	81fb      	strh	r3, [r7, #14]
	int t_check = 0;
 80080a2:	2300      	movs	r3, #0
 80080a4:	617b      	str	r3, [r7, #20]

	if (comm_type == COMM_TYPE_FDCAN) {
 80080a6:	4b0a      	ldr	r3, [pc, #40]	@ (80080d0 <Send_MSG+0x3c>)
 80080a8:	781b      	ldrb	r3, [r3, #0]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d10a      	bne.n	80080c4 <Send_MSG+0x30>
		if (IOIF_TransmitFDCAN1(t_COB_ID, t_tx_data, t_len) != 0) {
 80080ae:	89fb      	ldrh	r3, [r7, #14]
 80080b0:	687a      	ldr	r2, [r7, #4]
 80080b2:	68b9      	ldr	r1, [r7, #8]
 80080b4:	4618      	mov	r0, r3
 80080b6:	f001 ffeb 	bl	800a090 <IOIF_TransmitFDCAN1>
 80080ba:	4603      	mov	r3, r0
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d001      	beq.n	80080c4 <Send_MSG+0x30>
			return t_check;
 80080c0:	697b      	ldr	r3, [r7, #20]
 80080c2:	e001      	b.n	80080c8 <Send_MSG+0x34>
			//TODO: MSG TX ERROR
		}
	}

	return -1;
 80080c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80080c8:	4618      	mov	r0, r3
 80080ca:	3718      	adds	r7, #24
 80080cc:	46bd      	mov	sp, r7
 80080ce:	bd80      	pop	{r7, pc}
 80080d0:	2401d654 	.word	0x2401d654

080080d4 <Fdcan_Rx_Hdlr>:


static int Fdcan_Rx_Hdlr(uint16_t t_wasp_id, uint8_t* t_rx_data)
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b082      	sub	sp, #8
 80080d8:	af00      	add	r7, sp, #0
 80080da:	4603      	mov	r3, r0
 80080dc:	6039      	str	r1, [r7, #0]
 80080de:	80fb      	strh	r3, [r7, #6]
    fnc_code = t_wasp_id & 0x700;
 80080e0:	88fb      	ldrh	r3, [r7, #6]
 80080e2:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80080e6:	4a22      	ldr	r2, [pc, #136]	@ (8008170 <Fdcan_Rx_Hdlr+0x9c>)
 80080e8:	6013      	str	r3, [r2, #0]
    ori_node = (t_wasp_id & 0x0F0)>>4;
 80080ea:	88fb      	ldrh	r3, [r7, #6]
 80080ec:	111b      	asrs	r3, r3, #4
 80080ee:	b2db      	uxtb	r3, r3
 80080f0:	f003 030f 	and.w	r3, r3, #15
 80080f4:	b2da      	uxtb	r2, r3
 80080f6:	4b1f      	ldr	r3, [pc, #124]	@ (8008174 <Fdcan_Rx_Hdlr+0xa0>)
 80080f8:	701a      	strb	r2, [r3, #0]

    IOIF_WriteGPIOPin(IOIF_GPIO_PORT_E, IOIF_GPIO_PIN_13, IOIF_GPIO_PIN_RESET); // STATUS_LED_B_Pin
 80080fa:	2200      	movs	r2, #0
 80080fc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8008100:	2004      	movs	r0, #4
 8008102:	f002 f8e9 	bl	800a2d8 <IOIF_WriteGPIOPin>

    switch(fnc_code) {
 8008106:	4b1a      	ldr	r3, [pc, #104]	@ (8008170 <Fdcan_Rx_Hdlr+0x9c>)
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800810e:	d01b      	beq.n	8008148 <Fdcan_Rx_Hdlr+0x74>
 8008110:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008114:	d826      	bhi.n	8008164 <Fdcan_Rx_Hdlr+0x90>
 8008116:	2b00      	cmp	r3, #0
 8008118:	d003      	beq.n	8008122 <Fdcan_Rx_Hdlr+0x4e>
 800811a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800811e:	d005      	beq.n	800812c <Fdcan_Rx_Hdlr+0x58>
            } else{
            	Run_Send_PDO(ori_node);
            }
            break;

        default: break;
 8008120:	e020      	b.n	8008164 <Fdcan_Rx_Hdlr+0x90>
            Recv_EMCY(t_rx_data, &err_code);
 8008122:	4915      	ldr	r1, [pc, #84]	@ (8008178 <Fdcan_Rx_Hdlr+0xa4>)
 8008124:	6838      	ldr	r0, [r7, #0]
 8008126:	f7ff fa81 	bl	800762c <Recv_EMCY>
            break;
 800812a:	e01c      	b.n	8008166 <Fdcan_Rx_Hdlr+0x92>
            if (Unpack_SDO(t_rx_data) < 0) {
 800812c:	6838      	ldr	r0, [r7, #0]
 800812e:	f7ff fbc5 	bl	80078bc <Unpack_SDO>
 8008132:	4603      	mov	r3, r0
 8008134:	2b00      	cmp	r3, #0
 8008136:	da01      	bge.n	800813c <Fdcan_Rx_Hdlr+0x68>
                return SDO_RX_ERR;
 8008138:	2301      	movs	r3, #1
 800813a:	e015      	b.n	8008168 <Fdcan_Rx_Hdlr+0x94>
                Send_SDO(ori_node);
 800813c:	4b0d      	ldr	r3, [pc, #52]	@ (8008174 <Fdcan_Rx_Hdlr+0xa0>)
 800813e:	781b      	ldrb	r3, [r3, #0]
 8008140:	4618      	mov	r0, r3
 8008142:	f7ff fcef 	bl	8007b24 <Send_SDO>
            break;
 8008146:	e00e      	b.n	8008166 <Fdcan_Rx_Hdlr+0x92>
            if (Unpack_PDO(t_rx_data) < 0) {
 8008148:	6838      	ldr	r0, [r7, #0]
 800814a:	f7ff fd52 	bl	8007bf2 <Unpack_PDO>
 800814e:	4603      	mov	r3, r0
 8008150:	2b00      	cmp	r3, #0
 8008152:	da01      	bge.n	8008158 <Fdcan_Rx_Hdlr+0x84>
                return PDO_RX_ERR;
 8008154:	2303      	movs	r3, #3
 8008156:	e007      	b.n	8008168 <Fdcan_Rx_Hdlr+0x94>
            	Run_Send_PDO(ori_node);
 8008158:	4b06      	ldr	r3, [pc, #24]	@ (8008174 <Fdcan_Rx_Hdlr+0xa0>)
 800815a:	781b      	ldrb	r3, [r3, #0]
 800815c:	4618      	mov	r0, r3
 800815e:	f7ff fe09 	bl	8007d74 <Run_Send_PDO>
            break;
 8008162:	e000      	b.n	8008166 <Fdcan_Rx_Hdlr+0x92>
        default: break;
 8008164:	bf00      	nop
    }

    return 0;
 8008166:	2300      	movs	r3, #0
}
 8008168:	4618      	mov	r0, r3
 800816a:	3708      	adds	r7, #8
 800816c:	46bd      	mov	sp, r7
 800816e:	bd80      	pop	{r7, pc}
 8008170:	2401d658 	.word	0x2401d658
 8008174:	2401d657 	.word	0x2401d657
 8008178:	2401d65c 	.word	0x2401d65c

0800817c <Set_Send_PDO_List>:

/* ------------------- SDO CALLBACK ------------------- */
static void Set_Send_PDO_List(DOP_SDOArgs_t* t_req, DOP_SDOArgs_t* t_res)
{
 800817c:	b580      	push	{r7, lr}
 800817e:	b086      	sub	sp, #24
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
 8008184:	6039      	str	r1, [r7, #0]
	Clear_PDO_to_Send();
 8008186:	f7ff ff6d 	bl	8008064 <Clear_PDO_to_Send>

    int t_cursor = 0;
 800818a:	2300      	movs	r3, #0
 800818c:	617b      	str	r3, [r7, #20]
    uint8_t* t_ids = (uint8_t*)t_req->data;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	613b      	str	r3, [r7, #16]
    while (t_cursor < 2*t_req->dataSize) {
 8008194:	e015      	b.n	80081c2 <Set_Send_PDO_List+0x46>
        uint8_t t_dictID = t_ids[t_cursor++];
 8008196:	697b      	ldr	r3, [r7, #20]
 8008198:	1c5a      	adds	r2, r3, #1
 800819a:	617a      	str	r2, [r7, #20]
 800819c:	461a      	mov	r2, r3
 800819e:	693b      	ldr	r3, [r7, #16]
 80081a0:	4413      	add	r3, r2
 80081a2:	781b      	ldrb	r3, [r3, #0]
 80081a4:	73fb      	strb	r3, [r7, #15]
        uint8_t t_objID = t_ids[t_cursor++];
 80081a6:	697b      	ldr	r3, [r7, #20]
 80081a8:	1c5a      	adds	r2, r3, #1
 80081aa:	617a      	str	r2, [r7, #20]
 80081ac:	461a      	mov	r2, r3
 80081ae:	693b      	ldr	r3, [r7, #16]
 80081b0:	4413      	add	r3, r2
 80081b2:	781b      	ldrb	r3, [r3, #0]
 80081b4:	73bb      	strb	r3, [r7, #14]
        Add_PDO_to_Send(t_dictID, t_objID);
 80081b6:	7bba      	ldrb	r2, [r7, #14]
 80081b8:	7bfb      	ldrb	r3, [r7, #15]
 80081ba:	4611      	mov	r1, r2
 80081bc:	4618      	mov	r0, r3
 80081be:	f7ff fe73 	bl	8007ea8 <Add_PDO_to_Send>
    while (t_cursor < 2*t_req->dataSize) {
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	791b      	ldrb	r3, [r3, #4]
 80081c6:	005b      	lsls	r3, r3, #1
 80081c8:	697a      	ldr	r2, [r7, #20]
 80081ca:	429a      	cmp	r2, r3
 80081cc:	dbe3      	blt.n	8008196 <Set_Send_PDO_List+0x1a>
    }

    t_res->status = DOP_SDO_SUCC;
 80081ce:	683b      	ldr	r3, [r7, #0]
 80081d0:	2200      	movs	r2, #0
 80081d2:	721a      	strb	r2, [r3, #8]
}
 80081d4:	bf00      	nop
 80081d6:	3718      	adds	r7, #24
 80081d8:	46bd      	mov	sp, r7
 80081da:	bd80      	pop	{r7, pc}

080081dc <Set_MS_Enum>:

static void Set_MS_Enum(DOP_SDOArgs_t* t_req, DOP_SDOArgs_t* t_res)
{
 80081dc:	b480      	push	{r7}
 80081de:	b083      	sub	sp, #12
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
 80081e4:	6039      	str	r1, [r7, #0]
	memcpy(&MS_enum, t_req->data, 1);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	781a      	ldrb	r2, [r3, #0]
 80081ec:	4b06      	ldr	r3, [pc, #24]	@ (8008208 <Set_MS_Enum+0x2c>)
 80081ee:	701a      	strb	r2, [r3, #0]

	t_res->dataSize = 0;
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	2200      	movs	r2, #0
 80081f4:	711a      	strb	r2, [r3, #4]
	t_res->status = DOP_SDO_SUCC;
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	2200      	movs	r2, #0
 80081fa:	721a      	strb	r2, [r3, #8]
}
 80081fc:	bf00      	nop
 80081fe:	370c      	adds	r7, #12
 8008200:	46bd      	mov	sp, r7
 8008202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008206:	4770      	bx	lr
 8008208:	2401d3f8 	.word	0x2401d3f8

0800820c <Set_GUI_COMM_OnOff>:

static void Set_GUI_COMM_OnOff(DOP_SDOArgs_t* t_req, DOP_SDOArgs_t* t_res)
{
 800820c:	b480      	push	{r7}
 800820e:	b083      	sub	sp, #12
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
 8008214:	6039      	str	r1, [r7, #0]
	memcpy(&GUI_onoff, t_req->data, 1);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	781a      	ldrb	r2, [r3, #0]
 800821c:	4b06      	ldr	r3, [pc, #24]	@ (8008238 <Set_GUI_COMM_OnOff+0x2c>)
 800821e:	701a      	strb	r2, [r3, #0]

	t_res->dataSize = 1;
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	2201      	movs	r2, #1
 8008224:	711a      	strb	r2, [r3, #4]
	t_res->status = DOP_SDO_SUCC;
 8008226:	683b      	ldr	r3, [r7, #0]
 8008228:	2200      	movs	r2, #0
 800822a:	721a      	strb	r2, [r3, #8]
}
 800822c:	bf00      	nop
 800822e:	370c      	adds	r7, #12
 8008230:	46bd      	mov	sp, r7
 8008232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008236:	4770      	bx	lr
 8008238:	2401d655 	.word	0x2401d655

0800823c <Set_GUI_COMM_Command>:

static void Set_GUI_COMM_Command(DOP_SDOArgs_t* t_req, DOP_SDOArgs_t* t_res)
{
 800823c:	b480      	push	{r7}
 800823e:	b083      	sub	sp, #12
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
 8008244:	6039      	str	r1, [r7, #0]
	memcpy(&GUI_command, t_req->data, 1);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	781a      	ldrb	r2, [r3, #0]
 800824c:	4b06      	ldr	r3, [pc, #24]	@ (8008268 <Set_GUI_COMM_Command+0x2c>)
 800824e:	701a      	strb	r2, [r3, #0]

	t_res->dataSize = 1;
 8008250:	683b      	ldr	r3, [r7, #0]
 8008252:	2201      	movs	r2, #1
 8008254:	711a      	strb	r2, [r3, #4]
	t_res->status = DOP_SDO_SUCC;
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	2200      	movs	r2, #0
 800825a:	721a      	strb	r2, [r3, #8]
}
 800825c:	bf00      	nop
 800825e:	370c      	adds	r7, #12
 8008260:	46bd      	mov	sp, r7
 8008262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008266:	4770      	bx	lr
 8008268:	2401d656 	.word	0x2401d656

0800826c <Add_SDO_to_Send>:



/* For P vector */
static void Add_SDO_to_Send(uint8_t t_dictID, uint8_t t_objID)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b08a      	sub	sp, #40	@ 0x28
 8008270:	af00      	add	r7, sp, #0
 8008272:	4603      	mov	r3, r0
 8008274:	460a      	mov	r2, r1
 8008276:	71fb      	strb	r3, [r7, #7]
 8008278:	4613      	mov	r3, r2
 800827a:	71bb      	strb	r3, [r7, #6]
	DOP_SDO_t* temp_sdo = DOP_FindSDO(t_dictID, t_objID);
 800827c:	79bb      	ldrb	r3, [r7, #6]
 800827e:	b29a      	uxth	r2, r3
 8008280:	79fb      	ldrb	r3, [r7, #7]
 8008282:	4611      	mov	r1, r2
 8008284:	4618      	mov	r0, r3
 8008286:	f000 fabb 	bl	8008800 <DOP_FindSDO>
 800828a:	6238      	str	r0, [r7, #32]
    if (temp_sdo == NULL) {
 800828c:	6a3b      	ldr	r3, [r7, #32]
 800828e:	2b00      	cmp	r3, #0
 8008290:	f000 80b9 	beq.w	8008406 <Add_SDO_to_Send+0x19a>
        //TODO: Cannot Find PDO Error
        return;
    }

    DOP_Header_t t_sdo = {t_dictID, t_objID};
 8008294:	79fb      	ldrb	r3, [r7, #7]
 8008296:	723b      	strb	r3, [r7, #8]
 8008298:	79bb      	ldrb	r3, [r7, #6]
 800829a:	727b      	strb	r3, [r7, #9]

    for (int i = 0; i < cvector_size(sdo_res_list); ++i) {
 800829c:	2300      	movs	r3, #0
 800829e:	627b      	str	r3, [r7, #36]	@ 0x24
 80082a0:	e015      	b.n	80082ce <Add_SDO_to_Send+0x62>
        if ((sdo_res_list[i].dictID == t_dictID) && (sdo_res_list[i].objID == t_objID)){
 80082a2:	4b5c      	ldr	r3, [pc, #368]	@ (8008414 <Add_SDO_to_Send+0x1a8>)
 80082a4:	681a      	ldr	r2, [r3, #0]
 80082a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082a8:	005b      	lsls	r3, r3, #1
 80082aa:	4413      	add	r3, r2
 80082ac:	781b      	ldrb	r3, [r3, #0]
 80082ae:	79fa      	ldrb	r2, [r7, #7]
 80082b0:	429a      	cmp	r2, r3
 80082b2:	d109      	bne.n	80082c8 <Add_SDO_to_Send+0x5c>
 80082b4:	4b57      	ldr	r3, [pc, #348]	@ (8008414 <Add_SDO_to_Send+0x1a8>)
 80082b6:	681a      	ldr	r2, [r3, #0]
 80082b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ba:	005b      	lsls	r3, r3, #1
 80082bc:	4413      	add	r3, r2
 80082be:	785b      	ldrb	r3, [r3, #1]
 80082c0:	79ba      	ldrb	r2, [r7, #6]
 80082c2:	429a      	cmp	r2, r3
 80082c4:	f000 80a1 	beq.w	800840a <Add_SDO_to_Send+0x19e>
    for (int i = 0; i < cvector_size(sdo_res_list); ++i) {
 80082c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ca:	3301      	adds	r3, #1
 80082cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80082ce:	4b51      	ldr	r3, [pc, #324]	@ (8008414 <Add_SDO_to_Send+0x1a8>)
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d004      	beq.n	80082e0 <Add_SDO_to_Send+0x74>
 80082d6:	4b4f      	ldr	r3, [pc, #316]	@ (8008414 <Add_SDO_to_Send+0x1a8>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	3b08      	subs	r3, #8
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	e000      	b.n	80082e2 <Add_SDO_to_Send+0x76>
 80082e0:	2300      	movs	r3, #0
 80082e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082e4:	4293      	cmp	r3, r2
 80082e6:	d8dc      	bhi.n	80082a2 <Add_SDO_to_Send+0x36>
            return;
        }
    }
    cvector_push_back(sdo_res_list, t_sdo);
 80082e8:	4b4a      	ldr	r3, [pc, #296]	@ (8008414 <Add_SDO_to_Send+0x1a8>)
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d004      	beq.n	80082fa <Add_SDO_to_Send+0x8e>
 80082f0:	4b48      	ldr	r3, [pc, #288]	@ (8008414 <Add_SDO_to_Send+0x1a8>)
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	3b04      	subs	r3, #4
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	e000      	b.n	80082fc <Add_SDO_to_Send+0x90>
 80082fa:	2300      	movs	r3, #0
 80082fc:	61fb      	str	r3, [r7, #28]
 80082fe:	4b45      	ldr	r3, [pc, #276]	@ (8008414 <Add_SDO_to_Send+0x1a8>)
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d004      	beq.n	8008310 <Add_SDO_to_Send+0xa4>
 8008306:	4b43      	ldr	r3, [pc, #268]	@ (8008414 <Add_SDO_to_Send+0x1a8>)
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f853 3c08 	ldr.w	r3, [r3, #-8]
 800830e:	e000      	b.n	8008312 <Add_SDO_to_Send+0xa6>
 8008310:	2300      	movs	r3, #0
 8008312:	69fa      	ldr	r2, [r7, #28]
 8008314:	4293      	cmp	r3, r2
 8008316:	d34f      	bcc.n	80083b8 <Add_SDO_to_Send+0x14c>
 8008318:	69fb      	ldr	r3, [r7, #28]
 800831a:	3305      	adds	r3, #5
 800831c:	005b      	lsls	r3, r3, #1
 800831e:	61bb      	str	r3, [r7, #24]
 8008320:	4b3c      	ldr	r3, [pc, #240]	@ (8008414 <Add_SDO_to_Send+0x1a8>)
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d021      	beq.n	800836c <Add_SDO_to_Send+0x100>
 8008328:	4b3a      	ldr	r3, [pc, #232]	@ (8008414 <Add_SDO_to_Send+0x1a8>)
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	3b08      	subs	r3, #8
 800832e:	613b      	str	r3, [r7, #16]
 8008330:	69b9      	ldr	r1, [r7, #24]
 8008332:	6938      	ldr	r0, [r7, #16]
 8008334:	f016 fdc6 	bl	801eec4 <realloc>
 8008338:	60f8      	str	r0, [r7, #12]
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d106      	bne.n	800834e <Add_SDO_to_Send+0xe2>
 8008340:	4b35      	ldr	r3, [pc, #212]	@ (8008418 <Add_SDO_to_Send+0x1ac>)
 8008342:	4a36      	ldr	r2, [pc, #216]	@ (800841c <Add_SDO_to_Send+0x1b0>)
 8008344:	f240 3131 	movw	r1, #817	@ 0x331
 8008348:	4835      	ldr	r0, [pc, #212]	@ (8008420 <Add_SDO_to_Send+0x1b4>)
 800834a:	f016 fcdf 	bl	801ed0c <__assert_func>
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	3308      	adds	r3, #8
 8008352:	4a30      	ldr	r2, [pc, #192]	@ (8008414 <Add_SDO_to_Send+0x1a8>)
 8008354:	6013      	str	r3, [r2, #0]
 8008356:	4b2f      	ldr	r3, [pc, #188]	@ (8008414 <Add_SDO_to_Send+0x1a8>)
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d02c      	beq.n	80083b8 <Add_SDO_to_Send+0x14c>
 800835e:	4b2d      	ldr	r3, [pc, #180]	@ (8008414 <Add_SDO_to_Send+0x1a8>)
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	3b04      	subs	r3, #4
 8008364:	69fa      	ldr	r2, [r7, #28]
 8008366:	3201      	adds	r2, #1
 8008368:	601a      	str	r2, [r3, #0]
 800836a:	e025      	b.n	80083b8 <Add_SDO_to_Send+0x14c>
 800836c:	69b8      	ldr	r0, [r7, #24]
 800836e:	f016 fceb 	bl	801ed48 <malloc>
 8008372:	4603      	mov	r3, r0
 8008374:	617b      	str	r3, [r7, #20]
 8008376:	697b      	ldr	r3, [r7, #20]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d106      	bne.n	800838a <Add_SDO_to_Send+0x11e>
 800837c:	4b29      	ldr	r3, [pc, #164]	@ (8008424 <Add_SDO_to_Send+0x1b8>)
 800837e:	4a27      	ldr	r2, [pc, #156]	@ (800841c <Add_SDO_to_Send+0x1b0>)
 8008380:	f240 3131 	movw	r1, #817	@ 0x331
 8008384:	4826      	ldr	r0, [pc, #152]	@ (8008420 <Add_SDO_to_Send+0x1b4>)
 8008386:	f016 fcc1 	bl	801ed0c <__assert_func>
 800838a:	697b      	ldr	r3, [r7, #20]
 800838c:	3308      	adds	r3, #8
 800838e:	4a21      	ldr	r2, [pc, #132]	@ (8008414 <Add_SDO_to_Send+0x1a8>)
 8008390:	6013      	str	r3, [r2, #0]
 8008392:	4b20      	ldr	r3, [pc, #128]	@ (8008414 <Add_SDO_to_Send+0x1a8>)
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d005      	beq.n	80083a6 <Add_SDO_to_Send+0x13a>
 800839a:	4b1e      	ldr	r3, [pc, #120]	@ (8008414 <Add_SDO_to_Send+0x1a8>)
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	3b04      	subs	r3, #4
 80083a0:	69fa      	ldr	r2, [r7, #28]
 80083a2:	3201      	adds	r2, #1
 80083a4:	601a      	str	r2, [r3, #0]
 80083a6:	4b1b      	ldr	r3, [pc, #108]	@ (8008414 <Add_SDO_to_Send+0x1a8>)
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d004      	beq.n	80083b8 <Add_SDO_to_Send+0x14c>
 80083ae:	4b19      	ldr	r3, [pc, #100]	@ (8008414 <Add_SDO_to_Send+0x1a8>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	3b08      	subs	r3, #8
 80083b4:	2200      	movs	r2, #0
 80083b6:	601a      	str	r2, [r3, #0]
 80083b8:	4b16      	ldr	r3, [pc, #88]	@ (8008414 <Add_SDO_to_Send+0x1a8>)
 80083ba:	681a      	ldr	r2, [r3, #0]
 80083bc:	4b15      	ldr	r3, [pc, #84]	@ (8008414 <Add_SDO_to_Send+0x1a8>)
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d005      	beq.n	80083d0 <Add_SDO_to_Send+0x164>
 80083c4:	4b13      	ldr	r3, [pc, #76]	@ (8008414 <Add_SDO_to_Send+0x1a8>)
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	3b08      	subs	r3, #8
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	005b      	lsls	r3, r3, #1
 80083ce:	e000      	b.n	80083d2 <Add_SDO_to_Send+0x166>
 80083d0:	2300      	movs	r3, #0
 80083d2:	4413      	add	r3, r2
 80083d4:	461a      	mov	r2, r3
 80083d6:	f107 0308 	add.w	r3, r7, #8
 80083da:	881b      	ldrh	r3, [r3, #0]
 80083dc:	8013      	strh	r3, [r2, #0]
 80083de:	4b0d      	ldr	r3, [pc, #52]	@ (8008414 <Add_SDO_to_Send+0x1a8>)
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d012      	beq.n	800840c <Add_SDO_to_Send+0x1a0>
 80083e6:	4b0b      	ldr	r3, [pc, #44]	@ (8008414 <Add_SDO_to_Send+0x1a8>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d005      	beq.n	80083fa <Add_SDO_to_Send+0x18e>
 80083ee:	4b09      	ldr	r3, [pc, #36]	@ (8008414 <Add_SDO_to_Send+0x1a8>)
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	3b08      	subs	r3, #8
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	3301      	adds	r3, #1
 80083f8:	e000      	b.n	80083fc <Add_SDO_to_Send+0x190>
 80083fa:	2301      	movs	r3, #1
 80083fc:	4a05      	ldr	r2, [pc, #20]	@ (8008414 <Add_SDO_to_Send+0x1a8>)
 80083fe:	6812      	ldr	r2, [r2, #0]
 8008400:	3a08      	subs	r2, #8
 8008402:	6013      	str	r3, [r2, #0]
 8008404:	e002      	b.n	800840c <Add_SDO_to_Send+0x1a0>
        return;
 8008406:	bf00      	nop
 8008408:	e000      	b.n	800840c <Add_SDO_to_Send+0x1a0>
            return;
 800840a:	bf00      	nop
}
 800840c:	3728      	adds	r7, #40	@ 0x28
 800840e:	46bd      	mov	sp, r7
 8008410:	bd80      	pop	{r7, pc}
 8008412:	bf00      	nop
 8008414:	2401d650 	.word	0x2401d650
 8008418:	08022448 	.word	0x08022448
 800841c:	08022bd4 	.word	0x08022bd4
 8008420:	08022450 	.word	0x08022450
 8008424:	08022488 	.word	0x08022488

08008428 <Clear_SDO_to_Send>:

static void Clear_SDO_to_Send()
{
 8008428:	b580      	push	{r7, lr}
 800842a:	b082      	sub	sp, #8
 800842c:	af00      	add	r7, sp, #0
    cvector_free(sdo_res_list);
 800842e:	4b09      	ldr	r3, [pc, #36]	@ (8008454 <Clear_SDO_to_Send+0x2c>)
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d006      	beq.n	8008444 <Clear_SDO_to_Send+0x1c>
 8008436:	4b07      	ldr	r3, [pc, #28]	@ (8008454 <Clear_SDO_to_Send+0x2c>)
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	3b08      	subs	r3, #8
 800843c:	607b      	str	r3, [r7, #4]
 800843e:	6878      	ldr	r0, [r7, #4]
 8008440:	f016 fc8a 	bl	801ed58 <free>
    sdo_res_list = NULL;
 8008444:	4b03      	ldr	r3, [pc, #12]	@ (8008454 <Clear_SDO_to_Send+0x2c>)
 8008446:	2200      	movs	r2, #0
 8008448:	601a      	str	r2, [r3, #0]
}
 800844a:	bf00      	nop
 800844c:	3708      	adds	r7, #8
 800844e:	46bd      	mov	sp, r7
 8008450:	bd80      	pop	{r7, pc}
 8008452:	bf00      	nop
 8008454:	2401d650 	.word	0x2401d650

08008458 <Send_ExtensionBoardEnable>:

void Send_ExtensionBoardEnable(void)
{
 8008458:	b580      	push	{r7, lr}
 800845a:	af00      	add	r7, sp, #0
	Clear_SDO_to_Send();
 800845c:	f7ff ffe4 	bl	8008428 <Clear_SDO_to_Send>
    Add_SDO_to_Send(TASK_ID_EXTDEV, SDO_ID_EXTDEV_EXTENSION_BOARD_ENABLE);
 8008460:	2127      	movs	r1, #39	@ 0x27
 8008462:	2006      	movs	r0, #6
 8008464:	f7ff ff02 	bl	800826c <Add_SDO_to_Send>
	Send_SDO(NODE_ID_CM);
 8008468:	2001      	movs	r0, #1
 800846a:	f7ff fb5b 	bl	8007b24 <Send_SDO>
}
 800846e:	bf00      	nop
 8008470:	bd80      	pop	{r7, pc}

08008472 <Send_ExtensionBoardDisable>:

void Send_ExtensionBoardDisable(void)
{
 8008472:	b580      	push	{r7, lr}
 8008474:	af00      	add	r7, sp, #0
	Clear_SDO_to_Send();
 8008476:	f7ff ffd7 	bl	8008428 <Clear_SDO_to_Send>
    Add_SDO_to_Send(TASK_ID_EXTDEV, SDO_ID_EXTDEV_EXTENSION_BOARD_DISABLE);
 800847a:	2128      	movs	r1, #40	@ 0x28
 800847c:	2006      	movs	r0, #6
 800847e:	f7ff fef5 	bl	800826c <Add_SDO_to_Send>
	Send_SDO(NODE_ID_CM);
 8008482:	2001      	movs	r0, #1
 8008484:	f7ff fb4e 	bl	8007b24 <Send_SDO>
}
 8008488:	bf00      	nop
 800848a:	bd80      	pop	{r7, pc}

0800848c <DOP_GetDataTypeInfo>:
 *------------------------------------------------------------
 * @brief Functions that interface with this module.
 */

DOP_DataTypeInfo_t DOP_GetDataTypeInfo(DOP_DataType_t t_type)
{
 800848c:	b480      	push	{r7}
 800848e:	b085      	sub	sp, #20
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
 8008494:	460b      	mov	r3, r1
 8008496:	70fb      	strb	r3, [r7, #3]
	DOP_DataTypeInfo_t t_res;

    switch (t_type) {
 8008498:	78fb      	ldrb	r3, [r7, #3]
 800849a:	2b09      	cmp	r3, #9
 800849c:	d848      	bhi.n	8008530 <DOP_GetDataTypeInfo+0xa4>
 800849e:	a201      	add	r2, pc, #4	@ (adr r2, 80084a4 <DOP_GetDataTypeInfo+0x18>)
 80084a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084a4:	080084cd 	.word	0x080084cd
 80084a8:	080084d7 	.word	0x080084d7
 80084ac:	080084e1 	.word	0x080084e1
 80084b0:	080084eb 	.word	0x080084eb
 80084b4:	080084f5 	.word	0x080084f5
 80084b8:	080084ff 	.word	0x080084ff
 80084bc:	08008509 	.word	0x08008509
 80084c0:	08008513 	.word	0x08008513
 80084c4:	0800851d 	.word	0x0800851d
 80084c8:	08008527 	.word	0x08008527
    case DOP_CHAR   :   t_res.typeName = "char"   ;     t_res.typeSize = sizeof(char);      break;
 80084cc:	4b20      	ldr	r3, [pc, #128]	@ (8008550 <DOP_GetDataTypeInfo+0xc4>)
 80084ce:	60bb      	str	r3, [r7, #8]
 80084d0:	2301      	movs	r3, #1
 80084d2:	733b      	strb	r3, [r7, #12]
 80084d4:	e02d      	b.n	8008532 <DOP_GetDataTypeInfo+0xa6>
    case DOP_UINT8  :   t_res.typeName = "uint8"  ;     t_res.typeSize = sizeof(uint8_t);   break;
 80084d6:	4b1f      	ldr	r3, [pc, #124]	@ (8008554 <DOP_GetDataTypeInfo+0xc8>)
 80084d8:	60bb      	str	r3, [r7, #8]
 80084da:	2301      	movs	r3, #1
 80084dc:	733b      	strb	r3, [r7, #12]
 80084de:	e028      	b.n	8008532 <DOP_GetDataTypeInfo+0xa6>
    case DOP_UINT16 :   t_res.typeName = "uint16" ;     t_res.typeSize = sizeof(uint16_t);  break;
 80084e0:	4b1d      	ldr	r3, [pc, #116]	@ (8008558 <DOP_GetDataTypeInfo+0xcc>)
 80084e2:	60bb      	str	r3, [r7, #8]
 80084e4:	2302      	movs	r3, #2
 80084e6:	733b      	strb	r3, [r7, #12]
 80084e8:	e023      	b.n	8008532 <DOP_GetDataTypeInfo+0xa6>
    case DOP_UINT32 :   t_res.typeName = "uint32" ;     t_res.typeSize = sizeof(uint32_t);  break;
 80084ea:	4b1c      	ldr	r3, [pc, #112]	@ (800855c <DOP_GetDataTypeInfo+0xd0>)
 80084ec:	60bb      	str	r3, [r7, #8]
 80084ee:	2304      	movs	r3, #4
 80084f0:	733b      	strb	r3, [r7, #12]
 80084f2:	e01e      	b.n	8008532 <DOP_GetDataTypeInfo+0xa6>
    case DOP_INT8   :   t_res.typeName = "int8"   ;     t_res.typeSize = sizeof(int8_t);    break;
 80084f4:	4b1a      	ldr	r3, [pc, #104]	@ (8008560 <DOP_GetDataTypeInfo+0xd4>)
 80084f6:	60bb      	str	r3, [r7, #8]
 80084f8:	2301      	movs	r3, #1
 80084fa:	733b      	strb	r3, [r7, #12]
 80084fc:	e019      	b.n	8008532 <DOP_GetDataTypeInfo+0xa6>
    case DOP_INT16  :   t_res.typeName = "int16"  ;     t_res.typeSize = sizeof(int16_t);   break;
 80084fe:	4b19      	ldr	r3, [pc, #100]	@ (8008564 <DOP_GetDataTypeInfo+0xd8>)
 8008500:	60bb      	str	r3, [r7, #8]
 8008502:	2302      	movs	r3, #2
 8008504:	733b      	strb	r3, [r7, #12]
 8008506:	e014      	b.n	8008532 <DOP_GetDataTypeInfo+0xa6>
    case DOP_INT32  :   t_res.typeName = "int32"  ;     t_res.typeSize = sizeof(int32_t);   break;
 8008508:	4b17      	ldr	r3, [pc, #92]	@ (8008568 <DOP_GetDataTypeInfo+0xdc>)
 800850a:	60bb      	str	r3, [r7, #8]
 800850c:	2304      	movs	r3, #4
 800850e:	733b      	strb	r3, [r7, #12]
 8008510:	e00f      	b.n	8008532 <DOP_GetDataTypeInfo+0xa6>
    case DOP_FLOAT32:   t_res.typeName = "float32";     t_res.typeSize = sizeof(float);     break;
 8008512:	4b16      	ldr	r3, [pc, #88]	@ (800856c <DOP_GetDataTypeInfo+0xe0>)
 8008514:	60bb      	str	r3, [r7, #8]
 8008516:	2304      	movs	r3, #4
 8008518:	733b      	strb	r3, [r7, #12]
 800851a:	e00a      	b.n	8008532 <DOP_GetDataTypeInfo+0xa6>
    case DOP_FLOAT64:   t_res.typeName = "float64";     t_res.typeSize = sizeof(double);    break;
 800851c:	4b14      	ldr	r3, [pc, #80]	@ (8008570 <DOP_GetDataTypeInfo+0xe4>)
 800851e:	60bb      	str	r3, [r7, #8]
 8008520:	2308      	movs	r3, #8
 8008522:	733b      	strb	r3, [r7, #12]
 8008524:	e005      	b.n	8008532 <DOP_GetDataTypeInfo+0xa6>
    case DOP_STRING10:	t_res.typeName = "string10";    t_res.typeSize = 32*sizeof(char);   break;
 8008526:	4b13      	ldr	r3, [pc, #76]	@ (8008574 <DOP_GetDataTypeInfo+0xe8>)
 8008528:	60bb      	str	r3, [r7, #8]
 800852a:	2320      	movs	r3, #32
 800852c:	733b      	strb	r3, [r7, #12]
 800852e:	e000      	b.n	8008532 <DOP_GetDataTypeInfo+0xa6>
    default:                                                                                break;
 8008530:	bf00      	nop
    }
    return t_res;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	461a      	mov	r2, r3
 8008536:	f107 0308 	add.w	r3, r7, #8
 800853a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800853e:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8008542:	6878      	ldr	r0, [r7, #4]
 8008544:	3714      	adds	r7, #20
 8008546:	46bd      	mov	sp, r7
 8008548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854c:	4770      	bx	lr
 800854e:	bf00      	nop
 8008550:	08022490 	.word	0x08022490
 8008554:	08022498 	.word	0x08022498
 8008558:	080224a0 	.word	0x080224a0
 800855c:	080224a8 	.word	0x080224a8
 8008560:	080224b0 	.word	0x080224b0
 8008564:	080224b8 	.word	0x080224b8
 8008568:	080224c0 	.word	0x080224c0
 800856c:	080224c8 	.word	0x080224c8
 8008570:	080224d0 	.word	0x080224d0
 8008574:	080224d8 	.word	0x080224d8

08008578 <DOP_CreateDOD>:

/* ------------------- DATA OBJECT DICTIONARY ------------------- */
// Create Data Object & Dictionary
void DOP_CreateDOD(uint8_t t_dictID)
{
 8008578:	b480      	push	{r7}
 800857a:	b083      	sub	sp, #12
 800857c:	af00      	add	r7, sp, #0
 800857e:	4603      	mov	r3, r0
 8008580:	71fb      	strb	r3, [r7, #7]
	DODs[t_dictID].dictID = t_dictID;
 8008582:	79fb      	ldrb	r3, [r7, #7]
 8008584:	4a06      	ldr	r2, [pc, #24]	@ (80085a0 <DOP_CreateDOD+0x28>)
 8008586:	f640 3144 	movw	r1, #2884	@ 0xb44
 800858a:	fb01 f303 	mul.w	r3, r1, r3
 800858e:	4413      	add	r3, r2
 8008590:	79fa      	ldrb	r2, [r7, #7]
 8008592:	701a      	strb	r2, [r3, #0]
}
 8008594:	bf00      	nop
 8008596:	370c      	adds	r7, #12
 8008598:	46bd      	mov	sp, r7
 800859a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859e:	4770      	bx	lr
 80085a0:	2401d71c 	.word	0x2401d71c

080085a4 <DOP_CreateSDO>:

void DOP_CreateSDO(uint8_t t_dictID, uint16_t t_objID, DOP_DataType_t t_type, DOP_SDOCB_t t_callback)
{
 80085a4:	b590      	push	{r4, r7, lr}
 80085a6:	b085      	sub	sp, #20
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	603b      	str	r3, [r7, #0]
 80085ac:	4603      	mov	r3, r0
 80085ae:	71fb      	strb	r3, [r7, #7]
 80085b0:	460b      	mov	r3, r1
 80085b2:	80bb      	strh	r3, [r7, #4]
 80085b4:	4613      	mov	r3, r2
 80085b6:	71bb      	strb	r3, [r7, #6]
	DODs[t_dictID].SDOs[t_objID].objID          = t_objID;
 80085b8:	79f9      	ldrb	r1, [r7, #7]
 80085ba:	88ba      	ldrh	r2, [r7, #4]
 80085bc:	4840      	ldr	r0, [pc, #256]	@ (80086c0 <DOP_CreateSDO+0x11c>)
 80085be:	4613      	mov	r3, r2
 80085c0:	009b      	lsls	r3, r3, #2
 80085c2:	4413      	add	r3, r2
 80085c4:	009b      	lsls	r3, r3, #2
 80085c6:	f640 3244 	movw	r2, #2884	@ 0xb44
 80085ca:	fb01 f202 	mul.w	r2, r1, r2
 80085ce:	4413      	add	r3, r2
 80085d0:	4403      	add	r3, r0
 80085d2:	f203 5304 	addw	r3, r3, #1284	@ 0x504
 80085d6:	88ba      	ldrh	r2, [r7, #4]
 80085d8:	801a      	strh	r2, [r3, #0]
	DODs[t_dictID].SDOs[t_objID].dataType       = t_type;
 80085da:	79f9      	ldrb	r1, [r7, #7]
 80085dc:	88ba      	ldrh	r2, [r7, #4]
 80085de:	4838      	ldr	r0, [pc, #224]	@ (80086c0 <DOP_CreateSDO+0x11c>)
 80085e0:	4613      	mov	r3, r2
 80085e2:	009b      	lsls	r3, r3, #2
 80085e4:	4413      	add	r3, r2
 80085e6:	009b      	lsls	r3, r3, #2
 80085e8:	f640 3244 	movw	r2, #2884	@ 0xb44
 80085ec:	fb01 f202 	mul.w	r2, r1, r2
 80085f0:	4413      	add	r3, r2
 80085f2:	4403      	add	r3, r0
 80085f4:	f203 5306 	addw	r3, r3, #1286	@ 0x506
 80085f8:	79ba      	ldrb	r2, [r7, #6]
 80085fa:	701a      	strb	r2, [r3, #0]
	DODs[t_dictID].SDOs[t_objID].callback       = t_callback;
 80085fc:	79f9      	ldrb	r1, [r7, #7]
 80085fe:	88ba      	ldrh	r2, [r7, #4]
 8008600:	482f      	ldr	r0, [pc, #188]	@ (80086c0 <DOP_CreateSDO+0x11c>)
 8008602:	4613      	mov	r3, r2
 8008604:	009b      	lsls	r3, r3, #2
 8008606:	4413      	add	r3, r2
 8008608:	009b      	lsls	r3, r3, #2
 800860a:	f640 3244 	movw	r2, #2884	@ 0xb44
 800860e:	fb01 f202 	mul.w	r2, r1, r2
 8008612:	4413      	add	r3, r2
 8008614:	4403      	add	r3, r0
 8008616:	f503 63a1 	add.w	r3, r3, #1288	@ 0x508
 800861a:	683a      	ldr	r2, [r7, #0]
 800861c:	601a      	str	r2, [r3, #0]
	DODs[t_dictID].SDOs[t_objID].args.status    = DOP_SDO_IDLE;
 800861e:	79f9      	ldrb	r1, [r7, #7]
 8008620:	88ba      	ldrh	r2, [r7, #4]
 8008622:	4827      	ldr	r0, [pc, #156]	@ (80086c0 <DOP_CreateSDO+0x11c>)
 8008624:	4613      	mov	r3, r2
 8008626:	009b      	lsls	r3, r3, #2
 8008628:	4413      	add	r3, r2
 800862a:	009b      	lsls	r3, r3, #2
 800862c:	f640 3244 	movw	r2, #2884	@ 0xb44
 8008630:	fb01 f202 	mul.w	r2, r1, r2
 8008634:	4413      	add	r3, r2
 8008636:	4403      	add	r3, r0
 8008638:	f203 5314 	addw	r3, r3, #1300	@ 0x514
 800863c:	2202      	movs	r2, #2
 800863e:	701a      	strb	r2, [r3, #0]
	DODs[t_dictID].SDOs[t_objID].args.dataSize  = 0;
 8008640:	79f9      	ldrb	r1, [r7, #7]
 8008642:	88ba      	ldrh	r2, [r7, #4]
 8008644:	481e      	ldr	r0, [pc, #120]	@ (80086c0 <DOP_CreateSDO+0x11c>)
 8008646:	4613      	mov	r3, r2
 8008648:	009b      	lsls	r3, r3, #2
 800864a:	4413      	add	r3, r2
 800864c:	009b      	lsls	r3, r3, #2
 800864e:	f640 3244 	movw	r2, #2884	@ 0xb44
 8008652:	fb01 f202 	mul.w	r2, r1, r2
 8008656:	4413      	add	r3, r2
 8008658:	4403      	add	r3, r0
 800865a:	f503 63a2 	add.w	r3, r3, #1296	@ 0x510
 800865e:	2200      	movs	r2, #0
 8008660:	701a      	strb	r2, [r3, #0]
	DODs[t_dictID].SDOs[t_objID].args.data      = NULL;
 8008662:	79f9      	ldrb	r1, [r7, #7]
 8008664:	88ba      	ldrh	r2, [r7, #4]
 8008666:	4816      	ldr	r0, [pc, #88]	@ (80086c0 <DOP_CreateSDO+0x11c>)
 8008668:	4613      	mov	r3, r2
 800866a:	009b      	lsls	r3, r3, #2
 800866c:	4413      	add	r3, r2
 800866e:	009b      	lsls	r3, r3, #2
 8008670:	f640 3244 	movw	r2, #2884	@ 0xb44
 8008674:	fb01 f202 	mul.w	r2, r1, r2
 8008678:	4413      	add	r3, r2
 800867a:	4403      	add	r3, r0
 800867c:	f203 530c 	addw	r3, r3, #1292	@ 0x50c
 8008680:	2200      	movs	r2, #0
 8008682:	601a      	str	r2, [r3, #0]
	DODs[t_dictID].SDOs[t_objID].args.typeSize  = DOP_GetDataTypeInfo(t_type).typeSize;
 8008684:	f107 0308 	add.w	r3, r7, #8
 8008688:	79ba      	ldrb	r2, [r7, #6]
 800868a:	4611      	mov	r1, r2
 800868c:	4618      	mov	r0, r3
 800868e:	f7ff fefd 	bl	800848c <DOP_GetDataTypeInfo>
 8008692:	7b3b      	ldrb	r3, [r7, #12]
 8008694:	79f9      	ldrb	r1, [r7, #7]
 8008696:	88ba      	ldrh	r2, [r7, #4]
 8008698:	461c      	mov	r4, r3
 800869a:	4809      	ldr	r0, [pc, #36]	@ (80086c0 <DOP_CreateSDO+0x11c>)
 800869c:	4613      	mov	r3, r2
 800869e:	009b      	lsls	r3, r3, #2
 80086a0:	4413      	add	r3, r2
 80086a2:	009b      	lsls	r3, r3, #2
 80086a4:	f640 3244 	movw	r2, #2884	@ 0xb44
 80086a8:	fb01 f202 	mul.w	r2, r1, r2
 80086ac:	4413      	add	r3, r2
 80086ae:	4403      	add	r3, r0
 80086b0:	f203 5312 	addw	r3, r3, #1298	@ 0x512
 80086b4:	4622      	mov	r2, r4
 80086b6:	801a      	strh	r2, [r3, #0]
}
 80086b8:	bf00      	nop
 80086ba:	3714      	adds	r7, #20
 80086bc:	46bd      	mov	sp, r7
 80086be:	bd90      	pop	{r4, r7, pc}
 80086c0:	2401d71c 	.word	0x2401d71c

080086c4 <DOP_CreatePDO>:

void DOP_CreatePDO(uint8_t t_dictID, uint16_t t_objID, DOP_DataType_t t_type, uint8_t t_size, void* t_addr)
{
 80086c4:	b5b0      	push	{r4, r5, r7, lr}
 80086c6:	b084      	sub	sp, #16
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	4604      	mov	r4, r0
 80086cc:	4608      	mov	r0, r1
 80086ce:	4611      	mov	r1, r2
 80086d0:	461a      	mov	r2, r3
 80086d2:	4623      	mov	r3, r4
 80086d4:	71fb      	strb	r3, [r7, #7]
 80086d6:	4603      	mov	r3, r0
 80086d8:	80bb      	strh	r3, [r7, #4]
 80086da:	460b      	mov	r3, r1
 80086dc:	71bb      	strb	r3, [r7, #6]
 80086de:	4613      	mov	r3, r2
 80086e0:	70fb      	strb	r3, [r7, #3]
    DODs[t_dictID].PDOs[t_objID].objID          = t_objID;
 80086e2:	79fb      	ldrb	r3, [r7, #7]
 80086e4:	88ba      	ldrh	r2, [r7, #4]
 80086e6:	4945      	ldr	r1, [pc, #276]	@ (80087fc <DOP_CreatePDO+0x138>)
 80086e8:	0112      	lsls	r2, r2, #4
 80086ea:	f640 3044 	movw	r0, #2884	@ 0xb44
 80086ee:	fb00 f303 	mul.w	r3, r0, r3
 80086f2:	4413      	add	r3, r2
 80086f4:	440b      	add	r3, r1
 80086f6:	3304      	adds	r3, #4
 80086f8:	88ba      	ldrh	r2, [r7, #4]
 80086fa:	801a      	strh	r2, [r3, #0]
    DODs[t_dictID].PDOs[t_objID].dataType       = t_type;
 80086fc:	79fb      	ldrb	r3, [r7, #7]
 80086fe:	88ba      	ldrh	r2, [r7, #4]
 8008700:	493e      	ldr	r1, [pc, #248]	@ (80087fc <DOP_CreatePDO+0x138>)
 8008702:	0112      	lsls	r2, r2, #4
 8008704:	f640 3044 	movw	r0, #2884	@ 0xb44
 8008708:	fb00 f303 	mul.w	r3, r0, r3
 800870c:	4413      	add	r3, r2
 800870e:	440b      	add	r3, r1
 8008710:	3306      	adds	r3, #6
 8008712:	79ba      	ldrb	r2, [r7, #6]
 8008714:	701a      	strb	r2, [r3, #0]
    DODs[t_dictID].PDOs[t_objID].dataSize       = t_size;
 8008716:	79fb      	ldrb	r3, [r7, #7]
 8008718:	88ba      	ldrh	r2, [r7, #4]
 800871a:	4938      	ldr	r1, [pc, #224]	@ (80087fc <DOP_CreatePDO+0x138>)
 800871c:	0112      	lsls	r2, r2, #4
 800871e:	f640 3044 	movw	r0, #2884	@ 0xb44
 8008722:	fb00 f303 	mul.w	r3, r0, r3
 8008726:	4413      	add	r3, r2
 8008728:	440b      	add	r3, r1
 800872a:	3307      	adds	r3, #7
 800872c:	78fa      	ldrb	r2, [r7, #3]
 800872e:	701a      	strb	r2, [r3, #0]
    DODs[t_dictID].PDOs[t_objID].addr           = t_addr;
 8008730:	79fb      	ldrb	r3, [r7, #7]
 8008732:	88ba      	ldrh	r2, [r7, #4]
 8008734:	4931      	ldr	r1, [pc, #196]	@ (80087fc <DOP_CreatePDO+0x138>)
 8008736:	0112      	lsls	r2, r2, #4
 8008738:	f640 3044 	movw	r0, #2884	@ 0xb44
 800873c:	fb00 f303 	mul.w	r3, r0, r3
 8008740:	4413      	add	r3, r2
 8008742:	440b      	add	r3, r1
 8008744:	3308      	adds	r3, #8
 8008746:	6a3a      	ldr	r2, [r7, #32]
 8008748:	601a      	str	r2, [r3, #0]
    DODs[t_dictID].PDOs[t_objID].objSize       	= DOP_GetDataTypeInfo(t_type).typeSize * t_size;
 800874a:	f107 0308 	add.w	r3, r7, #8
 800874e:	79ba      	ldrb	r2, [r7, #6]
 8008750:	4611      	mov	r1, r2
 8008752:	4618      	mov	r0, r3
 8008754:	f7ff fe9a 	bl	800848c <DOP_GetDataTypeInfo>
 8008758:	7b3b      	ldrb	r3, [r7, #12]
 800875a:	4618      	mov	r0, r3
 800875c:	78fb      	ldrb	r3, [r7, #3]
 800875e:	b299      	uxth	r1, r3
 8008760:	79fb      	ldrb	r3, [r7, #7]
 8008762:	88ba      	ldrh	r2, [r7, #4]
 8008764:	fb10 f101 	smulbb	r1, r0, r1
 8008768:	b28c      	uxth	r4, r1
 800876a:	4924      	ldr	r1, [pc, #144]	@ (80087fc <DOP_CreatePDO+0x138>)
 800876c:	0112      	lsls	r2, r2, #4
 800876e:	f640 3044 	movw	r0, #2884	@ 0xb44
 8008772:	fb00 f303 	mul.w	r3, r0, r3
 8008776:	4413      	add	r3, r2
 8008778:	440b      	add	r3, r1
 800877a:	3310      	adds	r3, #16
 800877c:	4622      	mov	r2, r4
 800877e:	801a      	strh	r2, [r3, #0]
    DODs[t_dictID].PDOs[t_objID].lastPub        = malloc(DODs[t_dictID].PDOs[t_objID].objSize);
 8008780:	79fb      	ldrb	r3, [r7, #7]
 8008782:	88ba      	ldrh	r2, [r7, #4]
 8008784:	491d      	ldr	r1, [pc, #116]	@ (80087fc <DOP_CreatePDO+0x138>)
 8008786:	0112      	lsls	r2, r2, #4
 8008788:	f640 3044 	movw	r0, #2884	@ 0xb44
 800878c:	fb00 f303 	mul.w	r3, r0, r3
 8008790:	4413      	add	r3, r2
 8008792:	440b      	add	r3, r1
 8008794:	3310      	adds	r3, #16
 8008796:	881b      	ldrh	r3, [r3, #0]
 8008798:	79fc      	ldrb	r4, [r7, #7]
 800879a:	88bd      	ldrh	r5, [r7, #4]
 800879c:	4618      	mov	r0, r3
 800879e:	f016 fad3 	bl	801ed48 <malloc>
 80087a2:	4603      	mov	r3, r0
 80087a4:	4618      	mov	r0, r3
 80087a6:	4915      	ldr	r1, [pc, #84]	@ (80087fc <DOP_CreatePDO+0x138>)
 80087a8:	012a      	lsls	r2, r5, #4
 80087aa:	f640 3344 	movw	r3, #2884	@ 0xb44
 80087ae:	fb04 f303 	mul.w	r3, r4, r3
 80087b2:	4413      	add	r3, r2
 80087b4:	440b      	add	r3, r1
 80087b6:	330c      	adds	r3, #12
 80087b8:	6018      	str	r0, [r3, #0]

    memset(DODs[t_dictID].PDOs[t_objID].lastPub, 0xFF, DODs[t_dictID].PDOs[t_objID].objSize);
 80087ba:	79fb      	ldrb	r3, [r7, #7]
 80087bc:	88ba      	ldrh	r2, [r7, #4]
 80087be:	490f      	ldr	r1, [pc, #60]	@ (80087fc <DOP_CreatePDO+0x138>)
 80087c0:	0112      	lsls	r2, r2, #4
 80087c2:	f640 3044 	movw	r0, #2884	@ 0xb44
 80087c6:	fb00 f303 	mul.w	r3, r0, r3
 80087ca:	4413      	add	r3, r2
 80087cc:	440b      	add	r3, r1
 80087ce:	330c      	adds	r3, #12
 80087d0:	6818      	ldr	r0, [r3, #0]
 80087d2:	79fb      	ldrb	r3, [r7, #7]
 80087d4:	88ba      	ldrh	r2, [r7, #4]
 80087d6:	4909      	ldr	r1, [pc, #36]	@ (80087fc <DOP_CreatePDO+0x138>)
 80087d8:	0112      	lsls	r2, r2, #4
 80087da:	f640 3444 	movw	r4, #2884	@ 0xb44
 80087de:	fb04 f303 	mul.w	r3, r4, r3
 80087e2:	4413      	add	r3, r2
 80087e4:	440b      	add	r3, r1
 80087e6:	3310      	adds	r3, #16
 80087e8:	881b      	ldrh	r3, [r3, #0]
 80087ea:	461a      	mov	r2, r3
 80087ec:	21ff      	movs	r1, #255	@ 0xff
 80087ee:	f017 f8ec 	bl	801f9ca <memset>
}
 80087f2:	bf00      	nop
 80087f4:	3710      	adds	r7, #16
 80087f6:	46bd      	mov	sp, r7
 80087f8:	bdb0      	pop	{r4, r5, r7, pc}
 80087fa:	bf00      	nop
 80087fc:	2401d71c 	.word	0x2401d71c

08008800 <DOP_FindSDO>:

DOP_SDO_t* DOP_FindSDO(uint8_t t_dictID, uint16_t t_objID)
{
 8008800:	b480      	push	{r7}
 8008802:	b083      	sub	sp, #12
 8008804:	af00      	add	r7, sp, #0
 8008806:	4603      	mov	r3, r0
 8008808:	460a      	mov	r2, r1
 800880a:	71fb      	strb	r3, [r7, #7]
 800880c:	4613      	mov	r3, r2
 800880e:	80bb      	strh	r3, [r7, #4]
	return &DODs[t_dictID].SDOs[t_objID];
 8008810:	79f9      	ldrb	r1, [r7, #7]
 8008812:	88ba      	ldrh	r2, [r7, #4]
 8008814:	4613      	mov	r3, r2
 8008816:	009b      	lsls	r3, r3, #2
 8008818:	4413      	add	r3, r2
 800881a:	009b      	lsls	r3, r3, #2
 800881c:	f640 3244 	movw	r2, #2884	@ 0xb44
 8008820:	fb01 f202 	mul.w	r2, r1, r2
 8008824:	4413      	add	r3, r2
 8008826:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800882a:	4a04      	ldr	r2, [pc, #16]	@ (800883c <DOP_FindSDO+0x3c>)
 800882c:	4413      	add	r3, r2
 800882e:	3304      	adds	r3, #4
}
 8008830:	4618      	mov	r0, r3
 8008832:	370c      	adds	r7, #12
 8008834:	46bd      	mov	sp, r7
 8008836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883a:	4770      	bx	lr
 800883c:	2401d71c 	.word	0x2401d71c

08008840 <DOP_FindPDO>:

DOP_PDO_t* DOP_FindPDO(uint8_t t_dictID, uint16_t t_objID)
{
 8008840:	b480      	push	{r7}
 8008842:	b083      	sub	sp, #12
 8008844:	af00      	add	r7, sp, #0
 8008846:	4603      	mov	r3, r0
 8008848:	460a      	mov	r2, r1
 800884a:	71fb      	strb	r3, [r7, #7]
 800884c:	4613      	mov	r3, r2
 800884e:	80bb      	strh	r3, [r7, #4]
	return &DODs[t_dictID].PDOs[t_objID];
 8008850:	79fb      	ldrb	r3, [r7, #7]
 8008852:	88ba      	ldrh	r2, [r7, #4]
 8008854:	0112      	lsls	r2, r2, #4
 8008856:	f640 3144 	movw	r1, #2884	@ 0xb44
 800885a:	fb01 f303 	mul.w	r3, r1, r3
 800885e:	4413      	add	r3, r2
 8008860:	4a04      	ldr	r2, [pc, #16]	@ (8008874 <DOP_FindPDO+0x34>)
 8008862:	4413      	add	r3, r2
 8008864:	3304      	adds	r3, #4
}
 8008866:	4618      	mov	r0, r3
 8008868:	370c      	adds	r7, #12
 800886a:	46bd      	mov	sp, r7
 800886c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008870:	4770      	bx	lr
 8008872:	bf00      	nop
 8008874:	2401d71c 	.word	0x2401d71c

08008878 <DOP_CallSDO>:

uint16_t DOP_CallSDO(DOP_SDO_t* t_SDO, DOP_SDOArgs_t* t_req)
{
 8008878:	b580      	push	{r7, lr}
 800887a:	b082      	sub	sp, #8
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
 8008880:	6039      	str	r1, [r7, #0]
    if (t_SDO->args.data != NULL){
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	689b      	ldr	r3, [r3, #8]
 8008886:	2b00      	cmp	r3, #0
 8008888:	d007      	beq.n	800889a <DOP_CallSDO+0x22>
        free(t_SDO->args.data);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	689b      	ldr	r3, [r3, #8]
 800888e:	4618      	mov	r0, r3
 8008890:	f016 fa62 	bl	801ed58 <free>
        t_SDO->args.data = NULL;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2200      	movs	r2, #0
 8008898:	609a      	str	r2, [r3, #8]
    }

    t_SDO->args.status = DOP_SDO_IDLE;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	2202      	movs	r2, #2
 800889e:	741a      	strb	r2, [r3, #16]
// t_req->typeSize = DOP_GetDataTypeInfo(t_SDO->dataType).typeSize;
    t_SDO->callback(t_req, &t_SDO->args);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	685b      	ldr	r3, [r3, #4]
 80088a4:	687a      	ldr	r2, [r7, #4]
 80088a6:	3208      	adds	r2, #8
 80088a8:	4611      	mov	r1, r2
 80088aa:	6838      	ldr	r0, [r7, #0]
 80088ac:	4798      	blx	r3
    return t_req->dataSize * t_SDO->args.typeSize;
 80088ae:	683b      	ldr	r3, [r7, #0]
 80088b0:	791b      	ldrb	r3, [r3, #4]
 80088b2:	461a      	mov	r2, r3
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	89db      	ldrh	r3, [r3, #14]
 80088b8:	fb12 f303 	smulbb	r3, r2, r3
 80088bc:	b29b      	uxth	r3, r3
}
 80088be:	4618      	mov	r0, r3
 80088c0:	3708      	adds	r7, #8
 80088c2:	46bd      	mov	sp, r7
 80088c4:	bd80      	pop	{r7, pc}

080088c6 <DOP_SetSDOReq>:

void DOP_SetSDOReq(uint8_t t_dictID, uint16_t t_objID, void* t_data, uint8_t t_size)
{
 80088c6:	b580      	push	{r7, lr}
 80088c8:	b086      	sub	sp, #24
 80088ca:	af00      	add	r7, sp, #0
 80088cc:	603a      	str	r2, [r7, #0]
 80088ce:	461a      	mov	r2, r3
 80088d0:	4603      	mov	r3, r0
 80088d2:	71fb      	strb	r3, [r7, #7]
 80088d4:	460b      	mov	r3, r1
 80088d6:	80bb      	strh	r3, [r7, #4]
 80088d8:	4613      	mov	r3, r2
 80088da:	71bb      	strb	r3, [r7, #6]
    DOP_SDOArgs_t t_req;

    DOP_SDO_t* t_SDO = DOP_FindSDO(t_dictID, t_objID);
 80088dc:	88ba      	ldrh	r2, [r7, #4]
 80088de:	79fb      	ldrb	r3, [r7, #7]
 80088e0:	4611      	mov	r1, r2
 80088e2:	4618      	mov	r0, r3
 80088e4:	f7ff ff8c 	bl	8008800 <DOP_FindSDO>
 80088e8:	6178      	str	r0, [r7, #20]
    if (t_SDO == NULL) {
 80088ea:	697b      	ldr	r3, [r7, #20]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d00c      	beq.n	800890a <DOP_SetSDOReq+0x44>
        return;
    }

    t_req.status = DOP_SDO_REQU;
 80088f0:	2301      	movs	r3, #1
 80088f2:	743b      	strb	r3, [r7, #16]
    t_req.data = t_data;
 80088f4:	683b      	ldr	r3, [r7, #0]
 80088f6:	60bb      	str	r3, [r7, #8]
    t_req.dataSize = t_size;
 80088f8:	79bb      	ldrb	r3, [r7, #6]
 80088fa:	733b      	strb	r3, [r7, #12]
    DOP_SetSDOArgs(t_SDO, &t_req);
 80088fc:	f107 0308 	add.w	r3, r7, #8
 8008900:	4619      	mov	r1, r3
 8008902:	6978      	ldr	r0, [r7, #20]
 8008904:	f000 f805 	bl	8008912 <DOP_SetSDOArgs>
 8008908:	e000      	b.n	800890c <DOP_SetSDOReq+0x46>
        return;
 800890a:	bf00      	nop
}
 800890c:	3718      	adds	r7, #24
 800890e:	46bd      	mov	sp, r7
 8008910:	bd80      	pop	{r7, pc}

08008912 <DOP_SetSDOArgs>:

    return &t_SDO->args;
}

uint16_t DOP_SetSDOArgs(DOP_SDO_t* t_SDO, DOP_SDOArgs_t* t_args)
{
 8008912:	b580      	push	{r7, lr}
 8008914:	b084      	sub	sp, #16
 8008916:	af00      	add	r7, sp, #0
 8008918:	6078      	str	r0, [r7, #4]
 800891a:	6039      	str	r1, [r7, #0]
    // Copy status
	t_SDO->args.status = t_args->status;
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	741a      	strb	r2, [r3, #16]
    
    // Copy size
    int t_totalSize = t_SDO->args.typeSize * t_args->dataSize;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	89db      	ldrh	r3, [r3, #14]
 800892a:	461a      	mov	r2, r3
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	791b      	ldrb	r3, [r3, #4]
 8008930:	fb02 f303 	mul.w	r3, r2, r3
 8008934:	60fb      	str	r3, [r7, #12]
    t_SDO->args.dataSize = t_args->dataSize;
 8008936:	683b      	ldr	r3, [r7, #0]
 8008938:	791a      	ldrb	r2, [r3, #4]
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	731a      	strb	r2, [r3, #12]
    if (t_totalSize <= 0) {
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	2b00      	cmp	r3, #0
 8008942:	dc01      	bgt.n	8008948 <DOP_SetSDOArgs+0x36>
        return 0;
 8008944:	2300      	movs	r3, #0
 8008946:	e01d      	b.n	8008984 <DOP_SetSDOArgs+0x72>
    }

    // Copy data
    if (t_SDO->args.data != NULL) {
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	689b      	ldr	r3, [r3, #8]
 800894c:	2b00      	cmp	r3, #0
 800894e:	d007      	beq.n	8008960 <DOP_SetSDOArgs+0x4e>
        free(t_SDO->args.data);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	689b      	ldr	r3, [r3, #8]
 8008954:	4618      	mov	r0, r3
 8008956:	f016 f9ff 	bl	801ed58 <free>
        t_SDO->args.data = NULL;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	2200      	movs	r2, #0
 800895e:	609a      	str	r2, [r3, #8]
    }
    t_SDO->args.data = malloc(t_totalSize);
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	4618      	mov	r0, r3
 8008964:	f016 f9f0 	bl	801ed48 <malloc>
 8008968:	4603      	mov	r3, r0
 800896a:	461a      	mov	r2, r3
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	609a      	str	r2, [r3, #8]
    memcpy(t_SDO->args.data, t_args->data, t_totalSize);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	6898      	ldr	r0, [r3, #8]
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	68fa      	ldr	r2, [r7, #12]
 800897a:	4619      	mov	r1, r3
 800897c:	f017 f8b5 	bl	801faea <memcpy>

    return t_totalSize;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	b29b      	uxth	r3, r3
}
 8008984:	4618      	mov	r0, r3
 8008986:	3710      	adds	r7, #16
 8008988:	46bd      	mov	sp, r7
 800898a:	bd80      	pop	{r7, pc}

0800898c <DOP_SetPDO>:

uint16_t DOP_SetPDO(DOP_PDO_t* t_PDO, void* t_data)
{    
 800898c:	b580      	push	{r7, lr}
 800898e:	b082      	sub	sp, #8
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
 8008994:	6039      	str	r1, [r7, #0]
    memcpy(t_data, t_PDO->addr, t_PDO->objSize);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	6859      	ldr	r1, [r3, #4]
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	899b      	ldrh	r3, [r3, #12]
 800899e:	461a      	mov	r2, r3
 80089a0:	6838      	ldr	r0, [r7, #0]
 80089a2:	f017 f8a2 	bl	801faea <memcpy>
    memcpy(t_PDO->lastPub, t_PDO->addr, t_PDO->objSize);
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6898      	ldr	r0, [r3, #8]
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	6859      	ldr	r1, [r3, #4]
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	899b      	ldrh	r3, [r3, #12]
 80089b2:	461a      	mov	r2, r3
 80089b4:	f017 f899 	bl	801faea <memcpy>
    return t_PDO->objSize;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	899b      	ldrh	r3, [r3, #12]
}
 80089bc:	4618      	mov	r0, r3
 80089be:	3708      	adds	r7, #8
 80089c0:	46bd      	mov	sp, r7
 80089c2:	bd80      	pop	{r7, pc}

080089c4 <DOP_GetPDO>:

uint16_t DOP_GetPDO(DOP_PDO_t* t_PDO, void* t_data)
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b082      	sub	sp, #8
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
 80089cc:	6039      	str	r1, [r7, #0]
    memcpy(t_PDO->addr, t_data, t_PDO->objSize);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	6858      	ldr	r0, [r3, #4]
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	899b      	ldrh	r3, [r3, #12]
 80089d6:	461a      	mov	r2, r3
 80089d8:	6839      	ldr	r1, [r7, #0]
 80089da:	f017 f886 	bl	801faea <memcpy>
    return t_PDO->objSize;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	899b      	ldrh	r3, [r3, #12]
}
 80089e2:	4618      	mov	r0, r3
 80089e4:	3708      	adds	r7, #8
 80089e6:	46bd      	mov	sp, r7
 80089e8:	bd80      	pop	{r7, pc}
	...

080089ec <DOP_CreateSDOTable>:
	}
}

/* ------------------- SDO TABLE ------------------- */
void DOP_CreateSDOTable(void)
{
 80089ec:	b580      	push	{r7, lr}
 80089ee:	af00      	add	r7, sp, #0
	//*******************************************************************************************************************//
	//						|	  Task_ID	  |			SDO_ID			|									 DATA_TYPE | //
	//*******************************************************************************************************************//
	/* Low Level Ctrl Task */
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_GET_STATE],  	    						DOP_UINT8);
 80089f0:	2101      	movs	r1, #1
 80089f2:	48ca      	ldr	r0, [pc, #808]	@ (8008d1c <DOP_CreateSDOTable+0x330>)
 80089f4:	f000 ff80 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_SET_STATE],  	    						DOP_UINT8);
 80089f8:	2101      	movs	r1, #1
 80089fa:	48c9      	ldr	r0, [pc, #804]	@ (8008d20 <DOP_CreateSDOTable+0x334>)
 80089fc:	f000 ff7c 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_GET_ROUTINE],  								DOP_UINT8);
 8008a00:	2101      	movs	r1, #1
 8008a02:	48c8      	ldr	r0, [pc, #800]	@ (8008d24 <DOP_CreateSDOTable+0x338>)
 8008a04:	f000 ff78 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_SET_ROUTINE],  								DOP_UINT8);
 8008a08:	2101      	movs	r1, #1
 8008a0a:	48c7      	ldr	r0, [pc, #796]	@ (8008d28 <DOP_CreateSDOTable+0x33c>)
 8008a0c:	f000 ff74 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_NAME],  										DOP_STRING10);
 8008a10:	2109      	movs	r1, #9
 8008a12:	48c6      	ldr	r0, [pc, #792]	@ (8008d2c <DOP_CreateSDOTable+0x340>)
 8008a14:	f000 ff70 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_POLE_PAIR],  								DOP_UINT8);
 8008a18:	2101      	movs	r1, #1
 8008a1a:	48c5      	ldr	r0, [pc, #788]	@ (8008d30 <DOP_CreateSDOTable+0x344>)
 8008a1c:	f000 ff6c 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_ENCODER_RESOLUTION],  						DOP_UINT16);
 8008a20:	2102      	movs	r1, #2
 8008a22:	48c4      	ldr	r0, [pc, #784]	@ (8008d34 <DOP_CreateSDOTable+0x348>)
 8008a24:	f000 ff68 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_GEAR_RATIO],  								DOP_FLOAT32);
 8008a28:	2107      	movs	r1, #7
 8008a2a:	48c3      	ldr	r0, [pc, #780]	@ (8008d38 <DOP_CreateSDOTable+0x34c>)
 8008a2c:	f000 ff64 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_TORQUE_CONSTANT],  							DOP_FLOAT32);
 8008a30:	2107      	movs	r1, #7
 8008a32:	48c2      	ldr	r0, [pc, #776]	@ (8008d3c <DOP_CreateSDOTable+0x350>)
 8008a34:	f000 ff60 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_VELOCITY_CONSTANT],  						DOP_FLOAT32);
 8008a38:	2107      	movs	r1, #7
 8008a3a:	48c1      	ldr	r0, [pc, #772]	@ (8008d40 <DOP_CreateSDOTable+0x354>)
 8008a3c:	f000 ff5c 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_PEAK_CURRENT_LIMIT],  						DOP_FLOAT32);
 8008a40:	2107      	movs	r1, #7
 8008a42:	48c0      	ldr	r0, [pc, #768]	@ (8008d44 <DOP_CreateSDOTable+0x358>)
 8008a44:	f000 ff58 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_CONTINUOUS_CURRENT_LIMIT],  					DOP_FLOAT32);
 8008a48:	2107      	movs	r1, #7
 8008a4a:	48bf      	ldr	r0, [pc, #764]	@ (8008d48 <DOP_CreateSDOTable+0x35c>)
 8008a4c:	f000 ff54 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_MAX_VELOCITY],		  						DOP_FLOAT32);
 8008a50:	2107      	movs	r1, #7
 8008a52:	48be      	ldr	r0, [pc, #760]	@ (8008d4c <DOP_CreateSDOTable+0x360>)
 8008a54:	f000 ff50 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_COMMUTATION_DUTY],  							DOP_UINT16);
 8008a58:	2102      	movs	r1, #2
 8008a5a:	48bd      	ldr	r0, [pc, #756]	@ (8008d50 <DOP_CreateSDOTable+0x364>)
 8008a5c:	f000 ff4c 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_USER_DIRECTION],  							DOP_FLOAT32);
 8008a60:	2107      	movs	r1, #7
 8008a62:	48bc      	ldr	r0, [pc, #752]	@ (8008d54 <DOP_CreateSDOTable+0x368>)
 8008a64:	f000 ff48 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_ELEC_SYSTEM_ID_MAG],  						DOP_FLOAT32);
 8008a68:	2107      	movs	r1, #7
 8008a6a:	48bb      	ldr	r0, [pc, #748]	@ (8008d58 <DOP_CreateSDOTable+0x36c>)
 8008a6c:	f000 ff44 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_TERMINAL_RESISTANCE],  						DOP_FLOAT32);
 8008a70:	2107      	movs	r1, #7
 8008a72:	48ba      	ldr	r0, [pc, #744]	@ (8008d5c <DOP_CreateSDOTable+0x370>)
 8008a74:	f000 ff40 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_TERMINAL_INDUCTANCE],  						DOP_FLOAT32);
 8008a78:	2107      	movs	r1, #7
 8008a7a:	48b9      	ldr	r0, [pc, #740]	@ (8008d60 <DOP_CreateSDOTable+0x374>)
 8008a7c:	f000 ff3c 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_BEMF_ID_VELOCITY],  							DOP_FLOAT32);
 8008a80:	2107      	movs	r1, #7
 8008a82:	48b8      	ldr	r0, [pc, #736]	@ (8008d64 <DOP_CreateSDOTable+0x378>)
 8008a84:	f000 ff38 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_BEMF_ID_GAIN_PCTG],  						DOP_UINT8);
 8008a88:	2101      	movs	r1, #1
 8008a8a:	48b7      	ldr	r0, [pc, #732]	@ (8008d68 <DOP_CreateSDOTable+0x37c>)
 8008a8c:	f000 ff34 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_CURRENT_CTRL_BW_RAD],  						DOP_FLOAT32);
 8008a90:	2107      	movs	r1, #7
 8008a92:	48b6      	ldr	r0, [pc, #728]	@ (8008d6c <DOP_CreateSDOTable+0x380>)
 8008a94:	f000 ff30 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_INERTIA],  									DOP_FLOAT32);
 8008a98:	2107      	movs	r1, #7
 8008a9a:	48b5      	ldr	r0, [pc, #724]	@ (8008d70 <DOP_CreateSDOTable+0x384>)
 8008a9c:	f000 ff2c 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_DAMPING_COEF],  								DOP_FLOAT32);
 8008aa0:	2107      	movs	r1, #7
 8008aa2:	48b4      	ldr	r0, [pc, #720]	@ (8008d74 <DOP_CreateSDOTable+0x388>)
 8008aa4:	f000 ff28 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_MECH_MODEL_A],								DOP_FLOAT32);
 8008aa8:	2107      	movs	r1, #7
 8008aaa:	48b3      	ldr	r0, [pc, #716]	@ (8008d78 <DOP_CreateSDOTable+0x38c>)
 8008aac:	f000 ff24 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_MECH_MODEL_B],  								DOP_FLOAT32);
 8008ab0:	2107      	movs	r1, #7
 8008ab2:	48b2      	ldr	r0, [pc, #712]	@ (8008d7c <DOP_CreateSDOTable+0x390>)
 8008ab4:	f000 ff20 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_FRICTION_ID_INFO],  							DOP_FLOAT32);
 8008ab8:	2107      	movs	r1, #7
 8008aba:	48b1      	ldr	r0, [pc, #708]	@ (8008d80 <DOP_CreateSDOTable+0x394>)
 8008abc:	f000 ff1c 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_FRICTION_LUT_INFO],  						DOP_FLOAT32);
 8008ac0:	2107      	movs	r1, #7
 8008ac2:	48b0      	ldr	r0, [pc, #704]	@ (8008d84 <DOP_CreateSDOTable+0x398>)
 8008ac4:	f000 ff18 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_SET_COMMUTATION_SENSOR],    					DOP_UINT8);
 8008ac8:	2101      	movs	r1, #1
 8008aca:	48af      	ldr	r0, [pc, #700]	@ (8008d88 <DOP_CreateSDOTable+0x39c>)
 8008acc:	f000 ff14 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_SET_POS_FEEDBACK_SENSOR],  					DOP_UINT8);
 8008ad0:	2101      	movs	r1, #1
 8008ad2:	48ae      	ldr	r0, [pc, #696]	@ (8008d8c <DOP_CreateSDOTable+0x3a0>)
 8008ad4:	f000 ff10 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_SET_E_ANGLE_HOMING_SENSOR],  				DOP_UINT8);
 8008ad8:	2101      	movs	r1, #1
 8008ada:	48ad      	ldr	r0, [pc, #692]	@ (8008d90 <DOP_CreateSDOTable+0x3a4>)
 8008adc:	f000 ff0c 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_SET_M_ANGLE_HOMING_SENSOR],  				DOP_UINT8);
 8008ae0:	2101      	movs	r1, #1
 8008ae2:	48ac      	ldr	r0, [pc, #688]	@ (8008d94 <DOP_CreateSDOTable+0x3a8>)
 8008ae4:	f000 ff08 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_SET_SENSOR_USAGE],  	        				DOP_UINT8);
 8008ae8:	2101      	movs	r1, #1
 8008aea:	48ab      	ldr	r0, [pc, #684]	@ (8008d98 <DOP_CreateSDOTable+0x3ac>)
 8008aec:	f000 ff04 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_LOWLEVEL] [SDO_ID_LOWLEVEL_SET_AUX_INPUT],								DOP_FLOAT32);
 8008af0:	2107      	movs	r1, #7
 8008af2:	48aa      	ldr	r0, [pc, #680]	@ (8008d9c <DOP_CreateSDOTable+0x3b0>)
 8008af4:	f000 ff00 	bl	80098f8 <AssembleSDO>

	/* Mid Level Ctrl Task */
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_GET_STATE],  								DOP_UINT8);
 8008af8:	2101      	movs	r1, #1
 8008afa:	48a9      	ldr	r0, [pc, #676]	@ (8008da0 <DOP_CreateSDOTable+0x3b4>)
 8008afc:	f000 fefc 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_SET_STATE],  								DOP_UINT8);
 8008b00:	2101      	movs	r1, #1
 8008b02:	48a8      	ldr	r0, [pc, #672]	@ (8008da4 <DOP_CreateSDOTable+0x3b8>)
 8008b04:	f000 fef8 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_GET_ROUTINE], 								DOP_UINT8);
 8008b08:	2101      	movs	r1, #1
 8008b0a:	48a7      	ldr	r0, [pc, #668]	@ (8008da8 <DOP_CreateSDOTable+0x3bc>)
 8008b0c:	f000 fef4 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_SET_ROUTINE], 								DOP_UINT8);
 8008b10:	2101      	movs	r1, #1
 8008b12:	48a6      	ldr	r0, [pc, #664]	@ (8008dac <DOP_CreateSDOTable+0x3c0>)
 8008b14:	f000 fef0 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_IRC_NUMERATOR_LENGTH],	 					DOP_UINT8);
 8008b18:	2101      	movs	r1, #1
 8008b1a:	48a5      	ldr	r0, [pc, #660]	@ (8008db0 <DOP_CreateSDOTable+0x3c4>)
 8008b1c:	f000 feec 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_IRC_DENOMINATOR_LENGTH],						DOP_UINT8);
 8008b20:	2101      	movs	r1, #1
 8008b22:	48a4      	ldr	r0, [pc, #656]	@ (8008db4 <DOP_CreateSDOTable+0x3c8>)
 8008b24:	f000 fee8 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_IRC_NUMERATOR],								DOP_FLOAT32);
 8008b28:	2107      	movs	r1, #7
 8008b2a:	48a3      	ldr	r0, [pc, #652]	@ (8008db8 <DOP_CreateSDOTable+0x3cc>)
 8008b2c:	f000 fee4 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_IRC_DENOMINATOR],	  						DOP_FLOAT32);
 8008b30:	2107      	movs	r1, #7
 8008b32:	48a2      	ldr	r0, [pc, #648]	@ (8008dbc <DOP_CreateSDOTable+0x3d0>)
 8008b34:	f000 fee0 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_IRC_SATURATION],	  							DOP_FLOAT32);
 8008b38:	2107      	movs	r1, #7
 8008b3a:	48a1      	ldr	r0, [pc, #644]	@ (8008dc0 <DOP_CreateSDOTable+0x3d4>)
 8008b3c:	f000 fedc 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_IMP_VIRTUAL_STIFFNESS],	  					DOP_FLOAT32);
 8008b40:	2107      	movs	r1, #7
 8008b42:	48a0      	ldr	r0, [pc, #640]	@ (8008dc4 <DOP_CreateSDOTable+0x3d8>)
 8008b44:	f000 fed8 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_IMP_VIRTUAL_DAMPER],	  						DOP_FLOAT32);
 8008b48:	2107      	movs	r1, #7
 8008b4a:	489f      	ldr	r0, [pc, #636]	@ (8008dc8 <DOP_CreateSDOTable+0x3dc>)
 8008b4c:	f000 fed4 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_VELOCITY_PERIODIC_SIG_INFO],					DOP_FLOAT32);
 8008b50:	2107      	movs	r1, #7
 8008b52:	489e      	ldr	r0, [pc, #632]	@ (8008dcc <DOP_CreateSDOTable+0x3e0>)
 8008b54:	f000 fed0 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_POSITION_PERIODIC_SIG_INFO],					DOP_FLOAT32);
 8008b58:	2107      	movs	r1, #7
 8008b5a:	489d      	ldr	r0, [pc, #628]	@ (8008dd0 <DOP_CreateSDOTable+0x3e4>)
 8008b5c:	f000 fecc 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_DOB_Q_BW],									DOP_FLOAT32);
 8008b60:	2107      	movs	r1, #7
 8008b62:	489c      	ldr	r0, [pc, #624]	@ (8008dd4 <DOP_CreateSDOTable+0x3e8>)
 8008b64:	f000 fec8 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_DOB_GQ_NUM],									DOP_FLOAT32);
 8008b68:	2107      	movs	r1, #7
 8008b6a:	489b      	ldr	r0, [pc, #620]	@ (8008dd8 <DOP_CreateSDOTable+0x3ec>)
 8008b6c:	f000 fec4 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_DOB_GQ_DEN],									DOP_FLOAT32);
 8008b70:	2107      	movs	r1, #7
 8008b72:	489a      	ldr	r0, [pc, #616]	@ (8008ddc <DOP_CreateSDOTable+0x3f0>)
 8008b74:	f000 fec0 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_DOB_Q_NUM],									DOP_FLOAT32);
 8008b78:	2107      	movs	r1, #7
 8008b7a:	4899      	ldr	r0, [pc, #612]	@ (8008de0 <DOP_CreateSDOTable+0x3f4>)
 8008b7c:	f000 febc 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_DOB_Q_DEN],									DOP_FLOAT32);
 8008b80:	2107      	movs	r1, #7
 8008b82:	4898      	ldr	r0, [pc, #608]	@ (8008de4 <DOP_CreateSDOTable+0x3f8>)
 8008b84:	f000 feb8 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_DOB_SATURATION],								DOP_FLOAT32);
 8008b88:	2107      	movs	r1, #7
 8008b8a:	4897      	ldr	r0, [pc, #604]	@ (8008de8 <DOP_CreateSDOTable+0x3fc>)
 8008b8c:	f000 feb4 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_VELOCITY_CTRL_BW],							DOP_FLOAT32);
 8008b90:	2107      	movs	r1, #7
 8008b92:	4896      	ldr	r0, [pc, #600]	@ (8008dec <DOP_CreateSDOTable+0x400>)
 8008b94:	f000 feb0 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_VELOCITY_CTRL_P_GAIN],						DOP_FLOAT32);
 8008b98:	2107      	movs	r1, #7
 8008b9a:	4895      	ldr	r0, [pc, #596]	@ (8008df0 <DOP_CreateSDOTable+0x404>)
 8008b9c:	f000 feac 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_VELOCITY_CTRL_I_GAIN],						DOP_FLOAT32);
 8008ba0:	2107      	movs	r1, #7
 8008ba2:	4894      	ldr	r0, [pc, #592]	@ (8008df4 <DOP_CreateSDOTable+0x408>)
 8008ba4:	f000 fea8 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_POSITION_CTRL_INPUT_PENALTY],				DOP_FLOAT32);
 8008ba8:	2107      	movs	r1, #7
 8008baa:	4893      	ldr	r0, [pc, #588]	@ (8008df8 <DOP_CreateSDOTable+0x40c>)
 8008bac:	f000 fea4 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_POSITION_CTRL_P_GAIN],						DOP_FLOAT32);
 8008bb0:	2107      	movs	r1, #7
 8008bb2:	4892      	ldr	r0, [pc, #584]	@ (8008dfc <DOP_CreateSDOTable+0x410>)
 8008bb4:	f000 fea0 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_POSITION_CTRL_D_GAIN],						DOP_FLOAT32);
 8008bb8:	2107      	movs	r1, #7
 8008bba:	4891      	ldr	r0, [pc, #580]	@ (8008e00 <DOP_CreateSDOTable+0x414>)
 8008bbc:	f000 fe9c 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_MID_CTRL_SATURATION],						DOP_FLOAT32);
 8008bc0:	2107      	movs	r1, #7
 8008bc2:	4890      	ldr	r0, [pc, #576]	@ (8008e04 <DOP_CreateSDOTable+0x418>)
 8008bc4:	f000 fe98 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_INCENCODER_SET_OFFSET],						DOP_UINT8);
 8008bc8:	2101      	movs	r1, #1
 8008bca:	488f      	ldr	r0, [pc, #572]	@ (8008e08 <DOP_CreateSDOTable+0x41c>)
 8008bcc:	f000 fe94 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_ABSENCODER1_SET_OFFSET],						DOP_UINT8);
 8008bd0:	2101      	movs	r1, #1
 8008bd2:	488e      	ldr	r0, [pc, #568]	@ (8008e0c <DOP_CreateSDOTable+0x420>)
 8008bd4:	f000 fe90 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_ABSENCODER1_CHANGE_DIRECTION],				DOP_UINT8);
 8008bd8:	2101      	movs	r1, #1
 8008bda:	488d      	ldr	r0, [pc, #564]	@ (8008e10 <DOP_CreateSDOTable+0x424>)
 8008bdc:	f000 fe8c 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_ABSENCODER2_SET_OFFSET],						DOP_UINT8);
 8008be0:	2101      	movs	r1, #1
 8008be2:	488c      	ldr	r0, [pc, #560]	@ (8008e14 <DOP_CreateSDOTable+0x428>)
 8008be4:	f000 fe88 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_ABSENCODER2_CHANGE_DIRECTION],				DOP_UINT8);
 8008be8:	2101      	movs	r1, #1
 8008bea:	488b      	ldr	r0, [pc, #556]	@ (8008e18 <DOP_CreateSDOTable+0x42c>)
 8008bec:	f000 fe84 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_VSD_STIFFNESS],								DOP_FLOAT32);
 8008bf0:	2107      	movs	r1, #7
 8008bf2:	488a      	ldr	r0, [pc, #552]	@ (8008e1c <DOP_CreateSDOTable+0x430>)
 8008bf4:	f000 fe80 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_VSD_DAMPER],									DOP_FLOAT32);
 8008bf8:	2107      	movs	r1, #7
 8008bfa:	4889      	ldr	r0, [pc, #548]	@ (8008e20 <DOP_CreateSDOTable+0x434>)
 8008bfc:	f000 fe7c 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_VSD_DAMPED_RANGE],							DOP_FLOAT32);
 8008c00:	2107      	movs	r1, #7
 8008c02:	4888      	ldr	r0, [pc, #544]	@ (8008e24 <DOP_CreateSDOTable+0x438>)
 8008c04:	f000 fe78 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_VSD_STIFF_RANGE],							DOP_FLOAT32);
 8008c08:	2107      	movs	r1, #7
 8008c0a:	4887      	ldr	r0, [pc, #540]	@ (8008e28 <DOP_CreateSDOTable+0x43c>)
 8008c0c:	f000 fe74 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_SET_VSD_UPPER_LIMIT],						DOP_UINT8);
 8008c10:	2101      	movs	r1, #1
 8008c12:	4886      	ldr	r0, [pc, #536]	@ (8008e2c <DOP_CreateSDOTable+0x440>)
 8008c14:	f000 fe70 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_SET_VSD_LOWER_LIMIT],						DOP_UINT8);
 8008c18:	2101      	movs	r1, #1
 8008c1a:	4885      	ldr	r0, [pc, #532]	@ (8008e30 <DOP_CreateSDOTable+0x444>)
 8008c1c:	f000 fe6c 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_VSD_SATURATION],								DOP_FLOAT32);
 8008c20:	2107      	movs	r1, #7
 8008c22:	4884      	ldr	r0, [pc, #528]	@ (8008e34 <DOP_CreateSDOTable+0x448>)
 8008c24:	f000 fe68 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_FEEDFORWARD_NUM],							DOP_FLOAT32);
 8008c28:	2107      	movs	r1, #7
 8008c2a:	4883      	ldr	r0, [pc, #524]	@ (8008e38 <DOP_CreateSDOTable+0x44c>)
 8008c2c:	f000 fe64 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_FEEDFORWARD_DEN],							DOP_FLOAT32);
 8008c30:	2107      	movs	r1, #7
 8008c32:	4882      	ldr	r0, [pc, #520]	@ (8008e3c <DOP_CreateSDOTable+0x450>)
 8008c34:	f000 fe60 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_VELOCITY_ESTIMATOR],							DOP_UINT8);
 8008c38:	2101      	movs	r1, #1
 8008c3a:	4881      	ldr	r0, [pc, #516]	@ (8008e40 <DOP_CreateSDOTable+0x454>)
 8008c3c:	f000 fe5c 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_VELOCITY_ESTIMATOR_LEAD_LAG],				DOP_FLOAT32);
 8008c40:	2107      	movs	r1, #7
 8008c42:	4880      	ldr	r0, [pc, #512]	@ (8008e44 <DOP_CreateSDOTable+0x458>)
 8008c44:	f000 fe58 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_ENCODER_RESOLUTION],							DOP_UINT16);
 8008c48:	2102      	movs	r1, #2
 8008c4a:	487f      	ldr	r0, [pc, #508]	@ (8008e48 <DOP_CreateSDOTable+0x45c>)
 8008c4c:	f000 fe54 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_SYSTEM_ID_SBS_INFO],							DOP_FLOAT32);
 8008c50:	2107      	movs	r1, #7
 8008c52:	487e      	ldr	r0, [pc, #504]	@ (8008e4c <DOP_CreateSDOTable+0x460>)
 8008c54:	f000 fe50 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_SYSTEM_ID_VERIFICATION_MAG],					DOP_FLOAT32);
 8008c58:	2107      	movs	r1, #7
 8008c5a:	487d      	ldr	r0, [pc, #500]	@ (8008e50 <DOP_CreateSDOTable+0x464>)
 8008c5c:	f000 fe4c 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_P_VECTOR_YD],								DOP_INT16);
 8008c60:	2105      	movs	r1, #5
 8008c62:	487c      	ldr	r0, [pc, #496]	@ (8008e54 <DOP_CreateSDOTable+0x468>)
 8008c64:	f000 fe48 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_P_VECTOR_L],									DOP_UINT16);
 8008c68:	2102      	movs	r1, #2
 8008c6a:	487b      	ldr	r0, [pc, #492]	@ (8008e58 <DOP_CreateSDOTable+0x46c>)
 8008c6c:	f000 fe44 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_P_VECTOR_S0],								DOP_UINT8);
 8008c70:	2101      	movs	r1, #1
 8008c72:	487a      	ldr	r0, [pc, #488]	@ (8008e5c <DOP_CreateSDOTable+0x470>)
 8008c74:	f000 fe40 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_P_VECTOR_SD],								DOP_UINT8);
 8008c78:	2101      	movs	r1, #1
 8008c7a:	4879      	ldr	r0, [pc, #484]	@ (8008e60 <DOP_CreateSDOTable+0x474>)
 8008c7c:	f000 fe3c 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_F_VECTOR_MODE_IDX],	       					DOP_UINT8);
 8008c80:	2101      	movs	r1, #1
 8008c82:	4878      	ldr	r0, [pc, #480]	@ (8008e64 <DOP_CreateSDOTable+0x478>)
 8008c84:	f000 fe38 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_F_VECTOR_TMAX],			   					DOP_INT16);
 8008c88:	2105      	movs	r1, #5
 8008c8a:	4877      	ldr	r0, [pc, #476]	@ (8008e68 <DOP_CreateSDOTable+0x47c>)
 8008c8c:	f000 fe34 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_F_VECTOR_DELAY],			   					DOP_UINT16);
 8008c90:	2102      	movs	r1, #2
 8008c92:	4876      	ldr	r0, [pc, #472]	@ (8008e6c <DOP_CreateSDOTable+0x480>)
 8008c94:	f000 fe30 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_F_VECTOR_ZERO],			   					DOP_UINT16);
 8008c98:	2102      	movs	r1, #2
 8008c9a:	4875      	ldr	r0, [pc, #468]	@ (8008e70 <DOP_CreateSDOTable+0x484>)
 8008c9c:	f000 fe2c 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_I_VECTOR_EPSILON],							DOP_UINT8);
 8008ca0:	2101      	movs	r1, #1
 8008ca2:	4874      	ldr	r0, [pc, #464]	@ (8008e74 <DOP_CreateSDOTable+0x488>)
 8008ca4:	f000 fe28 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_I_VECTOR_KP],	           					DOP_UINT8);
 8008ca8:	2101      	movs	r1, #1
 8008caa:	4873      	ldr	r0, [pc, #460]	@ (8008e78 <DOP_CreateSDOTable+0x48c>)
 8008cac:	f000 fe24 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_I_VECTOR_KD],	           					DOP_UINT8);
 8008cb0:	2101      	movs	r1, #1
 8008cb2:	4872      	ldr	r0, [pc, #456]	@ (8008e7c <DOP_CreateSDOTable+0x490>)
 8008cb4:	f000 fe20 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_I_VECTOR_LAMBDA],							DOP_UINT8);
 8008cb8:	2101      	movs	r1, #1
 8008cba:	4871      	ldr	r0, [pc, #452]	@ (8008e80 <DOP_CreateSDOTable+0x494>)
 8008cbc:	f000 fe1c 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_I_VECTOR_DURATION],							DOP_UINT16);
 8008cc0:	2102      	movs	r1, #2
 8008cc2:	4870      	ldr	r0, [pc, #448]	@ (8008e84 <DOP_CreateSDOTable+0x498>)
 8008cc4:	f000 fe18 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_I_VECTOR_KP_MAX],							DOP_FLOAT32);
 8008cc8:	2107      	movs	r1, #7
 8008cca:	486f      	ldr	r0, [pc, #444]	@ (8008e88 <DOP_CreateSDOTable+0x49c>)
 8008ccc:	f000 fe14 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_I_VECTOR_KD_MAX],							DOP_FLOAT32);
 8008cd0:	2107      	movs	r1, #7
 8008cd2:	486e      	ldr	r0, [pc, #440]	@ (8008e8c <DOP_CreateSDOTable+0x4a0>)
 8008cd4:	f000 fe10 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MIDLEVEL] [SDO_ID_MIDLEVEL_DESIRED_MECH_ANGLE],	       					DOP_FLOAT32);
 8008cd8:	2107      	movs	r1, #7
 8008cda:	486d      	ldr	r0, [pc, #436]	@ (8008e90 <DOP_CreateSDOTable+0x4a4>)
 8008cdc:	f000 fe0c 	bl	80098f8 <AssembleSDO>

	/* MSG Handler Task */
	AssembleSDO( &SDOTable [TASK_ID_MSG] [SDO_ID_MSG_GET_STATE],  	    									DOP_UINT8);
 8008ce0:	2101      	movs	r1, #1
 8008ce2:	486c      	ldr	r0, [pc, #432]	@ (8008e94 <DOP_CreateSDOTable+0x4a8>)
 8008ce4:	f000 fe08 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MSG] [SDO_ID_MSG_SET_STATE],  	    									DOP_UINT8);
 8008ce8:	2101      	movs	r1, #1
 8008cea:	486b      	ldr	r0, [pc, #428]	@ (8008e98 <DOP_CreateSDOTable+0x4ac>)
 8008cec:	f000 fe04 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MSG] [SDO_ID_MSG_GET_ROUTINE],  										DOP_UINT8);
 8008cf0:	2101      	movs	r1, #1
 8008cf2:	486a      	ldr	r0, [pc, #424]	@ (8008e9c <DOP_CreateSDOTable+0x4b0>)
 8008cf4:	f000 fe00 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MSG] [SDO_ID_MSG_SET_ROUTINE],  										DOP_UINT8);
 8008cf8:	2101      	movs	r1, #1
 8008cfa:	4869      	ldr	r0, [pc, #420]	@ (8008ea0 <DOP_CreateSDOTable+0x4b4>)
 8008cfc:	f000 fdfc 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MSG] [SDO_ID_MSG_CLEARALL_ROUTINE],										DOP_UINT8);
 8008d00:	2101      	movs	r1, #1
 8008d02:	4868      	ldr	r0, [pc, #416]	@ (8008ea4 <DOP_CreateSDOTable+0x4b8>)
 8008d04:	f000 fdf8 	bl	80098f8 <AssembleSDO>

	AssembleSDO( &SDOTable [TASK_ID_MSG] [SDO_ID_MSG_PDO_LIST], 											DOP_UINT16);
 8008d08:	2102      	movs	r1, #2
 8008d0a:	4867      	ldr	r0, [pc, #412]	@ (8008ea8 <DOP_CreateSDOTable+0x4bc>)
 8008d0c:	f000 fdf4 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MSG] [SDO_ID_MSG_MS_ENUM],  											DOP_UINT8);
 8008d10:	2101      	movs	r1, #1
 8008d12:	4866      	ldr	r0, [pc, #408]	@ (8008eac <DOP_CreateSDOTable+0x4c0>)
 8008d14:	f000 fdf0 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MSG] [SDO_ID_MSG_GUI_COMM_ONOFF],  										DOP_UINT8);
 8008d18:	2101      	movs	r1, #1
 8008d1a:	e0c9      	b.n	8008eb0 <DOP_CreateSDOTable+0x4c4>
 8008d1c:	24025308 	.word	0x24025308
 8008d20:	2402530c 	.word	0x2402530c
 8008d24:	24025310 	.word	0x24025310
 8008d28:	24025314 	.word	0x24025314
 8008d2c:	24025318 	.word	0x24025318
 8008d30:	2402531c 	.word	0x2402531c
 8008d34:	24025320 	.word	0x24025320
 8008d38:	24025324 	.word	0x24025324
 8008d3c:	24025328 	.word	0x24025328
 8008d40:	2402532c 	.word	0x2402532c
 8008d44:	24025330 	.word	0x24025330
 8008d48:	24025334 	.word	0x24025334
 8008d4c:	24025338 	.word	0x24025338
 8008d50:	2402533c 	.word	0x2402533c
 8008d54:	24025340 	.word	0x24025340
 8008d58:	24025344 	.word	0x24025344
 8008d5c:	24025348 	.word	0x24025348
 8008d60:	2402534c 	.word	0x2402534c
 8008d64:	24025350 	.word	0x24025350
 8008d68:	24025354 	.word	0x24025354
 8008d6c:	24025358 	.word	0x24025358
 8008d70:	2402535c 	.word	0x2402535c
 8008d74:	24025360 	.word	0x24025360
 8008d78:	24025364 	.word	0x24025364
 8008d7c:	24025368 	.word	0x24025368
 8008d80:	2402536c 	.word	0x2402536c
 8008d84:	24025370 	.word	0x24025370
 8008d88:	24025374 	.word	0x24025374
 8008d8c:	24025378 	.word	0x24025378
 8008d90:	2402537c 	.word	0x2402537c
 8008d94:	24025380 	.word	0x24025380
 8008d98:	24025384 	.word	0x24025384
 8008d9c:	24025388 	.word	0x24025388
 8008da0:	24025448 	.word	0x24025448
 8008da4:	2402544c 	.word	0x2402544c
 8008da8:	24025450 	.word	0x24025450
 8008dac:	24025454 	.word	0x24025454
 8008db0:	24025458 	.word	0x24025458
 8008db4:	2402545c 	.word	0x2402545c
 8008db8:	24025460 	.word	0x24025460
 8008dbc:	24025464 	.word	0x24025464
 8008dc0:	24025468 	.word	0x24025468
 8008dc4:	2402546c 	.word	0x2402546c
 8008dc8:	24025470 	.word	0x24025470
 8008dcc:	24025478 	.word	0x24025478
 8008dd0:	2402547c 	.word	0x2402547c
 8008dd4:	24025480 	.word	0x24025480
 8008dd8:	24025484 	.word	0x24025484
 8008ddc:	24025488 	.word	0x24025488
 8008de0:	2402548c 	.word	0x2402548c
 8008de4:	24025490 	.word	0x24025490
 8008de8:	24025494 	.word	0x24025494
 8008dec:	24025498 	.word	0x24025498
 8008df0:	2402549c 	.word	0x2402549c
 8008df4:	240254a0 	.word	0x240254a0
 8008df8:	240254a4 	.word	0x240254a4
 8008dfc:	240254a8 	.word	0x240254a8
 8008e00:	240254ac 	.word	0x240254ac
 8008e04:	240254b0 	.word	0x240254b0
 8008e08:	240254b4 	.word	0x240254b4
 8008e0c:	240254b8 	.word	0x240254b8
 8008e10:	240254bc 	.word	0x240254bc
 8008e14:	240254c0 	.word	0x240254c0
 8008e18:	240254c4 	.word	0x240254c4
 8008e1c:	240254c8 	.word	0x240254c8
 8008e20:	240254cc 	.word	0x240254cc
 8008e24:	240254d0 	.word	0x240254d0
 8008e28:	240254d4 	.word	0x240254d4
 8008e2c:	240254d8 	.word	0x240254d8
 8008e30:	240254dc 	.word	0x240254dc
 8008e34:	240254e0 	.word	0x240254e0
 8008e38:	240254e4 	.word	0x240254e4
 8008e3c:	240254e8 	.word	0x240254e8
 8008e40:	240254ec 	.word	0x240254ec
 8008e44:	240254f0 	.word	0x240254f0
 8008e48:	240254f4 	.word	0x240254f4
 8008e4c:	240254f8 	.word	0x240254f8
 8008e50:	240254fc 	.word	0x240254fc
 8008e54:	24025500 	.word	0x24025500
 8008e58:	24025504 	.word	0x24025504
 8008e5c:	24025508 	.word	0x24025508
 8008e60:	2402550c 	.word	0x2402550c
 8008e64:	24025510 	.word	0x24025510
 8008e68:	24025514 	.word	0x24025514
 8008e6c:	24025518 	.word	0x24025518
 8008e70:	2402551c 	.word	0x2402551c
 8008e74:	24025520 	.word	0x24025520
 8008e78:	24025524 	.word	0x24025524
 8008e7c:	24025528 	.word	0x24025528
 8008e80:	2402552c 	.word	0x2402552c
 8008e84:	24025530 	.word	0x24025530
 8008e88:	24025534 	.word	0x24025534
 8008e8c:	24025538 	.word	0x24025538
 8008e90:	24025540 	.word	0x24025540
 8008e94:	24025588 	.word	0x24025588
 8008e98:	2402558c 	.word	0x2402558c
 8008e9c:	24025590 	.word	0x24025590
 8008ea0:	24025594 	.word	0x24025594
 8008ea4:	24025598 	.word	0x24025598
 8008ea8:	2402559c 	.word	0x2402559c
 8008eac:	240255a0 	.word	0x240255a0
 8008eb0:	488e      	ldr	r0, [pc, #568]	@ (80090ec <DOP_CreateSDOTable+0x700>)
 8008eb2:	f000 fd21 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MSG] [SDO_ID_MSG_GUI_COMM_COMMAND], 									DOP_UINT8);
 8008eb6:	2101      	movs	r1, #1
 8008eb8:	488d      	ldr	r0, [pc, #564]	@ (80090f0 <DOP_CreateSDOTable+0x704>)
 8008eba:	f000 fd1d 	bl	80098f8 <AssembleSDO>
	// AssembleSDO( &SDOTable [TASK_ID_MSG] [SDO_ID_MSG_GUI_QT_ID_RECEIVE],									DOP_UINT8);
	// AssembleSDO( &SDOTable [TASK_ID_MSG] [SDO_ID_MSG_MD_PDO_ENABLE],										DOP_UINT8);
	// AssembleSDO( &SDOTable [TASK_ID_MSG] [SDO_ID_MSG_MD_SEND_TRAJ],											DOP_UINT8);
	// AssembleSDO( &SDOTable [TASK_ID_MSG] [SDO_ID_MSG_MD_DC_LENGTH_COMMAND],									DOP_UINT8);

	AssembleSDO( &SDOTable [TASK_ID_MSG] [SDO_ID_MSG_READ_NODE_ID], 										DOP_UINT8);
 8008ebe:	2101      	movs	r1, #1
 8008ec0:	488c      	ldr	r0, [pc, #560]	@ (80090f4 <DOP_CreateSDOTable+0x708>)
 8008ec2:	f000 fd19 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MSG] [SDO_ID_MSG_SDO_LIST], 											DOP_UINT16);
 8008ec6:	2102      	movs	r1, #2
 8008ec8:	488b      	ldr	r0, [pc, #556]	@ (80090f8 <DOP_CreateSDOTable+0x70c>)
 8008eca:	f000 fd15 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_MSG] [SDO_ID_MSG_SET_FDCAN_TEST_SWITCH], 								DOP_UINT32);
 8008ece:	2103      	movs	r1, #3
 8008ed0:	488a      	ldr	r0, [pc, #552]	@ (80090fc <DOP_CreateSDOTable+0x710>)
 8008ed2:	f000 fd11 	bl	80098f8 <AssembleSDO>

	/* IMU Task */
	AssembleSDO( &SDOTable [TASK_ID_IMU] [SDO_ID_IMU_GET_STATE],  											DOP_UINT8);
 8008ed6:	2101      	movs	r1, #1
 8008ed8:	4889      	ldr	r0, [pc, #548]	@ (8009100 <DOP_CreateSDOTable+0x714>)
 8008eda:	f000 fd0d 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_IMU] [SDO_ID_IMU_SET_STATE],  											DOP_UINT8);
 8008ede:	2101      	movs	r1, #1
 8008ee0:	4888      	ldr	r0, [pc, #544]	@ (8009104 <DOP_CreateSDOTable+0x718>)
 8008ee2:	f000 fd09 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_IMU] [SDO_ID_IMU_GET_ROUTINE],											DOP_UINT8);
 8008ee6:	2101      	movs	r1, #1
 8008ee8:	4887      	ldr	r0, [pc, #540]	@ (8009108 <DOP_CreateSDOTable+0x71c>)
 8008eea:	f000 fd05 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_IMU] [SDO_ID_IMU_SET_ROUTINE],											DOP_UINT8);
 8008eee:	2101      	movs	r1, #1
 8008ef0:	4886      	ldr	r0, [pc, #536]	@ (800910c <DOP_CreateSDOTable+0x720>)
 8008ef2:	f000 fd01 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_IMU] [SDO_ID_IMU_FOR_TEST],												DOP_UINT16);
 8008ef6:	2102      	movs	r1, #2
 8008ef8:	4885      	ldr	r0, [pc, #532]	@ (8009110 <DOP_CreateSDOTable+0x724>)
 8008efa:	f000 fcfd 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_IMU] [SDO_ID_IMU_MAG_INVA],												DOP_FLOAT32);
 8008efe:	2107      	movs	r1, #7
 8008f00:	4884      	ldr	r0, [pc, #528]	@ (8009114 <DOP_CreateSDOTable+0x728>)
 8008f02:	f000 fcf9 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_IMU] [SDO_ID_IMU_MAG_IRON_ERROR],  										DOP_FLOAT32);
 8008f06:	2107      	movs	r1, #7
 8008f08:	4883      	ldr	r0, [pc, #524]	@ (8009118 <DOP_CreateSDOTable+0x72c>)
 8008f0a:	f000 fcf5 	bl	80098f8 <AssembleSDO>

	/* Gait Task */
	AssembleSDO( &SDOTable [TASK_ID_GAIT] [SDO_ID_GAIT_GET_STATE],  										DOP_UINT8);
 8008f0e:	2101      	movs	r1, #1
 8008f10:	4882      	ldr	r0, [pc, #520]	@ (800911c <DOP_CreateSDOTable+0x730>)
 8008f12:	f000 fcf1 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_GAIT] [SDO_ID_GAIT_SET_STATE],  										DOP_UINT8);
 8008f16:	2101      	movs	r1, #1
 8008f18:	4881      	ldr	r0, [pc, #516]	@ (8009120 <DOP_CreateSDOTable+0x734>)
 8008f1a:	f000 fced 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_GAIT] [SDO_ID_GAIT_GET_ROUTINE],										DOP_UINT8);
 8008f1e:	2101      	movs	r1, #1
 8008f20:	4880      	ldr	r0, [pc, #512]	@ (8009124 <DOP_CreateSDOTable+0x738>)
 8008f22:	f000 fce9 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_GAIT] [SDO_ID_GAIT_SET_ROUTINE],										DOP_UINT8);
 8008f26:	2101      	movs	r1, #1
 8008f28:	487f      	ldr	r0, [pc, #508]	@ (8009128 <DOP_CreateSDOTable+0x73c>)
 8008f2a:	f000 fce5 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_GAIT] [SDO_ID_GAIT_FOR_TEST],											DOP_UINT16);
 8008f2e:	2102      	movs	r1, #2
 8008f30:	487e      	ldr	r0, [pc, #504]	@ (800912c <DOP_CreateSDOTable+0x740>)
 8008f32:	f000 fce1 	bl	80098f8 <AssembleSDO>

	/* System Ctrl Task */
	AssembleSDO( &SDOTable [TASK_ID_SYSMNGT] [SDO_ID_SYSMNGT_GET_STATE],  									DOP_UINT8);
 8008f36:	2101      	movs	r1, #1
 8008f38:	487d      	ldr	r0, [pc, #500]	@ (8009130 <DOP_CreateSDOTable+0x744>)
 8008f3a:	f000 fcdd 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_SYSMNGT] [SDO_ID_SYSMNGT_SET_STATE],  									DOP_UINT8);
 8008f3e:	2101      	movs	r1, #1
 8008f40:	487c      	ldr	r0, [pc, #496]	@ (8009134 <DOP_CreateSDOTable+0x748>)
 8008f42:	f000 fcd9 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_SYSMNGT] [SDO_ID_SYSMNGT_GET_ROUTINE],									DOP_UINT8);
 8008f46:	2101      	movs	r1, #1
 8008f48:	487b      	ldr	r0, [pc, #492]	@ (8009138 <DOP_CreateSDOTable+0x74c>)
 8008f4a:	f000 fcd5 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_SYSMNGT] [SDO_ID_SYSMNGT_SET_ROUTINE],									DOP_UINT8);
 8008f4e:	2101      	movs	r1, #1
 8008f50:	487a      	ldr	r0, [pc, #488]	@ (800913c <DOP_CreateSDOTable+0x750>)
 8008f52:	f000 fcd1 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_SYSMNGT] [SDO_ID_SYSMNGT_FOR_TEST],  									DOP_UINT16);
 8008f56:	2102      	movs	r1, #2
 8008f58:	4879      	ldr	r0, [pc, #484]	@ (8009140 <DOP_CreateSDOTable+0x754>)
 8008f5a:	f000 fccd 	bl	80098f8 <AssembleSDO>

	/* Ext Dev Ctrl Task */
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_GET_STATE],  									DOP_UINT8);
 8008f5e:	2101      	movs	r1, #1
 8008f60:	4878      	ldr	r0, [pc, #480]	@ (8009144 <DOP_CreateSDOTable+0x758>)
 8008f62:	f000 fcc9 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_SET_STATE],  									DOP_UINT8);
 8008f66:	2101      	movs	r1, #1
 8008f68:	4877      	ldr	r0, [pc, #476]	@ (8009148 <DOP_CreateSDOTable+0x75c>)
 8008f6a:	f000 fcc5 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_GET_ROUTINE],  									DOP_UINT8);
 8008f6e:	2101      	movs	r1, #1
 8008f70:	4876      	ldr	r0, [pc, #472]	@ (800914c <DOP_CreateSDOTable+0x760>)
 8008f72:	f000 fcc1 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_SET_ROUTINE],  									DOP_UINT8);
 8008f76:	2101      	movs	r1, #1
 8008f78:	4875      	ldr	r0, [pc, #468]	@ (8009150 <DOP_CreateSDOTable+0x764>)
 8008f7a:	f000 fcbd 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_CLEARALL_ROUTINE],								DOP_UINT8);
 8008f7e:	2101      	movs	r1, #1
 8008f80:	4874      	ldr	r0, [pc, #464]	@ (8009154 <DOP_CreateSDOTable+0x768>)
 8008f82:	f000 fcb9 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_DC_SET_LENGTH],  								DOP_FLOAT32);
 8008f86:	2107      	movs	r1, #7
 8008f88:	4873      	ldr	r0, [pc, #460]	@ (8009158 <DOP_CreateSDOTable+0x76c>)
 8008f8a:	f000 fcb5 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_DC_SET_DIRECT],  								DOP_UINT8);
 8008f8e:	2101      	movs	r1, #1
 8008f90:	4872      	ldr	r0, [pc, #456]	@ (800915c <DOP_CreateSDOTable+0x770>)
 8008f92:	f000 fcb1 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_ROBOWEAR_MONITOR],								DOP_UINT8);
 8008f96:	2101      	movs	r1, #1
 8008f98:	4871      	ldr	r0, [pc, #452]	@ (8009160 <DOP_CreateSDOTable+0x774>)
 8008f9a:	f000 fcad 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_GET_THIGH_THETA_RH],								DOP_INT16);
 8008f9e:	2105      	movs	r1, #5
 8008fa0:	4870      	ldr	r0, [pc, #448]	@ (8009164 <DOP_CreateSDOTable+0x778>)
 8008fa2:	f000 fca9 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_GET_THIGH_THETA_LH],								DOP_INT16);
 8008fa6:	2105      	movs	r1, #5
 8008fa8:	486f      	ldr	r0, [pc, #444]	@ (8009168 <DOP_CreateSDOTable+0x77c>)
 8008faa:	f000 fca5 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_GET_THETA_RH],  									DOP_INT16);
 8008fae:	2105      	movs	r1, #5
 8008fb0:	486e      	ldr	r0, [pc, #440]	@ (800916c <DOP_CreateSDOTable+0x780>)
 8008fb2:	f000 fca1 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_GET_THETA_LH],  									DOP_INT16);
 8008fb6:	2105      	movs	r1, #5
 8008fb8:	486d      	ldr	r0, [pc, #436]	@ (8009170 <DOP_CreateSDOTable+0x784>)
 8008fba:	f000 fc9d 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_GET_ACCX_RH],  									DOP_INT16);
 8008fbe:	2105      	movs	r1, #5
 8008fc0:	486c      	ldr	r0, [pc, #432]	@ (8009174 <DOP_CreateSDOTable+0x788>)
 8008fc2:	f000 fc99 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_GET_ACCX_LH],  									DOP_INT16);
 8008fc6:	2105      	movs	r1, #5
 8008fc8:	486b      	ldr	r0, [pc, #428]	@ (8009178 <DOP_CreateSDOTable+0x78c>)
 8008fca:	f000 fc95 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_GET_ACCY_RH],  									DOP_INT16);
 8008fce:	2105      	movs	r1, #5
 8008fd0:	486a      	ldr	r0, [pc, #424]	@ (800917c <DOP_CreateSDOTable+0x790>)
 8008fd2:	f000 fc91 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_GET_ACCY_LH],  									DOP_INT16);
 8008fd6:	2105      	movs	r1, #5
 8008fd8:	4869      	ldr	r0, [pc, #420]	@ (8009180 <DOP_CreateSDOTable+0x794>)
 8008fda:	f000 fc8d 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_GET_GYRZ_RH],  									DOP_INT16);
 8008fde:	2105      	movs	r1, #5
 8008fe0:	4868      	ldr	r0, [pc, #416]	@ (8009184 <DOP_CreateSDOTable+0x798>)
 8008fe2:	f000 fc89 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_GET_GYRZ_LH],  									DOP_INT16);
 8008fe6:	2105      	movs	r1, #5
 8008fe8:	4867      	ldr	r0, [pc, #412]	@ (8009188 <DOP_CreateSDOTable+0x79c>)
 8008fea:	f000 fc85 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_GET_ASSIST_LEVEL],  								DOP_INT16);
 8008fee:	2105      	movs	r1, #5
 8008ff0:	4866      	ldr	r0, [pc, #408]	@ (800918c <DOP_CreateSDOTable+0x7a0>)
 8008ff2:	f000 fc81 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_MOTIONMAP_ID],  									DOP_UINT8);
 8008ff6:	2101      	movs	r1, #1
 8008ff8:	4865      	ldr	r0, [pc, #404]	@ (8009190 <DOP_CreateSDOTable+0x7a4>)
 8008ffa:	f000 fc7d 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_P_VECTOR_YD_RH],									DOP_INT16);
 8008ffe:	2105      	movs	r1, #5
 8009000:	4864      	ldr	r0, [pc, #400]	@ (8009194 <DOP_CreateSDOTable+0x7a8>)
 8009002:	f000 fc79 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_P_VECTOR_L_RH],									DOP_UINT16);
 8009006:	2102      	movs	r1, #2
 8009008:	4863      	ldr	r0, [pc, #396]	@ (8009198 <DOP_CreateSDOTable+0x7ac>)
 800900a:	f000 fc75 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_P_VECTOR_S0_RH],									DOP_UINT8);
 800900e:	2101      	movs	r1, #1
 8009010:	4862      	ldr	r0, [pc, #392]	@ (800919c <DOP_CreateSDOTable+0x7b0>)
 8009012:	f000 fc71 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_P_VECTOR_SD_RH],									DOP_UINT8);
 8009016:	2101      	movs	r1, #1
 8009018:	4861      	ldr	r0, [pc, #388]	@ (80091a0 <DOP_CreateSDOTable+0x7b4>)
 800901a:	f000 fc6d 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_P_VECTOR_YD_LH],									DOP_INT16);
 800901e:	2105      	movs	r1, #5
 8009020:	4860      	ldr	r0, [pc, #384]	@ (80091a4 <DOP_CreateSDOTable+0x7b8>)
 8009022:	f000 fc69 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_P_VECTOR_L_LH],									DOP_UINT16);
 8009026:	2102      	movs	r1, #2
 8009028:	485f      	ldr	r0, [pc, #380]	@ (80091a8 <DOP_CreateSDOTable+0x7bc>)
 800902a:	f000 fc65 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_P_VECTOR_S0_LH],									DOP_UINT8);
 800902e:	2101      	movs	r1, #1
 8009030:	485e      	ldr	r0, [pc, #376]	@ (80091ac <DOP_CreateSDOTable+0x7c0>)
 8009032:	f000 fc61 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_P_VECTOR_SD_LH],									DOP_UINT8);
 8009036:	2101      	movs	r1, #1
 8009038:	485d      	ldr	r0, [pc, #372]	@ (80091b0 <DOP_CreateSDOTable+0x7c4>)
 800903a:	f000 fc5d 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_RH_P_VECTOR_DURATION_COMPLETED],					DOP_UINT8);
 800903e:	2101      	movs	r1, #1
 8009040:	485c      	ldr	r0, [pc, #368]	@ (80091b4 <DOP_CreateSDOTable+0x7c8>)
 8009042:	f000 fc59 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_LH_P_VECTOR_DURATION_COMPLETED],					DOP_UINT8);
 8009046:	2101      	movs	r1, #1
 8009048:	485b      	ldr	r0, [pc, #364]	@ (80091b8 <DOP_CreateSDOTable+0x7cc>)
 800904a:	f000 fc55 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_FSM_CURR],										DOP_UINT8);
 800904e:	2101      	movs	r1, #1
 8009050:	485a      	ldr	r0, [pc, #360]	@ (80091bc <DOP_CreateSDOTable+0x7d0>)
 8009052:	f000 fc51 	bl	80098f8 <AssembleSDO>

	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_F_VECTOR_MODEID_RH],								DOP_UINT8);
 8009056:	2101      	movs	r1, #1
 8009058:	4859      	ldr	r0, [pc, #356]	@ (80091c0 <DOP_CreateSDOTable+0x7d4>)
 800905a:	f000 fc4d 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_F_VECTOR_COEFFICIENT_RH],						DOP_INT16);
 800905e:	2105      	movs	r1, #5
 8009060:	4858      	ldr	r0, [pc, #352]	@ (80091c4 <DOP_CreateSDOTable+0x7d8>)
 8009062:	f000 fc49 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_F_VECTOR_GLOBALID_RH],							DOP_UINT16);
 8009066:	2102      	movs	r1, #2
 8009068:	4857      	ldr	r0, [pc, #348]	@ (80091c8 <DOP_CreateSDOTable+0x7dc>)
 800906a:	f000 fc45 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_F_VECTOR_DELAY_RH],								DOP_UINT16);
 800906e:	2102      	movs	r1, #2
 8009070:	4856      	ldr	r0, [pc, #344]	@ (80091cc <DOP_CreateSDOTable+0x7e0>)
 8009072:	f000 fc41 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_F_VECTOR_MODEID_LH],								DOP_UINT8);
 8009076:	2101      	movs	r1, #1
 8009078:	4855      	ldr	r0, [pc, #340]	@ (80091d0 <DOP_CreateSDOTable+0x7e4>)
 800907a:	f000 fc3d 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_F_VECTOR_COEFFICIENT_LH],						DOP_INT16);
 800907e:	2105      	movs	r1, #5
 8009080:	4854      	ldr	r0, [pc, #336]	@ (80091d4 <DOP_CreateSDOTable+0x7e8>)
 8009082:	f000 fc39 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_F_VECTOR_GLOBALID_LH],							DOP_UINT16);
 8009086:	2102      	movs	r1, #2
 8009088:	4853      	ldr	r0, [pc, #332]	@ (80091d8 <DOP_CreateSDOTable+0x7ec>)
 800908a:	f000 fc35 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_F_VECTOR_DELAY_LH],								DOP_UINT16);
 800908e:	2102      	movs	r1, #2
 8009090:	4852      	ldr	r0, [pc, #328]	@ (80091dc <DOP_CreateSDOTable+0x7f0>)
 8009092:	f000 fc31 	bl	80098f8 <AssembleSDO>

	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_EXTENSION_BOARD_ENABLE],							DOP_UINT8);
 8009096:	2101      	movs	r1, #1
 8009098:	4851      	ldr	r0, [pc, #324]	@ (80091e0 <DOP_CreateSDOTable+0x7f4>)
 800909a:	f000 fc2d 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_EXTDEV] [SDO_ID_EXTDEV_EXTENSION_BOARD_DISABLE],						DOP_UINT8);
 800909e:	2101      	movs	r1, #1
 80090a0:	4850      	ldr	r0, [pc, #320]	@ (80091e4 <DOP_CreateSDOTable+0x7f8>)
 80090a2:	f000 fc29 	bl	80098f8 <AssembleSDO>

	AssembleSDO( &SDOTable [TASK_ID_WHOLEBODY] [SDO_ID_WHOLEBODY_RH_NeutralPosture],			DOP_FLOAT32);
 80090a6:	2107      	movs	r1, #7
 80090a8:	484f      	ldr	r0, [pc, #316]	@ (80091e8 <DOP_CreateSDOTable+0x7fc>)
 80090aa:	f000 fc25 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_WHOLEBODY] [SDO_ID_WHOLEBODY_LH_NeutralPosture],			DOP_FLOAT32);
 80090ae:	2107      	movs	r1, #7
 80090b0:	484e      	ldr	r0, [pc, #312]	@ (80091ec <DOP_CreateSDOTable+0x800>)
 80090b2:	f000 fc21 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_WHOLEBODY] [SDO_ID_WHOLEBODY_RK_NeutralPosture],			DOP_FLOAT32);
 80090b6:	2107      	movs	r1, #7
 80090b8:	484d      	ldr	r0, [pc, #308]	@ (80091f0 <DOP_CreateSDOTable+0x804>)
 80090ba:	f000 fc1d 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_WHOLEBODY] [SDO_ID_WHOLEBODY_LK_NeutralPosture],			DOP_FLOAT32);
 80090be:	2107      	movs	r1, #7
 80090c0:	484c      	ldr	r0, [pc, #304]	@ (80091f4 <DOP_CreateSDOTable+0x808>)
 80090c2:	f000 fc19 	bl	80098f8 <AssembleSDO>

	// AssembleSDO( &SDOTable [TASK_ID_SYSMNGT_CM] [SDO_ID_SYSMNGT_CM_FLASH_WRITE_NOTI],  			DOP_UINT8);

	AssembleSDO( &SDOTable [TASK_ID_WHOLEBODY] [SDO_ID_WHOLEBODY_RH_P_VECTOR_DURATION_COMPLETED],	DOP_UINT8);
 80090c6:	2101      	movs	r1, #1
 80090c8:	484b      	ldr	r0, [pc, #300]	@ (80091f8 <DOP_CreateSDOTable+0x80c>)
 80090ca:	f000 fc15 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_WHOLEBODY] [SDO_ID_WHOLEBODY_LH_P_VECTOR_DURATION_COMPLETED],	DOP_UINT8);
 80090ce:	2101      	movs	r1, #1
 80090d0:	484a      	ldr	r0, [pc, #296]	@ (80091fc <DOP_CreateSDOTable+0x810>)
 80090d2:	f000 fc11 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_WHOLEBODY] [SDO_ID_WHOLEBODY_RK_P_VECTOR_DURATION_COMPLETED],	DOP_UINT8);
 80090d6:	2101      	movs	r1, #1
 80090d8:	4849      	ldr	r0, [pc, #292]	@ (8009200 <DOP_CreateSDOTable+0x814>)
 80090da:	f000 fc0d 	bl	80098f8 <AssembleSDO>
	AssembleSDO( &SDOTable [TASK_ID_WHOLEBODY] [SDO_ID_WHOLEBODY_LK_P_VECTOR_DURATION_COMPLETED],	DOP_UINT8);
 80090de:	2101      	movs	r1, #1
 80090e0:	4848      	ldr	r0, [pc, #288]	@ (8009204 <DOP_CreateSDOTable+0x818>)
 80090e2:	f000 fc09 	bl	80098f8 <AssembleSDO>

}
 80090e6:	bf00      	nop
 80090e8:	bd80      	pop	{r7, pc}
 80090ea:	bf00      	nop
 80090ec:	240255a4 	.word	0x240255a4
 80090f0:	240255a8 	.word	0x240255a8
 80090f4:	240255c4 	.word	0x240255c4
 80090f8:	240255c8 	.word	0x240255c8
 80090fc:	240255cc 	.word	0x240255cc
 8009100:	240256c8 	.word	0x240256c8
 8009104:	240256cc 	.word	0x240256cc
 8009108:	240256d0 	.word	0x240256d0
 800910c:	240256d4 	.word	0x240256d4
 8009110:	240256d8 	.word	0x240256d8
 8009114:	240256dc 	.word	0x240256dc
 8009118:	240256e0 	.word	0x240256e0
 800911c:	24025808 	.word	0x24025808
 8009120:	2402580c 	.word	0x2402580c
 8009124:	24025810 	.word	0x24025810
 8009128:	24025814 	.word	0x24025814
 800912c:	24025818 	.word	0x24025818
 8009130:	24025948 	.word	0x24025948
 8009134:	2402594c 	.word	0x2402594c
 8009138:	24025950 	.word	0x24025950
 800913c:	24025954 	.word	0x24025954
 8009140:	24025958 	.word	0x24025958
 8009144:	24025a88 	.word	0x24025a88
 8009148:	24025a8c 	.word	0x24025a8c
 800914c:	24025a90 	.word	0x24025a90
 8009150:	24025a94 	.word	0x24025a94
 8009154:	24025a98 	.word	0x24025a98
 8009158:	24025a9c 	.word	0x24025a9c
 800915c:	24025aa0 	.word	0x24025aa0
 8009160:	24025aa4 	.word	0x24025aa4
 8009164:	24025aa8 	.word	0x24025aa8
 8009168:	24025aac 	.word	0x24025aac
 800916c:	24025ab0 	.word	0x24025ab0
 8009170:	24025ab4 	.word	0x24025ab4
 8009174:	24025ab8 	.word	0x24025ab8
 8009178:	24025abc 	.word	0x24025abc
 800917c:	24025ac0 	.word	0x24025ac0
 8009180:	24025ac4 	.word	0x24025ac4
 8009184:	24025ac8 	.word	0x24025ac8
 8009188:	24025acc 	.word	0x24025acc
 800918c:	24025ad0 	.word	0x24025ad0
 8009190:	24025ad4 	.word	0x24025ad4
 8009194:	24025ad8 	.word	0x24025ad8
 8009198:	24025adc 	.word	0x24025adc
 800919c:	24025ae0 	.word	0x24025ae0
 80091a0:	24025ae4 	.word	0x24025ae4
 80091a4:	24025ae8 	.word	0x24025ae8
 80091a8:	24025aec 	.word	0x24025aec
 80091ac:	24025af0 	.word	0x24025af0
 80091b0:	24025af4 	.word	0x24025af4
 80091b4:	24025af8 	.word	0x24025af8
 80091b8:	24025afc 	.word	0x24025afc
 80091bc:	24025b00 	.word	0x24025b00
 80091c0:	24025b04 	.word	0x24025b04
 80091c4:	24025b08 	.word	0x24025b08
 80091c8:	24025b0c 	.word	0x24025b0c
 80091cc:	24025b10 	.word	0x24025b10
 80091d0:	24025b14 	.word	0x24025b14
 80091d4:	24025b18 	.word	0x24025b18
 80091d8:	24025b1c 	.word	0x24025b1c
 80091dc:	24025b20 	.word	0x24025b20
 80091e0:	24025b24 	.word	0x24025b24
 80091e4:	24025b28 	.word	0x24025b28
 80091e8:	24025d1c 	.word	0x24025d1c
 80091ec:	24025d20 	.word	0x24025d20
 80091f0:	24025d24 	.word	0x24025d24
 80091f4:	24025d28 	.word	0x24025d28
 80091f8:	24025d2c 	.word	0x24025d2c
 80091fc:	24025d30 	.word	0x24025d30
 8009200:	24025d34 	.word	0x24025d34
 8009204:	24025d38 	.word	0x24025d38

08009208 <DOP_CreatePDOTable>:

/* ------------------- PDO TABLE ------------------- */
void DOP_CreatePDOTable(void)
{
 8009208:	b580      	push	{r7, lr}
 800920a:	af00      	add	r7, sp, #0
	//**********************************************************************************************************************************//
	//							      |	    Task_ID	    |				PDO_ID			     	     |      DATA_TYPE     |   #_of_DATA //
	//**********************************************************************************************************************************//
	/* Low Level Ctrl Task */
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_LOWLEVEL] [PDO_ID_LOWLEVEL_3PHASES_CURRENT_RAW],  			DOP_INT32, 	 		3);
 800920c:	2203      	movs	r2, #3
 800920e:	2106      	movs	r1, #6
 8009210:	48d3      	ldr	r0, [pc, #844]	@ (8009560 <DOP_CreatePDOTable+0x358>)
 8009212:	f000 fb82 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_LOWLEVEL] [PDO_ID_LOWLEVEL_3PHASES_CURRENT_KF], 				DOP_FLOAT32,  		3);
 8009216:	2203      	movs	r2, #3
 8009218:	2107      	movs	r1, #7
 800921a:	48d2      	ldr	r0, [pc, #840]	@ (8009564 <DOP_CreatePDOTable+0x35c>)
 800921c:	f000 fb7d 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_LOWLEVEL] [PDO_ID_LOWLEVEL_3PHASES_VOLTAGE_RAW],  			DOP_INT32, 	 		3);
 8009220:	2203      	movs	r2, #3
 8009222:	2106      	movs	r1, #6
 8009224:	48d0      	ldr	r0, [pc, #832]	@ (8009568 <DOP_CreatePDOTable+0x360>)
 8009226:	f000 fb78 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_LOWLEVEL] [PDO_ID_LOWLEVEL_3PHASES_VOLTAGE_KF], 				DOP_FLOAT32,  		3);
 800922a:	2203      	movs	r2, #3
 800922c:	2107      	movs	r1, #7
 800922e:	48cf      	ldr	r0, [pc, #828]	@ (800956c <DOP_CreatePDOTable+0x364>)
 8009230:	f000 fb73 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_LOWLEVEL] [PDO_ID_LOWLEVEL_POSITION],  						DOP_FLOAT32,  		1);
 8009234:	2201      	movs	r2, #1
 8009236:	2107      	movs	r1, #7
 8009238:	48cd      	ldr	r0, [pc, #820]	@ (8009570 <DOP_CreatePDOTable+0x368>)
 800923a:	f000 fb6e 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_LOWLEVEL] [PDO_ID_LOWLEVEL_VELOCITY],  						DOP_INT32,  		2);
 800923e:	2202      	movs	r2, #2
 8009240:	2106      	movs	r1, #6
 8009242:	48cc      	ldr	r0, [pc, #816]	@ (8009574 <DOP_CreatePDOTable+0x36c>)
 8009244:	f000 fb69 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_LOWLEVEL] [PDO_ID_LOWLEVEL_CLARKE_OUT],  					DOP_INT32,  		2);
 8009248:	2202      	movs	r2, #2
 800924a:	2106      	movs	r1, #6
 800924c:	48ca      	ldr	r0, [pc, #808]	@ (8009578 <DOP_CreatePDOTable+0x370>)
 800924e:	f000 fb64 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_LOWLEVEL] [PDO_ID_LOWLEVEL_PARK_OUT],  						DOP_FLOAT32,  		3);
 8009252:	2203      	movs	r2, #3
 8009254:	2107      	movs	r1, #7
 8009256:	48c9      	ldr	r0, [pc, #804]	@ (800957c <DOP_CreatePDOTable+0x374>)
 8009258:	f000 fb5f 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_LOWLEVEL] [PDO_ID_LOWLEVEL_VOLTAGE_IN],	    				DOP_FLOAT32,  		3);
 800925c:	2203      	movs	r2, #3
 800925e:	2107      	movs	r1, #7
 8009260:	48c7      	ldr	r0, [pc, #796]	@ (8009580 <DOP_CreatePDOTable+0x378>)
 8009262:	f000 fb5a 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_LOWLEVEL] [PDO_ID_LOWLEVEL_ELEC_ANGLE],	    				DOP_UINT16,  		1);
 8009266:	2201      	movs	r2, #1
 8009268:	2102      	movs	r1, #2
 800926a:	48c6      	ldr	r0, [pc, #792]	@ (8009584 <DOP_CreatePDOTable+0x37c>)
 800926c:	f000 fb55 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_LOWLEVEL] [PDO_ID_LOWLEVEL_PRBS_DATA],	    				DOP_FLOAT32, 		2);
 8009270:	2202      	movs	r2, #2
 8009272:	2107      	movs	r1, #7
 8009274:	48c4      	ldr	r0, [pc, #784]	@ (8009588 <DOP_CreatePDOTable+0x380>)
 8009276:	f000 fb50 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_LOWLEVEL] [PDO_ID_LOWLEVEL_TOTAL_CURRENT_INPUT],				DOP_FLOAT32, 		1);
 800927a:	2201      	movs	r2, #1
 800927c:	2107      	movs	r1, #7
 800927e:	48c3      	ldr	r0, [pc, #780]	@ (800958c <DOP_CreatePDOTable+0x384>)
 8009280:	f000 fb4b 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_LOWLEVEL] [PDO_ID_LOWLEVEL_CURRENT_OUTPUT],  				DOP_FLOAT32,  		1);
 8009284:	2201      	movs	r2, #1
 8009286:	2107      	movs	r1, #7
 8009288:	48c1      	ldr	r0, [pc, #772]	@ (8009590 <DOP_CreatePDOTable+0x388>)
 800928a:	f000 fb46 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_LOWLEVEL] [PDO_ID_LOWLEVEL_AUXILIARY_INPUT],  				DOP_FLOAT32,  		1);
 800928e:	2201      	movs	r2, #1
 8009290:	2107      	movs	r1, #7
 8009292:	48c0      	ldr	r0, [pc, #768]	@ (8009594 <DOP_CreatePDOTable+0x38c>)
 8009294:	f000 fb41 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_LOWLEVEL] [PDO_ID_LOWLEVEL_LOW_ID_PROCESS_INPUT],			DOP_FLOAT32, 		1);
 8009298:	2201      	movs	r2, #1
 800929a:	2107      	movs	r1, #7
 800929c:	48be      	ldr	r0, [pc, #760]	@ (8009598 <DOP_CreatePDOTable+0x390>)
 800929e:	f000 fb3c 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_LOWLEVEL] [PDO_ID_LOWLEVEL_FRICTION_COMPENSATOR_INPUT],  	DOP_FLOAT32,  		1);
 80092a2:	2201      	movs	r2, #1
 80092a4:	2107      	movs	r1, #7
 80092a6:	48bd      	ldr	r0, [pc, #756]	@ (800959c <DOP_CreatePDOTable+0x394>)
 80092a8:	f000 fb37 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_LOWLEVEL] [PDO_ID_LOWLEVEL_MID_ID_PROCESS_INPUT],			DOP_FLOAT32, 		1);
 80092ac:	2201      	movs	r2, #1
 80092ae:	2107      	movs	r1, #7
 80092b0:	48bb      	ldr	r0, [pc, #748]	@ (80095a0 <DOP_CreatePDOTable+0x398>)
 80092b2:	f000 fb32 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_LOWLEVEL] [PDO_ID_LOWLEVEL_IRC_INPUT],						DOP_FLOAT32, 		1);
 80092b6:	2201      	movs	r2, #1
 80092b8:	2107      	movs	r1, #7
 80092ba:	48ba      	ldr	r0, [pc, #744]	@ (80095a4 <DOP_CreatePDOTable+0x39c>)
 80092bc:	f000 fb2d 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_LOWLEVEL] [PDO_ID_LOWLEVEL_MID_CTRL_INPUT],  				DOP_FLOAT32,  		1);
 80092c0:	2201      	movs	r2, #1
 80092c2:	2107      	movs	r1, #7
 80092c4:	48b8      	ldr	r0, [pc, #736]	@ (80095a8 <DOP_CreatePDOTable+0x3a0>)
 80092c6:	f000 fb28 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_LOWLEVEL] [PDO_ID_LOWLEVEL_ANALYZER_INPUT],					DOP_FLOAT32, 		1);
 80092ca:	2201      	movs	r2, #1
 80092cc:	2107      	movs	r1, #7
 80092ce:	48b7      	ldr	r0, [pc, #732]	@ (80095ac <DOP_CreatePDOTable+0x3a4>)
 80092d0:	f000 fb23 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_LOWLEVEL] [PDO_ID_LOWLEVEL_COMMUTATION_STEP],				DOP_UINT8, 			1);
 80092d4:	2201      	movs	r2, #1
 80092d6:	2101      	movs	r1, #1
 80092d8:	48b5      	ldr	r0, [pc, #724]	@ (80095b0 <DOP_CreatePDOTable+0x3a8>)
 80092da:	f000 fb1e 	bl	800991a <AssemblePDO>

	/* Mid Level Ctrl Task */
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_MIDLEVEL] [PDO_ID_MIDLEVEL_LOOP_CNT],						DOP_UINT32, 		1);
 80092de:	2201      	movs	r2, #1
 80092e0:	2103      	movs	r1, #3
 80092e2:	48b4      	ldr	r0, [pc, #720]	@ (80095b4 <DOP_CreatePDOTable+0x3ac>)
 80092e4:	f000 fb19 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_MIDLEVEL] [PDO_ID_MIDLEVEL_REF_POSITION],  					DOP_FLOAT32,  		1);
 80092e8:	2201      	movs	r2, #1
 80092ea:	2107      	movs	r1, #7
 80092ec:	48b2      	ldr	r0, [pc, #712]	@ (80095b8 <DOP_CreatePDOTable+0x3b0>)
 80092ee:	f000 fb14 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_MIDLEVEL] [PDO_ID_MIDLEVEL_REF_VELOCITY],  					DOP_FLOAT32,  		1);
 80092f2:	2201      	movs	r2, #1
 80092f4:	2107      	movs	r1, #7
 80092f6:	48b1      	ldr	r0, [pc, #708]	@ (80095bc <DOP_CreatePDOTable+0x3b4>)
 80092f8:	f000 fb0f 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_MIDLEVEL] [PDO_ID_MIDLEVEL_ACTUAL_POSITION], 				DOP_FLOAT32, 		1);
 80092fc:	2201      	movs	r2, #1
 80092fe:	2107      	movs	r1, #7
 8009300:	48af      	ldr	r0, [pc, #700]	@ (80095c0 <DOP_CreatePDOTable+0x3b8>)
 8009302:	f000 fb0a 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_MIDLEVEL] [PDO_ID_MIDLEVEL_ACTUAL_VELOCITY_RAW], 			DOP_FLOAT32,  		1);
 8009306:	2201      	movs	r2, #1
 8009308:	2107      	movs	r1, #7
 800930a:	48ae      	ldr	r0, [pc, #696]	@ (80095c4 <DOP_CreatePDOTable+0x3bc>)
 800930c:	f000 fb05 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_MIDLEVEL] [PDO_ID_MIDLEVEL_SYSTEM_ID_SBS_FREQ],				DOP_FLOAT32, 		1);
 8009310:	2201      	movs	r2, #1
 8009312:	2107      	movs	r1, #7
 8009314:	48ac      	ldr	r0, [pc, #688]	@ (80095c8 <DOP_CreatePDOTable+0x3c0>)
 8009316:	f000 fb00 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_MIDLEVEL] [PDO_ID_MIDLEVEL_IMP_CTRL_INPUT], 					DOP_FLOAT32,  		1);
 800931a:	2201      	movs	r2, #1
 800931c:	2107      	movs	r1, #7
 800931e:	48ab      	ldr	r0, [pc, #684]	@ (80095cc <DOP_CreatePDOTable+0x3c4>)
 8009320:	f000 fafb 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_MIDLEVEL] [PDO_ID_MIDLEVEL_POS_PID_CTRL_INPUT], 				DOP_FLOAT32,  		1);
 8009324:	2201      	movs	r2, #1
 8009326:	2107      	movs	r1, #7
 8009328:	48a9      	ldr	r0, [pc, #676]	@ (80095d0 <DOP_CreatePDOTable+0x3c8>)
 800932a:	f000 faf6 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_MIDLEVEL] [PDO_ID_MIDLEVEL_VEL_PID_CTRL_INPUT],				DOP_FLOAT32, 		1);
 800932e:	2201      	movs	r2, #1
 8009330:	2107      	movs	r1, #7
 8009332:	48a8      	ldr	r0, [pc, #672]	@ (80095d4 <DOP_CreatePDOTable+0x3cc>)
 8009334:	f000 faf1 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_MIDLEVEL] [PDO_ID_MIDLEVEL_VSD_INPUT],						DOP_FLOAT32, 		1);
 8009338:	2201      	movs	r2, #1
 800933a:	2107      	movs	r1, #7
 800933c:	48a6      	ldr	r0, [pc, #664]	@ (80095d8 <DOP_CreatePDOTable+0x3d0>)
 800933e:	f000 faec 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_MIDLEVEL] [PDO_ID_MIDLEVEL_UNIT_TRAJECTORY_BUFF_COUNT],		DOP_FLOAT32, 		1);
 8009342:	2201      	movs	r2, #1
 8009344:	2107      	movs	r1, #7
 8009346:	48a5      	ldr	r0, [pc, #660]	@ (80095dc <DOP_CreatePDOTable+0x3d4>)
 8009348:	f000 fae7 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_MIDLEVEL] [PDO_ID_MIDLEVEL_F_VECTOR_INPUT],		        	DOP_FLOAT32, 		1);
 800934c:	2201      	movs	r2, #1
 800934e:	2107      	movs	r1, #7
 8009350:	48a3      	ldr	r0, [pc, #652]	@ (80095e0 <DOP_CreatePDOTable+0x3d8>)
 8009352:	f000 fae2 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_MIDLEVEL] [PDO_ID_MIDLEVEL_ABSENCODER1_POSITION],			DOP_FLOAT32, 		1);
 8009356:	2201      	movs	r2, #1
 8009358:	2107      	movs	r1, #7
 800935a:	48a2      	ldr	r0, [pc, #648]	@ (80095e4 <DOP_CreatePDOTable+0x3dc>)
 800935c:	f000 fadd 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_MIDLEVEL] [PDO_ID_MIDLEVEL_ABSENCODER2_POSITION],			DOP_FLOAT32, 		1);
 8009360:	2201      	movs	r2, #1
 8009362:	2107      	movs	r1, #7
 8009364:	48a0      	ldr	r0, [pc, #640]	@ (80095e8 <DOP_CreatePDOTable+0x3e0>)
 8009366:	f000 fad8 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_MIDLEVEL] [PDO_ID_MIDLEVEL_DOB_DISTURABNCE],					DOP_FLOAT32, 		1);
 800936a:	2201      	movs	r2, #1
 800936c:	2107      	movs	r1, #7
 800936e:	489f      	ldr	r0, [pc, #636]	@ (80095ec <DOP_CreatePDOTable+0x3e4>)
 8009370:	f000 fad3 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_MIDLEVEL] [PDO_ID_MIDLEVEL_DOB_INPUT],						DOP_FLOAT32, 		1);
 8009374:	2201      	movs	r2, #1
 8009376:	2107      	movs	r1, #7
 8009378:	489d      	ldr	r0, [pc, #628]	@ (80095f0 <DOP_CreatePDOTable+0x3e8>)
 800937a:	f000 face 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_MIDLEVEL] [PDO_ID_MIDLEVEL_FF_INPUT],						DOP_FLOAT32, 		1);
 800937e:	2201      	movs	r2, #1
 8009380:	2107      	movs	r1, #7
 8009382:	489c      	ldr	r0, [pc, #624]	@ (80095f4 <DOP_CreatePDOTable+0x3ec>)
 8009384:	f000 fac9 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_MIDLEVEL] [PDO_ID_MIDLEVEL_VELOCITY_ESTIMATED],				DOP_FLOAT32, 		1);
 8009388:	2201      	movs	r2, #1
 800938a:	2107      	movs	r1, #7
 800938c:	489a      	ldr	r0, [pc, #616]	@ (80095f8 <DOP_CreatePDOTable+0x3f0>)
 800938e:	f000 fac4 	bl	800991a <AssemblePDO>

	/* MSG Handler Task */
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_MSG] [PDO_ID_MSG_TEST1],  									DOP_INT32,  		1);
 8009392:	2201      	movs	r2, #1
 8009394:	2106      	movs	r1, #6
 8009396:	4899      	ldr	r0, [pc, #612]	@ (80095fc <DOP_CreatePDOTable+0x3f4>)
 8009398:	f000 fabf 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_MSG] [PDO_ID_MSG_TEST2],  									DOP_INT32,  		1);
 800939c:	2201      	movs	r2, #1
 800939e:	2106      	movs	r1, #6
 80093a0:	4897      	ldr	r0, [pc, #604]	@ (8009600 <DOP_CreatePDOTable+0x3f8>)
 80093a2:	f000 faba 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_MSG] [PDO_ID_MSG_TEST3],  									DOP_INT32,  		1);
 80093a6:	2201      	movs	r2, #1
 80093a8:	2106      	movs	r1, #6
 80093aa:	4896      	ldr	r0, [pc, #600]	@ (8009604 <DOP_CreatePDOTable+0x3fc>)
 80093ac:	f000 fab5 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_MSG] [PDO_ID_MSG_TEST4],  									DOP_INT32,  		1);
 80093b0:	2201      	movs	r2, #1
 80093b2:	2106      	movs	r1, #6
 80093b4:	4894      	ldr	r0, [pc, #592]	@ (8009608 <DOP_CreatePDOTable+0x400>)
 80093b6:	f000 fab0 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_MSG] [PDO_ID_MSG_TEST5],  									DOP_INT32,  		1);
 80093ba:	2201      	movs	r2, #1
 80093bc:	2106      	movs	r1, #6
 80093be:	4893      	ldr	r0, [pc, #588]	@ (800960c <DOP_CreatePDOTable+0x404>)
 80093c0:	f000 faab 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_MSG] [PDO_ID_MSG_TEST6],  									DOP_INT32,  		1);
 80093c4:	2201      	movs	r2, #1
 80093c6:	2106      	movs	r1, #6
 80093c8:	4891      	ldr	r0, [pc, #580]	@ (8009610 <DOP_CreatePDOTable+0x408>)
 80093ca:	f000 faa6 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_MSG] [PDO_ID_MSG_TEST7],  									DOP_INT32,  		1);
 80093ce:	2201      	movs	r2, #1
 80093d0:	2106      	movs	r1, #6
 80093d2:	4890      	ldr	r0, [pc, #576]	@ (8009614 <DOP_CreatePDOTable+0x40c>)
 80093d4:	f000 faa1 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_MSG] [PDO_ID_MSG_TEST8],  									DOP_INT32,  		1);
 80093d8:	2201      	movs	r2, #1
 80093da:	2106      	movs	r1, #6
 80093dc:	488e      	ldr	r0, [pc, #568]	@ (8009618 <DOP_CreatePDOTable+0x410>)
 80093de:	f000 fa9c 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_MSG] [PDO_ID_MSG_TEST9],  									DOP_INT32,  		1);
 80093e2:	2201      	movs	r2, #1
 80093e4:	2106      	movs	r1, #6
 80093e6:	488d      	ldr	r0, [pc, #564]	@ (800961c <DOP_CreatePDOTable+0x414>)
 80093e8:	f000 fa97 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_MSG] [PDO_ID_MSG_TEST10],  									DOP_INT32,  		1);
 80093ec:	2201      	movs	r2, #1
 80093ee:	2106      	movs	r1, #6
 80093f0:	488b      	ldr	r0, [pc, #556]	@ (8009620 <DOP_CreatePDOTable+0x418>)
 80093f2:	f000 fa92 	bl	800991a <AssemblePDO>

	/* IMU Task */
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_IMU] [PDO_ID_IMU_ROLL],  									DOP_FLOAT32,  		1);
 80093f6:	2201      	movs	r2, #1
 80093f8:	2107      	movs	r1, #7
 80093fa:	488a      	ldr	r0, [pc, #552]	@ (8009624 <DOP_CreatePDOTable+0x41c>)
 80093fc:	f000 fa8d 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_IMU] [PDO_ID_IMU_PITCH],  									DOP_FLOAT32,  		1);
 8009400:	2201      	movs	r2, #1
 8009402:	2107      	movs	r1, #7
 8009404:	4888      	ldr	r0, [pc, #544]	@ (8009628 <DOP_CreatePDOTable+0x420>)
 8009406:	f000 fa88 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_IMU] [PDO_ID_IMU_YAW],  										DOP_FLOAT32,  		1);
 800940a:	2201      	movs	r2, #1
 800940c:	2107      	movs	r1, #7
 800940e:	4887      	ldr	r0, [pc, #540]	@ (800962c <DOP_CreatePDOTable+0x424>)
 8009410:	f000 fa83 	bl	800991a <AssemblePDO>

	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_IMU] [PDO_ID_IMU_ACC_X],  									DOP_FLOAT32,  		1);
 8009414:	2201      	movs	r2, #1
 8009416:	2107      	movs	r1, #7
 8009418:	4885      	ldr	r0, [pc, #532]	@ (8009630 <DOP_CreatePDOTable+0x428>)
 800941a:	f000 fa7e 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_IMU] [PDO_ID_IMU_ACC_Y],  									DOP_FLOAT32,  		1);
 800941e:	2201      	movs	r2, #1
 8009420:	2107      	movs	r1, #7
 8009422:	4884      	ldr	r0, [pc, #528]	@ (8009634 <DOP_CreatePDOTable+0x42c>)
 8009424:	f000 fa79 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_IMU] [PDO_ID_IMU_ACC_Z],  									DOP_FLOAT32,  		1);
 8009428:	2201      	movs	r2, #1
 800942a:	2107      	movs	r1, #7
 800942c:	4882      	ldr	r0, [pc, #520]	@ (8009638 <DOP_CreatePDOTable+0x430>)
 800942e:	f000 fa74 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_IMU] [PDO_ID_IMU_GYR_X],  									DOP_FLOAT32,  		1);
 8009432:	2201      	movs	r2, #1
 8009434:	2107      	movs	r1, #7
 8009436:	4881      	ldr	r0, [pc, #516]	@ (800963c <DOP_CreatePDOTable+0x434>)
 8009438:	f000 fa6f 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_IMU] [PDO_ID_IMU_GYR_Y],  									DOP_FLOAT32,  		1);
 800943c:	2201      	movs	r2, #1
 800943e:	2107      	movs	r1, #7
 8009440:	487f      	ldr	r0, [pc, #508]	@ (8009640 <DOP_CreatePDOTable+0x438>)
 8009442:	f000 fa6a 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_IMU] [PDO_ID_IMU_GYR_Z],  									DOP_FLOAT32,  		1);
 8009446:	2201      	movs	r2, #1
 8009448:	2107      	movs	r1, #7
 800944a:	487e      	ldr	r0, [pc, #504]	@ (8009644 <DOP_CreatePDOTable+0x43c>)
 800944c:	f000 fa65 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_IMU] [PDO_ID_IMU_MAG_X],  									DOP_FLOAT32,		1);
 8009450:	2201      	movs	r2, #1
 8009452:	2107      	movs	r1, #7
 8009454:	487c      	ldr	r0, [pc, #496]	@ (8009648 <DOP_CreatePDOTable+0x440>)
 8009456:	f000 fa60 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_IMU] [PDO_ID_IMU_MAG_Y],  									DOP_FLOAT32,		1);
 800945a:	2201      	movs	r2, #1
 800945c:	2107      	movs	r1, #7
 800945e:	487b      	ldr	r0, [pc, #492]	@ (800964c <DOP_CreatePDOTable+0x444>)
 8009460:	f000 fa5b 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_IMU] [PDO_ID_IMU_MAG_Z],  									DOP_FLOAT32,		1);
 8009464:	2201      	movs	r2, #1
 8009466:	2107      	movs	r1, #7
 8009468:	4879      	ldr	r0, [pc, #484]	@ (8009650 <DOP_CreatePDOTable+0x448>)
 800946a:	f000 fa56 	bl	800991a <AssemblePDO>

	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_IMU] [PDO_ID_IMU_ACC_XYZ],  									DOP_FLOAT32,  		3);
 800946e:	2203      	movs	r2, #3
 8009470:	2107      	movs	r1, #7
 8009472:	4878      	ldr	r0, [pc, #480]	@ (8009654 <DOP_CreatePDOTable+0x44c>)
 8009474:	f000 fa51 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_IMU] [PDO_ID_IMU_GYR_XYZ],  									DOP_FLOAT32,  		3);
 8009478:	2203      	movs	r2, #3
 800947a:	2107      	movs	r1, #7
 800947c:	4876      	ldr	r0, [pc, #472]	@ (8009658 <DOP_CreatePDOTable+0x450>)
 800947e:	f000 fa4c 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_IMU] [PDO_ID_IMU_MAG_XYZ],  									DOP_FLOAT32,  		3);
 8009482:	2203      	movs	r2, #3
 8009484:	2107      	movs	r1, #7
 8009486:	4875      	ldr	r0, [pc, #468]	@ (800965c <DOP_CreatePDOTable+0x454>)
 8009488:	f000 fa47 	bl	800991a <AssemblePDO>

	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_IMU] [PDO_ID_IMU_ACC_GYR_XYZ],  								DOP_FLOAT32,  		6);
 800948c:	2206      	movs	r2, #6
 800948e:	2107      	movs	r1, #7
 8009490:	4873      	ldr	r0, [pc, #460]	@ (8009660 <DOP_CreatePDOTable+0x458>)
 8009492:	f000 fa42 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_IMU] [PDO_ID_IMU_QUATERNION],								DOP_INT16,  		4);
 8009496:	2204      	movs	r2, #4
 8009498:	2105      	movs	r1, #5
 800949a:	4872      	ldr	r0, [pc, #456]	@ (8009664 <DOP_CreatePDOTable+0x45c>)
 800949c:	f000 fa3d 	bl	800991a <AssemblePDO>

	/* Gait Task */
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_GAIT] [PDO_ID_GAIT_DEG],  									DOP_FLOAT32,		1);
 80094a0:	2201      	movs	r2, #1
 80094a2:	2107      	movs	r1, #7
 80094a4:	4870      	ldr	r0, [pc, #448]	@ (8009668 <DOP_CreatePDOTable+0x460>)
 80094a6:	f000 fa38 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_GAIT] [PDO_ID_GAIT_VEL],  									DOP_FLOAT32,		1);
 80094aa:	2201      	movs	r2, #1
 80094ac:	2107      	movs	r1, #7
 80094ae:	486f      	ldr	r0, [pc, #444]	@ (800966c <DOP_CreatePDOTable+0x464>)
 80094b0:	f000 fa33 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_GAIT] [PDO_ID_GAIT_DEG_INC],  								DOP_FLOAT32,		1);
 80094b4:	2201      	movs	r2, #1
 80094b6:	2107      	movs	r1, #7
 80094b8:	486d      	ldr	r0, [pc, #436]	@ (8009670 <DOP_CreatePDOTable+0x468>)
 80094ba:	f000 fa2e 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_GAIT] [PDO_ID_GAIT_VEL_INC],  								DOP_FLOAT32,		1);
 80094be:	2201      	movs	r2, #1
 80094c0:	2107      	movs	r1, #7
 80094c2:	486c      	ldr	r0, [pc, #432]	@ (8009674 <DOP_CreatePDOTable+0x46c>)
 80094c4:	f000 fa29 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_GAIT] [PDO_ID_GAIT_GYR_Z],  									DOP_FLOAT32,		1);
 80094c8:	2201      	movs	r2, #1
 80094ca:	2107      	movs	r1, #7
 80094cc:	486a      	ldr	r0, [pc, #424]	@ (8009678 <DOP_CreatePDOTable+0x470>)
 80094ce:	f000 fa24 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_GAIT] [PDO_ID_GAIT_QUATERNION],								DOP_INT16,  		4);
 80094d2:	2204      	movs	r2, #4
 80094d4:	2105      	movs	r1, #5
 80094d6:	4869      	ldr	r0, [pc, #420]	@ (800967c <DOP_CreatePDOTable+0x474>)
 80094d8:	f000 fa1f 	bl	800991a <AssemblePDO>

	/* System Ctrl Task */
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_SYSMNGT] [PDO_ID_SYSTEM_VOLT],								DOP_FLOAT32,  		1);
 80094dc:	2201      	movs	r2, #1
 80094de:	2107      	movs	r1, #7
 80094e0:	4867      	ldr	r0, [pc, #412]	@ (8009680 <DOP_CreatePDOTable+0x478>)
 80094e2:	f000 fa1a 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_SYSMNGT] [PDO_ID_SYSTEM_CURR],								DOP_FLOAT32,  		1);
 80094e6:	2201      	movs	r2, #1
 80094e8:	2107      	movs	r1, #7
 80094ea:	4866      	ldr	r0, [pc, #408]	@ (8009684 <DOP_CreatePDOTable+0x47c>)
 80094ec:	f000 fa15 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_SYSMNGT] [PDO_ID_SYSTEM_TEMP],								DOP_FLOAT32,  		1);
 80094f0:	2201      	movs	r2, #1
 80094f2:	2107      	movs	r1, #7
 80094f4:	4864      	ldr	r0, [pc, #400]	@ (8009688 <DOP_CreatePDOTable+0x480>)
 80094f6:	f000 fa10 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_SYSMNGT] [PDO_ID_SYSTEM_PCTG],								DOP_FLOAT32,  		1);
 80094fa:	2201      	movs	r2, #1
 80094fc:	2107      	movs	r1, #7
 80094fe:	4863      	ldr	r0, [pc, #396]	@ (800968c <DOP_CreatePDOTable+0x484>)
 8009500:	f000 fa0b 	bl	800991a <AssemblePDO>

	/* Ext Dev Ctrl Task */				
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_FSR],  								DOP_FLOAT32,  		1);
 8009504:	2201      	movs	r2, #1
 8009506:	2107      	movs	r1, #7
 8009508:	4861      	ldr	r0, [pc, #388]	@ (8009690 <DOP_CreatePDOTable+0x488>)
 800950a:	f000 fa06 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_LP],									DOP_FLOAT32,  		1);
 800950e:	2201      	movs	r2, #1
 8009510:	2107      	movs	r1, #7
 8009512:	4860      	ldr	r0, [pc, #384]	@ (8009694 <DOP_CreatePDOTable+0x48c>)
 8009514:	f000 fa01 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_DC_LENGTH_REF],						DOP_FLOAT32,  		1);
 8009518:	2201      	movs	r2, #1
 800951a:	2107      	movs	r1, #7
 800951c:	485e      	ldr	r0, [pc, #376]	@ (8009698 <DOP_CreatePDOTable+0x490>)
 800951e:	f000 f9fc 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_DC_DIRECTION_CMD],  					DOP_UINT8,  		1);
 8009522:	2201      	movs	r2, #1
 8009524:	2101      	movs	r1, #1
 8009526:	485d      	ldr	r0, [pc, #372]	@ (800969c <DOP_CreatePDOTable+0x494>)
 8009528:	f000 f9f7 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_DC_LENGTH_ACT],  						DOP_FLOAT32,  		1);
 800952c:	2201      	movs	r2, #1
 800952e:	2107      	movs	r1, #7
 8009530:	485b      	ldr	r0, [pc, #364]	@ (80096a0 <DOP_CreatePDOTable+0x498>)
 8009532:	f000 f9f2 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_DC_DIRECTION_ACT],  					DOP_UINT8,  		1);
 8009536:	2201      	movs	r2, #1
 8009538:	2101      	movs	r1, #1
 800953a:	485a      	ldr	r0, [pc, #360]	@ (80096a4 <DOP_CreatePDOTable+0x49c>)
 800953c:	f000 f9ed 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_DC_BUTTON_STATE],  					DOP_UINT8,  		1);
 8009540:	2201      	movs	r2, #1
 8009542:	2101      	movs	r1, #1
 8009544:	4858      	ldr	r0, [pc, #352]	@ (80096a8 <DOP_CreatePDOTable+0x4a0>)
 8009546:	f000 f9e8 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_NTC_MOTOR_TEMP],						DOP_FLOAT32,		1);
 800954a:	2201      	movs	r2, #1
 800954c:	2107      	movs	r1, #7
 800954e:	4857      	ldr	r0, [pc, #348]	@ (80096ac <DOP_CreatePDOTable+0x4a4>)
 8009550:	f000 f9e3 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_MCU_TEMP],							DOP_UINT32,			1);
 8009554:	2201      	movs	r2, #1
 8009556:	2103      	movs	r1, #3
 8009558:	4855      	ldr	r0, [pc, #340]	@ (80096b0 <DOP_CreatePDOTable+0x4a8>)
 800955a:	f000 f9de 	bl	800991a <AssemblePDO>
 800955e:	e0a9      	b.n	80096b4 <DOP_CreatePDOTable+0x4ac>
 8009560:	240260c8 	.word	0x240260c8
 8009564:	240260d0 	.word	0x240260d0
 8009568:	240260d8 	.word	0x240260d8
 800956c:	240260e0 	.word	0x240260e0
 8009570:	240260e8 	.word	0x240260e8
 8009574:	240260f0 	.word	0x240260f0
 8009578:	240260f8 	.word	0x240260f8
 800957c:	24026100 	.word	0x24026100
 8009580:	24026108 	.word	0x24026108
 8009584:	24026110 	.word	0x24026110
 8009588:	24026118 	.word	0x24026118
 800958c:	24026120 	.word	0x24026120
 8009590:	24026128 	.word	0x24026128
 8009594:	24026130 	.word	0x24026130
 8009598:	24026140 	.word	0x24026140
 800959c:	24026148 	.word	0x24026148
 80095a0:	24026150 	.word	0x24026150
 80095a4:	24026158 	.word	0x24026158
 80095a8:	24026160 	.word	0x24026160
 80095ac:	24026168 	.word	0x24026168
 80095b0:	24026170 	.word	0x24026170
 80095b4:	24026348 	.word	0x24026348
 80095b8:	24026350 	.word	0x24026350
 80095bc:	24026358 	.word	0x24026358
 80095c0:	24026360 	.word	0x24026360
 80095c4:	24026368 	.word	0x24026368
 80095c8:	24026370 	.word	0x24026370
 80095cc:	24026378 	.word	0x24026378
 80095d0:	24026380 	.word	0x24026380
 80095d4:	24026388 	.word	0x24026388
 80095d8:	24026390 	.word	0x24026390
 80095dc:	24026398 	.word	0x24026398
 80095e0:	240263a0 	.word	0x240263a0
 80095e4:	240263a8 	.word	0x240263a8
 80095e8:	240263b0 	.word	0x240263b0
 80095ec:	240263b8 	.word	0x240263b8
 80095f0:	240263c0 	.word	0x240263c0
 80095f4:	240263c8 	.word	0x240263c8
 80095f8:	240263d0 	.word	0x240263d0
 80095fc:	240265c8 	.word	0x240265c8
 8009600:	240265d0 	.word	0x240265d0
 8009604:	240265d8 	.word	0x240265d8
 8009608:	240265e0 	.word	0x240265e0
 800960c:	240265e8 	.word	0x240265e8
 8009610:	240265f0 	.word	0x240265f0
 8009614:	240265f8 	.word	0x240265f8
 8009618:	24026600 	.word	0x24026600
 800961c:	24026608 	.word	0x24026608
 8009620:	24026610 	.word	0x24026610
 8009624:	24026848 	.word	0x24026848
 8009628:	24026850 	.word	0x24026850
 800962c:	24026858 	.word	0x24026858
 8009630:	24026860 	.word	0x24026860
 8009634:	24026868 	.word	0x24026868
 8009638:	24026870 	.word	0x24026870
 800963c:	24026878 	.word	0x24026878
 8009640:	24026880 	.word	0x24026880
 8009644:	24026888 	.word	0x24026888
 8009648:	24026890 	.word	0x24026890
 800964c:	24026898 	.word	0x24026898
 8009650:	240268a0 	.word	0x240268a0
 8009654:	240268a8 	.word	0x240268a8
 8009658:	240268b0 	.word	0x240268b0
 800965c:	240268b8 	.word	0x240268b8
 8009660:	240268c8 	.word	0x240268c8
 8009664:	240268d0 	.word	0x240268d0
 8009668:	24026ac8 	.word	0x24026ac8
 800966c:	24026ad0 	.word	0x24026ad0
 8009670:	24026ad8 	.word	0x24026ad8
 8009674:	24026ae0 	.word	0x24026ae0
 8009678:	24026ae8 	.word	0x24026ae8
 800967c:	24026af0 	.word	0x24026af0
 8009680:	24026d48 	.word	0x24026d48
 8009684:	24026d50 	.word	0x24026d50
 8009688:	24026d58 	.word	0x24026d58
 800968c:	24026d60 	.word	0x24026d60
 8009690:	24026fc8 	.word	0x24026fc8
 8009694:	24026fd0 	.word	0x24026fd0
 8009698:	24026fd8 	.word	0x24026fd8
 800969c:	24026fe0 	.word	0x24026fe0
 80096a0:	24026fe8 	.word	0x24026fe8
 80096a4:	24026ff0 	.word	0x24026ff0
 80096a8:	24026ff8 	.word	0x24026ff8
 80096ac:	24027000 	.word	0x24027000
 80096b0:	24027028 	.word	0x24027028

	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_FSR_MIDDLE_TOE],						DOP_UINT16,		1);
 80096b4:	2201      	movs	r2, #1
 80096b6:	2102      	movs	r1, #2
 80096b8:	4866      	ldr	r0, [pc, #408]	@ (8009854 <DOP_CreatePDOTable+0x64c>)
 80096ba:	f000 f92e 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_FSR_BIG_TOE],							DOP_UINT16,		1);
 80096be:	2201      	movs	r2, #1
 80096c0:	2102      	movs	r1, #2
 80096c2:	4865      	ldr	r0, [pc, #404]	@ (8009858 <DOP_CreatePDOTable+0x650>)
 80096c4:	f000 f929 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_FSR_LITTLE_TOE],						DOP_UINT16,		1);
 80096c8:	2201      	movs	r2, #1
 80096ca:	2102      	movs	r1, #2
 80096cc:	4863      	ldr	r0, [pc, #396]	@ (800985c <DOP_CreatePDOTable+0x654>)
 80096ce:	f000 f924 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_FSR_HEEL],							DOP_UINT16,		1);
 80096d2:	2201      	movs	r2, #1
 80096d4:	2102      	movs	r1, #2
 80096d6:	4862      	ldr	r0, [pc, #392]	@ (8009860 <DOP_CreatePDOTable+0x658>)
 80096d8:	f000 f91f 	bl	800991a <AssemblePDO>

	/* Used PDO by 1NE */
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_PMMG_1A],								DOP_UINT16,			1);
 80096dc:	2201      	movs	r2, #1
 80096de:	2102      	movs	r1, #2
 80096e0:	4860      	ldr	r0, [pc, #384]	@ (8009864 <DOP_CreatePDOTable+0x65c>)
 80096e2:	f000 f91a 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_PMMG_1B],								DOP_UINT16,			1);
 80096e6:	2201      	movs	r2, #1
 80096e8:	2102      	movs	r1, #2
 80096ea:	485f      	ldr	r0, [pc, #380]	@ (8009868 <DOP_CreatePDOTable+0x660>)
 80096ec:	f000 f915 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_PMMG_2A],								DOP_UINT16,			1);
 80096f0:	2201      	movs	r2, #1
 80096f2:	2102      	movs	r1, #2
 80096f4:	485d      	ldr	r0, [pc, #372]	@ (800986c <DOP_CreatePDOTable+0x664>)
 80096f6:	f000 f910 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_PMMG_2B],								DOP_UINT16,			1);
 80096fa:	2201      	movs	r2, #1
 80096fc:	2102      	movs	r1, #2
 80096fe:	485c      	ldr	r0, [pc, #368]	@ (8009870 <DOP_CreatePDOTable+0x668>)
 8009700:	f000 f90b 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_PMMG_3A],								DOP_UINT16,			1);
 8009704:	2201      	movs	r2, #1
 8009706:	2102      	movs	r1, #2
 8009708:	485a      	ldr	r0, [pc, #360]	@ (8009874 <DOP_CreatePDOTable+0x66c>)
 800970a:	f000 f906 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_PMMG_3B],								DOP_UINT16,			1);
 800970e:	2201      	movs	r2, #1
 8009710:	2102      	movs	r1, #2
 8009712:	4859      	ldr	r0, [pc, #356]	@ (8009878 <DOP_CreatePDOTable+0x670>)
 8009714:	f000 f901 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_PMMG_4A],								DOP_UINT16,			1);
 8009718:	2201      	movs	r2, #1
 800971a:	2102      	movs	r1, #2
 800971c:	4857      	ldr	r0, [pc, #348]	@ (800987c <DOP_CreatePDOTable+0x674>)
 800971e:	f000 f8fc 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_PMMG_4B],								DOP_UINT16,			1);
 8009722:	2201      	movs	r2, #1
 8009724:	2102      	movs	r1, #2
 8009726:	4856      	ldr	r0, [pc, #344]	@ (8009880 <DOP_CreatePDOTable+0x678>)
 8009728:	f000 f8f7 	bl	800991a <AssemblePDO>

	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_EMG_L1],								DOP_INT16,			1);
 800972c:	2201      	movs	r2, #1
 800972e:	2105      	movs	r1, #5
 8009730:	4854      	ldr	r0, [pc, #336]	@ (8009884 <DOP_CreatePDOTable+0x67c>)
 8009732:	f000 f8f2 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_EMG_L2],								DOP_INT16,			1);
 8009736:	2201      	movs	r2, #1
 8009738:	2105      	movs	r1, #5
 800973a:	4853      	ldr	r0, [pc, #332]	@ (8009888 <DOP_CreatePDOTable+0x680>)
 800973c:	f000 f8ed 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_EMG_L3],								DOP_INT16,			1);
 8009740:	2201      	movs	r2, #1
 8009742:	2105      	movs	r1, #5
 8009744:	4851      	ldr	r0, [pc, #324]	@ (800988c <DOP_CreatePDOTable+0x684>)
 8009746:	f000 f8e8 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_EMG_L4],								DOP_INT16,			1);
 800974a:	2201      	movs	r2, #1
 800974c:	2105      	movs	r1, #5
 800974e:	4850      	ldr	r0, [pc, #320]	@ (8009890 <DOP_CreatePDOTable+0x688>)
 8009750:	f000 f8e3 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_EMG_R1],								DOP_INT16,			1);
 8009754:	2201      	movs	r2, #1
 8009756:	2105      	movs	r1, #5
 8009758:	484e      	ldr	r0, [pc, #312]	@ (8009894 <DOP_CreatePDOTable+0x68c>)
 800975a:	f000 f8de 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_EMG_R2],								DOP_INT16,			1);
 800975e:	2201      	movs	r2, #1
 8009760:	2105      	movs	r1, #5
 8009762:	484d      	ldr	r0, [pc, #308]	@ (8009898 <DOP_CreatePDOTable+0x690>)
 8009764:	f000 f8d9 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_EMG_R3],								DOP_INT16,			1);
 8009768:	2201      	movs	r2, #1
 800976a:	2105      	movs	r1, #5
 800976c:	484b      	ldr	r0, [pc, #300]	@ (800989c <DOP_CreatePDOTable+0x694>)
 800976e:	f000 f8d4 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_EMG_R4],								DOP_INT16,			1);
 8009772:	2201      	movs	r2, #1
 8009774:	2105      	movs	r1, #5
 8009776:	484a      	ldr	r0, [pc, #296]	@ (80098a0 <DOP_CreatePDOTable+0x698>)
 8009778:	f000 f8cf 	bl	800991a <AssemblePDO>

	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_FSR_L1],								DOP_UINT16,			1);
 800977c:	2201      	movs	r2, #1
 800977e:	2102      	movs	r1, #2
 8009780:	4848      	ldr	r0, [pc, #288]	@ (80098a4 <DOP_CreatePDOTable+0x69c>)
 8009782:	f000 f8ca 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_FSR_L2],								DOP_UINT16,			1);
 8009786:	2201      	movs	r2, #1
 8009788:	2102      	movs	r1, #2
 800978a:	4847      	ldr	r0, [pc, #284]	@ (80098a8 <DOP_CreatePDOTable+0x6a0>)
 800978c:	f000 f8c5 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_FSR_L3],								DOP_UINT16,			1);
 8009790:	2201      	movs	r2, #1
 8009792:	2102      	movs	r1, #2
 8009794:	4845      	ldr	r0, [pc, #276]	@ (80098ac <DOP_CreatePDOTable+0x6a4>)
 8009796:	f000 f8c0 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_FSR_L4],								DOP_UINT16,			1);
 800979a:	2201      	movs	r2, #1
 800979c:	2102      	movs	r1, #2
 800979e:	4844      	ldr	r0, [pc, #272]	@ (80098b0 <DOP_CreatePDOTable+0x6a8>)
 80097a0:	f000 f8bb 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_FSR_R1],								DOP_UINT16,			1);
 80097a4:	2201      	movs	r2, #1
 80097a6:	2102      	movs	r1, #2
 80097a8:	4842      	ldr	r0, [pc, #264]	@ (80098b4 <DOP_CreatePDOTable+0x6ac>)
 80097aa:	f000 f8b6 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_FSR_R2],								DOP_UINT16,			1);
 80097ae:	2201      	movs	r2, #1
 80097b0:	2102      	movs	r1, #2
 80097b2:	4841      	ldr	r0, [pc, #260]	@ (80098b8 <DOP_CreatePDOTable+0x6b0>)
 80097b4:	f000 f8b1 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_FSR_R3],								DOP_UINT16,			1);
 80097b8:	2201      	movs	r2, #1
 80097ba:	2102      	movs	r1, #2
 80097bc:	483f      	ldr	r0, [pc, #252]	@ (80098bc <DOP_CreatePDOTable+0x6b4>)
 80097be:	f000 f8ac 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_FSR_R4],								DOP_UINT16,			1);
 80097c2:	2201      	movs	r2, #1
 80097c4:	2102      	movs	r1, #2
 80097c6:	483e      	ldr	r0, [pc, #248]	@ (80098c0 <DOP_CreatePDOTable+0x6b8>)
 80097c8:	f000 f8a7 	bl	800991a <AssemblePDO>

	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_EMG_HARDEMO_1],						DOP_INT16,			1);
 80097cc:	2201      	movs	r2, #1
 80097ce:	2105      	movs	r1, #5
 80097d0:	483c      	ldr	r0, [pc, #240]	@ (80098c4 <DOP_CreatePDOTable+0x6bc>)
 80097d2:	f000 f8a2 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_EMG_HARDEMO_2],						DOP_UINT16,			1);
 80097d6:	2201      	movs	r2, #1
 80097d8:	2102      	movs	r1, #2
 80097da:	483b      	ldr	r0, [pc, #236]	@ (80098c8 <DOP_CreatePDOTable+0x6c0>)
 80097dc:	f000 f89d 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_EMG_HARDEMO_3],						DOP_UINT16,			1);
 80097e0:	2201      	movs	r2, #1
 80097e2:	2102      	movs	r1, #2
 80097e4:	4839      	ldr	r0, [pc, #228]	@ (80098cc <DOP_CreatePDOTable+0x6c4>)
 80097e6:	f000 f898 	bl	800991a <AssemblePDO>

	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_CONTROL_INPUT_RH],					DOP_INT16,			1);
 80097ea:	2201      	movs	r2, #1
 80097ec:	2105      	movs	r1, #5
 80097ee:	4838      	ldr	r0, [pc, #224]	@ (80098d0 <DOP_CreatePDOTable+0x6c8>)
 80097f0:	f000 f893 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_CONTROL_INPUT_LH],					DOP_INT16,			1);
 80097f4:	2201      	movs	r2, #1
 80097f6:	2105      	movs	r1, #5
 80097f8:	4836      	ldr	r0, [pc, #216]	@ (80098d4 <DOP_CreatePDOTable+0x6cc>)
 80097fa:	f000 f88e 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_EMG_RAW],								DOP_INT16,			1);
 80097fe:	2201      	movs	r2, #1
 8009800:	2105      	movs	r1, #5
 8009802:	4835      	ldr	r0, [pc, #212]	@ (80098d8 <DOP_CreatePDOTable+0x6d0>)
 8009804:	f000 f889 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_EMG_PROCESSED],						DOP_UINT16,			1);
 8009808:	2201      	movs	r2, #1
 800980a:	2102      	movs	r1, #2
 800980c:	4833      	ldr	r0, [pc, #204]	@ (80098dc <DOP_CreatePDOTable+0x6d4>)
 800980e:	f000 f884 	bl	800991a <AssemblePDO>

	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_PVECTOR_REF_RH],						DOP_FLOAT32,		1);
 8009812:	2201      	movs	r2, #1
 8009814:	2107      	movs	r1, #7
 8009816:	4832      	ldr	r0, [pc, #200]	@ (80098e0 <DOP_CreatePDOTable+0x6d8>)
 8009818:	f000 f87f 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_PVECTOR_REF_LH],						DOP_FLOAT32,		1);
 800981c:	2201      	movs	r2, #1
 800981e:	2107      	movs	r1, #7
 8009820:	4830      	ldr	r0, [pc, #192]	@ (80098e4 <DOP_CreatePDOTable+0x6dc>)
 8009822:	f000 f87a 	bl	800991a <AssemblePDO>

	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_CONTROL_MODE],						DOP_UINT8,			1);
 8009826:	2201      	movs	r2, #1
 8009828:	2101      	movs	r1, #1
 800982a:	482f      	ldr	r0, [pc, #188]	@ (80098e8 <DOP_CreatePDOTable+0x6e0>)
 800982c:	f000 f875 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_ACK_SIGNAL],							DOP_UINT8,			1);
 8009830:	2201      	movs	r2, #1
 8009832:	2101      	movs	r1, #1
 8009834:	482d      	ldr	r0, [pc, #180]	@ (80098ec <DOP_CreatePDOTable+0x6e4>)
 8009836:	f000 f870 	bl	800991a <AssemblePDO>

	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_FREE_VAR1],							DOP_FLOAT32,		1);
 800983a:	2201      	movs	r2, #1
 800983c:	2107      	movs	r1, #7
 800983e:	482c      	ldr	r0, [pc, #176]	@ (80098f0 <DOP_CreatePDOTable+0x6e8>)
 8009840:	f000 f86b 	bl	800991a <AssemblePDO>
	AssemblePDO( (PDOInfo_t*)PDOTable [TASK_ID_EXTDEV] [PDO_ID_EXTDEV_FREE_VAR2],							DOP_FLOAT32,		1);
 8009844:	2201      	movs	r2, #1
 8009846:	2107      	movs	r1, #7
 8009848:	482a      	ldr	r0, [pc, #168]	@ (80098f4 <DOP_CreatePDOTable+0x6ec>)
 800984a:	f000 f866 	bl	800991a <AssemblePDO>
	/* END */
}
 800984e:	bf00      	nop
 8009850:	bd80      	pop	{r7, pc}
 8009852:	bf00      	nop
 8009854:	24027008 	.word	0x24027008
 8009858:	24027010 	.word	0x24027010
 800985c:	24027018 	.word	0x24027018
 8009860:	24027020 	.word	0x24027020
 8009864:	24027030 	.word	0x24027030
 8009868:	24027038 	.word	0x24027038
 800986c:	24027040 	.word	0x24027040
 8009870:	24027048 	.word	0x24027048
 8009874:	24027050 	.word	0x24027050
 8009878:	24027058 	.word	0x24027058
 800987c:	24027060 	.word	0x24027060
 8009880:	24027068 	.word	0x24027068
 8009884:	24027070 	.word	0x24027070
 8009888:	24027078 	.word	0x24027078
 800988c:	24027080 	.word	0x24027080
 8009890:	24027088 	.word	0x24027088
 8009894:	24027090 	.word	0x24027090
 8009898:	24027098 	.word	0x24027098
 800989c:	240270a0 	.word	0x240270a0
 80098a0:	240270a8 	.word	0x240270a8
 80098a4:	240270b0 	.word	0x240270b0
 80098a8:	240270b8 	.word	0x240270b8
 80098ac:	240270c0 	.word	0x240270c0
 80098b0:	240270c8 	.word	0x240270c8
 80098b4:	240270d0 	.word	0x240270d0
 80098b8:	240270d8 	.word	0x240270d8
 80098bc:	240270e0 	.word	0x240270e0
 80098c0:	240270e8 	.word	0x240270e8
 80098c4:	240270f0 	.word	0x240270f0
 80098c8:	240270f8 	.word	0x240270f8
 80098cc:	24027100 	.word	0x24027100
 80098d0:	24027108 	.word	0x24027108
 80098d4:	24027110 	.word	0x24027110
 80098d8:	24027118 	.word	0x24027118
 80098dc:	24027120 	.word	0x24027120
 80098e0:	24027128 	.word	0x24027128
 80098e4:	24027130 	.word	0x24027130
 80098e8:	24027138 	.word	0x24027138
 80098ec:	24027140 	.word	0x24027140
 80098f0:	24027148 	.word	0x24027148
 80098f4:	24027150 	.word	0x24027150

080098f8 <AssembleSDO>:
 *------------------------------------------------------------
 * @brief Functions intended for internal use within this module.
 */

static void AssembleSDO(SDOInfo_t* t_addr, uint8_t t_dataType)
{
 80098f8:	b480      	push	{r7}
 80098fa:	b085      	sub	sp, #20
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]
 8009900:	460b      	mov	r3, r1
 8009902:	70fb      	strb	r3, [r7, #3]
	SDOInfo_t t_temp = t_dataType;
 8009904:	78fb      	ldrb	r3, [r7, #3]
 8009906:	60fb      	str	r3, [r7, #12]
	memcpy(t_addr, &t_temp, sizeof(SDOInfo_t));
 8009908:	68fa      	ldr	r2, [r7, #12]
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	601a      	str	r2, [r3, #0]
}
 800990e:	bf00      	nop
 8009910:	3714      	adds	r7, #20
 8009912:	46bd      	mov	sp, r7
 8009914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009918:	4770      	bx	lr

0800991a <AssemblePDO>:

static void AssemblePDO(PDOInfo_t* t_addr, uint8_t t_dataType, uint8_t t_numOfData)
{
 800991a:	b580      	push	{r7, lr}
 800991c:	b084      	sub	sp, #16
 800991e:	af00      	add	r7, sp, #0
 8009920:	6078      	str	r0, [r7, #4]
 8009922:	460b      	mov	r3, r1
 8009924:	70fb      	strb	r3, [r7, #3]
 8009926:	4613      	mov	r3, r2
 8009928:	70bb      	strb	r3, [r7, #2]
	PDOInfo_t t_temp = {t_dataType, t_numOfData};
 800992a:	78fb      	ldrb	r3, [r7, #3]
 800992c:	60bb      	str	r3, [r7, #8]
 800992e:	78bb      	ldrb	r3, [r7, #2]
 8009930:	60fb      	str	r3, [r7, #12]
	memcpy(t_addr, &t_temp, sizeof(PDOInfo_t));
 8009932:	f107 0308 	add.w	r3, r7, #8
 8009936:	2208      	movs	r2, #8
 8009938:	4619      	mov	r1, r3
 800993a:	6878      	ldr	r0, [r7, #4]
 800993c:	f016 f8d5 	bl	801faea <memcpy>
}
 8009940:	bf00      	nop
 8009942:	3710      	adds	r7, #16
 8009944:	46bd      	mov	sp, r7
 8009946:	bd80      	pop	{r7, pc}

08009948 <CreateRoutineEntity>:
 * @brief Functions that interface with this module.
 */

// Routine Entity
RoutineEntityFuncPtr_t CreateRoutineEntity(RoutineFncPtr ent, RoutineFncPtr run, RoutineFncPtr ext)
{
 8009948:	b490      	push	{r4, r7}
 800994a:	b088      	sub	sp, #32
 800994c:	af00      	add	r7, sp, #0
 800994e:	60f8      	str	r0, [r7, #12]
 8009950:	60b9      	str	r1, [r7, #8]
 8009952:	607a      	str	r2, [r7, #4]
 8009954:	603b      	str	r3, [r7, #0]
    RoutineEntityFuncPtr_t tEntityFuncPtr;
    tEntityFuncPtr.onEnter = ent;
 8009956:	68bb      	ldr	r3, [r7, #8]
 8009958:	617b      	str	r3, [r7, #20]
    tEntityFuncPtr.onRun = run;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	61bb      	str	r3, [r7, #24]
    tEntityFuncPtr.onExit = ext;
 800995e:	683b      	ldr	r3, [r7, #0]
 8009960:	61fb      	str	r3, [r7, #28]
    return tEntityFuncPtr;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	461c      	mov	r4, r3
 8009966:	f107 0314 	add.w	r3, r7, #20
 800996a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800996e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8009972:	68f8      	ldr	r0, [r7, #12]
 8009974:	3720      	adds	r7, #32
 8009976:	46bd      	mov	sp, r7
 8009978:	bc90      	pop	{r4, r7}
 800997a:	4770      	bx	lr

0800997c <InitRoutine>:


// DriveRoutine Interface
void InitRoutine(RoutineObj_t* routine)
{
 800997c:	b480      	push	{r7}
 800997e:	b085      	sub	sp, #20
 8009980:	af00      	add	r7, sp, #0
 8009982:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < ROUTINE_MAX_ENTITIES; i++) {
 8009984:	2300      	movs	r3, #0
 8009986:	60fb      	str	r3, [r7, #12]
 8009988:	e025      	b.n	80099d6 <InitRoutine+0x5a>
    	routine->id[i] = 0;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	68fa      	ldr	r2, [r7, #12]
 800998e:	2100      	movs	r1, #0
 8009990:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    	routine->entities[i].onEnter = NULL;
 8009994:	6879      	ldr	r1, [r7, #4]
 8009996:	68fa      	ldr	r2, [r7, #12]
 8009998:	4613      	mov	r3, r2
 800999a:	005b      	lsls	r3, r3, #1
 800999c:	4413      	add	r3, r2
 800999e:	009b      	lsls	r3, r3, #2
 80099a0:	440b      	add	r3, r1
 80099a2:	3384      	adds	r3, #132	@ 0x84
 80099a4:	2200      	movs	r2, #0
 80099a6:	601a      	str	r2, [r3, #0]
    	routine->entities[i].onRun = NULL;
 80099a8:	6879      	ldr	r1, [r7, #4]
 80099aa:	68fa      	ldr	r2, [r7, #12]
 80099ac:	4613      	mov	r3, r2
 80099ae:	005b      	lsls	r3, r3, #1
 80099b0:	4413      	add	r3, r2
 80099b2:	009b      	lsls	r3, r3, #2
 80099b4:	440b      	add	r3, r1
 80099b6:	3388      	adds	r3, #136	@ 0x88
 80099b8:	2200      	movs	r2, #0
 80099ba:	601a      	str	r2, [r3, #0]
    	routine->entities[i].onExit = NULL;
 80099bc:	6879      	ldr	r1, [r7, #4]
 80099be:	68fa      	ldr	r2, [r7, #12]
 80099c0:	4613      	mov	r3, r2
 80099c2:	005b      	lsls	r3, r3, #1
 80099c4:	4413      	add	r3, r2
 80099c6:	009b      	lsls	r3, r3, #2
 80099c8:	440b      	add	r3, r1
 80099ca:	338c      	adds	r3, #140	@ 0x8c
 80099cc:	2200      	movs	r2, #0
 80099ce:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < ROUTINE_MAX_ENTITIES; i++) {
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	3301      	adds	r3, #1
 80099d4:	60fb      	str	r3, [r7, #12]
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	2b1f      	cmp	r3, #31
 80099da:	ddd6      	ble.n	800998a <InitRoutine+0xe>
    }
    routine->numOfRoutineID = 0;
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	2200      	movs	r2, #0
 80099e0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
}
 80099e4:	bf00      	nop
 80099e6:	3714      	adds	r7, #20
 80099e8:	46bd      	mov	sp, r7
 80099ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ee:	4770      	bx	lr

080099f0 <EntRoutines>:

int EntRoutines(RoutineObj_t* routine)
{
 80099f0:	b580      	push	{r7, lr}
 80099f2:	b086      	sub	sp, #24
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	6078      	str	r0, [r7, #4]
	int tRes = 0;
 80099f8:	2300      	movs	r3, #0
 80099fa:	617b      	str	r3, [r7, #20]
	int tempID = 0;
 80099fc:	2300      	movs	r3, #0
 80099fe:	60fb      	str	r3, [r7, #12]

    for (int i = 0; i < routine->numOfRoutineID; i++){
 8009a00:	2300      	movs	r3, #0
 8009a02:	613b      	str	r3, [r7, #16]
 8009a04:	e022      	b.n	8009a4c <EntRoutines+0x5c>
        //TODO: routine func exception handling

    	tempID = routine->id[i];
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	693a      	ldr	r2, [r7, #16]
 8009a0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a0e:	60fb      	str	r3, [r7, #12]
		if (routine->entities[tempID].onEnter) {
 8009a10:	6879      	ldr	r1, [r7, #4]
 8009a12:	68fa      	ldr	r2, [r7, #12]
 8009a14:	4613      	mov	r3, r2
 8009a16:	005b      	lsls	r3, r3, #1
 8009a18:	4413      	add	r3, r2
 8009a1a:	009b      	lsls	r3, r3, #2
 8009a1c:	440b      	add	r3, r1
 8009a1e:	3384      	adds	r3, #132	@ 0x84
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d00a      	beq.n	8009a3c <EntRoutines+0x4c>
			tRes = routine->entities[tempID].onEnter();
 8009a26:	6879      	ldr	r1, [r7, #4]
 8009a28:	68fa      	ldr	r2, [r7, #12]
 8009a2a:	4613      	mov	r3, r2
 8009a2c:	005b      	lsls	r3, r3, #1
 8009a2e:	4413      	add	r3, r2
 8009a30:	009b      	lsls	r3, r3, #2
 8009a32:	440b      	add	r3, r1
 8009a34:	3384      	adds	r3, #132	@ 0x84
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	4798      	blx	r3
 8009a3a:	6178      	str	r0, [r7, #20]
		}
        if (tRes < 0) {
 8009a3c:	697b      	ldr	r3, [r7, #20]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	da01      	bge.n	8009a46 <EntRoutines+0x56>
            return tRes;
 8009a42:	697b      	ldr	r3, [r7, #20]
 8009a44:	e009      	b.n	8009a5a <EntRoutines+0x6a>
    for (int i = 0; i < routine->numOfRoutineID; i++){
 8009a46:	693b      	ldr	r3, [r7, #16]
 8009a48:	3301      	adds	r3, #1
 8009a4a:	613b      	str	r3, [r7, #16]
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8009a52:	693b      	ldr	r3, [r7, #16]
 8009a54:	429a      	cmp	r2, r3
 8009a56:	d8d6      	bhi.n	8009a06 <EntRoutines+0x16>
        }
    }
    return 0;
 8009a58:	2300      	movs	r3, #0
}
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	3718      	adds	r7, #24
 8009a5e:	46bd      	mov	sp, r7
 8009a60:	bd80      	pop	{r7, pc}

08009a62 <RunRoutines>:

int RunRoutines(RoutineObj_t* routine)
{
 8009a62:	b580      	push	{r7, lr}
 8009a64:	b086      	sub	sp, #24
 8009a66:	af00      	add	r7, sp, #0
 8009a68:	6078      	str	r0, [r7, #4]
	int tRes = 0;
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	617b      	str	r3, [r7, #20]
	int tempID = 0;
 8009a6e:	2300      	movs	r3, #0
 8009a70:	60fb      	str	r3, [r7, #12]

    for (int i = 0; i < routine->numOfRoutineID; i++) {
 8009a72:	2300      	movs	r3, #0
 8009a74:	613b      	str	r3, [r7, #16]
 8009a76:	e022      	b.n	8009abe <RunRoutines+0x5c>
        //TODO: routine func exception handling

    	tempID = routine->id[i];
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	693a      	ldr	r2, [r7, #16]
 8009a7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a80:	60fb      	str	r3, [r7, #12]
		if (routine->entities[tempID].onRun) {
 8009a82:	6879      	ldr	r1, [r7, #4]
 8009a84:	68fa      	ldr	r2, [r7, #12]
 8009a86:	4613      	mov	r3, r2
 8009a88:	005b      	lsls	r3, r3, #1
 8009a8a:	4413      	add	r3, r2
 8009a8c:	009b      	lsls	r3, r3, #2
 8009a8e:	440b      	add	r3, r1
 8009a90:	3388      	adds	r3, #136	@ 0x88
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d00a      	beq.n	8009aae <RunRoutines+0x4c>
			tRes = routine->entities[tempID].onRun();
 8009a98:	6879      	ldr	r1, [r7, #4]
 8009a9a:	68fa      	ldr	r2, [r7, #12]
 8009a9c:	4613      	mov	r3, r2
 8009a9e:	005b      	lsls	r3, r3, #1
 8009aa0:	4413      	add	r3, r2
 8009aa2:	009b      	lsls	r3, r3, #2
 8009aa4:	440b      	add	r3, r1
 8009aa6:	3388      	adds	r3, #136	@ 0x88
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	4798      	blx	r3
 8009aac:	6178      	str	r0, [r7, #20]
		}
        if (tRes < 0) {
 8009aae:	697b      	ldr	r3, [r7, #20]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	da01      	bge.n	8009ab8 <RunRoutines+0x56>
            return tRes;
 8009ab4:	697b      	ldr	r3, [r7, #20]
 8009ab6:	e009      	b.n	8009acc <RunRoutines+0x6a>
    for (int i = 0; i < routine->numOfRoutineID; i++) {
 8009ab8:	693b      	ldr	r3, [r7, #16]
 8009aba:	3301      	adds	r3, #1
 8009abc:	613b      	str	r3, [r7, #16]
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8009ac4:	693b      	ldr	r3, [r7, #16]
 8009ac6:	429a      	cmp	r2, r3
 8009ac8:	d8d6      	bhi.n	8009a78 <RunRoutines+0x16>
        }
    }
    return 0;
 8009aca:	2300      	movs	r3, #0
}
 8009acc:	4618      	mov	r0, r3
 8009ace:	3718      	adds	r7, #24
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	bd80      	pop	{r7, pc}

08009ad4 <ExtRoutines>:

int ExtRoutines(RoutineObj_t* routine)
{
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	b086      	sub	sp, #24
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	6078      	str	r0, [r7, #4]
	int tRes = 0;
 8009adc:	2300      	movs	r3, #0
 8009ade:	617b      	str	r3, [r7, #20]
	int tempID = 0;
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	60fb      	str	r3, [r7, #12]

    for (int i = 0; i < routine->numOfRoutineID; i++) {
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	613b      	str	r3, [r7, #16]
 8009ae8:	e022      	b.n	8009b30 <ExtRoutines+0x5c>
        //TODO: routine func exception handling

    	tempID = routine->id[i];
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	693a      	ldr	r2, [r7, #16]
 8009aee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009af2:	60fb      	str	r3, [r7, #12]
		if (routine->entities[tempID].onExit) {
 8009af4:	6879      	ldr	r1, [r7, #4]
 8009af6:	68fa      	ldr	r2, [r7, #12]
 8009af8:	4613      	mov	r3, r2
 8009afa:	005b      	lsls	r3, r3, #1
 8009afc:	4413      	add	r3, r2
 8009afe:	009b      	lsls	r3, r3, #2
 8009b00:	440b      	add	r3, r1
 8009b02:	338c      	adds	r3, #140	@ 0x8c
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d00a      	beq.n	8009b20 <ExtRoutines+0x4c>
			tRes = routine->entities[tempID].onExit();
 8009b0a:	6879      	ldr	r1, [r7, #4]
 8009b0c:	68fa      	ldr	r2, [r7, #12]
 8009b0e:	4613      	mov	r3, r2
 8009b10:	005b      	lsls	r3, r3, #1
 8009b12:	4413      	add	r3, r2
 8009b14:	009b      	lsls	r3, r3, #2
 8009b16:	440b      	add	r3, r1
 8009b18:	338c      	adds	r3, #140	@ 0x8c
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	4798      	blx	r3
 8009b1e:	6178      	str	r0, [r7, #20]
		}
        if (tRes < 0) {
 8009b20:	697b      	ldr	r3, [r7, #20]
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	da01      	bge.n	8009b2a <ExtRoutines+0x56>
            return tRes;
 8009b26:	697b      	ldr	r3, [r7, #20]
 8009b28:	e009      	b.n	8009b3e <ExtRoutines+0x6a>
    for (int i = 0; i < routine->numOfRoutineID; i++) {
 8009b2a:	693b      	ldr	r3, [r7, #16]
 8009b2c:	3301      	adds	r3, #1
 8009b2e:	613b      	str	r3, [r7, #16]
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8009b36:	693b      	ldr	r3, [r7, #16]
 8009b38:	429a      	cmp	r2, r3
 8009b3a:	d8d6      	bhi.n	8009aea <ExtRoutines+0x16>
        }
    }
    return 0;
 8009b3c:	2300      	movs	r3, #0
}
 8009b3e:	4618      	mov	r0, r3
 8009b40:	3718      	adds	r7, #24
 8009b42:	46bd      	mov	sp, r7
 8009b44:	bd80      	pop	{r7, pc}

08009b46 <ClearRoutines>:

void ClearRoutines(RoutineObj_t* routine)
{
 8009b46:	b480      	push	{r7}
 8009b48:	b085      	sub	sp, #20
 8009b4a:	af00      	add	r7, sp, #0
 8009b4c:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < ROUTINE_MAX_ENTITIES; i++) {
 8009b4e:	2300      	movs	r3, #0
 8009b50:	60fb      	str	r3, [r7, #12]
 8009b52:	e008      	b.n	8009b66 <ClearRoutines+0x20>
    	routine->id[i] = ROUTINE_DEFAULT_ID;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	68fa      	ldr	r2, [r7, #12]
 8009b58:	f04f 31ff 	mov.w	r1, #4294967295
 8009b5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (int i = 0; i < ROUTINE_MAX_ENTITIES; i++) {
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	3301      	adds	r3, #1
 8009b64:	60fb      	str	r3, [r7, #12]
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	2b1f      	cmp	r3, #31
 8009b6a:	ddf3      	ble.n	8009b54 <ClearRoutines+0xe>
    }
    routine->numOfRoutineID = 0;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	2200      	movs	r2, #0
 8009b70:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
}
 8009b74:	bf00      	nop
 8009b76:	3714      	adds	r7, #20
 8009b78:	46bd      	mov	sp, r7
 8009b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7e:	4770      	bx	lr

08009b80 <PushRoutine>:

int PushRoutine(RoutineObj_t* routine, uint8_t routineID)
{
 8009b80:	b480      	push	{r7}
 8009b82:	b085      	sub	sp, #20
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	6078      	str	r0, [r7, #4]
 8009b88:	460b      	mov	r3, r1
 8009b8a:	70fb      	strb	r3, [r7, #3]
    if (routine->numOfRoutineID >= ROUTINE_MAX_ENTITIES) {
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009b92:	2b1f      	cmp	r3, #31
 8009b94:	d902      	bls.n	8009b9c <PushRoutine+0x1c>
        return -1;
 8009b96:	f04f 33ff 	mov.w	r3, #4294967295
 8009b9a:	e020      	b.n	8009bde <PushRoutine+0x5e>
    }

    for (int i = 0; i < routine->numOfRoutineID; i++) {
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	60fb      	str	r3, [r7, #12]
 8009ba0:	e00b      	b.n	8009bba <PushRoutine+0x3a>
    	if(routine->id[i] == routineID){return 0;}
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	68fa      	ldr	r2, [r7, #12]
 8009ba6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009baa:	78fb      	ldrb	r3, [r7, #3]
 8009bac:	429a      	cmp	r2, r3
 8009bae:	d101      	bne.n	8009bb4 <PushRoutine+0x34>
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	e014      	b.n	8009bde <PushRoutine+0x5e>
    for (int i = 0; i < routine->numOfRoutineID; i++) {
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	3301      	adds	r3, #1
 8009bb8:	60fb      	str	r3, [r7, #12]
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	429a      	cmp	r2, r3
 8009bc4:	d8ed      	bhi.n	8009ba2 <PushRoutine+0x22>
    }
    
    routine->id[routine->numOfRoutineID++] = routineID;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009bcc:	1c59      	adds	r1, r3, #1
 8009bce:	687a      	ldr	r2, [r7, #4]
 8009bd0:	f8c2 1080 	str.w	r1, [r2, #128]	@ 0x80
 8009bd4:	78f9      	ldrb	r1, [r7, #3]
 8009bd6:	687a      	ldr	r2, [r7, #4]
 8009bd8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    return 0;
 8009bdc:	2300      	movs	r3, #0
}
 8009bde:	4618      	mov	r0, r3
 8009be0:	3714      	adds	r7, #20
 8009be2:	46bd      	mov	sp, r7
 8009be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be8:	4770      	bx	lr

08009bea <InitTask>:
 * @brief Functions that interface with this module.
 */

// Device Interface
void InitTask(TaskObj_t* TaskObj)
{
 8009bea:	b580      	push	{r7, lr}
 8009bec:	b082      	sub	sp, #8
 8009bee:	af00      	add	r7, sp, #0
 8009bf0:	6078      	str	r0, [r7, #4]
	InitStateMachine(&TaskObj->stateMachine);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	330c      	adds	r3, #12
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	f000 f87b 	bl	8009cf2 <InitStateMachine>
    InitRoutine(&TaskObj->routine);
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	3340      	adds	r3, #64	@ 0x40
 8009c00:	4618      	mov	r0, r3
 8009c02:	f7ff febb 	bl	800997c <InitRoutine>
    TaskObj->errCode = 0;
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	2200      	movs	r2, #0
 8009c0a:	609a      	str	r2, [r3, #8]
}
 8009c0c:	bf00      	nop
 8009c0e:	3708      	adds	r7, #8
 8009c10:	46bd      	mov	sp, r7
 8009c12:	bd80      	pop	{r7, pc}

08009c14 <RunTask>:

void RunTask(TaskObj_t* TaskObj)
{
 8009c14:	b580      	push	{r7, lr}
 8009c16:	b082      	sub	sp, #8
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]
    RunStateMachine(&TaskObj->stateMachine);
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	330c      	adds	r3, #12
 8009c20:	4618      	mov	r0, r3
 8009c22:	f000 f89a 	bl	8009d5a <RunStateMachine>
}
 8009c26:	bf00      	nop
 8009c28:	3708      	adds	r7, #8
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	bd80      	pop	{r7, pc}

08009c2e <SetTaskStateEntity>:

void SetTaskStateEntity(TaskObj_t* TaskObj, StateEnum_t state, StateEntityFuncPtr_t stateEntity, bool isDefault)
{
 8009c2e:	b082      	sub	sp, #8
 8009c30:	b480      	push	{r7}
 8009c32:	b083      	sub	sp, #12
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	6078      	str	r0, [r7, #4]
 8009c38:	f107 0010 	add.w	r0, r7, #16
 8009c3c:	e880 000c 	stmia.w	r0, {r2, r3}
 8009c40:	460b      	mov	r3, r1
 8009c42:	70fb      	strb	r3, [r7, #3]
	TaskObj->stateMachine.entity[state] = stateEntity;
 8009c44:	78fa      	ldrb	r2, [r7, #3]
 8009c46:	6879      	ldr	r1, [r7, #4]
 8009c48:	4613      	mov	r3, r2
 8009c4a:	005b      	lsls	r3, r3, #1
 8009c4c:	4413      	add	r3, r2
 8009c4e:	009b      	lsls	r3, r3, #2
 8009c50:	440b      	add	r3, r1
 8009c52:	3308      	adds	r3, #8
 8009c54:	3308      	adds	r3, #8
 8009c56:	f107 0210 	add.w	r2, r7, #16
 8009c5a:	ca07      	ldmia	r2, {r0, r1, r2}
 8009c5c:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    if (isDefault) {
 8009c60:	7f3b      	ldrb	r3, [r7, #28]
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d005      	beq.n	8009c72 <SetTaskStateEntity+0x44>
    	TaskObj->stateMachine.currState = state;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	78fa      	ldrb	r2, [r7, #3]
 8009c6a:	731a      	strb	r2, [r3, #12]
    	TaskObj->stateMachine.prevState = state;
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	78fa      	ldrb	r2, [r7, #3]
 8009c70:	735a      	strb	r2, [r3, #13]
    }
}
 8009c72:	bf00      	nop
 8009c74:	370c      	adds	r7, #12
 8009c76:	46bd      	mov	sp, r7
 8009c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c7c:	b002      	add	sp, #8
 8009c7e:	4770      	bx	lr

08009c80 <SetTaskRoutineEntity>:

//TODO: id, order range/duplication check
void SetTaskRoutineEntity(TaskObj_t* TaskObj, int routineID, RoutineEntityFuncPtr_t routineEntity)
{
 8009c80:	b082      	sub	sp, #8
 8009c82:	b480      	push	{r7}
 8009c84:	b083      	sub	sp, #12
 8009c86:	af00      	add	r7, sp, #0
 8009c88:	6078      	str	r0, [r7, #4]
 8009c8a:	6039      	str	r1, [r7, #0]
 8009c8c:	f107 0110 	add.w	r1, r7, #16
 8009c90:	e881 000c 	stmia.w	r1, {r2, r3}
	TaskObj->routine.entities[routineID] = routineEntity;
 8009c94:	6879      	ldr	r1, [r7, #4]
 8009c96:	683a      	ldr	r2, [r7, #0]
 8009c98:	4613      	mov	r3, r2
 8009c9a:	005b      	lsls	r3, r3, #1
 8009c9c:	4413      	add	r3, r2
 8009c9e:	009b      	lsls	r3, r3, #2
 8009ca0:	440b      	add	r3, r1
 8009ca2:	33c0      	adds	r3, #192	@ 0xc0
 8009ca4:	3304      	adds	r3, #4
 8009ca6:	f107 0210 	add.w	r2, r7, #16
 8009caa:	ca07      	ldmia	r2, {r0, r1, r2}
 8009cac:	e883 0007 	stmia.w	r3, {r0, r1, r2}
}
 8009cb0:	bf00      	nop
 8009cb2:	370c      	adds	r7, #12
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cba:	b002      	add	sp, #8
 8009cbc:	4770      	bx	lr

08009cbe <CreateTaskStateEntity>:
 * @brief Functions that interface with this module.
 */

// State Functions
StateEntityFuncPtr_t CreateTaskStateEntity(StateFuncPtr ent, StateFuncPtr run, StateFuncPtr ext)
{
 8009cbe:	b490      	push	{r4, r7}
 8009cc0:	b088      	sub	sp, #32
 8009cc2:	af00      	add	r7, sp, #0
 8009cc4:	60f8      	str	r0, [r7, #12]
 8009cc6:	60b9      	str	r1, [r7, #8]
 8009cc8:	607a      	str	r2, [r7, #4]
 8009cca:	603b      	str	r3, [r7, #0]
    StateEntityFuncPtr_t tStateEntityFuncPtr;
    tStateEntityFuncPtr.onEnter = ent;
 8009ccc:	68bb      	ldr	r3, [r7, #8]
 8009cce:	617b      	str	r3, [r7, #20]
    tStateEntityFuncPtr.onRun =   run;
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	61bb      	str	r3, [r7, #24]
    tStateEntityFuncPtr.onExit =  ext;
 8009cd4:	683b      	ldr	r3, [r7, #0]
 8009cd6:	61fb      	str	r3, [r7, #28]
    return tStateEntityFuncPtr;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	461c      	mov	r4, r3
 8009cdc:	f107 0314 	add.w	r3, r7, #20
 8009ce0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009ce4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8009ce8:	68f8      	ldr	r0, [r7, #12]
 8009cea:	3720      	adds	r7, #32
 8009cec:	46bd      	mov	sp, r7
 8009cee:	bc90      	pop	{r4, r7}
 8009cf0:	4770      	bx	lr

08009cf2 <InitStateMachine>:


// State Machine Interfaces
void InitStateMachine(StateMachineObj_t* StateMachine)
{
 8009cf2:	b480      	push	{r7}
 8009cf4:	b085      	sub	sp, #20
 8009cf6:	af00      	add	r7, sp, #0
 8009cf8:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < STATE_MACHINE_N_STATES; i++) {
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	60fb      	str	r3, [r7, #12]
 8009cfe:	e020      	b.n	8009d42 <InitStateMachine+0x50>
    	StateMachine->entity[i].onEnter = NULL;
 8009d00:	6879      	ldr	r1, [r7, #4]
 8009d02:	68fa      	ldr	r2, [r7, #12]
 8009d04:	4613      	mov	r3, r2
 8009d06:	005b      	lsls	r3, r3, #1
 8009d08:	4413      	add	r3, r2
 8009d0a:	009b      	lsls	r3, r3, #2
 8009d0c:	440b      	add	r3, r1
 8009d0e:	3304      	adds	r3, #4
 8009d10:	2200      	movs	r2, #0
 8009d12:	601a      	str	r2, [r3, #0]
    	StateMachine->entity[i].onRun   = NULL;
 8009d14:	6879      	ldr	r1, [r7, #4]
 8009d16:	68fa      	ldr	r2, [r7, #12]
 8009d18:	4613      	mov	r3, r2
 8009d1a:	005b      	lsls	r3, r3, #1
 8009d1c:	4413      	add	r3, r2
 8009d1e:	009b      	lsls	r3, r3, #2
 8009d20:	440b      	add	r3, r1
 8009d22:	3308      	adds	r3, #8
 8009d24:	2200      	movs	r2, #0
 8009d26:	601a      	str	r2, [r3, #0]
    	StateMachine->entity[i].onExit  = NULL;
 8009d28:	6879      	ldr	r1, [r7, #4]
 8009d2a:	68fa      	ldr	r2, [r7, #12]
 8009d2c:	4613      	mov	r3, r2
 8009d2e:	005b      	lsls	r3, r3, #1
 8009d30:	4413      	add	r3, r2
 8009d32:	009b      	lsls	r3, r3, #2
 8009d34:	440b      	add	r3, r1
 8009d36:	330c      	adds	r3, #12
 8009d38:	2200      	movs	r2, #0
 8009d3a:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < STATE_MACHINE_N_STATES; i++) {
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	3301      	adds	r3, #1
 8009d40:	60fb      	str	r3, [r7, #12]
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	2b03      	cmp	r3, #3
 8009d46:	dddb      	ble.n	8009d00 <InitStateMachine+0xe>
    }
    StateMachine->entityLifeCycle = TASK_STATE_ENTITY_ENT;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	2200      	movs	r2, #0
 8009d4c:	709a      	strb	r2, [r3, #2]
}
 8009d4e:	bf00      	nop
 8009d50:	3714      	adds	r7, #20
 8009d52:	46bd      	mov	sp, r7
 8009d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d58:	4770      	bx	lr

08009d5a <RunStateMachine>:

void RunStateMachine(StateMachineObj_t* StateMachine)
{
 8009d5a:	b580      	push	{r7, lr}
 8009d5c:	b082      	sub	sp, #8
 8009d5e:	af00      	add	r7, sp, #0
 8009d60:	6078      	str	r0, [r7, #4]
    switch (StateMachine->entityLifeCycle) {
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	789b      	ldrb	r3, [r3, #2]
 8009d66:	2b02      	cmp	r3, #2
 8009d68:	d041      	beq.n	8009dee <RunStateMachine+0x94>
 8009d6a:	2b02      	cmp	r3, #2
 8009d6c:	dc5c      	bgt.n	8009e28 <RunStateMachine+0xce>
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d002      	beq.n	8009d78 <RunStateMachine+0x1e>
 8009d72:	2b01      	cmp	r3, #1
 8009d74:	d021      	beq.n	8009dba <RunStateMachine+0x60>
            }
            StateMachine->entityLifeCycle = TASK_STATE_ENTITY_ENT;
            break;

        default: // Invalid Lifecycle
            break;
 8009d76:	e057      	b.n	8009e28 <RunStateMachine+0xce>
            if (StateMachine->entity[StateMachine->currState].onEnter) {
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	781b      	ldrb	r3, [r3, #0]
 8009d7c:	4619      	mov	r1, r3
 8009d7e:	687a      	ldr	r2, [r7, #4]
 8009d80:	460b      	mov	r3, r1
 8009d82:	005b      	lsls	r3, r3, #1
 8009d84:	440b      	add	r3, r1
 8009d86:	009b      	lsls	r3, r3, #2
 8009d88:	4413      	add	r3, r2
 8009d8a:	3304      	adds	r3, #4
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d00b      	beq.n	8009daa <RunStateMachine+0x50>
                StateMachine->entity[StateMachine->currState].onEnter();
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	781b      	ldrb	r3, [r3, #0]
 8009d96:	4619      	mov	r1, r3
 8009d98:	687a      	ldr	r2, [r7, #4]
 8009d9a:	460b      	mov	r3, r1
 8009d9c:	005b      	lsls	r3, r3, #1
 8009d9e:	440b      	add	r3, r1
 8009da0:	009b      	lsls	r3, r3, #2
 8009da2:	4413      	add	r3, r2
 8009da4:	3304      	adds	r3, #4
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	4798      	blx	r3
            if (StateMachine->entityLifeCycle == TASK_STATE_ENTITY_ENT){
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	789b      	ldrb	r3, [r3, #2]
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d13c      	bne.n	8009e2c <RunStateMachine+0xd2>
                StateMachine->entityLifeCycle = TASK_STATE_ENTITY_RUN;
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	2201      	movs	r2, #1
 8009db6:	709a      	strb	r2, [r3, #2]
            break;
 8009db8:	e038      	b.n	8009e2c <RunStateMachine+0xd2>
            if (StateMachine->entity[StateMachine->currState].onRun) {
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	781b      	ldrb	r3, [r3, #0]
 8009dbe:	4619      	mov	r1, r3
 8009dc0:	687a      	ldr	r2, [r7, #4]
 8009dc2:	460b      	mov	r3, r1
 8009dc4:	005b      	lsls	r3, r3, #1
 8009dc6:	440b      	add	r3, r1
 8009dc8:	009b      	lsls	r3, r3, #2
 8009dca:	4413      	add	r3, r2
 8009dcc:	3308      	adds	r3, #8
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d02d      	beq.n	8009e30 <RunStateMachine+0xd6>
                StateMachine->entity[StateMachine->currState].onRun();
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	781b      	ldrb	r3, [r3, #0]
 8009dd8:	4619      	mov	r1, r3
 8009dda:	687a      	ldr	r2, [r7, #4]
 8009ddc:	460b      	mov	r3, r1
 8009dde:	005b      	lsls	r3, r3, #1
 8009de0:	440b      	add	r3, r1
 8009de2:	009b      	lsls	r3, r3, #2
 8009de4:	4413      	add	r3, r2
 8009de6:	3308      	adds	r3, #8
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	4798      	blx	r3
            break;
 8009dec:	e020      	b.n	8009e30 <RunStateMachine+0xd6>
            if (StateMachine->entity[StateMachine->prevState].onExit) {
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	785b      	ldrb	r3, [r3, #1]
 8009df2:	4619      	mov	r1, r3
 8009df4:	687a      	ldr	r2, [r7, #4]
 8009df6:	460b      	mov	r3, r1
 8009df8:	005b      	lsls	r3, r3, #1
 8009dfa:	440b      	add	r3, r1
 8009dfc:	009b      	lsls	r3, r3, #2
 8009dfe:	4413      	add	r3, r2
 8009e00:	330c      	adds	r3, #12
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d00b      	beq.n	8009e20 <RunStateMachine+0xc6>
                StateMachine->entity[StateMachine->prevState].onExit();
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	785b      	ldrb	r3, [r3, #1]
 8009e0c:	4619      	mov	r1, r3
 8009e0e:	687a      	ldr	r2, [r7, #4]
 8009e10:	460b      	mov	r3, r1
 8009e12:	005b      	lsls	r3, r3, #1
 8009e14:	440b      	add	r3, r1
 8009e16:	009b      	lsls	r3, r3, #2
 8009e18:	4413      	add	r3, r2
 8009e1a:	330c      	adds	r3, #12
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	4798      	blx	r3
            StateMachine->entityLifeCycle = TASK_STATE_ENTITY_ENT;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	2200      	movs	r2, #0
 8009e24:	709a      	strb	r2, [r3, #2]
            break;
 8009e26:	e004      	b.n	8009e32 <RunStateMachine+0xd8>
            break;
 8009e28:	bf00      	nop
 8009e2a:	e002      	b.n	8009e32 <RunStateMachine+0xd8>
            break;
 8009e2c:	bf00      	nop
 8009e2e:	e000      	b.n	8009e32 <RunStateMachine+0xd8>
            break;
 8009e30:	bf00      	nop
    }
}
 8009e32:	bf00      	nop
 8009e34:	3708      	adds	r7, #8
 8009e36:	46bd      	mov	sp, r7
 8009e38:	bd80      	pop	{r7, pc}

08009e3a <StateTransition>:

void StateTransition(StateMachineObj_t* StateMachine, StateEnum_t CmdState)
{
 8009e3a:	b580      	push	{r7, lr}
 8009e3c:	b084      	sub	sp, #16
 8009e3e:	af00      	add	r7, sp, #0
 8009e40:	6078      	str	r0, [r7, #4]
 8009e42:	460b      	mov	r3, r1
 8009e44:	70fb      	strb	r3, [r7, #3]
    StateEnum_t newState = TransitionMap(StateMachine->currState, CmdState);
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	781b      	ldrb	r3, [r3, #0]
 8009e4a:	78fa      	ldrb	r2, [r7, #3]
 8009e4c:	4611      	mov	r1, r2
 8009e4e:	4618      	mov	r0, r3
 8009e50:	f000 f816 	bl	8009e80 <TransitionMap>
 8009e54:	4603      	mov	r3, r0
 8009e56:	73fb      	strb	r3, [r7, #15]
    if (StateMachine->currState != newState) {
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	781b      	ldrb	r3, [r3, #0]
 8009e5c:	7bfa      	ldrb	r2, [r7, #15]
 8009e5e:	429a      	cmp	r2, r3
 8009e60:	d009      	beq.n	8009e76 <StateTransition+0x3c>
    	StateMachine->prevState = StateMachine->currState;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	781a      	ldrb	r2, [r3, #0]
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	705a      	strb	r2, [r3, #1]
    	StateMachine->currState = newState;
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	7bfa      	ldrb	r2, [r7, #15]
 8009e6e:	701a      	strb	r2, [r3, #0]
    	StateMachine->entityLifeCycle = TASK_STATE_ENTITY_EXT;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	2202      	movs	r2, #2
 8009e74:	709a      	strb	r2, [r3, #2]
    }
}
 8009e76:	bf00      	nop
 8009e78:	3710      	adds	r7, #16
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	bd80      	pop	{r7, pc}
	...

08009e80 <TransitionMap>:
 * @brief Functions intended for internal use within this module.
 */

// State & Transition Map
static StateEnum_t TransitionMap(StateEnum_t curr, StateEnum_t cmd)
{
 8009e80:	b480      	push	{r7}
 8009e82:	b083      	sub	sp, #12
 8009e84:	af00      	add	r7, sp, #0
 8009e86:	4603      	mov	r3, r0
 8009e88:	460a      	mov	r2, r1
 8009e8a:	71fb      	strb	r3, [r7, #7]
 8009e8c:	4613      	mov	r3, r2
 8009e8e:	71bb      	strb	r3, [r7, #6]
    if (curr == cmd) {
 8009e90:	79fa      	ldrb	r2, [r7, #7]
 8009e92:	79bb      	ldrb	r3, [r7, #6]
 8009e94:	429a      	cmp	r2, r3
 8009e96:	d101      	bne.n	8009e9c <TransitionMap+0x1c>
        return curr;
 8009e98:	79fb      	ldrb	r3, [r7, #7]
 8009e9a:	e037      	b.n	8009f0c <TransitionMap+0x8c>
    }

    switch (curr) {
 8009e9c:	79fb      	ldrb	r3, [r7, #7]
 8009e9e:	2b03      	cmp	r3, #3
 8009ea0:	d82a      	bhi.n	8009ef8 <TransitionMap+0x78>
 8009ea2:	a201      	add	r2, pc, #4	@ (adr r2, 8009ea8 <TransitionMap+0x28>)
 8009ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ea8:	08009eb9 	.word	0x08009eb9
 8009eac:	08009ec3 	.word	0x08009ec3
 8009eb0:	08009ed3 	.word	0x08009ed3
 8009eb4:	08009ee9 	.word	0x08009ee9
        /*  |--- From State ---|  |------------------------------------------------ To State ---------------------------------------------------| |- If valid -| |else| */
        case TASK_STATE_OFF:     if (0                      || cmd==TASK_STATE_STANDBY      || 0      	                || 0                    )   {return cmd;} break;
 8009eb8:	79bb      	ldrb	r3, [r7, #6]
 8009eba:	2b01      	cmp	r3, #1
 8009ebc:	d11e      	bne.n	8009efc <TransitionMap+0x7c>
 8009ebe:	79bb      	ldrb	r3, [r7, #6]
 8009ec0:	e024      	b.n	8009f0c <TransitionMap+0x8c>
        case TASK_STATE_STANDBY: if (cmd==TASK_STATE_OFF    || 0                            || cmd==TASK_STATE_ENABLE   || 0                    )   {return cmd;} break;
 8009ec2:	79bb      	ldrb	r3, [r7, #6]
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d002      	beq.n	8009ece <TransitionMap+0x4e>
 8009ec8:	79bb      	ldrb	r3, [r7, #6]
 8009eca:	2b02      	cmp	r3, #2
 8009ecc:	d118      	bne.n	8009f00 <TransitionMap+0x80>
 8009ece:	79bb      	ldrb	r3, [r7, #6]
 8009ed0:	e01c      	b.n	8009f0c <TransitionMap+0x8c>
        case TASK_STATE_ENABLE:  if (cmd==TASK_STATE_OFF    || cmd==TASK_STATE_STANDBY      || 0         	            || cmd==TASK_STATE_ERROR)   {return cmd;} break;
 8009ed2:	79bb      	ldrb	r3, [r7, #6]
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d005      	beq.n	8009ee4 <TransitionMap+0x64>
 8009ed8:	79bb      	ldrb	r3, [r7, #6]
 8009eda:	2b01      	cmp	r3, #1
 8009edc:	d002      	beq.n	8009ee4 <TransitionMap+0x64>
 8009ede:	79bb      	ldrb	r3, [r7, #6]
 8009ee0:	2b03      	cmp	r3, #3
 8009ee2:	d10f      	bne.n	8009f04 <TransitionMap+0x84>
 8009ee4:	79bb      	ldrb	r3, [r7, #6]
 8009ee6:	e011      	b.n	8009f0c <TransitionMap+0x8c>
        case TASK_STATE_ERROR:   if (cmd==TASK_STATE_OFF    || cmd==TASK_STATE_STANDBY      || 0             	        || 0                    )   {return cmd;} break;
 8009ee8:	79bb      	ldrb	r3, [r7, #6]
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d002      	beq.n	8009ef4 <TransitionMap+0x74>
 8009eee:	79bb      	ldrb	r3, [r7, #6]
 8009ef0:	2b01      	cmp	r3, #1
 8009ef2:	d109      	bne.n	8009f08 <TransitionMap+0x88>
 8009ef4:	79bb      	ldrb	r3, [r7, #6]
 8009ef6:	e009      	b.n	8009f0c <TransitionMap+0x8c>
        default: break;
 8009ef8:	bf00      	nop
 8009efa:	e006      	b.n	8009f0a <TransitionMap+0x8a>
        case TASK_STATE_OFF:     if (0                      || cmd==TASK_STATE_STANDBY      || 0      	                || 0                    )   {return cmd;} break;
 8009efc:	bf00      	nop
 8009efe:	e004      	b.n	8009f0a <TransitionMap+0x8a>
        case TASK_STATE_STANDBY: if (cmd==TASK_STATE_OFF    || 0                            || cmd==TASK_STATE_ENABLE   || 0                    )   {return cmd;} break;
 8009f00:	bf00      	nop
 8009f02:	e002      	b.n	8009f0a <TransitionMap+0x8a>
        case TASK_STATE_ENABLE:  if (cmd==TASK_STATE_OFF    || cmd==TASK_STATE_STANDBY      || 0         	            || cmd==TASK_STATE_ERROR)   {return cmd;} break;
 8009f04:	bf00      	nop
 8009f06:	e000      	b.n	8009f0a <TransitionMap+0x8a>
        case TASK_STATE_ERROR:   if (cmd==TASK_STATE_OFF    || cmd==TASK_STATE_STANDBY      || 0             	        || 0                    )   {return cmd;} break;
 8009f08:	bf00      	nop
    }

    return curr;
 8009f0a:	79fb      	ldrb	r3, [r7, #7]
}
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	370c      	adds	r7, #12
 8009f10:	46bd      	mov	sp, r7
 8009f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f16:	4770      	bx	lr

08009f18 <IOIF_StartADCDMA>:
 * 
 * @return IOIF_ADC_STATUS_ERROR if there's an error (invalid ADC or NULL pointer).
 *         Otherwise, it returns the status from BSP_RunADCDMA.
 */
IOIF_ADCState_t IOIF_StartADCDMA(IOIF_ADC_t adc, uint16_t** ppData, uint32_t length)
{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b086      	sub	sp, #24
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	4603      	mov	r3, r0
 8009f20:	60b9      	str	r1, [r7, #8]
 8009f22:	607a      	str	r2, [r7, #4]
 8009f24:	73fb      	strb	r3, [r7, #15]
    // Check the validity
    if (adc >= IOIF_ADC_COUNT || ppData == NULL || length == 0) {
 8009f26:	7bfb      	ldrb	r3, [r7, #15]
 8009f28:	2b03      	cmp	r3, #3
 8009f2a:	d805      	bhi.n	8009f38 <IOIF_StartADCDMA+0x20>
 8009f2c:	68bb      	ldr	r3, [r7, #8]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d002      	beq.n	8009f38 <IOIF_StartADCDMA+0x20>
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d101      	bne.n	8009f3c <IOIF_StartADCDMA+0x24>
        return IOIF_ADC_STATUS_ERROR; // Invalid adc or NULL pointer
 8009f38:	2301      	movs	r3, #1
 8009f3a:	e02c      	b.n	8009f96 <IOIF_StartADCDMA+0x7e>
    }

    switch(adc) {
 8009f3c:	7bfb      	ldrb	r3, [r7, #15]
 8009f3e:	2b03      	cmp	r3, #3
 8009f40:	d00e      	beq.n	8009f60 <IOIF_StartADCDMA+0x48>
 8009f42:	2b03      	cmp	r3, #3
 8009f44:	dc10      	bgt.n	8009f68 <IOIF_StartADCDMA+0x50>
 8009f46:	2b01      	cmp	r3, #1
 8009f48:	d002      	beq.n	8009f50 <IOIF_StartADCDMA+0x38>
 8009f4a:	2b02      	cmp	r3, #2
 8009f4c:	d004      	beq.n	8009f58 <IOIF_StartADCDMA+0x40>
 8009f4e:	e00b      	b.n	8009f68 <IOIF_StartADCDMA+0x50>
        case IOIF_ADC1:
        	*ppData = adc1DmaBuff;
 8009f50:	68bb      	ldr	r3, [r7, #8]
 8009f52:	4a13      	ldr	r2, [pc, #76]	@ (8009fa0 <IOIF_StartADCDMA+0x88>)
 8009f54:	601a      	str	r2, [r3, #0]
            break;
 8009f56:	e009      	b.n	8009f6c <IOIF_StartADCDMA+0x54>
        case IOIF_ADC2:
        	*ppData = adc2DmaBuff;
 8009f58:	68bb      	ldr	r3, [r7, #8]
 8009f5a:	4a12      	ldr	r2, [pc, #72]	@ (8009fa4 <IOIF_StartADCDMA+0x8c>)
 8009f5c:	601a      	str	r2, [r3, #0]
        	break;
 8009f5e:	e005      	b.n	8009f6c <IOIF_StartADCDMA+0x54>
        case IOIF_ADC3:
        	*ppData = adc3DmaBuff;
 8009f60:	68bb      	ldr	r3, [r7, #8]
 8009f62:	4a11      	ldr	r2, [pc, #68]	@ (8009fa8 <IOIF_StartADCDMA+0x90>)
 8009f64:	601a      	str	r2, [r3, #0]
            break;
 8009f66:	e001      	b.n	8009f6c <IOIF_StartADCDMA+0x54>
        default:
        	return IOIF_ADC_STATUS_ERROR;
 8009f68:	2301      	movs	r3, #1
 8009f6a:	e014      	b.n	8009f96 <IOIF_StartADCDMA+0x7e>
    }

    uint8_t status = BSP_StartADCExCalib(adc, BSP_ADC_CALIB_OFFSET, BSP_ADC_SINGLE_ENDED);
 8009f6c:	7bfb      	ldrb	r3, [r7, #15]
 8009f6e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8009f72:	2100      	movs	r1, #0
 8009f74:	4618      	mov	r0, r3
 8009f76:	f000 fe9f 	bl	800acb8 <BSP_StartADCExCalib>
 8009f7a:	4603      	mov	r3, r0
 8009f7c:	75fb      	strb	r3, [r7, #23]
    
    if (status != IOIF_ADC_STATUS_OK) {
 8009f7e:	7dfb      	ldrb	r3, [r7, #23]
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d001      	beq.n	8009f88 <IOIF_StartADCDMA+0x70>
        return status; // Return the error status from BSP_StartADCExCalib
 8009f84:	7dfb      	ldrb	r3, [r7, #23]
 8009f86:	e006      	b.n	8009f96 <IOIF_StartADCDMA+0x7e>
    }

    return BSP_RunADCDMA(adc, (uint32_t**)ppData, length, BSP_ADC_START_DMA);
 8009f88:	7bf8      	ldrb	r0, [r7, #15]
 8009f8a:	2306      	movs	r3, #6
 8009f8c:	687a      	ldr	r2, [r7, #4]
 8009f8e:	68b9      	ldr	r1, [r7, #8]
 8009f90:	f000 fea8 	bl	800ace4 <BSP_RunADCDMA>
 8009f94:	4603      	mov	r3, r0
}
 8009f96:	4618      	mov	r0, r3
 8009f98:	3718      	adds	r7, #24
 8009f9a:	46bd      	mov	sp, r7
 8009f9c:	bd80      	pop	{r7, pc}
 8009f9e:	bf00      	nop
 8009fa0:	30000000 	.word	0x30000000
 8009fa4:	30000008 	.word	0x30000008
 8009fa8:	3000000c 	.word	0x3000000c

08009fac <IOIF_InitFDCAN1>:

/**
 * @brief Initialize FDCAN.
 */
IOIF_FDCANState_t IOIF_InitFDCAN1(uint32_t nodeId)
{
 8009fac:	b5b0      	push	{r4, r5, r7, lr}
 8009fae:	b084      	sub	sp, #16
 8009fb0:	af02      	add	r7, sp, #8
 8009fb2:	6078      	str	r0, [r7, #4]
	fdcanPtr = &fdcan1Obj;
 8009fb4:	4b32      	ldr	r3, [pc, #200]	@ (800a080 <IOIF_InitFDCAN1+0xd4>)
 8009fb6:	4a33      	ldr	r2, [pc, #204]	@ (800a084 <IOIF_InitFDCAN1+0xd8>)
 8009fb8:	601a      	str	r2, [r3, #0]

	fdcanPtr->maskWindow 	 	= 0x00F;
 8009fba:	4b31      	ldr	r3, [pc, #196]	@ (800a080 <IOIF_InitFDCAN1+0xd4>)
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	220f      	movs	r2, #15
 8009fc0:	66da      	str	r2, [r3, #108]	@ 0x6c
	fdcanPtr->userFilter1 	 	= 0;
 8009fc2:	4b2f      	ldr	r3, [pc, #188]	@ (800a080 <IOIF_InitFDCAN1+0xd4>)
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	2200      	movs	r2, #0
 8009fc8:	671a      	str	r2, [r3, #112]	@ 0x70
	fdcanPtr->userFilter2 	 	= nodeId;
 8009fca:	4b2d      	ldr	r3, [pc, #180]	@ (800a080 <IOIF_InitFDCAN1+0xd4>)
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	687a      	ldr	r2, [r7, #4]
 8009fd0:	675a      	str	r2, [r3, #116]	@ 0x74
	fdcanPtr->sFilterConfig  	= IOIF_FDCANsFilter;
 8009fd2:	4b2b      	ldr	r3, [pc, #172]	@ (800a080 <IOIF_InitFDCAN1+0xd4>)
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	4a2c      	ldr	r2, [pc, #176]	@ (800a088 <IOIF_InitFDCAN1+0xdc>)
 8009fd8:	461c      	mov	r4, r3
 8009fda:	4615      	mov	r5, r2
 8009fdc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009fde:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009fe0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8009fe4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	fdcanPtr->TxHeader			= IOIF_FDCANTxHeader;
 8009fe8:	4b25      	ldr	r3, [pc, #148]	@ (800a080 <IOIF_InitFDCAN1+0xd4>)
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	4a27      	ldr	r2, [pc, #156]	@ (800a08c <IOIF_InitFDCAN1+0xe0>)
 8009fee:	f103 0420 	add.w	r4, r3, #32
 8009ff2:	4615      	mov	r5, r2
 8009ff4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009ff6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009ff8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009ffa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009ffc:	682b      	ldr	r3, [r5, #0]
 8009ffe:	6023      	str	r3, [r4, #0]

	if (BSP_ConfigFDCANGlobalFilter(BSP_FDCAN1, BSP_FDCAN_REJECT, BSP_FDCAN_REJECT, BSP_FDCAN_FILTER_REMOTE, BSP_FDCAN_FILTER_REMOTE) != BSP_OK) {
 800a000:	2300      	movs	r3, #0
 800a002:	9300      	str	r3, [sp, #0]
 800a004:	2300      	movs	r3, #0
 800a006:	2202      	movs	r2, #2
 800a008:	2102      	movs	r1, #2
 800a00a:	2001      	movs	r0, #1
 800a00c:	f000 ff48 	bl	800aea0 <BSP_ConfigFDCANGlobalFilter>
 800a010:	4603      	mov	r3, r0
 800a012:	2b00      	cmp	r3, #0
 800a014:	d001      	beq.n	800a01a <IOIF_InitFDCAN1+0x6e>
		return IOIF_FDCAN_STATUS_ERROR;
 800a016:	2301      	movs	r3, #1
 800a018:	e02e      	b.n	800a078 <IOIF_InitFDCAN1+0xcc>
	}

	if (BSP_ConfigFDCANFilter(BSP_FDCAN1, &fdcanPtr->sFilterConfig) != BSP_OK) {
 800a01a:	4b19      	ldr	r3, [pc, #100]	@ (800a080 <IOIF_InitFDCAN1+0xd4>)
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	4619      	mov	r1, r3
 800a020:	2001      	movs	r0, #1
 800a022:	f000 ff29 	bl	800ae78 <BSP_ConfigFDCANFilter>
 800a026:	4603      	mov	r3, r0
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d001      	beq.n	800a030 <IOIF_InitFDCAN1+0x84>
		return IOIF_FDCAN_STATUS_ERROR;
 800a02c:	2301      	movs	r3, #1
 800a02e:	e023      	b.n	800a078 <IOIF_InitFDCAN1+0xcc>
	}

	if (BSP_ActivateFDCANNotification(BSP_FDCAN1, BSP_FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != BSP_OK) {
 800a030:	2200      	movs	r2, #0
 800a032:	2101      	movs	r1, #1
 800a034:	2001      	movs	r0, #1
 800a036:	f000 ff7a 	bl	800af2e <BSP_ActivateFDCANNotification>
 800a03a:	4603      	mov	r3, r0
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d001      	beq.n	800a044 <IOIF_InitFDCAN1+0x98>
		return IOIF_FDCAN_STATUS_ERROR;
 800a040:	2301      	movs	r3, #1
 800a042:	e019      	b.n	800a078 <IOIF_InitFDCAN1+0xcc>
	}

	if (BSP_ConfigFDCANTxDelay(BSP_FDCAN1, IOIF_TDC_FILTER) != BSP_OK) {
 800a044:	2100      	movs	r1, #0
 800a046:	2001      	movs	r0, #1
 800a048:	f000 ff44 	bl	800aed4 <BSP_ConfigFDCANTxDelay>
 800a04c:	4603      	mov	r3, r0
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d001      	beq.n	800a056 <IOIF_InitFDCAN1+0xaa>
		return IOIF_FDCAN_STATUS_ERROR;
 800a052:	2301      	movs	r3, #1
 800a054:	e010      	b.n	800a078 <IOIF_InitFDCAN1+0xcc>
	}

	if (BSP_EnableFDCANTxDelay(BSP_FDCAN1) != BSP_OK) {
 800a056:	2001      	movs	r0, #1
 800a058:	f000 ff57 	bl	800af0a <BSP_EnableFDCANTxDelay>
 800a05c:	4603      	mov	r3, r0
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d001      	beq.n	800a066 <IOIF_InitFDCAN1+0xba>
		return IOIF_FDCAN_STATUS_ERROR;
 800a062:	2301      	movs	r3, #1
 800a064:	e008      	b.n	800a078 <IOIF_InitFDCAN1+0xcc>
	}

	if (BSP_StartFDCAN(BSP_FDCAN1) != BSP_OK) {
 800a066:	2001      	movs	r0, #1
 800a068:	f000 ff77 	bl	800af5a <BSP_StartFDCAN>
 800a06c:	4603      	mov	r3, r0
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d001      	beq.n	800a076 <IOIF_InitFDCAN1+0xca>
		return IOIF_FDCAN_STATUS_ERROR;
 800a072:	2301      	movs	r3, #1
 800a074:	e000      	b.n	800a078 <IOIF_InitFDCAN1+0xcc>
	}

	return IOIF_FDCAN_STATUS_OK;
 800a076:	2300      	movs	r3, #0
}
 800a078:	4618      	mov	r0, r3
 800a07a:	3708      	adds	r7, #8
 800a07c:	46bd      	mov	sp, r7
 800a07e:	bdb0      	pop	{r4, r5, r7, pc}
 800a080:	24027c50 	.word	0x24027c50
 800a084:	24027c54 	.word	0x24027c54
 800a088:	24000048 	.word	0x24000048
 800a08c:	24000068 	.word	0x24000068

0800a090 <IOIF_TransmitFDCAN1>:
 * @brief Transmit Data with FDCAN
 * @param msgId is identifier, len is message's length, txData is a pointer of data which you want to transmit
 * @return Status of the data transmission
 */
uint8_t IOIF_TransmitFDCAN1(uint16_t msgId, uint8_t* txData, uint32_t len)
{
 800a090:	b590      	push	{r4, r7, lr}
 800a092:	b085      	sub	sp, #20
 800a094:	af00      	add	r7, sp, #0
 800a096:	4603      	mov	r3, r0
 800a098:	60b9      	str	r1, [r7, #8]
 800a09a:	607a      	str	r2, [r7, #4]
 800a09c:	81fb      	strh	r3, [r7, #14]
	fdcanPtr = &fdcan1Obj;
 800a09e:	4b0d      	ldr	r3, [pc, #52]	@ (800a0d4 <IOIF_TransmitFDCAN1+0x44>)
 800a0a0:	4a0d      	ldr	r2, [pc, #52]	@ (800a0d8 <IOIF_TransmitFDCAN1+0x48>)
 800a0a2:	601a      	str	r2, [r3, #0]

	fdcanPtr->TxHeader.Identifier = msgId;	// msgId = (0x"Msg Type"/"ori_node"/"dest_node")
 800a0a4:	4b0b      	ldr	r3, [pc, #44]	@ (800a0d4 <IOIF_TransmitFDCAN1+0x44>)
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	89fa      	ldrh	r2, [r7, #14]
 800a0aa:	621a      	str	r2, [r3, #32]
	fdcanPtr->TxHeader.DataLength = Len2DLC(len);
 800a0ac:	4b09      	ldr	r3, [pc, #36]	@ (800a0d4 <IOIF_TransmitFDCAN1+0x44>)
 800a0ae:	681c      	ldr	r4, [r3, #0]
 800a0b0:	6878      	ldr	r0, [r7, #4]
 800a0b2:	f000 f8ed 	bl	800a290 <Len2DLC>
 800a0b6:	4603      	mov	r3, r0
 800a0b8:	62e3      	str	r3, [r4, #44]	@ 0x2c

	return BSP_AddFDCANMsgToTxQ(BSP_FDCAN1, &fdcanPtr->TxHeader, txData);
 800a0ba:	4b06      	ldr	r3, [pc, #24]	@ (800a0d4 <IOIF_TransmitFDCAN1+0x44>)
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	3320      	adds	r3, #32
 800a0c0:	68ba      	ldr	r2, [r7, #8]
 800a0c2:	4619      	mov	r1, r3
 800a0c4:	2001      	movs	r0, #1
 800a0c6:	f000 ff5a 	bl	800af7e <BSP_AddFDCANMsgToTxQ>
 800a0ca:	4603      	mov	r3, r0
}
 800a0cc:	4618      	mov	r0, r3
 800a0ce:	3714      	adds	r7, #20
 800a0d0:	46bd      	mov	sp, r7
 800a0d2:	bd90      	pop	{r4, r7, pc}
 800a0d4:	24027c50 	.word	0x24027c50
 800a0d8:	24027c54 	.word	0x24027c54

0800a0dc <IOIF_AllocateFDCANRxCB>:

/**
 * @brief Allocating RxFifo0Callback function
 */
static void IOIF_AllocateFDCANRxCB(IOIF_FDCAN_t fdcan, IOIF_FDCANUserCBPtr_t funcPtr)
{
 800a0dc:	b480      	push	{r7}
 800a0de:	b083      	sub	sp, #12
 800a0e0:	af00      	add	r7, sp, #0
 800a0e2:	4603      	mov	r3, r0
 800a0e4:	6039      	str	r1, [r7, #0]
 800a0e6:	71fb      	strb	r3, [r7, #7]
	if (fdcan == IOIF_FDCAN1) {
 800a0e8:	79fb      	ldrb	r3, [r7, #7]
 800a0ea:	2b01      	cmp	r3, #1
 800a0ec:	d103      	bne.n	800a0f6 <IOIF_AllocateFDCANRxCB+0x1a>
		userRxCBPtr1 = funcPtr;
 800a0ee:	4a08      	ldr	r2, [pc, #32]	@ (800a110 <IOIF_AllocateFDCANRxCB+0x34>)
 800a0f0:	683b      	ldr	r3, [r7, #0]
 800a0f2:	6013      	str	r3, [r2, #0]
	} else if (fdcan == IOIF_FDCAN2) {
		userRxCBPtr2 = funcPtr;
	}
}
 800a0f4:	e005      	b.n	800a102 <IOIF_AllocateFDCANRxCB+0x26>
	} else if (fdcan == IOIF_FDCAN2) {
 800a0f6:	79fb      	ldrb	r3, [r7, #7]
 800a0f8:	2b02      	cmp	r3, #2
 800a0fa:	d102      	bne.n	800a102 <IOIF_AllocateFDCANRxCB+0x26>
		userRxCBPtr2 = funcPtr;
 800a0fc:	4a05      	ldr	r2, [pc, #20]	@ (800a114 <IOIF_AllocateFDCANRxCB+0x38>)
 800a0fe:	683b      	ldr	r3, [r7, #0]
 800a100:	6013      	str	r3, [r2, #0]
}
 800a102:	bf00      	nop
 800a104:	370c      	adds	r7, #12
 800a106:	46bd      	mov	sp, r7
 800a108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10c:	4770      	bx	lr
 800a10e:	bf00      	nop
 800a110:	24027c48 	.word	0x24027c48
 800a114:	24027c4c 	.word	0x24027c4c

0800a118 <IOIF_SetFDCANRxCB>:

void IOIF_SetFDCANRxCB(IOIF_FDCAN_t fdcan, IOIF_FDCANCBType_t callbackType, IOIF_FDCANUserCBPtr_t funcPtr)
{
 800a118:	b580      	push	{r7, lr}
 800a11a:	b082      	sub	sp, #8
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	4603      	mov	r3, r0
 800a120:	603a      	str	r2, [r7, #0]
 800a122:	71fb      	strb	r3, [r7, #7]
 800a124:	460b      	mov	r3, r1
 800a126:	71bb      	strb	r3, [r7, #6]
	if (fdcan == IOIF_FDCAN1) {
 800a128:	79fb      	ldrb	r3, [r7, #7]
 800a12a:	2b01      	cmp	r3, #1
 800a12c:	d106      	bne.n	800a13c <IOIF_SetFDCANRxCB+0x24>
		BSP_SetFDCANCB(fdcan, callbackType, RunFDCAN1RxCB, NULL);
 800a12e:	79b9      	ldrb	r1, [r7, #6]
 800a130:	79f8      	ldrb	r0, [r7, #7]
 800a132:	2300      	movs	r3, #0
 800a134:	4a0a      	ldr	r2, [pc, #40]	@ (800a160 <IOIF_SetFDCANRxCB+0x48>)
 800a136:	f000 ff51 	bl	800afdc <BSP_SetFDCANCB>
 800a13a:	e008      	b.n	800a14e <IOIF_SetFDCANRxCB+0x36>
	} else if (fdcan == IOIF_FDCAN2) {
 800a13c:	79fb      	ldrb	r3, [r7, #7]
 800a13e:	2b02      	cmp	r3, #2
 800a140:	d105      	bne.n	800a14e <IOIF_SetFDCANRxCB+0x36>
		BSP_SetFDCANCB(fdcan, callbackType, RunFDCAN2RxCB, NULL);
 800a142:	79b9      	ldrb	r1, [r7, #6]
 800a144:	79f8      	ldrb	r0, [r7, #7]
 800a146:	2300      	movs	r3, #0
 800a148:	4a06      	ldr	r2, [pc, #24]	@ (800a164 <IOIF_SetFDCANRxCB+0x4c>)
 800a14a:	f000 ff47 	bl	800afdc <BSP_SetFDCANCB>
	}

	IOIF_AllocateFDCANRxCB(fdcan, funcPtr);
 800a14e:	79fb      	ldrb	r3, [r7, #7]
 800a150:	6839      	ldr	r1, [r7, #0]
 800a152:	4618      	mov	r0, r3
 800a154:	f7ff ffc2 	bl	800a0dc <IOIF_AllocateFDCANRxCB>
}
 800a158:	bf00      	nop
 800a15a:	3708      	adds	r7, #8
 800a15c:	46bd      	mov	sp, r7
 800a15e:	bd80      	pop	{r7, pc}
 800a160:	0800a169 	.word	0x0800a169
 800a164:	0800a1fd 	.word	0x0800a1fd

0800a168 <RunFDCAN1RxCB>:
 *------------------------------------------------------------
 * @brief Functions intended for internal use within this module.
 */

static void RunFDCAN1RxCB(void* params)
{
 800a168:	b580      	push	{r7, lr}
 800a16a:	b082      	sub	sp, #8
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	6078      	str	r0, [r7, #4]
	fdcanPtr = &fdcan1Obj;
 800a170:	4b1f      	ldr	r3, [pc, #124]	@ (800a1f0 <RunFDCAN1RxCB+0x88>)
 800a172:	4a20      	ldr	r2, [pc, #128]	@ (800a1f4 <RunFDCAN1RxCB+0x8c>)
 800a174:	601a      	str	r2, [r3, #0]

	if (BSP_GetFDCANRxMsg(IOIF_FDCAN1, BSP_FDCAN_RX_FIFO0, &fdcanPtr->RxHeader, fdcanPtr->RxData) != BSP_OK) {
 800a176:	4b1e      	ldr	r3, [pc, #120]	@ (800a1f0 <RunFDCAN1RxCB+0x88>)
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	f103 0244 	add.w	r2, r3, #68	@ 0x44
 800a17e:	4b1c      	ldr	r3, [pc, #112]	@ (800a1f0 <RunFDCAN1RxCB+0x88>)
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	3378      	adds	r3, #120	@ 0x78
 800a184:	2140      	movs	r1, #64	@ 0x40
 800a186:	2001      	movs	r0, #1
 800a188:	f000 ff0f 	bl	800afaa <BSP_GetFDCANRxMsg>
 800a18c:	4603      	mov	r3, r0
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d127      	bne.n	800a1e2 <RunFDCAN1RxCB+0x7a>
		// TODO : Handle Error !
		return;
	}

	// For Checking Origin Node
	if (((fdcanPtr->RxHeader.Identifier & fdcanPtr->maskWindow) != fdcanPtr->userFilter1) && \
 800a192:	4b17      	ldr	r3, [pc, #92]	@ (800a1f0 <RunFDCAN1RxCB+0x88>)
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a198:	4b15      	ldr	r3, [pc, #84]	@ (800a1f0 <RunFDCAN1RxCB+0x88>)
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a19e:	401a      	ands	r2, r3
 800a1a0:	4b13      	ldr	r3, [pc, #76]	@ (800a1f0 <RunFDCAN1RxCB+0x88>)
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a1a6:	429a      	cmp	r2, r3
 800a1a8:	d00b      	beq.n	800a1c2 <RunFDCAN1RxCB+0x5a>
		((fdcanPtr->RxHeader.Identifier & fdcanPtr->maskWindow) != fdcanPtr->userFilter2)) {
 800a1aa:	4b11      	ldr	r3, [pc, #68]	@ (800a1f0 <RunFDCAN1RxCB+0x88>)
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a1b0:	4b0f      	ldr	r3, [pc, #60]	@ (800a1f0 <RunFDCAN1RxCB+0x88>)
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a1b6:	401a      	ands	r2, r3
 800a1b8:	4b0d      	ldr	r3, [pc, #52]	@ (800a1f0 <RunFDCAN1RxCB+0x88>)
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
	if (((fdcanPtr->RxHeader.Identifier & fdcanPtr->maskWindow) != fdcanPtr->userFilter1) && \
 800a1be:	429a      	cmp	r2, r3
 800a1c0:	d111      	bne.n	800a1e6 <RunFDCAN1RxCB+0x7e>
		// TODO : Handle Error !
		return;
	}

	if (userRxCBPtr1 != NULL) {
 800a1c2:	4b0d      	ldr	r3, [pc, #52]	@ (800a1f8 <RunFDCAN1RxCB+0x90>)
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d00e      	beq.n	800a1e8 <RunFDCAN1RxCB+0x80>
		userRxCBPtr1(fdcanPtr->RxHeader.Identifier, fdcanPtr->RxData);
 800a1ca:	4b0b      	ldr	r3, [pc, #44]	@ (800a1f8 <RunFDCAN1RxCB+0x90>)
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	4a08      	ldr	r2, [pc, #32]	@ (800a1f0 <RunFDCAN1RxCB+0x88>)
 800a1d0:	6812      	ldr	r2, [r2, #0]
 800a1d2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800a1d4:	b290      	uxth	r0, r2
 800a1d6:	4a06      	ldr	r2, [pc, #24]	@ (800a1f0 <RunFDCAN1RxCB+0x88>)
 800a1d8:	6812      	ldr	r2, [r2, #0]
 800a1da:	3278      	adds	r2, #120	@ 0x78
 800a1dc:	4611      	mov	r1, r2
 800a1de:	4798      	blx	r3
 800a1e0:	e002      	b.n	800a1e8 <RunFDCAN1RxCB+0x80>
		return;
 800a1e2:	bf00      	nop
 800a1e4:	e000      	b.n	800a1e8 <RunFDCAN1RxCB+0x80>
		return;
 800a1e6:	bf00      	nop
	}
}
 800a1e8:	3708      	adds	r7, #8
 800a1ea:	46bd      	mov	sp, r7
 800a1ec:	bd80      	pop	{r7, pc}
 800a1ee:	bf00      	nop
 800a1f0:	24027c50 	.word	0x24027c50
 800a1f4:	24027c54 	.word	0x24027c54
 800a1f8:	24027c48 	.word	0x24027c48

0800a1fc <RunFDCAN2RxCB>:

static void RunFDCAN2RxCB(void* params)
{
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	b082      	sub	sp, #8
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]
	fdcanPtr = &fdcan2Obj;
 800a204:	4b1f      	ldr	r3, [pc, #124]	@ (800a284 <RunFDCAN2RxCB+0x88>)
 800a206:	4a20      	ldr	r2, [pc, #128]	@ (800a288 <RunFDCAN2RxCB+0x8c>)
 800a208:	601a      	str	r2, [r3, #0]

	if (BSP_GetFDCANRxMsg(IOIF_FDCAN2, BSP_FDCAN_RX_FIFO0, &fdcanPtr->RxHeader, fdcanPtr->RxData) != BSP_OK) {
 800a20a:	4b1e      	ldr	r3, [pc, #120]	@ (800a284 <RunFDCAN2RxCB+0x88>)
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	f103 0244 	add.w	r2, r3, #68	@ 0x44
 800a212:	4b1c      	ldr	r3, [pc, #112]	@ (800a284 <RunFDCAN2RxCB+0x88>)
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	3378      	adds	r3, #120	@ 0x78
 800a218:	2140      	movs	r1, #64	@ 0x40
 800a21a:	2002      	movs	r0, #2
 800a21c:	f000 fec5 	bl	800afaa <BSP_GetFDCANRxMsg>
 800a220:	4603      	mov	r3, r0
 800a222:	2b00      	cmp	r3, #0
 800a224:	d127      	bne.n	800a276 <RunFDCAN2RxCB+0x7a>
		// TODO : Handle Error !
		return;
	}

	// For Checking Origin Node
	if (((fdcanPtr->RxHeader.Identifier & fdcanPtr->maskWindow) != fdcanPtr->userFilter1) && \
 800a226:	4b17      	ldr	r3, [pc, #92]	@ (800a284 <RunFDCAN2RxCB+0x88>)
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a22c:	4b15      	ldr	r3, [pc, #84]	@ (800a284 <RunFDCAN2RxCB+0x88>)
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a232:	401a      	ands	r2, r3
 800a234:	4b13      	ldr	r3, [pc, #76]	@ (800a284 <RunFDCAN2RxCB+0x88>)
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a23a:	429a      	cmp	r2, r3
 800a23c:	d00b      	beq.n	800a256 <RunFDCAN2RxCB+0x5a>
		((fdcanPtr->RxHeader.Identifier & fdcanPtr->maskWindow) != fdcanPtr->userFilter2)) {
 800a23e:	4b11      	ldr	r3, [pc, #68]	@ (800a284 <RunFDCAN2RxCB+0x88>)
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a244:	4b0f      	ldr	r3, [pc, #60]	@ (800a284 <RunFDCAN2RxCB+0x88>)
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a24a:	401a      	ands	r2, r3
 800a24c:	4b0d      	ldr	r3, [pc, #52]	@ (800a284 <RunFDCAN2RxCB+0x88>)
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
	if (((fdcanPtr->RxHeader.Identifier & fdcanPtr->maskWindow) != fdcanPtr->userFilter1) && \
 800a252:	429a      	cmp	r2, r3
 800a254:	d111      	bne.n	800a27a <RunFDCAN2RxCB+0x7e>
		// TODO : Handle Error !
		return;
	}

	if (userRxCBPtr2 != NULL) {
 800a256:	4b0d      	ldr	r3, [pc, #52]	@ (800a28c <RunFDCAN2RxCB+0x90>)
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d00e      	beq.n	800a27c <RunFDCAN2RxCB+0x80>
		userRxCBPtr2(fdcanPtr->RxHeader.Identifier, fdcanPtr->RxData);
 800a25e:	4b0b      	ldr	r3, [pc, #44]	@ (800a28c <RunFDCAN2RxCB+0x90>)
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	4a08      	ldr	r2, [pc, #32]	@ (800a284 <RunFDCAN2RxCB+0x88>)
 800a264:	6812      	ldr	r2, [r2, #0]
 800a266:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800a268:	b290      	uxth	r0, r2
 800a26a:	4a06      	ldr	r2, [pc, #24]	@ (800a284 <RunFDCAN2RxCB+0x88>)
 800a26c:	6812      	ldr	r2, [r2, #0]
 800a26e:	3278      	adds	r2, #120	@ 0x78
 800a270:	4611      	mov	r1, r2
 800a272:	4798      	blx	r3
 800a274:	e002      	b.n	800a27c <RunFDCAN2RxCB+0x80>
		return;
 800a276:	bf00      	nop
 800a278:	e000      	b.n	800a27c <RunFDCAN2RxCB+0x80>
		return;
 800a27a:	bf00      	nop
	}
}
 800a27c:	3708      	adds	r7, #8
 800a27e:	46bd      	mov	sp, r7
 800a280:	bd80      	pop	{r7, pc}
 800a282:	bf00      	nop
 800a284:	24027c50 	.word	0x24027c50
 800a288:	24027d0c 	.word	0x24027d0c
 800a28c:	24027c4c 	.word	0x24027c4c

0800a290 <Len2DLC>:
/**
 * @brief Allocate FDCAN Object according to the FDCAN Port Number.
 */
// Your function using the global lookup table
static uint32_t Len2DLC(uint32_t len)
{
 800a290:	b480      	push	{r7}
 800a292:	b085      	sub	sp, #20
 800a294:	af00      	add	r7, sp, #0
 800a296:	6078      	str	r0, [r7, #4]
    for(size_t i = 0; i < sizeof(lookupTable) / sizeof(lookupTable[0]); i++) {
 800a298:	2300      	movs	r3, #0
 800a29a:	60fb      	str	r3, [r7, #12]
 800a29c:	e00f      	b.n	800a2be <Len2DLC+0x2e>
        if (len <= lookupTable[i].maxLen) {
 800a29e:	4a0d      	ldr	r2, [pc, #52]	@ (800a2d4 <Len2DLC+0x44>)
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a2a6:	687a      	ldr	r2, [r7, #4]
 800a2a8:	429a      	cmp	r2, r3
 800a2aa:	d805      	bhi.n	800a2b8 <Len2DLC+0x28>
            return lookupTable[i].dlcValue;
 800a2ac:	4a09      	ldr	r2, [pc, #36]	@ (800a2d4 <Len2DLC+0x44>)
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	00db      	lsls	r3, r3, #3
 800a2b2:	4413      	add	r3, r2
 800a2b4:	685b      	ldr	r3, [r3, #4]
 800a2b6:	e006      	b.n	800a2c6 <Len2DLC+0x36>
    for(size_t i = 0; i < sizeof(lookupTable) / sizeof(lookupTable[0]); i++) {
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	3301      	adds	r3, #1
 800a2bc:	60fb      	str	r3, [r7, #12]
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	2b08      	cmp	r3, #8
 800a2c2:	d9ec      	bls.n	800a29e <Len2DLC+0xe>
        }
    }

    return BSP_FDCAN_DLC_BYTES_64;
 800a2c4:	230f      	movs	r3, #15
}
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	3714      	adds	r7, #20
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d0:	4770      	bx	lr
 800a2d2:	bf00      	nop
 800a2d4:	08022be4 	.word	0x08022be4

0800a2d8 <IOIF_WriteGPIOPin>:

    return (IOIF_GPIOPinState_t)BSP_ReadGPIOPin((BSP_GPIOPort_t)gpioPort, gpioPin);
}

IOIF_GPIOState_t IOIF_WriteGPIOPin(IOIF_GPIOPort_t gpioPort, uint16_t gpioPin, IOIF_GPIOPinState_t pinState)
{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	b082      	sub	sp, #8
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	4603      	mov	r3, r0
 800a2e0:	71fb      	strb	r3, [r7, #7]
 800a2e2:	460b      	mov	r3, r1
 800a2e4:	80bb      	strh	r3, [r7, #4]
 800a2e6:	4613      	mov	r3, r2
 800a2e8:	71bb      	strb	r3, [r7, #6]
    if (gpioPort >= IOIF_GPIO_PORT_COUNT) {
 800a2ea:	79fb      	ldrb	r3, [r7, #7]
 800a2ec:	2b0a      	cmp	r3, #10
 800a2ee:	d901      	bls.n	800a2f4 <IOIF_WriteGPIOPin+0x1c>
        return IOIF_GPIO_STATUS_ERROR; // The specified GPIO port is not valid
 800a2f0:	2301      	movs	r3, #1
 800a2f2:	e00c      	b.n	800a30e <IOIF_WriteGPIOPin+0x36>
    }

    // Check if the specified GPIO pin is valid
    if (gpioPin >= IOIF_GPIO_PIN_COUNT) {
 800a2f4:	88bb      	ldrh	r3, [r7, #4]
 800a2f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a2fa:	d901      	bls.n	800a300 <IOIF_WriteGPIOPin+0x28>
        return IOIF_GPIO_STATUS_ERROR; // The specified GPIO pin is not valid
 800a2fc:	2301      	movs	r3, #1
 800a2fe:	e006      	b.n	800a30e <IOIF_WriteGPIOPin+0x36>
    }

    BSP_WriteGPIOPin((BSP_GPIOPort_t)gpioPort, gpioPin, (BSP_GPIOPinState_t)pinState);
 800a300:	79ba      	ldrb	r2, [r7, #6]
 800a302:	88b9      	ldrh	r1, [r7, #4]
 800a304:	79fb      	ldrb	r3, [r7, #7]
 800a306:	4618      	mov	r0, r3
 800a308:	f000 ff2e 	bl	800b168 <BSP_WriteGPIOPin>

    return IOIF_GPIO_STATUS_OK;
 800a30c:	2300      	movs	r3, #0
}
 800a30e:	4618      	mov	r0, r3
 800a310:	3708      	adds	r7, #8
 800a312:	46bd      	mov	sp, r7
 800a314:	bd80      	pop	{r7, pc}

0800a316 <IOIF_StartTimIT>:
  * @brief  Starts the timer interrupt at the IOIF level.
  * @param  timer IOIF timer enumeration to specify which timer interrupt to start.
  * @retval IOIF_TimState_t status indicating success, error, or other states.
  */
IOIF_TimState_t IOIF_StartTimIT(IOIF_Tim_t timer)
{
 800a316:	b580      	push	{r7, lr}
 800a318:	b084      	sub	sp, #16
 800a31a:	af00      	add	r7, sp, #0
 800a31c:	4603      	mov	r3, r0
 800a31e:	71fb      	strb	r3, [r7, #7]
    // TODO: Additional Logic Requirement: Perform validation or logic at the IOIF level only if distinct from what's handled at the IOIF level.
    if (timer < 0 || timer >= IOIF_TIM_COUNT) {
 800a320:	79fb      	ldrb	r3, [r7, #7]
 800a322:	2b11      	cmp	r3, #17
 800a324:	d901      	bls.n	800a32a <IOIF_StartTimIT+0x14>
        return IOIF_TIM_ERROR;
 800a326:	2301      	movs	r3, #1
 800a328:	e007      	b.n	800a33a <IOIF_StartTimIT+0x24>
    }

    uint8_t status = BSP_RunTimIT((BSP_Tim_t)timer, BSP_TIM_BASE_START_IT);
 800a32a:	79fb      	ldrb	r3, [r7, #7]
 800a32c:	2106      	movs	r1, #6
 800a32e:	4618      	mov	r0, r3
 800a330:	f001 f8b2 	bl	800b498 <BSP_RunTimIT>
 800a334:	4603      	mov	r3, r0
 800a336:	73fb      	strb	r3, [r7, #15]

    return status;
 800a338:	7bfb      	ldrb	r3, [r7, #15]
}
 800a33a:	4618      	mov	r0, r3
 800a33c:	3710      	adds	r7, #16
 800a33e:	46bd      	mov	sp, r7
 800a340:	bd80      	pop	{r7, pc}

0800a342 <IOIF_SetTimCB>:
  * @param  callback The function pointer to the callback function.
  * @param  params Pointer to parameters to be passed to the callback function.
  * @retval IOIF_TimState_t status indicating success, error, or other states.
  */
IOIF_TimState_t IOIF_SetTimCB(IOIF_Tim_t timer, IOIF_TimCBType_t callbackType, IOIF_TimCBPtr_t callback, void* params)
{
 800a342:	b580      	push	{r7, lr}
 800a344:	b084      	sub	sp, #16
 800a346:	af00      	add	r7, sp, #0
 800a348:	60ba      	str	r2, [r7, #8]
 800a34a:	607b      	str	r3, [r7, #4]
 800a34c:	4603      	mov	r3, r0
 800a34e:	73fb      	strb	r3, [r7, #15]
 800a350:	460b      	mov	r3, r1
 800a352:	73bb      	strb	r3, [r7, #14]
    // TODO: Additional Logic Requirement: Perform validation or logic at the IOIF level only if distinct from what's handled at the IOIF level.
    if (timer < 0 || timer >= IOIF_TIM_COUNT) {
 800a354:	7bfb      	ldrb	r3, [r7, #15]
 800a356:	2b11      	cmp	r3, #17
 800a358:	d901      	bls.n	800a35e <IOIF_SetTimCB+0x1c>
        return IOIF_TIM_ERROR;
 800a35a:	2301      	movs	r3, #1
 800a35c:	e010      	b.n	800a380 <IOIF_SetTimCB+0x3e>
    }

    if (callbackType < 0 || callbackType >= IOIF_TIM_CALLBACK_TYPE_COUNT) {
 800a35e:	7bbb      	ldrb	r3, [r7, #14]
 800a360:	2b0f      	cmp	r3, #15
 800a362:	d901      	bls.n	800a368 <IOIF_SetTimCB+0x26>
        return IOIF_TIM_ERROR;
 800a364:	2301      	movs	r3, #1
 800a366:	e00b      	b.n	800a380 <IOIF_SetTimCB+0x3e>
    }

    if (!callback) {
 800a368:	68bb      	ldr	r3, [r7, #8]
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d101      	bne.n	800a372 <IOIF_SetTimCB+0x30>
        return IOIF_TIM_ERROR;
 800a36e:	2301      	movs	r3, #1
 800a370:	e006      	b.n	800a380 <IOIF_SetTimCB+0x3e>
    }

    BSP_SetTimCB((BSP_Tim_t)timer, (BSP_TimCBType_t)callbackType, callback, params);
 800a372:	7bb9      	ldrb	r1, [r7, #14]
 800a374:	7bf8      	ldrb	r0, [r7, #15]
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	68ba      	ldr	r2, [r7, #8]
 800a37a:	f001 f8b5 	bl	800b4e8 <BSP_SetTimCB>

    return IOIF_TIM_OK;
 800a37e:	2300      	movs	r3, #0
}
 800a380:	4618      	mov	r0, r3
 800a382:	3710      	adds	r7, #16
 800a384:	46bd      	mov	sp, r7
 800a386:	bd80      	pop	{r7, pc}

0800a388 <IOIF_pMMG_Convert>:
	pMMG_Obj->uncompData.uncompTemperature = ( ((uint32_t) rxData[0] << 16) | ((uint32_t) rxData[1] << 8) | ((uint32_t) rxData[2]) );
}


/* Data Conversion */
void IOIF_pMMG_Convert(IOIF_pMMG_Obj_t* pMMG_Obj) {
 800a388:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800a38c:	b0d7      	sub	sp, #348	@ 0x15c
 800a38e:	af00      	add	r7, sp, #0
 800a390:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
	int32_t dT;
	int32_t TEMP;
	int64_t OFF;
	int64_t SENS;

	dT = pMMG_Obj->uncompData.uncompTemperature - ( (int32_t)(pMMG_Obj->promData.tref << 8) );
 800a394:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a398:	699a      	ldr	r2, [r3, #24]
 800a39a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a39e:	89db      	ldrh	r3, [r3, #14]
 800a3a0:	021b      	lsls	r3, r3, #8
 800a3a2:	1ad3      	subs	r3, r2, r3
 800a3a4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	TEMP = 2000 + ( ((int64_t)dT * pMMG_Obj->promData.tempsens) >> 23 );
 800a3a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a3ac:	17da      	asrs	r2, r3, #31
 800a3ae:	469a      	mov	sl, r3
 800a3b0:	4693      	mov	fp, r2
 800a3b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3b6:	8a1b      	ldrh	r3, [r3, #16]
 800a3b8:	b29b      	uxth	r3, r3
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	4698      	mov	r8, r3
 800a3be:	4691      	mov	r9, r2
 800a3c0:	fb08 f20b 	mul.w	r2, r8, fp
 800a3c4:	fb0a f309 	mul.w	r3, sl, r9
 800a3c8:	4413      	add	r3, r2
 800a3ca:	fbaa 4508 	umull	r4, r5, sl, r8
 800a3ce:	442b      	add	r3, r5
 800a3d0:	461d      	mov	r5, r3
 800a3d2:	f04f 0200 	mov.w	r2, #0
 800a3d6:	f04f 0300 	mov.w	r3, #0
 800a3da:	0de2      	lsrs	r2, r4, #23
 800a3dc:	ea42 2245 	orr.w	r2, r2, r5, lsl #9
 800a3e0:	15eb      	asrs	r3, r5, #23
 800a3e2:	4613      	mov	r3, r2
 800a3e4:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 800a3e8:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
	OFF = ( ((int64_t)pMMG_Obj->promData.off) << 17 ) + ( ((int64_t)pMMG_Obj->promData.tco * dT) >> 6 );
 800a3ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3f0:	891b      	ldrh	r3, [r3, #8]
 800a3f2:	b29b      	uxth	r3, r3
 800a3f4:	2200      	movs	r2, #0
 800a3f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a3fa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800a3fe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a402:	460b      	mov	r3, r1
 800a404:	0bdb      	lsrs	r3, r3, #15
 800a406:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800a40a:	460b      	mov	r3, r1
 800a40c:	045b      	lsls	r3, r3, #17
 800a40e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a416:	899b      	ldrh	r3, [r3, #12]
 800a418:	b29b      	uxth	r3, r3
 800a41a:	2200      	movs	r2, #0
 800a41c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a420:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800a424:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a428:	17da      	asrs	r2, r3, #31
 800a42a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a42e:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800a432:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 800a436:	462b      	mov	r3, r5
 800a438:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 800a43c:	4642      	mov	r2, r8
 800a43e:	fb02 f203 	mul.w	r2, r2, r3
 800a442:	464b      	mov	r3, r9
 800a444:	4621      	mov	r1, r4
 800a446:	fb01 f303 	mul.w	r3, r1, r3
 800a44a:	4413      	add	r3, r2
 800a44c:	4622      	mov	r2, r4
 800a44e:	4641      	mov	r1, r8
 800a450:	fba2 1201 	umull	r1, r2, r2, r1
 800a454:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 800a458:	460a      	mov	r2, r1
 800a45a:	f8c7 2108 	str.w	r2, [r7, #264]	@ 0x108
 800a45e:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 800a462:	4413      	add	r3, r2
 800a464:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800a468:	f04f 0200 	mov.w	r2, #0
 800a46c:	f04f 0300 	mov.w	r3, #0
 800a470:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	@ 0x108
 800a474:	4621      	mov	r1, r4
 800a476:	098a      	lsrs	r2, r1, #6
 800a478:	4629      	mov	r1, r5
 800a47a:	ea42 6281 	orr.w	r2, r2, r1, lsl #26
 800a47e:	4629      	mov	r1, r5
 800a480:	118b      	asrs	r3, r1, #6
 800a482:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 800a486:	4621      	mov	r1, r4
 800a488:	1889      	adds	r1, r1, r2
 800a48a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800a48c:	4629      	mov	r1, r5
 800a48e:	eb43 0101 	adc.w	r1, r3, r1
 800a492:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800a494:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 800a498:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
	SENS = ( ((int64_t)pMMG_Obj->promData.sens) << 16 ) + ( ((int64_t)pMMG_Obj->promData.tcs * dT) >> 7 );
 800a49c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4a0:	88db      	ldrh	r3, [r3, #6]
 800a4a2:	b29b      	uxth	r3, r3
 800a4a4:	2200      	movs	r2, #0
 800a4a6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a4aa:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800a4ae:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800a4b2:	460b      	mov	r3, r1
 800a4b4:	0c1b      	lsrs	r3, r3, #16
 800a4b6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a4ba:	460b      	mov	r3, r1
 800a4bc:	041b      	lsls	r3, r3, #16
 800a4be:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a4c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4c6:	895b      	ldrh	r3, [r3, #10]
 800a4c8:	b29b      	uxth	r3, r3
 800a4ca:	2200      	movs	r2, #0
 800a4cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a4d0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a4d4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a4d8:	17da      	asrs	r2, r3, #31
 800a4da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a4de:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800a4e2:	e9d7 452a 	ldrd	r4, r5, [r7, #168]	@ 0xa8
 800a4e6:	462b      	mov	r3, r5
 800a4e8:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800a4ec:	4642      	mov	r2, r8
 800a4ee:	fb02 f203 	mul.w	r2, r2, r3
 800a4f2:	464b      	mov	r3, r9
 800a4f4:	4621      	mov	r1, r4
 800a4f6:	fb01 f303 	mul.w	r3, r1, r3
 800a4fa:	4413      	add	r3, r2
 800a4fc:	4622      	mov	r2, r4
 800a4fe:	4641      	mov	r1, r8
 800a500:	fba2 1201 	umull	r1, r2, r2, r1
 800a504:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 800a508:	460a      	mov	r2, r1
 800a50a:	f8c7 2100 	str.w	r2, [r7, #256]	@ 0x100
 800a50e:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 800a512:	4413      	add	r3, r2
 800a514:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800a518:	f04f 0200 	mov.w	r2, #0
 800a51c:	f04f 0300 	mov.w	r3, #0
 800a520:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 800a524:	4621      	mov	r1, r4
 800a526:	09ca      	lsrs	r2, r1, #7
 800a528:	4629      	mov	r1, r5
 800a52a:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
 800a52e:	4629      	mov	r1, r5
 800a530:	11cb      	asrs	r3, r1, #7
 800a532:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 800a536:	4621      	mov	r1, r4
 800a538:	1889      	adds	r1, r1, r2
 800a53a:	6339      	str	r1, [r7, #48]	@ 0x30
 800a53c:	4629      	mov	r1, r5
 800a53e:	eb43 0101 	adc.w	r1, r3, r1
 800a542:	6379      	str	r1, [r7, #52]	@ 0x34
 800a544:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 800a548:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140


	if (TEMP < 2000) {
 800a54c:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800a550:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800a554:	f280 814d 	bge.w	800a7f2 <IOIF_pMMG_Convert+0x46a>
		int32_t T2 = ( ((int64_t)dT * (int64_t)dT) >> 31 );
 800a558:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a55c:	17da      	asrs	r2, r3, #31
 800a55e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a562:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800a566:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a56a:	17da      	asrs	r2, r3, #31
 800a56c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a570:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a574:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 800a578:	462b      	mov	r3, r5
 800a57a:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 800a57e:	4642      	mov	r2, r8
 800a580:	fb02 f203 	mul.w	r2, r2, r3
 800a584:	464b      	mov	r3, r9
 800a586:	4621      	mov	r1, r4
 800a588:	fb01 f303 	mul.w	r3, r1, r3
 800a58c:	4413      	add	r3, r2
 800a58e:	4622      	mov	r2, r4
 800a590:	4641      	mov	r1, r8
 800a592:	fba2 1201 	umull	r1, r2, r2, r1
 800a596:	f8c7 20fc 	str.w	r2, [r7, #252]	@ 0xfc
 800a59a:	460a      	mov	r2, r1
 800a59c:	f8c7 20f8 	str.w	r2, [r7, #248]	@ 0xf8
 800a5a0:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 800a5a4:	4413      	add	r3, r2
 800a5a6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800a5aa:	f04f 0200 	mov.w	r2, #0
 800a5ae:	f04f 0300 	mov.w	r3, #0
 800a5b2:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 800a5b6:	4621      	mov	r1, r4
 800a5b8:	0fca      	lsrs	r2, r1, #31
 800a5ba:	4629      	mov	r1, r5
 800a5bc:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 800a5c0:	4629      	mov	r1, r5
 800a5c2:	17cb      	asrs	r3, r1, #31
 800a5c4:	4613      	mov	r3, r2
 800a5c6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
		int32_t TEMPM = TEMP - 2000;
 800a5ca:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800a5ce:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 800a5d2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
		int64_t OFF2 = ( (61 * (int64_t)TEMPM * (int64_t)TEMPM) >> 4 );
 800a5d6:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800a5da:	17da      	asrs	r2, r3, #31
 800a5dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a5e0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a5e4:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800a5e8:	17da      	asrs	r2, r3, #31
 800a5ea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a5ee:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800a5f2:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 800a5f6:	462b      	mov	r3, r5
 800a5f8:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 800a5fc:	4642      	mov	r2, r8
 800a5fe:	fb02 f203 	mul.w	r2, r2, r3
 800a602:	464b      	mov	r3, r9
 800a604:	4621      	mov	r1, r4
 800a606:	fb01 f303 	mul.w	r3, r1, r3
 800a60a:	4413      	add	r3, r2
 800a60c:	4622      	mov	r2, r4
 800a60e:	4641      	mov	r1, r8
 800a610:	fba2 1201 	umull	r1, r2, r2, r1
 800a614:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 800a618:	460a      	mov	r2, r1
 800a61a:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 800a61e:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 800a622:	4413      	add	r3, r2
 800a624:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800a628:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 800a62c:	4622      	mov	r2, r4
 800a62e:	462b      	mov	r3, r5
 800a630:	f04f 0000 	mov.w	r0, #0
 800a634:	f04f 0100 	mov.w	r1, #0
 800a638:	0119      	lsls	r1, r3, #4
 800a63a:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 800a63e:	0110      	lsls	r0, r2, #4
 800a640:	4602      	mov	r2, r0
 800a642:	460b      	mov	r3, r1
 800a644:	4621      	mov	r1, r4
 800a646:	1a51      	subs	r1, r2, r1
 800a648:	62b9      	str	r1, [r7, #40]	@ 0x28
 800a64a:	4629      	mov	r1, r5
 800a64c:	eb63 0301 	sbc.w	r3, r3, r1
 800a650:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a652:	f04f 0200 	mov.w	r2, #0
 800a656:	f04f 0300 	mov.w	r3, #0
 800a65a:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800a65e:	4649      	mov	r1, r9
 800a660:	008b      	lsls	r3, r1, #2
 800a662:	4641      	mov	r1, r8
 800a664:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a668:	4641      	mov	r1, r8
 800a66a:	008a      	lsls	r2, r1, #2
 800a66c:	4610      	mov	r0, r2
 800a66e:	4619      	mov	r1, r3
 800a670:	4603      	mov	r3, r0
 800a672:	4622      	mov	r2, r4
 800a674:	189b      	adds	r3, r3, r2
 800a676:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a678:	462b      	mov	r3, r5
 800a67a:	460a      	mov	r2, r1
 800a67c:	eb42 0303 	adc.w	r3, r2, r3
 800a680:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a682:	f04f 0200 	mov.w	r2, #0
 800a686:	f04f 0300 	mov.w	r3, #0
 800a68a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800a68e:	4621      	mov	r1, r4
 800a690:	090a      	lsrs	r2, r1, #4
 800a692:	4629      	mov	r1, r5
 800a694:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 800a698:	4629      	mov	r1, r5
 800a69a:	110b      	asrs	r3, r1, #4
 800a69c:	e9c7 234e 	strd	r2, r3, [r7, #312]	@ 0x138
		int64_t SENS2 = ( 2 * (int64_t)TEMPM * (int64_t)TEMPM );
 800a6a0:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800a6a4:	17da      	asrs	r2, r3, #31
 800a6a6:	673b      	str	r3, [r7, #112]	@ 0x70
 800a6a8:	677a      	str	r2, [r7, #116]	@ 0x74
 800a6aa:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800a6ae:	17da      	asrs	r2, r3, #31
 800a6b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a6b2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a6b4:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 800a6b8:	462b      	mov	r3, r5
 800a6ba:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 800a6be:	4642      	mov	r2, r8
 800a6c0:	fb02 f203 	mul.w	r2, r2, r3
 800a6c4:	464b      	mov	r3, r9
 800a6c6:	4621      	mov	r1, r4
 800a6c8:	fb01 f303 	mul.w	r3, r1, r3
 800a6cc:	4413      	add	r3, r2
 800a6ce:	4622      	mov	r2, r4
 800a6d0:	4641      	mov	r1, r8
 800a6d2:	fba2 1201 	umull	r1, r2, r2, r1
 800a6d6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800a6da:	460a      	mov	r2, r1
 800a6dc:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 800a6e0:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 800a6e4:	4413      	add	r3, r2
 800a6e6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800a6ea:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800a6ee:	460b      	mov	r3, r1
 800a6f0:	18db      	adds	r3, r3, r3
 800a6f2:	623b      	str	r3, [r7, #32]
 800a6f4:	4613      	mov	r3, r2
 800a6f6:	eb42 0303 	adc.w	r3, r2, r3
 800a6fa:	627b      	str	r3, [r7, #36]	@ 0x24
 800a6fc:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800a700:	e9c7 344c 	strd	r3, r4, [r7, #304]	@ 0x130

		if (TEMP < -1500) {
 800a704:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 800a708:	4b63      	ldr	r3, [pc, #396]	@ (800a898 <IOIF_pMMG_Convert+0x510>)
 800a70a:	429a      	cmp	r2, r3
 800a70c:	da50      	bge.n	800a7b0 <IOIF_pMMG_Convert+0x428>
			int32_t TEMPP = TEMP + 1500;
 800a70e:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800a712:	f203 53dc 	addw	r3, r3, #1500	@ 0x5dc
 800a716:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
			int32_t TEMPP2 = TEMPP * TEMPP;
 800a71a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800a71e:	fb03 f303 	mul.w	r3, r3, r3
 800a722:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
		    OFF2 = OFF2 + (int64_t)15 * TEMPP2;
 800a726:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800a72a:	17da      	asrs	r2, r3, #31
 800a72c:	663b      	str	r3, [r7, #96]	@ 0x60
 800a72e:	667a      	str	r2, [r7, #100]	@ 0x64
 800a730:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800a734:	4622      	mov	r2, r4
 800a736:	462b      	mov	r3, r5
 800a738:	f04f 0000 	mov.w	r0, #0
 800a73c:	f04f 0100 	mov.w	r1, #0
 800a740:	0119      	lsls	r1, r3, #4
 800a742:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 800a746:	0110      	lsls	r0, r2, #4
 800a748:	4602      	mov	r2, r0
 800a74a:	460b      	mov	r3, r1
 800a74c:	4621      	mov	r1, r4
 800a74e:	1a51      	subs	r1, r2, r1
 800a750:	65b9      	str	r1, [r7, #88]	@ 0x58
 800a752:	4629      	mov	r1, r5
 800a754:	eb63 0301 	sbc.w	r3, r3, r1
 800a758:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a75a:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 800a75e:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 800a762:	4621      	mov	r1, r4
 800a764:	1851      	adds	r1, r2, r1
 800a766:	61b9      	str	r1, [r7, #24]
 800a768:	4629      	mov	r1, r5
 800a76a:	eb43 0101 	adc.w	r1, r3, r1
 800a76e:	61f9      	str	r1, [r7, #28]
 800a770:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800a774:	e9c7 344e 	strd	r3, r4, [r7, #312]	@ 0x138
		    SENS2 = SENS2 + (int64_t)8 * TEMPP2;
 800a778:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800a77c:	17da      	asrs	r2, r3, #31
 800a77e:	653b      	str	r3, [r7, #80]	@ 0x50
 800a780:	657a      	str	r2, [r7, #84]	@ 0x54
 800a782:	f04f 0000 	mov.w	r0, #0
 800a786:	f04f 0100 	mov.w	r1, #0
 800a78a:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 800a78e:	462b      	mov	r3, r5
 800a790:	00d9      	lsls	r1, r3, #3
 800a792:	4623      	mov	r3, r4
 800a794:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 800a798:	4623      	mov	r3, r4
 800a79a:	00d8      	lsls	r0, r3, #3
 800a79c:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 800a7a0:	1814      	adds	r4, r2, r0
 800a7a2:	613c      	str	r4, [r7, #16]
 800a7a4:	414b      	adcs	r3, r1
 800a7a6:	617b      	str	r3, [r7, #20]
 800a7a8:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800a7ac:	e9c7 344c 	strd	r3, r4, [r7, #304]	@ 0x130
		}
	    TEMP -=  T2;
 800a7b0:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 800a7b4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a7b8:	1ad3      	subs	r3, r2, r3
 800a7ba:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
	    OFF  -=  OFF2;
 800a7be:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 800a7c2:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 800a7c6:	1a84      	subs	r4, r0, r2
 800a7c8:	60bc      	str	r4, [r7, #8]
 800a7ca:	eb61 0303 	sbc.w	r3, r1, r3
 800a7ce:	60fb      	str	r3, [r7, #12]
 800a7d0:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800a7d4:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
	    SENS -=  SENS2;
 800a7d8:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 800a7dc:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 800a7e0:	1a84      	subs	r4, r0, r2
 800a7e2:	603c      	str	r4, [r7, #0]
 800a7e4:	eb61 0303 	sbc.w	r3, r1, r3
 800a7e8:	607b      	str	r3, [r7, #4]
 800a7ea:	e9d7 3400 	ldrd	r3, r4, [r7]
 800a7ee:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
	}

	pMMG_Obj->pMMGData.pressure = ( ((((int64_t)pMMG_Obj->uncompData.uncompPressure * SENS) >> 21) - OFF ) >> 15 );
 800a7f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7f6:	695b      	ldr	r3, [r3, #20]
 800a7f8:	2200      	movs	r2, #0
 800a7fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a7fc:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800a7fe:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800a802:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 800a806:	462a      	mov	r2, r5
 800a808:	fb02 f203 	mul.w	r2, r2, r3
 800a80c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a810:	4621      	mov	r1, r4
 800a812:	fb01 f303 	mul.w	r3, r1, r3
 800a816:	4413      	add	r3, r2
 800a818:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 800a81c:	4621      	mov	r1, r4
 800a81e:	fba2 1201 	umull	r1, r2, r2, r1
 800a822:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800a826:	460a      	mov	r2, r1
 800a828:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 800a82c:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800a830:	4413      	add	r3, r2
 800a832:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a836:	f04f 0200 	mov.w	r2, #0
 800a83a:	f04f 0300 	mov.w	r3, #0
 800a83e:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 800a842:	4621      	mov	r1, r4
 800a844:	0d4a      	lsrs	r2, r1, #21
 800a846:	4629      	mov	r1, r5
 800a848:	ea42 22c1 	orr.w	r2, r2, r1, lsl #11
 800a84c:	4629      	mov	r1, r5
 800a84e:	154b      	asrs	r3, r1, #21
 800a850:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 800a854:	1a14      	subs	r4, r2, r0
 800a856:	643c      	str	r4, [r7, #64]	@ 0x40
 800a858:	eb63 0301 	sbc.w	r3, r3, r1
 800a85c:	647b      	str	r3, [r7, #68]	@ 0x44
 800a85e:	f04f 0200 	mov.w	r2, #0
 800a862:	f04f 0300 	mov.w	r3, #0
 800a866:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 800a86a:	4621      	mov	r1, r4
 800a86c:	0bca      	lsrs	r2, r1, #15
 800a86e:	4629      	mov	r1, r5
 800a870:	ea42 4241 	orr.w	r2, r2, r1, lsl #17
 800a874:	4629      	mov	r1, r5
 800a876:	13cb      	asrs	r3, r1, #15
 800a878:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a87c:	621a      	str	r2, [r3, #32]
	pMMG_Obj->pMMGData.temperature = TEMP;
 800a87e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a882:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 800a886:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800a888:	bf00      	nop
 800a88a:	f507 77ae 	add.w	r7, r7, #348	@ 0x15c
 800a88e:	46bd      	mov	sp, r7
 800a890:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800a894:	4770      	bx	lr
 800a896:	bf00      	nop
 800a898:	fffffa24 	.word	0xfffffa24

0800a89c <IOIF_pMMG_EnableCS>:
	pMMG_Obj->pMMGData.temperatureC = ( (double)(pMMG_Obj->pMMGData.temperature) / 100.0 );
}


/* Enable CS Pin */
void IOIF_pMMG_EnableCS(IOIF_pMMG_Obj_t* pMMG_Obj) {
 800a89c:	b580      	push	{r7, lr}
 800a89e:	b082      	sub	sp, #8
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	6078      	str	r0, [r7, #4]
	BSP_WriteGPIOPin(pMMG_Obj->pMMG_CS_GPIO_Port, pMMG_Obj->pMMG_CS_Pin, BSP_GPIO_PIN_RESET);
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	7858      	ldrb	r0, [r3, #1]
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	885b      	ldrh	r3, [r3, #2]
 800a8ac:	2200      	movs	r2, #0
 800a8ae:	4619      	mov	r1, r3
 800a8b0:	f000 fc5a 	bl	800b168 <BSP_WriteGPIOPin>
}
 800a8b4:	bf00      	nop
 800a8b6:	3708      	adds	r7, #8
 800a8b8:	46bd      	mov	sp, r7
 800a8ba:	bd80      	pop	{r7, pc}

0800a8bc <IOIF_pMMG_DisableCS>:

/* Disable CS Pin */
void IOIF_pMMG_DisableCS(IOIF_pMMG_Obj_t* pMMG_Obj) {
 800a8bc:	b580      	push	{r7, lr}
 800a8be:	b082      	sub	sp, #8
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	6078      	str	r0, [r7, #4]
	BSP_WriteGPIOPin(pMMG_Obj->pMMG_CS_GPIO_Port, pMMG_Obj->pMMG_CS_Pin, BSP_GPIO_PIN_SET);
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	7858      	ldrb	r0, [r3, #1]
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	885b      	ldrh	r3, [r3, #2]
 800a8cc:	2201      	movs	r2, #1
 800a8ce:	4619      	mov	r1, r3
 800a8d0:	f000 fc4a 	bl	800b168 <BSP_WriteGPIOPin>
}
 800a8d4:	bf00      	nop
 800a8d6:	3708      	adds	r7, #8
 800a8d8:	46bd      	mov	sp, r7
 800a8da:	bd80      	pop	{r7, pc}

0800a8dc <IOIF_pMMG_us_Delay>:


void IOIF_pMMG_us_Delay(uint32_t us_delay)
{
 800a8dc:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800a8e0:	b087      	sub	sp, #28
 800a8e2:	af00      	add	r7, sp, #0
 800a8e4:	6078      	str	r0, [r7, #4]
	uint32_t tickStart = DWT->CYCCNT;
 800a8e6:	4b22      	ldr	r3, [pc, #136]	@ (800a970 <IOIF_pMMG_us_Delay+0x94>)
 800a8e8:	685b      	ldr	r3, [r3, #4]
 800a8ea:	617b      	str	r3, [r7, #20]
	uint32_t tickDelay = us_delay * sysMHz;
 800a8ec:	687a      	ldr	r2, [r7, #4]
 800a8ee:	4613      	mov	r3, r2
 800a8f0:	011b      	lsls	r3, r3, #4
 800a8f2:	1a9b      	subs	r3, r3, r2
 800a8f4:	015b      	lsls	r3, r3, #5
 800a8f6:	613b      	str	r3, [r7, #16]

	if (tickStart > 4294967295 - (us_delay * sysMHz)) {
 800a8f8:	697b      	ldr	r3, [r7, #20]
 800a8fa:	2200      	movs	r2, #0
 800a8fc:	4698      	mov	r8, r3
 800a8fe:	4691      	mov	r9, r2
 800a900:	687a      	ldr	r2, [r7, #4]
 800a902:	4613      	mov	r3, r2
 800a904:	011b      	lsls	r3, r3, #4
 800a906:	1a9b      	subs	r3, r3, r2
 800a908:	015b      	lsls	r3, r3, #5
 800a90a:	461a      	mov	r2, r3
 800a90c:	2300      	movs	r3, #0
 800a90e:	4692      	mov	sl, r2
 800a910:	469b      	mov	fp, r3
 800a912:	2300      	movs	r3, #0
 800a914:	f1da 34ff 	rsbs	r4, sl, #4294967295
 800a918:	eb63 050b 	sbc.w	r5, r3, fp
 800a91c:	4544      	cmp	r4, r8
 800a91e:	eb75 0309 	sbcs.w	r3, r5, r9
 800a922:	da16      	bge.n	800a952 <IOIF_pMMG_us_Delay+0x76>
		uint32_t elapsed = 4294967295 - tickStart;
 800a924:	697b      	ldr	r3, [r7, #20]
 800a926:	43db      	mvns	r3, r3
 800a928:	60fb      	str	r3, [r7, #12]
		uint32_t remainder = tickDelay - elapsed;
 800a92a:	693a      	ldr	r2, [r7, #16]
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	1ad3      	subs	r3, r2, r3
 800a930:	60bb      	str	r3, [r7, #8]
		while ( DWT->CYCCNT >= tickStart && DWT->CYCCNT <= 4294967295 )
 800a932:	bf00      	nop
 800a934:	4b0e      	ldr	r3, [pc, #56]	@ (800a970 <IOIF_pMMG_us_Delay+0x94>)
 800a936:	685b      	ldr	r3, [r3, #4]
 800a938:	697a      	ldr	r2, [r7, #20]
 800a93a:	429a      	cmp	r2, r3
 800a93c:	d802      	bhi.n	800a944 <IOIF_pMMG_us_Delay+0x68>
 800a93e:	4b0c      	ldr	r3, [pc, #48]	@ (800a970 <IOIF_pMMG_us_Delay+0x94>)
 800a940:	685b      	ldr	r3, [r3, #4]
 800a942:	e7f7      	b.n	800a934 <IOIF_pMMG_us_Delay+0x58>
		{
		}
		while ( DWT->CYCCNT <= remainder)
 800a944:	bf00      	nop
 800a946:	4b0a      	ldr	r3, [pc, #40]	@ (800a970 <IOIF_pMMG_us_Delay+0x94>)
 800a948:	685b      	ldr	r3, [r3, #4]
 800a94a:	68ba      	ldr	r2, [r7, #8]
 800a94c:	429a      	cmp	r2, r3
 800a94e:	d2fa      	bcs.n	800a946 <IOIF_pMMG_us_Delay+0x6a>
	else {
	    while ( DWT->CYCCNT - tickStart <= tickDelay )
	    {
	    }
	}
}
 800a950:	e007      	b.n	800a962 <IOIF_pMMG_us_Delay+0x86>
	    while ( DWT->CYCCNT - tickStart <= tickDelay )
 800a952:	bf00      	nop
 800a954:	4b06      	ldr	r3, [pc, #24]	@ (800a970 <IOIF_pMMG_us_Delay+0x94>)
 800a956:	685a      	ldr	r2, [r3, #4]
 800a958:	697b      	ldr	r3, [r7, #20]
 800a95a:	1ad3      	subs	r3, r2, r3
 800a95c:	693a      	ldr	r2, [r7, #16]
 800a95e:	429a      	cmp	r2, r3
 800a960:	d2f8      	bcs.n	800a954 <IOIF_pMMG_us_Delay+0x78>
}
 800a962:	bf00      	nop
 800a964:	371c      	adds	r7, #28
 800a966:	46bd      	mov	sp, r7
 800a968:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800a96c:	4770      	bx	lr
 800a96e:	bf00      	nop
 800a970:	e0001000 	.word	0xe0001000

0800a974 <IOIF_pMMG_ReadUncompValue_multiple_2>:
	pMMG_Obj3->pMMGData.temperatureC = ( (double)(pMMG_Obj3->pMMGData.temperature) / 100.0 );
}



void IOIF_pMMG_ReadUncompValue_multiple_2(IOIF_pMMG_Obj_t* pMMG_Obj1, IOIF_pMMG_Obj_t* pMMG_Obj2) {
 800a974:	b580      	push	{r7, lr}
 800a976:	b086      	sub	sp, #24
 800a978:	af02      	add	r7, sp, #8
 800a97a:	6078      	str	r0, [r7, #4]
 800a97c:	6039      	str	r1, [r7, #0]
	uint8_t rxData2[3];

	/* ---------------------------------------------------------------------------- */

	/* (1) Pressure part */
	IOIF_pMMG_EnableCS(pMMG_Obj1);
 800a97e:	6878      	ldr	r0, [r7, #4]
 800a980:	f7ff ff8c 	bl	800a89c <IOIF_pMMG_EnableCS>
	IOIF_pMMG_EnableCS(pMMG_Obj2);
 800a984:	6838      	ldr	r0, [r7, #0]
 800a986:	f7ff ff89 	bl	800a89c <IOIF_pMMG_EnableCS>

	/* Setting the OSR */
	SPITxData = CONVERT_D1_OSR_DEFAULT_CMD | pressureOSR;
 800a98a:	4b9f      	ldr	r3, [pc, #636]	@ (800ac08 <IOIF_pMMG_ReadUncompValue_multiple_2+0x294>)
 800a98c:	781b      	ldrb	r3, [r3, #0]
 800a98e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a992:	b2da      	uxtb	r2, r3
 800a994:	4b9d      	ldr	r3, [pc, #628]	@ (800ac0c <IOIF_pMMG_ReadUncompValue_multiple_2+0x298>)
 800a996:	701a      	strb	r2, [r3, #0]
	BSP_RunSPIBlock(pMMG_Obj1->pMMG_hspi, &SPITxData, NULL, 1, 10, BSP_SPI_TRANSMIT);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	7818      	ldrb	r0, [r3, #0]
 800a99c:	2300      	movs	r3, #0
 800a99e:	9301      	str	r3, [sp, #4]
 800a9a0:	230a      	movs	r3, #10
 800a9a2:	9300      	str	r3, [sp, #0]
 800a9a4:	2301      	movs	r3, #1
 800a9a6:	2200      	movs	r2, #0
 800a9a8:	4998      	ldr	r1, [pc, #608]	@ (800ac0c <IOIF_pMMG_ReadUncompValue_multiple_2+0x298>)
 800a9aa:	f000 fc7d 	bl	800b2a8 <BSP_RunSPIBlock>
	BSP_RunSPIBlock(pMMG_Obj2->pMMG_hspi, &SPITxData, NULL, 1, 10, BSP_SPI_TRANSMIT);
 800a9ae:	683b      	ldr	r3, [r7, #0]
 800a9b0:	7818      	ldrb	r0, [r3, #0]
 800a9b2:	2300      	movs	r3, #0
 800a9b4:	9301      	str	r3, [sp, #4]
 800a9b6:	230a      	movs	r3, #10
 800a9b8:	9300      	str	r3, [sp, #0]
 800a9ba:	2301      	movs	r3, #1
 800a9bc:	2200      	movs	r2, #0
 800a9be:	4993      	ldr	r1, [pc, #588]	@ (800ac0c <IOIF_pMMG_ReadUncompValue_multiple_2+0x298>)
 800a9c0:	f000 fc72 	bl	800b2a8 <BSP_RunSPIBlock>


	if (pressureOSR == 0x00) {				// 0.54ms
 800a9c4:	4b90      	ldr	r3, [pc, #576]	@ (800ac08 <IOIF_pMMG_ReadUncompValue_multiple_2+0x294>)
 800a9c6:	781b      	ldrb	r3, [r3, #0]
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d104      	bne.n	800a9d6 <IOIF_pMMG_ReadUncompValue_multiple_2+0x62>
//		HAL_Delay(1);
		IOIF_pMMG_us_Delay(600);
 800a9cc:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800a9d0:	f7ff ff84 	bl	800a8dc <IOIF_pMMG_us_Delay>
 800a9d4:	e01e      	b.n	800aa14 <IOIF_pMMG_ReadUncompValue_multiple_2+0xa0>
	}
	else if (pressureOSR == 0x02) {			// 1.06ms
 800a9d6:	4b8c      	ldr	r3, [pc, #560]	@ (800ac08 <IOIF_pMMG_ReadUncompValue_multiple_2+0x294>)
 800a9d8:	781b      	ldrb	r3, [r3, #0]
 800a9da:	2b02      	cmp	r3, #2
 800a9dc:	d104      	bne.n	800a9e8 <IOIF_pMMG_ReadUncompValue_multiple_2+0x74>
//		HAL_Delay(2);
		IOIF_pMMG_us_Delay(1200);
 800a9de:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 800a9e2:	f7ff ff7b 	bl	800a8dc <IOIF_pMMG_us_Delay>
 800a9e6:	e015      	b.n	800aa14 <IOIF_pMMG_ReadUncompValue_multiple_2+0xa0>
	}
	else if (pressureOSR == 0x04) {			// 2.08ms
 800a9e8:	4b87      	ldr	r3, [pc, #540]	@ (800ac08 <IOIF_pMMG_ReadUncompValue_multiple_2+0x294>)
 800a9ea:	781b      	ldrb	r3, [r3, #0]
 800a9ec:	2b04      	cmp	r3, #4
 800a9ee:	d104      	bne.n	800a9fa <IOIF_pMMG_ReadUncompValue_multiple_2+0x86>
//		HAL_Delay(3);
		IOIF_pMMG_us_Delay(2200);
 800a9f0:	f640 0098 	movw	r0, #2200	@ 0x898
 800a9f4:	f7ff ff72 	bl	800a8dc <IOIF_pMMG_us_Delay>
 800a9f8:	e00c      	b.n	800aa14 <IOIF_pMMG_ReadUncompValue_multiple_2+0xa0>
	}
	else if (pressureOSR == 0x06) {			// 4.13ms
 800a9fa:	4b83      	ldr	r3, [pc, #524]	@ (800ac08 <IOIF_pMMG_ReadUncompValue_multiple_2+0x294>)
 800a9fc:	781b      	ldrb	r3, [r3, #0]
 800a9fe:	2b06      	cmp	r3, #6
 800aa00:	d104      	bne.n	800aa0c <IOIF_pMMG_ReadUncompValue_multiple_2+0x98>
//		HAL_Delay(5);
		IOIF_pMMG_us_Delay(4300);
 800aa02:	f241 00cc 	movw	r0, #4300	@ 0x10cc
 800aa06:	f7ff ff69 	bl	800a8dc <IOIF_pMMG_us_Delay>
 800aa0a:	e003      	b.n	800aa14 <IOIF_pMMG_ReadUncompValue_multiple_2+0xa0>
	}
	else {									// 8.22ms
//		HAL_Delay(10);
		IOIF_pMMG_us_Delay(9000);
 800aa0c:	f242 3028 	movw	r0, #9000	@ 0x2328
 800aa10:	f7ff ff64 	bl	800a8dc <IOIF_pMMG_us_Delay>
	}

	IOIF_pMMG_DisableCS(pMMG_Obj1);
 800aa14:	6878      	ldr	r0, [r7, #4]
 800aa16:	f7ff ff51 	bl	800a8bc <IOIF_pMMG_DisableCS>
	IOIF_pMMG_DisableCS(pMMG_Obj2);
 800aa1a:	6838      	ldr	r0, [r7, #0]
 800aa1c:	f7ff ff4e 	bl	800a8bc <IOIF_pMMG_DisableCS>

	/* Reading 24-bit ADC value */
	IOIF_pMMG_EnableCS(pMMG_Obj1);
 800aa20:	6878      	ldr	r0, [r7, #4]
 800aa22:	f7ff ff3b 	bl	800a89c <IOIF_pMMG_EnableCS>
	IOIF_pMMG_EnableCS(pMMG_Obj2);
 800aa26:	6838      	ldr	r0, [r7, #0]
 800aa28:	f7ff ff38 	bl	800a89c <IOIF_pMMG_EnableCS>

	SPITxData = READ_ADC_CMD;
 800aa2c:	4b77      	ldr	r3, [pc, #476]	@ (800ac0c <IOIF_pMMG_ReadUncompValue_multiple_2+0x298>)
 800aa2e:	2200      	movs	r2, #0
 800aa30:	701a      	strb	r2, [r3, #0]
	BSP_RunSPIBlock(pMMG_Obj1->pMMG_hspi, &SPITxData, NULL, 1, 10, BSP_SPI_TRANSMIT);
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	7818      	ldrb	r0, [r3, #0]
 800aa36:	2300      	movs	r3, #0
 800aa38:	9301      	str	r3, [sp, #4]
 800aa3a:	230a      	movs	r3, #10
 800aa3c:	9300      	str	r3, [sp, #0]
 800aa3e:	2301      	movs	r3, #1
 800aa40:	2200      	movs	r2, #0
 800aa42:	4972      	ldr	r1, [pc, #456]	@ (800ac0c <IOIF_pMMG_ReadUncompValue_multiple_2+0x298>)
 800aa44:	f000 fc30 	bl	800b2a8 <BSP_RunSPIBlock>
	BSP_RunSPIBlock(pMMG_Obj1->pMMG_hspi, NULL, rxData1, 3, 10, BSP_SPI_RECEIVE);
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	7818      	ldrb	r0, [r3, #0]
 800aa4c:	f107 020c 	add.w	r2, r7, #12
 800aa50:	2301      	movs	r3, #1
 800aa52:	9301      	str	r3, [sp, #4]
 800aa54:	230a      	movs	r3, #10
 800aa56:	9300      	str	r3, [sp, #0]
 800aa58:	2303      	movs	r3, #3
 800aa5a:	2100      	movs	r1, #0
 800aa5c:	f000 fc24 	bl	800b2a8 <BSP_RunSPIBlock>
	BSP_RunSPIBlock(pMMG_Obj2->pMMG_hspi, &SPITxData, NULL, 1, 10, BSP_SPI_TRANSMIT);
 800aa60:	683b      	ldr	r3, [r7, #0]
 800aa62:	7818      	ldrb	r0, [r3, #0]
 800aa64:	2300      	movs	r3, #0
 800aa66:	9301      	str	r3, [sp, #4]
 800aa68:	230a      	movs	r3, #10
 800aa6a:	9300      	str	r3, [sp, #0]
 800aa6c:	2301      	movs	r3, #1
 800aa6e:	2200      	movs	r2, #0
 800aa70:	4966      	ldr	r1, [pc, #408]	@ (800ac0c <IOIF_pMMG_ReadUncompValue_multiple_2+0x298>)
 800aa72:	f000 fc19 	bl	800b2a8 <BSP_RunSPIBlock>
	BSP_RunSPIBlock(pMMG_Obj2->pMMG_hspi, NULL, rxData2, 3, 10, BSP_SPI_RECEIVE);
 800aa76:	683b      	ldr	r3, [r7, #0]
 800aa78:	7818      	ldrb	r0, [r3, #0]
 800aa7a:	f107 0208 	add.w	r2, r7, #8
 800aa7e:	2301      	movs	r3, #1
 800aa80:	9301      	str	r3, [sp, #4]
 800aa82:	230a      	movs	r3, #10
 800aa84:	9300      	str	r3, [sp, #0]
 800aa86:	2303      	movs	r3, #3
 800aa88:	2100      	movs	r1, #0
 800aa8a:	f000 fc0d 	bl	800b2a8 <BSP_RunSPIBlock>

	IOIF_pMMG_DisableCS(pMMG_Obj1);
 800aa8e:	6878      	ldr	r0, [r7, #4]
 800aa90:	f7ff ff14 	bl	800a8bc <IOIF_pMMG_DisableCS>
	IOIF_pMMG_DisableCS(pMMG_Obj2);
 800aa94:	6838      	ldr	r0, [r7, #0]
 800aa96:	f7ff ff11 	bl	800a8bc <IOIF_pMMG_DisableCS>

	/* Convert the 24-bit raw data into a 32-bit useful integer data */
	pMMG_Obj1->uncompData.uncompPressure = ( ((uint32_t) rxData1[0] << 16) | ((uint32_t) rxData1[1] << 8) | ((uint32_t) rxData1[2]) );
 800aa9a:	7b3b      	ldrb	r3, [r7, #12]
 800aa9c:	041a      	lsls	r2, r3, #16
 800aa9e:	7b7b      	ldrb	r3, [r7, #13]
 800aaa0:	021b      	lsls	r3, r3, #8
 800aaa2:	4313      	orrs	r3, r2
 800aaa4:	7bba      	ldrb	r2, [r7, #14]
 800aaa6:	431a      	orrs	r2, r3
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	615a      	str	r2, [r3, #20]
	pMMG_Obj2->uncompData.uncompPressure = ( ((uint32_t) rxData2[0] << 16) | ((uint32_t) rxData2[1] << 8) | ((uint32_t) rxData2[2]) );
 800aaac:	7a3b      	ldrb	r3, [r7, #8]
 800aaae:	041a      	lsls	r2, r3, #16
 800aab0:	7a7b      	ldrb	r3, [r7, #9]
 800aab2:	021b      	lsls	r3, r3, #8
 800aab4:	4313      	orrs	r3, r2
 800aab6:	7aba      	ldrb	r2, [r7, #10]
 800aab8:	431a      	orrs	r2, r3
 800aaba:	683b      	ldr	r3, [r7, #0]
 800aabc:	615a      	str	r2, [r3, #20]
	/* ---------------------------------------------------------------------------- */


	/* (2) Temperature part */
	IOIF_pMMG_EnableCS(pMMG_Obj1);
 800aabe:	6878      	ldr	r0, [r7, #4]
 800aac0:	f7ff feec 	bl	800a89c <IOIF_pMMG_EnableCS>
	IOIF_pMMG_EnableCS(pMMG_Obj2);
 800aac4:	6838      	ldr	r0, [r7, #0]
 800aac6:	f7ff fee9 	bl	800a89c <IOIF_pMMG_EnableCS>

	/* Setting the OSR */
	SPITxData = CONVERT_D2_OSR_DEFAULT_CMD | temperatureOSR;
 800aaca:	4b51      	ldr	r3, [pc, #324]	@ (800ac10 <IOIF_pMMG_ReadUncompValue_multiple_2+0x29c>)
 800aacc:	781b      	ldrb	r3, [r3, #0]
 800aace:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 800aad2:	b2da      	uxtb	r2, r3
 800aad4:	4b4d      	ldr	r3, [pc, #308]	@ (800ac0c <IOIF_pMMG_ReadUncompValue_multiple_2+0x298>)
 800aad6:	701a      	strb	r2, [r3, #0]
	BSP_RunSPIBlock(pMMG_Obj1->pMMG_hspi, &SPITxData, NULL, 1, 10, BSP_SPI_TRANSMIT);
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	7818      	ldrb	r0, [r3, #0]
 800aadc:	2300      	movs	r3, #0
 800aade:	9301      	str	r3, [sp, #4]
 800aae0:	230a      	movs	r3, #10
 800aae2:	9300      	str	r3, [sp, #0]
 800aae4:	2301      	movs	r3, #1
 800aae6:	2200      	movs	r2, #0
 800aae8:	4948      	ldr	r1, [pc, #288]	@ (800ac0c <IOIF_pMMG_ReadUncompValue_multiple_2+0x298>)
 800aaea:	f000 fbdd 	bl	800b2a8 <BSP_RunSPIBlock>
	BSP_RunSPIBlock(pMMG_Obj2->pMMG_hspi, &SPITxData, NULL, 1, 10, BSP_SPI_TRANSMIT);
 800aaee:	683b      	ldr	r3, [r7, #0]
 800aaf0:	7818      	ldrb	r0, [r3, #0]
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	9301      	str	r3, [sp, #4]
 800aaf6:	230a      	movs	r3, #10
 800aaf8:	9300      	str	r3, [sp, #0]
 800aafa:	2301      	movs	r3, #1
 800aafc:	2200      	movs	r2, #0
 800aafe:	4943      	ldr	r1, [pc, #268]	@ (800ac0c <IOIF_pMMG_ReadUncompValue_multiple_2+0x298>)
 800ab00:	f000 fbd2 	bl	800b2a8 <BSP_RunSPIBlock>

	if (temperatureOSR == 0x00) {				// 0.54ms
 800ab04:	4b42      	ldr	r3, [pc, #264]	@ (800ac10 <IOIF_pMMG_ReadUncompValue_multiple_2+0x29c>)
 800ab06:	781b      	ldrb	r3, [r3, #0]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d104      	bne.n	800ab16 <IOIF_pMMG_ReadUncompValue_multiple_2+0x1a2>
//		HAL_Delay(1);
		IOIF_pMMG_us_Delay(600);
 800ab0c:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800ab10:	f7ff fee4 	bl	800a8dc <IOIF_pMMG_us_Delay>
 800ab14:	e01e      	b.n	800ab54 <IOIF_pMMG_ReadUncompValue_multiple_2+0x1e0>
	}
	else if (temperatureOSR == 0x02) {			// 1.06ms
 800ab16:	4b3e      	ldr	r3, [pc, #248]	@ (800ac10 <IOIF_pMMG_ReadUncompValue_multiple_2+0x29c>)
 800ab18:	781b      	ldrb	r3, [r3, #0]
 800ab1a:	2b02      	cmp	r3, #2
 800ab1c:	d104      	bne.n	800ab28 <IOIF_pMMG_ReadUncompValue_multiple_2+0x1b4>
//		HAL_Delay(2);
		IOIF_pMMG_us_Delay(1200);
 800ab1e:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 800ab22:	f7ff fedb 	bl	800a8dc <IOIF_pMMG_us_Delay>
 800ab26:	e015      	b.n	800ab54 <IOIF_pMMG_ReadUncompValue_multiple_2+0x1e0>
	}
	else if (temperatureOSR == 0x04) {			// 2.08ms
 800ab28:	4b39      	ldr	r3, [pc, #228]	@ (800ac10 <IOIF_pMMG_ReadUncompValue_multiple_2+0x29c>)
 800ab2a:	781b      	ldrb	r3, [r3, #0]
 800ab2c:	2b04      	cmp	r3, #4
 800ab2e:	d104      	bne.n	800ab3a <IOIF_pMMG_ReadUncompValue_multiple_2+0x1c6>
//		HAL_Delay(3);
		IOIF_pMMG_us_Delay(2200);
 800ab30:	f640 0098 	movw	r0, #2200	@ 0x898
 800ab34:	f7ff fed2 	bl	800a8dc <IOIF_pMMG_us_Delay>
 800ab38:	e00c      	b.n	800ab54 <IOIF_pMMG_ReadUncompValue_multiple_2+0x1e0>
	}
	else if (temperatureOSR == 0x06) {			// 4.13ms
 800ab3a:	4b35      	ldr	r3, [pc, #212]	@ (800ac10 <IOIF_pMMG_ReadUncompValue_multiple_2+0x29c>)
 800ab3c:	781b      	ldrb	r3, [r3, #0]
 800ab3e:	2b06      	cmp	r3, #6
 800ab40:	d104      	bne.n	800ab4c <IOIF_pMMG_ReadUncompValue_multiple_2+0x1d8>
//		HAL_Delay(5);
		IOIF_pMMG_us_Delay(4300);
 800ab42:	f241 00cc 	movw	r0, #4300	@ 0x10cc
 800ab46:	f7ff fec9 	bl	800a8dc <IOIF_pMMG_us_Delay>
 800ab4a:	e003      	b.n	800ab54 <IOIF_pMMG_ReadUncompValue_multiple_2+0x1e0>
	}
	else {										// 8.22ms
//		HAL_Delay(10);
		IOIF_pMMG_us_Delay(9000);
 800ab4c:	f242 3028 	movw	r0, #9000	@ 0x2328
 800ab50:	f7ff fec4 	bl	800a8dc <IOIF_pMMG_us_Delay>
	}

	IOIF_pMMG_DisableCS(pMMG_Obj1);
 800ab54:	6878      	ldr	r0, [r7, #4]
 800ab56:	f7ff feb1 	bl	800a8bc <IOIF_pMMG_DisableCS>
	IOIF_pMMG_DisableCS(pMMG_Obj2);
 800ab5a:	6838      	ldr	r0, [r7, #0]
 800ab5c:	f7ff feae 	bl	800a8bc <IOIF_pMMG_DisableCS>

	/* Reading 24-bit ADC value */
	IOIF_pMMG_EnableCS(pMMG_Obj1);
 800ab60:	6878      	ldr	r0, [r7, #4]
 800ab62:	f7ff fe9b 	bl	800a89c <IOIF_pMMG_EnableCS>
	IOIF_pMMG_EnableCS(pMMG_Obj2);
 800ab66:	6838      	ldr	r0, [r7, #0]
 800ab68:	f7ff fe98 	bl	800a89c <IOIF_pMMG_EnableCS>

	SPITxData = READ_ADC_CMD;
 800ab6c:	4b27      	ldr	r3, [pc, #156]	@ (800ac0c <IOIF_pMMG_ReadUncompValue_multiple_2+0x298>)
 800ab6e:	2200      	movs	r2, #0
 800ab70:	701a      	strb	r2, [r3, #0]
	BSP_RunSPIBlock(pMMG_Obj1->pMMG_hspi, &SPITxData, NULL, 1, 10, BSP_SPI_TRANSMIT);
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	7818      	ldrb	r0, [r3, #0]
 800ab76:	2300      	movs	r3, #0
 800ab78:	9301      	str	r3, [sp, #4]
 800ab7a:	230a      	movs	r3, #10
 800ab7c:	9300      	str	r3, [sp, #0]
 800ab7e:	2301      	movs	r3, #1
 800ab80:	2200      	movs	r2, #0
 800ab82:	4922      	ldr	r1, [pc, #136]	@ (800ac0c <IOIF_pMMG_ReadUncompValue_multiple_2+0x298>)
 800ab84:	f000 fb90 	bl	800b2a8 <BSP_RunSPIBlock>
	BSP_RunSPIBlock(pMMG_Obj1->pMMG_hspi, NULL, rxData1, 3, 10, BSP_SPI_RECEIVE);
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	7818      	ldrb	r0, [r3, #0]
 800ab8c:	f107 020c 	add.w	r2, r7, #12
 800ab90:	2301      	movs	r3, #1
 800ab92:	9301      	str	r3, [sp, #4]
 800ab94:	230a      	movs	r3, #10
 800ab96:	9300      	str	r3, [sp, #0]
 800ab98:	2303      	movs	r3, #3
 800ab9a:	2100      	movs	r1, #0
 800ab9c:	f000 fb84 	bl	800b2a8 <BSP_RunSPIBlock>
	BSP_RunSPIBlock(pMMG_Obj2->pMMG_hspi, &SPITxData, NULL, 1, 10, BSP_SPI_TRANSMIT);
 800aba0:	683b      	ldr	r3, [r7, #0]
 800aba2:	7818      	ldrb	r0, [r3, #0]
 800aba4:	2300      	movs	r3, #0
 800aba6:	9301      	str	r3, [sp, #4]
 800aba8:	230a      	movs	r3, #10
 800abaa:	9300      	str	r3, [sp, #0]
 800abac:	2301      	movs	r3, #1
 800abae:	2200      	movs	r2, #0
 800abb0:	4916      	ldr	r1, [pc, #88]	@ (800ac0c <IOIF_pMMG_ReadUncompValue_multiple_2+0x298>)
 800abb2:	f000 fb79 	bl	800b2a8 <BSP_RunSPIBlock>
	BSP_RunSPIBlock(pMMG_Obj2->pMMG_hspi, NULL, rxData2, 3, 10, BSP_SPI_RECEIVE);
 800abb6:	683b      	ldr	r3, [r7, #0]
 800abb8:	7818      	ldrb	r0, [r3, #0]
 800abba:	f107 0208 	add.w	r2, r7, #8
 800abbe:	2301      	movs	r3, #1
 800abc0:	9301      	str	r3, [sp, #4]
 800abc2:	230a      	movs	r3, #10
 800abc4:	9300      	str	r3, [sp, #0]
 800abc6:	2303      	movs	r3, #3
 800abc8:	2100      	movs	r1, #0
 800abca:	f000 fb6d 	bl	800b2a8 <BSP_RunSPIBlock>

	IOIF_pMMG_DisableCS(pMMG_Obj1);
 800abce:	6878      	ldr	r0, [r7, #4]
 800abd0:	f7ff fe74 	bl	800a8bc <IOIF_pMMG_DisableCS>
	IOIF_pMMG_DisableCS(pMMG_Obj2);
 800abd4:	6838      	ldr	r0, [r7, #0]
 800abd6:	f7ff fe71 	bl	800a8bc <IOIF_pMMG_DisableCS>

	/* Convert the 24-bit raw data into a 32-bit useful integer data */
	pMMG_Obj1->uncompData.uncompTemperature = ( ((uint32_t) rxData1[0] << 16) | ((uint32_t) rxData1[1] << 8) | ((uint32_t) rxData1[2]) );
 800abda:	7b3b      	ldrb	r3, [r7, #12]
 800abdc:	041a      	lsls	r2, r3, #16
 800abde:	7b7b      	ldrb	r3, [r7, #13]
 800abe0:	021b      	lsls	r3, r3, #8
 800abe2:	4313      	orrs	r3, r2
 800abe4:	7bba      	ldrb	r2, [r7, #14]
 800abe6:	431a      	orrs	r2, r3
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	619a      	str	r2, [r3, #24]
	pMMG_Obj2->uncompData.uncompTemperature = ( ((uint32_t) rxData2[0] << 16) | ((uint32_t) rxData2[1] << 8) | ((uint32_t) rxData2[2]) );
 800abec:	7a3b      	ldrb	r3, [r7, #8]
 800abee:	041a      	lsls	r2, r3, #16
 800abf0:	7a7b      	ldrb	r3, [r7, #9]
 800abf2:	021b      	lsls	r3, r3, #8
 800abf4:	4313      	orrs	r3, r2
 800abf6:	7aba      	ldrb	r2, [r7, #10]
 800abf8:	431a      	orrs	r2, r3
 800abfa:	683b      	ldr	r3, [r7, #0]
 800abfc:	619a      	str	r2, [r3, #24]
}
 800abfe:	bf00      	nop
 800ac00:	3710      	adds	r7, #16
 800ac02:	46bd      	mov	sp, r7
 800ac04:	bd80      	pop	{r7, pc}
 800ac06:	bf00      	nop
 800ac08:	24027dc5 	.word	0x24027dc5
 800ac0c:	24027dc4 	.word	0x24027dc4
 800ac10:	24027dc6 	.word	0x24027dc6
 800ac14:	00000000 	.word	0x00000000

0800ac18 <IOIF_pMMG_Update_multiple_2>:




void IOIF_pMMG_Update_multiple_2(IOIF_pMMG_Obj_t* pMMG_Obj1, IOIF_pMMG_Obj_t* pMMG_Obj2) {
 800ac18:	b580      	push	{r7, lr}
 800ac1a:	b082      	sub	sp, #8
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	6078      	str	r0, [r7, #4]
 800ac20:	6039      	str	r1, [r7, #0]
	IOIF_pMMG_ReadUncompValue_multiple_2(pMMG_Obj1, pMMG_Obj2);
 800ac22:	6839      	ldr	r1, [r7, #0]
 800ac24:	6878      	ldr	r0, [r7, #4]
 800ac26:	f7ff fea5 	bl	800a974 <IOIF_pMMG_ReadUncompValue_multiple_2>
	IOIF_pMMG_Convert(pMMG_Obj1);
 800ac2a:	6878      	ldr	r0, [r7, #4]
 800ac2c:	f7ff fbac 	bl	800a388 <IOIF_pMMG_Convert>
	IOIF_pMMG_Convert(pMMG_Obj2);
 800ac30:	6838      	ldr	r0, [r7, #0]
 800ac32:	f7ff fba9 	bl	800a388 <IOIF_pMMG_Convert>

	pMMG_Obj1->pMMGData.pressureKPa = ( (double)(pMMG_Obj1->pMMGData.pressure) / 1000.0 );
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	6a1b      	ldr	r3, [r3, #32]
 800ac3a:	ee07 3a90 	vmov	s15, r3
 800ac3e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800ac42:	ed9f 5b19 	vldr	d5, [pc, #100]	@ 800aca8 <IOIF_pMMG_Update_multiple_2+0x90>
 800ac46:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	ed83 7b0a 	vstr	d7, [r3, #40]	@ 0x28
	pMMG_Obj1->pMMGData.temperatureC = ( (double)(pMMG_Obj1->pMMGData.temperature) / 100.0 );
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac54:	ee07 3a90 	vmov	s15, r3
 800ac58:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800ac5c:	ed9f 5b14 	vldr	d5, [pc, #80]	@ 800acb0 <IOIF_pMMG_Update_multiple_2+0x98>
 800ac60:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	ed83 7b0c 	vstr	d7, [r3, #48]	@ 0x30

	pMMG_Obj2->pMMGData.pressureKPa = ( (double)(pMMG_Obj2->pMMGData.pressure) / 1000.0 );
 800ac6a:	683b      	ldr	r3, [r7, #0]
 800ac6c:	6a1b      	ldr	r3, [r3, #32]
 800ac6e:	ee07 3a90 	vmov	s15, r3
 800ac72:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800ac76:	ed9f 5b0c 	vldr	d5, [pc, #48]	@ 800aca8 <IOIF_pMMG_Update_multiple_2+0x90>
 800ac7a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800ac7e:	683b      	ldr	r3, [r7, #0]
 800ac80:	ed83 7b0a 	vstr	d7, [r3, #40]	@ 0x28
	pMMG_Obj2->pMMGData.temperatureC = ( (double)(pMMG_Obj2->pMMGData.temperature) / 100.0 );
 800ac84:	683b      	ldr	r3, [r7, #0]
 800ac86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac88:	ee07 3a90 	vmov	s15, r3
 800ac8c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800ac90:	ed9f 5b07 	vldr	d5, [pc, #28]	@ 800acb0 <IOIF_pMMG_Update_multiple_2+0x98>
 800ac94:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800ac98:	683b      	ldr	r3, [r7, #0]
 800ac9a:	ed83 7b0c 	vstr	d7, [r3, #48]	@ 0x30
}
 800ac9e:	bf00      	nop
 800aca0:	3708      	adds	r7, #8
 800aca2:	46bd      	mov	sp, r7
 800aca4:	bd80      	pop	{r7, pc}
 800aca6:	bf00      	nop
 800aca8:	00000000 	.word	0x00000000
 800acac:	408f4000 	.word	0x408f4000
 800acb0:	00000000 	.word	0x00000000
 800acb4:	40590000 	.word	0x40590000

0800acb8 <BSP_StartADCExCalib>:
 * @param calibMode Calibration mode (e.g., ADC_CALIB_OFFSET or ADC_CALIB_GAIN).
 * @param singleDiff Single-ended or differential mode (e.g., ADC_SINGLE_ENDED or ADC_DIFFERENTIAL).
 * @return HAL status.
 */
BSP_StatusTypeDef_t BSP_StartADCExCalib(BSP_ADC_t adc, uint32_t calibMode, uint32_t singleDiff)
{
 800acb8:	b580      	push	{r7, lr}
 800acba:	b086      	sub	sp, #24
 800acbc:	af00      	add	r7, sp, #0
 800acbe:	4603      	mov	r3, r0
 800acc0:	60b9      	str	r1, [r7, #8]
 800acc2:	607a      	str	r2, [r7, #4]
 800acc4:	73fb      	strb	r3, [r7, #15]
    ADC_HandleTypeDef* hadc = FindADCHandle(adc);
 800acc6:	7bfb      	ldrb	r3, [r7, #15]
 800acc8:	4618      	mov	r0, r3
 800acca:	f000 f88d 	bl	800ade8 <FindADCHandle>
 800acce:	6178      	str	r0, [r7, #20]

    return (BSP_StatusTypeDef_t)HAL_ADCEx_Calibration_Start(hadc, calibMode, singleDiff);
 800acd0:	687a      	ldr	r2, [r7, #4]
 800acd2:	68b9      	ldr	r1, [r7, #8]
 800acd4:	6978      	ldr	r0, [r7, #20]
 800acd6:	f004 f921 	bl	800ef1c <HAL_ADCEx_Calibration_Start>
 800acda:	4603      	mov	r3, r0
}
 800acdc:	4618      	mov	r0, r3
 800acde:	3718      	adds	r7, #24
 800ace0:	46bd      	mov	sp, r7
 800ace2:	bd80      	pop	{r7, pc}

0800ace4 <BSP_RunADCDMA>:
 * @param operation ADC operation type.
 * @return HAL status.
 * ! TODO: ADC Start DMA Circular mode
 */
BSP_StatusTypeDef_t BSP_RunADCDMA(BSP_ADC_t adc, uint32_t** ppData, uint32_t length, BSP_ADCOP_t operation)
{
 800ace4:	b580      	push	{r7, lr}
 800ace6:	b086      	sub	sp, #24
 800ace8:	af00      	add	r7, sp, #0
 800acea:	60b9      	str	r1, [r7, #8]
 800acec:	607a      	str	r2, [r7, #4]
 800acee:	461a      	mov	r2, r3
 800acf0:	4603      	mov	r3, r0
 800acf2:	73fb      	strb	r3, [r7, #15]
 800acf4:	4613      	mov	r3, r2
 800acf6:	73bb      	strb	r3, [r7, #14]
    ADC_HandleTypeDef* hadc = FindADCHandle(adc);
 800acf8:	7bfb      	ldrb	r3, [r7, #15]
 800acfa:	4618      	mov	r0, r3
 800acfc:	f000 f874 	bl	800ade8 <FindADCHandle>
 800ad00:	6138      	str	r0, [r7, #16]

    BSP_StatusTypeDef_t status = BSP_OK;
 800ad02:	2300      	movs	r3, #0
 800ad04:	75fb      	strb	r3, [r7, #23]
    switch (operation) {
 800ad06:	7bbb      	ldrb	r3, [r7, #14]
 800ad08:	2b06      	cmp	r3, #6
 800ad0a:	d002      	beq.n	800ad12 <BSP_RunADCDMA+0x2e>
 800ad0c:	2b07      	cmp	r3, #7
 800ad0e:	d00a      	beq.n	800ad26 <BSP_RunADCDMA+0x42>
 800ad10:	e00f      	b.n	800ad32 <BSP_RunADCDMA+0x4e>
        case BSP_ADC_START_DMA:
            status = (BSP_StatusTypeDef_t)HAL_ADC_Start_DMA(hadc, *ppData, length);
 800ad12:	68bb      	ldr	r3, [r7, #8]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	687a      	ldr	r2, [r7, #4]
 800ad18:	4619      	mov	r1, r3
 800ad1a:	6938      	ldr	r0, [r7, #16]
 800ad1c:	f003 f8dc 	bl	800ded8 <HAL_ADC_Start_DMA>
 800ad20:	4603      	mov	r3, r0
 800ad22:	75fb      	strb	r3, [r7, #23]
            break;
 800ad24:	e007      	b.n	800ad36 <BSP_RunADCDMA+0x52>
        case BSP_ADC_STOP_DMA:
            status = (BSP_StatusTypeDef_t)HAL_ADC_Stop_DMA(hadc);
 800ad26:	6938      	ldr	r0, [r7, #16]
 800ad28:	f003 f99a 	bl	800e060 <HAL_ADC_Stop_DMA>
 800ad2c:	4603      	mov	r3, r0
 800ad2e:	75fb      	strb	r3, [r7, #23]
            break;
 800ad30:	e001      	b.n	800ad36 <BSP_RunADCDMA+0x52>
        default:
            return BSP_ERROR; // Invalid operation
 800ad32:	2301      	movs	r3, #1
 800ad34:	e000      	b.n	800ad38 <BSP_RunADCDMA+0x54>
    }

    return status;
 800ad36:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad38:	4618      	mov	r0, r3
 800ad3a:	3718      	adds	r7, #24
 800ad3c:	46bd      	mov	sp, r7
 800ad3e:	bd80      	pop	{r7, pc}

0800ad40 <HAL_ADC_ConvCpltCallback>:
/**
 * @brief Callback executed when the ADC conversion is completed.
 * @param hadc HAL ADC handle.
 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800ad40:	b580      	push	{r7, lr}
 800ad42:	b082      	sub	sp, #8
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	6078      	str	r0, [r7, #4]
    UNUSED(hadc);

   	ExecuteADCCB(hadc, BSP_ADC_CONV_CPLT_CALLBACK);
 800ad48:	2100      	movs	r1, #0
 800ad4a:	6878      	ldr	r0, [r7, #4]
 800ad4c:	f000 f81c 	bl	800ad88 <ExecuteADCCB>
}
 800ad50:	bf00      	nop
 800ad52:	3708      	adds	r7, #8
 800ad54:	46bd      	mov	sp, r7
 800ad56:	bd80      	pop	{r7, pc}

0800ad58 <HAL_ADC_ConvHalfCpltCallback>:
/**
 * @brief Callback executed when half of the ADC conversion is completed.
 * @param hadc HAL ADC handle.
 */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800ad58:	b580      	push	{r7, lr}
 800ad5a:	b082      	sub	sp, #8
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	6078      	str	r0, [r7, #4]
    UNUSED(hadc);

   	ExecuteADCCB(hadc, BSP_ADC_CONV_HALF_CPLT_CALLBACK);
 800ad60:	2101      	movs	r1, #1
 800ad62:	6878      	ldr	r0, [r7, #4]
 800ad64:	f000 f810 	bl	800ad88 <ExecuteADCCB>
}
 800ad68:	bf00      	nop
 800ad6a:	3708      	adds	r7, #8
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	bd80      	pop	{r7, pc}

0800ad70 <HAL_ADC_ErrorCallback>:
/**
 * @brief Callback executed when an ADC error occurs.
 * @param hadc HAL ADC handle.
 */
void HAL_ADC_ErrorCallback(ADC_HandleTypeDef* hadc)
{
 800ad70:	b580      	push	{r7, lr}
 800ad72:	b082      	sub	sp, #8
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	6078      	str	r0, [r7, #4]
    UNUSED(hadc);

   	ExecuteADCCB(hadc, BSP_ADC_ERROR_CALLBACK);
 800ad78:	2103      	movs	r1, #3
 800ad7a:	6878      	ldr	r0, [r7, #4]
 800ad7c:	f000 f804 	bl	800ad88 <ExecuteADCCB>
}
 800ad80:	bf00      	nop
 800ad82:	3708      	adds	r7, #8
 800ad84:	46bd      	mov	sp, r7
 800ad86:	bd80      	pop	{r7, pc}

0800ad88 <ExecuteADCCB>:
 * @brief Execute an ADC callback
 * @param hadc HAL adc handle.
 * @param callbackType Callback type
 */
static void ExecuteADCCB(ADC_HandleTypeDef* hadc, BSP_ADCCBType_t callbackType) 
{
 800ad88:	b580      	push	{r7, lr}
 800ad8a:	b086      	sub	sp, #24
 800ad8c:	af00      	add	r7, sp, #0
 800ad8e:	6078      	str	r0, [r7, #4]
 800ad90:	460b      	mov	r3, r1
 800ad92:	70fb      	strb	r3, [r7, #3]
    BSP_ADC_t adc = FindADCEnum(hadc);
 800ad94:	6878      	ldr	r0, [r7, #4]
 800ad96:	f000 f84b 	bl	800ae30 <FindADCEnum>
 800ad9a:	4603      	mov	r3, r0
 800ad9c:	75fb      	strb	r3, [r7, #23]
    if (adc < BSP_ADC_COUNT) {
 800ad9e:	7dfb      	ldrb	r3, [r7, #23]
 800ada0:	2b03      	cmp	r3, #3
 800ada2:	d81b      	bhi.n	800addc <ExecuteADCCB+0x54>
        BSP_ADCCBPtr_t callback = bsp_adcCB[adc].callbacks[callbackType];
 800ada4:	7dfa      	ldrb	r2, [r7, #23]
 800ada6:	78fb      	ldrb	r3, [r7, #3]
 800ada8:	490e      	ldr	r1, [pc, #56]	@ (800ade4 <ExecuteADCCB+0x5c>)
 800adaa:	2026      	movs	r0, #38	@ 0x26
 800adac:	fb00 f202 	mul.w	r2, r0, r2
 800adb0:	4413      	add	r3, r2
 800adb2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800adb6:	613b      	str	r3, [r7, #16]
        void* params = bsp_adcCB[adc].params[callbackType];
 800adb8:	7dfa      	ldrb	r2, [r7, #23]
 800adba:	78fb      	ldrb	r3, [r7, #3]
 800adbc:	4909      	ldr	r1, [pc, #36]	@ (800ade4 <ExecuteADCCB+0x5c>)
 800adbe:	2026      	movs	r0, #38	@ 0x26
 800adc0:	fb00 f202 	mul.w	r2, r0, r2
 800adc4:	4413      	add	r3, r2
 800adc6:	3312      	adds	r3, #18
 800adc8:	009b      	lsls	r3, r3, #2
 800adca:	440b      	add	r3, r1
 800adcc:	685b      	ldr	r3, [r3, #4]
 800adce:	60fb      	str	r3, [r7, #12]
        if (callback) {
 800add0:	693b      	ldr	r3, [r7, #16]
 800add2:	2b00      	cmp	r3, #0
 800add4:	d002      	beq.n	800addc <ExecuteADCCB+0x54>
            callback(params); // Executes the custom callback with the specified parameters
 800add6:	693b      	ldr	r3, [r7, #16]
 800add8:	68f8      	ldr	r0, [r7, #12]
 800adda:	4798      	blx	r3
        }
    }
}
 800addc:	bf00      	nop
 800adde:	3718      	adds	r7, #24
 800ade0:	46bd      	mov	sp, r7
 800ade2:	bd80      	pop	{r7, pc}
 800ade4:	24027dc8 	.word	0x24027dc8

0800ade8 <FindADCHandle>:
 * @brief Find the ADC handle corresponding to the specified ADC enumeration
 * @param adc ADC enumeration
 * @return Pointer to ADC handle or NULL if not found
 */
static ADC_HandleTypeDef* FindADCHandle(BSP_ADC_t adc) 
{
 800ade8:	b480      	push	{r7}
 800adea:	b085      	sub	sp, #20
 800adec:	af00      	add	r7, sp, #0
 800adee:	4603      	mov	r3, r0
 800adf0:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < ARRAY_SIZE(bsp_adcMap); i++) {
 800adf2:	2300      	movs	r3, #0
 800adf4:	60fb      	str	r3, [r7, #12]
 800adf6:	e00f      	b.n	800ae18 <FindADCHandle+0x30>
        if (bsp_adcMap[i].adc == adc) {
 800adf8:	4a0c      	ldr	r2, [pc, #48]	@ (800ae2c <FindADCHandle+0x44>)
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 800ae00:	79fa      	ldrb	r2, [r7, #7]
 800ae02:	429a      	cmp	r2, r3
 800ae04:	d105      	bne.n	800ae12 <FindADCHandle+0x2a>
            return bsp_adcMap[i].handle;
 800ae06:	4a09      	ldr	r2, [pc, #36]	@ (800ae2c <FindADCHandle+0x44>)
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	00db      	lsls	r3, r3, #3
 800ae0c:	4413      	add	r3, r2
 800ae0e:	685b      	ldr	r3, [r3, #4]
 800ae10:	e006      	b.n	800ae20 <FindADCHandle+0x38>
    for (int i = 0; i < ARRAY_SIZE(bsp_adcMap); i++) {
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	3301      	adds	r3, #1
 800ae16:	60fb      	str	r3, [r7, #12]
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	2b03      	cmp	r3, #3
 800ae1c:	d9ec      	bls.n	800adf8 <FindADCHandle+0x10>
        }
    }
    return NULL;
 800ae1e:	2300      	movs	r3, #0
}
 800ae20:	4618      	mov	r0, r3
 800ae22:	3714      	adds	r7, #20
 800ae24:	46bd      	mov	sp, r7
 800ae26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae2a:	4770      	bx	lr
 800ae2c:	2400008c 	.word	0x2400008c

0800ae30 <FindADCEnum>:

static BSP_ADC_t FindADCEnum(ADC_HandleTypeDef* hadc)
{
 800ae30:	b480      	push	{r7}
 800ae32:	b085      	sub	sp, #20
 800ae34:	af00      	add	r7, sp, #0
 800ae36:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < ARRAY_SIZE(bsp_adcMap); i++) {
 800ae38:	2300      	movs	r3, #0
 800ae3a:	60fb      	str	r3, [r7, #12]
 800ae3c:	e00f      	b.n	800ae5e <FindADCEnum+0x2e>
        if (bsp_adcMap[i].handle == hadc) {
 800ae3e:	4a0d      	ldr	r2, [pc, #52]	@ (800ae74 <FindADCEnum+0x44>)
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	00db      	lsls	r3, r3, #3
 800ae44:	4413      	add	r3, r2
 800ae46:	685b      	ldr	r3, [r3, #4]
 800ae48:	687a      	ldr	r2, [r7, #4]
 800ae4a:	429a      	cmp	r2, r3
 800ae4c:	d104      	bne.n	800ae58 <FindADCEnum+0x28>
            return bsp_adcMap[i].adc;
 800ae4e:	4a09      	ldr	r2, [pc, #36]	@ (800ae74 <FindADCEnum+0x44>)
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 800ae56:	e006      	b.n	800ae66 <FindADCEnum+0x36>
    for (int i = 0; i < ARRAY_SIZE(bsp_adcMap); i++) {
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	3301      	adds	r3, #1
 800ae5c:	60fb      	str	r3, [r7, #12]
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	2b03      	cmp	r3, #3
 800ae62:	d9ec      	bls.n	800ae3e <FindADCEnum+0xe>
        }
    }
    return BSP_ERROR;
 800ae64:	2301      	movs	r3, #1
}
 800ae66:	4618      	mov	r0, r3
 800ae68:	3714      	adds	r7, #20
 800ae6a:	46bd      	mov	sp, r7
 800ae6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae70:	4770      	bx	lr
 800ae72:	bf00      	nop
 800ae74:	2400008c 	.word	0x2400008c

0800ae78 <BSP_ConfigFDCANFilter>:
 * @param fdcan Identifier for the FDCAN peripheral.
 * @param sFilterConfig Pointer to a BSPFDCAN_FilterTypeDef structure that contains the configuration information for the specified filter.
 * @return BSP_StatusTypeDef_t BSP status.
 */
BSP_StatusTypeDef_t BSP_ConfigFDCANFilter(BSP_FDCAN_t fdcan, BSP_FDCANFilterTypeDef_t* sFilterConfig)
{
 800ae78:	b580      	push	{r7, lr}
 800ae7a:	b084      	sub	sp, #16
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	4603      	mov	r3, r0
 800ae80:	6039      	str	r1, [r7, #0]
 800ae82:	71fb      	strb	r3, [r7, #7]
    FDCAN_HandleTypeDef* hfdcan = FindFdcanHandle(fdcan);
 800ae84:	79fb      	ldrb	r3, [r7, #7]
 800ae86:	4618      	mov	r0, r3
 800ae88:	f000 f926 	bl	800b0d8 <FindFdcanHandle>
 800ae8c:	60f8      	str	r0, [r7, #12]

    return (BSP_StatusTypeDef_t)HAL_FDCAN_ConfigFilter(hfdcan, (FDCAN_FilterTypeDef*)sFilterConfig);
 800ae8e:	6839      	ldr	r1, [r7, #0]
 800ae90:	68f8      	ldr	r0, [r7, #12]
 800ae92:	f007 fb27 	bl	80124e4 <HAL_FDCAN_ConfigFilter>
 800ae96:	4603      	mov	r3, r0
}
 800ae98:	4618      	mov	r0, r3
 800ae9a:	3710      	adds	r7, #16
 800ae9c:	46bd      	mov	sp, r7
 800ae9e:	bd80      	pop	{r7, pc}

0800aea0 <BSP_ConfigFDCANGlobalFilter>:
 * @param rejectRemoteStd Filter or reject all the remote 11-bit IDs frames. This parameter can be a value of FDCAN_Reject_Remote_Frames.
 * @param rejectRemoteExt Filter or reject all the remote 29-bit IDs frames. This parameter can be a value of FDCAN_Reject_Remote_Frames.
 * @return BSP_StatusTypeDef_t HAL status.
 */
BSP_StatusTypeDef_t BSP_ConfigFDCANGlobalFilter(BSP_FDCAN_t fdcan, uint32_t nonMatchingStd, uint32_t nonMatchingExt, uint32_t rejectRemoteStd, uint32_t rejectRemoteExt)
{
 800aea0:	b580      	push	{r7, lr}
 800aea2:	b088      	sub	sp, #32
 800aea4:	af02      	add	r7, sp, #8
 800aea6:	60b9      	str	r1, [r7, #8]
 800aea8:	607a      	str	r2, [r7, #4]
 800aeaa:	603b      	str	r3, [r7, #0]
 800aeac:	4603      	mov	r3, r0
 800aeae:	73fb      	strb	r3, [r7, #15]
    FDCAN_HandleTypeDef* hfdcan = FindFdcanHandle(fdcan);
 800aeb0:	7bfb      	ldrb	r3, [r7, #15]
 800aeb2:	4618      	mov	r0, r3
 800aeb4:	f000 f910 	bl	800b0d8 <FindFdcanHandle>
 800aeb8:	6178      	str	r0, [r7, #20]

    return (BSP_StatusTypeDef_t)HAL_FDCAN_ConfigGlobalFilter(hfdcan, nonMatchingStd, nonMatchingExt, rejectRemoteStd, rejectRemoteExt);
 800aeba:	6a3b      	ldr	r3, [r7, #32]
 800aebc:	9300      	str	r3, [sp, #0]
 800aebe:	683b      	ldr	r3, [r7, #0]
 800aec0:	687a      	ldr	r2, [r7, #4]
 800aec2:	68b9      	ldr	r1, [r7, #8]
 800aec4:	6978      	ldr	r0, [r7, #20]
 800aec6:	f007 fb83 	bl	80125d0 <HAL_FDCAN_ConfigGlobalFilter>
 800aeca:	4603      	mov	r3, r0
}
 800aecc:	4618      	mov	r0, r3
 800aece:	3718      	adds	r7, #24
 800aed0:	46bd      	mov	sp, r7
 800aed2:	bd80      	pop	{r7, pc}

0800aed4 <BSP_ConfigFDCANTxDelay>:
 * @param tdcOffset Transmitter Delay Compensation Offset. This parameter must be a number between 0x00 and 0x7F.
 * @param tdcFilter Transmitter Delay Compensation Filter Window Length. This parameter must be a number between 0x00 and 0x7F.
 * @return BSP_StatusTypeDef_t BSP status.
 */
BSP_StatusTypeDef_t BSP_ConfigFDCANTxDelay(BSP_FDCAN_t fdcan, uint32_t tdcFilter)
{
 800aed4:	b580      	push	{r7, lr}
 800aed6:	b084      	sub	sp, #16
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	4603      	mov	r3, r0
 800aedc:	6039      	str	r1, [r7, #0]
 800aede:	71fb      	strb	r3, [r7, #7]
    FDCAN_HandleTypeDef* hfdcan = FindFdcanHandle(fdcan);
 800aee0:	79fb      	ldrb	r3, [r7, #7]
 800aee2:	4618      	mov	r0, r3
 800aee4:	f000 f8f8 	bl	800b0d8 <FindFdcanHandle>
 800aee8:	60f8      	str	r0, [r7, #12]

    return (BSP_StatusTypeDef_t)HAL_FDCAN_ConfigTxDelayCompensation(hfdcan, hfdcan->Init.DataPrescaler * hfdcan->Init.DataTimeSeg1, tdcFilter);
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aeee:	68fa      	ldr	r2, [r7, #12]
 800aef0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800aef2:	fb02 f303 	mul.w	r3, r2, r3
 800aef6:	683a      	ldr	r2, [r7, #0]
 800aef8:	4619      	mov	r1, r3
 800aefa:	68f8      	ldr	r0, [r7, #12]
 800aefc:	f007 fb95 	bl	801262a <HAL_FDCAN_ConfigTxDelayCompensation>
 800af00:	4603      	mov	r3, r0
}
 800af02:	4618      	mov	r0, r3
 800af04:	3710      	adds	r7, #16
 800af06:	46bd      	mov	sp, r7
 800af08:	bd80      	pop	{r7, pc}

0800af0a <BSP_EnableFDCANTxDelay>:
 * @brief Enables the transmitter delay compensation on the specified FDCAN peripheral.
 * @param fdcan Identifier for the FDCAN peripheral.
 * @return BSP_StatusTypeDef_t BSP status.
 */
BSP_StatusTypeDef_t BSP_EnableFDCANTxDelay(BSP_FDCAN_t fdcan)
{
 800af0a:	b580      	push	{r7, lr}
 800af0c:	b084      	sub	sp, #16
 800af0e:	af00      	add	r7, sp, #0
 800af10:	4603      	mov	r3, r0
 800af12:	71fb      	strb	r3, [r7, #7]
    FDCAN_HandleTypeDef* hfdcan = FindFdcanHandle(fdcan);
 800af14:	79fb      	ldrb	r3, [r7, #7]
 800af16:	4618      	mov	r0, r3
 800af18:	f000 f8de 	bl	800b0d8 <FindFdcanHandle>
 800af1c:	60f8      	str	r0, [r7, #12]

    return (BSP_StatusTypeDef_t)HAL_FDCAN_EnableTxDelayCompensation(hfdcan);
 800af1e:	68f8      	ldr	r0, [r7, #12]
 800af20:	f007 fba7 	bl	8012672 <HAL_FDCAN_EnableTxDelayCompensation>
 800af24:	4603      	mov	r3, r0
}
 800af26:	4618      	mov	r0, r3
 800af28:	3710      	adds	r7, #16
 800af2a:	46bd      	mov	sp, r7
 800af2c:	bd80      	pop	{r7, pc}

0800af2e <BSP_ActivateFDCANNotification>:
 * @param activeIT Indicates which interrupts will be enabled. This parameter can be any combination of FDCAN_Interrupts.
 * @param buffIndex Tx Buffer Indexes. This parameter can be any combination of FDCAN_Tx_location. This parameter is ignored if activeIT does not include one of the following: FDCAN_IT_TX_COMPLETE, FDCAN_IT_TX_ABORT_COMPLETE.
 * @return BSP_StatusTypeDef_t BSP status.
 */
BSP_StatusTypeDef_t BSP_ActivateFDCANNotification(BSP_FDCAN_t fdcan, uint32_t activeIT, uint32_t buffIndex)
{
 800af2e:	b580      	push	{r7, lr}
 800af30:	b086      	sub	sp, #24
 800af32:	af00      	add	r7, sp, #0
 800af34:	4603      	mov	r3, r0
 800af36:	60b9      	str	r1, [r7, #8]
 800af38:	607a      	str	r2, [r7, #4]
 800af3a:	73fb      	strb	r3, [r7, #15]
    FDCAN_HandleTypeDef* hfdcan = FindFdcanHandle(fdcan);
 800af3c:	7bfb      	ldrb	r3, [r7, #15]
 800af3e:	4618      	mov	r0, r3
 800af40:	f000 f8ca 	bl	800b0d8 <FindFdcanHandle>
 800af44:	6178      	str	r0, [r7, #20]

    return (BSP_StatusTypeDef_t)HAL_FDCAN_ActivateNotification(hfdcan, activeIT, buffIndex);
 800af46:	687a      	ldr	r2, [r7, #4]
 800af48:	68b9      	ldr	r1, [r7, #8]
 800af4a:	6978      	ldr	r0, [r7, #20]
 800af4c:	f007 fda6 	bl	8012a9c <HAL_FDCAN_ActivateNotification>
 800af50:	4603      	mov	r3, r0
}
 800af52:	4618      	mov	r0, r3
 800af54:	3718      	adds	r7, #24
 800af56:	46bd      	mov	sp, r7
 800af58:	bd80      	pop	{r7, pc}

0800af5a <BSP_StartFDCAN>:
 * @brief Starts the FDCAN module on the specified FDCAN peripheral.
 * @param fdcan Identifier for the FDCAN peripheral.
 * @return BSP_StatusTypeDef_t BSP status.
 */
BSP_StatusTypeDef_t BSP_StartFDCAN(BSP_FDCAN_t fdcan)
{
 800af5a:	b580      	push	{r7, lr}
 800af5c:	b084      	sub	sp, #16
 800af5e:	af00      	add	r7, sp, #0
 800af60:	4603      	mov	r3, r0
 800af62:	71fb      	strb	r3, [r7, #7]
    FDCAN_HandleTypeDef* hfdcan = FindFdcanHandle(fdcan);
 800af64:	79fb      	ldrb	r3, [r7, #7]
 800af66:	4618      	mov	r0, r3
 800af68:	f000 f8b6 	bl	800b0d8 <FindFdcanHandle>
 800af6c:	60f8      	str	r0, [r7, #12]

    return (BSP_StatusTypeDef_t)HAL_FDCAN_Start(hfdcan);
 800af6e:	68f8      	ldr	r0, [r7, #12]
 800af70:	f007 fba2 	bl	80126b8 <HAL_FDCAN_Start>
 800af74:	4603      	mov	r3, r0
}
 800af76:	4618      	mov	r0, r3
 800af78:	3710      	adds	r7, #16
 800af7a:	46bd      	mov	sp, r7
 800af7c:	bd80      	pop	{r7, pc}

0800af7e <BSP_AddFDCANMsgToTxQ>:
 * @param pTxHeader Pointer to a BSPFDCAN_TxHeaderTypeDef structure.
 * @param pTxData Pointer to a buffer containing the payload of the Tx frame.
 * @return BSP_StatusTypeDef_t BSP status.
 */
BSP_StatusTypeDef_t BSP_AddFDCANMsgToTxQ(BSP_FDCAN_t fdcan, BSP_FDCANTxHeaderTypeDef_t* pTxHeader, uint8_t* pTxData)
{
 800af7e:	b580      	push	{r7, lr}
 800af80:	b086      	sub	sp, #24
 800af82:	af00      	add	r7, sp, #0
 800af84:	4603      	mov	r3, r0
 800af86:	60b9      	str	r1, [r7, #8]
 800af88:	607a      	str	r2, [r7, #4]
 800af8a:	73fb      	strb	r3, [r7, #15]
    FDCAN_HandleTypeDef* hfdcan = FindFdcanHandle(fdcan);
 800af8c:	7bfb      	ldrb	r3, [r7, #15]
 800af8e:	4618      	mov	r0, r3
 800af90:	f000 f8a2 	bl	800b0d8 <FindFdcanHandle>
 800af94:	6178      	str	r0, [r7, #20]
//#else
//    status = (HAL_StatusTypeDef)HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, (FDCAN_TxHeaderTypeDef*)pTxHeader, pTxData);
//#endif /* _USE_SEMAPHORE */

    /* Debug - No Semaphore */
    return (BSP_StatusTypeDef_t)HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, (FDCAN_TxHeaderTypeDef*)pTxHeader, pTxData);
 800af96:	687a      	ldr	r2, [r7, #4]
 800af98:	68b9      	ldr	r1, [r7, #8]
 800af9a:	6978      	ldr	r0, [r7, #20]
 800af9c:	f007 fbb7 	bl	801270e <HAL_FDCAN_AddMessageToTxFifoQ>
 800afa0:	4603      	mov	r3, r0
}
 800afa2:	4618      	mov	r0, r3
 800afa4:	3718      	adds	r7, #24
 800afa6:	46bd      	mov	sp, r7
 800afa8:	bd80      	pop	{r7, pc}

0800afaa <BSP_GetFDCANRxMsg>:
 * @param pRxHeader Pointer to a BSPFDCAN_RxHeaderTypeDef structure.
 * @param pRxData Pointer to a buffer where the payload of the Rx frame will be stored.
 * @return BSP_StatusTypeDef_t BSP status.
 */
BSP_StatusTypeDef_t BSP_GetFDCANRxMsg(BSP_FDCAN_t fdcan, uint32_t rxLocation, BSP_FDCANRxHeaderTypeDef_t* pRxHeader, uint8_t* pRxData)
{
 800afaa:	b580      	push	{r7, lr}
 800afac:	b086      	sub	sp, #24
 800afae:	af00      	add	r7, sp, #0
 800afb0:	60b9      	str	r1, [r7, #8]
 800afb2:	607a      	str	r2, [r7, #4]
 800afb4:	603b      	str	r3, [r7, #0]
 800afb6:	4603      	mov	r3, r0
 800afb8:	73fb      	strb	r3, [r7, #15]
    FDCAN_HandleTypeDef* hfdcan = FindFdcanHandle(fdcan);
 800afba:	7bfb      	ldrb	r3, [r7, #15]
 800afbc:	4618      	mov	r0, r3
 800afbe:	f000 f88b 	bl	800b0d8 <FindFdcanHandle>
 800afc2:	6178      	str	r0, [r7, #20]
//#else
//    status = (HAL_StatusTypeDef)HAL_FDCAN_GetRxMessage(hfdcan, rxLocation, (FDCAN_RxHeaderTypeDef*)pRxHeader, pRxData);
//#endif /* _USE_SEMAPHORE */

    /* Debug - No Semaphore */
    return (BSP_StatusTypeDef_t)HAL_FDCAN_GetRxMessage(hfdcan, rxLocation, (FDCAN_RxHeaderTypeDef*)pRxHeader, pRxData);
 800afc4:	683b      	ldr	r3, [r7, #0]
 800afc6:	687a      	ldr	r2, [r7, #4]
 800afc8:	68b9      	ldr	r1, [r7, #8]
 800afca:	6978      	ldr	r0, [r7, #20]
 800afcc:	f007 fbfa 	bl	80127c4 <HAL_FDCAN_GetRxMessage>
 800afd0:	4603      	mov	r3, r0
}
 800afd2:	4618      	mov	r0, r3
 800afd4:	3718      	adds	r7, #24
 800afd6:	46bd      	mov	sp, r7
 800afd8:	bd80      	pop	{r7, pc}
	...

0800afdc <BSP_SetFDCANCB>:
 * @param callback Function pointer to the custom callback function.
 * @param params Pointer to any parameters that the custom callback function may need.
 * ! This is Rx FIFO only 
 */
void BSP_SetFDCANCB(BSP_FDCAN_t fdcan, BSP_FDCANCBType_t callbackType, BSP_FDCANRxFifoxCBPtr_t callback, void* params)
{
 800afdc:	b480      	push	{r7}
 800afde:	b085      	sub	sp, #20
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	60ba      	str	r2, [r7, #8]
 800afe4:	607b      	str	r3, [r7, #4]
 800afe6:	4603      	mov	r3, r0
 800afe8:	73fb      	strb	r3, [r7, #15]
 800afea:	460b      	mov	r3, r1
 800afec:	73bb      	strb	r3, [r7, #14]
    if (fdcan < BSP_FDCAN_COUNT && callbackType < BSP_FDCAN_CALLBACK_TYPE_COUNT && callback) {
 800afee:	7bfb      	ldrb	r3, [r7, #15]
 800aff0:	2b02      	cmp	r3, #2
 800aff2:	d81d      	bhi.n	800b030 <BSP_SetFDCANCB+0x54>
 800aff4:	7bbb      	ldrb	r3, [r7, #14]
 800aff6:	2b10      	cmp	r3, #16
 800aff8:	d81a      	bhi.n	800b030 <BSP_SetFDCANCB+0x54>
 800affa:	68bb      	ldr	r3, [r7, #8]
 800affc:	2b00      	cmp	r3, #0
 800affe:	d017      	beq.n	800b030 <BSP_SetFDCANCB+0x54>
        bsp_fdcanCB[fdcan].callbacks[callbackType] = callback;
 800b000:	7bfa      	ldrb	r2, [r7, #15]
 800b002:	7bb9      	ldrb	r1, [r7, #14]
 800b004:	480d      	ldr	r0, [pc, #52]	@ (800b03c <BSP_SetFDCANCB+0x60>)
 800b006:	4613      	mov	r3, r2
 800b008:	011b      	lsls	r3, r3, #4
 800b00a:	4413      	add	r3, r2
 800b00c:	005b      	lsls	r3, r3, #1
 800b00e:	440b      	add	r3, r1
 800b010:	68ba      	ldr	r2, [r7, #8]
 800b012:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
        bsp_fdcanCB[fdcan].params[callbackType] = params;
 800b016:	7bfa      	ldrb	r2, [r7, #15]
 800b018:	7bb9      	ldrb	r1, [r7, #14]
 800b01a:	4808      	ldr	r0, [pc, #32]	@ (800b03c <BSP_SetFDCANCB+0x60>)
 800b01c:	4613      	mov	r3, r2
 800b01e:	011b      	lsls	r3, r3, #4
 800b020:	4413      	add	r3, r2
 800b022:	005b      	lsls	r3, r3, #1
 800b024:	440b      	add	r3, r1
 800b026:	3310      	adds	r3, #16
 800b028:	009b      	lsls	r3, r3, #2
 800b02a:	4403      	add	r3, r0
 800b02c:	687a      	ldr	r2, [r7, #4]
 800b02e:	605a      	str	r2, [r3, #4]
    }
}
 800b030:	bf00      	nop
 800b032:	3714      	adds	r7, #20
 800b034:	46bd      	mov	sp, r7
 800b036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b03a:	4770      	bx	lr
 800b03c:	24028028 	.word	0x24028028

0800b040 <HAL_FDCAN_RxFifo0Callback>:
 * @brief Callback function that is invoked when an interrupt is triggered from the Rx FIFO 0 of the specified FDCAN peripheral.
 * @param hfdcan Pointer to a FDCAN_HandleTypeDef structure that contains the configuration information for the specified FDCAN.
 * @param RxFifo0ITs Rx FIFO 0 Interrupts
 */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef* hfdcan, uint32_t RxFifo0ITs)
{
 800b040:	b580      	push	{r7, lr}
 800b042:	b082      	sub	sp, #8
 800b044:	af00      	add	r7, sp, #0
 800b046:	6078      	str	r0, [r7, #4]
 800b048:	6039      	str	r1, [r7, #0]
    UNUSED(hfdcan);

    // TODO: Algorithm Update
    ExecuteFDCANCB(hfdcan, BSP_FDCAN_RXFIFO0CALLBACK);
 800b04a:	2102      	movs	r1, #2
 800b04c:	6878      	ldr	r0, [r7, #4]
 800b04e:	f000 f811 	bl	800b074 <ExecuteFDCANCB>
}
 800b052:	bf00      	nop
 800b054:	3708      	adds	r7, #8
 800b056:	46bd      	mov	sp, r7
 800b058:	bd80      	pop	{r7, pc}

0800b05a <HAL_FDCAN_RxFifo1Callback>:
 * @brief Callback function that is invoked when an interrupt is triggered from the Rx FIFO 1 of the specified FDCAN peripheral.
 * @param hfdcan Pointer to a FDCAN_HandleTypeDef structure that contains the configuration information for the specified FDCAN.
 * @param RxFifo1ITs Rx FIFO 1 Interrupts
 */
void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef* hfdcan, uint32_t RxFifo1ITs)
{
 800b05a:	b580      	push	{r7, lr}
 800b05c:	b082      	sub	sp, #8
 800b05e:	af00      	add	r7, sp, #0
 800b060:	6078      	str	r0, [r7, #4]
 800b062:	6039      	str	r1, [r7, #0]
    UNUSED(hfdcan);

    // TODO: Algorithm Update
    ExecuteFDCANCB(hfdcan, BSP_FDCAN_RXFIFO1CALLBACK);
 800b064:	2103      	movs	r1, #3
 800b066:	6878      	ldr	r0, [r7, #4]
 800b068:	f000 f804 	bl	800b074 <ExecuteFDCANCB>
}
 800b06c:	bf00      	nop
 800b06e:	3708      	adds	r7, #8
 800b070:	46bd      	mov	sp, r7
 800b072:	bd80      	pop	{r7, pc}

0800b074 <ExecuteFDCANCB>:
 * @param hfdcan HAL FDCAN handle, used to find the corresponding FDCAN port enum value.
 * @param callbackType Enum value representing the type of callback to execute.
 * ! This is Rx FIFO only 
 */
static void ExecuteFDCANCB(FDCAN_HandleTypeDef* hfdcan, BSP_FDCANCBType_t callbackType)
{
 800b074:	b580      	push	{r7, lr}
 800b076:	b086      	sub	sp, #24
 800b078:	af00      	add	r7, sp, #0
 800b07a:	6078      	str	r0, [r7, #4]
 800b07c:	460b      	mov	r3, r1
 800b07e:	70fb      	strb	r3, [r7, #3]
    BSP_FDCAN_t fdcan = FindFdcanEnum(hfdcan);
 800b080:	6878      	ldr	r0, [r7, #4]
 800b082:	f000 f84d 	bl	800b120 <FindFdcanEnum>
 800b086:	4603      	mov	r3, r0
 800b088:	75fb      	strb	r3, [r7, #23]
    if (fdcan < BSP_FDCAN_COUNT) {
 800b08a:	7dfb      	ldrb	r3, [r7, #23]
 800b08c:	2b02      	cmp	r3, #2
 800b08e:	d81d      	bhi.n	800b0cc <ExecuteFDCANCB+0x58>
    	BSP_FDCANRxFifoxCBPtr_t callback = bsp_fdcanCB[fdcan].callbacks[callbackType];
 800b090:	7dfa      	ldrb	r2, [r7, #23]
 800b092:	78f9      	ldrb	r1, [r7, #3]
 800b094:	480f      	ldr	r0, [pc, #60]	@ (800b0d4 <ExecuteFDCANCB+0x60>)
 800b096:	4613      	mov	r3, r2
 800b098:	011b      	lsls	r3, r3, #4
 800b09a:	4413      	add	r3, r2
 800b09c:	005b      	lsls	r3, r3, #1
 800b09e:	440b      	add	r3, r1
 800b0a0:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800b0a4:	613b      	str	r3, [r7, #16]
        void* params = bsp_fdcanCB[fdcan].params[callbackType];
 800b0a6:	7dfa      	ldrb	r2, [r7, #23]
 800b0a8:	78f9      	ldrb	r1, [r7, #3]
 800b0aa:	480a      	ldr	r0, [pc, #40]	@ (800b0d4 <ExecuteFDCANCB+0x60>)
 800b0ac:	4613      	mov	r3, r2
 800b0ae:	011b      	lsls	r3, r3, #4
 800b0b0:	4413      	add	r3, r2
 800b0b2:	005b      	lsls	r3, r3, #1
 800b0b4:	440b      	add	r3, r1
 800b0b6:	3310      	adds	r3, #16
 800b0b8:	009b      	lsls	r3, r3, #2
 800b0ba:	4403      	add	r3, r0
 800b0bc:	685b      	ldr	r3, [r3, #4]
 800b0be:	60fb      	str	r3, [r7, #12]
        if (callback) {
 800b0c0:	693b      	ldr	r3, [r7, #16]
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d002      	beq.n	800b0cc <ExecuteFDCANCB+0x58>
            callback(params); // Executes the custom callback with the specified parameters
 800b0c6:	693b      	ldr	r3, [r7, #16]
 800b0c8:	68f8      	ldr	r0, [r7, #12]
 800b0ca:	4798      	blx	r3
        }
    }
}
 800b0cc:	bf00      	nop
 800b0ce:	3718      	adds	r7, #24
 800b0d0:	46bd      	mov	sp, r7
 800b0d2:	bd80      	pop	{r7, pc}
 800b0d4:	24028028 	.word	0x24028028

0800b0d8 <FindFdcanHandle>:
 * 
 * @param fdcan FDCAN enumeration
 * @return Pointer to FDCAN handle or NULL if not found
 */
static FDCAN_HandleTypeDef* FindFdcanHandle(BSP_FDCAN_t fdcan)
{
 800b0d8:	b480      	push	{r7}
 800b0da:	b085      	sub	sp, #20
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	4603      	mov	r3, r0
 800b0e0:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < ARRAY_SIZE(bsp_fdcanMap); i++) {
 800b0e2:	2300      	movs	r3, #0
 800b0e4:	60fb      	str	r3, [r7, #12]
 800b0e6:	e00f      	b.n	800b108 <FindFdcanHandle+0x30>
        if (bsp_fdcanMap[i].fdcan == fdcan) {
 800b0e8:	4a0c      	ldr	r2, [pc, #48]	@ (800b11c <FindFdcanHandle+0x44>)
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 800b0f0:	79fa      	ldrb	r2, [r7, #7]
 800b0f2:	429a      	cmp	r2, r3
 800b0f4:	d105      	bne.n	800b102 <FindFdcanHandle+0x2a>
            return bsp_fdcanMap[i].handle;
 800b0f6:	4a09      	ldr	r2, [pc, #36]	@ (800b11c <FindFdcanHandle+0x44>)
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	00db      	lsls	r3, r3, #3
 800b0fc:	4413      	add	r3, r2
 800b0fe:	685b      	ldr	r3, [r3, #4]
 800b100:	e006      	b.n	800b110 <FindFdcanHandle+0x38>
    for (int i = 0; i < ARRAY_SIZE(bsp_fdcanMap); i++) {
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	3301      	adds	r3, #1
 800b106:	60fb      	str	r3, [r7, #12]
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	2b02      	cmp	r3, #2
 800b10c:	d9ec      	bls.n	800b0e8 <FindFdcanHandle+0x10>
        }
    }
    return NULL;
 800b10e:	2300      	movs	r3, #0
}
 800b110:	4618      	mov	r0, r3
 800b112:	3714      	adds	r7, #20
 800b114:	46bd      	mov	sp, r7
 800b116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b11a:	4770      	bx	lr
 800b11c:	240000ac 	.word	0x240000ac

0800b120 <FindFdcanEnum>:
 * 
 * @param fdcan FDCAN enumeration
 * @return Pointer to FDCAN handle or NULL if not found
 */
static BSP_FDCAN_t FindFdcanEnum(FDCAN_HandleTypeDef* fdcan)
{
 800b120:	b480      	push	{r7}
 800b122:	b085      	sub	sp, #20
 800b124:	af00      	add	r7, sp, #0
 800b126:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < ARRAY_SIZE(bsp_fdcanMap); i++) {
 800b128:	2300      	movs	r3, #0
 800b12a:	60fb      	str	r3, [r7, #12]
 800b12c:	e00f      	b.n	800b14e <FindFdcanEnum+0x2e>
        if (bsp_fdcanMap[i].handle == fdcan) {
 800b12e:	4a0d      	ldr	r2, [pc, #52]	@ (800b164 <FindFdcanEnum+0x44>)
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	00db      	lsls	r3, r3, #3
 800b134:	4413      	add	r3, r2
 800b136:	685b      	ldr	r3, [r3, #4]
 800b138:	687a      	ldr	r2, [r7, #4]
 800b13a:	429a      	cmp	r2, r3
 800b13c:	d104      	bne.n	800b148 <FindFdcanEnum+0x28>
            return bsp_fdcanMap[i].fdcan;
 800b13e:	4a09      	ldr	r2, [pc, #36]	@ (800b164 <FindFdcanEnum+0x44>)
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 800b146:	e006      	b.n	800b156 <FindFdcanEnum+0x36>
    for (int i = 0; i < ARRAY_SIZE(bsp_fdcanMap); i++) {
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	3301      	adds	r3, #1
 800b14c:	60fb      	str	r3, [r7, #12]
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	2b02      	cmp	r3, #2
 800b152:	d9ec      	bls.n	800b12e <FindFdcanEnum+0xe>
        }
    }
    return BSP_FDCAN_COUNT; // TODO: Change Status
 800b154:	2303      	movs	r3, #3
}
 800b156:	4618      	mov	r0, r3
 800b158:	3714      	adds	r7, #20
 800b15a:	46bd      	mov	sp, r7
 800b15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b160:	4770      	bx	lr
 800b162:	bf00      	nop
 800b164:	240000ac 	.word	0x240000ac

0800b168 <BSP_WriteGPIOPin>:
 * @param gpioPin Specifies the GPIO pin to be written to.
 * @param pinState State to be written to the GPIO pin.
 * @return HAL status.
 */
void BSP_WriteGPIOPin(BSP_GPIOPort_t gpioPort, uint16_t gpioPin, BSP_GPIOPinState_t pinState)
{
 800b168:	b580      	push	{r7, lr}
 800b16a:	b084      	sub	sp, #16
 800b16c:	af00      	add	r7, sp, #0
 800b16e:	4603      	mov	r3, r0
 800b170:	71fb      	strb	r3, [r7, #7]
 800b172:	460b      	mov	r3, r1
 800b174:	80bb      	strh	r3, [r7, #4]
 800b176:	4613      	mov	r3, r2
 800b178:	71bb      	strb	r3, [r7, #6]
    // TODO : Error Handling
	GPIO_TypeDef* GPIOx = FindGPIOHandle(gpioPort);
 800b17a:	79fb      	ldrb	r3, [r7, #7]
 800b17c:	4618      	mov	r0, r3
 800b17e:	f000 f849 	bl	800b214 <FindGPIOHandle>
 800b182:	60f8      	str	r0, [r7, #12]

    HAL_GPIO_WritePin(GPIOx, gpioPin, pinState);
 800b184:	79ba      	ldrb	r2, [r7, #6]
 800b186:	88bb      	ldrh	r3, [r7, #4]
 800b188:	4619      	mov	r1, r3
 800b18a:	68f8      	ldr	r0, [r7, #12]
 800b18c:	f008 fbb2 	bl	80138f4 <HAL_GPIO_WritePin>
}
 800b190:	bf00      	nop
 800b192:	3710      	adds	r7, #16
 800b194:	46bd      	mov	sp, r7
 800b196:	bd80      	pop	{r7, pc}

0800b198 <HAL_GPIO_EXTI_Callback>:
/**
 * @brief Handle GPIO EXTI callback.
 * @param gpioPin Specifies the GPIO pin that generated the callback.
 */
void HAL_GPIO_EXTI_Callback(uint16_t gpioPin)
{
 800b198:	b580      	push	{r7, lr}
 800b19a:	b082      	sub	sp, #8
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	4603      	mov	r3, r0
 800b1a0:	80fb      	strh	r3, [r7, #6]
    UNUSED(gpioPin);

    ExecuteGPIOCB(gpioPin, BSP_GPIO_EXTI_CALLBACK);
 800b1a2:	88fb      	ldrh	r3, [r7, #6]
 800b1a4:	2100      	movs	r1, #0
 800b1a6:	4618      	mov	r0, r3
 800b1a8:	f000 f804 	bl	800b1b4 <ExecuteGPIOCB>
}
 800b1ac:	bf00      	nop
 800b1ae:	3708      	adds	r7, #8
 800b1b0:	46bd      	mov	sp, r7
 800b1b2:	bd80      	pop	{r7, pc}

0800b1b4 <ExecuteGPIOCB>:
 *
 * @param hgpio HAL GPIO handle, used to find the corresponding GPIO port enum value.
 * @param callbackType Enum value representing the type of callback to execute.
 */
static void ExecuteGPIOCB(uint16_t gpioPin, BSP_GPIOCBType_t callbackType)
{
 800b1b4:	b580      	push	{r7, lr}
 800b1b6:	b086      	sub	sp, #24
 800b1b8:	af00      	add	r7, sp, #0
 800b1ba:	4603      	mov	r3, r0
 800b1bc:	460a      	mov	r2, r1
 800b1be:	80fb      	strh	r3, [r7, #6]
 800b1c0:	4613      	mov	r3, r2
 800b1c2:	717b      	strb	r3, [r7, #5]
    uint8_t index = PinToIndex(gpioPin);
 800b1c4:	88fb      	ldrh	r3, [r7, #6]
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	f000 f84a 	bl	800b260 <PinToIndex>
 800b1cc:	4603      	mov	r3, r0
 800b1ce:	75fb      	strb	r3, [r7, #23]

    if (callbackType < BSP_GPIO_CALLBACK_TYPE_COUNT) {
 800b1d0:	797b      	ldrb	r3, [r7, #5]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d117      	bne.n	800b206 <ExecuteGPIOCB+0x52>
        BSP_GPIOCBPtr_t callback = bsp_gpioCB[index].callbacks[callbackType];
 800b1d6:	7dfa      	ldrb	r2, [r7, #23]
 800b1d8:	797b      	ldrb	r3, [r7, #5]
 800b1da:	490d      	ldr	r1, [pc, #52]	@ (800b210 <ExecuteGPIOCB+0x5c>)
 800b1dc:	0052      	lsls	r2, r2, #1
 800b1de:	4413      	add	r3, r2
 800b1e0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800b1e4:	613b      	str	r3, [r7, #16]
        uint16_t params = bsp_gpioCB[index].gpioPins[callbackType];
 800b1e6:	7dfa      	ldrb	r2, [r7, #23]
 800b1e8:	797b      	ldrb	r3, [r7, #5]
 800b1ea:	4909      	ldr	r1, [pc, #36]	@ (800b210 <ExecuteGPIOCB+0x5c>)
 800b1ec:	0092      	lsls	r2, r2, #2
 800b1ee:	4413      	add	r3, r2
 800b1f0:	005b      	lsls	r3, r3, #1
 800b1f2:	440b      	add	r3, r1
 800b1f4:	889b      	ldrh	r3, [r3, #4]
 800b1f6:	81fb      	strh	r3, [r7, #14]
        if (callback) {
 800b1f8:	693b      	ldr	r3, [r7, #16]
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d003      	beq.n	800b206 <ExecuteGPIOCB+0x52>
            callback(params); // Executes the custom callback with the specified parameters
 800b1fe:	89fa      	ldrh	r2, [r7, #14]
 800b200:	693b      	ldr	r3, [r7, #16]
 800b202:	4610      	mov	r0, r2
 800b204:	4798      	blx	r3
        }
    }
}
 800b206:	bf00      	nop
 800b208:	3718      	adds	r7, #24
 800b20a:	46bd      	mov	sp, r7
 800b20c:	bd80      	pop	{r7, pc}
 800b20e:	bf00      	nop
 800b210:	240281c0 	.word	0x240281c0

0800b214 <FindGPIOHandle>:
 * @brief Find the corresponding GPIO handle for the provided GPIO enumeration.
 * @param gpioPort GPIO enumeration value.
 * @return A pointer to the corresponding GPIO type definition, or NULL if not found.
 */
static GPIO_TypeDef* FindGPIOHandle(BSP_GPIOPort_t gpioPort)
{
 800b214:	b480      	push	{r7}
 800b216:	b085      	sub	sp, #20
 800b218:	af00      	add	r7, sp, #0
 800b21a:	4603      	mov	r3, r0
 800b21c:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < ARRAY_SIZE(bsp_gpioPortMap); i++) {
 800b21e:	2300      	movs	r3, #0
 800b220:	60fb      	str	r3, [r7, #12]
 800b222:	e00f      	b.n	800b244 <FindGPIOHandle+0x30>
        if (bsp_gpioPortMap[i].gpioPort == gpioPort) {
 800b224:	4a0c      	ldr	r2, [pc, #48]	@ (800b258 <FindGPIOHandle+0x44>)
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 800b22c:	79fa      	ldrb	r2, [r7, #7]
 800b22e:	429a      	cmp	r2, r3
 800b230:	d105      	bne.n	800b23e <FindGPIOHandle+0x2a>
            return bsp_gpioPortMap[i].bsp_port;
 800b232:	4a09      	ldr	r2, [pc, #36]	@ (800b258 <FindGPIOHandle+0x44>)
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	00db      	lsls	r3, r3, #3
 800b238:	4413      	add	r3, r2
 800b23a:	685b      	ldr	r3, [r3, #4]
 800b23c:	e006      	b.n	800b24c <FindGPIOHandle+0x38>
    for (int i = 0; i < ARRAY_SIZE(bsp_gpioPortMap); i++) {
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	3301      	adds	r3, #1
 800b242:	60fb      	str	r3, [r7, #12]
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	2b0a      	cmp	r3, #10
 800b248:	d9ec      	bls.n	800b224 <FindGPIOHandle+0x10>
        }
    }

    return NULL;
 800b24a:	2300      	movs	r3, #0
}
 800b24c:	4618      	mov	r0, r3
 800b24e:	3714      	adds	r7, #20
 800b250:	46bd      	mov	sp, r7
 800b252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b256:	4770      	bx	lr
 800b258:	240000c4 	.word	0x240000c4
 800b25c:	00000000 	.word	0x00000000

0800b260 <PinToIndex>:
 * 
 * @param gpioPin The gpioPin value to be converted.
 * @return uint8_t The converted array index.
 */
static uint8_t PinToIndex(uint16_t gpioPin)
{
 800b260:	b580      	push	{r7, lr}
 800b262:	b082      	sub	sp, #8
 800b264:	af00      	add	r7, sp, #0
 800b266:	4603      	mov	r3, r0
 800b268:	80fb      	strh	r3, [r7, #6]
    return (uint8_t)log2(gpioPin);
 800b26a:	88fb      	ldrh	r3, [r7, #6]
 800b26c:	ee07 3a90 	vmov	s15, r3
 800b270:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800b274:	eeb0 0b47 	vmov.f64	d0, d7
 800b278:	f016 f9ca 	bl	8021610 <log>
 800b27c:	eeb0 6b40 	vmov.f64	d6, d0
 800b280:	ed9f 5b07 	vldr	d5, [pc, #28]	@ 800b2a0 <PinToIndex+0x40>
 800b284:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800b288:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800b28c:	edc7 7a00 	vstr	s15, [r7]
 800b290:	783b      	ldrb	r3, [r7, #0]
 800b292:	b2db      	uxtb	r3, r3
}
 800b294:	4618      	mov	r0, r3
 800b296:	3708      	adds	r7, #8
 800b298:	46bd      	mov	sp, r7
 800b29a:	bd80      	pop	{r7, pc}
 800b29c:	f3af 8000 	nop.w
 800b2a0:	fefa39ef 	.word	0xfefa39ef
 800b2a4:	3fe62e42 	.word	0x3fe62e42

0800b2a8 <BSP_RunSPIBlock>:
 * @param timeout timeout duration. in millisecond.
 * @param operation SPI operation type.
 * @return HAL status.
 */
BSP_StatusTypeDef_t BSP_RunSPIBlock(BSP_SPI_t spi, const uint8_t* pTxData, uint8_t* pRxData, uint16_t size, uint32_t timeout, BSP_SPIOP_t operation)
{
 800b2a8:	b580      	push	{r7, lr}
 800b2aa:	b088      	sub	sp, #32
 800b2ac:	af02      	add	r7, sp, #8
 800b2ae:	60b9      	str	r1, [r7, #8]
 800b2b0:	607a      	str	r2, [r7, #4]
 800b2b2:	461a      	mov	r2, r3
 800b2b4:	4603      	mov	r3, r0
 800b2b6:	73fb      	strb	r3, [r7, #15]
 800b2b8:	4613      	mov	r3, r2
 800b2ba:	81bb      	strh	r3, [r7, #12]
    SPI_HandleTypeDef* hspi = FindSPIHandle(spi);
 800b2bc:	7bfb      	ldrb	r3, [r7, #15]
 800b2be:	4618      	mov	r0, r3
 800b2c0:	f000 f8a2 	bl	800b408 <FindSPIHandle>
 800b2c4:	6138      	str	r0, [r7, #16]

    BSP_StatusTypeDef_t status = BSP_OK;
 800b2c6:	2300      	movs	r3, #0
 800b2c8:	75fb      	strb	r3, [r7, #23]
    switch (operation) {
 800b2ca:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b2ce:	2b02      	cmp	r3, #2
 800b2d0:	d018      	beq.n	800b304 <BSP_RunSPIBlock+0x5c>
 800b2d2:	2b02      	cmp	r3, #2
 800b2d4:	dc22      	bgt.n	800b31c <BSP_RunSPIBlock+0x74>
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d002      	beq.n	800b2e0 <BSP_RunSPIBlock+0x38>
 800b2da:	2b01      	cmp	r3, #1
 800b2dc:	d009      	beq.n	800b2f2 <BSP_RunSPIBlock+0x4a>
 800b2de:	e01d      	b.n	800b31c <BSP_RunSPIBlock+0x74>
        case BSP_SPI_TRANSMIT:
            status = (BSP_StatusTypeDef_t)HAL_SPI_Transmit(hspi, pTxData, size, timeout);
 800b2e0:	89ba      	ldrh	r2, [r7, #12]
 800b2e2:	6a3b      	ldr	r3, [r7, #32]
 800b2e4:	68b9      	ldr	r1, [r7, #8]
 800b2e6:	6938      	ldr	r0, [r7, #16]
 800b2e8:	f00d fd7a 	bl	8018de0 <HAL_SPI_Transmit>
 800b2ec:	4603      	mov	r3, r0
 800b2ee:	75fb      	strb	r3, [r7, #23]
            break;
 800b2f0:	e016      	b.n	800b320 <BSP_RunSPIBlock+0x78>
        case BSP_SPI_RECEIVE:
            status = (BSP_StatusTypeDef_t)HAL_SPI_Receive(hspi, pRxData, size, timeout);
 800b2f2:	89ba      	ldrh	r2, [r7, #12]
 800b2f4:	6a3b      	ldr	r3, [r7, #32]
 800b2f6:	6879      	ldr	r1, [r7, #4]
 800b2f8:	6938      	ldr	r0, [r7, #16]
 800b2fa:	f00d ff5f 	bl	80191bc <HAL_SPI_Receive>
 800b2fe:	4603      	mov	r3, r0
 800b300:	75fb      	strb	r3, [r7, #23]
            break;
 800b302:	e00d      	b.n	800b320 <BSP_RunSPIBlock+0x78>
        case BSP_SPI_TRANSMIT_RECEIVE:
            status = (BSP_StatusTypeDef_t)HAL_SPI_TransmitReceive(hspi, pTxData, pRxData, size, timeout);
 800b304:	89ba      	ldrh	r2, [r7, #12]
 800b306:	6a3b      	ldr	r3, [r7, #32]
 800b308:	9300      	str	r3, [sp, #0]
 800b30a:	4613      	mov	r3, r2
 800b30c:	687a      	ldr	r2, [r7, #4]
 800b30e:	68b9      	ldr	r1, [r7, #8]
 800b310:	6938      	ldr	r0, [r7, #16]
 800b312:	f00e f9c5 	bl	80196a0 <HAL_SPI_TransmitReceive>
 800b316:	4603      	mov	r3, r0
 800b318:	75fb      	strb	r3, [r7, #23]
            break;
 800b31a:	e001      	b.n	800b320 <BSP_RunSPIBlock+0x78>
        default:
            return BSP_ERROR; // Invalid operation
 800b31c:	2301      	movs	r3, #1
 800b31e:	e000      	b.n	800b322 <BSP_RunSPIBlock+0x7a>
    }

    return status;
 800b320:	7dfb      	ldrb	r3, [r7, #23]
}
 800b322:	4618      	mov	r0, r3
 800b324:	3718      	adds	r7, #24
 800b326:	46bd      	mov	sp, r7
 800b328:	bd80      	pop	{r7, pc}

0800b32a <HAL_SPI_TxCpltCallback>:
/**
 * @brief  Callback function to be executed upon the completion of an SPI transmit operation.
 * @param  hspi: Pointer to a SPI_HandleTypeDef structure that contains the configuration information for the specified SPI module.
 */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef* hspi)
{
 800b32a:	b580      	push	{r7, lr}
 800b32c:	b082      	sub	sp, #8
 800b32e:	af00      	add	r7, sp, #0
 800b330:	6078      	str	r0, [r7, #4]
    UNUSED(hspi);

    ExecuteSPICB(hspi, BSP_SPI_TX_CPLT_CALLBACK);
 800b332:	2100      	movs	r1, #0
 800b334:	6878      	ldr	r0, [r7, #4]
 800b336:	f000 f835 	bl	800b3a4 <ExecuteSPICB>
#ifdef _USE_SEMAPHORE
    BSP_SPI_t spi = FindSPIEnum(hspi);
    BSP_SPISemMap_t spiBinSem = FindSPISemaphoreHandle(spi);
    osSemaphoreRelease(*spiBinSem.BinSemHdlr);
#endif /* _USE_SEMAPHORE */
}
 800b33a:	bf00      	nop
 800b33c:	3708      	adds	r7, #8
 800b33e:	46bd      	mov	sp, r7
 800b340:	bd80      	pop	{r7, pc}

0800b342 <HAL_SPI_RxCpltCallback>:
/**
 * @brief  Callback function to be executed upon the completion of an SPI receive operation.
 * @param  hspi: Pointer to a SPI_HandleTypeDef structure that contains the configuration information for the specified SPI module.
 */
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef* hspi)
{
 800b342:	b580      	push	{r7, lr}
 800b344:	b082      	sub	sp, #8
 800b346:	af00      	add	r7, sp, #0
 800b348:	6078      	str	r0, [r7, #4]
    UNUSED(hspi);

   	ExecuteSPICB(hspi, BSP_SPI_RX_CPLT_CALLBACK);
 800b34a:	2101      	movs	r1, #1
 800b34c:	6878      	ldr	r0, [r7, #4]
 800b34e:	f000 f829 	bl	800b3a4 <ExecuteSPICB>
#ifdef _USE_SEMAPHORE
    BSP_SPI_t spi = FindSPIEnum(hspi);
    BSP_SPISemMap_t spiBinSem = FindSPISemaphoreHandle(spi);
    osSemaphoreRelease(*spiBinSem.BinSemHdlr);
#endif /* _USE_SEMAPHORE */
}
 800b352:	bf00      	nop
 800b354:	3708      	adds	r7, #8
 800b356:	46bd      	mov	sp, r7
 800b358:	bd80      	pop	{r7, pc}

0800b35a <HAL_SPI_TxRxCpltCallback>:
/**
 * @brief  Callback function to be executed upon the completion of an SPI transmit and receive operation.
 * @param  hspi: Pointer to a SPI_HandleTypeDef structure that contains the configuration information for the specified SPI module.
 */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef* hspi)
{
 800b35a:	b580      	push	{r7, lr}
 800b35c:	b082      	sub	sp, #8
 800b35e:	af00      	add	r7, sp, #0
 800b360:	6078      	str	r0, [r7, #4]
    UNUSED(hspi);

   	ExecuteSPICB(hspi, BSP_SPI_TXRX_CPLT_CALLBACK);
 800b362:	2102      	movs	r1, #2
 800b364:	6878      	ldr	r0, [r7, #4]
 800b366:	f000 f81d 	bl	800b3a4 <ExecuteSPICB>
#ifdef _USE_SEMAPHORE
    BSP_SPI_t spi = FindSPIEnum(hspi);
    BSP_SPISemMap_t spiBinSem = FindSPISemaphoreHandle(spi);
    osSemaphoreRelease(*spiBinSem.BinSemHdlr);
#endif /* _USE_SEMAPHORE */
}
 800b36a:	bf00      	nop
 800b36c:	3708      	adds	r7, #8
 800b36e:	46bd      	mov	sp, r7
 800b370:	bd80      	pop	{r7, pc}

0800b372 <HAL_SPI_ErrorCallback>:
/**
 * @brief  Callback function to be executed when an error occurs during an SPI operation.
 * @param  hspi: Pointer to a SPI_HandleTypeDef structure that contains the configuration information for the specified SPI module.
 */
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef* hspi)
{
 800b372:	b580      	push	{r7, lr}
 800b374:	b082      	sub	sp, #8
 800b376:	af00      	add	r7, sp, #0
 800b378:	6078      	str	r0, [r7, #4]
    UNUSED(hspi);

   	ExecuteSPICB(hspi, BSP_SPI_ERROR_CALLBACK);
 800b37a:	2106      	movs	r1, #6
 800b37c:	6878      	ldr	r0, [r7, #4]
 800b37e:	f000 f811 	bl	800b3a4 <ExecuteSPICB>
}
 800b382:	bf00      	nop
 800b384:	3708      	adds	r7, #8
 800b386:	46bd      	mov	sp, r7
 800b388:	bd80      	pop	{r7, pc}

0800b38a <HAL_SPI_SuspendCallback>:
/**
 * @brief  Callback function to be executed when an SPI operation is suspended.
 * @param  hspi: Pointer to a SPI_HandleTypeDef structure that contains the configuration information for the specified SPI module.
 */
void HAL_SPI_SuspendCallback(SPI_HandleTypeDef* hspi)
{
 800b38a:	b580      	push	{r7, lr}
 800b38c:	b082      	sub	sp, #8
 800b38e:	af00      	add	r7, sp, #0
 800b390:	6078      	str	r0, [r7, #4]
    UNUSED(hspi);

   	ExecuteSPICB(hspi, BSP_SPI_SUSPEND_CALLBACK);
 800b392:	2108      	movs	r1, #8
 800b394:	6878      	ldr	r0, [r7, #4]
 800b396:	f000 f805 	bl	800b3a4 <ExecuteSPICB>
}
 800b39a:	bf00      	nop
 800b39c:	3708      	adds	r7, #8
 800b39e:	46bd      	mov	sp, r7
 800b3a0:	bd80      	pop	{r7, pc}
	...

0800b3a4 <ExecuteSPICB>:
 *
 * @param hspi HAL SPI handle, used to find the corresponding SPI port enum value.
 * @param callbackType Enum value representing the type of callback to execute.
 */
static void ExecuteSPICB(SPI_HandleTypeDef* hspi, BSP_SPICBType_t callbackType)
{
 800b3a4:	b580      	push	{r7, lr}
 800b3a6:	b086      	sub	sp, #24
 800b3a8:	af00      	add	r7, sp, #0
 800b3aa:	6078      	str	r0, [r7, #4]
 800b3ac:	460b      	mov	r3, r1
 800b3ae:	70fb      	strb	r3, [r7, #3]
    BSP_SPI_t spi = FindSPIEnum(hspi);
 800b3b0:	6878      	ldr	r0, [r7, #4]
 800b3b2:	f000 f84d 	bl	800b450 <FindSPIEnum>
 800b3b6:	4603      	mov	r3, r0
 800b3b8:	75fb      	strb	r3, [r7, #23]
    if (spi < BSP_SPI_COUNT) {
 800b3ba:	7dfb      	ldrb	r3, [r7, #23]
 800b3bc:	2b06      	cmp	r3, #6
 800b3be:	d81d      	bhi.n	800b3fc <ExecuteSPICB+0x58>
        BSP_SPICBPtr_t callback = bsp_spiCB[spi].callbacks[callbackType];
 800b3c0:	7dfa      	ldrb	r2, [r7, #23]
 800b3c2:	78f9      	ldrb	r1, [r7, #3]
 800b3c4:	480f      	ldr	r0, [pc, #60]	@ (800b404 <ExecuteSPICB+0x60>)
 800b3c6:	4613      	mov	r3, r2
 800b3c8:	00db      	lsls	r3, r3, #3
 800b3ca:	4413      	add	r3, r2
 800b3cc:	005b      	lsls	r3, r3, #1
 800b3ce:	440b      	add	r3, r1
 800b3d0:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800b3d4:	613b      	str	r3, [r7, #16]
        void* params = bsp_spiCB[spi].params[callbackType];
 800b3d6:	7dfa      	ldrb	r2, [r7, #23]
 800b3d8:	78f9      	ldrb	r1, [r7, #3]
 800b3da:	480a      	ldr	r0, [pc, #40]	@ (800b404 <ExecuteSPICB+0x60>)
 800b3dc:	4613      	mov	r3, r2
 800b3de:	00db      	lsls	r3, r3, #3
 800b3e0:	4413      	add	r3, r2
 800b3e2:	005b      	lsls	r3, r3, #1
 800b3e4:	440b      	add	r3, r1
 800b3e6:	3308      	adds	r3, #8
 800b3e8:	009b      	lsls	r3, r3, #2
 800b3ea:	4403      	add	r3, r0
 800b3ec:	685b      	ldr	r3, [r3, #4]
 800b3ee:	60fb      	str	r3, [r7, #12]
        if (callback) {
 800b3f0:	693b      	ldr	r3, [r7, #16]
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d002      	beq.n	800b3fc <ExecuteSPICB+0x58>
            callback(params); // Executes the custom callback with the specified parameters
 800b3f6:	693b      	ldr	r3, [r7, #16]
 800b3f8:	68f8      	ldr	r0, [r7, #12]
 800b3fa:	4798      	blx	r3
        }
    }
}
 800b3fc:	bf00      	nop
 800b3fe:	3718      	adds	r7, #24
 800b400:	46bd      	mov	sp, r7
 800b402:	bd80      	pop	{r7, pc}
 800b404:	24028240 	.word	0x24028240

0800b408 <FindSPIHandle>:
 * 
 * @param spi SPI enumeration
 * @return Pointer to SPI handle or NULL if not found
 */
static SPI_HandleTypeDef* FindSPIHandle(BSP_SPI_t spi) 
{
 800b408:	b480      	push	{r7}
 800b40a:	b085      	sub	sp, #20
 800b40c:	af00      	add	r7, sp, #0
 800b40e:	4603      	mov	r3, r0
 800b410:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < ARRAY_SIZE(bsp_spiMap); i++) {
 800b412:	2300      	movs	r3, #0
 800b414:	60fb      	str	r3, [r7, #12]
 800b416:	e00f      	b.n	800b438 <FindSPIHandle+0x30>
        if (bsp_spiMap[i].spi == spi) {
 800b418:	4a0c      	ldr	r2, [pc, #48]	@ (800b44c <FindSPIHandle+0x44>)
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 800b420:	79fa      	ldrb	r2, [r7, #7]
 800b422:	429a      	cmp	r2, r3
 800b424:	d105      	bne.n	800b432 <FindSPIHandle+0x2a>
            return bsp_spiMap[i].handle;
 800b426:	4a09      	ldr	r2, [pc, #36]	@ (800b44c <FindSPIHandle+0x44>)
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	00db      	lsls	r3, r3, #3
 800b42c:	4413      	add	r3, r2
 800b42e:	685b      	ldr	r3, [r3, #4]
 800b430:	e006      	b.n	800b440 <FindSPIHandle+0x38>
    for (int i = 0; i < ARRAY_SIZE(bsp_spiMap); i++) {
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	3301      	adds	r3, #1
 800b436:	60fb      	str	r3, [r7, #12]
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	2b06      	cmp	r3, #6
 800b43c:	d9ec      	bls.n	800b418 <FindSPIHandle+0x10>
        }
    }
    return NULL;
 800b43e:	2300      	movs	r3, #0
}
 800b440:	4618      	mov	r0, r3
 800b442:	3714      	adds	r7, #20
 800b444:	46bd      	mov	sp, r7
 800b446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b44a:	4770      	bx	lr
 800b44c:	2400011c 	.word	0x2400011c

0800b450 <FindSPIEnum>:

static BSP_SPI_t FindSPIEnum(SPI_HandleTypeDef* hspi)
{
 800b450:	b480      	push	{r7}
 800b452:	b085      	sub	sp, #20
 800b454:	af00      	add	r7, sp, #0
 800b456:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < ARRAY_SIZE(bsp_spiMap); i++) {
 800b458:	2300      	movs	r3, #0
 800b45a:	60fb      	str	r3, [r7, #12]
 800b45c:	e00f      	b.n	800b47e <FindSPIEnum+0x2e>
        if (bsp_spiMap[i].handle == hspi) {
 800b45e:	4a0d      	ldr	r2, [pc, #52]	@ (800b494 <FindSPIEnum+0x44>)
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	00db      	lsls	r3, r3, #3
 800b464:	4413      	add	r3, r2
 800b466:	685b      	ldr	r3, [r3, #4]
 800b468:	687a      	ldr	r2, [r7, #4]
 800b46a:	429a      	cmp	r2, r3
 800b46c:	d104      	bne.n	800b478 <FindSPIEnum+0x28>
            return bsp_spiMap[i].spi;
 800b46e:	4a09      	ldr	r2, [pc, #36]	@ (800b494 <FindSPIEnum+0x44>)
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 800b476:	e006      	b.n	800b486 <FindSPIEnum+0x36>
    for (int i = 0; i < ARRAY_SIZE(bsp_spiMap); i++) {
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	3301      	adds	r3, #1
 800b47c:	60fb      	str	r3, [r7, #12]
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	2b06      	cmp	r3, #6
 800b482:	d9ec      	bls.n	800b45e <FindSPIEnum+0xe>
        }
    }
    return BSP_SPI_COUNT; // TODO: Change Status
 800b484:	2307      	movs	r3, #7
}
 800b486:	4618      	mov	r0, r3
 800b488:	3714      	adds	r7, #20
 800b48a:	46bd      	mov	sp, r7
 800b48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b490:	4770      	bx	lr
 800b492:	bf00      	nop
 800b494:	2400011c 	.word	0x2400011c

0800b498 <BSP_RunTimIT>:
 * @details This function checks the validity of the provided timer handle and then
 *          executes the specified timer interrupt operation. If the handle is invalid
 *          or an unsupported operation is requested, it returns BSP_ERROR.
 */
BSP_StatusTypeDef_t BSP_RunTimIT(BSP_Tim_t timer, BSP_TimOP_t operation)
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b084      	sub	sp, #16
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	4603      	mov	r3, r0
 800b4a0:	460a      	mov	r2, r1
 800b4a2:	71fb      	strb	r3, [r7, #7]
 800b4a4:	4613      	mov	r3, r2
 800b4a6:	71bb      	strb	r3, [r7, #6]
	TIM_HandleTypeDef* htim = FindTimHandle(timer);
 800b4a8:	79fb      	ldrb	r3, [r7, #7]
 800b4aa:	4618      	mov	r0, r3
 800b4ac:	f000 f898 	bl	800b5e0 <FindTimHandle>
 800b4b0:	60b8      	str	r0, [r7, #8]

    BSP_StatusTypeDef_t status = BSP_OK;
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	73fb      	strb	r3, [r7, #15]
    // Process the operation based on the provided BSP_TimOP_t value
    switch (operation) {
 800b4b6:	79bb      	ldrb	r3, [r7, #6]
 800b4b8:	2b06      	cmp	r3, #6
 800b4ba:	d002      	beq.n	800b4c2 <BSP_RunTimIT+0x2a>
 800b4bc:	2b07      	cmp	r3, #7
 800b4be:	d006      	beq.n	800b4ce <BSP_RunTimIT+0x36>
 800b4c0:	e00b      	b.n	800b4da <BSP_RunTimIT+0x42>
        case BSP_TIM_BASE_START_IT:
            status = (BSP_StatusTypeDef_t)HAL_TIM_Base_Start_IT(htim);
 800b4c2:	68b8      	ldr	r0, [r7, #8]
 800b4c4:	f00e ff4e 	bl	801a364 <HAL_TIM_Base_Start_IT>
 800b4c8:	4603      	mov	r3, r0
 800b4ca:	73fb      	strb	r3, [r7, #15]
            break;
 800b4cc:	e007      	b.n	800b4de <BSP_RunTimIT+0x46>
        case BSP_TIM_BASE_STOP_IT:
            status = (BSP_StatusTypeDef_t)HAL_TIM_Base_Stop_IT(htim);
 800b4ce:	68b8      	ldr	r0, [r7, #8]
 800b4d0:	f00e ffc0 	bl	801a454 <HAL_TIM_Base_Stop_IT>
 800b4d4:	4603      	mov	r3, r0
 800b4d6:	73fb      	strb	r3, [r7, #15]
            break;
 800b4d8:	e001      	b.n	800b4de <BSP_RunTimIT+0x46>
        default:
            return BSP_ERROR; // Invalid operation
 800b4da:	2301      	movs	r3, #1
 800b4dc:	e000      	b.n	800b4e0 <BSP_RunTimIT+0x48>
    }

    return status;
 800b4de:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4e0:	4618      	mov	r0, r3
 800b4e2:	3710      	adds	r7, #16
 800b4e4:	46bd      	mov	sp, r7
 800b4e6:	bd80      	pop	{r7, pc}

0800b4e8 <BSP_SetTimCB>:
 * @param callbackType Enum value representing the type of callback (e.g., transmit complete, receive complete).
 * @param callback Function pointer to the custom callback function.
 * @param params Pointer to any parameters that the custom callback function may need.
 */
void BSP_SetTimCB(BSP_Tim_t timer, BSP_TimCBType_t callbackType, BSP_TimCBPtr_t callback, void* params)
{
 800b4e8:	b480      	push	{r7}
 800b4ea:	b085      	sub	sp, #20
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	60ba      	str	r2, [r7, #8]
 800b4f0:	607b      	str	r3, [r7, #4]
 800b4f2:	4603      	mov	r3, r0
 800b4f4:	73fb      	strb	r3, [r7, #15]
 800b4f6:	460b      	mov	r3, r1
 800b4f8:	73bb      	strb	r3, [r7, #14]
    if (timer < BSP_TIM_COUNT && callbackType < BSP_TIM_CALLBACK_TYPE_COUNT && callback) {
 800b4fa:	7bfb      	ldrb	r3, [r7, #15]
 800b4fc:	2b11      	cmp	r3, #17
 800b4fe:	d816      	bhi.n	800b52e <BSP_SetTimCB+0x46>
 800b500:	7bbb      	ldrb	r3, [r7, #14]
 800b502:	2b0f      	cmp	r3, #15
 800b504:	d813      	bhi.n	800b52e <BSP_SetTimCB+0x46>
 800b506:	68bb      	ldr	r3, [r7, #8]
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d010      	beq.n	800b52e <BSP_SetTimCB+0x46>
        bsp_timCB[timer].callbacks[callbackType] = callback;
 800b50c:	7bfa      	ldrb	r2, [r7, #15]
 800b50e:	7bbb      	ldrb	r3, [r7, #14]
 800b510:	490a      	ldr	r1, [pc, #40]	@ (800b53c <BSP_SetTimCB+0x54>)
 800b512:	0152      	lsls	r2, r2, #5
 800b514:	4413      	add	r3, r2
 800b516:	68ba      	ldr	r2, [r7, #8]
 800b518:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        bsp_timCB[timer].params[callbackType] = params;
 800b51c:	7bfa      	ldrb	r2, [r7, #15]
 800b51e:	7bbb      	ldrb	r3, [r7, #14]
 800b520:	4906      	ldr	r1, [pc, #24]	@ (800b53c <BSP_SetTimCB+0x54>)
 800b522:	0152      	lsls	r2, r2, #5
 800b524:	4413      	add	r3, r2
 800b526:	3310      	adds	r3, #16
 800b528:	687a      	ldr	r2, [r7, #4]
 800b52a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
}
 800b52e:	bf00      	nop
 800b530:	3714      	adds	r7, #20
 800b532:	46bd      	mov	sp, r7
 800b534:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b538:	4770      	bx	lr
 800b53a:	bf00      	nop
 800b53c:	24028438 	.word	0x24028438

0800b540 <HAL_TIM_PeriodElapsedCallback>:
/**
 * @brief Callback executed when the timer period elapses.
 * @param htim HAL timer handle.
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 800b540:	b580      	push	{r7, lr}
 800b542:	b082      	sub	sp, #8
 800b544:	af00      	add	r7, sp, #0
 800b546:	6078      	str	r0, [r7, #4]
    UNUSED(htim);


    // TODO: Nothing!!

   	ExecuteTimCB(htim, BSP_TIM_PERIOD_ELAPSED_CALLBACK);
 800b548:	2100      	movs	r1, #0
 800b54a:	6878      	ldr	r0, [r7, #4]
 800b54c:	f000 f81c 	bl	800b588 <ExecuteTimCB>
}
 800b550:	bf00      	nop
 800b552:	3708      	adds	r7, #8
 800b554:	46bd      	mov	sp, r7
 800b556:	bd80      	pop	{r7, pc}

0800b558 <HAL_TIM_OC_DelayElapsedCallback>:
/**
 * @brief Callback executed when the output compare delay elapses.
 * @param htim HAL timer handle.
 */
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef* htim)
{
 800b558:	b580      	push	{r7, lr}
 800b55a:	b082      	sub	sp, #8
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	6078      	str	r0, [r7, #4]
    UNUSED(htim);

	ExecuteTimCB(htim, BSP_TIM_OC_DELAY_ELAPSED_CALLBACK);
 800b560:	2102      	movs	r1, #2
 800b562:	6878      	ldr	r0, [r7, #4]
 800b564:	f000 f810 	bl	800b588 <ExecuteTimCB>
}
 800b568:	bf00      	nop
 800b56a:	3708      	adds	r7, #8
 800b56c:	46bd      	mov	sp, r7
 800b56e:	bd80      	pop	{r7, pc}

0800b570 <HAL_TIM_PWM_PulseFinishedCallback>:
/**
 * @brief Callback executed when a PWM pulse operation finishes.
 * @param htim HAL timer handle.
 */
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef* htim)
{
 800b570:	b580      	push	{r7, lr}
 800b572:	b082      	sub	sp, #8
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
    UNUSED(htim);

    ExecuteTimCB(htim, BSP_TIM_PWM_PULSE_FINISHED_CALLBACK);
 800b578:	2105      	movs	r1, #5
 800b57a:	6878      	ldr	r0, [r7, #4]
 800b57c:	f000 f804 	bl	800b588 <ExecuteTimCB>
}
 800b580:	bf00      	nop
 800b582:	3708      	adds	r7, #8
 800b584:	46bd      	mov	sp, r7
 800b586:	bd80      	pop	{r7, pc}

0800b588 <ExecuteTimCB>:
 *
 * @param htim HAL Timer handle, used to find the corresponding Timer port enum value.
 * @param callbackType Enum value representing the type of callback to execute.
 */
static void ExecuteTimCB(TIM_HandleTypeDef* htim, BSP_TimCBType_t callbackType)
{
 800b588:	b580      	push	{r7, lr}
 800b58a:	b086      	sub	sp, #24
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	6078      	str	r0, [r7, #4]
 800b590:	460b      	mov	r3, r1
 800b592:	70fb      	strb	r3, [r7, #3]
    BSP_Tim_t timer = FindTimEnum(htim);
 800b594:	6878      	ldr	r0, [r7, #4]
 800b596:	f000 f847 	bl	800b628 <FindTimEnum>
 800b59a:	4603      	mov	r3, r0
 800b59c:	75fb      	strb	r3, [r7, #23]
    if (timer < BSP_TIM_COUNT) {
 800b59e:	7dfb      	ldrb	r3, [r7, #23]
 800b5a0:	2b11      	cmp	r3, #17
 800b5a2:	d816      	bhi.n	800b5d2 <ExecuteTimCB+0x4a>
    	BSP_TimCBPtr_t callback = bsp_timCB[timer].callbacks[callbackType];
 800b5a4:	7dfa      	ldrb	r2, [r7, #23]
 800b5a6:	78fb      	ldrb	r3, [r7, #3]
 800b5a8:	490c      	ldr	r1, [pc, #48]	@ (800b5dc <ExecuteTimCB+0x54>)
 800b5aa:	0152      	lsls	r2, r2, #5
 800b5ac:	4413      	add	r3, r2
 800b5ae:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800b5b2:	613b      	str	r3, [r7, #16]
        void* params = bsp_timCB[timer].params[callbackType];
 800b5b4:	7dfa      	ldrb	r2, [r7, #23]
 800b5b6:	78fb      	ldrb	r3, [r7, #3]
 800b5b8:	4908      	ldr	r1, [pc, #32]	@ (800b5dc <ExecuteTimCB+0x54>)
 800b5ba:	0152      	lsls	r2, r2, #5
 800b5bc:	4413      	add	r3, r2
 800b5be:	3310      	adds	r3, #16
 800b5c0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800b5c4:	60fb      	str	r3, [r7, #12]
        if (callback) {
 800b5c6:	693b      	ldr	r3, [r7, #16]
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d002      	beq.n	800b5d2 <ExecuteTimCB+0x4a>
            callback(params); // Executes the custom callback with the specified parameters
 800b5cc:	693b      	ldr	r3, [r7, #16]
 800b5ce:	68f8      	ldr	r0, [r7, #12]
 800b5d0:	4798      	blx	r3
        }
    }
}
 800b5d2:	bf00      	nop
 800b5d4:	3718      	adds	r7, #24
 800b5d6:	46bd      	mov	sp, r7
 800b5d8:	bd80      	pop	{r7, pc}
 800b5da:	bf00      	nop
 800b5dc:	24028438 	.word	0x24028438

0800b5e0 <FindTimHandle>:
 * @brief Retrieve the HAL Timer handle associated with the given BSP Timer enumeration.
 * @param timer The BSP Timer enumeration for which the HAL Timer handle is sought.
 * @return TIM_HandleTypeDef* Pointer to the HAL Timer handle, or NULL if not found.
 */
static TIM_HandleTypeDef* FindTimHandle(BSP_Tim_t timer)
{
 800b5e0:	b480      	push	{r7}
 800b5e2:	b085      	sub	sp, #20
 800b5e4:	af00      	add	r7, sp, #0
 800b5e6:	4603      	mov	r3, r0
 800b5e8:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i < ARRAY_SIZE(bsp_timMap); i++) {
 800b5ea:	2300      	movs	r3, #0
 800b5ec:	60fb      	str	r3, [r7, #12]
 800b5ee:	e00f      	b.n	800b610 <FindTimHandle+0x30>
        if (bsp_timMap[i].timer == timer) {
 800b5f0:	4a0c      	ldr	r2, [pc, #48]	@ (800b624 <FindTimHandle+0x44>)
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 800b5f8:	79fa      	ldrb	r2, [r7, #7]
 800b5fa:	429a      	cmp	r2, r3
 800b5fc:	d105      	bne.n	800b60a <FindTimHandle+0x2a>
            return bsp_timMap[i].handle;
 800b5fe:	4a09      	ldr	r2, [pc, #36]	@ (800b624 <FindTimHandle+0x44>)
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	00db      	lsls	r3, r3, #3
 800b604:	4413      	add	r3, r2
 800b606:	685b      	ldr	r3, [r3, #4]
 800b608:	e006      	b.n	800b618 <FindTimHandle+0x38>
	for (int i = 0; i < ARRAY_SIZE(bsp_timMap); i++) {
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	3301      	adds	r3, #1
 800b60e:	60fb      	str	r3, [r7, #12]
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	2b11      	cmp	r3, #17
 800b614:	d9ec      	bls.n	800b5f0 <FindTimHandle+0x10>
        }
    }
    return NULL;
 800b616:	2300      	movs	r3, #0
}
 800b618:	4618      	mov	r0, r3
 800b61a:	3714      	adds	r7, #20
 800b61c:	46bd      	mov	sp, r7
 800b61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b622:	4770      	bx	lr
 800b624:	24000154 	.word	0x24000154

0800b628 <FindTimEnum>:

static BSP_Tim_t FindTimEnum(TIM_HandleTypeDef* htim)
{
 800b628:	b480      	push	{r7}
 800b62a:	b085      	sub	sp, #20
 800b62c:	af00      	add	r7, sp, #0
 800b62e:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < ARRAY_SIZE(bsp_timMap); i++) {
 800b630:	2300      	movs	r3, #0
 800b632:	60fb      	str	r3, [r7, #12]
 800b634:	e00f      	b.n	800b656 <FindTimEnum+0x2e>
        if (bsp_timMap[i].handle == htim) {
 800b636:	4a0d      	ldr	r2, [pc, #52]	@ (800b66c <FindTimEnum+0x44>)
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	00db      	lsls	r3, r3, #3
 800b63c:	4413      	add	r3, r2
 800b63e:	685b      	ldr	r3, [r3, #4]
 800b640:	687a      	ldr	r2, [r7, #4]
 800b642:	429a      	cmp	r2, r3
 800b644:	d104      	bne.n	800b650 <FindTimEnum+0x28>
            return bsp_timMap[i].timer;
 800b646:	4a09      	ldr	r2, [pc, #36]	@ (800b66c <FindTimEnum+0x44>)
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 800b64e:	e006      	b.n	800b65e <FindTimEnum+0x36>
    for (int i = 0; i < ARRAY_SIZE(bsp_timMap); i++) {
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	3301      	adds	r3, #1
 800b654:	60fb      	str	r3, [r7, #12]
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	2b11      	cmp	r3, #17
 800b65a:	d9ec      	bls.n	800b636 <FindTimEnum+0xe>
        }
    }

    return BSP_ERROR;
 800b65c:	2301      	movs	r3, #1
}
 800b65e:	4618      	mov	r0, r3
 800b660:	3714      	adds	r7, #20
 800b662:	46bd      	mov	sp, r7
 800b664:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b668:	4770      	bx	lr
 800b66a:	bf00      	nop
 800b66c:	24000154 	.word	0x24000154

0800b670 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc2;
DMA_HandleTypeDef hdma_adc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800b670:	b580      	push	{r7, lr}
 800b672:	b08a      	sub	sp, #40	@ 0x28
 800b674:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800b676:	f107 031c 	add.w	r3, r7, #28
 800b67a:	2200      	movs	r2, #0
 800b67c:	601a      	str	r2, [r3, #0]
 800b67e:	605a      	str	r2, [r3, #4]
 800b680:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800b682:	463b      	mov	r3, r7
 800b684:	2200      	movs	r2, #0
 800b686:	601a      	str	r2, [r3, #0]
 800b688:	605a      	str	r2, [r3, #4]
 800b68a:	609a      	str	r2, [r3, #8]
 800b68c:	60da      	str	r2, [r3, #12]
 800b68e:	611a      	str	r2, [r3, #16]
 800b690:	615a      	str	r2, [r3, #20]
 800b692:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800b694:	4b45      	ldr	r3, [pc, #276]	@ (800b7ac <MX_ADC1_Init+0x13c>)
 800b696:	4a46      	ldr	r2, [pc, #280]	@ (800b7b0 <MX_ADC1_Init+0x140>)
 800b698:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV16;
 800b69a:	4b44      	ldr	r3, [pc, #272]	@ (800b7ac <MX_ADC1_Init+0x13c>)
 800b69c:	f44f 12e0 	mov.w	r2, #1835008	@ 0x1c0000
 800b6a0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800b6a2:	4b42      	ldr	r3, [pc, #264]	@ (800b7ac <MX_ADC1_Init+0x13c>)
 800b6a4:	2208      	movs	r2, #8
 800b6a6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800b6a8:	4b40      	ldr	r3, [pc, #256]	@ (800b7ac <MX_ADC1_Init+0x13c>)
 800b6aa:	2201      	movs	r2, #1
 800b6ac:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800b6ae:	4b3f      	ldr	r3, [pc, #252]	@ (800b7ac <MX_ADC1_Init+0x13c>)
 800b6b0:	2208      	movs	r2, #8
 800b6b2:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800b6b4:	4b3d      	ldr	r3, [pc, #244]	@ (800b7ac <MX_ADC1_Init+0x13c>)
 800b6b6:	2200      	movs	r2, #0
 800b6b8:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800b6ba:	4b3c      	ldr	r3, [pc, #240]	@ (800b7ac <MX_ADC1_Init+0x13c>)
 800b6bc:	2201      	movs	r2, #1
 800b6be:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 4;
 800b6c0:	4b3a      	ldr	r3, [pc, #232]	@ (800b7ac <MX_ADC1_Init+0x13c>)
 800b6c2:	2204      	movs	r2, #4
 800b6c4:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800b6c6:	4b39      	ldr	r3, [pc, #228]	@ (800b7ac <MX_ADC1_Init+0x13c>)
 800b6c8:	2200      	movs	r2, #0
 800b6ca:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800b6cc:	4b37      	ldr	r3, [pc, #220]	@ (800b7ac <MX_ADC1_Init+0x13c>)
 800b6ce:	2200      	movs	r2, #0
 800b6d0:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800b6d2:	4b36      	ldr	r3, [pc, #216]	@ (800b7ac <MX_ADC1_Init+0x13c>)
 800b6d4:	2200      	movs	r2, #0
 800b6d6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800b6d8:	4b34      	ldr	r3, [pc, #208]	@ (800b7ac <MX_ADC1_Init+0x13c>)
 800b6da:	2203      	movs	r2, #3
 800b6dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800b6de:	4b33      	ldr	r3, [pc, #204]	@ (800b7ac <MX_ADC1_Init+0x13c>)
 800b6e0:	2200      	movs	r2, #0
 800b6e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800b6e4:	4b31      	ldr	r3, [pc, #196]	@ (800b7ac <MX_ADC1_Init+0x13c>)
 800b6e6:	2200      	movs	r2, #0
 800b6e8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800b6ea:	4b30      	ldr	r3, [pc, #192]	@ (800b7ac <MX_ADC1_Init+0x13c>)
 800b6ec:	2200      	movs	r2, #0
 800b6ee:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800b6f2:	482e      	ldr	r0, [pc, #184]	@ (800b7ac <MX_ADC1_Init+0x13c>)
 800b6f4:	f002 fa4e 	bl	800db94 <HAL_ADC_Init>
 800b6f8:	4603      	mov	r3, r0
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d001      	beq.n	800b702 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800b6fe:	f001 f885 	bl	800c80c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800b702:	2300      	movs	r3, #0
 800b704:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800b706:	f107 031c 	add.w	r3, r7, #28
 800b70a:	4619      	mov	r1, r3
 800b70c:	4827      	ldr	r0, [pc, #156]	@ (800b7ac <MX_ADC1_Init+0x13c>)
 800b70e:	f003 fc69 	bl	800efe4 <HAL_ADCEx_MultiModeConfigChannel>
 800b712:	4603      	mov	r3, r0
 800b714:	2b00      	cmp	r3, #0
 800b716:	d001      	beq.n	800b71c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800b718:	f001 f878 	bl	800c80c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800b71c:	4b25      	ldr	r3, [pc, #148]	@ (800b7b4 <MX_ADC1_Init+0x144>)
 800b71e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800b720:	2306      	movs	r3, #6
 800b722:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_32CYCLES_5;
 800b724:	2304      	movs	r3, #4
 800b726:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800b728:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800b72c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800b72e:	2304      	movs	r3, #4
 800b730:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800b732:	2300      	movs	r3, #0
 800b734:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 800b736:	2300      	movs	r3, #0
 800b738:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800b73a:	463b      	mov	r3, r7
 800b73c:	4619      	mov	r1, r3
 800b73e:	481b      	ldr	r0, [pc, #108]	@ (800b7ac <MX_ADC1_Init+0x13c>)
 800b740:	f002 fcf0 	bl	800e124 <HAL_ADC_ConfigChannel>
 800b744:	4603      	mov	r3, r0
 800b746:	2b00      	cmp	r3, #0
 800b748:	d001      	beq.n	800b74e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800b74a:	f001 f85f 	bl	800c80c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800b74e:	4b1a      	ldr	r3, [pc, #104]	@ (800b7b8 <MX_ADC1_Init+0x148>)
 800b750:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800b752:	230c      	movs	r3, #12
 800b754:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800b756:	463b      	mov	r3, r7
 800b758:	4619      	mov	r1, r3
 800b75a:	4814      	ldr	r0, [pc, #80]	@ (800b7ac <MX_ADC1_Init+0x13c>)
 800b75c:	f002 fce2 	bl	800e124 <HAL_ADC_ConfigChannel>
 800b760:	4603      	mov	r3, r0
 800b762:	2b00      	cmp	r3, #0
 800b764:	d001      	beq.n	800b76a <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 800b766:	f001 f851 	bl	800c80c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800b76a:	4b14      	ldr	r3, [pc, #80]	@ (800b7bc <MX_ADC1_Init+0x14c>)
 800b76c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800b76e:	2312      	movs	r3, #18
 800b770:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800b772:	463b      	mov	r3, r7
 800b774:	4619      	mov	r1, r3
 800b776:	480d      	ldr	r0, [pc, #52]	@ (800b7ac <MX_ADC1_Init+0x13c>)
 800b778:	f002 fcd4 	bl	800e124 <HAL_ADC_ConfigChannel>
 800b77c:	4603      	mov	r3, r0
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d001      	beq.n	800b786 <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 800b782:	f001 f843 	bl	800c80c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800b786:	4b0e      	ldr	r3, [pc, #56]	@ (800b7c0 <MX_ADC1_Init+0x150>)
 800b788:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800b78a:	2318      	movs	r3, #24
 800b78c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800b78e:	463b      	mov	r3, r7
 800b790:	4619      	mov	r1, r3
 800b792:	4806      	ldr	r0, [pc, #24]	@ (800b7ac <MX_ADC1_Init+0x13c>)
 800b794:	f002 fcc6 	bl	800e124 <HAL_ADC_ConfigChannel>
 800b798:	4603      	mov	r3, r0
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d001      	beq.n	800b7a2 <MX_ADC1_Init+0x132>
  {
    Error_Handler();
 800b79e:	f001 f835 	bl	800c80c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800b7a2:	bf00      	nop
 800b7a4:	3728      	adds	r7, #40	@ 0x28
 800b7a6:	46bd      	mov	sp, r7
 800b7a8:	bd80      	pop	{r7, pc}
 800b7aa:	bf00      	nop
 800b7ac:	24028d38 	.word	0x24028d38
 800b7b0:	40022000 	.word	0x40022000
 800b7b4:	08600004 	.word	0x08600004
 800b7b8:	19200040 	.word	0x19200040
 800b7bc:	2a000400 	.word	0x2a000400
 800b7c0:	2e300800 	.word	0x2e300800

0800b7c4 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800b7c4:	b580      	push	{r7, lr}
 800b7c6:	b088      	sub	sp, #32
 800b7c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800b7ca:	1d3b      	adds	r3, r7, #4
 800b7cc:	2200      	movs	r2, #0
 800b7ce:	601a      	str	r2, [r3, #0]
 800b7d0:	605a      	str	r2, [r3, #4]
 800b7d2:	609a      	str	r2, [r3, #8]
 800b7d4:	60da      	str	r2, [r3, #12]
 800b7d6:	611a      	str	r2, [r3, #16]
 800b7d8:	615a      	str	r2, [r3, #20]
 800b7da:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800b7dc:	4b30      	ldr	r3, [pc, #192]	@ (800b8a0 <MX_ADC2_Init+0xdc>)
 800b7de:	4a31      	ldr	r2, [pc, #196]	@ (800b8a4 <MX_ADC2_Init+0xe0>)
 800b7e0:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV16;
 800b7e2:	4b2f      	ldr	r3, [pc, #188]	@ (800b8a0 <MX_ADC2_Init+0xdc>)
 800b7e4:	f44f 12e0 	mov.w	r2, #1835008	@ 0x1c0000
 800b7e8:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800b7ea:	4b2d      	ldr	r3, [pc, #180]	@ (800b8a0 <MX_ADC2_Init+0xdc>)
 800b7ec:	2208      	movs	r2, #8
 800b7ee:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800b7f0:	4b2b      	ldr	r3, [pc, #172]	@ (800b8a0 <MX_ADC2_Init+0xdc>)
 800b7f2:	2201      	movs	r2, #1
 800b7f4:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800b7f6:	4b2a      	ldr	r3, [pc, #168]	@ (800b8a0 <MX_ADC2_Init+0xdc>)
 800b7f8:	2208      	movs	r2, #8
 800b7fa:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800b7fc:	4b28      	ldr	r3, [pc, #160]	@ (800b8a0 <MX_ADC2_Init+0xdc>)
 800b7fe:	2200      	movs	r2, #0
 800b800:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800b802:	4b27      	ldr	r3, [pc, #156]	@ (800b8a0 <MX_ADC2_Init+0xdc>)
 800b804:	2201      	movs	r2, #1
 800b806:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 2;
 800b808:	4b25      	ldr	r3, [pc, #148]	@ (800b8a0 <MX_ADC2_Init+0xdc>)
 800b80a:	2202      	movs	r2, #2
 800b80c:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800b80e:	4b24      	ldr	r3, [pc, #144]	@ (800b8a0 <MX_ADC2_Init+0xdc>)
 800b810:	2200      	movs	r2, #0
 800b812:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800b814:	4b22      	ldr	r3, [pc, #136]	@ (800b8a0 <MX_ADC2_Init+0xdc>)
 800b816:	2200      	movs	r2, #0
 800b818:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800b81a:	4b21      	ldr	r3, [pc, #132]	@ (800b8a0 <MX_ADC2_Init+0xdc>)
 800b81c:	2200      	movs	r2, #0
 800b81e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800b820:	4b1f      	ldr	r3, [pc, #124]	@ (800b8a0 <MX_ADC2_Init+0xdc>)
 800b822:	2203      	movs	r2, #3
 800b824:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800b826:	4b1e      	ldr	r3, [pc, #120]	@ (800b8a0 <MX_ADC2_Init+0xdc>)
 800b828:	2200      	movs	r2, #0
 800b82a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800b82c:	4b1c      	ldr	r3, [pc, #112]	@ (800b8a0 <MX_ADC2_Init+0xdc>)
 800b82e:	2200      	movs	r2, #0
 800b830:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 800b832:	4b1b      	ldr	r3, [pc, #108]	@ (800b8a0 <MX_ADC2_Init+0xdc>)
 800b834:	2200      	movs	r2, #0
 800b836:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800b83a:	4819      	ldr	r0, [pc, #100]	@ (800b8a0 <MX_ADC2_Init+0xdc>)
 800b83c:	f002 f9aa 	bl	800db94 <HAL_ADC_Init>
 800b840:	4603      	mov	r3, r0
 800b842:	2b00      	cmp	r3, #0
 800b844:	d001      	beq.n	800b84a <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 800b846:	f000 ffe1 	bl	800c80c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800b84a:	4b17      	ldr	r3, [pc, #92]	@ (800b8a8 <MX_ADC2_Init+0xe4>)
 800b84c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800b84e:	2306      	movs	r3, #6
 800b850:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_32CYCLES_5;
 800b852:	2304      	movs	r3, #4
 800b854:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800b856:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800b85a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800b85c:	2304      	movs	r3, #4
 800b85e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800b860:	2300      	movs	r3, #0
 800b862:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 800b864:	2300      	movs	r3, #0
 800b866:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800b868:	1d3b      	adds	r3, r7, #4
 800b86a:	4619      	mov	r1, r3
 800b86c:	480c      	ldr	r0, [pc, #48]	@ (800b8a0 <MX_ADC2_Init+0xdc>)
 800b86e:	f002 fc59 	bl	800e124 <HAL_ADC_ConfigChannel>
 800b872:	4603      	mov	r3, r0
 800b874:	2b00      	cmp	r3, #0
 800b876:	d001      	beq.n	800b87c <MX_ADC2_Init+0xb8>
  {
    Error_Handler();
 800b878:	f000 ffc8 	bl	800c80c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800b87c:	4b0b      	ldr	r3, [pc, #44]	@ (800b8ac <MX_ADC2_Init+0xe8>)
 800b87e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800b880:	230c      	movs	r3, #12
 800b882:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800b884:	1d3b      	adds	r3, r7, #4
 800b886:	4619      	mov	r1, r3
 800b888:	4805      	ldr	r0, [pc, #20]	@ (800b8a0 <MX_ADC2_Init+0xdc>)
 800b88a:	f002 fc4b 	bl	800e124 <HAL_ADC_ConfigChannel>
 800b88e:	4603      	mov	r3, r0
 800b890:	2b00      	cmp	r3, #0
 800b892:	d001      	beq.n	800b898 <MX_ADC2_Init+0xd4>
  {
    Error_Handler();
 800b894:	f000 ffba 	bl	800c80c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800b898:	bf00      	nop
 800b89a:	3720      	adds	r7, #32
 800b89c:	46bd      	mov	sp, r7
 800b89e:	bd80      	pop	{r7, pc}
 800b8a0:	24028d9c 	.word	0x24028d9c
 800b8a4:	40022100 	.word	0x40022100
 800b8a8:	08600004 	.word	0x08600004
 800b8ac:	19200040 	.word	0x19200040

0800b8b0 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 800b8b0:	b580      	push	{r7, lr}
 800b8b2:	b088      	sub	sp, #32
 800b8b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800b8b6:	1d3b      	adds	r3, r7, #4
 800b8b8:	2200      	movs	r2, #0
 800b8ba:	601a      	str	r2, [r3, #0]
 800b8bc:	605a      	str	r2, [r3, #4]
 800b8be:	609a      	str	r2, [r3, #8]
 800b8c0:	60da      	str	r2, [r3, #12]
 800b8c2:	611a      	str	r2, [r3, #16]
 800b8c4:	615a      	str	r2, [r3, #20]
 800b8c6:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 800b8c8:	4b6b      	ldr	r3, [pc, #428]	@ (800ba78 <MX_ADC3_Init+0x1c8>)
 800b8ca:	4a6c      	ldr	r2, [pc, #432]	@ (800ba7c <MX_ADC3_Init+0x1cc>)
 800b8cc:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV16;
 800b8ce:	4b6a      	ldr	r3, [pc, #424]	@ (800ba78 <MX_ADC3_Init+0x1c8>)
 800b8d0:	f44f 12e0 	mov.w	r2, #1835008	@ 0x1c0000
 800b8d4:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800b8d6:	4b68      	ldr	r3, [pc, #416]	@ (800ba78 <MX_ADC3_Init+0x1c8>)
 800b8d8:	2208      	movs	r2, #8
 800b8da:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800b8dc:	4b66      	ldr	r3, [pc, #408]	@ (800ba78 <MX_ADC3_Init+0x1c8>)
 800b8de:	2201      	movs	r2, #1
 800b8e0:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800b8e2:	4b65      	ldr	r3, [pc, #404]	@ (800ba78 <MX_ADC3_Init+0x1c8>)
 800b8e4:	2208      	movs	r2, #8
 800b8e6:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800b8e8:	4b63      	ldr	r3, [pc, #396]	@ (800ba78 <MX_ADC3_Init+0x1c8>)
 800b8ea:	2200      	movs	r2, #0
 800b8ec:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = ENABLE;
 800b8ee:	4b62      	ldr	r3, [pc, #392]	@ (800ba78 <MX_ADC3_Init+0x1c8>)
 800b8f0:	2201      	movs	r2, #1
 800b8f2:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 10;
 800b8f4:	4b60      	ldr	r3, [pc, #384]	@ (800ba78 <MX_ADC3_Init+0x1c8>)
 800b8f6:	220a      	movs	r2, #10
 800b8f8:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800b8fa:	4b5f      	ldr	r3, [pc, #380]	@ (800ba78 <MX_ADC3_Init+0x1c8>)
 800b8fc:	2200      	movs	r2, #0
 800b8fe:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800b900:	4b5d      	ldr	r3, [pc, #372]	@ (800ba78 <MX_ADC3_Init+0x1c8>)
 800b902:	2200      	movs	r2, #0
 800b904:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800b906:	4b5c      	ldr	r3, [pc, #368]	@ (800ba78 <MX_ADC3_Init+0x1c8>)
 800b908:	2200      	movs	r2, #0
 800b90a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800b90c:	4b5a      	ldr	r3, [pc, #360]	@ (800ba78 <MX_ADC3_Init+0x1c8>)
 800b90e:	2203      	movs	r2, #3
 800b910:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800b912:	4b59      	ldr	r3, [pc, #356]	@ (800ba78 <MX_ADC3_Init+0x1c8>)
 800b914:	2200      	movs	r2, #0
 800b916:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800b918:	4b57      	ldr	r3, [pc, #348]	@ (800ba78 <MX_ADC3_Init+0x1c8>)
 800b91a:	2200      	movs	r2, #0
 800b91c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 800b91e:	4b56      	ldr	r3, [pc, #344]	@ (800ba78 <MX_ADC3_Init+0x1c8>)
 800b920:	2200      	movs	r2, #0
 800b922:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800b926:	4854      	ldr	r0, [pc, #336]	@ (800ba78 <MX_ADC3_Init+0x1c8>)
 800b928:	f002 f934 	bl	800db94 <HAL_ADC_Init>
 800b92c:	4603      	mov	r3, r0
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d001      	beq.n	800b936 <MX_ADC3_Init+0x86>
  {
    Error_Handler();
 800b932:	f000 ff6b 	bl	800c80c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800b936:	2301      	movs	r3, #1
 800b938:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800b93a:	2306      	movs	r3, #6
 800b93c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_32CYCLES_5;
 800b93e:	2304      	movs	r3, #4
 800b940:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800b942:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800b946:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800b948:	2304      	movs	r3, #4
 800b94a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800b94c:	2300      	movs	r3, #0
 800b94e:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 800b950:	2300      	movs	r3, #0
 800b952:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800b954:	1d3b      	adds	r3, r7, #4
 800b956:	4619      	mov	r1, r3
 800b958:	4847      	ldr	r0, [pc, #284]	@ (800ba78 <MX_ADC3_Init+0x1c8>)
 800b95a:	f002 fbe3 	bl	800e124 <HAL_ADC_ConfigChannel>
 800b95e:	4603      	mov	r3, r0
 800b960:	2b00      	cmp	r3, #0
 800b962:	d001      	beq.n	800b968 <MX_ADC3_Init+0xb8>
  {
    Error_Handler();
 800b964:	f000 ff52 	bl	800c80c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800b968:	4b45      	ldr	r3, [pc, #276]	@ (800ba80 <MX_ADC3_Init+0x1d0>)
 800b96a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800b96c:	230c      	movs	r3, #12
 800b96e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800b970:	1d3b      	adds	r3, r7, #4
 800b972:	4619      	mov	r1, r3
 800b974:	4840      	ldr	r0, [pc, #256]	@ (800ba78 <MX_ADC3_Init+0x1c8>)
 800b976:	f002 fbd5 	bl	800e124 <HAL_ADC_ConfigChannel>
 800b97a:	4603      	mov	r3, r0
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d001      	beq.n	800b984 <MX_ADC3_Init+0xd4>
  {
    Error_Handler();
 800b980:	f000 ff44 	bl	800c80c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800b984:	4b3f      	ldr	r3, [pc, #252]	@ (800ba84 <MX_ADC3_Init+0x1d4>)
 800b986:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800b988:	2312      	movs	r3, #18
 800b98a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800b98c:	1d3b      	adds	r3, r7, #4
 800b98e:	4619      	mov	r1, r3
 800b990:	4839      	ldr	r0, [pc, #228]	@ (800ba78 <MX_ADC3_Init+0x1c8>)
 800b992:	f002 fbc7 	bl	800e124 <HAL_ADC_ConfigChannel>
 800b996:	4603      	mov	r3, r0
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d001      	beq.n	800b9a0 <MX_ADC3_Init+0xf0>
  {
    Error_Handler();
 800b99c:	f000 ff36 	bl	800c80c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800b9a0:	4b39      	ldr	r3, [pc, #228]	@ (800ba88 <MX_ADC3_Init+0x1d8>)
 800b9a2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800b9a4:	2318      	movs	r3, #24
 800b9a6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800b9a8:	1d3b      	adds	r3, r7, #4
 800b9aa:	4619      	mov	r1, r3
 800b9ac:	4832      	ldr	r0, [pc, #200]	@ (800ba78 <MX_ADC3_Init+0x1c8>)
 800b9ae:	f002 fbb9 	bl	800e124 <HAL_ADC_ConfigChannel>
 800b9b2:	4603      	mov	r3, r0
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d001      	beq.n	800b9bc <MX_ADC3_Init+0x10c>
  {
    Error_Handler();
 800b9b8:	f000 ff28 	bl	800c80c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800b9bc:	4b33      	ldr	r3, [pc, #204]	@ (800ba8c <MX_ADC3_Init+0x1dc>)
 800b9be:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800b9c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b9c4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800b9c6:	1d3b      	adds	r3, r7, #4
 800b9c8:	4619      	mov	r1, r3
 800b9ca:	482b      	ldr	r0, [pc, #172]	@ (800ba78 <MX_ADC3_Init+0x1c8>)
 800b9cc:	f002 fbaa 	bl	800e124 <HAL_ADC_ConfigChannel>
 800b9d0:	4603      	mov	r3, r0
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d001      	beq.n	800b9da <MX_ADC3_Init+0x12a>
  {
    Error_Handler();
 800b9d6:	f000 ff19 	bl	800c80c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800b9da:	4b2d      	ldr	r3, [pc, #180]	@ (800ba90 <MX_ADC3_Init+0x1e0>)
 800b9dc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800b9de:	f44f 7383 	mov.w	r3, #262	@ 0x106
 800b9e2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800b9e4:	1d3b      	adds	r3, r7, #4
 800b9e6:	4619      	mov	r1, r3
 800b9e8:	4823      	ldr	r0, [pc, #140]	@ (800ba78 <MX_ADC3_Init+0x1c8>)
 800b9ea:	f002 fb9b 	bl	800e124 <HAL_ADC_ConfigChannel>
 800b9ee:	4603      	mov	r3, r0
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d001      	beq.n	800b9f8 <MX_ADC3_Init+0x148>
  {
    Error_Handler();
 800b9f4:	f000 ff0a 	bl	800c80c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800b9f8:	4b26      	ldr	r3, [pc, #152]	@ (800ba94 <MX_ADC3_Init+0x1e4>)
 800b9fa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 800b9fc:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 800ba00:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800ba02:	1d3b      	adds	r3, r7, #4
 800ba04:	4619      	mov	r1, r3
 800ba06:	481c      	ldr	r0, [pc, #112]	@ (800ba78 <MX_ADC3_Init+0x1c8>)
 800ba08:	f002 fb8c 	bl	800e124 <HAL_ADC_ConfigChannel>
 800ba0c:	4603      	mov	r3, r0
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d001      	beq.n	800ba16 <MX_ADC3_Init+0x166>
  {
    Error_Handler();
 800ba12:	f000 fefb 	bl	800c80c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800ba16:	4b20      	ldr	r3, [pc, #128]	@ (800ba98 <MX_ADC3_Init+0x1e8>)
 800ba18:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 800ba1a:	f44f 7389 	mov.w	r3, #274	@ 0x112
 800ba1e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800ba20:	1d3b      	adds	r3, r7, #4
 800ba22:	4619      	mov	r1, r3
 800ba24:	4814      	ldr	r0, [pc, #80]	@ (800ba78 <MX_ADC3_Init+0x1c8>)
 800ba26:	f002 fb7d 	bl	800e124 <HAL_ADC_ConfigChannel>
 800ba2a:	4603      	mov	r3, r0
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d001      	beq.n	800ba34 <MX_ADC3_Init+0x184>
  {
    Error_Handler();
 800ba30:	f000 feec 	bl	800c80c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800ba34:	4b19      	ldr	r3, [pc, #100]	@ (800ba9c <MX_ADC3_Init+0x1ec>)
 800ba36:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 800ba38:	f44f 738c 	mov.w	r3, #280	@ 0x118
 800ba3c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800ba3e:	1d3b      	adds	r3, r7, #4
 800ba40:	4619      	mov	r1, r3
 800ba42:	480d      	ldr	r0, [pc, #52]	@ (800ba78 <MX_ADC3_Init+0x1c8>)
 800ba44:	f002 fb6e 	bl	800e124 <HAL_ADC_ConfigChannel>
 800ba48:	4603      	mov	r3, r0
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d001      	beq.n	800ba52 <MX_ADC3_Init+0x1a2>
  {
    Error_Handler();
 800ba4e:	f000 fedd 	bl	800c80c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800ba52:	4b13      	ldr	r3, [pc, #76]	@ (800baa0 <MX_ADC3_Init+0x1f0>)
 800ba54:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_10;
 800ba56:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ba5a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800ba5c:	1d3b      	adds	r3, r7, #4
 800ba5e:	4619      	mov	r1, r3
 800ba60:	4805      	ldr	r0, [pc, #20]	@ (800ba78 <MX_ADC3_Init+0x1c8>)
 800ba62:	f002 fb5f 	bl	800e124 <HAL_ADC_ConfigChannel>
 800ba66:	4603      	mov	r3, r0
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d001      	beq.n	800ba70 <MX_ADC3_Init+0x1c0>
  {
    Error_Handler();
 800ba6c:	f000 fece 	bl	800c80c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800ba70:	bf00      	nop
 800ba72:	3720      	adds	r7, #32
 800ba74:	46bd      	mov	sp, r7
 800ba76:	bd80      	pop	{r7, pc}
 800ba78:	24028e00 	.word	0x24028e00
 800ba7c:	58026000 	.word	0x58026000
 800ba80:	04300002 	.word	0x04300002
 800ba84:	08600004 	.word	0x08600004
 800ba88:	0c900008 	.word	0x0c900008
 800ba8c:	10c00010 	.word	0x10c00010
 800ba90:	14f00020 	.word	0x14f00020
 800ba94:	19200040 	.word	0x19200040
 800ba98:	1d500080 	.word	0x1d500080
 800ba9c:	21800100 	.word	0x21800100
 800baa0:	25b00200 	.word	0x25b00200

0800baa4 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800baa4:	b580      	push	{r7, lr}
 800baa6:	b090      	sub	sp, #64	@ 0x40
 800baa8:	af00      	add	r7, sp, #0
 800baaa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800baac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800bab0:	2200      	movs	r2, #0
 800bab2:	601a      	str	r2, [r3, #0]
 800bab4:	605a      	str	r2, [r3, #4]
 800bab6:	609a      	str	r2, [r3, #8]
 800bab8:	60da      	str	r2, [r3, #12]
 800baba:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	4a76      	ldr	r2, [pc, #472]	@ (800bc9c <HAL_ADC_MspInit+0x1f8>)
 800bac2:	4293      	cmp	r3, r2
 800bac4:	d17f      	bne.n	800bbc6 <HAL_ADC_MspInit+0x122>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800bac6:	4b76      	ldr	r3, [pc, #472]	@ (800bca0 <HAL_ADC_MspInit+0x1fc>)
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	3301      	adds	r3, #1
 800bacc:	4a74      	ldr	r2, [pc, #464]	@ (800bca0 <HAL_ADC_MspInit+0x1fc>)
 800bace:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800bad0:	4b73      	ldr	r3, [pc, #460]	@ (800bca0 <HAL_ADC_MspInit+0x1fc>)
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	2b01      	cmp	r3, #1
 800bad6:	d10e      	bne.n	800baf6 <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800bad8:	4b72      	ldr	r3, [pc, #456]	@ (800bca4 <HAL_ADC_MspInit+0x200>)
 800bada:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800bade:	4a71      	ldr	r2, [pc, #452]	@ (800bca4 <HAL_ADC_MspInit+0x200>)
 800bae0:	f043 0320 	orr.w	r3, r3, #32
 800bae4:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800bae8:	4b6e      	ldr	r3, [pc, #440]	@ (800bca4 <HAL_ADC_MspInit+0x200>)
 800baea:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800baee:	f003 0320 	and.w	r3, r3, #32
 800baf2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800baf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800baf6:	4b6b      	ldr	r3, [pc, #428]	@ (800bca4 <HAL_ADC_MspInit+0x200>)
 800baf8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bafc:	4a69      	ldr	r2, [pc, #420]	@ (800bca4 <HAL_ADC_MspInit+0x200>)
 800bafe:	f043 0304 	orr.w	r3, r3, #4
 800bb02:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800bb06:	4b67      	ldr	r3, [pc, #412]	@ (800bca4 <HAL_ADC_MspInit+0x200>)
 800bb08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bb0c:	f003 0304 	and.w	r3, r3, #4
 800bb10:	627b      	str	r3, [r7, #36]	@ 0x24
 800bb12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800bb14:	4b63      	ldr	r3, [pc, #396]	@ (800bca4 <HAL_ADC_MspInit+0x200>)
 800bb16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bb1a:	4a62      	ldr	r2, [pc, #392]	@ (800bca4 <HAL_ADC_MspInit+0x200>)
 800bb1c:	f043 0320 	orr.w	r3, r3, #32
 800bb20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800bb24:	4b5f      	ldr	r3, [pc, #380]	@ (800bca4 <HAL_ADC_MspInit+0x200>)
 800bb26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bb2a:	f003 0320 	and.w	r3, r3, #32
 800bb2e:	623b      	str	r3, [r7, #32]
 800bb30:	6a3b      	ldr	r3, [r7, #32]
    PC0     ------> ADC1_INP10
    PC1     ------> ADC1_INP11
    PF11     ------> ADC1_INP2
    PF12     ------> ADC1_INP6
    */
    GPIO_InitStruct.Pin = L_FSR_1_ADC_Pin|L_FSR_2_ADC_Pin;
 800bb32:	2303      	movs	r3, #3
 800bb34:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800bb36:	2303      	movs	r3, #3
 800bb38:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bb3a:	2300      	movs	r3, #0
 800bb3c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800bb3e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800bb42:	4619      	mov	r1, r3
 800bb44:	4858      	ldr	r0, [pc, #352]	@ (800bca8 <HAL_ADC_MspInit+0x204>)
 800bb46:	f007 fd25 	bl	8013594 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R_EMG_1_ADC_Pin|R_EMG_2_ADC_Pin;
 800bb4a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800bb4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800bb50:	2303      	movs	r3, #3
 800bb52:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bb54:	2300      	movs	r3, #0
 800bb56:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800bb58:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800bb5c:	4619      	mov	r1, r3
 800bb5e:	4853      	ldr	r0, [pc, #332]	@ (800bcac <HAL_ADC_MspInit+0x208>)
 800bb60:	f007 fd18 	bl	8013594 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 800bb64:	4b52      	ldr	r3, [pc, #328]	@ (800bcb0 <HAL_ADC_MspInit+0x20c>)
 800bb66:	4a53      	ldr	r2, [pc, #332]	@ (800bcb4 <HAL_ADC_MspInit+0x210>)
 800bb68:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800bb6a:	4b51      	ldr	r3, [pc, #324]	@ (800bcb0 <HAL_ADC_MspInit+0x20c>)
 800bb6c:	2209      	movs	r2, #9
 800bb6e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800bb70:	4b4f      	ldr	r3, [pc, #316]	@ (800bcb0 <HAL_ADC_MspInit+0x20c>)
 800bb72:	2200      	movs	r2, #0
 800bb74:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800bb76:	4b4e      	ldr	r3, [pc, #312]	@ (800bcb0 <HAL_ADC_MspInit+0x20c>)
 800bb78:	2200      	movs	r2, #0
 800bb7a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800bb7c:	4b4c      	ldr	r3, [pc, #304]	@ (800bcb0 <HAL_ADC_MspInit+0x20c>)
 800bb7e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800bb82:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800bb84:	4b4a      	ldr	r3, [pc, #296]	@ (800bcb0 <HAL_ADC_MspInit+0x20c>)
 800bb86:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800bb8a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800bb8c:	4b48      	ldr	r3, [pc, #288]	@ (800bcb0 <HAL_ADC_MspInit+0x20c>)
 800bb8e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800bb92:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800bb94:	4b46      	ldr	r3, [pc, #280]	@ (800bcb0 <HAL_ADC_MspInit+0x20c>)
 800bb96:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800bb9a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800bb9c:	4b44      	ldr	r3, [pc, #272]	@ (800bcb0 <HAL_ADC_MspInit+0x20c>)
 800bb9e:	2200      	movs	r2, #0
 800bba0:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800bba2:	4b43      	ldr	r3, [pc, #268]	@ (800bcb0 <HAL_ADC_MspInit+0x20c>)
 800bba4:	2200      	movs	r2, #0
 800bba6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800bba8:	4841      	ldr	r0, [pc, #260]	@ (800bcb0 <HAL_ADC_MspInit+0x20c>)
 800bbaa:	f003 fc81 	bl	800f4b0 <HAL_DMA_Init>
 800bbae:	4603      	mov	r3, r0
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d001      	beq.n	800bbb8 <HAL_ADC_MspInit+0x114>
    {
      Error_Handler();
 800bbb4:	f000 fe2a 	bl	800c80c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	4a3d      	ldr	r2, [pc, #244]	@ (800bcb0 <HAL_ADC_MspInit+0x20c>)
 800bbbc:	64da      	str	r2, [r3, #76]	@ 0x4c
 800bbbe:	4a3c      	ldr	r2, [pc, #240]	@ (800bcb0 <HAL_ADC_MspInit+0x20c>)
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800bbc4:	e0f9      	b.n	800bdba <HAL_ADC_MspInit+0x316>
  else if(adcHandle->Instance==ADC2)
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	4a3b      	ldr	r2, [pc, #236]	@ (800bcb8 <HAL_ADC_MspInit+0x214>)
 800bbcc:	4293      	cmp	r3, r2
 800bbce:	d179      	bne.n	800bcc4 <HAL_ADC_MspInit+0x220>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800bbd0:	4b33      	ldr	r3, [pc, #204]	@ (800bca0 <HAL_ADC_MspInit+0x1fc>)
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	3301      	adds	r3, #1
 800bbd6:	4a32      	ldr	r2, [pc, #200]	@ (800bca0 <HAL_ADC_MspInit+0x1fc>)
 800bbd8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800bbda:	4b31      	ldr	r3, [pc, #196]	@ (800bca0 <HAL_ADC_MspInit+0x1fc>)
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	2b01      	cmp	r3, #1
 800bbe0:	d10e      	bne.n	800bc00 <HAL_ADC_MspInit+0x15c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800bbe2:	4b30      	ldr	r3, [pc, #192]	@ (800bca4 <HAL_ADC_MspInit+0x200>)
 800bbe4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800bbe8:	4a2e      	ldr	r2, [pc, #184]	@ (800bca4 <HAL_ADC_MspInit+0x200>)
 800bbea:	f043 0320 	orr.w	r3, r3, #32
 800bbee:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800bbf2:	4b2c      	ldr	r3, [pc, #176]	@ (800bca4 <HAL_ADC_MspInit+0x200>)
 800bbf4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800bbf8:	f003 0320 	and.w	r3, r3, #32
 800bbfc:	61fb      	str	r3, [r7, #28]
 800bbfe:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800bc00:	4b28      	ldr	r3, [pc, #160]	@ (800bca4 <HAL_ADC_MspInit+0x200>)
 800bc02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bc06:	4a27      	ldr	r2, [pc, #156]	@ (800bca4 <HAL_ADC_MspInit+0x200>)
 800bc08:	f043 0320 	orr.w	r3, r3, #32
 800bc0c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800bc10:	4b24      	ldr	r3, [pc, #144]	@ (800bca4 <HAL_ADC_MspInit+0x200>)
 800bc12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bc16:	f003 0320 	and.w	r3, r3, #32
 800bc1a:	61bb      	str	r3, [r7, #24]
 800bc1c:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = R_EMG_3_ADC_Pin|R_EMG_4_ADC_Pin;
 800bc1e:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800bc22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800bc24:	2303      	movs	r3, #3
 800bc26:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc28:	2300      	movs	r3, #0
 800bc2a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800bc2c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800bc30:	4619      	mov	r1, r3
 800bc32:	481e      	ldr	r0, [pc, #120]	@ (800bcac <HAL_ADC_MspInit+0x208>)
 800bc34:	f007 fcae 	bl	8013594 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Stream2;
 800bc38:	4b20      	ldr	r3, [pc, #128]	@ (800bcbc <HAL_ADC_MspInit+0x218>)
 800bc3a:	4a21      	ldr	r2, [pc, #132]	@ (800bcc0 <HAL_ADC_MspInit+0x21c>)
 800bc3c:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 800bc3e:	4b1f      	ldr	r3, [pc, #124]	@ (800bcbc <HAL_ADC_MspInit+0x218>)
 800bc40:	220a      	movs	r2, #10
 800bc42:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800bc44:	4b1d      	ldr	r3, [pc, #116]	@ (800bcbc <HAL_ADC_MspInit+0x218>)
 800bc46:	2200      	movs	r2, #0
 800bc48:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800bc4a:	4b1c      	ldr	r3, [pc, #112]	@ (800bcbc <HAL_ADC_MspInit+0x218>)
 800bc4c:	2200      	movs	r2, #0
 800bc4e:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800bc50:	4b1a      	ldr	r3, [pc, #104]	@ (800bcbc <HAL_ADC_MspInit+0x218>)
 800bc52:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800bc56:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800bc58:	4b18      	ldr	r3, [pc, #96]	@ (800bcbc <HAL_ADC_MspInit+0x218>)
 800bc5a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800bc5e:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800bc60:	4b16      	ldr	r3, [pc, #88]	@ (800bcbc <HAL_ADC_MspInit+0x218>)
 800bc62:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800bc66:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800bc68:	4b14      	ldr	r3, [pc, #80]	@ (800bcbc <HAL_ADC_MspInit+0x218>)
 800bc6a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800bc6e:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800bc70:	4b12      	ldr	r3, [pc, #72]	@ (800bcbc <HAL_ADC_MspInit+0x218>)
 800bc72:	2200      	movs	r2, #0
 800bc74:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800bc76:	4b11      	ldr	r3, [pc, #68]	@ (800bcbc <HAL_ADC_MspInit+0x218>)
 800bc78:	2200      	movs	r2, #0
 800bc7a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800bc7c:	480f      	ldr	r0, [pc, #60]	@ (800bcbc <HAL_ADC_MspInit+0x218>)
 800bc7e:	f003 fc17 	bl	800f4b0 <HAL_DMA_Init>
 800bc82:	4603      	mov	r3, r0
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d001      	beq.n	800bc8c <HAL_ADC_MspInit+0x1e8>
      Error_Handler();
 800bc88:	f000 fdc0 	bl	800c80c <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	4a0b      	ldr	r2, [pc, #44]	@ (800bcbc <HAL_ADC_MspInit+0x218>)
 800bc90:	64da      	str	r2, [r3, #76]	@ 0x4c
 800bc92:	4a0a      	ldr	r2, [pc, #40]	@ (800bcbc <HAL_ADC_MspInit+0x218>)
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800bc98:	e08f      	b.n	800bdba <HAL_ADC_MspInit+0x316>
 800bc9a:	bf00      	nop
 800bc9c:	40022000 	.word	0x40022000
 800bca0:	24028fcc 	.word	0x24028fcc
 800bca4:	58024400 	.word	0x58024400
 800bca8:	58020800 	.word	0x58020800
 800bcac:	58021400 	.word	0x58021400
 800bcb0:	24028e64 	.word	0x24028e64
 800bcb4:	40020010 	.word	0x40020010
 800bcb8:	40022100 	.word	0x40022100
 800bcbc:	24028edc 	.word	0x24028edc
 800bcc0:	40020040 	.word	0x40020040
  else if(adcHandle->Instance==ADC3)
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	4a3e      	ldr	r2, [pc, #248]	@ (800bdc4 <HAL_ADC_MspInit+0x320>)
 800bcca:	4293      	cmp	r3, r2
 800bccc:	d175      	bne.n	800bdba <HAL_ADC_MspInit+0x316>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800bcce:	4b3e      	ldr	r3, [pc, #248]	@ (800bdc8 <HAL_ADC_MspInit+0x324>)
 800bcd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bcd4:	4a3c      	ldr	r2, [pc, #240]	@ (800bdc8 <HAL_ADC_MspInit+0x324>)
 800bcd6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bcda:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800bcde:	4b3a      	ldr	r3, [pc, #232]	@ (800bdc8 <HAL_ADC_MspInit+0x324>)
 800bce0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bce4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800bce8:	617b      	str	r3, [r7, #20]
 800bcea:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800bcec:	4b36      	ldr	r3, [pc, #216]	@ (800bdc8 <HAL_ADC_MspInit+0x324>)
 800bcee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bcf2:	4a35      	ldr	r2, [pc, #212]	@ (800bdc8 <HAL_ADC_MspInit+0x324>)
 800bcf4:	f043 0320 	orr.w	r3, r3, #32
 800bcf8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800bcfc:	4b32      	ldr	r3, [pc, #200]	@ (800bdc8 <HAL_ADC_MspInit+0x324>)
 800bcfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bd02:	f003 0320 	and.w	r3, r3, #32
 800bd06:	613b      	str	r3, [r7, #16]
 800bd08:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800bd0a:	4b2f      	ldr	r3, [pc, #188]	@ (800bdc8 <HAL_ADC_MspInit+0x324>)
 800bd0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bd10:	4a2d      	ldr	r2, [pc, #180]	@ (800bdc8 <HAL_ADC_MspInit+0x324>)
 800bd12:	f043 0304 	orr.w	r3, r3, #4
 800bd16:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800bd1a:	4b2b      	ldr	r3, [pc, #172]	@ (800bdc8 <HAL_ADC_MspInit+0x324>)
 800bd1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bd20:	f003 0304 	and.w	r3, r3, #4
 800bd24:	60fb      	str	r3, [r7, #12]
 800bd26:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = R_FSR_1_ADC_Pin|R_FSR_3_ADC_Pin|L_EMG_1_ADC_Pin|R_FSR_2_ADC_Pin
 800bd28:	f44f 63ff 	mov.w	r3, #2040	@ 0x7f8
 800bd2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800bd2e:	2303      	movs	r3, #3
 800bd30:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bd32:	2300      	movs	r3, #0
 800bd34:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800bd36:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800bd3a:	4619      	mov	r1, r3
 800bd3c:	4823      	ldr	r0, [pc, #140]	@ (800bdcc <HAL_ADC_MspInit+0x328>)
 800bd3e:	f007 fc29 	bl	8013594 <HAL_GPIO_Init>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 800bd42:	f04f 6100 	mov.w	r1, #134217728	@ 0x8000000
 800bd46:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 800bd4a:	f001 fcd5 	bl	800d6f8 <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 800bd4e:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 800bd52:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 800bd56:	f001 fccf 	bl	800d6f8 <HAL_SYSCFG_AnalogSwitchConfig>
    hdma_adc3.Instance = DMA2_Stream0;
 800bd5a:	4b1d      	ldr	r3, [pc, #116]	@ (800bdd0 <HAL_ADC_MspInit+0x32c>)
 800bd5c:	4a1d      	ldr	r2, [pc, #116]	@ (800bdd4 <HAL_ADC_MspInit+0x330>)
 800bd5e:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 800bd60:	4b1b      	ldr	r3, [pc, #108]	@ (800bdd0 <HAL_ADC_MspInit+0x32c>)
 800bd62:	2273      	movs	r2, #115	@ 0x73
 800bd64:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800bd66:	4b1a      	ldr	r3, [pc, #104]	@ (800bdd0 <HAL_ADC_MspInit+0x32c>)
 800bd68:	2200      	movs	r2, #0
 800bd6a:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800bd6c:	4b18      	ldr	r3, [pc, #96]	@ (800bdd0 <HAL_ADC_MspInit+0x32c>)
 800bd6e:	2200      	movs	r2, #0
 800bd70:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 800bd72:	4b17      	ldr	r3, [pc, #92]	@ (800bdd0 <HAL_ADC_MspInit+0x32c>)
 800bd74:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800bd78:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800bd7a:	4b15      	ldr	r3, [pc, #84]	@ (800bdd0 <HAL_ADC_MspInit+0x32c>)
 800bd7c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800bd80:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800bd82:	4b13      	ldr	r3, [pc, #76]	@ (800bdd0 <HAL_ADC_MspInit+0x32c>)
 800bd84:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800bd88:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 800bd8a:	4b11      	ldr	r3, [pc, #68]	@ (800bdd0 <HAL_ADC_MspInit+0x32c>)
 800bd8c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800bd90:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 800bd92:	4b0f      	ldr	r3, [pc, #60]	@ (800bdd0 <HAL_ADC_MspInit+0x32c>)
 800bd94:	2200      	movs	r2, #0
 800bd96:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800bd98:	4b0d      	ldr	r3, [pc, #52]	@ (800bdd0 <HAL_ADC_MspInit+0x32c>)
 800bd9a:	2200      	movs	r2, #0
 800bd9c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800bd9e:	480c      	ldr	r0, [pc, #48]	@ (800bdd0 <HAL_ADC_MspInit+0x32c>)
 800bda0:	f003 fb86 	bl	800f4b0 <HAL_DMA_Init>
 800bda4:	4603      	mov	r3, r0
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d001      	beq.n	800bdae <HAL_ADC_MspInit+0x30a>
      Error_Handler();
 800bdaa:	f000 fd2f 	bl	800c80c <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	4a07      	ldr	r2, [pc, #28]	@ (800bdd0 <HAL_ADC_MspInit+0x32c>)
 800bdb2:	64da      	str	r2, [r3, #76]	@ 0x4c
 800bdb4:	4a06      	ldr	r2, [pc, #24]	@ (800bdd0 <HAL_ADC_MspInit+0x32c>)
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800bdba:	bf00      	nop
 800bdbc:	3740      	adds	r7, #64	@ 0x40
 800bdbe:	46bd      	mov	sp, r7
 800bdc0:	bd80      	pop	{r7, pc}
 800bdc2:	bf00      	nop
 800bdc4:	58026000 	.word	0x58026000
 800bdc8:	58024400 	.word	0x58024400
 800bdcc:	58021400 	.word	0x58021400
 800bdd0:	24028f54 	.word	0x24028f54
 800bdd4:	40020410 	.word	0x40020410

0800bdd8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800bdd8:	b580      	push	{r7, lr}
 800bdda:	b082      	sub	sp, #8
 800bddc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800bdde:	4b21      	ldr	r3, [pc, #132]	@ (800be64 <MX_DMA_Init+0x8c>)
 800bde0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800bde4:	4a1f      	ldr	r2, [pc, #124]	@ (800be64 <MX_DMA_Init+0x8c>)
 800bde6:	f043 0301 	orr.w	r3, r3, #1
 800bdea:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800bdee:	4b1d      	ldr	r3, [pc, #116]	@ (800be64 <MX_DMA_Init+0x8c>)
 800bdf0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800bdf4:	f003 0301 	and.w	r3, r3, #1
 800bdf8:	607b      	str	r3, [r7, #4]
 800bdfa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800bdfc:	4b19      	ldr	r3, [pc, #100]	@ (800be64 <MX_DMA_Init+0x8c>)
 800bdfe:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800be02:	4a18      	ldr	r2, [pc, #96]	@ (800be64 <MX_DMA_Init+0x8c>)
 800be04:	f043 0302 	orr.w	r3, r3, #2
 800be08:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800be0c:	4b15      	ldr	r3, [pc, #84]	@ (800be64 <MX_DMA_Init+0x8c>)
 800be0e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800be12:	f003 0302 	and.w	r3, r3, #2
 800be16:	603b      	str	r3, [r7, #0]
 800be18:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 3, 0);
 800be1a:	2200      	movs	r2, #0
 800be1c:	2103      	movs	r1, #3
 800be1e:	200b      	movs	r0, #11
 800be20:	f003 fa99 	bl	800f356 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800be24:	200b      	movs	r0, #11
 800be26:	f003 fab0 	bl	800f38a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 3, 0);
 800be2a:	2200      	movs	r2, #0
 800be2c:	2103      	movs	r1, #3
 800be2e:	200c      	movs	r0, #12
 800be30:	f003 fa91 	bl	800f356 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800be34:	200c      	movs	r0, #12
 800be36:	f003 faa8 	bl	800f38a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 3, 0);
 800be3a:	2200      	movs	r2, #0
 800be3c:	2103      	movs	r1, #3
 800be3e:	200d      	movs	r0, #13
 800be40:	f003 fa89 	bl	800f356 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 800be44:	200d      	movs	r0, #13
 800be46:	f003 faa0 	bl	800f38a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 3, 0);
 800be4a:	2200      	movs	r2, #0
 800be4c:	2103      	movs	r1, #3
 800be4e:	2038      	movs	r0, #56	@ 0x38
 800be50:	f003 fa81 	bl	800f356 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800be54:	2038      	movs	r0, #56	@ 0x38
 800be56:	f003 fa98 	bl	800f38a <HAL_NVIC_EnableIRQ>

}
 800be5a:	bf00      	nop
 800be5c:	3708      	adds	r7, #8
 800be5e:	46bd      	mov	sp, r7
 800be60:	bd80      	pop	{r7, pc}
 800be62:	bf00      	nop
 800be64:	58024400 	.word	0x58024400

0800be68 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 800be68:	b580      	push	{r7, lr}
 800be6a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800be6c:	4b2f      	ldr	r3, [pc, #188]	@ (800bf2c <MX_FDCAN1_Init+0xc4>)
 800be6e:	4a30      	ldr	r2, [pc, #192]	@ (800bf30 <MX_FDCAN1_Init+0xc8>)
 800be70:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 800be72:	4b2e      	ldr	r3, [pc, #184]	@ (800bf2c <MX_FDCAN1_Init+0xc4>)
 800be74:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800be78:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800be7a:	4b2c      	ldr	r3, [pc, #176]	@ (800bf2c <MX_FDCAN1_Init+0xc4>)
 800be7c:	2200      	movs	r2, #0
 800be7e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 800be80:	4b2a      	ldr	r3, [pc, #168]	@ (800bf2c <MX_FDCAN1_Init+0xc4>)
 800be82:	2201      	movs	r2, #1
 800be84:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = ENABLE;
 800be86:	4b29      	ldr	r3, [pc, #164]	@ (800bf2c <MX_FDCAN1_Init+0xc4>)
 800be88:	2201      	movs	r2, #1
 800be8a:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800be8c:	4b27      	ldr	r3, [pc, #156]	@ (800bf2c <MX_FDCAN1_Init+0xc4>)
 800be8e:	2200      	movs	r2, #0
 800be90:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 10;
 800be92:	4b26      	ldr	r3, [pc, #152]	@ (800bf2c <MX_FDCAN1_Init+0xc4>)
 800be94:	220a      	movs	r2, #10
 800be96:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 2;
 800be98:	4b24      	ldr	r3, [pc, #144]	@ (800bf2c <MX_FDCAN1_Init+0xc4>)
 800be9a:	2202      	movs	r2, #2
 800be9c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 5;
 800be9e:	4b23      	ldr	r3, [pc, #140]	@ (800bf2c <MX_FDCAN1_Init+0xc4>)
 800bea0:	2205      	movs	r2, #5
 800bea2:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 800bea4:	4b21      	ldr	r3, [pc, #132]	@ (800bf2c <MX_FDCAN1_Init+0xc4>)
 800bea6:	2202      	movs	r2, #2
 800bea8:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800beaa:	4b20      	ldr	r3, [pc, #128]	@ (800bf2c <MX_FDCAN1_Init+0xc4>)
 800beac:	2201      	movs	r2, #1
 800beae:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 4;
 800beb0:	4b1e      	ldr	r3, [pc, #120]	@ (800bf2c <MX_FDCAN1_Init+0xc4>)
 800beb2:	2204      	movs	r2, #4
 800beb4:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 11;
 800beb6:	4b1d      	ldr	r3, [pc, #116]	@ (800bf2c <MX_FDCAN1_Init+0xc4>)
 800beb8:	220b      	movs	r2, #11
 800beba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 4;
 800bebc:	4b1b      	ldr	r3, [pc, #108]	@ (800bf2c <MX_FDCAN1_Init+0xc4>)
 800bebe:	2204      	movs	r2, #4
 800bec0:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 800bec2:	4b1a      	ldr	r3, [pc, #104]	@ (800bf2c <MX_FDCAN1_Init+0xc4>)
 800bec4:	2200      	movs	r2, #0
 800bec6:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 800bec8:	4b18      	ldr	r3, [pc, #96]	@ (800bf2c <MX_FDCAN1_Init+0xc4>)
 800beca:	2201      	movs	r2, #1
 800becc:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 800bece:	4b17      	ldr	r3, [pc, #92]	@ (800bf2c <MX_FDCAN1_Init+0xc4>)
 800bed0:	2200      	movs	r2, #0
 800bed2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 4;
 800bed4:	4b15      	ldr	r3, [pc, #84]	@ (800bf2c <MX_FDCAN1_Init+0xc4>)
 800bed6:	2204      	movs	r2, #4
 800bed8:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_64;
 800beda:	4b14      	ldr	r3, [pc, #80]	@ (800bf2c <MX_FDCAN1_Init+0xc4>)
 800bedc:	2212      	movs	r2, #18
 800bede:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 4;
 800bee0:	4b12      	ldr	r3, [pc, #72]	@ (800bf2c <MX_FDCAN1_Init+0xc4>)
 800bee2:	2204      	movs	r2, #4
 800bee4:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_64;
 800bee6:	4b11      	ldr	r3, [pc, #68]	@ (800bf2c <MX_FDCAN1_Init+0xc4>)
 800bee8:	2212      	movs	r2, #18
 800beea:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 4;
 800beec:	4b0f      	ldr	r3, [pc, #60]	@ (800bf2c <MX_FDCAN1_Init+0xc4>)
 800beee:	2204      	movs	r2, #4
 800bef0:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_64;
 800bef2:	4b0e      	ldr	r3, [pc, #56]	@ (800bf2c <MX_FDCAN1_Init+0xc4>)
 800bef4:	2212      	movs	r2, #18
 800bef6:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 4;
 800bef8:	4b0c      	ldr	r3, [pc, #48]	@ (800bf2c <MX_FDCAN1_Init+0xc4>)
 800befa:	2204      	movs	r2, #4
 800befc:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 4;
 800befe:	4b0b      	ldr	r3, [pc, #44]	@ (800bf2c <MX_FDCAN1_Init+0xc4>)
 800bf00:	2204      	movs	r2, #4
 800bf02:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 16;
 800bf04:	4b09      	ldr	r3, [pc, #36]	@ (800bf2c <MX_FDCAN1_Init+0xc4>)
 800bf06:	2210      	movs	r2, #16
 800bf08:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_QUEUE_OPERATION;
 800bf0a:	4b08      	ldr	r3, [pc, #32]	@ (800bf2c <MX_FDCAN1_Init+0xc4>)
 800bf0c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800bf10:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_64;
 800bf12:	4b06      	ldr	r3, [pc, #24]	@ (800bf2c <MX_FDCAN1_Init+0xc4>)
 800bf14:	2212      	movs	r2, #18
 800bf16:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800bf18:	4804      	ldr	r0, [pc, #16]	@ (800bf2c <MX_FDCAN1_Init+0xc4>)
 800bf1a:	f006 f905 	bl	8012128 <HAL_FDCAN_Init>
 800bf1e:	4603      	mov	r3, r0
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d001      	beq.n	800bf28 <MX_FDCAN1_Init+0xc0>
  {
    Error_Handler();
 800bf24:	f000 fc72 	bl	800c80c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 800bf28:	bf00      	nop
 800bf2a:	bd80      	pop	{r7, pc}
 800bf2c:	24028fd0 	.word	0x24028fd0
 800bf30:	4000a000 	.word	0x4000a000

0800bf34 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 800bf34:	b580      	push	{r7, lr}
 800bf36:	b0ba      	sub	sp, #232	@ 0xe8
 800bf38:	af00      	add	r7, sp, #0
 800bf3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bf3c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800bf40:	2200      	movs	r2, #0
 800bf42:	601a      	str	r2, [r3, #0]
 800bf44:	605a      	str	r2, [r3, #4]
 800bf46:	609a      	str	r2, [r3, #8]
 800bf48:	60da      	str	r2, [r3, #12]
 800bf4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800bf4c:	f107 0310 	add.w	r3, r7, #16
 800bf50:	22c0      	movs	r2, #192	@ 0xc0
 800bf52:	2100      	movs	r1, #0
 800bf54:	4618      	mov	r0, r3
 800bf56:	f013 fd38 	bl	801f9ca <memset>
  if(fdcanHandle->Instance==FDCAN1)
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	4a33      	ldr	r2, [pc, #204]	@ (800c02c <HAL_FDCAN_MspInit+0xf8>)
 800bf60:	4293      	cmp	r3, r2
 800bf62:	d15e      	bne.n	800c022 <HAL_FDCAN_MspInit+0xee>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800bf64:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800bf68:	f04f 0300 	mov.w	r3, #0
 800bf6c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 800bf70:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800bf74:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800bf78:	f107 0310 	add.w	r3, r7, #16
 800bf7c:	4618      	mov	r0, r3
 800bf7e:	f00a f90d 	bl	801619c <HAL_RCCEx_PeriphCLKConfig>
 800bf82:	4603      	mov	r3, r0
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d001      	beq.n	800bf8c <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 800bf88:	f000 fc40 	bl	800c80c <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800bf8c:	4b28      	ldr	r3, [pc, #160]	@ (800c030 <HAL_FDCAN_MspInit+0xfc>)
 800bf8e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800bf92:	4a27      	ldr	r2, [pc, #156]	@ (800c030 <HAL_FDCAN_MspInit+0xfc>)
 800bf94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bf98:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800bf9c:	4b24      	ldr	r3, [pc, #144]	@ (800c030 <HAL_FDCAN_MspInit+0xfc>)
 800bf9e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800bfa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bfa6:	60fb      	str	r3, [r7, #12]
 800bfa8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800bfaa:	4b21      	ldr	r3, [pc, #132]	@ (800c030 <HAL_FDCAN_MspInit+0xfc>)
 800bfac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bfb0:	4a1f      	ldr	r2, [pc, #124]	@ (800c030 <HAL_FDCAN_MspInit+0xfc>)
 800bfb2:	f043 0308 	orr.w	r3, r3, #8
 800bfb6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800bfba:	4b1d      	ldr	r3, [pc, #116]	@ (800c030 <HAL_FDCAN_MspInit+0xfc>)
 800bfbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bfc0:	f003 0308 	and.w	r3, r3, #8
 800bfc4:	60bb      	str	r3, [r7, #8]
 800bfc6:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD1     ------> FDCAN1_TX
    PD0     ------> FDCAN1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 800bfc8:	2303      	movs	r3, #3
 800bfca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bfce:	2302      	movs	r3, #2
 800bfd0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bfd4:	2300      	movs	r3, #0
 800bfd6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bfda:	2300      	movs	r3, #0
 800bfdc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800bfe0:	2309      	movs	r3, #9
 800bfe2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800bfe6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800bfea:	4619      	mov	r1, r3
 800bfec:	4811      	ldr	r0, [pc, #68]	@ (800c034 <HAL_FDCAN_MspInit+0x100>)
 800bfee:	f007 fad1 	bl	8013594 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 800bff2:	2200      	movs	r2, #0
 800bff4:	2100      	movs	r1, #0
 800bff6:	2013      	movs	r0, #19
 800bff8:	f003 f9ad 	bl	800f356 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 800bffc:	2013      	movs	r0, #19
 800bffe:	f003 f9c4 	bl	800f38a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 800c002:	2200      	movs	r2, #0
 800c004:	2100      	movs	r1, #0
 800c006:	2015      	movs	r0, #21
 800c008:	f003 f9a5 	bl	800f356 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 800c00c:	2015      	movs	r0, #21
 800c00e:	f003 f9bc 	bl	800f38a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN_CAL_IRQn, 14, 0);
 800c012:	2200      	movs	r2, #0
 800c014:	210e      	movs	r1, #14
 800c016:	203f      	movs	r0, #63	@ 0x3f
 800c018:	f003 f99d 	bl	800f356 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN_CAL_IRQn);
 800c01c:	203f      	movs	r0, #63	@ 0x3f
 800c01e:	f003 f9b4 	bl	800f38a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 800c022:	bf00      	nop
 800c024:	37e8      	adds	r7, #232	@ 0xe8
 800c026:	46bd      	mov	sp, r7
 800c028:	bd80      	pop	{r7, pc}
 800c02a:	bf00      	nop
 800c02c:	4000a000 	.word	0x4000a000
 800c030:	58024400 	.word	0x58024400
 800c034:	58020c00 	.word	0x58020c00

0800c038 <MX_GPIO_Init>:
     PC14-OSC32_IN (OSC32_IN)   ------> RCC_OSC32_IN
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 800c038:	b580      	push	{r7, lr}
 800c03a:	b08e      	sub	sp, #56	@ 0x38
 800c03c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c03e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c042:	2200      	movs	r2, #0
 800c044:	601a      	str	r2, [r3, #0]
 800c046:	605a      	str	r2, [r3, #4]
 800c048:	609a      	str	r2, [r3, #8]
 800c04a:	60da      	str	r2, [r3, #12]
 800c04c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800c04e:	4b90      	ldr	r3, [pc, #576]	@ (800c290 <MX_GPIO_Init+0x258>)
 800c050:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c054:	4a8e      	ldr	r2, [pc, #568]	@ (800c290 <MX_GPIO_Init+0x258>)
 800c056:	f043 0310 	orr.w	r3, r3, #16
 800c05a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800c05e:	4b8c      	ldr	r3, [pc, #560]	@ (800c290 <MX_GPIO_Init+0x258>)
 800c060:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c064:	f003 0310 	and.w	r3, r3, #16
 800c068:	623b      	str	r3, [r7, #32]
 800c06a:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800c06c:	4b88      	ldr	r3, [pc, #544]	@ (800c290 <MX_GPIO_Init+0x258>)
 800c06e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c072:	4a87      	ldr	r2, [pc, #540]	@ (800c290 <MX_GPIO_Init+0x258>)
 800c074:	f043 0302 	orr.w	r3, r3, #2
 800c078:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800c07c:	4b84      	ldr	r3, [pc, #528]	@ (800c290 <MX_GPIO_Init+0x258>)
 800c07e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c082:	f003 0302 	and.w	r3, r3, #2
 800c086:	61fb      	str	r3, [r7, #28]
 800c088:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800c08a:	4b81      	ldr	r3, [pc, #516]	@ (800c290 <MX_GPIO_Init+0x258>)
 800c08c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c090:	4a7f      	ldr	r2, [pc, #508]	@ (800c290 <MX_GPIO_Init+0x258>)
 800c092:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c096:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800c09a:	4b7d      	ldr	r3, [pc, #500]	@ (800c290 <MX_GPIO_Init+0x258>)
 800c09c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c0a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c0a4:	61bb      	str	r3, [r7, #24]
 800c0a6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800c0a8:	4b79      	ldr	r3, [pc, #484]	@ (800c290 <MX_GPIO_Init+0x258>)
 800c0aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c0ae:	4a78      	ldr	r2, [pc, #480]	@ (800c290 <MX_GPIO_Init+0x258>)
 800c0b0:	f043 0304 	orr.w	r3, r3, #4
 800c0b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800c0b8:	4b75      	ldr	r3, [pc, #468]	@ (800c290 <MX_GPIO_Init+0x258>)
 800c0ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c0be:	f003 0304 	and.w	r3, r3, #4
 800c0c2:	617b      	str	r3, [r7, #20]
 800c0c4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800c0c6:	4b72      	ldr	r3, [pc, #456]	@ (800c290 <MX_GPIO_Init+0x258>)
 800c0c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c0cc:	4a70      	ldr	r2, [pc, #448]	@ (800c290 <MX_GPIO_Init+0x258>)
 800c0ce:	f043 0308 	orr.w	r3, r3, #8
 800c0d2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800c0d6:	4b6e      	ldr	r3, [pc, #440]	@ (800c290 <MX_GPIO_Init+0x258>)
 800c0d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c0dc:	f003 0308 	and.w	r3, r3, #8
 800c0e0:	613b      	str	r3, [r7, #16]
 800c0e2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800c0e4:	4b6a      	ldr	r3, [pc, #424]	@ (800c290 <MX_GPIO_Init+0x258>)
 800c0e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c0ea:	4a69      	ldr	r2, [pc, #420]	@ (800c290 <MX_GPIO_Init+0x258>)
 800c0ec:	f043 0301 	orr.w	r3, r3, #1
 800c0f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800c0f4:	4b66      	ldr	r3, [pc, #408]	@ (800c290 <MX_GPIO_Init+0x258>)
 800c0f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c0fa:	f003 0301 	and.w	r3, r3, #1
 800c0fe:	60fb      	str	r3, [r7, #12]
 800c100:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800c102:	4b63      	ldr	r3, [pc, #396]	@ (800c290 <MX_GPIO_Init+0x258>)
 800c104:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c108:	4a61      	ldr	r2, [pc, #388]	@ (800c290 <MX_GPIO_Init+0x258>)
 800c10a:	f043 0320 	orr.w	r3, r3, #32
 800c10e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800c112:	4b5f      	ldr	r3, [pc, #380]	@ (800c290 <MX_GPIO_Init+0x258>)
 800c114:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c118:	f003 0320 	and.w	r3, r3, #32
 800c11c:	60bb      	str	r3, [r7, #8]
 800c11e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800c120:	4b5b      	ldr	r3, [pc, #364]	@ (800c290 <MX_GPIO_Init+0x258>)
 800c122:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c126:	4a5a      	ldr	r2, [pc, #360]	@ (800c290 <MX_GPIO_Init+0x258>)
 800c128:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c12c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800c130:	4b57      	ldr	r3, [pc, #348]	@ (800c290 <MX_GPIO_Init+0x258>)
 800c132:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c136:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c13a:	607b      	str	r3, [r7, #4]
 800c13c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(R_PMMG4_SPI_CS_A_GPIO_Port, R_PMMG4_SPI_CS_A_Pin, GPIO_PIN_SET);
 800c13e:	2201      	movs	r2, #1
 800c140:	2110      	movs	r1, #16
 800c142:	4854      	ldr	r0, [pc, #336]	@ (800c294 <MX_GPIO_Init+0x25c>)
 800c144:	f007 fbd6 	bl	80138f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, L_PMMG1_SPI_CS_A_Pin|L_PMMG1_SPI_CS_B_Pin, GPIO_PIN_SET);
 800c148:	2201      	movs	r2, #1
 800c14a:	f44f 61a0 	mov.w	r1, #1280	@ 0x500
 800c14e:	4852      	ldr	r0, [pc, #328]	@ (800c298 <MX_GPIO_Init+0x260>)
 800c150:	f007 fbd0 	bl	80138f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(R_PMMG3_SPI_CS_A_GPIO_Port, R_PMMG3_SPI_CS_A_Pin, GPIO_PIN_SET);
 800c154:	2201      	movs	r2, #1
 800c156:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c15a:	4850      	ldr	r0, [pc, #320]	@ (800c29c <MX_GPIO_Init+0x264>)
 800c15c:	f007 fbca 	bl	80138f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
 800c160:	2200      	movs	r2, #0
 800c162:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800c166:	484e      	ldr	r0, [pc, #312]	@ (800c2a0 <MX_GPIO_Init+0x268>)
 800c168:	f007 fbc4 	bl	80138f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, R_PMMG4_SPI_CS_B_Pin|R_PMMG3_SPI_CS_B_Pin, GPIO_PIN_SET);
 800c16c:	2201      	movs	r2, #1
 800c16e:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 800c172:	484b      	ldr	r0, [pc, #300]	@ (800c2a0 <MX_GPIO_Init+0x268>)
 800c174:	f007 fbbe 	bl	80138f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L_PMMG2_SPI_CS_B_GPIO_Port, L_PMMG2_SPI_CS_B_Pin, GPIO_PIN_SET);
 800c178:	2201      	movs	r2, #1
 800c17a:	2120      	movs	r1, #32
 800c17c:	4849      	ldr	r0, [pc, #292]	@ (800c2a4 <MX_GPIO_Init+0x26c>)
 800c17e:	f007 fbb9 	bl	80138f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L_PMMG2_SPI_CS_A_GPIO_Port, L_PMMG2_SPI_CS_A_Pin, GPIO_PIN_SET);
 800c182:	2201      	movs	r2, #1
 800c184:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800c188:	4847      	ldr	r0, [pc, #284]	@ (800c2a8 <MX_GPIO_Init+0x270>)
 800c18a:	f007 fbb3 	bl	80138f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = R_PMMG4_SPI_CS_A_Pin;
 800c18e:	2310      	movs	r3, #16
 800c190:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c192:	2301      	movs	r3, #1
 800c194:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800c196:	2301      	movs	r3, #1
 800c198:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800c19a:	2302      	movs	r3, #2
 800c19c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(R_PMMG4_SPI_CS_A_GPIO_Port, &GPIO_InitStruct);
 800c19e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c1a2:	4619      	mov	r1, r3
 800c1a4:	483b      	ldr	r0, [pc, #236]	@ (800c294 <MX_GPIO_Init+0x25c>)
 800c1a6:	f007 f9f5 	bl	8013594 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = L_PMMG1_SPI_CS_A_Pin|L_PMMG1_SPI_CS_B_Pin;
 800c1aa:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 800c1ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c1b0:	2301      	movs	r3, #1
 800c1b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800c1b4:	2301      	movs	r3, #1
 800c1b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800c1b8:	2302      	movs	r3, #2
 800c1ba:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800c1bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c1c0:	4619      	mov	r1, r3
 800c1c2:	4835      	ldr	r0, [pc, #212]	@ (800c298 <MX_GPIO_Init+0x260>)
 800c1c4:	f007 f9e6 	bl	8013594 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = R_PMMG3_SPI_CS_A_Pin;
 800c1c8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c1cc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c1ce:	2301      	movs	r3, #1
 800c1d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800c1d2:	2301      	movs	r3, #1
 800c1d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800c1d6:	2302      	movs	r3, #2
 800c1d8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(R_PMMG3_SPI_CS_A_GPIO_Port, &GPIO_InitStruct);
 800c1da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c1de:	4619      	mov	r1, r3
 800c1e0:	482e      	ldr	r0, [pc, #184]	@ (800c29c <MX_GPIO_Init+0x264>)
 800c1e2:	f007 f9d7 	bl	8013594 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EXTI_BUTTON_Pin;
 800c1e6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c1ea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800c1ec:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800c1f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c1f2:	2300      	movs	r3, #0
 800c1f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(EXTI_BUTTON_GPIO_Port, &GPIO_InitStruct);
 800c1f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c1fa:	4619      	mov	r1, r3
 800c1fc:	4825      	ldr	r0, [pc, #148]	@ (800c294 <MX_GPIO_Init+0x25c>)
 800c1fe:	f007 f9c9 	bl	8013594 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_BLUE_Pin;
 800c202:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c206:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c208:	2301      	movs	r3, #1
 800c20a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c20c:	2300      	movs	r3, #0
 800c20e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c210:	2300      	movs	r3, #0
 800c212:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);
 800c214:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c218:	4619      	mov	r1, r3
 800c21a:	4821      	ldr	r0, [pc, #132]	@ (800c2a0 <MX_GPIO_Init+0x268>)
 800c21c:	f007 f9ba 	bl	8013594 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = R_PMMG4_SPI_CS_B_Pin|R_PMMG3_SPI_CS_B_Pin;
 800c220:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800c224:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c226:	2301      	movs	r3, #1
 800c228:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800c22a:	2301      	movs	r3, #1
 800c22c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800c22e:	2302      	movs	r3, #2
 800c230:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800c232:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c236:	4619      	mov	r1, r3
 800c238:	4819      	ldr	r0, [pc, #100]	@ (800c2a0 <MX_GPIO_Init+0x268>)
 800c23a:	f007 f9ab 	bl	8013594 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = L_PMMG2_SPI_CS_B_Pin;
 800c23e:	2320      	movs	r3, #32
 800c240:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c242:	2301      	movs	r3, #1
 800c244:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800c246:	2301      	movs	r3, #1
 800c248:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800c24a:	2302      	movs	r3, #2
 800c24c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(L_PMMG2_SPI_CS_B_GPIO_Port, &GPIO_InitStruct);
 800c24e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c252:	4619      	mov	r1, r3
 800c254:	4813      	ldr	r0, [pc, #76]	@ (800c2a4 <MX_GPIO_Init+0x26c>)
 800c256:	f007 f99d 	bl	8013594 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = L_PMMG2_SPI_CS_A_Pin;
 800c25a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c25e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c260:	2301      	movs	r3, #1
 800c262:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800c264:	2301      	movs	r3, #1
 800c266:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800c268:	2302      	movs	r3, #2
 800c26a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(L_PMMG2_SPI_CS_A_GPIO_Port, &GPIO_InitStruct);
 800c26c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c270:	4619      	mov	r1, r3
 800c272:	480d      	ldr	r0, [pc, #52]	@ (800c2a8 <MX_GPIO_Init+0x270>)
 800c274:	f007 f98e 	bl	8013594 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800c278:	2200      	movs	r2, #0
 800c27a:	2100      	movs	r1, #0
 800c27c:	2017      	movs	r0, #23
 800c27e:	f003 f86a 	bl	800f356 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800c282:	2017      	movs	r0, #23
 800c284:	f003 f881 	bl	800f38a <HAL_NVIC_EnableIRQ>

}
 800c288:	bf00      	nop
 800c28a:	3738      	adds	r7, #56	@ 0x38
 800c28c:	46bd      	mov	sp, r7
 800c28e:	bd80      	pop	{r7, pc}
 800c290:	58024400 	.word	0x58024400
 800c294:	58021000 	.word	0x58021000
 800c298:	58021800 	.word	0x58021800
 800c29c:	58020000 	.word	0x58020000
 800c2a0:	58020c00 	.word	0x58020c00
 800c2a4:	58021c00 	.word	0x58021c00
 800c2a8:	58020400 	.word	0x58020400

0800c2ac <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
DMA_HandleTypeDef hdma_i2c1_rx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800c2ac:	b580      	push	{r7, lr}
 800c2ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800c2b0:	4b1b      	ldr	r3, [pc, #108]	@ (800c320 <MX_I2C1_Init+0x74>)
 800c2b2:	4a1c      	ldr	r2, [pc, #112]	@ (800c324 <MX_I2C1_Init+0x78>)
 800c2b4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B03FDB;
 800c2b6:	4b1a      	ldr	r3, [pc, #104]	@ (800c320 <MX_I2C1_Init+0x74>)
 800c2b8:	4a1b      	ldr	r2, [pc, #108]	@ (800c328 <MX_I2C1_Init+0x7c>)
 800c2ba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800c2bc:	4b18      	ldr	r3, [pc, #96]	@ (800c320 <MX_I2C1_Init+0x74>)
 800c2be:	2200      	movs	r2, #0
 800c2c0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800c2c2:	4b17      	ldr	r3, [pc, #92]	@ (800c320 <MX_I2C1_Init+0x74>)
 800c2c4:	2201      	movs	r2, #1
 800c2c6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800c2c8:	4b15      	ldr	r3, [pc, #84]	@ (800c320 <MX_I2C1_Init+0x74>)
 800c2ca:	2200      	movs	r2, #0
 800c2cc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800c2ce:	4b14      	ldr	r3, [pc, #80]	@ (800c320 <MX_I2C1_Init+0x74>)
 800c2d0:	2200      	movs	r2, #0
 800c2d2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800c2d4:	4b12      	ldr	r3, [pc, #72]	@ (800c320 <MX_I2C1_Init+0x74>)
 800c2d6:	2200      	movs	r2, #0
 800c2d8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800c2da:	4b11      	ldr	r3, [pc, #68]	@ (800c320 <MX_I2C1_Init+0x74>)
 800c2dc:	2200      	movs	r2, #0
 800c2de:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800c2e0:	4b0f      	ldr	r3, [pc, #60]	@ (800c320 <MX_I2C1_Init+0x74>)
 800c2e2:	2200      	movs	r2, #0
 800c2e4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800c2e6:	480e      	ldr	r0, [pc, #56]	@ (800c320 <MX_I2C1_Init+0x74>)
 800c2e8:	f007 fb52 	bl	8013990 <HAL_I2C_Init>
 800c2ec:	4603      	mov	r3, r0
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d001      	beq.n	800c2f6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800c2f2:	f000 fa8b 	bl	800c80c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800c2f6:	2100      	movs	r1, #0
 800c2f8:	4809      	ldr	r0, [pc, #36]	@ (800c320 <MX_I2C1_Init+0x74>)
 800c2fa:	f007 fbff 	bl	8013afc <HAL_I2CEx_ConfigAnalogFilter>
 800c2fe:	4603      	mov	r3, r0
 800c300:	2b00      	cmp	r3, #0
 800c302:	d001      	beq.n	800c308 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800c304:	f000 fa82 	bl	800c80c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800c308:	2100      	movs	r1, #0
 800c30a:	4805      	ldr	r0, [pc, #20]	@ (800c320 <MX_I2C1_Init+0x74>)
 800c30c:	f007 fc41 	bl	8013b92 <HAL_I2CEx_ConfigDigitalFilter>
 800c310:	4603      	mov	r3, r0
 800c312:	2b00      	cmp	r3, #0
 800c314:	d001      	beq.n	800c31a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800c316:	f000 fa79 	bl	800c80c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800c31a:	bf00      	nop
 800c31c:	bd80      	pop	{r7, pc}
 800c31e:	bf00      	nop
 800c320:	24029070 	.word	0x24029070
 800c324:	40005400 	.word	0x40005400
 800c328:	00b03fdb 	.word	0x00b03fdb

0800c32c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800c32c:	b580      	push	{r7, lr}
 800c32e:	b0ba      	sub	sp, #232	@ 0xe8
 800c330:	af00      	add	r7, sp, #0
 800c332:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c334:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800c338:	2200      	movs	r2, #0
 800c33a:	601a      	str	r2, [r3, #0]
 800c33c:	605a      	str	r2, [r3, #4]
 800c33e:	609a      	str	r2, [r3, #8]
 800c340:	60da      	str	r2, [r3, #12]
 800c342:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800c344:	f107 0310 	add.w	r3, r7, #16
 800c348:	22c0      	movs	r2, #192	@ 0xc0
 800c34a:	2100      	movs	r1, #0
 800c34c:	4618      	mov	r0, r3
 800c34e:	f013 fb3c 	bl	801f9ca <memset>
  if(i2cHandle->Instance==I2C1)
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	4a41      	ldr	r2, [pc, #260]	@ (800c45c <HAL_I2C_MspInit+0x130>)
 800c358:	4293      	cmp	r3, r2
 800c35a:	d17a      	bne.n	800c452 <HAL_I2C_MspInit+0x126>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800c35c:	f04f 0208 	mov.w	r2, #8
 800c360:	f04f 0300 	mov.w	r3, #0
 800c364:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 800c368:	2300      	movs	r3, #0
 800c36a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800c36e:	f107 0310 	add.w	r3, r7, #16
 800c372:	4618      	mov	r0, r3
 800c374:	f009 ff12 	bl	801619c <HAL_RCCEx_PeriphCLKConfig>
 800c378:	4603      	mov	r3, r0
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d001      	beq.n	800c382 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 800c37e:	f000 fa45 	bl	800c80c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c382:	4b37      	ldr	r3, [pc, #220]	@ (800c460 <HAL_I2C_MspInit+0x134>)
 800c384:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c388:	4a35      	ldr	r2, [pc, #212]	@ (800c460 <HAL_I2C_MspInit+0x134>)
 800c38a:	f043 0302 	orr.w	r3, r3, #2
 800c38e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800c392:	4b33      	ldr	r3, [pc, #204]	@ (800c460 <HAL_I2C_MspInit+0x134>)
 800c394:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c398:	f003 0302 	and.w	r3, r3, #2
 800c39c:	60fb      	str	r3, [r7, #12]
 800c39e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800c3a0:	23c0      	movs	r3, #192	@ 0xc0
 800c3a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800c3a6:	2312      	movs	r3, #18
 800c3a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c3ac:	2300      	movs	r3, #0
 800c3ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c3b2:	2300      	movs	r3, #0
 800c3b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800c3b8:	2304      	movs	r3, #4
 800c3ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c3be:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800c3c2:	4619      	mov	r1, r3
 800c3c4:	4827      	ldr	r0, [pc, #156]	@ (800c464 <HAL_I2C_MspInit+0x138>)
 800c3c6:	f007 f8e5 	bl	8013594 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800c3ca:	4b25      	ldr	r3, [pc, #148]	@ (800c460 <HAL_I2C_MspInit+0x134>)
 800c3cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c3d0:	4a23      	ldr	r2, [pc, #140]	@ (800c460 <HAL_I2C_MspInit+0x134>)
 800c3d2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c3d6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800c3da:	4b21      	ldr	r3, [pc, #132]	@ (800c460 <HAL_I2C_MspInit+0x134>)
 800c3dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c3e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c3e4:	60bb      	str	r3, [r7, #8]
 800c3e6:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream1;
 800c3e8:	4b1f      	ldr	r3, [pc, #124]	@ (800c468 <HAL_I2C_MspInit+0x13c>)
 800c3ea:	4a20      	ldr	r2, [pc, #128]	@ (800c46c <HAL_I2C_MspInit+0x140>)
 800c3ec:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 800c3ee:	4b1e      	ldr	r3, [pc, #120]	@ (800c468 <HAL_I2C_MspInit+0x13c>)
 800c3f0:	2221      	movs	r2, #33	@ 0x21
 800c3f2:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c3f4:	4b1c      	ldr	r3, [pc, #112]	@ (800c468 <HAL_I2C_MspInit+0x13c>)
 800c3f6:	2200      	movs	r2, #0
 800c3f8:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c3fa:	4b1b      	ldr	r3, [pc, #108]	@ (800c468 <HAL_I2C_MspInit+0x13c>)
 800c3fc:	2200      	movs	r2, #0
 800c3fe:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800c400:	4b19      	ldr	r3, [pc, #100]	@ (800c468 <HAL_I2C_MspInit+0x13c>)
 800c402:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800c406:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c408:	4b17      	ldr	r3, [pc, #92]	@ (800c468 <HAL_I2C_MspInit+0x13c>)
 800c40a:	2200      	movs	r2, #0
 800c40c:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c40e:	4b16      	ldr	r3, [pc, #88]	@ (800c468 <HAL_I2C_MspInit+0x13c>)
 800c410:	2200      	movs	r2, #0
 800c412:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 800c414:	4b14      	ldr	r3, [pc, #80]	@ (800c468 <HAL_I2C_MspInit+0x13c>)
 800c416:	2200      	movs	r2, #0
 800c418:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800c41a:	4b13      	ldr	r3, [pc, #76]	@ (800c468 <HAL_I2C_MspInit+0x13c>)
 800c41c:	2200      	movs	r2, #0
 800c41e:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800c420:	4b11      	ldr	r3, [pc, #68]	@ (800c468 <HAL_I2C_MspInit+0x13c>)
 800c422:	2200      	movs	r2, #0
 800c424:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 800c426:	4810      	ldr	r0, [pc, #64]	@ (800c468 <HAL_I2C_MspInit+0x13c>)
 800c428:	f003 f842 	bl	800f4b0 <HAL_DMA_Init>
 800c42c:	4603      	mov	r3, r0
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d001      	beq.n	800c436 <HAL_I2C_MspInit+0x10a>
    {
      Error_Handler();
 800c432:	f000 f9eb 	bl	800c80c <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	4a0b      	ldr	r2, [pc, #44]	@ (800c468 <HAL_I2C_MspInit+0x13c>)
 800c43a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800c43c:	4a0a      	ldr	r2, [pc, #40]	@ (800c468 <HAL_I2C_MspInit+0x13c>)
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 800c442:	2200      	movs	r2, #0
 800c444:	2105      	movs	r1, #5
 800c446:	201f      	movs	r0, #31
 800c448:	f002 ff85 	bl	800f356 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800c44c:	201f      	movs	r0, #31
 800c44e:	f002 ff9c 	bl	800f38a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800c452:	bf00      	nop
 800c454:	37e8      	adds	r7, #232	@ 0xe8
 800c456:	46bd      	mov	sp, r7
 800c458:	bd80      	pop	{r7, pc}
 800c45a:	bf00      	nop
 800c45c:	40005400 	.word	0x40005400
 800c460:	58024400 	.word	0x58024400
 800c464:	58020400 	.word	0x58020400
 800c468:	240290c4 	.word	0x240290c4
 800c46c:	40020028 	.word	0x40020028

0800c470 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800c470:	b580      	push	{r7, lr}
 800c472:	b084      	sub	sp, #16
 800c474:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800c476:	f000 f99c 	bl	800c7b2 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800c47a:	4b5a      	ldr	r3, [pc, #360]	@ (800c5e4 <main+0x174>)
 800c47c:	695b      	ldr	r3, [r3, #20]
 800c47e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c482:	2b00      	cmp	r3, #0
 800c484:	d11b      	bne.n	800c4be <main+0x4e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800c486:	f3bf 8f4f 	dsb	sy
}
 800c48a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800c48c:	f3bf 8f6f 	isb	sy
}
 800c490:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800c492:	4b54      	ldr	r3, [pc, #336]	@ (800c5e4 <main+0x174>)
 800c494:	2200      	movs	r2, #0
 800c496:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800c49a:	f3bf 8f4f 	dsb	sy
}
 800c49e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800c4a0:	f3bf 8f6f 	isb	sy
}
 800c4a4:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800c4a6:	4b4f      	ldr	r3, [pc, #316]	@ (800c5e4 <main+0x174>)
 800c4a8:	695b      	ldr	r3, [r3, #20]
 800c4aa:	4a4e      	ldr	r2, [pc, #312]	@ (800c5e4 <main+0x174>)
 800c4ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c4b0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800c4b2:	f3bf 8f4f 	dsb	sy
}
 800c4b6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800c4b8:	f3bf 8f6f 	isb	sy
}
 800c4bc:	e000      	b.n	800c4c0 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800c4be:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800c4c0:	4b48      	ldr	r3, [pc, #288]	@ (800c5e4 <main+0x174>)
 800c4c2:	695b      	ldr	r3, [r3, #20]
 800c4c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d138      	bne.n	800c53e <main+0xce>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 800c4cc:	4b45      	ldr	r3, [pc, #276]	@ (800c5e4 <main+0x174>)
 800c4ce:	2200      	movs	r2, #0
 800c4d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800c4d4:	f3bf 8f4f 	dsb	sy
}
 800c4d8:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 800c4da:	4b42      	ldr	r3, [pc, #264]	@ (800c5e4 <main+0x174>)
 800c4dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c4e0:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	0b5b      	lsrs	r3, r3, #13
 800c4e6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c4ea:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	08db      	lsrs	r3, r3, #3
 800c4f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c4f4:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800c4f6:	68bb      	ldr	r3, [r7, #8]
 800c4f8:	015a      	lsls	r2, r3, #5
 800c4fa:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 800c4fe:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 800c500:	687a      	ldr	r2, [r7, #4]
 800c502:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800c504:	4937      	ldr	r1, [pc, #220]	@ (800c5e4 <main+0x174>)
 800c506:	4313      	orrs	r3, r2
 800c508:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	1e5a      	subs	r2, r3, #1
 800c510:	607a      	str	r2, [r7, #4]
 800c512:	2b00      	cmp	r3, #0
 800c514:	d1ef      	bne.n	800c4f6 <main+0x86>
    } while(sets-- != 0U);
 800c516:	68bb      	ldr	r3, [r7, #8]
 800c518:	1e5a      	subs	r2, r3, #1
 800c51a:	60ba      	str	r2, [r7, #8]
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d1e5      	bne.n	800c4ec <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 800c520:	f3bf 8f4f 	dsb	sy
}
 800c524:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800c526:	4b2f      	ldr	r3, [pc, #188]	@ (800c5e4 <main+0x174>)
 800c528:	695b      	ldr	r3, [r3, #20]
 800c52a:	4a2e      	ldr	r2, [pc, #184]	@ (800c5e4 <main+0x174>)
 800c52c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c530:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800c532:	f3bf 8f4f 	dsb	sy
}
 800c536:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800c538:	f3bf 8f6f 	isb	sy
}
 800c53c:	e000      	b.n	800c540 <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800c53e:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800c540:	f001 f818 	bl	800d574 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800c544:	f000 f856 	bl	800c5f4 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800c548:	f000 f904 	bl	800c754 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800c54c:	f7ff fd74 	bl	800c038 <MX_GPIO_Init>
  MX_DMA_Init();
 800c550:	f7ff fc42 	bl	800bdd8 <MX_DMA_Init>
  MX_SPI2_Init();
 800c554:	f000 f9b6 	bl	800c8c4 <MX_SPI2_Init>
  MX_SPI3_Init();
 800c558:	f000 fa0a 	bl	800c970 <MX_SPI3_Init>
  MX_SPI4_Init();
 800c55c:	f000 fa5e 	bl	800ca1c <MX_SPI4_Init>
  MX_ADC1_Init();
 800c560:	f7ff f886 	bl	800b670 <MX_ADC1_Init>
  MX_TIM2_Init();
 800c564:	f000 fea6 	bl	800d2b4 <MX_TIM2_Init>
  MX_TIM6_Init();
 800c568:	f000 ff40 	bl	800d3ec <MX_TIM6_Init>
  MX_SPI1_Init();
 800c56c:	f000 f954 	bl	800c818 <MX_SPI1_Init>
  MX_I2C1_Init();
 800c570:	f7ff fe9c 	bl	800c2ac <MX_I2C1_Init>
  MX_ADC3_Init();
 800c574:	f7ff f99c 	bl	800b8b0 <MX_ADC3_Init>
  MX_FDCAN1_Init();
 800c578:	f7ff fc76 	bl	800be68 <MX_FDCAN1_Init>
  MX_ADC2_Init();
 800c57c:	f7ff f922 	bl	800b7c4 <MX_ADC2_Init>
  MX_USB_DEVICE_Init();
 800c580:	f011 feaa 	bl	801e2d8 <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 800c584:	f000 fee4 	bl	800d350 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  DOP_CreateSDOTable();
 800c588:	f7fc fa30 	bl	80089ec <DOP_CreateSDOTable>
  DOP_CreatePDOTable();
 800c58c:	f7fc fe3c 	bl	8009208 <DOP_CreatePDOTable>

  // Init Indicator - BLUE LED //
  HAL_GPIO_WritePin(GPIOD, LED_BLUE_Pin, GPIO_PIN_SET);
 800c590:	2201      	movs	r2, #1
 800c592:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800c596:	4814      	ldr	r0, [pc, #80]	@ (800c5e8 <main+0x178>)
 800c598:	f007 f9ac 	bl	80138f4 <HAL_GPIO_WritePin>

  /* Initialize DWT cycle counter */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 800c59c:	4b13      	ldr	r3, [pc, #76]	@ (800c5ec <main+0x17c>)
 800c59e:	68db      	ldr	r3, [r3, #12]
 800c5a0:	4a12      	ldr	r2, [pc, #72]	@ (800c5ec <main+0x17c>)
 800c5a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c5a6:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800c5a8:	4b10      	ldr	r3, [pc, #64]	@ (800c5ec <main+0x17c>)
 800c5aa:	68db      	ldr	r3, [r3, #12]
 800c5ac:	4a0f      	ldr	r2, [pc, #60]	@ (800c5ec <main+0x17c>)
 800c5ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c5b2:	60d3      	str	r3, [r2, #12]
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk;
 800c5b4:	4b0e      	ldr	r3, [pc, #56]	@ (800c5f0 <main+0x180>)
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	4a0d      	ldr	r2, [pc, #52]	@ (800c5f0 <main+0x180>)
 800c5ba:	f023 0301 	bic.w	r3, r3, #1
 800c5be:	6013      	str	r3, [r2, #0]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800c5c0:	4b0b      	ldr	r3, [pc, #44]	@ (800c5f0 <main+0x180>)
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	4a0a      	ldr	r2, [pc, #40]	@ (800c5f0 <main+0x180>)
 800c5c6:	f043 0301 	orr.w	r3, r3, #1
 800c5ca:	6013      	str	r3, [r2, #0]
  DWT->CYCCNT = 0;
 800c5cc:	4b08      	ldr	r3, [pc, #32]	@ (800c5f0 <main+0x180>)
 800c5ce:	2200      	movs	r2, #0
 800c5d0:	605a      	str	r2, [r3, #4]

  InitMsgHdlr();
 800c5d2:	f7fa fdc3 	bl	800715c <InitMsgHdlr>
  InitExppackCtrl();
 800c5d6:	f7f6 fc2b 	bl	8002e30 <InitExppackCtrl>
  InitAlgorithmCtrl();
 800c5da:	f7f4 fa85 	bl	8000ae8 <InitAlgorithmCtrl>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800c5de:	bf00      	nop
 800c5e0:	e7fd      	b.n	800c5de <main+0x16e>
 800c5e2:	bf00      	nop
 800c5e4:	e000ed00 	.word	0xe000ed00
 800c5e8:	58020c00 	.word	0x58020c00
 800c5ec:	e000edf0 	.word	0xe000edf0
 800c5f0:	e0001000 	.word	0xe0001000

0800c5f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800c5f4:	b580      	push	{r7, lr}
 800c5f6:	b09e      	sub	sp, #120	@ 0x78
 800c5f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800c5fa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800c5fe:	224c      	movs	r2, #76	@ 0x4c
 800c600:	2100      	movs	r1, #0
 800c602:	4618      	mov	r0, r3
 800c604:	f013 f9e1 	bl	801f9ca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800c608:	f107 030c 	add.w	r3, r7, #12
 800c60c:	2220      	movs	r2, #32
 800c60e:	2100      	movs	r1, #0
 800c610:	4618      	mov	r0, r3
 800c612:	f013 f9da 	bl	801f9ca <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800c616:	2002      	movs	r0, #2
 800c618:	f008 fda6 	bl	8015168 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800c61c:	2300      	movs	r3, #0
 800c61e:	60bb      	str	r3, [r7, #8]
 800c620:	4b49      	ldr	r3, [pc, #292]	@ (800c748 <SystemClock_Config+0x154>)
 800c622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c624:	4a48      	ldr	r2, [pc, #288]	@ (800c748 <SystemClock_Config+0x154>)
 800c626:	f023 0301 	bic.w	r3, r3, #1
 800c62a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800c62c:	4b46      	ldr	r3, [pc, #280]	@ (800c748 <SystemClock_Config+0x154>)
 800c62e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c630:	f003 0301 	and.w	r3, r3, #1
 800c634:	60bb      	str	r3, [r7, #8]
 800c636:	4b45      	ldr	r3, [pc, #276]	@ (800c74c <SystemClock_Config+0x158>)
 800c638:	699b      	ldr	r3, [r3, #24]
 800c63a:	4a44      	ldr	r2, [pc, #272]	@ (800c74c <SystemClock_Config+0x158>)
 800c63c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c640:	6193      	str	r3, [r2, #24]
 800c642:	4b42      	ldr	r3, [pc, #264]	@ (800c74c <SystemClock_Config+0x158>)
 800c644:	699b      	ldr	r3, [r3, #24]
 800c646:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800c64a:	60bb      	str	r3, [r7, #8]
 800c64c:	68bb      	ldr	r3, [r7, #8]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800c64e:	bf00      	nop
 800c650:	4b3e      	ldr	r3, [pc, #248]	@ (800c74c <SystemClock_Config+0x158>)
 800c652:	699b      	ldr	r3, [r3, #24]
 800c654:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c658:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c65c:	d1f8      	bne.n	800c650 <SystemClock_Config+0x5c>

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c65e:	4b3c      	ldr	r3, [pc, #240]	@ (800c750 <SystemClock_Config+0x15c>)
 800c660:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800c664:	4a3a      	ldr	r2, [pc, #232]	@ (800c750 <SystemClock_Config+0x15c>)
 800c666:	f043 0302 	orr.w	r3, r3, #2
 800c66a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800c66e:	4b38      	ldr	r3, [pc, #224]	@ (800c750 <SystemClock_Config+0x15c>)
 800c670:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800c674:	f003 0302 	and.w	r3, r3, #2
 800c678:	607b      	str	r3, [r7, #4]
 800c67a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800c67c:	2300      	movs	r3, #0
 800c67e:	603b      	str	r3, [r7, #0]
 800c680:	4b32      	ldr	r3, [pc, #200]	@ (800c74c <SystemClock_Config+0x158>)
 800c682:	699b      	ldr	r3, [r3, #24]
 800c684:	4a31      	ldr	r2, [pc, #196]	@ (800c74c <SystemClock_Config+0x158>)
 800c686:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c68a:	6193      	str	r3, [r2, #24]
 800c68c:	4b2f      	ldr	r3, [pc, #188]	@ (800c74c <SystemClock_Config+0x158>)
 800c68e:	699b      	ldr	r3, [r3, #24]
 800c690:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800c694:	603b      	str	r3, [r7, #0]
 800c696:	4b2c      	ldr	r3, [pc, #176]	@ (800c748 <SystemClock_Config+0x154>)
 800c698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c69a:	4a2b      	ldr	r2, [pc, #172]	@ (800c748 <SystemClock_Config+0x154>)
 800c69c:	f043 0301 	orr.w	r3, r3, #1
 800c6a0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800c6a2:	4b29      	ldr	r3, [pc, #164]	@ (800c748 <SystemClock_Config+0x154>)
 800c6a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6a6:	f003 0301 	and.w	r3, r3, #1
 800c6aa:	603b      	str	r3, [r7, #0]
 800c6ac:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800c6ae:	bf00      	nop
 800c6b0:	4b26      	ldr	r3, [pc, #152]	@ (800c74c <SystemClock_Config+0x158>)
 800c6b2:	699b      	ldr	r3, [r3, #24]
 800c6b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c6b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c6bc:	d1f8      	bne.n	800c6b0 <SystemClock_Config+0xbc>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 800c6be:	2321      	movs	r3, #33	@ 0x21
 800c6c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800c6c2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800c6c6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800c6c8:	2301      	movs	r3, #1
 800c6ca:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800c6cc:	2302      	movs	r3, #2
 800c6ce:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800c6d0:	2302      	movs	r3, #2
 800c6d2:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLM = 5;
 800c6d4:	2305      	movs	r3, #5
 800c6d6:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 192;
 800c6d8:	23c0      	movs	r3, #192	@ 0xc0
 800c6da:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLP = 2;
 800c6dc:	2302      	movs	r3, #2
 800c6de:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLQ = 12;
 800c6e0:	230c      	movs	r3, #12
 800c6e2:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLR = 2;
 800c6e4:	2302      	movs	r3, #2
 800c6e6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800c6e8:	2308      	movs	r3, #8
 800c6ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800c6f0:	2300      	movs	r3, #0
 800c6f2:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800c6f4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800c6f8:	4618      	mov	r0, r3
 800c6fa:	f008 fd7f 	bl	80151fc <HAL_RCC_OscConfig>
 800c6fe:	4603      	mov	r3, r0
 800c700:	2b00      	cmp	r3, #0
 800c702:	d001      	beq.n	800c708 <SystemClock_Config+0x114>
  {
    Error_Handler();
 800c704:	f000 f882 	bl	800c80c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800c708:	233f      	movs	r3, #63	@ 0x3f
 800c70a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800c70c:	2303      	movs	r3, #3
 800c70e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800c710:	2300      	movs	r3, #0
 800c712:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800c714:	2308      	movs	r3, #8
 800c716:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800c718:	2340      	movs	r3, #64	@ 0x40
 800c71a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800c71c:	2340      	movs	r3, #64	@ 0x40
 800c71e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800c720:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c724:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800c726:	2340      	movs	r3, #64	@ 0x40
 800c728:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800c72a:	f107 030c 	add.w	r3, r7, #12
 800c72e:	2104      	movs	r1, #4
 800c730:	4618      	mov	r0, r3
 800c732:	f009 f9bd 	bl	8015ab0 <HAL_RCC_ClockConfig>
 800c736:	4603      	mov	r3, r0
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d001      	beq.n	800c740 <SystemClock_Config+0x14c>
  {
    Error_Handler();
 800c73c:	f000 f866 	bl	800c80c <Error_Handler>
  }
}
 800c740:	bf00      	nop
 800c742:	3778      	adds	r7, #120	@ 0x78
 800c744:	46bd      	mov	sp, r7
 800c746:	bd80      	pop	{r7, pc}
 800c748:	58000400 	.word	0x58000400
 800c74c:	58024800 	.word	0x58024800
 800c750:	58024400 	.word	0x58024400

0800c754 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800c754:	b580      	push	{r7, lr}
 800c756:	b0b0      	sub	sp, #192	@ 0xc0
 800c758:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800c75a:	463b      	mov	r3, r7
 800c75c:	22c0      	movs	r2, #192	@ 0xc0
 800c75e:	2100      	movs	r1, #0
 800c760:	4618      	mov	r0, r3
 800c762:	f013 f932 	bl	801f9ca <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800c766:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800c76a:	f04f 0300 	mov.w	r3, #0
 800c76e:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 5;
 800c772:	2305      	movs	r3, #5
 800c774:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 80;
 800c776:	2350      	movs	r3, #80	@ 0x50
 800c778:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 5;
 800c77a:	2305      	movs	r3, #5
 800c77c:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 800c77e:	2302      	movs	r3, #2
 800c780:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 800c782:	2302      	movs	r3, #2
 800c784:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 800c786:	2380      	movs	r3, #128	@ 0x80
 800c788:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 800c78a:	2300      	movs	r3, #0
 800c78c:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 800c78e:	2300      	movs	r3, #0
 800c790:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800c792:	2300      	movs	r3, #0
 800c794:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800c798:	463b      	mov	r3, r7
 800c79a:	4618      	mov	r0, r3
 800c79c:	f009 fcfe 	bl	801619c <HAL_RCCEx_PeriphCLKConfig>
 800c7a0:	4603      	mov	r3, r0
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d001      	beq.n	800c7aa <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 800c7a6:	f000 f831 	bl	800c80c <Error_Handler>
  }
}
 800c7aa:	bf00      	nop
 800c7ac:	37c0      	adds	r7, #192	@ 0xc0
 800c7ae:	46bd      	mov	sp, r7
 800c7b0:	bd80      	pop	{r7, pc}

0800c7b2 <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 800c7b2:	b580      	push	{r7, lr}
 800c7b4:	b084      	sub	sp, #16
 800c7b6:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800c7b8:	463b      	mov	r3, r7
 800c7ba:	2200      	movs	r2, #0
 800c7bc:	601a      	str	r2, [r3, #0]
 800c7be:	605a      	str	r2, [r3, #4]
 800c7c0:	609a      	str	r2, [r3, #8]
 800c7c2:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800c7c4:	f002 fdfc 	bl	800f3c0 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800c7c8:	2301      	movs	r3, #1
 800c7ca:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800c7cc:	2300      	movs	r3, #0
 800c7ce:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30000000;
 800c7d0:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 800c7d4:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 800c7d6:	230e      	movs	r3, #14
 800c7d8:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 800c7da:	2300      	movs	r3, #0
 800c7dc:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 800c7de:	2301      	movs	r3, #1
 800c7e0:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 800c7e2:	2303      	movs	r3, #3
 800c7e4:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800c7e6:	2301      	movs	r3, #1
 800c7e8:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800c7ea:	2301      	movs	r3, #1
 800c7ec:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800c7ee:	2300      	movs	r3, #0
 800c7f0:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800c7f2:	2300      	movs	r3, #0
 800c7f4:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800c7f6:	463b      	mov	r3, r7
 800c7f8:	4618      	mov	r0, r3
 800c7fa:	f002 fe19 	bl	800f430 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800c7fe:	2004      	movs	r0, #4
 800c800:	f002 fdf6 	bl	800f3f0 <HAL_MPU_Enable>

}
 800c804:	bf00      	nop
 800c806:	3710      	adds	r7, #16
 800c808:	46bd      	mov	sp, r7
 800c80a:	bd80      	pop	{r7, pc}

0800c80c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800c80c:	b480      	push	{r7}
 800c80e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800c810:	b672      	cpsid	i
}
 800c812:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800c814:	bf00      	nop
 800c816:	e7fd      	b.n	800c814 <Error_Handler+0x8>

0800c818 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi3;
SPI_HandleTypeDef hspi4;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800c818:	b580      	push	{r7, lr}
 800c81a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800c81c:	4b27      	ldr	r3, [pc, #156]	@ (800c8bc <MX_SPI1_Init+0xa4>)
 800c81e:	4a28      	ldr	r2, [pc, #160]	@ (800c8c0 <MX_SPI1_Init+0xa8>)
 800c820:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800c822:	4b26      	ldr	r3, [pc, #152]	@ (800c8bc <MX_SPI1_Init+0xa4>)
 800c824:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800c828:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800c82a:	4b24      	ldr	r3, [pc, #144]	@ (800c8bc <MX_SPI1_Init+0xa4>)
 800c82c:	2200      	movs	r2, #0
 800c82e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800c830:	4b22      	ldr	r3, [pc, #136]	@ (800c8bc <MX_SPI1_Init+0xa4>)
 800c832:	2207      	movs	r2, #7
 800c834:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800c836:	4b21      	ldr	r3, [pc, #132]	@ (800c8bc <MX_SPI1_Init+0xa4>)
 800c838:	2200      	movs	r2, #0
 800c83a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800c83c:	4b1f      	ldr	r3, [pc, #124]	@ (800c8bc <MX_SPI1_Init+0xa4>)
 800c83e:	2200      	movs	r2, #0
 800c840:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800c842:	4b1e      	ldr	r3, [pc, #120]	@ (800c8bc <MX_SPI1_Init+0xa4>)
 800c844:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800c848:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800c84a:	4b1c      	ldr	r3, [pc, #112]	@ (800c8bc <MX_SPI1_Init+0xa4>)
 800c84c:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 800c850:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800c852:	4b1a      	ldr	r3, [pc, #104]	@ (800c8bc <MX_SPI1_Init+0xa4>)
 800c854:	2200      	movs	r2, #0
 800c856:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800c858:	4b18      	ldr	r3, [pc, #96]	@ (800c8bc <MX_SPI1_Init+0xa4>)
 800c85a:	2200      	movs	r2, #0
 800c85c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c85e:	4b17      	ldr	r3, [pc, #92]	@ (800c8bc <MX_SPI1_Init+0xa4>)
 800c860:	2200      	movs	r2, #0
 800c862:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 800c864:	4b15      	ldr	r3, [pc, #84]	@ (800c8bc <MX_SPI1_Init+0xa4>)
 800c866:	2200      	movs	r2, #0
 800c868:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800c86a:	4b14      	ldr	r3, [pc, #80]	@ (800c8bc <MX_SPI1_Init+0xa4>)
 800c86c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800c870:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800c872:	4b12      	ldr	r3, [pc, #72]	@ (800c8bc <MX_SPI1_Init+0xa4>)
 800c874:	2200      	movs	r2, #0
 800c876:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800c878:	4b10      	ldr	r3, [pc, #64]	@ (800c8bc <MX_SPI1_Init+0xa4>)
 800c87a:	2200      	movs	r2, #0
 800c87c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800c87e:	4b0f      	ldr	r3, [pc, #60]	@ (800c8bc <MX_SPI1_Init+0xa4>)
 800c880:	2200      	movs	r2, #0
 800c882:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800c884:	4b0d      	ldr	r3, [pc, #52]	@ (800c8bc <MX_SPI1_Init+0xa4>)
 800c886:	2200      	movs	r2, #0
 800c888:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800c88a:	4b0c      	ldr	r3, [pc, #48]	@ (800c8bc <MX_SPI1_Init+0xa4>)
 800c88c:	2200      	movs	r2, #0
 800c88e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800c890:	4b0a      	ldr	r3, [pc, #40]	@ (800c8bc <MX_SPI1_Init+0xa4>)
 800c892:	2200      	movs	r2, #0
 800c894:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800c896:	4b09      	ldr	r3, [pc, #36]	@ (800c8bc <MX_SPI1_Init+0xa4>)
 800c898:	2200      	movs	r2, #0
 800c89a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800c89c:	4b07      	ldr	r3, [pc, #28]	@ (800c8bc <MX_SPI1_Init+0xa4>)
 800c89e:	2200      	movs	r2, #0
 800c8a0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800c8a2:	4b06      	ldr	r3, [pc, #24]	@ (800c8bc <MX_SPI1_Init+0xa4>)
 800c8a4:	2200      	movs	r2, #0
 800c8a6:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800c8a8:	4804      	ldr	r0, [pc, #16]	@ (800c8bc <MX_SPI1_Init+0xa4>)
 800c8aa:	f00c f975 	bl	8018b98 <HAL_SPI_Init>
 800c8ae:	4603      	mov	r3, r0
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d001      	beq.n	800c8b8 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 800c8b4:	f7ff ffaa 	bl	800c80c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800c8b8:	bf00      	nop
 800c8ba:	bd80      	pop	{r7, pc}
 800c8bc:	2402913c 	.word	0x2402913c
 800c8c0:	40013000 	.word	0x40013000

0800c8c4 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800c8c4:	b580      	push	{r7, lr}
 800c8c6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800c8c8:	4b27      	ldr	r3, [pc, #156]	@ (800c968 <MX_SPI2_Init+0xa4>)
 800c8ca:	4a28      	ldr	r2, [pc, #160]	@ (800c96c <MX_SPI2_Init+0xa8>)
 800c8cc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800c8ce:	4b26      	ldr	r3, [pc, #152]	@ (800c968 <MX_SPI2_Init+0xa4>)
 800c8d0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800c8d4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800c8d6:	4b24      	ldr	r3, [pc, #144]	@ (800c968 <MX_SPI2_Init+0xa4>)
 800c8d8:	2200      	movs	r2, #0
 800c8da:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800c8dc:	4b22      	ldr	r3, [pc, #136]	@ (800c968 <MX_SPI2_Init+0xa4>)
 800c8de:	2207      	movs	r2, #7
 800c8e0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800c8e2:	4b21      	ldr	r3, [pc, #132]	@ (800c968 <MX_SPI2_Init+0xa4>)
 800c8e4:	2200      	movs	r2, #0
 800c8e6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800c8e8:	4b1f      	ldr	r3, [pc, #124]	@ (800c968 <MX_SPI2_Init+0xa4>)
 800c8ea:	2200      	movs	r2, #0
 800c8ec:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800c8ee:	4b1e      	ldr	r3, [pc, #120]	@ (800c968 <MX_SPI2_Init+0xa4>)
 800c8f0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800c8f4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800c8f6:	4b1c      	ldr	r3, [pc, #112]	@ (800c968 <MX_SPI2_Init+0xa4>)
 800c8f8:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 800c8fc:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800c8fe:	4b1a      	ldr	r3, [pc, #104]	@ (800c968 <MX_SPI2_Init+0xa4>)
 800c900:	2200      	movs	r2, #0
 800c902:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800c904:	4b18      	ldr	r3, [pc, #96]	@ (800c968 <MX_SPI2_Init+0xa4>)
 800c906:	2200      	movs	r2, #0
 800c908:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c90a:	4b17      	ldr	r3, [pc, #92]	@ (800c968 <MX_SPI2_Init+0xa4>)
 800c90c:	2200      	movs	r2, #0
 800c90e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 800c910:	4b15      	ldr	r3, [pc, #84]	@ (800c968 <MX_SPI2_Init+0xa4>)
 800c912:	2200      	movs	r2, #0
 800c914:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800c916:	4b14      	ldr	r3, [pc, #80]	@ (800c968 <MX_SPI2_Init+0xa4>)
 800c918:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800c91c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800c91e:	4b12      	ldr	r3, [pc, #72]	@ (800c968 <MX_SPI2_Init+0xa4>)
 800c920:	2200      	movs	r2, #0
 800c922:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800c924:	4b10      	ldr	r3, [pc, #64]	@ (800c968 <MX_SPI2_Init+0xa4>)
 800c926:	2200      	movs	r2, #0
 800c928:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800c92a:	4b0f      	ldr	r3, [pc, #60]	@ (800c968 <MX_SPI2_Init+0xa4>)
 800c92c:	2200      	movs	r2, #0
 800c92e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800c930:	4b0d      	ldr	r3, [pc, #52]	@ (800c968 <MX_SPI2_Init+0xa4>)
 800c932:	2200      	movs	r2, #0
 800c934:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800c936:	4b0c      	ldr	r3, [pc, #48]	@ (800c968 <MX_SPI2_Init+0xa4>)
 800c938:	2200      	movs	r2, #0
 800c93a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800c93c:	4b0a      	ldr	r3, [pc, #40]	@ (800c968 <MX_SPI2_Init+0xa4>)
 800c93e:	2200      	movs	r2, #0
 800c940:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800c942:	4b09      	ldr	r3, [pc, #36]	@ (800c968 <MX_SPI2_Init+0xa4>)
 800c944:	2200      	movs	r2, #0
 800c946:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800c948:	4b07      	ldr	r3, [pc, #28]	@ (800c968 <MX_SPI2_Init+0xa4>)
 800c94a:	2200      	movs	r2, #0
 800c94c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800c94e:	4b06      	ldr	r3, [pc, #24]	@ (800c968 <MX_SPI2_Init+0xa4>)
 800c950:	2200      	movs	r2, #0
 800c952:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800c954:	4804      	ldr	r0, [pc, #16]	@ (800c968 <MX_SPI2_Init+0xa4>)
 800c956:	f00c f91f 	bl	8018b98 <HAL_SPI_Init>
 800c95a:	4603      	mov	r3, r0
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	d001      	beq.n	800c964 <MX_SPI2_Init+0xa0>
  {
    Error_Handler();
 800c960:	f7ff ff54 	bl	800c80c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800c964:	bf00      	nop
 800c966:	bd80      	pop	{r7, pc}
 800c968:	240291c4 	.word	0x240291c4
 800c96c:	40003800 	.word	0x40003800

0800c970 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 800c970:	b580      	push	{r7, lr}
 800c972:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 800c974:	4b27      	ldr	r3, [pc, #156]	@ (800ca14 <MX_SPI3_Init+0xa4>)
 800c976:	4a28      	ldr	r2, [pc, #160]	@ (800ca18 <MX_SPI3_Init+0xa8>)
 800c978:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800c97a:	4b26      	ldr	r3, [pc, #152]	@ (800ca14 <MX_SPI3_Init+0xa4>)
 800c97c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800c980:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800c982:	4b24      	ldr	r3, [pc, #144]	@ (800ca14 <MX_SPI3_Init+0xa4>)
 800c984:	2200      	movs	r2, #0
 800c986:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800c988:	4b22      	ldr	r3, [pc, #136]	@ (800ca14 <MX_SPI3_Init+0xa4>)
 800c98a:	2207      	movs	r2, #7
 800c98c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800c98e:	4b21      	ldr	r3, [pc, #132]	@ (800ca14 <MX_SPI3_Init+0xa4>)
 800c990:	2200      	movs	r2, #0
 800c992:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800c994:	4b1f      	ldr	r3, [pc, #124]	@ (800ca14 <MX_SPI3_Init+0xa4>)
 800c996:	2200      	movs	r2, #0
 800c998:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800c99a:	4b1e      	ldr	r3, [pc, #120]	@ (800ca14 <MX_SPI3_Init+0xa4>)
 800c99c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800c9a0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800c9a2:	4b1c      	ldr	r3, [pc, #112]	@ (800ca14 <MX_SPI3_Init+0xa4>)
 800c9a4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800c9a8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800c9aa:	4b1a      	ldr	r3, [pc, #104]	@ (800ca14 <MX_SPI3_Init+0xa4>)
 800c9ac:	2200      	movs	r2, #0
 800c9ae:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800c9b0:	4b18      	ldr	r3, [pc, #96]	@ (800ca14 <MX_SPI3_Init+0xa4>)
 800c9b2:	2200      	movs	r2, #0
 800c9b4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c9b6:	4b17      	ldr	r3, [pc, #92]	@ (800ca14 <MX_SPI3_Init+0xa4>)
 800c9b8:	2200      	movs	r2, #0
 800c9ba:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 800c9bc:	4b15      	ldr	r3, [pc, #84]	@ (800ca14 <MX_SPI3_Init+0xa4>)
 800c9be:	2200      	movs	r2, #0
 800c9c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800c9c2:	4b14      	ldr	r3, [pc, #80]	@ (800ca14 <MX_SPI3_Init+0xa4>)
 800c9c4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800c9c8:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800c9ca:	4b12      	ldr	r3, [pc, #72]	@ (800ca14 <MX_SPI3_Init+0xa4>)
 800c9cc:	2200      	movs	r2, #0
 800c9ce:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800c9d0:	4b10      	ldr	r3, [pc, #64]	@ (800ca14 <MX_SPI3_Init+0xa4>)
 800c9d2:	2200      	movs	r2, #0
 800c9d4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800c9d6:	4b0f      	ldr	r3, [pc, #60]	@ (800ca14 <MX_SPI3_Init+0xa4>)
 800c9d8:	2200      	movs	r2, #0
 800c9da:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800c9dc:	4b0d      	ldr	r3, [pc, #52]	@ (800ca14 <MX_SPI3_Init+0xa4>)
 800c9de:	2200      	movs	r2, #0
 800c9e0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800c9e2:	4b0c      	ldr	r3, [pc, #48]	@ (800ca14 <MX_SPI3_Init+0xa4>)
 800c9e4:	2200      	movs	r2, #0
 800c9e6:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800c9e8:	4b0a      	ldr	r3, [pc, #40]	@ (800ca14 <MX_SPI3_Init+0xa4>)
 800c9ea:	2200      	movs	r2, #0
 800c9ec:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800c9ee:	4b09      	ldr	r3, [pc, #36]	@ (800ca14 <MX_SPI3_Init+0xa4>)
 800c9f0:	2200      	movs	r2, #0
 800c9f2:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800c9f4:	4b07      	ldr	r3, [pc, #28]	@ (800ca14 <MX_SPI3_Init+0xa4>)
 800c9f6:	2200      	movs	r2, #0
 800c9f8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800c9fa:	4b06      	ldr	r3, [pc, #24]	@ (800ca14 <MX_SPI3_Init+0xa4>)
 800c9fc:	2200      	movs	r2, #0
 800c9fe:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800ca00:	4804      	ldr	r0, [pc, #16]	@ (800ca14 <MX_SPI3_Init+0xa4>)
 800ca02:	f00c f8c9 	bl	8018b98 <HAL_SPI_Init>
 800ca06:	4603      	mov	r3, r0
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d001      	beq.n	800ca10 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 800ca0c:	f7ff fefe 	bl	800c80c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800ca10:	bf00      	nop
 800ca12:	bd80      	pop	{r7, pc}
 800ca14:	2402924c 	.word	0x2402924c
 800ca18:	40003c00 	.word	0x40003c00

0800ca1c <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 800ca1c:	b580      	push	{r7, lr}
 800ca1e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 800ca20:	4b27      	ldr	r3, [pc, #156]	@ (800cac0 <MX_SPI4_Init+0xa4>)
 800ca22:	4a28      	ldr	r2, [pc, #160]	@ (800cac4 <MX_SPI4_Init+0xa8>)
 800ca24:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800ca26:	4b26      	ldr	r3, [pc, #152]	@ (800cac0 <MX_SPI4_Init+0xa4>)
 800ca28:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800ca2c:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800ca2e:	4b24      	ldr	r3, [pc, #144]	@ (800cac0 <MX_SPI4_Init+0xa4>)
 800ca30:	2200      	movs	r2, #0
 800ca32:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 800ca34:	4b22      	ldr	r3, [pc, #136]	@ (800cac0 <MX_SPI4_Init+0xa4>)
 800ca36:	2207      	movs	r2, #7
 800ca38:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 800ca3a:	4b21      	ldr	r3, [pc, #132]	@ (800cac0 <MX_SPI4_Init+0xa4>)
 800ca3c:	2200      	movs	r2, #0
 800ca3e:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 800ca40:	4b1f      	ldr	r3, [pc, #124]	@ (800cac0 <MX_SPI4_Init+0xa4>)
 800ca42:	2200      	movs	r2, #0
 800ca44:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 800ca46:	4b1e      	ldr	r3, [pc, #120]	@ (800cac0 <MX_SPI4_Init+0xa4>)
 800ca48:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800ca4c:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800ca4e:	4b1c      	ldr	r3, [pc, #112]	@ (800cac0 <MX_SPI4_Init+0xa4>)
 800ca50:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800ca54:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800ca56:	4b1a      	ldr	r3, [pc, #104]	@ (800cac0 <MX_SPI4_Init+0xa4>)
 800ca58:	2200      	movs	r2, #0
 800ca5a:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800ca5c:	4b18      	ldr	r3, [pc, #96]	@ (800cac0 <MX_SPI4_Init+0xa4>)
 800ca5e:	2200      	movs	r2, #0
 800ca60:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ca62:	4b17      	ldr	r3, [pc, #92]	@ (800cac0 <MX_SPI4_Init+0xa4>)
 800ca64:	2200      	movs	r2, #0
 800ca66:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 800ca68:	4b15      	ldr	r3, [pc, #84]	@ (800cac0 <MX_SPI4_Init+0xa4>)
 800ca6a:	2200      	movs	r2, #0
 800ca6c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800ca6e:	4b14      	ldr	r3, [pc, #80]	@ (800cac0 <MX_SPI4_Init+0xa4>)
 800ca70:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800ca74:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800ca76:	4b12      	ldr	r3, [pc, #72]	@ (800cac0 <MX_SPI4_Init+0xa4>)
 800ca78:	2200      	movs	r2, #0
 800ca7a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800ca7c:	4b10      	ldr	r3, [pc, #64]	@ (800cac0 <MX_SPI4_Init+0xa4>)
 800ca7e:	2200      	movs	r2, #0
 800ca80:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800ca82:	4b0f      	ldr	r3, [pc, #60]	@ (800cac0 <MX_SPI4_Init+0xa4>)
 800ca84:	2200      	movs	r2, #0
 800ca86:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800ca88:	4b0d      	ldr	r3, [pc, #52]	@ (800cac0 <MX_SPI4_Init+0xa4>)
 800ca8a:	2200      	movs	r2, #0
 800ca8c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800ca8e:	4b0c      	ldr	r3, [pc, #48]	@ (800cac0 <MX_SPI4_Init+0xa4>)
 800ca90:	2200      	movs	r2, #0
 800ca92:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800ca94:	4b0a      	ldr	r3, [pc, #40]	@ (800cac0 <MX_SPI4_Init+0xa4>)
 800ca96:	2200      	movs	r2, #0
 800ca98:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800ca9a:	4b09      	ldr	r3, [pc, #36]	@ (800cac0 <MX_SPI4_Init+0xa4>)
 800ca9c:	2200      	movs	r2, #0
 800ca9e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800caa0:	4b07      	ldr	r3, [pc, #28]	@ (800cac0 <MX_SPI4_Init+0xa4>)
 800caa2:	2200      	movs	r2, #0
 800caa4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800caa6:	4b06      	ldr	r3, [pc, #24]	@ (800cac0 <MX_SPI4_Init+0xa4>)
 800caa8:	2200      	movs	r2, #0
 800caaa:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 800caac:	4804      	ldr	r0, [pc, #16]	@ (800cac0 <MX_SPI4_Init+0xa4>)
 800caae:	f00c f873 	bl	8018b98 <HAL_SPI_Init>
 800cab2:	4603      	mov	r3, r0
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	d001      	beq.n	800cabc <MX_SPI4_Init+0xa0>
  {
    Error_Handler();
 800cab8:	f7ff fea8 	bl	800c80c <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 800cabc:	bf00      	nop
 800cabe:	bd80      	pop	{r7, pc}
 800cac0:	240292d4 	.word	0x240292d4
 800cac4:	40013400 	.word	0x40013400

0800cac8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800cac8:	b580      	push	{r7, lr}
 800caca:	b0c2      	sub	sp, #264	@ 0x108
 800cacc:	af00      	add	r7, sp, #0
 800cace:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cad2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800cad6:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cad8:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800cadc:	2200      	movs	r2, #0
 800cade:	601a      	str	r2, [r3, #0]
 800cae0:	605a      	str	r2, [r3, #4]
 800cae2:	609a      	str	r2, [r3, #8]
 800cae4:	60da      	str	r2, [r3, #12]
 800cae6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800cae8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800caec:	22c0      	movs	r2, #192	@ 0xc0
 800caee:	2100      	movs	r1, #0
 800caf0:	4618      	mov	r0, r3
 800caf2:	f012 ff6a 	bl	801f9ca <memset>
  if(spiHandle->Instance==SPI1)
 800caf6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cafa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	4ac2      	ldr	r2, [pc, #776]	@ (800ce0c <HAL_SPI_MspInit+0x344>)
 800cb04:	4293      	cmp	r3, r2
 800cb06:	d173      	bne.n	800cbf0 <HAL_SPI_MspInit+0x128>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 800cb08:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800cb0c:	f04f 0300 	mov.w	r3, #0
 800cb10:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 800cb14:	2300      	movs	r3, #0
 800cb16:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800cb1a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800cb1e:	4618      	mov	r0, r3
 800cb20:	f009 fb3c 	bl	801619c <HAL_RCCEx_PeriphCLKConfig>
 800cb24:	4603      	mov	r3, r0
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d001      	beq.n	800cb2e <HAL_SPI_MspInit+0x66>
    {
      Error_Handler();
 800cb2a:	f7ff fe6f 	bl	800c80c <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800cb2e:	4bb8      	ldr	r3, [pc, #736]	@ (800ce10 <HAL_SPI_MspInit+0x348>)
 800cb30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800cb34:	4ab6      	ldr	r2, [pc, #728]	@ (800ce10 <HAL_SPI_MspInit+0x348>)
 800cb36:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800cb3a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800cb3e:	4bb4      	ldr	r3, [pc, #720]	@ (800ce10 <HAL_SPI_MspInit+0x348>)
 800cb40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800cb44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800cb48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cb4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    __HAL_RCC_GPIOG_CLK_ENABLE();
 800cb4c:	4bb0      	ldr	r3, [pc, #704]	@ (800ce10 <HAL_SPI_MspInit+0x348>)
 800cb4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cb52:	4aaf      	ldr	r2, [pc, #700]	@ (800ce10 <HAL_SPI_MspInit+0x348>)
 800cb54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cb58:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800cb5c:	4bac      	ldr	r3, [pc, #688]	@ (800ce10 <HAL_SPI_MspInit+0x348>)
 800cb5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cb62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb66:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cb68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800cb6a:	4ba9      	ldr	r3, [pc, #676]	@ (800ce10 <HAL_SPI_MspInit+0x348>)
 800cb6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cb70:	4aa7      	ldr	r2, [pc, #668]	@ (800ce10 <HAL_SPI_MspInit+0x348>)
 800cb72:	f043 0308 	orr.w	r3, r3, #8
 800cb76:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800cb7a:	4ba5      	ldr	r3, [pc, #660]	@ (800ce10 <HAL_SPI_MspInit+0x348>)
 800cb7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cb80:	f003 0308 	and.w	r3, r3, #8
 800cb84:	627b      	str	r3, [r7, #36]	@ 0x24
 800cb86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**SPI1 GPIO Configuration
    PG11     ------> SPI1_SCK
    PG9     ------> SPI1_MISO
    PD7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_9;
 800cb88:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 800cb8c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cb90:	2302      	movs	r3, #2
 800cb92:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cb96:	2300      	movs	r3, #0
 800cb98:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cb9c:	2300      	movs	r3, #0
 800cb9e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800cba2:	2305      	movs	r3, #5
 800cba4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800cba8:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800cbac:	4619      	mov	r1, r3
 800cbae:	4899      	ldr	r0, [pc, #612]	@ (800ce14 <HAL_SPI_MspInit+0x34c>)
 800cbb0:	f006 fcf0 	bl	8013594 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800cbb4:	2380      	movs	r3, #128	@ 0x80
 800cbb6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cbba:	2302      	movs	r3, #2
 800cbbc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cbc0:	2300      	movs	r3, #0
 800cbc2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cbc6:	2300      	movs	r3, #0
 800cbc8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800cbcc:	2305      	movs	r3, #5
 800cbce:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800cbd2:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800cbd6:	4619      	mov	r1, r3
 800cbd8:	488f      	ldr	r0, [pc, #572]	@ (800ce18 <HAL_SPI_MspInit+0x350>)
 800cbda:	f006 fcdb 	bl	8013594 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 1, 0);
 800cbde:	2200      	movs	r2, #0
 800cbe0:	2101      	movs	r1, #1
 800cbe2:	2023      	movs	r0, #35	@ 0x23
 800cbe4:	f002 fbb7 	bl	800f356 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800cbe8:	2023      	movs	r0, #35	@ 0x23
 800cbea:	f002 fbce 	bl	800f38a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 800cbee:	e108      	b.n	800ce02 <HAL_SPI_MspInit+0x33a>
  else if(spiHandle->Instance==SPI2)
 800cbf0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cbf4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	4a87      	ldr	r2, [pc, #540]	@ (800ce1c <HAL_SPI_MspInit+0x354>)
 800cbfe:	4293      	cmp	r3, r2
 800cc00:	d14f      	bne.n	800cca2 <HAL_SPI_MspInit+0x1da>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 800cc02:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800cc06:	f04f 0300 	mov.w	r3, #0
 800cc0a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 800cc0e:	2300      	movs	r3, #0
 800cc10:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800cc14:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800cc18:	4618      	mov	r0, r3
 800cc1a:	f009 fabf 	bl	801619c <HAL_RCCEx_PeriphCLKConfig>
 800cc1e:	4603      	mov	r3, r0
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d001      	beq.n	800cc28 <HAL_SPI_MspInit+0x160>
      Error_Handler();
 800cc24:	f7ff fdf2 	bl	800c80c <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800cc28:	4b79      	ldr	r3, [pc, #484]	@ (800ce10 <HAL_SPI_MspInit+0x348>)
 800cc2a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800cc2e:	4a78      	ldr	r2, [pc, #480]	@ (800ce10 <HAL_SPI_MspInit+0x348>)
 800cc30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800cc34:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800cc38:	4b75      	ldr	r3, [pc, #468]	@ (800ce10 <HAL_SPI_MspInit+0x348>)
 800cc3a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800cc3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cc42:	623b      	str	r3, [r7, #32]
 800cc44:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800cc46:	4b72      	ldr	r3, [pc, #456]	@ (800ce10 <HAL_SPI_MspInit+0x348>)
 800cc48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cc4c:	4a70      	ldr	r2, [pc, #448]	@ (800ce10 <HAL_SPI_MspInit+0x348>)
 800cc4e:	f043 0302 	orr.w	r3, r3, #2
 800cc52:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800cc56:	4b6e      	ldr	r3, [pc, #440]	@ (800ce10 <HAL_SPI_MspInit+0x348>)
 800cc58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cc5c:	f003 0302 	and.w	r3, r3, #2
 800cc60:	61fb      	str	r3, [r7, #28]
 800cc62:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_14;
 800cc64:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800cc68:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cc6c:	2302      	movs	r3, #2
 800cc6e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cc72:	2300      	movs	r3, #0
 800cc74:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cc78:	2300      	movs	r3, #0
 800cc7a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800cc7e:	2305      	movs	r3, #5
 800cc80:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cc84:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800cc88:	4619      	mov	r1, r3
 800cc8a:	4865      	ldr	r0, [pc, #404]	@ (800ce20 <HAL_SPI_MspInit+0x358>)
 800cc8c:	f006 fc82 	bl	8013594 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI2_IRQn, 1, 0);
 800cc90:	2200      	movs	r2, #0
 800cc92:	2101      	movs	r1, #1
 800cc94:	2024      	movs	r0, #36	@ 0x24
 800cc96:	f002 fb5e 	bl	800f356 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800cc9a:	2024      	movs	r0, #36	@ 0x24
 800cc9c:	f002 fb75 	bl	800f38a <HAL_NVIC_EnableIRQ>
}
 800cca0:	e0af      	b.n	800ce02 <HAL_SPI_MspInit+0x33a>
  else if(spiHandle->Instance==SPI3)
 800cca2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cca6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	4a5d      	ldr	r2, [pc, #372]	@ (800ce24 <HAL_SPI_MspInit+0x35c>)
 800ccb0:	4293      	cmp	r3, r2
 800ccb2:	d14f      	bne.n	800cd54 <HAL_SPI_MspInit+0x28c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 800ccb4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800ccb8:	f04f 0300 	mov.w	r3, #0
 800ccbc:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 800ccc0:	2300      	movs	r3, #0
 800ccc2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800ccc6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800ccca:	4618      	mov	r0, r3
 800cccc:	f009 fa66 	bl	801619c <HAL_RCCEx_PeriphCLKConfig>
 800ccd0:	4603      	mov	r3, r0
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d001      	beq.n	800ccda <HAL_SPI_MspInit+0x212>
      Error_Handler();
 800ccd6:	f7ff fd99 	bl	800c80c <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800ccda:	4b4d      	ldr	r3, [pc, #308]	@ (800ce10 <HAL_SPI_MspInit+0x348>)
 800ccdc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800cce0:	4a4b      	ldr	r2, [pc, #300]	@ (800ce10 <HAL_SPI_MspInit+0x348>)
 800cce2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cce6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800ccea:	4b49      	ldr	r3, [pc, #292]	@ (800ce10 <HAL_SPI_MspInit+0x348>)
 800ccec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800ccf0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ccf4:	61bb      	str	r3, [r7, #24]
 800ccf6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ccf8:	4b45      	ldr	r3, [pc, #276]	@ (800ce10 <HAL_SPI_MspInit+0x348>)
 800ccfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ccfe:	4a44      	ldr	r2, [pc, #272]	@ (800ce10 <HAL_SPI_MspInit+0x348>)
 800cd00:	f043 0304 	orr.w	r3, r3, #4
 800cd04:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800cd08:	4b41      	ldr	r3, [pc, #260]	@ (800ce10 <HAL_SPI_MspInit+0x348>)
 800cd0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cd0e:	f003 0304 	and.w	r3, r3, #4
 800cd12:	617b      	str	r3, [r7, #20]
 800cd14:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_10|GPIO_PIN_11;
 800cd16:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800cd1a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cd1e:	2302      	movs	r3, #2
 800cd20:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cd24:	2300      	movs	r3, #0
 800cd26:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cd2a:	2300      	movs	r3, #0
 800cd2c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800cd30:	2306      	movs	r3, #6
 800cd32:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cd36:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800cd3a:	4619      	mov	r1, r3
 800cd3c:	483a      	ldr	r0, [pc, #232]	@ (800ce28 <HAL_SPI_MspInit+0x360>)
 800cd3e:	f006 fc29 	bl	8013594 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI3_IRQn, 1, 0);
 800cd42:	2200      	movs	r2, #0
 800cd44:	2101      	movs	r1, #1
 800cd46:	2033      	movs	r0, #51	@ 0x33
 800cd48:	f002 fb05 	bl	800f356 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 800cd4c:	2033      	movs	r0, #51	@ 0x33
 800cd4e:	f002 fb1c 	bl	800f38a <HAL_NVIC_EnableIRQ>
}
 800cd52:	e056      	b.n	800ce02 <HAL_SPI_MspInit+0x33a>
  else if(spiHandle->Instance==SPI4)
 800cd54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cd58:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	4a32      	ldr	r2, [pc, #200]	@ (800ce2c <HAL_SPI_MspInit+0x364>)
 800cd62:	4293      	cmp	r3, r2
 800cd64:	d14d      	bne.n	800ce02 <HAL_SPI_MspInit+0x33a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 800cd66:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800cd6a:	f04f 0300 	mov.w	r3, #0
 800cd6e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 800cd72:	2300      	movs	r3, #0
 800cd74:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800cd78:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800cd7c:	4618      	mov	r0, r3
 800cd7e:	f009 fa0d 	bl	801619c <HAL_RCCEx_PeriphCLKConfig>
 800cd82:	4603      	mov	r3, r0
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d001      	beq.n	800cd8c <HAL_SPI_MspInit+0x2c4>
      Error_Handler();
 800cd88:	f7ff fd40 	bl	800c80c <Error_Handler>
    __HAL_RCC_SPI4_CLK_ENABLE();
 800cd8c:	4b20      	ldr	r3, [pc, #128]	@ (800ce10 <HAL_SPI_MspInit+0x348>)
 800cd8e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800cd92:	4a1f      	ldr	r2, [pc, #124]	@ (800ce10 <HAL_SPI_MspInit+0x348>)
 800cd94:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800cd98:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800cd9c:	4b1c      	ldr	r3, [pc, #112]	@ (800ce10 <HAL_SPI_MspInit+0x348>)
 800cd9e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800cda2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800cda6:	613b      	str	r3, [r7, #16]
 800cda8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800cdaa:	4b19      	ldr	r3, [pc, #100]	@ (800ce10 <HAL_SPI_MspInit+0x348>)
 800cdac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cdb0:	4a17      	ldr	r2, [pc, #92]	@ (800ce10 <HAL_SPI_MspInit+0x348>)
 800cdb2:	f043 0310 	orr.w	r3, r3, #16
 800cdb6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800cdba:	4b15      	ldr	r3, [pc, #84]	@ (800ce10 <HAL_SPI_MspInit+0x348>)
 800cdbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cdc0:	f003 0310 	and.w	r3, r3, #16
 800cdc4:	60fb      	str	r3, [r7, #12]
 800cdc6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6|GPIO_PIN_5;
 800cdc8:	2364      	movs	r3, #100	@ 0x64
 800cdca:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cdce:	2302      	movs	r3, #2
 800cdd0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cdd4:	2300      	movs	r3, #0
 800cdd6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cdda:	2300      	movs	r3, #0
 800cddc:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800cde0:	2305      	movs	r3, #5
 800cde2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800cde6:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800cdea:	4619      	mov	r1, r3
 800cdec:	4810      	ldr	r0, [pc, #64]	@ (800ce30 <HAL_SPI_MspInit+0x368>)
 800cdee:	f006 fbd1 	bl	8013594 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI4_IRQn, 1, 0);
 800cdf2:	2200      	movs	r2, #0
 800cdf4:	2101      	movs	r1, #1
 800cdf6:	2054      	movs	r0, #84	@ 0x54
 800cdf8:	f002 faad 	bl	800f356 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 800cdfc:	2054      	movs	r0, #84	@ 0x54
 800cdfe:	f002 fac4 	bl	800f38a <HAL_NVIC_EnableIRQ>
}
 800ce02:	bf00      	nop
 800ce04:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800ce08:	46bd      	mov	sp, r7
 800ce0a:	bd80      	pop	{r7, pc}
 800ce0c:	40013000 	.word	0x40013000
 800ce10:	58024400 	.word	0x58024400
 800ce14:	58021800 	.word	0x58021800
 800ce18:	58020c00 	.word	0x58020c00
 800ce1c:	40003800 	.word	0x40003800
 800ce20:	58020400 	.word	0x58020400
 800ce24:	40003c00 	.word	0x40003c00
 800ce28:	58020800 	.word	0x58020800
 800ce2c:	40013400 	.word	0x40013400
 800ce30:	58021000 	.word	0x58021000

0800ce34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800ce34:	b480      	push	{r7}
 800ce36:	b083      	sub	sp, #12
 800ce38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ce3a:	4b0a      	ldr	r3, [pc, #40]	@ (800ce64 <HAL_MspInit+0x30>)
 800ce3c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800ce40:	4a08      	ldr	r2, [pc, #32]	@ (800ce64 <HAL_MspInit+0x30>)
 800ce42:	f043 0302 	orr.w	r3, r3, #2
 800ce46:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800ce4a:	4b06      	ldr	r3, [pc, #24]	@ (800ce64 <HAL_MspInit+0x30>)
 800ce4c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800ce50:	f003 0302 	and.w	r3, r3, #2
 800ce54:	607b      	str	r3, [r7, #4]
 800ce56:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800ce58:	bf00      	nop
 800ce5a:	370c      	adds	r7, #12
 800ce5c:	46bd      	mov	sp, r7
 800ce5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce62:	4770      	bx	lr
 800ce64:	58024400 	.word	0x58024400

0800ce68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800ce68:	b480      	push	{r7}
 800ce6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800ce6c:	bf00      	nop
 800ce6e:	e7fd      	b.n	800ce6c <NMI_Handler+0x4>

0800ce70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800ce70:	b480      	push	{r7}
 800ce72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800ce74:	bf00      	nop
 800ce76:	e7fd      	b.n	800ce74 <HardFault_Handler+0x4>

0800ce78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800ce78:	b480      	push	{r7}
 800ce7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800ce7c:	bf00      	nop
 800ce7e:	e7fd      	b.n	800ce7c <MemManage_Handler+0x4>

0800ce80 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800ce80:	b480      	push	{r7}
 800ce82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800ce84:	bf00      	nop
 800ce86:	e7fd      	b.n	800ce84 <BusFault_Handler+0x4>

0800ce88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800ce88:	b480      	push	{r7}
 800ce8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800ce8c:	bf00      	nop
 800ce8e:	e7fd      	b.n	800ce8c <UsageFault_Handler+0x4>

0800ce90 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800ce90:	b480      	push	{r7}
 800ce92:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800ce94:	bf00      	nop
 800ce96:	46bd      	mov	sp, r7
 800ce98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce9c:	4770      	bx	lr

0800ce9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800ce9e:	b480      	push	{r7}
 800cea0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800cea2:	bf00      	nop
 800cea4:	46bd      	mov	sp, r7
 800cea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceaa:	4770      	bx	lr

0800ceac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800ceac:	b480      	push	{r7}
 800ceae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800ceb0:	bf00      	nop
 800ceb2:	46bd      	mov	sp, r7
 800ceb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceb8:	4770      	bx	lr

0800ceba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800ceba:	b580      	push	{r7, lr}
 800cebc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800cebe:	f000 fbcb 	bl	800d658 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800cec2:	bf00      	nop
 800cec4:	bd80      	pop	{r7, pc}
	...

0800cec8 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800cec8:	b580      	push	{r7, lr}
 800ceca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800cecc:	4802      	ldr	r0, [pc, #8]	@ (800ced8 <DMA1_Stream0_IRQHandler+0x10>)
 800cece:	f003 fe19 	bl	8010b04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800ced2:	bf00      	nop
 800ced4:	bd80      	pop	{r7, pc}
 800ced6:	bf00      	nop
 800ced8:	24028e64 	.word	0x24028e64

0800cedc <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800cedc:	b580      	push	{r7, lr}
 800cede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 800cee0:	4802      	ldr	r0, [pc, #8]	@ (800ceec <DMA1_Stream1_IRQHandler+0x10>)
 800cee2:	f003 fe0f 	bl	8010b04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800cee6:	bf00      	nop
 800cee8:	bd80      	pop	{r7, pc}
 800ceea:	bf00      	nop
 800ceec:	240290c4 	.word	0x240290c4

0800cef0 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 800cef0:	b580      	push	{r7, lr}
 800cef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800cef4:	4802      	ldr	r0, [pc, #8]	@ (800cf00 <DMA1_Stream2_IRQHandler+0x10>)
 800cef6:	f003 fe05 	bl	8010b04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800cefa:	bf00      	nop
 800cefc:	bd80      	pop	{r7, pc}
 800cefe:	bf00      	nop
 800cf00:	24028edc 	.word	0x24028edc

0800cf04 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 800cf04:	b580      	push	{r7, lr}
 800cf06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 800cf08:	4802      	ldr	r0, [pc, #8]	@ (800cf14 <FDCAN1_IT0_IRQHandler+0x10>)
 800cf0a:	f005 fe41 	bl	8012b90 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 800cf0e:	bf00      	nop
 800cf10:	bd80      	pop	{r7, pc}
 800cf12:	bf00      	nop
 800cf14:	24028fd0 	.word	0x24028fd0

0800cf18 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 800cf18:	b580      	push	{r7, lr}
 800cf1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 800cf1c:	4802      	ldr	r0, [pc, #8]	@ (800cf28 <FDCAN1_IT1_IRQHandler+0x10>)
 800cf1e:	f005 fe37 	bl	8012b90 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 800cf22:	bf00      	nop
 800cf24:	bd80      	pop	{r7, pc}
 800cf26:	bf00      	nop
 800cf28:	24028fd0 	.word	0x24028fd0

0800cf2c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800cf2c:	b580      	push	{r7, lr}
 800cf2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EXTI_BUTTON_Pin);
 800cf30:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800cf34:	f006 fd11 	bl	801395a <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800cf38:	bf00      	nop
 800cf3a:	bd80      	pop	{r7, pc}

0800cf3c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800cf3c:	b580      	push	{r7, lr}
 800cf3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800cf40:	4802      	ldr	r0, [pc, #8]	@ (800cf4c <TIM2_IRQHandler+0x10>)
 800cf42:	f00d fab6 	bl	801a4b2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800cf46:	bf00      	nop
 800cf48:	bd80      	pop	{r7, pc}
 800cf4a:	bf00      	nop
 800cf4c:	24029360 	.word	0x24029360

0800cf50 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800cf50:	b580      	push	{r7, lr}
 800cf52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800cf54:	4802      	ldr	r0, [pc, #8]	@ (800cf60 <TIM3_IRQHandler+0x10>)
 800cf56:	f00d faac 	bl	801a4b2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800cf5a:	bf00      	nop
 800cf5c:	bd80      	pop	{r7, pc}
 800cf5e:	bf00      	nop
 800cf60:	240293ac 	.word	0x240293ac

0800cf64 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 800cf64:	b580      	push	{r7, lr}
 800cf66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800cf68:	4802      	ldr	r0, [pc, #8]	@ (800cf74 <I2C1_EV_IRQHandler+0x10>)
 800cf6a:	f006 fdad 	bl	8013ac8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800cf6e:	bf00      	nop
 800cf70:	bd80      	pop	{r7, pc}
 800cf72:	bf00      	nop
 800cf74:	24029070 	.word	0x24029070

0800cf78 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800cf78:	b580      	push	{r7, lr}
 800cf7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800cf7c:	4802      	ldr	r0, [pc, #8]	@ (800cf88 <SPI1_IRQHandler+0x10>)
 800cf7e:	f00c fec9 	bl	8019d14 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800cf82:	bf00      	nop
 800cf84:	bd80      	pop	{r7, pc}
 800cf86:	bf00      	nop
 800cf88:	2402913c 	.word	0x2402913c

0800cf8c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 800cf8c:	b580      	push	{r7, lr}
 800cf8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 800cf90:	4802      	ldr	r0, [pc, #8]	@ (800cf9c <SPI2_IRQHandler+0x10>)
 800cf92:	f00c febf 	bl	8019d14 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800cf96:	bf00      	nop
 800cf98:	bd80      	pop	{r7, pc}
 800cf9a:	bf00      	nop
 800cf9c:	240291c4 	.word	0x240291c4

0800cfa0 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 800cfa0:	b580      	push	{r7, lr}
 800cfa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 800cfa4:	4802      	ldr	r0, [pc, #8]	@ (800cfb0 <SPI3_IRQHandler+0x10>)
 800cfa6:	f00c feb5 	bl	8019d14 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 800cfaa:	bf00      	nop
 800cfac:	bd80      	pop	{r7, pc}
 800cfae:	bf00      	nop
 800cfb0:	2402924c 	.word	0x2402924c

0800cfb4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800cfb4:	b580      	push	{r7, lr}
 800cfb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800cfb8:	4802      	ldr	r0, [pc, #8]	@ (800cfc4 <TIM6_DAC_IRQHandler+0x10>)
 800cfba:	f00d fa7a 	bl	801a4b2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800cfbe:	bf00      	nop
 800cfc0:	bd80      	pop	{r7, pc}
 800cfc2:	bf00      	nop
 800cfc4:	240293f8 	.word	0x240293f8

0800cfc8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800cfc8:	b580      	push	{r7, lr}
 800cfca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 800cfcc:	4802      	ldr	r0, [pc, #8]	@ (800cfd8 <DMA2_Stream0_IRQHandler+0x10>)
 800cfce:	f003 fd99 	bl	8010b04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800cfd2:	bf00      	nop
 800cfd4:	bd80      	pop	{r7, pc}
 800cfd6:	bf00      	nop
 800cfd8:	24028f54 	.word	0x24028f54

0800cfdc <FDCAN_CAL_IRQHandler>:

/**
  * @brief This function handles FDCAN calibration unit interrupt.
  */
void FDCAN_CAL_IRQHandler(void)
{
 800cfdc:	b580      	push	{r7, lr}
 800cfde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN_CAL_IRQn 0 */

  /* USER CODE END FDCAN_CAL_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 800cfe0:	4802      	ldr	r0, [pc, #8]	@ (800cfec <FDCAN_CAL_IRQHandler+0x10>)
 800cfe2:	f005 fdd5 	bl	8012b90 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN_CAL_IRQn 1 */

  /* USER CODE END FDCAN_CAL_IRQn 1 */
}
 800cfe6:	bf00      	nop
 800cfe8:	bd80      	pop	{r7, pc}
 800cfea:	bf00      	nop
 800cfec:	24028fd0 	.word	0x24028fd0

0800cff0 <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 800cff0:	b580      	push	{r7, lr}
 800cff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 800cff4:	4802      	ldr	r0, [pc, #8]	@ (800d000 <SPI4_IRQHandler+0x10>)
 800cff6:	f00c fe8d 	bl	8019d14 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 800cffa:	bf00      	nop
 800cffc:	bd80      	pop	{r7, pc}
 800cffe:	bf00      	nop
 800d000:	240292d4 	.word	0x240292d4

0800d004 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800d004:	b580      	push	{r7, lr}
 800d006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800d008:	4802      	ldr	r0, [pc, #8]	@ (800d014 <OTG_FS_IRQHandler+0x10>)
 800d00a:	f006 ff4f 	bl	8013eac <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800d00e:	bf00      	nop
 800d010:	bd80      	pop	{r7, pc}
 800d012:	bf00      	nop
 800d014:	2402a928 	.word	0x2402a928

0800d018 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800d018:	b480      	push	{r7}
 800d01a:	af00      	add	r7, sp, #0
  return 1;
 800d01c:	2301      	movs	r3, #1
}
 800d01e:	4618      	mov	r0, r3
 800d020:	46bd      	mov	sp, r7
 800d022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d026:	4770      	bx	lr

0800d028 <_kill>:

int _kill(int pid, int sig)
{
 800d028:	b580      	push	{r7, lr}
 800d02a:	b082      	sub	sp, #8
 800d02c:	af00      	add	r7, sp, #0
 800d02e:	6078      	str	r0, [r7, #4]
 800d030:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800d032:	f012 fd2d 	bl	801fa90 <__errno>
 800d036:	4603      	mov	r3, r0
 800d038:	2216      	movs	r2, #22
 800d03a:	601a      	str	r2, [r3, #0]
  return -1;
 800d03c:	f04f 33ff 	mov.w	r3, #4294967295
}
 800d040:	4618      	mov	r0, r3
 800d042:	3708      	adds	r7, #8
 800d044:	46bd      	mov	sp, r7
 800d046:	bd80      	pop	{r7, pc}

0800d048 <_exit>:

void _exit (int status)
{
 800d048:	b580      	push	{r7, lr}
 800d04a:	b082      	sub	sp, #8
 800d04c:	af00      	add	r7, sp, #0
 800d04e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800d050:	f04f 31ff 	mov.w	r1, #4294967295
 800d054:	6878      	ldr	r0, [r7, #4]
 800d056:	f7ff ffe7 	bl	800d028 <_kill>
  while (1) {}    /* Make sure we hang here */
 800d05a:	bf00      	nop
 800d05c:	e7fd      	b.n	800d05a <_exit+0x12>

0800d05e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800d05e:	b580      	push	{r7, lr}
 800d060:	b086      	sub	sp, #24
 800d062:	af00      	add	r7, sp, #0
 800d064:	60f8      	str	r0, [r7, #12]
 800d066:	60b9      	str	r1, [r7, #8]
 800d068:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d06a:	2300      	movs	r3, #0
 800d06c:	617b      	str	r3, [r7, #20]
 800d06e:	e00a      	b.n	800d086 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800d070:	f3af 8000 	nop.w
 800d074:	4601      	mov	r1, r0
 800d076:	68bb      	ldr	r3, [r7, #8]
 800d078:	1c5a      	adds	r2, r3, #1
 800d07a:	60ba      	str	r2, [r7, #8]
 800d07c:	b2ca      	uxtb	r2, r1
 800d07e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d080:	697b      	ldr	r3, [r7, #20]
 800d082:	3301      	adds	r3, #1
 800d084:	617b      	str	r3, [r7, #20]
 800d086:	697a      	ldr	r2, [r7, #20]
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	429a      	cmp	r2, r3
 800d08c:	dbf0      	blt.n	800d070 <_read+0x12>
  }

  return len;
 800d08e:	687b      	ldr	r3, [r7, #4]
}
 800d090:	4618      	mov	r0, r3
 800d092:	3718      	adds	r7, #24
 800d094:	46bd      	mov	sp, r7
 800d096:	bd80      	pop	{r7, pc}

0800d098 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800d098:	b580      	push	{r7, lr}
 800d09a:	b086      	sub	sp, #24
 800d09c:	af00      	add	r7, sp, #0
 800d09e:	60f8      	str	r0, [r7, #12]
 800d0a0:	60b9      	str	r1, [r7, #8]
 800d0a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d0a4:	2300      	movs	r3, #0
 800d0a6:	617b      	str	r3, [r7, #20]
 800d0a8:	e009      	b.n	800d0be <_write+0x26>
  {
    __io_putchar(*ptr++);
 800d0aa:	68bb      	ldr	r3, [r7, #8]
 800d0ac:	1c5a      	adds	r2, r3, #1
 800d0ae:	60ba      	str	r2, [r7, #8]
 800d0b0:	781b      	ldrb	r3, [r3, #0]
 800d0b2:	4618      	mov	r0, r3
 800d0b4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d0b8:	697b      	ldr	r3, [r7, #20]
 800d0ba:	3301      	adds	r3, #1
 800d0bc:	617b      	str	r3, [r7, #20]
 800d0be:	697a      	ldr	r2, [r7, #20]
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	429a      	cmp	r2, r3
 800d0c4:	dbf1      	blt.n	800d0aa <_write+0x12>
  }
  return len;
 800d0c6:	687b      	ldr	r3, [r7, #4]
}
 800d0c8:	4618      	mov	r0, r3
 800d0ca:	3718      	adds	r7, #24
 800d0cc:	46bd      	mov	sp, r7
 800d0ce:	bd80      	pop	{r7, pc}

0800d0d0 <_close>:

int _close(int file)
{
 800d0d0:	b480      	push	{r7}
 800d0d2:	b083      	sub	sp, #12
 800d0d4:	af00      	add	r7, sp, #0
 800d0d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800d0d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 800d0dc:	4618      	mov	r0, r3
 800d0de:	370c      	adds	r7, #12
 800d0e0:	46bd      	mov	sp, r7
 800d0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e6:	4770      	bx	lr

0800d0e8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800d0e8:	b480      	push	{r7}
 800d0ea:	b083      	sub	sp, #12
 800d0ec:	af00      	add	r7, sp, #0
 800d0ee:	6078      	str	r0, [r7, #4]
 800d0f0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800d0f2:	683b      	ldr	r3, [r7, #0]
 800d0f4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800d0f8:	605a      	str	r2, [r3, #4]
  return 0;
 800d0fa:	2300      	movs	r3, #0
}
 800d0fc:	4618      	mov	r0, r3
 800d0fe:	370c      	adds	r7, #12
 800d100:	46bd      	mov	sp, r7
 800d102:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d106:	4770      	bx	lr

0800d108 <_isatty>:

int _isatty(int file)
{
 800d108:	b480      	push	{r7}
 800d10a:	b083      	sub	sp, #12
 800d10c:	af00      	add	r7, sp, #0
 800d10e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800d110:	2301      	movs	r3, #1
}
 800d112:	4618      	mov	r0, r3
 800d114:	370c      	adds	r7, #12
 800d116:	46bd      	mov	sp, r7
 800d118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d11c:	4770      	bx	lr

0800d11e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800d11e:	b480      	push	{r7}
 800d120:	b085      	sub	sp, #20
 800d122:	af00      	add	r7, sp, #0
 800d124:	60f8      	str	r0, [r7, #12]
 800d126:	60b9      	str	r1, [r7, #8]
 800d128:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800d12a:	2300      	movs	r3, #0
}
 800d12c:	4618      	mov	r0, r3
 800d12e:	3714      	adds	r7, #20
 800d130:	46bd      	mov	sp, r7
 800d132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d136:	4770      	bx	lr

0800d138 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800d138:	b580      	push	{r7, lr}
 800d13a:	b086      	sub	sp, #24
 800d13c:	af00      	add	r7, sp, #0
 800d13e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800d140:	4a14      	ldr	r2, [pc, #80]	@ (800d194 <_sbrk+0x5c>)
 800d142:	4b15      	ldr	r3, [pc, #84]	@ (800d198 <_sbrk+0x60>)
 800d144:	1ad3      	subs	r3, r2, r3
 800d146:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800d148:	697b      	ldr	r3, [r7, #20]
 800d14a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800d14c:	4b13      	ldr	r3, [pc, #76]	@ (800d19c <_sbrk+0x64>)
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	2b00      	cmp	r3, #0
 800d152:	d102      	bne.n	800d15a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800d154:	4b11      	ldr	r3, [pc, #68]	@ (800d19c <_sbrk+0x64>)
 800d156:	4a12      	ldr	r2, [pc, #72]	@ (800d1a0 <_sbrk+0x68>)
 800d158:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800d15a:	4b10      	ldr	r3, [pc, #64]	@ (800d19c <_sbrk+0x64>)
 800d15c:	681a      	ldr	r2, [r3, #0]
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	4413      	add	r3, r2
 800d162:	693a      	ldr	r2, [r7, #16]
 800d164:	429a      	cmp	r2, r3
 800d166:	d207      	bcs.n	800d178 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800d168:	f012 fc92 	bl	801fa90 <__errno>
 800d16c:	4603      	mov	r3, r0
 800d16e:	220c      	movs	r2, #12
 800d170:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800d172:	f04f 33ff 	mov.w	r3, #4294967295
 800d176:	e009      	b.n	800d18c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800d178:	4b08      	ldr	r3, [pc, #32]	@ (800d19c <_sbrk+0x64>)
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800d17e:	4b07      	ldr	r3, [pc, #28]	@ (800d19c <_sbrk+0x64>)
 800d180:	681a      	ldr	r2, [r3, #0]
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	4413      	add	r3, r2
 800d186:	4a05      	ldr	r2, [pc, #20]	@ (800d19c <_sbrk+0x64>)
 800d188:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800d18a:	68fb      	ldr	r3, [r7, #12]
}
 800d18c:	4618      	mov	r0, r3
 800d18e:	3718      	adds	r7, #24
 800d190:	46bd      	mov	sp, r7
 800d192:	bd80      	pop	{r7, pc}
 800d194:	24080000 	.word	0x24080000
 800d198:	00000400 	.word	0x00000400
 800d19c:	2402935c 	.word	0x2402935c
 800d1a0:	2402b178 	.word	0x2402b178

0800d1a4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800d1a4:	b480      	push	{r7}
 800d1a6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800d1a8:	4b37      	ldr	r3, [pc, #220]	@ (800d288 <SystemInit+0xe4>)
 800d1aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d1ae:	4a36      	ldr	r2, [pc, #216]	@ (800d288 <SystemInit+0xe4>)
 800d1b0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800d1b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800d1b8:	4b34      	ldr	r3, [pc, #208]	@ (800d28c <SystemInit+0xe8>)
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	f003 030f 	and.w	r3, r3, #15
 800d1c0:	2b06      	cmp	r3, #6
 800d1c2:	d807      	bhi.n	800d1d4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800d1c4:	4b31      	ldr	r3, [pc, #196]	@ (800d28c <SystemInit+0xe8>)
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	f023 030f 	bic.w	r3, r3, #15
 800d1cc:	4a2f      	ldr	r2, [pc, #188]	@ (800d28c <SystemInit+0xe8>)
 800d1ce:	f043 0307 	orr.w	r3, r3, #7
 800d1d2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800d1d4:	4b2e      	ldr	r3, [pc, #184]	@ (800d290 <SystemInit+0xec>)
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	4a2d      	ldr	r2, [pc, #180]	@ (800d290 <SystemInit+0xec>)
 800d1da:	f043 0301 	orr.w	r3, r3, #1
 800d1de:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800d1e0:	4b2b      	ldr	r3, [pc, #172]	@ (800d290 <SystemInit+0xec>)
 800d1e2:	2200      	movs	r2, #0
 800d1e4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800d1e6:	4b2a      	ldr	r3, [pc, #168]	@ (800d290 <SystemInit+0xec>)
 800d1e8:	681a      	ldr	r2, [r3, #0]
 800d1ea:	4929      	ldr	r1, [pc, #164]	@ (800d290 <SystemInit+0xec>)
 800d1ec:	4b29      	ldr	r3, [pc, #164]	@ (800d294 <SystemInit+0xf0>)
 800d1ee:	4013      	ands	r3, r2
 800d1f0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800d1f2:	4b26      	ldr	r3, [pc, #152]	@ (800d28c <SystemInit+0xe8>)
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	f003 0308 	and.w	r3, r3, #8
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d007      	beq.n	800d20e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800d1fe:	4b23      	ldr	r3, [pc, #140]	@ (800d28c <SystemInit+0xe8>)
 800d200:	681b      	ldr	r3, [r3, #0]
 800d202:	f023 030f 	bic.w	r3, r3, #15
 800d206:	4a21      	ldr	r2, [pc, #132]	@ (800d28c <SystemInit+0xe8>)
 800d208:	f043 0307 	orr.w	r3, r3, #7
 800d20c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800d20e:	4b20      	ldr	r3, [pc, #128]	@ (800d290 <SystemInit+0xec>)
 800d210:	2200      	movs	r2, #0
 800d212:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800d214:	4b1e      	ldr	r3, [pc, #120]	@ (800d290 <SystemInit+0xec>)
 800d216:	2200      	movs	r2, #0
 800d218:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800d21a:	4b1d      	ldr	r3, [pc, #116]	@ (800d290 <SystemInit+0xec>)
 800d21c:	2200      	movs	r2, #0
 800d21e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800d220:	4b1b      	ldr	r3, [pc, #108]	@ (800d290 <SystemInit+0xec>)
 800d222:	4a1d      	ldr	r2, [pc, #116]	@ (800d298 <SystemInit+0xf4>)
 800d224:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800d226:	4b1a      	ldr	r3, [pc, #104]	@ (800d290 <SystemInit+0xec>)
 800d228:	4a1c      	ldr	r2, [pc, #112]	@ (800d29c <SystemInit+0xf8>)
 800d22a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800d22c:	4b18      	ldr	r3, [pc, #96]	@ (800d290 <SystemInit+0xec>)
 800d22e:	4a1c      	ldr	r2, [pc, #112]	@ (800d2a0 <SystemInit+0xfc>)
 800d230:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800d232:	4b17      	ldr	r3, [pc, #92]	@ (800d290 <SystemInit+0xec>)
 800d234:	2200      	movs	r2, #0
 800d236:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800d238:	4b15      	ldr	r3, [pc, #84]	@ (800d290 <SystemInit+0xec>)
 800d23a:	4a19      	ldr	r2, [pc, #100]	@ (800d2a0 <SystemInit+0xfc>)
 800d23c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800d23e:	4b14      	ldr	r3, [pc, #80]	@ (800d290 <SystemInit+0xec>)
 800d240:	2200      	movs	r2, #0
 800d242:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800d244:	4b12      	ldr	r3, [pc, #72]	@ (800d290 <SystemInit+0xec>)
 800d246:	4a16      	ldr	r2, [pc, #88]	@ (800d2a0 <SystemInit+0xfc>)
 800d248:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800d24a:	4b11      	ldr	r3, [pc, #68]	@ (800d290 <SystemInit+0xec>)
 800d24c:	2200      	movs	r2, #0
 800d24e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800d250:	4b0f      	ldr	r3, [pc, #60]	@ (800d290 <SystemInit+0xec>)
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	4a0e      	ldr	r2, [pc, #56]	@ (800d290 <SystemInit+0xec>)
 800d256:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d25a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800d25c:	4b0c      	ldr	r3, [pc, #48]	@ (800d290 <SystemInit+0xec>)
 800d25e:	2200      	movs	r2, #0
 800d260:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800d262:	4b10      	ldr	r3, [pc, #64]	@ (800d2a4 <SystemInit+0x100>)
 800d264:	681a      	ldr	r2, [r3, #0]
 800d266:	4b10      	ldr	r3, [pc, #64]	@ (800d2a8 <SystemInit+0x104>)
 800d268:	4013      	ands	r3, r2
 800d26a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d26e:	d202      	bcs.n	800d276 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800d270:	4b0e      	ldr	r3, [pc, #56]	@ (800d2ac <SystemInit+0x108>)
 800d272:	2201      	movs	r2, #1
 800d274:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800d276:	4b0e      	ldr	r3, [pc, #56]	@ (800d2b0 <SystemInit+0x10c>)
 800d278:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800d27c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800d27e:	bf00      	nop
 800d280:	46bd      	mov	sp, r7
 800d282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d286:	4770      	bx	lr
 800d288:	e000ed00 	.word	0xe000ed00
 800d28c:	52002000 	.word	0x52002000
 800d290:	58024400 	.word	0x58024400
 800d294:	eaf6ed7f 	.word	0xeaf6ed7f
 800d298:	02020200 	.word	0x02020200
 800d29c:	01ff0000 	.word	0x01ff0000
 800d2a0:	01010280 	.word	0x01010280
 800d2a4:	5c001000 	.word	0x5c001000
 800d2a8:	ffff0000 	.word	0xffff0000
 800d2ac:	51008108 	.word	0x51008108
 800d2b0:	52004000 	.word	0x52004000

0800d2b4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800d2b4:	b580      	push	{r7, lr}
 800d2b6:	b088      	sub	sp, #32
 800d2b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800d2ba:	f107 0310 	add.w	r3, r7, #16
 800d2be:	2200      	movs	r2, #0
 800d2c0:	601a      	str	r2, [r3, #0]
 800d2c2:	605a      	str	r2, [r3, #4]
 800d2c4:	609a      	str	r2, [r3, #8]
 800d2c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800d2c8:	1d3b      	adds	r3, r7, #4
 800d2ca:	2200      	movs	r2, #0
 800d2cc:	601a      	str	r2, [r3, #0]
 800d2ce:	605a      	str	r2, [r3, #4]
 800d2d0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800d2d2:	4b1e      	ldr	r3, [pc, #120]	@ (800d34c <MX_TIM2_Init+0x98>)
 800d2d4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800d2d8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 240-1;
 800d2da:	4b1c      	ldr	r3, [pc, #112]	@ (800d34c <MX_TIM2_Init+0x98>)
 800d2dc:	22ef      	movs	r2, #239	@ 0xef
 800d2de:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d2e0:	4b1a      	ldr	r3, [pc, #104]	@ (800d34c <MX_TIM2_Init+0x98>)
 800d2e2:	2200      	movs	r2, #0
 800d2e4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 800d2e6:	4b19      	ldr	r3, [pc, #100]	@ (800d34c <MX_TIM2_Init+0x98>)
 800d2e8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800d2ec:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800d2ee:	4b17      	ldr	r3, [pc, #92]	@ (800d34c <MX_TIM2_Init+0x98>)
 800d2f0:	2200      	movs	r2, #0
 800d2f2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800d2f4:	4b15      	ldr	r3, [pc, #84]	@ (800d34c <MX_TIM2_Init+0x98>)
 800d2f6:	2280      	movs	r2, #128	@ 0x80
 800d2f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800d2fa:	4814      	ldr	r0, [pc, #80]	@ (800d34c <MX_TIM2_Init+0x98>)
 800d2fc:	f00c ffdb 	bl	801a2b6 <HAL_TIM_Base_Init>
 800d300:	4603      	mov	r3, r0
 800d302:	2b00      	cmp	r3, #0
 800d304:	d001      	beq.n	800d30a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800d306:	f7ff fa81 	bl	800c80c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800d30a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800d30e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800d310:	f107 0310 	add.w	r3, r7, #16
 800d314:	4619      	mov	r1, r3
 800d316:	480d      	ldr	r0, [pc, #52]	@ (800d34c <MX_TIM2_Init+0x98>)
 800d318:	f00d f9d2 	bl	801a6c0 <HAL_TIM_ConfigClockSource>
 800d31c:	4603      	mov	r3, r0
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d001      	beq.n	800d326 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800d322:	f7ff fa73 	bl	800c80c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d326:	2300      	movs	r3, #0
 800d328:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d32a:	2300      	movs	r3, #0
 800d32c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800d32e:	1d3b      	adds	r3, r7, #4
 800d330:	4619      	mov	r1, r3
 800d332:	4806      	ldr	r0, [pc, #24]	@ (800d34c <MX_TIM2_Init+0x98>)
 800d334:	f00d fc14 	bl	801ab60 <HAL_TIMEx_MasterConfigSynchronization>
 800d338:	4603      	mov	r3, r0
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d001      	beq.n	800d342 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800d33e:	f7ff fa65 	bl	800c80c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800d342:	bf00      	nop
 800d344:	3720      	adds	r7, #32
 800d346:	46bd      	mov	sp, r7
 800d348:	bd80      	pop	{r7, pc}
 800d34a:	bf00      	nop
 800d34c:	24029360 	.word	0x24029360

0800d350 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800d350:	b580      	push	{r7, lr}
 800d352:	b088      	sub	sp, #32
 800d354:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800d356:	f107 0310 	add.w	r3, r7, #16
 800d35a:	2200      	movs	r2, #0
 800d35c:	601a      	str	r2, [r3, #0]
 800d35e:	605a      	str	r2, [r3, #4]
 800d360:	609a      	str	r2, [r3, #8]
 800d362:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800d364:	1d3b      	adds	r3, r7, #4
 800d366:	2200      	movs	r2, #0
 800d368:	601a      	str	r2, [r3, #0]
 800d36a:	605a      	str	r2, [r3, #4]
 800d36c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800d36e:	4b1d      	ldr	r3, [pc, #116]	@ (800d3e4 <MX_TIM3_Init+0x94>)
 800d370:	4a1d      	ldr	r2, [pc, #116]	@ (800d3e8 <MX_TIM3_Init+0x98>)
 800d372:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 240-1;
 800d374:	4b1b      	ldr	r3, [pc, #108]	@ (800d3e4 <MX_TIM3_Init+0x94>)
 800d376:	22ef      	movs	r2, #239	@ 0xef
 800d378:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d37a:	4b1a      	ldr	r3, [pc, #104]	@ (800d3e4 <MX_TIM3_Init+0x94>)
 800d37c:	2200      	movs	r2, #0
 800d37e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 800d380:	4b18      	ldr	r3, [pc, #96]	@ (800d3e4 <MX_TIM3_Init+0x94>)
 800d382:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800d386:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800d388:	4b16      	ldr	r3, [pc, #88]	@ (800d3e4 <MX_TIM3_Init+0x94>)
 800d38a:	2200      	movs	r2, #0
 800d38c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800d38e:	4b15      	ldr	r3, [pc, #84]	@ (800d3e4 <MX_TIM3_Init+0x94>)
 800d390:	2280      	movs	r2, #128	@ 0x80
 800d392:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800d394:	4813      	ldr	r0, [pc, #76]	@ (800d3e4 <MX_TIM3_Init+0x94>)
 800d396:	f00c ff8e 	bl	801a2b6 <HAL_TIM_Base_Init>
 800d39a:	4603      	mov	r3, r0
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d001      	beq.n	800d3a4 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800d3a0:	f7ff fa34 	bl	800c80c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800d3a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800d3a8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800d3aa:	f107 0310 	add.w	r3, r7, #16
 800d3ae:	4619      	mov	r1, r3
 800d3b0:	480c      	ldr	r0, [pc, #48]	@ (800d3e4 <MX_TIM3_Init+0x94>)
 800d3b2:	f00d f985 	bl	801a6c0 <HAL_TIM_ConfigClockSource>
 800d3b6:	4603      	mov	r3, r0
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d001      	beq.n	800d3c0 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800d3bc:	f7ff fa26 	bl	800c80c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d3c0:	2300      	movs	r3, #0
 800d3c2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d3c4:	2300      	movs	r3, #0
 800d3c6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800d3c8:	1d3b      	adds	r3, r7, #4
 800d3ca:	4619      	mov	r1, r3
 800d3cc:	4805      	ldr	r0, [pc, #20]	@ (800d3e4 <MX_TIM3_Init+0x94>)
 800d3ce:	f00d fbc7 	bl	801ab60 <HAL_TIMEx_MasterConfigSynchronization>
 800d3d2:	4603      	mov	r3, r0
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d001      	beq.n	800d3dc <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800d3d8:	f7ff fa18 	bl	800c80c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800d3dc:	bf00      	nop
 800d3de:	3720      	adds	r7, #32
 800d3e0:	46bd      	mov	sp, r7
 800d3e2:	bd80      	pop	{r7, pc}
 800d3e4:	240293ac 	.word	0x240293ac
 800d3e8:	40000400 	.word	0x40000400

0800d3ec <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800d3ec:	b580      	push	{r7, lr}
 800d3ee:	b084      	sub	sp, #16
 800d3f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800d3f2:	1d3b      	adds	r3, r7, #4
 800d3f4:	2200      	movs	r2, #0
 800d3f6:	601a      	str	r2, [r3, #0]
 800d3f8:	605a      	str	r2, [r3, #4]
 800d3fa:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800d3fc:	4b14      	ldr	r3, [pc, #80]	@ (800d450 <MX_TIM6_Init+0x64>)
 800d3fe:	4a15      	ldr	r2, [pc, #84]	@ (800d454 <MX_TIM6_Init+0x68>)
 800d400:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 240-1;
 800d402:	4b13      	ldr	r3, [pc, #76]	@ (800d450 <MX_TIM6_Init+0x64>)
 800d404:	22ef      	movs	r2, #239	@ 0xef
 800d406:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d408:	4b11      	ldr	r3, [pc, #68]	@ (800d450 <MX_TIM6_Init+0x64>)
 800d40a:	2200      	movs	r2, #0
 800d40c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 800d40e:	4b10      	ldr	r3, [pc, #64]	@ (800d450 <MX_TIM6_Init+0x64>)
 800d410:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800d414:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800d416:	4b0e      	ldr	r3, [pc, #56]	@ (800d450 <MX_TIM6_Init+0x64>)
 800d418:	2280      	movs	r2, #128	@ 0x80
 800d41a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800d41c:	480c      	ldr	r0, [pc, #48]	@ (800d450 <MX_TIM6_Init+0x64>)
 800d41e:	f00c ff4a 	bl	801a2b6 <HAL_TIM_Base_Init>
 800d422:	4603      	mov	r3, r0
 800d424:	2b00      	cmp	r3, #0
 800d426:	d001      	beq.n	800d42c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800d428:	f7ff f9f0 	bl	800c80c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d42c:	2300      	movs	r3, #0
 800d42e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d430:	2300      	movs	r3, #0
 800d432:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800d434:	1d3b      	adds	r3, r7, #4
 800d436:	4619      	mov	r1, r3
 800d438:	4805      	ldr	r0, [pc, #20]	@ (800d450 <MX_TIM6_Init+0x64>)
 800d43a:	f00d fb91 	bl	801ab60 <HAL_TIMEx_MasterConfigSynchronization>
 800d43e:	4603      	mov	r3, r0
 800d440:	2b00      	cmp	r3, #0
 800d442:	d001      	beq.n	800d448 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800d444:	f7ff f9e2 	bl	800c80c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800d448:	bf00      	nop
 800d44a:	3710      	adds	r7, #16
 800d44c:	46bd      	mov	sp, r7
 800d44e:	bd80      	pop	{r7, pc}
 800d450:	240293f8 	.word	0x240293f8
 800d454:	40001000 	.word	0x40001000

0800d458 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800d458:	b580      	push	{r7, lr}
 800d45a:	b086      	sub	sp, #24
 800d45c:	af00      	add	r7, sp, #0
 800d45e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d468:	d117      	bne.n	800d49a <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800d46a:	4b2a      	ldr	r3, [pc, #168]	@ (800d514 <HAL_TIM_Base_MspInit+0xbc>)
 800d46c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800d470:	4a28      	ldr	r2, [pc, #160]	@ (800d514 <HAL_TIM_Base_MspInit+0xbc>)
 800d472:	f043 0301 	orr.w	r3, r3, #1
 800d476:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800d47a:	4b26      	ldr	r3, [pc, #152]	@ (800d514 <HAL_TIM_Base_MspInit+0xbc>)
 800d47c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800d480:	f003 0301 	and.w	r3, r3, #1
 800d484:	617b      	str	r3, [r7, #20]
 800d486:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 800d488:	2200      	movs	r2, #0
 800d48a:	2102      	movs	r1, #2
 800d48c:	201c      	movs	r0, #28
 800d48e:	f001 ff62 	bl	800f356 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800d492:	201c      	movs	r0, #28
 800d494:	f001 ff79 	bl	800f38a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 800d498:	e038      	b.n	800d50c <HAL_TIM_Base_MspInit+0xb4>
  else if(tim_baseHandle->Instance==TIM3)
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	4a1e      	ldr	r2, [pc, #120]	@ (800d518 <HAL_TIM_Base_MspInit+0xc0>)
 800d4a0:	4293      	cmp	r3, r2
 800d4a2:	d117      	bne.n	800d4d4 <HAL_TIM_Base_MspInit+0x7c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800d4a4:	4b1b      	ldr	r3, [pc, #108]	@ (800d514 <HAL_TIM_Base_MspInit+0xbc>)
 800d4a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800d4aa:	4a1a      	ldr	r2, [pc, #104]	@ (800d514 <HAL_TIM_Base_MspInit+0xbc>)
 800d4ac:	f043 0302 	orr.w	r3, r3, #2
 800d4b0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800d4b4:	4b17      	ldr	r3, [pc, #92]	@ (800d514 <HAL_TIM_Base_MspInit+0xbc>)
 800d4b6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800d4ba:	f003 0302 	and.w	r3, r3, #2
 800d4be:	613b      	str	r3, [r7, #16]
 800d4c0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 4, 0);
 800d4c2:	2200      	movs	r2, #0
 800d4c4:	2104      	movs	r1, #4
 800d4c6:	201d      	movs	r0, #29
 800d4c8:	f001 ff45 	bl	800f356 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800d4cc:	201d      	movs	r0, #29
 800d4ce:	f001 ff5c 	bl	800f38a <HAL_NVIC_EnableIRQ>
}
 800d4d2:	e01b      	b.n	800d50c <HAL_TIM_Base_MspInit+0xb4>
  else if(tim_baseHandle->Instance==TIM6)
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	4a10      	ldr	r2, [pc, #64]	@ (800d51c <HAL_TIM_Base_MspInit+0xc4>)
 800d4da:	4293      	cmp	r3, r2
 800d4dc:	d116      	bne.n	800d50c <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800d4de:	4b0d      	ldr	r3, [pc, #52]	@ (800d514 <HAL_TIM_Base_MspInit+0xbc>)
 800d4e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800d4e4:	4a0b      	ldr	r2, [pc, #44]	@ (800d514 <HAL_TIM_Base_MspInit+0xbc>)
 800d4e6:	f043 0310 	orr.w	r3, r3, #16
 800d4ea:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800d4ee:	4b09      	ldr	r3, [pc, #36]	@ (800d514 <HAL_TIM_Base_MspInit+0xbc>)
 800d4f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800d4f4:	f003 0310 	and.w	r3, r3, #16
 800d4f8:	60fb      	str	r3, [r7, #12]
 800d4fa:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 4, 0);
 800d4fc:	2200      	movs	r2, #0
 800d4fe:	2104      	movs	r1, #4
 800d500:	2036      	movs	r0, #54	@ 0x36
 800d502:	f001 ff28 	bl	800f356 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800d506:	2036      	movs	r0, #54	@ 0x36
 800d508:	f001 ff3f 	bl	800f38a <HAL_NVIC_EnableIRQ>
}
 800d50c:	bf00      	nop
 800d50e:	3718      	adds	r7, #24
 800d510:	46bd      	mov	sp, r7
 800d512:	bd80      	pop	{r7, pc}
 800d514:	58024400 	.word	0x58024400
 800d518:	40000400 	.word	0x40000400
 800d51c:	40001000 	.word	0x40001000

0800d520 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800d520:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800d558 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800d524:	f7ff fe3e 	bl	800d1a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800d528:	480c      	ldr	r0, [pc, #48]	@ (800d55c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800d52a:	490d      	ldr	r1, [pc, #52]	@ (800d560 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800d52c:	4a0d      	ldr	r2, [pc, #52]	@ (800d564 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800d52e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800d530:	e002      	b.n	800d538 <LoopCopyDataInit>

0800d532 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800d532:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800d534:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800d536:	3304      	adds	r3, #4

0800d538 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800d538:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800d53a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800d53c:	d3f9      	bcc.n	800d532 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800d53e:	4a0a      	ldr	r2, [pc, #40]	@ (800d568 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800d540:	4c0a      	ldr	r4, [pc, #40]	@ (800d56c <LoopFillZerobss+0x22>)
  movs r3, #0
 800d542:	2300      	movs	r3, #0
  b LoopFillZerobss
 800d544:	e001      	b.n	800d54a <LoopFillZerobss>

0800d546 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800d546:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800d548:	3204      	adds	r2, #4

0800d54a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800d54a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800d54c:	d3fb      	bcc.n	800d546 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800d54e:	f012 faa5 	bl	801fa9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800d552:	f7fe ff8d 	bl	800c470 <main>
  bx  lr
 800d556:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800d558:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800d55c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800d560:	240004b0 	.word	0x240004b0
  ldr r2, =_sidata
 800d564:	08023a48 	.word	0x08023a48
  ldr r2, =_sbss
 800d568:	240004b0 	.word	0x240004b0
  ldr r4, =_ebss
 800d56c:	2402b178 	.word	0x2402b178

0800d570 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800d570:	e7fe      	b.n	800d570 <ADC3_IRQHandler>
	...

0800d574 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800d574:	b580      	push	{r7, lr}
 800d576:	b082      	sub	sp, #8
 800d578:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800d57a:	2003      	movs	r0, #3
 800d57c:	f001 fee0 	bl	800f340 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800d580:	f008 fc4c 	bl	8015e1c <HAL_RCC_GetSysClockFreq>
 800d584:	4602      	mov	r2, r0
 800d586:	4b15      	ldr	r3, [pc, #84]	@ (800d5dc <HAL_Init+0x68>)
 800d588:	699b      	ldr	r3, [r3, #24]
 800d58a:	0a1b      	lsrs	r3, r3, #8
 800d58c:	f003 030f 	and.w	r3, r3, #15
 800d590:	4913      	ldr	r1, [pc, #76]	@ (800d5e0 <HAL_Init+0x6c>)
 800d592:	5ccb      	ldrb	r3, [r1, r3]
 800d594:	f003 031f 	and.w	r3, r3, #31
 800d598:	fa22 f303 	lsr.w	r3, r2, r3
 800d59c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800d59e:	4b0f      	ldr	r3, [pc, #60]	@ (800d5dc <HAL_Init+0x68>)
 800d5a0:	699b      	ldr	r3, [r3, #24]
 800d5a2:	f003 030f 	and.w	r3, r3, #15
 800d5a6:	4a0e      	ldr	r2, [pc, #56]	@ (800d5e0 <HAL_Init+0x6c>)
 800d5a8:	5cd3      	ldrb	r3, [r2, r3]
 800d5aa:	f003 031f 	and.w	r3, r3, #31
 800d5ae:	687a      	ldr	r2, [r7, #4]
 800d5b0:	fa22 f303 	lsr.w	r3, r2, r3
 800d5b4:	4a0b      	ldr	r2, [pc, #44]	@ (800d5e4 <HAL_Init+0x70>)
 800d5b6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800d5b8:	4a0b      	ldr	r2, [pc, #44]	@ (800d5e8 <HAL_Init+0x74>)
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800d5be:	200f      	movs	r0, #15
 800d5c0:	f000 f814 	bl	800d5ec <HAL_InitTick>
 800d5c4:	4603      	mov	r3, r0
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	d001      	beq.n	800d5ce <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800d5ca:	2301      	movs	r3, #1
 800d5cc:	e002      	b.n	800d5d4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800d5ce:	f7ff fc31 	bl	800ce34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800d5d2:	2300      	movs	r3, #0
}
 800d5d4:	4618      	mov	r0, r3
 800d5d6:	3708      	adds	r7, #8
 800d5d8:	46bd      	mov	sp, r7
 800d5da:	bd80      	pop	{r7, pc}
 800d5dc:	58024400 	.word	0x58024400
 800d5e0:	08022c2c 	.word	0x08022c2c
 800d5e4:	240001e8 	.word	0x240001e8
 800d5e8:	240001e4 	.word	0x240001e4

0800d5ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800d5ec:	b580      	push	{r7, lr}
 800d5ee:	b082      	sub	sp, #8
 800d5f0:	af00      	add	r7, sp, #0
 800d5f2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800d5f4:	4b15      	ldr	r3, [pc, #84]	@ (800d64c <HAL_InitTick+0x60>)
 800d5f6:	781b      	ldrb	r3, [r3, #0]
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d101      	bne.n	800d600 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800d5fc:	2301      	movs	r3, #1
 800d5fe:	e021      	b.n	800d644 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800d600:	4b13      	ldr	r3, [pc, #76]	@ (800d650 <HAL_InitTick+0x64>)
 800d602:	681a      	ldr	r2, [r3, #0]
 800d604:	4b11      	ldr	r3, [pc, #68]	@ (800d64c <HAL_InitTick+0x60>)
 800d606:	781b      	ldrb	r3, [r3, #0]
 800d608:	4619      	mov	r1, r3
 800d60a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800d60e:	fbb3 f3f1 	udiv	r3, r3, r1
 800d612:	fbb2 f3f3 	udiv	r3, r2, r3
 800d616:	4618      	mov	r0, r3
 800d618:	f001 fec5 	bl	800f3a6 <HAL_SYSTICK_Config>
 800d61c:	4603      	mov	r3, r0
 800d61e:	2b00      	cmp	r3, #0
 800d620:	d001      	beq.n	800d626 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800d622:	2301      	movs	r3, #1
 800d624:	e00e      	b.n	800d644 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	2b0f      	cmp	r3, #15
 800d62a:	d80a      	bhi.n	800d642 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800d62c:	2200      	movs	r2, #0
 800d62e:	6879      	ldr	r1, [r7, #4]
 800d630:	f04f 30ff 	mov.w	r0, #4294967295
 800d634:	f001 fe8f 	bl	800f356 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800d638:	4a06      	ldr	r2, [pc, #24]	@ (800d654 <HAL_InitTick+0x68>)
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800d63e:	2300      	movs	r3, #0
 800d640:	e000      	b.n	800d644 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800d642:	2301      	movs	r3, #1
}
 800d644:	4618      	mov	r0, r3
 800d646:	3708      	adds	r7, #8
 800d648:	46bd      	mov	sp, r7
 800d64a:	bd80      	pop	{r7, pc}
 800d64c:	240001f0 	.word	0x240001f0
 800d650:	240001e4 	.word	0x240001e4
 800d654:	240001ec 	.word	0x240001ec

0800d658 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800d658:	b480      	push	{r7}
 800d65a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800d65c:	4b06      	ldr	r3, [pc, #24]	@ (800d678 <HAL_IncTick+0x20>)
 800d65e:	781b      	ldrb	r3, [r3, #0]
 800d660:	461a      	mov	r2, r3
 800d662:	4b06      	ldr	r3, [pc, #24]	@ (800d67c <HAL_IncTick+0x24>)
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	4413      	add	r3, r2
 800d668:	4a04      	ldr	r2, [pc, #16]	@ (800d67c <HAL_IncTick+0x24>)
 800d66a:	6013      	str	r3, [r2, #0]
}
 800d66c:	bf00      	nop
 800d66e:	46bd      	mov	sp, r7
 800d670:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d674:	4770      	bx	lr
 800d676:	bf00      	nop
 800d678:	240001f0 	.word	0x240001f0
 800d67c:	24029444 	.word	0x24029444

0800d680 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800d680:	b480      	push	{r7}
 800d682:	af00      	add	r7, sp, #0
  return uwTick;
 800d684:	4b03      	ldr	r3, [pc, #12]	@ (800d694 <HAL_GetTick+0x14>)
 800d686:	681b      	ldr	r3, [r3, #0]
}
 800d688:	4618      	mov	r0, r3
 800d68a:	46bd      	mov	sp, r7
 800d68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d690:	4770      	bx	lr
 800d692:	bf00      	nop
 800d694:	24029444 	.word	0x24029444

0800d698 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800d698:	b580      	push	{r7, lr}
 800d69a:	b084      	sub	sp, #16
 800d69c:	af00      	add	r7, sp, #0
 800d69e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800d6a0:	f7ff ffee 	bl	800d680 <HAL_GetTick>
 800d6a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800d6aa:	68fb      	ldr	r3, [r7, #12]
 800d6ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6b0:	d005      	beq.n	800d6be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800d6b2:	4b0a      	ldr	r3, [pc, #40]	@ (800d6dc <HAL_Delay+0x44>)
 800d6b4:	781b      	ldrb	r3, [r3, #0]
 800d6b6:	461a      	mov	r2, r3
 800d6b8:	68fb      	ldr	r3, [r7, #12]
 800d6ba:	4413      	add	r3, r2
 800d6bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800d6be:	bf00      	nop
 800d6c0:	f7ff ffde 	bl	800d680 <HAL_GetTick>
 800d6c4:	4602      	mov	r2, r0
 800d6c6:	68bb      	ldr	r3, [r7, #8]
 800d6c8:	1ad3      	subs	r3, r2, r3
 800d6ca:	68fa      	ldr	r2, [r7, #12]
 800d6cc:	429a      	cmp	r2, r3
 800d6ce:	d8f7      	bhi.n	800d6c0 <HAL_Delay+0x28>
  {
  }
}
 800d6d0:	bf00      	nop
 800d6d2:	bf00      	nop
 800d6d4:	3710      	adds	r7, #16
 800d6d6:	46bd      	mov	sp, r7
 800d6d8:	bd80      	pop	{r7, pc}
 800d6da:	bf00      	nop
 800d6dc:	240001f0 	.word	0x240001f0

0800d6e0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800d6e0:	b480      	push	{r7}
 800d6e2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800d6e4:	4b03      	ldr	r3, [pc, #12]	@ (800d6f4 <HAL_GetREVID+0x14>)
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	0c1b      	lsrs	r3, r3, #16
}
 800d6ea:	4618      	mov	r0, r3
 800d6ec:	46bd      	mov	sp, r7
 800d6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6f2:	4770      	bx	lr
 800d6f4:	5c001000 	.word	0x5c001000

0800d6f8 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 800d6f8:	b480      	push	{r7}
 800d6fa:	b083      	sub	sp, #12
 800d6fc:	af00      	add	r7, sp, #0
 800d6fe:	6078      	str	r0, [r7, #4]
 800d700:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 800d702:	4b07      	ldr	r3, [pc, #28]	@ (800d720 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 800d704:	685a      	ldr	r2, [r3, #4]
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	43db      	mvns	r3, r3
 800d70a:	401a      	ands	r2, r3
 800d70c:	4904      	ldr	r1, [pc, #16]	@ (800d720 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 800d70e:	683b      	ldr	r3, [r7, #0]
 800d710:	4313      	orrs	r3, r2
 800d712:	604b      	str	r3, [r1, #4]
}
 800d714:	bf00      	nop
 800d716:	370c      	adds	r7, #12
 800d718:	46bd      	mov	sp, r7
 800d71a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d71e:	4770      	bx	lr
 800d720:	58000400 	.word	0x58000400

0800d724 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800d724:	b480      	push	{r7}
 800d726:	b083      	sub	sp, #12
 800d728:	af00      	add	r7, sp, #0
 800d72a:	6078      	str	r0, [r7, #4]
 800d72c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	689b      	ldr	r3, [r3, #8]
 800d732:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800d736:	683b      	ldr	r3, [r7, #0]
 800d738:	431a      	orrs	r2, r3
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	609a      	str	r2, [r3, #8]
}
 800d73e:	bf00      	nop
 800d740:	370c      	adds	r7, #12
 800d742:	46bd      	mov	sp, r7
 800d744:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d748:	4770      	bx	lr

0800d74a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800d74a:	b480      	push	{r7}
 800d74c:	b083      	sub	sp, #12
 800d74e:	af00      	add	r7, sp, #0
 800d750:	6078      	str	r0, [r7, #4]
 800d752:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	689b      	ldr	r3, [r3, #8]
 800d758:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800d75c:	683b      	ldr	r3, [r7, #0]
 800d75e:	431a      	orrs	r2, r3
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	609a      	str	r2, [r3, #8]
}
 800d764:	bf00      	nop
 800d766:	370c      	adds	r7, #12
 800d768:	46bd      	mov	sp, r7
 800d76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d76e:	4770      	bx	lr

0800d770 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800d770:	b480      	push	{r7}
 800d772:	b083      	sub	sp, #12
 800d774:	af00      	add	r7, sp, #0
 800d776:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	689b      	ldr	r3, [r3, #8]
 800d77c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800d780:	4618      	mov	r0, r3
 800d782:	370c      	adds	r7, #12
 800d784:	46bd      	mov	sp, r7
 800d786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d78a:	4770      	bx	lr

0800d78c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800d78c:	b480      	push	{r7}
 800d78e:	b087      	sub	sp, #28
 800d790:	af00      	add	r7, sp, #0
 800d792:	60f8      	str	r0, [r7, #12]
 800d794:	60b9      	str	r1, [r7, #8]
 800d796:	607a      	str	r2, [r7, #4]
 800d798:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800d79a:	68fb      	ldr	r3, [r7, #12]
 800d79c:	3360      	adds	r3, #96	@ 0x60
 800d79e:	461a      	mov	r2, r3
 800d7a0:	68bb      	ldr	r3, [r7, #8]
 800d7a2:	009b      	lsls	r3, r3, #2
 800d7a4:	4413      	add	r3, r2
 800d7a6:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 800d7a8:	697b      	ldr	r3, [r7, #20]
 800d7aa:	681b      	ldr	r3, [r3, #0]
 800d7ac:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 800d7b6:	683b      	ldr	r3, [r7, #0]
 800d7b8:	430b      	orrs	r3, r1
 800d7ba:	431a      	orrs	r2, r3
 800d7bc:	697b      	ldr	r3, [r7, #20]
 800d7be:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800d7c0:	bf00      	nop
 800d7c2:	371c      	adds	r7, #28
 800d7c4:	46bd      	mov	sp, r7
 800d7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ca:	4770      	bx	lr

0800d7cc <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 800d7cc:	b480      	push	{r7}
 800d7ce:	b085      	sub	sp, #20
 800d7d0:	af00      	add	r7, sp, #0
 800d7d2:	60f8      	str	r0, [r7, #12]
 800d7d4:	60b9      	str	r1, [r7, #8]
 800d7d6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	691b      	ldr	r3, [r3, #16]
 800d7dc:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 800d7e0:	68bb      	ldr	r3, [r7, #8]
 800d7e2:	f003 031f 	and.w	r3, r3, #31
 800d7e6:	6879      	ldr	r1, [r7, #4]
 800d7e8:	fa01 f303 	lsl.w	r3, r1, r3
 800d7ec:	431a      	orrs	r2, r3
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	611a      	str	r2, [r3, #16]
}
 800d7f2:	bf00      	nop
 800d7f4:	3714      	adds	r7, #20
 800d7f6:	46bd      	mov	sp, r7
 800d7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7fc:	4770      	bx	lr

0800d7fe <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 800d7fe:	b480      	push	{r7}
 800d800:	b087      	sub	sp, #28
 800d802:	af00      	add	r7, sp, #0
 800d804:	60f8      	str	r0, [r7, #12]
 800d806:	60b9      	str	r1, [r7, #8]
 800d808:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	3360      	adds	r3, #96	@ 0x60
 800d80e:	461a      	mov	r2, r3
 800d810:	68bb      	ldr	r3, [r7, #8]
 800d812:	009b      	lsls	r3, r3, #2
 800d814:	4413      	add	r3, r2
 800d816:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800d818:	697b      	ldr	r3, [r7, #20]
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	431a      	orrs	r2, r3
 800d824:	697b      	ldr	r3, [r7, #20]
 800d826:	601a      	str	r2, [r3, #0]
  }
}
 800d828:	bf00      	nop
 800d82a:	371c      	adds	r7, #28
 800d82c:	46bd      	mov	sp, r7
 800d82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d832:	4770      	bx	lr

0800d834 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800d834:	b480      	push	{r7}
 800d836:	b083      	sub	sp, #12
 800d838:	af00      	add	r7, sp, #0
 800d83a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	68db      	ldr	r3, [r3, #12]
 800d840:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800d844:	2b00      	cmp	r3, #0
 800d846:	d101      	bne.n	800d84c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800d848:	2301      	movs	r3, #1
 800d84a:	e000      	b.n	800d84e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800d84c:	2300      	movs	r3, #0
}
 800d84e:	4618      	mov	r0, r3
 800d850:	370c      	adds	r7, #12
 800d852:	46bd      	mov	sp, r7
 800d854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d858:	4770      	bx	lr

0800d85a <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800d85a:	b480      	push	{r7}
 800d85c:	b087      	sub	sp, #28
 800d85e:	af00      	add	r7, sp, #0
 800d860:	60f8      	str	r0, [r7, #12]
 800d862:	60b9      	str	r1, [r7, #8]
 800d864:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800d866:	68fb      	ldr	r3, [r7, #12]
 800d868:	3330      	adds	r3, #48	@ 0x30
 800d86a:	461a      	mov	r2, r3
 800d86c:	68bb      	ldr	r3, [r7, #8]
 800d86e:	0a1b      	lsrs	r3, r3, #8
 800d870:	009b      	lsls	r3, r3, #2
 800d872:	f003 030c 	and.w	r3, r3, #12
 800d876:	4413      	add	r3, r2
 800d878:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800d87a:	697b      	ldr	r3, [r7, #20]
 800d87c:	681a      	ldr	r2, [r3, #0]
 800d87e:	68bb      	ldr	r3, [r7, #8]
 800d880:	f003 031f 	and.w	r3, r3, #31
 800d884:	211f      	movs	r1, #31
 800d886:	fa01 f303 	lsl.w	r3, r1, r3
 800d88a:	43db      	mvns	r3, r3
 800d88c:	401a      	ands	r2, r3
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	0e9b      	lsrs	r3, r3, #26
 800d892:	f003 011f 	and.w	r1, r3, #31
 800d896:	68bb      	ldr	r3, [r7, #8]
 800d898:	f003 031f 	and.w	r3, r3, #31
 800d89c:	fa01 f303 	lsl.w	r3, r1, r3
 800d8a0:	431a      	orrs	r2, r3
 800d8a2:	697b      	ldr	r3, [r7, #20]
 800d8a4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800d8a6:	bf00      	nop
 800d8a8:	371c      	adds	r7, #28
 800d8aa:	46bd      	mov	sp, r7
 800d8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8b0:	4770      	bx	lr

0800d8b2 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 800d8b2:	b480      	push	{r7}
 800d8b4:	b083      	sub	sp, #12
 800d8b6:	af00      	add	r7, sp, #0
 800d8b8:	6078      	str	r0, [r7, #4]
 800d8ba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	68db      	ldr	r3, [r3, #12]
 800d8c0:	f023 0203 	bic.w	r2, r3, #3
 800d8c4:	683b      	ldr	r3, [r7, #0]
 800d8c6:	431a      	orrs	r2, r3
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	60da      	str	r2, [r3, #12]
}
 800d8cc:	bf00      	nop
 800d8ce:	370c      	adds	r7, #12
 800d8d0:	46bd      	mov	sp, r7
 800d8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8d6:	4770      	bx	lr

0800d8d8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800d8d8:	b480      	push	{r7}
 800d8da:	b087      	sub	sp, #28
 800d8dc:	af00      	add	r7, sp, #0
 800d8de:	60f8      	str	r0, [r7, #12]
 800d8e0:	60b9      	str	r1, [r7, #8]
 800d8e2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	3314      	adds	r3, #20
 800d8e8:	461a      	mov	r2, r3
 800d8ea:	68bb      	ldr	r3, [r7, #8]
 800d8ec:	0e5b      	lsrs	r3, r3, #25
 800d8ee:	009b      	lsls	r3, r3, #2
 800d8f0:	f003 0304 	and.w	r3, r3, #4
 800d8f4:	4413      	add	r3, r2
 800d8f6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800d8f8:	697b      	ldr	r3, [r7, #20]
 800d8fa:	681a      	ldr	r2, [r3, #0]
 800d8fc:	68bb      	ldr	r3, [r7, #8]
 800d8fe:	0d1b      	lsrs	r3, r3, #20
 800d900:	f003 031f 	and.w	r3, r3, #31
 800d904:	2107      	movs	r1, #7
 800d906:	fa01 f303 	lsl.w	r3, r1, r3
 800d90a:	43db      	mvns	r3, r3
 800d90c:	401a      	ands	r2, r3
 800d90e:	68bb      	ldr	r3, [r7, #8]
 800d910:	0d1b      	lsrs	r3, r3, #20
 800d912:	f003 031f 	and.w	r3, r3, #31
 800d916:	6879      	ldr	r1, [r7, #4]
 800d918:	fa01 f303 	lsl.w	r3, r1, r3
 800d91c:	431a      	orrs	r2, r3
 800d91e:	697b      	ldr	r3, [r7, #20]
 800d920:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800d922:	bf00      	nop
 800d924:	371c      	adds	r7, #28
 800d926:	46bd      	mov	sp, r7
 800d928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d92c:	4770      	bx	lr
	...

0800d930 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800d930:	b480      	push	{r7}
 800d932:	b085      	sub	sp, #20
 800d934:	af00      	add	r7, sp, #0
 800d936:	60f8      	str	r0, [r7, #12]
 800d938:	60b9      	str	r1, [r7, #8]
 800d93a:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800d93c:	68fb      	ldr	r3, [r7, #12]
 800d93e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800d942:	68bb      	ldr	r3, [r7, #8]
 800d944:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d948:	43db      	mvns	r3, r3
 800d94a:	401a      	ands	r2, r3
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	f003 0318 	and.w	r3, r3, #24
 800d952:	4908      	ldr	r1, [pc, #32]	@ (800d974 <LL_ADC_SetChannelSingleDiff+0x44>)
 800d954:	40d9      	lsrs	r1, r3
 800d956:	68bb      	ldr	r3, [r7, #8]
 800d958:	400b      	ands	r3, r1
 800d95a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d95e:	431a      	orrs	r2, r3
 800d960:	68fb      	ldr	r3, [r7, #12]
 800d962:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 800d966:	bf00      	nop
 800d968:	3714      	adds	r7, #20
 800d96a:	46bd      	mov	sp, r7
 800d96c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d970:	4770      	bx	lr
 800d972:	bf00      	nop
 800d974:	000fffff 	.word	0x000fffff

0800d978 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800d978:	b480      	push	{r7}
 800d97a:	b083      	sub	sp, #12
 800d97c:	af00      	add	r7, sp, #0
 800d97e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	689b      	ldr	r3, [r3, #8]
 800d984:	f003 031f 	and.w	r3, r3, #31
}
 800d988:	4618      	mov	r0, r3
 800d98a:	370c      	adds	r7, #12
 800d98c:	46bd      	mov	sp, r7
 800d98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d992:	4770      	bx	lr

0800d994 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800d994:	b480      	push	{r7}
 800d996:	b083      	sub	sp, #12
 800d998:	af00      	add	r7, sp, #0
 800d99a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	689a      	ldr	r2, [r3, #8]
 800d9a0:	4b04      	ldr	r3, [pc, #16]	@ (800d9b4 <LL_ADC_DisableDeepPowerDown+0x20>)
 800d9a2:	4013      	ands	r3, r2
 800d9a4:	687a      	ldr	r2, [r7, #4]
 800d9a6:	6093      	str	r3, [r2, #8]
}
 800d9a8:	bf00      	nop
 800d9aa:	370c      	adds	r7, #12
 800d9ac:	46bd      	mov	sp, r7
 800d9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9b2:	4770      	bx	lr
 800d9b4:	5fffffc0 	.word	0x5fffffc0

0800d9b8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800d9b8:	b480      	push	{r7}
 800d9ba:	b083      	sub	sp, #12
 800d9bc:	af00      	add	r7, sp, #0
 800d9be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	689b      	ldr	r3, [r3, #8]
 800d9c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d9c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d9cc:	d101      	bne.n	800d9d2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800d9ce:	2301      	movs	r3, #1
 800d9d0:	e000      	b.n	800d9d4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800d9d2:	2300      	movs	r3, #0
}
 800d9d4:	4618      	mov	r0, r3
 800d9d6:	370c      	adds	r7, #12
 800d9d8:	46bd      	mov	sp, r7
 800d9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9de:	4770      	bx	lr

0800d9e0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800d9e0:	b480      	push	{r7}
 800d9e2:	b083      	sub	sp, #12
 800d9e4:	af00      	add	r7, sp, #0
 800d9e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	689a      	ldr	r2, [r3, #8]
 800d9ec:	4b05      	ldr	r3, [pc, #20]	@ (800da04 <LL_ADC_EnableInternalRegulator+0x24>)
 800d9ee:	4013      	ands	r3, r2
 800d9f0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800d9f8:	bf00      	nop
 800d9fa:	370c      	adds	r7, #12
 800d9fc:	46bd      	mov	sp, r7
 800d9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da02:	4770      	bx	lr
 800da04:	6fffffc0 	.word	0x6fffffc0

0800da08 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800da08:	b480      	push	{r7}
 800da0a:	b083      	sub	sp, #12
 800da0c:	af00      	add	r7, sp, #0
 800da0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	689b      	ldr	r3, [r3, #8]
 800da14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800da18:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800da1c:	d101      	bne.n	800da22 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800da1e:	2301      	movs	r3, #1
 800da20:	e000      	b.n	800da24 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800da22:	2300      	movs	r3, #0
}
 800da24:	4618      	mov	r0, r3
 800da26:	370c      	adds	r7, #12
 800da28:	46bd      	mov	sp, r7
 800da2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da2e:	4770      	bx	lr

0800da30 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800da30:	b480      	push	{r7}
 800da32:	b083      	sub	sp, #12
 800da34:	af00      	add	r7, sp, #0
 800da36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	689a      	ldr	r2, [r3, #8]
 800da3c:	4b05      	ldr	r3, [pc, #20]	@ (800da54 <LL_ADC_Enable+0x24>)
 800da3e:	4013      	ands	r3, r2
 800da40:	f043 0201 	orr.w	r2, r3, #1
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800da48:	bf00      	nop
 800da4a:	370c      	adds	r7, #12
 800da4c:	46bd      	mov	sp, r7
 800da4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da52:	4770      	bx	lr
 800da54:	7fffffc0 	.word	0x7fffffc0

0800da58 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800da58:	b480      	push	{r7}
 800da5a:	b083      	sub	sp, #12
 800da5c:	af00      	add	r7, sp, #0
 800da5e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	689a      	ldr	r2, [r3, #8]
 800da64:	4b05      	ldr	r3, [pc, #20]	@ (800da7c <LL_ADC_Disable+0x24>)
 800da66:	4013      	ands	r3, r2
 800da68:	f043 0202 	orr.w	r2, r3, #2
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800da70:	bf00      	nop
 800da72:	370c      	adds	r7, #12
 800da74:	46bd      	mov	sp, r7
 800da76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da7a:	4770      	bx	lr
 800da7c:	7fffffc0 	.word	0x7fffffc0

0800da80 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800da80:	b480      	push	{r7}
 800da82:	b083      	sub	sp, #12
 800da84:	af00      	add	r7, sp, #0
 800da86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	689b      	ldr	r3, [r3, #8]
 800da8c:	f003 0301 	and.w	r3, r3, #1
 800da90:	2b01      	cmp	r3, #1
 800da92:	d101      	bne.n	800da98 <LL_ADC_IsEnabled+0x18>
 800da94:	2301      	movs	r3, #1
 800da96:	e000      	b.n	800da9a <LL_ADC_IsEnabled+0x1a>
 800da98:	2300      	movs	r3, #0
}
 800da9a:	4618      	mov	r0, r3
 800da9c:	370c      	adds	r7, #12
 800da9e:	46bd      	mov	sp, r7
 800daa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daa4:	4770      	bx	lr

0800daa6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800daa6:	b480      	push	{r7}
 800daa8:	b083      	sub	sp, #12
 800daaa:	af00      	add	r7, sp, #0
 800daac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	689b      	ldr	r3, [r3, #8]
 800dab2:	f003 0302 	and.w	r3, r3, #2
 800dab6:	2b02      	cmp	r3, #2
 800dab8:	d101      	bne.n	800dabe <LL_ADC_IsDisableOngoing+0x18>
 800daba:	2301      	movs	r3, #1
 800dabc:	e000      	b.n	800dac0 <LL_ADC_IsDisableOngoing+0x1a>
 800dabe:	2300      	movs	r3, #0
}
 800dac0:	4618      	mov	r0, r3
 800dac2:	370c      	adds	r7, #12
 800dac4:	46bd      	mov	sp, r7
 800dac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daca:	4770      	bx	lr

0800dacc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800dacc:	b480      	push	{r7}
 800dace:	b083      	sub	sp, #12
 800dad0:	af00      	add	r7, sp, #0
 800dad2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	689a      	ldr	r2, [r3, #8]
 800dad8:	4b05      	ldr	r3, [pc, #20]	@ (800daf0 <LL_ADC_REG_StartConversion+0x24>)
 800dada:	4013      	ands	r3, r2
 800dadc:	f043 0204 	orr.w	r2, r3, #4
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800dae4:	bf00      	nop
 800dae6:	370c      	adds	r7, #12
 800dae8:	46bd      	mov	sp, r7
 800daea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daee:	4770      	bx	lr
 800daf0:	7fffffc0 	.word	0x7fffffc0

0800daf4 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800daf4:	b480      	push	{r7}
 800daf6:	b083      	sub	sp, #12
 800daf8:	af00      	add	r7, sp, #0
 800dafa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	689a      	ldr	r2, [r3, #8]
 800db00:	4b05      	ldr	r3, [pc, #20]	@ (800db18 <LL_ADC_REG_StopConversion+0x24>)
 800db02:	4013      	ands	r3, r2
 800db04:	f043 0210 	orr.w	r2, r3, #16
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800db0c:	bf00      	nop
 800db0e:	370c      	adds	r7, #12
 800db10:	46bd      	mov	sp, r7
 800db12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db16:	4770      	bx	lr
 800db18:	7fffffc0 	.word	0x7fffffc0

0800db1c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800db1c:	b480      	push	{r7}
 800db1e:	b083      	sub	sp, #12
 800db20:	af00      	add	r7, sp, #0
 800db22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	689b      	ldr	r3, [r3, #8]
 800db28:	f003 0304 	and.w	r3, r3, #4
 800db2c:	2b04      	cmp	r3, #4
 800db2e:	d101      	bne.n	800db34 <LL_ADC_REG_IsConversionOngoing+0x18>
 800db30:	2301      	movs	r3, #1
 800db32:	e000      	b.n	800db36 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800db34:	2300      	movs	r3, #0
}
 800db36:	4618      	mov	r0, r3
 800db38:	370c      	adds	r7, #12
 800db3a:	46bd      	mov	sp, r7
 800db3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db40:	4770      	bx	lr
	...

0800db44 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800db44:	b480      	push	{r7}
 800db46:	b083      	sub	sp, #12
 800db48:	af00      	add	r7, sp, #0
 800db4a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	689a      	ldr	r2, [r3, #8]
 800db50:	4b05      	ldr	r3, [pc, #20]	@ (800db68 <LL_ADC_INJ_StopConversion+0x24>)
 800db52:	4013      	ands	r3, r2
 800db54:	f043 0220 	orr.w	r2, r3, #32
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800db5c:	bf00      	nop
 800db5e:	370c      	adds	r7, #12
 800db60:	46bd      	mov	sp, r7
 800db62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db66:	4770      	bx	lr
 800db68:	7fffffc0 	.word	0x7fffffc0

0800db6c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800db6c:	b480      	push	{r7}
 800db6e:	b083      	sub	sp, #12
 800db70:	af00      	add	r7, sp, #0
 800db72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	689b      	ldr	r3, [r3, #8]
 800db78:	f003 0308 	and.w	r3, r3, #8
 800db7c:	2b08      	cmp	r3, #8
 800db7e:	d101      	bne.n	800db84 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800db80:	2301      	movs	r3, #1
 800db82:	e000      	b.n	800db86 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800db84:	2300      	movs	r3, #0
}
 800db86:	4618      	mov	r0, r3
 800db88:	370c      	adds	r7, #12
 800db8a:	46bd      	mov	sp, r7
 800db8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db90:	4770      	bx	lr
	...

0800db94 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800db94:	b590      	push	{r4, r7, lr}
 800db96:	b089      	sub	sp, #36	@ 0x24
 800db98:	af00      	add	r7, sp, #0
 800db9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800db9c:	2300      	movs	r3, #0
 800db9e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800dba0:	2300      	movs	r3, #0
 800dba2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	d101      	bne.n	800dbae <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800dbaa:	2301      	movs	r3, #1
 800dbac:	e18f      	b.n	800dece <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	68db      	ldr	r3, [r3, #12]
 800dbb2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	d109      	bne.n	800dbd0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800dbbc:	6878      	ldr	r0, [r7, #4]
 800dbbe:	f7fd ff71 	bl	800baa4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	2200      	movs	r2, #0
 800dbc6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	2200      	movs	r2, #0
 800dbcc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	4618      	mov	r0, r3
 800dbd6:	f7ff feef 	bl	800d9b8 <LL_ADC_IsDeepPowerDownEnabled>
 800dbda:	4603      	mov	r3, r0
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d004      	beq.n	800dbea <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	681b      	ldr	r3, [r3, #0]
 800dbe4:	4618      	mov	r0, r3
 800dbe6:	f7ff fed5 	bl	800d994 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	4618      	mov	r0, r3
 800dbf0:	f7ff ff0a 	bl	800da08 <LL_ADC_IsInternalRegulatorEnabled>
 800dbf4:	4603      	mov	r3, r0
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d114      	bne.n	800dc24 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	681b      	ldr	r3, [r3, #0]
 800dbfe:	4618      	mov	r0, r3
 800dc00:	f7ff feee 	bl	800d9e0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800dc04:	4b87      	ldr	r3, [pc, #540]	@ (800de24 <HAL_ADC_Init+0x290>)
 800dc06:	681b      	ldr	r3, [r3, #0]
 800dc08:	099b      	lsrs	r3, r3, #6
 800dc0a:	4a87      	ldr	r2, [pc, #540]	@ (800de28 <HAL_ADC_Init+0x294>)
 800dc0c:	fba2 2303 	umull	r2, r3, r2, r3
 800dc10:	099b      	lsrs	r3, r3, #6
 800dc12:	3301      	adds	r3, #1
 800dc14:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800dc16:	e002      	b.n	800dc1e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 800dc18:	68bb      	ldr	r3, [r7, #8]
 800dc1a:	3b01      	subs	r3, #1
 800dc1c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800dc1e:	68bb      	ldr	r3, [r7, #8]
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d1f9      	bne.n	800dc18 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	681b      	ldr	r3, [r3, #0]
 800dc28:	4618      	mov	r0, r3
 800dc2a:	f7ff feed 	bl	800da08 <LL_ADC_IsInternalRegulatorEnabled>
 800dc2e:	4603      	mov	r3, r0
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d10d      	bne.n	800dc50 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dc38:	f043 0210 	orr.w	r2, r3, #16
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dc44:	f043 0201 	orr.w	r2, r3, #1
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800dc4c:	2301      	movs	r3, #1
 800dc4e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	681b      	ldr	r3, [r3, #0]
 800dc54:	4618      	mov	r0, r3
 800dc56:	f7ff ff61 	bl	800db1c <LL_ADC_REG_IsConversionOngoing>
 800dc5a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dc60:	f003 0310 	and.w	r3, r3, #16
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	f040 8129 	bne.w	800debc <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800dc6a:	697b      	ldr	r3, [r7, #20]
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	f040 8125 	bne.w	800debc <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dc76:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800dc7a:	f043 0202 	orr.w	r2, r3, #2
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	681b      	ldr	r3, [r3, #0]
 800dc86:	4618      	mov	r0, r3
 800dc88:	f7ff fefa 	bl	800da80 <LL_ADC_IsEnabled>
 800dc8c:	4603      	mov	r3, r0
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d136      	bne.n	800dd00 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	4a65      	ldr	r2, [pc, #404]	@ (800de2c <HAL_ADC_Init+0x298>)
 800dc98:	4293      	cmp	r3, r2
 800dc9a:	d004      	beq.n	800dca6 <HAL_ADC_Init+0x112>
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	4a63      	ldr	r2, [pc, #396]	@ (800de30 <HAL_ADC_Init+0x29c>)
 800dca2:	4293      	cmp	r3, r2
 800dca4:	d10e      	bne.n	800dcc4 <HAL_ADC_Init+0x130>
 800dca6:	4861      	ldr	r0, [pc, #388]	@ (800de2c <HAL_ADC_Init+0x298>)
 800dca8:	f7ff feea 	bl	800da80 <LL_ADC_IsEnabled>
 800dcac:	4604      	mov	r4, r0
 800dcae:	4860      	ldr	r0, [pc, #384]	@ (800de30 <HAL_ADC_Init+0x29c>)
 800dcb0:	f7ff fee6 	bl	800da80 <LL_ADC_IsEnabled>
 800dcb4:	4603      	mov	r3, r0
 800dcb6:	4323      	orrs	r3, r4
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	bf0c      	ite	eq
 800dcbc:	2301      	moveq	r3, #1
 800dcbe:	2300      	movne	r3, #0
 800dcc0:	b2db      	uxtb	r3, r3
 800dcc2:	e008      	b.n	800dcd6 <HAL_ADC_Init+0x142>
 800dcc4:	485b      	ldr	r0, [pc, #364]	@ (800de34 <HAL_ADC_Init+0x2a0>)
 800dcc6:	f7ff fedb 	bl	800da80 <LL_ADC_IsEnabled>
 800dcca:	4603      	mov	r3, r0
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	bf0c      	ite	eq
 800dcd0:	2301      	moveq	r3, #1
 800dcd2:	2300      	movne	r3, #0
 800dcd4:	b2db      	uxtb	r3, r3
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d012      	beq.n	800dd00 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	4a53      	ldr	r2, [pc, #332]	@ (800de2c <HAL_ADC_Init+0x298>)
 800dce0:	4293      	cmp	r3, r2
 800dce2:	d004      	beq.n	800dcee <HAL_ADC_Init+0x15a>
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	681b      	ldr	r3, [r3, #0]
 800dce8:	4a51      	ldr	r2, [pc, #324]	@ (800de30 <HAL_ADC_Init+0x29c>)
 800dcea:	4293      	cmp	r3, r2
 800dcec:	d101      	bne.n	800dcf2 <HAL_ADC_Init+0x15e>
 800dcee:	4a52      	ldr	r2, [pc, #328]	@ (800de38 <HAL_ADC_Init+0x2a4>)
 800dcf0:	e000      	b.n	800dcf4 <HAL_ADC_Init+0x160>
 800dcf2:	4a52      	ldr	r2, [pc, #328]	@ (800de3c <HAL_ADC_Init+0x2a8>)
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	685b      	ldr	r3, [r3, #4]
 800dcf8:	4619      	mov	r1, r3
 800dcfa:	4610      	mov	r0, r2
 800dcfc:	f7ff fd12 	bl	800d724 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 800dd00:	f7ff fcee 	bl	800d6e0 <HAL_GetREVID>
 800dd04:	4603      	mov	r3, r0
 800dd06:	f241 0203 	movw	r2, #4099	@ 0x1003
 800dd0a:	4293      	cmp	r3, r2
 800dd0c:	d914      	bls.n	800dd38 <HAL_ADC_Init+0x1a4>
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	689b      	ldr	r3, [r3, #8]
 800dd12:	2b10      	cmp	r3, #16
 800dd14:	d110      	bne.n	800dd38 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	7d5b      	ldrb	r3, [r3, #21]
 800dd1a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800dd20:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800dd26:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	7f1b      	ldrb	r3, [r3, #28]
 800dd2c:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800dd2e:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800dd30:	f043 030c 	orr.w	r3, r3, #12
 800dd34:	61bb      	str	r3, [r7, #24]
 800dd36:	e00d      	b.n	800dd54 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	7d5b      	ldrb	r3, [r3, #21]
 800dd3c:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800dd42:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800dd48:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	7f1b      	ldrb	r3, [r3, #28]
 800dd4e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800dd50:	4313      	orrs	r3, r2
 800dd52:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	7f1b      	ldrb	r3, [r3, #28]
 800dd58:	2b01      	cmp	r3, #1
 800dd5a:	d106      	bne.n	800dd6a <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	6a1b      	ldr	r3, [r3, #32]
 800dd60:	3b01      	subs	r3, #1
 800dd62:	045b      	lsls	r3, r3, #17
 800dd64:	69ba      	ldr	r2, [r7, #24]
 800dd66:	4313      	orrs	r3, r2
 800dd68:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d009      	beq.n	800dd86 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd76:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd7e:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800dd80:	69ba      	ldr	r2, [r7, #24]
 800dd82:	4313      	orrs	r3, r2
 800dd84:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	681b      	ldr	r3, [r3, #0]
 800dd8a:	68da      	ldr	r2, [r3, #12]
 800dd8c:	4b2c      	ldr	r3, [pc, #176]	@ (800de40 <HAL_ADC_Init+0x2ac>)
 800dd8e:	4013      	ands	r3, r2
 800dd90:	687a      	ldr	r2, [r7, #4]
 800dd92:	6812      	ldr	r2, [r2, #0]
 800dd94:	69b9      	ldr	r1, [r7, #24]
 800dd96:	430b      	orrs	r3, r1
 800dd98:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	681b      	ldr	r3, [r3, #0]
 800dd9e:	4618      	mov	r0, r3
 800dda0:	f7ff febc 	bl	800db1c <LL_ADC_REG_IsConversionOngoing>
 800dda4:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	681b      	ldr	r3, [r3, #0]
 800ddaa:	4618      	mov	r0, r3
 800ddac:	f7ff fede 	bl	800db6c <LL_ADC_INJ_IsConversionOngoing>
 800ddb0:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800ddb2:	693b      	ldr	r3, [r7, #16]
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d15f      	bne.n	800de78 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800ddb8:	68fb      	ldr	r3, [r7, #12]
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d15c      	bne.n	800de78 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	7d1b      	ldrb	r3, [r3, #20]
 800ddc2:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 800ddc8:	4313      	orrs	r3, r2
 800ddca:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	681b      	ldr	r3, [r3, #0]
 800ddd0:	68da      	ldr	r2, [r3, #12]
 800ddd2:	4b1c      	ldr	r3, [pc, #112]	@ (800de44 <HAL_ADC_Init+0x2b0>)
 800ddd4:	4013      	ands	r3, r2
 800ddd6:	687a      	ldr	r2, [r7, #4]
 800ddd8:	6812      	ldr	r2, [r2, #0]
 800ddda:	69b9      	ldr	r1, [r7, #24]
 800dddc:	430b      	orrs	r3, r1
 800ddde:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800dde6:	2b01      	cmp	r3, #1
 800dde8:	d130      	bne.n	800de4c <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ddee:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	691a      	ldr	r2, [r3, #16]
 800ddf6:	4b14      	ldr	r3, [pc, #80]	@ (800de48 <HAL_ADC_Init+0x2b4>)
 800ddf8:	4013      	ands	r3, r2
 800ddfa:	687a      	ldr	r2, [r7, #4]
 800ddfc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800ddfe:	3a01      	subs	r2, #1
 800de00:	0411      	lsls	r1, r2, #16
 800de02:	687a      	ldr	r2, [r7, #4]
 800de04:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800de06:	4311      	orrs	r1, r2
 800de08:	687a      	ldr	r2, [r7, #4]
 800de0a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800de0c:	4311      	orrs	r1, r2
 800de0e:	687a      	ldr	r2, [r7, #4]
 800de10:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800de12:	430a      	orrs	r2, r1
 800de14:	431a      	orrs	r2, r3
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	f042 0201 	orr.w	r2, r2, #1
 800de1e:	611a      	str	r2, [r3, #16]
 800de20:	e01c      	b.n	800de5c <HAL_ADC_Init+0x2c8>
 800de22:	bf00      	nop
 800de24:	240001e4 	.word	0x240001e4
 800de28:	053e2d63 	.word	0x053e2d63
 800de2c:	40022000 	.word	0x40022000
 800de30:	40022100 	.word	0x40022100
 800de34:	58026000 	.word	0x58026000
 800de38:	40022300 	.word	0x40022300
 800de3c:	58026300 	.word	0x58026300
 800de40:	fff0c003 	.word	0xfff0c003
 800de44:	ffffbffc 	.word	0xffffbffc
 800de48:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	691a      	ldr	r2, [r3, #16]
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	681b      	ldr	r3, [r3, #0]
 800de56:	f022 0201 	bic.w	r2, r2, #1
 800de5a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	681b      	ldr	r3, [r3, #0]
 800de60:	691b      	ldr	r3, [r3, #16]
 800de62:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	430a      	orrs	r2, r1
 800de70:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 800de72:	6878      	ldr	r0, [r7, #4]
 800de74:	f000 feec 	bl	800ec50 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	68db      	ldr	r3, [r3, #12]
 800de7c:	2b01      	cmp	r3, #1
 800de7e:	d10c      	bne.n	800de9a <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de86:	f023 010f 	bic.w	r1, r3, #15
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	699b      	ldr	r3, [r3, #24]
 800de8e:	1e5a      	subs	r2, r3, #1
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	681b      	ldr	r3, [r3, #0]
 800de94:	430a      	orrs	r2, r1
 800de96:	631a      	str	r2, [r3, #48]	@ 0x30
 800de98:	e007      	b.n	800deaa <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	681b      	ldr	r3, [r3, #0]
 800de9e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	681b      	ldr	r3, [r3, #0]
 800dea4:	f022 020f 	bic.w	r2, r2, #15
 800dea8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800deae:	f023 0303 	bic.w	r3, r3, #3
 800deb2:	f043 0201 	orr.w	r2, r3, #1
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	655a      	str	r2, [r3, #84]	@ 0x54
 800deba:	e007      	b.n	800decc <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dec0:	f043 0210 	orr.w	r2, r3, #16
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800dec8:	2301      	movs	r3, #1
 800deca:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800decc:	7ffb      	ldrb	r3, [r7, #31]
}
 800dece:	4618      	mov	r0, r3
 800ded0:	3724      	adds	r7, #36	@ 0x24
 800ded2:	46bd      	mov	sp, r7
 800ded4:	bd90      	pop	{r4, r7, pc}
 800ded6:	bf00      	nop

0800ded8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800ded8:	b580      	push	{r7, lr}
 800deda:	b086      	sub	sp, #24
 800dedc:	af00      	add	r7, sp, #0
 800dede:	60f8      	str	r0, [r7, #12]
 800dee0:	60b9      	str	r1, [r7, #8]
 800dee2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	681b      	ldr	r3, [r3, #0]
 800dee8:	4a55      	ldr	r2, [pc, #340]	@ (800e040 <HAL_ADC_Start_DMA+0x168>)
 800deea:	4293      	cmp	r3, r2
 800deec:	d004      	beq.n	800def8 <HAL_ADC_Start_DMA+0x20>
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	681b      	ldr	r3, [r3, #0]
 800def2:	4a54      	ldr	r2, [pc, #336]	@ (800e044 <HAL_ADC_Start_DMA+0x16c>)
 800def4:	4293      	cmp	r3, r2
 800def6:	d101      	bne.n	800defc <HAL_ADC_Start_DMA+0x24>
 800def8:	4b53      	ldr	r3, [pc, #332]	@ (800e048 <HAL_ADC_Start_DMA+0x170>)
 800defa:	e000      	b.n	800defe <HAL_ADC_Start_DMA+0x26>
 800defc:	4b53      	ldr	r3, [pc, #332]	@ (800e04c <HAL_ADC_Start_DMA+0x174>)
 800defe:	4618      	mov	r0, r3
 800df00:	f7ff fd3a 	bl	800d978 <LL_ADC_GetMultimode>
 800df04:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800df06:	68fb      	ldr	r3, [r7, #12]
 800df08:	681b      	ldr	r3, [r3, #0]
 800df0a:	4618      	mov	r0, r3
 800df0c:	f7ff fe06 	bl	800db1c <LL_ADC_REG_IsConversionOngoing>
 800df10:	4603      	mov	r3, r0
 800df12:	2b00      	cmp	r3, #0
 800df14:	f040 808c 	bne.w	800e030 <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800df1e:	2b01      	cmp	r3, #1
 800df20:	d101      	bne.n	800df26 <HAL_ADC_Start_DMA+0x4e>
 800df22:	2302      	movs	r3, #2
 800df24:	e087      	b.n	800e036 <HAL_ADC_Start_DMA+0x15e>
 800df26:	68fb      	ldr	r3, [r7, #12]
 800df28:	2201      	movs	r2, #1
 800df2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800df2e:	693b      	ldr	r3, [r7, #16]
 800df30:	2b00      	cmp	r3, #0
 800df32:	d005      	beq.n	800df40 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800df34:	693b      	ldr	r3, [r7, #16]
 800df36:	2b05      	cmp	r3, #5
 800df38:	d002      	beq.n	800df40 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800df3a:	693b      	ldr	r3, [r7, #16]
 800df3c:	2b09      	cmp	r3, #9
 800df3e:	d170      	bne.n	800e022 <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800df40:	68f8      	ldr	r0, [r7, #12]
 800df42:	f000 fd07 	bl	800e954 <ADC_Enable>
 800df46:	4603      	mov	r3, r0
 800df48:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800df4a:	7dfb      	ldrb	r3, [r7, #23]
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d163      	bne.n	800e018 <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800df54:	4b3e      	ldr	r3, [pc, #248]	@ (800e050 <HAL_ADC_Start_DMA+0x178>)
 800df56:	4013      	ands	r3, r2
 800df58:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800df5c:	68fb      	ldr	r3, [r7, #12]
 800df5e:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800df60:	68fb      	ldr	r3, [r7, #12]
 800df62:	681b      	ldr	r3, [r3, #0]
 800df64:	4a37      	ldr	r2, [pc, #220]	@ (800e044 <HAL_ADC_Start_DMA+0x16c>)
 800df66:	4293      	cmp	r3, r2
 800df68:	d002      	beq.n	800df70 <HAL_ADC_Start_DMA+0x98>
 800df6a:	68fb      	ldr	r3, [r7, #12]
 800df6c:	681b      	ldr	r3, [r3, #0]
 800df6e:	e000      	b.n	800df72 <HAL_ADC_Start_DMA+0x9a>
 800df70:	4b33      	ldr	r3, [pc, #204]	@ (800e040 <HAL_ADC_Start_DMA+0x168>)
 800df72:	68fa      	ldr	r2, [r7, #12]
 800df74:	6812      	ldr	r2, [r2, #0]
 800df76:	4293      	cmp	r3, r2
 800df78:	d002      	beq.n	800df80 <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800df7a:	693b      	ldr	r3, [r7, #16]
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d105      	bne.n	800df8c <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800df80:	68fb      	ldr	r3, [r7, #12]
 800df82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800df84:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800df8c:	68fb      	ldr	r3, [r7, #12]
 800df8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800df90:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800df94:	2b00      	cmp	r3, #0
 800df96:	d006      	beq.n	800dfa6 <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800df98:	68fb      	ldr	r3, [r7, #12]
 800df9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800df9c:	f023 0206 	bic.w	r2, r3, #6
 800dfa0:	68fb      	ldr	r3, [r7, #12]
 800dfa2:	659a      	str	r2, [r3, #88]	@ 0x58
 800dfa4:	e002      	b.n	800dfac <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800dfa6:	68fb      	ldr	r3, [r7, #12]
 800dfa8:	2200      	movs	r2, #0
 800dfaa:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800dfac:	68fb      	ldr	r3, [r7, #12]
 800dfae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dfb0:	4a28      	ldr	r2, [pc, #160]	@ (800e054 <HAL_ADC_Start_DMA+0x17c>)
 800dfb2:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dfb8:	4a27      	ldr	r2, [pc, #156]	@ (800e058 <HAL_ADC_Start_DMA+0x180>)
 800dfba:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800dfbc:	68fb      	ldr	r3, [r7, #12]
 800dfbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dfc0:	4a26      	ldr	r2, [pc, #152]	@ (800e05c <HAL_ADC_Start_DMA+0x184>)
 800dfc2:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800dfc4:	68fb      	ldr	r3, [r7, #12]
 800dfc6:	681b      	ldr	r3, [r3, #0]
 800dfc8:	221c      	movs	r2, #28
 800dfca:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800dfcc:	68fb      	ldr	r3, [r7, #12]
 800dfce:	2200      	movs	r2, #0
 800dfd0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800dfd4:	68fb      	ldr	r3, [r7, #12]
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	685a      	ldr	r2, [r3, #4]
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	681b      	ldr	r3, [r3, #0]
 800dfde:	f042 0210 	orr.w	r2, r2, #16
 800dfe2:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 800dfe4:	68fb      	ldr	r3, [r7, #12]
 800dfe6:	681a      	ldr	r2, [r3, #0]
 800dfe8:	68fb      	ldr	r3, [r7, #12]
 800dfea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dfec:	4619      	mov	r1, r3
 800dfee:	4610      	mov	r0, r2
 800dff0:	f7ff fc5f 	bl	800d8b2 <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800dff4:	68fb      	ldr	r3, [r7, #12]
 800dff6:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800dff8:	68fb      	ldr	r3, [r7, #12]
 800dffa:	681b      	ldr	r3, [r3, #0]
 800dffc:	3340      	adds	r3, #64	@ 0x40
 800dffe:	4619      	mov	r1, r3
 800e000:	68ba      	ldr	r2, [r7, #8]
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	f001 fdb0 	bl	800fb68 <HAL_DMA_Start_IT>
 800e008:	4603      	mov	r3, r0
 800e00a:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	681b      	ldr	r3, [r3, #0]
 800e010:	4618      	mov	r0, r3
 800e012:	f7ff fd5b 	bl	800dacc <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800e016:	e00d      	b.n	800e034 <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800e018:	68fb      	ldr	r3, [r7, #12]
 800e01a:	2200      	movs	r2, #0
 800e01c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 800e020:	e008      	b.n	800e034 <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 800e022:	2301      	movs	r3, #1
 800e024:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800e026:	68fb      	ldr	r3, [r7, #12]
 800e028:	2200      	movs	r2, #0
 800e02a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 800e02e:	e001      	b.n	800e034 <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800e030:	2302      	movs	r3, #2
 800e032:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800e034:	7dfb      	ldrb	r3, [r7, #23]
}
 800e036:	4618      	mov	r0, r3
 800e038:	3718      	adds	r7, #24
 800e03a:	46bd      	mov	sp, r7
 800e03c:	bd80      	pop	{r7, pc}
 800e03e:	bf00      	nop
 800e040:	40022000 	.word	0x40022000
 800e044:	40022100 	.word	0x40022100
 800e048:	40022300 	.word	0x40022300
 800e04c:	58026300 	.word	0x58026300
 800e050:	fffff0fe 	.word	0xfffff0fe
 800e054:	0800eb27 	.word	0x0800eb27
 800e058:	0800ebff 	.word	0x0800ebff
 800e05c:	0800ec1b 	.word	0x0800ec1b

0800e060 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 800e060:	b580      	push	{r7, lr}
 800e062:	b084      	sub	sp, #16
 800e064:	af00      	add	r7, sp, #0
 800e066:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800e06e:	2b01      	cmp	r3, #1
 800e070:	d101      	bne.n	800e076 <HAL_ADC_Stop_DMA+0x16>
 800e072:	2302      	movs	r3, #2
 800e074:	e04f      	b.n	800e116 <HAL_ADC_Stop_DMA+0xb6>
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	2201      	movs	r2, #1
 800e07a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800e07e:	2103      	movs	r1, #3
 800e080:	6878      	ldr	r0, [r7, #4]
 800e082:	f000 fbab 	bl	800e7dc <ADC_ConversionStop>
 800e086:	4603      	mov	r3, r0
 800e088:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800e08a:	7bfb      	ldrb	r3, [r7, #15]
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d13d      	bne.n	800e10c <HAL_ADC_Stop_DMA+0xac>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0 | ADC_CFGR_DMNGT_1, 0UL);
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	681b      	ldr	r3, [r3, #0]
 800e094:	68da      	ldr	r2, [r3, #12]
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	681b      	ldr	r3, [r3, #0]
 800e09a:	f022 0203 	bic.w	r2, r2, #3
 800e09e:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e0a4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800e0a8:	b2db      	uxtb	r3, r3
 800e0aa:	2b02      	cmp	r3, #2
 800e0ac:	d10f      	bne.n	800e0ce <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e0b2:	4618      	mov	r0, r3
 800e0b4:	f001 ffc2 	bl	801003c <HAL_DMA_Abort>
 800e0b8:	4603      	mov	r3, r0
 800e0ba:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 800e0bc:	7bfb      	ldrb	r3, [r7, #15]
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d005      	beq.n	800e0ce <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e0c6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	681b      	ldr	r3, [r3, #0]
 800e0d2:	685a      	ldr	r2, [r3, #4]
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	f022 0210 	bic.w	r2, r2, #16
 800e0dc:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 800e0de:	7bfb      	ldrb	r3, [r7, #15]
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	d105      	bne.n	800e0f0 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 800e0e4:	6878      	ldr	r0, [r7, #4]
 800e0e6:	f000 fcbf 	bl	800ea68 <ADC_Disable>
 800e0ea:	4603      	mov	r3, r0
 800e0ec:	73fb      	strb	r3, [r7, #15]
 800e0ee:	e002      	b.n	800e0f6 <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 800e0f0:	6878      	ldr	r0, [r7, #4]
 800e0f2:	f000 fcb9 	bl	800ea68 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800e0f6:	7bfb      	ldrb	r3, [r7, #15]
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	d107      	bne.n	800e10c <HAL_ADC_Stop_DMA+0xac>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e100:	4b07      	ldr	r3, [pc, #28]	@ (800e120 <HAL_ADC_Stop_DMA+0xc0>)
 800e102:	4013      	ands	r3, r2
 800e104:	f043 0201 	orr.w	r2, r3, #1
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	655a      	str	r2, [r3, #84]	@ 0x54
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	2200      	movs	r2, #0
 800e110:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800e114:	7bfb      	ldrb	r3, [r7, #15]
}
 800e116:	4618      	mov	r0, r3
 800e118:	3710      	adds	r7, #16
 800e11a:	46bd      	mov	sp, r7
 800e11c:	bd80      	pop	{r7, pc}
 800e11e:	bf00      	nop
 800e120:	ffffeefe 	.word	0xffffeefe

0800e124 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800e124:	b590      	push	{r4, r7, lr}
 800e126:	b0a1      	sub	sp, #132	@ 0x84
 800e128:	af00      	add	r7, sp, #0
 800e12a:	6078      	str	r0, [r7, #4]
 800e12c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800e12e:	2300      	movs	r3, #0
 800e130:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800e134:	2300      	movs	r3, #0
 800e136:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800e138:	683b      	ldr	r3, [r7, #0]
 800e13a:	68db      	ldr	r3, [r3, #12]
 800e13c:	4a65      	ldr	r2, [pc, #404]	@ (800e2d4 <HAL_ADC_ConfigChannel+0x1b0>)
 800e13e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800e146:	2b01      	cmp	r3, #1
 800e148:	d101      	bne.n	800e14e <HAL_ADC_ConfigChannel+0x2a>
 800e14a:	2302      	movs	r3, #2
 800e14c:	e32e      	b.n	800e7ac <HAL_ADC_ConfigChannel+0x688>
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	2201      	movs	r2, #1
 800e152:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	681b      	ldr	r3, [r3, #0]
 800e15a:	4618      	mov	r0, r3
 800e15c:	f7ff fcde 	bl	800db1c <LL_ADC_REG_IsConversionOngoing>
 800e160:	4603      	mov	r3, r0
 800e162:	2b00      	cmp	r3, #0
 800e164:	f040 8313 	bne.w	800e78e <HAL_ADC_ConfigChannel+0x66a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 800e168:	683b      	ldr	r3, [r7, #0]
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	db2c      	blt.n	800e1ca <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800e170:	683b      	ldr	r3, [r7, #0]
 800e172:	681b      	ldr	r3, [r3, #0]
 800e174:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d108      	bne.n	800e18e <HAL_ADC_ConfigChannel+0x6a>
 800e17c:	683b      	ldr	r3, [r7, #0]
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	0e9b      	lsrs	r3, r3, #26
 800e182:	f003 031f 	and.w	r3, r3, #31
 800e186:	2201      	movs	r2, #1
 800e188:	fa02 f303 	lsl.w	r3, r2, r3
 800e18c:	e016      	b.n	800e1bc <HAL_ADC_ConfigChannel+0x98>
 800e18e:	683b      	ldr	r3, [r7, #0]
 800e190:	681b      	ldr	r3, [r3, #0]
 800e192:	663b      	str	r3, [r7, #96]	@ 0x60
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e194:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e196:	fa93 f3a3 	rbit	r3, r3
 800e19a:	667b      	str	r3, [r7, #100]	@ 0x64
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800e19c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e19e:	65fb      	str	r3, [r7, #92]	@ 0x5c
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800e1a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	d101      	bne.n	800e1aa <HAL_ADC_ConfigChannel+0x86>
  {
    return 32U;
 800e1a6:	2320      	movs	r3, #32
 800e1a8:	e003      	b.n	800e1b2 <HAL_ADC_ConfigChannel+0x8e>
  }
  return __builtin_clz(value);
 800e1aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e1ac:	fab3 f383 	clz	r3, r3
 800e1b0:	b2db      	uxtb	r3, r3
 800e1b2:	f003 031f 	and.w	r3, r3, #31
 800e1b6:	2201      	movs	r2, #1
 800e1b8:	fa02 f303 	lsl.w	r3, r2, r3
 800e1bc:	687a      	ldr	r2, [r7, #4]
 800e1be:	6812      	ldr	r2, [r2, #0]
 800e1c0:	69d1      	ldr	r1, [r2, #28]
 800e1c2:	687a      	ldr	r2, [r7, #4]
 800e1c4:	6812      	ldr	r2, [r2, #0]
 800e1c6:	430b      	orrs	r3, r1
 800e1c8:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	6818      	ldr	r0, [r3, #0]
 800e1ce:	683b      	ldr	r3, [r7, #0]
 800e1d0:	6859      	ldr	r1, [r3, #4]
 800e1d2:	683b      	ldr	r3, [r7, #0]
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	461a      	mov	r2, r3
 800e1d8:	f7ff fb3f 	bl	800d85a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	681b      	ldr	r3, [r3, #0]
 800e1e0:	4618      	mov	r0, r3
 800e1e2:	f7ff fc9b 	bl	800db1c <LL_ADC_REG_IsConversionOngoing>
 800e1e6:	67b8      	str	r0, [r7, #120]	@ 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	681b      	ldr	r3, [r3, #0]
 800e1ec:	4618      	mov	r0, r3
 800e1ee:	f7ff fcbd 	bl	800db6c <LL_ADC_INJ_IsConversionOngoing>
 800e1f2:	6778      	str	r0, [r7, #116]	@ 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800e1f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	f040 80b8 	bne.w	800e36c <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800e1fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	f040 80b4 	bne.w	800e36c <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	6818      	ldr	r0, [r3, #0]
 800e208:	683b      	ldr	r3, [r7, #0]
 800e20a:	6819      	ldr	r1, [r3, #0]
 800e20c:	683b      	ldr	r3, [r7, #0]
 800e20e:	689b      	ldr	r3, [r3, #8]
 800e210:	461a      	mov	r2, r3
 800e212:	f7ff fb61 	bl	800d8d8 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800e216:	4b30      	ldr	r3, [pc, #192]	@ (800e2d8 <HAL_ADC_ConfigChannel+0x1b4>)
 800e218:	681b      	ldr	r3, [r3, #0]
 800e21a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800e21e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e222:	d10b      	bne.n	800e23c <HAL_ADC_ConfigChannel+0x118>
 800e224:	683b      	ldr	r3, [r7, #0]
 800e226:	695a      	ldr	r2, [r3, #20]
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	681b      	ldr	r3, [r3, #0]
 800e22c:	68db      	ldr	r3, [r3, #12]
 800e22e:	089b      	lsrs	r3, r3, #2
 800e230:	f003 0307 	and.w	r3, r3, #7
 800e234:	005b      	lsls	r3, r3, #1
 800e236:	fa02 f303 	lsl.w	r3, r2, r3
 800e23a:	e01d      	b.n	800e278 <HAL_ADC_ConfigChannel+0x154>
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	681b      	ldr	r3, [r3, #0]
 800e240:	68db      	ldr	r3, [r3, #12]
 800e242:	f003 0310 	and.w	r3, r3, #16
 800e246:	2b00      	cmp	r3, #0
 800e248:	d10b      	bne.n	800e262 <HAL_ADC_ConfigChannel+0x13e>
 800e24a:	683b      	ldr	r3, [r7, #0]
 800e24c:	695a      	ldr	r2, [r3, #20]
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	681b      	ldr	r3, [r3, #0]
 800e252:	68db      	ldr	r3, [r3, #12]
 800e254:	089b      	lsrs	r3, r3, #2
 800e256:	f003 0307 	and.w	r3, r3, #7
 800e25a:	005b      	lsls	r3, r3, #1
 800e25c:	fa02 f303 	lsl.w	r3, r2, r3
 800e260:	e00a      	b.n	800e278 <HAL_ADC_ConfigChannel+0x154>
 800e262:	683b      	ldr	r3, [r7, #0]
 800e264:	695a      	ldr	r2, [r3, #20]
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	681b      	ldr	r3, [r3, #0]
 800e26a:	68db      	ldr	r3, [r3, #12]
 800e26c:	089b      	lsrs	r3, r3, #2
 800e26e:	f003 0304 	and.w	r3, r3, #4
 800e272:	005b      	lsls	r3, r3, #1
 800e274:	fa02 f303 	lsl.w	r3, r2, r3
 800e278:	673b      	str	r3, [r7, #112]	@ 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800e27a:	683b      	ldr	r3, [r7, #0]
 800e27c:	691b      	ldr	r3, [r3, #16]
 800e27e:	2b04      	cmp	r3, #4
 800e280:	d02c      	beq.n	800e2dc <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	6818      	ldr	r0, [r3, #0]
 800e286:	683b      	ldr	r3, [r7, #0]
 800e288:	6919      	ldr	r1, [r3, #16]
 800e28a:	683b      	ldr	r3, [r7, #0]
 800e28c:	681a      	ldr	r2, [r3, #0]
 800e28e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e290:	f7ff fa7c 	bl	800d78c <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	6818      	ldr	r0, [r3, #0]
 800e298:	683b      	ldr	r3, [r7, #0]
 800e29a:	6919      	ldr	r1, [r3, #16]
 800e29c:	683b      	ldr	r3, [r7, #0]
 800e29e:	7e5b      	ldrb	r3, [r3, #25]
 800e2a0:	2b01      	cmp	r3, #1
 800e2a2:	d102      	bne.n	800e2aa <HAL_ADC_ConfigChannel+0x186>
 800e2a4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e2a8:	e000      	b.n	800e2ac <HAL_ADC_ConfigChannel+0x188>
 800e2aa:	2300      	movs	r3, #0
 800e2ac:	461a      	mov	r2, r3
 800e2ae:	f7ff faa6 	bl	800d7fe <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	6818      	ldr	r0, [r3, #0]
 800e2b6:	683b      	ldr	r3, [r7, #0]
 800e2b8:	6919      	ldr	r1, [r3, #16]
 800e2ba:	683b      	ldr	r3, [r7, #0]
 800e2bc:	7e1b      	ldrb	r3, [r3, #24]
 800e2be:	2b01      	cmp	r3, #1
 800e2c0:	d102      	bne.n	800e2c8 <HAL_ADC_ConfigChannel+0x1a4>
 800e2c2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e2c6:	e000      	b.n	800e2ca <HAL_ADC_ConfigChannel+0x1a6>
 800e2c8:	2300      	movs	r3, #0
 800e2ca:	461a      	mov	r2, r3
 800e2cc:	f7ff fa7e 	bl	800d7cc <LL_ADC_SetDataRightShift>
 800e2d0:	e04c      	b.n	800e36c <HAL_ADC_ConfigChannel+0x248>
 800e2d2:	bf00      	nop
 800e2d4:	47ff0000 	.word	0x47ff0000
 800e2d8:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	681b      	ldr	r3, [r3, #0]
 800e2e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e2e2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800e2e6:	683b      	ldr	r3, [r7, #0]
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	069b      	lsls	r3, r3, #26
 800e2ec:	429a      	cmp	r2, r3
 800e2ee:	d107      	bne.n	800e300 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	681b      	ldr	r3, [r3, #0]
 800e2f4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800e2fe:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	681b      	ldr	r3, [r3, #0]
 800e304:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e306:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800e30a:	683b      	ldr	r3, [r7, #0]
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	069b      	lsls	r3, r3, #26
 800e310:	429a      	cmp	r2, r3
 800e312:	d107      	bne.n	800e324 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	681b      	ldr	r3, [r3, #0]
 800e318:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	681b      	ldr	r3, [r3, #0]
 800e31e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800e322:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	681b      	ldr	r3, [r3, #0]
 800e328:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e32a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800e32e:	683b      	ldr	r3, [r7, #0]
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	069b      	lsls	r3, r3, #26
 800e334:	429a      	cmp	r2, r3
 800e336:	d107      	bne.n	800e348 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	681b      	ldr	r3, [r3, #0]
 800e33c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	681b      	ldr	r3, [r3, #0]
 800e342:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800e346:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	681b      	ldr	r3, [r3, #0]
 800e34c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e34e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800e352:	683b      	ldr	r3, [r7, #0]
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	069b      	lsls	r3, r3, #26
 800e358:	429a      	cmp	r2, r3
 800e35a:	d107      	bne.n	800e36c <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	681b      	ldr	r3, [r3, #0]
 800e360:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800e36a:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	681b      	ldr	r3, [r3, #0]
 800e370:	4618      	mov	r0, r3
 800e372:	f7ff fb85 	bl	800da80 <LL_ADC_IsEnabled>
 800e376:	4603      	mov	r3, r0
 800e378:	2b00      	cmp	r3, #0
 800e37a:	f040 8211 	bne.w	800e7a0 <HAL_ADC_ConfigChannel+0x67c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	6818      	ldr	r0, [r3, #0]
 800e382:	683b      	ldr	r3, [r7, #0]
 800e384:	6819      	ldr	r1, [r3, #0]
 800e386:	683b      	ldr	r3, [r7, #0]
 800e388:	68db      	ldr	r3, [r3, #12]
 800e38a:	461a      	mov	r2, r3
 800e38c:	f7ff fad0 	bl	800d930 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800e390:	683b      	ldr	r3, [r7, #0]
 800e392:	68db      	ldr	r3, [r3, #12]
 800e394:	4aa1      	ldr	r2, [pc, #644]	@ (800e61c <HAL_ADC_ConfigChannel+0x4f8>)
 800e396:	4293      	cmp	r3, r2
 800e398:	f040 812e 	bne.w	800e5f8 <HAL_ADC_ConfigChannel+0x4d4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800e3a0:	683b      	ldr	r3, [r7, #0]
 800e3a2:	681b      	ldr	r3, [r3, #0]
 800e3a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d10b      	bne.n	800e3c4 <HAL_ADC_ConfigChannel+0x2a0>
 800e3ac:	683b      	ldr	r3, [r7, #0]
 800e3ae:	681b      	ldr	r3, [r3, #0]
 800e3b0:	0e9b      	lsrs	r3, r3, #26
 800e3b2:	3301      	adds	r3, #1
 800e3b4:	f003 031f 	and.w	r3, r3, #31
 800e3b8:	2b09      	cmp	r3, #9
 800e3ba:	bf94      	ite	ls
 800e3bc:	2301      	movls	r3, #1
 800e3be:	2300      	movhi	r3, #0
 800e3c0:	b2db      	uxtb	r3, r3
 800e3c2:	e019      	b.n	800e3f8 <HAL_ADC_ConfigChannel+0x2d4>
 800e3c4:	683b      	ldr	r3, [r7, #0]
 800e3c6:	681b      	ldr	r3, [r3, #0]
 800e3c8:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e3ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e3cc:	fa93 f3a3 	rbit	r3, r3
 800e3d0:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800e3d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e3d4:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800e3d6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	d101      	bne.n	800e3e0 <HAL_ADC_ConfigChannel+0x2bc>
    return 32U;
 800e3dc:	2320      	movs	r3, #32
 800e3de:	e003      	b.n	800e3e8 <HAL_ADC_ConfigChannel+0x2c4>
  return __builtin_clz(value);
 800e3e0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e3e2:	fab3 f383 	clz	r3, r3
 800e3e6:	b2db      	uxtb	r3, r3
 800e3e8:	3301      	adds	r3, #1
 800e3ea:	f003 031f 	and.w	r3, r3, #31
 800e3ee:	2b09      	cmp	r3, #9
 800e3f0:	bf94      	ite	ls
 800e3f2:	2301      	movls	r3, #1
 800e3f4:	2300      	movhi	r3, #0
 800e3f6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800e3f8:	2b00      	cmp	r3, #0
 800e3fa:	d079      	beq.n	800e4f0 <HAL_ADC_ConfigChannel+0x3cc>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800e3fc:	683b      	ldr	r3, [r7, #0]
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e404:	2b00      	cmp	r3, #0
 800e406:	d107      	bne.n	800e418 <HAL_ADC_ConfigChannel+0x2f4>
 800e408:	683b      	ldr	r3, [r7, #0]
 800e40a:	681b      	ldr	r3, [r3, #0]
 800e40c:	0e9b      	lsrs	r3, r3, #26
 800e40e:	3301      	adds	r3, #1
 800e410:	069b      	lsls	r3, r3, #26
 800e412:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800e416:	e015      	b.n	800e444 <HAL_ADC_ConfigChannel+0x320>
 800e418:	683b      	ldr	r3, [r7, #0]
 800e41a:	681b      	ldr	r3, [r3, #0]
 800e41c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e41e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e420:	fa93 f3a3 	rbit	r3, r3
 800e424:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800e426:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e428:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800e42a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d101      	bne.n	800e434 <HAL_ADC_ConfigChannel+0x310>
    return 32U;
 800e430:	2320      	movs	r3, #32
 800e432:	e003      	b.n	800e43c <HAL_ADC_ConfigChannel+0x318>
  return __builtin_clz(value);
 800e434:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e436:	fab3 f383 	clz	r3, r3
 800e43a:	b2db      	uxtb	r3, r3
 800e43c:	3301      	adds	r3, #1
 800e43e:	069b      	lsls	r3, r3, #26
 800e440:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800e444:	683b      	ldr	r3, [r7, #0]
 800e446:	681b      	ldr	r3, [r3, #0]
 800e448:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e44c:	2b00      	cmp	r3, #0
 800e44e:	d109      	bne.n	800e464 <HAL_ADC_ConfigChannel+0x340>
 800e450:	683b      	ldr	r3, [r7, #0]
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	0e9b      	lsrs	r3, r3, #26
 800e456:	3301      	adds	r3, #1
 800e458:	f003 031f 	and.w	r3, r3, #31
 800e45c:	2101      	movs	r1, #1
 800e45e:	fa01 f303 	lsl.w	r3, r1, r3
 800e462:	e017      	b.n	800e494 <HAL_ADC_ConfigChannel+0x370>
 800e464:	683b      	ldr	r3, [r7, #0]
 800e466:	681b      	ldr	r3, [r3, #0]
 800e468:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e46a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e46c:	fa93 f3a3 	rbit	r3, r3
 800e470:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800e472:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e474:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800e476:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e478:	2b00      	cmp	r3, #0
 800e47a:	d101      	bne.n	800e480 <HAL_ADC_ConfigChannel+0x35c>
    return 32U;
 800e47c:	2320      	movs	r3, #32
 800e47e:	e003      	b.n	800e488 <HAL_ADC_ConfigChannel+0x364>
  return __builtin_clz(value);
 800e480:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e482:	fab3 f383 	clz	r3, r3
 800e486:	b2db      	uxtb	r3, r3
 800e488:	3301      	adds	r3, #1
 800e48a:	f003 031f 	and.w	r3, r3, #31
 800e48e:	2101      	movs	r1, #1
 800e490:	fa01 f303 	lsl.w	r3, r1, r3
 800e494:	ea42 0103 	orr.w	r1, r2, r3
 800e498:	683b      	ldr	r3, [r7, #0]
 800e49a:	681b      	ldr	r3, [r3, #0]
 800e49c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d10a      	bne.n	800e4ba <HAL_ADC_ConfigChannel+0x396>
 800e4a4:	683b      	ldr	r3, [r7, #0]
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	0e9b      	lsrs	r3, r3, #26
 800e4aa:	3301      	adds	r3, #1
 800e4ac:	f003 021f 	and.w	r2, r3, #31
 800e4b0:	4613      	mov	r3, r2
 800e4b2:	005b      	lsls	r3, r3, #1
 800e4b4:	4413      	add	r3, r2
 800e4b6:	051b      	lsls	r3, r3, #20
 800e4b8:	e018      	b.n	800e4ec <HAL_ADC_ConfigChannel+0x3c8>
 800e4ba:	683b      	ldr	r3, [r7, #0]
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e4c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e4c2:	fa93 f3a3 	rbit	r3, r3
 800e4c6:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800e4c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4ca:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800e4cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	d101      	bne.n	800e4d6 <HAL_ADC_ConfigChannel+0x3b2>
    return 32U;
 800e4d2:	2320      	movs	r3, #32
 800e4d4:	e003      	b.n	800e4de <HAL_ADC_ConfigChannel+0x3ba>
  return __builtin_clz(value);
 800e4d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4d8:	fab3 f383 	clz	r3, r3
 800e4dc:	b2db      	uxtb	r3, r3
 800e4de:	3301      	adds	r3, #1
 800e4e0:	f003 021f 	and.w	r2, r3, #31
 800e4e4:	4613      	mov	r3, r2
 800e4e6:	005b      	lsls	r3, r3, #1
 800e4e8:	4413      	add	r3, r2
 800e4ea:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800e4ec:	430b      	orrs	r3, r1
 800e4ee:	e07e      	b.n	800e5ee <HAL_ADC_ConfigChannel+0x4ca>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800e4f0:	683b      	ldr	r3, [r7, #0]
 800e4f2:	681b      	ldr	r3, [r3, #0]
 800e4f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	d107      	bne.n	800e50c <HAL_ADC_ConfigChannel+0x3e8>
 800e4fc:	683b      	ldr	r3, [r7, #0]
 800e4fe:	681b      	ldr	r3, [r3, #0]
 800e500:	0e9b      	lsrs	r3, r3, #26
 800e502:	3301      	adds	r3, #1
 800e504:	069b      	lsls	r3, r3, #26
 800e506:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800e50a:	e015      	b.n	800e538 <HAL_ADC_ConfigChannel+0x414>
 800e50c:	683b      	ldr	r3, [r7, #0]
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e514:	fa93 f3a3 	rbit	r3, r3
 800e518:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800e51a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e51c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800e51e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e520:	2b00      	cmp	r3, #0
 800e522:	d101      	bne.n	800e528 <HAL_ADC_ConfigChannel+0x404>
    return 32U;
 800e524:	2320      	movs	r3, #32
 800e526:	e003      	b.n	800e530 <HAL_ADC_ConfigChannel+0x40c>
  return __builtin_clz(value);
 800e528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e52a:	fab3 f383 	clz	r3, r3
 800e52e:	b2db      	uxtb	r3, r3
 800e530:	3301      	adds	r3, #1
 800e532:	069b      	lsls	r3, r3, #26
 800e534:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800e538:	683b      	ldr	r3, [r7, #0]
 800e53a:	681b      	ldr	r3, [r3, #0]
 800e53c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e540:	2b00      	cmp	r3, #0
 800e542:	d109      	bne.n	800e558 <HAL_ADC_ConfigChannel+0x434>
 800e544:	683b      	ldr	r3, [r7, #0]
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	0e9b      	lsrs	r3, r3, #26
 800e54a:	3301      	adds	r3, #1
 800e54c:	f003 031f 	and.w	r3, r3, #31
 800e550:	2101      	movs	r1, #1
 800e552:	fa01 f303 	lsl.w	r3, r1, r3
 800e556:	e017      	b.n	800e588 <HAL_ADC_ConfigChannel+0x464>
 800e558:	683b      	ldr	r3, [r7, #0]
 800e55a:	681b      	ldr	r3, [r3, #0]
 800e55c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e55e:	69fb      	ldr	r3, [r7, #28]
 800e560:	fa93 f3a3 	rbit	r3, r3
 800e564:	61bb      	str	r3, [r7, #24]
  return result;
 800e566:	69bb      	ldr	r3, [r7, #24]
 800e568:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800e56a:	6a3b      	ldr	r3, [r7, #32]
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d101      	bne.n	800e574 <HAL_ADC_ConfigChannel+0x450>
    return 32U;
 800e570:	2320      	movs	r3, #32
 800e572:	e003      	b.n	800e57c <HAL_ADC_ConfigChannel+0x458>
  return __builtin_clz(value);
 800e574:	6a3b      	ldr	r3, [r7, #32]
 800e576:	fab3 f383 	clz	r3, r3
 800e57a:	b2db      	uxtb	r3, r3
 800e57c:	3301      	adds	r3, #1
 800e57e:	f003 031f 	and.w	r3, r3, #31
 800e582:	2101      	movs	r1, #1
 800e584:	fa01 f303 	lsl.w	r3, r1, r3
 800e588:	ea42 0103 	orr.w	r1, r2, r3
 800e58c:	683b      	ldr	r3, [r7, #0]
 800e58e:	681b      	ldr	r3, [r3, #0]
 800e590:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e594:	2b00      	cmp	r3, #0
 800e596:	d10d      	bne.n	800e5b4 <HAL_ADC_ConfigChannel+0x490>
 800e598:	683b      	ldr	r3, [r7, #0]
 800e59a:	681b      	ldr	r3, [r3, #0]
 800e59c:	0e9b      	lsrs	r3, r3, #26
 800e59e:	3301      	adds	r3, #1
 800e5a0:	f003 021f 	and.w	r2, r3, #31
 800e5a4:	4613      	mov	r3, r2
 800e5a6:	005b      	lsls	r3, r3, #1
 800e5a8:	4413      	add	r3, r2
 800e5aa:	3b1e      	subs	r3, #30
 800e5ac:	051b      	lsls	r3, r3, #20
 800e5ae:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800e5b2:	e01b      	b.n	800e5ec <HAL_ADC_ConfigChannel+0x4c8>
 800e5b4:	683b      	ldr	r3, [r7, #0]
 800e5b6:	681b      	ldr	r3, [r3, #0]
 800e5b8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e5ba:	693b      	ldr	r3, [r7, #16]
 800e5bc:	fa93 f3a3 	rbit	r3, r3
 800e5c0:	60fb      	str	r3, [r7, #12]
  return result;
 800e5c2:	68fb      	ldr	r3, [r7, #12]
 800e5c4:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800e5c6:	697b      	ldr	r3, [r7, #20]
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d101      	bne.n	800e5d0 <HAL_ADC_ConfigChannel+0x4ac>
    return 32U;
 800e5cc:	2320      	movs	r3, #32
 800e5ce:	e003      	b.n	800e5d8 <HAL_ADC_ConfigChannel+0x4b4>
  return __builtin_clz(value);
 800e5d0:	697b      	ldr	r3, [r7, #20]
 800e5d2:	fab3 f383 	clz	r3, r3
 800e5d6:	b2db      	uxtb	r3, r3
 800e5d8:	3301      	adds	r3, #1
 800e5da:	f003 021f 	and.w	r2, r3, #31
 800e5de:	4613      	mov	r3, r2
 800e5e0:	005b      	lsls	r3, r3, #1
 800e5e2:	4413      	add	r3, r2
 800e5e4:	3b1e      	subs	r3, #30
 800e5e6:	051b      	lsls	r3, r3, #20
 800e5e8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800e5ec:	430b      	orrs	r3, r1
 800e5ee:	683a      	ldr	r2, [r7, #0]
 800e5f0:	6892      	ldr	r2, [r2, #8]
 800e5f2:	4619      	mov	r1, r3
 800e5f4:	f7ff f970 	bl	800d8d8 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800e5f8:	683b      	ldr	r3, [r7, #0]
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	f280 80cf 	bge.w	800e7a0 <HAL_ADC_ConfigChannel+0x67c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	4a06      	ldr	r2, [pc, #24]	@ (800e620 <HAL_ADC_ConfigChannel+0x4fc>)
 800e608:	4293      	cmp	r3, r2
 800e60a:	d004      	beq.n	800e616 <HAL_ADC_ConfigChannel+0x4f2>
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	4a04      	ldr	r2, [pc, #16]	@ (800e624 <HAL_ADC_ConfigChannel+0x500>)
 800e612:	4293      	cmp	r3, r2
 800e614:	d10a      	bne.n	800e62c <HAL_ADC_ConfigChannel+0x508>
 800e616:	4b04      	ldr	r3, [pc, #16]	@ (800e628 <HAL_ADC_ConfigChannel+0x504>)
 800e618:	e009      	b.n	800e62e <HAL_ADC_ConfigChannel+0x50a>
 800e61a:	bf00      	nop
 800e61c:	47ff0000 	.word	0x47ff0000
 800e620:	40022000 	.word	0x40022000
 800e624:	40022100 	.word	0x40022100
 800e628:	40022300 	.word	0x40022300
 800e62c:	4b61      	ldr	r3, [pc, #388]	@ (800e7b4 <HAL_ADC_ConfigChannel+0x690>)
 800e62e:	4618      	mov	r0, r3
 800e630:	f7ff f89e 	bl	800d770 <LL_ADC_GetCommonPathInternalCh>
 800e634:	66f8      	str	r0, [r7, #108]	@ 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	681b      	ldr	r3, [r3, #0]
 800e63a:	4a5f      	ldr	r2, [pc, #380]	@ (800e7b8 <HAL_ADC_ConfigChannel+0x694>)
 800e63c:	4293      	cmp	r3, r2
 800e63e:	d004      	beq.n	800e64a <HAL_ADC_ConfigChannel+0x526>
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	681b      	ldr	r3, [r3, #0]
 800e644:	4a5d      	ldr	r2, [pc, #372]	@ (800e7bc <HAL_ADC_ConfigChannel+0x698>)
 800e646:	4293      	cmp	r3, r2
 800e648:	d10e      	bne.n	800e668 <HAL_ADC_ConfigChannel+0x544>
 800e64a:	485b      	ldr	r0, [pc, #364]	@ (800e7b8 <HAL_ADC_ConfigChannel+0x694>)
 800e64c:	f7ff fa18 	bl	800da80 <LL_ADC_IsEnabled>
 800e650:	4604      	mov	r4, r0
 800e652:	485a      	ldr	r0, [pc, #360]	@ (800e7bc <HAL_ADC_ConfigChannel+0x698>)
 800e654:	f7ff fa14 	bl	800da80 <LL_ADC_IsEnabled>
 800e658:	4603      	mov	r3, r0
 800e65a:	4323      	orrs	r3, r4
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	bf0c      	ite	eq
 800e660:	2301      	moveq	r3, #1
 800e662:	2300      	movne	r3, #0
 800e664:	b2db      	uxtb	r3, r3
 800e666:	e008      	b.n	800e67a <HAL_ADC_ConfigChannel+0x556>
 800e668:	4855      	ldr	r0, [pc, #340]	@ (800e7c0 <HAL_ADC_ConfigChannel+0x69c>)
 800e66a:	f7ff fa09 	bl	800da80 <LL_ADC_IsEnabled>
 800e66e:	4603      	mov	r3, r0
 800e670:	2b00      	cmp	r3, #0
 800e672:	bf0c      	ite	eq
 800e674:	2301      	moveq	r3, #1
 800e676:	2300      	movne	r3, #0
 800e678:	b2db      	uxtb	r3, r3
 800e67a:	2b00      	cmp	r3, #0
 800e67c:	d07d      	beq.n	800e77a <HAL_ADC_ConfigChannel+0x656>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800e67e:	683b      	ldr	r3, [r7, #0]
 800e680:	681b      	ldr	r3, [r3, #0]
 800e682:	4a50      	ldr	r2, [pc, #320]	@ (800e7c4 <HAL_ADC_ConfigChannel+0x6a0>)
 800e684:	4293      	cmp	r3, r2
 800e686:	d130      	bne.n	800e6ea <HAL_ADC_ConfigChannel+0x5c6>
 800e688:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e68a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d12b      	bne.n	800e6ea <HAL_ADC_ConfigChannel+0x5c6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	681b      	ldr	r3, [r3, #0]
 800e696:	4a4a      	ldr	r2, [pc, #296]	@ (800e7c0 <HAL_ADC_ConfigChannel+0x69c>)
 800e698:	4293      	cmp	r3, r2
 800e69a:	f040 8081 	bne.w	800e7a0 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	681b      	ldr	r3, [r3, #0]
 800e6a2:	4a45      	ldr	r2, [pc, #276]	@ (800e7b8 <HAL_ADC_ConfigChannel+0x694>)
 800e6a4:	4293      	cmp	r3, r2
 800e6a6:	d004      	beq.n	800e6b2 <HAL_ADC_ConfigChannel+0x58e>
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	681b      	ldr	r3, [r3, #0]
 800e6ac:	4a43      	ldr	r2, [pc, #268]	@ (800e7bc <HAL_ADC_ConfigChannel+0x698>)
 800e6ae:	4293      	cmp	r3, r2
 800e6b0:	d101      	bne.n	800e6b6 <HAL_ADC_ConfigChannel+0x592>
 800e6b2:	4a45      	ldr	r2, [pc, #276]	@ (800e7c8 <HAL_ADC_ConfigChannel+0x6a4>)
 800e6b4:	e000      	b.n	800e6b8 <HAL_ADC_ConfigChannel+0x594>
 800e6b6:	4a3f      	ldr	r2, [pc, #252]	@ (800e7b4 <HAL_ADC_ConfigChannel+0x690>)
 800e6b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e6ba:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800e6be:	4619      	mov	r1, r3
 800e6c0:	4610      	mov	r0, r2
 800e6c2:	f7ff f842 	bl	800d74a <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800e6c6:	4b41      	ldr	r3, [pc, #260]	@ (800e7cc <HAL_ADC_ConfigChannel+0x6a8>)
 800e6c8:	681b      	ldr	r3, [r3, #0]
 800e6ca:	099b      	lsrs	r3, r3, #6
 800e6cc:	4a40      	ldr	r2, [pc, #256]	@ (800e7d0 <HAL_ADC_ConfigChannel+0x6ac>)
 800e6ce:	fba2 2303 	umull	r2, r3, r2, r3
 800e6d2:	099b      	lsrs	r3, r3, #6
 800e6d4:	3301      	adds	r3, #1
 800e6d6:	005b      	lsls	r3, r3, #1
 800e6d8:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800e6da:	e002      	b.n	800e6e2 <HAL_ADC_ConfigChannel+0x5be>
              {
                wait_loop_index--;
 800e6dc:	68bb      	ldr	r3, [r7, #8]
 800e6de:	3b01      	subs	r3, #1
 800e6e0:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800e6e2:	68bb      	ldr	r3, [r7, #8]
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d1f9      	bne.n	800e6dc <HAL_ADC_ConfigChannel+0x5b8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800e6e8:	e05a      	b.n	800e7a0 <HAL_ADC_ConfigChannel+0x67c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800e6ea:	683b      	ldr	r3, [r7, #0]
 800e6ec:	681b      	ldr	r3, [r3, #0]
 800e6ee:	4a39      	ldr	r2, [pc, #228]	@ (800e7d4 <HAL_ADC_ConfigChannel+0x6b0>)
 800e6f0:	4293      	cmp	r3, r2
 800e6f2:	d11e      	bne.n	800e732 <HAL_ADC_ConfigChannel+0x60e>
 800e6f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e6f6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e6fa:	2b00      	cmp	r3, #0
 800e6fc:	d119      	bne.n	800e732 <HAL_ADC_ConfigChannel+0x60e>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	4a2f      	ldr	r2, [pc, #188]	@ (800e7c0 <HAL_ADC_ConfigChannel+0x69c>)
 800e704:	4293      	cmp	r3, r2
 800e706:	d14b      	bne.n	800e7a0 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	681b      	ldr	r3, [r3, #0]
 800e70c:	4a2a      	ldr	r2, [pc, #168]	@ (800e7b8 <HAL_ADC_ConfigChannel+0x694>)
 800e70e:	4293      	cmp	r3, r2
 800e710:	d004      	beq.n	800e71c <HAL_ADC_ConfigChannel+0x5f8>
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	681b      	ldr	r3, [r3, #0]
 800e716:	4a29      	ldr	r2, [pc, #164]	@ (800e7bc <HAL_ADC_ConfigChannel+0x698>)
 800e718:	4293      	cmp	r3, r2
 800e71a:	d101      	bne.n	800e720 <HAL_ADC_ConfigChannel+0x5fc>
 800e71c:	4a2a      	ldr	r2, [pc, #168]	@ (800e7c8 <HAL_ADC_ConfigChannel+0x6a4>)
 800e71e:	e000      	b.n	800e722 <HAL_ADC_ConfigChannel+0x5fe>
 800e720:	4a24      	ldr	r2, [pc, #144]	@ (800e7b4 <HAL_ADC_ConfigChannel+0x690>)
 800e722:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e724:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800e728:	4619      	mov	r1, r3
 800e72a:	4610      	mov	r0, r2
 800e72c:	f7ff f80d 	bl	800d74a <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800e730:	e036      	b.n	800e7a0 <HAL_ADC_ConfigChannel+0x67c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800e732:	683b      	ldr	r3, [r7, #0]
 800e734:	681b      	ldr	r3, [r3, #0]
 800e736:	4a28      	ldr	r2, [pc, #160]	@ (800e7d8 <HAL_ADC_ConfigChannel+0x6b4>)
 800e738:	4293      	cmp	r3, r2
 800e73a:	d131      	bne.n	800e7a0 <HAL_ADC_ConfigChannel+0x67c>
 800e73c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e73e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e742:	2b00      	cmp	r3, #0
 800e744:	d12c      	bne.n	800e7a0 <HAL_ADC_ConfigChannel+0x67c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	681b      	ldr	r3, [r3, #0]
 800e74a:	4a1d      	ldr	r2, [pc, #116]	@ (800e7c0 <HAL_ADC_ConfigChannel+0x69c>)
 800e74c:	4293      	cmp	r3, r2
 800e74e:	d127      	bne.n	800e7a0 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	681b      	ldr	r3, [r3, #0]
 800e754:	4a18      	ldr	r2, [pc, #96]	@ (800e7b8 <HAL_ADC_ConfigChannel+0x694>)
 800e756:	4293      	cmp	r3, r2
 800e758:	d004      	beq.n	800e764 <HAL_ADC_ConfigChannel+0x640>
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	681b      	ldr	r3, [r3, #0]
 800e75e:	4a17      	ldr	r2, [pc, #92]	@ (800e7bc <HAL_ADC_ConfigChannel+0x698>)
 800e760:	4293      	cmp	r3, r2
 800e762:	d101      	bne.n	800e768 <HAL_ADC_ConfigChannel+0x644>
 800e764:	4a18      	ldr	r2, [pc, #96]	@ (800e7c8 <HAL_ADC_ConfigChannel+0x6a4>)
 800e766:	e000      	b.n	800e76a <HAL_ADC_ConfigChannel+0x646>
 800e768:	4a12      	ldr	r2, [pc, #72]	@ (800e7b4 <HAL_ADC_ConfigChannel+0x690>)
 800e76a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e76c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800e770:	4619      	mov	r1, r3
 800e772:	4610      	mov	r0, r2
 800e774:	f7fe ffe9 	bl	800d74a <LL_ADC_SetCommonPathInternalCh>
 800e778:	e012      	b.n	800e7a0 <HAL_ADC_ConfigChannel+0x67c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e77e:	f043 0220 	orr.w	r2, r3, #32
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 800e786:	2301      	movs	r3, #1
 800e788:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800e78c:	e008      	b.n	800e7a0 <HAL_ADC_ConfigChannel+0x67c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e792:	f043 0220 	orr.w	r2, r3, #32
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800e79a:	2301      	movs	r3, #1
 800e79c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	2200      	movs	r2, #0
 800e7a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800e7a8:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800e7ac:	4618      	mov	r0, r3
 800e7ae:	3784      	adds	r7, #132	@ 0x84
 800e7b0:	46bd      	mov	sp, r7
 800e7b2:	bd90      	pop	{r4, r7, pc}
 800e7b4:	58026300 	.word	0x58026300
 800e7b8:	40022000 	.word	0x40022000
 800e7bc:	40022100 	.word	0x40022100
 800e7c0:	58026000 	.word	0x58026000
 800e7c4:	cb840000 	.word	0xcb840000
 800e7c8:	40022300 	.word	0x40022300
 800e7cc:	240001e4 	.word	0x240001e4
 800e7d0:	053e2d63 	.word	0x053e2d63
 800e7d4:	c7520000 	.word	0xc7520000
 800e7d8:	cfb80000 	.word	0xcfb80000

0800e7dc <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800e7dc:	b580      	push	{r7, lr}
 800e7de:	b088      	sub	sp, #32
 800e7e0:	af00      	add	r7, sp, #0
 800e7e2:	6078      	str	r0, [r7, #4]
 800e7e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800e7e6:	2300      	movs	r3, #0
 800e7e8:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800e7ea:	683b      	ldr	r3, [r7, #0]
 800e7ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	4618      	mov	r0, r3
 800e7f4:	f7ff f992 	bl	800db1c <LL_ADC_REG_IsConversionOngoing>
 800e7f8:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	681b      	ldr	r3, [r3, #0]
 800e7fe:	4618      	mov	r0, r3
 800e800:	f7ff f9b4 	bl	800db6c <LL_ADC_INJ_IsConversionOngoing>
 800e804:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800e806:	693b      	ldr	r3, [r7, #16]
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d103      	bne.n	800e814 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800e80c:	68fb      	ldr	r3, [r7, #12]
 800e80e:	2b00      	cmp	r3, #0
 800e810:	f000 8098 	beq.w	800e944 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	681b      	ldr	r3, [r3, #0]
 800e818:	68db      	ldr	r3, [r3, #12]
 800e81a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d02a      	beq.n	800e878 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	7d5b      	ldrb	r3, [r3, #21]
 800e826:	2b01      	cmp	r3, #1
 800e828:	d126      	bne.n	800e878 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	7d1b      	ldrb	r3, [r3, #20]
 800e82e:	2b01      	cmp	r3, #1
 800e830:	d122      	bne.n	800e878 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800e832:	2301      	movs	r3, #1
 800e834:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800e836:	e014      	b.n	800e862 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800e838:	69fb      	ldr	r3, [r7, #28]
 800e83a:	4a45      	ldr	r2, [pc, #276]	@ (800e950 <ADC_ConversionStop+0x174>)
 800e83c:	4293      	cmp	r3, r2
 800e83e:	d90d      	bls.n	800e85c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e844:	f043 0210 	orr.w	r2, r3, #16
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e850:	f043 0201 	orr.w	r2, r3, #1
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800e858:	2301      	movs	r3, #1
 800e85a:	e074      	b.n	800e946 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800e85c:	69fb      	ldr	r3, [r7, #28]
 800e85e:	3301      	adds	r3, #1
 800e860:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e86c:	2b40      	cmp	r3, #64	@ 0x40
 800e86e:	d1e3      	bne.n	800e838 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	681b      	ldr	r3, [r3, #0]
 800e874:	2240      	movs	r2, #64	@ 0x40
 800e876:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800e878:	69bb      	ldr	r3, [r7, #24]
 800e87a:	2b02      	cmp	r3, #2
 800e87c:	d014      	beq.n	800e8a8 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	681b      	ldr	r3, [r3, #0]
 800e882:	4618      	mov	r0, r3
 800e884:	f7ff f94a 	bl	800db1c <LL_ADC_REG_IsConversionOngoing>
 800e888:	4603      	mov	r3, r0
 800e88a:	2b00      	cmp	r3, #0
 800e88c:	d00c      	beq.n	800e8a8 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	4618      	mov	r0, r3
 800e894:	f7ff f907 	bl	800daa6 <LL_ADC_IsDisableOngoing>
 800e898:	4603      	mov	r3, r0
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	d104      	bne.n	800e8a8 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	4618      	mov	r0, r3
 800e8a4:	f7ff f926 	bl	800daf4 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800e8a8:	69bb      	ldr	r3, [r7, #24]
 800e8aa:	2b01      	cmp	r3, #1
 800e8ac:	d014      	beq.n	800e8d8 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	681b      	ldr	r3, [r3, #0]
 800e8b2:	4618      	mov	r0, r3
 800e8b4:	f7ff f95a 	bl	800db6c <LL_ADC_INJ_IsConversionOngoing>
 800e8b8:	4603      	mov	r3, r0
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	d00c      	beq.n	800e8d8 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	681b      	ldr	r3, [r3, #0]
 800e8c2:	4618      	mov	r0, r3
 800e8c4:	f7ff f8ef 	bl	800daa6 <LL_ADC_IsDisableOngoing>
 800e8c8:	4603      	mov	r3, r0
 800e8ca:	2b00      	cmp	r3, #0
 800e8cc:	d104      	bne.n	800e8d8 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	681b      	ldr	r3, [r3, #0]
 800e8d2:	4618      	mov	r0, r3
 800e8d4:	f7ff f936 	bl	800db44 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800e8d8:	69bb      	ldr	r3, [r7, #24]
 800e8da:	2b02      	cmp	r3, #2
 800e8dc:	d005      	beq.n	800e8ea <ADC_ConversionStop+0x10e>
 800e8de:	69bb      	ldr	r3, [r7, #24]
 800e8e0:	2b03      	cmp	r3, #3
 800e8e2:	d105      	bne.n	800e8f0 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800e8e4:	230c      	movs	r3, #12
 800e8e6:	617b      	str	r3, [r7, #20]
        break;
 800e8e8:	e005      	b.n	800e8f6 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800e8ea:	2308      	movs	r3, #8
 800e8ec:	617b      	str	r3, [r7, #20]
        break;
 800e8ee:	e002      	b.n	800e8f6 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800e8f0:	2304      	movs	r3, #4
 800e8f2:	617b      	str	r3, [r7, #20]
        break;
 800e8f4:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800e8f6:	f7fe fec3 	bl	800d680 <HAL_GetTick>
 800e8fa:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800e8fc:	e01b      	b.n	800e936 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800e8fe:	f7fe febf 	bl	800d680 <HAL_GetTick>
 800e902:	4602      	mov	r2, r0
 800e904:	68bb      	ldr	r3, [r7, #8]
 800e906:	1ad3      	subs	r3, r2, r3
 800e908:	2b05      	cmp	r3, #5
 800e90a:	d914      	bls.n	800e936 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	681b      	ldr	r3, [r3, #0]
 800e910:	689a      	ldr	r2, [r3, #8]
 800e912:	697b      	ldr	r3, [r7, #20]
 800e914:	4013      	ands	r3, r2
 800e916:	2b00      	cmp	r3, #0
 800e918:	d00d      	beq.n	800e936 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e91e:	f043 0210 	orr.w	r2, r3, #16
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e92a:	f043 0201 	orr.w	r2, r3, #1
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800e932:	2301      	movs	r3, #1
 800e934:	e007      	b.n	800e946 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	681b      	ldr	r3, [r3, #0]
 800e93a:	689a      	ldr	r2, [r3, #8]
 800e93c:	697b      	ldr	r3, [r7, #20]
 800e93e:	4013      	ands	r3, r2
 800e940:	2b00      	cmp	r3, #0
 800e942:	d1dc      	bne.n	800e8fe <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800e944:	2300      	movs	r3, #0
}
 800e946:	4618      	mov	r0, r3
 800e948:	3720      	adds	r7, #32
 800e94a:	46bd      	mov	sp, r7
 800e94c:	bd80      	pop	{r7, pc}
 800e94e:	bf00      	nop
 800e950:	000cdbff 	.word	0x000cdbff

0800e954 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800e954:	b580      	push	{r7, lr}
 800e956:	b084      	sub	sp, #16
 800e958:	af00      	add	r7, sp, #0
 800e95a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	681b      	ldr	r3, [r3, #0]
 800e960:	4618      	mov	r0, r3
 800e962:	f7ff f88d 	bl	800da80 <LL_ADC_IsEnabled>
 800e966:	4603      	mov	r3, r0
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d16e      	bne.n	800ea4a <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	681b      	ldr	r3, [r3, #0]
 800e970:	689a      	ldr	r2, [r3, #8]
 800e972:	4b38      	ldr	r3, [pc, #224]	@ (800ea54 <ADC_Enable+0x100>)
 800e974:	4013      	ands	r3, r2
 800e976:	2b00      	cmp	r3, #0
 800e978:	d00d      	beq.n	800e996 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e97e:	f043 0210 	orr.w	r2, r3, #16
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e98a:	f043 0201 	orr.w	r2, r3, #1
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800e992:	2301      	movs	r3, #1
 800e994:	e05a      	b.n	800ea4c <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	681b      	ldr	r3, [r3, #0]
 800e99a:	4618      	mov	r0, r3
 800e99c:	f7ff f848 	bl	800da30 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800e9a0:	f7fe fe6e 	bl	800d680 <HAL_GetTick>
 800e9a4:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	681b      	ldr	r3, [r3, #0]
 800e9aa:	4a2b      	ldr	r2, [pc, #172]	@ (800ea58 <ADC_Enable+0x104>)
 800e9ac:	4293      	cmp	r3, r2
 800e9ae:	d004      	beq.n	800e9ba <ADC_Enable+0x66>
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	681b      	ldr	r3, [r3, #0]
 800e9b4:	4a29      	ldr	r2, [pc, #164]	@ (800ea5c <ADC_Enable+0x108>)
 800e9b6:	4293      	cmp	r3, r2
 800e9b8:	d101      	bne.n	800e9be <ADC_Enable+0x6a>
 800e9ba:	4b29      	ldr	r3, [pc, #164]	@ (800ea60 <ADC_Enable+0x10c>)
 800e9bc:	e000      	b.n	800e9c0 <ADC_Enable+0x6c>
 800e9be:	4b29      	ldr	r3, [pc, #164]	@ (800ea64 <ADC_Enable+0x110>)
 800e9c0:	4618      	mov	r0, r3
 800e9c2:	f7fe ffd9 	bl	800d978 <LL_ADC_GetMultimode>
 800e9c6:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	4a23      	ldr	r2, [pc, #140]	@ (800ea5c <ADC_Enable+0x108>)
 800e9ce:	4293      	cmp	r3, r2
 800e9d0:	d002      	beq.n	800e9d8 <ADC_Enable+0x84>
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	681b      	ldr	r3, [r3, #0]
 800e9d6:	e000      	b.n	800e9da <ADC_Enable+0x86>
 800e9d8:	4b1f      	ldr	r3, [pc, #124]	@ (800ea58 <ADC_Enable+0x104>)
 800e9da:	687a      	ldr	r2, [r7, #4]
 800e9dc:	6812      	ldr	r2, [r2, #0]
 800e9de:	4293      	cmp	r3, r2
 800e9e0:	d02c      	beq.n	800ea3c <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800e9e2:	68bb      	ldr	r3, [r7, #8]
 800e9e4:	2b00      	cmp	r3, #0
 800e9e6:	d130      	bne.n	800ea4a <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800e9e8:	e028      	b.n	800ea3c <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	681b      	ldr	r3, [r3, #0]
 800e9ee:	4618      	mov	r0, r3
 800e9f0:	f7ff f846 	bl	800da80 <LL_ADC_IsEnabled>
 800e9f4:	4603      	mov	r3, r0
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	d104      	bne.n	800ea04 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	681b      	ldr	r3, [r3, #0]
 800e9fe:	4618      	mov	r0, r3
 800ea00:	f7ff f816 	bl	800da30 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800ea04:	f7fe fe3c 	bl	800d680 <HAL_GetTick>
 800ea08:	4602      	mov	r2, r0
 800ea0a:	68fb      	ldr	r3, [r7, #12]
 800ea0c:	1ad3      	subs	r3, r2, r3
 800ea0e:	2b02      	cmp	r3, #2
 800ea10:	d914      	bls.n	800ea3c <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	681b      	ldr	r3, [r3, #0]
 800ea16:	681b      	ldr	r3, [r3, #0]
 800ea18:	f003 0301 	and.w	r3, r3, #1
 800ea1c:	2b01      	cmp	r3, #1
 800ea1e:	d00d      	beq.n	800ea3c <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ea24:	f043 0210 	orr.w	r2, r3, #16
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ea30:	f043 0201 	orr.w	r2, r3, #1
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 800ea38:	2301      	movs	r3, #1
 800ea3a:	e007      	b.n	800ea4c <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	681b      	ldr	r3, [r3, #0]
 800ea40:	681b      	ldr	r3, [r3, #0]
 800ea42:	f003 0301 	and.w	r3, r3, #1
 800ea46:	2b01      	cmp	r3, #1
 800ea48:	d1cf      	bne.n	800e9ea <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800ea4a:	2300      	movs	r3, #0
}
 800ea4c:	4618      	mov	r0, r3
 800ea4e:	3710      	adds	r7, #16
 800ea50:	46bd      	mov	sp, r7
 800ea52:	bd80      	pop	{r7, pc}
 800ea54:	8000003f 	.word	0x8000003f
 800ea58:	40022000 	.word	0x40022000
 800ea5c:	40022100 	.word	0x40022100
 800ea60:	40022300 	.word	0x40022300
 800ea64:	58026300 	.word	0x58026300

0800ea68 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800ea68:	b580      	push	{r7, lr}
 800ea6a:	b084      	sub	sp, #16
 800ea6c:	af00      	add	r7, sp, #0
 800ea6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	681b      	ldr	r3, [r3, #0]
 800ea74:	4618      	mov	r0, r3
 800ea76:	f7ff f816 	bl	800daa6 <LL_ADC_IsDisableOngoing>
 800ea7a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	681b      	ldr	r3, [r3, #0]
 800ea80:	4618      	mov	r0, r3
 800ea82:	f7fe fffd 	bl	800da80 <LL_ADC_IsEnabled>
 800ea86:	4603      	mov	r3, r0
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	d047      	beq.n	800eb1c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	d144      	bne.n	800eb1c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	689b      	ldr	r3, [r3, #8]
 800ea98:	f003 030d 	and.w	r3, r3, #13
 800ea9c:	2b01      	cmp	r3, #1
 800ea9e:	d10c      	bne.n	800eaba <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	681b      	ldr	r3, [r3, #0]
 800eaa4:	4618      	mov	r0, r3
 800eaa6:	f7fe ffd7 	bl	800da58 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	681b      	ldr	r3, [r3, #0]
 800eaae:	2203      	movs	r2, #3
 800eab0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800eab2:	f7fe fde5 	bl	800d680 <HAL_GetTick>
 800eab6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800eab8:	e029      	b.n	800eb0e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eabe:	f043 0210 	orr.w	r2, r3, #16
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eaca:	f043 0201 	orr.w	r2, r3, #1
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800ead2:	2301      	movs	r3, #1
 800ead4:	e023      	b.n	800eb1e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800ead6:	f7fe fdd3 	bl	800d680 <HAL_GetTick>
 800eada:	4602      	mov	r2, r0
 800eadc:	68bb      	ldr	r3, [r7, #8]
 800eade:	1ad3      	subs	r3, r2, r3
 800eae0:	2b02      	cmp	r3, #2
 800eae2:	d914      	bls.n	800eb0e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	681b      	ldr	r3, [r3, #0]
 800eae8:	689b      	ldr	r3, [r3, #8]
 800eaea:	f003 0301 	and.w	r3, r3, #1
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	d00d      	beq.n	800eb0e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eaf6:	f043 0210 	orr.w	r2, r3, #16
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eb02:	f043 0201 	orr.w	r2, r3, #1
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800eb0a:	2301      	movs	r3, #1
 800eb0c:	e007      	b.n	800eb1e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	681b      	ldr	r3, [r3, #0]
 800eb12:	689b      	ldr	r3, [r3, #8]
 800eb14:	f003 0301 	and.w	r3, r3, #1
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	d1dc      	bne.n	800ead6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800eb1c:	2300      	movs	r3, #0
}
 800eb1e:	4618      	mov	r0, r3
 800eb20:	3710      	adds	r7, #16
 800eb22:	46bd      	mov	sp, r7
 800eb24:	bd80      	pop	{r7, pc}

0800eb26 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800eb26:	b580      	push	{r7, lr}
 800eb28:	b084      	sub	sp, #16
 800eb2a:	af00      	add	r7, sp, #0
 800eb2c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb32:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eb38:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	d14b      	bne.n	800ebd8 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800eb40:	68fb      	ldr	r3, [r7, #12]
 800eb42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eb44:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800eb48:	68fb      	ldr	r3, [r7, #12]
 800eb4a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800eb4c:	68fb      	ldr	r3, [r7, #12]
 800eb4e:	681b      	ldr	r3, [r3, #0]
 800eb50:	681b      	ldr	r3, [r3, #0]
 800eb52:	f003 0308 	and.w	r3, r3, #8
 800eb56:	2b00      	cmp	r3, #0
 800eb58:	d021      	beq.n	800eb9e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800eb5a:	68fb      	ldr	r3, [r7, #12]
 800eb5c:	681b      	ldr	r3, [r3, #0]
 800eb5e:	4618      	mov	r0, r3
 800eb60:	f7fe fe68 	bl	800d834 <LL_ADC_REG_IsTriggerSourceSWStart>
 800eb64:	4603      	mov	r3, r0
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	d032      	beq.n	800ebd0 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	681b      	ldr	r3, [r3, #0]
 800eb6e:	68db      	ldr	r3, [r3, #12]
 800eb70:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800eb74:	2b00      	cmp	r3, #0
 800eb76:	d12b      	bne.n	800ebd0 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800eb78:	68fb      	ldr	r3, [r7, #12]
 800eb7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eb7c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800eb80:	68fb      	ldr	r3, [r7, #12]
 800eb82:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eb88:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800eb8c:	2b00      	cmp	r3, #0
 800eb8e:	d11f      	bne.n	800ebd0 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eb94:	f043 0201 	orr.w	r2, r3, #1
 800eb98:	68fb      	ldr	r3, [r7, #12]
 800eb9a:	655a      	str	r2, [r3, #84]	@ 0x54
 800eb9c:	e018      	b.n	800ebd0 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 800eb9e:	68fb      	ldr	r3, [r7, #12]
 800eba0:	681b      	ldr	r3, [r3, #0]
 800eba2:	68db      	ldr	r3, [r3, #12]
 800eba4:	f003 0303 	and.w	r3, r3, #3
 800eba8:	2b00      	cmp	r3, #0
 800ebaa:	d111      	bne.n	800ebd0 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800ebac:	68fb      	ldr	r3, [r7, #12]
 800ebae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ebb0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800ebb4:	68fb      	ldr	r3, [r7, #12]
 800ebb6:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800ebb8:	68fb      	ldr	r3, [r7, #12]
 800ebba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ebbc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	d105      	bne.n	800ebd0 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800ebc4:	68fb      	ldr	r3, [r7, #12]
 800ebc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ebc8:	f043 0201 	orr.w	r2, r3, #1
 800ebcc:	68fb      	ldr	r3, [r7, #12]
 800ebce:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800ebd0:	68f8      	ldr	r0, [r7, #12]
 800ebd2:	f7fc f8b5 	bl	800ad40 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800ebd6:	e00e      	b.n	800ebf6 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800ebd8:	68fb      	ldr	r3, [r7, #12]
 800ebda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ebdc:	f003 0310 	and.w	r3, r3, #16
 800ebe0:	2b00      	cmp	r3, #0
 800ebe2:	d003      	beq.n	800ebec <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800ebe4:	68f8      	ldr	r0, [r7, #12]
 800ebe6:	f7fc f8c3 	bl	800ad70 <HAL_ADC_ErrorCallback>
}
 800ebea:	e004      	b.n	800ebf6 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800ebec:	68fb      	ldr	r3, [r7, #12]
 800ebee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ebf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ebf2:	6878      	ldr	r0, [r7, #4]
 800ebf4:	4798      	blx	r3
}
 800ebf6:	bf00      	nop
 800ebf8:	3710      	adds	r7, #16
 800ebfa:	46bd      	mov	sp, r7
 800ebfc:	bd80      	pop	{r7, pc}

0800ebfe <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800ebfe:	b580      	push	{r7, lr}
 800ec00:	b084      	sub	sp, #16
 800ec02:	af00      	add	r7, sp, #0
 800ec04:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec0a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800ec0c:	68f8      	ldr	r0, [r7, #12]
 800ec0e:	f7fc f8a3 	bl	800ad58 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800ec12:	bf00      	nop
 800ec14:	3710      	adds	r7, #16
 800ec16:	46bd      	mov	sp, r7
 800ec18:	bd80      	pop	{r7, pc}

0800ec1a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800ec1a:	b580      	push	{r7, lr}
 800ec1c:	b084      	sub	sp, #16
 800ec1e:	af00      	add	r7, sp, #0
 800ec20:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec26:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800ec28:	68fb      	ldr	r3, [r7, #12]
 800ec2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ec2c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800ec30:	68fb      	ldr	r3, [r7, #12]
 800ec32:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ec38:	f043 0204 	orr.w	r2, r3, #4
 800ec3c:	68fb      	ldr	r3, [r7, #12]
 800ec3e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800ec40:	68f8      	ldr	r0, [r7, #12]
 800ec42:	f7fc f895 	bl	800ad70 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800ec46:	bf00      	nop
 800ec48:	3710      	adds	r7, #16
 800ec4a:	46bd      	mov	sp, r7
 800ec4c:	bd80      	pop	{r7, pc}
	...

0800ec50 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 800ec50:	b580      	push	{r7, lr}
 800ec52:	b084      	sub	sp, #16
 800ec54:	af00      	add	r7, sp, #0
 800ec56:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	4a7a      	ldr	r2, [pc, #488]	@ (800ee48 <ADC_ConfigureBoostMode+0x1f8>)
 800ec5e:	4293      	cmp	r3, r2
 800ec60:	d004      	beq.n	800ec6c <ADC_ConfigureBoostMode+0x1c>
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	681b      	ldr	r3, [r3, #0]
 800ec66:	4a79      	ldr	r2, [pc, #484]	@ (800ee4c <ADC_ConfigureBoostMode+0x1fc>)
 800ec68:	4293      	cmp	r3, r2
 800ec6a:	d109      	bne.n	800ec80 <ADC_ConfigureBoostMode+0x30>
 800ec6c:	4b78      	ldr	r3, [pc, #480]	@ (800ee50 <ADC_ConfigureBoostMode+0x200>)
 800ec6e:	689b      	ldr	r3, [r3, #8]
 800ec70:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	bf14      	ite	ne
 800ec78:	2301      	movne	r3, #1
 800ec7a:	2300      	moveq	r3, #0
 800ec7c:	b2db      	uxtb	r3, r3
 800ec7e:	e008      	b.n	800ec92 <ADC_ConfigureBoostMode+0x42>
 800ec80:	4b74      	ldr	r3, [pc, #464]	@ (800ee54 <ADC_ConfigureBoostMode+0x204>)
 800ec82:	689b      	ldr	r3, [r3, #8]
 800ec84:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800ec88:	2b00      	cmp	r3, #0
 800ec8a:	bf14      	ite	ne
 800ec8c:	2301      	movne	r3, #1
 800ec8e:	2300      	moveq	r3, #0
 800ec90:	b2db      	uxtb	r3, r3
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	d01c      	beq.n	800ecd0 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800ec96:	f007 fa3b 	bl	8016110 <HAL_RCC_GetHCLKFreq>
 800ec9a:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	685b      	ldr	r3, [r3, #4]
 800eca0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800eca4:	d010      	beq.n	800ecc8 <ADC_ConfigureBoostMode+0x78>
 800eca6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ecaa:	d873      	bhi.n	800ed94 <ADC_ConfigureBoostMode+0x144>
 800ecac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ecb0:	d002      	beq.n	800ecb8 <ADC_ConfigureBoostMode+0x68>
 800ecb2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ecb6:	d16d      	bne.n	800ed94 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	685b      	ldr	r3, [r3, #4]
 800ecbc:	0c1b      	lsrs	r3, r3, #16
 800ecbe:	68fa      	ldr	r2, [r7, #12]
 800ecc0:	fbb2 f3f3 	udiv	r3, r2, r3
 800ecc4:	60fb      	str	r3, [r7, #12]
        break;
 800ecc6:	e068      	b.n	800ed9a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	089b      	lsrs	r3, r3, #2
 800eccc:	60fb      	str	r3, [r7, #12]
        break;
 800ecce:	e064      	b.n	800ed9a <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 800ecd0:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800ecd4:	f04f 0100 	mov.w	r1, #0
 800ecd8:	f008 fc6a 	bl	80175b0 <HAL_RCCEx_GetPeriphCLKFreq>
 800ecdc:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	685b      	ldr	r3, [r3, #4]
 800ece2:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800ece6:	d051      	beq.n	800ed8c <ADC_ConfigureBoostMode+0x13c>
 800ece8:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800ecec:	d854      	bhi.n	800ed98 <ADC_ConfigureBoostMode+0x148>
 800ecee:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800ecf2:	d047      	beq.n	800ed84 <ADC_ConfigureBoostMode+0x134>
 800ecf4:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800ecf8:	d84e      	bhi.n	800ed98 <ADC_ConfigureBoostMode+0x148>
 800ecfa:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800ecfe:	d03d      	beq.n	800ed7c <ADC_ConfigureBoostMode+0x12c>
 800ed00:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800ed04:	d848      	bhi.n	800ed98 <ADC_ConfigureBoostMode+0x148>
 800ed06:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ed0a:	d033      	beq.n	800ed74 <ADC_ConfigureBoostMode+0x124>
 800ed0c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ed10:	d842      	bhi.n	800ed98 <ADC_ConfigureBoostMode+0x148>
 800ed12:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800ed16:	d029      	beq.n	800ed6c <ADC_ConfigureBoostMode+0x11c>
 800ed18:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800ed1c:	d83c      	bhi.n	800ed98 <ADC_ConfigureBoostMode+0x148>
 800ed1e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800ed22:	d01a      	beq.n	800ed5a <ADC_ConfigureBoostMode+0x10a>
 800ed24:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800ed28:	d836      	bhi.n	800ed98 <ADC_ConfigureBoostMode+0x148>
 800ed2a:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800ed2e:	d014      	beq.n	800ed5a <ADC_ConfigureBoostMode+0x10a>
 800ed30:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800ed34:	d830      	bhi.n	800ed98 <ADC_ConfigureBoostMode+0x148>
 800ed36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ed3a:	d00e      	beq.n	800ed5a <ADC_ConfigureBoostMode+0x10a>
 800ed3c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ed40:	d82a      	bhi.n	800ed98 <ADC_ConfigureBoostMode+0x148>
 800ed42:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800ed46:	d008      	beq.n	800ed5a <ADC_ConfigureBoostMode+0x10a>
 800ed48:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800ed4c:	d824      	bhi.n	800ed98 <ADC_ConfigureBoostMode+0x148>
 800ed4e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ed52:	d002      	beq.n	800ed5a <ADC_ConfigureBoostMode+0x10a>
 800ed54:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800ed58:	d11e      	bne.n	800ed98 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	685b      	ldr	r3, [r3, #4]
 800ed5e:	0c9b      	lsrs	r3, r3, #18
 800ed60:	005b      	lsls	r3, r3, #1
 800ed62:	68fa      	ldr	r2, [r7, #12]
 800ed64:	fbb2 f3f3 	udiv	r3, r2, r3
 800ed68:	60fb      	str	r3, [r7, #12]
        break;
 800ed6a:	e016      	b.n	800ed9a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 800ed6c:	68fb      	ldr	r3, [r7, #12]
 800ed6e:	091b      	lsrs	r3, r3, #4
 800ed70:	60fb      	str	r3, [r7, #12]
        break;
 800ed72:	e012      	b.n	800ed9a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 800ed74:	68fb      	ldr	r3, [r7, #12]
 800ed76:	095b      	lsrs	r3, r3, #5
 800ed78:	60fb      	str	r3, [r7, #12]
        break;
 800ed7a:	e00e      	b.n	800ed9a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 800ed7c:	68fb      	ldr	r3, [r7, #12]
 800ed7e:	099b      	lsrs	r3, r3, #6
 800ed80:	60fb      	str	r3, [r7, #12]
        break;
 800ed82:	e00a      	b.n	800ed9a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 800ed84:	68fb      	ldr	r3, [r7, #12]
 800ed86:	09db      	lsrs	r3, r3, #7
 800ed88:	60fb      	str	r3, [r7, #12]
        break;
 800ed8a:	e006      	b.n	800ed9a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 800ed8c:	68fb      	ldr	r3, [r7, #12]
 800ed8e:	0a1b      	lsrs	r3, r3, #8
 800ed90:	60fb      	str	r3, [r7, #12]
        break;
 800ed92:	e002      	b.n	800ed9a <ADC_ConfigureBoostMode+0x14a>
        break;
 800ed94:	bf00      	nop
 800ed96:	e000      	b.n	800ed9a <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 800ed98:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 800ed9a:	f7fe fca1 	bl	800d6e0 <HAL_GetREVID>
 800ed9e:	4603      	mov	r3, r0
 800eda0:	f241 0203 	movw	r2, #4099	@ 0x1003
 800eda4:	4293      	cmp	r3, r2
 800eda6:	d815      	bhi.n	800edd4 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	4a2b      	ldr	r2, [pc, #172]	@ (800ee58 <ADC_ConfigureBoostMode+0x208>)
 800edac:	4293      	cmp	r3, r2
 800edae:	d908      	bls.n	800edc2 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	681b      	ldr	r3, [r3, #0]
 800edb4:	689a      	ldr	r2, [r3, #8]
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	681b      	ldr	r3, [r3, #0]
 800edba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800edbe:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 800edc0:	e03e      	b.n	800ee40 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	681b      	ldr	r3, [r3, #0]
 800edc6:	689a      	ldr	r2, [r3, #8]
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	681b      	ldr	r3, [r3, #0]
 800edcc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800edd0:	609a      	str	r2, [r3, #8]
}
 800edd2:	e035      	b.n	800ee40 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 800edd4:	68fb      	ldr	r3, [r7, #12]
 800edd6:	085b      	lsrs	r3, r3, #1
 800edd8:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 800edda:	68fb      	ldr	r3, [r7, #12]
 800eddc:	4a1f      	ldr	r2, [pc, #124]	@ (800ee5c <ADC_ConfigureBoostMode+0x20c>)
 800edde:	4293      	cmp	r3, r2
 800ede0:	d808      	bhi.n	800edf4 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800ede2:	687b      	ldr	r3, [r7, #4]
 800ede4:	681b      	ldr	r3, [r3, #0]
 800ede6:	689a      	ldr	r2, [r3, #8]
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	681b      	ldr	r3, [r3, #0]
 800edec:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800edf0:	609a      	str	r2, [r3, #8]
}
 800edf2:	e025      	b.n	800ee40 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 800edf4:	68fb      	ldr	r3, [r7, #12]
 800edf6:	4a1a      	ldr	r2, [pc, #104]	@ (800ee60 <ADC_ConfigureBoostMode+0x210>)
 800edf8:	4293      	cmp	r3, r2
 800edfa:	d80a      	bhi.n	800ee12 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	681b      	ldr	r3, [r3, #0]
 800ee00:	689b      	ldr	r3, [r3, #8]
 800ee02:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	681b      	ldr	r3, [r3, #0]
 800ee0a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ee0e:	609a      	str	r2, [r3, #8]
}
 800ee10:	e016      	b.n	800ee40 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 800ee12:	68fb      	ldr	r3, [r7, #12]
 800ee14:	4a13      	ldr	r2, [pc, #76]	@ (800ee64 <ADC_ConfigureBoostMode+0x214>)
 800ee16:	4293      	cmp	r3, r2
 800ee18:	d80a      	bhi.n	800ee30 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	681b      	ldr	r3, [r3, #0]
 800ee1e:	689b      	ldr	r3, [r3, #8]
 800ee20:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ee2c:	609a      	str	r2, [r3, #8]
}
 800ee2e:	e007      	b.n	800ee40 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	681b      	ldr	r3, [r3, #0]
 800ee34:	689a      	ldr	r2, [r3, #8]
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	681b      	ldr	r3, [r3, #0]
 800ee3a:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800ee3e:	609a      	str	r2, [r3, #8]
}
 800ee40:	bf00      	nop
 800ee42:	3710      	adds	r7, #16
 800ee44:	46bd      	mov	sp, r7
 800ee46:	bd80      	pop	{r7, pc}
 800ee48:	40022000 	.word	0x40022000
 800ee4c:	40022100 	.word	0x40022100
 800ee50:	40022300 	.word	0x40022300
 800ee54:	58026300 	.word	0x58026300
 800ee58:	01312d00 	.word	0x01312d00
 800ee5c:	005f5e10 	.word	0x005f5e10
 800ee60:	00bebc20 	.word	0x00bebc20
 800ee64:	017d7840 	.word	0x017d7840

0800ee68 <LL_ADC_IsEnabled>:
{
 800ee68:	b480      	push	{r7}
 800ee6a:	b083      	sub	sp, #12
 800ee6c:	af00      	add	r7, sp, #0
 800ee6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	689b      	ldr	r3, [r3, #8]
 800ee74:	f003 0301 	and.w	r3, r3, #1
 800ee78:	2b01      	cmp	r3, #1
 800ee7a:	d101      	bne.n	800ee80 <LL_ADC_IsEnabled+0x18>
 800ee7c:	2301      	movs	r3, #1
 800ee7e:	e000      	b.n	800ee82 <LL_ADC_IsEnabled+0x1a>
 800ee80:	2300      	movs	r3, #0
}
 800ee82:	4618      	mov	r0, r3
 800ee84:	370c      	adds	r7, #12
 800ee86:	46bd      	mov	sp, r7
 800ee88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee8c:	4770      	bx	lr
	...

0800ee90 <LL_ADC_StartCalibration>:
{
 800ee90:	b480      	push	{r7}
 800ee92:	b085      	sub	sp, #20
 800ee94:	af00      	add	r7, sp, #0
 800ee96:	60f8      	str	r0, [r7, #12]
 800ee98:	60b9      	str	r1, [r7, #8]
 800ee9a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800ee9c:	68fb      	ldr	r3, [r7, #12]
 800ee9e:	689a      	ldr	r2, [r3, #8]
 800eea0:	4b09      	ldr	r3, [pc, #36]	@ (800eec8 <LL_ADC_StartCalibration+0x38>)
 800eea2:	4013      	ands	r3, r2
 800eea4:	68ba      	ldr	r2, [r7, #8]
 800eea6:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 800eeaa:	687a      	ldr	r2, [r7, #4]
 800eeac:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800eeb0:	430a      	orrs	r2, r1
 800eeb2:	4313      	orrs	r3, r2
 800eeb4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800eeb8:	68fb      	ldr	r3, [r7, #12]
 800eeba:	609a      	str	r2, [r3, #8]
}
 800eebc:	bf00      	nop
 800eebe:	3714      	adds	r7, #20
 800eec0:	46bd      	mov	sp, r7
 800eec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eec6:	4770      	bx	lr
 800eec8:	3ffeffc0 	.word	0x3ffeffc0

0800eecc <LL_ADC_IsCalibrationOnGoing>:
{
 800eecc:	b480      	push	{r7}
 800eece:	b083      	sub	sp, #12
 800eed0:	af00      	add	r7, sp, #0
 800eed2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	689b      	ldr	r3, [r3, #8]
 800eed8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800eedc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800eee0:	d101      	bne.n	800eee6 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800eee2:	2301      	movs	r3, #1
 800eee4:	e000      	b.n	800eee8 <LL_ADC_IsCalibrationOnGoing+0x1c>
 800eee6:	2300      	movs	r3, #0
}
 800eee8:	4618      	mov	r0, r3
 800eeea:	370c      	adds	r7, #12
 800eeec:	46bd      	mov	sp, r7
 800eeee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eef2:	4770      	bx	lr

0800eef4 <LL_ADC_REG_IsConversionOngoing>:
{
 800eef4:	b480      	push	{r7}
 800eef6:	b083      	sub	sp, #12
 800eef8:	af00      	add	r7, sp, #0
 800eefa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	689b      	ldr	r3, [r3, #8]
 800ef00:	f003 0304 	and.w	r3, r3, #4
 800ef04:	2b04      	cmp	r3, #4
 800ef06:	d101      	bne.n	800ef0c <LL_ADC_REG_IsConversionOngoing+0x18>
 800ef08:	2301      	movs	r3, #1
 800ef0a:	e000      	b.n	800ef0e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800ef0c:	2300      	movs	r3, #0
}
 800ef0e:	4618      	mov	r0, r3
 800ef10:	370c      	adds	r7, #12
 800ef12:	46bd      	mov	sp, r7
 800ef14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef18:	4770      	bx	lr
	...

0800ef1c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 800ef1c:	b580      	push	{r7, lr}
 800ef1e:	b086      	sub	sp, #24
 800ef20:	af00      	add	r7, sp, #0
 800ef22:	60f8      	str	r0, [r7, #12]
 800ef24:	60b9      	str	r1, [r7, #8]
 800ef26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800ef28:	2300      	movs	r3, #0
 800ef2a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800ef2c:	68fb      	ldr	r3, [r7, #12]
 800ef2e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800ef32:	2b01      	cmp	r3, #1
 800ef34:	d101      	bne.n	800ef3a <HAL_ADCEx_Calibration_Start+0x1e>
 800ef36:	2302      	movs	r3, #2
 800ef38:	e04c      	b.n	800efd4 <HAL_ADCEx_Calibration_Start+0xb8>
 800ef3a:	68fb      	ldr	r3, [r7, #12]
 800ef3c:	2201      	movs	r2, #1
 800ef3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800ef42:	68f8      	ldr	r0, [r7, #12]
 800ef44:	f7ff fd90 	bl	800ea68 <ADC_Disable>
 800ef48:	4603      	mov	r3, r0
 800ef4a:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800ef4c:	7dfb      	ldrb	r3, [r7, #23]
 800ef4e:	2b00      	cmp	r3, #0
 800ef50:	d135      	bne.n	800efbe <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800ef52:	68fb      	ldr	r3, [r7, #12]
 800ef54:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ef56:	4b21      	ldr	r3, [pc, #132]	@ (800efdc <HAL_ADCEx_Calibration_Start+0xc0>)
 800ef58:	4013      	ands	r3, r2
 800ef5a:	f043 0202 	orr.w	r2, r3, #2
 800ef5e:	68fb      	ldr	r3, [r7, #12]
 800ef60:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 800ef62:	68fb      	ldr	r3, [r7, #12]
 800ef64:	681b      	ldr	r3, [r3, #0]
 800ef66:	687a      	ldr	r2, [r7, #4]
 800ef68:	68b9      	ldr	r1, [r7, #8]
 800ef6a:	4618      	mov	r0, r3
 800ef6c:	f7ff ff90 	bl	800ee90 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800ef70:	e014      	b.n	800ef9c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800ef72:	693b      	ldr	r3, [r7, #16]
 800ef74:	3301      	adds	r3, #1
 800ef76:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800ef78:	693b      	ldr	r3, [r7, #16]
 800ef7a:	4a19      	ldr	r2, [pc, #100]	@ (800efe0 <HAL_ADCEx_Calibration_Start+0xc4>)
 800ef7c:	4293      	cmp	r3, r2
 800ef7e:	d30d      	bcc.n	800ef9c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800ef80:	68fb      	ldr	r3, [r7, #12]
 800ef82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ef84:	f023 0312 	bic.w	r3, r3, #18
 800ef88:	f043 0210 	orr.w	r2, r3, #16
 800ef8c:	68fb      	ldr	r3, [r7, #12]
 800ef8e:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800ef90:	68fb      	ldr	r3, [r7, #12]
 800ef92:	2200      	movs	r2, #0
 800ef94:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 800ef98:	2301      	movs	r3, #1
 800ef9a:	e01b      	b.n	800efd4 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800ef9c:	68fb      	ldr	r3, [r7, #12]
 800ef9e:	681b      	ldr	r3, [r3, #0]
 800efa0:	4618      	mov	r0, r3
 800efa2:	f7ff ff93 	bl	800eecc <LL_ADC_IsCalibrationOnGoing>
 800efa6:	4603      	mov	r3, r0
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	d1e2      	bne.n	800ef72 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800efac:	68fb      	ldr	r3, [r7, #12]
 800efae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800efb0:	f023 0303 	bic.w	r3, r3, #3
 800efb4:	f043 0201 	orr.w	r2, r3, #1
 800efb8:	68fb      	ldr	r3, [r7, #12]
 800efba:	655a      	str	r2, [r3, #84]	@ 0x54
 800efbc:	e005      	b.n	800efca <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800efbe:	68fb      	ldr	r3, [r7, #12]
 800efc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800efc2:	f043 0210 	orr.w	r2, r3, #16
 800efc6:	68fb      	ldr	r3, [r7, #12]
 800efc8:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800efca:	68fb      	ldr	r3, [r7, #12]
 800efcc:	2200      	movs	r2, #0
 800efce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800efd2:	7dfb      	ldrb	r3, [r7, #23]
}
 800efd4:	4618      	mov	r0, r3
 800efd6:	3718      	adds	r7, #24
 800efd8:	46bd      	mov	sp, r7
 800efda:	bd80      	pop	{r7, pc}
 800efdc:	ffffeefd 	.word	0xffffeefd
 800efe0:	25c3f800 	.word	0x25c3f800

0800efe4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800efe4:	b590      	push	{r4, r7, lr}
 800efe6:	b09f      	sub	sp, #124	@ 0x7c
 800efe8:	af00      	add	r7, sp, #0
 800efea:	6078      	str	r0, [r7, #4]
 800efec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800efee:	2300      	movs	r3, #0
 800eff0:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800effa:	2b01      	cmp	r3, #1
 800effc:	d101      	bne.n	800f002 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800effe:	2302      	movs	r3, #2
 800f000:	e0be      	b.n	800f180 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	2201      	movs	r2, #1
 800f006:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800f00a:	2300      	movs	r3, #0
 800f00c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800f00e:	2300      	movs	r3, #0
 800f010:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	4a5c      	ldr	r2, [pc, #368]	@ (800f188 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800f018:	4293      	cmp	r3, r2
 800f01a:	d102      	bne.n	800f022 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800f01c:	4b5b      	ldr	r3, [pc, #364]	@ (800f18c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800f01e:	60bb      	str	r3, [r7, #8]
 800f020:	e001      	b.n	800f026 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800f022:	2300      	movs	r3, #0
 800f024:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800f026:	68bb      	ldr	r3, [r7, #8]
 800f028:	2b00      	cmp	r3, #0
 800f02a:	d10b      	bne.n	800f044 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f030:	f043 0220 	orr.w	r2, r3, #32
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	2200      	movs	r2, #0
 800f03c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 800f040:	2301      	movs	r3, #1
 800f042:	e09d      	b.n	800f180 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800f044:	68bb      	ldr	r3, [r7, #8]
 800f046:	4618      	mov	r0, r3
 800f048:	f7ff ff54 	bl	800eef4 <LL_ADC_REG_IsConversionOngoing>
 800f04c:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	4618      	mov	r0, r3
 800f054:	f7ff ff4e 	bl	800eef4 <LL_ADC_REG_IsConversionOngoing>
 800f058:	4603      	mov	r3, r0
 800f05a:	2b00      	cmp	r3, #0
 800f05c:	d17f      	bne.n	800f15e <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800f05e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f060:	2b00      	cmp	r3, #0
 800f062:	d17c      	bne.n	800f15e <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	681b      	ldr	r3, [r3, #0]
 800f068:	4a47      	ldr	r2, [pc, #284]	@ (800f188 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800f06a:	4293      	cmp	r3, r2
 800f06c:	d004      	beq.n	800f078 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	681b      	ldr	r3, [r3, #0]
 800f072:	4a46      	ldr	r2, [pc, #280]	@ (800f18c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800f074:	4293      	cmp	r3, r2
 800f076:	d101      	bne.n	800f07c <HAL_ADCEx_MultiModeConfigChannel+0x98>
 800f078:	4b45      	ldr	r3, [pc, #276]	@ (800f190 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800f07a:	e000      	b.n	800f07e <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 800f07c:	4b45      	ldr	r3, [pc, #276]	@ (800f194 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800f07e:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800f080:	683b      	ldr	r3, [r7, #0]
 800f082:	681b      	ldr	r3, [r3, #0]
 800f084:	2b00      	cmp	r3, #0
 800f086:	d039      	beq.n	800f0fc <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 800f088:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f08a:	689b      	ldr	r3, [r3, #8]
 800f08c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800f090:	683b      	ldr	r3, [r7, #0]
 800f092:	685b      	ldr	r3, [r3, #4]
 800f094:	431a      	orrs	r2, r3
 800f096:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f098:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	681b      	ldr	r3, [r3, #0]
 800f09e:	4a3a      	ldr	r2, [pc, #232]	@ (800f188 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800f0a0:	4293      	cmp	r3, r2
 800f0a2:	d004      	beq.n	800f0ae <HAL_ADCEx_MultiModeConfigChannel+0xca>
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	681b      	ldr	r3, [r3, #0]
 800f0a8:	4a38      	ldr	r2, [pc, #224]	@ (800f18c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800f0aa:	4293      	cmp	r3, r2
 800f0ac:	d10e      	bne.n	800f0cc <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800f0ae:	4836      	ldr	r0, [pc, #216]	@ (800f188 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800f0b0:	f7ff feda 	bl	800ee68 <LL_ADC_IsEnabled>
 800f0b4:	4604      	mov	r4, r0
 800f0b6:	4835      	ldr	r0, [pc, #212]	@ (800f18c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800f0b8:	f7ff fed6 	bl	800ee68 <LL_ADC_IsEnabled>
 800f0bc:	4603      	mov	r3, r0
 800f0be:	4323      	orrs	r3, r4
 800f0c0:	2b00      	cmp	r3, #0
 800f0c2:	bf0c      	ite	eq
 800f0c4:	2301      	moveq	r3, #1
 800f0c6:	2300      	movne	r3, #0
 800f0c8:	b2db      	uxtb	r3, r3
 800f0ca:	e008      	b.n	800f0de <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 800f0cc:	4832      	ldr	r0, [pc, #200]	@ (800f198 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 800f0ce:	f7ff fecb 	bl	800ee68 <LL_ADC_IsEnabled>
 800f0d2:	4603      	mov	r3, r0
 800f0d4:	2b00      	cmp	r3, #0
 800f0d6:	bf0c      	ite	eq
 800f0d8:	2301      	moveq	r3, #1
 800f0da:	2300      	movne	r3, #0
 800f0dc:	b2db      	uxtb	r3, r3
 800f0de:	2b00      	cmp	r3, #0
 800f0e0:	d047      	beq.n	800f172 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800f0e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f0e4:	689a      	ldr	r2, [r3, #8]
 800f0e6:	4b2d      	ldr	r3, [pc, #180]	@ (800f19c <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800f0e8:	4013      	ands	r3, r2
 800f0ea:	683a      	ldr	r2, [r7, #0]
 800f0ec:	6811      	ldr	r1, [r2, #0]
 800f0ee:	683a      	ldr	r2, [r7, #0]
 800f0f0:	6892      	ldr	r2, [r2, #8]
 800f0f2:	430a      	orrs	r2, r1
 800f0f4:	431a      	orrs	r2, r3
 800f0f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f0f8:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800f0fa:	e03a      	b.n	800f172 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 800f0fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f0fe:	689b      	ldr	r3, [r3, #8]
 800f100:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800f104:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f106:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	681b      	ldr	r3, [r3, #0]
 800f10c:	4a1e      	ldr	r2, [pc, #120]	@ (800f188 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800f10e:	4293      	cmp	r3, r2
 800f110:	d004      	beq.n	800f11c <HAL_ADCEx_MultiModeConfigChannel+0x138>
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	4a1d      	ldr	r2, [pc, #116]	@ (800f18c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800f118:	4293      	cmp	r3, r2
 800f11a:	d10e      	bne.n	800f13a <HAL_ADCEx_MultiModeConfigChannel+0x156>
 800f11c:	481a      	ldr	r0, [pc, #104]	@ (800f188 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800f11e:	f7ff fea3 	bl	800ee68 <LL_ADC_IsEnabled>
 800f122:	4604      	mov	r4, r0
 800f124:	4819      	ldr	r0, [pc, #100]	@ (800f18c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800f126:	f7ff fe9f 	bl	800ee68 <LL_ADC_IsEnabled>
 800f12a:	4603      	mov	r3, r0
 800f12c:	4323      	orrs	r3, r4
 800f12e:	2b00      	cmp	r3, #0
 800f130:	bf0c      	ite	eq
 800f132:	2301      	moveq	r3, #1
 800f134:	2300      	movne	r3, #0
 800f136:	b2db      	uxtb	r3, r3
 800f138:	e008      	b.n	800f14c <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800f13a:	4817      	ldr	r0, [pc, #92]	@ (800f198 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 800f13c:	f7ff fe94 	bl	800ee68 <LL_ADC_IsEnabled>
 800f140:	4603      	mov	r3, r0
 800f142:	2b00      	cmp	r3, #0
 800f144:	bf0c      	ite	eq
 800f146:	2301      	moveq	r3, #1
 800f148:	2300      	movne	r3, #0
 800f14a:	b2db      	uxtb	r3, r3
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	d010      	beq.n	800f172 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800f150:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f152:	689a      	ldr	r2, [r3, #8]
 800f154:	4b11      	ldr	r3, [pc, #68]	@ (800f19c <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800f156:	4013      	ands	r3, r2
 800f158:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f15a:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800f15c:	e009      	b.n	800f172 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800f15e:	687b      	ldr	r3, [r7, #4]
 800f160:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f162:	f043 0220 	orr.w	r2, r3, #32
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800f16a:	2301      	movs	r3, #1
 800f16c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 800f170:	e000      	b.n	800f174 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800f172:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	2200      	movs	r2, #0
 800f178:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800f17c:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 800f180:	4618      	mov	r0, r3
 800f182:	377c      	adds	r7, #124	@ 0x7c
 800f184:	46bd      	mov	sp, r7
 800f186:	bd90      	pop	{r4, r7, pc}
 800f188:	40022000 	.word	0x40022000
 800f18c:	40022100 	.word	0x40022100
 800f190:	40022300 	.word	0x40022300
 800f194:	58026300 	.word	0x58026300
 800f198:	58026000 	.word	0x58026000
 800f19c:	fffff0e0 	.word	0xfffff0e0

0800f1a0 <__NVIC_SetPriorityGrouping>:
{
 800f1a0:	b480      	push	{r7}
 800f1a2:	b085      	sub	sp, #20
 800f1a4:	af00      	add	r7, sp, #0
 800f1a6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	f003 0307 	and.w	r3, r3, #7
 800f1ae:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800f1b0:	4b0b      	ldr	r3, [pc, #44]	@ (800f1e0 <__NVIC_SetPriorityGrouping+0x40>)
 800f1b2:	68db      	ldr	r3, [r3, #12]
 800f1b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800f1b6:	68ba      	ldr	r2, [r7, #8]
 800f1b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800f1bc:	4013      	ands	r3, r2
 800f1be:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800f1c0:	68fb      	ldr	r3, [r7, #12]
 800f1c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800f1c4:	68bb      	ldr	r3, [r7, #8]
 800f1c6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800f1c8:	4b06      	ldr	r3, [pc, #24]	@ (800f1e4 <__NVIC_SetPriorityGrouping+0x44>)
 800f1ca:	4313      	orrs	r3, r2
 800f1cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800f1ce:	4a04      	ldr	r2, [pc, #16]	@ (800f1e0 <__NVIC_SetPriorityGrouping+0x40>)
 800f1d0:	68bb      	ldr	r3, [r7, #8]
 800f1d2:	60d3      	str	r3, [r2, #12]
}
 800f1d4:	bf00      	nop
 800f1d6:	3714      	adds	r7, #20
 800f1d8:	46bd      	mov	sp, r7
 800f1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1de:	4770      	bx	lr
 800f1e0:	e000ed00 	.word	0xe000ed00
 800f1e4:	05fa0000 	.word	0x05fa0000

0800f1e8 <__NVIC_GetPriorityGrouping>:
{
 800f1e8:	b480      	push	{r7}
 800f1ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800f1ec:	4b04      	ldr	r3, [pc, #16]	@ (800f200 <__NVIC_GetPriorityGrouping+0x18>)
 800f1ee:	68db      	ldr	r3, [r3, #12]
 800f1f0:	0a1b      	lsrs	r3, r3, #8
 800f1f2:	f003 0307 	and.w	r3, r3, #7
}
 800f1f6:	4618      	mov	r0, r3
 800f1f8:	46bd      	mov	sp, r7
 800f1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1fe:	4770      	bx	lr
 800f200:	e000ed00 	.word	0xe000ed00

0800f204 <__NVIC_EnableIRQ>:
{
 800f204:	b480      	push	{r7}
 800f206:	b083      	sub	sp, #12
 800f208:	af00      	add	r7, sp, #0
 800f20a:	4603      	mov	r3, r0
 800f20c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800f20e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f212:	2b00      	cmp	r3, #0
 800f214:	db0b      	blt.n	800f22e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800f216:	88fb      	ldrh	r3, [r7, #6]
 800f218:	f003 021f 	and.w	r2, r3, #31
 800f21c:	4907      	ldr	r1, [pc, #28]	@ (800f23c <__NVIC_EnableIRQ+0x38>)
 800f21e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f222:	095b      	lsrs	r3, r3, #5
 800f224:	2001      	movs	r0, #1
 800f226:	fa00 f202 	lsl.w	r2, r0, r2
 800f22a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800f22e:	bf00      	nop
 800f230:	370c      	adds	r7, #12
 800f232:	46bd      	mov	sp, r7
 800f234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f238:	4770      	bx	lr
 800f23a:	bf00      	nop
 800f23c:	e000e100 	.word	0xe000e100

0800f240 <__NVIC_SetPriority>:
{
 800f240:	b480      	push	{r7}
 800f242:	b083      	sub	sp, #12
 800f244:	af00      	add	r7, sp, #0
 800f246:	4603      	mov	r3, r0
 800f248:	6039      	str	r1, [r7, #0]
 800f24a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800f24c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f250:	2b00      	cmp	r3, #0
 800f252:	db0a      	blt.n	800f26a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f254:	683b      	ldr	r3, [r7, #0]
 800f256:	b2da      	uxtb	r2, r3
 800f258:	490c      	ldr	r1, [pc, #48]	@ (800f28c <__NVIC_SetPriority+0x4c>)
 800f25a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f25e:	0112      	lsls	r2, r2, #4
 800f260:	b2d2      	uxtb	r2, r2
 800f262:	440b      	add	r3, r1
 800f264:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800f268:	e00a      	b.n	800f280 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f26a:	683b      	ldr	r3, [r7, #0]
 800f26c:	b2da      	uxtb	r2, r3
 800f26e:	4908      	ldr	r1, [pc, #32]	@ (800f290 <__NVIC_SetPriority+0x50>)
 800f270:	88fb      	ldrh	r3, [r7, #6]
 800f272:	f003 030f 	and.w	r3, r3, #15
 800f276:	3b04      	subs	r3, #4
 800f278:	0112      	lsls	r2, r2, #4
 800f27a:	b2d2      	uxtb	r2, r2
 800f27c:	440b      	add	r3, r1
 800f27e:	761a      	strb	r2, [r3, #24]
}
 800f280:	bf00      	nop
 800f282:	370c      	adds	r7, #12
 800f284:	46bd      	mov	sp, r7
 800f286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f28a:	4770      	bx	lr
 800f28c:	e000e100 	.word	0xe000e100
 800f290:	e000ed00 	.word	0xe000ed00

0800f294 <NVIC_EncodePriority>:
{
 800f294:	b480      	push	{r7}
 800f296:	b089      	sub	sp, #36	@ 0x24
 800f298:	af00      	add	r7, sp, #0
 800f29a:	60f8      	str	r0, [r7, #12]
 800f29c:	60b9      	str	r1, [r7, #8]
 800f29e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	f003 0307 	and.w	r3, r3, #7
 800f2a6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800f2a8:	69fb      	ldr	r3, [r7, #28]
 800f2aa:	f1c3 0307 	rsb	r3, r3, #7
 800f2ae:	2b04      	cmp	r3, #4
 800f2b0:	bf28      	it	cs
 800f2b2:	2304      	movcs	r3, #4
 800f2b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800f2b6:	69fb      	ldr	r3, [r7, #28]
 800f2b8:	3304      	adds	r3, #4
 800f2ba:	2b06      	cmp	r3, #6
 800f2bc:	d902      	bls.n	800f2c4 <NVIC_EncodePriority+0x30>
 800f2be:	69fb      	ldr	r3, [r7, #28]
 800f2c0:	3b03      	subs	r3, #3
 800f2c2:	e000      	b.n	800f2c6 <NVIC_EncodePriority+0x32>
 800f2c4:	2300      	movs	r3, #0
 800f2c6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800f2c8:	f04f 32ff 	mov.w	r2, #4294967295
 800f2cc:	69bb      	ldr	r3, [r7, #24]
 800f2ce:	fa02 f303 	lsl.w	r3, r2, r3
 800f2d2:	43da      	mvns	r2, r3
 800f2d4:	68bb      	ldr	r3, [r7, #8]
 800f2d6:	401a      	ands	r2, r3
 800f2d8:	697b      	ldr	r3, [r7, #20]
 800f2da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800f2dc:	f04f 31ff 	mov.w	r1, #4294967295
 800f2e0:	697b      	ldr	r3, [r7, #20]
 800f2e2:	fa01 f303 	lsl.w	r3, r1, r3
 800f2e6:	43d9      	mvns	r1, r3
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800f2ec:	4313      	orrs	r3, r2
}
 800f2ee:	4618      	mov	r0, r3
 800f2f0:	3724      	adds	r7, #36	@ 0x24
 800f2f2:	46bd      	mov	sp, r7
 800f2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2f8:	4770      	bx	lr
	...

0800f2fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800f2fc:	b580      	push	{r7, lr}
 800f2fe:	b082      	sub	sp, #8
 800f300:	af00      	add	r7, sp, #0
 800f302:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	3b01      	subs	r3, #1
 800f308:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f30c:	d301      	bcc.n	800f312 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800f30e:	2301      	movs	r3, #1
 800f310:	e00f      	b.n	800f332 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800f312:	4a0a      	ldr	r2, [pc, #40]	@ (800f33c <SysTick_Config+0x40>)
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	3b01      	subs	r3, #1
 800f318:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800f31a:	210f      	movs	r1, #15
 800f31c:	f04f 30ff 	mov.w	r0, #4294967295
 800f320:	f7ff ff8e 	bl	800f240 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800f324:	4b05      	ldr	r3, [pc, #20]	@ (800f33c <SysTick_Config+0x40>)
 800f326:	2200      	movs	r2, #0
 800f328:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800f32a:	4b04      	ldr	r3, [pc, #16]	@ (800f33c <SysTick_Config+0x40>)
 800f32c:	2207      	movs	r2, #7
 800f32e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800f330:	2300      	movs	r3, #0
}
 800f332:	4618      	mov	r0, r3
 800f334:	3708      	adds	r7, #8
 800f336:	46bd      	mov	sp, r7
 800f338:	bd80      	pop	{r7, pc}
 800f33a:	bf00      	nop
 800f33c:	e000e010 	.word	0xe000e010

0800f340 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800f340:	b580      	push	{r7, lr}
 800f342:	b082      	sub	sp, #8
 800f344:	af00      	add	r7, sp, #0
 800f346:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800f348:	6878      	ldr	r0, [r7, #4]
 800f34a:	f7ff ff29 	bl	800f1a0 <__NVIC_SetPriorityGrouping>
}
 800f34e:	bf00      	nop
 800f350:	3708      	adds	r7, #8
 800f352:	46bd      	mov	sp, r7
 800f354:	bd80      	pop	{r7, pc}

0800f356 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800f356:	b580      	push	{r7, lr}
 800f358:	b086      	sub	sp, #24
 800f35a:	af00      	add	r7, sp, #0
 800f35c:	4603      	mov	r3, r0
 800f35e:	60b9      	str	r1, [r7, #8]
 800f360:	607a      	str	r2, [r7, #4]
 800f362:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800f364:	f7ff ff40 	bl	800f1e8 <__NVIC_GetPriorityGrouping>
 800f368:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800f36a:	687a      	ldr	r2, [r7, #4]
 800f36c:	68b9      	ldr	r1, [r7, #8]
 800f36e:	6978      	ldr	r0, [r7, #20]
 800f370:	f7ff ff90 	bl	800f294 <NVIC_EncodePriority>
 800f374:	4602      	mov	r2, r0
 800f376:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800f37a:	4611      	mov	r1, r2
 800f37c:	4618      	mov	r0, r3
 800f37e:	f7ff ff5f 	bl	800f240 <__NVIC_SetPriority>
}
 800f382:	bf00      	nop
 800f384:	3718      	adds	r7, #24
 800f386:	46bd      	mov	sp, r7
 800f388:	bd80      	pop	{r7, pc}

0800f38a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800f38a:	b580      	push	{r7, lr}
 800f38c:	b082      	sub	sp, #8
 800f38e:	af00      	add	r7, sp, #0
 800f390:	4603      	mov	r3, r0
 800f392:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800f394:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f398:	4618      	mov	r0, r3
 800f39a:	f7ff ff33 	bl	800f204 <__NVIC_EnableIRQ>
}
 800f39e:	bf00      	nop
 800f3a0:	3708      	adds	r7, #8
 800f3a2:	46bd      	mov	sp, r7
 800f3a4:	bd80      	pop	{r7, pc}

0800f3a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800f3a6:	b580      	push	{r7, lr}
 800f3a8:	b082      	sub	sp, #8
 800f3aa:	af00      	add	r7, sp, #0
 800f3ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800f3ae:	6878      	ldr	r0, [r7, #4]
 800f3b0:	f7ff ffa4 	bl	800f2fc <SysTick_Config>
 800f3b4:	4603      	mov	r3, r0
}
 800f3b6:	4618      	mov	r0, r3
 800f3b8:	3708      	adds	r7, #8
 800f3ba:	46bd      	mov	sp, r7
 800f3bc:	bd80      	pop	{r7, pc}
	...

0800f3c0 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800f3c0:	b480      	push	{r7}
 800f3c2:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 800f3c4:	f3bf 8f5f 	dmb	sy
}
 800f3c8:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800f3ca:	4b07      	ldr	r3, [pc, #28]	@ (800f3e8 <HAL_MPU_Disable+0x28>)
 800f3cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f3ce:	4a06      	ldr	r2, [pc, #24]	@ (800f3e8 <HAL_MPU_Disable+0x28>)
 800f3d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f3d4:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800f3d6:	4b05      	ldr	r3, [pc, #20]	@ (800f3ec <HAL_MPU_Disable+0x2c>)
 800f3d8:	2200      	movs	r2, #0
 800f3da:	605a      	str	r2, [r3, #4]
}
 800f3dc:	bf00      	nop
 800f3de:	46bd      	mov	sp, r7
 800f3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3e4:	4770      	bx	lr
 800f3e6:	bf00      	nop
 800f3e8:	e000ed00 	.word	0xe000ed00
 800f3ec:	e000ed90 	.word	0xe000ed90

0800f3f0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800f3f0:	b480      	push	{r7}
 800f3f2:	b083      	sub	sp, #12
 800f3f4:	af00      	add	r7, sp, #0
 800f3f6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800f3f8:	4a0b      	ldr	r2, [pc, #44]	@ (800f428 <HAL_MPU_Enable+0x38>)
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	f043 0301 	orr.w	r3, r3, #1
 800f400:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800f402:	4b0a      	ldr	r3, [pc, #40]	@ (800f42c <HAL_MPU_Enable+0x3c>)
 800f404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f406:	4a09      	ldr	r2, [pc, #36]	@ (800f42c <HAL_MPU_Enable+0x3c>)
 800f408:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800f40c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800f40e:	f3bf 8f4f 	dsb	sy
}
 800f412:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800f414:	f3bf 8f6f 	isb	sy
}
 800f418:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800f41a:	bf00      	nop
 800f41c:	370c      	adds	r7, #12
 800f41e:	46bd      	mov	sp, r7
 800f420:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f424:	4770      	bx	lr
 800f426:	bf00      	nop
 800f428:	e000ed90 	.word	0xe000ed90
 800f42c:	e000ed00 	.word	0xe000ed00

0800f430 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 800f430:	b480      	push	{r7}
 800f432:	b083      	sub	sp, #12
 800f434:	af00      	add	r7, sp, #0
 800f436:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	785a      	ldrb	r2, [r3, #1]
 800f43c:	4b1b      	ldr	r3, [pc, #108]	@ (800f4ac <HAL_MPU_ConfigRegion+0x7c>)
 800f43e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800f440:	4b1a      	ldr	r3, [pc, #104]	@ (800f4ac <HAL_MPU_ConfigRegion+0x7c>)
 800f442:	691b      	ldr	r3, [r3, #16]
 800f444:	4a19      	ldr	r2, [pc, #100]	@ (800f4ac <HAL_MPU_ConfigRegion+0x7c>)
 800f446:	f023 0301 	bic.w	r3, r3, #1
 800f44a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800f44c:	4a17      	ldr	r2, [pc, #92]	@ (800f4ac <HAL_MPU_ConfigRegion+0x7c>)
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	685b      	ldr	r3, [r3, #4]
 800f452:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	7b1b      	ldrb	r3, [r3, #12]
 800f458:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	7adb      	ldrb	r3, [r3, #11]
 800f45e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800f460:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	7a9b      	ldrb	r3, [r3, #10]
 800f466:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800f468:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	7b5b      	ldrb	r3, [r3, #13]
 800f46e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800f470:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	7b9b      	ldrb	r3, [r3, #14]
 800f476:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800f478:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	7bdb      	ldrb	r3, [r3, #15]
 800f47e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800f480:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	7a5b      	ldrb	r3, [r3, #9]
 800f486:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800f488:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	7a1b      	ldrb	r3, [r3, #8]
 800f48e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800f490:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800f492:	687a      	ldr	r2, [r7, #4]
 800f494:	7812      	ldrb	r2, [r2, #0]
 800f496:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800f498:	4a04      	ldr	r2, [pc, #16]	@ (800f4ac <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800f49a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800f49c:	6113      	str	r3, [r2, #16]
}
 800f49e:	bf00      	nop
 800f4a0:	370c      	adds	r7, #12
 800f4a2:	46bd      	mov	sp, r7
 800f4a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4a8:	4770      	bx	lr
 800f4aa:	bf00      	nop
 800f4ac:	e000ed90 	.word	0xe000ed90

0800f4b0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800f4b0:	b580      	push	{r7, lr}
 800f4b2:	b086      	sub	sp, #24
 800f4b4:	af00      	add	r7, sp, #0
 800f4b6:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800f4b8:	f7fe f8e2 	bl	800d680 <HAL_GetTick>
 800f4bc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	2b00      	cmp	r3, #0
 800f4c2:	d101      	bne.n	800f4c8 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800f4c4:	2301      	movs	r3, #1
 800f4c6:	e316      	b.n	800faf6 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	681b      	ldr	r3, [r3, #0]
 800f4cc:	4a66      	ldr	r2, [pc, #408]	@ (800f668 <HAL_DMA_Init+0x1b8>)
 800f4ce:	4293      	cmp	r3, r2
 800f4d0:	d04a      	beq.n	800f568 <HAL_DMA_Init+0xb8>
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	4a65      	ldr	r2, [pc, #404]	@ (800f66c <HAL_DMA_Init+0x1bc>)
 800f4d8:	4293      	cmp	r3, r2
 800f4da:	d045      	beq.n	800f568 <HAL_DMA_Init+0xb8>
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	681b      	ldr	r3, [r3, #0]
 800f4e0:	4a63      	ldr	r2, [pc, #396]	@ (800f670 <HAL_DMA_Init+0x1c0>)
 800f4e2:	4293      	cmp	r3, r2
 800f4e4:	d040      	beq.n	800f568 <HAL_DMA_Init+0xb8>
 800f4e6:	687b      	ldr	r3, [r7, #4]
 800f4e8:	681b      	ldr	r3, [r3, #0]
 800f4ea:	4a62      	ldr	r2, [pc, #392]	@ (800f674 <HAL_DMA_Init+0x1c4>)
 800f4ec:	4293      	cmp	r3, r2
 800f4ee:	d03b      	beq.n	800f568 <HAL_DMA_Init+0xb8>
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	681b      	ldr	r3, [r3, #0]
 800f4f4:	4a60      	ldr	r2, [pc, #384]	@ (800f678 <HAL_DMA_Init+0x1c8>)
 800f4f6:	4293      	cmp	r3, r2
 800f4f8:	d036      	beq.n	800f568 <HAL_DMA_Init+0xb8>
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	681b      	ldr	r3, [r3, #0]
 800f4fe:	4a5f      	ldr	r2, [pc, #380]	@ (800f67c <HAL_DMA_Init+0x1cc>)
 800f500:	4293      	cmp	r3, r2
 800f502:	d031      	beq.n	800f568 <HAL_DMA_Init+0xb8>
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	681b      	ldr	r3, [r3, #0]
 800f508:	4a5d      	ldr	r2, [pc, #372]	@ (800f680 <HAL_DMA_Init+0x1d0>)
 800f50a:	4293      	cmp	r3, r2
 800f50c:	d02c      	beq.n	800f568 <HAL_DMA_Init+0xb8>
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	681b      	ldr	r3, [r3, #0]
 800f512:	4a5c      	ldr	r2, [pc, #368]	@ (800f684 <HAL_DMA_Init+0x1d4>)
 800f514:	4293      	cmp	r3, r2
 800f516:	d027      	beq.n	800f568 <HAL_DMA_Init+0xb8>
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	681b      	ldr	r3, [r3, #0]
 800f51c:	4a5a      	ldr	r2, [pc, #360]	@ (800f688 <HAL_DMA_Init+0x1d8>)
 800f51e:	4293      	cmp	r3, r2
 800f520:	d022      	beq.n	800f568 <HAL_DMA_Init+0xb8>
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	681b      	ldr	r3, [r3, #0]
 800f526:	4a59      	ldr	r2, [pc, #356]	@ (800f68c <HAL_DMA_Init+0x1dc>)
 800f528:	4293      	cmp	r3, r2
 800f52a:	d01d      	beq.n	800f568 <HAL_DMA_Init+0xb8>
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	681b      	ldr	r3, [r3, #0]
 800f530:	4a57      	ldr	r2, [pc, #348]	@ (800f690 <HAL_DMA_Init+0x1e0>)
 800f532:	4293      	cmp	r3, r2
 800f534:	d018      	beq.n	800f568 <HAL_DMA_Init+0xb8>
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	681b      	ldr	r3, [r3, #0]
 800f53a:	4a56      	ldr	r2, [pc, #344]	@ (800f694 <HAL_DMA_Init+0x1e4>)
 800f53c:	4293      	cmp	r3, r2
 800f53e:	d013      	beq.n	800f568 <HAL_DMA_Init+0xb8>
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	681b      	ldr	r3, [r3, #0]
 800f544:	4a54      	ldr	r2, [pc, #336]	@ (800f698 <HAL_DMA_Init+0x1e8>)
 800f546:	4293      	cmp	r3, r2
 800f548:	d00e      	beq.n	800f568 <HAL_DMA_Init+0xb8>
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	681b      	ldr	r3, [r3, #0]
 800f54e:	4a53      	ldr	r2, [pc, #332]	@ (800f69c <HAL_DMA_Init+0x1ec>)
 800f550:	4293      	cmp	r3, r2
 800f552:	d009      	beq.n	800f568 <HAL_DMA_Init+0xb8>
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	681b      	ldr	r3, [r3, #0]
 800f558:	4a51      	ldr	r2, [pc, #324]	@ (800f6a0 <HAL_DMA_Init+0x1f0>)
 800f55a:	4293      	cmp	r3, r2
 800f55c:	d004      	beq.n	800f568 <HAL_DMA_Init+0xb8>
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	681b      	ldr	r3, [r3, #0]
 800f562:	4a50      	ldr	r2, [pc, #320]	@ (800f6a4 <HAL_DMA_Init+0x1f4>)
 800f564:	4293      	cmp	r3, r2
 800f566:	d101      	bne.n	800f56c <HAL_DMA_Init+0xbc>
 800f568:	2301      	movs	r3, #1
 800f56a:	e000      	b.n	800f56e <HAL_DMA_Init+0xbe>
 800f56c:	2300      	movs	r3, #0
 800f56e:	2b00      	cmp	r3, #0
 800f570:	f000 813b 	beq.w	800f7ea <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	2202      	movs	r2, #2
 800f578:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	2200      	movs	r2, #0
 800f580:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	681b      	ldr	r3, [r3, #0]
 800f588:	4a37      	ldr	r2, [pc, #220]	@ (800f668 <HAL_DMA_Init+0x1b8>)
 800f58a:	4293      	cmp	r3, r2
 800f58c:	d04a      	beq.n	800f624 <HAL_DMA_Init+0x174>
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	681b      	ldr	r3, [r3, #0]
 800f592:	4a36      	ldr	r2, [pc, #216]	@ (800f66c <HAL_DMA_Init+0x1bc>)
 800f594:	4293      	cmp	r3, r2
 800f596:	d045      	beq.n	800f624 <HAL_DMA_Init+0x174>
 800f598:	687b      	ldr	r3, [r7, #4]
 800f59a:	681b      	ldr	r3, [r3, #0]
 800f59c:	4a34      	ldr	r2, [pc, #208]	@ (800f670 <HAL_DMA_Init+0x1c0>)
 800f59e:	4293      	cmp	r3, r2
 800f5a0:	d040      	beq.n	800f624 <HAL_DMA_Init+0x174>
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	4a33      	ldr	r2, [pc, #204]	@ (800f674 <HAL_DMA_Init+0x1c4>)
 800f5a8:	4293      	cmp	r3, r2
 800f5aa:	d03b      	beq.n	800f624 <HAL_DMA_Init+0x174>
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	681b      	ldr	r3, [r3, #0]
 800f5b0:	4a31      	ldr	r2, [pc, #196]	@ (800f678 <HAL_DMA_Init+0x1c8>)
 800f5b2:	4293      	cmp	r3, r2
 800f5b4:	d036      	beq.n	800f624 <HAL_DMA_Init+0x174>
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	681b      	ldr	r3, [r3, #0]
 800f5ba:	4a30      	ldr	r2, [pc, #192]	@ (800f67c <HAL_DMA_Init+0x1cc>)
 800f5bc:	4293      	cmp	r3, r2
 800f5be:	d031      	beq.n	800f624 <HAL_DMA_Init+0x174>
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	681b      	ldr	r3, [r3, #0]
 800f5c4:	4a2e      	ldr	r2, [pc, #184]	@ (800f680 <HAL_DMA_Init+0x1d0>)
 800f5c6:	4293      	cmp	r3, r2
 800f5c8:	d02c      	beq.n	800f624 <HAL_DMA_Init+0x174>
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	681b      	ldr	r3, [r3, #0]
 800f5ce:	4a2d      	ldr	r2, [pc, #180]	@ (800f684 <HAL_DMA_Init+0x1d4>)
 800f5d0:	4293      	cmp	r3, r2
 800f5d2:	d027      	beq.n	800f624 <HAL_DMA_Init+0x174>
 800f5d4:	687b      	ldr	r3, [r7, #4]
 800f5d6:	681b      	ldr	r3, [r3, #0]
 800f5d8:	4a2b      	ldr	r2, [pc, #172]	@ (800f688 <HAL_DMA_Init+0x1d8>)
 800f5da:	4293      	cmp	r3, r2
 800f5dc:	d022      	beq.n	800f624 <HAL_DMA_Init+0x174>
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	681b      	ldr	r3, [r3, #0]
 800f5e2:	4a2a      	ldr	r2, [pc, #168]	@ (800f68c <HAL_DMA_Init+0x1dc>)
 800f5e4:	4293      	cmp	r3, r2
 800f5e6:	d01d      	beq.n	800f624 <HAL_DMA_Init+0x174>
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	681b      	ldr	r3, [r3, #0]
 800f5ec:	4a28      	ldr	r2, [pc, #160]	@ (800f690 <HAL_DMA_Init+0x1e0>)
 800f5ee:	4293      	cmp	r3, r2
 800f5f0:	d018      	beq.n	800f624 <HAL_DMA_Init+0x174>
 800f5f2:	687b      	ldr	r3, [r7, #4]
 800f5f4:	681b      	ldr	r3, [r3, #0]
 800f5f6:	4a27      	ldr	r2, [pc, #156]	@ (800f694 <HAL_DMA_Init+0x1e4>)
 800f5f8:	4293      	cmp	r3, r2
 800f5fa:	d013      	beq.n	800f624 <HAL_DMA_Init+0x174>
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	681b      	ldr	r3, [r3, #0]
 800f600:	4a25      	ldr	r2, [pc, #148]	@ (800f698 <HAL_DMA_Init+0x1e8>)
 800f602:	4293      	cmp	r3, r2
 800f604:	d00e      	beq.n	800f624 <HAL_DMA_Init+0x174>
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	681b      	ldr	r3, [r3, #0]
 800f60a:	4a24      	ldr	r2, [pc, #144]	@ (800f69c <HAL_DMA_Init+0x1ec>)
 800f60c:	4293      	cmp	r3, r2
 800f60e:	d009      	beq.n	800f624 <HAL_DMA_Init+0x174>
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	681b      	ldr	r3, [r3, #0]
 800f614:	4a22      	ldr	r2, [pc, #136]	@ (800f6a0 <HAL_DMA_Init+0x1f0>)
 800f616:	4293      	cmp	r3, r2
 800f618:	d004      	beq.n	800f624 <HAL_DMA_Init+0x174>
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	681b      	ldr	r3, [r3, #0]
 800f61e:	4a21      	ldr	r2, [pc, #132]	@ (800f6a4 <HAL_DMA_Init+0x1f4>)
 800f620:	4293      	cmp	r3, r2
 800f622:	d108      	bne.n	800f636 <HAL_DMA_Init+0x186>
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	681b      	ldr	r3, [r3, #0]
 800f628:	681a      	ldr	r2, [r3, #0]
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	681b      	ldr	r3, [r3, #0]
 800f62e:	f022 0201 	bic.w	r2, r2, #1
 800f632:	601a      	str	r2, [r3, #0]
 800f634:	e007      	b.n	800f646 <HAL_DMA_Init+0x196>
 800f636:	687b      	ldr	r3, [r7, #4]
 800f638:	681b      	ldr	r3, [r3, #0]
 800f63a:	681a      	ldr	r2, [r3, #0]
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	681b      	ldr	r3, [r3, #0]
 800f640:	f022 0201 	bic.w	r2, r2, #1
 800f644:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800f646:	e02f      	b.n	800f6a8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800f648:	f7fe f81a 	bl	800d680 <HAL_GetTick>
 800f64c:	4602      	mov	r2, r0
 800f64e:	693b      	ldr	r3, [r7, #16]
 800f650:	1ad3      	subs	r3, r2, r3
 800f652:	2b05      	cmp	r3, #5
 800f654:	d928      	bls.n	800f6a8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	2220      	movs	r2, #32
 800f65a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	2203      	movs	r2, #3
 800f660:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 800f664:	2301      	movs	r3, #1
 800f666:	e246      	b.n	800faf6 <HAL_DMA_Init+0x646>
 800f668:	40020010 	.word	0x40020010
 800f66c:	40020028 	.word	0x40020028
 800f670:	40020040 	.word	0x40020040
 800f674:	40020058 	.word	0x40020058
 800f678:	40020070 	.word	0x40020070
 800f67c:	40020088 	.word	0x40020088
 800f680:	400200a0 	.word	0x400200a0
 800f684:	400200b8 	.word	0x400200b8
 800f688:	40020410 	.word	0x40020410
 800f68c:	40020428 	.word	0x40020428
 800f690:	40020440 	.word	0x40020440
 800f694:	40020458 	.word	0x40020458
 800f698:	40020470 	.word	0x40020470
 800f69c:	40020488 	.word	0x40020488
 800f6a0:	400204a0 	.word	0x400204a0
 800f6a4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	681b      	ldr	r3, [r3, #0]
 800f6ac:	681b      	ldr	r3, [r3, #0]
 800f6ae:	f003 0301 	and.w	r3, r3, #1
 800f6b2:	2b00      	cmp	r3, #0
 800f6b4:	d1c8      	bne.n	800f648 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	681b      	ldr	r3, [r3, #0]
 800f6ba:	681b      	ldr	r3, [r3, #0]
 800f6bc:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800f6be:	697a      	ldr	r2, [r7, #20]
 800f6c0:	4b83      	ldr	r3, [pc, #524]	@ (800f8d0 <HAL_DMA_Init+0x420>)
 800f6c2:	4013      	ands	r3, r2
 800f6c4:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800f6ce:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	691b      	ldr	r3, [r3, #16]
 800f6d4:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800f6da:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	699b      	ldr	r3, [r3, #24]
 800f6e0:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800f6e6:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	6a1b      	ldr	r3, [r3, #32]
 800f6ec:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800f6ee:	697a      	ldr	r2, [r7, #20]
 800f6f0:	4313      	orrs	r3, r2
 800f6f2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f6f8:	2b04      	cmp	r3, #4
 800f6fa:	d107      	bne.n	800f70c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f700:	687b      	ldr	r3, [r7, #4]
 800f702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f704:	4313      	orrs	r3, r2
 800f706:	697a      	ldr	r2, [r7, #20]
 800f708:	4313      	orrs	r3, r2
 800f70a:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800f70c:	4b71      	ldr	r3, [pc, #452]	@ (800f8d4 <HAL_DMA_Init+0x424>)
 800f70e:	681a      	ldr	r2, [r3, #0]
 800f710:	4b71      	ldr	r3, [pc, #452]	@ (800f8d8 <HAL_DMA_Init+0x428>)
 800f712:	4013      	ands	r3, r2
 800f714:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f718:	d328      	bcc.n	800f76c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	685b      	ldr	r3, [r3, #4]
 800f71e:	2b28      	cmp	r3, #40	@ 0x28
 800f720:	d903      	bls.n	800f72a <HAL_DMA_Init+0x27a>
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	685b      	ldr	r3, [r3, #4]
 800f726:	2b2e      	cmp	r3, #46	@ 0x2e
 800f728:	d917      	bls.n	800f75a <HAL_DMA_Init+0x2aa>
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	685b      	ldr	r3, [r3, #4]
 800f72e:	2b3e      	cmp	r3, #62	@ 0x3e
 800f730:	d903      	bls.n	800f73a <HAL_DMA_Init+0x28a>
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	685b      	ldr	r3, [r3, #4]
 800f736:	2b42      	cmp	r3, #66	@ 0x42
 800f738:	d90f      	bls.n	800f75a <HAL_DMA_Init+0x2aa>
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	685b      	ldr	r3, [r3, #4]
 800f73e:	2b46      	cmp	r3, #70	@ 0x46
 800f740:	d903      	bls.n	800f74a <HAL_DMA_Init+0x29a>
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	685b      	ldr	r3, [r3, #4]
 800f746:	2b48      	cmp	r3, #72	@ 0x48
 800f748:	d907      	bls.n	800f75a <HAL_DMA_Init+0x2aa>
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	685b      	ldr	r3, [r3, #4]
 800f74e:	2b4e      	cmp	r3, #78	@ 0x4e
 800f750:	d905      	bls.n	800f75e <HAL_DMA_Init+0x2ae>
 800f752:	687b      	ldr	r3, [r7, #4]
 800f754:	685b      	ldr	r3, [r3, #4]
 800f756:	2b52      	cmp	r3, #82	@ 0x52
 800f758:	d801      	bhi.n	800f75e <HAL_DMA_Init+0x2ae>
 800f75a:	2301      	movs	r3, #1
 800f75c:	e000      	b.n	800f760 <HAL_DMA_Init+0x2b0>
 800f75e:	2300      	movs	r3, #0
 800f760:	2b00      	cmp	r3, #0
 800f762:	d003      	beq.n	800f76c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800f764:	697b      	ldr	r3, [r7, #20]
 800f766:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f76a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	681b      	ldr	r3, [r3, #0]
 800f770:	697a      	ldr	r2, [r7, #20]
 800f772:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	681b      	ldr	r3, [r3, #0]
 800f778:	695b      	ldr	r3, [r3, #20]
 800f77a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800f77c:	697b      	ldr	r3, [r7, #20]
 800f77e:	f023 0307 	bic.w	r3, r3, #7
 800f782:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f788:	697a      	ldr	r2, [r7, #20]
 800f78a:	4313      	orrs	r3, r2
 800f78c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f792:	2b04      	cmp	r3, #4
 800f794:	d117      	bne.n	800f7c6 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f79a:	697a      	ldr	r2, [r7, #20]
 800f79c:	4313      	orrs	r3, r2
 800f79e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	d00e      	beq.n	800f7c6 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800f7a8:	6878      	ldr	r0, [r7, #4]
 800f7aa:	f002 fb33 	bl	8011e14 <DMA_CheckFifoParam>
 800f7ae:	4603      	mov	r3, r0
 800f7b0:	2b00      	cmp	r3, #0
 800f7b2:	d008      	beq.n	800f7c6 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	2240      	movs	r2, #64	@ 0x40
 800f7b8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	2201      	movs	r2, #1
 800f7be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 800f7c2:	2301      	movs	r3, #1
 800f7c4:	e197      	b.n	800faf6 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	681b      	ldr	r3, [r3, #0]
 800f7ca:	697a      	ldr	r2, [r7, #20]
 800f7cc:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800f7ce:	6878      	ldr	r0, [r7, #4]
 800f7d0:	f002 fa6e 	bl	8011cb0 <DMA_CalcBaseAndBitshift>
 800f7d4:	4603      	mov	r3, r0
 800f7d6:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f7dc:	f003 031f 	and.w	r3, r3, #31
 800f7e0:	223f      	movs	r2, #63	@ 0x3f
 800f7e2:	409a      	lsls	r2, r3
 800f7e4:	68bb      	ldr	r3, [r7, #8]
 800f7e6:	609a      	str	r2, [r3, #8]
 800f7e8:	e0cd      	b.n	800f986 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	681b      	ldr	r3, [r3, #0]
 800f7ee:	4a3b      	ldr	r2, [pc, #236]	@ (800f8dc <HAL_DMA_Init+0x42c>)
 800f7f0:	4293      	cmp	r3, r2
 800f7f2:	d022      	beq.n	800f83a <HAL_DMA_Init+0x38a>
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	681b      	ldr	r3, [r3, #0]
 800f7f8:	4a39      	ldr	r2, [pc, #228]	@ (800f8e0 <HAL_DMA_Init+0x430>)
 800f7fa:	4293      	cmp	r3, r2
 800f7fc:	d01d      	beq.n	800f83a <HAL_DMA_Init+0x38a>
 800f7fe:	687b      	ldr	r3, [r7, #4]
 800f800:	681b      	ldr	r3, [r3, #0]
 800f802:	4a38      	ldr	r2, [pc, #224]	@ (800f8e4 <HAL_DMA_Init+0x434>)
 800f804:	4293      	cmp	r3, r2
 800f806:	d018      	beq.n	800f83a <HAL_DMA_Init+0x38a>
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	4a36      	ldr	r2, [pc, #216]	@ (800f8e8 <HAL_DMA_Init+0x438>)
 800f80e:	4293      	cmp	r3, r2
 800f810:	d013      	beq.n	800f83a <HAL_DMA_Init+0x38a>
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	681b      	ldr	r3, [r3, #0]
 800f816:	4a35      	ldr	r2, [pc, #212]	@ (800f8ec <HAL_DMA_Init+0x43c>)
 800f818:	4293      	cmp	r3, r2
 800f81a:	d00e      	beq.n	800f83a <HAL_DMA_Init+0x38a>
 800f81c:	687b      	ldr	r3, [r7, #4]
 800f81e:	681b      	ldr	r3, [r3, #0]
 800f820:	4a33      	ldr	r2, [pc, #204]	@ (800f8f0 <HAL_DMA_Init+0x440>)
 800f822:	4293      	cmp	r3, r2
 800f824:	d009      	beq.n	800f83a <HAL_DMA_Init+0x38a>
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	681b      	ldr	r3, [r3, #0]
 800f82a:	4a32      	ldr	r2, [pc, #200]	@ (800f8f4 <HAL_DMA_Init+0x444>)
 800f82c:	4293      	cmp	r3, r2
 800f82e:	d004      	beq.n	800f83a <HAL_DMA_Init+0x38a>
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	681b      	ldr	r3, [r3, #0]
 800f834:	4a30      	ldr	r2, [pc, #192]	@ (800f8f8 <HAL_DMA_Init+0x448>)
 800f836:	4293      	cmp	r3, r2
 800f838:	d101      	bne.n	800f83e <HAL_DMA_Init+0x38e>
 800f83a:	2301      	movs	r3, #1
 800f83c:	e000      	b.n	800f840 <HAL_DMA_Init+0x390>
 800f83e:	2300      	movs	r3, #0
 800f840:	2b00      	cmp	r3, #0
 800f842:	f000 8097 	beq.w	800f974 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	681b      	ldr	r3, [r3, #0]
 800f84a:	4a24      	ldr	r2, [pc, #144]	@ (800f8dc <HAL_DMA_Init+0x42c>)
 800f84c:	4293      	cmp	r3, r2
 800f84e:	d021      	beq.n	800f894 <HAL_DMA_Init+0x3e4>
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	681b      	ldr	r3, [r3, #0]
 800f854:	4a22      	ldr	r2, [pc, #136]	@ (800f8e0 <HAL_DMA_Init+0x430>)
 800f856:	4293      	cmp	r3, r2
 800f858:	d01c      	beq.n	800f894 <HAL_DMA_Init+0x3e4>
 800f85a:	687b      	ldr	r3, [r7, #4]
 800f85c:	681b      	ldr	r3, [r3, #0]
 800f85e:	4a21      	ldr	r2, [pc, #132]	@ (800f8e4 <HAL_DMA_Init+0x434>)
 800f860:	4293      	cmp	r3, r2
 800f862:	d017      	beq.n	800f894 <HAL_DMA_Init+0x3e4>
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	4a1f      	ldr	r2, [pc, #124]	@ (800f8e8 <HAL_DMA_Init+0x438>)
 800f86a:	4293      	cmp	r3, r2
 800f86c:	d012      	beq.n	800f894 <HAL_DMA_Init+0x3e4>
 800f86e:	687b      	ldr	r3, [r7, #4]
 800f870:	681b      	ldr	r3, [r3, #0]
 800f872:	4a1e      	ldr	r2, [pc, #120]	@ (800f8ec <HAL_DMA_Init+0x43c>)
 800f874:	4293      	cmp	r3, r2
 800f876:	d00d      	beq.n	800f894 <HAL_DMA_Init+0x3e4>
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	681b      	ldr	r3, [r3, #0]
 800f87c:	4a1c      	ldr	r2, [pc, #112]	@ (800f8f0 <HAL_DMA_Init+0x440>)
 800f87e:	4293      	cmp	r3, r2
 800f880:	d008      	beq.n	800f894 <HAL_DMA_Init+0x3e4>
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	681b      	ldr	r3, [r3, #0]
 800f886:	4a1b      	ldr	r2, [pc, #108]	@ (800f8f4 <HAL_DMA_Init+0x444>)
 800f888:	4293      	cmp	r3, r2
 800f88a:	d003      	beq.n	800f894 <HAL_DMA_Init+0x3e4>
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	681b      	ldr	r3, [r3, #0]
 800f890:	4a19      	ldr	r2, [pc, #100]	@ (800f8f8 <HAL_DMA_Init+0x448>)
 800f892:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	2202      	movs	r2, #2
 800f898:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	2200      	movs	r2, #0
 800f8a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	681b      	ldr	r3, [r3, #0]
 800f8a8:	681b      	ldr	r3, [r3, #0]
 800f8aa:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800f8ac:	697a      	ldr	r2, [r7, #20]
 800f8ae:	4b13      	ldr	r3, [pc, #76]	@ (800f8fc <HAL_DMA_Init+0x44c>)
 800f8b0:	4013      	ands	r3, r2
 800f8b2:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	689b      	ldr	r3, [r3, #8]
 800f8b8:	2b40      	cmp	r3, #64	@ 0x40
 800f8ba:	d021      	beq.n	800f900 <HAL_DMA_Init+0x450>
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	689b      	ldr	r3, [r3, #8]
 800f8c0:	2b80      	cmp	r3, #128	@ 0x80
 800f8c2:	d102      	bne.n	800f8ca <HAL_DMA_Init+0x41a>
 800f8c4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800f8c8:	e01b      	b.n	800f902 <HAL_DMA_Init+0x452>
 800f8ca:	2300      	movs	r3, #0
 800f8cc:	e019      	b.n	800f902 <HAL_DMA_Init+0x452>
 800f8ce:	bf00      	nop
 800f8d0:	fe10803f 	.word	0xfe10803f
 800f8d4:	5c001000 	.word	0x5c001000
 800f8d8:	ffff0000 	.word	0xffff0000
 800f8dc:	58025408 	.word	0x58025408
 800f8e0:	5802541c 	.word	0x5802541c
 800f8e4:	58025430 	.word	0x58025430
 800f8e8:	58025444 	.word	0x58025444
 800f8ec:	58025458 	.word	0x58025458
 800f8f0:	5802546c 	.word	0x5802546c
 800f8f4:	58025480 	.word	0x58025480
 800f8f8:	58025494 	.word	0x58025494
 800f8fc:	fffe000f 	.word	0xfffe000f
 800f900:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800f902:	687a      	ldr	r2, [r7, #4]
 800f904:	68d2      	ldr	r2, [r2, #12]
 800f906:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800f908:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	691b      	ldr	r3, [r3, #16]
 800f90e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800f910:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800f912:	687b      	ldr	r3, [r7, #4]
 800f914:	695b      	ldr	r3, [r3, #20]
 800f916:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800f918:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	699b      	ldr	r3, [r3, #24]
 800f91e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800f920:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	69db      	ldr	r3, [r3, #28]
 800f926:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800f928:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	6a1b      	ldr	r3, [r3, #32]
 800f92e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800f930:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800f932:	697a      	ldr	r2, [r7, #20]
 800f934:	4313      	orrs	r3, r2
 800f936:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	681b      	ldr	r3, [r3, #0]
 800f93c:	697a      	ldr	r2, [r7, #20]
 800f93e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	681b      	ldr	r3, [r3, #0]
 800f944:	461a      	mov	r2, r3
 800f946:	4b6e      	ldr	r3, [pc, #440]	@ (800fb00 <HAL_DMA_Init+0x650>)
 800f948:	4413      	add	r3, r2
 800f94a:	4a6e      	ldr	r2, [pc, #440]	@ (800fb04 <HAL_DMA_Init+0x654>)
 800f94c:	fba2 2303 	umull	r2, r3, r2, r3
 800f950:	091b      	lsrs	r3, r3, #4
 800f952:	009a      	lsls	r2, r3, #2
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800f958:	6878      	ldr	r0, [r7, #4]
 800f95a:	f002 f9a9 	bl	8011cb0 <DMA_CalcBaseAndBitshift>
 800f95e:	4603      	mov	r3, r0
 800f960:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800f962:	687b      	ldr	r3, [r7, #4]
 800f964:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f966:	f003 031f 	and.w	r3, r3, #31
 800f96a:	2201      	movs	r2, #1
 800f96c:	409a      	lsls	r2, r3
 800f96e:	68fb      	ldr	r3, [r7, #12]
 800f970:	605a      	str	r2, [r3, #4]
 800f972:	e008      	b.n	800f986 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	2240      	movs	r2, #64	@ 0x40
 800f978:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	2203      	movs	r2, #3
 800f97e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800f982:	2301      	movs	r3, #1
 800f984:	e0b7      	b.n	800faf6 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800f986:	687b      	ldr	r3, [r7, #4]
 800f988:	681b      	ldr	r3, [r3, #0]
 800f98a:	4a5f      	ldr	r2, [pc, #380]	@ (800fb08 <HAL_DMA_Init+0x658>)
 800f98c:	4293      	cmp	r3, r2
 800f98e:	d072      	beq.n	800fa76 <HAL_DMA_Init+0x5c6>
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	681b      	ldr	r3, [r3, #0]
 800f994:	4a5d      	ldr	r2, [pc, #372]	@ (800fb0c <HAL_DMA_Init+0x65c>)
 800f996:	4293      	cmp	r3, r2
 800f998:	d06d      	beq.n	800fa76 <HAL_DMA_Init+0x5c6>
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	681b      	ldr	r3, [r3, #0]
 800f99e:	4a5c      	ldr	r2, [pc, #368]	@ (800fb10 <HAL_DMA_Init+0x660>)
 800f9a0:	4293      	cmp	r3, r2
 800f9a2:	d068      	beq.n	800fa76 <HAL_DMA_Init+0x5c6>
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	681b      	ldr	r3, [r3, #0]
 800f9a8:	4a5a      	ldr	r2, [pc, #360]	@ (800fb14 <HAL_DMA_Init+0x664>)
 800f9aa:	4293      	cmp	r3, r2
 800f9ac:	d063      	beq.n	800fa76 <HAL_DMA_Init+0x5c6>
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	681b      	ldr	r3, [r3, #0]
 800f9b2:	4a59      	ldr	r2, [pc, #356]	@ (800fb18 <HAL_DMA_Init+0x668>)
 800f9b4:	4293      	cmp	r3, r2
 800f9b6:	d05e      	beq.n	800fa76 <HAL_DMA_Init+0x5c6>
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	681b      	ldr	r3, [r3, #0]
 800f9bc:	4a57      	ldr	r2, [pc, #348]	@ (800fb1c <HAL_DMA_Init+0x66c>)
 800f9be:	4293      	cmp	r3, r2
 800f9c0:	d059      	beq.n	800fa76 <HAL_DMA_Init+0x5c6>
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	681b      	ldr	r3, [r3, #0]
 800f9c6:	4a56      	ldr	r2, [pc, #344]	@ (800fb20 <HAL_DMA_Init+0x670>)
 800f9c8:	4293      	cmp	r3, r2
 800f9ca:	d054      	beq.n	800fa76 <HAL_DMA_Init+0x5c6>
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	681b      	ldr	r3, [r3, #0]
 800f9d0:	4a54      	ldr	r2, [pc, #336]	@ (800fb24 <HAL_DMA_Init+0x674>)
 800f9d2:	4293      	cmp	r3, r2
 800f9d4:	d04f      	beq.n	800fa76 <HAL_DMA_Init+0x5c6>
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	681b      	ldr	r3, [r3, #0]
 800f9da:	4a53      	ldr	r2, [pc, #332]	@ (800fb28 <HAL_DMA_Init+0x678>)
 800f9dc:	4293      	cmp	r3, r2
 800f9de:	d04a      	beq.n	800fa76 <HAL_DMA_Init+0x5c6>
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	4a51      	ldr	r2, [pc, #324]	@ (800fb2c <HAL_DMA_Init+0x67c>)
 800f9e6:	4293      	cmp	r3, r2
 800f9e8:	d045      	beq.n	800fa76 <HAL_DMA_Init+0x5c6>
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	681b      	ldr	r3, [r3, #0]
 800f9ee:	4a50      	ldr	r2, [pc, #320]	@ (800fb30 <HAL_DMA_Init+0x680>)
 800f9f0:	4293      	cmp	r3, r2
 800f9f2:	d040      	beq.n	800fa76 <HAL_DMA_Init+0x5c6>
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	681b      	ldr	r3, [r3, #0]
 800f9f8:	4a4e      	ldr	r2, [pc, #312]	@ (800fb34 <HAL_DMA_Init+0x684>)
 800f9fa:	4293      	cmp	r3, r2
 800f9fc:	d03b      	beq.n	800fa76 <HAL_DMA_Init+0x5c6>
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	681b      	ldr	r3, [r3, #0]
 800fa02:	4a4d      	ldr	r2, [pc, #308]	@ (800fb38 <HAL_DMA_Init+0x688>)
 800fa04:	4293      	cmp	r3, r2
 800fa06:	d036      	beq.n	800fa76 <HAL_DMA_Init+0x5c6>
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	681b      	ldr	r3, [r3, #0]
 800fa0c:	4a4b      	ldr	r2, [pc, #300]	@ (800fb3c <HAL_DMA_Init+0x68c>)
 800fa0e:	4293      	cmp	r3, r2
 800fa10:	d031      	beq.n	800fa76 <HAL_DMA_Init+0x5c6>
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	681b      	ldr	r3, [r3, #0]
 800fa16:	4a4a      	ldr	r2, [pc, #296]	@ (800fb40 <HAL_DMA_Init+0x690>)
 800fa18:	4293      	cmp	r3, r2
 800fa1a:	d02c      	beq.n	800fa76 <HAL_DMA_Init+0x5c6>
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	681b      	ldr	r3, [r3, #0]
 800fa20:	4a48      	ldr	r2, [pc, #288]	@ (800fb44 <HAL_DMA_Init+0x694>)
 800fa22:	4293      	cmp	r3, r2
 800fa24:	d027      	beq.n	800fa76 <HAL_DMA_Init+0x5c6>
 800fa26:	687b      	ldr	r3, [r7, #4]
 800fa28:	681b      	ldr	r3, [r3, #0]
 800fa2a:	4a47      	ldr	r2, [pc, #284]	@ (800fb48 <HAL_DMA_Init+0x698>)
 800fa2c:	4293      	cmp	r3, r2
 800fa2e:	d022      	beq.n	800fa76 <HAL_DMA_Init+0x5c6>
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	681b      	ldr	r3, [r3, #0]
 800fa34:	4a45      	ldr	r2, [pc, #276]	@ (800fb4c <HAL_DMA_Init+0x69c>)
 800fa36:	4293      	cmp	r3, r2
 800fa38:	d01d      	beq.n	800fa76 <HAL_DMA_Init+0x5c6>
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	681b      	ldr	r3, [r3, #0]
 800fa3e:	4a44      	ldr	r2, [pc, #272]	@ (800fb50 <HAL_DMA_Init+0x6a0>)
 800fa40:	4293      	cmp	r3, r2
 800fa42:	d018      	beq.n	800fa76 <HAL_DMA_Init+0x5c6>
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	681b      	ldr	r3, [r3, #0]
 800fa48:	4a42      	ldr	r2, [pc, #264]	@ (800fb54 <HAL_DMA_Init+0x6a4>)
 800fa4a:	4293      	cmp	r3, r2
 800fa4c:	d013      	beq.n	800fa76 <HAL_DMA_Init+0x5c6>
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	681b      	ldr	r3, [r3, #0]
 800fa52:	4a41      	ldr	r2, [pc, #260]	@ (800fb58 <HAL_DMA_Init+0x6a8>)
 800fa54:	4293      	cmp	r3, r2
 800fa56:	d00e      	beq.n	800fa76 <HAL_DMA_Init+0x5c6>
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	681b      	ldr	r3, [r3, #0]
 800fa5c:	4a3f      	ldr	r2, [pc, #252]	@ (800fb5c <HAL_DMA_Init+0x6ac>)
 800fa5e:	4293      	cmp	r3, r2
 800fa60:	d009      	beq.n	800fa76 <HAL_DMA_Init+0x5c6>
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	681b      	ldr	r3, [r3, #0]
 800fa66:	4a3e      	ldr	r2, [pc, #248]	@ (800fb60 <HAL_DMA_Init+0x6b0>)
 800fa68:	4293      	cmp	r3, r2
 800fa6a:	d004      	beq.n	800fa76 <HAL_DMA_Init+0x5c6>
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	4a3c      	ldr	r2, [pc, #240]	@ (800fb64 <HAL_DMA_Init+0x6b4>)
 800fa72:	4293      	cmp	r3, r2
 800fa74:	d101      	bne.n	800fa7a <HAL_DMA_Init+0x5ca>
 800fa76:	2301      	movs	r3, #1
 800fa78:	e000      	b.n	800fa7c <HAL_DMA_Init+0x5cc>
 800fa7a:	2300      	movs	r3, #0
 800fa7c:	2b00      	cmp	r3, #0
 800fa7e:	d032      	beq.n	800fae6 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800fa80:	6878      	ldr	r0, [r7, #4]
 800fa82:	f002 fa43 	bl	8011f0c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	689b      	ldr	r3, [r3, #8]
 800fa8a:	2b80      	cmp	r3, #128	@ 0x80
 800fa8c:	d102      	bne.n	800fa94 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	2200      	movs	r2, #0
 800fa92:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	685a      	ldr	r2, [r3, #4]
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fa9c:	b2d2      	uxtb	r2, r2
 800fa9e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800faa4:	687a      	ldr	r2, [r7, #4]
 800faa6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800faa8:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	685b      	ldr	r3, [r3, #4]
 800faae:	2b00      	cmp	r3, #0
 800fab0:	d010      	beq.n	800fad4 <HAL_DMA_Init+0x624>
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	685b      	ldr	r3, [r3, #4]
 800fab6:	2b08      	cmp	r3, #8
 800fab8:	d80c      	bhi.n	800fad4 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800faba:	6878      	ldr	r0, [r7, #4]
 800fabc:	f002 fac0 	bl	8012040 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fac4:	2200      	movs	r2, #0
 800fac6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800facc:	687a      	ldr	r2, [r7, #4]
 800face:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800fad0:	605a      	str	r2, [r3, #4]
 800fad2:	e008      	b.n	800fae6 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	2200      	movs	r2, #0
 800fad8:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800fada:	687b      	ldr	r3, [r7, #4]
 800fadc:	2200      	movs	r2, #0
 800fade:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	2200      	movs	r2, #0
 800fae4:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	2200      	movs	r2, #0
 800faea:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	2201      	movs	r2, #1
 800faf0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800faf4:	2300      	movs	r3, #0
}
 800faf6:	4618      	mov	r0, r3
 800faf8:	3718      	adds	r7, #24
 800fafa:	46bd      	mov	sp, r7
 800fafc:	bd80      	pop	{r7, pc}
 800fafe:	bf00      	nop
 800fb00:	a7fdabf8 	.word	0xa7fdabf8
 800fb04:	cccccccd 	.word	0xcccccccd
 800fb08:	40020010 	.word	0x40020010
 800fb0c:	40020028 	.word	0x40020028
 800fb10:	40020040 	.word	0x40020040
 800fb14:	40020058 	.word	0x40020058
 800fb18:	40020070 	.word	0x40020070
 800fb1c:	40020088 	.word	0x40020088
 800fb20:	400200a0 	.word	0x400200a0
 800fb24:	400200b8 	.word	0x400200b8
 800fb28:	40020410 	.word	0x40020410
 800fb2c:	40020428 	.word	0x40020428
 800fb30:	40020440 	.word	0x40020440
 800fb34:	40020458 	.word	0x40020458
 800fb38:	40020470 	.word	0x40020470
 800fb3c:	40020488 	.word	0x40020488
 800fb40:	400204a0 	.word	0x400204a0
 800fb44:	400204b8 	.word	0x400204b8
 800fb48:	58025408 	.word	0x58025408
 800fb4c:	5802541c 	.word	0x5802541c
 800fb50:	58025430 	.word	0x58025430
 800fb54:	58025444 	.word	0x58025444
 800fb58:	58025458 	.word	0x58025458
 800fb5c:	5802546c 	.word	0x5802546c
 800fb60:	58025480 	.word	0x58025480
 800fb64:	58025494 	.word	0x58025494

0800fb68 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800fb68:	b580      	push	{r7, lr}
 800fb6a:	b086      	sub	sp, #24
 800fb6c:	af00      	add	r7, sp, #0
 800fb6e:	60f8      	str	r0, [r7, #12]
 800fb70:	60b9      	str	r1, [r7, #8]
 800fb72:	607a      	str	r2, [r7, #4]
 800fb74:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800fb76:	2300      	movs	r3, #0
 800fb78:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800fb7a:	68fb      	ldr	r3, [r7, #12]
 800fb7c:	2b00      	cmp	r3, #0
 800fb7e:	d101      	bne.n	800fb84 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 800fb80:	2301      	movs	r3, #1
 800fb82:	e226      	b.n	800ffd2 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 800fb84:	68fb      	ldr	r3, [r7, #12]
 800fb86:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800fb8a:	2b01      	cmp	r3, #1
 800fb8c:	d101      	bne.n	800fb92 <HAL_DMA_Start_IT+0x2a>
 800fb8e:	2302      	movs	r3, #2
 800fb90:	e21f      	b.n	800ffd2 <HAL_DMA_Start_IT+0x46a>
 800fb92:	68fb      	ldr	r3, [r7, #12]
 800fb94:	2201      	movs	r2, #1
 800fb96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800fba0:	b2db      	uxtb	r3, r3
 800fba2:	2b01      	cmp	r3, #1
 800fba4:	f040 820a 	bne.w	800ffbc <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800fba8:	68fb      	ldr	r3, [r7, #12]
 800fbaa:	2202      	movs	r2, #2
 800fbac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800fbb0:	68fb      	ldr	r3, [r7, #12]
 800fbb2:	2200      	movs	r2, #0
 800fbb4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800fbb6:	68fb      	ldr	r3, [r7, #12]
 800fbb8:	681b      	ldr	r3, [r3, #0]
 800fbba:	4a68      	ldr	r2, [pc, #416]	@ (800fd5c <HAL_DMA_Start_IT+0x1f4>)
 800fbbc:	4293      	cmp	r3, r2
 800fbbe:	d04a      	beq.n	800fc56 <HAL_DMA_Start_IT+0xee>
 800fbc0:	68fb      	ldr	r3, [r7, #12]
 800fbc2:	681b      	ldr	r3, [r3, #0]
 800fbc4:	4a66      	ldr	r2, [pc, #408]	@ (800fd60 <HAL_DMA_Start_IT+0x1f8>)
 800fbc6:	4293      	cmp	r3, r2
 800fbc8:	d045      	beq.n	800fc56 <HAL_DMA_Start_IT+0xee>
 800fbca:	68fb      	ldr	r3, [r7, #12]
 800fbcc:	681b      	ldr	r3, [r3, #0]
 800fbce:	4a65      	ldr	r2, [pc, #404]	@ (800fd64 <HAL_DMA_Start_IT+0x1fc>)
 800fbd0:	4293      	cmp	r3, r2
 800fbd2:	d040      	beq.n	800fc56 <HAL_DMA_Start_IT+0xee>
 800fbd4:	68fb      	ldr	r3, [r7, #12]
 800fbd6:	681b      	ldr	r3, [r3, #0]
 800fbd8:	4a63      	ldr	r2, [pc, #396]	@ (800fd68 <HAL_DMA_Start_IT+0x200>)
 800fbda:	4293      	cmp	r3, r2
 800fbdc:	d03b      	beq.n	800fc56 <HAL_DMA_Start_IT+0xee>
 800fbde:	68fb      	ldr	r3, [r7, #12]
 800fbe0:	681b      	ldr	r3, [r3, #0]
 800fbe2:	4a62      	ldr	r2, [pc, #392]	@ (800fd6c <HAL_DMA_Start_IT+0x204>)
 800fbe4:	4293      	cmp	r3, r2
 800fbe6:	d036      	beq.n	800fc56 <HAL_DMA_Start_IT+0xee>
 800fbe8:	68fb      	ldr	r3, [r7, #12]
 800fbea:	681b      	ldr	r3, [r3, #0]
 800fbec:	4a60      	ldr	r2, [pc, #384]	@ (800fd70 <HAL_DMA_Start_IT+0x208>)
 800fbee:	4293      	cmp	r3, r2
 800fbf0:	d031      	beq.n	800fc56 <HAL_DMA_Start_IT+0xee>
 800fbf2:	68fb      	ldr	r3, [r7, #12]
 800fbf4:	681b      	ldr	r3, [r3, #0]
 800fbf6:	4a5f      	ldr	r2, [pc, #380]	@ (800fd74 <HAL_DMA_Start_IT+0x20c>)
 800fbf8:	4293      	cmp	r3, r2
 800fbfa:	d02c      	beq.n	800fc56 <HAL_DMA_Start_IT+0xee>
 800fbfc:	68fb      	ldr	r3, [r7, #12]
 800fbfe:	681b      	ldr	r3, [r3, #0]
 800fc00:	4a5d      	ldr	r2, [pc, #372]	@ (800fd78 <HAL_DMA_Start_IT+0x210>)
 800fc02:	4293      	cmp	r3, r2
 800fc04:	d027      	beq.n	800fc56 <HAL_DMA_Start_IT+0xee>
 800fc06:	68fb      	ldr	r3, [r7, #12]
 800fc08:	681b      	ldr	r3, [r3, #0]
 800fc0a:	4a5c      	ldr	r2, [pc, #368]	@ (800fd7c <HAL_DMA_Start_IT+0x214>)
 800fc0c:	4293      	cmp	r3, r2
 800fc0e:	d022      	beq.n	800fc56 <HAL_DMA_Start_IT+0xee>
 800fc10:	68fb      	ldr	r3, [r7, #12]
 800fc12:	681b      	ldr	r3, [r3, #0]
 800fc14:	4a5a      	ldr	r2, [pc, #360]	@ (800fd80 <HAL_DMA_Start_IT+0x218>)
 800fc16:	4293      	cmp	r3, r2
 800fc18:	d01d      	beq.n	800fc56 <HAL_DMA_Start_IT+0xee>
 800fc1a:	68fb      	ldr	r3, [r7, #12]
 800fc1c:	681b      	ldr	r3, [r3, #0]
 800fc1e:	4a59      	ldr	r2, [pc, #356]	@ (800fd84 <HAL_DMA_Start_IT+0x21c>)
 800fc20:	4293      	cmp	r3, r2
 800fc22:	d018      	beq.n	800fc56 <HAL_DMA_Start_IT+0xee>
 800fc24:	68fb      	ldr	r3, [r7, #12]
 800fc26:	681b      	ldr	r3, [r3, #0]
 800fc28:	4a57      	ldr	r2, [pc, #348]	@ (800fd88 <HAL_DMA_Start_IT+0x220>)
 800fc2a:	4293      	cmp	r3, r2
 800fc2c:	d013      	beq.n	800fc56 <HAL_DMA_Start_IT+0xee>
 800fc2e:	68fb      	ldr	r3, [r7, #12]
 800fc30:	681b      	ldr	r3, [r3, #0]
 800fc32:	4a56      	ldr	r2, [pc, #344]	@ (800fd8c <HAL_DMA_Start_IT+0x224>)
 800fc34:	4293      	cmp	r3, r2
 800fc36:	d00e      	beq.n	800fc56 <HAL_DMA_Start_IT+0xee>
 800fc38:	68fb      	ldr	r3, [r7, #12]
 800fc3a:	681b      	ldr	r3, [r3, #0]
 800fc3c:	4a54      	ldr	r2, [pc, #336]	@ (800fd90 <HAL_DMA_Start_IT+0x228>)
 800fc3e:	4293      	cmp	r3, r2
 800fc40:	d009      	beq.n	800fc56 <HAL_DMA_Start_IT+0xee>
 800fc42:	68fb      	ldr	r3, [r7, #12]
 800fc44:	681b      	ldr	r3, [r3, #0]
 800fc46:	4a53      	ldr	r2, [pc, #332]	@ (800fd94 <HAL_DMA_Start_IT+0x22c>)
 800fc48:	4293      	cmp	r3, r2
 800fc4a:	d004      	beq.n	800fc56 <HAL_DMA_Start_IT+0xee>
 800fc4c:	68fb      	ldr	r3, [r7, #12]
 800fc4e:	681b      	ldr	r3, [r3, #0]
 800fc50:	4a51      	ldr	r2, [pc, #324]	@ (800fd98 <HAL_DMA_Start_IT+0x230>)
 800fc52:	4293      	cmp	r3, r2
 800fc54:	d108      	bne.n	800fc68 <HAL_DMA_Start_IT+0x100>
 800fc56:	68fb      	ldr	r3, [r7, #12]
 800fc58:	681b      	ldr	r3, [r3, #0]
 800fc5a:	681a      	ldr	r2, [r3, #0]
 800fc5c:	68fb      	ldr	r3, [r7, #12]
 800fc5e:	681b      	ldr	r3, [r3, #0]
 800fc60:	f022 0201 	bic.w	r2, r2, #1
 800fc64:	601a      	str	r2, [r3, #0]
 800fc66:	e007      	b.n	800fc78 <HAL_DMA_Start_IT+0x110>
 800fc68:	68fb      	ldr	r3, [r7, #12]
 800fc6a:	681b      	ldr	r3, [r3, #0]
 800fc6c:	681a      	ldr	r2, [r3, #0]
 800fc6e:	68fb      	ldr	r3, [r7, #12]
 800fc70:	681b      	ldr	r3, [r3, #0]
 800fc72:	f022 0201 	bic.w	r2, r2, #1
 800fc76:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800fc78:	683b      	ldr	r3, [r7, #0]
 800fc7a:	687a      	ldr	r2, [r7, #4]
 800fc7c:	68b9      	ldr	r1, [r7, #8]
 800fc7e:	68f8      	ldr	r0, [r7, #12]
 800fc80:	f001 fe6a 	bl	8011958 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800fc84:	68fb      	ldr	r3, [r7, #12]
 800fc86:	681b      	ldr	r3, [r3, #0]
 800fc88:	4a34      	ldr	r2, [pc, #208]	@ (800fd5c <HAL_DMA_Start_IT+0x1f4>)
 800fc8a:	4293      	cmp	r3, r2
 800fc8c:	d04a      	beq.n	800fd24 <HAL_DMA_Start_IT+0x1bc>
 800fc8e:	68fb      	ldr	r3, [r7, #12]
 800fc90:	681b      	ldr	r3, [r3, #0]
 800fc92:	4a33      	ldr	r2, [pc, #204]	@ (800fd60 <HAL_DMA_Start_IT+0x1f8>)
 800fc94:	4293      	cmp	r3, r2
 800fc96:	d045      	beq.n	800fd24 <HAL_DMA_Start_IT+0x1bc>
 800fc98:	68fb      	ldr	r3, [r7, #12]
 800fc9a:	681b      	ldr	r3, [r3, #0]
 800fc9c:	4a31      	ldr	r2, [pc, #196]	@ (800fd64 <HAL_DMA_Start_IT+0x1fc>)
 800fc9e:	4293      	cmp	r3, r2
 800fca0:	d040      	beq.n	800fd24 <HAL_DMA_Start_IT+0x1bc>
 800fca2:	68fb      	ldr	r3, [r7, #12]
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	4a30      	ldr	r2, [pc, #192]	@ (800fd68 <HAL_DMA_Start_IT+0x200>)
 800fca8:	4293      	cmp	r3, r2
 800fcaa:	d03b      	beq.n	800fd24 <HAL_DMA_Start_IT+0x1bc>
 800fcac:	68fb      	ldr	r3, [r7, #12]
 800fcae:	681b      	ldr	r3, [r3, #0]
 800fcb0:	4a2e      	ldr	r2, [pc, #184]	@ (800fd6c <HAL_DMA_Start_IT+0x204>)
 800fcb2:	4293      	cmp	r3, r2
 800fcb4:	d036      	beq.n	800fd24 <HAL_DMA_Start_IT+0x1bc>
 800fcb6:	68fb      	ldr	r3, [r7, #12]
 800fcb8:	681b      	ldr	r3, [r3, #0]
 800fcba:	4a2d      	ldr	r2, [pc, #180]	@ (800fd70 <HAL_DMA_Start_IT+0x208>)
 800fcbc:	4293      	cmp	r3, r2
 800fcbe:	d031      	beq.n	800fd24 <HAL_DMA_Start_IT+0x1bc>
 800fcc0:	68fb      	ldr	r3, [r7, #12]
 800fcc2:	681b      	ldr	r3, [r3, #0]
 800fcc4:	4a2b      	ldr	r2, [pc, #172]	@ (800fd74 <HAL_DMA_Start_IT+0x20c>)
 800fcc6:	4293      	cmp	r3, r2
 800fcc8:	d02c      	beq.n	800fd24 <HAL_DMA_Start_IT+0x1bc>
 800fcca:	68fb      	ldr	r3, [r7, #12]
 800fccc:	681b      	ldr	r3, [r3, #0]
 800fcce:	4a2a      	ldr	r2, [pc, #168]	@ (800fd78 <HAL_DMA_Start_IT+0x210>)
 800fcd0:	4293      	cmp	r3, r2
 800fcd2:	d027      	beq.n	800fd24 <HAL_DMA_Start_IT+0x1bc>
 800fcd4:	68fb      	ldr	r3, [r7, #12]
 800fcd6:	681b      	ldr	r3, [r3, #0]
 800fcd8:	4a28      	ldr	r2, [pc, #160]	@ (800fd7c <HAL_DMA_Start_IT+0x214>)
 800fcda:	4293      	cmp	r3, r2
 800fcdc:	d022      	beq.n	800fd24 <HAL_DMA_Start_IT+0x1bc>
 800fcde:	68fb      	ldr	r3, [r7, #12]
 800fce0:	681b      	ldr	r3, [r3, #0]
 800fce2:	4a27      	ldr	r2, [pc, #156]	@ (800fd80 <HAL_DMA_Start_IT+0x218>)
 800fce4:	4293      	cmp	r3, r2
 800fce6:	d01d      	beq.n	800fd24 <HAL_DMA_Start_IT+0x1bc>
 800fce8:	68fb      	ldr	r3, [r7, #12]
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	4a25      	ldr	r2, [pc, #148]	@ (800fd84 <HAL_DMA_Start_IT+0x21c>)
 800fcee:	4293      	cmp	r3, r2
 800fcf0:	d018      	beq.n	800fd24 <HAL_DMA_Start_IT+0x1bc>
 800fcf2:	68fb      	ldr	r3, [r7, #12]
 800fcf4:	681b      	ldr	r3, [r3, #0]
 800fcf6:	4a24      	ldr	r2, [pc, #144]	@ (800fd88 <HAL_DMA_Start_IT+0x220>)
 800fcf8:	4293      	cmp	r3, r2
 800fcfa:	d013      	beq.n	800fd24 <HAL_DMA_Start_IT+0x1bc>
 800fcfc:	68fb      	ldr	r3, [r7, #12]
 800fcfe:	681b      	ldr	r3, [r3, #0]
 800fd00:	4a22      	ldr	r2, [pc, #136]	@ (800fd8c <HAL_DMA_Start_IT+0x224>)
 800fd02:	4293      	cmp	r3, r2
 800fd04:	d00e      	beq.n	800fd24 <HAL_DMA_Start_IT+0x1bc>
 800fd06:	68fb      	ldr	r3, [r7, #12]
 800fd08:	681b      	ldr	r3, [r3, #0]
 800fd0a:	4a21      	ldr	r2, [pc, #132]	@ (800fd90 <HAL_DMA_Start_IT+0x228>)
 800fd0c:	4293      	cmp	r3, r2
 800fd0e:	d009      	beq.n	800fd24 <HAL_DMA_Start_IT+0x1bc>
 800fd10:	68fb      	ldr	r3, [r7, #12]
 800fd12:	681b      	ldr	r3, [r3, #0]
 800fd14:	4a1f      	ldr	r2, [pc, #124]	@ (800fd94 <HAL_DMA_Start_IT+0x22c>)
 800fd16:	4293      	cmp	r3, r2
 800fd18:	d004      	beq.n	800fd24 <HAL_DMA_Start_IT+0x1bc>
 800fd1a:	68fb      	ldr	r3, [r7, #12]
 800fd1c:	681b      	ldr	r3, [r3, #0]
 800fd1e:	4a1e      	ldr	r2, [pc, #120]	@ (800fd98 <HAL_DMA_Start_IT+0x230>)
 800fd20:	4293      	cmp	r3, r2
 800fd22:	d101      	bne.n	800fd28 <HAL_DMA_Start_IT+0x1c0>
 800fd24:	2301      	movs	r3, #1
 800fd26:	e000      	b.n	800fd2a <HAL_DMA_Start_IT+0x1c2>
 800fd28:	2300      	movs	r3, #0
 800fd2a:	2b00      	cmp	r3, #0
 800fd2c:	d036      	beq.n	800fd9c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800fd2e:	68fb      	ldr	r3, [r7, #12]
 800fd30:	681b      	ldr	r3, [r3, #0]
 800fd32:	681b      	ldr	r3, [r3, #0]
 800fd34:	f023 021e 	bic.w	r2, r3, #30
 800fd38:	68fb      	ldr	r3, [r7, #12]
 800fd3a:	681b      	ldr	r3, [r3, #0]
 800fd3c:	f042 0216 	orr.w	r2, r2, #22
 800fd40:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800fd42:	68fb      	ldr	r3, [r7, #12]
 800fd44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fd46:	2b00      	cmp	r3, #0
 800fd48:	d03e      	beq.n	800fdc8 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800fd4a:	68fb      	ldr	r3, [r7, #12]
 800fd4c:	681b      	ldr	r3, [r3, #0]
 800fd4e:	681a      	ldr	r2, [r3, #0]
 800fd50:	68fb      	ldr	r3, [r7, #12]
 800fd52:	681b      	ldr	r3, [r3, #0]
 800fd54:	f042 0208 	orr.w	r2, r2, #8
 800fd58:	601a      	str	r2, [r3, #0]
 800fd5a:	e035      	b.n	800fdc8 <HAL_DMA_Start_IT+0x260>
 800fd5c:	40020010 	.word	0x40020010
 800fd60:	40020028 	.word	0x40020028
 800fd64:	40020040 	.word	0x40020040
 800fd68:	40020058 	.word	0x40020058
 800fd6c:	40020070 	.word	0x40020070
 800fd70:	40020088 	.word	0x40020088
 800fd74:	400200a0 	.word	0x400200a0
 800fd78:	400200b8 	.word	0x400200b8
 800fd7c:	40020410 	.word	0x40020410
 800fd80:	40020428 	.word	0x40020428
 800fd84:	40020440 	.word	0x40020440
 800fd88:	40020458 	.word	0x40020458
 800fd8c:	40020470 	.word	0x40020470
 800fd90:	40020488 	.word	0x40020488
 800fd94:	400204a0 	.word	0x400204a0
 800fd98:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800fd9c:	68fb      	ldr	r3, [r7, #12]
 800fd9e:	681b      	ldr	r3, [r3, #0]
 800fda0:	681b      	ldr	r3, [r3, #0]
 800fda2:	f023 020e 	bic.w	r2, r3, #14
 800fda6:	68fb      	ldr	r3, [r7, #12]
 800fda8:	681b      	ldr	r3, [r3, #0]
 800fdaa:	f042 020a 	orr.w	r2, r2, #10
 800fdae:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800fdb0:	68fb      	ldr	r3, [r7, #12]
 800fdb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fdb4:	2b00      	cmp	r3, #0
 800fdb6:	d007      	beq.n	800fdc8 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800fdb8:	68fb      	ldr	r3, [r7, #12]
 800fdba:	681b      	ldr	r3, [r3, #0]
 800fdbc:	681a      	ldr	r2, [r3, #0]
 800fdbe:	68fb      	ldr	r3, [r7, #12]
 800fdc0:	681b      	ldr	r3, [r3, #0]
 800fdc2:	f042 0204 	orr.w	r2, r2, #4
 800fdc6:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800fdc8:	68fb      	ldr	r3, [r7, #12]
 800fdca:	681b      	ldr	r3, [r3, #0]
 800fdcc:	4a83      	ldr	r2, [pc, #524]	@ (800ffdc <HAL_DMA_Start_IT+0x474>)
 800fdce:	4293      	cmp	r3, r2
 800fdd0:	d072      	beq.n	800feb8 <HAL_DMA_Start_IT+0x350>
 800fdd2:	68fb      	ldr	r3, [r7, #12]
 800fdd4:	681b      	ldr	r3, [r3, #0]
 800fdd6:	4a82      	ldr	r2, [pc, #520]	@ (800ffe0 <HAL_DMA_Start_IT+0x478>)
 800fdd8:	4293      	cmp	r3, r2
 800fdda:	d06d      	beq.n	800feb8 <HAL_DMA_Start_IT+0x350>
 800fddc:	68fb      	ldr	r3, [r7, #12]
 800fdde:	681b      	ldr	r3, [r3, #0]
 800fde0:	4a80      	ldr	r2, [pc, #512]	@ (800ffe4 <HAL_DMA_Start_IT+0x47c>)
 800fde2:	4293      	cmp	r3, r2
 800fde4:	d068      	beq.n	800feb8 <HAL_DMA_Start_IT+0x350>
 800fde6:	68fb      	ldr	r3, [r7, #12]
 800fde8:	681b      	ldr	r3, [r3, #0]
 800fdea:	4a7f      	ldr	r2, [pc, #508]	@ (800ffe8 <HAL_DMA_Start_IT+0x480>)
 800fdec:	4293      	cmp	r3, r2
 800fdee:	d063      	beq.n	800feb8 <HAL_DMA_Start_IT+0x350>
 800fdf0:	68fb      	ldr	r3, [r7, #12]
 800fdf2:	681b      	ldr	r3, [r3, #0]
 800fdf4:	4a7d      	ldr	r2, [pc, #500]	@ (800ffec <HAL_DMA_Start_IT+0x484>)
 800fdf6:	4293      	cmp	r3, r2
 800fdf8:	d05e      	beq.n	800feb8 <HAL_DMA_Start_IT+0x350>
 800fdfa:	68fb      	ldr	r3, [r7, #12]
 800fdfc:	681b      	ldr	r3, [r3, #0]
 800fdfe:	4a7c      	ldr	r2, [pc, #496]	@ (800fff0 <HAL_DMA_Start_IT+0x488>)
 800fe00:	4293      	cmp	r3, r2
 800fe02:	d059      	beq.n	800feb8 <HAL_DMA_Start_IT+0x350>
 800fe04:	68fb      	ldr	r3, [r7, #12]
 800fe06:	681b      	ldr	r3, [r3, #0]
 800fe08:	4a7a      	ldr	r2, [pc, #488]	@ (800fff4 <HAL_DMA_Start_IT+0x48c>)
 800fe0a:	4293      	cmp	r3, r2
 800fe0c:	d054      	beq.n	800feb8 <HAL_DMA_Start_IT+0x350>
 800fe0e:	68fb      	ldr	r3, [r7, #12]
 800fe10:	681b      	ldr	r3, [r3, #0]
 800fe12:	4a79      	ldr	r2, [pc, #484]	@ (800fff8 <HAL_DMA_Start_IT+0x490>)
 800fe14:	4293      	cmp	r3, r2
 800fe16:	d04f      	beq.n	800feb8 <HAL_DMA_Start_IT+0x350>
 800fe18:	68fb      	ldr	r3, [r7, #12]
 800fe1a:	681b      	ldr	r3, [r3, #0]
 800fe1c:	4a77      	ldr	r2, [pc, #476]	@ (800fffc <HAL_DMA_Start_IT+0x494>)
 800fe1e:	4293      	cmp	r3, r2
 800fe20:	d04a      	beq.n	800feb8 <HAL_DMA_Start_IT+0x350>
 800fe22:	68fb      	ldr	r3, [r7, #12]
 800fe24:	681b      	ldr	r3, [r3, #0]
 800fe26:	4a76      	ldr	r2, [pc, #472]	@ (8010000 <HAL_DMA_Start_IT+0x498>)
 800fe28:	4293      	cmp	r3, r2
 800fe2a:	d045      	beq.n	800feb8 <HAL_DMA_Start_IT+0x350>
 800fe2c:	68fb      	ldr	r3, [r7, #12]
 800fe2e:	681b      	ldr	r3, [r3, #0]
 800fe30:	4a74      	ldr	r2, [pc, #464]	@ (8010004 <HAL_DMA_Start_IT+0x49c>)
 800fe32:	4293      	cmp	r3, r2
 800fe34:	d040      	beq.n	800feb8 <HAL_DMA_Start_IT+0x350>
 800fe36:	68fb      	ldr	r3, [r7, #12]
 800fe38:	681b      	ldr	r3, [r3, #0]
 800fe3a:	4a73      	ldr	r2, [pc, #460]	@ (8010008 <HAL_DMA_Start_IT+0x4a0>)
 800fe3c:	4293      	cmp	r3, r2
 800fe3e:	d03b      	beq.n	800feb8 <HAL_DMA_Start_IT+0x350>
 800fe40:	68fb      	ldr	r3, [r7, #12]
 800fe42:	681b      	ldr	r3, [r3, #0]
 800fe44:	4a71      	ldr	r2, [pc, #452]	@ (801000c <HAL_DMA_Start_IT+0x4a4>)
 800fe46:	4293      	cmp	r3, r2
 800fe48:	d036      	beq.n	800feb8 <HAL_DMA_Start_IT+0x350>
 800fe4a:	68fb      	ldr	r3, [r7, #12]
 800fe4c:	681b      	ldr	r3, [r3, #0]
 800fe4e:	4a70      	ldr	r2, [pc, #448]	@ (8010010 <HAL_DMA_Start_IT+0x4a8>)
 800fe50:	4293      	cmp	r3, r2
 800fe52:	d031      	beq.n	800feb8 <HAL_DMA_Start_IT+0x350>
 800fe54:	68fb      	ldr	r3, [r7, #12]
 800fe56:	681b      	ldr	r3, [r3, #0]
 800fe58:	4a6e      	ldr	r2, [pc, #440]	@ (8010014 <HAL_DMA_Start_IT+0x4ac>)
 800fe5a:	4293      	cmp	r3, r2
 800fe5c:	d02c      	beq.n	800feb8 <HAL_DMA_Start_IT+0x350>
 800fe5e:	68fb      	ldr	r3, [r7, #12]
 800fe60:	681b      	ldr	r3, [r3, #0]
 800fe62:	4a6d      	ldr	r2, [pc, #436]	@ (8010018 <HAL_DMA_Start_IT+0x4b0>)
 800fe64:	4293      	cmp	r3, r2
 800fe66:	d027      	beq.n	800feb8 <HAL_DMA_Start_IT+0x350>
 800fe68:	68fb      	ldr	r3, [r7, #12]
 800fe6a:	681b      	ldr	r3, [r3, #0]
 800fe6c:	4a6b      	ldr	r2, [pc, #428]	@ (801001c <HAL_DMA_Start_IT+0x4b4>)
 800fe6e:	4293      	cmp	r3, r2
 800fe70:	d022      	beq.n	800feb8 <HAL_DMA_Start_IT+0x350>
 800fe72:	68fb      	ldr	r3, [r7, #12]
 800fe74:	681b      	ldr	r3, [r3, #0]
 800fe76:	4a6a      	ldr	r2, [pc, #424]	@ (8010020 <HAL_DMA_Start_IT+0x4b8>)
 800fe78:	4293      	cmp	r3, r2
 800fe7a:	d01d      	beq.n	800feb8 <HAL_DMA_Start_IT+0x350>
 800fe7c:	68fb      	ldr	r3, [r7, #12]
 800fe7e:	681b      	ldr	r3, [r3, #0]
 800fe80:	4a68      	ldr	r2, [pc, #416]	@ (8010024 <HAL_DMA_Start_IT+0x4bc>)
 800fe82:	4293      	cmp	r3, r2
 800fe84:	d018      	beq.n	800feb8 <HAL_DMA_Start_IT+0x350>
 800fe86:	68fb      	ldr	r3, [r7, #12]
 800fe88:	681b      	ldr	r3, [r3, #0]
 800fe8a:	4a67      	ldr	r2, [pc, #412]	@ (8010028 <HAL_DMA_Start_IT+0x4c0>)
 800fe8c:	4293      	cmp	r3, r2
 800fe8e:	d013      	beq.n	800feb8 <HAL_DMA_Start_IT+0x350>
 800fe90:	68fb      	ldr	r3, [r7, #12]
 800fe92:	681b      	ldr	r3, [r3, #0]
 800fe94:	4a65      	ldr	r2, [pc, #404]	@ (801002c <HAL_DMA_Start_IT+0x4c4>)
 800fe96:	4293      	cmp	r3, r2
 800fe98:	d00e      	beq.n	800feb8 <HAL_DMA_Start_IT+0x350>
 800fe9a:	68fb      	ldr	r3, [r7, #12]
 800fe9c:	681b      	ldr	r3, [r3, #0]
 800fe9e:	4a64      	ldr	r2, [pc, #400]	@ (8010030 <HAL_DMA_Start_IT+0x4c8>)
 800fea0:	4293      	cmp	r3, r2
 800fea2:	d009      	beq.n	800feb8 <HAL_DMA_Start_IT+0x350>
 800fea4:	68fb      	ldr	r3, [r7, #12]
 800fea6:	681b      	ldr	r3, [r3, #0]
 800fea8:	4a62      	ldr	r2, [pc, #392]	@ (8010034 <HAL_DMA_Start_IT+0x4cc>)
 800feaa:	4293      	cmp	r3, r2
 800feac:	d004      	beq.n	800feb8 <HAL_DMA_Start_IT+0x350>
 800feae:	68fb      	ldr	r3, [r7, #12]
 800feb0:	681b      	ldr	r3, [r3, #0]
 800feb2:	4a61      	ldr	r2, [pc, #388]	@ (8010038 <HAL_DMA_Start_IT+0x4d0>)
 800feb4:	4293      	cmp	r3, r2
 800feb6:	d101      	bne.n	800febc <HAL_DMA_Start_IT+0x354>
 800feb8:	2301      	movs	r3, #1
 800feba:	e000      	b.n	800febe <HAL_DMA_Start_IT+0x356>
 800febc:	2300      	movs	r3, #0
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d01a      	beq.n	800fef8 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800fec2:	68fb      	ldr	r3, [r7, #12]
 800fec4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fec6:	681b      	ldr	r3, [r3, #0]
 800fec8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800fecc:	2b00      	cmp	r3, #0
 800fece:	d007      	beq.n	800fee0 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800fed0:	68fb      	ldr	r3, [r7, #12]
 800fed2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fed4:	681a      	ldr	r2, [r3, #0]
 800fed6:	68fb      	ldr	r3, [r7, #12]
 800fed8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800feda:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800fede:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800fee0:	68fb      	ldr	r3, [r7, #12]
 800fee2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fee4:	2b00      	cmp	r3, #0
 800fee6:	d007      	beq.n	800fef8 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800fee8:	68fb      	ldr	r3, [r7, #12]
 800feea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800feec:	681a      	ldr	r2, [r3, #0]
 800feee:	68fb      	ldr	r3, [r7, #12]
 800fef0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fef2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800fef6:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800fef8:	68fb      	ldr	r3, [r7, #12]
 800fefa:	681b      	ldr	r3, [r3, #0]
 800fefc:	4a37      	ldr	r2, [pc, #220]	@ (800ffdc <HAL_DMA_Start_IT+0x474>)
 800fefe:	4293      	cmp	r3, r2
 800ff00:	d04a      	beq.n	800ff98 <HAL_DMA_Start_IT+0x430>
 800ff02:	68fb      	ldr	r3, [r7, #12]
 800ff04:	681b      	ldr	r3, [r3, #0]
 800ff06:	4a36      	ldr	r2, [pc, #216]	@ (800ffe0 <HAL_DMA_Start_IT+0x478>)
 800ff08:	4293      	cmp	r3, r2
 800ff0a:	d045      	beq.n	800ff98 <HAL_DMA_Start_IT+0x430>
 800ff0c:	68fb      	ldr	r3, [r7, #12]
 800ff0e:	681b      	ldr	r3, [r3, #0]
 800ff10:	4a34      	ldr	r2, [pc, #208]	@ (800ffe4 <HAL_DMA_Start_IT+0x47c>)
 800ff12:	4293      	cmp	r3, r2
 800ff14:	d040      	beq.n	800ff98 <HAL_DMA_Start_IT+0x430>
 800ff16:	68fb      	ldr	r3, [r7, #12]
 800ff18:	681b      	ldr	r3, [r3, #0]
 800ff1a:	4a33      	ldr	r2, [pc, #204]	@ (800ffe8 <HAL_DMA_Start_IT+0x480>)
 800ff1c:	4293      	cmp	r3, r2
 800ff1e:	d03b      	beq.n	800ff98 <HAL_DMA_Start_IT+0x430>
 800ff20:	68fb      	ldr	r3, [r7, #12]
 800ff22:	681b      	ldr	r3, [r3, #0]
 800ff24:	4a31      	ldr	r2, [pc, #196]	@ (800ffec <HAL_DMA_Start_IT+0x484>)
 800ff26:	4293      	cmp	r3, r2
 800ff28:	d036      	beq.n	800ff98 <HAL_DMA_Start_IT+0x430>
 800ff2a:	68fb      	ldr	r3, [r7, #12]
 800ff2c:	681b      	ldr	r3, [r3, #0]
 800ff2e:	4a30      	ldr	r2, [pc, #192]	@ (800fff0 <HAL_DMA_Start_IT+0x488>)
 800ff30:	4293      	cmp	r3, r2
 800ff32:	d031      	beq.n	800ff98 <HAL_DMA_Start_IT+0x430>
 800ff34:	68fb      	ldr	r3, [r7, #12]
 800ff36:	681b      	ldr	r3, [r3, #0]
 800ff38:	4a2e      	ldr	r2, [pc, #184]	@ (800fff4 <HAL_DMA_Start_IT+0x48c>)
 800ff3a:	4293      	cmp	r3, r2
 800ff3c:	d02c      	beq.n	800ff98 <HAL_DMA_Start_IT+0x430>
 800ff3e:	68fb      	ldr	r3, [r7, #12]
 800ff40:	681b      	ldr	r3, [r3, #0]
 800ff42:	4a2d      	ldr	r2, [pc, #180]	@ (800fff8 <HAL_DMA_Start_IT+0x490>)
 800ff44:	4293      	cmp	r3, r2
 800ff46:	d027      	beq.n	800ff98 <HAL_DMA_Start_IT+0x430>
 800ff48:	68fb      	ldr	r3, [r7, #12]
 800ff4a:	681b      	ldr	r3, [r3, #0]
 800ff4c:	4a2b      	ldr	r2, [pc, #172]	@ (800fffc <HAL_DMA_Start_IT+0x494>)
 800ff4e:	4293      	cmp	r3, r2
 800ff50:	d022      	beq.n	800ff98 <HAL_DMA_Start_IT+0x430>
 800ff52:	68fb      	ldr	r3, [r7, #12]
 800ff54:	681b      	ldr	r3, [r3, #0]
 800ff56:	4a2a      	ldr	r2, [pc, #168]	@ (8010000 <HAL_DMA_Start_IT+0x498>)
 800ff58:	4293      	cmp	r3, r2
 800ff5a:	d01d      	beq.n	800ff98 <HAL_DMA_Start_IT+0x430>
 800ff5c:	68fb      	ldr	r3, [r7, #12]
 800ff5e:	681b      	ldr	r3, [r3, #0]
 800ff60:	4a28      	ldr	r2, [pc, #160]	@ (8010004 <HAL_DMA_Start_IT+0x49c>)
 800ff62:	4293      	cmp	r3, r2
 800ff64:	d018      	beq.n	800ff98 <HAL_DMA_Start_IT+0x430>
 800ff66:	68fb      	ldr	r3, [r7, #12]
 800ff68:	681b      	ldr	r3, [r3, #0]
 800ff6a:	4a27      	ldr	r2, [pc, #156]	@ (8010008 <HAL_DMA_Start_IT+0x4a0>)
 800ff6c:	4293      	cmp	r3, r2
 800ff6e:	d013      	beq.n	800ff98 <HAL_DMA_Start_IT+0x430>
 800ff70:	68fb      	ldr	r3, [r7, #12]
 800ff72:	681b      	ldr	r3, [r3, #0]
 800ff74:	4a25      	ldr	r2, [pc, #148]	@ (801000c <HAL_DMA_Start_IT+0x4a4>)
 800ff76:	4293      	cmp	r3, r2
 800ff78:	d00e      	beq.n	800ff98 <HAL_DMA_Start_IT+0x430>
 800ff7a:	68fb      	ldr	r3, [r7, #12]
 800ff7c:	681b      	ldr	r3, [r3, #0]
 800ff7e:	4a24      	ldr	r2, [pc, #144]	@ (8010010 <HAL_DMA_Start_IT+0x4a8>)
 800ff80:	4293      	cmp	r3, r2
 800ff82:	d009      	beq.n	800ff98 <HAL_DMA_Start_IT+0x430>
 800ff84:	68fb      	ldr	r3, [r7, #12]
 800ff86:	681b      	ldr	r3, [r3, #0]
 800ff88:	4a22      	ldr	r2, [pc, #136]	@ (8010014 <HAL_DMA_Start_IT+0x4ac>)
 800ff8a:	4293      	cmp	r3, r2
 800ff8c:	d004      	beq.n	800ff98 <HAL_DMA_Start_IT+0x430>
 800ff8e:	68fb      	ldr	r3, [r7, #12]
 800ff90:	681b      	ldr	r3, [r3, #0]
 800ff92:	4a21      	ldr	r2, [pc, #132]	@ (8010018 <HAL_DMA_Start_IT+0x4b0>)
 800ff94:	4293      	cmp	r3, r2
 800ff96:	d108      	bne.n	800ffaa <HAL_DMA_Start_IT+0x442>
 800ff98:	68fb      	ldr	r3, [r7, #12]
 800ff9a:	681b      	ldr	r3, [r3, #0]
 800ff9c:	681a      	ldr	r2, [r3, #0]
 800ff9e:	68fb      	ldr	r3, [r7, #12]
 800ffa0:	681b      	ldr	r3, [r3, #0]
 800ffa2:	f042 0201 	orr.w	r2, r2, #1
 800ffa6:	601a      	str	r2, [r3, #0]
 800ffa8:	e012      	b.n	800ffd0 <HAL_DMA_Start_IT+0x468>
 800ffaa:	68fb      	ldr	r3, [r7, #12]
 800ffac:	681b      	ldr	r3, [r3, #0]
 800ffae:	681a      	ldr	r2, [r3, #0]
 800ffb0:	68fb      	ldr	r3, [r7, #12]
 800ffb2:	681b      	ldr	r3, [r3, #0]
 800ffb4:	f042 0201 	orr.w	r2, r2, #1
 800ffb8:	601a      	str	r2, [r3, #0]
 800ffba:	e009      	b.n	800ffd0 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800ffbc:	68fb      	ldr	r3, [r7, #12]
 800ffbe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ffc2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800ffc4:	68fb      	ldr	r3, [r7, #12]
 800ffc6:	2200      	movs	r2, #0
 800ffc8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 800ffcc:	2301      	movs	r3, #1
 800ffce:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800ffd0:	7dfb      	ldrb	r3, [r7, #23]
}
 800ffd2:	4618      	mov	r0, r3
 800ffd4:	3718      	adds	r7, #24
 800ffd6:	46bd      	mov	sp, r7
 800ffd8:	bd80      	pop	{r7, pc}
 800ffda:	bf00      	nop
 800ffdc:	40020010 	.word	0x40020010
 800ffe0:	40020028 	.word	0x40020028
 800ffe4:	40020040 	.word	0x40020040
 800ffe8:	40020058 	.word	0x40020058
 800ffec:	40020070 	.word	0x40020070
 800fff0:	40020088 	.word	0x40020088
 800fff4:	400200a0 	.word	0x400200a0
 800fff8:	400200b8 	.word	0x400200b8
 800fffc:	40020410 	.word	0x40020410
 8010000:	40020428 	.word	0x40020428
 8010004:	40020440 	.word	0x40020440
 8010008:	40020458 	.word	0x40020458
 801000c:	40020470 	.word	0x40020470
 8010010:	40020488 	.word	0x40020488
 8010014:	400204a0 	.word	0x400204a0
 8010018:	400204b8 	.word	0x400204b8
 801001c:	58025408 	.word	0x58025408
 8010020:	5802541c 	.word	0x5802541c
 8010024:	58025430 	.word	0x58025430
 8010028:	58025444 	.word	0x58025444
 801002c:	58025458 	.word	0x58025458
 8010030:	5802546c 	.word	0x5802546c
 8010034:	58025480 	.word	0x58025480
 8010038:	58025494 	.word	0x58025494

0801003c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 801003c:	b580      	push	{r7, lr}
 801003e:	b086      	sub	sp, #24
 8010040:	af00      	add	r7, sp, #0
 8010042:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8010044:	f7fd fb1c 	bl	800d680 <HAL_GetTick>
 8010048:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 801004a:	687b      	ldr	r3, [r7, #4]
 801004c:	2b00      	cmp	r3, #0
 801004e:	d101      	bne.n	8010054 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8010050:	2301      	movs	r3, #1
 8010052:	e2dc      	b.n	801060e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 801005a:	b2db      	uxtb	r3, r3
 801005c:	2b02      	cmp	r3, #2
 801005e:	d008      	beq.n	8010072 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	2280      	movs	r2, #128	@ 0x80
 8010064:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	2200      	movs	r2, #0
 801006a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 801006e:	2301      	movs	r3, #1
 8010070:	e2cd      	b.n	801060e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	681b      	ldr	r3, [r3, #0]
 8010076:	4a76      	ldr	r2, [pc, #472]	@ (8010250 <HAL_DMA_Abort+0x214>)
 8010078:	4293      	cmp	r3, r2
 801007a:	d04a      	beq.n	8010112 <HAL_DMA_Abort+0xd6>
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	681b      	ldr	r3, [r3, #0]
 8010080:	4a74      	ldr	r2, [pc, #464]	@ (8010254 <HAL_DMA_Abort+0x218>)
 8010082:	4293      	cmp	r3, r2
 8010084:	d045      	beq.n	8010112 <HAL_DMA_Abort+0xd6>
 8010086:	687b      	ldr	r3, [r7, #4]
 8010088:	681b      	ldr	r3, [r3, #0]
 801008a:	4a73      	ldr	r2, [pc, #460]	@ (8010258 <HAL_DMA_Abort+0x21c>)
 801008c:	4293      	cmp	r3, r2
 801008e:	d040      	beq.n	8010112 <HAL_DMA_Abort+0xd6>
 8010090:	687b      	ldr	r3, [r7, #4]
 8010092:	681b      	ldr	r3, [r3, #0]
 8010094:	4a71      	ldr	r2, [pc, #452]	@ (801025c <HAL_DMA_Abort+0x220>)
 8010096:	4293      	cmp	r3, r2
 8010098:	d03b      	beq.n	8010112 <HAL_DMA_Abort+0xd6>
 801009a:	687b      	ldr	r3, [r7, #4]
 801009c:	681b      	ldr	r3, [r3, #0]
 801009e:	4a70      	ldr	r2, [pc, #448]	@ (8010260 <HAL_DMA_Abort+0x224>)
 80100a0:	4293      	cmp	r3, r2
 80100a2:	d036      	beq.n	8010112 <HAL_DMA_Abort+0xd6>
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	681b      	ldr	r3, [r3, #0]
 80100a8:	4a6e      	ldr	r2, [pc, #440]	@ (8010264 <HAL_DMA_Abort+0x228>)
 80100aa:	4293      	cmp	r3, r2
 80100ac:	d031      	beq.n	8010112 <HAL_DMA_Abort+0xd6>
 80100ae:	687b      	ldr	r3, [r7, #4]
 80100b0:	681b      	ldr	r3, [r3, #0]
 80100b2:	4a6d      	ldr	r2, [pc, #436]	@ (8010268 <HAL_DMA_Abort+0x22c>)
 80100b4:	4293      	cmp	r3, r2
 80100b6:	d02c      	beq.n	8010112 <HAL_DMA_Abort+0xd6>
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	681b      	ldr	r3, [r3, #0]
 80100bc:	4a6b      	ldr	r2, [pc, #428]	@ (801026c <HAL_DMA_Abort+0x230>)
 80100be:	4293      	cmp	r3, r2
 80100c0:	d027      	beq.n	8010112 <HAL_DMA_Abort+0xd6>
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	681b      	ldr	r3, [r3, #0]
 80100c6:	4a6a      	ldr	r2, [pc, #424]	@ (8010270 <HAL_DMA_Abort+0x234>)
 80100c8:	4293      	cmp	r3, r2
 80100ca:	d022      	beq.n	8010112 <HAL_DMA_Abort+0xd6>
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	681b      	ldr	r3, [r3, #0]
 80100d0:	4a68      	ldr	r2, [pc, #416]	@ (8010274 <HAL_DMA_Abort+0x238>)
 80100d2:	4293      	cmp	r3, r2
 80100d4:	d01d      	beq.n	8010112 <HAL_DMA_Abort+0xd6>
 80100d6:	687b      	ldr	r3, [r7, #4]
 80100d8:	681b      	ldr	r3, [r3, #0]
 80100da:	4a67      	ldr	r2, [pc, #412]	@ (8010278 <HAL_DMA_Abort+0x23c>)
 80100dc:	4293      	cmp	r3, r2
 80100de:	d018      	beq.n	8010112 <HAL_DMA_Abort+0xd6>
 80100e0:	687b      	ldr	r3, [r7, #4]
 80100e2:	681b      	ldr	r3, [r3, #0]
 80100e4:	4a65      	ldr	r2, [pc, #404]	@ (801027c <HAL_DMA_Abort+0x240>)
 80100e6:	4293      	cmp	r3, r2
 80100e8:	d013      	beq.n	8010112 <HAL_DMA_Abort+0xd6>
 80100ea:	687b      	ldr	r3, [r7, #4]
 80100ec:	681b      	ldr	r3, [r3, #0]
 80100ee:	4a64      	ldr	r2, [pc, #400]	@ (8010280 <HAL_DMA_Abort+0x244>)
 80100f0:	4293      	cmp	r3, r2
 80100f2:	d00e      	beq.n	8010112 <HAL_DMA_Abort+0xd6>
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	681b      	ldr	r3, [r3, #0]
 80100f8:	4a62      	ldr	r2, [pc, #392]	@ (8010284 <HAL_DMA_Abort+0x248>)
 80100fa:	4293      	cmp	r3, r2
 80100fc:	d009      	beq.n	8010112 <HAL_DMA_Abort+0xd6>
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	681b      	ldr	r3, [r3, #0]
 8010102:	4a61      	ldr	r2, [pc, #388]	@ (8010288 <HAL_DMA_Abort+0x24c>)
 8010104:	4293      	cmp	r3, r2
 8010106:	d004      	beq.n	8010112 <HAL_DMA_Abort+0xd6>
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	681b      	ldr	r3, [r3, #0]
 801010c:	4a5f      	ldr	r2, [pc, #380]	@ (801028c <HAL_DMA_Abort+0x250>)
 801010e:	4293      	cmp	r3, r2
 8010110:	d101      	bne.n	8010116 <HAL_DMA_Abort+0xda>
 8010112:	2301      	movs	r3, #1
 8010114:	e000      	b.n	8010118 <HAL_DMA_Abort+0xdc>
 8010116:	2300      	movs	r3, #0
 8010118:	2b00      	cmp	r3, #0
 801011a:	d013      	beq.n	8010144 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 801011c:	687b      	ldr	r3, [r7, #4]
 801011e:	681b      	ldr	r3, [r3, #0]
 8010120:	681a      	ldr	r2, [r3, #0]
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	681b      	ldr	r3, [r3, #0]
 8010126:	f022 021e 	bic.w	r2, r2, #30
 801012a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 801012c:	687b      	ldr	r3, [r7, #4]
 801012e:	681b      	ldr	r3, [r3, #0]
 8010130:	695a      	ldr	r2, [r3, #20]
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	681b      	ldr	r3, [r3, #0]
 8010136:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801013a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 801013c:	687b      	ldr	r3, [r7, #4]
 801013e:	681b      	ldr	r3, [r3, #0]
 8010140:	617b      	str	r3, [r7, #20]
 8010142:	e00a      	b.n	801015a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	681b      	ldr	r3, [r3, #0]
 8010148:	681a      	ldr	r2, [r3, #0]
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	681b      	ldr	r3, [r3, #0]
 801014e:	f022 020e 	bic.w	r2, r2, #14
 8010152:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8010154:	687b      	ldr	r3, [r7, #4]
 8010156:	681b      	ldr	r3, [r3, #0]
 8010158:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	681b      	ldr	r3, [r3, #0]
 801015e:	4a3c      	ldr	r2, [pc, #240]	@ (8010250 <HAL_DMA_Abort+0x214>)
 8010160:	4293      	cmp	r3, r2
 8010162:	d072      	beq.n	801024a <HAL_DMA_Abort+0x20e>
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	681b      	ldr	r3, [r3, #0]
 8010168:	4a3a      	ldr	r2, [pc, #232]	@ (8010254 <HAL_DMA_Abort+0x218>)
 801016a:	4293      	cmp	r3, r2
 801016c:	d06d      	beq.n	801024a <HAL_DMA_Abort+0x20e>
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	681b      	ldr	r3, [r3, #0]
 8010172:	4a39      	ldr	r2, [pc, #228]	@ (8010258 <HAL_DMA_Abort+0x21c>)
 8010174:	4293      	cmp	r3, r2
 8010176:	d068      	beq.n	801024a <HAL_DMA_Abort+0x20e>
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	681b      	ldr	r3, [r3, #0]
 801017c:	4a37      	ldr	r2, [pc, #220]	@ (801025c <HAL_DMA_Abort+0x220>)
 801017e:	4293      	cmp	r3, r2
 8010180:	d063      	beq.n	801024a <HAL_DMA_Abort+0x20e>
 8010182:	687b      	ldr	r3, [r7, #4]
 8010184:	681b      	ldr	r3, [r3, #0]
 8010186:	4a36      	ldr	r2, [pc, #216]	@ (8010260 <HAL_DMA_Abort+0x224>)
 8010188:	4293      	cmp	r3, r2
 801018a:	d05e      	beq.n	801024a <HAL_DMA_Abort+0x20e>
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	681b      	ldr	r3, [r3, #0]
 8010190:	4a34      	ldr	r2, [pc, #208]	@ (8010264 <HAL_DMA_Abort+0x228>)
 8010192:	4293      	cmp	r3, r2
 8010194:	d059      	beq.n	801024a <HAL_DMA_Abort+0x20e>
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	681b      	ldr	r3, [r3, #0]
 801019a:	4a33      	ldr	r2, [pc, #204]	@ (8010268 <HAL_DMA_Abort+0x22c>)
 801019c:	4293      	cmp	r3, r2
 801019e:	d054      	beq.n	801024a <HAL_DMA_Abort+0x20e>
 80101a0:	687b      	ldr	r3, [r7, #4]
 80101a2:	681b      	ldr	r3, [r3, #0]
 80101a4:	4a31      	ldr	r2, [pc, #196]	@ (801026c <HAL_DMA_Abort+0x230>)
 80101a6:	4293      	cmp	r3, r2
 80101a8:	d04f      	beq.n	801024a <HAL_DMA_Abort+0x20e>
 80101aa:	687b      	ldr	r3, [r7, #4]
 80101ac:	681b      	ldr	r3, [r3, #0]
 80101ae:	4a30      	ldr	r2, [pc, #192]	@ (8010270 <HAL_DMA_Abort+0x234>)
 80101b0:	4293      	cmp	r3, r2
 80101b2:	d04a      	beq.n	801024a <HAL_DMA_Abort+0x20e>
 80101b4:	687b      	ldr	r3, [r7, #4]
 80101b6:	681b      	ldr	r3, [r3, #0]
 80101b8:	4a2e      	ldr	r2, [pc, #184]	@ (8010274 <HAL_DMA_Abort+0x238>)
 80101ba:	4293      	cmp	r3, r2
 80101bc:	d045      	beq.n	801024a <HAL_DMA_Abort+0x20e>
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	681b      	ldr	r3, [r3, #0]
 80101c2:	4a2d      	ldr	r2, [pc, #180]	@ (8010278 <HAL_DMA_Abort+0x23c>)
 80101c4:	4293      	cmp	r3, r2
 80101c6:	d040      	beq.n	801024a <HAL_DMA_Abort+0x20e>
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	681b      	ldr	r3, [r3, #0]
 80101cc:	4a2b      	ldr	r2, [pc, #172]	@ (801027c <HAL_DMA_Abort+0x240>)
 80101ce:	4293      	cmp	r3, r2
 80101d0:	d03b      	beq.n	801024a <HAL_DMA_Abort+0x20e>
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	681b      	ldr	r3, [r3, #0]
 80101d6:	4a2a      	ldr	r2, [pc, #168]	@ (8010280 <HAL_DMA_Abort+0x244>)
 80101d8:	4293      	cmp	r3, r2
 80101da:	d036      	beq.n	801024a <HAL_DMA_Abort+0x20e>
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	681b      	ldr	r3, [r3, #0]
 80101e0:	4a28      	ldr	r2, [pc, #160]	@ (8010284 <HAL_DMA_Abort+0x248>)
 80101e2:	4293      	cmp	r3, r2
 80101e4:	d031      	beq.n	801024a <HAL_DMA_Abort+0x20e>
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	681b      	ldr	r3, [r3, #0]
 80101ea:	4a27      	ldr	r2, [pc, #156]	@ (8010288 <HAL_DMA_Abort+0x24c>)
 80101ec:	4293      	cmp	r3, r2
 80101ee:	d02c      	beq.n	801024a <HAL_DMA_Abort+0x20e>
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	681b      	ldr	r3, [r3, #0]
 80101f4:	4a25      	ldr	r2, [pc, #148]	@ (801028c <HAL_DMA_Abort+0x250>)
 80101f6:	4293      	cmp	r3, r2
 80101f8:	d027      	beq.n	801024a <HAL_DMA_Abort+0x20e>
 80101fa:	687b      	ldr	r3, [r7, #4]
 80101fc:	681b      	ldr	r3, [r3, #0]
 80101fe:	4a24      	ldr	r2, [pc, #144]	@ (8010290 <HAL_DMA_Abort+0x254>)
 8010200:	4293      	cmp	r3, r2
 8010202:	d022      	beq.n	801024a <HAL_DMA_Abort+0x20e>
 8010204:	687b      	ldr	r3, [r7, #4]
 8010206:	681b      	ldr	r3, [r3, #0]
 8010208:	4a22      	ldr	r2, [pc, #136]	@ (8010294 <HAL_DMA_Abort+0x258>)
 801020a:	4293      	cmp	r3, r2
 801020c:	d01d      	beq.n	801024a <HAL_DMA_Abort+0x20e>
 801020e:	687b      	ldr	r3, [r7, #4]
 8010210:	681b      	ldr	r3, [r3, #0]
 8010212:	4a21      	ldr	r2, [pc, #132]	@ (8010298 <HAL_DMA_Abort+0x25c>)
 8010214:	4293      	cmp	r3, r2
 8010216:	d018      	beq.n	801024a <HAL_DMA_Abort+0x20e>
 8010218:	687b      	ldr	r3, [r7, #4]
 801021a:	681b      	ldr	r3, [r3, #0]
 801021c:	4a1f      	ldr	r2, [pc, #124]	@ (801029c <HAL_DMA_Abort+0x260>)
 801021e:	4293      	cmp	r3, r2
 8010220:	d013      	beq.n	801024a <HAL_DMA_Abort+0x20e>
 8010222:	687b      	ldr	r3, [r7, #4]
 8010224:	681b      	ldr	r3, [r3, #0]
 8010226:	4a1e      	ldr	r2, [pc, #120]	@ (80102a0 <HAL_DMA_Abort+0x264>)
 8010228:	4293      	cmp	r3, r2
 801022a:	d00e      	beq.n	801024a <HAL_DMA_Abort+0x20e>
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	681b      	ldr	r3, [r3, #0]
 8010230:	4a1c      	ldr	r2, [pc, #112]	@ (80102a4 <HAL_DMA_Abort+0x268>)
 8010232:	4293      	cmp	r3, r2
 8010234:	d009      	beq.n	801024a <HAL_DMA_Abort+0x20e>
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	681b      	ldr	r3, [r3, #0]
 801023a:	4a1b      	ldr	r2, [pc, #108]	@ (80102a8 <HAL_DMA_Abort+0x26c>)
 801023c:	4293      	cmp	r3, r2
 801023e:	d004      	beq.n	801024a <HAL_DMA_Abort+0x20e>
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	681b      	ldr	r3, [r3, #0]
 8010244:	4a19      	ldr	r2, [pc, #100]	@ (80102ac <HAL_DMA_Abort+0x270>)
 8010246:	4293      	cmp	r3, r2
 8010248:	d132      	bne.n	80102b0 <HAL_DMA_Abort+0x274>
 801024a:	2301      	movs	r3, #1
 801024c:	e031      	b.n	80102b2 <HAL_DMA_Abort+0x276>
 801024e:	bf00      	nop
 8010250:	40020010 	.word	0x40020010
 8010254:	40020028 	.word	0x40020028
 8010258:	40020040 	.word	0x40020040
 801025c:	40020058 	.word	0x40020058
 8010260:	40020070 	.word	0x40020070
 8010264:	40020088 	.word	0x40020088
 8010268:	400200a0 	.word	0x400200a0
 801026c:	400200b8 	.word	0x400200b8
 8010270:	40020410 	.word	0x40020410
 8010274:	40020428 	.word	0x40020428
 8010278:	40020440 	.word	0x40020440
 801027c:	40020458 	.word	0x40020458
 8010280:	40020470 	.word	0x40020470
 8010284:	40020488 	.word	0x40020488
 8010288:	400204a0 	.word	0x400204a0
 801028c:	400204b8 	.word	0x400204b8
 8010290:	58025408 	.word	0x58025408
 8010294:	5802541c 	.word	0x5802541c
 8010298:	58025430 	.word	0x58025430
 801029c:	58025444 	.word	0x58025444
 80102a0:	58025458 	.word	0x58025458
 80102a4:	5802546c 	.word	0x5802546c
 80102a8:	58025480 	.word	0x58025480
 80102ac:	58025494 	.word	0x58025494
 80102b0:	2300      	movs	r3, #0
 80102b2:	2b00      	cmp	r3, #0
 80102b4:	d007      	beq.n	80102c6 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80102ba:	681a      	ldr	r2, [r3, #0]
 80102bc:	687b      	ldr	r3, [r7, #4]
 80102be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80102c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80102c4:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	681b      	ldr	r3, [r3, #0]
 80102ca:	4a6d      	ldr	r2, [pc, #436]	@ (8010480 <HAL_DMA_Abort+0x444>)
 80102cc:	4293      	cmp	r3, r2
 80102ce:	d04a      	beq.n	8010366 <HAL_DMA_Abort+0x32a>
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	681b      	ldr	r3, [r3, #0]
 80102d4:	4a6b      	ldr	r2, [pc, #428]	@ (8010484 <HAL_DMA_Abort+0x448>)
 80102d6:	4293      	cmp	r3, r2
 80102d8:	d045      	beq.n	8010366 <HAL_DMA_Abort+0x32a>
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	681b      	ldr	r3, [r3, #0]
 80102de:	4a6a      	ldr	r2, [pc, #424]	@ (8010488 <HAL_DMA_Abort+0x44c>)
 80102e0:	4293      	cmp	r3, r2
 80102e2:	d040      	beq.n	8010366 <HAL_DMA_Abort+0x32a>
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	681b      	ldr	r3, [r3, #0]
 80102e8:	4a68      	ldr	r2, [pc, #416]	@ (801048c <HAL_DMA_Abort+0x450>)
 80102ea:	4293      	cmp	r3, r2
 80102ec:	d03b      	beq.n	8010366 <HAL_DMA_Abort+0x32a>
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	681b      	ldr	r3, [r3, #0]
 80102f2:	4a67      	ldr	r2, [pc, #412]	@ (8010490 <HAL_DMA_Abort+0x454>)
 80102f4:	4293      	cmp	r3, r2
 80102f6:	d036      	beq.n	8010366 <HAL_DMA_Abort+0x32a>
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	681b      	ldr	r3, [r3, #0]
 80102fc:	4a65      	ldr	r2, [pc, #404]	@ (8010494 <HAL_DMA_Abort+0x458>)
 80102fe:	4293      	cmp	r3, r2
 8010300:	d031      	beq.n	8010366 <HAL_DMA_Abort+0x32a>
 8010302:	687b      	ldr	r3, [r7, #4]
 8010304:	681b      	ldr	r3, [r3, #0]
 8010306:	4a64      	ldr	r2, [pc, #400]	@ (8010498 <HAL_DMA_Abort+0x45c>)
 8010308:	4293      	cmp	r3, r2
 801030a:	d02c      	beq.n	8010366 <HAL_DMA_Abort+0x32a>
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	681b      	ldr	r3, [r3, #0]
 8010310:	4a62      	ldr	r2, [pc, #392]	@ (801049c <HAL_DMA_Abort+0x460>)
 8010312:	4293      	cmp	r3, r2
 8010314:	d027      	beq.n	8010366 <HAL_DMA_Abort+0x32a>
 8010316:	687b      	ldr	r3, [r7, #4]
 8010318:	681b      	ldr	r3, [r3, #0]
 801031a:	4a61      	ldr	r2, [pc, #388]	@ (80104a0 <HAL_DMA_Abort+0x464>)
 801031c:	4293      	cmp	r3, r2
 801031e:	d022      	beq.n	8010366 <HAL_DMA_Abort+0x32a>
 8010320:	687b      	ldr	r3, [r7, #4]
 8010322:	681b      	ldr	r3, [r3, #0]
 8010324:	4a5f      	ldr	r2, [pc, #380]	@ (80104a4 <HAL_DMA_Abort+0x468>)
 8010326:	4293      	cmp	r3, r2
 8010328:	d01d      	beq.n	8010366 <HAL_DMA_Abort+0x32a>
 801032a:	687b      	ldr	r3, [r7, #4]
 801032c:	681b      	ldr	r3, [r3, #0]
 801032e:	4a5e      	ldr	r2, [pc, #376]	@ (80104a8 <HAL_DMA_Abort+0x46c>)
 8010330:	4293      	cmp	r3, r2
 8010332:	d018      	beq.n	8010366 <HAL_DMA_Abort+0x32a>
 8010334:	687b      	ldr	r3, [r7, #4]
 8010336:	681b      	ldr	r3, [r3, #0]
 8010338:	4a5c      	ldr	r2, [pc, #368]	@ (80104ac <HAL_DMA_Abort+0x470>)
 801033a:	4293      	cmp	r3, r2
 801033c:	d013      	beq.n	8010366 <HAL_DMA_Abort+0x32a>
 801033e:	687b      	ldr	r3, [r7, #4]
 8010340:	681b      	ldr	r3, [r3, #0]
 8010342:	4a5b      	ldr	r2, [pc, #364]	@ (80104b0 <HAL_DMA_Abort+0x474>)
 8010344:	4293      	cmp	r3, r2
 8010346:	d00e      	beq.n	8010366 <HAL_DMA_Abort+0x32a>
 8010348:	687b      	ldr	r3, [r7, #4]
 801034a:	681b      	ldr	r3, [r3, #0]
 801034c:	4a59      	ldr	r2, [pc, #356]	@ (80104b4 <HAL_DMA_Abort+0x478>)
 801034e:	4293      	cmp	r3, r2
 8010350:	d009      	beq.n	8010366 <HAL_DMA_Abort+0x32a>
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	681b      	ldr	r3, [r3, #0]
 8010356:	4a58      	ldr	r2, [pc, #352]	@ (80104b8 <HAL_DMA_Abort+0x47c>)
 8010358:	4293      	cmp	r3, r2
 801035a:	d004      	beq.n	8010366 <HAL_DMA_Abort+0x32a>
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	681b      	ldr	r3, [r3, #0]
 8010360:	4a56      	ldr	r2, [pc, #344]	@ (80104bc <HAL_DMA_Abort+0x480>)
 8010362:	4293      	cmp	r3, r2
 8010364:	d108      	bne.n	8010378 <HAL_DMA_Abort+0x33c>
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	681b      	ldr	r3, [r3, #0]
 801036a:	681a      	ldr	r2, [r3, #0]
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	681b      	ldr	r3, [r3, #0]
 8010370:	f022 0201 	bic.w	r2, r2, #1
 8010374:	601a      	str	r2, [r3, #0]
 8010376:	e007      	b.n	8010388 <HAL_DMA_Abort+0x34c>
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	681b      	ldr	r3, [r3, #0]
 801037c:	681a      	ldr	r2, [r3, #0]
 801037e:	687b      	ldr	r3, [r7, #4]
 8010380:	681b      	ldr	r3, [r3, #0]
 8010382:	f022 0201 	bic.w	r2, r2, #1
 8010386:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8010388:	e013      	b.n	80103b2 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 801038a:	f7fd f979 	bl	800d680 <HAL_GetTick>
 801038e:	4602      	mov	r2, r0
 8010390:	693b      	ldr	r3, [r7, #16]
 8010392:	1ad3      	subs	r3, r2, r3
 8010394:	2b05      	cmp	r3, #5
 8010396:	d90c      	bls.n	80103b2 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	2220      	movs	r2, #32
 801039c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 801039e:	687b      	ldr	r3, [r7, #4]
 80103a0:	2203      	movs	r2, #3
 80103a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80103a6:	687b      	ldr	r3, [r7, #4]
 80103a8:	2200      	movs	r2, #0
 80103aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80103ae:	2301      	movs	r3, #1
 80103b0:	e12d      	b.n	801060e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80103b2:	697b      	ldr	r3, [r7, #20]
 80103b4:	681b      	ldr	r3, [r3, #0]
 80103b6:	f003 0301 	and.w	r3, r3, #1
 80103ba:	2b00      	cmp	r3, #0
 80103bc:	d1e5      	bne.n	801038a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80103be:	687b      	ldr	r3, [r7, #4]
 80103c0:	681b      	ldr	r3, [r3, #0]
 80103c2:	4a2f      	ldr	r2, [pc, #188]	@ (8010480 <HAL_DMA_Abort+0x444>)
 80103c4:	4293      	cmp	r3, r2
 80103c6:	d04a      	beq.n	801045e <HAL_DMA_Abort+0x422>
 80103c8:	687b      	ldr	r3, [r7, #4]
 80103ca:	681b      	ldr	r3, [r3, #0]
 80103cc:	4a2d      	ldr	r2, [pc, #180]	@ (8010484 <HAL_DMA_Abort+0x448>)
 80103ce:	4293      	cmp	r3, r2
 80103d0:	d045      	beq.n	801045e <HAL_DMA_Abort+0x422>
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	681b      	ldr	r3, [r3, #0]
 80103d6:	4a2c      	ldr	r2, [pc, #176]	@ (8010488 <HAL_DMA_Abort+0x44c>)
 80103d8:	4293      	cmp	r3, r2
 80103da:	d040      	beq.n	801045e <HAL_DMA_Abort+0x422>
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	681b      	ldr	r3, [r3, #0]
 80103e0:	4a2a      	ldr	r2, [pc, #168]	@ (801048c <HAL_DMA_Abort+0x450>)
 80103e2:	4293      	cmp	r3, r2
 80103e4:	d03b      	beq.n	801045e <HAL_DMA_Abort+0x422>
 80103e6:	687b      	ldr	r3, [r7, #4]
 80103e8:	681b      	ldr	r3, [r3, #0]
 80103ea:	4a29      	ldr	r2, [pc, #164]	@ (8010490 <HAL_DMA_Abort+0x454>)
 80103ec:	4293      	cmp	r3, r2
 80103ee:	d036      	beq.n	801045e <HAL_DMA_Abort+0x422>
 80103f0:	687b      	ldr	r3, [r7, #4]
 80103f2:	681b      	ldr	r3, [r3, #0]
 80103f4:	4a27      	ldr	r2, [pc, #156]	@ (8010494 <HAL_DMA_Abort+0x458>)
 80103f6:	4293      	cmp	r3, r2
 80103f8:	d031      	beq.n	801045e <HAL_DMA_Abort+0x422>
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	681b      	ldr	r3, [r3, #0]
 80103fe:	4a26      	ldr	r2, [pc, #152]	@ (8010498 <HAL_DMA_Abort+0x45c>)
 8010400:	4293      	cmp	r3, r2
 8010402:	d02c      	beq.n	801045e <HAL_DMA_Abort+0x422>
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	681b      	ldr	r3, [r3, #0]
 8010408:	4a24      	ldr	r2, [pc, #144]	@ (801049c <HAL_DMA_Abort+0x460>)
 801040a:	4293      	cmp	r3, r2
 801040c:	d027      	beq.n	801045e <HAL_DMA_Abort+0x422>
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	681b      	ldr	r3, [r3, #0]
 8010412:	4a23      	ldr	r2, [pc, #140]	@ (80104a0 <HAL_DMA_Abort+0x464>)
 8010414:	4293      	cmp	r3, r2
 8010416:	d022      	beq.n	801045e <HAL_DMA_Abort+0x422>
 8010418:	687b      	ldr	r3, [r7, #4]
 801041a:	681b      	ldr	r3, [r3, #0]
 801041c:	4a21      	ldr	r2, [pc, #132]	@ (80104a4 <HAL_DMA_Abort+0x468>)
 801041e:	4293      	cmp	r3, r2
 8010420:	d01d      	beq.n	801045e <HAL_DMA_Abort+0x422>
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	681b      	ldr	r3, [r3, #0]
 8010426:	4a20      	ldr	r2, [pc, #128]	@ (80104a8 <HAL_DMA_Abort+0x46c>)
 8010428:	4293      	cmp	r3, r2
 801042a:	d018      	beq.n	801045e <HAL_DMA_Abort+0x422>
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	681b      	ldr	r3, [r3, #0]
 8010430:	4a1e      	ldr	r2, [pc, #120]	@ (80104ac <HAL_DMA_Abort+0x470>)
 8010432:	4293      	cmp	r3, r2
 8010434:	d013      	beq.n	801045e <HAL_DMA_Abort+0x422>
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	681b      	ldr	r3, [r3, #0]
 801043a:	4a1d      	ldr	r2, [pc, #116]	@ (80104b0 <HAL_DMA_Abort+0x474>)
 801043c:	4293      	cmp	r3, r2
 801043e:	d00e      	beq.n	801045e <HAL_DMA_Abort+0x422>
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	681b      	ldr	r3, [r3, #0]
 8010444:	4a1b      	ldr	r2, [pc, #108]	@ (80104b4 <HAL_DMA_Abort+0x478>)
 8010446:	4293      	cmp	r3, r2
 8010448:	d009      	beq.n	801045e <HAL_DMA_Abort+0x422>
 801044a:	687b      	ldr	r3, [r7, #4]
 801044c:	681b      	ldr	r3, [r3, #0]
 801044e:	4a1a      	ldr	r2, [pc, #104]	@ (80104b8 <HAL_DMA_Abort+0x47c>)
 8010450:	4293      	cmp	r3, r2
 8010452:	d004      	beq.n	801045e <HAL_DMA_Abort+0x422>
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	681b      	ldr	r3, [r3, #0]
 8010458:	4a18      	ldr	r2, [pc, #96]	@ (80104bc <HAL_DMA_Abort+0x480>)
 801045a:	4293      	cmp	r3, r2
 801045c:	d101      	bne.n	8010462 <HAL_DMA_Abort+0x426>
 801045e:	2301      	movs	r3, #1
 8010460:	e000      	b.n	8010464 <HAL_DMA_Abort+0x428>
 8010462:	2300      	movs	r3, #0
 8010464:	2b00      	cmp	r3, #0
 8010466:	d02b      	beq.n	80104c0 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801046c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 801046e:	687b      	ldr	r3, [r7, #4]
 8010470:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010472:	f003 031f 	and.w	r3, r3, #31
 8010476:	223f      	movs	r2, #63	@ 0x3f
 8010478:	409a      	lsls	r2, r3
 801047a:	68bb      	ldr	r3, [r7, #8]
 801047c:	609a      	str	r2, [r3, #8]
 801047e:	e02a      	b.n	80104d6 <HAL_DMA_Abort+0x49a>
 8010480:	40020010 	.word	0x40020010
 8010484:	40020028 	.word	0x40020028
 8010488:	40020040 	.word	0x40020040
 801048c:	40020058 	.word	0x40020058
 8010490:	40020070 	.word	0x40020070
 8010494:	40020088 	.word	0x40020088
 8010498:	400200a0 	.word	0x400200a0
 801049c:	400200b8 	.word	0x400200b8
 80104a0:	40020410 	.word	0x40020410
 80104a4:	40020428 	.word	0x40020428
 80104a8:	40020440 	.word	0x40020440
 80104ac:	40020458 	.word	0x40020458
 80104b0:	40020470 	.word	0x40020470
 80104b4:	40020488 	.word	0x40020488
 80104b8:	400204a0 	.word	0x400204a0
 80104bc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80104c4:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80104ca:	f003 031f 	and.w	r3, r3, #31
 80104ce:	2201      	movs	r2, #1
 80104d0:	409a      	lsls	r2, r3
 80104d2:	68fb      	ldr	r3, [r7, #12]
 80104d4:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80104d6:	687b      	ldr	r3, [r7, #4]
 80104d8:	681b      	ldr	r3, [r3, #0]
 80104da:	4a4f      	ldr	r2, [pc, #316]	@ (8010618 <HAL_DMA_Abort+0x5dc>)
 80104dc:	4293      	cmp	r3, r2
 80104de:	d072      	beq.n	80105c6 <HAL_DMA_Abort+0x58a>
 80104e0:	687b      	ldr	r3, [r7, #4]
 80104e2:	681b      	ldr	r3, [r3, #0]
 80104e4:	4a4d      	ldr	r2, [pc, #308]	@ (801061c <HAL_DMA_Abort+0x5e0>)
 80104e6:	4293      	cmp	r3, r2
 80104e8:	d06d      	beq.n	80105c6 <HAL_DMA_Abort+0x58a>
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	681b      	ldr	r3, [r3, #0]
 80104ee:	4a4c      	ldr	r2, [pc, #304]	@ (8010620 <HAL_DMA_Abort+0x5e4>)
 80104f0:	4293      	cmp	r3, r2
 80104f2:	d068      	beq.n	80105c6 <HAL_DMA_Abort+0x58a>
 80104f4:	687b      	ldr	r3, [r7, #4]
 80104f6:	681b      	ldr	r3, [r3, #0]
 80104f8:	4a4a      	ldr	r2, [pc, #296]	@ (8010624 <HAL_DMA_Abort+0x5e8>)
 80104fa:	4293      	cmp	r3, r2
 80104fc:	d063      	beq.n	80105c6 <HAL_DMA_Abort+0x58a>
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	681b      	ldr	r3, [r3, #0]
 8010502:	4a49      	ldr	r2, [pc, #292]	@ (8010628 <HAL_DMA_Abort+0x5ec>)
 8010504:	4293      	cmp	r3, r2
 8010506:	d05e      	beq.n	80105c6 <HAL_DMA_Abort+0x58a>
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	681b      	ldr	r3, [r3, #0]
 801050c:	4a47      	ldr	r2, [pc, #284]	@ (801062c <HAL_DMA_Abort+0x5f0>)
 801050e:	4293      	cmp	r3, r2
 8010510:	d059      	beq.n	80105c6 <HAL_DMA_Abort+0x58a>
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	681b      	ldr	r3, [r3, #0]
 8010516:	4a46      	ldr	r2, [pc, #280]	@ (8010630 <HAL_DMA_Abort+0x5f4>)
 8010518:	4293      	cmp	r3, r2
 801051a:	d054      	beq.n	80105c6 <HAL_DMA_Abort+0x58a>
 801051c:	687b      	ldr	r3, [r7, #4]
 801051e:	681b      	ldr	r3, [r3, #0]
 8010520:	4a44      	ldr	r2, [pc, #272]	@ (8010634 <HAL_DMA_Abort+0x5f8>)
 8010522:	4293      	cmp	r3, r2
 8010524:	d04f      	beq.n	80105c6 <HAL_DMA_Abort+0x58a>
 8010526:	687b      	ldr	r3, [r7, #4]
 8010528:	681b      	ldr	r3, [r3, #0]
 801052a:	4a43      	ldr	r2, [pc, #268]	@ (8010638 <HAL_DMA_Abort+0x5fc>)
 801052c:	4293      	cmp	r3, r2
 801052e:	d04a      	beq.n	80105c6 <HAL_DMA_Abort+0x58a>
 8010530:	687b      	ldr	r3, [r7, #4]
 8010532:	681b      	ldr	r3, [r3, #0]
 8010534:	4a41      	ldr	r2, [pc, #260]	@ (801063c <HAL_DMA_Abort+0x600>)
 8010536:	4293      	cmp	r3, r2
 8010538:	d045      	beq.n	80105c6 <HAL_DMA_Abort+0x58a>
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	681b      	ldr	r3, [r3, #0]
 801053e:	4a40      	ldr	r2, [pc, #256]	@ (8010640 <HAL_DMA_Abort+0x604>)
 8010540:	4293      	cmp	r3, r2
 8010542:	d040      	beq.n	80105c6 <HAL_DMA_Abort+0x58a>
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	681b      	ldr	r3, [r3, #0]
 8010548:	4a3e      	ldr	r2, [pc, #248]	@ (8010644 <HAL_DMA_Abort+0x608>)
 801054a:	4293      	cmp	r3, r2
 801054c:	d03b      	beq.n	80105c6 <HAL_DMA_Abort+0x58a>
 801054e:	687b      	ldr	r3, [r7, #4]
 8010550:	681b      	ldr	r3, [r3, #0]
 8010552:	4a3d      	ldr	r2, [pc, #244]	@ (8010648 <HAL_DMA_Abort+0x60c>)
 8010554:	4293      	cmp	r3, r2
 8010556:	d036      	beq.n	80105c6 <HAL_DMA_Abort+0x58a>
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	681b      	ldr	r3, [r3, #0]
 801055c:	4a3b      	ldr	r2, [pc, #236]	@ (801064c <HAL_DMA_Abort+0x610>)
 801055e:	4293      	cmp	r3, r2
 8010560:	d031      	beq.n	80105c6 <HAL_DMA_Abort+0x58a>
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	681b      	ldr	r3, [r3, #0]
 8010566:	4a3a      	ldr	r2, [pc, #232]	@ (8010650 <HAL_DMA_Abort+0x614>)
 8010568:	4293      	cmp	r3, r2
 801056a:	d02c      	beq.n	80105c6 <HAL_DMA_Abort+0x58a>
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	681b      	ldr	r3, [r3, #0]
 8010570:	4a38      	ldr	r2, [pc, #224]	@ (8010654 <HAL_DMA_Abort+0x618>)
 8010572:	4293      	cmp	r3, r2
 8010574:	d027      	beq.n	80105c6 <HAL_DMA_Abort+0x58a>
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	681b      	ldr	r3, [r3, #0]
 801057a:	4a37      	ldr	r2, [pc, #220]	@ (8010658 <HAL_DMA_Abort+0x61c>)
 801057c:	4293      	cmp	r3, r2
 801057e:	d022      	beq.n	80105c6 <HAL_DMA_Abort+0x58a>
 8010580:	687b      	ldr	r3, [r7, #4]
 8010582:	681b      	ldr	r3, [r3, #0]
 8010584:	4a35      	ldr	r2, [pc, #212]	@ (801065c <HAL_DMA_Abort+0x620>)
 8010586:	4293      	cmp	r3, r2
 8010588:	d01d      	beq.n	80105c6 <HAL_DMA_Abort+0x58a>
 801058a:	687b      	ldr	r3, [r7, #4]
 801058c:	681b      	ldr	r3, [r3, #0]
 801058e:	4a34      	ldr	r2, [pc, #208]	@ (8010660 <HAL_DMA_Abort+0x624>)
 8010590:	4293      	cmp	r3, r2
 8010592:	d018      	beq.n	80105c6 <HAL_DMA_Abort+0x58a>
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	681b      	ldr	r3, [r3, #0]
 8010598:	4a32      	ldr	r2, [pc, #200]	@ (8010664 <HAL_DMA_Abort+0x628>)
 801059a:	4293      	cmp	r3, r2
 801059c:	d013      	beq.n	80105c6 <HAL_DMA_Abort+0x58a>
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	681b      	ldr	r3, [r3, #0]
 80105a2:	4a31      	ldr	r2, [pc, #196]	@ (8010668 <HAL_DMA_Abort+0x62c>)
 80105a4:	4293      	cmp	r3, r2
 80105a6:	d00e      	beq.n	80105c6 <HAL_DMA_Abort+0x58a>
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	681b      	ldr	r3, [r3, #0]
 80105ac:	4a2f      	ldr	r2, [pc, #188]	@ (801066c <HAL_DMA_Abort+0x630>)
 80105ae:	4293      	cmp	r3, r2
 80105b0:	d009      	beq.n	80105c6 <HAL_DMA_Abort+0x58a>
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	681b      	ldr	r3, [r3, #0]
 80105b6:	4a2e      	ldr	r2, [pc, #184]	@ (8010670 <HAL_DMA_Abort+0x634>)
 80105b8:	4293      	cmp	r3, r2
 80105ba:	d004      	beq.n	80105c6 <HAL_DMA_Abort+0x58a>
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	681b      	ldr	r3, [r3, #0]
 80105c0:	4a2c      	ldr	r2, [pc, #176]	@ (8010674 <HAL_DMA_Abort+0x638>)
 80105c2:	4293      	cmp	r3, r2
 80105c4:	d101      	bne.n	80105ca <HAL_DMA_Abort+0x58e>
 80105c6:	2301      	movs	r3, #1
 80105c8:	e000      	b.n	80105cc <HAL_DMA_Abort+0x590>
 80105ca:	2300      	movs	r3, #0
 80105cc:	2b00      	cmp	r3, #0
 80105ce:	d015      	beq.n	80105fc <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80105d4:	687a      	ldr	r2, [r7, #4]
 80105d6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80105d8:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80105de:	2b00      	cmp	r3, #0
 80105e0:	d00c      	beq.n	80105fc <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80105e2:	687b      	ldr	r3, [r7, #4]
 80105e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80105e6:	681a      	ldr	r2, [r3, #0]
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80105ec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80105f0:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80105f2:	687b      	ldr	r3, [r7, #4]
 80105f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80105f6:	687a      	ldr	r2, [r7, #4]
 80105f8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80105fa:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	2201      	movs	r2, #1
 8010600:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	2200      	movs	r2, #0
 8010608:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 801060c:	2300      	movs	r3, #0
}
 801060e:	4618      	mov	r0, r3
 8010610:	3718      	adds	r7, #24
 8010612:	46bd      	mov	sp, r7
 8010614:	bd80      	pop	{r7, pc}
 8010616:	bf00      	nop
 8010618:	40020010 	.word	0x40020010
 801061c:	40020028 	.word	0x40020028
 8010620:	40020040 	.word	0x40020040
 8010624:	40020058 	.word	0x40020058
 8010628:	40020070 	.word	0x40020070
 801062c:	40020088 	.word	0x40020088
 8010630:	400200a0 	.word	0x400200a0
 8010634:	400200b8 	.word	0x400200b8
 8010638:	40020410 	.word	0x40020410
 801063c:	40020428 	.word	0x40020428
 8010640:	40020440 	.word	0x40020440
 8010644:	40020458 	.word	0x40020458
 8010648:	40020470 	.word	0x40020470
 801064c:	40020488 	.word	0x40020488
 8010650:	400204a0 	.word	0x400204a0
 8010654:	400204b8 	.word	0x400204b8
 8010658:	58025408 	.word	0x58025408
 801065c:	5802541c 	.word	0x5802541c
 8010660:	58025430 	.word	0x58025430
 8010664:	58025444 	.word	0x58025444
 8010668:	58025458 	.word	0x58025458
 801066c:	5802546c 	.word	0x5802546c
 8010670:	58025480 	.word	0x58025480
 8010674:	58025494 	.word	0x58025494

08010678 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8010678:	b580      	push	{r7, lr}
 801067a:	b084      	sub	sp, #16
 801067c:	af00      	add	r7, sp, #0
 801067e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8010680:	687b      	ldr	r3, [r7, #4]
 8010682:	2b00      	cmp	r3, #0
 8010684:	d101      	bne.n	801068a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8010686:	2301      	movs	r3, #1
 8010688:	e237      	b.n	8010afa <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 801068a:	687b      	ldr	r3, [r7, #4]
 801068c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8010690:	b2db      	uxtb	r3, r3
 8010692:	2b02      	cmp	r3, #2
 8010694:	d004      	beq.n	80106a0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	2280      	movs	r2, #128	@ 0x80
 801069a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 801069c:	2301      	movs	r3, #1
 801069e:	e22c      	b.n	8010afa <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	681b      	ldr	r3, [r3, #0]
 80106a4:	4a5c      	ldr	r2, [pc, #368]	@ (8010818 <HAL_DMA_Abort_IT+0x1a0>)
 80106a6:	4293      	cmp	r3, r2
 80106a8:	d04a      	beq.n	8010740 <HAL_DMA_Abort_IT+0xc8>
 80106aa:	687b      	ldr	r3, [r7, #4]
 80106ac:	681b      	ldr	r3, [r3, #0]
 80106ae:	4a5b      	ldr	r2, [pc, #364]	@ (801081c <HAL_DMA_Abort_IT+0x1a4>)
 80106b0:	4293      	cmp	r3, r2
 80106b2:	d045      	beq.n	8010740 <HAL_DMA_Abort_IT+0xc8>
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	681b      	ldr	r3, [r3, #0]
 80106b8:	4a59      	ldr	r2, [pc, #356]	@ (8010820 <HAL_DMA_Abort_IT+0x1a8>)
 80106ba:	4293      	cmp	r3, r2
 80106bc:	d040      	beq.n	8010740 <HAL_DMA_Abort_IT+0xc8>
 80106be:	687b      	ldr	r3, [r7, #4]
 80106c0:	681b      	ldr	r3, [r3, #0]
 80106c2:	4a58      	ldr	r2, [pc, #352]	@ (8010824 <HAL_DMA_Abort_IT+0x1ac>)
 80106c4:	4293      	cmp	r3, r2
 80106c6:	d03b      	beq.n	8010740 <HAL_DMA_Abort_IT+0xc8>
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	681b      	ldr	r3, [r3, #0]
 80106cc:	4a56      	ldr	r2, [pc, #344]	@ (8010828 <HAL_DMA_Abort_IT+0x1b0>)
 80106ce:	4293      	cmp	r3, r2
 80106d0:	d036      	beq.n	8010740 <HAL_DMA_Abort_IT+0xc8>
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	681b      	ldr	r3, [r3, #0]
 80106d6:	4a55      	ldr	r2, [pc, #340]	@ (801082c <HAL_DMA_Abort_IT+0x1b4>)
 80106d8:	4293      	cmp	r3, r2
 80106da:	d031      	beq.n	8010740 <HAL_DMA_Abort_IT+0xc8>
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	681b      	ldr	r3, [r3, #0]
 80106e0:	4a53      	ldr	r2, [pc, #332]	@ (8010830 <HAL_DMA_Abort_IT+0x1b8>)
 80106e2:	4293      	cmp	r3, r2
 80106e4:	d02c      	beq.n	8010740 <HAL_DMA_Abort_IT+0xc8>
 80106e6:	687b      	ldr	r3, [r7, #4]
 80106e8:	681b      	ldr	r3, [r3, #0]
 80106ea:	4a52      	ldr	r2, [pc, #328]	@ (8010834 <HAL_DMA_Abort_IT+0x1bc>)
 80106ec:	4293      	cmp	r3, r2
 80106ee:	d027      	beq.n	8010740 <HAL_DMA_Abort_IT+0xc8>
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	681b      	ldr	r3, [r3, #0]
 80106f4:	4a50      	ldr	r2, [pc, #320]	@ (8010838 <HAL_DMA_Abort_IT+0x1c0>)
 80106f6:	4293      	cmp	r3, r2
 80106f8:	d022      	beq.n	8010740 <HAL_DMA_Abort_IT+0xc8>
 80106fa:	687b      	ldr	r3, [r7, #4]
 80106fc:	681b      	ldr	r3, [r3, #0]
 80106fe:	4a4f      	ldr	r2, [pc, #316]	@ (801083c <HAL_DMA_Abort_IT+0x1c4>)
 8010700:	4293      	cmp	r3, r2
 8010702:	d01d      	beq.n	8010740 <HAL_DMA_Abort_IT+0xc8>
 8010704:	687b      	ldr	r3, [r7, #4]
 8010706:	681b      	ldr	r3, [r3, #0]
 8010708:	4a4d      	ldr	r2, [pc, #308]	@ (8010840 <HAL_DMA_Abort_IT+0x1c8>)
 801070a:	4293      	cmp	r3, r2
 801070c:	d018      	beq.n	8010740 <HAL_DMA_Abort_IT+0xc8>
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	681b      	ldr	r3, [r3, #0]
 8010712:	4a4c      	ldr	r2, [pc, #304]	@ (8010844 <HAL_DMA_Abort_IT+0x1cc>)
 8010714:	4293      	cmp	r3, r2
 8010716:	d013      	beq.n	8010740 <HAL_DMA_Abort_IT+0xc8>
 8010718:	687b      	ldr	r3, [r7, #4]
 801071a:	681b      	ldr	r3, [r3, #0]
 801071c:	4a4a      	ldr	r2, [pc, #296]	@ (8010848 <HAL_DMA_Abort_IT+0x1d0>)
 801071e:	4293      	cmp	r3, r2
 8010720:	d00e      	beq.n	8010740 <HAL_DMA_Abort_IT+0xc8>
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	681b      	ldr	r3, [r3, #0]
 8010726:	4a49      	ldr	r2, [pc, #292]	@ (801084c <HAL_DMA_Abort_IT+0x1d4>)
 8010728:	4293      	cmp	r3, r2
 801072a:	d009      	beq.n	8010740 <HAL_DMA_Abort_IT+0xc8>
 801072c:	687b      	ldr	r3, [r7, #4]
 801072e:	681b      	ldr	r3, [r3, #0]
 8010730:	4a47      	ldr	r2, [pc, #284]	@ (8010850 <HAL_DMA_Abort_IT+0x1d8>)
 8010732:	4293      	cmp	r3, r2
 8010734:	d004      	beq.n	8010740 <HAL_DMA_Abort_IT+0xc8>
 8010736:	687b      	ldr	r3, [r7, #4]
 8010738:	681b      	ldr	r3, [r3, #0]
 801073a:	4a46      	ldr	r2, [pc, #280]	@ (8010854 <HAL_DMA_Abort_IT+0x1dc>)
 801073c:	4293      	cmp	r3, r2
 801073e:	d101      	bne.n	8010744 <HAL_DMA_Abort_IT+0xcc>
 8010740:	2301      	movs	r3, #1
 8010742:	e000      	b.n	8010746 <HAL_DMA_Abort_IT+0xce>
 8010744:	2300      	movs	r3, #0
 8010746:	2b00      	cmp	r3, #0
 8010748:	f000 8086 	beq.w	8010858 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	2204      	movs	r2, #4
 8010750:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8010754:	687b      	ldr	r3, [r7, #4]
 8010756:	681b      	ldr	r3, [r3, #0]
 8010758:	4a2f      	ldr	r2, [pc, #188]	@ (8010818 <HAL_DMA_Abort_IT+0x1a0>)
 801075a:	4293      	cmp	r3, r2
 801075c:	d04a      	beq.n	80107f4 <HAL_DMA_Abort_IT+0x17c>
 801075e:	687b      	ldr	r3, [r7, #4]
 8010760:	681b      	ldr	r3, [r3, #0]
 8010762:	4a2e      	ldr	r2, [pc, #184]	@ (801081c <HAL_DMA_Abort_IT+0x1a4>)
 8010764:	4293      	cmp	r3, r2
 8010766:	d045      	beq.n	80107f4 <HAL_DMA_Abort_IT+0x17c>
 8010768:	687b      	ldr	r3, [r7, #4]
 801076a:	681b      	ldr	r3, [r3, #0]
 801076c:	4a2c      	ldr	r2, [pc, #176]	@ (8010820 <HAL_DMA_Abort_IT+0x1a8>)
 801076e:	4293      	cmp	r3, r2
 8010770:	d040      	beq.n	80107f4 <HAL_DMA_Abort_IT+0x17c>
 8010772:	687b      	ldr	r3, [r7, #4]
 8010774:	681b      	ldr	r3, [r3, #0]
 8010776:	4a2b      	ldr	r2, [pc, #172]	@ (8010824 <HAL_DMA_Abort_IT+0x1ac>)
 8010778:	4293      	cmp	r3, r2
 801077a:	d03b      	beq.n	80107f4 <HAL_DMA_Abort_IT+0x17c>
 801077c:	687b      	ldr	r3, [r7, #4]
 801077e:	681b      	ldr	r3, [r3, #0]
 8010780:	4a29      	ldr	r2, [pc, #164]	@ (8010828 <HAL_DMA_Abort_IT+0x1b0>)
 8010782:	4293      	cmp	r3, r2
 8010784:	d036      	beq.n	80107f4 <HAL_DMA_Abort_IT+0x17c>
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	681b      	ldr	r3, [r3, #0]
 801078a:	4a28      	ldr	r2, [pc, #160]	@ (801082c <HAL_DMA_Abort_IT+0x1b4>)
 801078c:	4293      	cmp	r3, r2
 801078e:	d031      	beq.n	80107f4 <HAL_DMA_Abort_IT+0x17c>
 8010790:	687b      	ldr	r3, [r7, #4]
 8010792:	681b      	ldr	r3, [r3, #0]
 8010794:	4a26      	ldr	r2, [pc, #152]	@ (8010830 <HAL_DMA_Abort_IT+0x1b8>)
 8010796:	4293      	cmp	r3, r2
 8010798:	d02c      	beq.n	80107f4 <HAL_DMA_Abort_IT+0x17c>
 801079a:	687b      	ldr	r3, [r7, #4]
 801079c:	681b      	ldr	r3, [r3, #0]
 801079e:	4a25      	ldr	r2, [pc, #148]	@ (8010834 <HAL_DMA_Abort_IT+0x1bc>)
 80107a0:	4293      	cmp	r3, r2
 80107a2:	d027      	beq.n	80107f4 <HAL_DMA_Abort_IT+0x17c>
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	681b      	ldr	r3, [r3, #0]
 80107a8:	4a23      	ldr	r2, [pc, #140]	@ (8010838 <HAL_DMA_Abort_IT+0x1c0>)
 80107aa:	4293      	cmp	r3, r2
 80107ac:	d022      	beq.n	80107f4 <HAL_DMA_Abort_IT+0x17c>
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	681b      	ldr	r3, [r3, #0]
 80107b2:	4a22      	ldr	r2, [pc, #136]	@ (801083c <HAL_DMA_Abort_IT+0x1c4>)
 80107b4:	4293      	cmp	r3, r2
 80107b6:	d01d      	beq.n	80107f4 <HAL_DMA_Abort_IT+0x17c>
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	681b      	ldr	r3, [r3, #0]
 80107bc:	4a20      	ldr	r2, [pc, #128]	@ (8010840 <HAL_DMA_Abort_IT+0x1c8>)
 80107be:	4293      	cmp	r3, r2
 80107c0:	d018      	beq.n	80107f4 <HAL_DMA_Abort_IT+0x17c>
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	681b      	ldr	r3, [r3, #0]
 80107c6:	4a1f      	ldr	r2, [pc, #124]	@ (8010844 <HAL_DMA_Abort_IT+0x1cc>)
 80107c8:	4293      	cmp	r3, r2
 80107ca:	d013      	beq.n	80107f4 <HAL_DMA_Abort_IT+0x17c>
 80107cc:	687b      	ldr	r3, [r7, #4]
 80107ce:	681b      	ldr	r3, [r3, #0]
 80107d0:	4a1d      	ldr	r2, [pc, #116]	@ (8010848 <HAL_DMA_Abort_IT+0x1d0>)
 80107d2:	4293      	cmp	r3, r2
 80107d4:	d00e      	beq.n	80107f4 <HAL_DMA_Abort_IT+0x17c>
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	681b      	ldr	r3, [r3, #0]
 80107da:	4a1c      	ldr	r2, [pc, #112]	@ (801084c <HAL_DMA_Abort_IT+0x1d4>)
 80107dc:	4293      	cmp	r3, r2
 80107de:	d009      	beq.n	80107f4 <HAL_DMA_Abort_IT+0x17c>
 80107e0:	687b      	ldr	r3, [r7, #4]
 80107e2:	681b      	ldr	r3, [r3, #0]
 80107e4:	4a1a      	ldr	r2, [pc, #104]	@ (8010850 <HAL_DMA_Abort_IT+0x1d8>)
 80107e6:	4293      	cmp	r3, r2
 80107e8:	d004      	beq.n	80107f4 <HAL_DMA_Abort_IT+0x17c>
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	681b      	ldr	r3, [r3, #0]
 80107ee:	4a19      	ldr	r2, [pc, #100]	@ (8010854 <HAL_DMA_Abort_IT+0x1dc>)
 80107f0:	4293      	cmp	r3, r2
 80107f2:	d108      	bne.n	8010806 <HAL_DMA_Abort_IT+0x18e>
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	681b      	ldr	r3, [r3, #0]
 80107f8:	681a      	ldr	r2, [r3, #0]
 80107fa:	687b      	ldr	r3, [r7, #4]
 80107fc:	681b      	ldr	r3, [r3, #0]
 80107fe:	f022 0201 	bic.w	r2, r2, #1
 8010802:	601a      	str	r2, [r3, #0]
 8010804:	e178      	b.n	8010af8 <HAL_DMA_Abort_IT+0x480>
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	681b      	ldr	r3, [r3, #0]
 801080a:	681a      	ldr	r2, [r3, #0]
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	681b      	ldr	r3, [r3, #0]
 8010810:	f022 0201 	bic.w	r2, r2, #1
 8010814:	601a      	str	r2, [r3, #0]
 8010816:	e16f      	b.n	8010af8 <HAL_DMA_Abort_IT+0x480>
 8010818:	40020010 	.word	0x40020010
 801081c:	40020028 	.word	0x40020028
 8010820:	40020040 	.word	0x40020040
 8010824:	40020058 	.word	0x40020058
 8010828:	40020070 	.word	0x40020070
 801082c:	40020088 	.word	0x40020088
 8010830:	400200a0 	.word	0x400200a0
 8010834:	400200b8 	.word	0x400200b8
 8010838:	40020410 	.word	0x40020410
 801083c:	40020428 	.word	0x40020428
 8010840:	40020440 	.word	0x40020440
 8010844:	40020458 	.word	0x40020458
 8010848:	40020470 	.word	0x40020470
 801084c:	40020488 	.word	0x40020488
 8010850:	400204a0 	.word	0x400204a0
 8010854:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	681b      	ldr	r3, [r3, #0]
 801085c:	681a      	ldr	r2, [r3, #0]
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	681b      	ldr	r3, [r3, #0]
 8010862:	f022 020e 	bic.w	r2, r2, #14
 8010866:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	681b      	ldr	r3, [r3, #0]
 801086c:	4a6c      	ldr	r2, [pc, #432]	@ (8010a20 <HAL_DMA_Abort_IT+0x3a8>)
 801086e:	4293      	cmp	r3, r2
 8010870:	d04a      	beq.n	8010908 <HAL_DMA_Abort_IT+0x290>
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	681b      	ldr	r3, [r3, #0]
 8010876:	4a6b      	ldr	r2, [pc, #428]	@ (8010a24 <HAL_DMA_Abort_IT+0x3ac>)
 8010878:	4293      	cmp	r3, r2
 801087a:	d045      	beq.n	8010908 <HAL_DMA_Abort_IT+0x290>
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	681b      	ldr	r3, [r3, #0]
 8010880:	4a69      	ldr	r2, [pc, #420]	@ (8010a28 <HAL_DMA_Abort_IT+0x3b0>)
 8010882:	4293      	cmp	r3, r2
 8010884:	d040      	beq.n	8010908 <HAL_DMA_Abort_IT+0x290>
 8010886:	687b      	ldr	r3, [r7, #4]
 8010888:	681b      	ldr	r3, [r3, #0]
 801088a:	4a68      	ldr	r2, [pc, #416]	@ (8010a2c <HAL_DMA_Abort_IT+0x3b4>)
 801088c:	4293      	cmp	r3, r2
 801088e:	d03b      	beq.n	8010908 <HAL_DMA_Abort_IT+0x290>
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	681b      	ldr	r3, [r3, #0]
 8010894:	4a66      	ldr	r2, [pc, #408]	@ (8010a30 <HAL_DMA_Abort_IT+0x3b8>)
 8010896:	4293      	cmp	r3, r2
 8010898:	d036      	beq.n	8010908 <HAL_DMA_Abort_IT+0x290>
 801089a:	687b      	ldr	r3, [r7, #4]
 801089c:	681b      	ldr	r3, [r3, #0]
 801089e:	4a65      	ldr	r2, [pc, #404]	@ (8010a34 <HAL_DMA_Abort_IT+0x3bc>)
 80108a0:	4293      	cmp	r3, r2
 80108a2:	d031      	beq.n	8010908 <HAL_DMA_Abort_IT+0x290>
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	681b      	ldr	r3, [r3, #0]
 80108a8:	4a63      	ldr	r2, [pc, #396]	@ (8010a38 <HAL_DMA_Abort_IT+0x3c0>)
 80108aa:	4293      	cmp	r3, r2
 80108ac:	d02c      	beq.n	8010908 <HAL_DMA_Abort_IT+0x290>
 80108ae:	687b      	ldr	r3, [r7, #4]
 80108b0:	681b      	ldr	r3, [r3, #0]
 80108b2:	4a62      	ldr	r2, [pc, #392]	@ (8010a3c <HAL_DMA_Abort_IT+0x3c4>)
 80108b4:	4293      	cmp	r3, r2
 80108b6:	d027      	beq.n	8010908 <HAL_DMA_Abort_IT+0x290>
 80108b8:	687b      	ldr	r3, [r7, #4]
 80108ba:	681b      	ldr	r3, [r3, #0]
 80108bc:	4a60      	ldr	r2, [pc, #384]	@ (8010a40 <HAL_DMA_Abort_IT+0x3c8>)
 80108be:	4293      	cmp	r3, r2
 80108c0:	d022      	beq.n	8010908 <HAL_DMA_Abort_IT+0x290>
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	681b      	ldr	r3, [r3, #0]
 80108c6:	4a5f      	ldr	r2, [pc, #380]	@ (8010a44 <HAL_DMA_Abort_IT+0x3cc>)
 80108c8:	4293      	cmp	r3, r2
 80108ca:	d01d      	beq.n	8010908 <HAL_DMA_Abort_IT+0x290>
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	681b      	ldr	r3, [r3, #0]
 80108d0:	4a5d      	ldr	r2, [pc, #372]	@ (8010a48 <HAL_DMA_Abort_IT+0x3d0>)
 80108d2:	4293      	cmp	r3, r2
 80108d4:	d018      	beq.n	8010908 <HAL_DMA_Abort_IT+0x290>
 80108d6:	687b      	ldr	r3, [r7, #4]
 80108d8:	681b      	ldr	r3, [r3, #0]
 80108da:	4a5c      	ldr	r2, [pc, #368]	@ (8010a4c <HAL_DMA_Abort_IT+0x3d4>)
 80108dc:	4293      	cmp	r3, r2
 80108de:	d013      	beq.n	8010908 <HAL_DMA_Abort_IT+0x290>
 80108e0:	687b      	ldr	r3, [r7, #4]
 80108e2:	681b      	ldr	r3, [r3, #0]
 80108e4:	4a5a      	ldr	r2, [pc, #360]	@ (8010a50 <HAL_DMA_Abort_IT+0x3d8>)
 80108e6:	4293      	cmp	r3, r2
 80108e8:	d00e      	beq.n	8010908 <HAL_DMA_Abort_IT+0x290>
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	681b      	ldr	r3, [r3, #0]
 80108ee:	4a59      	ldr	r2, [pc, #356]	@ (8010a54 <HAL_DMA_Abort_IT+0x3dc>)
 80108f0:	4293      	cmp	r3, r2
 80108f2:	d009      	beq.n	8010908 <HAL_DMA_Abort_IT+0x290>
 80108f4:	687b      	ldr	r3, [r7, #4]
 80108f6:	681b      	ldr	r3, [r3, #0]
 80108f8:	4a57      	ldr	r2, [pc, #348]	@ (8010a58 <HAL_DMA_Abort_IT+0x3e0>)
 80108fa:	4293      	cmp	r3, r2
 80108fc:	d004      	beq.n	8010908 <HAL_DMA_Abort_IT+0x290>
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	681b      	ldr	r3, [r3, #0]
 8010902:	4a56      	ldr	r2, [pc, #344]	@ (8010a5c <HAL_DMA_Abort_IT+0x3e4>)
 8010904:	4293      	cmp	r3, r2
 8010906:	d108      	bne.n	801091a <HAL_DMA_Abort_IT+0x2a2>
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	681b      	ldr	r3, [r3, #0]
 801090c:	681a      	ldr	r2, [r3, #0]
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	681b      	ldr	r3, [r3, #0]
 8010912:	f022 0201 	bic.w	r2, r2, #1
 8010916:	601a      	str	r2, [r3, #0]
 8010918:	e007      	b.n	801092a <HAL_DMA_Abort_IT+0x2b2>
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	681b      	ldr	r3, [r3, #0]
 801091e:	681a      	ldr	r2, [r3, #0]
 8010920:	687b      	ldr	r3, [r7, #4]
 8010922:	681b      	ldr	r3, [r3, #0]
 8010924:	f022 0201 	bic.w	r2, r2, #1
 8010928:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	681b      	ldr	r3, [r3, #0]
 801092e:	4a3c      	ldr	r2, [pc, #240]	@ (8010a20 <HAL_DMA_Abort_IT+0x3a8>)
 8010930:	4293      	cmp	r3, r2
 8010932:	d072      	beq.n	8010a1a <HAL_DMA_Abort_IT+0x3a2>
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	681b      	ldr	r3, [r3, #0]
 8010938:	4a3a      	ldr	r2, [pc, #232]	@ (8010a24 <HAL_DMA_Abort_IT+0x3ac>)
 801093a:	4293      	cmp	r3, r2
 801093c:	d06d      	beq.n	8010a1a <HAL_DMA_Abort_IT+0x3a2>
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	681b      	ldr	r3, [r3, #0]
 8010942:	4a39      	ldr	r2, [pc, #228]	@ (8010a28 <HAL_DMA_Abort_IT+0x3b0>)
 8010944:	4293      	cmp	r3, r2
 8010946:	d068      	beq.n	8010a1a <HAL_DMA_Abort_IT+0x3a2>
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	681b      	ldr	r3, [r3, #0]
 801094c:	4a37      	ldr	r2, [pc, #220]	@ (8010a2c <HAL_DMA_Abort_IT+0x3b4>)
 801094e:	4293      	cmp	r3, r2
 8010950:	d063      	beq.n	8010a1a <HAL_DMA_Abort_IT+0x3a2>
 8010952:	687b      	ldr	r3, [r7, #4]
 8010954:	681b      	ldr	r3, [r3, #0]
 8010956:	4a36      	ldr	r2, [pc, #216]	@ (8010a30 <HAL_DMA_Abort_IT+0x3b8>)
 8010958:	4293      	cmp	r3, r2
 801095a:	d05e      	beq.n	8010a1a <HAL_DMA_Abort_IT+0x3a2>
 801095c:	687b      	ldr	r3, [r7, #4]
 801095e:	681b      	ldr	r3, [r3, #0]
 8010960:	4a34      	ldr	r2, [pc, #208]	@ (8010a34 <HAL_DMA_Abort_IT+0x3bc>)
 8010962:	4293      	cmp	r3, r2
 8010964:	d059      	beq.n	8010a1a <HAL_DMA_Abort_IT+0x3a2>
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	681b      	ldr	r3, [r3, #0]
 801096a:	4a33      	ldr	r2, [pc, #204]	@ (8010a38 <HAL_DMA_Abort_IT+0x3c0>)
 801096c:	4293      	cmp	r3, r2
 801096e:	d054      	beq.n	8010a1a <HAL_DMA_Abort_IT+0x3a2>
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	681b      	ldr	r3, [r3, #0]
 8010974:	4a31      	ldr	r2, [pc, #196]	@ (8010a3c <HAL_DMA_Abort_IT+0x3c4>)
 8010976:	4293      	cmp	r3, r2
 8010978:	d04f      	beq.n	8010a1a <HAL_DMA_Abort_IT+0x3a2>
 801097a:	687b      	ldr	r3, [r7, #4]
 801097c:	681b      	ldr	r3, [r3, #0]
 801097e:	4a30      	ldr	r2, [pc, #192]	@ (8010a40 <HAL_DMA_Abort_IT+0x3c8>)
 8010980:	4293      	cmp	r3, r2
 8010982:	d04a      	beq.n	8010a1a <HAL_DMA_Abort_IT+0x3a2>
 8010984:	687b      	ldr	r3, [r7, #4]
 8010986:	681b      	ldr	r3, [r3, #0]
 8010988:	4a2e      	ldr	r2, [pc, #184]	@ (8010a44 <HAL_DMA_Abort_IT+0x3cc>)
 801098a:	4293      	cmp	r3, r2
 801098c:	d045      	beq.n	8010a1a <HAL_DMA_Abort_IT+0x3a2>
 801098e:	687b      	ldr	r3, [r7, #4]
 8010990:	681b      	ldr	r3, [r3, #0]
 8010992:	4a2d      	ldr	r2, [pc, #180]	@ (8010a48 <HAL_DMA_Abort_IT+0x3d0>)
 8010994:	4293      	cmp	r3, r2
 8010996:	d040      	beq.n	8010a1a <HAL_DMA_Abort_IT+0x3a2>
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	681b      	ldr	r3, [r3, #0]
 801099c:	4a2b      	ldr	r2, [pc, #172]	@ (8010a4c <HAL_DMA_Abort_IT+0x3d4>)
 801099e:	4293      	cmp	r3, r2
 80109a0:	d03b      	beq.n	8010a1a <HAL_DMA_Abort_IT+0x3a2>
 80109a2:	687b      	ldr	r3, [r7, #4]
 80109a4:	681b      	ldr	r3, [r3, #0]
 80109a6:	4a2a      	ldr	r2, [pc, #168]	@ (8010a50 <HAL_DMA_Abort_IT+0x3d8>)
 80109a8:	4293      	cmp	r3, r2
 80109aa:	d036      	beq.n	8010a1a <HAL_DMA_Abort_IT+0x3a2>
 80109ac:	687b      	ldr	r3, [r7, #4]
 80109ae:	681b      	ldr	r3, [r3, #0]
 80109b0:	4a28      	ldr	r2, [pc, #160]	@ (8010a54 <HAL_DMA_Abort_IT+0x3dc>)
 80109b2:	4293      	cmp	r3, r2
 80109b4:	d031      	beq.n	8010a1a <HAL_DMA_Abort_IT+0x3a2>
 80109b6:	687b      	ldr	r3, [r7, #4]
 80109b8:	681b      	ldr	r3, [r3, #0]
 80109ba:	4a27      	ldr	r2, [pc, #156]	@ (8010a58 <HAL_DMA_Abort_IT+0x3e0>)
 80109bc:	4293      	cmp	r3, r2
 80109be:	d02c      	beq.n	8010a1a <HAL_DMA_Abort_IT+0x3a2>
 80109c0:	687b      	ldr	r3, [r7, #4]
 80109c2:	681b      	ldr	r3, [r3, #0]
 80109c4:	4a25      	ldr	r2, [pc, #148]	@ (8010a5c <HAL_DMA_Abort_IT+0x3e4>)
 80109c6:	4293      	cmp	r3, r2
 80109c8:	d027      	beq.n	8010a1a <HAL_DMA_Abort_IT+0x3a2>
 80109ca:	687b      	ldr	r3, [r7, #4]
 80109cc:	681b      	ldr	r3, [r3, #0]
 80109ce:	4a24      	ldr	r2, [pc, #144]	@ (8010a60 <HAL_DMA_Abort_IT+0x3e8>)
 80109d0:	4293      	cmp	r3, r2
 80109d2:	d022      	beq.n	8010a1a <HAL_DMA_Abort_IT+0x3a2>
 80109d4:	687b      	ldr	r3, [r7, #4]
 80109d6:	681b      	ldr	r3, [r3, #0]
 80109d8:	4a22      	ldr	r2, [pc, #136]	@ (8010a64 <HAL_DMA_Abort_IT+0x3ec>)
 80109da:	4293      	cmp	r3, r2
 80109dc:	d01d      	beq.n	8010a1a <HAL_DMA_Abort_IT+0x3a2>
 80109de:	687b      	ldr	r3, [r7, #4]
 80109e0:	681b      	ldr	r3, [r3, #0]
 80109e2:	4a21      	ldr	r2, [pc, #132]	@ (8010a68 <HAL_DMA_Abort_IT+0x3f0>)
 80109e4:	4293      	cmp	r3, r2
 80109e6:	d018      	beq.n	8010a1a <HAL_DMA_Abort_IT+0x3a2>
 80109e8:	687b      	ldr	r3, [r7, #4]
 80109ea:	681b      	ldr	r3, [r3, #0]
 80109ec:	4a1f      	ldr	r2, [pc, #124]	@ (8010a6c <HAL_DMA_Abort_IT+0x3f4>)
 80109ee:	4293      	cmp	r3, r2
 80109f0:	d013      	beq.n	8010a1a <HAL_DMA_Abort_IT+0x3a2>
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	681b      	ldr	r3, [r3, #0]
 80109f6:	4a1e      	ldr	r2, [pc, #120]	@ (8010a70 <HAL_DMA_Abort_IT+0x3f8>)
 80109f8:	4293      	cmp	r3, r2
 80109fa:	d00e      	beq.n	8010a1a <HAL_DMA_Abort_IT+0x3a2>
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	681b      	ldr	r3, [r3, #0]
 8010a00:	4a1c      	ldr	r2, [pc, #112]	@ (8010a74 <HAL_DMA_Abort_IT+0x3fc>)
 8010a02:	4293      	cmp	r3, r2
 8010a04:	d009      	beq.n	8010a1a <HAL_DMA_Abort_IT+0x3a2>
 8010a06:	687b      	ldr	r3, [r7, #4]
 8010a08:	681b      	ldr	r3, [r3, #0]
 8010a0a:	4a1b      	ldr	r2, [pc, #108]	@ (8010a78 <HAL_DMA_Abort_IT+0x400>)
 8010a0c:	4293      	cmp	r3, r2
 8010a0e:	d004      	beq.n	8010a1a <HAL_DMA_Abort_IT+0x3a2>
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	681b      	ldr	r3, [r3, #0]
 8010a14:	4a19      	ldr	r2, [pc, #100]	@ (8010a7c <HAL_DMA_Abort_IT+0x404>)
 8010a16:	4293      	cmp	r3, r2
 8010a18:	d132      	bne.n	8010a80 <HAL_DMA_Abort_IT+0x408>
 8010a1a:	2301      	movs	r3, #1
 8010a1c:	e031      	b.n	8010a82 <HAL_DMA_Abort_IT+0x40a>
 8010a1e:	bf00      	nop
 8010a20:	40020010 	.word	0x40020010
 8010a24:	40020028 	.word	0x40020028
 8010a28:	40020040 	.word	0x40020040
 8010a2c:	40020058 	.word	0x40020058
 8010a30:	40020070 	.word	0x40020070
 8010a34:	40020088 	.word	0x40020088
 8010a38:	400200a0 	.word	0x400200a0
 8010a3c:	400200b8 	.word	0x400200b8
 8010a40:	40020410 	.word	0x40020410
 8010a44:	40020428 	.word	0x40020428
 8010a48:	40020440 	.word	0x40020440
 8010a4c:	40020458 	.word	0x40020458
 8010a50:	40020470 	.word	0x40020470
 8010a54:	40020488 	.word	0x40020488
 8010a58:	400204a0 	.word	0x400204a0
 8010a5c:	400204b8 	.word	0x400204b8
 8010a60:	58025408 	.word	0x58025408
 8010a64:	5802541c 	.word	0x5802541c
 8010a68:	58025430 	.word	0x58025430
 8010a6c:	58025444 	.word	0x58025444
 8010a70:	58025458 	.word	0x58025458
 8010a74:	5802546c 	.word	0x5802546c
 8010a78:	58025480 	.word	0x58025480
 8010a7c:	58025494 	.word	0x58025494
 8010a80:	2300      	movs	r3, #0
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	d028      	beq.n	8010ad8 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010a8a:	681a      	ldr	r2, [r3, #0]
 8010a8c:	687b      	ldr	r3, [r7, #4]
 8010a8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010a90:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8010a94:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8010a96:	687b      	ldr	r3, [r7, #4]
 8010a98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010a9a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8010a9c:	687b      	ldr	r3, [r7, #4]
 8010a9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010aa0:	f003 031f 	and.w	r3, r3, #31
 8010aa4:	2201      	movs	r2, #1
 8010aa6:	409a      	lsls	r2, r3
 8010aa8:	68fb      	ldr	r3, [r7, #12]
 8010aaa:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8010aac:	687b      	ldr	r3, [r7, #4]
 8010aae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010ab0:	687a      	ldr	r2, [r7, #4]
 8010ab2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8010ab4:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8010ab6:	687b      	ldr	r3, [r7, #4]
 8010ab8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010aba:	2b00      	cmp	r3, #0
 8010abc:	d00c      	beq.n	8010ad8 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010ac2:	681a      	ldr	r2, [r3, #0]
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010ac8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8010acc:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8010ace:	687b      	ldr	r3, [r7, #4]
 8010ad0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010ad2:	687a      	ldr	r2, [r7, #4]
 8010ad4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8010ad6:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8010ad8:	687b      	ldr	r3, [r7, #4]
 8010ada:	2201      	movs	r2, #1
 8010adc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8010ae0:	687b      	ldr	r3, [r7, #4]
 8010ae2:	2200      	movs	r2, #0
 8010ae4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010aec:	2b00      	cmp	r3, #0
 8010aee:	d003      	beq.n	8010af8 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8010af0:	687b      	ldr	r3, [r7, #4]
 8010af2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010af4:	6878      	ldr	r0, [r7, #4]
 8010af6:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8010af8:	2300      	movs	r3, #0
}
 8010afa:	4618      	mov	r0, r3
 8010afc:	3710      	adds	r7, #16
 8010afe:	46bd      	mov	sp, r7
 8010b00:	bd80      	pop	{r7, pc}
 8010b02:	bf00      	nop

08010b04 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8010b04:	b580      	push	{r7, lr}
 8010b06:	b08a      	sub	sp, #40	@ 0x28
 8010b08:	af00      	add	r7, sp, #0
 8010b0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8010b0c:	2300      	movs	r3, #0
 8010b0e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8010b10:	4b67      	ldr	r3, [pc, #412]	@ (8010cb0 <HAL_DMA_IRQHandler+0x1ac>)
 8010b12:	681b      	ldr	r3, [r3, #0]
 8010b14:	4a67      	ldr	r2, [pc, #412]	@ (8010cb4 <HAL_DMA_IRQHandler+0x1b0>)
 8010b16:	fba2 2303 	umull	r2, r3, r2, r3
 8010b1a:	0a9b      	lsrs	r3, r3, #10
 8010b1c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010b22:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8010b24:	687b      	ldr	r3, [r7, #4]
 8010b26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010b28:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8010b2a:	6a3b      	ldr	r3, [r7, #32]
 8010b2c:	681b      	ldr	r3, [r3, #0]
 8010b2e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8010b30:	69fb      	ldr	r3, [r7, #28]
 8010b32:	681b      	ldr	r3, [r3, #0]
 8010b34:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8010b36:	687b      	ldr	r3, [r7, #4]
 8010b38:	681b      	ldr	r3, [r3, #0]
 8010b3a:	4a5f      	ldr	r2, [pc, #380]	@ (8010cb8 <HAL_DMA_IRQHandler+0x1b4>)
 8010b3c:	4293      	cmp	r3, r2
 8010b3e:	d04a      	beq.n	8010bd6 <HAL_DMA_IRQHandler+0xd2>
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	681b      	ldr	r3, [r3, #0]
 8010b44:	4a5d      	ldr	r2, [pc, #372]	@ (8010cbc <HAL_DMA_IRQHandler+0x1b8>)
 8010b46:	4293      	cmp	r3, r2
 8010b48:	d045      	beq.n	8010bd6 <HAL_DMA_IRQHandler+0xd2>
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	681b      	ldr	r3, [r3, #0]
 8010b4e:	4a5c      	ldr	r2, [pc, #368]	@ (8010cc0 <HAL_DMA_IRQHandler+0x1bc>)
 8010b50:	4293      	cmp	r3, r2
 8010b52:	d040      	beq.n	8010bd6 <HAL_DMA_IRQHandler+0xd2>
 8010b54:	687b      	ldr	r3, [r7, #4]
 8010b56:	681b      	ldr	r3, [r3, #0]
 8010b58:	4a5a      	ldr	r2, [pc, #360]	@ (8010cc4 <HAL_DMA_IRQHandler+0x1c0>)
 8010b5a:	4293      	cmp	r3, r2
 8010b5c:	d03b      	beq.n	8010bd6 <HAL_DMA_IRQHandler+0xd2>
 8010b5e:	687b      	ldr	r3, [r7, #4]
 8010b60:	681b      	ldr	r3, [r3, #0]
 8010b62:	4a59      	ldr	r2, [pc, #356]	@ (8010cc8 <HAL_DMA_IRQHandler+0x1c4>)
 8010b64:	4293      	cmp	r3, r2
 8010b66:	d036      	beq.n	8010bd6 <HAL_DMA_IRQHandler+0xd2>
 8010b68:	687b      	ldr	r3, [r7, #4]
 8010b6a:	681b      	ldr	r3, [r3, #0]
 8010b6c:	4a57      	ldr	r2, [pc, #348]	@ (8010ccc <HAL_DMA_IRQHandler+0x1c8>)
 8010b6e:	4293      	cmp	r3, r2
 8010b70:	d031      	beq.n	8010bd6 <HAL_DMA_IRQHandler+0xd2>
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	681b      	ldr	r3, [r3, #0]
 8010b76:	4a56      	ldr	r2, [pc, #344]	@ (8010cd0 <HAL_DMA_IRQHandler+0x1cc>)
 8010b78:	4293      	cmp	r3, r2
 8010b7a:	d02c      	beq.n	8010bd6 <HAL_DMA_IRQHandler+0xd2>
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	681b      	ldr	r3, [r3, #0]
 8010b80:	4a54      	ldr	r2, [pc, #336]	@ (8010cd4 <HAL_DMA_IRQHandler+0x1d0>)
 8010b82:	4293      	cmp	r3, r2
 8010b84:	d027      	beq.n	8010bd6 <HAL_DMA_IRQHandler+0xd2>
 8010b86:	687b      	ldr	r3, [r7, #4]
 8010b88:	681b      	ldr	r3, [r3, #0]
 8010b8a:	4a53      	ldr	r2, [pc, #332]	@ (8010cd8 <HAL_DMA_IRQHandler+0x1d4>)
 8010b8c:	4293      	cmp	r3, r2
 8010b8e:	d022      	beq.n	8010bd6 <HAL_DMA_IRQHandler+0xd2>
 8010b90:	687b      	ldr	r3, [r7, #4]
 8010b92:	681b      	ldr	r3, [r3, #0]
 8010b94:	4a51      	ldr	r2, [pc, #324]	@ (8010cdc <HAL_DMA_IRQHandler+0x1d8>)
 8010b96:	4293      	cmp	r3, r2
 8010b98:	d01d      	beq.n	8010bd6 <HAL_DMA_IRQHandler+0xd2>
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	681b      	ldr	r3, [r3, #0]
 8010b9e:	4a50      	ldr	r2, [pc, #320]	@ (8010ce0 <HAL_DMA_IRQHandler+0x1dc>)
 8010ba0:	4293      	cmp	r3, r2
 8010ba2:	d018      	beq.n	8010bd6 <HAL_DMA_IRQHandler+0xd2>
 8010ba4:	687b      	ldr	r3, [r7, #4]
 8010ba6:	681b      	ldr	r3, [r3, #0]
 8010ba8:	4a4e      	ldr	r2, [pc, #312]	@ (8010ce4 <HAL_DMA_IRQHandler+0x1e0>)
 8010baa:	4293      	cmp	r3, r2
 8010bac:	d013      	beq.n	8010bd6 <HAL_DMA_IRQHandler+0xd2>
 8010bae:	687b      	ldr	r3, [r7, #4]
 8010bb0:	681b      	ldr	r3, [r3, #0]
 8010bb2:	4a4d      	ldr	r2, [pc, #308]	@ (8010ce8 <HAL_DMA_IRQHandler+0x1e4>)
 8010bb4:	4293      	cmp	r3, r2
 8010bb6:	d00e      	beq.n	8010bd6 <HAL_DMA_IRQHandler+0xd2>
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	681b      	ldr	r3, [r3, #0]
 8010bbc:	4a4b      	ldr	r2, [pc, #300]	@ (8010cec <HAL_DMA_IRQHandler+0x1e8>)
 8010bbe:	4293      	cmp	r3, r2
 8010bc0:	d009      	beq.n	8010bd6 <HAL_DMA_IRQHandler+0xd2>
 8010bc2:	687b      	ldr	r3, [r7, #4]
 8010bc4:	681b      	ldr	r3, [r3, #0]
 8010bc6:	4a4a      	ldr	r2, [pc, #296]	@ (8010cf0 <HAL_DMA_IRQHandler+0x1ec>)
 8010bc8:	4293      	cmp	r3, r2
 8010bca:	d004      	beq.n	8010bd6 <HAL_DMA_IRQHandler+0xd2>
 8010bcc:	687b      	ldr	r3, [r7, #4]
 8010bce:	681b      	ldr	r3, [r3, #0]
 8010bd0:	4a48      	ldr	r2, [pc, #288]	@ (8010cf4 <HAL_DMA_IRQHandler+0x1f0>)
 8010bd2:	4293      	cmp	r3, r2
 8010bd4:	d101      	bne.n	8010bda <HAL_DMA_IRQHandler+0xd6>
 8010bd6:	2301      	movs	r3, #1
 8010bd8:	e000      	b.n	8010bdc <HAL_DMA_IRQHandler+0xd8>
 8010bda:	2300      	movs	r3, #0
 8010bdc:	2b00      	cmp	r3, #0
 8010bde:	f000 842b 	beq.w	8011438 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8010be2:	687b      	ldr	r3, [r7, #4]
 8010be4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010be6:	f003 031f 	and.w	r3, r3, #31
 8010bea:	2208      	movs	r2, #8
 8010bec:	409a      	lsls	r2, r3
 8010bee:	69bb      	ldr	r3, [r7, #24]
 8010bf0:	4013      	ands	r3, r2
 8010bf2:	2b00      	cmp	r3, #0
 8010bf4:	f000 80a2 	beq.w	8010d3c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8010bf8:	687b      	ldr	r3, [r7, #4]
 8010bfa:	681b      	ldr	r3, [r3, #0]
 8010bfc:	4a2e      	ldr	r2, [pc, #184]	@ (8010cb8 <HAL_DMA_IRQHandler+0x1b4>)
 8010bfe:	4293      	cmp	r3, r2
 8010c00:	d04a      	beq.n	8010c98 <HAL_DMA_IRQHandler+0x194>
 8010c02:	687b      	ldr	r3, [r7, #4]
 8010c04:	681b      	ldr	r3, [r3, #0]
 8010c06:	4a2d      	ldr	r2, [pc, #180]	@ (8010cbc <HAL_DMA_IRQHandler+0x1b8>)
 8010c08:	4293      	cmp	r3, r2
 8010c0a:	d045      	beq.n	8010c98 <HAL_DMA_IRQHandler+0x194>
 8010c0c:	687b      	ldr	r3, [r7, #4]
 8010c0e:	681b      	ldr	r3, [r3, #0]
 8010c10:	4a2b      	ldr	r2, [pc, #172]	@ (8010cc0 <HAL_DMA_IRQHandler+0x1bc>)
 8010c12:	4293      	cmp	r3, r2
 8010c14:	d040      	beq.n	8010c98 <HAL_DMA_IRQHandler+0x194>
 8010c16:	687b      	ldr	r3, [r7, #4]
 8010c18:	681b      	ldr	r3, [r3, #0]
 8010c1a:	4a2a      	ldr	r2, [pc, #168]	@ (8010cc4 <HAL_DMA_IRQHandler+0x1c0>)
 8010c1c:	4293      	cmp	r3, r2
 8010c1e:	d03b      	beq.n	8010c98 <HAL_DMA_IRQHandler+0x194>
 8010c20:	687b      	ldr	r3, [r7, #4]
 8010c22:	681b      	ldr	r3, [r3, #0]
 8010c24:	4a28      	ldr	r2, [pc, #160]	@ (8010cc8 <HAL_DMA_IRQHandler+0x1c4>)
 8010c26:	4293      	cmp	r3, r2
 8010c28:	d036      	beq.n	8010c98 <HAL_DMA_IRQHandler+0x194>
 8010c2a:	687b      	ldr	r3, [r7, #4]
 8010c2c:	681b      	ldr	r3, [r3, #0]
 8010c2e:	4a27      	ldr	r2, [pc, #156]	@ (8010ccc <HAL_DMA_IRQHandler+0x1c8>)
 8010c30:	4293      	cmp	r3, r2
 8010c32:	d031      	beq.n	8010c98 <HAL_DMA_IRQHandler+0x194>
 8010c34:	687b      	ldr	r3, [r7, #4]
 8010c36:	681b      	ldr	r3, [r3, #0]
 8010c38:	4a25      	ldr	r2, [pc, #148]	@ (8010cd0 <HAL_DMA_IRQHandler+0x1cc>)
 8010c3a:	4293      	cmp	r3, r2
 8010c3c:	d02c      	beq.n	8010c98 <HAL_DMA_IRQHandler+0x194>
 8010c3e:	687b      	ldr	r3, [r7, #4]
 8010c40:	681b      	ldr	r3, [r3, #0]
 8010c42:	4a24      	ldr	r2, [pc, #144]	@ (8010cd4 <HAL_DMA_IRQHandler+0x1d0>)
 8010c44:	4293      	cmp	r3, r2
 8010c46:	d027      	beq.n	8010c98 <HAL_DMA_IRQHandler+0x194>
 8010c48:	687b      	ldr	r3, [r7, #4]
 8010c4a:	681b      	ldr	r3, [r3, #0]
 8010c4c:	4a22      	ldr	r2, [pc, #136]	@ (8010cd8 <HAL_DMA_IRQHandler+0x1d4>)
 8010c4e:	4293      	cmp	r3, r2
 8010c50:	d022      	beq.n	8010c98 <HAL_DMA_IRQHandler+0x194>
 8010c52:	687b      	ldr	r3, [r7, #4]
 8010c54:	681b      	ldr	r3, [r3, #0]
 8010c56:	4a21      	ldr	r2, [pc, #132]	@ (8010cdc <HAL_DMA_IRQHandler+0x1d8>)
 8010c58:	4293      	cmp	r3, r2
 8010c5a:	d01d      	beq.n	8010c98 <HAL_DMA_IRQHandler+0x194>
 8010c5c:	687b      	ldr	r3, [r7, #4]
 8010c5e:	681b      	ldr	r3, [r3, #0]
 8010c60:	4a1f      	ldr	r2, [pc, #124]	@ (8010ce0 <HAL_DMA_IRQHandler+0x1dc>)
 8010c62:	4293      	cmp	r3, r2
 8010c64:	d018      	beq.n	8010c98 <HAL_DMA_IRQHandler+0x194>
 8010c66:	687b      	ldr	r3, [r7, #4]
 8010c68:	681b      	ldr	r3, [r3, #0]
 8010c6a:	4a1e      	ldr	r2, [pc, #120]	@ (8010ce4 <HAL_DMA_IRQHandler+0x1e0>)
 8010c6c:	4293      	cmp	r3, r2
 8010c6e:	d013      	beq.n	8010c98 <HAL_DMA_IRQHandler+0x194>
 8010c70:	687b      	ldr	r3, [r7, #4]
 8010c72:	681b      	ldr	r3, [r3, #0]
 8010c74:	4a1c      	ldr	r2, [pc, #112]	@ (8010ce8 <HAL_DMA_IRQHandler+0x1e4>)
 8010c76:	4293      	cmp	r3, r2
 8010c78:	d00e      	beq.n	8010c98 <HAL_DMA_IRQHandler+0x194>
 8010c7a:	687b      	ldr	r3, [r7, #4]
 8010c7c:	681b      	ldr	r3, [r3, #0]
 8010c7e:	4a1b      	ldr	r2, [pc, #108]	@ (8010cec <HAL_DMA_IRQHandler+0x1e8>)
 8010c80:	4293      	cmp	r3, r2
 8010c82:	d009      	beq.n	8010c98 <HAL_DMA_IRQHandler+0x194>
 8010c84:	687b      	ldr	r3, [r7, #4]
 8010c86:	681b      	ldr	r3, [r3, #0]
 8010c88:	4a19      	ldr	r2, [pc, #100]	@ (8010cf0 <HAL_DMA_IRQHandler+0x1ec>)
 8010c8a:	4293      	cmp	r3, r2
 8010c8c:	d004      	beq.n	8010c98 <HAL_DMA_IRQHandler+0x194>
 8010c8e:	687b      	ldr	r3, [r7, #4]
 8010c90:	681b      	ldr	r3, [r3, #0]
 8010c92:	4a18      	ldr	r2, [pc, #96]	@ (8010cf4 <HAL_DMA_IRQHandler+0x1f0>)
 8010c94:	4293      	cmp	r3, r2
 8010c96:	d12f      	bne.n	8010cf8 <HAL_DMA_IRQHandler+0x1f4>
 8010c98:	687b      	ldr	r3, [r7, #4]
 8010c9a:	681b      	ldr	r3, [r3, #0]
 8010c9c:	681b      	ldr	r3, [r3, #0]
 8010c9e:	f003 0304 	and.w	r3, r3, #4
 8010ca2:	2b00      	cmp	r3, #0
 8010ca4:	bf14      	ite	ne
 8010ca6:	2301      	movne	r3, #1
 8010ca8:	2300      	moveq	r3, #0
 8010caa:	b2db      	uxtb	r3, r3
 8010cac:	e02e      	b.n	8010d0c <HAL_DMA_IRQHandler+0x208>
 8010cae:	bf00      	nop
 8010cb0:	240001e4 	.word	0x240001e4
 8010cb4:	1b4e81b5 	.word	0x1b4e81b5
 8010cb8:	40020010 	.word	0x40020010
 8010cbc:	40020028 	.word	0x40020028
 8010cc0:	40020040 	.word	0x40020040
 8010cc4:	40020058 	.word	0x40020058
 8010cc8:	40020070 	.word	0x40020070
 8010ccc:	40020088 	.word	0x40020088
 8010cd0:	400200a0 	.word	0x400200a0
 8010cd4:	400200b8 	.word	0x400200b8
 8010cd8:	40020410 	.word	0x40020410
 8010cdc:	40020428 	.word	0x40020428
 8010ce0:	40020440 	.word	0x40020440
 8010ce4:	40020458 	.word	0x40020458
 8010ce8:	40020470 	.word	0x40020470
 8010cec:	40020488 	.word	0x40020488
 8010cf0:	400204a0 	.word	0x400204a0
 8010cf4:	400204b8 	.word	0x400204b8
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	681b      	ldr	r3, [r3, #0]
 8010cfc:	681b      	ldr	r3, [r3, #0]
 8010cfe:	f003 0308 	and.w	r3, r3, #8
 8010d02:	2b00      	cmp	r3, #0
 8010d04:	bf14      	ite	ne
 8010d06:	2301      	movne	r3, #1
 8010d08:	2300      	moveq	r3, #0
 8010d0a:	b2db      	uxtb	r3, r3
 8010d0c:	2b00      	cmp	r3, #0
 8010d0e:	d015      	beq.n	8010d3c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8010d10:	687b      	ldr	r3, [r7, #4]
 8010d12:	681b      	ldr	r3, [r3, #0]
 8010d14:	681a      	ldr	r2, [r3, #0]
 8010d16:	687b      	ldr	r3, [r7, #4]
 8010d18:	681b      	ldr	r3, [r3, #0]
 8010d1a:	f022 0204 	bic.w	r2, r2, #4
 8010d1e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010d24:	f003 031f 	and.w	r3, r3, #31
 8010d28:	2208      	movs	r2, #8
 8010d2a:	409a      	lsls	r2, r3
 8010d2c:	6a3b      	ldr	r3, [r7, #32]
 8010d2e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8010d30:	687b      	ldr	r3, [r7, #4]
 8010d32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010d34:	f043 0201 	orr.w	r2, r3, #1
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8010d3c:	687b      	ldr	r3, [r7, #4]
 8010d3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010d40:	f003 031f 	and.w	r3, r3, #31
 8010d44:	69ba      	ldr	r2, [r7, #24]
 8010d46:	fa22 f303 	lsr.w	r3, r2, r3
 8010d4a:	f003 0301 	and.w	r3, r3, #1
 8010d4e:	2b00      	cmp	r3, #0
 8010d50:	d06e      	beq.n	8010e30 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8010d52:	687b      	ldr	r3, [r7, #4]
 8010d54:	681b      	ldr	r3, [r3, #0]
 8010d56:	4a69      	ldr	r2, [pc, #420]	@ (8010efc <HAL_DMA_IRQHandler+0x3f8>)
 8010d58:	4293      	cmp	r3, r2
 8010d5a:	d04a      	beq.n	8010df2 <HAL_DMA_IRQHandler+0x2ee>
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	681b      	ldr	r3, [r3, #0]
 8010d60:	4a67      	ldr	r2, [pc, #412]	@ (8010f00 <HAL_DMA_IRQHandler+0x3fc>)
 8010d62:	4293      	cmp	r3, r2
 8010d64:	d045      	beq.n	8010df2 <HAL_DMA_IRQHandler+0x2ee>
 8010d66:	687b      	ldr	r3, [r7, #4]
 8010d68:	681b      	ldr	r3, [r3, #0]
 8010d6a:	4a66      	ldr	r2, [pc, #408]	@ (8010f04 <HAL_DMA_IRQHandler+0x400>)
 8010d6c:	4293      	cmp	r3, r2
 8010d6e:	d040      	beq.n	8010df2 <HAL_DMA_IRQHandler+0x2ee>
 8010d70:	687b      	ldr	r3, [r7, #4]
 8010d72:	681b      	ldr	r3, [r3, #0]
 8010d74:	4a64      	ldr	r2, [pc, #400]	@ (8010f08 <HAL_DMA_IRQHandler+0x404>)
 8010d76:	4293      	cmp	r3, r2
 8010d78:	d03b      	beq.n	8010df2 <HAL_DMA_IRQHandler+0x2ee>
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	681b      	ldr	r3, [r3, #0]
 8010d7e:	4a63      	ldr	r2, [pc, #396]	@ (8010f0c <HAL_DMA_IRQHandler+0x408>)
 8010d80:	4293      	cmp	r3, r2
 8010d82:	d036      	beq.n	8010df2 <HAL_DMA_IRQHandler+0x2ee>
 8010d84:	687b      	ldr	r3, [r7, #4]
 8010d86:	681b      	ldr	r3, [r3, #0]
 8010d88:	4a61      	ldr	r2, [pc, #388]	@ (8010f10 <HAL_DMA_IRQHandler+0x40c>)
 8010d8a:	4293      	cmp	r3, r2
 8010d8c:	d031      	beq.n	8010df2 <HAL_DMA_IRQHandler+0x2ee>
 8010d8e:	687b      	ldr	r3, [r7, #4]
 8010d90:	681b      	ldr	r3, [r3, #0]
 8010d92:	4a60      	ldr	r2, [pc, #384]	@ (8010f14 <HAL_DMA_IRQHandler+0x410>)
 8010d94:	4293      	cmp	r3, r2
 8010d96:	d02c      	beq.n	8010df2 <HAL_DMA_IRQHandler+0x2ee>
 8010d98:	687b      	ldr	r3, [r7, #4]
 8010d9a:	681b      	ldr	r3, [r3, #0]
 8010d9c:	4a5e      	ldr	r2, [pc, #376]	@ (8010f18 <HAL_DMA_IRQHandler+0x414>)
 8010d9e:	4293      	cmp	r3, r2
 8010da0:	d027      	beq.n	8010df2 <HAL_DMA_IRQHandler+0x2ee>
 8010da2:	687b      	ldr	r3, [r7, #4]
 8010da4:	681b      	ldr	r3, [r3, #0]
 8010da6:	4a5d      	ldr	r2, [pc, #372]	@ (8010f1c <HAL_DMA_IRQHandler+0x418>)
 8010da8:	4293      	cmp	r3, r2
 8010daa:	d022      	beq.n	8010df2 <HAL_DMA_IRQHandler+0x2ee>
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	681b      	ldr	r3, [r3, #0]
 8010db0:	4a5b      	ldr	r2, [pc, #364]	@ (8010f20 <HAL_DMA_IRQHandler+0x41c>)
 8010db2:	4293      	cmp	r3, r2
 8010db4:	d01d      	beq.n	8010df2 <HAL_DMA_IRQHandler+0x2ee>
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	681b      	ldr	r3, [r3, #0]
 8010dba:	4a5a      	ldr	r2, [pc, #360]	@ (8010f24 <HAL_DMA_IRQHandler+0x420>)
 8010dbc:	4293      	cmp	r3, r2
 8010dbe:	d018      	beq.n	8010df2 <HAL_DMA_IRQHandler+0x2ee>
 8010dc0:	687b      	ldr	r3, [r7, #4]
 8010dc2:	681b      	ldr	r3, [r3, #0]
 8010dc4:	4a58      	ldr	r2, [pc, #352]	@ (8010f28 <HAL_DMA_IRQHandler+0x424>)
 8010dc6:	4293      	cmp	r3, r2
 8010dc8:	d013      	beq.n	8010df2 <HAL_DMA_IRQHandler+0x2ee>
 8010dca:	687b      	ldr	r3, [r7, #4]
 8010dcc:	681b      	ldr	r3, [r3, #0]
 8010dce:	4a57      	ldr	r2, [pc, #348]	@ (8010f2c <HAL_DMA_IRQHandler+0x428>)
 8010dd0:	4293      	cmp	r3, r2
 8010dd2:	d00e      	beq.n	8010df2 <HAL_DMA_IRQHandler+0x2ee>
 8010dd4:	687b      	ldr	r3, [r7, #4]
 8010dd6:	681b      	ldr	r3, [r3, #0]
 8010dd8:	4a55      	ldr	r2, [pc, #340]	@ (8010f30 <HAL_DMA_IRQHandler+0x42c>)
 8010dda:	4293      	cmp	r3, r2
 8010ddc:	d009      	beq.n	8010df2 <HAL_DMA_IRQHandler+0x2ee>
 8010dde:	687b      	ldr	r3, [r7, #4]
 8010de0:	681b      	ldr	r3, [r3, #0]
 8010de2:	4a54      	ldr	r2, [pc, #336]	@ (8010f34 <HAL_DMA_IRQHandler+0x430>)
 8010de4:	4293      	cmp	r3, r2
 8010de6:	d004      	beq.n	8010df2 <HAL_DMA_IRQHandler+0x2ee>
 8010de8:	687b      	ldr	r3, [r7, #4]
 8010dea:	681b      	ldr	r3, [r3, #0]
 8010dec:	4a52      	ldr	r2, [pc, #328]	@ (8010f38 <HAL_DMA_IRQHandler+0x434>)
 8010dee:	4293      	cmp	r3, r2
 8010df0:	d10a      	bne.n	8010e08 <HAL_DMA_IRQHandler+0x304>
 8010df2:	687b      	ldr	r3, [r7, #4]
 8010df4:	681b      	ldr	r3, [r3, #0]
 8010df6:	695b      	ldr	r3, [r3, #20]
 8010df8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010dfc:	2b00      	cmp	r3, #0
 8010dfe:	bf14      	ite	ne
 8010e00:	2301      	movne	r3, #1
 8010e02:	2300      	moveq	r3, #0
 8010e04:	b2db      	uxtb	r3, r3
 8010e06:	e003      	b.n	8010e10 <HAL_DMA_IRQHandler+0x30c>
 8010e08:	687b      	ldr	r3, [r7, #4]
 8010e0a:	681b      	ldr	r3, [r3, #0]
 8010e0c:	681b      	ldr	r3, [r3, #0]
 8010e0e:	2300      	movs	r3, #0
 8010e10:	2b00      	cmp	r3, #0
 8010e12:	d00d      	beq.n	8010e30 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8010e14:	687b      	ldr	r3, [r7, #4]
 8010e16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010e18:	f003 031f 	and.w	r3, r3, #31
 8010e1c:	2201      	movs	r2, #1
 8010e1e:	409a      	lsls	r2, r3
 8010e20:	6a3b      	ldr	r3, [r7, #32]
 8010e22:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8010e24:	687b      	ldr	r3, [r7, #4]
 8010e26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010e28:	f043 0202 	orr.w	r2, r3, #2
 8010e2c:	687b      	ldr	r3, [r7, #4]
 8010e2e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8010e30:	687b      	ldr	r3, [r7, #4]
 8010e32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010e34:	f003 031f 	and.w	r3, r3, #31
 8010e38:	2204      	movs	r2, #4
 8010e3a:	409a      	lsls	r2, r3
 8010e3c:	69bb      	ldr	r3, [r7, #24]
 8010e3e:	4013      	ands	r3, r2
 8010e40:	2b00      	cmp	r3, #0
 8010e42:	f000 808f 	beq.w	8010f64 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8010e46:	687b      	ldr	r3, [r7, #4]
 8010e48:	681b      	ldr	r3, [r3, #0]
 8010e4a:	4a2c      	ldr	r2, [pc, #176]	@ (8010efc <HAL_DMA_IRQHandler+0x3f8>)
 8010e4c:	4293      	cmp	r3, r2
 8010e4e:	d04a      	beq.n	8010ee6 <HAL_DMA_IRQHandler+0x3e2>
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	681b      	ldr	r3, [r3, #0]
 8010e54:	4a2a      	ldr	r2, [pc, #168]	@ (8010f00 <HAL_DMA_IRQHandler+0x3fc>)
 8010e56:	4293      	cmp	r3, r2
 8010e58:	d045      	beq.n	8010ee6 <HAL_DMA_IRQHandler+0x3e2>
 8010e5a:	687b      	ldr	r3, [r7, #4]
 8010e5c:	681b      	ldr	r3, [r3, #0]
 8010e5e:	4a29      	ldr	r2, [pc, #164]	@ (8010f04 <HAL_DMA_IRQHandler+0x400>)
 8010e60:	4293      	cmp	r3, r2
 8010e62:	d040      	beq.n	8010ee6 <HAL_DMA_IRQHandler+0x3e2>
 8010e64:	687b      	ldr	r3, [r7, #4]
 8010e66:	681b      	ldr	r3, [r3, #0]
 8010e68:	4a27      	ldr	r2, [pc, #156]	@ (8010f08 <HAL_DMA_IRQHandler+0x404>)
 8010e6a:	4293      	cmp	r3, r2
 8010e6c:	d03b      	beq.n	8010ee6 <HAL_DMA_IRQHandler+0x3e2>
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	681b      	ldr	r3, [r3, #0]
 8010e72:	4a26      	ldr	r2, [pc, #152]	@ (8010f0c <HAL_DMA_IRQHandler+0x408>)
 8010e74:	4293      	cmp	r3, r2
 8010e76:	d036      	beq.n	8010ee6 <HAL_DMA_IRQHandler+0x3e2>
 8010e78:	687b      	ldr	r3, [r7, #4]
 8010e7a:	681b      	ldr	r3, [r3, #0]
 8010e7c:	4a24      	ldr	r2, [pc, #144]	@ (8010f10 <HAL_DMA_IRQHandler+0x40c>)
 8010e7e:	4293      	cmp	r3, r2
 8010e80:	d031      	beq.n	8010ee6 <HAL_DMA_IRQHandler+0x3e2>
 8010e82:	687b      	ldr	r3, [r7, #4]
 8010e84:	681b      	ldr	r3, [r3, #0]
 8010e86:	4a23      	ldr	r2, [pc, #140]	@ (8010f14 <HAL_DMA_IRQHandler+0x410>)
 8010e88:	4293      	cmp	r3, r2
 8010e8a:	d02c      	beq.n	8010ee6 <HAL_DMA_IRQHandler+0x3e2>
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	681b      	ldr	r3, [r3, #0]
 8010e90:	4a21      	ldr	r2, [pc, #132]	@ (8010f18 <HAL_DMA_IRQHandler+0x414>)
 8010e92:	4293      	cmp	r3, r2
 8010e94:	d027      	beq.n	8010ee6 <HAL_DMA_IRQHandler+0x3e2>
 8010e96:	687b      	ldr	r3, [r7, #4]
 8010e98:	681b      	ldr	r3, [r3, #0]
 8010e9a:	4a20      	ldr	r2, [pc, #128]	@ (8010f1c <HAL_DMA_IRQHandler+0x418>)
 8010e9c:	4293      	cmp	r3, r2
 8010e9e:	d022      	beq.n	8010ee6 <HAL_DMA_IRQHandler+0x3e2>
 8010ea0:	687b      	ldr	r3, [r7, #4]
 8010ea2:	681b      	ldr	r3, [r3, #0]
 8010ea4:	4a1e      	ldr	r2, [pc, #120]	@ (8010f20 <HAL_DMA_IRQHandler+0x41c>)
 8010ea6:	4293      	cmp	r3, r2
 8010ea8:	d01d      	beq.n	8010ee6 <HAL_DMA_IRQHandler+0x3e2>
 8010eaa:	687b      	ldr	r3, [r7, #4]
 8010eac:	681b      	ldr	r3, [r3, #0]
 8010eae:	4a1d      	ldr	r2, [pc, #116]	@ (8010f24 <HAL_DMA_IRQHandler+0x420>)
 8010eb0:	4293      	cmp	r3, r2
 8010eb2:	d018      	beq.n	8010ee6 <HAL_DMA_IRQHandler+0x3e2>
 8010eb4:	687b      	ldr	r3, [r7, #4]
 8010eb6:	681b      	ldr	r3, [r3, #0]
 8010eb8:	4a1b      	ldr	r2, [pc, #108]	@ (8010f28 <HAL_DMA_IRQHandler+0x424>)
 8010eba:	4293      	cmp	r3, r2
 8010ebc:	d013      	beq.n	8010ee6 <HAL_DMA_IRQHandler+0x3e2>
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	681b      	ldr	r3, [r3, #0]
 8010ec2:	4a1a      	ldr	r2, [pc, #104]	@ (8010f2c <HAL_DMA_IRQHandler+0x428>)
 8010ec4:	4293      	cmp	r3, r2
 8010ec6:	d00e      	beq.n	8010ee6 <HAL_DMA_IRQHandler+0x3e2>
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	681b      	ldr	r3, [r3, #0]
 8010ecc:	4a18      	ldr	r2, [pc, #96]	@ (8010f30 <HAL_DMA_IRQHandler+0x42c>)
 8010ece:	4293      	cmp	r3, r2
 8010ed0:	d009      	beq.n	8010ee6 <HAL_DMA_IRQHandler+0x3e2>
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	681b      	ldr	r3, [r3, #0]
 8010ed6:	4a17      	ldr	r2, [pc, #92]	@ (8010f34 <HAL_DMA_IRQHandler+0x430>)
 8010ed8:	4293      	cmp	r3, r2
 8010eda:	d004      	beq.n	8010ee6 <HAL_DMA_IRQHandler+0x3e2>
 8010edc:	687b      	ldr	r3, [r7, #4]
 8010ede:	681b      	ldr	r3, [r3, #0]
 8010ee0:	4a15      	ldr	r2, [pc, #84]	@ (8010f38 <HAL_DMA_IRQHandler+0x434>)
 8010ee2:	4293      	cmp	r3, r2
 8010ee4:	d12a      	bne.n	8010f3c <HAL_DMA_IRQHandler+0x438>
 8010ee6:	687b      	ldr	r3, [r7, #4]
 8010ee8:	681b      	ldr	r3, [r3, #0]
 8010eea:	681b      	ldr	r3, [r3, #0]
 8010eec:	f003 0302 	and.w	r3, r3, #2
 8010ef0:	2b00      	cmp	r3, #0
 8010ef2:	bf14      	ite	ne
 8010ef4:	2301      	movne	r3, #1
 8010ef6:	2300      	moveq	r3, #0
 8010ef8:	b2db      	uxtb	r3, r3
 8010efa:	e023      	b.n	8010f44 <HAL_DMA_IRQHandler+0x440>
 8010efc:	40020010 	.word	0x40020010
 8010f00:	40020028 	.word	0x40020028
 8010f04:	40020040 	.word	0x40020040
 8010f08:	40020058 	.word	0x40020058
 8010f0c:	40020070 	.word	0x40020070
 8010f10:	40020088 	.word	0x40020088
 8010f14:	400200a0 	.word	0x400200a0
 8010f18:	400200b8 	.word	0x400200b8
 8010f1c:	40020410 	.word	0x40020410
 8010f20:	40020428 	.word	0x40020428
 8010f24:	40020440 	.word	0x40020440
 8010f28:	40020458 	.word	0x40020458
 8010f2c:	40020470 	.word	0x40020470
 8010f30:	40020488 	.word	0x40020488
 8010f34:	400204a0 	.word	0x400204a0
 8010f38:	400204b8 	.word	0x400204b8
 8010f3c:	687b      	ldr	r3, [r7, #4]
 8010f3e:	681b      	ldr	r3, [r3, #0]
 8010f40:	681b      	ldr	r3, [r3, #0]
 8010f42:	2300      	movs	r3, #0
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	d00d      	beq.n	8010f64 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010f4c:	f003 031f 	and.w	r3, r3, #31
 8010f50:	2204      	movs	r2, #4
 8010f52:	409a      	lsls	r2, r3
 8010f54:	6a3b      	ldr	r3, [r7, #32]
 8010f56:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8010f58:	687b      	ldr	r3, [r7, #4]
 8010f5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010f5c:	f043 0204 	orr.w	r2, r3, #4
 8010f60:	687b      	ldr	r3, [r7, #4]
 8010f62:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010f68:	f003 031f 	and.w	r3, r3, #31
 8010f6c:	2210      	movs	r2, #16
 8010f6e:	409a      	lsls	r2, r3
 8010f70:	69bb      	ldr	r3, [r7, #24]
 8010f72:	4013      	ands	r3, r2
 8010f74:	2b00      	cmp	r3, #0
 8010f76:	f000 80a6 	beq.w	80110c6 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8010f7a:	687b      	ldr	r3, [r7, #4]
 8010f7c:	681b      	ldr	r3, [r3, #0]
 8010f7e:	4a85      	ldr	r2, [pc, #532]	@ (8011194 <HAL_DMA_IRQHandler+0x690>)
 8010f80:	4293      	cmp	r3, r2
 8010f82:	d04a      	beq.n	801101a <HAL_DMA_IRQHandler+0x516>
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	681b      	ldr	r3, [r3, #0]
 8010f88:	4a83      	ldr	r2, [pc, #524]	@ (8011198 <HAL_DMA_IRQHandler+0x694>)
 8010f8a:	4293      	cmp	r3, r2
 8010f8c:	d045      	beq.n	801101a <HAL_DMA_IRQHandler+0x516>
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	681b      	ldr	r3, [r3, #0]
 8010f92:	4a82      	ldr	r2, [pc, #520]	@ (801119c <HAL_DMA_IRQHandler+0x698>)
 8010f94:	4293      	cmp	r3, r2
 8010f96:	d040      	beq.n	801101a <HAL_DMA_IRQHandler+0x516>
 8010f98:	687b      	ldr	r3, [r7, #4]
 8010f9a:	681b      	ldr	r3, [r3, #0]
 8010f9c:	4a80      	ldr	r2, [pc, #512]	@ (80111a0 <HAL_DMA_IRQHandler+0x69c>)
 8010f9e:	4293      	cmp	r3, r2
 8010fa0:	d03b      	beq.n	801101a <HAL_DMA_IRQHandler+0x516>
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	681b      	ldr	r3, [r3, #0]
 8010fa6:	4a7f      	ldr	r2, [pc, #508]	@ (80111a4 <HAL_DMA_IRQHandler+0x6a0>)
 8010fa8:	4293      	cmp	r3, r2
 8010faa:	d036      	beq.n	801101a <HAL_DMA_IRQHandler+0x516>
 8010fac:	687b      	ldr	r3, [r7, #4]
 8010fae:	681b      	ldr	r3, [r3, #0]
 8010fb0:	4a7d      	ldr	r2, [pc, #500]	@ (80111a8 <HAL_DMA_IRQHandler+0x6a4>)
 8010fb2:	4293      	cmp	r3, r2
 8010fb4:	d031      	beq.n	801101a <HAL_DMA_IRQHandler+0x516>
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	681b      	ldr	r3, [r3, #0]
 8010fba:	4a7c      	ldr	r2, [pc, #496]	@ (80111ac <HAL_DMA_IRQHandler+0x6a8>)
 8010fbc:	4293      	cmp	r3, r2
 8010fbe:	d02c      	beq.n	801101a <HAL_DMA_IRQHandler+0x516>
 8010fc0:	687b      	ldr	r3, [r7, #4]
 8010fc2:	681b      	ldr	r3, [r3, #0]
 8010fc4:	4a7a      	ldr	r2, [pc, #488]	@ (80111b0 <HAL_DMA_IRQHandler+0x6ac>)
 8010fc6:	4293      	cmp	r3, r2
 8010fc8:	d027      	beq.n	801101a <HAL_DMA_IRQHandler+0x516>
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	681b      	ldr	r3, [r3, #0]
 8010fce:	4a79      	ldr	r2, [pc, #484]	@ (80111b4 <HAL_DMA_IRQHandler+0x6b0>)
 8010fd0:	4293      	cmp	r3, r2
 8010fd2:	d022      	beq.n	801101a <HAL_DMA_IRQHandler+0x516>
 8010fd4:	687b      	ldr	r3, [r7, #4]
 8010fd6:	681b      	ldr	r3, [r3, #0]
 8010fd8:	4a77      	ldr	r2, [pc, #476]	@ (80111b8 <HAL_DMA_IRQHandler+0x6b4>)
 8010fda:	4293      	cmp	r3, r2
 8010fdc:	d01d      	beq.n	801101a <HAL_DMA_IRQHandler+0x516>
 8010fde:	687b      	ldr	r3, [r7, #4]
 8010fe0:	681b      	ldr	r3, [r3, #0]
 8010fe2:	4a76      	ldr	r2, [pc, #472]	@ (80111bc <HAL_DMA_IRQHandler+0x6b8>)
 8010fe4:	4293      	cmp	r3, r2
 8010fe6:	d018      	beq.n	801101a <HAL_DMA_IRQHandler+0x516>
 8010fe8:	687b      	ldr	r3, [r7, #4]
 8010fea:	681b      	ldr	r3, [r3, #0]
 8010fec:	4a74      	ldr	r2, [pc, #464]	@ (80111c0 <HAL_DMA_IRQHandler+0x6bc>)
 8010fee:	4293      	cmp	r3, r2
 8010ff0:	d013      	beq.n	801101a <HAL_DMA_IRQHandler+0x516>
 8010ff2:	687b      	ldr	r3, [r7, #4]
 8010ff4:	681b      	ldr	r3, [r3, #0]
 8010ff6:	4a73      	ldr	r2, [pc, #460]	@ (80111c4 <HAL_DMA_IRQHandler+0x6c0>)
 8010ff8:	4293      	cmp	r3, r2
 8010ffa:	d00e      	beq.n	801101a <HAL_DMA_IRQHandler+0x516>
 8010ffc:	687b      	ldr	r3, [r7, #4]
 8010ffe:	681b      	ldr	r3, [r3, #0]
 8011000:	4a71      	ldr	r2, [pc, #452]	@ (80111c8 <HAL_DMA_IRQHandler+0x6c4>)
 8011002:	4293      	cmp	r3, r2
 8011004:	d009      	beq.n	801101a <HAL_DMA_IRQHandler+0x516>
 8011006:	687b      	ldr	r3, [r7, #4]
 8011008:	681b      	ldr	r3, [r3, #0]
 801100a:	4a70      	ldr	r2, [pc, #448]	@ (80111cc <HAL_DMA_IRQHandler+0x6c8>)
 801100c:	4293      	cmp	r3, r2
 801100e:	d004      	beq.n	801101a <HAL_DMA_IRQHandler+0x516>
 8011010:	687b      	ldr	r3, [r7, #4]
 8011012:	681b      	ldr	r3, [r3, #0]
 8011014:	4a6e      	ldr	r2, [pc, #440]	@ (80111d0 <HAL_DMA_IRQHandler+0x6cc>)
 8011016:	4293      	cmp	r3, r2
 8011018:	d10a      	bne.n	8011030 <HAL_DMA_IRQHandler+0x52c>
 801101a:	687b      	ldr	r3, [r7, #4]
 801101c:	681b      	ldr	r3, [r3, #0]
 801101e:	681b      	ldr	r3, [r3, #0]
 8011020:	f003 0308 	and.w	r3, r3, #8
 8011024:	2b00      	cmp	r3, #0
 8011026:	bf14      	ite	ne
 8011028:	2301      	movne	r3, #1
 801102a:	2300      	moveq	r3, #0
 801102c:	b2db      	uxtb	r3, r3
 801102e:	e009      	b.n	8011044 <HAL_DMA_IRQHandler+0x540>
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	681b      	ldr	r3, [r3, #0]
 8011034:	681b      	ldr	r3, [r3, #0]
 8011036:	f003 0304 	and.w	r3, r3, #4
 801103a:	2b00      	cmp	r3, #0
 801103c:	bf14      	ite	ne
 801103e:	2301      	movne	r3, #1
 8011040:	2300      	moveq	r3, #0
 8011042:	b2db      	uxtb	r3, r3
 8011044:	2b00      	cmp	r3, #0
 8011046:	d03e      	beq.n	80110c6 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801104c:	f003 031f 	and.w	r3, r3, #31
 8011050:	2210      	movs	r2, #16
 8011052:	409a      	lsls	r2, r3
 8011054:	6a3b      	ldr	r3, [r7, #32]
 8011056:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8011058:	687b      	ldr	r3, [r7, #4]
 801105a:	681b      	ldr	r3, [r3, #0]
 801105c:	681b      	ldr	r3, [r3, #0]
 801105e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8011062:	2b00      	cmp	r3, #0
 8011064:	d018      	beq.n	8011098 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8011066:	687b      	ldr	r3, [r7, #4]
 8011068:	681b      	ldr	r3, [r3, #0]
 801106a:	681b      	ldr	r3, [r3, #0]
 801106c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8011070:	2b00      	cmp	r3, #0
 8011072:	d108      	bne.n	8011086 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8011074:	687b      	ldr	r3, [r7, #4]
 8011076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011078:	2b00      	cmp	r3, #0
 801107a:	d024      	beq.n	80110c6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 801107c:	687b      	ldr	r3, [r7, #4]
 801107e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011080:	6878      	ldr	r0, [r7, #4]
 8011082:	4798      	blx	r3
 8011084:	e01f      	b.n	80110c6 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8011086:	687b      	ldr	r3, [r7, #4]
 8011088:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801108a:	2b00      	cmp	r3, #0
 801108c:	d01b      	beq.n	80110c6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011092:	6878      	ldr	r0, [r7, #4]
 8011094:	4798      	blx	r3
 8011096:	e016      	b.n	80110c6 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8011098:	687b      	ldr	r3, [r7, #4]
 801109a:	681b      	ldr	r3, [r3, #0]
 801109c:	681b      	ldr	r3, [r3, #0]
 801109e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80110a2:	2b00      	cmp	r3, #0
 80110a4:	d107      	bne.n	80110b6 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80110a6:	687b      	ldr	r3, [r7, #4]
 80110a8:	681b      	ldr	r3, [r3, #0]
 80110aa:	681a      	ldr	r2, [r3, #0]
 80110ac:	687b      	ldr	r3, [r7, #4]
 80110ae:	681b      	ldr	r3, [r3, #0]
 80110b0:	f022 0208 	bic.w	r2, r2, #8
 80110b4:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80110b6:	687b      	ldr	r3, [r7, #4]
 80110b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80110ba:	2b00      	cmp	r3, #0
 80110bc:	d003      	beq.n	80110c6 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80110be:	687b      	ldr	r3, [r7, #4]
 80110c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80110c2:	6878      	ldr	r0, [r7, #4]
 80110c4:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80110c6:	687b      	ldr	r3, [r7, #4]
 80110c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80110ca:	f003 031f 	and.w	r3, r3, #31
 80110ce:	2220      	movs	r2, #32
 80110d0:	409a      	lsls	r2, r3
 80110d2:	69bb      	ldr	r3, [r7, #24]
 80110d4:	4013      	ands	r3, r2
 80110d6:	2b00      	cmp	r3, #0
 80110d8:	f000 8110 	beq.w	80112fc <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80110dc:	687b      	ldr	r3, [r7, #4]
 80110de:	681b      	ldr	r3, [r3, #0]
 80110e0:	4a2c      	ldr	r2, [pc, #176]	@ (8011194 <HAL_DMA_IRQHandler+0x690>)
 80110e2:	4293      	cmp	r3, r2
 80110e4:	d04a      	beq.n	801117c <HAL_DMA_IRQHandler+0x678>
 80110e6:	687b      	ldr	r3, [r7, #4]
 80110e8:	681b      	ldr	r3, [r3, #0]
 80110ea:	4a2b      	ldr	r2, [pc, #172]	@ (8011198 <HAL_DMA_IRQHandler+0x694>)
 80110ec:	4293      	cmp	r3, r2
 80110ee:	d045      	beq.n	801117c <HAL_DMA_IRQHandler+0x678>
 80110f0:	687b      	ldr	r3, [r7, #4]
 80110f2:	681b      	ldr	r3, [r3, #0]
 80110f4:	4a29      	ldr	r2, [pc, #164]	@ (801119c <HAL_DMA_IRQHandler+0x698>)
 80110f6:	4293      	cmp	r3, r2
 80110f8:	d040      	beq.n	801117c <HAL_DMA_IRQHandler+0x678>
 80110fa:	687b      	ldr	r3, [r7, #4]
 80110fc:	681b      	ldr	r3, [r3, #0]
 80110fe:	4a28      	ldr	r2, [pc, #160]	@ (80111a0 <HAL_DMA_IRQHandler+0x69c>)
 8011100:	4293      	cmp	r3, r2
 8011102:	d03b      	beq.n	801117c <HAL_DMA_IRQHandler+0x678>
 8011104:	687b      	ldr	r3, [r7, #4]
 8011106:	681b      	ldr	r3, [r3, #0]
 8011108:	4a26      	ldr	r2, [pc, #152]	@ (80111a4 <HAL_DMA_IRQHandler+0x6a0>)
 801110a:	4293      	cmp	r3, r2
 801110c:	d036      	beq.n	801117c <HAL_DMA_IRQHandler+0x678>
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	681b      	ldr	r3, [r3, #0]
 8011112:	4a25      	ldr	r2, [pc, #148]	@ (80111a8 <HAL_DMA_IRQHandler+0x6a4>)
 8011114:	4293      	cmp	r3, r2
 8011116:	d031      	beq.n	801117c <HAL_DMA_IRQHandler+0x678>
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	681b      	ldr	r3, [r3, #0]
 801111c:	4a23      	ldr	r2, [pc, #140]	@ (80111ac <HAL_DMA_IRQHandler+0x6a8>)
 801111e:	4293      	cmp	r3, r2
 8011120:	d02c      	beq.n	801117c <HAL_DMA_IRQHandler+0x678>
 8011122:	687b      	ldr	r3, [r7, #4]
 8011124:	681b      	ldr	r3, [r3, #0]
 8011126:	4a22      	ldr	r2, [pc, #136]	@ (80111b0 <HAL_DMA_IRQHandler+0x6ac>)
 8011128:	4293      	cmp	r3, r2
 801112a:	d027      	beq.n	801117c <HAL_DMA_IRQHandler+0x678>
 801112c:	687b      	ldr	r3, [r7, #4]
 801112e:	681b      	ldr	r3, [r3, #0]
 8011130:	4a20      	ldr	r2, [pc, #128]	@ (80111b4 <HAL_DMA_IRQHandler+0x6b0>)
 8011132:	4293      	cmp	r3, r2
 8011134:	d022      	beq.n	801117c <HAL_DMA_IRQHandler+0x678>
 8011136:	687b      	ldr	r3, [r7, #4]
 8011138:	681b      	ldr	r3, [r3, #0]
 801113a:	4a1f      	ldr	r2, [pc, #124]	@ (80111b8 <HAL_DMA_IRQHandler+0x6b4>)
 801113c:	4293      	cmp	r3, r2
 801113e:	d01d      	beq.n	801117c <HAL_DMA_IRQHandler+0x678>
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	681b      	ldr	r3, [r3, #0]
 8011144:	4a1d      	ldr	r2, [pc, #116]	@ (80111bc <HAL_DMA_IRQHandler+0x6b8>)
 8011146:	4293      	cmp	r3, r2
 8011148:	d018      	beq.n	801117c <HAL_DMA_IRQHandler+0x678>
 801114a:	687b      	ldr	r3, [r7, #4]
 801114c:	681b      	ldr	r3, [r3, #0]
 801114e:	4a1c      	ldr	r2, [pc, #112]	@ (80111c0 <HAL_DMA_IRQHandler+0x6bc>)
 8011150:	4293      	cmp	r3, r2
 8011152:	d013      	beq.n	801117c <HAL_DMA_IRQHandler+0x678>
 8011154:	687b      	ldr	r3, [r7, #4]
 8011156:	681b      	ldr	r3, [r3, #0]
 8011158:	4a1a      	ldr	r2, [pc, #104]	@ (80111c4 <HAL_DMA_IRQHandler+0x6c0>)
 801115a:	4293      	cmp	r3, r2
 801115c:	d00e      	beq.n	801117c <HAL_DMA_IRQHandler+0x678>
 801115e:	687b      	ldr	r3, [r7, #4]
 8011160:	681b      	ldr	r3, [r3, #0]
 8011162:	4a19      	ldr	r2, [pc, #100]	@ (80111c8 <HAL_DMA_IRQHandler+0x6c4>)
 8011164:	4293      	cmp	r3, r2
 8011166:	d009      	beq.n	801117c <HAL_DMA_IRQHandler+0x678>
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	681b      	ldr	r3, [r3, #0]
 801116c:	4a17      	ldr	r2, [pc, #92]	@ (80111cc <HAL_DMA_IRQHandler+0x6c8>)
 801116e:	4293      	cmp	r3, r2
 8011170:	d004      	beq.n	801117c <HAL_DMA_IRQHandler+0x678>
 8011172:	687b      	ldr	r3, [r7, #4]
 8011174:	681b      	ldr	r3, [r3, #0]
 8011176:	4a16      	ldr	r2, [pc, #88]	@ (80111d0 <HAL_DMA_IRQHandler+0x6cc>)
 8011178:	4293      	cmp	r3, r2
 801117a:	d12b      	bne.n	80111d4 <HAL_DMA_IRQHandler+0x6d0>
 801117c:	687b      	ldr	r3, [r7, #4]
 801117e:	681b      	ldr	r3, [r3, #0]
 8011180:	681b      	ldr	r3, [r3, #0]
 8011182:	f003 0310 	and.w	r3, r3, #16
 8011186:	2b00      	cmp	r3, #0
 8011188:	bf14      	ite	ne
 801118a:	2301      	movne	r3, #1
 801118c:	2300      	moveq	r3, #0
 801118e:	b2db      	uxtb	r3, r3
 8011190:	e02a      	b.n	80111e8 <HAL_DMA_IRQHandler+0x6e4>
 8011192:	bf00      	nop
 8011194:	40020010 	.word	0x40020010
 8011198:	40020028 	.word	0x40020028
 801119c:	40020040 	.word	0x40020040
 80111a0:	40020058 	.word	0x40020058
 80111a4:	40020070 	.word	0x40020070
 80111a8:	40020088 	.word	0x40020088
 80111ac:	400200a0 	.word	0x400200a0
 80111b0:	400200b8 	.word	0x400200b8
 80111b4:	40020410 	.word	0x40020410
 80111b8:	40020428 	.word	0x40020428
 80111bc:	40020440 	.word	0x40020440
 80111c0:	40020458 	.word	0x40020458
 80111c4:	40020470 	.word	0x40020470
 80111c8:	40020488 	.word	0x40020488
 80111cc:	400204a0 	.word	0x400204a0
 80111d0:	400204b8 	.word	0x400204b8
 80111d4:	687b      	ldr	r3, [r7, #4]
 80111d6:	681b      	ldr	r3, [r3, #0]
 80111d8:	681b      	ldr	r3, [r3, #0]
 80111da:	f003 0302 	and.w	r3, r3, #2
 80111de:	2b00      	cmp	r3, #0
 80111e0:	bf14      	ite	ne
 80111e2:	2301      	movne	r3, #1
 80111e4:	2300      	moveq	r3, #0
 80111e6:	b2db      	uxtb	r3, r3
 80111e8:	2b00      	cmp	r3, #0
 80111ea:	f000 8087 	beq.w	80112fc <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80111ee:	687b      	ldr	r3, [r7, #4]
 80111f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80111f2:	f003 031f 	and.w	r3, r3, #31
 80111f6:	2220      	movs	r2, #32
 80111f8:	409a      	lsls	r2, r3
 80111fa:	6a3b      	ldr	r3, [r7, #32]
 80111fc:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80111fe:	687b      	ldr	r3, [r7, #4]
 8011200:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8011204:	b2db      	uxtb	r3, r3
 8011206:	2b04      	cmp	r3, #4
 8011208:	d139      	bne.n	801127e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 801120a:	687b      	ldr	r3, [r7, #4]
 801120c:	681b      	ldr	r3, [r3, #0]
 801120e:	681a      	ldr	r2, [r3, #0]
 8011210:	687b      	ldr	r3, [r7, #4]
 8011212:	681b      	ldr	r3, [r3, #0]
 8011214:	f022 0216 	bic.w	r2, r2, #22
 8011218:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 801121a:	687b      	ldr	r3, [r7, #4]
 801121c:	681b      	ldr	r3, [r3, #0]
 801121e:	695a      	ldr	r2, [r3, #20]
 8011220:	687b      	ldr	r3, [r7, #4]
 8011222:	681b      	ldr	r3, [r3, #0]
 8011224:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8011228:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801122e:	2b00      	cmp	r3, #0
 8011230:	d103      	bne.n	801123a <HAL_DMA_IRQHandler+0x736>
 8011232:	687b      	ldr	r3, [r7, #4]
 8011234:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011236:	2b00      	cmp	r3, #0
 8011238:	d007      	beq.n	801124a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 801123a:	687b      	ldr	r3, [r7, #4]
 801123c:	681b      	ldr	r3, [r3, #0]
 801123e:	681a      	ldr	r2, [r3, #0]
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	681b      	ldr	r3, [r3, #0]
 8011244:	f022 0208 	bic.w	r2, r2, #8
 8011248:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 801124a:	687b      	ldr	r3, [r7, #4]
 801124c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801124e:	f003 031f 	and.w	r3, r3, #31
 8011252:	223f      	movs	r2, #63	@ 0x3f
 8011254:	409a      	lsls	r2, r3
 8011256:	6a3b      	ldr	r3, [r7, #32]
 8011258:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 801125a:	687b      	ldr	r3, [r7, #4]
 801125c:	2201      	movs	r2, #1
 801125e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8011262:	687b      	ldr	r3, [r7, #4]
 8011264:	2200      	movs	r2, #0
 8011266:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 801126a:	687b      	ldr	r3, [r7, #4]
 801126c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801126e:	2b00      	cmp	r3, #0
 8011270:	f000 834a 	beq.w	8011908 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8011274:	687b      	ldr	r3, [r7, #4]
 8011276:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011278:	6878      	ldr	r0, [r7, #4]
 801127a:	4798      	blx	r3
          }
          return;
 801127c:	e344      	b.n	8011908 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 801127e:	687b      	ldr	r3, [r7, #4]
 8011280:	681b      	ldr	r3, [r3, #0]
 8011282:	681b      	ldr	r3, [r3, #0]
 8011284:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8011288:	2b00      	cmp	r3, #0
 801128a:	d018      	beq.n	80112be <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 801128c:	687b      	ldr	r3, [r7, #4]
 801128e:	681b      	ldr	r3, [r3, #0]
 8011290:	681b      	ldr	r3, [r3, #0]
 8011292:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8011296:	2b00      	cmp	r3, #0
 8011298:	d108      	bne.n	80112ac <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801129e:	2b00      	cmp	r3, #0
 80112a0:	d02c      	beq.n	80112fc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80112a2:	687b      	ldr	r3, [r7, #4]
 80112a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80112a6:	6878      	ldr	r0, [r7, #4]
 80112a8:	4798      	blx	r3
 80112aa:	e027      	b.n	80112fc <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80112ac:	687b      	ldr	r3, [r7, #4]
 80112ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80112b0:	2b00      	cmp	r3, #0
 80112b2:	d023      	beq.n	80112fc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80112b4:	687b      	ldr	r3, [r7, #4]
 80112b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80112b8:	6878      	ldr	r0, [r7, #4]
 80112ba:	4798      	blx	r3
 80112bc:	e01e      	b.n	80112fc <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80112be:	687b      	ldr	r3, [r7, #4]
 80112c0:	681b      	ldr	r3, [r3, #0]
 80112c2:	681b      	ldr	r3, [r3, #0]
 80112c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80112c8:	2b00      	cmp	r3, #0
 80112ca:	d10f      	bne.n	80112ec <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80112cc:	687b      	ldr	r3, [r7, #4]
 80112ce:	681b      	ldr	r3, [r3, #0]
 80112d0:	681a      	ldr	r2, [r3, #0]
 80112d2:	687b      	ldr	r3, [r7, #4]
 80112d4:	681b      	ldr	r3, [r3, #0]
 80112d6:	f022 0210 	bic.w	r2, r2, #16
 80112da:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80112dc:	687b      	ldr	r3, [r7, #4]
 80112de:	2201      	movs	r2, #1
 80112e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	2200      	movs	r2, #0
 80112e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80112f0:	2b00      	cmp	r3, #0
 80112f2:	d003      	beq.n	80112fc <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80112f4:	687b      	ldr	r3, [r7, #4]
 80112f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80112f8:	6878      	ldr	r0, [r7, #4]
 80112fa:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011300:	2b00      	cmp	r3, #0
 8011302:	f000 8306 	beq.w	8011912 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8011306:	687b      	ldr	r3, [r7, #4]
 8011308:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801130a:	f003 0301 	and.w	r3, r3, #1
 801130e:	2b00      	cmp	r3, #0
 8011310:	f000 8088 	beq.w	8011424 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8011314:	687b      	ldr	r3, [r7, #4]
 8011316:	2204      	movs	r2, #4
 8011318:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 801131c:	687b      	ldr	r3, [r7, #4]
 801131e:	681b      	ldr	r3, [r3, #0]
 8011320:	4a7a      	ldr	r2, [pc, #488]	@ (801150c <HAL_DMA_IRQHandler+0xa08>)
 8011322:	4293      	cmp	r3, r2
 8011324:	d04a      	beq.n	80113bc <HAL_DMA_IRQHandler+0x8b8>
 8011326:	687b      	ldr	r3, [r7, #4]
 8011328:	681b      	ldr	r3, [r3, #0]
 801132a:	4a79      	ldr	r2, [pc, #484]	@ (8011510 <HAL_DMA_IRQHandler+0xa0c>)
 801132c:	4293      	cmp	r3, r2
 801132e:	d045      	beq.n	80113bc <HAL_DMA_IRQHandler+0x8b8>
 8011330:	687b      	ldr	r3, [r7, #4]
 8011332:	681b      	ldr	r3, [r3, #0]
 8011334:	4a77      	ldr	r2, [pc, #476]	@ (8011514 <HAL_DMA_IRQHandler+0xa10>)
 8011336:	4293      	cmp	r3, r2
 8011338:	d040      	beq.n	80113bc <HAL_DMA_IRQHandler+0x8b8>
 801133a:	687b      	ldr	r3, [r7, #4]
 801133c:	681b      	ldr	r3, [r3, #0]
 801133e:	4a76      	ldr	r2, [pc, #472]	@ (8011518 <HAL_DMA_IRQHandler+0xa14>)
 8011340:	4293      	cmp	r3, r2
 8011342:	d03b      	beq.n	80113bc <HAL_DMA_IRQHandler+0x8b8>
 8011344:	687b      	ldr	r3, [r7, #4]
 8011346:	681b      	ldr	r3, [r3, #0]
 8011348:	4a74      	ldr	r2, [pc, #464]	@ (801151c <HAL_DMA_IRQHandler+0xa18>)
 801134a:	4293      	cmp	r3, r2
 801134c:	d036      	beq.n	80113bc <HAL_DMA_IRQHandler+0x8b8>
 801134e:	687b      	ldr	r3, [r7, #4]
 8011350:	681b      	ldr	r3, [r3, #0]
 8011352:	4a73      	ldr	r2, [pc, #460]	@ (8011520 <HAL_DMA_IRQHandler+0xa1c>)
 8011354:	4293      	cmp	r3, r2
 8011356:	d031      	beq.n	80113bc <HAL_DMA_IRQHandler+0x8b8>
 8011358:	687b      	ldr	r3, [r7, #4]
 801135a:	681b      	ldr	r3, [r3, #0]
 801135c:	4a71      	ldr	r2, [pc, #452]	@ (8011524 <HAL_DMA_IRQHandler+0xa20>)
 801135e:	4293      	cmp	r3, r2
 8011360:	d02c      	beq.n	80113bc <HAL_DMA_IRQHandler+0x8b8>
 8011362:	687b      	ldr	r3, [r7, #4]
 8011364:	681b      	ldr	r3, [r3, #0]
 8011366:	4a70      	ldr	r2, [pc, #448]	@ (8011528 <HAL_DMA_IRQHandler+0xa24>)
 8011368:	4293      	cmp	r3, r2
 801136a:	d027      	beq.n	80113bc <HAL_DMA_IRQHandler+0x8b8>
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	681b      	ldr	r3, [r3, #0]
 8011370:	4a6e      	ldr	r2, [pc, #440]	@ (801152c <HAL_DMA_IRQHandler+0xa28>)
 8011372:	4293      	cmp	r3, r2
 8011374:	d022      	beq.n	80113bc <HAL_DMA_IRQHandler+0x8b8>
 8011376:	687b      	ldr	r3, [r7, #4]
 8011378:	681b      	ldr	r3, [r3, #0]
 801137a:	4a6d      	ldr	r2, [pc, #436]	@ (8011530 <HAL_DMA_IRQHandler+0xa2c>)
 801137c:	4293      	cmp	r3, r2
 801137e:	d01d      	beq.n	80113bc <HAL_DMA_IRQHandler+0x8b8>
 8011380:	687b      	ldr	r3, [r7, #4]
 8011382:	681b      	ldr	r3, [r3, #0]
 8011384:	4a6b      	ldr	r2, [pc, #428]	@ (8011534 <HAL_DMA_IRQHandler+0xa30>)
 8011386:	4293      	cmp	r3, r2
 8011388:	d018      	beq.n	80113bc <HAL_DMA_IRQHandler+0x8b8>
 801138a:	687b      	ldr	r3, [r7, #4]
 801138c:	681b      	ldr	r3, [r3, #0]
 801138e:	4a6a      	ldr	r2, [pc, #424]	@ (8011538 <HAL_DMA_IRQHandler+0xa34>)
 8011390:	4293      	cmp	r3, r2
 8011392:	d013      	beq.n	80113bc <HAL_DMA_IRQHandler+0x8b8>
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	681b      	ldr	r3, [r3, #0]
 8011398:	4a68      	ldr	r2, [pc, #416]	@ (801153c <HAL_DMA_IRQHandler+0xa38>)
 801139a:	4293      	cmp	r3, r2
 801139c:	d00e      	beq.n	80113bc <HAL_DMA_IRQHandler+0x8b8>
 801139e:	687b      	ldr	r3, [r7, #4]
 80113a0:	681b      	ldr	r3, [r3, #0]
 80113a2:	4a67      	ldr	r2, [pc, #412]	@ (8011540 <HAL_DMA_IRQHandler+0xa3c>)
 80113a4:	4293      	cmp	r3, r2
 80113a6:	d009      	beq.n	80113bc <HAL_DMA_IRQHandler+0x8b8>
 80113a8:	687b      	ldr	r3, [r7, #4]
 80113aa:	681b      	ldr	r3, [r3, #0]
 80113ac:	4a65      	ldr	r2, [pc, #404]	@ (8011544 <HAL_DMA_IRQHandler+0xa40>)
 80113ae:	4293      	cmp	r3, r2
 80113b0:	d004      	beq.n	80113bc <HAL_DMA_IRQHandler+0x8b8>
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	681b      	ldr	r3, [r3, #0]
 80113b6:	4a64      	ldr	r2, [pc, #400]	@ (8011548 <HAL_DMA_IRQHandler+0xa44>)
 80113b8:	4293      	cmp	r3, r2
 80113ba:	d108      	bne.n	80113ce <HAL_DMA_IRQHandler+0x8ca>
 80113bc:	687b      	ldr	r3, [r7, #4]
 80113be:	681b      	ldr	r3, [r3, #0]
 80113c0:	681a      	ldr	r2, [r3, #0]
 80113c2:	687b      	ldr	r3, [r7, #4]
 80113c4:	681b      	ldr	r3, [r3, #0]
 80113c6:	f022 0201 	bic.w	r2, r2, #1
 80113ca:	601a      	str	r2, [r3, #0]
 80113cc:	e007      	b.n	80113de <HAL_DMA_IRQHandler+0x8da>
 80113ce:	687b      	ldr	r3, [r7, #4]
 80113d0:	681b      	ldr	r3, [r3, #0]
 80113d2:	681a      	ldr	r2, [r3, #0]
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	681b      	ldr	r3, [r3, #0]
 80113d8:	f022 0201 	bic.w	r2, r2, #1
 80113dc:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80113de:	68fb      	ldr	r3, [r7, #12]
 80113e0:	3301      	adds	r3, #1
 80113e2:	60fb      	str	r3, [r7, #12]
 80113e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80113e6:	429a      	cmp	r2, r3
 80113e8:	d307      	bcc.n	80113fa <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80113ea:	687b      	ldr	r3, [r7, #4]
 80113ec:	681b      	ldr	r3, [r3, #0]
 80113ee:	681b      	ldr	r3, [r3, #0]
 80113f0:	f003 0301 	and.w	r3, r3, #1
 80113f4:	2b00      	cmp	r3, #0
 80113f6:	d1f2      	bne.n	80113de <HAL_DMA_IRQHandler+0x8da>
 80113f8:	e000      	b.n	80113fc <HAL_DMA_IRQHandler+0x8f8>
            break;
 80113fa:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80113fc:	687b      	ldr	r3, [r7, #4]
 80113fe:	681b      	ldr	r3, [r3, #0]
 8011400:	681b      	ldr	r3, [r3, #0]
 8011402:	f003 0301 	and.w	r3, r3, #1
 8011406:	2b00      	cmp	r3, #0
 8011408:	d004      	beq.n	8011414 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 801140a:	687b      	ldr	r3, [r7, #4]
 801140c:	2203      	movs	r2, #3
 801140e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8011412:	e003      	b.n	801141c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8011414:	687b      	ldr	r3, [r7, #4]
 8011416:	2201      	movs	r2, #1
 8011418:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 801141c:	687b      	ldr	r3, [r7, #4]
 801141e:	2200      	movs	r2, #0
 8011420:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011428:	2b00      	cmp	r3, #0
 801142a:	f000 8272 	beq.w	8011912 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 801142e:	687b      	ldr	r3, [r7, #4]
 8011430:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011432:	6878      	ldr	r0, [r7, #4]
 8011434:	4798      	blx	r3
 8011436:	e26c      	b.n	8011912 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8011438:	687b      	ldr	r3, [r7, #4]
 801143a:	681b      	ldr	r3, [r3, #0]
 801143c:	4a43      	ldr	r2, [pc, #268]	@ (801154c <HAL_DMA_IRQHandler+0xa48>)
 801143e:	4293      	cmp	r3, r2
 8011440:	d022      	beq.n	8011488 <HAL_DMA_IRQHandler+0x984>
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	681b      	ldr	r3, [r3, #0]
 8011446:	4a42      	ldr	r2, [pc, #264]	@ (8011550 <HAL_DMA_IRQHandler+0xa4c>)
 8011448:	4293      	cmp	r3, r2
 801144a:	d01d      	beq.n	8011488 <HAL_DMA_IRQHandler+0x984>
 801144c:	687b      	ldr	r3, [r7, #4]
 801144e:	681b      	ldr	r3, [r3, #0]
 8011450:	4a40      	ldr	r2, [pc, #256]	@ (8011554 <HAL_DMA_IRQHandler+0xa50>)
 8011452:	4293      	cmp	r3, r2
 8011454:	d018      	beq.n	8011488 <HAL_DMA_IRQHandler+0x984>
 8011456:	687b      	ldr	r3, [r7, #4]
 8011458:	681b      	ldr	r3, [r3, #0]
 801145a:	4a3f      	ldr	r2, [pc, #252]	@ (8011558 <HAL_DMA_IRQHandler+0xa54>)
 801145c:	4293      	cmp	r3, r2
 801145e:	d013      	beq.n	8011488 <HAL_DMA_IRQHandler+0x984>
 8011460:	687b      	ldr	r3, [r7, #4]
 8011462:	681b      	ldr	r3, [r3, #0]
 8011464:	4a3d      	ldr	r2, [pc, #244]	@ (801155c <HAL_DMA_IRQHandler+0xa58>)
 8011466:	4293      	cmp	r3, r2
 8011468:	d00e      	beq.n	8011488 <HAL_DMA_IRQHandler+0x984>
 801146a:	687b      	ldr	r3, [r7, #4]
 801146c:	681b      	ldr	r3, [r3, #0]
 801146e:	4a3c      	ldr	r2, [pc, #240]	@ (8011560 <HAL_DMA_IRQHandler+0xa5c>)
 8011470:	4293      	cmp	r3, r2
 8011472:	d009      	beq.n	8011488 <HAL_DMA_IRQHandler+0x984>
 8011474:	687b      	ldr	r3, [r7, #4]
 8011476:	681b      	ldr	r3, [r3, #0]
 8011478:	4a3a      	ldr	r2, [pc, #232]	@ (8011564 <HAL_DMA_IRQHandler+0xa60>)
 801147a:	4293      	cmp	r3, r2
 801147c:	d004      	beq.n	8011488 <HAL_DMA_IRQHandler+0x984>
 801147e:	687b      	ldr	r3, [r7, #4]
 8011480:	681b      	ldr	r3, [r3, #0]
 8011482:	4a39      	ldr	r2, [pc, #228]	@ (8011568 <HAL_DMA_IRQHandler+0xa64>)
 8011484:	4293      	cmp	r3, r2
 8011486:	d101      	bne.n	801148c <HAL_DMA_IRQHandler+0x988>
 8011488:	2301      	movs	r3, #1
 801148a:	e000      	b.n	801148e <HAL_DMA_IRQHandler+0x98a>
 801148c:	2300      	movs	r3, #0
 801148e:	2b00      	cmp	r3, #0
 8011490:	f000 823f 	beq.w	8011912 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8011494:	687b      	ldr	r3, [r7, #4]
 8011496:	681b      	ldr	r3, [r3, #0]
 8011498:	681b      	ldr	r3, [r3, #0]
 801149a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 801149c:	687b      	ldr	r3, [r7, #4]
 801149e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80114a0:	f003 031f 	and.w	r3, r3, #31
 80114a4:	2204      	movs	r2, #4
 80114a6:	409a      	lsls	r2, r3
 80114a8:	697b      	ldr	r3, [r7, #20]
 80114aa:	4013      	ands	r3, r2
 80114ac:	2b00      	cmp	r3, #0
 80114ae:	f000 80cd 	beq.w	801164c <HAL_DMA_IRQHandler+0xb48>
 80114b2:	693b      	ldr	r3, [r7, #16]
 80114b4:	f003 0304 	and.w	r3, r3, #4
 80114b8:	2b00      	cmp	r3, #0
 80114ba:	f000 80c7 	beq.w	801164c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80114be:	687b      	ldr	r3, [r7, #4]
 80114c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80114c2:	f003 031f 	and.w	r3, r3, #31
 80114c6:	2204      	movs	r2, #4
 80114c8:	409a      	lsls	r2, r3
 80114ca:	69fb      	ldr	r3, [r7, #28]
 80114cc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80114ce:	693b      	ldr	r3, [r7, #16]
 80114d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80114d4:	2b00      	cmp	r3, #0
 80114d6:	d049      	beq.n	801156c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80114d8:	693b      	ldr	r3, [r7, #16]
 80114da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80114de:	2b00      	cmp	r3, #0
 80114e0:	d109      	bne.n	80114f6 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80114e2:	687b      	ldr	r3, [r7, #4]
 80114e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80114e6:	2b00      	cmp	r3, #0
 80114e8:	f000 8210 	beq.w	801190c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80114ec:	687b      	ldr	r3, [r7, #4]
 80114ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80114f0:	6878      	ldr	r0, [r7, #4]
 80114f2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80114f4:	e20a      	b.n	801190c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80114fa:	2b00      	cmp	r3, #0
 80114fc:	f000 8206 	beq.w	801190c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8011500:	687b      	ldr	r3, [r7, #4]
 8011502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011504:	6878      	ldr	r0, [r7, #4]
 8011506:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8011508:	e200      	b.n	801190c <HAL_DMA_IRQHandler+0xe08>
 801150a:	bf00      	nop
 801150c:	40020010 	.word	0x40020010
 8011510:	40020028 	.word	0x40020028
 8011514:	40020040 	.word	0x40020040
 8011518:	40020058 	.word	0x40020058
 801151c:	40020070 	.word	0x40020070
 8011520:	40020088 	.word	0x40020088
 8011524:	400200a0 	.word	0x400200a0
 8011528:	400200b8 	.word	0x400200b8
 801152c:	40020410 	.word	0x40020410
 8011530:	40020428 	.word	0x40020428
 8011534:	40020440 	.word	0x40020440
 8011538:	40020458 	.word	0x40020458
 801153c:	40020470 	.word	0x40020470
 8011540:	40020488 	.word	0x40020488
 8011544:	400204a0 	.word	0x400204a0
 8011548:	400204b8 	.word	0x400204b8
 801154c:	58025408 	.word	0x58025408
 8011550:	5802541c 	.word	0x5802541c
 8011554:	58025430 	.word	0x58025430
 8011558:	58025444 	.word	0x58025444
 801155c:	58025458 	.word	0x58025458
 8011560:	5802546c 	.word	0x5802546c
 8011564:	58025480 	.word	0x58025480
 8011568:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 801156c:	693b      	ldr	r3, [r7, #16]
 801156e:	f003 0320 	and.w	r3, r3, #32
 8011572:	2b00      	cmp	r3, #0
 8011574:	d160      	bne.n	8011638 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8011576:	687b      	ldr	r3, [r7, #4]
 8011578:	681b      	ldr	r3, [r3, #0]
 801157a:	4a7f      	ldr	r2, [pc, #508]	@ (8011778 <HAL_DMA_IRQHandler+0xc74>)
 801157c:	4293      	cmp	r3, r2
 801157e:	d04a      	beq.n	8011616 <HAL_DMA_IRQHandler+0xb12>
 8011580:	687b      	ldr	r3, [r7, #4]
 8011582:	681b      	ldr	r3, [r3, #0]
 8011584:	4a7d      	ldr	r2, [pc, #500]	@ (801177c <HAL_DMA_IRQHandler+0xc78>)
 8011586:	4293      	cmp	r3, r2
 8011588:	d045      	beq.n	8011616 <HAL_DMA_IRQHandler+0xb12>
 801158a:	687b      	ldr	r3, [r7, #4]
 801158c:	681b      	ldr	r3, [r3, #0]
 801158e:	4a7c      	ldr	r2, [pc, #496]	@ (8011780 <HAL_DMA_IRQHandler+0xc7c>)
 8011590:	4293      	cmp	r3, r2
 8011592:	d040      	beq.n	8011616 <HAL_DMA_IRQHandler+0xb12>
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	681b      	ldr	r3, [r3, #0]
 8011598:	4a7a      	ldr	r2, [pc, #488]	@ (8011784 <HAL_DMA_IRQHandler+0xc80>)
 801159a:	4293      	cmp	r3, r2
 801159c:	d03b      	beq.n	8011616 <HAL_DMA_IRQHandler+0xb12>
 801159e:	687b      	ldr	r3, [r7, #4]
 80115a0:	681b      	ldr	r3, [r3, #0]
 80115a2:	4a79      	ldr	r2, [pc, #484]	@ (8011788 <HAL_DMA_IRQHandler+0xc84>)
 80115a4:	4293      	cmp	r3, r2
 80115a6:	d036      	beq.n	8011616 <HAL_DMA_IRQHandler+0xb12>
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	681b      	ldr	r3, [r3, #0]
 80115ac:	4a77      	ldr	r2, [pc, #476]	@ (801178c <HAL_DMA_IRQHandler+0xc88>)
 80115ae:	4293      	cmp	r3, r2
 80115b0:	d031      	beq.n	8011616 <HAL_DMA_IRQHandler+0xb12>
 80115b2:	687b      	ldr	r3, [r7, #4]
 80115b4:	681b      	ldr	r3, [r3, #0]
 80115b6:	4a76      	ldr	r2, [pc, #472]	@ (8011790 <HAL_DMA_IRQHandler+0xc8c>)
 80115b8:	4293      	cmp	r3, r2
 80115ba:	d02c      	beq.n	8011616 <HAL_DMA_IRQHandler+0xb12>
 80115bc:	687b      	ldr	r3, [r7, #4]
 80115be:	681b      	ldr	r3, [r3, #0]
 80115c0:	4a74      	ldr	r2, [pc, #464]	@ (8011794 <HAL_DMA_IRQHandler+0xc90>)
 80115c2:	4293      	cmp	r3, r2
 80115c4:	d027      	beq.n	8011616 <HAL_DMA_IRQHandler+0xb12>
 80115c6:	687b      	ldr	r3, [r7, #4]
 80115c8:	681b      	ldr	r3, [r3, #0]
 80115ca:	4a73      	ldr	r2, [pc, #460]	@ (8011798 <HAL_DMA_IRQHandler+0xc94>)
 80115cc:	4293      	cmp	r3, r2
 80115ce:	d022      	beq.n	8011616 <HAL_DMA_IRQHandler+0xb12>
 80115d0:	687b      	ldr	r3, [r7, #4]
 80115d2:	681b      	ldr	r3, [r3, #0]
 80115d4:	4a71      	ldr	r2, [pc, #452]	@ (801179c <HAL_DMA_IRQHandler+0xc98>)
 80115d6:	4293      	cmp	r3, r2
 80115d8:	d01d      	beq.n	8011616 <HAL_DMA_IRQHandler+0xb12>
 80115da:	687b      	ldr	r3, [r7, #4]
 80115dc:	681b      	ldr	r3, [r3, #0]
 80115de:	4a70      	ldr	r2, [pc, #448]	@ (80117a0 <HAL_DMA_IRQHandler+0xc9c>)
 80115e0:	4293      	cmp	r3, r2
 80115e2:	d018      	beq.n	8011616 <HAL_DMA_IRQHandler+0xb12>
 80115e4:	687b      	ldr	r3, [r7, #4]
 80115e6:	681b      	ldr	r3, [r3, #0]
 80115e8:	4a6e      	ldr	r2, [pc, #440]	@ (80117a4 <HAL_DMA_IRQHandler+0xca0>)
 80115ea:	4293      	cmp	r3, r2
 80115ec:	d013      	beq.n	8011616 <HAL_DMA_IRQHandler+0xb12>
 80115ee:	687b      	ldr	r3, [r7, #4]
 80115f0:	681b      	ldr	r3, [r3, #0]
 80115f2:	4a6d      	ldr	r2, [pc, #436]	@ (80117a8 <HAL_DMA_IRQHandler+0xca4>)
 80115f4:	4293      	cmp	r3, r2
 80115f6:	d00e      	beq.n	8011616 <HAL_DMA_IRQHandler+0xb12>
 80115f8:	687b      	ldr	r3, [r7, #4]
 80115fa:	681b      	ldr	r3, [r3, #0]
 80115fc:	4a6b      	ldr	r2, [pc, #428]	@ (80117ac <HAL_DMA_IRQHandler+0xca8>)
 80115fe:	4293      	cmp	r3, r2
 8011600:	d009      	beq.n	8011616 <HAL_DMA_IRQHandler+0xb12>
 8011602:	687b      	ldr	r3, [r7, #4]
 8011604:	681b      	ldr	r3, [r3, #0]
 8011606:	4a6a      	ldr	r2, [pc, #424]	@ (80117b0 <HAL_DMA_IRQHandler+0xcac>)
 8011608:	4293      	cmp	r3, r2
 801160a:	d004      	beq.n	8011616 <HAL_DMA_IRQHandler+0xb12>
 801160c:	687b      	ldr	r3, [r7, #4]
 801160e:	681b      	ldr	r3, [r3, #0]
 8011610:	4a68      	ldr	r2, [pc, #416]	@ (80117b4 <HAL_DMA_IRQHandler+0xcb0>)
 8011612:	4293      	cmp	r3, r2
 8011614:	d108      	bne.n	8011628 <HAL_DMA_IRQHandler+0xb24>
 8011616:	687b      	ldr	r3, [r7, #4]
 8011618:	681b      	ldr	r3, [r3, #0]
 801161a:	681a      	ldr	r2, [r3, #0]
 801161c:	687b      	ldr	r3, [r7, #4]
 801161e:	681b      	ldr	r3, [r3, #0]
 8011620:	f022 0208 	bic.w	r2, r2, #8
 8011624:	601a      	str	r2, [r3, #0]
 8011626:	e007      	b.n	8011638 <HAL_DMA_IRQHandler+0xb34>
 8011628:	687b      	ldr	r3, [r7, #4]
 801162a:	681b      	ldr	r3, [r3, #0]
 801162c:	681a      	ldr	r2, [r3, #0]
 801162e:	687b      	ldr	r3, [r7, #4]
 8011630:	681b      	ldr	r3, [r3, #0]
 8011632:	f022 0204 	bic.w	r2, r2, #4
 8011636:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8011638:	687b      	ldr	r3, [r7, #4]
 801163a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801163c:	2b00      	cmp	r3, #0
 801163e:	f000 8165 	beq.w	801190c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8011642:	687b      	ldr	r3, [r7, #4]
 8011644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011646:	6878      	ldr	r0, [r7, #4]
 8011648:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 801164a:	e15f      	b.n	801190c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011650:	f003 031f 	and.w	r3, r3, #31
 8011654:	2202      	movs	r2, #2
 8011656:	409a      	lsls	r2, r3
 8011658:	697b      	ldr	r3, [r7, #20]
 801165a:	4013      	ands	r3, r2
 801165c:	2b00      	cmp	r3, #0
 801165e:	f000 80c5 	beq.w	80117ec <HAL_DMA_IRQHandler+0xce8>
 8011662:	693b      	ldr	r3, [r7, #16]
 8011664:	f003 0302 	and.w	r3, r3, #2
 8011668:	2b00      	cmp	r3, #0
 801166a:	f000 80bf 	beq.w	80117ec <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011672:	f003 031f 	and.w	r3, r3, #31
 8011676:	2202      	movs	r2, #2
 8011678:	409a      	lsls	r2, r3
 801167a:	69fb      	ldr	r3, [r7, #28]
 801167c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 801167e:	693b      	ldr	r3, [r7, #16]
 8011680:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8011684:	2b00      	cmp	r3, #0
 8011686:	d018      	beq.n	80116ba <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8011688:	693b      	ldr	r3, [r7, #16]
 801168a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801168e:	2b00      	cmp	r3, #0
 8011690:	d109      	bne.n	80116a6 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8011692:	687b      	ldr	r3, [r7, #4]
 8011694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011696:	2b00      	cmp	r3, #0
 8011698:	f000 813a 	beq.w	8011910 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 801169c:	687b      	ldr	r3, [r7, #4]
 801169e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80116a0:	6878      	ldr	r0, [r7, #4]
 80116a2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80116a4:	e134      	b.n	8011910 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80116a6:	687b      	ldr	r3, [r7, #4]
 80116a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80116aa:	2b00      	cmp	r3, #0
 80116ac:	f000 8130 	beq.w	8011910 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80116b0:	687b      	ldr	r3, [r7, #4]
 80116b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80116b4:	6878      	ldr	r0, [r7, #4]
 80116b6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80116b8:	e12a      	b.n	8011910 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80116ba:	693b      	ldr	r3, [r7, #16]
 80116bc:	f003 0320 	and.w	r3, r3, #32
 80116c0:	2b00      	cmp	r3, #0
 80116c2:	f040 8089 	bne.w	80117d8 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80116c6:	687b      	ldr	r3, [r7, #4]
 80116c8:	681b      	ldr	r3, [r3, #0]
 80116ca:	4a2b      	ldr	r2, [pc, #172]	@ (8011778 <HAL_DMA_IRQHandler+0xc74>)
 80116cc:	4293      	cmp	r3, r2
 80116ce:	d04a      	beq.n	8011766 <HAL_DMA_IRQHandler+0xc62>
 80116d0:	687b      	ldr	r3, [r7, #4]
 80116d2:	681b      	ldr	r3, [r3, #0]
 80116d4:	4a29      	ldr	r2, [pc, #164]	@ (801177c <HAL_DMA_IRQHandler+0xc78>)
 80116d6:	4293      	cmp	r3, r2
 80116d8:	d045      	beq.n	8011766 <HAL_DMA_IRQHandler+0xc62>
 80116da:	687b      	ldr	r3, [r7, #4]
 80116dc:	681b      	ldr	r3, [r3, #0]
 80116de:	4a28      	ldr	r2, [pc, #160]	@ (8011780 <HAL_DMA_IRQHandler+0xc7c>)
 80116e0:	4293      	cmp	r3, r2
 80116e2:	d040      	beq.n	8011766 <HAL_DMA_IRQHandler+0xc62>
 80116e4:	687b      	ldr	r3, [r7, #4]
 80116e6:	681b      	ldr	r3, [r3, #0]
 80116e8:	4a26      	ldr	r2, [pc, #152]	@ (8011784 <HAL_DMA_IRQHandler+0xc80>)
 80116ea:	4293      	cmp	r3, r2
 80116ec:	d03b      	beq.n	8011766 <HAL_DMA_IRQHandler+0xc62>
 80116ee:	687b      	ldr	r3, [r7, #4]
 80116f0:	681b      	ldr	r3, [r3, #0]
 80116f2:	4a25      	ldr	r2, [pc, #148]	@ (8011788 <HAL_DMA_IRQHandler+0xc84>)
 80116f4:	4293      	cmp	r3, r2
 80116f6:	d036      	beq.n	8011766 <HAL_DMA_IRQHandler+0xc62>
 80116f8:	687b      	ldr	r3, [r7, #4]
 80116fa:	681b      	ldr	r3, [r3, #0]
 80116fc:	4a23      	ldr	r2, [pc, #140]	@ (801178c <HAL_DMA_IRQHandler+0xc88>)
 80116fe:	4293      	cmp	r3, r2
 8011700:	d031      	beq.n	8011766 <HAL_DMA_IRQHandler+0xc62>
 8011702:	687b      	ldr	r3, [r7, #4]
 8011704:	681b      	ldr	r3, [r3, #0]
 8011706:	4a22      	ldr	r2, [pc, #136]	@ (8011790 <HAL_DMA_IRQHandler+0xc8c>)
 8011708:	4293      	cmp	r3, r2
 801170a:	d02c      	beq.n	8011766 <HAL_DMA_IRQHandler+0xc62>
 801170c:	687b      	ldr	r3, [r7, #4]
 801170e:	681b      	ldr	r3, [r3, #0]
 8011710:	4a20      	ldr	r2, [pc, #128]	@ (8011794 <HAL_DMA_IRQHandler+0xc90>)
 8011712:	4293      	cmp	r3, r2
 8011714:	d027      	beq.n	8011766 <HAL_DMA_IRQHandler+0xc62>
 8011716:	687b      	ldr	r3, [r7, #4]
 8011718:	681b      	ldr	r3, [r3, #0]
 801171a:	4a1f      	ldr	r2, [pc, #124]	@ (8011798 <HAL_DMA_IRQHandler+0xc94>)
 801171c:	4293      	cmp	r3, r2
 801171e:	d022      	beq.n	8011766 <HAL_DMA_IRQHandler+0xc62>
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	681b      	ldr	r3, [r3, #0]
 8011724:	4a1d      	ldr	r2, [pc, #116]	@ (801179c <HAL_DMA_IRQHandler+0xc98>)
 8011726:	4293      	cmp	r3, r2
 8011728:	d01d      	beq.n	8011766 <HAL_DMA_IRQHandler+0xc62>
 801172a:	687b      	ldr	r3, [r7, #4]
 801172c:	681b      	ldr	r3, [r3, #0]
 801172e:	4a1c      	ldr	r2, [pc, #112]	@ (80117a0 <HAL_DMA_IRQHandler+0xc9c>)
 8011730:	4293      	cmp	r3, r2
 8011732:	d018      	beq.n	8011766 <HAL_DMA_IRQHandler+0xc62>
 8011734:	687b      	ldr	r3, [r7, #4]
 8011736:	681b      	ldr	r3, [r3, #0]
 8011738:	4a1a      	ldr	r2, [pc, #104]	@ (80117a4 <HAL_DMA_IRQHandler+0xca0>)
 801173a:	4293      	cmp	r3, r2
 801173c:	d013      	beq.n	8011766 <HAL_DMA_IRQHandler+0xc62>
 801173e:	687b      	ldr	r3, [r7, #4]
 8011740:	681b      	ldr	r3, [r3, #0]
 8011742:	4a19      	ldr	r2, [pc, #100]	@ (80117a8 <HAL_DMA_IRQHandler+0xca4>)
 8011744:	4293      	cmp	r3, r2
 8011746:	d00e      	beq.n	8011766 <HAL_DMA_IRQHandler+0xc62>
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	681b      	ldr	r3, [r3, #0]
 801174c:	4a17      	ldr	r2, [pc, #92]	@ (80117ac <HAL_DMA_IRQHandler+0xca8>)
 801174e:	4293      	cmp	r3, r2
 8011750:	d009      	beq.n	8011766 <HAL_DMA_IRQHandler+0xc62>
 8011752:	687b      	ldr	r3, [r7, #4]
 8011754:	681b      	ldr	r3, [r3, #0]
 8011756:	4a16      	ldr	r2, [pc, #88]	@ (80117b0 <HAL_DMA_IRQHandler+0xcac>)
 8011758:	4293      	cmp	r3, r2
 801175a:	d004      	beq.n	8011766 <HAL_DMA_IRQHandler+0xc62>
 801175c:	687b      	ldr	r3, [r7, #4]
 801175e:	681b      	ldr	r3, [r3, #0]
 8011760:	4a14      	ldr	r2, [pc, #80]	@ (80117b4 <HAL_DMA_IRQHandler+0xcb0>)
 8011762:	4293      	cmp	r3, r2
 8011764:	d128      	bne.n	80117b8 <HAL_DMA_IRQHandler+0xcb4>
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	681b      	ldr	r3, [r3, #0]
 801176a:	681a      	ldr	r2, [r3, #0]
 801176c:	687b      	ldr	r3, [r7, #4]
 801176e:	681b      	ldr	r3, [r3, #0]
 8011770:	f022 0214 	bic.w	r2, r2, #20
 8011774:	601a      	str	r2, [r3, #0]
 8011776:	e027      	b.n	80117c8 <HAL_DMA_IRQHandler+0xcc4>
 8011778:	40020010 	.word	0x40020010
 801177c:	40020028 	.word	0x40020028
 8011780:	40020040 	.word	0x40020040
 8011784:	40020058 	.word	0x40020058
 8011788:	40020070 	.word	0x40020070
 801178c:	40020088 	.word	0x40020088
 8011790:	400200a0 	.word	0x400200a0
 8011794:	400200b8 	.word	0x400200b8
 8011798:	40020410 	.word	0x40020410
 801179c:	40020428 	.word	0x40020428
 80117a0:	40020440 	.word	0x40020440
 80117a4:	40020458 	.word	0x40020458
 80117a8:	40020470 	.word	0x40020470
 80117ac:	40020488 	.word	0x40020488
 80117b0:	400204a0 	.word	0x400204a0
 80117b4:	400204b8 	.word	0x400204b8
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	681b      	ldr	r3, [r3, #0]
 80117bc:	681a      	ldr	r2, [r3, #0]
 80117be:	687b      	ldr	r3, [r7, #4]
 80117c0:	681b      	ldr	r3, [r3, #0]
 80117c2:	f022 020a 	bic.w	r2, r2, #10
 80117c6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80117c8:	687b      	ldr	r3, [r7, #4]
 80117ca:	2201      	movs	r2, #1
 80117cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80117d0:	687b      	ldr	r3, [r7, #4]
 80117d2:	2200      	movs	r2, #0
 80117d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80117d8:	687b      	ldr	r3, [r7, #4]
 80117da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80117dc:	2b00      	cmp	r3, #0
 80117de:	f000 8097 	beq.w	8011910 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80117e2:	687b      	ldr	r3, [r7, #4]
 80117e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80117e6:	6878      	ldr	r0, [r7, #4]
 80117e8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80117ea:	e091      	b.n	8011910 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80117ec:	687b      	ldr	r3, [r7, #4]
 80117ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80117f0:	f003 031f 	and.w	r3, r3, #31
 80117f4:	2208      	movs	r2, #8
 80117f6:	409a      	lsls	r2, r3
 80117f8:	697b      	ldr	r3, [r7, #20]
 80117fa:	4013      	ands	r3, r2
 80117fc:	2b00      	cmp	r3, #0
 80117fe:	f000 8088 	beq.w	8011912 <HAL_DMA_IRQHandler+0xe0e>
 8011802:	693b      	ldr	r3, [r7, #16]
 8011804:	f003 0308 	and.w	r3, r3, #8
 8011808:	2b00      	cmp	r3, #0
 801180a:	f000 8082 	beq.w	8011912 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 801180e:	687b      	ldr	r3, [r7, #4]
 8011810:	681b      	ldr	r3, [r3, #0]
 8011812:	4a41      	ldr	r2, [pc, #260]	@ (8011918 <HAL_DMA_IRQHandler+0xe14>)
 8011814:	4293      	cmp	r3, r2
 8011816:	d04a      	beq.n	80118ae <HAL_DMA_IRQHandler+0xdaa>
 8011818:	687b      	ldr	r3, [r7, #4]
 801181a:	681b      	ldr	r3, [r3, #0]
 801181c:	4a3f      	ldr	r2, [pc, #252]	@ (801191c <HAL_DMA_IRQHandler+0xe18>)
 801181e:	4293      	cmp	r3, r2
 8011820:	d045      	beq.n	80118ae <HAL_DMA_IRQHandler+0xdaa>
 8011822:	687b      	ldr	r3, [r7, #4]
 8011824:	681b      	ldr	r3, [r3, #0]
 8011826:	4a3e      	ldr	r2, [pc, #248]	@ (8011920 <HAL_DMA_IRQHandler+0xe1c>)
 8011828:	4293      	cmp	r3, r2
 801182a:	d040      	beq.n	80118ae <HAL_DMA_IRQHandler+0xdaa>
 801182c:	687b      	ldr	r3, [r7, #4]
 801182e:	681b      	ldr	r3, [r3, #0]
 8011830:	4a3c      	ldr	r2, [pc, #240]	@ (8011924 <HAL_DMA_IRQHandler+0xe20>)
 8011832:	4293      	cmp	r3, r2
 8011834:	d03b      	beq.n	80118ae <HAL_DMA_IRQHandler+0xdaa>
 8011836:	687b      	ldr	r3, [r7, #4]
 8011838:	681b      	ldr	r3, [r3, #0]
 801183a:	4a3b      	ldr	r2, [pc, #236]	@ (8011928 <HAL_DMA_IRQHandler+0xe24>)
 801183c:	4293      	cmp	r3, r2
 801183e:	d036      	beq.n	80118ae <HAL_DMA_IRQHandler+0xdaa>
 8011840:	687b      	ldr	r3, [r7, #4]
 8011842:	681b      	ldr	r3, [r3, #0]
 8011844:	4a39      	ldr	r2, [pc, #228]	@ (801192c <HAL_DMA_IRQHandler+0xe28>)
 8011846:	4293      	cmp	r3, r2
 8011848:	d031      	beq.n	80118ae <HAL_DMA_IRQHandler+0xdaa>
 801184a:	687b      	ldr	r3, [r7, #4]
 801184c:	681b      	ldr	r3, [r3, #0]
 801184e:	4a38      	ldr	r2, [pc, #224]	@ (8011930 <HAL_DMA_IRQHandler+0xe2c>)
 8011850:	4293      	cmp	r3, r2
 8011852:	d02c      	beq.n	80118ae <HAL_DMA_IRQHandler+0xdaa>
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	681b      	ldr	r3, [r3, #0]
 8011858:	4a36      	ldr	r2, [pc, #216]	@ (8011934 <HAL_DMA_IRQHandler+0xe30>)
 801185a:	4293      	cmp	r3, r2
 801185c:	d027      	beq.n	80118ae <HAL_DMA_IRQHandler+0xdaa>
 801185e:	687b      	ldr	r3, [r7, #4]
 8011860:	681b      	ldr	r3, [r3, #0]
 8011862:	4a35      	ldr	r2, [pc, #212]	@ (8011938 <HAL_DMA_IRQHandler+0xe34>)
 8011864:	4293      	cmp	r3, r2
 8011866:	d022      	beq.n	80118ae <HAL_DMA_IRQHandler+0xdaa>
 8011868:	687b      	ldr	r3, [r7, #4]
 801186a:	681b      	ldr	r3, [r3, #0]
 801186c:	4a33      	ldr	r2, [pc, #204]	@ (801193c <HAL_DMA_IRQHandler+0xe38>)
 801186e:	4293      	cmp	r3, r2
 8011870:	d01d      	beq.n	80118ae <HAL_DMA_IRQHandler+0xdaa>
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	681b      	ldr	r3, [r3, #0]
 8011876:	4a32      	ldr	r2, [pc, #200]	@ (8011940 <HAL_DMA_IRQHandler+0xe3c>)
 8011878:	4293      	cmp	r3, r2
 801187a:	d018      	beq.n	80118ae <HAL_DMA_IRQHandler+0xdaa>
 801187c:	687b      	ldr	r3, [r7, #4]
 801187e:	681b      	ldr	r3, [r3, #0]
 8011880:	4a30      	ldr	r2, [pc, #192]	@ (8011944 <HAL_DMA_IRQHandler+0xe40>)
 8011882:	4293      	cmp	r3, r2
 8011884:	d013      	beq.n	80118ae <HAL_DMA_IRQHandler+0xdaa>
 8011886:	687b      	ldr	r3, [r7, #4]
 8011888:	681b      	ldr	r3, [r3, #0]
 801188a:	4a2f      	ldr	r2, [pc, #188]	@ (8011948 <HAL_DMA_IRQHandler+0xe44>)
 801188c:	4293      	cmp	r3, r2
 801188e:	d00e      	beq.n	80118ae <HAL_DMA_IRQHandler+0xdaa>
 8011890:	687b      	ldr	r3, [r7, #4]
 8011892:	681b      	ldr	r3, [r3, #0]
 8011894:	4a2d      	ldr	r2, [pc, #180]	@ (801194c <HAL_DMA_IRQHandler+0xe48>)
 8011896:	4293      	cmp	r3, r2
 8011898:	d009      	beq.n	80118ae <HAL_DMA_IRQHandler+0xdaa>
 801189a:	687b      	ldr	r3, [r7, #4]
 801189c:	681b      	ldr	r3, [r3, #0]
 801189e:	4a2c      	ldr	r2, [pc, #176]	@ (8011950 <HAL_DMA_IRQHandler+0xe4c>)
 80118a0:	4293      	cmp	r3, r2
 80118a2:	d004      	beq.n	80118ae <HAL_DMA_IRQHandler+0xdaa>
 80118a4:	687b      	ldr	r3, [r7, #4]
 80118a6:	681b      	ldr	r3, [r3, #0]
 80118a8:	4a2a      	ldr	r2, [pc, #168]	@ (8011954 <HAL_DMA_IRQHandler+0xe50>)
 80118aa:	4293      	cmp	r3, r2
 80118ac:	d108      	bne.n	80118c0 <HAL_DMA_IRQHandler+0xdbc>
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	681b      	ldr	r3, [r3, #0]
 80118b2:	681a      	ldr	r2, [r3, #0]
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	681b      	ldr	r3, [r3, #0]
 80118b8:	f022 021c 	bic.w	r2, r2, #28
 80118bc:	601a      	str	r2, [r3, #0]
 80118be:	e007      	b.n	80118d0 <HAL_DMA_IRQHandler+0xdcc>
 80118c0:	687b      	ldr	r3, [r7, #4]
 80118c2:	681b      	ldr	r3, [r3, #0]
 80118c4:	681a      	ldr	r2, [r3, #0]
 80118c6:	687b      	ldr	r3, [r7, #4]
 80118c8:	681b      	ldr	r3, [r3, #0]
 80118ca:	f022 020e 	bic.w	r2, r2, #14
 80118ce:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80118d0:	687b      	ldr	r3, [r7, #4]
 80118d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80118d4:	f003 031f 	and.w	r3, r3, #31
 80118d8:	2201      	movs	r2, #1
 80118da:	409a      	lsls	r2, r3
 80118dc:	69fb      	ldr	r3, [r7, #28]
 80118de:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80118e0:	687b      	ldr	r3, [r7, #4]
 80118e2:	2201      	movs	r2, #1
 80118e4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80118e6:	687b      	ldr	r3, [r7, #4]
 80118e8:	2201      	movs	r2, #1
 80118ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80118ee:	687b      	ldr	r3, [r7, #4]
 80118f0:	2200      	movs	r2, #0
 80118f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80118f6:	687b      	ldr	r3, [r7, #4]
 80118f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80118fa:	2b00      	cmp	r3, #0
 80118fc:	d009      	beq.n	8011912 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80118fe:	687b      	ldr	r3, [r7, #4]
 8011900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011902:	6878      	ldr	r0, [r7, #4]
 8011904:	4798      	blx	r3
 8011906:	e004      	b.n	8011912 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8011908:	bf00      	nop
 801190a:	e002      	b.n	8011912 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 801190c:	bf00      	nop
 801190e:	e000      	b.n	8011912 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8011910:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8011912:	3728      	adds	r7, #40	@ 0x28
 8011914:	46bd      	mov	sp, r7
 8011916:	bd80      	pop	{r7, pc}
 8011918:	40020010 	.word	0x40020010
 801191c:	40020028 	.word	0x40020028
 8011920:	40020040 	.word	0x40020040
 8011924:	40020058 	.word	0x40020058
 8011928:	40020070 	.word	0x40020070
 801192c:	40020088 	.word	0x40020088
 8011930:	400200a0 	.word	0x400200a0
 8011934:	400200b8 	.word	0x400200b8
 8011938:	40020410 	.word	0x40020410
 801193c:	40020428 	.word	0x40020428
 8011940:	40020440 	.word	0x40020440
 8011944:	40020458 	.word	0x40020458
 8011948:	40020470 	.word	0x40020470
 801194c:	40020488 	.word	0x40020488
 8011950:	400204a0 	.word	0x400204a0
 8011954:	400204b8 	.word	0x400204b8

08011958 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8011958:	b480      	push	{r7}
 801195a:	b087      	sub	sp, #28
 801195c:	af00      	add	r7, sp, #0
 801195e:	60f8      	str	r0, [r7, #12]
 8011960:	60b9      	str	r1, [r7, #8]
 8011962:	607a      	str	r2, [r7, #4]
 8011964:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8011966:	68fb      	ldr	r3, [r7, #12]
 8011968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801196a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 801196c:	68fb      	ldr	r3, [r7, #12]
 801196e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011970:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8011972:	68fb      	ldr	r3, [r7, #12]
 8011974:	681b      	ldr	r3, [r3, #0]
 8011976:	4a7f      	ldr	r2, [pc, #508]	@ (8011b74 <DMA_SetConfig+0x21c>)
 8011978:	4293      	cmp	r3, r2
 801197a:	d072      	beq.n	8011a62 <DMA_SetConfig+0x10a>
 801197c:	68fb      	ldr	r3, [r7, #12]
 801197e:	681b      	ldr	r3, [r3, #0]
 8011980:	4a7d      	ldr	r2, [pc, #500]	@ (8011b78 <DMA_SetConfig+0x220>)
 8011982:	4293      	cmp	r3, r2
 8011984:	d06d      	beq.n	8011a62 <DMA_SetConfig+0x10a>
 8011986:	68fb      	ldr	r3, [r7, #12]
 8011988:	681b      	ldr	r3, [r3, #0]
 801198a:	4a7c      	ldr	r2, [pc, #496]	@ (8011b7c <DMA_SetConfig+0x224>)
 801198c:	4293      	cmp	r3, r2
 801198e:	d068      	beq.n	8011a62 <DMA_SetConfig+0x10a>
 8011990:	68fb      	ldr	r3, [r7, #12]
 8011992:	681b      	ldr	r3, [r3, #0]
 8011994:	4a7a      	ldr	r2, [pc, #488]	@ (8011b80 <DMA_SetConfig+0x228>)
 8011996:	4293      	cmp	r3, r2
 8011998:	d063      	beq.n	8011a62 <DMA_SetConfig+0x10a>
 801199a:	68fb      	ldr	r3, [r7, #12]
 801199c:	681b      	ldr	r3, [r3, #0]
 801199e:	4a79      	ldr	r2, [pc, #484]	@ (8011b84 <DMA_SetConfig+0x22c>)
 80119a0:	4293      	cmp	r3, r2
 80119a2:	d05e      	beq.n	8011a62 <DMA_SetConfig+0x10a>
 80119a4:	68fb      	ldr	r3, [r7, #12]
 80119a6:	681b      	ldr	r3, [r3, #0]
 80119a8:	4a77      	ldr	r2, [pc, #476]	@ (8011b88 <DMA_SetConfig+0x230>)
 80119aa:	4293      	cmp	r3, r2
 80119ac:	d059      	beq.n	8011a62 <DMA_SetConfig+0x10a>
 80119ae:	68fb      	ldr	r3, [r7, #12]
 80119b0:	681b      	ldr	r3, [r3, #0]
 80119b2:	4a76      	ldr	r2, [pc, #472]	@ (8011b8c <DMA_SetConfig+0x234>)
 80119b4:	4293      	cmp	r3, r2
 80119b6:	d054      	beq.n	8011a62 <DMA_SetConfig+0x10a>
 80119b8:	68fb      	ldr	r3, [r7, #12]
 80119ba:	681b      	ldr	r3, [r3, #0]
 80119bc:	4a74      	ldr	r2, [pc, #464]	@ (8011b90 <DMA_SetConfig+0x238>)
 80119be:	4293      	cmp	r3, r2
 80119c0:	d04f      	beq.n	8011a62 <DMA_SetConfig+0x10a>
 80119c2:	68fb      	ldr	r3, [r7, #12]
 80119c4:	681b      	ldr	r3, [r3, #0]
 80119c6:	4a73      	ldr	r2, [pc, #460]	@ (8011b94 <DMA_SetConfig+0x23c>)
 80119c8:	4293      	cmp	r3, r2
 80119ca:	d04a      	beq.n	8011a62 <DMA_SetConfig+0x10a>
 80119cc:	68fb      	ldr	r3, [r7, #12]
 80119ce:	681b      	ldr	r3, [r3, #0]
 80119d0:	4a71      	ldr	r2, [pc, #452]	@ (8011b98 <DMA_SetConfig+0x240>)
 80119d2:	4293      	cmp	r3, r2
 80119d4:	d045      	beq.n	8011a62 <DMA_SetConfig+0x10a>
 80119d6:	68fb      	ldr	r3, [r7, #12]
 80119d8:	681b      	ldr	r3, [r3, #0]
 80119da:	4a70      	ldr	r2, [pc, #448]	@ (8011b9c <DMA_SetConfig+0x244>)
 80119dc:	4293      	cmp	r3, r2
 80119de:	d040      	beq.n	8011a62 <DMA_SetConfig+0x10a>
 80119e0:	68fb      	ldr	r3, [r7, #12]
 80119e2:	681b      	ldr	r3, [r3, #0]
 80119e4:	4a6e      	ldr	r2, [pc, #440]	@ (8011ba0 <DMA_SetConfig+0x248>)
 80119e6:	4293      	cmp	r3, r2
 80119e8:	d03b      	beq.n	8011a62 <DMA_SetConfig+0x10a>
 80119ea:	68fb      	ldr	r3, [r7, #12]
 80119ec:	681b      	ldr	r3, [r3, #0]
 80119ee:	4a6d      	ldr	r2, [pc, #436]	@ (8011ba4 <DMA_SetConfig+0x24c>)
 80119f0:	4293      	cmp	r3, r2
 80119f2:	d036      	beq.n	8011a62 <DMA_SetConfig+0x10a>
 80119f4:	68fb      	ldr	r3, [r7, #12]
 80119f6:	681b      	ldr	r3, [r3, #0]
 80119f8:	4a6b      	ldr	r2, [pc, #428]	@ (8011ba8 <DMA_SetConfig+0x250>)
 80119fa:	4293      	cmp	r3, r2
 80119fc:	d031      	beq.n	8011a62 <DMA_SetConfig+0x10a>
 80119fe:	68fb      	ldr	r3, [r7, #12]
 8011a00:	681b      	ldr	r3, [r3, #0]
 8011a02:	4a6a      	ldr	r2, [pc, #424]	@ (8011bac <DMA_SetConfig+0x254>)
 8011a04:	4293      	cmp	r3, r2
 8011a06:	d02c      	beq.n	8011a62 <DMA_SetConfig+0x10a>
 8011a08:	68fb      	ldr	r3, [r7, #12]
 8011a0a:	681b      	ldr	r3, [r3, #0]
 8011a0c:	4a68      	ldr	r2, [pc, #416]	@ (8011bb0 <DMA_SetConfig+0x258>)
 8011a0e:	4293      	cmp	r3, r2
 8011a10:	d027      	beq.n	8011a62 <DMA_SetConfig+0x10a>
 8011a12:	68fb      	ldr	r3, [r7, #12]
 8011a14:	681b      	ldr	r3, [r3, #0]
 8011a16:	4a67      	ldr	r2, [pc, #412]	@ (8011bb4 <DMA_SetConfig+0x25c>)
 8011a18:	4293      	cmp	r3, r2
 8011a1a:	d022      	beq.n	8011a62 <DMA_SetConfig+0x10a>
 8011a1c:	68fb      	ldr	r3, [r7, #12]
 8011a1e:	681b      	ldr	r3, [r3, #0]
 8011a20:	4a65      	ldr	r2, [pc, #404]	@ (8011bb8 <DMA_SetConfig+0x260>)
 8011a22:	4293      	cmp	r3, r2
 8011a24:	d01d      	beq.n	8011a62 <DMA_SetConfig+0x10a>
 8011a26:	68fb      	ldr	r3, [r7, #12]
 8011a28:	681b      	ldr	r3, [r3, #0]
 8011a2a:	4a64      	ldr	r2, [pc, #400]	@ (8011bbc <DMA_SetConfig+0x264>)
 8011a2c:	4293      	cmp	r3, r2
 8011a2e:	d018      	beq.n	8011a62 <DMA_SetConfig+0x10a>
 8011a30:	68fb      	ldr	r3, [r7, #12]
 8011a32:	681b      	ldr	r3, [r3, #0]
 8011a34:	4a62      	ldr	r2, [pc, #392]	@ (8011bc0 <DMA_SetConfig+0x268>)
 8011a36:	4293      	cmp	r3, r2
 8011a38:	d013      	beq.n	8011a62 <DMA_SetConfig+0x10a>
 8011a3a:	68fb      	ldr	r3, [r7, #12]
 8011a3c:	681b      	ldr	r3, [r3, #0]
 8011a3e:	4a61      	ldr	r2, [pc, #388]	@ (8011bc4 <DMA_SetConfig+0x26c>)
 8011a40:	4293      	cmp	r3, r2
 8011a42:	d00e      	beq.n	8011a62 <DMA_SetConfig+0x10a>
 8011a44:	68fb      	ldr	r3, [r7, #12]
 8011a46:	681b      	ldr	r3, [r3, #0]
 8011a48:	4a5f      	ldr	r2, [pc, #380]	@ (8011bc8 <DMA_SetConfig+0x270>)
 8011a4a:	4293      	cmp	r3, r2
 8011a4c:	d009      	beq.n	8011a62 <DMA_SetConfig+0x10a>
 8011a4e:	68fb      	ldr	r3, [r7, #12]
 8011a50:	681b      	ldr	r3, [r3, #0]
 8011a52:	4a5e      	ldr	r2, [pc, #376]	@ (8011bcc <DMA_SetConfig+0x274>)
 8011a54:	4293      	cmp	r3, r2
 8011a56:	d004      	beq.n	8011a62 <DMA_SetConfig+0x10a>
 8011a58:	68fb      	ldr	r3, [r7, #12]
 8011a5a:	681b      	ldr	r3, [r3, #0]
 8011a5c:	4a5c      	ldr	r2, [pc, #368]	@ (8011bd0 <DMA_SetConfig+0x278>)
 8011a5e:	4293      	cmp	r3, r2
 8011a60:	d101      	bne.n	8011a66 <DMA_SetConfig+0x10e>
 8011a62:	2301      	movs	r3, #1
 8011a64:	e000      	b.n	8011a68 <DMA_SetConfig+0x110>
 8011a66:	2300      	movs	r3, #0
 8011a68:	2b00      	cmp	r3, #0
 8011a6a:	d00d      	beq.n	8011a88 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8011a6c:	68fb      	ldr	r3, [r7, #12]
 8011a6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011a70:	68fa      	ldr	r2, [r7, #12]
 8011a72:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8011a74:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8011a76:	68fb      	ldr	r3, [r7, #12]
 8011a78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011a7a:	2b00      	cmp	r3, #0
 8011a7c:	d004      	beq.n	8011a88 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8011a7e:	68fb      	ldr	r3, [r7, #12]
 8011a80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011a82:	68fa      	ldr	r2, [r7, #12]
 8011a84:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8011a86:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8011a88:	68fb      	ldr	r3, [r7, #12]
 8011a8a:	681b      	ldr	r3, [r3, #0]
 8011a8c:	4a39      	ldr	r2, [pc, #228]	@ (8011b74 <DMA_SetConfig+0x21c>)
 8011a8e:	4293      	cmp	r3, r2
 8011a90:	d04a      	beq.n	8011b28 <DMA_SetConfig+0x1d0>
 8011a92:	68fb      	ldr	r3, [r7, #12]
 8011a94:	681b      	ldr	r3, [r3, #0]
 8011a96:	4a38      	ldr	r2, [pc, #224]	@ (8011b78 <DMA_SetConfig+0x220>)
 8011a98:	4293      	cmp	r3, r2
 8011a9a:	d045      	beq.n	8011b28 <DMA_SetConfig+0x1d0>
 8011a9c:	68fb      	ldr	r3, [r7, #12]
 8011a9e:	681b      	ldr	r3, [r3, #0]
 8011aa0:	4a36      	ldr	r2, [pc, #216]	@ (8011b7c <DMA_SetConfig+0x224>)
 8011aa2:	4293      	cmp	r3, r2
 8011aa4:	d040      	beq.n	8011b28 <DMA_SetConfig+0x1d0>
 8011aa6:	68fb      	ldr	r3, [r7, #12]
 8011aa8:	681b      	ldr	r3, [r3, #0]
 8011aaa:	4a35      	ldr	r2, [pc, #212]	@ (8011b80 <DMA_SetConfig+0x228>)
 8011aac:	4293      	cmp	r3, r2
 8011aae:	d03b      	beq.n	8011b28 <DMA_SetConfig+0x1d0>
 8011ab0:	68fb      	ldr	r3, [r7, #12]
 8011ab2:	681b      	ldr	r3, [r3, #0]
 8011ab4:	4a33      	ldr	r2, [pc, #204]	@ (8011b84 <DMA_SetConfig+0x22c>)
 8011ab6:	4293      	cmp	r3, r2
 8011ab8:	d036      	beq.n	8011b28 <DMA_SetConfig+0x1d0>
 8011aba:	68fb      	ldr	r3, [r7, #12]
 8011abc:	681b      	ldr	r3, [r3, #0]
 8011abe:	4a32      	ldr	r2, [pc, #200]	@ (8011b88 <DMA_SetConfig+0x230>)
 8011ac0:	4293      	cmp	r3, r2
 8011ac2:	d031      	beq.n	8011b28 <DMA_SetConfig+0x1d0>
 8011ac4:	68fb      	ldr	r3, [r7, #12]
 8011ac6:	681b      	ldr	r3, [r3, #0]
 8011ac8:	4a30      	ldr	r2, [pc, #192]	@ (8011b8c <DMA_SetConfig+0x234>)
 8011aca:	4293      	cmp	r3, r2
 8011acc:	d02c      	beq.n	8011b28 <DMA_SetConfig+0x1d0>
 8011ace:	68fb      	ldr	r3, [r7, #12]
 8011ad0:	681b      	ldr	r3, [r3, #0]
 8011ad2:	4a2f      	ldr	r2, [pc, #188]	@ (8011b90 <DMA_SetConfig+0x238>)
 8011ad4:	4293      	cmp	r3, r2
 8011ad6:	d027      	beq.n	8011b28 <DMA_SetConfig+0x1d0>
 8011ad8:	68fb      	ldr	r3, [r7, #12]
 8011ada:	681b      	ldr	r3, [r3, #0]
 8011adc:	4a2d      	ldr	r2, [pc, #180]	@ (8011b94 <DMA_SetConfig+0x23c>)
 8011ade:	4293      	cmp	r3, r2
 8011ae0:	d022      	beq.n	8011b28 <DMA_SetConfig+0x1d0>
 8011ae2:	68fb      	ldr	r3, [r7, #12]
 8011ae4:	681b      	ldr	r3, [r3, #0]
 8011ae6:	4a2c      	ldr	r2, [pc, #176]	@ (8011b98 <DMA_SetConfig+0x240>)
 8011ae8:	4293      	cmp	r3, r2
 8011aea:	d01d      	beq.n	8011b28 <DMA_SetConfig+0x1d0>
 8011aec:	68fb      	ldr	r3, [r7, #12]
 8011aee:	681b      	ldr	r3, [r3, #0]
 8011af0:	4a2a      	ldr	r2, [pc, #168]	@ (8011b9c <DMA_SetConfig+0x244>)
 8011af2:	4293      	cmp	r3, r2
 8011af4:	d018      	beq.n	8011b28 <DMA_SetConfig+0x1d0>
 8011af6:	68fb      	ldr	r3, [r7, #12]
 8011af8:	681b      	ldr	r3, [r3, #0]
 8011afa:	4a29      	ldr	r2, [pc, #164]	@ (8011ba0 <DMA_SetConfig+0x248>)
 8011afc:	4293      	cmp	r3, r2
 8011afe:	d013      	beq.n	8011b28 <DMA_SetConfig+0x1d0>
 8011b00:	68fb      	ldr	r3, [r7, #12]
 8011b02:	681b      	ldr	r3, [r3, #0]
 8011b04:	4a27      	ldr	r2, [pc, #156]	@ (8011ba4 <DMA_SetConfig+0x24c>)
 8011b06:	4293      	cmp	r3, r2
 8011b08:	d00e      	beq.n	8011b28 <DMA_SetConfig+0x1d0>
 8011b0a:	68fb      	ldr	r3, [r7, #12]
 8011b0c:	681b      	ldr	r3, [r3, #0]
 8011b0e:	4a26      	ldr	r2, [pc, #152]	@ (8011ba8 <DMA_SetConfig+0x250>)
 8011b10:	4293      	cmp	r3, r2
 8011b12:	d009      	beq.n	8011b28 <DMA_SetConfig+0x1d0>
 8011b14:	68fb      	ldr	r3, [r7, #12]
 8011b16:	681b      	ldr	r3, [r3, #0]
 8011b18:	4a24      	ldr	r2, [pc, #144]	@ (8011bac <DMA_SetConfig+0x254>)
 8011b1a:	4293      	cmp	r3, r2
 8011b1c:	d004      	beq.n	8011b28 <DMA_SetConfig+0x1d0>
 8011b1e:	68fb      	ldr	r3, [r7, #12]
 8011b20:	681b      	ldr	r3, [r3, #0]
 8011b22:	4a23      	ldr	r2, [pc, #140]	@ (8011bb0 <DMA_SetConfig+0x258>)
 8011b24:	4293      	cmp	r3, r2
 8011b26:	d101      	bne.n	8011b2c <DMA_SetConfig+0x1d4>
 8011b28:	2301      	movs	r3, #1
 8011b2a:	e000      	b.n	8011b2e <DMA_SetConfig+0x1d6>
 8011b2c:	2300      	movs	r3, #0
 8011b2e:	2b00      	cmp	r3, #0
 8011b30:	d059      	beq.n	8011be6 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8011b32:	68fb      	ldr	r3, [r7, #12]
 8011b34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011b36:	f003 031f 	and.w	r3, r3, #31
 8011b3a:	223f      	movs	r2, #63	@ 0x3f
 8011b3c:	409a      	lsls	r2, r3
 8011b3e:	697b      	ldr	r3, [r7, #20]
 8011b40:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8011b42:	68fb      	ldr	r3, [r7, #12]
 8011b44:	681b      	ldr	r3, [r3, #0]
 8011b46:	681a      	ldr	r2, [r3, #0]
 8011b48:	68fb      	ldr	r3, [r7, #12]
 8011b4a:	681b      	ldr	r3, [r3, #0]
 8011b4c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8011b50:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8011b52:	68fb      	ldr	r3, [r7, #12]
 8011b54:	681b      	ldr	r3, [r3, #0]
 8011b56:	683a      	ldr	r2, [r7, #0]
 8011b58:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8011b5a:	68fb      	ldr	r3, [r7, #12]
 8011b5c:	689b      	ldr	r3, [r3, #8]
 8011b5e:	2b40      	cmp	r3, #64	@ 0x40
 8011b60:	d138      	bne.n	8011bd4 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8011b62:	68fb      	ldr	r3, [r7, #12]
 8011b64:	681b      	ldr	r3, [r3, #0]
 8011b66:	687a      	ldr	r2, [r7, #4]
 8011b68:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8011b6a:	68fb      	ldr	r3, [r7, #12]
 8011b6c:	681b      	ldr	r3, [r3, #0]
 8011b6e:	68ba      	ldr	r2, [r7, #8]
 8011b70:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8011b72:	e086      	b.n	8011c82 <DMA_SetConfig+0x32a>
 8011b74:	40020010 	.word	0x40020010
 8011b78:	40020028 	.word	0x40020028
 8011b7c:	40020040 	.word	0x40020040
 8011b80:	40020058 	.word	0x40020058
 8011b84:	40020070 	.word	0x40020070
 8011b88:	40020088 	.word	0x40020088
 8011b8c:	400200a0 	.word	0x400200a0
 8011b90:	400200b8 	.word	0x400200b8
 8011b94:	40020410 	.word	0x40020410
 8011b98:	40020428 	.word	0x40020428
 8011b9c:	40020440 	.word	0x40020440
 8011ba0:	40020458 	.word	0x40020458
 8011ba4:	40020470 	.word	0x40020470
 8011ba8:	40020488 	.word	0x40020488
 8011bac:	400204a0 	.word	0x400204a0
 8011bb0:	400204b8 	.word	0x400204b8
 8011bb4:	58025408 	.word	0x58025408
 8011bb8:	5802541c 	.word	0x5802541c
 8011bbc:	58025430 	.word	0x58025430
 8011bc0:	58025444 	.word	0x58025444
 8011bc4:	58025458 	.word	0x58025458
 8011bc8:	5802546c 	.word	0x5802546c
 8011bcc:	58025480 	.word	0x58025480
 8011bd0:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8011bd4:	68fb      	ldr	r3, [r7, #12]
 8011bd6:	681b      	ldr	r3, [r3, #0]
 8011bd8:	68ba      	ldr	r2, [r7, #8]
 8011bda:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8011bdc:	68fb      	ldr	r3, [r7, #12]
 8011bde:	681b      	ldr	r3, [r3, #0]
 8011be0:	687a      	ldr	r2, [r7, #4]
 8011be2:	60da      	str	r2, [r3, #12]
}
 8011be4:	e04d      	b.n	8011c82 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8011be6:	68fb      	ldr	r3, [r7, #12]
 8011be8:	681b      	ldr	r3, [r3, #0]
 8011bea:	4a29      	ldr	r2, [pc, #164]	@ (8011c90 <DMA_SetConfig+0x338>)
 8011bec:	4293      	cmp	r3, r2
 8011bee:	d022      	beq.n	8011c36 <DMA_SetConfig+0x2de>
 8011bf0:	68fb      	ldr	r3, [r7, #12]
 8011bf2:	681b      	ldr	r3, [r3, #0]
 8011bf4:	4a27      	ldr	r2, [pc, #156]	@ (8011c94 <DMA_SetConfig+0x33c>)
 8011bf6:	4293      	cmp	r3, r2
 8011bf8:	d01d      	beq.n	8011c36 <DMA_SetConfig+0x2de>
 8011bfa:	68fb      	ldr	r3, [r7, #12]
 8011bfc:	681b      	ldr	r3, [r3, #0]
 8011bfe:	4a26      	ldr	r2, [pc, #152]	@ (8011c98 <DMA_SetConfig+0x340>)
 8011c00:	4293      	cmp	r3, r2
 8011c02:	d018      	beq.n	8011c36 <DMA_SetConfig+0x2de>
 8011c04:	68fb      	ldr	r3, [r7, #12]
 8011c06:	681b      	ldr	r3, [r3, #0]
 8011c08:	4a24      	ldr	r2, [pc, #144]	@ (8011c9c <DMA_SetConfig+0x344>)
 8011c0a:	4293      	cmp	r3, r2
 8011c0c:	d013      	beq.n	8011c36 <DMA_SetConfig+0x2de>
 8011c0e:	68fb      	ldr	r3, [r7, #12]
 8011c10:	681b      	ldr	r3, [r3, #0]
 8011c12:	4a23      	ldr	r2, [pc, #140]	@ (8011ca0 <DMA_SetConfig+0x348>)
 8011c14:	4293      	cmp	r3, r2
 8011c16:	d00e      	beq.n	8011c36 <DMA_SetConfig+0x2de>
 8011c18:	68fb      	ldr	r3, [r7, #12]
 8011c1a:	681b      	ldr	r3, [r3, #0]
 8011c1c:	4a21      	ldr	r2, [pc, #132]	@ (8011ca4 <DMA_SetConfig+0x34c>)
 8011c1e:	4293      	cmp	r3, r2
 8011c20:	d009      	beq.n	8011c36 <DMA_SetConfig+0x2de>
 8011c22:	68fb      	ldr	r3, [r7, #12]
 8011c24:	681b      	ldr	r3, [r3, #0]
 8011c26:	4a20      	ldr	r2, [pc, #128]	@ (8011ca8 <DMA_SetConfig+0x350>)
 8011c28:	4293      	cmp	r3, r2
 8011c2a:	d004      	beq.n	8011c36 <DMA_SetConfig+0x2de>
 8011c2c:	68fb      	ldr	r3, [r7, #12]
 8011c2e:	681b      	ldr	r3, [r3, #0]
 8011c30:	4a1e      	ldr	r2, [pc, #120]	@ (8011cac <DMA_SetConfig+0x354>)
 8011c32:	4293      	cmp	r3, r2
 8011c34:	d101      	bne.n	8011c3a <DMA_SetConfig+0x2e2>
 8011c36:	2301      	movs	r3, #1
 8011c38:	e000      	b.n	8011c3c <DMA_SetConfig+0x2e4>
 8011c3a:	2300      	movs	r3, #0
 8011c3c:	2b00      	cmp	r3, #0
 8011c3e:	d020      	beq.n	8011c82 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8011c40:	68fb      	ldr	r3, [r7, #12]
 8011c42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011c44:	f003 031f 	and.w	r3, r3, #31
 8011c48:	2201      	movs	r2, #1
 8011c4a:	409a      	lsls	r2, r3
 8011c4c:	693b      	ldr	r3, [r7, #16]
 8011c4e:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8011c50:	68fb      	ldr	r3, [r7, #12]
 8011c52:	681b      	ldr	r3, [r3, #0]
 8011c54:	683a      	ldr	r2, [r7, #0]
 8011c56:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8011c58:	68fb      	ldr	r3, [r7, #12]
 8011c5a:	689b      	ldr	r3, [r3, #8]
 8011c5c:	2b40      	cmp	r3, #64	@ 0x40
 8011c5e:	d108      	bne.n	8011c72 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8011c60:	68fb      	ldr	r3, [r7, #12]
 8011c62:	681b      	ldr	r3, [r3, #0]
 8011c64:	687a      	ldr	r2, [r7, #4]
 8011c66:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8011c68:	68fb      	ldr	r3, [r7, #12]
 8011c6a:	681b      	ldr	r3, [r3, #0]
 8011c6c:	68ba      	ldr	r2, [r7, #8]
 8011c6e:	60da      	str	r2, [r3, #12]
}
 8011c70:	e007      	b.n	8011c82 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8011c72:	68fb      	ldr	r3, [r7, #12]
 8011c74:	681b      	ldr	r3, [r3, #0]
 8011c76:	68ba      	ldr	r2, [r7, #8]
 8011c78:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8011c7a:	68fb      	ldr	r3, [r7, #12]
 8011c7c:	681b      	ldr	r3, [r3, #0]
 8011c7e:	687a      	ldr	r2, [r7, #4]
 8011c80:	60da      	str	r2, [r3, #12]
}
 8011c82:	bf00      	nop
 8011c84:	371c      	adds	r7, #28
 8011c86:	46bd      	mov	sp, r7
 8011c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c8c:	4770      	bx	lr
 8011c8e:	bf00      	nop
 8011c90:	58025408 	.word	0x58025408
 8011c94:	5802541c 	.word	0x5802541c
 8011c98:	58025430 	.word	0x58025430
 8011c9c:	58025444 	.word	0x58025444
 8011ca0:	58025458 	.word	0x58025458
 8011ca4:	5802546c 	.word	0x5802546c
 8011ca8:	58025480 	.word	0x58025480
 8011cac:	58025494 	.word	0x58025494

08011cb0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8011cb0:	b480      	push	{r7}
 8011cb2:	b085      	sub	sp, #20
 8011cb4:	af00      	add	r7, sp, #0
 8011cb6:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8011cb8:	687b      	ldr	r3, [r7, #4]
 8011cba:	681b      	ldr	r3, [r3, #0]
 8011cbc:	4a42      	ldr	r2, [pc, #264]	@ (8011dc8 <DMA_CalcBaseAndBitshift+0x118>)
 8011cbe:	4293      	cmp	r3, r2
 8011cc0:	d04a      	beq.n	8011d58 <DMA_CalcBaseAndBitshift+0xa8>
 8011cc2:	687b      	ldr	r3, [r7, #4]
 8011cc4:	681b      	ldr	r3, [r3, #0]
 8011cc6:	4a41      	ldr	r2, [pc, #260]	@ (8011dcc <DMA_CalcBaseAndBitshift+0x11c>)
 8011cc8:	4293      	cmp	r3, r2
 8011cca:	d045      	beq.n	8011d58 <DMA_CalcBaseAndBitshift+0xa8>
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	681b      	ldr	r3, [r3, #0]
 8011cd0:	4a3f      	ldr	r2, [pc, #252]	@ (8011dd0 <DMA_CalcBaseAndBitshift+0x120>)
 8011cd2:	4293      	cmp	r3, r2
 8011cd4:	d040      	beq.n	8011d58 <DMA_CalcBaseAndBitshift+0xa8>
 8011cd6:	687b      	ldr	r3, [r7, #4]
 8011cd8:	681b      	ldr	r3, [r3, #0]
 8011cda:	4a3e      	ldr	r2, [pc, #248]	@ (8011dd4 <DMA_CalcBaseAndBitshift+0x124>)
 8011cdc:	4293      	cmp	r3, r2
 8011cde:	d03b      	beq.n	8011d58 <DMA_CalcBaseAndBitshift+0xa8>
 8011ce0:	687b      	ldr	r3, [r7, #4]
 8011ce2:	681b      	ldr	r3, [r3, #0]
 8011ce4:	4a3c      	ldr	r2, [pc, #240]	@ (8011dd8 <DMA_CalcBaseAndBitshift+0x128>)
 8011ce6:	4293      	cmp	r3, r2
 8011ce8:	d036      	beq.n	8011d58 <DMA_CalcBaseAndBitshift+0xa8>
 8011cea:	687b      	ldr	r3, [r7, #4]
 8011cec:	681b      	ldr	r3, [r3, #0]
 8011cee:	4a3b      	ldr	r2, [pc, #236]	@ (8011ddc <DMA_CalcBaseAndBitshift+0x12c>)
 8011cf0:	4293      	cmp	r3, r2
 8011cf2:	d031      	beq.n	8011d58 <DMA_CalcBaseAndBitshift+0xa8>
 8011cf4:	687b      	ldr	r3, [r7, #4]
 8011cf6:	681b      	ldr	r3, [r3, #0]
 8011cf8:	4a39      	ldr	r2, [pc, #228]	@ (8011de0 <DMA_CalcBaseAndBitshift+0x130>)
 8011cfa:	4293      	cmp	r3, r2
 8011cfc:	d02c      	beq.n	8011d58 <DMA_CalcBaseAndBitshift+0xa8>
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	681b      	ldr	r3, [r3, #0]
 8011d02:	4a38      	ldr	r2, [pc, #224]	@ (8011de4 <DMA_CalcBaseAndBitshift+0x134>)
 8011d04:	4293      	cmp	r3, r2
 8011d06:	d027      	beq.n	8011d58 <DMA_CalcBaseAndBitshift+0xa8>
 8011d08:	687b      	ldr	r3, [r7, #4]
 8011d0a:	681b      	ldr	r3, [r3, #0]
 8011d0c:	4a36      	ldr	r2, [pc, #216]	@ (8011de8 <DMA_CalcBaseAndBitshift+0x138>)
 8011d0e:	4293      	cmp	r3, r2
 8011d10:	d022      	beq.n	8011d58 <DMA_CalcBaseAndBitshift+0xa8>
 8011d12:	687b      	ldr	r3, [r7, #4]
 8011d14:	681b      	ldr	r3, [r3, #0]
 8011d16:	4a35      	ldr	r2, [pc, #212]	@ (8011dec <DMA_CalcBaseAndBitshift+0x13c>)
 8011d18:	4293      	cmp	r3, r2
 8011d1a:	d01d      	beq.n	8011d58 <DMA_CalcBaseAndBitshift+0xa8>
 8011d1c:	687b      	ldr	r3, [r7, #4]
 8011d1e:	681b      	ldr	r3, [r3, #0]
 8011d20:	4a33      	ldr	r2, [pc, #204]	@ (8011df0 <DMA_CalcBaseAndBitshift+0x140>)
 8011d22:	4293      	cmp	r3, r2
 8011d24:	d018      	beq.n	8011d58 <DMA_CalcBaseAndBitshift+0xa8>
 8011d26:	687b      	ldr	r3, [r7, #4]
 8011d28:	681b      	ldr	r3, [r3, #0]
 8011d2a:	4a32      	ldr	r2, [pc, #200]	@ (8011df4 <DMA_CalcBaseAndBitshift+0x144>)
 8011d2c:	4293      	cmp	r3, r2
 8011d2e:	d013      	beq.n	8011d58 <DMA_CalcBaseAndBitshift+0xa8>
 8011d30:	687b      	ldr	r3, [r7, #4]
 8011d32:	681b      	ldr	r3, [r3, #0]
 8011d34:	4a30      	ldr	r2, [pc, #192]	@ (8011df8 <DMA_CalcBaseAndBitshift+0x148>)
 8011d36:	4293      	cmp	r3, r2
 8011d38:	d00e      	beq.n	8011d58 <DMA_CalcBaseAndBitshift+0xa8>
 8011d3a:	687b      	ldr	r3, [r7, #4]
 8011d3c:	681b      	ldr	r3, [r3, #0]
 8011d3e:	4a2f      	ldr	r2, [pc, #188]	@ (8011dfc <DMA_CalcBaseAndBitshift+0x14c>)
 8011d40:	4293      	cmp	r3, r2
 8011d42:	d009      	beq.n	8011d58 <DMA_CalcBaseAndBitshift+0xa8>
 8011d44:	687b      	ldr	r3, [r7, #4]
 8011d46:	681b      	ldr	r3, [r3, #0]
 8011d48:	4a2d      	ldr	r2, [pc, #180]	@ (8011e00 <DMA_CalcBaseAndBitshift+0x150>)
 8011d4a:	4293      	cmp	r3, r2
 8011d4c:	d004      	beq.n	8011d58 <DMA_CalcBaseAndBitshift+0xa8>
 8011d4e:	687b      	ldr	r3, [r7, #4]
 8011d50:	681b      	ldr	r3, [r3, #0]
 8011d52:	4a2c      	ldr	r2, [pc, #176]	@ (8011e04 <DMA_CalcBaseAndBitshift+0x154>)
 8011d54:	4293      	cmp	r3, r2
 8011d56:	d101      	bne.n	8011d5c <DMA_CalcBaseAndBitshift+0xac>
 8011d58:	2301      	movs	r3, #1
 8011d5a:	e000      	b.n	8011d5e <DMA_CalcBaseAndBitshift+0xae>
 8011d5c:	2300      	movs	r3, #0
 8011d5e:	2b00      	cmp	r3, #0
 8011d60:	d024      	beq.n	8011dac <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8011d62:	687b      	ldr	r3, [r7, #4]
 8011d64:	681b      	ldr	r3, [r3, #0]
 8011d66:	b2db      	uxtb	r3, r3
 8011d68:	3b10      	subs	r3, #16
 8011d6a:	4a27      	ldr	r2, [pc, #156]	@ (8011e08 <DMA_CalcBaseAndBitshift+0x158>)
 8011d6c:	fba2 2303 	umull	r2, r3, r2, r3
 8011d70:	091b      	lsrs	r3, r3, #4
 8011d72:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8011d74:	68fb      	ldr	r3, [r7, #12]
 8011d76:	f003 0307 	and.w	r3, r3, #7
 8011d7a:	4a24      	ldr	r2, [pc, #144]	@ (8011e0c <DMA_CalcBaseAndBitshift+0x15c>)
 8011d7c:	5cd3      	ldrb	r3, [r2, r3]
 8011d7e:	461a      	mov	r2, r3
 8011d80:	687b      	ldr	r3, [r7, #4]
 8011d82:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8011d84:	68fb      	ldr	r3, [r7, #12]
 8011d86:	2b03      	cmp	r3, #3
 8011d88:	d908      	bls.n	8011d9c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8011d8a:	687b      	ldr	r3, [r7, #4]
 8011d8c:	681b      	ldr	r3, [r3, #0]
 8011d8e:	461a      	mov	r2, r3
 8011d90:	4b1f      	ldr	r3, [pc, #124]	@ (8011e10 <DMA_CalcBaseAndBitshift+0x160>)
 8011d92:	4013      	ands	r3, r2
 8011d94:	1d1a      	adds	r2, r3, #4
 8011d96:	687b      	ldr	r3, [r7, #4]
 8011d98:	659a      	str	r2, [r3, #88]	@ 0x58
 8011d9a:	e00d      	b.n	8011db8 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8011d9c:	687b      	ldr	r3, [r7, #4]
 8011d9e:	681b      	ldr	r3, [r3, #0]
 8011da0:	461a      	mov	r2, r3
 8011da2:	4b1b      	ldr	r3, [pc, #108]	@ (8011e10 <DMA_CalcBaseAndBitshift+0x160>)
 8011da4:	4013      	ands	r3, r2
 8011da6:	687a      	ldr	r2, [r7, #4]
 8011da8:	6593      	str	r3, [r2, #88]	@ 0x58
 8011daa:	e005      	b.n	8011db8 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8011dac:	687b      	ldr	r3, [r7, #4]
 8011dae:	681b      	ldr	r3, [r3, #0]
 8011db0:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8011db4:	687b      	ldr	r3, [r7, #4]
 8011db6:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8011db8:	687b      	ldr	r3, [r7, #4]
 8011dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8011dbc:	4618      	mov	r0, r3
 8011dbe:	3714      	adds	r7, #20
 8011dc0:	46bd      	mov	sp, r7
 8011dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dc6:	4770      	bx	lr
 8011dc8:	40020010 	.word	0x40020010
 8011dcc:	40020028 	.word	0x40020028
 8011dd0:	40020040 	.word	0x40020040
 8011dd4:	40020058 	.word	0x40020058
 8011dd8:	40020070 	.word	0x40020070
 8011ddc:	40020088 	.word	0x40020088
 8011de0:	400200a0 	.word	0x400200a0
 8011de4:	400200b8 	.word	0x400200b8
 8011de8:	40020410 	.word	0x40020410
 8011dec:	40020428 	.word	0x40020428
 8011df0:	40020440 	.word	0x40020440
 8011df4:	40020458 	.word	0x40020458
 8011df8:	40020470 	.word	0x40020470
 8011dfc:	40020488 	.word	0x40020488
 8011e00:	400204a0 	.word	0x400204a0
 8011e04:	400204b8 	.word	0x400204b8
 8011e08:	aaaaaaab 	.word	0xaaaaaaab
 8011e0c:	08022c3c 	.word	0x08022c3c
 8011e10:	fffffc00 	.word	0xfffffc00

08011e14 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8011e14:	b480      	push	{r7}
 8011e16:	b085      	sub	sp, #20
 8011e18:	af00      	add	r7, sp, #0
 8011e1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8011e1c:	2300      	movs	r3, #0
 8011e1e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8011e20:	687b      	ldr	r3, [r7, #4]
 8011e22:	699b      	ldr	r3, [r3, #24]
 8011e24:	2b00      	cmp	r3, #0
 8011e26:	d120      	bne.n	8011e6a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8011e28:	687b      	ldr	r3, [r7, #4]
 8011e2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011e2c:	2b03      	cmp	r3, #3
 8011e2e:	d858      	bhi.n	8011ee2 <DMA_CheckFifoParam+0xce>
 8011e30:	a201      	add	r2, pc, #4	@ (adr r2, 8011e38 <DMA_CheckFifoParam+0x24>)
 8011e32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011e36:	bf00      	nop
 8011e38:	08011e49 	.word	0x08011e49
 8011e3c:	08011e5b 	.word	0x08011e5b
 8011e40:	08011e49 	.word	0x08011e49
 8011e44:	08011ee3 	.word	0x08011ee3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8011e48:	687b      	ldr	r3, [r7, #4]
 8011e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011e4c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8011e50:	2b00      	cmp	r3, #0
 8011e52:	d048      	beq.n	8011ee6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8011e54:	2301      	movs	r3, #1
 8011e56:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8011e58:	e045      	b.n	8011ee6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8011e5a:	687b      	ldr	r3, [r7, #4]
 8011e5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011e5e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8011e62:	d142      	bne.n	8011eea <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8011e64:	2301      	movs	r3, #1
 8011e66:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8011e68:	e03f      	b.n	8011eea <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8011e6a:	687b      	ldr	r3, [r7, #4]
 8011e6c:	699b      	ldr	r3, [r3, #24]
 8011e6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8011e72:	d123      	bne.n	8011ebc <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8011e74:	687b      	ldr	r3, [r7, #4]
 8011e76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011e78:	2b03      	cmp	r3, #3
 8011e7a:	d838      	bhi.n	8011eee <DMA_CheckFifoParam+0xda>
 8011e7c:	a201      	add	r2, pc, #4	@ (adr r2, 8011e84 <DMA_CheckFifoParam+0x70>)
 8011e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011e82:	bf00      	nop
 8011e84:	08011e95 	.word	0x08011e95
 8011e88:	08011e9b 	.word	0x08011e9b
 8011e8c:	08011e95 	.word	0x08011e95
 8011e90:	08011ead 	.word	0x08011ead
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8011e94:	2301      	movs	r3, #1
 8011e96:	73fb      	strb	r3, [r7, #15]
        break;
 8011e98:	e030      	b.n	8011efc <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8011e9a:	687b      	ldr	r3, [r7, #4]
 8011e9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011e9e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8011ea2:	2b00      	cmp	r3, #0
 8011ea4:	d025      	beq.n	8011ef2 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8011ea6:	2301      	movs	r3, #1
 8011ea8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8011eaa:	e022      	b.n	8011ef2 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8011eac:	687b      	ldr	r3, [r7, #4]
 8011eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011eb0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8011eb4:	d11f      	bne.n	8011ef6 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8011eb6:	2301      	movs	r3, #1
 8011eb8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8011eba:	e01c      	b.n	8011ef6 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8011ebc:	687b      	ldr	r3, [r7, #4]
 8011ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011ec0:	2b02      	cmp	r3, #2
 8011ec2:	d902      	bls.n	8011eca <DMA_CheckFifoParam+0xb6>
 8011ec4:	2b03      	cmp	r3, #3
 8011ec6:	d003      	beq.n	8011ed0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8011ec8:	e018      	b.n	8011efc <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8011eca:	2301      	movs	r3, #1
 8011ecc:	73fb      	strb	r3, [r7, #15]
        break;
 8011ece:	e015      	b.n	8011efc <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ed4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8011ed8:	2b00      	cmp	r3, #0
 8011eda:	d00e      	beq.n	8011efa <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8011edc:	2301      	movs	r3, #1
 8011ede:	73fb      	strb	r3, [r7, #15]
    break;
 8011ee0:	e00b      	b.n	8011efa <DMA_CheckFifoParam+0xe6>
        break;
 8011ee2:	bf00      	nop
 8011ee4:	e00a      	b.n	8011efc <DMA_CheckFifoParam+0xe8>
        break;
 8011ee6:	bf00      	nop
 8011ee8:	e008      	b.n	8011efc <DMA_CheckFifoParam+0xe8>
        break;
 8011eea:	bf00      	nop
 8011eec:	e006      	b.n	8011efc <DMA_CheckFifoParam+0xe8>
        break;
 8011eee:	bf00      	nop
 8011ef0:	e004      	b.n	8011efc <DMA_CheckFifoParam+0xe8>
        break;
 8011ef2:	bf00      	nop
 8011ef4:	e002      	b.n	8011efc <DMA_CheckFifoParam+0xe8>
        break;
 8011ef6:	bf00      	nop
 8011ef8:	e000      	b.n	8011efc <DMA_CheckFifoParam+0xe8>
    break;
 8011efa:	bf00      	nop
    }
  }

  return status;
 8011efc:	7bfb      	ldrb	r3, [r7, #15]
}
 8011efe:	4618      	mov	r0, r3
 8011f00:	3714      	adds	r7, #20
 8011f02:	46bd      	mov	sp, r7
 8011f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f08:	4770      	bx	lr
 8011f0a:	bf00      	nop

08011f0c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8011f0c:	b480      	push	{r7}
 8011f0e:	b085      	sub	sp, #20
 8011f10:	af00      	add	r7, sp, #0
 8011f12:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8011f14:	687b      	ldr	r3, [r7, #4]
 8011f16:	681b      	ldr	r3, [r3, #0]
 8011f18:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8011f1a:	687b      	ldr	r3, [r7, #4]
 8011f1c:	681b      	ldr	r3, [r3, #0]
 8011f1e:	4a38      	ldr	r2, [pc, #224]	@ (8012000 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8011f20:	4293      	cmp	r3, r2
 8011f22:	d022      	beq.n	8011f6a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8011f24:	687b      	ldr	r3, [r7, #4]
 8011f26:	681b      	ldr	r3, [r3, #0]
 8011f28:	4a36      	ldr	r2, [pc, #216]	@ (8012004 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8011f2a:	4293      	cmp	r3, r2
 8011f2c:	d01d      	beq.n	8011f6a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8011f2e:	687b      	ldr	r3, [r7, #4]
 8011f30:	681b      	ldr	r3, [r3, #0]
 8011f32:	4a35      	ldr	r2, [pc, #212]	@ (8012008 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8011f34:	4293      	cmp	r3, r2
 8011f36:	d018      	beq.n	8011f6a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8011f38:	687b      	ldr	r3, [r7, #4]
 8011f3a:	681b      	ldr	r3, [r3, #0]
 8011f3c:	4a33      	ldr	r2, [pc, #204]	@ (801200c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8011f3e:	4293      	cmp	r3, r2
 8011f40:	d013      	beq.n	8011f6a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8011f42:	687b      	ldr	r3, [r7, #4]
 8011f44:	681b      	ldr	r3, [r3, #0]
 8011f46:	4a32      	ldr	r2, [pc, #200]	@ (8012010 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8011f48:	4293      	cmp	r3, r2
 8011f4a:	d00e      	beq.n	8011f6a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8011f4c:	687b      	ldr	r3, [r7, #4]
 8011f4e:	681b      	ldr	r3, [r3, #0]
 8011f50:	4a30      	ldr	r2, [pc, #192]	@ (8012014 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8011f52:	4293      	cmp	r3, r2
 8011f54:	d009      	beq.n	8011f6a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8011f56:	687b      	ldr	r3, [r7, #4]
 8011f58:	681b      	ldr	r3, [r3, #0]
 8011f5a:	4a2f      	ldr	r2, [pc, #188]	@ (8012018 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8011f5c:	4293      	cmp	r3, r2
 8011f5e:	d004      	beq.n	8011f6a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8011f60:	687b      	ldr	r3, [r7, #4]
 8011f62:	681b      	ldr	r3, [r3, #0]
 8011f64:	4a2d      	ldr	r2, [pc, #180]	@ (801201c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8011f66:	4293      	cmp	r3, r2
 8011f68:	d101      	bne.n	8011f6e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8011f6a:	2301      	movs	r3, #1
 8011f6c:	e000      	b.n	8011f70 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8011f6e:	2300      	movs	r3, #0
 8011f70:	2b00      	cmp	r3, #0
 8011f72:	d01a      	beq.n	8011faa <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8011f74:	687b      	ldr	r3, [r7, #4]
 8011f76:	681b      	ldr	r3, [r3, #0]
 8011f78:	b2db      	uxtb	r3, r3
 8011f7a:	3b08      	subs	r3, #8
 8011f7c:	4a28      	ldr	r2, [pc, #160]	@ (8012020 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8011f7e:	fba2 2303 	umull	r2, r3, r2, r3
 8011f82:	091b      	lsrs	r3, r3, #4
 8011f84:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8011f86:	68fa      	ldr	r2, [r7, #12]
 8011f88:	4b26      	ldr	r3, [pc, #152]	@ (8012024 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8011f8a:	4413      	add	r3, r2
 8011f8c:	009b      	lsls	r3, r3, #2
 8011f8e:	461a      	mov	r2, r3
 8011f90:	687b      	ldr	r3, [r7, #4]
 8011f92:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8011f94:	687b      	ldr	r3, [r7, #4]
 8011f96:	4a24      	ldr	r2, [pc, #144]	@ (8012028 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8011f98:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8011f9a:	68fb      	ldr	r3, [r7, #12]
 8011f9c:	f003 031f 	and.w	r3, r3, #31
 8011fa0:	2201      	movs	r2, #1
 8011fa2:	409a      	lsls	r2, r3
 8011fa4:	687b      	ldr	r3, [r7, #4]
 8011fa6:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8011fa8:	e024      	b.n	8011ff4 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8011faa:	687b      	ldr	r3, [r7, #4]
 8011fac:	681b      	ldr	r3, [r3, #0]
 8011fae:	b2db      	uxtb	r3, r3
 8011fb0:	3b10      	subs	r3, #16
 8011fb2:	4a1e      	ldr	r2, [pc, #120]	@ (801202c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8011fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8011fb8:	091b      	lsrs	r3, r3, #4
 8011fba:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8011fbc:	68bb      	ldr	r3, [r7, #8]
 8011fbe:	4a1c      	ldr	r2, [pc, #112]	@ (8012030 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8011fc0:	4293      	cmp	r3, r2
 8011fc2:	d806      	bhi.n	8011fd2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8011fc4:	68bb      	ldr	r3, [r7, #8]
 8011fc6:	4a1b      	ldr	r2, [pc, #108]	@ (8012034 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8011fc8:	4293      	cmp	r3, r2
 8011fca:	d902      	bls.n	8011fd2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8011fcc:	68fb      	ldr	r3, [r7, #12]
 8011fce:	3308      	adds	r3, #8
 8011fd0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8011fd2:	68fa      	ldr	r2, [r7, #12]
 8011fd4:	4b18      	ldr	r3, [pc, #96]	@ (8012038 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8011fd6:	4413      	add	r3, r2
 8011fd8:	009b      	lsls	r3, r3, #2
 8011fda:	461a      	mov	r2, r3
 8011fdc:	687b      	ldr	r3, [r7, #4]
 8011fde:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8011fe0:	687b      	ldr	r3, [r7, #4]
 8011fe2:	4a16      	ldr	r2, [pc, #88]	@ (801203c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8011fe4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8011fe6:	68fb      	ldr	r3, [r7, #12]
 8011fe8:	f003 031f 	and.w	r3, r3, #31
 8011fec:	2201      	movs	r2, #1
 8011fee:	409a      	lsls	r2, r3
 8011ff0:	687b      	ldr	r3, [r7, #4]
 8011ff2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8011ff4:	bf00      	nop
 8011ff6:	3714      	adds	r7, #20
 8011ff8:	46bd      	mov	sp, r7
 8011ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ffe:	4770      	bx	lr
 8012000:	58025408 	.word	0x58025408
 8012004:	5802541c 	.word	0x5802541c
 8012008:	58025430 	.word	0x58025430
 801200c:	58025444 	.word	0x58025444
 8012010:	58025458 	.word	0x58025458
 8012014:	5802546c 	.word	0x5802546c
 8012018:	58025480 	.word	0x58025480
 801201c:	58025494 	.word	0x58025494
 8012020:	cccccccd 	.word	0xcccccccd
 8012024:	16009600 	.word	0x16009600
 8012028:	58025880 	.word	0x58025880
 801202c:	aaaaaaab 	.word	0xaaaaaaab
 8012030:	400204b8 	.word	0x400204b8
 8012034:	4002040f 	.word	0x4002040f
 8012038:	10008200 	.word	0x10008200
 801203c:	40020880 	.word	0x40020880

08012040 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8012040:	b480      	push	{r7}
 8012042:	b085      	sub	sp, #20
 8012044:	af00      	add	r7, sp, #0
 8012046:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8012048:	687b      	ldr	r3, [r7, #4]
 801204a:	685b      	ldr	r3, [r3, #4]
 801204c:	b2db      	uxtb	r3, r3
 801204e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8012050:	68fb      	ldr	r3, [r7, #12]
 8012052:	2b00      	cmp	r3, #0
 8012054:	d04a      	beq.n	80120ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8012056:	68fb      	ldr	r3, [r7, #12]
 8012058:	2b08      	cmp	r3, #8
 801205a:	d847      	bhi.n	80120ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 801205c:	687b      	ldr	r3, [r7, #4]
 801205e:	681b      	ldr	r3, [r3, #0]
 8012060:	4a25      	ldr	r2, [pc, #148]	@ (80120f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8012062:	4293      	cmp	r3, r2
 8012064:	d022      	beq.n	80120ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8012066:	687b      	ldr	r3, [r7, #4]
 8012068:	681b      	ldr	r3, [r3, #0]
 801206a:	4a24      	ldr	r2, [pc, #144]	@ (80120fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 801206c:	4293      	cmp	r3, r2
 801206e:	d01d      	beq.n	80120ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8012070:	687b      	ldr	r3, [r7, #4]
 8012072:	681b      	ldr	r3, [r3, #0]
 8012074:	4a22      	ldr	r2, [pc, #136]	@ (8012100 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8012076:	4293      	cmp	r3, r2
 8012078:	d018      	beq.n	80120ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 801207a:	687b      	ldr	r3, [r7, #4]
 801207c:	681b      	ldr	r3, [r3, #0]
 801207e:	4a21      	ldr	r2, [pc, #132]	@ (8012104 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8012080:	4293      	cmp	r3, r2
 8012082:	d013      	beq.n	80120ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8012084:	687b      	ldr	r3, [r7, #4]
 8012086:	681b      	ldr	r3, [r3, #0]
 8012088:	4a1f      	ldr	r2, [pc, #124]	@ (8012108 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 801208a:	4293      	cmp	r3, r2
 801208c:	d00e      	beq.n	80120ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 801208e:	687b      	ldr	r3, [r7, #4]
 8012090:	681b      	ldr	r3, [r3, #0]
 8012092:	4a1e      	ldr	r2, [pc, #120]	@ (801210c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8012094:	4293      	cmp	r3, r2
 8012096:	d009      	beq.n	80120ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8012098:	687b      	ldr	r3, [r7, #4]
 801209a:	681b      	ldr	r3, [r3, #0]
 801209c:	4a1c      	ldr	r2, [pc, #112]	@ (8012110 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 801209e:	4293      	cmp	r3, r2
 80120a0:	d004      	beq.n	80120ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80120a2:	687b      	ldr	r3, [r7, #4]
 80120a4:	681b      	ldr	r3, [r3, #0]
 80120a6:	4a1b      	ldr	r2, [pc, #108]	@ (8012114 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80120a8:	4293      	cmp	r3, r2
 80120aa:	d101      	bne.n	80120b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80120ac:	2301      	movs	r3, #1
 80120ae:	e000      	b.n	80120b2 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80120b0:	2300      	movs	r3, #0
 80120b2:	2b00      	cmp	r3, #0
 80120b4:	d00a      	beq.n	80120cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80120b6:	68fa      	ldr	r2, [r7, #12]
 80120b8:	4b17      	ldr	r3, [pc, #92]	@ (8012118 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80120ba:	4413      	add	r3, r2
 80120bc:	009b      	lsls	r3, r3, #2
 80120be:	461a      	mov	r2, r3
 80120c0:	687b      	ldr	r3, [r7, #4]
 80120c2:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80120c4:	687b      	ldr	r3, [r7, #4]
 80120c6:	4a15      	ldr	r2, [pc, #84]	@ (801211c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80120c8:	671a      	str	r2, [r3, #112]	@ 0x70
 80120ca:	e009      	b.n	80120e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80120cc:	68fa      	ldr	r2, [r7, #12]
 80120ce:	4b14      	ldr	r3, [pc, #80]	@ (8012120 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80120d0:	4413      	add	r3, r2
 80120d2:	009b      	lsls	r3, r3, #2
 80120d4:	461a      	mov	r2, r3
 80120d6:	687b      	ldr	r3, [r7, #4]
 80120d8:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80120da:	687b      	ldr	r3, [r7, #4]
 80120dc:	4a11      	ldr	r2, [pc, #68]	@ (8012124 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80120de:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80120e0:	68fb      	ldr	r3, [r7, #12]
 80120e2:	3b01      	subs	r3, #1
 80120e4:	2201      	movs	r2, #1
 80120e6:	409a      	lsls	r2, r3
 80120e8:	687b      	ldr	r3, [r7, #4]
 80120ea:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80120ec:	bf00      	nop
 80120ee:	3714      	adds	r7, #20
 80120f0:	46bd      	mov	sp, r7
 80120f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120f6:	4770      	bx	lr
 80120f8:	58025408 	.word	0x58025408
 80120fc:	5802541c 	.word	0x5802541c
 8012100:	58025430 	.word	0x58025430
 8012104:	58025444 	.word	0x58025444
 8012108:	58025458 	.word	0x58025458
 801210c:	5802546c 	.word	0x5802546c
 8012110:	58025480 	.word	0x58025480
 8012114:	58025494 	.word	0x58025494
 8012118:	1600963f 	.word	0x1600963f
 801211c:	58025940 	.word	0x58025940
 8012120:	1000823f 	.word	0x1000823f
 8012124:	40020940 	.word	0x40020940

08012128 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8012128:	b580      	push	{r7, lr}
 801212a:	b098      	sub	sp, #96	@ 0x60
 801212c:	af00      	add	r7, sp, #0
 801212e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8012130:	4a84      	ldr	r2, [pc, #528]	@ (8012344 <HAL_FDCAN_Init+0x21c>)
 8012132:	f107 030c 	add.w	r3, r7, #12
 8012136:	4611      	mov	r1, r2
 8012138:	224c      	movs	r2, #76	@ 0x4c
 801213a:	4618      	mov	r0, r3
 801213c:	f00d fcd5 	bl	801faea <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8012140:	687b      	ldr	r3, [r7, #4]
 8012142:	2b00      	cmp	r3, #0
 8012144:	d101      	bne.n	801214a <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8012146:	2301      	movs	r3, #1
 8012148:	e1c6      	b.n	80124d8 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 801214a:	687b      	ldr	r3, [r7, #4]
 801214c:	681b      	ldr	r3, [r3, #0]
 801214e:	4a7e      	ldr	r2, [pc, #504]	@ (8012348 <HAL_FDCAN_Init+0x220>)
 8012150:	4293      	cmp	r3, r2
 8012152:	d106      	bne.n	8012162 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8012154:	687b      	ldr	r3, [r7, #4]
 8012156:	681b      	ldr	r3, [r3, #0]
 8012158:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 801215c:	461a      	mov	r2, r3
 801215e:	687b      	ldr	r3, [r7, #4]
 8012160:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8012162:	687b      	ldr	r3, [r7, #4]
 8012164:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8012168:	b2db      	uxtb	r3, r3
 801216a:	2b00      	cmp	r3, #0
 801216c:	d106      	bne.n	801217c <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 801216e:	687b      	ldr	r3, [r7, #4]
 8012170:	2200      	movs	r2, #0
 8012172:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8012176:	6878      	ldr	r0, [r7, #4]
 8012178:	f7f9 fedc 	bl	800bf34 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 801217c:	687b      	ldr	r3, [r7, #4]
 801217e:	681b      	ldr	r3, [r3, #0]
 8012180:	699a      	ldr	r2, [r3, #24]
 8012182:	687b      	ldr	r3, [r7, #4]
 8012184:	681b      	ldr	r3, [r3, #0]
 8012186:	f022 0210 	bic.w	r2, r2, #16
 801218a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 801218c:	f7fb fa78 	bl	800d680 <HAL_GetTick>
 8012190:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8012192:	e014      	b.n	80121be <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8012194:	f7fb fa74 	bl	800d680 <HAL_GetTick>
 8012198:	4602      	mov	r2, r0
 801219a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801219c:	1ad3      	subs	r3, r2, r3
 801219e:	2b0a      	cmp	r3, #10
 80121a0:	d90d      	bls.n	80121be <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80121a2:	687b      	ldr	r3, [r7, #4]
 80121a4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80121a8:	f043 0201 	orr.w	r2, r3, #1
 80121ac:	687b      	ldr	r3, [r7, #4]
 80121ae:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80121b2:	687b      	ldr	r3, [r7, #4]
 80121b4:	2203      	movs	r2, #3
 80121b6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80121ba:	2301      	movs	r3, #1
 80121bc:	e18c      	b.n	80124d8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80121be:	687b      	ldr	r3, [r7, #4]
 80121c0:	681b      	ldr	r3, [r3, #0]
 80121c2:	699b      	ldr	r3, [r3, #24]
 80121c4:	f003 0308 	and.w	r3, r3, #8
 80121c8:	2b08      	cmp	r3, #8
 80121ca:	d0e3      	beq.n	8012194 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80121cc:	687b      	ldr	r3, [r7, #4]
 80121ce:	681b      	ldr	r3, [r3, #0]
 80121d0:	699a      	ldr	r2, [r3, #24]
 80121d2:	687b      	ldr	r3, [r7, #4]
 80121d4:	681b      	ldr	r3, [r3, #0]
 80121d6:	f042 0201 	orr.w	r2, r2, #1
 80121da:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80121dc:	f7fb fa50 	bl	800d680 <HAL_GetTick>
 80121e0:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80121e2:	e014      	b.n	801220e <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80121e4:	f7fb fa4c 	bl	800d680 <HAL_GetTick>
 80121e8:	4602      	mov	r2, r0
 80121ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80121ec:	1ad3      	subs	r3, r2, r3
 80121ee:	2b0a      	cmp	r3, #10
 80121f0:	d90d      	bls.n	801220e <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80121f2:	687b      	ldr	r3, [r7, #4]
 80121f4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80121f8:	f043 0201 	orr.w	r2, r3, #1
 80121fc:	687b      	ldr	r3, [r7, #4]
 80121fe:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8012202:	687b      	ldr	r3, [r7, #4]
 8012204:	2203      	movs	r2, #3
 8012206:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 801220a:	2301      	movs	r3, #1
 801220c:	e164      	b.n	80124d8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 801220e:	687b      	ldr	r3, [r7, #4]
 8012210:	681b      	ldr	r3, [r3, #0]
 8012212:	699b      	ldr	r3, [r3, #24]
 8012214:	f003 0301 	and.w	r3, r3, #1
 8012218:	2b00      	cmp	r3, #0
 801221a:	d0e3      	beq.n	80121e4 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 801221c:	687b      	ldr	r3, [r7, #4]
 801221e:	681b      	ldr	r3, [r3, #0]
 8012220:	699a      	ldr	r2, [r3, #24]
 8012222:	687b      	ldr	r3, [r7, #4]
 8012224:	681b      	ldr	r3, [r3, #0]
 8012226:	f042 0202 	orr.w	r2, r2, #2
 801222a:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	7c1b      	ldrb	r3, [r3, #16]
 8012230:	2b01      	cmp	r3, #1
 8012232:	d108      	bne.n	8012246 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8012234:	687b      	ldr	r3, [r7, #4]
 8012236:	681b      	ldr	r3, [r3, #0]
 8012238:	699a      	ldr	r2, [r3, #24]
 801223a:	687b      	ldr	r3, [r7, #4]
 801223c:	681b      	ldr	r3, [r3, #0]
 801223e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8012242:	619a      	str	r2, [r3, #24]
 8012244:	e007      	b.n	8012256 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8012246:	687b      	ldr	r3, [r7, #4]
 8012248:	681b      	ldr	r3, [r3, #0]
 801224a:	699a      	ldr	r2, [r3, #24]
 801224c:	687b      	ldr	r3, [r7, #4]
 801224e:	681b      	ldr	r3, [r3, #0]
 8012250:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8012254:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8012256:	687b      	ldr	r3, [r7, #4]
 8012258:	7c5b      	ldrb	r3, [r3, #17]
 801225a:	2b01      	cmp	r3, #1
 801225c:	d108      	bne.n	8012270 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 801225e:	687b      	ldr	r3, [r7, #4]
 8012260:	681b      	ldr	r3, [r3, #0]
 8012262:	699a      	ldr	r2, [r3, #24]
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	681b      	ldr	r3, [r3, #0]
 8012268:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 801226c:	619a      	str	r2, [r3, #24]
 801226e:	e007      	b.n	8012280 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8012270:	687b      	ldr	r3, [r7, #4]
 8012272:	681b      	ldr	r3, [r3, #0]
 8012274:	699a      	ldr	r2, [r3, #24]
 8012276:	687b      	ldr	r3, [r7, #4]
 8012278:	681b      	ldr	r3, [r3, #0]
 801227a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 801227e:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8012280:	687b      	ldr	r3, [r7, #4]
 8012282:	7c9b      	ldrb	r3, [r3, #18]
 8012284:	2b01      	cmp	r3, #1
 8012286:	d108      	bne.n	801229a <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8012288:	687b      	ldr	r3, [r7, #4]
 801228a:	681b      	ldr	r3, [r3, #0]
 801228c:	699a      	ldr	r2, [r3, #24]
 801228e:	687b      	ldr	r3, [r7, #4]
 8012290:	681b      	ldr	r3, [r3, #0]
 8012292:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8012296:	619a      	str	r2, [r3, #24]
 8012298:	e007      	b.n	80122aa <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 801229a:	687b      	ldr	r3, [r7, #4]
 801229c:	681b      	ldr	r3, [r3, #0]
 801229e:	699a      	ldr	r2, [r3, #24]
 80122a0:	687b      	ldr	r3, [r7, #4]
 80122a2:	681b      	ldr	r3, [r3, #0]
 80122a4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80122a8:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80122aa:	687b      	ldr	r3, [r7, #4]
 80122ac:	681b      	ldr	r3, [r3, #0]
 80122ae:	699b      	ldr	r3, [r3, #24]
 80122b0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80122b4:	687b      	ldr	r3, [r7, #4]
 80122b6:	689a      	ldr	r2, [r3, #8]
 80122b8:	687b      	ldr	r3, [r7, #4]
 80122ba:	681b      	ldr	r3, [r3, #0]
 80122bc:	430a      	orrs	r2, r1
 80122be:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80122c0:	687b      	ldr	r3, [r7, #4]
 80122c2:	681b      	ldr	r3, [r3, #0]
 80122c4:	699a      	ldr	r2, [r3, #24]
 80122c6:	687b      	ldr	r3, [r7, #4]
 80122c8:	681b      	ldr	r3, [r3, #0]
 80122ca:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80122ce:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	681b      	ldr	r3, [r3, #0]
 80122d4:	691a      	ldr	r2, [r3, #16]
 80122d6:	687b      	ldr	r3, [r7, #4]
 80122d8:	681b      	ldr	r3, [r3, #0]
 80122da:	f022 0210 	bic.w	r2, r2, #16
 80122de:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80122e0:	687b      	ldr	r3, [r7, #4]
 80122e2:	68db      	ldr	r3, [r3, #12]
 80122e4:	2b01      	cmp	r3, #1
 80122e6:	d108      	bne.n	80122fa <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80122e8:	687b      	ldr	r3, [r7, #4]
 80122ea:	681b      	ldr	r3, [r3, #0]
 80122ec:	699a      	ldr	r2, [r3, #24]
 80122ee:	687b      	ldr	r3, [r7, #4]
 80122f0:	681b      	ldr	r3, [r3, #0]
 80122f2:	f042 0204 	orr.w	r2, r2, #4
 80122f6:	619a      	str	r2, [r3, #24]
 80122f8:	e030      	b.n	801235c <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80122fa:	687b      	ldr	r3, [r7, #4]
 80122fc:	68db      	ldr	r3, [r3, #12]
 80122fe:	2b00      	cmp	r3, #0
 8012300:	d02c      	beq.n	801235c <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8012302:	687b      	ldr	r3, [r7, #4]
 8012304:	68db      	ldr	r3, [r3, #12]
 8012306:	2b02      	cmp	r3, #2
 8012308:	d020      	beq.n	801234c <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 801230a:	687b      	ldr	r3, [r7, #4]
 801230c:	681b      	ldr	r3, [r3, #0]
 801230e:	699a      	ldr	r2, [r3, #24]
 8012310:	687b      	ldr	r3, [r7, #4]
 8012312:	681b      	ldr	r3, [r3, #0]
 8012314:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8012318:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 801231a:	687b      	ldr	r3, [r7, #4]
 801231c:	681b      	ldr	r3, [r3, #0]
 801231e:	691a      	ldr	r2, [r3, #16]
 8012320:	687b      	ldr	r3, [r7, #4]
 8012322:	681b      	ldr	r3, [r3, #0]
 8012324:	f042 0210 	orr.w	r2, r2, #16
 8012328:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 801232a:	687b      	ldr	r3, [r7, #4]
 801232c:	68db      	ldr	r3, [r3, #12]
 801232e:	2b03      	cmp	r3, #3
 8012330:	d114      	bne.n	801235c <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8012332:	687b      	ldr	r3, [r7, #4]
 8012334:	681b      	ldr	r3, [r3, #0]
 8012336:	699a      	ldr	r2, [r3, #24]
 8012338:	687b      	ldr	r3, [r7, #4]
 801233a:	681b      	ldr	r3, [r3, #0]
 801233c:	f042 0220 	orr.w	r2, r2, #32
 8012340:	619a      	str	r2, [r3, #24]
 8012342:	e00b      	b.n	801235c <HAL_FDCAN_Init+0x234>
 8012344:	080224e4 	.word	0x080224e4
 8012348:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 801234c:	687b      	ldr	r3, [r7, #4]
 801234e:	681b      	ldr	r3, [r3, #0]
 8012350:	699a      	ldr	r2, [r3, #24]
 8012352:	687b      	ldr	r3, [r7, #4]
 8012354:	681b      	ldr	r3, [r3, #0]
 8012356:	f042 0220 	orr.w	r2, r2, #32
 801235a:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 801235c:	687b      	ldr	r3, [r7, #4]
 801235e:	699b      	ldr	r3, [r3, #24]
 8012360:	3b01      	subs	r3, #1
 8012362:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8012364:	687b      	ldr	r3, [r7, #4]
 8012366:	69db      	ldr	r3, [r3, #28]
 8012368:	3b01      	subs	r3, #1
 801236a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 801236c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 801236e:	687b      	ldr	r3, [r7, #4]
 8012370:	6a1b      	ldr	r3, [r3, #32]
 8012372:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8012374:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8012378:	687b      	ldr	r3, [r7, #4]
 801237a:	695b      	ldr	r3, [r3, #20]
 801237c:	3b01      	subs	r3, #1
 801237e:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8012380:	687b      	ldr	r3, [r7, #4]
 8012382:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8012384:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8012386:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8012388:	687b      	ldr	r3, [r7, #4]
 801238a:	689b      	ldr	r3, [r3, #8]
 801238c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8012390:	d115      	bne.n	80123be <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8012392:	687b      	ldr	r3, [r7, #4]
 8012394:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012396:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8012398:	687b      	ldr	r3, [r7, #4]
 801239a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801239c:	3b01      	subs	r3, #1
 801239e:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80123a0:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80123a2:	687b      	ldr	r3, [r7, #4]
 80123a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80123a6:	3b01      	subs	r3, #1
 80123a8:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80123aa:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80123ae:	687b      	ldr	r3, [r7, #4]
 80123b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80123b2:	3b01      	subs	r3, #1
 80123b4:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80123b6:	687b      	ldr	r3, [r7, #4]
 80123b8:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80123ba:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80123bc:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 80123be:	687b      	ldr	r3, [r7, #4]
 80123c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80123c2:	2b00      	cmp	r3, #0
 80123c4:	d00a      	beq.n	80123dc <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80123c6:	687b      	ldr	r3, [r7, #4]
 80123c8:	681b      	ldr	r3, [r3, #0]
 80123ca:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80123ce:	687b      	ldr	r3, [r7, #4]
 80123d0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80123d2:	687b      	ldr	r3, [r7, #4]
 80123d4:	681b      	ldr	r3, [r3, #0]
 80123d6:	430a      	orrs	r2, r1
 80123d8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80123e0:	687b      	ldr	r3, [r7, #4]
 80123e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80123e4:	4413      	add	r3, r2
 80123e6:	2b00      	cmp	r3, #0
 80123e8:	d011      	beq.n	801240e <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80123ea:	687b      	ldr	r3, [r7, #4]
 80123ec:	681b      	ldr	r3, [r3, #0]
 80123ee:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80123f2:	f023 0107 	bic.w	r1, r3, #7
 80123f6:	687b      	ldr	r3, [r7, #4]
 80123f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80123fa:	009b      	lsls	r3, r3, #2
 80123fc:	3360      	adds	r3, #96	@ 0x60
 80123fe:	443b      	add	r3, r7
 8012400:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8012404:	687b      	ldr	r3, [r7, #4]
 8012406:	681b      	ldr	r3, [r3, #0]
 8012408:	430a      	orrs	r2, r1
 801240a:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 801240e:	687b      	ldr	r3, [r7, #4]
 8012410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012412:	2b00      	cmp	r3, #0
 8012414:	d011      	beq.n	801243a <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8012416:	687b      	ldr	r3, [r7, #4]
 8012418:	681b      	ldr	r3, [r3, #0]
 801241a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 801241e:	f023 0107 	bic.w	r1, r3, #7
 8012422:	687b      	ldr	r3, [r7, #4]
 8012424:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012426:	009b      	lsls	r3, r3, #2
 8012428:	3360      	adds	r3, #96	@ 0x60
 801242a:	443b      	add	r3, r7
 801242c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8012430:	687b      	ldr	r3, [r7, #4]
 8012432:	681b      	ldr	r3, [r3, #0]
 8012434:	430a      	orrs	r2, r1
 8012436:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 801243a:	687b      	ldr	r3, [r7, #4]
 801243c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801243e:	2b00      	cmp	r3, #0
 8012440:	d012      	beq.n	8012468 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	681b      	ldr	r3, [r3, #0]
 8012446:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 801244a:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 801244e:	687b      	ldr	r3, [r7, #4]
 8012450:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012452:	009b      	lsls	r3, r3, #2
 8012454:	3360      	adds	r3, #96	@ 0x60
 8012456:	443b      	add	r3, r7
 8012458:	f853 3c54 	ldr.w	r3, [r3, #-84]
 801245c:	011a      	lsls	r2, r3, #4
 801245e:	687b      	ldr	r3, [r7, #4]
 8012460:	681b      	ldr	r3, [r3, #0]
 8012462:	430a      	orrs	r2, r1
 8012464:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8012468:	687b      	ldr	r3, [r7, #4]
 801246a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801246c:	2b00      	cmp	r3, #0
 801246e:	d012      	beq.n	8012496 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8012470:	687b      	ldr	r3, [r7, #4]
 8012472:	681b      	ldr	r3, [r3, #0]
 8012474:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8012478:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 801247c:	687b      	ldr	r3, [r7, #4]
 801247e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012480:	009b      	lsls	r3, r3, #2
 8012482:	3360      	adds	r3, #96	@ 0x60
 8012484:	443b      	add	r3, r7
 8012486:	f853 3c54 	ldr.w	r3, [r3, #-84]
 801248a:	021a      	lsls	r2, r3, #8
 801248c:	687b      	ldr	r3, [r7, #4]
 801248e:	681b      	ldr	r3, [r3, #0]
 8012490:	430a      	orrs	r2, r1
 8012492:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8012496:	687b      	ldr	r3, [r7, #4]
 8012498:	681b      	ldr	r3, [r3, #0]
 801249a:	4a11      	ldr	r2, [pc, #68]	@ (80124e0 <HAL_FDCAN_Init+0x3b8>)
 801249c:	4293      	cmp	r3, r2
 801249e:	d107      	bne.n	80124b0 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80124a0:	687b      	ldr	r3, [r7, #4]
 80124a2:	685b      	ldr	r3, [r3, #4]
 80124a4:	689a      	ldr	r2, [r3, #8]
 80124a6:	687b      	ldr	r3, [r7, #4]
 80124a8:	685b      	ldr	r3, [r3, #4]
 80124aa:	f022 0203 	bic.w	r2, r2, #3
 80124ae:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80124b0:	687b      	ldr	r3, [r7, #4]
 80124b2:	2200      	movs	r2, #0
 80124b4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80124b8:	687b      	ldr	r3, [r7, #4]
 80124ba:	2200      	movs	r2, #0
 80124bc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80124c0:	687b      	ldr	r3, [r7, #4]
 80124c2:	2201      	movs	r2, #1
 80124c4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80124c8:	6878      	ldr	r0, [r7, #4]
 80124ca:	f000 fe5f 	bl	801318c <FDCAN_CalcultateRamBlockAddresses>
 80124ce:	4603      	mov	r3, r0
 80124d0:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 80124d4:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 80124d8:	4618      	mov	r0, r3
 80124da:	3760      	adds	r7, #96	@ 0x60
 80124dc:	46bd      	mov	sp, r7
 80124de:	bd80      	pop	{r7, pc}
 80124e0:	4000a000 	.word	0x4000a000

080124e4 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 80124e4:	b480      	push	{r7}
 80124e6:	b087      	sub	sp, #28
 80124e8:	af00      	add	r7, sp, #0
 80124ea:	6078      	str	r0, [r7, #4]
 80124ec:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80124ee:	687b      	ldr	r3, [r7, #4]
 80124f0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80124f4:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80124f6:	7bfb      	ldrb	r3, [r7, #15]
 80124f8:	2b01      	cmp	r3, #1
 80124fa:	d002      	beq.n	8012502 <HAL_FDCAN_ConfigFilter+0x1e>
 80124fc:	7bfb      	ldrb	r3, [r7, #15]
 80124fe:	2b02      	cmp	r3, #2
 8012500:	d157      	bne.n	80125b2 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8012502:	683b      	ldr	r3, [r7, #0]
 8012504:	681b      	ldr	r3, [r3, #0]
 8012506:	2b00      	cmp	r3, #0
 8012508:	d12b      	bne.n	8012562 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 801250a:	683b      	ldr	r3, [r7, #0]
 801250c:	68db      	ldr	r3, [r3, #12]
 801250e:	2b07      	cmp	r3, #7
 8012510:	d10d      	bne.n	801252e <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8012512:	683b      	ldr	r3, [r7, #0]
 8012514:	691b      	ldr	r3, [r3, #16]
 8012516:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8012518:	683b      	ldr	r3, [r7, #0]
 801251a:	69db      	ldr	r3, [r3, #28]
 801251c:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 801251e:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8012520:	683b      	ldr	r3, [r7, #0]
 8012522:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8012524:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8012526:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 801252a:	617b      	str	r3, [r7, #20]
 801252c:	e00e      	b.n	801254c <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 801252e:	683b      	ldr	r3, [r7, #0]
 8012530:	689b      	ldr	r3, [r3, #8]
 8012532:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8012534:	683b      	ldr	r3, [r7, #0]
 8012536:	68db      	ldr	r3, [r3, #12]
 8012538:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 801253a:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 801253c:	683b      	ldr	r3, [r7, #0]
 801253e:	691b      	ldr	r3, [r3, #16]
 8012540:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8012542:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8012544:	683b      	ldr	r3, [r7, #0]
 8012546:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8012548:	4313      	orrs	r3, r2
 801254a:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 801254c:	687b      	ldr	r3, [r7, #4]
 801254e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8012550:	683b      	ldr	r3, [r7, #0]
 8012552:	685b      	ldr	r3, [r3, #4]
 8012554:	009b      	lsls	r3, r3, #2
 8012556:	4413      	add	r3, r2
 8012558:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 801255a:	68bb      	ldr	r3, [r7, #8]
 801255c:	697a      	ldr	r2, [r7, #20]
 801255e:	601a      	str	r2, [r3, #0]
 8012560:	e025      	b.n	80125ae <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8012562:	683b      	ldr	r3, [r7, #0]
 8012564:	68db      	ldr	r3, [r3, #12]
 8012566:	075a      	lsls	r2, r3, #29
 8012568:	683b      	ldr	r3, [r7, #0]
 801256a:	691b      	ldr	r3, [r3, #16]
 801256c:	4313      	orrs	r3, r2
 801256e:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8012570:	683b      	ldr	r3, [r7, #0]
 8012572:	68db      	ldr	r3, [r3, #12]
 8012574:	2b07      	cmp	r3, #7
 8012576:	d103      	bne.n	8012580 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8012578:	683b      	ldr	r3, [r7, #0]
 801257a:	699b      	ldr	r3, [r3, #24]
 801257c:	613b      	str	r3, [r7, #16]
 801257e:	e006      	b.n	801258e <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8012580:	683b      	ldr	r3, [r7, #0]
 8012582:	689b      	ldr	r3, [r3, #8]
 8012584:	079a      	lsls	r2, r3, #30
 8012586:	683b      	ldr	r3, [r7, #0]
 8012588:	695b      	ldr	r3, [r3, #20]
 801258a:	4313      	orrs	r3, r2
 801258c:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 801258e:	687b      	ldr	r3, [r7, #4]
 8012590:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8012592:	683b      	ldr	r3, [r7, #0]
 8012594:	685b      	ldr	r3, [r3, #4]
 8012596:	00db      	lsls	r3, r3, #3
 8012598:	4413      	add	r3, r2
 801259a:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 801259c:	68bb      	ldr	r3, [r7, #8]
 801259e:	697a      	ldr	r2, [r7, #20]
 80125a0:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 80125a2:	68bb      	ldr	r3, [r7, #8]
 80125a4:	3304      	adds	r3, #4
 80125a6:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80125a8:	68bb      	ldr	r3, [r7, #8]
 80125aa:	693a      	ldr	r2, [r7, #16]
 80125ac:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 80125ae:	2300      	movs	r3, #0
 80125b0:	e008      	b.n	80125c4 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80125b2:	687b      	ldr	r3, [r7, #4]
 80125b4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80125b8:	f043 0202 	orr.w	r2, r3, #2
 80125bc:	687b      	ldr	r3, [r7, #4]
 80125be:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80125c2:	2301      	movs	r3, #1
  }
}
 80125c4:	4618      	mov	r0, r3
 80125c6:	371c      	adds	r7, #28
 80125c8:	46bd      	mov	sp, r7
 80125ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125ce:	4770      	bx	lr

080125d0 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 80125d0:	b480      	push	{r7}
 80125d2:	b085      	sub	sp, #20
 80125d4:	af00      	add	r7, sp, #0
 80125d6:	60f8      	str	r0, [r7, #12]
 80125d8:	60b9      	str	r1, [r7, #8]
 80125da:	607a      	str	r2, [r7, #4]
 80125dc:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80125de:	68fb      	ldr	r3, [r7, #12]
 80125e0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80125e4:	b2db      	uxtb	r3, r3
 80125e6:	2b01      	cmp	r3, #1
 80125e8:	d110      	bne.n	801260c <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80125ea:	68bb      	ldr	r3, [r7, #8]
 80125ec:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80125f2:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 80125f4:	683b      	ldr	r3, [r7, #0]
 80125f6:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80125f8:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80125fc:	68fb      	ldr	r3, [r7, #12]
 80125fe:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8012600:	69ba      	ldr	r2, [r7, #24]
 8012602:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8012604:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8012608:	2300      	movs	r3, #0
 801260a:	e008      	b.n	801261e <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 801260c:	68fb      	ldr	r3, [r7, #12]
 801260e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8012612:	f043 0204 	orr.w	r2, r3, #4
 8012616:	68fb      	ldr	r3, [r7, #12]
 8012618:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 801261c:	2301      	movs	r3, #1
  }
}
 801261e:	4618      	mov	r0, r3
 8012620:	3714      	adds	r7, #20
 8012622:	46bd      	mov	sp, r7
 8012624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012628:	4770      	bx	lr

0801262a <HAL_FDCAN_ConfigTxDelayCompensation>:
  *         This parameter must be a number between 0x00 and 0x7F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigTxDelayCompensation(FDCAN_HandleTypeDef *hfdcan, uint32_t TdcOffset,
                                                      uint32_t TdcFilter)
{
 801262a:	b480      	push	{r7}
 801262c:	b085      	sub	sp, #20
 801262e:	af00      	add	r7, sp, #0
 8012630:	60f8      	str	r0, [r7, #12]
 8012632:	60b9      	str	r1, [r7, #8]
 8012634:	607a      	str	r2, [r7, #4]
  /* Check function parameters */
  assert_param(IS_FDCAN_MAX_VALUE(TdcOffset, 0x7FU));
  assert_param(IS_FDCAN_MAX_VALUE(TdcFilter, 0x7FU));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8012636:	68fb      	ldr	r3, [r7, #12]
 8012638:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 801263c:	b2db      	uxtb	r3, r3
 801263e:	2b01      	cmp	r3, #1
 8012640:	d108      	bne.n	8012654 <HAL_FDCAN_ConfigTxDelayCompensation+0x2a>
  {
    /* Configure TDC offset and filter window */
    hfdcan->Instance->TDCR = ((TdcFilter << FDCAN_TDCR_TDCF_Pos) | (TdcOffset << FDCAN_TDCR_TDCO_Pos));
 8012642:	68bb      	ldr	r3, [r7, #8]
 8012644:	0219      	lsls	r1, r3, #8
 8012646:	68fb      	ldr	r3, [r7, #12]
 8012648:	681b      	ldr	r3, [r3, #0]
 801264a:	687a      	ldr	r2, [r7, #4]
 801264c:	430a      	orrs	r2, r1
 801264e:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Return function status */
    return HAL_OK;
 8012650:	2300      	movs	r3, #0
 8012652:	e008      	b.n	8012666 <HAL_FDCAN_ConfigTxDelayCompensation+0x3c>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8012654:	68fb      	ldr	r3, [r7, #12]
 8012656:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 801265a:	f043 0204 	orr.w	r2, r3, #4
 801265e:	68fb      	ldr	r3, [r7, #12]
 8012660:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8012664:	2301      	movs	r3, #1
  }
}
 8012666:	4618      	mov	r0, r3
 8012668:	3714      	adds	r7, #20
 801266a:	46bd      	mov	sp, r7
 801266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012670:	4770      	bx	lr

08012672 <HAL_FDCAN_EnableTxDelayCompensation>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_EnableTxDelayCompensation(FDCAN_HandleTypeDef *hfdcan)
{
 8012672:	b480      	push	{r7}
 8012674:	b083      	sub	sp, #12
 8012676:	af00      	add	r7, sp, #0
 8012678:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 801267a:	687b      	ldr	r3, [r7, #4]
 801267c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8012680:	b2db      	uxtb	r3, r3
 8012682:	2b01      	cmp	r3, #1
 8012684:	d109      	bne.n	801269a <HAL_FDCAN_EnableTxDelayCompensation+0x28>
  {
    /* Enable transmitter delay compensation */
    SET_BIT(hfdcan->Instance->DBTP, FDCAN_DBTP_TDC);
 8012686:	687b      	ldr	r3, [r7, #4]
 8012688:	681b      	ldr	r3, [r3, #0]
 801268a:	68da      	ldr	r2, [r3, #12]
 801268c:	687b      	ldr	r3, [r7, #4]
 801268e:	681b      	ldr	r3, [r3, #0]
 8012690:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8012694:	60da      	str	r2, [r3, #12]

    /* Return function status */
    return HAL_OK;
 8012696:	2300      	movs	r3, #0
 8012698:	e008      	b.n	80126ac <HAL_FDCAN_EnableTxDelayCompensation+0x3a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 801269a:	687b      	ldr	r3, [r7, #4]
 801269c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80126a0:	f043 0204 	orr.w	r2, r3, #4
 80126a4:	687b      	ldr	r3, [r7, #4]
 80126a6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80126aa:	2301      	movs	r3, #1
  }
}
 80126ac:	4618      	mov	r0, r3
 80126ae:	370c      	adds	r7, #12
 80126b0:	46bd      	mov	sp, r7
 80126b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126b6:	4770      	bx	lr

080126b8 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80126b8:	b480      	push	{r7}
 80126ba:	b083      	sub	sp, #12
 80126bc:	af00      	add	r7, sp, #0
 80126be:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80126c0:	687b      	ldr	r3, [r7, #4]
 80126c2:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80126c6:	b2db      	uxtb	r3, r3
 80126c8:	2b01      	cmp	r3, #1
 80126ca:	d111      	bne.n	80126f0 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80126cc:	687b      	ldr	r3, [r7, #4]
 80126ce:	2202      	movs	r2, #2
 80126d0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80126d4:	687b      	ldr	r3, [r7, #4]
 80126d6:	681b      	ldr	r3, [r3, #0]
 80126d8:	699a      	ldr	r2, [r3, #24]
 80126da:	687b      	ldr	r3, [r7, #4]
 80126dc:	681b      	ldr	r3, [r3, #0]
 80126de:	f022 0201 	bic.w	r2, r2, #1
 80126e2:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80126e4:	687b      	ldr	r3, [r7, #4]
 80126e6:	2200      	movs	r2, #0
 80126e8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 80126ec:	2300      	movs	r3, #0
 80126ee:	e008      	b.n	8012702 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80126f6:	f043 0204 	orr.w	r2, r3, #4
 80126fa:	687b      	ldr	r3, [r7, #4]
 80126fc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8012700:	2301      	movs	r3, #1
  }
}
 8012702:	4618      	mov	r0, r3
 8012704:	370c      	adds	r7, #12
 8012706:	46bd      	mov	sp, r7
 8012708:	f85d 7b04 	ldr.w	r7, [sp], #4
 801270c:	4770      	bx	lr

0801270e <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 801270e:	b580      	push	{r7, lr}
 8012710:	b086      	sub	sp, #24
 8012712:	af00      	add	r7, sp, #0
 8012714:	60f8      	str	r0, [r7, #12]
 8012716:	60b9      	str	r1, [r7, #8]
 8012718:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 801271a:	68fb      	ldr	r3, [r7, #12]
 801271c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8012720:	b2db      	uxtb	r3, r3
 8012722:	2b02      	cmp	r3, #2
 8012724:	d141      	bne.n	80127aa <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 8012726:	68fb      	ldr	r3, [r7, #12]
 8012728:	681b      	ldr	r3, [r3, #0]
 801272a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 801272e:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8012732:	2b00      	cmp	r3, #0
 8012734:	d109      	bne.n	801274a <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8012736:	68fb      	ldr	r3, [r7, #12]
 8012738:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 801273c:	f043 0220 	orr.w	r2, r3, #32
 8012740:	68fb      	ldr	r3, [r7, #12]
 8012742:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8012746:	2301      	movs	r3, #1
 8012748:	e038      	b.n	80127bc <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 801274a:	68fb      	ldr	r3, [r7, #12]
 801274c:	681b      	ldr	r3, [r3, #0]
 801274e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8012752:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8012756:	2b00      	cmp	r3, #0
 8012758:	d009      	beq.n	801276e <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 801275a:	68fb      	ldr	r3, [r7, #12]
 801275c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8012760:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8012764:	68fb      	ldr	r3, [r7, #12]
 8012766:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 801276a:	2301      	movs	r3, #1
 801276c:	e026      	b.n	80127bc <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 801276e:	68fb      	ldr	r3, [r7, #12]
 8012770:	681b      	ldr	r3, [r3, #0]
 8012772:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8012776:	0c1b      	lsrs	r3, r3, #16
 8012778:	f003 031f 	and.w	r3, r3, #31
 801277c:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 801277e:	697b      	ldr	r3, [r7, #20]
 8012780:	687a      	ldr	r2, [r7, #4]
 8012782:	68b9      	ldr	r1, [r7, #8]
 8012784:	68f8      	ldr	r0, [r7, #12]
 8012786:	f000 fe87 	bl	8013498 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 801278a:	68fb      	ldr	r3, [r7, #12]
 801278c:	681b      	ldr	r3, [r3, #0]
 801278e:	2101      	movs	r1, #1
 8012790:	697a      	ldr	r2, [r7, #20]
 8012792:	fa01 f202 	lsl.w	r2, r1, r2
 8012796:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 801279a:	2201      	movs	r2, #1
 801279c:	697b      	ldr	r3, [r7, #20]
 801279e:	409a      	lsls	r2, r3
 80127a0:	68fb      	ldr	r3, [r7, #12]
 80127a2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 80127a6:	2300      	movs	r3, #0
 80127a8:	e008      	b.n	80127bc <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80127aa:	68fb      	ldr	r3, [r7, #12]
 80127ac:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80127b0:	f043 0208 	orr.w	r2, r3, #8
 80127b4:	68fb      	ldr	r3, [r7, #12]
 80127b6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80127ba:	2301      	movs	r3, #1
  }
}
 80127bc:	4618      	mov	r0, r3
 80127be:	3718      	adds	r7, #24
 80127c0:	46bd      	mov	sp, r7
 80127c2:	bd80      	pop	{r7, pc}

080127c4 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 80127c4:	b480      	push	{r7}
 80127c6:	b08b      	sub	sp, #44	@ 0x2c
 80127c8:	af00      	add	r7, sp, #0
 80127ca:	60f8      	str	r0, [r7, #12]
 80127cc:	60b9      	str	r1, [r7, #8]
 80127ce:	607a      	str	r2, [r7, #4]
 80127d0:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 80127d2:	2300      	movs	r3, #0
 80127d4:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80127d6:	68fb      	ldr	r3, [r7, #12]
 80127d8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80127dc:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 80127de:	7efb      	ldrb	r3, [r7, #27]
 80127e0:	2b02      	cmp	r3, #2
 80127e2:	f040 8149 	bne.w	8012a78 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80127e6:	68bb      	ldr	r3, [r7, #8]
 80127e8:	2b40      	cmp	r3, #64	@ 0x40
 80127ea:	d14c      	bne.n	8012886 <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 80127ec:	68fb      	ldr	r3, [r7, #12]
 80127ee:	681b      	ldr	r3, [r3, #0]
 80127f0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80127f4:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80127f8:	2b00      	cmp	r3, #0
 80127fa:	d109      	bne.n	8012810 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80127fc:	68fb      	ldr	r3, [r7, #12]
 80127fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8012802:	f043 0220 	orr.w	r2, r3, #32
 8012806:	68fb      	ldr	r3, [r7, #12]
 8012808:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 801280c:	2301      	movs	r3, #1
 801280e:	e13c      	b.n	8012a8a <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8012810:	68fb      	ldr	r3, [r7, #12]
 8012812:	681b      	ldr	r3, [r3, #0]
 8012814:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8012818:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801281c:	2b00      	cmp	r3, #0
 801281e:	d109      	bne.n	8012834 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8012820:	68fb      	ldr	r3, [r7, #12]
 8012822:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8012826:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801282a:	68fb      	ldr	r3, [r7, #12]
 801282c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8012830:	2301      	movs	r3, #1
 8012832:	e12a      	b.n	8012a8a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8012834:	68fb      	ldr	r3, [r7, #12]
 8012836:	681b      	ldr	r3, [r3, #0]
 8012838:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 801283c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8012840:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8012844:	d10a      	bne.n	801285c <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8012846:	68fb      	ldr	r3, [r7, #12]
 8012848:	681b      	ldr	r3, [r3, #0]
 801284a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801284e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8012852:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012856:	d101      	bne.n	801285c <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8012858:	2301      	movs	r3, #1
 801285a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 801285c:	68fb      	ldr	r3, [r7, #12]
 801285e:	681b      	ldr	r3, [r3, #0]
 8012860:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8012864:	0a1b      	lsrs	r3, r3, #8
 8012866:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801286a:	69fa      	ldr	r2, [r7, #28]
 801286c:	4413      	add	r3, r2
 801286e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8012870:	68fb      	ldr	r3, [r7, #12]
 8012872:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8012874:	68fb      	ldr	r3, [r7, #12]
 8012876:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012878:	69f9      	ldr	r1, [r7, #28]
 801287a:	fb01 f303 	mul.w	r3, r1, r3
 801287e:	009b      	lsls	r3, r3, #2
 8012880:	4413      	add	r3, r2
 8012882:	627b      	str	r3, [r7, #36]	@ 0x24
 8012884:	e068      	b.n	8012958 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8012886:	68bb      	ldr	r3, [r7, #8]
 8012888:	2b41      	cmp	r3, #65	@ 0x41
 801288a:	d14c      	bne.n	8012926 <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 801288c:	68fb      	ldr	r3, [r7, #12]
 801288e:	681b      	ldr	r3, [r3, #0]
 8012890:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8012894:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8012898:	2b00      	cmp	r3, #0
 801289a:	d109      	bne.n	80128b0 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 801289c:	68fb      	ldr	r3, [r7, #12]
 801289e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80128a2:	f043 0220 	orr.w	r2, r3, #32
 80128a6:	68fb      	ldr	r3, [r7, #12]
 80128a8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80128ac:	2301      	movs	r3, #1
 80128ae:	e0ec      	b.n	8012a8a <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80128b0:	68fb      	ldr	r3, [r7, #12]
 80128b2:	681b      	ldr	r3, [r3, #0]
 80128b4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80128b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80128bc:	2b00      	cmp	r3, #0
 80128be:	d109      	bne.n	80128d4 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80128c0:	68fb      	ldr	r3, [r7, #12]
 80128c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80128c6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80128ca:	68fb      	ldr	r3, [r7, #12]
 80128cc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80128d0:	2301      	movs	r3, #1
 80128d2:	e0da      	b.n	8012a8a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80128d4:	68fb      	ldr	r3, [r7, #12]
 80128d6:	681b      	ldr	r3, [r3, #0]
 80128d8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80128dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80128e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80128e4:	d10a      	bne.n	80128fc <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80128e6:	68fb      	ldr	r3, [r7, #12]
 80128e8:	681b      	ldr	r3, [r3, #0]
 80128ea:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80128ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80128f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80128f6:	d101      	bne.n	80128fc <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80128f8:	2301      	movs	r3, #1
 80128fa:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80128fc:	68fb      	ldr	r3, [r7, #12]
 80128fe:	681b      	ldr	r3, [r3, #0]
 8012900:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8012904:	0a1b      	lsrs	r3, r3, #8
 8012906:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801290a:	69fa      	ldr	r2, [r7, #28]
 801290c:	4413      	add	r3, r2
 801290e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8012910:	68fb      	ldr	r3, [r7, #12]
 8012912:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8012914:	68fb      	ldr	r3, [r7, #12]
 8012916:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012918:	69f9      	ldr	r1, [r7, #28]
 801291a:	fb01 f303 	mul.w	r3, r1, r3
 801291e:	009b      	lsls	r3, r3, #2
 8012920:	4413      	add	r3, r2
 8012922:	627b      	str	r3, [r7, #36]	@ 0x24
 8012924:	e018      	b.n	8012958 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 8012926:	68fb      	ldr	r3, [r7, #12]
 8012928:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801292a:	68ba      	ldr	r2, [r7, #8]
 801292c:	429a      	cmp	r2, r3
 801292e:	d309      	bcc.n	8012944 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8012930:	68fb      	ldr	r3, [r7, #12]
 8012932:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8012936:	f043 0220 	orr.w	r2, r3, #32
 801293a:	68fb      	ldr	r3, [r7, #12]
 801293c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8012940:	2301      	movs	r3, #1
 8012942:	e0a2      	b.n	8012a8a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 8012944:	68fb      	ldr	r3, [r7, #12]
 8012946:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8012948:	68fb      	ldr	r3, [r7, #12]
 801294a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801294c:	68b9      	ldr	r1, [r7, #8]
 801294e:	fb01 f303 	mul.w	r3, r1, r3
 8012952:	009b      	lsls	r3, r3, #2
 8012954:	4413      	add	r3, r2
 8012956:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8012958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801295a:	681b      	ldr	r3, [r3, #0]
 801295c:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8012960:	687b      	ldr	r3, [r7, #4]
 8012962:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8012964:	687b      	ldr	r3, [r7, #4]
 8012966:	685b      	ldr	r3, [r3, #4]
 8012968:	2b00      	cmp	r3, #0
 801296a:	d107      	bne.n	801297c <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 801296c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801296e:	681b      	ldr	r3, [r3, #0]
 8012970:	0c9b      	lsrs	r3, r3, #18
 8012972:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8012976:	687b      	ldr	r3, [r7, #4]
 8012978:	601a      	str	r2, [r3, #0]
 801297a:	e005      	b.n	8012988 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 801297c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801297e:	681b      	ldr	r3, [r3, #0]
 8012980:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8012988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801298a:	681b      	ldr	r3, [r3, #0]
 801298c:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8012990:	687b      	ldr	r3, [r7, #4]
 8012992:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8012994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012996:	681b      	ldr	r3, [r3, #0]
 8012998:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 801299c:	687b      	ldr	r3, [r7, #4]
 801299e:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80129a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80129a2:	3304      	adds	r3, #4
 80129a4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80129a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80129a8:	681b      	ldr	r3, [r3, #0]
 80129aa:	b29a      	uxth	r2, r3
 80129ac:	687b      	ldr	r3, [r7, #4]
 80129ae:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80129b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80129b2:	681b      	ldr	r3, [r3, #0]
 80129b4:	0c1b      	lsrs	r3, r3, #16
 80129b6:	f003 020f 	and.w	r2, r3, #15
 80129ba:	687b      	ldr	r3, [r7, #4]
 80129bc:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80129be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80129c0:	681b      	ldr	r3, [r3, #0]
 80129c2:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80129c6:	687b      	ldr	r3, [r7, #4]
 80129c8:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80129ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80129cc:	681b      	ldr	r3, [r3, #0]
 80129ce:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80129d2:	687b      	ldr	r3, [r7, #4]
 80129d4:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80129d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80129d8:	681b      	ldr	r3, [r3, #0]
 80129da:	0e1b      	lsrs	r3, r3, #24
 80129dc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80129e0:	687b      	ldr	r3, [r7, #4]
 80129e2:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80129e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80129e6:	681b      	ldr	r3, [r3, #0]
 80129e8:	0fda      	lsrs	r2, r3, #31
 80129ea:	687b      	ldr	r3, [r7, #4]
 80129ec:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80129ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80129f0:	3304      	adds	r3, #4
 80129f2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80129f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80129f6:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80129f8:	2300      	movs	r3, #0
 80129fa:	623b      	str	r3, [r7, #32]
 80129fc:	e00a      	b.n	8012a14 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80129fe:	697a      	ldr	r2, [r7, #20]
 8012a00:	6a3b      	ldr	r3, [r7, #32]
 8012a02:	441a      	add	r2, r3
 8012a04:	6839      	ldr	r1, [r7, #0]
 8012a06:	6a3b      	ldr	r3, [r7, #32]
 8012a08:	440b      	add	r3, r1
 8012a0a:	7812      	ldrb	r2, [r2, #0]
 8012a0c:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8012a0e:	6a3b      	ldr	r3, [r7, #32]
 8012a10:	3301      	adds	r3, #1
 8012a12:	623b      	str	r3, [r7, #32]
 8012a14:	687b      	ldr	r3, [r7, #4]
 8012a16:	68db      	ldr	r3, [r3, #12]
 8012a18:	4a1f      	ldr	r2, [pc, #124]	@ (8012a98 <HAL_FDCAN_GetRxMessage+0x2d4>)
 8012a1a:	5cd3      	ldrb	r3, [r2, r3]
 8012a1c:	461a      	mov	r2, r3
 8012a1e:	6a3b      	ldr	r3, [r7, #32]
 8012a20:	4293      	cmp	r3, r2
 8012a22:	d3ec      	bcc.n	80129fe <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8012a24:	68bb      	ldr	r3, [r7, #8]
 8012a26:	2b40      	cmp	r3, #64	@ 0x40
 8012a28:	d105      	bne.n	8012a36 <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8012a2a:	68fb      	ldr	r3, [r7, #12]
 8012a2c:	681b      	ldr	r3, [r3, #0]
 8012a2e:	69fa      	ldr	r2, [r7, #28]
 8012a30:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 8012a34:	e01e      	b.n	8012a74 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8012a36:	68bb      	ldr	r3, [r7, #8]
 8012a38:	2b41      	cmp	r3, #65	@ 0x41
 8012a3a:	d105      	bne.n	8012a48 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8012a3c:	68fb      	ldr	r3, [r7, #12]
 8012a3e:	681b      	ldr	r3, [r3, #0]
 8012a40:	69fa      	ldr	r2, [r7, #28]
 8012a42:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 8012a46:	e015      	b.n	8012a74 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 8012a48:	68bb      	ldr	r3, [r7, #8]
 8012a4a:	2b1f      	cmp	r3, #31
 8012a4c:	d808      	bhi.n	8012a60 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 8012a4e:	68fb      	ldr	r3, [r7, #12]
 8012a50:	681b      	ldr	r3, [r3, #0]
 8012a52:	2101      	movs	r1, #1
 8012a54:	68ba      	ldr	r2, [r7, #8]
 8012a56:	fa01 f202 	lsl.w	r2, r1, r2
 8012a5a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8012a5e:	e009      	b.n	8012a74 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8012a60:	68bb      	ldr	r3, [r7, #8]
 8012a62:	f003 021f 	and.w	r2, r3, #31
 8012a66:	68fb      	ldr	r3, [r7, #12]
 8012a68:	681b      	ldr	r3, [r3, #0]
 8012a6a:	2101      	movs	r1, #1
 8012a6c:	fa01 f202 	lsl.w	r2, r1, r2
 8012a70:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8012a74:	2300      	movs	r3, #0
 8012a76:	e008      	b.n	8012a8a <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8012a78:	68fb      	ldr	r3, [r7, #12]
 8012a7a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8012a7e:	f043 0208 	orr.w	r2, r3, #8
 8012a82:	68fb      	ldr	r3, [r7, #12]
 8012a84:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8012a88:	2301      	movs	r3, #1
  }
}
 8012a8a:	4618      	mov	r0, r3
 8012a8c:	372c      	adds	r7, #44	@ 0x2c
 8012a8e:	46bd      	mov	sp, r7
 8012a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a94:	4770      	bx	lr
 8012a96:	bf00      	nop
 8012a98:	08022c44 	.word	0x08022c44

08012a9c <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8012a9c:	b480      	push	{r7}
 8012a9e:	b087      	sub	sp, #28
 8012aa0:	af00      	add	r7, sp, #0
 8012aa2:	60f8      	str	r0, [r7, #12]
 8012aa4:	60b9      	str	r1, [r7, #8]
 8012aa6:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8012aa8:	68fb      	ldr	r3, [r7, #12]
 8012aaa:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8012aae:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8012ab0:	7dfb      	ldrb	r3, [r7, #23]
 8012ab2:	2b01      	cmp	r3, #1
 8012ab4:	d002      	beq.n	8012abc <HAL_FDCAN_ActivateNotification+0x20>
 8012ab6:	7dfb      	ldrb	r3, [r7, #23]
 8012ab8:	2b02      	cmp	r3, #2
 8012aba:	d155      	bne.n	8012b68 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8012abc:	68fb      	ldr	r3, [r7, #12]
 8012abe:	681b      	ldr	r3, [r3, #0]
 8012ac0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8012ac2:	68bb      	ldr	r3, [r7, #8]
 8012ac4:	4013      	ands	r3, r2
 8012ac6:	2b00      	cmp	r3, #0
 8012ac8:	d108      	bne.n	8012adc <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8012aca:	68fb      	ldr	r3, [r7, #12]
 8012acc:	681b      	ldr	r3, [r3, #0]
 8012ace:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8012ad0:	68fb      	ldr	r3, [r7, #12]
 8012ad2:	681b      	ldr	r3, [r3, #0]
 8012ad4:	f042 0201 	orr.w	r2, r2, #1
 8012ad8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8012ada:	e014      	b.n	8012b06 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8012adc:	68fb      	ldr	r3, [r7, #12]
 8012ade:	681b      	ldr	r3, [r3, #0]
 8012ae0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8012ae2:	68bb      	ldr	r3, [r7, #8]
 8012ae4:	4013      	ands	r3, r2
 8012ae6:	68ba      	ldr	r2, [r7, #8]
 8012ae8:	429a      	cmp	r2, r3
 8012aea:	d108      	bne.n	8012afe <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8012aec:	68fb      	ldr	r3, [r7, #12]
 8012aee:	681b      	ldr	r3, [r3, #0]
 8012af0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8012af2:	68fb      	ldr	r3, [r7, #12]
 8012af4:	681b      	ldr	r3, [r3, #0]
 8012af6:	f042 0202 	orr.w	r2, r2, #2
 8012afa:	65da      	str	r2, [r3, #92]	@ 0x5c
 8012afc:	e003      	b.n	8012b06 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8012afe:	68fb      	ldr	r3, [r7, #12]
 8012b00:	681b      	ldr	r3, [r3, #0]
 8012b02:	2203      	movs	r2, #3
 8012b04:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8012b06:	68bb      	ldr	r3, [r7, #8]
 8012b08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8012b0c:	2b00      	cmp	r3, #0
 8012b0e:	d009      	beq.n	8012b24 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8012b10:	68fb      	ldr	r3, [r7, #12]
 8012b12:	681b      	ldr	r3, [r3, #0]
 8012b14:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8012b18:	68fb      	ldr	r3, [r7, #12]
 8012b1a:	681b      	ldr	r3, [r3, #0]
 8012b1c:	687a      	ldr	r2, [r7, #4]
 8012b1e:	430a      	orrs	r2, r1
 8012b20:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8012b24:	68bb      	ldr	r3, [r7, #8]
 8012b26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8012b2a:	2b00      	cmp	r3, #0
 8012b2c:	d009      	beq.n	8012b42 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8012b2e:	68fb      	ldr	r3, [r7, #12]
 8012b30:	681b      	ldr	r3, [r3, #0]
 8012b32:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 8012b36:	68fb      	ldr	r3, [r7, #12]
 8012b38:	681b      	ldr	r3, [r3, #0]
 8012b3a:	687a      	ldr	r2, [r7, #4]
 8012b3c:	430a      	orrs	r2, r1
 8012b3e:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8012b42:	68fb      	ldr	r3, [r7, #12]
 8012b44:	681b      	ldr	r3, [r3, #0]
 8012b46:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8012b48:	68ba      	ldr	r2, [r7, #8]
 8012b4a:	4b0f      	ldr	r3, [pc, #60]	@ (8012b88 <HAL_FDCAN_ActivateNotification+0xec>)
 8012b4c:	4013      	ands	r3, r2
 8012b4e:	68fa      	ldr	r2, [r7, #12]
 8012b50:	6812      	ldr	r2, [r2, #0]
 8012b52:	430b      	orrs	r3, r1
 8012b54:	6553      	str	r3, [r2, #84]	@ 0x54
 8012b56:	4b0d      	ldr	r3, [pc, #52]	@ (8012b8c <HAL_FDCAN_ActivateNotification+0xf0>)
 8012b58:	695a      	ldr	r2, [r3, #20]
 8012b5a:	68bb      	ldr	r3, [r7, #8]
 8012b5c:	0f9b      	lsrs	r3, r3, #30
 8012b5e:	490b      	ldr	r1, [pc, #44]	@ (8012b8c <HAL_FDCAN_ActivateNotification+0xf0>)
 8012b60:	4313      	orrs	r3, r2
 8012b62:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8012b64:	2300      	movs	r3, #0
 8012b66:	e008      	b.n	8012b7a <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8012b68:	68fb      	ldr	r3, [r7, #12]
 8012b6a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8012b6e:	f043 0202 	orr.w	r2, r3, #2
 8012b72:	68fb      	ldr	r3, [r7, #12]
 8012b74:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8012b78:	2301      	movs	r3, #1
  }
}
 8012b7a:	4618      	mov	r0, r3
 8012b7c:	371c      	adds	r7, #28
 8012b7e:	46bd      	mov	sp, r7
 8012b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b84:	4770      	bx	lr
 8012b86:	bf00      	nop
 8012b88:	3fcfffff 	.word	0x3fcfffff
 8012b8c:	4000a800 	.word	0x4000a800

08012b90 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8012b90:	b580      	push	{r7, lr}
 8012b92:	b096      	sub	sp, #88	@ 0x58
 8012b94:	af00      	add	r7, sp, #0
 8012b96:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8012b98:	4b9a      	ldr	r3, [pc, #616]	@ (8012e04 <HAL_FDCAN_IRQHandler+0x274>)
 8012b9a:	691b      	ldr	r3, [r3, #16]
 8012b9c:	079b      	lsls	r3, r3, #30
 8012b9e:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8012ba0:	4b98      	ldr	r3, [pc, #608]	@ (8012e04 <HAL_FDCAN_IRQHandler+0x274>)
 8012ba2:	695b      	ldr	r3, [r3, #20]
 8012ba4:	079b      	lsls	r3, r3, #30
 8012ba6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8012ba8:	4013      	ands	r3, r2
 8012baa:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8012bac:	687b      	ldr	r3, [r7, #4]
 8012bae:	681b      	ldr	r3, [r3, #0]
 8012bb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012bb2:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8012bb6:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8012bb8:	687b      	ldr	r3, [r7, #4]
 8012bba:	681b      	ldr	r3, [r3, #0]
 8012bbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012bbe:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8012bc0:	4013      	ands	r3, r2
 8012bc2:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8012bc4:	687b      	ldr	r3, [r7, #4]
 8012bc6:	681b      	ldr	r3, [r3, #0]
 8012bc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012bca:	f003 030f 	and.w	r3, r3, #15
 8012bce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8012bd0:	687b      	ldr	r3, [r7, #4]
 8012bd2:	681b      	ldr	r3, [r3, #0]
 8012bd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012bd6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8012bd8:	4013      	ands	r3, r2
 8012bda:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8012bdc:	687b      	ldr	r3, [r7, #4]
 8012bde:	681b      	ldr	r3, [r3, #0]
 8012be0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012be2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8012be6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 8012be8:	687b      	ldr	r3, [r7, #4]
 8012bea:	681b      	ldr	r3, [r3, #0]
 8012bec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012bee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012bf0:	4013      	ands	r3, r2
 8012bf2:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8012bf4:	687b      	ldr	r3, [r7, #4]
 8012bf6:	681b      	ldr	r3, [r3, #0]
 8012bf8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012bfa:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 8012bfe:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8012c00:	687b      	ldr	r3, [r7, #4]
 8012c02:	681b      	ldr	r3, [r3, #0]
 8012c04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012c06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012c08:	4013      	ands	r3, r2
 8012c0a:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8012c0c:	687b      	ldr	r3, [r7, #4]
 8012c0e:	681b      	ldr	r3, [r3, #0]
 8012c10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012c12:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 8012c16:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8012c18:	687b      	ldr	r3, [r7, #4]
 8012c1a:	681b      	ldr	r3, [r3, #0]
 8012c1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012c1e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012c20:	4013      	ands	r3, r2
 8012c22:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 8012c24:	687b      	ldr	r3, [r7, #4]
 8012c26:	681b      	ldr	r3, [r3, #0]
 8012c28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012c2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 8012c2c:	687b      	ldr	r3, [r7, #4]
 8012c2e:	681b      	ldr	r3, [r3, #0]
 8012c30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012c32:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8012c34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012c36:	0a1b      	lsrs	r3, r3, #8
 8012c38:	f003 0301 	and.w	r3, r3, #1
 8012c3c:	2b00      	cmp	r3, #0
 8012c3e:	d010      	beq.n	8012c62 <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8012c40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012c42:	0a1b      	lsrs	r3, r3, #8
 8012c44:	f003 0301 	and.w	r3, r3, #1
 8012c48:	2b00      	cmp	r3, #0
 8012c4a:	d00a      	beq.n	8012c62 <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8012c4c:	687b      	ldr	r3, [r7, #4]
 8012c4e:	681b      	ldr	r3, [r3, #0]
 8012c50:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8012c54:	651a      	str	r2, [r3, #80]	@ 0x50
 8012c56:	4b6b      	ldr	r3, [pc, #428]	@ (8012e04 <HAL_FDCAN_IRQHandler+0x274>)
 8012c58:	2200      	movs	r2, #0
 8012c5a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8012c5c:	6878      	ldr	r0, [r7, #4]
 8012c5e:	f000 fa49 	bl	80130f4 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8012c62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012c64:	0a9b      	lsrs	r3, r3, #10
 8012c66:	f003 0301 	and.w	r3, r3, #1
 8012c6a:	2b00      	cmp	r3, #0
 8012c6c:	d01d      	beq.n	8012caa <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8012c6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012c70:	0a9b      	lsrs	r3, r3, #10
 8012c72:	f003 0301 	and.w	r3, r3, #1
 8012c76:	2b00      	cmp	r3, #0
 8012c78:	d017      	beq.n	8012caa <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8012c7a:	687b      	ldr	r3, [r7, #4]
 8012c7c:	681b      	ldr	r3, [r3, #0]
 8012c7e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8012c82:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	681b      	ldr	r3, [r3, #0]
 8012c88:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8012c8c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012c8e:	4013      	ands	r3, r2
 8012c90:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8012c92:	687b      	ldr	r3, [r7, #4]
 8012c94:	681b      	ldr	r3, [r3, #0]
 8012c96:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8012c9a:	651a      	str	r2, [r3, #80]	@ 0x50
 8012c9c:	4b59      	ldr	r3, [pc, #356]	@ (8012e04 <HAL_FDCAN_IRQHandler+0x274>)
 8012c9e:	2200      	movs	r2, #0
 8012ca0:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8012ca2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8012ca4:	6878      	ldr	r0, [r7, #4]
 8012ca6:	f000 f9fc 	bl	80130a2 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 8012caa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012cac:	2b00      	cmp	r3, #0
 8012cae:	d00d      	beq.n	8012ccc <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8012cb0:	687b      	ldr	r3, [r7, #4]
 8012cb2:	681a      	ldr	r2, [r3, #0]
 8012cb4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8012cb6:	4b54      	ldr	r3, [pc, #336]	@ (8012e08 <HAL_FDCAN_IRQHandler+0x278>)
 8012cb8:	400b      	ands	r3, r1
 8012cba:	6513      	str	r3, [r2, #80]	@ 0x50
 8012cbc:	4a51      	ldr	r2, [pc, #324]	@ (8012e04 <HAL_FDCAN_IRQHandler+0x274>)
 8012cbe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012cc0:	0f9b      	lsrs	r3, r3, #30
 8012cc2:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8012cc4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8012cc6:	6878      	ldr	r0, [r7, #4]
 8012cc8:	f000 f9c0 	bl	801304c <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8012ccc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012cce:	2b00      	cmp	r3, #0
 8012cd0:	d00d      	beq.n	8012cee <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8012cd2:	687b      	ldr	r3, [r7, #4]
 8012cd4:	681a      	ldr	r2, [r3, #0]
 8012cd6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8012cd8:	4b4b      	ldr	r3, [pc, #300]	@ (8012e08 <HAL_FDCAN_IRQHandler+0x278>)
 8012cda:	400b      	ands	r3, r1
 8012cdc:	6513      	str	r3, [r2, #80]	@ 0x50
 8012cde:	4a49      	ldr	r2, [pc, #292]	@ (8012e04 <HAL_FDCAN_IRQHandler+0x274>)
 8012ce0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012ce2:	0f9b      	lsrs	r3, r3, #30
 8012ce4:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8012ce6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8012ce8:	6878      	ldr	r0, [r7, #4]
 8012cea:	f000 f9ba 	bl	8013062 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8012cee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012cf0:	2b00      	cmp	r3, #0
 8012cf2:	d00d      	beq.n	8012d10 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8012cf4:	687b      	ldr	r3, [r7, #4]
 8012cf6:	681a      	ldr	r2, [r3, #0]
 8012cf8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8012cfa:	4b43      	ldr	r3, [pc, #268]	@ (8012e08 <HAL_FDCAN_IRQHandler+0x278>)
 8012cfc:	400b      	ands	r3, r1
 8012cfe:	6513      	str	r3, [r2, #80]	@ 0x50
 8012d00:	4a40      	ldr	r2, [pc, #256]	@ (8012e04 <HAL_FDCAN_IRQHandler+0x274>)
 8012d02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012d04:	0f9b      	lsrs	r3, r3, #30
 8012d06:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8012d08:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8012d0a:	6878      	ldr	r0, [r7, #4]
 8012d0c:	f7f8 f998 	bl	800b040 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8012d10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012d12:	2b00      	cmp	r3, #0
 8012d14:	d00d      	beq.n	8012d32 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8012d16:	687b      	ldr	r3, [r7, #4]
 8012d18:	681a      	ldr	r2, [r3, #0]
 8012d1a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8012d1c:	4b3a      	ldr	r3, [pc, #232]	@ (8012e08 <HAL_FDCAN_IRQHandler+0x278>)
 8012d1e:	400b      	ands	r3, r1
 8012d20:	6513      	str	r3, [r2, #80]	@ 0x50
 8012d22:	4a38      	ldr	r2, [pc, #224]	@ (8012e04 <HAL_FDCAN_IRQHandler+0x274>)
 8012d24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012d26:	0f9b      	lsrs	r3, r3, #30
 8012d28:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8012d2a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8012d2c:	6878      	ldr	r0, [r7, #4]
 8012d2e:	f7f8 f994 	bl	800b05a <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8012d32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012d34:	0adb      	lsrs	r3, r3, #11
 8012d36:	f003 0301 	and.w	r3, r3, #1
 8012d3a:	2b00      	cmp	r3, #0
 8012d3c:	d010      	beq.n	8012d60 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8012d3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012d40:	0adb      	lsrs	r3, r3, #11
 8012d42:	f003 0301 	and.w	r3, r3, #1
 8012d46:	2b00      	cmp	r3, #0
 8012d48:	d00a      	beq.n	8012d60 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8012d4a:	687b      	ldr	r3, [r7, #4]
 8012d4c:	681b      	ldr	r3, [r3, #0]
 8012d4e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8012d52:	651a      	str	r2, [r3, #80]	@ 0x50
 8012d54:	4b2b      	ldr	r3, [pc, #172]	@ (8012e04 <HAL_FDCAN_IRQHandler+0x274>)
 8012d56:	2200      	movs	r2, #0
 8012d58:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8012d5a:	6878      	ldr	r0, [r7, #4]
 8012d5c:	f000 f98c 	bl	8013078 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8012d60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012d62:	0a5b      	lsrs	r3, r3, #9
 8012d64:	f003 0301 	and.w	r3, r3, #1
 8012d68:	2b00      	cmp	r3, #0
 8012d6a:	d01d      	beq.n	8012da8 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8012d6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012d6e:	0a5b      	lsrs	r3, r3, #9
 8012d70:	f003 0301 	and.w	r3, r3, #1
 8012d74:	2b00      	cmp	r3, #0
 8012d76:	d017      	beq.n	8012da8 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8012d78:	687b      	ldr	r3, [r7, #4]
 8012d7a:	681b      	ldr	r3, [r3, #0]
 8012d7c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8012d80:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8012d82:	687b      	ldr	r3, [r7, #4]
 8012d84:	681b      	ldr	r3, [r3, #0]
 8012d86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8012d8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012d8c:	4013      	ands	r3, r2
 8012d8e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8012d90:	687b      	ldr	r3, [r7, #4]
 8012d92:	681b      	ldr	r3, [r3, #0]
 8012d94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012d98:	651a      	str	r2, [r3, #80]	@ 0x50
 8012d9a:	4b1a      	ldr	r3, [pc, #104]	@ (8012e04 <HAL_FDCAN_IRQHandler+0x274>)
 8012d9c:	2200      	movs	r2, #0
 8012d9e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8012da0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8012da2:	6878      	ldr	r0, [r7, #4]
 8012da4:	f000 f972 	bl	801308c <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8012da8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012daa:	0cdb      	lsrs	r3, r3, #19
 8012dac:	f003 0301 	and.w	r3, r3, #1
 8012db0:	2b00      	cmp	r3, #0
 8012db2:	d010      	beq.n	8012dd6 <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8012db4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012db6:	0cdb      	lsrs	r3, r3, #19
 8012db8:	f003 0301 	and.w	r3, r3, #1
 8012dbc:	2b00      	cmp	r3, #0
 8012dbe:	d00a      	beq.n	8012dd6 <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8012dc0:	687b      	ldr	r3, [r7, #4]
 8012dc2:	681b      	ldr	r3, [r3, #0]
 8012dc4:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8012dc8:	651a      	str	r2, [r3, #80]	@ 0x50
 8012dca:	4b0e      	ldr	r3, [pc, #56]	@ (8012e04 <HAL_FDCAN_IRQHandler+0x274>)
 8012dcc:	2200      	movs	r2, #0
 8012dce:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8012dd0:	6878      	ldr	r0, [r7, #4]
 8012dd2:	f000 f971 	bl	80130b8 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8012dd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012dd8:	0c1b      	lsrs	r3, r3, #16
 8012dda:	f003 0301 	and.w	r3, r3, #1
 8012dde:	2b00      	cmp	r3, #0
 8012de0:	d016      	beq.n	8012e10 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8012de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012de4:	0c1b      	lsrs	r3, r3, #16
 8012de6:	f003 0301 	and.w	r3, r3, #1
 8012dea:	2b00      	cmp	r3, #0
 8012dec:	d010      	beq.n	8012e10 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8012dee:	687b      	ldr	r3, [r7, #4]
 8012df0:	681b      	ldr	r3, [r3, #0]
 8012df2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8012df6:	651a      	str	r2, [r3, #80]	@ 0x50
 8012df8:	4b02      	ldr	r3, [pc, #8]	@ (8012e04 <HAL_FDCAN_IRQHandler+0x274>)
 8012dfa:	2200      	movs	r2, #0
 8012dfc:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8012dfe:	6878      	ldr	r0, [r7, #4]
 8012e00:	e004      	b.n	8012e0c <HAL_FDCAN_IRQHandler+0x27c>
 8012e02:	bf00      	nop
 8012e04:	4000a800 	.word	0x4000a800
 8012e08:	3fcfffff 	.word	0x3fcfffff
 8012e0c:	f000 f95e 	bl	80130cc <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8012e10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012e12:	0c9b      	lsrs	r3, r3, #18
 8012e14:	f003 0301 	and.w	r3, r3, #1
 8012e18:	2b00      	cmp	r3, #0
 8012e1a:	d010      	beq.n	8012e3e <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8012e1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012e1e:	0c9b      	lsrs	r3, r3, #18
 8012e20:	f003 0301 	and.w	r3, r3, #1
 8012e24:	2b00      	cmp	r3, #0
 8012e26:	d00a      	beq.n	8012e3e <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8012e28:	687b      	ldr	r3, [r7, #4]
 8012e2a:	681b      	ldr	r3, [r3, #0]
 8012e2c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8012e30:	651a      	str	r2, [r3, #80]	@ 0x50
 8012e32:	4b83      	ldr	r3, [pc, #524]	@ (8013040 <HAL_FDCAN_IRQHandler+0x4b0>)
 8012e34:	2200      	movs	r2, #0
 8012e36:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8012e38:	6878      	ldr	r0, [r7, #4]
 8012e3a:	f000 f951 	bl	80130e0 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8012e3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012e40:	0c5b      	lsrs	r3, r3, #17
 8012e42:	f003 0301 	and.w	r3, r3, #1
 8012e46:	2b00      	cmp	r3, #0
 8012e48:	d015      	beq.n	8012e76 <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8012e4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012e4c:	0c5b      	lsrs	r3, r3, #17
 8012e4e:	f003 0301 	and.w	r3, r3, #1
 8012e52:	2b00      	cmp	r3, #0
 8012e54:	d00f      	beq.n	8012e76 <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8012e56:	687b      	ldr	r3, [r7, #4]
 8012e58:	681b      	ldr	r3, [r3, #0]
 8012e5a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8012e5e:	651a      	str	r2, [r3, #80]	@ 0x50
 8012e60:	4b77      	ldr	r3, [pc, #476]	@ (8013040 <HAL_FDCAN_IRQHandler+0x4b0>)
 8012e62:	2200      	movs	r2, #0
 8012e64:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8012e66:	687b      	ldr	r3, [r7, #4]
 8012e68:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8012e6c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8012e70:	687b      	ldr	r3, [r7, #4]
 8012e72:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8012e76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012e78:	2b00      	cmp	r3, #0
 8012e7a:	d00d      	beq.n	8012e98 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8012e7c:	687b      	ldr	r3, [r7, #4]
 8012e7e:	681a      	ldr	r2, [r3, #0]
 8012e80:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8012e82:	4b70      	ldr	r3, [pc, #448]	@ (8013044 <HAL_FDCAN_IRQHandler+0x4b4>)
 8012e84:	400b      	ands	r3, r1
 8012e86:	6513      	str	r3, [r2, #80]	@ 0x50
 8012e88:	4a6d      	ldr	r2, [pc, #436]	@ (8013040 <HAL_FDCAN_IRQHandler+0x4b0>)
 8012e8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012e8c:	0f9b      	lsrs	r3, r3, #30
 8012e8e:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8012e90:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8012e92:	6878      	ldr	r0, [r7, #4]
 8012e94:	f000 f942 	bl	801311c <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8012e98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012e9a:	2b00      	cmp	r3, #0
 8012e9c:	d011      	beq.n	8012ec2 <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8012e9e:	687b      	ldr	r3, [r7, #4]
 8012ea0:	681a      	ldr	r2, [r3, #0]
 8012ea2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8012ea4:	4b67      	ldr	r3, [pc, #412]	@ (8013044 <HAL_FDCAN_IRQHandler+0x4b4>)
 8012ea6:	400b      	ands	r3, r1
 8012ea8:	6513      	str	r3, [r2, #80]	@ 0x50
 8012eaa:	4a65      	ldr	r2, [pc, #404]	@ (8013040 <HAL_FDCAN_IRQHandler+0x4b0>)
 8012eac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012eae:	0f9b      	lsrs	r3, r3, #30
 8012eb0:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8012eb2:	687b      	ldr	r3, [r7, #4]
 8012eb4:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8012eb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012eba:	431a      	orrs	r2, r3
 8012ebc:	687b      	ldr	r3, [r7, #4]
 8012ebe:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8012ec2:	687b      	ldr	r3, [r7, #4]
 8012ec4:	681b      	ldr	r3, [r3, #0]
 8012ec6:	4a60      	ldr	r2, [pc, #384]	@ (8013048 <HAL_FDCAN_IRQHandler+0x4b8>)
 8012ec8:	4293      	cmp	r3, r2
 8012eca:	f040 80ac 	bne.w	8013026 <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8012ece:	687b      	ldr	r3, [r7, #4]
 8012ed0:	685b      	ldr	r3, [r3, #4]
 8012ed2:	689b      	ldr	r3, [r3, #8]
 8012ed4:	f003 0303 	and.w	r3, r3, #3
 8012ed8:	2b00      	cmp	r3, #0
 8012eda:	f000 80a4 	beq.w	8013026 <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8012ede:	687b      	ldr	r3, [r7, #4]
 8012ee0:	685b      	ldr	r3, [r3, #4]
 8012ee2:	6a1b      	ldr	r3, [r3, #32]
 8012ee4:	f003 030f 	and.w	r3, r3, #15
 8012ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8012eea:	687b      	ldr	r3, [r7, #4]
 8012eec:	685b      	ldr	r3, [r3, #4]
 8012eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012ef0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012ef2:	4013      	ands	r3, r2
 8012ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8012ef6:	687b      	ldr	r3, [r7, #4]
 8012ef8:	685b      	ldr	r3, [r3, #4]
 8012efa:	6a1b      	ldr	r3, [r3, #32]
 8012efc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8012f00:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8012f02:	687b      	ldr	r3, [r7, #4]
 8012f04:	685b      	ldr	r3, [r3, #4]
 8012f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012f08:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012f0a:	4013      	ands	r3, r2
 8012f0c:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8012f0e:	687b      	ldr	r3, [r7, #4]
 8012f10:	685b      	ldr	r3, [r3, #4]
 8012f12:	6a1b      	ldr	r3, [r3, #32]
 8012f14:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8012f18:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8012f1a:	687b      	ldr	r3, [r7, #4]
 8012f1c:	685b      	ldr	r3, [r3, #4]
 8012f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012f20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012f22:	4013      	ands	r3, r2
 8012f24:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8012f26:	687b      	ldr	r3, [r7, #4]
 8012f28:	685b      	ldr	r3, [r3, #4]
 8012f2a:	6a1b      	ldr	r3, [r3, #32]
 8012f2c:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8012f30:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8012f32:	687b      	ldr	r3, [r7, #4]
 8012f34:	685b      	ldr	r3, [r3, #4]
 8012f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012f38:	6a3a      	ldr	r2, [r7, #32]
 8012f3a:	4013      	ands	r3, r2
 8012f3c:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8012f3e:	687b      	ldr	r3, [r7, #4]
 8012f40:	685b      	ldr	r3, [r3, #4]
 8012f42:	6a1b      	ldr	r3, [r3, #32]
 8012f44:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8012f48:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8012f4a:	687b      	ldr	r3, [r7, #4]
 8012f4c:	685b      	ldr	r3, [r3, #4]
 8012f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012f50:	69fa      	ldr	r2, [r7, #28]
 8012f52:	4013      	ands	r3, r2
 8012f54:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8012f56:	687b      	ldr	r3, [r7, #4]
 8012f58:	685b      	ldr	r3, [r3, #4]
 8012f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012f5c:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 8012f5e:	687b      	ldr	r3, [r7, #4]
 8012f60:	685b      	ldr	r3, [r3, #4]
 8012f62:	6a1b      	ldr	r3, [r3, #32]
 8012f64:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8012f66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012f68:	2b00      	cmp	r3, #0
 8012f6a:	d007      	beq.n	8012f7c <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8012f6c:	687b      	ldr	r3, [r7, #4]
 8012f6e:	685b      	ldr	r3, [r3, #4]
 8012f70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012f72:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8012f74:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8012f76:	6878      	ldr	r0, [r7, #4]
 8012f78:	f000 f8db 	bl	8013132 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8012f7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012f7e:	2b00      	cmp	r3, #0
 8012f80:	d007      	beq.n	8012f92 <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8012f82:	687b      	ldr	r3, [r7, #4]
 8012f84:	685b      	ldr	r3, [r3, #4]
 8012f86:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012f88:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8012f8a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8012f8c:	6878      	ldr	r0, [r7, #4]
 8012f8e:	f000 f8db 	bl	8013148 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8012f92:	69bb      	ldr	r3, [r7, #24]
 8012f94:	099b      	lsrs	r3, r3, #6
 8012f96:	f003 0301 	and.w	r3, r3, #1
 8012f9a:	2b00      	cmp	r3, #0
 8012f9c:	d01a      	beq.n	8012fd4 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8012f9e:	697b      	ldr	r3, [r7, #20]
 8012fa0:	099b      	lsrs	r3, r3, #6
 8012fa2:	f003 0301 	and.w	r3, r3, #1
 8012fa6:	2b00      	cmp	r3, #0
 8012fa8:	d014      	beq.n	8012fd4 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8012faa:	687b      	ldr	r3, [r7, #4]
 8012fac:	685b      	ldr	r3, [r3, #4]
 8012fae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012fb0:	0c1b      	lsrs	r3, r3, #16
 8012fb2:	b29b      	uxth	r3, r3
 8012fb4:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8012fb6:	687b      	ldr	r3, [r7, #4]
 8012fb8:	685b      	ldr	r3, [r3, #4]
 8012fba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012fbc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8012fc0:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8012fc2:	687b      	ldr	r3, [r7, #4]
 8012fc4:	685b      	ldr	r3, [r3, #4]
 8012fc6:	2240      	movs	r2, #64	@ 0x40
 8012fc8:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8012fca:	68fa      	ldr	r2, [r7, #12]
 8012fcc:	6939      	ldr	r1, [r7, #16]
 8012fce:	6878      	ldr	r0, [r7, #4]
 8012fd0:	f000 f8c5 	bl	801315e <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8012fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012fd6:	2b00      	cmp	r3, #0
 8012fd8:	d007      	beq.n	8012fea <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8012fda:	687b      	ldr	r3, [r7, #4]
 8012fdc:	685b      	ldr	r3, [r3, #4]
 8012fde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012fe0:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8012fe2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8012fe4:	6878      	ldr	r0, [r7, #4]
 8012fe6:	f000 f8c6 	bl	8013176 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8012fea:	6a3b      	ldr	r3, [r7, #32]
 8012fec:	2b00      	cmp	r3, #0
 8012fee:	d00b      	beq.n	8013008 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8012ff0:	687b      	ldr	r3, [r7, #4]
 8012ff2:	685b      	ldr	r3, [r3, #4]
 8012ff4:	6a3a      	ldr	r2, [r7, #32]
 8012ff6:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8012ff8:	687b      	ldr	r3, [r7, #4]
 8012ffa:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8012ffe:	6a3b      	ldr	r3, [r7, #32]
 8013000:	431a      	orrs	r2, r3
 8013002:	687b      	ldr	r3, [r7, #4]
 8013004:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8013008:	69fb      	ldr	r3, [r7, #28]
 801300a:	2b00      	cmp	r3, #0
 801300c:	d00b      	beq.n	8013026 <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 801300e:	687b      	ldr	r3, [r7, #4]
 8013010:	685b      	ldr	r3, [r3, #4]
 8013012:	69fa      	ldr	r2, [r7, #28]
 8013014:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8013016:	687b      	ldr	r3, [r7, #4]
 8013018:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 801301c:	69fb      	ldr	r3, [r7, #28]
 801301e:	431a      	orrs	r2, r3
 8013020:	687b      	ldr	r3, [r7, #4]
 8013022:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8013026:	687b      	ldr	r3, [r7, #4]
 8013028:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 801302c:	2b00      	cmp	r3, #0
 801302e:	d002      	beq.n	8013036 <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8013030:	6878      	ldr	r0, [r7, #4]
 8013032:	f000 f869 	bl	8013108 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8013036:	bf00      	nop
 8013038:	3758      	adds	r7, #88	@ 0x58
 801303a:	46bd      	mov	sp, r7
 801303c:	bd80      	pop	{r7, pc}
 801303e:	bf00      	nop
 8013040:	4000a800 	.word	0x4000a800
 8013044:	3fcfffff 	.word	0x3fcfffff
 8013048:	4000a000 	.word	0x4000a000

0801304c <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 801304c:	b480      	push	{r7}
 801304e:	b083      	sub	sp, #12
 8013050:	af00      	add	r7, sp, #0
 8013052:	6078      	str	r0, [r7, #4]
 8013054:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8013056:	bf00      	nop
 8013058:	370c      	adds	r7, #12
 801305a:	46bd      	mov	sp, r7
 801305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013060:	4770      	bx	lr

08013062 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8013062:	b480      	push	{r7}
 8013064:	b083      	sub	sp, #12
 8013066:	af00      	add	r7, sp, #0
 8013068:	6078      	str	r0, [r7, #4]
 801306a:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 801306c:	bf00      	nop
 801306e:	370c      	adds	r7, #12
 8013070:	46bd      	mov	sp, r7
 8013072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013076:	4770      	bx	lr

08013078 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8013078:	b480      	push	{r7}
 801307a:	b083      	sub	sp, #12
 801307c:	af00      	add	r7, sp, #0
 801307e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8013080:	bf00      	nop
 8013082:	370c      	adds	r7, #12
 8013084:	46bd      	mov	sp, r7
 8013086:	f85d 7b04 	ldr.w	r7, [sp], #4
 801308a:	4770      	bx	lr

0801308c <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 801308c:	b480      	push	{r7}
 801308e:	b083      	sub	sp, #12
 8013090:	af00      	add	r7, sp, #0
 8013092:	6078      	str	r0, [r7, #4]
 8013094:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8013096:	bf00      	nop
 8013098:	370c      	adds	r7, #12
 801309a:	46bd      	mov	sp, r7
 801309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130a0:	4770      	bx	lr

080130a2 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80130a2:	b480      	push	{r7}
 80130a4:	b083      	sub	sp, #12
 80130a6:	af00      	add	r7, sp, #0
 80130a8:	6078      	str	r0, [r7, #4]
 80130aa:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 80130ac:	bf00      	nop
 80130ae:	370c      	adds	r7, #12
 80130b0:	46bd      	mov	sp, r7
 80130b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130b6:	4770      	bx	lr

080130b8 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80130b8:	b480      	push	{r7}
 80130ba:	b083      	sub	sp, #12
 80130bc:	af00      	add	r7, sp, #0
 80130be:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 80130c0:	bf00      	nop
 80130c2:	370c      	adds	r7, #12
 80130c4:	46bd      	mov	sp, r7
 80130c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130ca:	4770      	bx	lr

080130cc <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80130cc:	b480      	push	{r7}
 80130ce:	b083      	sub	sp, #12
 80130d0:	af00      	add	r7, sp, #0
 80130d2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 80130d4:	bf00      	nop
 80130d6:	370c      	adds	r7, #12
 80130d8:	46bd      	mov	sp, r7
 80130da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130de:	4770      	bx	lr

080130e0 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80130e0:	b480      	push	{r7}
 80130e2:	b083      	sub	sp, #12
 80130e4:	af00      	add	r7, sp, #0
 80130e6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80130e8:	bf00      	nop
 80130ea:	370c      	adds	r7, #12
 80130ec:	46bd      	mov	sp, r7
 80130ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130f2:	4770      	bx	lr

080130f4 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80130f4:	b480      	push	{r7}
 80130f6:	b083      	sub	sp, #12
 80130f8:	af00      	add	r7, sp, #0
 80130fa:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80130fc:	bf00      	nop
 80130fe:	370c      	adds	r7, #12
 8013100:	46bd      	mov	sp, r7
 8013102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013106:	4770      	bx	lr

08013108 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8013108:	b480      	push	{r7}
 801310a:	b083      	sub	sp, #12
 801310c:	af00      	add	r7, sp, #0
 801310e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8013110:	bf00      	nop
 8013112:	370c      	adds	r7, #12
 8013114:	46bd      	mov	sp, r7
 8013116:	f85d 7b04 	ldr.w	r7, [sp], #4
 801311a:	4770      	bx	lr

0801311c <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 801311c:	b480      	push	{r7}
 801311e:	b083      	sub	sp, #12
 8013120:	af00      	add	r7, sp, #0
 8013122:	6078      	str	r0, [r7, #4]
 8013124:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8013126:	bf00      	nop
 8013128:	370c      	adds	r7, #12
 801312a:	46bd      	mov	sp, r7
 801312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013130:	4770      	bx	lr

08013132 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8013132:	b480      	push	{r7}
 8013134:	b083      	sub	sp, #12
 8013136:	af00      	add	r7, sp, #0
 8013138:	6078      	str	r0, [r7, #4]
 801313a:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 801313c:	bf00      	nop
 801313e:	370c      	adds	r7, #12
 8013140:	46bd      	mov	sp, r7
 8013142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013146:	4770      	bx	lr

08013148 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8013148:	b480      	push	{r7}
 801314a:	b083      	sub	sp, #12
 801314c:	af00      	add	r7, sp, #0
 801314e:	6078      	str	r0, [r7, #4]
 8013150:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8013152:	bf00      	nop
 8013154:	370c      	adds	r7, #12
 8013156:	46bd      	mov	sp, r7
 8013158:	f85d 7b04 	ldr.w	r7, [sp], #4
 801315c:	4770      	bx	lr

0801315e <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 801315e:	b480      	push	{r7}
 8013160:	b085      	sub	sp, #20
 8013162:	af00      	add	r7, sp, #0
 8013164:	60f8      	str	r0, [r7, #12]
 8013166:	60b9      	str	r1, [r7, #8]
 8013168:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 801316a:	bf00      	nop
 801316c:	3714      	adds	r7, #20
 801316e:	46bd      	mov	sp, r7
 8013170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013174:	4770      	bx	lr

08013176 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8013176:	b480      	push	{r7}
 8013178:	b083      	sub	sp, #12
 801317a:	af00      	add	r7, sp, #0
 801317c:	6078      	str	r0, [r7, #4]
 801317e:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8013180:	bf00      	nop
 8013182:	370c      	adds	r7, #12
 8013184:	46bd      	mov	sp, r7
 8013186:	f85d 7b04 	ldr.w	r7, [sp], #4
 801318a:	4770      	bx	lr

0801318c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 801318c:	b480      	push	{r7}
 801318e:	b085      	sub	sp, #20
 8013190:	af00      	add	r7, sp, #0
 8013192:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8013194:	687b      	ldr	r3, [r7, #4]
 8013196:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013198:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 801319a:	687b      	ldr	r3, [r7, #4]
 801319c:	681b      	ldr	r3, [r3, #0]
 801319e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80131a2:	4ba7      	ldr	r3, [pc, #668]	@ (8013440 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80131a4:	4013      	ands	r3, r2
 80131a6:	68ba      	ldr	r2, [r7, #8]
 80131a8:	0091      	lsls	r1, r2, #2
 80131aa:	687a      	ldr	r2, [r7, #4]
 80131ac:	6812      	ldr	r2, [r2, #0]
 80131ae:	430b      	orrs	r3, r1
 80131b0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 80131b4:	687b      	ldr	r3, [r7, #4]
 80131b6:	681b      	ldr	r3, [r3, #0]
 80131b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80131bc:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 80131c0:	687b      	ldr	r3, [r7, #4]
 80131c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80131c4:	041a      	lsls	r2, r3, #16
 80131c6:	687b      	ldr	r3, [r7, #4]
 80131c8:	681b      	ldr	r3, [r3, #0]
 80131ca:	430a      	orrs	r2, r1
 80131cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80131d0:	687b      	ldr	r3, [r7, #4]
 80131d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80131d4:	68ba      	ldr	r2, [r7, #8]
 80131d6:	4413      	add	r3, r2
 80131d8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80131da:	687b      	ldr	r3, [r7, #4]
 80131dc:	681b      	ldr	r3, [r3, #0]
 80131de:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80131e2:	4b97      	ldr	r3, [pc, #604]	@ (8013440 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80131e4:	4013      	ands	r3, r2
 80131e6:	68ba      	ldr	r2, [r7, #8]
 80131e8:	0091      	lsls	r1, r2, #2
 80131ea:	687a      	ldr	r2, [r7, #4]
 80131ec:	6812      	ldr	r2, [r2, #0]
 80131ee:	430b      	orrs	r3, r1
 80131f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80131f4:	687b      	ldr	r3, [r7, #4]
 80131f6:	681b      	ldr	r3, [r3, #0]
 80131f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80131fc:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8013200:	687b      	ldr	r3, [r7, #4]
 8013202:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013204:	041a      	lsls	r2, r3, #16
 8013206:	687b      	ldr	r3, [r7, #4]
 8013208:	681b      	ldr	r3, [r3, #0]
 801320a:	430a      	orrs	r2, r1
 801320c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8013210:	687b      	ldr	r3, [r7, #4]
 8013212:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013214:	005b      	lsls	r3, r3, #1
 8013216:	68ba      	ldr	r2, [r7, #8]
 8013218:	4413      	add	r3, r2
 801321a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 801321c:	687b      	ldr	r3, [r7, #4]
 801321e:	681b      	ldr	r3, [r3, #0]
 8013220:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8013224:	4b86      	ldr	r3, [pc, #536]	@ (8013440 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8013226:	4013      	ands	r3, r2
 8013228:	68ba      	ldr	r2, [r7, #8]
 801322a:	0091      	lsls	r1, r2, #2
 801322c:	687a      	ldr	r2, [r7, #4]
 801322e:	6812      	ldr	r2, [r2, #0]
 8013230:	430b      	orrs	r3, r1
 8013232:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8013236:	687b      	ldr	r3, [r7, #4]
 8013238:	681b      	ldr	r3, [r3, #0]
 801323a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801323e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8013242:	687b      	ldr	r3, [r7, #4]
 8013244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013246:	041a      	lsls	r2, r3, #16
 8013248:	687b      	ldr	r3, [r7, #4]
 801324a:	681b      	ldr	r3, [r3, #0]
 801324c:	430a      	orrs	r2, r1
 801324e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8013252:	687b      	ldr	r3, [r7, #4]
 8013254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013256:	687a      	ldr	r2, [r7, #4]
 8013258:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 801325a:	fb02 f303 	mul.w	r3, r2, r3
 801325e:	68ba      	ldr	r2, [r7, #8]
 8013260:	4413      	add	r3, r2
 8013262:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8013264:	687b      	ldr	r3, [r7, #4]
 8013266:	681b      	ldr	r3, [r3, #0]
 8013268:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 801326c:	4b74      	ldr	r3, [pc, #464]	@ (8013440 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 801326e:	4013      	ands	r3, r2
 8013270:	68ba      	ldr	r2, [r7, #8]
 8013272:	0091      	lsls	r1, r2, #2
 8013274:	687a      	ldr	r2, [r7, #4]
 8013276:	6812      	ldr	r2, [r2, #0]
 8013278:	430b      	orrs	r3, r1
 801327a:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 801327e:	687b      	ldr	r3, [r7, #4]
 8013280:	681b      	ldr	r3, [r3, #0]
 8013282:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8013286:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 801328a:	687b      	ldr	r3, [r7, #4]
 801328c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801328e:	041a      	lsls	r2, r3, #16
 8013290:	687b      	ldr	r3, [r7, #4]
 8013292:	681b      	ldr	r3, [r3, #0]
 8013294:	430a      	orrs	r2, r1
 8013296:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 801329a:	687b      	ldr	r3, [r7, #4]
 801329c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801329e:	687a      	ldr	r2, [r7, #4]
 80132a0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80132a2:	fb02 f303 	mul.w	r3, r2, r3
 80132a6:	68ba      	ldr	r2, [r7, #8]
 80132a8:	4413      	add	r3, r2
 80132aa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 80132ac:	687b      	ldr	r3, [r7, #4]
 80132ae:	681b      	ldr	r3, [r3, #0]
 80132b0:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 80132b4:	4b62      	ldr	r3, [pc, #392]	@ (8013440 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80132b6:	4013      	ands	r3, r2
 80132b8:	68ba      	ldr	r2, [r7, #8]
 80132ba:	0091      	lsls	r1, r2, #2
 80132bc:	687a      	ldr	r2, [r7, #4]
 80132be:	6812      	ldr	r2, [r2, #0]
 80132c0:	430b      	orrs	r3, r1
 80132c2:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 80132c6:	687b      	ldr	r3, [r7, #4]
 80132c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80132ca:	687a      	ldr	r2, [r7, #4]
 80132cc:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80132ce:	fb02 f303 	mul.w	r3, r2, r3
 80132d2:	68ba      	ldr	r2, [r7, #8]
 80132d4:	4413      	add	r3, r2
 80132d6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80132d8:	687b      	ldr	r3, [r7, #4]
 80132da:	681b      	ldr	r3, [r3, #0]
 80132dc:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80132e0:	4b57      	ldr	r3, [pc, #348]	@ (8013440 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80132e2:	4013      	ands	r3, r2
 80132e4:	68ba      	ldr	r2, [r7, #8]
 80132e6:	0091      	lsls	r1, r2, #2
 80132e8:	687a      	ldr	r2, [r7, #4]
 80132ea:	6812      	ldr	r2, [r2, #0]
 80132ec:	430b      	orrs	r3, r1
 80132ee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80132f2:	687b      	ldr	r3, [r7, #4]
 80132f4:	681b      	ldr	r3, [r3, #0]
 80132f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80132fa:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80132fe:	687b      	ldr	r3, [r7, #4]
 8013300:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013302:	041a      	lsls	r2, r3, #16
 8013304:	687b      	ldr	r3, [r7, #4]
 8013306:	681b      	ldr	r3, [r3, #0]
 8013308:	430a      	orrs	r2, r1
 801330a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 801330e:	687b      	ldr	r3, [r7, #4]
 8013310:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013312:	005b      	lsls	r3, r3, #1
 8013314:	68ba      	ldr	r2, [r7, #8]
 8013316:	4413      	add	r3, r2
 8013318:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 801331a:	687b      	ldr	r3, [r7, #4]
 801331c:	681b      	ldr	r3, [r3, #0]
 801331e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8013322:	4b47      	ldr	r3, [pc, #284]	@ (8013440 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8013324:	4013      	ands	r3, r2
 8013326:	68ba      	ldr	r2, [r7, #8]
 8013328:	0091      	lsls	r1, r2, #2
 801332a:	687a      	ldr	r2, [r7, #4]
 801332c:	6812      	ldr	r2, [r2, #0]
 801332e:	430b      	orrs	r3, r1
 8013330:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8013334:	687b      	ldr	r3, [r7, #4]
 8013336:	681b      	ldr	r3, [r3, #0]
 8013338:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 801333c:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8013340:	687b      	ldr	r3, [r7, #4]
 8013342:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8013344:	041a      	lsls	r2, r3, #16
 8013346:	687b      	ldr	r3, [r7, #4]
 8013348:	681b      	ldr	r3, [r3, #0]
 801334a:	430a      	orrs	r2, r1
 801334c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8013350:	687b      	ldr	r3, [r7, #4]
 8013352:	681b      	ldr	r3, [r3, #0]
 8013354:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8013358:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 801335c:	687b      	ldr	r3, [r7, #4]
 801335e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8013360:	061a      	lsls	r2, r3, #24
 8013362:	687b      	ldr	r3, [r7, #4]
 8013364:	681b      	ldr	r3, [r3, #0]
 8013366:	430a      	orrs	r2, r1
 8013368:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 801336c:	687b      	ldr	r3, [r7, #4]
 801336e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8013370:	4b34      	ldr	r3, [pc, #208]	@ (8013444 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8013372:	4413      	add	r3, r2
 8013374:	009a      	lsls	r2, r3, #2
 8013376:	687b      	ldr	r3, [r7, #4]
 8013378:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 801337a:	687b      	ldr	r3, [r7, #4]
 801337c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 801337e:	687b      	ldr	r3, [r7, #4]
 8013380:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013382:	009b      	lsls	r3, r3, #2
 8013384:	441a      	add	r2, r3
 8013386:	687b      	ldr	r3, [r7, #4]
 8013388:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 801338a:	687b      	ldr	r3, [r7, #4]
 801338c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 801338e:	687b      	ldr	r3, [r7, #4]
 8013390:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013392:	00db      	lsls	r3, r3, #3
 8013394:	441a      	add	r2, r3
 8013396:	687b      	ldr	r3, [r7, #4]
 8013398:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 801339a:	687b      	ldr	r3, [r7, #4]
 801339c:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 801339e:	687b      	ldr	r3, [r7, #4]
 80133a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80133a2:	6879      	ldr	r1, [r7, #4]
 80133a4:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 80133a6:	fb01 f303 	mul.w	r3, r1, r3
 80133aa:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80133ac:	441a      	add	r2, r3
 80133ae:	687b      	ldr	r3, [r7, #4]
 80133b0:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80133b2:	687b      	ldr	r3, [r7, #4]
 80133b4:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80133b6:	687b      	ldr	r3, [r7, #4]
 80133b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80133ba:	6879      	ldr	r1, [r7, #4]
 80133bc:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 80133be:	fb01 f303 	mul.w	r3, r1, r3
 80133c2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80133c4:	441a      	add	r2, r3
 80133c6:	687b      	ldr	r3, [r7, #4]
 80133c8:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80133ca:	687b      	ldr	r3, [r7, #4]
 80133cc:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80133ce:	687b      	ldr	r3, [r7, #4]
 80133d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80133d2:	6879      	ldr	r1, [r7, #4]
 80133d4:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 80133d6:	fb01 f303 	mul.w	r3, r1, r3
 80133da:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80133dc:	441a      	add	r2, r3
 80133de:	687b      	ldr	r3, [r7, #4]
 80133e0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 80133e4:	687b      	ldr	r3, [r7, #4]
 80133e6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80133ea:	687b      	ldr	r3, [r7, #4]
 80133ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80133ee:	00db      	lsls	r3, r3, #3
 80133f0:	441a      	add	r2, r3
 80133f2:	687b      	ldr	r3, [r7, #4]
 80133f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80133f8:	687b      	ldr	r3, [r7, #4]
 80133fa:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80133fe:	687b      	ldr	r3, [r7, #4]
 8013400:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8013402:	6879      	ldr	r1, [r7, #4]
 8013404:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8013406:	fb01 f303 	mul.w	r3, r1, r3
 801340a:	009b      	lsls	r3, r3, #2
 801340c:	441a      	add	r2, r3
 801340e:	687b      	ldr	r3, [r7, #4]
 8013410:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8013414:	687b      	ldr	r3, [r7, #4]
 8013416:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 801341a:	687b      	ldr	r3, [r7, #4]
 801341c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801341e:	6879      	ldr	r1, [r7, #4]
 8013420:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8013422:	fb01 f303 	mul.w	r3, r1, r3
 8013426:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8013428:	441a      	add	r2, r3
 801342a:	687b      	ldr	r3, [r7, #4]
 801342c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8013430:	687b      	ldr	r3, [r7, #4]
 8013432:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013436:	4a04      	ldr	r2, [pc, #16]	@ (8013448 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8013438:	4293      	cmp	r3, r2
 801343a:	d915      	bls.n	8013468 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 801343c:	e006      	b.n	801344c <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 801343e:	bf00      	nop
 8013440:	ffff0003 	.word	0xffff0003
 8013444:	10002b00 	.word	0x10002b00
 8013448:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 801344c:	687b      	ldr	r3, [r7, #4]
 801344e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8013452:	f043 0220 	orr.w	r2, r3, #32
 8013456:	687b      	ldr	r3, [r7, #4]
 8013458:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 801345c:	687b      	ldr	r3, [r7, #4]
 801345e:	2203      	movs	r2, #3
 8013460:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8013464:	2301      	movs	r3, #1
 8013466:	e010      	b.n	801348a <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8013468:	687b      	ldr	r3, [r7, #4]
 801346a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801346c:	60fb      	str	r3, [r7, #12]
 801346e:	e005      	b.n	801347c <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8013470:	68fb      	ldr	r3, [r7, #12]
 8013472:	2200      	movs	r2, #0
 8013474:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8013476:	68fb      	ldr	r3, [r7, #12]
 8013478:	3304      	adds	r3, #4
 801347a:	60fb      	str	r3, [r7, #12]
 801347c:	687b      	ldr	r3, [r7, #4]
 801347e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013482:	68fa      	ldr	r2, [r7, #12]
 8013484:	429a      	cmp	r2, r3
 8013486:	d3f3      	bcc.n	8013470 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8013488:	2300      	movs	r3, #0
}
 801348a:	4618      	mov	r0, r3
 801348c:	3714      	adds	r7, #20
 801348e:	46bd      	mov	sp, r7
 8013490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013494:	4770      	bx	lr
 8013496:	bf00      	nop

08013498 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8013498:	b480      	push	{r7}
 801349a:	b089      	sub	sp, #36	@ 0x24
 801349c:	af00      	add	r7, sp, #0
 801349e:	60f8      	str	r0, [r7, #12]
 80134a0:	60b9      	str	r1, [r7, #8]
 80134a2:	607a      	str	r2, [r7, #4]
 80134a4:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80134a6:	68bb      	ldr	r3, [r7, #8]
 80134a8:	685b      	ldr	r3, [r3, #4]
 80134aa:	2b00      	cmp	r3, #0
 80134ac:	d10a      	bne.n	80134c4 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80134ae:	68bb      	ldr	r3, [r7, #8]
 80134b0:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80134b2:	68bb      	ldr	r3, [r7, #8]
 80134b4:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80134b6:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80134b8:	68bb      	ldr	r3, [r7, #8]
 80134ba:	681b      	ldr	r3, [r3, #0]
 80134bc:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80134be:	4313      	orrs	r3, r2
 80134c0:	61fb      	str	r3, [r7, #28]
 80134c2:	e00a      	b.n	80134da <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80134c4:	68bb      	ldr	r3, [r7, #8]
 80134c6:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80134c8:	68bb      	ldr	r3, [r7, #8]
 80134ca:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80134cc:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80134ce:	68bb      	ldr	r3, [r7, #8]
 80134d0:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80134d2:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80134d4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80134d8:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80134da:	68bb      	ldr	r3, [r7, #8]
 80134dc:	6a1b      	ldr	r3, [r3, #32]
 80134de:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80134e0:	68bb      	ldr	r3, [r7, #8]
 80134e2:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80134e4:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80134e6:	68bb      	ldr	r3, [r7, #8]
 80134e8:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80134ea:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80134ec:	68bb      	ldr	r3, [r7, #8]
 80134ee:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80134f0:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 80134f2:	68bb      	ldr	r3, [r7, #8]
 80134f4:	68db      	ldr	r3, [r3, #12]
 80134f6:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80134f8:	4313      	orrs	r3, r2
 80134fa:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 80134fc:	68fb      	ldr	r3, [r7, #12]
 80134fe:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8013502:	68fb      	ldr	r3, [r7, #12]
 8013504:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8013506:	6839      	ldr	r1, [r7, #0]
 8013508:	fb01 f303 	mul.w	r3, r1, r3
 801350c:	009b      	lsls	r3, r3, #2
 801350e:	4413      	add	r3, r2
 8013510:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8013512:	69bb      	ldr	r3, [r7, #24]
 8013514:	69fa      	ldr	r2, [r7, #28]
 8013516:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8013518:	69bb      	ldr	r3, [r7, #24]
 801351a:	3304      	adds	r3, #4
 801351c:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 801351e:	69bb      	ldr	r3, [r7, #24]
 8013520:	693a      	ldr	r2, [r7, #16]
 8013522:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8013524:	69bb      	ldr	r3, [r7, #24]
 8013526:	3304      	adds	r3, #4
 8013528:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 801352a:	2300      	movs	r3, #0
 801352c:	617b      	str	r3, [r7, #20]
 801352e:	e020      	b.n	8013572 <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8013530:	697b      	ldr	r3, [r7, #20]
 8013532:	3303      	adds	r3, #3
 8013534:	687a      	ldr	r2, [r7, #4]
 8013536:	4413      	add	r3, r2
 8013538:	781b      	ldrb	r3, [r3, #0]
 801353a:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 801353c:	697b      	ldr	r3, [r7, #20]
 801353e:	3302      	adds	r3, #2
 8013540:	6879      	ldr	r1, [r7, #4]
 8013542:	440b      	add	r3, r1
 8013544:	781b      	ldrb	r3, [r3, #0]
 8013546:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8013548:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 801354a:	697b      	ldr	r3, [r7, #20]
 801354c:	3301      	adds	r3, #1
 801354e:	6879      	ldr	r1, [r7, #4]
 8013550:	440b      	add	r3, r1
 8013552:	781b      	ldrb	r3, [r3, #0]
 8013554:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8013556:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8013558:	6879      	ldr	r1, [r7, #4]
 801355a:	697a      	ldr	r2, [r7, #20]
 801355c:	440a      	add	r2, r1
 801355e:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8013560:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8013562:	69bb      	ldr	r3, [r7, #24]
 8013564:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8013566:	69bb      	ldr	r3, [r7, #24]
 8013568:	3304      	adds	r3, #4
 801356a:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 801356c:	697b      	ldr	r3, [r7, #20]
 801356e:	3304      	adds	r3, #4
 8013570:	617b      	str	r3, [r7, #20]
 8013572:	68bb      	ldr	r3, [r7, #8]
 8013574:	68db      	ldr	r3, [r3, #12]
 8013576:	4a06      	ldr	r2, [pc, #24]	@ (8013590 <FDCAN_CopyMessageToRAM+0xf8>)
 8013578:	5cd3      	ldrb	r3, [r2, r3]
 801357a:	461a      	mov	r2, r3
 801357c:	697b      	ldr	r3, [r7, #20]
 801357e:	4293      	cmp	r3, r2
 8013580:	d3d6      	bcc.n	8013530 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 8013582:	bf00      	nop
 8013584:	bf00      	nop
 8013586:	3724      	adds	r7, #36	@ 0x24
 8013588:	46bd      	mov	sp, r7
 801358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801358e:	4770      	bx	lr
 8013590:	08022c44 	.word	0x08022c44

08013594 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8013594:	b480      	push	{r7}
 8013596:	b089      	sub	sp, #36	@ 0x24
 8013598:	af00      	add	r7, sp, #0
 801359a:	6078      	str	r0, [r7, #4]
 801359c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 801359e:	2300      	movs	r3, #0
 80135a0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80135a2:	4b89      	ldr	r3, [pc, #548]	@ (80137c8 <HAL_GPIO_Init+0x234>)
 80135a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80135a6:	e194      	b.n	80138d2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80135a8:	683b      	ldr	r3, [r7, #0]
 80135aa:	681a      	ldr	r2, [r3, #0]
 80135ac:	2101      	movs	r1, #1
 80135ae:	69fb      	ldr	r3, [r7, #28]
 80135b0:	fa01 f303 	lsl.w	r3, r1, r3
 80135b4:	4013      	ands	r3, r2
 80135b6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80135b8:	693b      	ldr	r3, [r7, #16]
 80135ba:	2b00      	cmp	r3, #0
 80135bc:	f000 8186 	beq.w	80138cc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80135c0:	683b      	ldr	r3, [r7, #0]
 80135c2:	685b      	ldr	r3, [r3, #4]
 80135c4:	f003 0303 	and.w	r3, r3, #3
 80135c8:	2b01      	cmp	r3, #1
 80135ca:	d005      	beq.n	80135d8 <HAL_GPIO_Init+0x44>
 80135cc:	683b      	ldr	r3, [r7, #0]
 80135ce:	685b      	ldr	r3, [r3, #4]
 80135d0:	f003 0303 	and.w	r3, r3, #3
 80135d4:	2b02      	cmp	r3, #2
 80135d6:	d130      	bne.n	801363a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80135d8:	687b      	ldr	r3, [r7, #4]
 80135da:	689b      	ldr	r3, [r3, #8]
 80135dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80135de:	69fb      	ldr	r3, [r7, #28]
 80135e0:	005b      	lsls	r3, r3, #1
 80135e2:	2203      	movs	r2, #3
 80135e4:	fa02 f303 	lsl.w	r3, r2, r3
 80135e8:	43db      	mvns	r3, r3
 80135ea:	69ba      	ldr	r2, [r7, #24]
 80135ec:	4013      	ands	r3, r2
 80135ee:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80135f0:	683b      	ldr	r3, [r7, #0]
 80135f2:	68da      	ldr	r2, [r3, #12]
 80135f4:	69fb      	ldr	r3, [r7, #28]
 80135f6:	005b      	lsls	r3, r3, #1
 80135f8:	fa02 f303 	lsl.w	r3, r2, r3
 80135fc:	69ba      	ldr	r2, [r7, #24]
 80135fe:	4313      	orrs	r3, r2
 8013600:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8013602:	687b      	ldr	r3, [r7, #4]
 8013604:	69ba      	ldr	r2, [r7, #24]
 8013606:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8013608:	687b      	ldr	r3, [r7, #4]
 801360a:	685b      	ldr	r3, [r3, #4]
 801360c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 801360e:	2201      	movs	r2, #1
 8013610:	69fb      	ldr	r3, [r7, #28]
 8013612:	fa02 f303 	lsl.w	r3, r2, r3
 8013616:	43db      	mvns	r3, r3
 8013618:	69ba      	ldr	r2, [r7, #24]
 801361a:	4013      	ands	r3, r2
 801361c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 801361e:	683b      	ldr	r3, [r7, #0]
 8013620:	685b      	ldr	r3, [r3, #4]
 8013622:	091b      	lsrs	r3, r3, #4
 8013624:	f003 0201 	and.w	r2, r3, #1
 8013628:	69fb      	ldr	r3, [r7, #28]
 801362a:	fa02 f303 	lsl.w	r3, r2, r3
 801362e:	69ba      	ldr	r2, [r7, #24]
 8013630:	4313      	orrs	r3, r2
 8013632:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8013634:	687b      	ldr	r3, [r7, #4]
 8013636:	69ba      	ldr	r2, [r7, #24]
 8013638:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 801363a:	683b      	ldr	r3, [r7, #0]
 801363c:	685b      	ldr	r3, [r3, #4]
 801363e:	f003 0303 	and.w	r3, r3, #3
 8013642:	2b03      	cmp	r3, #3
 8013644:	d017      	beq.n	8013676 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8013646:	687b      	ldr	r3, [r7, #4]
 8013648:	68db      	ldr	r3, [r3, #12]
 801364a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 801364c:	69fb      	ldr	r3, [r7, #28]
 801364e:	005b      	lsls	r3, r3, #1
 8013650:	2203      	movs	r2, #3
 8013652:	fa02 f303 	lsl.w	r3, r2, r3
 8013656:	43db      	mvns	r3, r3
 8013658:	69ba      	ldr	r2, [r7, #24]
 801365a:	4013      	ands	r3, r2
 801365c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 801365e:	683b      	ldr	r3, [r7, #0]
 8013660:	689a      	ldr	r2, [r3, #8]
 8013662:	69fb      	ldr	r3, [r7, #28]
 8013664:	005b      	lsls	r3, r3, #1
 8013666:	fa02 f303 	lsl.w	r3, r2, r3
 801366a:	69ba      	ldr	r2, [r7, #24]
 801366c:	4313      	orrs	r3, r2
 801366e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8013670:	687b      	ldr	r3, [r7, #4]
 8013672:	69ba      	ldr	r2, [r7, #24]
 8013674:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8013676:	683b      	ldr	r3, [r7, #0]
 8013678:	685b      	ldr	r3, [r3, #4]
 801367a:	f003 0303 	and.w	r3, r3, #3
 801367e:	2b02      	cmp	r3, #2
 8013680:	d123      	bne.n	80136ca <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8013682:	69fb      	ldr	r3, [r7, #28]
 8013684:	08da      	lsrs	r2, r3, #3
 8013686:	687b      	ldr	r3, [r7, #4]
 8013688:	3208      	adds	r2, #8
 801368a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801368e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8013690:	69fb      	ldr	r3, [r7, #28]
 8013692:	f003 0307 	and.w	r3, r3, #7
 8013696:	009b      	lsls	r3, r3, #2
 8013698:	220f      	movs	r2, #15
 801369a:	fa02 f303 	lsl.w	r3, r2, r3
 801369e:	43db      	mvns	r3, r3
 80136a0:	69ba      	ldr	r2, [r7, #24]
 80136a2:	4013      	ands	r3, r2
 80136a4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80136a6:	683b      	ldr	r3, [r7, #0]
 80136a8:	691a      	ldr	r2, [r3, #16]
 80136aa:	69fb      	ldr	r3, [r7, #28]
 80136ac:	f003 0307 	and.w	r3, r3, #7
 80136b0:	009b      	lsls	r3, r3, #2
 80136b2:	fa02 f303 	lsl.w	r3, r2, r3
 80136b6:	69ba      	ldr	r2, [r7, #24]
 80136b8:	4313      	orrs	r3, r2
 80136ba:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80136bc:	69fb      	ldr	r3, [r7, #28]
 80136be:	08da      	lsrs	r2, r3, #3
 80136c0:	687b      	ldr	r3, [r7, #4]
 80136c2:	3208      	adds	r2, #8
 80136c4:	69b9      	ldr	r1, [r7, #24]
 80136c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80136ca:	687b      	ldr	r3, [r7, #4]
 80136cc:	681b      	ldr	r3, [r3, #0]
 80136ce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80136d0:	69fb      	ldr	r3, [r7, #28]
 80136d2:	005b      	lsls	r3, r3, #1
 80136d4:	2203      	movs	r2, #3
 80136d6:	fa02 f303 	lsl.w	r3, r2, r3
 80136da:	43db      	mvns	r3, r3
 80136dc:	69ba      	ldr	r2, [r7, #24]
 80136de:	4013      	ands	r3, r2
 80136e0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80136e2:	683b      	ldr	r3, [r7, #0]
 80136e4:	685b      	ldr	r3, [r3, #4]
 80136e6:	f003 0203 	and.w	r2, r3, #3
 80136ea:	69fb      	ldr	r3, [r7, #28]
 80136ec:	005b      	lsls	r3, r3, #1
 80136ee:	fa02 f303 	lsl.w	r3, r2, r3
 80136f2:	69ba      	ldr	r2, [r7, #24]
 80136f4:	4313      	orrs	r3, r2
 80136f6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80136f8:	687b      	ldr	r3, [r7, #4]
 80136fa:	69ba      	ldr	r2, [r7, #24]
 80136fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80136fe:	683b      	ldr	r3, [r7, #0]
 8013700:	685b      	ldr	r3, [r3, #4]
 8013702:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8013706:	2b00      	cmp	r3, #0
 8013708:	f000 80e0 	beq.w	80138cc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 801370c:	4b2f      	ldr	r3, [pc, #188]	@ (80137cc <HAL_GPIO_Init+0x238>)
 801370e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8013712:	4a2e      	ldr	r2, [pc, #184]	@ (80137cc <HAL_GPIO_Init+0x238>)
 8013714:	f043 0302 	orr.w	r3, r3, #2
 8013718:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 801371c:	4b2b      	ldr	r3, [pc, #172]	@ (80137cc <HAL_GPIO_Init+0x238>)
 801371e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8013722:	f003 0302 	and.w	r3, r3, #2
 8013726:	60fb      	str	r3, [r7, #12]
 8013728:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 801372a:	4a29      	ldr	r2, [pc, #164]	@ (80137d0 <HAL_GPIO_Init+0x23c>)
 801372c:	69fb      	ldr	r3, [r7, #28]
 801372e:	089b      	lsrs	r3, r3, #2
 8013730:	3302      	adds	r3, #2
 8013732:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013736:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8013738:	69fb      	ldr	r3, [r7, #28]
 801373a:	f003 0303 	and.w	r3, r3, #3
 801373e:	009b      	lsls	r3, r3, #2
 8013740:	220f      	movs	r2, #15
 8013742:	fa02 f303 	lsl.w	r3, r2, r3
 8013746:	43db      	mvns	r3, r3
 8013748:	69ba      	ldr	r2, [r7, #24]
 801374a:	4013      	ands	r3, r2
 801374c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 801374e:	687b      	ldr	r3, [r7, #4]
 8013750:	4a20      	ldr	r2, [pc, #128]	@ (80137d4 <HAL_GPIO_Init+0x240>)
 8013752:	4293      	cmp	r3, r2
 8013754:	d052      	beq.n	80137fc <HAL_GPIO_Init+0x268>
 8013756:	687b      	ldr	r3, [r7, #4]
 8013758:	4a1f      	ldr	r2, [pc, #124]	@ (80137d8 <HAL_GPIO_Init+0x244>)
 801375a:	4293      	cmp	r3, r2
 801375c:	d031      	beq.n	80137c2 <HAL_GPIO_Init+0x22e>
 801375e:	687b      	ldr	r3, [r7, #4]
 8013760:	4a1e      	ldr	r2, [pc, #120]	@ (80137dc <HAL_GPIO_Init+0x248>)
 8013762:	4293      	cmp	r3, r2
 8013764:	d02b      	beq.n	80137be <HAL_GPIO_Init+0x22a>
 8013766:	687b      	ldr	r3, [r7, #4]
 8013768:	4a1d      	ldr	r2, [pc, #116]	@ (80137e0 <HAL_GPIO_Init+0x24c>)
 801376a:	4293      	cmp	r3, r2
 801376c:	d025      	beq.n	80137ba <HAL_GPIO_Init+0x226>
 801376e:	687b      	ldr	r3, [r7, #4]
 8013770:	4a1c      	ldr	r2, [pc, #112]	@ (80137e4 <HAL_GPIO_Init+0x250>)
 8013772:	4293      	cmp	r3, r2
 8013774:	d01f      	beq.n	80137b6 <HAL_GPIO_Init+0x222>
 8013776:	687b      	ldr	r3, [r7, #4]
 8013778:	4a1b      	ldr	r2, [pc, #108]	@ (80137e8 <HAL_GPIO_Init+0x254>)
 801377a:	4293      	cmp	r3, r2
 801377c:	d019      	beq.n	80137b2 <HAL_GPIO_Init+0x21e>
 801377e:	687b      	ldr	r3, [r7, #4]
 8013780:	4a1a      	ldr	r2, [pc, #104]	@ (80137ec <HAL_GPIO_Init+0x258>)
 8013782:	4293      	cmp	r3, r2
 8013784:	d013      	beq.n	80137ae <HAL_GPIO_Init+0x21a>
 8013786:	687b      	ldr	r3, [r7, #4]
 8013788:	4a19      	ldr	r2, [pc, #100]	@ (80137f0 <HAL_GPIO_Init+0x25c>)
 801378a:	4293      	cmp	r3, r2
 801378c:	d00d      	beq.n	80137aa <HAL_GPIO_Init+0x216>
 801378e:	687b      	ldr	r3, [r7, #4]
 8013790:	4a18      	ldr	r2, [pc, #96]	@ (80137f4 <HAL_GPIO_Init+0x260>)
 8013792:	4293      	cmp	r3, r2
 8013794:	d007      	beq.n	80137a6 <HAL_GPIO_Init+0x212>
 8013796:	687b      	ldr	r3, [r7, #4]
 8013798:	4a17      	ldr	r2, [pc, #92]	@ (80137f8 <HAL_GPIO_Init+0x264>)
 801379a:	4293      	cmp	r3, r2
 801379c:	d101      	bne.n	80137a2 <HAL_GPIO_Init+0x20e>
 801379e:	2309      	movs	r3, #9
 80137a0:	e02d      	b.n	80137fe <HAL_GPIO_Init+0x26a>
 80137a2:	230a      	movs	r3, #10
 80137a4:	e02b      	b.n	80137fe <HAL_GPIO_Init+0x26a>
 80137a6:	2308      	movs	r3, #8
 80137a8:	e029      	b.n	80137fe <HAL_GPIO_Init+0x26a>
 80137aa:	2307      	movs	r3, #7
 80137ac:	e027      	b.n	80137fe <HAL_GPIO_Init+0x26a>
 80137ae:	2306      	movs	r3, #6
 80137b0:	e025      	b.n	80137fe <HAL_GPIO_Init+0x26a>
 80137b2:	2305      	movs	r3, #5
 80137b4:	e023      	b.n	80137fe <HAL_GPIO_Init+0x26a>
 80137b6:	2304      	movs	r3, #4
 80137b8:	e021      	b.n	80137fe <HAL_GPIO_Init+0x26a>
 80137ba:	2303      	movs	r3, #3
 80137bc:	e01f      	b.n	80137fe <HAL_GPIO_Init+0x26a>
 80137be:	2302      	movs	r3, #2
 80137c0:	e01d      	b.n	80137fe <HAL_GPIO_Init+0x26a>
 80137c2:	2301      	movs	r3, #1
 80137c4:	e01b      	b.n	80137fe <HAL_GPIO_Init+0x26a>
 80137c6:	bf00      	nop
 80137c8:	58000080 	.word	0x58000080
 80137cc:	58024400 	.word	0x58024400
 80137d0:	58000400 	.word	0x58000400
 80137d4:	58020000 	.word	0x58020000
 80137d8:	58020400 	.word	0x58020400
 80137dc:	58020800 	.word	0x58020800
 80137e0:	58020c00 	.word	0x58020c00
 80137e4:	58021000 	.word	0x58021000
 80137e8:	58021400 	.word	0x58021400
 80137ec:	58021800 	.word	0x58021800
 80137f0:	58021c00 	.word	0x58021c00
 80137f4:	58022000 	.word	0x58022000
 80137f8:	58022400 	.word	0x58022400
 80137fc:	2300      	movs	r3, #0
 80137fe:	69fa      	ldr	r2, [r7, #28]
 8013800:	f002 0203 	and.w	r2, r2, #3
 8013804:	0092      	lsls	r2, r2, #2
 8013806:	4093      	lsls	r3, r2
 8013808:	69ba      	ldr	r2, [r7, #24]
 801380a:	4313      	orrs	r3, r2
 801380c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 801380e:	4938      	ldr	r1, [pc, #224]	@ (80138f0 <HAL_GPIO_Init+0x35c>)
 8013810:	69fb      	ldr	r3, [r7, #28]
 8013812:	089b      	lsrs	r3, r3, #2
 8013814:	3302      	adds	r3, #2
 8013816:	69ba      	ldr	r2, [r7, #24]
 8013818:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 801381c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013820:	681b      	ldr	r3, [r3, #0]
 8013822:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8013824:	693b      	ldr	r3, [r7, #16]
 8013826:	43db      	mvns	r3, r3
 8013828:	69ba      	ldr	r2, [r7, #24]
 801382a:	4013      	ands	r3, r2
 801382c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 801382e:	683b      	ldr	r3, [r7, #0]
 8013830:	685b      	ldr	r3, [r3, #4]
 8013832:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8013836:	2b00      	cmp	r3, #0
 8013838:	d003      	beq.n	8013842 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 801383a:	69ba      	ldr	r2, [r7, #24]
 801383c:	693b      	ldr	r3, [r7, #16]
 801383e:	4313      	orrs	r3, r2
 8013840:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8013842:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8013846:	69bb      	ldr	r3, [r7, #24]
 8013848:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 801384a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 801384e:	685b      	ldr	r3, [r3, #4]
 8013850:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8013852:	693b      	ldr	r3, [r7, #16]
 8013854:	43db      	mvns	r3, r3
 8013856:	69ba      	ldr	r2, [r7, #24]
 8013858:	4013      	ands	r3, r2
 801385a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 801385c:	683b      	ldr	r3, [r7, #0]
 801385e:	685b      	ldr	r3, [r3, #4]
 8013860:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8013864:	2b00      	cmp	r3, #0
 8013866:	d003      	beq.n	8013870 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8013868:	69ba      	ldr	r2, [r7, #24]
 801386a:	693b      	ldr	r3, [r7, #16]
 801386c:	4313      	orrs	r3, r2
 801386e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8013870:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8013874:	69bb      	ldr	r3, [r7, #24]
 8013876:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8013878:	697b      	ldr	r3, [r7, #20]
 801387a:	685b      	ldr	r3, [r3, #4]
 801387c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 801387e:	693b      	ldr	r3, [r7, #16]
 8013880:	43db      	mvns	r3, r3
 8013882:	69ba      	ldr	r2, [r7, #24]
 8013884:	4013      	ands	r3, r2
 8013886:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8013888:	683b      	ldr	r3, [r7, #0]
 801388a:	685b      	ldr	r3, [r3, #4]
 801388c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8013890:	2b00      	cmp	r3, #0
 8013892:	d003      	beq.n	801389c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8013894:	69ba      	ldr	r2, [r7, #24]
 8013896:	693b      	ldr	r3, [r7, #16]
 8013898:	4313      	orrs	r3, r2
 801389a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 801389c:	697b      	ldr	r3, [r7, #20]
 801389e:	69ba      	ldr	r2, [r7, #24]
 80138a0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80138a2:	697b      	ldr	r3, [r7, #20]
 80138a4:	681b      	ldr	r3, [r3, #0]
 80138a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80138a8:	693b      	ldr	r3, [r7, #16]
 80138aa:	43db      	mvns	r3, r3
 80138ac:	69ba      	ldr	r2, [r7, #24]
 80138ae:	4013      	ands	r3, r2
 80138b0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80138b2:	683b      	ldr	r3, [r7, #0]
 80138b4:	685b      	ldr	r3, [r3, #4]
 80138b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80138ba:	2b00      	cmp	r3, #0
 80138bc:	d003      	beq.n	80138c6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80138be:	69ba      	ldr	r2, [r7, #24]
 80138c0:	693b      	ldr	r3, [r7, #16]
 80138c2:	4313      	orrs	r3, r2
 80138c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80138c6:	697b      	ldr	r3, [r7, #20]
 80138c8:	69ba      	ldr	r2, [r7, #24]
 80138ca:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80138cc:	69fb      	ldr	r3, [r7, #28]
 80138ce:	3301      	adds	r3, #1
 80138d0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80138d2:	683b      	ldr	r3, [r7, #0]
 80138d4:	681a      	ldr	r2, [r3, #0]
 80138d6:	69fb      	ldr	r3, [r7, #28]
 80138d8:	fa22 f303 	lsr.w	r3, r2, r3
 80138dc:	2b00      	cmp	r3, #0
 80138de:	f47f ae63 	bne.w	80135a8 <HAL_GPIO_Init+0x14>
  }
}
 80138e2:	bf00      	nop
 80138e4:	bf00      	nop
 80138e6:	3724      	adds	r7, #36	@ 0x24
 80138e8:	46bd      	mov	sp, r7
 80138ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138ee:	4770      	bx	lr
 80138f0:	58000400 	.word	0x58000400

080138f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80138f4:	b480      	push	{r7}
 80138f6:	b083      	sub	sp, #12
 80138f8:	af00      	add	r7, sp, #0
 80138fa:	6078      	str	r0, [r7, #4]
 80138fc:	460b      	mov	r3, r1
 80138fe:	807b      	strh	r3, [r7, #2]
 8013900:	4613      	mov	r3, r2
 8013902:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8013904:	787b      	ldrb	r3, [r7, #1]
 8013906:	2b00      	cmp	r3, #0
 8013908:	d003      	beq.n	8013912 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 801390a:	887a      	ldrh	r2, [r7, #2]
 801390c:	687b      	ldr	r3, [r7, #4]
 801390e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8013910:	e003      	b.n	801391a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8013912:	887b      	ldrh	r3, [r7, #2]
 8013914:	041a      	lsls	r2, r3, #16
 8013916:	687b      	ldr	r3, [r7, #4]
 8013918:	619a      	str	r2, [r3, #24]
}
 801391a:	bf00      	nop
 801391c:	370c      	adds	r7, #12
 801391e:	46bd      	mov	sp, r7
 8013920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013924:	4770      	bx	lr

08013926 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8013926:	b480      	push	{r7}
 8013928:	b085      	sub	sp, #20
 801392a:	af00      	add	r7, sp, #0
 801392c:	6078      	str	r0, [r7, #4]
 801392e:	460b      	mov	r3, r1
 8013930:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8013932:	687b      	ldr	r3, [r7, #4]
 8013934:	695b      	ldr	r3, [r3, #20]
 8013936:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8013938:	887a      	ldrh	r2, [r7, #2]
 801393a:	68fb      	ldr	r3, [r7, #12]
 801393c:	4013      	ands	r3, r2
 801393e:	041a      	lsls	r2, r3, #16
 8013940:	68fb      	ldr	r3, [r7, #12]
 8013942:	43d9      	mvns	r1, r3
 8013944:	887b      	ldrh	r3, [r7, #2]
 8013946:	400b      	ands	r3, r1
 8013948:	431a      	orrs	r2, r3
 801394a:	687b      	ldr	r3, [r7, #4]
 801394c:	619a      	str	r2, [r3, #24]
}
 801394e:	bf00      	nop
 8013950:	3714      	adds	r7, #20
 8013952:	46bd      	mov	sp, r7
 8013954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013958:	4770      	bx	lr

0801395a <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 801395a:	b580      	push	{r7, lr}
 801395c:	b082      	sub	sp, #8
 801395e:	af00      	add	r7, sp, #0
 8013960:	4603      	mov	r3, r0
 8013962:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8013964:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013968:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 801396c:	88fb      	ldrh	r3, [r7, #6]
 801396e:	4013      	ands	r3, r2
 8013970:	2b00      	cmp	r3, #0
 8013972:	d008      	beq.n	8013986 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8013974:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8013978:	88fb      	ldrh	r3, [r7, #6]
 801397a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 801397e:	88fb      	ldrh	r3, [r7, #6]
 8013980:	4618      	mov	r0, r3
 8013982:	f7f7 fc09 	bl	800b198 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8013986:	bf00      	nop
 8013988:	3708      	adds	r7, #8
 801398a:	46bd      	mov	sp, r7
 801398c:	bd80      	pop	{r7, pc}
	...

08013990 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8013990:	b580      	push	{r7, lr}
 8013992:	b082      	sub	sp, #8
 8013994:	af00      	add	r7, sp, #0
 8013996:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8013998:	687b      	ldr	r3, [r7, #4]
 801399a:	2b00      	cmp	r3, #0
 801399c:	d101      	bne.n	80139a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 801399e:	2301      	movs	r3, #1
 80139a0:	e08b      	b.n	8013aba <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80139a2:	687b      	ldr	r3, [r7, #4]
 80139a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80139a8:	b2db      	uxtb	r3, r3
 80139aa:	2b00      	cmp	r3, #0
 80139ac:	d106      	bne.n	80139bc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80139ae:	687b      	ldr	r3, [r7, #4]
 80139b0:	2200      	movs	r2, #0
 80139b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80139b6:	6878      	ldr	r0, [r7, #4]
 80139b8:	f7f8 fcb8 	bl	800c32c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80139bc:	687b      	ldr	r3, [r7, #4]
 80139be:	2224      	movs	r2, #36	@ 0x24
 80139c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80139c4:	687b      	ldr	r3, [r7, #4]
 80139c6:	681b      	ldr	r3, [r3, #0]
 80139c8:	681a      	ldr	r2, [r3, #0]
 80139ca:	687b      	ldr	r3, [r7, #4]
 80139cc:	681b      	ldr	r3, [r3, #0]
 80139ce:	f022 0201 	bic.w	r2, r2, #1
 80139d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80139d4:	687b      	ldr	r3, [r7, #4]
 80139d6:	685a      	ldr	r2, [r3, #4]
 80139d8:	687b      	ldr	r3, [r7, #4]
 80139da:	681b      	ldr	r3, [r3, #0]
 80139dc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80139e0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80139e2:	687b      	ldr	r3, [r7, #4]
 80139e4:	681b      	ldr	r3, [r3, #0]
 80139e6:	689a      	ldr	r2, [r3, #8]
 80139e8:	687b      	ldr	r3, [r7, #4]
 80139ea:	681b      	ldr	r3, [r3, #0]
 80139ec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80139f0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80139f2:	687b      	ldr	r3, [r7, #4]
 80139f4:	68db      	ldr	r3, [r3, #12]
 80139f6:	2b01      	cmp	r3, #1
 80139f8:	d107      	bne.n	8013a0a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80139fa:	687b      	ldr	r3, [r7, #4]
 80139fc:	689a      	ldr	r2, [r3, #8]
 80139fe:	687b      	ldr	r3, [r7, #4]
 8013a00:	681b      	ldr	r3, [r3, #0]
 8013a02:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8013a06:	609a      	str	r2, [r3, #8]
 8013a08:	e006      	b.n	8013a18 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8013a0a:	687b      	ldr	r3, [r7, #4]
 8013a0c:	689a      	ldr	r2, [r3, #8]
 8013a0e:	687b      	ldr	r3, [r7, #4]
 8013a10:	681b      	ldr	r3, [r3, #0]
 8013a12:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8013a16:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8013a18:	687b      	ldr	r3, [r7, #4]
 8013a1a:	68db      	ldr	r3, [r3, #12]
 8013a1c:	2b02      	cmp	r3, #2
 8013a1e:	d108      	bne.n	8013a32 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8013a20:	687b      	ldr	r3, [r7, #4]
 8013a22:	681b      	ldr	r3, [r3, #0]
 8013a24:	685a      	ldr	r2, [r3, #4]
 8013a26:	687b      	ldr	r3, [r7, #4]
 8013a28:	681b      	ldr	r3, [r3, #0]
 8013a2a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8013a2e:	605a      	str	r2, [r3, #4]
 8013a30:	e007      	b.n	8013a42 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8013a32:	687b      	ldr	r3, [r7, #4]
 8013a34:	681b      	ldr	r3, [r3, #0]
 8013a36:	685a      	ldr	r2, [r3, #4]
 8013a38:	687b      	ldr	r3, [r7, #4]
 8013a3a:	681b      	ldr	r3, [r3, #0]
 8013a3c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8013a40:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8013a42:	687b      	ldr	r3, [r7, #4]
 8013a44:	681b      	ldr	r3, [r3, #0]
 8013a46:	6859      	ldr	r1, [r3, #4]
 8013a48:	687b      	ldr	r3, [r7, #4]
 8013a4a:	681a      	ldr	r2, [r3, #0]
 8013a4c:	4b1d      	ldr	r3, [pc, #116]	@ (8013ac4 <HAL_I2C_Init+0x134>)
 8013a4e:	430b      	orrs	r3, r1
 8013a50:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8013a52:	687b      	ldr	r3, [r7, #4]
 8013a54:	681b      	ldr	r3, [r3, #0]
 8013a56:	68da      	ldr	r2, [r3, #12]
 8013a58:	687b      	ldr	r3, [r7, #4]
 8013a5a:	681b      	ldr	r3, [r3, #0]
 8013a5c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8013a60:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8013a62:	687b      	ldr	r3, [r7, #4]
 8013a64:	691a      	ldr	r2, [r3, #16]
 8013a66:	687b      	ldr	r3, [r7, #4]
 8013a68:	695b      	ldr	r3, [r3, #20]
 8013a6a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8013a6e:	687b      	ldr	r3, [r7, #4]
 8013a70:	699b      	ldr	r3, [r3, #24]
 8013a72:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8013a74:	687b      	ldr	r3, [r7, #4]
 8013a76:	681b      	ldr	r3, [r3, #0]
 8013a78:	430a      	orrs	r2, r1
 8013a7a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8013a7c:	687b      	ldr	r3, [r7, #4]
 8013a7e:	69d9      	ldr	r1, [r3, #28]
 8013a80:	687b      	ldr	r3, [r7, #4]
 8013a82:	6a1a      	ldr	r2, [r3, #32]
 8013a84:	687b      	ldr	r3, [r7, #4]
 8013a86:	681b      	ldr	r3, [r3, #0]
 8013a88:	430a      	orrs	r2, r1
 8013a8a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8013a8c:	687b      	ldr	r3, [r7, #4]
 8013a8e:	681b      	ldr	r3, [r3, #0]
 8013a90:	681a      	ldr	r2, [r3, #0]
 8013a92:	687b      	ldr	r3, [r7, #4]
 8013a94:	681b      	ldr	r3, [r3, #0]
 8013a96:	f042 0201 	orr.w	r2, r2, #1
 8013a9a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8013a9c:	687b      	ldr	r3, [r7, #4]
 8013a9e:	2200      	movs	r2, #0
 8013aa0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8013aa2:	687b      	ldr	r3, [r7, #4]
 8013aa4:	2220      	movs	r2, #32
 8013aa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8013aaa:	687b      	ldr	r3, [r7, #4]
 8013aac:	2200      	movs	r2, #0
 8013aae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8013ab0:	687b      	ldr	r3, [r7, #4]
 8013ab2:	2200      	movs	r2, #0
 8013ab4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8013ab8:	2300      	movs	r3, #0
}
 8013aba:	4618      	mov	r0, r3
 8013abc:	3708      	adds	r7, #8
 8013abe:	46bd      	mov	sp, r7
 8013ac0:	bd80      	pop	{r7, pc}
 8013ac2:	bf00      	nop
 8013ac4:	02008000 	.word	0x02008000

08013ac8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8013ac8:	b580      	push	{r7, lr}
 8013aca:	b084      	sub	sp, #16
 8013acc:	af00      	add	r7, sp, #0
 8013ace:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8013ad0:	687b      	ldr	r3, [r7, #4]
 8013ad2:	681b      	ldr	r3, [r3, #0]
 8013ad4:	699b      	ldr	r3, [r3, #24]
 8013ad6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8013ad8:	687b      	ldr	r3, [r7, #4]
 8013ada:	681b      	ldr	r3, [r3, #0]
 8013adc:	681b      	ldr	r3, [r3, #0]
 8013ade:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8013ae0:	687b      	ldr	r3, [r7, #4]
 8013ae2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013ae4:	2b00      	cmp	r3, #0
 8013ae6:	d005      	beq.n	8013af4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8013ae8:	687b      	ldr	r3, [r7, #4]
 8013aea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013aec:	68ba      	ldr	r2, [r7, #8]
 8013aee:	68f9      	ldr	r1, [r7, #12]
 8013af0:	6878      	ldr	r0, [r7, #4]
 8013af2:	4798      	blx	r3
  }
}
 8013af4:	bf00      	nop
 8013af6:	3710      	adds	r7, #16
 8013af8:	46bd      	mov	sp, r7
 8013afa:	bd80      	pop	{r7, pc}

08013afc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8013afc:	b480      	push	{r7}
 8013afe:	b083      	sub	sp, #12
 8013b00:	af00      	add	r7, sp, #0
 8013b02:	6078      	str	r0, [r7, #4]
 8013b04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8013b06:	687b      	ldr	r3, [r7, #4]
 8013b08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8013b0c:	b2db      	uxtb	r3, r3
 8013b0e:	2b20      	cmp	r3, #32
 8013b10:	d138      	bne.n	8013b84 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8013b12:	687b      	ldr	r3, [r7, #4]
 8013b14:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8013b18:	2b01      	cmp	r3, #1
 8013b1a:	d101      	bne.n	8013b20 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8013b1c:	2302      	movs	r3, #2
 8013b1e:	e032      	b.n	8013b86 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8013b20:	687b      	ldr	r3, [r7, #4]
 8013b22:	2201      	movs	r2, #1
 8013b24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8013b28:	687b      	ldr	r3, [r7, #4]
 8013b2a:	2224      	movs	r2, #36	@ 0x24
 8013b2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8013b30:	687b      	ldr	r3, [r7, #4]
 8013b32:	681b      	ldr	r3, [r3, #0]
 8013b34:	681a      	ldr	r2, [r3, #0]
 8013b36:	687b      	ldr	r3, [r7, #4]
 8013b38:	681b      	ldr	r3, [r3, #0]
 8013b3a:	f022 0201 	bic.w	r2, r2, #1
 8013b3e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8013b40:	687b      	ldr	r3, [r7, #4]
 8013b42:	681b      	ldr	r3, [r3, #0]
 8013b44:	681a      	ldr	r2, [r3, #0]
 8013b46:	687b      	ldr	r3, [r7, #4]
 8013b48:	681b      	ldr	r3, [r3, #0]
 8013b4a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8013b4e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8013b50:	687b      	ldr	r3, [r7, #4]
 8013b52:	681b      	ldr	r3, [r3, #0]
 8013b54:	6819      	ldr	r1, [r3, #0]
 8013b56:	687b      	ldr	r3, [r7, #4]
 8013b58:	681b      	ldr	r3, [r3, #0]
 8013b5a:	683a      	ldr	r2, [r7, #0]
 8013b5c:	430a      	orrs	r2, r1
 8013b5e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8013b60:	687b      	ldr	r3, [r7, #4]
 8013b62:	681b      	ldr	r3, [r3, #0]
 8013b64:	681a      	ldr	r2, [r3, #0]
 8013b66:	687b      	ldr	r3, [r7, #4]
 8013b68:	681b      	ldr	r3, [r3, #0]
 8013b6a:	f042 0201 	orr.w	r2, r2, #1
 8013b6e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8013b70:	687b      	ldr	r3, [r7, #4]
 8013b72:	2220      	movs	r2, #32
 8013b74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8013b78:	687b      	ldr	r3, [r7, #4]
 8013b7a:	2200      	movs	r2, #0
 8013b7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8013b80:	2300      	movs	r3, #0
 8013b82:	e000      	b.n	8013b86 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8013b84:	2302      	movs	r3, #2
  }
}
 8013b86:	4618      	mov	r0, r3
 8013b88:	370c      	adds	r7, #12
 8013b8a:	46bd      	mov	sp, r7
 8013b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b90:	4770      	bx	lr

08013b92 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8013b92:	b480      	push	{r7}
 8013b94:	b085      	sub	sp, #20
 8013b96:	af00      	add	r7, sp, #0
 8013b98:	6078      	str	r0, [r7, #4]
 8013b9a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8013b9c:	687b      	ldr	r3, [r7, #4]
 8013b9e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8013ba2:	b2db      	uxtb	r3, r3
 8013ba4:	2b20      	cmp	r3, #32
 8013ba6:	d139      	bne.n	8013c1c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8013ba8:	687b      	ldr	r3, [r7, #4]
 8013baa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8013bae:	2b01      	cmp	r3, #1
 8013bb0:	d101      	bne.n	8013bb6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8013bb2:	2302      	movs	r3, #2
 8013bb4:	e033      	b.n	8013c1e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8013bb6:	687b      	ldr	r3, [r7, #4]
 8013bb8:	2201      	movs	r2, #1
 8013bba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8013bbe:	687b      	ldr	r3, [r7, #4]
 8013bc0:	2224      	movs	r2, #36	@ 0x24
 8013bc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8013bc6:	687b      	ldr	r3, [r7, #4]
 8013bc8:	681b      	ldr	r3, [r3, #0]
 8013bca:	681a      	ldr	r2, [r3, #0]
 8013bcc:	687b      	ldr	r3, [r7, #4]
 8013bce:	681b      	ldr	r3, [r3, #0]
 8013bd0:	f022 0201 	bic.w	r2, r2, #1
 8013bd4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8013bd6:	687b      	ldr	r3, [r7, #4]
 8013bd8:	681b      	ldr	r3, [r3, #0]
 8013bda:	681b      	ldr	r3, [r3, #0]
 8013bdc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8013bde:	68fb      	ldr	r3, [r7, #12]
 8013be0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8013be4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8013be6:	683b      	ldr	r3, [r7, #0]
 8013be8:	021b      	lsls	r3, r3, #8
 8013bea:	68fa      	ldr	r2, [r7, #12]
 8013bec:	4313      	orrs	r3, r2
 8013bee:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8013bf0:	687b      	ldr	r3, [r7, #4]
 8013bf2:	681b      	ldr	r3, [r3, #0]
 8013bf4:	68fa      	ldr	r2, [r7, #12]
 8013bf6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8013bf8:	687b      	ldr	r3, [r7, #4]
 8013bfa:	681b      	ldr	r3, [r3, #0]
 8013bfc:	681a      	ldr	r2, [r3, #0]
 8013bfe:	687b      	ldr	r3, [r7, #4]
 8013c00:	681b      	ldr	r3, [r3, #0]
 8013c02:	f042 0201 	orr.w	r2, r2, #1
 8013c06:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8013c08:	687b      	ldr	r3, [r7, #4]
 8013c0a:	2220      	movs	r2, #32
 8013c0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8013c10:	687b      	ldr	r3, [r7, #4]
 8013c12:	2200      	movs	r2, #0
 8013c14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8013c18:	2300      	movs	r3, #0
 8013c1a:	e000      	b.n	8013c1e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8013c1c:	2302      	movs	r3, #2
  }
}
 8013c1e:	4618      	mov	r0, r3
 8013c20:	3714      	adds	r7, #20
 8013c22:	46bd      	mov	sp, r7
 8013c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c28:	4770      	bx	lr

08013c2a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8013c2a:	b580      	push	{r7, lr}
 8013c2c:	b086      	sub	sp, #24
 8013c2e:	af02      	add	r7, sp, #8
 8013c30:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8013c32:	687b      	ldr	r3, [r7, #4]
 8013c34:	2b00      	cmp	r3, #0
 8013c36:	d101      	bne.n	8013c3c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8013c38:	2301      	movs	r3, #1
 8013c3a:	e0fe      	b.n	8013e3a <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8013c3c:	687b      	ldr	r3, [r7, #4]
 8013c3e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8013c42:	b2db      	uxtb	r3, r3
 8013c44:	2b00      	cmp	r3, #0
 8013c46:	d106      	bne.n	8013c56 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8013c48:	687b      	ldr	r3, [r7, #4]
 8013c4a:	2200      	movs	r2, #0
 8013c4c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8013c50:	6878      	ldr	r0, [r7, #4]
 8013c52:	f00a fd23 	bl	801e69c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8013c56:	687b      	ldr	r3, [r7, #4]
 8013c58:	2203      	movs	r2, #3
 8013c5a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8013c5e:	687b      	ldr	r3, [r7, #4]
 8013c60:	681b      	ldr	r3, [r3, #0]
 8013c62:	4618      	mov	r0, r3
 8013c64:	f007 f94d 	bl	801af02 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8013c68:	687b      	ldr	r3, [r7, #4]
 8013c6a:	6818      	ldr	r0, [r3, #0]
 8013c6c:	687b      	ldr	r3, [r7, #4]
 8013c6e:	7c1a      	ldrb	r2, [r3, #16]
 8013c70:	f88d 2000 	strb.w	r2, [sp]
 8013c74:	3304      	adds	r3, #4
 8013c76:	cb0e      	ldmia	r3, {r1, r2, r3}
 8013c78:	f007 f81e 	bl	801acb8 <USB_CoreInit>
 8013c7c:	4603      	mov	r3, r0
 8013c7e:	2b00      	cmp	r3, #0
 8013c80:	d005      	beq.n	8013c8e <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8013c82:	687b      	ldr	r3, [r7, #4]
 8013c84:	2202      	movs	r2, #2
 8013c86:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8013c8a:	2301      	movs	r3, #1
 8013c8c:	e0d5      	b.n	8013e3a <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8013c8e:	687b      	ldr	r3, [r7, #4]
 8013c90:	681b      	ldr	r3, [r3, #0]
 8013c92:	2100      	movs	r1, #0
 8013c94:	4618      	mov	r0, r3
 8013c96:	f007 f945 	bl	801af24 <USB_SetCurrentMode>
 8013c9a:	4603      	mov	r3, r0
 8013c9c:	2b00      	cmp	r3, #0
 8013c9e:	d005      	beq.n	8013cac <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8013ca0:	687b      	ldr	r3, [r7, #4]
 8013ca2:	2202      	movs	r2, #2
 8013ca4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8013ca8:	2301      	movs	r3, #1
 8013caa:	e0c6      	b.n	8013e3a <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8013cac:	2300      	movs	r3, #0
 8013cae:	73fb      	strb	r3, [r7, #15]
 8013cb0:	e04a      	b.n	8013d48 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8013cb2:	7bfa      	ldrb	r2, [r7, #15]
 8013cb4:	6879      	ldr	r1, [r7, #4]
 8013cb6:	4613      	mov	r3, r2
 8013cb8:	00db      	lsls	r3, r3, #3
 8013cba:	4413      	add	r3, r2
 8013cbc:	009b      	lsls	r3, r3, #2
 8013cbe:	440b      	add	r3, r1
 8013cc0:	3315      	adds	r3, #21
 8013cc2:	2201      	movs	r2, #1
 8013cc4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8013cc6:	7bfa      	ldrb	r2, [r7, #15]
 8013cc8:	6879      	ldr	r1, [r7, #4]
 8013cca:	4613      	mov	r3, r2
 8013ccc:	00db      	lsls	r3, r3, #3
 8013cce:	4413      	add	r3, r2
 8013cd0:	009b      	lsls	r3, r3, #2
 8013cd2:	440b      	add	r3, r1
 8013cd4:	3314      	adds	r3, #20
 8013cd6:	7bfa      	ldrb	r2, [r7, #15]
 8013cd8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8013cda:	7bfa      	ldrb	r2, [r7, #15]
 8013cdc:	7bfb      	ldrb	r3, [r7, #15]
 8013cde:	b298      	uxth	r0, r3
 8013ce0:	6879      	ldr	r1, [r7, #4]
 8013ce2:	4613      	mov	r3, r2
 8013ce4:	00db      	lsls	r3, r3, #3
 8013ce6:	4413      	add	r3, r2
 8013ce8:	009b      	lsls	r3, r3, #2
 8013cea:	440b      	add	r3, r1
 8013cec:	332e      	adds	r3, #46	@ 0x2e
 8013cee:	4602      	mov	r2, r0
 8013cf0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8013cf2:	7bfa      	ldrb	r2, [r7, #15]
 8013cf4:	6879      	ldr	r1, [r7, #4]
 8013cf6:	4613      	mov	r3, r2
 8013cf8:	00db      	lsls	r3, r3, #3
 8013cfa:	4413      	add	r3, r2
 8013cfc:	009b      	lsls	r3, r3, #2
 8013cfe:	440b      	add	r3, r1
 8013d00:	3318      	adds	r3, #24
 8013d02:	2200      	movs	r2, #0
 8013d04:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8013d06:	7bfa      	ldrb	r2, [r7, #15]
 8013d08:	6879      	ldr	r1, [r7, #4]
 8013d0a:	4613      	mov	r3, r2
 8013d0c:	00db      	lsls	r3, r3, #3
 8013d0e:	4413      	add	r3, r2
 8013d10:	009b      	lsls	r3, r3, #2
 8013d12:	440b      	add	r3, r1
 8013d14:	331c      	adds	r3, #28
 8013d16:	2200      	movs	r2, #0
 8013d18:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8013d1a:	7bfa      	ldrb	r2, [r7, #15]
 8013d1c:	6879      	ldr	r1, [r7, #4]
 8013d1e:	4613      	mov	r3, r2
 8013d20:	00db      	lsls	r3, r3, #3
 8013d22:	4413      	add	r3, r2
 8013d24:	009b      	lsls	r3, r3, #2
 8013d26:	440b      	add	r3, r1
 8013d28:	3320      	adds	r3, #32
 8013d2a:	2200      	movs	r2, #0
 8013d2c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8013d2e:	7bfa      	ldrb	r2, [r7, #15]
 8013d30:	6879      	ldr	r1, [r7, #4]
 8013d32:	4613      	mov	r3, r2
 8013d34:	00db      	lsls	r3, r3, #3
 8013d36:	4413      	add	r3, r2
 8013d38:	009b      	lsls	r3, r3, #2
 8013d3a:	440b      	add	r3, r1
 8013d3c:	3324      	adds	r3, #36	@ 0x24
 8013d3e:	2200      	movs	r2, #0
 8013d40:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8013d42:	7bfb      	ldrb	r3, [r7, #15]
 8013d44:	3301      	adds	r3, #1
 8013d46:	73fb      	strb	r3, [r7, #15]
 8013d48:	687b      	ldr	r3, [r7, #4]
 8013d4a:	791b      	ldrb	r3, [r3, #4]
 8013d4c:	7bfa      	ldrb	r2, [r7, #15]
 8013d4e:	429a      	cmp	r2, r3
 8013d50:	d3af      	bcc.n	8013cb2 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8013d52:	2300      	movs	r3, #0
 8013d54:	73fb      	strb	r3, [r7, #15]
 8013d56:	e044      	b.n	8013de2 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8013d58:	7bfa      	ldrb	r2, [r7, #15]
 8013d5a:	6879      	ldr	r1, [r7, #4]
 8013d5c:	4613      	mov	r3, r2
 8013d5e:	00db      	lsls	r3, r3, #3
 8013d60:	4413      	add	r3, r2
 8013d62:	009b      	lsls	r3, r3, #2
 8013d64:	440b      	add	r3, r1
 8013d66:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8013d6a:	2200      	movs	r2, #0
 8013d6c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8013d6e:	7bfa      	ldrb	r2, [r7, #15]
 8013d70:	6879      	ldr	r1, [r7, #4]
 8013d72:	4613      	mov	r3, r2
 8013d74:	00db      	lsls	r3, r3, #3
 8013d76:	4413      	add	r3, r2
 8013d78:	009b      	lsls	r3, r3, #2
 8013d7a:	440b      	add	r3, r1
 8013d7c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8013d80:	7bfa      	ldrb	r2, [r7, #15]
 8013d82:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8013d84:	7bfa      	ldrb	r2, [r7, #15]
 8013d86:	6879      	ldr	r1, [r7, #4]
 8013d88:	4613      	mov	r3, r2
 8013d8a:	00db      	lsls	r3, r3, #3
 8013d8c:	4413      	add	r3, r2
 8013d8e:	009b      	lsls	r3, r3, #2
 8013d90:	440b      	add	r3, r1
 8013d92:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8013d96:	2200      	movs	r2, #0
 8013d98:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8013d9a:	7bfa      	ldrb	r2, [r7, #15]
 8013d9c:	6879      	ldr	r1, [r7, #4]
 8013d9e:	4613      	mov	r3, r2
 8013da0:	00db      	lsls	r3, r3, #3
 8013da2:	4413      	add	r3, r2
 8013da4:	009b      	lsls	r3, r3, #2
 8013da6:	440b      	add	r3, r1
 8013da8:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8013dac:	2200      	movs	r2, #0
 8013dae:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8013db0:	7bfa      	ldrb	r2, [r7, #15]
 8013db2:	6879      	ldr	r1, [r7, #4]
 8013db4:	4613      	mov	r3, r2
 8013db6:	00db      	lsls	r3, r3, #3
 8013db8:	4413      	add	r3, r2
 8013dba:	009b      	lsls	r3, r3, #2
 8013dbc:	440b      	add	r3, r1
 8013dbe:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8013dc2:	2200      	movs	r2, #0
 8013dc4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8013dc6:	7bfa      	ldrb	r2, [r7, #15]
 8013dc8:	6879      	ldr	r1, [r7, #4]
 8013dca:	4613      	mov	r3, r2
 8013dcc:	00db      	lsls	r3, r3, #3
 8013dce:	4413      	add	r3, r2
 8013dd0:	009b      	lsls	r3, r3, #2
 8013dd2:	440b      	add	r3, r1
 8013dd4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8013dd8:	2200      	movs	r2, #0
 8013dda:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8013ddc:	7bfb      	ldrb	r3, [r7, #15]
 8013dde:	3301      	adds	r3, #1
 8013de0:	73fb      	strb	r3, [r7, #15]
 8013de2:	687b      	ldr	r3, [r7, #4]
 8013de4:	791b      	ldrb	r3, [r3, #4]
 8013de6:	7bfa      	ldrb	r2, [r7, #15]
 8013de8:	429a      	cmp	r2, r3
 8013dea:	d3b5      	bcc.n	8013d58 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8013dec:	687b      	ldr	r3, [r7, #4]
 8013dee:	6818      	ldr	r0, [r3, #0]
 8013df0:	687b      	ldr	r3, [r7, #4]
 8013df2:	7c1a      	ldrb	r2, [r3, #16]
 8013df4:	f88d 2000 	strb.w	r2, [sp]
 8013df8:	3304      	adds	r3, #4
 8013dfa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8013dfc:	f007 f8de 	bl	801afbc <USB_DevInit>
 8013e00:	4603      	mov	r3, r0
 8013e02:	2b00      	cmp	r3, #0
 8013e04:	d005      	beq.n	8013e12 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8013e06:	687b      	ldr	r3, [r7, #4]
 8013e08:	2202      	movs	r2, #2
 8013e0a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8013e0e:	2301      	movs	r3, #1
 8013e10:	e013      	b.n	8013e3a <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8013e12:	687b      	ldr	r3, [r7, #4]
 8013e14:	2200      	movs	r2, #0
 8013e16:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8013e18:	687b      	ldr	r3, [r7, #4]
 8013e1a:	2201      	movs	r2, #1
 8013e1c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8013e20:	687b      	ldr	r3, [r7, #4]
 8013e22:	7b1b      	ldrb	r3, [r3, #12]
 8013e24:	2b01      	cmp	r3, #1
 8013e26:	d102      	bne.n	8013e2e <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8013e28:	6878      	ldr	r0, [r7, #4]
 8013e2a:	f001 f96d 	bl	8015108 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8013e2e:	687b      	ldr	r3, [r7, #4]
 8013e30:	681b      	ldr	r3, [r3, #0]
 8013e32:	4618      	mov	r0, r3
 8013e34:	f008 f91d 	bl	801c072 <USB_DevDisconnect>

  return HAL_OK;
 8013e38:	2300      	movs	r3, #0
}
 8013e3a:	4618      	mov	r0, r3
 8013e3c:	3710      	adds	r7, #16
 8013e3e:	46bd      	mov	sp, r7
 8013e40:	bd80      	pop	{r7, pc}

08013e42 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8013e42:	b580      	push	{r7, lr}
 8013e44:	b084      	sub	sp, #16
 8013e46:	af00      	add	r7, sp, #0
 8013e48:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8013e4a:	687b      	ldr	r3, [r7, #4]
 8013e4c:	681b      	ldr	r3, [r3, #0]
 8013e4e:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8013e50:	687b      	ldr	r3, [r7, #4]
 8013e52:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8013e56:	2b01      	cmp	r3, #1
 8013e58:	d101      	bne.n	8013e5e <HAL_PCD_Start+0x1c>
 8013e5a:	2302      	movs	r3, #2
 8013e5c:	e022      	b.n	8013ea4 <HAL_PCD_Start+0x62>
 8013e5e:	687b      	ldr	r3, [r7, #4]
 8013e60:	2201      	movs	r2, #1
 8013e62:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8013e66:	68fb      	ldr	r3, [r7, #12]
 8013e68:	68db      	ldr	r3, [r3, #12]
 8013e6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013e6e:	2b00      	cmp	r3, #0
 8013e70:	d009      	beq.n	8013e86 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8013e72:	687b      	ldr	r3, [r7, #4]
 8013e74:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8013e76:	2b01      	cmp	r3, #1
 8013e78:	d105      	bne.n	8013e86 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8013e7a:	68fb      	ldr	r3, [r7, #12]
 8013e7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013e7e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8013e82:	68fb      	ldr	r3, [r7, #12]
 8013e84:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8013e86:	687b      	ldr	r3, [r7, #4]
 8013e88:	681b      	ldr	r3, [r3, #0]
 8013e8a:	4618      	mov	r0, r3
 8013e8c:	f007 f828 	bl	801aee0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8013e90:	687b      	ldr	r3, [r7, #4]
 8013e92:	681b      	ldr	r3, [r3, #0]
 8013e94:	4618      	mov	r0, r3
 8013e96:	f008 f8cb 	bl	801c030 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8013e9a:	687b      	ldr	r3, [r7, #4]
 8013e9c:	2200      	movs	r2, #0
 8013e9e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8013ea2:	2300      	movs	r3, #0
}
 8013ea4:	4618      	mov	r0, r3
 8013ea6:	3710      	adds	r7, #16
 8013ea8:	46bd      	mov	sp, r7
 8013eaa:	bd80      	pop	{r7, pc}

08013eac <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8013eac:	b590      	push	{r4, r7, lr}
 8013eae:	b08d      	sub	sp, #52	@ 0x34
 8013eb0:	af00      	add	r7, sp, #0
 8013eb2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8013eb4:	687b      	ldr	r3, [r7, #4]
 8013eb6:	681b      	ldr	r3, [r3, #0]
 8013eb8:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013eba:	6a3b      	ldr	r3, [r7, #32]
 8013ebc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8013ebe:	687b      	ldr	r3, [r7, #4]
 8013ec0:	681b      	ldr	r3, [r3, #0]
 8013ec2:	4618      	mov	r0, r3
 8013ec4:	f008 f989 	bl	801c1da <USB_GetMode>
 8013ec8:	4603      	mov	r3, r0
 8013eca:	2b00      	cmp	r3, #0
 8013ecc:	f040 84b9 	bne.w	8014842 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8013ed0:	687b      	ldr	r3, [r7, #4]
 8013ed2:	681b      	ldr	r3, [r3, #0]
 8013ed4:	4618      	mov	r0, r3
 8013ed6:	f008 f8ed 	bl	801c0b4 <USB_ReadInterrupts>
 8013eda:	4603      	mov	r3, r0
 8013edc:	2b00      	cmp	r3, #0
 8013ede:	f000 84af 	beq.w	8014840 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8013ee2:	69fb      	ldr	r3, [r7, #28]
 8013ee4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013ee8:	689b      	ldr	r3, [r3, #8]
 8013eea:	0a1b      	lsrs	r3, r3, #8
 8013eec:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8013ef0:	687b      	ldr	r3, [r7, #4]
 8013ef2:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8013ef6:	687b      	ldr	r3, [r7, #4]
 8013ef8:	681b      	ldr	r3, [r3, #0]
 8013efa:	4618      	mov	r0, r3
 8013efc:	f008 f8da 	bl	801c0b4 <USB_ReadInterrupts>
 8013f00:	4603      	mov	r3, r0
 8013f02:	f003 0302 	and.w	r3, r3, #2
 8013f06:	2b02      	cmp	r3, #2
 8013f08:	d107      	bne.n	8013f1a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8013f0a:	687b      	ldr	r3, [r7, #4]
 8013f0c:	681b      	ldr	r3, [r3, #0]
 8013f0e:	695a      	ldr	r2, [r3, #20]
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	681b      	ldr	r3, [r3, #0]
 8013f14:	f002 0202 	and.w	r2, r2, #2
 8013f18:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8013f1a:	687b      	ldr	r3, [r7, #4]
 8013f1c:	681b      	ldr	r3, [r3, #0]
 8013f1e:	4618      	mov	r0, r3
 8013f20:	f008 f8c8 	bl	801c0b4 <USB_ReadInterrupts>
 8013f24:	4603      	mov	r3, r0
 8013f26:	f003 0310 	and.w	r3, r3, #16
 8013f2a:	2b10      	cmp	r3, #16
 8013f2c:	d161      	bne.n	8013ff2 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8013f2e:	687b      	ldr	r3, [r7, #4]
 8013f30:	681b      	ldr	r3, [r3, #0]
 8013f32:	699a      	ldr	r2, [r3, #24]
 8013f34:	687b      	ldr	r3, [r7, #4]
 8013f36:	681b      	ldr	r3, [r3, #0]
 8013f38:	f022 0210 	bic.w	r2, r2, #16
 8013f3c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8013f3e:	6a3b      	ldr	r3, [r7, #32]
 8013f40:	6a1b      	ldr	r3, [r3, #32]
 8013f42:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8013f44:	69bb      	ldr	r3, [r7, #24]
 8013f46:	f003 020f 	and.w	r2, r3, #15
 8013f4a:	4613      	mov	r3, r2
 8013f4c:	00db      	lsls	r3, r3, #3
 8013f4e:	4413      	add	r3, r2
 8013f50:	009b      	lsls	r3, r3, #2
 8013f52:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8013f56:	687a      	ldr	r2, [r7, #4]
 8013f58:	4413      	add	r3, r2
 8013f5a:	3304      	adds	r3, #4
 8013f5c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8013f5e:	69bb      	ldr	r3, [r7, #24]
 8013f60:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8013f64:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8013f68:	d124      	bne.n	8013fb4 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8013f6a:	69ba      	ldr	r2, [r7, #24]
 8013f6c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8013f70:	4013      	ands	r3, r2
 8013f72:	2b00      	cmp	r3, #0
 8013f74:	d035      	beq.n	8013fe2 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8013f76:	697b      	ldr	r3, [r7, #20]
 8013f78:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8013f7a:	69bb      	ldr	r3, [r7, #24]
 8013f7c:	091b      	lsrs	r3, r3, #4
 8013f7e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8013f80:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8013f84:	b29b      	uxth	r3, r3
 8013f86:	461a      	mov	r2, r3
 8013f88:	6a38      	ldr	r0, [r7, #32]
 8013f8a:	f007 feff 	bl	801bd8c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8013f8e:	697b      	ldr	r3, [r7, #20]
 8013f90:	68da      	ldr	r2, [r3, #12]
 8013f92:	69bb      	ldr	r3, [r7, #24]
 8013f94:	091b      	lsrs	r3, r3, #4
 8013f96:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8013f9a:	441a      	add	r2, r3
 8013f9c:	697b      	ldr	r3, [r7, #20]
 8013f9e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8013fa0:	697b      	ldr	r3, [r7, #20]
 8013fa2:	695a      	ldr	r2, [r3, #20]
 8013fa4:	69bb      	ldr	r3, [r7, #24]
 8013fa6:	091b      	lsrs	r3, r3, #4
 8013fa8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8013fac:	441a      	add	r2, r3
 8013fae:	697b      	ldr	r3, [r7, #20]
 8013fb0:	615a      	str	r2, [r3, #20]
 8013fb2:	e016      	b.n	8013fe2 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8013fb4:	69bb      	ldr	r3, [r7, #24]
 8013fb6:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8013fba:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8013fbe:	d110      	bne.n	8013fe2 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8013fc0:	687b      	ldr	r3, [r7, #4]
 8013fc2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8013fc6:	2208      	movs	r2, #8
 8013fc8:	4619      	mov	r1, r3
 8013fca:	6a38      	ldr	r0, [r7, #32]
 8013fcc:	f007 fede 	bl	801bd8c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8013fd0:	697b      	ldr	r3, [r7, #20]
 8013fd2:	695a      	ldr	r2, [r3, #20]
 8013fd4:	69bb      	ldr	r3, [r7, #24]
 8013fd6:	091b      	lsrs	r3, r3, #4
 8013fd8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8013fdc:	441a      	add	r2, r3
 8013fde:	697b      	ldr	r3, [r7, #20]
 8013fe0:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8013fe2:	687b      	ldr	r3, [r7, #4]
 8013fe4:	681b      	ldr	r3, [r3, #0]
 8013fe6:	699a      	ldr	r2, [r3, #24]
 8013fe8:	687b      	ldr	r3, [r7, #4]
 8013fea:	681b      	ldr	r3, [r3, #0]
 8013fec:	f042 0210 	orr.w	r2, r2, #16
 8013ff0:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8013ff2:	687b      	ldr	r3, [r7, #4]
 8013ff4:	681b      	ldr	r3, [r3, #0]
 8013ff6:	4618      	mov	r0, r3
 8013ff8:	f008 f85c 	bl	801c0b4 <USB_ReadInterrupts>
 8013ffc:	4603      	mov	r3, r0
 8013ffe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8014002:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8014006:	f040 80a7 	bne.w	8014158 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 801400a:	2300      	movs	r3, #0
 801400c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 801400e:	687b      	ldr	r3, [r7, #4]
 8014010:	681b      	ldr	r3, [r3, #0]
 8014012:	4618      	mov	r0, r3
 8014014:	f008 f861 	bl	801c0da <USB_ReadDevAllOutEpInterrupt>
 8014018:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 801401a:	e099      	b.n	8014150 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 801401c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801401e:	f003 0301 	and.w	r3, r3, #1
 8014022:	2b00      	cmp	r3, #0
 8014024:	f000 808e 	beq.w	8014144 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8014028:	687b      	ldr	r3, [r7, #4]
 801402a:	681b      	ldr	r3, [r3, #0]
 801402c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801402e:	b2d2      	uxtb	r2, r2
 8014030:	4611      	mov	r1, r2
 8014032:	4618      	mov	r0, r3
 8014034:	f008 f885 	bl	801c142 <USB_ReadDevOutEPInterrupt>
 8014038:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 801403a:	693b      	ldr	r3, [r7, #16]
 801403c:	f003 0301 	and.w	r3, r3, #1
 8014040:	2b00      	cmp	r3, #0
 8014042:	d00c      	beq.n	801405e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8014044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014046:	015a      	lsls	r2, r3, #5
 8014048:	69fb      	ldr	r3, [r7, #28]
 801404a:	4413      	add	r3, r2
 801404c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014050:	461a      	mov	r2, r3
 8014052:	2301      	movs	r3, #1
 8014054:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8014056:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8014058:	6878      	ldr	r0, [r7, #4]
 801405a:	f000 fecf 	bl	8014dfc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 801405e:	693b      	ldr	r3, [r7, #16]
 8014060:	f003 0308 	and.w	r3, r3, #8
 8014064:	2b00      	cmp	r3, #0
 8014066:	d00c      	beq.n	8014082 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8014068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801406a:	015a      	lsls	r2, r3, #5
 801406c:	69fb      	ldr	r3, [r7, #28]
 801406e:	4413      	add	r3, r2
 8014070:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014074:	461a      	mov	r2, r3
 8014076:	2308      	movs	r3, #8
 8014078:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 801407a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801407c:	6878      	ldr	r0, [r7, #4]
 801407e:	f000 ffa5 	bl	8014fcc <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8014082:	693b      	ldr	r3, [r7, #16]
 8014084:	f003 0310 	and.w	r3, r3, #16
 8014088:	2b00      	cmp	r3, #0
 801408a:	d008      	beq.n	801409e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 801408c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801408e:	015a      	lsls	r2, r3, #5
 8014090:	69fb      	ldr	r3, [r7, #28]
 8014092:	4413      	add	r3, r2
 8014094:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014098:	461a      	mov	r2, r3
 801409a:	2310      	movs	r3, #16
 801409c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 801409e:	693b      	ldr	r3, [r7, #16]
 80140a0:	f003 0302 	and.w	r3, r3, #2
 80140a4:	2b00      	cmp	r3, #0
 80140a6:	d030      	beq.n	801410a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80140a8:	6a3b      	ldr	r3, [r7, #32]
 80140aa:	695b      	ldr	r3, [r3, #20]
 80140ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80140b0:	2b80      	cmp	r3, #128	@ 0x80
 80140b2:	d109      	bne.n	80140c8 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80140b4:	69fb      	ldr	r3, [r7, #28]
 80140b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80140ba:	685b      	ldr	r3, [r3, #4]
 80140bc:	69fa      	ldr	r2, [r7, #28]
 80140be:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80140c2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80140c6:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80140c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80140ca:	4613      	mov	r3, r2
 80140cc:	00db      	lsls	r3, r3, #3
 80140ce:	4413      	add	r3, r2
 80140d0:	009b      	lsls	r3, r3, #2
 80140d2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80140d6:	687a      	ldr	r2, [r7, #4]
 80140d8:	4413      	add	r3, r2
 80140da:	3304      	adds	r3, #4
 80140dc:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80140de:	697b      	ldr	r3, [r7, #20]
 80140e0:	78db      	ldrb	r3, [r3, #3]
 80140e2:	2b01      	cmp	r3, #1
 80140e4:	d108      	bne.n	80140f8 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80140e6:	697b      	ldr	r3, [r7, #20]
 80140e8:	2200      	movs	r2, #0
 80140ea:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80140ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80140ee:	b2db      	uxtb	r3, r3
 80140f0:	4619      	mov	r1, r3
 80140f2:	6878      	ldr	r0, [r7, #4]
 80140f4:	f00a fbf8 	bl	801e8e8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80140f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80140fa:	015a      	lsls	r2, r3, #5
 80140fc:	69fb      	ldr	r3, [r7, #28]
 80140fe:	4413      	add	r3, r2
 8014100:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014104:	461a      	mov	r2, r3
 8014106:	2302      	movs	r3, #2
 8014108:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 801410a:	693b      	ldr	r3, [r7, #16]
 801410c:	f003 0320 	and.w	r3, r3, #32
 8014110:	2b00      	cmp	r3, #0
 8014112:	d008      	beq.n	8014126 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8014114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014116:	015a      	lsls	r2, r3, #5
 8014118:	69fb      	ldr	r3, [r7, #28]
 801411a:	4413      	add	r3, r2
 801411c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014120:	461a      	mov	r2, r3
 8014122:	2320      	movs	r3, #32
 8014124:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8014126:	693b      	ldr	r3, [r7, #16]
 8014128:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801412c:	2b00      	cmp	r3, #0
 801412e:	d009      	beq.n	8014144 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8014130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014132:	015a      	lsls	r2, r3, #5
 8014134:	69fb      	ldr	r3, [r7, #28]
 8014136:	4413      	add	r3, r2
 8014138:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801413c:	461a      	mov	r2, r3
 801413e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8014142:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8014144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014146:	3301      	adds	r3, #1
 8014148:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 801414a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801414c:	085b      	lsrs	r3, r3, #1
 801414e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8014150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014152:	2b00      	cmp	r3, #0
 8014154:	f47f af62 	bne.w	801401c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8014158:	687b      	ldr	r3, [r7, #4]
 801415a:	681b      	ldr	r3, [r3, #0]
 801415c:	4618      	mov	r0, r3
 801415e:	f007 ffa9 	bl	801c0b4 <USB_ReadInterrupts>
 8014162:	4603      	mov	r3, r0
 8014164:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8014168:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 801416c:	f040 80db 	bne.w	8014326 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8014170:	687b      	ldr	r3, [r7, #4]
 8014172:	681b      	ldr	r3, [r3, #0]
 8014174:	4618      	mov	r0, r3
 8014176:	f007 ffca 	bl	801c10e <USB_ReadDevAllInEpInterrupt>
 801417a:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 801417c:	2300      	movs	r3, #0
 801417e:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8014180:	e0cd      	b.n	801431e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8014182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014184:	f003 0301 	and.w	r3, r3, #1
 8014188:	2b00      	cmp	r3, #0
 801418a:	f000 80c2 	beq.w	8014312 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 801418e:	687b      	ldr	r3, [r7, #4]
 8014190:	681b      	ldr	r3, [r3, #0]
 8014192:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014194:	b2d2      	uxtb	r2, r2
 8014196:	4611      	mov	r1, r2
 8014198:	4618      	mov	r0, r3
 801419a:	f007 fff0 	bl	801c17e <USB_ReadDevInEPInterrupt>
 801419e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80141a0:	693b      	ldr	r3, [r7, #16]
 80141a2:	f003 0301 	and.w	r3, r3, #1
 80141a6:	2b00      	cmp	r3, #0
 80141a8:	d057      	beq.n	801425a <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80141aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141ac:	f003 030f 	and.w	r3, r3, #15
 80141b0:	2201      	movs	r2, #1
 80141b2:	fa02 f303 	lsl.w	r3, r2, r3
 80141b6:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80141b8:	69fb      	ldr	r3, [r7, #28]
 80141ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80141be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80141c0:	68fb      	ldr	r3, [r7, #12]
 80141c2:	43db      	mvns	r3, r3
 80141c4:	69f9      	ldr	r1, [r7, #28]
 80141c6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80141ca:	4013      	ands	r3, r2
 80141cc:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80141ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141d0:	015a      	lsls	r2, r3, #5
 80141d2:	69fb      	ldr	r3, [r7, #28]
 80141d4:	4413      	add	r3, r2
 80141d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80141da:	461a      	mov	r2, r3
 80141dc:	2301      	movs	r3, #1
 80141de:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80141e0:	687b      	ldr	r3, [r7, #4]
 80141e2:	799b      	ldrb	r3, [r3, #6]
 80141e4:	2b01      	cmp	r3, #1
 80141e6:	d132      	bne.n	801424e <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80141e8:	6879      	ldr	r1, [r7, #4]
 80141ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80141ec:	4613      	mov	r3, r2
 80141ee:	00db      	lsls	r3, r3, #3
 80141f0:	4413      	add	r3, r2
 80141f2:	009b      	lsls	r3, r3, #2
 80141f4:	440b      	add	r3, r1
 80141f6:	3320      	adds	r3, #32
 80141f8:	6819      	ldr	r1, [r3, #0]
 80141fa:	6878      	ldr	r0, [r7, #4]
 80141fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80141fe:	4613      	mov	r3, r2
 8014200:	00db      	lsls	r3, r3, #3
 8014202:	4413      	add	r3, r2
 8014204:	009b      	lsls	r3, r3, #2
 8014206:	4403      	add	r3, r0
 8014208:	331c      	adds	r3, #28
 801420a:	681b      	ldr	r3, [r3, #0]
 801420c:	4419      	add	r1, r3
 801420e:	6878      	ldr	r0, [r7, #4]
 8014210:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014212:	4613      	mov	r3, r2
 8014214:	00db      	lsls	r3, r3, #3
 8014216:	4413      	add	r3, r2
 8014218:	009b      	lsls	r3, r3, #2
 801421a:	4403      	add	r3, r0
 801421c:	3320      	adds	r3, #32
 801421e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8014220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014222:	2b00      	cmp	r3, #0
 8014224:	d113      	bne.n	801424e <HAL_PCD_IRQHandler+0x3a2>
 8014226:	6879      	ldr	r1, [r7, #4]
 8014228:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801422a:	4613      	mov	r3, r2
 801422c:	00db      	lsls	r3, r3, #3
 801422e:	4413      	add	r3, r2
 8014230:	009b      	lsls	r3, r3, #2
 8014232:	440b      	add	r3, r1
 8014234:	3324      	adds	r3, #36	@ 0x24
 8014236:	681b      	ldr	r3, [r3, #0]
 8014238:	2b00      	cmp	r3, #0
 801423a:	d108      	bne.n	801424e <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 801423c:	687b      	ldr	r3, [r7, #4]
 801423e:	6818      	ldr	r0, [r3, #0]
 8014240:	687b      	ldr	r3, [r7, #4]
 8014242:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8014246:	461a      	mov	r2, r3
 8014248:	2101      	movs	r1, #1
 801424a:	f007 fff9 	bl	801c240 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 801424e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014250:	b2db      	uxtb	r3, r3
 8014252:	4619      	mov	r1, r3
 8014254:	6878      	ldr	r0, [r7, #4]
 8014256:	f00a fac2 	bl	801e7de <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 801425a:	693b      	ldr	r3, [r7, #16]
 801425c:	f003 0308 	and.w	r3, r3, #8
 8014260:	2b00      	cmp	r3, #0
 8014262:	d008      	beq.n	8014276 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8014264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014266:	015a      	lsls	r2, r3, #5
 8014268:	69fb      	ldr	r3, [r7, #28]
 801426a:	4413      	add	r3, r2
 801426c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014270:	461a      	mov	r2, r3
 8014272:	2308      	movs	r3, #8
 8014274:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8014276:	693b      	ldr	r3, [r7, #16]
 8014278:	f003 0310 	and.w	r3, r3, #16
 801427c:	2b00      	cmp	r3, #0
 801427e:	d008      	beq.n	8014292 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8014280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014282:	015a      	lsls	r2, r3, #5
 8014284:	69fb      	ldr	r3, [r7, #28]
 8014286:	4413      	add	r3, r2
 8014288:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801428c:	461a      	mov	r2, r3
 801428e:	2310      	movs	r3, #16
 8014290:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8014292:	693b      	ldr	r3, [r7, #16]
 8014294:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014298:	2b00      	cmp	r3, #0
 801429a:	d008      	beq.n	80142ae <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 801429c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801429e:	015a      	lsls	r2, r3, #5
 80142a0:	69fb      	ldr	r3, [r7, #28]
 80142a2:	4413      	add	r3, r2
 80142a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80142a8:	461a      	mov	r2, r3
 80142aa:	2340      	movs	r3, #64	@ 0x40
 80142ac:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80142ae:	693b      	ldr	r3, [r7, #16]
 80142b0:	f003 0302 	and.w	r3, r3, #2
 80142b4:	2b00      	cmp	r3, #0
 80142b6:	d023      	beq.n	8014300 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80142b8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80142ba:	6a38      	ldr	r0, [r7, #32]
 80142bc:	f006 ffdc 	bl	801b278 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80142c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80142c2:	4613      	mov	r3, r2
 80142c4:	00db      	lsls	r3, r3, #3
 80142c6:	4413      	add	r3, r2
 80142c8:	009b      	lsls	r3, r3, #2
 80142ca:	3310      	adds	r3, #16
 80142cc:	687a      	ldr	r2, [r7, #4]
 80142ce:	4413      	add	r3, r2
 80142d0:	3304      	adds	r3, #4
 80142d2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80142d4:	697b      	ldr	r3, [r7, #20]
 80142d6:	78db      	ldrb	r3, [r3, #3]
 80142d8:	2b01      	cmp	r3, #1
 80142da:	d108      	bne.n	80142ee <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80142dc:	697b      	ldr	r3, [r7, #20]
 80142de:	2200      	movs	r2, #0
 80142e0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80142e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80142e4:	b2db      	uxtb	r3, r3
 80142e6:	4619      	mov	r1, r3
 80142e8:	6878      	ldr	r0, [r7, #4]
 80142ea:	f00a fb0f 	bl	801e90c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80142ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80142f0:	015a      	lsls	r2, r3, #5
 80142f2:	69fb      	ldr	r3, [r7, #28]
 80142f4:	4413      	add	r3, r2
 80142f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80142fa:	461a      	mov	r2, r3
 80142fc:	2302      	movs	r3, #2
 80142fe:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8014300:	693b      	ldr	r3, [r7, #16]
 8014302:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014306:	2b00      	cmp	r3, #0
 8014308:	d003      	beq.n	8014312 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 801430a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801430c:	6878      	ldr	r0, [r7, #4]
 801430e:	f000 fce8 	bl	8014ce2 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8014312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014314:	3301      	adds	r3, #1
 8014316:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8014318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801431a:	085b      	lsrs	r3, r3, #1
 801431c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 801431e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014320:	2b00      	cmp	r3, #0
 8014322:	f47f af2e 	bne.w	8014182 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8014326:	687b      	ldr	r3, [r7, #4]
 8014328:	681b      	ldr	r3, [r3, #0]
 801432a:	4618      	mov	r0, r3
 801432c:	f007 fec2 	bl	801c0b4 <USB_ReadInterrupts>
 8014330:	4603      	mov	r3, r0
 8014332:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014336:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801433a:	d122      	bne.n	8014382 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 801433c:	69fb      	ldr	r3, [r7, #28]
 801433e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014342:	685b      	ldr	r3, [r3, #4]
 8014344:	69fa      	ldr	r2, [r7, #28]
 8014346:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801434a:	f023 0301 	bic.w	r3, r3, #1
 801434e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8014350:	687b      	ldr	r3, [r7, #4]
 8014352:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8014356:	2b01      	cmp	r3, #1
 8014358:	d108      	bne.n	801436c <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 801435a:	687b      	ldr	r3, [r7, #4]
 801435c:	2200      	movs	r2, #0
 801435e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8014362:	2100      	movs	r1, #0
 8014364:	6878      	ldr	r0, [r7, #4]
 8014366:	f000 fef3 	bl	8015150 <HAL_PCDEx_LPM_Callback>
 801436a:	e002      	b.n	8014372 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 801436c:	6878      	ldr	r0, [r7, #4]
 801436e:	f00a faad 	bl	801e8cc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8014372:	687b      	ldr	r3, [r7, #4]
 8014374:	681b      	ldr	r3, [r3, #0]
 8014376:	695a      	ldr	r2, [r3, #20]
 8014378:	687b      	ldr	r3, [r7, #4]
 801437a:	681b      	ldr	r3, [r3, #0]
 801437c:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8014380:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8014382:	687b      	ldr	r3, [r7, #4]
 8014384:	681b      	ldr	r3, [r3, #0]
 8014386:	4618      	mov	r0, r3
 8014388:	f007 fe94 	bl	801c0b4 <USB_ReadInterrupts>
 801438c:	4603      	mov	r3, r0
 801438e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8014392:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8014396:	d112      	bne.n	80143be <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8014398:	69fb      	ldr	r3, [r7, #28]
 801439a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801439e:	689b      	ldr	r3, [r3, #8]
 80143a0:	f003 0301 	and.w	r3, r3, #1
 80143a4:	2b01      	cmp	r3, #1
 80143a6:	d102      	bne.n	80143ae <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80143a8:	6878      	ldr	r0, [r7, #4]
 80143aa:	f00a fa69 	bl	801e880 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80143ae:	687b      	ldr	r3, [r7, #4]
 80143b0:	681b      	ldr	r3, [r3, #0]
 80143b2:	695a      	ldr	r2, [r3, #20]
 80143b4:	687b      	ldr	r3, [r7, #4]
 80143b6:	681b      	ldr	r3, [r3, #0]
 80143b8:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80143bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80143be:	687b      	ldr	r3, [r7, #4]
 80143c0:	681b      	ldr	r3, [r3, #0]
 80143c2:	4618      	mov	r0, r3
 80143c4:	f007 fe76 	bl	801c0b4 <USB_ReadInterrupts>
 80143c8:	4603      	mov	r3, r0
 80143ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80143ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80143d2:	d121      	bne.n	8014418 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80143d4:	687b      	ldr	r3, [r7, #4]
 80143d6:	681b      	ldr	r3, [r3, #0]
 80143d8:	695a      	ldr	r2, [r3, #20]
 80143da:	687b      	ldr	r3, [r7, #4]
 80143dc:	681b      	ldr	r3, [r3, #0]
 80143de:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80143e2:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80143e4:	687b      	ldr	r3, [r7, #4]
 80143e6:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80143ea:	2b00      	cmp	r3, #0
 80143ec:	d111      	bne.n	8014412 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 80143ee:	687b      	ldr	r3, [r7, #4]
 80143f0:	2201      	movs	r2, #1
 80143f2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80143f6:	687b      	ldr	r3, [r7, #4]
 80143f8:	681b      	ldr	r3, [r3, #0]
 80143fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80143fc:	089b      	lsrs	r3, r3, #2
 80143fe:	f003 020f 	and.w	r2, r3, #15
 8014402:	687b      	ldr	r3, [r7, #4]
 8014404:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8014408:	2101      	movs	r1, #1
 801440a:	6878      	ldr	r0, [r7, #4]
 801440c:	f000 fea0 	bl	8015150 <HAL_PCDEx_LPM_Callback>
 8014410:	e002      	b.n	8014418 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8014412:	6878      	ldr	r0, [r7, #4]
 8014414:	f00a fa34 	bl	801e880 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8014418:	687b      	ldr	r3, [r7, #4]
 801441a:	681b      	ldr	r3, [r3, #0]
 801441c:	4618      	mov	r0, r3
 801441e:	f007 fe49 	bl	801c0b4 <USB_ReadInterrupts>
 8014422:	4603      	mov	r3, r0
 8014424:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8014428:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801442c:	f040 80b7 	bne.w	801459e <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8014430:	69fb      	ldr	r3, [r7, #28]
 8014432:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014436:	685b      	ldr	r3, [r3, #4]
 8014438:	69fa      	ldr	r2, [r7, #28]
 801443a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801443e:	f023 0301 	bic.w	r3, r3, #1
 8014442:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8014444:	687b      	ldr	r3, [r7, #4]
 8014446:	681b      	ldr	r3, [r3, #0]
 8014448:	2110      	movs	r1, #16
 801444a:	4618      	mov	r0, r3
 801444c:	f006 ff14 	bl	801b278 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8014450:	2300      	movs	r3, #0
 8014452:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014454:	e046      	b.n	80144e4 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8014456:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014458:	015a      	lsls	r2, r3, #5
 801445a:	69fb      	ldr	r3, [r7, #28]
 801445c:	4413      	add	r3, r2
 801445e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014462:	461a      	mov	r2, r3
 8014464:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8014468:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 801446a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801446c:	015a      	lsls	r2, r3, #5
 801446e:	69fb      	ldr	r3, [r7, #28]
 8014470:	4413      	add	r3, r2
 8014472:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014476:	681b      	ldr	r3, [r3, #0]
 8014478:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801447a:	0151      	lsls	r1, r2, #5
 801447c:	69fa      	ldr	r2, [r7, #28]
 801447e:	440a      	add	r2, r1
 8014480:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014484:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8014488:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 801448a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801448c:	015a      	lsls	r2, r3, #5
 801448e:	69fb      	ldr	r3, [r7, #28]
 8014490:	4413      	add	r3, r2
 8014492:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014496:	461a      	mov	r2, r3
 8014498:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 801449c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 801449e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80144a0:	015a      	lsls	r2, r3, #5
 80144a2:	69fb      	ldr	r3, [r7, #28]
 80144a4:	4413      	add	r3, r2
 80144a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80144aa:	681b      	ldr	r3, [r3, #0]
 80144ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80144ae:	0151      	lsls	r1, r2, #5
 80144b0:	69fa      	ldr	r2, [r7, #28]
 80144b2:	440a      	add	r2, r1
 80144b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80144b8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80144bc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80144be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80144c0:	015a      	lsls	r2, r3, #5
 80144c2:	69fb      	ldr	r3, [r7, #28]
 80144c4:	4413      	add	r3, r2
 80144c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80144ca:	681b      	ldr	r3, [r3, #0]
 80144cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80144ce:	0151      	lsls	r1, r2, #5
 80144d0:	69fa      	ldr	r2, [r7, #28]
 80144d2:	440a      	add	r2, r1
 80144d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80144d8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80144dc:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80144de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80144e0:	3301      	adds	r3, #1
 80144e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80144e4:	687b      	ldr	r3, [r7, #4]
 80144e6:	791b      	ldrb	r3, [r3, #4]
 80144e8:	461a      	mov	r2, r3
 80144ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80144ec:	4293      	cmp	r3, r2
 80144ee:	d3b2      	bcc.n	8014456 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80144f0:	69fb      	ldr	r3, [r7, #28]
 80144f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80144f6:	69db      	ldr	r3, [r3, #28]
 80144f8:	69fa      	ldr	r2, [r7, #28]
 80144fa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80144fe:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8014502:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8014504:	687b      	ldr	r3, [r7, #4]
 8014506:	7bdb      	ldrb	r3, [r3, #15]
 8014508:	2b00      	cmp	r3, #0
 801450a:	d016      	beq.n	801453a <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 801450c:	69fb      	ldr	r3, [r7, #28]
 801450e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014512:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8014516:	69fa      	ldr	r2, [r7, #28]
 8014518:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801451c:	f043 030b 	orr.w	r3, r3, #11
 8014520:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8014524:	69fb      	ldr	r3, [r7, #28]
 8014526:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801452a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801452c:	69fa      	ldr	r2, [r7, #28]
 801452e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014532:	f043 030b 	orr.w	r3, r3, #11
 8014536:	6453      	str	r3, [r2, #68]	@ 0x44
 8014538:	e015      	b.n	8014566 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 801453a:	69fb      	ldr	r3, [r7, #28]
 801453c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014540:	695a      	ldr	r2, [r3, #20]
 8014542:	69fb      	ldr	r3, [r7, #28]
 8014544:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014548:	4619      	mov	r1, r3
 801454a:	f242 032b 	movw	r3, #8235	@ 0x202b
 801454e:	4313      	orrs	r3, r2
 8014550:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8014552:	69fb      	ldr	r3, [r7, #28]
 8014554:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014558:	691b      	ldr	r3, [r3, #16]
 801455a:	69fa      	ldr	r2, [r7, #28]
 801455c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014560:	f043 030b 	orr.w	r3, r3, #11
 8014564:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8014566:	69fb      	ldr	r3, [r7, #28]
 8014568:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801456c:	681b      	ldr	r3, [r3, #0]
 801456e:	69fa      	ldr	r2, [r7, #28]
 8014570:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014574:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8014578:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 801457a:	687b      	ldr	r3, [r7, #4]
 801457c:	6818      	ldr	r0, [r3, #0]
 801457e:	687b      	ldr	r3, [r7, #4]
 8014580:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8014582:	687b      	ldr	r3, [r7, #4]
 8014584:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8014588:	461a      	mov	r2, r3
 801458a:	f007 fe59 	bl	801c240 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 801458e:	687b      	ldr	r3, [r7, #4]
 8014590:	681b      	ldr	r3, [r3, #0]
 8014592:	695a      	ldr	r2, [r3, #20]
 8014594:	687b      	ldr	r3, [r7, #4]
 8014596:	681b      	ldr	r3, [r3, #0]
 8014598:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 801459c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 801459e:	687b      	ldr	r3, [r7, #4]
 80145a0:	681b      	ldr	r3, [r3, #0]
 80145a2:	4618      	mov	r0, r3
 80145a4:	f007 fd86 	bl	801c0b4 <USB_ReadInterrupts>
 80145a8:	4603      	mov	r3, r0
 80145aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80145ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80145b2:	d123      	bne.n	80145fc <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80145b4:	687b      	ldr	r3, [r7, #4]
 80145b6:	681b      	ldr	r3, [r3, #0]
 80145b8:	4618      	mov	r0, r3
 80145ba:	f007 fe1d 	bl	801c1f8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80145be:	687b      	ldr	r3, [r7, #4]
 80145c0:	681b      	ldr	r3, [r3, #0]
 80145c2:	4618      	mov	r0, r3
 80145c4:	f006 fed1 	bl	801b36a <USB_GetDevSpeed>
 80145c8:	4603      	mov	r3, r0
 80145ca:	461a      	mov	r2, r3
 80145cc:	687b      	ldr	r3, [r7, #4]
 80145ce:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80145d0:	687b      	ldr	r3, [r7, #4]
 80145d2:	681c      	ldr	r4, [r3, #0]
 80145d4:	f001 fd9c 	bl	8016110 <HAL_RCC_GetHCLKFreq>
 80145d8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80145da:	687b      	ldr	r3, [r7, #4]
 80145dc:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80145de:	461a      	mov	r2, r3
 80145e0:	4620      	mov	r0, r4
 80145e2:	f006 fbdb 	bl	801ad9c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80145e6:	6878      	ldr	r0, [r7, #4]
 80145e8:	f00a f921 	bl	801e82e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80145ec:	687b      	ldr	r3, [r7, #4]
 80145ee:	681b      	ldr	r3, [r3, #0]
 80145f0:	695a      	ldr	r2, [r3, #20]
 80145f2:	687b      	ldr	r3, [r7, #4]
 80145f4:	681b      	ldr	r3, [r3, #0]
 80145f6:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80145fa:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80145fc:	687b      	ldr	r3, [r7, #4]
 80145fe:	681b      	ldr	r3, [r3, #0]
 8014600:	4618      	mov	r0, r3
 8014602:	f007 fd57 	bl	801c0b4 <USB_ReadInterrupts>
 8014606:	4603      	mov	r3, r0
 8014608:	f003 0308 	and.w	r3, r3, #8
 801460c:	2b08      	cmp	r3, #8
 801460e:	d10a      	bne.n	8014626 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8014610:	6878      	ldr	r0, [r7, #4]
 8014612:	f00a f8fe 	bl	801e812 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8014616:	687b      	ldr	r3, [r7, #4]
 8014618:	681b      	ldr	r3, [r3, #0]
 801461a:	695a      	ldr	r2, [r3, #20]
 801461c:	687b      	ldr	r3, [r7, #4]
 801461e:	681b      	ldr	r3, [r3, #0]
 8014620:	f002 0208 	and.w	r2, r2, #8
 8014624:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8014626:	687b      	ldr	r3, [r7, #4]
 8014628:	681b      	ldr	r3, [r3, #0]
 801462a:	4618      	mov	r0, r3
 801462c:	f007 fd42 	bl	801c0b4 <USB_ReadInterrupts>
 8014630:	4603      	mov	r3, r0
 8014632:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014636:	2b80      	cmp	r3, #128	@ 0x80
 8014638:	d123      	bne.n	8014682 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 801463a:	6a3b      	ldr	r3, [r7, #32]
 801463c:	699b      	ldr	r3, [r3, #24]
 801463e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8014642:	6a3b      	ldr	r3, [r7, #32]
 8014644:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8014646:	2301      	movs	r3, #1
 8014648:	627b      	str	r3, [r7, #36]	@ 0x24
 801464a:	e014      	b.n	8014676 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 801464c:	6879      	ldr	r1, [r7, #4]
 801464e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014650:	4613      	mov	r3, r2
 8014652:	00db      	lsls	r3, r3, #3
 8014654:	4413      	add	r3, r2
 8014656:	009b      	lsls	r3, r3, #2
 8014658:	440b      	add	r3, r1
 801465a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 801465e:	781b      	ldrb	r3, [r3, #0]
 8014660:	2b01      	cmp	r3, #1
 8014662:	d105      	bne.n	8014670 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8014664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014666:	b2db      	uxtb	r3, r3
 8014668:	4619      	mov	r1, r3
 801466a:	6878      	ldr	r0, [r7, #4]
 801466c:	f000 fb08 	bl	8014c80 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8014670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014672:	3301      	adds	r3, #1
 8014674:	627b      	str	r3, [r7, #36]	@ 0x24
 8014676:	687b      	ldr	r3, [r7, #4]
 8014678:	791b      	ldrb	r3, [r3, #4]
 801467a:	461a      	mov	r2, r3
 801467c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801467e:	4293      	cmp	r3, r2
 8014680:	d3e4      	bcc.n	801464c <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8014682:	687b      	ldr	r3, [r7, #4]
 8014684:	681b      	ldr	r3, [r3, #0]
 8014686:	4618      	mov	r0, r3
 8014688:	f007 fd14 	bl	801c0b4 <USB_ReadInterrupts>
 801468c:	4603      	mov	r3, r0
 801468e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8014692:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8014696:	d13c      	bne.n	8014712 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8014698:	2301      	movs	r3, #1
 801469a:	627b      	str	r3, [r7, #36]	@ 0x24
 801469c:	e02b      	b.n	80146f6 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 801469e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80146a0:	015a      	lsls	r2, r3, #5
 80146a2:	69fb      	ldr	r3, [r7, #28]
 80146a4:	4413      	add	r3, r2
 80146a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80146aa:	681b      	ldr	r3, [r3, #0]
 80146ac:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80146ae:	6879      	ldr	r1, [r7, #4]
 80146b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80146b2:	4613      	mov	r3, r2
 80146b4:	00db      	lsls	r3, r3, #3
 80146b6:	4413      	add	r3, r2
 80146b8:	009b      	lsls	r3, r3, #2
 80146ba:	440b      	add	r3, r1
 80146bc:	3318      	adds	r3, #24
 80146be:	781b      	ldrb	r3, [r3, #0]
 80146c0:	2b01      	cmp	r3, #1
 80146c2:	d115      	bne.n	80146f0 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80146c4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80146c6:	2b00      	cmp	r3, #0
 80146c8:	da12      	bge.n	80146f0 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80146ca:	6879      	ldr	r1, [r7, #4]
 80146cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80146ce:	4613      	mov	r3, r2
 80146d0:	00db      	lsls	r3, r3, #3
 80146d2:	4413      	add	r3, r2
 80146d4:	009b      	lsls	r3, r3, #2
 80146d6:	440b      	add	r3, r1
 80146d8:	3317      	adds	r3, #23
 80146da:	2201      	movs	r2, #1
 80146dc:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80146de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80146e0:	b2db      	uxtb	r3, r3
 80146e2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80146e6:	b2db      	uxtb	r3, r3
 80146e8:	4619      	mov	r1, r3
 80146ea:	6878      	ldr	r0, [r7, #4]
 80146ec:	f000 fac8 	bl	8014c80 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80146f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80146f2:	3301      	adds	r3, #1
 80146f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80146f6:	687b      	ldr	r3, [r7, #4]
 80146f8:	791b      	ldrb	r3, [r3, #4]
 80146fa:	461a      	mov	r2, r3
 80146fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80146fe:	4293      	cmp	r3, r2
 8014700:	d3cd      	bcc.n	801469e <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8014702:	687b      	ldr	r3, [r7, #4]
 8014704:	681b      	ldr	r3, [r3, #0]
 8014706:	695a      	ldr	r2, [r3, #20]
 8014708:	687b      	ldr	r3, [r7, #4]
 801470a:	681b      	ldr	r3, [r3, #0]
 801470c:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8014710:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8014712:	687b      	ldr	r3, [r7, #4]
 8014714:	681b      	ldr	r3, [r3, #0]
 8014716:	4618      	mov	r0, r3
 8014718:	f007 fccc 	bl	801c0b4 <USB_ReadInterrupts>
 801471c:	4603      	mov	r3, r0
 801471e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8014722:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8014726:	d156      	bne.n	80147d6 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8014728:	2301      	movs	r3, #1
 801472a:	627b      	str	r3, [r7, #36]	@ 0x24
 801472c:	e045      	b.n	80147ba <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 801472e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014730:	015a      	lsls	r2, r3, #5
 8014732:	69fb      	ldr	r3, [r7, #28]
 8014734:	4413      	add	r3, r2
 8014736:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801473a:	681b      	ldr	r3, [r3, #0]
 801473c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 801473e:	6879      	ldr	r1, [r7, #4]
 8014740:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014742:	4613      	mov	r3, r2
 8014744:	00db      	lsls	r3, r3, #3
 8014746:	4413      	add	r3, r2
 8014748:	009b      	lsls	r3, r3, #2
 801474a:	440b      	add	r3, r1
 801474c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8014750:	781b      	ldrb	r3, [r3, #0]
 8014752:	2b01      	cmp	r3, #1
 8014754:	d12e      	bne.n	80147b4 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8014756:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8014758:	2b00      	cmp	r3, #0
 801475a:	da2b      	bge.n	80147b4 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 801475c:	69bb      	ldr	r3, [r7, #24]
 801475e:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8014762:	687b      	ldr	r3, [r7, #4]
 8014764:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8014768:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 801476c:	429a      	cmp	r2, r3
 801476e:	d121      	bne.n	80147b4 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8014770:	6879      	ldr	r1, [r7, #4]
 8014772:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014774:	4613      	mov	r3, r2
 8014776:	00db      	lsls	r3, r3, #3
 8014778:	4413      	add	r3, r2
 801477a:	009b      	lsls	r3, r3, #2
 801477c:	440b      	add	r3, r1
 801477e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8014782:	2201      	movs	r2, #1
 8014784:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8014786:	6a3b      	ldr	r3, [r7, #32]
 8014788:	699b      	ldr	r3, [r3, #24]
 801478a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 801478e:	6a3b      	ldr	r3, [r7, #32]
 8014790:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8014792:	6a3b      	ldr	r3, [r7, #32]
 8014794:	695b      	ldr	r3, [r3, #20]
 8014796:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801479a:	2b00      	cmp	r3, #0
 801479c:	d10a      	bne.n	80147b4 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 801479e:	69fb      	ldr	r3, [r7, #28]
 80147a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80147a4:	685b      	ldr	r3, [r3, #4]
 80147a6:	69fa      	ldr	r2, [r7, #28]
 80147a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80147ac:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80147b0:	6053      	str	r3, [r2, #4]
            break;
 80147b2:	e008      	b.n	80147c6 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80147b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80147b6:	3301      	adds	r3, #1
 80147b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80147ba:	687b      	ldr	r3, [r7, #4]
 80147bc:	791b      	ldrb	r3, [r3, #4]
 80147be:	461a      	mov	r2, r3
 80147c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80147c2:	4293      	cmp	r3, r2
 80147c4:	d3b3      	bcc.n	801472e <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80147c6:	687b      	ldr	r3, [r7, #4]
 80147c8:	681b      	ldr	r3, [r3, #0]
 80147ca:	695a      	ldr	r2, [r3, #20]
 80147cc:	687b      	ldr	r3, [r7, #4]
 80147ce:	681b      	ldr	r3, [r3, #0]
 80147d0:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80147d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80147d6:	687b      	ldr	r3, [r7, #4]
 80147d8:	681b      	ldr	r3, [r3, #0]
 80147da:	4618      	mov	r0, r3
 80147dc:	f007 fc6a 	bl	801c0b4 <USB_ReadInterrupts>
 80147e0:	4603      	mov	r3, r0
 80147e2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80147e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80147ea:	d10a      	bne.n	8014802 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80147ec:	6878      	ldr	r0, [r7, #4]
 80147ee:	f00a f89f 	bl	801e930 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80147f2:	687b      	ldr	r3, [r7, #4]
 80147f4:	681b      	ldr	r3, [r3, #0]
 80147f6:	695a      	ldr	r2, [r3, #20]
 80147f8:	687b      	ldr	r3, [r7, #4]
 80147fa:	681b      	ldr	r3, [r3, #0]
 80147fc:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8014800:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8014802:	687b      	ldr	r3, [r7, #4]
 8014804:	681b      	ldr	r3, [r3, #0]
 8014806:	4618      	mov	r0, r3
 8014808:	f007 fc54 	bl	801c0b4 <USB_ReadInterrupts>
 801480c:	4603      	mov	r3, r0
 801480e:	f003 0304 	and.w	r3, r3, #4
 8014812:	2b04      	cmp	r3, #4
 8014814:	d115      	bne.n	8014842 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8014816:	687b      	ldr	r3, [r7, #4]
 8014818:	681b      	ldr	r3, [r3, #0]
 801481a:	685b      	ldr	r3, [r3, #4]
 801481c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 801481e:	69bb      	ldr	r3, [r7, #24]
 8014820:	f003 0304 	and.w	r3, r3, #4
 8014824:	2b00      	cmp	r3, #0
 8014826:	d002      	beq.n	801482e <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8014828:	6878      	ldr	r0, [r7, #4]
 801482a:	f00a f88f 	bl	801e94c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 801482e:	687b      	ldr	r3, [r7, #4]
 8014830:	681b      	ldr	r3, [r3, #0]
 8014832:	6859      	ldr	r1, [r3, #4]
 8014834:	687b      	ldr	r3, [r7, #4]
 8014836:	681b      	ldr	r3, [r3, #0]
 8014838:	69ba      	ldr	r2, [r7, #24]
 801483a:	430a      	orrs	r2, r1
 801483c:	605a      	str	r2, [r3, #4]
 801483e:	e000      	b.n	8014842 <HAL_PCD_IRQHandler+0x996>
      return;
 8014840:	bf00      	nop
    }
  }
}
 8014842:	3734      	adds	r7, #52	@ 0x34
 8014844:	46bd      	mov	sp, r7
 8014846:	bd90      	pop	{r4, r7, pc}

08014848 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8014848:	b580      	push	{r7, lr}
 801484a:	b082      	sub	sp, #8
 801484c:	af00      	add	r7, sp, #0
 801484e:	6078      	str	r0, [r7, #4]
 8014850:	460b      	mov	r3, r1
 8014852:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8014854:	687b      	ldr	r3, [r7, #4]
 8014856:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 801485a:	2b01      	cmp	r3, #1
 801485c:	d101      	bne.n	8014862 <HAL_PCD_SetAddress+0x1a>
 801485e:	2302      	movs	r3, #2
 8014860:	e012      	b.n	8014888 <HAL_PCD_SetAddress+0x40>
 8014862:	687b      	ldr	r3, [r7, #4]
 8014864:	2201      	movs	r2, #1
 8014866:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 801486a:	687b      	ldr	r3, [r7, #4]
 801486c:	78fa      	ldrb	r2, [r7, #3]
 801486e:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8014870:	687b      	ldr	r3, [r7, #4]
 8014872:	681b      	ldr	r3, [r3, #0]
 8014874:	78fa      	ldrb	r2, [r7, #3]
 8014876:	4611      	mov	r1, r2
 8014878:	4618      	mov	r0, r3
 801487a:	f007 fbb3 	bl	801bfe4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 801487e:	687b      	ldr	r3, [r7, #4]
 8014880:	2200      	movs	r2, #0
 8014882:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8014886:	2300      	movs	r3, #0
}
 8014888:	4618      	mov	r0, r3
 801488a:	3708      	adds	r7, #8
 801488c:	46bd      	mov	sp, r7
 801488e:	bd80      	pop	{r7, pc}

08014890 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8014890:	b580      	push	{r7, lr}
 8014892:	b084      	sub	sp, #16
 8014894:	af00      	add	r7, sp, #0
 8014896:	6078      	str	r0, [r7, #4]
 8014898:	4608      	mov	r0, r1
 801489a:	4611      	mov	r1, r2
 801489c:	461a      	mov	r2, r3
 801489e:	4603      	mov	r3, r0
 80148a0:	70fb      	strb	r3, [r7, #3]
 80148a2:	460b      	mov	r3, r1
 80148a4:	803b      	strh	r3, [r7, #0]
 80148a6:	4613      	mov	r3, r2
 80148a8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80148aa:	2300      	movs	r3, #0
 80148ac:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80148ae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80148b2:	2b00      	cmp	r3, #0
 80148b4:	da0f      	bge.n	80148d6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80148b6:	78fb      	ldrb	r3, [r7, #3]
 80148b8:	f003 020f 	and.w	r2, r3, #15
 80148bc:	4613      	mov	r3, r2
 80148be:	00db      	lsls	r3, r3, #3
 80148c0:	4413      	add	r3, r2
 80148c2:	009b      	lsls	r3, r3, #2
 80148c4:	3310      	adds	r3, #16
 80148c6:	687a      	ldr	r2, [r7, #4]
 80148c8:	4413      	add	r3, r2
 80148ca:	3304      	adds	r3, #4
 80148cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80148ce:	68fb      	ldr	r3, [r7, #12]
 80148d0:	2201      	movs	r2, #1
 80148d2:	705a      	strb	r2, [r3, #1]
 80148d4:	e00f      	b.n	80148f6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80148d6:	78fb      	ldrb	r3, [r7, #3]
 80148d8:	f003 020f 	and.w	r2, r3, #15
 80148dc:	4613      	mov	r3, r2
 80148de:	00db      	lsls	r3, r3, #3
 80148e0:	4413      	add	r3, r2
 80148e2:	009b      	lsls	r3, r3, #2
 80148e4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80148e8:	687a      	ldr	r2, [r7, #4]
 80148ea:	4413      	add	r3, r2
 80148ec:	3304      	adds	r3, #4
 80148ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80148f0:	68fb      	ldr	r3, [r7, #12]
 80148f2:	2200      	movs	r2, #0
 80148f4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80148f6:	78fb      	ldrb	r3, [r7, #3]
 80148f8:	f003 030f 	and.w	r3, r3, #15
 80148fc:	b2da      	uxtb	r2, r3
 80148fe:	68fb      	ldr	r3, [r7, #12]
 8014900:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8014902:	883a      	ldrh	r2, [r7, #0]
 8014904:	68fb      	ldr	r3, [r7, #12]
 8014906:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8014908:	68fb      	ldr	r3, [r7, #12]
 801490a:	78ba      	ldrb	r2, [r7, #2]
 801490c:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 801490e:	68fb      	ldr	r3, [r7, #12]
 8014910:	785b      	ldrb	r3, [r3, #1]
 8014912:	2b00      	cmp	r3, #0
 8014914:	d004      	beq.n	8014920 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8014916:	68fb      	ldr	r3, [r7, #12]
 8014918:	781b      	ldrb	r3, [r3, #0]
 801491a:	461a      	mov	r2, r3
 801491c:	68fb      	ldr	r3, [r7, #12]
 801491e:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8014920:	78bb      	ldrb	r3, [r7, #2]
 8014922:	2b02      	cmp	r3, #2
 8014924:	d102      	bne.n	801492c <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8014926:	68fb      	ldr	r3, [r7, #12]
 8014928:	2200      	movs	r2, #0
 801492a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 801492c:	687b      	ldr	r3, [r7, #4]
 801492e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8014932:	2b01      	cmp	r3, #1
 8014934:	d101      	bne.n	801493a <HAL_PCD_EP_Open+0xaa>
 8014936:	2302      	movs	r3, #2
 8014938:	e00e      	b.n	8014958 <HAL_PCD_EP_Open+0xc8>
 801493a:	687b      	ldr	r3, [r7, #4]
 801493c:	2201      	movs	r2, #1
 801493e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8014942:	687b      	ldr	r3, [r7, #4]
 8014944:	681b      	ldr	r3, [r3, #0]
 8014946:	68f9      	ldr	r1, [r7, #12]
 8014948:	4618      	mov	r0, r3
 801494a:	f006 fd33 	bl	801b3b4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 801494e:	687b      	ldr	r3, [r7, #4]
 8014950:	2200      	movs	r2, #0
 8014952:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8014956:	7afb      	ldrb	r3, [r7, #11]
}
 8014958:	4618      	mov	r0, r3
 801495a:	3710      	adds	r7, #16
 801495c:	46bd      	mov	sp, r7
 801495e:	bd80      	pop	{r7, pc}

08014960 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8014960:	b580      	push	{r7, lr}
 8014962:	b084      	sub	sp, #16
 8014964:	af00      	add	r7, sp, #0
 8014966:	6078      	str	r0, [r7, #4]
 8014968:	460b      	mov	r3, r1
 801496a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 801496c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8014970:	2b00      	cmp	r3, #0
 8014972:	da0f      	bge.n	8014994 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8014974:	78fb      	ldrb	r3, [r7, #3]
 8014976:	f003 020f 	and.w	r2, r3, #15
 801497a:	4613      	mov	r3, r2
 801497c:	00db      	lsls	r3, r3, #3
 801497e:	4413      	add	r3, r2
 8014980:	009b      	lsls	r3, r3, #2
 8014982:	3310      	adds	r3, #16
 8014984:	687a      	ldr	r2, [r7, #4]
 8014986:	4413      	add	r3, r2
 8014988:	3304      	adds	r3, #4
 801498a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 801498c:	68fb      	ldr	r3, [r7, #12]
 801498e:	2201      	movs	r2, #1
 8014990:	705a      	strb	r2, [r3, #1]
 8014992:	e00f      	b.n	80149b4 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8014994:	78fb      	ldrb	r3, [r7, #3]
 8014996:	f003 020f 	and.w	r2, r3, #15
 801499a:	4613      	mov	r3, r2
 801499c:	00db      	lsls	r3, r3, #3
 801499e:	4413      	add	r3, r2
 80149a0:	009b      	lsls	r3, r3, #2
 80149a2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80149a6:	687a      	ldr	r2, [r7, #4]
 80149a8:	4413      	add	r3, r2
 80149aa:	3304      	adds	r3, #4
 80149ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80149ae:	68fb      	ldr	r3, [r7, #12]
 80149b0:	2200      	movs	r2, #0
 80149b2:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80149b4:	78fb      	ldrb	r3, [r7, #3]
 80149b6:	f003 030f 	and.w	r3, r3, #15
 80149ba:	b2da      	uxtb	r2, r3
 80149bc:	68fb      	ldr	r3, [r7, #12]
 80149be:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80149c0:	687b      	ldr	r3, [r7, #4]
 80149c2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80149c6:	2b01      	cmp	r3, #1
 80149c8:	d101      	bne.n	80149ce <HAL_PCD_EP_Close+0x6e>
 80149ca:	2302      	movs	r3, #2
 80149cc:	e00e      	b.n	80149ec <HAL_PCD_EP_Close+0x8c>
 80149ce:	687b      	ldr	r3, [r7, #4]
 80149d0:	2201      	movs	r2, #1
 80149d2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80149d6:	687b      	ldr	r3, [r7, #4]
 80149d8:	681b      	ldr	r3, [r3, #0]
 80149da:	68f9      	ldr	r1, [r7, #12]
 80149dc:	4618      	mov	r0, r3
 80149de:	f006 fd71 	bl	801b4c4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80149e2:	687b      	ldr	r3, [r7, #4]
 80149e4:	2200      	movs	r2, #0
 80149e6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80149ea:	2300      	movs	r3, #0
}
 80149ec:	4618      	mov	r0, r3
 80149ee:	3710      	adds	r7, #16
 80149f0:	46bd      	mov	sp, r7
 80149f2:	bd80      	pop	{r7, pc}

080149f4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80149f4:	b580      	push	{r7, lr}
 80149f6:	b086      	sub	sp, #24
 80149f8:	af00      	add	r7, sp, #0
 80149fa:	60f8      	str	r0, [r7, #12]
 80149fc:	607a      	str	r2, [r7, #4]
 80149fe:	603b      	str	r3, [r7, #0]
 8014a00:	460b      	mov	r3, r1
 8014a02:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8014a04:	7afb      	ldrb	r3, [r7, #11]
 8014a06:	f003 020f 	and.w	r2, r3, #15
 8014a0a:	4613      	mov	r3, r2
 8014a0c:	00db      	lsls	r3, r3, #3
 8014a0e:	4413      	add	r3, r2
 8014a10:	009b      	lsls	r3, r3, #2
 8014a12:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8014a16:	68fa      	ldr	r2, [r7, #12]
 8014a18:	4413      	add	r3, r2
 8014a1a:	3304      	adds	r3, #4
 8014a1c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8014a1e:	697b      	ldr	r3, [r7, #20]
 8014a20:	687a      	ldr	r2, [r7, #4]
 8014a22:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8014a24:	697b      	ldr	r3, [r7, #20]
 8014a26:	683a      	ldr	r2, [r7, #0]
 8014a28:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8014a2a:	697b      	ldr	r3, [r7, #20]
 8014a2c:	2200      	movs	r2, #0
 8014a2e:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8014a30:	697b      	ldr	r3, [r7, #20]
 8014a32:	2200      	movs	r2, #0
 8014a34:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8014a36:	7afb      	ldrb	r3, [r7, #11]
 8014a38:	f003 030f 	and.w	r3, r3, #15
 8014a3c:	b2da      	uxtb	r2, r3
 8014a3e:	697b      	ldr	r3, [r7, #20]
 8014a40:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8014a42:	68fb      	ldr	r3, [r7, #12]
 8014a44:	799b      	ldrb	r3, [r3, #6]
 8014a46:	2b01      	cmp	r3, #1
 8014a48:	d102      	bne.n	8014a50 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8014a4a:	687a      	ldr	r2, [r7, #4]
 8014a4c:	697b      	ldr	r3, [r7, #20]
 8014a4e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8014a50:	68fb      	ldr	r3, [r7, #12]
 8014a52:	6818      	ldr	r0, [r3, #0]
 8014a54:	68fb      	ldr	r3, [r7, #12]
 8014a56:	799b      	ldrb	r3, [r3, #6]
 8014a58:	461a      	mov	r2, r3
 8014a5a:	6979      	ldr	r1, [r7, #20]
 8014a5c:	f006 fe0e 	bl	801b67c <USB_EPStartXfer>

  return HAL_OK;
 8014a60:	2300      	movs	r3, #0
}
 8014a62:	4618      	mov	r0, r3
 8014a64:	3718      	adds	r7, #24
 8014a66:	46bd      	mov	sp, r7
 8014a68:	bd80      	pop	{r7, pc}

08014a6a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8014a6a:	b480      	push	{r7}
 8014a6c:	b083      	sub	sp, #12
 8014a6e:	af00      	add	r7, sp, #0
 8014a70:	6078      	str	r0, [r7, #4]
 8014a72:	460b      	mov	r3, r1
 8014a74:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8014a76:	78fb      	ldrb	r3, [r7, #3]
 8014a78:	f003 020f 	and.w	r2, r3, #15
 8014a7c:	6879      	ldr	r1, [r7, #4]
 8014a7e:	4613      	mov	r3, r2
 8014a80:	00db      	lsls	r3, r3, #3
 8014a82:	4413      	add	r3, r2
 8014a84:	009b      	lsls	r3, r3, #2
 8014a86:	440b      	add	r3, r1
 8014a88:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8014a8c:	681b      	ldr	r3, [r3, #0]
}
 8014a8e:	4618      	mov	r0, r3
 8014a90:	370c      	adds	r7, #12
 8014a92:	46bd      	mov	sp, r7
 8014a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a98:	4770      	bx	lr

08014a9a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8014a9a:	b580      	push	{r7, lr}
 8014a9c:	b086      	sub	sp, #24
 8014a9e:	af00      	add	r7, sp, #0
 8014aa0:	60f8      	str	r0, [r7, #12]
 8014aa2:	607a      	str	r2, [r7, #4]
 8014aa4:	603b      	str	r3, [r7, #0]
 8014aa6:	460b      	mov	r3, r1
 8014aa8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8014aaa:	7afb      	ldrb	r3, [r7, #11]
 8014aac:	f003 020f 	and.w	r2, r3, #15
 8014ab0:	4613      	mov	r3, r2
 8014ab2:	00db      	lsls	r3, r3, #3
 8014ab4:	4413      	add	r3, r2
 8014ab6:	009b      	lsls	r3, r3, #2
 8014ab8:	3310      	adds	r3, #16
 8014aba:	68fa      	ldr	r2, [r7, #12]
 8014abc:	4413      	add	r3, r2
 8014abe:	3304      	adds	r3, #4
 8014ac0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8014ac2:	697b      	ldr	r3, [r7, #20]
 8014ac4:	687a      	ldr	r2, [r7, #4]
 8014ac6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8014ac8:	697b      	ldr	r3, [r7, #20]
 8014aca:	683a      	ldr	r2, [r7, #0]
 8014acc:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8014ace:	697b      	ldr	r3, [r7, #20]
 8014ad0:	2200      	movs	r2, #0
 8014ad2:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8014ad4:	697b      	ldr	r3, [r7, #20]
 8014ad6:	2201      	movs	r2, #1
 8014ad8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8014ada:	7afb      	ldrb	r3, [r7, #11]
 8014adc:	f003 030f 	and.w	r3, r3, #15
 8014ae0:	b2da      	uxtb	r2, r3
 8014ae2:	697b      	ldr	r3, [r7, #20]
 8014ae4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8014ae6:	68fb      	ldr	r3, [r7, #12]
 8014ae8:	799b      	ldrb	r3, [r3, #6]
 8014aea:	2b01      	cmp	r3, #1
 8014aec:	d102      	bne.n	8014af4 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8014aee:	687a      	ldr	r2, [r7, #4]
 8014af0:	697b      	ldr	r3, [r7, #20]
 8014af2:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8014af4:	68fb      	ldr	r3, [r7, #12]
 8014af6:	6818      	ldr	r0, [r3, #0]
 8014af8:	68fb      	ldr	r3, [r7, #12]
 8014afa:	799b      	ldrb	r3, [r3, #6]
 8014afc:	461a      	mov	r2, r3
 8014afe:	6979      	ldr	r1, [r7, #20]
 8014b00:	f006 fdbc 	bl	801b67c <USB_EPStartXfer>

  return HAL_OK;
 8014b04:	2300      	movs	r3, #0
}
 8014b06:	4618      	mov	r0, r3
 8014b08:	3718      	adds	r7, #24
 8014b0a:	46bd      	mov	sp, r7
 8014b0c:	bd80      	pop	{r7, pc}

08014b0e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8014b0e:	b580      	push	{r7, lr}
 8014b10:	b084      	sub	sp, #16
 8014b12:	af00      	add	r7, sp, #0
 8014b14:	6078      	str	r0, [r7, #4]
 8014b16:	460b      	mov	r3, r1
 8014b18:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8014b1a:	78fb      	ldrb	r3, [r7, #3]
 8014b1c:	f003 030f 	and.w	r3, r3, #15
 8014b20:	687a      	ldr	r2, [r7, #4]
 8014b22:	7912      	ldrb	r2, [r2, #4]
 8014b24:	4293      	cmp	r3, r2
 8014b26:	d901      	bls.n	8014b2c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8014b28:	2301      	movs	r3, #1
 8014b2a:	e04f      	b.n	8014bcc <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8014b2c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8014b30:	2b00      	cmp	r3, #0
 8014b32:	da0f      	bge.n	8014b54 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8014b34:	78fb      	ldrb	r3, [r7, #3]
 8014b36:	f003 020f 	and.w	r2, r3, #15
 8014b3a:	4613      	mov	r3, r2
 8014b3c:	00db      	lsls	r3, r3, #3
 8014b3e:	4413      	add	r3, r2
 8014b40:	009b      	lsls	r3, r3, #2
 8014b42:	3310      	adds	r3, #16
 8014b44:	687a      	ldr	r2, [r7, #4]
 8014b46:	4413      	add	r3, r2
 8014b48:	3304      	adds	r3, #4
 8014b4a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8014b4c:	68fb      	ldr	r3, [r7, #12]
 8014b4e:	2201      	movs	r2, #1
 8014b50:	705a      	strb	r2, [r3, #1]
 8014b52:	e00d      	b.n	8014b70 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8014b54:	78fa      	ldrb	r2, [r7, #3]
 8014b56:	4613      	mov	r3, r2
 8014b58:	00db      	lsls	r3, r3, #3
 8014b5a:	4413      	add	r3, r2
 8014b5c:	009b      	lsls	r3, r3, #2
 8014b5e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8014b62:	687a      	ldr	r2, [r7, #4]
 8014b64:	4413      	add	r3, r2
 8014b66:	3304      	adds	r3, #4
 8014b68:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8014b6a:	68fb      	ldr	r3, [r7, #12]
 8014b6c:	2200      	movs	r2, #0
 8014b6e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8014b70:	68fb      	ldr	r3, [r7, #12]
 8014b72:	2201      	movs	r2, #1
 8014b74:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8014b76:	78fb      	ldrb	r3, [r7, #3]
 8014b78:	f003 030f 	and.w	r3, r3, #15
 8014b7c:	b2da      	uxtb	r2, r3
 8014b7e:	68fb      	ldr	r3, [r7, #12]
 8014b80:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8014b82:	687b      	ldr	r3, [r7, #4]
 8014b84:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8014b88:	2b01      	cmp	r3, #1
 8014b8a:	d101      	bne.n	8014b90 <HAL_PCD_EP_SetStall+0x82>
 8014b8c:	2302      	movs	r3, #2
 8014b8e:	e01d      	b.n	8014bcc <HAL_PCD_EP_SetStall+0xbe>
 8014b90:	687b      	ldr	r3, [r7, #4]
 8014b92:	2201      	movs	r2, #1
 8014b94:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8014b98:	687b      	ldr	r3, [r7, #4]
 8014b9a:	681b      	ldr	r3, [r3, #0]
 8014b9c:	68f9      	ldr	r1, [r7, #12]
 8014b9e:	4618      	mov	r0, r3
 8014ba0:	f007 f94c 	bl	801be3c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8014ba4:	78fb      	ldrb	r3, [r7, #3]
 8014ba6:	f003 030f 	and.w	r3, r3, #15
 8014baa:	2b00      	cmp	r3, #0
 8014bac:	d109      	bne.n	8014bc2 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8014bae:	687b      	ldr	r3, [r7, #4]
 8014bb0:	6818      	ldr	r0, [r3, #0]
 8014bb2:	687b      	ldr	r3, [r7, #4]
 8014bb4:	7999      	ldrb	r1, [r3, #6]
 8014bb6:	687b      	ldr	r3, [r7, #4]
 8014bb8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8014bbc:	461a      	mov	r2, r3
 8014bbe:	f007 fb3f 	bl	801c240 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8014bc2:	687b      	ldr	r3, [r7, #4]
 8014bc4:	2200      	movs	r2, #0
 8014bc6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8014bca:	2300      	movs	r3, #0
}
 8014bcc:	4618      	mov	r0, r3
 8014bce:	3710      	adds	r7, #16
 8014bd0:	46bd      	mov	sp, r7
 8014bd2:	bd80      	pop	{r7, pc}

08014bd4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8014bd4:	b580      	push	{r7, lr}
 8014bd6:	b084      	sub	sp, #16
 8014bd8:	af00      	add	r7, sp, #0
 8014bda:	6078      	str	r0, [r7, #4]
 8014bdc:	460b      	mov	r3, r1
 8014bde:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8014be0:	78fb      	ldrb	r3, [r7, #3]
 8014be2:	f003 030f 	and.w	r3, r3, #15
 8014be6:	687a      	ldr	r2, [r7, #4]
 8014be8:	7912      	ldrb	r2, [r2, #4]
 8014bea:	4293      	cmp	r3, r2
 8014bec:	d901      	bls.n	8014bf2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8014bee:	2301      	movs	r3, #1
 8014bf0:	e042      	b.n	8014c78 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8014bf2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8014bf6:	2b00      	cmp	r3, #0
 8014bf8:	da0f      	bge.n	8014c1a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8014bfa:	78fb      	ldrb	r3, [r7, #3]
 8014bfc:	f003 020f 	and.w	r2, r3, #15
 8014c00:	4613      	mov	r3, r2
 8014c02:	00db      	lsls	r3, r3, #3
 8014c04:	4413      	add	r3, r2
 8014c06:	009b      	lsls	r3, r3, #2
 8014c08:	3310      	adds	r3, #16
 8014c0a:	687a      	ldr	r2, [r7, #4]
 8014c0c:	4413      	add	r3, r2
 8014c0e:	3304      	adds	r3, #4
 8014c10:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8014c12:	68fb      	ldr	r3, [r7, #12]
 8014c14:	2201      	movs	r2, #1
 8014c16:	705a      	strb	r2, [r3, #1]
 8014c18:	e00f      	b.n	8014c3a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8014c1a:	78fb      	ldrb	r3, [r7, #3]
 8014c1c:	f003 020f 	and.w	r2, r3, #15
 8014c20:	4613      	mov	r3, r2
 8014c22:	00db      	lsls	r3, r3, #3
 8014c24:	4413      	add	r3, r2
 8014c26:	009b      	lsls	r3, r3, #2
 8014c28:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8014c2c:	687a      	ldr	r2, [r7, #4]
 8014c2e:	4413      	add	r3, r2
 8014c30:	3304      	adds	r3, #4
 8014c32:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8014c34:	68fb      	ldr	r3, [r7, #12]
 8014c36:	2200      	movs	r2, #0
 8014c38:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8014c3a:	68fb      	ldr	r3, [r7, #12]
 8014c3c:	2200      	movs	r2, #0
 8014c3e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8014c40:	78fb      	ldrb	r3, [r7, #3]
 8014c42:	f003 030f 	and.w	r3, r3, #15
 8014c46:	b2da      	uxtb	r2, r3
 8014c48:	68fb      	ldr	r3, [r7, #12]
 8014c4a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8014c4c:	687b      	ldr	r3, [r7, #4]
 8014c4e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8014c52:	2b01      	cmp	r3, #1
 8014c54:	d101      	bne.n	8014c5a <HAL_PCD_EP_ClrStall+0x86>
 8014c56:	2302      	movs	r3, #2
 8014c58:	e00e      	b.n	8014c78 <HAL_PCD_EP_ClrStall+0xa4>
 8014c5a:	687b      	ldr	r3, [r7, #4]
 8014c5c:	2201      	movs	r2, #1
 8014c5e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8014c62:	687b      	ldr	r3, [r7, #4]
 8014c64:	681b      	ldr	r3, [r3, #0]
 8014c66:	68f9      	ldr	r1, [r7, #12]
 8014c68:	4618      	mov	r0, r3
 8014c6a:	f007 f955 	bl	801bf18 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8014c6e:	687b      	ldr	r3, [r7, #4]
 8014c70:	2200      	movs	r2, #0
 8014c72:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8014c76:	2300      	movs	r3, #0
}
 8014c78:	4618      	mov	r0, r3
 8014c7a:	3710      	adds	r7, #16
 8014c7c:	46bd      	mov	sp, r7
 8014c7e:	bd80      	pop	{r7, pc}

08014c80 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8014c80:	b580      	push	{r7, lr}
 8014c82:	b084      	sub	sp, #16
 8014c84:	af00      	add	r7, sp, #0
 8014c86:	6078      	str	r0, [r7, #4]
 8014c88:	460b      	mov	r3, r1
 8014c8a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8014c8c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8014c90:	2b00      	cmp	r3, #0
 8014c92:	da0c      	bge.n	8014cae <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8014c94:	78fb      	ldrb	r3, [r7, #3]
 8014c96:	f003 020f 	and.w	r2, r3, #15
 8014c9a:	4613      	mov	r3, r2
 8014c9c:	00db      	lsls	r3, r3, #3
 8014c9e:	4413      	add	r3, r2
 8014ca0:	009b      	lsls	r3, r3, #2
 8014ca2:	3310      	adds	r3, #16
 8014ca4:	687a      	ldr	r2, [r7, #4]
 8014ca6:	4413      	add	r3, r2
 8014ca8:	3304      	adds	r3, #4
 8014caa:	60fb      	str	r3, [r7, #12]
 8014cac:	e00c      	b.n	8014cc8 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8014cae:	78fb      	ldrb	r3, [r7, #3]
 8014cb0:	f003 020f 	and.w	r2, r3, #15
 8014cb4:	4613      	mov	r3, r2
 8014cb6:	00db      	lsls	r3, r3, #3
 8014cb8:	4413      	add	r3, r2
 8014cba:	009b      	lsls	r3, r3, #2
 8014cbc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8014cc0:	687a      	ldr	r2, [r7, #4]
 8014cc2:	4413      	add	r3, r2
 8014cc4:	3304      	adds	r3, #4
 8014cc6:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8014cc8:	687b      	ldr	r3, [r7, #4]
 8014cca:	681b      	ldr	r3, [r3, #0]
 8014ccc:	68f9      	ldr	r1, [r7, #12]
 8014cce:	4618      	mov	r0, r3
 8014cd0:	f006 ff74 	bl	801bbbc <USB_EPStopXfer>
 8014cd4:	4603      	mov	r3, r0
 8014cd6:	72fb      	strb	r3, [r7, #11]

  return ret;
 8014cd8:	7afb      	ldrb	r3, [r7, #11]
}
 8014cda:	4618      	mov	r0, r3
 8014cdc:	3710      	adds	r7, #16
 8014cde:	46bd      	mov	sp, r7
 8014ce0:	bd80      	pop	{r7, pc}

08014ce2 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8014ce2:	b580      	push	{r7, lr}
 8014ce4:	b08a      	sub	sp, #40	@ 0x28
 8014ce6:	af02      	add	r7, sp, #8
 8014ce8:	6078      	str	r0, [r7, #4]
 8014cea:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8014cec:	687b      	ldr	r3, [r7, #4]
 8014cee:	681b      	ldr	r3, [r3, #0]
 8014cf0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014cf2:	697b      	ldr	r3, [r7, #20]
 8014cf4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8014cf6:	683a      	ldr	r2, [r7, #0]
 8014cf8:	4613      	mov	r3, r2
 8014cfa:	00db      	lsls	r3, r3, #3
 8014cfc:	4413      	add	r3, r2
 8014cfe:	009b      	lsls	r3, r3, #2
 8014d00:	3310      	adds	r3, #16
 8014d02:	687a      	ldr	r2, [r7, #4]
 8014d04:	4413      	add	r3, r2
 8014d06:	3304      	adds	r3, #4
 8014d08:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8014d0a:	68fb      	ldr	r3, [r7, #12]
 8014d0c:	695a      	ldr	r2, [r3, #20]
 8014d0e:	68fb      	ldr	r3, [r7, #12]
 8014d10:	691b      	ldr	r3, [r3, #16]
 8014d12:	429a      	cmp	r2, r3
 8014d14:	d901      	bls.n	8014d1a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8014d16:	2301      	movs	r3, #1
 8014d18:	e06b      	b.n	8014df2 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8014d1a:	68fb      	ldr	r3, [r7, #12]
 8014d1c:	691a      	ldr	r2, [r3, #16]
 8014d1e:	68fb      	ldr	r3, [r7, #12]
 8014d20:	695b      	ldr	r3, [r3, #20]
 8014d22:	1ad3      	subs	r3, r2, r3
 8014d24:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8014d26:	68fb      	ldr	r3, [r7, #12]
 8014d28:	689b      	ldr	r3, [r3, #8]
 8014d2a:	69fa      	ldr	r2, [r7, #28]
 8014d2c:	429a      	cmp	r2, r3
 8014d2e:	d902      	bls.n	8014d36 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8014d30:	68fb      	ldr	r3, [r7, #12]
 8014d32:	689b      	ldr	r3, [r3, #8]
 8014d34:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8014d36:	69fb      	ldr	r3, [r7, #28]
 8014d38:	3303      	adds	r3, #3
 8014d3a:	089b      	lsrs	r3, r3, #2
 8014d3c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8014d3e:	e02a      	b.n	8014d96 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8014d40:	68fb      	ldr	r3, [r7, #12]
 8014d42:	691a      	ldr	r2, [r3, #16]
 8014d44:	68fb      	ldr	r3, [r7, #12]
 8014d46:	695b      	ldr	r3, [r3, #20]
 8014d48:	1ad3      	subs	r3, r2, r3
 8014d4a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8014d4c:	68fb      	ldr	r3, [r7, #12]
 8014d4e:	689b      	ldr	r3, [r3, #8]
 8014d50:	69fa      	ldr	r2, [r7, #28]
 8014d52:	429a      	cmp	r2, r3
 8014d54:	d902      	bls.n	8014d5c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8014d56:	68fb      	ldr	r3, [r7, #12]
 8014d58:	689b      	ldr	r3, [r3, #8]
 8014d5a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8014d5c:	69fb      	ldr	r3, [r7, #28]
 8014d5e:	3303      	adds	r3, #3
 8014d60:	089b      	lsrs	r3, r3, #2
 8014d62:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8014d64:	68fb      	ldr	r3, [r7, #12]
 8014d66:	68d9      	ldr	r1, [r3, #12]
 8014d68:	683b      	ldr	r3, [r7, #0]
 8014d6a:	b2da      	uxtb	r2, r3
 8014d6c:	69fb      	ldr	r3, [r7, #28]
 8014d6e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8014d70:	687b      	ldr	r3, [r7, #4]
 8014d72:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8014d74:	9300      	str	r3, [sp, #0]
 8014d76:	4603      	mov	r3, r0
 8014d78:	6978      	ldr	r0, [r7, #20]
 8014d7a:	f006 ffc9 	bl	801bd10 <USB_WritePacket>

    ep->xfer_buff  += len;
 8014d7e:	68fb      	ldr	r3, [r7, #12]
 8014d80:	68da      	ldr	r2, [r3, #12]
 8014d82:	69fb      	ldr	r3, [r7, #28]
 8014d84:	441a      	add	r2, r3
 8014d86:	68fb      	ldr	r3, [r7, #12]
 8014d88:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8014d8a:	68fb      	ldr	r3, [r7, #12]
 8014d8c:	695a      	ldr	r2, [r3, #20]
 8014d8e:	69fb      	ldr	r3, [r7, #28]
 8014d90:	441a      	add	r2, r3
 8014d92:	68fb      	ldr	r3, [r7, #12]
 8014d94:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8014d96:	683b      	ldr	r3, [r7, #0]
 8014d98:	015a      	lsls	r2, r3, #5
 8014d9a:	693b      	ldr	r3, [r7, #16]
 8014d9c:	4413      	add	r3, r2
 8014d9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014da2:	699b      	ldr	r3, [r3, #24]
 8014da4:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8014da6:	69ba      	ldr	r2, [r7, #24]
 8014da8:	429a      	cmp	r2, r3
 8014daa:	d809      	bhi.n	8014dc0 <PCD_WriteEmptyTxFifo+0xde>
 8014dac:	68fb      	ldr	r3, [r7, #12]
 8014dae:	695a      	ldr	r2, [r3, #20]
 8014db0:	68fb      	ldr	r3, [r7, #12]
 8014db2:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8014db4:	429a      	cmp	r2, r3
 8014db6:	d203      	bcs.n	8014dc0 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8014db8:	68fb      	ldr	r3, [r7, #12]
 8014dba:	691b      	ldr	r3, [r3, #16]
 8014dbc:	2b00      	cmp	r3, #0
 8014dbe:	d1bf      	bne.n	8014d40 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8014dc0:	68fb      	ldr	r3, [r7, #12]
 8014dc2:	691a      	ldr	r2, [r3, #16]
 8014dc4:	68fb      	ldr	r3, [r7, #12]
 8014dc6:	695b      	ldr	r3, [r3, #20]
 8014dc8:	429a      	cmp	r2, r3
 8014dca:	d811      	bhi.n	8014df0 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8014dcc:	683b      	ldr	r3, [r7, #0]
 8014dce:	f003 030f 	and.w	r3, r3, #15
 8014dd2:	2201      	movs	r2, #1
 8014dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8014dd8:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8014dda:	693b      	ldr	r3, [r7, #16]
 8014ddc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014de0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014de2:	68bb      	ldr	r3, [r7, #8]
 8014de4:	43db      	mvns	r3, r3
 8014de6:	6939      	ldr	r1, [r7, #16]
 8014de8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014dec:	4013      	ands	r3, r2
 8014dee:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8014df0:	2300      	movs	r3, #0
}
 8014df2:	4618      	mov	r0, r3
 8014df4:	3720      	adds	r7, #32
 8014df6:	46bd      	mov	sp, r7
 8014df8:	bd80      	pop	{r7, pc}
	...

08014dfc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8014dfc:	b580      	push	{r7, lr}
 8014dfe:	b088      	sub	sp, #32
 8014e00:	af00      	add	r7, sp, #0
 8014e02:	6078      	str	r0, [r7, #4]
 8014e04:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8014e06:	687b      	ldr	r3, [r7, #4]
 8014e08:	681b      	ldr	r3, [r3, #0]
 8014e0a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014e0c:	69fb      	ldr	r3, [r7, #28]
 8014e0e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8014e10:	69fb      	ldr	r3, [r7, #28]
 8014e12:	333c      	adds	r3, #60	@ 0x3c
 8014e14:	3304      	adds	r3, #4
 8014e16:	681b      	ldr	r3, [r3, #0]
 8014e18:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8014e1a:	683b      	ldr	r3, [r7, #0]
 8014e1c:	015a      	lsls	r2, r3, #5
 8014e1e:	69bb      	ldr	r3, [r7, #24]
 8014e20:	4413      	add	r3, r2
 8014e22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014e26:	689b      	ldr	r3, [r3, #8]
 8014e28:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8014e2a:	687b      	ldr	r3, [r7, #4]
 8014e2c:	799b      	ldrb	r3, [r3, #6]
 8014e2e:	2b01      	cmp	r3, #1
 8014e30:	d17b      	bne.n	8014f2a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8014e32:	693b      	ldr	r3, [r7, #16]
 8014e34:	f003 0308 	and.w	r3, r3, #8
 8014e38:	2b00      	cmp	r3, #0
 8014e3a:	d015      	beq.n	8014e68 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8014e3c:	697b      	ldr	r3, [r7, #20]
 8014e3e:	4a61      	ldr	r2, [pc, #388]	@ (8014fc4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8014e40:	4293      	cmp	r3, r2
 8014e42:	f240 80b9 	bls.w	8014fb8 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8014e46:	693b      	ldr	r3, [r7, #16]
 8014e48:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8014e4c:	2b00      	cmp	r3, #0
 8014e4e:	f000 80b3 	beq.w	8014fb8 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8014e52:	683b      	ldr	r3, [r7, #0]
 8014e54:	015a      	lsls	r2, r3, #5
 8014e56:	69bb      	ldr	r3, [r7, #24]
 8014e58:	4413      	add	r3, r2
 8014e5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014e5e:	461a      	mov	r2, r3
 8014e60:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8014e64:	6093      	str	r3, [r2, #8]
 8014e66:	e0a7      	b.n	8014fb8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8014e68:	693b      	ldr	r3, [r7, #16]
 8014e6a:	f003 0320 	and.w	r3, r3, #32
 8014e6e:	2b00      	cmp	r3, #0
 8014e70:	d009      	beq.n	8014e86 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8014e72:	683b      	ldr	r3, [r7, #0]
 8014e74:	015a      	lsls	r2, r3, #5
 8014e76:	69bb      	ldr	r3, [r7, #24]
 8014e78:	4413      	add	r3, r2
 8014e7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014e7e:	461a      	mov	r2, r3
 8014e80:	2320      	movs	r3, #32
 8014e82:	6093      	str	r3, [r2, #8]
 8014e84:	e098      	b.n	8014fb8 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8014e86:	693b      	ldr	r3, [r7, #16]
 8014e88:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8014e8c:	2b00      	cmp	r3, #0
 8014e8e:	f040 8093 	bne.w	8014fb8 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8014e92:	697b      	ldr	r3, [r7, #20]
 8014e94:	4a4b      	ldr	r2, [pc, #300]	@ (8014fc4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8014e96:	4293      	cmp	r3, r2
 8014e98:	d90f      	bls.n	8014eba <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8014e9a:	693b      	ldr	r3, [r7, #16]
 8014e9c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8014ea0:	2b00      	cmp	r3, #0
 8014ea2:	d00a      	beq.n	8014eba <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8014ea4:	683b      	ldr	r3, [r7, #0]
 8014ea6:	015a      	lsls	r2, r3, #5
 8014ea8:	69bb      	ldr	r3, [r7, #24]
 8014eaa:	4413      	add	r3, r2
 8014eac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014eb0:	461a      	mov	r2, r3
 8014eb2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8014eb6:	6093      	str	r3, [r2, #8]
 8014eb8:	e07e      	b.n	8014fb8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8014eba:	683a      	ldr	r2, [r7, #0]
 8014ebc:	4613      	mov	r3, r2
 8014ebe:	00db      	lsls	r3, r3, #3
 8014ec0:	4413      	add	r3, r2
 8014ec2:	009b      	lsls	r3, r3, #2
 8014ec4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8014ec8:	687a      	ldr	r2, [r7, #4]
 8014eca:	4413      	add	r3, r2
 8014ecc:	3304      	adds	r3, #4
 8014ece:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8014ed0:	68fb      	ldr	r3, [r7, #12]
 8014ed2:	6a1a      	ldr	r2, [r3, #32]
 8014ed4:	683b      	ldr	r3, [r7, #0]
 8014ed6:	0159      	lsls	r1, r3, #5
 8014ed8:	69bb      	ldr	r3, [r7, #24]
 8014eda:	440b      	add	r3, r1
 8014edc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014ee0:	691b      	ldr	r3, [r3, #16]
 8014ee2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014ee6:	1ad2      	subs	r2, r2, r3
 8014ee8:	68fb      	ldr	r3, [r7, #12]
 8014eea:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8014eec:	683b      	ldr	r3, [r7, #0]
 8014eee:	2b00      	cmp	r3, #0
 8014ef0:	d114      	bne.n	8014f1c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8014ef2:	68fb      	ldr	r3, [r7, #12]
 8014ef4:	691b      	ldr	r3, [r3, #16]
 8014ef6:	2b00      	cmp	r3, #0
 8014ef8:	d109      	bne.n	8014f0e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8014efa:	687b      	ldr	r3, [r7, #4]
 8014efc:	6818      	ldr	r0, [r3, #0]
 8014efe:	687b      	ldr	r3, [r7, #4]
 8014f00:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8014f04:	461a      	mov	r2, r3
 8014f06:	2101      	movs	r1, #1
 8014f08:	f007 f99a 	bl	801c240 <USB_EP0_OutStart>
 8014f0c:	e006      	b.n	8014f1c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8014f0e:	68fb      	ldr	r3, [r7, #12]
 8014f10:	68da      	ldr	r2, [r3, #12]
 8014f12:	68fb      	ldr	r3, [r7, #12]
 8014f14:	695b      	ldr	r3, [r3, #20]
 8014f16:	441a      	add	r2, r3
 8014f18:	68fb      	ldr	r3, [r7, #12]
 8014f1a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8014f1c:	683b      	ldr	r3, [r7, #0]
 8014f1e:	b2db      	uxtb	r3, r3
 8014f20:	4619      	mov	r1, r3
 8014f22:	6878      	ldr	r0, [r7, #4]
 8014f24:	f009 fc40 	bl	801e7a8 <HAL_PCD_DataOutStageCallback>
 8014f28:	e046      	b.n	8014fb8 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8014f2a:	697b      	ldr	r3, [r7, #20]
 8014f2c:	4a26      	ldr	r2, [pc, #152]	@ (8014fc8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8014f2e:	4293      	cmp	r3, r2
 8014f30:	d124      	bne.n	8014f7c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8014f32:	693b      	ldr	r3, [r7, #16]
 8014f34:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014f38:	2b00      	cmp	r3, #0
 8014f3a:	d00a      	beq.n	8014f52 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8014f3c:	683b      	ldr	r3, [r7, #0]
 8014f3e:	015a      	lsls	r2, r3, #5
 8014f40:	69bb      	ldr	r3, [r7, #24]
 8014f42:	4413      	add	r3, r2
 8014f44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f48:	461a      	mov	r2, r3
 8014f4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8014f4e:	6093      	str	r3, [r2, #8]
 8014f50:	e032      	b.n	8014fb8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8014f52:	693b      	ldr	r3, [r7, #16]
 8014f54:	f003 0320 	and.w	r3, r3, #32
 8014f58:	2b00      	cmp	r3, #0
 8014f5a:	d008      	beq.n	8014f6e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8014f5c:	683b      	ldr	r3, [r7, #0]
 8014f5e:	015a      	lsls	r2, r3, #5
 8014f60:	69bb      	ldr	r3, [r7, #24]
 8014f62:	4413      	add	r3, r2
 8014f64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f68:	461a      	mov	r2, r3
 8014f6a:	2320      	movs	r3, #32
 8014f6c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8014f6e:	683b      	ldr	r3, [r7, #0]
 8014f70:	b2db      	uxtb	r3, r3
 8014f72:	4619      	mov	r1, r3
 8014f74:	6878      	ldr	r0, [r7, #4]
 8014f76:	f009 fc17 	bl	801e7a8 <HAL_PCD_DataOutStageCallback>
 8014f7a:	e01d      	b.n	8014fb8 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8014f7c:	683b      	ldr	r3, [r7, #0]
 8014f7e:	2b00      	cmp	r3, #0
 8014f80:	d114      	bne.n	8014fac <PCD_EP_OutXfrComplete_int+0x1b0>
 8014f82:	6879      	ldr	r1, [r7, #4]
 8014f84:	683a      	ldr	r2, [r7, #0]
 8014f86:	4613      	mov	r3, r2
 8014f88:	00db      	lsls	r3, r3, #3
 8014f8a:	4413      	add	r3, r2
 8014f8c:	009b      	lsls	r3, r3, #2
 8014f8e:	440b      	add	r3, r1
 8014f90:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8014f94:	681b      	ldr	r3, [r3, #0]
 8014f96:	2b00      	cmp	r3, #0
 8014f98:	d108      	bne.n	8014fac <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8014f9a:	687b      	ldr	r3, [r7, #4]
 8014f9c:	6818      	ldr	r0, [r3, #0]
 8014f9e:	687b      	ldr	r3, [r7, #4]
 8014fa0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8014fa4:	461a      	mov	r2, r3
 8014fa6:	2100      	movs	r1, #0
 8014fa8:	f007 f94a 	bl	801c240 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8014fac:	683b      	ldr	r3, [r7, #0]
 8014fae:	b2db      	uxtb	r3, r3
 8014fb0:	4619      	mov	r1, r3
 8014fb2:	6878      	ldr	r0, [r7, #4]
 8014fb4:	f009 fbf8 	bl	801e7a8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8014fb8:	2300      	movs	r3, #0
}
 8014fba:	4618      	mov	r0, r3
 8014fbc:	3720      	adds	r7, #32
 8014fbe:	46bd      	mov	sp, r7
 8014fc0:	bd80      	pop	{r7, pc}
 8014fc2:	bf00      	nop
 8014fc4:	4f54300a 	.word	0x4f54300a
 8014fc8:	4f54310a 	.word	0x4f54310a

08014fcc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8014fcc:	b580      	push	{r7, lr}
 8014fce:	b086      	sub	sp, #24
 8014fd0:	af00      	add	r7, sp, #0
 8014fd2:	6078      	str	r0, [r7, #4]
 8014fd4:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8014fd6:	687b      	ldr	r3, [r7, #4]
 8014fd8:	681b      	ldr	r3, [r3, #0]
 8014fda:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014fdc:	697b      	ldr	r3, [r7, #20]
 8014fde:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8014fe0:	697b      	ldr	r3, [r7, #20]
 8014fe2:	333c      	adds	r3, #60	@ 0x3c
 8014fe4:	3304      	adds	r3, #4
 8014fe6:	681b      	ldr	r3, [r3, #0]
 8014fe8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8014fea:	683b      	ldr	r3, [r7, #0]
 8014fec:	015a      	lsls	r2, r3, #5
 8014fee:	693b      	ldr	r3, [r7, #16]
 8014ff0:	4413      	add	r3, r2
 8014ff2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014ff6:	689b      	ldr	r3, [r3, #8]
 8014ff8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8014ffa:	68fb      	ldr	r3, [r7, #12]
 8014ffc:	4a15      	ldr	r2, [pc, #84]	@ (8015054 <PCD_EP_OutSetupPacket_int+0x88>)
 8014ffe:	4293      	cmp	r3, r2
 8015000:	d90e      	bls.n	8015020 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8015002:	68bb      	ldr	r3, [r7, #8]
 8015004:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8015008:	2b00      	cmp	r3, #0
 801500a:	d009      	beq.n	8015020 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 801500c:	683b      	ldr	r3, [r7, #0]
 801500e:	015a      	lsls	r2, r3, #5
 8015010:	693b      	ldr	r3, [r7, #16]
 8015012:	4413      	add	r3, r2
 8015014:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015018:	461a      	mov	r2, r3
 801501a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801501e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8015020:	6878      	ldr	r0, [r7, #4]
 8015022:	f009 fbaf 	bl	801e784 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8015026:	68fb      	ldr	r3, [r7, #12]
 8015028:	4a0a      	ldr	r2, [pc, #40]	@ (8015054 <PCD_EP_OutSetupPacket_int+0x88>)
 801502a:	4293      	cmp	r3, r2
 801502c:	d90c      	bls.n	8015048 <PCD_EP_OutSetupPacket_int+0x7c>
 801502e:	687b      	ldr	r3, [r7, #4]
 8015030:	799b      	ldrb	r3, [r3, #6]
 8015032:	2b01      	cmp	r3, #1
 8015034:	d108      	bne.n	8015048 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8015036:	687b      	ldr	r3, [r7, #4]
 8015038:	6818      	ldr	r0, [r3, #0]
 801503a:	687b      	ldr	r3, [r7, #4]
 801503c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8015040:	461a      	mov	r2, r3
 8015042:	2101      	movs	r1, #1
 8015044:	f007 f8fc 	bl	801c240 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8015048:	2300      	movs	r3, #0
}
 801504a:	4618      	mov	r0, r3
 801504c:	3718      	adds	r7, #24
 801504e:	46bd      	mov	sp, r7
 8015050:	bd80      	pop	{r7, pc}
 8015052:	bf00      	nop
 8015054:	4f54300a 	.word	0x4f54300a

08015058 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8015058:	b480      	push	{r7}
 801505a:	b085      	sub	sp, #20
 801505c:	af00      	add	r7, sp, #0
 801505e:	6078      	str	r0, [r7, #4]
 8015060:	460b      	mov	r3, r1
 8015062:	70fb      	strb	r3, [r7, #3]
 8015064:	4613      	mov	r3, r2
 8015066:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8015068:	687b      	ldr	r3, [r7, #4]
 801506a:	681b      	ldr	r3, [r3, #0]
 801506c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801506e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8015070:	78fb      	ldrb	r3, [r7, #3]
 8015072:	2b00      	cmp	r3, #0
 8015074:	d107      	bne.n	8015086 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8015076:	883b      	ldrh	r3, [r7, #0]
 8015078:	0419      	lsls	r1, r3, #16
 801507a:	687b      	ldr	r3, [r7, #4]
 801507c:	681b      	ldr	r3, [r3, #0]
 801507e:	68ba      	ldr	r2, [r7, #8]
 8015080:	430a      	orrs	r2, r1
 8015082:	629a      	str	r2, [r3, #40]	@ 0x28
 8015084:	e028      	b.n	80150d8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8015086:	687b      	ldr	r3, [r7, #4]
 8015088:	681b      	ldr	r3, [r3, #0]
 801508a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801508c:	0c1b      	lsrs	r3, r3, #16
 801508e:	68ba      	ldr	r2, [r7, #8]
 8015090:	4413      	add	r3, r2
 8015092:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8015094:	2300      	movs	r3, #0
 8015096:	73fb      	strb	r3, [r7, #15]
 8015098:	e00d      	b.n	80150b6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 801509a:	687b      	ldr	r3, [r7, #4]
 801509c:	681a      	ldr	r2, [r3, #0]
 801509e:	7bfb      	ldrb	r3, [r7, #15]
 80150a0:	3340      	adds	r3, #64	@ 0x40
 80150a2:	009b      	lsls	r3, r3, #2
 80150a4:	4413      	add	r3, r2
 80150a6:	685b      	ldr	r3, [r3, #4]
 80150a8:	0c1b      	lsrs	r3, r3, #16
 80150aa:	68ba      	ldr	r2, [r7, #8]
 80150ac:	4413      	add	r3, r2
 80150ae:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80150b0:	7bfb      	ldrb	r3, [r7, #15]
 80150b2:	3301      	adds	r3, #1
 80150b4:	73fb      	strb	r3, [r7, #15]
 80150b6:	7bfa      	ldrb	r2, [r7, #15]
 80150b8:	78fb      	ldrb	r3, [r7, #3]
 80150ba:	3b01      	subs	r3, #1
 80150bc:	429a      	cmp	r2, r3
 80150be:	d3ec      	bcc.n	801509a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80150c0:	883b      	ldrh	r3, [r7, #0]
 80150c2:	0418      	lsls	r0, r3, #16
 80150c4:	687b      	ldr	r3, [r7, #4]
 80150c6:	6819      	ldr	r1, [r3, #0]
 80150c8:	78fb      	ldrb	r3, [r7, #3]
 80150ca:	3b01      	subs	r3, #1
 80150cc:	68ba      	ldr	r2, [r7, #8]
 80150ce:	4302      	orrs	r2, r0
 80150d0:	3340      	adds	r3, #64	@ 0x40
 80150d2:	009b      	lsls	r3, r3, #2
 80150d4:	440b      	add	r3, r1
 80150d6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80150d8:	2300      	movs	r3, #0
}
 80150da:	4618      	mov	r0, r3
 80150dc:	3714      	adds	r7, #20
 80150de:	46bd      	mov	sp, r7
 80150e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150e4:	4770      	bx	lr

080150e6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80150e6:	b480      	push	{r7}
 80150e8:	b083      	sub	sp, #12
 80150ea:	af00      	add	r7, sp, #0
 80150ec:	6078      	str	r0, [r7, #4]
 80150ee:	460b      	mov	r3, r1
 80150f0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80150f2:	687b      	ldr	r3, [r7, #4]
 80150f4:	681b      	ldr	r3, [r3, #0]
 80150f6:	887a      	ldrh	r2, [r7, #2]
 80150f8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80150fa:	2300      	movs	r3, #0
}
 80150fc:	4618      	mov	r0, r3
 80150fe:	370c      	adds	r7, #12
 8015100:	46bd      	mov	sp, r7
 8015102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015106:	4770      	bx	lr

08015108 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8015108:	b480      	push	{r7}
 801510a:	b085      	sub	sp, #20
 801510c:	af00      	add	r7, sp, #0
 801510e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8015110:	687b      	ldr	r3, [r7, #4]
 8015112:	681b      	ldr	r3, [r3, #0]
 8015114:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8015116:	687b      	ldr	r3, [r7, #4]
 8015118:	2201      	movs	r2, #1
 801511a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 801511e:	687b      	ldr	r3, [r7, #4]
 8015120:	2200      	movs	r2, #0
 8015122:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8015126:	68fb      	ldr	r3, [r7, #12]
 8015128:	699b      	ldr	r3, [r3, #24]
 801512a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 801512e:	68fb      	ldr	r3, [r7, #12]
 8015130:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8015132:	68fb      	ldr	r3, [r7, #12]
 8015134:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8015136:	4b05      	ldr	r3, [pc, #20]	@ (801514c <HAL_PCDEx_ActivateLPM+0x44>)
 8015138:	4313      	orrs	r3, r2
 801513a:	68fa      	ldr	r2, [r7, #12]
 801513c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 801513e:	2300      	movs	r3, #0
}
 8015140:	4618      	mov	r0, r3
 8015142:	3714      	adds	r7, #20
 8015144:	46bd      	mov	sp, r7
 8015146:	f85d 7b04 	ldr.w	r7, [sp], #4
 801514a:	4770      	bx	lr
 801514c:	10000003 	.word	0x10000003

08015150 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8015150:	b480      	push	{r7}
 8015152:	b083      	sub	sp, #12
 8015154:	af00      	add	r7, sp, #0
 8015156:	6078      	str	r0, [r7, #4]
 8015158:	460b      	mov	r3, r1
 801515a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 801515c:	bf00      	nop
 801515e:	370c      	adds	r7, #12
 8015160:	46bd      	mov	sp, r7
 8015162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015166:	4770      	bx	lr

08015168 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8015168:	b580      	push	{r7, lr}
 801516a:	b084      	sub	sp, #16
 801516c:	af00      	add	r7, sp, #0
 801516e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8015170:	4b19      	ldr	r3, [pc, #100]	@ (80151d8 <HAL_PWREx_ConfigSupply+0x70>)
 8015172:	68db      	ldr	r3, [r3, #12]
 8015174:	f003 0304 	and.w	r3, r3, #4
 8015178:	2b04      	cmp	r3, #4
 801517a:	d00a      	beq.n	8015192 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 801517c:	4b16      	ldr	r3, [pc, #88]	@ (80151d8 <HAL_PWREx_ConfigSupply+0x70>)
 801517e:	68db      	ldr	r3, [r3, #12]
 8015180:	f003 0307 	and.w	r3, r3, #7
 8015184:	687a      	ldr	r2, [r7, #4]
 8015186:	429a      	cmp	r2, r3
 8015188:	d001      	beq.n	801518e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 801518a:	2301      	movs	r3, #1
 801518c:	e01f      	b.n	80151ce <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 801518e:	2300      	movs	r3, #0
 8015190:	e01d      	b.n	80151ce <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8015192:	4b11      	ldr	r3, [pc, #68]	@ (80151d8 <HAL_PWREx_ConfigSupply+0x70>)
 8015194:	68db      	ldr	r3, [r3, #12]
 8015196:	f023 0207 	bic.w	r2, r3, #7
 801519a:	490f      	ldr	r1, [pc, #60]	@ (80151d8 <HAL_PWREx_ConfigSupply+0x70>)
 801519c:	687b      	ldr	r3, [r7, #4]
 801519e:	4313      	orrs	r3, r2
 80151a0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80151a2:	f7f8 fa6d 	bl	800d680 <HAL_GetTick>
 80151a6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80151a8:	e009      	b.n	80151be <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80151aa:	f7f8 fa69 	bl	800d680 <HAL_GetTick>
 80151ae:	4602      	mov	r2, r0
 80151b0:	68fb      	ldr	r3, [r7, #12]
 80151b2:	1ad3      	subs	r3, r2, r3
 80151b4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80151b8:	d901      	bls.n	80151be <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80151ba:	2301      	movs	r3, #1
 80151bc:	e007      	b.n	80151ce <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80151be:	4b06      	ldr	r3, [pc, #24]	@ (80151d8 <HAL_PWREx_ConfigSupply+0x70>)
 80151c0:	685b      	ldr	r3, [r3, #4]
 80151c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80151c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80151ca:	d1ee      	bne.n	80151aa <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80151cc:	2300      	movs	r3, #0
}
 80151ce:	4618      	mov	r0, r3
 80151d0:	3710      	adds	r7, #16
 80151d2:	46bd      	mov	sp, r7
 80151d4:	bd80      	pop	{r7, pc}
 80151d6:	bf00      	nop
 80151d8:	58024800 	.word	0x58024800

080151dc <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 80151dc:	b480      	push	{r7}
 80151de:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80151e0:	4b05      	ldr	r3, [pc, #20]	@ (80151f8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80151e2:	68db      	ldr	r3, [r3, #12]
 80151e4:	4a04      	ldr	r2, [pc, #16]	@ (80151f8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80151e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80151ea:	60d3      	str	r3, [r2, #12]
}
 80151ec:	bf00      	nop
 80151ee:	46bd      	mov	sp, r7
 80151f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151f4:	4770      	bx	lr
 80151f6:	bf00      	nop
 80151f8:	58024800 	.word	0x58024800

080151fc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80151fc:	b580      	push	{r7, lr}
 80151fe:	b08c      	sub	sp, #48	@ 0x30
 8015200:	af00      	add	r7, sp, #0
 8015202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8015204:	687b      	ldr	r3, [r7, #4]
 8015206:	2b00      	cmp	r3, #0
 8015208:	d102      	bne.n	8015210 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 801520a:	2301      	movs	r3, #1
 801520c:	f000 bc48 	b.w	8015aa0 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8015210:	687b      	ldr	r3, [r7, #4]
 8015212:	681b      	ldr	r3, [r3, #0]
 8015214:	f003 0301 	and.w	r3, r3, #1
 8015218:	2b00      	cmp	r3, #0
 801521a:	f000 8088 	beq.w	801532e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 801521e:	4b99      	ldr	r3, [pc, #612]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 8015220:	691b      	ldr	r3, [r3, #16]
 8015222:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8015226:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8015228:	4b96      	ldr	r3, [pc, #600]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 801522a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801522c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 801522e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015230:	2b10      	cmp	r3, #16
 8015232:	d007      	beq.n	8015244 <HAL_RCC_OscConfig+0x48>
 8015234:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015236:	2b18      	cmp	r3, #24
 8015238:	d111      	bne.n	801525e <HAL_RCC_OscConfig+0x62>
 801523a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801523c:	f003 0303 	and.w	r3, r3, #3
 8015240:	2b02      	cmp	r3, #2
 8015242:	d10c      	bne.n	801525e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8015244:	4b8f      	ldr	r3, [pc, #572]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 8015246:	681b      	ldr	r3, [r3, #0]
 8015248:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801524c:	2b00      	cmp	r3, #0
 801524e:	d06d      	beq.n	801532c <HAL_RCC_OscConfig+0x130>
 8015250:	687b      	ldr	r3, [r7, #4]
 8015252:	685b      	ldr	r3, [r3, #4]
 8015254:	2b00      	cmp	r3, #0
 8015256:	d169      	bne.n	801532c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8015258:	2301      	movs	r3, #1
 801525a:	f000 bc21 	b.w	8015aa0 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 801525e:	687b      	ldr	r3, [r7, #4]
 8015260:	685b      	ldr	r3, [r3, #4]
 8015262:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8015266:	d106      	bne.n	8015276 <HAL_RCC_OscConfig+0x7a>
 8015268:	4b86      	ldr	r3, [pc, #536]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 801526a:	681b      	ldr	r3, [r3, #0]
 801526c:	4a85      	ldr	r2, [pc, #532]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 801526e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8015272:	6013      	str	r3, [r2, #0]
 8015274:	e02e      	b.n	80152d4 <HAL_RCC_OscConfig+0xd8>
 8015276:	687b      	ldr	r3, [r7, #4]
 8015278:	685b      	ldr	r3, [r3, #4]
 801527a:	2b00      	cmp	r3, #0
 801527c:	d10c      	bne.n	8015298 <HAL_RCC_OscConfig+0x9c>
 801527e:	4b81      	ldr	r3, [pc, #516]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 8015280:	681b      	ldr	r3, [r3, #0]
 8015282:	4a80      	ldr	r2, [pc, #512]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 8015284:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8015288:	6013      	str	r3, [r2, #0]
 801528a:	4b7e      	ldr	r3, [pc, #504]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 801528c:	681b      	ldr	r3, [r3, #0]
 801528e:	4a7d      	ldr	r2, [pc, #500]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 8015290:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8015294:	6013      	str	r3, [r2, #0]
 8015296:	e01d      	b.n	80152d4 <HAL_RCC_OscConfig+0xd8>
 8015298:	687b      	ldr	r3, [r7, #4]
 801529a:	685b      	ldr	r3, [r3, #4]
 801529c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80152a0:	d10c      	bne.n	80152bc <HAL_RCC_OscConfig+0xc0>
 80152a2:	4b78      	ldr	r3, [pc, #480]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 80152a4:	681b      	ldr	r3, [r3, #0]
 80152a6:	4a77      	ldr	r2, [pc, #476]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 80152a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80152ac:	6013      	str	r3, [r2, #0]
 80152ae:	4b75      	ldr	r3, [pc, #468]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 80152b0:	681b      	ldr	r3, [r3, #0]
 80152b2:	4a74      	ldr	r2, [pc, #464]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 80152b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80152b8:	6013      	str	r3, [r2, #0]
 80152ba:	e00b      	b.n	80152d4 <HAL_RCC_OscConfig+0xd8>
 80152bc:	4b71      	ldr	r3, [pc, #452]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 80152be:	681b      	ldr	r3, [r3, #0]
 80152c0:	4a70      	ldr	r2, [pc, #448]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 80152c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80152c6:	6013      	str	r3, [r2, #0]
 80152c8:	4b6e      	ldr	r3, [pc, #440]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 80152ca:	681b      	ldr	r3, [r3, #0]
 80152cc:	4a6d      	ldr	r2, [pc, #436]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 80152ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80152d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80152d4:	687b      	ldr	r3, [r7, #4]
 80152d6:	685b      	ldr	r3, [r3, #4]
 80152d8:	2b00      	cmp	r3, #0
 80152da:	d013      	beq.n	8015304 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80152dc:	f7f8 f9d0 	bl	800d680 <HAL_GetTick>
 80152e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80152e2:	e008      	b.n	80152f6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80152e4:	f7f8 f9cc 	bl	800d680 <HAL_GetTick>
 80152e8:	4602      	mov	r2, r0
 80152ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80152ec:	1ad3      	subs	r3, r2, r3
 80152ee:	2b64      	cmp	r3, #100	@ 0x64
 80152f0:	d901      	bls.n	80152f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80152f2:	2303      	movs	r3, #3
 80152f4:	e3d4      	b.n	8015aa0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80152f6:	4b63      	ldr	r3, [pc, #396]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 80152f8:	681b      	ldr	r3, [r3, #0]
 80152fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80152fe:	2b00      	cmp	r3, #0
 8015300:	d0f0      	beq.n	80152e4 <HAL_RCC_OscConfig+0xe8>
 8015302:	e014      	b.n	801532e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015304:	f7f8 f9bc 	bl	800d680 <HAL_GetTick>
 8015308:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 801530a:	e008      	b.n	801531e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 801530c:	f7f8 f9b8 	bl	800d680 <HAL_GetTick>
 8015310:	4602      	mov	r2, r0
 8015312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015314:	1ad3      	subs	r3, r2, r3
 8015316:	2b64      	cmp	r3, #100	@ 0x64
 8015318:	d901      	bls.n	801531e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 801531a:	2303      	movs	r3, #3
 801531c:	e3c0      	b.n	8015aa0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 801531e:	4b59      	ldr	r3, [pc, #356]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 8015320:	681b      	ldr	r3, [r3, #0]
 8015322:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8015326:	2b00      	cmp	r3, #0
 8015328:	d1f0      	bne.n	801530c <HAL_RCC_OscConfig+0x110>
 801532a:	e000      	b.n	801532e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 801532c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 801532e:	687b      	ldr	r3, [r7, #4]
 8015330:	681b      	ldr	r3, [r3, #0]
 8015332:	f003 0302 	and.w	r3, r3, #2
 8015336:	2b00      	cmp	r3, #0
 8015338:	f000 80ca 	beq.w	80154d0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 801533c:	4b51      	ldr	r3, [pc, #324]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 801533e:	691b      	ldr	r3, [r3, #16]
 8015340:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8015344:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8015346:	4b4f      	ldr	r3, [pc, #316]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 8015348:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801534a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 801534c:	6a3b      	ldr	r3, [r7, #32]
 801534e:	2b00      	cmp	r3, #0
 8015350:	d007      	beq.n	8015362 <HAL_RCC_OscConfig+0x166>
 8015352:	6a3b      	ldr	r3, [r7, #32]
 8015354:	2b18      	cmp	r3, #24
 8015356:	d156      	bne.n	8015406 <HAL_RCC_OscConfig+0x20a>
 8015358:	69fb      	ldr	r3, [r7, #28]
 801535a:	f003 0303 	and.w	r3, r3, #3
 801535e:	2b00      	cmp	r3, #0
 8015360:	d151      	bne.n	8015406 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8015362:	4b48      	ldr	r3, [pc, #288]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 8015364:	681b      	ldr	r3, [r3, #0]
 8015366:	f003 0304 	and.w	r3, r3, #4
 801536a:	2b00      	cmp	r3, #0
 801536c:	d005      	beq.n	801537a <HAL_RCC_OscConfig+0x17e>
 801536e:	687b      	ldr	r3, [r7, #4]
 8015370:	68db      	ldr	r3, [r3, #12]
 8015372:	2b00      	cmp	r3, #0
 8015374:	d101      	bne.n	801537a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8015376:	2301      	movs	r3, #1
 8015378:	e392      	b.n	8015aa0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 801537a:	4b42      	ldr	r3, [pc, #264]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 801537c:	681b      	ldr	r3, [r3, #0]
 801537e:	f023 0219 	bic.w	r2, r3, #25
 8015382:	687b      	ldr	r3, [r7, #4]
 8015384:	68db      	ldr	r3, [r3, #12]
 8015386:	493f      	ldr	r1, [pc, #252]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 8015388:	4313      	orrs	r3, r2
 801538a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801538c:	f7f8 f978 	bl	800d680 <HAL_GetTick>
 8015390:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8015392:	e008      	b.n	80153a6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8015394:	f7f8 f974 	bl	800d680 <HAL_GetTick>
 8015398:	4602      	mov	r2, r0
 801539a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801539c:	1ad3      	subs	r3, r2, r3
 801539e:	2b02      	cmp	r3, #2
 80153a0:	d901      	bls.n	80153a6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80153a2:	2303      	movs	r3, #3
 80153a4:	e37c      	b.n	8015aa0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80153a6:	4b37      	ldr	r3, [pc, #220]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 80153a8:	681b      	ldr	r3, [r3, #0]
 80153aa:	f003 0304 	and.w	r3, r3, #4
 80153ae:	2b00      	cmp	r3, #0
 80153b0:	d0f0      	beq.n	8015394 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80153b2:	f7f8 f995 	bl	800d6e0 <HAL_GetREVID>
 80153b6:	4603      	mov	r3, r0
 80153b8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80153bc:	4293      	cmp	r3, r2
 80153be:	d817      	bhi.n	80153f0 <HAL_RCC_OscConfig+0x1f4>
 80153c0:	687b      	ldr	r3, [r7, #4]
 80153c2:	691b      	ldr	r3, [r3, #16]
 80153c4:	2b40      	cmp	r3, #64	@ 0x40
 80153c6:	d108      	bne.n	80153da <HAL_RCC_OscConfig+0x1de>
 80153c8:	4b2e      	ldr	r3, [pc, #184]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 80153ca:	685b      	ldr	r3, [r3, #4]
 80153cc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80153d0:	4a2c      	ldr	r2, [pc, #176]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 80153d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80153d6:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80153d8:	e07a      	b.n	80154d0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80153da:	4b2a      	ldr	r3, [pc, #168]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 80153dc:	685b      	ldr	r3, [r3, #4]
 80153de:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80153e2:	687b      	ldr	r3, [r7, #4]
 80153e4:	691b      	ldr	r3, [r3, #16]
 80153e6:	031b      	lsls	r3, r3, #12
 80153e8:	4926      	ldr	r1, [pc, #152]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 80153ea:	4313      	orrs	r3, r2
 80153ec:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80153ee:	e06f      	b.n	80154d0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80153f0:	4b24      	ldr	r3, [pc, #144]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 80153f2:	685b      	ldr	r3, [r3, #4]
 80153f4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80153f8:	687b      	ldr	r3, [r7, #4]
 80153fa:	691b      	ldr	r3, [r3, #16]
 80153fc:	061b      	lsls	r3, r3, #24
 80153fe:	4921      	ldr	r1, [pc, #132]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 8015400:	4313      	orrs	r3, r2
 8015402:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8015404:	e064      	b.n	80154d0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8015406:	687b      	ldr	r3, [r7, #4]
 8015408:	68db      	ldr	r3, [r3, #12]
 801540a:	2b00      	cmp	r3, #0
 801540c:	d047      	beq.n	801549e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 801540e:	4b1d      	ldr	r3, [pc, #116]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 8015410:	681b      	ldr	r3, [r3, #0]
 8015412:	f023 0219 	bic.w	r2, r3, #25
 8015416:	687b      	ldr	r3, [r7, #4]
 8015418:	68db      	ldr	r3, [r3, #12]
 801541a:	491a      	ldr	r1, [pc, #104]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 801541c:	4313      	orrs	r3, r2
 801541e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015420:	f7f8 f92e 	bl	800d680 <HAL_GetTick>
 8015424:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8015426:	e008      	b.n	801543a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8015428:	f7f8 f92a 	bl	800d680 <HAL_GetTick>
 801542c:	4602      	mov	r2, r0
 801542e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015430:	1ad3      	subs	r3, r2, r3
 8015432:	2b02      	cmp	r3, #2
 8015434:	d901      	bls.n	801543a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8015436:	2303      	movs	r3, #3
 8015438:	e332      	b.n	8015aa0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 801543a:	4b12      	ldr	r3, [pc, #72]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 801543c:	681b      	ldr	r3, [r3, #0]
 801543e:	f003 0304 	and.w	r3, r3, #4
 8015442:	2b00      	cmp	r3, #0
 8015444:	d0f0      	beq.n	8015428 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8015446:	f7f8 f94b 	bl	800d6e0 <HAL_GetREVID>
 801544a:	4603      	mov	r3, r0
 801544c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8015450:	4293      	cmp	r3, r2
 8015452:	d819      	bhi.n	8015488 <HAL_RCC_OscConfig+0x28c>
 8015454:	687b      	ldr	r3, [r7, #4]
 8015456:	691b      	ldr	r3, [r3, #16]
 8015458:	2b40      	cmp	r3, #64	@ 0x40
 801545a:	d108      	bne.n	801546e <HAL_RCC_OscConfig+0x272>
 801545c:	4b09      	ldr	r3, [pc, #36]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 801545e:	685b      	ldr	r3, [r3, #4]
 8015460:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8015464:	4a07      	ldr	r2, [pc, #28]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 8015466:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801546a:	6053      	str	r3, [r2, #4]
 801546c:	e030      	b.n	80154d0 <HAL_RCC_OscConfig+0x2d4>
 801546e:	4b05      	ldr	r3, [pc, #20]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 8015470:	685b      	ldr	r3, [r3, #4]
 8015472:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8015476:	687b      	ldr	r3, [r7, #4]
 8015478:	691b      	ldr	r3, [r3, #16]
 801547a:	031b      	lsls	r3, r3, #12
 801547c:	4901      	ldr	r1, [pc, #4]	@ (8015484 <HAL_RCC_OscConfig+0x288>)
 801547e:	4313      	orrs	r3, r2
 8015480:	604b      	str	r3, [r1, #4]
 8015482:	e025      	b.n	80154d0 <HAL_RCC_OscConfig+0x2d4>
 8015484:	58024400 	.word	0x58024400
 8015488:	4b9a      	ldr	r3, [pc, #616]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 801548a:	685b      	ldr	r3, [r3, #4]
 801548c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8015490:	687b      	ldr	r3, [r7, #4]
 8015492:	691b      	ldr	r3, [r3, #16]
 8015494:	061b      	lsls	r3, r3, #24
 8015496:	4997      	ldr	r1, [pc, #604]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 8015498:	4313      	orrs	r3, r2
 801549a:	604b      	str	r3, [r1, #4]
 801549c:	e018      	b.n	80154d0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 801549e:	4b95      	ldr	r3, [pc, #596]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 80154a0:	681b      	ldr	r3, [r3, #0]
 80154a2:	4a94      	ldr	r2, [pc, #592]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 80154a4:	f023 0301 	bic.w	r3, r3, #1
 80154a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80154aa:	f7f8 f8e9 	bl	800d680 <HAL_GetTick>
 80154ae:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80154b0:	e008      	b.n	80154c4 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80154b2:	f7f8 f8e5 	bl	800d680 <HAL_GetTick>
 80154b6:	4602      	mov	r2, r0
 80154b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80154ba:	1ad3      	subs	r3, r2, r3
 80154bc:	2b02      	cmp	r3, #2
 80154be:	d901      	bls.n	80154c4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80154c0:	2303      	movs	r3, #3
 80154c2:	e2ed      	b.n	8015aa0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80154c4:	4b8b      	ldr	r3, [pc, #556]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 80154c6:	681b      	ldr	r3, [r3, #0]
 80154c8:	f003 0304 	and.w	r3, r3, #4
 80154cc:	2b00      	cmp	r3, #0
 80154ce:	d1f0      	bne.n	80154b2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80154d0:	687b      	ldr	r3, [r7, #4]
 80154d2:	681b      	ldr	r3, [r3, #0]
 80154d4:	f003 0310 	and.w	r3, r3, #16
 80154d8:	2b00      	cmp	r3, #0
 80154da:	f000 80a9 	beq.w	8015630 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80154de:	4b85      	ldr	r3, [pc, #532]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 80154e0:	691b      	ldr	r3, [r3, #16]
 80154e2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80154e6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80154e8:	4b82      	ldr	r3, [pc, #520]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 80154ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80154ec:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80154ee:	69bb      	ldr	r3, [r7, #24]
 80154f0:	2b08      	cmp	r3, #8
 80154f2:	d007      	beq.n	8015504 <HAL_RCC_OscConfig+0x308>
 80154f4:	69bb      	ldr	r3, [r7, #24]
 80154f6:	2b18      	cmp	r3, #24
 80154f8:	d13a      	bne.n	8015570 <HAL_RCC_OscConfig+0x374>
 80154fa:	697b      	ldr	r3, [r7, #20]
 80154fc:	f003 0303 	and.w	r3, r3, #3
 8015500:	2b01      	cmp	r3, #1
 8015502:	d135      	bne.n	8015570 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8015504:	4b7b      	ldr	r3, [pc, #492]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 8015506:	681b      	ldr	r3, [r3, #0]
 8015508:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801550c:	2b00      	cmp	r3, #0
 801550e:	d005      	beq.n	801551c <HAL_RCC_OscConfig+0x320>
 8015510:	687b      	ldr	r3, [r7, #4]
 8015512:	69db      	ldr	r3, [r3, #28]
 8015514:	2b80      	cmp	r3, #128	@ 0x80
 8015516:	d001      	beq.n	801551c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8015518:	2301      	movs	r3, #1
 801551a:	e2c1      	b.n	8015aa0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 801551c:	f7f8 f8e0 	bl	800d6e0 <HAL_GetREVID>
 8015520:	4603      	mov	r3, r0
 8015522:	f241 0203 	movw	r2, #4099	@ 0x1003
 8015526:	4293      	cmp	r3, r2
 8015528:	d817      	bhi.n	801555a <HAL_RCC_OscConfig+0x35e>
 801552a:	687b      	ldr	r3, [r7, #4]
 801552c:	6a1b      	ldr	r3, [r3, #32]
 801552e:	2b20      	cmp	r3, #32
 8015530:	d108      	bne.n	8015544 <HAL_RCC_OscConfig+0x348>
 8015532:	4b70      	ldr	r3, [pc, #448]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 8015534:	685b      	ldr	r3, [r3, #4]
 8015536:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 801553a:	4a6e      	ldr	r2, [pc, #440]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 801553c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015540:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8015542:	e075      	b.n	8015630 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8015544:	4b6b      	ldr	r3, [pc, #428]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 8015546:	685b      	ldr	r3, [r3, #4]
 8015548:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 801554c:	687b      	ldr	r3, [r7, #4]
 801554e:	6a1b      	ldr	r3, [r3, #32]
 8015550:	069b      	lsls	r3, r3, #26
 8015552:	4968      	ldr	r1, [pc, #416]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 8015554:	4313      	orrs	r3, r2
 8015556:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8015558:	e06a      	b.n	8015630 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 801555a:	4b66      	ldr	r3, [pc, #408]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 801555c:	68db      	ldr	r3, [r3, #12]
 801555e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8015562:	687b      	ldr	r3, [r7, #4]
 8015564:	6a1b      	ldr	r3, [r3, #32]
 8015566:	061b      	lsls	r3, r3, #24
 8015568:	4962      	ldr	r1, [pc, #392]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 801556a:	4313      	orrs	r3, r2
 801556c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 801556e:	e05f      	b.n	8015630 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8015570:	687b      	ldr	r3, [r7, #4]
 8015572:	69db      	ldr	r3, [r3, #28]
 8015574:	2b00      	cmp	r3, #0
 8015576:	d042      	beq.n	80155fe <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8015578:	4b5e      	ldr	r3, [pc, #376]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 801557a:	681b      	ldr	r3, [r3, #0]
 801557c:	4a5d      	ldr	r2, [pc, #372]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 801557e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015582:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015584:	f7f8 f87c 	bl	800d680 <HAL_GetTick>
 8015588:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 801558a:	e008      	b.n	801559e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 801558c:	f7f8 f878 	bl	800d680 <HAL_GetTick>
 8015590:	4602      	mov	r2, r0
 8015592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015594:	1ad3      	subs	r3, r2, r3
 8015596:	2b02      	cmp	r3, #2
 8015598:	d901      	bls.n	801559e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 801559a:	2303      	movs	r3, #3
 801559c:	e280      	b.n	8015aa0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 801559e:	4b55      	ldr	r3, [pc, #340]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 80155a0:	681b      	ldr	r3, [r3, #0]
 80155a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80155a6:	2b00      	cmp	r3, #0
 80155a8:	d0f0      	beq.n	801558c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80155aa:	f7f8 f899 	bl	800d6e0 <HAL_GetREVID>
 80155ae:	4603      	mov	r3, r0
 80155b0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80155b4:	4293      	cmp	r3, r2
 80155b6:	d817      	bhi.n	80155e8 <HAL_RCC_OscConfig+0x3ec>
 80155b8:	687b      	ldr	r3, [r7, #4]
 80155ba:	6a1b      	ldr	r3, [r3, #32]
 80155bc:	2b20      	cmp	r3, #32
 80155be:	d108      	bne.n	80155d2 <HAL_RCC_OscConfig+0x3d6>
 80155c0:	4b4c      	ldr	r3, [pc, #304]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 80155c2:	685b      	ldr	r3, [r3, #4]
 80155c4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80155c8:	4a4a      	ldr	r2, [pc, #296]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 80155ca:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80155ce:	6053      	str	r3, [r2, #4]
 80155d0:	e02e      	b.n	8015630 <HAL_RCC_OscConfig+0x434>
 80155d2:	4b48      	ldr	r3, [pc, #288]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 80155d4:	685b      	ldr	r3, [r3, #4]
 80155d6:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80155da:	687b      	ldr	r3, [r7, #4]
 80155dc:	6a1b      	ldr	r3, [r3, #32]
 80155de:	069b      	lsls	r3, r3, #26
 80155e0:	4944      	ldr	r1, [pc, #272]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 80155e2:	4313      	orrs	r3, r2
 80155e4:	604b      	str	r3, [r1, #4]
 80155e6:	e023      	b.n	8015630 <HAL_RCC_OscConfig+0x434>
 80155e8:	4b42      	ldr	r3, [pc, #264]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 80155ea:	68db      	ldr	r3, [r3, #12]
 80155ec:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80155f0:	687b      	ldr	r3, [r7, #4]
 80155f2:	6a1b      	ldr	r3, [r3, #32]
 80155f4:	061b      	lsls	r3, r3, #24
 80155f6:	493f      	ldr	r1, [pc, #252]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 80155f8:	4313      	orrs	r3, r2
 80155fa:	60cb      	str	r3, [r1, #12]
 80155fc:	e018      	b.n	8015630 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80155fe:	4b3d      	ldr	r3, [pc, #244]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 8015600:	681b      	ldr	r3, [r3, #0]
 8015602:	4a3c      	ldr	r2, [pc, #240]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 8015604:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8015608:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801560a:	f7f8 f839 	bl	800d680 <HAL_GetTick>
 801560e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8015610:	e008      	b.n	8015624 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8015612:	f7f8 f835 	bl	800d680 <HAL_GetTick>
 8015616:	4602      	mov	r2, r0
 8015618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801561a:	1ad3      	subs	r3, r2, r3
 801561c:	2b02      	cmp	r3, #2
 801561e:	d901      	bls.n	8015624 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8015620:	2303      	movs	r3, #3
 8015622:	e23d      	b.n	8015aa0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8015624:	4b33      	ldr	r3, [pc, #204]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 8015626:	681b      	ldr	r3, [r3, #0]
 8015628:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801562c:	2b00      	cmp	r3, #0
 801562e:	d1f0      	bne.n	8015612 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8015630:	687b      	ldr	r3, [r7, #4]
 8015632:	681b      	ldr	r3, [r3, #0]
 8015634:	f003 0308 	and.w	r3, r3, #8
 8015638:	2b00      	cmp	r3, #0
 801563a:	d036      	beq.n	80156aa <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 801563c:	687b      	ldr	r3, [r7, #4]
 801563e:	695b      	ldr	r3, [r3, #20]
 8015640:	2b00      	cmp	r3, #0
 8015642:	d019      	beq.n	8015678 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8015644:	4b2b      	ldr	r3, [pc, #172]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 8015646:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015648:	4a2a      	ldr	r2, [pc, #168]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 801564a:	f043 0301 	orr.w	r3, r3, #1
 801564e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8015650:	f7f8 f816 	bl	800d680 <HAL_GetTick>
 8015654:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8015656:	e008      	b.n	801566a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8015658:	f7f8 f812 	bl	800d680 <HAL_GetTick>
 801565c:	4602      	mov	r2, r0
 801565e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015660:	1ad3      	subs	r3, r2, r3
 8015662:	2b02      	cmp	r3, #2
 8015664:	d901      	bls.n	801566a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8015666:	2303      	movs	r3, #3
 8015668:	e21a      	b.n	8015aa0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 801566a:	4b22      	ldr	r3, [pc, #136]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 801566c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801566e:	f003 0302 	and.w	r3, r3, #2
 8015672:	2b00      	cmp	r3, #0
 8015674:	d0f0      	beq.n	8015658 <HAL_RCC_OscConfig+0x45c>
 8015676:	e018      	b.n	80156aa <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8015678:	4b1e      	ldr	r3, [pc, #120]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 801567a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801567c:	4a1d      	ldr	r2, [pc, #116]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 801567e:	f023 0301 	bic.w	r3, r3, #1
 8015682:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8015684:	f7f7 fffc 	bl	800d680 <HAL_GetTick>
 8015688:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 801568a:	e008      	b.n	801569e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 801568c:	f7f7 fff8 	bl	800d680 <HAL_GetTick>
 8015690:	4602      	mov	r2, r0
 8015692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015694:	1ad3      	subs	r3, r2, r3
 8015696:	2b02      	cmp	r3, #2
 8015698:	d901      	bls.n	801569e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 801569a:	2303      	movs	r3, #3
 801569c:	e200      	b.n	8015aa0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 801569e:	4b15      	ldr	r3, [pc, #84]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 80156a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80156a2:	f003 0302 	and.w	r3, r3, #2
 80156a6:	2b00      	cmp	r3, #0
 80156a8:	d1f0      	bne.n	801568c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80156aa:	687b      	ldr	r3, [r7, #4]
 80156ac:	681b      	ldr	r3, [r3, #0]
 80156ae:	f003 0320 	and.w	r3, r3, #32
 80156b2:	2b00      	cmp	r3, #0
 80156b4:	d039      	beq.n	801572a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80156b6:	687b      	ldr	r3, [r7, #4]
 80156b8:	699b      	ldr	r3, [r3, #24]
 80156ba:	2b00      	cmp	r3, #0
 80156bc:	d01c      	beq.n	80156f8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80156be:	4b0d      	ldr	r3, [pc, #52]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 80156c0:	681b      	ldr	r3, [r3, #0]
 80156c2:	4a0c      	ldr	r2, [pc, #48]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 80156c4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80156c8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80156ca:	f7f7 ffd9 	bl	800d680 <HAL_GetTick>
 80156ce:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80156d0:	e008      	b.n	80156e4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80156d2:	f7f7 ffd5 	bl	800d680 <HAL_GetTick>
 80156d6:	4602      	mov	r2, r0
 80156d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80156da:	1ad3      	subs	r3, r2, r3
 80156dc:	2b02      	cmp	r3, #2
 80156de:	d901      	bls.n	80156e4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80156e0:	2303      	movs	r3, #3
 80156e2:	e1dd      	b.n	8015aa0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80156e4:	4b03      	ldr	r3, [pc, #12]	@ (80156f4 <HAL_RCC_OscConfig+0x4f8>)
 80156e6:	681b      	ldr	r3, [r3, #0]
 80156e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80156ec:	2b00      	cmp	r3, #0
 80156ee:	d0f0      	beq.n	80156d2 <HAL_RCC_OscConfig+0x4d6>
 80156f0:	e01b      	b.n	801572a <HAL_RCC_OscConfig+0x52e>
 80156f2:	bf00      	nop
 80156f4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80156f8:	4b9b      	ldr	r3, [pc, #620]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 80156fa:	681b      	ldr	r3, [r3, #0]
 80156fc:	4a9a      	ldr	r2, [pc, #616]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 80156fe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8015702:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8015704:	f7f7 ffbc 	bl	800d680 <HAL_GetTick>
 8015708:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 801570a:	e008      	b.n	801571e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 801570c:	f7f7 ffb8 	bl	800d680 <HAL_GetTick>
 8015710:	4602      	mov	r2, r0
 8015712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015714:	1ad3      	subs	r3, r2, r3
 8015716:	2b02      	cmp	r3, #2
 8015718:	d901      	bls.n	801571e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 801571a:	2303      	movs	r3, #3
 801571c:	e1c0      	b.n	8015aa0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 801571e:	4b92      	ldr	r3, [pc, #584]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 8015720:	681b      	ldr	r3, [r3, #0]
 8015722:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8015726:	2b00      	cmp	r3, #0
 8015728:	d1f0      	bne.n	801570c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 801572a:	687b      	ldr	r3, [r7, #4]
 801572c:	681b      	ldr	r3, [r3, #0]
 801572e:	f003 0304 	and.w	r3, r3, #4
 8015732:	2b00      	cmp	r3, #0
 8015734:	f000 8081 	beq.w	801583a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8015738:	4b8c      	ldr	r3, [pc, #560]	@ (801596c <HAL_RCC_OscConfig+0x770>)
 801573a:	681b      	ldr	r3, [r3, #0]
 801573c:	4a8b      	ldr	r2, [pc, #556]	@ (801596c <HAL_RCC_OscConfig+0x770>)
 801573e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8015742:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8015744:	f7f7 ff9c 	bl	800d680 <HAL_GetTick>
 8015748:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 801574a:	e008      	b.n	801575e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801574c:	f7f7 ff98 	bl	800d680 <HAL_GetTick>
 8015750:	4602      	mov	r2, r0
 8015752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015754:	1ad3      	subs	r3, r2, r3
 8015756:	2b64      	cmp	r3, #100	@ 0x64
 8015758:	d901      	bls.n	801575e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 801575a:	2303      	movs	r3, #3
 801575c:	e1a0      	b.n	8015aa0 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 801575e:	4b83      	ldr	r3, [pc, #524]	@ (801596c <HAL_RCC_OscConfig+0x770>)
 8015760:	681b      	ldr	r3, [r3, #0]
 8015762:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015766:	2b00      	cmp	r3, #0
 8015768:	d0f0      	beq.n	801574c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 801576a:	687b      	ldr	r3, [r7, #4]
 801576c:	689b      	ldr	r3, [r3, #8]
 801576e:	2b01      	cmp	r3, #1
 8015770:	d106      	bne.n	8015780 <HAL_RCC_OscConfig+0x584>
 8015772:	4b7d      	ldr	r3, [pc, #500]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 8015774:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015776:	4a7c      	ldr	r2, [pc, #496]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 8015778:	f043 0301 	orr.w	r3, r3, #1
 801577c:	6713      	str	r3, [r2, #112]	@ 0x70
 801577e:	e02d      	b.n	80157dc <HAL_RCC_OscConfig+0x5e0>
 8015780:	687b      	ldr	r3, [r7, #4]
 8015782:	689b      	ldr	r3, [r3, #8]
 8015784:	2b00      	cmp	r3, #0
 8015786:	d10c      	bne.n	80157a2 <HAL_RCC_OscConfig+0x5a6>
 8015788:	4b77      	ldr	r3, [pc, #476]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 801578a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801578c:	4a76      	ldr	r2, [pc, #472]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 801578e:	f023 0301 	bic.w	r3, r3, #1
 8015792:	6713      	str	r3, [r2, #112]	@ 0x70
 8015794:	4b74      	ldr	r3, [pc, #464]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 8015796:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015798:	4a73      	ldr	r2, [pc, #460]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 801579a:	f023 0304 	bic.w	r3, r3, #4
 801579e:	6713      	str	r3, [r2, #112]	@ 0x70
 80157a0:	e01c      	b.n	80157dc <HAL_RCC_OscConfig+0x5e0>
 80157a2:	687b      	ldr	r3, [r7, #4]
 80157a4:	689b      	ldr	r3, [r3, #8]
 80157a6:	2b05      	cmp	r3, #5
 80157a8:	d10c      	bne.n	80157c4 <HAL_RCC_OscConfig+0x5c8>
 80157aa:	4b6f      	ldr	r3, [pc, #444]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 80157ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80157ae:	4a6e      	ldr	r2, [pc, #440]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 80157b0:	f043 0304 	orr.w	r3, r3, #4
 80157b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80157b6:	4b6c      	ldr	r3, [pc, #432]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 80157b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80157ba:	4a6b      	ldr	r2, [pc, #428]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 80157bc:	f043 0301 	orr.w	r3, r3, #1
 80157c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80157c2:	e00b      	b.n	80157dc <HAL_RCC_OscConfig+0x5e0>
 80157c4:	4b68      	ldr	r3, [pc, #416]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 80157c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80157c8:	4a67      	ldr	r2, [pc, #412]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 80157ca:	f023 0301 	bic.w	r3, r3, #1
 80157ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80157d0:	4b65      	ldr	r3, [pc, #404]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 80157d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80157d4:	4a64      	ldr	r2, [pc, #400]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 80157d6:	f023 0304 	bic.w	r3, r3, #4
 80157da:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80157dc:	687b      	ldr	r3, [r7, #4]
 80157de:	689b      	ldr	r3, [r3, #8]
 80157e0:	2b00      	cmp	r3, #0
 80157e2:	d015      	beq.n	8015810 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80157e4:	f7f7 ff4c 	bl	800d680 <HAL_GetTick>
 80157e8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80157ea:	e00a      	b.n	8015802 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80157ec:	f7f7 ff48 	bl	800d680 <HAL_GetTick>
 80157f0:	4602      	mov	r2, r0
 80157f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80157f4:	1ad3      	subs	r3, r2, r3
 80157f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80157fa:	4293      	cmp	r3, r2
 80157fc:	d901      	bls.n	8015802 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80157fe:	2303      	movs	r3, #3
 8015800:	e14e      	b.n	8015aa0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8015802:	4b59      	ldr	r3, [pc, #356]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 8015804:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015806:	f003 0302 	and.w	r3, r3, #2
 801580a:	2b00      	cmp	r3, #0
 801580c:	d0ee      	beq.n	80157ec <HAL_RCC_OscConfig+0x5f0>
 801580e:	e014      	b.n	801583a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8015810:	f7f7 ff36 	bl	800d680 <HAL_GetTick>
 8015814:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8015816:	e00a      	b.n	801582e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8015818:	f7f7 ff32 	bl	800d680 <HAL_GetTick>
 801581c:	4602      	mov	r2, r0
 801581e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015820:	1ad3      	subs	r3, r2, r3
 8015822:	f241 3288 	movw	r2, #5000	@ 0x1388
 8015826:	4293      	cmp	r3, r2
 8015828:	d901      	bls.n	801582e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 801582a:	2303      	movs	r3, #3
 801582c:	e138      	b.n	8015aa0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 801582e:	4b4e      	ldr	r3, [pc, #312]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 8015830:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015832:	f003 0302 	and.w	r3, r3, #2
 8015836:	2b00      	cmp	r3, #0
 8015838:	d1ee      	bne.n	8015818 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 801583a:	687b      	ldr	r3, [r7, #4]
 801583c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801583e:	2b00      	cmp	r3, #0
 8015840:	f000 812d 	beq.w	8015a9e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8015844:	4b48      	ldr	r3, [pc, #288]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 8015846:	691b      	ldr	r3, [r3, #16]
 8015848:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801584c:	2b18      	cmp	r3, #24
 801584e:	f000 80bd 	beq.w	80159cc <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8015852:	687b      	ldr	r3, [r7, #4]
 8015854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015856:	2b02      	cmp	r3, #2
 8015858:	f040 809e 	bne.w	8015998 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 801585c:	4b42      	ldr	r3, [pc, #264]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 801585e:	681b      	ldr	r3, [r3, #0]
 8015860:	4a41      	ldr	r2, [pc, #260]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 8015862:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8015866:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015868:	f7f7 ff0a 	bl	800d680 <HAL_GetTick>
 801586c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 801586e:	e008      	b.n	8015882 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8015870:	f7f7 ff06 	bl	800d680 <HAL_GetTick>
 8015874:	4602      	mov	r2, r0
 8015876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015878:	1ad3      	subs	r3, r2, r3
 801587a:	2b02      	cmp	r3, #2
 801587c:	d901      	bls.n	8015882 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 801587e:	2303      	movs	r3, #3
 8015880:	e10e      	b.n	8015aa0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8015882:	4b39      	ldr	r3, [pc, #228]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 8015884:	681b      	ldr	r3, [r3, #0]
 8015886:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801588a:	2b00      	cmp	r3, #0
 801588c:	d1f0      	bne.n	8015870 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 801588e:	4b36      	ldr	r3, [pc, #216]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 8015890:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8015892:	4b37      	ldr	r3, [pc, #220]	@ (8015970 <HAL_RCC_OscConfig+0x774>)
 8015894:	4013      	ands	r3, r2
 8015896:	687a      	ldr	r2, [r7, #4]
 8015898:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 801589a:	687a      	ldr	r2, [r7, #4]
 801589c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 801589e:	0112      	lsls	r2, r2, #4
 80158a0:	430a      	orrs	r2, r1
 80158a2:	4931      	ldr	r1, [pc, #196]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 80158a4:	4313      	orrs	r3, r2
 80158a6:	628b      	str	r3, [r1, #40]	@ 0x28
 80158a8:	687b      	ldr	r3, [r7, #4]
 80158aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80158ac:	3b01      	subs	r3, #1
 80158ae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80158b2:	687b      	ldr	r3, [r7, #4]
 80158b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80158b6:	3b01      	subs	r3, #1
 80158b8:	025b      	lsls	r3, r3, #9
 80158ba:	b29b      	uxth	r3, r3
 80158bc:	431a      	orrs	r2, r3
 80158be:	687b      	ldr	r3, [r7, #4]
 80158c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80158c2:	3b01      	subs	r3, #1
 80158c4:	041b      	lsls	r3, r3, #16
 80158c6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80158ca:	431a      	orrs	r2, r3
 80158cc:	687b      	ldr	r3, [r7, #4]
 80158ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80158d0:	3b01      	subs	r3, #1
 80158d2:	061b      	lsls	r3, r3, #24
 80158d4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80158d8:	4923      	ldr	r1, [pc, #140]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 80158da:	4313      	orrs	r3, r2
 80158dc:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80158de:	4b22      	ldr	r3, [pc, #136]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 80158e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80158e2:	4a21      	ldr	r2, [pc, #132]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 80158e4:	f023 0301 	bic.w	r3, r3, #1
 80158e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80158ea:	4b1f      	ldr	r3, [pc, #124]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 80158ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80158ee:	4b21      	ldr	r3, [pc, #132]	@ (8015974 <HAL_RCC_OscConfig+0x778>)
 80158f0:	4013      	ands	r3, r2
 80158f2:	687a      	ldr	r2, [r7, #4]
 80158f4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80158f6:	00d2      	lsls	r2, r2, #3
 80158f8:	491b      	ldr	r1, [pc, #108]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 80158fa:	4313      	orrs	r3, r2
 80158fc:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80158fe:	4b1a      	ldr	r3, [pc, #104]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 8015900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015902:	f023 020c 	bic.w	r2, r3, #12
 8015906:	687b      	ldr	r3, [r7, #4]
 8015908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801590a:	4917      	ldr	r1, [pc, #92]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 801590c:	4313      	orrs	r3, r2
 801590e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8015910:	4b15      	ldr	r3, [pc, #84]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 8015912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015914:	f023 0202 	bic.w	r2, r3, #2
 8015918:	687b      	ldr	r3, [r7, #4]
 801591a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801591c:	4912      	ldr	r1, [pc, #72]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 801591e:	4313      	orrs	r3, r2
 8015920:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8015922:	4b11      	ldr	r3, [pc, #68]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 8015924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015926:	4a10      	ldr	r2, [pc, #64]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 8015928:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801592c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801592e:	4b0e      	ldr	r3, [pc, #56]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 8015930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015932:	4a0d      	ldr	r2, [pc, #52]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 8015934:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8015938:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 801593a:	4b0b      	ldr	r3, [pc, #44]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 801593c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801593e:	4a0a      	ldr	r2, [pc, #40]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 8015940:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8015944:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8015946:	4b08      	ldr	r3, [pc, #32]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 8015948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801594a:	4a07      	ldr	r2, [pc, #28]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 801594c:	f043 0301 	orr.w	r3, r3, #1
 8015950:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8015952:	4b05      	ldr	r3, [pc, #20]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 8015954:	681b      	ldr	r3, [r3, #0]
 8015956:	4a04      	ldr	r2, [pc, #16]	@ (8015968 <HAL_RCC_OscConfig+0x76c>)
 8015958:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 801595c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801595e:	f7f7 fe8f 	bl	800d680 <HAL_GetTick>
 8015962:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8015964:	e011      	b.n	801598a <HAL_RCC_OscConfig+0x78e>
 8015966:	bf00      	nop
 8015968:	58024400 	.word	0x58024400
 801596c:	58024800 	.word	0x58024800
 8015970:	fffffc0c 	.word	0xfffffc0c
 8015974:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8015978:	f7f7 fe82 	bl	800d680 <HAL_GetTick>
 801597c:	4602      	mov	r2, r0
 801597e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015980:	1ad3      	subs	r3, r2, r3
 8015982:	2b02      	cmp	r3, #2
 8015984:	d901      	bls.n	801598a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8015986:	2303      	movs	r3, #3
 8015988:	e08a      	b.n	8015aa0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 801598a:	4b47      	ldr	r3, [pc, #284]	@ (8015aa8 <HAL_RCC_OscConfig+0x8ac>)
 801598c:	681b      	ldr	r3, [r3, #0]
 801598e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8015992:	2b00      	cmp	r3, #0
 8015994:	d0f0      	beq.n	8015978 <HAL_RCC_OscConfig+0x77c>
 8015996:	e082      	b.n	8015a9e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8015998:	4b43      	ldr	r3, [pc, #268]	@ (8015aa8 <HAL_RCC_OscConfig+0x8ac>)
 801599a:	681b      	ldr	r3, [r3, #0]
 801599c:	4a42      	ldr	r2, [pc, #264]	@ (8015aa8 <HAL_RCC_OscConfig+0x8ac>)
 801599e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80159a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80159a4:	f7f7 fe6c 	bl	800d680 <HAL_GetTick>
 80159a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80159aa:	e008      	b.n	80159be <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80159ac:	f7f7 fe68 	bl	800d680 <HAL_GetTick>
 80159b0:	4602      	mov	r2, r0
 80159b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80159b4:	1ad3      	subs	r3, r2, r3
 80159b6:	2b02      	cmp	r3, #2
 80159b8:	d901      	bls.n	80159be <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80159ba:	2303      	movs	r3, #3
 80159bc:	e070      	b.n	8015aa0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80159be:	4b3a      	ldr	r3, [pc, #232]	@ (8015aa8 <HAL_RCC_OscConfig+0x8ac>)
 80159c0:	681b      	ldr	r3, [r3, #0]
 80159c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80159c6:	2b00      	cmp	r3, #0
 80159c8:	d1f0      	bne.n	80159ac <HAL_RCC_OscConfig+0x7b0>
 80159ca:	e068      	b.n	8015a9e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80159cc:	4b36      	ldr	r3, [pc, #216]	@ (8015aa8 <HAL_RCC_OscConfig+0x8ac>)
 80159ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80159d0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80159d2:	4b35      	ldr	r3, [pc, #212]	@ (8015aa8 <HAL_RCC_OscConfig+0x8ac>)
 80159d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80159d6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80159d8:	687b      	ldr	r3, [r7, #4]
 80159da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80159dc:	2b01      	cmp	r3, #1
 80159de:	d031      	beq.n	8015a44 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80159e0:	693b      	ldr	r3, [r7, #16]
 80159e2:	f003 0203 	and.w	r2, r3, #3
 80159e6:	687b      	ldr	r3, [r7, #4]
 80159e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80159ea:	429a      	cmp	r2, r3
 80159ec:	d12a      	bne.n	8015a44 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80159ee:	693b      	ldr	r3, [r7, #16]
 80159f0:	091b      	lsrs	r3, r3, #4
 80159f2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80159f6:	687b      	ldr	r3, [r7, #4]
 80159f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80159fa:	429a      	cmp	r2, r3
 80159fc:	d122      	bne.n	8015a44 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80159fe:	68fb      	ldr	r3, [r7, #12]
 8015a00:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8015a04:	687b      	ldr	r3, [r7, #4]
 8015a06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015a08:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8015a0a:	429a      	cmp	r2, r3
 8015a0c:	d11a      	bne.n	8015a44 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8015a0e:	68fb      	ldr	r3, [r7, #12]
 8015a10:	0a5b      	lsrs	r3, r3, #9
 8015a12:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8015a16:	687b      	ldr	r3, [r7, #4]
 8015a18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015a1a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8015a1c:	429a      	cmp	r2, r3
 8015a1e:	d111      	bne.n	8015a44 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8015a20:	68fb      	ldr	r3, [r7, #12]
 8015a22:	0c1b      	lsrs	r3, r3, #16
 8015a24:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8015a28:	687b      	ldr	r3, [r7, #4]
 8015a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015a2c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8015a2e:	429a      	cmp	r2, r3
 8015a30:	d108      	bne.n	8015a44 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8015a32:	68fb      	ldr	r3, [r7, #12]
 8015a34:	0e1b      	lsrs	r3, r3, #24
 8015a36:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8015a3a:	687b      	ldr	r3, [r7, #4]
 8015a3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015a3e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8015a40:	429a      	cmp	r2, r3
 8015a42:	d001      	beq.n	8015a48 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8015a44:	2301      	movs	r3, #1
 8015a46:	e02b      	b.n	8015aa0 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8015a48:	4b17      	ldr	r3, [pc, #92]	@ (8015aa8 <HAL_RCC_OscConfig+0x8ac>)
 8015a4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015a4c:	08db      	lsrs	r3, r3, #3
 8015a4e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015a52:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8015a54:	687b      	ldr	r3, [r7, #4]
 8015a56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8015a58:	693a      	ldr	r2, [r7, #16]
 8015a5a:	429a      	cmp	r2, r3
 8015a5c:	d01f      	beq.n	8015a9e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8015a5e:	4b12      	ldr	r3, [pc, #72]	@ (8015aa8 <HAL_RCC_OscConfig+0x8ac>)
 8015a60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015a62:	4a11      	ldr	r2, [pc, #68]	@ (8015aa8 <HAL_RCC_OscConfig+0x8ac>)
 8015a64:	f023 0301 	bic.w	r3, r3, #1
 8015a68:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8015a6a:	f7f7 fe09 	bl	800d680 <HAL_GetTick>
 8015a6e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8015a70:	bf00      	nop
 8015a72:	f7f7 fe05 	bl	800d680 <HAL_GetTick>
 8015a76:	4602      	mov	r2, r0
 8015a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015a7a:	4293      	cmp	r3, r2
 8015a7c:	d0f9      	beq.n	8015a72 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8015a7e:	4b0a      	ldr	r3, [pc, #40]	@ (8015aa8 <HAL_RCC_OscConfig+0x8ac>)
 8015a80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8015a82:	4b0a      	ldr	r3, [pc, #40]	@ (8015aac <HAL_RCC_OscConfig+0x8b0>)
 8015a84:	4013      	ands	r3, r2
 8015a86:	687a      	ldr	r2, [r7, #4]
 8015a88:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8015a8a:	00d2      	lsls	r2, r2, #3
 8015a8c:	4906      	ldr	r1, [pc, #24]	@ (8015aa8 <HAL_RCC_OscConfig+0x8ac>)
 8015a8e:	4313      	orrs	r3, r2
 8015a90:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8015a92:	4b05      	ldr	r3, [pc, #20]	@ (8015aa8 <HAL_RCC_OscConfig+0x8ac>)
 8015a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015a96:	4a04      	ldr	r2, [pc, #16]	@ (8015aa8 <HAL_RCC_OscConfig+0x8ac>)
 8015a98:	f043 0301 	orr.w	r3, r3, #1
 8015a9c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8015a9e:	2300      	movs	r3, #0
}
 8015aa0:	4618      	mov	r0, r3
 8015aa2:	3730      	adds	r7, #48	@ 0x30
 8015aa4:	46bd      	mov	sp, r7
 8015aa6:	bd80      	pop	{r7, pc}
 8015aa8:	58024400 	.word	0x58024400
 8015aac:	ffff0007 	.word	0xffff0007

08015ab0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8015ab0:	b580      	push	{r7, lr}
 8015ab2:	b086      	sub	sp, #24
 8015ab4:	af00      	add	r7, sp, #0
 8015ab6:	6078      	str	r0, [r7, #4]
 8015ab8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8015aba:	687b      	ldr	r3, [r7, #4]
 8015abc:	2b00      	cmp	r3, #0
 8015abe:	d101      	bne.n	8015ac4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8015ac0:	2301      	movs	r3, #1
 8015ac2:	e19c      	b.n	8015dfe <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8015ac4:	4b8a      	ldr	r3, [pc, #552]	@ (8015cf0 <HAL_RCC_ClockConfig+0x240>)
 8015ac6:	681b      	ldr	r3, [r3, #0]
 8015ac8:	f003 030f 	and.w	r3, r3, #15
 8015acc:	683a      	ldr	r2, [r7, #0]
 8015ace:	429a      	cmp	r2, r3
 8015ad0:	d910      	bls.n	8015af4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8015ad2:	4b87      	ldr	r3, [pc, #540]	@ (8015cf0 <HAL_RCC_ClockConfig+0x240>)
 8015ad4:	681b      	ldr	r3, [r3, #0]
 8015ad6:	f023 020f 	bic.w	r2, r3, #15
 8015ada:	4985      	ldr	r1, [pc, #532]	@ (8015cf0 <HAL_RCC_ClockConfig+0x240>)
 8015adc:	683b      	ldr	r3, [r7, #0]
 8015ade:	4313      	orrs	r3, r2
 8015ae0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8015ae2:	4b83      	ldr	r3, [pc, #524]	@ (8015cf0 <HAL_RCC_ClockConfig+0x240>)
 8015ae4:	681b      	ldr	r3, [r3, #0]
 8015ae6:	f003 030f 	and.w	r3, r3, #15
 8015aea:	683a      	ldr	r2, [r7, #0]
 8015aec:	429a      	cmp	r2, r3
 8015aee:	d001      	beq.n	8015af4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8015af0:	2301      	movs	r3, #1
 8015af2:	e184      	b.n	8015dfe <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8015af4:	687b      	ldr	r3, [r7, #4]
 8015af6:	681b      	ldr	r3, [r3, #0]
 8015af8:	f003 0304 	and.w	r3, r3, #4
 8015afc:	2b00      	cmp	r3, #0
 8015afe:	d010      	beq.n	8015b22 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8015b00:	687b      	ldr	r3, [r7, #4]
 8015b02:	691a      	ldr	r2, [r3, #16]
 8015b04:	4b7b      	ldr	r3, [pc, #492]	@ (8015cf4 <HAL_RCC_ClockConfig+0x244>)
 8015b06:	699b      	ldr	r3, [r3, #24]
 8015b08:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8015b0c:	429a      	cmp	r2, r3
 8015b0e:	d908      	bls.n	8015b22 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8015b10:	4b78      	ldr	r3, [pc, #480]	@ (8015cf4 <HAL_RCC_ClockConfig+0x244>)
 8015b12:	699b      	ldr	r3, [r3, #24]
 8015b14:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8015b18:	687b      	ldr	r3, [r7, #4]
 8015b1a:	691b      	ldr	r3, [r3, #16]
 8015b1c:	4975      	ldr	r1, [pc, #468]	@ (8015cf4 <HAL_RCC_ClockConfig+0x244>)
 8015b1e:	4313      	orrs	r3, r2
 8015b20:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8015b22:	687b      	ldr	r3, [r7, #4]
 8015b24:	681b      	ldr	r3, [r3, #0]
 8015b26:	f003 0308 	and.w	r3, r3, #8
 8015b2a:	2b00      	cmp	r3, #0
 8015b2c:	d010      	beq.n	8015b50 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8015b2e:	687b      	ldr	r3, [r7, #4]
 8015b30:	695a      	ldr	r2, [r3, #20]
 8015b32:	4b70      	ldr	r3, [pc, #448]	@ (8015cf4 <HAL_RCC_ClockConfig+0x244>)
 8015b34:	69db      	ldr	r3, [r3, #28]
 8015b36:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8015b3a:	429a      	cmp	r2, r3
 8015b3c:	d908      	bls.n	8015b50 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8015b3e:	4b6d      	ldr	r3, [pc, #436]	@ (8015cf4 <HAL_RCC_ClockConfig+0x244>)
 8015b40:	69db      	ldr	r3, [r3, #28]
 8015b42:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8015b46:	687b      	ldr	r3, [r7, #4]
 8015b48:	695b      	ldr	r3, [r3, #20]
 8015b4a:	496a      	ldr	r1, [pc, #424]	@ (8015cf4 <HAL_RCC_ClockConfig+0x244>)
 8015b4c:	4313      	orrs	r3, r2
 8015b4e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8015b50:	687b      	ldr	r3, [r7, #4]
 8015b52:	681b      	ldr	r3, [r3, #0]
 8015b54:	f003 0310 	and.w	r3, r3, #16
 8015b58:	2b00      	cmp	r3, #0
 8015b5a:	d010      	beq.n	8015b7e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8015b5c:	687b      	ldr	r3, [r7, #4]
 8015b5e:	699a      	ldr	r2, [r3, #24]
 8015b60:	4b64      	ldr	r3, [pc, #400]	@ (8015cf4 <HAL_RCC_ClockConfig+0x244>)
 8015b62:	69db      	ldr	r3, [r3, #28]
 8015b64:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8015b68:	429a      	cmp	r2, r3
 8015b6a:	d908      	bls.n	8015b7e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8015b6c:	4b61      	ldr	r3, [pc, #388]	@ (8015cf4 <HAL_RCC_ClockConfig+0x244>)
 8015b6e:	69db      	ldr	r3, [r3, #28]
 8015b70:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8015b74:	687b      	ldr	r3, [r7, #4]
 8015b76:	699b      	ldr	r3, [r3, #24]
 8015b78:	495e      	ldr	r1, [pc, #376]	@ (8015cf4 <HAL_RCC_ClockConfig+0x244>)
 8015b7a:	4313      	orrs	r3, r2
 8015b7c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8015b7e:	687b      	ldr	r3, [r7, #4]
 8015b80:	681b      	ldr	r3, [r3, #0]
 8015b82:	f003 0320 	and.w	r3, r3, #32
 8015b86:	2b00      	cmp	r3, #0
 8015b88:	d010      	beq.n	8015bac <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8015b8a:	687b      	ldr	r3, [r7, #4]
 8015b8c:	69da      	ldr	r2, [r3, #28]
 8015b8e:	4b59      	ldr	r3, [pc, #356]	@ (8015cf4 <HAL_RCC_ClockConfig+0x244>)
 8015b90:	6a1b      	ldr	r3, [r3, #32]
 8015b92:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8015b96:	429a      	cmp	r2, r3
 8015b98:	d908      	bls.n	8015bac <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8015b9a:	4b56      	ldr	r3, [pc, #344]	@ (8015cf4 <HAL_RCC_ClockConfig+0x244>)
 8015b9c:	6a1b      	ldr	r3, [r3, #32]
 8015b9e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8015ba2:	687b      	ldr	r3, [r7, #4]
 8015ba4:	69db      	ldr	r3, [r3, #28]
 8015ba6:	4953      	ldr	r1, [pc, #332]	@ (8015cf4 <HAL_RCC_ClockConfig+0x244>)
 8015ba8:	4313      	orrs	r3, r2
 8015baa:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8015bac:	687b      	ldr	r3, [r7, #4]
 8015bae:	681b      	ldr	r3, [r3, #0]
 8015bb0:	f003 0302 	and.w	r3, r3, #2
 8015bb4:	2b00      	cmp	r3, #0
 8015bb6:	d010      	beq.n	8015bda <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8015bb8:	687b      	ldr	r3, [r7, #4]
 8015bba:	68da      	ldr	r2, [r3, #12]
 8015bbc:	4b4d      	ldr	r3, [pc, #308]	@ (8015cf4 <HAL_RCC_ClockConfig+0x244>)
 8015bbe:	699b      	ldr	r3, [r3, #24]
 8015bc0:	f003 030f 	and.w	r3, r3, #15
 8015bc4:	429a      	cmp	r2, r3
 8015bc6:	d908      	bls.n	8015bda <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8015bc8:	4b4a      	ldr	r3, [pc, #296]	@ (8015cf4 <HAL_RCC_ClockConfig+0x244>)
 8015bca:	699b      	ldr	r3, [r3, #24]
 8015bcc:	f023 020f 	bic.w	r2, r3, #15
 8015bd0:	687b      	ldr	r3, [r7, #4]
 8015bd2:	68db      	ldr	r3, [r3, #12]
 8015bd4:	4947      	ldr	r1, [pc, #284]	@ (8015cf4 <HAL_RCC_ClockConfig+0x244>)
 8015bd6:	4313      	orrs	r3, r2
 8015bd8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8015bda:	687b      	ldr	r3, [r7, #4]
 8015bdc:	681b      	ldr	r3, [r3, #0]
 8015bde:	f003 0301 	and.w	r3, r3, #1
 8015be2:	2b00      	cmp	r3, #0
 8015be4:	d055      	beq.n	8015c92 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8015be6:	4b43      	ldr	r3, [pc, #268]	@ (8015cf4 <HAL_RCC_ClockConfig+0x244>)
 8015be8:	699b      	ldr	r3, [r3, #24]
 8015bea:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8015bee:	687b      	ldr	r3, [r7, #4]
 8015bf0:	689b      	ldr	r3, [r3, #8]
 8015bf2:	4940      	ldr	r1, [pc, #256]	@ (8015cf4 <HAL_RCC_ClockConfig+0x244>)
 8015bf4:	4313      	orrs	r3, r2
 8015bf6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8015bf8:	687b      	ldr	r3, [r7, #4]
 8015bfa:	685b      	ldr	r3, [r3, #4]
 8015bfc:	2b02      	cmp	r3, #2
 8015bfe:	d107      	bne.n	8015c10 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8015c00:	4b3c      	ldr	r3, [pc, #240]	@ (8015cf4 <HAL_RCC_ClockConfig+0x244>)
 8015c02:	681b      	ldr	r3, [r3, #0]
 8015c04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8015c08:	2b00      	cmp	r3, #0
 8015c0a:	d121      	bne.n	8015c50 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8015c0c:	2301      	movs	r3, #1
 8015c0e:	e0f6      	b.n	8015dfe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8015c10:	687b      	ldr	r3, [r7, #4]
 8015c12:	685b      	ldr	r3, [r3, #4]
 8015c14:	2b03      	cmp	r3, #3
 8015c16:	d107      	bne.n	8015c28 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8015c18:	4b36      	ldr	r3, [pc, #216]	@ (8015cf4 <HAL_RCC_ClockConfig+0x244>)
 8015c1a:	681b      	ldr	r3, [r3, #0]
 8015c1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8015c20:	2b00      	cmp	r3, #0
 8015c22:	d115      	bne.n	8015c50 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8015c24:	2301      	movs	r3, #1
 8015c26:	e0ea      	b.n	8015dfe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8015c28:	687b      	ldr	r3, [r7, #4]
 8015c2a:	685b      	ldr	r3, [r3, #4]
 8015c2c:	2b01      	cmp	r3, #1
 8015c2e:	d107      	bne.n	8015c40 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8015c30:	4b30      	ldr	r3, [pc, #192]	@ (8015cf4 <HAL_RCC_ClockConfig+0x244>)
 8015c32:	681b      	ldr	r3, [r3, #0]
 8015c34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015c38:	2b00      	cmp	r3, #0
 8015c3a:	d109      	bne.n	8015c50 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8015c3c:	2301      	movs	r3, #1
 8015c3e:	e0de      	b.n	8015dfe <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8015c40:	4b2c      	ldr	r3, [pc, #176]	@ (8015cf4 <HAL_RCC_ClockConfig+0x244>)
 8015c42:	681b      	ldr	r3, [r3, #0]
 8015c44:	f003 0304 	and.w	r3, r3, #4
 8015c48:	2b00      	cmp	r3, #0
 8015c4a:	d101      	bne.n	8015c50 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8015c4c:	2301      	movs	r3, #1
 8015c4e:	e0d6      	b.n	8015dfe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8015c50:	4b28      	ldr	r3, [pc, #160]	@ (8015cf4 <HAL_RCC_ClockConfig+0x244>)
 8015c52:	691b      	ldr	r3, [r3, #16]
 8015c54:	f023 0207 	bic.w	r2, r3, #7
 8015c58:	687b      	ldr	r3, [r7, #4]
 8015c5a:	685b      	ldr	r3, [r3, #4]
 8015c5c:	4925      	ldr	r1, [pc, #148]	@ (8015cf4 <HAL_RCC_ClockConfig+0x244>)
 8015c5e:	4313      	orrs	r3, r2
 8015c60:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8015c62:	f7f7 fd0d 	bl	800d680 <HAL_GetTick>
 8015c66:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8015c68:	e00a      	b.n	8015c80 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8015c6a:	f7f7 fd09 	bl	800d680 <HAL_GetTick>
 8015c6e:	4602      	mov	r2, r0
 8015c70:	697b      	ldr	r3, [r7, #20]
 8015c72:	1ad3      	subs	r3, r2, r3
 8015c74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8015c78:	4293      	cmp	r3, r2
 8015c7a:	d901      	bls.n	8015c80 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8015c7c:	2303      	movs	r3, #3
 8015c7e:	e0be      	b.n	8015dfe <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8015c80:	4b1c      	ldr	r3, [pc, #112]	@ (8015cf4 <HAL_RCC_ClockConfig+0x244>)
 8015c82:	691b      	ldr	r3, [r3, #16]
 8015c84:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8015c88:	687b      	ldr	r3, [r7, #4]
 8015c8a:	685b      	ldr	r3, [r3, #4]
 8015c8c:	00db      	lsls	r3, r3, #3
 8015c8e:	429a      	cmp	r2, r3
 8015c90:	d1eb      	bne.n	8015c6a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8015c92:	687b      	ldr	r3, [r7, #4]
 8015c94:	681b      	ldr	r3, [r3, #0]
 8015c96:	f003 0302 	and.w	r3, r3, #2
 8015c9a:	2b00      	cmp	r3, #0
 8015c9c:	d010      	beq.n	8015cc0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8015c9e:	687b      	ldr	r3, [r7, #4]
 8015ca0:	68da      	ldr	r2, [r3, #12]
 8015ca2:	4b14      	ldr	r3, [pc, #80]	@ (8015cf4 <HAL_RCC_ClockConfig+0x244>)
 8015ca4:	699b      	ldr	r3, [r3, #24]
 8015ca6:	f003 030f 	and.w	r3, r3, #15
 8015caa:	429a      	cmp	r2, r3
 8015cac:	d208      	bcs.n	8015cc0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8015cae:	4b11      	ldr	r3, [pc, #68]	@ (8015cf4 <HAL_RCC_ClockConfig+0x244>)
 8015cb0:	699b      	ldr	r3, [r3, #24]
 8015cb2:	f023 020f 	bic.w	r2, r3, #15
 8015cb6:	687b      	ldr	r3, [r7, #4]
 8015cb8:	68db      	ldr	r3, [r3, #12]
 8015cba:	490e      	ldr	r1, [pc, #56]	@ (8015cf4 <HAL_RCC_ClockConfig+0x244>)
 8015cbc:	4313      	orrs	r3, r2
 8015cbe:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8015cc0:	4b0b      	ldr	r3, [pc, #44]	@ (8015cf0 <HAL_RCC_ClockConfig+0x240>)
 8015cc2:	681b      	ldr	r3, [r3, #0]
 8015cc4:	f003 030f 	and.w	r3, r3, #15
 8015cc8:	683a      	ldr	r2, [r7, #0]
 8015cca:	429a      	cmp	r2, r3
 8015ccc:	d214      	bcs.n	8015cf8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8015cce:	4b08      	ldr	r3, [pc, #32]	@ (8015cf0 <HAL_RCC_ClockConfig+0x240>)
 8015cd0:	681b      	ldr	r3, [r3, #0]
 8015cd2:	f023 020f 	bic.w	r2, r3, #15
 8015cd6:	4906      	ldr	r1, [pc, #24]	@ (8015cf0 <HAL_RCC_ClockConfig+0x240>)
 8015cd8:	683b      	ldr	r3, [r7, #0]
 8015cda:	4313      	orrs	r3, r2
 8015cdc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8015cde:	4b04      	ldr	r3, [pc, #16]	@ (8015cf0 <HAL_RCC_ClockConfig+0x240>)
 8015ce0:	681b      	ldr	r3, [r3, #0]
 8015ce2:	f003 030f 	and.w	r3, r3, #15
 8015ce6:	683a      	ldr	r2, [r7, #0]
 8015ce8:	429a      	cmp	r2, r3
 8015cea:	d005      	beq.n	8015cf8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8015cec:	2301      	movs	r3, #1
 8015cee:	e086      	b.n	8015dfe <HAL_RCC_ClockConfig+0x34e>
 8015cf0:	52002000 	.word	0x52002000
 8015cf4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8015cf8:	687b      	ldr	r3, [r7, #4]
 8015cfa:	681b      	ldr	r3, [r3, #0]
 8015cfc:	f003 0304 	and.w	r3, r3, #4
 8015d00:	2b00      	cmp	r3, #0
 8015d02:	d010      	beq.n	8015d26 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8015d04:	687b      	ldr	r3, [r7, #4]
 8015d06:	691a      	ldr	r2, [r3, #16]
 8015d08:	4b3f      	ldr	r3, [pc, #252]	@ (8015e08 <HAL_RCC_ClockConfig+0x358>)
 8015d0a:	699b      	ldr	r3, [r3, #24]
 8015d0c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8015d10:	429a      	cmp	r2, r3
 8015d12:	d208      	bcs.n	8015d26 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8015d14:	4b3c      	ldr	r3, [pc, #240]	@ (8015e08 <HAL_RCC_ClockConfig+0x358>)
 8015d16:	699b      	ldr	r3, [r3, #24]
 8015d18:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8015d1c:	687b      	ldr	r3, [r7, #4]
 8015d1e:	691b      	ldr	r3, [r3, #16]
 8015d20:	4939      	ldr	r1, [pc, #228]	@ (8015e08 <HAL_RCC_ClockConfig+0x358>)
 8015d22:	4313      	orrs	r3, r2
 8015d24:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8015d26:	687b      	ldr	r3, [r7, #4]
 8015d28:	681b      	ldr	r3, [r3, #0]
 8015d2a:	f003 0308 	and.w	r3, r3, #8
 8015d2e:	2b00      	cmp	r3, #0
 8015d30:	d010      	beq.n	8015d54 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8015d32:	687b      	ldr	r3, [r7, #4]
 8015d34:	695a      	ldr	r2, [r3, #20]
 8015d36:	4b34      	ldr	r3, [pc, #208]	@ (8015e08 <HAL_RCC_ClockConfig+0x358>)
 8015d38:	69db      	ldr	r3, [r3, #28]
 8015d3a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8015d3e:	429a      	cmp	r2, r3
 8015d40:	d208      	bcs.n	8015d54 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8015d42:	4b31      	ldr	r3, [pc, #196]	@ (8015e08 <HAL_RCC_ClockConfig+0x358>)
 8015d44:	69db      	ldr	r3, [r3, #28]
 8015d46:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8015d4a:	687b      	ldr	r3, [r7, #4]
 8015d4c:	695b      	ldr	r3, [r3, #20]
 8015d4e:	492e      	ldr	r1, [pc, #184]	@ (8015e08 <HAL_RCC_ClockConfig+0x358>)
 8015d50:	4313      	orrs	r3, r2
 8015d52:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8015d54:	687b      	ldr	r3, [r7, #4]
 8015d56:	681b      	ldr	r3, [r3, #0]
 8015d58:	f003 0310 	and.w	r3, r3, #16
 8015d5c:	2b00      	cmp	r3, #0
 8015d5e:	d010      	beq.n	8015d82 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8015d60:	687b      	ldr	r3, [r7, #4]
 8015d62:	699a      	ldr	r2, [r3, #24]
 8015d64:	4b28      	ldr	r3, [pc, #160]	@ (8015e08 <HAL_RCC_ClockConfig+0x358>)
 8015d66:	69db      	ldr	r3, [r3, #28]
 8015d68:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8015d6c:	429a      	cmp	r2, r3
 8015d6e:	d208      	bcs.n	8015d82 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8015d70:	4b25      	ldr	r3, [pc, #148]	@ (8015e08 <HAL_RCC_ClockConfig+0x358>)
 8015d72:	69db      	ldr	r3, [r3, #28]
 8015d74:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8015d78:	687b      	ldr	r3, [r7, #4]
 8015d7a:	699b      	ldr	r3, [r3, #24]
 8015d7c:	4922      	ldr	r1, [pc, #136]	@ (8015e08 <HAL_RCC_ClockConfig+0x358>)
 8015d7e:	4313      	orrs	r3, r2
 8015d80:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8015d82:	687b      	ldr	r3, [r7, #4]
 8015d84:	681b      	ldr	r3, [r3, #0]
 8015d86:	f003 0320 	and.w	r3, r3, #32
 8015d8a:	2b00      	cmp	r3, #0
 8015d8c:	d010      	beq.n	8015db0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8015d8e:	687b      	ldr	r3, [r7, #4]
 8015d90:	69da      	ldr	r2, [r3, #28]
 8015d92:	4b1d      	ldr	r3, [pc, #116]	@ (8015e08 <HAL_RCC_ClockConfig+0x358>)
 8015d94:	6a1b      	ldr	r3, [r3, #32]
 8015d96:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8015d9a:	429a      	cmp	r2, r3
 8015d9c:	d208      	bcs.n	8015db0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8015d9e:	4b1a      	ldr	r3, [pc, #104]	@ (8015e08 <HAL_RCC_ClockConfig+0x358>)
 8015da0:	6a1b      	ldr	r3, [r3, #32]
 8015da2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8015da6:	687b      	ldr	r3, [r7, #4]
 8015da8:	69db      	ldr	r3, [r3, #28]
 8015daa:	4917      	ldr	r1, [pc, #92]	@ (8015e08 <HAL_RCC_ClockConfig+0x358>)
 8015dac:	4313      	orrs	r3, r2
 8015dae:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8015db0:	f000 f834 	bl	8015e1c <HAL_RCC_GetSysClockFreq>
 8015db4:	4602      	mov	r2, r0
 8015db6:	4b14      	ldr	r3, [pc, #80]	@ (8015e08 <HAL_RCC_ClockConfig+0x358>)
 8015db8:	699b      	ldr	r3, [r3, #24]
 8015dba:	0a1b      	lsrs	r3, r3, #8
 8015dbc:	f003 030f 	and.w	r3, r3, #15
 8015dc0:	4912      	ldr	r1, [pc, #72]	@ (8015e0c <HAL_RCC_ClockConfig+0x35c>)
 8015dc2:	5ccb      	ldrb	r3, [r1, r3]
 8015dc4:	f003 031f 	and.w	r3, r3, #31
 8015dc8:	fa22 f303 	lsr.w	r3, r2, r3
 8015dcc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8015dce:	4b0e      	ldr	r3, [pc, #56]	@ (8015e08 <HAL_RCC_ClockConfig+0x358>)
 8015dd0:	699b      	ldr	r3, [r3, #24]
 8015dd2:	f003 030f 	and.w	r3, r3, #15
 8015dd6:	4a0d      	ldr	r2, [pc, #52]	@ (8015e0c <HAL_RCC_ClockConfig+0x35c>)
 8015dd8:	5cd3      	ldrb	r3, [r2, r3]
 8015dda:	f003 031f 	and.w	r3, r3, #31
 8015dde:	693a      	ldr	r2, [r7, #16]
 8015de0:	fa22 f303 	lsr.w	r3, r2, r3
 8015de4:	4a0a      	ldr	r2, [pc, #40]	@ (8015e10 <HAL_RCC_ClockConfig+0x360>)
 8015de6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8015de8:	4a0a      	ldr	r2, [pc, #40]	@ (8015e14 <HAL_RCC_ClockConfig+0x364>)
 8015dea:	693b      	ldr	r3, [r7, #16]
 8015dec:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8015dee:	4b0a      	ldr	r3, [pc, #40]	@ (8015e18 <HAL_RCC_ClockConfig+0x368>)
 8015df0:	681b      	ldr	r3, [r3, #0]
 8015df2:	4618      	mov	r0, r3
 8015df4:	f7f7 fbfa 	bl	800d5ec <HAL_InitTick>
 8015df8:	4603      	mov	r3, r0
 8015dfa:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8015dfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8015dfe:	4618      	mov	r0, r3
 8015e00:	3718      	adds	r7, #24
 8015e02:	46bd      	mov	sp, r7
 8015e04:	bd80      	pop	{r7, pc}
 8015e06:	bf00      	nop
 8015e08:	58024400 	.word	0x58024400
 8015e0c:	08022c2c 	.word	0x08022c2c
 8015e10:	240001e8 	.word	0x240001e8
 8015e14:	240001e4 	.word	0x240001e4
 8015e18:	240001ec 	.word	0x240001ec

08015e1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8015e1c:	b480      	push	{r7}
 8015e1e:	b089      	sub	sp, #36	@ 0x24
 8015e20:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8015e22:	4bb3      	ldr	r3, [pc, #716]	@ (80160f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8015e24:	691b      	ldr	r3, [r3, #16]
 8015e26:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8015e2a:	2b18      	cmp	r3, #24
 8015e2c:	f200 8155 	bhi.w	80160da <HAL_RCC_GetSysClockFreq+0x2be>
 8015e30:	a201      	add	r2, pc, #4	@ (adr r2, 8015e38 <HAL_RCC_GetSysClockFreq+0x1c>)
 8015e32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015e36:	bf00      	nop
 8015e38:	08015e9d 	.word	0x08015e9d
 8015e3c:	080160db 	.word	0x080160db
 8015e40:	080160db 	.word	0x080160db
 8015e44:	080160db 	.word	0x080160db
 8015e48:	080160db 	.word	0x080160db
 8015e4c:	080160db 	.word	0x080160db
 8015e50:	080160db 	.word	0x080160db
 8015e54:	080160db 	.word	0x080160db
 8015e58:	08015ec3 	.word	0x08015ec3
 8015e5c:	080160db 	.word	0x080160db
 8015e60:	080160db 	.word	0x080160db
 8015e64:	080160db 	.word	0x080160db
 8015e68:	080160db 	.word	0x080160db
 8015e6c:	080160db 	.word	0x080160db
 8015e70:	080160db 	.word	0x080160db
 8015e74:	080160db 	.word	0x080160db
 8015e78:	08015ec9 	.word	0x08015ec9
 8015e7c:	080160db 	.word	0x080160db
 8015e80:	080160db 	.word	0x080160db
 8015e84:	080160db 	.word	0x080160db
 8015e88:	080160db 	.word	0x080160db
 8015e8c:	080160db 	.word	0x080160db
 8015e90:	080160db 	.word	0x080160db
 8015e94:	080160db 	.word	0x080160db
 8015e98:	08015ecf 	.word	0x08015ecf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8015e9c:	4b94      	ldr	r3, [pc, #592]	@ (80160f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8015e9e:	681b      	ldr	r3, [r3, #0]
 8015ea0:	f003 0320 	and.w	r3, r3, #32
 8015ea4:	2b00      	cmp	r3, #0
 8015ea6:	d009      	beq.n	8015ebc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8015ea8:	4b91      	ldr	r3, [pc, #580]	@ (80160f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8015eaa:	681b      	ldr	r3, [r3, #0]
 8015eac:	08db      	lsrs	r3, r3, #3
 8015eae:	f003 0303 	and.w	r3, r3, #3
 8015eb2:	4a90      	ldr	r2, [pc, #576]	@ (80160f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8015eb4:	fa22 f303 	lsr.w	r3, r2, r3
 8015eb8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8015eba:	e111      	b.n	80160e0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8015ebc:	4b8d      	ldr	r3, [pc, #564]	@ (80160f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8015ebe:	61bb      	str	r3, [r7, #24]
      break;
 8015ec0:	e10e      	b.n	80160e0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8015ec2:	4b8d      	ldr	r3, [pc, #564]	@ (80160f8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8015ec4:	61bb      	str	r3, [r7, #24]
      break;
 8015ec6:	e10b      	b.n	80160e0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8015ec8:	4b8c      	ldr	r3, [pc, #560]	@ (80160fc <HAL_RCC_GetSysClockFreq+0x2e0>)
 8015eca:	61bb      	str	r3, [r7, #24]
      break;
 8015ecc:	e108      	b.n	80160e0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8015ece:	4b88      	ldr	r3, [pc, #544]	@ (80160f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8015ed0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015ed2:	f003 0303 	and.w	r3, r3, #3
 8015ed6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8015ed8:	4b85      	ldr	r3, [pc, #532]	@ (80160f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8015eda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015edc:	091b      	lsrs	r3, r3, #4
 8015ede:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8015ee2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8015ee4:	4b82      	ldr	r3, [pc, #520]	@ (80160f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8015ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015ee8:	f003 0301 	and.w	r3, r3, #1
 8015eec:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8015eee:	4b80      	ldr	r3, [pc, #512]	@ (80160f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8015ef0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015ef2:	08db      	lsrs	r3, r3, #3
 8015ef4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015ef8:	68fa      	ldr	r2, [r7, #12]
 8015efa:	fb02 f303 	mul.w	r3, r2, r3
 8015efe:	ee07 3a90 	vmov	s15, r3
 8015f02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8015f06:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8015f0a:	693b      	ldr	r3, [r7, #16]
 8015f0c:	2b00      	cmp	r3, #0
 8015f0e:	f000 80e1 	beq.w	80160d4 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8015f12:	697b      	ldr	r3, [r7, #20]
 8015f14:	2b02      	cmp	r3, #2
 8015f16:	f000 8083 	beq.w	8016020 <HAL_RCC_GetSysClockFreq+0x204>
 8015f1a:	697b      	ldr	r3, [r7, #20]
 8015f1c:	2b02      	cmp	r3, #2
 8015f1e:	f200 80a1 	bhi.w	8016064 <HAL_RCC_GetSysClockFreq+0x248>
 8015f22:	697b      	ldr	r3, [r7, #20]
 8015f24:	2b00      	cmp	r3, #0
 8015f26:	d003      	beq.n	8015f30 <HAL_RCC_GetSysClockFreq+0x114>
 8015f28:	697b      	ldr	r3, [r7, #20]
 8015f2a:	2b01      	cmp	r3, #1
 8015f2c:	d056      	beq.n	8015fdc <HAL_RCC_GetSysClockFreq+0x1c0>
 8015f2e:	e099      	b.n	8016064 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8015f30:	4b6f      	ldr	r3, [pc, #444]	@ (80160f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8015f32:	681b      	ldr	r3, [r3, #0]
 8015f34:	f003 0320 	and.w	r3, r3, #32
 8015f38:	2b00      	cmp	r3, #0
 8015f3a:	d02d      	beq.n	8015f98 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8015f3c:	4b6c      	ldr	r3, [pc, #432]	@ (80160f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8015f3e:	681b      	ldr	r3, [r3, #0]
 8015f40:	08db      	lsrs	r3, r3, #3
 8015f42:	f003 0303 	and.w	r3, r3, #3
 8015f46:	4a6b      	ldr	r2, [pc, #428]	@ (80160f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8015f48:	fa22 f303 	lsr.w	r3, r2, r3
 8015f4c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8015f4e:	687b      	ldr	r3, [r7, #4]
 8015f50:	ee07 3a90 	vmov	s15, r3
 8015f54:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8015f58:	693b      	ldr	r3, [r7, #16]
 8015f5a:	ee07 3a90 	vmov	s15, r3
 8015f5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8015f62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8015f66:	4b62      	ldr	r3, [pc, #392]	@ (80160f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8015f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015f6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015f6e:	ee07 3a90 	vmov	s15, r3
 8015f72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8015f76:	ed97 6a02 	vldr	s12, [r7, #8]
 8015f7a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8016100 <HAL_RCC_GetSysClockFreq+0x2e4>
 8015f7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8015f82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8015f86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8015f8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8015f8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015f92:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8015f96:	e087      	b.n	80160a8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8015f98:	693b      	ldr	r3, [r7, #16]
 8015f9a:	ee07 3a90 	vmov	s15, r3
 8015f9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8015fa2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8016104 <HAL_RCC_GetSysClockFreq+0x2e8>
 8015fa6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8015faa:	4b51      	ldr	r3, [pc, #324]	@ (80160f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8015fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015fae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015fb2:	ee07 3a90 	vmov	s15, r3
 8015fb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8015fba:	ed97 6a02 	vldr	s12, [r7, #8]
 8015fbe:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8016100 <HAL_RCC_GetSysClockFreq+0x2e4>
 8015fc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8015fc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8015fca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8015fce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8015fd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015fd6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8015fda:	e065      	b.n	80160a8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8015fdc:	693b      	ldr	r3, [r7, #16]
 8015fde:	ee07 3a90 	vmov	s15, r3
 8015fe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8015fe6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8016108 <HAL_RCC_GetSysClockFreq+0x2ec>
 8015fea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8015fee:	4b40      	ldr	r3, [pc, #256]	@ (80160f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8015ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015ff2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015ff6:	ee07 3a90 	vmov	s15, r3
 8015ffa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8015ffe:	ed97 6a02 	vldr	s12, [r7, #8]
 8016002:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8016100 <HAL_RCC_GetSysClockFreq+0x2e4>
 8016006:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801600a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801600e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8016012:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8016016:	ee67 7a27 	vmul.f32	s15, s14, s15
 801601a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 801601e:	e043      	b.n	80160a8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8016020:	693b      	ldr	r3, [r7, #16]
 8016022:	ee07 3a90 	vmov	s15, r3
 8016026:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801602a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 801610c <HAL_RCC_GetSysClockFreq+0x2f0>
 801602e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8016032:	4b2f      	ldr	r3, [pc, #188]	@ (80160f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8016034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016036:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801603a:	ee07 3a90 	vmov	s15, r3
 801603e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8016042:	ed97 6a02 	vldr	s12, [r7, #8]
 8016046:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8016100 <HAL_RCC_GetSysClockFreq+0x2e4>
 801604a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801604e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8016052:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8016056:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801605a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801605e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8016062:	e021      	b.n	80160a8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8016064:	693b      	ldr	r3, [r7, #16]
 8016066:	ee07 3a90 	vmov	s15, r3
 801606a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801606e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8016108 <HAL_RCC_GetSysClockFreq+0x2ec>
 8016072:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8016076:	4b1e      	ldr	r3, [pc, #120]	@ (80160f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8016078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801607a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801607e:	ee07 3a90 	vmov	s15, r3
 8016082:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8016086:	ed97 6a02 	vldr	s12, [r7, #8]
 801608a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8016100 <HAL_RCC_GetSysClockFreq+0x2e4>
 801608e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8016092:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8016096:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801609a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801609e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80160a2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80160a6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80160a8:	4b11      	ldr	r3, [pc, #68]	@ (80160f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80160aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80160ac:	0a5b      	lsrs	r3, r3, #9
 80160ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80160b2:	3301      	adds	r3, #1
 80160b4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80160b6:	683b      	ldr	r3, [r7, #0]
 80160b8:	ee07 3a90 	vmov	s15, r3
 80160bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80160c0:	edd7 6a07 	vldr	s13, [r7, #28]
 80160c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80160c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80160cc:	ee17 3a90 	vmov	r3, s15
 80160d0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80160d2:	e005      	b.n	80160e0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80160d4:	2300      	movs	r3, #0
 80160d6:	61bb      	str	r3, [r7, #24]
      break;
 80160d8:	e002      	b.n	80160e0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80160da:	4b07      	ldr	r3, [pc, #28]	@ (80160f8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80160dc:	61bb      	str	r3, [r7, #24]
      break;
 80160de:	bf00      	nop
  }

  return sysclockfreq;
 80160e0:	69bb      	ldr	r3, [r7, #24]
}
 80160e2:	4618      	mov	r0, r3
 80160e4:	3724      	adds	r7, #36	@ 0x24
 80160e6:	46bd      	mov	sp, r7
 80160e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160ec:	4770      	bx	lr
 80160ee:	bf00      	nop
 80160f0:	58024400 	.word	0x58024400
 80160f4:	03d09000 	.word	0x03d09000
 80160f8:	003d0900 	.word	0x003d0900
 80160fc:	017d7840 	.word	0x017d7840
 8016100:	46000000 	.word	0x46000000
 8016104:	4c742400 	.word	0x4c742400
 8016108:	4a742400 	.word	0x4a742400
 801610c:	4bbebc20 	.word	0x4bbebc20

08016110 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8016110:	b580      	push	{r7, lr}
 8016112:	b082      	sub	sp, #8
 8016114:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8016116:	f7ff fe81 	bl	8015e1c <HAL_RCC_GetSysClockFreq>
 801611a:	4602      	mov	r2, r0
 801611c:	4b10      	ldr	r3, [pc, #64]	@ (8016160 <HAL_RCC_GetHCLKFreq+0x50>)
 801611e:	699b      	ldr	r3, [r3, #24]
 8016120:	0a1b      	lsrs	r3, r3, #8
 8016122:	f003 030f 	and.w	r3, r3, #15
 8016126:	490f      	ldr	r1, [pc, #60]	@ (8016164 <HAL_RCC_GetHCLKFreq+0x54>)
 8016128:	5ccb      	ldrb	r3, [r1, r3]
 801612a:	f003 031f 	and.w	r3, r3, #31
 801612e:	fa22 f303 	lsr.w	r3, r2, r3
 8016132:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8016134:	4b0a      	ldr	r3, [pc, #40]	@ (8016160 <HAL_RCC_GetHCLKFreq+0x50>)
 8016136:	699b      	ldr	r3, [r3, #24]
 8016138:	f003 030f 	and.w	r3, r3, #15
 801613c:	4a09      	ldr	r2, [pc, #36]	@ (8016164 <HAL_RCC_GetHCLKFreq+0x54>)
 801613e:	5cd3      	ldrb	r3, [r2, r3]
 8016140:	f003 031f 	and.w	r3, r3, #31
 8016144:	687a      	ldr	r2, [r7, #4]
 8016146:	fa22 f303 	lsr.w	r3, r2, r3
 801614a:	4a07      	ldr	r2, [pc, #28]	@ (8016168 <HAL_RCC_GetHCLKFreq+0x58>)
 801614c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 801614e:	4a07      	ldr	r2, [pc, #28]	@ (801616c <HAL_RCC_GetHCLKFreq+0x5c>)
 8016150:	687b      	ldr	r3, [r7, #4]
 8016152:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8016154:	4b04      	ldr	r3, [pc, #16]	@ (8016168 <HAL_RCC_GetHCLKFreq+0x58>)
 8016156:	681b      	ldr	r3, [r3, #0]
}
 8016158:	4618      	mov	r0, r3
 801615a:	3708      	adds	r7, #8
 801615c:	46bd      	mov	sp, r7
 801615e:	bd80      	pop	{r7, pc}
 8016160:	58024400 	.word	0x58024400
 8016164:	08022c2c 	.word	0x08022c2c
 8016168:	240001e8 	.word	0x240001e8
 801616c:	240001e4 	.word	0x240001e4

08016170 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8016170:	b580      	push	{r7, lr}
 8016172:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8016174:	f7ff ffcc 	bl	8016110 <HAL_RCC_GetHCLKFreq>
 8016178:	4602      	mov	r2, r0
 801617a:	4b06      	ldr	r3, [pc, #24]	@ (8016194 <HAL_RCC_GetPCLK1Freq+0x24>)
 801617c:	69db      	ldr	r3, [r3, #28]
 801617e:	091b      	lsrs	r3, r3, #4
 8016180:	f003 0307 	and.w	r3, r3, #7
 8016184:	4904      	ldr	r1, [pc, #16]	@ (8016198 <HAL_RCC_GetPCLK1Freq+0x28>)
 8016186:	5ccb      	ldrb	r3, [r1, r3]
 8016188:	f003 031f 	and.w	r3, r3, #31
 801618c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8016190:	4618      	mov	r0, r3
 8016192:	bd80      	pop	{r7, pc}
 8016194:	58024400 	.word	0x58024400
 8016198:	08022c2c 	.word	0x08022c2c

0801619c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 801619c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80161a0:	b0ca      	sub	sp, #296	@ 0x128
 80161a2:	af00      	add	r7, sp, #0
 80161a4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80161a8:	2300      	movs	r3, #0
 80161aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80161ae:	2300      	movs	r3, #0
 80161b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80161b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80161b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80161bc:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80161c0:	2500      	movs	r5, #0
 80161c2:	ea54 0305 	orrs.w	r3, r4, r5
 80161c6:	d049      	beq.n	801625c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80161c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80161cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80161ce:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80161d2:	d02f      	beq.n	8016234 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80161d4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80161d8:	d828      	bhi.n	801622c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80161da:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80161de:	d01a      	beq.n	8016216 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80161e0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80161e4:	d822      	bhi.n	801622c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80161e6:	2b00      	cmp	r3, #0
 80161e8:	d003      	beq.n	80161f2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80161ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80161ee:	d007      	beq.n	8016200 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80161f0:	e01c      	b.n	801622c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80161f2:	4bb8      	ldr	r3, [pc, #736]	@ (80164d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80161f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80161f6:	4ab7      	ldr	r2, [pc, #732]	@ (80164d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80161f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80161fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80161fe:	e01a      	b.n	8016236 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8016200:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016204:	3308      	adds	r3, #8
 8016206:	2102      	movs	r1, #2
 8016208:	4618      	mov	r0, r3
 801620a:	f002 fb61 	bl	80188d0 <RCCEx_PLL2_Config>
 801620e:	4603      	mov	r3, r0
 8016210:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8016214:	e00f      	b.n	8016236 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8016216:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801621a:	3328      	adds	r3, #40	@ 0x28
 801621c:	2102      	movs	r1, #2
 801621e:	4618      	mov	r0, r3
 8016220:	f002 fc08 	bl	8018a34 <RCCEx_PLL3_Config>
 8016224:	4603      	mov	r3, r0
 8016226:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 801622a:	e004      	b.n	8016236 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801622c:	2301      	movs	r3, #1
 801622e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8016232:	e000      	b.n	8016236 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8016234:	bf00      	nop
    }

    if (ret == HAL_OK)
 8016236:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801623a:	2b00      	cmp	r3, #0
 801623c:	d10a      	bne.n	8016254 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 801623e:	4ba5      	ldr	r3, [pc, #660]	@ (80164d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8016240:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016242:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8016246:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801624a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801624c:	4aa1      	ldr	r2, [pc, #644]	@ (80164d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801624e:	430b      	orrs	r3, r1
 8016250:	6513      	str	r3, [r2, #80]	@ 0x50
 8016252:	e003      	b.n	801625c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8016254:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016258:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 801625c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016264:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8016268:	f04f 0900 	mov.w	r9, #0
 801626c:	ea58 0309 	orrs.w	r3, r8, r9
 8016270:	d047      	beq.n	8016302 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8016272:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016276:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016278:	2b04      	cmp	r3, #4
 801627a:	d82a      	bhi.n	80162d2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 801627c:	a201      	add	r2, pc, #4	@ (adr r2, 8016284 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 801627e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016282:	bf00      	nop
 8016284:	08016299 	.word	0x08016299
 8016288:	080162a7 	.word	0x080162a7
 801628c:	080162bd 	.word	0x080162bd
 8016290:	080162db 	.word	0x080162db
 8016294:	080162db 	.word	0x080162db
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8016298:	4b8e      	ldr	r3, [pc, #568]	@ (80164d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801629a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801629c:	4a8d      	ldr	r2, [pc, #564]	@ (80164d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801629e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80162a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80162a4:	e01a      	b.n	80162dc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80162a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80162aa:	3308      	adds	r3, #8
 80162ac:	2100      	movs	r1, #0
 80162ae:	4618      	mov	r0, r3
 80162b0:	f002 fb0e 	bl	80188d0 <RCCEx_PLL2_Config>
 80162b4:	4603      	mov	r3, r0
 80162b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80162ba:	e00f      	b.n	80162dc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80162bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80162c0:	3328      	adds	r3, #40	@ 0x28
 80162c2:	2100      	movs	r1, #0
 80162c4:	4618      	mov	r0, r3
 80162c6:	f002 fbb5 	bl	8018a34 <RCCEx_PLL3_Config>
 80162ca:	4603      	mov	r3, r0
 80162cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80162d0:	e004      	b.n	80162dc <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80162d2:	2301      	movs	r3, #1
 80162d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80162d8:	e000      	b.n	80162dc <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80162da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80162dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80162e0:	2b00      	cmp	r3, #0
 80162e2:	d10a      	bne.n	80162fa <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80162e4:	4b7b      	ldr	r3, [pc, #492]	@ (80164d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80162e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80162e8:	f023 0107 	bic.w	r1, r3, #7
 80162ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80162f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80162f2:	4a78      	ldr	r2, [pc, #480]	@ (80164d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80162f4:	430b      	orrs	r3, r1
 80162f6:	6513      	str	r3, [r2, #80]	@ 0x50
 80162f8:	e003      	b.n	8016302 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80162fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80162fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8016302:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016306:	e9d3 2300 	ldrd	r2, r3, [r3]
 801630a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 801630e:	f04f 0b00 	mov.w	fp, #0
 8016312:	ea5a 030b 	orrs.w	r3, sl, fp
 8016316:	d04c      	beq.n	80163b2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8016318:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801631c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801631e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8016322:	d030      	beq.n	8016386 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8016324:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8016328:	d829      	bhi.n	801637e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 801632a:	2bc0      	cmp	r3, #192	@ 0xc0
 801632c:	d02d      	beq.n	801638a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 801632e:	2bc0      	cmp	r3, #192	@ 0xc0
 8016330:	d825      	bhi.n	801637e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8016332:	2b80      	cmp	r3, #128	@ 0x80
 8016334:	d018      	beq.n	8016368 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8016336:	2b80      	cmp	r3, #128	@ 0x80
 8016338:	d821      	bhi.n	801637e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 801633a:	2b00      	cmp	r3, #0
 801633c:	d002      	beq.n	8016344 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 801633e:	2b40      	cmp	r3, #64	@ 0x40
 8016340:	d007      	beq.n	8016352 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8016342:	e01c      	b.n	801637e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8016344:	4b63      	ldr	r3, [pc, #396]	@ (80164d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8016346:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016348:	4a62      	ldr	r2, [pc, #392]	@ (80164d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801634a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801634e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8016350:	e01c      	b.n	801638c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8016352:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016356:	3308      	adds	r3, #8
 8016358:	2100      	movs	r1, #0
 801635a:	4618      	mov	r0, r3
 801635c:	f002 fab8 	bl	80188d0 <RCCEx_PLL2_Config>
 8016360:	4603      	mov	r3, r0
 8016362:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8016366:	e011      	b.n	801638c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8016368:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801636c:	3328      	adds	r3, #40	@ 0x28
 801636e:	2100      	movs	r1, #0
 8016370:	4618      	mov	r0, r3
 8016372:	f002 fb5f 	bl	8018a34 <RCCEx_PLL3_Config>
 8016376:	4603      	mov	r3, r0
 8016378:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 801637c:	e006      	b.n	801638c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801637e:	2301      	movs	r3, #1
 8016380:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8016384:	e002      	b.n	801638c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8016386:	bf00      	nop
 8016388:	e000      	b.n	801638c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 801638a:	bf00      	nop
    }

    if (ret == HAL_OK)
 801638c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016390:	2b00      	cmp	r3, #0
 8016392:	d10a      	bne.n	80163aa <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8016394:	4b4f      	ldr	r3, [pc, #316]	@ (80164d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8016396:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016398:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 801639c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80163a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80163a2:	4a4c      	ldr	r2, [pc, #304]	@ (80164d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80163a4:	430b      	orrs	r3, r1
 80163a6:	6513      	str	r3, [r2, #80]	@ 0x50
 80163a8:	e003      	b.n	80163b2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80163aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80163ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80163b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80163b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80163ba:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80163be:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80163c2:	2300      	movs	r3, #0
 80163c4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80163c8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80163cc:	460b      	mov	r3, r1
 80163ce:	4313      	orrs	r3, r2
 80163d0:	d053      	beq.n	801647a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80163d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80163d6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80163da:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80163de:	d035      	beq.n	801644c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80163e0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80163e4:	d82e      	bhi.n	8016444 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80163e6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80163ea:	d031      	beq.n	8016450 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80163ec:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80163f0:	d828      	bhi.n	8016444 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80163f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80163f6:	d01a      	beq.n	801642e <HAL_RCCEx_PeriphCLKConfig+0x292>
 80163f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80163fc:	d822      	bhi.n	8016444 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80163fe:	2b00      	cmp	r3, #0
 8016400:	d003      	beq.n	801640a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8016402:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8016406:	d007      	beq.n	8016418 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8016408:	e01c      	b.n	8016444 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801640a:	4b32      	ldr	r3, [pc, #200]	@ (80164d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801640c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801640e:	4a31      	ldr	r2, [pc, #196]	@ (80164d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8016410:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8016414:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8016416:	e01c      	b.n	8016452 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8016418:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801641c:	3308      	adds	r3, #8
 801641e:	2100      	movs	r1, #0
 8016420:	4618      	mov	r0, r3
 8016422:	f002 fa55 	bl	80188d0 <RCCEx_PLL2_Config>
 8016426:	4603      	mov	r3, r0
 8016428:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 801642c:	e011      	b.n	8016452 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 801642e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016432:	3328      	adds	r3, #40	@ 0x28
 8016434:	2100      	movs	r1, #0
 8016436:	4618      	mov	r0, r3
 8016438:	f002 fafc 	bl	8018a34 <RCCEx_PLL3_Config>
 801643c:	4603      	mov	r3, r0
 801643e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8016442:	e006      	b.n	8016452 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8016444:	2301      	movs	r3, #1
 8016446:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801644a:	e002      	b.n	8016452 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 801644c:	bf00      	nop
 801644e:	e000      	b.n	8016452 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8016450:	bf00      	nop
    }

    if (ret == HAL_OK)
 8016452:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016456:	2b00      	cmp	r3, #0
 8016458:	d10b      	bne.n	8016472 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 801645a:	4b1e      	ldr	r3, [pc, #120]	@ (80164d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801645c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801645e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8016462:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016466:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 801646a:	4a1a      	ldr	r2, [pc, #104]	@ (80164d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801646c:	430b      	orrs	r3, r1
 801646e:	6593      	str	r3, [r2, #88]	@ 0x58
 8016470:	e003      	b.n	801647a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8016472:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016476:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 801647a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801647e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016482:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8016486:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 801648a:	2300      	movs	r3, #0
 801648c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8016490:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8016494:	460b      	mov	r3, r1
 8016496:	4313      	orrs	r3, r2
 8016498:	d056      	beq.n	8016548 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 801649a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801649e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80164a2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80164a6:	d038      	beq.n	801651a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80164a8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80164ac:	d831      	bhi.n	8016512 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80164ae:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80164b2:	d034      	beq.n	801651e <HAL_RCCEx_PeriphCLKConfig+0x382>
 80164b4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80164b8:	d82b      	bhi.n	8016512 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80164ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80164be:	d01d      	beq.n	80164fc <HAL_RCCEx_PeriphCLKConfig+0x360>
 80164c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80164c4:	d825      	bhi.n	8016512 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80164c6:	2b00      	cmp	r3, #0
 80164c8:	d006      	beq.n	80164d8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80164ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80164ce:	d00a      	beq.n	80164e6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80164d0:	e01f      	b.n	8016512 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80164d2:	bf00      	nop
 80164d4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80164d8:	4ba2      	ldr	r3, [pc, #648]	@ (8016764 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80164da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80164dc:	4aa1      	ldr	r2, [pc, #644]	@ (8016764 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80164de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80164e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80164e4:	e01c      	b.n	8016520 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80164e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80164ea:	3308      	adds	r3, #8
 80164ec:	2100      	movs	r1, #0
 80164ee:	4618      	mov	r0, r3
 80164f0:	f002 f9ee 	bl	80188d0 <RCCEx_PLL2_Config>
 80164f4:	4603      	mov	r3, r0
 80164f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80164fa:	e011      	b.n	8016520 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80164fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016500:	3328      	adds	r3, #40	@ 0x28
 8016502:	2100      	movs	r1, #0
 8016504:	4618      	mov	r0, r3
 8016506:	f002 fa95 	bl	8018a34 <RCCEx_PLL3_Config>
 801650a:	4603      	mov	r3, r0
 801650c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8016510:	e006      	b.n	8016520 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8016512:	2301      	movs	r3, #1
 8016514:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8016518:	e002      	b.n	8016520 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 801651a:	bf00      	nop
 801651c:	e000      	b.n	8016520 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 801651e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8016520:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016524:	2b00      	cmp	r3, #0
 8016526:	d10b      	bne.n	8016540 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8016528:	4b8e      	ldr	r3, [pc, #568]	@ (8016764 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801652a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801652c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8016530:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016534:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8016538:	4a8a      	ldr	r2, [pc, #552]	@ (8016764 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801653a:	430b      	orrs	r3, r1
 801653c:	6593      	str	r3, [r2, #88]	@ 0x58
 801653e:	e003      	b.n	8016548 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8016540:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016544:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8016548:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801654c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016550:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8016554:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8016558:	2300      	movs	r3, #0
 801655a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 801655e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8016562:	460b      	mov	r3, r1
 8016564:	4313      	orrs	r3, r2
 8016566:	d03a      	beq.n	80165de <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8016568:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801656c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801656e:	2b30      	cmp	r3, #48	@ 0x30
 8016570:	d01f      	beq.n	80165b2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8016572:	2b30      	cmp	r3, #48	@ 0x30
 8016574:	d819      	bhi.n	80165aa <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8016576:	2b20      	cmp	r3, #32
 8016578:	d00c      	beq.n	8016594 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 801657a:	2b20      	cmp	r3, #32
 801657c:	d815      	bhi.n	80165aa <HAL_RCCEx_PeriphCLKConfig+0x40e>
 801657e:	2b00      	cmp	r3, #0
 8016580:	d019      	beq.n	80165b6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8016582:	2b10      	cmp	r3, #16
 8016584:	d111      	bne.n	80165aa <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8016586:	4b77      	ldr	r3, [pc, #476]	@ (8016764 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8016588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801658a:	4a76      	ldr	r2, [pc, #472]	@ (8016764 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801658c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8016590:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8016592:	e011      	b.n	80165b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8016594:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016598:	3308      	adds	r3, #8
 801659a:	2102      	movs	r1, #2
 801659c:	4618      	mov	r0, r3
 801659e:	f002 f997 	bl	80188d0 <RCCEx_PLL2_Config>
 80165a2:	4603      	mov	r3, r0
 80165a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80165a8:	e006      	b.n	80165b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80165aa:	2301      	movs	r3, #1
 80165ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80165b0:	e002      	b.n	80165b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80165b2:	bf00      	nop
 80165b4:	e000      	b.n	80165b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80165b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80165b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80165bc:	2b00      	cmp	r3, #0
 80165be:	d10a      	bne.n	80165d6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80165c0:	4b68      	ldr	r3, [pc, #416]	@ (8016764 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80165c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80165c4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80165c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80165cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80165ce:	4a65      	ldr	r2, [pc, #404]	@ (8016764 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80165d0:	430b      	orrs	r3, r1
 80165d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80165d4:	e003      	b.n	80165de <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80165d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80165da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80165de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80165e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165e6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80165ea:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80165ee:	2300      	movs	r3, #0
 80165f0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80165f4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80165f8:	460b      	mov	r3, r1
 80165fa:	4313      	orrs	r3, r2
 80165fc:	d051      	beq.n	80166a2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80165fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016602:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8016604:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8016608:	d035      	beq.n	8016676 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 801660a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801660e:	d82e      	bhi.n	801666e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8016610:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8016614:	d031      	beq.n	801667a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8016616:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 801661a:	d828      	bhi.n	801666e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 801661c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8016620:	d01a      	beq.n	8016658 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8016622:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8016626:	d822      	bhi.n	801666e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8016628:	2b00      	cmp	r3, #0
 801662a:	d003      	beq.n	8016634 <HAL_RCCEx_PeriphCLKConfig+0x498>
 801662c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8016630:	d007      	beq.n	8016642 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8016632:	e01c      	b.n	801666e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8016634:	4b4b      	ldr	r3, [pc, #300]	@ (8016764 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8016636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016638:	4a4a      	ldr	r2, [pc, #296]	@ (8016764 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801663a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801663e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8016640:	e01c      	b.n	801667c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8016642:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016646:	3308      	adds	r3, #8
 8016648:	2100      	movs	r1, #0
 801664a:	4618      	mov	r0, r3
 801664c:	f002 f940 	bl	80188d0 <RCCEx_PLL2_Config>
 8016650:	4603      	mov	r3, r0
 8016652:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8016656:	e011      	b.n	801667c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8016658:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801665c:	3328      	adds	r3, #40	@ 0x28
 801665e:	2100      	movs	r1, #0
 8016660:	4618      	mov	r0, r3
 8016662:	f002 f9e7 	bl	8018a34 <RCCEx_PLL3_Config>
 8016666:	4603      	mov	r3, r0
 8016668:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 801666c:	e006      	b.n	801667c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801666e:	2301      	movs	r3, #1
 8016670:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8016674:	e002      	b.n	801667c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8016676:	bf00      	nop
 8016678:	e000      	b.n	801667c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 801667a:	bf00      	nop
    }

    if (ret == HAL_OK)
 801667c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016680:	2b00      	cmp	r3, #0
 8016682:	d10a      	bne.n	801669a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8016684:	4b37      	ldr	r3, [pc, #220]	@ (8016764 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8016686:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016688:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 801668c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016690:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8016692:	4a34      	ldr	r2, [pc, #208]	@ (8016764 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8016694:	430b      	orrs	r3, r1
 8016696:	6513      	str	r3, [r2, #80]	@ 0x50
 8016698:	e003      	b.n	80166a2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801669a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801669e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80166a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80166a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80166aa:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80166ae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80166b2:	2300      	movs	r3, #0
 80166b4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80166b8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80166bc:	460b      	mov	r3, r1
 80166be:	4313      	orrs	r3, r2
 80166c0:	d056      	beq.n	8016770 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80166c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80166c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80166c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80166cc:	d033      	beq.n	8016736 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80166ce:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80166d2:	d82c      	bhi.n	801672e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80166d4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80166d8:	d02f      	beq.n	801673a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80166da:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80166de:	d826      	bhi.n	801672e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80166e0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80166e4:	d02b      	beq.n	801673e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80166e6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80166ea:	d820      	bhi.n	801672e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80166ec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80166f0:	d012      	beq.n	8016718 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80166f2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80166f6:	d81a      	bhi.n	801672e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80166f8:	2b00      	cmp	r3, #0
 80166fa:	d022      	beq.n	8016742 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80166fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016700:	d115      	bne.n	801672e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8016702:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016706:	3308      	adds	r3, #8
 8016708:	2101      	movs	r1, #1
 801670a:	4618      	mov	r0, r3
 801670c:	f002 f8e0 	bl	80188d0 <RCCEx_PLL2_Config>
 8016710:	4603      	mov	r3, r0
 8016712:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8016716:	e015      	b.n	8016744 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8016718:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801671c:	3328      	adds	r3, #40	@ 0x28
 801671e:	2101      	movs	r1, #1
 8016720:	4618      	mov	r0, r3
 8016722:	f002 f987 	bl	8018a34 <RCCEx_PLL3_Config>
 8016726:	4603      	mov	r3, r0
 8016728:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 801672c:	e00a      	b.n	8016744 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801672e:	2301      	movs	r3, #1
 8016730:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8016734:	e006      	b.n	8016744 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8016736:	bf00      	nop
 8016738:	e004      	b.n	8016744 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 801673a:	bf00      	nop
 801673c:	e002      	b.n	8016744 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 801673e:	bf00      	nop
 8016740:	e000      	b.n	8016744 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8016742:	bf00      	nop
    }

    if (ret == HAL_OK)
 8016744:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016748:	2b00      	cmp	r3, #0
 801674a:	d10d      	bne.n	8016768 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 801674c:	4b05      	ldr	r3, [pc, #20]	@ (8016764 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801674e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016750:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8016754:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016758:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801675a:	4a02      	ldr	r2, [pc, #8]	@ (8016764 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801675c:	430b      	orrs	r3, r1
 801675e:	6513      	str	r3, [r2, #80]	@ 0x50
 8016760:	e006      	b.n	8016770 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8016762:	bf00      	nop
 8016764:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8016768:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801676c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8016770:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016778:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 801677c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8016780:	2300      	movs	r3, #0
 8016782:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8016786:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 801678a:	460b      	mov	r3, r1
 801678c:	4313      	orrs	r3, r2
 801678e:	d055      	beq.n	801683c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8016790:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016794:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8016798:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801679c:	d033      	beq.n	8016806 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 801679e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80167a2:	d82c      	bhi.n	80167fe <HAL_RCCEx_PeriphCLKConfig+0x662>
 80167a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80167a8:	d02f      	beq.n	801680a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80167aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80167ae:	d826      	bhi.n	80167fe <HAL_RCCEx_PeriphCLKConfig+0x662>
 80167b0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80167b4:	d02b      	beq.n	801680e <HAL_RCCEx_PeriphCLKConfig+0x672>
 80167b6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80167ba:	d820      	bhi.n	80167fe <HAL_RCCEx_PeriphCLKConfig+0x662>
 80167bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80167c0:	d012      	beq.n	80167e8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80167c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80167c6:	d81a      	bhi.n	80167fe <HAL_RCCEx_PeriphCLKConfig+0x662>
 80167c8:	2b00      	cmp	r3, #0
 80167ca:	d022      	beq.n	8016812 <HAL_RCCEx_PeriphCLKConfig+0x676>
 80167cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80167d0:	d115      	bne.n	80167fe <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80167d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80167d6:	3308      	adds	r3, #8
 80167d8:	2101      	movs	r1, #1
 80167da:	4618      	mov	r0, r3
 80167dc:	f002 f878 	bl	80188d0 <RCCEx_PLL2_Config>
 80167e0:	4603      	mov	r3, r0
 80167e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80167e6:	e015      	b.n	8016814 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80167e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80167ec:	3328      	adds	r3, #40	@ 0x28
 80167ee:	2101      	movs	r1, #1
 80167f0:	4618      	mov	r0, r3
 80167f2:	f002 f91f 	bl	8018a34 <RCCEx_PLL3_Config>
 80167f6:	4603      	mov	r3, r0
 80167f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80167fc:	e00a      	b.n	8016814 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80167fe:	2301      	movs	r3, #1
 8016800:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8016804:	e006      	b.n	8016814 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8016806:	bf00      	nop
 8016808:	e004      	b.n	8016814 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 801680a:	bf00      	nop
 801680c:	e002      	b.n	8016814 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 801680e:	bf00      	nop
 8016810:	e000      	b.n	8016814 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8016812:	bf00      	nop
    }

    if (ret == HAL_OK)
 8016814:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016818:	2b00      	cmp	r3, #0
 801681a:	d10b      	bne.n	8016834 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 801681c:	4ba3      	ldr	r3, [pc, #652]	@ (8016aac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801681e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016820:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8016824:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016828:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 801682c:	4a9f      	ldr	r2, [pc, #636]	@ (8016aac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801682e:	430b      	orrs	r3, r1
 8016830:	6593      	str	r3, [r2, #88]	@ 0x58
 8016832:	e003      	b.n	801683c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8016834:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016838:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 801683c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016844:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8016848:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 801684c:	2300      	movs	r3, #0
 801684e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8016852:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8016856:	460b      	mov	r3, r1
 8016858:	4313      	orrs	r3, r2
 801685a:	d037      	beq.n	80168cc <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 801685c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016860:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016862:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016866:	d00e      	beq.n	8016886 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8016868:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801686c:	d816      	bhi.n	801689c <HAL_RCCEx_PeriphCLKConfig+0x700>
 801686e:	2b00      	cmp	r3, #0
 8016870:	d018      	beq.n	80168a4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8016872:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8016876:	d111      	bne.n	801689c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8016878:	4b8c      	ldr	r3, [pc, #560]	@ (8016aac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801687a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801687c:	4a8b      	ldr	r2, [pc, #556]	@ (8016aac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801687e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8016882:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8016884:	e00f      	b.n	80168a6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8016886:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801688a:	3308      	adds	r3, #8
 801688c:	2101      	movs	r1, #1
 801688e:	4618      	mov	r0, r3
 8016890:	f002 f81e 	bl	80188d0 <RCCEx_PLL2_Config>
 8016894:	4603      	mov	r3, r0
 8016896:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 801689a:	e004      	b.n	80168a6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801689c:	2301      	movs	r3, #1
 801689e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80168a2:	e000      	b.n	80168a6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80168a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80168a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80168aa:	2b00      	cmp	r3, #0
 80168ac:	d10a      	bne.n	80168c4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80168ae:	4b7f      	ldr	r3, [pc, #508]	@ (8016aac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80168b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80168b2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80168b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80168ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80168bc:	4a7b      	ldr	r2, [pc, #492]	@ (8016aac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80168be:	430b      	orrs	r3, r1
 80168c0:	6513      	str	r3, [r2, #80]	@ 0x50
 80168c2:	e003      	b.n	80168cc <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80168c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80168c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80168cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80168d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80168d4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80168d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80168dc:	2300      	movs	r3, #0
 80168de:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80168e2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80168e6:	460b      	mov	r3, r1
 80168e8:	4313      	orrs	r3, r2
 80168ea:	d039      	beq.n	8016960 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80168ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80168f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80168f2:	2b03      	cmp	r3, #3
 80168f4:	d81c      	bhi.n	8016930 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80168f6:	a201      	add	r2, pc, #4	@ (adr r2, 80168fc <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80168f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80168fc:	08016939 	.word	0x08016939
 8016900:	0801690d 	.word	0x0801690d
 8016904:	0801691b 	.word	0x0801691b
 8016908:	08016939 	.word	0x08016939
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801690c:	4b67      	ldr	r3, [pc, #412]	@ (8016aac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801690e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016910:	4a66      	ldr	r2, [pc, #408]	@ (8016aac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8016912:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8016916:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8016918:	e00f      	b.n	801693a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 801691a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801691e:	3308      	adds	r3, #8
 8016920:	2102      	movs	r1, #2
 8016922:	4618      	mov	r0, r3
 8016924:	f001 ffd4 	bl	80188d0 <RCCEx_PLL2_Config>
 8016928:	4603      	mov	r3, r0
 801692a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 801692e:	e004      	b.n	801693a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8016930:	2301      	movs	r3, #1
 8016932:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8016936:	e000      	b.n	801693a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8016938:	bf00      	nop
    }

    if (ret == HAL_OK)
 801693a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801693e:	2b00      	cmp	r3, #0
 8016940:	d10a      	bne.n	8016958 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8016942:	4b5a      	ldr	r3, [pc, #360]	@ (8016aac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8016944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8016946:	f023 0103 	bic.w	r1, r3, #3
 801694a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801694e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8016950:	4a56      	ldr	r2, [pc, #344]	@ (8016aac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8016952:	430b      	orrs	r3, r1
 8016954:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8016956:	e003      	b.n	8016960 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8016958:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801695c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8016960:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016968:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 801696c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8016970:	2300      	movs	r3, #0
 8016972:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8016976:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 801697a:	460b      	mov	r3, r1
 801697c:	4313      	orrs	r3, r2
 801697e:	f000 809f 	beq.w	8016ac0 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8016982:	4b4b      	ldr	r3, [pc, #300]	@ (8016ab0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8016984:	681b      	ldr	r3, [r3, #0]
 8016986:	4a4a      	ldr	r2, [pc, #296]	@ (8016ab0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8016988:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801698c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 801698e:	f7f6 fe77 	bl	800d680 <HAL_GetTick>
 8016992:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8016996:	e00b      	b.n	80169b0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8016998:	f7f6 fe72 	bl	800d680 <HAL_GetTick>
 801699c:	4602      	mov	r2, r0
 801699e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80169a2:	1ad3      	subs	r3, r2, r3
 80169a4:	2b64      	cmp	r3, #100	@ 0x64
 80169a6:	d903      	bls.n	80169b0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80169a8:	2303      	movs	r3, #3
 80169aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80169ae:	e005      	b.n	80169bc <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80169b0:	4b3f      	ldr	r3, [pc, #252]	@ (8016ab0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80169b2:	681b      	ldr	r3, [r3, #0]
 80169b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80169b8:	2b00      	cmp	r3, #0
 80169ba:	d0ed      	beq.n	8016998 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80169bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80169c0:	2b00      	cmp	r3, #0
 80169c2:	d179      	bne.n	8016ab8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80169c4:	4b39      	ldr	r3, [pc, #228]	@ (8016aac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80169c6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80169c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80169cc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80169d0:	4053      	eors	r3, r2
 80169d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80169d6:	2b00      	cmp	r3, #0
 80169d8:	d015      	beq.n	8016a06 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80169da:	4b34      	ldr	r3, [pc, #208]	@ (8016aac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80169dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80169de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80169e2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80169e6:	4b31      	ldr	r3, [pc, #196]	@ (8016aac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80169e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80169ea:	4a30      	ldr	r2, [pc, #192]	@ (8016aac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80169ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80169f0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80169f2:	4b2e      	ldr	r3, [pc, #184]	@ (8016aac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80169f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80169f6:	4a2d      	ldr	r2, [pc, #180]	@ (8016aac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80169f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80169fc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80169fe:	4a2b      	ldr	r2, [pc, #172]	@ (8016aac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8016a00:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8016a04:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8016a06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016a0a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8016a0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8016a12:	d118      	bne.n	8016a46 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8016a14:	f7f6 fe34 	bl	800d680 <HAL_GetTick>
 8016a18:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8016a1c:	e00d      	b.n	8016a3a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8016a1e:	f7f6 fe2f 	bl	800d680 <HAL_GetTick>
 8016a22:	4602      	mov	r2, r0
 8016a24:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8016a28:	1ad2      	subs	r2, r2, r3
 8016a2a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8016a2e:	429a      	cmp	r2, r3
 8016a30:	d903      	bls.n	8016a3a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8016a32:	2303      	movs	r3, #3
 8016a34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8016a38:	e005      	b.n	8016a46 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8016a3a:	4b1c      	ldr	r3, [pc, #112]	@ (8016aac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8016a3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016a3e:	f003 0302 	and.w	r3, r3, #2
 8016a42:	2b00      	cmp	r3, #0
 8016a44:	d0eb      	beq.n	8016a1e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8016a46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016a4a:	2b00      	cmp	r3, #0
 8016a4c:	d129      	bne.n	8016aa2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8016a4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016a52:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8016a56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8016a5a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8016a5e:	d10e      	bne.n	8016a7e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8016a60:	4b12      	ldr	r3, [pc, #72]	@ (8016aac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8016a62:	691b      	ldr	r3, [r3, #16]
 8016a64:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8016a68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016a6c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8016a70:	091a      	lsrs	r2, r3, #4
 8016a72:	4b10      	ldr	r3, [pc, #64]	@ (8016ab4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8016a74:	4013      	ands	r3, r2
 8016a76:	4a0d      	ldr	r2, [pc, #52]	@ (8016aac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8016a78:	430b      	orrs	r3, r1
 8016a7a:	6113      	str	r3, [r2, #16]
 8016a7c:	e005      	b.n	8016a8a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8016a7e:	4b0b      	ldr	r3, [pc, #44]	@ (8016aac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8016a80:	691b      	ldr	r3, [r3, #16]
 8016a82:	4a0a      	ldr	r2, [pc, #40]	@ (8016aac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8016a84:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8016a88:	6113      	str	r3, [r2, #16]
 8016a8a:	4b08      	ldr	r3, [pc, #32]	@ (8016aac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8016a8c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8016a8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016a92:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8016a96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8016a9a:	4a04      	ldr	r2, [pc, #16]	@ (8016aac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8016a9c:	430b      	orrs	r3, r1
 8016a9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8016aa0:	e00e      	b.n	8016ac0 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8016aa2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016aa6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8016aaa:	e009      	b.n	8016ac0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8016aac:	58024400 	.word	0x58024400
 8016ab0:	58024800 	.word	0x58024800
 8016ab4:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8016ab8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016abc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8016ac0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ac8:	f002 0301 	and.w	r3, r2, #1
 8016acc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8016ad0:	2300      	movs	r3, #0
 8016ad2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8016ad6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8016ada:	460b      	mov	r3, r1
 8016adc:	4313      	orrs	r3, r2
 8016ade:	f000 8089 	beq.w	8016bf4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8016ae2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016ae6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8016ae8:	2b28      	cmp	r3, #40	@ 0x28
 8016aea:	d86b      	bhi.n	8016bc4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8016aec:	a201      	add	r2, pc, #4	@ (adr r2, 8016af4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8016aee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016af2:	bf00      	nop
 8016af4:	08016bcd 	.word	0x08016bcd
 8016af8:	08016bc5 	.word	0x08016bc5
 8016afc:	08016bc5 	.word	0x08016bc5
 8016b00:	08016bc5 	.word	0x08016bc5
 8016b04:	08016bc5 	.word	0x08016bc5
 8016b08:	08016bc5 	.word	0x08016bc5
 8016b0c:	08016bc5 	.word	0x08016bc5
 8016b10:	08016bc5 	.word	0x08016bc5
 8016b14:	08016b99 	.word	0x08016b99
 8016b18:	08016bc5 	.word	0x08016bc5
 8016b1c:	08016bc5 	.word	0x08016bc5
 8016b20:	08016bc5 	.word	0x08016bc5
 8016b24:	08016bc5 	.word	0x08016bc5
 8016b28:	08016bc5 	.word	0x08016bc5
 8016b2c:	08016bc5 	.word	0x08016bc5
 8016b30:	08016bc5 	.word	0x08016bc5
 8016b34:	08016baf 	.word	0x08016baf
 8016b38:	08016bc5 	.word	0x08016bc5
 8016b3c:	08016bc5 	.word	0x08016bc5
 8016b40:	08016bc5 	.word	0x08016bc5
 8016b44:	08016bc5 	.word	0x08016bc5
 8016b48:	08016bc5 	.word	0x08016bc5
 8016b4c:	08016bc5 	.word	0x08016bc5
 8016b50:	08016bc5 	.word	0x08016bc5
 8016b54:	08016bcd 	.word	0x08016bcd
 8016b58:	08016bc5 	.word	0x08016bc5
 8016b5c:	08016bc5 	.word	0x08016bc5
 8016b60:	08016bc5 	.word	0x08016bc5
 8016b64:	08016bc5 	.word	0x08016bc5
 8016b68:	08016bc5 	.word	0x08016bc5
 8016b6c:	08016bc5 	.word	0x08016bc5
 8016b70:	08016bc5 	.word	0x08016bc5
 8016b74:	08016bcd 	.word	0x08016bcd
 8016b78:	08016bc5 	.word	0x08016bc5
 8016b7c:	08016bc5 	.word	0x08016bc5
 8016b80:	08016bc5 	.word	0x08016bc5
 8016b84:	08016bc5 	.word	0x08016bc5
 8016b88:	08016bc5 	.word	0x08016bc5
 8016b8c:	08016bc5 	.word	0x08016bc5
 8016b90:	08016bc5 	.word	0x08016bc5
 8016b94:	08016bcd 	.word	0x08016bcd
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8016b98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016b9c:	3308      	adds	r3, #8
 8016b9e:	2101      	movs	r1, #1
 8016ba0:	4618      	mov	r0, r3
 8016ba2:	f001 fe95 	bl	80188d0 <RCCEx_PLL2_Config>
 8016ba6:	4603      	mov	r3, r0
 8016ba8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8016bac:	e00f      	b.n	8016bce <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8016bae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016bb2:	3328      	adds	r3, #40	@ 0x28
 8016bb4:	2101      	movs	r1, #1
 8016bb6:	4618      	mov	r0, r3
 8016bb8:	f001 ff3c 	bl	8018a34 <RCCEx_PLL3_Config>
 8016bbc:	4603      	mov	r3, r0
 8016bbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8016bc2:	e004      	b.n	8016bce <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8016bc4:	2301      	movs	r3, #1
 8016bc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8016bca:	e000      	b.n	8016bce <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8016bcc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8016bce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016bd2:	2b00      	cmp	r3, #0
 8016bd4:	d10a      	bne.n	8016bec <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8016bd6:	4bbf      	ldr	r3, [pc, #764]	@ (8016ed4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8016bd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8016bda:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8016bde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016be2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8016be4:	4abb      	ldr	r2, [pc, #748]	@ (8016ed4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8016be6:	430b      	orrs	r3, r1
 8016be8:	6553      	str	r3, [r2, #84]	@ 0x54
 8016bea:	e003      	b.n	8016bf4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8016bec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016bf0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8016bf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016bfc:	f002 0302 	and.w	r3, r2, #2
 8016c00:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8016c04:	2300      	movs	r3, #0
 8016c06:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8016c0a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8016c0e:	460b      	mov	r3, r1
 8016c10:	4313      	orrs	r3, r2
 8016c12:	d041      	beq.n	8016c98 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8016c14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016c18:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016c1a:	2b05      	cmp	r3, #5
 8016c1c:	d824      	bhi.n	8016c68 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8016c1e:	a201      	add	r2, pc, #4	@ (adr r2, 8016c24 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8016c20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016c24:	08016c71 	.word	0x08016c71
 8016c28:	08016c3d 	.word	0x08016c3d
 8016c2c:	08016c53 	.word	0x08016c53
 8016c30:	08016c71 	.word	0x08016c71
 8016c34:	08016c71 	.word	0x08016c71
 8016c38:	08016c71 	.word	0x08016c71
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8016c3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016c40:	3308      	adds	r3, #8
 8016c42:	2101      	movs	r1, #1
 8016c44:	4618      	mov	r0, r3
 8016c46:	f001 fe43 	bl	80188d0 <RCCEx_PLL2_Config>
 8016c4a:	4603      	mov	r3, r0
 8016c4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8016c50:	e00f      	b.n	8016c72 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8016c52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016c56:	3328      	adds	r3, #40	@ 0x28
 8016c58:	2101      	movs	r1, #1
 8016c5a:	4618      	mov	r0, r3
 8016c5c:	f001 feea 	bl	8018a34 <RCCEx_PLL3_Config>
 8016c60:	4603      	mov	r3, r0
 8016c62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8016c66:	e004      	b.n	8016c72 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8016c68:	2301      	movs	r3, #1
 8016c6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8016c6e:	e000      	b.n	8016c72 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8016c70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8016c72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016c76:	2b00      	cmp	r3, #0
 8016c78:	d10a      	bne.n	8016c90 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8016c7a:	4b96      	ldr	r3, [pc, #600]	@ (8016ed4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8016c7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8016c7e:	f023 0107 	bic.w	r1, r3, #7
 8016c82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016c86:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016c88:	4a92      	ldr	r2, [pc, #584]	@ (8016ed4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8016c8a:	430b      	orrs	r3, r1
 8016c8c:	6553      	str	r3, [r2, #84]	@ 0x54
 8016c8e:	e003      	b.n	8016c98 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8016c90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016c94:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8016c98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ca0:	f002 0304 	and.w	r3, r2, #4
 8016ca4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8016ca8:	2300      	movs	r3, #0
 8016caa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8016cae:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8016cb2:	460b      	mov	r3, r1
 8016cb4:	4313      	orrs	r3, r2
 8016cb6:	d044      	beq.n	8016d42 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8016cb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016cbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8016cc0:	2b05      	cmp	r3, #5
 8016cc2:	d825      	bhi.n	8016d10 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8016cc4:	a201      	add	r2, pc, #4	@ (adr r2, 8016ccc <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8016cc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016cca:	bf00      	nop
 8016ccc:	08016d19 	.word	0x08016d19
 8016cd0:	08016ce5 	.word	0x08016ce5
 8016cd4:	08016cfb 	.word	0x08016cfb
 8016cd8:	08016d19 	.word	0x08016d19
 8016cdc:	08016d19 	.word	0x08016d19
 8016ce0:	08016d19 	.word	0x08016d19
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8016ce4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016ce8:	3308      	adds	r3, #8
 8016cea:	2101      	movs	r1, #1
 8016cec:	4618      	mov	r0, r3
 8016cee:	f001 fdef 	bl	80188d0 <RCCEx_PLL2_Config>
 8016cf2:	4603      	mov	r3, r0
 8016cf4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8016cf8:	e00f      	b.n	8016d1a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8016cfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016cfe:	3328      	adds	r3, #40	@ 0x28
 8016d00:	2101      	movs	r1, #1
 8016d02:	4618      	mov	r0, r3
 8016d04:	f001 fe96 	bl	8018a34 <RCCEx_PLL3_Config>
 8016d08:	4603      	mov	r3, r0
 8016d0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8016d0e:	e004      	b.n	8016d1a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8016d10:	2301      	movs	r3, #1
 8016d12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8016d16:	e000      	b.n	8016d1a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8016d18:	bf00      	nop
    }

    if (ret == HAL_OK)
 8016d1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016d1e:	2b00      	cmp	r3, #0
 8016d20:	d10b      	bne.n	8016d3a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8016d22:	4b6c      	ldr	r3, [pc, #432]	@ (8016ed4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8016d24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016d26:	f023 0107 	bic.w	r1, r3, #7
 8016d2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016d2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8016d32:	4a68      	ldr	r2, [pc, #416]	@ (8016ed4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8016d34:	430b      	orrs	r3, r1
 8016d36:	6593      	str	r3, [r2, #88]	@ 0x58
 8016d38:	e003      	b.n	8016d42 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8016d3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016d3e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8016d42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016d4a:	f002 0320 	and.w	r3, r2, #32
 8016d4e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8016d52:	2300      	movs	r3, #0
 8016d54:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8016d58:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8016d5c:	460b      	mov	r3, r1
 8016d5e:	4313      	orrs	r3, r2
 8016d60:	d055      	beq.n	8016e0e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8016d62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016d66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8016d6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8016d6e:	d033      	beq.n	8016dd8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8016d70:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8016d74:	d82c      	bhi.n	8016dd0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8016d76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8016d7a:	d02f      	beq.n	8016ddc <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8016d7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8016d80:	d826      	bhi.n	8016dd0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8016d82:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8016d86:	d02b      	beq.n	8016de0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8016d88:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8016d8c:	d820      	bhi.n	8016dd0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8016d8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016d92:	d012      	beq.n	8016dba <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8016d94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016d98:	d81a      	bhi.n	8016dd0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8016d9a:	2b00      	cmp	r3, #0
 8016d9c:	d022      	beq.n	8016de4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8016d9e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8016da2:	d115      	bne.n	8016dd0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8016da4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016da8:	3308      	adds	r3, #8
 8016daa:	2100      	movs	r1, #0
 8016dac:	4618      	mov	r0, r3
 8016dae:	f001 fd8f 	bl	80188d0 <RCCEx_PLL2_Config>
 8016db2:	4603      	mov	r3, r0
 8016db4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8016db8:	e015      	b.n	8016de6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8016dba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016dbe:	3328      	adds	r3, #40	@ 0x28
 8016dc0:	2102      	movs	r1, #2
 8016dc2:	4618      	mov	r0, r3
 8016dc4:	f001 fe36 	bl	8018a34 <RCCEx_PLL3_Config>
 8016dc8:	4603      	mov	r3, r0
 8016dca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8016dce:	e00a      	b.n	8016de6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8016dd0:	2301      	movs	r3, #1
 8016dd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8016dd6:	e006      	b.n	8016de6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8016dd8:	bf00      	nop
 8016dda:	e004      	b.n	8016de6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8016ddc:	bf00      	nop
 8016dde:	e002      	b.n	8016de6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8016de0:	bf00      	nop
 8016de2:	e000      	b.n	8016de6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8016de4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8016de6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016dea:	2b00      	cmp	r3, #0
 8016dec:	d10b      	bne.n	8016e06 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8016dee:	4b39      	ldr	r3, [pc, #228]	@ (8016ed4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8016df0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8016df2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8016df6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016dfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8016dfe:	4a35      	ldr	r2, [pc, #212]	@ (8016ed4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8016e00:	430b      	orrs	r3, r1
 8016e02:	6553      	str	r3, [r2, #84]	@ 0x54
 8016e04:	e003      	b.n	8016e0e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8016e06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016e0a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8016e0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016e16:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8016e1a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8016e1e:	2300      	movs	r3, #0
 8016e20:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8016e24:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8016e28:	460b      	mov	r3, r1
 8016e2a:	4313      	orrs	r3, r2
 8016e2c:	d058      	beq.n	8016ee0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8016e2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016e32:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8016e36:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8016e3a:	d033      	beq.n	8016ea4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8016e3c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8016e40:	d82c      	bhi.n	8016e9c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8016e42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8016e46:	d02f      	beq.n	8016ea8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8016e48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8016e4c:	d826      	bhi.n	8016e9c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8016e4e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8016e52:	d02b      	beq.n	8016eac <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8016e54:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8016e58:	d820      	bhi.n	8016e9c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8016e5a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8016e5e:	d012      	beq.n	8016e86 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8016e60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8016e64:	d81a      	bhi.n	8016e9c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8016e66:	2b00      	cmp	r3, #0
 8016e68:	d022      	beq.n	8016eb0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8016e6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8016e6e:	d115      	bne.n	8016e9c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8016e70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016e74:	3308      	adds	r3, #8
 8016e76:	2100      	movs	r1, #0
 8016e78:	4618      	mov	r0, r3
 8016e7a:	f001 fd29 	bl	80188d0 <RCCEx_PLL2_Config>
 8016e7e:	4603      	mov	r3, r0
 8016e80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8016e84:	e015      	b.n	8016eb2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8016e86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016e8a:	3328      	adds	r3, #40	@ 0x28
 8016e8c:	2102      	movs	r1, #2
 8016e8e:	4618      	mov	r0, r3
 8016e90:	f001 fdd0 	bl	8018a34 <RCCEx_PLL3_Config>
 8016e94:	4603      	mov	r3, r0
 8016e96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8016e9a:	e00a      	b.n	8016eb2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8016e9c:	2301      	movs	r3, #1
 8016e9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8016ea2:	e006      	b.n	8016eb2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8016ea4:	bf00      	nop
 8016ea6:	e004      	b.n	8016eb2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8016ea8:	bf00      	nop
 8016eaa:	e002      	b.n	8016eb2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8016eac:	bf00      	nop
 8016eae:	e000      	b.n	8016eb2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8016eb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8016eb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016eb6:	2b00      	cmp	r3, #0
 8016eb8:	d10e      	bne.n	8016ed8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8016eba:	4b06      	ldr	r3, [pc, #24]	@ (8016ed4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8016ebc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016ebe:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8016ec2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016ec6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8016eca:	4a02      	ldr	r2, [pc, #8]	@ (8016ed4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8016ecc:	430b      	orrs	r3, r1
 8016ece:	6593      	str	r3, [r2, #88]	@ 0x58
 8016ed0:	e006      	b.n	8016ee0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8016ed2:	bf00      	nop
 8016ed4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8016ed8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016edc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8016ee0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ee8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8016eec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8016ef0:	2300      	movs	r3, #0
 8016ef2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8016ef6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8016efa:	460b      	mov	r3, r1
 8016efc:	4313      	orrs	r3, r2
 8016efe:	d055      	beq.n	8016fac <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8016f00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016f04:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8016f08:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8016f0c:	d033      	beq.n	8016f76 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8016f0e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8016f12:	d82c      	bhi.n	8016f6e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8016f14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8016f18:	d02f      	beq.n	8016f7a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8016f1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8016f1e:	d826      	bhi.n	8016f6e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8016f20:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8016f24:	d02b      	beq.n	8016f7e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8016f26:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8016f2a:	d820      	bhi.n	8016f6e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8016f2c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8016f30:	d012      	beq.n	8016f58 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8016f32:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8016f36:	d81a      	bhi.n	8016f6e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8016f38:	2b00      	cmp	r3, #0
 8016f3a:	d022      	beq.n	8016f82 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8016f3c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8016f40:	d115      	bne.n	8016f6e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8016f42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016f46:	3308      	adds	r3, #8
 8016f48:	2100      	movs	r1, #0
 8016f4a:	4618      	mov	r0, r3
 8016f4c:	f001 fcc0 	bl	80188d0 <RCCEx_PLL2_Config>
 8016f50:	4603      	mov	r3, r0
 8016f52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8016f56:	e015      	b.n	8016f84 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8016f58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016f5c:	3328      	adds	r3, #40	@ 0x28
 8016f5e:	2102      	movs	r1, #2
 8016f60:	4618      	mov	r0, r3
 8016f62:	f001 fd67 	bl	8018a34 <RCCEx_PLL3_Config>
 8016f66:	4603      	mov	r3, r0
 8016f68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8016f6c:	e00a      	b.n	8016f84 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8016f6e:	2301      	movs	r3, #1
 8016f70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8016f74:	e006      	b.n	8016f84 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8016f76:	bf00      	nop
 8016f78:	e004      	b.n	8016f84 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8016f7a:	bf00      	nop
 8016f7c:	e002      	b.n	8016f84 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8016f7e:	bf00      	nop
 8016f80:	e000      	b.n	8016f84 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8016f82:	bf00      	nop
    }

    if (ret == HAL_OK)
 8016f84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016f88:	2b00      	cmp	r3, #0
 8016f8a:	d10b      	bne.n	8016fa4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8016f8c:	4ba1      	ldr	r3, [pc, #644]	@ (8017214 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8016f8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016f90:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8016f94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016f98:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8016f9c:	4a9d      	ldr	r2, [pc, #628]	@ (8017214 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8016f9e:	430b      	orrs	r3, r1
 8016fa0:	6593      	str	r3, [r2, #88]	@ 0x58
 8016fa2:	e003      	b.n	8016fac <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8016fa4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016fa8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8016fac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016fb4:	f002 0308 	and.w	r3, r2, #8
 8016fb8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8016fbc:	2300      	movs	r3, #0
 8016fbe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8016fc2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8016fc6:	460b      	mov	r3, r1
 8016fc8:	4313      	orrs	r3, r2
 8016fca:	d01e      	beq.n	801700a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8016fcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016fd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8016fd4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8016fd8:	d10c      	bne.n	8016ff4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8016fda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016fde:	3328      	adds	r3, #40	@ 0x28
 8016fe0:	2102      	movs	r1, #2
 8016fe2:	4618      	mov	r0, r3
 8016fe4:	f001 fd26 	bl	8018a34 <RCCEx_PLL3_Config>
 8016fe8:	4603      	mov	r3, r0
 8016fea:	2b00      	cmp	r3, #0
 8016fec:	d002      	beq.n	8016ff4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8016fee:	2301      	movs	r3, #1
 8016ff0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8016ff4:	4b87      	ldr	r3, [pc, #540]	@ (8017214 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8016ff6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8016ff8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8016ffc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017000:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8017004:	4a83      	ldr	r2, [pc, #524]	@ (8017214 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8017006:	430b      	orrs	r3, r1
 8017008:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 801700a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801700e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017012:	f002 0310 	and.w	r3, r2, #16
 8017016:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801701a:	2300      	movs	r3, #0
 801701c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8017020:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8017024:	460b      	mov	r3, r1
 8017026:	4313      	orrs	r3, r2
 8017028:	d01e      	beq.n	8017068 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 801702a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801702e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8017032:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8017036:	d10c      	bne.n	8017052 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8017038:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801703c:	3328      	adds	r3, #40	@ 0x28
 801703e:	2102      	movs	r1, #2
 8017040:	4618      	mov	r0, r3
 8017042:	f001 fcf7 	bl	8018a34 <RCCEx_PLL3_Config>
 8017046:	4603      	mov	r3, r0
 8017048:	2b00      	cmp	r3, #0
 801704a:	d002      	beq.n	8017052 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 801704c:	2301      	movs	r3, #1
 801704e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8017052:	4b70      	ldr	r3, [pc, #448]	@ (8017214 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8017054:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017056:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 801705a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801705e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8017062:	4a6c      	ldr	r2, [pc, #432]	@ (8017214 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8017064:	430b      	orrs	r3, r1
 8017066:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8017068:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801706c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017070:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8017074:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8017078:	2300      	movs	r3, #0
 801707a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801707e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8017082:	460b      	mov	r3, r1
 8017084:	4313      	orrs	r3, r2
 8017086:	d03e      	beq.n	8017106 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8017088:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801708c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8017090:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8017094:	d022      	beq.n	80170dc <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8017096:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801709a:	d81b      	bhi.n	80170d4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 801709c:	2b00      	cmp	r3, #0
 801709e:	d003      	beq.n	80170a8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80170a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80170a4:	d00b      	beq.n	80170be <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80170a6:	e015      	b.n	80170d4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80170a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80170ac:	3308      	adds	r3, #8
 80170ae:	2100      	movs	r1, #0
 80170b0:	4618      	mov	r0, r3
 80170b2:	f001 fc0d 	bl	80188d0 <RCCEx_PLL2_Config>
 80170b6:	4603      	mov	r3, r0
 80170b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80170bc:	e00f      	b.n	80170de <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80170be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80170c2:	3328      	adds	r3, #40	@ 0x28
 80170c4:	2102      	movs	r1, #2
 80170c6:	4618      	mov	r0, r3
 80170c8:	f001 fcb4 	bl	8018a34 <RCCEx_PLL3_Config>
 80170cc:	4603      	mov	r3, r0
 80170ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80170d2:	e004      	b.n	80170de <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80170d4:	2301      	movs	r3, #1
 80170d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80170da:	e000      	b.n	80170de <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80170dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80170de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80170e2:	2b00      	cmp	r3, #0
 80170e4:	d10b      	bne.n	80170fe <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80170e6:	4b4b      	ldr	r3, [pc, #300]	@ (8017214 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80170e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80170ea:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80170ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80170f2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80170f6:	4a47      	ldr	r2, [pc, #284]	@ (8017214 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80170f8:	430b      	orrs	r3, r1
 80170fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80170fc:	e003      	b.n	8017106 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80170fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017102:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8017106:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801710a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801710e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8017112:	67bb      	str	r3, [r7, #120]	@ 0x78
 8017114:	2300      	movs	r3, #0
 8017116:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8017118:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 801711c:	460b      	mov	r3, r1
 801711e:	4313      	orrs	r3, r2
 8017120:	d03b      	beq.n	801719a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8017122:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017126:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801712a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 801712e:	d01f      	beq.n	8017170 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8017130:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8017134:	d818      	bhi.n	8017168 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8017136:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801713a:	d003      	beq.n	8017144 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 801713c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8017140:	d007      	beq.n	8017152 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8017142:	e011      	b.n	8017168 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8017144:	4b33      	ldr	r3, [pc, #204]	@ (8017214 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8017146:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017148:	4a32      	ldr	r2, [pc, #200]	@ (8017214 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801714a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801714e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8017150:	e00f      	b.n	8017172 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8017152:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017156:	3328      	adds	r3, #40	@ 0x28
 8017158:	2101      	movs	r1, #1
 801715a:	4618      	mov	r0, r3
 801715c:	f001 fc6a 	bl	8018a34 <RCCEx_PLL3_Config>
 8017160:	4603      	mov	r3, r0
 8017162:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8017166:	e004      	b.n	8017172 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8017168:	2301      	movs	r3, #1
 801716a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801716e:	e000      	b.n	8017172 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8017170:	bf00      	nop
    }

    if (ret == HAL_OK)
 8017172:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017176:	2b00      	cmp	r3, #0
 8017178:	d10b      	bne.n	8017192 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 801717a:	4b26      	ldr	r3, [pc, #152]	@ (8017214 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801717c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801717e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8017182:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017186:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801718a:	4a22      	ldr	r2, [pc, #136]	@ (8017214 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801718c:	430b      	orrs	r3, r1
 801718e:	6553      	str	r3, [r2, #84]	@ 0x54
 8017190:	e003      	b.n	801719a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8017192:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017196:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 801719a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801719e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80171a2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80171a6:	673b      	str	r3, [r7, #112]	@ 0x70
 80171a8:	2300      	movs	r3, #0
 80171aa:	677b      	str	r3, [r7, #116]	@ 0x74
 80171ac:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80171b0:	460b      	mov	r3, r1
 80171b2:	4313      	orrs	r3, r2
 80171b4:	d034      	beq.n	8017220 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80171b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80171ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80171bc:	2b00      	cmp	r3, #0
 80171be:	d003      	beq.n	80171c8 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80171c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80171c4:	d007      	beq.n	80171d6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80171c6:	e011      	b.n	80171ec <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80171c8:	4b12      	ldr	r3, [pc, #72]	@ (8017214 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80171ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80171cc:	4a11      	ldr	r2, [pc, #68]	@ (8017214 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80171ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80171d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80171d4:	e00e      	b.n	80171f4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80171d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80171da:	3308      	adds	r3, #8
 80171dc:	2102      	movs	r1, #2
 80171de:	4618      	mov	r0, r3
 80171e0:	f001 fb76 	bl	80188d0 <RCCEx_PLL2_Config>
 80171e4:	4603      	mov	r3, r0
 80171e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80171ea:	e003      	b.n	80171f4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80171ec:	2301      	movs	r3, #1
 80171ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80171f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80171f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80171f8:	2b00      	cmp	r3, #0
 80171fa:	d10d      	bne.n	8017218 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80171fc:	4b05      	ldr	r3, [pc, #20]	@ (8017214 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80171fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8017200:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8017204:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017208:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801720a:	4a02      	ldr	r2, [pc, #8]	@ (8017214 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801720c:	430b      	orrs	r3, r1
 801720e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8017210:	e006      	b.n	8017220 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8017212:	bf00      	nop
 8017214:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8017218:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801721c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8017220:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017228:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 801722c:	66bb      	str	r3, [r7, #104]	@ 0x68
 801722e:	2300      	movs	r3, #0
 8017230:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8017232:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8017236:	460b      	mov	r3, r1
 8017238:	4313      	orrs	r3, r2
 801723a:	d00c      	beq.n	8017256 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 801723c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017240:	3328      	adds	r3, #40	@ 0x28
 8017242:	2102      	movs	r1, #2
 8017244:	4618      	mov	r0, r3
 8017246:	f001 fbf5 	bl	8018a34 <RCCEx_PLL3_Config>
 801724a:	4603      	mov	r3, r0
 801724c:	2b00      	cmp	r3, #0
 801724e:	d002      	beq.n	8017256 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8017250:	2301      	movs	r3, #1
 8017252:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8017256:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801725a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801725e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8017262:	663b      	str	r3, [r7, #96]	@ 0x60
 8017264:	2300      	movs	r3, #0
 8017266:	667b      	str	r3, [r7, #100]	@ 0x64
 8017268:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 801726c:	460b      	mov	r3, r1
 801726e:	4313      	orrs	r3, r2
 8017270:	d038      	beq.n	80172e4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8017272:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017276:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801727a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801727e:	d018      	beq.n	80172b2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8017280:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8017284:	d811      	bhi.n	80172aa <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8017286:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801728a:	d014      	beq.n	80172b6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 801728c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017290:	d80b      	bhi.n	80172aa <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8017292:	2b00      	cmp	r3, #0
 8017294:	d011      	beq.n	80172ba <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8017296:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801729a:	d106      	bne.n	80172aa <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801729c:	4bc3      	ldr	r3, [pc, #780]	@ (80175ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801729e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80172a0:	4ac2      	ldr	r2, [pc, #776]	@ (80175ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80172a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80172a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80172a8:	e008      	b.n	80172bc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80172aa:	2301      	movs	r3, #1
 80172ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80172b0:	e004      	b.n	80172bc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80172b2:	bf00      	nop
 80172b4:	e002      	b.n	80172bc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80172b6:	bf00      	nop
 80172b8:	e000      	b.n	80172bc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80172ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80172bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80172c0:	2b00      	cmp	r3, #0
 80172c2:	d10b      	bne.n	80172dc <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80172c4:	4bb9      	ldr	r3, [pc, #740]	@ (80175ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80172c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80172c8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80172cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80172d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80172d4:	4ab5      	ldr	r2, [pc, #724]	@ (80175ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80172d6:	430b      	orrs	r3, r1
 80172d8:	6553      	str	r3, [r2, #84]	@ 0x54
 80172da:	e003      	b.n	80172e4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80172dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80172e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80172e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80172e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80172ec:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80172f0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80172f2:	2300      	movs	r3, #0
 80172f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80172f6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80172fa:	460b      	mov	r3, r1
 80172fc:	4313      	orrs	r3, r2
 80172fe:	d009      	beq.n	8017314 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8017300:	4baa      	ldr	r3, [pc, #680]	@ (80175ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8017302:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8017304:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8017308:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801730c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801730e:	4aa7      	ldr	r2, [pc, #668]	@ (80175ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8017310:	430b      	orrs	r3, r1
 8017312:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8017314:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017318:	e9d3 2300 	ldrd	r2, r3, [r3]
 801731c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8017320:	653b      	str	r3, [r7, #80]	@ 0x50
 8017322:	2300      	movs	r3, #0
 8017324:	657b      	str	r3, [r7, #84]	@ 0x54
 8017326:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 801732a:	460b      	mov	r3, r1
 801732c:	4313      	orrs	r3, r2
 801732e:	d00a      	beq.n	8017346 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8017330:	4b9e      	ldr	r3, [pc, #632]	@ (80175ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8017332:	691b      	ldr	r3, [r3, #16]
 8017334:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8017338:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801733c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8017340:	4a9a      	ldr	r2, [pc, #616]	@ (80175ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8017342:	430b      	orrs	r3, r1
 8017344:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8017346:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801734a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801734e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8017352:	64bb      	str	r3, [r7, #72]	@ 0x48
 8017354:	2300      	movs	r3, #0
 8017356:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8017358:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 801735c:	460b      	mov	r3, r1
 801735e:	4313      	orrs	r3, r2
 8017360:	d009      	beq.n	8017376 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8017362:	4b92      	ldr	r3, [pc, #584]	@ (80175ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8017364:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8017366:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 801736a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801736e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017370:	4a8e      	ldr	r2, [pc, #568]	@ (80175ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8017372:	430b      	orrs	r3, r1
 8017374:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8017376:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801737a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801737e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8017382:	643b      	str	r3, [r7, #64]	@ 0x40
 8017384:	2300      	movs	r3, #0
 8017386:	647b      	str	r3, [r7, #68]	@ 0x44
 8017388:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 801738c:	460b      	mov	r3, r1
 801738e:	4313      	orrs	r3, r2
 8017390:	d00e      	beq.n	80173b0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8017392:	4b86      	ldr	r3, [pc, #536]	@ (80175ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8017394:	691b      	ldr	r3, [r3, #16]
 8017396:	4a85      	ldr	r2, [pc, #532]	@ (80175ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8017398:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 801739c:	6113      	str	r3, [r2, #16]
 801739e:	4b83      	ldr	r3, [pc, #524]	@ (80175ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80173a0:	6919      	ldr	r1, [r3, #16]
 80173a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80173a6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80173aa:	4a80      	ldr	r2, [pc, #512]	@ (80175ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80173ac:	430b      	orrs	r3, r1
 80173ae:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80173b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80173b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80173b8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80173bc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80173be:	2300      	movs	r3, #0
 80173c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80173c2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80173c6:	460b      	mov	r3, r1
 80173c8:	4313      	orrs	r3, r2
 80173ca:	d009      	beq.n	80173e0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80173cc:	4b77      	ldr	r3, [pc, #476]	@ (80175ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80173ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80173d0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80173d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80173d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80173da:	4a74      	ldr	r2, [pc, #464]	@ (80175ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80173dc:	430b      	orrs	r3, r1
 80173de:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80173e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80173e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80173e8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80173ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80173ee:	2300      	movs	r3, #0
 80173f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80173f2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80173f6:	460b      	mov	r3, r1
 80173f8:	4313      	orrs	r3, r2
 80173fa:	d00a      	beq.n	8017412 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80173fc:	4b6b      	ldr	r3, [pc, #428]	@ (80175ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80173fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8017400:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8017404:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017408:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801740c:	4a67      	ldr	r2, [pc, #412]	@ (80175ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801740e:	430b      	orrs	r3, r1
 8017410:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8017412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017416:	e9d3 2300 	ldrd	r2, r3, [r3]
 801741a:	2100      	movs	r1, #0
 801741c:	62b9      	str	r1, [r7, #40]	@ 0x28
 801741e:	f003 0301 	and.w	r3, r3, #1
 8017422:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017424:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8017428:	460b      	mov	r3, r1
 801742a:	4313      	orrs	r3, r2
 801742c:	d011      	beq.n	8017452 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801742e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017432:	3308      	adds	r3, #8
 8017434:	2100      	movs	r1, #0
 8017436:	4618      	mov	r0, r3
 8017438:	f001 fa4a 	bl	80188d0 <RCCEx_PLL2_Config>
 801743c:	4603      	mov	r3, r0
 801743e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8017442:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017446:	2b00      	cmp	r3, #0
 8017448:	d003      	beq.n	8017452 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801744a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801744e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8017452:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017456:	e9d3 2300 	ldrd	r2, r3, [r3]
 801745a:	2100      	movs	r1, #0
 801745c:	6239      	str	r1, [r7, #32]
 801745e:	f003 0302 	and.w	r3, r3, #2
 8017462:	627b      	str	r3, [r7, #36]	@ 0x24
 8017464:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8017468:	460b      	mov	r3, r1
 801746a:	4313      	orrs	r3, r2
 801746c:	d011      	beq.n	8017492 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 801746e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017472:	3308      	adds	r3, #8
 8017474:	2101      	movs	r1, #1
 8017476:	4618      	mov	r0, r3
 8017478:	f001 fa2a 	bl	80188d0 <RCCEx_PLL2_Config>
 801747c:	4603      	mov	r3, r0
 801747e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8017482:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017486:	2b00      	cmp	r3, #0
 8017488:	d003      	beq.n	8017492 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801748a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801748e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8017492:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017496:	e9d3 2300 	ldrd	r2, r3, [r3]
 801749a:	2100      	movs	r1, #0
 801749c:	61b9      	str	r1, [r7, #24]
 801749e:	f003 0304 	and.w	r3, r3, #4
 80174a2:	61fb      	str	r3, [r7, #28]
 80174a4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80174a8:	460b      	mov	r3, r1
 80174aa:	4313      	orrs	r3, r2
 80174ac:	d011      	beq.n	80174d2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80174ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80174b2:	3308      	adds	r3, #8
 80174b4:	2102      	movs	r1, #2
 80174b6:	4618      	mov	r0, r3
 80174b8:	f001 fa0a 	bl	80188d0 <RCCEx_PLL2_Config>
 80174bc:	4603      	mov	r3, r0
 80174be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80174c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80174c6:	2b00      	cmp	r3, #0
 80174c8:	d003      	beq.n	80174d2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80174ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80174ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80174d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80174d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80174da:	2100      	movs	r1, #0
 80174dc:	6139      	str	r1, [r7, #16]
 80174de:	f003 0308 	and.w	r3, r3, #8
 80174e2:	617b      	str	r3, [r7, #20]
 80174e4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80174e8:	460b      	mov	r3, r1
 80174ea:	4313      	orrs	r3, r2
 80174ec:	d011      	beq.n	8017512 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80174ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80174f2:	3328      	adds	r3, #40	@ 0x28
 80174f4:	2100      	movs	r1, #0
 80174f6:	4618      	mov	r0, r3
 80174f8:	f001 fa9c 	bl	8018a34 <RCCEx_PLL3_Config>
 80174fc:	4603      	mov	r3, r0
 80174fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8017502:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017506:	2b00      	cmp	r3, #0
 8017508:	d003      	beq.n	8017512 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801750a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801750e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8017512:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017516:	e9d3 2300 	ldrd	r2, r3, [r3]
 801751a:	2100      	movs	r1, #0
 801751c:	60b9      	str	r1, [r7, #8]
 801751e:	f003 0310 	and.w	r3, r3, #16
 8017522:	60fb      	str	r3, [r7, #12]
 8017524:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8017528:	460b      	mov	r3, r1
 801752a:	4313      	orrs	r3, r2
 801752c:	d011      	beq.n	8017552 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 801752e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017532:	3328      	adds	r3, #40	@ 0x28
 8017534:	2101      	movs	r1, #1
 8017536:	4618      	mov	r0, r3
 8017538:	f001 fa7c 	bl	8018a34 <RCCEx_PLL3_Config>
 801753c:	4603      	mov	r3, r0
 801753e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8017542:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017546:	2b00      	cmp	r3, #0
 8017548:	d003      	beq.n	8017552 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801754a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801754e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8017552:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017556:	e9d3 2300 	ldrd	r2, r3, [r3]
 801755a:	2100      	movs	r1, #0
 801755c:	6039      	str	r1, [r7, #0]
 801755e:	f003 0320 	and.w	r3, r3, #32
 8017562:	607b      	str	r3, [r7, #4]
 8017564:	e9d7 1200 	ldrd	r1, r2, [r7]
 8017568:	460b      	mov	r3, r1
 801756a:	4313      	orrs	r3, r2
 801756c:	d011      	beq.n	8017592 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 801756e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017572:	3328      	adds	r3, #40	@ 0x28
 8017574:	2102      	movs	r1, #2
 8017576:	4618      	mov	r0, r3
 8017578:	f001 fa5c 	bl	8018a34 <RCCEx_PLL3_Config>
 801757c:	4603      	mov	r3, r0
 801757e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8017582:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017586:	2b00      	cmp	r3, #0
 8017588:	d003      	beq.n	8017592 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801758a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801758e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8017592:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8017596:	2b00      	cmp	r3, #0
 8017598:	d101      	bne.n	801759e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 801759a:	2300      	movs	r3, #0
 801759c:	e000      	b.n	80175a0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 801759e:	2301      	movs	r3, #1
}
 80175a0:	4618      	mov	r0, r3
 80175a2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80175a6:	46bd      	mov	sp, r7
 80175a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80175ac:	58024400 	.word	0x58024400

080175b0 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80175b0:	b580      	push	{r7, lr}
 80175b2:	b090      	sub	sp, #64	@ 0x40
 80175b4:	af00      	add	r7, sp, #0
 80175b6:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80175ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80175be:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80175c2:	430b      	orrs	r3, r1
 80175c4:	f040 8094 	bne.w	80176f0 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80175c8:	4b9e      	ldr	r3, [pc, #632]	@ (8017844 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80175ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80175cc:	f003 0307 	and.w	r3, r3, #7
 80175d0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80175d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80175d4:	2b04      	cmp	r3, #4
 80175d6:	f200 8087 	bhi.w	80176e8 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 80175da:	a201      	add	r2, pc, #4	@ (adr r2, 80175e0 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80175dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80175e0:	080175f5 	.word	0x080175f5
 80175e4:	0801761d 	.word	0x0801761d
 80175e8:	08017645 	.word	0x08017645
 80175ec:	080176e1 	.word	0x080176e1
 80175f0:	0801766d 	.word	0x0801766d
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80175f4:	4b93      	ldr	r3, [pc, #588]	@ (8017844 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80175f6:	681b      	ldr	r3, [r3, #0]
 80175f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80175fc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8017600:	d108      	bne.n	8017614 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8017602:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8017606:	4618      	mov	r0, r3
 8017608:	f001 f810 	bl	801862c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 801760c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801760e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8017610:	f000 bd45 	b.w	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8017614:	2300      	movs	r3, #0
 8017616:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017618:	f000 bd41 	b.w	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801761c:	4b89      	ldr	r3, [pc, #548]	@ (8017844 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801761e:	681b      	ldr	r3, [r3, #0]
 8017620:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8017624:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8017628:	d108      	bne.n	801763c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801762a:	f107 0318 	add.w	r3, r7, #24
 801762e:	4618      	mov	r0, r3
 8017630:	f000 fd54 	bl	80180dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8017634:	69bb      	ldr	r3, [r7, #24]
 8017636:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8017638:	f000 bd31 	b.w	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801763c:	2300      	movs	r3, #0
 801763e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017640:	f000 bd2d 	b.w	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8017644:	4b7f      	ldr	r3, [pc, #508]	@ (8017844 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8017646:	681b      	ldr	r3, [r3, #0]
 8017648:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801764c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8017650:	d108      	bne.n	8017664 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8017652:	f107 030c 	add.w	r3, r7, #12
 8017656:	4618      	mov	r0, r3
 8017658:	f000 fe94 	bl	8018384 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 801765c:	68fb      	ldr	r3, [r7, #12]
 801765e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8017660:	f000 bd1d 	b.w	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8017664:	2300      	movs	r3, #0
 8017666:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017668:	f000 bd19 	b.w	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 801766c:	4b75      	ldr	r3, [pc, #468]	@ (8017844 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801766e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8017670:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8017674:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8017676:	4b73      	ldr	r3, [pc, #460]	@ (8017844 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8017678:	681b      	ldr	r3, [r3, #0]
 801767a:	f003 0304 	and.w	r3, r3, #4
 801767e:	2b04      	cmp	r3, #4
 8017680:	d10c      	bne.n	801769c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8017682:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017684:	2b00      	cmp	r3, #0
 8017686:	d109      	bne.n	801769c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8017688:	4b6e      	ldr	r3, [pc, #440]	@ (8017844 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801768a:	681b      	ldr	r3, [r3, #0]
 801768c:	08db      	lsrs	r3, r3, #3
 801768e:	f003 0303 	and.w	r3, r3, #3
 8017692:	4a6d      	ldr	r2, [pc, #436]	@ (8017848 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8017694:	fa22 f303 	lsr.w	r3, r2, r3
 8017698:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801769a:	e01f      	b.n	80176dc <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 801769c:	4b69      	ldr	r3, [pc, #420]	@ (8017844 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801769e:	681b      	ldr	r3, [r3, #0]
 80176a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80176a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80176a8:	d106      	bne.n	80176b8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80176aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80176ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80176b0:	d102      	bne.n	80176b8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80176b2:	4b66      	ldr	r3, [pc, #408]	@ (801784c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80176b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80176b6:	e011      	b.n	80176dc <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80176b8:	4b62      	ldr	r3, [pc, #392]	@ (8017844 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80176ba:	681b      	ldr	r3, [r3, #0]
 80176bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80176c0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80176c4:	d106      	bne.n	80176d4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80176c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80176c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80176cc:	d102      	bne.n	80176d4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80176ce:	4b60      	ldr	r3, [pc, #384]	@ (8017850 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80176d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80176d2:	e003      	b.n	80176dc <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80176d4:	2300      	movs	r3, #0
 80176d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80176d8:	f000 bce1 	b.w	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80176dc:	f000 bcdf 	b.w	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80176e0:	4b5c      	ldr	r3, [pc, #368]	@ (8017854 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80176e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80176e4:	f000 bcdb 	b.w	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80176e8:	2300      	movs	r3, #0
 80176ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80176ec:	f000 bcd7 	b.w	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80176f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80176f4:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 80176f8:	430b      	orrs	r3, r1
 80176fa:	f040 80ad 	bne.w	8017858 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 80176fe:	4b51      	ldr	r3, [pc, #324]	@ (8017844 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8017700:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8017702:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8017706:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8017708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801770a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801770e:	d056      	beq.n	80177be <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8017710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017712:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8017716:	f200 8090 	bhi.w	801783a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 801771a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801771c:	2bc0      	cmp	r3, #192	@ 0xc0
 801771e:	f000 8088 	beq.w	8017832 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8017722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017724:	2bc0      	cmp	r3, #192	@ 0xc0
 8017726:	f200 8088 	bhi.w	801783a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 801772a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801772c:	2b80      	cmp	r3, #128	@ 0x80
 801772e:	d032      	beq.n	8017796 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8017730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017732:	2b80      	cmp	r3, #128	@ 0x80
 8017734:	f200 8081 	bhi.w	801783a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8017738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801773a:	2b00      	cmp	r3, #0
 801773c:	d003      	beq.n	8017746 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 801773e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017740:	2b40      	cmp	r3, #64	@ 0x40
 8017742:	d014      	beq.n	801776e <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8017744:	e079      	b.n	801783a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8017746:	4b3f      	ldr	r3, [pc, #252]	@ (8017844 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8017748:	681b      	ldr	r3, [r3, #0]
 801774a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801774e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8017752:	d108      	bne.n	8017766 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8017754:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8017758:	4618      	mov	r0, r3
 801775a:	f000 ff67 	bl	801862c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 801775e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017760:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8017762:	f000 bc9c 	b.w	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8017766:	2300      	movs	r3, #0
 8017768:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801776a:	f000 bc98 	b.w	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801776e:	4b35      	ldr	r3, [pc, #212]	@ (8017844 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8017770:	681b      	ldr	r3, [r3, #0]
 8017772:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8017776:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801777a:	d108      	bne.n	801778e <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801777c:	f107 0318 	add.w	r3, r7, #24
 8017780:	4618      	mov	r0, r3
 8017782:	f000 fcab 	bl	80180dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8017786:	69bb      	ldr	r3, [r7, #24]
 8017788:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801778a:	f000 bc88 	b.w	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801778e:	2300      	movs	r3, #0
 8017790:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017792:	f000 bc84 	b.w	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8017796:	4b2b      	ldr	r3, [pc, #172]	@ (8017844 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8017798:	681b      	ldr	r3, [r3, #0]
 801779a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801779e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80177a2:	d108      	bne.n	80177b6 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80177a4:	f107 030c 	add.w	r3, r7, #12
 80177a8:	4618      	mov	r0, r3
 80177aa:	f000 fdeb 	bl	8018384 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80177ae:	68fb      	ldr	r3, [r7, #12]
 80177b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80177b2:	f000 bc74 	b.w	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80177b6:	2300      	movs	r3, #0
 80177b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80177ba:	f000 bc70 	b.w	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80177be:	4b21      	ldr	r3, [pc, #132]	@ (8017844 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80177c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80177c2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80177c6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80177c8:	4b1e      	ldr	r3, [pc, #120]	@ (8017844 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80177ca:	681b      	ldr	r3, [r3, #0]
 80177cc:	f003 0304 	and.w	r3, r3, #4
 80177d0:	2b04      	cmp	r3, #4
 80177d2:	d10c      	bne.n	80177ee <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 80177d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80177d6:	2b00      	cmp	r3, #0
 80177d8:	d109      	bne.n	80177ee <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80177da:	4b1a      	ldr	r3, [pc, #104]	@ (8017844 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80177dc:	681b      	ldr	r3, [r3, #0]
 80177de:	08db      	lsrs	r3, r3, #3
 80177e0:	f003 0303 	and.w	r3, r3, #3
 80177e4:	4a18      	ldr	r2, [pc, #96]	@ (8017848 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80177e6:	fa22 f303 	lsr.w	r3, r2, r3
 80177ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80177ec:	e01f      	b.n	801782e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80177ee:	4b15      	ldr	r3, [pc, #84]	@ (8017844 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80177f0:	681b      	ldr	r3, [r3, #0]
 80177f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80177f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80177fa:	d106      	bne.n	801780a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 80177fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80177fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8017802:	d102      	bne.n	801780a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8017804:	4b11      	ldr	r3, [pc, #68]	@ (801784c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8017806:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8017808:	e011      	b.n	801782e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 801780a:	4b0e      	ldr	r3, [pc, #56]	@ (8017844 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801780c:	681b      	ldr	r3, [r3, #0]
 801780e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8017812:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8017816:	d106      	bne.n	8017826 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8017818:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801781a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801781e:	d102      	bne.n	8017826 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8017820:	4b0b      	ldr	r3, [pc, #44]	@ (8017850 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8017822:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8017824:	e003      	b.n	801782e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8017826:	2300      	movs	r3, #0
 8017828:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 801782a:	f000 bc38 	b.w	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 801782e:	f000 bc36 	b.w	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8017832:	4b08      	ldr	r3, [pc, #32]	@ (8017854 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8017834:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017836:	f000 bc32 	b.w	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 801783a:	2300      	movs	r3, #0
 801783c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801783e:	f000 bc2e 	b.w	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8017842:	bf00      	nop
 8017844:	58024400 	.word	0x58024400
 8017848:	03d09000 	.word	0x03d09000
 801784c:	003d0900 	.word	0x003d0900
 8017850:	017d7840 	.word	0x017d7840
 8017854:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8017858:	e9d7 2300 	ldrd	r2, r3, [r7]
 801785c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8017860:	430b      	orrs	r3, r1
 8017862:	f040 809c 	bne.w	801799e <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8017866:	4b9e      	ldr	r3, [pc, #632]	@ (8017ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8017868:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801786a:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 801786e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8017870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017872:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8017876:	d054      	beq.n	8017922 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8017878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801787a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 801787e:	f200 808b 	bhi.w	8017998 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8017882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017884:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8017888:	f000 8083 	beq.w	8017992 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 801788c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801788e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8017892:	f200 8081 	bhi.w	8017998 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8017896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017898:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801789c:	d02f      	beq.n	80178fe <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 801789e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80178a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80178a4:	d878      	bhi.n	8017998 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80178a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80178a8:	2b00      	cmp	r3, #0
 80178aa:	d004      	beq.n	80178b6 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80178ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80178ae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80178b2:	d012      	beq.n	80178da <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 80178b4:	e070      	b.n	8017998 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80178b6:	4b8a      	ldr	r3, [pc, #552]	@ (8017ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80178b8:	681b      	ldr	r3, [r3, #0]
 80178ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80178be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80178c2:	d107      	bne.n	80178d4 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80178c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80178c8:	4618      	mov	r0, r3
 80178ca:	f000 feaf 	bl	801862c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80178ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80178d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80178d2:	e3e4      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80178d4:	2300      	movs	r3, #0
 80178d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80178d8:	e3e1      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80178da:	4b81      	ldr	r3, [pc, #516]	@ (8017ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80178dc:	681b      	ldr	r3, [r3, #0]
 80178de:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80178e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80178e6:	d107      	bne.n	80178f8 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80178e8:	f107 0318 	add.w	r3, r7, #24
 80178ec:	4618      	mov	r0, r3
 80178ee:	f000 fbf5 	bl	80180dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80178f2:	69bb      	ldr	r3, [r7, #24]
 80178f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80178f6:	e3d2      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80178f8:	2300      	movs	r3, #0
 80178fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80178fc:	e3cf      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80178fe:	4b78      	ldr	r3, [pc, #480]	@ (8017ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8017900:	681b      	ldr	r3, [r3, #0]
 8017902:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8017906:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801790a:	d107      	bne.n	801791c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801790c:	f107 030c 	add.w	r3, r7, #12
 8017910:	4618      	mov	r0, r3
 8017912:	f000 fd37 	bl	8018384 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8017916:	68fb      	ldr	r3, [r7, #12]
 8017918:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801791a:	e3c0      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801791c:	2300      	movs	r3, #0
 801791e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017920:	e3bd      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8017922:	4b6f      	ldr	r3, [pc, #444]	@ (8017ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8017924:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8017926:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 801792a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 801792c:	4b6c      	ldr	r3, [pc, #432]	@ (8017ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801792e:	681b      	ldr	r3, [r3, #0]
 8017930:	f003 0304 	and.w	r3, r3, #4
 8017934:	2b04      	cmp	r3, #4
 8017936:	d10c      	bne.n	8017952 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8017938:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801793a:	2b00      	cmp	r3, #0
 801793c:	d109      	bne.n	8017952 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801793e:	4b68      	ldr	r3, [pc, #416]	@ (8017ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8017940:	681b      	ldr	r3, [r3, #0]
 8017942:	08db      	lsrs	r3, r3, #3
 8017944:	f003 0303 	and.w	r3, r3, #3
 8017948:	4a66      	ldr	r2, [pc, #408]	@ (8017ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 801794a:	fa22 f303 	lsr.w	r3, r2, r3
 801794e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8017950:	e01e      	b.n	8017990 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8017952:	4b63      	ldr	r3, [pc, #396]	@ (8017ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8017954:	681b      	ldr	r3, [r3, #0]
 8017956:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801795a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801795e:	d106      	bne.n	801796e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8017960:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017962:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8017966:	d102      	bne.n	801796e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8017968:	4b5f      	ldr	r3, [pc, #380]	@ (8017ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 801796a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801796c:	e010      	b.n	8017990 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 801796e:	4b5c      	ldr	r3, [pc, #368]	@ (8017ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8017970:	681b      	ldr	r3, [r3, #0]
 8017972:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8017976:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801797a:	d106      	bne.n	801798a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 801797c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801797e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8017982:	d102      	bne.n	801798a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8017984:	4b59      	ldr	r3, [pc, #356]	@ (8017aec <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8017986:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8017988:	e002      	b.n	8017990 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 801798a:	2300      	movs	r3, #0
 801798c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 801798e:	e386      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8017990:	e385      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8017992:	4b57      	ldr	r3, [pc, #348]	@ (8017af0 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8017994:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017996:	e382      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8017998:	2300      	movs	r3, #0
 801799a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801799c:	e37f      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 801799e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80179a2:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80179a6:	430b      	orrs	r3, r1
 80179a8:	f040 80a7 	bne.w	8017afa <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 80179ac:	4b4c      	ldr	r3, [pc, #304]	@ (8017ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80179ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80179b0:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80179b4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80179b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179b8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80179bc:	d055      	beq.n	8017a6a <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 80179be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179c0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80179c4:	f200 8096 	bhi.w	8017af4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80179c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179ca:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80179ce:	f000 8084 	beq.w	8017ada <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 80179d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179d4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80179d8:	f200 808c 	bhi.w	8017af4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80179dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179de:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80179e2:	d030      	beq.n	8017a46 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 80179e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80179ea:	f200 8083 	bhi.w	8017af4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80179ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179f0:	2b00      	cmp	r3, #0
 80179f2:	d004      	beq.n	80179fe <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 80179f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80179fa:	d012      	beq.n	8017a22 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80179fc:	e07a      	b.n	8017af4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80179fe:	4b38      	ldr	r3, [pc, #224]	@ (8017ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8017a00:	681b      	ldr	r3, [r3, #0]
 8017a02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8017a06:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8017a0a:	d107      	bne.n	8017a1c <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8017a0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8017a10:	4618      	mov	r0, r3
 8017a12:	f000 fe0b 	bl	801862c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8017a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8017a1a:	e340      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8017a1c:	2300      	movs	r3, #0
 8017a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017a20:	e33d      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8017a22:	4b2f      	ldr	r3, [pc, #188]	@ (8017ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8017a24:	681b      	ldr	r3, [r3, #0]
 8017a26:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8017a2a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8017a2e:	d107      	bne.n	8017a40 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8017a30:	f107 0318 	add.w	r3, r7, #24
 8017a34:	4618      	mov	r0, r3
 8017a36:	f000 fb51 	bl	80180dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8017a3a:	69bb      	ldr	r3, [r7, #24]
 8017a3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8017a3e:	e32e      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8017a40:	2300      	movs	r3, #0
 8017a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017a44:	e32b      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8017a46:	4b26      	ldr	r3, [pc, #152]	@ (8017ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8017a48:	681b      	ldr	r3, [r3, #0]
 8017a4a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8017a4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8017a52:	d107      	bne.n	8017a64 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8017a54:	f107 030c 	add.w	r3, r7, #12
 8017a58:	4618      	mov	r0, r3
 8017a5a:	f000 fc93 	bl	8018384 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8017a5e:	68fb      	ldr	r3, [r7, #12]
 8017a60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8017a62:	e31c      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8017a64:	2300      	movs	r3, #0
 8017a66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017a68:	e319      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8017a6a:	4b1d      	ldr	r3, [pc, #116]	@ (8017ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8017a6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8017a6e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8017a72:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8017a74:	4b1a      	ldr	r3, [pc, #104]	@ (8017ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8017a76:	681b      	ldr	r3, [r3, #0]
 8017a78:	f003 0304 	and.w	r3, r3, #4
 8017a7c:	2b04      	cmp	r3, #4
 8017a7e:	d10c      	bne.n	8017a9a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8017a80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017a82:	2b00      	cmp	r3, #0
 8017a84:	d109      	bne.n	8017a9a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8017a86:	4b16      	ldr	r3, [pc, #88]	@ (8017ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8017a88:	681b      	ldr	r3, [r3, #0]
 8017a8a:	08db      	lsrs	r3, r3, #3
 8017a8c:	f003 0303 	and.w	r3, r3, #3
 8017a90:	4a14      	ldr	r2, [pc, #80]	@ (8017ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8017a92:	fa22 f303 	lsr.w	r3, r2, r3
 8017a96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8017a98:	e01e      	b.n	8017ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8017a9a:	4b11      	ldr	r3, [pc, #68]	@ (8017ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8017a9c:	681b      	ldr	r3, [r3, #0]
 8017a9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8017aa2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8017aa6:	d106      	bne.n	8017ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8017aa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017aaa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8017aae:	d102      	bne.n	8017ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8017ab0:	4b0d      	ldr	r3, [pc, #52]	@ (8017ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8017ab2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8017ab4:	e010      	b.n	8017ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8017ab6:	4b0a      	ldr	r3, [pc, #40]	@ (8017ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8017ab8:	681b      	ldr	r3, [r3, #0]
 8017aba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8017abe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8017ac2:	d106      	bne.n	8017ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8017ac4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017ac6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8017aca:	d102      	bne.n	8017ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8017acc:	4b07      	ldr	r3, [pc, #28]	@ (8017aec <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8017ace:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8017ad0:	e002      	b.n	8017ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8017ad2:	2300      	movs	r3, #0
 8017ad4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8017ad6:	e2e2      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8017ad8:	e2e1      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8017ada:	4b05      	ldr	r3, [pc, #20]	@ (8017af0 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8017adc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017ade:	e2de      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8017ae0:	58024400 	.word	0x58024400
 8017ae4:	03d09000 	.word	0x03d09000
 8017ae8:	003d0900 	.word	0x003d0900
 8017aec:	017d7840 	.word	0x017d7840
 8017af0:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8017af4:	2300      	movs	r3, #0
 8017af6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017af8:	e2d1      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8017afa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8017afe:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8017b02:	430b      	orrs	r3, r1
 8017b04:	f040 809c 	bne.w	8017c40 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8017b08:	4b93      	ldr	r3, [pc, #588]	@ (8017d58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8017b0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8017b0c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8017b10:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8017b12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017b14:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8017b18:	d054      	beq.n	8017bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8017b1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017b1c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8017b20:	f200 808b 	bhi.w	8017c3a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8017b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017b26:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8017b2a:	f000 8083 	beq.w	8017c34 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8017b2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017b30:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8017b34:	f200 8081 	bhi.w	8017c3a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8017b38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017b3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8017b3e:	d02f      	beq.n	8017ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8017b40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017b42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8017b46:	d878      	bhi.n	8017c3a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8017b48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017b4a:	2b00      	cmp	r3, #0
 8017b4c:	d004      	beq.n	8017b58 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8017b4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017b50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8017b54:	d012      	beq.n	8017b7c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8017b56:	e070      	b.n	8017c3a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8017b58:	4b7f      	ldr	r3, [pc, #508]	@ (8017d58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8017b5a:	681b      	ldr	r3, [r3, #0]
 8017b5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8017b60:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8017b64:	d107      	bne.n	8017b76 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8017b66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8017b6a:	4618      	mov	r0, r3
 8017b6c:	f000 fd5e 	bl	801862c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8017b70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8017b74:	e293      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8017b76:	2300      	movs	r3, #0
 8017b78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017b7a:	e290      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8017b7c:	4b76      	ldr	r3, [pc, #472]	@ (8017d58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8017b7e:	681b      	ldr	r3, [r3, #0]
 8017b80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8017b84:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8017b88:	d107      	bne.n	8017b9a <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8017b8a:	f107 0318 	add.w	r3, r7, #24
 8017b8e:	4618      	mov	r0, r3
 8017b90:	f000 faa4 	bl	80180dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8017b94:	69bb      	ldr	r3, [r7, #24]
 8017b96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8017b98:	e281      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8017b9a:	2300      	movs	r3, #0
 8017b9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017b9e:	e27e      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8017ba0:	4b6d      	ldr	r3, [pc, #436]	@ (8017d58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8017ba2:	681b      	ldr	r3, [r3, #0]
 8017ba4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8017ba8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8017bac:	d107      	bne.n	8017bbe <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8017bae:	f107 030c 	add.w	r3, r7, #12
 8017bb2:	4618      	mov	r0, r3
 8017bb4:	f000 fbe6 	bl	8018384 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8017bb8:	68fb      	ldr	r3, [r7, #12]
 8017bba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8017bbc:	e26f      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8017bbe:	2300      	movs	r3, #0
 8017bc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017bc2:	e26c      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8017bc4:	4b64      	ldr	r3, [pc, #400]	@ (8017d58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8017bc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8017bc8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8017bcc:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8017bce:	4b62      	ldr	r3, [pc, #392]	@ (8017d58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8017bd0:	681b      	ldr	r3, [r3, #0]
 8017bd2:	f003 0304 	and.w	r3, r3, #4
 8017bd6:	2b04      	cmp	r3, #4
 8017bd8:	d10c      	bne.n	8017bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8017bda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017bdc:	2b00      	cmp	r3, #0
 8017bde:	d109      	bne.n	8017bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8017be0:	4b5d      	ldr	r3, [pc, #372]	@ (8017d58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8017be2:	681b      	ldr	r3, [r3, #0]
 8017be4:	08db      	lsrs	r3, r3, #3
 8017be6:	f003 0303 	and.w	r3, r3, #3
 8017bea:	4a5c      	ldr	r2, [pc, #368]	@ (8017d5c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8017bec:	fa22 f303 	lsr.w	r3, r2, r3
 8017bf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8017bf2:	e01e      	b.n	8017c32 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8017bf4:	4b58      	ldr	r3, [pc, #352]	@ (8017d58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8017bf6:	681b      	ldr	r3, [r3, #0]
 8017bf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8017bfc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8017c00:	d106      	bne.n	8017c10 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8017c02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017c04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8017c08:	d102      	bne.n	8017c10 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8017c0a:	4b55      	ldr	r3, [pc, #340]	@ (8017d60 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8017c0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8017c0e:	e010      	b.n	8017c32 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8017c10:	4b51      	ldr	r3, [pc, #324]	@ (8017d58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8017c12:	681b      	ldr	r3, [r3, #0]
 8017c14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8017c18:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8017c1c:	d106      	bne.n	8017c2c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8017c1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017c20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8017c24:	d102      	bne.n	8017c2c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8017c26:	4b4f      	ldr	r3, [pc, #316]	@ (8017d64 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8017c28:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8017c2a:	e002      	b.n	8017c32 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8017c2c:	2300      	movs	r3, #0
 8017c2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8017c30:	e235      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8017c32:	e234      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8017c34:	4b4c      	ldr	r3, [pc, #304]	@ (8017d68 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8017c36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017c38:	e231      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8017c3a:	2300      	movs	r3, #0
 8017c3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017c3e:	e22e      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8017c40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8017c44:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8017c48:	430b      	orrs	r3, r1
 8017c4a:	f040 808f 	bne.w	8017d6c <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8017c4e:	4b42      	ldr	r3, [pc, #264]	@ (8017d58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8017c50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8017c52:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8017c56:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8017c58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c5a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8017c5e:	d06b      	beq.n	8017d38 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8017c60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c62:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8017c66:	d874      	bhi.n	8017d52 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8017c68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c6a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8017c6e:	d056      	beq.n	8017d1e <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8017c70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c72:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8017c76:	d86c      	bhi.n	8017d52 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8017c78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c7a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8017c7e:	d03b      	beq.n	8017cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8017c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c82:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8017c86:	d864      	bhi.n	8017d52 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8017c88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c8a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8017c8e:	d021      	beq.n	8017cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8017c90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c92:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8017c96:	d85c      	bhi.n	8017d52 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8017c98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c9a:	2b00      	cmp	r3, #0
 8017c9c:	d004      	beq.n	8017ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8017c9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ca0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8017ca4:	d004      	beq.n	8017cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8017ca6:	e054      	b.n	8017d52 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8017ca8:	f7fe fa62 	bl	8016170 <HAL_RCC_GetPCLK1Freq>
 8017cac:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8017cae:	e1f6      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8017cb0:	4b29      	ldr	r3, [pc, #164]	@ (8017d58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8017cb2:	681b      	ldr	r3, [r3, #0]
 8017cb4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8017cb8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8017cbc:	d107      	bne.n	8017cce <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8017cbe:	f107 0318 	add.w	r3, r7, #24
 8017cc2:	4618      	mov	r0, r3
 8017cc4:	f000 fa0a 	bl	80180dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8017cc8:	69fb      	ldr	r3, [r7, #28]
 8017cca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8017ccc:	e1e7      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8017cce:	2300      	movs	r3, #0
 8017cd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017cd2:	e1e4      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8017cd4:	4b20      	ldr	r3, [pc, #128]	@ (8017d58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8017cd6:	681b      	ldr	r3, [r3, #0]
 8017cd8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8017cdc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8017ce0:	d107      	bne.n	8017cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8017ce2:	f107 030c 	add.w	r3, r7, #12
 8017ce6:	4618      	mov	r0, r3
 8017ce8:	f000 fb4c 	bl	8018384 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8017cec:	693b      	ldr	r3, [r7, #16]
 8017cee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8017cf0:	e1d5      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8017cf2:	2300      	movs	r3, #0
 8017cf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017cf6:	e1d2      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8017cf8:	4b17      	ldr	r3, [pc, #92]	@ (8017d58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8017cfa:	681b      	ldr	r3, [r3, #0]
 8017cfc:	f003 0304 	and.w	r3, r3, #4
 8017d00:	2b04      	cmp	r3, #4
 8017d02:	d109      	bne.n	8017d18 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8017d04:	4b14      	ldr	r3, [pc, #80]	@ (8017d58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8017d06:	681b      	ldr	r3, [r3, #0]
 8017d08:	08db      	lsrs	r3, r3, #3
 8017d0a:	f003 0303 	and.w	r3, r3, #3
 8017d0e:	4a13      	ldr	r2, [pc, #76]	@ (8017d5c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8017d10:	fa22 f303 	lsr.w	r3, r2, r3
 8017d14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8017d16:	e1c2      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8017d18:	2300      	movs	r3, #0
 8017d1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017d1c:	e1bf      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8017d1e:	4b0e      	ldr	r3, [pc, #56]	@ (8017d58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8017d20:	681b      	ldr	r3, [r3, #0]
 8017d22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8017d26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8017d2a:	d102      	bne.n	8017d32 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8017d2c:	4b0c      	ldr	r3, [pc, #48]	@ (8017d60 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8017d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8017d30:	e1b5      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8017d32:	2300      	movs	r3, #0
 8017d34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017d36:	e1b2      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8017d38:	4b07      	ldr	r3, [pc, #28]	@ (8017d58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8017d3a:	681b      	ldr	r3, [r3, #0]
 8017d3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8017d40:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8017d44:	d102      	bne.n	8017d4c <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8017d46:	4b07      	ldr	r3, [pc, #28]	@ (8017d64 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8017d48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8017d4a:	e1a8      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8017d4c:	2300      	movs	r3, #0
 8017d4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017d50:	e1a5      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8017d52:	2300      	movs	r3, #0
 8017d54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017d56:	e1a2      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8017d58:	58024400 	.word	0x58024400
 8017d5c:	03d09000 	.word	0x03d09000
 8017d60:	003d0900 	.word	0x003d0900
 8017d64:	017d7840 	.word	0x017d7840
 8017d68:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8017d6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8017d70:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8017d74:	430b      	orrs	r3, r1
 8017d76:	d173      	bne.n	8017e60 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8017d78:	4b9c      	ldr	r3, [pc, #624]	@ (8017fec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8017d7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017d7c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8017d80:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8017d82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017d84:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8017d88:	d02f      	beq.n	8017dea <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8017d8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017d8c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8017d90:	d863      	bhi.n	8017e5a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8017d92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017d94:	2b00      	cmp	r3, #0
 8017d96:	d004      	beq.n	8017da2 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8017d98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017d9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8017d9e:	d012      	beq.n	8017dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8017da0:	e05b      	b.n	8017e5a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8017da2:	4b92      	ldr	r3, [pc, #584]	@ (8017fec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8017da4:	681b      	ldr	r3, [r3, #0]
 8017da6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8017daa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8017dae:	d107      	bne.n	8017dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8017db0:	f107 0318 	add.w	r3, r7, #24
 8017db4:	4618      	mov	r0, r3
 8017db6:	f000 f991 	bl	80180dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8017dba:	69bb      	ldr	r3, [r7, #24]
 8017dbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8017dbe:	e16e      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8017dc0:	2300      	movs	r3, #0
 8017dc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017dc4:	e16b      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8017dc6:	4b89      	ldr	r3, [pc, #548]	@ (8017fec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8017dc8:	681b      	ldr	r3, [r3, #0]
 8017dca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8017dce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8017dd2:	d107      	bne.n	8017de4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8017dd4:	f107 030c 	add.w	r3, r7, #12
 8017dd8:	4618      	mov	r0, r3
 8017dda:	f000 fad3 	bl	8018384 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8017dde:	697b      	ldr	r3, [r7, #20]
 8017de0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8017de2:	e15c      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8017de4:	2300      	movs	r3, #0
 8017de6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017de8:	e159      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8017dea:	4b80      	ldr	r3, [pc, #512]	@ (8017fec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8017dec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8017dee:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8017df2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8017df4:	4b7d      	ldr	r3, [pc, #500]	@ (8017fec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8017df6:	681b      	ldr	r3, [r3, #0]
 8017df8:	f003 0304 	and.w	r3, r3, #4
 8017dfc:	2b04      	cmp	r3, #4
 8017dfe:	d10c      	bne.n	8017e1a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8017e00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017e02:	2b00      	cmp	r3, #0
 8017e04:	d109      	bne.n	8017e1a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8017e06:	4b79      	ldr	r3, [pc, #484]	@ (8017fec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8017e08:	681b      	ldr	r3, [r3, #0]
 8017e0a:	08db      	lsrs	r3, r3, #3
 8017e0c:	f003 0303 	and.w	r3, r3, #3
 8017e10:	4a77      	ldr	r2, [pc, #476]	@ (8017ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8017e12:	fa22 f303 	lsr.w	r3, r2, r3
 8017e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8017e18:	e01e      	b.n	8017e58 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8017e1a:	4b74      	ldr	r3, [pc, #464]	@ (8017fec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8017e1c:	681b      	ldr	r3, [r3, #0]
 8017e1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8017e22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8017e26:	d106      	bne.n	8017e36 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8017e28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017e2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8017e2e:	d102      	bne.n	8017e36 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8017e30:	4b70      	ldr	r3, [pc, #448]	@ (8017ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8017e32:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8017e34:	e010      	b.n	8017e58 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8017e36:	4b6d      	ldr	r3, [pc, #436]	@ (8017fec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8017e38:	681b      	ldr	r3, [r3, #0]
 8017e3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8017e3e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8017e42:	d106      	bne.n	8017e52 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8017e44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017e46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8017e4a:	d102      	bne.n	8017e52 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8017e4c:	4b6a      	ldr	r3, [pc, #424]	@ (8017ff8 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8017e4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8017e50:	e002      	b.n	8017e58 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8017e52:	2300      	movs	r3, #0
 8017e54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8017e56:	e122      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8017e58:	e121      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8017e5a:	2300      	movs	r3, #0
 8017e5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017e5e:	e11e      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8017e60:	e9d7 2300 	ldrd	r2, r3, [r7]
 8017e64:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8017e68:	430b      	orrs	r3, r1
 8017e6a:	d133      	bne.n	8017ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8017e6c:	4b5f      	ldr	r3, [pc, #380]	@ (8017fec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8017e6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8017e70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8017e74:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8017e76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e78:	2b00      	cmp	r3, #0
 8017e7a:	d004      	beq.n	8017e86 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8017e7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8017e82:	d012      	beq.n	8017eaa <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8017e84:	e023      	b.n	8017ece <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8017e86:	4b59      	ldr	r3, [pc, #356]	@ (8017fec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8017e88:	681b      	ldr	r3, [r3, #0]
 8017e8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8017e8e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8017e92:	d107      	bne.n	8017ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8017e94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8017e98:	4618      	mov	r0, r3
 8017e9a:	f000 fbc7 	bl	801862c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8017e9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017ea0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8017ea2:	e0fc      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8017ea4:	2300      	movs	r3, #0
 8017ea6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017ea8:	e0f9      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8017eaa:	4b50      	ldr	r3, [pc, #320]	@ (8017fec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8017eac:	681b      	ldr	r3, [r3, #0]
 8017eae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8017eb2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8017eb6:	d107      	bne.n	8017ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8017eb8:	f107 0318 	add.w	r3, r7, #24
 8017ebc:	4618      	mov	r0, r3
 8017ebe:	f000 f90d 	bl	80180dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8017ec2:	6a3b      	ldr	r3, [r7, #32]
 8017ec4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8017ec6:	e0ea      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8017ec8:	2300      	movs	r3, #0
 8017eca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017ecc:	e0e7      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8017ece:	2300      	movs	r3, #0
 8017ed0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017ed2:	e0e4      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8017ed4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8017ed8:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8017edc:	430b      	orrs	r3, r1
 8017ede:	f040 808d 	bne.w	8017ffc <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8017ee2:	4b42      	ldr	r3, [pc, #264]	@ (8017fec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8017ee4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017ee6:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8017eea:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8017eec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017eee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8017ef2:	d06b      	beq.n	8017fcc <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8017ef4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ef6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8017efa:	d874      	bhi.n	8017fe6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8017efc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017efe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8017f02:	d056      	beq.n	8017fb2 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8017f04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8017f0a:	d86c      	bhi.n	8017fe6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8017f0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f0e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8017f12:	d03b      	beq.n	8017f8c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8017f14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f16:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8017f1a:	d864      	bhi.n	8017fe6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8017f1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8017f22:	d021      	beq.n	8017f68 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8017f24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8017f2a:	d85c      	bhi.n	8017fe6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8017f2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f2e:	2b00      	cmp	r3, #0
 8017f30:	d004      	beq.n	8017f3c <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8017f32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f34:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8017f38:	d004      	beq.n	8017f44 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8017f3a:	e054      	b.n	8017fe6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8017f3c:	f000 f8b8 	bl	80180b0 <HAL_RCCEx_GetD3PCLK1Freq>
 8017f40:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8017f42:	e0ac      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8017f44:	4b29      	ldr	r3, [pc, #164]	@ (8017fec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8017f46:	681b      	ldr	r3, [r3, #0]
 8017f48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8017f4c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8017f50:	d107      	bne.n	8017f62 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8017f52:	f107 0318 	add.w	r3, r7, #24
 8017f56:	4618      	mov	r0, r3
 8017f58:	f000 f8c0 	bl	80180dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8017f5c:	69fb      	ldr	r3, [r7, #28]
 8017f5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8017f60:	e09d      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8017f62:	2300      	movs	r3, #0
 8017f64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017f66:	e09a      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8017f68:	4b20      	ldr	r3, [pc, #128]	@ (8017fec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8017f6a:	681b      	ldr	r3, [r3, #0]
 8017f6c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8017f70:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8017f74:	d107      	bne.n	8017f86 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8017f76:	f107 030c 	add.w	r3, r7, #12
 8017f7a:	4618      	mov	r0, r3
 8017f7c:	f000 fa02 	bl	8018384 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8017f80:	693b      	ldr	r3, [r7, #16]
 8017f82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8017f84:	e08b      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8017f86:	2300      	movs	r3, #0
 8017f88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017f8a:	e088      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8017f8c:	4b17      	ldr	r3, [pc, #92]	@ (8017fec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8017f8e:	681b      	ldr	r3, [r3, #0]
 8017f90:	f003 0304 	and.w	r3, r3, #4
 8017f94:	2b04      	cmp	r3, #4
 8017f96:	d109      	bne.n	8017fac <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8017f98:	4b14      	ldr	r3, [pc, #80]	@ (8017fec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8017f9a:	681b      	ldr	r3, [r3, #0]
 8017f9c:	08db      	lsrs	r3, r3, #3
 8017f9e:	f003 0303 	and.w	r3, r3, #3
 8017fa2:	4a13      	ldr	r2, [pc, #76]	@ (8017ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8017fa4:	fa22 f303 	lsr.w	r3, r2, r3
 8017fa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8017faa:	e078      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8017fac:	2300      	movs	r3, #0
 8017fae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017fb0:	e075      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8017fb2:	4b0e      	ldr	r3, [pc, #56]	@ (8017fec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8017fb4:	681b      	ldr	r3, [r3, #0]
 8017fb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8017fba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8017fbe:	d102      	bne.n	8017fc6 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8017fc0:	4b0c      	ldr	r3, [pc, #48]	@ (8017ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8017fc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8017fc4:	e06b      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8017fc6:	2300      	movs	r3, #0
 8017fc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017fca:	e068      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8017fcc:	4b07      	ldr	r3, [pc, #28]	@ (8017fec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8017fce:	681b      	ldr	r3, [r3, #0]
 8017fd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8017fd4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8017fd8:	d102      	bne.n	8017fe0 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8017fda:	4b07      	ldr	r3, [pc, #28]	@ (8017ff8 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8017fdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8017fde:	e05e      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8017fe0:	2300      	movs	r3, #0
 8017fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017fe4:	e05b      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8017fe6:	2300      	movs	r3, #0
 8017fe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017fea:	e058      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8017fec:	58024400 	.word	0x58024400
 8017ff0:	03d09000 	.word	0x03d09000
 8017ff4:	003d0900 	.word	0x003d0900
 8017ff8:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8017ffc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8018000:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8018004:	430b      	orrs	r3, r1
 8018006:	d148      	bne.n	801809a <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8018008:	4b27      	ldr	r3, [pc, #156]	@ (80180a8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 801800a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801800c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8018010:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8018012:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018014:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8018018:	d02a      	beq.n	8018070 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 801801a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801801c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8018020:	d838      	bhi.n	8018094 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8018022:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018024:	2b00      	cmp	r3, #0
 8018026:	d004      	beq.n	8018032 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8018028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801802a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801802e:	d00d      	beq.n	801804c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8018030:	e030      	b.n	8018094 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8018032:	4b1d      	ldr	r3, [pc, #116]	@ (80180a8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8018034:	681b      	ldr	r3, [r3, #0]
 8018036:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801803a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801803e:	d102      	bne.n	8018046 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8018040:	4b1a      	ldr	r3, [pc, #104]	@ (80180ac <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8018042:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8018044:	e02b      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8018046:	2300      	movs	r3, #0
 8018048:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801804a:	e028      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 801804c:	4b16      	ldr	r3, [pc, #88]	@ (80180a8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 801804e:	681b      	ldr	r3, [r3, #0]
 8018050:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8018054:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8018058:	d107      	bne.n	801806a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801805a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801805e:	4618      	mov	r0, r3
 8018060:	f000 fae4 	bl	801862c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8018064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018066:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8018068:	e019      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801806a:	2300      	movs	r3, #0
 801806c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801806e:	e016      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8018070:	4b0d      	ldr	r3, [pc, #52]	@ (80180a8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8018072:	681b      	ldr	r3, [r3, #0]
 8018074:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8018078:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801807c:	d107      	bne.n	801808e <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801807e:	f107 0318 	add.w	r3, r7, #24
 8018082:	4618      	mov	r0, r3
 8018084:	f000 f82a 	bl	80180dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8018088:	69fb      	ldr	r3, [r7, #28]
 801808a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801808c:	e007      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801808e:	2300      	movs	r3, #0
 8018090:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018092:	e004      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8018094:	2300      	movs	r3, #0
 8018096:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018098:	e001      	b.n	801809e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 801809a:	2300      	movs	r3, #0
 801809c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 801809e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80180a0:	4618      	mov	r0, r3
 80180a2:	3740      	adds	r7, #64	@ 0x40
 80180a4:	46bd      	mov	sp, r7
 80180a6:	bd80      	pop	{r7, pc}
 80180a8:	58024400 	.word	0x58024400
 80180ac:	017d7840 	.word	0x017d7840

080180b0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80180b0:	b580      	push	{r7, lr}
 80180b2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80180b4:	f7fe f82c 	bl	8016110 <HAL_RCC_GetHCLKFreq>
 80180b8:	4602      	mov	r2, r0
 80180ba:	4b06      	ldr	r3, [pc, #24]	@ (80180d4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80180bc:	6a1b      	ldr	r3, [r3, #32]
 80180be:	091b      	lsrs	r3, r3, #4
 80180c0:	f003 0307 	and.w	r3, r3, #7
 80180c4:	4904      	ldr	r1, [pc, #16]	@ (80180d8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80180c6:	5ccb      	ldrb	r3, [r1, r3]
 80180c8:	f003 031f 	and.w	r3, r3, #31
 80180cc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80180d0:	4618      	mov	r0, r3
 80180d2:	bd80      	pop	{r7, pc}
 80180d4:	58024400 	.word	0x58024400
 80180d8:	08022c2c 	.word	0x08022c2c

080180dc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80180dc:	b480      	push	{r7}
 80180de:	b089      	sub	sp, #36	@ 0x24
 80180e0:	af00      	add	r7, sp, #0
 80180e2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80180e4:	4ba1      	ldr	r3, [pc, #644]	@ (801836c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80180e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80180e8:	f003 0303 	and.w	r3, r3, #3
 80180ec:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80180ee:	4b9f      	ldr	r3, [pc, #636]	@ (801836c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80180f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80180f2:	0b1b      	lsrs	r3, r3, #12
 80180f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80180f8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80180fa:	4b9c      	ldr	r3, [pc, #624]	@ (801836c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80180fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80180fe:	091b      	lsrs	r3, r3, #4
 8018100:	f003 0301 	and.w	r3, r3, #1
 8018104:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8018106:	4b99      	ldr	r3, [pc, #612]	@ (801836c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8018108:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801810a:	08db      	lsrs	r3, r3, #3
 801810c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8018110:	693a      	ldr	r2, [r7, #16]
 8018112:	fb02 f303 	mul.w	r3, r2, r3
 8018116:	ee07 3a90 	vmov	s15, r3
 801811a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801811e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8018122:	697b      	ldr	r3, [r7, #20]
 8018124:	2b00      	cmp	r3, #0
 8018126:	f000 8111 	beq.w	801834c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 801812a:	69bb      	ldr	r3, [r7, #24]
 801812c:	2b02      	cmp	r3, #2
 801812e:	f000 8083 	beq.w	8018238 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8018132:	69bb      	ldr	r3, [r7, #24]
 8018134:	2b02      	cmp	r3, #2
 8018136:	f200 80a1 	bhi.w	801827c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 801813a:	69bb      	ldr	r3, [r7, #24]
 801813c:	2b00      	cmp	r3, #0
 801813e:	d003      	beq.n	8018148 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8018140:	69bb      	ldr	r3, [r7, #24]
 8018142:	2b01      	cmp	r3, #1
 8018144:	d056      	beq.n	80181f4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8018146:	e099      	b.n	801827c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8018148:	4b88      	ldr	r3, [pc, #544]	@ (801836c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801814a:	681b      	ldr	r3, [r3, #0]
 801814c:	f003 0320 	and.w	r3, r3, #32
 8018150:	2b00      	cmp	r3, #0
 8018152:	d02d      	beq.n	80181b0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8018154:	4b85      	ldr	r3, [pc, #532]	@ (801836c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8018156:	681b      	ldr	r3, [r3, #0]
 8018158:	08db      	lsrs	r3, r3, #3
 801815a:	f003 0303 	and.w	r3, r3, #3
 801815e:	4a84      	ldr	r2, [pc, #528]	@ (8018370 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8018160:	fa22 f303 	lsr.w	r3, r2, r3
 8018164:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8018166:	68bb      	ldr	r3, [r7, #8]
 8018168:	ee07 3a90 	vmov	s15, r3
 801816c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8018170:	697b      	ldr	r3, [r7, #20]
 8018172:	ee07 3a90 	vmov	s15, r3
 8018176:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801817a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801817e:	4b7b      	ldr	r3, [pc, #492]	@ (801836c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8018180:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018182:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8018186:	ee07 3a90 	vmov	s15, r3
 801818a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801818e:	ed97 6a03 	vldr	s12, [r7, #12]
 8018192:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8018374 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8018196:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801819a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801819e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80181a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80181a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80181aa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80181ae:	e087      	b.n	80182c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80181b0:	697b      	ldr	r3, [r7, #20]
 80181b2:	ee07 3a90 	vmov	s15, r3
 80181b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80181ba:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8018378 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80181be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80181c2:	4b6a      	ldr	r3, [pc, #424]	@ (801836c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80181c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80181c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80181ca:	ee07 3a90 	vmov	s15, r3
 80181ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80181d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80181d6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8018374 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80181da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80181de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80181e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80181e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80181ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80181ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80181f2:	e065      	b.n	80182c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80181f4:	697b      	ldr	r3, [r7, #20]
 80181f6:	ee07 3a90 	vmov	s15, r3
 80181fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80181fe:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 801837c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8018202:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8018206:	4b59      	ldr	r3, [pc, #356]	@ (801836c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8018208:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801820a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801820e:	ee07 3a90 	vmov	s15, r3
 8018212:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8018216:	ed97 6a03 	vldr	s12, [r7, #12]
 801821a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8018374 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801821e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8018222:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8018226:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801822a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801822e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8018232:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8018236:	e043      	b.n	80182c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8018238:	697b      	ldr	r3, [r7, #20]
 801823a:	ee07 3a90 	vmov	s15, r3
 801823e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8018242:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8018380 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8018246:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801824a:	4b48      	ldr	r3, [pc, #288]	@ (801836c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801824c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801824e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8018252:	ee07 3a90 	vmov	s15, r3
 8018256:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801825a:	ed97 6a03 	vldr	s12, [r7, #12]
 801825e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8018374 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8018262:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8018266:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801826a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801826e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8018272:	ee67 7a27 	vmul.f32	s15, s14, s15
 8018276:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801827a:	e021      	b.n	80182c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 801827c:	697b      	ldr	r3, [r7, #20]
 801827e:	ee07 3a90 	vmov	s15, r3
 8018282:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8018286:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 801837c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 801828a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801828e:	4b37      	ldr	r3, [pc, #220]	@ (801836c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8018290:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018292:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8018296:	ee07 3a90 	vmov	s15, r3
 801829a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801829e:	ed97 6a03 	vldr	s12, [r7, #12]
 80182a2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8018374 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80182a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80182aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80182ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80182b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80182b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80182ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80182be:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80182c0:	4b2a      	ldr	r3, [pc, #168]	@ (801836c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80182c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80182c4:	0a5b      	lsrs	r3, r3, #9
 80182c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80182ca:	ee07 3a90 	vmov	s15, r3
 80182ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80182d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80182d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80182da:	edd7 6a07 	vldr	s13, [r7, #28]
 80182de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80182e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80182e6:	ee17 2a90 	vmov	r2, s15
 80182ea:	687b      	ldr	r3, [r7, #4]
 80182ec:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80182ee:	4b1f      	ldr	r3, [pc, #124]	@ (801836c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80182f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80182f2:	0c1b      	lsrs	r3, r3, #16
 80182f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80182f8:	ee07 3a90 	vmov	s15, r3
 80182fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8018300:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8018304:	ee37 7a87 	vadd.f32	s14, s15, s14
 8018308:	edd7 6a07 	vldr	s13, [r7, #28]
 801830c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8018310:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8018314:	ee17 2a90 	vmov	r2, s15
 8018318:	687b      	ldr	r3, [r7, #4]
 801831a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 801831c:	4b13      	ldr	r3, [pc, #76]	@ (801836c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801831e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018320:	0e1b      	lsrs	r3, r3, #24
 8018322:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8018326:	ee07 3a90 	vmov	s15, r3
 801832a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801832e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8018332:	ee37 7a87 	vadd.f32	s14, s15, s14
 8018336:	edd7 6a07 	vldr	s13, [r7, #28]
 801833a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801833e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8018342:	ee17 2a90 	vmov	r2, s15
 8018346:	687b      	ldr	r3, [r7, #4]
 8018348:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 801834a:	e008      	b.n	801835e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 801834c:	687b      	ldr	r3, [r7, #4]
 801834e:	2200      	movs	r2, #0
 8018350:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8018352:	687b      	ldr	r3, [r7, #4]
 8018354:	2200      	movs	r2, #0
 8018356:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8018358:	687b      	ldr	r3, [r7, #4]
 801835a:	2200      	movs	r2, #0
 801835c:	609a      	str	r2, [r3, #8]
}
 801835e:	bf00      	nop
 8018360:	3724      	adds	r7, #36	@ 0x24
 8018362:	46bd      	mov	sp, r7
 8018364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018368:	4770      	bx	lr
 801836a:	bf00      	nop
 801836c:	58024400 	.word	0x58024400
 8018370:	03d09000 	.word	0x03d09000
 8018374:	46000000 	.word	0x46000000
 8018378:	4c742400 	.word	0x4c742400
 801837c:	4a742400 	.word	0x4a742400
 8018380:	4bbebc20 	.word	0x4bbebc20

08018384 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8018384:	b480      	push	{r7}
 8018386:	b089      	sub	sp, #36	@ 0x24
 8018388:	af00      	add	r7, sp, #0
 801838a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 801838c:	4ba1      	ldr	r3, [pc, #644]	@ (8018614 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801838e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018390:	f003 0303 	and.w	r3, r3, #3
 8018394:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8018396:	4b9f      	ldr	r3, [pc, #636]	@ (8018614 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8018398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801839a:	0d1b      	lsrs	r3, r3, #20
 801839c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80183a0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80183a2:	4b9c      	ldr	r3, [pc, #624]	@ (8018614 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80183a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80183a6:	0a1b      	lsrs	r3, r3, #8
 80183a8:	f003 0301 	and.w	r3, r3, #1
 80183ac:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80183ae:	4b99      	ldr	r3, [pc, #612]	@ (8018614 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80183b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80183b2:	08db      	lsrs	r3, r3, #3
 80183b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80183b8:	693a      	ldr	r2, [r7, #16]
 80183ba:	fb02 f303 	mul.w	r3, r2, r3
 80183be:	ee07 3a90 	vmov	s15, r3
 80183c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80183c6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80183ca:	697b      	ldr	r3, [r7, #20]
 80183cc:	2b00      	cmp	r3, #0
 80183ce:	f000 8111 	beq.w	80185f4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80183d2:	69bb      	ldr	r3, [r7, #24]
 80183d4:	2b02      	cmp	r3, #2
 80183d6:	f000 8083 	beq.w	80184e0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80183da:	69bb      	ldr	r3, [r7, #24]
 80183dc:	2b02      	cmp	r3, #2
 80183de:	f200 80a1 	bhi.w	8018524 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80183e2:	69bb      	ldr	r3, [r7, #24]
 80183e4:	2b00      	cmp	r3, #0
 80183e6:	d003      	beq.n	80183f0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80183e8:	69bb      	ldr	r3, [r7, #24]
 80183ea:	2b01      	cmp	r3, #1
 80183ec:	d056      	beq.n	801849c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80183ee:	e099      	b.n	8018524 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80183f0:	4b88      	ldr	r3, [pc, #544]	@ (8018614 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80183f2:	681b      	ldr	r3, [r3, #0]
 80183f4:	f003 0320 	and.w	r3, r3, #32
 80183f8:	2b00      	cmp	r3, #0
 80183fa:	d02d      	beq.n	8018458 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80183fc:	4b85      	ldr	r3, [pc, #532]	@ (8018614 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80183fe:	681b      	ldr	r3, [r3, #0]
 8018400:	08db      	lsrs	r3, r3, #3
 8018402:	f003 0303 	and.w	r3, r3, #3
 8018406:	4a84      	ldr	r2, [pc, #528]	@ (8018618 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8018408:	fa22 f303 	lsr.w	r3, r2, r3
 801840c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 801840e:	68bb      	ldr	r3, [r7, #8]
 8018410:	ee07 3a90 	vmov	s15, r3
 8018414:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8018418:	697b      	ldr	r3, [r7, #20]
 801841a:	ee07 3a90 	vmov	s15, r3
 801841e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8018422:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8018426:	4b7b      	ldr	r3, [pc, #492]	@ (8018614 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8018428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801842a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801842e:	ee07 3a90 	vmov	s15, r3
 8018432:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8018436:	ed97 6a03 	vldr	s12, [r7, #12]
 801843a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 801861c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801843e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8018442:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8018446:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801844a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801844e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8018452:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8018456:	e087      	b.n	8018568 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8018458:	697b      	ldr	r3, [r7, #20]
 801845a:	ee07 3a90 	vmov	s15, r3
 801845e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8018462:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8018620 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8018466:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801846a:	4b6a      	ldr	r3, [pc, #424]	@ (8018614 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801846c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801846e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8018472:	ee07 3a90 	vmov	s15, r3
 8018476:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801847a:	ed97 6a03 	vldr	s12, [r7, #12]
 801847e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 801861c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8018482:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8018486:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801848a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801848e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8018492:	ee67 7a27 	vmul.f32	s15, s14, s15
 8018496:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801849a:	e065      	b.n	8018568 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 801849c:	697b      	ldr	r3, [r7, #20]
 801849e:	ee07 3a90 	vmov	s15, r3
 80184a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80184a6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8018624 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80184aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80184ae:	4b59      	ldr	r3, [pc, #356]	@ (8018614 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80184b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80184b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80184b6:	ee07 3a90 	vmov	s15, r3
 80184ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80184be:	ed97 6a03 	vldr	s12, [r7, #12]
 80184c2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 801861c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80184c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80184ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80184ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80184d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80184d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80184da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80184de:	e043      	b.n	8018568 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80184e0:	697b      	ldr	r3, [r7, #20]
 80184e2:	ee07 3a90 	vmov	s15, r3
 80184e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80184ea:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8018628 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80184ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80184f2:	4b48      	ldr	r3, [pc, #288]	@ (8018614 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80184f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80184f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80184fa:	ee07 3a90 	vmov	s15, r3
 80184fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8018502:	ed97 6a03 	vldr	s12, [r7, #12]
 8018506:	eddf 5a45 	vldr	s11, [pc, #276]	@ 801861c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801850a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801850e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8018512:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8018516:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801851a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801851e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8018522:	e021      	b.n	8018568 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8018524:	697b      	ldr	r3, [r7, #20]
 8018526:	ee07 3a90 	vmov	s15, r3
 801852a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801852e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8018624 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8018532:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8018536:	4b37      	ldr	r3, [pc, #220]	@ (8018614 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8018538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801853a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801853e:	ee07 3a90 	vmov	s15, r3
 8018542:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8018546:	ed97 6a03 	vldr	s12, [r7, #12]
 801854a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 801861c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801854e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8018552:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8018556:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801855a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801855e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8018562:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8018566:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8018568:	4b2a      	ldr	r3, [pc, #168]	@ (8018614 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801856a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801856c:	0a5b      	lsrs	r3, r3, #9
 801856e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8018572:	ee07 3a90 	vmov	s15, r3
 8018576:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801857a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801857e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8018582:	edd7 6a07 	vldr	s13, [r7, #28]
 8018586:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801858a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801858e:	ee17 2a90 	vmov	r2, s15
 8018592:	687b      	ldr	r3, [r7, #4]
 8018594:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8018596:	4b1f      	ldr	r3, [pc, #124]	@ (8018614 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8018598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801859a:	0c1b      	lsrs	r3, r3, #16
 801859c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80185a0:	ee07 3a90 	vmov	s15, r3
 80185a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80185a8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80185ac:	ee37 7a87 	vadd.f32	s14, s15, s14
 80185b0:	edd7 6a07 	vldr	s13, [r7, #28]
 80185b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80185b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80185bc:	ee17 2a90 	vmov	r2, s15
 80185c0:	687b      	ldr	r3, [r7, #4]
 80185c2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80185c4:	4b13      	ldr	r3, [pc, #76]	@ (8018614 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80185c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80185c8:	0e1b      	lsrs	r3, r3, #24
 80185ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80185ce:	ee07 3a90 	vmov	s15, r3
 80185d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80185d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80185da:	ee37 7a87 	vadd.f32	s14, s15, s14
 80185de:	edd7 6a07 	vldr	s13, [r7, #28]
 80185e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80185e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80185ea:	ee17 2a90 	vmov	r2, s15
 80185ee:	687b      	ldr	r3, [r7, #4]
 80185f0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80185f2:	e008      	b.n	8018606 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80185f4:	687b      	ldr	r3, [r7, #4]
 80185f6:	2200      	movs	r2, #0
 80185f8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80185fa:	687b      	ldr	r3, [r7, #4]
 80185fc:	2200      	movs	r2, #0
 80185fe:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8018600:	687b      	ldr	r3, [r7, #4]
 8018602:	2200      	movs	r2, #0
 8018604:	609a      	str	r2, [r3, #8]
}
 8018606:	bf00      	nop
 8018608:	3724      	adds	r7, #36	@ 0x24
 801860a:	46bd      	mov	sp, r7
 801860c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018610:	4770      	bx	lr
 8018612:	bf00      	nop
 8018614:	58024400 	.word	0x58024400
 8018618:	03d09000 	.word	0x03d09000
 801861c:	46000000 	.word	0x46000000
 8018620:	4c742400 	.word	0x4c742400
 8018624:	4a742400 	.word	0x4a742400
 8018628:	4bbebc20 	.word	0x4bbebc20

0801862c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 801862c:	b480      	push	{r7}
 801862e:	b089      	sub	sp, #36	@ 0x24
 8018630:	af00      	add	r7, sp, #0
 8018632:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8018634:	4ba0      	ldr	r3, [pc, #640]	@ (80188b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8018636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018638:	f003 0303 	and.w	r3, r3, #3
 801863c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 801863e:	4b9e      	ldr	r3, [pc, #632]	@ (80188b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8018640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018642:	091b      	lsrs	r3, r3, #4
 8018644:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8018648:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 801864a:	4b9b      	ldr	r3, [pc, #620]	@ (80188b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801864c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801864e:	f003 0301 	and.w	r3, r3, #1
 8018652:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8018654:	4b98      	ldr	r3, [pc, #608]	@ (80188b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8018656:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8018658:	08db      	lsrs	r3, r3, #3
 801865a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801865e:	693a      	ldr	r2, [r7, #16]
 8018660:	fb02 f303 	mul.w	r3, r2, r3
 8018664:	ee07 3a90 	vmov	s15, r3
 8018668:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801866c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8018670:	697b      	ldr	r3, [r7, #20]
 8018672:	2b00      	cmp	r3, #0
 8018674:	f000 8111 	beq.w	801889a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8018678:	69bb      	ldr	r3, [r7, #24]
 801867a:	2b02      	cmp	r3, #2
 801867c:	f000 8083 	beq.w	8018786 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8018680:	69bb      	ldr	r3, [r7, #24]
 8018682:	2b02      	cmp	r3, #2
 8018684:	f200 80a1 	bhi.w	80187ca <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8018688:	69bb      	ldr	r3, [r7, #24]
 801868a:	2b00      	cmp	r3, #0
 801868c:	d003      	beq.n	8018696 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 801868e:	69bb      	ldr	r3, [r7, #24]
 8018690:	2b01      	cmp	r3, #1
 8018692:	d056      	beq.n	8018742 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8018694:	e099      	b.n	80187ca <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8018696:	4b88      	ldr	r3, [pc, #544]	@ (80188b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8018698:	681b      	ldr	r3, [r3, #0]
 801869a:	f003 0320 	and.w	r3, r3, #32
 801869e:	2b00      	cmp	r3, #0
 80186a0:	d02d      	beq.n	80186fe <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80186a2:	4b85      	ldr	r3, [pc, #532]	@ (80188b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80186a4:	681b      	ldr	r3, [r3, #0]
 80186a6:	08db      	lsrs	r3, r3, #3
 80186a8:	f003 0303 	and.w	r3, r3, #3
 80186ac:	4a83      	ldr	r2, [pc, #524]	@ (80188bc <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80186ae:	fa22 f303 	lsr.w	r3, r2, r3
 80186b2:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80186b4:	68bb      	ldr	r3, [r7, #8]
 80186b6:	ee07 3a90 	vmov	s15, r3
 80186ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80186be:	697b      	ldr	r3, [r7, #20]
 80186c0:	ee07 3a90 	vmov	s15, r3
 80186c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80186c8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80186cc:	4b7a      	ldr	r3, [pc, #488]	@ (80188b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80186ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80186d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80186d4:	ee07 3a90 	vmov	s15, r3
 80186d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80186dc:	ed97 6a03 	vldr	s12, [r7, #12]
 80186e0:	eddf 5a77 	vldr	s11, [pc, #476]	@ 80188c0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80186e4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80186e8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80186ec:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80186f0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80186f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80186f8:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80186fc:	e087      	b.n	801880e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80186fe:	697b      	ldr	r3, [r7, #20]
 8018700:	ee07 3a90 	vmov	s15, r3
 8018704:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8018708:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80188c4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 801870c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8018710:	4b69      	ldr	r3, [pc, #420]	@ (80188b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8018712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8018714:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8018718:	ee07 3a90 	vmov	s15, r3
 801871c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8018720:	ed97 6a03 	vldr	s12, [r7, #12]
 8018724:	eddf 5a66 	vldr	s11, [pc, #408]	@ 80188c0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8018728:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801872c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8018730:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8018734:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8018738:	ee67 7a27 	vmul.f32	s15, s14, s15
 801873c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8018740:	e065      	b.n	801880e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8018742:	697b      	ldr	r3, [r7, #20]
 8018744:	ee07 3a90 	vmov	s15, r3
 8018748:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801874c:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 80188c8 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8018750:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8018754:	4b58      	ldr	r3, [pc, #352]	@ (80188b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8018756:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8018758:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801875c:	ee07 3a90 	vmov	s15, r3
 8018760:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8018764:	ed97 6a03 	vldr	s12, [r7, #12]
 8018768:	eddf 5a55 	vldr	s11, [pc, #340]	@ 80188c0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 801876c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8018770:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8018774:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8018778:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801877c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8018780:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8018784:	e043      	b.n	801880e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8018786:	697b      	ldr	r3, [r7, #20]
 8018788:	ee07 3a90 	vmov	s15, r3
 801878c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8018790:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80188cc <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8018794:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8018798:	4b47      	ldr	r3, [pc, #284]	@ (80188b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801879a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801879c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80187a0:	ee07 3a90 	vmov	s15, r3
 80187a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80187a8:	ed97 6a03 	vldr	s12, [r7, #12]
 80187ac:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80188c0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80187b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80187b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80187b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80187bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80187c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80187c4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80187c8:	e021      	b.n	801880e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80187ca:	697b      	ldr	r3, [r7, #20]
 80187cc:	ee07 3a90 	vmov	s15, r3
 80187d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80187d4:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80188c4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80187d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80187dc:	4b36      	ldr	r3, [pc, #216]	@ (80188b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80187de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80187e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80187e4:	ee07 3a90 	vmov	s15, r3
 80187e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80187ec:	ed97 6a03 	vldr	s12, [r7, #12]
 80187f0:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80188c0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80187f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80187f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80187fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8018800:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8018804:	ee67 7a27 	vmul.f32	s15, s14, s15
 8018808:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801880c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 801880e:	4b2a      	ldr	r3, [pc, #168]	@ (80188b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8018810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8018812:	0a5b      	lsrs	r3, r3, #9
 8018814:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8018818:	ee07 3a90 	vmov	s15, r3
 801881c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8018820:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8018824:	ee37 7a87 	vadd.f32	s14, s15, s14
 8018828:	edd7 6a07 	vldr	s13, [r7, #28]
 801882c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8018830:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8018834:	ee17 2a90 	vmov	r2, s15
 8018838:	687b      	ldr	r3, [r7, #4]
 801883a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 801883c:	4b1e      	ldr	r3, [pc, #120]	@ (80188b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801883e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8018840:	0c1b      	lsrs	r3, r3, #16
 8018842:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8018846:	ee07 3a90 	vmov	s15, r3
 801884a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801884e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8018852:	ee37 7a87 	vadd.f32	s14, s15, s14
 8018856:	edd7 6a07 	vldr	s13, [r7, #28]
 801885a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801885e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8018862:	ee17 2a90 	vmov	r2, s15
 8018866:	687b      	ldr	r3, [r7, #4]
 8018868:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 801886a:	4b13      	ldr	r3, [pc, #76]	@ (80188b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801886c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801886e:	0e1b      	lsrs	r3, r3, #24
 8018870:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8018874:	ee07 3a90 	vmov	s15, r3
 8018878:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801887c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8018880:	ee37 7a87 	vadd.f32	s14, s15, s14
 8018884:	edd7 6a07 	vldr	s13, [r7, #28]
 8018888:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801888c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8018890:	ee17 2a90 	vmov	r2, s15
 8018894:	687b      	ldr	r3, [r7, #4]
 8018896:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8018898:	e008      	b.n	80188ac <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 801889a:	687b      	ldr	r3, [r7, #4]
 801889c:	2200      	movs	r2, #0
 801889e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80188a0:	687b      	ldr	r3, [r7, #4]
 80188a2:	2200      	movs	r2, #0
 80188a4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80188a6:	687b      	ldr	r3, [r7, #4]
 80188a8:	2200      	movs	r2, #0
 80188aa:	609a      	str	r2, [r3, #8]
}
 80188ac:	bf00      	nop
 80188ae:	3724      	adds	r7, #36	@ 0x24
 80188b0:	46bd      	mov	sp, r7
 80188b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80188b6:	4770      	bx	lr
 80188b8:	58024400 	.word	0x58024400
 80188bc:	03d09000 	.word	0x03d09000
 80188c0:	46000000 	.word	0x46000000
 80188c4:	4c742400 	.word	0x4c742400
 80188c8:	4a742400 	.word	0x4a742400
 80188cc:	4bbebc20 	.word	0x4bbebc20

080188d0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80188d0:	b580      	push	{r7, lr}
 80188d2:	b084      	sub	sp, #16
 80188d4:	af00      	add	r7, sp, #0
 80188d6:	6078      	str	r0, [r7, #4]
 80188d8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80188da:	2300      	movs	r3, #0
 80188dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80188de:	4b53      	ldr	r3, [pc, #332]	@ (8018a2c <RCCEx_PLL2_Config+0x15c>)
 80188e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80188e2:	f003 0303 	and.w	r3, r3, #3
 80188e6:	2b03      	cmp	r3, #3
 80188e8:	d101      	bne.n	80188ee <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80188ea:	2301      	movs	r3, #1
 80188ec:	e099      	b.n	8018a22 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80188ee:	4b4f      	ldr	r3, [pc, #316]	@ (8018a2c <RCCEx_PLL2_Config+0x15c>)
 80188f0:	681b      	ldr	r3, [r3, #0]
 80188f2:	4a4e      	ldr	r2, [pc, #312]	@ (8018a2c <RCCEx_PLL2_Config+0x15c>)
 80188f4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80188f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80188fa:	f7f4 fec1 	bl	800d680 <HAL_GetTick>
 80188fe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8018900:	e008      	b.n	8018914 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8018902:	f7f4 febd 	bl	800d680 <HAL_GetTick>
 8018906:	4602      	mov	r2, r0
 8018908:	68bb      	ldr	r3, [r7, #8]
 801890a:	1ad3      	subs	r3, r2, r3
 801890c:	2b02      	cmp	r3, #2
 801890e:	d901      	bls.n	8018914 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8018910:	2303      	movs	r3, #3
 8018912:	e086      	b.n	8018a22 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8018914:	4b45      	ldr	r3, [pc, #276]	@ (8018a2c <RCCEx_PLL2_Config+0x15c>)
 8018916:	681b      	ldr	r3, [r3, #0]
 8018918:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801891c:	2b00      	cmp	r3, #0
 801891e:	d1f0      	bne.n	8018902 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8018920:	4b42      	ldr	r3, [pc, #264]	@ (8018a2c <RCCEx_PLL2_Config+0x15c>)
 8018922:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018924:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8018928:	687b      	ldr	r3, [r7, #4]
 801892a:	681b      	ldr	r3, [r3, #0]
 801892c:	031b      	lsls	r3, r3, #12
 801892e:	493f      	ldr	r1, [pc, #252]	@ (8018a2c <RCCEx_PLL2_Config+0x15c>)
 8018930:	4313      	orrs	r3, r2
 8018932:	628b      	str	r3, [r1, #40]	@ 0x28
 8018934:	687b      	ldr	r3, [r7, #4]
 8018936:	685b      	ldr	r3, [r3, #4]
 8018938:	3b01      	subs	r3, #1
 801893a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 801893e:	687b      	ldr	r3, [r7, #4]
 8018940:	689b      	ldr	r3, [r3, #8]
 8018942:	3b01      	subs	r3, #1
 8018944:	025b      	lsls	r3, r3, #9
 8018946:	b29b      	uxth	r3, r3
 8018948:	431a      	orrs	r2, r3
 801894a:	687b      	ldr	r3, [r7, #4]
 801894c:	68db      	ldr	r3, [r3, #12]
 801894e:	3b01      	subs	r3, #1
 8018950:	041b      	lsls	r3, r3, #16
 8018952:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8018956:	431a      	orrs	r2, r3
 8018958:	687b      	ldr	r3, [r7, #4]
 801895a:	691b      	ldr	r3, [r3, #16]
 801895c:	3b01      	subs	r3, #1
 801895e:	061b      	lsls	r3, r3, #24
 8018960:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8018964:	4931      	ldr	r1, [pc, #196]	@ (8018a2c <RCCEx_PLL2_Config+0x15c>)
 8018966:	4313      	orrs	r3, r2
 8018968:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 801896a:	4b30      	ldr	r3, [pc, #192]	@ (8018a2c <RCCEx_PLL2_Config+0x15c>)
 801896c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801896e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8018972:	687b      	ldr	r3, [r7, #4]
 8018974:	695b      	ldr	r3, [r3, #20]
 8018976:	492d      	ldr	r1, [pc, #180]	@ (8018a2c <RCCEx_PLL2_Config+0x15c>)
 8018978:	4313      	orrs	r3, r2
 801897a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 801897c:	4b2b      	ldr	r3, [pc, #172]	@ (8018a2c <RCCEx_PLL2_Config+0x15c>)
 801897e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018980:	f023 0220 	bic.w	r2, r3, #32
 8018984:	687b      	ldr	r3, [r7, #4]
 8018986:	699b      	ldr	r3, [r3, #24]
 8018988:	4928      	ldr	r1, [pc, #160]	@ (8018a2c <RCCEx_PLL2_Config+0x15c>)
 801898a:	4313      	orrs	r3, r2
 801898c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 801898e:	4b27      	ldr	r3, [pc, #156]	@ (8018a2c <RCCEx_PLL2_Config+0x15c>)
 8018990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018992:	4a26      	ldr	r2, [pc, #152]	@ (8018a2c <RCCEx_PLL2_Config+0x15c>)
 8018994:	f023 0310 	bic.w	r3, r3, #16
 8018998:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 801899a:	4b24      	ldr	r3, [pc, #144]	@ (8018a2c <RCCEx_PLL2_Config+0x15c>)
 801899c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801899e:	4b24      	ldr	r3, [pc, #144]	@ (8018a30 <RCCEx_PLL2_Config+0x160>)
 80189a0:	4013      	ands	r3, r2
 80189a2:	687a      	ldr	r2, [r7, #4]
 80189a4:	69d2      	ldr	r2, [r2, #28]
 80189a6:	00d2      	lsls	r2, r2, #3
 80189a8:	4920      	ldr	r1, [pc, #128]	@ (8018a2c <RCCEx_PLL2_Config+0x15c>)
 80189aa:	4313      	orrs	r3, r2
 80189ac:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80189ae:	4b1f      	ldr	r3, [pc, #124]	@ (8018a2c <RCCEx_PLL2_Config+0x15c>)
 80189b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80189b2:	4a1e      	ldr	r2, [pc, #120]	@ (8018a2c <RCCEx_PLL2_Config+0x15c>)
 80189b4:	f043 0310 	orr.w	r3, r3, #16
 80189b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80189ba:	683b      	ldr	r3, [r7, #0]
 80189bc:	2b00      	cmp	r3, #0
 80189be:	d106      	bne.n	80189ce <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80189c0:	4b1a      	ldr	r3, [pc, #104]	@ (8018a2c <RCCEx_PLL2_Config+0x15c>)
 80189c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80189c4:	4a19      	ldr	r2, [pc, #100]	@ (8018a2c <RCCEx_PLL2_Config+0x15c>)
 80189c6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80189ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80189cc:	e00f      	b.n	80189ee <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80189ce:	683b      	ldr	r3, [r7, #0]
 80189d0:	2b01      	cmp	r3, #1
 80189d2:	d106      	bne.n	80189e2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80189d4:	4b15      	ldr	r3, [pc, #84]	@ (8018a2c <RCCEx_PLL2_Config+0x15c>)
 80189d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80189d8:	4a14      	ldr	r2, [pc, #80]	@ (8018a2c <RCCEx_PLL2_Config+0x15c>)
 80189da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80189de:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80189e0:	e005      	b.n	80189ee <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80189e2:	4b12      	ldr	r3, [pc, #72]	@ (8018a2c <RCCEx_PLL2_Config+0x15c>)
 80189e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80189e6:	4a11      	ldr	r2, [pc, #68]	@ (8018a2c <RCCEx_PLL2_Config+0x15c>)
 80189e8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80189ec:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80189ee:	4b0f      	ldr	r3, [pc, #60]	@ (8018a2c <RCCEx_PLL2_Config+0x15c>)
 80189f0:	681b      	ldr	r3, [r3, #0]
 80189f2:	4a0e      	ldr	r2, [pc, #56]	@ (8018a2c <RCCEx_PLL2_Config+0x15c>)
 80189f4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80189f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80189fa:	f7f4 fe41 	bl	800d680 <HAL_GetTick>
 80189fe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8018a00:	e008      	b.n	8018a14 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8018a02:	f7f4 fe3d 	bl	800d680 <HAL_GetTick>
 8018a06:	4602      	mov	r2, r0
 8018a08:	68bb      	ldr	r3, [r7, #8]
 8018a0a:	1ad3      	subs	r3, r2, r3
 8018a0c:	2b02      	cmp	r3, #2
 8018a0e:	d901      	bls.n	8018a14 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8018a10:	2303      	movs	r3, #3
 8018a12:	e006      	b.n	8018a22 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8018a14:	4b05      	ldr	r3, [pc, #20]	@ (8018a2c <RCCEx_PLL2_Config+0x15c>)
 8018a16:	681b      	ldr	r3, [r3, #0]
 8018a18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8018a1c:	2b00      	cmp	r3, #0
 8018a1e:	d0f0      	beq.n	8018a02 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8018a20:	7bfb      	ldrb	r3, [r7, #15]
}
 8018a22:	4618      	mov	r0, r3
 8018a24:	3710      	adds	r7, #16
 8018a26:	46bd      	mov	sp, r7
 8018a28:	bd80      	pop	{r7, pc}
 8018a2a:	bf00      	nop
 8018a2c:	58024400 	.word	0x58024400
 8018a30:	ffff0007 	.word	0xffff0007

08018a34 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8018a34:	b580      	push	{r7, lr}
 8018a36:	b084      	sub	sp, #16
 8018a38:	af00      	add	r7, sp, #0
 8018a3a:	6078      	str	r0, [r7, #4]
 8018a3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8018a3e:	2300      	movs	r3, #0
 8018a40:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8018a42:	4b53      	ldr	r3, [pc, #332]	@ (8018b90 <RCCEx_PLL3_Config+0x15c>)
 8018a44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018a46:	f003 0303 	and.w	r3, r3, #3
 8018a4a:	2b03      	cmp	r3, #3
 8018a4c:	d101      	bne.n	8018a52 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8018a4e:	2301      	movs	r3, #1
 8018a50:	e099      	b.n	8018b86 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8018a52:	4b4f      	ldr	r3, [pc, #316]	@ (8018b90 <RCCEx_PLL3_Config+0x15c>)
 8018a54:	681b      	ldr	r3, [r3, #0]
 8018a56:	4a4e      	ldr	r2, [pc, #312]	@ (8018b90 <RCCEx_PLL3_Config+0x15c>)
 8018a58:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8018a5c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8018a5e:	f7f4 fe0f 	bl	800d680 <HAL_GetTick>
 8018a62:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8018a64:	e008      	b.n	8018a78 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8018a66:	f7f4 fe0b 	bl	800d680 <HAL_GetTick>
 8018a6a:	4602      	mov	r2, r0
 8018a6c:	68bb      	ldr	r3, [r7, #8]
 8018a6e:	1ad3      	subs	r3, r2, r3
 8018a70:	2b02      	cmp	r3, #2
 8018a72:	d901      	bls.n	8018a78 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8018a74:	2303      	movs	r3, #3
 8018a76:	e086      	b.n	8018b86 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8018a78:	4b45      	ldr	r3, [pc, #276]	@ (8018b90 <RCCEx_PLL3_Config+0x15c>)
 8018a7a:	681b      	ldr	r3, [r3, #0]
 8018a7c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8018a80:	2b00      	cmp	r3, #0
 8018a82:	d1f0      	bne.n	8018a66 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8018a84:	4b42      	ldr	r3, [pc, #264]	@ (8018b90 <RCCEx_PLL3_Config+0x15c>)
 8018a86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018a88:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8018a8c:	687b      	ldr	r3, [r7, #4]
 8018a8e:	681b      	ldr	r3, [r3, #0]
 8018a90:	051b      	lsls	r3, r3, #20
 8018a92:	493f      	ldr	r1, [pc, #252]	@ (8018b90 <RCCEx_PLL3_Config+0x15c>)
 8018a94:	4313      	orrs	r3, r2
 8018a96:	628b      	str	r3, [r1, #40]	@ 0x28
 8018a98:	687b      	ldr	r3, [r7, #4]
 8018a9a:	685b      	ldr	r3, [r3, #4]
 8018a9c:	3b01      	subs	r3, #1
 8018a9e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8018aa2:	687b      	ldr	r3, [r7, #4]
 8018aa4:	689b      	ldr	r3, [r3, #8]
 8018aa6:	3b01      	subs	r3, #1
 8018aa8:	025b      	lsls	r3, r3, #9
 8018aaa:	b29b      	uxth	r3, r3
 8018aac:	431a      	orrs	r2, r3
 8018aae:	687b      	ldr	r3, [r7, #4]
 8018ab0:	68db      	ldr	r3, [r3, #12]
 8018ab2:	3b01      	subs	r3, #1
 8018ab4:	041b      	lsls	r3, r3, #16
 8018ab6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8018aba:	431a      	orrs	r2, r3
 8018abc:	687b      	ldr	r3, [r7, #4]
 8018abe:	691b      	ldr	r3, [r3, #16]
 8018ac0:	3b01      	subs	r3, #1
 8018ac2:	061b      	lsls	r3, r3, #24
 8018ac4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8018ac8:	4931      	ldr	r1, [pc, #196]	@ (8018b90 <RCCEx_PLL3_Config+0x15c>)
 8018aca:	4313      	orrs	r3, r2
 8018acc:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8018ace:	4b30      	ldr	r3, [pc, #192]	@ (8018b90 <RCCEx_PLL3_Config+0x15c>)
 8018ad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018ad2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8018ad6:	687b      	ldr	r3, [r7, #4]
 8018ad8:	695b      	ldr	r3, [r3, #20]
 8018ada:	492d      	ldr	r1, [pc, #180]	@ (8018b90 <RCCEx_PLL3_Config+0x15c>)
 8018adc:	4313      	orrs	r3, r2
 8018ade:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8018ae0:	4b2b      	ldr	r3, [pc, #172]	@ (8018b90 <RCCEx_PLL3_Config+0x15c>)
 8018ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018ae4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8018ae8:	687b      	ldr	r3, [r7, #4]
 8018aea:	699b      	ldr	r3, [r3, #24]
 8018aec:	4928      	ldr	r1, [pc, #160]	@ (8018b90 <RCCEx_PLL3_Config+0x15c>)
 8018aee:	4313      	orrs	r3, r2
 8018af0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8018af2:	4b27      	ldr	r3, [pc, #156]	@ (8018b90 <RCCEx_PLL3_Config+0x15c>)
 8018af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018af6:	4a26      	ldr	r2, [pc, #152]	@ (8018b90 <RCCEx_PLL3_Config+0x15c>)
 8018af8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8018afc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8018afe:	4b24      	ldr	r3, [pc, #144]	@ (8018b90 <RCCEx_PLL3_Config+0x15c>)
 8018b00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8018b02:	4b24      	ldr	r3, [pc, #144]	@ (8018b94 <RCCEx_PLL3_Config+0x160>)
 8018b04:	4013      	ands	r3, r2
 8018b06:	687a      	ldr	r2, [r7, #4]
 8018b08:	69d2      	ldr	r2, [r2, #28]
 8018b0a:	00d2      	lsls	r2, r2, #3
 8018b0c:	4920      	ldr	r1, [pc, #128]	@ (8018b90 <RCCEx_PLL3_Config+0x15c>)
 8018b0e:	4313      	orrs	r3, r2
 8018b10:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8018b12:	4b1f      	ldr	r3, [pc, #124]	@ (8018b90 <RCCEx_PLL3_Config+0x15c>)
 8018b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018b16:	4a1e      	ldr	r2, [pc, #120]	@ (8018b90 <RCCEx_PLL3_Config+0x15c>)
 8018b18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8018b1c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8018b1e:	683b      	ldr	r3, [r7, #0]
 8018b20:	2b00      	cmp	r3, #0
 8018b22:	d106      	bne.n	8018b32 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8018b24:	4b1a      	ldr	r3, [pc, #104]	@ (8018b90 <RCCEx_PLL3_Config+0x15c>)
 8018b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018b28:	4a19      	ldr	r2, [pc, #100]	@ (8018b90 <RCCEx_PLL3_Config+0x15c>)
 8018b2a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8018b2e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8018b30:	e00f      	b.n	8018b52 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8018b32:	683b      	ldr	r3, [r7, #0]
 8018b34:	2b01      	cmp	r3, #1
 8018b36:	d106      	bne.n	8018b46 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8018b38:	4b15      	ldr	r3, [pc, #84]	@ (8018b90 <RCCEx_PLL3_Config+0x15c>)
 8018b3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018b3c:	4a14      	ldr	r2, [pc, #80]	@ (8018b90 <RCCEx_PLL3_Config+0x15c>)
 8018b3e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8018b42:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8018b44:	e005      	b.n	8018b52 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8018b46:	4b12      	ldr	r3, [pc, #72]	@ (8018b90 <RCCEx_PLL3_Config+0x15c>)
 8018b48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018b4a:	4a11      	ldr	r2, [pc, #68]	@ (8018b90 <RCCEx_PLL3_Config+0x15c>)
 8018b4c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8018b50:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8018b52:	4b0f      	ldr	r3, [pc, #60]	@ (8018b90 <RCCEx_PLL3_Config+0x15c>)
 8018b54:	681b      	ldr	r3, [r3, #0]
 8018b56:	4a0e      	ldr	r2, [pc, #56]	@ (8018b90 <RCCEx_PLL3_Config+0x15c>)
 8018b58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8018b5c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8018b5e:	f7f4 fd8f 	bl	800d680 <HAL_GetTick>
 8018b62:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8018b64:	e008      	b.n	8018b78 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8018b66:	f7f4 fd8b 	bl	800d680 <HAL_GetTick>
 8018b6a:	4602      	mov	r2, r0
 8018b6c:	68bb      	ldr	r3, [r7, #8]
 8018b6e:	1ad3      	subs	r3, r2, r3
 8018b70:	2b02      	cmp	r3, #2
 8018b72:	d901      	bls.n	8018b78 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8018b74:	2303      	movs	r3, #3
 8018b76:	e006      	b.n	8018b86 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8018b78:	4b05      	ldr	r3, [pc, #20]	@ (8018b90 <RCCEx_PLL3_Config+0x15c>)
 8018b7a:	681b      	ldr	r3, [r3, #0]
 8018b7c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8018b80:	2b00      	cmp	r3, #0
 8018b82:	d0f0      	beq.n	8018b66 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8018b84:	7bfb      	ldrb	r3, [r7, #15]
}
 8018b86:	4618      	mov	r0, r3
 8018b88:	3710      	adds	r7, #16
 8018b8a:	46bd      	mov	sp, r7
 8018b8c:	bd80      	pop	{r7, pc}
 8018b8e:	bf00      	nop
 8018b90:	58024400 	.word	0x58024400
 8018b94:	ffff0007 	.word	0xffff0007

08018b98 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8018b98:	b580      	push	{r7, lr}
 8018b9a:	b084      	sub	sp, #16
 8018b9c:	af00      	add	r7, sp, #0
 8018b9e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8018ba0:	687b      	ldr	r3, [r7, #4]
 8018ba2:	2b00      	cmp	r3, #0
 8018ba4:	d101      	bne.n	8018baa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8018ba6:	2301      	movs	r3, #1
 8018ba8:	e10f      	b.n	8018dca <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8018baa:	687b      	ldr	r3, [r7, #4]
 8018bac:	2200      	movs	r2, #0
 8018bae:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8018bb0:	687b      	ldr	r3, [r7, #4]
 8018bb2:	681b      	ldr	r3, [r3, #0]
 8018bb4:	4a87      	ldr	r2, [pc, #540]	@ (8018dd4 <HAL_SPI_Init+0x23c>)
 8018bb6:	4293      	cmp	r3, r2
 8018bb8:	d00f      	beq.n	8018bda <HAL_SPI_Init+0x42>
 8018bba:	687b      	ldr	r3, [r7, #4]
 8018bbc:	681b      	ldr	r3, [r3, #0]
 8018bbe:	4a86      	ldr	r2, [pc, #536]	@ (8018dd8 <HAL_SPI_Init+0x240>)
 8018bc0:	4293      	cmp	r3, r2
 8018bc2:	d00a      	beq.n	8018bda <HAL_SPI_Init+0x42>
 8018bc4:	687b      	ldr	r3, [r7, #4]
 8018bc6:	681b      	ldr	r3, [r3, #0]
 8018bc8:	4a84      	ldr	r2, [pc, #528]	@ (8018ddc <HAL_SPI_Init+0x244>)
 8018bca:	4293      	cmp	r3, r2
 8018bcc:	d005      	beq.n	8018bda <HAL_SPI_Init+0x42>
 8018bce:	687b      	ldr	r3, [r7, #4]
 8018bd0:	68db      	ldr	r3, [r3, #12]
 8018bd2:	2b0f      	cmp	r3, #15
 8018bd4:	d901      	bls.n	8018bda <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8018bd6:	2301      	movs	r3, #1
 8018bd8:	e0f7      	b.n	8018dca <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8018bda:	6878      	ldr	r0, [r7, #4]
 8018bdc:	f001 fb50 	bl	801a280 <SPI_GetPacketSize>
 8018be0:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8018be2:	687b      	ldr	r3, [r7, #4]
 8018be4:	681b      	ldr	r3, [r3, #0]
 8018be6:	4a7b      	ldr	r2, [pc, #492]	@ (8018dd4 <HAL_SPI_Init+0x23c>)
 8018be8:	4293      	cmp	r3, r2
 8018bea:	d00c      	beq.n	8018c06 <HAL_SPI_Init+0x6e>
 8018bec:	687b      	ldr	r3, [r7, #4]
 8018bee:	681b      	ldr	r3, [r3, #0]
 8018bf0:	4a79      	ldr	r2, [pc, #484]	@ (8018dd8 <HAL_SPI_Init+0x240>)
 8018bf2:	4293      	cmp	r3, r2
 8018bf4:	d007      	beq.n	8018c06 <HAL_SPI_Init+0x6e>
 8018bf6:	687b      	ldr	r3, [r7, #4]
 8018bf8:	681b      	ldr	r3, [r3, #0]
 8018bfa:	4a78      	ldr	r2, [pc, #480]	@ (8018ddc <HAL_SPI_Init+0x244>)
 8018bfc:	4293      	cmp	r3, r2
 8018bfe:	d002      	beq.n	8018c06 <HAL_SPI_Init+0x6e>
 8018c00:	68fb      	ldr	r3, [r7, #12]
 8018c02:	2b08      	cmp	r3, #8
 8018c04:	d811      	bhi.n	8018c2a <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8018c06:	687b      	ldr	r3, [r7, #4]
 8018c08:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8018c0a:	4a72      	ldr	r2, [pc, #456]	@ (8018dd4 <HAL_SPI_Init+0x23c>)
 8018c0c:	4293      	cmp	r3, r2
 8018c0e:	d009      	beq.n	8018c24 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8018c10:	687b      	ldr	r3, [r7, #4]
 8018c12:	681b      	ldr	r3, [r3, #0]
 8018c14:	4a70      	ldr	r2, [pc, #448]	@ (8018dd8 <HAL_SPI_Init+0x240>)
 8018c16:	4293      	cmp	r3, r2
 8018c18:	d004      	beq.n	8018c24 <HAL_SPI_Init+0x8c>
 8018c1a:	687b      	ldr	r3, [r7, #4]
 8018c1c:	681b      	ldr	r3, [r3, #0]
 8018c1e:	4a6f      	ldr	r2, [pc, #444]	@ (8018ddc <HAL_SPI_Init+0x244>)
 8018c20:	4293      	cmp	r3, r2
 8018c22:	d104      	bne.n	8018c2e <HAL_SPI_Init+0x96>
 8018c24:	68fb      	ldr	r3, [r7, #12]
 8018c26:	2b10      	cmp	r3, #16
 8018c28:	d901      	bls.n	8018c2e <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8018c2a:	2301      	movs	r3, #1
 8018c2c:	e0cd      	b.n	8018dca <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8018c2e:	687b      	ldr	r3, [r7, #4]
 8018c30:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8018c34:	b2db      	uxtb	r3, r3
 8018c36:	2b00      	cmp	r3, #0
 8018c38:	d106      	bne.n	8018c48 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8018c3a:	687b      	ldr	r3, [r7, #4]
 8018c3c:	2200      	movs	r2, #0
 8018c3e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8018c42:	6878      	ldr	r0, [r7, #4]
 8018c44:	f7f3 ff40 	bl	800cac8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8018c48:	687b      	ldr	r3, [r7, #4]
 8018c4a:	2202      	movs	r2, #2
 8018c4c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8018c50:	687b      	ldr	r3, [r7, #4]
 8018c52:	681b      	ldr	r3, [r3, #0]
 8018c54:	681a      	ldr	r2, [r3, #0]
 8018c56:	687b      	ldr	r3, [r7, #4]
 8018c58:	681b      	ldr	r3, [r3, #0]
 8018c5a:	f022 0201 	bic.w	r2, r2, #1
 8018c5e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8018c60:	687b      	ldr	r3, [r7, #4]
 8018c62:	681b      	ldr	r3, [r3, #0]
 8018c64:	689b      	ldr	r3, [r3, #8]
 8018c66:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8018c6a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8018c6c:	687b      	ldr	r3, [r7, #4]
 8018c6e:	699b      	ldr	r3, [r3, #24]
 8018c70:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8018c74:	d119      	bne.n	8018caa <HAL_SPI_Init+0x112>
 8018c76:	687b      	ldr	r3, [r7, #4]
 8018c78:	685b      	ldr	r3, [r3, #4]
 8018c7a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8018c7e:	d103      	bne.n	8018c88 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8018c80:	687b      	ldr	r3, [r7, #4]
 8018c82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8018c84:	2b00      	cmp	r3, #0
 8018c86:	d008      	beq.n	8018c9a <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8018c88:	687b      	ldr	r3, [r7, #4]
 8018c8a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8018c8c:	2b00      	cmp	r3, #0
 8018c8e:	d10c      	bne.n	8018caa <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8018c90:	687b      	ldr	r3, [r7, #4]
 8018c92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8018c94:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8018c98:	d107      	bne.n	8018caa <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8018c9a:	687b      	ldr	r3, [r7, #4]
 8018c9c:	681b      	ldr	r3, [r3, #0]
 8018c9e:	681a      	ldr	r2, [r3, #0]
 8018ca0:	687b      	ldr	r3, [r7, #4]
 8018ca2:	681b      	ldr	r3, [r3, #0]
 8018ca4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8018ca8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8018caa:	687b      	ldr	r3, [r7, #4]
 8018cac:	685b      	ldr	r3, [r3, #4]
 8018cae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8018cb2:	2b00      	cmp	r3, #0
 8018cb4:	d00f      	beq.n	8018cd6 <HAL_SPI_Init+0x13e>
 8018cb6:	687b      	ldr	r3, [r7, #4]
 8018cb8:	68db      	ldr	r3, [r3, #12]
 8018cba:	2b06      	cmp	r3, #6
 8018cbc:	d90b      	bls.n	8018cd6 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8018cbe:	687b      	ldr	r3, [r7, #4]
 8018cc0:	681b      	ldr	r3, [r3, #0]
 8018cc2:	681b      	ldr	r3, [r3, #0]
 8018cc4:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8018cc8:	687b      	ldr	r3, [r7, #4]
 8018cca:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8018ccc:	687b      	ldr	r3, [r7, #4]
 8018cce:	681b      	ldr	r3, [r3, #0]
 8018cd0:	430a      	orrs	r2, r1
 8018cd2:	601a      	str	r2, [r3, #0]
 8018cd4:	e007      	b.n	8018ce6 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8018cd6:	687b      	ldr	r3, [r7, #4]
 8018cd8:	681b      	ldr	r3, [r3, #0]
 8018cda:	681a      	ldr	r2, [r3, #0]
 8018cdc:	687b      	ldr	r3, [r7, #4]
 8018cde:	681b      	ldr	r3, [r3, #0]
 8018ce0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8018ce4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8018ce6:	687b      	ldr	r3, [r7, #4]
 8018ce8:	69da      	ldr	r2, [r3, #28]
 8018cea:	687b      	ldr	r3, [r7, #4]
 8018cec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018cee:	431a      	orrs	r2, r3
 8018cf0:	68bb      	ldr	r3, [r7, #8]
 8018cf2:	431a      	orrs	r2, r3
 8018cf4:	687b      	ldr	r3, [r7, #4]
 8018cf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8018cf8:	ea42 0103 	orr.w	r1, r2, r3
 8018cfc:	687b      	ldr	r3, [r7, #4]
 8018cfe:	68da      	ldr	r2, [r3, #12]
 8018d00:	687b      	ldr	r3, [r7, #4]
 8018d02:	681b      	ldr	r3, [r3, #0]
 8018d04:	430a      	orrs	r2, r1
 8018d06:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8018d08:	687b      	ldr	r3, [r7, #4]
 8018d0a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8018d0c:	687b      	ldr	r3, [r7, #4]
 8018d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018d10:	431a      	orrs	r2, r3
 8018d12:	687b      	ldr	r3, [r7, #4]
 8018d14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018d16:	431a      	orrs	r2, r3
 8018d18:	687b      	ldr	r3, [r7, #4]
 8018d1a:	699b      	ldr	r3, [r3, #24]
 8018d1c:	431a      	orrs	r2, r3
 8018d1e:	687b      	ldr	r3, [r7, #4]
 8018d20:	691b      	ldr	r3, [r3, #16]
 8018d22:	431a      	orrs	r2, r3
 8018d24:	687b      	ldr	r3, [r7, #4]
 8018d26:	695b      	ldr	r3, [r3, #20]
 8018d28:	431a      	orrs	r2, r3
 8018d2a:	687b      	ldr	r3, [r7, #4]
 8018d2c:	6a1b      	ldr	r3, [r3, #32]
 8018d2e:	431a      	orrs	r2, r3
 8018d30:	687b      	ldr	r3, [r7, #4]
 8018d32:	685b      	ldr	r3, [r3, #4]
 8018d34:	431a      	orrs	r2, r3
 8018d36:	687b      	ldr	r3, [r7, #4]
 8018d38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8018d3a:	431a      	orrs	r2, r3
 8018d3c:	687b      	ldr	r3, [r7, #4]
 8018d3e:	689b      	ldr	r3, [r3, #8]
 8018d40:	431a      	orrs	r2, r3
 8018d42:	687b      	ldr	r3, [r7, #4]
 8018d44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8018d46:	ea42 0103 	orr.w	r1, r2, r3
 8018d4a:	687b      	ldr	r3, [r7, #4]
 8018d4c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8018d4e:	687b      	ldr	r3, [r7, #4]
 8018d50:	681b      	ldr	r3, [r3, #0]
 8018d52:	430a      	orrs	r2, r1
 8018d54:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8018d56:	687b      	ldr	r3, [r7, #4]
 8018d58:	685b      	ldr	r3, [r3, #4]
 8018d5a:	2b00      	cmp	r3, #0
 8018d5c:	d113      	bne.n	8018d86 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8018d5e:	687b      	ldr	r3, [r7, #4]
 8018d60:	681b      	ldr	r3, [r3, #0]
 8018d62:	689b      	ldr	r3, [r3, #8]
 8018d64:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8018d68:	687b      	ldr	r3, [r7, #4]
 8018d6a:	681b      	ldr	r3, [r3, #0]
 8018d6c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8018d70:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8018d72:	687b      	ldr	r3, [r7, #4]
 8018d74:	681b      	ldr	r3, [r3, #0]
 8018d76:	689b      	ldr	r3, [r3, #8]
 8018d78:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8018d7c:	687b      	ldr	r3, [r7, #4]
 8018d7e:	681b      	ldr	r3, [r3, #0]
 8018d80:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8018d84:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8018d86:	687b      	ldr	r3, [r7, #4]
 8018d88:	681b      	ldr	r3, [r3, #0]
 8018d8a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8018d8c:	687b      	ldr	r3, [r7, #4]
 8018d8e:	681b      	ldr	r3, [r3, #0]
 8018d90:	f022 0201 	bic.w	r2, r2, #1
 8018d94:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8018d96:	687b      	ldr	r3, [r7, #4]
 8018d98:	685b      	ldr	r3, [r3, #4]
 8018d9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8018d9e:	2b00      	cmp	r3, #0
 8018da0:	d00a      	beq.n	8018db8 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8018da2:	687b      	ldr	r3, [r7, #4]
 8018da4:	681b      	ldr	r3, [r3, #0]
 8018da6:	68db      	ldr	r3, [r3, #12]
 8018da8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8018dac:	687b      	ldr	r3, [r7, #4]
 8018dae:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8018db0:	687b      	ldr	r3, [r7, #4]
 8018db2:	681b      	ldr	r3, [r3, #0]
 8018db4:	430a      	orrs	r2, r1
 8018db6:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8018db8:	687b      	ldr	r3, [r7, #4]
 8018dba:	2200      	movs	r2, #0
 8018dbc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8018dc0:	687b      	ldr	r3, [r7, #4]
 8018dc2:	2201      	movs	r2, #1
 8018dc4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8018dc8:	2300      	movs	r3, #0
}
 8018dca:	4618      	mov	r0, r3
 8018dcc:	3710      	adds	r7, #16
 8018dce:	46bd      	mov	sp, r7
 8018dd0:	bd80      	pop	{r7, pc}
 8018dd2:	bf00      	nop
 8018dd4:	40013000 	.word	0x40013000
 8018dd8:	40003800 	.word	0x40003800
 8018ddc:	40003c00 	.word	0x40003c00

08018de0 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8018de0:	b580      	push	{r7, lr}
 8018de2:	b088      	sub	sp, #32
 8018de4:	af02      	add	r7, sp, #8
 8018de6:	60f8      	str	r0, [r7, #12]
 8018de8:	60b9      	str	r1, [r7, #8]
 8018dea:	603b      	str	r3, [r7, #0]
 8018dec:	4613      	mov	r3, r2
 8018dee:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8018df0:	68fb      	ldr	r3, [r7, #12]
 8018df2:	681b      	ldr	r3, [r3, #0]
 8018df4:	3320      	adds	r3, #32
 8018df6:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8018df8:	f7f4 fc42 	bl	800d680 <HAL_GetTick>
 8018dfc:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8018dfe:	68fb      	ldr	r3, [r7, #12]
 8018e00:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8018e04:	b2db      	uxtb	r3, r3
 8018e06:	2b01      	cmp	r3, #1
 8018e08:	d001      	beq.n	8018e0e <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8018e0a:	2302      	movs	r3, #2
 8018e0c:	e1d1      	b.n	80191b2 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8018e0e:	68bb      	ldr	r3, [r7, #8]
 8018e10:	2b00      	cmp	r3, #0
 8018e12:	d002      	beq.n	8018e1a <HAL_SPI_Transmit+0x3a>
 8018e14:	88fb      	ldrh	r3, [r7, #6]
 8018e16:	2b00      	cmp	r3, #0
 8018e18:	d101      	bne.n	8018e1e <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8018e1a:	2301      	movs	r3, #1
 8018e1c:	e1c9      	b.n	80191b2 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8018e1e:	68fb      	ldr	r3, [r7, #12]
 8018e20:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8018e24:	2b01      	cmp	r3, #1
 8018e26:	d101      	bne.n	8018e2c <HAL_SPI_Transmit+0x4c>
 8018e28:	2302      	movs	r3, #2
 8018e2a:	e1c2      	b.n	80191b2 <HAL_SPI_Transmit+0x3d2>
 8018e2c:	68fb      	ldr	r3, [r7, #12]
 8018e2e:	2201      	movs	r2, #1
 8018e30:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8018e34:	68fb      	ldr	r3, [r7, #12]
 8018e36:	2203      	movs	r2, #3
 8018e38:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8018e3c:	68fb      	ldr	r3, [r7, #12]
 8018e3e:	2200      	movs	r2, #0
 8018e40:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8018e44:	68fb      	ldr	r3, [r7, #12]
 8018e46:	68ba      	ldr	r2, [r7, #8]
 8018e48:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8018e4a:	68fb      	ldr	r3, [r7, #12]
 8018e4c:	88fa      	ldrh	r2, [r7, #6]
 8018e4e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8018e52:	68fb      	ldr	r3, [r7, #12]
 8018e54:	88fa      	ldrh	r2, [r7, #6]
 8018e56:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8018e5a:	68fb      	ldr	r3, [r7, #12]
 8018e5c:	2200      	movs	r2, #0
 8018e5e:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8018e60:	68fb      	ldr	r3, [r7, #12]
 8018e62:	2200      	movs	r2, #0
 8018e64:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8018e68:	68fb      	ldr	r3, [r7, #12]
 8018e6a:	2200      	movs	r2, #0
 8018e6c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8018e70:	68fb      	ldr	r3, [r7, #12]
 8018e72:	2200      	movs	r2, #0
 8018e74:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8018e76:	68fb      	ldr	r3, [r7, #12]
 8018e78:	2200      	movs	r2, #0
 8018e7a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8018e7c:	68fb      	ldr	r3, [r7, #12]
 8018e7e:	689b      	ldr	r3, [r3, #8]
 8018e80:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8018e84:	d108      	bne.n	8018e98 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8018e86:	68fb      	ldr	r3, [r7, #12]
 8018e88:	681b      	ldr	r3, [r3, #0]
 8018e8a:	681a      	ldr	r2, [r3, #0]
 8018e8c:	68fb      	ldr	r3, [r7, #12]
 8018e8e:	681b      	ldr	r3, [r3, #0]
 8018e90:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8018e94:	601a      	str	r2, [r3, #0]
 8018e96:	e009      	b.n	8018eac <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8018e98:	68fb      	ldr	r3, [r7, #12]
 8018e9a:	681b      	ldr	r3, [r3, #0]
 8018e9c:	68db      	ldr	r3, [r3, #12]
 8018e9e:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8018ea2:	68fb      	ldr	r3, [r7, #12]
 8018ea4:	681b      	ldr	r3, [r3, #0]
 8018ea6:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8018eaa:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8018eac:	68fb      	ldr	r3, [r7, #12]
 8018eae:	681b      	ldr	r3, [r3, #0]
 8018eb0:	685a      	ldr	r2, [r3, #4]
 8018eb2:	4b96      	ldr	r3, [pc, #600]	@ (801910c <HAL_SPI_Transmit+0x32c>)
 8018eb4:	4013      	ands	r3, r2
 8018eb6:	88f9      	ldrh	r1, [r7, #6]
 8018eb8:	68fa      	ldr	r2, [r7, #12]
 8018eba:	6812      	ldr	r2, [r2, #0]
 8018ebc:	430b      	orrs	r3, r1
 8018ebe:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8018ec0:	68fb      	ldr	r3, [r7, #12]
 8018ec2:	681b      	ldr	r3, [r3, #0]
 8018ec4:	681a      	ldr	r2, [r3, #0]
 8018ec6:	68fb      	ldr	r3, [r7, #12]
 8018ec8:	681b      	ldr	r3, [r3, #0]
 8018eca:	f042 0201 	orr.w	r2, r2, #1
 8018ece:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8018ed0:	68fb      	ldr	r3, [r7, #12]
 8018ed2:	685b      	ldr	r3, [r3, #4]
 8018ed4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8018ed8:	d107      	bne.n	8018eea <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8018eda:	68fb      	ldr	r3, [r7, #12]
 8018edc:	681b      	ldr	r3, [r3, #0]
 8018ede:	681a      	ldr	r2, [r3, #0]
 8018ee0:	68fb      	ldr	r3, [r7, #12]
 8018ee2:	681b      	ldr	r3, [r3, #0]
 8018ee4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8018ee8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8018eea:	68fb      	ldr	r3, [r7, #12]
 8018eec:	68db      	ldr	r3, [r3, #12]
 8018eee:	2b0f      	cmp	r3, #15
 8018ef0:	d947      	bls.n	8018f82 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8018ef2:	e03f      	b.n	8018f74 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8018ef4:	68fb      	ldr	r3, [r7, #12]
 8018ef6:	681b      	ldr	r3, [r3, #0]
 8018ef8:	695b      	ldr	r3, [r3, #20]
 8018efa:	f003 0302 	and.w	r3, r3, #2
 8018efe:	2b02      	cmp	r3, #2
 8018f00:	d114      	bne.n	8018f2c <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8018f02:	68fb      	ldr	r3, [r7, #12]
 8018f04:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8018f06:	68fb      	ldr	r3, [r7, #12]
 8018f08:	681b      	ldr	r3, [r3, #0]
 8018f0a:	6812      	ldr	r2, [r2, #0]
 8018f0c:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8018f0e:	68fb      	ldr	r3, [r7, #12]
 8018f10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8018f12:	1d1a      	adds	r2, r3, #4
 8018f14:	68fb      	ldr	r3, [r7, #12]
 8018f16:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8018f18:	68fb      	ldr	r3, [r7, #12]
 8018f1a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8018f1e:	b29b      	uxth	r3, r3
 8018f20:	3b01      	subs	r3, #1
 8018f22:	b29a      	uxth	r2, r3
 8018f24:	68fb      	ldr	r3, [r7, #12]
 8018f26:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8018f2a:	e023      	b.n	8018f74 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8018f2c:	f7f4 fba8 	bl	800d680 <HAL_GetTick>
 8018f30:	4602      	mov	r2, r0
 8018f32:	693b      	ldr	r3, [r7, #16]
 8018f34:	1ad3      	subs	r3, r2, r3
 8018f36:	683a      	ldr	r2, [r7, #0]
 8018f38:	429a      	cmp	r2, r3
 8018f3a:	d803      	bhi.n	8018f44 <HAL_SPI_Transmit+0x164>
 8018f3c:	683b      	ldr	r3, [r7, #0]
 8018f3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018f42:	d102      	bne.n	8018f4a <HAL_SPI_Transmit+0x16a>
 8018f44:	683b      	ldr	r3, [r7, #0]
 8018f46:	2b00      	cmp	r3, #0
 8018f48:	d114      	bne.n	8018f74 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8018f4a:	68f8      	ldr	r0, [r7, #12]
 8018f4c:	f001 f8ca 	bl	801a0e4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8018f50:	68fb      	ldr	r3, [r7, #12]
 8018f52:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8018f56:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8018f5a:	68fb      	ldr	r3, [r7, #12]
 8018f5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8018f60:	68fb      	ldr	r3, [r7, #12]
 8018f62:	2201      	movs	r2, #1
 8018f64:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8018f68:	68fb      	ldr	r3, [r7, #12]
 8018f6a:	2200      	movs	r2, #0
 8018f6c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8018f70:	2303      	movs	r3, #3
 8018f72:	e11e      	b.n	80191b2 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8018f74:	68fb      	ldr	r3, [r7, #12]
 8018f76:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8018f7a:	b29b      	uxth	r3, r3
 8018f7c:	2b00      	cmp	r3, #0
 8018f7e:	d1b9      	bne.n	8018ef4 <HAL_SPI_Transmit+0x114>
 8018f80:	e0f1      	b.n	8019166 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8018f82:	68fb      	ldr	r3, [r7, #12]
 8018f84:	68db      	ldr	r3, [r3, #12]
 8018f86:	2b07      	cmp	r3, #7
 8018f88:	f240 80e6 	bls.w	8019158 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8018f8c:	e05d      	b.n	801904a <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8018f8e:	68fb      	ldr	r3, [r7, #12]
 8018f90:	681b      	ldr	r3, [r3, #0]
 8018f92:	695b      	ldr	r3, [r3, #20]
 8018f94:	f003 0302 	and.w	r3, r3, #2
 8018f98:	2b02      	cmp	r3, #2
 8018f9a:	d132      	bne.n	8019002 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8018f9c:	68fb      	ldr	r3, [r7, #12]
 8018f9e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8018fa2:	b29b      	uxth	r3, r3
 8018fa4:	2b01      	cmp	r3, #1
 8018fa6:	d918      	bls.n	8018fda <HAL_SPI_Transmit+0x1fa>
 8018fa8:	68fb      	ldr	r3, [r7, #12]
 8018faa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8018fac:	2b00      	cmp	r3, #0
 8018fae:	d014      	beq.n	8018fda <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8018fb0:	68fb      	ldr	r3, [r7, #12]
 8018fb2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8018fb4:	68fb      	ldr	r3, [r7, #12]
 8018fb6:	681b      	ldr	r3, [r3, #0]
 8018fb8:	6812      	ldr	r2, [r2, #0]
 8018fba:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8018fbc:	68fb      	ldr	r3, [r7, #12]
 8018fbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8018fc0:	1d1a      	adds	r2, r3, #4
 8018fc2:	68fb      	ldr	r3, [r7, #12]
 8018fc4:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8018fc6:	68fb      	ldr	r3, [r7, #12]
 8018fc8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8018fcc:	b29b      	uxth	r3, r3
 8018fce:	3b02      	subs	r3, #2
 8018fd0:	b29a      	uxth	r2, r3
 8018fd2:	68fb      	ldr	r3, [r7, #12]
 8018fd4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8018fd8:	e037      	b.n	801904a <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8018fda:	68fb      	ldr	r3, [r7, #12]
 8018fdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8018fde:	881a      	ldrh	r2, [r3, #0]
 8018fe0:	697b      	ldr	r3, [r7, #20]
 8018fe2:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8018fe4:	68fb      	ldr	r3, [r7, #12]
 8018fe6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8018fe8:	1c9a      	adds	r2, r3, #2
 8018fea:	68fb      	ldr	r3, [r7, #12]
 8018fec:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8018fee:	68fb      	ldr	r3, [r7, #12]
 8018ff0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8018ff4:	b29b      	uxth	r3, r3
 8018ff6:	3b01      	subs	r3, #1
 8018ff8:	b29a      	uxth	r2, r3
 8018ffa:	68fb      	ldr	r3, [r7, #12]
 8018ffc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8019000:	e023      	b.n	801904a <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8019002:	f7f4 fb3d 	bl	800d680 <HAL_GetTick>
 8019006:	4602      	mov	r2, r0
 8019008:	693b      	ldr	r3, [r7, #16]
 801900a:	1ad3      	subs	r3, r2, r3
 801900c:	683a      	ldr	r2, [r7, #0]
 801900e:	429a      	cmp	r2, r3
 8019010:	d803      	bhi.n	801901a <HAL_SPI_Transmit+0x23a>
 8019012:	683b      	ldr	r3, [r7, #0]
 8019014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019018:	d102      	bne.n	8019020 <HAL_SPI_Transmit+0x240>
 801901a:	683b      	ldr	r3, [r7, #0]
 801901c:	2b00      	cmp	r3, #0
 801901e:	d114      	bne.n	801904a <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8019020:	68f8      	ldr	r0, [r7, #12]
 8019022:	f001 f85f 	bl	801a0e4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8019026:	68fb      	ldr	r3, [r7, #12]
 8019028:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801902c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8019030:	68fb      	ldr	r3, [r7, #12]
 8019032:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8019036:	68fb      	ldr	r3, [r7, #12]
 8019038:	2201      	movs	r2, #1
 801903a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 801903e:	68fb      	ldr	r3, [r7, #12]
 8019040:	2200      	movs	r2, #0
 8019042:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8019046:	2303      	movs	r3, #3
 8019048:	e0b3      	b.n	80191b2 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 801904a:	68fb      	ldr	r3, [r7, #12]
 801904c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8019050:	b29b      	uxth	r3, r3
 8019052:	2b00      	cmp	r3, #0
 8019054:	d19b      	bne.n	8018f8e <HAL_SPI_Transmit+0x1ae>
 8019056:	e086      	b.n	8019166 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8019058:	68fb      	ldr	r3, [r7, #12]
 801905a:	681b      	ldr	r3, [r3, #0]
 801905c:	695b      	ldr	r3, [r3, #20]
 801905e:	f003 0302 	and.w	r3, r3, #2
 8019062:	2b02      	cmp	r3, #2
 8019064:	d154      	bne.n	8019110 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8019066:	68fb      	ldr	r3, [r7, #12]
 8019068:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801906c:	b29b      	uxth	r3, r3
 801906e:	2b03      	cmp	r3, #3
 8019070:	d918      	bls.n	80190a4 <HAL_SPI_Transmit+0x2c4>
 8019072:	68fb      	ldr	r3, [r7, #12]
 8019074:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8019076:	2b40      	cmp	r3, #64	@ 0x40
 8019078:	d914      	bls.n	80190a4 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 801907a:	68fb      	ldr	r3, [r7, #12]
 801907c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 801907e:	68fb      	ldr	r3, [r7, #12]
 8019080:	681b      	ldr	r3, [r3, #0]
 8019082:	6812      	ldr	r2, [r2, #0]
 8019084:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8019086:	68fb      	ldr	r3, [r7, #12]
 8019088:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801908a:	1d1a      	adds	r2, r3, #4
 801908c:	68fb      	ldr	r3, [r7, #12]
 801908e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8019090:	68fb      	ldr	r3, [r7, #12]
 8019092:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8019096:	b29b      	uxth	r3, r3
 8019098:	3b04      	subs	r3, #4
 801909a:	b29a      	uxth	r2, r3
 801909c:	68fb      	ldr	r3, [r7, #12]
 801909e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80190a2:	e059      	b.n	8019158 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80190a4:	68fb      	ldr	r3, [r7, #12]
 80190a6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80190aa:	b29b      	uxth	r3, r3
 80190ac:	2b01      	cmp	r3, #1
 80190ae:	d917      	bls.n	80190e0 <HAL_SPI_Transmit+0x300>
 80190b0:	68fb      	ldr	r3, [r7, #12]
 80190b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80190b4:	2b00      	cmp	r3, #0
 80190b6:	d013      	beq.n	80190e0 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80190b8:	68fb      	ldr	r3, [r7, #12]
 80190ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80190bc:	881a      	ldrh	r2, [r3, #0]
 80190be:	697b      	ldr	r3, [r7, #20]
 80190c0:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80190c2:	68fb      	ldr	r3, [r7, #12]
 80190c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80190c6:	1c9a      	adds	r2, r3, #2
 80190c8:	68fb      	ldr	r3, [r7, #12]
 80190ca:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80190cc:	68fb      	ldr	r3, [r7, #12]
 80190ce:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80190d2:	b29b      	uxth	r3, r3
 80190d4:	3b02      	subs	r3, #2
 80190d6:	b29a      	uxth	r2, r3
 80190d8:	68fb      	ldr	r3, [r7, #12]
 80190da:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80190de:	e03b      	b.n	8019158 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80190e0:	68fb      	ldr	r3, [r7, #12]
 80190e2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80190e4:	68fb      	ldr	r3, [r7, #12]
 80190e6:	681b      	ldr	r3, [r3, #0]
 80190e8:	3320      	adds	r3, #32
 80190ea:	7812      	ldrb	r2, [r2, #0]
 80190ec:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 80190ee:	68fb      	ldr	r3, [r7, #12]
 80190f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80190f2:	1c5a      	adds	r2, r3, #1
 80190f4:	68fb      	ldr	r3, [r7, #12]
 80190f6:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 80190f8:	68fb      	ldr	r3, [r7, #12]
 80190fa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80190fe:	b29b      	uxth	r3, r3
 8019100:	3b01      	subs	r3, #1
 8019102:	b29a      	uxth	r2, r3
 8019104:	68fb      	ldr	r3, [r7, #12]
 8019106:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 801910a:	e025      	b.n	8019158 <HAL_SPI_Transmit+0x378>
 801910c:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8019110:	f7f4 fab6 	bl	800d680 <HAL_GetTick>
 8019114:	4602      	mov	r2, r0
 8019116:	693b      	ldr	r3, [r7, #16]
 8019118:	1ad3      	subs	r3, r2, r3
 801911a:	683a      	ldr	r2, [r7, #0]
 801911c:	429a      	cmp	r2, r3
 801911e:	d803      	bhi.n	8019128 <HAL_SPI_Transmit+0x348>
 8019120:	683b      	ldr	r3, [r7, #0]
 8019122:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019126:	d102      	bne.n	801912e <HAL_SPI_Transmit+0x34e>
 8019128:	683b      	ldr	r3, [r7, #0]
 801912a:	2b00      	cmp	r3, #0
 801912c:	d114      	bne.n	8019158 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801912e:	68f8      	ldr	r0, [r7, #12]
 8019130:	f000 ffd8 	bl	801a0e4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8019134:	68fb      	ldr	r3, [r7, #12]
 8019136:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801913a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801913e:	68fb      	ldr	r3, [r7, #12]
 8019140:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8019144:	68fb      	ldr	r3, [r7, #12]
 8019146:	2201      	movs	r2, #1
 8019148:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 801914c:	68fb      	ldr	r3, [r7, #12]
 801914e:	2200      	movs	r2, #0
 8019150:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8019154:	2303      	movs	r3, #3
 8019156:	e02c      	b.n	80191b2 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8019158:	68fb      	ldr	r3, [r7, #12]
 801915a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801915e:	b29b      	uxth	r3, r3
 8019160:	2b00      	cmp	r3, #0
 8019162:	f47f af79 	bne.w	8019058 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8019166:	693b      	ldr	r3, [r7, #16]
 8019168:	9300      	str	r3, [sp, #0]
 801916a:	683b      	ldr	r3, [r7, #0]
 801916c:	2200      	movs	r2, #0
 801916e:	2108      	movs	r1, #8
 8019170:	68f8      	ldr	r0, [r7, #12]
 8019172:	f001 f857 	bl	801a224 <SPI_WaitOnFlagUntilTimeout>
 8019176:	4603      	mov	r3, r0
 8019178:	2b00      	cmp	r3, #0
 801917a:	d007      	beq.n	801918c <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801917c:	68fb      	ldr	r3, [r7, #12]
 801917e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8019182:	f043 0220 	orr.w	r2, r3, #32
 8019186:	68fb      	ldr	r3, [r7, #12]
 8019188:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 801918c:	68f8      	ldr	r0, [r7, #12]
 801918e:	f000 ffa9 	bl	801a0e4 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8019192:	68fb      	ldr	r3, [r7, #12]
 8019194:	2201      	movs	r2, #1
 8019196:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 801919a:	68fb      	ldr	r3, [r7, #12]
 801919c:	2200      	movs	r2, #0
 801919e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80191a2:	68fb      	ldr	r3, [r7, #12]
 80191a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80191a8:	2b00      	cmp	r3, #0
 80191aa:	d001      	beq.n	80191b0 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 80191ac:	2301      	movs	r3, #1
 80191ae:	e000      	b.n	80191b2 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 80191b0:	2300      	movs	r3, #0
  }
}
 80191b2:	4618      	mov	r0, r3
 80191b4:	3718      	adds	r7, #24
 80191b6:	46bd      	mov	sp, r7
 80191b8:	bd80      	pop	{r7, pc}
 80191ba:	bf00      	nop

080191bc <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80191bc:	b580      	push	{r7, lr}
 80191be:	b088      	sub	sp, #32
 80191c0:	af00      	add	r7, sp, #0
 80191c2:	60f8      	str	r0, [r7, #12]
 80191c4:	60b9      	str	r1, [r7, #8]
 80191c6:	603b      	str	r3, [r7, #0]
 80191c8:	4613      	mov	r3, r2
 80191ca:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 80191cc:	68fb      	ldr	r3, [r7, #12]
 80191ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80191d0:	095b      	lsrs	r3, r3, #5
 80191d2:	b29b      	uxth	r3, r3
 80191d4:	3301      	adds	r3, #1
 80191d6:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80191d8:	68fb      	ldr	r3, [r7, #12]
 80191da:	681b      	ldr	r3, [r3, #0]
 80191dc:	3330      	adds	r3, #48	@ 0x30
 80191de:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80191e0:	f7f4 fa4e 	bl	800d680 <HAL_GetTick>
 80191e4:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 80191e6:	68fb      	ldr	r3, [r7, #12]
 80191e8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80191ec:	b2db      	uxtb	r3, r3
 80191ee:	2b01      	cmp	r3, #1
 80191f0:	d001      	beq.n	80191f6 <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 80191f2:	2302      	movs	r3, #2
 80191f4:	e250      	b.n	8019698 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 80191f6:	68bb      	ldr	r3, [r7, #8]
 80191f8:	2b00      	cmp	r3, #0
 80191fa:	d002      	beq.n	8019202 <HAL_SPI_Receive+0x46>
 80191fc:	88fb      	ldrh	r3, [r7, #6]
 80191fe:	2b00      	cmp	r3, #0
 8019200:	d101      	bne.n	8019206 <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 8019202:	2301      	movs	r3, #1
 8019204:	e248      	b.n	8019698 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8019206:	68fb      	ldr	r3, [r7, #12]
 8019208:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 801920c:	2b01      	cmp	r3, #1
 801920e:	d101      	bne.n	8019214 <HAL_SPI_Receive+0x58>
 8019210:	2302      	movs	r3, #2
 8019212:	e241      	b.n	8019698 <HAL_SPI_Receive+0x4dc>
 8019214:	68fb      	ldr	r3, [r7, #12]
 8019216:	2201      	movs	r2, #1
 8019218:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 801921c:	68fb      	ldr	r3, [r7, #12]
 801921e:	2204      	movs	r2, #4
 8019220:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8019224:	68fb      	ldr	r3, [r7, #12]
 8019226:	2200      	movs	r2, #0
 8019228:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 801922c:	68fb      	ldr	r3, [r7, #12]
 801922e:	68ba      	ldr	r2, [r7, #8]
 8019230:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 8019232:	68fb      	ldr	r3, [r7, #12]
 8019234:	88fa      	ldrh	r2, [r7, #6]
 8019236:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 801923a:	68fb      	ldr	r3, [r7, #12]
 801923c:	88fa      	ldrh	r2, [r7, #6]
 801923e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8019242:	68fb      	ldr	r3, [r7, #12]
 8019244:	2200      	movs	r2, #0
 8019246:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8019248:	68fb      	ldr	r3, [r7, #12]
 801924a:	2200      	movs	r2, #0
 801924c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 8019250:	68fb      	ldr	r3, [r7, #12]
 8019252:	2200      	movs	r2, #0
 8019254:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 8019258:	68fb      	ldr	r3, [r7, #12]
 801925a:	2200      	movs	r2, #0
 801925c:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 801925e:	68fb      	ldr	r3, [r7, #12]
 8019260:	2200      	movs	r2, #0
 8019262:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8019264:	68fb      	ldr	r3, [r7, #12]
 8019266:	689b      	ldr	r3, [r3, #8]
 8019268:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 801926c:	d108      	bne.n	8019280 <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 801926e:	68fb      	ldr	r3, [r7, #12]
 8019270:	681b      	ldr	r3, [r3, #0]
 8019272:	681a      	ldr	r2, [r3, #0]
 8019274:	68fb      	ldr	r3, [r7, #12]
 8019276:	681b      	ldr	r3, [r3, #0]
 8019278:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 801927c:	601a      	str	r2, [r3, #0]
 801927e:	e009      	b.n	8019294 <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8019280:	68fb      	ldr	r3, [r7, #12]
 8019282:	681b      	ldr	r3, [r3, #0]
 8019284:	68db      	ldr	r3, [r3, #12]
 8019286:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 801928a:	68fb      	ldr	r3, [r7, #12]
 801928c:	681b      	ldr	r3, [r3, #0]
 801928e:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8019292:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8019294:	68fb      	ldr	r3, [r7, #12]
 8019296:	681b      	ldr	r3, [r3, #0]
 8019298:	685a      	ldr	r2, [r3, #4]
 801929a:	4b95      	ldr	r3, [pc, #596]	@ (80194f0 <HAL_SPI_Receive+0x334>)
 801929c:	4013      	ands	r3, r2
 801929e:	88f9      	ldrh	r1, [r7, #6]
 80192a0:	68fa      	ldr	r2, [r7, #12]
 80192a2:	6812      	ldr	r2, [r2, #0]
 80192a4:	430b      	orrs	r3, r1
 80192a6:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80192a8:	68fb      	ldr	r3, [r7, #12]
 80192aa:	681b      	ldr	r3, [r3, #0]
 80192ac:	681a      	ldr	r2, [r3, #0]
 80192ae:	68fb      	ldr	r3, [r7, #12]
 80192b0:	681b      	ldr	r3, [r3, #0]
 80192b2:	f042 0201 	orr.w	r2, r2, #1
 80192b6:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80192b8:	68fb      	ldr	r3, [r7, #12]
 80192ba:	685b      	ldr	r3, [r3, #4]
 80192bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80192c0:	d107      	bne.n	80192d2 <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80192c2:	68fb      	ldr	r3, [r7, #12]
 80192c4:	681b      	ldr	r3, [r3, #0]
 80192c6:	681a      	ldr	r2, [r3, #0]
 80192c8:	68fb      	ldr	r3, [r7, #12]
 80192ca:	681b      	ldr	r3, [r3, #0]
 80192cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80192d0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80192d2:	68fb      	ldr	r3, [r7, #12]
 80192d4:	68db      	ldr	r3, [r3, #12]
 80192d6:	2b0f      	cmp	r3, #15
 80192d8:	d96c      	bls.n	80193b4 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 80192da:	e064      	b.n	80193a6 <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80192dc:	68fb      	ldr	r3, [r7, #12]
 80192de:	681b      	ldr	r3, [r3, #0]
 80192e0:	695b      	ldr	r3, [r3, #20]
 80192e2:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80192e4:	68fb      	ldr	r3, [r7, #12]
 80192e6:	681b      	ldr	r3, [r3, #0]
 80192e8:	695b      	ldr	r3, [r3, #20]
 80192ea:	f003 0301 	and.w	r3, r3, #1
 80192ee:	2b01      	cmp	r3, #1
 80192f0:	d114      	bne.n	801931c <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80192f2:	68fb      	ldr	r3, [r7, #12]
 80192f4:	681a      	ldr	r2, [r3, #0]
 80192f6:	68fb      	ldr	r3, [r7, #12]
 80192f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80192fa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80192fc:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 80192fe:	68fb      	ldr	r3, [r7, #12]
 8019300:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019302:	1d1a      	adds	r2, r3, #4
 8019304:	68fb      	ldr	r3, [r7, #12]
 8019306:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8019308:	68fb      	ldr	r3, [r7, #12]
 801930a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801930e:	b29b      	uxth	r3, r3
 8019310:	3b01      	subs	r3, #1
 8019312:	b29a      	uxth	r2, r3
 8019314:	68fb      	ldr	r3, [r7, #12]
 8019316:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 801931a:	e044      	b.n	80193a6 <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 801931c:	68fb      	ldr	r3, [r7, #12]
 801931e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8019322:	b29b      	uxth	r3, r3
 8019324:	8bfa      	ldrh	r2, [r7, #30]
 8019326:	429a      	cmp	r2, r3
 8019328:	d919      	bls.n	801935e <HAL_SPI_Receive+0x1a2>
 801932a:	693b      	ldr	r3, [r7, #16]
 801932c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8019330:	2b00      	cmp	r3, #0
 8019332:	d014      	beq.n	801935e <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8019334:	68fb      	ldr	r3, [r7, #12]
 8019336:	681a      	ldr	r2, [r3, #0]
 8019338:	68fb      	ldr	r3, [r7, #12]
 801933a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801933c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 801933e:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8019340:	68fb      	ldr	r3, [r7, #12]
 8019342:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019344:	1d1a      	adds	r2, r3, #4
 8019346:	68fb      	ldr	r3, [r7, #12]
 8019348:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 801934a:	68fb      	ldr	r3, [r7, #12]
 801934c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8019350:	b29b      	uxth	r3, r3
 8019352:	3b01      	subs	r3, #1
 8019354:	b29a      	uxth	r2, r3
 8019356:	68fb      	ldr	r3, [r7, #12]
 8019358:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 801935c:	e023      	b.n	80193a6 <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801935e:	f7f4 f98f 	bl	800d680 <HAL_GetTick>
 8019362:	4602      	mov	r2, r0
 8019364:	697b      	ldr	r3, [r7, #20]
 8019366:	1ad3      	subs	r3, r2, r3
 8019368:	683a      	ldr	r2, [r7, #0]
 801936a:	429a      	cmp	r2, r3
 801936c:	d803      	bhi.n	8019376 <HAL_SPI_Receive+0x1ba>
 801936e:	683b      	ldr	r3, [r7, #0]
 8019370:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019374:	d102      	bne.n	801937c <HAL_SPI_Receive+0x1c0>
 8019376:	683b      	ldr	r3, [r7, #0]
 8019378:	2b00      	cmp	r3, #0
 801937a:	d114      	bne.n	80193a6 <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801937c:	68f8      	ldr	r0, [r7, #12]
 801937e:	f000 feb1 	bl	801a0e4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8019382:	68fb      	ldr	r3, [r7, #12]
 8019384:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8019388:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801938c:	68fb      	ldr	r3, [r7, #12]
 801938e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8019392:	68fb      	ldr	r3, [r7, #12]
 8019394:	2201      	movs	r2, #1
 8019396:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 801939a:	68fb      	ldr	r3, [r7, #12]
 801939c:	2200      	movs	r2, #0
 801939e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80193a2:	2303      	movs	r3, #3
 80193a4:	e178      	b.n	8019698 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 80193a6:	68fb      	ldr	r3, [r7, #12]
 80193a8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80193ac:	b29b      	uxth	r3, r3
 80193ae:	2b00      	cmp	r3, #0
 80193b0:	d194      	bne.n	80192dc <HAL_SPI_Receive+0x120>
 80193b2:	e15e      	b.n	8019672 <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80193b4:	68fb      	ldr	r3, [r7, #12]
 80193b6:	68db      	ldr	r3, [r3, #12]
 80193b8:	2b07      	cmp	r3, #7
 80193ba:	f240 8153 	bls.w	8019664 <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 80193be:	e08f      	b.n	80194e0 <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80193c0:	68fb      	ldr	r3, [r7, #12]
 80193c2:	681b      	ldr	r3, [r3, #0]
 80193c4:	695b      	ldr	r3, [r3, #20]
 80193c6:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80193c8:	68fb      	ldr	r3, [r7, #12]
 80193ca:	681b      	ldr	r3, [r3, #0]
 80193cc:	695b      	ldr	r3, [r3, #20]
 80193ce:	f003 0301 	and.w	r3, r3, #1
 80193d2:	2b01      	cmp	r3, #1
 80193d4:	d114      	bne.n	8019400 <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80193d6:	68fb      	ldr	r3, [r7, #12]
 80193d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80193da:	69ba      	ldr	r2, [r7, #24]
 80193dc:	8812      	ldrh	r2, [r2, #0]
 80193de:	b292      	uxth	r2, r2
 80193e0:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80193e2:	68fb      	ldr	r3, [r7, #12]
 80193e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80193e6:	1c9a      	adds	r2, r3, #2
 80193e8:	68fb      	ldr	r3, [r7, #12]
 80193ea:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 80193ec:	68fb      	ldr	r3, [r7, #12]
 80193ee:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80193f2:	b29b      	uxth	r3, r3
 80193f4:	3b01      	subs	r3, #1
 80193f6:	b29a      	uxth	r2, r3
 80193f8:	68fb      	ldr	r3, [r7, #12]
 80193fa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80193fe:	e06f      	b.n	80194e0 <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8019400:	68fb      	ldr	r3, [r7, #12]
 8019402:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8019406:	b29b      	uxth	r3, r3
 8019408:	8bfa      	ldrh	r2, [r7, #30]
 801940a:	429a      	cmp	r2, r3
 801940c:	d924      	bls.n	8019458 <HAL_SPI_Receive+0x29c>
 801940e:	693b      	ldr	r3, [r7, #16]
 8019410:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8019414:	2b00      	cmp	r3, #0
 8019416:	d01f      	beq.n	8019458 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8019418:	68fb      	ldr	r3, [r7, #12]
 801941a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801941c:	69ba      	ldr	r2, [r7, #24]
 801941e:	8812      	ldrh	r2, [r2, #0]
 8019420:	b292      	uxth	r2, r2
 8019422:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8019424:	68fb      	ldr	r3, [r7, #12]
 8019426:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019428:	1c9a      	adds	r2, r3, #2
 801942a:	68fb      	ldr	r3, [r7, #12]
 801942c:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 801942e:	68fb      	ldr	r3, [r7, #12]
 8019430:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019432:	69ba      	ldr	r2, [r7, #24]
 8019434:	8812      	ldrh	r2, [r2, #0]
 8019436:	b292      	uxth	r2, r2
 8019438:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 801943a:	68fb      	ldr	r3, [r7, #12]
 801943c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801943e:	1c9a      	adds	r2, r3, #2
 8019440:	68fb      	ldr	r3, [r7, #12]
 8019442:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 8019444:	68fb      	ldr	r3, [r7, #12]
 8019446:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801944a:	b29b      	uxth	r3, r3
 801944c:	3b02      	subs	r3, #2
 801944e:	b29a      	uxth	r2, r3
 8019450:	68fb      	ldr	r3, [r7, #12]
 8019452:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8019456:	e043      	b.n	80194e0 <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8019458:	68fb      	ldr	r3, [r7, #12]
 801945a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801945e:	b29b      	uxth	r3, r3
 8019460:	2b01      	cmp	r3, #1
 8019462:	d119      	bne.n	8019498 <HAL_SPI_Receive+0x2dc>
 8019464:	693b      	ldr	r3, [r7, #16]
 8019466:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801946a:	2b00      	cmp	r3, #0
 801946c:	d014      	beq.n	8019498 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 801946e:	68fb      	ldr	r3, [r7, #12]
 8019470:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019472:	69ba      	ldr	r2, [r7, #24]
 8019474:	8812      	ldrh	r2, [r2, #0]
 8019476:	b292      	uxth	r2, r2
 8019478:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 801947a:	68fb      	ldr	r3, [r7, #12]
 801947c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801947e:	1c9a      	adds	r2, r3, #2
 8019480:	68fb      	ldr	r3, [r7, #12]
 8019482:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8019484:	68fb      	ldr	r3, [r7, #12]
 8019486:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801948a:	b29b      	uxth	r3, r3
 801948c:	3b01      	subs	r3, #1
 801948e:	b29a      	uxth	r2, r3
 8019490:	68fb      	ldr	r3, [r7, #12]
 8019492:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8019496:	e023      	b.n	80194e0 <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8019498:	f7f4 f8f2 	bl	800d680 <HAL_GetTick>
 801949c:	4602      	mov	r2, r0
 801949e:	697b      	ldr	r3, [r7, #20]
 80194a0:	1ad3      	subs	r3, r2, r3
 80194a2:	683a      	ldr	r2, [r7, #0]
 80194a4:	429a      	cmp	r2, r3
 80194a6:	d803      	bhi.n	80194b0 <HAL_SPI_Receive+0x2f4>
 80194a8:	683b      	ldr	r3, [r7, #0]
 80194aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80194ae:	d102      	bne.n	80194b6 <HAL_SPI_Receive+0x2fa>
 80194b0:	683b      	ldr	r3, [r7, #0]
 80194b2:	2b00      	cmp	r3, #0
 80194b4:	d114      	bne.n	80194e0 <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80194b6:	68f8      	ldr	r0, [r7, #12]
 80194b8:	f000 fe14 	bl	801a0e4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80194bc:	68fb      	ldr	r3, [r7, #12]
 80194be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80194c2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80194c6:	68fb      	ldr	r3, [r7, #12]
 80194c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80194cc:	68fb      	ldr	r3, [r7, #12]
 80194ce:	2201      	movs	r2, #1
 80194d0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80194d4:	68fb      	ldr	r3, [r7, #12]
 80194d6:	2200      	movs	r2, #0
 80194d8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80194dc:	2303      	movs	r3, #3
 80194de:	e0db      	b.n	8019698 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 80194e0:	68fb      	ldr	r3, [r7, #12]
 80194e2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80194e6:	b29b      	uxth	r3, r3
 80194e8:	2b00      	cmp	r3, #0
 80194ea:	f47f af69 	bne.w	80193c0 <HAL_SPI_Receive+0x204>
 80194ee:	e0c0      	b.n	8019672 <HAL_SPI_Receive+0x4b6>
 80194f0:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80194f4:	68fb      	ldr	r3, [r7, #12]
 80194f6:	681b      	ldr	r3, [r3, #0]
 80194f8:	695b      	ldr	r3, [r3, #20]
 80194fa:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80194fc:	68fb      	ldr	r3, [r7, #12]
 80194fe:	681b      	ldr	r3, [r3, #0]
 8019500:	695b      	ldr	r3, [r3, #20]
 8019502:	f003 0301 	and.w	r3, r3, #1
 8019506:	2b01      	cmp	r3, #1
 8019508:	d117      	bne.n	801953a <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801950a:	68fb      	ldr	r3, [r7, #12]
 801950c:	681b      	ldr	r3, [r3, #0]
 801950e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8019512:	68fb      	ldr	r3, [r7, #12]
 8019514:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019516:	7812      	ldrb	r2, [r2, #0]
 8019518:	b2d2      	uxtb	r2, r2
 801951a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 801951c:	68fb      	ldr	r3, [r7, #12]
 801951e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019520:	1c5a      	adds	r2, r3, #1
 8019522:	68fb      	ldr	r3, [r7, #12]
 8019524:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8019526:	68fb      	ldr	r3, [r7, #12]
 8019528:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801952c:	b29b      	uxth	r3, r3
 801952e:	3b01      	subs	r3, #1
 8019530:	b29a      	uxth	r2, r3
 8019532:	68fb      	ldr	r3, [r7, #12]
 8019534:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8019538:	e094      	b.n	8019664 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 801953a:	68fb      	ldr	r3, [r7, #12]
 801953c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8019540:	b29b      	uxth	r3, r3
 8019542:	8bfa      	ldrh	r2, [r7, #30]
 8019544:	429a      	cmp	r2, r3
 8019546:	d946      	bls.n	80195d6 <HAL_SPI_Receive+0x41a>
 8019548:	693b      	ldr	r3, [r7, #16]
 801954a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801954e:	2b00      	cmp	r3, #0
 8019550:	d041      	beq.n	80195d6 <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8019552:	68fb      	ldr	r3, [r7, #12]
 8019554:	681b      	ldr	r3, [r3, #0]
 8019556:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801955a:	68fb      	ldr	r3, [r7, #12]
 801955c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801955e:	7812      	ldrb	r2, [r2, #0]
 8019560:	b2d2      	uxtb	r2, r2
 8019562:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8019564:	68fb      	ldr	r3, [r7, #12]
 8019566:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019568:	1c5a      	adds	r2, r3, #1
 801956a:	68fb      	ldr	r3, [r7, #12]
 801956c:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801956e:	68fb      	ldr	r3, [r7, #12]
 8019570:	681b      	ldr	r3, [r3, #0]
 8019572:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8019576:	68fb      	ldr	r3, [r7, #12]
 8019578:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801957a:	7812      	ldrb	r2, [r2, #0]
 801957c:	b2d2      	uxtb	r2, r2
 801957e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8019580:	68fb      	ldr	r3, [r7, #12]
 8019582:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019584:	1c5a      	adds	r2, r3, #1
 8019586:	68fb      	ldr	r3, [r7, #12]
 8019588:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801958a:	68fb      	ldr	r3, [r7, #12]
 801958c:	681b      	ldr	r3, [r3, #0]
 801958e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8019592:	68fb      	ldr	r3, [r7, #12]
 8019594:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019596:	7812      	ldrb	r2, [r2, #0]
 8019598:	b2d2      	uxtb	r2, r2
 801959a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 801959c:	68fb      	ldr	r3, [r7, #12]
 801959e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80195a0:	1c5a      	adds	r2, r3, #1
 80195a2:	68fb      	ldr	r3, [r7, #12]
 80195a4:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80195a6:	68fb      	ldr	r3, [r7, #12]
 80195a8:	681b      	ldr	r3, [r3, #0]
 80195aa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80195ae:	68fb      	ldr	r3, [r7, #12]
 80195b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80195b2:	7812      	ldrb	r2, [r2, #0]
 80195b4:	b2d2      	uxtb	r2, r2
 80195b6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80195b8:	68fb      	ldr	r3, [r7, #12]
 80195ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80195bc:	1c5a      	adds	r2, r3, #1
 80195be:	68fb      	ldr	r3, [r7, #12]
 80195c0:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 80195c2:	68fb      	ldr	r3, [r7, #12]
 80195c4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80195c8:	b29b      	uxth	r3, r3
 80195ca:	3b04      	subs	r3, #4
 80195cc:	b29a      	uxth	r2, r3
 80195ce:	68fb      	ldr	r3, [r7, #12]
 80195d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80195d4:	e046      	b.n	8019664 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 80195d6:	68fb      	ldr	r3, [r7, #12]
 80195d8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80195dc:	b29b      	uxth	r3, r3
 80195de:	2b03      	cmp	r3, #3
 80195e0:	d81c      	bhi.n	801961c <HAL_SPI_Receive+0x460>
 80195e2:	693b      	ldr	r3, [r7, #16]
 80195e4:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 80195e8:	2b00      	cmp	r3, #0
 80195ea:	d017      	beq.n	801961c <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80195ec:	68fb      	ldr	r3, [r7, #12]
 80195ee:	681b      	ldr	r3, [r3, #0]
 80195f0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80195f4:	68fb      	ldr	r3, [r7, #12]
 80195f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80195f8:	7812      	ldrb	r2, [r2, #0]
 80195fa:	b2d2      	uxtb	r2, r2
 80195fc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80195fe:	68fb      	ldr	r3, [r7, #12]
 8019600:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019602:	1c5a      	adds	r2, r3, #1
 8019604:	68fb      	ldr	r3, [r7, #12]
 8019606:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8019608:	68fb      	ldr	r3, [r7, #12]
 801960a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801960e:	b29b      	uxth	r3, r3
 8019610:	3b01      	subs	r3, #1
 8019612:	b29a      	uxth	r2, r3
 8019614:	68fb      	ldr	r3, [r7, #12]
 8019616:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 801961a:	e023      	b.n	8019664 <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801961c:	f7f4 f830 	bl	800d680 <HAL_GetTick>
 8019620:	4602      	mov	r2, r0
 8019622:	697b      	ldr	r3, [r7, #20]
 8019624:	1ad3      	subs	r3, r2, r3
 8019626:	683a      	ldr	r2, [r7, #0]
 8019628:	429a      	cmp	r2, r3
 801962a:	d803      	bhi.n	8019634 <HAL_SPI_Receive+0x478>
 801962c:	683b      	ldr	r3, [r7, #0]
 801962e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019632:	d102      	bne.n	801963a <HAL_SPI_Receive+0x47e>
 8019634:	683b      	ldr	r3, [r7, #0]
 8019636:	2b00      	cmp	r3, #0
 8019638:	d114      	bne.n	8019664 <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801963a:	68f8      	ldr	r0, [r7, #12]
 801963c:	f000 fd52 	bl	801a0e4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8019640:	68fb      	ldr	r3, [r7, #12]
 8019642:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8019646:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801964a:	68fb      	ldr	r3, [r7, #12]
 801964c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8019650:	68fb      	ldr	r3, [r7, #12]
 8019652:	2201      	movs	r2, #1
 8019654:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8019658:	68fb      	ldr	r3, [r7, #12]
 801965a:	2200      	movs	r2, #0
 801965c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8019660:	2303      	movs	r3, #3
 8019662:	e019      	b.n	8019698 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8019664:	68fb      	ldr	r3, [r7, #12]
 8019666:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801966a:	b29b      	uxth	r3, r3
 801966c:	2b00      	cmp	r3, #0
 801966e:	f47f af41 	bne.w	80194f4 <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8019672:	68f8      	ldr	r0, [r7, #12]
 8019674:	f000 fd36 	bl	801a0e4 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8019678:	68fb      	ldr	r3, [r7, #12]
 801967a:	2201      	movs	r2, #1
 801967c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8019680:	68fb      	ldr	r3, [r7, #12]
 8019682:	2200      	movs	r2, #0
 8019684:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8019688:	68fb      	ldr	r3, [r7, #12]
 801968a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801968e:	2b00      	cmp	r3, #0
 8019690:	d001      	beq.n	8019696 <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 8019692:	2301      	movs	r3, #1
 8019694:	e000      	b.n	8019698 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 8019696:	2300      	movs	r3, #0
  }
}
 8019698:	4618      	mov	r0, r3
 801969a:	3720      	adds	r7, #32
 801969c:	46bd      	mov	sp, r7
 801969e:	bd80      	pop	{r7, pc}

080196a0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80196a0:	b580      	push	{r7, lr}
 80196a2:	b08e      	sub	sp, #56	@ 0x38
 80196a4:	af02      	add	r7, sp, #8
 80196a6:	60f8      	str	r0, [r7, #12]
 80196a8:	60b9      	str	r1, [r7, #8]
 80196aa:	607a      	str	r2, [r7, #4]
 80196ac:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80196ae:	68fb      	ldr	r3, [r7, #12]
 80196b0:	681b      	ldr	r3, [r3, #0]
 80196b2:	3320      	adds	r3, #32
 80196b4:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80196b6:	68fb      	ldr	r3, [r7, #12]
 80196b8:	681b      	ldr	r3, [r3, #0]
 80196ba:	3330      	adds	r3, #48	@ 0x30
 80196bc:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 80196be:	68fb      	ldr	r3, [r7, #12]
 80196c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80196c2:	095b      	lsrs	r3, r3, #5
 80196c4:	b29b      	uxth	r3, r3
 80196c6:	3301      	adds	r3, #1
 80196c8:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80196ca:	f7f3 ffd9 	bl	800d680 <HAL_GetTick>
 80196ce:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 80196d0:	887b      	ldrh	r3, [r7, #2]
 80196d2:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 80196d4:	887b      	ldrh	r3, [r7, #2]
 80196d6:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 80196d8:	68fb      	ldr	r3, [r7, #12]
 80196da:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80196de:	b2db      	uxtb	r3, r3
 80196e0:	2b01      	cmp	r3, #1
 80196e2:	d001      	beq.n	80196e8 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 80196e4:	2302      	movs	r3, #2
 80196e6:	e310      	b.n	8019d0a <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 80196e8:	68bb      	ldr	r3, [r7, #8]
 80196ea:	2b00      	cmp	r3, #0
 80196ec:	d005      	beq.n	80196fa <HAL_SPI_TransmitReceive+0x5a>
 80196ee:	687b      	ldr	r3, [r7, #4]
 80196f0:	2b00      	cmp	r3, #0
 80196f2:	d002      	beq.n	80196fa <HAL_SPI_TransmitReceive+0x5a>
 80196f4:	887b      	ldrh	r3, [r7, #2]
 80196f6:	2b00      	cmp	r3, #0
 80196f8:	d101      	bne.n	80196fe <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 80196fa:	2301      	movs	r3, #1
 80196fc:	e305      	b.n	8019d0a <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80196fe:	68fb      	ldr	r3, [r7, #12]
 8019700:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8019704:	2b01      	cmp	r3, #1
 8019706:	d101      	bne.n	801970c <HAL_SPI_TransmitReceive+0x6c>
 8019708:	2302      	movs	r3, #2
 801970a:	e2fe      	b.n	8019d0a <HAL_SPI_TransmitReceive+0x66a>
 801970c:	68fb      	ldr	r3, [r7, #12]
 801970e:	2201      	movs	r2, #1
 8019710:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8019714:	68fb      	ldr	r3, [r7, #12]
 8019716:	2205      	movs	r2, #5
 8019718:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 801971c:	68fb      	ldr	r3, [r7, #12]
 801971e:	2200      	movs	r2, #0
 8019720:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8019724:	68fb      	ldr	r3, [r7, #12]
 8019726:	687a      	ldr	r2, [r7, #4]
 8019728:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 801972a:	68fb      	ldr	r3, [r7, #12]
 801972c:	887a      	ldrh	r2, [r7, #2]
 801972e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 8019732:	68fb      	ldr	r3, [r7, #12]
 8019734:	887a      	ldrh	r2, [r7, #2]
 8019736:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 801973a:	68fb      	ldr	r3, [r7, #12]
 801973c:	68ba      	ldr	r2, [r7, #8]
 801973e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 8019740:	68fb      	ldr	r3, [r7, #12]
 8019742:	887a      	ldrh	r2, [r7, #2]
 8019744:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 8019748:	68fb      	ldr	r3, [r7, #12]
 801974a:	887a      	ldrh	r2, [r7, #2]
 801974c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8019750:	68fb      	ldr	r3, [r7, #12]
 8019752:	2200      	movs	r2, #0
 8019754:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8019756:	68fb      	ldr	r3, [r7, #12]
 8019758:	2200      	movs	r2, #0
 801975a:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 801975c:	68fb      	ldr	r3, [r7, #12]
 801975e:	681b      	ldr	r3, [r3, #0]
 8019760:	68da      	ldr	r2, [r3, #12]
 8019762:	68fb      	ldr	r3, [r7, #12]
 8019764:	681b      	ldr	r3, [r3, #0]
 8019766:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 801976a:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 801976c:	68fb      	ldr	r3, [r7, #12]
 801976e:	681b      	ldr	r3, [r3, #0]
 8019770:	4a70      	ldr	r2, [pc, #448]	@ (8019934 <HAL_SPI_TransmitReceive+0x294>)
 8019772:	4293      	cmp	r3, r2
 8019774:	d009      	beq.n	801978a <HAL_SPI_TransmitReceive+0xea>
 8019776:	68fb      	ldr	r3, [r7, #12]
 8019778:	681b      	ldr	r3, [r3, #0]
 801977a:	4a6f      	ldr	r2, [pc, #444]	@ (8019938 <HAL_SPI_TransmitReceive+0x298>)
 801977c:	4293      	cmp	r3, r2
 801977e:	d004      	beq.n	801978a <HAL_SPI_TransmitReceive+0xea>
 8019780:	68fb      	ldr	r3, [r7, #12]
 8019782:	681b      	ldr	r3, [r3, #0]
 8019784:	4a6d      	ldr	r2, [pc, #436]	@ (801993c <HAL_SPI_TransmitReceive+0x29c>)
 8019786:	4293      	cmp	r3, r2
 8019788:	d102      	bne.n	8019790 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 801978a:	2310      	movs	r3, #16
 801978c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801978e:	e001      	b.n	8019794 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8019790:	2308      	movs	r3, #8
 8019792:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8019794:	68fb      	ldr	r3, [r7, #12]
 8019796:	681b      	ldr	r3, [r3, #0]
 8019798:	685a      	ldr	r2, [r3, #4]
 801979a:	4b69      	ldr	r3, [pc, #420]	@ (8019940 <HAL_SPI_TransmitReceive+0x2a0>)
 801979c:	4013      	ands	r3, r2
 801979e:	8879      	ldrh	r1, [r7, #2]
 80197a0:	68fa      	ldr	r2, [r7, #12]
 80197a2:	6812      	ldr	r2, [r2, #0]
 80197a4:	430b      	orrs	r3, r1
 80197a6:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 80197a8:	68fb      	ldr	r3, [r7, #12]
 80197aa:	681b      	ldr	r3, [r3, #0]
 80197ac:	681a      	ldr	r2, [r3, #0]
 80197ae:	68fb      	ldr	r3, [r7, #12]
 80197b0:	681b      	ldr	r3, [r3, #0]
 80197b2:	f042 0201 	orr.w	r2, r2, #1
 80197b6:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80197b8:	68fb      	ldr	r3, [r7, #12]
 80197ba:	685b      	ldr	r3, [r3, #4]
 80197bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80197c0:	d107      	bne.n	80197d2 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80197c2:	68fb      	ldr	r3, [r7, #12]
 80197c4:	681b      	ldr	r3, [r3, #0]
 80197c6:	681a      	ldr	r2, [r3, #0]
 80197c8:	68fb      	ldr	r3, [r7, #12]
 80197ca:	681b      	ldr	r3, [r3, #0]
 80197cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80197d0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80197d2:	68fb      	ldr	r3, [r7, #12]
 80197d4:	68db      	ldr	r3, [r3, #12]
 80197d6:	2b0f      	cmp	r3, #15
 80197d8:	f240 80a2 	bls.w	8019920 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 80197dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80197de:	089b      	lsrs	r3, r3, #2
 80197e0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80197e2:	e094      	b.n	801990e <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80197e4:	68fb      	ldr	r3, [r7, #12]
 80197e6:	681b      	ldr	r3, [r3, #0]
 80197e8:	695b      	ldr	r3, [r3, #20]
 80197ea:	f003 0302 	and.w	r3, r3, #2
 80197ee:	2b02      	cmp	r3, #2
 80197f0:	d120      	bne.n	8019834 <HAL_SPI_TransmitReceive+0x194>
 80197f2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80197f4:	2b00      	cmp	r3, #0
 80197f6:	d01d      	beq.n	8019834 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 80197f8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80197fa:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80197fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80197fe:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8019800:	429a      	cmp	r2, r3
 8019802:	d217      	bcs.n	8019834 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8019804:	68fb      	ldr	r3, [r7, #12]
 8019806:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8019808:	68fb      	ldr	r3, [r7, #12]
 801980a:	681b      	ldr	r3, [r3, #0]
 801980c:	6812      	ldr	r2, [r2, #0]
 801980e:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8019810:	68fb      	ldr	r3, [r7, #12]
 8019812:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8019814:	1d1a      	adds	r2, r3, #4
 8019816:	68fb      	ldr	r3, [r7, #12]
 8019818:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 801981a:	68fb      	ldr	r3, [r7, #12]
 801981c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8019820:	b29b      	uxth	r3, r3
 8019822:	3b01      	subs	r3, #1
 8019824:	b29a      	uxth	r2, r3
 8019826:	68fb      	ldr	r3, [r7, #12]
 8019828:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 801982c:	68fb      	ldr	r3, [r7, #12]
 801982e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8019832:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8019834:	68fb      	ldr	r3, [r7, #12]
 8019836:	681b      	ldr	r3, [r3, #0]
 8019838:	695b      	ldr	r3, [r3, #20]
 801983a:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 801983c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801983e:	2b00      	cmp	r3, #0
 8019840:	d065      	beq.n	801990e <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8019842:	68fb      	ldr	r3, [r7, #12]
 8019844:	681b      	ldr	r3, [r3, #0]
 8019846:	695b      	ldr	r3, [r3, #20]
 8019848:	f003 0301 	and.w	r3, r3, #1
 801984c:	2b01      	cmp	r3, #1
 801984e:	d118      	bne.n	8019882 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8019850:	68fb      	ldr	r3, [r7, #12]
 8019852:	681a      	ldr	r2, [r3, #0]
 8019854:	68fb      	ldr	r3, [r7, #12]
 8019856:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019858:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 801985a:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 801985c:	68fb      	ldr	r3, [r7, #12]
 801985e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019860:	1d1a      	adds	r2, r3, #4
 8019862:	68fb      	ldr	r3, [r7, #12]
 8019864:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8019866:	68fb      	ldr	r3, [r7, #12]
 8019868:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801986c:	b29b      	uxth	r3, r3
 801986e:	3b01      	subs	r3, #1
 8019870:	b29a      	uxth	r2, r3
 8019872:	68fb      	ldr	r3, [r7, #12]
 8019874:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8019878:	68fb      	ldr	r3, [r7, #12]
 801987a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801987e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8019880:	e045      	b.n	801990e <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8019882:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8019884:	8bfb      	ldrh	r3, [r7, #30]
 8019886:	429a      	cmp	r2, r3
 8019888:	d21d      	bcs.n	80198c6 <HAL_SPI_TransmitReceive+0x226>
 801988a:	697b      	ldr	r3, [r7, #20]
 801988c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8019890:	2b00      	cmp	r3, #0
 8019892:	d018      	beq.n	80198c6 <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8019894:	68fb      	ldr	r3, [r7, #12]
 8019896:	681a      	ldr	r2, [r3, #0]
 8019898:	68fb      	ldr	r3, [r7, #12]
 801989a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801989c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 801989e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80198a0:	68fb      	ldr	r3, [r7, #12]
 80198a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80198a4:	1d1a      	adds	r2, r3, #4
 80198a6:	68fb      	ldr	r3, [r7, #12]
 80198a8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80198aa:	68fb      	ldr	r3, [r7, #12]
 80198ac:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80198b0:	b29b      	uxth	r3, r3
 80198b2:	3b01      	subs	r3, #1
 80198b4:	b29a      	uxth	r2, r3
 80198b6:	68fb      	ldr	r3, [r7, #12]
 80198b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80198bc:	68fb      	ldr	r3, [r7, #12]
 80198be:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80198c2:	853b      	strh	r3, [r7, #40]	@ 0x28
 80198c4:	e023      	b.n	801990e <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80198c6:	f7f3 fedb 	bl	800d680 <HAL_GetTick>
 80198ca:	4602      	mov	r2, r0
 80198cc:	69bb      	ldr	r3, [r7, #24]
 80198ce:	1ad3      	subs	r3, r2, r3
 80198d0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80198d2:	429a      	cmp	r2, r3
 80198d4:	d803      	bhi.n	80198de <HAL_SPI_TransmitReceive+0x23e>
 80198d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80198d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80198dc:	d102      	bne.n	80198e4 <HAL_SPI_TransmitReceive+0x244>
 80198de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80198e0:	2b00      	cmp	r3, #0
 80198e2:	d114      	bne.n	801990e <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 80198e4:	68f8      	ldr	r0, [r7, #12]
 80198e6:	f000 fbfd 	bl	801a0e4 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80198ea:	68fb      	ldr	r3, [r7, #12]
 80198ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80198f0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80198f4:	68fb      	ldr	r3, [r7, #12]
 80198f6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 80198fa:	68fb      	ldr	r3, [r7, #12]
 80198fc:	2201      	movs	r2, #1
 80198fe:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8019902:	68fb      	ldr	r3, [r7, #12]
 8019904:	2200      	movs	r2, #0
 8019906:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 801990a:	2303      	movs	r3, #3
 801990c:	e1fd      	b.n	8019d0a <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 801990e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8019910:	2b00      	cmp	r3, #0
 8019912:	f47f af67 	bne.w	80197e4 <HAL_SPI_TransmitReceive+0x144>
 8019916:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8019918:	2b00      	cmp	r3, #0
 801991a:	f47f af63 	bne.w	80197e4 <HAL_SPI_TransmitReceive+0x144>
 801991e:	e1ce      	b.n	8019cbe <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8019920:	68fb      	ldr	r3, [r7, #12]
 8019922:	68db      	ldr	r3, [r3, #12]
 8019924:	2b07      	cmp	r3, #7
 8019926:	f240 81c2 	bls.w	8019cae <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 801992a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801992c:	085b      	lsrs	r3, r3, #1
 801992e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8019930:	e0c9      	b.n	8019ac6 <HAL_SPI_TransmitReceive+0x426>
 8019932:	bf00      	nop
 8019934:	40013000 	.word	0x40013000
 8019938:	40003800 	.word	0x40003800
 801993c:	40003c00 	.word	0x40003c00
 8019940:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8019944:	68fb      	ldr	r3, [r7, #12]
 8019946:	681b      	ldr	r3, [r3, #0]
 8019948:	695b      	ldr	r3, [r3, #20]
 801994a:	f003 0302 	and.w	r3, r3, #2
 801994e:	2b02      	cmp	r3, #2
 8019950:	d11f      	bne.n	8019992 <HAL_SPI_TransmitReceive+0x2f2>
 8019952:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8019954:	2b00      	cmp	r3, #0
 8019956:	d01c      	beq.n	8019992 <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8019958:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 801995a:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 801995c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801995e:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8019960:	429a      	cmp	r2, r3
 8019962:	d216      	bcs.n	8019992 <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8019964:	68fb      	ldr	r3, [r7, #12]
 8019966:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8019968:	881a      	ldrh	r2, [r3, #0]
 801996a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801996c:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 801996e:	68fb      	ldr	r3, [r7, #12]
 8019970:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8019972:	1c9a      	adds	r2, r3, #2
 8019974:	68fb      	ldr	r3, [r7, #12]
 8019976:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8019978:	68fb      	ldr	r3, [r7, #12]
 801997a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801997e:	b29b      	uxth	r3, r3
 8019980:	3b01      	subs	r3, #1
 8019982:	b29a      	uxth	r2, r3
 8019984:	68fb      	ldr	r3, [r7, #12]
 8019986:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 801998a:	68fb      	ldr	r3, [r7, #12]
 801998c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8019990:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8019992:	68fb      	ldr	r3, [r7, #12]
 8019994:	681b      	ldr	r3, [r3, #0]
 8019996:	695b      	ldr	r3, [r3, #20]
 8019998:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 801999a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801999c:	2b00      	cmp	r3, #0
 801999e:	f000 8092 	beq.w	8019ac6 <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80199a2:	68fb      	ldr	r3, [r7, #12]
 80199a4:	681b      	ldr	r3, [r3, #0]
 80199a6:	695b      	ldr	r3, [r3, #20]
 80199a8:	f003 0301 	and.w	r3, r3, #1
 80199ac:	2b01      	cmp	r3, #1
 80199ae:	d118      	bne.n	80199e2 <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80199b0:	68fb      	ldr	r3, [r7, #12]
 80199b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80199b4:	6a3a      	ldr	r2, [r7, #32]
 80199b6:	8812      	ldrh	r2, [r2, #0]
 80199b8:	b292      	uxth	r2, r2
 80199ba:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80199bc:	68fb      	ldr	r3, [r7, #12]
 80199be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80199c0:	1c9a      	adds	r2, r3, #2
 80199c2:	68fb      	ldr	r3, [r7, #12]
 80199c4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80199c6:	68fb      	ldr	r3, [r7, #12]
 80199c8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80199cc:	b29b      	uxth	r3, r3
 80199ce:	3b01      	subs	r3, #1
 80199d0:	b29a      	uxth	r2, r3
 80199d2:	68fb      	ldr	r3, [r7, #12]
 80199d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80199d8:	68fb      	ldr	r3, [r7, #12]
 80199da:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80199de:	853b      	strh	r3, [r7, #40]	@ 0x28
 80199e0:	e071      	b.n	8019ac6 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80199e2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80199e4:	8bfb      	ldrh	r3, [r7, #30]
 80199e6:	429a      	cmp	r2, r3
 80199e8:	d228      	bcs.n	8019a3c <HAL_SPI_TransmitReceive+0x39c>
 80199ea:	697b      	ldr	r3, [r7, #20]
 80199ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80199f0:	2b00      	cmp	r3, #0
 80199f2:	d023      	beq.n	8019a3c <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80199f4:	68fb      	ldr	r3, [r7, #12]
 80199f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80199f8:	6a3a      	ldr	r2, [r7, #32]
 80199fa:	8812      	ldrh	r2, [r2, #0]
 80199fc:	b292      	uxth	r2, r2
 80199fe:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8019a00:	68fb      	ldr	r3, [r7, #12]
 8019a02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019a04:	1c9a      	adds	r2, r3, #2
 8019a06:	68fb      	ldr	r3, [r7, #12]
 8019a08:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8019a0a:	68fb      	ldr	r3, [r7, #12]
 8019a0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019a0e:	6a3a      	ldr	r2, [r7, #32]
 8019a10:	8812      	ldrh	r2, [r2, #0]
 8019a12:	b292      	uxth	r2, r2
 8019a14:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8019a16:	68fb      	ldr	r3, [r7, #12]
 8019a18:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019a1a:	1c9a      	adds	r2, r3, #2
 8019a1c:	68fb      	ldr	r3, [r7, #12]
 8019a1e:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8019a20:	68fb      	ldr	r3, [r7, #12]
 8019a22:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8019a26:	b29b      	uxth	r3, r3
 8019a28:	3b02      	subs	r3, #2
 8019a2a:	b29a      	uxth	r2, r3
 8019a2c:	68fb      	ldr	r3, [r7, #12]
 8019a2e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8019a32:	68fb      	ldr	r3, [r7, #12]
 8019a34:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8019a38:	853b      	strh	r3, [r7, #40]	@ 0x28
 8019a3a:	e044      	b.n	8019ac6 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8019a3c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8019a3e:	2b01      	cmp	r3, #1
 8019a40:	d11d      	bne.n	8019a7e <HAL_SPI_TransmitReceive+0x3de>
 8019a42:	697b      	ldr	r3, [r7, #20]
 8019a44:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8019a48:	2b00      	cmp	r3, #0
 8019a4a:	d018      	beq.n	8019a7e <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8019a4c:	68fb      	ldr	r3, [r7, #12]
 8019a4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019a50:	6a3a      	ldr	r2, [r7, #32]
 8019a52:	8812      	ldrh	r2, [r2, #0]
 8019a54:	b292      	uxth	r2, r2
 8019a56:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8019a58:	68fb      	ldr	r3, [r7, #12]
 8019a5a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019a5c:	1c9a      	adds	r2, r3, #2
 8019a5e:	68fb      	ldr	r3, [r7, #12]
 8019a60:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8019a62:	68fb      	ldr	r3, [r7, #12]
 8019a64:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8019a68:	b29b      	uxth	r3, r3
 8019a6a:	3b01      	subs	r3, #1
 8019a6c:	b29a      	uxth	r2, r3
 8019a6e:	68fb      	ldr	r3, [r7, #12]
 8019a70:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8019a74:	68fb      	ldr	r3, [r7, #12]
 8019a76:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8019a7a:	853b      	strh	r3, [r7, #40]	@ 0x28
 8019a7c:	e023      	b.n	8019ac6 <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8019a7e:	f7f3 fdff 	bl	800d680 <HAL_GetTick>
 8019a82:	4602      	mov	r2, r0
 8019a84:	69bb      	ldr	r3, [r7, #24]
 8019a86:	1ad3      	subs	r3, r2, r3
 8019a88:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8019a8a:	429a      	cmp	r2, r3
 8019a8c:	d803      	bhi.n	8019a96 <HAL_SPI_TransmitReceive+0x3f6>
 8019a8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019a90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019a94:	d102      	bne.n	8019a9c <HAL_SPI_TransmitReceive+0x3fc>
 8019a96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019a98:	2b00      	cmp	r3, #0
 8019a9a:	d114      	bne.n	8019ac6 <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8019a9c:	68f8      	ldr	r0, [r7, #12]
 8019a9e:	f000 fb21 	bl	801a0e4 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8019aa2:	68fb      	ldr	r3, [r7, #12]
 8019aa4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8019aa8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8019aac:	68fb      	ldr	r3, [r7, #12]
 8019aae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8019ab2:	68fb      	ldr	r3, [r7, #12]
 8019ab4:	2201      	movs	r2, #1
 8019ab6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8019aba:	68fb      	ldr	r3, [r7, #12]
 8019abc:	2200      	movs	r2, #0
 8019abe:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8019ac2:	2303      	movs	r3, #3
 8019ac4:	e121      	b.n	8019d0a <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8019ac6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8019ac8:	2b00      	cmp	r3, #0
 8019aca:	f47f af3b 	bne.w	8019944 <HAL_SPI_TransmitReceive+0x2a4>
 8019ace:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8019ad0:	2b00      	cmp	r3, #0
 8019ad2:	f47f af37 	bne.w	8019944 <HAL_SPI_TransmitReceive+0x2a4>
 8019ad6:	e0f2      	b.n	8019cbe <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8019ad8:	68fb      	ldr	r3, [r7, #12]
 8019ada:	681b      	ldr	r3, [r3, #0]
 8019adc:	695b      	ldr	r3, [r3, #20]
 8019ade:	f003 0302 	and.w	r3, r3, #2
 8019ae2:	2b02      	cmp	r3, #2
 8019ae4:	d121      	bne.n	8019b2a <HAL_SPI_TransmitReceive+0x48a>
 8019ae6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8019ae8:	2b00      	cmp	r3, #0
 8019aea:	d01e      	beq.n	8019b2a <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8019aec:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8019aee:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8019af0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019af2:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8019af4:	429a      	cmp	r2, r3
 8019af6:	d218      	bcs.n	8019b2a <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8019af8:	68fb      	ldr	r3, [r7, #12]
 8019afa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8019afc:	68fb      	ldr	r3, [r7, #12]
 8019afe:	681b      	ldr	r3, [r3, #0]
 8019b00:	3320      	adds	r3, #32
 8019b02:	7812      	ldrb	r2, [r2, #0]
 8019b04:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8019b06:	68fb      	ldr	r3, [r7, #12]
 8019b08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8019b0a:	1c5a      	adds	r2, r3, #1
 8019b0c:	68fb      	ldr	r3, [r7, #12]
 8019b0e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8019b10:	68fb      	ldr	r3, [r7, #12]
 8019b12:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8019b16:	b29b      	uxth	r3, r3
 8019b18:	3b01      	subs	r3, #1
 8019b1a:	b29a      	uxth	r2, r3
 8019b1c:	68fb      	ldr	r3, [r7, #12]
 8019b1e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8019b22:	68fb      	ldr	r3, [r7, #12]
 8019b24:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8019b28:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8019b2a:	68fb      	ldr	r3, [r7, #12]
 8019b2c:	681b      	ldr	r3, [r3, #0]
 8019b2e:	695b      	ldr	r3, [r3, #20]
 8019b30:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8019b32:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8019b34:	2b00      	cmp	r3, #0
 8019b36:	f000 80ba 	beq.w	8019cae <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8019b3a:	68fb      	ldr	r3, [r7, #12]
 8019b3c:	681b      	ldr	r3, [r3, #0]
 8019b3e:	695b      	ldr	r3, [r3, #20]
 8019b40:	f003 0301 	and.w	r3, r3, #1
 8019b44:	2b01      	cmp	r3, #1
 8019b46:	d11b      	bne.n	8019b80 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8019b48:	68fb      	ldr	r3, [r7, #12]
 8019b4a:	681b      	ldr	r3, [r3, #0]
 8019b4c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8019b50:	68fb      	ldr	r3, [r7, #12]
 8019b52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019b54:	7812      	ldrb	r2, [r2, #0]
 8019b56:	b2d2      	uxtb	r2, r2
 8019b58:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8019b5a:	68fb      	ldr	r3, [r7, #12]
 8019b5c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019b5e:	1c5a      	adds	r2, r3, #1
 8019b60:	68fb      	ldr	r3, [r7, #12]
 8019b62:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8019b64:	68fb      	ldr	r3, [r7, #12]
 8019b66:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8019b6a:	b29b      	uxth	r3, r3
 8019b6c:	3b01      	subs	r3, #1
 8019b6e:	b29a      	uxth	r2, r3
 8019b70:	68fb      	ldr	r3, [r7, #12]
 8019b72:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8019b76:	68fb      	ldr	r3, [r7, #12]
 8019b78:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8019b7c:	853b      	strh	r3, [r7, #40]	@ 0x28
 8019b7e:	e096      	b.n	8019cae <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8019b80:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8019b82:	8bfb      	ldrh	r3, [r7, #30]
 8019b84:	429a      	cmp	r2, r3
 8019b86:	d24a      	bcs.n	8019c1e <HAL_SPI_TransmitReceive+0x57e>
 8019b88:	697b      	ldr	r3, [r7, #20]
 8019b8a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8019b8e:	2b00      	cmp	r3, #0
 8019b90:	d045      	beq.n	8019c1e <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8019b92:	68fb      	ldr	r3, [r7, #12]
 8019b94:	681b      	ldr	r3, [r3, #0]
 8019b96:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8019b9a:	68fb      	ldr	r3, [r7, #12]
 8019b9c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019b9e:	7812      	ldrb	r2, [r2, #0]
 8019ba0:	b2d2      	uxtb	r2, r2
 8019ba2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8019ba4:	68fb      	ldr	r3, [r7, #12]
 8019ba6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019ba8:	1c5a      	adds	r2, r3, #1
 8019baa:	68fb      	ldr	r3, [r7, #12]
 8019bac:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8019bae:	68fb      	ldr	r3, [r7, #12]
 8019bb0:	681b      	ldr	r3, [r3, #0]
 8019bb2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8019bb6:	68fb      	ldr	r3, [r7, #12]
 8019bb8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019bba:	7812      	ldrb	r2, [r2, #0]
 8019bbc:	b2d2      	uxtb	r2, r2
 8019bbe:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8019bc0:	68fb      	ldr	r3, [r7, #12]
 8019bc2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019bc4:	1c5a      	adds	r2, r3, #1
 8019bc6:	68fb      	ldr	r3, [r7, #12]
 8019bc8:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8019bca:	68fb      	ldr	r3, [r7, #12]
 8019bcc:	681b      	ldr	r3, [r3, #0]
 8019bce:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8019bd2:	68fb      	ldr	r3, [r7, #12]
 8019bd4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019bd6:	7812      	ldrb	r2, [r2, #0]
 8019bd8:	b2d2      	uxtb	r2, r2
 8019bda:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8019bdc:	68fb      	ldr	r3, [r7, #12]
 8019bde:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019be0:	1c5a      	adds	r2, r3, #1
 8019be2:	68fb      	ldr	r3, [r7, #12]
 8019be4:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8019be6:	68fb      	ldr	r3, [r7, #12]
 8019be8:	681b      	ldr	r3, [r3, #0]
 8019bea:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8019bee:	68fb      	ldr	r3, [r7, #12]
 8019bf0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019bf2:	7812      	ldrb	r2, [r2, #0]
 8019bf4:	b2d2      	uxtb	r2, r2
 8019bf6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8019bf8:	68fb      	ldr	r3, [r7, #12]
 8019bfa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019bfc:	1c5a      	adds	r2, r3, #1
 8019bfe:	68fb      	ldr	r3, [r7, #12]
 8019c00:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8019c02:	68fb      	ldr	r3, [r7, #12]
 8019c04:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8019c08:	b29b      	uxth	r3, r3
 8019c0a:	3b04      	subs	r3, #4
 8019c0c:	b29a      	uxth	r2, r3
 8019c0e:	68fb      	ldr	r3, [r7, #12]
 8019c10:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8019c14:	68fb      	ldr	r3, [r7, #12]
 8019c16:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8019c1a:	853b      	strh	r3, [r7, #40]	@ 0x28
 8019c1c:	e047      	b.n	8019cae <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8019c1e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8019c20:	2b03      	cmp	r3, #3
 8019c22:	d820      	bhi.n	8019c66 <HAL_SPI_TransmitReceive+0x5c6>
 8019c24:	697b      	ldr	r3, [r7, #20]
 8019c26:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8019c2a:	2b00      	cmp	r3, #0
 8019c2c:	d01b      	beq.n	8019c66 <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8019c2e:	68fb      	ldr	r3, [r7, #12]
 8019c30:	681b      	ldr	r3, [r3, #0]
 8019c32:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8019c36:	68fb      	ldr	r3, [r7, #12]
 8019c38:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019c3a:	7812      	ldrb	r2, [r2, #0]
 8019c3c:	b2d2      	uxtb	r2, r2
 8019c3e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8019c40:	68fb      	ldr	r3, [r7, #12]
 8019c42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019c44:	1c5a      	adds	r2, r3, #1
 8019c46:	68fb      	ldr	r3, [r7, #12]
 8019c48:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8019c4a:	68fb      	ldr	r3, [r7, #12]
 8019c4c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8019c50:	b29b      	uxth	r3, r3
 8019c52:	3b01      	subs	r3, #1
 8019c54:	b29a      	uxth	r2, r3
 8019c56:	68fb      	ldr	r3, [r7, #12]
 8019c58:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8019c5c:	68fb      	ldr	r3, [r7, #12]
 8019c5e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8019c62:	853b      	strh	r3, [r7, #40]	@ 0x28
 8019c64:	e023      	b.n	8019cae <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8019c66:	f7f3 fd0b 	bl	800d680 <HAL_GetTick>
 8019c6a:	4602      	mov	r2, r0
 8019c6c:	69bb      	ldr	r3, [r7, #24]
 8019c6e:	1ad3      	subs	r3, r2, r3
 8019c70:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8019c72:	429a      	cmp	r2, r3
 8019c74:	d803      	bhi.n	8019c7e <HAL_SPI_TransmitReceive+0x5de>
 8019c76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019c7c:	d102      	bne.n	8019c84 <HAL_SPI_TransmitReceive+0x5e4>
 8019c7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019c80:	2b00      	cmp	r3, #0
 8019c82:	d114      	bne.n	8019cae <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8019c84:	68f8      	ldr	r0, [r7, #12]
 8019c86:	f000 fa2d 	bl	801a0e4 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8019c8a:	68fb      	ldr	r3, [r7, #12]
 8019c8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8019c90:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8019c94:	68fb      	ldr	r3, [r7, #12]
 8019c96:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8019c9a:	68fb      	ldr	r3, [r7, #12]
 8019c9c:	2201      	movs	r2, #1
 8019c9e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8019ca2:	68fb      	ldr	r3, [r7, #12]
 8019ca4:	2200      	movs	r2, #0
 8019ca6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8019caa:	2303      	movs	r3, #3
 8019cac:	e02d      	b.n	8019d0a <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8019cae:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8019cb0:	2b00      	cmp	r3, #0
 8019cb2:	f47f af11 	bne.w	8019ad8 <HAL_SPI_TransmitReceive+0x438>
 8019cb6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8019cb8:	2b00      	cmp	r3, #0
 8019cba:	f47f af0d 	bne.w	8019ad8 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8019cbe:	69bb      	ldr	r3, [r7, #24]
 8019cc0:	9300      	str	r3, [sp, #0]
 8019cc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019cc4:	2200      	movs	r2, #0
 8019cc6:	2108      	movs	r1, #8
 8019cc8:	68f8      	ldr	r0, [r7, #12]
 8019cca:	f000 faab 	bl	801a224 <SPI_WaitOnFlagUntilTimeout>
 8019cce:	4603      	mov	r3, r0
 8019cd0:	2b00      	cmp	r3, #0
 8019cd2:	d007      	beq.n	8019ce4 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8019cd4:	68fb      	ldr	r3, [r7, #12]
 8019cd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8019cda:	f043 0220 	orr.w	r2, r3, #32
 8019cde:	68fb      	ldr	r3, [r7, #12]
 8019ce0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8019ce4:	68f8      	ldr	r0, [r7, #12]
 8019ce6:	f000 f9fd 	bl	801a0e4 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8019cea:	68fb      	ldr	r3, [r7, #12]
 8019cec:	2201      	movs	r2, #1
 8019cee:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8019cf2:	68fb      	ldr	r3, [r7, #12]
 8019cf4:	2200      	movs	r2, #0
 8019cf6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8019cfa:	68fb      	ldr	r3, [r7, #12]
 8019cfc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8019d00:	2b00      	cmp	r3, #0
 8019d02:	d001      	beq.n	8019d08 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 8019d04:	2301      	movs	r3, #1
 8019d06:	e000      	b.n	8019d0a <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 8019d08:	2300      	movs	r3, #0
  }
}
 8019d0a:	4618      	mov	r0, r3
 8019d0c:	3730      	adds	r7, #48	@ 0x30
 8019d0e:	46bd      	mov	sp, r7
 8019d10:	bd80      	pop	{r7, pc}
 8019d12:	bf00      	nop

08019d14 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8019d14:	b580      	push	{r7, lr}
 8019d16:	b08a      	sub	sp, #40	@ 0x28
 8019d18:	af00      	add	r7, sp, #0
 8019d1a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8019d1c:	687b      	ldr	r3, [r7, #4]
 8019d1e:	681b      	ldr	r3, [r3, #0]
 8019d20:	691b      	ldr	r3, [r3, #16]
 8019d22:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8019d24:	687b      	ldr	r3, [r7, #4]
 8019d26:	681b      	ldr	r3, [r3, #0]
 8019d28:	695b      	ldr	r3, [r3, #20]
 8019d2a:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8019d2c:	6a3a      	ldr	r2, [r7, #32]
 8019d2e:	69fb      	ldr	r3, [r7, #28]
 8019d30:	4013      	ands	r3, r2
 8019d32:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8019d34:	687b      	ldr	r3, [r7, #4]
 8019d36:	681b      	ldr	r3, [r3, #0]
 8019d38:	689b      	ldr	r3, [r3, #8]
 8019d3a:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8019d3c:	2300      	movs	r3, #0
 8019d3e:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8019d40:	687b      	ldr	r3, [r7, #4]
 8019d42:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8019d46:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8019d48:	687b      	ldr	r3, [r7, #4]
 8019d4a:	681b      	ldr	r3, [r3, #0]
 8019d4c:	3330      	adds	r3, #48	@ 0x30
 8019d4e:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8019d50:	69fb      	ldr	r3, [r7, #28]
 8019d52:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8019d56:	2b00      	cmp	r3, #0
 8019d58:	d010      	beq.n	8019d7c <HAL_SPI_IRQHandler+0x68>
 8019d5a:	6a3b      	ldr	r3, [r7, #32]
 8019d5c:	f003 0308 	and.w	r3, r3, #8
 8019d60:	2b00      	cmp	r3, #0
 8019d62:	d00b      	beq.n	8019d7c <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8019d64:	687b      	ldr	r3, [r7, #4]
 8019d66:	681b      	ldr	r3, [r3, #0]
 8019d68:	699a      	ldr	r2, [r3, #24]
 8019d6a:	687b      	ldr	r3, [r7, #4]
 8019d6c:	681b      	ldr	r3, [r3, #0]
 8019d6e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8019d72:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8019d74:	6878      	ldr	r0, [r7, #4]
 8019d76:	f7f1 fb08 	bl	800b38a <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 8019d7a:	e192      	b.n	801a0a2 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8019d7c:	69bb      	ldr	r3, [r7, #24]
 8019d7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8019d82:	2b00      	cmp	r3, #0
 8019d84:	d113      	bne.n	8019dae <HAL_SPI_IRQHandler+0x9a>
 8019d86:	69bb      	ldr	r3, [r7, #24]
 8019d88:	f003 0320 	and.w	r3, r3, #32
 8019d8c:	2b00      	cmp	r3, #0
 8019d8e:	d10e      	bne.n	8019dae <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8019d90:	69bb      	ldr	r3, [r7, #24]
 8019d92:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8019d96:	2b00      	cmp	r3, #0
 8019d98:	d009      	beq.n	8019dae <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 8019d9a:	687b      	ldr	r3, [r7, #4]
 8019d9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8019d9e:	6878      	ldr	r0, [r7, #4]
 8019da0:	4798      	blx	r3
    hspi->RxISR(hspi);
 8019da2:	687b      	ldr	r3, [r7, #4]
 8019da4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019da6:	6878      	ldr	r0, [r7, #4]
 8019da8:	4798      	blx	r3
    handled = 1UL;
 8019daa:	2301      	movs	r3, #1
 8019dac:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8019dae:	69bb      	ldr	r3, [r7, #24]
 8019db0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8019db4:	2b00      	cmp	r3, #0
 8019db6:	d10f      	bne.n	8019dd8 <HAL_SPI_IRQHandler+0xc4>
 8019db8:	69bb      	ldr	r3, [r7, #24]
 8019dba:	f003 0301 	and.w	r3, r3, #1
 8019dbe:	2b00      	cmp	r3, #0
 8019dc0:	d00a      	beq.n	8019dd8 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8019dc2:	69bb      	ldr	r3, [r7, #24]
 8019dc4:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8019dc8:	2b00      	cmp	r3, #0
 8019dca:	d105      	bne.n	8019dd8 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8019dcc:	687b      	ldr	r3, [r7, #4]
 8019dce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019dd0:	6878      	ldr	r0, [r7, #4]
 8019dd2:	4798      	blx	r3
    handled = 1UL;
 8019dd4:	2301      	movs	r3, #1
 8019dd6:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8019dd8:	69bb      	ldr	r3, [r7, #24]
 8019dda:	f003 0320 	and.w	r3, r3, #32
 8019dde:	2b00      	cmp	r3, #0
 8019de0:	d10f      	bne.n	8019e02 <HAL_SPI_IRQHandler+0xee>
 8019de2:	69bb      	ldr	r3, [r7, #24]
 8019de4:	f003 0302 	and.w	r3, r3, #2
 8019de8:	2b00      	cmp	r3, #0
 8019dea:	d00a      	beq.n	8019e02 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8019dec:	69bb      	ldr	r3, [r7, #24]
 8019dee:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8019df2:	2b00      	cmp	r3, #0
 8019df4:	d105      	bne.n	8019e02 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 8019df6:	687b      	ldr	r3, [r7, #4]
 8019df8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8019dfa:	6878      	ldr	r0, [r7, #4]
 8019dfc:	4798      	blx	r3
    handled = 1UL;
 8019dfe:	2301      	movs	r3, #1
 8019e00:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8019e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019e04:	2b00      	cmp	r3, #0
 8019e06:	f040 8147 	bne.w	801a098 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8019e0a:	69bb      	ldr	r3, [r7, #24]
 8019e0c:	f003 0308 	and.w	r3, r3, #8
 8019e10:	2b00      	cmp	r3, #0
 8019e12:	f000 808b 	beq.w	8019f2c <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8019e16:	687b      	ldr	r3, [r7, #4]
 8019e18:	681b      	ldr	r3, [r3, #0]
 8019e1a:	699a      	ldr	r2, [r3, #24]
 8019e1c:	687b      	ldr	r3, [r7, #4]
 8019e1e:	681b      	ldr	r3, [r3, #0]
 8019e20:	f042 0208 	orr.w	r2, r2, #8
 8019e24:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8019e26:	687b      	ldr	r3, [r7, #4]
 8019e28:	681b      	ldr	r3, [r3, #0]
 8019e2a:	699a      	ldr	r2, [r3, #24]
 8019e2c:	687b      	ldr	r3, [r7, #4]
 8019e2e:	681b      	ldr	r3, [r3, #0]
 8019e30:	f042 0210 	orr.w	r2, r2, #16
 8019e34:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8019e36:	687b      	ldr	r3, [r7, #4]
 8019e38:	681b      	ldr	r3, [r3, #0]
 8019e3a:	699a      	ldr	r2, [r3, #24]
 8019e3c:	687b      	ldr	r3, [r7, #4]
 8019e3e:	681b      	ldr	r3, [r3, #0]
 8019e40:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8019e44:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8019e46:	687b      	ldr	r3, [r7, #4]
 8019e48:	681b      	ldr	r3, [r3, #0]
 8019e4a:	691a      	ldr	r2, [r3, #16]
 8019e4c:	687b      	ldr	r3, [r7, #4]
 8019e4e:	681b      	ldr	r3, [r3, #0]
 8019e50:	f022 0208 	bic.w	r2, r2, #8
 8019e54:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8019e56:	687b      	ldr	r3, [r7, #4]
 8019e58:	681b      	ldr	r3, [r3, #0]
 8019e5a:	689b      	ldr	r3, [r3, #8]
 8019e5c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8019e60:	2b00      	cmp	r3, #0
 8019e62:	d13d      	bne.n	8019ee0 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8019e64:	e036      	b.n	8019ed4 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8019e66:	687b      	ldr	r3, [r7, #4]
 8019e68:	68db      	ldr	r3, [r3, #12]
 8019e6a:	2b0f      	cmp	r3, #15
 8019e6c:	d90b      	bls.n	8019e86 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8019e6e:	687b      	ldr	r3, [r7, #4]
 8019e70:	681a      	ldr	r2, [r3, #0]
 8019e72:	687b      	ldr	r3, [r7, #4]
 8019e74:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019e76:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8019e78:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8019e7a:	687b      	ldr	r3, [r7, #4]
 8019e7c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019e7e:	1d1a      	adds	r2, r3, #4
 8019e80:	687b      	ldr	r3, [r7, #4]
 8019e82:	665a      	str	r2, [r3, #100]	@ 0x64
 8019e84:	e01d      	b.n	8019ec2 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8019e86:	687b      	ldr	r3, [r7, #4]
 8019e88:	68db      	ldr	r3, [r3, #12]
 8019e8a:	2b07      	cmp	r3, #7
 8019e8c:	d90b      	bls.n	8019ea6 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8019e8e:	687b      	ldr	r3, [r7, #4]
 8019e90:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019e92:	68fa      	ldr	r2, [r7, #12]
 8019e94:	8812      	ldrh	r2, [r2, #0]
 8019e96:	b292      	uxth	r2, r2
 8019e98:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8019e9a:	687b      	ldr	r3, [r7, #4]
 8019e9c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019e9e:	1c9a      	adds	r2, r3, #2
 8019ea0:	687b      	ldr	r3, [r7, #4]
 8019ea2:	665a      	str	r2, [r3, #100]	@ 0x64
 8019ea4:	e00d      	b.n	8019ec2 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8019ea6:	687b      	ldr	r3, [r7, #4]
 8019ea8:	681b      	ldr	r3, [r3, #0]
 8019eaa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8019eae:	687b      	ldr	r3, [r7, #4]
 8019eb0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019eb2:	7812      	ldrb	r2, [r2, #0]
 8019eb4:	b2d2      	uxtb	r2, r2
 8019eb6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8019eb8:	687b      	ldr	r3, [r7, #4]
 8019eba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019ebc:	1c5a      	adds	r2, r3, #1
 8019ebe:	687b      	ldr	r3, [r7, #4]
 8019ec0:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8019ec2:	687b      	ldr	r3, [r7, #4]
 8019ec4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8019ec8:	b29b      	uxth	r3, r3
 8019eca:	3b01      	subs	r3, #1
 8019ecc:	b29a      	uxth	r2, r3
 8019ece:	687b      	ldr	r3, [r7, #4]
 8019ed0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8019ed4:	687b      	ldr	r3, [r7, #4]
 8019ed6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8019eda:	b29b      	uxth	r3, r3
 8019edc:	2b00      	cmp	r3, #0
 8019ede:	d1c2      	bne.n	8019e66 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8019ee0:	6878      	ldr	r0, [r7, #4]
 8019ee2:	f000 f8ff 	bl	801a0e4 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8019ee6:	687b      	ldr	r3, [r7, #4]
 8019ee8:	2201      	movs	r2, #1
 8019eea:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8019eee:	687b      	ldr	r3, [r7, #4]
 8019ef0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8019ef4:	2b00      	cmp	r3, #0
 8019ef6:	d003      	beq.n	8019f00 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8019ef8:	6878      	ldr	r0, [r7, #4]
 8019efa:	f7f1 fa3a 	bl	800b372 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8019efe:	e0d0      	b.n	801a0a2 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8019f00:	7cfb      	ldrb	r3, [r7, #19]
 8019f02:	2b05      	cmp	r3, #5
 8019f04:	d103      	bne.n	8019f0e <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8019f06:	6878      	ldr	r0, [r7, #4]
 8019f08:	f7f1 fa27 	bl	800b35a <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8019f0c:	e0c6      	b.n	801a09c <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8019f0e:	7cfb      	ldrb	r3, [r7, #19]
 8019f10:	2b04      	cmp	r3, #4
 8019f12:	d103      	bne.n	8019f1c <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8019f14:	6878      	ldr	r0, [r7, #4]
 8019f16:	f7f1 fa14 	bl	800b342 <HAL_SPI_RxCpltCallback>
    return;
 8019f1a:	e0bf      	b.n	801a09c <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8019f1c:	7cfb      	ldrb	r3, [r7, #19]
 8019f1e:	2b03      	cmp	r3, #3
 8019f20:	f040 80bc 	bne.w	801a09c <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 8019f24:	6878      	ldr	r0, [r7, #4]
 8019f26:	f7f1 fa00 	bl	800b32a <HAL_SPI_TxCpltCallback>
    return;
 8019f2a:	e0b7      	b.n	801a09c <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8019f2c:	69bb      	ldr	r3, [r7, #24]
 8019f2e:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8019f32:	2b00      	cmp	r3, #0
 8019f34:	f000 80b5 	beq.w	801a0a2 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8019f38:	69bb      	ldr	r3, [r7, #24]
 8019f3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8019f3e:	2b00      	cmp	r3, #0
 8019f40:	d00f      	beq.n	8019f62 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8019f42:	687b      	ldr	r3, [r7, #4]
 8019f44:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8019f48:	f043 0204 	orr.w	r2, r3, #4
 8019f4c:	687b      	ldr	r3, [r7, #4]
 8019f4e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8019f52:	687b      	ldr	r3, [r7, #4]
 8019f54:	681b      	ldr	r3, [r3, #0]
 8019f56:	699a      	ldr	r2, [r3, #24]
 8019f58:	687b      	ldr	r3, [r7, #4]
 8019f5a:	681b      	ldr	r3, [r3, #0]
 8019f5c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8019f60:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8019f62:	69bb      	ldr	r3, [r7, #24]
 8019f64:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8019f68:	2b00      	cmp	r3, #0
 8019f6a:	d00f      	beq.n	8019f8c <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8019f6c:	687b      	ldr	r3, [r7, #4]
 8019f6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8019f72:	f043 0201 	orr.w	r2, r3, #1
 8019f76:	687b      	ldr	r3, [r7, #4]
 8019f78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8019f7c:	687b      	ldr	r3, [r7, #4]
 8019f7e:	681b      	ldr	r3, [r3, #0]
 8019f80:	699a      	ldr	r2, [r3, #24]
 8019f82:	687b      	ldr	r3, [r7, #4]
 8019f84:	681b      	ldr	r3, [r3, #0]
 8019f86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8019f8a:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8019f8c:	69bb      	ldr	r3, [r7, #24]
 8019f8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8019f92:	2b00      	cmp	r3, #0
 8019f94:	d00f      	beq.n	8019fb6 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8019f96:	687b      	ldr	r3, [r7, #4]
 8019f98:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8019f9c:	f043 0208 	orr.w	r2, r3, #8
 8019fa0:	687b      	ldr	r3, [r7, #4]
 8019fa2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8019fa6:	687b      	ldr	r3, [r7, #4]
 8019fa8:	681b      	ldr	r3, [r3, #0]
 8019faa:	699a      	ldr	r2, [r3, #24]
 8019fac:	687b      	ldr	r3, [r7, #4]
 8019fae:	681b      	ldr	r3, [r3, #0]
 8019fb0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8019fb4:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8019fb6:	69bb      	ldr	r3, [r7, #24]
 8019fb8:	f003 0320 	and.w	r3, r3, #32
 8019fbc:	2b00      	cmp	r3, #0
 8019fbe:	d00f      	beq.n	8019fe0 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8019fc0:	687b      	ldr	r3, [r7, #4]
 8019fc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8019fc6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8019fca:	687b      	ldr	r3, [r7, #4]
 8019fcc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8019fd0:	687b      	ldr	r3, [r7, #4]
 8019fd2:	681b      	ldr	r3, [r3, #0]
 8019fd4:	699a      	ldr	r2, [r3, #24]
 8019fd6:	687b      	ldr	r3, [r7, #4]
 8019fd8:	681b      	ldr	r3, [r3, #0]
 8019fda:	f042 0220 	orr.w	r2, r2, #32
 8019fde:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8019fe0:	687b      	ldr	r3, [r7, #4]
 8019fe2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8019fe6:	2b00      	cmp	r3, #0
 8019fe8:	d05a      	beq.n	801a0a0 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8019fea:	687b      	ldr	r3, [r7, #4]
 8019fec:	681b      	ldr	r3, [r3, #0]
 8019fee:	681a      	ldr	r2, [r3, #0]
 8019ff0:	687b      	ldr	r3, [r7, #4]
 8019ff2:	681b      	ldr	r3, [r3, #0]
 8019ff4:	f022 0201 	bic.w	r2, r2, #1
 8019ff8:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8019ffa:	687b      	ldr	r3, [r7, #4]
 8019ffc:	681b      	ldr	r3, [r3, #0]
 8019ffe:	6919      	ldr	r1, [r3, #16]
 801a000:	687b      	ldr	r3, [r7, #4]
 801a002:	681a      	ldr	r2, [r3, #0]
 801a004:	4b28      	ldr	r3, [pc, #160]	@ (801a0a8 <HAL_SPI_IRQHandler+0x394>)
 801a006:	400b      	ands	r3, r1
 801a008:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 801a00a:	697b      	ldr	r3, [r7, #20]
 801a00c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 801a010:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 801a014:	d138      	bne.n	801a088 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 801a016:	687b      	ldr	r3, [r7, #4]
 801a018:	681b      	ldr	r3, [r3, #0]
 801a01a:	689a      	ldr	r2, [r3, #8]
 801a01c:	687b      	ldr	r3, [r7, #4]
 801a01e:	681b      	ldr	r3, [r3, #0]
 801a020:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 801a024:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 801a026:	687b      	ldr	r3, [r7, #4]
 801a028:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801a02a:	2b00      	cmp	r3, #0
 801a02c:	d013      	beq.n	801a056 <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 801a02e:	687b      	ldr	r3, [r7, #4]
 801a030:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801a032:	4a1e      	ldr	r2, [pc, #120]	@ (801a0ac <HAL_SPI_IRQHandler+0x398>)
 801a034:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 801a036:	687b      	ldr	r3, [r7, #4]
 801a038:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801a03a:	4618      	mov	r0, r3
 801a03c:	f7f6 fb1c 	bl	8010678 <HAL_DMA_Abort_IT>
 801a040:	4603      	mov	r3, r0
 801a042:	2b00      	cmp	r3, #0
 801a044:	d007      	beq.n	801a056 <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 801a046:	687b      	ldr	r3, [r7, #4]
 801a048:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801a04c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801a050:	687b      	ldr	r3, [r7, #4]
 801a052:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 801a056:	687b      	ldr	r3, [r7, #4]
 801a058:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801a05a:	2b00      	cmp	r3, #0
 801a05c:	d020      	beq.n	801a0a0 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 801a05e:	687b      	ldr	r3, [r7, #4]
 801a060:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801a062:	4a12      	ldr	r2, [pc, #72]	@ (801a0ac <HAL_SPI_IRQHandler+0x398>)
 801a064:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 801a066:	687b      	ldr	r3, [r7, #4]
 801a068:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801a06a:	4618      	mov	r0, r3
 801a06c:	f7f6 fb04 	bl	8010678 <HAL_DMA_Abort_IT>
 801a070:	4603      	mov	r3, r0
 801a072:	2b00      	cmp	r3, #0
 801a074:	d014      	beq.n	801a0a0 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 801a076:	687b      	ldr	r3, [r7, #4]
 801a078:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801a07c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801a080:	687b      	ldr	r3, [r7, #4]
 801a082:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 801a086:	e00b      	b.n	801a0a0 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 801a088:	687b      	ldr	r3, [r7, #4]
 801a08a:	2201      	movs	r2, #1
 801a08c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 801a090:	6878      	ldr	r0, [r7, #4]
 801a092:	f7f1 f96e 	bl	800b372 <HAL_SPI_ErrorCallback>
    return;
 801a096:	e003      	b.n	801a0a0 <HAL_SPI_IRQHandler+0x38c>
    return;
 801a098:	bf00      	nop
 801a09a:	e002      	b.n	801a0a2 <HAL_SPI_IRQHandler+0x38e>
    return;
 801a09c:	bf00      	nop
 801a09e:	e000      	b.n	801a0a2 <HAL_SPI_IRQHandler+0x38e>
    return;
 801a0a0:	bf00      	nop
  }
}
 801a0a2:	3728      	adds	r7, #40	@ 0x28
 801a0a4:	46bd      	mov	sp, r7
 801a0a6:	bd80      	pop	{r7, pc}
 801a0a8:	fffffc94 	.word	0xfffffc94
 801a0ac:	0801a0b1 	.word	0x0801a0b1

0801a0b0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801a0b0:	b580      	push	{r7, lr}
 801a0b2:	b084      	sub	sp, #16
 801a0b4:	af00      	add	r7, sp, #0
 801a0b6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801a0b8:	687b      	ldr	r3, [r7, #4]
 801a0ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801a0bc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 801a0be:	68fb      	ldr	r3, [r7, #12]
 801a0c0:	2200      	movs	r2, #0
 801a0c2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 801a0c6:	68fb      	ldr	r3, [r7, #12]
 801a0c8:	2200      	movs	r2, #0
 801a0ca:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 801a0ce:	68fb      	ldr	r3, [r7, #12]
 801a0d0:	2201      	movs	r2, #1
 801a0d2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 801a0d6:	68f8      	ldr	r0, [r7, #12]
 801a0d8:	f7f1 f94b 	bl	800b372 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801a0dc:	bf00      	nop
 801a0de:	3710      	adds	r7, #16
 801a0e0:	46bd      	mov	sp, r7
 801a0e2:	bd80      	pop	{r7, pc}

0801a0e4 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 801a0e4:	b480      	push	{r7}
 801a0e6:	b085      	sub	sp, #20
 801a0e8:	af00      	add	r7, sp, #0
 801a0ea:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 801a0ec:	687b      	ldr	r3, [r7, #4]
 801a0ee:	681b      	ldr	r3, [r3, #0]
 801a0f0:	695b      	ldr	r3, [r3, #20]
 801a0f2:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 801a0f4:	687b      	ldr	r3, [r7, #4]
 801a0f6:	681b      	ldr	r3, [r3, #0]
 801a0f8:	699a      	ldr	r2, [r3, #24]
 801a0fa:	687b      	ldr	r3, [r7, #4]
 801a0fc:	681b      	ldr	r3, [r3, #0]
 801a0fe:	f042 0208 	orr.w	r2, r2, #8
 801a102:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 801a104:	687b      	ldr	r3, [r7, #4]
 801a106:	681b      	ldr	r3, [r3, #0]
 801a108:	699a      	ldr	r2, [r3, #24]
 801a10a:	687b      	ldr	r3, [r7, #4]
 801a10c:	681b      	ldr	r3, [r3, #0]
 801a10e:	f042 0210 	orr.w	r2, r2, #16
 801a112:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 801a114:	687b      	ldr	r3, [r7, #4]
 801a116:	681b      	ldr	r3, [r3, #0]
 801a118:	681a      	ldr	r2, [r3, #0]
 801a11a:	687b      	ldr	r3, [r7, #4]
 801a11c:	681b      	ldr	r3, [r3, #0]
 801a11e:	f022 0201 	bic.w	r2, r2, #1
 801a122:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 801a124:	687b      	ldr	r3, [r7, #4]
 801a126:	681b      	ldr	r3, [r3, #0]
 801a128:	6919      	ldr	r1, [r3, #16]
 801a12a:	687b      	ldr	r3, [r7, #4]
 801a12c:	681a      	ldr	r2, [r3, #0]
 801a12e:	4b3c      	ldr	r3, [pc, #240]	@ (801a220 <SPI_CloseTransfer+0x13c>)
 801a130:	400b      	ands	r3, r1
 801a132:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 801a134:	687b      	ldr	r3, [r7, #4]
 801a136:	681b      	ldr	r3, [r3, #0]
 801a138:	689a      	ldr	r2, [r3, #8]
 801a13a:	687b      	ldr	r3, [r7, #4]
 801a13c:	681b      	ldr	r3, [r3, #0]
 801a13e:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 801a142:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 801a144:	687b      	ldr	r3, [r7, #4]
 801a146:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 801a14a:	b2db      	uxtb	r3, r3
 801a14c:	2b04      	cmp	r3, #4
 801a14e:	d014      	beq.n	801a17a <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 801a150:	68fb      	ldr	r3, [r7, #12]
 801a152:	f003 0320 	and.w	r3, r3, #32
 801a156:	2b00      	cmp	r3, #0
 801a158:	d00f      	beq.n	801a17a <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 801a15a:	687b      	ldr	r3, [r7, #4]
 801a15c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801a160:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 801a164:	687b      	ldr	r3, [r7, #4]
 801a166:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 801a16a:	687b      	ldr	r3, [r7, #4]
 801a16c:	681b      	ldr	r3, [r3, #0]
 801a16e:	699a      	ldr	r2, [r3, #24]
 801a170:	687b      	ldr	r3, [r7, #4]
 801a172:	681b      	ldr	r3, [r3, #0]
 801a174:	f042 0220 	orr.w	r2, r2, #32
 801a178:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 801a17a:	687b      	ldr	r3, [r7, #4]
 801a17c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 801a180:	b2db      	uxtb	r3, r3
 801a182:	2b03      	cmp	r3, #3
 801a184:	d014      	beq.n	801a1b0 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 801a186:	68fb      	ldr	r3, [r7, #12]
 801a188:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801a18c:	2b00      	cmp	r3, #0
 801a18e:	d00f      	beq.n	801a1b0 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 801a190:	687b      	ldr	r3, [r7, #4]
 801a192:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801a196:	f043 0204 	orr.w	r2, r3, #4
 801a19a:	687b      	ldr	r3, [r7, #4]
 801a19c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801a1a0:	687b      	ldr	r3, [r7, #4]
 801a1a2:	681b      	ldr	r3, [r3, #0]
 801a1a4:	699a      	ldr	r2, [r3, #24]
 801a1a6:	687b      	ldr	r3, [r7, #4]
 801a1a8:	681b      	ldr	r3, [r3, #0]
 801a1aa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801a1ae:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 801a1b0:	68fb      	ldr	r3, [r7, #12]
 801a1b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801a1b6:	2b00      	cmp	r3, #0
 801a1b8:	d00f      	beq.n	801a1da <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 801a1ba:	687b      	ldr	r3, [r7, #4]
 801a1bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801a1c0:	f043 0201 	orr.w	r2, r3, #1
 801a1c4:	687b      	ldr	r3, [r7, #4]
 801a1c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 801a1ca:	687b      	ldr	r3, [r7, #4]
 801a1cc:	681b      	ldr	r3, [r3, #0]
 801a1ce:	699a      	ldr	r2, [r3, #24]
 801a1d0:	687b      	ldr	r3, [r7, #4]
 801a1d2:	681b      	ldr	r3, [r3, #0]
 801a1d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801a1d8:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 801a1da:	68fb      	ldr	r3, [r7, #12]
 801a1dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801a1e0:	2b00      	cmp	r3, #0
 801a1e2:	d00f      	beq.n	801a204 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 801a1e4:	687b      	ldr	r3, [r7, #4]
 801a1e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801a1ea:	f043 0208 	orr.w	r2, r3, #8
 801a1ee:	687b      	ldr	r3, [r7, #4]
 801a1f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 801a1f4:	687b      	ldr	r3, [r7, #4]
 801a1f6:	681b      	ldr	r3, [r3, #0]
 801a1f8:	699a      	ldr	r2, [r3, #24]
 801a1fa:	687b      	ldr	r3, [r7, #4]
 801a1fc:	681b      	ldr	r3, [r3, #0]
 801a1fe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 801a202:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 801a204:	687b      	ldr	r3, [r7, #4]
 801a206:	2200      	movs	r2, #0
 801a208:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 801a20c:	687b      	ldr	r3, [r7, #4]
 801a20e:	2200      	movs	r2, #0
 801a210:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 801a214:	bf00      	nop
 801a216:	3714      	adds	r7, #20
 801a218:	46bd      	mov	sp, r7
 801a21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a21e:	4770      	bx	lr
 801a220:	fffffc90 	.word	0xfffffc90

0801a224 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 801a224:	b580      	push	{r7, lr}
 801a226:	b084      	sub	sp, #16
 801a228:	af00      	add	r7, sp, #0
 801a22a:	60f8      	str	r0, [r7, #12]
 801a22c:	60b9      	str	r1, [r7, #8]
 801a22e:	603b      	str	r3, [r7, #0]
 801a230:	4613      	mov	r3, r2
 801a232:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 801a234:	e010      	b.n	801a258 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801a236:	f7f3 fa23 	bl	800d680 <HAL_GetTick>
 801a23a:	4602      	mov	r2, r0
 801a23c:	69bb      	ldr	r3, [r7, #24]
 801a23e:	1ad3      	subs	r3, r2, r3
 801a240:	683a      	ldr	r2, [r7, #0]
 801a242:	429a      	cmp	r2, r3
 801a244:	d803      	bhi.n	801a24e <SPI_WaitOnFlagUntilTimeout+0x2a>
 801a246:	683b      	ldr	r3, [r7, #0]
 801a248:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a24c:	d102      	bne.n	801a254 <SPI_WaitOnFlagUntilTimeout+0x30>
 801a24e:	683b      	ldr	r3, [r7, #0]
 801a250:	2b00      	cmp	r3, #0
 801a252:	d101      	bne.n	801a258 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 801a254:	2303      	movs	r3, #3
 801a256:	e00f      	b.n	801a278 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 801a258:	68fb      	ldr	r3, [r7, #12]
 801a25a:	681b      	ldr	r3, [r3, #0]
 801a25c:	695a      	ldr	r2, [r3, #20]
 801a25e:	68bb      	ldr	r3, [r7, #8]
 801a260:	4013      	ands	r3, r2
 801a262:	68ba      	ldr	r2, [r7, #8]
 801a264:	429a      	cmp	r2, r3
 801a266:	bf0c      	ite	eq
 801a268:	2301      	moveq	r3, #1
 801a26a:	2300      	movne	r3, #0
 801a26c:	b2db      	uxtb	r3, r3
 801a26e:	461a      	mov	r2, r3
 801a270:	79fb      	ldrb	r3, [r7, #7]
 801a272:	429a      	cmp	r2, r3
 801a274:	d0df      	beq.n	801a236 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 801a276:	2300      	movs	r3, #0
}
 801a278:	4618      	mov	r0, r3
 801a27a:	3710      	adds	r7, #16
 801a27c:	46bd      	mov	sp, r7
 801a27e:	bd80      	pop	{r7, pc}

0801a280 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 801a280:	b480      	push	{r7}
 801a282:	b085      	sub	sp, #20
 801a284:	af00      	add	r7, sp, #0
 801a286:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 801a288:	687b      	ldr	r3, [r7, #4]
 801a28a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801a28c:	095b      	lsrs	r3, r3, #5
 801a28e:	3301      	adds	r3, #1
 801a290:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 801a292:	687b      	ldr	r3, [r7, #4]
 801a294:	68db      	ldr	r3, [r3, #12]
 801a296:	3301      	adds	r3, #1
 801a298:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 801a29a:	68bb      	ldr	r3, [r7, #8]
 801a29c:	3307      	adds	r3, #7
 801a29e:	08db      	lsrs	r3, r3, #3
 801a2a0:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 801a2a2:	68bb      	ldr	r3, [r7, #8]
 801a2a4:	68fa      	ldr	r2, [r7, #12]
 801a2a6:	fb02 f303 	mul.w	r3, r2, r3
}
 801a2aa:	4618      	mov	r0, r3
 801a2ac:	3714      	adds	r7, #20
 801a2ae:	46bd      	mov	sp, r7
 801a2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a2b4:	4770      	bx	lr

0801a2b6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 801a2b6:	b580      	push	{r7, lr}
 801a2b8:	b082      	sub	sp, #8
 801a2ba:	af00      	add	r7, sp, #0
 801a2bc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801a2be:	687b      	ldr	r3, [r7, #4]
 801a2c0:	2b00      	cmp	r3, #0
 801a2c2:	d101      	bne.n	801a2c8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 801a2c4:	2301      	movs	r3, #1
 801a2c6:	e049      	b.n	801a35c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801a2c8:	687b      	ldr	r3, [r7, #4]
 801a2ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801a2ce:	b2db      	uxtb	r3, r3
 801a2d0:	2b00      	cmp	r3, #0
 801a2d2:	d106      	bne.n	801a2e2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801a2d4:	687b      	ldr	r3, [r7, #4]
 801a2d6:	2200      	movs	r2, #0
 801a2d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 801a2dc:	6878      	ldr	r0, [r7, #4]
 801a2de:	f7f3 f8bb 	bl	800d458 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801a2e2:	687b      	ldr	r3, [r7, #4]
 801a2e4:	2202      	movs	r2, #2
 801a2e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801a2ea:	687b      	ldr	r3, [r7, #4]
 801a2ec:	681a      	ldr	r2, [r3, #0]
 801a2ee:	687b      	ldr	r3, [r7, #4]
 801a2f0:	3304      	adds	r3, #4
 801a2f2:	4619      	mov	r1, r3
 801a2f4:	4610      	mov	r0, r2
 801a2f6:	f000 faef 	bl	801a8d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801a2fa:	687b      	ldr	r3, [r7, #4]
 801a2fc:	2201      	movs	r2, #1
 801a2fe:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801a302:	687b      	ldr	r3, [r7, #4]
 801a304:	2201      	movs	r2, #1
 801a306:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801a30a:	687b      	ldr	r3, [r7, #4]
 801a30c:	2201      	movs	r2, #1
 801a30e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801a312:	687b      	ldr	r3, [r7, #4]
 801a314:	2201      	movs	r2, #1
 801a316:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801a31a:	687b      	ldr	r3, [r7, #4]
 801a31c:	2201      	movs	r2, #1
 801a31e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801a322:	687b      	ldr	r3, [r7, #4]
 801a324:	2201      	movs	r2, #1
 801a326:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 801a32a:	687b      	ldr	r3, [r7, #4]
 801a32c:	2201      	movs	r2, #1
 801a32e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801a332:	687b      	ldr	r3, [r7, #4]
 801a334:	2201      	movs	r2, #1
 801a336:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801a33a:	687b      	ldr	r3, [r7, #4]
 801a33c:	2201      	movs	r2, #1
 801a33e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801a342:	687b      	ldr	r3, [r7, #4]
 801a344:	2201      	movs	r2, #1
 801a346:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 801a34a:	687b      	ldr	r3, [r7, #4]
 801a34c:	2201      	movs	r2, #1
 801a34e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801a352:	687b      	ldr	r3, [r7, #4]
 801a354:	2201      	movs	r2, #1
 801a356:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 801a35a:	2300      	movs	r3, #0
}
 801a35c:	4618      	mov	r0, r3
 801a35e:	3708      	adds	r7, #8
 801a360:	46bd      	mov	sp, r7
 801a362:	bd80      	pop	{r7, pc}

0801a364 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 801a364:	b480      	push	{r7}
 801a366:	b085      	sub	sp, #20
 801a368:	af00      	add	r7, sp, #0
 801a36a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 801a36c:	687b      	ldr	r3, [r7, #4]
 801a36e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801a372:	b2db      	uxtb	r3, r3
 801a374:	2b01      	cmp	r3, #1
 801a376:	d001      	beq.n	801a37c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 801a378:	2301      	movs	r3, #1
 801a37a:	e054      	b.n	801a426 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801a37c:	687b      	ldr	r3, [r7, #4]
 801a37e:	2202      	movs	r2, #2
 801a380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 801a384:	687b      	ldr	r3, [r7, #4]
 801a386:	681b      	ldr	r3, [r3, #0]
 801a388:	68da      	ldr	r2, [r3, #12]
 801a38a:	687b      	ldr	r3, [r7, #4]
 801a38c:	681b      	ldr	r3, [r3, #0]
 801a38e:	f042 0201 	orr.w	r2, r2, #1
 801a392:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801a394:	687b      	ldr	r3, [r7, #4]
 801a396:	681b      	ldr	r3, [r3, #0]
 801a398:	4a26      	ldr	r2, [pc, #152]	@ (801a434 <HAL_TIM_Base_Start_IT+0xd0>)
 801a39a:	4293      	cmp	r3, r2
 801a39c:	d022      	beq.n	801a3e4 <HAL_TIM_Base_Start_IT+0x80>
 801a39e:	687b      	ldr	r3, [r7, #4]
 801a3a0:	681b      	ldr	r3, [r3, #0]
 801a3a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801a3a6:	d01d      	beq.n	801a3e4 <HAL_TIM_Base_Start_IT+0x80>
 801a3a8:	687b      	ldr	r3, [r7, #4]
 801a3aa:	681b      	ldr	r3, [r3, #0]
 801a3ac:	4a22      	ldr	r2, [pc, #136]	@ (801a438 <HAL_TIM_Base_Start_IT+0xd4>)
 801a3ae:	4293      	cmp	r3, r2
 801a3b0:	d018      	beq.n	801a3e4 <HAL_TIM_Base_Start_IT+0x80>
 801a3b2:	687b      	ldr	r3, [r7, #4]
 801a3b4:	681b      	ldr	r3, [r3, #0]
 801a3b6:	4a21      	ldr	r2, [pc, #132]	@ (801a43c <HAL_TIM_Base_Start_IT+0xd8>)
 801a3b8:	4293      	cmp	r3, r2
 801a3ba:	d013      	beq.n	801a3e4 <HAL_TIM_Base_Start_IT+0x80>
 801a3bc:	687b      	ldr	r3, [r7, #4]
 801a3be:	681b      	ldr	r3, [r3, #0]
 801a3c0:	4a1f      	ldr	r2, [pc, #124]	@ (801a440 <HAL_TIM_Base_Start_IT+0xdc>)
 801a3c2:	4293      	cmp	r3, r2
 801a3c4:	d00e      	beq.n	801a3e4 <HAL_TIM_Base_Start_IT+0x80>
 801a3c6:	687b      	ldr	r3, [r7, #4]
 801a3c8:	681b      	ldr	r3, [r3, #0]
 801a3ca:	4a1e      	ldr	r2, [pc, #120]	@ (801a444 <HAL_TIM_Base_Start_IT+0xe0>)
 801a3cc:	4293      	cmp	r3, r2
 801a3ce:	d009      	beq.n	801a3e4 <HAL_TIM_Base_Start_IT+0x80>
 801a3d0:	687b      	ldr	r3, [r7, #4]
 801a3d2:	681b      	ldr	r3, [r3, #0]
 801a3d4:	4a1c      	ldr	r2, [pc, #112]	@ (801a448 <HAL_TIM_Base_Start_IT+0xe4>)
 801a3d6:	4293      	cmp	r3, r2
 801a3d8:	d004      	beq.n	801a3e4 <HAL_TIM_Base_Start_IT+0x80>
 801a3da:	687b      	ldr	r3, [r7, #4]
 801a3dc:	681b      	ldr	r3, [r3, #0]
 801a3de:	4a1b      	ldr	r2, [pc, #108]	@ (801a44c <HAL_TIM_Base_Start_IT+0xe8>)
 801a3e0:	4293      	cmp	r3, r2
 801a3e2:	d115      	bne.n	801a410 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801a3e4:	687b      	ldr	r3, [r7, #4]
 801a3e6:	681b      	ldr	r3, [r3, #0]
 801a3e8:	689a      	ldr	r2, [r3, #8]
 801a3ea:	4b19      	ldr	r3, [pc, #100]	@ (801a450 <HAL_TIM_Base_Start_IT+0xec>)
 801a3ec:	4013      	ands	r3, r2
 801a3ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801a3f0:	68fb      	ldr	r3, [r7, #12]
 801a3f2:	2b06      	cmp	r3, #6
 801a3f4:	d015      	beq.n	801a422 <HAL_TIM_Base_Start_IT+0xbe>
 801a3f6:	68fb      	ldr	r3, [r7, #12]
 801a3f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801a3fc:	d011      	beq.n	801a422 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 801a3fe:	687b      	ldr	r3, [r7, #4]
 801a400:	681b      	ldr	r3, [r3, #0]
 801a402:	681a      	ldr	r2, [r3, #0]
 801a404:	687b      	ldr	r3, [r7, #4]
 801a406:	681b      	ldr	r3, [r3, #0]
 801a408:	f042 0201 	orr.w	r2, r2, #1
 801a40c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801a40e:	e008      	b.n	801a422 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 801a410:	687b      	ldr	r3, [r7, #4]
 801a412:	681b      	ldr	r3, [r3, #0]
 801a414:	681a      	ldr	r2, [r3, #0]
 801a416:	687b      	ldr	r3, [r7, #4]
 801a418:	681b      	ldr	r3, [r3, #0]
 801a41a:	f042 0201 	orr.w	r2, r2, #1
 801a41e:	601a      	str	r2, [r3, #0]
 801a420:	e000      	b.n	801a424 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801a422:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 801a424:	2300      	movs	r3, #0
}
 801a426:	4618      	mov	r0, r3
 801a428:	3714      	adds	r7, #20
 801a42a:	46bd      	mov	sp, r7
 801a42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a430:	4770      	bx	lr
 801a432:	bf00      	nop
 801a434:	40010000 	.word	0x40010000
 801a438:	40000400 	.word	0x40000400
 801a43c:	40000800 	.word	0x40000800
 801a440:	40000c00 	.word	0x40000c00
 801a444:	40010400 	.word	0x40010400
 801a448:	40001800 	.word	0x40001800
 801a44c:	40014000 	.word	0x40014000
 801a450:	00010007 	.word	0x00010007

0801a454 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 801a454:	b480      	push	{r7}
 801a456:	b083      	sub	sp, #12
 801a458:	af00      	add	r7, sp, #0
 801a45a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 801a45c:	687b      	ldr	r3, [r7, #4]
 801a45e:	681b      	ldr	r3, [r3, #0]
 801a460:	68da      	ldr	r2, [r3, #12]
 801a462:	687b      	ldr	r3, [r7, #4]
 801a464:	681b      	ldr	r3, [r3, #0]
 801a466:	f022 0201 	bic.w	r2, r2, #1
 801a46a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 801a46c:	687b      	ldr	r3, [r7, #4]
 801a46e:	681b      	ldr	r3, [r3, #0]
 801a470:	6a1a      	ldr	r2, [r3, #32]
 801a472:	f241 1311 	movw	r3, #4369	@ 0x1111
 801a476:	4013      	ands	r3, r2
 801a478:	2b00      	cmp	r3, #0
 801a47a:	d10f      	bne.n	801a49c <HAL_TIM_Base_Stop_IT+0x48>
 801a47c:	687b      	ldr	r3, [r7, #4]
 801a47e:	681b      	ldr	r3, [r3, #0]
 801a480:	6a1a      	ldr	r2, [r3, #32]
 801a482:	f240 4344 	movw	r3, #1092	@ 0x444
 801a486:	4013      	ands	r3, r2
 801a488:	2b00      	cmp	r3, #0
 801a48a:	d107      	bne.n	801a49c <HAL_TIM_Base_Stop_IT+0x48>
 801a48c:	687b      	ldr	r3, [r7, #4]
 801a48e:	681b      	ldr	r3, [r3, #0]
 801a490:	681a      	ldr	r2, [r3, #0]
 801a492:	687b      	ldr	r3, [r7, #4]
 801a494:	681b      	ldr	r3, [r3, #0]
 801a496:	f022 0201 	bic.w	r2, r2, #1
 801a49a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 801a49c:	687b      	ldr	r3, [r7, #4]
 801a49e:	2201      	movs	r2, #1
 801a4a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 801a4a4:	2300      	movs	r3, #0
}
 801a4a6:	4618      	mov	r0, r3
 801a4a8:	370c      	adds	r7, #12
 801a4aa:	46bd      	mov	sp, r7
 801a4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a4b0:	4770      	bx	lr

0801a4b2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 801a4b2:	b580      	push	{r7, lr}
 801a4b4:	b084      	sub	sp, #16
 801a4b6:	af00      	add	r7, sp, #0
 801a4b8:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 801a4ba:	687b      	ldr	r3, [r7, #4]
 801a4bc:	681b      	ldr	r3, [r3, #0]
 801a4be:	68db      	ldr	r3, [r3, #12]
 801a4c0:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 801a4c2:	687b      	ldr	r3, [r7, #4]
 801a4c4:	681b      	ldr	r3, [r3, #0]
 801a4c6:	691b      	ldr	r3, [r3, #16]
 801a4c8:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 801a4ca:	68bb      	ldr	r3, [r7, #8]
 801a4cc:	f003 0302 	and.w	r3, r3, #2
 801a4d0:	2b00      	cmp	r3, #0
 801a4d2:	d020      	beq.n	801a516 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 801a4d4:	68fb      	ldr	r3, [r7, #12]
 801a4d6:	f003 0302 	and.w	r3, r3, #2
 801a4da:	2b00      	cmp	r3, #0
 801a4dc:	d01b      	beq.n	801a516 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 801a4de:	687b      	ldr	r3, [r7, #4]
 801a4e0:	681b      	ldr	r3, [r3, #0]
 801a4e2:	f06f 0202 	mvn.w	r2, #2
 801a4e6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801a4e8:	687b      	ldr	r3, [r7, #4]
 801a4ea:	2201      	movs	r2, #1
 801a4ec:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 801a4ee:	687b      	ldr	r3, [r7, #4]
 801a4f0:	681b      	ldr	r3, [r3, #0]
 801a4f2:	699b      	ldr	r3, [r3, #24]
 801a4f4:	f003 0303 	and.w	r3, r3, #3
 801a4f8:	2b00      	cmp	r3, #0
 801a4fa:	d003      	beq.n	801a504 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 801a4fc:	6878      	ldr	r0, [r7, #4]
 801a4fe:	f000 f9d7 	bl	801a8b0 <HAL_TIM_IC_CaptureCallback>
 801a502:	e005      	b.n	801a510 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 801a504:	6878      	ldr	r0, [r7, #4]
 801a506:	f7f1 f827 	bl	800b558 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 801a50a:	6878      	ldr	r0, [r7, #4]
 801a50c:	f7f1 f830 	bl	800b570 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801a510:	687b      	ldr	r3, [r7, #4]
 801a512:	2200      	movs	r2, #0
 801a514:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 801a516:	68bb      	ldr	r3, [r7, #8]
 801a518:	f003 0304 	and.w	r3, r3, #4
 801a51c:	2b00      	cmp	r3, #0
 801a51e:	d020      	beq.n	801a562 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 801a520:	68fb      	ldr	r3, [r7, #12]
 801a522:	f003 0304 	and.w	r3, r3, #4
 801a526:	2b00      	cmp	r3, #0
 801a528:	d01b      	beq.n	801a562 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 801a52a:	687b      	ldr	r3, [r7, #4]
 801a52c:	681b      	ldr	r3, [r3, #0]
 801a52e:	f06f 0204 	mvn.w	r2, #4
 801a532:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801a534:	687b      	ldr	r3, [r7, #4]
 801a536:	2202      	movs	r2, #2
 801a538:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 801a53a:	687b      	ldr	r3, [r7, #4]
 801a53c:	681b      	ldr	r3, [r3, #0]
 801a53e:	699b      	ldr	r3, [r3, #24]
 801a540:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801a544:	2b00      	cmp	r3, #0
 801a546:	d003      	beq.n	801a550 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801a548:	6878      	ldr	r0, [r7, #4]
 801a54a:	f000 f9b1 	bl	801a8b0 <HAL_TIM_IC_CaptureCallback>
 801a54e:	e005      	b.n	801a55c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801a550:	6878      	ldr	r0, [r7, #4]
 801a552:	f7f1 f801 	bl	800b558 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801a556:	6878      	ldr	r0, [r7, #4]
 801a558:	f7f1 f80a 	bl	800b570 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801a55c:	687b      	ldr	r3, [r7, #4]
 801a55e:	2200      	movs	r2, #0
 801a560:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 801a562:	68bb      	ldr	r3, [r7, #8]
 801a564:	f003 0308 	and.w	r3, r3, #8
 801a568:	2b00      	cmp	r3, #0
 801a56a:	d020      	beq.n	801a5ae <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 801a56c:	68fb      	ldr	r3, [r7, #12]
 801a56e:	f003 0308 	and.w	r3, r3, #8
 801a572:	2b00      	cmp	r3, #0
 801a574:	d01b      	beq.n	801a5ae <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 801a576:	687b      	ldr	r3, [r7, #4]
 801a578:	681b      	ldr	r3, [r3, #0]
 801a57a:	f06f 0208 	mvn.w	r2, #8
 801a57e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801a580:	687b      	ldr	r3, [r7, #4]
 801a582:	2204      	movs	r2, #4
 801a584:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 801a586:	687b      	ldr	r3, [r7, #4]
 801a588:	681b      	ldr	r3, [r3, #0]
 801a58a:	69db      	ldr	r3, [r3, #28]
 801a58c:	f003 0303 	and.w	r3, r3, #3
 801a590:	2b00      	cmp	r3, #0
 801a592:	d003      	beq.n	801a59c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801a594:	6878      	ldr	r0, [r7, #4]
 801a596:	f000 f98b 	bl	801a8b0 <HAL_TIM_IC_CaptureCallback>
 801a59a:	e005      	b.n	801a5a8 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801a59c:	6878      	ldr	r0, [r7, #4]
 801a59e:	f7f0 ffdb 	bl	800b558 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801a5a2:	6878      	ldr	r0, [r7, #4]
 801a5a4:	f7f0 ffe4 	bl	800b570 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801a5a8:	687b      	ldr	r3, [r7, #4]
 801a5aa:	2200      	movs	r2, #0
 801a5ac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 801a5ae:	68bb      	ldr	r3, [r7, #8]
 801a5b0:	f003 0310 	and.w	r3, r3, #16
 801a5b4:	2b00      	cmp	r3, #0
 801a5b6:	d020      	beq.n	801a5fa <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 801a5b8:	68fb      	ldr	r3, [r7, #12]
 801a5ba:	f003 0310 	and.w	r3, r3, #16
 801a5be:	2b00      	cmp	r3, #0
 801a5c0:	d01b      	beq.n	801a5fa <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 801a5c2:	687b      	ldr	r3, [r7, #4]
 801a5c4:	681b      	ldr	r3, [r3, #0]
 801a5c6:	f06f 0210 	mvn.w	r2, #16
 801a5ca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801a5cc:	687b      	ldr	r3, [r7, #4]
 801a5ce:	2208      	movs	r2, #8
 801a5d0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 801a5d2:	687b      	ldr	r3, [r7, #4]
 801a5d4:	681b      	ldr	r3, [r3, #0]
 801a5d6:	69db      	ldr	r3, [r3, #28]
 801a5d8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801a5dc:	2b00      	cmp	r3, #0
 801a5de:	d003      	beq.n	801a5e8 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801a5e0:	6878      	ldr	r0, [r7, #4]
 801a5e2:	f000 f965 	bl	801a8b0 <HAL_TIM_IC_CaptureCallback>
 801a5e6:	e005      	b.n	801a5f4 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801a5e8:	6878      	ldr	r0, [r7, #4]
 801a5ea:	f7f0 ffb5 	bl	800b558 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801a5ee:	6878      	ldr	r0, [r7, #4]
 801a5f0:	f7f0 ffbe 	bl	800b570 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801a5f4:	687b      	ldr	r3, [r7, #4]
 801a5f6:	2200      	movs	r2, #0
 801a5f8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 801a5fa:	68bb      	ldr	r3, [r7, #8]
 801a5fc:	f003 0301 	and.w	r3, r3, #1
 801a600:	2b00      	cmp	r3, #0
 801a602:	d00c      	beq.n	801a61e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 801a604:	68fb      	ldr	r3, [r7, #12]
 801a606:	f003 0301 	and.w	r3, r3, #1
 801a60a:	2b00      	cmp	r3, #0
 801a60c:	d007      	beq.n	801a61e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 801a60e:	687b      	ldr	r3, [r7, #4]
 801a610:	681b      	ldr	r3, [r3, #0]
 801a612:	f06f 0201 	mvn.w	r2, #1
 801a616:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 801a618:	6878      	ldr	r0, [r7, #4]
 801a61a:	f7f0 ff91 	bl	800b540 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 801a61e:	68bb      	ldr	r3, [r7, #8]
 801a620:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801a624:	2b00      	cmp	r3, #0
 801a626:	d104      	bne.n	801a632 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 801a628:	68bb      	ldr	r3, [r7, #8]
 801a62a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 801a62e:	2b00      	cmp	r3, #0
 801a630:	d00c      	beq.n	801a64c <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 801a632:	68fb      	ldr	r3, [r7, #12]
 801a634:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801a638:	2b00      	cmp	r3, #0
 801a63a:	d007      	beq.n	801a64c <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 801a63c:	687b      	ldr	r3, [r7, #4]
 801a63e:	681b      	ldr	r3, [r3, #0]
 801a640:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 801a644:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 801a646:	6878      	ldr	r0, [r7, #4]
 801a648:	f000 fb22 	bl	801ac90 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 801a64c:	68bb      	ldr	r3, [r7, #8]
 801a64e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801a652:	2b00      	cmp	r3, #0
 801a654:	d00c      	beq.n	801a670 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 801a656:	68fb      	ldr	r3, [r7, #12]
 801a658:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801a65c:	2b00      	cmp	r3, #0
 801a65e:	d007      	beq.n	801a670 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 801a660:	687b      	ldr	r3, [r7, #4]
 801a662:	681b      	ldr	r3, [r3, #0]
 801a664:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 801a668:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 801a66a:	6878      	ldr	r0, [r7, #4]
 801a66c:	f000 fb1a 	bl	801aca4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 801a670:	68bb      	ldr	r3, [r7, #8]
 801a672:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801a676:	2b00      	cmp	r3, #0
 801a678:	d00c      	beq.n	801a694 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 801a67a:	68fb      	ldr	r3, [r7, #12]
 801a67c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801a680:	2b00      	cmp	r3, #0
 801a682:	d007      	beq.n	801a694 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 801a684:	687b      	ldr	r3, [r7, #4]
 801a686:	681b      	ldr	r3, [r3, #0]
 801a688:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 801a68c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 801a68e:	6878      	ldr	r0, [r7, #4]
 801a690:	f000 f918 	bl	801a8c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 801a694:	68bb      	ldr	r3, [r7, #8]
 801a696:	f003 0320 	and.w	r3, r3, #32
 801a69a:	2b00      	cmp	r3, #0
 801a69c:	d00c      	beq.n	801a6b8 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 801a69e:	68fb      	ldr	r3, [r7, #12]
 801a6a0:	f003 0320 	and.w	r3, r3, #32
 801a6a4:	2b00      	cmp	r3, #0
 801a6a6:	d007      	beq.n	801a6b8 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 801a6a8:	687b      	ldr	r3, [r7, #4]
 801a6aa:	681b      	ldr	r3, [r3, #0]
 801a6ac:	f06f 0220 	mvn.w	r2, #32
 801a6b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 801a6b2:	6878      	ldr	r0, [r7, #4]
 801a6b4:	f000 fae2 	bl	801ac7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 801a6b8:	bf00      	nop
 801a6ba:	3710      	adds	r7, #16
 801a6bc:	46bd      	mov	sp, r7
 801a6be:	bd80      	pop	{r7, pc}

0801a6c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 801a6c0:	b580      	push	{r7, lr}
 801a6c2:	b084      	sub	sp, #16
 801a6c4:	af00      	add	r7, sp, #0
 801a6c6:	6078      	str	r0, [r7, #4]
 801a6c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801a6ca:	2300      	movs	r3, #0
 801a6cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 801a6ce:	687b      	ldr	r3, [r7, #4]
 801a6d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801a6d4:	2b01      	cmp	r3, #1
 801a6d6:	d101      	bne.n	801a6dc <HAL_TIM_ConfigClockSource+0x1c>
 801a6d8:	2302      	movs	r3, #2
 801a6da:	e0dc      	b.n	801a896 <HAL_TIM_ConfigClockSource+0x1d6>
 801a6dc:	687b      	ldr	r3, [r7, #4]
 801a6de:	2201      	movs	r2, #1
 801a6e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 801a6e4:	687b      	ldr	r3, [r7, #4]
 801a6e6:	2202      	movs	r2, #2
 801a6e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 801a6ec:	687b      	ldr	r3, [r7, #4]
 801a6ee:	681b      	ldr	r3, [r3, #0]
 801a6f0:	689b      	ldr	r3, [r3, #8]
 801a6f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 801a6f4:	68ba      	ldr	r2, [r7, #8]
 801a6f6:	4b6a      	ldr	r3, [pc, #424]	@ (801a8a0 <HAL_TIM_ConfigClockSource+0x1e0>)
 801a6f8:	4013      	ands	r3, r2
 801a6fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 801a6fc:	68bb      	ldr	r3, [r7, #8]
 801a6fe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801a702:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 801a704:	687b      	ldr	r3, [r7, #4]
 801a706:	681b      	ldr	r3, [r3, #0]
 801a708:	68ba      	ldr	r2, [r7, #8]
 801a70a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 801a70c:	683b      	ldr	r3, [r7, #0]
 801a70e:	681b      	ldr	r3, [r3, #0]
 801a710:	4a64      	ldr	r2, [pc, #400]	@ (801a8a4 <HAL_TIM_ConfigClockSource+0x1e4>)
 801a712:	4293      	cmp	r3, r2
 801a714:	f000 80a9 	beq.w	801a86a <HAL_TIM_ConfigClockSource+0x1aa>
 801a718:	4a62      	ldr	r2, [pc, #392]	@ (801a8a4 <HAL_TIM_ConfigClockSource+0x1e4>)
 801a71a:	4293      	cmp	r3, r2
 801a71c:	f200 80ae 	bhi.w	801a87c <HAL_TIM_ConfigClockSource+0x1bc>
 801a720:	4a61      	ldr	r2, [pc, #388]	@ (801a8a8 <HAL_TIM_ConfigClockSource+0x1e8>)
 801a722:	4293      	cmp	r3, r2
 801a724:	f000 80a1 	beq.w	801a86a <HAL_TIM_ConfigClockSource+0x1aa>
 801a728:	4a5f      	ldr	r2, [pc, #380]	@ (801a8a8 <HAL_TIM_ConfigClockSource+0x1e8>)
 801a72a:	4293      	cmp	r3, r2
 801a72c:	f200 80a6 	bhi.w	801a87c <HAL_TIM_ConfigClockSource+0x1bc>
 801a730:	4a5e      	ldr	r2, [pc, #376]	@ (801a8ac <HAL_TIM_ConfigClockSource+0x1ec>)
 801a732:	4293      	cmp	r3, r2
 801a734:	f000 8099 	beq.w	801a86a <HAL_TIM_ConfigClockSource+0x1aa>
 801a738:	4a5c      	ldr	r2, [pc, #368]	@ (801a8ac <HAL_TIM_ConfigClockSource+0x1ec>)
 801a73a:	4293      	cmp	r3, r2
 801a73c:	f200 809e 	bhi.w	801a87c <HAL_TIM_ConfigClockSource+0x1bc>
 801a740:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 801a744:	f000 8091 	beq.w	801a86a <HAL_TIM_ConfigClockSource+0x1aa>
 801a748:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 801a74c:	f200 8096 	bhi.w	801a87c <HAL_TIM_ConfigClockSource+0x1bc>
 801a750:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801a754:	f000 8089 	beq.w	801a86a <HAL_TIM_ConfigClockSource+0x1aa>
 801a758:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801a75c:	f200 808e 	bhi.w	801a87c <HAL_TIM_ConfigClockSource+0x1bc>
 801a760:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801a764:	d03e      	beq.n	801a7e4 <HAL_TIM_ConfigClockSource+0x124>
 801a766:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801a76a:	f200 8087 	bhi.w	801a87c <HAL_TIM_ConfigClockSource+0x1bc>
 801a76e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801a772:	f000 8086 	beq.w	801a882 <HAL_TIM_ConfigClockSource+0x1c2>
 801a776:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801a77a:	d87f      	bhi.n	801a87c <HAL_TIM_ConfigClockSource+0x1bc>
 801a77c:	2b70      	cmp	r3, #112	@ 0x70
 801a77e:	d01a      	beq.n	801a7b6 <HAL_TIM_ConfigClockSource+0xf6>
 801a780:	2b70      	cmp	r3, #112	@ 0x70
 801a782:	d87b      	bhi.n	801a87c <HAL_TIM_ConfigClockSource+0x1bc>
 801a784:	2b60      	cmp	r3, #96	@ 0x60
 801a786:	d050      	beq.n	801a82a <HAL_TIM_ConfigClockSource+0x16a>
 801a788:	2b60      	cmp	r3, #96	@ 0x60
 801a78a:	d877      	bhi.n	801a87c <HAL_TIM_ConfigClockSource+0x1bc>
 801a78c:	2b50      	cmp	r3, #80	@ 0x50
 801a78e:	d03c      	beq.n	801a80a <HAL_TIM_ConfigClockSource+0x14a>
 801a790:	2b50      	cmp	r3, #80	@ 0x50
 801a792:	d873      	bhi.n	801a87c <HAL_TIM_ConfigClockSource+0x1bc>
 801a794:	2b40      	cmp	r3, #64	@ 0x40
 801a796:	d058      	beq.n	801a84a <HAL_TIM_ConfigClockSource+0x18a>
 801a798:	2b40      	cmp	r3, #64	@ 0x40
 801a79a:	d86f      	bhi.n	801a87c <HAL_TIM_ConfigClockSource+0x1bc>
 801a79c:	2b30      	cmp	r3, #48	@ 0x30
 801a79e:	d064      	beq.n	801a86a <HAL_TIM_ConfigClockSource+0x1aa>
 801a7a0:	2b30      	cmp	r3, #48	@ 0x30
 801a7a2:	d86b      	bhi.n	801a87c <HAL_TIM_ConfigClockSource+0x1bc>
 801a7a4:	2b20      	cmp	r3, #32
 801a7a6:	d060      	beq.n	801a86a <HAL_TIM_ConfigClockSource+0x1aa>
 801a7a8:	2b20      	cmp	r3, #32
 801a7aa:	d867      	bhi.n	801a87c <HAL_TIM_ConfigClockSource+0x1bc>
 801a7ac:	2b00      	cmp	r3, #0
 801a7ae:	d05c      	beq.n	801a86a <HAL_TIM_ConfigClockSource+0x1aa>
 801a7b0:	2b10      	cmp	r3, #16
 801a7b2:	d05a      	beq.n	801a86a <HAL_TIM_ConfigClockSource+0x1aa>
 801a7b4:	e062      	b.n	801a87c <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801a7b6:	687b      	ldr	r3, [r7, #4]
 801a7b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 801a7ba:	683b      	ldr	r3, [r7, #0]
 801a7bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 801a7be:	683b      	ldr	r3, [r7, #0]
 801a7c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801a7c2:	683b      	ldr	r3, [r7, #0]
 801a7c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 801a7c6:	f000 f9ab 	bl	801ab20 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 801a7ca:	687b      	ldr	r3, [r7, #4]
 801a7cc:	681b      	ldr	r3, [r3, #0]
 801a7ce:	689b      	ldr	r3, [r3, #8]
 801a7d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 801a7d2:	68bb      	ldr	r3, [r7, #8]
 801a7d4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 801a7d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 801a7da:	687b      	ldr	r3, [r7, #4]
 801a7dc:	681b      	ldr	r3, [r3, #0]
 801a7de:	68ba      	ldr	r2, [r7, #8]
 801a7e0:	609a      	str	r2, [r3, #8]
      break;
 801a7e2:	e04f      	b.n	801a884 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801a7e4:	687b      	ldr	r3, [r7, #4]
 801a7e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 801a7e8:	683b      	ldr	r3, [r7, #0]
 801a7ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 801a7ec:	683b      	ldr	r3, [r7, #0]
 801a7ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801a7f0:	683b      	ldr	r3, [r7, #0]
 801a7f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 801a7f4:	f000 f994 	bl	801ab20 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 801a7f8:	687b      	ldr	r3, [r7, #4]
 801a7fa:	681b      	ldr	r3, [r3, #0]
 801a7fc:	689a      	ldr	r2, [r3, #8]
 801a7fe:	687b      	ldr	r3, [r7, #4]
 801a800:	681b      	ldr	r3, [r3, #0]
 801a802:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 801a806:	609a      	str	r2, [r3, #8]
      break;
 801a808:	e03c      	b.n	801a884 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801a80a:	687b      	ldr	r3, [r7, #4]
 801a80c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801a80e:	683b      	ldr	r3, [r7, #0]
 801a810:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801a812:	683b      	ldr	r3, [r7, #0]
 801a814:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801a816:	461a      	mov	r2, r3
 801a818:	f000 f904 	bl	801aa24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 801a81c:	687b      	ldr	r3, [r7, #4]
 801a81e:	681b      	ldr	r3, [r3, #0]
 801a820:	2150      	movs	r1, #80	@ 0x50
 801a822:	4618      	mov	r0, r3
 801a824:	f000 f95e 	bl	801aae4 <TIM_ITRx_SetConfig>
      break;
 801a828:	e02c      	b.n	801a884 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 801a82a:	687b      	ldr	r3, [r7, #4]
 801a82c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801a82e:	683b      	ldr	r3, [r7, #0]
 801a830:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801a832:	683b      	ldr	r3, [r7, #0]
 801a834:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 801a836:	461a      	mov	r2, r3
 801a838:	f000 f923 	bl	801aa82 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 801a83c:	687b      	ldr	r3, [r7, #4]
 801a83e:	681b      	ldr	r3, [r3, #0]
 801a840:	2160      	movs	r1, #96	@ 0x60
 801a842:	4618      	mov	r0, r3
 801a844:	f000 f94e 	bl	801aae4 <TIM_ITRx_SetConfig>
      break;
 801a848:	e01c      	b.n	801a884 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801a84a:	687b      	ldr	r3, [r7, #4]
 801a84c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801a84e:	683b      	ldr	r3, [r7, #0]
 801a850:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801a852:	683b      	ldr	r3, [r7, #0]
 801a854:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801a856:	461a      	mov	r2, r3
 801a858:	f000 f8e4 	bl	801aa24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 801a85c:	687b      	ldr	r3, [r7, #4]
 801a85e:	681b      	ldr	r3, [r3, #0]
 801a860:	2140      	movs	r1, #64	@ 0x40
 801a862:	4618      	mov	r0, r3
 801a864:	f000 f93e 	bl	801aae4 <TIM_ITRx_SetConfig>
      break;
 801a868:	e00c      	b.n	801a884 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 801a86a:	687b      	ldr	r3, [r7, #4]
 801a86c:	681a      	ldr	r2, [r3, #0]
 801a86e:	683b      	ldr	r3, [r7, #0]
 801a870:	681b      	ldr	r3, [r3, #0]
 801a872:	4619      	mov	r1, r3
 801a874:	4610      	mov	r0, r2
 801a876:	f000 f935 	bl	801aae4 <TIM_ITRx_SetConfig>
      break;
 801a87a:	e003      	b.n	801a884 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 801a87c:	2301      	movs	r3, #1
 801a87e:	73fb      	strb	r3, [r7, #15]
      break;
 801a880:	e000      	b.n	801a884 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 801a882:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 801a884:	687b      	ldr	r3, [r7, #4]
 801a886:	2201      	movs	r2, #1
 801a888:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 801a88c:	687b      	ldr	r3, [r7, #4]
 801a88e:	2200      	movs	r2, #0
 801a890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 801a894:	7bfb      	ldrb	r3, [r7, #15]
}
 801a896:	4618      	mov	r0, r3
 801a898:	3710      	adds	r7, #16
 801a89a:	46bd      	mov	sp, r7
 801a89c:	bd80      	pop	{r7, pc}
 801a89e:	bf00      	nop
 801a8a0:	ffceff88 	.word	0xffceff88
 801a8a4:	00100040 	.word	0x00100040
 801a8a8:	00100030 	.word	0x00100030
 801a8ac:	00100020 	.word	0x00100020

0801a8b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 801a8b0:	b480      	push	{r7}
 801a8b2:	b083      	sub	sp, #12
 801a8b4:	af00      	add	r7, sp, #0
 801a8b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 801a8b8:	bf00      	nop
 801a8ba:	370c      	adds	r7, #12
 801a8bc:	46bd      	mov	sp, r7
 801a8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a8c2:	4770      	bx	lr

0801a8c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 801a8c4:	b480      	push	{r7}
 801a8c6:	b083      	sub	sp, #12
 801a8c8:	af00      	add	r7, sp, #0
 801a8ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 801a8cc:	bf00      	nop
 801a8ce:	370c      	adds	r7, #12
 801a8d0:	46bd      	mov	sp, r7
 801a8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a8d6:	4770      	bx	lr

0801a8d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 801a8d8:	b480      	push	{r7}
 801a8da:	b085      	sub	sp, #20
 801a8dc:	af00      	add	r7, sp, #0
 801a8de:	6078      	str	r0, [r7, #4]
 801a8e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 801a8e2:	687b      	ldr	r3, [r7, #4]
 801a8e4:	681b      	ldr	r3, [r3, #0]
 801a8e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 801a8e8:	687b      	ldr	r3, [r7, #4]
 801a8ea:	4a46      	ldr	r2, [pc, #280]	@ (801aa04 <TIM_Base_SetConfig+0x12c>)
 801a8ec:	4293      	cmp	r3, r2
 801a8ee:	d013      	beq.n	801a918 <TIM_Base_SetConfig+0x40>
 801a8f0:	687b      	ldr	r3, [r7, #4]
 801a8f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801a8f6:	d00f      	beq.n	801a918 <TIM_Base_SetConfig+0x40>
 801a8f8:	687b      	ldr	r3, [r7, #4]
 801a8fa:	4a43      	ldr	r2, [pc, #268]	@ (801aa08 <TIM_Base_SetConfig+0x130>)
 801a8fc:	4293      	cmp	r3, r2
 801a8fe:	d00b      	beq.n	801a918 <TIM_Base_SetConfig+0x40>
 801a900:	687b      	ldr	r3, [r7, #4]
 801a902:	4a42      	ldr	r2, [pc, #264]	@ (801aa0c <TIM_Base_SetConfig+0x134>)
 801a904:	4293      	cmp	r3, r2
 801a906:	d007      	beq.n	801a918 <TIM_Base_SetConfig+0x40>
 801a908:	687b      	ldr	r3, [r7, #4]
 801a90a:	4a41      	ldr	r2, [pc, #260]	@ (801aa10 <TIM_Base_SetConfig+0x138>)
 801a90c:	4293      	cmp	r3, r2
 801a90e:	d003      	beq.n	801a918 <TIM_Base_SetConfig+0x40>
 801a910:	687b      	ldr	r3, [r7, #4]
 801a912:	4a40      	ldr	r2, [pc, #256]	@ (801aa14 <TIM_Base_SetConfig+0x13c>)
 801a914:	4293      	cmp	r3, r2
 801a916:	d108      	bne.n	801a92a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 801a918:	68fb      	ldr	r3, [r7, #12]
 801a91a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801a91e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 801a920:	683b      	ldr	r3, [r7, #0]
 801a922:	685b      	ldr	r3, [r3, #4]
 801a924:	68fa      	ldr	r2, [r7, #12]
 801a926:	4313      	orrs	r3, r2
 801a928:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801a92a:	687b      	ldr	r3, [r7, #4]
 801a92c:	4a35      	ldr	r2, [pc, #212]	@ (801aa04 <TIM_Base_SetConfig+0x12c>)
 801a92e:	4293      	cmp	r3, r2
 801a930:	d01f      	beq.n	801a972 <TIM_Base_SetConfig+0x9a>
 801a932:	687b      	ldr	r3, [r7, #4]
 801a934:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801a938:	d01b      	beq.n	801a972 <TIM_Base_SetConfig+0x9a>
 801a93a:	687b      	ldr	r3, [r7, #4]
 801a93c:	4a32      	ldr	r2, [pc, #200]	@ (801aa08 <TIM_Base_SetConfig+0x130>)
 801a93e:	4293      	cmp	r3, r2
 801a940:	d017      	beq.n	801a972 <TIM_Base_SetConfig+0x9a>
 801a942:	687b      	ldr	r3, [r7, #4]
 801a944:	4a31      	ldr	r2, [pc, #196]	@ (801aa0c <TIM_Base_SetConfig+0x134>)
 801a946:	4293      	cmp	r3, r2
 801a948:	d013      	beq.n	801a972 <TIM_Base_SetConfig+0x9a>
 801a94a:	687b      	ldr	r3, [r7, #4]
 801a94c:	4a30      	ldr	r2, [pc, #192]	@ (801aa10 <TIM_Base_SetConfig+0x138>)
 801a94e:	4293      	cmp	r3, r2
 801a950:	d00f      	beq.n	801a972 <TIM_Base_SetConfig+0x9a>
 801a952:	687b      	ldr	r3, [r7, #4]
 801a954:	4a2f      	ldr	r2, [pc, #188]	@ (801aa14 <TIM_Base_SetConfig+0x13c>)
 801a956:	4293      	cmp	r3, r2
 801a958:	d00b      	beq.n	801a972 <TIM_Base_SetConfig+0x9a>
 801a95a:	687b      	ldr	r3, [r7, #4]
 801a95c:	4a2e      	ldr	r2, [pc, #184]	@ (801aa18 <TIM_Base_SetConfig+0x140>)
 801a95e:	4293      	cmp	r3, r2
 801a960:	d007      	beq.n	801a972 <TIM_Base_SetConfig+0x9a>
 801a962:	687b      	ldr	r3, [r7, #4]
 801a964:	4a2d      	ldr	r2, [pc, #180]	@ (801aa1c <TIM_Base_SetConfig+0x144>)
 801a966:	4293      	cmp	r3, r2
 801a968:	d003      	beq.n	801a972 <TIM_Base_SetConfig+0x9a>
 801a96a:	687b      	ldr	r3, [r7, #4]
 801a96c:	4a2c      	ldr	r2, [pc, #176]	@ (801aa20 <TIM_Base_SetConfig+0x148>)
 801a96e:	4293      	cmp	r3, r2
 801a970:	d108      	bne.n	801a984 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801a972:	68fb      	ldr	r3, [r7, #12]
 801a974:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801a978:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801a97a:	683b      	ldr	r3, [r7, #0]
 801a97c:	68db      	ldr	r3, [r3, #12]
 801a97e:	68fa      	ldr	r2, [r7, #12]
 801a980:	4313      	orrs	r3, r2
 801a982:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 801a984:	68fb      	ldr	r3, [r7, #12]
 801a986:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 801a98a:	683b      	ldr	r3, [r7, #0]
 801a98c:	695b      	ldr	r3, [r3, #20]
 801a98e:	4313      	orrs	r3, r2
 801a990:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 801a992:	687b      	ldr	r3, [r7, #4]
 801a994:	68fa      	ldr	r2, [r7, #12]
 801a996:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801a998:	683b      	ldr	r3, [r7, #0]
 801a99a:	689a      	ldr	r2, [r3, #8]
 801a99c:	687b      	ldr	r3, [r7, #4]
 801a99e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 801a9a0:	683b      	ldr	r3, [r7, #0]
 801a9a2:	681a      	ldr	r2, [r3, #0]
 801a9a4:	687b      	ldr	r3, [r7, #4]
 801a9a6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801a9a8:	687b      	ldr	r3, [r7, #4]
 801a9aa:	4a16      	ldr	r2, [pc, #88]	@ (801aa04 <TIM_Base_SetConfig+0x12c>)
 801a9ac:	4293      	cmp	r3, r2
 801a9ae:	d00f      	beq.n	801a9d0 <TIM_Base_SetConfig+0xf8>
 801a9b0:	687b      	ldr	r3, [r7, #4]
 801a9b2:	4a18      	ldr	r2, [pc, #96]	@ (801aa14 <TIM_Base_SetConfig+0x13c>)
 801a9b4:	4293      	cmp	r3, r2
 801a9b6:	d00b      	beq.n	801a9d0 <TIM_Base_SetConfig+0xf8>
 801a9b8:	687b      	ldr	r3, [r7, #4]
 801a9ba:	4a17      	ldr	r2, [pc, #92]	@ (801aa18 <TIM_Base_SetConfig+0x140>)
 801a9bc:	4293      	cmp	r3, r2
 801a9be:	d007      	beq.n	801a9d0 <TIM_Base_SetConfig+0xf8>
 801a9c0:	687b      	ldr	r3, [r7, #4]
 801a9c2:	4a16      	ldr	r2, [pc, #88]	@ (801aa1c <TIM_Base_SetConfig+0x144>)
 801a9c4:	4293      	cmp	r3, r2
 801a9c6:	d003      	beq.n	801a9d0 <TIM_Base_SetConfig+0xf8>
 801a9c8:	687b      	ldr	r3, [r7, #4]
 801a9ca:	4a15      	ldr	r2, [pc, #84]	@ (801aa20 <TIM_Base_SetConfig+0x148>)
 801a9cc:	4293      	cmp	r3, r2
 801a9ce:	d103      	bne.n	801a9d8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 801a9d0:	683b      	ldr	r3, [r7, #0]
 801a9d2:	691a      	ldr	r2, [r3, #16]
 801a9d4:	687b      	ldr	r3, [r7, #4]
 801a9d6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 801a9d8:	687b      	ldr	r3, [r7, #4]
 801a9da:	2201      	movs	r2, #1
 801a9dc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 801a9de:	687b      	ldr	r3, [r7, #4]
 801a9e0:	691b      	ldr	r3, [r3, #16]
 801a9e2:	f003 0301 	and.w	r3, r3, #1
 801a9e6:	2b01      	cmp	r3, #1
 801a9e8:	d105      	bne.n	801a9f6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 801a9ea:	687b      	ldr	r3, [r7, #4]
 801a9ec:	691b      	ldr	r3, [r3, #16]
 801a9ee:	f023 0201 	bic.w	r2, r3, #1
 801a9f2:	687b      	ldr	r3, [r7, #4]
 801a9f4:	611a      	str	r2, [r3, #16]
  }
}
 801a9f6:	bf00      	nop
 801a9f8:	3714      	adds	r7, #20
 801a9fa:	46bd      	mov	sp, r7
 801a9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aa00:	4770      	bx	lr
 801aa02:	bf00      	nop
 801aa04:	40010000 	.word	0x40010000
 801aa08:	40000400 	.word	0x40000400
 801aa0c:	40000800 	.word	0x40000800
 801aa10:	40000c00 	.word	0x40000c00
 801aa14:	40010400 	.word	0x40010400
 801aa18:	40014000 	.word	0x40014000
 801aa1c:	40014400 	.word	0x40014400
 801aa20:	40014800 	.word	0x40014800

0801aa24 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801aa24:	b480      	push	{r7}
 801aa26:	b087      	sub	sp, #28
 801aa28:	af00      	add	r7, sp, #0
 801aa2a:	60f8      	str	r0, [r7, #12]
 801aa2c:	60b9      	str	r1, [r7, #8]
 801aa2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 801aa30:	68fb      	ldr	r3, [r7, #12]
 801aa32:	6a1b      	ldr	r3, [r3, #32]
 801aa34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801aa36:	68fb      	ldr	r3, [r7, #12]
 801aa38:	6a1b      	ldr	r3, [r3, #32]
 801aa3a:	f023 0201 	bic.w	r2, r3, #1
 801aa3e:	68fb      	ldr	r3, [r7, #12]
 801aa40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801aa42:	68fb      	ldr	r3, [r7, #12]
 801aa44:	699b      	ldr	r3, [r3, #24]
 801aa46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 801aa48:	693b      	ldr	r3, [r7, #16]
 801aa4a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 801aa4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 801aa50:	687b      	ldr	r3, [r7, #4]
 801aa52:	011b      	lsls	r3, r3, #4
 801aa54:	693a      	ldr	r2, [r7, #16]
 801aa56:	4313      	orrs	r3, r2
 801aa58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 801aa5a:	697b      	ldr	r3, [r7, #20]
 801aa5c:	f023 030a 	bic.w	r3, r3, #10
 801aa60:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 801aa62:	697a      	ldr	r2, [r7, #20]
 801aa64:	68bb      	ldr	r3, [r7, #8]
 801aa66:	4313      	orrs	r3, r2
 801aa68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801aa6a:	68fb      	ldr	r3, [r7, #12]
 801aa6c:	693a      	ldr	r2, [r7, #16]
 801aa6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801aa70:	68fb      	ldr	r3, [r7, #12]
 801aa72:	697a      	ldr	r2, [r7, #20]
 801aa74:	621a      	str	r2, [r3, #32]
}
 801aa76:	bf00      	nop
 801aa78:	371c      	adds	r7, #28
 801aa7a:	46bd      	mov	sp, r7
 801aa7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aa80:	4770      	bx	lr

0801aa82 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801aa82:	b480      	push	{r7}
 801aa84:	b087      	sub	sp, #28
 801aa86:	af00      	add	r7, sp, #0
 801aa88:	60f8      	str	r0, [r7, #12]
 801aa8a:	60b9      	str	r1, [r7, #8]
 801aa8c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 801aa8e:	68fb      	ldr	r3, [r7, #12]
 801aa90:	6a1b      	ldr	r3, [r3, #32]
 801aa92:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801aa94:	68fb      	ldr	r3, [r7, #12]
 801aa96:	6a1b      	ldr	r3, [r3, #32]
 801aa98:	f023 0210 	bic.w	r2, r3, #16
 801aa9c:	68fb      	ldr	r3, [r7, #12]
 801aa9e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801aaa0:	68fb      	ldr	r3, [r7, #12]
 801aaa2:	699b      	ldr	r3, [r3, #24]
 801aaa4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801aaa6:	693b      	ldr	r3, [r7, #16]
 801aaa8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 801aaac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 801aaae:	687b      	ldr	r3, [r7, #4]
 801aab0:	031b      	lsls	r3, r3, #12
 801aab2:	693a      	ldr	r2, [r7, #16]
 801aab4:	4313      	orrs	r3, r2
 801aab6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 801aab8:	697b      	ldr	r3, [r7, #20]
 801aaba:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 801aabe:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 801aac0:	68bb      	ldr	r3, [r7, #8]
 801aac2:	011b      	lsls	r3, r3, #4
 801aac4:	697a      	ldr	r2, [r7, #20]
 801aac6:	4313      	orrs	r3, r2
 801aac8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801aaca:	68fb      	ldr	r3, [r7, #12]
 801aacc:	693a      	ldr	r2, [r7, #16]
 801aace:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801aad0:	68fb      	ldr	r3, [r7, #12]
 801aad2:	697a      	ldr	r2, [r7, #20]
 801aad4:	621a      	str	r2, [r3, #32]
}
 801aad6:	bf00      	nop
 801aad8:	371c      	adds	r7, #28
 801aada:	46bd      	mov	sp, r7
 801aadc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aae0:	4770      	bx	lr
	...

0801aae4 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 801aae4:	b480      	push	{r7}
 801aae6:	b085      	sub	sp, #20
 801aae8:	af00      	add	r7, sp, #0
 801aaea:	6078      	str	r0, [r7, #4]
 801aaec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 801aaee:	687b      	ldr	r3, [r7, #4]
 801aaf0:	689b      	ldr	r3, [r3, #8]
 801aaf2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801aaf4:	68fa      	ldr	r2, [r7, #12]
 801aaf6:	4b09      	ldr	r3, [pc, #36]	@ (801ab1c <TIM_ITRx_SetConfig+0x38>)
 801aaf8:	4013      	ands	r3, r2
 801aafa:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 801aafc:	683a      	ldr	r2, [r7, #0]
 801aafe:	68fb      	ldr	r3, [r7, #12]
 801ab00:	4313      	orrs	r3, r2
 801ab02:	f043 0307 	orr.w	r3, r3, #7
 801ab06:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801ab08:	687b      	ldr	r3, [r7, #4]
 801ab0a:	68fa      	ldr	r2, [r7, #12]
 801ab0c:	609a      	str	r2, [r3, #8]
}
 801ab0e:	bf00      	nop
 801ab10:	3714      	adds	r7, #20
 801ab12:	46bd      	mov	sp, r7
 801ab14:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ab18:	4770      	bx	lr
 801ab1a:	bf00      	nop
 801ab1c:	ffcfff8f 	.word	0xffcfff8f

0801ab20 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 801ab20:	b480      	push	{r7}
 801ab22:	b087      	sub	sp, #28
 801ab24:	af00      	add	r7, sp, #0
 801ab26:	60f8      	str	r0, [r7, #12]
 801ab28:	60b9      	str	r1, [r7, #8]
 801ab2a:	607a      	str	r2, [r7, #4]
 801ab2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 801ab2e:	68fb      	ldr	r3, [r7, #12]
 801ab30:	689b      	ldr	r3, [r3, #8]
 801ab32:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 801ab34:	697b      	ldr	r3, [r7, #20]
 801ab36:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801ab3a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 801ab3c:	683b      	ldr	r3, [r7, #0]
 801ab3e:	021a      	lsls	r2, r3, #8
 801ab40:	687b      	ldr	r3, [r7, #4]
 801ab42:	431a      	orrs	r2, r3
 801ab44:	68bb      	ldr	r3, [r7, #8]
 801ab46:	4313      	orrs	r3, r2
 801ab48:	697a      	ldr	r2, [r7, #20]
 801ab4a:	4313      	orrs	r3, r2
 801ab4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801ab4e:	68fb      	ldr	r3, [r7, #12]
 801ab50:	697a      	ldr	r2, [r7, #20]
 801ab52:	609a      	str	r2, [r3, #8]
}
 801ab54:	bf00      	nop
 801ab56:	371c      	adds	r7, #28
 801ab58:	46bd      	mov	sp, r7
 801ab5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ab5e:	4770      	bx	lr

0801ab60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 801ab60:	b480      	push	{r7}
 801ab62:	b085      	sub	sp, #20
 801ab64:	af00      	add	r7, sp, #0
 801ab66:	6078      	str	r0, [r7, #4]
 801ab68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801ab6a:	687b      	ldr	r3, [r7, #4]
 801ab6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801ab70:	2b01      	cmp	r3, #1
 801ab72:	d101      	bne.n	801ab78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 801ab74:	2302      	movs	r3, #2
 801ab76:	e06d      	b.n	801ac54 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 801ab78:	687b      	ldr	r3, [r7, #4]
 801ab7a:	2201      	movs	r2, #1
 801ab7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 801ab80:	687b      	ldr	r3, [r7, #4]
 801ab82:	2202      	movs	r2, #2
 801ab84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 801ab88:	687b      	ldr	r3, [r7, #4]
 801ab8a:	681b      	ldr	r3, [r3, #0]
 801ab8c:	685b      	ldr	r3, [r3, #4]
 801ab8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 801ab90:	687b      	ldr	r3, [r7, #4]
 801ab92:	681b      	ldr	r3, [r3, #0]
 801ab94:	689b      	ldr	r3, [r3, #8]
 801ab96:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 801ab98:	687b      	ldr	r3, [r7, #4]
 801ab9a:	681b      	ldr	r3, [r3, #0]
 801ab9c:	4a30      	ldr	r2, [pc, #192]	@ (801ac60 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 801ab9e:	4293      	cmp	r3, r2
 801aba0:	d004      	beq.n	801abac <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 801aba2:	687b      	ldr	r3, [r7, #4]
 801aba4:	681b      	ldr	r3, [r3, #0]
 801aba6:	4a2f      	ldr	r2, [pc, #188]	@ (801ac64 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 801aba8:	4293      	cmp	r3, r2
 801abaa:	d108      	bne.n	801abbe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 801abac:	68fb      	ldr	r3, [r7, #12]
 801abae:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 801abb2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 801abb4:	683b      	ldr	r3, [r7, #0]
 801abb6:	685b      	ldr	r3, [r3, #4]
 801abb8:	68fa      	ldr	r2, [r7, #12]
 801abba:	4313      	orrs	r3, r2
 801abbc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 801abbe:	68fb      	ldr	r3, [r7, #12]
 801abc0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801abc4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 801abc6:	683b      	ldr	r3, [r7, #0]
 801abc8:	681b      	ldr	r3, [r3, #0]
 801abca:	68fa      	ldr	r2, [r7, #12]
 801abcc:	4313      	orrs	r3, r2
 801abce:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 801abd0:	687b      	ldr	r3, [r7, #4]
 801abd2:	681b      	ldr	r3, [r3, #0]
 801abd4:	68fa      	ldr	r2, [r7, #12]
 801abd6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801abd8:	687b      	ldr	r3, [r7, #4]
 801abda:	681b      	ldr	r3, [r3, #0]
 801abdc:	4a20      	ldr	r2, [pc, #128]	@ (801ac60 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 801abde:	4293      	cmp	r3, r2
 801abe0:	d022      	beq.n	801ac28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801abe2:	687b      	ldr	r3, [r7, #4]
 801abe4:	681b      	ldr	r3, [r3, #0]
 801abe6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801abea:	d01d      	beq.n	801ac28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801abec:	687b      	ldr	r3, [r7, #4]
 801abee:	681b      	ldr	r3, [r3, #0]
 801abf0:	4a1d      	ldr	r2, [pc, #116]	@ (801ac68 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 801abf2:	4293      	cmp	r3, r2
 801abf4:	d018      	beq.n	801ac28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801abf6:	687b      	ldr	r3, [r7, #4]
 801abf8:	681b      	ldr	r3, [r3, #0]
 801abfa:	4a1c      	ldr	r2, [pc, #112]	@ (801ac6c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 801abfc:	4293      	cmp	r3, r2
 801abfe:	d013      	beq.n	801ac28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801ac00:	687b      	ldr	r3, [r7, #4]
 801ac02:	681b      	ldr	r3, [r3, #0]
 801ac04:	4a1a      	ldr	r2, [pc, #104]	@ (801ac70 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 801ac06:	4293      	cmp	r3, r2
 801ac08:	d00e      	beq.n	801ac28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801ac0a:	687b      	ldr	r3, [r7, #4]
 801ac0c:	681b      	ldr	r3, [r3, #0]
 801ac0e:	4a15      	ldr	r2, [pc, #84]	@ (801ac64 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 801ac10:	4293      	cmp	r3, r2
 801ac12:	d009      	beq.n	801ac28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801ac14:	687b      	ldr	r3, [r7, #4]
 801ac16:	681b      	ldr	r3, [r3, #0]
 801ac18:	4a16      	ldr	r2, [pc, #88]	@ (801ac74 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 801ac1a:	4293      	cmp	r3, r2
 801ac1c:	d004      	beq.n	801ac28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801ac1e:	687b      	ldr	r3, [r7, #4]
 801ac20:	681b      	ldr	r3, [r3, #0]
 801ac22:	4a15      	ldr	r2, [pc, #84]	@ (801ac78 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 801ac24:	4293      	cmp	r3, r2
 801ac26:	d10c      	bne.n	801ac42 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 801ac28:	68bb      	ldr	r3, [r7, #8]
 801ac2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801ac2e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 801ac30:	683b      	ldr	r3, [r7, #0]
 801ac32:	689b      	ldr	r3, [r3, #8]
 801ac34:	68ba      	ldr	r2, [r7, #8]
 801ac36:	4313      	orrs	r3, r2
 801ac38:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 801ac3a:	687b      	ldr	r3, [r7, #4]
 801ac3c:	681b      	ldr	r3, [r3, #0]
 801ac3e:	68ba      	ldr	r2, [r7, #8]
 801ac40:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 801ac42:	687b      	ldr	r3, [r7, #4]
 801ac44:	2201      	movs	r2, #1
 801ac46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 801ac4a:	687b      	ldr	r3, [r7, #4]
 801ac4c:	2200      	movs	r2, #0
 801ac4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 801ac52:	2300      	movs	r3, #0
}
 801ac54:	4618      	mov	r0, r3
 801ac56:	3714      	adds	r7, #20
 801ac58:	46bd      	mov	sp, r7
 801ac5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ac5e:	4770      	bx	lr
 801ac60:	40010000 	.word	0x40010000
 801ac64:	40010400 	.word	0x40010400
 801ac68:	40000400 	.word	0x40000400
 801ac6c:	40000800 	.word	0x40000800
 801ac70:	40000c00 	.word	0x40000c00
 801ac74:	40001800 	.word	0x40001800
 801ac78:	40014000 	.word	0x40014000

0801ac7c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 801ac7c:	b480      	push	{r7}
 801ac7e:	b083      	sub	sp, #12
 801ac80:	af00      	add	r7, sp, #0
 801ac82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 801ac84:	bf00      	nop
 801ac86:	370c      	adds	r7, #12
 801ac88:	46bd      	mov	sp, r7
 801ac8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ac8e:	4770      	bx	lr

0801ac90 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 801ac90:	b480      	push	{r7}
 801ac92:	b083      	sub	sp, #12
 801ac94:	af00      	add	r7, sp, #0
 801ac96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 801ac98:	bf00      	nop
 801ac9a:	370c      	adds	r7, #12
 801ac9c:	46bd      	mov	sp, r7
 801ac9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aca2:	4770      	bx	lr

0801aca4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 801aca4:	b480      	push	{r7}
 801aca6:	b083      	sub	sp, #12
 801aca8:	af00      	add	r7, sp, #0
 801acaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 801acac:	bf00      	nop
 801acae:	370c      	adds	r7, #12
 801acb0:	46bd      	mov	sp, r7
 801acb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801acb6:	4770      	bx	lr

0801acb8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 801acb8:	b084      	sub	sp, #16
 801acba:	b580      	push	{r7, lr}
 801acbc:	b084      	sub	sp, #16
 801acbe:	af00      	add	r7, sp, #0
 801acc0:	6078      	str	r0, [r7, #4]
 801acc2:	f107 001c 	add.w	r0, r7, #28
 801acc6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 801acca:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801acce:	2b01      	cmp	r3, #1
 801acd0:	d121      	bne.n	801ad16 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801acd2:	687b      	ldr	r3, [r7, #4]
 801acd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801acd6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801acda:	687b      	ldr	r3, [r7, #4]
 801acdc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 801acde:	687b      	ldr	r3, [r7, #4]
 801ace0:	68da      	ldr	r2, [r3, #12]
 801ace2:	4b2c      	ldr	r3, [pc, #176]	@ (801ad94 <USB_CoreInit+0xdc>)
 801ace4:	4013      	ands	r3, r2
 801ace6:	687a      	ldr	r2, [r7, #4]
 801ace8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 801acea:	687b      	ldr	r3, [r7, #4]
 801acec:	68db      	ldr	r3, [r3, #12]
 801acee:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 801acf2:	687b      	ldr	r3, [r7, #4]
 801acf4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 801acf6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801acfa:	2b01      	cmp	r3, #1
 801acfc:	d105      	bne.n	801ad0a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 801acfe:	687b      	ldr	r3, [r7, #4]
 801ad00:	68db      	ldr	r3, [r3, #12]
 801ad02:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 801ad06:	687b      	ldr	r3, [r7, #4]
 801ad08:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801ad0a:	6878      	ldr	r0, [r7, #4]
 801ad0c:	f001 faf6 	bl	801c2fc <USB_CoreReset>
 801ad10:	4603      	mov	r3, r0
 801ad12:	73fb      	strb	r3, [r7, #15]
 801ad14:	e01b      	b.n	801ad4e <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 801ad16:	687b      	ldr	r3, [r7, #4]
 801ad18:	68db      	ldr	r3, [r3, #12]
 801ad1a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801ad1e:	687b      	ldr	r3, [r7, #4]
 801ad20:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801ad22:	6878      	ldr	r0, [r7, #4]
 801ad24:	f001 faea 	bl	801c2fc <USB_CoreReset>
 801ad28:	4603      	mov	r3, r0
 801ad2a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 801ad2c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801ad30:	2b00      	cmp	r3, #0
 801ad32:	d106      	bne.n	801ad42 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 801ad34:	687b      	ldr	r3, [r7, #4]
 801ad36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801ad38:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 801ad3c:	687b      	ldr	r3, [r7, #4]
 801ad3e:	639a      	str	r2, [r3, #56]	@ 0x38
 801ad40:	e005      	b.n	801ad4e <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801ad42:	687b      	ldr	r3, [r7, #4]
 801ad44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801ad46:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801ad4a:	687b      	ldr	r3, [r7, #4]
 801ad4c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 801ad4e:	7fbb      	ldrb	r3, [r7, #30]
 801ad50:	2b01      	cmp	r3, #1
 801ad52:	d116      	bne.n	801ad82 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 801ad54:	687b      	ldr	r3, [r7, #4]
 801ad56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801ad58:	b29a      	uxth	r2, r3
 801ad5a:	687b      	ldr	r3, [r7, #4]
 801ad5c:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 801ad5e:	687b      	ldr	r3, [r7, #4]
 801ad60:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 801ad62:	4b0d      	ldr	r3, [pc, #52]	@ (801ad98 <USB_CoreInit+0xe0>)
 801ad64:	4313      	orrs	r3, r2
 801ad66:	687a      	ldr	r2, [r7, #4]
 801ad68:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 801ad6a:	687b      	ldr	r3, [r7, #4]
 801ad6c:	689b      	ldr	r3, [r3, #8]
 801ad6e:	f043 0206 	orr.w	r2, r3, #6
 801ad72:	687b      	ldr	r3, [r7, #4]
 801ad74:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 801ad76:	687b      	ldr	r3, [r7, #4]
 801ad78:	689b      	ldr	r3, [r3, #8]
 801ad7a:	f043 0220 	orr.w	r2, r3, #32
 801ad7e:	687b      	ldr	r3, [r7, #4]
 801ad80:	609a      	str	r2, [r3, #8]
  }

  return ret;
 801ad82:	7bfb      	ldrb	r3, [r7, #15]
}
 801ad84:	4618      	mov	r0, r3
 801ad86:	3710      	adds	r7, #16
 801ad88:	46bd      	mov	sp, r7
 801ad8a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801ad8e:	b004      	add	sp, #16
 801ad90:	4770      	bx	lr
 801ad92:	bf00      	nop
 801ad94:	ffbdffbf 	.word	0xffbdffbf
 801ad98:	03ee0000 	.word	0x03ee0000

0801ad9c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 801ad9c:	b480      	push	{r7}
 801ad9e:	b087      	sub	sp, #28
 801ada0:	af00      	add	r7, sp, #0
 801ada2:	60f8      	str	r0, [r7, #12]
 801ada4:	60b9      	str	r1, [r7, #8]
 801ada6:	4613      	mov	r3, r2
 801ada8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 801adaa:	79fb      	ldrb	r3, [r7, #7]
 801adac:	2b02      	cmp	r3, #2
 801adae:	d165      	bne.n	801ae7c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 801adb0:	68bb      	ldr	r3, [r7, #8]
 801adb2:	4a41      	ldr	r2, [pc, #260]	@ (801aeb8 <USB_SetTurnaroundTime+0x11c>)
 801adb4:	4293      	cmp	r3, r2
 801adb6:	d906      	bls.n	801adc6 <USB_SetTurnaroundTime+0x2a>
 801adb8:	68bb      	ldr	r3, [r7, #8]
 801adba:	4a40      	ldr	r2, [pc, #256]	@ (801aebc <USB_SetTurnaroundTime+0x120>)
 801adbc:	4293      	cmp	r3, r2
 801adbe:	d202      	bcs.n	801adc6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 801adc0:	230f      	movs	r3, #15
 801adc2:	617b      	str	r3, [r7, #20]
 801adc4:	e062      	b.n	801ae8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 801adc6:	68bb      	ldr	r3, [r7, #8]
 801adc8:	4a3c      	ldr	r2, [pc, #240]	@ (801aebc <USB_SetTurnaroundTime+0x120>)
 801adca:	4293      	cmp	r3, r2
 801adcc:	d306      	bcc.n	801addc <USB_SetTurnaroundTime+0x40>
 801adce:	68bb      	ldr	r3, [r7, #8]
 801add0:	4a3b      	ldr	r2, [pc, #236]	@ (801aec0 <USB_SetTurnaroundTime+0x124>)
 801add2:	4293      	cmp	r3, r2
 801add4:	d202      	bcs.n	801addc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 801add6:	230e      	movs	r3, #14
 801add8:	617b      	str	r3, [r7, #20]
 801adda:	e057      	b.n	801ae8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 801addc:	68bb      	ldr	r3, [r7, #8]
 801adde:	4a38      	ldr	r2, [pc, #224]	@ (801aec0 <USB_SetTurnaroundTime+0x124>)
 801ade0:	4293      	cmp	r3, r2
 801ade2:	d306      	bcc.n	801adf2 <USB_SetTurnaroundTime+0x56>
 801ade4:	68bb      	ldr	r3, [r7, #8]
 801ade6:	4a37      	ldr	r2, [pc, #220]	@ (801aec4 <USB_SetTurnaroundTime+0x128>)
 801ade8:	4293      	cmp	r3, r2
 801adea:	d202      	bcs.n	801adf2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 801adec:	230d      	movs	r3, #13
 801adee:	617b      	str	r3, [r7, #20]
 801adf0:	e04c      	b.n	801ae8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 801adf2:	68bb      	ldr	r3, [r7, #8]
 801adf4:	4a33      	ldr	r2, [pc, #204]	@ (801aec4 <USB_SetTurnaroundTime+0x128>)
 801adf6:	4293      	cmp	r3, r2
 801adf8:	d306      	bcc.n	801ae08 <USB_SetTurnaroundTime+0x6c>
 801adfa:	68bb      	ldr	r3, [r7, #8]
 801adfc:	4a32      	ldr	r2, [pc, #200]	@ (801aec8 <USB_SetTurnaroundTime+0x12c>)
 801adfe:	4293      	cmp	r3, r2
 801ae00:	d802      	bhi.n	801ae08 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 801ae02:	230c      	movs	r3, #12
 801ae04:	617b      	str	r3, [r7, #20]
 801ae06:	e041      	b.n	801ae8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 801ae08:	68bb      	ldr	r3, [r7, #8]
 801ae0a:	4a2f      	ldr	r2, [pc, #188]	@ (801aec8 <USB_SetTurnaroundTime+0x12c>)
 801ae0c:	4293      	cmp	r3, r2
 801ae0e:	d906      	bls.n	801ae1e <USB_SetTurnaroundTime+0x82>
 801ae10:	68bb      	ldr	r3, [r7, #8]
 801ae12:	4a2e      	ldr	r2, [pc, #184]	@ (801aecc <USB_SetTurnaroundTime+0x130>)
 801ae14:	4293      	cmp	r3, r2
 801ae16:	d802      	bhi.n	801ae1e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 801ae18:	230b      	movs	r3, #11
 801ae1a:	617b      	str	r3, [r7, #20]
 801ae1c:	e036      	b.n	801ae8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 801ae1e:	68bb      	ldr	r3, [r7, #8]
 801ae20:	4a2a      	ldr	r2, [pc, #168]	@ (801aecc <USB_SetTurnaroundTime+0x130>)
 801ae22:	4293      	cmp	r3, r2
 801ae24:	d906      	bls.n	801ae34 <USB_SetTurnaroundTime+0x98>
 801ae26:	68bb      	ldr	r3, [r7, #8]
 801ae28:	4a29      	ldr	r2, [pc, #164]	@ (801aed0 <USB_SetTurnaroundTime+0x134>)
 801ae2a:	4293      	cmp	r3, r2
 801ae2c:	d802      	bhi.n	801ae34 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 801ae2e:	230a      	movs	r3, #10
 801ae30:	617b      	str	r3, [r7, #20]
 801ae32:	e02b      	b.n	801ae8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 801ae34:	68bb      	ldr	r3, [r7, #8]
 801ae36:	4a26      	ldr	r2, [pc, #152]	@ (801aed0 <USB_SetTurnaroundTime+0x134>)
 801ae38:	4293      	cmp	r3, r2
 801ae3a:	d906      	bls.n	801ae4a <USB_SetTurnaroundTime+0xae>
 801ae3c:	68bb      	ldr	r3, [r7, #8]
 801ae3e:	4a25      	ldr	r2, [pc, #148]	@ (801aed4 <USB_SetTurnaroundTime+0x138>)
 801ae40:	4293      	cmp	r3, r2
 801ae42:	d202      	bcs.n	801ae4a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 801ae44:	2309      	movs	r3, #9
 801ae46:	617b      	str	r3, [r7, #20]
 801ae48:	e020      	b.n	801ae8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 801ae4a:	68bb      	ldr	r3, [r7, #8]
 801ae4c:	4a21      	ldr	r2, [pc, #132]	@ (801aed4 <USB_SetTurnaroundTime+0x138>)
 801ae4e:	4293      	cmp	r3, r2
 801ae50:	d306      	bcc.n	801ae60 <USB_SetTurnaroundTime+0xc4>
 801ae52:	68bb      	ldr	r3, [r7, #8]
 801ae54:	4a20      	ldr	r2, [pc, #128]	@ (801aed8 <USB_SetTurnaroundTime+0x13c>)
 801ae56:	4293      	cmp	r3, r2
 801ae58:	d802      	bhi.n	801ae60 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 801ae5a:	2308      	movs	r3, #8
 801ae5c:	617b      	str	r3, [r7, #20]
 801ae5e:	e015      	b.n	801ae8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 801ae60:	68bb      	ldr	r3, [r7, #8]
 801ae62:	4a1d      	ldr	r2, [pc, #116]	@ (801aed8 <USB_SetTurnaroundTime+0x13c>)
 801ae64:	4293      	cmp	r3, r2
 801ae66:	d906      	bls.n	801ae76 <USB_SetTurnaroundTime+0xda>
 801ae68:	68bb      	ldr	r3, [r7, #8]
 801ae6a:	4a1c      	ldr	r2, [pc, #112]	@ (801aedc <USB_SetTurnaroundTime+0x140>)
 801ae6c:	4293      	cmp	r3, r2
 801ae6e:	d202      	bcs.n	801ae76 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 801ae70:	2307      	movs	r3, #7
 801ae72:	617b      	str	r3, [r7, #20]
 801ae74:	e00a      	b.n	801ae8c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 801ae76:	2306      	movs	r3, #6
 801ae78:	617b      	str	r3, [r7, #20]
 801ae7a:	e007      	b.n	801ae8c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 801ae7c:	79fb      	ldrb	r3, [r7, #7]
 801ae7e:	2b00      	cmp	r3, #0
 801ae80:	d102      	bne.n	801ae88 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 801ae82:	2309      	movs	r3, #9
 801ae84:	617b      	str	r3, [r7, #20]
 801ae86:	e001      	b.n	801ae8c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 801ae88:	2309      	movs	r3, #9
 801ae8a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 801ae8c:	68fb      	ldr	r3, [r7, #12]
 801ae8e:	68db      	ldr	r3, [r3, #12]
 801ae90:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 801ae94:	68fb      	ldr	r3, [r7, #12]
 801ae96:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 801ae98:	68fb      	ldr	r3, [r7, #12]
 801ae9a:	68da      	ldr	r2, [r3, #12]
 801ae9c:	697b      	ldr	r3, [r7, #20]
 801ae9e:	029b      	lsls	r3, r3, #10
 801aea0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 801aea4:	431a      	orrs	r2, r3
 801aea6:	68fb      	ldr	r3, [r7, #12]
 801aea8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 801aeaa:	2300      	movs	r3, #0
}
 801aeac:	4618      	mov	r0, r3
 801aeae:	371c      	adds	r7, #28
 801aeb0:	46bd      	mov	sp, r7
 801aeb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aeb6:	4770      	bx	lr
 801aeb8:	00d8acbf 	.word	0x00d8acbf
 801aebc:	00e4e1c0 	.word	0x00e4e1c0
 801aec0:	00f42400 	.word	0x00f42400
 801aec4:	01067380 	.word	0x01067380
 801aec8:	011a499f 	.word	0x011a499f
 801aecc:	01312cff 	.word	0x01312cff
 801aed0:	014ca43f 	.word	0x014ca43f
 801aed4:	016e3600 	.word	0x016e3600
 801aed8:	01a6ab1f 	.word	0x01a6ab1f
 801aedc:	01e84800 	.word	0x01e84800

0801aee0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 801aee0:	b480      	push	{r7}
 801aee2:	b083      	sub	sp, #12
 801aee4:	af00      	add	r7, sp, #0
 801aee6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 801aee8:	687b      	ldr	r3, [r7, #4]
 801aeea:	689b      	ldr	r3, [r3, #8]
 801aeec:	f043 0201 	orr.w	r2, r3, #1
 801aef0:	687b      	ldr	r3, [r7, #4]
 801aef2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801aef4:	2300      	movs	r3, #0
}
 801aef6:	4618      	mov	r0, r3
 801aef8:	370c      	adds	r7, #12
 801aefa:	46bd      	mov	sp, r7
 801aefc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801af00:	4770      	bx	lr

0801af02 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 801af02:	b480      	push	{r7}
 801af04:	b083      	sub	sp, #12
 801af06:	af00      	add	r7, sp, #0
 801af08:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 801af0a:	687b      	ldr	r3, [r7, #4]
 801af0c:	689b      	ldr	r3, [r3, #8]
 801af0e:	f023 0201 	bic.w	r2, r3, #1
 801af12:	687b      	ldr	r3, [r7, #4]
 801af14:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801af16:	2300      	movs	r3, #0
}
 801af18:	4618      	mov	r0, r3
 801af1a:	370c      	adds	r7, #12
 801af1c:	46bd      	mov	sp, r7
 801af1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801af22:	4770      	bx	lr

0801af24 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 801af24:	b580      	push	{r7, lr}
 801af26:	b084      	sub	sp, #16
 801af28:	af00      	add	r7, sp, #0
 801af2a:	6078      	str	r0, [r7, #4]
 801af2c:	460b      	mov	r3, r1
 801af2e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 801af30:	2300      	movs	r3, #0
 801af32:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 801af34:	687b      	ldr	r3, [r7, #4]
 801af36:	68db      	ldr	r3, [r3, #12]
 801af38:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 801af3c:	687b      	ldr	r3, [r7, #4]
 801af3e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 801af40:	78fb      	ldrb	r3, [r7, #3]
 801af42:	2b01      	cmp	r3, #1
 801af44:	d115      	bne.n	801af72 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 801af46:	687b      	ldr	r3, [r7, #4]
 801af48:	68db      	ldr	r3, [r3, #12]
 801af4a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 801af4e:	687b      	ldr	r3, [r7, #4]
 801af50:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 801af52:	200a      	movs	r0, #10
 801af54:	f7f2 fba0 	bl	800d698 <HAL_Delay>
      ms += 10U;
 801af58:	68fb      	ldr	r3, [r7, #12]
 801af5a:	330a      	adds	r3, #10
 801af5c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 801af5e:	6878      	ldr	r0, [r7, #4]
 801af60:	f001 f93b 	bl	801c1da <USB_GetMode>
 801af64:	4603      	mov	r3, r0
 801af66:	2b01      	cmp	r3, #1
 801af68:	d01e      	beq.n	801afa8 <USB_SetCurrentMode+0x84>
 801af6a:	68fb      	ldr	r3, [r7, #12]
 801af6c:	2bc7      	cmp	r3, #199	@ 0xc7
 801af6e:	d9f0      	bls.n	801af52 <USB_SetCurrentMode+0x2e>
 801af70:	e01a      	b.n	801afa8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 801af72:	78fb      	ldrb	r3, [r7, #3]
 801af74:	2b00      	cmp	r3, #0
 801af76:	d115      	bne.n	801afa4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 801af78:	687b      	ldr	r3, [r7, #4]
 801af7a:	68db      	ldr	r3, [r3, #12]
 801af7c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 801af80:	687b      	ldr	r3, [r7, #4]
 801af82:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 801af84:	200a      	movs	r0, #10
 801af86:	f7f2 fb87 	bl	800d698 <HAL_Delay>
      ms += 10U;
 801af8a:	68fb      	ldr	r3, [r7, #12]
 801af8c:	330a      	adds	r3, #10
 801af8e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 801af90:	6878      	ldr	r0, [r7, #4]
 801af92:	f001 f922 	bl	801c1da <USB_GetMode>
 801af96:	4603      	mov	r3, r0
 801af98:	2b00      	cmp	r3, #0
 801af9a:	d005      	beq.n	801afa8 <USB_SetCurrentMode+0x84>
 801af9c:	68fb      	ldr	r3, [r7, #12]
 801af9e:	2bc7      	cmp	r3, #199	@ 0xc7
 801afa0:	d9f0      	bls.n	801af84 <USB_SetCurrentMode+0x60>
 801afa2:	e001      	b.n	801afa8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 801afa4:	2301      	movs	r3, #1
 801afa6:	e005      	b.n	801afb4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 801afa8:	68fb      	ldr	r3, [r7, #12]
 801afaa:	2bc8      	cmp	r3, #200	@ 0xc8
 801afac:	d101      	bne.n	801afb2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 801afae:	2301      	movs	r3, #1
 801afb0:	e000      	b.n	801afb4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 801afb2:	2300      	movs	r3, #0
}
 801afb4:	4618      	mov	r0, r3
 801afb6:	3710      	adds	r7, #16
 801afb8:	46bd      	mov	sp, r7
 801afba:	bd80      	pop	{r7, pc}

0801afbc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 801afbc:	b084      	sub	sp, #16
 801afbe:	b580      	push	{r7, lr}
 801afc0:	b086      	sub	sp, #24
 801afc2:	af00      	add	r7, sp, #0
 801afc4:	6078      	str	r0, [r7, #4]
 801afc6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 801afca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 801afce:	2300      	movs	r3, #0
 801afd0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801afd2:	687b      	ldr	r3, [r7, #4]
 801afd4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 801afd6:	2300      	movs	r3, #0
 801afd8:	613b      	str	r3, [r7, #16]
 801afda:	e009      	b.n	801aff0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 801afdc:	687a      	ldr	r2, [r7, #4]
 801afde:	693b      	ldr	r3, [r7, #16]
 801afe0:	3340      	adds	r3, #64	@ 0x40
 801afe2:	009b      	lsls	r3, r3, #2
 801afe4:	4413      	add	r3, r2
 801afe6:	2200      	movs	r2, #0
 801afe8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 801afea:	693b      	ldr	r3, [r7, #16]
 801afec:	3301      	adds	r3, #1
 801afee:	613b      	str	r3, [r7, #16]
 801aff0:	693b      	ldr	r3, [r7, #16]
 801aff2:	2b0e      	cmp	r3, #14
 801aff4:	d9f2      	bls.n	801afdc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 801aff6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801affa:	2b00      	cmp	r3, #0
 801affc:	d11c      	bne.n	801b038 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 801affe:	68fb      	ldr	r3, [r7, #12]
 801b000:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b004:	685b      	ldr	r3, [r3, #4]
 801b006:	68fa      	ldr	r2, [r7, #12]
 801b008:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801b00c:	f043 0302 	orr.w	r3, r3, #2
 801b010:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 801b012:	687b      	ldr	r3, [r7, #4]
 801b014:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801b016:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 801b01a:	687b      	ldr	r3, [r7, #4]
 801b01c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 801b01e:	687b      	ldr	r3, [r7, #4]
 801b020:	681b      	ldr	r3, [r3, #0]
 801b022:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801b026:	687b      	ldr	r3, [r7, #4]
 801b028:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 801b02a:	687b      	ldr	r3, [r7, #4]
 801b02c:	681b      	ldr	r3, [r3, #0]
 801b02e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 801b032:	687b      	ldr	r3, [r7, #4]
 801b034:	601a      	str	r2, [r3, #0]
 801b036:	e005      	b.n	801b044 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 801b038:	687b      	ldr	r3, [r7, #4]
 801b03a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801b03c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 801b040:	687b      	ldr	r3, [r7, #4]
 801b042:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 801b044:	68fb      	ldr	r3, [r7, #12]
 801b046:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801b04a:	461a      	mov	r2, r3
 801b04c:	2300      	movs	r3, #0
 801b04e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 801b050:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 801b054:	2b01      	cmp	r3, #1
 801b056:	d10d      	bne.n	801b074 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 801b058:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b05c:	2b00      	cmp	r3, #0
 801b05e:	d104      	bne.n	801b06a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 801b060:	2100      	movs	r1, #0
 801b062:	6878      	ldr	r0, [r7, #4]
 801b064:	f000 f968 	bl	801b338 <USB_SetDevSpeed>
 801b068:	e008      	b.n	801b07c <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 801b06a:	2101      	movs	r1, #1
 801b06c:	6878      	ldr	r0, [r7, #4]
 801b06e:	f000 f963 	bl	801b338 <USB_SetDevSpeed>
 801b072:	e003      	b.n	801b07c <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 801b074:	2103      	movs	r1, #3
 801b076:	6878      	ldr	r0, [r7, #4]
 801b078:	f000 f95e 	bl	801b338 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 801b07c:	2110      	movs	r1, #16
 801b07e:	6878      	ldr	r0, [r7, #4]
 801b080:	f000 f8fa 	bl	801b278 <USB_FlushTxFifo>
 801b084:	4603      	mov	r3, r0
 801b086:	2b00      	cmp	r3, #0
 801b088:	d001      	beq.n	801b08e <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 801b08a:	2301      	movs	r3, #1
 801b08c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 801b08e:	6878      	ldr	r0, [r7, #4]
 801b090:	f000 f924 	bl	801b2dc <USB_FlushRxFifo>
 801b094:	4603      	mov	r3, r0
 801b096:	2b00      	cmp	r3, #0
 801b098:	d001      	beq.n	801b09e <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 801b09a:	2301      	movs	r3, #1
 801b09c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 801b09e:	68fb      	ldr	r3, [r7, #12]
 801b0a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b0a4:	461a      	mov	r2, r3
 801b0a6:	2300      	movs	r3, #0
 801b0a8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 801b0aa:	68fb      	ldr	r3, [r7, #12]
 801b0ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b0b0:	461a      	mov	r2, r3
 801b0b2:	2300      	movs	r3, #0
 801b0b4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 801b0b6:	68fb      	ldr	r3, [r7, #12]
 801b0b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b0bc:	461a      	mov	r2, r3
 801b0be:	2300      	movs	r3, #0
 801b0c0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 801b0c2:	2300      	movs	r3, #0
 801b0c4:	613b      	str	r3, [r7, #16]
 801b0c6:	e043      	b.n	801b150 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801b0c8:	693b      	ldr	r3, [r7, #16]
 801b0ca:	015a      	lsls	r2, r3, #5
 801b0cc:	68fb      	ldr	r3, [r7, #12]
 801b0ce:	4413      	add	r3, r2
 801b0d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b0d4:	681b      	ldr	r3, [r3, #0]
 801b0d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801b0da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801b0de:	d118      	bne.n	801b112 <USB_DevInit+0x156>
    {
      if (i == 0U)
 801b0e0:	693b      	ldr	r3, [r7, #16]
 801b0e2:	2b00      	cmp	r3, #0
 801b0e4:	d10a      	bne.n	801b0fc <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 801b0e6:	693b      	ldr	r3, [r7, #16]
 801b0e8:	015a      	lsls	r2, r3, #5
 801b0ea:	68fb      	ldr	r3, [r7, #12]
 801b0ec:	4413      	add	r3, r2
 801b0ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b0f2:	461a      	mov	r2, r3
 801b0f4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 801b0f8:	6013      	str	r3, [r2, #0]
 801b0fa:	e013      	b.n	801b124 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 801b0fc:	693b      	ldr	r3, [r7, #16]
 801b0fe:	015a      	lsls	r2, r3, #5
 801b100:	68fb      	ldr	r3, [r7, #12]
 801b102:	4413      	add	r3, r2
 801b104:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b108:	461a      	mov	r2, r3
 801b10a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 801b10e:	6013      	str	r3, [r2, #0]
 801b110:	e008      	b.n	801b124 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 801b112:	693b      	ldr	r3, [r7, #16]
 801b114:	015a      	lsls	r2, r3, #5
 801b116:	68fb      	ldr	r3, [r7, #12]
 801b118:	4413      	add	r3, r2
 801b11a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b11e:	461a      	mov	r2, r3
 801b120:	2300      	movs	r3, #0
 801b122:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 801b124:	693b      	ldr	r3, [r7, #16]
 801b126:	015a      	lsls	r2, r3, #5
 801b128:	68fb      	ldr	r3, [r7, #12]
 801b12a:	4413      	add	r3, r2
 801b12c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b130:	461a      	mov	r2, r3
 801b132:	2300      	movs	r3, #0
 801b134:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 801b136:	693b      	ldr	r3, [r7, #16]
 801b138:	015a      	lsls	r2, r3, #5
 801b13a:	68fb      	ldr	r3, [r7, #12]
 801b13c:	4413      	add	r3, r2
 801b13e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b142:	461a      	mov	r2, r3
 801b144:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 801b148:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 801b14a:	693b      	ldr	r3, [r7, #16]
 801b14c:	3301      	adds	r3, #1
 801b14e:	613b      	str	r3, [r7, #16]
 801b150:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801b154:	461a      	mov	r2, r3
 801b156:	693b      	ldr	r3, [r7, #16]
 801b158:	4293      	cmp	r3, r2
 801b15a:	d3b5      	bcc.n	801b0c8 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 801b15c:	2300      	movs	r3, #0
 801b15e:	613b      	str	r3, [r7, #16]
 801b160:	e043      	b.n	801b1ea <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801b162:	693b      	ldr	r3, [r7, #16]
 801b164:	015a      	lsls	r2, r3, #5
 801b166:	68fb      	ldr	r3, [r7, #12]
 801b168:	4413      	add	r3, r2
 801b16a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b16e:	681b      	ldr	r3, [r3, #0]
 801b170:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801b174:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801b178:	d118      	bne.n	801b1ac <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 801b17a:	693b      	ldr	r3, [r7, #16]
 801b17c:	2b00      	cmp	r3, #0
 801b17e:	d10a      	bne.n	801b196 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 801b180:	693b      	ldr	r3, [r7, #16]
 801b182:	015a      	lsls	r2, r3, #5
 801b184:	68fb      	ldr	r3, [r7, #12]
 801b186:	4413      	add	r3, r2
 801b188:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b18c:	461a      	mov	r2, r3
 801b18e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 801b192:	6013      	str	r3, [r2, #0]
 801b194:	e013      	b.n	801b1be <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 801b196:	693b      	ldr	r3, [r7, #16]
 801b198:	015a      	lsls	r2, r3, #5
 801b19a:	68fb      	ldr	r3, [r7, #12]
 801b19c:	4413      	add	r3, r2
 801b19e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b1a2:	461a      	mov	r2, r3
 801b1a4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 801b1a8:	6013      	str	r3, [r2, #0]
 801b1aa:	e008      	b.n	801b1be <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 801b1ac:	693b      	ldr	r3, [r7, #16]
 801b1ae:	015a      	lsls	r2, r3, #5
 801b1b0:	68fb      	ldr	r3, [r7, #12]
 801b1b2:	4413      	add	r3, r2
 801b1b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b1b8:	461a      	mov	r2, r3
 801b1ba:	2300      	movs	r3, #0
 801b1bc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 801b1be:	693b      	ldr	r3, [r7, #16]
 801b1c0:	015a      	lsls	r2, r3, #5
 801b1c2:	68fb      	ldr	r3, [r7, #12]
 801b1c4:	4413      	add	r3, r2
 801b1c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b1ca:	461a      	mov	r2, r3
 801b1cc:	2300      	movs	r3, #0
 801b1ce:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 801b1d0:	693b      	ldr	r3, [r7, #16]
 801b1d2:	015a      	lsls	r2, r3, #5
 801b1d4:	68fb      	ldr	r3, [r7, #12]
 801b1d6:	4413      	add	r3, r2
 801b1d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b1dc:	461a      	mov	r2, r3
 801b1de:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 801b1e2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 801b1e4:	693b      	ldr	r3, [r7, #16]
 801b1e6:	3301      	adds	r3, #1
 801b1e8:	613b      	str	r3, [r7, #16]
 801b1ea:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801b1ee:	461a      	mov	r2, r3
 801b1f0:	693b      	ldr	r3, [r7, #16]
 801b1f2:	4293      	cmp	r3, r2
 801b1f4:	d3b5      	bcc.n	801b162 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 801b1f6:	68fb      	ldr	r3, [r7, #12]
 801b1f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b1fc:	691b      	ldr	r3, [r3, #16]
 801b1fe:	68fa      	ldr	r2, [r7, #12]
 801b200:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801b204:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801b208:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 801b20a:	687b      	ldr	r3, [r7, #4]
 801b20c:	2200      	movs	r2, #0
 801b20e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 801b210:	687b      	ldr	r3, [r7, #4]
 801b212:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 801b216:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 801b218:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801b21c:	2b00      	cmp	r3, #0
 801b21e:	d105      	bne.n	801b22c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 801b220:	687b      	ldr	r3, [r7, #4]
 801b222:	699b      	ldr	r3, [r3, #24]
 801b224:	f043 0210 	orr.w	r2, r3, #16
 801b228:	687b      	ldr	r3, [r7, #4]
 801b22a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 801b22c:	687b      	ldr	r3, [r7, #4]
 801b22e:	699a      	ldr	r2, [r3, #24]
 801b230:	4b0f      	ldr	r3, [pc, #60]	@ (801b270 <USB_DevInit+0x2b4>)
 801b232:	4313      	orrs	r3, r2
 801b234:	687a      	ldr	r2, [r7, #4]
 801b236:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 801b238:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 801b23c:	2b00      	cmp	r3, #0
 801b23e:	d005      	beq.n	801b24c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 801b240:	687b      	ldr	r3, [r7, #4]
 801b242:	699b      	ldr	r3, [r3, #24]
 801b244:	f043 0208 	orr.w	r2, r3, #8
 801b248:	687b      	ldr	r3, [r7, #4]
 801b24a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 801b24c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801b250:	2b01      	cmp	r3, #1
 801b252:	d105      	bne.n	801b260 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 801b254:	687b      	ldr	r3, [r7, #4]
 801b256:	699a      	ldr	r2, [r3, #24]
 801b258:	4b06      	ldr	r3, [pc, #24]	@ (801b274 <USB_DevInit+0x2b8>)
 801b25a:	4313      	orrs	r3, r2
 801b25c:	687a      	ldr	r2, [r7, #4]
 801b25e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 801b260:	7dfb      	ldrb	r3, [r7, #23]
}
 801b262:	4618      	mov	r0, r3
 801b264:	3718      	adds	r7, #24
 801b266:	46bd      	mov	sp, r7
 801b268:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801b26c:	b004      	add	sp, #16
 801b26e:	4770      	bx	lr
 801b270:	803c3800 	.word	0x803c3800
 801b274:	40000004 	.word	0x40000004

0801b278 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 801b278:	b480      	push	{r7}
 801b27a:	b085      	sub	sp, #20
 801b27c:	af00      	add	r7, sp, #0
 801b27e:	6078      	str	r0, [r7, #4]
 801b280:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 801b282:	2300      	movs	r3, #0
 801b284:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801b286:	68fb      	ldr	r3, [r7, #12]
 801b288:	3301      	adds	r3, #1
 801b28a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801b28c:	68fb      	ldr	r3, [r7, #12]
 801b28e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801b292:	d901      	bls.n	801b298 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 801b294:	2303      	movs	r3, #3
 801b296:	e01b      	b.n	801b2d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801b298:	687b      	ldr	r3, [r7, #4]
 801b29a:	691b      	ldr	r3, [r3, #16]
 801b29c:	2b00      	cmp	r3, #0
 801b29e:	daf2      	bge.n	801b286 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 801b2a0:	2300      	movs	r3, #0
 801b2a2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 801b2a4:	683b      	ldr	r3, [r7, #0]
 801b2a6:	019b      	lsls	r3, r3, #6
 801b2a8:	f043 0220 	orr.w	r2, r3, #32
 801b2ac:	687b      	ldr	r3, [r7, #4]
 801b2ae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801b2b0:	68fb      	ldr	r3, [r7, #12]
 801b2b2:	3301      	adds	r3, #1
 801b2b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801b2b6:	68fb      	ldr	r3, [r7, #12]
 801b2b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801b2bc:	d901      	bls.n	801b2c2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 801b2be:	2303      	movs	r3, #3
 801b2c0:	e006      	b.n	801b2d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 801b2c2:	687b      	ldr	r3, [r7, #4]
 801b2c4:	691b      	ldr	r3, [r3, #16]
 801b2c6:	f003 0320 	and.w	r3, r3, #32
 801b2ca:	2b20      	cmp	r3, #32
 801b2cc:	d0f0      	beq.n	801b2b0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 801b2ce:	2300      	movs	r3, #0
}
 801b2d0:	4618      	mov	r0, r3
 801b2d2:	3714      	adds	r7, #20
 801b2d4:	46bd      	mov	sp, r7
 801b2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b2da:	4770      	bx	lr

0801b2dc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 801b2dc:	b480      	push	{r7}
 801b2de:	b085      	sub	sp, #20
 801b2e0:	af00      	add	r7, sp, #0
 801b2e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801b2e4:	2300      	movs	r3, #0
 801b2e6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801b2e8:	68fb      	ldr	r3, [r7, #12]
 801b2ea:	3301      	adds	r3, #1
 801b2ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801b2ee:	68fb      	ldr	r3, [r7, #12]
 801b2f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801b2f4:	d901      	bls.n	801b2fa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 801b2f6:	2303      	movs	r3, #3
 801b2f8:	e018      	b.n	801b32c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801b2fa:	687b      	ldr	r3, [r7, #4]
 801b2fc:	691b      	ldr	r3, [r3, #16]
 801b2fe:	2b00      	cmp	r3, #0
 801b300:	daf2      	bge.n	801b2e8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 801b302:	2300      	movs	r3, #0
 801b304:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 801b306:	687b      	ldr	r3, [r7, #4]
 801b308:	2210      	movs	r2, #16
 801b30a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801b30c:	68fb      	ldr	r3, [r7, #12]
 801b30e:	3301      	adds	r3, #1
 801b310:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801b312:	68fb      	ldr	r3, [r7, #12]
 801b314:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801b318:	d901      	bls.n	801b31e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 801b31a:	2303      	movs	r3, #3
 801b31c:	e006      	b.n	801b32c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 801b31e:	687b      	ldr	r3, [r7, #4]
 801b320:	691b      	ldr	r3, [r3, #16]
 801b322:	f003 0310 	and.w	r3, r3, #16
 801b326:	2b10      	cmp	r3, #16
 801b328:	d0f0      	beq.n	801b30c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 801b32a:	2300      	movs	r3, #0
}
 801b32c:	4618      	mov	r0, r3
 801b32e:	3714      	adds	r7, #20
 801b330:	46bd      	mov	sp, r7
 801b332:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b336:	4770      	bx	lr

0801b338 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 801b338:	b480      	push	{r7}
 801b33a:	b085      	sub	sp, #20
 801b33c:	af00      	add	r7, sp, #0
 801b33e:	6078      	str	r0, [r7, #4]
 801b340:	460b      	mov	r3, r1
 801b342:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801b344:	687b      	ldr	r3, [r7, #4]
 801b346:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 801b348:	68fb      	ldr	r3, [r7, #12]
 801b34a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b34e:	681a      	ldr	r2, [r3, #0]
 801b350:	78fb      	ldrb	r3, [r7, #3]
 801b352:	68f9      	ldr	r1, [r7, #12]
 801b354:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801b358:	4313      	orrs	r3, r2
 801b35a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 801b35c:	2300      	movs	r3, #0
}
 801b35e:	4618      	mov	r0, r3
 801b360:	3714      	adds	r7, #20
 801b362:	46bd      	mov	sp, r7
 801b364:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b368:	4770      	bx	lr

0801b36a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 801b36a:	b480      	push	{r7}
 801b36c:	b087      	sub	sp, #28
 801b36e:	af00      	add	r7, sp, #0
 801b370:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801b372:	687b      	ldr	r3, [r7, #4]
 801b374:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 801b376:	693b      	ldr	r3, [r7, #16]
 801b378:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b37c:	689b      	ldr	r3, [r3, #8]
 801b37e:	f003 0306 	and.w	r3, r3, #6
 801b382:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 801b384:	68fb      	ldr	r3, [r7, #12]
 801b386:	2b00      	cmp	r3, #0
 801b388:	d102      	bne.n	801b390 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 801b38a:	2300      	movs	r3, #0
 801b38c:	75fb      	strb	r3, [r7, #23]
 801b38e:	e00a      	b.n	801b3a6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 801b390:	68fb      	ldr	r3, [r7, #12]
 801b392:	2b02      	cmp	r3, #2
 801b394:	d002      	beq.n	801b39c <USB_GetDevSpeed+0x32>
 801b396:	68fb      	ldr	r3, [r7, #12]
 801b398:	2b06      	cmp	r3, #6
 801b39a:	d102      	bne.n	801b3a2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 801b39c:	2302      	movs	r3, #2
 801b39e:	75fb      	strb	r3, [r7, #23]
 801b3a0:	e001      	b.n	801b3a6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 801b3a2:	230f      	movs	r3, #15
 801b3a4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 801b3a6:	7dfb      	ldrb	r3, [r7, #23]
}
 801b3a8:	4618      	mov	r0, r3
 801b3aa:	371c      	adds	r7, #28
 801b3ac:	46bd      	mov	sp, r7
 801b3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b3b2:	4770      	bx	lr

0801b3b4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 801b3b4:	b480      	push	{r7}
 801b3b6:	b085      	sub	sp, #20
 801b3b8:	af00      	add	r7, sp, #0
 801b3ba:	6078      	str	r0, [r7, #4]
 801b3bc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801b3be:	687b      	ldr	r3, [r7, #4]
 801b3c0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801b3c2:	683b      	ldr	r3, [r7, #0]
 801b3c4:	781b      	ldrb	r3, [r3, #0]
 801b3c6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 801b3c8:	683b      	ldr	r3, [r7, #0]
 801b3ca:	785b      	ldrb	r3, [r3, #1]
 801b3cc:	2b01      	cmp	r3, #1
 801b3ce:	d139      	bne.n	801b444 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 801b3d0:	68fb      	ldr	r3, [r7, #12]
 801b3d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b3d6:	69da      	ldr	r2, [r3, #28]
 801b3d8:	683b      	ldr	r3, [r7, #0]
 801b3da:	781b      	ldrb	r3, [r3, #0]
 801b3dc:	f003 030f 	and.w	r3, r3, #15
 801b3e0:	2101      	movs	r1, #1
 801b3e2:	fa01 f303 	lsl.w	r3, r1, r3
 801b3e6:	b29b      	uxth	r3, r3
 801b3e8:	68f9      	ldr	r1, [r7, #12]
 801b3ea:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801b3ee:	4313      	orrs	r3, r2
 801b3f0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 801b3f2:	68bb      	ldr	r3, [r7, #8]
 801b3f4:	015a      	lsls	r2, r3, #5
 801b3f6:	68fb      	ldr	r3, [r7, #12]
 801b3f8:	4413      	add	r3, r2
 801b3fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b3fe:	681b      	ldr	r3, [r3, #0]
 801b400:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801b404:	2b00      	cmp	r3, #0
 801b406:	d153      	bne.n	801b4b0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 801b408:	68bb      	ldr	r3, [r7, #8]
 801b40a:	015a      	lsls	r2, r3, #5
 801b40c:	68fb      	ldr	r3, [r7, #12]
 801b40e:	4413      	add	r3, r2
 801b410:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b414:	681a      	ldr	r2, [r3, #0]
 801b416:	683b      	ldr	r3, [r7, #0]
 801b418:	689b      	ldr	r3, [r3, #8]
 801b41a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 801b41e:	683b      	ldr	r3, [r7, #0]
 801b420:	791b      	ldrb	r3, [r3, #4]
 801b422:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 801b424:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 801b426:	68bb      	ldr	r3, [r7, #8]
 801b428:	059b      	lsls	r3, r3, #22
 801b42a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 801b42c:	431a      	orrs	r2, r3
 801b42e:	68bb      	ldr	r3, [r7, #8]
 801b430:	0159      	lsls	r1, r3, #5
 801b432:	68fb      	ldr	r3, [r7, #12]
 801b434:	440b      	add	r3, r1
 801b436:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b43a:	4619      	mov	r1, r3
 801b43c:	4b20      	ldr	r3, [pc, #128]	@ (801b4c0 <USB_ActivateEndpoint+0x10c>)
 801b43e:	4313      	orrs	r3, r2
 801b440:	600b      	str	r3, [r1, #0]
 801b442:	e035      	b.n	801b4b0 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 801b444:	68fb      	ldr	r3, [r7, #12]
 801b446:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b44a:	69da      	ldr	r2, [r3, #28]
 801b44c:	683b      	ldr	r3, [r7, #0]
 801b44e:	781b      	ldrb	r3, [r3, #0]
 801b450:	f003 030f 	and.w	r3, r3, #15
 801b454:	2101      	movs	r1, #1
 801b456:	fa01 f303 	lsl.w	r3, r1, r3
 801b45a:	041b      	lsls	r3, r3, #16
 801b45c:	68f9      	ldr	r1, [r7, #12]
 801b45e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801b462:	4313      	orrs	r3, r2
 801b464:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 801b466:	68bb      	ldr	r3, [r7, #8]
 801b468:	015a      	lsls	r2, r3, #5
 801b46a:	68fb      	ldr	r3, [r7, #12]
 801b46c:	4413      	add	r3, r2
 801b46e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b472:	681b      	ldr	r3, [r3, #0]
 801b474:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801b478:	2b00      	cmp	r3, #0
 801b47a:	d119      	bne.n	801b4b0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 801b47c:	68bb      	ldr	r3, [r7, #8]
 801b47e:	015a      	lsls	r2, r3, #5
 801b480:	68fb      	ldr	r3, [r7, #12]
 801b482:	4413      	add	r3, r2
 801b484:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b488:	681a      	ldr	r2, [r3, #0]
 801b48a:	683b      	ldr	r3, [r7, #0]
 801b48c:	689b      	ldr	r3, [r3, #8]
 801b48e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 801b492:	683b      	ldr	r3, [r7, #0]
 801b494:	791b      	ldrb	r3, [r3, #4]
 801b496:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 801b498:	430b      	orrs	r3, r1
 801b49a:	431a      	orrs	r2, r3
 801b49c:	68bb      	ldr	r3, [r7, #8]
 801b49e:	0159      	lsls	r1, r3, #5
 801b4a0:	68fb      	ldr	r3, [r7, #12]
 801b4a2:	440b      	add	r3, r1
 801b4a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b4a8:	4619      	mov	r1, r3
 801b4aa:	4b05      	ldr	r3, [pc, #20]	@ (801b4c0 <USB_ActivateEndpoint+0x10c>)
 801b4ac:	4313      	orrs	r3, r2
 801b4ae:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 801b4b0:	2300      	movs	r3, #0
}
 801b4b2:	4618      	mov	r0, r3
 801b4b4:	3714      	adds	r7, #20
 801b4b6:	46bd      	mov	sp, r7
 801b4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b4bc:	4770      	bx	lr
 801b4be:	bf00      	nop
 801b4c0:	10008000 	.word	0x10008000

0801b4c4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 801b4c4:	b480      	push	{r7}
 801b4c6:	b085      	sub	sp, #20
 801b4c8:	af00      	add	r7, sp, #0
 801b4ca:	6078      	str	r0, [r7, #4]
 801b4cc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801b4ce:	687b      	ldr	r3, [r7, #4]
 801b4d0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801b4d2:	683b      	ldr	r3, [r7, #0]
 801b4d4:	781b      	ldrb	r3, [r3, #0]
 801b4d6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 801b4d8:	683b      	ldr	r3, [r7, #0]
 801b4da:	785b      	ldrb	r3, [r3, #1]
 801b4dc:	2b01      	cmp	r3, #1
 801b4de:	d161      	bne.n	801b5a4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801b4e0:	68bb      	ldr	r3, [r7, #8]
 801b4e2:	015a      	lsls	r2, r3, #5
 801b4e4:	68fb      	ldr	r3, [r7, #12]
 801b4e6:	4413      	add	r3, r2
 801b4e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b4ec:	681b      	ldr	r3, [r3, #0]
 801b4ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801b4f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801b4f6:	d11f      	bne.n	801b538 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 801b4f8:	68bb      	ldr	r3, [r7, #8]
 801b4fa:	015a      	lsls	r2, r3, #5
 801b4fc:	68fb      	ldr	r3, [r7, #12]
 801b4fe:	4413      	add	r3, r2
 801b500:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b504:	681b      	ldr	r3, [r3, #0]
 801b506:	68ba      	ldr	r2, [r7, #8]
 801b508:	0151      	lsls	r1, r2, #5
 801b50a:	68fa      	ldr	r2, [r7, #12]
 801b50c:	440a      	add	r2, r1
 801b50e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b512:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801b516:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 801b518:	68bb      	ldr	r3, [r7, #8]
 801b51a:	015a      	lsls	r2, r3, #5
 801b51c:	68fb      	ldr	r3, [r7, #12]
 801b51e:	4413      	add	r3, r2
 801b520:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b524:	681b      	ldr	r3, [r3, #0]
 801b526:	68ba      	ldr	r2, [r7, #8]
 801b528:	0151      	lsls	r1, r2, #5
 801b52a:	68fa      	ldr	r2, [r7, #12]
 801b52c:	440a      	add	r2, r1
 801b52e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b532:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801b536:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 801b538:	68fb      	ldr	r3, [r7, #12]
 801b53a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b53e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801b540:	683b      	ldr	r3, [r7, #0]
 801b542:	781b      	ldrb	r3, [r3, #0]
 801b544:	f003 030f 	and.w	r3, r3, #15
 801b548:	2101      	movs	r1, #1
 801b54a:	fa01 f303 	lsl.w	r3, r1, r3
 801b54e:	b29b      	uxth	r3, r3
 801b550:	43db      	mvns	r3, r3
 801b552:	68f9      	ldr	r1, [r7, #12]
 801b554:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801b558:	4013      	ands	r3, r2
 801b55a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 801b55c:	68fb      	ldr	r3, [r7, #12]
 801b55e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b562:	69da      	ldr	r2, [r3, #28]
 801b564:	683b      	ldr	r3, [r7, #0]
 801b566:	781b      	ldrb	r3, [r3, #0]
 801b568:	f003 030f 	and.w	r3, r3, #15
 801b56c:	2101      	movs	r1, #1
 801b56e:	fa01 f303 	lsl.w	r3, r1, r3
 801b572:	b29b      	uxth	r3, r3
 801b574:	43db      	mvns	r3, r3
 801b576:	68f9      	ldr	r1, [r7, #12]
 801b578:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801b57c:	4013      	ands	r3, r2
 801b57e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 801b580:	68bb      	ldr	r3, [r7, #8]
 801b582:	015a      	lsls	r2, r3, #5
 801b584:	68fb      	ldr	r3, [r7, #12]
 801b586:	4413      	add	r3, r2
 801b588:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b58c:	681a      	ldr	r2, [r3, #0]
 801b58e:	68bb      	ldr	r3, [r7, #8]
 801b590:	0159      	lsls	r1, r3, #5
 801b592:	68fb      	ldr	r3, [r7, #12]
 801b594:	440b      	add	r3, r1
 801b596:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b59a:	4619      	mov	r1, r3
 801b59c:	4b35      	ldr	r3, [pc, #212]	@ (801b674 <USB_DeactivateEndpoint+0x1b0>)
 801b59e:	4013      	ands	r3, r2
 801b5a0:	600b      	str	r3, [r1, #0]
 801b5a2:	e060      	b.n	801b666 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801b5a4:	68bb      	ldr	r3, [r7, #8]
 801b5a6:	015a      	lsls	r2, r3, #5
 801b5a8:	68fb      	ldr	r3, [r7, #12]
 801b5aa:	4413      	add	r3, r2
 801b5ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b5b0:	681b      	ldr	r3, [r3, #0]
 801b5b2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801b5b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801b5ba:	d11f      	bne.n	801b5fc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 801b5bc:	68bb      	ldr	r3, [r7, #8]
 801b5be:	015a      	lsls	r2, r3, #5
 801b5c0:	68fb      	ldr	r3, [r7, #12]
 801b5c2:	4413      	add	r3, r2
 801b5c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b5c8:	681b      	ldr	r3, [r3, #0]
 801b5ca:	68ba      	ldr	r2, [r7, #8]
 801b5cc:	0151      	lsls	r1, r2, #5
 801b5ce:	68fa      	ldr	r2, [r7, #12]
 801b5d0:	440a      	add	r2, r1
 801b5d2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801b5d6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801b5da:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 801b5dc:	68bb      	ldr	r3, [r7, #8]
 801b5de:	015a      	lsls	r2, r3, #5
 801b5e0:	68fb      	ldr	r3, [r7, #12]
 801b5e2:	4413      	add	r3, r2
 801b5e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b5e8:	681b      	ldr	r3, [r3, #0]
 801b5ea:	68ba      	ldr	r2, [r7, #8]
 801b5ec:	0151      	lsls	r1, r2, #5
 801b5ee:	68fa      	ldr	r2, [r7, #12]
 801b5f0:	440a      	add	r2, r1
 801b5f2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801b5f6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801b5fa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 801b5fc:	68fb      	ldr	r3, [r7, #12]
 801b5fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b602:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801b604:	683b      	ldr	r3, [r7, #0]
 801b606:	781b      	ldrb	r3, [r3, #0]
 801b608:	f003 030f 	and.w	r3, r3, #15
 801b60c:	2101      	movs	r1, #1
 801b60e:	fa01 f303 	lsl.w	r3, r1, r3
 801b612:	041b      	lsls	r3, r3, #16
 801b614:	43db      	mvns	r3, r3
 801b616:	68f9      	ldr	r1, [r7, #12]
 801b618:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801b61c:	4013      	ands	r3, r2
 801b61e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 801b620:	68fb      	ldr	r3, [r7, #12]
 801b622:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b626:	69da      	ldr	r2, [r3, #28]
 801b628:	683b      	ldr	r3, [r7, #0]
 801b62a:	781b      	ldrb	r3, [r3, #0]
 801b62c:	f003 030f 	and.w	r3, r3, #15
 801b630:	2101      	movs	r1, #1
 801b632:	fa01 f303 	lsl.w	r3, r1, r3
 801b636:	041b      	lsls	r3, r3, #16
 801b638:	43db      	mvns	r3, r3
 801b63a:	68f9      	ldr	r1, [r7, #12]
 801b63c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801b640:	4013      	ands	r3, r2
 801b642:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 801b644:	68bb      	ldr	r3, [r7, #8]
 801b646:	015a      	lsls	r2, r3, #5
 801b648:	68fb      	ldr	r3, [r7, #12]
 801b64a:	4413      	add	r3, r2
 801b64c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b650:	681a      	ldr	r2, [r3, #0]
 801b652:	68bb      	ldr	r3, [r7, #8]
 801b654:	0159      	lsls	r1, r3, #5
 801b656:	68fb      	ldr	r3, [r7, #12]
 801b658:	440b      	add	r3, r1
 801b65a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b65e:	4619      	mov	r1, r3
 801b660:	4b05      	ldr	r3, [pc, #20]	@ (801b678 <USB_DeactivateEndpoint+0x1b4>)
 801b662:	4013      	ands	r3, r2
 801b664:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 801b666:	2300      	movs	r3, #0
}
 801b668:	4618      	mov	r0, r3
 801b66a:	3714      	adds	r7, #20
 801b66c:	46bd      	mov	sp, r7
 801b66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b672:	4770      	bx	lr
 801b674:	ec337800 	.word	0xec337800
 801b678:	eff37800 	.word	0xeff37800

0801b67c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 801b67c:	b580      	push	{r7, lr}
 801b67e:	b08a      	sub	sp, #40	@ 0x28
 801b680:	af02      	add	r7, sp, #8
 801b682:	60f8      	str	r0, [r7, #12]
 801b684:	60b9      	str	r1, [r7, #8]
 801b686:	4613      	mov	r3, r2
 801b688:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801b68a:	68fb      	ldr	r3, [r7, #12]
 801b68c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 801b68e:	68bb      	ldr	r3, [r7, #8]
 801b690:	781b      	ldrb	r3, [r3, #0]
 801b692:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 801b694:	68bb      	ldr	r3, [r7, #8]
 801b696:	785b      	ldrb	r3, [r3, #1]
 801b698:	2b01      	cmp	r3, #1
 801b69a:	f040 8181 	bne.w	801b9a0 <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 801b69e:	68bb      	ldr	r3, [r7, #8]
 801b6a0:	691b      	ldr	r3, [r3, #16]
 801b6a2:	2b00      	cmp	r3, #0
 801b6a4:	d132      	bne.n	801b70c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801b6a6:	69bb      	ldr	r3, [r7, #24]
 801b6a8:	015a      	lsls	r2, r3, #5
 801b6aa:	69fb      	ldr	r3, [r7, #28]
 801b6ac:	4413      	add	r3, r2
 801b6ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b6b2:	691a      	ldr	r2, [r3, #16]
 801b6b4:	69bb      	ldr	r3, [r7, #24]
 801b6b6:	0159      	lsls	r1, r3, #5
 801b6b8:	69fb      	ldr	r3, [r7, #28]
 801b6ba:	440b      	add	r3, r1
 801b6bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b6c0:	4619      	mov	r1, r3
 801b6c2:	4ba5      	ldr	r3, [pc, #660]	@ (801b958 <USB_EPStartXfer+0x2dc>)
 801b6c4:	4013      	ands	r3, r2
 801b6c6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 801b6c8:	69bb      	ldr	r3, [r7, #24]
 801b6ca:	015a      	lsls	r2, r3, #5
 801b6cc:	69fb      	ldr	r3, [r7, #28]
 801b6ce:	4413      	add	r3, r2
 801b6d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b6d4:	691b      	ldr	r3, [r3, #16]
 801b6d6:	69ba      	ldr	r2, [r7, #24]
 801b6d8:	0151      	lsls	r1, r2, #5
 801b6da:	69fa      	ldr	r2, [r7, #28]
 801b6dc:	440a      	add	r2, r1
 801b6de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b6e2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801b6e6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801b6e8:	69bb      	ldr	r3, [r7, #24]
 801b6ea:	015a      	lsls	r2, r3, #5
 801b6ec:	69fb      	ldr	r3, [r7, #28]
 801b6ee:	4413      	add	r3, r2
 801b6f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b6f4:	691a      	ldr	r2, [r3, #16]
 801b6f6:	69bb      	ldr	r3, [r7, #24]
 801b6f8:	0159      	lsls	r1, r3, #5
 801b6fa:	69fb      	ldr	r3, [r7, #28]
 801b6fc:	440b      	add	r3, r1
 801b6fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b702:	4619      	mov	r1, r3
 801b704:	4b95      	ldr	r3, [pc, #596]	@ (801b95c <USB_EPStartXfer+0x2e0>)
 801b706:	4013      	ands	r3, r2
 801b708:	610b      	str	r3, [r1, #16]
 801b70a:	e092      	b.n	801b832 <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801b70c:	69bb      	ldr	r3, [r7, #24]
 801b70e:	015a      	lsls	r2, r3, #5
 801b710:	69fb      	ldr	r3, [r7, #28]
 801b712:	4413      	add	r3, r2
 801b714:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b718:	691a      	ldr	r2, [r3, #16]
 801b71a:	69bb      	ldr	r3, [r7, #24]
 801b71c:	0159      	lsls	r1, r3, #5
 801b71e:	69fb      	ldr	r3, [r7, #28]
 801b720:	440b      	add	r3, r1
 801b722:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b726:	4619      	mov	r1, r3
 801b728:	4b8c      	ldr	r3, [pc, #560]	@ (801b95c <USB_EPStartXfer+0x2e0>)
 801b72a:	4013      	ands	r3, r2
 801b72c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801b72e:	69bb      	ldr	r3, [r7, #24]
 801b730:	015a      	lsls	r2, r3, #5
 801b732:	69fb      	ldr	r3, [r7, #28]
 801b734:	4413      	add	r3, r2
 801b736:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b73a:	691a      	ldr	r2, [r3, #16]
 801b73c:	69bb      	ldr	r3, [r7, #24]
 801b73e:	0159      	lsls	r1, r3, #5
 801b740:	69fb      	ldr	r3, [r7, #28]
 801b742:	440b      	add	r3, r1
 801b744:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b748:	4619      	mov	r1, r3
 801b74a:	4b83      	ldr	r3, [pc, #524]	@ (801b958 <USB_EPStartXfer+0x2dc>)
 801b74c:	4013      	ands	r3, r2
 801b74e:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 801b750:	69bb      	ldr	r3, [r7, #24]
 801b752:	2b00      	cmp	r3, #0
 801b754:	d11a      	bne.n	801b78c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 801b756:	68bb      	ldr	r3, [r7, #8]
 801b758:	691a      	ldr	r2, [r3, #16]
 801b75a:	68bb      	ldr	r3, [r7, #8]
 801b75c:	689b      	ldr	r3, [r3, #8]
 801b75e:	429a      	cmp	r2, r3
 801b760:	d903      	bls.n	801b76a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 801b762:	68bb      	ldr	r3, [r7, #8]
 801b764:	689a      	ldr	r2, [r3, #8]
 801b766:	68bb      	ldr	r3, [r7, #8]
 801b768:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 801b76a:	69bb      	ldr	r3, [r7, #24]
 801b76c:	015a      	lsls	r2, r3, #5
 801b76e:	69fb      	ldr	r3, [r7, #28]
 801b770:	4413      	add	r3, r2
 801b772:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b776:	691b      	ldr	r3, [r3, #16]
 801b778:	69ba      	ldr	r2, [r7, #24]
 801b77a:	0151      	lsls	r1, r2, #5
 801b77c:	69fa      	ldr	r2, [r7, #28]
 801b77e:	440a      	add	r2, r1
 801b780:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b784:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801b788:	6113      	str	r3, [r2, #16]
 801b78a:	e01b      	b.n	801b7c4 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 801b78c:	69bb      	ldr	r3, [r7, #24]
 801b78e:	015a      	lsls	r2, r3, #5
 801b790:	69fb      	ldr	r3, [r7, #28]
 801b792:	4413      	add	r3, r2
 801b794:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b798:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 801b79a:	68bb      	ldr	r3, [r7, #8]
 801b79c:	6919      	ldr	r1, [r3, #16]
 801b79e:	68bb      	ldr	r3, [r7, #8]
 801b7a0:	689b      	ldr	r3, [r3, #8]
 801b7a2:	440b      	add	r3, r1
 801b7a4:	1e59      	subs	r1, r3, #1
 801b7a6:	68bb      	ldr	r3, [r7, #8]
 801b7a8:	689b      	ldr	r3, [r3, #8]
 801b7aa:	fbb1 f3f3 	udiv	r3, r1, r3
 801b7ae:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 801b7b0:	4b6b      	ldr	r3, [pc, #428]	@ (801b960 <USB_EPStartXfer+0x2e4>)
 801b7b2:	400b      	ands	r3, r1
 801b7b4:	69b9      	ldr	r1, [r7, #24]
 801b7b6:	0148      	lsls	r0, r1, #5
 801b7b8:	69f9      	ldr	r1, [r7, #28]
 801b7ba:	4401      	add	r1, r0
 801b7bc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 801b7c0:	4313      	orrs	r3, r2
 801b7c2:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 801b7c4:	69bb      	ldr	r3, [r7, #24]
 801b7c6:	015a      	lsls	r2, r3, #5
 801b7c8:	69fb      	ldr	r3, [r7, #28]
 801b7ca:	4413      	add	r3, r2
 801b7cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b7d0:	691a      	ldr	r2, [r3, #16]
 801b7d2:	68bb      	ldr	r3, [r7, #8]
 801b7d4:	691b      	ldr	r3, [r3, #16]
 801b7d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801b7da:	69b9      	ldr	r1, [r7, #24]
 801b7dc:	0148      	lsls	r0, r1, #5
 801b7de:	69f9      	ldr	r1, [r7, #28]
 801b7e0:	4401      	add	r1, r0
 801b7e2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 801b7e6:	4313      	orrs	r3, r2
 801b7e8:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 801b7ea:	68bb      	ldr	r3, [r7, #8]
 801b7ec:	791b      	ldrb	r3, [r3, #4]
 801b7ee:	2b01      	cmp	r3, #1
 801b7f0:	d11f      	bne.n	801b832 <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 801b7f2:	69bb      	ldr	r3, [r7, #24]
 801b7f4:	015a      	lsls	r2, r3, #5
 801b7f6:	69fb      	ldr	r3, [r7, #28]
 801b7f8:	4413      	add	r3, r2
 801b7fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b7fe:	691b      	ldr	r3, [r3, #16]
 801b800:	69ba      	ldr	r2, [r7, #24]
 801b802:	0151      	lsls	r1, r2, #5
 801b804:	69fa      	ldr	r2, [r7, #28]
 801b806:	440a      	add	r2, r1
 801b808:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b80c:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 801b810:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 801b812:	69bb      	ldr	r3, [r7, #24]
 801b814:	015a      	lsls	r2, r3, #5
 801b816:	69fb      	ldr	r3, [r7, #28]
 801b818:	4413      	add	r3, r2
 801b81a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b81e:	691b      	ldr	r3, [r3, #16]
 801b820:	69ba      	ldr	r2, [r7, #24]
 801b822:	0151      	lsls	r1, r2, #5
 801b824:	69fa      	ldr	r2, [r7, #28]
 801b826:	440a      	add	r2, r1
 801b828:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b82c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801b830:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 801b832:	79fb      	ldrb	r3, [r7, #7]
 801b834:	2b01      	cmp	r3, #1
 801b836:	d14b      	bne.n	801b8d0 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 801b838:	68bb      	ldr	r3, [r7, #8]
 801b83a:	69db      	ldr	r3, [r3, #28]
 801b83c:	2b00      	cmp	r3, #0
 801b83e:	d009      	beq.n	801b854 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 801b840:	69bb      	ldr	r3, [r7, #24]
 801b842:	015a      	lsls	r2, r3, #5
 801b844:	69fb      	ldr	r3, [r7, #28]
 801b846:	4413      	add	r3, r2
 801b848:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b84c:	461a      	mov	r2, r3
 801b84e:	68bb      	ldr	r3, [r7, #8]
 801b850:	69db      	ldr	r3, [r3, #28]
 801b852:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 801b854:	68bb      	ldr	r3, [r7, #8]
 801b856:	791b      	ldrb	r3, [r3, #4]
 801b858:	2b01      	cmp	r3, #1
 801b85a:	d128      	bne.n	801b8ae <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801b85c:	69fb      	ldr	r3, [r7, #28]
 801b85e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b862:	689b      	ldr	r3, [r3, #8]
 801b864:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801b868:	2b00      	cmp	r3, #0
 801b86a:	d110      	bne.n	801b88e <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 801b86c:	69bb      	ldr	r3, [r7, #24]
 801b86e:	015a      	lsls	r2, r3, #5
 801b870:	69fb      	ldr	r3, [r7, #28]
 801b872:	4413      	add	r3, r2
 801b874:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b878:	681b      	ldr	r3, [r3, #0]
 801b87a:	69ba      	ldr	r2, [r7, #24]
 801b87c:	0151      	lsls	r1, r2, #5
 801b87e:	69fa      	ldr	r2, [r7, #28]
 801b880:	440a      	add	r2, r1
 801b882:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b886:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801b88a:	6013      	str	r3, [r2, #0]
 801b88c:	e00f      	b.n	801b8ae <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 801b88e:	69bb      	ldr	r3, [r7, #24]
 801b890:	015a      	lsls	r2, r3, #5
 801b892:	69fb      	ldr	r3, [r7, #28]
 801b894:	4413      	add	r3, r2
 801b896:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b89a:	681b      	ldr	r3, [r3, #0]
 801b89c:	69ba      	ldr	r2, [r7, #24]
 801b89e:	0151      	lsls	r1, r2, #5
 801b8a0:	69fa      	ldr	r2, [r7, #28]
 801b8a2:	440a      	add	r2, r1
 801b8a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b8a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801b8ac:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801b8ae:	69bb      	ldr	r3, [r7, #24]
 801b8b0:	015a      	lsls	r2, r3, #5
 801b8b2:	69fb      	ldr	r3, [r7, #28]
 801b8b4:	4413      	add	r3, r2
 801b8b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b8ba:	681b      	ldr	r3, [r3, #0]
 801b8bc:	69ba      	ldr	r2, [r7, #24]
 801b8be:	0151      	lsls	r1, r2, #5
 801b8c0:	69fa      	ldr	r2, [r7, #28]
 801b8c2:	440a      	add	r2, r1
 801b8c4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b8c8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 801b8cc:	6013      	str	r3, [r2, #0]
 801b8ce:	e16a      	b.n	801bba6 <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801b8d0:	69bb      	ldr	r3, [r7, #24]
 801b8d2:	015a      	lsls	r2, r3, #5
 801b8d4:	69fb      	ldr	r3, [r7, #28]
 801b8d6:	4413      	add	r3, r2
 801b8d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b8dc:	681b      	ldr	r3, [r3, #0]
 801b8de:	69ba      	ldr	r2, [r7, #24]
 801b8e0:	0151      	lsls	r1, r2, #5
 801b8e2:	69fa      	ldr	r2, [r7, #28]
 801b8e4:	440a      	add	r2, r1
 801b8e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b8ea:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 801b8ee:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 801b8f0:	68bb      	ldr	r3, [r7, #8]
 801b8f2:	791b      	ldrb	r3, [r3, #4]
 801b8f4:	2b01      	cmp	r3, #1
 801b8f6:	d015      	beq.n	801b924 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 801b8f8:	68bb      	ldr	r3, [r7, #8]
 801b8fa:	691b      	ldr	r3, [r3, #16]
 801b8fc:	2b00      	cmp	r3, #0
 801b8fe:	f000 8152 	beq.w	801bba6 <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 801b902:	69fb      	ldr	r3, [r7, #28]
 801b904:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b908:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801b90a:	68bb      	ldr	r3, [r7, #8]
 801b90c:	781b      	ldrb	r3, [r3, #0]
 801b90e:	f003 030f 	and.w	r3, r3, #15
 801b912:	2101      	movs	r1, #1
 801b914:	fa01 f303 	lsl.w	r3, r1, r3
 801b918:	69f9      	ldr	r1, [r7, #28]
 801b91a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801b91e:	4313      	orrs	r3, r2
 801b920:	634b      	str	r3, [r1, #52]	@ 0x34
 801b922:	e140      	b.n	801bba6 <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801b924:	69fb      	ldr	r3, [r7, #28]
 801b926:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b92a:	689b      	ldr	r3, [r3, #8]
 801b92c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801b930:	2b00      	cmp	r3, #0
 801b932:	d117      	bne.n	801b964 <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 801b934:	69bb      	ldr	r3, [r7, #24]
 801b936:	015a      	lsls	r2, r3, #5
 801b938:	69fb      	ldr	r3, [r7, #28]
 801b93a:	4413      	add	r3, r2
 801b93c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b940:	681b      	ldr	r3, [r3, #0]
 801b942:	69ba      	ldr	r2, [r7, #24]
 801b944:	0151      	lsls	r1, r2, #5
 801b946:	69fa      	ldr	r2, [r7, #28]
 801b948:	440a      	add	r2, r1
 801b94a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b94e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801b952:	6013      	str	r3, [r2, #0]
 801b954:	e016      	b.n	801b984 <USB_EPStartXfer+0x308>
 801b956:	bf00      	nop
 801b958:	e007ffff 	.word	0xe007ffff
 801b95c:	fff80000 	.word	0xfff80000
 801b960:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 801b964:	69bb      	ldr	r3, [r7, #24]
 801b966:	015a      	lsls	r2, r3, #5
 801b968:	69fb      	ldr	r3, [r7, #28]
 801b96a:	4413      	add	r3, r2
 801b96c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b970:	681b      	ldr	r3, [r3, #0]
 801b972:	69ba      	ldr	r2, [r7, #24]
 801b974:	0151      	lsls	r1, r2, #5
 801b976:	69fa      	ldr	r2, [r7, #28]
 801b978:	440a      	add	r2, r1
 801b97a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b97e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801b982:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 801b984:	68bb      	ldr	r3, [r7, #8]
 801b986:	68d9      	ldr	r1, [r3, #12]
 801b988:	68bb      	ldr	r3, [r7, #8]
 801b98a:	781a      	ldrb	r2, [r3, #0]
 801b98c:	68bb      	ldr	r3, [r7, #8]
 801b98e:	691b      	ldr	r3, [r3, #16]
 801b990:	b298      	uxth	r0, r3
 801b992:	79fb      	ldrb	r3, [r7, #7]
 801b994:	9300      	str	r3, [sp, #0]
 801b996:	4603      	mov	r3, r0
 801b998:	68f8      	ldr	r0, [r7, #12]
 801b99a:	f000 f9b9 	bl	801bd10 <USB_WritePacket>
 801b99e:	e102      	b.n	801bba6 <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 801b9a0:	69bb      	ldr	r3, [r7, #24]
 801b9a2:	015a      	lsls	r2, r3, #5
 801b9a4:	69fb      	ldr	r3, [r7, #28]
 801b9a6:	4413      	add	r3, r2
 801b9a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b9ac:	691a      	ldr	r2, [r3, #16]
 801b9ae:	69bb      	ldr	r3, [r7, #24]
 801b9b0:	0159      	lsls	r1, r3, #5
 801b9b2:	69fb      	ldr	r3, [r7, #28]
 801b9b4:	440b      	add	r3, r1
 801b9b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b9ba:	4619      	mov	r1, r3
 801b9bc:	4b7c      	ldr	r3, [pc, #496]	@ (801bbb0 <USB_EPStartXfer+0x534>)
 801b9be:	4013      	ands	r3, r2
 801b9c0:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 801b9c2:	69bb      	ldr	r3, [r7, #24]
 801b9c4:	015a      	lsls	r2, r3, #5
 801b9c6:	69fb      	ldr	r3, [r7, #28]
 801b9c8:	4413      	add	r3, r2
 801b9ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b9ce:	691a      	ldr	r2, [r3, #16]
 801b9d0:	69bb      	ldr	r3, [r7, #24]
 801b9d2:	0159      	lsls	r1, r3, #5
 801b9d4:	69fb      	ldr	r3, [r7, #28]
 801b9d6:	440b      	add	r3, r1
 801b9d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b9dc:	4619      	mov	r1, r3
 801b9de:	4b75      	ldr	r3, [pc, #468]	@ (801bbb4 <USB_EPStartXfer+0x538>)
 801b9e0:	4013      	ands	r3, r2
 801b9e2:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 801b9e4:	69bb      	ldr	r3, [r7, #24]
 801b9e6:	2b00      	cmp	r3, #0
 801b9e8:	d12f      	bne.n	801ba4a <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 801b9ea:	68bb      	ldr	r3, [r7, #8]
 801b9ec:	691b      	ldr	r3, [r3, #16]
 801b9ee:	2b00      	cmp	r3, #0
 801b9f0:	d003      	beq.n	801b9fa <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 801b9f2:	68bb      	ldr	r3, [r7, #8]
 801b9f4:	689a      	ldr	r2, [r3, #8]
 801b9f6:	68bb      	ldr	r3, [r7, #8]
 801b9f8:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 801b9fa:	68bb      	ldr	r3, [r7, #8]
 801b9fc:	689a      	ldr	r2, [r3, #8]
 801b9fe:	68bb      	ldr	r3, [r7, #8]
 801ba00:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 801ba02:	69bb      	ldr	r3, [r7, #24]
 801ba04:	015a      	lsls	r2, r3, #5
 801ba06:	69fb      	ldr	r3, [r7, #28]
 801ba08:	4413      	add	r3, r2
 801ba0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801ba0e:	691a      	ldr	r2, [r3, #16]
 801ba10:	68bb      	ldr	r3, [r7, #8]
 801ba12:	6a1b      	ldr	r3, [r3, #32]
 801ba14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801ba18:	69b9      	ldr	r1, [r7, #24]
 801ba1a:	0148      	lsls	r0, r1, #5
 801ba1c:	69f9      	ldr	r1, [r7, #28]
 801ba1e:	4401      	add	r1, r0
 801ba20:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801ba24:	4313      	orrs	r3, r2
 801ba26:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801ba28:	69bb      	ldr	r3, [r7, #24]
 801ba2a:	015a      	lsls	r2, r3, #5
 801ba2c:	69fb      	ldr	r3, [r7, #28]
 801ba2e:	4413      	add	r3, r2
 801ba30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801ba34:	691b      	ldr	r3, [r3, #16]
 801ba36:	69ba      	ldr	r2, [r7, #24]
 801ba38:	0151      	lsls	r1, r2, #5
 801ba3a:	69fa      	ldr	r2, [r7, #28]
 801ba3c:	440a      	add	r2, r1
 801ba3e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801ba42:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801ba46:	6113      	str	r3, [r2, #16]
 801ba48:	e05f      	b.n	801bb0a <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 801ba4a:	68bb      	ldr	r3, [r7, #8]
 801ba4c:	691b      	ldr	r3, [r3, #16]
 801ba4e:	2b00      	cmp	r3, #0
 801ba50:	d123      	bne.n	801ba9a <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 801ba52:	69bb      	ldr	r3, [r7, #24]
 801ba54:	015a      	lsls	r2, r3, #5
 801ba56:	69fb      	ldr	r3, [r7, #28]
 801ba58:	4413      	add	r3, r2
 801ba5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801ba5e:	691a      	ldr	r2, [r3, #16]
 801ba60:	68bb      	ldr	r3, [r7, #8]
 801ba62:	689b      	ldr	r3, [r3, #8]
 801ba64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801ba68:	69b9      	ldr	r1, [r7, #24]
 801ba6a:	0148      	lsls	r0, r1, #5
 801ba6c:	69f9      	ldr	r1, [r7, #28]
 801ba6e:	4401      	add	r1, r0
 801ba70:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801ba74:	4313      	orrs	r3, r2
 801ba76:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801ba78:	69bb      	ldr	r3, [r7, #24]
 801ba7a:	015a      	lsls	r2, r3, #5
 801ba7c:	69fb      	ldr	r3, [r7, #28]
 801ba7e:	4413      	add	r3, r2
 801ba80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801ba84:	691b      	ldr	r3, [r3, #16]
 801ba86:	69ba      	ldr	r2, [r7, #24]
 801ba88:	0151      	lsls	r1, r2, #5
 801ba8a:	69fa      	ldr	r2, [r7, #28]
 801ba8c:	440a      	add	r2, r1
 801ba8e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801ba92:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801ba96:	6113      	str	r3, [r2, #16]
 801ba98:	e037      	b.n	801bb0a <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 801ba9a:	68bb      	ldr	r3, [r7, #8]
 801ba9c:	691a      	ldr	r2, [r3, #16]
 801ba9e:	68bb      	ldr	r3, [r7, #8]
 801baa0:	689b      	ldr	r3, [r3, #8]
 801baa2:	4413      	add	r3, r2
 801baa4:	1e5a      	subs	r2, r3, #1
 801baa6:	68bb      	ldr	r3, [r7, #8]
 801baa8:	689b      	ldr	r3, [r3, #8]
 801baaa:	fbb2 f3f3 	udiv	r3, r2, r3
 801baae:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 801bab0:	68bb      	ldr	r3, [r7, #8]
 801bab2:	689b      	ldr	r3, [r3, #8]
 801bab4:	8afa      	ldrh	r2, [r7, #22]
 801bab6:	fb03 f202 	mul.w	r2, r3, r2
 801baba:	68bb      	ldr	r3, [r7, #8]
 801babc:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 801babe:	69bb      	ldr	r3, [r7, #24]
 801bac0:	015a      	lsls	r2, r3, #5
 801bac2:	69fb      	ldr	r3, [r7, #28]
 801bac4:	4413      	add	r3, r2
 801bac6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801baca:	691a      	ldr	r2, [r3, #16]
 801bacc:	8afb      	ldrh	r3, [r7, #22]
 801bace:	04d9      	lsls	r1, r3, #19
 801bad0:	4b39      	ldr	r3, [pc, #228]	@ (801bbb8 <USB_EPStartXfer+0x53c>)
 801bad2:	400b      	ands	r3, r1
 801bad4:	69b9      	ldr	r1, [r7, #24]
 801bad6:	0148      	lsls	r0, r1, #5
 801bad8:	69f9      	ldr	r1, [r7, #28]
 801bada:	4401      	add	r1, r0
 801badc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801bae0:	4313      	orrs	r3, r2
 801bae2:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 801bae4:	69bb      	ldr	r3, [r7, #24]
 801bae6:	015a      	lsls	r2, r3, #5
 801bae8:	69fb      	ldr	r3, [r7, #28]
 801baea:	4413      	add	r3, r2
 801baec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801baf0:	691a      	ldr	r2, [r3, #16]
 801baf2:	68bb      	ldr	r3, [r7, #8]
 801baf4:	6a1b      	ldr	r3, [r3, #32]
 801baf6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801bafa:	69b9      	ldr	r1, [r7, #24]
 801bafc:	0148      	lsls	r0, r1, #5
 801bafe:	69f9      	ldr	r1, [r7, #28]
 801bb00:	4401      	add	r1, r0
 801bb02:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801bb06:	4313      	orrs	r3, r2
 801bb08:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 801bb0a:	79fb      	ldrb	r3, [r7, #7]
 801bb0c:	2b01      	cmp	r3, #1
 801bb0e:	d10d      	bne.n	801bb2c <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 801bb10:	68bb      	ldr	r3, [r7, #8]
 801bb12:	68db      	ldr	r3, [r3, #12]
 801bb14:	2b00      	cmp	r3, #0
 801bb16:	d009      	beq.n	801bb2c <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 801bb18:	68bb      	ldr	r3, [r7, #8]
 801bb1a:	68d9      	ldr	r1, [r3, #12]
 801bb1c:	69bb      	ldr	r3, [r7, #24]
 801bb1e:	015a      	lsls	r2, r3, #5
 801bb20:	69fb      	ldr	r3, [r7, #28]
 801bb22:	4413      	add	r3, r2
 801bb24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801bb28:	460a      	mov	r2, r1
 801bb2a:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 801bb2c:	68bb      	ldr	r3, [r7, #8]
 801bb2e:	791b      	ldrb	r3, [r3, #4]
 801bb30:	2b01      	cmp	r3, #1
 801bb32:	d128      	bne.n	801bb86 <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801bb34:	69fb      	ldr	r3, [r7, #28]
 801bb36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801bb3a:	689b      	ldr	r3, [r3, #8]
 801bb3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801bb40:	2b00      	cmp	r3, #0
 801bb42:	d110      	bne.n	801bb66 <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 801bb44:	69bb      	ldr	r3, [r7, #24]
 801bb46:	015a      	lsls	r2, r3, #5
 801bb48:	69fb      	ldr	r3, [r7, #28]
 801bb4a:	4413      	add	r3, r2
 801bb4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801bb50:	681b      	ldr	r3, [r3, #0]
 801bb52:	69ba      	ldr	r2, [r7, #24]
 801bb54:	0151      	lsls	r1, r2, #5
 801bb56:	69fa      	ldr	r2, [r7, #28]
 801bb58:	440a      	add	r2, r1
 801bb5a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801bb5e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801bb62:	6013      	str	r3, [r2, #0]
 801bb64:	e00f      	b.n	801bb86 <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 801bb66:	69bb      	ldr	r3, [r7, #24]
 801bb68:	015a      	lsls	r2, r3, #5
 801bb6a:	69fb      	ldr	r3, [r7, #28]
 801bb6c:	4413      	add	r3, r2
 801bb6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801bb72:	681b      	ldr	r3, [r3, #0]
 801bb74:	69ba      	ldr	r2, [r7, #24]
 801bb76:	0151      	lsls	r1, r2, #5
 801bb78:	69fa      	ldr	r2, [r7, #28]
 801bb7a:	440a      	add	r2, r1
 801bb7c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801bb80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801bb84:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 801bb86:	69bb      	ldr	r3, [r7, #24]
 801bb88:	015a      	lsls	r2, r3, #5
 801bb8a:	69fb      	ldr	r3, [r7, #28]
 801bb8c:	4413      	add	r3, r2
 801bb8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801bb92:	681b      	ldr	r3, [r3, #0]
 801bb94:	69ba      	ldr	r2, [r7, #24]
 801bb96:	0151      	lsls	r1, r2, #5
 801bb98:	69fa      	ldr	r2, [r7, #28]
 801bb9a:	440a      	add	r2, r1
 801bb9c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801bba0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 801bba4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801bba6:	2300      	movs	r3, #0
}
 801bba8:	4618      	mov	r0, r3
 801bbaa:	3720      	adds	r7, #32
 801bbac:	46bd      	mov	sp, r7
 801bbae:	bd80      	pop	{r7, pc}
 801bbb0:	fff80000 	.word	0xfff80000
 801bbb4:	e007ffff 	.word	0xe007ffff
 801bbb8:	1ff80000 	.word	0x1ff80000

0801bbbc <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 801bbbc:	b480      	push	{r7}
 801bbbe:	b087      	sub	sp, #28
 801bbc0:	af00      	add	r7, sp, #0
 801bbc2:	6078      	str	r0, [r7, #4]
 801bbc4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 801bbc6:	2300      	movs	r3, #0
 801bbc8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 801bbca:	2300      	movs	r3, #0
 801bbcc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801bbce:	687b      	ldr	r3, [r7, #4]
 801bbd0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 801bbd2:	683b      	ldr	r3, [r7, #0]
 801bbd4:	785b      	ldrb	r3, [r3, #1]
 801bbd6:	2b01      	cmp	r3, #1
 801bbd8:	d14a      	bne.n	801bc70 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801bbda:	683b      	ldr	r3, [r7, #0]
 801bbdc:	781b      	ldrb	r3, [r3, #0]
 801bbde:	015a      	lsls	r2, r3, #5
 801bbe0:	693b      	ldr	r3, [r7, #16]
 801bbe2:	4413      	add	r3, r2
 801bbe4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801bbe8:	681b      	ldr	r3, [r3, #0]
 801bbea:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801bbee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801bbf2:	f040 8086 	bne.w	801bd02 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 801bbf6:	683b      	ldr	r3, [r7, #0]
 801bbf8:	781b      	ldrb	r3, [r3, #0]
 801bbfa:	015a      	lsls	r2, r3, #5
 801bbfc:	693b      	ldr	r3, [r7, #16]
 801bbfe:	4413      	add	r3, r2
 801bc00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801bc04:	681b      	ldr	r3, [r3, #0]
 801bc06:	683a      	ldr	r2, [r7, #0]
 801bc08:	7812      	ldrb	r2, [r2, #0]
 801bc0a:	0151      	lsls	r1, r2, #5
 801bc0c:	693a      	ldr	r2, [r7, #16]
 801bc0e:	440a      	add	r2, r1
 801bc10:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801bc14:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801bc18:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 801bc1a:	683b      	ldr	r3, [r7, #0]
 801bc1c:	781b      	ldrb	r3, [r3, #0]
 801bc1e:	015a      	lsls	r2, r3, #5
 801bc20:	693b      	ldr	r3, [r7, #16]
 801bc22:	4413      	add	r3, r2
 801bc24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801bc28:	681b      	ldr	r3, [r3, #0]
 801bc2a:	683a      	ldr	r2, [r7, #0]
 801bc2c:	7812      	ldrb	r2, [r2, #0]
 801bc2e:	0151      	lsls	r1, r2, #5
 801bc30:	693a      	ldr	r2, [r7, #16]
 801bc32:	440a      	add	r2, r1
 801bc34:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801bc38:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801bc3c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801bc3e:	68fb      	ldr	r3, [r7, #12]
 801bc40:	3301      	adds	r3, #1
 801bc42:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 801bc44:	68fb      	ldr	r3, [r7, #12]
 801bc46:	f242 7210 	movw	r2, #10000	@ 0x2710
 801bc4a:	4293      	cmp	r3, r2
 801bc4c:	d902      	bls.n	801bc54 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 801bc4e:	2301      	movs	r3, #1
 801bc50:	75fb      	strb	r3, [r7, #23]
          break;
 801bc52:	e056      	b.n	801bd02 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 801bc54:	683b      	ldr	r3, [r7, #0]
 801bc56:	781b      	ldrb	r3, [r3, #0]
 801bc58:	015a      	lsls	r2, r3, #5
 801bc5a:	693b      	ldr	r3, [r7, #16]
 801bc5c:	4413      	add	r3, r2
 801bc5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801bc62:	681b      	ldr	r3, [r3, #0]
 801bc64:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801bc68:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801bc6c:	d0e7      	beq.n	801bc3e <USB_EPStopXfer+0x82>
 801bc6e:	e048      	b.n	801bd02 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801bc70:	683b      	ldr	r3, [r7, #0]
 801bc72:	781b      	ldrb	r3, [r3, #0]
 801bc74:	015a      	lsls	r2, r3, #5
 801bc76:	693b      	ldr	r3, [r7, #16]
 801bc78:	4413      	add	r3, r2
 801bc7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801bc7e:	681b      	ldr	r3, [r3, #0]
 801bc80:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801bc84:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801bc88:	d13b      	bne.n	801bd02 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 801bc8a:	683b      	ldr	r3, [r7, #0]
 801bc8c:	781b      	ldrb	r3, [r3, #0]
 801bc8e:	015a      	lsls	r2, r3, #5
 801bc90:	693b      	ldr	r3, [r7, #16]
 801bc92:	4413      	add	r3, r2
 801bc94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801bc98:	681b      	ldr	r3, [r3, #0]
 801bc9a:	683a      	ldr	r2, [r7, #0]
 801bc9c:	7812      	ldrb	r2, [r2, #0]
 801bc9e:	0151      	lsls	r1, r2, #5
 801bca0:	693a      	ldr	r2, [r7, #16]
 801bca2:	440a      	add	r2, r1
 801bca4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801bca8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801bcac:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 801bcae:	683b      	ldr	r3, [r7, #0]
 801bcb0:	781b      	ldrb	r3, [r3, #0]
 801bcb2:	015a      	lsls	r2, r3, #5
 801bcb4:	693b      	ldr	r3, [r7, #16]
 801bcb6:	4413      	add	r3, r2
 801bcb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801bcbc:	681b      	ldr	r3, [r3, #0]
 801bcbe:	683a      	ldr	r2, [r7, #0]
 801bcc0:	7812      	ldrb	r2, [r2, #0]
 801bcc2:	0151      	lsls	r1, r2, #5
 801bcc4:	693a      	ldr	r2, [r7, #16]
 801bcc6:	440a      	add	r2, r1
 801bcc8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801bccc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801bcd0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801bcd2:	68fb      	ldr	r3, [r7, #12]
 801bcd4:	3301      	adds	r3, #1
 801bcd6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 801bcd8:	68fb      	ldr	r3, [r7, #12]
 801bcda:	f242 7210 	movw	r2, #10000	@ 0x2710
 801bcde:	4293      	cmp	r3, r2
 801bce0:	d902      	bls.n	801bce8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 801bce2:	2301      	movs	r3, #1
 801bce4:	75fb      	strb	r3, [r7, #23]
          break;
 801bce6:	e00c      	b.n	801bd02 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 801bce8:	683b      	ldr	r3, [r7, #0]
 801bcea:	781b      	ldrb	r3, [r3, #0]
 801bcec:	015a      	lsls	r2, r3, #5
 801bcee:	693b      	ldr	r3, [r7, #16]
 801bcf0:	4413      	add	r3, r2
 801bcf2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801bcf6:	681b      	ldr	r3, [r3, #0]
 801bcf8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801bcfc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801bd00:	d0e7      	beq.n	801bcd2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 801bd02:	7dfb      	ldrb	r3, [r7, #23]
}
 801bd04:	4618      	mov	r0, r3
 801bd06:	371c      	adds	r7, #28
 801bd08:	46bd      	mov	sp, r7
 801bd0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bd0e:	4770      	bx	lr

0801bd10 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 801bd10:	b480      	push	{r7}
 801bd12:	b089      	sub	sp, #36	@ 0x24
 801bd14:	af00      	add	r7, sp, #0
 801bd16:	60f8      	str	r0, [r7, #12]
 801bd18:	60b9      	str	r1, [r7, #8]
 801bd1a:	4611      	mov	r1, r2
 801bd1c:	461a      	mov	r2, r3
 801bd1e:	460b      	mov	r3, r1
 801bd20:	71fb      	strb	r3, [r7, #7]
 801bd22:	4613      	mov	r3, r2
 801bd24:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801bd26:	68fb      	ldr	r3, [r7, #12]
 801bd28:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 801bd2a:	68bb      	ldr	r3, [r7, #8]
 801bd2c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 801bd2e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801bd32:	2b00      	cmp	r3, #0
 801bd34:	d123      	bne.n	801bd7e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 801bd36:	88bb      	ldrh	r3, [r7, #4]
 801bd38:	3303      	adds	r3, #3
 801bd3a:	089b      	lsrs	r3, r3, #2
 801bd3c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 801bd3e:	2300      	movs	r3, #0
 801bd40:	61bb      	str	r3, [r7, #24]
 801bd42:	e018      	b.n	801bd76 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 801bd44:	79fb      	ldrb	r3, [r7, #7]
 801bd46:	031a      	lsls	r2, r3, #12
 801bd48:	697b      	ldr	r3, [r7, #20]
 801bd4a:	4413      	add	r3, r2
 801bd4c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801bd50:	461a      	mov	r2, r3
 801bd52:	69fb      	ldr	r3, [r7, #28]
 801bd54:	681b      	ldr	r3, [r3, #0]
 801bd56:	6013      	str	r3, [r2, #0]
      pSrc++;
 801bd58:	69fb      	ldr	r3, [r7, #28]
 801bd5a:	3301      	adds	r3, #1
 801bd5c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801bd5e:	69fb      	ldr	r3, [r7, #28]
 801bd60:	3301      	adds	r3, #1
 801bd62:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801bd64:	69fb      	ldr	r3, [r7, #28]
 801bd66:	3301      	adds	r3, #1
 801bd68:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801bd6a:	69fb      	ldr	r3, [r7, #28]
 801bd6c:	3301      	adds	r3, #1
 801bd6e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 801bd70:	69bb      	ldr	r3, [r7, #24]
 801bd72:	3301      	adds	r3, #1
 801bd74:	61bb      	str	r3, [r7, #24]
 801bd76:	69ba      	ldr	r2, [r7, #24]
 801bd78:	693b      	ldr	r3, [r7, #16]
 801bd7a:	429a      	cmp	r2, r3
 801bd7c:	d3e2      	bcc.n	801bd44 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 801bd7e:	2300      	movs	r3, #0
}
 801bd80:	4618      	mov	r0, r3
 801bd82:	3724      	adds	r7, #36	@ 0x24
 801bd84:	46bd      	mov	sp, r7
 801bd86:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bd8a:	4770      	bx	lr

0801bd8c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 801bd8c:	b480      	push	{r7}
 801bd8e:	b08b      	sub	sp, #44	@ 0x2c
 801bd90:	af00      	add	r7, sp, #0
 801bd92:	60f8      	str	r0, [r7, #12]
 801bd94:	60b9      	str	r1, [r7, #8]
 801bd96:	4613      	mov	r3, r2
 801bd98:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801bd9a:	68fb      	ldr	r3, [r7, #12]
 801bd9c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 801bd9e:	68bb      	ldr	r3, [r7, #8]
 801bda0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 801bda2:	88fb      	ldrh	r3, [r7, #6]
 801bda4:	089b      	lsrs	r3, r3, #2
 801bda6:	b29b      	uxth	r3, r3
 801bda8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 801bdaa:	88fb      	ldrh	r3, [r7, #6]
 801bdac:	f003 0303 	and.w	r3, r3, #3
 801bdb0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 801bdb2:	2300      	movs	r3, #0
 801bdb4:	623b      	str	r3, [r7, #32]
 801bdb6:	e014      	b.n	801bde2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 801bdb8:	69bb      	ldr	r3, [r7, #24]
 801bdba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801bdbe:	681a      	ldr	r2, [r3, #0]
 801bdc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bdc2:	601a      	str	r2, [r3, #0]
    pDest++;
 801bdc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bdc6:	3301      	adds	r3, #1
 801bdc8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801bdca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bdcc:	3301      	adds	r3, #1
 801bdce:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801bdd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bdd2:	3301      	adds	r3, #1
 801bdd4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801bdd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bdd8:	3301      	adds	r3, #1
 801bdda:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 801bddc:	6a3b      	ldr	r3, [r7, #32]
 801bdde:	3301      	adds	r3, #1
 801bde0:	623b      	str	r3, [r7, #32]
 801bde2:	6a3a      	ldr	r2, [r7, #32]
 801bde4:	697b      	ldr	r3, [r7, #20]
 801bde6:	429a      	cmp	r2, r3
 801bde8:	d3e6      	bcc.n	801bdb8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 801bdea:	8bfb      	ldrh	r3, [r7, #30]
 801bdec:	2b00      	cmp	r3, #0
 801bdee:	d01e      	beq.n	801be2e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 801bdf0:	2300      	movs	r3, #0
 801bdf2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 801bdf4:	69bb      	ldr	r3, [r7, #24]
 801bdf6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801bdfa:	461a      	mov	r2, r3
 801bdfc:	f107 0310 	add.w	r3, r7, #16
 801be00:	6812      	ldr	r2, [r2, #0]
 801be02:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 801be04:	693a      	ldr	r2, [r7, #16]
 801be06:	6a3b      	ldr	r3, [r7, #32]
 801be08:	b2db      	uxtb	r3, r3
 801be0a:	00db      	lsls	r3, r3, #3
 801be0c:	fa22 f303 	lsr.w	r3, r2, r3
 801be10:	b2da      	uxtb	r2, r3
 801be12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801be14:	701a      	strb	r2, [r3, #0]
      i++;
 801be16:	6a3b      	ldr	r3, [r7, #32]
 801be18:	3301      	adds	r3, #1
 801be1a:	623b      	str	r3, [r7, #32]
      pDest++;
 801be1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801be1e:	3301      	adds	r3, #1
 801be20:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 801be22:	8bfb      	ldrh	r3, [r7, #30]
 801be24:	3b01      	subs	r3, #1
 801be26:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 801be28:	8bfb      	ldrh	r3, [r7, #30]
 801be2a:	2b00      	cmp	r3, #0
 801be2c:	d1ea      	bne.n	801be04 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 801be2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801be30:	4618      	mov	r0, r3
 801be32:	372c      	adds	r7, #44	@ 0x2c
 801be34:	46bd      	mov	sp, r7
 801be36:	f85d 7b04 	ldr.w	r7, [sp], #4
 801be3a:	4770      	bx	lr

0801be3c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 801be3c:	b480      	push	{r7}
 801be3e:	b085      	sub	sp, #20
 801be40:	af00      	add	r7, sp, #0
 801be42:	6078      	str	r0, [r7, #4]
 801be44:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801be46:	687b      	ldr	r3, [r7, #4]
 801be48:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801be4a:	683b      	ldr	r3, [r7, #0]
 801be4c:	781b      	ldrb	r3, [r3, #0]
 801be4e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 801be50:	683b      	ldr	r3, [r7, #0]
 801be52:	785b      	ldrb	r3, [r3, #1]
 801be54:	2b01      	cmp	r3, #1
 801be56:	d12c      	bne.n	801beb2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 801be58:	68bb      	ldr	r3, [r7, #8]
 801be5a:	015a      	lsls	r2, r3, #5
 801be5c:	68fb      	ldr	r3, [r7, #12]
 801be5e:	4413      	add	r3, r2
 801be60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801be64:	681b      	ldr	r3, [r3, #0]
 801be66:	2b00      	cmp	r3, #0
 801be68:	db12      	blt.n	801be90 <USB_EPSetStall+0x54>
 801be6a:	68bb      	ldr	r3, [r7, #8]
 801be6c:	2b00      	cmp	r3, #0
 801be6e:	d00f      	beq.n	801be90 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 801be70:	68bb      	ldr	r3, [r7, #8]
 801be72:	015a      	lsls	r2, r3, #5
 801be74:	68fb      	ldr	r3, [r7, #12]
 801be76:	4413      	add	r3, r2
 801be78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801be7c:	681b      	ldr	r3, [r3, #0]
 801be7e:	68ba      	ldr	r2, [r7, #8]
 801be80:	0151      	lsls	r1, r2, #5
 801be82:	68fa      	ldr	r2, [r7, #12]
 801be84:	440a      	add	r2, r1
 801be86:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801be8a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 801be8e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 801be90:	68bb      	ldr	r3, [r7, #8]
 801be92:	015a      	lsls	r2, r3, #5
 801be94:	68fb      	ldr	r3, [r7, #12]
 801be96:	4413      	add	r3, r2
 801be98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801be9c:	681b      	ldr	r3, [r3, #0]
 801be9e:	68ba      	ldr	r2, [r7, #8]
 801bea0:	0151      	lsls	r1, r2, #5
 801bea2:	68fa      	ldr	r2, [r7, #12]
 801bea4:	440a      	add	r2, r1
 801bea6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801beaa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 801beae:	6013      	str	r3, [r2, #0]
 801beb0:	e02b      	b.n	801bf0a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 801beb2:	68bb      	ldr	r3, [r7, #8]
 801beb4:	015a      	lsls	r2, r3, #5
 801beb6:	68fb      	ldr	r3, [r7, #12]
 801beb8:	4413      	add	r3, r2
 801beba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801bebe:	681b      	ldr	r3, [r3, #0]
 801bec0:	2b00      	cmp	r3, #0
 801bec2:	db12      	blt.n	801beea <USB_EPSetStall+0xae>
 801bec4:	68bb      	ldr	r3, [r7, #8]
 801bec6:	2b00      	cmp	r3, #0
 801bec8:	d00f      	beq.n	801beea <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 801beca:	68bb      	ldr	r3, [r7, #8]
 801becc:	015a      	lsls	r2, r3, #5
 801bece:	68fb      	ldr	r3, [r7, #12]
 801bed0:	4413      	add	r3, r2
 801bed2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801bed6:	681b      	ldr	r3, [r3, #0]
 801bed8:	68ba      	ldr	r2, [r7, #8]
 801beda:	0151      	lsls	r1, r2, #5
 801bedc:	68fa      	ldr	r2, [r7, #12]
 801bede:	440a      	add	r2, r1
 801bee0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801bee4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 801bee8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 801beea:	68bb      	ldr	r3, [r7, #8]
 801beec:	015a      	lsls	r2, r3, #5
 801beee:	68fb      	ldr	r3, [r7, #12]
 801bef0:	4413      	add	r3, r2
 801bef2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801bef6:	681b      	ldr	r3, [r3, #0]
 801bef8:	68ba      	ldr	r2, [r7, #8]
 801befa:	0151      	lsls	r1, r2, #5
 801befc:	68fa      	ldr	r2, [r7, #12]
 801befe:	440a      	add	r2, r1
 801bf00:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801bf04:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 801bf08:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801bf0a:	2300      	movs	r3, #0
}
 801bf0c:	4618      	mov	r0, r3
 801bf0e:	3714      	adds	r7, #20
 801bf10:	46bd      	mov	sp, r7
 801bf12:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bf16:	4770      	bx	lr

0801bf18 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 801bf18:	b480      	push	{r7}
 801bf1a:	b085      	sub	sp, #20
 801bf1c:	af00      	add	r7, sp, #0
 801bf1e:	6078      	str	r0, [r7, #4]
 801bf20:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801bf22:	687b      	ldr	r3, [r7, #4]
 801bf24:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801bf26:	683b      	ldr	r3, [r7, #0]
 801bf28:	781b      	ldrb	r3, [r3, #0]
 801bf2a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 801bf2c:	683b      	ldr	r3, [r7, #0]
 801bf2e:	785b      	ldrb	r3, [r3, #1]
 801bf30:	2b01      	cmp	r3, #1
 801bf32:	d128      	bne.n	801bf86 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 801bf34:	68bb      	ldr	r3, [r7, #8]
 801bf36:	015a      	lsls	r2, r3, #5
 801bf38:	68fb      	ldr	r3, [r7, #12]
 801bf3a:	4413      	add	r3, r2
 801bf3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801bf40:	681b      	ldr	r3, [r3, #0]
 801bf42:	68ba      	ldr	r2, [r7, #8]
 801bf44:	0151      	lsls	r1, r2, #5
 801bf46:	68fa      	ldr	r2, [r7, #12]
 801bf48:	440a      	add	r2, r1
 801bf4a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801bf4e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 801bf52:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 801bf54:	683b      	ldr	r3, [r7, #0]
 801bf56:	791b      	ldrb	r3, [r3, #4]
 801bf58:	2b03      	cmp	r3, #3
 801bf5a:	d003      	beq.n	801bf64 <USB_EPClearStall+0x4c>
 801bf5c:	683b      	ldr	r3, [r7, #0]
 801bf5e:	791b      	ldrb	r3, [r3, #4]
 801bf60:	2b02      	cmp	r3, #2
 801bf62:	d138      	bne.n	801bfd6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 801bf64:	68bb      	ldr	r3, [r7, #8]
 801bf66:	015a      	lsls	r2, r3, #5
 801bf68:	68fb      	ldr	r3, [r7, #12]
 801bf6a:	4413      	add	r3, r2
 801bf6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801bf70:	681b      	ldr	r3, [r3, #0]
 801bf72:	68ba      	ldr	r2, [r7, #8]
 801bf74:	0151      	lsls	r1, r2, #5
 801bf76:	68fa      	ldr	r2, [r7, #12]
 801bf78:	440a      	add	r2, r1
 801bf7a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801bf7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801bf82:	6013      	str	r3, [r2, #0]
 801bf84:	e027      	b.n	801bfd6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 801bf86:	68bb      	ldr	r3, [r7, #8]
 801bf88:	015a      	lsls	r2, r3, #5
 801bf8a:	68fb      	ldr	r3, [r7, #12]
 801bf8c:	4413      	add	r3, r2
 801bf8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801bf92:	681b      	ldr	r3, [r3, #0]
 801bf94:	68ba      	ldr	r2, [r7, #8]
 801bf96:	0151      	lsls	r1, r2, #5
 801bf98:	68fa      	ldr	r2, [r7, #12]
 801bf9a:	440a      	add	r2, r1
 801bf9c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801bfa0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 801bfa4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 801bfa6:	683b      	ldr	r3, [r7, #0]
 801bfa8:	791b      	ldrb	r3, [r3, #4]
 801bfaa:	2b03      	cmp	r3, #3
 801bfac:	d003      	beq.n	801bfb6 <USB_EPClearStall+0x9e>
 801bfae:	683b      	ldr	r3, [r7, #0]
 801bfb0:	791b      	ldrb	r3, [r3, #4]
 801bfb2:	2b02      	cmp	r3, #2
 801bfb4:	d10f      	bne.n	801bfd6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 801bfb6:	68bb      	ldr	r3, [r7, #8]
 801bfb8:	015a      	lsls	r2, r3, #5
 801bfba:	68fb      	ldr	r3, [r7, #12]
 801bfbc:	4413      	add	r3, r2
 801bfbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801bfc2:	681b      	ldr	r3, [r3, #0]
 801bfc4:	68ba      	ldr	r2, [r7, #8]
 801bfc6:	0151      	lsls	r1, r2, #5
 801bfc8:	68fa      	ldr	r2, [r7, #12]
 801bfca:	440a      	add	r2, r1
 801bfcc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801bfd0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801bfd4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 801bfd6:	2300      	movs	r3, #0
}
 801bfd8:	4618      	mov	r0, r3
 801bfda:	3714      	adds	r7, #20
 801bfdc:	46bd      	mov	sp, r7
 801bfde:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bfe2:	4770      	bx	lr

0801bfe4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 801bfe4:	b480      	push	{r7}
 801bfe6:	b085      	sub	sp, #20
 801bfe8:	af00      	add	r7, sp, #0
 801bfea:	6078      	str	r0, [r7, #4]
 801bfec:	460b      	mov	r3, r1
 801bfee:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801bff0:	687b      	ldr	r3, [r7, #4]
 801bff2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 801bff4:	68fb      	ldr	r3, [r7, #12]
 801bff6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801bffa:	681b      	ldr	r3, [r3, #0]
 801bffc:	68fa      	ldr	r2, [r7, #12]
 801bffe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801c002:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 801c006:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 801c008:	68fb      	ldr	r3, [r7, #12]
 801c00a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801c00e:	681a      	ldr	r2, [r3, #0]
 801c010:	78fb      	ldrb	r3, [r7, #3]
 801c012:	011b      	lsls	r3, r3, #4
 801c014:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 801c018:	68f9      	ldr	r1, [r7, #12]
 801c01a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801c01e:	4313      	orrs	r3, r2
 801c020:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 801c022:	2300      	movs	r3, #0
}
 801c024:	4618      	mov	r0, r3
 801c026:	3714      	adds	r7, #20
 801c028:	46bd      	mov	sp, r7
 801c02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c02e:	4770      	bx	lr

0801c030 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 801c030:	b480      	push	{r7}
 801c032:	b085      	sub	sp, #20
 801c034:	af00      	add	r7, sp, #0
 801c036:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801c038:	687b      	ldr	r3, [r7, #4]
 801c03a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 801c03c:	68fb      	ldr	r3, [r7, #12]
 801c03e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801c042:	681b      	ldr	r3, [r3, #0]
 801c044:	68fa      	ldr	r2, [r7, #12]
 801c046:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801c04a:	f023 0303 	bic.w	r3, r3, #3
 801c04e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 801c050:	68fb      	ldr	r3, [r7, #12]
 801c052:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801c056:	685b      	ldr	r3, [r3, #4]
 801c058:	68fa      	ldr	r2, [r7, #12]
 801c05a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801c05e:	f023 0302 	bic.w	r3, r3, #2
 801c062:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801c064:	2300      	movs	r3, #0
}
 801c066:	4618      	mov	r0, r3
 801c068:	3714      	adds	r7, #20
 801c06a:	46bd      	mov	sp, r7
 801c06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c070:	4770      	bx	lr

0801c072 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 801c072:	b480      	push	{r7}
 801c074:	b085      	sub	sp, #20
 801c076:	af00      	add	r7, sp, #0
 801c078:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801c07a:	687b      	ldr	r3, [r7, #4]
 801c07c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 801c07e:	68fb      	ldr	r3, [r7, #12]
 801c080:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801c084:	681b      	ldr	r3, [r3, #0]
 801c086:	68fa      	ldr	r2, [r7, #12]
 801c088:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801c08c:	f023 0303 	bic.w	r3, r3, #3
 801c090:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 801c092:	68fb      	ldr	r3, [r7, #12]
 801c094:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801c098:	685b      	ldr	r3, [r3, #4]
 801c09a:	68fa      	ldr	r2, [r7, #12]
 801c09c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801c0a0:	f043 0302 	orr.w	r3, r3, #2
 801c0a4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801c0a6:	2300      	movs	r3, #0
}
 801c0a8:	4618      	mov	r0, r3
 801c0aa:	3714      	adds	r7, #20
 801c0ac:	46bd      	mov	sp, r7
 801c0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c0b2:	4770      	bx	lr

0801c0b4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 801c0b4:	b480      	push	{r7}
 801c0b6:	b085      	sub	sp, #20
 801c0b8:	af00      	add	r7, sp, #0
 801c0ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 801c0bc:	687b      	ldr	r3, [r7, #4]
 801c0be:	695b      	ldr	r3, [r3, #20]
 801c0c0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 801c0c2:	687b      	ldr	r3, [r7, #4]
 801c0c4:	699b      	ldr	r3, [r3, #24]
 801c0c6:	68fa      	ldr	r2, [r7, #12]
 801c0c8:	4013      	ands	r3, r2
 801c0ca:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 801c0cc:	68fb      	ldr	r3, [r7, #12]
}
 801c0ce:	4618      	mov	r0, r3
 801c0d0:	3714      	adds	r7, #20
 801c0d2:	46bd      	mov	sp, r7
 801c0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c0d8:	4770      	bx	lr

0801c0da <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 801c0da:	b480      	push	{r7}
 801c0dc:	b085      	sub	sp, #20
 801c0de:	af00      	add	r7, sp, #0
 801c0e0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801c0e2:	687b      	ldr	r3, [r7, #4]
 801c0e4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 801c0e6:	68fb      	ldr	r3, [r7, #12]
 801c0e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801c0ec:	699b      	ldr	r3, [r3, #24]
 801c0ee:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 801c0f0:	68fb      	ldr	r3, [r7, #12]
 801c0f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801c0f6:	69db      	ldr	r3, [r3, #28]
 801c0f8:	68ba      	ldr	r2, [r7, #8]
 801c0fa:	4013      	ands	r3, r2
 801c0fc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 801c0fe:	68bb      	ldr	r3, [r7, #8]
 801c100:	0c1b      	lsrs	r3, r3, #16
}
 801c102:	4618      	mov	r0, r3
 801c104:	3714      	adds	r7, #20
 801c106:	46bd      	mov	sp, r7
 801c108:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c10c:	4770      	bx	lr

0801c10e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 801c10e:	b480      	push	{r7}
 801c110:	b085      	sub	sp, #20
 801c112:	af00      	add	r7, sp, #0
 801c114:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801c116:	687b      	ldr	r3, [r7, #4]
 801c118:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 801c11a:	68fb      	ldr	r3, [r7, #12]
 801c11c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801c120:	699b      	ldr	r3, [r3, #24]
 801c122:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 801c124:	68fb      	ldr	r3, [r7, #12]
 801c126:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801c12a:	69db      	ldr	r3, [r3, #28]
 801c12c:	68ba      	ldr	r2, [r7, #8]
 801c12e:	4013      	ands	r3, r2
 801c130:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 801c132:	68bb      	ldr	r3, [r7, #8]
 801c134:	b29b      	uxth	r3, r3
}
 801c136:	4618      	mov	r0, r3
 801c138:	3714      	adds	r7, #20
 801c13a:	46bd      	mov	sp, r7
 801c13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c140:	4770      	bx	lr

0801c142 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 801c142:	b480      	push	{r7}
 801c144:	b085      	sub	sp, #20
 801c146:	af00      	add	r7, sp, #0
 801c148:	6078      	str	r0, [r7, #4]
 801c14a:	460b      	mov	r3, r1
 801c14c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801c14e:	687b      	ldr	r3, [r7, #4]
 801c150:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 801c152:	78fb      	ldrb	r3, [r7, #3]
 801c154:	015a      	lsls	r2, r3, #5
 801c156:	68fb      	ldr	r3, [r7, #12]
 801c158:	4413      	add	r3, r2
 801c15a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801c15e:	689b      	ldr	r3, [r3, #8]
 801c160:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 801c162:	68fb      	ldr	r3, [r7, #12]
 801c164:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801c168:	695b      	ldr	r3, [r3, #20]
 801c16a:	68ba      	ldr	r2, [r7, #8]
 801c16c:	4013      	ands	r3, r2
 801c16e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 801c170:	68bb      	ldr	r3, [r7, #8]
}
 801c172:	4618      	mov	r0, r3
 801c174:	3714      	adds	r7, #20
 801c176:	46bd      	mov	sp, r7
 801c178:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c17c:	4770      	bx	lr

0801c17e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 801c17e:	b480      	push	{r7}
 801c180:	b087      	sub	sp, #28
 801c182:	af00      	add	r7, sp, #0
 801c184:	6078      	str	r0, [r7, #4]
 801c186:	460b      	mov	r3, r1
 801c188:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801c18a:	687b      	ldr	r3, [r7, #4]
 801c18c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 801c18e:	697b      	ldr	r3, [r7, #20]
 801c190:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801c194:	691b      	ldr	r3, [r3, #16]
 801c196:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 801c198:	697b      	ldr	r3, [r7, #20]
 801c19a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801c19e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801c1a0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 801c1a2:	78fb      	ldrb	r3, [r7, #3]
 801c1a4:	f003 030f 	and.w	r3, r3, #15
 801c1a8:	68fa      	ldr	r2, [r7, #12]
 801c1aa:	fa22 f303 	lsr.w	r3, r2, r3
 801c1ae:	01db      	lsls	r3, r3, #7
 801c1b0:	b2db      	uxtb	r3, r3
 801c1b2:	693a      	ldr	r2, [r7, #16]
 801c1b4:	4313      	orrs	r3, r2
 801c1b6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 801c1b8:	78fb      	ldrb	r3, [r7, #3]
 801c1ba:	015a      	lsls	r2, r3, #5
 801c1bc:	697b      	ldr	r3, [r7, #20]
 801c1be:	4413      	add	r3, r2
 801c1c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801c1c4:	689b      	ldr	r3, [r3, #8]
 801c1c6:	693a      	ldr	r2, [r7, #16]
 801c1c8:	4013      	ands	r3, r2
 801c1ca:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 801c1cc:	68bb      	ldr	r3, [r7, #8]
}
 801c1ce:	4618      	mov	r0, r3
 801c1d0:	371c      	adds	r7, #28
 801c1d2:	46bd      	mov	sp, r7
 801c1d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c1d8:	4770      	bx	lr

0801c1da <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 801c1da:	b480      	push	{r7}
 801c1dc:	b083      	sub	sp, #12
 801c1de:	af00      	add	r7, sp, #0
 801c1e0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 801c1e2:	687b      	ldr	r3, [r7, #4]
 801c1e4:	695b      	ldr	r3, [r3, #20]
 801c1e6:	f003 0301 	and.w	r3, r3, #1
}
 801c1ea:	4618      	mov	r0, r3
 801c1ec:	370c      	adds	r7, #12
 801c1ee:	46bd      	mov	sp, r7
 801c1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c1f4:	4770      	bx	lr
	...

0801c1f8 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 801c1f8:	b480      	push	{r7}
 801c1fa:	b085      	sub	sp, #20
 801c1fc:	af00      	add	r7, sp, #0
 801c1fe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801c200:	687b      	ldr	r3, [r7, #4]
 801c202:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 801c204:	68fb      	ldr	r3, [r7, #12]
 801c206:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801c20a:	681a      	ldr	r2, [r3, #0]
 801c20c:	68fb      	ldr	r3, [r7, #12]
 801c20e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801c212:	4619      	mov	r1, r3
 801c214:	4b09      	ldr	r3, [pc, #36]	@ (801c23c <USB_ActivateSetup+0x44>)
 801c216:	4013      	ands	r3, r2
 801c218:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 801c21a:	68fb      	ldr	r3, [r7, #12]
 801c21c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801c220:	685b      	ldr	r3, [r3, #4]
 801c222:	68fa      	ldr	r2, [r7, #12]
 801c224:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801c228:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801c22c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801c22e:	2300      	movs	r3, #0
}
 801c230:	4618      	mov	r0, r3
 801c232:	3714      	adds	r7, #20
 801c234:	46bd      	mov	sp, r7
 801c236:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c23a:	4770      	bx	lr
 801c23c:	fffff800 	.word	0xfffff800

0801c240 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 801c240:	b480      	push	{r7}
 801c242:	b087      	sub	sp, #28
 801c244:	af00      	add	r7, sp, #0
 801c246:	60f8      	str	r0, [r7, #12]
 801c248:	460b      	mov	r3, r1
 801c24a:	607a      	str	r2, [r7, #4]
 801c24c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801c24e:	68fb      	ldr	r3, [r7, #12]
 801c250:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 801c252:	68fb      	ldr	r3, [r7, #12]
 801c254:	333c      	adds	r3, #60	@ 0x3c
 801c256:	3304      	adds	r3, #4
 801c258:	681b      	ldr	r3, [r3, #0]
 801c25a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 801c25c:	693b      	ldr	r3, [r7, #16]
 801c25e:	4a26      	ldr	r2, [pc, #152]	@ (801c2f8 <USB_EP0_OutStart+0xb8>)
 801c260:	4293      	cmp	r3, r2
 801c262:	d90a      	bls.n	801c27a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801c264:	697b      	ldr	r3, [r7, #20]
 801c266:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801c26a:	681b      	ldr	r3, [r3, #0]
 801c26c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801c270:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801c274:	d101      	bne.n	801c27a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 801c276:	2300      	movs	r3, #0
 801c278:	e037      	b.n	801c2ea <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 801c27a:	697b      	ldr	r3, [r7, #20]
 801c27c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801c280:	461a      	mov	r2, r3
 801c282:	2300      	movs	r3, #0
 801c284:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801c286:	697b      	ldr	r3, [r7, #20]
 801c288:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801c28c:	691b      	ldr	r3, [r3, #16]
 801c28e:	697a      	ldr	r2, [r7, #20]
 801c290:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801c294:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801c298:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 801c29a:	697b      	ldr	r3, [r7, #20]
 801c29c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801c2a0:	691b      	ldr	r3, [r3, #16]
 801c2a2:	697a      	ldr	r2, [r7, #20]
 801c2a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801c2a8:	f043 0318 	orr.w	r3, r3, #24
 801c2ac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 801c2ae:	697b      	ldr	r3, [r7, #20]
 801c2b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801c2b4:	691b      	ldr	r3, [r3, #16]
 801c2b6:	697a      	ldr	r2, [r7, #20]
 801c2b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801c2bc:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 801c2c0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 801c2c2:	7afb      	ldrb	r3, [r7, #11]
 801c2c4:	2b01      	cmp	r3, #1
 801c2c6:	d10f      	bne.n	801c2e8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 801c2c8:	697b      	ldr	r3, [r7, #20]
 801c2ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801c2ce:	461a      	mov	r2, r3
 801c2d0:	687b      	ldr	r3, [r7, #4]
 801c2d2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 801c2d4:	697b      	ldr	r3, [r7, #20]
 801c2d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801c2da:	681b      	ldr	r3, [r3, #0]
 801c2dc:	697a      	ldr	r2, [r7, #20]
 801c2de:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801c2e2:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 801c2e6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801c2e8:	2300      	movs	r3, #0
}
 801c2ea:	4618      	mov	r0, r3
 801c2ec:	371c      	adds	r7, #28
 801c2ee:	46bd      	mov	sp, r7
 801c2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c2f4:	4770      	bx	lr
 801c2f6:	bf00      	nop
 801c2f8:	4f54300a 	.word	0x4f54300a

0801c2fc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 801c2fc:	b480      	push	{r7}
 801c2fe:	b085      	sub	sp, #20
 801c300:	af00      	add	r7, sp, #0
 801c302:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801c304:	2300      	movs	r3, #0
 801c306:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801c308:	68fb      	ldr	r3, [r7, #12]
 801c30a:	3301      	adds	r3, #1
 801c30c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801c30e:	68fb      	ldr	r3, [r7, #12]
 801c310:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801c314:	d901      	bls.n	801c31a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 801c316:	2303      	movs	r3, #3
 801c318:	e01b      	b.n	801c352 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801c31a:	687b      	ldr	r3, [r7, #4]
 801c31c:	691b      	ldr	r3, [r3, #16]
 801c31e:	2b00      	cmp	r3, #0
 801c320:	daf2      	bge.n	801c308 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 801c322:	2300      	movs	r3, #0
 801c324:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 801c326:	687b      	ldr	r3, [r7, #4]
 801c328:	691b      	ldr	r3, [r3, #16]
 801c32a:	f043 0201 	orr.w	r2, r3, #1
 801c32e:	687b      	ldr	r3, [r7, #4]
 801c330:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801c332:	68fb      	ldr	r3, [r7, #12]
 801c334:	3301      	adds	r3, #1
 801c336:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801c338:	68fb      	ldr	r3, [r7, #12]
 801c33a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801c33e:	d901      	bls.n	801c344 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 801c340:	2303      	movs	r3, #3
 801c342:	e006      	b.n	801c352 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 801c344:	687b      	ldr	r3, [r7, #4]
 801c346:	691b      	ldr	r3, [r3, #16]
 801c348:	f003 0301 	and.w	r3, r3, #1
 801c34c:	2b01      	cmp	r3, #1
 801c34e:	d0f0      	beq.n	801c332 <USB_CoreReset+0x36>

  return HAL_OK;
 801c350:	2300      	movs	r3, #0
}
 801c352:	4618      	mov	r0, r3
 801c354:	3714      	adds	r7, #20
 801c356:	46bd      	mov	sp, r7
 801c358:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c35c:	4770      	bx	lr
	...

0801c360 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801c360:	b580      	push	{r7, lr}
 801c362:	b084      	sub	sp, #16
 801c364:	af00      	add	r7, sp, #0
 801c366:	6078      	str	r0, [r7, #4]
 801c368:	460b      	mov	r3, r1
 801c36a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 801c36c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 801c370:	f002 fc88 	bl	801ec84 <USBD_static_malloc>
 801c374:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 801c376:	68fb      	ldr	r3, [r7, #12]
 801c378:	2b00      	cmp	r3, #0
 801c37a:	d109      	bne.n	801c390 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 801c37c:	687b      	ldr	r3, [r7, #4]
 801c37e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c382:	687b      	ldr	r3, [r7, #4]
 801c384:	32b0      	adds	r2, #176	@ 0xb0
 801c386:	2100      	movs	r1, #0
 801c388:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 801c38c:	2302      	movs	r3, #2
 801c38e:	e0d4      	b.n	801c53a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 801c390:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 801c394:	2100      	movs	r1, #0
 801c396:	68f8      	ldr	r0, [r7, #12]
 801c398:	f003 fb17 	bl	801f9ca <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 801c39c:	687b      	ldr	r3, [r7, #4]
 801c39e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c3a2:	687b      	ldr	r3, [r7, #4]
 801c3a4:	32b0      	adds	r2, #176	@ 0xb0
 801c3a6:	68f9      	ldr	r1, [r7, #12]
 801c3a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 801c3ac:	687b      	ldr	r3, [r7, #4]
 801c3ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c3b2:	687b      	ldr	r3, [r7, #4]
 801c3b4:	32b0      	adds	r2, #176	@ 0xb0
 801c3b6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 801c3ba:	687b      	ldr	r3, [r7, #4]
 801c3bc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801c3c0:	687b      	ldr	r3, [r7, #4]
 801c3c2:	7c1b      	ldrb	r3, [r3, #16]
 801c3c4:	2b00      	cmp	r3, #0
 801c3c6:	d138      	bne.n	801c43a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 801c3c8:	4b5e      	ldr	r3, [pc, #376]	@ (801c544 <USBD_CDC_Init+0x1e4>)
 801c3ca:	7819      	ldrb	r1, [r3, #0]
 801c3cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801c3d0:	2202      	movs	r2, #2
 801c3d2:	6878      	ldr	r0, [r7, #4]
 801c3d4:	f002 fb33 	bl	801ea3e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 801c3d8:	4b5a      	ldr	r3, [pc, #360]	@ (801c544 <USBD_CDC_Init+0x1e4>)
 801c3da:	781b      	ldrb	r3, [r3, #0]
 801c3dc:	f003 020f 	and.w	r2, r3, #15
 801c3e0:	6879      	ldr	r1, [r7, #4]
 801c3e2:	4613      	mov	r3, r2
 801c3e4:	009b      	lsls	r3, r3, #2
 801c3e6:	4413      	add	r3, r2
 801c3e8:	009b      	lsls	r3, r3, #2
 801c3ea:	440b      	add	r3, r1
 801c3ec:	3324      	adds	r3, #36	@ 0x24
 801c3ee:	2201      	movs	r2, #1
 801c3f0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 801c3f2:	4b55      	ldr	r3, [pc, #340]	@ (801c548 <USBD_CDC_Init+0x1e8>)
 801c3f4:	7819      	ldrb	r1, [r3, #0]
 801c3f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801c3fa:	2202      	movs	r2, #2
 801c3fc:	6878      	ldr	r0, [r7, #4]
 801c3fe:	f002 fb1e 	bl	801ea3e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 801c402:	4b51      	ldr	r3, [pc, #324]	@ (801c548 <USBD_CDC_Init+0x1e8>)
 801c404:	781b      	ldrb	r3, [r3, #0]
 801c406:	f003 020f 	and.w	r2, r3, #15
 801c40a:	6879      	ldr	r1, [r7, #4]
 801c40c:	4613      	mov	r3, r2
 801c40e:	009b      	lsls	r3, r3, #2
 801c410:	4413      	add	r3, r2
 801c412:	009b      	lsls	r3, r3, #2
 801c414:	440b      	add	r3, r1
 801c416:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801c41a:	2201      	movs	r2, #1
 801c41c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 801c41e:	4b4b      	ldr	r3, [pc, #300]	@ (801c54c <USBD_CDC_Init+0x1ec>)
 801c420:	781b      	ldrb	r3, [r3, #0]
 801c422:	f003 020f 	and.w	r2, r3, #15
 801c426:	6879      	ldr	r1, [r7, #4]
 801c428:	4613      	mov	r3, r2
 801c42a:	009b      	lsls	r3, r3, #2
 801c42c:	4413      	add	r3, r2
 801c42e:	009b      	lsls	r3, r3, #2
 801c430:	440b      	add	r3, r1
 801c432:	3326      	adds	r3, #38	@ 0x26
 801c434:	2210      	movs	r2, #16
 801c436:	801a      	strh	r2, [r3, #0]
 801c438:	e035      	b.n	801c4a6 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 801c43a:	4b42      	ldr	r3, [pc, #264]	@ (801c544 <USBD_CDC_Init+0x1e4>)
 801c43c:	7819      	ldrb	r1, [r3, #0]
 801c43e:	2340      	movs	r3, #64	@ 0x40
 801c440:	2202      	movs	r2, #2
 801c442:	6878      	ldr	r0, [r7, #4]
 801c444:	f002 fafb 	bl	801ea3e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 801c448:	4b3e      	ldr	r3, [pc, #248]	@ (801c544 <USBD_CDC_Init+0x1e4>)
 801c44a:	781b      	ldrb	r3, [r3, #0]
 801c44c:	f003 020f 	and.w	r2, r3, #15
 801c450:	6879      	ldr	r1, [r7, #4]
 801c452:	4613      	mov	r3, r2
 801c454:	009b      	lsls	r3, r3, #2
 801c456:	4413      	add	r3, r2
 801c458:	009b      	lsls	r3, r3, #2
 801c45a:	440b      	add	r3, r1
 801c45c:	3324      	adds	r3, #36	@ 0x24
 801c45e:	2201      	movs	r2, #1
 801c460:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 801c462:	4b39      	ldr	r3, [pc, #228]	@ (801c548 <USBD_CDC_Init+0x1e8>)
 801c464:	7819      	ldrb	r1, [r3, #0]
 801c466:	2340      	movs	r3, #64	@ 0x40
 801c468:	2202      	movs	r2, #2
 801c46a:	6878      	ldr	r0, [r7, #4]
 801c46c:	f002 fae7 	bl	801ea3e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 801c470:	4b35      	ldr	r3, [pc, #212]	@ (801c548 <USBD_CDC_Init+0x1e8>)
 801c472:	781b      	ldrb	r3, [r3, #0]
 801c474:	f003 020f 	and.w	r2, r3, #15
 801c478:	6879      	ldr	r1, [r7, #4]
 801c47a:	4613      	mov	r3, r2
 801c47c:	009b      	lsls	r3, r3, #2
 801c47e:	4413      	add	r3, r2
 801c480:	009b      	lsls	r3, r3, #2
 801c482:	440b      	add	r3, r1
 801c484:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801c488:	2201      	movs	r2, #1
 801c48a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 801c48c:	4b2f      	ldr	r3, [pc, #188]	@ (801c54c <USBD_CDC_Init+0x1ec>)
 801c48e:	781b      	ldrb	r3, [r3, #0]
 801c490:	f003 020f 	and.w	r2, r3, #15
 801c494:	6879      	ldr	r1, [r7, #4]
 801c496:	4613      	mov	r3, r2
 801c498:	009b      	lsls	r3, r3, #2
 801c49a:	4413      	add	r3, r2
 801c49c:	009b      	lsls	r3, r3, #2
 801c49e:	440b      	add	r3, r1
 801c4a0:	3326      	adds	r3, #38	@ 0x26
 801c4a2:	2210      	movs	r2, #16
 801c4a4:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 801c4a6:	4b29      	ldr	r3, [pc, #164]	@ (801c54c <USBD_CDC_Init+0x1ec>)
 801c4a8:	7819      	ldrb	r1, [r3, #0]
 801c4aa:	2308      	movs	r3, #8
 801c4ac:	2203      	movs	r2, #3
 801c4ae:	6878      	ldr	r0, [r7, #4]
 801c4b0:	f002 fac5 	bl	801ea3e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 801c4b4:	4b25      	ldr	r3, [pc, #148]	@ (801c54c <USBD_CDC_Init+0x1ec>)
 801c4b6:	781b      	ldrb	r3, [r3, #0]
 801c4b8:	f003 020f 	and.w	r2, r3, #15
 801c4bc:	6879      	ldr	r1, [r7, #4]
 801c4be:	4613      	mov	r3, r2
 801c4c0:	009b      	lsls	r3, r3, #2
 801c4c2:	4413      	add	r3, r2
 801c4c4:	009b      	lsls	r3, r3, #2
 801c4c6:	440b      	add	r3, r1
 801c4c8:	3324      	adds	r3, #36	@ 0x24
 801c4ca:	2201      	movs	r2, #1
 801c4cc:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 801c4ce:	68fb      	ldr	r3, [r7, #12]
 801c4d0:	2200      	movs	r2, #0
 801c4d2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 801c4d6:	687b      	ldr	r3, [r7, #4]
 801c4d8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801c4dc:	687a      	ldr	r2, [r7, #4]
 801c4de:	33b0      	adds	r3, #176	@ 0xb0
 801c4e0:	009b      	lsls	r3, r3, #2
 801c4e2:	4413      	add	r3, r2
 801c4e4:	685b      	ldr	r3, [r3, #4]
 801c4e6:	681b      	ldr	r3, [r3, #0]
 801c4e8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 801c4ea:	68fb      	ldr	r3, [r7, #12]
 801c4ec:	2200      	movs	r2, #0
 801c4ee:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 801c4f2:	68fb      	ldr	r3, [r7, #12]
 801c4f4:	2200      	movs	r2, #0
 801c4f6:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 801c4fa:	68fb      	ldr	r3, [r7, #12]
 801c4fc:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 801c500:	2b00      	cmp	r3, #0
 801c502:	d101      	bne.n	801c508 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 801c504:	2302      	movs	r3, #2
 801c506:	e018      	b.n	801c53a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801c508:	687b      	ldr	r3, [r7, #4]
 801c50a:	7c1b      	ldrb	r3, [r3, #16]
 801c50c:	2b00      	cmp	r3, #0
 801c50e:	d10a      	bne.n	801c526 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801c510:	4b0d      	ldr	r3, [pc, #52]	@ (801c548 <USBD_CDC_Init+0x1e8>)
 801c512:	7819      	ldrb	r1, [r3, #0]
 801c514:	68fb      	ldr	r3, [r7, #12]
 801c516:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801c51a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801c51e:	6878      	ldr	r0, [r7, #4]
 801c520:	f002 fb7c 	bl	801ec1c <USBD_LL_PrepareReceive>
 801c524:	e008      	b.n	801c538 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801c526:	4b08      	ldr	r3, [pc, #32]	@ (801c548 <USBD_CDC_Init+0x1e8>)
 801c528:	7819      	ldrb	r1, [r3, #0]
 801c52a:	68fb      	ldr	r3, [r7, #12]
 801c52c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801c530:	2340      	movs	r3, #64	@ 0x40
 801c532:	6878      	ldr	r0, [r7, #4]
 801c534:	f002 fb72 	bl	801ec1c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801c538:	2300      	movs	r3, #0
}
 801c53a:	4618      	mov	r0, r3
 801c53c:	3710      	adds	r7, #16
 801c53e:	46bd      	mov	sp, r7
 801c540:	bd80      	pop	{r7, pc}
 801c542:	bf00      	nop
 801c544:	2400027b 	.word	0x2400027b
 801c548:	2400027c 	.word	0x2400027c
 801c54c:	2400027d 	.word	0x2400027d

0801c550 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801c550:	b580      	push	{r7, lr}
 801c552:	b082      	sub	sp, #8
 801c554:	af00      	add	r7, sp, #0
 801c556:	6078      	str	r0, [r7, #4]
 801c558:	460b      	mov	r3, r1
 801c55a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 801c55c:	4b3a      	ldr	r3, [pc, #232]	@ (801c648 <USBD_CDC_DeInit+0xf8>)
 801c55e:	781b      	ldrb	r3, [r3, #0]
 801c560:	4619      	mov	r1, r3
 801c562:	6878      	ldr	r0, [r7, #4]
 801c564:	f002 fa91 	bl	801ea8a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 801c568:	4b37      	ldr	r3, [pc, #220]	@ (801c648 <USBD_CDC_DeInit+0xf8>)
 801c56a:	781b      	ldrb	r3, [r3, #0]
 801c56c:	f003 020f 	and.w	r2, r3, #15
 801c570:	6879      	ldr	r1, [r7, #4]
 801c572:	4613      	mov	r3, r2
 801c574:	009b      	lsls	r3, r3, #2
 801c576:	4413      	add	r3, r2
 801c578:	009b      	lsls	r3, r3, #2
 801c57a:	440b      	add	r3, r1
 801c57c:	3324      	adds	r3, #36	@ 0x24
 801c57e:	2200      	movs	r2, #0
 801c580:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 801c582:	4b32      	ldr	r3, [pc, #200]	@ (801c64c <USBD_CDC_DeInit+0xfc>)
 801c584:	781b      	ldrb	r3, [r3, #0]
 801c586:	4619      	mov	r1, r3
 801c588:	6878      	ldr	r0, [r7, #4]
 801c58a:	f002 fa7e 	bl	801ea8a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 801c58e:	4b2f      	ldr	r3, [pc, #188]	@ (801c64c <USBD_CDC_DeInit+0xfc>)
 801c590:	781b      	ldrb	r3, [r3, #0]
 801c592:	f003 020f 	and.w	r2, r3, #15
 801c596:	6879      	ldr	r1, [r7, #4]
 801c598:	4613      	mov	r3, r2
 801c59a:	009b      	lsls	r3, r3, #2
 801c59c:	4413      	add	r3, r2
 801c59e:	009b      	lsls	r3, r3, #2
 801c5a0:	440b      	add	r3, r1
 801c5a2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801c5a6:	2200      	movs	r2, #0
 801c5a8:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 801c5aa:	4b29      	ldr	r3, [pc, #164]	@ (801c650 <USBD_CDC_DeInit+0x100>)
 801c5ac:	781b      	ldrb	r3, [r3, #0]
 801c5ae:	4619      	mov	r1, r3
 801c5b0:	6878      	ldr	r0, [r7, #4]
 801c5b2:	f002 fa6a 	bl	801ea8a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 801c5b6:	4b26      	ldr	r3, [pc, #152]	@ (801c650 <USBD_CDC_DeInit+0x100>)
 801c5b8:	781b      	ldrb	r3, [r3, #0]
 801c5ba:	f003 020f 	and.w	r2, r3, #15
 801c5be:	6879      	ldr	r1, [r7, #4]
 801c5c0:	4613      	mov	r3, r2
 801c5c2:	009b      	lsls	r3, r3, #2
 801c5c4:	4413      	add	r3, r2
 801c5c6:	009b      	lsls	r3, r3, #2
 801c5c8:	440b      	add	r3, r1
 801c5ca:	3324      	adds	r3, #36	@ 0x24
 801c5cc:	2200      	movs	r2, #0
 801c5ce:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 801c5d0:	4b1f      	ldr	r3, [pc, #124]	@ (801c650 <USBD_CDC_DeInit+0x100>)
 801c5d2:	781b      	ldrb	r3, [r3, #0]
 801c5d4:	f003 020f 	and.w	r2, r3, #15
 801c5d8:	6879      	ldr	r1, [r7, #4]
 801c5da:	4613      	mov	r3, r2
 801c5dc:	009b      	lsls	r3, r3, #2
 801c5de:	4413      	add	r3, r2
 801c5e0:	009b      	lsls	r3, r3, #2
 801c5e2:	440b      	add	r3, r1
 801c5e4:	3326      	adds	r3, #38	@ 0x26
 801c5e6:	2200      	movs	r2, #0
 801c5e8:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 801c5ea:	687b      	ldr	r3, [r7, #4]
 801c5ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c5f0:	687b      	ldr	r3, [r7, #4]
 801c5f2:	32b0      	adds	r2, #176	@ 0xb0
 801c5f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c5f8:	2b00      	cmp	r3, #0
 801c5fa:	d01f      	beq.n	801c63c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 801c5fc:	687b      	ldr	r3, [r7, #4]
 801c5fe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801c602:	687a      	ldr	r2, [r7, #4]
 801c604:	33b0      	adds	r3, #176	@ 0xb0
 801c606:	009b      	lsls	r3, r3, #2
 801c608:	4413      	add	r3, r2
 801c60a:	685b      	ldr	r3, [r3, #4]
 801c60c:	685b      	ldr	r3, [r3, #4]
 801c60e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 801c610:	687b      	ldr	r3, [r7, #4]
 801c612:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c616:	687b      	ldr	r3, [r7, #4]
 801c618:	32b0      	adds	r2, #176	@ 0xb0
 801c61a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c61e:	4618      	mov	r0, r3
 801c620:	f002 fb3e 	bl	801eca0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 801c624:	687b      	ldr	r3, [r7, #4]
 801c626:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c62a:	687b      	ldr	r3, [r7, #4]
 801c62c:	32b0      	adds	r2, #176	@ 0xb0
 801c62e:	2100      	movs	r1, #0
 801c630:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 801c634:	687b      	ldr	r3, [r7, #4]
 801c636:	2200      	movs	r2, #0
 801c638:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 801c63c:	2300      	movs	r3, #0
}
 801c63e:	4618      	mov	r0, r3
 801c640:	3708      	adds	r7, #8
 801c642:	46bd      	mov	sp, r7
 801c644:	bd80      	pop	{r7, pc}
 801c646:	bf00      	nop
 801c648:	2400027b 	.word	0x2400027b
 801c64c:	2400027c 	.word	0x2400027c
 801c650:	2400027d 	.word	0x2400027d

0801c654 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 801c654:	b580      	push	{r7, lr}
 801c656:	b086      	sub	sp, #24
 801c658:	af00      	add	r7, sp, #0
 801c65a:	6078      	str	r0, [r7, #4]
 801c65c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801c65e:	687b      	ldr	r3, [r7, #4]
 801c660:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c664:	687b      	ldr	r3, [r7, #4]
 801c666:	32b0      	adds	r2, #176	@ 0xb0
 801c668:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c66c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 801c66e:	2300      	movs	r3, #0
 801c670:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 801c672:	2300      	movs	r3, #0
 801c674:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 801c676:	2300      	movs	r3, #0
 801c678:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 801c67a:	693b      	ldr	r3, [r7, #16]
 801c67c:	2b00      	cmp	r3, #0
 801c67e:	d101      	bne.n	801c684 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 801c680:	2303      	movs	r3, #3
 801c682:	e0bf      	b.n	801c804 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801c684:	683b      	ldr	r3, [r7, #0]
 801c686:	781b      	ldrb	r3, [r3, #0]
 801c688:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801c68c:	2b00      	cmp	r3, #0
 801c68e:	d050      	beq.n	801c732 <USBD_CDC_Setup+0xde>
 801c690:	2b20      	cmp	r3, #32
 801c692:	f040 80af 	bne.w	801c7f4 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 801c696:	683b      	ldr	r3, [r7, #0]
 801c698:	88db      	ldrh	r3, [r3, #6]
 801c69a:	2b00      	cmp	r3, #0
 801c69c:	d03a      	beq.n	801c714 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 801c69e:	683b      	ldr	r3, [r7, #0]
 801c6a0:	781b      	ldrb	r3, [r3, #0]
 801c6a2:	b25b      	sxtb	r3, r3
 801c6a4:	2b00      	cmp	r3, #0
 801c6a6:	da1b      	bge.n	801c6e0 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 801c6a8:	687b      	ldr	r3, [r7, #4]
 801c6aa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801c6ae:	687a      	ldr	r2, [r7, #4]
 801c6b0:	33b0      	adds	r3, #176	@ 0xb0
 801c6b2:	009b      	lsls	r3, r3, #2
 801c6b4:	4413      	add	r3, r2
 801c6b6:	685b      	ldr	r3, [r3, #4]
 801c6b8:	689b      	ldr	r3, [r3, #8]
 801c6ba:	683a      	ldr	r2, [r7, #0]
 801c6bc:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 801c6be:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 801c6c0:	683a      	ldr	r2, [r7, #0]
 801c6c2:	88d2      	ldrh	r2, [r2, #6]
 801c6c4:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 801c6c6:	683b      	ldr	r3, [r7, #0]
 801c6c8:	88db      	ldrh	r3, [r3, #6]
 801c6ca:	2b07      	cmp	r3, #7
 801c6cc:	bf28      	it	cs
 801c6ce:	2307      	movcs	r3, #7
 801c6d0:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 801c6d2:	693b      	ldr	r3, [r7, #16]
 801c6d4:	89fa      	ldrh	r2, [r7, #14]
 801c6d6:	4619      	mov	r1, r3
 801c6d8:	6878      	ldr	r0, [r7, #4]
 801c6da:	f001 fd7d 	bl	801e1d8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 801c6de:	e090      	b.n	801c802 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 801c6e0:	683b      	ldr	r3, [r7, #0]
 801c6e2:	785a      	ldrb	r2, [r3, #1]
 801c6e4:	693b      	ldr	r3, [r7, #16]
 801c6e6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 801c6ea:	683b      	ldr	r3, [r7, #0]
 801c6ec:	88db      	ldrh	r3, [r3, #6]
 801c6ee:	2b3f      	cmp	r3, #63	@ 0x3f
 801c6f0:	d803      	bhi.n	801c6fa <USBD_CDC_Setup+0xa6>
 801c6f2:	683b      	ldr	r3, [r7, #0]
 801c6f4:	88db      	ldrh	r3, [r3, #6]
 801c6f6:	b2da      	uxtb	r2, r3
 801c6f8:	e000      	b.n	801c6fc <USBD_CDC_Setup+0xa8>
 801c6fa:	2240      	movs	r2, #64	@ 0x40
 801c6fc:	693b      	ldr	r3, [r7, #16]
 801c6fe:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 801c702:	6939      	ldr	r1, [r7, #16]
 801c704:	693b      	ldr	r3, [r7, #16]
 801c706:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 801c70a:	461a      	mov	r2, r3
 801c70c:	6878      	ldr	r0, [r7, #4]
 801c70e:	f001 fd8f 	bl	801e230 <USBD_CtlPrepareRx>
      break;
 801c712:	e076      	b.n	801c802 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 801c714:	687b      	ldr	r3, [r7, #4]
 801c716:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801c71a:	687a      	ldr	r2, [r7, #4]
 801c71c:	33b0      	adds	r3, #176	@ 0xb0
 801c71e:	009b      	lsls	r3, r3, #2
 801c720:	4413      	add	r3, r2
 801c722:	685b      	ldr	r3, [r3, #4]
 801c724:	689b      	ldr	r3, [r3, #8]
 801c726:	683a      	ldr	r2, [r7, #0]
 801c728:	7850      	ldrb	r0, [r2, #1]
 801c72a:	2200      	movs	r2, #0
 801c72c:	6839      	ldr	r1, [r7, #0]
 801c72e:	4798      	blx	r3
      break;
 801c730:	e067      	b.n	801c802 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801c732:	683b      	ldr	r3, [r7, #0]
 801c734:	785b      	ldrb	r3, [r3, #1]
 801c736:	2b0b      	cmp	r3, #11
 801c738:	d851      	bhi.n	801c7de <USBD_CDC_Setup+0x18a>
 801c73a:	a201      	add	r2, pc, #4	@ (adr r2, 801c740 <USBD_CDC_Setup+0xec>)
 801c73c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c740:	0801c771 	.word	0x0801c771
 801c744:	0801c7ed 	.word	0x0801c7ed
 801c748:	0801c7df 	.word	0x0801c7df
 801c74c:	0801c7df 	.word	0x0801c7df
 801c750:	0801c7df 	.word	0x0801c7df
 801c754:	0801c7df 	.word	0x0801c7df
 801c758:	0801c7df 	.word	0x0801c7df
 801c75c:	0801c7df 	.word	0x0801c7df
 801c760:	0801c7df 	.word	0x0801c7df
 801c764:	0801c7df 	.word	0x0801c7df
 801c768:	0801c79b 	.word	0x0801c79b
 801c76c:	0801c7c5 	.word	0x0801c7c5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801c770:	687b      	ldr	r3, [r7, #4]
 801c772:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801c776:	b2db      	uxtb	r3, r3
 801c778:	2b03      	cmp	r3, #3
 801c77a:	d107      	bne.n	801c78c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 801c77c:	f107 030a 	add.w	r3, r7, #10
 801c780:	2202      	movs	r2, #2
 801c782:	4619      	mov	r1, r3
 801c784:	6878      	ldr	r0, [r7, #4]
 801c786:	f001 fd27 	bl	801e1d8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801c78a:	e032      	b.n	801c7f2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 801c78c:	6839      	ldr	r1, [r7, #0]
 801c78e:	6878      	ldr	r0, [r7, #4]
 801c790:	f001 fca5 	bl	801e0de <USBD_CtlError>
            ret = USBD_FAIL;
 801c794:	2303      	movs	r3, #3
 801c796:	75fb      	strb	r3, [r7, #23]
          break;
 801c798:	e02b      	b.n	801c7f2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801c79a:	687b      	ldr	r3, [r7, #4]
 801c79c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801c7a0:	b2db      	uxtb	r3, r3
 801c7a2:	2b03      	cmp	r3, #3
 801c7a4:	d107      	bne.n	801c7b6 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 801c7a6:	f107 030d 	add.w	r3, r7, #13
 801c7aa:	2201      	movs	r2, #1
 801c7ac:	4619      	mov	r1, r3
 801c7ae:	6878      	ldr	r0, [r7, #4]
 801c7b0:	f001 fd12 	bl	801e1d8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801c7b4:	e01d      	b.n	801c7f2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 801c7b6:	6839      	ldr	r1, [r7, #0]
 801c7b8:	6878      	ldr	r0, [r7, #4]
 801c7ba:	f001 fc90 	bl	801e0de <USBD_CtlError>
            ret = USBD_FAIL;
 801c7be:	2303      	movs	r3, #3
 801c7c0:	75fb      	strb	r3, [r7, #23]
          break;
 801c7c2:	e016      	b.n	801c7f2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 801c7c4:	687b      	ldr	r3, [r7, #4]
 801c7c6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801c7ca:	b2db      	uxtb	r3, r3
 801c7cc:	2b03      	cmp	r3, #3
 801c7ce:	d00f      	beq.n	801c7f0 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 801c7d0:	6839      	ldr	r1, [r7, #0]
 801c7d2:	6878      	ldr	r0, [r7, #4]
 801c7d4:	f001 fc83 	bl	801e0de <USBD_CtlError>
            ret = USBD_FAIL;
 801c7d8:	2303      	movs	r3, #3
 801c7da:	75fb      	strb	r3, [r7, #23]
          }
          break;
 801c7dc:	e008      	b.n	801c7f0 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 801c7de:	6839      	ldr	r1, [r7, #0]
 801c7e0:	6878      	ldr	r0, [r7, #4]
 801c7e2:	f001 fc7c 	bl	801e0de <USBD_CtlError>
          ret = USBD_FAIL;
 801c7e6:	2303      	movs	r3, #3
 801c7e8:	75fb      	strb	r3, [r7, #23]
          break;
 801c7ea:	e002      	b.n	801c7f2 <USBD_CDC_Setup+0x19e>
          break;
 801c7ec:	bf00      	nop
 801c7ee:	e008      	b.n	801c802 <USBD_CDC_Setup+0x1ae>
          break;
 801c7f0:	bf00      	nop
      }
      break;
 801c7f2:	e006      	b.n	801c802 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 801c7f4:	6839      	ldr	r1, [r7, #0]
 801c7f6:	6878      	ldr	r0, [r7, #4]
 801c7f8:	f001 fc71 	bl	801e0de <USBD_CtlError>
      ret = USBD_FAIL;
 801c7fc:	2303      	movs	r3, #3
 801c7fe:	75fb      	strb	r3, [r7, #23]
      break;
 801c800:	bf00      	nop
  }

  return (uint8_t)ret;
 801c802:	7dfb      	ldrb	r3, [r7, #23]
}
 801c804:	4618      	mov	r0, r3
 801c806:	3718      	adds	r7, #24
 801c808:	46bd      	mov	sp, r7
 801c80a:	bd80      	pop	{r7, pc}

0801c80c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801c80c:	b580      	push	{r7, lr}
 801c80e:	b084      	sub	sp, #16
 801c810:	af00      	add	r7, sp, #0
 801c812:	6078      	str	r0, [r7, #4]
 801c814:	460b      	mov	r3, r1
 801c816:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 801c818:	687b      	ldr	r3, [r7, #4]
 801c81a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801c81e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801c820:	687b      	ldr	r3, [r7, #4]
 801c822:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c826:	687b      	ldr	r3, [r7, #4]
 801c828:	32b0      	adds	r2, #176	@ 0xb0
 801c82a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c82e:	2b00      	cmp	r3, #0
 801c830:	d101      	bne.n	801c836 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 801c832:	2303      	movs	r3, #3
 801c834:	e065      	b.n	801c902 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801c836:	687b      	ldr	r3, [r7, #4]
 801c838:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c83c:	687b      	ldr	r3, [r7, #4]
 801c83e:	32b0      	adds	r2, #176	@ 0xb0
 801c840:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c844:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801c846:	78fb      	ldrb	r3, [r7, #3]
 801c848:	f003 020f 	and.w	r2, r3, #15
 801c84c:	6879      	ldr	r1, [r7, #4]
 801c84e:	4613      	mov	r3, r2
 801c850:	009b      	lsls	r3, r3, #2
 801c852:	4413      	add	r3, r2
 801c854:	009b      	lsls	r3, r3, #2
 801c856:	440b      	add	r3, r1
 801c858:	3318      	adds	r3, #24
 801c85a:	681b      	ldr	r3, [r3, #0]
 801c85c:	2b00      	cmp	r3, #0
 801c85e:	d02f      	beq.n	801c8c0 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 801c860:	78fb      	ldrb	r3, [r7, #3]
 801c862:	f003 020f 	and.w	r2, r3, #15
 801c866:	6879      	ldr	r1, [r7, #4]
 801c868:	4613      	mov	r3, r2
 801c86a:	009b      	lsls	r3, r3, #2
 801c86c:	4413      	add	r3, r2
 801c86e:	009b      	lsls	r3, r3, #2
 801c870:	440b      	add	r3, r1
 801c872:	3318      	adds	r3, #24
 801c874:	681a      	ldr	r2, [r3, #0]
 801c876:	78fb      	ldrb	r3, [r7, #3]
 801c878:	f003 010f 	and.w	r1, r3, #15
 801c87c:	68f8      	ldr	r0, [r7, #12]
 801c87e:	460b      	mov	r3, r1
 801c880:	00db      	lsls	r3, r3, #3
 801c882:	440b      	add	r3, r1
 801c884:	009b      	lsls	r3, r3, #2
 801c886:	4403      	add	r3, r0
 801c888:	331c      	adds	r3, #28
 801c88a:	681b      	ldr	r3, [r3, #0]
 801c88c:	fbb2 f1f3 	udiv	r1, r2, r3
 801c890:	fb01 f303 	mul.w	r3, r1, r3
 801c894:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801c896:	2b00      	cmp	r3, #0
 801c898:	d112      	bne.n	801c8c0 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 801c89a:	78fb      	ldrb	r3, [r7, #3]
 801c89c:	f003 020f 	and.w	r2, r3, #15
 801c8a0:	6879      	ldr	r1, [r7, #4]
 801c8a2:	4613      	mov	r3, r2
 801c8a4:	009b      	lsls	r3, r3, #2
 801c8a6:	4413      	add	r3, r2
 801c8a8:	009b      	lsls	r3, r3, #2
 801c8aa:	440b      	add	r3, r1
 801c8ac:	3318      	adds	r3, #24
 801c8ae:	2200      	movs	r2, #0
 801c8b0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 801c8b2:	78f9      	ldrb	r1, [r7, #3]
 801c8b4:	2300      	movs	r3, #0
 801c8b6:	2200      	movs	r2, #0
 801c8b8:	6878      	ldr	r0, [r7, #4]
 801c8ba:	f002 f98e 	bl	801ebda <USBD_LL_Transmit>
 801c8be:	e01f      	b.n	801c900 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 801c8c0:	68bb      	ldr	r3, [r7, #8]
 801c8c2:	2200      	movs	r2, #0
 801c8c4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 801c8c8:	687b      	ldr	r3, [r7, #4]
 801c8ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801c8ce:	687a      	ldr	r2, [r7, #4]
 801c8d0:	33b0      	adds	r3, #176	@ 0xb0
 801c8d2:	009b      	lsls	r3, r3, #2
 801c8d4:	4413      	add	r3, r2
 801c8d6:	685b      	ldr	r3, [r3, #4]
 801c8d8:	691b      	ldr	r3, [r3, #16]
 801c8da:	2b00      	cmp	r3, #0
 801c8dc:	d010      	beq.n	801c900 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 801c8de:	687b      	ldr	r3, [r7, #4]
 801c8e0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801c8e4:	687a      	ldr	r2, [r7, #4]
 801c8e6:	33b0      	adds	r3, #176	@ 0xb0
 801c8e8:	009b      	lsls	r3, r3, #2
 801c8ea:	4413      	add	r3, r2
 801c8ec:	685b      	ldr	r3, [r3, #4]
 801c8ee:	691b      	ldr	r3, [r3, #16]
 801c8f0:	68ba      	ldr	r2, [r7, #8]
 801c8f2:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 801c8f6:	68ba      	ldr	r2, [r7, #8]
 801c8f8:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 801c8fc:	78fa      	ldrb	r2, [r7, #3]
 801c8fe:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 801c900:	2300      	movs	r3, #0
}
 801c902:	4618      	mov	r0, r3
 801c904:	3710      	adds	r7, #16
 801c906:	46bd      	mov	sp, r7
 801c908:	bd80      	pop	{r7, pc}

0801c90a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801c90a:	b580      	push	{r7, lr}
 801c90c:	b084      	sub	sp, #16
 801c90e:	af00      	add	r7, sp, #0
 801c910:	6078      	str	r0, [r7, #4]
 801c912:	460b      	mov	r3, r1
 801c914:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801c916:	687b      	ldr	r3, [r7, #4]
 801c918:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c91c:	687b      	ldr	r3, [r7, #4]
 801c91e:	32b0      	adds	r2, #176	@ 0xb0
 801c920:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c924:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801c926:	687b      	ldr	r3, [r7, #4]
 801c928:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c92c:	687b      	ldr	r3, [r7, #4]
 801c92e:	32b0      	adds	r2, #176	@ 0xb0
 801c930:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c934:	2b00      	cmp	r3, #0
 801c936:	d101      	bne.n	801c93c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 801c938:	2303      	movs	r3, #3
 801c93a:	e01a      	b.n	801c972 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 801c93c:	78fb      	ldrb	r3, [r7, #3]
 801c93e:	4619      	mov	r1, r3
 801c940:	6878      	ldr	r0, [r7, #4]
 801c942:	f002 f98c 	bl	801ec5e <USBD_LL_GetRxDataSize>
 801c946:	4602      	mov	r2, r0
 801c948:	68fb      	ldr	r3, [r7, #12]
 801c94a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 801c94e:	687b      	ldr	r3, [r7, #4]
 801c950:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801c954:	687a      	ldr	r2, [r7, #4]
 801c956:	33b0      	adds	r3, #176	@ 0xb0
 801c958:	009b      	lsls	r3, r3, #2
 801c95a:	4413      	add	r3, r2
 801c95c:	685b      	ldr	r3, [r3, #4]
 801c95e:	68db      	ldr	r3, [r3, #12]
 801c960:	68fa      	ldr	r2, [r7, #12]
 801c962:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 801c966:	68fa      	ldr	r2, [r7, #12]
 801c968:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 801c96c:	4611      	mov	r1, r2
 801c96e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 801c970:	2300      	movs	r3, #0
}
 801c972:	4618      	mov	r0, r3
 801c974:	3710      	adds	r7, #16
 801c976:	46bd      	mov	sp, r7
 801c978:	bd80      	pop	{r7, pc}

0801c97a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 801c97a:	b580      	push	{r7, lr}
 801c97c:	b084      	sub	sp, #16
 801c97e:	af00      	add	r7, sp, #0
 801c980:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801c982:	687b      	ldr	r3, [r7, #4]
 801c984:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c988:	687b      	ldr	r3, [r7, #4]
 801c98a:	32b0      	adds	r2, #176	@ 0xb0
 801c98c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c990:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801c992:	68fb      	ldr	r3, [r7, #12]
 801c994:	2b00      	cmp	r3, #0
 801c996:	d101      	bne.n	801c99c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 801c998:	2303      	movs	r3, #3
 801c99a:	e024      	b.n	801c9e6 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 801c99c:	687b      	ldr	r3, [r7, #4]
 801c99e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801c9a2:	687a      	ldr	r2, [r7, #4]
 801c9a4:	33b0      	adds	r3, #176	@ 0xb0
 801c9a6:	009b      	lsls	r3, r3, #2
 801c9a8:	4413      	add	r3, r2
 801c9aa:	685b      	ldr	r3, [r3, #4]
 801c9ac:	2b00      	cmp	r3, #0
 801c9ae:	d019      	beq.n	801c9e4 <USBD_CDC_EP0_RxReady+0x6a>
 801c9b0:	68fb      	ldr	r3, [r7, #12]
 801c9b2:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 801c9b6:	2bff      	cmp	r3, #255	@ 0xff
 801c9b8:	d014      	beq.n	801c9e4 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 801c9ba:	687b      	ldr	r3, [r7, #4]
 801c9bc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801c9c0:	687a      	ldr	r2, [r7, #4]
 801c9c2:	33b0      	adds	r3, #176	@ 0xb0
 801c9c4:	009b      	lsls	r3, r3, #2
 801c9c6:	4413      	add	r3, r2
 801c9c8:	685b      	ldr	r3, [r3, #4]
 801c9ca:	689b      	ldr	r3, [r3, #8]
 801c9cc:	68fa      	ldr	r2, [r7, #12]
 801c9ce:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 801c9d2:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 801c9d4:	68fa      	ldr	r2, [r7, #12]
 801c9d6:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 801c9da:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 801c9dc:	68fb      	ldr	r3, [r7, #12]
 801c9de:	22ff      	movs	r2, #255	@ 0xff
 801c9e0:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 801c9e4:	2300      	movs	r3, #0
}
 801c9e6:	4618      	mov	r0, r3
 801c9e8:	3710      	adds	r7, #16
 801c9ea:	46bd      	mov	sp, r7
 801c9ec:	bd80      	pop	{r7, pc}
	...

0801c9f0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 801c9f0:	b580      	push	{r7, lr}
 801c9f2:	b086      	sub	sp, #24
 801c9f4:	af00      	add	r7, sp, #0
 801c9f6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 801c9f8:	2182      	movs	r1, #130	@ 0x82
 801c9fa:	4818      	ldr	r0, [pc, #96]	@ (801ca5c <USBD_CDC_GetFSCfgDesc+0x6c>)
 801c9fc:	f000 fd0f 	bl	801d41e <USBD_GetEpDesc>
 801ca00:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801ca02:	2101      	movs	r1, #1
 801ca04:	4815      	ldr	r0, [pc, #84]	@ (801ca5c <USBD_CDC_GetFSCfgDesc+0x6c>)
 801ca06:	f000 fd0a 	bl	801d41e <USBD_GetEpDesc>
 801ca0a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 801ca0c:	2181      	movs	r1, #129	@ 0x81
 801ca0e:	4813      	ldr	r0, [pc, #76]	@ (801ca5c <USBD_CDC_GetFSCfgDesc+0x6c>)
 801ca10:	f000 fd05 	bl	801d41e <USBD_GetEpDesc>
 801ca14:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801ca16:	697b      	ldr	r3, [r7, #20]
 801ca18:	2b00      	cmp	r3, #0
 801ca1a:	d002      	beq.n	801ca22 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 801ca1c:	697b      	ldr	r3, [r7, #20]
 801ca1e:	2210      	movs	r2, #16
 801ca20:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801ca22:	693b      	ldr	r3, [r7, #16]
 801ca24:	2b00      	cmp	r3, #0
 801ca26:	d006      	beq.n	801ca36 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801ca28:	693b      	ldr	r3, [r7, #16]
 801ca2a:	2200      	movs	r2, #0
 801ca2c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801ca30:	711a      	strb	r2, [r3, #4]
 801ca32:	2200      	movs	r2, #0
 801ca34:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801ca36:	68fb      	ldr	r3, [r7, #12]
 801ca38:	2b00      	cmp	r3, #0
 801ca3a:	d006      	beq.n	801ca4a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801ca3c:	68fb      	ldr	r3, [r7, #12]
 801ca3e:	2200      	movs	r2, #0
 801ca40:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801ca44:	711a      	strb	r2, [r3, #4]
 801ca46:	2200      	movs	r2, #0
 801ca48:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801ca4a:	687b      	ldr	r3, [r7, #4]
 801ca4c:	2243      	movs	r2, #67	@ 0x43
 801ca4e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 801ca50:	4b02      	ldr	r3, [pc, #8]	@ (801ca5c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 801ca52:	4618      	mov	r0, r3
 801ca54:	3718      	adds	r7, #24
 801ca56:	46bd      	mov	sp, r7
 801ca58:	bd80      	pop	{r7, pc}
 801ca5a:	bf00      	nop
 801ca5c:	24000238 	.word	0x24000238

0801ca60 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 801ca60:	b580      	push	{r7, lr}
 801ca62:	b086      	sub	sp, #24
 801ca64:	af00      	add	r7, sp, #0
 801ca66:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 801ca68:	2182      	movs	r1, #130	@ 0x82
 801ca6a:	4818      	ldr	r0, [pc, #96]	@ (801cacc <USBD_CDC_GetHSCfgDesc+0x6c>)
 801ca6c:	f000 fcd7 	bl	801d41e <USBD_GetEpDesc>
 801ca70:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801ca72:	2101      	movs	r1, #1
 801ca74:	4815      	ldr	r0, [pc, #84]	@ (801cacc <USBD_CDC_GetHSCfgDesc+0x6c>)
 801ca76:	f000 fcd2 	bl	801d41e <USBD_GetEpDesc>
 801ca7a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 801ca7c:	2181      	movs	r1, #129	@ 0x81
 801ca7e:	4813      	ldr	r0, [pc, #76]	@ (801cacc <USBD_CDC_GetHSCfgDesc+0x6c>)
 801ca80:	f000 fccd 	bl	801d41e <USBD_GetEpDesc>
 801ca84:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801ca86:	697b      	ldr	r3, [r7, #20]
 801ca88:	2b00      	cmp	r3, #0
 801ca8a:	d002      	beq.n	801ca92 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 801ca8c:	697b      	ldr	r3, [r7, #20]
 801ca8e:	2210      	movs	r2, #16
 801ca90:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801ca92:	693b      	ldr	r3, [r7, #16]
 801ca94:	2b00      	cmp	r3, #0
 801ca96:	d006      	beq.n	801caa6 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 801ca98:	693b      	ldr	r3, [r7, #16]
 801ca9a:	2200      	movs	r2, #0
 801ca9c:	711a      	strb	r2, [r3, #4]
 801ca9e:	2200      	movs	r2, #0
 801caa0:	f042 0202 	orr.w	r2, r2, #2
 801caa4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801caa6:	68fb      	ldr	r3, [r7, #12]
 801caa8:	2b00      	cmp	r3, #0
 801caaa:	d006      	beq.n	801caba <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 801caac:	68fb      	ldr	r3, [r7, #12]
 801caae:	2200      	movs	r2, #0
 801cab0:	711a      	strb	r2, [r3, #4]
 801cab2:	2200      	movs	r2, #0
 801cab4:	f042 0202 	orr.w	r2, r2, #2
 801cab8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801caba:	687b      	ldr	r3, [r7, #4]
 801cabc:	2243      	movs	r2, #67	@ 0x43
 801cabe:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 801cac0:	4b02      	ldr	r3, [pc, #8]	@ (801cacc <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 801cac2:	4618      	mov	r0, r3
 801cac4:	3718      	adds	r7, #24
 801cac6:	46bd      	mov	sp, r7
 801cac8:	bd80      	pop	{r7, pc}
 801caca:	bf00      	nop
 801cacc:	24000238 	.word	0x24000238

0801cad0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 801cad0:	b580      	push	{r7, lr}
 801cad2:	b086      	sub	sp, #24
 801cad4:	af00      	add	r7, sp, #0
 801cad6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 801cad8:	2182      	movs	r1, #130	@ 0x82
 801cada:	4818      	ldr	r0, [pc, #96]	@ (801cb3c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 801cadc:	f000 fc9f 	bl	801d41e <USBD_GetEpDesc>
 801cae0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801cae2:	2101      	movs	r1, #1
 801cae4:	4815      	ldr	r0, [pc, #84]	@ (801cb3c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 801cae6:	f000 fc9a 	bl	801d41e <USBD_GetEpDesc>
 801caea:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 801caec:	2181      	movs	r1, #129	@ 0x81
 801caee:	4813      	ldr	r0, [pc, #76]	@ (801cb3c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 801caf0:	f000 fc95 	bl	801d41e <USBD_GetEpDesc>
 801caf4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801caf6:	697b      	ldr	r3, [r7, #20]
 801caf8:	2b00      	cmp	r3, #0
 801cafa:	d002      	beq.n	801cb02 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 801cafc:	697b      	ldr	r3, [r7, #20]
 801cafe:	2210      	movs	r2, #16
 801cb00:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801cb02:	693b      	ldr	r3, [r7, #16]
 801cb04:	2b00      	cmp	r3, #0
 801cb06:	d006      	beq.n	801cb16 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801cb08:	693b      	ldr	r3, [r7, #16]
 801cb0a:	2200      	movs	r2, #0
 801cb0c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801cb10:	711a      	strb	r2, [r3, #4]
 801cb12:	2200      	movs	r2, #0
 801cb14:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801cb16:	68fb      	ldr	r3, [r7, #12]
 801cb18:	2b00      	cmp	r3, #0
 801cb1a:	d006      	beq.n	801cb2a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801cb1c:	68fb      	ldr	r3, [r7, #12]
 801cb1e:	2200      	movs	r2, #0
 801cb20:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801cb24:	711a      	strb	r2, [r3, #4]
 801cb26:	2200      	movs	r2, #0
 801cb28:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801cb2a:	687b      	ldr	r3, [r7, #4]
 801cb2c:	2243      	movs	r2, #67	@ 0x43
 801cb2e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 801cb30:	4b02      	ldr	r3, [pc, #8]	@ (801cb3c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 801cb32:	4618      	mov	r0, r3
 801cb34:	3718      	adds	r7, #24
 801cb36:	46bd      	mov	sp, r7
 801cb38:	bd80      	pop	{r7, pc}
 801cb3a:	bf00      	nop
 801cb3c:	24000238 	.word	0x24000238

0801cb40 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 801cb40:	b480      	push	{r7}
 801cb42:	b083      	sub	sp, #12
 801cb44:	af00      	add	r7, sp, #0
 801cb46:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 801cb48:	687b      	ldr	r3, [r7, #4]
 801cb4a:	220a      	movs	r2, #10
 801cb4c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 801cb4e:	4b03      	ldr	r3, [pc, #12]	@ (801cb5c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 801cb50:	4618      	mov	r0, r3
 801cb52:	370c      	adds	r7, #12
 801cb54:	46bd      	mov	sp, r7
 801cb56:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cb5a:	4770      	bx	lr
 801cb5c:	240001f4 	.word	0x240001f4

0801cb60 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 801cb60:	b480      	push	{r7}
 801cb62:	b083      	sub	sp, #12
 801cb64:	af00      	add	r7, sp, #0
 801cb66:	6078      	str	r0, [r7, #4]
 801cb68:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 801cb6a:	683b      	ldr	r3, [r7, #0]
 801cb6c:	2b00      	cmp	r3, #0
 801cb6e:	d101      	bne.n	801cb74 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 801cb70:	2303      	movs	r3, #3
 801cb72:	e009      	b.n	801cb88 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 801cb74:	687b      	ldr	r3, [r7, #4]
 801cb76:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801cb7a:	687a      	ldr	r2, [r7, #4]
 801cb7c:	33b0      	adds	r3, #176	@ 0xb0
 801cb7e:	009b      	lsls	r3, r3, #2
 801cb80:	4413      	add	r3, r2
 801cb82:	683a      	ldr	r2, [r7, #0]
 801cb84:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 801cb86:	2300      	movs	r3, #0
}
 801cb88:	4618      	mov	r0, r3
 801cb8a:	370c      	adds	r7, #12
 801cb8c:	46bd      	mov	sp, r7
 801cb8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cb92:	4770      	bx	lr

0801cb94 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 801cb94:	b480      	push	{r7}
 801cb96:	b087      	sub	sp, #28
 801cb98:	af00      	add	r7, sp, #0
 801cb9a:	60f8      	str	r0, [r7, #12]
 801cb9c:	60b9      	str	r1, [r7, #8]
 801cb9e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801cba0:	68fb      	ldr	r3, [r7, #12]
 801cba2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801cba6:	68fb      	ldr	r3, [r7, #12]
 801cba8:	32b0      	adds	r2, #176	@ 0xb0
 801cbaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801cbae:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 801cbb0:	697b      	ldr	r3, [r7, #20]
 801cbb2:	2b00      	cmp	r3, #0
 801cbb4:	d101      	bne.n	801cbba <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 801cbb6:	2303      	movs	r3, #3
 801cbb8:	e008      	b.n	801cbcc <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 801cbba:	697b      	ldr	r3, [r7, #20]
 801cbbc:	68ba      	ldr	r2, [r7, #8]
 801cbbe:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 801cbc2:	697b      	ldr	r3, [r7, #20]
 801cbc4:	687a      	ldr	r2, [r7, #4]
 801cbc6:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 801cbca:	2300      	movs	r3, #0
}
 801cbcc:	4618      	mov	r0, r3
 801cbce:	371c      	adds	r7, #28
 801cbd0:	46bd      	mov	sp, r7
 801cbd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cbd6:	4770      	bx	lr

0801cbd8 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 801cbd8:	b480      	push	{r7}
 801cbda:	b085      	sub	sp, #20
 801cbdc:	af00      	add	r7, sp, #0
 801cbde:	6078      	str	r0, [r7, #4]
 801cbe0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801cbe2:	687b      	ldr	r3, [r7, #4]
 801cbe4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801cbe8:	687b      	ldr	r3, [r7, #4]
 801cbea:	32b0      	adds	r2, #176	@ 0xb0
 801cbec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801cbf0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801cbf2:	68fb      	ldr	r3, [r7, #12]
 801cbf4:	2b00      	cmp	r3, #0
 801cbf6:	d101      	bne.n	801cbfc <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 801cbf8:	2303      	movs	r3, #3
 801cbfa:	e004      	b.n	801cc06 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 801cbfc:	68fb      	ldr	r3, [r7, #12]
 801cbfe:	683a      	ldr	r2, [r7, #0]
 801cc00:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 801cc04:	2300      	movs	r3, #0
}
 801cc06:	4618      	mov	r0, r3
 801cc08:	3714      	adds	r7, #20
 801cc0a:	46bd      	mov	sp, r7
 801cc0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cc10:	4770      	bx	lr
	...

0801cc14 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 801cc14:	b580      	push	{r7, lr}
 801cc16:	b084      	sub	sp, #16
 801cc18:	af00      	add	r7, sp, #0
 801cc1a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801cc1c:	687b      	ldr	r3, [r7, #4]
 801cc1e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801cc22:	687b      	ldr	r3, [r7, #4]
 801cc24:	32b0      	adds	r2, #176	@ 0xb0
 801cc26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801cc2a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801cc2c:	687b      	ldr	r3, [r7, #4]
 801cc2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801cc32:	687b      	ldr	r3, [r7, #4]
 801cc34:	32b0      	adds	r2, #176	@ 0xb0
 801cc36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801cc3a:	2b00      	cmp	r3, #0
 801cc3c:	d101      	bne.n	801cc42 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 801cc3e:	2303      	movs	r3, #3
 801cc40:	e018      	b.n	801cc74 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801cc42:	687b      	ldr	r3, [r7, #4]
 801cc44:	7c1b      	ldrb	r3, [r3, #16]
 801cc46:	2b00      	cmp	r3, #0
 801cc48:	d10a      	bne.n	801cc60 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801cc4a:	4b0c      	ldr	r3, [pc, #48]	@ (801cc7c <USBD_CDC_ReceivePacket+0x68>)
 801cc4c:	7819      	ldrb	r1, [r3, #0]
 801cc4e:	68fb      	ldr	r3, [r7, #12]
 801cc50:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801cc54:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801cc58:	6878      	ldr	r0, [r7, #4]
 801cc5a:	f001 ffdf 	bl	801ec1c <USBD_LL_PrepareReceive>
 801cc5e:	e008      	b.n	801cc72 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801cc60:	4b06      	ldr	r3, [pc, #24]	@ (801cc7c <USBD_CDC_ReceivePacket+0x68>)
 801cc62:	7819      	ldrb	r1, [r3, #0]
 801cc64:	68fb      	ldr	r3, [r7, #12]
 801cc66:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801cc6a:	2340      	movs	r3, #64	@ 0x40
 801cc6c:	6878      	ldr	r0, [r7, #4]
 801cc6e:	f001 ffd5 	bl	801ec1c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801cc72:	2300      	movs	r3, #0
}
 801cc74:	4618      	mov	r0, r3
 801cc76:	3710      	adds	r7, #16
 801cc78:	46bd      	mov	sp, r7
 801cc7a:	bd80      	pop	{r7, pc}
 801cc7c:	2400027c 	.word	0x2400027c

0801cc80 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 801cc80:	b580      	push	{r7, lr}
 801cc82:	b086      	sub	sp, #24
 801cc84:	af00      	add	r7, sp, #0
 801cc86:	60f8      	str	r0, [r7, #12]
 801cc88:	60b9      	str	r1, [r7, #8]
 801cc8a:	4613      	mov	r3, r2
 801cc8c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 801cc8e:	68fb      	ldr	r3, [r7, #12]
 801cc90:	2b00      	cmp	r3, #0
 801cc92:	d101      	bne.n	801cc98 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 801cc94:	2303      	movs	r3, #3
 801cc96:	e01f      	b.n	801ccd8 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 801cc98:	68fb      	ldr	r3, [r7, #12]
 801cc9a:	2200      	movs	r2, #0
 801cc9c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 801cca0:	68fb      	ldr	r3, [r7, #12]
 801cca2:	2200      	movs	r2, #0
 801cca4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 801cca8:	68fb      	ldr	r3, [r7, #12]
 801ccaa:	2200      	movs	r2, #0
 801ccac:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 801ccb0:	68bb      	ldr	r3, [r7, #8]
 801ccb2:	2b00      	cmp	r3, #0
 801ccb4:	d003      	beq.n	801ccbe <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801ccb6:	68fb      	ldr	r3, [r7, #12]
 801ccb8:	68ba      	ldr	r2, [r7, #8]
 801ccba:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801ccbe:	68fb      	ldr	r3, [r7, #12]
 801ccc0:	2201      	movs	r2, #1
 801ccc2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 801ccc6:	68fb      	ldr	r3, [r7, #12]
 801ccc8:	79fa      	ldrb	r2, [r7, #7]
 801ccca:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 801cccc:	68f8      	ldr	r0, [r7, #12]
 801ccce:	f001 fe4b 	bl	801e968 <USBD_LL_Init>
 801ccd2:	4603      	mov	r3, r0
 801ccd4:	75fb      	strb	r3, [r7, #23]

  return ret;
 801ccd6:	7dfb      	ldrb	r3, [r7, #23]
}
 801ccd8:	4618      	mov	r0, r3
 801ccda:	3718      	adds	r7, #24
 801ccdc:	46bd      	mov	sp, r7
 801ccde:	bd80      	pop	{r7, pc}

0801cce0 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 801cce0:	b580      	push	{r7, lr}
 801cce2:	b084      	sub	sp, #16
 801cce4:	af00      	add	r7, sp, #0
 801cce6:	6078      	str	r0, [r7, #4]
 801cce8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801ccea:	2300      	movs	r3, #0
 801ccec:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 801ccee:	683b      	ldr	r3, [r7, #0]
 801ccf0:	2b00      	cmp	r3, #0
 801ccf2:	d101      	bne.n	801ccf8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 801ccf4:	2303      	movs	r3, #3
 801ccf6:	e025      	b.n	801cd44 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 801ccf8:	687b      	ldr	r3, [r7, #4]
 801ccfa:	683a      	ldr	r2, [r7, #0]
 801ccfc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 801cd00:	687b      	ldr	r3, [r7, #4]
 801cd02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801cd06:	687b      	ldr	r3, [r7, #4]
 801cd08:	32ae      	adds	r2, #174	@ 0xae
 801cd0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801cd0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801cd10:	2b00      	cmp	r3, #0
 801cd12:	d00f      	beq.n	801cd34 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 801cd14:	687b      	ldr	r3, [r7, #4]
 801cd16:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801cd1a:	687b      	ldr	r3, [r7, #4]
 801cd1c:	32ae      	adds	r2, #174	@ 0xae
 801cd1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801cd22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801cd24:	f107 020e 	add.w	r2, r7, #14
 801cd28:	4610      	mov	r0, r2
 801cd2a:	4798      	blx	r3
 801cd2c:	4602      	mov	r2, r0
 801cd2e:	687b      	ldr	r3, [r7, #4]
 801cd30:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 801cd34:	687b      	ldr	r3, [r7, #4]
 801cd36:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801cd3a:	1c5a      	adds	r2, r3, #1
 801cd3c:	687b      	ldr	r3, [r7, #4]
 801cd3e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 801cd42:	2300      	movs	r3, #0
}
 801cd44:	4618      	mov	r0, r3
 801cd46:	3710      	adds	r7, #16
 801cd48:	46bd      	mov	sp, r7
 801cd4a:	bd80      	pop	{r7, pc}

0801cd4c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 801cd4c:	b580      	push	{r7, lr}
 801cd4e:	b082      	sub	sp, #8
 801cd50:	af00      	add	r7, sp, #0
 801cd52:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 801cd54:	6878      	ldr	r0, [r7, #4]
 801cd56:	f001 fe57 	bl	801ea08 <USBD_LL_Start>
 801cd5a:	4603      	mov	r3, r0
}
 801cd5c:	4618      	mov	r0, r3
 801cd5e:	3708      	adds	r7, #8
 801cd60:	46bd      	mov	sp, r7
 801cd62:	bd80      	pop	{r7, pc}

0801cd64 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 801cd64:	b480      	push	{r7}
 801cd66:	b083      	sub	sp, #12
 801cd68:	af00      	add	r7, sp, #0
 801cd6a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801cd6c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 801cd6e:	4618      	mov	r0, r3
 801cd70:	370c      	adds	r7, #12
 801cd72:	46bd      	mov	sp, r7
 801cd74:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cd78:	4770      	bx	lr

0801cd7a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801cd7a:	b580      	push	{r7, lr}
 801cd7c:	b084      	sub	sp, #16
 801cd7e:	af00      	add	r7, sp, #0
 801cd80:	6078      	str	r0, [r7, #4]
 801cd82:	460b      	mov	r3, r1
 801cd84:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801cd86:	2300      	movs	r3, #0
 801cd88:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 801cd8a:	687b      	ldr	r3, [r7, #4]
 801cd8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801cd90:	2b00      	cmp	r3, #0
 801cd92:	d009      	beq.n	801cda8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 801cd94:	687b      	ldr	r3, [r7, #4]
 801cd96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801cd9a:	681b      	ldr	r3, [r3, #0]
 801cd9c:	78fa      	ldrb	r2, [r7, #3]
 801cd9e:	4611      	mov	r1, r2
 801cda0:	6878      	ldr	r0, [r7, #4]
 801cda2:	4798      	blx	r3
 801cda4:	4603      	mov	r3, r0
 801cda6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801cda8:	7bfb      	ldrb	r3, [r7, #15]
}
 801cdaa:	4618      	mov	r0, r3
 801cdac:	3710      	adds	r7, #16
 801cdae:	46bd      	mov	sp, r7
 801cdb0:	bd80      	pop	{r7, pc}

0801cdb2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801cdb2:	b580      	push	{r7, lr}
 801cdb4:	b084      	sub	sp, #16
 801cdb6:	af00      	add	r7, sp, #0
 801cdb8:	6078      	str	r0, [r7, #4]
 801cdba:	460b      	mov	r3, r1
 801cdbc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801cdbe:	2300      	movs	r3, #0
 801cdc0:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 801cdc2:	687b      	ldr	r3, [r7, #4]
 801cdc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801cdc8:	685b      	ldr	r3, [r3, #4]
 801cdca:	78fa      	ldrb	r2, [r7, #3]
 801cdcc:	4611      	mov	r1, r2
 801cdce:	6878      	ldr	r0, [r7, #4]
 801cdd0:	4798      	blx	r3
 801cdd2:	4603      	mov	r3, r0
 801cdd4:	2b00      	cmp	r3, #0
 801cdd6:	d001      	beq.n	801cddc <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 801cdd8:	2303      	movs	r3, #3
 801cdda:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801cddc:	7bfb      	ldrb	r3, [r7, #15]
}
 801cdde:	4618      	mov	r0, r3
 801cde0:	3710      	adds	r7, #16
 801cde2:	46bd      	mov	sp, r7
 801cde4:	bd80      	pop	{r7, pc}

0801cde6 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801cde6:	b580      	push	{r7, lr}
 801cde8:	b084      	sub	sp, #16
 801cdea:	af00      	add	r7, sp, #0
 801cdec:	6078      	str	r0, [r7, #4]
 801cdee:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 801cdf0:	687b      	ldr	r3, [r7, #4]
 801cdf2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801cdf6:	6839      	ldr	r1, [r7, #0]
 801cdf8:	4618      	mov	r0, r3
 801cdfa:	f001 f936 	bl	801e06a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 801cdfe:	687b      	ldr	r3, [r7, #4]
 801ce00:	2201      	movs	r2, #1
 801ce02:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801ce06:	687b      	ldr	r3, [r7, #4]
 801ce08:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 801ce0c:	461a      	mov	r2, r3
 801ce0e:	687b      	ldr	r3, [r7, #4]
 801ce10:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 801ce14:	687b      	ldr	r3, [r7, #4]
 801ce16:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801ce1a:	f003 031f 	and.w	r3, r3, #31
 801ce1e:	2b02      	cmp	r3, #2
 801ce20:	d01a      	beq.n	801ce58 <USBD_LL_SetupStage+0x72>
 801ce22:	2b02      	cmp	r3, #2
 801ce24:	d822      	bhi.n	801ce6c <USBD_LL_SetupStage+0x86>
 801ce26:	2b00      	cmp	r3, #0
 801ce28:	d002      	beq.n	801ce30 <USBD_LL_SetupStage+0x4a>
 801ce2a:	2b01      	cmp	r3, #1
 801ce2c:	d00a      	beq.n	801ce44 <USBD_LL_SetupStage+0x5e>
 801ce2e:	e01d      	b.n	801ce6c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 801ce30:	687b      	ldr	r3, [r7, #4]
 801ce32:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801ce36:	4619      	mov	r1, r3
 801ce38:	6878      	ldr	r0, [r7, #4]
 801ce3a:	f000 fb63 	bl	801d504 <USBD_StdDevReq>
 801ce3e:	4603      	mov	r3, r0
 801ce40:	73fb      	strb	r3, [r7, #15]
      break;
 801ce42:	e020      	b.n	801ce86 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 801ce44:	687b      	ldr	r3, [r7, #4]
 801ce46:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801ce4a:	4619      	mov	r1, r3
 801ce4c:	6878      	ldr	r0, [r7, #4]
 801ce4e:	f000 fbcb 	bl	801d5e8 <USBD_StdItfReq>
 801ce52:	4603      	mov	r3, r0
 801ce54:	73fb      	strb	r3, [r7, #15]
      break;
 801ce56:	e016      	b.n	801ce86 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 801ce58:	687b      	ldr	r3, [r7, #4]
 801ce5a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801ce5e:	4619      	mov	r1, r3
 801ce60:	6878      	ldr	r0, [r7, #4]
 801ce62:	f000 fc2d 	bl	801d6c0 <USBD_StdEPReq>
 801ce66:	4603      	mov	r3, r0
 801ce68:	73fb      	strb	r3, [r7, #15]
      break;
 801ce6a:	e00c      	b.n	801ce86 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 801ce6c:	687b      	ldr	r3, [r7, #4]
 801ce6e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801ce72:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801ce76:	b2db      	uxtb	r3, r3
 801ce78:	4619      	mov	r1, r3
 801ce7a:	6878      	ldr	r0, [r7, #4]
 801ce7c:	f001 fe24 	bl	801eac8 <USBD_LL_StallEP>
 801ce80:	4603      	mov	r3, r0
 801ce82:	73fb      	strb	r3, [r7, #15]
      break;
 801ce84:	bf00      	nop
  }

  return ret;
 801ce86:	7bfb      	ldrb	r3, [r7, #15]
}
 801ce88:	4618      	mov	r0, r3
 801ce8a:	3710      	adds	r7, #16
 801ce8c:	46bd      	mov	sp, r7
 801ce8e:	bd80      	pop	{r7, pc}

0801ce90 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 801ce90:	b580      	push	{r7, lr}
 801ce92:	b086      	sub	sp, #24
 801ce94:	af00      	add	r7, sp, #0
 801ce96:	60f8      	str	r0, [r7, #12]
 801ce98:	460b      	mov	r3, r1
 801ce9a:	607a      	str	r2, [r7, #4]
 801ce9c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 801ce9e:	2300      	movs	r3, #0
 801cea0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 801cea2:	7afb      	ldrb	r3, [r7, #11]
 801cea4:	2b00      	cmp	r3, #0
 801cea6:	d16e      	bne.n	801cf86 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 801cea8:	68fb      	ldr	r3, [r7, #12]
 801ceaa:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 801ceae:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 801ceb0:	68fb      	ldr	r3, [r7, #12]
 801ceb2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 801ceb6:	2b03      	cmp	r3, #3
 801ceb8:	f040 8098 	bne.w	801cfec <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 801cebc:	693b      	ldr	r3, [r7, #16]
 801cebe:	689a      	ldr	r2, [r3, #8]
 801cec0:	693b      	ldr	r3, [r7, #16]
 801cec2:	68db      	ldr	r3, [r3, #12]
 801cec4:	429a      	cmp	r2, r3
 801cec6:	d913      	bls.n	801cef0 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 801cec8:	693b      	ldr	r3, [r7, #16]
 801ceca:	689a      	ldr	r2, [r3, #8]
 801cecc:	693b      	ldr	r3, [r7, #16]
 801cece:	68db      	ldr	r3, [r3, #12]
 801ced0:	1ad2      	subs	r2, r2, r3
 801ced2:	693b      	ldr	r3, [r7, #16]
 801ced4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 801ced6:	693b      	ldr	r3, [r7, #16]
 801ced8:	68da      	ldr	r2, [r3, #12]
 801ceda:	693b      	ldr	r3, [r7, #16]
 801cedc:	689b      	ldr	r3, [r3, #8]
 801cede:	4293      	cmp	r3, r2
 801cee0:	bf28      	it	cs
 801cee2:	4613      	movcs	r3, r2
 801cee4:	461a      	mov	r2, r3
 801cee6:	6879      	ldr	r1, [r7, #4]
 801cee8:	68f8      	ldr	r0, [r7, #12]
 801ceea:	f001 f9be 	bl	801e26a <USBD_CtlContinueRx>
 801ceee:	e07d      	b.n	801cfec <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 801cef0:	68fb      	ldr	r3, [r7, #12]
 801cef2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801cef6:	f003 031f 	and.w	r3, r3, #31
 801cefa:	2b02      	cmp	r3, #2
 801cefc:	d014      	beq.n	801cf28 <USBD_LL_DataOutStage+0x98>
 801cefe:	2b02      	cmp	r3, #2
 801cf00:	d81d      	bhi.n	801cf3e <USBD_LL_DataOutStage+0xae>
 801cf02:	2b00      	cmp	r3, #0
 801cf04:	d002      	beq.n	801cf0c <USBD_LL_DataOutStage+0x7c>
 801cf06:	2b01      	cmp	r3, #1
 801cf08:	d003      	beq.n	801cf12 <USBD_LL_DataOutStage+0x82>
 801cf0a:	e018      	b.n	801cf3e <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 801cf0c:	2300      	movs	r3, #0
 801cf0e:	75bb      	strb	r3, [r7, #22]
            break;
 801cf10:	e018      	b.n	801cf44 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 801cf12:	68fb      	ldr	r3, [r7, #12]
 801cf14:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 801cf18:	b2db      	uxtb	r3, r3
 801cf1a:	4619      	mov	r1, r3
 801cf1c:	68f8      	ldr	r0, [r7, #12]
 801cf1e:	f000 fa64 	bl	801d3ea <USBD_CoreFindIF>
 801cf22:	4603      	mov	r3, r0
 801cf24:	75bb      	strb	r3, [r7, #22]
            break;
 801cf26:	e00d      	b.n	801cf44 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 801cf28:	68fb      	ldr	r3, [r7, #12]
 801cf2a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 801cf2e:	b2db      	uxtb	r3, r3
 801cf30:	4619      	mov	r1, r3
 801cf32:	68f8      	ldr	r0, [r7, #12]
 801cf34:	f000 fa66 	bl	801d404 <USBD_CoreFindEP>
 801cf38:	4603      	mov	r3, r0
 801cf3a:	75bb      	strb	r3, [r7, #22]
            break;
 801cf3c:	e002      	b.n	801cf44 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 801cf3e:	2300      	movs	r3, #0
 801cf40:	75bb      	strb	r3, [r7, #22]
            break;
 801cf42:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 801cf44:	7dbb      	ldrb	r3, [r7, #22]
 801cf46:	2b00      	cmp	r3, #0
 801cf48:	d119      	bne.n	801cf7e <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801cf4a:	68fb      	ldr	r3, [r7, #12]
 801cf4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801cf50:	b2db      	uxtb	r3, r3
 801cf52:	2b03      	cmp	r3, #3
 801cf54:	d113      	bne.n	801cf7e <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 801cf56:	7dba      	ldrb	r2, [r7, #22]
 801cf58:	68fb      	ldr	r3, [r7, #12]
 801cf5a:	32ae      	adds	r2, #174	@ 0xae
 801cf5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801cf60:	691b      	ldr	r3, [r3, #16]
 801cf62:	2b00      	cmp	r3, #0
 801cf64:	d00b      	beq.n	801cf7e <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 801cf66:	7dba      	ldrb	r2, [r7, #22]
 801cf68:	68fb      	ldr	r3, [r7, #12]
 801cf6a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 801cf6e:	7dba      	ldrb	r2, [r7, #22]
 801cf70:	68fb      	ldr	r3, [r7, #12]
 801cf72:	32ae      	adds	r2, #174	@ 0xae
 801cf74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801cf78:	691b      	ldr	r3, [r3, #16]
 801cf7a:	68f8      	ldr	r0, [r7, #12]
 801cf7c:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 801cf7e:	68f8      	ldr	r0, [r7, #12]
 801cf80:	f001 f984 	bl	801e28c <USBD_CtlSendStatus>
 801cf84:	e032      	b.n	801cfec <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 801cf86:	7afb      	ldrb	r3, [r7, #11]
 801cf88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801cf8c:	b2db      	uxtb	r3, r3
 801cf8e:	4619      	mov	r1, r3
 801cf90:	68f8      	ldr	r0, [r7, #12]
 801cf92:	f000 fa37 	bl	801d404 <USBD_CoreFindEP>
 801cf96:	4603      	mov	r3, r0
 801cf98:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801cf9a:	7dbb      	ldrb	r3, [r7, #22]
 801cf9c:	2bff      	cmp	r3, #255	@ 0xff
 801cf9e:	d025      	beq.n	801cfec <USBD_LL_DataOutStage+0x15c>
 801cfa0:	7dbb      	ldrb	r3, [r7, #22]
 801cfa2:	2b00      	cmp	r3, #0
 801cfa4:	d122      	bne.n	801cfec <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801cfa6:	68fb      	ldr	r3, [r7, #12]
 801cfa8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801cfac:	b2db      	uxtb	r3, r3
 801cfae:	2b03      	cmp	r3, #3
 801cfb0:	d117      	bne.n	801cfe2 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 801cfb2:	7dba      	ldrb	r2, [r7, #22]
 801cfb4:	68fb      	ldr	r3, [r7, #12]
 801cfb6:	32ae      	adds	r2, #174	@ 0xae
 801cfb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801cfbc:	699b      	ldr	r3, [r3, #24]
 801cfbe:	2b00      	cmp	r3, #0
 801cfc0:	d00f      	beq.n	801cfe2 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 801cfc2:	7dba      	ldrb	r2, [r7, #22]
 801cfc4:	68fb      	ldr	r3, [r7, #12]
 801cfc6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 801cfca:	7dba      	ldrb	r2, [r7, #22]
 801cfcc:	68fb      	ldr	r3, [r7, #12]
 801cfce:	32ae      	adds	r2, #174	@ 0xae
 801cfd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801cfd4:	699b      	ldr	r3, [r3, #24]
 801cfd6:	7afa      	ldrb	r2, [r7, #11]
 801cfd8:	4611      	mov	r1, r2
 801cfda:	68f8      	ldr	r0, [r7, #12]
 801cfdc:	4798      	blx	r3
 801cfde:	4603      	mov	r3, r0
 801cfe0:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 801cfe2:	7dfb      	ldrb	r3, [r7, #23]
 801cfe4:	2b00      	cmp	r3, #0
 801cfe6:	d001      	beq.n	801cfec <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 801cfe8:	7dfb      	ldrb	r3, [r7, #23]
 801cfea:	e000      	b.n	801cfee <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 801cfec:	2300      	movs	r3, #0
}
 801cfee:	4618      	mov	r0, r3
 801cff0:	3718      	adds	r7, #24
 801cff2:	46bd      	mov	sp, r7
 801cff4:	bd80      	pop	{r7, pc}

0801cff6 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 801cff6:	b580      	push	{r7, lr}
 801cff8:	b086      	sub	sp, #24
 801cffa:	af00      	add	r7, sp, #0
 801cffc:	60f8      	str	r0, [r7, #12]
 801cffe:	460b      	mov	r3, r1
 801d000:	607a      	str	r2, [r7, #4]
 801d002:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 801d004:	7afb      	ldrb	r3, [r7, #11]
 801d006:	2b00      	cmp	r3, #0
 801d008:	d16f      	bne.n	801d0ea <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 801d00a:	68fb      	ldr	r3, [r7, #12]
 801d00c:	3314      	adds	r3, #20
 801d00e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 801d010:	68fb      	ldr	r3, [r7, #12]
 801d012:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 801d016:	2b02      	cmp	r3, #2
 801d018:	d15a      	bne.n	801d0d0 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 801d01a:	693b      	ldr	r3, [r7, #16]
 801d01c:	689a      	ldr	r2, [r3, #8]
 801d01e:	693b      	ldr	r3, [r7, #16]
 801d020:	68db      	ldr	r3, [r3, #12]
 801d022:	429a      	cmp	r2, r3
 801d024:	d914      	bls.n	801d050 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 801d026:	693b      	ldr	r3, [r7, #16]
 801d028:	689a      	ldr	r2, [r3, #8]
 801d02a:	693b      	ldr	r3, [r7, #16]
 801d02c:	68db      	ldr	r3, [r3, #12]
 801d02e:	1ad2      	subs	r2, r2, r3
 801d030:	693b      	ldr	r3, [r7, #16]
 801d032:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 801d034:	693b      	ldr	r3, [r7, #16]
 801d036:	689b      	ldr	r3, [r3, #8]
 801d038:	461a      	mov	r2, r3
 801d03a:	6879      	ldr	r1, [r7, #4]
 801d03c:	68f8      	ldr	r0, [r7, #12]
 801d03e:	f001 f8e6 	bl	801e20e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801d042:	2300      	movs	r3, #0
 801d044:	2200      	movs	r2, #0
 801d046:	2100      	movs	r1, #0
 801d048:	68f8      	ldr	r0, [r7, #12]
 801d04a:	f001 fde7 	bl	801ec1c <USBD_LL_PrepareReceive>
 801d04e:	e03f      	b.n	801d0d0 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 801d050:	693b      	ldr	r3, [r7, #16]
 801d052:	68da      	ldr	r2, [r3, #12]
 801d054:	693b      	ldr	r3, [r7, #16]
 801d056:	689b      	ldr	r3, [r3, #8]
 801d058:	429a      	cmp	r2, r3
 801d05a:	d11c      	bne.n	801d096 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 801d05c:	693b      	ldr	r3, [r7, #16]
 801d05e:	685a      	ldr	r2, [r3, #4]
 801d060:	693b      	ldr	r3, [r7, #16]
 801d062:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 801d064:	429a      	cmp	r2, r3
 801d066:	d316      	bcc.n	801d096 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 801d068:	693b      	ldr	r3, [r7, #16]
 801d06a:	685a      	ldr	r2, [r3, #4]
 801d06c:	68fb      	ldr	r3, [r7, #12]
 801d06e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 801d072:	429a      	cmp	r2, r3
 801d074:	d20f      	bcs.n	801d096 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801d076:	2200      	movs	r2, #0
 801d078:	2100      	movs	r1, #0
 801d07a:	68f8      	ldr	r0, [r7, #12]
 801d07c:	f001 f8c7 	bl	801e20e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 801d080:	68fb      	ldr	r3, [r7, #12]
 801d082:	2200      	movs	r2, #0
 801d084:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801d088:	2300      	movs	r3, #0
 801d08a:	2200      	movs	r2, #0
 801d08c:	2100      	movs	r1, #0
 801d08e:	68f8      	ldr	r0, [r7, #12]
 801d090:	f001 fdc4 	bl	801ec1c <USBD_LL_PrepareReceive>
 801d094:	e01c      	b.n	801d0d0 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801d096:	68fb      	ldr	r3, [r7, #12]
 801d098:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801d09c:	b2db      	uxtb	r3, r3
 801d09e:	2b03      	cmp	r3, #3
 801d0a0:	d10f      	bne.n	801d0c2 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 801d0a2:	68fb      	ldr	r3, [r7, #12]
 801d0a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801d0a8:	68db      	ldr	r3, [r3, #12]
 801d0aa:	2b00      	cmp	r3, #0
 801d0ac:	d009      	beq.n	801d0c2 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 801d0ae:	68fb      	ldr	r3, [r7, #12]
 801d0b0:	2200      	movs	r2, #0
 801d0b2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 801d0b6:	68fb      	ldr	r3, [r7, #12]
 801d0b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801d0bc:	68db      	ldr	r3, [r3, #12]
 801d0be:	68f8      	ldr	r0, [r7, #12]
 801d0c0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 801d0c2:	2180      	movs	r1, #128	@ 0x80
 801d0c4:	68f8      	ldr	r0, [r7, #12]
 801d0c6:	f001 fcff 	bl	801eac8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 801d0ca:	68f8      	ldr	r0, [r7, #12]
 801d0cc:	f001 f8f1 	bl	801e2b2 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 801d0d0:	68fb      	ldr	r3, [r7, #12]
 801d0d2:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 801d0d6:	2b00      	cmp	r3, #0
 801d0d8:	d03a      	beq.n	801d150 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 801d0da:	68f8      	ldr	r0, [r7, #12]
 801d0dc:	f7ff fe42 	bl	801cd64 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 801d0e0:	68fb      	ldr	r3, [r7, #12]
 801d0e2:	2200      	movs	r2, #0
 801d0e4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 801d0e8:	e032      	b.n	801d150 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 801d0ea:	7afb      	ldrb	r3, [r7, #11]
 801d0ec:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 801d0f0:	b2db      	uxtb	r3, r3
 801d0f2:	4619      	mov	r1, r3
 801d0f4:	68f8      	ldr	r0, [r7, #12]
 801d0f6:	f000 f985 	bl	801d404 <USBD_CoreFindEP>
 801d0fa:	4603      	mov	r3, r0
 801d0fc:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801d0fe:	7dfb      	ldrb	r3, [r7, #23]
 801d100:	2bff      	cmp	r3, #255	@ 0xff
 801d102:	d025      	beq.n	801d150 <USBD_LL_DataInStage+0x15a>
 801d104:	7dfb      	ldrb	r3, [r7, #23]
 801d106:	2b00      	cmp	r3, #0
 801d108:	d122      	bne.n	801d150 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801d10a:	68fb      	ldr	r3, [r7, #12]
 801d10c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801d110:	b2db      	uxtb	r3, r3
 801d112:	2b03      	cmp	r3, #3
 801d114:	d11c      	bne.n	801d150 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 801d116:	7dfa      	ldrb	r2, [r7, #23]
 801d118:	68fb      	ldr	r3, [r7, #12]
 801d11a:	32ae      	adds	r2, #174	@ 0xae
 801d11c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d120:	695b      	ldr	r3, [r3, #20]
 801d122:	2b00      	cmp	r3, #0
 801d124:	d014      	beq.n	801d150 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 801d126:	7dfa      	ldrb	r2, [r7, #23]
 801d128:	68fb      	ldr	r3, [r7, #12]
 801d12a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 801d12e:	7dfa      	ldrb	r2, [r7, #23]
 801d130:	68fb      	ldr	r3, [r7, #12]
 801d132:	32ae      	adds	r2, #174	@ 0xae
 801d134:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d138:	695b      	ldr	r3, [r3, #20]
 801d13a:	7afa      	ldrb	r2, [r7, #11]
 801d13c:	4611      	mov	r1, r2
 801d13e:	68f8      	ldr	r0, [r7, #12]
 801d140:	4798      	blx	r3
 801d142:	4603      	mov	r3, r0
 801d144:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 801d146:	7dbb      	ldrb	r3, [r7, #22]
 801d148:	2b00      	cmp	r3, #0
 801d14a:	d001      	beq.n	801d150 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 801d14c:	7dbb      	ldrb	r3, [r7, #22]
 801d14e:	e000      	b.n	801d152 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 801d150:	2300      	movs	r3, #0
}
 801d152:	4618      	mov	r0, r3
 801d154:	3718      	adds	r7, #24
 801d156:	46bd      	mov	sp, r7
 801d158:	bd80      	pop	{r7, pc}

0801d15a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 801d15a:	b580      	push	{r7, lr}
 801d15c:	b084      	sub	sp, #16
 801d15e:	af00      	add	r7, sp, #0
 801d160:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 801d162:	2300      	movs	r3, #0
 801d164:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801d166:	687b      	ldr	r3, [r7, #4]
 801d168:	2201      	movs	r2, #1
 801d16a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 801d16e:	687b      	ldr	r3, [r7, #4]
 801d170:	2200      	movs	r2, #0
 801d172:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 801d176:	687b      	ldr	r3, [r7, #4]
 801d178:	2200      	movs	r2, #0
 801d17a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 801d17c:	687b      	ldr	r3, [r7, #4]
 801d17e:	2200      	movs	r2, #0
 801d180:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 801d184:	687b      	ldr	r3, [r7, #4]
 801d186:	2200      	movs	r2, #0
 801d188:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 801d18c:	687b      	ldr	r3, [r7, #4]
 801d18e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801d192:	2b00      	cmp	r3, #0
 801d194:	d014      	beq.n	801d1c0 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 801d196:	687b      	ldr	r3, [r7, #4]
 801d198:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801d19c:	685b      	ldr	r3, [r3, #4]
 801d19e:	2b00      	cmp	r3, #0
 801d1a0:	d00e      	beq.n	801d1c0 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 801d1a2:	687b      	ldr	r3, [r7, #4]
 801d1a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801d1a8:	685b      	ldr	r3, [r3, #4]
 801d1aa:	687a      	ldr	r2, [r7, #4]
 801d1ac:	6852      	ldr	r2, [r2, #4]
 801d1ae:	b2d2      	uxtb	r2, r2
 801d1b0:	4611      	mov	r1, r2
 801d1b2:	6878      	ldr	r0, [r7, #4]
 801d1b4:	4798      	blx	r3
 801d1b6:	4603      	mov	r3, r0
 801d1b8:	2b00      	cmp	r3, #0
 801d1ba:	d001      	beq.n	801d1c0 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 801d1bc:	2303      	movs	r3, #3
 801d1be:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801d1c0:	2340      	movs	r3, #64	@ 0x40
 801d1c2:	2200      	movs	r2, #0
 801d1c4:	2100      	movs	r1, #0
 801d1c6:	6878      	ldr	r0, [r7, #4]
 801d1c8:	f001 fc39 	bl	801ea3e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 801d1cc:	687b      	ldr	r3, [r7, #4]
 801d1ce:	2201      	movs	r2, #1
 801d1d0:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801d1d4:	687b      	ldr	r3, [r7, #4]
 801d1d6:	2240      	movs	r2, #64	@ 0x40
 801d1d8:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801d1dc:	2340      	movs	r3, #64	@ 0x40
 801d1de:	2200      	movs	r2, #0
 801d1e0:	2180      	movs	r1, #128	@ 0x80
 801d1e2:	6878      	ldr	r0, [r7, #4]
 801d1e4:	f001 fc2b 	bl	801ea3e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801d1e8:	687b      	ldr	r3, [r7, #4]
 801d1ea:	2201      	movs	r2, #1
 801d1ec:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 801d1ee:	687b      	ldr	r3, [r7, #4]
 801d1f0:	2240      	movs	r2, #64	@ 0x40
 801d1f2:	621a      	str	r2, [r3, #32]

  return ret;
 801d1f4:	7bfb      	ldrb	r3, [r7, #15]
}
 801d1f6:	4618      	mov	r0, r3
 801d1f8:	3710      	adds	r7, #16
 801d1fa:	46bd      	mov	sp, r7
 801d1fc:	bd80      	pop	{r7, pc}

0801d1fe <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 801d1fe:	b480      	push	{r7}
 801d200:	b083      	sub	sp, #12
 801d202:	af00      	add	r7, sp, #0
 801d204:	6078      	str	r0, [r7, #4]
 801d206:	460b      	mov	r3, r1
 801d208:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 801d20a:	687b      	ldr	r3, [r7, #4]
 801d20c:	78fa      	ldrb	r2, [r7, #3]
 801d20e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 801d210:	2300      	movs	r3, #0
}
 801d212:	4618      	mov	r0, r3
 801d214:	370c      	adds	r7, #12
 801d216:	46bd      	mov	sp, r7
 801d218:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d21c:	4770      	bx	lr

0801d21e <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 801d21e:	b480      	push	{r7}
 801d220:	b083      	sub	sp, #12
 801d222:	af00      	add	r7, sp, #0
 801d224:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 801d226:	687b      	ldr	r3, [r7, #4]
 801d228:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801d22c:	b2db      	uxtb	r3, r3
 801d22e:	2b04      	cmp	r3, #4
 801d230:	d006      	beq.n	801d240 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 801d232:	687b      	ldr	r3, [r7, #4]
 801d234:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801d238:	b2da      	uxtb	r2, r3
 801d23a:	687b      	ldr	r3, [r7, #4]
 801d23c:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 801d240:	687b      	ldr	r3, [r7, #4]
 801d242:	2204      	movs	r2, #4
 801d244:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 801d248:	2300      	movs	r3, #0
}
 801d24a:	4618      	mov	r0, r3
 801d24c:	370c      	adds	r7, #12
 801d24e:	46bd      	mov	sp, r7
 801d250:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d254:	4770      	bx	lr

0801d256 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 801d256:	b480      	push	{r7}
 801d258:	b083      	sub	sp, #12
 801d25a:	af00      	add	r7, sp, #0
 801d25c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 801d25e:	687b      	ldr	r3, [r7, #4]
 801d260:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801d264:	b2db      	uxtb	r3, r3
 801d266:	2b04      	cmp	r3, #4
 801d268:	d106      	bne.n	801d278 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 801d26a:	687b      	ldr	r3, [r7, #4]
 801d26c:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 801d270:	b2da      	uxtb	r2, r3
 801d272:	687b      	ldr	r3, [r7, #4]
 801d274:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 801d278:	2300      	movs	r3, #0
}
 801d27a:	4618      	mov	r0, r3
 801d27c:	370c      	adds	r7, #12
 801d27e:	46bd      	mov	sp, r7
 801d280:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d284:	4770      	bx	lr

0801d286 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 801d286:	b580      	push	{r7, lr}
 801d288:	b082      	sub	sp, #8
 801d28a:	af00      	add	r7, sp, #0
 801d28c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801d28e:	687b      	ldr	r3, [r7, #4]
 801d290:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801d294:	b2db      	uxtb	r3, r3
 801d296:	2b03      	cmp	r3, #3
 801d298:	d110      	bne.n	801d2bc <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 801d29a:	687b      	ldr	r3, [r7, #4]
 801d29c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801d2a0:	2b00      	cmp	r3, #0
 801d2a2:	d00b      	beq.n	801d2bc <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 801d2a4:	687b      	ldr	r3, [r7, #4]
 801d2a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801d2aa:	69db      	ldr	r3, [r3, #28]
 801d2ac:	2b00      	cmp	r3, #0
 801d2ae:	d005      	beq.n	801d2bc <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 801d2b0:	687b      	ldr	r3, [r7, #4]
 801d2b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801d2b6:	69db      	ldr	r3, [r3, #28]
 801d2b8:	6878      	ldr	r0, [r7, #4]
 801d2ba:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 801d2bc:	2300      	movs	r3, #0
}
 801d2be:	4618      	mov	r0, r3
 801d2c0:	3708      	adds	r7, #8
 801d2c2:	46bd      	mov	sp, r7
 801d2c4:	bd80      	pop	{r7, pc}

0801d2c6 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 801d2c6:	b580      	push	{r7, lr}
 801d2c8:	b082      	sub	sp, #8
 801d2ca:	af00      	add	r7, sp, #0
 801d2cc:	6078      	str	r0, [r7, #4]
 801d2ce:	460b      	mov	r3, r1
 801d2d0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 801d2d2:	687b      	ldr	r3, [r7, #4]
 801d2d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801d2d8:	687b      	ldr	r3, [r7, #4]
 801d2da:	32ae      	adds	r2, #174	@ 0xae
 801d2dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d2e0:	2b00      	cmp	r3, #0
 801d2e2:	d101      	bne.n	801d2e8 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 801d2e4:	2303      	movs	r3, #3
 801d2e6:	e01c      	b.n	801d322 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801d2e8:	687b      	ldr	r3, [r7, #4]
 801d2ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801d2ee:	b2db      	uxtb	r3, r3
 801d2f0:	2b03      	cmp	r3, #3
 801d2f2:	d115      	bne.n	801d320 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 801d2f4:	687b      	ldr	r3, [r7, #4]
 801d2f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801d2fa:	687b      	ldr	r3, [r7, #4]
 801d2fc:	32ae      	adds	r2, #174	@ 0xae
 801d2fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d302:	6a1b      	ldr	r3, [r3, #32]
 801d304:	2b00      	cmp	r3, #0
 801d306:	d00b      	beq.n	801d320 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 801d308:	687b      	ldr	r3, [r7, #4]
 801d30a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801d30e:	687b      	ldr	r3, [r7, #4]
 801d310:	32ae      	adds	r2, #174	@ 0xae
 801d312:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d316:	6a1b      	ldr	r3, [r3, #32]
 801d318:	78fa      	ldrb	r2, [r7, #3]
 801d31a:	4611      	mov	r1, r2
 801d31c:	6878      	ldr	r0, [r7, #4]
 801d31e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801d320:	2300      	movs	r3, #0
}
 801d322:	4618      	mov	r0, r3
 801d324:	3708      	adds	r7, #8
 801d326:	46bd      	mov	sp, r7
 801d328:	bd80      	pop	{r7, pc}

0801d32a <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 801d32a:	b580      	push	{r7, lr}
 801d32c:	b082      	sub	sp, #8
 801d32e:	af00      	add	r7, sp, #0
 801d330:	6078      	str	r0, [r7, #4]
 801d332:	460b      	mov	r3, r1
 801d334:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 801d336:	687b      	ldr	r3, [r7, #4]
 801d338:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801d33c:	687b      	ldr	r3, [r7, #4]
 801d33e:	32ae      	adds	r2, #174	@ 0xae
 801d340:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d344:	2b00      	cmp	r3, #0
 801d346:	d101      	bne.n	801d34c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 801d348:	2303      	movs	r3, #3
 801d34a:	e01c      	b.n	801d386 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801d34c:	687b      	ldr	r3, [r7, #4]
 801d34e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801d352:	b2db      	uxtb	r3, r3
 801d354:	2b03      	cmp	r3, #3
 801d356:	d115      	bne.n	801d384 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 801d358:	687b      	ldr	r3, [r7, #4]
 801d35a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801d35e:	687b      	ldr	r3, [r7, #4]
 801d360:	32ae      	adds	r2, #174	@ 0xae
 801d362:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801d368:	2b00      	cmp	r3, #0
 801d36a:	d00b      	beq.n	801d384 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 801d36c:	687b      	ldr	r3, [r7, #4]
 801d36e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801d372:	687b      	ldr	r3, [r7, #4]
 801d374:	32ae      	adds	r2, #174	@ 0xae
 801d376:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d37a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801d37c:	78fa      	ldrb	r2, [r7, #3]
 801d37e:	4611      	mov	r1, r2
 801d380:	6878      	ldr	r0, [r7, #4]
 801d382:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801d384:	2300      	movs	r3, #0
}
 801d386:	4618      	mov	r0, r3
 801d388:	3708      	adds	r7, #8
 801d38a:	46bd      	mov	sp, r7
 801d38c:	bd80      	pop	{r7, pc}

0801d38e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 801d38e:	b480      	push	{r7}
 801d390:	b083      	sub	sp, #12
 801d392:	af00      	add	r7, sp, #0
 801d394:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801d396:	2300      	movs	r3, #0
}
 801d398:	4618      	mov	r0, r3
 801d39a:	370c      	adds	r7, #12
 801d39c:	46bd      	mov	sp, r7
 801d39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d3a2:	4770      	bx	lr

0801d3a4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 801d3a4:	b580      	push	{r7, lr}
 801d3a6:	b084      	sub	sp, #16
 801d3a8:	af00      	add	r7, sp, #0
 801d3aa:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 801d3ac:	2300      	movs	r3, #0
 801d3ae:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801d3b0:	687b      	ldr	r3, [r7, #4]
 801d3b2:	2201      	movs	r2, #1
 801d3b4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 801d3b8:	687b      	ldr	r3, [r7, #4]
 801d3ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801d3be:	2b00      	cmp	r3, #0
 801d3c0:	d00e      	beq.n	801d3e0 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 801d3c2:	687b      	ldr	r3, [r7, #4]
 801d3c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801d3c8:	685b      	ldr	r3, [r3, #4]
 801d3ca:	687a      	ldr	r2, [r7, #4]
 801d3cc:	6852      	ldr	r2, [r2, #4]
 801d3ce:	b2d2      	uxtb	r2, r2
 801d3d0:	4611      	mov	r1, r2
 801d3d2:	6878      	ldr	r0, [r7, #4]
 801d3d4:	4798      	blx	r3
 801d3d6:	4603      	mov	r3, r0
 801d3d8:	2b00      	cmp	r3, #0
 801d3da:	d001      	beq.n	801d3e0 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 801d3dc:	2303      	movs	r3, #3
 801d3de:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801d3e0:	7bfb      	ldrb	r3, [r7, #15]
}
 801d3e2:	4618      	mov	r0, r3
 801d3e4:	3710      	adds	r7, #16
 801d3e6:	46bd      	mov	sp, r7
 801d3e8:	bd80      	pop	{r7, pc}

0801d3ea <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 801d3ea:	b480      	push	{r7}
 801d3ec:	b083      	sub	sp, #12
 801d3ee:	af00      	add	r7, sp, #0
 801d3f0:	6078      	str	r0, [r7, #4]
 801d3f2:	460b      	mov	r3, r1
 801d3f4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 801d3f6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 801d3f8:	4618      	mov	r0, r3
 801d3fa:	370c      	adds	r7, #12
 801d3fc:	46bd      	mov	sp, r7
 801d3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d402:	4770      	bx	lr

0801d404 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 801d404:	b480      	push	{r7}
 801d406:	b083      	sub	sp, #12
 801d408:	af00      	add	r7, sp, #0
 801d40a:	6078      	str	r0, [r7, #4]
 801d40c:	460b      	mov	r3, r1
 801d40e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 801d410:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 801d412:	4618      	mov	r0, r3
 801d414:	370c      	adds	r7, #12
 801d416:	46bd      	mov	sp, r7
 801d418:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d41c:	4770      	bx	lr

0801d41e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 801d41e:	b580      	push	{r7, lr}
 801d420:	b086      	sub	sp, #24
 801d422:	af00      	add	r7, sp, #0
 801d424:	6078      	str	r0, [r7, #4]
 801d426:	460b      	mov	r3, r1
 801d428:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 801d42a:	687b      	ldr	r3, [r7, #4]
 801d42c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 801d42e:	687b      	ldr	r3, [r7, #4]
 801d430:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 801d432:	2300      	movs	r3, #0
 801d434:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 801d436:	68fb      	ldr	r3, [r7, #12]
 801d438:	885b      	ldrh	r3, [r3, #2]
 801d43a:	b29b      	uxth	r3, r3
 801d43c:	68fa      	ldr	r2, [r7, #12]
 801d43e:	7812      	ldrb	r2, [r2, #0]
 801d440:	4293      	cmp	r3, r2
 801d442:	d91f      	bls.n	801d484 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 801d444:	68fb      	ldr	r3, [r7, #12]
 801d446:	781b      	ldrb	r3, [r3, #0]
 801d448:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 801d44a:	e013      	b.n	801d474 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 801d44c:	f107 030a 	add.w	r3, r7, #10
 801d450:	4619      	mov	r1, r3
 801d452:	6978      	ldr	r0, [r7, #20]
 801d454:	f000 f81b 	bl	801d48e <USBD_GetNextDesc>
 801d458:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 801d45a:	697b      	ldr	r3, [r7, #20]
 801d45c:	785b      	ldrb	r3, [r3, #1]
 801d45e:	2b05      	cmp	r3, #5
 801d460:	d108      	bne.n	801d474 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 801d462:	697b      	ldr	r3, [r7, #20]
 801d464:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 801d466:	693b      	ldr	r3, [r7, #16]
 801d468:	789b      	ldrb	r3, [r3, #2]
 801d46a:	78fa      	ldrb	r2, [r7, #3]
 801d46c:	429a      	cmp	r2, r3
 801d46e:	d008      	beq.n	801d482 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 801d470:	2300      	movs	r3, #0
 801d472:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 801d474:	68fb      	ldr	r3, [r7, #12]
 801d476:	885b      	ldrh	r3, [r3, #2]
 801d478:	b29a      	uxth	r2, r3
 801d47a:	897b      	ldrh	r3, [r7, #10]
 801d47c:	429a      	cmp	r2, r3
 801d47e:	d8e5      	bhi.n	801d44c <USBD_GetEpDesc+0x2e>
 801d480:	e000      	b.n	801d484 <USBD_GetEpDesc+0x66>
          break;
 801d482:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 801d484:	693b      	ldr	r3, [r7, #16]
}
 801d486:	4618      	mov	r0, r3
 801d488:	3718      	adds	r7, #24
 801d48a:	46bd      	mov	sp, r7
 801d48c:	bd80      	pop	{r7, pc}

0801d48e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 801d48e:	b480      	push	{r7}
 801d490:	b085      	sub	sp, #20
 801d492:	af00      	add	r7, sp, #0
 801d494:	6078      	str	r0, [r7, #4]
 801d496:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 801d498:	687b      	ldr	r3, [r7, #4]
 801d49a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 801d49c:	683b      	ldr	r3, [r7, #0]
 801d49e:	881b      	ldrh	r3, [r3, #0]
 801d4a0:	68fa      	ldr	r2, [r7, #12]
 801d4a2:	7812      	ldrb	r2, [r2, #0]
 801d4a4:	4413      	add	r3, r2
 801d4a6:	b29a      	uxth	r2, r3
 801d4a8:	683b      	ldr	r3, [r7, #0]
 801d4aa:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 801d4ac:	68fb      	ldr	r3, [r7, #12]
 801d4ae:	781b      	ldrb	r3, [r3, #0]
 801d4b0:	461a      	mov	r2, r3
 801d4b2:	687b      	ldr	r3, [r7, #4]
 801d4b4:	4413      	add	r3, r2
 801d4b6:	60fb      	str	r3, [r7, #12]

  return (pnext);
 801d4b8:	68fb      	ldr	r3, [r7, #12]
}
 801d4ba:	4618      	mov	r0, r3
 801d4bc:	3714      	adds	r7, #20
 801d4be:	46bd      	mov	sp, r7
 801d4c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d4c4:	4770      	bx	lr

0801d4c6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 801d4c6:	b480      	push	{r7}
 801d4c8:	b087      	sub	sp, #28
 801d4ca:	af00      	add	r7, sp, #0
 801d4cc:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 801d4ce:	687b      	ldr	r3, [r7, #4]
 801d4d0:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 801d4d2:	697b      	ldr	r3, [r7, #20]
 801d4d4:	781b      	ldrb	r3, [r3, #0]
 801d4d6:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 801d4d8:	697b      	ldr	r3, [r7, #20]
 801d4da:	3301      	adds	r3, #1
 801d4dc:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 801d4de:	697b      	ldr	r3, [r7, #20]
 801d4e0:	781b      	ldrb	r3, [r3, #0]
 801d4e2:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 801d4e4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 801d4e8:	021b      	lsls	r3, r3, #8
 801d4ea:	b21a      	sxth	r2, r3
 801d4ec:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801d4f0:	4313      	orrs	r3, r2
 801d4f2:	b21b      	sxth	r3, r3
 801d4f4:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 801d4f6:	89fb      	ldrh	r3, [r7, #14]
}
 801d4f8:	4618      	mov	r0, r3
 801d4fa:	371c      	adds	r7, #28
 801d4fc:	46bd      	mov	sp, r7
 801d4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d502:	4770      	bx	lr

0801d504 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801d504:	b580      	push	{r7, lr}
 801d506:	b084      	sub	sp, #16
 801d508:	af00      	add	r7, sp, #0
 801d50a:	6078      	str	r0, [r7, #4]
 801d50c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801d50e:	2300      	movs	r3, #0
 801d510:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801d512:	683b      	ldr	r3, [r7, #0]
 801d514:	781b      	ldrb	r3, [r3, #0]
 801d516:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801d51a:	2b40      	cmp	r3, #64	@ 0x40
 801d51c:	d005      	beq.n	801d52a <USBD_StdDevReq+0x26>
 801d51e:	2b40      	cmp	r3, #64	@ 0x40
 801d520:	d857      	bhi.n	801d5d2 <USBD_StdDevReq+0xce>
 801d522:	2b00      	cmp	r3, #0
 801d524:	d00f      	beq.n	801d546 <USBD_StdDevReq+0x42>
 801d526:	2b20      	cmp	r3, #32
 801d528:	d153      	bne.n	801d5d2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 801d52a:	687b      	ldr	r3, [r7, #4]
 801d52c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801d530:	687b      	ldr	r3, [r7, #4]
 801d532:	32ae      	adds	r2, #174	@ 0xae
 801d534:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d538:	689b      	ldr	r3, [r3, #8]
 801d53a:	6839      	ldr	r1, [r7, #0]
 801d53c:	6878      	ldr	r0, [r7, #4]
 801d53e:	4798      	blx	r3
 801d540:	4603      	mov	r3, r0
 801d542:	73fb      	strb	r3, [r7, #15]
      break;
 801d544:	e04a      	b.n	801d5dc <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801d546:	683b      	ldr	r3, [r7, #0]
 801d548:	785b      	ldrb	r3, [r3, #1]
 801d54a:	2b09      	cmp	r3, #9
 801d54c:	d83b      	bhi.n	801d5c6 <USBD_StdDevReq+0xc2>
 801d54e:	a201      	add	r2, pc, #4	@ (adr r2, 801d554 <USBD_StdDevReq+0x50>)
 801d550:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d554:	0801d5a9 	.word	0x0801d5a9
 801d558:	0801d5bd 	.word	0x0801d5bd
 801d55c:	0801d5c7 	.word	0x0801d5c7
 801d560:	0801d5b3 	.word	0x0801d5b3
 801d564:	0801d5c7 	.word	0x0801d5c7
 801d568:	0801d587 	.word	0x0801d587
 801d56c:	0801d57d 	.word	0x0801d57d
 801d570:	0801d5c7 	.word	0x0801d5c7
 801d574:	0801d59f 	.word	0x0801d59f
 801d578:	0801d591 	.word	0x0801d591
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 801d57c:	6839      	ldr	r1, [r7, #0]
 801d57e:	6878      	ldr	r0, [r7, #4]
 801d580:	f000 fa3c 	bl	801d9fc <USBD_GetDescriptor>
          break;
 801d584:	e024      	b.n	801d5d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801d586:	6839      	ldr	r1, [r7, #0]
 801d588:	6878      	ldr	r0, [r7, #4]
 801d58a:	f000 fbcb 	bl	801dd24 <USBD_SetAddress>
          break;
 801d58e:	e01f      	b.n	801d5d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 801d590:	6839      	ldr	r1, [r7, #0]
 801d592:	6878      	ldr	r0, [r7, #4]
 801d594:	f000 fc0a 	bl	801ddac <USBD_SetConfig>
 801d598:	4603      	mov	r3, r0
 801d59a:	73fb      	strb	r3, [r7, #15]
          break;
 801d59c:	e018      	b.n	801d5d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 801d59e:	6839      	ldr	r1, [r7, #0]
 801d5a0:	6878      	ldr	r0, [r7, #4]
 801d5a2:	f000 fcad 	bl	801df00 <USBD_GetConfig>
          break;
 801d5a6:	e013      	b.n	801d5d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 801d5a8:	6839      	ldr	r1, [r7, #0]
 801d5aa:	6878      	ldr	r0, [r7, #4]
 801d5ac:	f000 fcde 	bl	801df6c <USBD_GetStatus>
          break;
 801d5b0:	e00e      	b.n	801d5d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801d5b2:	6839      	ldr	r1, [r7, #0]
 801d5b4:	6878      	ldr	r0, [r7, #4]
 801d5b6:	f000 fd0d 	bl	801dfd4 <USBD_SetFeature>
          break;
 801d5ba:	e009      	b.n	801d5d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 801d5bc:	6839      	ldr	r1, [r7, #0]
 801d5be:	6878      	ldr	r0, [r7, #4]
 801d5c0:	f000 fd31 	bl	801e026 <USBD_ClrFeature>
          break;
 801d5c4:	e004      	b.n	801d5d0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 801d5c6:	6839      	ldr	r1, [r7, #0]
 801d5c8:	6878      	ldr	r0, [r7, #4]
 801d5ca:	f000 fd88 	bl	801e0de <USBD_CtlError>
          break;
 801d5ce:	bf00      	nop
      }
      break;
 801d5d0:	e004      	b.n	801d5dc <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 801d5d2:	6839      	ldr	r1, [r7, #0]
 801d5d4:	6878      	ldr	r0, [r7, #4]
 801d5d6:	f000 fd82 	bl	801e0de <USBD_CtlError>
      break;
 801d5da:	bf00      	nop
  }

  return ret;
 801d5dc:	7bfb      	ldrb	r3, [r7, #15]
}
 801d5de:	4618      	mov	r0, r3
 801d5e0:	3710      	adds	r7, #16
 801d5e2:	46bd      	mov	sp, r7
 801d5e4:	bd80      	pop	{r7, pc}
 801d5e6:	bf00      	nop

0801d5e8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801d5e8:	b580      	push	{r7, lr}
 801d5ea:	b084      	sub	sp, #16
 801d5ec:	af00      	add	r7, sp, #0
 801d5ee:	6078      	str	r0, [r7, #4]
 801d5f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801d5f2:	2300      	movs	r3, #0
 801d5f4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801d5f6:	683b      	ldr	r3, [r7, #0]
 801d5f8:	781b      	ldrb	r3, [r3, #0]
 801d5fa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801d5fe:	2b40      	cmp	r3, #64	@ 0x40
 801d600:	d005      	beq.n	801d60e <USBD_StdItfReq+0x26>
 801d602:	2b40      	cmp	r3, #64	@ 0x40
 801d604:	d852      	bhi.n	801d6ac <USBD_StdItfReq+0xc4>
 801d606:	2b00      	cmp	r3, #0
 801d608:	d001      	beq.n	801d60e <USBD_StdItfReq+0x26>
 801d60a:	2b20      	cmp	r3, #32
 801d60c:	d14e      	bne.n	801d6ac <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 801d60e:	687b      	ldr	r3, [r7, #4]
 801d610:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801d614:	b2db      	uxtb	r3, r3
 801d616:	3b01      	subs	r3, #1
 801d618:	2b02      	cmp	r3, #2
 801d61a:	d840      	bhi.n	801d69e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 801d61c:	683b      	ldr	r3, [r7, #0]
 801d61e:	889b      	ldrh	r3, [r3, #4]
 801d620:	b2db      	uxtb	r3, r3
 801d622:	2b01      	cmp	r3, #1
 801d624:	d836      	bhi.n	801d694 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 801d626:	683b      	ldr	r3, [r7, #0]
 801d628:	889b      	ldrh	r3, [r3, #4]
 801d62a:	b2db      	uxtb	r3, r3
 801d62c:	4619      	mov	r1, r3
 801d62e:	6878      	ldr	r0, [r7, #4]
 801d630:	f7ff fedb 	bl	801d3ea <USBD_CoreFindIF>
 801d634:	4603      	mov	r3, r0
 801d636:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801d638:	7bbb      	ldrb	r3, [r7, #14]
 801d63a:	2bff      	cmp	r3, #255	@ 0xff
 801d63c:	d01d      	beq.n	801d67a <USBD_StdItfReq+0x92>
 801d63e:	7bbb      	ldrb	r3, [r7, #14]
 801d640:	2b00      	cmp	r3, #0
 801d642:	d11a      	bne.n	801d67a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 801d644:	7bba      	ldrb	r2, [r7, #14]
 801d646:	687b      	ldr	r3, [r7, #4]
 801d648:	32ae      	adds	r2, #174	@ 0xae
 801d64a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d64e:	689b      	ldr	r3, [r3, #8]
 801d650:	2b00      	cmp	r3, #0
 801d652:	d00f      	beq.n	801d674 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 801d654:	7bba      	ldrb	r2, [r7, #14]
 801d656:	687b      	ldr	r3, [r7, #4]
 801d658:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 801d65c:	7bba      	ldrb	r2, [r7, #14]
 801d65e:	687b      	ldr	r3, [r7, #4]
 801d660:	32ae      	adds	r2, #174	@ 0xae
 801d662:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d666:	689b      	ldr	r3, [r3, #8]
 801d668:	6839      	ldr	r1, [r7, #0]
 801d66a:	6878      	ldr	r0, [r7, #4]
 801d66c:	4798      	blx	r3
 801d66e:	4603      	mov	r3, r0
 801d670:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 801d672:	e004      	b.n	801d67e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 801d674:	2303      	movs	r3, #3
 801d676:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 801d678:	e001      	b.n	801d67e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 801d67a:	2303      	movs	r3, #3
 801d67c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 801d67e:	683b      	ldr	r3, [r7, #0]
 801d680:	88db      	ldrh	r3, [r3, #6]
 801d682:	2b00      	cmp	r3, #0
 801d684:	d110      	bne.n	801d6a8 <USBD_StdItfReq+0xc0>
 801d686:	7bfb      	ldrb	r3, [r7, #15]
 801d688:	2b00      	cmp	r3, #0
 801d68a:	d10d      	bne.n	801d6a8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 801d68c:	6878      	ldr	r0, [r7, #4]
 801d68e:	f000 fdfd 	bl	801e28c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 801d692:	e009      	b.n	801d6a8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 801d694:	6839      	ldr	r1, [r7, #0]
 801d696:	6878      	ldr	r0, [r7, #4]
 801d698:	f000 fd21 	bl	801e0de <USBD_CtlError>
          break;
 801d69c:	e004      	b.n	801d6a8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 801d69e:	6839      	ldr	r1, [r7, #0]
 801d6a0:	6878      	ldr	r0, [r7, #4]
 801d6a2:	f000 fd1c 	bl	801e0de <USBD_CtlError>
          break;
 801d6a6:	e000      	b.n	801d6aa <USBD_StdItfReq+0xc2>
          break;
 801d6a8:	bf00      	nop
      }
      break;
 801d6aa:	e004      	b.n	801d6b6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 801d6ac:	6839      	ldr	r1, [r7, #0]
 801d6ae:	6878      	ldr	r0, [r7, #4]
 801d6b0:	f000 fd15 	bl	801e0de <USBD_CtlError>
      break;
 801d6b4:	bf00      	nop
  }

  return ret;
 801d6b6:	7bfb      	ldrb	r3, [r7, #15]
}
 801d6b8:	4618      	mov	r0, r3
 801d6ba:	3710      	adds	r7, #16
 801d6bc:	46bd      	mov	sp, r7
 801d6be:	bd80      	pop	{r7, pc}

0801d6c0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801d6c0:	b580      	push	{r7, lr}
 801d6c2:	b084      	sub	sp, #16
 801d6c4:	af00      	add	r7, sp, #0
 801d6c6:	6078      	str	r0, [r7, #4]
 801d6c8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 801d6ca:	2300      	movs	r3, #0
 801d6cc:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 801d6ce:	683b      	ldr	r3, [r7, #0]
 801d6d0:	889b      	ldrh	r3, [r3, #4]
 801d6d2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801d6d4:	683b      	ldr	r3, [r7, #0]
 801d6d6:	781b      	ldrb	r3, [r3, #0]
 801d6d8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801d6dc:	2b40      	cmp	r3, #64	@ 0x40
 801d6de:	d007      	beq.n	801d6f0 <USBD_StdEPReq+0x30>
 801d6e0:	2b40      	cmp	r3, #64	@ 0x40
 801d6e2:	f200 817f 	bhi.w	801d9e4 <USBD_StdEPReq+0x324>
 801d6e6:	2b00      	cmp	r3, #0
 801d6e8:	d02a      	beq.n	801d740 <USBD_StdEPReq+0x80>
 801d6ea:	2b20      	cmp	r3, #32
 801d6ec:	f040 817a 	bne.w	801d9e4 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 801d6f0:	7bbb      	ldrb	r3, [r7, #14]
 801d6f2:	4619      	mov	r1, r3
 801d6f4:	6878      	ldr	r0, [r7, #4]
 801d6f6:	f7ff fe85 	bl	801d404 <USBD_CoreFindEP>
 801d6fa:	4603      	mov	r3, r0
 801d6fc:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801d6fe:	7b7b      	ldrb	r3, [r7, #13]
 801d700:	2bff      	cmp	r3, #255	@ 0xff
 801d702:	f000 8174 	beq.w	801d9ee <USBD_StdEPReq+0x32e>
 801d706:	7b7b      	ldrb	r3, [r7, #13]
 801d708:	2b00      	cmp	r3, #0
 801d70a:	f040 8170 	bne.w	801d9ee <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 801d70e:	7b7a      	ldrb	r2, [r7, #13]
 801d710:	687b      	ldr	r3, [r7, #4]
 801d712:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 801d716:	7b7a      	ldrb	r2, [r7, #13]
 801d718:	687b      	ldr	r3, [r7, #4]
 801d71a:	32ae      	adds	r2, #174	@ 0xae
 801d71c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d720:	689b      	ldr	r3, [r3, #8]
 801d722:	2b00      	cmp	r3, #0
 801d724:	f000 8163 	beq.w	801d9ee <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 801d728:	7b7a      	ldrb	r2, [r7, #13]
 801d72a:	687b      	ldr	r3, [r7, #4]
 801d72c:	32ae      	adds	r2, #174	@ 0xae
 801d72e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d732:	689b      	ldr	r3, [r3, #8]
 801d734:	6839      	ldr	r1, [r7, #0]
 801d736:	6878      	ldr	r0, [r7, #4]
 801d738:	4798      	blx	r3
 801d73a:	4603      	mov	r3, r0
 801d73c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 801d73e:	e156      	b.n	801d9ee <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801d740:	683b      	ldr	r3, [r7, #0]
 801d742:	785b      	ldrb	r3, [r3, #1]
 801d744:	2b03      	cmp	r3, #3
 801d746:	d008      	beq.n	801d75a <USBD_StdEPReq+0x9a>
 801d748:	2b03      	cmp	r3, #3
 801d74a:	f300 8145 	bgt.w	801d9d8 <USBD_StdEPReq+0x318>
 801d74e:	2b00      	cmp	r3, #0
 801d750:	f000 809b 	beq.w	801d88a <USBD_StdEPReq+0x1ca>
 801d754:	2b01      	cmp	r3, #1
 801d756:	d03c      	beq.n	801d7d2 <USBD_StdEPReq+0x112>
 801d758:	e13e      	b.n	801d9d8 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 801d75a:	687b      	ldr	r3, [r7, #4]
 801d75c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801d760:	b2db      	uxtb	r3, r3
 801d762:	2b02      	cmp	r3, #2
 801d764:	d002      	beq.n	801d76c <USBD_StdEPReq+0xac>
 801d766:	2b03      	cmp	r3, #3
 801d768:	d016      	beq.n	801d798 <USBD_StdEPReq+0xd8>
 801d76a:	e02c      	b.n	801d7c6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801d76c:	7bbb      	ldrb	r3, [r7, #14]
 801d76e:	2b00      	cmp	r3, #0
 801d770:	d00d      	beq.n	801d78e <USBD_StdEPReq+0xce>
 801d772:	7bbb      	ldrb	r3, [r7, #14]
 801d774:	2b80      	cmp	r3, #128	@ 0x80
 801d776:	d00a      	beq.n	801d78e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 801d778:	7bbb      	ldrb	r3, [r7, #14]
 801d77a:	4619      	mov	r1, r3
 801d77c:	6878      	ldr	r0, [r7, #4]
 801d77e:	f001 f9a3 	bl	801eac8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801d782:	2180      	movs	r1, #128	@ 0x80
 801d784:	6878      	ldr	r0, [r7, #4]
 801d786:	f001 f99f 	bl	801eac8 <USBD_LL_StallEP>
 801d78a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801d78c:	e020      	b.n	801d7d0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 801d78e:	6839      	ldr	r1, [r7, #0]
 801d790:	6878      	ldr	r0, [r7, #4]
 801d792:	f000 fca4 	bl	801e0de <USBD_CtlError>
              break;
 801d796:	e01b      	b.n	801d7d0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 801d798:	683b      	ldr	r3, [r7, #0]
 801d79a:	885b      	ldrh	r3, [r3, #2]
 801d79c:	2b00      	cmp	r3, #0
 801d79e:	d10e      	bne.n	801d7be <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 801d7a0:	7bbb      	ldrb	r3, [r7, #14]
 801d7a2:	2b00      	cmp	r3, #0
 801d7a4:	d00b      	beq.n	801d7be <USBD_StdEPReq+0xfe>
 801d7a6:	7bbb      	ldrb	r3, [r7, #14]
 801d7a8:	2b80      	cmp	r3, #128	@ 0x80
 801d7aa:	d008      	beq.n	801d7be <USBD_StdEPReq+0xfe>
 801d7ac:	683b      	ldr	r3, [r7, #0]
 801d7ae:	88db      	ldrh	r3, [r3, #6]
 801d7b0:	2b00      	cmp	r3, #0
 801d7b2:	d104      	bne.n	801d7be <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 801d7b4:	7bbb      	ldrb	r3, [r7, #14]
 801d7b6:	4619      	mov	r1, r3
 801d7b8:	6878      	ldr	r0, [r7, #4]
 801d7ba:	f001 f985 	bl	801eac8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 801d7be:	6878      	ldr	r0, [r7, #4]
 801d7c0:	f000 fd64 	bl	801e28c <USBD_CtlSendStatus>

              break;
 801d7c4:	e004      	b.n	801d7d0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 801d7c6:	6839      	ldr	r1, [r7, #0]
 801d7c8:	6878      	ldr	r0, [r7, #4]
 801d7ca:	f000 fc88 	bl	801e0de <USBD_CtlError>
              break;
 801d7ce:	bf00      	nop
          }
          break;
 801d7d0:	e107      	b.n	801d9e2 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 801d7d2:	687b      	ldr	r3, [r7, #4]
 801d7d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801d7d8:	b2db      	uxtb	r3, r3
 801d7da:	2b02      	cmp	r3, #2
 801d7dc:	d002      	beq.n	801d7e4 <USBD_StdEPReq+0x124>
 801d7de:	2b03      	cmp	r3, #3
 801d7e0:	d016      	beq.n	801d810 <USBD_StdEPReq+0x150>
 801d7e2:	e04b      	b.n	801d87c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801d7e4:	7bbb      	ldrb	r3, [r7, #14]
 801d7e6:	2b00      	cmp	r3, #0
 801d7e8:	d00d      	beq.n	801d806 <USBD_StdEPReq+0x146>
 801d7ea:	7bbb      	ldrb	r3, [r7, #14]
 801d7ec:	2b80      	cmp	r3, #128	@ 0x80
 801d7ee:	d00a      	beq.n	801d806 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 801d7f0:	7bbb      	ldrb	r3, [r7, #14]
 801d7f2:	4619      	mov	r1, r3
 801d7f4:	6878      	ldr	r0, [r7, #4]
 801d7f6:	f001 f967 	bl	801eac8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801d7fa:	2180      	movs	r1, #128	@ 0x80
 801d7fc:	6878      	ldr	r0, [r7, #4]
 801d7fe:	f001 f963 	bl	801eac8 <USBD_LL_StallEP>
 801d802:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801d804:	e040      	b.n	801d888 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 801d806:	6839      	ldr	r1, [r7, #0]
 801d808:	6878      	ldr	r0, [r7, #4]
 801d80a:	f000 fc68 	bl	801e0de <USBD_CtlError>
              break;
 801d80e:	e03b      	b.n	801d888 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 801d810:	683b      	ldr	r3, [r7, #0]
 801d812:	885b      	ldrh	r3, [r3, #2]
 801d814:	2b00      	cmp	r3, #0
 801d816:	d136      	bne.n	801d886 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 801d818:	7bbb      	ldrb	r3, [r7, #14]
 801d81a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801d81e:	2b00      	cmp	r3, #0
 801d820:	d004      	beq.n	801d82c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801d822:	7bbb      	ldrb	r3, [r7, #14]
 801d824:	4619      	mov	r1, r3
 801d826:	6878      	ldr	r0, [r7, #4]
 801d828:	f001 f96d 	bl	801eb06 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 801d82c:	6878      	ldr	r0, [r7, #4]
 801d82e:	f000 fd2d 	bl	801e28c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 801d832:	7bbb      	ldrb	r3, [r7, #14]
 801d834:	4619      	mov	r1, r3
 801d836:	6878      	ldr	r0, [r7, #4]
 801d838:	f7ff fde4 	bl	801d404 <USBD_CoreFindEP>
 801d83c:	4603      	mov	r3, r0
 801d83e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801d840:	7b7b      	ldrb	r3, [r7, #13]
 801d842:	2bff      	cmp	r3, #255	@ 0xff
 801d844:	d01f      	beq.n	801d886 <USBD_StdEPReq+0x1c6>
 801d846:	7b7b      	ldrb	r3, [r7, #13]
 801d848:	2b00      	cmp	r3, #0
 801d84a:	d11c      	bne.n	801d886 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 801d84c:	7b7a      	ldrb	r2, [r7, #13]
 801d84e:	687b      	ldr	r3, [r7, #4]
 801d850:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 801d854:	7b7a      	ldrb	r2, [r7, #13]
 801d856:	687b      	ldr	r3, [r7, #4]
 801d858:	32ae      	adds	r2, #174	@ 0xae
 801d85a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d85e:	689b      	ldr	r3, [r3, #8]
 801d860:	2b00      	cmp	r3, #0
 801d862:	d010      	beq.n	801d886 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 801d864:	7b7a      	ldrb	r2, [r7, #13]
 801d866:	687b      	ldr	r3, [r7, #4]
 801d868:	32ae      	adds	r2, #174	@ 0xae
 801d86a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d86e:	689b      	ldr	r3, [r3, #8]
 801d870:	6839      	ldr	r1, [r7, #0]
 801d872:	6878      	ldr	r0, [r7, #4]
 801d874:	4798      	blx	r3
 801d876:	4603      	mov	r3, r0
 801d878:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 801d87a:	e004      	b.n	801d886 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 801d87c:	6839      	ldr	r1, [r7, #0]
 801d87e:	6878      	ldr	r0, [r7, #4]
 801d880:	f000 fc2d 	bl	801e0de <USBD_CtlError>
              break;
 801d884:	e000      	b.n	801d888 <USBD_StdEPReq+0x1c8>
              break;
 801d886:	bf00      	nop
          }
          break;
 801d888:	e0ab      	b.n	801d9e2 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 801d88a:	687b      	ldr	r3, [r7, #4]
 801d88c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801d890:	b2db      	uxtb	r3, r3
 801d892:	2b02      	cmp	r3, #2
 801d894:	d002      	beq.n	801d89c <USBD_StdEPReq+0x1dc>
 801d896:	2b03      	cmp	r3, #3
 801d898:	d032      	beq.n	801d900 <USBD_StdEPReq+0x240>
 801d89a:	e097      	b.n	801d9cc <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801d89c:	7bbb      	ldrb	r3, [r7, #14]
 801d89e:	2b00      	cmp	r3, #0
 801d8a0:	d007      	beq.n	801d8b2 <USBD_StdEPReq+0x1f2>
 801d8a2:	7bbb      	ldrb	r3, [r7, #14]
 801d8a4:	2b80      	cmp	r3, #128	@ 0x80
 801d8a6:	d004      	beq.n	801d8b2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 801d8a8:	6839      	ldr	r1, [r7, #0]
 801d8aa:	6878      	ldr	r0, [r7, #4]
 801d8ac:	f000 fc17 	bl	801e0de <USBD_CtlError>
                break;
 801d8b0:	e091      	b.n	801d9d6 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801d8b2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801d8b6:	2b00      	cmp	r3, #0
 801d8b8:	da0b      	bge.n	801d8d2 <USBD_StdEPReq+0x212>
 801d8ba:	7bbb      	ldrb	r3, [r7, #14]
 801d8bc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801d8c0:	4613      	mov	r3, r2
 801d8c2:	009b      	lsls	r3, r3, #2
 801d8c4:	4413      	add	r3, r2
 801d8c6:	009b      	lsls	r3, r3, #2
 801d8c8:	3310      	adds	r3, #16
 801d8ca:	687a      	ldr	r2, [r7, #4]
 801d8cc:	4413      	add	r3, r2
 801d8ce:	3304      	adds	r3, #4
 801d8d0:	e00b      	b.n	801d8ea <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801d8d2:	7bbb      	ldrb	r3, [r7, #14]
 801d8d4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801d8d8:	4613      	mov	r3, r2
 801d8da:	009b      	lsls	r3, r3, #2
 801d8dc:	4413      	add	r3, r2
 801d8de:	009b      	lsls	r3, r3, #2
 801d8e0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801d8e4:	687a      	ldr	r2, [r7, #4]
 801d8e6:	4413      	add	r3, r2
 801d8e8:	3304      	adds	r3, #4
 801d8ea:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 801d8ec:	68bb      	ldr	r3, [r7, #8]
 801d8ee:	2200      	movs	r2, #0
 801d8f0:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801d8f2:	68bb      	ldr	r3, [r7, #8]
 801d8f4:	2202      	movs	r2, #2
 801d8f6:	4619      	mov	r1, r3
 801d8f8:	6878      	ldr	r0, [r7, #4]
 801d8fa:	f000 fc6d 	bl	801e1d8 <USBD_CtlSendData>
              break;
 801d8fe:	e06a      	b.n	801d9d6 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 801d900:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801d904:	2b00      	cmp	r3, #0
 801d906:	da11      	bge.n	801d92c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801d908:	7bbb      	ldrb	r3, [r7, #14]
 801d90a:	f003 020f 	and.w	r2, r3, #15
 801d90e:	6879      	ldr	r1, [r7, #4]
 801d910:	4613      	mov	r3, r2
 801d912:	009b      	lsls	r3, r3, #2
 801d914:	4413      	add	r3, r2
 801d916:	009b      	lsls	r3, r3, #2
 801d918:	440b      	add	r3, r1
 801d91a:	3324      	adds	r3, #36	@ 0x24
 801d91c:	881b      	ldrh	r3, [r3, #0]
 801d91e:	2b00      	cmp	r3, #0
 801d920:	d117      	bne.n	801d952 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 801d922:	6839      	ldr	r1, [r7, #0]
 801d924:	6878      	ldr	r0, [r7, #4]
 801d926:	f000 fbda 	bl	801e0de <USBD_CtlError>
                  break;
 801d92a:	e054      	b.n	801d9d6 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 801d92c:	7bbb      	ldrb	r3, [r7, #14]
 801d92e:	f003 020f 	and.w	r2, r3, #15
 801d932:	6879      	ldr	r1, [r7, #4]
 801d934:	4613      	mov	r3, r2
 801d936:	009b      	lsls	r3, r3, #2
 801d938:	4413      	add	r3, r2
 801d93a:	009b      	lsls	r3, r3, #2
 801d93c:	440b      	add	r3, r1
 801d93e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801d942:	881b      	ldrh	r3, [r3, #0]
 801d944:	2b00      	cmp	r3, #0
 801d946:	d104      	bne.n	801d952 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 801d948:	6839      	ldr	r1, [r7, #0]
 801d94a:	6878      	ldr	r0, [r7, #4]
 801d94c:	f000 fbc7 	bl	801e0de <USBD_CtlError>
                  break;
 801d950:	e041      	b.n	801d9d6 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801d952:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801d956:	2b00      	cmp	r3, #0
 801d958:	da0b      	bge.n	801d972 <USBD_StdEPReq+0x2b2>
 801d95a:	7bbb      	ldrb	r3, [r7, #14]
 801d95c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801d960:	4613      	mov	r3, r2
 801d962:	009b      	lsls	r3, r3, #2
 801d964:	4413      	add	r3, r2
 801d966:	009b      	lsls	r3, r3, #2
 801d968:	3310      	adds	r3, #16
 801d96a:	687a      	ldr	r2, [r7, #4]
 801d96c:	4413      	add	r3, r2
 801d96e:	3304      	adds	r3, #4
 801d970:	e00b      	b.n	801d98a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801d972:	7bbb      	ldrb	r3, [r7, #14]
 801d974:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801d978:	4613      	mov	r3, r2
 801d97a:	009b      	lsls	r3, r3, #2
 801d97c:	4413      	add	r3, r2
 801d97e:	009b      	lsls	r3, r3, #2
 801d980:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801d984:	687a      	ldr	r2, [r7, #4]
 801d986:	4413      	add	r3, r2
 801d988:	3304      	adds	r3, #4
 801d98a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 801d98c:	7bbb      	ldrb	r3, [r7, #14]
 801d98e:	2b00      	cmp	r3, #0
 801d990:	d002      	beq.n	801d998 <USBD_StdEPReq+0x2d8>
 801d992:	7bbb      	ldrb	r3, [r7, #14]
 801d994:	2b80      	cmp	r3, #128	@ 0x80
 801d996:	d103      	bne.n	801d9a0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 801d998:	68bb      	ldr	r3, [r7, #8]
 801d99a:	2200      	movs	r2, #0
 801d99c:	601a      	str	r2, [r3, #0]
 801d99e:	e00e      	b.n	801d9be <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 801d9a0:	7bbb      	ldrb	r3, [r7, #14]
 801d9a2:	4619      	mov	r1, r3
 801d9a4:	6878      	ldr	r0, [r7, #4]
 801d9a6:	f001 f8cd 	bl	801eb44 <USBD_LL_IsStallEP>
 801d9aa:	4603      	mov	r3, r0
 801d9ac:	2b00      	cmp	r3, #0
 801d9ae:	d003      	beq.n	801d9b8 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 801d9b0:	68bb      	ldr	r3, [r7, #8]
 801d9b2:	2201      	movs	r2, #1
 801d9b4:	601a      	str	r2, [r3, #0]
 801d9b6:	e002      	b.n	801d9be <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 801d9b8:	68bb      	ldr	r3, [r7, #8]
 801d9ba:	2200      	movs	r2, #0
 801d9bc:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801d9be:	68bb      	ldr	r3, [r7, #8]
 801d9c0:	2202      	movs	r2, #2
 801d9c2:	4619      	mov	r1, r3
 801d9c4:	6878      	ldr	r0, [r7, #4]
 801d9c6:	f000 fc07 	bl	801e1d8 <USBD_CtlSendData>
              break;
 801d9ca:	e004      	b.n	801d9d6 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 801d9cc:	6839      	ldr	r1, [r7, #0]
 801d9ce:	6878      	ldr	r0, [r7, #4]
 801d9d0:	f000 fb85 	bl	801e0de <USBD_CtlError>
              break;
 801d9d4:	bf00      	nop
          }
          break;
 801d9d6:	e004      	b.n	801d9e2 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 801d9d8:	6839      	ldr	r1, [r7, #0]
 801d9da:	6878      	ldr	r0, [r7, #4]
 801d9dc:	f000 fb7f 	bl	801e0de <USBD_CtlError>
          break;
 801d9e0:	bf00      	nop
      }
      break;
 801d9e2:	e005      	b.n	801d9f0 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 801d9e4:	6839      	ldr	r1, [r7, #0]
 801d9e6:	6878      	ldr	r0, [r7, #4]
 801d9e8:	f000 fb79 	bl	801e0de <USBD_CtlError>
      break;
 801d9ec:	e000      	b.n	801d9f0 <USBD_StdEPReq+0x330>
      break;
 801d9ee:	bf00      	nop
  }

  return ret;
 801d9f0:	7bfb      	ldrb	r3, [r7, #15]
}
 801d9f2:	4618      	mov	r0, r3
 801d9f4:	3710      	adds	r7, #16
 801d9f6:	46bd      	mov	sp, r7
 801d9f8:	bd80      	pop	{r7, pc}
	...

0801d9fc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801d9fc:	b580      	push	{r7, lr}
 801d9fe:	b084      	sub	sp, #16
 801da00:	af00      	add	r7, sp, #0
 801da02:	6078      	str	r0, [r7, #4]
 801da04:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801da06:	2300      	movs	r3, #0
 801da08:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 801da0a:	2300      	movs	r3, #0
 801da0c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 801da0e:	2300      	movs	r3, #0
 801da10:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 801da12:	683b      	ldr	r3, [r7, #0]
 801da14:	885b      	ldrh	r3, [r3, #2]
 801da16:	0a1b      	lsrs	r3, r3, #8
 801da18:	b29b      	uxth	r3, r3
 801da1a:	3b01      	subs	r3, #1
 801da1c:	2b0e      	cmp	r3, #14
 801da1e:	f200 8152 	bhi.w	801dcc6 <USBD_GetDescriptor+0x2ca>
 801da22:	a201      	add	r2, pc, #4	@ (adr r2, 801da28 <USBD_GetDescriptor+0x2c>)
 801da24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801da28:	0801da99 	.word	0x0801da99
 801da2c:	0801dab1 	.word	0x0801dab1
 801da30:	0801daf1 	.word	0x0801daf1
 801da34:	0801dcc7 	.word	0x0801dcc7
 801da38:	0801dcc7 	.word	0x0801dcc7
 801da3c:	0801dc67 	.word	0x0801dc67
 801da40:	0801dc93 	.word	0x0801dc93
 801da44:	0801dcc7 	.word	0x0801dcc7
 801da48:	0801dcc7 	.word	0x0801dcc7
 801da4c:	0801dcc7 	.word	0x0801dcc7
 801da50:	0801dcc7 	.word	0x0801dcc7
 801da54:	0801dcc7 	.word	0x0801dcc7
 801da58:	0801dcc7 	.word	0x0801dcc7
 801da5c:	0801dcc7 	.word	0x0801dcc7
 801da60:	0801da65 	.word	0x0801da65
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 801da64:	687b      	ldr	r3, [r7, #4]
 801da66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801da6a:	69db      	ldr	r3, [r3, #28]
 801da6c:	2b00      	cmp	r3, #0
 801da6e:	d00b      	beq.n	801da88 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 801da70:	687b      	ldr	r3, [r7, #4]
 801da72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801da76:	69db      	ldr	r3, [r3, #28]
 801da78:	687a      	ldr	r2, [r7, #4]
 801da7a:	7c12      	ldrb	r2, [r2, #16]
 801da7c:	f107 0108 	add.w	r1, r7, #8
 801da80:	4610      	mov	r0, r2
 801da82:	4798      	blx	r3
 801da84:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801da86:	e126      	b.n	801dcd6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801da88:	6839      	ldr	r1, [r7, #0]
 801da8a:	6878      	ldr	r0, [r7, #4]
 801da8c:	f000 fb27 	bl	801e0de <USBD_CtlError>
        err++;
 801da90:	7afb      	ldrb	r3, [r7, #11]
 801da92:	3301      	adds	r3, #1
 801da94:	72fb      	strb	r3, [r7, #11]
      break;
 801da96:	e11e      	b.n	801dcd6 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 801da98:	687b      	ldr	r3, [r7, #4]
 801da9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801da9e:	681b      	ldr	r3, [r3, #0]
 801daa0:	687a      	ldr	r2, [r7, #4]
 801daa2:	7c12      	ldrb	r2, [r2, #16]
 801daa4:	f107 0108 	add.w	r1, r7, #8
 801daa8:	4610      	mov	r0, r2
 801daaa:	4798      	blx	r3
 801daac:	60f8      	str	r0, [r7, #12]
      break;
 801daae:	e112      	b.n	801dcd6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801dab0:	687b      	ldr	r3, [r7, #4]
 801dab2:	7c1b      	ldrb	r3, [r3, #16]
 801dab4:	2b00      	cmp	r3, #0
 801dab6:	d10d      	bne.n	801dad4 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 801dab8:	687b      	ldr	r3, [r7, #4]
 801daba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801dabe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801dac0:	f107 0208 	add.w	r2, r7, #8
 801dac4:	4610      	mov	r0, r2
 801dac6:	4798      	blx	r3
 801dac8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801daca:	68fb      	ldr	r3, [r7, #12]
 801dacc:	3301      	adds	r3, #1
 801dace:	2202      	movs	r2, #2
 801dad0:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 801dad2:	e100      	b.n	801dcd6 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 801dad4:	687b      	ldr	r3, [r7, #4]
 801dad6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801dada:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801dadc:	f107 0208 	add.w	r2, r7, #8
 801dae0:	4610      	mov	r0, r2
 801dae2:	4798      	blx	r3
 801dae4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801dae6:	68fb      	ldr	r3, [r7, #12]
 801dae8:	3301      	adds	r3, #1
 801daea:	2202      	movs	r2, #2
 801daec:	701a      	strb	r2, [r3, #0]
      break;
 801daee:	e0f2      	b.n	801dcd6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 801daf0:	683b      	ldr	r3, [r7, #0]
 801daf2:	885b      	ldrh	r3, [r3, #2]
 801daf4:	b2db      	uxtb	r3, r3
 801daf6:	2b05      	cmp	r3, #5
 801daf8:	f200 80ac 	bhi.w	801dc54 <USBD_GetDescriptor+0x258>
 801dafc:	a201      	add	r2, pc, #4	@ (adr r2, 801db04 <USBD_GetDescriptor+0x108>)
 801dafe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801db02:	bf00      	nop
 801db04:	0801db1d 	.word	0x0801db1d
 801db08:	0801db51 	.word	0x0801db51
 801db0c:	0801db85 	.word	0x0801db85
 801db10:	0801dbb9 	.word	0x0801dbb9
 801db14:	0801dbed 	.word	0x0801dbed
 801db18:	0801dc21 	.word	0x0801dc21
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 801db1c:	687b      	ldr	r3, [r7, #4]
 801db1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801db22:	685b      	ldr	r3, [r3, #4]
 801db24:	2b00      	cmp	r3, #0
 801db26:	d00b      	beq.n	801db40 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 801db28:	687b      	ldr	r3, [r7, #4]
 801db2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801db2e:	685b      	ldr	r3, [r3, #4]
 801db30:	687a      	ldr	r2, [r7, #4]
 801db32:	7c12      	ldrb	r2, [r2, #16]
 801db34:	f107 0108 	add.w	r1, r7, #8
 801db38:	4610      	mov	r0, r2
 801db3a:	4798      	blx	r3
 801db3c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801db3e:	e091      	b.n	801dc64 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801db40:	6839      	ldr	r1, [r7, #0]
 801db42:	6878      	ldr	r0, [r7, #4]
 801db44:	f000 facb 	bl	801e0de <USBD_CtlError>
            err++;
 801db48:	7afb      	ldrb	r3, [r7, #11]
 801db4a:	3301      	adds	r3, #1
 801db4c:	72fb      	strb	r3, [r7, #11]
          break;
 801db4e:	e089      	b.n	801dc64 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 801db50:	687b      	ldr	r3, [r7, #4]
 801db52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801db56:	689b      	ldr	r3, [r3, #8]
 801db58:	2b00      	cmp	r3, #0
 801db5a:	d00b      	beq.n	801db74 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 801db5c:	687b      	ldr	r3, [r7, #4]
 801db5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801db62:	689b      	ldr	r3, [r3, #8]
 801db64:	687a      	ldr	r2, [r7, #4]
 801db66:	7c12      	ldrb	r2, [r2, #16]
 801db68:	f107 0108 	add.w	r1, r7, #8
 801db6c:	4610      	mov	r0, r2
 801db6e:	4798      	blx	r3
 801db70:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801db72:	e077      	b.n	801dc64 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801db74:	6839      	ldr	r1, [r7, #0]
 801db76:	6878      	ldr	r0, [r7, #4]
 801db78:	f000 fab1 	bl	801e0de <USBD_CtlError>
            err++;
 801db7c:	7afb      	ldrb	r3, [r7, #11]
 801db7e:	3301      	adds	r3, #1
 801db80:	72fb      	strb	r3, [r7, #11]
          break;
 801db82:	e06f      	b.n	801dc64 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 801db84:	687b      	ldr	r3, [r7, #4]
 801db86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801db8a:	68db      	ldr	r3, [r3, #12]
 801db8c:	2b00      	cmp	r3, #0
 801db8e:	d00b      	beq.n	801dba8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 801db90:	687b      	ldr	r3, [r7, #4]
 801db92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801db96:	68db      	ldr	r3, [r3, #12]
 801db98:	687a      	ldr	r2, [r7, #4]
 801db9a:	7c12      	ldrb	r2, [r2, #16]
 801db9c:	f107 0108 	add.w	r1, r7, #8
 801dba0:	4610      	mov	r0, r2
 801dba2:	4798      	blx	r3
 801dba4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801dba6:	e05d      	b.n	801dc64 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801dba8:	6839      	ldr	r1, [r7, #0]
 801dbaa:	6878      	ldr	r0, [r7, #4]
 801dbac:	f000 fa97 	bl	801e0de <USBD_CtlError>
            err++;
 801dbb0:	7afb      	ldrb	r3, [r7, #11]
 801dbb2:	3301      	adds	r3, #1
 801dbb4:	72fb      	strb	r3, [r7, #11]
          break;
 801dbb6:	e055      	b.n	801dc64 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 801dbb8:	687b      	ldr	r3, [r7, #4]
 801dbba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801dbbe:	691b      	ldr	r3, [r3, #16]
 801dbc0:	2b00      	cmp	r3, #0
 801dbc2:	d00b      	beq.n	801dbdc <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 801dbc4:	687b      	ldr	r3, [r7, #4]
 801dbc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801dbca:	691b      	ldr	r3, [r3, #16]
 801dbcc:	687a      	ldr	r2, [r7, #4]
 801dbce:	7c12      	ldrb	r2, [r2, #16]
 801dbd0:	f107 0108 	add.w	r1, r7, #8
 801dbd4:	4610      	mov	r0, r2
 801dbd6:	4798      	blx	r3
 801dbd8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801dbda:	e043      	b.n	801dc64 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801dbdc:	6839      	ldr	r1, [r7, #0]
 801dbde:	6878      	ldr	r0, [r7, #4]
 801dbe0:	f000 fa7d 	bl	801e0de <USBD_CtlError>
            err++;
 801dbe4:	7afb      	ldrb	r3, [r7, #11]
 801dbe6:	3301      	adds	r3, #1
 801dbe8:	72fb      	strb	r3, [r7, #11]
          break;
 801dbea:	e03b      	b.n	801dc64 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 801dbec:	687b      	ldr	r3, [r7, #4]
 801dbee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801dbf2:	695b      	ldr	r3, [r3, #20]
 801dbf4:	2b00      	cmp	r3, #0
 801dbf6:	d00b      	beq.n	801dc10 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 801dbf8:	687b      	ldr	r3, [r7, #4]
 801dbfa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801dbfe:	695b      	ldr	r3, [r3, #20]
 801dc00:	687a      	ldr	r2, [r7, #4]
 801dc02:	7c12      	ldrb	r2, [r2, #16]
 801dc04:	f107 0108 	add.w	r1, r7, #8
 801dc08:	4610      	mov	r0, r2
 801dc0a:	4798      	blx	r3
 801dc0c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801dc0e:	e029      	b.n	801dc64 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801dc10:	6839      	ldr	r1, [r7, #0]
 801dc12:	6878      	ldr	r0, [r7, #4]
 801dc14:	f000 fa63 	bl	801e0de <USBD_CtlError>
            err++;
 801dc18:	7afb      	ldrb	r3, [r7, #11]
 801dc1a:	3301      	adds	r3, #1
 801dc1c:	72fb      	strb	r3, [r7, #11]
          break;
 801dc1e:	e021      	b.n	801dc64 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 801dc20:	687b      	ldr	r3, [r7, #4]
 801dc22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801dc26:	699b      	ldr	r3, [r3, #24]
 801dc28:	2b00      	cmp	r3, #0
 801dc2a:	d00b      	beq.n	801dc44 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 801dc2c:	687b      	ldr	r3, [r7, #4]
 801dc2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801dc32:	699b      	ldr	r3, [r3, #24]
 801dc34:	687a      	ldr	r2, [r7, #4]
 801dc36:	7c12      	ldrb	r2, [r2, #16]
 801dc38:	f107 0108 	add.w	r1, r7, #8
 801dc3c:	4610      	mov	r0, r2
 801dc3e:	4798      	blx	r3
 801dc40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801dc42:	e00f      	b.n	801dc64 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801dc44:	6839      	ldr	r1, [r7, #0]
 801dc46:	6878      	ldr	r0, [r7, #4]
 801dc48:	f000 fa49 	bl	801e0de <USBD_CtlError>
            err++;
 801dc4c:	7afb      	ldrb	r3, [r7, #11]
 801dc4e:	3301      	adds	r3, #1
 801dc50:	72fb      	strb	r3, [r7, #11]
          break;
 801dc52:	e007      	b.n	801dc64 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 801dc54:	6839      	ldr	r1, [r7, #0]
 801dc56:	6878      	ldr	r0, [r7, #4]
 801dc58:	f000 fa41 	bl	801e0de <USBD_CtlError>
          err++;
 801dc5c:	7afb      	ldrb	r3, [r7, #11]
 801dc5e:	3301      	adds	r3, #1
 801dc60:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 801dc62:	bf00      	nop
      }
      break;
 801dc64:	e037      	b.n	801dcd6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801dc66:	687b      	ldr	r3, [r7, #4]
 801dc68:	7c1b      	ldrb	r3, [r3, #16]
 801dc6a:	2b00      	cmp	r3, #0
 801dc6c:	d109      	bne.n	801dc82 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 801dc6e:	687b      	ldr	r3, [r7, #4]
 801dc70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801dc74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801dc76:	f107 0208 	add.w	r2, r7, #8
 801dc7a:	4610      	mov	r0, r2
 801dc7c:	4798      	blx	r3
 801dc7e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801dc80:	e029      	b.n	801dcd6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801dc82:	6839      	ldr	r1, [r7, #0]
 801dc84:	6878      	ldr	r0, [r7, #4]
 801dc86:	f000 fa2a 	bl	801e0de <USBD_CtlError>
        err++;
 801dc8a:	7afb      	ldrb	r3, [r7, #11]
 801dc8c:	3301      	adds	r3, #1
 801dc8e:	72fb      	strb	r3, [r7, #11]
      break;
 801dc90:	e021      	b.n	801dcd6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801dc92:	687b      	ldr	r3, [r7, #4]
 801dc94:	7c1b      	ldrb	r3, [r3, #16]
 801dc96:	2b00      	cmp	r3, #0
 801dc98:	d10d      	bne.n	801dcb6 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 801dc9a:	687b      	ldr	r3, [r7, #4]
 801dc9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801dca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801dca2:	f107 0208 	add.w	r2, r7, #8
 801dca6:	4610      	mov	r0, r2
 801dca8:	4798      	blx	r3
 801dcaa:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 801dcac:	68fb      	ldr	r3, [r7, #12]
 801dcae:	3301      	adds	r3, #1
 801dcb0:	2207      	movs	r2, #7
 801dcb2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801dcb4:	e00f      	b.n	801dcd6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801dcb6:	6839      	ldr	r1, [r7, #0]
 801dcb8:	6878      	ldr	r0, [r7, #4]
 801dcba:	f000 fa10 	bl	801e0de <USBD_CtlError>
        err++;
 801dcbe:	7afb      	ldrb	r3, [r7, #11]
 801dcc0:	3301      	adds	r3, #1
 801dcc2:	72fb      	strb	r3, [r7, #11]
      break;
 801dcc4:	e007      	b.n	801dcd6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 801dcc6:	6839      	ldr	r1, [r7, #0]
 801dcc8:	6878      	ldr	r0, [r7, #4]
 801dcca:	f000 fa08 	bl	801e0de <USBD_CtlError>
      err++;
 801dcce:	7afb      	ldrb	r3, [r7, #11]
 801dcd0:	3301      	adds	r3, #1
 801dcd2:	72fb      	strb	r3, [r7, #11]
      break;
 801dcd4:	bf00      	nop
  }

  if (err != 0U)
 801dcd6:	7afb      	ldrb	r3, [r7, #11]
 801dcd8:	2b00      	cmp	r3, #0
 801dcda:	d11e      	bne.n	801dd1a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 801dcdc:	683b      	ldr	r3, [r7, #0]
 801dcde:	88db      	ldrh	r3, [r3, #6]
 801dce0:	2b00      	cmp	r3, #0
 801dce2:	d016      	beq.n	801dd12 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 801dce4:	893b      	ldrh	r3, [r7, #8]
 801dce6:	2b00      	cmp	r3, #0
 801dce8:	d00e      	beq.n	801dd08 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 801dcea:	683b      	ldr	r3, [r7, #0]
 801dcec:	88da      	ldrh	r2, [r3, #6]
 801dcee:	893b      	ldrh	r3, [r7, #8]
 801dcf0:	4293      	cmp	r3, r2
 801dcf2:	bf28      	it	cs
 801dcf4:	4613      	movcs	r3, r2
 801dcf6:	b29b      	uxth	r3, r3
 801dcf8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801dcfa:	893b      	ldrh	r3, [r7, #8]
 801dcfc:	461a      	mov	r2, r3
 801dcfe:	68f9      	ldr	r1, [r7, #12]
 801dd00:	6878      	ldr	r0, [r7, #4]
 801dd02:	f000 fa69 	bl	801e1d8 <USBD_CtlSendData>
 801dd06:	e009      	b.n	801dd1c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 801dd08:	6839      	ldr	r1, [r7, #0]
 801dd0a:	6878      	ldr	r0, [r7, #4]
 801dd0c:	f000 f9e7 	bl	801e0de <USBD_CtlError>
 801dd10:	e004      	b.n	801dd1c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 801dd12:	6878      	ldr	r0, [r7, #4]
 801dd14:	f000 faba 	bl	801e28c <USBD_CtlSendStatus>
 801dd18:	e000      	b.n	801dd1c <USBD_GetDescriptor+0x320>
    return;
 801dd1a:	bf00      	nop
  }
}
 801dd1c:	3710      	adds	r7, #16
 801dd1e:	46bd      	mov	sp, r7
 801dd20:	bd80      	pop	{r7, pc}
 801dd22:	bf00      	nop

0801dd24 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801dd24:	b580      	push	{r7, lr}
 801dd26:	b084      	sub	sp, #16
 801dd28:	af00      	add	r7, sp, #0
 801dd2a:	6078      	str	r0, [r7, #4]
 801dd2c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801dd2e:	683b      	ldr	r3, [r7, #0]
 801dd30:	889b      	ldrh	r3, [r3, #4]
 801dd32:	2b00      	cmp	r3, #0
 801dd34:	d131      	bne.n	801dd9a <USBD_SetAddress+0x76>
 801dd36:	683b      	ldr	r3, [r7, #0]
 801dd38:	88db      	ldrh	r3, [r3, #6]
 801dd3a:	2b00      	cmp	r3, #0
 801dd3c:	d12d      	bne.n	801dd9a <USBD_SetAddress+0x76>
 801dd3e:	683b      	ldr	r3, [r7, #0]
 801dd40:	885b      	ldrh	r3, [r3, #2]
 801dd42:	2b7f      	cmp	r3, #127	@ 0x7f
 801dd44:	d829      	bhi.n	801dd9a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801dd46:	683b      	ldr	r3, [r7, #0]
 801dd48:	885b      	ldrh	r3, [r3, #2]
 801dd4a:	b2db      	uxtb	r3, r3
 801dd4c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801dd50:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801dd52:	687b      	ldr	r3, [r7, #4]
 801dd54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801dd58:	b2db      	uxtb	r3, r3
 801dd5a:	2b03      	cmp	r3, #3
 801dd5c:	d104      	bne.n	801dd68 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 801dd5e:	6839      	ldr	r1, [r7, #0]
 801dd60:	6878      	ldr	r0, [r7, #4]
 801dd62:	f000 f9bc 	bl	801e0de <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801dd66:	e01d      	b.n	801dda4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 801dd68:	687b      	ldr	r3, [r7, #4]
 801dd6a:	7bfa      	ldrb	r2, [r7, #15]
 801dd6c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 801dd70:	7bfb      	ldrb	r3, [r7, #15]
 801dd72:	4619      	mov	r1, r3
 801dd74:	6878      	ldr	r0, [r7, #4]
 801dd76:	f000 ff11 	bl	801eb9c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801dd7a:	6878      	ldr	r0, [r7, #4]
 801dd7c:	f000 fa86 	bl	801e28c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 801dd80:	7bfb      	ldrb	r3, [r7, #15]
 801dd82:	2b00      	cmp	r3, #0
 801dd84:	d004      	beq.n	801dd90 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801dd86:	687b      	ldr	r3, [r7, #4]
 801dd88:	2202      	movs	r2, #2
 801dd8a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801dd8e:	e009      	b.n	801dda4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 801dd90:	687b      	ldr	r3, [r7, #4]
 801dd92:	2201      	movs	r2, #1
 801dd94:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801dd98:	e004      	b.n	801dda4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801dd9a:	6839      	ldr	r1, [r7, #0]
 801dd9c:	6878      	ldr	r0, [r7, #4]
 801dd9e:	f000 f99e 	bl	801e0de <USBD_CtlError>
  }
}
 801dda2:	bf00      	nop
 801dda4:	bf00      	nop
 801dda6:	3710      	adds	r7, #16
 801dda8:	46bd      	mov	sp, r7
 801ddaa:	bd80      	pop	{r7, pc}

0801ddac <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801ddac:	b580      	push	{r7, lr}
 801ddae:	b084      	sub	sp, #16
 801ddb0:	af00      	add	r7, sp, #0
 801ddb2:	6078      	str	r0, [r7, #4]
 801ddb4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801ddb6:	2300      	movs	r3, #0
 801ddb8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801ddba:	683b      	ldr	r3, [r7, #0]
 801ddbc:	885b      	ldrh	r3, [r3, #2]
 801ddbe:	b2da      	uxtb	r2, r3
 801ddc0:	4b4e      	ldr	r3, [pc, #312]	@ (801defc <USBD_SetConfig+0x150>)
 801ddc2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 801ddc4:	4b4d      	ldr	r3, [pc, #308]	@ (801defc <USBD_SetConfig+0x150>)
 801ddc6:	781b      	ldrb	r3, [r3, #0]
 801ddc8:	2b01      	cmp	r3, #1
 801ddca:	d905      	bls.n	801ddd8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 801ddcc:	6839      	ldr	r1, [r7, #0]
 801ddce:	6878      	ldr	r0, [r7, #4]
 801ddd0:	f000 f985 	bl	801e0de <USBD_CtlError>
    return USBD_FAIL;
 801ddd4:	2303      	movs	r3, #3
 801ddd6:	e08c      	b.n	801def2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 801ddd8:	687b      	ldr	r3, [r7, #4]
 801ddda:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801ddde:	b2db      	uxtb	r3, r3
 801dde0:	2b02      	cmp	r3, #2
 801dde2:	d002      	beq.n	801ddea <USBD_SetConfig+0x3e>
 801dde4:	2b03      	cmp	r3, #3
 801dde6:	d029      	beq.n	801de3c <USBD_SetConfig+0x90>
 801dde8:	e075      	b.n	801ded6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801ddea:	4b44      	ldr	r3, [pc, #272]	@ (801defc <USBD_SetConfig+0x150>)
 801ddec:	781b      	ldrb	r3, [r3, #0]
 801ddee:	2b00      	cmp	r3, #0
 801ddf0:	d020      	beq.n	801de34 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 801ddf2:	4b42      	ldr	r3, [pc, #264]	@ (801defc <USBD_SetConfig+0x150>)
 801ddf4:	781b      	ldrb	r3, [r3, #0]
 801ddf6:	461a      	mov	r2, r3
 801ddf8:	687b      	ldr	r3, [r7, #4]
 801ddfa:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 801ddfc:	4b3f      	ldr	r3, [pc, #252]	@ (801defc <USBD_SetConfig+0x150>)
 801ddfe:	781b      	ldrb	r3, [r3, #0]
 801de00:	4619      	mov	r1, r3
 801de02:	6878      	ldr	r0, [r7, #4]
 801de04:	f7fe ffb9 	bl	801cd7a <USBD_SetClassConfig>
 801de08:	4603      	mov	r3, r0
 801de0a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 801de0c:	7bfb      	ldrb	r3, [r7, #15]
 801de0e:	2b00      	cmp	r3, #0
 801de10:	d008      	beq.n	801de24 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 801de12:	6839      	ldr	r1, [r7, #0]
 801de14:	6878      	ldr	r0, [r7, #4]
 801de16:	f000 f962 	bl	801e0de <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801de1a:	687b      	ldr	r3, [r7, #4]
 801de1c:	2202      	movs	r2, #2
 801de1e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801de22:	e065      	b.n	801def0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801de24:	6878      	ldr	r0, [r7, #4]
 801de26:	f000 fa31 	bl	801e28c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 801de2a:	687b      	ldr	r3, [r7, #4]
 801de2c:	2203      	movs	r2, #3
 801de2e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801de32:	e05d      	b.n	801def0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 801de34:	6878      	ldr	r0, [r7, #4]
 801de36:	f000 fa29 	bl	801e28c <USBD_CtlSendStatus>
      break;
 801de3a:	e059      	b.n	801def0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 801de3c:	4b2f      	ldr	r3, [pc, #188]	@ (801defc <USBD_SetConfig+0x150>)
 801de3e:	781b      	ldrb	r3, [r3, #0]
 801de40:	2b00      	cmp	r3, #0
 801de42:	d112      	bne.n	801de6a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801de44:	687b      	ldr	r3, [r7, #4]
 801de46:	2202      	movs	r2, #2
 801de48:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 801de4c:	4b2b      	ldr	r3, [pc, #172]	@ (801defc <USBD_SetConfig+0x150>)
 801de4e:	781b      	ldrb	r3, [r3, #0]
 801de50:	461a      	mov	r2, r3
 801de52:	687b      	ldr	r3, [r7, #4]
 801de54:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801de56:	4b29      	ldr	r3, [pc, #164]	@ (801defc <USBD_SetConfig+0x150>)
 801de58:	781b      	ldrb	r3, [r3, #0]
 801de5a:	4619      	mov	r1, r3
 801de5c:	6878      	ldr	r0, [r7, #4]
 801de5e:	f7fe ffa8 	bl	801cdb2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 801de62:	6878      	ldr	r0, [r7, #4]
 801de64:	f000 fa12 	bl	801e28c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801de68:	e042      	b.n	801def0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 801de6a:	4b24      	ldr	r3, [pc, #144]	@ (801defc <USBD_SetConfig+0x150>)
 801de6c:	781b      	ldrb	r3, [r3, #0]
 801de6e:	461a      	mov	r2, r3
 801de70:	687b      	ldr	r3, [r7, #4]
 801de72:	685b      	ldr	r3, [r3, #4]
 801de74:	429a      	cmp	r2, r3
 801de76:	d02a      	beq.n	801dece <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801de78:	687b      	ldr	r3, [r7, #4]
 801de7a:	685b      	ldr	r3, [r3, #4]
 801de7c:	b2db      	uxtb	r3, r3
 801de7e:	4619      	mov	r1, r3
 801de80:	6878      	ldr	r0, [r7, #4]
 801de82:	f7fe ff96 	bl	801cdb2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801de86:	4b1d      	ldr	r3, [pc, #116]	@ (801defc <USBD_SetConfig+0x150>)
 801de88:	781b      	ldrb	r3, [r3, #0]
 801de8a:	461a      	mov	r2, r3
 801de8c:	687b      	ldr	r3, [r7, #4]
 801de8e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 801de90:	4b1a      	ldr	r3, [pc, #104]	@ (801defc <USBD_SetConfig+0x150>)
 801de92:	781b      	ldrb	r3, [r3, #0]
 801de94:	4619      	mov	r1, r3
 801de96:	6878      	ldr	r0, [r7, #4]
 801de98:	f7fe ff6f 	bl	801cd7a <USBD_SetClassConfig>
 801de9c:	4603      	mov	r3, r0
 801de9e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 801dea0:	7bfb      	ldrb	r3, [r7, #15]
 801dea2:	2b00      	cmp	r3, #0
 801dea4:	d00f      	beq.n	801dec6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 801dea6:	6839      	ldr	r1, [r7, #0]
 801dea8:	6878      	ldr	r0, [r7, #4]
 801deaa:	f000 f918 	bl	801e0de <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801deae:	687b      	ldr	r3, [r7, #4]
 801deb0:	685b      	ldr	r3, [r3, #4]
 801deb2:	b2db      	uxtb	r3, r3
 801deb4:	4619      	mov	r1, r3
 801deb6:	6878      	ldr	r0, [r7, #4]
 801deb8:	f7fe ff7b 	bl	801cdb2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801debc:	687b      	ldr	r3, [r7, #4]
 801debe:	2202      	movs	r2, #2
 801dec0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801dec4:	e014      	b.n	801def0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801dec6:	6878      	ldr	r0, [r7, #4]
 801dec8:	f000 f9e0 	bl	801e28c <USBD_CtlSendStatus>
      break;
 801decc:	e010      	b.n	801def0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 801dece:	6878      	ldr	r0, [r7, #4]
 801ded0:	f000 f9dc 	bl	801e28c <USBD_CtlSendStatus>
      break;
 801ded4:	e00c      	b.n	801def0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 801ded6:	6839      	ldr	r1, [r7, #0]
 801ded8:	6878      	ldr	r0, [r7, #4]
 801deda:	f000 f900 	bl	801e0de <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 801dede:	4b07      	ldr	r3, [pc, #28]	@ (801defc <USBD_SetConfig+0x150>)
 801dee0:	781b      	ldrb	r3, [r3, #0]
 801dee2:	4619      	mov	r1, r3
 801dee4:	6878      	ldr	r0, [r7, #4]
 801dee6:	f7fe ff64 	bl	801cdb2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 801deea:	2303      	movs	r3, #3
 801deec:	73fb      	strb	r3, [r7, #15]
      break;
 801deee:	bf00      	nop
  }

  return ret;
 801def0:	7bfb      	ldrb	r3, [r7, #15]
}
 801def2:	4618      	mov	r0, r3
 801def4:	3710      	adds	r7, #16
 801def6:	46bd      	mov	sp, r7
 801def8:	bd80      	pop	{r7, pc}
 801defa:	bf00      	nop
 801defc:	24029448 	.word	0x24029448

0801df00 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801df00:	b580      	push	{r7, lr}
 801df02:	b082      	sub	sp, #8
 801df04:	af00      	add	r7, sp, #0
 801df06:	6078      	str	r0, [r7, #4]
 801df08:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801df0a:	683b      	ldr	r3, [r7, #0]
 801df0c:	88db      	ldrh	r3, [r3, #6]
 801df0e:	2b01      	cmp	r3, #1
 801df10:	d004      	beq.n	801df1c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 801df12:	6839      	ldr	r1, [r7, #0]
 801df14:	6878      	ldr	r0, [r7, #4]
 801df16:	f000 f8e2 	bl	801e0de <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 801df1a:	e023      	b.n	801df64 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 801df1c:	687b      	ldr	r3, [r7, #4]
 801df1e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801df22:	b2db      	uxtb	r3, r3
 801df24:	2b02      	cmp	r3, #2
 801df26:	dc02      	bgt.n	801df2e <USBD_GetConfig+0x2e>
 801df28:	2b00      	cmp	r3, #0
 801df2a:	dc03      	bgt.n	801df34 <USBD_GetConfig+0x34>
 801df2c:	e015      	b.n	801df5a <USBD_GetConfig+0x5a>
 801df2e:	2b03      	cmp	r3, #3
 801df30:	d00b      	beq.n	801df4a <USBD_GetConfig+0x4a>
 801df32:	e012      	b.n	801df5a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 801df34:	687b      	ldr	r3, [r7, #4]
 801df36:	2200      	movs	r2, #0
 801df38:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801df3a:	687b      	ldr	r3, [r7, #4]
 801df3c:	3308      	adds	r3, #8
 801df3e:	2201      	movs	r2, #1
 801df40:	4619      	mov	r1, r3
 801df42:	6878      	ldr	r0, [r7, #4]
 801df44:	f000 f948 	bl	801e1d8 <USBD_CtlSendData>
        break;
 801df48:	e00c      	b.n	801df64 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801df4a:	687b      	ldr	r3, [r7, #4]
 801df4c:	3304      	adds	r3, #4
 801df4e:	2201      	movs	r2, #1
 801df50:	4619      	mov	r1, r3
 801df52:	6878      	ldr	r0, [r7, #4]
 801df54:	f000 f940 	bl	801e1d8 <USBD_CtlSendData>
        break;
 801df58:	e004      	b.n	801df64 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 801df5a:	6839      	ldr	r1, [r7, #0]
 801df5c:	6878      	ldr	r0, [r7, #4]
 801df5e:	f000 f8be 	bl	801e0de <USBD_CtlError>
        break;
 801df62:	bf00      	nop
}
 801df64:	bf00      	nop
 801df66:	3708      	adds	r7, #8
 801df68:	46bd      	mov	sp, r7
 801df6a:	bd80      	pop	{r7, pc}

0801df6c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801df6c:	b580      	push	{r7, lr}
 801df6e:	b082      	sub	sp, #8
 801df70:	af00      	add	r7, sp, #0
 801df72:	6078      	str	r0, [r7, #4]
 801df74:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801df76:	687b      	ldr	r3, [r7, #4]
 801df78:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801df7c:	b2db      	uxtb	r3, r3
 801df7e:	3b01      	subs	r3, #1
 801df80:	2b02      	cmp	r3, #2
 801df82:	d81e      	bhi.n	801dfc2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 801df84:	683b      	ldr	r3, [r7, #0]
 801df86:	88db      	ldrh	r3, [r3, #6]
 801df88:	2b02      	cmp	r3, #2
 801df8a:	d004      	beq.n	801df96 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 801df8c:	6839      	ldr	r1, [r7, #0]
 801df8e:	6878      	ldr	r0, [r7, #4]
 801df90:	f000 f8a5 	bl	801e0de <USBD_CtlError>
        break;
 801df94:	e01a      	b.n	801dfcc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801df96:	687b      	ldr	r3, [r7, #4]
 801df98:	2201      	movs	r2, #1
 801df9a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 801df9c:	687b      	ldr	r3, [r7, #4]
 801df9e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 801dfa2:	2b00      	cmp	r3, #0
 801dfa4:	d005      	beq.n	801dfb2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801dfa6:	687b      	ldr	r3, [r7, #4]
 801dfa8:	68db      	ldr	r3, [r3, #12]
 801dfaa:	f043 0202 	orr.w	r2, r3, #2
 801dfae:	687b      	ldr	r3, [r7, #4]
 801dfb0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801dfb2:	687b      	ldr	r3, [r7, #4]
 801dfb4:	330c      	adds	r3, #12
 801dfb6:	2202      	movs	r2, #2
 801dfb8:	4619      	mov	r1, r3
 801dfba:	6878      	ldr	r0, [r7, #4]
 801dfbc:	f000 f90c 	bl	801e1d8 <USBD_CtlSendData>
      break;
 801dfc0:	e004      	b.n	801dfcc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 801dfc2:	6839      	ldr	r1, [r7, #0]
 801dfc4:	6878      	ldr	r0, [r7, #4]
 801dfc6:	f000 f88a 	bl	801e0de <USBD_CtlError>
      break;
 801dfca:	bf00      	nop
  }
}
 801dfcc:	bf00      	nop
 801dfce:	3708      	adds	r7, #8
 801dfd0:	46bd      	mov	sp, r7
 801dfd2:	bd80      	pop	{r7, pc}

0801dfd4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801dfd4:	b580      	push	{r7, lr}
 801dfd6:	b082      	sub	sp, #8
 801dfd8:	af00      	add	r7, sp, #0
 801dfda:	6078      	str	r0, [r7, #4]
 801dfdc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801dfde:	683b      	ldr	r3, [r7, #0]
 801dfe0:	885b      	ldrh	r3, [r3, #2]
 801dfe2:	2b01      	cmp	r3, #1
 801dfe4:	d107      	bne.n	801dff6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 801dfe6:	687b      	ldr	r3, [r7, #4]
 801dfe8:	2201      	movs	r2, #1
 801dfea:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 801dfee:	6878      	ldr	r0, [r7, #4]
 801dff0:	f000 f94c 	bl	801e28c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 801dff4:	e013      	b.n	801e01e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 801dff6:	683b      	ldr	r3, [r7, #0]
 801dff8:	885b      	ldrh	r3, [r3, #2]
 801dffa:	2b02      	cmp	r3, #2
 801dffc:	d10b      	bne.n	801e016 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 801dffe:	683b      	ldr	r3, [r7, #0]
 801e000:	889b      	ldrh	r3, [r3, #4]
 801e002:	0a1b      	lsrs	r3, r3, #8
 801e004:	b29b      	uxth	r3, r3
 801e006:	b2da      	uxtb	r2, r3
 801e008:	687b      	ldr	r3, [r7, #4]
 801e00a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 801e00e:	6878      	ldr	r0, [r7, #4]
 801e010:	f000 f93c 	bl	801e28c <USBD_CtlSendStatus>
}
 801e014:	e003      	b.n	801e01e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 801e016:	6839      	ldr	r1, [r7, #0]
 801e018:	6878      	ldr	r0, [r7, #4]
 801e01a:	f000 f860 	bl	801e0de <USBD_CtlError>
}
 801e01e:	bf00      	nop
 801e020:	3708      	adds	r7, #8
 801e022:	46bd      	mov	sp, r7
 801e024:	bd80      	pop	{r7, pc}

0801e026 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801e026:	b580      	push	{r7, lr}
 801e028:	b082      	sub	sp, #8
 801e02a:	af00      	add	r7, sp, #0
 801e02c:	6078      	str	r0, [r7, #4]
 801e02e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801e030:	687b      	ldr	r3, [r7, #4]
 801e032:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801e036:	b2db      	uxtb	r3, r3
 801e038:	3b01      	subs	r3, #1
 801e03a:	2b02      	cmp	r3, #2
 801e03c:	d80b      	bhi.n	801e056 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801e03e:	683b      	ldr	r3, [r7, #0]
 801e040:	885b      	ldrh	r3, [r3, #2]
 801e042:	2b01      	cmp	r3, #1
 801e044:	d10c      	bne.n	801e060 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 801e046:	687b      	ldr	r3, [r7, #4]
 801e048:	2200      	movs	r2, #0
 801e04a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 801e04e:	6878      	ldr	r0, [r7, #4]
 801e050:	f000 f91c 	bl	801e28c <USBD_CtlSendStatus>
      }
      break;
 801e054:	e004      	b.n	801e060 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 801e056:	6839      	ldr	r1, [r7, #0]
 801e058:	6878      	ldr	r0, [r7, #4]
 801e05a:	f000 f840 	bl	801e0de <USBD_CtlError>
      break;
 801e05e:	e000      	b.n	801e062 <USBD_ClrFeature+0x3c>
      break;
 801e060:	bf00      	nop
  }
}
 801e062:	bf00      	nop
 801e064:	3708      	adds	r7, #8
 801e066:	46bd      	mov	sp, r7
 801e068:	bd80      	pop	{r7, pc}

0801e06a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 801e06a:	b580      	push	{r7, lr}
 801e06c:	b084      	sub	sp, #16
 801e06e:	af00      	add	r7, sp, #0
 801e070:	6078      	str	r0, [r7, #4]
 801e072:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 801e074:	683b      	ldr	r3, [r7, #0]
 801e076:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 801e078:	68fb      	ldr	r3, [r7, #12]
 801e07a:	781a      	ldrb	r2, [r3, #0]
 801e07c:	687b      	ldr	r3, [r7, #4]
 801e07e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 801e080:	68fb      	ldr	r3, [r7, #12]
 801e082:	3301      	adds	r3, #1
 801e084:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 801e086:	68fb      	ldr	r3, [r7, #12]
 801e088:	781a      	ldrb	r2, [r3, #0]
 801e08a:	687b      	ldr	r3, [r7, #4]
 801e08c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 801e08e:	68fb      	ldr	r3, [r7, #12]
 801e090:	3301      	adds	r3, #1
 801e092:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 801e094:	68f8      	ldr	r0, [r7, #12]
 801e096:	f7ff fa16 	bl	801d4c6 <SWAPBYTE>
 801e09a:	4603      	mov	r3, r0
 801e09c:	461a      	mov	r2, r3
 801e09e:	687b      	ldr	r3, [r7, #4]
 801e0a0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 801e0a2:	68fb      	ldr	r3, [r7, #12]
 801e0a4:	3301      	adds	r3, #1
 801e0a6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801e0a8:	68fb      	ldr	r3, [r7, #12]
 801e0aa:	3301      	adds	r3, #1
 801e0ac:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 801e0ae:	68f8      	ldr	r0, [r7, #12]
 801e0b0:	f7ff fa09 	bl	801d4c6 <SWAPBYTE>
 801e0b4:	4603      	mov	r3, r0
 801e0b6:	461a      	mov	r2, r3
 801e0b8:	687b      	ldr	r3, [r7, #4]
 801e0ba:	809a      	strh	r2, [r3, #4]

  pbuff++;
 801e0bc:	68fb      	ldr	r3, [r7, #12]
 801e0be:	3301      	adds	r3, #1
 801e0c0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801e0c2:	68fb      	ldr	r3, [r7, #12]
 801e0c4:	3301      	adds	r3, #1
 801e0c6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 801e0c8:	68f8      	ldr	r0, [r7, #12]
 801e0ca:	f7ff f9fc 	bl	801d4c6 <SWAPBYTE>
 801e0ce:	4603      	mov	r3, r0
 801e0d0:	461a      	mov	r2, r3
 801e0d2:	687b      	ldr	r3, [r7, #4]
 801e0d4:	80da      	strh	r2, [r3, #6]
}
 801e0d6:	bf00      	nop
 801e0d8:	3710      	adds	r7, #16
 801e0da:	46bd      	mov	sp, r7
 801e0dc:	bd80      	pop	{r7, pc}

0801e0de <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801e0de:	b580      	push	{r7, lr}
 801e0e0:	b082      	sub	sp, #8
 801e0e2:	af00      	add	r7, sp, #0
 801e0e4:	6078      	str	r0, [r7, #4]
 801e0e6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 801e0e8:	2180      	movs	r1, #128	@ 0x80
 801e0ea:	6878      	ldr	r0, [r7, #4]
 801e0ec:	f000 fcec 	bl	801eac8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801e0f0:	2100      	movs	r1, #0
 801e0f2:	6878      	ldr	r0, [r7, #4]
 801e0f4:	f000 fce8 	bl	801eac8 <USBD_LL_StallEP>
}
 801e0f8:	bf00      	nop
 801e0fa:	3708      	adds	r7, #8
 801e0fc:	46bd      	mov	sp, r7
 801e0fe:	bd80      	pop	{r7, pc}

0801e100 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801e100:	b580      	push	{r7, lr}
 801e102:	b086      	sub	sp, #24
 801e104:	af00      	add	r7, sp, #0
 801e106:	60f8      	str	r0, [r7, #12]
 801e108:	60b9      	str	r1, [r7, #8]
 801e10a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801e10c:	2300      	movs	r3, #0
 801e10e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 801e110:	68fb      	ldr	r3, [r7, #12]
 801e112:	2b00      	cmp	r3, #0
 801e114:	d042      	beq.n	801e19c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 801e116:	68fb      	ldr	r3, [r7, #12]
 801e118:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 801e11a:	6938      	ldr	r0, [r7, #16]
 801e11c:	f000 f842 	bl	801e1a4 <USBD_GetLen>
 801e120:	4603      	mov	r3, r0
 801e122:	3301      	adds	r3, #1
 801e124:	005b      	lsls	r3, r3, #1
 801e126:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801e12a:	d808      	bhi.n	801e13e <USBD_GetString+0x3e>
 801e12c:	6938      	ldr	r0, [r7, #16]
 801e12e:	f000 f839 	bl	801e1a4 <USBD_GetLen>
 801e132:	4603      	mov	r3, r0
 801e134:	3301      	adds	r3, #1
 801e136:	b29b      	uxth	r3, r3
 801e138:	005b      	lsls	r3, r3, #1
 801e13a:	b29a      	uxth	r2, r3
 801e13c:	e001      	b.n	801e142 <USBD_GetString+0x42>
 801e13e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801e142:	687b      	ldr	r3, [r7, #4]
 801e144:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801e146:	7dfb      	ldrb	r3, [r7, #23]
 801e148:	68ba      	ldr	r2, [r7, #8]
 801e14a:	4413      	add	r3, r2
 801e14c:	687a      	ldr	r2, [r7, #4]
 801e14e:	7812      	ldrb	r2, [r2, #0]
 801e150:	701a      	strb	r2, [r3, #0]
  idx++;
 801e152:	7dfb      	ldrb	r3, [r7, #23]
 801e154:	3301      	adds	r3, #1
 801e156:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 801e158:	7dfb      	ldrb	r3, [r7, #23]
 801e15a:	68ba      	ldr	r2, [r7, #8]
 801e15c:	4413      	add	r3, r2
 801e15e:	2203      	movs	r2, #3
 801e160:	701a      	strb	r2, [r3, #0]
  idx++;
 801e162:	7dfb      	ldrb	r3, [r7, #23]
 801e164:	3301      	adds	r3, #1
 801e166:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 801e168:	e013      	b.n	801e192 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 801e16a:	7dfb      	ldrb	r3, [r7, #23]
 801e16c:	68ba      	ldr	r2, [r7, #8]
 801e16e:	4413      	add	r3, r2
 801e170:	693a      	ldr	r2, [r7, #16]
 801e172:	7812      	ldrb	r2, [r2, #0]
 801e174:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801e176:	693b      	ldr	r3, [r7, #16]
 801e178:	3301      	adds	r3, #1
 801e17a:	613b      	str	r3, [r7, #16]
    idx++;
 801e17c:	7dfb      	ldrb	r3, [r7, #23]
 801e17e:	3301      	adds	r3, #1
 801e180:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 801e182:	7dfb      	ldrb	r3, [r7, #23]
 801e184:	68ba      	ldr	r2, [r7, #8]
 801e186:	4413      	add	r3, r2
 801e188:	2200      	movs	r2, #0
 801e18a:	701a      	strb	r2, [r3, #0]
    idx++;
 801e18c:	7dfb      	ldrb	r3, [r7, #23]
 801e18e:	3301      	adds	r3, #1
 801e190:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 801e192:	693b      	ldr	r3, [r7, #16]
 801e194:	781b      	ldrb	r3, [r3, #0]
 801e196:	2b00      	cmp	r3, #0
 801e198:	d1e7      	bne.n	801e16a <USBD_GetString+0x6a>
 801e19a:	e000      	b.n	801e19e <USBD_GetString+0x9e>
    return;
 801e19c:	bf00      	nop
  }
}
 801e19e:	3718      	adds	r7, #24
 801e1a0:	46bd      	mov	sp, r7
 801e1a2:	bd80      	pop	{r7, pc}

0801e1a4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 801e1a4:	b480      	push	{r7}
 801e1a6:	b085      	sub	sp, #20
 801e1a8:	af00      	add	r7, sp, #0
 801e1aa:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 801e1ac:	2300      	movs	r3, #0
 801e1ae:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 801e1b0:	687b      	ldr	r3, [r7, #4]
 801e1b2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 801e1b4:	e005      	b.n	801e1c2 <USBD_GetLen+0x1e>
  {
    len++;
 801e1b6:	7bfb      	ldrb	r3, [r7, #15]
 801e1b8:	3301      	adds	r3, #1
 801e1ba:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 801e1bc:	68bb      	ldr	r3, [r7, #8]
 801e1be:	3301      	adds	r3, #1
 801e1c0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 801e1c2:	68bb      	ldr	r3, [r7, #8]
 801e1c4:	781b      	ldrb	r3, [r3, #0]
 801e1c6:	2b00      	cmp	r3, #0
 801e1c8:	d1f5      	bne.n	801e1b6 <USBD_GetLen+0x12>
  }

  return len;
 801e1ca:	7bfb      	ldrb	r3, [r7, #15]
}
 801e1cc:	4618      	mov	r0, r3
 801e1ce:	3714      	adds	r7, #20
 801e1d0:	46bd      	mov	sp, r7
 801e1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e1d6:	4770      	bx	lr

0801e1d8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 801e1d8:	b580      	push	{r7, lr}
 801e1da:	b084      	sub	sp, #16
 801e1dc:	af00      	add	r7, sp, #0
 801e1de:	60f8      	str	r0, [r7, #12]
 801e1e0:	60b9      	str	r1, [r7, #8]
 801e1e2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 801e1e4:	68fb      	ldr	r3, [r7, #12]
 801e1e6:	2202      	movs	r2, #2
 801e1e8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 801e1ec:	68fb      	ldr	r3, [r7, #12]
 801e1ee:	687a      	ldr	r2, [r7, #4]
 801e1f0:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 801e1f2:	68fb      	ldr	r3, [r7, #12]
 801e1f4:	687a      	ldr	r2, [r7, #4]
 801e1f6:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801e1f8:	687b      	ldr	r3, [r7, #4]
 801e1fa:	68ba      	ldr	r2, [r7, #8]
 801e1fc:	2100      	movs	r1, #0
 801e1fe:	68f8      	ldr	r0, [r7, #12]
 801e200:	f000 fceb 	bl	801ebda <USBD_LL_Transmit>

  return USBD_OK;
 801e204:	2300      	movs	r3, #0
}
 801e206:	4618      	mov	r0, r3
 801e208:	3710      	adds	r7, #16
 801e20a:	46bd      	mov	sp, r7
 801e20c:	bd80      	pop	{r7, pc}

0801e20e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 801e20e:	b580      	push	{r7, lr}
 801e210:	b084      	sub	sp, #16
 801e212:	af00      	add	r7, sp, #0
 801e214:	60f8      	str	r0, [r7, #12]
 801e216:	60b9      	str	r1, [r7, #8]
 801e218:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801e21a:	687b      	ldr	r3, [r7, #4]
 801e21c:	68ba      	ldr	r2, [r7, #8]
 801e21e:	2100      	movs	r1, #0
 801e220:	68f8      	ldr	r0, [r7, #12]
 801e222:	f000 fcda 	bl	801ebda <USBD_LL_Transmit>

  return USBD_OK;
 801e226:	2300      	movs	r3, #0
}
 801e228:	4618      	mov	r0, r3
 801e22a:	3710      	adds	r7, #16
 801e22c:	46bd      	mov	sp, r7
 801e22e:	bd80      	pop	{r7, pc}

0801e230 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801e230:	b580      	push	{r7, lr}
 801e232:	b084      	sub	sp, #16
 801e234:	af00      	add	r7, sp, #0
 801e236:	60f8      	str	r0, [r7, #12]
 801e238:	60b9      	str	r1, [r7, #8]
 801e23a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 801e23c:	68fb      	ldr	r3, [r7, #12]
 801e23e:	2203      	movs	r2, #3
 801e240:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 801e244:	68fb      	ldr	r3, [r7, #12]
 801e246:	687a      	ldr	r2, [r7, #4]
 801e248:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 801e24c:	68fb      	ldr	r3, [r7, #12]
 801e24e:	687a      	ldr	r2, [r7, #4]
 801e250:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801e254:	687b      	ldr	r3, [r7, #4]
 801e256:	68ba      	ldr	r2, [r7, #8]
 801e258:	2100      	movs	r1, #0
 801e25a:	68f8      	ldr	r0, [r7, #12]
 801e25c:	f000 fcde 	bl	801ec1c <USBD_LL_PrepareReceive>

  return USBD_OK;
 801e260:	2300      	movs	r3, #0
}
 801e262:	4618      	mov	r0, r3
 801e264:	3710      	adds	r7, #16
 801e266:	46bd      	mov	sp, r7
 801e268:	bd80      	pop	{r7, pc}

0801e26a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 801e26a:	b580      	push	{r7, lr}
 801e26c:	b084      	sub	sp, #16
 801e26e:	af00      	add	r7, sp, #0
 801e270:	60f8      	str	r0, [r7, #12]
 801e272:	60b9      	str	r1, [r7, #8]
 801e274:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801e276:	687b      	ldr	r3, [r7, #4]
 801e278:	68ba      	ldr	r2, [r7, #8]
 801e27a:	2100      	movs	r1, #0
 801e27c:	68f8      	ldr	r0, [r7, #12]
 801e27e:	f000 fccd 	bl	801ec1c <USBD_LL_PrepareReceive>

  return USBD_OK;
 801e282:	2300      	movs	r3, #0
}
 801e284:	4618      	mov	r0, r3
 801e286:	3710      	adds	r7, #16
 801e288:	46bd      	mov	sp, r7
 801e28a:	bd80      	pop	{r7, pc}

0801e28c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 801e28c:	b580      	push	{r7, lr}
 801e28e:	b082      	sub	sp, #8
 801e290:	af00      	add	r7, sp, #0
 801e292:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801e294:	687b      	ldr	r3, [r7, #4]
 801e296:	2204      	movs	r2, #4
 801e298:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 801e29c:	2300      	movs	r3, #0
 801e29e:	2200      	movs	r2, #0
 801e2a0:	2100      	movs	r1, #0
 801e2a2:	6878      	ldr	r0, [r7, #4]
 801e2a4:	f000 fc99 	bl	801ebda <USBD_LL_Transmit>

  return USBD_OK;
 801e2a8:	2300      	movs	r3, #0
}
 801e2aa:	4618      	mov	r0, r3
 801e2ac:	3708      	adds	r7, #8
 801e2ae:	46bd      	mov	sp, r7
 801e2b0:	bd80      	pop	{r7, pc}

0801e2b2 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 801e2b2:	b580      	push	{r7, lr}
 801e2b4:	b082      	sub	sp, #8
 801e2b6:	af00      	add	r7, sp, #0
 801e2b8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801e2ba:	687b      	ldr	r3, [r7, #4]
 801e2bc:	2205      	movs	r2, #5
 801e2be:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801e2c2:	2300      	movs	r3, #0
 801e2c4:	2200      	movs	r2, #0
 801e2c6:	2100      	movs	r1, #0
 801e2c8:	6878      	ldr	r0, [r7, #4]
 801e2ca:	f000 fca7 	bl	801ec1c <USBD_LL_PrepareReceive>

  return USBD_OK;
 801e2ce:	2300      	movs	r3, #0
}
 801e2d0:	4618      	mov	r0, r3
 801e2d2:	3708      	adds	r7, #8
 801e2d4:	46bd      	mov	sp, r7
 801e2d6:	bd80      	pop	{r7, pc}

0801e2d8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801e2d8:	b580      	push	{r7, lr}
 801e2da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 801e2dc:	2200      	movs	r2, #0
 801e2de:	4913      	ldr	r1, [pc, #76]	@ (801e32c <MX_USB_DEVICE_Init+0x54>)
 801e2e0:	4813      	ldr	r0, [pc, #76]	@ (801e330 <MX_USB_DEVICE_Init+0x58>)
 801e2e2:	f7fe fccd 	bl	801cc80 <USBD_Init>
 801e2e6:	4603      	mov	r3, r0
 801e2e8:	2b00      	cmp	r3, #0
 801e2ea:	d001      	beq.n	801e2f0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 801e2ec:	f7ee fa8e 	bl	800c80c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 801e2f0:	4910      	ldr	r1, [pc, #64]	@ (801e334 <MX_USB_DEVICE_Init+0x5c>)
 801e2f2:	480f      	ldr	r0, [pc, #60]	@ (801e330 <MX_USB_DEVICE_Init+0x58>)
 801e2f4:	f7fe fcf4 	bl	801cce0 <USBD_RegisterClass>
 801e2f8:	4603      	mov	r3, r0
 801e2fa:	2b00      	cmp	r3, #0
 801e2fc:	d001      	beq.n	801e302 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801e2fe:	f7ee fa85 	bl	800c80c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 801e302:	490d      	ldr	r1, [pc, #52]	@ (801e338 <MX_USB_DEVICE_Init+0x60>)
 801e304:	480a      	ldr	r0, [pc, #40]	@ (801e330 <MX_USB_DEVICE_Init+0x58>)
 801e306:	f7fe fc2b 	bl	801cb60 <USBD_CDC_RegisterInterface>
 801e30a:	4603      	mov	r3, r0
 801e30c:	2b00      	cmp	r3, #0
 801e30e:	d001      	beq.n	801e314 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 801e310:	f7ee fa7c 	bl	800c80c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 801e314:	4806      	ldr	r0, [pc, #24]	@ (801e330 <MX_USB_DEVICE_Init+0x58>)
 801e316:	f7fe fd19 	bl	801cd4c <USBD_Start>
 801e31a:	4603      	mov	r3, r0
 801e31c:	2b00      	cmp	r3, #0
 801e31e:	d001      	beq.n	801e324 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 801e320:	f7ee fa74 	bl	800c80c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 801e324:	f7f6 ff5a 	bl	80151dc <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 801e328:	bf00      	nop
 801e32a:	bd80      	pop	{r7, pc}
 801e32c:	24000294 	.word	0x24000294
 801e330:	2402944c 	.word	0x2402944c
 801e334:	24000200 	.word	0x24000200
 801e338:	24000280 	.word	0x24000280

0801e33c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 801e33c:	b580      	push	{r7, lr}
 801e33e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 801e340:	2200      	movs	r2, #0
 801e342:	4905      	ldr	r1, [pc, #20]	@ (801e358 <CDC_Init_FS+0x1c>)
 801e344:	4805      	ldr	r0, [pc, #20]	@ (801e35c <CDC_Init_FS+0x20>)
 801e346:	f7fe fc25 	bl	801cb94 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801e34a:	4905      	ldr	r1, [pc, #20]	@ (801e360 <CDC_Init_FS+0x24>)
 801e34c:	4803      	ldr	r0, [pc, #12]	@ (801e35c <CDC_Init_FS+0x20>)
 801e34e:	f7fe fc43 	bl	801cbd8 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801e352:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 801e354:	4618      	mov	r0, r3
 801e356:	bd80      	pop	{r7, pc}
 801e358:	24029f28 	.word	0x24029f28
 801e35c:	2402944c 	.word	0x2402944c
 801e360:	24029728 	.word	0x24029728

0801e364 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 801e364:	b480      	push	{r7}
 801e366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 801e368:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801e36a:	4618      	mov	r0, r3
 801e36c:	46bd      	mov	sp, r7
 801e36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e372:	4770      	bx	lr

0801e374 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 801e374:	b480      	push	{r7}
 801e376:	b083      	sub	sp, #12
 801e378:	af00      	add	r7, sp, #0
 801e37a:	4603      	mov	r3, r0
 801e37c:	6039      	str	r1, [r7, #0]
 801e37e:	71fb      	strb	r3, [r7, #7]
 801e380:	4613      	mov	r3, r2
 801e382:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 801e384:	79fb      	ldrb	r3, [r7, #7]
 801e386:	2b23      	cmp	r3, #35	@ 0x23
 801e388:	d84a      	bhi.n	801e420 <CDC_Control_FS+0xac>
 801e38a:	a201      	add	r2, pc, #4	@ (adr r2, 801e390 <CDC_Control_FS+0x1c>)
 801e38c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801e390:	0801e421 	.word	0x0801e421
 801e394:	0801e421 	.word	0x0801e421
 801e398:	0801e421 	.word	0x0801e421
 801e39c:	0801e421 	.word	0x0801e421
 801e3a0:	0801e421 	.word	0x0801e421
 801e3a4:	0801e421 	.word	0x0801e421
 801e3a8:	0801e421 	.word	0x0801e421
 801e3ac:	0801e421 	.word	0x0801e421
 801e3b0:	0801e421 	.word	0x0801e421
 801e3b4:	0801e421 	.word	0x0801e421
 801e3b8:	0801e421 	.word	0x0801e421
 801e3bc:	0801e421 	.word	0x0801e421
 801e3c0:	0801e421 	.word	0x0801e421
 801e3c4:	0801e421 	.word	0x0801e421
 801e3c8:	0801e421 	.word	0x0801e421
 801e3cc:	0801e421 	.word	0x0801e421
 801e3d0:	0801e421 	.word	0x0801e421
 801e3d4:	0801e421 	.word	0x0801e421
 801e3d8:	0801e421 	.word	0x0801e421
 801e3dc:	0801e421 	.word	0x0801e421
 801e3e0:	0801e421 	.word	0x0801e421
 801e3e4:	0801e421 	.word	0x0801e421
 801e3e8:	0801e421 	.word	0x0801e421
 801e3ec:	0801e421 	.word	0x0801e421
 801e3f0:	0801e421 	.word	0x0801e421
 801e3f4:	0801e421 	.word	0x0801e421
 801e3f8:	0801e421 	.word	0x0801e421
 801e3fc:	0801e421 	.word	0x0801e421
 801e400:	0801e421 	.word	0x0801e421
 801e404:	0801e421 	.word	0x0801e421
 801e408:	0801e421 	.word	0x0801e421
 801e40c:	0801e421 	.word	0x0801e421
 801e410:	0801e421 	.word	0x0801e421
 801e414:	0801e421 	.word	0x0801e421
 801e418:	0801e421 	.word	0x0801e421
 801e41c:	0801e421 	.word	0x0801e421
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 801e420:	bf00      	nop
  }

  return (USBD_OK);
 801e422:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 801e424:	4618      	mov	r0, r3
 801e426:	370c      	adds	r7, #12
 801e428:	46bd      	mov	sp, r7
 801e42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e42e:	4770      	bx	lr

0801e430 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 801e430:	b580      	push	{r7, lr}
 801e432:	b082      	sub	sp, #8
 801e434:	af00      	add	r7, sp, #0
 801e436:	6078      	str	r0, [r7, #4]
 801e438:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801e43a:	6879      	ldr	r1, [r7, #4]
 801e43c:	4805      	ldr	r0, [pc, #20]	@ (801e454 <CDC_Receive_FS+0x24>)
 801e43e:	f7fe fbcb 	bl	801cbd8 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801e442:	4804      	ldr	r0, [pc, #16]	@ (801e454 <CDC_Receive_FS+0x24>)
 801e444:	f7fe fbe6 	bl	801cc14 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 801e448:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801e44a:	4618      	mov	r0, r3
 801e44c:	3708      	adds	r7, #8
 801e44e:	46bd      	mov	sp, r7
 801e450:	bd80      	pop	{r7, pc}
 801e452:	bf00      	nop
 801e454:	2402944c 	.word	0x2402944c

0801e458 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 801e458:	b480      	push	{r7}
 801e45a:	b087      	sub	sp, #28
 801e45c:	af00      	add	r7, sp, #0
 801e45e:	60f8      	str	r0, [r7, #12]
 801e460:	60b9      	str	r1, [r7, #8]
 801e462:	4613      	mov	r3, r2
 801e464:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801e466:	2300      	movs	r3, #0
 801e468:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 801e46a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801e46e:	4618      	mov	r0, r3
 801e470:	371c      	adds	r7, #28
 801e472:	46bd      	mov	sp, r7
 801e474:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e478:	4770      	bx	lr
	...

0801e47c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801e47c:	b480      	push	{r7}
 801e47e:	b083      	sub	sp, #12
 801e480:	af00      	add	r7, sp, #0
 801e482:	4603      	mov	r3, r0
 801e484:	6039      	str	r1, [r7, #0]
 801e486:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 801e488:	683b      	ldr	r3, [r7, #0]
 801e48a:	2212      	movs	r2, #18
 801e48c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 801e48e:	4b03      	ldr	r3, [pc, #12]	@ (801e49c <USBD_FS_DeviceDescriptor+0x20>)
}
 801e490:	4618      	mov	r0, r3
 801e492:	370c      	adds	r7, #12
 801e494:	46bd      	mov	sp, r7
 801e496:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e49a:	4770      	bx	lr
 801e49c:	240002b4 	.word	0x240002b4

0801e4a0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801e4a0:	b480      	push	{r7}
 801e4a2:	b083      	sub	sp, #12
 801e4a4:	af00      	add	r7, sp, #0
 801e4a6:	4603      	mov	r3, r0
 801e4a8:	6039      	str	r1, [r7, #0]
 801e4aa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801e4ac:	683b      	ldr	r3, [r7, #0]
 801e4ae:	2204      	movs	r2, #4
 801e4b0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801e4b2:	4b03      	ldr	r3, [pc, #12]	@ (801e4c0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 801e4b4:	4618      	mov	r0, r3
 801e4b6:	370c      	adds	r7, #12
 801e4b8:	46bd      	mov	sp, r7
 801e4ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e4be:	4770      	bx	lr
 801e4c0:	240002c8 	.word	0x240002c8

0801e4c4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801e4c4:	b580      	push	{r7, lr}
 801e4c6:	b082      	sub	sp, #8
 801e4c8:	af00      	add	r7, sp, #0
 801e4ca:	4603      	mov	r3, r0
 801e4cc:	6039      	str	r1, [r7, #0]
 801e4ce:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801e4d0:	79fb      	ldrb	r3, [r7, #7]
 801e4d2:	2b00      	cmp	r3, #0
 801e4d4:	d105      	bne.n	801e4e2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801e4d6:	683a      	ldr	r2, [r7, #0]
 801e4d8:	4907      	ldr	r1, [pc, #28]	@ (801e4f8 <USBD_FS_ProductStrDescriptor+0x34>)
 801e4da:	4808      	ldr	r0, [pc, #32]	@ (801e4fc <USBD_FS_ProductStrDescriptor+0x38>)
 801e4dc:	f7ff fe10 	bl	801e100 <USBD_GetString>
 801e4e0:	e004      	b.n	801e4ec <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801e4e2:	683a      	ldr	r2, [r7, #0]
 801e4e4:	4904      	ldr	r1, [pc, #16]	@ (801e4f8 <USBD_FS_ProductStrDescriptor+0x34>)
 801e4e6:	4805      	ldr	r0, [pc, #20]	@ (801e4fc <USBD_FS_ProductStrDescriptor+0x38>)
 801e4e8:	f7ff fe0a 	bl	801e100 <USBD_GetString>
  }
  return USBD_StrDesc;
 801e4ec:	4b02      	ldr	r3, [pc, #8]	@ (801e4f8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801e4ee:	4618      	mov	r0, r3
 801e4f0:	3708      	adds	r7, #8
 801e4f2:	46bd      	mov	sp, r7
 801e4f4:	bd80      	pop	{r7, pc}
 801e4f6:	bf00      	nop
 801e4f8:	2402a728 	.word	0x2402a728
 801e4fc:	08022530 	.word	0x08022530

0801e500 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801e500:	b580      	push	{r7, lr}
 801e502:	b082      	sub	sp, #8
 801e504:	af00      	add	r7, sp, #0
 801e506:	4603      	mov	r3, r0
 801e508:	6039      	str	r1, [r7, #0]
 801e50a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801e50c:	683a      	ldr	r2, [r7, #0]
 801e50e:	4904      	ldr	r1, [pc, #16]	@ (801e520 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 801e510:	4804      	ldr	r0, [pc, #16]	@ (801e524 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801e512:	f7ff fdf5 	bl	801e100 <USBD_GetString>
  return USBD_StrDesc;
 801e516:	4b02      	ldr	r3, [pc, #8]	@ (801e520 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 801e518:	4618      	mov	r0, r3
 801e51a:	3708      	adds	r7, #8
 801e51c:	46bd      	mov	sp, r7
 801e51e:	bd80      	pop	{r7, pc}
 801e520:	2402a728 	.word	0x2402a728
 801e524:	08022548 	.word	0x08022548

0801e528 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801e528:	b580      	push	{r7, lr}
 801e52a:	b082      	sub	sp, #8
 801e52c:	af00      	add	r7, sp, #0
 801e52e:	4603      	mov	r3, r0
 801e530:	6039      	str	r1, [r7, #0]
 801e532:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801e534:	683b      	ldr	r3, [r7, #0]
 801e536:	221a      	movs	r2, #26
 801e538:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801e53a:	f000 f843 	bl	801e5c4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801e53e:	4b02      	ldr	r3, [pc, #8]	@ (801e548 <USBD_FS_SerialStrDescriptor+0x20>)
}
 801e540:	4618      	mov	r0, r3
 801e542:	3708      	adds	r7, #8
 801e544:	46bd      	mov	sp, r7
 801e546:	bd80      	pop	{r7, pc}
 801e548:	240002cc 	.word	0x240002cc

0801e54c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801e54c:	b580      	push	{r7, lr}
 801e54e:	b082      	sub	sp, #8
 801e550:	af00      	add	r7, sp, #0
 801e552:	4603      	mov	r3, r0
 801e554:	6039      	str	r1, [r7, #0]
 801e556:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 801e558:	79fb      	ldrb	r3, [r7, #7]
 801e55a:	2b00      	cmp	r3, #0
 801e55c:	d105      	bne.n	801e56a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801e55e:	683a      	ldr	r2, [r7, #0]
 801e560:	4907      	ldr	r1, [pc, #28]	@ (801e580 <USBD_FS_ConfigStrDescriptor+0x34>)
 801e562:	4808      	ldr	r0, [pc, #32]	@ (801e584 <USBD_FS_ConfigStrDescriptor+0x38>)
 801e564:	f7ff fdcc 	bl	801e100 <USBD_GetString>
 801e568:	e004      	b.n	801e574 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801e56a:	683a      	ldr	r2, [r7, #0]
 801e56c:	4904      	ldr	r1, [pc, #16]	@ (801e580 <USBD_FS_ConfigStrDescriptor+0x34>)
 801e56e:	4805      	ldr	r0, [pc, #20]	@ (801e584 <USBD_FS_ConfigStrDescriptor+0x38>)
 801e570:	f7ff fdc6 	bl	801e100 <USBD_GetString>
  }
  return USBD_StrDesc;
 801e574:	4b02      	ldr	r3, [pc, #8]	@ (801e580 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801e576:	4618      	mov	r0, r3
 801e578:	3708      	adds	r7, #8
 801e57a:	46bd      	mov	sp, r7
 801e57c:	bd80      	pop	{r7, pc}
 801e57e:	bf00      	nop
 801e580:	2402a728 	.word	0x2402a728
 801e584:	0802255c 	.word	0x0802255c

0801e588 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801e588:	b580      	push	{r7, lr}
 801e58a:	b082      	sub	sp, #8
 801e58c:	af00      	add	r7, sp, #0
 801e58e:	4603      	mov	r3, r0
 801e590:	6039      	str	r1, [r7, #0]
 801e592:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801e594:	79fb      	ldrb	r3, [r7, #7]
 801e596:	2b00      	cmp	r3, #0
 801e598:	d105      	bne.n	801e5a6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801e59a:	683a      	ldr	r2, [r7, #0]
 801e59c:	4907      	ldr	r1, [pc, #28]	@ (801e5bc <USBD_FS_InterfaceStrDescriptor+0x34>)
 801e59e:	4808      	ldr	r0, [pc, #32]	@ (801e5c0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 801e5a0:	f7ff fdae 	bl	801e100 <USBD_GetString>
 801e5a4:	e004      	b.n	801e5b0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801e5a6:	683a      	ldr	r2, [r7, #0]
 801e5a8:	4904      	ldr	r1, [pc, #16]	@ (801e5bc <USBD_FS_InterfaceStrDescriptor+0x34>)
 801e5aa:	4805      	ldr	r0, [pc, #20]	@ (801e5c0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 801e5ac:	f7ff fda8 	bl	801e100 <USBD_GetString>
  }
  return USBD_StrDesc;
 801e5b0:	4b02      	ldr	r3, [pc, #8]	@ (801e5bc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801e5b2:	4618      	mov	r0, r3
 801e5b4:	3708      	adds	r7, #8
 801e5b6:	46bd      	mov	sp, r7
 801e5b8:	bd80      	pop	{r7, pc}
 801e5ba:	bf00      	nop
 801e5bc:	2402a728 	.word	0x2402a728
 801e5c0:	08022568 	.word	0x08022568

0801e5c4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 801e5c4:	b580      	push	{r7, lr}
 801e5c6:	b084      	sub	sp, #16
 801e5c8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801e5ca:	4b0f      	ldr	r3, [pc, #60]	@ (801e608 <Get_SerialNum+0x44>)
 801e5cc:	681b      	ldr	r3, [r3, #0]
 801e5ce:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801e5d0:	4b0e      	ldr	r3, [pc, #56]	@ (801e60c <Get_SerialNum+0x48>)
 801e5d2:	681b      	ldr	r3, [r3, #0]
 801e5d4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801e5d6:	4b0e      	ldr	r3, [pc, #56]	@ (801e610 <Get_SerialNum+0x4c>)
 801e5d8:	681b      	ldr	r3, [r3, #0]
 801e5da:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801e5dc:	68fa      	ldr	r2, [r7, #12]
 801e5de:	687b      	ldr	r3, [r7, #4]
 801e5e0:	4413      	add	r3, r2
 801e5e2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801e5e4:	68fb      	ldr	r3, [r7, #12]
 801e5e6:	2b00      	cmp	r3, #0
 801e5e8:	d009      	beq.n	801e5fe <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801e5ea:	2208      	movs	r2, #8
 801e5ec:	4909      	ldr	r1, [pc, #36]	@ (801e614 <Get_SerialNum+0x50>)
 801e5ee:	68f8      	ldr	r0, [r7, #12]
 801e5f0:	f000 f814 	bl	801e61c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801e5f4:	2204      	movs	r2, #4
 801e5f6:	4908      	ldr	r1, [pc, #32]	@ (801e618 <Get_SerialNum+0x54>)
 801e5f8:	68b8      	ldr	r0, [r7, #8]
 801e5fa:	f000 f80f 	bl	801e61c <IntToUnicode>
  }
}
 801e5fe:	bf00      	nop
 801e600:	3710      	adds	r7, #16
 801e602:	46bd      	mov	sp, r7
 801e604:	bd80      	pop	{r7, pc}
 801e606:	bf00      	nop
 801e608:	1ff1e800 	.word	0x1ff1e800
 801e60c:	1ff1e804 	.word	0x1ff1e804
 801e610:	1ff1e808 	.word	0x1ff1e808
 801e614:	240002ce 	.word	0x240002ce
 801e618:	240002de 	.word	0x240002de

0801e61c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801e61c:	b480      	push	{r7}
 801e61e:	b087      	sub	sp, #28
 801e620:	af00      	add	r7, sp, #0
 801e622:	60f8      	str	r0, [r7, #12]
 801e624:	60b9      	str	r1, [r7, #8]
 801e626:	4613      	mov	r3, r2
 801e628:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801e62a:	2300      	movs	r3, #0
 801e62c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801e62e:	2300      	movs	r3, #0
 801e630:	75fb      	strb	r3, [r7, #23]
 801e632:	e027      	b.n	801e684 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801e634:	68fb      	ldr	r3, [r7, #12]
 801e636:	0f1b      	lsrs	r3, r3, #28
 801e638:	2b09      	cmp	r3, #9
 801e63a:	d80b      	bhi.n	801e654 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 801e63c:	68fb      	ldr	r3, [r7, #12]
 801e63e:	0f1b      	lsrs	r3, r3, #28
 801e640:	b2da      	uxtb	r2, r3
 801e642:	7dfb      	ldrb	r3, [r7, #23]
 801e644:	005b      	lsls	r3, r3, #1
 801e646:	4619      	mov	r1, r3
 801e648:	68bb      	ldr	r3, [r7, #8]
 801e64a:	440b      	add	r3, r1
 801e64c:	3230      	adds	r2, #48	@ 0x30
 801e64e:	b2d2      	uxtb	r2, r2
 801e650:	701a      	strb	r2, [r3, #0]
 801e652:	e00a      	b.n	801e66a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801e654:	68fb      	ldr	r3, [r7, #12]
 801e656:	0f1b      	lsrs	r3, r3, #28
 801e658:	b2da      	uxtb	r2, r3
 801e65a:	7dfb      	ldrb	r3, [r7, #23]
 801e65c:	005b      	lsls	r3, r3, #1
 801e65e:	4619      	mov	r1, r3
 801e660:	68bb      	ldr	r3, [r7, #8]
 801e662:	440b      	add	r3, r1
 801e664:	3237      	adds	r2, #55	@ 0x37
 801e666:	b2d2      	uxtb	r2, r2
 801e668:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801e66a:	68fb      	ldr	r3, [r7, #12]
 801e66c:	011b      	lsls	r3, r3, #4
 801e66e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 801e670:	7dfb      	ldrb	r3, [r7, #23]
 801e672:	005b      	lsls	r3, r3, #1
 801e674:	3301      	adds	r3, #1
 801e676:	68ba      	ldr	r2, [r7, #8]
 801e678:	4413      	add	r3, r2
 801e67a:	2200      	movs	r2, #0
 801e67c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801e67e:	7dfb      	ldrb	r3, [r7, #23]
 801e680:	3301      	adds	r3, #1
 801e682:	75fb      	strb	r3, [r7, #23]
 801e684:	7dfa      	ldrb	r2, [r7, #23]
 801e686:	79fb      	ldrb	r3, [r7, #7]
 801e688:	429a      	cmp	r2, r3
 801e68a:	d3d3      	bcc.n	801e634 <IntToUnicode+0x18>
  }
}
 801e68c:	bf00      	nop
 801e68e:	bf00      	nop
 801e690:	371c      	adds	r7, #28
 801e692:	46bd      	mov	sp, r7
 801e694:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e698:	4770      	bx	lr
	...

0801e69c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 801e69c:	b580      	push	{r7, lr}
 801e69e:	b0ba      	sub	sp, #232	@ 0xe8
 801e6a0:	af00      	add	r7, sp, #0
 801e6a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801e6a4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 801e6a8:	2200      	movs	r2, #0
 801e6aa:	601a      	str	r2, [r3, #0]
 801e6ac:	605a      	str	r2, [r3, #4]
 801e6ae:	609a      	str	r2, [r3, #8]
 801e6b0:	60da      	str	r2, [r3, #12]
 801e6b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 801e6b4:	f107 0310 	add.w	r3, r7, #16
 801e6b8:	22c0      	movs	r2, #192	@ 0xc0
 801e6ba:	2100      	movs	r1, #0
 801e6bc:	4618      	mov	r0, r3
 801e6be:	f001 f984 	bl	801f9ca <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 801e6c2:	687b      	ldr	r3, [r7, #4]
 801e6c4:	681b      	ldr	r3, [r3, #0]
 801e6c6:	4a2c      	ldr	r2, [pc, #176]	@ (801e778 <HAL_PCD_MspInit+0xdc>)
 801e6c8:	4293      	cmp	r3, r2
 801e6ca:	d151      	bne.n	801e770 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 801e6cc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 801e6d0:	f04f 0300 	mov.w	r3, #0
 801e6d4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 801e6d8:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 801e6dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801e6e0:	f107 0310 	add.w	r3, r7, #16
 801e6e4:	4618      	mov	r0, r3
 801e6e6:	f7f7 fd59 	bl	801619c <HAL_RCCEx_PeriphCLKConfig>
 801e6ea:	4603      	mov	r3, r0
 801e6ec:	2b00      	cmp	r3, #0
 801e6ee:	d001      	beq.n	801e6f4 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 801e6f0:	f7ee f88c 	bl	800c80c <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 801e6f4:	f7f6 fd72 	bl	80151dc <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801e6f8:	4b20      	ldr	r3, [pc, #128]	@ (801e77c <HAL_PCD_MspInit+0xe0>)
 801e6fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801e6fe:	4a1f      	ldr	r2, [pc, #124]	@ (801e77c <HAL_PCD_MspInit+0xe0>)
 801e700:	f043 0301 	orr.w	r3, r3, #1
 801e704:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801e708:	4b1c      	ldr	r3, [pc, #112]	@ (801e77c <HAL_PCD_MspInit+0xe0>)
 801e70a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801e70e:	f003 0301 	and.w	r3, r3, #1
 801e712:	60fb      	str	r3, [r7, #12]
 801e714:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11;
 801e716:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 801e71a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801e71e:	2302      	movs	r3, #2
 801e720:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801e724:	2300      	movs	r3, #0
 801e726:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801e72a:	2300      	movs	r3, #0
 801e72c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 801e730:	230a      	movs	r3, #10
 801e732:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801e736:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 801e73a:	4619      	mov	r1, r3
 801e73c:	4810      	ldr	r0, [pc, #64]	@ (801e780 <HAL_PCD_MspInit+0xe4>)
 801e73e:	f7f4 ff29 	bl	8013594 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801e742:	4b0e      	ldr	r3, [pc, #56]	@ (801e77c <HAL_PCD_MspInit+0xe0>)
 801e744:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801e748:	4a0c      	ldr	r2, [pc, #48]	@ (801e77c <HAL_PCD_MspInit+0xe0>)
 801e74a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801e74e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 801e752:	4b0a      	ldr	r3, [pc, #40]	@ (801e77c <HAL_PCD_MspInit+0xe0>)
 801e754:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801e758:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801e75c:	60bb      	str	r3, [r7, #8]
 801e75e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 801e760:	2200      	movs	r2, #0
 801e762:	2100      	movs	r1, #0
 801e764:	2065      	movs	r0, #101	@ 0x65
 801e766:	f7f0 fdf6 	bl	800f356 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801e76a:	2065      	movs	r0, #101	@ 0x65
 801e76c:	f7f0 fe0d 	bl	800f38a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801e770:	bf00      	nop
 801e772:	37e8      	adds	r7, #232	@ 0xe8
 801e774:	46bd      	mov	sp, r7
 801e776:	bd80      	pop	{r7, pc}
 801e778:	40080000 	.word	0x40080000
 801e77c:	58024400 	.word	0x58024400
 801e780:	58020000 	.word	0x58020000

0801e784 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801e784:	b580      	push	{r7, lr}
 801e786:	b082      	sub	sp, #8
 801e788:	af00      	add	r7, sp, #0
 801e78a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801e78c:	687b      	ldr	r3, [r7, #4]
 801e78e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 801e792:	687b      	ldr	r3, [r7, #4]
 801e794:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 801e798:	4619      	mov	r1, r3
 801e79a:	4610      	mov	r0, r2
 801e79c:	f7fe fb23 	bl	801cde6 <USBD_LL_SetupStage>
}
 801e7a0:	bf00      	nop
 801e7a2:	3708      	adds	r7, #8
 801e7a4:	46bd      	mov	sp, r7
 801e7a6:	bd80      	pop	{r7, pc}

0801e7a8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801e7a8:	b580      	push	{r7, lr}
 801e7aa:	b082      	sub	sp, #8
 801e7ac:	af00      	add	r7, sp, #0
 801e7ae:	6078      	str	r0, [r7, #4]
 801e7b0:	460b      	mov	r3, r1
 801e7b2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801e7b4:	687b      	ldr	r3, [r7, #4]
 801e7b6:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 801e7ba:	78fa      	ldrb	r2, [r7, #3]
 801e7bc:	6879      	ldr	r1, [r7, #4]
 801e7be:	4613      	mov	r3, r2
 801e7c0:	00db      	lsls	r3, r3, #3
 801e7c2:	4413      	add	r3, r2
 801e7c4:	009b      	lsls	r3, r3, #2
 801e7c6:	440b      	add	r3, r1
 801e7c8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801e7cc:	681a      	ldr	r2, [r3, #0]
 801e7ce:	78fb      	ldrb	r3, [r7, #3]
 801e7d0:	4619      	mov	r1, r3
 801e7d2:	f7fe fb5d 	bl	801ce90 <USBD_LL_DataOutStage>
}
 801e7d6:	bf00      	nop
 801e7d8:	3708      	adds	r7, #8
 801e7da:	46bd      	mov	sp, r7
 801e7dc:	bd80      	pop	{r7, pc}

0801e7de <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801e7de:	b580      	push	{r7, lr}
 801e7e0:	b082      	sub	sp, #8
 801e7e2:	af00      	add	r7, sp, #0
 801e7e4:	6078      	str	r0, [r7, #4]
 801e7e6:	460b      	mov	r3, r1
 801e7e8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801e7ea:	687b      	ldr	r3, [r7, #4]
 801e7ec:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 801e7f0:	78fa      	ldrb	r2, [r7, #3]
 801e7f2:	6879      	ldr	r1, [r7, #4]
 801e7f4:	4613      	mov	r3, r2
 801e7f6:	00db      	lsls	r3, r3, #3
 801e7f8:	4413      	add	r3, r2
 801e7fa:	009b      	lsls	r3, r3, #2
 801e7fc:	440b      	add	r3, r1
 801e7fe:	3320      	adds	r3, #32
 801e800:	681a      	ldr	r2, [r3, #0]
 801e802:	78fb      	ldrb	r3, [r7, #3]
 801e804:	4619      	mov	r1, r3
 801e806:	f7fe fbf6 	bl	801cff6 <USBD_LL_DataInStage>
}
 801e80a:	bf00      	nop
 801e80c:	3708      	adds	r7, #8
 801e80e:	46bd      	mov	sp, r7
 801e810:	bd80      	pop	{r7, pc}

0801e812 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801e812:	b580      	push	{r7, lr}
 801e814:	b082      	sub	sp, #8
 801e816:	af00      	add	r7, sp, #0
 801e818:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801e81a:	687b      	ldr	r3, [r7, #4]
 801e81c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801e820:	4618      	mov	r0, r3
 801e822:	f7fe fd30 	bl	801d286 <USBD_LL_SOF>
}
 801e826:	bf00      	nop
 801e828:	3708      	adds	r7, #8
 801e82a:	46bd      	mov	sp, r7
 801e82c:	bd80      	pop	{r7, pc}

0801e82e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801e82e:	b580      	push	{r7, lr}
 801e830:	b084      	sub	sp, #16
 801e832:	af00      	add	r7, sp, #0
 801e834:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801e836:	2301      	movs	r3, #1
 801e838:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801e83a:	687b      	ldr	r3, [r7, #4]
 801e83c:	79db      	ldrb	r3, [r3, #7]
 801e83e:	2b00      	cmp	r3, #0
 801e840:	d102      	bne.n	801e848 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801e842:	2300      	movs	r3, #0
 801e844:	73fb      	strb	r3, [r7, #15]
 801e846:	e008      	b.n	801e85a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 801e848:	687b      	ldr	r3, [r7, #4]
 801e84a:	79db      	ldrb	r3, [r3, #7]
 801e84c:	2b02      	cmp	r3, #2
 801e84e:	d102      	bne.n	801e856 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 801e850:	2301      	movs	r3, #1
 801e852:	73fb      	strb	r3, [r7, #15]
 801e854:	e001      	b.n	801e85a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 801e856:	f7ed ffd9 	bl	800c80c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801e85a:	687b      	ldr	r3, [r7, #4]
 801e85c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801e860:	7bfa      	ldrb	r2, [r7, #15]
 801e862:	4611      	mov	r1, r2
 801e864:	4618      	mov	r0, r3
 801e866:	f7fe fcca 	bl	801d1fe <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801e86a:	687b      	ldr	r3, [r7, #4]
 801e86c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801e870:	4618      	mov	r0, r3
 801e872:	f7fe fc72 	bl	801d15a <USBD_LL_Reset>
}
 801e876:	bf00      	nop
 801e878:	3710      	adds	r7, #16
 801e87a:	46bd      	mov	sp, r7
 801e87c:	bd80      	pop	{r7, pc}
	...

0801e880 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801e880:	b580      	push	{r7, lr}
 801e882:	b082      	sub	sp, #8
 801e884:	af00      	add	r7, sp, #0
 801e886:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801e888:	687b      	ldr	r3, [r7, #4]
 801e88a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801e88e:	4618      	mov	r0, r3
 801e890:	f7fe fcc5 	bl	801d21e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801e894:	687b      	ldr	r3, [r7, #4]
 801e896:	681b      	ldr	r3, [r3, #0]
 801e898:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801e89c:	681b      	ldr	r3, [r3, #0]
 801e89e:	687a      	ldr	r2, [r7, #4]
 801e8a0:	6812      	ldr	r2, [r2, #0]
 801e8a2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801e8a6:	f043 0301 	orr.w	r3, r3, #1
 801e8aa:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801e8ac:	687b      	ldr	r3, [r7, #4]
 801e8ae:	7adb      	ldrb	r3, [r3, #11]
 801e8b0:	2b00      	cmp	r3, #0
 801e8b2:	d005      	beq.n	801e8c0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801e8b4:	4b04      	ldr	r3, [pc, #16]	@ (801e8c8 <HAL_PCD_SuspendCallback+0x48>)
 801e8b6:	691b      	ldr	r3, [r3, #16]
 801e8b8:	4a03      	ldr	r2, [pc, #12]	@ (801e8c8 <HAL_PCD_SuspendCallback+0x48>)
 801e8ba:	f043 0306 	orr.w	r3, r3, #6
 801e8be:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 801e8c0:	bf00      	nop
 801e8c2:	3708      	adds	r7, #8
 801e8c4:	46bd      	mov	sp, r7
 801e8c6:	bd80      	pop	{r7, pc}
 801e8c8:	e000ed00 	.word	0xe000ed00

0801e8cc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801e8cc:	b580      	push	{r7, lr}
 801e8ce:	b082      	sub	sp, #8
 801e8d0:	af00      	add	r7, sp, #0
 801e8d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801e8d4:	687b      	ldr	r3, [r7, #4]
 801e8d6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801e8da:	4618      	mov	r0, r3
 801e8dc:	f7fe fcbb 	bl	801d256 <USBD_LL_Resume>
}
 801e8e0:	bf00      	nop
 801e8e2:	3708      	adds	r7, #8
 801e8e4:	46bd      	mov	sp, r7
 801e8e6:	bd80      	pop	{r7, pc}

0801e8e8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801e8e8:	b580      	push	{r7, lr}
 801e8ea:	b082      	sub	sp, #8
 801e8ec:	af00      	add	r7, sp, #0
 801e8ee:	6078      	str	r0, [r7, #4]
 801e8f0:	460b      	mov	r3, r1
 801e8f2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801e8f4:	687b      	ldr	r3, [r7, #4]
 801e8f6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801e8fa:	78fa      	ldrb	r2, [r7, #3]
 801e8fc:	4611      	mov	r1, r2
 801e8fe:	4618      	mov	r0, r3
 801e900:	f7fe fd13 	bl	801d32a <USBD_LL_IsoOUTIncomplete>
}
 801e904:	bf00      	nop
 801e906:	3708      	adds	r7, #8
 801e908:	46bd      	mov	sp, r7
 801e90a:	bd80      	pop	{r7, pc}

0801e90c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801e90c:	b580      	push	{r7, lr}
 801e90e:	b082      	sub	sp, #8
 801e910:	af00      	add	r7, sp, #0
 801e912:	6078      	str	r0, [r7, #4]
 801e914:	460b      	mov	r3, r1
 801e916:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801e918:	687b      	ldr	r3, [r7, #4]
 801e91a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801e91e:	78fa      	ldrb	r2, [r7, #3]
 801e920:	4611      	mov	r1, r2
 801e922:	4618      	mov	r0, r3
 801e924:	f7fe fccf 	bl	801d2c6 <USBD_LL_IsoINIncomplete>
}
 801e928:	bf00      	nop
 801e92a:	3708      	adds	r7, #8
 801e92c:	46bd      	mov	sp, r7
 801e92e:	bd80      	pop	{r7, pc}

0801e930 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801e930:	b580      	push	{r7, lr}
 801e932:	b082      	sub	sp, #8
 801e934:	af00      	add	r7, sp, #0
 801e936:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 801e938:	687b      	ldr	r3, [r7, #4]
 801e93a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801e93e:	4618      	mov	r0, r3
 801e940:	f7fe fd25 	bl	801d38e <USBD_LL_DevConnected>
}
 801e944:	bf00      	nop
 801e946:	3708      	adds	r7, #8
 801e948:	46bd      	mov	sp, r7
 801e94a:	bd80      	pop	{r7, pc}

0801e94c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801e94c:	b580      	push	{r7, lr}
 801e94e:	b082      	sub	sp, #8
 801e950:	af00      	add	r7, sp, #0
 801e952:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 801e954:	687b      	ldr	r3, [r7, #4]
 801e956:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801e95a:	4618      	mov	r0, r3
 801e95c:	f7fe fd22 	bl	801d3a4 <USBD_LL_DevDisconnected>
}
 801e960:	bf00      	nop
 801e962:	3708      	adds	r7, #8
 801e964:	46bd      	mov	sp, r7
 801e966:	bd80      	pop	{r7, pc}

0801e968 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 801e968:	b580      	push	{r7, lr}
 801e96a:	b082      	sub	sp, #8
 801e96c:	af00      	add	r7, sp, #0
 801e96e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 801e970:	687b      	ldr	r3, [r7, #4]
 801e972:	781b      	ldrb	r3, [r3, #0]
 801e974:	2b00      	cmp	r3, #0
 801e976:	d13e      	bne.n	801e9f6 <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 801e978:	4a21      	ldr	r2, [pc, #132]	@ (801ea00 <USBD_LL_Init+0x98>)
 801e97a:	687b      	ldr	r3, [r7, #4]
 801e97c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 801e980:	687b      	ldr	r3, [r7, #4]
 801e982:	4a1f      	ldr	r2, [pc, #124]	@ (801ea00 <USBD_LL_Init+0x98>)
 801e984:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 801e988:	4b1d      	ldr	r3, [pc, #116]	@ (801ea00 <USBD_LL_Init+0x98>)
 801e98a:	4a1e      	ldr	r2, [pc, #120]	@ (801ea04 <USBD_LL_Init+0x9c>)
 801e98c:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 801e98e:	4b1c      	ldr	r3, [pc, #112]	@ (801ea00 <USBD_LL_Init+0x98>)
 801e990:	2209      	movs	r2, #9
 801e992:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801e994:	4b1a      	ldr	r3, [pc, #104]	@ (801ea00 <USBD_LL_Init+0x98>)
 801e996:	2202      	movs	r2, #2
 801e998:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801e99a:	4b19      	ldr	r3, [pc, #100]	@ (801ea00 <USBD_LL_Init+0x98>)
 801e99c:	2200      	movs	r2, #0
 801e99e:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801e9a0:	4b17      	ldr	r3, [pc, #92]	@ (801ea00 <USBD_LL_Init+0x98>)
 801e9a2:	2202      	movs	r2, #2
 801e9a4:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801e9a6:	4b16      	ldr	r3, [pc, #88]	@ (801ea00 <USBD_LL_Init+0x98>)
 801e9a8:	2200      	movs	r2, #0
 801e9aa:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 801e9ac:	4b14      	ldr	r3, [pc, #80]	@ (801ea00 <USBD_LL_Init+0x98>)
 801e9ae:	2200      	movs	r2, #0
 801e9b0:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 801e9b2:	4b13      	ldr	r3, [pc, #76]	@ (801ea00 <USBD_LL_Init+0x98>)
 801e9b4:	2200      	movs	r2, #0
 801e9b6:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 801e9b8:	4b11      	ldr	r3, [pc, #68]	@ (801ea00 <USBD_LL_Init+0x98>)
 801e9ba:	2200      	movs	r2, #0
 801e9bc:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 801e9be:	4b10      	ldr	r3, [pc, #64]	@ (801ea00 <USBD_LL_Init+0x98>)
 801e9c0:	2200      	movs	r2, #0
 801e9c2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 801e9c4:	4b0e      	ldr	r3, [pc, #56]	@ (801ea00 <USBD_LL_Init+0x98>)
 801e9c6:	2200      	movs	r2, #0
 801e9c8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801e9ca:	480d      	ldr	r0, [pc, #52]	@ (801ea00 <USBD_LL_Init+0x98>)
 801e9cc:	f7f5 f92d 	bl	8013c2a <HAL_PCD_Init>
 801e9d0:	4603      	mov	r3, r0
 801e9d2:	2b00      	cmp	r3, #0
 801e9d4:	d001      	beq.n	801e9da <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 801e9d6:	f7ed ff19 	bl	800c80c <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801e9da:	2180      	movs	r1, #128	@ 0x80
 801e9dc:	4808      	ldr	r0, [pc, #32]	@ (801ea00 <USBD_LL_Init+0x98>)
 801e9de:	f7f6 fb82 	bl	80150e6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801e9e2:	2240      	movs	r2, #64	@ 0x40
 801e9e4:	2100      	movs	r1, #0
 801e9e6:	4806      	ldr	r0, [pc, #24]	@ (801ea00 <USBD_LL_Init+0x98>)
 801e9e8:	f7f6 fb36 	bl	8015058 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 801e9ec:	2280      	movs	r2, #128	@ 0x80
 801e9ee:	2101      	movs	r1, #1
 801e9f0:	4803      	ldr	r0, [pc, #12]	@ (801ea00 <USBD_LL_Init+0x98>)
 801e9f2:	f7f6 fb31 	bl	8015058 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 801e9f6:	2300      	movs	r3, #0
}
 801e9f8:	4618      	mov	r0, r3
 801e9fa:	3708      	adds	r7, #8
 801e9fc:	46bd      	mov	sp, r7
 801e9fe:	bd80      	pop	{r7, pc}
 801ea00:	2402a928 	.word	0x2402a928
 801ea04:	40080000 	.word	0x40080000

0801ea08 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801ea08:	b580      	push	{r7, lr}
 801ea0a:	b084      	sub	sp, #16
 801ea0c:	af00      	add	r7, sp, #0
 801ea0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801ea10:	2300      	movs	r3, #0
 801ea12:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801ea14:	2300      	movs	r3, #0
 801ea16:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 801ea18:	687b      	ldr	r3, [r7, #4]
 801ea1a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801ea1e:	4618      	mov	r0, r3
 801ea20:	f7f5 fa0f 	bl	8013e42 <HAL_PCD_Start>
 801ea24:	4603      	mov	r3, r0
 801ea26:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801ea28:	7bfb      	ldrb	r3, [r7, #15]
 801ea2a:	4618      	mov	r0, r3
 801ea2c:	f000 f942 	bl	801ecb4 <USBD_Get_USB_Status>
 801ea30:	4603      	mov	r3, r0
 801ea32:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801ea34:	7bbb      	ldrb	r3, [r7, #14]
}
 801ea36:	4618      	mov	r0, r3
 801ea38:	3710      	adds	r7, #16
 801ea3a:	46bd      	mov	sp, r7
 801ea3c:	bd80      	pop	{r7, pc}

0801ea3e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801ea3e:	b580      	push	{r7, lr}
 801ea40:	b084      	sub	sp, #16
 801ea42:	af00      	add	r7, sp, #0
 801ea44:	6078      	str	r0, [r7, #4]
 801ea46:	4608      	mov	r0, r1
 801ea48:	4611      	mov	r1, r2
 801ea4a:	461a      	mov	r2, r3
 801ea4c:	4603      	mov	r3, r0
 801ea4e:	70fb      	strb	r3, [r7, #3]
 801ea50:	460b      	mov	r3, r1
 801ea52:	70bb      	strb	r3, [r7, #2]
 801ea54:	4613      	mov	r3, r2
 801ea56:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801ea58:	2300      	movs	r3, #0
 801ea5a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801ea5c:	2300      	movs	r3, #0
 801ea5e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801ea60:	687b      	ldr	r3, [r7, #4]
 801ea62:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801ea66:	78bb      	ldrb	r3, [r7, #2]
 801ea68:	883a      	ldrh	r2, [r7, #0]
 801ea6a:	78f9      	ldrb	r1, [r7, #3]
 801ea6c:	f7f5 ff10 	bl	8014890 <HAL_PCD_EP_Open>
 801ea70:	4603      	mov	r3, r0
 801ea72:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801ea74:	7bfb      	ldrb	r3, [r7, #15]
 801ea76:	4618      	mov	r0, r3
 801ea78:	f000 f91c 	bl	801ecb4 <USBD_Get_USB_Status>
 801ea7c:	4603      	mov	r3, r0
 801ea7e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801ea80:	7bbb      	ldrb	r3, [r7, #14]
}
 801ea82:	4618      	mov	r0, r3
 801ea84:	3710      	adds	r7, #16
 801ea86:	46bd      	mov	sp, r7
 801ea88:	bd80      	pop	{r7, pc}

0801ea8a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801ea8a:	b580      	push	{r7, lr}
 801ea8c:	b084      	sub	sp, #16
 801ea8e:	af00      	add	r7, sp, #0
 801ea90:	6078      	str	r0, [r7, #4]
 801ea92:	460b      	mov	r3, r1
 801ea94:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801ea96:	2300      	movs	r3, #0
 801ea98:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801ea9a:	2300      	movs	r3, #0
 801ea9c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801ea9e:	687b      	ldr	r3, [r7, #4]
 801eaa0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801eaa4:	78fa      	ldrb	r2, [r7, #3]
 801eaa6:	4611      	mov	r1, r2
 801eaa8:	4618      	mov	r0, r3
 801eaaa:	f7f5 ff59 	bl	8014960 <HAL_PCD_EP_Close>
 801eaae:	4603      	mov	r3, r0
 801eab0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801eab2:	7bfb      	ldrb	r3, [r7, #15]
 801eab4:	4618      	mov	r0, r3
 801eab6:	f000 f8fd 	bl	801ecb4 <USBD_Get_USB_Status>
 801eaba:	4603      	mov	r3, r0
 801eabc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801eabe:	7bbb      	ldrb	r3, [r7, #14]
}
 801eac0:	4618      	mov	r0, r3
 801eac2:	3710      	adds	r7, #16
 801eac4:	46bd      	mov	sp, r7
 801eac6:	bd80      	pop	{r7, pc}

0801eac8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801eac8:	b580      	push	{r7, lr}
 801eaca:	b084      	sub	sp, #16
 801eacc:	af00      	add	r7, sp, #0
 801eace:	6078      	str	r0, [r7, #4]
 801ead0:	460b      	mov	r3, r1
 801ead2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801ead4:	2300      	movs	r3, #0
 801ead6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801ead8:	2300      	movs	r3, #0
 801eada:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801eadc:	687b      	ldr	r3, [r7, #4]
 801eade:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801eae2:	78fa      	ldrb	r2, [r7, #3]
 801eae4:	4611      	mov	r1, r2
 801eae6:	4618      	mov	r0, r3
 801eae8:	f7f6 f811 	bl	8014b0e <HAL_PCD_EP_SetStall>
 801eaec:	4603      	mov	r3, r0
 801eaee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801eaf0:	7bfb      	ldrb	r3, [r7, #15]
 801eaf2:	4618      	mov	r0, r3
 801eaf4:	f000 f8de 	bl	801ecb4 <USBD_Get_USB_Status>
 801eaf8:	4603      	mov	r3, r0
 801eafa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801eafc:	7bbb      	ldrb	r3, [r7, #14]
}
 801eafe:	4618      	mov	r0, r3
 801eb00:	3710      	adds	r7, #16
 801eb02:	46bd      	mov	sp, r7
 801eb04:	bd80      	pop	{r7, pc}

0801eb06 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801eb06:	b580      	push	{r7, lr}
 801eb08:	b084      	sub	sp, #16
 801eb0a:	af00      	add	r7, sp, #0
 801eb0c:	6078      	str	r0, [r7, #4]
 801eb0e:	460b      	mov	r3, r1
 801eb10:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801eb12:	2300      	movs	r3, #0
 801eb14:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801eb16:	2300      	movs	r3, #0
 801eb18:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801eb1a:	687b      	ldr	r3, [r7, #4]
 801eb1c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801eb20:	78fa      	ldrb	r2, [r7, #3]
 801eb22:	4611      	mov	r1, r2
 801eb24:	4618      	mov	r0, r3
 801eb26:	f7f6 f855 	bl	8014bd4 <HAL_PCD_EP_ClrStall>
 801eb2a:	4603      	mov	r3, r0
 801eb2c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801eb2e:	7bfb      	ldrb	r3, [r7, #15]
 801eb30:	4618      	mov	r0, r3
 801eb32:	f000 f8bf 	bl	801ecb4 <USBD_Get_USB_Status>
 801eb36:	4603      	mov	r3, r0
 801eb38:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801eb3a:	7bbb      	ldrb	r3, [r7, #14]
}
 801eb3c:	4618      	mov	r0, r3
 801eb3e:	3710      	adds	r7, #16
 801eb40:	46bd      	mov	sp, r7
 801eb42:	bd80      	pop	{r7, pc}

0801eb44 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801eb44:	b480      	push	{r7}
 801eb46:	b085      	sub	sp, #20
 801eb48:	af00      	add	r7, sp, #0
 801eb4a:	6078      	str	r0, [r7, #4]
 801eb4c:	460b      	mov	r3, r1
 801eb4e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801eb50:	687b      	ldr	r3, [r7, #4]
 801eb52:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801eb56:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801eb58:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801eb5c:	2b00      	cmp	r3, #0
 801eb5e:	da0b      	bge.n	801eb78 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801eb60:	78fb      	ldrb	r3, [r7, #3]
 801eb62:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801eb66:	68f9      	ldr	r1, [r7, #12]
 801eb68:	4613      	mov	r3, r2
 801eb6a:	00db      	lsls	r3, r3, #3
 801eb6c:	4413      	add	r3, r2
 801eb6e:	009b      	lsls	r3, r3, #2
 801eb70:	440b      	add	r3, r1
 801eb72:	3316      	adds	r3, #22
 801eb74:	781b      	ldrb	r3, [r3, #0]
 801eb76:	e00b      	b.n	801eb90 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801eb78:	78fb      	ldrb	r3, [r7, #3]
 801eb7a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801eb7e:	68f9      	ldr	r1, [r7, #12]
 801eb80:	4613      	mov	r3, r2
 801eb82:	00db      	lsls	r3, r3, #3
 801eb84:	4413      	add	r3, r2
 801eb86:	009b      	lsls	r3, r3, #2
 801eb88:	440b      	add	r3, r1
 801eb8a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 801eb8e:	781b      	ldrb	r3, [r3, #0]
  }
}
 801eb90:	4618      	mov	r0, r3
 801eb92:	3714      	adds	r7, #20
 801eb94:	46bd      	mov	sp, r7
 801eb96:	f85d 7b04 	ldr.w	r7, [sp], #4
 801eb9a:	4770      	bx	lr

0801eb9c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801eb9c:	b580      	push	{r7, lr}
 801eb9e:	b084      	sub	sp, #16
 801eba0:	af00      	add	r7, sp, #0
 801eba2:	6078      	str	r0, [r7, #4]
 801eba4:	460b      	mov	r3, r1
 801eba6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801eba8:	2300      	movs	r3, #0
 801ebaa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801ebac:	2300      	movs	r3, #0
 801ebae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801ebb0:	687b      	ldr	r3, [r7, #4]
 801ebb2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801ebb6:	78fa      	ldrb	r2, [r7, #3]
 801ebb8:	4611      	mov	r1, r2
 801ebba:	4618      	mov	r0, r3
 801ebbc:	f7f5 fe44 	bl	8014848 <HAL_PCD_SetAddress>
 801ebc0:	4603      	mov	r3, r0
 801ebc2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801ebc4:	7bfb      	ldrb	r3, [r7, #15]
 801ebc6:	4618      	mov	r0, r3
 801ebc8:	f000 f874 	bl	801ecb4 <USBD_Get_USB_Status>
 801ebcc:	4603      	mov	r3, r0
 801ebce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801ebd0:	7bbb      	ldrb	r3, [r7, #14]
}
 801ebd2:	4618      	mov	r0, r3
 801ebd4:	3710      	adds	r7, #16
 801ebd6:	46bd      	mov	sp, r7
 801ebd8:	bd80      	pop	{r7, pc}

0801ebda <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801ebda:	b580      	push	{r7, lr}
 801ebdc:	b086      	sub	sp, #24
 801ebde:	af00      	add	r7, sp, #0
 801ebe0:	60f8      	str	r0, [r7, #12]
 801ebe2:	607a      	str	r2, [r7, #4]
 801ebe4:	603b      	str	r3, [r7, #0]
 801ebe6:	460b      	mov	r3, r1
 801ebe8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801ebea:	2300      	movs	r3, #0
 801ebec:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801ebee:	2300      	movs	r3, #0
 801ebf0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801ebf2:	68fb      	ldr	r3, [r7, #12]
 801ebf4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801ebf8:	7af9      	ldrb	r1, [r7, #11]
 801ebfa:	683b      	ldr	r3, [r7, #0]
 801ebfc:	687a      	ldr	r2, [r7, #4]
 801ebfe:	f7f5 ff4c 	bl	8014a9a <HAL_PCD_EP_Transmit>
 801ec02:	4603      	mov	r3, r0
 801ec04:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801ec06:	7dfb      	ldrb	r3, [r7, #23]
 801ec08:	4618      	mov	r0, r3
 801ec0a:	f000 f853 	bl	801ecb4 <USBD_Get_USB_Status>
 801ec0e:	4603      	mov	r3, r0
 801ec10:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801ec12:	7dbb      	ldrb	r3, [r7, #22]
}
 801ec14:	4618      	mov	r0, r3
 801ec16:	3718      	adds	r7, #24
 801ec18:	46bd      	mov	sp, r7
 801ec1a:	bd80      	pop	{r7, pc}

0801ec1c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801ec1c:	b580      	push	{r7, lr}
 801ec1e:	b086      	sub	sp, #24
 801ec20:	af00      	add	r7, sp, #0
 801ec22:	60f8      	str	r0, [r7, #12]
 801ec24:	607a      	str	r2, [r7, #4]
 801ec26:	603b      	str	r3, [r7, #0]
 801ec28:	460b      	mov	r3, r1
 801ec2a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801ec2c:	2300      	movs	r3, #0
 801ec2e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801ec30:	2300      	movs	r3, #0
 801ec32:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801ec34:	68fb      	ldr	r3, [r7, #12]
 801ec36:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801ec3a:	7af9      	ldrb	r1, [r7, #11]
 801ec3c:	683b      	ldr	r3, [r7, #0]
 801ec3e:	687a      	ldr	r2, [r7, #4]
 801ec40:	f7f5 fed8 	bl	80149f4 <HAL_PCD_EP_Receive>
 801ec44:	4603      	mov	r3, r0
 801ec46:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801ec48:	7dfb      	ldrb	r3, [r7, #23]
 801ec4a:	4618      	mov	r0, r3
 801ec4c:	f000 f832 	bl	801ecb4 <USBD_Get_USB_Status>
 801ec50:	4603      	mov	r3, r0
 801ec52:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801ec54:	7dbb      	ldrb	r3, [r7, #22]
}
 801ec56:	4618      	mov	r0, r3
 801ec58:	3718      	adds	r7, #24
 801ec5a:	46bd      	mov	sp, r7
 801ec5c:	bd80      	pop	{r7, pc}

0801ec5e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801ec5e:	b580      	push	{r7, lr}
 801ec60:	b082      	sub	sp, #8
 801ec62:	af00      	add	r7, sp, #0
 801ec64:	6078      	str	r0, [r7, #4]
 801ec66:	460b      	mov	r3, r1
 801ec68:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801ec6a:	687b      	ldr	r3, [r7, #4]
 801ec6c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801ec70:	78fa      	ldrb	r2, [r7, #3]
 801ec72:	4611      	mov	r1, r2
 801ec74:	4618      	mov	r0, r3
 801ec76:	f7f5 fef8 	bl	8014a6a <HAL_PCD_EP_GetRxCount>
 801ec7a:	4603      	mov	r3, r0
}
 801ec7c:	4618      	mov	r0, r3
 801ec7e:	3708      	adds	r7, #8
 801ec80:	46bd      	mov	sp, r7
 801ec82:	bd80      	pop	{r7, pc}

0801ec84 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 801ec84:	b480      	push	{r7}
 801ec86:	b083      	sub	sp, #12
 801ec88:	af00      	add	r7, sp, #0
 801ec8a:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 801ec8c:	4b03      	ldr	r3, [pc, #12]	@ (801ec9c <USBD_static_malloc+0x18>)
}
 801ec8e:	4618      	mov	r0, r3
 801ec90:	370c      	adds	r7, #12
 801ec92:	46bd      	mov	sp, r7
 801ec94:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ec98:	4770      	bx	lr
 801ec9a:	bf00      	nop
 801ec9c:	2402ae0c 	.word	0x2402ae0c

0801eca0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 801eca0:	b480      	push	{r7}
 801eca2:	b083      	sub	sp, #12
 801eca4:	af00      	add	r7, sp, #0
 801eca6:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 801eca8:	bf00      	nop
 801ecaa:	370c      	adds	r7, #12
 801ecac:	46bd      	mov	sp, r7
 801ecae:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ecb2:	4770      	bx	lr

0801ecb4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801ecb4:	b480      	push	{r7}
 801ecb6:	b085      	sub	sp, #20
 801ecb8:	af00      	add	r7, sp, #0
 801ecba:	4603      	mov	r3, r0
 801ecbc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801ecbe:	2300      	movs	r3, #0
 801ecc0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801ecc2:	79fb      	ldrb	r3, [r7, #7]
 801ecc4:	2b03      	cmp	r3, #3
 801ecc6:	d817      	bhi.n	801ecf8 <USBD_Get_USB_Status+0x44>
 801ecc8:	a201      	add	r2, pc, #4	@ (adr r2, 801ecd0 <USBD_Get_USB_Status+0x1c>)
 801ecca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801ecce:	bf00      	nop
 801ecd0:	0801ece1 	.word	0x0801ece1
 801ecd4:	0801ece7 	.word	0x0801ece7
 801ecd8:	0801eced 	.word	0x0801eced
 801ecdc:	0801ecf3 	.word	0x0801ecf3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801ece0:	2300      	movs	r3, #0
 801ece2:	73fb      	strb	r3, [r7, #15]
    break;
 801ece4:	e00b      	b.n	801ecfe <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801ece6:	2303      	movs	r3, #3
 801ece8:	73fb      	strb	r3, [r7, #15]
    break;
 801ecea:	e008      	b.n	801ecfe <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801ecec:	2301      	movs	r3, #1
 801ecee:	73fb      	strb	r3, [r7, #15]
    break;
 801ecf0:	e005      	b.n	801ecfe <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801ecf2:	2303      	movs	r3, #3
 801ecf4:	73fb      	strb	r3, [r7, #15]
    break;
 801ecf6:	e002      	b.n	801ecfe <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 801ecf8:	2303      	movs	r3, #3
 801ecfa:	73fb      	strb	r3, [r7, #15]
    break;
 801ecfc:	bf00      	nop
  }
  return usb_status;
 801ecfe:	7bfb      	ldrb	r3, [r7, #15]
}
 801ed00:	4618      	mov	r0, r3
 801ed02:	3714      	adds	r7, #20
 801ed04:	46bd      	mov	sp, r7
 801ed06:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ed0a:	4770      	bx	lr

0801ed0c <__assert_func>:
 801ed0c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801ed0e:	4614      	mov	r4, r2
 801ed10:	461a      	mov	r2, r3
 801ed12:	4b09      	ldr	r3, [pc, #36]	@ (801ed38 <__assert_func+0x2c>)
 801ed14:	681b      	ldr	r3, [r3, #0]
 801ed16:	4605      	mov	r5, r0
 801ed18:	68d8      	ldr	r0, [r3, #12]
 801ed1a:	b14c      	cbz	r4, 801ed30 <__assert_func+0x24>
 801ed1c:	4b07      	ldr	r3, [pc, #28]	@ (801ed3c <__assert_func+0x30>)
 801ed1e:	9100      	str	r1, [sp, #0]
 801ed20:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801ed24:	4906      	ldr	r1, [pc, #24]	@ (801ed40 <__assert_func+0x34>)
 801ed26:	462b      	mov	r3, r5
 801ed28:	f000 fddc 	bl	801f8e4 <fiprintf>
 801ed2c:	f000 feeb 	bl	801fb06 <abort>
 801ed30:	4b04      	ldr	r3, [pc, #16]	@ (801ed44 <__assert_func+0x38>)
 801ed32:	461c      	mov	r4, r3
 801ed34:	e7f3      	b.n	801ed1e <__assert_func+0x12>
 801ed36:	bf00      	nop
 801ed38:	240002f4 	.word	0x240002f4
 801ed3c:	08022c54 	.word	0x08022c54
 801ed40:	08022c61 	.word	0x08022c61
 801ed44:	08022c8f 	.word	0x08022c8f

0801ed48 <malloc>:
 801ed48:	4b02      	ldr	r3, [pc, #8]	@ (801ed54 <malloc+0xc>)
 801ed4a:	4601      	mov	r1, r0
 801ed4c:	6818      	ldr	r0, [r3, #0]
 801ed4e:	f000 b82d 	b.w	801edac <_malloc_r>
 801ed52:	bf00      	nop
 801ed54:	240002f4 	.word	0x240002f4

0801ed58 <free>:
 801ed58:	4b02      	ldr	r3, [pc, #8]	@ (801ed64 <free+0xc>)
 801ed5a:	4601      	mov	r1, r0
 801ed5c:	6818      	ldr	r0, [r3, #0]
 801ed5e:	f001 bcc1 	b.w	80206e4 <_free_r>
 801ed62:	bf00      	nop
 801ed64:	240002f4 	.word	0x240002f4

0801ed68 <sbrk_aligned>:
 801ed68:	b570      	push	{r4, r5, r6, lr}
 801ed6a:	4e0f      	ldr	r6, [pc, #60]	@ (801eda8 <sbrk_aligned+0x40>)
 801ed6c:	460c      	mov	r4, r1
 801ed6e:	6831      	ldr	r1, [r6, #0]
 801ed70:	4605      	mov	r5, r0
 801ed72:	b911      	cbnz	r1, 801ed7a <sbrk_aligned+0x12>
 801ed74:	f000 fe6a 	bl	801fa4c <_sbrk_r>
 801ed78:	6030      	str	r0, [r6, #0]
 801ed7a:	4621      	mov	r1, r4
 801ed7c:	4628      	mov	r0, r5
 801ed7e:	f000 fe65 	bl	801fa4c <_sbrk_r>
 801ed82:	1c43      	adds	r3, r0, #1
 801ed84:	d103      	bne.n	801ed8e <sbrk_aligned+0x26>
 801ed86:	f04f 34ff 	mov.w	r4, #4294967295
 801ed8a:	4620      	mov	r0, r4
 801ed8c:	bd70      	pop	{r4, r5, r6, pc}
 801ed8e:	1cc4      	adds	r4, r0, #3
 801ed90:	f024 0403 	bic.w	r4, r4, #3
 801ed94:	42a0      	cmp	r0, r4
 801ed96:	d0f8      	beq.n	801ed8a <sbrk_aligned+0x22>
 801ed98:	1a21      	subs	r1, r4, r0
 801ed9a:	4628      	mov	r0, r5
 801ed9c:	f000 fe56 	bl	801fa4c <_sbrk_r>
 801eda0:	3001      	adds	r0, #1
 801eda2:	d1f2      	bne.n	801ed8a <sbrk_aligned+0x22>
 801eda4:	e7ef      	b.n	801ed86 <sbrk_aligned+0x1e>
 801eda6:	bf00      	nop
 801eda8:	2402b02c 	.word	0x2402b02c

0801edac <_malloc_r>:
 801edac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801edb0:	1ccd      	adds	r5, r1, #3
 801edb2:	f025 0503 	bic.w	r5, r5, #3
 801edb6:	3508      	adds	r5, #8
 801edb8:	2d0c      	cmp	r5, #12
 801edba:	bf38      	it	cc
 801edbc:	250c      	movcc	r5, #12
 801edbe:	2d00      	cmp	r5, #0
 801edc0:	4606      	mov	r6, r0
 801edc2:	db01      	blt.n	801edc8 <_malloc_r+0x1c>
 801edc4:	42a9      	cmp	r1, r5
 801edc6:	d904      	bls.n	801edd2 <_malloc_r+0x26>
 801edc8:	230c      	movs	r3, #12
 801edca:	6033      	str	r3, [r6, #0]
 801edcc:	2000      	movs	r0, #0
 801edce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801edd2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801eea8 <_malloc_r+0xfc>
 801edd6:	f000 f869 	bl	801eeac <__malloc_lock>
 801edda:	f8d8 3000 	ldr.w	r3, [r8]
 801edde:	461c      	mov	r4, r3
 801ede0:	bb44      	cbnz	r4, 801ee34 <_malloc_r+0x88>
 801ede2:	4629      	mov	r1, r5
 801ede4:	4630      	mov	r0, r6
 801ede6:	f7ff ffbf 	bl	801ed68 <sbrk_aligned>
 801edea:	1c43      	adds	r3, r0, #1
 801edec:	4604      	mov	r4, r0
 801edee:	d158      	bne.n	801eea2 <_malloc_r+0xf6>
 801edf0:	f8d8 4000 	ldr.w	r4, [r8]
 801edf4:	4627      	mov	r7, r4
 801edf6:	2f00      	cmp	r7, #0
 801edf8:	d143      	bne.n	801ee82 <_malloc_r+0xd6>
 801edfa:	2c00      	cmp	r4, #0
 801edfc:	d04b      	beq.n	801ee96 <_malloc_r+0xea>
 801edfe:	6823      	ldr	r3, [r4, #0]
 801ee00:	4639      	mov	r1, r7
 801ee02:	4630      	mov	r0, r6
 801ee04:	eb04 0903 	add.w	r9, r4, r3
 801ee08:	f000 fe20 	bl	801fa4c <_sbrk_r>
 801ee0c:	4581      	cmp	r9, r0
 801ee0e:	d142      	bne.n	801ee96 <_malloc_r+0xea>
 801ee10:	6821      	ldr	r1, [r4, #0]
 801ee12:	1a6d      	subs	r5, r5, r1
 801ee14:	4629      	mov	r1, r5
 801ee16:	4630      	mov	r0, r6
 801ee18:	f7ff ffa6 	bl	801ed68 <sbrk_aligned>
 801ee1c:	3001      	adds	r0, #1
 801ee1e:	d03a      	beq.n	801ee96 <_malloc_r+0xea>
 801ee20:	6823      	ldr	r3, [r4, #0]
 801ee22:	442b      	add	r3, r5
 801ee24:	6023      	str	r3, [r4, #0]
 801ee26:	f8d8 3000 	ldr.w	r3, [r8]
 801ee2a:	685a      	ldr	r2, [r3, #4]
 801ee2c:	bb62      	cbnz	r2, 801ee88 <_malloc_r+0xdc>
 801ee2e:	f8c8 7000 	str.w	r7, [r8]
 801ee32:	e00f      	b.n	801ee54 <_malloc_r+0xa8>
 801ee34:	6822      	ldr	r2, [r4, #0]
 801ee36:	1b52      	subs	r2, r2, r5
 801ee38:	d420      	bmi.n	801ee7c <_malloc_r+0xd0>
 801ee3a:	2a0b      	cmp	r2, #11
 801ee3c:	d917      	bls.n	801ee6e <_malloc_r+0xc2>
 801ee3e:	1961      	adds	r1, r4, r5
 801ee40:	42a3      	cmp	r3, r4
 801ee42:	6025      	str	r5, [r4, #0]
 801ee44:	bf18      	it	ne
 801ee46:	6059      	strne	r1, [r3, #4]
 801ee48:	6863      	ldr	r3, [r4, #4]
 801ee4a:	bf08      	it	eq
 801ee4c:	f8c8 1000 	streq.w	r1, [r8]
 801ee50:	5162      	str	r2, [r4, r5]
 801ee52:	604b      	str	r3, [r1, #4]
 801ee54:	4630      	mov	r0, r6
 801ee56:	f000 f82f 	bl	801eeb8 <__malloc_unlock>
 801ee5a:	f104 000b 	add.w	r0, r4, #11
 801ee5e:	1d23      	adds	r3, r4, #4
 801ee60:	f020 0007 	bic.w	r0, r0, #7
 801ee64:	1ac2      	subs	r2, r0, r3
 801ee66:	bf1c      	itt	ne
 801ee68:	1a1b      	subne	r3, r3, r0
 801ee6a:	50a3      	strne	r3, [r4, r2]
 801ee6c:	e7af      	b.n	801edce <_malloc_r+0x22>
 801ee6e:	6862      	ldr	r2, [r4, #4]
 801ee70:	42a3      	cmp	r3, r4
 801ee72:	bf0c      	ite	eq
 801ee74:	f8c8 2000 	streq.w	r2, [r8]
 801ee78:	605a      	strne	r2, [r3, #4]
 801ee7a:	e7eb      	b.n	801ee54 <_malloc_r+0xa8>
 801ee7c:	4623      	mov	r3, r4
 801ee7e:	6864      	ldr	r4, [r4, #4]
 801ee80:	e7ae      	b.n	801ede0 <_malloc_r+0x34>
 801ee82:	463c      	mov	r4, r7
 801ee84:	687f      	ldr	r7, [r7, #4]
 801ee86:	e7b6      	b.n	801edf6 <_malloc_r+0x4a>
 801ee88:	461a      	mov	r2, r3
 801ee8a:	685b      	ldr	r3, [r3, #4]
 801ee8c:	42a3      	cmp	r3, r4
 801ee8e:	d1fb      	bne.n	801ee88 <_malloc_r+0xdc>
 801ee90:	2300      	movs	r3, #0
 801ee92:	6053      	str	r3, [r2, #4]
 801ee94:	e7de      	b.n	801ee54 <_malloc_r+0xa8>
 801ee96:	230c      	movs	r3, #12
 801ee98:	6033      	str	r3, [r6, #0]
 801ee9a:	4630      	mov	r0, r6
 801ee9c:	f000 f80c 	bl	801eeb8 <__malloc_unlock>
 801eea0:	e794      	b.n	801edcc <_malloc_r+0x20>
 801eea2:	6005      	str	r5, [r0, #0]
 801eea4:	e7d6      	b.n	801ee54 <_malloc_r+0xa8>
 801eea6:	bf00      	nop
 801eea8:	2402b030 	.word	0x2402b030

0801eeac <__malloc_lock>:
 801eeac:	4801      	ldr	r0, [pc, #4]	@ (801eeb4 <__malloc_lock+0x8>)
 801eeae:	f000 be1a 	b.w	801fae6 <__retarget_lock_acquire_recursive>
 801eeb2:	bf00      	nop
 801eeb4:	2402b174 	.word	0x2402b174

0801eeb8 <__malloc_unlock>:
 801eeb8:	4801      	ldr	r0, [pc, #4]	@ (801eec0 <__malloc_unlock+0x8>)
 801eeba:	f000 be15 	b.w	801fae8 <__retarget_lock_release_recursive>
 801eebe:	bf00      	nop
 801eec0:	2402b174 	.word	0x2402b174

0801eec4 <realloc>:
 801eec4:	4b02      	ldr	r3, [pc, #8]	@ (801eed0 <realloc+0xc>)
 801eec6:	460a      	mov	r2, r1
 801eec8:	4601      	mov	r1, r0
 801eeca:	6818      	ldr	r0, [r3, #0]
 801eecc:	f000 b802 	b.w	801eed4 <_realloc_r>
 801eed0:	240002f4 	.word	0x240002f4

0801eed4 <_realloc_r>:
 801eed4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801eed8:	4607      	mov	r7, r0
 801eeda:	4614      	mov	r4, r2
 801eedc:	460d      	mov	r5, r1
 801eede:	b921      	cbnz	r1, 801eeea <_realloc_r+0x16>
 801eee0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801eee4:	4611      	mov	r1, r2
 801eee6:	f7ff bf61 	b.w	801edac <_malloc_r>
 801eeea:	b92a      	cbnz	r2, 801eef8 <_realloc_r+0x24>
 801eeec:	f001 fbfa 	bl	80206e4 <_free_r>
 801eef0:	4625      	mov	r5, r4
 801eef2:	4628      	mov	r0, r5
 801eef4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801eef8:	f001 ffb8 	bl	8020e6c <_malloc_usable_size_r>
 801eefc:	4284      	cmp	r4, r0
 801eefe:	4606      	mov	r6, r0
 801ef00:	d802      	bhi.n	801ef08 <_realloc_r+0x34>
 801ef02:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801ef06:	d8f4      	bhi.n	801eef2 <_realloc_r+0x1e>
 801ef08:	4621      	mov	r1, r4
 801ef0a:	4638      	mov	r0, r7
 801ef0c:	f7ff ff4e 	bl	801edac <_malloc_r>
 801ef10:	4680      	mov	r8, r0
 801ef12:	b908      	cbnz	r0, 801ef18 <_realloc_r+0x44>
 801ef14:	4645      	mov	r5, r8
 801ef16:	e7ec      	b.n	801eef2 <_realloc_r+0x1e>
 801ef18:	42b4      	cmp	r4, r6
 801ef1a:	4622      	mov	r2, r4
 801ef1c:	4629      	mov	r1, r5
 801ef1e:	bf28      	it	cs
 801ef20:	4632      	movcs	r2, r6
 801ef22:	f000 fde2 	bl	801faea <memcpy>
 801ef26:	4629      	mov	r1, r5
 801ef28:	4638      	mov	r0, r7
 801ef2a:	f001 fbdb 	bl	80206e4 <_free_r>
 801ef2e:	e7f1      	b.n	801ef14 <_realloc_r+0x40>

0801ef30 <__cvt>:
 801ef30:	b5f0      	push	{r4, r5, r6, r7, lr}
 801ef32:	ed2d 8b02 	vpush	{d8}
 801ef36:	eeb0 8b40 	vmov.f64	d8, d0
 801ef3a:	b085      	sub	sp, #20
 801ef3c:	4617      	mov	r7, r2
 801ef3e:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 801ef40:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801ef42:	ee18 2a90 	vmov	r2, s17
 801ef46:	f025 0520 	bic.w	r5, r5, #32
 801ef4a:	2a00      	cmp	r2, #0
 801ef4c:	bfb6      	itet	lt
 801ef4e:	222d      	movlt	r2, #45	@ 0x2d
 801ef50:	2200      	movge	r2, #0
 801ef52:	eeb1 8b40 	vneglt.f64	d8, d0
 801ef56:	2d46      	cmp	r5, #70	@ 0x46
 801ef58:	460c      	mov	r4, r1
 801ef5a:	701a      	strb	r2, [r3, #0]
 801ef5c:	d004      	beq.n	801ef68 <__cvt+0x38>
 801ef5e:	2d45      	cmp	r5, #69	@ 0x45
 801ef60:	d100      	bne.n	801ef64 <__cvt+0x34>
 801ef62:	3401      	adds	r4, #1
 801ef64:	2102      	movs	r1, #2
 801ef66:	e000      	b.n	801ef6a <__cvt+0x3a>
 801ef68:	2103      	movs	r1, #3
 801ef6a:	ab03      	add	r3, sp, #12
 801ef6c:	9301      	str	r3, [sp, #4]
 801ef6e:	ab02      	add	r3, sp, #8
 801ef70:	9300      	str	r3, [sp, #0]
 801ef72:	4622      	mov	r2, r4
 801ef74:	4633      	mov	r3, r6
 801ef76:	eeb0 0b48 	vmov.f64	d0, d8
 801ef7a:	f000 fe55 	bl	801fc28 <_dtoa_r>
 801ef7e:	2d47      	cmp	r5, #71	@ 0x47
 801ef80:	d114      	bne.n	801efac <__cvt+0x7c>
 801ef82:	07fb      	lsls	r3, r7, #31
 801ef84:	d50a      	bpl.n	801ef9c <__cvt+0x6c>
 801ef86:	1902      	adds	r2, r0, r4
 801ef88:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801ef8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ef90:	bf08      	it	eq
 801ef92:	9203      	streq	r2, [sp, #12]
 801ef94:	2130      	movs	r1, #48	@ 0x30
 801ef96:	9b03      	ldr	r3, [sp, #12]
 801ef98:	4293      	cmp	r3, r2
 801ef9a:	d319      	bcc.n	801efd0 <__cvt+0xa0>
 801ef9c:	9b03      	ldr	r3, [sp, #12]
 801ef9e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801efa0:	1a1b      	subs	r3, r3, r0
 801efa2:	6013      	str	r3, [r2, #0]
 801efa4:	b005      	add	sp, #20
 801efa6:	ecbd 8b02 	vpop	{d8}
 801efaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801efac:	2d46      	cmp	r5, #70	@ 0x46
 801efae:	eb00 0204 	add.w	r2, r0, r4
 801efb2:	d1e9      	bne.n	801ef88 <__cvt+0x58>
 801efb4:	7803      	ldrb	r3, [r0, #0]
 801efb6:	2b30      	cmp	r3, #48	@ 0x30
 801efb8:	d107      	bne.n	801efca <__cvt+0x9a>
 801efba:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801efbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801efc2:	bf1c      	itt	ne
 801efc4:	f1c4 0401 	rsbne	r4, r4, #1
 801efc8:	6034      	strne	r4, [r6, #0]
 801efca:	6833      	ldr	r3, [r6, #0]
 801efcc:	441a      	add	r2, r3
 801efce:	e7db      	b.n	801ef88 <__cvt+0x58>
 801efd0:	1c5c      	adds	r4, r3, #1
 801efd2:	9403      	str	r4, [sp, #12]
 801efd4:	7019      	strb	r1, [r3, #0]
 801efd6:	e7de      	b.n	801ef96 <__cvt+0x66>

0801efd8 <__exponent>:
 801efd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801efda:	2900      	cmp	r1, #0
 801efdc:	bfba      	itte	lt
 801efde:	4249      	neglt	r1, r1
 801efe0:	232d      	movlt	r3, #45	@ 0x2d
 801efe2:	232b      	movge	r3, #43	@ 0x2b
 801efe4:	2909      	cmp	r1, #9
 801efe6:	7002      	strb	r2, [r0, #0]
 801efe8:	7043      	strb	r3, [r0, #1]
 801efea:	dd29      	ble.n	801f040 <__exponent+0x68>
 801efec:	f10d 0307 	add.w	r3, sp, #7
 801eff0:	461d      	mov	r5, r3
 801eff2:	270a      	movs	r7, #10
 801eff4:	461a      	mov	r2, r3
 801eff6:	fbb1 f6f7 	udiv	r6, r1, r7
 801effa:	fb07 1416 	mls	r4, r7, r6, r1
 801effe:	3430      	adds	r4, #48	@ 0x30
 801f000:	f802 4c01 	strb.w	r4, [r2, #-1]
 801f004:	460c      	mov	r4, r1
 801f006:	2c63      	cmp	r4, #99	@ 0x63
 801f008:	f103 33ff 	add.w	r3, r3, #4294967295
 801f00c:	4631      	mov	r1, r6
 801f00e:	dcf1      	bgt.n	801eff4 <__exponent+0x1c>
 801f010:	3130      	adds	r1, #48	@ 0x30
 801f012:	1e94      	subs	r4, r2, #2
 801f014:	f803 1c01 	strb.w	r1, [r3, #-1]
 801f018:	1c41      	adds	r1, r0, #1
 801f01a:	4623      	mov	r3, r4
 801f01c:	42ab      	cmp	r3, r5
 801f01e:	d30a      	bcc.n	801f036 <__exponent+0x5e>
 801f020:	f10d 0309 	add.w	r3, sp, #9
 801f024:	1a9b      	subs	r3, r3, r2
 801f026:	42ac      	cmp	r4, r5
 801f028:	bf88      	it	hi
 801f02a:	2300      	movhi	r3, #0
 801f02c:	3302      	adds	r3, #2
 801f02e:	4403      	add	r3, r0
 801f030:	1a18      	subs	r0, r3, r0
 801f032:	b003      	add	sp, #12
 801f034:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801f036:	f813 6b01 	ldrb.w	r6, [r3], #1
 801f03a:	f801 6f01 	strb.w	r6, [r1, #1]!
 801f03e:	e7ed      	b.n	801f01c <__exponent+0x44>
 801f040:	2330      	movs	r3, #48	@ 0x30
 801f042:	3130      	adds	r1, #48	@ 0x30
 801f044:	7083      	strb	r3, [r0, #2]
 801f046:	70c1      	strb	r1, [r0, #3]
 801f048:	1d03      	adds	r3, r0, #4
 801f04a:	e7f1      	b.n	801f030 <__exponent+0x58>
 801f04c:	0000      	movs	r0, r0
	...

0801f050 <_printf_float>:
 801f050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f054:	b08d      	sub	sp, #52	@ 0x34
 801f056:	460c      	mov	r4, r1
 801f058:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801f05c:	4616      	mov	r6, r2
 801f05e:	461f      	mov	r7, r3
 801f060:	4605      	mov	r5, r0
 801f062:	f000 fcbb 	bl	801f9dc <_localeconv_r>
 801f066:	f8d0 b000 	ldr.w	fp, [r0]
 801f06a:	4658      	mov	r0, fp
 801f06c:	f7e1 f988 	bl	8000380 <strlen>
 801f070:	2300      	movs	r3, #0
 801f072:	930a      	str	r3, [sp, #40]	@ 0x28
 801f074:	f8d8 3000 	ldr.w	r3, [r8]
 801f078:	f894 9018 	ldrb.w	r9, [r4, #24]
 801f07c:	6822      	ldr	r2, [r4, #0]
 801f07e:	9005      	str	r0, [sp, #20]
 801f080:	3307      	adds	r3, #7
 801f082:	f023 0307 	bic.w	r3, r3, #7
 801f086:	f103 0108 	add.w	r1, r3, #8
 801f08a:	f8c8 1000 	str.w	r1, [r8]
 801f08e:	ed93 0b00 	vldr	d0, [r3]
 801f092:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 801f2f0 <_printf_float+0x2a0>
 801f096:	eeb0 7bc0 	vabs.f64	d7, d0
 801f09a:	eeb4 7b46 	vcmp.f64	d7, d6
 801f09e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f0a2:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 801f0a6:	dd24      	ble.n	801f0f2 <_printf_float+0xa2>
 801f0a8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801f0ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f0b0:	d502      	bpl.n	801f0b8 <_printf_float+0x68>
 801f0b2:	232d      	movs	r3, #45	@ 0x2d
 801f0b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801f0b8:	498f      	ldr	r1, [pc, #572]	@ (801f2f8 <_printf_float+0x2a8>)
 801f0ba:	4b90      	ldr	r3, [pc, #576]	@ (801f2fc <_printf_float+0x2ac>)
 801f0bc:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 801f0c0:	bf8c      	ite	hi
 801f0c2:	4688      	movhi	r8, r1
 801f0c4:	4698      	movls	r8, r3
 801f0c6:	f022 0204 	bic.w	r2, r2, #4
 801f0ca:	2303      	movs	r3, #3
 801f0cc:	6123      	str	r3, [r4, #16]
 801f0ce:	6022      	str	r2, [r4, #0]
 801f0d0:	f04f 0a00 	mov.w	sl, #0
 801f0d4:	9700      	str	r7, [sp, #0]
 801f0d6:	4633      	mov	r3, r6
 801f0d8:	aa0b      	add	r2, sp, #44	@ 0x2c
 801f0da:	4621      	mov	r1, r4
 801f0dc:	4628      	mov	r0, r5
 801f0de:	f000 f9d1 	bl	801f484 <_printf_common>
 801f0e2:	3001      	adds	r0, #1
 801f0e4:	f040 8089 	bne.w	801f1fa <_printf_float+0x1aa>
 801f0e8:	f04f 30ff 	mov.w	r0, #4294967295
 801f0ec:	b00d      	add	sp, #52	@ 0x34
 801f0ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f0f2:	eeb4 0b40 	vcmp.f64	d0, d0
 801f0f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f0fa:	d709      	bvc.n	801f110 <_printf_float+0xc0>
 801f0fc:	ee10 3a90 	vmov	r3, s1
 801f100:	2b00      	cmp	r3, #0
 801f102:	bfbc      	itt	lt
 801f104:	232d      	movlt	r3, #45	@ 0x2d
 801f106:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801f10a:	497d      	ldr	r1, [pc, #500]	@ (801f300 <_printf_float+0x2b0>)
 801f10c:	4b7d      	ldr	r3, [pc, #500]	@ (801f304 <_printf_float+0x2b4>)
 801f10e:	e7d5      	b.n	801f0bc <_printf_float+0x6c>
 801f110:	6863      	ldr	r3, [r4, #4]
 801f112:	1c59      	adds	r1, r3, #1
 801f114:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 801f118:	d139      	bne.n	801f18e <_printf_float+0x13e>
 801f11a:	2306      	movs	r3, #6
 801f11c:	6063      	str	r3, [r4, #4]
 801f11e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801f122:	2300      	movs	r3, #0
 801f124:	6022      	str	r2, [r4, #0]
 801f126:	9303      	str	r3, [sp, #12]
 801f128:	ab0a      	add	r3, sp, #40	@ 0x28
 801f12a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801f12e:	ab09      	add	r3, sp, #36	@ 0x24
 801f130:	9300      	str	r3, [sp, #0]
 801f132:	6861      	ldr	r1, [r4, #4]
 801f134:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801f138:	4628      	mov	r0, r5
 801f13a:	f7ff fef9 	bl	801ef30 <__cvt>
 801f13e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801f142:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801f144:	4680      	mov	r8, r0
 801f146:	d129      	bne.n	801f19c <_printf_float+0x14c>
 801f148:	1cc8      	adds	r0, r1, #3
 801f14a:	db02      	blt.n	801f152 <_printf_float+0x102>
 801f14c:	6863      	ldr	r3, [r4, #4]
 801f14e:	4299      	cmp	r1, r3
 801f150:	dd41      	ble.n	801f1d6 <_printf_float+0x186>
 801f152:	f1a9 0902 	sub.w	r9, r9, #2
 801f156:	fa5f f989 	uxtb.w	r9, r9
 801f15a:	3901      	subs	r1, #1
 801f15c:	464a      	mov	r2, r9
 801f15e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801f162:	9109      	str	r1, [sp, #36]	@ 0x24
 801f164:	f7ff ff38 	bl	801efd8 <__exponent>
 801f168:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801f16a:	1813      	adds	r3, r2, r0
 801f16c:	2a01      	cmp	r2, #1
 801f16e:	4682      	mov	sl, r0
 801f170:	6123      	str	r3, [r4, #16]
 801f172:	dc02      	bgt.n	801f17a <_printf_float+0x12a>
 801f174:	6822      	ldr	r2, [r4, #0]
 801f176:	07d2      	lsls	r2, r2, #31
 801f178:	d501      	bpl.n	801f17e <_printf_float+0x12e>
 801f17a:	3301      	adds	r3, #1
 801f17c:	6123      	str	r3, [r4, #16]
 801f17e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801f182:	2b00      	cmp	r3, #0
 801f184:	d0a6      	beq.n	801f0d4 <_printf_float+0x84>
 801f186:	232d      	movs	r3, #45	@ 0x2d
 801f188:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801f18c:	e7a2      	b.n	801f0d4 <_printf_float+0x84>
 801f18e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801f192:	d1c4      	bne.n	801f11e <_printf_float+0xce>
 801f194:	2b00      	cmp	r3, #0
 801f196:	d1c2      	bne.n	801f11e <_printf_float+0xce>
 801f198:	2301      	movs	r3, #1
 801f19a:	e7bf      	b.n	801f11c <_printf_float+0xcc>
 801f19c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801f1a0:	d9db      	bls.n	801f15a <_printf_float+0x10a>
 801f1a2:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 801f1a6:	d118      	bne.n	801f1da <_printf_float+0x18a>
 801f1a8:	2900      	cmp	r1, #0
 801f1aa:	6863      	ldr	r3, [r4, #4]
 801f1ac:	dd0b      	ble.n	801f1c6 <_printf_float+0x176>
 801f1ae:	6121      	str	r1, [r4, #16]
 801f1b0:	b913      	cbnz	r3, 801f1b8 <_printf_float+0x168>
 801f1b2:	6822      	ldr	r2, [r4, #0]
 801f1b4:	07d0      	lsls	r0, r2, #31
 801f1b6:	d502      	bpl.n	801f1be <_printf_float+0x16e>
 801f1b8:	3301      	adds	r3, #1
 801f1ba:	440b      	add	r3, r1
 801f1bc:	6123      	str	r3, [r4, #16]
 801f1be:	65a1      	str	r1, [r4, #88]	@ 0x58
 801f1c0:	f04f 0a00 	mov.w	sl, #0
 801f1c4:	e7db      	b.n	801f17e <_printf_float+0x12e>
 801f1c6:	b913      	cbnz	r3, 801f1ce <_printf_float+0x17e>
 801f1c8:	6822      	ldr	r2, [r4, #0]
 801f1ca:	07d2      	lsls	r2, r2, #31
 801f1cc:	d501      	bpl.n	801f1d2 <_printf_float+0x182>
 801f1ce:	3302      	adds	r3, #2
 801f1d0:	e7f4      	b.n	801f1bc <_printf_float+0x16c>
 801f1d2:	2301      	movs	r3, #1
 801f1d4:	e7f2      	b.n	801f1bc <_printf_float+0x16c>
 801f1d6:	f04f 0967 	mov.w	r9, #103	@ 0x67
 801f1da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801f1dc:	4299      	cmp	r1, r3
 801f1de:	db05      	blt.n	801f1ec <_printf_float+0x19c>
 801f1e0:	6823      	ldr	r3, [r4, #0]
 801f1e2:	6121      	str	r1, [r4, #16]
 801f1e4:	07d8      	lsls	r0, r3, #31
 801f1e6:	d5ea      	bpl.n	801f1be <_printf_float+0x16e>
 801f1e8:	1c4b      	adds	r3, r1, #1
 801f1ea:	e7e7      	b.n	801f1bc <_printf_float+0x16c>
 801f1ec:	2900      	cmp	r1, #0
 801f1ee:	bfd4      	ite	le
 801f1f0:	f1c1 0202 	rsble	r2, r1, #2
 801f1f4:	2201      	movgt	r2, #1
 801f1f6:	4413      	add	r3, r2
 801f1f8:	e7e0      	b.n	801f1bc <_printf_float+0x16c>
 801f1fa:	6823      	ldr	r3, [r4, #0]
 801f1fc:	055a      	lsls	r2, r3, #21
 801f1fe:	d407      	bmi.n	801f210 <_printf_float+0x1c0>
 801f200:	6923      	ldr	r3, [r4, #16]
 801f202:	4642      	mov	r2, r8
 801f204:	4631      	mov	r1, r6
 801f206:	4628      	mov	r0, r5
 801f208:	47b8      	blx	r7
 801f20a:	3001      	adds	r0, #1
 801f20c:	d12a      	bne.n	801f264 <_printf_float+0x214>
 801f20e:	e76b      	b.n	801f0e8 <_printf_float+0x98>
 801f210:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801f214:	f240 80e0 	bls.w	801f3d8 <_printf_float+0x388>
 801f218:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801f21c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801f220:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f224:	d133      	bne.n	801f28e <_printf_float+0x23e>
 801f226:	4a38      	ldr	r2, [pc, #224]	@ (801f308 <_printf_float+0x2b8>)
 801f228:	2301      	movs	r3, #1
 801f22a:	4631      	mov	r1, r6
 801f22c:	4628      	mov	r0, r5
 801f22e:	47b8      	blx	r7
 801f230:	3001      	adds	r0, #1
 801f232:	f43f af59 	beq.w	801f0e8 <_printf_float+0x98>
 801f236:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801f23a:	4543      	cmp	r3, r8
 801f23c:	db02      	blt.n	801f244 <_printf_float+0x1f4>
 801f23e:	6823      	ldr	r3, [r4, #0]
 801f240:	07d8      	lsls	r0, r3, #31
 801f242:	d50f      	bpl.n	801f264 <_printf_float+0x214>
 801f244:	9b05      	ldr	r3, [sp, #20]
 801f246:	465a      	mov	r2, fp
 801f248:	4631      	mov	r1, r6
 801f24a:	4628      	mov	r0, r5
 801f24c:	47b8      	blx	r7
 801f24e:	3001      	adds	r0, #1
 801f250:	f43f af4a 	beq.w	801f0e8 <_printf_float+0x98>
 801f254:	f04f 0900 	mov.w	r9, #0
 801f258:	f108 38ff 	add.w	r8, r8, #4294967295
 801f25c:	f104 0a1a 	add.w	sl, r4, #26
 801f260:	45c8      	cmp	r8, r9
 801f262:	dc09      	bgt.n	801f278 <_printf_float+0x228>
 801f264:	6823      	ldr	r3, [r4, #0]
 801f266:	079b      	lsls	r3, r3, #30
 801f268:	f100 8107 	bmi.w	801f47a <_printf_float+0x42a>
 801f26c:	68e0      	ldr	r0, [r4, #12]
 801f26e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801f270:	4298      	cmp	r0, r3
 801f272:	bfb8      	it	lt
 801f274:	4618      	movlt	r0, r3
 801f276:	e739      	b.n	801f0ec <_printf_float+0x9c>
 801f278:	2301      	movs	r3, #1
 801f27a:	4652      	mov	r2, sl
 801f27c:	4631      	mov	r1, r6
 801f27e:	4628      	mov	r0, r5
 801f280:	47b8      	blx	r7
 801f282:	3001      	adds	r0, #1
 801f284:	f43f af30 	beq.w	801f0e8 <_printf_float+0x98>
 801f288:	f109 0901 	add.w	r9, r9, #1
 801f28c:	e7e8      	b.n	801f260 <_printf_float+0x210>
 801f28e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f290:	2b00      	cmp	r3, #0
 801f292:	dc3b      	bgt.n	801f30c <_printf_float+0x2bc>
 801f294:	4a1c      	ldr	r2, [pc, #112]	@ (801f308 <_printf_float+0x2b8>)
 801f296:	2301      	movs	r3, #1
 801f298:	4631      	mov	r1, r6
 801f29a:	4628      	mov	r0, r5
 801f29c:	47b8      	blx	r7
 801f29e:	3001      	adds	r0, #1
 801f2a0:	f43f af22 	beq.w	801f0e8 <_printf_float+0x98>
 801f2a4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 801f2a8:	ea59 0303 	orrs.w	r3, r9, r3
 801f2ac:	d102      	bne.n	801f2b4 <_printf_float+0x264>
 801f2ae:	6823      	ldr	r3, [r4, #0]
 801f2b0:	07d9      	lsls	r1, r3, #31
 801f2b2:	d5d7      	bpl.n	801f264 <_printf_float+0x214>
 801f2b4:	9b05      	ldr	r3, [sp, #20]
 801f2b6:	465a      	mov	r2, fp
 801f2b8:	4631      	mov	r1, r6
 801f2ba:	4628      	mov	r0, r5
 801f2bc:	47b8      	blx	r7
 801f2be:	3001      	adds	r0, #1
 801f2c0:	f43f af12 	beq.w	801f0e8 <_printf_float+0x98>
 801f2c4:	f04f 0a00 	mov.w	sl, #0
 801f2c8:	f104 0b1a 	add.w	fp, r4, #26
 801f2cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f2ce:	425b      	negs	r3, r3
 801f2d0:	4553      	cmp	r3, sl
 801f2d2:	dc01      	bgt.n	801f2d8 <_printf_float+0x288>
 801f2d4:	464b      	mov	r3, r9
 801f2d6:	e794      	b.n	801f202 <_printf_float+0x1b2>
 801f2d8:	2301      	movs	r3, #1
 801f2da:	465a      	mov	r2, fp
 801f2dc:	4631      	mov	r1, r6
 801f2de:	4628      	mov	r0, r5
 801f2e0:	47b8      	blx	r7
 801f2e2:	3001      	adds	r0, #1
 801f2e4:	f43f af00 	beq.w	801f0e8 <_printf_float+0x98>
 801f2e8:	f10a 0a01 	add.w	sl, sl, #1
 801f2ec:	e7ee      	b.n	801f2cc <_printf_float+0x27c>
 801f2ee:	bf00      	nop
 801f2f0:	ffffffff 	.word	0xffffffff
 801f2f4:	7fefffff 	.word	0x7fefffff
 801f2f8:	08022c94 	.word	0x08022c94
 801f2fc:	08022c90 	.word	0x08022c90
 801f300:	08022c9c 	.word	0x08022c9c
 801f304:	08022c98 	.word	0x08022c98
 801f308:	08022ca0 	.word	0x08022ca0
 801f30c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801f30e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801f312:	4553      	cmp	r3, sl
 801f314:	bfa8      	it	ge
 801f316:	4653      	movge	r3, sl
 801f318:	2b00      	cmp	r3, #0
 801f31a:	4699      	mov	r9, r3
 801f31c:	dc37      	bgt.n	801f38e <_printf_float+0x33e>
 801f31e:	2300      	movs	r3, #0
 801f320:	9307      	str	r3, [sp, #28]
 801f322:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801f326:	f104 021a 	add.w	r2, r4, #26
 801f32a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801f32c:	9907      	ldr	r1, [sp, #28]
 801f32e:	9306      	str	r3, [sp, #24]
 801f330:	eba3 0309 	sub.w	r3, r3, r9
 801f334:	428b      	cmp	r3, r1
 801f336:	dc31      	bgt.n	801f39c <_printf_float+0x34c>
 801f338:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f33a:	459a      	cmp	sl, r3
 801f33c:	dc3b      	bgt.n	801f3b6 <_printf_float+0x366>
 801f33e:	6823      	ldr	r3, [r4, #0]
 801f340:	07da      	lsls	r2, r3, #31
 801f342:	d438      	bmi.n	801f3b6 <_printf_float+0x366>
 801f344:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f346:	ebaa 0903 	sub.w	r9, sl, r3
 801f34a:	9b06      	ldr	r3, [sp, #24]
 801f34c:	ebaa 0303 	sub.w	r3, sl, r3
 801f350:	4599      	cmp	r9, r3
 801f352:	bfa8      	it	ge
 801f354:	4699      	movge	r9, r3
 801f356:	f1b9 0f00 	cmp.w	r9, #0
 801f35a:	dc34      	bgt.n	801f3c6 <_printf_float+0x376>
 801f35c:	f04f 0800 	mov.w	r8, #0
 801f360:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801f364:	f104 0b1a 	add.w	fp, r4, #26
 801f368:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f36a:	ebaa 0303 	sub.w	r3, sl, r3
 801f36e:	eba3 0309 	sub.w	r3, r3, r9
 801f372:	4543      	cmp	r3, r8
 801f374:	f77f af76 	ble.w	801f264 <_printf_float+0x214>
 801f378:	2301      	movs	r3, #1
 801f37a:	465a      	mov	r2, fp
 801f37c:	4631      	mov	r1, r6
 801f37e:	4628      	mov	r0, r5
 801f380:	47b8      	blx	r7
 801f382:	3001      	adds	r0, #1
 801f384:	f43f aeb0 	beq.w	801f0e8 <_printf_float+0x98>
 801f388:	f108 0801 	add.w	r8, r8, #1
 801f38c:	e7ec      	b.n	801f368 <_printf_float+0x318>
 801f38e:	4642      	mov	r2, r8
 801f390:	4631      	mov	r1, r6
 801f392:	4628      	mov	r0, r5
 801f394:	47b8      	blx	r7
 801f396:	3001      	adds	r0, #1
 801f398:	d1c1      	bne.n	801f31e <_printf_float+0x2ce>
 801f39a:	e6a5      	b.n	801f0e8 <_printf_float+0x98>
 801f39c:	2301      	movs	r3, #1
 801f39e:	4631      	mov	r1, r6
 801f3a0:	4628      	mov	r0, r5
 801f3a2:	9206      	str	r2, [sp, #24]
 801f3a4:	47b8      	blx	r7
 801f3a6:	3001      	adds	r0, #1
 801f3a8:	f43f ae9e 	beq.w	801f0e8 <_printf_float+0x98>
 801f3ac:	9b07      	ldr	r3, [sp, #28]
 801f3ae:	9a06      	ldr	r2, [sp, #24]
 801f3b0:	3301      	adds	r3, #1
 801f3b2:	9307      	str	r3, [sp, #28]
 801f3b4:	e7b9      	b.n	801f32a <_printf_float+0x2da>
 801f3b6:	9b05      	ldr	r3, [sp, #20]
 801f3b8:	465a      	mov	r2, fp
 801f3ba:	4631      	mov	r1, r6
 801f3bc:	4628      	mov	r0, r5
 801f3be:	47b8      	blx	r7
 801f3c0:	3001      	adds	r0, #1
 801f3c2:	d1bf      	bne.n	801f344 <_printf_float+0x2f4>
 801f3c4:	e690      	b.n	801f0e8 <_printf_float+0x98>
 801f3c6:	9a06      	ldr	r2, [sp, #24]
 801f3c8:	464b      	mov	r3, r9
 801f3ca:	4442      	add	r2, r8
 801f3cc:	4631      	mov	r1, r6
 801f3ce:	4628      	mov	r0, r5
 801f3d0:	47b8      	blx	r7
 801f3d2:	3001      	adds	r0, #1
 801f3d4:	d1c2      	bne.n	801f35c <_printf_float+0x30c>
 801f3d6:	e687      	b.n	801f0e8 <_printf_float+0x98>
 801f3d8:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 801f3dc:	f1b9 0f01 	cmp.w	r9, #1
 801f3e0:	dc01      	bgt.n	801f3e6 <_printf_float+0x396>
 801f3e2:	07db      	lsls	r3, r3, #31
 801f3e4:	d536      	bpl.n	801f454 <_printf_float+0x404>
 801f3e6:	2301      	movs	r3, #1
 801f3e8:	4642      	mov	r2, r8
 801f3ea:	4631      	mov	r1, r6
 801f3ec:	4628      	mov	r0, r5
 801f3ee:	47b8      	blx	r7
 801f3f0:	3001      	adds	r0, #1
 801f3f2:	f43f ae79 	beq.w	801f0e8 <_printf_float+0x98>
 801f3f6:	9b05      	ldr	r3, [sp, #20]
 801f3f8:	465a      	mov	r2, fp
 801f3fa:	4631      	mov	r1, r6
 801f3fc:	4628      	mov	r0, r5
 801f3fe:	47b8      	blx	r7
 801f400:	3001      	adds	r0, #1
 801f402:	f43f ae71 	beq.w	801f0e8 <_printf_float+0x98>
 801f406:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801f40a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801f40e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f412:	f109 39ff 	add.w	r9, r9, #4294967295
 801f416:	d018      	beq.n	801f44a <_printf_float+0x3fa>
 801f418:	464b      	mov	r3, r9
 801f41a:	f108 0201 	add.w	r2, r8, #1
 801f41e:	4631      	mov	r1, r6
 801f420:	4628      	mov	r0, r5
 801f422:	47b8      	blx	r7
 801f424:	3001      	adds	r0, #1
 801f426:	d10c      	bne.n	801f442 <_printf_float+0x3f2>
 801f428:	e65e      	b.n	801f0e8 <_printf_float+0x98>
 801f42a:	2301      	movs	r3, #1
 801f42c:	465a      	mov	r2, fp
 801f42e:	4631      	mov	r1, r6
 801f430:	4628      	mov	r0, r5
 801f432:	47b8      	blx	r7
 801f434:	3001      	adds	r0, #1
 801f436:	f43f ae57 	beq.w	801f0e8 <_printf_float+0x98>
 801f43a:	f108 0801 	add.w	r8, r8, #1
 801f43e:	45c8      	cmp	r8, r9
 801f440:	dbf3      	blt.n	801f42a <_printf_float+0x3da>
 801f442:	4653      	mov	r3, sl
 801f444:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801f448:	e6dc      	b.n	801f204 <_printf_float+0x1b4>
 801f44a:	f04f 0800 	mov.w	r8, #0
 801f44e:	f104 0b1a 	add.w	fp, r4, #26
 801f452:	e7f4      	b.n	801f43e <_printf_float+0x3ee>
 801f454:	2301      	movs	r3, #1
 801f456:	4642      	mov	r2, r8
 801f458:	e7e1      	b.n	801f41e <_printf_float+0x3ce>
 801f45a:	2301      	movs	r3, #1
 801f45c:	464a      	mov	r2, r9
 801f45e:	4631      	mov	r1, r6
 801f460:	4628      	mov	r0, r5
 801f462:	47b8      	blx	r7
 801f464:	3001      	adds	r0, #1
 801f466:	f43f ae3f 	beq.w	801f0e8 <_printf_float+0x98>
 801f46a:	f108 0801 	add.w	r8, r8, #1
 801f46e:	68e3      	ldr	r3, [r4, #12]
 801f470:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801f472:	1a5b      	subs	r3, r3, r1
 801f474:	4543      	cmp	r3, r8
 801f476:	dcf0      	bgt.n	801f45a <_printf_float+0x40a>
 801f478:	e6f8      	b.n	801f26c <_printf_float+0x21c>
 801f47a:	f04f 0800 	mov.w	r8, #0
 801f47e:	f104 0919 	add.w	r9, r4, #25
 801f482:	e7f4      	b.n	801f46e <_printf_float+0x41e>

0801f484 <_printf_common>:
 801f484:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801f488:	4616      	mov	r6, r2
 801f48a:	4698      	mov	r8, r3
 801f48c:	688a      	ldr	r2, [r1, #8]
 801f48e:	690b      	ldr	r3, [r1, #16]
 801f490:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801f494:	4293      	cmp	r3, r2
 801f496:	bfb8      	it	lt
 801f498:	4613      	movlt	r3, r2
 801f49a:	6033      	str	r3, [r6, #0]
 801f49c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801f4a0:	4607      	mov	r7, r0
 801f4a2:	460c      	mov	r4, r1
 801f4a4:	b10a      	cbz	r2, 801f4aa <_printf_common+0x26>
 801f4a6:	3301      	adds	r3, #1
 801f4a8:	6033      	str	r3, [r6, #0]
 801f4aa:	6823      	ldr	r3, [r4, #0]
 801f4ac:	0699      	lsls	r1, r3, #26
 801f4ae:	bf42      	ittt	mi
 801f4b0:	6833      	ldrmi	r3, [r6, #0]
 801f4b2:	3302      	addmi	r3, #2
 801f4b4:	6033      	strmi	r3, [r6, #0]
 801f4b6:	6825      	ldr	r5, [r4, #0]
 801f4b8:	f015 0506 	ands.w	r5, r5, #6
 801f4bc:	d106      	bne.n	801f4cc <_printf_common+0x48>
 801f4be:	f104 0a19 	add.w	sl, r4, #25
 801f4c2:	68e3      	ldr	r3, [r4, #12]
 801f4c4:	6832      	ldr	r2, [r6, #0]
 801f4c6:	1a9b      	subs	r3, r3, r2
 801f4c8:	42ab      	cmp	r3, r5
 801f4ca:	dc26      	bgt.n	801f51a <_printf_common+0x96>
 801f4cc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801f4d0:	6822      	ldr	r2, [r4, #0]
 801f4d2:	3b00      	subs	r3, #0
 801f4d4:	bf18      	it	ne
 801f4d6:	2301      	movne	r3, #1
 801f4d8:	0692      	lsls	r2, r2, #26
 801f4da:	d42b      	bmi.n	801f534 <_printf_common+0xb0>
 801f4dc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801f4e0:	4641      	mov	r1, r8
 801f4e2:	4638      	mov	r0, r7
 801f4e4:	47c8      	blx	r9
 801f4e6:	3001      	adds	r0, #1
 801f4e8:	d01e      	beq.n	801f528 <_printf_common+0xa4>
 801f4ea:	6823      	ldr	r3, [r4, #0]
 801f4ec:	6922      	ldr	r2, [r4, #16]
 801f4ee:	f003 0306 	and.w	r3, r3, #6
 801f4f2:	2b04      	cmp	r3, #4
 801f4f4:	bf02      	ittt	eq
 801f4f6:	68e5      	ldreq	r5, [r4, #12]
 801f4f8:	6833      	ldreq	r3, [r6, #0]
 801f4fa:	1aed      	subeq	r5, r5, r3
 801f4fc:	68a3      	ldr	r3, [r4, #8]
 801f4fe:	bf0c      	ite	eq
 801f500:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801f504:	2500      	movne	r5, #0
 801f506:	4293      	cmp	r3, r2
 801f508:	bfc4      	itt	gt
 801f50a:	1a9b      	subgt	r3, r3, r2
 801f50c:	18ed      	addgt	r5, r5, r3
 801f50e:	2600      	movs	r6, #0
 801f510:	341a      	adds	r4, #26
 801f512:	42b5      	cmp	r5, r6
 801f514:	d11a      	bne.n	801f54c <_printf_common+0xc8>
 801f516:	2000      	movs	r0, #0
 801f518:	e008      	b.n	801f52c <_printf_common+0xa8>
 801f51a:	2301      	movs	r3, #1
 801f51c:	4652      	mov	r2, sl
 801f51e:	4641      	mov	r1, r8
 801f520:	4638      	mov	r0, r7
 801f522:	47c8      	blx	r9
 801f524:	3001      	adds	r0, #1
 801f526:	d103      	bne.n	801f530 <_printf_common+0xac>
 801f528:	f04f 30ff 	mov.w	r0, #4294967295
 801f52c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f530:	3501      	adds	r5, #1
 801f532:	e7c6      	b.n	801f4c2 <_printf_common+0x3e>
 801f534:	18e1      	adds	r1, r4, r3
 801f536:	1c5a      	adds	r2, r3, #1
 801f538:	2030      	movs	r0, #48	@ 0x30
 801f53a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801f53e:	4422      	add	r2, r4
 801f540:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801f544:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801f548:	3302      	adds	r3, #2
 801f54a:	e7c7      	b.n	801f4dc <_printf_common+0x58>
 801f54c:	2301      	movs	r3, #1
 801f54e:	4622      	mov	r2, r4
 801f550:	4641      	mov	r1, r8
 801f552:	4638      	mov	r0, r7
 801f554:	47c8      	blx	r9
 801f556:	3001      	adds	r0, #1
 801f558:	d0e6      	beq.n	801f528 <_printf_common+0xa4>
 801f55a:	3601      	adds	r6, #1
 801f55c:	e7d9      	b.n	801f512 <_printf_common+0x8e>
	...

0801f560 <_printf_i>:
 801f560:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801f564:	7e0f      	ldrb	r7, [r1, #24]
 801f566:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801f568:	2f78      	cmp	r7, #120	@ 0x78
 801f56a:	4691      	mov	r9, r2
 801f56c:	4680      	mov	r8, r0
 801f56e:	460c      	mov	r4, r1
 801f570:	469a      	mov	sl, r3
 801f572:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801f576:	d807      	bhi.n	801f588 <_printf_i+0x28>
 801f578:	2f62      	cmp	r7, #98	@ 0x62
 801f57a:	d80a      	bhi.n	801f592 <_printf_i+0x32>
 801f57c:	2f00      	cmp	r7, #0
 801f57e:	f000 80d1 	beq.w	801f724 <_printf_i+0x1c4>
 801f582:	2f58      	cmp	r7, #88	@ 0x58
 801f584:	f000 80b8 	beq.w	801f6f8 <_printf_i+0x198>
 801f588:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801f58c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801f590:	e03a      	b.n	801f608 <_printf_i+0xa8>
 801f592:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801f596:	2b15      	cmp	r3, #21
 801f598:	d8f6      	bhi.n	801f588 <_printf_i+0x28>
 801f59a:	a101      	add	r1, pc, #4	@ (adr r1, 801f5a0 <_printf_i+0x40>)
 801f59c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801f5a0:	0801f5f9 	.word	0x0801f5f9
 801f5a4:	0801f60d 	.word	0x0801f60d
 801f5a8:	0801f589 	.word	0x0801f589
 801f5ac:	0801f589 	.word	0x0801f589
 801f5b0:	0801f589 	.word	0x0801f589
 801f5b4:	0801f589 	.word	0x0801f589
 801f5b8:	0801f60d 	.word	0x0801f60d
 801f5bc:	0801f589 	.word	0x0801f589
 801f5c0:	0801f589 	.word	0x0801f589
 801f5c4:	0801f589 	.word	0x0801f589
 801f5c8:	0801f589 	.word	0x0801f589
 801f5cc:	0801f70b 	.word	0x0801f70b
 801f5d0:	0801f637 	.word	0x0801f637
 801f5d4:	0801f6c5 	.word	0x0801f6c5
 801f5d8:	0801f589 	.word	0x0801f589
 801f5dc:	0801f589 	.word	0x0801f589
 801f5e0:	0801f72d 	.word	0x0801f72d
 801f5e4:	0801f589 	.word	0x0801f589
 801f5e8:	0801f637 	.word	0x0801f637
 801f5ec:	0801f589 	.word	0x0801f589
 801f5f0:	0801f589 	.word	0x0801f589
 801f5f4:	0801f6cd 	.word	0x0801f6cd
 801f5f8:	6833      	ldr	r3, [r6, #0]
 801f5fa:	1d1a      	adds	r2, r3, #4
 801f5fc:	681b      	ldr	r3, [r3, #0]
 801f5fe:	6032      	str	r2, [r6, #0]
 801f600:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801f604:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801f608:	2301      	movs	r3, #1
 801f60a:	e09c      	b.n	801f746 <_printf_i+0x1e6>
 801f60c:	6833      	ldr	r3, [r6, #0]
 801f60e:	6820      	ldr	r0, [r4, #0]
 801f610:	1d19      	adds	r1, r3, #4
 801f612:	6031      	str	r1, [r6, #0]
 801f614:	0606      	lsls	r6, r0, #24
 801f616:	d501      	bpl.n	801f61c <_printf_i+0xbc>
 801f618:	681d      	ldr	r5, [r3, #0]
 801f61a:	e003      	b.n	801f624 <_printf_i+0xc4>
 801f61c:	0645      	lsls	r5, r0, #25
 801f61e:	d5fb      	bpl.n	801f618 <_printf_i+0xb8>
 801f620:	f9b3 5000 	ldrsh.w	r5, [r3]
 801f624:	2d00      	cmp	r5, #0
 801f626:	da03      	bge.n	801f630 <_printf_i+0xd0>
 801f628:	232d      	movs	r3, #45	@ 0x2d
 801f62a:	426d      	negs	r5, r5
 801f62c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801f630:	4858      	ldr	r0, [pc, #352]	@ (801f794 <_printf_i+0x234>)
 801f632:	230a      	movs	r3, #10
 801f634:	e011      	b.n	801f65a <_printf_i+0xfa>
 801f636:	6821      	ldr	r1, [r4, #0]
 801f638:	6833      	ldr	r3, [r6, #0]
 801f63a:	0608      	lsls	r0, r1, #24
 801f63c:	f853 5b04 	ldr.w	r5, [r3], #4
 801f640:	d402      	bmi.n	801f648 <_printf_i+0xe8>
 801f642:	0649      	lsls	r1, r1, #25
 801f644:	bf48      	it	mi
 801f646:	b2ad      	uxthmi	r5, r5
 801f648:	2f6f      	cmp	r7, #111	@ 0x6f
 801f64a:	4852      	ldr	r0, [pc, #328]	@ (801f794 <_printf_i+0x234>)
 801f64c:	6033      	str	r3, [r6, #0]
 801f64e:	bf14      	ite	ne
 801f650:	230a      	movne	r3, #10
 801f652:	2308      	moveq	r3, #8
 801f654:	2100      	movs	r1, #0
 801f656:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801f65a:	6866      	ldr	r6, [r4, #4]
 801f65c:	60a6      	str	r6, [r4, #8]
 801f65e:	2e00      	cmp	r6, #0
 801f660:	db05      	blt.n	801f66e <_printf_i+0x10e>
 801f662:	6821      	ldr	r1, [r4, #0]
 801f664:	432e      	orrs	r6, r5
 801f666:	f021 0104 	bic.w	r1, r1, #4
 801f66a:	6021      	str	r1, [r4, #0]
 801f66c:	d04b      	beq.n	801f706 <_printf_i+0x1a6>
 801f66e:	4616      	mov	r6, r2
 801f670:	fbb5 f1f3 	udiv	r1, r5, r3
 801f674:	fb03 5711 	mls	r7, r3, r1, r5
 801f678:	5dc7      	ldrb	r7, [r0, r7]
 801f67a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801f67e:	462f      	mov	r7, r5
 801f680:	42bb      	cmp	r3, r7
 801f682:	460d      	mov	r5, r1
 801f684:	d9f4      	bls.n	801f670 <_printf_i+0x110>
 801f686:	2b08      	cmp	r3, #8
 801f688:	d10b      	bne.n	801f6a2 <_printf_i+0x142>
 801f68a:	6823      	ldr	r3, [r4, #0]
 801f68c:	07df      	lsls	r7, r3, #31
 801f68e:	d508      	bpl.n	801f6a2 <_printf_i+0x142>
 801f690:	6923      	ldr	r3, [r4, #16]
 801f692:	6861      	ldr	r1, [r4, #4]
 801f694:	4299      	cmp	r1, r3
 801f696:	bfde      	ittt	le
 801f698:	2330      	movle	r3, #48	@ 0x30
 801f69a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801f69e:	f106 36ff 	addle.w	r6, r6, #4294967295
 801f6a2:	1b92      	subs	r2, r2, r6
 801f6a4:	6122      	str	r2, [r4, #16]
 801f6a6:	f8cd a000 	str.w	sl, [sp]
 801f6aa:	464b      	mov	r3, r9
 801f6ac:	aa03      	add	r2, sp, #12
 801f6ae:	4621      	mov	r1, r4
 801f6b0:	4640      	mov	r0, r8
 801f6b2:	f7ff fee7 	bl	801f484 <_printf_common>
 801f6b6:	3001      	adds	r0, #1
 801f6b8:	d14a      	bne.n	801f750 <_printf_i+0x1f0>
 801f6ba:	f04f 30ff 	mov.w	r0, #4294967295
 801f6be:	b004      	add	sp, #16
 801f6c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f6c4:	6823      	ldr	r3, [r4, #0]
 801f6c6:	f043 0320 	orr.w	r3, r3, #32
 801f6ca:	6023      	str	r3, [r4, #0]
 801f6cc:	4832      	ldr	r0, [pc, #200]	@ (801f798 <_printf_i+0x238>)
 801f6ce:	2778      	movs	r7, #120	@ 0x78
 801f6d0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801f6d4:	6823      	ldr	r3, [r4, #0]
 801f6d6:	6831      	ldr	r1, [r6, #0]
 801f6d8:	061f      	lsls	r7, r3, #24
 801f6da:	f851 5b04 	ldr.w	r5, [r1], #4
 801f6de:	d402      	bmi.n	801f6e6 <_printf_i+0x186>
 801f6e0:	065f      	lsls	r7, r3, #25
 801f6e2:	bf48      	it	mi
 801f6e4:	b2ad      	uxthmi	r5, r5
 801f6e6:	6031      	str	r1, [r6, #0]
 801f6e8:	07d9      	lsls	r1, r3, #31
 801f6ea:	bf44      	itt	mi
 801f6ec:	f043 0320 	orrmi.w	r3, r3, #32
 801f6f0:	6023      	strmi	r3, [r4, #0]
 801f6f2:	b11d      	cbz	r5, 801f6fc <_printf_i+0x19c>
 801f6f4:	2310      	movs	r3, #16
 801f6f6:	e7ad      	b.n	801f654 <_printf_i+0xf4>
 801f6f8:	4826      	ldr	r0, [pc, #152]	@ (801f794 <_printf_i+0x234>)
 801f6fa:	e7e9      	b.n	801f6d0 <_printf_i+0x170>
 801f6fc:	6823      	ldr	r3, [r4, #0]
 801f6fe:	f023 0320 	bic.w	r3, r3, #32
 801f702:	6023      	str	r3, [r4, #0]
 801f704:	e7f6      	b.n	801f6f4 <_printf_i+0x194>
 801f706:	4616      	mov	r6, r2
 801f708:	e7bd      	b.n	801f686 <_printf_i+0x126>
 801f70a:	6833      	ldr	r3, [r6, #0]
 801f70c:	6825      	ldr	r5, [r4, #0]
 801f70e:	6961      	ldr	r1, [r4, #20]
 801f710:	1d18      	adds	r0, r3, #4
 801f712:	6030      	str	r0, [r6, #0]
 801f714:	062e      	lsls	r6, r5, #24
 801f716:	681b      	ldr	r3, [r3, #0]
 801f718:	d501      	bpl.n	801f71e <_printf_i+0x1be>
 801f71a:	6019      	str	r1, [r3, #0]
 801f71c:	e002      	b.n	801f724 <_printf_i+0x1c4>
 801f71e:	0668      	lsls	r0, r5, #25
 801f720:	d5fb      	bpl.n	801f71a <_printf_i+0x1ba>
 801f722:	8019      	strh	r1, [r3, #0]
 801f724:	2300      	movs	r3, #0
 801f726:	6123      	str	r3, [r4, #16]
 801f728:	4616      	mov	r6, r2
 801f72a:	e7bc      	b.n	801f6a6 <_printf_i+0x146>
 801f72c:	6833      	ldr	r3, [r6, #0]
 801f72e:	1d1a      	adds	r2, r3, #4
 801f730:	6032      	str	r2, [r6, #0]
 801f732:	681e      	ldr	r6, [r3, #0]
 801f734:	6862      	ldr	r2, [r4, #4]
 801f736:	2100      	movs	r1, #0
 801f738:	4630      	mov	r0, r6
 801f73a:	f7e0 fdd1 	bl	80002e0 <memchr>
 801f73e:	b108      	cbz	r0, 801f744 <_printf_i+0x1e4>
 801f740:	1b80      	subs	r0, r0, r6
 801f742:	6060      	str	r0, [r4, #4]
 801f744:	6863      	ldr	r3, [r4, #4]
 801f746:	6123      	str	r3, [r4, #16]
 801f748:	2300      	movs	r3, #0
 801f74a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801f74e:	e7aa      	b.n	801f6a6 <_printf_i+0x146>
 801f750:	6923      	ldr	r3, [r4, #16]
 801f752:	4632      	mov	r2, r6
 801f754:	4649      	mov	r1, r9
 801f756:	4640      	mov	r0, r8
 801f758:	47d0      	blx	sl
 801f75a:	3001      	adds	r0, #1
 801f75c:	d0ad      	beq.n	801f6ba <_printf_i+0x15a>
 801f75e:	6823      	ldr	r3, [r4, #0]
 801f760:	079b      	lsls	r3, r3, #30
 801f762:	d413      	bmi.n	801f78c <_printf_i+0x22c>
 801f764:	68e0      	ldr	r0, [r4, #12]
 801f766:	9b03      	ldr	r3, [sp, #12]
 801f768:	4298      	cmp	r0, r3
 801f76a:	bfb8      	it	lt
 801f76c:	4618      	movlt	r0, r3
 801f76e:	e7a6      	b.n	801f6be <_printf_i+0x15e>
 801f770:	2301      	movs	r3, #1
 801f772:	4632      	mov	r2, r6
 801f774:	4649      	mov	r1, r9
 801f776:	4640      	mov	r0, r8
 801f778:	47d0      	blx	sl
 801f77a:	3001      	adds	r0, #1
 801f77c:	d09d      	beq.n	801f6ba <_printf_i+0x15a>
 801f77e:	3501      	adds	r5, #1
 801f780:	68e3      	ldr	r3, [r4, #12]
 801f782:	9903      	ldr	r1, [sp, #12]
 801f784:	1a5b      	subs	r3, r3, r1
 801f786:	42ab      	cmp	r3, r5
 801f788:	dcf2      	bgt.n	801f770 <_printf_i+0x210>
 801f78a:	e7eb      	b.n	801f764 <_printf_i+0x204>
 801f78c:	2500      	movs	r5, #0
 801f78e:	f104 0619 	add.w	r6, r4, #25
 801f792:	e7f5      	b.n	801f780 <_printf_i+0x220>
 801f794:	08022ca2 	.word	0x08022ca2
 801f798:	08022cb3 	.word	0x08022cb3

0801f79c <std>:
 801f79c:	2300      	movs	r3, #0
 801f79e:	b510      	push	{r4, lr}
 801f7a0:	4604      	mov	r4, r0
 801f7a2:	e9c0 3300 	strd	r3, r3, [r0]
 801f7a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801f7aa:	6083      	str	r3, [r0, #8]
 801f7ac:	8181      	strh	r1, [r0, #12]
 801f7ae:	6643      	str	r3, [r0, #100]	@ 0x64
 801f7b0:	81c2      	strh	r2, [r0, #14]
 801f7b2:	6183      	str	r3, [r0, #24]
 801f7b4:	4619      	mov	r1, r3
 801f7b6:	2208      	movs	r2, #8
 801f7b8:	305c      	adds	r0, #92	@ 0x5c
 801f7ba:	f000 f906 	bl	801f9ca <memset>
 801f7be:	4b0d      	ldr	r3, [pc, #52]	@ (801f7f4 <std+0x58>)
 801f7c0:	6263      	str	r3, [r4, #36]	@ 0x24
 801f7c2:	4b0d      	ldr	r3, [pc, #52]	@ (801f7f8 <std+0x5c>)
 801f7c4:	62a3      	str	r3, [r4, #40]	@ 0x28
 801f7c6:	4b0d      	ldr	r3, [pc, #52]	@ (801f7fc <std+0x60>)
 801f7c8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801f7ca:	4b0d      	ldr	r3, [pc, #52]	@ (801f800 <std+0x64>)
 801f7cc:	6323      	str	r3, [r4, #48]	@ 0x30
 801f7ce:	4b0d      	ldr	r3, [pc, #52]	@ (801f804 <std+0x68>)
 801f7d0:	6224      	str	r4, [r4, #32]
 801f7d2:	429c      	cmp	r4, r3
 801f7d4:	d006      	beq.n	801f7e4 <std+0x48>
 801f7d6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801f7da:	4294      	cmp	r4, r2
 801f7dc:	d002      	beq.n	801f7e4 <std+0x48>
 801f7de:	33d0      	adds	r3, #208	@ 0xd0
 801f7e0:	429c      	cmp	r4, r3
 801f7e2:	d105      	bne.n	801f7f0 <std+0x54>
 801f7e4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801f7e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801f7ec:	f000 b97a 	b.w	801fae4 <__retarget_lock_init_recursive>
 801f7f0:	bd10      	pop	{r4, pc}
 801f7f2:	bf00      	nop
 801f7f4:	0801f945 	.word	0x0801f945
 801f7f8:	0801f967 	.word	0x0801f967
 801f7fc:	0801f99f 	.word	0x0801f99f
 801f800:	0801f9c3 	.word	0x0801f9c3
 801f804:	2402b034 	.word	0x2402b034

0801f808 <stdio_exit_handler>:
 801f808:	4a02      	ldr	r2, [pc, #8]	@ (801f814 <stdio_exit_handler+0xc>)
 801f80a:	4903      	ldr	r1, [pc, #12]	@ (801f818 <stdio_exit_handler+0x10>)
 801f80c:	4803      	ldr	r0, [pc, #12]	@ (801f81c <stdio_exit_handler+0x14>)
 801f80e:	f000 b87b 	b.w	801f908 <_fwalk_sglue>
 801f812:	bf00      	nop
 801f814:	240002e8 	.word	0x240002e8
 801f818:	08021209 	.word	0x08021209
 801f81c:	240002f8 	.word	0x240002f8

0801f820 <cleanup_stdio>:
 801f820:	6841      	ldr	r1, [r0, #4]
 801f822:	4b0c      	ldr	r3, [pc, #48]	@ (801f854 <cleanup_stdio+0x34>)
 801f824:	4299      	cmp	r1, r3
 801f826:	b510      	push	{r4, lr}
 801f828:	4604      	mov	r4, r0
 801f82a:	d001      	beq.n	801f830 <cleanup_stdio+0x10>
 801f82c:	f001 fcec 	bl	8021208 <_fflush_r>
 801f830:	68a1      	ldr	r1, [r4, #8]
 801f832:	4b09      	ldr	r3, [pc, #36]	@ (801f858 <cleanup_stdio+0x38>)
 801f834:	4299      	cmp	r1, r3
 801f836:	d002      	beq.n	801f83e <cleanup_stdio+0x1e>
 801f838:	4620      	mov	r0, r4
 801f83a:	f001 fce5 	bl	8021208 <_fflush_r>
 801f83e:	68e1      	ldr	r1, [r4, #12]
 801f840:	4b06      	ldr	r3, [pc, #24]	@ (801f85c <cleanup_stdio+0x3c>)
 801f842:	4299      	cmp	r1, r3
 801f844:	d004      	beq.n	801f850 <cleanup_stdio+0x30>
 801f846:	4620      	mov	r0, r4
 801f848:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801f84c:	f001 bcdc 	b.w	8021208 <_fflush_r>
 801f850:	bd10      	pop	{r4, pc}
 801f852:	bf00      	nop
 801f854:	2402b034 	.word	0x2402b034
 801f858:	2402b09c 	.word	0x2402b09c
 801f85c:	2402b104 	.word	0x2402b104

0801f860 <global_stdio_init.part.0>:
 801f860:	b510      	push	{r4, lr}
 801f862:	4b0b      	ldr	r3, [pc, #44]	@ (801f890 <global_stdio_init.part.0+0x30>)
 801f864:	4c0b      	ldr	r4, [pc, #44]	@ (801f894 <global_stdio_init.part.0+0x34>)
 801f866:	4a0c      	ldr	r2, [pc, #48]	@ (801f898 <global_stdio_init.part.0+0x38>)
 801f868:	601a      	str	r2, [r3, #0]
 801f86a:	4620      	mov	r0, r4
 801f86c:	2200      	movs	r2, #0
 801f86e:	2104      	movs	r1, #4
 801f870:	f7ff ff94 	bl	801f79c <std>
 801f874:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801f878:	2201      	movs	r2, #1
 801f87a:	2109      	movs	r1, #9
 801f87c:	f7ff ff8e 	bl	801f79c <std>
 801f880:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801f884:	2202      	movs	r2, #2
 801f886:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801f88a:	2112      	movs	r1, #18
 801f88c:	f7ff bf86 	b.w	801f79c <std>
 801f890:	2402b16c 	.word	0x2402b16c
 801f894:	2402b034 	.word	0x2402b034
 801f898:	0801f809 	.word	0x0801f809

0801f89c <__sfp_lock_acquire>:
 801f89c:	4801      	ldr	r0, [pc, #4]	@ (801f8a4 <__sfp_lock_acquire+0x8>)
 801f89e:	f000 b922 	b.w	801fae6 <__retarget_lock_acquire_recursive>
 801f8a2:	bf00      	nop
 801f8a4:	2402b175 	.word	0x2402b175

0801f8a8 <__sfp_lock_release>:
 801f8a8:	4801      	ldr	r0, [pc, #4]	@ (801f8b0 <__sfp_lock_release+0x8>)
 801f8aa:	f000 b91d 	b.w	801fae8 <__retarget_lock_release_recursive>
 801f8ae:	bf00      	nop
 801f8b0:	2402b175 	.word	0x2402b175

0801f8b4 <__sinit>:
 801f8b4:	b510      	push	{r4, lr}
 801f8b6:	4604      	mov	r4, r0
 801f8b8:	f7ff fff0 	bl	801f89c <__sfp_lock_acquire>
 801f8bc:	6a23      	ldr	r3, [r4, #32]
 801f8be:	b11b      	cbz	r3, 801f8c8 <__sinit+0x14>
 801f8c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801f8c4:	f7ff bff0 	b.w	801f8a8 <__sfp_lock_release>
 801f8c8:	4b04      	ldr	r3, [pc, #16]	@ (801f8dc <__sinit+0x28>)
 801f8ca:	6223      	str	r3, [r4, #32]
 801f8cc:	4b04      	ldr	r3, [pc, #16]	@ (801f8e0 <__sinit+0x2c>)
 801f8ce:	681b      	ldr	r3, [r3, #0]
 801f8d0:	2b00      	cmp	r3, #0
 801f8d2:	d1f5      	bne.n	801f8c0 <__sinit+0xc>
 801f8d4:	f7ff ffc4 	bl	801f860 <global_stdio_init.part.0>
 801f8d8:	e7f2      	b.n	801f8c0 <__sinit+0xc>
 801f8da:	bf00      	nop
 801f8dc:	0801f821 	.word	0x0801f821
 801f8e0:	2402b16c 	.word	0x2402b16c

0801f8e4 <fiprintf>:
 801f8e4:	b40e      	push	{r1, r2, r3}
 801f8e6:	b503      	push	{r0, r1, lr}
 801f8e8:	4601      	mov	r1, r0
 801f8ea:	ab03      	add	r3, sp, #12
 801f8ec:	4805      	ldr	r0, [pc, #20]	@ (801f904 <fiprintf+0x20>)
 801f8ee:	f853 2b04 	ldr.w	r2, [r3], #4
 801f8f2:	6800      	ldr	r0, [r0, #0]
 801f8f4:	9301      	str	r3, [sp, #4]
 801f8f6:	f001 faeb 	bl	8020ed0 <_vfiprintf_r>
 801f8fa:	b002      	add	sp, #8
 801f8fc:	f85d eb04 	ldr.w	lr, [sp], #4
 801f900:	b003      	add	sp, #12
 801f902:	4770      	bx	lr
 801f904:	240002f4 	.word	0x240002f4

0801f908 <_fwalk_sglue>:
 801f908:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801f90c:	4607      	mov	r7, r0
 801f90e:	4688      	mov	r8, r1
 801f910:	4614      	mov	r4, r2
 801f912:	2600      	movs	r6, #0
 801f914:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801f918:	f1b9 0901 	subs.w	r9, r9, #1
 801f91c:	d505      	bpl.n	801f92a <_fwalk_sglue+0x22>
 801f91e:	6824      	ldr	r4, [r4, #0]
 801f920:	2c00      	cmp	r4, #0
 801f922:	d1f7      	bne.n	801f914 <_fwalk_sglue+0xc>
 801f924:	4630      	mov	r0, r6
 801f926:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801f92a:	89ab      	ldrh	r3, [r5, #12]
 801f92c:	2b01      	cmp	r3, #1
 801f92e:	d907      	bls.n	801f940 <_fwalk_sglue+0x38>
 801f930:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801f934:	3301      	adds	r3, #1
 801f936:	d003      	beq.n	801f940 <_fwalk_sglue+0x38>
 801f938:	4629      	mov	r1, r5
 801f93a:	4638      	mov	r0, r7
 801f93c:	47c0      	blx	r8
 801f93e:	4306      	orrs	r6, r0
 801f940:	3568      	adds	r5, #104	@ 0x68
 801f942:	e7e9      	b.n	801f918 <_fwalk_sglue+0x10>

0801f944 <__sread>:
 801f944:	b510      	push	{r4, lr}
 801f946:	460c      	mov	r4, r1
 801f948:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f94c:	f000 f86c 	bl	801fa28 <_read_r>
 801f950:	2800      	cmp	r0, #0
 801f952:	bfab      	itete	ge
 801f954:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801f956:	89a3      	ldrhlt	r3, [r4, #12]
 801f958:	181b      	addge	r3, r3, r0
 801f95a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801f95e:	bfac      	ite	ge
 801f960:	6563      	strge	r3, [r4, #84]	@ 0x54
 801f962:	81a3      	strhlt	r3, [r4, #12]
 801f964:	bd10      	pop	{r4, pc}

0801f966 <__swrite>:
 801f966:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f96a:	461f      	mov	r7, r3
 801f96c:	898b      	ldrh	r3, [r1, #12]
 801f96e:	05db      	lsls	r3, r3, #23
 801f970:	4605      	mov	r5, r0
 801f972:	460c      	mov	r4, r1
 801f974:	4616      	mov	r6, r2
 801f976:	d505      	bpl.n	801f984 <__swrite+0x1e>
 801f978:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f97c:	2302      	movs	r3, #2
 801f97e:	2200      	movs	r2, #0
 801f980:	f000 f840 	bl	801fa04 <_lseek_r>
 801f984:	89a3      	ldrh	r3, [r4, #12]
 801f986:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801f98a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801f98e:	81a3      	strh	r3, [r4, #12]
 801f990:	4632      	mov	r2, r6
 801f992:	463b      	mov	r3, r7
 801f994:	4628      	mov	r0, r5
 801f996:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801f99a:	f000 b867 	b.w	801fa6c <_write_r>

0801f99e <__sseek>:
 801f99e:	b510      	push	{r4, lr}
 801f9a0:	460c      	mov	r4, r1
 801f9a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f9a6:	f000 f82d 	bl	801fa04 <_lseek_r>
 801f9aa:	1c43      	adds	r3, r0, #1
 801f9ac:	89a3      	ldrh	r3, [r4, #12]
 801f9ae:	bf15      	itete	ne
 801f9b0:	6560      	strne	r0, [r4, #84]	@ 0x54
 801f9b2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801f9b6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801f9ba:	81a3      	strheq	r3, [r4, #12]
 801f9bc:	bf18      	it	ne
 801f9be:	81a3      	strhne	r3, [r4, #12]
 801f9c0:	bd10      	pop	{r4, pc}

0801f9c2 <__sclose>:
 801f9c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f9c6:	f000 b80d 	b.w	801f9e4 <_close_r>

0801f9ca <memset>:
 801f9ca:	4402      	add	r2, r0
 801f9cc:	4603      	mov	r3, r0
 801f9ce:	4293      	cmp	r3, r2
 801f9d0:	d100      	bne.n	801f9d4 <memset+0xa>
 801f9d2:	4770      	bx	lr
 801f9d4:	f803 1b01 	strb.w	r1, [r3], #1
 801f9d8:	e7f9      	b.n	801f9ce <memset+0x4>
	...

0801f9dc <_localeconv_r>:
 801f9dc:	4800      	ldr	r0, [pc, #0]	@ (801f9e0 <_localeconv_r+0x4>)
 801f9de:	4770      	bx	lr
 801f9e0:	24000434 	.word	0x24000434

0801f9e4 <_close_r>:
 801f9e4:	b538      	push	{r3, r4, r5, lr}
 801f9e6:	4d06      	ldr	r5, [pc, #24]	@ (801fa00 <_close_r+0x1c>)
 801f9e8:	2300      	movs	r3, #0
 801f9ea:	4604      	mov	r4, r0
 801f9ec:	4608      	mov	r0, r1
 801f9ee:	602b      	str	r3, [r5, #0]
 801f9f0:	f7ed fb6e 	bl	800d0d0 <_close>
 801f9f4:	1c43      	adds	r3, r0, #1
 801f9f6:	d102      	bne.n	801f9fe <_close_r+0x1a>
 801f9f8:	682b      	ldr	r3, [r5, #0]
 801f9fa:	b103      	cbz	r3, 801f9fe <_close_r+0x1a>
 801f9fc:	6023      	str	r3, [r4, #0]
 801f9fe:	bd38      	pop	{r3, r4, r5, pc}
 801fa00:	2402b170 	.word	0x2402b170

0801fa04 <_lseek_r>:
 801fa04:	b538      	push	{r3, r4, r5, lr}
 801fa06:	4d07      	ldr	r5, [pc, #28]	@ (801fa24 <_lseek_r+0x20>)
 801fa08:	4604      	mov	r4, r0
 801fa0a:	4608      	mov	r0, r1
 801fa0c:	4611      	mov	r1, r2
 801fa0e:	2200      	movs	r2, #0
 801fa10:	602a      	str	r2, [r5, #0]
 801fa12:	461a      	mov	r2, r3
 801fa14:	f7ed fb83 	bl	800d11e <_lseek>
 801fa18:	1c43      	adds	r3, r0, #1
 801fa1a:	d102      	bne.n	801fa22 <_lseek_r+0x1e>
 801fa1c:	682b      	ldr	r3, [r5, #0]
 801fa1e:	b103      	cbz	r3, 801fa22 <_lseek_r+0x1e>
 801fa20:	6023      	str	r3, [r4, #0]
 801fa22:	bd38      	pop	{r3, r4, r5, pc}
 801fa24:	2402b170 	.word	0x2402b170

0801fa28 <_read_r>:
 801fa28:	b538      	push	{r3, r4, r5, lr}
 801fa2a:	4d07      	ldr	r5, [pc, #28]	@ (801fa48 <_read_r+0x20>)
 801fa2c:	4604      	mov	r4, r0
 801fa2e:	4608      	mov	r0, r1
 801fa30:	4611      	mov	r1, r2
 801fa32:	2200      	movs	r2, #0
 801fa34:	602a      	str	r2, [r5, #0]
 801fa36:	461a      	mov	r2, r3
 801fa38:	f7ed fb11 	bl	800d05e <_read>
 801fa3c:	1c43      	adds	r3, r0, #1
 801fa3e:	d102      	bne.n	801fa46 <_read_r+0x1e>
 801fa40:	682b      	ldr	r3, [r5, #0]
 801fa42:	b103      	cbz	r3, 801fa46 <_read_r+0x1e>
 801fa44:	6023      	str	r3, [r4, #0]
 801fa46:	bd38      	pop	{r3, r4, r5, pc}
 801fa48:	2402b170 	.word	0x2402b170

0801fa4c <_sbrk_r>:
 801fa4c:	b538      	push	{r3, r4, r5, lr}
 801fa4e:	4d06      	ldr	r5, [pc, #24]	@ (801fa68 <_sbrk_r+0x1c>)
 801fa50:	2300      	movs	r3, #0
 801fa52:	4604      	mov	r4, r0
 801fa54:	4608      	mov	r0, r1
 801fa56:	602b      	str	r3, [r5, #0]
 801fa58:	f7ed fb6e 	bl	800d138 <_sbrk>
 801fa5c:	1c43      	adds	r3, r0, #1
 801fa5e:	d102      	bne.n	801fa66 <_sbrk_r+0x1a>
 801fa60:	682b      	ldr	r3, [r5, #0]
 801fa62:	b103      	cbz	r3, 801fa66 <_sbrk_r+0x1a>
 801fa64:	6023      	str	r3, [r4, #0]
 801fa66:	bd38      	pop	{r3, r4, r5, pc}
 801fa68:	2402b170 	.word	0x2402b170

0801fa6c <_write_r>:
 801fa6c:	b538      	push	{r3, r4, r5, lr}
 801fa6e:	4d07      	ldr	r5, [pc, #28]	@ (801fa8c <_write_r+0x20>)
 801fa70:	4604      	mov	r4, r0
 801fa72:	4608      	mov	r0, r1
 801fa74:	4611      	mov	r1, r2
 801fa76:	2200      	movs	r2, #0
 801fa78:	602a      	str	r2, [r5, #0]
 801fa7a:	461a      	mov	r2, r3
 801fa7c:	f7ed fb0c 	bl	800d098 <_write>
 801fa80:	1c43      	adds	r3, r0, #1
 801fa82:	d102      	bne.n	801fa8a <_write_r+0x1e>
 801fa84:	682b      	ldr	r3, [r5, #0]
 801fa86:	b103      	cbz	r3, 801fa8a <_write_r+0x1e>
 801fa88:	6023      	str	r3, [r4, #0]
 801fa8a:	bd38      	pop	{r3, r4, r5, pc}
 801fa8c:	2402b170 	.word	0x2402b170

0801fa90 <__errno>:
 801fa90:	4b01      	ldr	r3, [pc, #4]	@ (801fa98 <__errno+0x8>)
 801fa92:	6818      	ldr	r0, [r3, #0]
 801fa94:	4770      	bx	lr
 801fa96:	bf00      	nop
 801fa98:	240002f4 	.word	0x240002f4

0801fa9c <__libc_init_array>:
 801fa9c:	b570      	push	{r4, r5, r6, lr}
 801fa9e:	4d0d      	ldr	r5, [pc, #52]	@ (801fad4 <__libc_init_array+0x38>)
 801faa0:	4c0d      	ldr	r4, [pc, #52]	@ (801fad8 <__libc_init_array+0x3c>)
 801faa2:	1b64      	subs	r4, r4, r5
 801faa4:	10a4      	asrs	r4, r4, #2
 801faa6:	2600      	movs	r6, #0
 801faa8:	42a6      	cmp	r6, r4
 801faaa:	d109      	bne.n	801fac0 <__libc_init_array+0x24>
 801faac:	4d0b      	ldr	r5, [pc, #44]	@ (801fadc <__libc_init_array+0x40>)
 801faae:	4c0c      	ldr	r4, [pc, #48]	@ (801fae0 <__libc_init_array+0x44>)
 801fab0:	f002 fcaa 	bl	8022408 <_init>
 801fab4:	1b64      	subs	r4, r4, r5
 801fab6:	10a4      	asrs	r4, r4, #2
 801fab8:	2600      	movs	r6, #0
 801faba:	42a6      	cmp	r6, r4
 801fabc:	d105      	bne.n	801faca <__libc_init_array+0x2e>
 801fabe:	bd70      	pop	{r4, r5, r6, pc}
 801fac0:	f855 3b04 	ldr.w	r3, [r5], #4
 801fac4:	4798      	blx	r3
 801fac6:	3601      	adds	r6, #1
 801fac8:	e7ee      	b.n	801faa8 <__libc_init_array+0xc>
 801faca:	f855 3b04 	ldr.w	r3, [r5], #4
 801face:	4798      	blx	r3
 801fad0:	3601      	adds	r6, #1
 801fad2:	e7f2      	b.n	801faba <__libc_init_array+0x1e>
 801fad4:	08023a40 	.word	0x08023a40
 801fad8:	08023a40 	.word	0x08023a40
 801fadc:	08023a40 	.word	0x08023a40
 801fae0:	08023a44 	.word	0x08023a44

0801fae4 <__retarget_lock_init_recursive>:
 801fae4:	4770      	bx	lr

0801fae6 <__retarget_lock_acquire_recursive>:
 801fae6:	4770      	bx	lr

0801fae8 <__retarget_lock_release_recursive>:
 801fae8:	4770      	bx	lr

0801faea <memcpy>:
 801faea:	440a      	add	r2, r1
 801faec:	4291      	cmp	r1, r2
 801faee:	f100 33ff 	add.w	r3, r0, #4294967295
 801faf2:	d100      	bne.n	801faf6 <memcpy+0xc>
 801faf4:	4770      	bx	lr
 801faf6:	b510      	push	{r4, lr}
 801faf8:	f811 4b01 	ldrb.w	r4, [r1], #1
 801fafc:	f803 4f01 	strb.w	r4, [r3, #1]!
 801fb00:	4291      	cmp	r1, r2
 801fb02:	d1f9      	bne.n	801faf8 <memcpy+0xe>
 801fb04:	bd10      	pop	{r4, pc}

0801fb06 <abort>:
 801fb06:	b508      	push	{r3, lr}
 801fb08:	2006      	movs	r0, #6
 801fb0a:	f001 fc61 	bl	80213d0 <raise>
 801fb0e:	2001      	movs	r0, #1
 801fb10:	f7ed fa9a 	bl	800d048 <_exit>

0801fb14 <quorem>:
 801fb14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fb18:	6903      	ldr	r3, [r0, #16]
 801fb1a:	690c      	ldr	r4, [r1, #16]
 801fb1c:	42a3      	cmp	r3, r4
 801fb1e:	4607      	mov	r7, r0
 801fb20:	db7e      	blt.n	801fc20 <quorem+0x10c>
 801fb22:	3c01      	subs	r4, #1
 801fb24:	f101 0814 	add.w	r8, r1, #20
 801fb28:	00a3      	lsls	r3, r4, #2
 801fb2a:	f100 0514 	add.w	r5, r0, #20
 801fb2e:	9300      	str	r3, [sp, #0]
 801fb30:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801fb34:	9301      	str	r3, [sp, #4]
 801fb36:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801fb3a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801fb3e:	3301      	adds	r3, #1
 801fb40:	429a      	cmp	r2, r3
 801fb42:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801fb46:	fbb2 f6f3 	udiv	r6, r2, r3
 801fb4a:	d32e      	bcc.n	801fbaa <quorem+0x96>
 801fb4c:	f04f 0a00 	mov.w	sl, #0
 801fb50:	46c4      	mov	ip, r8
 801fb52:	46ae      	mov	lr, r5
 801fb54:	46d3      	mov	fp, sl
 801fb56:	f85c 3b04 	ldr.w	r3, [ip], #4
 801fb5a:	b298      	uxth	r0, r3
 801fb5c:	fb06 a000 	mla	r0, r6, r0, sl
 801fb60:	0c02      	lsrs	r2, r0, #16
 801fb62:	0c1b      	lsrs	r3, r3, #16
 801fb64:	fb06 2303 	mla	r3, r6, r3, r2
 801fb68:	f8de 2000 	ldr.w	r2, [lr]
 801fb6c:	b280      	uxth	r0, r0
 801fb6e:	b292      	uxth	r2, r2
 801fb70:	1a12      	subs	r2, r2, r0
 801fb72:	445a      	add	r2, fp
 801fb74:	f8de 0000 	ldr.w	r0, [lr]
 801fb78:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801fb7c:	b29b      	uxth	r3, r3
 801fb7e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801fb82:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801fb86:	b292      	uxth	r2, r2
 801fb88:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801fb8c:	45e1      	cmp	r9, ip
 801fb8e:	f84e 2b04 	str.w	r2, [lr], #4
 801fb92:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801fb96:	d2de      	bcs.n	801fb56 <quorem+0x42>
 801fb98:	9b00      	ldr	r3, [sp, #0]
 801fb9a:	58eb      	ldr	r3, [r5, r3]
 801fb9c:	b92b      	cbnz	r3, 801fbaa <quorem+0x96>
 801fb9e:	9b01      	ldr	r3, [sp, #4]
 801fba0:	3b04      	subs	r3, #4
 801fba2:	429d      	cmp	r5, r3
 801fba4:	461a      	mov	r2, r3
 801fba6:	d32f      	bcc.n	801fc08 <quorem+0xf4>
 801fba8:	613c      	str	r4, [r7, #16]
 801fbaa:	4638      	mov	r0, r7
 801fbac:	f001 f856 	bl	8020c5c <__mcmp>
 801fbb0:	2800      	cmp	r0, #0
 801fbb2:	db25      	blt.n	801fc00 <quorem+0xec>
 801fbb4:	4629      	mov	r1, r5
 801fbb6:	2000      	movs	r0, #0
 801fbb8:	f858 2b04 	ldr.w	r2, [r8], #4
 801fbbc:	f8d1 c000 	ldr.w	ip, [r1]
 801fbc0:	fa1f fe82 	uxth.w	lr, r2
 801fbc4:	fa1f f38c 	uxth.w	r3, ip
 801fbc8:	eba3 030e 	sub.w	r3, r3, lr
 801fbcc:	4403      	add	r3, r0
 801fbce:	0c12      	lsrs	r2, r2, #16
 801fbd0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801fbd4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801fbd8:	b29b      	uxth	r3, r3
 801fbda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801fbde:	45c1      	cmp	r9, r8
 801fbe0:	f841 3b04 	str.w	r3, [r1], #4
 801fbe4:	ea4f 4022 	mov.w	r0, r2, asr #16
 801fbe8:	d2e6      	bcs.n	801fbb8 <quorem+0xa4>
 801fbea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801fbee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801fbf2:	b922      	cbnz	r2, 801fbfe <quorem+0xea>
 801fbf4:	3b04      	subs	r3, #4
 801fbf6:	429d      	cmp	r5, r3
 801fbf8:	461a      	mov	r2, r3
 801fbfa:	d30b      	bcc.n	801fc14 <quorem+0x100>
 801fbfc:	613c      	str	r4, [r7, #16]
 801fbfe:	3601      	adds	r6, #1
 801fc00:	4630      	mov	r0, r6
 801fc02:	b003      	add	sp, #12
 801fc04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fc08:	6812      	ldr	r2, [r2, #0]
 801fc0a:	3b04      	subs	r3, #4
 801fc0c:	2a00      	cmp	r2, #0
 801fc0e:	d1cb      	bne.n	801fba8 <quorem+0x94>
 801fc10:	3c01      	subs	r4, #1
 801fc12:	e7c6      	b.n	801fba2 <quorem+0x8e>
 801fc14:	6812      	ldr	r2, [r2, #0]
 801fc16:	3b04      	subs	r3, #4
 801fc18:	2a00      	cmp	r2, #0
 801fc1a:	d1ef      	bne.n	801fbfc <quorem+0xe8>
 801fc1c:	3c01      	subs	r4, #1
 801fc1e:	e7ea      	b.n	801fbf6 <quorem+0xe2>
 801fc20:	2000      	movs	r0, #0
 801fc22:	e7ee      	b.n	801fc02 <quorem+0xee>
 801fc24:	0000      	movs	r0, r0
	...

0801fc28 <_dtoa_r>:
 801fc28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fc2c:	ed2d 8b02 	vpush	{d8}
 801fc30:	69c7      	ldr	r7, [r0, #28]
 801fc32:	b091      	sub	sp, #68	@ 0x44
 801fc34:	ed8d 0b02 	vstr	d0, [sp, #8]
 801fc38:	ec55 4b10 	vmov	r4, r5, d0
 801fc3c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801fc3e:	9107      	str	r1, [sp, #28]
 801fc40:	4681      	mov	r9, r0
 801fc42:	9209      	str	r2, [sp, #36]	@ 0x24
 801fc44:	930d      	str	r3, [sp, #52]	@ 0x34
 801fc46:	b97f      	cbnz	r7, 801fc68 <_dtoa_r+0x40>
 801fc48:	2010      	movs	r0, #16
 801fc4a:	f7ff f87d 	bl	801ed48 <malloc>
 801fc4e:	4602      	mov	r2, r0
 801fc50:	f8c9 001c 	str.w	r0, [r9, #28]
 801fc54:	b920      	cbnz	r0, 801fc60 <_dtoa_r+0x38>
 801fc56:	4ba0      	ldr	r3, [pc, #640]	@ (801fed8 <_dtoa_r+0x2b0>)
 801fc58:	21ef      	movs	r1, #239	@ 0xef
 801fc5a:	48a0      	ldr	r0, [pc, #640]	@ (801fedc <_dtoa_r+0x2b4>)
 801fc5c:	f7ff f856 	bl	801ed0c <__assert_func>
 801fc60:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801fc64:	6007      	str	r7, [r0, #0]
 801fc66:	60c7      	str	r7, [r0, #12]
 801fc68:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801fc6c:	6819      	ldr	r1, [r3, #0]
 801fc6e:	b159      	cbz	r1, 801fc88 <_dtoa_r+0x60>
 801fc70:	685a      	ldr	r2, [r3, #4]
 801fc72:	604a      	str	r2, [r1, #4]
 801fc74:	2301      	movs	r3, #1
 801fc76:	4093      	lsls	r3, r2
 801fc78:	608b      	str	r3, [r1, #8]
 801fc7a:	4648      	mov	r0, r9
 801fc7c:	f000 fdbc 	bl	80207f8 <_Bfree>
 801fc80:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801fc84:	2200      	movs	r2, #0
 801fc86:	601a      	str	r2, [r3, #0]
 801fc88:	1e2b      	subs	r3, r5, #0
 801fc8a:	bfbb      	ittet	lt
 801fc8c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801fc90:	9303      	strlt	r3, [sp, #12]
 801fc92:	2300      	movge	r3, #0
 801fc94:	2201      	movlt	r2, #1
 801fc96:	bfac      	ite	ge
 801fc98:	6033      	strge	r3, [r6, #0]
 801fc9a:	6032      	strlt	r2, [r6, #0]
 801fc9c:	4b90      	ldr	r3, [pc, #576]	@ (801fee0 <_dtoa_r+0x2b8>)
 801fc9e:	9e03      	ldr	r6, [sp, #12]
 801fca0:	43b3      	bics	r3, r6
 801fca2:	d110      	bne.n	801fcc6 <_dtoa_r+0x9e>
 801fca4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801fca6:	f242 730f 	movw	r3, #9999	@ 0x270f
 801fcaa:	6013      	str	r3, [r2, #0]
 801fcac:	f3c6 0313 	ubfx	r3, r6, #0, #20
 801fcb0:	4323      	orrs	r3, r4
 801fcb2:	f000 84e6 	beq.w	8020682 <_dtoa_r+0xa5a>
 801fcb6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801fcb8:	4f8a      	ldr	r7, [pc, #552]	@ (801fee4 <_dtoa_r+0x2bc>)
 801fcba:	2b00      	cmp	r3, #0
 801fcbc:	f000 84e8 	beq.w	8020690 <_dtoa_r+0xa68>
 801fcc0:	1cfb      	adds	r3, r7, #3
 801fcc2:	f000 bce3 	b.w	802068c <_dtoa_r+0xa64>
 801fcc6:	ed9d 8b02 	vldr	d8, [sp, #8]
 801fcca:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801fcce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801fcd2:	d10a      	bne.n	801fcea <_dtoa_r+0xc2>
 801fcd4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801fcd6:	2301      	movs	r3, #1
 801fcd8:	6013      	str	r3, [r2, #0]
 801fcda:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801fcdc:	b113      	cbz	r3, 801fce4 <_dtoa_r+0xbc>
 801fcde:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801fce0:	4b81      	ldr	r3, [pc, #516]	@ (801fee8 <_dtoa_r+0x2c0>)
 801fce2:	6013      	str	r3, [r2, #0]
 801fce4:	4f81      	ldr	r7, [pc, #516]	@ (801feec <_dtoa_r+0x2c4>)
 801fce6:	f000 bcd3 	b.w	8020690 <_dtoa_r+0xa68>
 801fcea:	aa0e      	add	r2, sp, #56	@ 0x38
 801fcec:	a90f      	add	r1, sp, #60	@ 0x3c
 801fcee:	4648      	mov	r0, r9
 801fcf0:	eeb0 0b48 	vmov.f64	d0, d8
 801fcf4:	f001 f862 	bl	8020dbc <__d2b>
 801fcf8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801fcfc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801fcfe:	9001      	str	r0, [sp, #4]
 801fd00:	2b00      	cmp	r3, #0
 801fd02:	d045      	beq.n	801fd90 <_dtoa_r+0x168>
 801fd04:	eeb0 7b48 	vmov.f64	d7, d8
 801fd08:	ee18 1a90 	vmov	r1, s17
 801fd0c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801fd10:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801fd14:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 801fd18:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801fd1c:	2500      	movs	r5, #0
 801fd1e:	ee07 1a90 	vmov	s15, r1
 801fd22:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 801fd26:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801fec0 <_dtoa_r+0x298>
 801fd2a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801fd2e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 801fec8 <_dtoa_r+0x2a0>
 801fd32:	eea7 6b05 	vfma.f64	d6, d7, d5
 801fd36:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801fed0 <_dtoa_r+0x2a8>
 801fd3a:	ee07 3a90 	vmov	s15, r3
 801fd3e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801fd42:	eeb0 7b46 	vmov.f64	d7, d6
 801fd46:	eea4 7b05 	vfma.f64	d7, d4, d5
 801fd4a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801fd4e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801fd52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801fd56:	ee16 8a90 	vmov	r8, s13
 801fd5a:	d508      	bpl.n	801fd6e <_dtoa_r+0x146>
 801fd5c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801fd60:	eeb4 6b47 	vcmp.f64	d6, d7
 801fd64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801fd68:	bf18      	it	ne
 801fd6a:	f108 38ff 	addne.w	r8, r8, #4294967295
 801fd6e:	f1b8 0f16 	cmp.w	r8, #22
 801fd72:	d82b      	bhi.n	801fdcc <_dtoa_r+0x1a4>
 801fd74:	495e      	ldr	r1, [pc, #376]	@ (801fef0 <_dtoa_r+0x2c8>)
 801fd76:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801fd7a:	ed91 7b00 	vldr	d7, [r1]
 801fd7e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801fd82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801fd86:	d501      	bpl.n	801fd8c <_dtoa_r+0x164>
 801fd88:	f108 38ff 	add.w	r8, r8, #4294967295
 801fd8c:	2100      	movs	r1, #0
 801fd8e:	e01e      	b.n	801fdce <_dtoa_r+0x1a6>
 801fd90:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801fd92:	4413      	add	r3, r2
 801fd94:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 801fd98:	2920      	cmp	r1, #32
 801fd9a:	bfc1      	itttt	gt
 801fd9c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 801fda0:	408e      	lslgt	r6, r1
 801fda2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801fda6:	fa24 f101 	lsrgt.w	r1, r4, r1
 801fdaa:	bfd6      	itet	le
 801fdac:	f1c1 0120 	rsble	r1, r1, #32
 801fdb0:	4331      	orrgt	r1, r6
 801fdb2:	fa04 f101 	lslle.w	r1, r4, r1
 801fdb6:	ee07 1a90 	vmov	s15, r1
 801fdba:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801fdbe:	3b01      	subs	r3, #1
 801fdc0:	ee17 1a90 	vmov	r1, s15
 801fdc4:	2501      	movs	r5, #1
 801fdc6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801fdca:	e7a8      	b.n	801fd1e <_dtoa_r+0xf6>
 801fdcc:	2101      	movs	r1, #1
 801fdce:	1ad2      	subs	r2, r2, r3
 801fdd0:	1e53      	subs	r3, r2, #1
 801fdd2:	9306      	str	r3, [sp, #24]
 801fdd4:	bf45      	ittet	mi
 801fdd6:	f1c2 0301 	rsbmi	r3, r2, #1
 801fdda:	9304      	strmi	r3, [sp, #16]
 801fddc:	2300      	movpl	r3, #0
 801fdde:	2300      	movmi	r3, #0
 801fde0:	bf4c      	ite	mi
 801fde2:	9306      	strmi	r3, [sp, #24]
 801fde4:	9304      	strpl	r3, [sp, #16]
 801fde6:	f1b8 0f00 	cmp.w	r8, #0
 801fdea:	910c      	str	r1, [sp, #48]	@ 0x30
 801fdec:	db18      	blt.n	801fe20 <_dtoa_r+0x1f8>
 801fdee:	9b06      	ldr	r3, [sp, #24]
 801fdf0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801fdf4:	4443      	add	r3, r8
 801fdf6:	9306      	str	r3, [sp, #24]
 801fdf8:	2300      	movs	r3, #0
 801fdfa:	9a07      	ldr	r2, [sp, #28]
 801fdfc:	2a09      	cmp	r2, #9
 801fdfe:	d845      	bhi.n	801fe8c <_dtoa_r+0x264>
 801fe00:	2a05      	cmp	r2, #5
 801fe02:	bfc4      	itt	gt
 801fe04:	3a04      	subgt	r2, #4
 801fe06:	9207      	strgt	r2, [sp, #28]
 801fe08:	9a07      	ldr	r2, [sp, #28]
 801fe0a:	f1a2 0202 	sub.w	r2, r2, #2
 801fe0e:	bfcc      	ite	gt
 801fe10:	2400      	movgt	r4, #0
 801fe12:	2401      	movle	r4, #1
 801fe14:	2a03      	cmp	r2, #3
 801fe16:	d844      	bhi.n	801fea2 <_dtoa_r+0x27a>
 801fe18:	e8df f002 	tbb	[pc, r2]
 801fe1c:	0b173634 	.word	0x0b173634
 801fe20:	9b04      	ldr	r3, [sp, #16]
 801fe22:	2200      	movs	r2, #0
 801fe24:	eba3 0308 	sub.w	r3, r3, r8
 801fe28:	9304      	str	r3, [sp, #16]
 801fe2a:	920a      	str	r2, [sp, #40]	@ 0x28
 801fe2c:	f1c8 0300 	rsb	r3, r8, #0
 801fe30:	e7e3      	b.n	801fdfa <_dtoa_r+0x1d2>
 801fe32:	2201      	movs	r2, #1
 801fe34:	9208      	str	r2, [sp, #32]
 801fe36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801fe38:	eb08 0b02 	add.w	fp, r8, r2
 801fe3c:	f10b 0a01 	add.w	sl, fp, #1
 801fe40:	4652      	mov	r2, sl
 801fe42:	2a01      	cmp	r2, #1
 801fe44:	bfb8      	it	lt
 801fe46:	2201      	movlt	r2, #1
 801fe48:	e006      	b.n	801fe58 <_dtoa_r+0x230>
 801fe4a:	2201      	movs	r2, #1
 801fe4c:	9208      	str	r2, [sp, #32]
 801fe4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801fe50:	2a00      	cmp	r2, #0
 801fe52:	dd29      	ble.n	801fea8 <_dtoa_r+0x280>
 801fe54:	4693      	mov	fp, r2
 801fe56:	4692      	mov	sl, r2
 801fe58:	f8d9 701c 	ldr.w	r7, [r9, #28]
 801fe5c:	2100      	movs	r1, #0
 801fe5e:	2004      	movs	r0, #4
 801fe60:	f100 0614 	add.w	r6, r0, #20
 801fe64:	4296      	cmp	r6, r2
 801fe66:	d926      	bls.n	801feb6 <_dtoa_r+0x28e>
 801fe68:	6079      	str	r1, [r7, #4]
 801fe6a:	4648      	mov	r0, r9
 801fe6c:	9305      	str	r3, [sp, #20]
 801fe6e:	f000 fc83 	bl	8020778 <_Balloc>
 801fe72:	9b05      	ldr	r3, [sp, #20]
 801fe74:	4607      	mov	r7, r0
 801fe76:	2800      	cmp	r0, #0
 801fe78:	d13e      	bne.n	801fef8 <_dtoa_r+0x2d0>
 801fe7a:	4b1e      	ldr	r3, [pc, #120]	@ (801fef4 <_dtoa_r+0x2cc>)
 801fe7c:	4602      	mov	r2, r0
 801fe7e:	f240 11af 	movw	r1, #431	@ 0x1af
 801fe82:	e6ea      	b.n	801fc5a <_dtoa_r+0x32>
 801fe84:	2200      	movs	r2, #0
 801fe86:	e7e1      	b.n	801fe4c <_dtoa_r+0x224>
 801fe88:	2200      	movs	r2, #0
 801fe8a:	e7d3      	b.n	801fe34 <_dtoa_r+0x20c>
 801fe8c:	2401      	movs	r4, #1
 801fe8e:	2200      	movs	r2, #0
 801fe90:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801fe94:	f04f 3bff 	mov.w	fp, #4294967295
 801fe98:	2100      	movs	r1, #0
 801fe9a:	46da      	mov	sl, fp
 801fe9c:	2212      	movs	r2, #18
 801fe9e:	9109      	str	r1, [sp, #36]	@ 0x24
 801fea0:	e7da      	b.n	801fe58 <_dtoa_r+0x230>
 801fea2:	2201      	movs	r2, #1
 801fea4:	9208      	str	r2, [sp, #32]
 801fea6:	e7f5      	b.n	801fe94 <_dtoa_r+0x26c>
 801fea8:	f04f 0b01 	mov.w	fp, #1
 801feac:	46da      	mov	sl, fp
 801feae:	465a      	mov	r2, fp
 801feb0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 801feb4:	e7d0      	b.n	801fe58 <_dtoa_r+0x230>
 801feb6:	3101      	adds	r1, #1
 801feb8:	0040      	lsls	r0, r0, #1
 801feba:	e7d1      	b.n	801fe60 <_dtoa_r+0x238>
 801febc:	f3af 8000 	nop.w
 801fec0:	636f4361 	.word	0x636f4361
 801fec4:	3fd287a7 	.word	0x3fd287a7
 801fec8:	8b60c8b3 	.word	0x8b60c8b3
 801fecc:	3fc68a28 	.word	0x3fc68a28
 801fed0:	509f79fb 	.word	0x509f79fb
 801fed4:	3fd34413 	.word	0x3fd34413
 801fed8:	08022cd1 	.word	0x08022cd1
 801fedc:	08022ce8 	.word	0x08022ce8
 801fee0:	7ff00000 	.word	0x7ff00000
 801fee4:	08022ccd 	.word	0x08022ccd
 801fee8:	08022ca1 	.word	0x08022ca1
 801feec:	08022ca0 	.word	0x08022ca0
 801fef0:	08022e00 	.word	0x08022e00
 801fef4:	08022d40 	.word	0x08022d40
 801fef8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801fefc:	f1ba 0f0e 	cmp.w	sl, #14
 801ff00:	6010      	str	r0, [r2, #0]
 801ff02:	d86e      	bhi.n	801ffe2 <_dtoa_r+0x3ba>
 801ff04:	2c00      	cmp	r4, #0
 801ff06:	d06c      	beq.n	801ffe2 <_dtoa_r+0x3ba>
 801ff08:	f1b8 0f00 	cmp.w	r8, #0
 801ff0c:	f340 80b4 	ble.w	8020078 <_dtoa_r+0x450>
 801ff10:	4ac8      	ldr	r2, [pc, #800]	@ (8020234 <_dtoa_r+0x60c>)
 801ff12:	f008 010f 	and.w	r1, r8, #15
 801ff16:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801ff1a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801ff1e:	ed92 7b00 	vldr	d7, [r2]
 801ff22:	ea4f 1128 	mov.w	r1, r8, asr #4
 801ff26:	f000 809b 	beq.w	8020060 <_dtoa_r+0x438>
 801ff2a:	4ac3      	ldr	r2, [pc, #780]	@ (8020238 <_dtoa_r+0x610>)
 801ff2c:	ed92 6b08 	vldr	d6, [r2, #32]
 801ff30:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801ff34:	ed8d 6b02 	vstr	d6, [sp, #8]
 801ff38:	f001 010f 	and.w	r1, r1, #15
 801ff3c:	2203      	movs	r2, #3
 801ff3e:	48be      	ldr	r0, [pc, #760]	@ (8020238 <_dtoa_r+0x610>)
 801ff40:	2900      	cmp	r1, #0
 801ff42:	f040 808f 	bne.w	8020064 <_dtoa_r+0x43c>
 801ff46:	ed9d 6b02 	vldr	d6, [sp, #8]
 801ff4a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801ff4e:	ed8d 7b02 	vstr	d7, [sp, #8]
 801ff52:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801ff54:	ed9d 7b02 	vldr	d7, [sp, #8]
 801ff58:	2900      	cmp	r1, #0
 801ff5a:	f000 80b3 	beq.w	80200c4 <_dtoa_r+0x49c>
 801ff5e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801ff62:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801ff66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ff6a:	f140 80ab 	bpl.w	80200c4 <_dtoa_r+0x49c>
 801ff6e:	f1ba 0f00 	cmp.w	sl, #0
 801ff72:	f000 80a7 	beq.w	80200c4 <_dtoa_r+0x49c>
 801ff76:	f1bb 0f00 	cmp.w	fp, #0
 801ff7a:	dd30      	ble.n	801ffde <_dtoa_r+0x3b6>
 801ff7c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 801ff80:	ee27 7b06 	vmul.f64	d7, d7, d6
 801ff84:	ed8d 7b02 	vstr	d7, [sp, #8]
 801ff88:	f108 31ff 	add.w	r1, r8, #4294967295
 801ff8c:	9105      	str	r1, [sp, #20]
 801ff8e:	3201      	adds	r2, #1
 801ff90:	465c      	mov	r4, fp
 801ff92:	ed9d 6b02 	vldr	d6, [sp, #8]
 801ff96:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801ff9a:	ee07 2a90 	vmov	s15, r2
 801ff9e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801ffa2:	eea7 5b06 	vfma.f64	d5, d7, d6
 801ffa6:	ee15 2a90 	vmov	r2, s11
 801ffaa:	ec51 0b15 	vmov	r0, r1, d5
 801ffae:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801ffb2:	2c00      	cmp	r4, #0
 801ffb4:	f040 808a 	bne.w	80200cc <_dtoa_r+0x4a4>
 801ffb8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801ffbc:	ee36 6b47 	vsub.f64	d6, d6, d7
 801ffc0:	ec41 0b17 	vmov	d7, r0, r1
 801ffc4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801ffc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ffcc:	f300 826a 	bgt.w	80204a4 <_dtoa_r+0x87c>
 801ffd0:	eeb1 7b47 	vneg.f64	d7, d7
 801ffd4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801ffd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ffdc:	d423      	bmi.n	8020026 <_dtoa_r+0x3fe>
 801ffde:	ed8d 8b02 	vstr	d8, [sp, #8]
 801ffe2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801ffe4:	2a00      	cmp	r2, #0
 801ffe6:	f2c0 8129 	blt.w	802023c <_dtoa_r+0x614>
 801ffea:	f1b8 0f0e 	cmp.w	r8, #14
 801ffee:	f300 8125 	bgt.w	802023c <_dtoa_r+0x614>
 801fff2:	4b90      	ldr	r3, [pc, #576]	@ (8020234 <_dtoa_r+0x60c>)
 801fff4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801fff8:	ed93 6b00 	vldr	d6, [r3]
 801fffc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801fffe:	2b00      	cmp	r3, #0
 8020000:	f280 80c8 	bge.w	8020194 <_dtoa_r+0x56c>
 8020004:	f1ba 0f00 	cmp.w	sl, #0
 8020008:	f300 80c4 	bgt.w	8020194 <_dtoa_r+0x56c>
 802000c:	d10b      	bne.n	8020026 <_dtoa_r+0x3fe>
 802000e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8020012:	ee26 6b07 	vmul.f64	d6, d6, d7
 8020016:	ed9d 7b02 	vldr	d7, [sp, #8]
 802001a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 802001e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020022:	f2c0 823c 	blt.w	802049e <_dtoa_r+0x876>
 8020026:	2400      	movs	r4, #0
 8020028:	4625      	mov	r5, r4
 802002a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802002c:	43db      	mvns	r3, r3
 802002e:	9305      	str	r3, [sp, #20]
 8020030:	463e      	mov	r6, r7
 8020032:	f04f 0800 	mov.w	r8, #0
 8020036:	4621      	mov	r1, r4
 8020038:	4648      	mov	r0, r9
 802003a:	f000 fbdd 	bl	80207f8 <_Bfree>
 802003e:	2d00      	cmp	r5, #0
 8020040:	f000 80a2 	beq.w	8020188 <_dtoa_r+0x560>
 8020044:	f1b8 0f00 	cmp.w	r8, #0
 8020048:	d005      	beq.n	8020056 <_dtoa_r+0x42e>
 802004a:	45a8      	cmp	r8, r5
 802004c:	d003      	beq.n	8020056 <_dtoa_r+0x42e>
 802004e:	4641      	mov	r1, r8
 8020050:	4648      	mov	r0, r9
 8020052:	f000 fbd1 	bl	80207f8 <_Bfree>
 8020056:	4629      	mov	r1, r5
 8020058:	4648      	mov	r0, r9
 802005a:	f000 fbcd 	bl	80207f8 <_Bfree>
 802005e:	e093      	b.n	8020188 <_dtoa_r+0x560>
 8020060:	2202      	movs	r2, #2
 8020062:	e76c      	b.n	801ff3e <_dtoa_r+0x316>
 8020064:	07cc      	lsls	r4, r1, #31
 8020066:	d504      	bpl.n	8020072 <_dtoa_r+0x44a>
 8020068:	ed90 6b00 	vldr	d6, [r0]
 802006c:	3201      	adds	r2, #1
 802006e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8020072:	1049      	asrs	r1, r1, #1
 8020074:	3008      	adds	r0, #8
 8020076:	e763      	b.n	801ff40 <_dtoa_r+0x318>
 8020078:	d022      	beq.n	80200c0 <_dtoa_r+0x498>
 802007a:	f1c8 0100 	rsb	r1, r8, #0
 802007e:	4a6d      	ldr	r2, [pc, #436]	@ (8020234 <_dtoa_r+0x60c>)
 8020080:	f001 000f 	and.w	r0, r1, #15
 8020084:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8020088:	ed92 7b00 	vldr	d7, [r2]
 802008c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8020090:	ed8d 7b02 	vstr	d7, [sp, #8]
 8020094:	4868      	ldr	r0, [pc, #416]	@ (8020238 <_dtoa_r+0x610>)
 8020096:	1109      	asrs	r1, r1, #4
 8020098:	2400      	movs	r4, #0
 802009a:	2202      	movs	r2, #2
 802009c:	b929      	cbnz	r1, 80200aa <_dtoa_r+0x482>
 802009e:	2c00      	cmp	r4, #0
 80200a0:	f43f af57 	beq.w	801ff52 <_dtoa_r+0x32a>
 80200a4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80200a8:	e753      	b.n	801ff52 <_dtoa_r+0x32a>
 80200aa:	07ce      	lsls	r6, r1, #31
 80200ac:	d505      	bpl.n	80200ba <_dtoa_r+0x492>
 80200ae:	ed90 6b00 	vldr	d6, [r0]
 80200b2:	3201      	adds	r2, #1
 80200b4:	2401      	movs	r4, #1
 80200b6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80200ba:	1049      	asrs	r1, r1, #1
 80200bc:	3008      	adds	r0, #8
 80200be:	e7ed      	b.n	802009c <_dtoa_r+0x474>
 80200c0:	2202      	movs	r2, #2
 80200c2:	e746      	b.n	801ff52 <_dtoa_r+0x32a>
 80200c4:	f8cd 8014 	str.w	r8, [sp, #20]
 80200c8:	4654      	mov	r4, sl
 80200ca:	e762      	b.n	801ff92 <_dtoa_r+0x36a>
 80200cc:	4a59      	ldr	r2, [pc, #356]	@ (8020234 <_dtoa_r+0x60c>)
 80200ce:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80200d2:	ed12 4b02 	vldr	d4, [r2, #-8]
 80200d6:	9a08      	ldr	r2, [sp, #32]
 80200d8:	ec41 0b17 	vmov	d7, r0, r1
 80200dc:	443c      	add	r4, r7
 80200de:	b34a      	cbz	r2, 8020134 <_dtoa_r+0x50c>
 80200e0:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 80200e4:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 80200e8:	463e      	mov	r6, r7
 80200ea:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80200ee:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80200f2:	ee35 7b47 	vsub.f64	d7, d5, d7
 80200f6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80200fa:	ee14 2a90 	vmov	r2, s9
 80200fe:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8020102:	3230      	adds	r2, #48	@ 0x30
 8020104:	ee36 6b45 	vsub.f64	d6, d6, d5
 8020108:	eeb4 6bc7 	vcmpe.f64	d6, d7
 802010c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020110:	f806 2b01 	strb.w	r2, [r6], #1
 8020114:	d438      	bmi.n	8020188 <_dtoa_r+0x560>
 8020116:	ee32 5b46 	vsub.f64	d5, d2, d6
 802011a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 802011e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020122:	d46e      	bmi.n	8020202 <_dtoa_r+0x5da>
 8020124:	42a6      	cmp	r6, r4
 8020126:	f43f af5a 	beq.w	801ffde <_dtoa_r+0x3b6>
 802012a:	ee27 7b03 	vmul.f64	d7, d7, d3
 802012e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8020132:	e7e0      	b.n	80200f6 <_dtoa_r+0x4ce>
 8020134:	4621      	mov	r1, r4
 8020136:	463e      	mov	r6, r7
 8020138:	ee27 7b04 	vmul.f64	d7, d7, d4
 802013c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8020140:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8020144:	ee14 2a90 	vmov	r2, s9
 8020148:	3230      	adds	r2, #48	@ 0x30
 802014a:	f806 2b01 	strb.w	r2, [r6], #1
 802014e:	42a6      	cmp	r6, r4
 8020150:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8020154:	ee36 6b45 	vsub.f64	d6, d6, d5
 8020158:	d119      	bne.n	802018e <_dtoa_r+0x566>
 802015a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 802015e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8020162:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8020166:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802016a:	dc4a      	bgt.n	8020202 <_dtoa_r+0x5da>
 802016c:	ee35 5b47 	vsub.f64	d5, d5, d7
 8020170:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8020174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020178:	f57f af31 	bpl.w	801ffde <_dtoa_r+0x3b6>
 802017c:	460e      	mov	r6, r1
 802017e:	3901      	subs	r1, #1
 8020180:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8020184:	2b30      	cmp	r3, #48	@ 0x30
 8020186:	d0f9      	beq.n	802017c <_dtoa_r+0x554>
 8020188:	f8dd 8014 	ldr.w	r8, [sp, #20]
 802018c:	e027      	b.n	80201de <_dtoa_r+0x5b6>
 802018e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8020192:	e7d5      	b.n	8020140 <_dtoa_r+0x518>
 8020194:	ed9d 7b02 	vldr	d7, [sp, #8]
 8020198:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 802019c:	463e      	mov	r6, r7
 802019e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80201a2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80201a6:	ee15 3a10 	vmov	r3, s10
 80201aa:	3330      	adds	r3, #48	@ 0x30
 80201ac:	f806 3b01 	strb.w	r3, [r6], #1
 80201b0:	1bf3      	subs	r3, r6, r7
 80201b2:	459a      	cmp	sl, r3
 80201b4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80201b8:	eea3 7b46 	vfms.f64	d7, d3, d6
 80201bc:	d132      	bne.n	8020224 <_dtoa_r+0x5fc>
 80201be:	ee37 7b07 	vadd.f64	d7, d7, d7
 80201c2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80201c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80201ca:	dc18      	bgt.n	80201fe <_dtoa_r+0x5d6>
 80201cc:	eeb4 7b46 	vcmp.f64	d7, d6
 80201d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80201d4:	d103      	bne.n	80201de <_dtoa_r+0x5b6>
 80201d6:	ee15 3a10 	vmov	r3, s10
 80201da:	07db      	lsls	r3, r3, #31
 80201dc:	d40f      	bmi.n	80201fe <_dtoa_r+0x5d6>
 80201de:	9901      	ldr	r1, [sp, #4]
 80201e0:	4648      	mov	r0, r9
 80201e2:	f000 fb09 	bl	80207f8 <_Bfree>
 80201e6:	2300      	movs	r3, #0
 80201e8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80201ea:	7033      	strb	r3, [r6, #0]
 80201ec:	f108 0301 	add.w	r3, r8, #1
 80201f0:	6013      	str	r3, [r2, #0]
 80201f2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80201f4:	2b00      	cmp	r3, #0
 80201f6:	f000 824b 	beq.w	8020690 <_dtoa_r+0xa68>
 80201fa:	601e      	str	r6, [r3, #0]
 80201fc:	e248      	b.n	8020690 <_dtoa_r+0xa68>
 80201fe:	f8cd 8014 	str.w	r8, [sp, #20]
 8020202:	4633      	mov	r3, r6
 8020204:	461e      	mov	r6, r3
 8020206:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 802020a:	2a39      	cmp	r2, #57	@ 0x39
 802020c:	d106      	bne.n	802021c <_dtoa_r+0x5f4>
 802020e:	429f      	cmp	r7, r3
 8020210:	d1f8      	bne.n	8020204 <_dtoa_r+0x5dc>
 8020212:	9a05      	ldr	r2, [sp, #20]
 8020214:	3201      	adds	r2, #1
 8020216:	9205      	str	r2, [sp, #20]
 8020218:	2230      	movs	r2, #48	@ 0x30
 802021a:	703a      	strb	r2, [r7, #0]
 802021c:	781a      	ldrb	r2, [r3, #0]
 802021e:	3201      	adds	r2, #1
 8020220:	701a      	strb	r2, [r3, #0]
 8020222:	e7b1      	b.n	8020188 <_dtoa_r+0x560>
 8020224:	ee27 7b04 	vmul.f64	d7, d7, d4
 8020228:	eeb5 7b40 	vcmp.f64	d7, #0.0
 802022c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020230:	d1b5      	bne.n	802019e <_dtoa_r+0x576>
 8020232:	e7d4      	b.n	80201de <_dtoa_r+0x5b6>
 8020234:	08022e00 	.word	0x08022e00
 8020238:	08022dd8 	.word	0x08022dd8
 802023c:	9908      	ldr	r1, [sp, #32]
 802023e:	2900      	cmp	r1, #0
 8020240:	f000 80e9 	beq.w	8020416 <_dtoa_r+0x7ee>
 8020244:	9907      	ldr	r1, [sp, #28]
 8020246:	2901      	cmp	r1, #1
 8020248:	f300 80cb 	bgt.w	80203e2 <_dtoa_r+0x7ba>
 802024c:	2d00      	cmp	r5, #0
 802024e:	f000 80c4 	beq.w	80203da <_dtoa_r+0x7b2>
 8020252:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8020256:	9e04      	ldr	r6, [sp, #16]
 8020258:	461c      	mov	r4, r3
 802025a:	9305      	str	r3, [sp, #20]
 802025c:	9b04      	ldr	r3, [sp, #16]
 802025e:	4413      	add	r3, r2
 8020260:	9304      	str	r3, [sp, #16]
 8020262:	9b06      	ldr	r3, [sp, #24]
 8020264:	2101      	movs	r1, #1
 8020266:	4413      	add	r3, r2
 8020268:	4648      	mov	r0, r9
 802026a:	9306      	str	r3, [sp, #24]
 802026c:	f000 fb78 	bl	8020960 <__i2b>
 8020270:	9b05      	ldr	r3, [sp, #20]
 8020272:	4605      	mov	r5, r0
 8020274:	b166      	cbz	r6, 8020290 <_dtoa_r+0x668>
 8020276:	9a06      	ldr	r2, [sp, #24]
 8020278:	2a00      	cmp	r2, #0
 802027a:	dd09      	ble.n	8020290 <_dtoa_r+0x668>
 802027c:	42b2      	cmp	r2, r6
 802027e:	9904      	ldr	r1, [sp, #16]
 8020280:	bfa8      	it	ge
 8020282:	4632      	movge	r2, r6
 8020284:	1a89      	subs	r1, r1, r2
 8020286:	9104      	str	r1, [sp, #16]
 8020288:	9906      	ldr	r1, [sp, #24]
 802028a:	1ab6      	subs	r6, r6, r2
 802028c:	1a8a      	subs	r2, r1, r2
 802028e:	9206      	str	r2, [sp, #24]
 8020290:	b30b      	cbz	r3, 80202d6 <_dtoa_r+0x6ae>
 8020292:	9a08      	ldr	r2, [sp, #32]
 8020294:	2a00      	cmp	r2, #0
 8020296:	f000 80c5 	beq.w	8020424 <_dtoa_r+0x7fc>
 802029a:	2c00      	cmp	r4, #0
 802029c:	f000 80bf 	beq.w	802041e <_dtoa_r+0x7f6>
 80202a0:	4629      	mov	r1, r5
 80202a2:	4622      	mov	r2, r4
 80202a4:	4648      	mov	r0, r9
 80202a6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80202a8:	f000 fc12 	bl	8020ad0 <__pow5mult>
 80202ac:	9a01      	ldr	r2, [sp, #4]
 80202ae:	4601      	mov	r1, r0
 80202b0:	4605      	mov	r5, r0
 80202b2:	4648      	mov	r0, r9
 80202b4:	f000 fb6a 	bl	802098c <__multiply>
 80202b8:	9901      	ldr	r1, [sp, #4]
 80202ba:	9005      	str	r0, [sp, #20]
 80202bc:	4648      	mov	r0, r9
 80202be:	f000 fa9b 	bl	80207f8 <_Bfree>
 80202c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80202c4:	1b1b      	subs	r3, r3, r4
 80202c6:	f000 80b0 	beq.w	802042a <_dtoa_r+0x802>
 80202ca:	9905      	ldr	r1, [sp, #20]
 80202cc:	461a      	mov	r2, r3
 80202ce:	4648      	mov	r0, r9
 80202d0:	f000 fbfe 	bl	8020ad0 <__pow5mult>
 80202d4:	9001      	str	r0, [sp, #4]
 80202d6:	2101      	movs	r1, #1
 80202d8:	4648      	mov	r0, r9
 80202da:	f000 fb41 	bl	8020960 <__i2b>
 80202de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80202e0:	4604      	mov	r4, r0
 80202e2:	2b00      	cmp	r3, #0
 80202e4:	f000 81da 	beq.w	802069c <_dtoa_r+0xa74>
 80202e8:	461a      	mov	r2, r3
 80202ea:	4601      	mov	r1, r0
 80202ec:	4648      	mov	r0, r9
 80202ee:	f000 fbef 	bl	8020ad0 <__pow5mult>
 80202f2:	9b07      	ldr	r3, [sp, #28]
 80202f4:	2b01      	cmp	r3, #1
 80202f6:	4604      	mov	r4, r0
 80202f8:	f300 80a0 	bgt.w	802043c <_dtoa_r+0x814>
 80202fc:	9b02      	ldr	r3, [sp, #8]
 80202fe:	2b00      	cmp	r3, #0
 8020300:	f040 8096 	bne.w	8020430 <_dtoa_r+0x808>
 8020304:	9b03      	ldr	r3, [sp, #12]
 8020306:	f3c3 0213 	ubfx	r2, r3, #0, #20
 802030a:	2a00      	cmp	r2, #0
 802030c:	f040 8092 	bne.w	8020434 <_dtoa_r+0x80c>
 8020310:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8020314:	0d12      	lsrs	r2, r2, #20
 8020316:	0512      	lsls	r2, r2, #20
 8020318:	2a00      	cmp	r2, #0
 802031a:	f000 808d 	beq.w	8020438 <_dtoa_r+0x810>
 802031e:	9b04      	ldr	r3, [sp, #16]
 8020320:	3301      	adds	r3, #1
 8020322:	9304      	str	r3, [sp, #16]
 8020324:	9b06      	ldr	r3, [sp, #24]
 8020326:	3301      	adds	r3, #1
 8020328:	9306      	str	r3, [sp, #24]
 802032a:	2301      	movs	r3, #1
 802032c:	930b      	str	r3, [sp, #44]	@ 0x2c
 802032e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8020330:	2b00      	cmp	r3, #0
 8020332:	f000 81b9 	beq.w	80206a8 <_dtoa_r+0xa80>
 8020336:	6922      	ldr	r2, [r4, #16]
 8020338:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 802033c:	6910      	ldr	r0, [r2, #16]
 802033e:	f000 fac3 	bl	80208c8 <__hi0bits>
 8020342:	f1c0 0020 	rsb	r0, r0, #32
 8020346:	9b06      	ldr	r3, [sp, #24]
 8020348:	4418      	add	r0, r3
 802034a:	f010 001f 	ands.w	r0, r0, #31
 802034e:	f000 8081 	beq.w	8020454 <_dtoa_r+0x82c>
 8020352:	f1c0 0220 	rsb	r2, r0, #32
 8020356:	2a04      	cmp	r2, #4
 8020358:	dd73      	ble.n	8020442 <_dtoa_r+0x81a>
 802035a:	9b04      	ldr	r3, [sp, #16]
 802035c:	f1c0 001c 	rsb	r0, r0, #28
 8020360:	4403      	add	r3, r0
 8020362:	9304      	str	r3, [sp, #16]
 8020364:	9b06      	ldr	r3, [sp, #24]
 8020366:	4406      	add	r6, r0
 8020368:	4403      	add	r3, r0
 802036a:	9306      	str	r3, [sp, #24]
 802036c:	9b04      	ldr	r3, [sp, #16]
 802036e:	2b00      	cmp	r3, #0
 8020370:	dd05      	ble.n	802037e <_dtoa_r+0x756>
 8020372:	9901      	ldr	r1, [sp, #4]
 8020374:	461a      	mov	r2, r3
 8020376:	4648      	mov	r0, r9
 8020378:	f000 fc04 	bl	8020b84 <__lshift>
 802037c:	9001      	str	r0, [sp, #4]
 802037e:	9b06      	ldr	r3, [sp, #24]
 8020380:	2b00      	cmp	r3, #0
 8020382:	dd05      	ble.n	8020390 <_dtoa_r+0x768>
 8020384:	4621      	mov	r1, r4
 8020386:	461a      	mov	r2, r3
 8020388:	4648      	mov	r0, r9
 802038a:	f000 fbfb 	bl	8020b84 <__lshift>
 802038e:	4604      	mov	r4, r0
 8020390:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8020392:	2b00      	cmp	r3, #0
 8020394:	d060      	beq.n	8020458 <_dtoa_r+0x830>
 8020396:	9801      	ldr	r0, [sp, #4]
 8020398:	4621      	mov	r1, r4
 802039a:	f000 fc5f 	bl	8020c5c <__mcmp>
 802039e:	2800      	cmp	r0, #0
 80203a0:	da5a      	bge.n	8020458 <_dtoa_r+0x830>
 80203a2:	f108 33ff 	add.w	r3, r8, #4294967295
 80203a6:	9305      	str	r3, [sp, #20]
 80203a8:	9901      	ldr	r1, [sp, #4]
 80203aa:	2300      	movs	r3, #0
 80203ac:	220a      	movs	r2, #10
 80203ae:	4648      	mov	r0, r9
 80203b0:	f000 fa44 	bl	802083c <__multadd>
 80203b4:	9b08      	ldr	r3, [sp, #32]
 80203b6:	9001      	str	r0, [sp, #4]
 80203b8:	2b00      	cmp	r3, #0
 80203ba:	f000 8177 	beq.w	80206ac <_dtoa_r+0xa84>
 80203be:	4629      	mov	r1, r5
 80203c0:	2300      	movs	r3, #0
 80203c2:	220a      	movs	r2, #10
 80203c4:	4648      	mov	r0, r9
 80203c6:	f000 fa39 	bl	802083c <__multadd>
 80203ca:	f1bb 0f00 	cmp.w	fp, #0
 80203ce:	4605      	mov	r5, r0
 80203d0:	dc6e      	bgt.n	80204b0 <_dtoa_r+0x888>
 80203d2:	9b07      	ldr	r3, [sp, #28]
 80203d4:	2b02      	cmp	r3, #2
 80203d6:	dc48      	bgt.n	802046a <_dtoa_r+0x842>
 80203d8:	e06a      	b.n	80204b0 <_dtoa_r+0x888>
 80203da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80203dc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80203e0:	e739      	b.n	8020256 <_dtoa_r+0x62e>
 80203e2:	f10a 34ff 	add.w	r4, sl, #4294967295
 80203e6:	42a3      	cmp	r3, r4
 80203e8:	db07      	blt.n	80203fa <_dtoa_r+0x7d2>
 80203ea:	f1ba 0f00 	cmp.w	sl, #0
 80203ee:	eba3 0404 	sub.w	r4, r3, r4
 80203f2:	db0b      	blt.n	802040c <_dtoa_r+0x7e4>
 80203f4:	9e04      	ldr	r6, [sp, #16]
 80203f6:	4652      	mov	r2, sl
 80203f8:	e72f      	b.n	802025a <_dtoa_r+0x632>
 80203fa:	1ae2      	subs	r2, r4, r3
 80203fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80203fe:	9e04      	ldr	r6, [sp, #16]
 8020400:	4413      	add	r3, r2
 8020402:	930a      	str	r3, [sp, #40]	@ 0x28
 8020404:	4652      	mov	r2, sl
 8020406:	4623      	mov	r3, r4
 8020408:	2400      	movs	r4, #0
 802040a:	e726      	b.n	802025a <_dtoa_r+0x632>
 802040c:	9a04      	ldr	r2, [sp, #16]
 802040e:	eba2 060a 	sub.w	r6, r2, sl
 8020412:	2200      	movs	r2, #0
 8020414:	e721      	b.n	802025a <_dtoa_r+0x632>
 8020416:	9e04      	ldr	r6, [sp, #16]
 8020418:	9d08      	ldr	r5, [sp, #32]
 802041a:	461c      	mov	r4, r3
 802041c:	e72a      	b.n	8020274 <_dtoa_r+0x64c>
 802041e:	9a01      	ldr	r2, [sp, #4]
 8020420:	9205      	str	r2, [sp, #20]
 8020422:	e752      	b.n	80202ca <_dtoa_r+0x6a2>
 8020424:	9901      	ldr	r1, [sp, #4]
 8020426:	461a      	mov	r2, r3
 8020428:	e751      	b.n	80202ce <_dtoa_r+0x6a6>
 802042a:	9b05      	ldr	r3, [sp, #20]
 802042c:	9301      	str	r3, [sp, #4]
 802042e:	e752      	b.n	80202d6 <_dtoa_r+0x6ae>
 8020430:	2300      	movs	r3, #0
 8020432:	e77b      	b.n	802032c <_dtoa_r+0x704>
 8020434:	9b02      	ldr	r3, [sp, #8]
 8020436:	e779      	b.n	802032c <_dtoa_r+0x704>
 8020438:	920b      	str	r2, [sp, #44]	@ 0x2c
 802043a:	e778      	b.n	802032e <_dtoa_r+0x706>
 802043c:	2300      	movs	r3, #0
 802043e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8020440:	e779      	b.n	8020336 <_dtoa_r+0x70e>
 8020442:	d093      	beq.n	802036c <_dtoa_r+0x744>
 8020444:	9b04      	ldr	r3, [sp, #16]
 8020446:	321c      	adds	r2, #28
 8020448:	4413      	add	r3, r2
 802044a:	9304      	str	r3, [sp, #16]
 802044c:	9b06      	ldr	r3, [sp, #24]
 802044e:	4416      	add	r6, r2
 8020450:	4413      	add	r3, r2
 8020452:	e78a      	b.n	802036a <_dtoa_r+0x742>
 8020454:	4602      	mov	r2, r0
 8020456:	e7f5      	b.n	8020444 <_dtoa_r+0x81c>
 8020458:	f1ba 0f00 	cmp.w	sl, #0
 802045c:	f8cd 8014 	str.w	r8, [sp, #20]
 8020460:	46d3      	mov	fp, sl
 8020462:	dc21      	bgt.n	80204a8 <_dtoa_r+0x880>
 8020464:	9b07      	ldr	r3, [sp, #28]
 8020466:	2b02      	cmp	r3, #2
 8020468:	dd1e      	ble.n	80204a8 <_dtoa_r+0x880>
 802046a:	f1bb 0f00 	cmp.w	fp, #0
 802046e:	f47f addc 	bne.w	802002a <_dtoa_r+0x402>
 8020472:	4621      	mov	r1, r4
 8020474:	465b      	mov	r3, fp
 8020476:	2205      	movs	r2, #5
 8020478:	4648      	mov	r0, r9
 802047a:	f000 f9df 	bl	802083c <__multadd>
 802047e:	4601      	mov	r1, r0
 8020480:	4604      	mov	r4, r0
 8020482:	9801      	ldr	r0, [sp, #4]
 8020484:	f000 fbea 	bl	8020c5c <__mcmp>
 8020488:	2800      	cmp	r0, #0
 802048a:	f77f adce 	ble.w	802002a <_dtoa_r+0x402>
 802048e:	463e      	mov	r6, r7
 8020490:	2331      	movs	r3, #49	@ 0x31
 8020492:	f806 3b01 	strb.w	r3, [r6], #1
 8020496:	9b05      	ldr	r3, [sp, #20]
 8020498:	3301      	adds	r3, #1
 802049a:	9305      	str	r3, [sp, #20]
 802049c:	e5c9      	b.n	8020032 <_dtoa_r+0x40a>
 802049e:	f8cd 8014 	str.w	r8, [sp, #20]
 80204a2:	4654      	mov	r4, sl
 80204a4:	4625      	mov	r5, r4
 80204a6:	e7f2      	b.n	802048e <_dtoa_r+0x866>
 80204a8:	9b08      	ldr	r3, [sp, #32]
 80204aa:	2b00      	cmp	r3, #0
 80204ac:	f000 8102 	beq.w	80206b4 <_dtoa_r+0xa8c>
 80204b0:	2e00      	cmp	r6, #0
 80204b2:	dd05      	ble.n	80204c0 <_dtoa_r+0x898>
 80204b4:	4629      	mov	r1, r5
 80204b6:	4632      	mov	r2, r6
 80204b8:	4648      	mov	r0, r9
 80204ba:	f000 fb63 	bl	8020b84 <__lshift>
 80204be:	4605      	mov	r5, r0
 80204c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80204c2:	2b00      	cmp	r3, #0
 80204c4:	d058      	beq.n	8020578 <_dtoa_r+0x950>
 80204c6:	6869      	ldr	r1, [r5, #4]
 80204c8:	4648      	mov	r0, r9
 80204ca:	f000 f955 	bl	8020778 <_Balloc>
 80204ce:	4606      	mov	r6, r0
 80204d0:	b928      	cbnz	r0, 80204de <_dtoa_r+0x8b6>
 80204d2:	4b82      	ldr	r3, [pc, #520]	@ (80206dc <_dtoa_r+0xab4>)
 80204d4:	4602      	mov	r2, r0
 80204d6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80204da:	f7ff bbbe 	b.w	801fc5a <_dtoa_r+0x32>
 80204de:	692a      	ldr	r2, [r5, #16]
 80204e0:	3202      	adds	r2, #2
 80204e2:	0092      	lsls	r2, r2, #2
 80204e4:	f105 010c 	add.w	r1, r5, #12
 80204e8:	300c      	adds	r0, #12
 80204ea:	f7ff fafe 	bl	801faea <memcpy>
 80204ee:	2201      	movs	r2, #1
 80204f0:	4631      	mov	r1, r6
 80204f2:	4648      	mov	r0, r9
 80204f4:	f000 fb46 	bl	8020b84 <__lshift>
 80204f8:	1c7b      	adds	r3, r7, #1
 80204fa:	9304      	str	r3, [sp, #16]
 80204fc:	eb07 030b 	add.w	r3, r7, fp
 8020500:	9309      	str	r3, [sp, #36]	@ 0x24
 8020502:	9b02      	ldr	r3, [sp, #8]
 8020504:	f003 0301 	and.w	r3, r3, #1
 8020508:	46a8      	mov	r8, r5
 802050a:	9308      	str	r3, [sp, #32]
 802050c:	4605      	mov	r5, r0
 802050e:	9b04      	ldr	r3, [sp, #16]
 8020510:	9801      	ldr	r0, [sp, #4]
 8020512:	4621      	mov	r1, r4
 8020514:	f103 3bff 	add.w	fp, r3, #4294967295
 8020518:	f7ff fafc 	bl	801fb14 <quorem>
 802051c:	4641      	mov	r1, r8
 802051e:	9002      	str	r0, [sp, #8]
 8020520:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8020524:	9801      	ldr	r0, [sp, #4]
 8020526:	f000 fb99 	bl	8020c5c <__mcmp>
 802052a:	462a      	mov	r2, r5
 802052c:	9006      	str	r0, [sp, #24]
 802052e:	4621      	mov	r1, r4
 8020530:	4648      	mov	r0, r9
 8020532:	f000 fbaf 	bl	8020c94 <__mdiff>
 8020536:	68c2      	ldr	r2, [r0, #12]
 8020538:	4606      	mov	r6, r0
 802053a:	b9fa      	cbnz	r2, 802057c <_dtoa_r+0x954>
 802053c:	4601      	mov	r1, r0
 802053e:	9801      	ldr	r0, [sp, #4]
 8020540:	f000 fb8c 	bl	8020c5c <__mcmp>
 8020544:	4602      	mov	r2, r0
 8020546:	4631      	mov	r1, r6
 8020548:	4648      	mov	r0, r9
 802054a:	920a      	str	r2, [sp, #40]	@ 0x28
 802054c:	f000 f954 	bl	80207f8 <_Bfree>
 8020550:	9b07      	ldr	r3, [sp, #28]
 8020552:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8020554:	9e04      	ldr	r6, [sp, #16]
 8020556:	ea42 0103 	orr.w	r1, r2, r3
 802055a:	9b08      	ldr	r3, [sp, #32]
 802055c:	4319      	orrs	r1, r3
 802055e:	d10f      	bne.n	8020580 <_dtoa_r+0x958>
 8020560:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8020564:	d028      	beq.n	80205b8 <_dtoa_r+0x990>
 8020566:	9b06      	ldr	r3, [sp, #24]
 8020568:	2b00      	cmp	r3, #0
 802056a:	dd02      	ble.n	8020572 <_dtoa_r+0x94a>
 802056c:	9b02      	ldr	r3, [sp, #8]
 802056e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8020572:	f88b a000 	strb.w	sl, [fp]
 8020576:	e55e      	b.n	8020036 <_dtoa_r+0x40e>
 8020578:	4628      	mov	r0, r5
 802057a:	e7bd      	b.n	80204f8 <_dtoa_r+0x8d0>
 802057c:	2201      	movs	r2, #1
 802057e:	e7e2      	b.n	8020546 <_dtoa_r+0x91e>
 8020580:	9b06      	ldr	r3, [sp, #24]
 8020582:	2b00      	cmp	r3, #0
 8020584:	db04      	blt.n	8020590 <_dtoa_r+0x968>
 8020586:	9907      	ldr	r1, [sp, #28]
 8020588:	430b      	orrs	r3, r1
 802058a:	9908      	ldr	r1, [sp, #32]
 802058c:	430b      	orrs	r3, r1
 802058e:	d120      	bne.n	80205d2 <_dtoa_r+0x9aa>
 8020590:	2a00      	cmp	r2, #0
 8020592:	ddee      	ble.n	8020572 <_dtoa_r+0x94a>
 8020594:	9901      	ldr	r1, [sp, #4]
 8020596:	2201      	movs	r2, #1
 8020598:	4648      	mov	r0, r9
 802059a:	f000 faf3 	bl	8020b84 <__lshift>
 802059e:	4621      	mov	r1, r4
 80205a0:	9001      	str	r0, [sp, #4]
 80205a2:	f000 fb5b 	bl	8020c5c <__mcmp>
 80205a6:	2800      	cmp	r0, #0
 80205a8:	dc03      	bgt.n	80205b2 <_dtoa_r+0x98a>
 80205aa:	d1e2      	bne.n	8020572 <_dtoa_r+0x94a>
 80205ac:	f01a 0f01 	tst.w	sl, #1
 80205b0:	d0df      	beq.n	8020572 <_dtoa_r+0x94a>
 80205b2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80205b6:	d1d9      	bne.n	802056c <_dtoa_r+0x944>
 80205b8:	2339      	movs	r3, #57	@ 0x39
 80205ba:	f88b 3000 	strb.w	r3, [fp]
 80205be:	4633      	mov	r3, r6
 80205c0:	461e      	mov	r6, r3
 80205c2:	3b01      	subs	r3, #1
 80205c4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80205c8:	2a39      	cmp	r2, #57	@ 0x39
 80205ca:	d052      	beq.n	8020672 <_dtoa_r+0xa4a>
 80205cc:	3201      	adds	r2, #1
 80205ce:	701a      	strb	r2, [r3, #0]
 80205d0:	e531      	b.n	8020036 <_dtoa_r+0x40e>
 80205d2:	2a00      	cmp	r2, #0
 80205d4:	dd07      	ble.n	80205e6 <_dtoa_r+0x9be>
 80205d6:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80205da:	d0ed      	beq.n	80205b8 <_dtoa_r+0x990>
 80205dc:	f10a 0301 	add.w	r3, sl, #1
 80205e0:	f88b 3000 	strb.w	r3, [fp]
 80205e4:	e527      	b.n	8020036 <_dtoa_r+0x40e>
 80205e6:	9b04      	ldr	r3, [sp, #16]
 80205e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80205ea:	f803 ac01 	strb.w	sl, [r3, #-1]
 80205ee:	4293      	cmp	r3, r2
 80205f0:	d029      	beq.n	8020646 <_dtoa_r+0xa1e>
 80205f2:	9901      	ldr	r1, [sp, #4]
 80205f4:	2300      	movs	r3, #0
 80205f6:	220a      	movs	r2, #10
 80205f8:	4648      	mov	r0, r9
 80205fa:	f000 f91f 	bl	802083c <__multadd>
 80205fe:	45a8      	cmp	r8, r5
 8020600:	9001      	str	r0, [sp, #4]
 8020602:	f04f 0300 	mov.w	r3, #0
 8020606:	f04f 020a 	mov.w	r2, #10
 802060a:	4641      	mov	r1, r8
 802060c:	4648      	mov	r0, r9
 802060e:	d107      	bne.n	8020620 <_dtoa_r+0x9f8>
 8020610:	f000 f914 	bl	802083c <__multadd>
 8020614:	4680      	mov	r8, r0
 8020616:	4605      	mov	r5, r0
 8020618:	9b04      	ldr	r3, [sp, #16]
 802061a:	3301      	adds	r3, #1
 802061c:	9304      	str	r3, [sp, #16]
 802061e:	e776      	b.n	802050e <_dtoa_r+0x8e6>
 8020620:	f000 f90c 	bl	802083c <__multadd>
 8020624:	4629      	mov	r1, r5
 8020626:	4680      	mov	r8, r0
 8020628:	2300      	movs	r3, #0
 802062a:	220a      	movs	r2, #10
 802062c:	4648      	mov	r0, r9
 802062e:	f000 f905 	bl	802083c <__multadd>
 8020632:	4605      	mov	r5, r0
 8020634:	e7f0      	b.n	8020618 <_dtoa_r+0x9f0>
 8020636:	f1bb 0f00 	cmp.w	fp, #0
 802063a:	bfcc      	ite	gt
 802063c:	465e      	movgt	r6, fp
 802063e:	2601      	movle	r6, #1
 8020640:	443e      	add	r6, r7
 8020642:	f04f 0800 	mov.w	r8, #0
 8020646:	9901      	ldr	r1, [sp, #4]
 8020648:	2201      	movs	r2, #1
 802064a:	4648      	mov	r0, r9
 802064c:	f000 fa9a 	bl	8020b84 <__lshift>
 8020650:	4621      	mov	r1, r4
 8020652:	9001      	str	r0, [sp, #4]
 8020654:	f000 fb02 	bl	8020c5c <__mcmp>
 8020658:	2800      	cmp	r0, #0
 802065a:	dcb0      	bgt.n	80205be <_dtoa_r+0x996>
 802065c:	d102      	bne.n	8020664 <_dtoa_r+0xa3c>
 802065e:	f01a 0f01 	tst.w	sl, #1
 8020662:	d1ac      	bne.n	80205be <_dtoa_r+0x996>
 8020664:	4633      	mov	r3, r6
 8020666:	461e      	mov	r6, r3
 8020668:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 802066c:	2a30      	cmp	r2, #48	@ 0x30
 802066e:	d0fa      	beq.n	8020666 <_dtoa_r+0xa3e>
 8020670:	e4e1      	b.n	8020036 <_dtoa_r+0x40e>
 8020672:	429f      	cmp	r7, r3
 8020674:	d1a4      	bne.n	80205c0 <_dtoa_r+0x998>
 8020676:	9b05      	ldr	r3, [sp, #20]
 8020678:	3301      	adds	r3, #1
 802067a:	9305      	str	r3, [sp, #20]
 802067c:	2331      	movs	r3, #49	@ 0x31
 802067e:	703b      	strb	r3, [r7, #0]
 8020680:	e4d9      	b.n	8020036 <_dtoa_r+0x40e>
 8020682:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8020684:	4f16      	ldr	r7, [pc, #88]	@ (80206e0 <_dtoa_r+0xab8>)
 8020686:	b11b      	cbz	r3, 8020690 <_dtoa_r+0xa68>
 8020688:	f107 0308 	add.w	r3, r7, #8
 802068c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 802068e:	6013      	str	r3, [r2, #0]
 8020690:	4638      	mov	r0, r7
 8020692:	b011      	add	sp, #68	@ 0x44
 8020694:	ecbd 8b02 	vpop	{d8}
 8020698:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802069c:	9b07      	ldr	r3, [sp, #28]
 802069e:	2b01      	cmp	r3, #1
 80206a0:	f77f ae2c 	ble.w	80202fc <_dtoa_r+0x6d4>
 80206a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80206a6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80206a8:	2001      	movs	r0, #1
 80206aa:	e64c      	b.n	8020346 <_dtoa_r+0x71e>
 80206ac:	f1bb 0f00 	cmp.w	fp, #0
 80206b0:	f77f aed8 	ble.w	8020464 <_dtoa_r+0x83c>
 80206b4:	463e      	mov	r6, r7
 80206b6:	9801      	ldr	r0, [sp, #4]
 80206b8:	4621      	mov	r1, r4
 80206ba:	f7ff fa2b 	bl	801fb14 <quorem>
 80206be:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80206c2:	f806 ab01 	strb.w	sl, [r6], #1
 80206c6:	1bf2      	subs	r2, r6, r7
 80206c8:	4593      	cmp	fp, r2
 80206ca:	ddb4      	ble.n	8020636 <_dtoa_r+0xa0e>
 80206cc:	9901      	ldr	r1, [sp, #4]
 80206ce:	2300      	movs	r3, #0
 80206d0:	220a      	movs	r2, #10
 80206d2:	4648      	mov	r0, r9
 80206d4:	f000 f8b2 	bl	802083c <__multadd>
 80206d8:	9001      	str	r0, [sp, #4]
 80206da:	e7ec      	b.n	80206b6 <_dtoa_r+0xa8e>
 80206dc:	08022d40 	.word	0x08022d40
 80206e0:	08022cc4 	.word	0x08022cc4

080206e4 <_free_r>:
 80206e4:	b538      	push	{r3, r4, r5, lr}
 80206e6:	4605      	mov	r5, r0
 80206e8:	2900      	cmp	r1, #0
 80206ea:	d041      	beq.n	8020770 <_free_r+0x8c>
 80206ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80206f0:	1f0c      	subs	r4, r1, #4
 80206f2:	2b00      	cmp	r3, #0
 80206f4:	bfb8      	it	lt
 80206f6:	18e4      	addlt	r4, r4, r3
 80206f8:	f7fe fbd8 	bl	801eeac <__malloc_lock>
 80206fc:	4a1d      	ldr	r2, [pc, #116]	@ (8020774 <_free_r+0x90>)
 80206fe:	6813      	ldr	r3, [r2, #0]
 8020700:	b933      	cbnz	r3, 8020710 <_free_r+0x2c>
 8020702:	6063      	str	r3, [r4, #4]
 8020704:	6014      	str	r4, [r2, #0]
 8020706:	4628      	mov	r0, r5
 8020708:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802070c:	f7fe bbd4 	b.w	801eeb8 <__malloc_unlock>
 8020710:	42a3      	cmp	r3, r4
 8020712:	d908      	bls.n	8020726 <_free_r+0x42>
 8020714:	6820      	ldr	r0, [r4, #0]
 8020716:	1821      	adds	r1, r4, r0
 8020718:	428b      	cmp	r3, r1
 802071a:	bf01      	itttt	eq
 802071c:	6819      	ldreq	r1, [r3, #0]
 802071e:	685b      	ldreq	r3, [r3, #4]
 8020720:	1809      	addeq	r1, r1, r0
 8020722:	6021      	streq	r1, [r4, #0]
 8020724:	e7ed      	b.n	8020702 <_free_r+0x1e>
 8020726:	461a      	mov	r2, r3
 8020728:	685b      	ldr	r3, [r3, #4]
 802072a:	b10b      	cbz	r3, 8020730 <_free_r+0x4c>
 802072c:	42a3      	cmp	r3, r4
 802072e:	d9fa      	bls.n	8020726 <_free_r+0x42>
 8020730:	6811      	ldr	r1, [r2, #0]
 8020732:	1850      	adds	r0, r2, r1
 8020734:	42a0      	cmp	r0, r4
 8020736:	d10b      	bne.n	8020750 <_free_r+0x6c>
 8020738:	6820      	ldr	r0, [r4, #0]
 802073a:	4401      	add	r1, r0
 802073c:	1850      	adds	r0, r2, r1
 802073e:	4283      	cmp	r3, r0
 8020740:	6011      	str	r1, [r2, #0]
 8020742:	d1e0      	bne.n	8020706 <_free_r+0x22>
 8020744:	6818      	ldr	r0, [r3, #0]
 8020746:	685b      	ldr	r3, [r3, #4]
 8020748:	6053      	str	r3, [r2, #4]
 802074a:	4408      	add	r0, r1
 802074c:	6010      	str	r0, [r2, #0]
 802074e:	e7da      	b.n	8020706 <_free_r+0x22>
 8020750:	d902      	bls.n	8020758 <_free_r+0x74>
 8020752:	230c      	movs	r3, #12
 8020754:	602b      	str	r3, [r5, #0]
 8020756:	e7d6      	b.n	8020706 <_free_r+0x22>
 8020758:	6820      	ldr	r0, [r4, #0]
 802075a:	1821      	adds	r1, r4, r0
 802075c:	428b      	cmp	r3, r1
 802075e:	bf04      	itt	eq
 8020760:	6819      	ldreq	r1, [r3, #0]
 8020762:	685b      	ldreq	r3, [r3, #4]
 8020764:	6063      	str	r3, [r4, #4]
 8020766:	bf04      	itt	eq
 8020768:	1809      	addeq	r1, r1, r0
 802076a:	6021      	streq	r1, [r4, #0]
 802076c:	6054      	str	r4, [r2, #4]
 802076e:	e7ca      	b.n	8020706 <_free_r+0x22>
 8020770:	bd38      	pop	{r3, r4, r5, pc}
 8020772:	bf00      	nop
 8020774:	2402b030 	.word	0x2402b030

08020778 <_Balloc>:
 8020778:	b570      	push	{r4, r5, r6, lr}
 802077a:	69c6      	ldr	r6, [r0, #28]
 802077c:	4604      	mov	r4, r0
 802077e:	460d      	mov	r5, r1
 8020780:	b976      	cbnz	r6, 80207a0 <_Balloc+0x28>
 8020782:	2010      	movs	r0, #16
 8020784:	f7fe fae0 	bl	801ed48 <malloc>
 8020788:	4602      	mov	r2, r0
 802078a:	61e0      	str	r0, [r4, #28]
 802078c:	b920      	cbnz	r0, 8020798 <_Balloc+0x20>
 802078e:	4b18      	ldr	r3, [pc, #96]	@ (80207f0 <_Balloc+0x78>)
 8020790:	4818      	ldr	r0, [pc, #96]	@ (80207f4 <_Balloc+0x7c>)
 8020792:	216b      	movs	r1, #107	@ 0x6b
 8020794:	f7fe faba 	bl	801ed0c <__assert_func>
 8020798:	e9c0 6601 	strd	r6, r6, [r0, #4]
 802079c:	6006      	str	r6, [r0, #0]
 802079e:	60c6      	str	r6, [r0, #12]
 80207a0:	69e6      	ldr	r6, [r4, #28]
 80207a2:	68f3      	ldr	r3, [r6, #12]
 80207a4:	b183      	cbz	r3, 80207c8 <_Balloc+0x50>
 80207a6:	69e3      	ldr	r3, [r4, #28]
 80207a8:	68db      	ldr	r3, [r3, #12]
 80207aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80207ae:	b9b8      	cbnz	r0, 80207e0 <_Balloc+0x68>
 80207b0:	2101      	movs	r1, #1
 80207b2:	fa01 f605 	lsl.w	r6, r1, r5
 80207b6:	1d72      	adds	r2, r6, #5
 80207b8:	0092      	lsls	r2, r2, #2
 80207ba:	4620      	mov	r0, r4
 80207bc:	f000 fe24 	bl	8021408 <_calloc_r>
 80207c0:	b160      	cbz	r0, 80207dc <_Balloc+0x64>
 80207c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80207c6:	e00e      	b.n	80207e6 <_Balloc+0x6e>
 80207c8:	2221      	movs	r2, #33	@ 0x21
 80207ca:	2104      	movs	r1, #4
 80207cc:	4620      	mov	r0, r4
 80207ce:	f000 fe1b 	bl	8021408 <_calloc_r>
 80207d2:	69e3      	ldr	r3, [r4, #28]
 80207d4:	60f0      	str	r0, [r6, #12]
 80207d6:	68db      	ldr	r3, [r3, #12]
 80207d8:	2b00      	cmp	r3, #0
 80207da:	d1e4      	bne.n	80207a6 <_Balloc+0x2e>
 80207dc:	2000      	movs	r0, #0
 80207de:	bd70      	pop	{r4, r5, r6, pc}
 80207e0:	6802      	ldr	r2, [r0, #0]
 80207e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80207e6:	2300      	movs	r3, #0
 80207e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80207ec:	e7f7      	b.n	80207de <_Balloc+0x66>
 80207ee:	bf00      	nop
 80207f0:	08022cd1 	.word	0x08022cd1
 80207f4:	08022d51 	.word	0x08022d51

080207f8 <_Bfree>:
 80207f8:	b570      	push	{r4, r5, r6, lr}
 80207fa:	69c6      	ldr	r6, [r0, #28]
 80207fc:	4605      	mov	r5, r0
 80207fe:	460c      	mov	r4, r1
 8020800:	b976      	cbnz	r6, 8020820 <_Bfree+0x28>
 8020802:	2010      	movs	r0, #16
 8020804:	f7fe faa0 	bl	801ed48 <malloc>
 8020808:	4602      	mov	r2, r0
 802080a:	61e8      	str	r0, [r5, #28]
 802080c:	b920      	cbnz	r0, 8020818 <_Bfree+0x20>
 802080e:	4b09      	ldr	r3, [pc, #36]	@ (8020834 <_Bfree+0x3c>)
 8020810:	4809      	ldr	r0, [pc, #36]	@ (8020838 <_Bfree+0x40>)
 8020812:	218f      	movs	r1, #143	@ 0x8f
 8020814:	f7fe fa7a 	bl	801ed0c <__assert_func>
 8020818:	e9c0 6601 	strd	r6, r6, [r0, #4]
 802081c:	6006      	str	r6, [r0, #0]
 802081e:	60c6      	str	r6, [r0, #12]
 8020820:	b13c      	cbz	r4, 8020832 <_Bfree+0x3a>
 8020822:	69eb      	ldr	r3, [r5, #28]
 8020824:	6862      	ldr	r2, [r4, #4]
 8020826:	68db      	ldr	r3, [r3, #12]
 8020828:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 802082c:	6021      	str	r1, [r4, #0]
 802082e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8020832:	bd70      	pop	{r4, r5, r6, pc}
 8020834:	08022cd1 	.word	0x08022cd1
 8020838:	08022d51 	.word	0x08022d51

0802083c <__multadd>:
 802083c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020840:	690d      	ldr	r5, [r1, #16]
 8020842:	4607      	mov	r7, r0
 8020844:	460c      	mov	r4, r1
 8020846:	461e      	mov	r6, r3
 8020848:	f101 0c14 	add.w	ip, r1, #20
 802084c:	2000      	movs	r0, #0
 802084e:	f8dc 3000 	ldr.w	r3, [ip]
 8020852:	b299      	uxth	r1, r3
 8020854:	fb02 6101 	mla	r1, r2, r1, r6
 8020858:	0c1e      	lsrs	r6, r3, #16
 802085a:	0c0b      	lsrs	r3, r1, #16
 802085c:	fb02 3306 	mla	r3, r2, r6, r3
 8020860:	b289      	uxth	r1, r1
 8020862:	3001      	adds	r0, #1
 8020864:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8020868:	4285      	cmp	r5, r0
 802086a:	f84c 1b04 	str.w	r1, [ip], #4
 802086e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8020872:	dcec      	bgt.n	802084e <__multadd+0x12>
 8020874:	b30e      	cbz	r6, 80208ba <__multadd+0x7e>
 8020876:	68a3      	ldr	r3, [r4, #8]
 8020878:	42ab      	cmp	r3, r5
 802087a:	dc19      	bgt.n	80208b0 <__multadd+0x74>
 802087c:	6861      	ldr	r1, [r4, #4]
 802087e:	4638      	mov	r0, r7
 8020880:	3101      	adds	r1, #1
 8020882:	f7ff ff79 	bl	8020778 <_Balloc>
 8020886:	4680      	mov	r8, r0
 8020888:	b928      	cbnz	r0, 8020896 <__multadd+0x5a>
 802088a:	4602      	mov	r2, r0
 802088c:	4b0c      	ldr	r3, [pc, #48]	@ (80208c0 <__multadd+0x84>)
 802088e:	480d      	ldr	r0, [pc, #52]	@ (80208c4 <__multadd+0x88>)
 8020890:	21ba      	movs	r1, #186	@ 0xba
 8020892:	f7fe fa3b 	bl	801ed0c <__assert_func>
 8020896:	6922      	ldr	r2, [r4, #16]
 8020898:	3202      	adds	r2, #2
 802089a:	f104 010c 	add.w	r1, r4, #12
 802089e:	0092      	lsls	r2, r2, #2
 80208a0:	300c      	adds	r0, #12
 80208a2:	f7ff f922 	bl	801faea <memcpy>
 80208a6:	4621      	mov	r1, r4
 80208a8:	4638      	mov	r0, r7
 80208aa:	f7ff ffa5 	bl	80207f8 <_Bfree>
 80208ae:	4644      	mov	r4, r8
 80208b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80208b4:	3501      	adds	r5, #1
 80208b6:	615e      	str	r6, [r3, #20]
 80208b8:	6125      	str	r5, [r4, #16]
 80208ba:	4620      	mov	r0, r4
 80208bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80208c0:	08022d40 	.word	0x08022d40
 80208c4:	08022d51 	.word	0x08022d51

080208c8 <__hi0bits>:
 80208c8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80208cc:	4603      	mov	r3, r0
 80208ce:	bf36      	itet	cc
 80208d0:	0403      	lslcc	r3, r0, #16
 80208d2:	2000      	movcs	r0, #0
 80208d4:	2010      	movcc	r0, #16
 80208d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80208da:	bf3c      	itt	cc
 80208dc:	021b      	lslcc	r3, r3, #8
 80208de:	3008      	addcc	r0, #8
 80208e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80208e4:	bf3c      	itt	cc
 80208e6:	011b      	lslcc	r3, r3, #4
 80208e8:	3004      	addcc	r0, #4
 80208ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80208ee:	bf3c      	itt	cc
 80208f0:	009b      	lslcc	r3, r3, #2
 80208f2:	3002      	addcc	r0, #2
 80208f4:	2b00      	cmp	r3, #0
 80208f6:	db05      	blt.n	8020904 <__hi0bits+0x3c>
 80208f8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80208fc:	f100 0001 	add.w	r0, r0, #1
 8020900:	bf08      	it	eq
 8020902:	2020      	moveq	r0, #32
 8020904:	4770      	bx	lr

08020906 <__lo0bits>:
 8020906:	6803      	ldr	r3, [r0, #0]
 8020908:	4602      	mov	r2, r0
 802090a:	f013 0007 	ands.w	r0, r3, #7
 802090e:	d00b      	beq.n	8020928 <__lo0bits+0x22>
 8020910:	07d9      	lsls	r1, r3, #31
 8020912:	d421      	bmi.n	8020958 <__lo0bits+0x52>
 8020914:	0798      	lsls	r0, r3, #30
 8020916:	bf49      	itett	mi
 8020918:	085b      	lsrmi	r3, r3, #1
 802091a:	089b      	lsrpl	r3, r3, #2
 802091c:	2001      	movmi	r0, #1
 802091e:	6013      	strmi	r3, [r2, #0]
 8020920:	bf5c      	itt	pl
 8020922:	6013      	strpl	r3, [r2, #0]
 8020924:	2002      	movpl	r0, #2
 8020926:	4770      	bx	lr
 8020928:	b299      	uxth	r1, r3
 802092a:	b909      	cbnz	r1, 8020930 <__lo0bits+0x2a>
 802092c:	0c1b      	lsrs	r3, r3, #16
 802092e:	2010      	movs	r0, #16
 8020930:	b2d9      	uxtb	r1, r3
 8020932:	b909      	cbnz	r1, 8020938 <__lo0bits+0x32>
 8020934:	3008      	adds	r0, #8
 8020936:	0a1b      	lsrs	r3, r3, #8
 8020938:	0719      	lsls	r1, r3, #28
 802093a:	bf04      	itt	eq
 802093c:	091b      	lsreq	r3, r3, #4
 802093e:	3004      	addeq	r0, #4
 8020940:	0799      	lsls	r1, r3, #30
 8020942:	bf04      	itt	eq
 8020944:	089b      	lsreq	r3, r3, #2
 8020946:	3002      	addeq	r0, #2
 8020948:	07d9      	lsls	r1, r3, #31
 802094a:	d403      	bmi.n	8020954 <__lo0bits+0x4e>
 802094c:	085b      	lsrs	r3, r3, #1
 802094e:	f100 0001 	add.w	r0, r0, #1
 8020952:	d003      	beq.n	802095c <__lo0bits+0x56>
 8020954:	6013      	str	r3, [r2, #0]
 8020956:	4770      	bx	lr
 8020958:	2000      	movs	r0, #0
 802095a:	4770      	bx	lr
 802095c:	2020      	movs	r0, #32
 802095e:	4770      	bx	lr

08020960 <__i2b>:
 8020960:	b510      	push	{r4, lr}
 8020962:	460c      	mov	r4, r1
 8020964:	2101      	movs	r1, #1
 8020966:	f7ff ff07 	bl	8020778 <_Balloc>
 802096a:	4602      	mov	r2, r0
 802096c:	b928      	cbnz	r0, 802097a <__i2b+0x1a>
 802096e:	4b05      	ldr	r3, [pc, #20]	@ (8020984 <__i2b+0x24>)
 8020970:	4805      	ldr	r0, [pc, #20]	@ (8020988 <__i2b+0x28>)
 8020972:	f240 1145 	movw	r1, #325	@ 0x145
 8020976:	f7fe f9c9 	bl	801ed0c <__assert_func>
 802097a:	2301      	movs	r3, #1
 802097c:	6144      	str	r4, [r0, #20]
 802097e:	6103      	str	r3, [r0, #16]
 8020980:	bd10      	pop	{r4, pc}
 8020982:	bf00      	nop
 8020984:	08022d40 	.word	0x08022d40
 8020988:	08022d51 	.word	0x08022d51

0802098c <__multiply>:
 802098c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020990:	4617      	mov	r7, r2
 8020992:	690a      	ldr	r2, [r1, #16]
 8020994:	693b      	ldr	r3, [r7, #16]
 8020996:	429a      	cmp	r2, r3
 8020998:	bfa8      	it	ge
 802099a:	463b      	movge	r3, r7
 802099c:	4689      	mov	r9, r1
 802099e:	bfa4      	itt	ge
 80209a0:	460f      	movge	r7, r1
 80209a2:	4699      	movge	r9, r3
 80209a4:	693d      	ldr	r5, [r7, #16]
 80209a6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80209aa:	68bb      	ldr	r3, [r7, #8]
 80209ac:	6879      	ldr	r1, [r7, #4]
 80209ae:	eb05 060a 	add.w	r6, r5, sl
 80209b2:	42b3      	cmp	r3, r6
 80209b4:	b085      	sub	sp, #20
 80209b6:	bfb8      	it	lt
 80209b8:	3101      	addlt	r1, #1
 80209ba:	f7ff fedd 	bl	8020778 <_Balloc>
 80209be:	b930      	cbnz	r0, 80209ce <__multiply+0x42>
 80209c0:	4602      	mov	r2, r0
 80209c2:	4b41      	ldr	r3, [pc, #260]	@ (8020ac8 <__multiply+0x13c>)
 80209c4:	4841      	ldr	r0, [pc, #260]	@ (8020acc <__multiply+0x140>)
 80209c6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80209ca:	f7fe f99f 	bl	801ed0c <__assert_func>
 80209ce:	f100 0414 	add.w	r4, r0, #20
 80209d2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80209d6:	4623      	mov	r3, r4
 80209d8:	2200      	movs	r2, #0
 80209da:	4573      	cmp	r3, lr
 80209dc:	d320      	bcc.n	8020a20 <__multiply+0x94>
 80209de:	f107 0814 	add.w	r8, r7, #20
 80209e2:	f109 0114 	add.w	r1, r9, #20
 80209e6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80209ea:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80209ee:	9302      	str	r3, [sp, #8]
 80209f0:	1beb      	subs	r3, r5, r7
 80209f2:	3b15      	subs	r3, #21
 80209f4:	f023 0303 	bic.w	r3, r3, #3
 80209f8:	3304      	adds	r3, #4
 80209fa:	3715      	adds	r7, #21
 80209fc:	42bd      	cmp	r5, r7
 80209fe:	bf38      	it	cc
 8020a00:	2304      	movcc	r3, #4
 8020a02:	9301      	str	r3, [sp, #4]
 8020a04:	9b02      	ldr	r3, [sp, #8]
 8020a06:	9103      	str	r1, [sp, #12]
 8020a08:	428b      	cmp	r3, r1
 8020a0a:	d80c      	bhi.n	8020a26 <__multiply+0x9a>
 8020a0c:	2e00      	cmp	r6, #0
 8020a0e:	dd03      	ble.n	8020a18 <__multiply+0x8c>
 8020a10:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8020a14:	2b00      	cmp	r3, #0
 8020a16:	d055      	beq.n	8020ac4 <__multiply+0x138>
 8020a18:	6106      	str	r6, [r0, #16]
 8020a1a:	b005      	add	sp, #20
 8020a1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020a20:	f843 2b04 	str.w	r2, [r3], #4
 8020a24:	e7d9      	b.n	80209da <__multiply+0x4e>
 8020a26:	f8b1 a000 	ldrh.w	sl, [r1]
 8020a2a:	f1ba 0f00 	cmp.w	sl, #0
 8020a2e:	d01f      	beq.n	8020a70 <__multiply+0xe4>
 8020a30:	46c4      	mov	ip, r8
 8020a32:	46a1      	mov	r9, r4
 8020a34:	2700      	movs	r7, #0
 8020a36:	f85c 2b04 	ldr.w	r2, [ip], #4
 8020a3a:	f8d9 3000 	ldr.w	r3, [r9]
 8020a3e:	fa1f fb82 	uxth.w	fp, r2
 8020a42:	b29b      	uxth	r3, r3
 8020a44:	fb0a 330b 	mla	r3, sl, fp, r3
 8020a48:	443b      	add	r3, r7
 8020a4a:	f8d9 7000 	ldr.w	r7, [r9]
 8020a4e:	0c12      	lsrs	r2, r2, #16
 8020a50:	0c3f      	lsrs	r7, r7, #16
 8020a52:	fb0a 7202 	mla	r2, sl, r2, r7
 8020a56:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8020a5a:	b29b      	uxth	r3, r3
 8020a5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8020a60:	4565      	cmp	r5, ip
 8020a62:	f849 3b04 	str.w	r3, [r9], #4
 8020a66:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8020a6a:	d8e4      	bhi.n	8020a36 <__multiply+0xaa>
 8020a6c:	9b01      	ldr	r3, [sp, #4]
 8020a6e:	50e7      	str	r7, [r4, r3]
 8020a70:	9b03      	ldr	r3, [sp, #12]
 8020a72:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8020a76:	3104      	adds	r1, #4
 8020a78:	f1b9 0f00 	cmp.w	r9, #0
 8020a7c:	d020      	beq.n	8020ac0 <__multiply+0x134>
 8020a7e:	6823      	ldr	r3, [r4, #0]
 8020a80:	4647      	mov	r7, r8
 8020a82:	46a4      	mov	ip, r4
 8020a84:	f04f 0a00 	mov.w	sl, #0
 8020a88:	f8b7 b000 	ldrh.w	fp, [r7]
 8020a8c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8020a90:	fb09 220b 	mla	r2, r9, fp, r2
 8020a94:	4452      	add	r2, sl
 8020a96:	b29b      	uxth	r3, r3
 8020a98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8020a9c:	f84c 3b04 	str.w	r3, [ip], #4
 8020aa0:	f857 3b04 	ldr.w	r3, [r7], #4
 8020aa4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8020aa8:	f8bc 3000 	ldrh.w	r3, [ip]
 8020aac:	fb09 330a 	mla	r3, r9, sl, r3
 8020ab0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8020ab4:	42bd      	cmp	r5, r7
 8020ab6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8020aba:	d8e5      	bhi.n	8020a88 <__multiply+0xfc>
 8020abc:	9a01      	ldr	r2, [sp, #4]
 8020abe:	50a3      	str	r3, [r4, r2]
 8020ac0:	3404      	adds	r4, #4
 8020ac2:	e79f      	b.n	8020a04 <__multiply+0x78>
 8020ac4:	3e01      	subs	r6, #1
 8020ac6:	e7a1      	b.n	8020a0c <__multiply+0x80>
 8020ac8:	08022d40 	.word	0x08022d40
 8020acc:	08022d51 	.word	0x08022d51

08020ad0 <__pow5mult>:
 8020ad0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8020ad4:	4615      	mov	r5, r2
 8020ad6:	f012 0203 	ands.w	r2, r2, #3
 8020ada:	4607      	mov	r7, r0
 8020adc:	460e      	mov	r6, r1
 8020ade:	d007      	beq.n	8020af0 <__pow5mult+0x20>
 8020ae0:	4c25      	ldr	r4, [pc, #148]	@ (8020b78 <__pow5mult+0xa8>)
 8020ae2:	3a01      	subs	r2, #1
 8020ae4:	2300      	movs	r3, #0
 8020ae6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8020aea:	f7ff fea7 	bl	802083c <__multadd>
 8020aee:	4606      	mov	r6, r0
 8020af0:	10ad      	asrs	r5, r5, #2
 8020af2:	d03d      	beq.n	8020b70 <__pow5mult+0xa0>
 8020af4:	69fc      	ldr	r4, [r7, #28]
 8020af6:	b97c      	cbnz	r4, 8020b18 <__pow5mult+0x48>
 8020af8:	2010      	movs	r0, #16
 8020afa:	f7fe f925 	bl	801ed48 <malloc>
 8020afe:	4602      	mov	r2, r0
 8020b00:	61f8      	str	r0, [r7, #28]
 8020b02:	b928      	cbnz	r0, 8020b10 <__pow5mult+0x40>
 8020b04:	4b1d      	ldr	r3, [pc, #116]	@ (8020b7c <__pow5mult+0xac>)
 8020b06:	481e      	ldr	r0, [pc, #120]	@ (8020b80 <__pow5mult+0xb0>)
 8020b08:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8020b0c:	f7fe f8fe 	bl	801ed0c <__assert_func>
 8020b10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8020b14:	6004      	str	r4, [r0, #0]
 8020b16:	60c4      	str	r4, [r0, #12]
 8020b18:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8020b1c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8020b20:	b94c      	cbnz	r4, 8020b36 <__pow5mult+0x66>
 8020b22:	f240 2171 	movw	r1, #625	@ 0x271
 8020b26:	4638      	mov	r0, r7
 8020b28:	f7ff ff1a 	bl	8020960 <__i2b>
 8020b2c:	2300      	movs	r3, #0
 8020b2e:	f8c8 0008 	str.w	r0, [r8, #8]
 8020b32:	4604      	mov	r4, r0
 8020b34:	6003      	str	r3, [r0, #0]
 8020b36:	f04f 0900 	mov.w	r9, #0
 8020b3a:	07eb      	lsls	r3, r5, #31
 8020b3c:	d50a      	bpl.n	8020b54 <__pow5mult+0x84>
 8020b3e:	4631      	mov	r1, r6
 8020b40:	4622      	mov	r2, r4
 8020b42:	4638      	mov	r0, r7
 8020b44:	f7ff ff22 	bl	802098c <__multiply>
 8020b48:	4631      	mov	r1, r6
 8020b4a:	4680      	mov	r8, r0
 8020b4c:	4638      	mov	r0, r7
 8020b4e:	f7ff fe53 	bl	80207f8 <_Bfree>
 8020b52:	4646      	mov	r6, r8
 8020b54:	106d      	asrs	r5, r5, #1
 8020b56:	d00b      	beq.n	8020b70 <__pow5mult+0xa0>
 8020b58:	6820      	ldr	r0, [r4, #0]
 8020b5a:	b938      	cbnz	r0, 8020b6c <__pow5mult+0x9c>
 8020b5c:	4622      	mov	r2, r4
 8020b5e:	4621      	mov	r1, r4
 8020b60:	4638      	mov	r0, r7
 8020b62:	f7ff ff13 	bl	802098c <__multiply>
 8020b66:	6020      	str	r0, [r4, #0]
 8020b68:	f8c0 9000 	str.w	r9, [r0]
 8020b6c:	4604      	mov	r4, r0
 8020b6e:	e7e4      	b.n	8020b3a <__pow5mult+0x6a>
 8020b70:	4630      	mov	r0, r6
 8020b72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8020b76:	bf00      	nop
 8020b78:	08022dc8 	.word	0x08022dc8
 8020b7c:	08022cd1 	.word	0x08022cd1
 8020b80:	08022d51 	.word	0x08022d51

08020b84 <__lshift>:
 8020b84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020b88:	460c      	mov	r4, r1
 8020b8a:	6849      	ldr	r1, [r1, #4]
 8020b8c:	6923      	ldr	r3, [r4, #16]
 8020b8e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8020b92:	68a3      	ldr	r3, [r4, #8]
 8020b94:	4607      	mov	r7, r0
 8020b96:	4691      	mov	r9, r2
 8020b98:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8020b9c:	f108 0601 	add.w	r6, r8, #1
 8020ba0:	42b3      	cmp	r3, r6
 8020ba2:	db0b      	blt.n	8020bbc <__lshift+0x38>
 8020ba4:	4638      	mov	r0, r7
 8020ba6:	f7ff fde7 	bl	8020778 <_Balloc>
 8020baa:	4605      	mov	r5, r0
 8020bac:	b948      	cbnz	r0, 8020bc2 <__lshift+0x3e>
 8020bae:	4602      	mov	r2, r0
 8020bb0:	4b28      	ldr	r3, [pc, #160]	@ (8020c54 <__lshift+0xd0>)
 8020bb2:	4829      	ldr	r0, [pc, #164]	@ (8020c58 <__lshift+0xd4>)
 8020bb4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8020bb8:	f7fe f8a8 	bl	801ed0c <__assert_func>
 8020bbc:	3101      	adds	r1, #1
 8020bbe:	005b      	lsls	r3, r3, #1
 8020bc0:	e7ee      	b.n	8020ba0 <__lshift+0x1c>
 8020bc2:	2300      	movs	r3, #0
 8020bc4:	f100 0114 	add.w	r1, r0, #20
 8020bc8:	f100 0210 	add.w	r2, r0, #16
 8020bcc:	4618      	mov	r0, r3
 8020bce:	4553      	cmp	r3, sl
 8020bd0:	db33      	blt.n	8020c3a <__lshift+0xb6>
 8020bd2:	6920      	ldr	r0, [r4, #16]
 8020bd4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8020bd8:	f104 0314 	add.w	r3, r4, #20
 8020bdc:	f019 091f 	ands.w	r9, r9, #31
 8020be0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8020be4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8020be8:	d02b      	beq.n	8020c42 <__lshift+0xbe>
 8020bea:	f1c9 0e20 	rsb	lr, r9, #32
 8020bee:	468a      	mov	sl, r1
 8020bf0:	2200      	movs	r2, #0
 8020bf2:	6818      	ldr	r0, [r3, #0]
 8020bf4:	fa00 f009 	lsl.w	r0, r0, r9
 8020bf8:	4310      	orrs	r0, r2
 8020bfa:	f84a 0b04 	str.w	r0, [sl], #4
 8020bfe:	f853 2b04 	ldr.w	r2, [r3], #4
 8020c02:	459c      	cmp	ip, r3
 8020c04:	fa22 f20e 	lsr.w	r2, r2, lr
 8020c08:	d8f3      	bhi.n	8020bf2 <__lshift+0x6e>
 8020c0a:	ebac 0304 	sub.w	r3, ip, r4
 8020c0e:	3b15      	subs	r3, #21
 8020c10:	f023 0303 	bic.w	r3, r3, #3
 8020c14:	3304      	adds	r3, #4
 8020c16:	f104 0015 	add.w	r0, r4, #21
 8020c1a:	4560      	cmp	r0, ip
 8020c1c:	bf88      	it	hi
 8020c1e:	2304      	movhi	r3, #4
 8020c20:	50ca      	str	r2, [r1, r3]
 8020c22:	b10a      	cbz	r2, 8020c28 <__lshift+0xa4>
 8020c24:	f108 0602 	add.w	r6, r8, #2
 8020c28:	3e01      	subs	r6, #1
 8020c2a:	4638      	mov	r0, r7
 8020c2c:	612e      	str	r6, [r5, #16]
 8020c2e:	4621      	mov	r1, r4
 8020c30:	f7ff fde2 	bl	80207f8 <_Bfree>
 8020c34:	4628      	mov	r0, r5
 8020c36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020c3a:	f842 0f04 	str.w	r0, [r2, #4]!
 8020c3e:	3301      	adds	r3, #1
 8020c40:	e7c5      	b.n	8020bce <__lshift+0x4a>
 8020c42:	3904      	subs	r1, #4
 8020c44:	f853 2b04 	ldr.w	r2, [r3], #4
 8020c48:	f841 2f04 	str.w	r2, [r1, #4]!
 8020c4c:	459c      	cmp	ip, r3
 8020c4e:	d8f9      	bhi.n	8020c44 <__lshift+0xc0>
 8020c50:	e7ea      	b.n	8020c28 <__lshift+0xa4>
 8020c52:	bf00      	nop
 8020c54:	08022d40 	.word	0x08022d40
 8020c58:	08022d51 	.word	0x08022d51

08020c5c <__mcmp>:
 8020c5c:	690a      	ldr	r2, [r1, #16]
 8020c5e:	4603      	mov	r3, r0
 8020c60:	6900      	ldr	r0, [r0, #16]
 8020c62:	1a80      	subs	r0, r0, r2
 8020c64:	b530      	push	{r4, r5, lr}
 8020c66:	d10e      	bne.n	8020c86 <__mcmp+0x2a>
 8020c68:	3314      	adds	r3, #20
 8020c6a:	3114      	adds	r1, #20
 8020c6c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8020c70:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8020c74:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8020c78:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8020c7c:	4295      	cmp	r5, r2
 8020c7e:	d003      	beq.n	8020c88 <__mcmp+0x2c>
 8020c80:	d205      	bcs.n	8020c8e <__mcmp+0x32>
 8020c82:	f04f 30ff 	mov.w	r0, #4294967295
 8020c86:	bd30      	pop	{r4, r5, pc}
 8020c88:	42a3      	cmp	r3, r4
 8020c8a:	d3f3      	bcc.n	8020c74 <__mcmp+0x18>
 8020c8c:	e7fb      	b.n	8020c86 <__mcmp+0x2a>
 8020c8e:	2001      	movs	r0, #1
 8020c90:	e7f9      	b.n	8020c86 <__mcmp+0x2a>
	...

08020c94 <__mdiff>:
 8020c94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020c98:	4689      	mov	r9, r1
 8020c9a:	4606      	mov	r6, r0
 8020c9c:	4611      	mov	r1, r2
 8020c9e:	4648      	mov	r0, r9
 8020ca0:	4614      	mov	r4, r2
 8020ca2:	f7ff ffdb 	bl	8020c5c <__mcmp>
 8020ca6:	1e05      	subs	r5, r0, #0
 8020ca8:	d112      	bne.n	8020cd0 <__mdiff+0x3c>
 8020caa:	4629      	mov	r1, r5
 8020cac:	4630      	mov	r0, r6
 8020cae:	f7ff fd63 	bl	8020778 <_Balloc>
 8020cb2:	4602      	mov	r2, r0
 8020cb4:	b928      	cbnz	r0, 8020cc2 <__mdiff+0x2e>
 8020cb6:	4b3f      	ldr	r3, [pc, #252]	@ (8020db4 <__mdiff+0x120>)
 8020cb8:	f240 2137 	movw	r1, #567	@ 0x237
 8020cbc:	483e      	ldr	r0, [pc, #248]	@ (8020db8 <__mdiff+0x124>)
 8020cbe:	f7fe f825 	bl	801ed0c <__assert_func>
 8020cc2:	2301      	movs	r3, #1
 8020cc4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8020cc8:	4610      	mov	r0, r2
 8020cca:	b003      	add	sp, #12
 8020ccc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020cd0:	bfbc      	itt	lt
 8020cd2:	464b      	movlt	r3, r9
 8020cd4:	46a1      	movlt	r9, r4
 8020cd6:	4630      	mov	r0, r6
 8020cd8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8020cdc:	bfba      	itte	lt
 8020cde:	461c      	movlt	r4, r3
 8020ce0:	2501      	movlt	r5, #1
 8020ce2:	2500      	movge	r5, #0
 8020ce4:	f7ff fd48 	bl	8020778 <_Balloc>
 8020ce8:	4602      	mov	r2, r0
 8020cea:	b918      	cbnz	r0, 8020cf4 <__mdiff+0x60>
 8020cec:	4b31      	ldr	r3, [pc, #196]	@ (8020db4 <__mdiff+0x120>)
 8020cee:	f240 2145 	movw	r1, #581	@ 0x245
 8020cf2:	e7e3      	b.n	8020cbc <__mdiff+0x28>
 8020cf4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8020cf8:	6926      	ldr	r6, [r4, #16]
 8020cfa:	60c5      	str	r5, [r0, #12]
 8020cfc:	f109 0310 	add.w	r3, r9, #16
 8020d00:	f109 0514 	add.w	r5, r9, #20
 8020d04:	f104 0e14 	add.w	lr, r4, #20
 8020d08:	f100 0b14 	add.w	fp, r0, #20
 8020d0c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8020d10:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8020d14:	9301      	str	r3, [sp, #4]
 8020d16:	46d9      	mov	r9, fp
 8020d18:	f04f 0c00 	mov.w	ip, #0
 8020d1c:	9b01      	ldr	r3, [sp, #4]
 8020d1e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8020d22:	f853 af04 	ldr.w	sl, [r3, #4]!
 8020d26:	9301      	str	r3, [sp, #4]
 8020d28:	fa1f f38a 	uxth.w	r3, sl
 8020d2c:	4619      	mov	r1, r3
 8020d2e:	b283      	uxth	r3, r0
 8020d30:	1acb      	subs	r3, r1, r3
 8020d32:	0c00      	lsrs	r0, r0, #16
 8020d34:	4463      	add	r3, ip
 8020d36:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8020d3a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8020d3e:	b29b      	uxth	r3, r3
 8020d40:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8020d44:	4576      	cmp	r6, lr
 8020d46:	f849 3b04 	str.w	r3, [r9], #4
 8020d4a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8020d4e:	d8e5      	bhi.n	8020d1c <__mdiff+0x88>
 8020d50:	1b33      	subs	r3, r6, r4
 8020d52:	3b15      	subs	r3, #21
 8020d54:	f023 0303 	bic.w	r3, r3, #3
 8020d58:	3415      	adds	r4, #21
 8020d5a:	3304      	adds	r3, #4
 8020d5c:	42a6      	cmp	r6, r4
 8020d5e:	bf38      	it	cc
 8020d60:	2304      	movcc	r3, #4
 8020d62:	441d      	add	r5, r3
 8020d64:	445b      	add	r3, fp
 8020d66:	461e      	mov	r6, r3
 8020d68:	462c      	mov	r4, r5
 8020d6a:	4544      	cmp	r4, r8
 8020d6c:	d30e      	bcc.n	8020d8c <__mdiff+0xf8>
 8020d6e:	f108 0103 	add.w	r1, r8, #3
 8020d72:	1b49      	subs	r1, r1, r5
 8020d74:	f021 0103 	bic.w	r1, r1, #3
 8020d78:	3d03      	subs	r5, #3
 8020d7a:	45a8      	cmp	r8, r5
 8020d7c:	bf38      	it	cc
 8020d7e:	2100      	movcc	r1, #0
 8020d80:	440b      	add	r3, r1
 8020d82:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8020d86:	b191      	cbz	r1, 8020dae <__mdiff+0x11a>
 8020d88:	6117      	str	r7, [r2, #16]
 8020d8a:	e79d      	b.n	8020cc8 <__mdiff+0x34>
 8020d8c:	f854 1b04 	ldr.w	r1, [r4], #4
 8020d90:	46e6      	mov	lr, ip
 8020d92:	0c08      	lsrs	r0, r1, #16
 8020d94:	fa1c fc81 	uxtah	ip, ip, r1
 8020d98:	4471      	add	r1, lr
 8020d9a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8020d9e:	b289      	uxth	r1, r1
 8020da0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8020da4:	f846 1b04 	str.w	r1, [r6], #4
 8020da8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8020dac:	e7dd      	b.n	8020d6a <__mdiff+0xd6>
 8020dae:	3f01      	subs	r7, #1
 8020db0:	e7e7      	b.n	8020d82 <__mdiff+0xee>
 8020db2:	bf00      	nop
 8020db4:	08022d40 	.word	0x08022d40
 8020db8:	08022d51 	.word	0x08022d51

08020dbc <__d2b>:
 8020dbc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8020dc0:	460f      	mov	r7, r1
 8020dc2:	2101      	movs	r1, #1
 8020dc4:	ec59 8b10 	vmov	r8, r9, d0
 8020dc8:	4616      	mov	r6, r2
 8020dca:	f7ff fcd5 	bl	8020778 <_Balloc>
 8020dce:	4604      	mov	r4, r0
 8020dd0:	b930      	cbnz	r0, 8020de0 <__d2b+0x24>
 8020dd2:	4602      	mov	r2, r0
 8020dd4:	4b23      	ldr	r3, [pc, #140]	@ (8020e64 <__d2b+0xa8>)
 8020dd6:	4824      	ldr	r0, [pc, #144]	@ (8020e68 <__d2b+0xac>)
 8020dd8:	f240 310f 	movw	r1, #783	@ 0x30f
 8020ddc:	f7fd ff96 	bl	801ed0c <__assert_func>
 8020de0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8020de4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8020de8:	b10d      	cbz	r5, 8020dee <__d2b+0x32>
 8020dea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8020dee:	9301      	str	r3, [sp, #4]
 8020df0:	f1b8 0300 	subs.w	r3, r8, #0
 8020df4:	d023      	beq.n	8020e3e <__d2b+0x82>
 8020df6:	4668      	mov	r0, sp
 8020df8:	9300      	str	r3, [sp, #0]
 8020dfa:	f7ff fd84 	bl	8020906 <__lo0bits>
 8020dfe:	e9dd 1200 	ldrd	r1, r2, [sp]
 8020e02:	b1d0      	cbz	r0, 8020e3a <__d2b+0x7e>
 8020e04:	f1c0 0320 	rsb	r3, r0, #32
 8020e08:	fa02 f303 	lsl.w	r3, r2, r3
 8020e0c:	430b      	orrs	r3, r1
 8020e0e:	40c2      	lsrs	r2, r0
 8020e10:	6163      	str	r3, [r4, #20]
 8020e12:	9201      	str	r2, [sp, #4]
 8020e14:	9b01      	ldr	r3, [sp, #4]
 8020e16:	61a3      	str	r3, [r4, #24]
 8020e18:	2b00      	cmp	r3, #0
 8020e1a:	bf0c      	ite	eq
 8020e1c:	2201      	moveq	r2, #1
 8020e1e:	2202      	movne	r2, #2
 8020e20:	6122      	str	r2, [r4, #16]
 8020e22:	b1a5      	cbz	r5, 8020e4e <__d2b+0x92>
 8020e24:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8020e28:	4405      	add	r5, r0
 8020e2a:	603d      	str	r5, [r7, #0]
 8020e2c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8020e30:	6030      	str	r0, [r6, #0]
 8020e32:	4620      	mov	r0, r4
 8020e34:	b003      	add	sp, #12
 8020e36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8020e3a:	6161      	str	r1, [r4, #20]
 8020e3c:	e7ea      	b.n	8020e14 <__d2b+0x58>
 8020e3e:	a801      	add	r0, sp, #4
 8020e40:	f7ff fd61 	bl	8020906 <__lo0bits>
 8020e44:	9b01      	ldr	r3, [sp, #4]
 8020e46:	6163      	str	r3, [r4, #20]
 8020e48:	3020      	adds	r0, #32
 8020e4a:	2201      	movs	r2, #1
 8020e4c:	e7e8      	b.n	8020e20 <__d2b+0x64>
 8020e4e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8020e52:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8020e56:	6038      	str	r0, [r7, #0]
 8020e58:	6918      	ldr	r0, [r3, #16]
 8020e5a:	f7ff fd35 	bl	80208c8 <__hi0bits>
 8020e5e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8020e62:	e7e5      	b.n	8020e30 <__d2b+0x74>
 8020e64:	08022d40 	.word	0x08022d40
 8020e68:	08022d51 	.word	0x08022d51

08020e6c <_malloc_usable_size_r>:
 8020e6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8020e70:	1f18      	subs	r0, r3, #4
 8020e72:	2b00      	cmp	r3, #0
 8020e74:	bfbc      	itt	lt
 8020e76:	580b      	ldrlt	r3, [r1, r0]
 8020e78:	18c0      	addlt	r0, r0, r3
 8020e7a:	4770      	bx	lr

08020e7c <__sfputc_r>:
 8020e7c:	6893      	ldr	r3, [r2, #8]
 8020e7e:	3b01      	subs	r3, #1
 8020e80:	2b00      	cmp	r3, #0
 8020e82:	b410      	push	{r4}
 8020e84:	6093      	str	r3, [r2, #8]
 8020e86:	da08      	bge.n	8020e9a <__sfputc_r+0x1e>
 8020e88:	6994      	ldr	r4, [r2, #24]
 8020e8a:	42a3      	cmp	r3, r4
 8020e8c:	db01      	blt.n	8020e92 <__sfputc_r+0x16>
 8020e8e:	290a      	cmp	r1, #10
 8020e90:	d103      	bne.n	8020e9a <__sfputc_r+0x1e>
 8020e92:	f85d 4b04 	ldr.w	r4, [sp], #4
 8020e96:	f000 b9df 	b.w	8021258 <__swbuf_r>
 8020e9a:	6813      	ldr	r3, [r2, #0]
 8020e9c:	1c58      	adds	r0, r3, #1
 8020e9e:	6010      	str	r0, [r2, #0]
 8020ea0:	7019      	strb	r1, [r3, #0]
 8020ea2:	4608      	mov	r0, r1
 8020ea4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8020ea8:	4770      	bx	lr

08020eaa <__sfputs_r>:
 8020eaa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020eac:	4606      	mov	r6, r0
 8020eae:	460f      	mov	r7, r1
 8020eb0:	4614      	mov	r4, r2
 8020eb2:	18d5      	adds	r5, r2, r3
 8020eb4:	42ac      	cmp	r4, r5
 8020eb6:	d101      	bne.n	8020ebc <__sfputs_r+0x12>
 8020eb8:	2000      	movs	r0, #0
 8020eba:	e007      	b.n	8020ecc <__sfputs_r+0x22>
 8020ebc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020ec0:	463a      	mov	r2, r7
 8020ec2:	4630      	mov	r0, r6
 8020ec4:	f7ff ffda 	bl	8020e7c <__sfputc_r>
 8020ec8:	1c43      	adds	r3, r0, #1
 8020eca:	d1f3      	bne.n	8020eb4 <__sfputs_r+0xa>
 8020ecc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08020ed0 <_vfiprintf_r>:
 8020ed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020ed4:	460d      	mov	r5, r1
 8020ed6:	b09d      	sub	sp, #116	@ 0x74
 8020ed8:	4614      	mov	r4, r2
 8020eda:	4698      	mov	r8, r3
 8020edc:	4606      	mov	r6, r0
 8020ede:	b118      	cbz	r0, 8020ee8 <_vfiprintf_r+0x18>
 8020ee0:	6a03      	ldr	r3, [r0, #32]
 8020ee2:	b90b      	cbnz	r3, 8020ee8 <_vfiprintf_r+0x18>
 8020ee4:	f7fe fce6 	bl	801f8b4 <__sinit>
 8020ee8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8020eea:	07d9      	lsls	r1, r3, #31
 8020eec:	d405      	bmi.n	8020efa <_vfiprintf_r+0x2a>
 8020eee:	89ab      	ldrh	r3, [r5, #12]
 8020ef0:	059a      	lsls	r2, r3, #22
 8020ef2:	d402      	bmi.n	8020efa <_vfiprintf_r+0x2a>
 8020ef4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8020ef6:	f7fe fdf6 	bl	801fae6 <__retarget_lock_acquire_recursive>
 8020efa:	89ab      	ldrh	r3, [r5, #12]
 8020efc:	071b      	lsls	r3, r3, #28
 8020efe:	d501      	bpl.n	8020f04 <_vfiprintf_r+0x34>
 8020f00:	692b      	ldr	r3, [r5, #16]
 8020f02:	b99b      	cbnz	r3, 8020f2c <_vfiprintf_r+0x5c>
 8020f04:	4629      	mov	r1, r5
 8020f06:	4630      	mov	r0, r6
 8020f08:	f000 f9e4 	bl	80212d4 <__swsetup_r>
 8020f0c:	b170      	cbz	r0, 8020f2c <_vfiprintf_r+0x5c>
 8020f0e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8020f10:	07dc      	lsls	r4, r3, #31
 8020f12:	d504      	bpl.n	8020f1e <_vfiprintf_r+0x4e>
 8020f14:	f04f 30ff 	mov.w	r0, #4294967295
 8020f18:	b01d      	add	sp, #116	@ 0x74
 8020f1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020f1e:	89ab      	ldrh	r3, [r5, #12]
 8020f20:	0598      	lsls	r0, r3, #22
 8020f22:	d4f7      	bmi.n	8020f14 <_vfiprintf_r+0x44>
 8020f24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8020f26:	f7fe fddf 	bl	801fae8 <__retarget_lock_release_recursive>
 8020f2a:	e7f3      	b.n	8020f14 <_vfiprintf_r+0x44>
 8020f2c:	2300      	movs	r3, #0
 8020f2e:	9309      	str	r3, [sp, #36]	@ 0x24
 8020f30:	2320      	movs	r3, #32
 8020f32:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8020f36:	f8cd 800c 	str.w	r8, [sp, #12]
 8020f3a:	2330      	movs	r3, #48	@ 0x30
 8020f3c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80210ec <_vfiprintf_r+0x21c>
 8020f40:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8020f44:	f04f 0901 	mov.w	r9, #1
 8020f48:	4623      	mov	r3, r4
 8020f4a:	469a      	mov	sl, r3
 8020f4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8020f50:	b10a      	cbz	r2, 8020f56 <_vfiprintf_r+0x86>
 8020f52:	2a25      	cmp	r2, #37	@ 0x25
 8020f54:	d1f9      	bne.n	8020f4a <_vfiprintf_r+0x7a>
 8020f56:	ebba 0b04 	subs.w	fp, sl, r4
 8020f5a:	d00b      	beq.n	8020f74 <_vfiprintf_r+0xa4>
 8020f5c:	465b      	mov	r3, fp
 8020f5e:	4622      	mov	r2, r4
 8020f60:	4629      	mov	r1, r5
 8020f62:	4630      	mov	r0, r6
 8020f64:	f7ff ffa1 	bl	8020eaa <__sfputs_r>
 8020f68:	3001      	adds	r0, #1
 8020f6a:	f000 80a7 	beq.w	80210bc <_vfiprintf_r+0x1ec>
 8020f6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8020f70:	445a      	add	r2, fp
 8020f72:	9209      	str	r2, [sp, #36]	@ 0x24
 8020f74:	f89a 3000 	ldrb.w	r3, [sl]
 8020f78:	2b00      	cmp	r3, #0
 8020f7a:	f000 809f 	beq.w	80210bc <_vfiprintf_r+0x1ec>
 8020f7e:	2300      	movs	r3, #0
 8020f80:	f04f 32ff 	mov.w	r2, #4294967295
 8020f84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8020f88:	f10a 0a01 	add.w	sl, sl, #1
 8020f8c:	9304      	str	r3, [sp, #16]
 8020f8e:	9307      	str	r3, [sp, #28]
 8020f90:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8020f94:	931a      	str	r3, [sp, #104]	@ 0x68
 8020f96:	4654      	mov	r4, sl
 8020f98:	2205      	movs	r2, #5
 8020f9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020f9e:	4853      	ldr	r0, [pc, #332]	@ (80210ec <_vfiprintf_r+0x21c>)
 8020fa0:	f7df f99e 	bl	80002e0 <memchr>
 8020fa4:	9a04      	ldr	r2, [sp, #16]
 8020fa6:	b9d8      	cbnz	r0, 8020fe0 <_vfiprintf_r+0x110>
 8020fa8:	06d1      	lsls	r1, r2, #27
 8020faa:	bf44      	itt	mi
 8020fac:	2320      	movmi	r3, #32
 8020fae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8020fb2:	0713      	lsls	r3, r2, #28
 8020fb4:	bf44      	itt	mi
 8020fb6:	232b      	movmi	r3, #43	@ 0x2b
 8020fb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8020fbc:	f89a 3000 	ldrb.w	r3, [sl]
 8020fc0:	2b2a      	cmp	r3, #42	@ 0x2a
 8020fc2:	d015      	beq.n	8020ff0 <_vfiprintf_r+0x120>
 8020fc4:	9a07      	ldr	r2, [sp, #28]
 8020fc6:	4654      	mov	r4, sl
 8020fc8:	2000      	movs	r0, #0
 8020fca:	f04f 0c0a 	mov.w	ip, #10
 8020fce:	4621      	mov	r1, r4
 8020fd0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8020fd4:	3b30      	subs	r3, #48	@ 0x30
 8020fd6:	2b09      	cmp	r3, #9
 8020fd8:	d94b      	bls.n	8021072 <_vfiprintf_r+0x1a2>
 8020fda:	b1b0      	cbz	r0, 802100a <_vfiprintf_r+0x13a>
 8020fdc:	9207      	str	r2, [sp, #28]
 8020fde:	e014      	b.n	802100a <_vfiprintf_r+0x13a>
 8020fe0:	eba0 0308 	sub.w	r3, r0, r8
 8020fe4:	fa09 f303 	lsl.w	r3, r9, r3
 8020fe8:	4313      	orrs	r3, r2
 8020fea:	9304      	str	r3, [sp, #16]
 8020fec:	46a2      	mov	sl, r4
 8020fee:	e7d2      	b.n	8020f96 <_vfiprintf_r+0xc6>
 8020ff0:	9b03      	ldr	r3, [sp, #12]
 8020ff2:	1d19      	adds	r1, r3, #4
 8020ff4:	681b      	ldr	r3, [r3, #0]
 8020ff6:	9103      	str	r1, [sp, #12]
 8020ff8:	2b00      	cmp	r3, #0
 8020ffa:	bfbb      	ittet	lt
 8020ffc:	425b      	neglt	r3, r3
 8020ffe:	f042 0202 	orrlt.w	r2, r2, #2
 8021002:	9307      	strge	r3, [sp, #28]
 8021004:	9307      	strlt	r3, [sp, #28]
 8021006:	bfb8      	it	lt
 8021008:	9204      	strlt	r2, [sp, #16]
 802100a:	7823      	ldrb	r3, [r4, #0]
 802100c:	2b2e      	cmp	r3, #46	@ 0x2e
 802100e:	d10a      	bne.n	8021026 <_vfiprintf_r+0x156>
 8021010:	7863      	ldrb	r3, [r4, #1]
 8021012:	2b2a      	cmp	r3, #42	@ 0x2a
 8021014:	d132      	bne.n	802107c <_vfiprintf_r+0x1ac>
 8021016:	9b03      	ldr	r3, [sp, #12]
 8021018:	1d1a      	adds	r2, r3, #4
 802101a:	681b      	ldr	r3, [r3, #0]
 802101c:	9203      	str	r2, [sp, #12]
 802101e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8021022:	3402      	adds	r4, #2
 8021024:	9305      	str	r3, [sp, #20]
 8021026:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80210fc <_vfiprintf_r+0x22c>
 802102a:	7821      	ldrb	r1, [r4, #0]
 802102c:	2203      	movs	r2, #3
 802102e:	4650      	mov	r0, sl
 8021030:	f7df f956 	bl	80002e0 <memchr>
 8021034:	b138      	cbz	r0, 8021046 <_vfiprintf_r+0x176>
 8021036:	9b04      	ldr	r3, [sp, #16]
 8021038:	eba0 000a 	sub.w	r0, r0, sl
 802103c:	2240      	movs	r2, #64	@ 0x40
 802103e:	4082      	lsls	r2, r0
 8021040:	4313      	orrs	r3, r2
 8021042:	3401      	adds	r4, #1
 8021044:	9304      	str	r3, [sp, #16]
 8021046:	f814 1b01 	ldrb.w	r1, [r4], #1
 802104a:	4829      	ldr	r0, [pc, #164]	@ (80210f0 <_vfiprintf_r+0x220>)
 802104c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8021050:	2206      	movs	r2, #6
 8021052:	f7df f945 	bl	80002e0 <memchr>
 8021056:	2800      	cmp	r0, #0
 8021058:	d03f      	beq.n	80210da <_vfiprintf_r+0x20a>
 802105a:	4b26      	ldr	r3, [pc, #152]	@ (80210f4 <_vfiprintf_r+0x224>)
 802105c:	bb1b      	cbnz	r3, 80210a6 <_vfiprintf_r+0x1d6>
 802105e:	9b03      	ldr	r3, [sp, #12]
 8021060:	3307      	adds	r3, #7
 8021062:	f023 0307 	bic.w	r3, r3, #7
 8021066:	3308      	adds	r3, #8
 8021068:	9303      	str	r3, [sp, #12]
 802106a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802106c:	443b      	add	r3, r7
 802106e:	9309      	str	r3, [sp, #36]	@ 0x24
 8021070:	e76a      	b.n	8020f48 <_vfiprintf_r+0x78>
 8021072:	fb0c 3202 	mla	r2, ip, r2, r3
 8021076:	460c      	mov	r4, r1
 8021078:	2001      	movs	r0, #1
 802107a:	e7a8      	b.n	8020fce <_vfiprintf_r+0xfe>
 802107c:	2300      	movs	r3, #0
 802107e:	3401      	adds	r4, #1
 8021080:	9305      	str	r3, [sp, #20]
 8021082:	4619      	mov	r1, r3
 8021084:	f04f 0c0a 	mov.w	ip, #10
 8021088:	4620      	mov	r0, r4
 802108a:	f810 2b01 	ldrb.w	r2, [r0], #1
 802108e:	3a30      	subs	r2, #48	@ 0x30
 8021090:	2a09      	cmp	r2, #9
 8021092:	d903      	bls.n	802109c <_vfiprintf_r+0x1cc>
 8021094:	2b00      	cmp	r3, #0
 8021096:	d0c6      	beq.n	8021026 <_vfiprintf_r+0x156>
 8021098:	9105      	str	r1, [sp, #20]
 802109a:	e7c4      	b.n	8021026 <_vfiprintf_r+0x156>
 802109c:	fb0c 2101 	mla	r1, ip, r1, r2
 80210a0:	4604      	mov	r4, r0
 80210a2:	2301      	movs	r3, #1
 80210a4:	e7f0      	b.n	8021088 <_vfiprintf_r+0x1b8>
 80210a6:	ab03      	add	r3, sp, #12
 80210a8:	9300      	str	r3, [sp, #0]
 80210aa:	462a      	mov	r2, r5
 80210ac:	4b12      	ldr	r3, [pc, #72]	@ (80210f8 <_vfiprintf_r+0x228>)
 80210ae:	a904      	add	r1, sp, #16
 80210b0:	4630      	mov	r0, r6
 80210b2:	f7fd ffcd 	bl	801f050 <_printf_float>
 80210b6:	4607      	mov	r7, r0
 80210b8:	1c78      	adds	r0, r7, #1
 80210ba:	d1d6      	bne.n	802106a <_vfiprintf_r+0x19a>
 80210bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80210be:	07d9      	lsls	r1, r3, #31
 80210c0:	d405      	bmi.n	80210ce <_vfiprintf_r+0x1fe>
 80210c2:	89ab      	ldrh	r3, [r5, #12]
 80210c4:	059a      	lsls	r2, r3, #22
 80210c6:	d402      	bmi.n	80210ce <_vfiprintf_r+0x1fe>
 80210c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80210ca:	f7fe fd0d 	bl	801fae8 <__retarget_lock_release_recursive>
 80210ce:	89ab      	ldrh	r3, [r5, #12]
 80210d0:	065b      	lsls	r3, r3, #25
 80210d2:	f53f af1f 	bmi.w	8020f14 <_vfiprintf_r+0x44>
 80210d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80210d8:	e71e      	b.n	8020f18 <_vfiprintf_r+0x48>
 80210da:	ab03      	add	r3, sp, #12
 80210dc:	9300      	str	r3, [sp, #0]
 80210de:	462a      	mov	r2, r5
 80210e0:	4b05      	ldr	r3, [pc, #20]	@ (80210f8 <_vfiprintf_r+0x228>)
 80210e2:	a904      	add	r1, sp, #16
 80210e4:	4630      	mov	r0, r6
 80210e6:	f7fe fa3b 	bl	801f560 <_printf_i>
 80210ea:	e7e4      	b.n	80210b6 <_vfiprintf_r+0x1e6>
 80210ec:	08022daa 	.word	0x08022daa
 80210f0:	08022db4 	.word	0x08022db4
 80210f4:	0801f051 	.word	0x0801f051
 80210f8:	08020eab 	.word	0x08020eab
 80210fc:	08022db0 	.word	0x08022db0

08021100 <__sflush_r>:
 8021100:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8021104:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8021108:	0716      	lsls	r6, r2, #28
 802110a:	4605      	mov	r5, r0
 802110c:	460c      	mov	r4, r1
 802110e:	d454      	bmi.n	80211ba <__sflush_r+0xba>
 8021110:	684b      	ldr	r3, [r1, #4]
 8021112:	2b00      	cmp	r3, #0
 8021114:	dc02      	bgt.n	802111c <__sflush_r+0x1c>
 8021116:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8021118:	2b00      	cmp	r3, #0
 802111a:	dd48      	ble.n	80211ae <__sflush_r+0xae>
 802111c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 802111e:	2e00      	cmp	r6, #0
 8021120:	d045      	beq.n	80211ae <__sflush_r+0xae>
 8021122:	2300      	movs	r3, #0
 8021124:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8021128:	682f      	ldr	r7, [r5, #0]
 802112a:	6a21      	ldr	r1, [r4, #32]
 802112c:	602b      	str	r3, [r5, #0]
 802112e:	d030      	beq.n	8021192 <__sflush_r+0x92>
 8021130:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8021132:	89a3      	ldrh	r3, [r4, #12]
 8021134:	0759      	lsls	r1, r3, #29
 8021136:	d505      	bpl.n	8021144 <__sflush_r+0x44>
 8021138:	6863      	ldr	r3, [r4, #4]
 802113a:	1ad2      	subs	r2, r2, r3
 802113c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 802113e:	b10b      	cbz	r3, 8021144 <__sflush_r+0x44>
 8021140:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8021142:	1ad2      	subs	r2, r2, r3
 8021144:	2300      	movs	r3, #0
 8021146:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8021148:	6a21      	ldr	r1, [r4, #32]
 802114a:	4628      	mov	r0, r5
 802114c:	47b0      	blx	r6
 802114e:	1c43      	adds	r3, r0, #1
 8021150:	89a3      	ldrh	r3, [r4, #12]
 8021152:	d106      	bne.n	8021162 <__sflush_r+0x62>
 8021154:	6829      	ldr	r1, [r5, #0]
 8021156:	291d      	cmp	r1, #29
 8021158:	d82b      	bhi.n	80211b2 <__sflush_r+0xb2>
 802115a:	4a2a      	ldr	r2, [pc, #168]	@ (8021204 <__sflush_r+0x104>)
 802115c:	40ca      	lsrs	r2, r1
 802115e:	07d6      	lsls	r6, r2, #31
 8021160:	d527      	bpl.n	80211b2 <__sflush_r+0xb2>
 8021162:	2200      	movs	r2, #0
 8021164:	6062      	str	r2, [r4, #4]
 8021166:	04d9      	lsls	r1, r3, #19
 8021168:	6922      	ldr	r2, [r4, #16]
 802116a:	6022      	str	r2, [r4, #0]
 802116c:	d504      	bpl.n	8021178 <__sflush_r+0x78>
 802116e:	1c42      	adds	r2, r0, #1
 8021170:	d101      	bne.n	8021176 <__sflush_r+0x76>
 8021172:	682b      	ldr	r3, [r5, #0]
 8021174:	b903      	cbnz	r3, 8021178 <__sflush_r+0x78>
 8021176:	6560      	str	r0, [r4, #84]	@ 0x54
 8021178:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 802117a:	602f      	str	r7, [r5, #0]
 802117c:	b1b9      	cbz	r1, 80211ae <__sflush_r+0xae>
 802117e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8021182:	4299      	cmp	r1, r3
 8021184:	d002      	beq.n	802118c <__sflush_r+0x8c>
 8021186:	4628      	mov	r0, r5
 8021188:	f7ff faac 	bl	80206e4 <_free_r>
 802118c:	2300      	movs	r3, #0
 802118e:	6363      	str	r3, [r4, #52]	@ 0x34
 8021190:	e00d      	b.n	80211ae <__sflush_r+0xae>
 8021192:	2301      	movs	r3, #1
 8021194:	4628      	mov	r0, r5
 8021196:	47b0      	blx	r6
 8021198:	4602      	mov	r2, r0
 802119a:	1c50      	adds	r0, r2, #1
 802119c:	d1c9      	bne.n	8021132 <__sflush_r+0x32>
 802119e:	682b      	ldr	r3, [r5, #0]
 80211a0:	2b00      	cmp	r3, #0
 80211a2:	d0c6      	beq.n	8021132 <__sflush_r+0x32>
 80211a4:	2b1d      	cmp	r3, #29
 80211a6:	d001      	beq.n	80211ac <__sflush_r+0xac>
 80211a8:	2b16      	cmp	r3, #22
 80211aa:	d11e      	bne.n	80211ea <__sflush_r+0xea>
 80211ac:	602f      	str	r7, [r5, #0]
 80211ae:	2000      	movs	r0, #0
 80211b0:	e022      	b.n	80211f8 <__sflush_r+0xf8>
 80211b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80211b6:	b21b      	sxth	r3, r3
 80211b8:	e01b      	b.n	80211f2 <__sflush_r+0xf2>
 80211ba:	690f      	ldr	r7, [r1, #16]
 80211bc:	2f00      	cmp	r7, #0
 80211be:	d0f6      	beq.n	80211ae <__sflush_r+0xae>
 80211c0:	0793      	lsls	r3, r2, #30
 80211c2:	680e      	ldr	r6, [r1, #0]
 80211c4:	bf08      	it	eq
 80211c6:	694b      	ldreq	r3, [r1, #20]
 80211c8:	600f      	str	r7, [r1, #0]
 80211ca:	bf18      	it	ne
 80211cc:	2300      	movne	r3, #0
 80211ce:	eba6 0807 	sub.w	r8, r6, r7
 80211d2:	608b      	str	r3, [r1, #8]
 80211d4:	f1b8 0f00 	cmp.w	r8, #0
 80211d8:	dde9      	ble.n	80211ae <__sflush_r+0xae>
 80211da:	6a21      	ldr	r1, [r4, #32]
 80211dc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80211de:	4643      	mov	r3, r8
 80211e0:	463a      	mov	r2, r7
 80211e2:	4628      	mov	r0, r5
 80211e4:	47b0      	blx	r6
 80211e6:	2800      	cmp	r0, #0
 80211e8:	dc08      	bgt.n	80211fc <__sflush_r+0xfc>
 80211ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80211ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80211f2:	81a3      	strh	r3, [r4, #12]
 80211f4:	f04f 30ff 	mov.w	r0, #4294967295
 80211f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80211fc:	4407      	add	r7, r0
 80211fe:	eba8 0800 	sub.w	r8, r8, r0
 8021202:	e7e7      	b.n	80211d4 <__sflush_r+0xd4>
 8021204:	20400001 	.word	0x20400001

08021208 <_fflush_r>:
 8021208:	b538      	push	{r3, r4, r5, lr}
 802120a:	690b      	ldr	r3, [r1, #16]
 802120c:	4605      	mov	r5, r0
 802120e:	460c      	mov	r4, r1
 8021210:	b913      	cbnz	r3, 8021218 <_fflush_r+0x10>
 8021212:	2500      	movs	r5, #0
 8021214:	4628      	mov	r0, r5
 8021216:	bd38      	pop	{r3, r4, r5, pc}
 8021218:	b118      	cbz	r0, 8021222 <_fflush_r+0x1a>
 802121a:	6a03      	ldr	r3, [r0, #32]
 802121c:	b90b      	cbnz	r3, 8021222 <_fflush_r+0x1a>
 802121e:	f7fe fb49 	bl	801f8b4 <__sinit>
 8021222:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8021226:	2b00      	cmp	r3, #0
 8021228:	d0f3      	beq.n	8021212 <_fflush_r+0xa>
 802122a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 802122c:	07d0      	lsls	r0, r2, #31
 802122e:	d404      	bmi.n	802123a <_fflush_r+0x32>
 8021230:	0599      	lsls	r1, r3, #22
 8021232:	d402      	bmi.n	802123a <_fflush_r+0x32>
 8021234:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8021236:	f7fe fc56 	bl	801fae6 <__retarget_lock_acquire_recursive>
 802123a:	4628      	mov	r0, r5
 802123c:	4621      	mov	r1, r4
 802123e:	f7ff ff5f 	bl	8021100 <__sflush_r>
 8021242:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8021244:	07da      	lsls	r2, r3, #31
 8021246:	4605      	mov	r5, r0
 8021248:	d4e4      	bmi.n	8021214 <_fflush_r+0xc>
 802124a:	89a3      	ldrh	r3, [r4, #12]
 802124c:	059b      	lsls	r3, r3, #22
 802124e:	d4e1      	bmi.n	8021214 <_fflush_r+0xc>
 8021250:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8021252:	f7fe fc49 	bl	801fae8 <__retarget_lock_release_recursive>
 8021256:	e7dd      	b.n	8021214 <_fflush_r+0xc>

08021258 <__swbuf_r>:
 8021258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802125a:	460e      	mov	r6, r1
 802125c:	4614      	mov	r4, r2
 802125e:	4605      	mov	r5, r0
 8021260:	b118      	cbz	r0, 802126a <__swbuf_r+0x12>
 8021262:	6a03      	ldr	r3, [r0, #32]
 8021264:	b90b      	cbnz	r3, 802126a <__swbuf_r+0x12>
 8021266:	f7fe fb25 	bl	801f8b4 <__sinit>
 802126a:	69a3      	ldr	r3, [r4, #24]
 802126c:	60a3      	str	r3, [r4, #8]
 802126e:	89a3      	ldrh	r3, [r4, #12]
 8021270:	071a      	lsls	r2, r3, #28
 8021272:	d501      	bpl.n	8021278 <__swbuf_r+0x20>
 8021274:	6923      	ldr	r3, [r4, #16]
 8021276:	b943      	cbnz	r3, 802128a <__swbuf_r+0x32>
 8021278:	4621      	mov	r1, r4
 802127a:	4628      	mov	r0, r5
 802127c:	f000 f82a 	bl	80212d4 <__swsetup_r>
 8021280:	b118      	cbz	r0, 802128a <__swbuf_r+0x32>
 8021282:	f04f 37ff 	mov.w	r7, #4294967295
 8021286:	4638      	mov	r0, r7
 8021288:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802128a:	6823      	ldr	r3, [r4, #0]
 802128c:	6922      	ldr	r2, [r4, #16]
 802128e:	1a98      	subs	r0, r3, r2
 8021290:	6963      	ldr	r3, [r4, #20]
 8021292:	b2f6      	uxtb	r6, r6
 8021294:	4283      	cmp	r3, r0
 8021296:	4637      	mov	r7, r6
 8021298:	dc05      	bgt.n	80212a6 <__swbuf_r+0x4e>
 802129a:	4621      	mov	r1, r4
 802129c:	4628      	mov	r0, r5
 802129e:	f7ff ffb3 	bl	8021208 <_fflush_r>
 80212a2:	2800      	cmp	r0, #0
 80212a4:	d1ed      	bne.n	8021282 <__swbuf_r+0x2a>
 80212a6:	68a3      	ldr	r3, [r4, #8]
 80212a8:	3b01      	subs	r3, #1
 80212aa:	60a3      	str	r3, [r4, #8]
 80212ac:	6823      	ldr	r3, [r4, #0]
 80212ae:	1c5a      	adds	r2, r3, #1
 80212b0:	6022      	str	r2, [r4, #0]
 80212b2:	701e      	strb	r6, [r3, #0]
 80212b4:	6962      	ldr	r2, [r4, #20]
 80212b6:	1c43      	adds	r3, r0, #1
 80212b8:	429a      	cmp	r2, r3
 80212ba:	d004      	beq.n	80212c6 <__swbuf_r+0x6e>
 80212bc:	89a3      	ldrh	r3, [r4, #12]
 80212be:	07db      	lsls	r3, r3, #31
 80212c0:	d5e1      	bpl.n	8021286 <__swbuf_r+0x2e>
 80212c2:	2e0a      	cmp	r6, #10
 80212c4:	d1df      	bne.n	8021286 <__swbuf_r+0x2e>
 80212c6:	4621      	mov	r1, r4
 80212c8:	4628      	mov	r0, r5
 80212ca:	f7ff ff9d 	bl	8021208 <_fflush_r>
 80212ce:	2800      	cmp	r0, #0
 80212d0:	d0d9      	beq.n	8021286 <__swbuf_r+0x2e>
 80212d2:	e7d6      	b.n	8021282 <__swbuf_r+0x2a>

080212d4 <__swsetup_r>:
 80212d4:	b538      	push	{r3, r4, r5, lr}
 80212d6:	4b29      	ldr	r3, [pc, #164]	@ (802137c <__swsetup_r+0xa8>)
 80212d8:	4605      	mov	r5, r0
 80212da:	6818      	ldr	r0, [r3, #0]
 80212dc:	460c      	mov	r4, r1
 80212de:	b118      	cbz	r0, 80212e8 <__swsetup_r+0x14>
 80212e0:	6a03      	ldr	r3, [r0, #32]
 80212e2:	b90b      	cbnz	r3, 80212e8 <__swsetup_r+0x14>
 80212e4:	f7fe fae6 	bl	801f8b4 <__sinit>
 80212e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80212ec:	0719      	lsls	r1, r3, #28
 80212ee:	d422      	bmi.n	8021336 <__swsetup_r+0x62>
 80212f0:	06da      	lsls	r2, r3, #27
 80212f2:	d407      	bmi.n	8021304 <__swsetup_r+0x30>
 80212f4:	2209      	movs	r2, #9
 80212f6:	602a      	str	r2, [r5, #0]
 80212f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80212fc:	81a3      	strh	r3, [r4, #12]
 80212fe:	f04f 30ff 	mov.w	r0, #4294967295
 8021302:	e033      	b.n	802136c <__swsetup_r+0x98>
 8021304:	0758      	lsls	r0, r3, #29
 8021306:	d512      	bpl.n	802132e <__swsetup_r+0x5a>
 8021308:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 802130a:	b141      	cbz	r1, 802131e <__swsetup_r+0x4a>
 802130c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8021310:	4299      	cmp	r1, r3
 8021312:	d002      	beq.n	802131a <__swsetup_r+0x46>
 8021314:	4628      	mov	r0, r5
 8021316:	f7ff f9e5 	bl	80206e4 <_free_r>
 802131a:	2300      	movs	r3, #0
 802131c:	6363      	str	r3, [r4, #52]	@ 0x34
 802131e:	89a3      	ldrh	r3, [r4, #12]
 8021320:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8021324:	81a3      	strh	r3, [r4, #12]
 8021326:	2300      	movs	r3, #0
 8021328:	6063      	str	r3, [r4, #4]
 802132a:	6923      	ldr	r3, [r4, #16]
 802132c:	6023      	str	r3, [r4, #0]
 802132e:	89a3      	ldrh	r3, [r4, #12]
 8021330:	f043 0308 	orr.w	r3, r3, #8
 8021334:	81a3      	strh	r3, [r4, #12]
 8021336:	6923      	ldr	r3, [r4, #16]
 8021338:	b94b      	cbnz	r3, 802134e <__swsetup_r+0x7a>
 802133a:	89a3      	ldrh	r3, [r4, #12]
 802133c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8021340:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8021344:	d003      	beq.n	802134e <__swsetup_r+0x7a>
 8021346:	4621      	mov	r1, r4
 8021348:	4628      	mov	r0, r5
 802134a:	f000 f8b6 	bl	80214ba <__smakebuf_r>
 802134e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8021352:	f013 0201 	ands.w	r2, r3, #1
 8021356:	d00a      	beq.n	802136e <__swsetup_r+0x9a>
 8021358:	2200      	movs	r2, #0
 802135a:	60a2      	str	r2, [r4, #8]
 802135c:	6962      	ldr	r2, [r4, #20]
 802135e:	4252      	negs	r2, r2
 8021360:	61a2      	str	r2, [r4, #24]
 8021362:	6922      	ldr	r2, [r4, #16]
 8021364:	b942      	cbnz	r2, 8021378 <__swsetup_r+0xa4>
 8021366:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 802136a:	d1c5      	bne.n	80212f8 <__swsetup_r+0x24>
 802136c:	bd38      	pop	{r3, r4, r5, pc}
 802136e:	0799      	lsls	r1, r3, #30
 8021370:	bf58      	it	pl
 8021372:	6962      	ldrpl	r2, [r4, #20]
 8021374:	60a2      	str	r2, [r4, #8]
 8021376:	e7f4      	b.n	8021362 <__swsetup_r+0x8e>
 8021378:	2000      	movs	r0, #0
 802137a:	e7f7      	b.n	802136c <__swsetup_r+0x98>
 802137c:	240002f4 	.word	0x240002f4

08021380 <_raise_r>:
 8021380:	291f      	cmp	r1, #31
 8021382:	b538      	push	{r3, r4, r5, lr}
 8021384:	4605      	mov	r5, r0
 8021386:	460c      	mov	r4, r1
 8021388:	d904      	bls.n	8021394 <_raise_r+0x14>
 802138a:	2316      	movs	r3, #22
 802138c:	6003      	str	r3, [r0, #0]
 802138e:	f04f 30ff 	mov.w	r0, #4294967295
 8021392:	bd38      	pop	{r3, r4, r5, pc}
 8021394:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8021396:	b112      	cbz	r2, 802139e <_raise_r+0x1e>
 8021398:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 802139c:	b94b      	cbnz	r3, 80213b2 <_raise_r+0x32>
 802139e:	4628      	mov	r0, r5
 80213a0:	f000 f830 	bl	8021404 <_getpid_r>
 80213a4:	4622      	mov	r2, r4
 80213a6:	4601      	mov	r1, r0
 80213a8:	4628      	mov	r0, r5
 80213aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80213ae:	f000 b817 	b.w	80213e0 <_kill_r>
 80213b2:	2b01      	cmp	r3, #1
 80213b4:	d00a      	beq.n	80213cc <_raise_r+0x4c>
 80213b6:	1c59      	adds	r1, r3, #1
 80213b8:	d103      	bne.n	80213c2 <_raise_r+0x42>
 80213ba:	2316      	movs	r3, #22
 80213bc:	6003      	str	r3, [r0, #0]
 80213be:	2001      	movs	r0, #1
 80213c0:	e7e7      	b.n	8021392 <_raise_r+0x12>
 80213c2:	2100      	movs	r1, #0
 80213c4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80213c8:	4620      	mov	r0, r4
 80213ca:	4798      	blx	r3
 80213cc:	2000      	movs	r0, #0
 80213ce:	e7e0      	b.n	8021392 <_raise_r+0x12>

080213d0 <raise>:
 80213d0:	4b02      	ldr	r3, [pc, #8]	@ (80213dc <raise+0xc>)
 80213d2:	4601      	mov	r1, r0
 80213d4:	6818      	ldr	r0, [r3, #0]
 80213d6:	f7ff bfd3 	b.w	8021380 <_raise_r>
 80213da:	bf00      	nop
 80213dc:	240002f4 	.word	0x240002f4

080213e0 <_kill_r>:
 80213e0:	b538      	push	{r3, r4, r5, lr}
 80213e2:	4d07      	ldr	r5, [pc, #28]	@ (8021400 <_kill_r+0x20>)
 80213e4:	2300      	movs	r3, #0
 80213e6:	4604      	mov	r4, r0
 80213e8:	4608      	mov	r0, r1
 80213ea:	4611      	mov	r1, r2
 80213ec:	602b      	str	r3, [r5, #0]
 80213ee:	f7eb fe1b 	bl	800d028 <_kill>
 80213f2:	1c43      	adds	r3, r0, #1
 80213f4:	d102      	bne.n	80213fc <_kill_r+0x1c>
 80213f6:	682b      	ldr	r3, [r5, #0]
 80213f8:	b103      	cbz	r3, 80213fc <_kill_r+0x1c>
 80213fa:	6023      	str	r3, [r4, #0]
 80213fc:	bd38      	pop	{r3, r4, r5, pc}
 80213fe:	bf00      	nop
 8021400:	2402b170 	.word	0x2402b170

08021404 <_getpid_r>:
 8021404:	f7eb be08 	b.w	800d018 <_getpid>

08021408 <_calloc_r>:
 8021408:	b570      	push	{r4, r5, r6, lr}
 802140a:	fba1 5402 	umull	r5, r4, r1, r2
 802140e:	b934      	cbnz	r4, 802141e <_calloc_r+0x16>
 8021410:	4629      	mov	r1, r5
 8021412:	f7fd fccb 	bl	801edac <_malloc_r>
 8021416:	4606      	mov	r6, r0
 8021418:	b928      	cbnz	r0, 8021426 <_calloc_r+0x1e>
 802141a:	4630      	mov	r0, r6
 802141c:	bd70      	pop	{r4, r5, r6, pc}
 802141e:	220c      	movs	r2, #12
 8021420:	6002      	str	r2, [r0, #0]
 8021422:	2600      	movs	r6, #0
 8021424:	e7f9      	b.n	802141a <_calloc_r+0x12>
 8021426:	462a      	mov	r2, r5
 8021428:	4621      	mov	r1, r4
 802142a:	f7fe face 	bl	801f9ca <memset>
 802142e:	e7f4      	b.n	802141a <_calloc_r+0x12>

08021430 <__ascii_mbtowc>:
 8021430:	b082      	sub	sp, #8
 8021432:	b901      	cbnz	r1, 8021436 <__ascii_mbtowc+0x6>
 8021434:	a901      	add	r1, sp, #4
 8021436:	b142      	cbz	r2, 802144a <__ascii_mbtowc+0x1a>
 8021438:	b14b      	cbz	r3, 802144e <__ascii_mbtowc+0x1e>
 802143a:	7813      	ldrb	r3, [r2, #0]
 802143c:	600b      	str	r3, [r1, #0]
 802143e:	7812      	ldrb	r2, [r2, #0]
 8021440:	1e10      	subs	r0, r2, #0
 8021442:	bf18      	it	ne
 8021444:	2001      	movne	r0, #1
 8021446:	b002      	add	sp, #8
 8021448:	4770      	bx	lr
 802144a:	4610      	mov	r0, r2
 802144c:	e7fb      	b.n	8021446 <__ascii_mbtowc+0x16>
 802144e:	f06f 0001 	mvn.w	r0, #1
 8021452:	e7f8      	b.n	8021446 <__ascii_mbtowc+0x16>

08021454 <__ascii_wctomb>:
 8021454:	4603      	mov	r3, r0
 8021456:	4608      	mov	r0, r1
 8021458:	b141      	cbz	r1, 802146c <__ascii_wctomb+0x18>
 802145a:	2aff      	cmp	r2, #255	@ 0xff
 802145c:	d904      	bls.n	8021468 <__ascii_wctomb+0x14>
 802145e:	228a      	movs	r2, #138	@ 0x8a
 8021460:	601a      	str	r2, [r3, #0]
 8021462:	f04f 30ff 	mov.w	r0, #4294967295
 8021466:	4770      	bx	lr
 8021468:	700a      	strb	r2, [r1, #0]
 802146a:	2001      	movs	r0, #1
 802146c:	4770      	bx	lr

0802146e <__swhatbuf_r>:
 802146e:	b570      	push	{r4, r5, r6, lr}
 8021470:	460c      	mov	r4, r1
 8021472:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8021476:	2900      	cmp	r1, #0
 8021478:	b096      	sub	sp, #88	@ 0x58
 802147a:	4615      	mov	r5, r2
 802147c:	461e      	mov	r6, r3
 802147e:	da0d      	bge.n	802149c <__swhatbuf_r+0x2e>
 8021480:	89a3      	ldrh	r3, [r4, #12]
 8021482:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8021486:	f04f 0100 	mov.w	r1, #0
 802148a:	bf14      	ite	ne
 802148c:	2340      	movne	r3, #64	@ 0x40
 802148e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8021492:	2000      	movs	r0, #0
 8021494:	6031      	str	r1, [r6, #0]
 8021496:	602b      	str	r3, [r5, #0]
 8021498:	b016      	add	sp, #88	@ 0x58
 802149a:	bd70      	pop	{r4, r5, r6, pc}
 802149c:	466a      	mov	r2, sp
 802149e:	f000 f849 	bl	8021534 <_fstat_r>
 80214a2:	2800      	cmp	r0, #0
 80214a4:	dbec      	blt.n	8021480 <__swhatbuf_r+0x12>
 80214a6:	9901      	ldr	r1, [sp, #4]
 80214a8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80214ac:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80214b0:	4259      	negs	r1, r3
 80214b2:	4159      	adcs	r1, r3
 80214b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80214b8:	e7eb      	b.n	8021492 <__swhatbuf_r+0x24>

080214ba <__smakebuf_r>:
 80214ba:	898b      	ldrh	r3, [r1, #12]
 80214bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80214be:	079d      	lsls	r5, r3, #30
 80214c0:	4606      	mov	r6, r0
 80214c2:	460c      	mov	r4, r1
 80214c4:	d507      	bpl.n	80214d6 <__smakebuf_r+0x1c>
 80214c6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80214ca:	6023      	str	r3, [r4, #0]
 80214cc:	6123      	str	r3, [r4, #16]
 80214ce:	2301      	movs	r3, #1
 80214d0:	6163      	str	r3, [r4, #20]
 80214d2:	b003      	add	sp, #12
 80214d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80214d6:	ab01      	add	r3, sp, #4
 80214d8:	466a      	mov	r2, sp
 80214da:	f7ff ffc8 	bl	802146e <__swhatbuf_r>
 80214de:	9f00      	ldr	r7, [sp, #0]
 80214e0:	4605      	mov	r5, r0
 80214e2:	4639      	mov	r1, r7
 80214e4:	4630      	mov	r0, r6
 80214e6:	f7fd fc61 	bl	801edac <_malloc_r>
 80214ea:	b948      	cbnz	r0, 8021500 <__smakebuf_r+0x46>
 80214ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80214f0:	059a      	lsls	r2, r3, #22
 80214f2:	d4ee      	bmi.n	80214d2 <__smakebuf_r+0x18>
 80214f4:	f023 0303 	bic.w	r3, r3, #3
 80214f8:	f043 0302 	orr.w	r3, r3, #2
 80214fc:	81a3      	strh	r3, [r4, #12]
 80214fe:	e7e2      	b.n	80214c6 <__smakebuf_r+0xc>
 8021500:	89a3      	ldrh	r3, [r4, #12]
 8021502:	6020      	str	r0, [r4, #0]
 8021504:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8021508:	81a3      	strh	r3, [r4, #12]
 802150a:	9b01      	ldr	r3, [sp, #4]
 802150c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8021510:	b15b      	cbz	r3, 802152a <__smakebuf_r+0x70>
 8021512:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8021516:	4630      	mov	r0, r6
 8021518:	f000 f81e 	bl	8021558 <_isatty_r>
 802151c:	b128      	cbz	r0, 802152a <__smakebuf_r+0x70>
 802151e:	89a3      	ldrh	r3, [r4, #12]
 8021520:	f023 0303 	bic.w	r3, r3, #3
 8021524:	f043 0301 	orr.w	r3, r3, #1
 8021528:	81a3      	strh	r3, [r4, #12]
 802152a:	89a3      	ldrh	r3, [r4, #12]
 802152c:	431d      	orrs	r5, r3
 802152e:	81a5      	strh	r5, [r4, #12]
 8021530:	e7cf      	b.n	80214d2 <__smakebuf_r+0x18>
	...

08021534 <_fstat_r>:
 8021534:	b538      	push	{r3, r4, r5, lr}
 8021536:	4d07      	ldr	r5, [pc, #28]	@ (8021554 <_fstat_r+0x20>)
 8021538:	2300      	movs	r3, #0
 802153a:	4604      	mov	r4, r0
 802153c:	4608      	mov	r0, r1
 802153e:	4611      	mov	r1, r2
 8021540:	602b      	str	r3, [r5, #0]
 8021542:	f7eb fdd1 	bl	800d0e8 <_fstat>
 8021546:	1c43      	adds	r3, r0, #1
 8021548:	d102      	bne.n	8021550 <_fstat_r+0x1c>
 802154a:	682b      	ldr	r3, [r5, #0]
 802154c:	b103      	cbz	r3, 8021550 <_fstat_r+0x1c>
 802154e:	6023      	str	r3, [r4, #0]
 8021550:	bd38      	pop	{r3, r4, r5, pc}
 8021552:	bf00      	nop
 8021554:	2402b170 	.word	0x2402b170

08021558 <_isatty_r>:
 8021558:	b538      	push	{r3, r4, r5, lr}
 802155a:	4d06      	ldr	r5, [pc, #24]	@ (8021574 <_isatty_r+0x1c>)
 802155c:	2300      	movs	r3, #0
 802155e:	4604      	mov	r4, r0
 8021560:	4608      	mov	r0, r1
 8021562:	602b      	str	r3, [r5, #0]
 8021564:	f7eb fdd0 	bl	800d108 <_isatty>
 8021568:	1c43      	adds	r3, r0, #1
 802156a:	d102      	bne.n	8021572 <_isatty_r+0x1a>
 802156c:	682b      	ldr	r3, [r5, #0]
 802156e:	b103      	cbz	r3, 8021572 <_isatty_r+0x1a>
 8021570:	6023      	str	r3, [r4, #0]
 8021572:	bd38      	pop	{r3, r4, r5, pc}
 8021574:	2402b170 	.word	0x2402b170

08021578 <sin>:
 8021578:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 802157a:	eeb0 7b40 	vmov.f64	d7, d0
 802157e:	ee17 3a90 	vmov	r3, s15
 8021582:	4a21      	ldr	r2, [pc, #132]	@ (8021608 <sin+0x90>)
 8021584:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8021588:	4293      	cmp	r3, r2
 802158a:	d807      	bhi.n	802159c <sin+0x24>
 802158c:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 8021600 <sin+0x88>
 8021590:	2000      	movs	r0, #0
 8021592:	b005      	add	sp, #20
 8021594:	f85d eb04 	ldr.w	lr, [sp], #4
 8021598:	f000 b9f2 	b.w	8021980 <__kernel_sin>
 802159c:	4a1b      	ldr	r2, [pc, #108]	@ (802160c <sin+0x94>)
 802159e:	4293      	cmp	r3, r2
 80215a0:	d904      	bls.n	80215ac <sin+0x34>
 80215a2:	ee30 0b40 	vsub.f64	d0, d0, d0
 80215a6:	b005      	add	sp, #20
 80215a8:	f85d fb04 	ldr.w	pc, [sp], #4
 80215ac:	4668      	mov	r0, sp
 80215ae:	f000 fa3f 	bl	8021a30 <__ieee754_rem_pio2>
 80215b2:	f000 0003 	and.w	r0, r0, #3
 80215b6:	2801      	cmp	r0, #1
 80215b8:	d00a      	beq.n	80215d0 <sin+0x58>
 80215ba:	2802      	cmp	r0, #2
 80215bc:	d00f      	beq.n	80215de <sin+0x66>
 80215be:	b9c0      	cbnz	r0, 80215f2 <sin+0x7a>
 80215c0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80215c4:	ed9d 0b00 	vldr	d0, [sp]
 80215c8:	2001      	movs	r0, #1
 80215ca:	f000 f9d9 	bl	8021980 <__kernel_sin>
 80215ce:	e7ea      	b.n	80215a6 <sin+0x2e>
 80215d0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80215d4:	ed9d 0b00 	vldr	d0, [sp]
 80215d8:	f000 f96a 	bl	80218b0 <__kernel_cos>
 80215dc:	e7e3      	b.n	80215a6 <sin+0x2e>
 80215de:	ed9d 1b02 	vldr	d1, [sp, #8]
 80215e2:	ed9d 0b00 	vldr	d0, [sp]
 80215e6:	2001      	movs	r0, #1
 80215e8:	f000 f9ca 	bl	8021980 <__kernel_sin>
 80215ec:	eeb1 0b40 	vneg.f64	d0, d0
 80215f0:	e7d9      	b.n	80215a6 <sin+0x2e>
 80215f2:	ed9d 1b02 	vldr	d1, [sp, #8]
 80215f6:	ed9d 0b00 	vldr	d0, [sp]
 80215fa:	f000 f959 	bl	80218b0 <__kernel_cos>
 80215fe:	e7f5      	b.n	80215ec <sin+0x74>
	...
 8021608:	3fe921fb 	.word	0x3fe921fb
 802160c:	7fefffff 	.word	0x7fefffff

08021610 <log>:
 8021610:	b4f0      	push	{r4, r5, r6, r7}
 8021612:	ee10 0a90 	vmov	r0, s1
 8021616:	ee10 3a10 	vmov	r3, s0
 802161a:	f04f 34ff 	mov.w	r4, #4294967295
 802161e:	429c      	cmp	r4, r3
 8021620:	f100 4140 	add.w	r1, r0, #3221225472	@ 0xc0000000
 8021624:	4c72      	ldr	r4, [pc, #456]	@ (80217f0 <log+0x1e0>)
 8021626:	f501 1190 	add.w	r1, r1, #1179648	@ 0x120000
 802162a:	418c      	sbcs	r4, r1
 802162c:	ed2d 8b02 	vpush	{d8}
 8021630:	ea4f 4210 	mov.w	r2, r0, lsr #16
 8021634:	d35a      	bcc.n	80216ec <log+0xdc>
 8021636:	4a6f      	ldr	r2, [pc, #444]	@ (80217f4 <log+0x1e4>)
 8021638:	4290      	cmp	r0, r2
 802163a:	bf08      	it	eq
 802163c:	2b00      	cmpeq	r3, #0
 802163e:	f000 80c7 	beq.w	80217d0 <log+0x1c0>
 8021642:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 8021646:	ee30 0b47 	vsub.f64	d0, d0, d7
 802164a:	4b6b      	ldr	r3, [pc, #428]	@ (80217f8 <log+0x1e8>)
 802164c:	ee20 2b00 	vmul.f64	d2, d0, d0
 8021650:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
 8021654:	ee20 4b02 	vmul.f64	d4, d0, d2
 8021658:	ed93 7b10 	vldr	d7, [r3, #64]	@ 0x40
 802165c:	eea6 7b00 	vfma.f64	d7, d6, d0
 8021660:	ed93 6b14 	vldr	d6, [r3, #80]	@ 0x50
 8021664:	ed93 5b18 	vldr	d5, [r3, #96]	@ 0x60
 8021668:	eea6 7b02 	vfma.f64	d7, d6, d2
 802166c:	ed93 6b16 	vldr	d6, [r3, #88]	@ 0x58
 8021670:	eea5 6b00 	vfma.f64	d6, d5, d0
 8021674:	ed93 5b1a 	vldr	d5, [r3, #104]	@ 0x68
 8021678:	ed93 3b1e 	vldr	d3, [r3, #120]	@ 0x78
 802167c:	eea5 6b02 	vfma.f64	d6, d5, d2
 8021680:	ed93 5b1c 	vldr	d5, [r3, #112]	@ 0x70
 8021684:	eea3 5b00 	vfma.f64	d5, d3, d0
 8021688:	ed93 3b20 	vldr	d3, [r3, #128]	@ 0x80
 802168c:	eea3 5b02 	vfma.f64	d5, d3, d2
 8021690:	ed93 3b22 	vldr	d3, [r3, #136]	@ 0x88
 8021694:	eea3 5b04 	vfma.f64	d5, d3, d4
 8021698:	eea5 6b04 	vfma.f64	d6, d5, d4
 802169c:	ed93 5b0e 	vldr	d5, [r3, #56]	@ 0x38
 80216a0:	eea6 7b04 	vfma.f64	d7, d6, d4
 80216a4:	eeb0 2b47 	vmov.f64	d2, d7
 80216a8:	ed9f 7b4b 	vldr	d7, [pc, #300]	@ 80217d8 <log+0x1c8>
 80216ac:	eeb0 6b40 	vmov.f64	d6, d0
 80216b0:	eeb0 3b40 	vmov.f64	d3, d0
 80216b4:	eea0 6b07 	vfma.f64	d6, d0, d7
 80216b8:	eea0 6b47 	vfms.f64	d6, d0, d7
 80216bc:	ee30 8b46 	vsub.f64	d8, d0, d6
 80216c0:	ee26 1b06 	vmul.f64	d1, d6, d6
 80216c4:	eea1 3b05 	vfma.f64	d3, d1, d5
 80216c8:	ee30 7b43 	vsub.f64	d7, d0, d3
 80216cc:	ee30 0b06 	vadd.f64	d0, d0, d6
 80216d0:	eea1 7b05 	vfma.f64	d7, d1, d5
 80216d4:	ee25 5b08 	vmul.f64	d5, d5, d8
 80216d8:	eea5 7b00 	vfma.f64	d7, d5, d0
 80216dc:	eea2 7b04 	vfma.f64	d7, d2, d4
 80216e0:	ee33 0b07 	vadd.f64	d0, d3, d7
 80216e4:	ecbd 8b02 	vpop	{d8}
 80216e8:	bcf0      	pop	{r4, r5, r6, r7}
 80216ea:	4770      	bx	lr
 80216ec:	f1a2 0410 	sub.w	r4, r2, #16
 80216f0:	f647 71df 	movw	r1, #32735	@ 0x7fdf
 80216f4:	428c      	cmp	r4, r1
 80216f6:	d923      	bls.n	8021740 <log+0x130>
 80216f8:	18d9      	adds	r1, r3, r3
 80216fa:	eb40 0400 	adc.w	r4, r0, r0
 80216fe:	4321      	orrs	r1, r4
 8021700:	d105      	bne.n	802170e <log+0xfe>
 8021702:	ecbd 8b02 	vpop	{d8}
 8021706:	2001      	movs	r0, #1
 8021708:	bcf0      	pop	{r4, r5, r6, r7}
 802170a:	f000 baed 	b.w	8021ce8 <__math_divzero>
 802170e:	493b      	ldr	r1, [pc, #236]	@ (80217fc <log+0x1ec>)
 8021710:	4288      	cmp	r0, r1
 8021712:	bf08      	it	eq
 8021714:	2b00      	cmpeq	r3, #0
 8021716:	d0e5      	beq.n	80216e4 <log+0xd4>
 8021718:	0413      	lsls	r3, r2, #16
 802171a:	d403      	bmi.n	8021724 <log+0x114>
 802171c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8021720:	4393      	bics	r3, r2
 8021722:	d104      	bne.n	802172e <log+0x11e>
 8021724:	ecbd 8b02 	vpop	{d8}
 8021728:	bcf0      	pop	{r4, r5, r6, r7}
 802172a:	f000 baf5 	b.w	8021d18 <__math_invalid>
 802172e:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 80217e0 <log+0x1d0>
 8021732:	ee20 7b07 	vmul.f64	d7, d0, d7
 8021736:	ec53 2b17 	vmov	r2, r3, d7
 802173a:	f1a3 7050 	sub.w	r0, r3, #54525952	@ 0x3400000
 802173e:	4613      	mov	r3, r2
 8021740:	f100 4240 	add.w	r2, r0, #3221225472	@ 0xc0000000
 8021744:	492c      	ldr	r1, [pc, #176]	@ (80217f8 <log+0x1e8>)
 8021746:	eebf 5b00 	vmov.f64	d5, #240	@ 0xbf800000 -1.0
 802174a:	f502 12d0 	add.w	r2, r2, #1703936	@ 0x1a0000
 802174e:	f3c2 3446 	ubfx	r4, r2, #13, #7
 8021752:	ea4f 5c12 	mov.w	ip, r2, lsr #20
 8021756:	eb01 1504 	add.w	r5, r1, r4, lsl #4
 802175a:	ea4f 5c0c 	mov.w	ip, ip, lsl #20
 802175e:	ed95 7b24 	vldr	d7, [r5, #144]	@ 0x90
 8021762:	1e1e      	subs	r6, r3, #0
 8021764:	eba0 070c 	sub.w	r7, r0, ip
 8021768:	ec47 6b16 	vmov	d6, r6, r7
 802176c:	1512      	asrs	r2, r2, #20
 802176e:	eea7 5b06 	vfma.f64	d5, d7, d6
 8021772:	ee07 2a90 	vmov	s15, r2
 8021776:	ee25 2b05 	vmul.f64	d2, d5, d5
 802177a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 802177e:	ed91 4b00 	vldr	d4, [r1]
 8021782:	ee25 1b02 	vmul.f64	d1, d5, d2
 8021786:	ed95 7b26 	vldr	d7, [r5, #152]	@ 0x98
 802178a:	eea4 7b06 	vfma.f64	d7, d4, d6
 802178e:	ee35 4b07 	vadd.f64	d4, d5, d7
 8021792:	ee37 0b44 	vsub.f64	d0, d7, d4
 8021796:	ed91 7b02 	vldr	d7, [r1, #8]
 802179a:	ee30 0b05 	vadd.f64	d0, d0, d5
 802179e:	eea7 0b06 	vfma.f64	d0, d7, d6
 80217a2:	ed91 7b04 	vldr	d7, [r1, #16]
 80217a6:	ed91 6b08 	vldr	d6, [r1, #32]
 80217aa:	eea7 0b02 	vfma.f64	d0, d7, d2
 80217ae:	ed91 7b06 	vldr	d7, [r1, #24]
 80217b2:	ed91 3b0c 	vldr	d3, [r1, #48]	@ 0x30
 80217b6:	eea6 7b05 	vfma.f64	d7, d6, d5
 80217ba:	ed91 6b0a 	vldr	d6, [r1, #40]	@ 0x28
 80217be:	eea3 6b05 	vfma.f64	d6, d3, d5
 80217c2:	eea6 7b02 	vfma.f64	d7, d6, d2
 80217c6:	eea1 0b07 	vfma.f64	d0, d1, d7
 80217ca:	ee30 0b04 	vadd.f64	d0, d0, d4
 80217ce:	e789      	b.n	80216e4 <log+0xd4>
 80217d0:	ed9f 0b05 	vldr	d0, [pc, #20]	@ 80217e8 <log+0x1d8>
 80217d4:	e786      	b.n	80216e4 <log+0xd4>
 80217d6:	bf00      	nop
 80217d8:	00000000 	.word	0x00000000
 80217dc:	41a00000 	.word	0x41a00000
 80217e0:	00000000 	.word	0x00000000
 80217e4:	43300000 	.word	0x43300000
	...
 80217f0:	000308ff 	.word	0x000308ff
 80217f4:	3ff00000 	.word	0x3ff00000
 80217f8:	08022fd0 	.word	0x08022fd0
 80217fc:	7ff00000 	.word	0x7ff00000

08021800 <fmaxf>:
 8021800:	b508      	push	{r3, lr}
 8021802:	ed2d 8b02 	vpush	{d8}
 8021806:	eeb0 8a40 	vmov.f32	s16, s0
 802180a:	eef0 8a60 	vmov.f32	s17, s1
 802180e:	f000 f831 	bl	8021874 <__fpclassifyf>
 8021812:	b930      	cbnz	r0, 8021822 <fmaxf+0x22>
 8021814:	eeb0 8a68 	vmov.f32	s16, s17
 8021818:	eeb0 0a48 	vmov.f32	s0, s16
 802181c:	ecbd 8b02 	vpop	{d8}
 8021820:	bd08      	pop	{r3, pc}
 8021822:	eeb0 0a68 	vmov.f32	s0, s17
 8021826:	f000 f825 	bl	8021874 <__fpclassifyf>
 802182a:	2800      	cmp	r0, #0
 802182c:	d0f4      	beq.n	8021818 <fmaxf+0x18>
 802182e:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8021832:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021836:	dded      	ble.n	8021814 <fmaxf+0x14>
 8021838:	e7ee      	b.n	8021818 <fmaxf+0x18>

0802183a <fminf>:
 802183a:	b508      	push	{r3, lr}
 802183c:	ed2d 8b02 	vpush	{d8}
 8021840:	eeb0 8a40 	vmov.f32	s16, s0
 8021844:	eef0 8a60 	vmov.f32	s17, s1
 8021848:	f000 f814 	bl	8021874 <__fpclassifyf>
 802184c:	b930      	cbnz	r0, 802185c <fminf+0x22>
 802184e:	eeb0 8a68 	vmov.f32	s16, s17
 8021852:	eeb0 0a48 	vmov.f32	s0, s16
 8021856:	ecbd 8b02 	vpop	{d8}
 802185a:	bd08      	pop	{r3, pc}
 802185c:	eeb0 0a68 	vmov.f32	s0, s17
 8021860:	f000 f808 	bl	8021874 <__fpclassifyf>
 8021864:	2800      	cmp	r0, #0
 8021866:	d0f4      	beq.n	8021852 <fminf+0x18>
 8021868:	eeb4 8ae8 	vcmpe.f32	s16, s17
 802186c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021870:	d5ed      	bpl.n	802184e <fminf+0x14>
 8021872:	e7ee      	b.n	8021852 <fminf+0x18>

08021874 <__fpclassifyf>:
 8021874:	ee10 3a10 	vmov	r3, s0
 8021878:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 802187c:	d00d      	beq.n	802189a <__fpclassifyf+0x26>
 802187e:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 8021882:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8021886:	d30a      	bcc.n	802189e <__fpclassifyf+0x2a>
 8021888:	4b07      	ldr	r3, [pc, #28]	@ (80218a8 <__fpclassifyf+0x34>)
 802188a:	1e42      	subs	r2, r0, #1
 802188c:	429a      	cmp	r2, r3
 802188e:	d908      	bls.n	80218a2 <__fpclassifyf+0x2e>
 8021890:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8021894:	4258      	negs	r0, r3
 8021896:	4158      	adcs	r0, r3
 8021898:	4770      	bx	lr
 802189a:	2002      	movs	r0, #2
 802189c:	4770      	bx	lr
 802189e:	2004      	movs	r0, #4
 80218a0:	4770      	bx	lr
 80218a2:	2003      	movs	r0, #3
 80218a4:	4770      	bx	lr
 80218a6:	bf00      	nop
 80218a8:	007ffffe 	.word	0x007ffffe
 80218ac:	00000000 	.word	0x00000000

080218b0 <__kernel_cos>:
 80218b0:	eeb0 5b40 	vmov.f64	d5, d0
 80218b4:	ee15 1a90 	vmov	r1, s11
 80218b8:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 80218bc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80218c0:	f1b1 5f79 	cmp.w	r1, #1044381696	@ 0x3e400000
 80218c4:	d204      	bcs.n	80218d0 <__kernel_cos+0x20>
 80218c6:	eefd 7bc5 	vcvt.s32.f64	s15, d5
 80218ca:	ee17 3a90 	vmov	r3, s15
 80218ce:	b343      	cbz	r3, 8021922 <__kernel_cos+0x72>
 80218d0:	ee25 6b05 	vmul.f64	d6, d5, d5
 80218d4:	ee21 1b45 	vnmul.f64	d1, d1, d5
 80218d8:	ed9f 7b1b 	vldr	d7, [pc, #108]	@ 8021948 <__kernel_cos+0x98>
 80218dc:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 8021950 <__kernel_cos+0xa0>
 80218e0:	eea6 4b07 	vfma.f64	d4, d6, d7
 80218e4:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 8021958 <__kernel_cos+0xa8>
 80218e8:	eea4 7b06 	vfma.f64	d7, d4, d6
 80218ec:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 8021960 <__kernel_cos+0xb0>
 80218f0:	eea7 4b06 	vfma.f64	d4, d7, d6
 80218f4:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 8021968 <__kernel_cos+0xb8>
 80218f8:	4b1f      	ldr	r3, [pc, #124]	@ (8021978 <__kernel_cos+0xc8>)
 80218fa:	eea4 7b06 	vfma.f64	d7, d4, d6
 80218fe:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 8021970 <__kernel_cos+0xc0>
 8021902:	4299      	cmp	r1, r3
 8021904:	eea7 4b06 	vfma.f64	d4, d7, d6
 8021908:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 802190c:	ee24 4b06 	vmul.f64	d4, d4, d6
 8021910:	ee26 7b07 	vmul.f64	d7, d6, d7
 8021914:	eea6 1b04 	vfma.f64	d1, d6, d4
 8021918:	d804      	bhi.n	8021924 <__kernel_cos+0x74>
 802191a:	ee37 7b41 	vsub.f64	d7, d7, d1
 802191e:	ee30 0b47 	vsub.f64	d0, d0, d7
 8021922:	4770      	bx	lr
 8021924:	4b15      	ldr	r3, [pc, #84]	@ (802197c <__kernel_cos+0xcc>)
 8021926:	4299      	cmp	r1, r3
 8021928:	d809      	bhi.n	802193e <__kernel_cos+0x8e>
 802192a:	2200      	movs	r2, #0
 802192c:	f5a1 1300 	sub.w	r3, r1, #2097152	@ 0x200000
 8021930:	ec43 2b16 	vmov	d6, r2, r3
 8021934:	ee30 0b46 	vsub.f64	d0, d0, d6
 8021938:	ee37 7b46 	vsub.f64	d7, d7, d6
 802193c:	e7ed      	b.n	802191a <__kernel_cos+0x6a>
 802193e:	eeb5 6b02 	vmov.f64	d6, #82	@ 0x3e900000  0.2812500
 8021942:	e7f7      	b.n	8021934 <__kernel_cos+0x84>
 8021944:	f3af 8000 	nop.w
 8021948:	be8838d4 	.word	0xbe8838d4
 802194c:	bda8fae9 	.word	0xbda8fae9
 8021950:	bdb4b1c4 	.word	0xbdb4b1c4
 8021954:	3e21ee9e 	.word	0x3e21ee9e
 8021958:	809c52ad 	.word	0x809c52ad
 802195c:	be927e4f 	.word	0xbe927e4f
 8021960:	19cb1590 	.word	0x19cb1590
 8021964:	3efa01a0 	.word	0x3efa01a0
 8021968:	16c15177 	.word	0x16c15177
 802196c:	bf56c16c 	.word	0xbf56c16c
 8021970:	5555554c 	.word	0x5555554c
 8021974:	3fa55555 	.word	0x3fa55555
 8021978:	3fd33332 	.word	0x3fd33332
 802197c:	3fe90000 	.word	0x3fe90000

08021980 <__kernel_sin>:
 8021980:	ee10 3a90 	vmov	r3, s1
 8021984:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8021988:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 802198c:	d204      	bcs.n	8021998 <__kernel_sin+0x18>
 802198e:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8021992:	ee17 3a90 	vmov	r3, s15
 8021996:	b35b      	cbz	r3, 80219f0 <__kernel_sin+0x70>
 8021998:	ee20 6b00 	vmul.f64	d6, d0, d0
 802199c:	ee20 5b06 	vmul.f64	d5, d0, d6
 80219a0:	ed9f 7b15 	vldr	d7, [pc, #84]	@ 80219f8 <__kernel_sin+0x78>
 80219a4:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 8021a00 <__kernel_sin+0x80>
 80219a8:	eea6 4b07 	vfma.f64	d4, d6, d7
 80219ac:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8021a08 <__kernel_sin+0x88>
 80219b0:	eea4 7b06 	vfma.f64	d7, d4, d6
 80219b4:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 8021a10 <__kernel_sin+0x90>
 80219b8:	eea7 4b06 	vfma.f64	d4, d7, d6
 80219bc:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8021a18 <__kernel_sin+0x98>
 80219c0:	eea4 7b06 	vfma.f64	d7, d4, d6
 80219c4:	b930      	cbnz	r0, 80219d4 <__kernel_sin+0x54>
 80219c6:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 8021a20 <__kernel_sin+0xa0>
 80219ca:	eea6 4b07 	vfma.f64	d4, d6, d7
 80219ce:	eea4 0b05 	vfma.f64	d0, d4, d5
 80219d2:	4770      	bx	lr
 80219d4:	ee27 7b45 	vnmul.f64	d7, d7, d5
 80219d8:	eeb6 4b00 	vmov.f64	d4, #96	@ 0x3f000000  0.5
 80219dc:	eea1 7b04 	vfma.f64	d7, d1, d4
 80219e0:	ee97 1b06 	vfnms.f64	d1, d7, d6
 80219e4:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8021a28 <__kernel_sin+0xa8>
 80219e8:	eea5 1b07 	vfma.f64	d1, d5, d7
 80219ec:	ee30 0b41 	vsub.f64	d0, d0, d1
 80219f0:	4770      	bx	lr
 80219f2:	bf00      	nop
 80219f4:	f3af 8000 	nop.w
 80219f8:	5acfd57c 	.word	0x5acfd57c
 80219fc:	3de5d93a 	.word	0x3de5d93a
 8021a00:	8a2b9ceb 	.word	0x8a2b9ceb
 8021a04:	be5ae5e6 	.word	0xbe5ae5e6
 8021a08:	57b1fe7d 	.word	0x57b1fe7d
 8021a0c:	3ec71de3 	.word	0x3ec71de3
 8021a10:	19c161d5 	.word	0x19c161d5
 8021a14:	bf2a01a0 	.word	0xbf2a01a0
 8021a18:	1110f8a6 	.word	0x1110f8a6
 8021a1c:	3f811111 	.word	0x3f811111
 8021a20:	55555549 	.word	0x55555549
 8021a24:	bfc55555 	.word	0xbfc55555
 8021a28:	55555549 	.word	0x55555549
 8021a2c:	3fc55555 	.word	0x3fc55555

08021a30 <__ieee754_rem_pio2>:
 8021a30:	b570      	push	{r4, r5, r6, lr}
 8021a32:	eeb0 7b40 	vmov.f64	d7, d0
 8021a36:	ee17 5a90 	vmov	r5, s15
 8021a3a:	4b99      	ldr	r3, [pc, #612]	@ (8021ca0 <__ieee754_rem_pio2+0x270>)
 8021a3c:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8021a40:	429e      	cmp	r6, r3
 8021a42:	b088      	sub	sp, #32
 8021a44:	4604      	mov	r4, r0
 8021a46:	d807      	bhi.n	8021a58 <__ieee754_rem_pio2+0x28>
 8021a48:	2200      	movs	r2, #0
 8021a4a:	2300      	movs	r3, #0
 8021a4c:	ed84 0b00 	vstr	d0, [r4]
 8021a50:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8021a54:	2000      	movs	r0, #0
 8021a56:	e01b      	b.n	8021a90 <__ieee754_rem_pio2+0x60>
 8021a58:	4b92      	ldr	r3, [pc, #584]	@ (8021ca4 <__ieee754_rem_pio2+0x274>)
 8021a5a:	429e      	cmp	r6, r3
 8021a5c:	d83b      	bhi.n	8021ad6 <__ieee754_rem_pio2+0xa6>
 8021a5e:	f5a3 231b 	sub.w	r3, r3, #634880	@ 0x9b000
 8021a62:	2d00      	cmp	r5, #0
 8021a64:	ed9f 6b7e 	vldr	d6, [pc, #504]	@ 8021c60 <__ieee754_rem_pio2+0x230>
 8021a68:	f5a3 63f0 	sub.w	r3, r3, #1920	@ 0x780
 8021a6c:	dd19      	ble.n	8021aa2 <__ieee754_rem_pio2+0x72>
 8021a6e:	ee30 7b46 	vsub.f64	d7, d0, d6
 8021a72:	429e      	cmp	r6, r3
 8021a74:	d00e      	beq.n	8021a94 <__ieee754_rem_pio2+0x64>
 8021a76:	ed9f 5b7c 	vldr	d5, [pc, #496]	@ 8021c68 <__ieee754_rem_pio2+0x238>
 8021a7a:	ee37 6b45 	vsub.f64	d6, d7, d5
 8021a7e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8021a82:	ed84 6b00 	vstr	d6, [r4]
 8021a86:	ee37 7b45 	vsub.f64	d7, d7, d5
 8021a8a:	ed84 7b02 	vstr	d7, [r4, #8]
 8021a8e:	2001      	movs	r0, #1
 8021a90:	b008      	add	sp, #32
 8021a92:	bd70      	pop	{r4, r5, r6, pc}
 8021a94:	ed9f 6b76 	vldr	d6, [pc, #472]	@ 8021c70 <__ieee754_rem_pio2+0x240>
 8021a98:	ed9f 5b77 	vldr	d5, [pc, #476]	@ 8021c78 <__ieee754_rem_pio2+0x248>
 8021a9c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8021aa0:	e7eb      	b.n	8021a7a <__ieee754_rem_pio2+0x4a>
 8021aa2:	429e      	cmp	r6, r3
 8021aa4:	ee30 7b06 	vadd.f64	d7, d0, d6
 8021aa8:	d00e      	beq.n	8021ac8 <__ieee754_rem_pio2+0x98>
 8021aaa:	ed9f 5b6f 	vldr	d5, [pc, #444]	@ 8021c68 <__ieee754_rem_pio2+0x238>
 8021aae:	ee37 6b05 	vadd.f64	d6, d7, d5
 8021ab2:	ee37 7b46 	vsub.f64	d7, d7, d6
 8021ab6:	ed84 6b00 	vstr	d6, [r4]
 8021aba:	ee37 7b05 	vadd.f64	d7, d7, d5
 8021abe:	f04f 30ff 	mov.w	r0, #4294967295
 8021ac2:	ed84 7b02 	vstr	d7, [r4, #8]
 8021ac6:	e7e3      	b.n	8021a90 <__ieee754_rem_pio2+0x60>
 8021ac8:	ed9f 6b69 	vldr	d6, [pc, #420]	@ 8021c70 <__ieee754_rem_pio2+0x240>
 8021acc:	ed9f 5b6a 	vldr	d5, [pc, #424]	@ 8021c78 <__ieee754_rem_pio2+0x248>
 8021ad0:	ee37 7b06 	vadd.f64	d7, d7, d6
 8021ad4:	e7eb      	b.n	8021aae <__ieee754_rem_pio2+0x7e>
 8021ad6:	4b74      	ldr	r3, [pc, #464]	@ (8021ca8 <__ieee754_rem_pio2+0x278>)
 8021ad8:	429e      	cmp	r6, r3
 8021ada:	d870      	bhi.n	8021bbe <__ieee754_rem_pio2+0x18e>
 8021adc:	f000 f8ec 	bl	8021cb8 <fabs>
 8021ae0:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 8021ae4:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8021c80 <__ieee754_rem_pio2+0x250>
 8021ae8:	eea0 7b06 	vfma.f64	d7, d0, d6
 8021aec:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8021af0:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8021af4:	ee17 0a90 	vmov	r0, s15
 8021af8:	eeb1 4b45 	vneg.f64	d4, d5
 8021afc:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 8021c60 <__ieee754_rem_pio2+0x230>
 8021b00:	eea5 0b47 	vfms.f64	d0, d5, d7
 8021b04:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 8021c68 <__ieee754_rem_pio2+0x238>
 8021b08:	281f      	cmp	r0, #31
 8021b0a:	ee25 7b07 	vmul.f64	d7, d5, d7
 8021b0e:	ee30 6b47 	vsub.f64	d6, d0, d7
 8021b12:	dc05      	bgt.n	8021b20 <__ieee754_rem_pio2+0xf0>
 8021b14:	4b65      	ldr	r3, [pc, #404]	@ (8021cac <__ieee754_rem_pio2+0x27c>)
 8021b16:	1e42      	subs	r2, r0, #1
 8021b18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8021b1c:	42b3      	cmp	r3, r6
 8021b1e:	d109      	bne.n	8021b34 <__ieee754_rem_pio2+0x104>
 8021b20:	ee16 3a90 	vmov	r3, s13
 8021b24:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8021b28:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 8021b2c:	2b10      	cmp	r3, #16
 8021b2e:	ea4f 5226 	mov.w	r2, r6, asr #20
 8021b32:	dc02      	bgt.n	8021b3a <__ieee754_rem_pio2+0x10a>
 8021b34:	ed84 6b00 	vstr	d6, [r4]
 8021b38:	e01a      	b.n	8021b70 <__ieee754_rem_pio2+0x140>
 8021b3a:	ed9f 3b4d 	vldr	d3, [pc, #308]	@ 8021c70 <__ieee754_rem_pio2+0x240>
 8021b3e:	eeb0 6b40 	vmov.f64	d6, d0
 8021b42:	eea4 6b03 	vfma.f64	d6, d4, d3
 8021b46:	ee30 7b46 	vsub.f64	d7, d0, d6
 8021b4a:	eea4 7b03 	vfma.f64	d7, d4, d3
 8021b4e:	ed9f 3b4a 	vldr	d3, [pc, #296]	@ 8021c78 <__ieee754_rem_pio2+0x248>
 8021b52:	ee95 7b03 	vfnms.f64	d7, d5, d3
 8021b56:	ee36 3b47 	vsub.f64	d3, d6, d7
 8021b5a:	ee13 3a90 	vmov	r3, s7
 8021b5e:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8021b62:	1ad3      	subs	r3, r2, r3
 8021b64:	2b31      	cmp	r3, #49	@ 0x31
 8021b66:	dc17      	bgt.n	8021b98 <__ieee754_rem_pio2+0x168>
 8021b68:	eeb0 0b46 	vmov.f64	d0, d6
 8021b6c:	ed84 3b00 	vstr	d3, [r4]
 8021b70:	ed94 6b00 	vldr	d6, [r4]
 8021b74:	2d00      	cmp	r5, #0
 8021b76:	ee30 0b46 	vsub.f64	d0, d0, d6
 8021b7a:	ee30 0b47 	vsub.f64	d0, d0, d7
 8021b7e:	ed84 0b02 	vstr	d0, [r4, #8]
 8021b82:	da85      	bge.n	8021a90 <__ieee754_rem_pio2+0x60>
 8021b84:	eeb1 6b46 	vneg.f64	d6, d6
 8021b88:	eeb1 0b40 	vneg.f64	d0, d0
 8021b8c:	ed84 6b00 	vstr	d6, [r4]
 8021b90:	ed84 0b02 	vstr	d0, [r4, #8]
 8021b94:	4240      	negs	r0, r0
 8021b96:	e77b      	b.n	8021a90 <__ieee754_rem_pio2+0x60>
 8021b98:	ed9f 7b3b 	vldr	d7, [pc, #236]	@ 8021c88 <__ieee754_rem_pio2+0x258>
 8021b9c:	eeb0 0b46 	vmov.f64	d0, d6
 8021ba0:	eea4 0b07 	vfma.f64	d0, d4, d7
 8021ba4:	ee36 6b40 	vsub.f64	d6, d6, d0
 8021ba8:	eea4 6b07 	vfma.f64	d6, d4, d7
 8021bac:	ed9f 4b38 	vldr	d4, [pc, #224]	@ 8021c90 <__ieee754_rem_pio2+0x260>
 8021bb0:	eeb0 7b46 	vmov.f64	d7, d6
 8021bb4:	ee95 7b04 	vfnms.f64	d7, d5, d4
 8021bb8:	ee30 6b47 	vsub.f64	d6, d0, d7
 8021bbc:	e7ba      	b.n	8021b34 <__ieee754_rem_pio2+0x104>
 8021bbe:	4b3c      	ldr	r3, [pc, #240]	@ (8021cb0 <__ieee754_rem_pio2+0x280>)
 8021bc0:	429e      	cmp	r6, r3
 8021bc2:	d906      	bls.n	8021bd2 <__ieee754_rem_pio2+0x1a2>
 8021bc4:	ee30 7b40 	vsub.f64	d7, d0, d0
 8021bc8:	ed80 7b02 	vstr	d7, [r0, #8]
 8021bcc:	ed80 7b00 	vstr	d7, [r0]
 8021bd0:	e740      	b.n	8021a54 <__ieee754_rem_pio2+0x24>
 8021bd2:	ee10 3a10 	vmov	r3, s0
 8021bd6:	1532      	asrs	r2, r6, #20
 8021bd8:	f2a2 4216 	subw	r2, r2, #1046	@ 0x416
 8021bdc:	4618      	mov	r0, r3
 8021bde:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 8021be2:	ec41 0b17 	vmov	d7, r0, r1
 8021be6:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8021bea:	ed9f 5b2b 	vldr	d5, [pc, #172]	@ 8021c98 <__ieee754_rem_pio2+0x268>
 8021bee:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8021bf2:	ee37 7b46 	vsub.f64	d7, d7, d6
 8021bf6:	ed8d 6b02 	vstr	d6, [sp, #8]
 8021bfa:	ee27 7b05 	vmul.f64	d7, d7, d5
 8021bfe:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8021c02:	a808      	add	r0, sp, #32
 8021c04:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8021c08:	ee37 7b46 	vsub.f64	d7, d7, d6
 8021c0c:	ed8d 6b04 	vstr	d6, [sp, #16]
 8021c10:	ee27 7b05 	vmul.f64	d7, d7, d5
 8021c14:	ed8d 7b06 	vstr	d7, [sp, #24]
 8021c18:	2103      	movs	r1, #3
 8021c1a:	ed30 7b02 	vldmdb	r0!, {d7}
 8021c1e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8021c22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021c26:	460b      	mov	r3, r1
 8021c28:	f101 31ff 	add.w	r1, r1, #4294967295
 8021c2c:	d0f5      	beq.n	8021c1a <__ieee754_rem_pio2+0x1ea>
 8021c2e:	4921      	ldr	r1, [pc, #132]	@ (8021cb4 <__ieee754_rem_pio2+0x284>)
 8021c30:	9101      	str	r1, [sp, #4]
 8021c32:	2102      	movs	r1, #2
 8021c34:	9100      	str	r1, [sp, #0]
 8021c36:	a802      	add	r0, sp, #8
 8021c38:	4621      	mov	r1, r4
 8021c3a:	f000 f87d 	bl	8021d38 <__kernel_rem_pio2>
 8021c3e:	2d00      	cmp	r5, #0
 8021c40:	f6bf af26 	bge.w	8021a90 <__ieee754_rem_pio2+0x60>
 8021c44:	ed94 7b00 	vldr	d7, [r4]
 8021c48:	eeb1 7b47 	vneg.f64	d7, d7
 8021c4c:	ed84 7b00 	vstr	d7, [r4]
 8021c50:	ed94 7b02 	vldr	d7, [r4, #8]
 8021c54:	eeb1 7b47 	vneg.f64	d7, d7
 8021c58:	ed84 7b02 	vstr	d7, [r4, #8]
 8021c5c:	e79a      	b.n	8021b94 <__ieee754_rem_pio2+0x164>
 8021c5e:	bf00      	nop
 8021c60:	54400000 	.word	0x54400000
 8021c64:	3ff921fb 	.word	0x3ff921fb
 8021c68:	1a626331 	.word	0x1a626331
 8021c6c:	3dd0b461 	.word	0x3dd0b461
 8021c70:	1a600000 	.word	0x1a600000
 8021c74:	3dd0b461 	.word	0x3dd0b461
 8021c78:	2e037073 	.word	0x2e037073
 8021c7c:	3ba3198a 	.word	0x3ba3198a
 8021c80:	6dc9c883 	.word	0x6dc9c883
 8021c84:	3fe45f30 	.word	0x3fe45f30
 8021c88:	2e000000 	.word	0x2e000000
 8021c8c:	3ba3198a 	.word	0x3ba3198a
 8021c90:	252049c1 	.word	0x252049c1
 8021c94:	397b839a 	.word	0x397b839a
 8021c98:	00000000 	.word	0x00000000
 8021c9c:	41700000 	.word	0x41700000
 8021ca0:	3fe921fb 	.word	0x3fe921fb
 8021ca4:	4002d97b 	.word	0x4002d97b
 8021ca8:	413921fb 	.word	0x413921fb
 8021cac:	08023860 	.word	0x08023860
 8021cb0:	7fefffff 	.word	0x7fefffff
 8021cb4:	080238e0 	.word	0x080238e0

08021cb8 <fabs>:
 8021cb8:	ec51 0b10 	vmov	r0, r1, d0
 8021cbc:	4602      	mov	r2, r0
 8021cbe:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8021cc2:	ec43 2b10 	vmov	d0, r2, r3
 8021cc6:	4770      	bx	lr

08021cc8 <with_errno>:
 8021cc8:	b510      	push	{r4, lr}
 8021cca:	ed2d 8b02 	vpush	{d8}
 8021cce:	eeb0 8b40 	vmov.f64	d8, d0
 8021cd2:	4604      	mov	r4, r0
 8021cd4:	f7fd fedc 	bl	801fa90 <__errno>
 8021cd8:	eeb0 0b48 	vmov.f64	d0, d8
 8021cdc:	ecbd 8b02 	vpop	{d8}
 8021ce0:	6004      	str	r4, [r0, #0]
 8021ce2:	bd10      	pop	{r4, pc}
 8021ce4:	0000      	movs	r0, r0
	...

08021ce8 <__math_divzero>:
 8021ce8:	b082      	sub	sp, #8
 8021cea:	2800      	cmp	r0, #0
 8021cec:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 8021cf0:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 8021cf4:	fe07 7b06 	vseleq.f64	d7, d7, d6
 8021cf8:	ed8d 7b00 	vstr	d7, [sp]
 8021cfc:	ed9d 0b00 	vldr	d0, [sp]
 8021d00:	ed9f 7b03 	vldr	d7, [pc, #12]	@ 8021d10 <__math_divzero+0x28>
 8021d04:	2022      	movs	r0, #34	@ 0x22
 8021d06:	ee80 0b07 	vdiv.f64	d0, d0, d7
 8021d0a:	b002      	add	sp, #8
 8021d0c:	f7ff bfdc 	b.w	8021cc8 <with_errno>
	...

08021d18 <__math_invalid>:
 8021d18:	eeb0 7b40 	vmov.f64	d7, d0
 8021d1c:	eeb4 7b47 	vcmp.f64	d7, d7
 8021d20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021d24:	ee30 6b40 	vsub.f64	d6, d0, d0
 8021d28:	ee86 0b06 	vdiv.f64	d0, d6, d6
 8021d2c:	d602      	bvs.n	8021d34 <__math_invalid+0x1c>
 8021d2e:	2021      	movs	r0, #33	@ 0x21
 8021d30:	f7ff bfca 	b.w	8021cc8 <with_errno>
 8021d34:	4770      	bx	lr
	...

08021d38 <__kernel_rem_pio2>:
 8021d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021d3c:	ed2d 8b06 	vpush	{d8-d10}
 8021d40:	f5ad 7d13 	sub.w	sp, sp, #588	@ 0x24c
 8021d44:	469b      	mov	fp, r3
 8021d46:	460f      	mov	r7, r1
 8021d48:	4bb9      	ldr	r3, [pc, #740]	@ (8022030 <__kernel_rem_pio2+0x2f8>)
 8021d4a:	99a2      	ldr	r1, [sp, #648]	@ 0x288
 8021d4c:	9ea3      	ldr	r6, [sp, #652]	@ 0x28c
 8021d4e:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 8021d52:	9001      	str	r0, [sp, #4]
 8021d54:	f112 0f14 	cmn.w	r2, #20
 8021d58:	bfa8      	it	ge
 8021d5a:	1ed3      	subge	r3, r2, #3
 8021d5c:	f10b 3aff 	add.w	sl, fp, #4294967295
 8021d60:	bfb8      	it	lt
 8021d62:	2300      	movlt	r3, #0
 8021d64:	f06f 0517 	mvn.w	r5, #23
 8021d68:	ed9f 6bab 	vldr	d6, [pc, #684]	@ 8022018 <__kernel_rem_pio2+0x2e0>
 8021d6c:	bfa4      	itt	ge
 8021d6e:	2018      	movge	r0, #24
 8021d70:	fb93 f3f0 	sdivge	r3, r3, r0
 8021d74:	fb03 5505 	mla	r5, r3, r5, r5
 8021d78:	eba3 040a 	sub.w	r4, r3, sl
 8021d7c:	4415      	add	r5, r2
 8021d7e:	eb09 0c0a 	add.w	ip, r9, sl
 8021d82:	a81a      	add	r0, sp, #104	@ 0x68
 8021d84:	eb06 0e84 	add.w	lr, r6, r4, lsl #2
 8021d88:	2200      	movs	r2, #0
 8021d8a:	4562      	cmp	r2, ip
 8021d8c:	dd0e      	ble.n	8021dac <__kernel_rem_pio2+0x74>
 8021d8e:	aa1a      	add	r2, sp, #104	@ 0x68
 8021d90:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 8021d94:	f50d 78d4 	add.w	r8, sp, #424	@ 0x1a8
 8021d98:	2400      	movs	r4, #0
 8021d9a:	454c      	cmp	r4, r9
 8021d9c:	dc23      	bgt.n	8021de6 <__kernel_rem_pio2+0xae>
 8021d9e:	ed9f 7b9e 	vldr	d7, [pc, #632]	@ 8022018 <__kernel_rem_pio2+0x2e0>
 8021da2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8021da6:	4694      	mov	ip, r2
 8021da8:	2000      	movs	r0, #0
 8021daa:	e015      	b.n	8021dd8 <__kernel_rem_pio2+0xa0>
 8021dac:	42d4      	cmn	r4, r2
 8021dae:	d409      	bmi.n	8021dc4 <__kernel_rem_pio2+0x8c>
 8021db0:	f85e 1022 	ldr.w	r1, [lr, r2, lsl #2]
 8021db4:	ee07 1a90 	vmov	s15, r1
 8021db8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8021dbc:	eca0 7b02 	vstmia	r0!, {d7}
 8021dc0:	3201      	adds	r2, #1
 8021dc2:	e7e2      	b.n	8021d8a <__kernel_rem_pio2+0x52>
 8021dc4:	eeb0 7b46 	vmov.f64	d7, d6
 8021dc8:	e7f8      	b.n	8021dbc <__kernel_rem_pio2+0x84>
 8021dca:	ecbe 5b02 	vldmia	lr!, {d5}
 8021dce:	ed3c 6b02 	vldmdb	ip!, {d6}
 8021dd2:	3001      	adds	r0, #1
 8021dd4:	eea5 7b06 	vfma.f64	d7, d5, d6
 8021dd8:	4550      	cmp	r0, sl
 8021dda:	ddf6      	ble.n	8021dca <__kernel_rem_pio2+0x92>
 8021ddc:	eca8 7b02 	vstmia	r8!, {d7}
 8021de0:	3401      	adds	r4, #1
 8021de2:	3208      	adds	r2, #8
 8021de4:	e7d9      	b.n	8021d9a <__kernel_rem_pio2+0x62>
 8021de6:	aa06      	add	r2, sp, #24
 8021de8:	ed9f 9b8d 	vldr	d9, [pc, #564]	@ 8022020 <__kernel_rem_pio2+0x2e8>
 8021dec:	ed9f ab8e 	vldr	d10, [pc, #568]	@ 8022028 <__kernel_rem_pio2+0x2f0>
 8021df0:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 8021df4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8021df8:	9203      	str	r2, [sp, #12]
 8021dfa:	9302      	str	r3, [sp, #8]
 8021dfc:	464c      	mov	r4, r9
 8021dfe:	00e3      	lsls	r3, r4, #3
 8021e00:	9304      	str	r3, [sp, #16]
 8021e02:	ab92      	add	r3, sp, #584	@ 0x248
 8021e04:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8021e08:	ed13 0b28 	vldr	d0, [r3, #-160]	@ 0xffffff60
 8021e0c:	aa6a      	add	r2, sp, #424	@ 0x1a8
 8021e0e:	ab06      	add	r3, sp, #24
 8021e10:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8021e14:	461e      	mov	r6, r3
 8021e16:	4620      	mov	r0, r4
 8021e18:	2800      	cmp	r0, #0
 8021e1a:	dc4a      	bgt.n	8021eb2 <__kernel_rem_pio2+0x17a>
 8021e1c:	4628      	mov	r0, r5
 8021e1e:	9305      	str	r3, [sp, #20]
 8021e20:	f000 f9fe 	bl	8022220 <scalbn>
 8021e24:	eeb0 8b40 	vmov.f64	d8, d0
 8021e28:	eeb4 0b00 	vmov.f64	d0, #64	@ 0x3e000000  0.125
 8021e2c:	ee28 0b00 	vmul.f64	d0, d8, d0
 8021e30:	f000 fa72 	bl	8022318 <floor>
 8021e34:	eeb2 7b00 	vmov.f64	d7, #32	@ 0x41000000  8.0
 8021e38:	eea0 8b47 	vfms.f64	d8, d0, d7
 8021e3c:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 8021e40:	2d00      	cmp	r5, #0
 8021e42:	ee17 8a90 	vmov	r8, s15
 8021e46:	9b05      	ldr	r3, [sp, #20]
 8021e48:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8021e4c:	ee38 8b47 	vsub.f64	d8, d8, d7
 8021e50:	dd41      	ble.n	8021ed6 <__kernel_rem_pio2+0x19e>
 8021e52:	1e60      	subs	r0, r4, #1
 8021e54:	aa06      	add	r2, sp, #24
 8021e56:	f1c5 0c18 	rsb	ip, r5, #24
 8021e5a:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 8021e5e:	fa46 f20c 	asr.w	r2, r6, ip
 8021e62:	4490      	add	r8, r2
 8021e64:	fa02 f20c 	lsl.w	r2, r2, ip
 8021e68:	1ab6      	subs	r6, r6, r2
 8021e6a:	aa06      	add	r2, sp, #24
 8021e6c:	f842 6020 	str.w	r6, [r2, r0, lsl #2]
 8021e70:	f1c5 0217 	rsb	r2, r5, #23
 8021e74:	4116      	asrs	r6, r2
 8021e76:	2e00      	cmp	r6, #0
 8021e78:	dd3c      	ble.n	8021ef4 <__kernel_rem_pio2+0x1bc>
 8021e7a:	f04f 0c00 	mov.w	ip, #0
 8021e7e:	f108 0801 	add.w	r8, r8, #1
 8021e82:	4660      	mov	r0, ip
 8021e84:	f06f 4e7f 	mvn.w	lr, #4278190080	@ 0xff000000
 8021e88:	4564      	cmp	r4, ip
 8021e8a:	dc66      	bgt.n	8021f5a <__kernel_rem_pio2+0x222>
 8021e8c:	2d00      	cmp	r5, #0
 8021e8e:	dd03      	ble.n	8021e98 <__kernel_rem_pio2+0x160>
 8021e90:	2d01      	cmp	r5, #1
 8021e92:	d072      	beq.n	8021f7a <__kernel_rem_pio2+0x242>
 8021e94:	2d02      	cmp	r5, #2
 8021e96:	d07a      	beq.n	8021f8e <__kernel_rem_pio2+0x256>
 8021e98:	2e02      	cmp	r6, #2
 8021e9a:	d12b      	bne.n	8021ef4 <__kernel_rem_pio2+0x1bc>
 8021e9c:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8021ea0:	ee30 8b48 	vsub.f64	d8, d0, d8
 8021ea4:	b330      	cbz	r0, 8021ef4 <__kernel_rem_pio2+0x1bc>
 8021ea6:	4628      	mov	r0, r5
 8021ea8:	f000 f9ba 	bl	8022220 <scalbn>
 8021eac:	ee38 8b40 	vsub.f64	d8, d8, d0
 8021eb0:	e020      	b.n	8021ef4 <__kernel_rem_pio2+0x1bc>
 8021eb2:	ee20 7b09 	vmul.f64	d7, d0, d9
 8021eb6:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8021eba:	3801      	subs	r0, #1
 8021ebc:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8021ec0:	eea7 0b4a 	vfms.f64	d0, d7, d10
 8021ec4:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8021ec8:	eca6 0a01 	vstmia	r6!, {s0}
 8021ecc:	ed32 0b02 	vldmdb	r2!, {d0}
 8021ed0:	ee37 0b00 	vadd.f64	d0, d7, d0
 8021ed4:	e7a0      	b.n	8021e18 <__kernel_rem_pio2+0xe0>
 8021ed6:	d105      	bne.n	8021ee4 <__kernel_rem_pio2+0x1ac>
 8021ed8:	1e62      	subs	r2, r4, #1
 8021eda:	a906      	add	r1, sp, #24
 8021edc:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 8021ee0:	15f6      	asrs	r6, r6, #23
 8021ee2:	e7c8      	b.n	8021e76 <__kernel_rem_pio2+0x13e>
 8021ee4:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 8021ee8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8021eec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021ef0:	da31      	bge.n	8021f56 <__kernel_rem_pio2+0x21e>
 8021ef2:	2600      	movs	r6, #0
 8021ef4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8021ef8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021efc:	f040 809c 	bne.w	8022038 <__kernel_rem_pio2+0x300>
 8021f00:	1e62      	subs	r2, r4, #1
 8021f02:	2000      	movs	r0, #0
 8021f04:	454a      	cmp	r2, r9
 8021f06:	da49      	bge.n	8021f9c <__kernel_rem_pio2+0x264>
 8021f08:	2800      	cmp	r0, #0
 8021f0a:	d062      	beq.n	8021fd2 <__kernel_rem_pio2+0x29a>
 8021f0c:	3c01      	subs	r4, #1
 8021f0e:	ab06      	add	r3, sp, #24
 8021f10:	3d18      	subs	r5, #24
 8021f12:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8021f16:	2b00      	cmp	r3, #0
 8021f18:	d0f8      	beq.n	8021f0c <__kernel_rem_pio2+0x1d4>
 8021f1a:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8021f1e:	4628      	mov	r0, r5
 8021f20:	f000 f97e 	bl	8022220 <scalbn>
 8021f24:	ed9f 6b3e 	vldr	d6, [pc, #248]	@ 8022020 <__kernel_rem_pio2+0x2e8>
 8021f28:	1c62      	adds	r2, r4, #1
 8021f2a:	a96a      	add	r1, sp, #424	@ 0x1a8
 8021f2c:	00d3      	lsls	r3, r2, #3
 8021f2e:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8021f32:	4622      	mov	r2, r4
 8021f34:	2a00      	cmp	r2, #0
 8021f36:	f280 80a9 	bge.w	802208c <__kernel_rem_pio2+0x354>
 8021f3a:	4622      	mov	r2, r4
 8021f3c:	2a00      	cmp	r2, #0
 8021f3e:	f2c0 80c7 	blt.w	80220d0 <__kernel_rem_pio2+0x398>
 8021f42:	a96a      	add	r1, sp, #424	@ 0x1a8
 8021f44:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 8021f48:	ed9f 7b33 	vldr	d7, [pc, #204]	@ 8022018 <__kernel_rem_pio2+0x2e0>
 8021f4c:	f8df c0e4 	ldr.w	ip, [pc, #228]	@ 8022034 <__kernel_rem_pio2+0x2fc>
 8021f50:	2000      	movs	r0, #0
 8021f52:	1aa1      	subs	r1, r4, r2
 8021f54:	e0b1      	b.n	80220ba <__kernel_rem_pio2+0x382>
 8021f56:	2602      	movs	r6, #2
 8021f58:	e78f      	b.n	8021e7a <__kernel_rem_pio2+0x142>
 8021f5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8021f5e:	b948      	cbnz	r0, 8021f74 <__kernel_rem_pio2+0x23c>
 8021f60:	b122      	cbz	r2, 8021f6c <__kernel_rem_pio2+0x234>
 8021f62:	f1c2 7280 	rsb	r2, r2, #16777216	@ 0x1000000
 8021f66:	f843 2c04 	str.w	r2, [r3, #-4]
 8021f6a:	2201      	movs	r2, #1
 8021f6c:	f10c 0c01 	add.w	ip, ip, #1
 8021f70:	4610      	mov	r0, r2
 8021f72:	e789      	b.n	8021e88 <__kernel_rem_pio2+0x150>
 8021f74:	ebae 0202 	sub.w	r2, lr, r2
 8021f78:	e7f5      	b.n	8021f66 <__kernel_rem_pio2+0x22e>
 8021f7a:	1e62      	subs	r2, r4, #1
 8021f7c:	ab06      	add	r3, sp, #24
 8021f7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8021f82:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8021f86:	a906      	add	r1, sp, #24
 8021f88:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8021f8c:	e784      	b.n	8021e98 <__kernel_rem_pio2+0x160>
 8021f8e:	1e62      	subs	r2, r4, #1
 8021f90:	ab06      	add	r3, sp, #24
 8021f92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8021f96:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8021f9a:	e7f4      	b.n	8021f86 <__kernel_rem_pio2+0x24e>
 8021f9c:	ab06      	add	r3, sp, #24
 8021f9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8021fa2:	3a01      	subs	r2, #1
 8021fa4:	4318      	orrs	r0, r3
 8021fa6:	e7ad      	b.n	8021f04 <__kernel_rem_pio2+0x1cc>
 8021fa8:	3301      	adds	r3, #1
 8021faa:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 8021fae:	2800      	cmp	r0, #0
 8021fb0:	d0fa      	beq.n	8021fa8 <__kernel_rem_pio2+0x270>
 8021fb2:	9a04      	ldr	r2, [sp, #16]
 8021fb4:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 8021fb8:	446a      	add	r2, sp
 8021fba:	eb04 000b 	add.w	r0, r4, fp
 8021fbe:	a91a      	add	r1, sp, #104	@ 0x68
 8021fc0:	1c66      	adds	r6, r4, #1
 8021fc2:	3a98      	subs	r2, #152	@ 0x98
 8021fc4:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8021fc8:	4423      	add	r3, r4
 8021fca:	42b3      	cmp	r3, r6
 8021fcc:	da04      	bge.n	8021fd8 <__kernel_rem_pio2+0x2a0>
 8021fce:	461c      	mov	r4, r3
 8021fd0:	e715      	b.n	8021dfe <__kernel_rem_pio2+0xc6>
 8021fd2:	9a03      	ldr	r2, [sp, #12]
 8021fd4:	2301      	movs	r3, #1
 8021fd6:	e7e8      	b.n	8021faa <__kernel_rem_pio2+0x272>
 8021fd8:	9902      	ldr	r1, [sp, #8]
 8021fda:	f8dd c004 	ldr.w	ip, [sp, #4]
 8021fde:	f851 1026 	ldr.w	r1, [r1, r6, lsl #2]
 8021fe2:	9104      	str	r1, [sp, #16]
 8021fe4:	ee07 1a90 	vmov	s15, r1
 8021fe8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8021fec:	2400      	movs	r4, #0
 8021fee:	eca0 7b02 	vstmia	r0!, {d7}
 8021ff2:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 8022018 <__kernel_rem_pio2+0x2e0>
 8021ff6:	4686      	mov	lr, r0
 8021ff8:	4554      	cmp	r4, sl
 8021ffa:	dd03      	ble.n	8022004 <__kernel_rem_pio2+0x2cc>
 8021ffc:	eca2 7b02 	vstmia	r2!, {d7}
 8022000:	3601      	adds	r6, #1
 8022002:	e7e2      	b.n	8021fca <__kernel_rem_pio2+0x292>
 8022004:	ecbc 5b02 	vldmia	ip!, {d5}
 8022008:	ed3e 6b02 	vldmdb	lr!, {d6}
 802200c:	3401      	adds	r4, #1
 802200e:	eea5 7b06 	vfma.f64	d7, d5, d6
 8022012:	e7f1      	b.n	8021ff8 <__kernel_rem_pio2+0x2c0>
 8022014:	f3af 8000 	nop.w
	...
 8022024:	3e700000 	.word	0x3e700000
 8022028:	00000000 	.word	0x00000000
 802202c:	41700000 	.word	0x41700000
 8022030:	08023a28 	.word	0x08023a28
 8022034:	080239e8 	.word	0x080239e8
 8022038:	4268      	negs	r0, r5
 802203a:	eeb0 0b48 	vmov.f64	d0, d8
 802203e:	f000 f8ef 	bl	8022220 <scalbn>
 8022042:	ed9f 6b71 	vldr	d6, [pc, #452]	@ 8022208 <__kernel_rem_pio2+0x4d0>
 8022046:	eeb4 0bc6 	vcmpe.f64	d0, d6
 802204a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802204e:	db17      	blt.n	8022080 <__kernel_rem_pio2+0x348>
 8022050:	ed9f 7b6f 	vldr	d7, [pc, #444]	@ 8022210 <__kernel_rem_pio2+0x4d8>
 8022054:	ee20 7b07 	vmul.f64	d7, d0, d7
 8022058:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 802205c:	aa06      	add	r2, sp, #24
 802205e:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 8022062:	eea5 0b46 	vfms.f64	d0, d5, d6
 8022066:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 802206a:	3518      	adds	r5, #24
 802206c:	ee10 3a10 	vmov	r3, s0
 8022070:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8022074:	ee17 3a10 	vmov	r3, s14
 8022078:	3401      	adds	r4, #1
 802207a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 802207e:	e74c      	b.n	8021f1a <__kernel_rem_pio2+0x1e2>
 8022080:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8022084:	aa06      	add	r2, sp, #24
 8022086:	ee10 3a10 	vmov	r3, s0
 802208a:	e7f6      	b.n	802207a <__kernel_rem_pio2+0x342>
 802208c:	a806      	add	r0, sp, #24
 802208e:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8022092:	9001      	str	r0, [sp, #4]
 8022094:	ee07 0a90 	vmov	s15, r0
 8022098:	3a01      	subs	r2, #1
 802209a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 802209e:	ee27 7b00 	vmul.f64	d7, d7, d0
 80220a2:	ee20 0b06 	vmul.f64	d0, d0, d6
 80220a6:	ed21 7b02 	vstmdb	r1!, {d7}
 80220aa:	e743      	b.n	8021f34 <__kernel_rem_pio2+0x1fc>
 80220ac:	ecbc 5b02 	vldmia	ip!, {d5}
 80220b0:	ecb5 6b02 	vldmia	r5!, {d6}
 80220b4:	3001      	adds	r0, #1
 80220b6:	eea5 7b06 	vfma.f64	d7, d5, d6
 80220ba:	4548      	cmp	r0, r9
 80220bc:	dc01      	bgt.n	80220c2 <__kernel_rem_pio2+0x38a>
 80220be:	4288      	cmp	r0, r1
 80220c0:	ddf4      	ble.n	80220ac <__kernel_rem_pio2+0x374>
 80220c2:	a842      	add	r0, sp, #264	@ 0x108
 80220c4:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 80220c8:	ed81 7b00 	vstr	d7, [r1]
 80220cc:	3a01      	subs	r2, #1
 80220ce:	e735      	b.n	8021f3c <__kernel_rem_pio2+0x204>
 80220d0:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 80220d2:	2a02      	cmp	r2, #2
 80220d4:	dc0a      	bgt.n	80220ec <__kernel_rem_pio2+0x3b4>
 80220d6:	2a00      	cmp	r2, #0
 80220d8:	dc29      	bgt.n	802212e <__kernel_rem_pio2+0x3f6>
 80220da:	d042      	beq.n	8022162 <__kernel_rem_pio2+0x42a>
 80220dc:	f008 0007 	and.w	r0, r8, #7
 80220e0:	f50d 7d13 	add.w	sp, sp, #588	@ 0x24c
 80220e4:	ecbd 8b06 	vpop	{d8-d10}
 80220e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80220ec:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 80220ee:	2a03      	cmp	r2, #3
 80220f0:	d1f4      	bne.n	80220dc <__kernel_rem_pio2+0x3a4>
 80220f2:	a942      	add	r1, sp, #264	@ 0x108
 80220f4:	f1a3 0208 	sub.w	r2, r3, #8
 80220f8:	440a      	add	r2, r1
 80220fa:	4611      	mov	r1, r2
 80220fc:	4620      	mov	r0, r4
 80220fe:	2800      	cmp	r0, #0
 8022100:	dc50      	bgt.n	80221a4 <__kernel_rem_pio2+0x46c>
 8022102:	4621      	mov	r1, r4
 8022104:	2901      	cmp	r1, #1
 8022106:	dc5d      	bgt.n	80221c4 <__kernel_rem_pio2+0x48c>
 8022108:	ed9f 7b43 	vldr	d7, [pc, #268]	@ 8022218 <__kernel_rem_pio2+0x4e0>
 802210c:	aa42      	add	r2, sp, #264	@ 0x108
 802210e:	4413      	add	r3, r2
 8022110:	2c01      	cmp	r4, #1
 8022112:	dc67      	bgt.n	80221e4 <__kernel_rem_pio2+0x4ac>
 8022114:	ed9d 5b42 	vldr	d5, [sp, #264]	@ 0x108
 8022118:	ed9d 6b44 	vldr	d6, [sp, #272]	@ 0x110
 802211c:	2e00      	cmp	r6, #0
 802211e:	d167      	bne.n	80221f0 <__kernel_rem_pio2+0x4b8>
 8022120:	ed87 5b00 	vstr	d5, [r7]
 8022124:	ed87 6b02 	vstr	d6, [r7, #8]
 8022128:	ed87 7b04 	vstr	d7, [r7, #16]
 802212c:	e7d6      	b.n	80220dc <__kernel_rem_pio2+0x3a4>
 802212e:	ed9f 6b3a 	vldr	d6, [pc, #232]	@ 8022218 <__kernel_rem_pio2+0x4e0>
 8022132:	aa42      	add	r2, sp, #264	@ 0x108
 8022134:	4413      	add	r3, r2
 8022136:	4622      	mov	r2, r4
 8022138:	2a00      	cmp	r2, #0
 802213a:	da24      	bge.n	8022186 <__kernel_rem_pio2+0x44e>
 802213c:	b34e      	cbz	r6, 8022192 <__kernel_rem_pio2+0x45a>
 802213e:	eeb1 7b46 	vneg.f64	d7, d6
 8022142:	ed87 7b00 	vstr	d7, [r7]
 8022146:	ed9d 7b42 	vldr	d7, [sp, #264]	@ 0x108
 802214a:	aa44      	add	r2, sp, #272	@ 0x110
 802214c:	2301      	movs	r3, #1
 802214e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8022152:	429c      	cmp	r4, r3
 8022154:	da20      	bge.n	8022198 <__kernel_rem_pio2+0x460>
 8022156:	b10e      	cbz	r6, 802215c <__kernel_rem_pio2+0x424>
 8022158:	eeb1 7b47 	vneg.f64	d7, d7
 802215c:	ed87 7b02 	vstr	d7, [r7, #8]
 8022160:	e7bc      	b.n	80220dc <__kernel_rem_pio2+0x3a4>
 8022162:	ed9f 7b2d 	vldr	d7, [pc, #180]	@ 8022218 <__kernel_rem_pio2+0x4e0>
 8022166:	aa42      	add	r2, sp, #264	@ 0x108
 8022168:	4413      	add	r3, r2
 802216a:	2c00      	cmp	r4, #0
 802216c:	da05      	bge.n	802217a <__kernel_rem_pio2+0x442>
 802216e:	b10e      	cbz	r6, 8022174 <__kernel_rem_pio2+0x43c>
 8022170:	eeb1 7b47 	vneg.f64	d7, d7
 8022174:	ed87 7b00 	vstr	d7, [r7]
 8022178:	e7b0      	b.n	80220dc <__kernel_rem_pio2+0x3a4>
 802217a:	ed33 6b02 	vldmdb	r3!, {d6}
 802217e:	3c01      	subs	r4, #1
 8022180:	ee37 7b06 	vadd.f64	d7, d7, d6
 8022184:	e7f1      	b.n	802216a <__kernel_rem_pio2+0x432>
 8022186:	ed33 7b02 	vldmdb	r3!, {d7}
 802218a:	3a01      	subs	r2, #1
 802218c:	ee36 6b07 	vadd.f64	d6, d6, d7
 8022190:	e7d2      	b.n	8022138 <__kernel_rem_pio2+0x400>
 8022192:	eeb0 7b46 	vmov.f64	d7, d6
 8022196:	e7d4      	b.n	8022142 <__kernel_rem_pio2+0x40a>
 8022198:	ecb2 6b02 	vldmia	r2!, {d6}
 802219c:	3301      	adds	r3, #1
 802219e:	ee37 7b06 	vadd.f64	d7, d7, d6
 80221a2:	e7d6      	b.n	8022152 <__kernel_rem_pio2+0x41a>
 80221a4:	ed31 7b02 	vldmdb	r1!, {d7}
 80221a8:	ed91 5b02 	vldr	d5, [r1, #8]
 80221ac:	3801      	subs	r0, #1
 80221ae:	ee37 6b05 	vadd.f64	d6, d7, d5
 80221b2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80221b6:	ed81 6b00 	vstr	d6, [r1]
 80221ba:	ee37 7b05 	vadd.f64	d7, d7, d5
 80221be:	ed81 7b02 	vstr	d7, [r1, #8]
 80221c2:	e79c      	b.n	80220fe <__kernel_rem_pio2+0x3c6>
 80221c4:	ed32 7b02 	vldmdb	r2!, {d7}
 80221c8:	ed92 5b02 	vldr	d5, [r2, #8]
 80221cc:	3901      	subs	r1, #1
 80221ce:	ee37 6b05 	vadd.f64	d6, d7, d5
 80221d2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80221d6:	ed82 6b00 	vstr	d6, [r2]
 80221da:	ee37 7b05 	vadd.f64	d7, d7, d5
 80221de:	ed82 7b02 	vstr	d7, [r2, #8]
 80221e2:	e78f      	b.n	8022104 <__kernel_rem_pio2+0x3cc>
 80221e4:	ed33 6b02 	vldmdb	r3!, {d6}
 80221e8:	3c01      	subs	r4, #1
 80221ea:	ee37 7b06 	vadd.f64	d7, d7, d6
 80221ee:	e78f      	b.n	8022110 <__kernel_rem_pio2+0x3d8>
 80221f0:	eeb1 5b45 	vneg.f64	d5, d5
 80221f4:	eeb1 6b46 	vneg.f64	d6, d6
 80221f8:	ed87 5b00 	vstr	d5, [r7]
 80221fc:	eeb1 7b47 	vneg.f64	d7, d7
 8022200:	ed87 6b02 	vstr	d6, [r7, #8]
 8022204:	e790      	b.n	8022128 <__kernel_rem_pio2+0x3f0>
 8022206:	bf00      	nop
 8022208:	00000000 	.word	0x00000000
 802220c:	41700000 	.word	0x41700000
 8022210:	00000000 	.word	0x00000000
 8022214:	3e700000 	.word	0x3e700000
	...

08022220 <scalbn>:
 8022220:	ee10 1a90 	vmov	r1, s1
 8022224:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8022228:	b98b      	cbnz	r3, 802224e <scalbn+0x2e>
 802222a:	ee10 3a10 	vmov	r3, s0
 802222e:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8022232:	4319      	orrs	r1, r3
 8022234:	d00a      	beq.n	802224c <scalbn+0x2c>
 8022236:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 80222e0 <scalbn+0xc0>
 802223a:	4b35      	ldr	r3, [pc, #212]	@ (8022310 <scalbn+0xf0>)
 802223c:	ee20 0b07 	vmul.f64	d0, d0, d7
 8022240:	4298      	cmp	r0, r3
 8022242:	da0b      	bge.n	802225c <scalbn+0x3c>
 8022244:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 80222e8 <scalbn+0xc8>
 8022248:	ee20 0b07 	vmul.f64	d0, d0, d7
 802224c:	4770      	bx	lr
 802224e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8022252:	4293      	cmp	r3, r2
 8022254:	d107      	bne.n	8022266 <scalbn+0x46>
 8022256:	ee30 0b00 	vadd.f64	d0, d0, d0
 802225a:	4770      	bx	lr
 802225c:	ee10 1a90 	vmov	r1, s1
 8022260:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8022264:	3b36      	subs	r3, #54	@ 0x36
 8022266:	f24c 3250 	movw	r2, #50000	@ 0xc350
 802226a:	4290      	cmp	r0, r2
 802226c:	dd0d      	ble.n	802228a <scalbn+0x6a>
 802226e:	ed9f 7b20 	vldr	d7, [pc, #128]	@ 80222f0 <scalbn+0xd0>
 8022272:	ee10 3a90 	vmov	r3, s1
 8022276:	eeb0 6b47 	vmov.f64	d6, d7
 802227a:	ed9f 5b1f 	vldr	d5, [pc, #124]	@ 80222f8 <scalbn+0xd8>
 802227e:	2b00      	cmp	r3, #0
 8022280:	fe27 7b05 	vselge.f64	d7, d7, d5
 8022284:	ee27 0b06 	vmul.f64	d0, d7, d6
 8022288:	4770      	bx	lr
 802228a:	4418      	add	r0, r3
 802228c:	f240 73fe 	movw	r3, #2046	@ 0x7fe
 8022290:	4298      	cmp	r0, r3
 8022292:	dcec      	bgt.n	802226e <scalbn+0x4e>
 8022294:	2800      	cmp	r0, #0
 8022296:	dd08      	ble.n	80222aa <scalbn+0x8a>
 8022298:	ec53 2b10 	vmov	r2, r3, d0
 802229c:	f36f 511e 	bfc	r1, #20, #11
 80222a0:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 80222a4:	ec43 2b10 	vmov	d0, r2, r3
 80222a8:	4770      	bx	lr
 80222aa:	f110 0f35 	cmn.w	r0, #53	@ 0x35
 80222ae:	da09      	bge.n	80222c4 <scalbn+0xa4>
 80222b0:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 80222e8 <scalbn+0xc8>
 80222b4:	ee10 3a90 	vmov	r3, s1
 80222b8:	eeb0 6b47 	vmov.f64	d6, d7
 80222bc:	ed9f 5b10 	vldr	d5, [pc, #64]	@ 8022300 <scalbn+0xe0>
 80222c0:	2b00      	cmp	r3, #0
 80222c2:	e7dd      	b.n	8022280 <scalbn+0x60>
 80222c4:	ec53 2b10 	vmov	r2, r3, d0
 80222c8:	3036      	adds	r0, #54	@ 0x36
 80222ca:	f36f 511e 	bfc	r1, #20, #11
 80222ce:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 80222d2:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 8022308 <scalbn+0xe8>
 80222d6:	ec43 2b10 	vmov	d0, r2, r3
 80222da:	e7b5      	b.n	8022248 <scalbn+0x28>
 80222dc:	f3af 8000 	nop.w
 80222e0:	00000000 	.word	0x00000000
 80222e4:	43500000 	.word	0x43500000
 80222e8:	c2f8f359 	.word	0xc2f8f359
 80222ec:	01a56e1f 	.word	0x01a56e1f
 80222f0:	8800759c 	.word	0x8800759c
 80222f4:	7e37e43c 	.word	0x7e37e43c
 80222f8:	8800759c 	.word	0x8800759c
 80222fc:	fe37e43c 	.word	0xfe37e43c
 8022300:	c2f8f359 	.word	0xc2f8f359
 8022304:	81a56e1f 	.word	0x81a56e1f
 8022308:	00000000 	.word	0x00000000
 802230c:	3c900000 	.word	0x3c900000
 8022310:	ffff3cb0 	.word	0xffff3cb0
 8022314:	00000000 	.word	0x00000000

08022318 <floor>:
 8022318:	ee10 3a90 	vmov	r3, s1
 802231c:	f3c3 500a 	ubfx	r0, r3, #20, #11
 8022320:	ee10 2a10 	vmov	r2, s0
 8022324:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 8022328:	2913      	cmp	r1, #19
 802232a:	b530      	push	{r4, r5, lr}
 802232c:	4615      	mov	r5, r2
 802232e:	dc33      	bgt.n	8022398 <floor+0x80>
 8022330:	2900      	cmp	r1, #0
 8022332:	da18      	bge.n	8022366 <floor+0x4e>
 8022334:	ed9f 7b30 	vldr	d7, [pc, #192]	@ 80223f8 <floor+0xe0>
 8022338:	ee30 0b07 	vadd.f64	d0, d0, d7
 802233c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8022340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022344:	dd0a      	ble.n	802235c <floor+0x44>
 8022346:	2b00      	cmp	r3, #0
 8022348:	da50      	bge.n	80223ec <floor+0xd4>
 802234a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 802234e:	4313      	orrs	r3, r2
 8022350:	2200      	movs	r2, #0
 8022352:	4293      	cmp	r3, r2
 8022354:	4b2a      	ldr	r3, [pc, #168]	@ (8022400 <floor+0xe8>)
 8022356:	bf08      	it	eq
 8022358:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 802235c:	4619      	mov	r1, r3
 802235e:	4610      	mov	r0, r2
 8022360:	ec41 0b10 	vmov	d0, r0, r1
 8022364:	e01f      	b.n	80223a6 <floor+0x8e>
 8022366:	4827      	ldr	r0, [pc, #156]	@ (8022404 <floor+0xec>)
 8022368:	4108      	asrs	r0, r1
 802236a:	ea03 0400 	and.w	r4, r3, r0
 802236e:	4314      	orrs	r4, r2
 8022370:	d019      	beq.n	80223a6 <floor+0x8e>
 8022372:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80223f8 <floor+0xe0>
 8022376:	ee30 0b07 	vadd.f64	d0, d0, d7
 802237a:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 802237e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022382:	ddeb      	ble.n	802235c <floor+0x44>
 8022384:	2b00      	cmp	r3, #0
 8022386:	bfbe      	ittt	lt
 8022388:	f44f 1280 	movlt.w	r2, #1048576	@ 0x100000
 802238c:	410a      	asrlt	r2, r1
 802238e:	189b      	addlt	r3, r3, r2
 8022390:	ea23 0300 	bic.w	r3, r3, r0
 8022394:	2200      	movs	r2, #0
 8022396:	e7e1      	b.n	802235c <floor+0x44>
 8022398:	2933      	cmp	r1, #51	@ 0x33
 802239a:	dd05      	ble.n	80223a8 <floor+0x90>
 802239c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80223a0:	d101      	bne.n	80223a6 <floor+0x8e>
 80223a2:	ee30 0b00 	vadd.f64	d0, d0, d0
 80223a6:	bd30      	pop	{r4, r5, pc}
 80223a8:	f2a0 4413 	subw	r4, r0, #1043	@ 0x413
 80223ac:	f04f 30ff 	mov.w	r0, #4294967295
 80223b0:	40e0      	lsrs	r0, r4
 80223b2:	4210      	tst	r0, r2
 80223b4:	d0f7      	beq.n	80223a6 <floor+0x8e>
 80223b6:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 80223f8 <floor+0xe0>
 80223ba:	ee30 0b07 	vadd.f64	d0, d0, d7
 80223be:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80223c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80223c6:	ddc9      	ble.n	802235c <floor+0x44>
 80223c8:	2b00      	cmp	r3, #0
 80223ca:	da02      	bge.n	80223d2 <floor+0xba>
 80223cc:	2914      	cmp	r1, #20
 80223ce:	d103      	bne.n	80223d8 <floor+0xc0>
 80223d0:	3301      	adds	r3, #1
 80223d2:	ea22 0200 	bic.w	r2, r2, r0
 80223d6:	e7c1      	b.n	802235c <floor+0x44>
 80223d8:	2401      	movs	r4, #1
 80223da:	f1c1 0134 	rsb	r1, r1, #52	@ 0x34
 80223de:	fa04 f101 	lsl.w	r1, r4, r1
 80223e2:	440a      	add	r2, r1
 80223e4:	42aa      	cmp	r2, r5
 80223e6:	bf38      	it	cc
 80223e8:	191b      	addcc	r3, r3, r4
 80223ea:	e7f2      	b.n	80223d2 <floor+0xba>
 80223ec:	2200      	movs	r2, #0
 80223ee:	4613      	mov	r3, r2
 80223f0:	e7b4      	b.n	802235c <floor+0x44>
 80223f2:	bf00      	nop
 80223f4:	f3af 8000 	nop.w
 80223f8:	8800759c 	.word	0x8800759c
 80223fc:	7e37e43c 	.word	0x7e37e43c
 8022400:	bff00000 	.word	0xbff00000
 8022404:	000fffff 	.word	0x000fffff

08022408 <_init>:
 8022408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802240a:	bf00      	nop
 802240c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802240e:	bc08      	pop	{r3}
 8022410:	469e      	mov	lr, r3
 8022412:	4770      	bx	lr

08022414 <_fini>:
 8022414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8022416:	bf00      	nop
 8022418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802241a:	bc08      	pop	{r3}
 802241c:	469e      	mov	lr, r3
 802241e:	4770      	bx	lr
