//LEC-11
module FULLADDER_TB;
reg [15:0]X,Y;
wire [15:0]Z; wire Sign,Zero,Carry,Parity,Overflow;
FULLADDER DUT(X,Y,Z,Sign,Zero,Carry,Parity,Overflow);
initial
 begin
   $dumpfile("FULLADDER_TB.vcd");$dumpvars(0,FULLADDER_TB);
   $monitor($time,"X=%h,Y=%h,Z=%h,Sign=%b,Zero=%b,Carry=%b,Parity=%b,Overflow=%b",X,Y,Z,Sign,Zero,Carry,Parity,Overflow);
    #5 X=16'h8fff;Y=16'h8000;
    #5 X=16'h8ffe;Y=16'h0002;
    #5 X=16'hAAAA;Y=16'h5555;
    #5 $finish;
end
endmodule