$date
	Mon Dec 22 20:51:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bcdtoxs3_tb $end
$var wire 4 ! xs3 [3:0] $end
$var reg 4 " bcd [3:0] $end
$scope module dut $end
$var wire 4 # bcd [3:0] $end
$var wire 4 $ xs3 [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11 $
b0 #
b0 "
b11 !
$end
#10
b100 !
b100 $
b1 "
b1 #
#20
b101 !
b101 $
b10 "
b10 #
#30
b110 !
b110 $
b11 "
b11 #
#40
b111 !
b111 $
b100 "
b100 #
#50
b1000 !
b1000 $
b101 "
b101 #
#60
b1001 !
b1001 $
b110 "
b110 #
#70
b1010 !
b1010 $
b111 "
b111 #
#80
b1011 !
b1011 $
b1000 "
b1000 #
#90
b1100 !
b1100 $
b1001 "
b1001 #
#100
b1101 !
b1101 $
b1010 "
b1010 #
#110
