C:\Microsemi\Libero_SoC_v2021.1\SynplifyPro\bin64\c_hdl.exe  -osyn  C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\synthesis\synwork\top_comp.srs  -top  top  -hdllog  C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\synthesis\synlog\top_compiler.srr  -encrypt  -mp  4  -verification_mode 0 -rtl_xmr_naming  -verilog  -prodtype  synplify_pro   -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -actel   -I C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\synthesis\  -I C:\Microsemi\Libero_SoC_v2021.1\SynplifyPro\lib   -sysv  -devicelib  C:\Microsemi\Libero_SoC_v2021.1\SynplifyPro\lib\generic\smartfusion2.v  -encrypt  -pro  -dmgen  C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\synthesis\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\component\work\Webserver_TCP_sb\CCC_0\Webserver_TCP_sb_CCC_0_FCCC.v -lib work C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\component\Actel\SgCore\OSC\2.0.101\osc_comps.v -lib work C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\component\work\Webserver_TCP_sb\FABOSC_0\Webserver_TCP_sb_FABOSC_0_OSC.v -lib work C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\component\work\Webserver_TCP_sb_MSS\Webserver_TCP_sb_MSS_syn.v -lib work C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\component\work\Webserver_TCP_sb_MSS\Webserver_TCP_sb_MSS.v -lib work C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v -lib work C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v -lib work C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v -lib COREAHBLITE_LIB C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v -lib COREAHBLITE_LIB C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v -lib COREAHBLITE_LIB C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v -lib COREAHBLITE_LIB C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v -lib COREAHBLITE_LIB C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v -lib COREAHBLITE_LIB C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v -lib COREAHBLITE_LIB C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v -lib COREAHBLSRAM_LIB C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\component\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vlog\core\AHBLSramIf.v -lib COREAHBLSRAM_LIB C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v -lib COREAHBLSRAM_LIB C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\usram_128to9216x8.v -lib COREAHBLSRAM_LIB C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\SramCtrlIf.v -lib COREAHBLSRAM_LIB C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\CoreAHBLSRAM.v -lib work C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\component\work\Webserver_TCP_sb\Webserver_TCP_sb.v -lib work C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\component\work\top\FCCC_0\top_FCCC_0_FCCC.v -lib work C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\component\work\top\FCCC_1\top_FCCC_1_FCCC.v -lib work C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\component\work\top\SERDES_IF_0\top_SERDES_IF_0_SERDES_IF_syn.v -lib work C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\component\work\top\SERDES_IF_0\top_SERDES_IF_0_SERDES_IF.v -lib work C:\tcl_update\sf2\dg0516\516_v8\DG0516_SF2_Secure_Webserver_TCP_Demo\Libero_Project\component\work\top\top.v  -jobname  "compiler" 
relcom:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v2021.1\SynplifyPro\bin64\c_hdl.exe -osyn ..\synwork\top_comp.srs -top top -hdllog ..\synlog\top_compiler.srr -encrypt -mp 4 -verification_mode 0 -rtl_xmr_naming -verilog -prodtype synplify_pro -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram -actel -I ..\ -I ..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v2021.1\SynplifyPro\lib -sysv -devicelib ..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v2021.1\SynplifyPro\lib\generic\smartfusion2.v -encrypt -pro -dmgen ..\dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work ..\..\component\work\Webserver_TCP_sb\CCC_0\Webserver_TCP_sb_CCC_0_FCCC.v -lib work ..\..\component\Actel\SgCore\OSC\2.0.101\osc_comps.v -lib work ..\..\component\work\Webserver_TCP_sb\FABOSC_0\Webserver_TCP_sb_FABOSC_0_OSC.v -lib work ..\..\component\work\Webserver_TCP_sb_MSS\Webserver_TCP_sb_MSS_syn.v -lib work ..\..\component\work\Webserver_TCP_sb_MSS\Webserver_TCP_sb_MSS.v -lib work ..\..\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v -lib work ..\..\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v -lib work ..\..\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v -lib COREAHBLITE_LIB ..\..\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v -lib COREAHBLITE_LIB ..\..\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v -lib COREAHBLITE_LIB ..\..\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v -lib COREAHBLITE_LIB ..\..\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v -lib COREAHBLITE_LIB ..\..\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v -lib COREAHBLITE_LIB ..\..\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v -lib COREAHBLITE_LIB ..\..\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v -lib COREAHBLSRAM_LIB ..\..\component\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vlog\core\AHBLSramIf.v -lib COREAHBLSRAM_LIB ..\..\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v -lib COREAHBLSRAM_LIB ..\..\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\usram_128to9216x8.v -lib COREAHBLSRAM_LIB ..\..\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\SramCtrlIf.v -lib COREAHBLSRAM_LIB ..\..\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\CoreAHBLSRAM.v -lib work ..\..\component\work\Webserver_TCP_sb\Webserver_TCP_sb.v -lib work ..\..\component\work\top\FCCC_0\top_FCCC_0_FCCC.v -lib work ..\..\component\work\top\FCCC_1\top_FCCC_1_FCCC.v -lib work ..\..\component\work\top\SERDES_IF_0\top_SERDES_IF_0_SERDES_IF_syn.v -lib work ..\..\component\work\top\SERDES_IF_0\top_SERDES_IF_0_SERDES_IF.v -lib work ..\..\component\work\top\top.v -jobname "compiler"
rc:0 success:1 runtime:18
file:..\synwork\top_comp.srs|io:o|time:1623432420|size:192717|exec:0|csum:
file:..\synlog\top_compiler.srr|io:o|time:1623432420|size:94058|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v2021.1\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1617265540|size:16417|exec:0|csum:F0ABD26EB97073243CF73065BE40E390
file:..\..\component\work\Webserver_TCP_sb\CCC_0\Webserver_TCP_sb_CCC_0_FCCC.v|io:i|time:1623414351|size:1819|exec:0|csum:C97D584189AF15D4688C37A16E15D5C3
file:..\..\component\Actel\SgCore\OSC\2.0.101\osc_comps.v|io:i|time:1623396905|size:924|exec:0|csum:96EB0FE10D5CD792BE1E4F31403C1EFA
file:..\..\component\work\Webserver_TCP_sb\FABOSC_0\Webserver_TCP_sb_FABOSC_0_OSC.v|io:i|time:1623414353|size:802|exec:0|csum:39D15E01122457DBBB7CD82C582F8AD0
file:..\..\component\work\Webserver_TCP_sb_MSS\Webserver_TCP_sb_MSS_syn.v|io:i|time:1623414346|size:86034|exec:0|csum:BD8AC6F9565849AEF04BECA407A4B291
file:..\..\component\work\Webserver_TCP_sb_MSS\Webserver_TCP_sb_MSS.v|io:i|time:1623414347|size:97093|exec:0|csum:6EE4D55F8AE0763CEF8D6ACAA104970D
file:..\..\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v|io:i|time:1623396903|size:25365|exec:0|csum:401BEA4DCF6810EDD9C5773C08882486
file:..\..\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v|io:i|time:1623396903|size:8822|exec:0|csum:57E473B7EFB406F9A215FD657D257341
file:..\..\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v|io:i|time:1623396903|size:65628|exec:0|csum:BD4FA2E8A1E20A1A844548995EB5EC24
file:..\..\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v|io:i|time:1623396903|size:14709|exec:0|csum:40E0BFBEEF377960BE8B48FABF90F059
file:..\..\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v|io:i|time:1623396903|size:8561|exec:0|csum:06FF05F2FCC005851EC55906E2A59425
file:..\..\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v|io:i|time:1623396903|size:2069|exec:0|csum:E506A980E5B6DA07CAD8EE0D99D5F8B1
file:..\..\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v|io:i|time:1623396903|size:6576|exec:0|csum:B6E1B1D4FA273E8C948777D2AFF69B13
file:..\..\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v|io:i|time:1623396903|size:16943|exec:0|csum:A906C3375DFC81C0846A79F66BFEA748
file:..\..\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v|io:i|time:1623396903|size:208865|exec:0|csum:7288748246980EF96C6AC15D704C194D
file:..\..\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v|io:i|time:1623396903|size:21472|exec:0|csum:C84AF1869A6AE409A8EC729F998B716A
file:..\..\component\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vlog\core\AHBLSramIf.v|io:i|time:1623396903|size:7954|exec:0|csum:476744D54A21FB137E8AEC929364A4DA
file:..\..\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v|io:i|time:1623414351|size:128126|exec:0|csum:F8259B69A19760D4296C706F16F5C6E0
file:..\..\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\usram_128to9216x8.v|io:i|time:1623414351|size:125251|exec:0|csum:62F6E4AC6B56D6312D52A29AA5AF1010
file:..\..\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\SramCtrlIf.v|io:i|time:1623414351|size:15932|exec:0|csum:A7001FEA1E63CFD65952F4AD935B56B2
file:..\..\component\work\Webserver_TCP_sb\COREAHBLSRAM_0_0\rtl\vlog\core\CoreAHBLSRAM.v|io:i|time:1623414351|size:6275|exec:0|csum:0FA3BEF88B670151736B7CCBD7533831
file:..\..\component\work\Webserver_TCP_sb\Webserver_TCP_sb.v|io:i|time:1623414353|size:59896|exec:0|csum:95EB0BFC5D0AAB4B5D4B629F86E1F63B
file:..\..\component\work\top\FCCC_0\top_FCCC_0_FCCC.v|io:i|time:1623432369|size:1777|exec:0|csum:566C11B15B54624E66952710E5242051
file:..\..\component\work\top\FCCC_1\top_FCCC_1_FCCC.v|io:i|time:1623432371|size:1690|exec:0|csum:BF17CCCCB03B11ADCDF654253933535F
file:..\..\component\work\top\SERDES_IF_0\top_SERDES_IF_0_SERDES_IF_syn.v|io:i|time:1623432381|size:9740|exec:0|csum:03FA6B5542F987F2A929C3465BABF9CB
file:..\..\component\work\top\SERDES_IF_0\top_SERDES_IF_0_SERDES_IF.v|io:i|time:1623432375|size:12350|exec:0|csum:C541568139E8400ACBD03EEF4D10F1B2
file:..\..\component\work\top\top.v|io:i|time:1623432393|size:22309|exec:0|csum:4A8FF3E60FEB152B48C2714610994B7C
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v2021.1\SynplifyPro\bin64\c_hdl.exe|io:i|time:1617265533|size:5749248|exec:1|csum:660BB820C7724C124A6A31AD8804033B
