----> To Do:

- Alu selectors either new ones by mapping (like lab), or certain bits of the opcode
- SP, Flag registers in Reg_File 
- IP/OP Registers

- result of branch f anhy stage EX (3rd C.C ) or 4th C.C (3ady bra7tna bs lazem n77ddha f el design)
- handle el control hazard (7asab rad el mo3eeda)
- law software hn7dd 3dd el nop 7asab el stage elly decision bytl3 feeha
- law HW fa hn7dd no3 el static prediction elly hnmsh 3aleh w eh el HW elly hnzoudo 3shan el flush

----> Genereal Notes
- 1 memory (1 hard disk)
- 2^16 entries of instructions in a seperate memory.
- SP starts at 1022
- Mem1 Buffer, Mem2 Actual memory processing


--> Instruction (16bits)

- (31-27)5 Opcode
- (src1 26-24)3 register
- (src2 23-21)3 register
- (dst 20-18)3 register
- (17-2)16 immediate valu
- (1,0)2 redundant bits

-----> Hazards: 

- Forwarding unit
- Static Branch Prediction (Always Not Taken)

- HDU for detecting overlapping between mems and other instructions.
- Re-arranging instructions (Ones that don't access memory after those that do)


