Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:01:30 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute/post_place_timing_summary.rpt
| Design       : a25_execute
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 216 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 221 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.191        0.000                      0                 2258        0.204        0.000                      0                 2258        4.500        0.000                       0                  1191  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.191        0.000                      0                 2258        0.204        0.000                      0                 2258        4.500        0.000                       0                  1191  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 u_register_bank/r13_svc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_register_bank/r13_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.578ns  (logic 2.953ns (30.831%)  route 6.625ns (69.169%))
  Logic Levels:           20  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=1190, unset)         0.704     0.704    u_register_bank/i_clk
    SLICE_X82Y43         FDRE                                         r  u_register_bank/r13_svc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y43         FDRE (Prop_fdre_C_Q)         0.361     1.065 f  u_register_bank/r13_svc_reg[4]/Q
                         net (fo=2, estimated)        0.738     1.803    u_register_bank/r13_svc[4]
    SLICE_X75Y43         LUT5 (Prop_lut5_I0_O)        0.201     2.004 f  u_register_bank/sum1_carry_i_31__0/O
                         net (fo=1, estimated)        0.410     2.414    u_register_bank/sum1_carry_i_31__0_n_0
    SLICE_X71Y43         LUT5 (Prop_lut5_I2_O)        0.097     2.511 f  u_register_bank/sum1_carry_i_17/O
                         net (fo=4, estimated)        0.526     3.037    u_register_bank/sum1_carry_i_17_n_0
    SLICE_X68Y41         LUT5 (Prop_lut5_I2_O)        0.097     3.134 f  u_register_bank/sum1_carry_i_7__0/O
                         net (fo=3, estimated)        0.342     3.476    u_register_bank/sum1_carry_i_7__0_n_0
    SLICE_X59Y41         LUT5 (Prop_lut5_I4_O)        0.097     3.573 r  u_register_bank/sum_acc1_carry__0_i_8/O
                         net (fo=3, estimated)        0.426     3.999    u_register_bank/i_rs_sel[3]_2
    SLICE_X56Y40         LUT6 (Prop_lut6_I2_O)        0.097     4.096 f  u_register_bank/o_exec_stall_INST_0_i_2/O
                         net (fo=16, estimated)       0.652     4.748    u_register_bank/o_exec_stall_INST_0_i_2_n_0
    SLICE_X53Y40         LUT6 (Prop_lut6_I2_O)        0.097     4.845 r  u_register_bank/o_iaddress[31]_i_26/O
                         net (fo=34, estimated)       0.606     5.451    u_register_bank/o_iaddress[31]_i_26_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I2_O)        0.097     5.548 r  u_register_bank/o_iaddress_nxt[8]_INST_0_i_11/O
                         net (fo=1, estimated)        0.283     5.831    u_register_bank/o_iaddress_nxt[8]_INST_0_i_11_n_0
    SLICE_X48Y36         LUT5 (Prop_lut5_I3_O)        0.097     5.928 r  u_register_bank/o_iaddress_nxt[8]_INST_0_i_9/O
                         net (fo=5, estimated)        0.332     6.260    u_register_bank/barrel_shift_out[8]
    SLICE_X48Y36         LUT3 (Prop_lut3_I0_O)        0.097     6.357 r  u_register_bank/o_iaddress_nxt[8]_INST_0_i_5/O
                         net (fo=3, estimated)        0.507     6.864    u_alu/o_iaddress_nxt[15]_INST_0_i_8
    SLICE_X49Y38         LUT2 (Prop_lut2_I0_O)        0.097     6.961 r  u_alu/o_iaddress_nxt[15]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     6.961    u_register_bank/o_iaddress_nxt[8]_INST_0_i_4_0[0]
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.356 r  u_register_bank/o_iaddress_nxt[15]_INST_0_i_8/CO[3]
                         net (fo=1, estimated)        0.000     7.356    u_register_bank/o_iaddress_nxt[15]_INST_0_i_8_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.445 r  u_register_bank/o_iaddress_nxt[15]_INST_0_i_4/CO[3]
                         net (fo=1, estimated)        0.000     7.445    u_register_bank/o_iaddress_nxt[15]_INST_0_i_4_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.534 r  u_register_bank/o_iaddress_nxt[19]_INST_0_i_4/CO[3]
                         net (fo=1, estimated)        0.000     7.534    u_register_bank/o_iaddress_nxt[19]_INST_0_i_4_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.623 r  u_register_bank/o_iaddress_nxt[23]_INST_0_i_4/CO[3]
                         net (fo=1, estimated)        0.000     7.623    u_register_bank/o_iaddress_nxt[23]_INST_0_i_4_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.712 r  u_register_bank/o_iaddress_nxt[25]_INST_0_i_4/CO[3]
                         net (fo=1, estimated)        0.000     7.712    u_register_bank/o_iaddress_nxt[25]_INST_0_i_4_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.946 r  u_register_bank/o_iaddress_reg[29]_i_5/O[3]
                         net (fo=2, estimated)        0.353     8.299    u_register_bank/u_alu/p_0_in
    SLICE_X53Y48         LUT5 (Prop_lut5_I4_O)        0.234     8.533 r  u_register_bank/o_iaddress[31]_i_5/O
                         net (fo=2, estimated)        0.282     8.815    u_register_bank/o_iaddress[31]_i_5_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I1_O)        0.097     8.912 r  u_register_bank/o_iaddress[31]_i_3/O
                         net (fo=7, estimated)        0.305     9.217    u_multiply/r14_reg[31][6]
    SLICE_X51Y47         LUT6 (Prop_lut6_I4_O)        0.097     9.314 r  u_multiply/r0[31]_i_5/O
                         net (fo=26, estimated)       0.627     9.941    u_multiply/r0[31]_i_5_n_0
    SLICE_X55Y46         LUT4 (Prop_lut4_I2_O)        0.105    10.046 r  u_multiply/r13[31]_i_2/O
                         net (fo=1, estimated)        0.236    10.282    u_register_bank/r13_reg[31]_0[7]
    SLICE_X57Y46         FDRE                                         r  u_register_bank/r13_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  i_clk (IN)
                         net (fo=1190, unset)         0.669    10.669    u_register_bank/i_clk
    SLICE_X57Y46         FDRE                                         r  u_register_bank/r13_reg[31]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X57Y46         FDRE (Setup_fdre_C_D)       -0.160    10.473    u_register_bank/r13_reg[31]
  -------------------------------------------------------------------
                         required time                         10.473    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                  0.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 read_data_filtered_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_data_filtered_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.518%)  route 0.132ns (41.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=1190, unset)         0.411     0.411    i_clk
    SLICE_X48Y48         FDRE                                         r  read_data_filtered_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  read_data_filtered_r_reg[29]/Q
                         net (fo=1, estimated)        0.132     0.684    u_multiply/read_data_filtered_r_reg[31][29]
    SLICE_X48Y48         LUT4 (Prop_lut4_I3_O)        0.045     0.729 r  u_multiply/read_data_filtered_r[29]_i_1/O
                         net (fo=9, routed)           0.000     0.729    read_data_filtered_c[29]
    SLICE_X48Y48         FDRE                                         r  read_data_filtered_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=1190, unset)         0.432     0.432    i_clk
    SLICE_X48Y48         FDRE                                         r  read_data_filtered_r_reg[29]/C
                         clock pessimism              0.000     0.432    
    SLICE_X48Y48         FDRE (Hold_fdre_C_D)         0.092     0.524    read_data_filtered_r_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y35  base_address_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y35  base_address_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y35  base_address_reg[0]/C



