#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Nov  7 23:05:39 2022
# Process ID: 9867
# Current directory: /home/ernesto/workstation/Systems_Cleanbot/hardware/PiCAM/PiCAM.runs/design_1_xlconstant_0_0_synth_1
# Command line: vivado -log design_1_xlconstant_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xlconstant_0_0.tcl
# Log file: /home/ernesto/workstation/Systems_Cleanbot/hardware/PiCAM/PiCAM.runs/design_1_xlconstant_0_0_synth_1/design_1_xlconstant_0_0.vds
# Journal file: /home/ernesto/workstation/Systems_Cleanbot/hardware/PiCAM/PiCAM.runs/design_1_xlconstant_0_0_synth_1/vivado.jou
# Running On: silva, OS: Linux, CPU Frequency: 2176.014 MHz, CPU Physical cores: 14, Host memory: 16432 MB
#-----------------------------------------------------------
source design_1_xlconstant_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2885.145 ; gain = 0.023 ; free physical = 4351 ; free virtual = 27718
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ernesto/workstation/Systems_Cleanbot/MIPI_HDMI_IMAGER/block_compile.ipdefs/digilent_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_xlconstant_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'design_1_xlconstant_0_0' is locked:
* IP definition 'Constant (1.1)' for IP 'design_1_xlconstant_0_0' (customized with software release 2017.4) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10202
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 2885.145 ; gain = 0.000 ; free physical = 2819 ; free virtual = 14565
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [/home/ernesto/workstation/Systems_Cleanbot/hardware/PiCAM/PiCAM.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0_1/synth/design_1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_3_xlconstant' [/home/ernesto/workstation/Systems_Cleanbot/hardware/PiCAM/PiCAM.srcs/sources_1/bd/design_1/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (0#1) [/home/ernesto/workstation/Systems_Cleanbot/hardware/PiCAM/PiCAM.srcs/sources_1/bd/design_1/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (0#1) [/home/ernesto/workstation/Systems_Cleanbot/hardware/PiCAM/PiCAM.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0_1/synth/design_1_xlconstant_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 2885.145 ; gain = 0.000 ; free physical = 7736 ; free virtual = 20793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 2885.145 ; gain = 0.000 ; free physical = 7706 ; free virtual = 20776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 2885.145 ; gain = 0.000 ; free physical = 7705 ; free virtual = 20776
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.145 ; gain = 0.000 ; free physical = 7654 ; free virtual = 20746
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2949.176 ; gain = 0.000 ; free physical = 6567 ; free virtual = 20323
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2949.176 ; gain = 0.000 ; free physical = 6598 ; free virtual = 20358
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:54 . Memory (MB): peak = 2949.176 ; gain = 64.031 ; free physical = 6602 ; free virtual = 24191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:54 . Memory (MB): peak = 2949.176 ; gain = 64.031 ; free physical = 6616 ; free virtual = 24203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:54 . Memory (MB): peak = 2949.176 ; gain = 64.031 ; free physical = 6647 ; free virtual = 24232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:54 . Memory (MB): peak = 2949.176 ; gain = 64.031 ; free physical = 6667 ; free virtual = 24257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design design_1_xlconstant_0_0 has an empty top module
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:57 . Memory (MB): peak = 2949.176 ; gain = 64.031 ; free physical = 6378 ; free virtual = 23993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:01:03 . Memory (MB): peak = 2949.176 ; gain = 64.031 ; free physical = 6909 ; free virtual = 24796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:01:03 . Memory (MB): peak = 2949.176 ; gain = 64.031 ; free physical = 6908 ; free virtual = 24796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:01:03 . Memory (MB): peak = 2949.176 ; gain = 64.031 ; free physical = 6907 ; free virtual = 24791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:01:07 . Memory (MB): peak = 2949.176 ; gain = 64.031 ; free physical = 6725 ; free virtual = 24764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:01:07 . Memory (MB): peak = 2949.176 ; gain = 64.031 ; free physical = 6725 ; free virtual = 24764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:01:07 . Memory (MB): peak = 2949.176 ; gain = 64.031 ; free physical = 6724 ; free virtual = 24765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:01:07 . Memory (MB): peak = 2949.176 ; gain = 64.031 ; free physical = 6724 ; free virtual = 24765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:01:07 . Memory (MB): peak = 2949.176 ; gain = 64.031 ; free physical = 6724 ; free virtual = 24765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:01:07 . Memory (MB): peak = 2949.176 ; gain = 64.031 ; free physical = 6724 ; free virtual = 24765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:01:07 . Memory (MB): peak = 2949.176 ; gain = 64.031 ; free physical = 6724 ; free virtual = 24765
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:01:01 . Memory (MB): peak = 2949.176 ; gain = 0.000 ; free physical = 6784 ; free virtual = 24831
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:01:07 . Memory (MB): peak = 2949.176 ; gain = 64.031 ; free physical = 6784 ; free virtual = 24831
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2949.176 ; gain = 0.000 ; free physical = 6771 ; free virtual = 24821
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2949.176 ; gain = 0.000 ; free physical = 6717 ; free virtual = 24850
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: af0a75c0
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:01:15 . Memory (MB): peak = 2949.176 ; gain = 64.031 ; free physical = 6864 ; free virtual = 25040
INFO: [Common 17-1381] The checkpoint '/home/ernesto/workstation/Systems_Cleanbot/hardware/PiCAM/PiCAM.runs/design_1_xlconstant_0_0_synth_1/design_1_xlconstant_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_xlconstant_0_0_utilization_synth.rpt -pb design_1_xlconstant_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  7 23:07:31 2022...
