###############################################################
#  Generated by:      Cadence Encounter 14.23-s044_1
#  OS:                Linux x86_64(Host ID cadpc02)
#  Generated on:      Wed Apr 24 21:21:17 2019
#  Design:            router
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: MET Hold Check with Pin cacheController/dataOut_Concatenated_reg[2][3]/
G 
Endpoint:   cacheController/dataOut_Concatenated_reg[2][3]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheDataOut_B[3]                                (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.028
+ Phase Shift                   0.000
= Required Time                 1.361
  Arrival Time                  1.566
  Slack Time                    0.205
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                 |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | cacheDataOut_B[3]                                |   ^   | cacheDataOut_B[3]               |            |       |   0.050 |   -0.155 | 
     | FE_PHC261_cacheDataOut_B_3_/A                    |   ^   | cacheDataOut_B[3]               | DLY1X1TS   | 0.000 |   0.050 |   -0.155 | 
     | FE_PHC261_cacheDataOut_B_3_/Y                    |   ^   | FE_PHN261_cacheDataOut_B_3_     | DLY1X1TS   | 0.341 |   0.391 |    0.185 | 
     | FE_PHC254_cacheDataOut_B_3_/A                    |   ^   | FE_PHN261_cacheDataOut_B_3_     | CLKBUFX2TS | 0.000 |   0.391 |    0.185 | 
     | FE_PHC254_cacheDataOut_B_3_/Y                    |   ^   | FE_PHN254_cacheDataOut_B_3_     | CLKBUFX2TS | 0.439 |   0.830 |    0.624 | 
     | cacheController/U174/B1                          |   ^   | FE_PHN254_cacheDataOut_B_3_     | AO22X2TS   | 0.005 |   0.834 |    0.629 | 
     | cacheController/U174/Y                           |   ^   | cacheController/N5392           | AO22X2TS   | 0.417 |   1.251 |    1.046 | 
     | cacheController/FE_PHC242_N5392/A                |   ^   | cacheController/N5392           | DLY1X1TS   | 0.000 |   1.251 |    1.046 | 
     | cacheController/FE_PHC242_N5392/Y                |   ^   | cacheController/FE_PHN242_N5392 | DLY1X1TS   | 0.315 |   1.566 |    1.361 | 
     | cacheController/dataOut_Concatenated_reg[2][3]/D |   ^   | cacheController/FE_PHN242_N5392 | TLATXLTS   | 0.000 |   1.566 |    1.361 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    0.205 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.214 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    0.592 | 
     | cacheController/dataOut_Concatenated_reg[2][3]/G |   v   | clk__L1_N0 | TLATXLTS    | 1.002 |   1.388 |    1.594 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin cacheController/dataOut_Concatenated_reg[2][4]/
G 
Endpoint:   cacheController/dataOut_Concatenated_reg[2][4]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheDataOut_B[4]                                (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.004
+ Phase Shift                   0.000
= Required Time                 1.385
  Arrival Time                  1.637
  Slack Time                    0.253
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                 |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | cacheDataOut_B[4]                                |   ^   | cacheDataOut_B[4]               |            |       |   0.050 |   -0.203 | 
     | FE_PHC260_cacheDataOut_B_4_/A                    |   ^   | cacheDataOut_B[4]               | DLY2X1TS   | 0.000 |   0.050 |   -0.203 | 
     | FE_PHC260_cacheDataOut_B_4_/Y                    |   ^   | FE_PHN260_cacheDataOut_B_4_     | DLY2X1TS   | 0.511 |   0.561 |    0.308 | 
     | FE_PHC250_cacheDataOut_B_4_/A                    |   ^   | FE_PHN260_cacheDataOut_B_4_     | CLKBUFX2TS | 0.000 |   0.561 |    0.308 | 
     | FE_PHC250_cacheDataOut_B_4_/Y                    |   ^   | FE_PHN250_cacheDataOut_B_4_     | CLKBUFX2TS | 0.362 |   0.922 |    0.669 | 
     | cacheController/U169/B1                          |   ^   | FE_PHN250_cacheDataOut_B_4_     | AO22X2TS   | 0.004 |   0.926 |    0.673 | 
     | cacheController/U169/Y                           |   ^   | cacheController/N5393           | AO22X2TS   | 0.411 |   1.337 |    1.084 | 
     | cacheController/FE_PHC239_N5393/A                |   ^   | cacheController/N5393           | DLY1X1TS   | 0.000 |   1.337 |    1.084 | 
     | cacheController/FE_PHC239_N5393/Y                |   ^   | cacheController/FE_PHN239_N5393 | DLY1X1TS   | 0.300 |   1.637 |    1.385 | 
     | cacheController/dataOut_Concatenated_reg[2][4]/D |   ^   | cacheController/FE_PHN239_N5393 | TLATXLTS   | 0.000 |   1.637 |    1.385 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    0.253 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.262 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    0.639 | 
     | cacheController/dataOut_Concatenated_reg[2][4]/G |   v   | clk__L1_N0 | TLATXLTS    | 1.002 |   1.388 |    1.641 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin cacheController/dataOut_Concatenated_reg[2][5]/
G 
Endpoint:   cacheController/dataOut_Concatenated_reg[2][5]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheDataOut_B[5]                                (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.001
+ Phase Shift                   0.000
= Required Time                 1.388
  Arrival Time                  1.657
  Slack Time                    0.269
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                 |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | cacheDataOut_B[5]                                |   ^   | cacheDataOut_B[5]               |            |       |   0.050 |   -0.219 | 
     | FE_PHC258_cacheDataOut_B_5_/A                    |   ^   | cacheDataOut_B[5]               | DLY2X1TS   | 0.000 |   0.050 |   -0.219 | 
     | FE_PHC258_cacheDataOut_B_5_/Y                    |   ^   | FE_PHN258_cacheDataOut_B_5_     | DLY2X1TS   | 0.523 |   0.573 |    0.304 | 
     | FE_PHC252_cacheDataOut_B_5_/A                    |   ^   | FE_PHN258_cacheDataOut_B_5_     | CLKBUFX2TS | 0.000 |   0.573 |    0.304 | 
     | FE_PHC252_cacheDataOut_B_5_/Y                    |   ^   | FE_PHN252_cacheDataOut_B_5_     | CLKBUFX2TS | 0.394 |   0.967 |    0.698 | 
     | cacheController/U165/B1                          |   ^   | FE_PHN252_cacheDataOut_B_5_     | AO22X2TS   | 0.006 |   0.973 |    0.704 | 
     | cacheController/U165/Y                           |   ^   | cacheController/N5394           | AO22X2TS   | 0.402 |   1.375 |    1.106 | 
     | cacheController/FE_PHC238_N5394/A                |   ^   | cacheController/N5394           | DLY1X1TS   | 0.000 |   1.375 |    1.106 | 
     | cacheController/FE_PHC238_N5394/Y                |   ^   | cacheController/FE_PHN238_N5394 | DLY1X1TS   | 0.282 |   1.657 |    1.388 | 
     | cacheController/dataOut_Concatenated_reg[2][5]/D |   ^   | cacheController/FE_PHN238_N5394 | TLATXLTS   | 0.000 |   1.657 |    1.388 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    0.269 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.278 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    0.655 | 
     | cacheController/dataOut_Concatenated_reg[2][5]/G |   v   | clk__L1_N0 | TLATXLTS    | 1.002 |   1.388 |    1.658 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin cacheController/dataOut_Concatenated_reg[2][1]/
G 
Endpoint:   cacheController/dataOut_Concatenated_reg[2][1]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheDataOut_B[1]                                (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.070
+ Phase Shift                   0.000
= Required Time                 1.318
  Arrival Time                  1.609
  Slack Time                    0.290
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                 |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | cacheDataOut_B[1]                                |   ^   | cacheDataOut_B[1]               |            |       |   0.050 |   -0.240 | 
     | FE_PHC270_cacheDataOut_B_1_/A                    |   ^   | cacheDataOut_B[1]               | CLKBUFX2TS | 0.000 |   0.050 |   -0.240 | 
     | FE_PHC270_cacheDataOut_B_1_/Y                    |   ^   | FE_PHN270_cacheDataOut_B_1_     | CLKBUFX2TS | 0.144 |   0.194 |   -0.096 | 
     | FE_PHC263_cacheDataOut_B_1_/A                    |   ^   | FE_PHN270_cacheDataOut_B_1_     | CLKBUFX2TS | 0.000 |   0.194 |   -0.096 | 
     | FE_PHC263_cacheDataOut_B_1_/Y                    |   ^   | FE_PHN263_cacheDataOut_B_1_     | CLKBUFX2TS | 0.191 |   0.385 |    0.095 | 
     | FE_PHC251_cacheDataOut_B_1_/A                    |   ^   | FE_PHN263_cacheDataOut_B_1_     | CLKBUFX2TS | 0.000 |   0.385 |    0.095 | 
     | FE_PHC251_cacheDataOut_B_1_/Y                    |   ^   | FE_PHN251_cacheDataOut_B_1_     | CLKBUFX2TS | 0.399 |   0.784 |    0.494 | 
     | cacheController/U181/B1                          |   ^   | FE_PHN251_cacheDataOut_B_1_     | AO22X2TS   | 0.004 |   0.789 |    0.498 | 
     | cacheController/U181/Y                           |   ^   | cacheController/N5390           | AO22X2TS   | 0.421 |   1.209 |    0.919 | 
     | cacheController/FE_PHC240_N5390/A                |   ^   | cacheController/N5390           | DLY1X1TS   | 0.000 |   1.209 |    0.919 | 
     | cacheController/FE_PHC240_N5390/Y                |   ^   | cacheController/FE_PHN240_N5390 | DLY1X1TS   | 0.400 |   1.609 |    1.318 | 
     | cacheController/dataOut_Concatenated_reg[2][1]/D |   ^   | cacheController/FE_PHN240_N5390 | TLATXLTS   | 0.000 |   1.609 |    1.318 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    0.290 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.299 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    0.676 | 
     | cacheController/dataOut_Concatenated_reg[2][1]/G |   v   | clk__L1_N0 | TLATXLTS    | 1.002 |   1.388 |    1.679 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin outSouth/empty_reg_reg/CKN 
Endpoint:   outSouth/empty_reg_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (^) triggered by  leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.086
+ Phase Shift                   0.000
= Required Time                 1.474
  Arrival Time                  1.847
  Slack Time                    0.372
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                          |       |                 |             |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | reset                    |   ^   | reset           |             |       |   0.050 |   -0.322 | 
     | FE_PHC267_reset/A        |   ^   | reset           | DLY2X1TS    | 0.000 |   0.050 |   -0.322 | 
     | FE_PHC267_reset/Y        |   ^   | FE_PHN267_reset | DLY2X1TS    | 0.522 |   0.572 |    0.200 | 
     | FE_PHC256_reset/A        |   ^   | FE_PHN267_reset | CLKBUFX2TS  | 0.000 |   0.572 |    0.200 | 
     | FE_PHC256_reset/Y        |   ^   | FE_PHN256_reset | CLKBUFX2TS  | 0.237 |   0.809 |    0.437 | 
     | FE_PHC231_reset/A        |   ^   | FE_PHN256_reset | CLKBUFX16TS | 0.000 |   0.809 |    0.437 | 
     | FE_PHC231_reset/Y        |   ^   | FE_PHN231_reset | CLKBUFX16TS | 0.422 |   1.232 |    0.860 | 
     | outSouth/U955/A          |   ^   | FE_PHN231_reset | INVX2TS     | 0.093 |   1.325 |    0.953 | 
     | outSouth/U955/Y          |   v   | outSouth/n492   | INVX2TS     | 0.351 |   1.677 |    1.304 | 
     | outSouth/U135/B0         |   v   | outSouth/n492   | OAI21XLTS   | 0.000 |   1.677 |    1.304 | 
     | outSouth/U135/Y          |   ^   | outSouth/n1960  | OAI21XLTS   | 0.170 |   1.847 |    1.474 | 
     | outSouth/empty_reg_reg/D |   ^   | outSouth/n1960  | DFFNSRX1TS  | 0.000 |   1.847 |    1.474 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                            |       |            |             |       |  Time   |   Time   | 
     |----------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                        |   ^   | clk        |             |       |   0.000 |    0.372 | 
     | clk__L1_I0/A               |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.381 | 
     | clk__L1_I0/Y               |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    0.758 | 
     | outSouth/empty_reg_reg/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    1.761 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin cacheController/dataOut_Concatenated_reg[1][1]/
G 
Endpoint:   cacheController/dataOut_Concatenated_reg[1][1]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheDataOut_B[1]                                (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.015
+ Phase Shift                   0.000
= Required Time                 1.374
  Arrival Time                  1.746
  Slack Time                    0.372
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                 |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | cacheDataOut_B[1]                                |   ^   | cacheDataOut_B[1]               |            |       |   0.050 |   -0.322 | 
     | FE_PHC270_cacheDataOut_B_1_/A                    |   ^   | cacheDataOut_B[1]               | CLKBUFX2TS | 0.000 |   0.050 |   -0.322 | 
     | FE_PHC270_cacheDataOut_B_1_/Y                    |   ^   | FE_PHN270_cacheDataOut_B_1_     | CLKBUFX2TS | 0.144 |   0.194 |   -0.178 | 
     | FE_PHC263_cacheDataOut_B_1_/A                    |   ^   | FE_PHN270_cacheDataOut_B_1_     | CLKBUFX2TS | 0.000 |   0.194 |   -0.178 | 
     | FE_PHC263_cacheDataOut_B_1_/Y                    |   ^   | FE_PHN263_cacheDataOut_B_1_     | CLKBUFX2TS | 0.191 |   0.385 |    0.013 | 
     | FE_PHC251_cacheDataOut_B_1_/A                    |   ^   | FE_PHN263_cacheDataOut_B_1_     | CLKBUFX2TS | 0.000 |   0.385 |    0.013 | 
     | FE_PHC251_cacheDataOut_B_1_/Y                    |   ^   | FE_PHN251_cacheDataOut_B_1_     | CLKBUFX2TS | 0.399 |   0.784 |    0.412 | 
     | cacheController/U210/B1                          |   ^   | FE_PHN251_cacheDataOut_B_1_     | AO22X2TS   | 0.004 |   0.788 |    0.416 | 
     | cacheController/U210/Y                           |   ^   | cacheController/N5382           | AO22X2TS   | 0.419 |   1.207 |    0.835 | 
     | cacheController/FE_PHC235_N5382/A                |   ^   | cacheController/N5382           | DLY2X1TS   | 0.000 |   1.207 |    0.835 | 
     | cacheController/FE_PHC235_N5382/Y                |   ^   | cacheController/FE_PHN235_N5382 | DLY2X1TS   | 0.539 |   1.746 |    1.374 | 
     | cacheController/dataOut_Concatenated_reg[1][1]/D |   ^   | cacheController/FE_PHN235_N5382 | TLATXLTS   | 0.000 |   1.746 |    1.374 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    0.372 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.381 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    0.759 | 
     | cacheController/dataOut_Concatenated_reg[1][1]/G |   v   | clk__L1_N0 | TLATXLTS    | 1.002 |   1.388 |    1.761 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin cacheController/dataOut_Concatenated_reg[1][3]/
G 
Endpoint:   cacheController/dataOut_Concatenated_reg[1][3]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheDataOut_B[3]                                (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                 1.375
  Arrival Time                  1.786
  Slack Time                    0.411
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                 |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | cacheDataOut_B[3]                                |   ^   | cacheDataOut_B[3]               |            |       |   0.050 |   -0.361 | 
     | FE_PHC261_cacheDataOut_B_3_/A                    |   ^   | cacheDataOut_B[3]               | DLY1X1TS   | 0.000 |   0.050 |   -0.361 | 
     | FE_PHC261_cacheDataOut_B_3_/Y                    |   ^   | FE_PHN261_cacheDataOut_B_3_     | DLY1X1TS   | 0.341 |   0.391 |   -0.020 | 
     | FE_PHC254_cacheDataOut_B_3_/A                    |   ^   | FE_PHN261_cacheDataOut_B_3_     | CLKBUFX2TS | 0.000 |   0.391 |   -0.020 | 
     | FE_PHC254_cacheDataOut_B_3_/Y                    |   ^   | FE_PHN254_cacheDataOut_B_3_     | CLKBUFX2TS | 0.439 |   0.830 |    0.419 | 
     | cacheController/U206/B1                          |   ^   | FE_PHN254_cacheDataOut_B_3_     | AO22X2TS   | 0.004 |   0.834 |    0.423 | 
     | cacheController/U206/Y                           |   ^   | cacheController/FE_PHN236_N5384 | AO22X2TS   | 0.399 |   1.232 |    0.821 | 
     | cacheController/FE_PHC236_N5384/A                |   ^   | cacheController/FE_PHN236_N5384 | DLY2X1TS   | 0.000 |   1.232 |    0.821 | 
     | cacheController/FE_PHC236_N5384/Y                |   ^   | cacheController/N5384           | DLY2X1TS   | 0.553 |   1.786 |    1.375 | 
     | cacheController/dataOut_Concatenated_reg[1][3]/D |   ^   | cacheController/N5384           | TLATXLTS   | 0.000 |   1.786 |    1.375 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    0.411 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.420 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    0.797 | 
     | cacheController/dataOut_Concatenated_reg[1][3]/G |   v   | clk__L1_N0 | TLATXLTS    | 1.002 |   1.388 |    1.799 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin outEast/empty_reg_reg/CKN 
Endpoint:   outEast/empty_reg_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (^) triggered by  leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.076
+ Phase Shift                   0.000
= Required Time                 1.464
  Arrival Time                  1.899
  Slack Time                    0.435
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                         |       |                 |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | reset                   |   ^   | reset           |             |       |   0.050 |   -0.385 | 
     | FE_PHC267_reset/A       |   ^   | reset           | DLY2X1TS    | 0.000 |   0.050 |   -0.385 | 
     | FE_PHC267_reset/Y       |   ^   | FE_PHN267_reset | DLY2X1TS    | 0.522 |   0.572 |    0.137 | 
     | FE_PHC256_reset/A       |   ^   | FE_PHN267_reset | CLKBUFX2TS  | 0.000 |   0.572 |    0.137 | 
     | FE_PHC256_reset/Y       |   ^   | FE_PHN256_reset | CLKBUFX2TS  | 0.237 |   0.809 |    0.374 | 
     | FE_PHC231_reset/A       |   ^   | FE_PHN256_reset | CLKBUFX16TS | 0.000 |   0.809 |    0.374 | 
     | FE_PHC231_reset/Y       |   ^   | FE_PHN231_reset | CLKBUFX16TS | 0.422 |   1.232 |    0.797 | 
     | outEast/U943/A          |   ^   | FE_PHN231_reset | INVX2TS     | 0.155 |   1.387 |    0.952 | 
     | outEast/U943/Y          |   v   | outEast/n490    | INVX2TS     | 0.330 |   1.717 |    1.282 | 
     | outEast/U133/B0         |   v   | outEast/n490    | OAI21XLTS   | 0.000 |   1.717 |    1.282 | 
     | outEast/U133/Y          |   ^   | outEast/n1951   | OAI21XLTS   | 0.182 |   1.899 |    1.464 | 
     | outEast/empty_reg_reg/D |   ^   | outEast/n1951   | DFFNSRX1TS  | 0.000 |   1.899 |    1.464 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                           |       |            |             |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                       |   ^   | clk        |             |       |   0.000 |    0.435 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.444 | 
     | clk__L1_I0/Y              |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    0.821 | 
     | outEast/empty_reg_reg/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    1.823 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin cacheController/dataOut_Concatenated_reg[2][2]/
G 
Endpoint:   cacheController/dataOut_Concatenated_reg[2][2]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheDataOut_B[2]                                (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.015
+ Phase Shift                   0.000
= Required Time                 1.373
  Arrival Time                  1.818
  Slack Time                    0.445
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                 |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | cacheDataOut_B[2]                                |   ^   | cacheDataOut_B[2]               |            |       |   0.050 |   -0.395 | 
     | FE_PHC268_cacheDataOut_B_2_/A                    |   ^   | cacheDataOut_B[2]               | DLY2X1TS   | 0.001 |   0.051 |   -0.394 | 
     | FE_PHC268_cacheDataOut_B_2_/Y                    |   ^   | FE_PHN268_cacheDataOut_B_2_     | DLY2X1TS   | 0.528 |   0.579 |    0.134 | 
     | FE_PHC255_cacheDataOut_B_2_/A                    |   ^   | FE_PHN268_cacheDataOut_B_2_     | CLKBUFX2TS | 0.000 |   0.579 |    0.134 | 
     | FE_PHC255_cacheDataOut_B_2_/Y                    |   ^   | FE_PHN255_cacheDataOut_B_2_     | CLKBUFX2TS | 0.340 |   0.919 |    0.475 | 
     | cacheController/U178/B1                          |   ^   | FE_PHN255_cacheDataOut_B_2_     | AO22X2TS   | 0.004 |   0.923 |    0.479 | 
     | cacheController/U178/Y                           |   ^   | cacheController/N5391           | AO22X2TS   | 0.389 |   1.312 |    0.868 | 
     | cacheController/FE_PHC265_N5391/A                |   ^   | cacheController/N5391           | CLKBUFX2TS | 0.000 |   1.312 |    0.868 | 
     | cacheController/FE_PHC265_N5391/Y                |   ^   | cacheController/FE_PHN265_N5391 | CLKBUFX2TS | 0.212 |   1.524 |    1.079 | 
     | cacheController/FE_PHC241_N5391/A                |   ^   | cacheController/FE_PHN265_N5391 | DLY1X1TS   | 0.000 |   1.524 |    1.079 | 
     | cacheController/FE_PHC241_N5391/Y                |   ^   | cacheController/FE_PHN241_N5391 | DLY1X1TS   | 0.294 |   1.818 |    1.373 | 
     | cacheController/dataOut_Concatenated_reg[2][2]/D |   ^   | cacheController/FE_PHN241_N5391 | TLATXLTS   | 0.000 |   1.818 |    1.373 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    0.445 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.454 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    0.831 | 
     | cacheController/dataOut_Concatenated_reg[2][2]/G |   v   | clk__L1_N0 | TLATXLTS    | 1.002 |   1.388 |    1.833 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin outNorth/empty_reg_reg/CKN 
Endpoint:   outNorth/empty_reg_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (^) triggered by  leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.101
+ Phase Shift                   0.000
= Required Time                 1.489
  Arrival Time                  1.986
  Slack Time                    0.497
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                          |       |                 |             |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | reset                    |   ^   | reset           |             |       |   0.050 |   -0.447 | 
     | FE_PHC267_reset/A        |   ^   | reset           | DLY2X1TS    | 0.000 |   0.050 |   -0.447 | 
     | FE_PHC267_reset/Y        |   ^   | FE_PHN267_reset | DLY2X1TS    | 0.522 |   0.572 |    0.076 | 
     | FE_PHC256_reset/A        |   ^   | FE_PHN267_reset | CLKBUFX2TS  | 0.000 |   0.572 |    0.076 | 
     | FE_PHC256_reset/Y        |   ^   | FE_PHN256_reset | CLKBUFX2TS  | 0.237 |   0.809 |    0.313 | 
     | FE_PHC231_reset/A        |   ^   | FE_PHN256_reset | CLKBUFX16TS | 0.000 |   0.809 |    0.313 | 
     | FE_PHC231_reset/Y        |   ^   | FE_PHN231_reset | CLKBUFX16TS | 0.422 |   1.232 |    0.735 | 
     | outNorth/U964/A          |   ^   | FE_PHN231_reset | INVX2TS     | 0.250 |   1.482 |    0.985 | 
     | outNorth/U964/Y          |   v   | outNorth/n496   | INVX2TS     | 0.357 |   1.839 |    1.342 | 
     | outNorth/U138/B0         |   v   | outNorth/n496   | OAI21XLTS   | 0.000 |   1.839 |    1.342 | 
     | outNorth/U138/Y          |   ^   | outNorth/n1332  | OAI21XLTS   | 0.147 |   1.986 |    1.489 | 
     | outNorth/empty_reg_reg/D |   ^   | outNorth/n1332  | DFFNSRX1TS  | 0.000 |   1.986 |    1.489 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                            |       |            |             |       |  Time   |   Time   | 
     |----------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                        |   ^   | clk        |             |       |   0.000 |    0.497 | 
     | clk__L1_I0/A               |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.506 | 
     | clk__L1_I0/Y               |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    0.883 | 
     | outNorth/empty_reg_reg/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    1.885 | 
     +--------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin cacheController/isWrite_reg[3]/CKN 
Endpoint:   cacheController/isWrite_reg[3]/D (^) checked with  leading edge of 
'clk'
Beginpoint: reset                            (v) triggered by  leading edge of 
'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.090
+ Phase Shift                   0.000
= Required Time                 1.479
  Arrival Time                  1.995
  Slack Time                    0.516
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                  |       |                       |             |       |  Time   |   Time   | 
     |----------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                            |   v   | reset                 |             |       |   0.050 |   -0.466 | 
     | FE_PHC267_reset/A                |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |   -0.466 | 
     | FE_PHC267_reset/Y                |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.483 |   0.533 |    0.017 | 
     | FE_PHC256_reset/A                |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.533 |    0.017 | 
     | FE_PHC256_reset/Y                |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.822 |    0.307 | 
     | FE_PHC231_reset/A                |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.822 |    0.307 | 
     | FE_PHC231_reset/Y                |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.487 |   1.310 |    0.794 | 
     | cacheController/U897/B0          |   v   | FE_PHN231_reset       | OAI2BB2XLTS | 0.172 |   1.482 |    0.966 | 
     | cacheController/U897/Y           |   ^   | cacheController/n1216 | OAI2BB2XLTS | 0.513 |   1.995 |    1.479 | 
     | cacheController/isWrite_reg[3]/D |   ^   | cacheController/n1216 | DFFNSRX1TS  | 0.000 |   1.995 |    1.479 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                    |       |            |             |       |  Time   |   Time   | 
     |------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                |   ^   | clk        |             |       |   0.000 |    0.516 | 
     | clk__L1_I0/A                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.525 | 
     | clk__L1_I0/Y                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    0.902 | 
     | cacheController/isWrite_reg[3]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    1.904 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin outWest/empty_reg_reg/CKN 
Endpoint:   outWest/empty_reg_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (^) triggered by  leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.078
+ Phase Shift                   0.000
= Required Time                 1.466
  Arrival Time                  1.993
  Slack Time                    0.527
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                         |       |                 |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | reset                   |   ^   | reset           |             |       |   0.050 |   -0.477 | 
     | FE_PHC267_reset/A       |   ^   | reset           | DLY2X1TS    | 0.000 |   0.050 |   -0.477 | 
     | FE_PHC267_reset/Y       |   ^   | FE_PHN267_reset | DLY2X1TS    | 0.522 |   0.572 |    0.046 | 
     | FE_PHC256_reset/A       |   ^   | FE_PHN267_reset | CLKBUFX2TS  | 0.000 |   0.572 |    0.046 | 
     | FE_PHC256_reset/Y       |   ^   | FE_PHN256_reset | CLKBUFX2TS  | 0.237 |   0.809 |    0.283 | 
     | FE_PHC231_reset/A       |   ^   | FE_PHN256_reset | CLKBUFX16TS | 0.000 |   0.809 |    0.283 | 
     | FE_PHC231_reset/Y       |   ^   | FE_PHN231_reset | CLKBUFX16TS | 0.422 |   1.232 |    0.705 | 
     | outWest/U29/A           |   ^   | FE_PHN231_reset | INVX2TS     | 0.248 |   1.480 |    0.953 | 
     | outWest/U29/Y           |   v   | outWest/n494    | INVX2TS     | 0.334 |   1.814 |    1.287 | 
     | outWest/U142/B0         |   v   | outWest/n494    | OAI21XLTS   | 0.000 |   1.814 |    1.287 | 
     | outWest/U142/Y          |   ^   | outWest/n1968   | OAI21XLTS   | 0.179 |   1.993 |    1.466 | 
     | outWest/empty_reg_reg/D |   ^   | outWest/n1968   | DFFNSRX1TS  | 0.000 |   1.993 |    1.466 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                           |       |            |             |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                       |   ^   | clk        |             |       |   0.000 |    0.527 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.536 | 
     | clk__L1_I0/Y              |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    0.913 | 
     | outWest/empty_reg_reg/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    1.915 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin cacheController/isWrite_reg[2]/CKN 
Endpoint:   cacheController/isWrite_reg[2]/D (^) checked with  leading edge of 
'clk'
Beginpoint: reset                            (v) triggered by  leading edge of 
'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.084
+ Phase Shift                   0.000
= Required Time                 1.473
  Arrival Time                  2.021
  Slack Time                    0.549
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                  |       |                       |             |       |  Time   |   Time   | 
     |----------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                            |   v   | reset                 |             |       |   0.050 |   -0.499 | 
     | FE_PHC267_reset/A                |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |   -0.499 | 
     | FE_PHC267_reset/Y                |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.483 |   0.533 |   -0.016 | 
     | FE_PHC256_reset/A                |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.533 |   -0.016 | 
     | FE_PHC256_reset/Y                |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.822 |    0.274 | 
     | FE_PHC231_reset/A                |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.822 |    0.274 | 
     | FE_PHC231_reset/Y                |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.487 |   1.310 |    0.761 | 
     | cacheController/U893/B0          |   v   | FE_PHN231_reset       | OAI2BB2XLTS | 0.175 |   1.485 |    0.937 | 
     | cacheController/U893/Y           |   ^   | cacheController/n1217 | OAI2BB2XLTS | 0.536 |   2.021 |    1.473 | 
     | cacheController/isWrite_reg[2]/D |   ^   | cacheController/n1217 | DFFNSRX1TS  | 0.000 |   2.021 |    1.473 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                    |       |            |             |       |  Time   |   Time   | 
     |------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                |   ^   | clk        |             |       |   0.000 |    0.549 | 
     | clk__L1_I0/A                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.558 | 
     | clk__L1_I0/Y                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    0.935 | 
     | cacheController/isWrite_reg[2]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    1.937 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin cacheController/dataOut_Concatenated_reg[2][0]/
G 
Endpoint:   cacheController/dataOut_Concatenated_reg[2][0]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheDataOut_B[0]                                (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.032
+ Phase Shift                   0.000
= Required Time                 1.357
  Arrival Time                  1.913
  Slack Time                    0.556
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net               |   Cell   | Delay | Arrival | Required | 
     |                                                  |       |                                 |          |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+---------------------------------+----------+-------+---------+----------| 
     | cacheDataOut_B[0]                                |   ^   | cacheDataOut_B[0]               |          |       |   0.050 |   -0.506 | 
     | FE_PHC246_cacheDataOut_B_0_/A                    |   ^   | cacheDataOut_B[0]               | DLY3X4TS | 0.000 |   0.050 |   -0.506 | 
     | FE_PHC246_cacheDataOut_B_0_/Y                    |   ^   | FE_PHN246_cacheDataOut_B_0_     | DLY3X4TS | 1.120 |   1.170 |    0.613 | 
     | cacheController/U184/B1                          |   ^   | FE_PHN246_cacheDataOut_B_0_     | AO22X2TS | 0.006 |   1.176 |    0.620 | 
     | cacheController/U184/Y                           |   ^   | cacheController/N5389           | AO22X2TS | 0.379 |   1.555 |    0.998 | 
     | cacheController/FE_PHC243_N5389/A                |   ^   | cacheController/N5389           | DLY1X1TS | 0.000 |   1.555 |    0.998 | 
     | cacheController/FE_PHC243_N5389/Y                |   ^   | cacheController/FE_PHN243_N5389 | DLY1X1TS | 0.359 |   1.913 |    1.357 | 
     | cacheController/dataOut_Concatenated_reg[2][0]/D |   ^   | cacheController/FE_PHN243_N5389 | TLATXLTS | 0.000 |   1.913 |    1.357 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    0.556 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.565 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    0.942 | 
     | cacheController/dataOut_Concatenated_reg[2][0]/G |   v   | clk__L1_N0 | TLATXLTS    | 1.002 |   1.388 |    1.945 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin cacheController/requesterPortBuffer_reg[2][0]/
CKN 
Endpoint:   cacheController/requesterPortBuffer_reg[2][0]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                           (v) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.089
+ Phase Shift                   0.000
= Required Time                 1.478
  Arrival Time                  2.042
  Slack Time                    0.564
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |                       |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                           |   v   | reset                 |             |       |   0.050 |   -0.514 | 
     | FE_PHC267_reset/A                               |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |   -0.514 | 
     | FE_PHC267_reset/Y                               |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.483 |   0.533 |   -0.031 | 
     | FE_PHC256_reset/A                               |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.533 |   -0.031 | 
     | FE_PHC256_reset/Y                               |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.823 |    0.259 | 
     | FE_PHC231_reset/A                               |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.823 |    0.259 | 
     | FE_PHC231_reset/Y                               |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.487 |   1.310 |    0.746 | 
     | cacheController/U56/A0                          |   v   | FE_PHN231_reset       | OAI21XLTS   | 0.190 |   1.500 |    0.936 | 
     | cacheController/U56/Y                           |   ^   | cacheController/n1279 | OAI21XLTS   | 0.541 |   2.042 |    1.478 | 
     | cacheController/requesterPortBuffer_reg[2][0]/D |   ^   | cacheController/n1279 | DFFNSRX1TS  | 0.000 |   2.042 |    1.478 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |             |       |   0.000 |    0.564 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.573 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    0.950 | 
     | cacheController/requesterPortBuffer_reg[2][0]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    1.952 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin cacheController/dataOut_Concatenated_reg[1][2]/
G 
Endpoint:   cacheController/dataOut_Concatenated_reg[1][2]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheDataOut_B[2]                                (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.015
+ Phase Shift                   0.000
= Required Time                 1.403
  Arrival Time                  1.978
  Slack Time                    0.575
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                 |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | cacheDataOut_B[2]                                |   ^   | cacheDataOut_B[2]               |            |       |   0.050 |   -0.525 | 
     | FE_PHC268_cacheDataOut_B_2_/A                    |   ^   | cacheDataOut_B[2]               | DLY2X1TS   | 0.001 |   0.051 |   -0.524 | 
     | FE_PHC268_cacheDataOut_B_2_/Y                    |   ^   | FE_PHN268_cacheDataOut_B_2_     | DLY2X1TS   | 0.528 |   0.579 |    0.004 | 
     | FE_PHC255_cacheDataOut_B_2_/A                    |   ^   | FE_PHN268_cacheDataOut_B_2_     | CLKBUFX2TS | 0.000 |   0.579 |    0.004 | 
     | FE_PHC255_cacheDataOut_B_2_/Y                    |   ^   | FE_PHN255_cacheDataOut_B_2_     | CLKBUFX2TS | 0.340 |   0.919 |    0.344 | 
     | cacheController/U208/B1                          |   ^   | FE_PHN255_cacheDataOut_B_2_     | AO22X2TS   | 0.004 |   0.923 |    0.348 | 
     | cacheController/U208/Y                           |   ^   | cacheController/N5383           | AO22X2TS   | 0.358 |   1.281 |    0.706 | 
     | cacheController/FE_PHC232_N5383/A                |   ^   | cacheController/N5383           | DLY2X1TS   | 0.000 |   1.281 |    0.706 | 
     | cacheController/FE_PHC232_N5383/Y                |   ^   | cacheController/FE_PHN232_N5383 | DLY2X1TS   | 0.524 |   1.805 |    1.230 | 
     | cacheController/FE_PHC266_N5383/A                |   ^   | cacheController/FE_PHN232_N5383 | CLKBUFX2TS | 0.000 |   1.805 |    1.230 | 
     | cacheController/FE_PHC266_N5383/Y                |   ^   | cacheController/FE_PHN266_N5383 | CLKBUFX2TS | 0.174 |   1.978 |    1.403 | 
     | cacheController/dataOut_Concatenated_reg[1][2]/D |   ^   | cacheController/FE_PHN266_N5383 | TLATXLTS   | 0.000 |   1.978 |    1.403 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    0.575 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.584 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    0.961 | 
     | cacheController/dataOut_Concatenated_reg[1][2]/G |   v   | clk__L1_N0 | TLATXLTS    | 1.002 |   1.388 |    1.964 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin cacheController/dataOut_Concatenated_reg[1][5]/
G 
Endpoint:   cacheController/dataOut_Concatenated_reg[1][5]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheDataOut_B[5]                                (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                 1.369
  Arrival Time                  1.950
  Slack Time                    0.581
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                 |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | cacheDataOut_B[5]                                |   ^   | cacheDataOut_B[5]               |            |       |   0.050 |   -0.531 | 
     | FE_PHC258_cacheDataOut_B_5_/A                    |   ^   | cacheDataOut_B[5]               | DLY2X1TS   | 0.000 |   0.050 |   -0.531 | 
     | FE_PHC258_cacheDataOut_B_5_/Y                    |   ^   | FE_PHN258_cacheDataOut_B_5_     | DLY2X1TS   | 0.523 |   0.573 |   -0.009 | 
     | FE_PHC252_cacheDataOut_B_5_/A                    |   ^   | FE_PHN258_cacheDataOut_B_5_     | CLKBUFX2TS | 0.000 |   0.573 |   -0.009 | 
     | FE_PHC252_cacheDataOut_B_5_/Y                    |   ^   | FE_PHN252_cacheDataOut_B_5_     | CLKBUFX2TS | 0.394 |   0.967 |    0.386 | 
     | cacheController/U202/B1                          |   ^   | FE_PHN252_cacheDataOut_B_5_     | AO22X2TS   | 0.005 |   0.972 |    0.391 | 
     | cacheController/U202/Y                           |   ^   | cacheController/N5386           | AO22X2TS   | 0.409 |   1.382 |    0.800 | 
     | cacheController/FE_PHC234_N5386/A                |   ^   | cacheController/N5386           | DLY2X1TS   | 0.000 |   1.382 |    0.800 | 
     | cacheController/FE_PHC234_N5386/Y                |   ^   | cacheController/FE_PHN234_N5386 | DLY2X1TS   | 0.568 |   1.950 |    1.369 | 
     | cacheController/dataOut_Concatenated_reg[1][5]/D |   ^   | cacheController/FE_PHN234_N5386 | TLATXLTS   | 0.000 |   1.950 |    1.369 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    0.581 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.590 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    0.967 | 
     | cacheController/dataOut_Concatenated_reg[1][5]/G |   v   | clk__L1_N0 | TLATXLTS    | 1.002 |   1.388 |    1.970 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin cacheController/isWrite_reg[4]/CKN 
Endpoint:   cacheController/isWrite_reg[4]/D (^) checked with  leading edge of 
'clk'
Beginpoint: reset                            (v) triggered by  leading edge of 
'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.066
+ Phase Shift                   0.000
= Required Time                 1.455
  Arrival Time                  2.077
  Slack Time                    0.622
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                  |       |                       |             |       |  Time   |   Time   | 
     |----------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                            |   v   | reset                 |             |       |   0.050 |   -0.572 | 
     | FE_PHC267_reset/A                |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |   -0.572 | 
     | FE_PHC267_reset/Y                |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.483 |   0.533 |   -0.090 | 
     | FE_PHC256_reset/A                |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.533 |   -0.090 | 
     | FE_PHC256_reset/Y                |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.822 |    0.200 | 
     | FE_PHC231_reset/A                |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.822 |    0.200 | 
     | FE_PHC231_reset/Y                |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.487 |   1.310 |    0.688 | 
     | cacheController/U900/B0          |   v   | FE_PHN231_reset       | OAI2BB2XLTS | 0.172 |   1.482 |    0.860 | 
     | cacheController/U900/Y           |   ^   | cacheController/n1215 | OAI2BB2XLTS | 0.595 |   2.077 |    1.455 | 
     | cacheController/isWrite_reg[4]/D |   ^   | cacheController/n1215 | DFFNSRX1TS  | 0.000 |   2.077 |    1.455 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                    |       |            |             |       |  Time   |   Time   | 
     |------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                |   ^   | clk        |             |       |   0.000 |    0.622 | 
     | clk__L1_I0/A                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.631 | 
     | clk__L1_I0/Y                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.009 | 
     | cacheController/isWrite_reg[4]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.389 |    2.011 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin cacheController/dataOut_Concatenated_reg[1][0]/
G 
Endpoint:   cacheController/dataOut_Concatenated_reg[1][0]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheDataOut_B[0]                                (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 1.394
  Arrival Time                  2.017
  Slack Time                    0.623
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net               |   Cell   | Delay | Arrival | Required | 
     |                                                  |       |                                 |          |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+---------------------------------+----------+-------+---------+----------| 
     | cacheDataOut_B[0]                                |   ^   | cacheDataOut_B[0]               |          |       |   0.050 |   -0.573 | 
     | FE_PHC246_cacheDataOut_B_0_/A                    |   ^   | cacheDataOut_B[0]               | DLY3X4TS | 0.000 |   0.050 |   -0.573 | 
     | FE_PHC246_cacheDataOut_B_0_/Y                    |   ^   | FE_PHN246_cacheDataOut_B_0_     | DLY3X4TS | 1.120 |   1.170 |    0.546 | 
     | cacheController/U211/B1                          |   ^   | FE_PHN246_cacheDataOut_B_0_     | AO22X2TS | 0.005 |   1.175 |    0.552 | 
     | cacheController/U211/Y                           |   ^   | cacheController/FE_PHN233_N5381 | AO22X2TS | 0.331 |   1.506 |    0.883 | 
     | cacheController/FE_PHC233_N5381/A                |   ^   | cacheController/FE_PHN233_N5381 | DLY2X1TS | 0.000 |   1.506 |    0.883 | 
     | cacheController/FE_PHC233_N5381/Y                |   ^   | cacheController/N5381           | DLY2X1TS | 0.511 |   2.017 |    1.394 | 
     | cacheController/dataOut_Concatenated_reg[1][0]/D |   ^   | cacheController/N5381           | TLATXLTS | 0.000 |   2.017 |    1.394 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    0.623 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.632 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.010 | 
     | cacheController/dataOut_Concatenated_reg[1][0]/G |   v   | clk__L1_N0 | TLATXLTS    | 1.002 |   1.388 |    2.012 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin cacheController/dataOut_Concatenated_reg[1][4]/
G 
Endpoint:   cacheController/dataOut_Concatenated_reg[1][4]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheDataOut_B[4]                                (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.069
+ Phase Shift                   0.000
= Required Time                 1.319
  Arrival Time                  2.029
  Slack Time                    0.710
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                 |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | cacheDataOut_B[4]                                |   ^   | cacheDataOut_B[4]               |            |       |   0.050 |   -0.660 | 
     | FE_PHC260_cacheDataOut_B_4_/A                    |   ^   | cacheDataOut_B[4]               | DLY2X1TS   | 0.000 |   0.050 |   -0.660 | 
     | FE_PHC260_cacheDataOut_B_4_/Y                    |   ^   | FE_PHN260_cacheDataOut_B_4_     | DLY2X1TS   | 0.511 |   0.561 |   -0.149 | 
     | FE_PHC250_cacheDataOut_B_4_/A                    |   ^   | FE_PHN260_cacheDataOut_B_4_     | CLKBUFX2TS | 0.000 |   0.561 |   -0.149 | 
     | FE_PHC250_cacheDataOut_B_4_/Y                    |   ^   | FE_PHN250_cacheDataOut_B_4_     | CLKBUFX2TS | 0.362 |   0.922 |    0.213 | 
     | cacheController/U204/B1                          |   ^   | FE_PHN250_cacheDataOut_B_4_     | AO22X2TS   | 0.003 |   0.926 |    0.216 | 
     | cacheController/U204/Y                           |   ^   | cacheController/N5385           | AO22X2TS   | 0.433 |   1.359 |    0.649 | 
     | cacheController/FE_PHC237_N5385/A                |   ^   | cacheController/N5385           | DLY2X1TS   | 0.001 |   1.360 |    0.650 | 
     | cacheController/FE_PHC237_N5385/Y                |   ^   | cacheController/FE_PHN237_N5385 | DLY2X1TS   | 0.669 |   2.029 |    1.319 | 
     | cacheController/dataOut_Concatenated_reg[1][4]/D |   ^   | cacheController/FE_PHN237_N5385 | TLATXLTS   | 0.000 |   2.029 |    1.319 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    0.710 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.719 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.096 | 
     | cacheController/dataOut_Concatenated_reg[1][4]/G |   v   | clk__L1_N0 | TLATXLTS    | 1.002 |   1.388 |    2.098 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin outWest/read_reg_reg[0]/CKN 
Endpoint:   outWest/read_reg_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: outWest/read_reg_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.091
+ Phase Shift                   0.000
= Required Time                 1.479
  Arrival Time                  2.243
  Slack Time                    0.764
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                             |       |               |             |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                         |   ^   | clk           |             |       |   0.000 |   -0.764 | 
     | clk__L1_I0/A                |   ^   | clk           | CLKINVX16TS | 0.009 |   0.009 |   -0.755 | 
     | clk__L1_I0/Y                |   v   | clk__L1_N0    | CLKINVX16TS | 0.377 |   0.386 |   -0.378 | 
     | outWest/read_reg_reg[0]/CKN |   v   | clk__L1_N0    | DFFNSRX1TS  | 1.002 |   1.388 |    0.624 | 
     | outWest/read_reg_reg[0]/Q   |   v   | outWest/n1941 | DFFNSRX1TS  | 0.702 |   2.090 |    1.326 | 
     | outWest/U982/A0             |   v   | outWest/n1941 | AOI22X1TS   | 0.000 |   2.090 |    1.326 | 
     | outWest/U982/Y              |   ^   | outWest/n1964 | AOI22X1TS   | 0.153 |   2.243 |    1.479 | 
     | outWest/read_reg_reg[0]/D   |   ^   | outWest/n1964 | DFFNSRX1TS  | 0.000 |   2.243 |    1.479 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                             |       |            |             |       |  Time   |   Time   | 
     |-----------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                         |   ^   | clk        |             |       |   0.000 |    0.764 | 
     | clk__L1_I0/A                |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.773 | 
     | clk__L1_I0/Y                |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.150 | 
     | outWest/read_reg_reg[0]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.153 | 
     +---------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin outNorth/read_reg_reg[0]/CKN 
Endpoint:   outNorth/read_reg_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: outNorth/read_reg_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.089
+ Phase Shift                   0.000
= Required Time                 1.478
  Arrival Time                  2.242
  Slack Time                    0.764
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                              |       |                |             |       |  Time   |   Time   | 
     |------------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                          |   ^   | clk            |             |       |   0.000 |   -0.764 | 
     | clk__L1_I0/A                 |   ^   | clk            | CLKINVX16TS | 0.009 |   0.009 |   -0.755 | 
     | clk__L1_I0/Y                 |   v   | clk__L1_N0     | CLKINVX16TS | 0.377 |   0.386 |   -0.378 | 
     | outNorth/read_reg_reg[0]/CKN |   v   | clk__L1_N0     | DFFNSRX1TS  | 1.002 |   1.388 |    0.624 | 
     | outNorth/read_reg_reg[0]/Q   |   v   | outNorth/n1949 | DFFNSRX1TS  | 0.700 |   2.088 |    1.324 | 
     | outNorth/U988/A0             |   v   | outNorth/n1949 | AOI22X1TS   | 0.000 |   2.088 |    1.324 | 
     | outNorth/U988/Y              |   ^   | outNorth/n1336 | AOI22X1TS   | 0.154 |   2.242 |    1.478 | 
     | outNorth/read_reg_reg[0]/D   |   ^   | outNorth/n1336 | DFFNSRX1TS  | 0.000 |   2.242 |    1.478 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                              |       |            |             |       |  Time   |   Time   | 
     |------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                          |   ^   | clk        |             |       |   0.000 |    0.764 | 
     | clk__L1_I0/A                 |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.773 | 
     | clk__L1_I0/Y                 |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.150 | 
     | outNorth/read_reg_reg[0]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.153 | 
     +----------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin outEast/read_reg_reg[0]/CKN 
Endpoint:   outEast/read_reg_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: outEast/read_reg_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.087
+ Phase Shift                   0.000
= Required Time                 1.476
  Arrival Time                  2.255
  Slack Time                    0.780
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                             |       |               |             |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                         |   ^   | clk           |             |       |   0.000 |   -0.780 | 
     | clk__L1_I0/A                |   ^   | clk           | CLKINVX16TS | 0.009 |   0.009 |   -0.771 | 
     | clk__L1_I0/Y                |   v   | clk__L1_N0    | CLKINVX16TS | 0.377 |   0.386 |   -0.394 | 
     | outEast/read_reg_reg[0]/CKN |   v   | clk__L1_N0    | DFFNSRX1TS  | 1.002 |   1.388 |    0.609 | 
     | outEast/read_reg_reg[0]/Q   |   v   | outEast/n1924 | DFFNSRX1TS  | 0.706 |   2.095 |    1.315 | 
     | outEast/U986/A0             |   v   | outEast/n1924 | AOI22X1TS   | 0.000 |   2.095 |    1.315 | 
     | outEast/U986/Y              |   ^   | outEast/n1947 | AOI22X1TS   | 0.161 |   2.255 |    1.476 | 
     | outEast/read_reg_reg[0]/D   |   ^   | outEast/n1947 | DFFNSRX1TS  | 0.000 |   2.255 |    1.476 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                             |       |            |             |       |  Time   |   Time   | 
     |-----------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                         |   ^   | clk        |             |       |   0.000 |    0.780 | 
     | clk__L1_I0/A                |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.789 | 
     | clk__L1_I0/Y                |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.166 | 
     | outEast/read_reg_reg[0]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.168 | 
     +---------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin inNorth/memWrite_reg/CK 
Endpoint:   inNorth/memWrite_reg/D (^) checked with trailing edge of 'clk'
Beginpoint: inNorth/memWrite_reg/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          7.335
+ Hold                         -0.111
+ Phase Shift                   0.000
= Required Time                 7.224
  Arrival Time                  8.010
  Slack Time                    0.786
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                         |       |                |             |       |  Time   |   Time   | 
     |-------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk            |             |       |   6.000 |    5.214 | 
     | clk__L1_I0/A            |   v   | clk            | CLKINVX16TS | 0.009 |   6.009 |    5.223 | 
     | clk__L1_I0/Y            |   ^   | clk__L1_N0     | CLKINVX16TS | 0.324 |   6.332 |    5.546 | 
     | inNorth/memWrite_reg/CK |   ^   | clk__L1_N0     | DFFHQX1TS   | 1.002 |   7.335 |    6.549 | 
     | inNorth/memWrite_reg/Q  |   ^   | memWrite_NORTH | DFFHQX1TS   | 0.382 |   7.716 |    6.930 | 
     | inNorth/U3/B1           |   ^   | memWrite_NORTH | AO22XLTS    | 0.000 |   7.716 |    6.930 | 
     | inNorth/U3/Y            |   ^   | inNorth/n22    | AO22XLTS    | 0.294 |   8.010 |    7.224 | 
     | inNorth/memWrite_reg/D  |   ^   | inNorth/n22    | DFFHQX1TS   | 0.000 |   8.010 |    7.224 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |   6.000 |    6.786 | 
     | clk__L1_I0/A            |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |    6.795 | 
     | clk__L1_I0/Y            |   ^   | clk__L1_N0 | CLKINVX16TS | 0.324 |   6.333 |    7.119 | 
     | inNorth/memWrite_reg/CK |   ^   | clk__L1_N0 | DFFHQX1TS   | 1.002 |   7.335 |    8.121 | 
     +-----------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin outSouth/read_reg_reg[0]/CKN 
Endpoint:   outSouth/read_reg_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: outSouth/read_reg_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 1.473
  Arrival Time                  2.267
  Slack Time                    0.794
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                              |       |                |             |       |  Time   |   Time   | 
     |------------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                          |   ^   | clk            |             |       |   0.000 |   -0.794 | 
     | clk__L1_I0/A                 |   ^   | clk            | CLKINVX16TS | 0.009 |   0.009 |   -0.785 | 
     | clk__L1_I0/Y                 |   v   | clk__L1_N0     | CLKINVX16TS | 0.377 |   0.386 |   -0.408 | 
     | outSouth/read_reg_reg[0]/CKN |   v   | clk__L1_N0     | DFFNSRX1TS  | 1.002 |   1.388 |    0.594 | 
     | outSouth/read_reg_reg[0]/Q   |   v   | outSouth/n1933 | DFFNSRX1TS  | 0.712 |   2.101 |    1.307 | 
     | outSouth/U981/A0             |   v   | outSouth/n1933 | AOI22X1TS   | 0.000 |   2.101 |    1.307 | 
     | outSouth/U981/Y              |   ^   | outSouth/n1956 | AOI22X1TS   | 0.166 |   2.267 |    1.473 | 
     | outSouth/read_reg_reg[0]/D   |   ^   | outSouth/n1956 | DFFNSRX1TS  | 0.000 |   2.267 |    1.473 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                              |       |            |             |       |  Time   |   Time   | 
     |------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                          |   ^   | clk        |             |       |   0.000 |    0.794 | 
     | clk__L1_I0/A                 |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.803 | 
     | clk__L1_I0/Y                 |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.180 | 
     | outSouth/read_reg_reg[0]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.183 | 
     +----------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin inNorth/memRead_reg/CK 
Endpoint:   inNorth/memRead_reg/D (^) checked with trailing edge of 'clk'
Beginpoint: inNorth/memRead_reg/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          7.335
+ Hold                         -0.114
+ Phase Shift                   0.000
= Required Time                 7.221
  Arrival Time                  8.023
  Slack Time                    0.802
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                        |       |               |             |       |  Time   |   Time   | 
     |------------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk           |             |       |   6.000 |    5.198 | 
     | clk__L1_I0/A           |   v   | clk           | CLKINVX16TS | 0.009 |   6.009 |    5.207 | 
     | clk__L1_I0/Y           |   ^   | clk__L1_N0    | CLKINVX16TS | 0.324 |   6.332 |    5.531 | 
     | inNorth/memRead_reg/CK |   ^   | clk__L1_N0    | DFFHQX1TS   | 1.002 |   7.335 |    6.533 | 
     | inNorth/memRead_reg/Q  |   ^   | memRead_NORTH | DFFHQX1TS   | 0.391 |   7.726 |    6.924 | 
     | inNorth/U22/B0         |   ^   | memRead_NORTH | AO22XLTS    | 0.000 |   7.726 |    6.924 | 
     | inNorth/U22/Y          |   ^   | inNorth/n27   | AO22XLTS    | 0.297 |   8.023 |    7.221 | 
     | inNorth/memRead_reg/D  |   ^   | inNorth/n27   | DFFHQX1TS   | 0.000 |   8.023 |    7.221 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |   6.000 |    6.802 | 
     | clk__L1_I0/A           |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |    6.811 | 
     | clk__L1_I0/Y           |   ^   | clk__L1_N0 | CLKINVX16TS | 0.324 |   6.333 |    7.134 | 
     | inNorth/memRead_reg/CK |   ^   | clk__L1_N0 | DFFHQX1TS   | 1.002 |   7.335 |    8.137 | 
     +----------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin cacheController/nextEmptyBuffer_reg[1]/CKN 
Endpoint:   cacheController/nextEmptyBuffer_reg[1]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset                                    (v) triggered by  leading 
edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.097
+ Phase Shift                   0.000
= Required Time                 1.485
  Arrival Time                  2.299
  Slack Time                    0.814
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                          |       |                       |             |       |  Time   |   Time   | 
     |------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                    |   v   | reset                 |             |       |   0.050 |   -0.764 | 
     | FE_PHC267_reset/A                        |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |   -0.764 | 
     | FE_PHC267_reset/Y                        |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.483 |   0.533 |   -0.282 | 
     | FE_PHC256_reset/A                        |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.533 |   -0.282 | 
     | FE_PHC256_reset/Y                        |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.822 |    0.008 | 
     | FE_PHC231_reset/A                        |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.822 |    0.008 | 
     | FE_PHC231_reset/Y                        |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.487 |   1.310 |    0.496 | 
     | cacheController/U691/B0                  |   v   | FE_PHN231_reset       | AOI21X1TS   | 0.158 |   1.468 |    0.654 | 
     | cacheController/U691/Y                   |   ^   | cacheController/n647  | AOI21X1TS   | 0.515 |   1.983 |    1.169 | 
     | cacheController/U909/B0                  |   ^   | cacheController/n647  | OAI21XLTS   | 0.000 |   1.983 |    1.169 | 
     | cacheController/U909/Y                   |   v   | cacheController/n636  | OAI21XLTS   | 0.195 |   2.178 |    1.364 | 
     | cacheController/U910/B0                  |   v   | cacheController/n636  | AOI21X1TS   | 0.000 |   2.178 |    1.364 | 
     | cacheController/U910/Y                   |   ^   | cacheController/n1210 | AOI21X1TS   | 0.121 |   2.299 |    1.485 | 
     | cacheController/nextEmptyBuffer_reg[1]/D |   ^   | cacheController/n1210 | DFFNSRX1TS  | 0.000 |   2.299 |    1.485 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                            |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                        |   ^   | clk        |             |       |   0.000 |    0.814 | 
     | clk__L1_I0/A                               |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.823 | 
     | clk__L1_I0/Y                               |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.201 | 
     | cacheController/nextEmptyBuffer_reg[1]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.389 |    2.203 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin cacheController/nextEmptyBuffer_reg[2]/CKN 
Endpoint:   cacheController/nextEmptyBuffer_reg[2]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset                                    (v) triggered by  leading 
edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.094
+ Phase Shift                   0.000
= Required Time                 1.482
  Arrival Time                  2.310
  Slack Time                    0.827
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                          |       |                       |             |       |  Time   |   Time   | 
     |------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                    |   v   | reset                 |             |       |   0.050 |   -0.777 | 
     | FE_PHC267_reset/A                        |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |   -0.777 | 
     | FE_PHC267_reset/Y                        |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.483 |   0.533 |   -0.294 | 
     | FE_PHC256_reset/A                        |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.533 |   -0.294 | 
     | FE_PHC256_reset/Y                        |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.822 |   -0.005 | 
     | FE_PHC231_reset/A                        |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.822 |   -0.005 | 
     | FE_PHC231_reset/Y                        |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.487 |   1.310 |    0.483 | 
     | cacheController/U691/B0                  |   v   | FE_PHN231_reset       | AOI21X1TS   | 0.158 |   1.468 |    0.641 | 
     | cacheController/U691/Y                   |   ^   | cacheController/n647  | AOI21X1TS   | 0.515 |   1.983 |    1.156 | 
     | cacheController/U70/B0                   |   ^   | cacheController/n647  | OAI21XLTS   | 0.000 |   1.983 |    1.156 | 
     | cacheController/U70/Y                    |   v   | cacheController/n648  | OAI21XLTS   | 0.200 |   2.183 |    1.356 | 
     | cacheController/U915/B0                  |   v   | cacheController/n648  | AOI21X1TS   | 0.000 |   2.183 |    1.356 | 
     | cacheController/U915/Y                   |   ^   | cacheController/n1209 | AOI21X1TS   | 0.126 |   2.310 |    1.482 | 
     | cacheController/nextEmptyBuffer_reg[2]/D |   ^   | cacheController/n1209 | DFFNSRX1TS  | 0.000 |   2.310 |    1.482 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                            |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                        |   ^   | clk        |             |       |   0.000 |    0.827 | 
     | clk__L1_I0/A                               |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.836 | 
     | clk__L1_I0/Y                               |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.213 | 
     | cacheController/nextEmptyBuffer_reg[2]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.216 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin outSouth/read_reg_reg[2]/CKN 
Endpoint:   outSouth/read_reg_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset                      (v) triggered by  leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.067
+ Phase Shift                   0.000
= Required Time                 1.456
  Arrival Time                  2.300
  Slack Time                    0.844
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                            |       |                 |             |       |  Time   |   Time   | 
     |----------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | reset                      |   v   | reset           |             |       |   0.050 |   -0.794 | 
     | FE_PHC267_reset/A          |   v   | reset           | DLY2X1TS    | 0.000 |   0.050 |   -0.794 | 
     | FE_PHC267_reset/Y          |   v   | FE_PHN267_reset | DLY2X1TS    | 0.483 |   0.533 |   -0.311 | 
     | FE_PHC256_reset/A          |   v   | FE_PHN267_reset | CLKBUFX2TS  | 0.000 |   0.533 |   -0.311 | 
     | FE_PHC256_reset/Y          |   v   | FE_PHN256_reset | CLKBUFX2TS  | 0.290 |   0.823 |   -0.021 | 
     | FE_PHC231_reset/A          |   v   | FE_PHN256_reset | CLKBUFX16TS | 0.000 |   0.823 |   -0.021 | 
     | FE_PHC231_reset/Y          |   v   | FE_PHN231_reset | CLKBUFX16TS | 0.487 |   1.310 |    0.466 | 
     | outSouth/U955/A            |   v   | FE_PHN231_reset | INVX2TS     | 0.094 |   1.404 |    0.560 | 
     | outSouth/U955/Y            |   ^   | outSouth/n492   | INVX2TS     | 0.387 |   1.791 |    0.947 | 
     | outSouth/U980/A            |   ^   | outSouth/n492   | NAND2X1TS   | 0.000 |   1.791 |    0.947 | 
     | outSouth/U980/Y            |   v   | outSouth/n501   | NAND2X1TS   | 0.247 |   2.038 |    1.194 | 
     | outSouth/U983/B1           |   v   | outSouth/n501   | OAI22X1TS   | 0.000 |   2.038 |    1.194 | 
     | outSouth/U983/Y            |   ^   | outSouth/n1961  | OAI22X1TS   | 0.262 |   2.300 |    1.456 | 
     | outSouth/read_reg_reg[2]/D |   ^   | outSouth/n1961  | DFFNSRX1TS  | 0.000 |   2.300 |    1.456 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                              |       |            |             |       |  Time   |   Time   | 
     |------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                          |   ^   | clk        |             |       |   0.000 |    0.844 | 
     | clk__L1_I0/A                 |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.853 | 
     | clk__L1_I0/Y                 |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.230 | 
     | outSouth/read_reg_reg[2]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.233 | 
     +----------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin cacheController/dataOut_Concatenated_reg[0][1]/
G 
Endpoint:   cacheController/dataOut_Concatenated_reg[0][1]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheDataOut_B[1]                                (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.007
+ Phase Shift                   0.000
= Required Time                 1.382
  Arrival Time                  2.233
  Slack Time                    0.852
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                 |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | cacheDataOut_B[1]                                |   ^   | cacheDataOut_B[1]               |            |       |   0.050 |   -0.802 | 
     | FE_PHC270_cacheDataOut_B_1_/A                    |   ^   | cacheDataOut_B[1]               | CLKBUFX2TS | 0.000 |   0.050 |   -0.802 | 
     | FE_PHC270_cacheDataOut_B_1_/Y                    |   ^   | FE_PHN270_cacheDataOut_B_1_     | CLKBUFX2TS | 0.144 |   0.194 |   -0.657 | 
     | FE_PHC263_cacheDataOut_B_1_/A                    |   ^   | FE_PHN270_cacheDataOut_B_1_     | CLKBUFX2TS | 0.000 |   0.194 |   -0.657 | 
     | FE_PHC263_cacheDataOut_B_1_/Y                    |   ^   | FE_PHN263_cacheDataOut_B_1_     | CLKBUFX2TS | 0.191 |   0.385 |   -0.467 | 
     | FE_PHC251_cacheDataOut_B_1_/A                    |   ^   | FE_PHN263_cacheDataOut_B_1_     | CLKBUFX2TS | 0.000 |   0.385 |   -0.467 | 
     | FE_PHC251_cacheDataOut_B_1_/Y                    |   ^   | FE_PHN251_cacheDataOut_B_1_     | CLKBUFX2TS | 0.399 |   0.784 |   -0.068 | 
     | cacheController/U520/B1                          |   ^   | FE_PHN251_cacheDataOut_B_1_     | AO22X2TS   | 0.004 |   0.789 |   -0.063 | 
     | cacheController/U520/Y                           |   ^   | cacheController/FE_PHN228_N5374 | AO22X2TS   | 0.409 |   1.197 |    0.346 | 
     | cacheController/FE_PHC228_N5374/A                |   ^   | cacheController/FE_PHN228_N5374 | DLY3X4TS   | 0.000 |   1.197 |    0.346 | 
     | cacheController/FE_PHC228_N5374/Y                |   ^   | cacheController/N5374           | DLY3X4TS   | 1.036 |   2.233 |    1.382 | 
     | cacheController/dataOut_Concatenated_reg[0][1]/D |   ^   | cacheController/N5374           | TLATXLTS   | 0.000 |   2.233 |    1.382 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    0.852 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.861 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.238 | 
     | cacheController/dataOut_Concatenated_reg[0][1]/G |   v   | clk__L1_N0 | TLATXLTS    | 1.002 |   1.388 |    2.240 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin cacheController/dataOut_Concatenated_reg[0][3]/
G 
Endpoint:   cacheController/dataOut_Concatenated_reg[0][3]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheDataOut_B[3]                                (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.003
+ Phase Shift                   0.000
= Required Time                 1.386
  Arrival Time                  2.266
  Slack Time                    0.880
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                 |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | cacheDataOut_B[3]                                |   ^   | cacheDataOut_B[3]               |            |       |   0.050 |   -0.830 | 
     | FE_PHC261_cacheDataOut_B_3_/A                    |   ^   | cacheDataOut_B[3]               | DLY1X1TS   | 0.000 |   0.050 |   -0.830 | 
     | FE_PHC261_cacheDataOut_B_3_/Y                    |   ^   | FE_PHN261_cacheDataOut_B_3_     | DLY1X1TS   | 0.341 |   0.391 |   -0.490 | 
     | FE_PHC254_cacheDataOut_B_3_/A                    |   ^   | FE_PHN261_cacheDataOut_B_3_     | CLKBUFX2TS | 0.000 |   0.391 |   -0.490 | 
     | FE_PHC254_cacheDataOut_B_3_/Y                    |   ^   | FE_PHN254_cacheDataOut_B_3_     | CLKBUFX2TS | 0.439 |   0.829 |   -0.051 | 
     | cacheController/U522/B1                          |   ^   | FE_PHN254_cacheDataOut_B_3_     | AO22X2TS   | 0.005 |   0.834 |   -0.046 | 
     | cacheController/U522/Y                           |   ^   | cacheController/N5376           | AO22X2TS   | 0.407 |   1.241 |    0.361 | 
     | cacheController/FE_PHC227_N5376/A                |   ^   | cacheController/N5376           | DLY3X4TS   | 0.000 |   1.241 |    0.361 | 
     | cacheController/FE_PHC227_N5376/Y                |   ^   | cacheController/FE_PHN227_N5376 | DLY3X4TS   | 1.025 |   2.266 |    1.386 | 
     | cacheController/dataOut_Concatenated_reg[0][3]/D |   ^   | cacheController/FE_PHN227_N5376 | TLATXLTS   | 0.000 |   2.266 |    1.386 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    0.880 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.889 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.266 | 
     | cacheController/dataOut_Concatenated_reg[0][3]/G |   v   | clk__L1_N0 | TLATXLTS    | 1.002 |   1.388 |    2.269 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin outSouth/read_reg_reg[1]/CKN 
Endpoint:   outSouth/read_reg_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset                      (v) triggered by  leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.053
+ Phase Shift                   0.000
= Required Time                 1.442
  Arrival Time                  2.331
  Slack Time                    0.889
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                            |       |                 |             |       |  Time   |   Time   | 
     |----------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | reset                      |   v   | reset           |             |       |   0.050 |   -0.839 | 
     | FE_PHC267_reset/A          |   v   | reset           | DLY2X1TS    | 0.000 |   0.050 |   -0.839 | 
     | FE_PHC267_reset/Y          |   v   | FE_PHN267_reset | DLY2X1TS    | 0.483 |   0.533 |   -0.356 | 
     | FE_PHC256_reset/A          |   v   | FE_PHN267_reset | CLKBUFX2TS  | 0.000 |   0.533 |   -0.356 | 
     | FE_PHC256_reset/Y          |   v   | FE_PHN256_reset | CLKBUFX2TS  | 0.290 |   0.823 |   -0.066 | 
     | FE_PHC231_reset/A          |   v   | FE_PHN256_reset | CLKBUFX16TS | 0.000 |   0.823 |   -0.066 | 
     | FE_PHC231_reset/Y          |   v   | FE_PHN231_reset | CLKBUFX16TS | 0.487 |   1.310 |    0.421 | 
     | outSouth/U955/A            |   v   | FE_PHN231_reset | INVX2TS     | 0.094 |   1.404 |    0.516 | 
     | outSouth/U955/Y            |   ^   | outSouth/n492   | INVX2TS     | 0.387 |   1.791 |    0.902 | 
     | outSouth/U980/A            |   ^   | outSouth/n492   | NAND2X1TS   | 0.000 |   1.791 |    0.902 | 
     | outSouth/U980/Y            |   v   | outSouth/n501   | NAND2X1TS   | 0.247 |   2.038 |    1.149 | 
     | outSouth/U984/B1           |   v   | outSouth/n501   | OAI22X1TS   | 0.000 |   2.038 |    1.149 | 
     | outSouth/U984/Y            |   ^   | outSouth/n1962  | OAI22X1TS   | 0.292 |   2.331 |    1.442 | 
     | outSouth/read_reg_reg[1]/D |   ^   | outSouth/n1962  | DFFNSRX1TS  | 0.000 |   2.331 |    1.442 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                              |       |            |             |       |  Time   |   Time   | 
     |------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                          |   ^   | clk        |             |       |   0.000 |    0.889 | 
     | clk__L1_I0/A                 |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.898 | 
     | clk__L1_I0/Y                 |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.275 | 
     | outSouth/read_reg_reg[1]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.277 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin cacheController/nextEmptyBuffer_reg[0]/CKN 
Endpoint:   cacheController/nextEmptyBuffer_reg[0]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: reset                                    (^) triggered by  leading 
edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.275
+ Phase Shift                   0.000
= Required Time                 1.114
  Arrival Time                  2.007
  Slack Time                    0.894
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                          |       |                       |             |       |  Time   |   Time   | 
     |------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                    |   ^   | reset                 |             |       |   0.050 |   -0.844 | 
     | FE_PHC267_reset/A                        |   ^   | reset                 | DLY2X1TS    | 0.000 |   0.050 |   -0.844 | 
     | FE_PHC267_reset/Y                        |   ^   | FE_PHN267_reset       | DLY2X1TS    | 0.522 |   0.572 |   -0.321 | 
     | FE_PHC256_reset/A                        |   ^   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.572 |   -0.321 | 
     | FE_PHC256_reset/Y                        |   ^   | FE_PHN256_reset       | CLKBUFX2TS  | 0.237 |   0.809 |   -0.084 | 
     | FE_PHC231_reset/A                        |   ^   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.809 |   -0.084 | 
     | FE_PHC231_reset/Y                        |   ^   | FE_PHN231_reset       | CLKBUFX16TS | 0.422 |   1.232 |    0.338 | 
     | cacheController/U691/B0                  |   ^   | FE_PHN231_reset       | AOI21X1TS   | 0.157 |   1.389 |    0.496 | 
     | cacheController/U691/Y                   |   v   | cacheController/n647  | AOI21X1TS   | 0.415 |   1.804 |    0.910 | 
     | cacheController/U692/A                   |   v   | cacheController/n647  | INVX2TS     | 0.000 |   1.804 |    0.910 | 
     | cacheController/U692/Y                   |   ^   | cacheController/n334  | INVX2TS     | 0.121 |   1.925 |    1.031 | 
     | cacheController/U693/C0                  |   ^   | cacheController/n334  | AOI211XLTS  | 0.000 |   1.925 |    1.031 | 
     | cacheController/U693/Y                   |   v   | cacheController/n1211 | AOI211XLTS  | 0.083 |   2.007 |    1.114 | 
     | cacheController/nextEmptyBuffer_reg[0]/D |   v   | cacheController/n1211 | DFFNSRX1TS  | 0.000 |   2.007 |    1.114 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                            |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                        |   ^   | clk        |             |       |   0.000 |    0.894 | 
     | clk__L1_I0/A                               |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.903 | 
     | clk__L1_I0/Y                               |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.280 | 
     | cacheController/nextEmptyBuffer_reg[0]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.282 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin outSouth/write_reg_reg[1]/CKN 
Endpoint:   outSouth/write_reg_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset                       (v) triggered by  leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.093
+ Phase Shift                   0.000
= Required Time                 1.481
  Arrival Time                  2.377
  Slack Time                    0.896
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                             |       |                 |             |       |  Time   |   Time   | 
     |-----------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | reset                       |   v   | reset           |             |       |   0.050 |   -0.845 | 
     | FE_PHC267_reset/A           |   v   | reset           | DLY2X1TS    | 0.000 |   0.050 |   -0.845 | 
     | FE_PHC267_reset/Y           |   v   | FE_PHN267_reset | DLY2X1TS    | 0.483 |   0.533 |   -0.363 | 
     | FE_PHC256_reset/A           |   v   | FE_PHN267_reset | CLKBUFX2TS  | 0.000 |   0.533 |   -0.363 | 
     | FE_PHC256_reset/Y           |   v   | FE_PHN256_reset | CLKBUFX2TS  | 0.290 |   0.823 |   -0.073 | 
     | FE_PHC231_reset/A           |   v   | FE_PHN256_reset | CLKBUFX16TS | 0.000 |   0.823 |   -0.073 | 
     | FE_PHC231_reset/Y           |   v   | FE_PHN231_reset | CLKBUFX16TS | 0.487 |   1.310 |    0.415 | 
     | outSouth/U102/B             |   v   | FE_PHN231_reset | NOR2XLTS    | 0.087 |   1.397 |    0.502 | 
     | outSouth/U102/Y             |   ^   | outSouth/n498   | NOR2XLTS    | 0.620 |   2.017 |    1.122 | 
     | outSouth/U134/A1            |   ^   | outSouth/n498   | AO22XLTS    | 0.000 |   2.017 |    1.122 | 
     | outSouth/U134/Y             |   ^   | outSouth/n1958  | AO22XLTS    | 0.360 |   2.377 |    1.481 | 
     | outSouth/write_reg_reg[1]/D |   ^   | outSouth/n1958  | DFFNSRX1TS  | 0.000 |   2.377 |    1.481 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                               |       |            |             |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                           |   ^   | clk        |             |       |   0.000 |    0.896 | 
     | clk__L1_I0/A                  |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.905 | 
     | clk__L1_I0/Y                  |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.282 | 
     | outSouth/write_reg_reg[1]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.284 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin outSouth/write_reg_reg[2]/CKN 
Endpoint:   outSouth/write_reg_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset                       (v) triggered by  leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.092
+ Phase Shift                   0.000
= Required Time                 1.480
  Arrival Time                  2.379
  Slack Time                    0.899
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                             |       |                 |             |       |  Time   |   Time   | 
     |-----------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | reset                       |   v   | reset           |             |       |   0.050 |   -0.849 | 
     | FE_PHC267_reset/A           |   v   | reset           | DLY2X1TS    | 0.000 |   0.050 |   -0.849 | 
     | FE_PHC267_reset/Y           |   v   | FE_PHN267_reset | DLY2X1TS    | 0.483 |   0.533 |   -0.367 | 
     | FE_PHC256_reset/A           |   v   | FE_PHN267_reset | CLKBUFX2TS  | 0.000 |   0.533 |   -0.367 | 
     | FE_PHC256_reset/Y           |   v   | FE_PHN256_reset | CLKBUFX2TS  | 0.290 |   0.822 |   -0.077 | 
     | FE_PHC231_reset/A           |   v   | FE_PHN256_reset | CLKBUFX16TS | 0.000 |   0.822 |   -0.077 | 
     | FE_PHC231_reset/Y           |   v   | FE_PHN231_reset | CLKBUFX16TS | 0.487 |   1.310 |    0.411 | 
     | outSouth/U102/B             |   v   | FE_PHN231_reset | NOR2XLTS    | 0.087 |   1.397 |    0.498 | 
     | outSouth/U102/Y             |   ^   | outSouth/n498   | NOR2XLTS    | 0.620 |   2.017 |    1.118 | 
     | outSouth/U132/A1            |   ^   | outSouth/n498   | AO22XLTS    | 0.000 |   2.017 |    1.118 | 
     | outSouth/U132/Y             |   ^   | outSouth/n1959  | AO22XLTS    | 0.362 |   2.379 |    1.480 | 
     | outSouth/write_reg_reg[2]/D |   ^   | outSouth/n1959  | DFFNSRX1TS  | 0.000 |   2.379 |    1.480 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                               |       |            |             |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                           |   ^   | clk        |             |       |   0.000 |    0.899 | 
     | clk__L1_I0/A                  |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.908 | 
     | clk__L1_I0/Y                  |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.285 | 
     | outSouth/write_reg_reg[2]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.288 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin cacheController/dataOut_Concatenated_reg[0][2]/
G 
Endpoint:   cacheController/dataOut_Concatenated_reg[0][2]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheDataOut_B[2]                                (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 1.392
  Arrival Time                  2.293
  Slack Time                    0.901
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                 |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | cacheDataOut_B[2]                                |   ^   | cacheDataOut_B[2]               |            |       |   0.050 |   -0.851 | 
     | FE_PHC268_cacheDataOut_B_2_/A                    |   ^   | cacheDataOut_B[2]               | DLY2X1TS   | 0.001 |   0.051 |   -0.850 | 
     | FE_PHC268_cacheDataOut_B_2_/Y                    |   ^   | FE_PHN268_cacheDataOut_B_2_     | DLY2X1TS   | 0.528 |   0.579 |   -0.322 | 
     | FE_PHC255_cacheDataOut_B_2_/A                    |   ^   | FE_PHN268_cacheDataOut_B_2_     | CLKBUFX2TS | 0.000 |   0.579 |   -0.322 | 
     | FE_PHC255_cacheDataOut_B_2_/Y                    |   ^   | FE_PHN255_cacheDataOut_B_2_     | CLKBUFX2TS | 0.340 |   0.919 |    0.018 | 
     | cacheController/U521/B1                          |   ^   | FE_PHN255_cacheDataOut_B_2_     | AO22X2TS   | 0.004 |   0.923 |    0.022 | 
     | cacheController/U521/Y                           |   ^   | cacheController/N5375           | AO22X2TS   | 0.374 |   1.297 |    0.396 | 
     | cacheController/FE_PHC226_N5375/A                |   ^   | cacheController/N5375           | DLY3X4TS   | 0.000 |   1.297 |    0.396 | 
     | cacheController/FE_PHC226_N5375/Y                |   ^   | cacheController/FE_PHN226_N5375 | DLY3X4TS   | 0.995 |   2.293 |    1.392 | 
     | cacheController/dataOut_Concatenated_reg[0][2]/D |   ^   | cacheController/FE_PHN226_N5375 | TLATXLTS   | 0.000 |   2.293 |    1.392 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    0.901 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.910 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.287 | 
     | cacheController/dataOut_Concatenated_reg[0][2]/G |   v   | clk__L1_N0 | TLATXLTS    | 1.002 |   1.388 |    2.290 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin cacheController/dataOut_Concatenated_reg[0][4]/
G 
Endpoint:   cacheController/dataOut_Concatenated_reg[0][4]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheDataOut_B[4]                                (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.001
+ Phase Shift                   0.000
= Required Time                 1.388
  Arrival Time                  2.294
  Slack Time                    0.906
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                 |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | cacheDataOut_B[4]                                |   ^   | cacheDataOut_B[4]               |            |       |   0.050 |   -0.856 | 
     | FE_PHC260_cacheDataOut_B_4_/A                    |   ^   | cacheDataOut_B[4]               | DLY2X1TS   | 0.000 |   0.050 |   -0.856 | 
     | FE_PHC260_cacheDataOut_B_4_/Y                    |   ^   | FE_PHN260_cacheDataOut_B_4_     | DLY2X1TS   | 0.511 |   0.561 |   -0.346 | 
     | FE_PHC250_cacheDataOut_B_4_/A                    |   ^   | FE_PHN260_cacheDataOut_B_4_     | CLKBUFX2TS | 0.000 |   0.561 |   -0.346 | 
     | FE_PHC250_cacheDataOut_B_4_/Y                    |   ^   | FE_PHN250_cacheDataOut_B_4_     | CLKBUFX2TS | 0.362 |   0.922 |    0.016 | 
     | cacheController/U793/B1                          |   ^   | FE_PHN250_cacheDataOut_B_4_     | AO22X1TS   | 0.004 |   0.926 |    0.020 | 
     | cacheController/U793/Y                           |   ^   | cacheController/N5377           | AO22X1TS   | 0.463 |   1.389 |    0.483 | 
     | cacheController/FE_PHC230_N5377/A                |   ^   | cacheController/N5377           | DLY3X1TS   | 0.000 |   1.389 |    0.483 | 
     | cacheController/FE_PHC230_N5377/Y                |   ^   | cacheController/FE_PHN230_N5377 | DLY3X1TS   | 0.905 |   2.294 |    1.388 | 
     | cacheController/dataOut_Concatenated_reg[0][4]/D |   ^   | cacheController/FE_PHN230_N5377 | TLATXLTS   | 0.000 |   2.294 |    1.388 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    0.906 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.915 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.292 | 
     | cacheController/dataOut_Concatenated_reg[0][4]/G |   v   | clk__L1_N0 | TLATXLTS    | 1.002 |   1.388 |    2.295 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin outSouth/full_reg_reg/CKN 
Endpoint:   outSouth/full_reg_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.090
+ Phase Shift                   0.000
= Required Time                 1.479
  Arrival Time                  2.386
  Slack Time                    0.907
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                         |       |                 |             |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | reset                   |   v   | reset           |             |       |   0.050 |   -0.857 | 
     | FE_PHC267_reset/A       |   v   | reset           | DLY2X1TS    | 0.000 |   0.050 |   -0.857 | 
     | FE_PHC267_reset/Y       |   v   | FE_PHN267_reset | DLY2X1TS    | 0.483 |   0.533 |   -0.375 | 
     | FE_PHC256_reset/A       |   v   | FE_PHN267_reset | CLKBUFX2TS  | 0.000 |   0.533 |   -0.375 | 
     | FE_PHC256_reset/Y       |   v   | FE_PHN256_reset | CLKBUFX2TS  | 0.290 |   0.823 |   -0.085 | 
     | FE_PHC231_reset/A       |   v   | FE_PHN256_reset | CLKBUFX16TS | 0.000 |   0.823 |   -0.085 | 
     | FE_PHC231_reset/Y       |   v   | FE_PHN231_reset | CLKBUFX16TS | 0.487 |   1.310 |    0.403 | 
     | outSouth/U955/A         |   v   | FE_PHN231_reset | INVX2TS     | 0.094 |   1.404 |    0.497 | 
     | outSouth/U955/Y         |   ^   | outSouth/n492   | INVX2TS     | 0.387 |   1.791 |    0.884 | 
     | outSouth/U956/A         |   ^   | outSouth/n492   | NAND2X1TS   | 0.000 |   1.791 |    0.884 | 
     | outSouth/U956/Y         |   v   | outSouth/n503   | NAND2X1TS   | 0.269 |   2.060 |    1.153 | 
     | outSouth/U979/B1        |   v   | outSouth/n503   | OAI2BB2XLTS | 0.000 |   2.060 |    1.153 | 
     | outSouth/U979/Y         |   ^   | outSouth/N2624  | OAI2BB2XLTS | 0.326 |   2.386 |    1.479 | 
     | outSouth/full_reg_reg/D |   ^   | outSouth/N2624  | DFFNSRX1TS  | 0.000 |   2.386 |    1.479 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                           |       |            |             |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                       |   ^   | clk        |             |       |   0.000 |    0.907 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.916 | 
     | clk__L1_I0/Y              |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.293 | 
     | outSouth/full_reg_reg/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.296 | 
     +-------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin outWest/read_reg_reg[2]/CKN 
Endpoint:   outWest/read_reg_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset                     (v) triggered by  leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 1.467
  Arrival Time                  2.385
  Slack Time                    0.918
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                           |       |                 |             |       |  Time   |   Time   | 
     |---------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | reset                     |   v   | reset           |             |       |   0.050 |   -0.868 | 
     | FE_PHC267_reset/A         |   v   | reset           | DLY2X1TS    | 0.000 |   0.050 |   -0.868 | 
     | FE_PHC267_reset/Y         |   v   | FE_PHN267_reset | DLY2X1TS    | 0.483 |   0.533 |   -0.385 | 
     | FE_PHC256_reset/A         |   v   | FE_PHN267_reset | CLKBUFX2TS  | 0.000 |   0.533 |   -0.385 | 
     | FE_PHC256_reset/Y         |   v   | FE_PHN256_reset | CLKBUFX2TS  | 0.290 |   0.822 |   -0.095 | 
     | FE_PHC231_reset/A         |   v   | FE_PHN256_reset | CLKBUFX16TS | 0.000 |   0.822 |   -0.095 | 
     | FE_PHC231_reset/Y         |   v   | FE_PHN231_reset | CLKBUFX16TS | 0.487 |   1.310 |    0.392 | 
     | outWest/U29/A             |   v   | FE_PHN231_reset | INVX2TS     | 0.248 |   1.558 |    0.640 | 
     | outWest/U29/Y             |   ^   | outWest/n494    | INVX2TS     | 0.355 |   1.914 |    0.996 | 
     | outWest/U981/A            |   ^   | outWest/n494    | NAND2X1TS   | 0.000 |   1.914 |    0.996 | 
     | outWest/U981/Y            |   v   | outWest/n503    | NAND2X1TS   | 0.229 |   2.142 |    1.224 | 
     | outWest/U984/B1           |   v   | outWest/n503    | OAI22X1TS   | 0.000 |   2.142 |    1.224 | 
     | outWest/U984/Y            |   ^   | outWest/n1969   | OAI22X1TS   | 0.243 |   2.385 |    1.467 | 
     | outWest/read_reg_reg[2]/D |   ^   | outWest/n1969   | DFFNSRX1TS  | 0.000 |   2.385 |    1.467 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                             |       |            |             |       |  Time   |   Time   | 
     |-----------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                         |   ^   | clk        |             |       |   0.000 |    0.918 | 
     | clk__L1_I0/A                |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.927 | 
     | clk__L1_I0/Y                |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.304 | 
     | outWest/read_reg_reg[2]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.306 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin outWest/read_reg_reg[1]/CKN 
Endpoint:   outWest/read_reg_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset                     (v) triggered by  leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 1.466
  Arrival Time                  2.388
  Slack Time                    0.922
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                           |       |                 |             |       |  Time   |   Time   | 
     |---------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | reset                     |   v   | reset           |             |       |   0.050 |   -0.872 | 
     | FE_PHC267_reset/A         |   v   | reset           | DLY2X1TS    | 0.000 |   0.050 |   -0.872 | 
     | FE_PHC267_reset/Y         |   v   | FE_PHN267_reset | DLY2X1TS    | 0.483 |   0.533 |   -0.389 | 
     | FE_PHC256_reset/A         |   v   | FE_PHN267_reset | CLKBUFX2TS  | 0.000 |   0.533 |   -0.389 | 
     | FE_PHC256_reset/Y         |   v   | FE_PHN256_reset | CLKBUFX2TS  | 0.290 |   0.822 |   -0.099 | 
     | FE_PHC231_reset/A         |   v   | FE_PHN256_reset | CLKBUFX16TS | 0.000 |   0.822 |   -0.099 | 
     | FE_PHC231_reset/Y         |   v   | FE_PHN231_reset | CLKBUFX16TS | 0.487 |   1.310 |    0.388 | 
     | outWest/U29/A             |   v   | FE_PHN231_reset | INVX2TS     | 0.248 |   1.558 |    0.636 | 
     | outWest/U29/Y             |   ^   | outWest/n494    | INVX2TS     | 0.355 |   1.914 |    0.992 | 
     | outWest/U981/A            |   ^   | outWest/n494    | NAND2X1TS   | 0.000 |   1.914 |    0.992 | 
     | outWest/U981/Y            |   v   | outWest/n503    | NAND2X1TS   | 0.229 |   2.142 |    1.220 | 
     | outWest/U985/B1           |   v   | outWest/n503    | OAI22X1TS   | 0.000 |   2.142 |    1.220 | 
     | outWest/U985/Y            |   ^   | outWest/n1970   | OAI22X1TS   | 0.245 |   2.388 |    1.466 | 
     | outWest/read_reg_reg[1]/D |   ^   | outWest/n1970   | DFFNSRX1TS  | 0.000 |   2.388 |    1.466 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                             |       |            |             |       |  Time   |   Time   | 
     |-----------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                         |   ^   | clk        |             |       |   0.000 |    0.922 | 
     | clk__L1_I0/A                |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.931 | 
     | clk__L1_I0/Y                |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.308 | 
     | outWest/read_reg_reg[1]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.310 | 
     +---------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin cacheController/dataOut_Concatenated_reg[0][5]/
G 
Endpoint:   cacheController/dataOut_Concatenated_reg[0][5]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheDataOut_B[5]                                (^) triggered by  
leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                         -0.006
+ Phase Shift                   0.000
= Required Time                 1.382
  Arrival Time                  2.323
  Slack Time                    0.940
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                                  |       |                                 |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | cacheDataOut_B[5]                                |   ^   | cacheDataOut_B[5]               |            |       |   0.050 |   -0.890 | 
     | FE_PHC258_cacheDataOut_B_5_/A                    |   ^   | cacheDataOut_B[5]               | DLY2X1TS   | 0.000 |   0.050 |   -0.890 | 
     | FE_PHC258_cacheDataOut_B_5_/Y                    |   ^   | FE_PHN258_cacheDataOut_B_5_     | DLY2X1TS   | 0.523 |   0.573 |   -0.367 | 
     | FE_PHC252_cacheDataOut_B_5_/A                    |   ^   | FE_PHN258_cacheDataOut_B_5_     | CLKBUFX2TS | 0.000 |   0.573 |   -0.367 | 
     | FE_PHC252_cacheDataOut_B_5_/Y                    |   ^   | FE_PHN252_cacheDataOut_B_5_     | CLKBUFX2TS | 0.394 |   0.967 |    0.027 | 
     | cacheController/U794/B1                          |   ^   | FE_PHN252_cacheDataOut_B_5_     | AO22X1TS   | 0.006 |   0.973 |    0.033 | 
     | cacheController/U794/Y                           |   ^   | cacheController/FE_PHN229_N5378 | AO22X1TS   | 0.446 |   1.419 |    0.479 | 
     | cacheController/FE_PHC229_N5378/A                |   ^   | cacheController/FE_PHN229_N5378 | DLY3X1TS   | 0.000 |   1.419 |    0.479 | 
     | cacheController/FE_PHC229_N5378/Y                |   ^   | cacheController/N5378           | DLY3X1TS   | 0.904 |   2.323 |    1.382 | 
     | cacheController/dataOut_Concatenated_reg[0][5]/D |   ^   | cacheController/N5378           | TLATXLTS   | 0.000 |   2.323 |    1.382 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |            |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |             |       |   0.000 |    0.940 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.949 | 
     | clk__L1_I0/Y                                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.326 | 
     | cacheController/dataOut_Concatenated_reg[0][5]/G |   v   | clk__L1_N0 | TLATXLTS    | 1.002 |   1.388 |    2.329 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin cacheController/prevMemRead_A_reg/CKN 
Endpoint:   cacheController/prevMemRead_A_reg/D (^) checked with  leading edge 
of 'clk'
Beginpoint: cacheController/isWrite_reg[0]/Q    (v) triggered by  leading edge 
of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.039
+ Phase Shift                   0.000
= Required Time                 1.427
  Arrival Time                  2.369
  Slack Time                    0.941
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |            Net             |    Cell     | Delay | Arrival | Required | 
     |                                     |       |                            |             |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------+-------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                        |             |       |   0.000 |   -0.941 | 
     | clk__L1_I0/A                        |   ^   | clk                        | CLKINVX16TS | 0.009 |   0.009 |   -0.932 | 
     | clk__L1_I0/Y                        |   v   | clk__L1_N0                 | CLKINVX16TS | 0.377 |   0.386 |   -0.555 | 
     | cacheController/isWrite_reg[0]/CKN  |   v   | clk__L1_N0                 | DFFNSRX1TS  | 1.002 |   1.388 |    0.447 | 
     | cacheController/isWrite_reg[0]/Q    |   v   | cacheController/isWrite[0] | DFFNSRX1TS  | 0.730 |   2.118 |    1.177 | 
     | cacheController/U945/A0             |   v   | cacheController/isWrite[0] | OAI22X1TS   | 0.000 |   2.118 |    1.177 | 
     | cacheController/U945/Y              |   ^   | cacheController/n1203      | OAI22X1TS   | 0.250 |   2.369 |    1.427 | 
     | cacheController/prevMemRead_A_reg/D |   ^   | cacheController/n1203      | DFFNSRX1TS  | 0.000 |   2.369 |    1.427 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                       |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                   |   ^   | clk        |             |       |   0.000 |    0.942 | 
     | clk__L1_I0/A                          |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.951 | 
     | clk__L1_I0/Y                          |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.328 | 
     | cacheController/prevMemRead_A_reg/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.330 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin outNorth/read_reg_reg[2]/CKN 
Endpoint:   outNorth/read_reg_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset                      (v) triggered by  leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.078
+ Phase Shift                   0.000
= Required Time                 1.466
  Arrival Time                  2.438
  Slack Time                    0.972
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                            |       |                 |             |       |  Time   |   Time   | 
     |----------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | reset                      |   v   | reset           |             |       |   0.050 |   -0.922 | 
     | FE_PHC267_reset/A          |   v   | reset           | DLY2X1TS    | 0.000 |   0.050 |   -0.922 | 
     | FE_PHC267_reset/Y          |   v   | FE_PHN267_reset | DLY2X1TS    | 0.483 |   0.533 |   -0.439 | 
     | FE_PHC256_reset/A          |   v   | FE_PHN267_reset | CLKBUFX2TS  | 0.000 |   0.533 |   -0.439 | 
     | FE_PHC256_reset/Y          |   v   | FE_PHN256_reset | CLKBUFX2TS  | 0.290 |   0.822 |   -0.149 | 
     | FE_PHC231_reset/A          |   v   | FE_PHN256_reset | CLKBUFX16TS | 0.000 |   0.822 |   -0.149 | 
     | FE_PHC231_reset/Y          |   v   | FE_PHN231_reset | CLKBUFX16TS | 0.487 |   1.310 |    0.338 | 
     | outNorth/U964/A            |   v   | FE_PHN231_reset | INVX2TS     | 0.250 |   1.560 |    0.588 | 
     | outNorth/U964/Y            |   ^   | outNorth/n496   | INVX2TS     | 0.386 |   1.946 |    0.975 | 
     | outNorth/U987/A            |   ^   | outNorth/n496   | NAND2X1TS   | 0.000 |   1.946 |    0.975 | 
     | outNorth/U987/Y            |   v   | outNorth/n505   | NAND2X1TS   | 0.243 |   2.189 |    1.217 | 
     | outNorth/U990/B1           |   v   | outNorth/n505   | OAI22X1TS   | 0.000 |   2.189 |    1.217 | 
     | outNorth/U990/Y            |   ^   | outNorth/n1331  | OAI22X1TS   | 0.249 |   2.438 |    1.466 | 
     | outNorth/read_reg_reg[2]/D |   ^   | outNorth/n1331  | DFFNSRX1TS  | 0.000 |   2.438 |    1.466 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                              |       |            |             |       |  Time   |   Time   | 
     |------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                          |   ^   | clk        |             |       |   0.000 |    0.972 | 
     | clk__L1_I0/A                 |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.981 | 
     | clk__L1_I0/Y                 |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.358 | 
     | outNorth/read_reg_reg[2]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.360 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin outSouth/write_reg_reg[0]/CKN 
Endpoint:   outSouth/write_reg_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset                       (v) triggered by  leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.060
+ Phase Shift                   0.000
= Required Time                 1.449
  Arrival Time                  2.429
  Slack Time                    0.980
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                             |       |                 |             |       |  Time   |   Time   | 
     |-----------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | reset                       |   v   | reset           |             |       |   0.050 |   -0.930 | 
     | FE_PHC267_reset/A           |   v   | reset           | DLY2X1TS    | 0.000 |   0.050 |   -0.930 | 
     | FE_PHC267_reset/Y           |   v   | FE_PHN267_reset | DLY2X1TS    | 0.483 |   0.533 |   -0.447 | 
     | FE_PHC256_reset/A           |   v   | FE_PHN267_reset | CLKBUFX2TS  | 0.000 |   0.533 |   -0.447 | 
     | FE_PHC256_reset/Y           |   v   | FE_PHN256_reset | CLKBUFX2TS  | 0.290 |   0.823 |   -0.157 | 
     | FE_PHC231_reset/A           |   v   | FE_PHN256_reset | CLKBUFX16TS | 0.000 |   0.823 |   -0.157 | 
     | FE_PHC231_reset/Y           |   v   | FE_PHN231_reset | CLKBUFX16TS | 0.487 |   1.310 |    0.330 | 
     | outSouth/U102/B             |   v   | FE_PHN231_reset | NOR2XLTS    | 0.087 |   1.397 |    0.417 | 
     | outSouth/U102/Y             |   ^   | outSouth/n498   | NOR2XLTS    | 0.620 |   2.017 |    1.037 | 
     | outSouth/U133/A1            |   ^   | outSouth/n498   | AO22XLTS    | 0.000 |   2.017 |    1.037 | 
     | outSouth/U133/Y             |   ^   | outSouth/n1957  | AO22XLTS    | 0.412 |   2.429 |    1.449 | 
     | outSouth/write_reg_reg[0]/D |   ^   | outSouth/n1957  | DFFNSRX1TS  | 0.000 |   2.429 |    1.449 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                               |       |            |             |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                           |   ^   | clk        |             |       |   0.000 |    0.980 | 
     | clk__L1_I0/A                  |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.989 | 
     | clk__L1_I0/Y                  |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.366 | 
     | outSouth/write_reg_reg[0]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.389 |    2.368 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin inWest/memRead_reg/CK 
Endpoint:   inWest/memRead_reg/D (^) checked with trailing edge of 'clk'
Beginpoint: inWest/memRead_reg/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          7.335
+ Hold                         -0.104
+ Phase Shift                   0.000
= Required Time                 7.231
  Arrival Time                  8.215
  Slack Time                    0.984
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |              |             |       |  Time   |   Time   | 
     |-----------------------+-------+--------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk          |             |       |   6.000 |    5.016 | 
     | clk__L1_I0/A          |   v   | clk          | CLKINVX16TS | 0.009 |   6.009 |    5.025 | 
     | clk__L1_I0/Y          |   ^   | clk__L1_N0   | CLKINVX16TS | 0.324 |   6.332 |    5.348 | 
     | inWest/memRead_reg/CK |   ^   | clk__L1_N0   | DFFQX1TS    | 1.002 |   7.335 |    6.351 | 
     | inWest/memRead_reg/Q  |   ^   | memRead_WEST | DFFQX1TS    | 0.624 |   7.958 |    6.974 | 
     | inWest/U22/B0         |   ^   | memRead_WEST | AO22XLTS    | 0.000 |   7.958 |    6.974 | 
     | inWest/U22/Y          |   ^   | inWest/n19   | AO22XLTS    | 0.257 |   8.215 |    7.231 | 
     | inWest/memRead_reg/D  |   ^   | inWest/n19   | DFFQX1TS    | 0.000 |   8.215 |    7.231 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |   6.000 |    6.984 | 
     | clk__L1_I0/A          |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |    6.993 | 
     | clk__L1_I0/Y          |   ^   | clk__L1_N0 | CLKINVX16TS | 0.324 |   6.332 |    7.317 | 
     | inWest/memRead_reg/CK |   ^   | clk__L1_N0 | DFFQX1TS    | 1.002 |   7.335 |    8.319 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin outNorth/read_reg_reg[1]/CKN 
Endpoint:   outNorth/read_reg_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset                      (v) triggered by  leading edge of 'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.073
+ Phase Shift                   0.000
= Required Time                 1.461
  Arrival Time                  2.446
  Slack Time                    0.984
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                            |       |                 |             |       |  Time   |   Time   | 
     |----------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | reset                      |   v   | reset           |             |       |   0.050 |   -0.934 | 
     | FE_PHC267_reset/A          |   v   | reset           | DLY2X1TS    | 0.000 |   0.050 |   -0.934 | 
     | FE_PHC267_reset/Y          |   v   | FE_PHN267_reset | DLY2X1TS    | 0.483 |   0.533 |   -0.452 | 
     | FE_PHC256_reset/A          |   v   | FE_PHN267_reset | CLKBUFX2TS  | 0.000 |   0.533 |   -0.452 | 
     | FE_PHC256_reset/Y          |   v   | FE_PHN256_reset | CLKBUFX2TS  | 0.290 |   0.822 |   -0.162 | 
     | FE_PHC231_reset/A          |   v   | FE_PHN256_reset | CLKBUFX16TS | 0.000 |   0.822 |   -0.162 | 
     | FE_PHC231_reset/Y          |   v   | FE_PHN231_reset | CLKBUFX16TS | 0.487 |   1.310 |    0.326 | 
     | outNorth/U964/A            |   v   | FE_PHN231_reset | INVX2TS     | 0.250 |   1.560 |    0.575 | 
     | outNorth/U964/Y            |   ^   | outNorth/n496   | INVX2TS     | 0.386 |   1.946 |    0.962 | 
     | outNorth/U987/A            |   ^   | outNorth/n496   | NAND2X1TS   | 0.000 |   1.946 |    0.962 | 
     | outNorth/U987/Y            |   v   | outNorth/n505   | NAND2X1TS   | 0.243 |   2.189 |    1.204 | 
     | outNorth/U991/B1           |   v   | outNorth/n505   | OAI22X1TS   | 0.000 |   2.189 |    1.204 | 
     | outNorth/U991/Y            |   ^   | outNorth/n1330  | OAI22X1TS   | 0.257 |   2.446 |    1.461 | 
     | outNorth/read_reg_reg[1]/D |   ^   | outNorth/n1330  | DFFNSRX1TS  | 0.000 |   2.446 |    1.461 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                              |       |            |             |       |  Time   |   Time   | 
     |------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                          |   ^   | clk        |             |       |   0.000 |    0.984 | 
     | clk__L1_I0/A                 |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.993 | 
     | clk__L1_I0/Y                 |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.371 | 
     | outNorth/read_reg_reg[1]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.373 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin cacheController/memWrite_A_reg/CKN 
Endpoint:   cacheController/memWrite_A_reg/D (^) checked with  leading edge of 
'clk'
Beginpoint: reset                            (^) triggered by  leading edge of 
'clk'
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.087
+ Phase Shift                   0.000
= Required Time                 1.476
  Arrival Time                  2.469
  Slack Time                    0.993
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell     | Delay | Arrival | Required | 
     |                                  |       |                                |             |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+-------------+-------+---------+----------| 
     | reset                            |   ^   | reset                          |             |       |   0.050 |   -0.943 | 
     | FE_PHC267_reset/A                |   ^   | reset                          | DLY2X1TS    | 0.000 |   0.050 |   -0.943 | 
     | FE_PHC267_reset/Y                |   ^   | FE_PHN267_reset                | DLY2X1TS    | 0.522 |   0.572 |   -0.421 | 
     | FE_PHC256_reset/A                |   ^   | FE_PHN267_reset                | CLKBUFX2TS  | 0.000 |   0.572 |   -0.421 | 
     | FE_PHC256_reset/Y                |   ^   | FE_PHN256_reset                | CLKBUFX2TS  | 0.237 |   0.809 |   -0.184 | 
     | FE_PHC231_reset/A                |   ^   | FE_PHN256_reset                | CLKBUFX16TS | 0.000 |   0.809 |   -0.184 | 
     | FE_PHC231_reset/Y                |   ^   | FE_PHN231_reset                | CLKBUFX16TS | 0.422 |   1.232 |    0.239 | 
     | cacheController/U142/A           |   ^   | FE_PHN231_reset                | OR2X1TS     | 0.137 |   1.369 |    0.376 | 
     | cacheController/U142/Y           |   ^   | cacheController/n15            | OR2X1TS     | 0.462 |   1.831 |    0.838 | 
     | cacheController/FE_DBTC186_n15/A |   ^   | cacheController/n15            | INVX2TS     | 0.000 |   1.831 |    0.838 | 
     | cacheController/FE_DBTC186_n15/Y |   v   | cacheController/FE_DBTN186_n15 | INVX2TS     | 0.290 |   2.122 |    1.129 | 
     | cacheController/U978/B0          |   v   | cacheController/FE_DBTN186_n15 | OAI2BB2XLTS | 0.003 |   2.125 |    1.132 | 
     | cacheController/U978/Y           |   ^   | cacheController/n1181          | OAI2BB2XLTS | 0.343 |   2.469 |    1.476 | 
     | cacheController/memWrite_A_reg/D |   ^   | cacheController/n1181          | DFFNSRX1TS  | 0.000 |   2.469 |    1.476 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                    |       |            |             |       |  Time   |   Time   | 
     |------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                |   ^   | clk        |             |       |   0.000 |    0.993 | 
     | clk__L1_I0/A                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.002 | 
     | clk__L1_I0/Y                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.379 | 
     | cacheController/memWrite_A_reg/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.382 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin outEast/readOutbuffer_reg[0]/CKN 
Endpoint:   outEast/readOutbuffer_reg[0]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outEast/readOutbuffer_reg[0]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.103
+ Phase Shift                   0.000
= Required Time                 1.491
  Arrival Time                  2.493
  Slack Time                    1.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                  |       |               |             |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk           |             |       |   0.000 |   -1.002 | 
     | clk__L1_I0/A                     |   ^   | clk           | CLKINVX16TS | 0.009 |   0.009 |   -0.993 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0    | CLKINVX16TS | 0.377 |   0.386 |   -0.616 | 
     | outEast/readOutbuffer_reg[0]/CKN |   v   | clk__L1_N0    | DFFNSRX1TS  | 1.002 |   1.388 |    0.387 | 
     | outEast/readOutbuffer_reg[0]/QN  |   v   | outEast/n1946 | DFFNSRX1TS  | 0.990 |   2.379 |    1.377 | 
     | outEast/U1805/B1                 |   v   | outEast/n1946 | AOI32X1TS   | 0.000 |   2.379 |    1.377 | 
     | outEast/U1805/Y                  |   ^   | outEast/n2073 | AOI32X1TS   | 0.114 |   2.493 |    1.491 | 
     | outEast/readOutbuffer_reg[0]/D   |   ^   | outEast/n2073 | DFFNSRX1TS  | 0.000 |   2.493 |    1.491 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                  |       |            |             |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk        |             |       |   0.000 |    1.002 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.011 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.388 | 
     | outEast/readOutbuffer_reg[0]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.389 |    2.390 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin outNorth/write_reg_reg[2]/CKN 
Endpoint:   outNorth/write_reg_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: outNorth/write_reg_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.100
+ Phase Shift                   0.000
= Required Time                 1.488
  Arrival Time                  2.493
  Slack Time                    1.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                               |       |                |             |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                           |   ^   | clk            |             |       |   0.000 |   -1.005 | 
     | clk__L1_I0/A                  |   ^   | clk            | CLKINVX16TS | 0.009 |   0.009 |   -0.996 | 
     | clk__L1_I0/Y                  |   v   | clk__L1_N0     | CLKINVX16TS | 0.377 |   0.386 |   -0.619 | 
     | outNorth/write_reg_reg[2]/CKN |   v   | clk__L1_N0     | DFFNSRX1TS  | 1.002 |   1.388 |    0.384 | 
     | outNorth/write_reg_reg[2]/Q   |   ^   | outNorth/n1959 | DFFNSRX1TS  | 0.862 |   2.251 |    1.246 | 
     | outNorth/U135/A0              |   ^   | outNorth/n1959 | AO22XLTS    | 0.000 |   2.251 |    1.246 | 
     | outNorth/U135/Y               |   ^   | outNorth/n1333 | AO22XLTS    | 0.242 |   2.493 |    1.488 | 
     | outNorth/write_reg_reg[2]/D   |   ^   | outNorth/n1333 | DFFNSRX1TS  | 0.000 |   2.493 |    1.488 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                               |       |            |             |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                           |   ^   | clk        |             |       |   0.000 |    1.005 | 
     | clk__L1_I0/A                  |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.014 | 
     | clk__L1_I0/Y                  |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.391 | 
     | outNorth/write_reg_reg[2]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.393 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin outWest/write_reg_reg[2]/CKN 
Endpoint:   outWest/write_reg_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: outWest/write_reg_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.093
+ Phase Shift                   0.000
= Required Time                 1.482
  Arrival Time                  2.489
  Slack Time                    1.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                              |       |               |             |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                          |   ^   | clk           |             |       |   0.000 |   -1.008 | 
     | clk__L1_I0/A                 |   ^   | clk           | CLKINVX16TS | 0.009 |   0.009 |   -0.999 | 
     | clk__L1_I0/Y                 |   v   | clk__L1_N0    | CLKINVX16TS | 0.377 |   0.386 |   -0.621 | 
     | outWest/write_reg_reg[2]/CKN |   v   | clk__L1_N0    | DFFNSRX1TS  | 1.002 |   1.388 |    0.381 | 
     | outWest/write_reg_reg[2]/Q   |   ^   | outWest/n1951 | DFFNSRX1TS  | 0.852 |   2.240 |    1.233 | 
     | outWest/U139/A0              |   ^   | outWest/n1951 | AO22XLTS    | 0.000 |   2.240 |    1.233 | 
     | outWest/U139/Y               |   ^   | outWest/n1967 | AO22XLTS    | 0.249 |   2.489 |    1.482 | 
     | outWest/write_reg_reg[2]/D   |   ^   | outWest/n1967 | DFFNSRX1TS  | 0.000 |   2.489 |    1.482 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                              |       |            |             |       |  Time   |   Time   | 
     |------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                          |   ^   | clk        |             |       |   0.000 |    1.008 | 
     | clk__L1_I0/A                 |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.017 | 
     | clk__L1_I0/Y                 |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.394 | 
     | outWest/write_reg_reg[2]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.389 |    2.396 | 
     +----------------------------------------------------------------------------------------------+ 

