--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/depo/shared/progs/Xilinx/12.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 5 -n 3 -fastpaths -xml Board232.twx Board232.ncd -o Board232.twr
Board232.pcf -ucf Board232.ucf

Design file:              Board232.ncd
Physical constraint file: Board232.pcf
Device,package,speed:     xc3s250e,cp132,-5 (PRODUCTION 1.27 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sw<0>
------------+------------+------------+-----------------------+--------+
            |Max Setup to|Max Hold to |                       | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)      | Phase  |
------------+------------+------------+-----------------------+--------+
sw<4>       |    1.826(F)|    0.898(F)|INSTANCE/Cond_1_not0001|   0.000|
            |    3.775(F)|    2.763(F)|INSTANCE/mux0000_or0000|   0.000|
sw<5>       |    1.569(F)|    1.139(F)|INSTANCE/Cond_1_not0001|   0.000|
            |    3.556(F)|    1.799(F)|INSTANCE/mux0000_or0000|   0.000|
sw<6>       |    1.247(F)|    0.816(F)|INSTANCE/Cond_1_not0001|   0.000|
            |    3.860(F)|    1.903(F)|INSTANCE/mux0000_or0000|   0.000|
sw<7>       |    1.251(F)|    2.671(F)|INSTANCE/Cond_1_not0001|   0.000|
            |    2.882(F)|    2.185(F)|INSTANCE/mux0000_or0000|   0.000|
------------+------------+------------+-----------------------+--------+

Setup/Hold to clock sw<1>
------------+------------+------------+-----------------------+--------+
            |Max Setup to|Max Hold to |                       | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)      | Phase  |
------------+------------+------------+-----------------------+--------+
sw<4>       |    2.519(F)|    0.032(F)|INSTANCE/Cond_1_not0001|   0.000|
            |    3.439(F)|    3.183(F)|INSTANCE/mux0000_or0000|   0.000|
sw<5>       |    2.262(F)|    0.273(F)|INSTANCE/Cond_1_not0001|   0.000|
            |    3.220(F)|    2.219(F)|INSTANCE/mux0000_or0000|   0.000|
sw<6>       |    1.940(F)|   -0.050(F)|INSTANCE/Cond_1_not0001|   0.000|
            |    3.524(F)|    2.323(F)|INSTANCE/mux0000_or0000|   0.000|
sw<7>       |    1.944(F)|    1.805(F)|INSTANCE/Cond_1_not0001|   0.000|
            |    2.546(F)|    2.605(F)|INSTANCE/mux0000_or0000|   0.000|
------------+------------+------------+-----------------------+--------+

Setup/Hold to clock sw<2>
------------+------------+------------+-----------------------+--------+
            |Max Setup to|Max Hold to |                       | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)      | Phase  |
------------+------------+------------+-----------------------+--------+
sw<4>       |    2.257(F)|    0.359(F)|INSTANCE/Cond_1_not0001|   0.000|
            |    4.088(F)|    2.371(F)|INSTANCE/mux0000_or0000|   0.000|
sw<5>       |    2.000(F)|    0.600(F)|INSTANCE/Cond_1_not0001|   0.000|
            |    3.869(F)|    1.407(F)|INSTANCE/mux0000_or0000|   0.000|
sw<6>       |    1.678(F)|    0.277(F)|INSTANCE/Cond_1_not0001|   0.000|
            |    4.173(F)|    1.511(F)|INSTANCE/mux0000_or0000|   0.000|
sw<7>       |    1.682(F)|    2.132(F)|INSTANCE/Cond_1_not0001|   0.000|
            |    3.195(F)|    1.793(F)|INSTANCE/mux0000_or0000|   0.000|
------------+------------+------------+-----------------------+--------+

Setup/Hold to clock sw<3>
------------+------------+------------+-----------------------+--------+
            |Max Setup to|Max Hold to |                       | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)      | Phase  |
------------+------------+------------+-----------------------+--------+
sw<4>       |    1.831(F)|    0.892(F)|INSTANCE/Cond_1_not0001|   0.000|
            |    3.752(F)|    2.792(F)|INSTANCE/mux0000_or0000|   0.000|
sw<5>       |    1.574(F)|    1.133(F)|INSTANCE/Cond_1_not0001|   0.000|
            |    3.533(F)|    1.828(F)|INSTANCE/mux0000_or0000|   0.000|
sw<6>       |    1.252(F)|    0.810(F)|INSTANCE/Cond_1_not0001|   0.000|
            |    3.837(F)|    1.932(F)|INSTANCE/mux0000_or0000|   0.000|
sw<7>       |    1.256(F)|    2.665(F)|INSTANCE/Cond_1_not0001|   0.000|
            |    2.859(F)|    2.214(F)|INSTANCE/mux0000_or0000|   0.000|
------------+------------+------------+-----------------------+--------+

Clock mclk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an<0>       |    8.879(R)|mclk_BUFGP        |   0.000|
an<1>       |    9.155(R)|mclk_BUFGP        |   0.000|
an<2>       |   10.308(R)|mclk_BUFGP        |   0.000|
an<3>       |    9.552(R)|mclk_BUFGP        |   0.000|
seg<0>      |   10.423(R)|mclk_BUFGP        |   0.000|
seg<3>      |   11.234(R)|mclk_BUFGP        |   0.000|
seg<4>      |   11.230(R)|mclk_BUFGP        |   0.000|
seg<5>      |   10.495(R)|mclk_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock sw<0> to Pad
------------+------------+-----------------------+--------+
            | clk (edge) |                       | Clock  |
Destination |   to PAD   |Internal Clock(s)      | Phase  |
------------+------------+-----------------------+--------+
led<4>      |    8.041(F)|INSTANCE/mux0000_or0000|   0.000|
led<5>      |    8.067(F)|INSTANCE/mux0000_or0000|   0.000|
led<6>      |    8.059(F)|INSTANCE/mux0000_or0000|   0.000|
led<7>      |    8.169(F)|INSTANCE/mux0000_or0000|   0.000|
seg<0>      |   11.478(F)|INSTANCE/Cond_1_not0001|   0.000|
            |   12.960(F)|INSTANCE/mux0000_or0000|   0.000|
seg<3>      |   12.289(F)|INSTANCE/Cond_1_not0001|   0.000|
            |   13.771(F)|INSTANCE/mux0000_or0000|   0.000|
seg<4>      |   12.285(F)|INSTANCE/Cond_1_not0001|   0.000|
            |   13.767(F)|INSTANCE/mux0000_or0000|   0.000|
seg<5>      |   11.550(F)|INSTANCE/Cond_1_not0001|   0.000|
            |   13.032(F)|INSTANCE/mux0000_or0000|   0.000|
------------+------------+-----------------------+--------+

Clock sw<1> to Pad
------------+------------+-----------------------+--------+
            | clk (edge) |                       | Clock  |
Destination |   to PAD   |Internal Clock(s)      | Phase  |
------------+------------+-----------------------+--------+
led<4>      |    8.461(F)|INSTANCE/mux0000_or0000|   0.000|
led<5>      |    8.487(F)|INSTANCE/mux0000_or0000|   0.000|
led<6>      |    8.479(F)|INSTANCE/mux0000_or0000|   0.000|
led<7>      |    8.589(F)|INSTANCE/mux0000_or0000|   0.000|
seg<0>      |   10.612(F)|INSTANCE/Cond_1_not0001|   0.000|
            |   13.380(F)|INSTANCE/mux0000_or0000|   0.000|
seg<3>      |   11.423(F)|INSTANCE/Cond_1_not0001|   0.000|
            |   14.191(F)|INSTANCE/mux0000_or0000|   0.000|
seg<4>      |   11.419(F)|INSTANCE/Cond_1_not0001|   0.000|
            |   14.187(F)|INSTANCE/mux0000_or0000|   0.000|
seg<5>      |   10.684(F)|INSTANCE/Cond_1_not0001|   0.000|
            |   13.452(F)|INSTANCE/mux0000_or0000|   0.000|
------------+------------+-----------------------+--------+

Clock sw<2> to Pad
------------+------------+-----------------------+--------+
            | clk (edge) |                       | Clock  |
Destination |   to PAD   |Internal Clock(s)      | Phase  |
------------+------------+-----------------------+--------+
led<4>      |    7.649(F)|INSTANCE/mux0000_or0000|   0.000|
led<5>      |    7.675(F)|INSTANCE/mux0000_or0000|   0.000|
led<6>      |    7.667(F)|INSTANCE/mux0000_or0000|   0.000|
led<7>      |    7.777(F)|INSTANCE/mux0000_or0000|   0.000|
seg<0>      |   10.939(F)|INSTANCE/Cond_1_not0001|   0.000|
            |   12.568(F)|INSTANCE/mux0000_or0000|   0.000|
seg<3>      |   11.750(F)|INSTANCE/Cond_1_not0001|   0.000|
            |   13.379(F)|INSTANCE/mux0000_or0000|   0.000|
seg<4>      |   11.746(F)|INSTANCE/Cond_1_not0001|   0.000|
            |   13.375(F)|INSTANCE/mux0000_or0000|   0.000|
seg<5>      |   11.011(F)|INSTANCE/Cond_1_not0001|   0.000|
            |   12.640(F)|INSTANCE/mux0000_or0000|   0.000|
------------+------------+-----------------------+--------+

Clock sw<3> to Pad
------------+------------+-----------------------+--------+
            | clk (edge) |                       | Clock  |
Destination |   to PAD   |Internal Clock(s)      | Phase  |
------------+------------+-----------------------+--------+
led<4>      |    8.070(F)|INSTANCE/mux0000_or0000|   0.000|
led<5>      |    8.096(F)|INSTANCE/mux0000_or0000|   0.000|
led<6>      |    8.088(F)|INSTANCE/mux0000_or0000|   0.000|
led<7>      |    8.198(F)|INSTANCE/mux0000_or0000|   0.000|
seg<0>      |   11.472(F)|INSTANCE/Cond_1_not0001|   0.000|
            |   12.989(F)|INSTANCE/mux0000_or0000|   0.000|
seg<3>      |   12.283(F)|INSTANCE/Cond_1_not0001|   0.000|
            |   13.800(F)|INSTANCE/mux0000_or0000|   0.000|
seg<4>      |   12.279(F)|INSTANCE/Cond_1_not0001|   0.000|
            |   13.796(F)|INSTANCE/mux0000_or0000|   0.000|
seg<5>      |   11.544(F)|INSTANCE/Cond_1_not0001|   0.000|
            |   13.061(F)|INSTANCE/mux0000_or0000|   0.000|
------------+------------+-----------------------+--------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    3.438|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sw<0>          |         |         |    5.195|    5.195|
sw<1>          |         |         |    5.436|    5.436|
sw<2>          |         |         |    4.757|    4.757|
sw<3>          |         |         |    5.167|    5.167|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sw<0>          |         |         |    4.859|    4.859|
sw<1>          |         |         |    5.100|    5.100|
sw<2>          |         |         |    4.421|    4.421|
sw<3>          |         |         |    4.831|    4.831|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sw<0>          |         |         |    5.508|    5.508|
sw<1>          |         |         |    5.749|    5.749|
sw<2>          |         |         |    5.070|    5.070|
sw<3>          |         |         |    5.480|    5.480|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sw<0>          |         |         |    5.172|    5.172|
sw<1>          |         |         |    5.413|    5.413|
sw<2>          |         |         |    4.734|    4.734|
sw<3>          |         |         |    5.144|    5.144|
---------------+---------+---------+---------+---------+


Analysis completed Fri Apr 21 03:16:23 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 233 MB



