-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ConvolutionInputGene is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_V_V_dout : IN STD_LOGIC_VECTOR (2 downto 0);
    in_V_V_empty_n : IN STD_LOGIC;
    in_V_V_read : OUT STD_LOGIC;
    out_V_V_din : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_V_V_full_n : IN STD_LOGIC;
    out_V_V_write : OUT STD_LOGIC;
    numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    numReps_empty_n : IN STD_LOGIC;
    numReps_read : OUT STD_LOGIC );
end;


architecture behav of ConvolutionInputGene is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv41_0 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv41_1 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000001";
    constant ap_const_lv9_110 : STD_LOGIC_VECTOR (8 downto 0) := "100010000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv28_0 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal in_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln199_reg_883 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln245_reg_918 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_V_V_blk_n : STD_LOGIC;
    signal icmp_ln215_reg_887 : STD_LOGIC_VECTOR (0 downto 0);
    signal numReps_blk_n : STD_LOGIC;
    signal indvar_flatten_reg_209 : STD_LOGIC_VECTOR (40 downto 0);
    signal i_0_i_reg_220 : STD_LOGIC_VECTOR (8 downto 0);
    signal reg_298 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op155_write_state3 : BOOLEAN;
    signal ap_predicate_op158_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln196_fu_352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_fu_398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln245_fu_574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bound_fu_326_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal bound_reg_869 : STD_LOGIC_VECTOR (40 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal add_ln196_fu_357_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal icmp_ln215_fu_407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_y_1_load_reg_891 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln252_fu_280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln252_reg_922 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln205_fu_286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln205_reg_927 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_677_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal inputBuf_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputBuf_0_V_ce0 : STD_LOGIC;
    signal inputBuf_0_V_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal inputBuf_0_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputBuf_0_V_ce1 : STD_LOGIC;
    signal inputBuf_0_V_we1 : STD_LOGIC;
    signal inputBuf_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputBuf_1_V_ce0 : STD_LOGIC;
    signal inputBuf_1_V_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal inputBuf_1_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal inputBuf_1_V_ce1 : STD_LOGIC;
    signal inputBuf_1_V_we1 : STD_LOGIC;
    signal zext_ln221_fu_443_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln248_fu_707_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln202_fu_752_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal read_block_2_fu_80 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln197_fu_375_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln252_fu_602_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_block_fu_660_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_y_1_i_fu_84 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln236_1_fu_540_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln224_fu_455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln227_fu_472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln230_fu_486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln233_fu_506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ofm_x_1_fu_88 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_x_fu_500_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_y_1_fu_92 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_y_fu_425_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_1_fu_96 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln236_fu_532_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_fu_644_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_x_1_fu_100 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_x_fu_466_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal count_simd_1_fu_104 : STD_LOGIC_VECTOR (31 downto 0);
    signal count_simd_fu_449_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_write_5_fu_108 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_write_9_fu_740_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_write_6_fu_774_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_line_2_fu_112 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln252_fu_586_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_274_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal counter_internal_blo_fu_116 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln264_fu_631_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal trunc_ln321_1_fu_713_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln321_fu_758_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_302_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_1_fu_314_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_shl_fu_310_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal p_shl34_fu_322_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal icmp_ln197_fu_369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_388_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln220_fu_431_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_line_in_bloc_fu_437_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_y_fu_520_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln236_fu_526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_558_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal icmp_ln245_fu_568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln197_fu_384_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln255_fu_580_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal read_block_3_fu_594_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal counter_internal_blo_3_fu_619_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln264_fu_625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln197_fu_671_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln216_1_fu_688_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln216_fu_685_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln221_fu_692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_block_write_7_fu_720_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln257_fu_726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_block_write_8_fu_732_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_write_fu_762_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln208_fu_768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op66_load_state2 : BOOLEAN;
    signal ap_enable_operation_66 : BOOLEAN;
    signal ap_enable_state2_pp0_iter0_stage0 : BOOLEAN;
    signal ap_predicate_op152_load_state3 : BOOLEAN;
    signal ap_enable_operation_152 : BOOLEAN;
    signal ap_enable_state3_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op164_store_state3 : BOOLEAN;
    signal ap_enable_operation_164 : BOOLEAN;
    signal ap_predicate_op185_store_state3 : BOOLEAN;
    signal ap_enable_operation_185 : BOOLEAN;
    signal ap_predicate_op67_load_state2 : BOOLEAN;
    signal ap_enable_operation_67 : BOOLEAN;
    signal ap_predicate_op153_load_state3 : BOOLEAN;
    signal ap_enable_operation_153 : BOOLEAN;
    signal ap_predicate_op166_store_state3 : BOOLEAN;
    signal ap_enable_operation_166 : BOOLEAN;
    signal ap_predicate_op187_store_state3 : BOOLEAN;
    signal ap_enable_operation_187 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_330 : BOOLEAN;
    signal ap_condition_50 : BOOLEAN;
    signal ap_condition_341 : BOOLEAN;

    component ConvolutionInputGbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;



begin
    inputBuf_0_V_U : component ConvolutionInputGbkb
    generic map (
        DataWidth => 3,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_0_V_address0,
        ce0 => inputBuf_0_V_ce0,
        q0 => inputBuf_0_V_q0,
        address1 => inputBuf_0_V_address1,
        ce1 => inputBuf_0_V_ce1,
        we1 => inputBuf_0_V_we1,
        d1 => in_V_V_dout);

    inputBuf_1_V_U : component ConvolutionInputGbkb
    generic map (
        DataWidth => 3,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_1_V_address0,
        ce0 => inputBuf_1_V_ce0,
        q0 => inputBuf_1_V_q0,
        address1 => inputBuf_1_V_address1,
        ce1 => inputBuf_1_V_ce1,
        we1 => inputBuf_1_V_we1,
        d1 => in_V_V_dout);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((not(((ap_start = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    count_simd_1_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln224_fu_455_p2 = ap_const_lv1_0) and (icmp_ln199_fu_398_p2 = ap_const_lv1_0) and (icmp_ln215_fu_407_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                count_simd_1_fu_104 <= count_simd_fu_449_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln227_fu_472_p2 = ap_const_lv1_0) and (icmp_ln199_fu_398_p2 = ap_const_lv1_0) and (icmp_ln224_fu_455_p2 = ap_const_lv1_1) and (icmp_ln215_fu_407_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln230_fu_486_p2 = ap_const_lv1_0) and (icmp_ln199_fu_398_p2 = ap_const_lv1_0) and (icmp_ln227_fu_472_p2 = ap_const_lv1_1) and (icmp_ln224_fu_455_p2 = ap_const_lv1_1) and (icmp_ln215_fu_407_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln233_fu_506_p2 = ap_const_lv1_0) and (icmp_ln199_fu_398_p2 = ap_const_lv1_0) and (icmp_ln230_fu_486_p2 = ap_const_lv1_1) and (icmp_ln227_fu_472_p2 = ap_const_lv1_1) and (icmp_ln224_fu_455_p2 = ap_const_lv1_1) and (icmp_ln215_fu_407_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln199_fu_398_p2 = ap_const_lv1_0) and (icmp_ln233_fu_506_p2 = ap_const_lv1_1) and (icmp_ln230_fu_486_p2 = ap_const_lv1_1) and (icmp_ln227_fu_472_p2 = ap_const_lv1_1) and (icmp_ln224_fu_455_p2 = ap_const_lv1_1) and (icmp_ln215_fu_407_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                count_simd_1_fu_104 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    counter_internal_blo_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln199_fu_398_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                counter_internal_blo_fu_116 <= select_ln264_fu_631_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln205_fu_286_p2 = ap_const_lv1_1) and (icmp_ln199_fu_398_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                counter_internal_blo_fu_116 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    current_block_write_5_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln205_reg_927 = ap_const_lv1_1) and (icmp_ln199_reg_883 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                current_block_write_5_fu_108 <= current_block_write_6_fu_774_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln245_reg_918) and (icmp_ln199_reg_883 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                current_block_write_5_fu_108 <= current_block_write_9_fu_740_p3;
            elsif ((not(((ap_start = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                current_block_write_5_fu_108 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    current_line_2_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln205_fu_286_p2 = ap_const_lv1_0) and (icmp_ln199_fu_398_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                current_line_2_fu_112 <= grp_fu_274_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln199_fu_398_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln245_fu_574_p2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                current_line_2_fu_112 <= select_ln252_fu_586_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln205_fu_286_p2 = ap_const_lv1_1) and (icmp_ln199_fu_398_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                current_line_2_fu_112 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    i_0_i_reg_220_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_0_i_reg_220 <= i_fu_677_p3;
            elsif ((not(((ap_start = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_0_i_reg_220 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_209_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                indvar_flatten_reg_209 <= add_ln196_fu_357_p2;
            elsif ((not(((ap_start = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_reg_209 <= ap_const_lv41_0;
            end if; 
        end if;
    end process;

    inp_1_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln199_fu_398_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                inp_1_fu_96 <= inp_fu_644_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln199_fu_398_p2 = ap_const_lv1_0) and (icmp_ln233_fu_506_p2 = ap_const_lv1_1) and (icmp_ln230_fu_486_p2 = ap_const_lv1_1) and (icmp_ln227_fu_472_p2 = ap_const_lv1_1) and (icmp_ln224_fu_455_p2 = ap_const_lv1_1) and (icmp_ln215_fu_407_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                inp_1_fu_96 <= select_ln236_fu_532_p3;
            elsif ((not(((ap_start = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                inp_1_fu_96 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    k_x_1_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln227_fu_472_p2 = ap_const_lv1_0) and (icmp_ln199_fu_398_p2 = ap_const_lv1_0) and (icmp_ln224_fu_455_p2 = ap_const_lv1_1) and (icmp_ln215_fu_407_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                k_x_1_fu_100 <= k_x_fu_466_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln230_fu_486_p2 = ap_const_lv1_0) and (icmp_ln199_fu_398_p2 = ap_const_lv1_0) and (icmp_ln227_fu_472_p2 = ap_const_lv1_1) and (icmp_ln224_fu_455_p2 = ap_const_lv1_1) and (icmp_ln215_fu_407_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln233_fu_506_p2 = ap_const_lv1_0) and (icmp_ln199_fu_398_p2 = ap_const_lv1_0) and (icmp_ln230_fu_486_p2 = ap_const_lv1_1) and (icmp_ln227_fu_472_p2 = ap_const_lv1_1) and (icmp_ln224_fu_455_p2 = ap_const_lv1_1) and (icmp_ln215_fu_407_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln199_fu_398_p2 = ap_const_lv1_0) and (icmp_ln233_fu_506_p2 = ap_const_lv1_1) and (icmp_ln230_fu_486_p2 = ap_const_lv1_1) and (icmp_ln227_fu_472_p2 = ap_const_lv1_1) and (icmp_ln224_fu_455_p2 = ap_const_lv1_1) and (icmp_ln215_fu_407_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                k_x_1_fu_100 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    k_y_1_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln230_fu_486_p2 = ap_const_lv1_0) and (icmp_ln199_fu_398_p2 = ap_const_lv1_0) and (icmp_ln227_fu_472_p2 = ap_const_lv1_1) and (icmp_ln224_fu_455_p2 = ap_const_lv1_1) and (icmp_ln215_fu_407_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                k_y_1_fu_92 <= k_y_fu_425_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln199_fu_398_p2 = ap_const_lv1_0) and (icmp_ln230_fu_486_p2 = ap_const_lv1_1) and (icmp_ln227_fu_472_p2 = ap_const_lv1_1) and (icmp_ln224_fu_455_p2 = ap_const_lv1_1) and (icmp_ln215_fu_407_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                k_y_1_fu_92 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ofm_x_1_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln233_fu_506_p2 = ap_const_lv1_0) and (icmp_ln199_fu_398_p2 = ap_const_lv1_0) and (icmp_ln230_fu_486_p2 = ap_const_lv1_1) and (icmp_ln227_fu_472_p2 = ap_const_lv1_1) and (icmp_ln224_fu_455_p2 = ap_const_lv1_1) and (icmp_ln215_fu_407_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ofm_x_1_fu_88 <= ofm_x_fu_500_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln199_fu_398_p2 = ap_const_lv1_0) and (icmp_ln233_fu_506_p2 = ap_const_lv1_1) and (icmp_ln230_fu_486_p2 = ap_const_lv1_1) and (icmp_ln227_fu_472_p2 = ap_const_lv1_1) and (icmp_ln224_fu_455_p2 = ap_const_lv1_1) and (icmp_ln215_fu_407_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                ofm_x_1_fu_88 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ofm_y_1_i_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln199_fu_398_p2 = ap_const_lv1_0) and (icmp_ln233_fu_506_p2 = ap_const_lv1_1) and (icmp_ln230_fu_486_p2 = ap_const_lv1_1) and (icmp_ln227_fu_472_p2 = ap_const_lv1_1) and (icmp_ln224_fu_455_p2 = ap_const_lv1_1) and (icmp_ln215_fu_407_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ofm_y_1_i_fu_84 <= select_ln236_1_fu_540_p3;
            elsif ((not(((ap_start = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                ofm_y_1_i_fu_84 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    read_block_2_fu_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln205_fu_286_p2 = ap_const_lv1_1) and (icmp_ln199_fu_398_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                read_block_2_fu_80 <= read_block_fu_660_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln199_fu_398_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln245_fu_574_p2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                read_block_2_fu_80 <= zext_ln252_fu_602_p1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln205_fu_286_p2 = ap_const_lv1_0) and (icmp_ln199_fu_398_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln245_fu_574_p2) and (icmp_ln199_fu_398_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                read_block_2_fu_80 <= select_ln197_fu_375_p3;
            elsif ((not(((ap_start = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                read_block_2_fu_80 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln199_fu_398_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln245_reg_918 <= and_ln245_fu_574_p2;
                icmp_ln215_reg_887 <= icmp_ln215_fu_407_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    bound_reg_869(40 downto 4) <= bound_fu_326_p2(40 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln199_reg_883 <= icmp_ln199_fu_398_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln199_fu_398_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln205_reg_927 <= icmp_ln205_fu_286_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln199_fu_398_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln245_fu_574_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln252_reg_922 <= icmp_ln252_fu_280_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln199_fu_398_p2 = ap_const_lv1_0) and (icmp_ln215_fu_407_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                k_y_1_load_reg_891 <= k_y_1_fu_92;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln199_fu_398_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln199_fu_398_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln245_fu_574_p2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                reg_298 <= current_line_2_fu_112;
            end if;
        end if;
    end process;
    bound_reg_869(3 downto 0) <= "0000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, numReps_empty_n, ap_enable_reg_pp0_iter0, icmp_ln196_fu_352_p2, ap_block_pp0_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((icmp_ln196_fu_352_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((icmp_ln196_fu_352_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln196_fu_357_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_209) + unsigned(ap_const_lv41_1));
    add_ln197_fu_671_p2 <= std_logic_vector(unsigned(i_0_i_reg_220) + unsigned(ap_const_lv9_1));
    add_ln220_fu_431_p2 <= std_logic_vector(unsigned(ofm_x_1_fu_88) + unsigned(count_simd_1_fu_104));
    add_ln255_fu_580_p2 <= std_logic_vector(unsigned(trunc_ln197_fu_384_p1) + unsigned(ap_const_lv5_1));
    and_ln245_fu_574_p2 <= (icmp_ln245_fu_568_p2 and icmp_ln215_fu_407_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state4 <= ap_CS_fsm(2);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter1, icmp_ln199_reg_883, ap_predicate_op155_write_state3, ap_predicate_op158_read_state3)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op158_read_state3 = ap_const_boolean_1)) or ((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op155_write_state3 = ap_const_boolean_1)) or ((icmp_ln199_reg_883 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter1, icmp_ln199_reg_883, ap_predicate_op155_write_state3, ap_predicate_op158_read_state3)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op158_read_state3 = ap_const_boolean_1)) or ((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op155_write_state3 = ap_const_boolean_1)) or ((icmp_ln199_reg_883 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter1, icmp_ln199_reg_883, ap_predicate_op155_write_state3, ap_predicate_op158_read_state3)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op158_read_state3 = ap_const_boolean_1)) or ((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op155_write_state3 = ap_const_boolean_1)) or ((icmp_ln199_reg_883 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, numReps_empty_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, icmp_ln199_reg_883, ap_predicate_op155_write_state3, ap_predicate_op158_read_state3)
    begin
                ap_block_state3_pp0_stage0_iter1 <= (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op158_read_state3 = ap_const_boolean_1)) or ((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op155_write_state3 = ap_const_boolean_1)) or ((icmp_ln199_reg_883 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)));
    end process;


    ap_condition_330_assign_proc : process(icmp_ln199_reg_883, and_ln245_reg_918, trunc_ln321_1_fu_713_p1)
    begin
                ap_condition_330 <= ((trunc_ln321_1_fu_713_p1 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln245_reg_918) and (icmp_ln199_reg_883 = ap_const_lv1_0));
    end process;


    ap_condition_341_assign_proc : process(icmp_ln199_reg_883, and_ln245_reg_918, trunc_ln321_1_fu_713_p1)
    begin
                ap_condition_341 <= ((ap_const_lv1_1 = and_ln245_reg_918) and (trunc_ln321_1_fu_713_p1 = ap_const_lv1_1) and (icmp_ln199_reg_883 = ap_const_lv1_0));
    end process;


    ap_condition_50_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_50 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln196_fu_352_p2)
    begin
        if ((icmp_ln196_fu_352_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_152_assign_proc : process(ap_predicate_op152_load_state3)
    begin
                ap_enable_operation_152 <= (ap_predicate_op152_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_153_assign_proc : process(ap_predicate_op153_load_state3)
    begin
                ap_enable_operation_153 <= (ap_predicate_op153_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_164_assign_proc : process(ap_predicate_op164_store_state3)
    begin
                ap_enable_operation_164 <= (ap_predicate_op164_store_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_166_assign_proc : process(ap_predicate_op166_store_state3)
    begin
                ap_enable_operation_166 <= (ap_predicate_op166_store_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_185_assign_proc : process(ap_predicate_op185_store_state3)
    begin
                ap_enable_operation_185 <= (ap_predicate_op185_store_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_187_assign_proc : process(ap_predicate_op187_store_state3)
    begin
                ap_enable_operation_187 <= (ap_predicate_op187_store_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_66_assign_proc : process(ap_predicate_op66_load_state2)
    begin
                ap_enable_operation_66 <= (ap_predicate_op66_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_67_assign_proc : process(ap_predicate_op67_load_state2)
    begin
                ap_enable_operation_67 <= (ap_predicate_op67_load_state2 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_state2_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
                ap_enable_state2_pp0_iter0_stage0 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state3_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state3_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op152_load_state3_assign_proc : process(icmp_ln199_reg_883, icmp_ln215_reg_887)
    begin
                ap_predicate_op152_load_state3 <= ((icmp_ln215_reg_887 = ap_const_lv1_1) and (icmp_ln199_reg_883 = ap_const_lv1_0));
    end process;


    ap_predicate_op153_load_state3_assign_proc : process(icmp_ln199_reg_883, icmp_ln215_reg_887)
    begin
                ap_predicate_op153_load_state3 <= ((icmp_ln215_reg_887 = ap_const_lv1_1) and (icmp_ln199_reg_883 = ap_const_lv1_0));
    end process;


    ap_predicate_op155_write_state3_assign_proc : process(icmp_ln199_reg_883, icmp_ln215_reg_887)
    begin
                ap_predicate_op155_write_state3 <= ((icmp_ln215_reg_887 = ap_const_lv1_1) and (icmp_ln199_reg_883 = ap_const_lv1_0));
    end process;


    ap_predicate_op158_read_state3_assign_proc : process(icmp_ln199_reg_883, and_ln245_reg_918)
    begin
                ap_predicate_op158_read_state3 <= ((ap_const_lv1_1 = and_ln245_reg_918) and (icmp_ln199_reg_883 = ap_const_lv1_0));
    end process;


    ap_predicate_op164_store_state3_assign_proc : process(icmp_ln199_reg_883, and_ln245_reg_918, trunc_ln321_1_fu_713_p1)
    begin
                ap_predicate_op164_store_state3 <= ((trunc_ln321_1_fu_713_p1 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln245_reg_918) and (icmp_ln199_reg_883 = ap_const_lv1_0));
    end process;


    ap_predicate_op166_store_state3_assign_proc : process(icmp_ln199_reg_883, and_ln245_reg_918, trunc_ln321_1_fu_713_p1)
    begin
                ap_predicate_op166_store_state3 <= ((ap_const_lv1_1 = and_ln245_reg_918) and (trunc_ln321_1_fu_713_p1 = ap_const_lv1_1) and (icmp_ln199_reg_883 = ap_const_lv1_0));
    end process;


    ap_predicate_op185_store_state3_assign_proc : process(icmp_ln199_reg_883, trunc_ln321_fu_758_p1)
    begin
                ap_predicate_op185_store_state3 <= ((trunc_ln321_fu_758_p1 = ap_const_lv1_0) and (icmp_ln199_reg_883 = ap_const_lv1_1));
    end process;


    ap_predicate_op187_store_state3_assign_proc : process(icmp_ln199_reg_883, trunc_ln321_fu_758_p1)
    begin
                ap_predicate_op187_store_state3 <= ((trunc_ln321_fu_758_p1 = ap_const_lv1_1) and (icmp_ln199_reg_883 = ap_const_lv1_1));
    end process;


    ap_predicate_op66_load_state2_assign_proc : process(icmp_ln196_fu_352_p2, icmp_ln199_fu_398_p2, icmp_ln215_fu_407_p2)
    begin
                ap_predicate_op66_load_state2 <= ((icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln199_fu_398_p2 = ap_const_lv1_0) and (icmp_ln215_fu_407_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op67_load_state2_assign_proc : process(icmp_ln196_fu_352_p2, icmp_ln199_fu_398_p2, icmp_ln215_fu_407_p2)
    begin
                ap_predicate_op67_load_state2 <= ((icmp_ln196_fu_352_p2 = ap_const_lv1_0) and (icmp_ln199_fu_398_p2 = ap_const_lv1_0) and (icmp_ln215_fu_407_p2 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bound_fu_326_p2 <= std_logic_vector(unsigned(p_shl_fu_310_p1) + unsigned(p_shl34_fu_322_p1));
    count_simd_fu_449_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(count_simd_1_fu_104));
    counter_internal_blo_3_fu_619_p2 <= std_logic_vector(unsigned(counter_internal_blo_fu_116) + unsigned(ap_const_lv32_1));
    current_block_write_6_fu_774_p3 <= 
        ap_const_lv32_0 when (icmp_ln208_fu_768_p2(0) = '1') else 
        current_block_write_fu_762_p2;
    current_block_write_7_fu_720_p2 <= std_logic_vector(unsigned(current_block_write_5_fu_108) + unsigned(ap_const_lv32_1));
    current_block_write_8_fu_732_p3 <= 
        ap_const_lv32_0 when (icmp_ln257_fu_726_p2(0) = '1') else 
        current_block_write_7_fu_720_p2;
    current_block_write_9_fu_740_p3 <= 
        current_block_write_8_fu_732_p3 when (icmp_ln252_reg_922(0) = '1') else 
        current_block_write_5_fu_108;
    current_block_write_fu_762_p2 <= std_logic_vector(unsigned(current_block_write_5_fu_108) + unsigned(ap_const_lv32_1));
    current_line_in_bloc_fu_437_p2 <= std_logic_vector(unsigned(add_ln220_fu_431_p2) + unsigned(k_x_1_fu_100));
    grp_fu_274_p2 <= std_logic_vector(unsigned(current_line_2_fu_112) + unsigned(ap_const_lv32_1));
    i_fu_677_p3 <= 
        ap_const_lv9_1 when (icmp_ln197_fu_369_p2(0) = '1') else 
        add_ln197_fu_671_p2;
    icmp_ln196_fu_352_p2 <= "1" when (indvar_flatten_reg_209 = bound_reg_869) else "0";
    icmp_ln197_fu_369_p2 <= "1" when (i_0_i_reg_220 = ap_const_lv9_110) else "0";
    icmp_ln199_fu_398_p2 <= "1" when (tmp_8_fu_388_p4 = ap_const_lv28_0) else "0";
    icmp_ln205_fu_286_p2 <= "1" when (grp_fu_274_p2 = ap_const_lv32_10) else "0";
    icmp_ln208_fu_768_p2 <= "1" when (current_block_write_fu_762_p2 = ap_const_lv32_2) else "0";
    icmp_ln215_fu_407_p2 <= "1" when (unsigned(counter_internal_blo_fu_116) < unsigned(ap_const_lv32_F)) else "0";
    icmp_ln224_fu_455_p2 <= "1" when (count_simd_1_fu_104 = ap_const_lv32_0) else "0";
    icmp_ln227_fu_472_p2 <= "1" when (k_x_1_fu_100 = ap_const_lv32_0) else "0";
    icmp_ln230_fu_486_p2 <= "1" when (k_y_1_fu_92 = ap_const_lv32_0) else "0";
    icmp_ln233_fu_506_p2 <= "1" when (ofm_x_fu_500_p2 = ap_const_lv32_10) else "0";
    icmp_ln236_fu_526_p2 <= "1" when (ofm_y_fu_520_p2 = ap_const_lv32_10) else "0";
    icmp_ln245_fu_568_p2 <= "1" when (tmp_9_fu_558_p4 = ap_const_lv28_0) else "0";
    icmp_ln252_fu_280_p2 <= "1" when (grp_fu_274_p2 = ap_const_lv32_10) else "0";
    icmp_ln257_fu_726_p2 <= "1" when (current_block_write_7_fu_720_p2 = ap_const_lv32_2) else "0";
    icmp_ln264_fu_625_p2 <= "1" when (counter_internal_blo_3_fu_619_p2 = ap_const_lv32_F) else "0";

    in_V_V_blk_n_assign_proc : process(in_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln199_reg_883, and_ln245_reg_918)
    begin
        if ((((ap_const_lv1_1 = and_ln245_reg_918) and (icmp_ln199_reg_883 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln199_reg_883 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            in_V_V_blk_n <= in_V_V_empty_n;
        else 
            in_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln199_reg_883, ap_predicate_op158_read_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op158_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln199_reg_883 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            in_V_V_read <= ap_const_logic_1;
        else 
            in_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    inp_fu_644_p2 <= std_logic_vector(unsigned(inp_1_fu_96) + unsigned(ap_const_lv32_1));
    inputBuf_0_V_address0 <= zext_ln221_fu_443_p1(4 - 1 downto 0);

    inputBuf_0_V_address1_assign_proc : process(icmp_ln199_reg_883, zext_ln248_fu_707_p1, zext_ln202_fu_752_p1, trunc_ln321_fu_758_p1, ap_condition_330, ap_condition_50)
    begin
        if ((ap_const_boolean_1 = ap_condition_50)) then
            if (((trunc_ln321_fu_758_p1 = ap_const_lv1_0) and (icmp_ln199_reg_883 = ap_const_lv1_1))) then 
                inputBuf_0_V_address1 <= zext_ln202_fu_752_p1(4 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_330)) then 
                inputBuf_0_V_address1 <= zext_ln248_fu_707_p1(4 - 1 downto 0);
            else 
                inputBuf_0_V_address1 <= "XXXX";
            end if;
        else 
            inputBuf_0_V_address1 <= "XXXX";
        end if; 
    end process;


    inputBuf_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            inputBuf_0_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_0_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln199_reg_883, and_ln245_reg_918, ap_block_pp0_stage0_11001, trunc_ln321_1_fu_713_p1, trunc_ln321_fu_758_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln321_1_fu_713_p1 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln245_reg_918) and (icmp_ln199_reg_883 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln321_fu_758_p1 = ap_const_lv1_0) and (icmp_ln199_reg_883 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            inputBuf_0_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_0_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln199_reg_883, and_ln245_reg_918, ap_block_pp0_stage0_11001, trunc_ln321_1_fu_713_p1, trunc_ln321_fu_758_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln321_1_fu_713_p1 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln245_reg_918) and (icmp_ln199_reg_883 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln321_fu_758_p1 = ap_const_lv1_0) and (icmp_ln199_reg_883 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            inputBuf_0_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_1_V_address0 <= zext_ln221_fu_443_p1(4 - 1 downto 0);

    inputBuf_1_V_address1_assign_proc : process(icmp_ln199_reg_883, zext_ln248_fu_707_p1, zext_ln202_fu_752_p1, trunc_ln321_fu_758_p1, ap_condition_50, ap_condition_341)
    begin
        if ((ap_const_boolean_1 = ap_condition_50)) then
            if (((trunc_ln321_fu_758_p1 = ap_const_lv1_1) and (icmp_ln199_reg_883 = ap_const_lv1_1))) then 
                inputBuf_1_V_address1 <= zext_ln202_fu_752_p1(4 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_341)) then 
                inputBuf_1_V_address1 <= zext_ln248_fu_707_p1(4 - 1 downto 0);
            else 
                inputBuf_1_V_address1 <= "XXXX";
            end if;
        else 
            inputBuf_1_V_address1 <= "XXXX";
        end if; 
    end process;


    inputBuf_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            inputBuf_1_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_1_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln199_reg_883, and_ln245_reg_918, ap_block_pp0_stage0_11001, trunc_ln321_1_fu_713_p1, trunc_ln321_fu_758_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln245_reg_918) and (trunc_ln321_1_fu_713_p1 = ap_const_lv1_1) and (icmp_ln199_reg_883 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln321_fu_758_p1 = ap_const_lv1_1) and (icmp_ln199_reg_883 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            inputBuf_1_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_1_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln199_reg_883, and_ln245_reg_918, ap_block_pp0_stage0_11001, trunc_ln321_1_fu_713_p1, trunc_ln321_fu_758_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln245_reg_918) and (trunc_ln321_1_fu_713_p1 = ap_const_lv1_1) and (icmp_ln199_reg_883 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln321_fu_758_p1 = ap_const_lv1_1) and (icmp_ln199_reg_883 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            inputBuf_1_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_x_fu_466_p2 <= std_logic_vector(unsigned(k_x_1_fu_100) + unsigned(ap_const_lv32_1));
    k_y_fu_425_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(k_y_1_fu_92));

    numReps_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, numReps_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            numReps_blk_n <= numReps_empty_n;
        else 
            numReps_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    numReps_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, numReps_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            numReps_read <= ap_const_logic_1;
        else 
            numReps_read <= ap_const_logic_0;
        end if; 
    end process;

    ofm_x_fu_500_p2 <= std_logic_vector(unsigned(ofm_x_1_fu_88) + unsigned(ap_const_lv32_1));
    ofm_y_fu_520_p2 <= std_logic_vector(unsigned(ofm_y_1_i_fu_84) + unsigned(ap_const_lv32_1));

    out_V_V_blk_n_assign_proc : process(out_V_V_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln199_reg_883, icmp_ln215_reg_887)
    begin
        if (((icmp_ln215_reg_887 = ap_const_lv1_1) and (icmp_ln199_reg_883 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_V_V_blk_n <= out_V_V_full_n;
        else 
            out_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_V_V_din <= 
        inputBuf_0_V_q0 when (xor_ln221_fu_692_p2(0) = '1') else 
        inputBuf_1_V_q0;

    out_V_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op155_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op155_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_V_V_write <= ap_const_logic_1;
        else 
            out_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_shl34_fu_322_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_314_p3),41));
    p_shl_fu_310_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_302_p3),41));
    read_block_3_fu_594_p3 <= 
        add_ln255_fu_580_p2 when (icmp_ln252_fu_280_p2(0) = '1') else 
        trunc_ln197_fu_384_p1;
    read_block_fu_660_p2 <= std_logic_vector(unsigned(select_ln197_fu_375_p3) + unsigned(ap_const_lv32_1));
    select_ln197_fu_375_p3 <= 
        ap_const_lv32_0 when (icmp_ln197_fu_369_p2(0) = '1') else 
        read_block_2_fu_80;
    select_ln236_1_fu_540_p3 <= 
        ap_const_lv32_0 when (icmp_ln236_fu_526_p2(0) = '1') else 
        ofm_y_fu_520_p2;
    select_ln236_fu_532_p3 <= 
        ap_const_lv32_0 when (icmp_ln236_fu_526_p2(0) = '1') else 
        inp_1_fu_96;
    select_ln252_fu_586_p3 <= 
        ap_const_lv32_0 when (icmp_ln252_fu_280_p2(0) = '1') else 
        grp_fu_274_p2;
    select_ln264_fu_631_p3 <= 
        ap_const_lv32_0 when (icmp_ln264_fu_625_p2(0) = '1') else 
        counter_internal_blo_3_fu_619_p2;
    tmp_1_fu_314_p3 <= (numReps_dout & ap_const_lv4_0);
    tmp_8_fu_388_p4 <= inp_1_fu_96(31 downto 4);
    tmp_9_fu_558_p4 <= select_ln197_fu_375_p3(31 downto 4);
    tmp_fu_302_p3 <= (numReps_dout & ap_const_lv8_0);
    trunc_ln197_fu_384_p1 <= select_ln197_fu_375_p3(5 - 1 downto 0);
    trunc_ln216_1_fu_688_p1 <= current_block_write_5_fu_108(1 - 1 downto 0);
    trunc_ln216_fu_685_p1 <= k_y_1_load_reg_891(1 - 1 downto 0);
    trunc_ln321_1_fu_713_p1 <= current_block_write_5_fu_108(1 - 1 downto 0);
    trunc_ln321_fu_758_p1 <= current_block_write_5_fu_108(1 - 1 downto 0);
    xor_ln221_fu_692_p2 <= (trunc_ln216_fu_685_p1 xor trunc_ln216_1_fu_688_p1);
    zext_ln202_fu_752_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_298),64));
    zext_ln221_fu_443_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_line_in_bloc_fu_437_p2),64));
    zext_ln248_fu_707_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_298),64));
    zext_ln252_fu_602_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(read_block_3_fu_594_p3),32));
end behav;
