Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/fundamentallogic/Exp081-ADC32/ADC32_ADC32_sch_tb_isim_beh.exe -prj D:/fundamentallogic/Exp081-ADC32/ADC32_ADC32_sch_tb_beh.prj work.ADC32_ADC32_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/fundamentallogic/Exp081-ADC32/CLA.vf" into library work
Analyzing Verilog file "D:/fundamentallogic/Exp081-ADC32/add.vf" into library work
Analyzing Verilog file "D:/fundamentallogic/Exp081-ADC32/add4b.vf" into library work
Analyzing Verilog file "D:/fundamentallogic/Exp081-ADC32/ADC32.vf" into library work
Analyzing Verilog file "D:/fundamentallogic/Exp081-ADC32/ADC32_test.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module AND2
Compiling module OR2
Compiling module AND3
Compiling module OR3
Compiling module AND4
Compiling module OR4
Compiling module CLA_MUSER_ADC32
Compiling module XOR2
Compiling module add_MUSER_ADC32
Compiling module add4b_MUSER_ADC32
Compiling module ADC32
Compiling module ADC32_ADC32_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 Verilog Units
Built simulation executable D:/fundamentallogic/Exp081-ADC32/ADC32_ADC32_sch_tb_isim_beh.exe
Fuse Memory Usage: 27336 KB
Fuse CPU Usage: 405 ms
