#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x150e0ea10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x150e0eb80 .scope module, "uart_rx_tb" "uart_rx_tb" 3 3;
 .timescale -9 -12;
P_0x150e09920 .param/l "B_TICK" 0 3 7, +C4<00000000000000000000000000010000>;
P_0x150e09960 .param/l "D_W" 0 3 6, +C4<00000000000000000000000000001000>;
v0x150e1fd70_0 .net "baud", 0 0, v0x150e1f180_0;  1 drivers
v0x150e1fe50_0 .var "clk", 0 0;
v0x150e1ff20_0 .var "dvsr", 7 0;
v0x150e1ffb0_0 .net "en", 0 0, v0x150e1f860_0;  1 drivers
v0x150e20080_0 .net "out_data", 7 0, v0x150e1f980_0;  1 drivers
v0x150e20150_0 .var "rst", 0 0;
v0x150e20220_0 .var "rx_data", 0 0;
S_0x150e0ecf0 .scope module, "baud_gen" "baud_gen" 3 22, 4 1 0, S_0x150e0eb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "dvsr";
    .port_info 3 /OUTPUT 1 "tick";
    .port_info 4 /INPUT 1 "en";
v0x150e0ee60_0 .net "clk", 0 0, v0x150e1fe50_0;  1 drivers
v0x150e1eeb0_0 .net "dvsr", 7 0, v0x150e1ff20_0;  1 drivers
v0x150e1ef50_0 .net "en", 0 0, v0x150e1f860_0;  alias, 1 drivers
v0x150e1f000_0 .var "r_reg", 7 0;
v0x150e1f0a0_0 .net "rst", 0 0, v0x150e20150_0;  1 drivers
v0x150e1f180_0 .var "tick", 0 0;
E_0x150e06ef0 .event posedge, v0x150e1f0a0_0, v0x150e0ee60_0;
S_0x150e1f2a0 .scope module, "uart_rx" "uart_rx" 3 31, 5 1 0, S_0x150e0eb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "tick";
    .port_info 3 /OUTPUT 8 "out_data";
    .port_info 4 /INPUT 1 "rx_data";
    .port_info 5 /OUTPUT 1 "en";
P_0x150e1f460 .param/l "B_TICK" 0 5 5, +C4<00000000000000000000000000010000>;
P_0x150e1f4a0 .param/l "D_W" 0 5 4, +C4<00000000000000000000000000001000>;
enum0x150f13ef0 .enum2/s (32)
   "IDLE" 0,
   "START" 1,
   "DATA" 2,
   "STOP" 3
 ;
v0x150e1f700_0 .var/2s "STATE", 31 0;
v0x150e1f7c0_0 .net "clk", 0 0, v0x150e1fe50_0;  alias, 1 drivers
v0x150e1f860_0 .var "en", 0 0;
v0x150e1f8f0_0 .var "nbits", 2 0;
v0x150e1f980_0 .var "out_data", 7 0;
v0x150e1fa50_0 .net "rst", 0 0, v0x150e20150_0;  alias, 1 drivers
v0x150e1fae0_0 .net "rx_data", 0 0, v0x150e20220_0;  1 drivers
v0x150e1fb70_0 .var "t_counter", 3 0;
v0x150e1fc00_0 .net "tick", 0 0, v0x150e1f180_0;  alias, 1 drivers
E_0x150e1f6c0 .event posedge, v0x150e0ee60_0;
    .scope S_0x150e0ecf0;
T_0 ;
    %wait E_0x150e06ef0;
    %load/vec4 v0x150e1f0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x150e1f000_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x150e1ef50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x150e1f000_0;
    %load/vec4 v0x150e1eeb0_0;
    %cmp/e;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x150e1f000_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x150e1f000_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x150e1f000_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x150e0ecf0;
T_1 ;
    %wait E_0x150e06ef0;
    %load/vec4 v0x150e1f0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e1f180_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x150e1f000_0;
    %load/vec4 v0x150e1eeb0_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x150e1f180_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e1f180_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x150e1f2a0;
T_2 ;
    %wait E_0x150e1f6c0;
    %load/vec4 v0x150e1fa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x150e1f700_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x150e1fb70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x150e1f8f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x150e1f980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e1f860_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x150e1f700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x150e1fae0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.7, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x150e1f700_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x150e1fb70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x150e1f860_0, 0;
T_2.7 ;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x150e1fc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %load/vec4 v0x150e1fb70_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x150e1f700_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x150e1fb70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x150e1f8f0_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v0x150e1fb70_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x150e1fb70_0, 0;
T_2.12 ;
T_2.9 ;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x150e1fc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %load/vec4 v0x150e1fb70_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_2.15, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x150e1fb70_0, 0;
    %load/vec4 v0x150e1fae0_0;
    %load/vec4 v0x150e1f980_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x150e1f980_0, 0;
    %load/vec4 v0x150e1f8f0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.17, 4;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x150e1f700_0, 0;
    %jmp T_2.18;
T_2.17 ;
    %load/vec4 v0x150e1f8f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x150e1f8f0_0, 0;
T_2.18 ;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0x150e1fb70_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x150e1fb70_0, 0;
T_2.16 ;
T_2.13 ;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x150e1fc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.19, 8;
    %load/vec4 v0x150e1fb70_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_2.21, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x150e1f700_0, 0;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x150e1fb70_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x150e1fb70_0, 0;
T_2.22 ;
T_2.19 ;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x150e0eb80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e1fe50_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v0x150e1fe50_0;
    %inv;
    %store/vec4 v0x150e1fe50_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x150e0eb80;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150e20150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150e20220_0, 0, 1;
    %pushi/vec4 54, 0, 8;
    %store/vec4 v0x150e1ff20_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e20150_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e20220_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150e20220_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e20220_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150e20220_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e20220_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150e20220_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e20220_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150e20220_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150e20220_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150e20220_0, 0, 1;
    %delay 10000000, 0;
    %delay 100000, 0;
    %vpi_call/w 3 77 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x150e0eb80;
T_5 ;
    %vpi_call/w 3 83 "$dumpfile", "behaivoral_tests/vcd/uart_rx.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x150e0eb80 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "behaivoral_tests/uart_rx_tb/uart_rx_tb.sv";
    "baud_gen.v";
    "uart_rx.v";
