read_verilog ../top.v
proc
tee -o result.log sat -prove X 0  middle
