

================================================================
== Vitis HLS Report for 'fft_stage_Pipeline_SKIP_X_SKIP_Y'
================================================================
* Date:           Fri Dec  9 11:05:05 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.953 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      152|  10.000 ns|  0.760 us|    2|  152|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- SKIP_X_SKIP_Y  |        0|      150|        25|          2|          2|  0 ~ 64|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     202|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    34|    1799|    1687|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     562|    -|
|Register         |        -|     -|    1629|     416|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    34|    3428|    2867|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |hadd_16ns_16ns_16_5_full_dsp_1_U35  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hadd_16ns_16ns_16_5_full_dsp_1_U36  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hadd_16ns_16ns_16_5_full_dsp_1_U37  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hadd_16ns_16ns_16_5_full_dsp_1_U38  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hadd_16ns_16ns_16_5_full_dsp_1_U39  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hadd_16ns_16ns_16_5_full_dsp_1_U40  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hadd_16ns_16ns_16_5_full_dsp_1_U41  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hmul_16ns_16ns_16_4_max_dsp_1_U49   |hmul_16ns_16ns_16_4_max_dsp_1   |        0|   2|   91|   35|    0|
    |hmul_16ns_16ns_16_4_max_dsp_1_U50   |hmul_16ns_16ns_16_4_max_dsp_1   |        0|   2|   91|   35|    0|
    |hmul_16ns_16ns_16_4_max_dsp_1_U51   |hmul_16ns_16ns_16_4_max_dsp_1   |        0|   2|   91|   35|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U42  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U43  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U44  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U45  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U46  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U47  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U48  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  34| 1799| 1687|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1027_fu_308_p2       |         +|   0|  0|  21|          14|           1|
    |add_ln22_fu_344_p2         |         +|   0|  0|  14|           7|           1|
    |add_ln328_fu_418_p2        |         +|   0|  0|  19|          12|          12|
    |add_ln388_1_fu_434_p2      |         +|   0|  0|  19|          12|          12|
    |add_ln388_2_fu_445_p2      |         +|   0|  0|  19|          12|          12|
    |add_ln388_fu_407_p2        |         +|   0|  0|  19|          12|          12|
    |add_ln47_fu_451_p2         |         +|   0|  0|  15|           8|           2|
    |add_ln57_fu_320_p2         |         +|   0|  0|  15|           8|           2|
    |icmp_ln1027_4_fu_326_p2    |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln1027_fu_302_p2      |      icmp|   0|  0|  12|          14|          14|
    |or_ln1027_fu_390_p2        |        or|   0|  0|   6|           6|           1|
    |or_ln30_fu_424_p2          |        or|   0|  0|   8|           8|           1|
    |k2_1_fu_350_p3             |    select|   0|  0|   7|           1|           1|
    |select_ln1027_2_fu_332_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln1027_fu_376_p3    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 202|         124|          89|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |I_address0                            |  14|          3|   12|         36|
    |I_address1                            |  14|          3|   12|         36|
    |X_address0                            |  14|          3|   12|         36|
    |X_address1                            |  14|          3|   12|         36|
    |X_d0                                  |  14|          3|   32|         96|
    |X_d1                                  |  14|          3|   32|         96|
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter12              |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_k2_load              |   9|          2|    7|         14|
    |ap_sig_allocacmp_m1_load              |   9|          2|    8|         16|
    |grp_fu_184_p0                         |  14|          3|   16|         48|
    |grp_fu_184_p1                         |  14|          3|   16|         48|
    |grp_fu_188_p0                         |  14|          3|   16|         48|
    |grp_fu_188_p1                         |  14|          3|   16|         48|
    |grp_fu_192_p0                         |  14|          3|   16|         48|
    |grp_fu_192_p1                         |  14|          3|   16|         48|
    |grp_fu_196_p0                         |  14|          3|   16|         48|
    |grp_fu_196_p1                         |  14|          3|   16|         48|
    |grp_fu_212_p0                         |  14|          3|   16|         48|
    |grp_fu_212_p1                         |  14|          3|   16|         48|
    |grp_fu_216_p0                         |  14|          3|   16|         48|
    |grp_fu_216_p1                         |  14|          3|   16|         48|
    |grp_fu_220_p0                         |  14|          3|   16|         48|
    |grp_fu_220_p1                         |  14|          3|   16|         48|
    |grp_fu_224_p0                         |  14|          3|   16|         48|
    |grp_fu_224_p1                         |  14|          3|   16|         48|
    |grp_fu_240_p0                         |  14|          3|   16|         48|
    |grp_fu_245_p0                         |  14|          3|   16|         48|
    |grp_fu_250_p0                         |  14|          3|   16|         48|
    |indvar_flatten_fu_86                  |   9|          2|   14|         28|
    |k2_fu_74                              |   9|          2|    7|         14|
    |m1_fu_82                              |   9|          2|    8|         16|
    |m2_fu_78                              |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 562|        122|  498|       1413|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln328_reg_635                  |  12|   0|   12|          0|
    |add_ln388_2_reg_650                |  11|   0|   12|          1|
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |icmp_ln1027_4_reg_614              |   1|   0|    1|          0|
    |icmp_ln1027_reg_610                |   1|   0|    1|          0|
    |indvar_flatten_fu_86               |  14|   0|   14|          0|
    |k2_fu_74                           |   7|   0|    7|          0|
    |m1_fu_82                           |   8|   0|    8|          0|
    |m2_fu_78                           |   8|   0|    8|          0|
    |mul3_i_i2_reg_731                  |  16|   0|   16|          0|
    |mul3_i_i3_reg_741                  |  16|   0|   16|          0|
    |mul3_i_i_reg_721                   |  16|   0|   16|          0|
    |mul6_i_i2_reg_736                  |  16|   0|   16|          0|
    |mul6_i_i3_reg_746                  |  16|   0|   16|          0|
    |mul6_i_i_reg_726                   |  16|   0|   16|          0|
    |p_r_1_reg_773                      |  16|   0|   16|          0|
    |p_r_2_reg_795                      |  16|   0|   16|          0|
    |p_r_M_imag_12_reg_872              |  16|   0|   16|          0|
    |p_r_M_imag_13_reg_849              |  16|   0|   16|          0|
    |p_r_M_imag_14_reg_882              |  16|   0|   16|          0|
    |p_r_M_imag_15_reg_831              |  16|   0|   16|          0|
    |p_r_M_imag_16_reg_892              |  16|   0|   16|          0|
    |p_r_M_imag_17_reg_902              |  16|   0|   16|          0|
    |p_r_M_imag_18_reg_789              |  16|   0|   16|          0|
    |p_r_M_imag_19_reg_801              |  16|   0|   16|          0|
    |p_r_M_imag_20_reg_843              |  16|   0|   16|          0|
    |p_r_M_imag_21_reg_861              |  16|   0|   16|          0|
    |p_r_M_imag_2_reg_692               |  16|   0|   16|          0|
    |p_r_M_imag_4_reg_715               |  16|   0|   16|          0|
    |p_r_M_imag_8_reg_767               |  16|   0|   16|          0|
    |p_r_M_imag_reg_686                 |  16|   0|   16|          0|
    |p_r_M_real_12_reg_867              |  16|   0|   16|          0|
    |p_r_M_real_13_reg_825              |  16|   0|   16|          0|
    |p_r_M_real_14_reg_877              |  16|   0|   16|          0|
    |p_r_M_real_15_reg_819              |  16|   0|   16|          0|
    |p_r_M_real_16_reg_887              |  16|   0|   16|          0|
    |p_r_M_real_17_reg_897              |  16|   0|   16|          0|
    |p_r_M_real_18_reg_837              |  16|   0|   16|          0|
    |p_r_M_real_19_reg_855              |  16|   0|   16|          0|
    |p_r_M_real_2_reg_703               |  16|   0|   16|          0|
    |p_r_M_real_4_reg_709               |  16|   0|   16|          0|
    |p_r_M_real_reg_680                 |  16|   0|   16|          0|
    |p_r_reg_761                        |  16|   0|   16|          0|
    |reg_275                            |  16|   0|   16|          0|
    |trunc_ln328_6_reg_784              |  16|   0|   16|          0|
    |trunc_ln328_reg_779                |  16|   0|   16|          0|
    |trunc_ln388_1_reg_655              |  16|   0|   16|          0|
    |trunc_ln388_2_reg_670              |  16|   0|   16|          0|
    |trunc_ln388_3_reg_675              |  16|   0|   16|          0|
    |trunc_ln388_4_reg_698              |  16|   0|   16|          0|
    |trunc_ln388_reg_619                |   6|   0|    6|          0|
    |zext_ln328_reg_751                 |  12|   0|   64|         52|
    |zext_ln388_1_reg_625               |  12|   0|   64|         52|
    |zext_ln388_3_reg_640               |  11|   0|   64|         53|
    |zext_ln388_4_reg_660               |  11|   0|   64|         53|
    |add_ln328_reg_635                  |  64|  32|   12|          0|
    |icmp_ln1027_reg_610                |  64|  32|    1|          0|
    |p_r_M_imag_2_reg_692               |  64|  32|   16|          0|
    |p_r_M_imag_4_reg_715               |  64|  32|   16|          0|
    |p_r_M_imag_reg_686                 |  64|  32|   16|          0|
    |p_r_M_real_13_reg_825              |  64|  32|   16|          0|
    |p_r_M_real_2_reg_703               |  64|  32|   16|          0|
    |p_r_M_real_4_reg_709               |  64|  32|   16|          0|
    |p_r_M_real_reg_680                 |  64|  32|   16|          0|
    |zext_ln328_reg_751                 |  64|  32|   64|         52|
    |zext_ln388_1_reg_625               |  64|  32|   64|         52|
    |zext_ln388_3_reg_640               |  64|  32|   64|         53|
    |zext_ln388_4_reg_660               |  64|  32|   64|         53|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1629| 416| 1389|        421|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  fft_stage_Pipeline_SKIP_X_SKIP_Y|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  fft_stage_Pipeline_SKIP_X_SKIP_Y|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  fft_stage_Pipeline_SKIP_X_SKIP_Y|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  fft_stage_Pipeline_SKIP_X_SKIP_Y|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  fft_stage_Pipeline_SKIP_X_SKIP_Y|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  fft_stage_Pipeline_SKIP_X_SKIP_Y|  return value|
|bound       |   in|   14|     ap_none|                             bound|        scalar|
|trunc_ln17  |   in|    7|     ap_none|                        trunc_ln17|        scalar|
|I_address0  |  out|   12|   ap_memory|                                 I|         array|
|I_ce0       |  out|    1|   ap_memory|                                 I|         array|
|I_q0        |   in|   32|   ap_memory|                                 I|         array|
|I_address1  |  out|   12|   ap_memory|                                 I|         array|
|I_ce1       |  out|    1|   ap_memory|                                 I|         array|
|I_q1        |   in|   32|   ap_memory|                                 I|         array|
|X_address0  |  out|   12|   ap_memory|                                 X|         array|
|X_ce0       |  out|    1|   ap_memory|                                 X|         array|
|X_we0       |  out|    1|   ap_memory|                                 X|         array|
|X_d0        |  out|   32|   ap_memory|                                 X|         array|
|X_address1  |  out|   12|   ap_memory|                                 X|         array|
|X_ce1       |  out|    1|   ap_memory|                                 X|         array|
|X_we1       |  out|    1|   ap_memory|                                 X|         array|
|X_d1        |  out|   32|   ap_memory|                                 X|         array|
+------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 2, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%k2 = alloca i32 1"   --->   Operation 28 'alloca' 'k2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%m2 = alloca i32 1"   --->   Operation 29 'alloca' 'm2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%m1 = alloca i32 1"   --->   Operation 30 'alloca' 'm1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 31 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln17_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %trunc_ln17"   --->   Operation 34 'read' 'trunc_ln17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%bound_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %bound"   --->   Operation 35 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.48ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 37 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %m1"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 38 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %m2"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%store_ln0 = store i7 0, i7 %k2"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body26"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten"   --->   Operation 41 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.86ns)   --->   "%icmp_ln1027 = icmp_eq  i14 %indvar_flatten_load, i14 %bound_read"   --->   Operation 42 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.98ns)   --->   "%add_ln1027 = add i14 %indvar_flatten_load, i14 1"   --->   Operation 43 'add' 'add_ln1027' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027, void %if.else136, void %if.end199.loopexit93.exitStub"   --->   Operation 44 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%k2_load = load i7 %k2" [src/fft.cpp:22]   --->   Operation 45 'load' 'k2_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%m1_load = load i8 %m1" [src/fft.cpp:57]   --->   Operation 46 'load' 'm1_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.90ns)   --->   "%add_ln57 = add i8 %m1_load, i8 2" [src/fft.cpp:57]   --->   Operation 47 'add' 'add_ln57' <Predicate = (!icmp_ln1027)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.86ns)   --->   "%icmp_ln1027_4 = icmp_eq  i7 %k2_load, i7 %trunc_ln17_read"   --->   Operation 48 'icmp' 'icmp_ln1027_4' <Predicate = (!icmp_ln1027)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.44ns)   --->   "%select_ln1027_2 = select i1 %icmp_ln1027_4, i8 %add_ln57, i8 %m1_load"   --->   Operation 49 'select' 'select_ln1027_2' <Predicate = (!icmp_ln1027)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln388 = trunc i8 %select_ln1027_2"   --->   Operation 50 'trunc' 'trunc_ln388' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.89ns)   --->   "%add_ln22 = add i7 %k2_load, i7 1" [src/fft.cpp:22]   --->   Operation 51 'add' 'add_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%k2_1 = select i1 %icmp_ln1027_4, i7 1, i7 %add_ln22" [src/fft.cpp:22]   --->   Operation 52 'select' 'k2_1' <Predicate = (!icmp_ln1027)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.48ns)   --->   "%store_ln22 = store i14 %add_ln1027, i14 %indvar_flatten" [src/fft.cpp:22]   --->   Operation 53 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_1 : Operation 54 [1/1] (0.48ns)   --->   "%store_ln22 = store i8 %select_ln1027_2, i8 %m1" [src/fft.cpp:22]   --->   Operation 54 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_1 : Operation 55 [1/1] (0.48ns)   --->   "%store_ln22 = store i7 %k2_1, i7 %k2" [src/fft.cpp:22]   --->   Operation 55 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.75>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%m2_load = load i8 %m2"   --->   Operation 56 'load' 'm2_load' <Predicate = (!icmp_ln1027 & !icmp_ln1027_4)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.44ns)   --->   "%select_ln1027 = select i1 %icmp_ln1027_4, i8 0, i8 %m2_load"   --->   Operation 57 'select' 'select_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln388, i6 0"   --->   Operation 58 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln1027 = or i6 %trunc_ln388, i6 1"   --->   Operation 59 'or' 'or_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %or_ln1027, i6 0"   --->   Operation 60 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln388 = zext i8 %select_ln1027"   --->   Operation 61 'zext' 'zext_ln388' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.96ns)   --->   "%add_ln388 = add i12 %tmp_6, i12 %zext_ln388"   --->   Operation 62 'add' 'add_ln388' <Predicate = (!icmp_ln1027)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln388_1 = zext i12 %add_ln388"   --->   Operation 63 'zext' 'zext_ln388_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%I_addr = getelementptr i32 %I, i64 0, i64 %zext_ln388_1"   --->   Operation 64 'getelementptr' 'I_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.96ns)   --->   "%add_ln328 = add i12 %tmp_s, i12 %zext_ln388"   --->   Operation 65 'add' 'add_ln328' <Predicate = (!icmp_ln1027)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [2/2] (1.35ns)   --->   "%I_load = load i12 %I_addr"   --->   Operation 66 'load' 'I_load' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%or_ln30 = or i8 %select_ln1027, i8 1" [src/fft.cpp:30]   --->   Operation 67 'or' 'or_ln30' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln388_2 = zext i8 %or_ln30"   --->   Operation 68 'zext' 'zext_ln388_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.96ns)   --->   "%add_ln388_1 = add i12 %tmp_s, i12 %zext_ln388_2"   --->   Operation 69 'add' 'add_ln388_1' <Predicate = (!icmp_ln1027)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln388_3 = zext i12 %add_ln388_1"   --->   Operation 70 'zext' 'zext_ln388_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%I_addr_5 = getelementptr i32 %I, i64 0, i64 %zext_ln388_3"   --->   Operation 71 'getelementptr' 'I_addr_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.96ns)   --->   "%add_ln388_2 = add i12 %tmp_6, i12 %zext_ln388_2"   --->   Operation 72 'add' 'add_ln388_2' <Predicate = (!icmp_ln1027)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [2/2] (1.35ns)   --->   "%I_load_4 = load i12 %I_addr_5"   --->   Operation 73 'load' 'I_load_4' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 74 [1/1] (0.90ns)   --->   "%add_ln47 = add i8 %select_ln1027, i8 2" [src/fft.cpp:47]   --->   Operation 74 'add' 'add_ln47' <Predicate = (!icmp_ln1027)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.48ns)   --->   "%store_ln22 = store i8 %add_ln47, i8 %m2" [src/fft.cpp:22]   --->   Operation 75 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 76 [1/2] (1.35ns)   --->   "%I_load = load i12 %I_addr"   --->   Operation 76 'load' 'I_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln388_1 = trunc i32 %I_load"   --->   Operation 77 'trunc' 'trunc_ln388_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln388_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load, i32 16, i32 31"   --->   Operation 78 'partselect' 'trunc_ln388_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln388_4 = zext i12 %add_ln388_2"   --->   Operation 79 'zext' 'zext_ln388_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%I_addr_6 = getelementptr i32 %I, i64 0, i64 %zext_ln388_4"   --->   Operation 80 'getelementptr' 'I_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/2] (1.35ns)   --->   "%I_load_4 = load i12 %I_addr_5"   --->   Operation 81 'load' 'I_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln388_2 = trunc i32 %I_load_4"   --->   Operation 82 'trunc' 'trunc_ln388_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln388_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load_4, i32 16, i32 31"   --->   Operation 83 'partselect' 'trunc_ln388_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (1.35ns)   --->   "%I_load_5 = load i12 %I_addr_6"   --->   Operation 84 'load' 'I_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 2.62>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%p_r_M_real = bitcast i16 %trunc_ln388_1"   --->   Operation 85 'bitcast' 'p_r_M_real' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%p_r_M_imag = bitcast i16 %trunc_ln388_s"   --->   Operation 86 'bitcast' 'p_r_M_imag' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [4/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 0"   --->   Operation 87 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [4/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 0"   --->   Operation 88 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%p_r_M_imag_2 = bitcast i16 %trunc_ln388_3"   --->   Operation 89 'bitcast' 'p_r_M_imag_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [4/4] (2.62ns)   --->   "%mul3_i_i2 = hmul i16 %p_r_M_imag_2, i16 0"   --->   Operation 90 'hmul' 'mul3_i_i2' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/2] (1.35ns)   --->   "%I_load_5 = load i12 %I_addr_6"   --->   Operation 91 'load' 'I_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln388_4 = trunc i32 %I_load_5"   --->   Operation 92 'trunc' 'trunc_ln388_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln388_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load_5, i32 16, i32 31"   --->   Operation 93 'partselect' 'trunc_ln388_5' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.62>
ST_5 : Operation 94 [3/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 0"   --->   Operation 94 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [3/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 0"   --->   Operation 95 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%p_r_M_real_2 = bitcast i16 %trunc_ln388_2"   --->   Operation 96 'bitcast' 'p_r_M_real_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [3/4] (2.62ns)   --->   "%mul3_i_i2 = hmul i16 %p_r_M_imag_2, i16 0"   --->   Operation 97 'hmul' 'mul3_i_i2' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [4/4] (2.62ns)   --->   "%mul6_i_i2 = hmul i16 %p_r_M_real_2, i16 0"   --->   Operation 98 'hmul' 'mul6_i_i2' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%p_r_M_real_4 = bitcast i16 %trunc_ln388_4"   --->   Operation 99 'bitcast' 'p_r_M_real_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%p_r_M_imag_4 = bitcast i16 %trunc_ln388_5"   --->   Operation 100 'bitcast' 'p_r_M_imag_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [4/4] (2.62ns)   --->   "%mul3_i_i3 = hmul i16 %p_r_M_imag_4, i16 0"   --->   Operation 101 'hmul' 'mul3_i_i3' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [4/4] (2.62ns)   --->   "%mul6_i_i3 = hmul i16 %p_r_M_real_4, i16 0"   --->   Operation 102 'hmul' 'mul6_i_i3' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.62>
ST_6 : Operation 103 [2/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 0"   --->   Operation 103 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [2/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 0"   --->   Operation 104 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [2/4] (2.62ns)   --->   "%mul3_i_i2 = hmul i16 %p_r_M_imag_2, i16 0"   --->   Operation 105 'hmul' 'mul3_i_i2' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [3/4] (2.62ns)   --->   "%mul6_i_i2 = hmul i16 %p_r_M_real_2, i16 0"   --->   Operation 106 'hmul' 'mul6_i_i2' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [3/4] (2.62ns)   --->   "%mul3_i_i3 = hmul i16 %p_r_M_imag_4, i16 0"   --->   Operation 107 'hmul' 'mul3_i_i3' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [3/4] (2.62ns)   --->   "%mul6_i_i3 = hmul i16 %p_r_M_real_4, i16 0"   --->   Operation 108 'hmul' 'mul6_i_i3' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.62>
ST_7 : Operation 109 [1/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 0"   --->   Operation 109 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 0"   --->   Operation 110 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/4] (2.62ns)   --->   "%mul3_i_i2 = hmul i16 %p_r_M_imag_2, i16 0"   --->   Operation 111 'hmul' 'mul3_i_i2' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [2/4] (2.62ns)   --->   "%mul6_i_i2 = hmul i16 %p_r_M_real_2, i16 0"   --->   Operation 112 'hmul' 'mul6_i_i2' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [2/4] (2.62ns)   --->   "%mul3_i_i3 = hmul i16 %p_r_M_imag_4, i16 0"   --->   Operation 113 'hmul' 'mul3_i_i3' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [2/4] (2.62ns)   --->   "%mul6_i_i3 = hmul i16 %p_r_M_real_4, i16 0"   --->   Operation 114 'hmul' 'mul6_i_i3' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.95>
ST_8 : Operation 115 [5/5] (2.95ns)   --->   "%p_r = hsub i16 %p_r_M_real, i16 %mul3_i_i"   --->   Operation 115 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [5/5] (2.95ns)   --->   "%p_r_M_imag_8 = hadd i16 %mul6_i_i, i16 %p_r_M_imag"   --->   Operation 116 'hadd' 'p_r_M_imag_8' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [5/5] (2.95ns)   --->   "%p_r_1 = hsub i16 %p_r_M_real_2, i16 %mul3_i_i2"   --->   Operation 117 'hsub' 'p_r_1' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/4] (2.62ns)   --->   "%mul6_i_i2 = hmul i16 %p_r_M_real_2, i16 0"   --->   Operation 118 'hmul' 'mul6_i_i2' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/4] (2.62ns)   --->   "%mul3_i_i3 = hmul i16 %p_r_M_imag_4, i16 0"   --->   Operation 119 'hmul' 'mul3_i_i3' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/4] (2.62ns)   --->   "%mul6_i_i3 = hmul i16 %p_r_M_real_4, i16 0"   --->   Operation 120 'hmul' 'mul6_i_i3' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.95>
ST_9 : Operation 121 [4/5] (2.95ns)   --->   "%p_r = hsub i16 %p_r_M_real, i16 %mul3_i_i"   --->   Operation 121 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [4/5] (2.95ns)   --->   "%p_r_M_imag_8 = hadd i16 %mul6_i_i, i16 %p_r_M_imag"   --->   Operation 122 'hadd' 'p_r_M_imag_8' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [4/5] (2.95ns)   --->   "%p_r_1 = hsub i16 %p_r_M_real_2, i16 %mul3_i_i2"   --->   Operation 123 'hsub' 'p_r_1' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [5/5] (2.95ns)   --->   "%p_r_M_imag_18 = hadd i16 %mul6_i_i2, i16 %p_r_M_imag_2"   --->   Operation 124 'hadd' 'p_r_M_imag_18' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [5/5] (2.95ns)   --->   "%p_r_2 = hsub i16 %p_r_M_real_4, i16 %mul3_i_i3"   --->   Operation 125 'hsub' 'p_r_2' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [5/5] (2.95ns)   --->   "%p_r_M_imag_19 = hadd i16 %mul6_i_i3, i16 %p_r_M_imag_4"   --->   Operation 126 'hadd' 'p_r_M_imag_19' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.95>
ST_10 : Operation 127 [3/5] (2.95ns)   --->   "%p_r = hsub i16 %p_r_M_real, i16 %mul3_i_i"   --->   Operation 127 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [3/5] (2.95ns)   --->   "%p_r_M_imag_8 = hadd i16 %mul6_i_i, i16 %p_r_M_imag"   --->   Operation 128 'hadd' 'p_r_M_imag_8' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [3/5] (2.95ns)   --->   "%p_r_1 = hsub i16 %p_r_M_real_2, i16 %mul3_i_i2"   --->   Operation 129 'hsub' 'p_r_1' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [4/5] (2.95ns)   --->   "%p_r_M_imag_18 = hadd i16 %mul6_i_i2, i16 %p_r_M_imag_2"   --->   Operation 130 'hadd' 'p_r_M_imag_18' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [4/5] (2.95ns)   --->   "%p_r_2 = hsub i16 %p_r_M_real_4, i16 %mul3_i_i3"   --->   Operation 131 'hsub' 'p_r_2' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [4/5] (2.95ns)   --->   "%p_r_M_imag_19 = hadd i16 %mul6_i_i3, i16 %p_r_M_imag_4"   --->   Operation 132 'hadd' 'p_r_M_imag_19' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.95>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln328 = zext i12 %add_ln328"   --->   Operation 133 'zext' 'zext_ln328' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%I_addr_4 = getelementptr i32 %I, i64 0, i64 %zext_ln328"   --->   Operation 134 'getelementptr' 'I_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [2/5] (2.95ns)   --->   "%p_r = hsub i16 %p_r_M_real, i16 %mul3_i_i"   --->   Operation 135 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [2/5] (2.95ns)   --->   "%p_r_M_imag_8 = hadd i16 %mul6_i_i, i16 %p_r_M_imag"   --->   Operation 136 'hadd' 'p_r_M_imag_8' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [2/5] (2.95ns)   --->   "%p_r_1 = hsub i16 %p_r_M_real_2, i16 %mul3_i_i2"   --->   Operation 137 'hsub' 'p_r_1' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [3/5] (2.95ns)   --->   "%p_r_M_imag_18 = hadd i16 %mul6_i_i2, i16 %p_r_M_imag_2"   --->   Operation 138 'hadd' 'p_r_M_imag_18' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [3/5] (2.95ns)   --->   "%p_r_2 = hsub i16 %p_r_M_real_4, i16 %mul3_i_i3"   --->   Operation 139 'hsub' 'p_r_2' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [3/5] (2.95ns)   --->   "%p_r_M_imag_19 = hadd i16 %mul6_i_i3, i16 %p_r_M_imag_4"   --->   Operation 140 'hadd' 'p_r_M_imag_19' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [2/2] (1.35ns)   --->   "%I_load_6 = load i12 %I_addr_4"   --->   Operation 141 'load' 'I_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 12 <SV = 11> <Delay = 2.95>
ST_12 : Operation 142 [1/5] (2.95ns)   --->   "%p_r = hsub i16 %p_r_M_real, i16 %mul3_i_i"   --->   Operation 142 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/5] (2.95ns)   --->   "%p_r_M_imag_8 = hadd i16 %mul6_i_i, i16 %p_r_M_imag"   --->   Operation 143 'hadd' 'p_r_M_imag_8' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [1/5] (2.95ns)   --->   "%p_r_1 = hsub i16 %p_r_M_real_2, i16 %mul3_i_i2"   --->   Operation 144 'hsub' 'p_r_1' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [2/5] (2.95ns)   --->   "%p_r_M_imag_18 = hadd i16 %mul6_i_i2, i16 %p_r_M_imag_2"   --->   Operation 145 'hadd' 'p_r_M_imag_18' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [2/5] (2.95ns)   --->   "%p_r_2 = hsub i16 %p_r_M_real_4, i16 %mul3_i_i3"   --->   Operation 146 'hsub' 'p_r_2' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [2/5] (2.95ns)   --->   "%p_r_M_imag_19 = hadd i16 %mul6_i_i3, i16 %p_r_M_imag_4"   --->   Operation 147 'hadd' 'p_r_M_imag_19' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/2] (1.35ns)   --->   "%I_load_6 = load i12 %I_addr_4"   --->   Operation 148 'load' 'I_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln328 = trunc i32 %I_load_6"   --->   Operation 149 'trunc' 'trunc_ln328' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln328_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load_6, i32 16, i32 31"   --->   Operation 150 'partselect' 'trunc_ln328_6' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.95>
ST_13 : Operation 151 [1/5] (2.95ns)   --->   "%p_r_M_imag_18 = hadd i16 %mul6_i_i2, i16 %p_r_M_imag_2"   --->   Operation 151 'hadd' 'p_r_M_imag_18' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [1/5] (2.95ns)   --->   "%p_r_2 = hsub i16 %p_r_M_real_4, i16 %mul3_i_i3"   --->   Operation 152 'hsub' 'p_r_2' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/5] (2.95ns)   --->   "%p_r_M_imag_19 = hadd i16 %mul6_i_i3, i16 %p_r_M_imag_4"   --->   Operation 153 'hadd' 'p_r_M_imag_19' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%p_r_M_real_6 = bitcast i16 %trunc_ln328"   --->   Operation 154 'bitcast' 'p_r_M_real_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 155 [5/5] (2.95ns)   --->   "%p_r_M_real_15 = hadd i16 %p_r_M_real_6, i16 %p_r_1"   --->   Operation 155 'hadd' 'p_r_M_real_15' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [5/5] (2.95ns)   --->   "%p_r_M_real_13 = hsub i16 %p_r_M_real_6, i16 %p_r_1"   --->   Operation 156 'hsub' 'p_r_M_real_13' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.95>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%p_r_M_imag_6 = bitcast i16 %trunc_ln328_6"   --->   Operation 157 'bitcast' 'p_r_M_imag_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [4/5] (2.95ns)   --->   "%p_r_M_real_15 = hadd i16 %p_r_M_real_6, i16 %p_r_1"   --->   Operation 158 'hadd' 'p_r_M_real_15' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [5/5] (2.95ns)   --->   "%p_r_M_imag_15 = hadd i16 %p_r_M_imag_6, i16 %p_r_M_imag_18"   --->   Operation 159 'hadd' 'p_r_M_imag_15' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 160 [5/5] (2.95ns)   --->   "%p_r_M_real_18 = hadd i16 %p_r, i16 %p_r_2"   --->   Operation 160 'hadd' 'p_r_M_real_18' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [5/5] (2.95ns)   --->   "%p_r_M_imag_20 = hadd i16 %p_r_M_imag_8, i16 %p_r_M_imag_19"   --->   Operation 161 'hadd' 'p_r_M_imag_20' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 162 [4/5] (2.95ns)   --->   "%p_r_M_real_13 = hsub i16 %p_r_M_real_6, i16 %p_r_1"   --->   Operation 162 'hsub' 'p_r_M_real_13' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 163 [5/5] (2.95ns)   --->   "%p_r_M_imag_13 = hsub i16 %p_r_M_imag_6, i16 %p_r_M_imag_18"   --->   Operation 163 'hsub' 'p_r_M_imag_13' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 164 [5/5] (2.95ns)   --->   "%p_r_M_real_19 = hsub i16 %p_r, i16 %p_r_2"   --->   Operation 164 'hsub' 'p_r_M_real_19' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 165 [5/5] (2.95ns)   --->   "%p_r_M_imag_21 = hsub i16 %p_r_M_imag_8, i16 %p_r_M_imag_19"   --->   Operation 165 'hsub' 'p_r_M_imag_21' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.95>
ST_15 : Operation 166 [3/5] (2.95ns)   --->   "%p_r_M_real_15 = hadd i16 %p_r_M_real_6, i16 %p_r_1"   --->   Operation 166 'hadd' 'p_r_M_real_15' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 167 [4/5] (2.95ns)   --->   "%p_r_M_imag_15 = hadd i16 %p_r_M_imag_6, i16 %p_r_M_imag_18"   --->   Operation 167 'hadd' 'p_r_M_imag_15' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 168 [4/5] (2.95ns)   --->   "%p_r_M_real_18 = hadd i16 %p_r, i16 %p_r_2"   --->   Operation 168 'hadd' 'p_r_M_real_18' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 169 [4/5] (2.95ns)   --->   "%p_r_M_imag_20 = hadd i16 %p_r_M_imag_8, i16 %p_r_M_imag_19"   --->   Operation 169 'hadd' 'p_r_M_imag_20' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [3/5] (2.95ns)   --->   "%p_r_M_real_13 = hsub i16 %p_r_M_real_6, i16 %p_r_1"   --->   Operation 170 'hsub' 'p_r_M_real_13' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [4/5] (2.95ns)   --->   "%p_r_M_imag_13 = hsub i16 %p_r_M_imag_6, i16 %p_r_M_imag_18"   --->   Operation 171 'hsub' 'p_r_M_imag_13' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 172 [4/5] (2.95ns)   --->   "%p_r_M_real_19 = hsub i16 %p_r, i16 %p_r_2"   --->   Operation 172 'hsub' 'p_r_M_real_19' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [4/5] (2.95ns)   --->   "%p_r_M_imag_21 = hsub i16 %p_r_M_imag_8, i16 %p_r_M_imag_19"   --->   Operation 173 'hsub' 'p_r_M_imag_21' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.95>
ST_16 : Operation 174 [2/5] (2.95ns)   --->   "%p_r_M_real_15 = hadd i16 %p_r_M_real_6, i16 %p_r_1"   --->   Operation 174 'hadd' 'p_r_M_real_15' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 175 [3/5] (2.95ns)   --->   "%p_r_M_imag_15 = hadd i16 %p_r_M_imag_6, i16 %p_r_M_imag_18"   --->   Operation 175 'hadd' 'p_r_M_imag_15' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [3/5] (2.95ns)   --->   "%p_r_M_real_18 = hadd i16 %p_r, i16 %p_r_2"   --->   Operation 176 'hadd' 'p_r_M_real_18' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 177 [3/5] (2.95ns)   --->   "%p_r_M_imag_20 = hadd i16 %p_r_M_imag_8, i16 %p_r_M_imag_19"   --->   Operation 177 'hadd' 'p_r_M_imag_20' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 178 [2/5] (2.95ns)   --->   "%p_r_M_real_13 = hsub i16 %p_r_M_real_6, i16 %p_r_1"   --->   Operation 178 'hsub' 'p_r_M_real_13' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 179 [3/5] (2.95ns)   --->   "%p_r_M_imag_13 = hsub i16 %p_r_M_imag_6, i16 %p_r_M_imag_18"   --->   Operation 179 'hsub' 'p_r_M_imag_13' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 180 [3/5] (2.95ns)   --->   "%p_r_M_real_19 = hsub i16 %p_r, i16 %p_r_2"   --->   Operation 180 'hsub' 'p_r_M_real_19' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 181 [3/5] (2.95ns)   --->   "%p_r_M_imag_21 = hsub i16 %p_r_M_imag_8, i16 %p_r_M_imag_19"   --->   Operation 181 'hsub' 'p_r_M_imag_21' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.95>
ST_17 : Operation 182 [1/5] (2.95ns)   --->   "%p_r_M_real_15 = hadd i16 %p_r_M_real_6, i16 %p_r_1"   --->   Operation 182 'hadd' 'p_r_M_real_15' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 183 [2/5] (2.95ns)   --->   "%p_r_M_imag_15 = hadd i16 %p_r_M_imag_6, i16 %p_r_M_imag_18"   --->   Operation 183 'hadd' 'p_r_M_imag_15' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 184 [2/5] (2.95ns)   --->   "%p_r_M_real_18 = hadd i16 %p_r, i16 %p_r_2"   --->   Operation 184 'hadd' 'p_r_M_real_18' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 185 [2/5] (2.95ns)   --->   "%p_r_M_imag_20 = hadd i16 %p_r_M_imag_8, i16 %p_r_M_imag_19"   --->   Operation 185 'hadd' 'p_r_M_imag_20' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 186 [1/5] (2.95ns)   --->   "%p_r_M_real_13 = hsub i16 %p_r_M_real_6, i16 %p_r_1"   --->   Operation 186 'hsub' 'p_r_M_real_13' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 187 [2/5] (2.95ns)   --->   "%p_r_M_imag_13 = hsub i16 %p_r_M_imag_6, i16 %p_r_M_imag_18"   --->   Operation 187 'hsub' 'p_r_M_imag_13' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 188 [2/5] (2.95ns)   --->   "%p_r_M_real_19 = hsub i16 %p_r, i16 %p_r_2"   --->   Operation 188 'hsub' 'p_r_M_real_19' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 189 [2/5] (2.95ns)   --->   "%p_r_M_imag_21 = hsub i16 %p_r_M_imag_8, i16 %p_r_M_imag_19"   --->   Operation 189 'hsub' 'p_r_M_imag_21' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.95>
ST_18 : Operation 190 [1/5] (2.95ns)   --->   "%p_r_M_imag_15 = hadd i16 %p_r_M_imag_6, i16 %p_r_M_imag_18"   --->   Operation 190 'hadd' 'p_r_M_imag_15' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 191 [1/5] (2.95ns)   --->   "%p_r_M_real_18 = hadd i16 %p_r, i16 %p_r_2"   --->   Operation 191 'hadd' 'p_r_M_real_18' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 192 [1/5] (2.95ns)   --->   "%p_r_M_imag_20 = hadd i16 %p_r_M_imag_8, i16 %p_r_M_imag_19"   --->   Operation 192 'hadd' 'p_r_M_imag_20' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 193 [1/5] (2.95ns)   --->   "%p_r_M_imag_13 = hsub i16 %p_r_M_imag_6, i16 %p_r_M_imag_18"   --->   Operation 193 'hsub' 'p_r_M_imag_13' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [1/5] (2.95ns)   --->   "%p_r_M_real_19 = hsub i16 %p_r, i16 %p_r_2"   --->   Operation 194 'hsub' 'p_r_M_real_19' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 195 [1/5] (2.95ns)   --->   "%p_r_M_imag_21 = hsub i16 %p_r_M_imag_8, i16 %p_r_M_imag_19"   --->   Operation 195 'hsub' 'p_r_M_imag_21' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.95>
ST_19 : Operation 196 [5/5] (2.95ns)   --->   "%p_r_M_real_12 = hadd i16 %p_r_M_real_15, i16 %p_r_M_real_18"   --->   Operation 196 'hadd' 'p_r_M_real_12' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 197 [5/5] (2.95ns)   --->   "%p_r_M_imag_12 = hadd i16 %p_r_M_imag_15, i16 %p_r_M_imag_20"   --->   Operation 197 'hadd' 'p_r_M_imag_12' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 198 [5/5] (2.95ns)   --->   "%p_r_M_real_14 = hadd i16 %p_r_M_real_13, i16 %p_r_M_real_19"   --->   Operation 198 'hadd' 'p_r_M_real_14' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 199 [5/5] (2.95ns)   --->   "%p_r_M_imag_14 = hadd i16 %p_r_M_imag_13, i16 %p_r_M_imag_21"   --->   Operation 199 'hadd' 'p_r_M_imag_14' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 200 [5/5] (2.95ns)   --->   "%p_r_M_real_16 = hsub i16 %p_r_M_real_15, i16 %p_r_M_real_18"   --->   Operation 200 'hsub' 'p_r_M_real_16' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 201 [5/5] (2.95ns)   --->   "%p_r_M_imag_16 = hsub i16 %p_r_M_imag_15, i16 %p_r_M_imag_20"   --->   Operation 201 'hsub' 'p_r_M_imag_16' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.95>
ST_20 : Operation 202 [4/5] (2.95ns)   --->   "%p_r_M_real_12 = hadd i16 %p_r_M_real_15, i16 %p_r_M_real_18"   --->   Operation 202 'hadd' 'p_r_M_real_12' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 203 [4/5] (2.95ns)   --->   "%p_r_M_imag_12 = hadd i16 %p_r_M_imag_15, i16 %p_r_M_imag_20"   --->   Operation 203 'hadd' 'p_r_M_imag_12' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 204 [4/5] (2.95ns)   --->   "%p_r_M_real_14 = hadd i16 %p_r_M_real_13, i16 %p_r_M_real_19"   --->   Operation 204 'hadd' 'p_r_M_real_14' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 205 [4/5] (2.95ns)   --->   "%p_r_M_imag_14 = hadd i16 %p_r_M_imag_13, i16 %p_r_M_imag_21"   --->   Operation 205 'hadd' 'p_r_M_imag_14' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 206 [4/5] (2.95ns)   --->   "%p_r_M_real_16 = hsub i16 %p_r_M_real_15, i16 %p_r_M_real_18"   --->   Operation 206 'hsub' 'p_r_M_real_16' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 207 [4/5] (2.95ns)   --->   "%p_r_M_imag_16 = hsub i16 %p_r_M_imag_15, i16 %p_r_M_imag_20"   --->   Operation 207 'hsub' 'p_r_M_imag_16' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 208 [5/5] (2.95ns)   --->   "%p_r_M_real_17 = hsub i16 %p_r_M_real_13, i16 %p_r_M_real_19"   --->   Operation 208 'hsub' 'p_r_M_real_17' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 209 [5/5] (2.95ns)   --->   "%p_r_M_imag_17 = hsub i16 %p_r_M_imag_13, i16 %p_r_M_imag_21"   --->   Operation 209 'hsub' 'p_r_M_imag_17' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.95>
ST_21 : Operation 210 [3/5] (2.95ns)   --->   "%p_r_M_real_12 = hadd i16 %p_r_M_real_15, i16 %p_r_M_real_18"   --->   Operation 210 'hadd' 'p_r_M_real_12' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 211 [3/5] (2.95ns)   --->   "%p_r_M_imag_12 = hadd i16 %p_r_M_imag_15, i16 %p_r_M_imag_20"   --->   Operation 211 'hadd' 'p_r_M_imag_12' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 212 [3/5] (2.95ns)   --->   "%p_r_M_real_14 = hadd i16 %p_r_M_real_13, i16 %p_r_M_real_19"   --->   Operation 212 'hadd' 'p_r_M_real_14' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 213 [3/5] (2.95ns)   --->   "%p_r_M_imag_14 = hadd i16 %p_r_M_imag_13, i16 %p_r_M_imag_21"   --->   Operation 213 'hadd' 'p_r_M_imag_14' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 214 [3/5] (2.95ns)   --->   "%p_r_M_real_16 = hsub i16 %p_r_M_real_15, i16 %p_r_M_real_18"   --->   Operation 214 'hsub' 'p_r_M_real_16' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 215 [3/5] (2.95ns)   --->   "%p_r_M_imag_16 = hsub i16 %p_r_M_imag_15, i16 %p_r_M_imag_20"   --->   Operation 215 'hsub' 'p_r_M_imag_16' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 216 [4/5] (2.95ns)   --->   "%p_r_M_real_17 = hsub i16 %p_r_M_real_13, i16 %p_r_M_real_19"   --->   Operation 216 'hsub' 'p_r_M_real_17' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 217 [4/5] (2.95ns)   --->   "%p_r_M_imag_17 = hsub i16 %p_r_M_imag_13, i16 %p_r_M_imag_21"   --->   Operation 217 'hsub' 'p_r_M_imag_17' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.95>
ST_22 : Operation 218 [2/5] (2.95ns)   --->   "%p_r_M_real_12 = hadd i16 %p_r_M_real_15, i16 %p_r_M_real_18"   --->   Operation 218 'hadd' 'p_r_M_real_12' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 219 [2/5] (2.95ns)   --->   "%p_r_M_imag_12 = hadd i16 %p_r_M_imag_15, i16 %p_r_M_imag_20"   --->   Operation 219 'hadd' 'p_r_M_imag_12' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 220 [2/5] (2.95ns)   --->   "%p_r_M_real_14 = hadd i16 %p_r_M_real_13, i16 %p_r_M_real_19"   --->   Operation 220 'hadd' 'p_r_M_real_14' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 221 [2/5] (2.95ns)   --->   "%p_r_M_imag_14 = hadd i16 %p_r_M_imag_13, i16 %p_r_M_imag_21"   --->   Operation 221 'hadd' 'p_r_M_imag_14' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 222 [2/5] (2.95ns)   --->   "%p_r_M_real_16 = hsub i16 %p_r_M_real_15, i16 %p_r_M_real_18"   --->   Operation 222 'hsub' 'p_r_M_real_16' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 223 [2/5] (2.95ns)   --->   "%p_r_M_imag_16 = hsub i16 %p_r_M_imag_15, i16 %p_r_M_imag_20"   --->   Operation 223 'hsub' 'p_r_M_imag_16' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 224 [3/5] (2.95ns)   --->   "%p_r_M_real_17 = hsub i16 %p_r_M_real_13, i16 %p_r_M_real_19"   --->   Operation 224 'hsub' 'p_r_M_real_17' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 225 [3/5] (2.95ns)   --->   "%p_r_M_imag_17 = hsub i16 %p_r_M_imag_13, i16 %p_r_M_imag_21"   --->   Operation 225 'hsub' 'p_r_M_imag_17' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.95>
ST_23 : Operation 226 [1/5] (2.95ns)   --->   "%p_r_M_real_12 = hadd i16 %p_r_M_real_15, i16 %p_r_M_real_18"   --->   Operation 226 'hadd' 'p_r_M_real_12' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 227 [1/5] (2.95ns)   --->   "%p_r_M_imag_12 = hadd i16 %p_r_M_imag_15, i16 %p_r_M_imag_20"   --->   Operation 227 'hadd' 'p_r_M_imag_12' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 228 [1/5] (2.95ns)   --->   "%p_r_M_real_14 = hadd i16 %p_r_M_real_13, i16 %p_r_M_real_19"   --->   Operation 228 'hadd' 'p_r_M_real_14' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 229 [1/5] (2.95ns)   --->   "%p_r_M_imag_14 = hadd i16 %p_r_M_imag_13, i16 %p_r_M_imag_21"   --->   Operation 229 'hadd' 'p_r_M_imag_14' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 230 [1/5] (2.95ns)   --->   "%p_r_M_real_16 = hsub i16 %p_r_M_real_15, i16 %p_r_M_real_18"   --->   Operation 230 'hsub' 'p_r_M_real_16' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 231 [1/5] (2.95ns)   --->   "%p_r_M_imag_16 = hsub i16 %p_r_M_imag_15, i16 %p_r_M_imag_20"   --->   Operation 231 'hsub' 'p_r_M_imag_16' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 232 [2/5] (2.95ns)   --->   "%p_r_M_real_17 = hsub i16 %p_r_M_real_13, i16 %p_r_M_real_19"   --->   Operation 232 'hsub' 'p_r_M_real_17' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 233 [2/5] (2.95ns)   --->   "%p_r_M_imag_17 = hsub i16 %p_r_M_imag_13, i16 %p_r_M_imag_21"   --->   Operation 233 'hsub' 'p_r_M_imag_17' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 261 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 261 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 2.95>
ST_24 : Operation 234 [1/1] (0.00ns)   --->   "%X_addr = getelementptr i32 %X, i64 0, i64 %zext_ln328" [src/fft.cpp:36]   --->   Operation 234 'getelementptr' 'X_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 235 [1/1] (0.00ns)   --->   "%X_addr_5 = getelementptr i32 %X, i64 0, i64 %zext_ln388_3" [src/fft.cpp:37]   --->   Operation 235 'getelementptr' 'X_addr_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 236 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i16 %p_r_M_real_12" [src/fft.cpp:36]   --->   Operation 236 'bitcast' 'bitcast_ln36' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 237 [1/1] (0.00ns)   --->   "%bitcast_ln36_1 = bitcast i16 %p_r_M_imag_12" [src/fft.cpp:36]   --->   Operation 237 'bitcast' 'bitcast_ln36_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 238 [1/1] (0.00ns)   --->   "%add3_i_i290_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln36_1, i16 %bitcast_ln36" [src/fft.cpp:36]   --->   Operation 238 'bitconcatenate' 'add3_i_i290_partset' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 239 [1/1] (1.35ns)   --->   "%store_ln36 = store i32 %add3_i_i290_partset, i12 %X_addr" [src/fft.cpp:36]   --->   Operation 239 'store' 'store_ln36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 240 [1/1] (0.00ns)   --->   "%bitcast_ln37 = bitcast i16 %p_r_M_real_14" [src/fft.cpp:37]   --->   Operation 240 'bitcast' 'bitcast_ln37' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 241 [1/1] (0.00ns)   --->   "%bitcast_ln37_1 = bitcast i16 %p_r_M_imag_14" [src/fft.cpp:37]   --->   Operation 241 'bitcast' 'bitcast_ln37_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 242 [1/1] (0.00ns)   --->   "%add3_i_i294_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln37_1, i16 %bitcast_ln37" [src/fft.cpp:37]   --->   Operation 242 'bitconcatenate' 'add3_i_i294_partset' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 243 [1/1] (1.35ns)   --->   "%store_ln37 = store i32 %add3_i_i294_partset, i12 %X_addr_5" [src/fft.cpp:37]   --->   Operation 243 'store' 'store_ln37' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 244 [1/5] (2.95ns)   --->   "%p_r_M_real_17 = hsub i16 %p_r_M_real_13, i16 %p_r_M_real_19"   --->   Operation 244 'hsub' 'p_r_M_real_17' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 245 [1/5] (2.95ns)   --->   "%p_r_M_imag_17 = hsub i16 %p_r_M_imag_13, i16 %p_r_M_imag_21"   --->   Operation 245 'hsub' 'p_r_M_imag_17' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.35>
ST_25 : Operation 246 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @SKIP_X_SKIP_Y_str"   --->   Operation 246 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 247 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 64, i64 16"   --->   Operation 247 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 248 [1/1] (0.00ns)   --->   "%X_addr_4 = getelementptr i32 %X, i64 0, i64 %zext_ln388_1" [src/fft.cpp:38]   --->   Operation 248 'getelementptr' 'X_addr_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 249 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_18" [src/fft.cpp:25]   --->   Operation 249 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 250 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/fft.cpp:10]   --->   Operation 250 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 251 [1/1] (0.00ns)   --->   "%X_addr_6 = getelementptr i32 %X, i64 0, i64 %zext_ln388_4" [src/fft.cpp:39]   --->   Operation 251 'getelementptr' 'X_addr_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 252 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast i16 %p_r_M_real_16" [src/fft.cpp:38]   --->   Operation 252 'bitcast' 'bitcast_ln38' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 253 [1/1] (0.00ns)   --->   "%bitcast_ln38_1 = bitcast i16 %p_r_M_imag_16" [src/fft.cpp:38]   --->   Operation 253 'bitcast' 'bitcast_ln38_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 254 [1/1] (0.00ns)   --->   "%sub3_i_i298_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln38_1, i16 %bitcast_ln38" [src/fft.cpp:38]   --->   Operation 254 'bitconcatenate' 'sub3_i_i298_partset' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 255 [1/1] (1.35ns)   --->   "%store_ln38 = store i32 %sub3_i_i298_partset, i12 %X_addr_4" [src/fft.cpp:38]   --->   Operation 255 'store' 'store_ln38' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 256 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i16 %p_r_M_real_17" [src/fft.cpp:39]   --->   Operation 256 'bitcast' 'bitcast_ln39' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 257 [1/1] (0.00ns)   --->   "%bitcast_ln39_1 = bitcast i16 %p_r_M_imag_17" [src/fft.cpp:39]   --->   Operation 257 'bitcast' 'bitcast_ln39_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 258 [1/1] (0.00ns)   --->   "%sub3_i_i302_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln39_1, i16 %bitcast_ln39" [src/fft.cpp:39]   --->   Operation 258 'bitconcatenate' 'sub3_i_i302_partset' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 259 [1/1] (1.35ns)   --->   "%store_ln39 = store i32 %sub3_i_i302_partset, i12 %X_addr_6" [src/fft.cpp:39]   --->   Operation 259 'store' 'store_ln39' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.body26" [src/fft.cpp:22]   --->   Operation 260 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k2                    (alloca           ) [ 01000000000000000000000000]
m2                    (alloca           ) [ 01100000000000000000000000]
m1                    (alloca           ) [ 01000000000000000000000000]
indvar_flatten        (alloca           ) [ 01000000000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000000000000000]
trunc_ln17_read       (read             ) [ 00000000000000000000000000]
bound_read            (read             ) [ 00000000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000]
indvar_flatten_load   (load             ) [ 00000000000000000000000000]
icmp_ln1027           (icmp             ) [ 01111111111111111111111100]
add_ln1027            (add              ) [ 00000000000000000000000000]
br_ln1027             (br               ) [ 00000000000000000000000000]
k2_load               (load             ) [ 00000000000000000000000000]
m1_load               (load             ) [ 00000000000000000000000000]
add_ln57              (add              ) [ 00000000000000000000000000]
icmp_ln1027_4         (icmp             ) [ 00100000000000000000000000]
select_ln1027_2       (select           ) [ 00000000000000000000000000]
trunc_ln388           (trunc            ) [ 00100000000000000000000000]
add_ln22              (add              ) [ 00000000000000000000000000]
k2_1                  (select           ) [ 00000000000000000000000000]
store_ln22            (store            ) [ 00000000000000000000000000]
store_ln22            (store            ) [ 00000000000000000000000000]
store_ln22            (store            ) [ 00000000000000000000000000]
m2_load               (load             ) [ 00000000000000000000000000]
select_ln1027         (select           ) [ 00000000000000000000000000]
tmp_s                 (bitconcatenate   ) [ 00000000000000000000000000]
or_ln1027             (or               ) [ 00000000000000000000000000]
tmp_6                 (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln388            (zext             ) [ 00000000000000000000000000]
add_ln388             (add              ) [ 00000000000000000000000000]
zext_ln388_1          (zext             ) [ 01111111111111111111111111]
I_addr                (getelementptr    ) [ 01010000000000000000000000]
add_ln328             (add              ) [ 01111111111100000000000000]
or_ln30               (or               ) [ 00000000000000000000000000]
zext_ln388_2          (zext             ) [ 00000000000000000000000000]
add_ln388_1           (add              ) [ 00000000000000000000000000]
zext_ln388_3          (zext             ) [ 01111111111111111111111110]
I_addr_5              (getelementptr    ) [ 01010000000000000000000000]
add_ln388_2           (add              ) [ 01010000000000000000000000]
add_ln47              (add              ) [ 00000000000000000000000000]
store_ln22            (store            ) [ 00000000000000000000000000]
I_load                (load             ) [ 00000000000000000000000000]
trunc_ln388_1         (trunc            ) [ 00101000000000000000000000]
trunc_ln388_s         (partselect       ) [ 00101000000000000000000000]
zext_ln388_4          (zext             ) [ 01101111111111111111111111]
I_addr_6              (getelementptr    ) [ 00101000000000000000000000]
I_load_4              (load             ) [ 00000000000000000000000000]
trunc_ln388_2         (trunc            ) [ 01101100000000000000000000]
trunc_ln388_3         (partselect       ) [ 00101000000000000000000000]
p_r_M_real            (bitcast          ) [ 01100111111110000000000000]
p_r_M_imag            (bitcast          ) [ 01100111111110000000000000]
p_r_M_imag_2          (bitcast          ) [ 01100111111111000000000000]
I_load_5              (load             ) [ 00000000000000000000000000]
trunc_ln388_4         (trunc            ) [ 01000100000000000000000000]
trunc_ln388_5         (partselect       ) [ 01000100000000000000000000]
p_r_M_real_2          (bitcast          ) [ 01100011111110000000000000]
p_r_M_real_4          (bitcast          ) [ 01100011111111000000000000]
p_r_M_imag_4          (bitcast          ) [ 01100011111111000000000000]
mul3_i_i              (hmul             ) [ 01100000111110000000000000]
mul6_i_i              (hmul             ) [ 01100000111110000000000000]
mul3_i_i2             (hmul             ) [ 01100000111110000000000000]
mul6_i_i2             (hmul             ) [ 01100000011111000000000000]
mul3_i_i3             (hmul             ) [ 01100000011111000000000000]
mul6_i_i3             (hmul             ) [ 01100000011111000000000000]
zext_ln328            (zext             ) [ 01100000000011111111111110]
I_addr_4              (getelementptr    ) [ 00100000000010000000000000]
p_r                   (hsub             ) [ 01100000000001111110000000]
p_r_M_imag_8          (hadd             ) [ 01100000000001111110000000]
p_r_1                 (hsub             ) [ 01100000000001111100000000]
I_load_6              (load             ) [ 00000000000000000000000000]
trunc_ln328           (trunc            ) [ 01000000000001000000000000]
trunc_ln328_6         (partselect       ) [ 01100000000001100000000000]
p_r_M_imag_18         (hadd             ) [ 01100000000000111110000000]
p_r_2                 (hsub             ) [ 01100000000000111110000000]
p_r_M_imag_19         (hadd             ) [ 01100000000000111110000000]
p_r_M_real_6          (bitcast          ) [ 01100000000000111100000000]
p_r_M_imag_6          (bitcast          ) [ 01100000000000011110000000]
p_r_M_real_15         (hadd             ) [ 01100000000000000011111100]
p_r_M_real_13         (hsub             ) [ 01100000000000000011111110]
p_r_M_imag_15         (hadd             ) [ 01100000000000000001111100]
p_r_M_real_18         (hadd             ) [ 01100000000000000001111100]
p_r_M_imag_20         (hadd             ) [ 01100000000000000001111100]
p_r_M_imag_13         (hsub             ) [ 01100000000000000001111110]
p_r_M_real_19         (hsub             ) [ 01100000000000000001111110]
p_r_M_imag_21         (hsub             ) [ 01100000000000000001111110]
p_r_M_real_12         (hadd             ) [ 00100000000000000000000010]
p_r_M_imag_12         (hadd             ) [ 00100000000000000000000010]
p_r_M_real_14         (hadd             ) [ 00100000000000000000000010]
p_r_M_imag_14         (hadd             ) [ 00100000000000000000000010]
p_r_M_real_16         (hsub             ) [ 01100000000000000000000011]
p_r_M_imag_16         (hsub             ) [ 01100000000000000000000011]
X_addr                (getelementptr    ) [ 00000000000000000000000000]
X_addr_5              (getelementptr    ) [ 00000000000000000000000000]
bitcast_ln36          (bitcast          ) [ 00000000000000000000000000]
bitcast_ln36_1        (bitcast          ) [ 00000000000000000000000000]
add3_i_i290_partset   (bitconcatenate   ) [ 00000000000000000000000000]
store_ln36            (store            ) [ 00000000000000000000000000]
bitcast_ln37          (bitcast          ) [ 00000000000000000000000000]
bitcast_ln37_1        (bitcast          ) [ 00000000000000000000000000]
add3_i_i294_partset   (bitconcatenate   ) [ 00000000000000000000000000]
store_ln37            (store            ) [ 00000000000000000000000000]
p_r_M_real_17         (hsub             ) [ 01000000000000000000000001]
p_r_M_imag_17         (hsub             ) [ 01000000000000000000000001]
specloopname_ln0      (specloopname     ) [ 00000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000]
X_addr_4              (getelementptr    ) [ 00000000000000000000000000]
specpipeline_ln25     (specpipeline     ) [ 00000000000000000000000000]
specloopname_ln10     (specloopname     ) [ 00000000000000000000000000]
X_addr_6              (getelementptr    ) [ 00000000000000000000000000]
bitcast_ln38          (bitcast          ) [ 00000000000000000000000000]
bitcast_ln38_1        (bitcast          ) [ 00000000000000000000000000]
sub3_i_i298_partset   (bitconcatenate   ) [ 00000000000000000000000000]
store_ln38            (store            ) [ 00000000000000000000000000]
bitcast_ln39          (bitcast          ) [ 00000000000000000000000000]
bitcast_ln39_1        (bitcast          ) [ 00000000000000000000000000]
sub3_i_i302_partset   (bitconcatenate   ) [ 00000000000000000000000000]
store_ln39            (store            ) [ 00000000000000000000000000]
br_ln22               (br               ) [ 00000000000000000000000000]
ret_ln0               (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln17">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="I">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="X">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="SKIP_X_SKIP_Y_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="k2_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="m2_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="m1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="indvar_flatten_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="trunc_ln17_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="7" slack="0"/>
<pin id="92" dir="0" index="1" bw="7" slack="0"/>
<pin id="93" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln17_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="bound_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="14" slack="0"/>
<pin id="98" dir="0" index="1" bw="14" slack="0"/>
<pin id="99" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="I_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="12" slack="0"/>
<pin id="106" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="I_addr/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="12" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="0"/>
<pin id="114" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="115" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="0"/>
<pin id="117" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="I_load/2 I_load_4/2 I_load_5/3 I_load_6/11 "/>
</bind>
</comp>

<comp id="119" class="1004" name="I_addr_5_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="12" slack="0"/>
<pin id="123" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="I_addr_5/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="I_addr_6_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="12" slack="0"/>
<pin id="131" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="I_addr_6/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="I_addr_4_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="12" slack="0"/>
<pin id="139" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="I_addr_4/11 "/>
</bind>
</comp>

<comp id="143" class="1004" name="X_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="12" slack="13"/>
<pin id="147" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr/24 "/>
</bind>
</comp>

<comp id="150" class="1004" name="X_addr_5_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="12" slack="22"/>
<pin id="154" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr_5/24 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="12" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="0" slack="0"/>
<pin id="162" dir="0" index="4" bw="12" slack="0"/>
<pin id="163" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="165" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/24 store_ln37/24 store_ln38/25 store_ln39/25 "/>
</bind>
</comp>

<comp id="168" class="1004" name="X_addr_4_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="12" slack="23"/>
<pin id="172" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr_4/25 "/>
</bind>
</comp>

<comp id="175" class="1004" name="X_addr_6_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="12" slack="22"/>
<pin id="179" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr_6/25 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="1"/>
<pin id="186" dir="0" index="1" bw="16" slack="4"/>
<pin id="187" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_imag_8/8 p_r_M_imag_18/9 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="1"/>
<pin id="191" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_imag_19/9 p_r_M_imag_15/14 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="1"/>
<pin id="195" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_real_15/13 p_r_M_real_18/14 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="2"/>
<pin id="198" dir="0" index="1" bw="16" slack="1"/>
<pin id="199" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_imag_20/14 p_r_M_real_12/19 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="1"/>
<pin id="202" dir="0" index="1" bw="16" slack="1"/>
<pin id="203" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_imag_12/19 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="2"/>
<pin id="206" dir="0" index="1" bw="16" slack="1"/>
<pin id="207" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_real_14/19 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="1"/>
<pin id="210" dir="0" index="1" bw="16" slack="1"/>
<pin id="211" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_imag_14/19 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="4"/>
<pin id="214" dir="0" index="1" bw="16" slack="1"/>
<pin id="215" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r/8 p_r_2/9 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="1"/>
<pin id="219" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_1/8 p_r_M_real_13/13 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="1"/>
<pin id="223" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_M_imag_13/14 p_r_M_real_16/19 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="1"/>
<pin id="226" dir="0" index="1" bw="16" slack="1"/>
<pin id="227" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_M_real_19/14 p_r_M_imag_16/19 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="2"/>
<pin id="230" dir="0" index="1" bw="16" slack="1"/>
<pin id="231" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_M_imag_21/14 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="3"/>
<pin id="234" dir="0" index="1" bw="16" slack="2"/>
<pin id="235" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_M_real_17/20 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="2"/>
<pin id="238" dir="0" index="1" bw="16" slack="2"/>
<pin id="239" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_M_imag_17/20 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="0"/>
<pin id="243" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul3_i_i/4 mul6_i_i2/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="0" index="1" bw="16" slack="0"/>
<pin id="248" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul6_i_i/4 mul3_i_i3/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul3_i_i2/4 mul6_i_i3/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="0" index="2" bw="6" slack="0"/>
<pin id="259" dir="0" index="3" bw="6" slack="0"/>
<pin id="260" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln388_s/3 trunc_ln388_5/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="0" index="2" bw="6" slack="0"/>
<pin id="269" dir="0" index="3" bw="6" slack="0"/>
<pin id="270" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln388_3/3 trunc_ln328_6/12 "/>
</bind>
</comp>

<comp id="275" class="1005" name="reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="1"/>
<pin id="277" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln388_s trunc_ln388_5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln0_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="14" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln0_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln0_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln0_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="7" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="indvar_flatten_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="14" slack="0"/>
<pin id="301" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln1027_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="14" slack="0"/>
<pin id="304" dir="0" index="1" bw="14" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln1027_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="14" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="k2_load_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="0"/>
<pin id="316" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k2_load/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="m1_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m1_load/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln57_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="3" slack="0"/>
<pin id="323" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln1027_4_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="0" index="1" bw="7" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_4/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="select_ln1027_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="0" index="2" bw="8" slack="0"/>
<pin id="336" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_2/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="trunc_ln388_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln388/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln22_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="7" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="k2_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="7" slack="0"/>
<pin id="353" dir="0" index="2" bw="7" slack="0"/>
<pin id="354" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k2_1/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln22_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="14" slack="0"/>
<pin id="360" dir="0" index="1" bw="14" slack="0"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln22_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="0"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln22_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="0"/>
<pin id="370" dir="0" index="1" bw="7" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="m2_load_load_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="1"/>
<pin id="375" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m2_load/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="select_ln1027_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="0" index="1" bw="8" slack="0"/>
<pin id="379" dir="0" index="2" bw="8" slack="0"/>
<pin id="380" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_s_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="12" slack="0"/>
<pin id="385" dir="0" index="1" bw="6" slack="1"/>
<pin id="386" dir="0" index="2" bw="1" slack="0"/>
<pin id="387" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="or_ln1027_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="6" slack="1"/>
<pin id="392" dir="0" index="1" bw="6" slack="0"/>
<pin id="393" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1027/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_6_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="12" slack="0"/>
<pin id="397" dir="0" index="1" bw="6" slack="0"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln388_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln388/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln388_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="12" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="0"/>
<pin id="410" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln388/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln388_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="12" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln388_1/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln328_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="12" slack="0"/>
<pin id="420" dir="0" index="1" bw="8" slack="0"/>
<pin id="421" dir="1" index="2" bw="12" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln328/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="or_ln30_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="0"/>
<pin id="426" dir="0" index="1" bw="8" slack="0"/>
<pin id="427" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln30/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln388_2_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln388_2/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln388_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="12" slack="0"/>
<pin id="436" dir="0" index="1" bw="8" slack="0"/>
<pin id="437" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln388_1/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln388_3_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="12" slack="0"/>
<pin id="442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln388_3/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln388_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="12" slack="0"/>
<pin id="447" dir="0" index="1" bw="8" slack="0"/>
<pin id="448" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln388_2/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln47_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="0" index="1" bw="3" slack="0"/>
<pin id="454" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="store_ln22_store_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="0" index="1" bw="8" slack="1"/>
<pin id="460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="trunc_ln388_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln388_1/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln388_4_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="12" slack="1"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln388_4/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="trunc_ln388_2_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln388_2/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="p_r_M_real_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="1"/>
<pin id="476" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_real/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="p_r_M_imag_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="1"/>
<pin id="480" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_imag/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="p_r_M_imag_2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="16" slack="1"/>
<pin id="485" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_imag_2/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="trunc_ln388_4_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln388_4/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="p_r_M_real_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="16" slack="2"/>
<pin id="493" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_real_2/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="p_r_M_real_4_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="16" slack="1"/>
<pin id="497" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_real_4/5 "/>
</bind>
</comp>

<comp id="499" class="1004" name="p_r_M_imag_4_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="16" slack="1"/>
<pin id="501" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_imag_4/5 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln328_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="12" slack="9"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln328/11 "/>
</bind>
</comp>

<comp id="508" class="1004" name="trunc_ln328_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln328/12 "/>
</bind>
</comp>

<comp id="512" class="1004" name="p_r_M_real_6_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="1"/>
<pin id="514" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_real_6/13 "/>
</bind>
</comp>

<comp id="517" class="1004" name="p_r_M_imag_6_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="2"/>
<pin id="519" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_imag_6/14 "/>
</bind>
</comp>

<comp id="522" class="1004" name="bitcast_ln36_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="16" slack="1"/>
<pin id="524" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36/24 "/>
</bind>
</comp>

<comp id="525" class="1004" name="bitcast_ln36_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="1"/>
<pin id="527" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_1/24 "/>
</bind>
</comp>

<comp id="528" class="1004" name="add3_i_i290_partset_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="0" index="1" bw="16" slack="0"/>
<pin id="531" dir="0" index="2" bw="16" slack="0"/>
<pin id="532" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add3_i_i290_partset/24 "/>
</bind>
</comp>

<comp id="537" class="1004" name="bitcast_ln37_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="16" slack="1"/>
<pin id="539" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln37/24 "/>
</bind>
</comp>

<comp id="540" class="1004" name="bitcast_ln37_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="1"/>
<pin id="542" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln37_1/24 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add3_i_i294_partset_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="0" index="1" bw="16" slack="0"/>
<pin id="546" dir="0" index="2" bw="16" slack="0"/>
<pin id="547" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add3_i_i294_partset/24 "/>
</bind>
</comp>

<comp id="552" class="1004" name="bitcast_ln38_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="2"/>
<pin id="554" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln38/25 "/>
</bind>
</comp>

<comp id="555" class="1004" name="bitcast_ln38_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="2"/>
<pin id="557" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln38_1/25 "/>
</bind>
</comp>

<comp id="558" class="1004" name="sub3_i_i298_partset_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="16" slack="0"/>
<pin id="561" dir="0" index="2" bw="16" slack="0"/>
<pin id="562" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sub3_i_i298_partset/25 "/>
</bind>
</comp>

<comp id="567" class="1004" name="bitcast_ln39_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="16" slack="1"/>
<pin id="569" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39/25 "/>
</bind>
</comp>

<comp id="570" class="1004" name="bitcast_ln39_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="1"/>
<pin id="572" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_1/25 "/>
</bind>
</comp>

<comp id="573" class="1004" name="sub3_i_i302_partset_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="0" index="1" bw="16" slack="0"/>
<pin id="576" dir="0" index="2" bw="16" slack="0"/>
<pin id="577" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sub3_i_i302_partset/25 "/>
</bind>
</comp>

<comp id="582" class="1005" name="k2_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="7" slack="0"/>
<pin id="584" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k2 "/>
</bind>
</comp>

<comp id="589" class="1005" name="m2_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="0"/>
<pin id="591" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="m2 "/>
</bind>
</comp>

<comp id="596" class="1005" name="m1_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="0"/>
<pin id="598" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="m1 "/>
</bind>
</comp>

<comp id="603" class="1005" name="indvar_flatten_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="14" slack="0"/>
<pin id="605" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="610" class="1005" name="icmp_ln1027_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1027 "/>
</bind>
</comp>

<comp id="614" class="1005" name="icmp_ln1027_4_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="1"/>
<pin id="616" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1027_4 "/>
</bind>
</comp>

<comp id="619" class="1005" name="trunc_ln388_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="6" slack="1"/>
<pin id="621" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln388 "/>
</bind>
</comp>

<comp id="625" class="1005" name="zext_ln388_1_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="64" slack="23"/>
<pin id="627" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="zext_ln388_1 "/>
</bind>
</comp>

<comp id="630" class="1005" name="I_addr_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="12" slack="1"/>
<pin id="632" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="I_addr "/>
</bind>
</comp>

<comp id="635" class="1005" name="add_ln328_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="12" slack="9"/>
<pin id="637" dir="1" index="1" bw="12" slack="9"/>
</pin_list>
<bind>
<opset="add_ln328 "/>
</bind>
</comp>

<comp id="640" class="1005" name="zext_ln388_3_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="64" slack="22"/>
<pin id="642" dir="1" index="1" bw="64" slack="22"/>
</pin_list>
<bind>
<opset="zext_ln388_3 "/>
</bind>
</comp>

<comp id="645" class="1005" name="I_addr_5_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="12" slack="1"/>
<pin id="647" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="I_addr_5 "/>
</bind>
</comp>

<comp id="650" class="1005" name="add_ln388_2_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="12" slack="1"/>
<pin id="652" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln388_2 "/>
</bind>
</comp>

<comp id="655" class="1005" name="trunc_ln388_1_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="16" slack="1"/>
<pin id="657" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln388_1 "/>
</bind>
</comp>

<comp id="660" class="1005" name="zext_ln388_4_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="64" slack="22"/>
<pin id="662" dir="1" index="1" bw="64" slack="22"/>
</pin_list>
<bind>
<opset="zext_ln388_4 "/>
</bind>
</comp>

<comp id="665" class="1005" name="I_addr_6_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="12" slack="1"/>
<pin id="667" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="I_addr_6 "/>
</bind>
</comp>

<comp id="670" class="1005" name="trunc_ln388_2_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="16" slack="2"/>
<pin id="672" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln388_2 "/>
</bind>
</comp>

<comp id="675" class="1005" name="trunc_ln388_3_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="16" slack="1"/>
<pin id="677" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln388_3 "/>
</bind>
</comp>

<comp id="680" class="1005" name="p_r_M_real_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="16" slack="1"/>
<pin id="682" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real "/>
</bind>
</comp>

<comp id="686" class="1005" name="p_r_M_imag_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="16" slack="1"/>
<pin id="688" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag "/>
</bind>
</comp>

<comp id="692" class="1005" name="p_r_M_imag_2_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="16" slack="1"/>
<pin id="694" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_2 "/>
</bind>
</comp>

<comp id="698" class="1005" name="trunc_ln388_4_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="16" slack="1"/>
<pin id="700" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln388_4 "/>
</bind>
</comp>

<comp id="703" class="1005" name="p_r_M_real_2_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="16" slack="1"/>
<pin id="705" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_2 "/>
</bind>
</comp>

<comp id="709" class="1005" name="p_r_M_real_4_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="16" slack="1"/>
<pin id="711" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_4 "/>
</bind>
</comp>

<comp id="715" class="1005" name="p_r_M_imag_4_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="16" slack="1"/>
<pin id="717" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_4 "/>
</bind>
</comp>

<comp id="721" class="1005" name="mul3_i_i_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="16" slack="1"/>
<pin id="723" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul3_i_i "/>
</bind>
</comp>

<comp id="726" class="1005" name="mul6_i_i_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="16" slack="1"/>
<pin id="728" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul6_i_i "/>
</bind>
</comp>

<comp id="731" class="1005" name="mul3_i_i2_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="16" slack="1"/>
<pin id="733" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul3_i_i2 "/>
</bind>
</comp>

<comp id="736" class="1005" name="mul6_i_i2_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="16" slack="1"/>
<pin id="738" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul6_i_i2 "/>
</bind>
</comp>

<comp id="741" class="1005" name="mul3_i_i3_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="16" slack="1"/>
<pin id="743" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul3_i_i3 "/>
</bind>
</comp>

<comp id="746" class="1005" name="mul6_i_i3_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="16" slack="1"/>
<pin id="748" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul6_i_i3 "/>
</bind>
</comp>

<comp id="751" class="1005" name="zext_ln328_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="64" slack="13"/>
<pin id="753" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="zext_ln328 "/>
</bind>
</comp>

<comp id="756" class="1005" name="I_addr_4_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="12" slack="1"/>
<pin id="758" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="I_addr_4 "/>
</bind>
</comp>

<comp id="761" class="1005" name="p_r_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="16" slack="2"/>
<pin id="763" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_r "/>
</bind>
</comp>

<comp id="767" class="1005" name="p_r_M_imag_8_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="16" slack="2"/>
<pin id="769" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_imag_8 "/>
</bind>
</comp>

<comp id="773" class="1005" name="p_r_1_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="16" slack="1"/>
<pin id="775" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_1 "/>
</bind>
</comp>

<comp id="779" class="1005" name="trunc_ln328_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="16" slack="1"/>
<pin id="781" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln328 "/>
</bind>
</comp>

<comp id="784" class="1005" name="trunc_ln328_6_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="16" slack="2"/>
<pin id="786" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln328_6 "/>
</bind>
</comp>

<comp id="789" class="1005" name="p_r_M_imag_18_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="16" slack="1"/>
<pin id="791" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_18 "/>
</bind>
</comp>

<comp id="795" class="1005" name="p_r_2_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="16" slack="1"/>
<pin id="797" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_2 "/>
</bind>
</comp>

<comp id="801" class="1005" name="p_r_M_imag_19_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="16" slack="1"/>
<pin id="803" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_19 "/>
</bind>
</comp>

<comp id="807" class="1005" name="p_r_M_real_6_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="16" slack="1"/>
<pin id="809" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_6 "/>
</bind>
</comp>

<comp id="813" class="1005" name="p_r_M_imag_6_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="16" slack="1"/>
<pin id="815" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_6 "/>
</bind>
</comp>

<comp id="819" class="1005" name="p_r_M_real_15_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="16" slack="2"/>
<pin id="821" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_real_15 "/>
</bind>
</comp>

<comp id="825" class="1005" name="p_r_M_real_13_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="16" slack="2"/>
<pin id="827" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_real_13 "/>
</bind>
</comp>

<comp id="831" class="1005" name="p_r_M_imag_15_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="16" slack="1"/>
<pin id="833" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_15 "/>
</bind>
</comp>

<comp id="837" class="1005" name="p_r_M_real_18_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="16" slack="1"/>
<pin id="839" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_18 "/>
</bind>
</comp>

<comp id="843" class="1005" name="p_r_M_imag_20_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="16" slack="1"/>
<pin id="845" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_20 "/>
</bind>
</comp>

<comp id="849" class="1005" name="p_r_M_imag_13_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="16" slack="1"/>
<pin id="851" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_13 "/>
</bind>
</comp>

<comp id="855" class="1005" name="p_r_M_real_19_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="16" slack="1"/>
<pin id="857" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_19 "/>
</bind>
</comp>

<comp id="861" class="1005" name="p_r_M_imag_21_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="16" slack="1"/>
<pin id="863" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_21 "/>
</bind>
</comp>

<comp id="867" class="1005" name="p_r_M_real_12_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="16" slack="1"/>
<pin id="869" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_12 "/>
</bind>
</comp>

<comp id="872" class="1005" name="p_r_M_imag_12_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="16" slack="1"/>
<pin id="874" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_12 "/>
</bind>
</comp>

<comp id="877" class="1005" name="p_r_M_real_14_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="16" slack="1"/>
<pin id="879" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_14 "/>
</bind>
</comp>

<comp id="882" class="1005" name="p_r_M_imag_14_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="16" slack="1"/>
<pin id="884" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_14 "/>
</bind>
</comp>

<comp id="887" class="1005" name="p_r_M_real_16_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="16" slack="2"/>
<pin id="889" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_real_16 "/>
</bind>
</comp>

<comp id="892" class="1005" name="p_r_M_imag_16_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="16" slack="2"/>
<pin id="894" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_imag_16 "/>
</bind>
</comp>

<comp id="897" class="1005" name="p_r_M_real_17_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="16" slack="1"/>
<pin id="899" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_17 "/>
</bind>
</comp>

<comp id="902" class="1005" name="p_r_M_imag_17_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="16" slack="1"/>
<pin id="904" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="40" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="118"><net_src comp="102" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="40" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="119" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="40" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="127" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="40" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="40" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="166"><net_src comp="143" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="167"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="40" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="6" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="40" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="168" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="183"><net_src comp="175" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="244"><net_src comp="50" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="50" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="50" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="44" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="109" pin="7"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="46" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="48" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="109" pin="3"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="46" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="48" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="278"><net_src comp="255" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="22" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="24" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="24" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="26" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="306"><net_src comp="299" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="96" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="299" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="28" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="324"><net_src comp="317" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="30" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="314" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="90" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="320" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="317" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="343"><net_src comp="332" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="314" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="32" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="326" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="32" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="344" pin="2"/><net_sink comp="350" pin=2"/></net>

<net id="362"><net_src comp="308" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="332" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="350" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="381"><net_src comp="24" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="382"><net_src comp="373" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="388"><net_src comp="34" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="36" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="394"><net_src comp="38" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="34" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="390" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="36" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="376" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="395" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="403" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="422"><net_src comp="383" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="403" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="376" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="42" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="424" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="383" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="430" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="449"><net_src comp="395" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="430" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="376" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="30" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="451" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="109" pin="7"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="466" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="473"><net_src comp="109" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="474" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="481"><net_src comp="275" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="486"><net_src comp="483" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="490"><net_src comp="109" pin="7"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="491" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="498"><net_src comp="495" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="502"><net_src comp="275" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="507"><net_src comp="504" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="511"><net_src comp="109" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="512" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="520"><net_src comp="517" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="533"><net_src comp="52" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="525" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="522" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="536"><net_src comp="528" pin="3"/><net_sink comp="157" pin=4"/></net>

<net id="548"><net_src comp="52" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="540" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="537" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="551"><net_src comp="543" pin="3"/><net_sink comp="157" pin=1"/></net>

<net id="563"><net_src comp="52" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="555" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="552" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="566"><net_src comp="558" pin="3"/><net_sink comp="157" pin=4"/></net>

<net id="578"><net_src comp="52" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="570" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="567" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="581"><net_src comp="573" pin="3"/><net_sink comp="157" pin=1"/></net>

<net id="585"><net_src comp="74" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="588"><net_src comp="582" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="592"><net_src comp="78" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="595"><net_src comp="589" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="599"><net_src comp="82" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="602"><net_src comp="596" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="606"><net_src comp="86" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="609"><net_src comp="603" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="613"><net_src comp="302" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="326" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="622"><net_src comp="340" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="628"><net_src comp="413" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="633"><net_src comp="102" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="638"><net_src comp="418" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="643"><net_src comp="440" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="648"><net_src comp="119" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="653"><net_src comp="445" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="658"><net_src comp="462" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="663"><net_src comp="466" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="668"><net_src comp="127" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="673"><net_src comp="470" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="678"><net_src comp="265" pin="4"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="683"><net_src comp="474" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="689"><net_src comp="478" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="695"><net_src comp="483" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="701"><net_src comp="487" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="706"><net_src comp="491" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="712"><net_src comp="495" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="718"><net_src comp="499" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="724"><net_src comp="240" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="729"><net_src comp="245" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="734"><net_src comp="250" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="739"><net_src comp="240" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="744"><net_src comp="245" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="749"><net_src comp="250" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="754"><net_src comp="504" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="759"><net_src comp="135" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="764"><net_src comp="212" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="770"><net_src comp="184" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="776"><net_src comp="216" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="778"><net_src comp="773" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="782"><net_src comp="508" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="787"><net_src comp="265" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="792"><net_src comp="184" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="798"><net_src comp="212" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="804"><net_src comp="188" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="810"><net_src comp="512" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="816"><net_src comp="517" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="822"><net_src comp="192" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="828"><net_src comp="216" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="834"><net_src comp="188" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="840"><net_src comp="192" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="842"><net_src comp="837" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="846"><net_src comp="196" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="852"><net_src comp="220" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="854"><net_src comp="849" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="858"><net_src comp="224" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="864"><net_src comp="228" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="866"><net_src comp="861" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="870"><net_src comp="196" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="875"><net_src comp="200" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="880"><net_src comp="204" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="885"><net_src comp="208" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="890"><net_src comp="220" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="895"><net_src comp="224" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="900"><net_src comp="232" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="905"><net_src comp="236" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="570" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: I | {}
	Port: X | {24 25 }
 - Input state : 
	Port: fft_stage_Pipeline_SKIP_X_SKIP_Y : bound | {1 }
	Port: fft_stage_Pipeline_SKIP_X_SKIP_Y : trunc_ln17 | {1 }
	Port: fft_stage_Pipeline_SKIP_X_SKIP_Y : I | {2 3 4 11 12 }
	Port: fft_stage_Pipeline_SKIP_X_SKIP_Y : X | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln1027 : 2
		add_ln1027 : 2
		br_ln1027 : 3
		k2_load : 1
		m1_load : 1
		add_ln57 : 2
		icmp_ln1027_4 : 2
		select_ln1027_2 : 3
		trunc_ln388 : 4
		add_ln22 : 2
		k2_1 : 3
		store_ln22 : 3
		store_ln22 : 4
		store_ln22 : 4
	State 2
		select_ln1027 : 1
		zext_ln388 : 2
		add_ln388 : 3
		zext_ln388_1 : 4
		I_addr : 5
		add_ln328 : 3
		I_load : 6
		or_ln30 : 2
		zext_ln388_2 : 2
		add_ln388_1 : 3
		zext_ln388_3 : 4
		I_addr_5 : 5
		add_ln388_2 : 3
		I_load_4 : 6
		add_ln47 : 2
		store_ln22 : 3
	State 3
		trunc_ln388_1 : 1
		trunc_ln388_s : 1
		I_addr_6 : 1
		trunc_ln388_2 : 1
		trunc_ln388_3 : 1
		I_load_5 : 2
	State 4
		mul3_i_i : 1
		mul6_i_i : 1
		mul3_i_i2 : 1
		trunc_ln388_4 : 1
		trunc_ln388_5 : 1
	State 5
		mul6_i_i2 : 1
		mul3_i_i3 : 1
		mul6_i_i3 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		I_addr_4 : 1
		I_load_6 : 2
	State 12
		trunc_ln328 : 1
		trunc_ln328_6 : 1
	State 13
		p_r_M_real_15 : 1
		p_r_M_real_13 : 1
	State 14
		p_r_M_imag_15 : 1
		p_r_M_imag_13 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		add3_i_i290_partset : 1
		store_ln36 : 2
		add3_i_i294_partset : 1
		store_ln37 : 2
	State 25
		sub3_i_i298_partset : 1
		store_ln38 : 2
		sub3_i_i302_partset : 1
		store_ln39 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_184         |    2    |   109   |   113   |
|          |         grp_fu_188         |    2    |   109   |   113   |
|          |         grp_fu_192         |    2    |   109   |   113   |
|   hadd   |         grp_fu_196         |    2    |   109   |   113   |
|          |         grp_fu_200         |    2    |   109   |   113   |
|          |         grp_fu_204         |    2    |   109   |   113   |
|          |         grp_fu_208         |    2    |   109   |   113   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_212         |    2    |   109   |   113   |
|          |         grp_fu_216         |    2    |   109   |   113   |
|          |         grp_fu_220         |    2    |   109   |   113   |
|   hsub   |         grp_fu_224         |    2    |   109   |   113   |
|          |         grp_fu_228         |    2    |   109   |   113   |
|          |         grp_fu_232         |    2    |   109   |   113   |
|          |         grp_fu_236         |    2    |   109   |   113   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_240         |    2    |    91   |    35   |
|   hmul   |         grp_fu_245         |    2    |    91   |    35   |
|          |         grp_fu_250         |    2    |    91   |    35   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln1027_fu_308     |    0    |    0    |    21   |
|          |       add_ln57_fu_320      |    0    |    0    |    15   |
|          |       add_ln22_fu_344      |    0    |    0    |    14   |
|    add   |      add_ln388_fu_407      |    0    |    0    |    19   |
|          |      add_ln328_fu_418      |    0    |    0    |    19   |
|          |     add_ln388_1_fu_434     |    0    |    0    |    19   |
|          |     add_ln388_2_fu_445     |    0    |    0    |    19   |
|          |       add_ln47_fu_451      |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|
|          |   select_ln1027_2_fu_332   |    0    |    0    |    8    |
|  select  |         k2_1_fu_350        |    0    |    0    |    7    |
|          |    select_ln1027_fu_376    |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|   icmp   |     icmp_ln1027_fu_302     |    0    |    0    |    12   |
|          |    icmp_ln1027_4_fu_326    |    0    |    0    |    10   |
|----------|----------------------------|---------|---------|---------|
|   read   | trunc_ln17_read_read_fu_90 |    0    |    0    |    0    |
|          |    bound_read_read_fu_96   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|         grp_fu_255         |    0    |    0    |    0    |
|          |         grp_fu_265         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     trunc_ln388_fu_340     |    0    |    0    |    0    |
|          |    trunc_ln388_1_fu_462    |    0    |    0    |    0    |
|   trunc  |    trunc_ln388_2_fu_470    |    0    |    0    |    0    |
|          |    trunc_ln388_4_fu_487    |    0    |    0    |    0    |
|          |     trunc_ln328_fu_508     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_s_fu_383        |    0    |    0    |    0    |
|          |        tmp_6_fu_395        |    0    |    0    |    0    |
|bitconcatenate| add3_i_i290_partset_fu_528 |    0    |    0    |    0    |
|          | add3_i_i294_partset_fu_543 |    0    |    0    |    0    |
|          | sub3_i_i298_partset_fu_558 |    0    |    0    |    0    |
|          | sub3_i_i302_partset_fu_573 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|    or    |      or_ln1027_fu_390      |    0    |    0    |    0    |
|          |       or_ln30_fu_424       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln388_fu_403     |    0    |    0    |    0    |
|          |     zext_ln388_1_fu_413    |    0    |    0    |    0    |
|   zext   |     zext_ln388_2_fu_430    |    0    |    0    |    0    |
|          |     zext_ln388_3_fu_440    |    0    |    0    |    0    |
|          |     zext_ln388_4_fu_466    |    0    |    0    |    0    |
|          |      zext_ln328_fu_504     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    34   |   1799  |   1873  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   I_addr_4_reg_756   |   12   |
|   I_addr_5_reg_645   |   12   |
|   I_addr_6_reg_665   |   12   |
|    I_addr_reg_630    |   12   |
|   add_ln328_reg_635  |   12   |
|  add_ln388_2_reg_650 |   12   |
| icmp_ln1027_4_reg_614|    1   |
|  icmp_ln1027_reg_610 |    1   |
|indvar_flatten_reg_603|   14   |
|      k2_reg_582      |    7   |
|      m1_reg_596      |    8   |
|      m2_reg_589      |    8   |
|   mul3_i_i2_reg_731  |   16   |
|   mul3_i_i3_reg_741  |   16   |
|   mul3_i_i_reg_721   |   16   |
|   mul6_i_i2_reg_736  |   16   |
|   mul6_i_i3_reg_746  |   16   |
|   mul6_i_i_reg_726   |   16   |
|     p_r_1_reg_773    |   16   |
|     p_r_2_reg_795    |   16   |
| p_r_M_imag_12_reg_872|   16   |
| p_r_M_imag_13_reg_849|   16   |
| p_r_M_imag_14_reg_882|   16   |
| p_r_M_imag_15_reg_831|   16   |
| p_r_M_imag_16_reg_892|   16   |
| p_r_M_imag_17_reg_902|   16   |
| p_r_M_imag_18_reg_789|   16   |
| p_r_M_imag_19_reg_801|   16   |
| p_r_M_imag_20_reg_843|   16   |
| p_r_M_imag_21_reg_861|   16   |
| p_r_M_imag_2_reg_692 |   16   |
| p_r_M_imag_4_reg_715 |   16   |
| p_r_M_imag_6_reg_813 |   16   |
| p_r_M_imag_8_reg_767 |   16   |
|  p_r_M_imag_reg_686  |   16   |
| p_r_M_real_12_reg_867|   16   |
| p_r_M_real_13_reg_825|   16   |
| p_r_M_real_14_reg_877|   16   |
| p_r_M_real_15_reg_819|   16   |
| p_r_M_real_16_reg_887|   16   |
| p_r_M_real_17_reg_897|   16   |
| p_r_M_real_18_reg_837|   16   |
| p_r_M_real_19_reg_855|   16   |
| p_r_M_real_2_reg_703 |   16   |
| p_r_M_real_4_reg_709 |   16   |
| p_r_M_real_6_reg_807 |   16   |
|  p_r_M_real_reg_680  |   16   |
|      p_r_reg_761     |   16   |
|        reg_275       |   16   |
| trunc_ln328_6_reg_784|   16   |
|  trunc_ln328_reg_779 |   16   |
| trunc_ln388_1_reg_655|   16   |
| trunc_ln388_2_reg_670|   16   |
| trunc_ln388_3_reg_675|   16   |
| trunc_ln388_4_reg_698|   16   |
|  trunc_ln388_reg_619 |    6   |
|  zext_ln328_reg_751  |   64   |
| zext_ln388_1_reg_625 |   64   |
| zext_ln388_3_reg_640 |   64   |
| zext_ln388_4_reg_660 |   64   |
+----------------------+--------+
|         Total        |  1061  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |   4  |  12  |   48   ||    20   |
| grp_access_fu_109 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_157 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_157 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_157 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_157 |  p4  |   2  |  12  |   24   ||    9    |
|     grp_fu_184    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_184    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_188    |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_188    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_192    |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_192    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_196    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_196    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_212    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_212    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_216    |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_216    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_220    |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_220    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_224    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_224    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_240    |  p0  |   4  |  16  |   64   ||    20   |
|     grp_fu_245    |  p0  |   4  |  16  |   64   ||    20   |
|     grp_fu_250    |  p0  |   4  |  16  |   64   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   928  ||  13.037 ||   300   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   34   |    -   |  1799  |  1873  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   300  |
|  Register |    -   |    -   |  1061  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   34   |   13   |  2860  |  2173  |
+-----------+--------+--------+--------+--------+
